In archive lib/libbob.a:

ili9340.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <ili9340_clear_line.part.2>:
   0:	e3a03000 	mov	r3, #0
   4:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8:	e1a08003 	mov	r8, r3
   c:	e3a06502 	mov	r6, #8388608	; 0x800000
  10:	e1a02180 	lsl	r2, r0, #3
  14:	e6ff2072 	uxth	r2, r2
  18:	e24dd08c 	sub	sp, sp, #140	; 0x8c
  1c:	e59f9108 	ldr	r9, [pc, #264]	; 12c <ili9340_clear_line.part.2+0x12c>
  20:	e2821007 	add	r1, r2, #7
  24:	e59f4104 	ldr	r4, [pc, #260]	; 130 <ili9340_clear_line.part.2+0x130>
  28:	e58d2000 	str	r2, [sp]
  2c:	e6ff1071 	uxth	r1, r1
  30:	e0802100 	add	r2, r0, r0, lsl #2
  34:	e59f50f8 	ldr	r5, [pc, #248]	; 134 <ili9340_clear_line.part.2+0x134>
  38:	e58d1004 	str	r1, [sp, #4]
  3c:	e0844302 	add	r4, r4, r2, lsl #6
  40:	e1c900b0 	strh	r0, [r9]
  44:	e1c930b2 	strh	r3, [r9, #2]
  48:	e59f20e8 	ldr	r2, [pc, #232]	; 138 <ili9340_clear_line.part.2+0x138>
  4c:	e1d9a0b4 	ldrh	sl, [r9, #4]
  50:	e1d2b0b0 	ldrh	fp, [r2]
  54:	e6bf1fba 	rev16	r1, sl
  58:	e6bf0fbb 	rev16	r0, fp
  5c:	e28d3008 	add	r3, sp, #8
  60:	e242ec07 	sub	lr, r2, #1792	; 0x700
  64:	e6ff0070 	uxth	r0, r0
  68:	e6ff1071 	uxth	r1, r1
  6c:	e4de2001 	ldrb	r2, [lr], #1
  70:	e2837010 	add	r7, r3, #16
  74:	e3120001 	tst	r2, #1
  78:	11a0c000 	movne	ip, r0
  7c:	01a0c001 	moveq	ip, r1
  80:	e0c3c0b2 	strh	ip, [r3], #2
  84:	e1530007 	cmp	r3, r7
  88:	e1a020a2 	lsr	r2, r2, #1
  8c:	1afffff8 	bne	74 <ili9340_clear_line.part.2+0x74>
  90:	e28d2088 	add	r2, sp, #136	; 0x88
  94:	e1530002 	cmp	r3, r2
  98:	1afffff3 	bne	6c <ili9340_clear_line.part.2+0x6c>
  9c:	e5856028 	str	r6, [r5, #40]	; 0x28
  a0:	e3a0002a 	mov	r0, #42	; 0x2a
  a4:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
  a8:	e59d0000 	ldr	r0, [sp]
  ac:	e585601c 	str	r6, [r5, #28]
  b0:	ebfffffe 	bl	0 <lib_bcm2835_spi_write>
  b4:	e59d0004 	ldr	r0, [sp, #4]
  b8:	ebfffffe 	bl	0 <lib_bcm2835_spi_write>
  bc:	e6ff7078 	uxth	r7, r8
  c0:	e5856028 	str	r6, [r5, #40]	; 0x28
  c4:	e3a0002b 	mov	r0, #43	; 0x2b
  c8:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
  cc:	e1a00007 	mov	r0, r7
  d0:	e585601c 	str	r6, [r5, #28]
  d4:	ebfffffe 	bl	0 <lib_bcm2835_spi_write>
  d8:	e2870007 	add	r0, r7, #7
  dc:	e6ff0070 	uxth	r0, r0
  e0:	ebfffffe 	bl	0 <lib_bcm2835_spi_write>
  e4:	e5856028 	str	r6, [r5, #40]	; 0x28
  e8:	e3a0002c 	mov	r0, #44	; 0x2c
  ec:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
  f0:	e585601c 	str	r6, [r5, #28]
  f4:	e3a01080 	mov	r1, #128	; 0x80
  f8:	e28d0008 	add	r0, sp, #8
  fc:	ebfffffe 	bl	0 <lib_bcm2835_spi_writenb>
 100:	e3a03020 	mov	r3, #32
 104:	e2888008 	add	r8, r8, #8
 108:	e3580d05 	cmp	r8, #320	; 0x140
 10c:	f5d4f000 	pld	[r4]
 110:	e144b1b2 	strh	fp, [r4, #-18]	; 0xffffffee
 114:	e144a1b0 	strh	sl, [r4, #-16]
 118:	e5043016 	str	r3, [r4, #-22]	; 0xffffffea
 11c:	e2844008 	add	r4, r4, #8
 120:	1affffc8 	bne	48 <ili9340_clear_line.part.2+0x48>
 124:	e28dd08c 	add	sp, sp, #140	; 0x8c
 128:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
 12c:	00000000 	andeq	r0, r0, r0
 130:	00000022 	andeq	r0, r0, r2, lsr #32
 134:	20200000 	eorcs	r0, r0, r0
 138:	00000800 	andeq	r0, r0, r0, lsl #16

0000013c <scroll>:
 13c:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
 140:	e3a08000 	mov	r8, #0
 144:	e59f724c 	ldr	r7, [pc, #588]	; 398 <scroll+0x25c>
 148:	e24dd09c 	sub	sp, sp, #156	; 0x9c
 14c:	e2473f55 	sub	r3, r7, #340	; 0x154
 150:	e2433002 	sub	r3, r3, #2
 154:	e59f6240 	ldr	r6, [pc, #576]	; 39c <scroll+0x260>
 158:	e58d3014 	str	r3, [sp, #20]
 15c:	e59f223c 	ldr	r2, [pc, #572]	; 3a0 <scroll+0x264>
 160:	e5171016 	ldr	r1, [r7, #-22]	; 0xffffffea
 164:	e0842892 	umull	r2, r4, r2, r8
 168:	e1a042a4 	lsr	r4, r4, #5
 16c:	e1a02104 	lsl	r2, r4, #2
 170:	e58d2010 	str	r2, [sp, #16]
 174:	e0822004 	add	r2, r2, r4
 178:	e0482182 	sub	r2, r8, r2, lsl #3
 17c:	e6ff5072 	uxth	r5, r2
 180:	e15701b2 	ldrh	r0, [r7, #-18]	; 0xffffffee
 184:	e157a1b0 	ldrh	sl, [r7, #-16]
 188:	e59f2214 	ldr	r2, [pc, #532]	; 3a4 <scroll+0x268>
 18c:	e58d1000 	str	r1, [sp]
 190:	e0822181 	add	r2, r2, r1, lsl #3
 194:	e6bfefb0 	rev16	lr, r0
 198:	e6bfcfba 	rev16	ip, sl
 19c:	e1a01184 	lsl	r1, r4, #3
 1a0:	f5d7f000 	pld	[r7]
 1a4:	e28d3018 	add	r3, sp, #24
 1a8:	e58d500c 	str	r5, [sp, #12]
 1ac:	e58d0004 	str	r0, [sp, #4]
 1b0:	e1a05185 	lsl	r5, r5, #3
 1b4:	e58d1008 	str	r1, [sp, #8]
 1b8:	e282b008 	add	fp, r2, #8
 1bc:	e6ffe07e 	uxth	lr, lr
 1c0:	e6ffc07c 	uxth	ip, ip
 1c4:	e4d21001 	ldrb	r1, [r2], #1
 1c8:	e2839010 	add	r9, r3, #16
 1cc:	e3110001 	tst	r1, #1
 1d0:	11a0000e 	movne	r0, lr
 1d4:	01a0000c 	moveq	r0, ip
 1d8:	e0c300b2 	strh	r0, [r3], #2
 1dc:	e1530009 	cmp	r3, r9
 1e0:	e1a010a1 	lsr	r1, r1, #1
 1e4:	1afffff8 	bne	1cc <scroll+0x90>
 1e8:	e152000b 	cmp	r2, fp
 1ec:	1afffff4 	bne	1c4 <scroll+0x88>
 1f0:	e3a0b502 	mov	fp, #8388608	; 0x800000
 1f4:	e1dd90b8 	ldrh	r9, [sp, #8]
 1f8:	e3a0002a 	mov	r0, #42	; 0x2a
 1fc:	e586b028 	str	fp, [r6, #40]	; 0x28
 200:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 204:	e1a00009 	mov	r0, r9
 208:	e586b01c 	str	fp, [r6, #28]
 20c:	ebfffffe 	bl	0 <lib_bcm2835_spi_write>
 210:	e2890007 	add	r0, r9, #7
 214:	e6ff0070 	uxth	r0, r0
 218:	ebfffffe 	bl	0 <lib_bcm2835_spi_write>
 21c:	e6ff5075 	uxth	r5, r5
 220:	e586b028 	str	fp, [r6, #40]	; 0x28
 224:	e3a0002b 	mov	r0, #43	; 0x2b
 228:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 22c:	e1a00005 	mov	r0, r5
 230:	e586b01c 	str	fp, [r6, #28]
 234:	e2855007 	add	r5, r5, #7
 238:	ebfffffe 	bl	0 <lib_bcm2835_spi_write>
 23c:	e6ff0075 	uxth	r0, r5
 240:	ebfffffe 	bl	0 <lib_bcm2835_spi_write>
 244:	e586b028 	str	fp, [r6, #40]	; 0x28
 248:	e3a0002c 	mov	r0, #44	; 0x2c
 24c:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 250:	e3a01080 	mov	r1, #128	; 0x80
 254:	e586b01c 	str	fp, [r6, #28]
 258:	e28d0018 	add	r0, sp, #24
 25c:	ebfffffe 	bl	0 <lib_bcm2835_spi_writenb>
 260:	e59d3010 	ldr	r3, [sp, #16]
 264:	e59f113c 	ldr	r1, [pc, #316]	; 3a8 <scroll+0x26c>
 268:	e0834004 	add	r4, r3, r4
 26c:	e2888001 	add	r8, r8, #1
 270:	e59d300c 	ldr	r3, [sp, #12]
 274:	e59d2014 	ldr	r2, [sp, #20]
 278:	e1580001 	cmp	r8, r1
 27c:	e59d1000 	ldr	r1, [sp]
 280:	e0834184 	add	r4, r3, r4, lsl #3
 284:	e0823184 	add	r3, r2, r4, lsl #3
 288:	e7821184 	str	r1, [r2, r4, lsl #3]
 28c:	e59d2004 	ldr	r2, [sp, #4]
 290:	e2877008 	add	r7, r7, #8
 294:	e1c320b4 	strh	r2, [r3, #4]
 298:	e1c3a0b6 	strh	sl, [r3, #6]
 29c:	1affffae 	bne	15c <scroll+0x20>
 2a0:	e3a06000 	mov	r6, #0
 2a4:	e59f4100 	ldr	r4, [pc, #256]	; 3ac <scroll+0x270>
 2a8:	e59f7100 	ldr	r7, [pc, #256]	; 3b0 <scroll+0x274>
 2ac:	e59f50e8 	ldr	r5, [pc, #232]	; 39c <scroll+0x260>
 2b0:	e59f20fc 	ldr	r2, [pc, #252]	; 3b4 <scroll+0x278>
 2b4:	e1d790b0 	ldrh	r9, [r7]
 2b8:	e1d280b4 	ldrh	r8, [r2, #4]
 2bc:	e6bfefb9 	rev16	lr, r9
 2c0:	e6bfcfb8 	rev16	ip, r8
 2c4:	e59f00ec 	ldr	r0, [pc, #236]	; 3b8 <scroll+0x27c>
 2c8:	e28d3018 	add	r3, sp, #24
 2cc:	e6ffe07e 	uxth	lr, lr
 2d0:	e6ffc07c 	uxth	ip, ip
 2d4:	e4d02001 	ldrb	r2, [r0], #1
 2d8:	e283a010 	add	sl, r3, #16
 2dc:	e3120001 	tst	r2, #1
 2e0:	11a0100e 	movne	r1, lr
 2e4:	01a0100c 	moveq	r1, ip
 2e8:	e0c310b2 	strh	r1, [r3], #2
 2ec:	e153000a 	cmp	r3, sl
 2f0:	e1a020a2 	lsr	r2, r2, #1
 2f4:	1afffff8 	bne	2dc <scroll+0x1a0>
 2f8:	e28d2098 	add	r2, sp, #152	; 0x98
 2fc:	e1530002 	cmp	r3, r2
 300:	1afffff3 	bne	2d4 <scroll+0x198>
 304:	e585b028 	str	fp, [r5, #40]	; 0x28
 308:	e3a0002a 	mov	r0, #42	; 0x2a
 30c:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 310:	e3a000e8 	mov	r0, #232	; 0xe8
 314:	e585b01c 	str	fp, [r5, #28]
 318:	ebfffffe 	bl	0 <lib_bcm2835_spi_write>
 31c:	e3a000ef 	mov	r0, #239	; 0xef
 320:	ebfffffe 	bl	0 <lib_bcm2835_spi_write>
 324:	e6ffa076 	uxth	sl, r6
 328:	e585b028 	str	fp, [r5, #40]	; 0x28
 32c:	e3a0002b 	mov	r0, #43	; 0x2b
 330:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 334:	e1a0000a 	mov	r0, sl
 338:	e585b01c 	str	fp, [r5, #28]
 33c:	ebfffffe 	bl	0 <lib_bcm2835_spi_write>
 340:	e28a0007 	add	r0, sl, #7
 344:	e6ff0070 	uxth	r0, r0
 348:	ebfffffe 	bl	0 <lib_bcm2835_spi_write>
 34c:	e585b028 	str	fp, [r5, #40]	; 0x28
 350:	e3a0002c 	mov	r0, #44	; 0x2c
 354:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 358:	e585b01c 	str	fp, [r5, #28]
 35c:	e3a01080 	mov	r1, #128	; 0x80
 360:	e28d0018 	add	r0, sp, #24
 364:	ebfffffe 	bl	0 <lib_bcm2835_spi_writenb>
 368:	e3a03020 	mov	r3, #32
 36c:	e5043016 	str	r3, [r4, #-22]	; 0xffffffea
 370:	e59f3044 	ldr	r3, [pc, #68]	; 3bc <scroll+0x280>
 374:	e14491b2 	strh	r9, [r4, #-18]	; 0xffffffee
 378:	e14481b0 	strh	r8, [r4, #-16]
 37c:	f5d4f000 	pld	[r4]
 380:	e2844008 	add	r4, r4, #8
 384:	e1530004 	cmp	r3, r4
 388:	e2866008 	add	r6, r6, #8
 38c:	1affffc7 	bne	2b0 <scroll+0x174>
 390:	e28dd09c 	add	sp, sp, #156	; 0x9c
 394:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
 398:	00000162 	andeq	r0, r0, r2, ror #2
 39c:	20200000 	eorcs	r0, r0, r0
 3a0:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd
 3a4:	00000000 	andeq	r0, r0, r0
 3a8:	00000488 	andeq	r0, r0, r8, lsl #9
 3ac:	00002462 	andeq	r2, r0, r2, ror #8
 3b0:	00000800 	andeq	r0, r0, r0, lsl #16
 3b4:	00000000 	andeq	r0, r0, r0
 3b8:	00000100 	andeq	r0, r0, r0, lsl #2
 3bc:	000025a2 	andeq	r2, r0, r2, lsr #11

000003c0 <_reset>:
 3c0:	e92d4070 	push	{r4, r5, r6, lr}
 3c4:	e3a01001 	mov	r1, #1
 3c8:	e3a00017 	mov	r0, #23
 3cc:	ebfffffe 	bl	0 <lib_bcm2835_gpio_fsel>
 3d0:	e3a01001 	mov	r1, #1
 3d4:	e3a00018 	mov	r0, #24
 3d8:	ebfffffe 	bl	0 <lib_bcm2835_gpio_fsel>
 3dc:	e3a06401 	mov	r6, #16777216	; 0x1000000
 3e0:	e3a03502 	mov	r3, #8388608	; 0x800000
 3e4:	e59f4020 	ldr	r4, [pc, #32]	; 40c <_reset+0x4c>
 3e8:	e59f5020 	ldr	r5, [pc, #32]	; 410 <_reset+0x50>
 3ec:	e584301c 	str	r3, [r4, #28]
 3f0:	e1a00005 	mov	r0, r5
 3f4:	e5846028 	str	r6, [r4, #40]	; 0x28
 3f8:	ebfffffe 	bl	0 <udelay>
 3fc:	e584601c 	str	r6, [r4, #28]
 400:	e1a00005 	mov	r0, r5
 404:	e8bd4070 	pop	{r4, r5, r6, lr}
 408:	eafffffe 	b	0 <udelay>
 40c:	20200000 	eorcs	r0, r0, r0
 410:	000186a0 	andeq	r8, r1, r0, lsr #13

00000414 <ili9340_off>:
 414:	e92d4070 	push	{r4, r5, r6, lr}
 418:	e3a05502 	mov	r5, #8388608	; 0x800000
 41c:	e59f4010 	ldr	r4, [pc, #16]	; 434 <ili9340_off+0x20>
 420:	e3a00028 	mov	r0, #40	; 0x28
 424:	e5845028 	str	r5, [r4, #40]	; 0x28
 428:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 42c:	e584501c 	str	r5, [r4, #28]
 430:	e8bd8070 	pop	{r4, r5, r6, pc}
 434:	20200000 	eorcs	r0, r0, r0

00000438 <ili9340_on>:
 438:	e92d4070 	push	{r4, r5, r6, lr}
 43c:	e3a05502 	mov	r5, #8388608	; 0x800000
 440:	e59f4010 	ldr	r4, [pc, #16]	; 458 <ili9340_on+0x20>
 444:	e3a00029 	mov	r0, #41	; 0x29
 448:	e5845028 	str	r5, [r4, #40]	; 0x28
 44c:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 450:	e584501c 	str	r5, [r4, #28]
 454:	e8bd8070 	pop	{r4, r5, r6, pc}
 458:	20200000 	eorcs	r0, r0, r0

0000045c <ili9340_set_top_row>:
 45c:	e3a02000 	mov	r2, #0
 460:	e59f3008 	ldr	r3, [pc, #8]	; 470 <ili9340_set_top_row+0x14>
 464:	e1c320b2 	strh	r2, [r3, #2]
 468:	e1c300b0 	strh	r0, [r3]
 46c:	e12fff1e 	bx	lr
 470:	00000000 	andeq	r0, r0, r0

00000474 <ili9340_newline>:
 474:	e3a02000 	mov	r2, #0
 478:	e92d4010 	push	{r4, lr}
 47c:	e59f402c 	ldr	r4, [pc, #44]	; 4b0 <ili9340_newline+0x3c>
 480:	e1d430b0 	ldrh	r3, [r4]
 484:	e1c420b2 	strh	r2, [r4, #2]
 488:	e2833001 	add	r3, r3, #1
 48c:	e6ff3073 	uxth	r3, r3
 490:	e353001e 	cmp	r3, #30
 494:	e1c430b0 	strh	r3, [r4]
 498:	18bd8010 	popne	{r4, pc}
 49c:	ebffff26 	bl	13c <scroll>
 4a0:	e1d430b0 	ldrh	r3, [r4]
 4a4:	e2433001 	sub	r3, r3, #1
 4a8:	e1c430b0 	strh	r3, [r4]
 4ac:	e8bd8010 	pop	{r4, pc}
 4b0:	00000000 	andeq	r0, r0, r0

000004b4 <ili9340_clear>:
 4b4:	e92d4070 	push	{r4, r5, r6, lr}
 4b8:	e3a05502 	mov	r5, #8388608	; 0x800000
 4bc:	e59f405c 	ldr	r4, [pc, #92]	; 520 <ili9340_clear+0x6c>
 4c0:	e3a0002a 	mov	r0, #42	; 0x2a
 4c4:	e5845028 	str	r5, [r4, #40]	; 0x28
 4c8:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 4cc:	e584501c 	str	r5, [r4, #28]
 4d0:	e3a00000 	mov	r0, #0
 4d4:	ebfffffe 	bl	0 <lib_bcm2835_spi_write>
 4d8:	e3a000ef 	mov	r0, #239	; 0xef
 4dc:	ebfffffe 	bl	0 <lib_bcm2835_spi_write>
 4e0:	e5845028 	str	r5, [r4, #40]	; 0x28
 4e4:	e3a0002b 	mov	r0, #43	; 0x2b
 4e8:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 4ec:	e584501c 	str	r5, [r4, #28]
 4f0:	e3a00000 	mov	r0, #0
 4f4:	ebfffffe 	bl	0 <lib_bcm2835_spi_write>
 4f8:	e59f0024 	ldr	r0, [pc, #36]	; 524 <ili9340_clear+0x70>
 4fc:	ebfffffe 	bl	0 <lib_bcm2835_spi_write>
 500:	e5845028 	str	r5, [r4, #40]	; 0x28
 504:	e3a0002c 	mov	r0, #44	; 0x2c
 508:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 50c:	e584501c 	str	r5, [r4, #28]
 510:	e3a01b96 	mov	r1, #153600	; 0x25800
 514:	e8bd4070 	pop	{r4, r5, r6, lr}
 518:	e59f0008 	ldr	r0, [pc, #8]	; 528 <ili9340_clear+0x74>
 51c:	eafffffe 	b	0 <lib_bcm2835_spi_writenb>
 520:	20200000 	eorcs	r0, r0, r0
 524:	0000013f 	andeq	r0, r0, pc, lsr r1
 528:	0000258c 	andeq	r2, r0, ip, lsl #11

0000052c <ili9340_init>:
 52c:	e92d4070 	push	{r4, r5, r6, lr}
 530:	e3a06018 	mov	r6, #24
 534:	ebfffffe 	bl	0 <lib_bcm2835_spi_begin>
 538:	e3a01000 	mov	r1, #0
 53c:	e3a05502 	mov	r5, #8388608	; 0x800000
 540:	e59f32e4 	ldr	r3, [pc, #740]	; 82c <ili9340_init+0x300>
 544:	e59f42e4 	ldr	r4, [pc, #740]	; 830 <ili9340_init+0x304>
 548:	e5932000 	ldr	r2, [r3]
 54c:	e1a00001 	mov	r0, r1
 550:	e3c2200c 	bic	r2, r2, #12
 554:	e5832000 	str	r2, [r3]
 558:	e5836008 	str	r6, [r3, #8]
 55c:	e5932000 	ldr	r2, [r3]
 560:	e3c22003 	bic	r2, r2, #3
 564:	e5832000 	str	r2, [r3]
 568:	ebfffffe 	bl	0 <lib_bcm2835_spi_setChipSelectPolarity>
 56c:	ebfffffe 	bl	3c0 <_reset>
 570:	e5845028 	str	r5, [r4, #40]	; 0x28
 574:	e3a000c0 	mov	r0, #192	; 0xc0
 578:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 57c:	e584501c 	str	r5, [r4, #28]
 580:	e3a00023 	mov	r0, #35	; 0x23
 584:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 588:	e5845028 	str	r5, [r4, #40]	; 0x28
 58c:	e3a000c1 	mov	r0, #193	; 0xc1
 590:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 594:	e584501c 	str	r5, [r4, #28]
 598:	e3a00010 	mov	r0, #16
 59c:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 5a0:	e5845028 	str	r5, [r4, #40]	; 0x28
 5a4:	e3a000c5 	mov	r0, #197	; 0xc5
 5a8:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 5ac:	e584501c 	str	r5, [r4, #28]
 5b0:	e3a0003e 	mov	r0, #62	; 0x3e
 5b4:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 5b8:	e3a00028 	mov	r0, #40	; 0x28
 5bc:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 5c0:	e5845028 	str	r5, [r4, #40]	; 0x28
 5c4:	e3a000c7 	mov	r0, #199	; 0xc7
 5c8:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 5cc:	e584501c 	str	r5, [r4, #28]
 5d0:	e3a00086 	mov	r0, #134	; 0x86
 5d4:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 5d8:	e5845028 	str	r5, [r4, #40]	; 0x28
 5dc:	e3a00036 	mov	r0, #54	; 0x36
 5e0:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 5e4:	e584501c 	str	r5, [r4, #28]
 5e8:	e3a00048 	mov	r0, #72	; 0x48
 5ec:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 5f0:	e5845028 	str	r5, [r4, #40]	; 0x28
 5f4:	e3a0003a 	mov	r0, #58	; 0x3a
 5f8:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 5fc:	e584501c 	str	r5, [r4, #28]
 600:	e3a00055 	mov	r0, #85	; 0x55
 604:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 608:	e5845028 	str	r5, [r4, #40]	; 0x28
 60c:	e3a000b1 	mov	r0, #177	; 0xb1
 610:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 614:	e584501c 	str	r5, [r4, #28]
 618:	e3a00000 	mov	r0, #0
 61c:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 620:	e1a00006 	mov	r0, r6
 624:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 628:	e5845028 	str	r5, [r4, #40]	; 0x28
 62c:	e3a000b6 	mov	r0, #182	; 0xb6
 630:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 634:	e584501c 	str	r5, [r4, #28]
 638:	e3a00008 	mov	r0, #8
 63c:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 640:	e3a000a2 	mov	r0, #162	; 0xa2
 644:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 648:	e3a00027 	mov	r0, #39	; 0x27
 64c:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 650:	e5845028 	str	r5, [r4, #40]	; 0x28
 654:	e3a000f2 	mov	r0, #242	; 0xf2
 658:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 65c:	e584501c 	str	r5, [r4, #28]
 660:	e3a00000 	mov	r0, #0
 664:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 668:	e5845028 	str	r5, [r4, #40]	; 0x28
 66c:	e3a00026 	mov	r0, #38	; 0x26
 670:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 674:	e584501c 	str	r5, [r4, #28]
 678:	e3a00001 	mov	r0, #1
 67c:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 680:	e5845028 	str	r5, [r4, #40]	; 0x28
 684:	e3a000e0 	mov	r0, #224	; 0xe0
 688:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 68c:	e584501c 	str	r5, [r4, #28]
 690:	e3a0000f 	mov	r0, #15
 694:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 698:	e3a00031 	mov	r0, #49	; 0x31
 69c:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 6a0:	e3a0002b 	mov	r0, #43	; 0x2b
 6a4:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 6a8:	e3a0000c 	mov	r0, #12
 6ac:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 6b0:	e3a0000e 	mov	r0, #14
 6b4:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 6b8:	e3a00008 	mov	r0, #8
 6bc:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 6c0:	e3a0004e 	mov	r0, #78	; 0x4e
 6c4:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 6c8:	e3a000f1 	mov	r0, #241	; 0xf1
 6cc:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 6d0:	e3a00037 	mov	r0, #55	; 0x37
 6d4:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 6d8:	e3a00007 	mov	r0, #7
 6dc:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 6e0:	e3a00010 	mov	r0, #16
 6e4:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 6e8:	e3a00003 	mov	r0, #3
 6ec:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 6f0:	e3a0000e 	mov	r0, #14
 6f4:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 6f8:	e3a00009 	mov	r0, #9
 6fc:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 700:	e3a00000 	mov	r0, #0
 704:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 708:	e5845028 	str	r5, [r4, #40]	; 0x28
 70c:	e3a000e1 	mov	r0, #225	; 0xe1
 710:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 714:	e584501c 	str	r5, [r4, #28]
 718:	e3a00000 	mov	r0, #0
 71c:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 720:	e3a0000e 	mov	r0, #14
 724:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 728:	e3a00014 	mov	r0, #20
 72c:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 730:	e3a00003 	mov	r0, #3
 734:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 738:	e3a00011 	mov	r0, #17
 73c:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 740:	e3a00007 	mov	r0, #7
 744:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 748:	e3a00031 	mov	r0, #49	; 0x31
 74c:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 750:	e3a000c1 	mov	r0, #193	; 0xc1
 754:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 758:	e3a00048 	mov	r0, #72	; 0x48
 75c:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 760:	e3a00008 	mov	r0, #8
 764:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 768:	e3a0000f 	mov	r0, #15
 76c:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 770:	e3a0000c 	mov	r0, #12
 774:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 778:	e3a00031 	mov	r0, #49	; 0x31
 77c:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 780:	e3a00036 	mov	r0, #54	; 0x36
 784:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 788:	e3a0000f 	mov	r0, #15
 78c:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 790:	e5845028 	str	r5, [r4, #40]	; 0x28
 794:	e3a00011 	mov	r0, #17
 798:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 79c:	e59f0090 	ldr	r0, [pc, #144]	; 834 <ili9340_init+0x308>
 7a0:	e584501c 	str	r5, [r4, #28]
 7a4:	ebfffffe 	bl	0 <udelay>
 7a8:	e5845028 	str	r5, [r4, #40]	; 0x28
 7ac:	e3a00029 	mov	r0, #41	; 0x29
 7b0:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 7b4:	e3a00000 	mov	r0, #0
 7b8:	e59f3078 	ldr	r3, [pc, #120]	; 838 <ili9340_init+0x30c>
 7bc:	e59fc078 	ldr	ip, [pc, #120]	; 83c <ili9340_init+0x310>
 7c0:	e1d320b4 	ldrh	r2, [r3, #4]
 7c4:	e59fe074 	ldr	lr, [pc, #116]	; 840 <ili9340_init+0x314>
 7c8:	e584501c 	str	r5, [r4, #28]
 7cc:	e1822802 	orr	r2, r2, r2, lsl #16
 7d0:	e2801008 	add	r1, r0, #8
 7d4:	e151000e 	cmp	r1, lr
 7d8:	e1a00001 	mov	r0, r1
 7dc:	e1a0300c 	mov	r3, ip
 7e0:	f5dcf068 	pld	[ip, #104]	; 0x68
 7e4:	e50c2020 	str	r2, [ip, #-32]	; 0xffffffe0
 7e8:	e50c201c 	str	r2, [ip, #-28]	; 0xffffffe4
 7ec:	e50c2018 	str	r2, [ip, #-24]	; 0xffffffe8
 7f0:	e50c2014 	str	r2, [ip, #-20]	; 0xffffffec
 7f4:	e50c2010 	str	r2, [ip, #-16]
 7f8:	e50c200c 	str	r2, [ip, #-12]
 7fc:	e50c2008 	str	r2, [ip, #-8]
 800:	e50c2004 	str	r2, [ip, #-4]
 804:	e2611c96 	rsb	r1, r1, #38400	; 0x9600
 808:	e28cc020 	add	ip, ip, #32
 80c:	1affffef 	bne	7d0 <ili9340_init+0x2a4>
 810:	e0831101 	add	r1, r3, r1, lsl #2
 814:	e4832004 	str	r2, [r3], #4
 818:	e1530001 	cmp	r3, r1
 81c:	1afffffc 	bne	814 <ili9340_init+0x2e8>
 820:	ebfffffe 	bl	4b4 <ili9340_clear>
 824:	e3a00000 	mov	r0, #0
 828:	e8bd8070 	pop	{r4, r5, r6, pc}
 82c:	20204000 	eorcs	r4, r0, r0
 830:	20200000 	eorcs	r0, r0, r0
 834:	0001d4c0 	andeq	sp, r1, r0, asr #9
 838:	00000000 	andeq	r0, r0, r0
 83c:	000025ac 	andeq	r2, r0, ip, lsr #11
 840:	000095f8 	strdeq	r9, [r0], -r8

00000844 <ili9340_draw_pixel>:
 844:	e35000ef 	cmp	r0, #239	; 0xef
 848:	93510d05 	cmpls	r1, #320	; 0x140
 84c:	212fff1e 	bxcs	lr
 850:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 854:	e3a07502 	mov	r7, #8388608	; 0x800000
 858:	e1a05000 	mov	r5, r0
 85c:	e1a04001 	mov	r4, r1
 860:	e1a08002 	mov	r8, r2
 864:	e59f6058 	ldr	r6, [pc, #88]	; 8c4 <ili9340_draw_pixel+0x80>
 868:	e3a0002a 	mov	r0, #42	; 0x2a
 86c:	e5867028 	str	r7, [r6, #40]	; 0x28
 870:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 874:	e1a00005 	mov	r0, r5
 878:	e586701c 	str	r7, [r6, #28]
 87c:	ebfffffe 	bl	0 <lib_bcm2835_spi_write>
 880:	e1a00005 	mov	r0, r5
 884:	ebfffffe 	bl	0 <lib_bcm2835_spi_write>
 888:	e5867028 	str	r7, [r6, #40]	; 0x28
 88c:	e3a0002b 	mov	r0, #43	; 0x2b
 890:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 894:	e1a00004 	mov	r0, r4
 898:	e586701c 	str	r7, [r6, #28]
 89c:	ebfffffe 	bl	0 <lib_bcm2835_spi_write>
 8a0:	e1a00004 	mov	r0, r4
 8a4:	ebfffffe 	bl	0 <lib_bcm2835_spi_write>
 8a8:	e5867028 	str	r7, [r6, #40]	; 0x28
 8ac:	e3a0002c 	mov	r0, #44	; 0x2c
 8b0:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 8b4:	e586701c 	str	r7, [r6, #28]
 8b8:	e1a00008 	mov	r0, r8
 8bc:	e8bd41f0 	pop	{r4, r5, r6, r7, r8, lr}
 8c0:	eafffffe 	b	0 <lib_bcm2835_spi_write>
 8c4:	20200000 	eorcs	r0, r0, r0

000008c8 <ili9340_putc>:
 8c8:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8cc:	e350000a 	cmp	r0, #10
 8d0:	e24dd08c 	sub	sp, sp, #140	; 0x8c
 8d4:	e1a04000 	mov	r4, r0
 8d8:	0a000055 	beq	a34 <ili9340_putc+0x16c>
 8dc:	e350000d 	cmp	r0, #13
 8e0:	0a00004d 	beq	a1c <ili9340_putc+0x154>
 8e4:	e59f5180 	ldr	r5, [pc, #384]	; a6c <ili9340_putc+0x1a4>
 8e8:	e3500009 	cmp	r0, #9
 8ec:	e1d560b2 	ldrh	r6, [r5, #2]
 8f0:	02866004 	addeq	r6, r6, #4
 8f4:	01c560b2 	strheq	r6, [r5, #2]
 8f8:	0a00004a 	beq	a28 <ili9340_putc+0x160>
 8fc:	e59f116c 	ldr	r1, [pc, #364]	; a70 <ili9340_putc+0x1a8>
 900:	e1d5b0b4 	ldrh	fp, [r5, #4]
 904:	e2813b02 	add	r3, r1, #2048	; 0x800
 908:	e1d330b0 	ldrh	r3, [r3]
 90c:	e1d590b0 	ldrh	r9, [r5]
 910:	e0811180 	add	r1, r1, r0, lsl #3
 914:	e6bf8fb3 	rev16	r8, r3
 918:	e6bf7fbb 	rev16	r7, fp
 91c:	e1a00186 	lsl	r0, r6, #3
 920:	e58d3000 	str	r3, [sp]
 924:	e28d2008 	add	r2, sp, #8
 928:	e6ff8078 	uxth	r8, r8
 92c:	e281a008 	add	sl, r1, #8
 930:	e6ff7077 	uxth	r7, r7
 934:	e1a03189 	lsl	r3, r9, #3
 938:	e58d0004 	str	r0, [sp, #4]
 93c:	e4d10001 	ldrb	r0, [r1], #1
 940:	e282e010 	add	lr, r2, #16
 944:	e3100001 	tst	r0, #1
 948:	11a0c008 	movne	ip, r8
 94c:	01a0c007 	moveq	ip, r7
 950:	e0c2c0b2 	strh	ip, [r2], #2
 954:	e152000e 	cmp	r2, lr
 958:	e1a000a0 	lsr	r0, r0, #1
 95c:	1afffff8 	bne	944 <ili9340_putc+0x7c>
 960:	e151000a 	cmp	r1, sl
 964:	1afffff4 	bne	93c <ili9340_putc+0x74>
 968:	e3a08502 	mov	r8, #8388608	; 0x800000
 96c:	e59f7100 	ldr	r7, [pc, #256]	; a74 <ili9340_putc+0x1ac>
 970:	e6ffa073 	uxth	sl, r3
 974:	e5878028 	str	r8, [r7, #40]	; 0x28
 978:	e3a0002a 	mov	r0, #42	; 0x2a
 97c:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 980:	e1a0000a 	mov	r0, sl
 984:	e587801c 	str	r8, [r7, #28]
 988:	ebfffffe 	bl	0 <lib_bcm2835_spi_write>
 98c:	e28a0007 	add	r0, sl, #7
 990:	e6ff0070 	uxth	r0, r0
 994:	e1dda0b4 	ldrh	sl, [sp, #4]
 998:	ebfffffe 	bl	0 <lib_bcm2835_spi_write>
 99c:	e5878028 	str	r8, [r7, #40]	; 0x28
 9a0:	e3a0002b 	mov	r0, #43	; 0x2b
 9a4:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 9a8:	e1a0000a 	mov	r0, sl
 9ac:	e587801c 	str	r8, [r7, #28]
 9b0:	ebfffffe 	bl	0 <lib_bcm2835_spi_write>
 9b4:	e28a0007 	add	r0, sl, #7
 9b8:	e6ff0070 	uxth	r0, r0
 9bc:	ebfffffe 	bl	0 <lib_bcm2835_spi_write>
 9c0:	e5878028 	str	r8, [r7, #40]	; 0x28
 9c4:	e3a0002c 	mov	r0, #44	; 0x2c
 9c8:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfer>
 9cc:	e28d0008 	add	r0, sp, #8
 9d0:	e3a01080 	mov	r1, #128	; 0x80
 9d4:	e587801c 	str	r8, [r7, #28]
 9d8:	ebfffffe 	bl	0 <lib_bcm2835_spi_writenb>
 9dc:	e1d520b2 	ldrh	r2, [r5, #2]
 9e0:	e59f0090 	ldr	r0, [pc, #144]	; a78 <ili9340_putc+0x1b0>
 9e4:	e0899109 	add	r9, r9, r9, lsl #2
 9e8:	e2822001 	add	r2, r2, #1
 9ec:	e0866189 	add	r6, r6, r9, lsl #3
 9f0:	e6ff2072 	uxth	r2, r2
 9f4:	e59d3000 	ldr	r3, [sp]
 9f8:	e0801186 	add	r1, r0, r6, lsl #3
 9fc:	e3520028 	cmp	r2, #40	; 0x28
 a00:	e7804186 	str	r4, [r0, r6, lsl #3]
 a04:	e1c130b4 	strh	r3, [r1, #4]
 a08:	e1c1b0b6 	strh	fp, [r1, #6]
 a0c:	e1c520b2 	strh	r2, [r5, #2]
 a10:	1a000004 	bne	a28 <ili9340_putc+0x160>
 a14:	e3a02000 	mov	r2, #0
 a18:	ea000007 	b	a3c <ili9340_putc+0x174>
 a1c:	e3a02000 	mov	r2, #0
 a20:	e59f3044 	ldr	r3, [pc, #68]	; a6c <ili9340_putc+0x1a4>
 a24:	e1c320b2 	strh	r2, [r3, #2]
 a28:	e1a00004 	mov	r0, r4
 a2c:	e28dd08c 	add	sp, sp, #140	; 0x8c
 a30:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
 a34:	e3a02000 	mov	r2, #0
 a38:	e59f502c 	ldr	r5, [pc, #44]	; a6c <ili9340_putc+0x1a4>
 a3c:	e1d530b0 	ldrh	r3, [r5]
 a40:	e1c520b2 	strh	r2, [r5, #2]
 a44:	e2833001 	add	r3, r3, #1
 a48:	e6ff3073 	uxth	r3, r3
 a4c:	e353001e 	cmp	r3, #30
 a50:	e1c530b0 	strh	r3, [r5]
 a54:	1afffff3 	bne	a28 <ili9340_putc+0x160>
 a58:	ebfffdb7 	bl	13c <scroll>
 a5c:	e1d530b0 	ldrh	r3, [r5]
 a60:	e2433001 	sub	r3, r3, #1
 a64:	e1c530b0 	strh	r3, [r5]
 a68:	eaffffee 	b	a28 <ili9340_putc+0x160>
	...
 a74:	20200000 	eorcs	r0, r0, r0
 a78:	0000000c 	andeq	r0, r0, ip

00000a7c <ili9340_puts>:
 a7c:	e92d4070 	push	{r4, r5, r6, lr}
 a80:	e1a04000 	mov	r4, r0
 a84:	e4d40001 	ldrb	r0, [r4], #1
 a88:	e3500000 	cmp	r0, #0
 a8c:	0a000007 	beq	ab0 <ili9340_puts+0x34>
 a90:	e3a05000 	mov	r5, #0
 a94:	ebfffffe 	bl	8c8 <ili9340_putc>
 a98:	e4d40001 	ldrb	r0, [r4], #1
 a9c:	e2855001 	add	r5, r5, #1
 aa0:	e3500000 	cmp	r0, #0
 aa4:	1afffffa 	bne	a94 <ili9340_puts+0x18>
 aa8:	e1a00005 	mov	r0, r5
 aac:	e8bd8070 	pop	{r4, r5, r6, pc}
 ab0:	e1a05000 	mov	r5, r0
 ab4:	e1a00005 	mov	r0, r5
 ab8:	e8bd8070 	pop	{r4, r5, r6, pc}

00000abc <ili9340_write>:
 abc:	e92d4070 	push	{r4, r5, r6, lr}
 ac0:	e1a04000 	mov	r4, r0
 ac4:	e1a05000 	mov	r5, r0
 ac8:	e4d40001 	ldrb	r0, [r4], #1
 acc:	e3500000 	cmp	r0, #0
 ad0:	08bd8070 	popeq	{r4, r5, r6, pc}
 ad4:	e3510000 	cmp	r1, #0
 ad8:	08bd8070 	popeq	{r4, r5, r6, pc}
 adc:	e2811001 	add	r1, r1, #1
 ae0:	e0855001 	add	r5, r5, r1
 ae4:	ebfffffe 	bl	8c8 <ili9340_putc>
 ae8:	e4d40001 	ldrb	r0, [r4], #1
 aec:	e3500000 	cmp	r0, #0
 af0:	08bd8070 	popeq	{r4, r5, r6, pc}
 af4:	e1550004 	cmp	r5, r4
 af8:	1afffff9 	bne	ae4 <ili9340_write+0x28>
 afc:	e8bd8070 	pop	{r4, r5, r6, pc}

00000b00 <ili9340_clear_line>:
 b00:	e350001e 	cmp	r0, #30
 b04:	812fff1e 	bxhi	lr
 b08:	eafffd3c 	b	0 <ili9340_clear_line.part.2>

00000b0c <ili9340_status>:
 b0c:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
 b10:	e1a04001 	mov	r4, r1
 b14:	e3a0b000 	mov	fp, #0
 b18:	e59f5070 	ldr	r5, [pc, #112]	; b90 <ili9340_status+0x84>
 b1c:	e24dd00c 	sub	sp, sp, #12
 b20:	e59f606c 	ldr	r6, [pc, #108]	; b94 <ili9340_status+0x88>
 b24:	e58d0004 	str	r0, [sp, #4]
 b28:	e3a0001d 	mov	r0, #29
 b2c:	e1d680b0 	ldrh	r8, [r6]
 b30:	e1d570b4 	ldrh	r7, [r5, #4]
 b34:	e1d5a0b2 	ldrh	sl, [r5, #2]
 b38:	e1d590b0 	ldrh	r9, [r5]
 b3c:	ebfffd2f 	bl	0 <ili9340_clear_line.part.2>
 b40:	e4d40001 	ldrb	r0, [r4], #1
 b44:	e59d3004 	ldr	r3, [sp, #4]
 b48:	e150000b 	cmp	r0, fp
 b4c:	e1c630b0 	strh	r3, [r6]
 b50:	e1c5b0b4 	strh	fp, [r5, #4]
 b54:	0a00000b 	beq	b88 <ili9340_status+0x7c>
 b58:	ebfffffe 	bl	8c8 <ili9340_putc>
 b5c:	e4d40001 	ldrb	r0, [r4], #1
 b60:	e28bb001 	add	fp, fp, #1
 b64:	e3500000 	cmp	r0, #0
 b68:	1afffffa 	bne	b58 <ili9340_status+0x4c>
 b6c:	e1a0000b 	mov	r0, fp
 b70:	e1c5a0b2 	strh	sl, [r5, #2]
 b74:	e1c590b0 	strh	r9, [r5]
 b78:	e1c680b0 	strh	r8, [r6]
 b7c:	e1c570b4 	strh	r7, [r5, #4]
 b80:	e28dd00c 	add	sp, sp, #12
 b84:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
 b88:	e1a0b000 	mov	fp, r0
 b8c:	eafffff6 	b	b6c <ili9340_status+0x60>
 b90:	00000000 	andeq	r0, r0, r0
 b94:	00000800 	andeq	r0, r0, r0, lsl #16

00000b98 <ili9340_error>:
 b98:	e3a02b3e 	mov	r2, #63488	; 0xf800
 b9c:	e3a03000 	mov	r3, #0
 ba0:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
 ba4:	e59f708c 	ldr	r7, [pc, #140]	; c38 <ili9340_error+0xa0>
 ba8:	e59f608c 	ldr	r6, [pc, #140]	; c3c <ili9340_error+0xa4>
 bac:	e1a05000 	mov	r5, r0
 bb0:	e1d790b0 	ldrh	r9, [r7]
 bb4:	e1d680b4 	ldrh	r8, [r6, #4]
 bb8:	e3a04072 	mov	r4, #114	; 0x72
 bbc:	e3a00045 	mov	r0, #69	; 0x45
 bc0:	e59fa078 	ldr	sl, [pc, #120]	; c40 <ili9340_error+0xa8>
 bc4:	e1c720b0 	strh	r2, [r7]
 bc8:	e1c630b4 	strh	r3, [r6, #4]
 bcc:	ea000001 	b	bd8 <ili9340_error+0x40>
 bd0:	e1a00004 	mov	r0, r4
 bd4:	e5fa4001 	ldrb	r4, [sl, #1]!
 bd8:	ebfffffe 	bl	8c8 <ili9340_putc>
 bdc:	e3540000 	cmp	r4, #0
 be0:	1afffffa 	bne	bd0 <ili9340_error+0x38>
 be4:	e4d50001 	ldrb	r0, [r5], #1
 be8:	e3500000 	cmp	r0, #0
 bec:	0a000004 	beq	c04 <ili9340_error+0x6c>
 bf0:	ebfffffe 	bl	8c8 <ili9340_putc>
 bf4:	e4d50001 	ldrb	r0, [r5], #1
 bf8:	e2844001 	add	r4, r4, #1
 bfc:	e3500000 	cmp	r0, #0
 c00:	1afffffa 	bne	bf0 <ili9340_error+0x58>
 c04:	e3a0500a 	mov	r5, #10
 c08:	e3a0003e 	mov	r0, #62	; 0x3e
 c0c:	e59fa030 	ldr	sl, [pc, #48]	; c44 <ili9340_error+0xac>
 c10:	ea000001 	b	c1c <ili9340_error+0x84>
 c14:	e1a00005 	mov	r0, r5
 c18:	e5fa5001 	ldrb	r5, [sl, #1]!
 c1c:	ebfffffe 	bl	8c8 <ili9340_putc>
 c20:	e3550000 	cmp	r5, #0
 c24:	1afffffa 	bne	c14 <ili9340_error+0x7c>
 c28:	e1c790b0 	strh	r9, [r7]
 c2c:	e1c680b4 	strh	r8, [r6, #4]
 c30:	e1a00004 	mov	r0, r4
 c34:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
 c38:	00000800 	andeq	r0, r0, r0, lsl #16
 c3c:	00000000 	andeq	r0, r0, r0
 c40:	00000001 	andeq	r0, r0, r1
 c44:	00000001 	andeq	r0, r0, r1

00000c48 <ili9340_set_cursor>:
 c48:	e3500028 	cmp	r0, #40	; 0x28
 c4c:	83a00000 	movhi	r0, #0
 c50:	e351001e 	cmp	r1, #30
 c54:	83a01000 	movhi	r1, #0
 c58:	e59f3008 	ldr	r3, [pc, #8]	; c68 <ili9340_set_cursor+0x20>
 c5c:	e1c300b2 	strh	r0, [r3, #2]
 c60:	e1c310b0 	strh	r1, [r3]
 c64:	e12fff1e 	bx	lr
 c68:	00000000 	andeq	r0, r0, r0

00000c6c <ili9340_save_cursor>:
 c6c:	e59f3028 	ldr	r3, [pc, #40]	; c9c <ili9340_save_cursor+0x30>
 c70:	e59f2028 	ldr	r2, [pc, #40]	; ca0 <ili9340_save_cursor+0x34>
 c74:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 c78:	e1d3c0b2 	ldrh	ip, [r3, #2]
 c7c:	e1d3e0b0 	ldrh	lr, [r3]
 c80:	e1d300b4 	ldrh	r0, [r3, #4]
 c84:	e1d210b0 	ldrh	r1, [r2]
 c88:	e1c3e0b6 	strh	lr, [r3, #6]
 c8c:	e1c3c0b8 	strh	ip, [r3, #8]
 c90:	e1c300ba 	strh	r0, [r3, #10]
 c94:	e1c210b2 	strh	r1, [r2, #2]
 c98:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
 c9c:	00000000 	andeq	r0, r0, r0
 ca0:	00000800 	andeq	r0, r0, r0, lsl #16

00000ca4 <ili9340_restore_cursor>:
 ca4:	e59f3028 	ldr	r3, [pc, #40]	; cd4 <ili9340_restore_cursor+0x30>
 ca8:	e59f2028 	ldr	r2, [pc, #40]	; cd8 <ili9340_restore_cursor+0x34>
 cac:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 cb0:	e1d3c0b8 	ldrh	ip, [r3, #8]
 cb4:	e1d3e0b6 	ldrh	lr, [r3, #6]
 cb8:	e1d300ba 	ldrh	r0, [r3, #10]
 cbc:	e1d210b2 	ldrh	r1, [r2, #2]
 cc0:	e1c3e0b0 	strh	lr, [r3]
 cc4:	e1c3c0b2 	strh	ip, [r3, #2]
 cc8:	e1c300b4 	strh	r0, [r3, #4]
 ccc:	e1c210b0 	strh	r1, [r2]
 cd0:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
 cd4:	00000000 	andeq	r0, r0, r0
 cd8:	00000800 	andeq	r0, r0, r0, lsl #16

00000cdc <ili9340_save_color>:
 cdc:	e59f2014 	ldr	r2, [pc, #20]	; cf8 <ili9340_save_color+0x1c>
 ce0:	e59f3014 	ldr	r3, [pc, #20]	; cfc <ili9340_save_color+0x20>
 ce4:	e1d200b4 	ldrh	r0, [r2, #4]
 ce8:	e1d310b0 	ldrh	r1, [r3]
 cec:	e1c200ba 	strh	r0, [r2, #10]
 cf0:	e1c310b2 	strh	r1, [r3, #2]
 cf4:	e12fff1e 	bx	lr
 cf8:	00000000 	andeq	r0, r0, r0
 cfc:	00000800 	andeq	r0, r0, r0, lsl #16

00000d00 <ili9340_restore_color>:
 d00:	e59f2014 	ldr	r2, [pc, #20]	; d1c <ili9340_restore_color+0x1c>
 d04:	e59f3014 	ldr	r3, [pc, #20]	; d20 <ili9340_restore_color+0x20>
 d08:	e1d200ba 	ldrh	r0, [r2, #10]
 d0c:	e1d310b2 	ldrh	r1, [r3, #2]
 d10:	e1c200b4 	strh	r0, [r2, #4]
 d14:	e1c310b0 	strh	r1, [r3]
 d18:	e12fff1e 	bx	lr
 d1c:	00000000 	andeq	r0, r0, r0
 d20:	00000800 	andeq	r0, r0, r0, lsl #16

00000d24 <ili9340_set_fg_color>:
 d24:	e59f3004 	ldr	r3, [pc, #4]	; d30 <ili9340_set_fg_color+0xc>
 d28:	e1c300b0 	strh	r0, [r3]
 d2c:	e12fff1e 	bx	lr
 d30:	00000800 	andeq	r0, r0, r0, lsl #16

00000d34 <ili9340_set_bg_color>:
 d34:	e3a01000 	mov	r1, #0
 d38:	e59f3064 	ldr	r3, [pc, #100]	; da4 <ili9340_set_bg_color+0x70>
 d3c:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 d40:	e59fc060 	ldr	ip, [pc, #96]	; da8 <ili9340_set_bg_color+0x74>
 d44:	e59fe060 	ldr	lr, [pc, #96]	; dac <ili9340_set_bg_color+0x78>
 d48:	e1c300b4 	strh	r0, [r3, #4]
 d4c:	e1800800 	orr	r0, r0, r0, lsl #16
 d50:	e2812008 	add	r2, r1, #8
 d54:	e152000e 	cmp	r2, lr
 d58:	e1a01002 	mov	r1, r2
 d5c:	e1a0300c 	mov	r3, ip
 d60:	f5dcf068 	pld	[ip, #104]	; 0x68
 d64:	e50c0020 	str	r0, [ip, #-32]	; 0xffffffe0
 d68:	e50c001c 	str	r0, [ip, #-28]	; 0xffffffe4
 d6c:	e50c0018 	str	r0, [ip, #-24]	; 0xffffffe8
 d70:	e50c0014 	str	r0, [ip, #-20]	; 0xffffffec
 d74:	e50c0010 	str	r0, [ip, #-16]
 d78:	e50c000c 	str	r0, [ip, #-12]
 d7c:	e50c0008 	str	r0, [ip, #-8]
 d80:	e50c0004 	str	r0, [ip, #-4]
 d84:	e2622c96 	rsb	r2, r2, #38400	; 0x9600
 d88:	e28cc020 	add	ip, ip, #32
 d8c:	1affffef 	bne	d50 <ili9340_set_bg_color+0x1c>
 d90:	e0832102 	add	r2, r3, r2, lsl #2
 d94:	e4830004 	str	r0, [r3], #4
 d98:	e1530002 	cmp	r3, r2
 d9c:	1afffffc 	bne	d94 <ili9340_set_bg_color+0x60>
 da0:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
 da4:	00000000 	andeq	r0, r0, r0
 da8:	000025ac 	andeq	r2, r0, ip, lsr #11
 dac:	000095f8 	strdeq	r9, [r0], -r8

00000db0 <ili9340_set_fg_bg_color>:
 db0:	e59f200c 	ldr	r2, [pc, #12]	; dc4 <ili9340_set_fg_bg_color+0x14>
 db4:	e59f300c 	ldr	r3, [pc, #12]	; dc8 <ili9340_set_fg_bg_color+0x18>
 db8:	e1c200b0 	strh	r0, [r2]
 dbc:	e1c310b4 	strh	r1, [r3, #4]
 dc0:	e12fff1e 	bx	lr
 dc4:	00000800 	andeq	r0, r0, r0, lsl #16
 dc8:	00000000 	andeq	r0, r0, r0

Disassembly of section .data:

00000000 <cp437_font>:
	...
   8:	b195817e 	orrslt	r8, r5, lr, ror r1
   c:	7e8195b1 	mcrvc	5, 4, r9, cr1, cr1, {5}
  10:	cfebff7e 	svcgt	0x00ebff7e
  14:	7effebcf 	vcvtvc.u32.f64	d30, d30, #2
  18:	7e3f1f0e 	cdpvc	15, 3, cr1, cr15, cr14, {0}
  1c:	000e1f3f 	andeq	r1, lr, pc, lsr pc
  20:	7f3e1c08 	svcvc	0x003e1c08
  24:	00081c3e 	andeq	r1, r8, lr, lsr ip
  28:	ffffba18 			; <UNDEFINED> instruction: 0xffffba18
  2c:	0018baff 			; <UNDEFINED> instruction: 0x0018baff
  30:	fffcb810 			; <UNDEFINED> instruction: 0xfffcb810
  34:	0010b8fc 			; <UNDEFINED> instruction: 0x0010b8fc
  38:	3c180000 	ldccc	0, cr0, [r8], {-0}
  3c:	0000183c 	andeq	r1, r0, ip, lsr r8
  40:	c3e7ffff 	mvngt	pc, #1020	; 0x3fc
  44:	ffffe7c3 			; <UNDEFINED> instruction: 0xffffe7c3
  48:	42663c00 	rsbmi	r3, r6, #0, 24
  4c:	003c6642 	eorseq	r6, ip, r2, asr #12
  50:	bd99c3ff 	ldclt	3, cr12, [r9, #1020]	; 0x3fc
  54:	ffc399bd 			; <UNDEFINED> instruction: 0xffc399bd
  58:	8888f870 	stmhi	r8, {r4, r5, r6, fp, ip, sp, lr, pc}
  5c:	0f077ffd 	svceq	0x00077ffd
  60:	f15f4e00 			; <UNDEFINED> instruction: 0xf15f4e00
  64:	004e5ff1 	strdeq	r5, [lr], #-241	; 0xffffff0f
  68:	7fffe0c0 	svcvc	0x00ffe0c0
  6c:	07070505 	streq	r0, [r7, -r5, lsl #10]
  70:	057fffc0 	ldrbeq	pc, [pc, #-4032]!	; fffff0b8 <buffer+0xffffcb2c>	; <UNPREDICTABLE>
  74:	3f7f6505 	svccc	0x007f6505
  78:	e73c5a99 			; <UNDEFINED> instruction: 0xe73c5a99
  7c:	995a3ce7 	ldmdbls	sl, {r0, r1, r2, r5, r6, r7, sl, fp, ip, sp}^
  80:	1c3e3e7f 	ldcne	14, cr3, [lr], #-508	; 0xfffffe04
  84:	0008081c 	andeq	r0, r8, ip, lsl r8
  88:	1c1c0808 	ldcne	8, cr0, [ip], {8}
  8c:	007f3e3e 	rsbseq	r3, pc, lr, lsr lr	; <UNPREDICTABLE>
  90:	ff662400 			; <UNDEFINED> instruction: 0xff662400
  94:	002466ff 	strdeq	r6, [r4], -pc	; <UNPREDICTABLE>
  98:	005f5f00 	subseq	r5, pc, r0, lsl #30
  9c:	005f5f00 	subseq	r5, pc, r0, lsl #30
  a0:	7f090f06 	svcvc	0x00090f06
  a4:	7f7f017f 	svcvc	0x007f017f
  a8:	a5bfda40 	ldrge	sp, [pc, #2624]!	; af0 <ili9340_write+0x34>
  ac:	020359fd 	andeq	r5, r3, #4145152	; 0x3f4000
  b0:	70707000 	rsbsvc	r7, r0, r0
  b4:	00707070 	rsbseq	r7, r0, r0, ror r0
  b8:	ffb69480 			; <UNDEFINED> instruction: 0xffb69480
  bc:	8094b6ff 			; <UNDEFINED> instruction: 0x8094b6ff
  c0:	7f060400 	svcvc	0x00060400
  c4:	0004067f 	andeq	r0, r4, pc, ror r6
  c8:	7f301000 	svcvc	0x00301000
  cc:	0010307f 	andseq	r3, r0, pc, ror r0
  d0:	2a080808 	bcs	2020f8 <buffer+0x1ffb6c>
  d4:	00081c3e 	andeq	r1, r8, lr, lsr ip
  d8:	2a3e1c08 	bcs	f87100 <buffer+0xf84b74>
  dc:	00080808 	andeq	r0, r8, r8, lsl #16
  e0:	20203c3c 	eorcs	r3, r0, ip, lsr ip
  e4:	00202020 	eoreq	r2, r0, r0, lsr #32
  e8:	083e1c08 	ldmdaeq	lr!, {r3, sl, fp, ip}
  ec:	081c3e08 	ldmdaeq	ip, {r3, r9, sl, fp, ip, sp}
  f0:	3e3c3830 	mrccc	8, 1, r3, cr12, cr0, {1}
  f4:	30383c3e 	eorscc	r3, r8, lr, lsr ip
  f8:	3e1e0e06 	cdpcc	14, 1, cr0, cr14, cr6, {0}
  fc:	060e1e3e 			; <UNDEFINED> instruction: 0x060e1e3e
	...
 108:	5f5f0600 	svcpl	0x005f0600
 10c:	00000006 	andeq	r0, r0, r6
 110:	00070700 	andeq	r0, r7, r0, lsl #14
 114:	00000707 	andeq	r0, r0, r7, lsl #14
 118:	147f7f14 	ldrbtne	r7, [pc], #-3860	; 120 <cp437_font+0x120>
 11c:	00147f7f 	andseq	r7, r4, pc, ror pc
 120:	6b6b2e24 	blvs	1acb9b8 <buffer+0x1ac942c>
 124:	0000123a 	andeq	r1, r0, sl, lsr r2
 128:	18306646 	ldmdane	r0!, {r1, r2, r6, r9, sl, sp, lr}
 12c:	0062660c 	rsbeq	r6, r2, ip, lsl #12
 130:	5d4f7a30 	vstrpl	s15, [pc, #-192]	; 78 <cp437_font+0x78>
 134:	00487a37 	subeq	r7, r8, r7, lsr sl
 138:	00030704 	andeq	r0, r3, r4, lsl #14
 13c:	00000000 	andeq	r0, r0, r0
 140:	633e1c00 	teqvs	lr, #0, 24
 144:	00000041 	andeq	r0, r0, r1, asr #32
 148:	3e634100 	powccs	f4, f3, f0
 14c:	0000001c 	andeq	r0, r0, ip, lsl r0
 150:	1c3e2a08 			; <UNDEFINED> instruction: 0x1c3e2a08
 154:	082a3e1c 	stmdaeq	sl!, {r2, r3, r4, r9, sl, fp, ip, sp}
 158:	3e3e0808 	cdpcc	8, 3, cr0, cr14, cr8, {0}
 15c:	00000808 	andeq	r0, r0, r8, lsl #16
 160:	60e08000 	rscvs	r8, r0, r0
 164:	00000000 	andeq	r0, r0, r0
 168:	08080808 	stmdaeq	r8, {r3, fp}
 16c:	00000808 	andeq	r0, r0, r8, lsl #16
 170:	60600000 	rsbvs	r0, r0, r0
 174:	00000000 	andeq	r0, r0, r0
 178:	0c183060 	ldceq	0, cr3, [r8], {96}	; 0x60
 17c:	00010306 	andeq	r0, r1, r6, lsl #6
 180:	59717f3e 	ldmdbpl	r1!, {r1, r2, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr}^
 184:	003e7f4d 	eorseq	r7, lr, sp, asr #30
 188:	7f7f4240 	svcvc	0x007f4240
 18c:	00004040 	andeq	r4, r0, r0, asr #32
 190:	49597362 	ldmdbmi	r9, {r1, r5, r6, r8, r9, ip, sp, lr}^
 194:	0000666f 	andeq	r6, r0, pc, ror #12
 198:	49496322 	stmdbmi	r9, {r1, r5, r8, r9, sp, lr}^
 19c:	0000367f 	andeq	r3, r0, pc, ror r6
 1a0:	53161c18 	tstpl	r6, #24, 24	; 0x1800
 1a4:	00507f7f 	subseq	r7, r0, pc, ror pc
 1a8:	45456727 	strbmi	r6, [r5, #-1831]	; 0xfffff8d9
 1ac:	0000397d 	andeq	r3, r0, sp, ror r9
 1b0:	494b7e3c 	stmdbmi	fp, {r2, r3, r4, r5, r9, sl, fp, ip, sp, lr}^
 1b4:	00003079 	andeq	r3, r0, r9, ror r0
 1b8:	79710303 	ldmdbvc	r1!, {r0, r1, r8, r9}^
 1bc:	0000070f 	andeq	r0, r0, pc, lsl #14
 1c0:	49497f36 	stmdbmi	r9, {r1, r2, r4, r5, r8, r9, sl, fp, ip, sp, lr}^
 1c4:	0000367f 	andeq	r3, r0, pc, ror r6
 1c8:	69494f06 	stmdbvs	r9, {r1, r2, r8, r9, sl, fp, lr}^
 1cc:	00001e3f 	andeq	r1, r0, pc, lsr lr
 1d0:	66660000 	strbtvs	r0, [r6], -r0
 1d4:	00000000 	andeq	r0, r0, r0
 1d8:	66e68000 	strbtvs	r8, [r6], r0
 1dc:	00000000 	andeq	r0, r0, r0
 1e0:	63361c08 	teqvs	r6, #8, 24	; 0x800
 1e4:	00000041 	andeq	r0, r0, r1, asr #32
 1e8:	24242424 	strtcs	r2, [r4], #-1060	; 0xfffffbdc
 1ec:	00002424 	andeq	r2, r0, r4, lsr #8
 1f0:	36634100 	strbtcc	r4, [r3], -r0, lsl #2
 1f4:	0000081c 	andeq	r0, r0, ip, lsl r8
 1f8:	59510302 	ldmdbpl	r1, {r1, r8, r9}^
 1fc:	0000060f 	andeq	r0, r0, pc, lsl #12
 200:	5d417f3e 	stclpl	15, cr7, [r1, #-248]	; 0xffffff08
 204:	001e1f5d 	andseq	r1, lr, sp, asr pc
 208:	13137e7c 	tstne	r3, #124, 28	; 0x7c0
 20c:	00007c7e 	andeq	r7, r0, lr, ror ip
 210:	497f7f41 	ldmdbmi	pc!, {r0, r6, r8, r9, sl, fp, ip, sp, lr}^	; <UNPREDICTABLE>
 214:	00367f49 	eorseq	r7, r6, r9, asr #30
 218:	41633e1c 	cmnmi	r3, ip, lsl lr
 21c:	00226341 	eoreq	r6, r2, r1, asr #6
 220:	417f7f41 	cmnmi	pc, r1, asr #30
 224:	001c3e63 	andseq	r3, ip, r3, ror #28
 228:	497f7f41 	ldmdbmi	pc!, {r0, r6, r8, r9, sl, fp, ip, sp, lr}^	; <UNPREDICTABLE>
 22c:	0063415d 	rsbeq	r4, r3, sp, asr r1
 230:	497f7f41 	ldmdbmi	pc!, {r0, r6, r8, r9, sl, fp, ip, sp, lr}^	; <UNPREDICTABLE>
 234:	0003011d 	andeq	r0, r3, sp, lsl r1
 238:	41633e1c 	cmnmi	r3, ip, lsl lr
 23c:	00727351 	rsbseq	r7, r2, r1, asr r3
 240:	08087f7f 	stmdaeq	r8, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr}
 244:	00007f7f 	andeq	r7, r0, pc, ror pc
 248:	7f7f4100 	svcvc	0x007f4100
 24c:	00000041 	andeq	r0, r0, r1, asr #32
 250:	41407030 	cmpmi	r0, r0, lsr r0
 254:	00013f7f 	andeq	r3, r1, pc, ror pc
 258:	087f7f41 	ldmdaeq	pc!, {r0, r6, r8, r9, sl, fp, ip, sp, lr}^	; <UNPREDICTABLE>
 25c:	0063771c 	rsbeq	r7, r3, ip, lsl r7
 260:	417f7f41 	cmnmi	pc, r1, asr #30
 264:	00706040 	rsbseq	r6, r0, r0, asr #32
 268:	1c0e7f7f 	stcne	15, cr7, [lr], {127}	; 0x7f
 26c:	007f7f0e 	rsbseq	r7, pc, lr, lsl #30
 270:	0c067f7f 	stceq	15, cr7, [r6], {127}	; 0x7f
 274:	007f7f18 	rsbseq	r7, pc, r8, lsl pc	; <UNPREDICTABLE>
 278:	41633e1c 	cmnmi	r3, ip, lsl lr
 27c:	001c3e63 	andseq	r3, ip, r3, ror #28
 280:	497f7f41 	ldmdbmi	pc!, {r0, r6, r8, r9, sl, fp, ip, sp, lr}^	; <UNPREDICTABLE>
 284:	00060f09 	andeq	r0, r6, r9, lsl #30
 288:	71213f1e 			; <UNDEFINED> instruction: 0x71213f1e
 28c:	00005e7f 	andeq	r5, r0, pc, ror lr
 290:	097f7f41 	ldmdbeq	pc!, {r0, r6, r8, r9, sl, fp, ip, sp, lr}^	; <UNPREDICTABLE>
 294:	00667f19 	rsbeq	r7, r6, r9, lsl pc
 298:	594d6f26 	stmdbpl	sp, {r1, r2, r5, r8, r9, sl, fp, sp, lr}^
 29c:	00003273 	andeq	r3, r0, r3, ror r2
 2a0:	7f7f4103 	svcvc	0x007f4103
 2a4:	00000341 	andeq	r0, r0, r1, asr #6
 2a8:	40407f7f 	submi	r7, r0, pc, ror pc
 2ac:	00007f7f 	andeq	r7, r0, pc, ror pc
 2b0:	60603f1f 	rsbvs	r3, r0, pc, lsl pc
 2b4:	00001f3f 	andeq	r1, r0, pc, lsr pc
 2b8:	18307f7f 	ldmdane	r0!, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr}
 2bc:	007f7f30 	rsbseq	r7, pc, r0, lsr pc	; <UNPREDICTABLE>
 2c0:	183c6743 	ldmdane	ip!, {r0, r1, r6, r8, r9, sl, sp, lr}
 2c4:	0043673c 	subeq	r6, r3, ip, lsr r7
 2c8:	78784f07 	ldmdavc	r8!, {r0, r1, r2, r8, r9, sl, fp, lr}^
 2cc:	0000074f 	andeq	r0, r0, pc, asr #14
 2d0:	59716347 	ldmdbpl	r1!, {r0, r1, r2, r6, r8, r9, sp, lr}^
 2d4:	0073674d 	rsbseq	r6, r3, sp, asr #14
 2d8:	417f7f00 	cmnmi	pc, r0, lsl #30
 2dc:	00000041 	andeq	r0, r0, r1, asr #32
 2e0:	0c060301 	stceq	3, cr0, [r6], {1}
 2e4:	00603018 	rsbeq	r3, r0, r8, lsl r0
 2e8:	7f414100 	svcvc	0x00414100
 2ec:	0000007f 	andeq	r0, r0, pc, ror r0
 2f0:	03060c08 	movweq	r0, #27656	; 0x6c08
 2f4:	00080c06 	andeq	r0, r8, r6, lsl #24
 2f8:	80808080 	addhi	r8, r0, r0, lsl #1
 2fc:	80808080 	addhi	r8, r0, r0, lsl #1
 300:	07030000 	streq	r0, [r3, -r0]
 304:	00000004 	andeq	r0, r0, r4
 308:	54547420 	ldrbpl	r7, [r4], #-1056	; 0xfffffbe0
 30c:	0040783c 	subeq	r7, r0, ip, lsr r8
 310:	483f7f41 	ldmdami	pc!, {r0, r6, r8, r9, sl, fp, ip, sp, lr}	; <UNPREDICTABLE>
 314:	00307848 	eorseq	r7, r0, r8, asr #16
 318:	44447c38 	strbmi	r7, [r4], #-3128	; 0xfffff3c8
 31c:	0000286c 	andeq	r2, r0, ip, ror #16
 320:	49487830 	stmdbmi	r8, {r4, r5, fp, ip, sp, lr}^
 324:	00407f3f 	subeq	r7, r0, pc, lsr pc
 328:	54547c38 	ldrbpl	r7, [r4], #-3128	; 0xfffff3c8
 32c:	0000185c 	andeq	r1, r0, ip, asr r8
 330:	497f7e48 	ldmdbmi	pc!, {r3, r6, r9, sl, fp, ip, sp, lr}^	; <UNPREDICTABLE>
 334:	00000203 	andeq	r0, r0, r3, lsl #4
 338:	a4a4bc98 	strtge	fp, [r4], #3224	; 0xc98
 33c:	00047cf8 	strdeq	r7, [r4], -r8
 340:	087f7f41 	ldmdaeq	pc!, {r0, r6, r8, r9, sl, fp, ip, sp, lr}^	; <UNPREDICTABLE>
 344:	00787c04 	rsbseq	r7, r8, r4, lsl #24
 348:	7d7d4400 	cfldrdvc	mvd4, [sp, #-0]
 34c:	00000040 	andeq	r0, r0, r0, asr #32
 350:	8080e060 	addhi	lr, r0, r0, rrx
 354:	00007dfd 	strdeq	r7, [r0], -sp
 358:	107f7f41 	rsbsne	r7, pc, r1, asr #30
 35c:	00446c38 	subeq	r6, r4, r8, lsr ip
 360:	7f7f4100 	svcvc	0x007f4100
 364:	00000040 	andeq	r0, r0, r0, asr #32
 368:	38187c7c 	ldmdacc	r8, {r2, r3, r4, r5, r6, sl, fp, ip, sp, lr}
 36c:	00787c1c 	rsbseq	r7, r8, ip, lsl ip
 370:	04047c7c 	streq	r7, [r4], #-3196	; 0xfffff384
 374:	0000787c 	andeq	r7, r0, ip, ror r8
 378:	44447c38 	strbmi	r7, [r4], #-3128	; 0xfffff3c8
 37c:	0000387c 	andeq	r3, r0, ip, ror r8
 380:	a4f8fc84 	ldrbtge	pc, [r8], #3204	; 0xc84	; <UNPREDICTABLE>
 384:	00183c24 	andseq	r3, r8, r4, lsr #24
 388:	a4243c18 	strtge	r3, [r4], #-3096	; 0xfffff3e8
 38c:	0084fcf8 	strdeq	pc, [r4], r8
 390:	4c787c44 	ldclmi	12, cr7, [r8], #-272	; 0xfffffef0
 394:	00181c04 	andseq	r1, r8, r4, lsl #24
 398:	54545c48 	ldrbpl	r5, [r4], #-3144	; 0xfffff3b8
 39c:	00002474 	andeq	r2, r0, r4, ror r4
 3a0:	7f3e0400 	svcvc	0x003e0400
 3a4:	00002444 	andeq	r2, r0, r4, asr #8
 3a8:	40407c3c 	submi	r7, r0, ip, lsr ip
 3ac:	00407c3c 	subeq	r7, r0, ip, lsr ip
 3b0:	60603c1c 	rsbvs	r3, r0, ip, lsl ip
 3b4:	00001c3c 	andeq	r1, r0, ip, lsr ip
 3b8:	38707c3c 	ldmdacc	r0!, {r2, r3, r4, r5, sl, fp, ip, sp, lr}^
 3bc:	003c7c70 	eorseq	r7, ip, r0, ror ip
 3c0:	10386c44 	eorsne	r6, r8, r4, asr #24
 3c4:	00446c38 	subeq	r6, r4, r8, lsr ip
 3c8:	a0a0bc9c 	umlalge	fp, r0, ip, ip
 3cc:	00007cfc 	strdeq	r7, [r0], -ip
 3d0:	5c74644c 	cfldrdpl	mvd6, [r4], #-304	; 0xfffffed0
 3d4:	0000644c 	andeq	r6, r0, ip, asr #8
 3d8:	773e0808 	ldrvc	r0, [lr, -r8, lsl #16]!
 3dc:	00004141 	andeq	r4, r0, r1, asr #2
 3e0:	77000000 	strvc	r0, [r0, -r0]
 3e4:	00000077 	andeq	r0, r0, r7, ror r0
 3e8:	3e774141 	rpwccsm	f4, f7, f1
 3ec:	00000808 	andeq	r0, r0, r8, lsl #16
 3f0:	03010302 	movweq	r0, #4866	; 0x1302
 3f4:	00010302 	andeq	r0, r1, r2, lsl #6
 3f8:	464c7870 			; <UNDEFINED> instruction: 0x464c7870
 3fc:	0070784c 	rsbseq	r7, r0, ip, asr #16
 400:	b1919f0e 	orrslt	r9, r1, lr, lsl #30
 404:	00004afb 	strdeq	r4, [r0], -fp
 408:	40407a3a 	submi	r7, r0, sl, lsr sl
 40c:	00407a7a 	subeq	r7, r0, sl, ror sl
 410:	55547c38 	ldrbpl	r7, [r4, #-3128]	; 0xfffff3c8
 414:	0000195d 	andeq	r1, r0, sp, asr r9
 418:	55752302 	ldrbpl	r2, [r5, #-770]!	; 0xfffffcfe
 41c:	427b7d55 	rsbsmi	r7, fp, #5440	; 0x1540
 420:	54547521 	ldrbpl	r7, [r4], #-1313	; 0xfffffadf
 424:	0040797d 	subeq	r7, r0, sp, ror r9
 428:	54557521 	ldrbpl	r7, [r5], #-1313	; 0xfffffadf
 42c:	0040787c 	subeq	r7, r0, ip, ror r8
 430:	57577420 	ldrbpl	r7, [r7, -r0, lsr #8]
 434:	0040787c 	subeq	r7, r0, ip, ror r8
 438:	a4a43c18 	strtge	r3, [r4], #3096	; 0xc18
 43c:	000040e4 	andeq	r4, r0, r4, ror #1
 440:	557d3b02 	ldrbpl	r3, [sp, #-2818]!	; 0xfffff4fe
 444:	021b5d55 	andseq	r5, fp, #5440	; 0x1540
 448:	54547d39 	ldrbpl	r7, [r4], #-3385	; 0xfffff2c7
 44c:	0000195d 	andeq	r1, r0, sp, asr r9
 450:	54557d39 	ldrbpl	r7, [r5], #-3385	; 0xfffff2c7
 454:	0000185c 	andeq	r1, r0, ip, asr r8
 458:	7c7c4501 	cfldr64vc	mvdx4, [ip], #-4
 45c:	00000141 	andeq	r0, r0, r1, asr #2
 460:	7d450302 	stclvc	3, cr0, [r5, #-8]
 464:	0002437d 	andeq	r4, r2, sp, ror r3
 468:	7c7d4501 	cfldr64vc	mvdx4, [sp], #-4
 46c:	00000040 	andeq	r0, r0, r0, asr #32
 470:	12167d79 	andsne	r7, r6, #7744	; 0x1e40
 474:	00797d16 	rsbseq	r7, r9, r6, lsl sp
 478:	2b2b7870 	blcs	ade640 <buffer+0xadc0b4>
 47c:	00007078 	andeq	r7, r0, r8, ror r0
 480:	557c7c44 	ldrbpl	r7, [ip, #-3140]!	; 0xfffff3bc
 484:	00004555 	andeq	r4, r0, r5, asr r5
 488:	54547420 	ldrbpl	r7, [r4], #-1056	; 0xfffffbe0
 48c:	54547c7c 	ldrbpl	r7, [r4], #-3196	; 0xfffff384
 490:	090b7e7c 	stmdbeq	fp, {r2, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr}
 494:	00497f7f 	subeq	r7, r9, pc, ror pc
 498:	49497b32 	stmdbmi	r9, {r1, r4, r5, r8, r9, fp, ip, sp, lr}^
 49c:	0000327b 	andeq	r3, r0, fp, ror r2
 4a0:	48487a32 	stmdami	r8, {r1, r4, r5, r9, fp, ip, sp, lr}^
 4a4:	0000327a 	andeq	r3, r0, sl, ror r2
 4a8:	484a7a32 	stmdami	sl, {r1, r4, r5, r9, fp, ip, sp, lr}^
 4ac:	00003078 	andeq	r3, r0, r8, ror r0
 4b0:	41417b3a 	cmpmi	r1, sl, lsr fp
 4b4:	00407a7b 	subeq	r7, r0, fp, ror sl
 4b8:	40427a3a 	submi	r7, r2, sl, lsr sl
 4bc:	00407878 	subeq	r7, r0, r8, ror r8
 4c0:	a0a0ba9a 	umlalge	fp, r0, sl, sl
 4c4:	00007afa 	strdeq	r7, [r0], -sl
 4c8:	663c1901 	ldrtvs	r1, [ip], -r1, lsl #18
 4cc:	01193c66 	tsteq	r9, r6, ror #24
 4d0:	40407d3d 	submi	r7, r0, sp, lsr sp
 4d4:	00003d7d 	andeq	r3, r0, sp, ror sp
 4d8:	e7243c18 			; <UNDEFINED> instruction: 0xe7243c18
 4dc:	002424e7 	eoreq	r2, r4, r7, ror #9
 4e0:	497f7e68 	ldmdbmi	pc!, {r3, r5, r6, r9, sl, fp, ip, sp, lr}^	; <UNPREDICTABLE>
 4e4:	00206643 	eoreq	r6, r0, r3, asr #12
 4e8:	fcfc2f2b 	ldc2l	15, cr2, [ip], #172	; 0xac
 4ec:	00002b2f 	andeq	r2, r0, pc, lsr #22
 4f0:	0909ffff 	stmdbeq	r9, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
 4f4:	a0f8f62f 	rscsge	pc, r8, pc, lsr #12
 4f8:	fe88c040 	cdp2	0, 8, cr12, cr8, cr0, {2}
 4fc:	0203097f 	andeq	r0, r3, #2080768	; 0x1fc000
 500:	55547420 	ldrbpl	r7, [r4, #-1056]	; 0xfffffbe0
 504:	0040797d 	subeq	r7, r0, sp, ror r9
 508:	7d7d4400 	cfldrdvc	mvd4, [sp, #-0]
 50c:	00000041 	andeq	r0, r0, r1, asr #32
 510:	4a487830 	bmi	121e5d8 <buffer+0x121c04c>
 514:	0000327a 	andeq	r3, r0, sl, ror r2
 518:	42407838 	submi	r7, r0, #56, 16	; 0x380000
 51c:	00407a7a 	subeq	r7, r0, sl, ror sl
 520:	0a0a7a7a 	beq	29ef10 <buffer+0x29c984>
 524:	0000707a 	andeq	r7, r0, sl, ror r0
 528:	31197d7d 	tstcc	r9, sp, ror sp
 52c:	00007d7d 	andeq	r7, r0, sp, ror sp
 530:	292f2600 	stmdbcs	pc!, {r9, sl, sp}	; <UNPREDICTABLE>
 534:	00282f2f 	eoreq	r2, r8, pc, lsr #30
 538:	292f2600 	stmdbcs	pc!, {r9, sl, sp}	; <UNPREDICTABLE>
 53c:	0000262f 	andeq	r2, r0, pc, lsr #12
 540:	454d7830 	strbmi	r7, [sp, #-2096]	; 0xfffff7d0
 544:	00002060 	andeq	r2, r0, r0, rrx
 548:	08083838 	stmdaeq	r8, {r3, r4, r5, fp, ip, sp}
 54c:	00000808 	andeq	r0, r0, r8, lsl #16
 550:	08080808 	stmdaeq	r8, {r3, fp}
 554:	00003838 	andeq	r3, r0, r8, lsr r8
 558:	18306f4f 	ldmdane	r0!, {r0, r1, r2, r3, r6, r8, r9, sl, fp, sp, lr}
 55c:	91bbeecc 			; <UNDEFINED> instruction: 0x91bbeecc
 560:	18306f4f 	ldmdane	r0!, {r0, r1, r2, r3, r6, r8, r9, sl, fp, sp, lr}
 564:	f9fb766c 			; <UNDEFINED> instruction: 0xf9fb766c
 568:	7b000000 	blvc	570 <cp437_font+0x570>
 56c:	0000007b 	andeq	r0, r0, fp, ror r0
 570:	22361c08 	eorscs	r1, r6, #8, 24	; 0x800
 574:	22361c08 	eorscs	r1, r6, #8, 24	; 0x800
 578:	081c3622 	ldmdaeq	ip, {r1, r5, r9, sl, ip, sp}
 57c:	081c3622 	ldmdaeq	ip, {r1, r5, r9, sl, ip, sp}
 580:	005500aa 	subseq	r0, r5, sl, lsr #1
 584:	005500aa 	subseq	r0, r5, sl, lsr #1
 588:	55aa55aa 	strpl	r5, [sl, #1450]!	; 0x5aa
 58c:	55aa55aa 	strpl	r5, [sl, #1450]!	; 0x5aa
 590:	77aaffdd 	sbfxvc	pc, sp, #31, #11
 594:	77ffaadd 	ubfxvc	sl, sp, #21, #32
 598:	ff000000 			; <UNDEFINED> instruction: 0xff000000
 59c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 5a0:	ff101010 			; <UNDEFINED> instruction: 0xff101010
 5a4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 5a8:	ff141414 			; <UNDEFINED> instruction: 0xff141414
 5ac:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 5b0:	ffff1010 			; <UNDEFINED> instruction: 0xffff1010
 5b4:	00ffff00 	rscseq	pc, pc, r0, lsl #30
 5b8:	f0f01010 			; <UNDEFINED> instruction: 0xf0f01010
 5bc:	00f0f010 	rscseq	pc, r0, r0, lsl r0	; <UNPREDICTABLE>
 5c0:	fc141414 	ldc2	4, cr1, [r4], {20}
 5c4:	000000fc 	strdeq	r0, [r0], -ip
 5c8:	f7f71414 			; <UNDEFINED> instruction: 0xf7f71414
 5cc:	00ffff00 	rscseq	pc, pc, r0, lsl #30
 5d0:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
 5d4:	00ffff00 	rscseq	pc, pc, r0, lsl #30
 5d8:	f4f41414 			; <UNDEFINED> instruction: 0xf4f41414
 5dc:	00fcfc04 	rscseq	pc, ip, r4, lsl #24
 5e0:	17171414 			; <UNDEFINED> instruction: 0x17171414
 5e4:	001f1f10 	andseq	r1, pc, r0, lsl pc	; <UNPREDICTABLE>
 5e8:	1f1f1010 	svcne	0x001f1010
 5ec:	001f1f10 	andseq	r1, pc, r0, lsl pc	; <UNPREDICTABLE>
 5f0:	1f141414 	svcne	0x00141414
 5f4:	0000001f 	andeq	r0, r0, pc, lsl r0
 5f8:	f0101010 			; <UNDEFINED> instruction: 0xf0101010
 5fc:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 600:	1f000000 	svcne	0x00000000
 604:	1010101f 	andsne	r1, r0, pc, lsl r0
 608:	1f101010 	svcne	0x00101010
 60c:	1010101f 	andsne	r1, r0, pc, lsl r0
 610:	f0101010 			; <UNDEFINED> instruction: 0xf0101010
 614:	101010f0 	ldrshne	r1, [r0], -r0
 618:	ff000000 			; <UNDEFINED> instruction: 0xff000000
 61c:	101010ff 	ldrshne	r1, [r0], -pc	; <UNPREDICTABLE>
 620:	10101010 	andsne	r1, r0, r0, lsl r0
 624:	10101010 	andsne	r1, r0, r0, lsl r0
 628:	ff101010 			; <UNDEFINED> instruction: 0xff101010
 62c:	101010ff 	ldrshne	r1, [r0], -pc	; <UNPREDICTABLE>
 630:	ff000000 			; <UNDEFINED> instruction: 0xff000000
 634:	141414ff 	ldrne	r1, [r4], #-1279	; 0xfffffb01
 638:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
 63c:	10ffff00 	rscsne	pc, pc, r0, lsl #30
 640:	1f1f0000 	svcne	0x001f0000
 644:	14171710 	ldrne	r1, [r7], #-1808	; 0xfffff8f0
 648:	fcfc0000 	ldc2l	0, cr0, [ip]
 64c:	14f4f404 	ldrbtne	pc, [r4], #1028	; 0x404	; <UNPREDICTABLE>
 650:	17171414 			; <UNDEFINED> instruction: 0x17171414
 654:	14171710 	ldrne	r1, [r7], #-1808	; 0xfffff8f0
 658:	f4f41414 			; <UNDEFINED> instruction: 0xf4f41414
 65c:	14f4f404 	ldrbtne	pc, [r4], #1028	; 0x404	; <UNPREDICTABLE>
 660:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
 664:	14f7f700 	ldrbtne	pc, [r7], #1792	; 0x700	; <UNPREDICTABLE>
 668:	14141414 	ldrne	r1, [r4], #-1044	; 0xfffffbec
 66c:	14141414 	ldrne	r1, [r4], #-1044	; 0xfffffbec
 670:	f7f71414 			; <UNDEFINED> instruction: 0xf7f71414
 674:	14f7f700 	ldrbtne	pc, [r7], #1792	; 0x700	; <UNPREDICTABLE>
 678:	17141414 			; <UNDEFINED> instruction: 0x17141414
 67c:	14141417 	ldrne	r1, [r4], #-1047	; 0xfffffbe9
 680:	1f1f1010 	svcne	0x001f1010
 684:	101f1f10 	andsne	r1, pc, r0, lsl pc	; <UNPREDICTABLE>
 688:	f4141414 			; <UNDEFINED> instruction: 0xf4141414
 68c:	141414f4 	ldrne	r1, [r4], #-1268	; 0xfffffb0c
 690:	f0f01010 			; <UNDEFINED> instruction: 0xf0f01010
 694:	10f0f010 	rscsne	pc, r0, r0, lsl r0	; <UNPREDICTABLE>
 698:	1f1f0000 	svcne	0x001f0000
 69c:	101f1f10 	andsne	r1, pc, r0, lsl pc	; <UNPREDICTABLE>
 6a0:	1f000000 	svcne	0x00000000
 6a4:	1414141f 	ldrne	r1, [r4], #-1055	; 0xfffffbe1
 6a8:	fc000000 	stc2	0, cr0, [r0], {-0}
 6ac:	141414fc 	ldrne	r1, [r4], #-1276	; 0xfffffb04
 6b0:	f0f00000 			; <UNDEFINED> instruction: 0xf0f00000
 6b4:	10f0f010 	rscsne	pc, r0, r0, lsl r0	; <UNPREDICTABLE>
 6b8:	ffff1010 			; <UNDEFINED> instruction: 0xffff1010
 6bc:	10ffff10 	rscsne	pc, pc, r0, lsl pc	; <UNPREDICTABLE>
 6c0:	ff141414 			; <UNDEFINED> instruction: 0xff141414
 6c4:	141414ff 	ldrne	r1, [r4], #-1279	; 0xfffffb01
 6c8:	1f101010 	svcne	0x00101010
 6cc:	0000001f 	andeq	r0, r0, pc, lsl r0
 6d0:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
 6d4:	101010f0 	ldrshne	r1, [r0], -r0
 6d8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 6dc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 6e0:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
 6e4:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
 6e8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
 6f4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 6f8:	0f0f0f0f 	svceq	0x000f0f0f
 6fc:	0f0f0f0f 	svceq	0x000f0f0f
 700:	6c447c38 	mcrrvs	12, 3, r7, r4, cr8
 704:	00446c38 	subeq	r6, r4, r8, lsr ip
 708:	2a2afefc 	bcs	ac0300 <buffer+0xabdd74>
 70c:	0000143e 	andeq	r1, r0, lr, lsr r4
 710:	02027e7e 	andeq	r7, r2, #2016	; 0x7e0
 714:	00000606 	andeq	r0, r0, r6, lsl #12
 718:	027e7e02 	rsbseq	r7, lr, #2, 28
 71c:	00027e7e 	andeq	r7, r2, lr, ror lr
 720:	495d7763 	ldmdbmi	sp, {r0, r1, r5, r6, r8, r9, sl, ip, sp, lr}^
 724:	00006363 	andeq	r6, r0, r3, ror #6
 728:	7c447c38 	mcrrvc	12, 3, r7, r4, cr8
 72c:	0004043c 	andeq	r0, r4, ip, lsr r4
 730:	207efe80 	rsbscs	pc, lr, r0, lsl #29
 734:	001e3e20 	andseq	r3, lr, r0, lsr #28
 738:	7e020604 	cfmadd32vc	mvax0, mvfx0, mvfx2, mvfx4
 73c:	0002067c 	andeq	r0, r2, ip, ror r6
 740:	e7e7bd99 			; <UNDEFINED> instruction: 0xe7e7bd99
 744:	000099bd 			; <UNDEFINED> instruction: 0x000099bd
 748:	496b3e1c 	stmdbmi	fp!, {r2, r3, r4, r9, sl, fp, ip, sp}^
 74c:	001c3e6b 	andseq	r3, ip, fp, ror #28
 750:	01737e4c 	cmneq	r3, ip, asr #28
 754:	004c7e73 	subeq	r7, ip, r3, ror lr
 758:	4f4a7830 	svcmi	0x004a7830
 75c:	0000397d 	andeq	r3, r0, sp, ror r9
 760:	3c243c18 	stccc	12, cr3, [r4], #-96	; 0xffffffa0
 764:	183c243c 	ldmdane	ip!, {r2, r3, r4, r5, sl, sp}
 768:	3c64fc98 	stclcc	12, cr15, [r4], #-608	; 0xfffffda0
 76c:	183d273e 	ldmdane	sp!, {r1, r2, r3, r4, r5, r8, r9, sl, sp}
 770:	496b3e1c 	stmdbmi	fp!, {r2, r3, r4, r9, sl, fp, ip, sp}^
 774:	00000049 	andeq	r0, r0, r9, asr #32
 778:	01017f7e 	tsteq	r1, lr, ror pc
 77c:	00007e7f 	andeq	r7, r0, pc, ror lr
 780:	2a2a2a2a 	bcs	a8b030 <buffer+0xa88aa4>
 784:	00002a2a 	andeq	r2, r0, sl, lsr #20
 788:	5f5f4444 	svcpl	0x005f4444
 78c:	00004444 	andeq	r4, r0, r4, asr #8
 790:	4e5b5140 	rdfmiem	f5, f3, f0
 794:	00004044 	andeq	r4, r0, r4, asr #32
 798:	5b4e4440 	blpl	13918a0 <buffer+0x138f314>
 79c:	00004051 	andeq	r4, r0, r1, asr r0
 7a0:	fe000000 	cdp2	0, 0, cr0, cr0, cr0, {0}
 7a4:	060701ff 			; <UNDEFINED> instruction: 0x060701ff
 7a8:	ff80e060 			; <UNDEFINED> instruction: 0xff80e060
 7ac:	0000007f 	andeq	r0, r0, pc, ror r0
 7b0:	6b6b0808 	blvs	1ac27d8 <buffer+0x1ac024c>
 7b4:	00000808 	andeq	r0, r0, r8, lsl #16
 7b8:	36123624 	ldrcc	r3, [r2], -r4, lsr #12
 7bc:	00123624 	andseq	r3, r2, r4, lsr #12
 7c0:	090f0600 	stmdbeq	pc, {r9, sl}	; <UNPREDICTABLE>
 7c4:	0000060f 	andeq	r0, r0, pc, lsl #12
 7c8:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
 7cc:	00000018 	andeq	r0, r0, r8, lsl r0
 7d0:	10000000 	andne	r0, r0, r0
 7d4:	00000010 	andeq	r0, r0, r0, lsl r0
 7d8:	c0703010 	rsbsgt	r3, r0, r0, lsl r0
 7dc:	0101ffff 	strdeq	pc, [r1, -pc]
 7e0:	011f1f00 	tsteq	pc, r0, lsl #30
 7e4:	00001e1f 	andeq	r1, r0, pc, lsl lr
 7e8:	171d1900 	ldrne	r1, [sp, -r0, lsl #18]
 7ec:	00000012 	andeq	r0, r0, r2, lsl r0
 7f0:	3c3c0000 	ldccc	0, cr0, [ip], #-0
 7f4:	00003c3c 	andeq	r3, r0, ip, lsr ip
	...

00000800 <cur_fore>:
 800:	 			; <UNDEFINED> instruction: 0xffffffff

00000802 <saved_fore>:
 802:	Address 0x0000000000000802 is out of bounds.


Disassembly of section .bss:

00000000 <current_y>:
	...

00000002 <current_x>:
	...

00000004 <cur_back>:
	...

00000006 <saved_y>:
	...

00000008 <saved_x>:
	...

0000000a <saved_back>:
	...

0000000c <shadow_ram>:
	...

0000258c <buffer>:
	...

Disassembly of section .rodata.str1.4:

00000000 <.LC0>:
   0:	6f727245 	svcvs	0x00727245
   4:	003c2072 	eorseq	r2, ip, r2, ror r0

00000008 <.LC1>:
   8:	Address 0x0000000000000008 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3820 	eorcc	r3, sp, #32, 16	; 0x200000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	752d3371 	strvc	r3, [sp, #-881]!	; 0xfffffc8f
  38:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
  3c:	38202965 	stmdacc	r0!, {r0, r2, r5, r6, r8, fp, sp}
  40:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  44:	31303220 	teqcc	r0, r0, lsr #4
  48:	30373039 	eorscc	r3, r7, r9, lsr r0
  4c:	72282033 	eorvc	r2, r8, #51	; 0x33
  50:	61656c65 	cmnvs	r5, r5, ror #24
  54:	20296573 	eorcs	r6, r9, r3, ror r5
  58:	6363675b 	cmnvs	r3, #23855104	; 0x16c0000
  5c:	622d382d 	eorvs	r3, sp, #2949120	; 0x2d0000
  60:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  64:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  68:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  6c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  70:	32303337 	eorscc	r3, r0, #-603979776	; 0xdc000000
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	4b5a3605 	blmi	168d82c <buffer+0x168b2a0>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <buffer+0x3fe98>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22021e01 	andcs	r1, r2, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


mcp23s08.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <mcp23s08_reg_read>:
   0:	e92d4010 	push	{r4, lr}
   4:	e5d03001 	ldrb	r3, [r0, #1]
   8:	e5d04000 	ldrb	r4, [r0]
   c:	e1a03083 	lsl	r3, r3, #1
  10:	e24dd008 	sub	sp, sp, #8
  14:	e3833041 	orr	r3, r3, #65	; 0x41
  18:	e3540002 	cmp	r4, #2
  1c:	e5cd1005 	strb	r1, [sp, #5]
  20:	e5cd3004 	strb	r3, [sp, #4]
  24:	0a000011 	beq	70 <mcp23s08_reg_read+0x70>
  28:	e5901004 	ldr	r1, [r0, #4]
  2c:	e59f005c 	ldr	r0, [pc, #92]	; 90 <mcp23s08_reg_read+0x90>
  30:	ebfffffe 	bl	0 <__aeabi_uidiv>
  34:	e59f3058 	ldr	r3, [pc, #88]	; 94 <mcp23s08_reg_read+0x94>
  38:	e59f2058 	ldr	r2, [pc, #88]	; 98 <mcp23s08_reg_read+0x98>
  3c:	e0033000 	and	r3, r3, r0
  40:	e5823008 	str	r3, [r2, #8]
  44:	e5923000 	ldr	r3, [r2]
  48:	e2044003 	and	r4, r4, #3
  4c:	e3c33003 	bic	r3, r3, #3
  50:	e1834004 	orr	r4, r3, r4
  54:	e28d0004 	add	r0, sp, #4
  58:	e5824000 	str	r4, [r2]
  5c:	e3a01003 	mov	r1, #3
  60:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfern>
  64:	e5dd0006 	ldrb	r0, [sp, #6]
  68:	e28dd008 	add	sp, sp, #8
  6c:	e8bd8010 	pop	{r4, pc}
  70:	e1d000bc 	ldrh	r0, [r0, #12]
  74:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_setClockDivider>
  78:	e28d0004 	add	r0, sp, #4
  7c:	e3a01003 	mov	r1, #3
  80:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_transfern>
  84:	e5dd0006 	ldrb	r0, [sp, #6]
  88:	e28dd008 	add	sp, sp, #8
  8c:	e8bd8010 	pop	{r4, pc}
  90:	0ee6b280 	cdpeq	2, 14, cr11, cr6, cr0, {4}
  94:	0000fffe 	strdeq	pc, [r0], -lr
  98:	20204000 	eorcs	r4, r0, r0

0000009c <mcp23s08_reg_write>:
  9c:	e92d4010 	push	{r4, lr}
  a0:	e5d03001 	ldrb	r3, [r0, #1]
  a4:	e5d04000 	ldrb	r4, [r0]
  a8:	e1a03083 	lsl	r3, r3, #1
  ac:	e24dd008 	sub	sp, sp, #8
  b0:	e3833040 	orr	r3, r3, #64	; 0x40
  b4:	e3540002 	cmp	r4, #2
  b8:	e5cd1005 	strb	r1, [sp, #5]
  bc:	e5cd2006 	strb	r2, [sp, #6]
  c0:	e5cd3004 	strb	r3, [sp, #4]
  c4:	0a000013 	beq	118 <mcp23s08_reg_write+0x7c>
  c8:	e5901004 	ldr	r1, [r0, #4]
  cc:	e59f0060 	ldr	r0, [pc, #96]	; 134 <mcp23s08_reg_write+0x98>
  d0:	ebfffffe 	bl	0 <__aeabi_uidiv>
  d4:	e59f205c 	ldr	r2, [pc, #92]	; 138 <mcp23s08_reg_write+0x9c>
  d8:	e59f305c 	ldr	r3, [pc, #92]	; 13c <mcp23s08_reg_write+0xa0>
  dc:	e0022000 	and	r2, r2, r0
  e0:	e5832008 	str	r2, [r3, #8]
  e4:	e5932000 	ldr	r2, [r3]
  e8:	e2044003 	and	r4, r4, #3
  ec:	e3c22003 	bic	r2, r2, #3
  f0:	e1824004 	orr	r4, r2, r4
  f4:	e5834000 	str	r4, [r3]
  f8:	e5932000 	ldr	r2, [r3]
  fc:	e3a01003 	mov	r1, #3
 100:	e3c2200c 	bic	r2, r2, #12
 104:	e5832000 	str	r2, [r3]
 108:	e28d0004 	add	r0, sp, #4
 10c:	ebfffffe 	bl	0 <lib_bcm2835_spi_writenb>
 110:	e28dd008 	add	sp, sp, #8
 114:	e8bd8010 	pop	{r4, pc}
 118:	e1d000bc 	ldrh	r0, [r0, #12]
 11c:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_setClockDivider>
 120:	e3a01003 	mov	r1, #3
 124:	e28d0004 	add	r0, sp, #4
 128:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_writenb>
 12c:	e28dd008 	add	sp, sp, #8
 130:	e8bd8010 	pop	{r4, pc}
 134:	0ee6b280 	cdpeq	2, 14, cr11, cr6, cr0, {4}
 138:	0000fffe 	strdeq	pc, [r0], -lr
 13c:	20204000 	eorcs	r4, r0, r0

00000140 <mcp23s08_start>:
 140:	e92d4010 	push	{r4, lr}
 144:	e5902004 	ldr	r2, [r0, #4]
 148:	e5d03001 	ldrb	r3, [r0, #1]
 14c:	e3520000 	cmp	r2, #0
 150:	e2033003 	and	r3, r3, #3
 154:	e1a04000 	mov	r4, r0
 158:	e5c03001 	strb	r3, [r0, #1]
 15c:	1a000010 	bne	1a4 <mcp23s08_start+0x64>
 160:	e59f305c 	ldr	r3, [pc, #92]	; 1c4 <mcp23s08_start+0x84>
 164:	e5803004 	str	r3, [r0, #4]
 168:	e5d43000 	ldrb	r3, [r4]
 16c:	e3530001 	cmp	r3, #1
 170:	9a000011 	bls	1bc <mcp23s08_start+0x7c>
 174:	e3a03002 	mov	r3, #2
 178:	e5c43000 	strb	r3, [r4]
 17c:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_begin>
 180:	e5940004 	ldr	r0, [r4, #4]
 184:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_CalcClockDivider>
 188:	e1c400bc 	strh	r0, [r4, #12]
 18c:	e1a00004 	mov	r0, r4
 190:	e3a02008 	mov	r2, #8
 194:	e3a01005 	mov	r1, #5
 198:	ebfffffe 	bl	9c <mcp23s08_reg_write>
 19c:	e3a00001 	mov	r0, #1
 1a0:	e8bd8010 	pop	{r4, pc}
 1a4:	e59f301c 	ldr	r3, [pc, #28]	; 1c8 <mcp23s08_start+0x88>
 1a8:	e1520003 	cmp	r2, r3
 1ac:	85803004 	strhi	r3, [r0, #4]
 1b0:	e5d43000 	ldrb	r3, [r4]
 1b4:	e3530001 	cmp	r3, #1
 1b8:	8affffed 	bhi	174 <mcp23s08_start+0x34>
 1bc:	ebfffffe 	bl	0 <lib_bcm2835_spi_begin>
 1c0:	eafffff1 	b	18c <mcp23s08_start+0x4c>
 1c4:	001e8480 	andseq	r8, lr, r0, lsl #9
 1c8:	00989680 	addseq	r9, r8, r0, lsl #13

000001cc <mcp23s08_gpio_fsel>:
 1cc:	e92d4070 	push	{r4, r5, r6, lr}
 1d0:	e1a06002 	mov	r6, r2
 1d4:	e1a05001 	mov	r5, r1
 1d8:	e3a01000 	mov	r1, #0
 1dc:	e1a04000 	mov	r4, r0
 1e0:	ebfffffe 	bl	0 <mcp23s08_reg_read>
 1e4:	e3560000 	cmp	r6, #0
 1e8:	01c00005 	biceq	r0, r0, r5
 1ec:	11800005 	orrne	r0, r0, r5
 1f0:	e6ef2070 	uxtb	r2, r0
 1f4:	e3a01000 	mov	r1, #0
 1f8:	e1a00004 	mov	r0, r4
 1fc:	e8bd4070 	pop	{r4, r5, r6, lr}
 200:	eafffffe 	b	9c <mcp23s08_reg_write>

00000204 <mcp23s08_gpio_set>:
 204:	e92d4070 	push	{r4, r5, r6, lr}
 208:	e1a04001 	mov	r4, r1
 20c:	e3a0100a 	mov	r1, #10
 210:	e1a05000 	mov	r5, r0
 214:	ebfffffe 	bl	0 <mcp23s08_reg_read>
 218:	e1802004 	orr	r2, r0, r4
 21c:	e6ef2072 	uxtb	r2, r2
 220:	e1a00005 	mov	r0, r5
 224:	e8bd4070 	pop	{r4, r5, r6, lr}
 228:	e3a01009 	mov	r1, #9
 22c:	eafffffe 	b	9c <mcp23s08_reg_write>

00000230 <mcp23s08_gpio_clr>:
 230:	e92d4070 	push	{r4, r5, r6, lr}
 234:	e1a04001 	mov	r4, r1
 238:	e3a0100a 	mov	r1, #10
 23c:	e1a05000 	mov	r5, r0
 240:	ebfffffe 	bl	0 <mcp23s08_reg_read>
 244:	e1c02004 	bic	r2, r0, r4
 248:	e6ef2072 	uxtb	r2, r2
 24c:	e1a00005 	mov	r0, r5
 250:	e8bd4070 	pop	{r4, r5, r6, lr}
 254:	e3a01009 	mov	r1, #9
 258:	eafffffe 	b	9c <mcp23s08_reg_write>

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3820 	eorcc	r3, sp, #32, 16	; 0x200000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	752d3371 	strvc	r3, [sp, #-881]!	; 0xfffffc8f
  38:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
  3c:	38202965 	stmdacc	r0!, {r0, r2, r5, r6, r8, fp, sp}
  40:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  44:	31303220 	teqcc	r0, r0, lsr #4
  48:	30373039 	eorscc	r3, r7, r9, lsr r0
  4c:	72282033 	eorvc	r2, r8, #51	; 0x33
  50:	61656c65 	cmnvs	r5, r5, ror #24
  54:	20296573 	eorcs	r6, r9, r3, ror r5
  58:	6363675b 	cmnvs	r3, #23855104	; 0x16c0000
  5c:	622d382d 	eorvs	r3, sp, #2949120	; 0x2d0000
  60:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  64:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  68:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  6c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  70:	32303337 	eorscc	r3, r0, #-603979776	; 0xdc000000
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	4b5a3605 	blmi	168d82c <mcp23s08_gpio_clr+0x168d5fc>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <mcp23s08_gpio_clr+0x421f4>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22021e01 	andcs	r1, r2, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


bw_i2c_dio.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <bw_i2c_dio_start>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a04000 	mov	r4, r0
   8:	ebfffffe 	bl	0 <lib_bcm2835_i2c_begin>
   c:	e5d43001 	ldrb	r3, [r4, #1]
  10:	e59f002c 	ldr	r0, [pc, #44]	; 44 <bw_i2c_dio_start+0x44>
  14:	e3530000 	cmp	r3, #0
  18:	03e0207b 	mvneq	r2, #123	; 0x7b
  1c:	03a03042 	moveq	r3, #66	; 0x42
  20:	05c42001 	strbeq	r2, [r4, #1]
  24:	e59f201c 	ldr	r2, [pc, #28]	; 48 <bw_i2c_dio_start+0x48>
  28:	11a030a3 	lsrne	r3, r3, #1
  2c:	e582300c 	str	r3, [r2, #12]
  30:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
  34:	e5d40001 	ldrb	r0, [r4, #1]
  38:	e8bd4010 	pop	{r4, lr}
  3c:	e1a000a0 	lsr	r0, r0, #1
  40:	eafffffe 	b	0 <i2c_is_connected>
  44:	000186a0 	andeq	r8, r1, r0, lsr #13
  48:	20804000 	addcs	r4, r0, r0

0000004c <bw_i2c_dio_fsel_mask>:
  4c:	e3a0c030 	mov	ip, #48	; 0x30
  50:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
  54:	e5d03001 	ldrb	r3, [r0, #1]
  58:	e59f202c 	ldr	r2, [pc, #44]	; 8c <bw_i2c_dio_fsel_mask+0x40>
  5c:	e24dd00c 	sub	sp, sp, #12
  60:	e1a030a3 	lsr	r3, r3, #1
  64:	e5cd1005 	strb	r1, [sp, #5]
  68:	e5cdc004 	strb	ip, [sp, #4]
  6c:	e59f001c 	ldr	r0, [pc, #28]	; 90 <bw_i2c_dio_fsel_mask+0x44>
  70:	e582300c 	str	r3, [r2, #12]
  74:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
  78:	e3a01002 	mov	r1, #2
  7c:	e28d0004 	add	r0, sp, #4
  80:	ebfffffe 	bl	0 <lib_bcm2835_i2c_write>
  84:	e28dd00c 	add	sp, sp, #12
  88:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
  8c:	20804000 	addcs	r4, r0, r0
  90:	000186a0 	andeq	r8, r1, r0, lsr #13

00000094 <bw_i2c_dio_output>:
  94:	e3a0c010 	mov	ip, #16
  98:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
  9c:	e5d03001 	ldrb	r3, [r0, #1]
  a0:	e59f202c 	ldr	r2, [pc, #44]	; d4 <bw_i2c_dio_output+0x40>
  a4:	e24dd00c 	sub	sp, sp, #12
  a8:	e1a030a3 	lsr	r3, r3, #1
  ac:	e5cd1005 	strb	r1, [sp, #5]
  b0:	e5cdc004 	strb	ip, [sp, #4]
  b4:	e59f001c 	ldr	r0, [pc, #28]	; d8 <bw_i2c_dio_output+0x44>
  b8:	e582300c 	str	r3, [r2, #12]
  bc:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
  c0:	e3a01002 	mov	r1, #2
  c4:	e28d0004 	add	r0, sp, #4
  c8:	ebfffffe 	bl	0 <lib_bcm2835_i2c_write>
  cc:	e28dd00c 	add	sp, sp, #12
  d0:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
  d4:	20804000 	addcs	r4, r0, r0
  d8:	000186a0 	andeq	r8, r1, r0, lsr #13

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3820 	eorcc	r3, sp, #32, 16	; 0x200000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	752d3371 	strvc	r3, [sp, #-881]!	; 0xfffffc8f
  38:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
  3c:	38202965 	stmdacc	r0!, {r0, r2, r5, r6, r8, fp, sp}
  40:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  44:	31303220 	teqcc	r0, r0, lsr #4
  48:	30373039 	eorscc	r3, r7, r9, lsr r0
  4c:	72282033 	eorvc	r2, r8, #51	; 0x33
  50:	61656c65 	cmnvs	r5, r5, ror #24
  54:	20296573 	eorcs	r6, r9, r3, ror r5
  58:	6363675b 	cmnvs	r3, #23855104	; 0x16c0000
  5c:	622d382d 	eorvs	r3, sp, #2949120	; 0x2d0000
  60:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  64:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  68:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  6c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  70:	32303337 	eorscc	r3, r0, #-603979776	; 0xdc000000
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	4b5a3605 	blmi	168d82c <bw_i2c_dio_output+0x168d798>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <bw_i2c_dio_output+0x42390>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22021e01 	andcs	r1, r2, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


mcp23s17.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <mcp23s17_reg_read>:
   0:	e92d4010 	push	{r4, lr}
   4:	e5d03001 	ldrb	r3, [r0, #1]
   8:	e5d04000 	ldrb	r4, [r0]
   c:	e1a03083 	lsl	r3, r3, #1
  10:	e24dd008 	sub	sp, sp, #8
  14:	e3833041 	orr	r3, r3, #65	; 0x41
  18:	e3540002 	cmp	r4, #2
  1c:	e5cd1005 	strb	r1, [sp, #5]
  20:	e5cd3004 	strb	r3, [sp, #4]
  24:	0a000016 	beq	84 <mcp23s17_reg_read+0x84>
  28:	e5901004 	ldr	r1, [r0, #4]
  2c:	e59f0068 	ldr	r0, [pc, #104]	; 9c <mcp23s17_reg_read+0x9c>
  30:	ebfffffe 	bl	0 <__aeabi_uidiv>
  34:	e3a01004 	mov	r1, #4
  38:	e59f2060 	ldr	r2, [pc, #96]	; a0 <mcp23s17_reg_read+0xa0>
  3c:	e59f3060 	ldr	r3, [pc, #96]	; a4 <mcp23s17_reg_read+0xa4>
  40:	e0022000 	and	r2, r2, r0
  44:	e5832008 	str	r2, [r3, #8]
  48:	e5932000 	ldr	r2, [r3]
  4c:	e2044003 	and	r4, r4, #3
  50:	e3c22003 	bic	r2, r2, #3
  54:	e1824004 	orr	r4, r2, r4
  58:	e5834000 	str	r4, [r3]
  5c:	e5932000 	ldr	r2, [r3]
  60:	e08d0001 	add	r0, sp, r1
  64:	e3c2200c 	bic	r2, r2, #12
  68:	e5832000 	str	r2, [r3]
  6c:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfern>
  70:	e5dd0007 	ldrb	r0, [sp, #7]
  74:	e5dd3006 	ldrb	r3, [sp, #6]
  78:	e1830400 	orr	r0, r3, r0, lsl #8
  7c:	e28dd008 	add	sp, sp, #8
  80:	e8bd8010 	pop	{r4, pc}
  84:	e1d000bc 	ldrh	r0, [r0, #12]
  88:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_setClockDivider>
  8c:	e3a01004 	mov	r1, #4
  90:	e08d0001 	add	r0, sp, r1
  94:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_transfern>
  98:	eafffff4 	b	70 <mcp23s17_reg_read+0x70>
  9c:	0ee6b280 	cdpeq	2, 14, cr11, cr6, cr0, {4}
  a0:	0000fffe 	strdeq	pc, [r0], -lr
  a4:	20204000 	eorcs	r4, r0, r0

000000a8 <mcp23s17_reg_write>:
  a8:	e92d4010 	push	{r4, lr}
  ac:	e5d03001 	ldrb	r3, [r0, #1]
  b0:	e5d04000 	ldrb	r4, [r0]
  b4:	e1a03083 	lsl	r3, r3, #1
  b8:	e24dd008 	sub	sp, sp, #8
  bc:	e3833040 	orr	r3, r3, #64	; 0x40
  c0:	e3540002 	cmp	r4, #2
  c4:	e5cd1005 	strb	r1, [sp, #5]
  c8:	e1cd20b6 	strh	r2, [sp, #6]
  cc:	e5cd3004 	strb	r3, [sp, #4]
  d0:	0a000010 	beq	118 <mcp23s17_reg_write+0x70>
  d4:	e5901004 	ldr	r1, [r0, #4]
  d8:	e59f0054 	ldr	r0, [pc, #84]	; 134 <mcp23s17_reg_write+0x8c>
  dc:	ebfffffe 	bl	0 <__aeabi_uidiv>
  e0:	e3a01004 	mov	r1, #4
  e4:	e59f304c 	ldr	r3, [pc, #76]	; 138 <mcp23s17_reg_write+0x90>
  e8:	e59f204c 	ldr	r2, [pc, #76]	; 13c <mcp23s17_reg_write+0x94>
  ec:	e0033000 	and	r3, r3, r0
  f0:	e5823008 	str	r3, [r2, #8]
  f4:	e5923000 	ldr	r3, [r2]
  f8:	e2044003 	and	r4, r4, #3
  fc:	e3c33003 	bic	r3, r3, #3
 100:	e1834004 	orr	r4, r3, r4
 104:	e5824000 	str	r4, [r2]
 108:	e08d0001 	add	r0, sp, r1
 10c:	ebfffffe 	bl	0 <lib_bcm2835_spi_writenb>
 110:	e28dd008 	add	sp, sp, #8
 114:	e8bd8010 	pop	{r4, pc}
 118:	e1d000bc 	ldrh	r0, [r0, #12]
 11c:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_setClockDivider>
 120:	e3a01004 	mov	r1, #4
 124:	e08d0001 	add	r0, sp, r1
 128:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_writenb>
 12c:	e28dd008 	add	sp, sp, #8
 130:	e8bd8010 	pop	{r4, pc}
 134:	0ee6b280 	cdpeq	2, 14, cr11, cr6, cr0, {4}
 138:	0000fffe 	strdeq	pc, [r0], -lr
 13c:	20204000 	eorcs	r4, r0, r0

00000140 <mcp23s17_reg_write_byte>:
 140:	e92d4010 	push	{r4, lr}
 144:	e5d03001 	ldrb	r3, [r0, #1]
 148:	e5d04000 	ldrb	r4, [r0]
 14c:	e1a03083 	lsl	r3, r3, #1
 150:	e24dd008 	sub	sp, sp, #8
 154:	e3833040 	orr	r3, r3, #64	; 0x40
 158:	e3540002 	cmp	r4, #2
 15c:	e5cd1005 	strb	r1, [sp, #5]
 160:	e5cd2006 	strb	r2, [sp, #6]
 164:	e5cd3004 	strb	r3, [sp, #4]
 168:	0a000010 	beq	1b0 <mcp23s17_reg_write_byte+0x70>
 16c:	e5901004 	ldr	r1, [r0, #4]
 170:	e59f0054 	ldr	r0, [pc, #84]	; 1cc <mcp23s17_reg_write_byte+0x8c>
 174:	ebfffffe 	bl	0 <__aeabi_uidiv>
 178:	e59f3050 	ldr	r3, [pc, #80]	; 1d0 <mcp23s17_reg_write_byte+0x90>
 17c:	e59f2050 	ldr	r2, [pc, #80]	; 1d4 <mcp23s17_reg_write_byte+0x94>
 180:	e0033000 	and	r3, r3, r0
 184:	e5823008 	str	r3, [r2, #8]
 188:	e5923000 	ldr	r3, [r2]
 18c:	e2044003 	and	r4, r4, #3
 190:	e3c33003 	bic	r3, r3, #3
 194:	e1834004 	orr	r4, r3, r4
 198:	e5824000 	str	r4, [r2]
 19c:	e3a01003 	mov	r1, #3
 1a0:	e28d0004 	add	r0, sp, #4
 1a4:	ebfffffe 	bl	0 <lib_bcm2835_spi_writenb>
 1a8:	e28dd008 	add	sp, sp, #8
 1ac:	e8bd8010 	pop	{r4, pc}
 1b0:	e1d000bc 	ldrh	r0, [r0, #12]
 1b4:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_setClockDivider>
 1b8:	e3a01003 	mov	r1, #3
 1bc:	e28d0004 	add	r0, sp, #4
 1c0:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_writenb>
 1c4:	e28dd008 	add	sp, sp, #8
 1c8:	e8bd8010 	pop	{r4, pc}
 1cc:	0ee6b280 	cdpeq	2, 14, cr11, cr6, cr0, {4}
 1d0:	0000fffe 	strdeq	pc, [r0], -lr
 1d4:	20204000 	eorcs	r4, r0, r0

000001d8 <mcp23s17_start>:
 1d8:	e92d4010 	push	{r4, lr}
 1dc:	e5902004 	ldr	r2, [r0, #4]
 1e0:	e5d03001 	ldrb	r3, [r0, #1]
 1e4:	e3520000 	cmp	r2, #0
 1e8:	e2033003 	and	r3, r3, #3
 1ec:	e1a04000 	mov	r4, r0
 1f0:	e5c03001 	strb	r3, [r0, #1]
 1f4:	1a000010 	bne	23c <mcp23s17_start+0x64>
 1f8:	e59f305c 	ldr	r3, [pc, #92]	; 25c <mcp23s17_start+0x84>
 1fc:	e5803004 	str	r3, [r0, #4]
 200:	e5d43000 	ldrb	r3, [r4]
 204:	e3530001 	cmp	r3, #1
 208:	9a000011 	bls	254 <mcp23s17_start+0x7c>
 20c:	e3a03002 	mov	r3, #2
 210:	e5c43000 	strb	r3, [r4]
 214:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_begin>
 218:	e5940004 	ldr	r0, [r4, #4]
 21c:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_CalcClockDivider>
 220:	e1c400bc 	strh	r0, [r4, #12]
 224:	e1a00004 	mov	r0, r4
 228:	e3a02008 	mov	r2, #8
 22c:	e3a0100a 	mov	r1, #10
 230:	ebfffffe 	bl	140 <mcp23s17_reg_write_byte>
 234:	e3a00001 	mov	r0, #1
 238:	e8bd8010 	pop	{r4, pc}
 23c:	e59f301c 	ldr	r3, [pc, #28]	; 260 <mcp23s17_start+0x88>
 240:	e1520003 	cmp	r2, r3
 244:	85803004 	strhi	r3, [r0, #4]
 248:	e5d43000 	ldrb	r3, [r4]
 24c:	e3530001 	cmp	r3, #1
 250:	8affffed 	bhi	20c <mcp23s17_start+0x34>
 254:	ebfffffe 	bl	0 <lib_bcm2835_spi_begin>
 258:	eafffff1 	b	224 <mcp23s17_start+0x4c>
 25c:	001e8480 	andseq	r8, lr, r0, lsl #9
 260:	00989680 	addseq	r9, r8, r0, lsl #13

00000264 <mcp23s17_gpio_fsel>:
 264:	e92d4070 	push	{r4, r5, r6, lr}
 268:	e1a06002 	mov	r6, r2
 26c:	e1a05001 	mov	r5, r1
 270:	e3a01000 	mov	r1, #0
 274:	e1a04000 	mov	r4, r0
 278:	ebfffffe 	bl	0 <mcp23s17_reg_read>
 27c:	e3560000 	cmp	r6, #0
 280:	01c00005 	biceq	r0, r0, r5
 284:	11800005 	orrne	r0, r0, r5
 288:	e6ff2070 	uxth	r2, r0
 28c:	e3a01000 	mov	r1, #0
 290:	e1a00004 	mov	r0, r4
 294:	e8bd4070 	pop	{r4, r5, r6, lr}
 298:	eafffffe 	b	a8 <mcp23s17_reg_write>

0000029c <mcp23s17_gpio_set>:
 29c:	e92d4070 	push	{r4, r5, r6, lr}
 2a0:	e1a04001 	mov	r4, r1
 2a4:	e3a01014 	mov	r1, #20
 2a8:	e1a05000 	mov	r5, r0
 2ac:	ebfffffe 	bl	0 <mcp23s17_reg_read>
 2b0:	e1842000 	orr	r2, r4, r0
 2b4:	e6ef2072 	uxtb	r2, r2
 2b8:	e1a00005 	mov	r0, r5
 2bc:	e8bd4070 	pop	{r4, r5, r6, lr}
 2c0:	e3a01012 	mov	r1, #18
 2c4:	eafffffe 	b	a8 <mcp23s17_reg_write>

000002c8 <mcp23s17_gpio_clr>:
 2c8:	e92d4070 	push	{r4, r5, r6, lr}
 2cc:	e1a04001 	mov	r4, r1
 2d0:	e3a01014 	mov	r1, #20
 2d4:	e1a05000 	mov	r5, r0
 2d8:	ebfffffe 	bl	0 <mcp23s17_reg_read>
 2dc:	e1c02004 	bic	r2, r0, r4
 2e0:	e6ef2072 	uxtb	r2, r2
 2e4:	e1a00005 	mov	r0, r5
 2e8:	e8bd4070 	pop	{r4, r5, r6, lr}
 2ec:	e3a01012 	mov	r1, #18
 2f0:	eafffffe 	b	a8 <mcp23s17_reg_write>

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3820 	eorcc	r3, sp, #32, 16	; 0x200000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	752d3371 	strvc	r3, [sp, #-881]!	; 0xfffffc8f
  38:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
  3c:	38202965 	stmdacc	r0!, {r0, r2, r5, r6, r8, fp, sp}
  40:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  44:	31303220 	teqcc	r0, r0, lsr #4
  48:	30373039 	eorscc	r3, r7, r9, lsr r0
  4c:	72282033 	eorvc	r2, r8, #51	; 0x33
  50:	61656c65 	cmnvs	r5, r5, ror #24
  54:	20296573 	eorcs	r6, r9, r3, ror r5
  58:	6363675b 	cmnvs	r3, #23855104	; 0x16c0000
  5c:	622d382d 	eorvs	r3, sp, #2949120	; 0x2d0000
  60:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  64:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  68:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  6c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  70:	32303337 	eorscc	r3, r0, #-603979776	; 0xdc000000
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	4b5a3605 	blmi	168d82c <mcp23s17_gpio_clr+0x168d564>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <mcp23s17_gpio_clr+0x4215c>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22021e01 	andcs	r1, r2, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


d8x7segment.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <d8x7segment_init>:
   0:	e92d4070 	push	{r4, r5, r6, lr}
   4:	e1a04000 	mov	r4, r0
   8:	e1a05001 	mov	r5, r1
   c:	ebfffffe 	bl	0 <max7219_spi_start>
  10:	e1a00004 	mov	r0, r4
  14:	e3a02001 	mov	r2, #1
  18:	e3a0100c 	mov	r1, #12
  1c:	ebfffffe 	bl	0 <max7219_spi_write_reg>
  20:	e1a00004 	mov	r0, r4
  24:	e3a02000 	mov	r2, #0
  28:	e3a0100f 	mov	r1, #15
  2c:	ebfffffe 	bl	0 <max7219_spi_write_reg>
  30:	e1a00004 	mov	r0, r4
  34:	e3a020ff 	mov	r2, #255	; 0xff
  38:	e3a01009 	mov	r1, #9
  3c:	ebfffffe 	bl	0 <max7219_spi_write_reg>
  40:	e1a00004 	mov	r0, r4
  44:	e3a02007 	mov	r2, #7
  48:	e3a0100b 	mov	r1, #11
  4c:	ebfffffe 	bl	0 <max7219_spi_write_reg>
  50:	e205200f 	and	r2, r5, #15
  54:	e1a00004 	mov	r0, r4
  58:	e8bd4070 	pop	{r4, r5, r6, lr}
  5c:	e3a0100a 	mov	r1, #10
  60:	eafffffe 	b	0 <max7219_spi_write_reg>

00000064 <d8x7segment_cls>:
  64:	e92d4070 	push	{r4, r5, r6, lr}
  68:	e1a05000 	mov	r5, r0
  6c:	e3a04008 	mov	r4, #8
  70:	e6ef1074 	uxtb	r1, r4
  74:	e3a0200f 	mov	r2, #15
  78:	e1a00005 	mov	r0, r5
  7c:	ebfffffe 	bl	0 <max7219_spi_write_reg>
  80:	e2544001 	subs	r4, r4, #1
  84:	1afffff9 	bne	70 <d8x7segment_cls+0xc>
  88:	e8bd8070 	pop	{r4, r5, r6, pc}

0000008c <d8x7segment_int>:
  8c:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
  90:	e1a08000 	mov	r8, r0
  94:	e1a07001 	mov	r7, r1
  98:	e3a04008 	mov	r4, #8
  9c:	e24dd00c 	sub	sp, sp, #12
  a0:	e6ef1074 	uxtb	r1, r4
  a4:	e3a0200f 	mov	r2, #15
  a8:	e1a00008 	mov	r0, r8
  ac:	ebfffffe 	bl	0 <max7219_spi_write_reg>
  b0:	e2544001 	subs	r4, r4, #1
  b4:	1afffff9 	bne	a0 <d8x7segment_int+0x14>
  b8:	e3570000 	cmp	r7, #0
  bc:	01a02007 	moveq	r2, r7
  c0:	01a00008 	moveq	r0, r8
  c4:	03a01001 	moveq	r1, #1
  c8:	0a000025 	beq	164 <d8x7segment_int+0xd8>
  cc:	b3a03001 	movlt	r3, #1
  d0:	b3a0b007 	movlt	fp, #7
  d4:	a3a0b008 	movge	fp, #8
  d8:	e3a06001 	mov	r6, #1
  dc:	e59fa0a0 	ldr	sl, [pc, #160]	; 184 <d8x7segment_int+0xf8>
  e0:	b2677000 	rsblt	r7, r7, #0
  e4:	b58d3004 	strlt	r3, [sp, #4]
  e8:	a58d4004 	strge	r4, [sp, #4]
  ec:	e084379a 	umull	r3, r4, sl, r7
  f0:	e2866001 	add	r6, r6, #1
  f4:	e1a041a4 	lsr	r4, r4, #3
  f8:	e6ef9076 	uxtb	r9, r6
  fc:	e2493001 	sub	r3, r9, #1
 100:	e0842104 	add	r2, r4, r4, lsl #2
 104:	e6ef5073 	uxtb	r5, r3
 108:	e0472082 	sub	r2, r7, r2, lsl #1
 10c:	e6ef2072 	uxtb	r2, r2
 110:	e1a01005 	mov	r1, r5
 114:	e1a00008 	mov	r0, r8
 118:	ebfffffe 	bl	0 <max7219_spi_write_reg>
 11c:	e156000b 	cmp	r6, fp
 120:	83a02000 	movhi	r2, #0
 124:	93a02001 	movls	r2, #1
 128:	e3540000 	cmp	r4, #0
 12c:	03a02000 	moveq	r2, #0
 130:	e3520000 	cmp	r2, #0
 134:	e1a07004 	mov	r7, r4
 138:	1affffeb 	bne	ec <d8x7segment_int+0x60>
 13c:	e3540000 	cmp	r4, #0
 140:	1a00000a 	bne	170 <d8x7segment_int+0xe4>
 144:	e59d3004 	ldr	r3, [sp, #4]
 148:	e3530000 	cmp	r3, #0
 14c:	1a000001 	bne	158 <d8x7segment_int+0xcc>
 150:	e28dd00c 	add	sp, sp, #12
 154:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
 158:	e1a01009 	mov	r1, r9
 15c:	e1a00008 	mov	r0, r8
 160:	e3a0200a 	mov	r2, #10
 164:	e28dd00c 	add	sp, sp, #12
 168:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
 16c:	eafffffe 	b	0 <max7219_spi_write_reg>
 170:	e1a01005 	mov	r1, r5
 174:	e3a0200b 	mov	r2, #11
 178:	e1a00008 	mov	r0, r8
 17c:	ebfffffe 	bl	0 <max7219_spi_write_reg>
 180:	eaffffef 	b	144 <d8x7segment_int+0xb8>
 184:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3820 	eorcc	r3, sp, #32, 16	; 0x200000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	752d3371 	strvc	r3, [sp, #-881]!	; 0xfffffc8f
  38:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
  3c:	38202965 	stmdacc	r0!, {r0, r2, r5, r6, r8, fp, sp}
  40:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  44:	31303220 	teqcc	r0, r0, lsr #4
  48:	30373039 	eorscc	r3, r7, r9, lsr r0
  4c:	72282033 	eorvc	r2, r8, #51	; 0x33
  50:	61656c65 	cmnvs	r5, r5, ror #24
  54:	20296573 	eorcs	r6, r9, r3, ror r5
  58:	6363675b 	cmnvs	r3, #23855104	; 0x16c0000
  5c:	622d382d 	eorvs	r3, sp, #2949120	; 0x2d0000
  60:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  64:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  68:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  6c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  70:	32303337 	eorscc	r3, r0, #-603979776	; 0xdc000000
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	4b5a3605 	blmi	168d82c <d8x7segment_int+0x168d7a0>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <d8x7segment_int+0x42398>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22021e01 	andcs	r1, r2, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


bw_i2c_ui.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <bw_i2c_ui_start>:
   0:	e92d4030 	push	{r4, r5, lr}
   4:	e1a04000 	mov	r4, r0
   8:	e24dd00c 	sub	sp, sp, #12
   c:	ebfffffe 	bl	0 <lib_bcm2835_i2c_begin>
  10:	e5d43001 	ldrb	r3, [r4, #1]
  14:	e59f00d8 	ldr	r0, [pc, #216]	; f4 <bw_i2c_ui_start+0xf4>
  18:	e3530000 	cmp	r3, #0
  1c:	03e0206b 	mvneq	r2, #107	; 0x6b
  20:	03a0304a 	moveq	r3, #74	; 0x4a
  24:	05c42001 	strbeq	r2, [r4, #1]
  28:	e59f20c8 	ldr	r2, [pc, #200]	; f8 <bw_i2c_ui_start+0xf8>
  2c:	11a030a3 	lsrne	r3, r3, #1
  30:	e582300c 	str	r3, [r2, #12]
  34:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
  38:	e5d40001 	ldrb	r0, [r4, #1]
  3c:	e1a000a0 	lsr	r0, r0, #1
  40:	ebfffffe 	bl	0 <i2c_is_connected>
  44:	e2504000 	subs	r4, r0, #0
  48:	1a000002 	bne	58 <bw_i2c_ui_start+0x58>
  4c:	e1a00004 	mov	r0, r4
  50:	e28dd00c 	add	sp, sp, #12
  54:	e8bd8030 	pop	{r4, r5, pc}
  58:	e59f209c 	ldr	r2, [pc, #156]	; fc <bw_i2c_ui_start+0xfc>
  5c:	e59f309c 	ldr	r3, [pc, #156]	; 100 <bw_i2c_ui_start+0x100>
  60:	e59f509c 	ldr	r5, [pc, #156]	; 104 <bw_i2c_ui_start+0x104>
  64:	e1cd20b4 	strh	r2, [sp, #4]
  68:	e5930004 	ldr	r0, [r3, #4]
  6c:	e5953000 	ldr	r3, [r5]
  70:	e0402003 	sub	r2, r0, r3
  74:	e352001b 	cmp	r2, #27
  78:	9a000015 	bls	d4 <bw_i2c_ui_start+0xd4>
  7c:	e3a01002 	mov	r1, #2
  80:	e28d0004 	add	r0, sp, #4
  84:	ebfffffe 	bl	0 <lib_bcm2835_i2c_write>
  88:	e3a01d06 	mov	r1, #384	; 0x180
  8c:	e59f206c 	ldr	r2, [pc, #108]	; 100 <bw_i2c_ui_start+0x100>
  90:	e5923004 	ldr	r3, [r2, #4]
  94:	e1cd10b4 	strh	r1, [sp, #4]
  98:	e5853000 	str	r3, [r5]
  9c:	e5920004 	ldr	r0, [r2, #4]
  a0:	e0402003 	sub	r2, r0, r3
  a4:	e352001b 	cmp	r2, #27
  a8:	9a00000d 	bls	e4 <bw_i2c_ui_start+0xe4>
  ac:	e28d0004 	add	r0, sp, #4
  b0:	e3a01002 	mov	r1, #2
  b4:	ebfffffe 	bl	0 <lib_bcm2835_i2c_write>
  b8:	e1a00004 	mov	r0, r4
  bc:	e59f303c 	ldr	r3, [pc, #60]	; 100 <bw_i2c_ui_start+0x100>
  c0:	e5932004 	ldr	r2, [r3, #4]
  c4:	e5933004 	ldr	r3, [r3, #4]
  c8:	e5853000 	str	r3, [r5]
  cc:	e28dd00c 	add	sp, sp, #12
  d0:	e8bd8030 	pop	{r4, r5, pc}
  d4:	e283301c 	add	r3, r3, #28
  d8:	e0430000 	sub	r0, r3, r0
  dc:	ebfffffe 	bl	0 <udelay>
  e0:	eaffffe5 	b	7c <bw_i2c_ui_start+0x7c>
  e4:	e283301c 	add	r3, r3, #28
  e8:	e0430000 	sub	r0, r3, r0
  ec:	ebfffffe 	bl	0 <udelay>
  f0:	eaffffed 	b	ac <bw_i2c_ui_start+0xac>
  f4:	000186a0 	andeq	r8, r1, r0, lsr #13
  f8:	20804000 	addcs	r4, r0, r0
  fc:	00004670 	andeq	r4, r0, r0, ror r6
 100:	20003000 	andcs	r3, r0, r0
 104:	00000000 	andeq	r0, r0, r0

00000108 <bw_i2c_ui_set_cursor>:
 108:	e92d4010 	push	{r4, lr}
 10c:	e3a0e011 	mov	lr, #17
 110:	e5d03001 	ldrb	r3, [r0, #1]
 114:	e1a01281 	lsl	r1, r1, #5
 118:	e202201f 	and	r2, r2, #31
 11c:	e59fc06c 	ldr	ip, [pc, #108]	; 190 <bw_i2c_ui_set_cursor+0x88>
 120:	e2011060 	and	r1, r1, #96	; 0x60
 124:	e24dd008 	sub	sp, sp, #8
 128:	e1811002 	orr	r1, r1, r2
 12c:	e1a030a3 	lsr	r3, r3, #1
 130:	e5cd1005 	strb	r1, [sp, #5]
 134:	e5cde004 	strb	lr, [sp, #4]
 138:	e59f0054 	ldr	r0, [pc, #84]	; 194 <bw_i2c_ui_set_cursor+0x8c>
 13c:	e58c300c 	str	r3, [ip, #12]
 140:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 144:	e59f404c 	ldr	r4, [pc, #76]	; 198 <bw_i2c_ui_set_cursor+0x90>
 148:	e59f204c 	ldr	r2, [pc, #76]	; 19c <bw_i2c_ui_set_cursor+0x94>
 14c:	e5943000 	ldr	r3, [r4]
 150:	e5920004 	ldr	r0, [r2, #4]
 154:	e0402003 	sub	r2, r0, r3
 158:	e352001b 	cmp	r2, #27
 15c:	9a000007 	bls	180 <bw_i2c_ui_set_cursor+0x78>
 160:	e3a01002 	mov	r1, #2
 164:	e28d0004 	add	r0, sp, #4
 168:	ebfffffe 	bl	0 <lib_bcm2835_i2c_write>
 16c:	e59f3028 	ldr	r3, [pc, #40]	; 19c <bw_i2c_ui_set_cursor+0x94>
 170:	e5933004 	ldr	r3, [r3, #4]
 174:	e5843000 	str	r3, [r4]
 178:	e28dd008 	add	sp, sp, #8
 17c:	e8bd8010 	pop	{r4, pc}
 180:	e283301c 	add	r3, r3, #28
 184:	e0430000 	sub	r0, r3, r0
 188:	ebfffffe 	bl	0 <udelay>
 18c:	eafffff3 	b	160 <bw_i2c_ui_set_cursor+0x58>
 190:	20804000 	addcs	r4, r0, r0
 194:	000186a0 	andeq	r8, r1, r0, lsr #13
 198:	00000000 	andeq	r0, r0, r0
 19c:	20003000 	andcs	r3, r0, r0

000001a0 <bw_i2c_ui_text>:
 1a0:	e3a03000 	mov	r3, #0
 1a4:	e92d4030 	push	{r4, r5, lr}
 1a8:	e3520010 	cmp	r2, #16
 1ac:	e24dd01c 	sub	sp, sp, #28
 1b0:	31a04002 	movcc	r4, r2
 1b4:	23a04010 	movcs	r4, #16
 1b8:	e1520003 	cmp	r2, r3
 1bc:	e5cd3004 	strb	r3, [sp, #4]
 1c0:	0a000007 	beq	1e4 <bw_i2c_ui_text+0x44>
 1c4:	e2411001 	sub	r1, r1, #1
 1c8:	e28d2005 	add	r2, sp, #5
 1cc:	e2833001 	add	r3, r3, #1
 1d0:	e6ef3073 	uxtb	r3, r3
 1d4:	e5f1c001 	ldrb	ip, [r1, #1]!
 1d8:	e1530004 	cmp	r3, r4
 1dc:	e4c2c001 	strb	ip, [r2], #1
 1e0:	3afffff9 	bcc	1cc <bw_i2c_ui_text+0x2c>
 1e4:	e5d03001 	ldrb	r3, [r0, #1]
 1e8:	e59f205c 	ldr	r2, [pc, #92]	; 24c <bw_i2c_ui_text+0xac>
 1ec:	e1a030a3 	lsr	r3, r3, #1
 1f0:	e582300c 	str	r3, [r2, #12]
 1f4:	e59f0054 	ldr	r0, [pc, #84]	; 250 <bw_i2c_ui_text+0xb0>
 1f8:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 1fc:	e59f5050 	ldr	r5, [pc, #80]	; 254 <bw_i2c_ui_text+0xb4>
 200:	e59f2050 	ldr	r2, [pc, #80]	; 258 <bw_i2c_ui_text+0xb8>
 204:	e5953000 	ldr	r3, [r5]
 208:	e5920004 	ldr	r0, [r2, #4]
 20c:	e2844001 	add	r4, r4, #1
 210:	e0402003 	sub	r2, r0, r3
 214:	e352001b 	cmp	r2, #27
 218:	9a000007 	bls	23c <bw_i2c_ui_text+0x9c>
 21c:	e1a01004 	mov	r1, r4
 220:	e28d0004 	add	r0, sp, #4
 224:	ebfffffe 	bl	0 <lib_bcm2835_i2c_write>
 228:	e59f3028 	ldr	r3, [pc, #40]	; 258 <bw_i2c_ui_text+0xb8>
 22c:	e5933004 	ldr	r3, [r3, #4]
 230:	e5853000 	str	r3, [r5]
 234:	e28dd01c 	add	sp, sp, #28
 238:	e8bd8030 	pop	{r4, r5, pc}
 23c:	e283301c 	add	r3, r3, #28
 240:	e0430000 	sub	r0, r3, r0
 244:	ebfffffe 	bl	0 <udelay>
 248:	eafffff3 	b	21c <bw_i2c_ui_text+0x7c>
 24c:	20804000 	addcs	r4, r0, r0
 250:	000186a0 	andeq	r8, r1, r0, lsr #13
 254:	00000000 	andeq	r0, r0, r0
 258:	20003000 	andcs	r3, r0, r0

0000025c <bw_i2c_ui_text_line_1>:
 25c:	e92d4070 	push	{r4, r5, r6, lr}
 260:	e1a06002 	mov	r6, r2
 264:	e3a02000 	mov	r2, #0
 268:	e1a05001 	mov	r5, r1
 26c:	e1a04000 	mov	r4, r0
 270:	e1a01002 	mov	r1, r2
 274:	ebfffffe 	bl	108 <bw_i2c_ui_set_cursor>
 278:	e1a02006 	mov	r2, r6
 27c:	e1a01005 	mov	r1, r5
 280:	e1a00004 	mov	r0, r4
 284:	e8bd4070 	pop	{r4, r5, r6, lr}
 288:	eafffffe 	b	1a0 <bw_i2c_ui_text>

0000028c <bw_i2c_ui_text_line_2>:
 28c:	e92d4070 	push	{r4, r5, r6, lr}
 290:	e1a05001 	mov	r5, r1
 294:	e1a06002 	mov	r6, r2
 298:	e1a04000 	mov	r4, r0
 29c:	e3a02000 	mov	r2, #0
 2a0:	e3a01001 	mov	r1, #1
 2a4:	ebfffffe 	bl	108 <bw_i2c_ui_set_cursor>
 2a8:	e1a02006 	mov	r2, r6
 2ac:	e1a01005 	mov	r1, r5
 2b0:	e1a00004 	mov	r0, r4
 2b4:	e8bd4070 	pop	{r4, r5, r6, lr}
 2b8:	eafffffe 	b	1a0 <bw_i2c_ui_text>

000002bc <bw_i2c_ui_cls>:
 2bc:	e92d4010 	push	{r4, lr}
 2c0:	e59f206c 	ldr	r2, [pc, #108]	; 334 <bw_i2c_ui_cls+0x78>
 2c4:	e5d03001 	ldrb	r3, [r0, #1]
 2c8:	e1d210b0 	ldrh	r1, [r2]
 2cc:	e59f2064 	ldr	r2, [pc, #100]	; 338 <bw_i2c_ui_cls+0x7c>
 2d0:	e1a030a3 	lsr	r3, r3, #1
 2d4:	e24dd008 	sub	sp, sp, #8
 2d8:	e1cd10b4 	strh	r1, [sp, #4]
 2dc:	e59f0058 	ldr	r0, [pc, #88]	; 33c <bw_i2c_ui_cls+0x80>
 2e0:	e582300c 	str	r3, [r2, #12]
 2e4:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 2e8:	e59f4050 	ldr	r4, [pc, #80]	; 340 <bw_i2c_ui_cls+0x84>
 2ec:	e59f2050 	ldr	r2, [pc, #80]	; 344 <bw_i2c_ui_cls+0x88>
 2f0:	e5943000 	ldr	r3, [r4]
 2f4:	e5920004 	ldr	r0, [r2, #4]
 2f8:	e0402003 	sub	r2, r0, r3
 2fc:	e352001b 	cmp	r2, #27
 300:	9a000007 	bls	324 <bw_i2c_ui_cls+0x68>
 304:	e3a01002 	mov	r1, #2
 308:	e28d0004 	add	r0, sp, #4
 30c:	ebfffffe 	bl	0 <lib_bcm2835_i2c_write>
 310:	e59f302c 	ldr	r3, [pc, #44]	; 344 <bw_i2c_ui_cls+0x88>
 314:	e5933004 	ldr	r3, [r3, #4]
 318:	e5843000 	str	r3, [r4]
 31c:	e28dd008 	add	sp, sp, #8
 320:	e8bd8010 	pop	{r4, pc}
 324:	e283301c 	add	r3, r3, #28
 328:	e0430000 	sub	r0, r3, r0
 32c:	ebfffffe 	bl	0 <udelay>
 330:	eafffff3 	b	304 <bw_i2c_ui_cls+0x48>
 334:	00000000 	andeq	r0, r0, r0
 338:	20804000 	addcs	r4, r0, r0
 33c:	000186a0 	andeq	r8, r1, r0, lsr #13
 340:	00000000 	andeq	r0, r0, r0
 344:	20003000 	andcs	r3, r0, r0

00000348 <bw_i2c_ui_set_contrast>:
 348:	e3a0c012 	mov	ip, #18
 34c:	e92d4010 	push	{r4, lr}
 350:	e5d03001 	ldrb	r3, [r0, #1]
 354:	e59f2064 	ldr	r2, [pc, #100]	; 3c0 <bw_i2c_ui_set_contrast+0x78>
 358:	e24dd008 	sub	sp, sp, #8
 35c:	e1a030a3 	lsr	r3, r3, #1
 360:	e5cd1005 	strb	r1, [sp, #5]
 364:	e5cdc004 	strb	ip, [sp, #4]
 368:	e59f0054 	ldr	r0, [pc, #84]	; 3c4 <bw_i2c_ui_set_contrast+0x7c>
 36c:	e582300c 	str	r3, [r2, #12]
 370:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 374:	e59f404c 	ldr	r4, [pc, #76]	; 3c8 <bw_i2c_ui_set_contrast+0x80>
 378:	e59f204c 	ldr	r2, [pc, #76]	; 3cc <bw_i2c_ui_set_contrast+0x84>
 37c:	e5943000 	ldr	r3, [r4]
 380:	e5920004 	ldr	r0, [r2, #4]
 384:	e0402003 	sub	r2, r0, r3
 388:	e352001b 	cmp	r2, #27
 38c:	9a000007 	bls	3b0 <bw_i2c_ui_set_contrast+0x68>
 390:	e3a01002 	mov	r1, #2
 394:	e28d0004 	add	r0, sp, #4
 398:	ebfffffe 	bl	0 <lib_bcm2835_i2c_write>
 39c:	e59f3028 	ldr	r3, [pc, #40]	; 3cc <bw_i2c_ui_set_contrast+0x84>
 3a0:	e5933004 	ldr	r3, [r3, #4]
 3a4:	e5843000 	str	r3, [r4]
 3a8:	e28dd008 	add	sp, sp, #8
 3ac:	e8bd8010 	pop	{r4, pc}
 3b0:	e283301c 	add	r3, r3, #28
 3b4:	e0430000 	sub	r0, r3, r0
 3b8:	ebfffffe 	bl	0 <udelay>
 3bc:	eafffff3 	b	390 <bw_i2c_ui_set_contrast+0x48>
 3c0:	20804000 	addcs	r4, r0, r0
 3c4:	000186a0 	andeq	r8, r1, r0, lsr #13
 3c8:	00000000 	andeq	r0, r0, r0
 3cc:	20003000 	andcs	r3, r0, r0

000003d0 <bw_i2c_ui_set_backlight>:
 3d0:	e3a0c017 	mov	ip, #23
 3d4:	e92d4010 	push	{r4, lr}
 3d8:	e5d03001 	ldrb	r3, [r0, #1]
 3dc:	e59f2064 	ldr	r2, [pc, #100]	; 448 <bw_i2c_ui_set_backlight+0x78>
 3e0:	e24dd008 	sub	sp, sp, #8
 3e4:	e1a030a3 	lsr	r3, r3, #1
 3e8:	e5cd1005 	strb	r1, [sp, #5]
 3ec:	e5cdc004 	strb	ip, [sp, #4]
 3f0:	e59f0054 	ldr	r0, [pc, #84]	; 44c <bw_i2c_ui_set_backlight+0x7c>
 3f4:	e582300c 	str	r3, [r2, #12]
 3f8:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 3fc:	e59f404c 	ldr	r4, [pc, #76]	; 450 <bw_i2c_ui_set_backlight+0x80>
 400:	e59f204c 	ldr	r2, [pc, #76]	; 454 <bw_i2c_ui_set_backlight+0x84>
 404:	e5943000 	ldr	r3, [r4]
 408:	e5920004 	ldr	r0, [r2, #4]
 40c:	e0402003 	sub	r2, r0, r3
 410:	e352001b 	cmp	r2, #27
 414:	9a000007 	bls	438 <bw_i2c_ui_set_backlight+0x68>
 418:	e3a01002 	mov	r1, #2
 41c:	e28d0004 	add	r0, sp, #4
 420:	ebfffffe 	bl	0 <lib_bcm2835_i2c_write>
 424:	e59f3028 	ldr	r3, [pc, #40]	; 454 <bw_i2c_ui_set_backlight+0x84>
 428:	e5933004 	ldr	r3, [r3, #4]
 42c:	e5843000 	str	r3, [r4]
 430:	e28dd008 	add	sp, sp, #8
 434:	e8bd8010 	pop	{r4, pc}
 438:	e283301c 	add	r3, r3, #28
 43c:	e0430000 	sub	r0, r3, r0
 440:	ebfffffe 	bl	0 <udelay>
 444:	eafffff3 	b	418 <bw_i2c_ui_set_backlight+0x48>
 448:	20804000 	addcs	r4, r0, r0
 44c:	000186a0 	andeq	r8, r1, r0, lsr #13
 450:	00000000 	andeq	r0, r0, r0
 454:	20003000 	andcs	r3, r0, r0

00000458 <bw_i2c_ui_set_backlight_temp>:
 458:	e3a0c013 	mov	ip, #19
 45c:	e92d4010 	push	{r4, lr}
 460:	e5d03001 	ldrb	r3, [r0, #1]
 464:	e59f2064 	ldr	r2, [pc, #100]	; 4d0 <bw_i2c_ui_set_backlight_temp+0x78>
 468:	e24dd008 	sub	sp, sp, #8
 46c:	e1a030a3 	lsr	r3, r3, #1
 470:	e5cd1005 	strb	r1, [sp, #5]
 474:	e5cdc004 	strb	ip, [sp, #4]
 478:	e59f0054 	ldr	r0, [pc, #84]	; 4d4 <bw_i2c_ui_set_backlight_temp+0x7c>
 47c:	e582300c 	str	r3, [r2, #12]
 480:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 484:	e59f404c 	ldr	r4, [pc, #76]	; 4d8 <bw_i2c_ui_set_backlight_temp+0x80>
 488:	e59f204c 	ldr	r2, [pc, #76]	; 4dc <bw_i2c_ui_set_backlight_temp+0x84>
 48c:	e5943000 	ldr	r3, [r4]
 490:	e5920004 	ldr	r0, [r2, #4]
 494:	e0402003 	sub	r2, r0, r3
 498:	e352001b 	cmp	r2, #27
 49c:	9a000007 	bls	4c0 <bw_i2c_ui_set_backlight_temp+0x68>
 4a0:	e3a01002 	mov	r1, #2
 4a4:	e28d0004 	add	r0, sp, #4
 4a8:	ebfffffe 	bl	0 <lib_bcm2835_i2c_write>
 4ac:	e59f3028 	ldr	r3, [pc, #40]	; 4dc <bw_i2c_ui_set_backlight_temp+0x84>
 4b0:	e5933004 	ldr	r3, [r3, #4]
 4b4:	e5843000 	str	r3, [r4]
 4b8:	e28dd008 	add	sp, sp, #8
 4bc:	e8bd8010 	pop	{r4, pc}
 4c0:	e283301c 	add	r3, r3, #28
 4c4:	e0430000 	sub	r0, r3, r0
 4c8:	ebfffffe 	bl	0 <udelay>
 4cc:	eafffff3 	b	4a0 <bw_i2c_ui_set_backlight_temp+0x48>
 4d0:	20804000 	addcs	r4, r0, r0
 4d4:	000186a0 	andeq	r8, r1, r0, lsr #13
 4d8:	00000000 	andeq	r0, r0, r0
 4dc:	20003000 	andcs	r3, r0, r0

000004e0 <bw_i2c_ui_set_startup_message_line_1>:
 4e0:	e92d4010 	push	{r4, lr}
 4e4:	e59f307c 	ldr	r3, [pc, #124]	; 568 <bw_i2c_ui_set_startup_message_line_1+0x88>
 4e8:	e24dd008 	sub	sp, sp, #8
 4ec:	e1d330b4 	ldrh	r3, [r3, #4]
 4f0:	e3520000 	cmp	r2, #0
 4f4:	e1cd30b4 	strh	r3, [sp, #4]
 4f8:	0a000001 	beq	504 <bw_i2c_ui_set_startup_message_line_1+0x24>
 4fc:	e28dd008 	add	sp, sp, #8
 500:	e8bd8010 	pop	{r4, pc}
 504:	e5d03001 	ldrb	r3, [r0, #1]
 508:	e59f205c 	ldr	r2, [pc, #92]	; 56c <bw_i2c_ui_set_startup_message_line_1+0x8c>
 50c:	e1a030a3 	lsr	r3, r3, #1
 510:	e582300c 	str	r3, [r2, #12]
 514:	e59f0054 	ldr	r0, [pc, #84]	; 570 <bw_i2c_ui_set_startup_message_line_1+0x90>
 518:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 51c:	e59f4050 	ldr	r4, [pc, #80]	; 574 <bw_i2c_ui_set_startup_message_line_1+0x94>
 520:	e59f2050 	ldr	r2, [pc, #80]	; 578 <bw_i2c_ui_set_startup_message_line_1+0x98>
 524:	e5943000 	ldr	r3, [r4]
 528:	e5920004 	ldr	r0, [r2, #4]
 52c:	e0402003 	sub	r2, r0, r3
 530:	e352001b 	cmp	r2, #27
 534:	9a000007 	bls	558 <bw_i2c_ui_set_startup_message_line_1+0x78>
 538:	e3a01002 	mov	r1, #2
 53c:	e28d0004 	add	r0, sp, #4
 540:	ebfffffe 	bl	0 <lib_bcm2835_i2c_write>
 544:	e59f302c 	ldr	r3, [pc, #44]	; 578 <bw_i2c_ui_set_startup_message_line_1+0x98>
 548:	e5933004 	ldr	r3, [r3, #4]
 54c:	e5843000 	str	r3, [r4]
 550:	e28dd008 	add	sp, sp, #8
 554:	e8bd8010 	pop	{r4, pc}
 558:	e283301c 	add	r3, r3, #28
 55c:	e0430000 	sub	r0, r3, r0
 560:	ebfffffe 	bl	0 <udelay>
 564:	eafffff3 	b	538 <bw_i2c_ui_set_startup_message_line_1+0x58>
 568:	00000000 	andeq	r0, r0, r0
 56c:	20804000 	addcs	r4, r0, r0
 570:	000186a0 	andeq	r8, r1, r0, lsr #13
 574:	00000000 	andeq	r0, r0, r0
 578:	20003000 	andcs	r3, r0, r0

0000057c <bw_i2c_ui_set_startup_message_line_2>:
 57c:	e92d4010 	push	{r4, lr}
 580:	e59f307c 	ldr	r3, [pc, #124]	; 604 <bw_i2c_ui_set_startup_message_line_2+0x88>
 584:	e24dd008 	sub	sp, sp, #8
 588:	e1d330b8 	ldrh	r3, [r3, #8]
 58c:	e3520000 	cmp	r2, #0
 590:	e1cd30b4 	strh	r3, [sp, #4]
 594:	0a000001 	beq	5a0 <bw_i2c_ui_set_startup_message_line_2+0x24>
 598:	e28dd008 	add	sp, sp, #8
 59c:	e8bd8010 	pop	{r4, pc}
 5a0:	e5d03001 	ldrb	r3, [r0, #1]
 5a4:	e59f205c 	ldr	r2, [pc, #92]	; 608 <bw_i2c_ui_set_startup_message_line_2+0x8c>
 5a8:	e1a030a3 	lsr	r3, r3, #1
 5ac:	e582300c 	str	r3, [r2, #12]
 5b0:	e59f0054 	ldr	r0, [pc, #84]	; 60c <bw_i2c_ui_set_startup_message_line_2+0x90>
 5b4:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 5b8:	e59f4050 	ldr	r4, [pc, #80]	; 610 <bw_i2c_ui_set_startup_message_line_2+0x94>
 5bc:	e59f2050 	ldr	r2, [pc, #80]	; 614 <bw_i2c_ui_set_startup_message_line_2+0x98>
 5c0:	e5943000 	ldr	r3, [r4]
 5c4:	e5920004 	ldr	r0, [r2, #4]
 5c8:	e0402003 	sub	r2, r0, r3
 5cc:	e352001b 	cmp	r2, #27
 5d0:	9a000007 	bls	5f4 <bw_i2c_ui_set_startup_message_line_2+0x78>
 5d4:	e3a01002 	mov	r1, #2
 5d8:	e28d0004 	add	r0, sp, #4
 5dc:	ebfffffe 	bl	0 <lib_bcm2835_i2c_write>
 5e0:	e59f302c 	ldr	r3, [pc, #44]	; 614 <bw_i2c_ui_set_startup_message_line_2+0x98>
 5e4:	e5933004 	ldr	r3, [r3, #4]
 5e8:	e5843000 	str	r3, [r4]
 5ec:	e28dd008 	add	sp, sp, #8
 5f0:	e8bd8010 	pop	{r4, pc}
 5f4:	e283301c 	add	r3, r3, #28
 5f8:	e0430000 	sub	r0, r3, r0
 5fc:	ebfffffe 	bl	0 <udelay>
 600:	eafffff3 	b	5d4 <bw_i2c_ui_set_startup_message_line_2+0x58>
 604:	00000000 	andeq	r0, r0, r0
 608:	20804000 	addcs	r4, r0, r0
 60c:	000186a0 	andeq	r8, r1, r0, lsr #13
 610:	00000000 	andeq	r0, r0, r0
 614:	20003000 	andcs	r3, r0, r0

00000618 <bw_i2c_ui_get_backlight>:
 618:	e3a0c013 	mov	ip, #19
 61c:	e92d4030 	push	{r4, r5, lr}
 620:	e5d03001 	ldrb	r3, [r0, #1]
 624:	e59f206c 	ldr	r2, [pc, #108]	; 698 <bw_i2c_ui_get_backlight+0x80>
 628:	e1a030a3 	lsr	r3, r3, #1
 62c:	e24dd00c 	sub	sp, sp, #12
 630:	e5cdc004 	strb	ip, [sp, #4]
 634:	e59f0060 	ldr	r0, [pc, #96]	; 69c <bw_i2c_ui_get_backlight+0x84>
 638:	e582300c 	str	r3, [r2, #12]
 63c:	e1a05001 	mov	r5, r1
 640:	e59f4058 	ldr	r4, [pc, #88]	; 6a0 <bw_i2c_ui_get_backlight+0x88>
 644:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 648:	e59f2054 	ldr	r2, [pc, #84]	; 6a4 <bw_i2c_ui_get_backlight+0x8c>
 64c:	e5943000 	ldr	r3, [r4]
 650:	e5920004 	ldr	r0, [r2, #4]
 654:	e0402003 	sub	r2, r0, r3
 658:	e352001b 	cmp	r2, #27
 65c:	9a000009 	bls	688 <bw_i2c_ui_get_backlight+0x70>
 660:	e3a01001 	mov	r1, #1
 664:	e28d0004 	add	r0, sp, #4
 668:	ebfffffe 	bl	0 <lib_bcm2835_i2c_write>
 66c:	e59f3030 	ldr	r3, [pc, #48]	; 6a4 <bw_i2c_ui_get_backlight+0x8c>
 670:	e5933004 	ldr	r3, [r3, #4]
 674:	e5843000 	str	r3, [r4]
 678:	ebfffffe 	bl	0 <i2c_read_uint8>
 67c:	e5c50000 	strb	r0, [r5]
 680:	e28dd00c 	add	sp, sp, #12
 684:	e8bd8030 	pop	{r4, r5, pc}
 688:	e283301c 	add	r3, r3, #28
 68c:	e0430000 	sub	r0, r3, r0
 690:	ebfffffe 	bl	0 <udelay>
 694:	eafffff1 	b	660 <bw_i2c_ui_get_backlight+0x48>
 698:	20804000 	addcs	r4, r0, r0
 69c:	000186a0 	andeq	r8, r1, r0, lsr #13
 6a0:	00000000 	andeq	r0, r0, r0
 6a4:	20003000 	andcs	r3, r0, r0

000006a8 <bw_i2c_ui_get_contrast>:
 6a8:	e3a0c012 	mov	ip, #18
 6ac:	e92d4030 	push	{r4, r5, lr}
 6b0:	e5d03001 	ldrb	r3, [r0, #1]
 6b4:	e59f206c 	ldr	r2, [pc, #108]	; 728 <bw_i2c_ui_get_contrast+0x80>
 6b8:	e1a030a3 	lsr	r3, r3, #1
 6bc:	e24dd00c 	sub	sp, sp, #12
 6c0:	e5cdc004 	strb	ip, [sp, #4]
 6c4:	e59f0060 	ldr	r0, [pc, #96]	; 72c <bw_i2c_ui_get_contrast+0x84>
 6c8:	e582300c 	str	r3, [r2, #12]
 6cc:	e1a05001 	mov	r5, r1
 6d0:	e59f4058 	ldr	r4, [pc, #88]	; 730 <bw_i2c_ui_get_contrast+0x88>
 6d4:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 6d8:	e59f2054 	ldr	r2, [pc, #84]	; 734 <bw_i2c_ui_get_contrast+0x8c>
 6dc:	e5943000 	ldr	r3, [r4]
 6e0:	e5920004 	ldr	r0, [r2, #4]
 6e4:	e0402003 	sub	r2, r0, r3
 6e8:	e352001b 	cmp	r2, #27
 6ec:	9a000009 	bls	718 <bw_i2c_ui_get_contrast+0x70>
 6f0:	e3a01001 	mov	r1, #1
 6f4:	e28d0004 	add	r0, sp, #4
 6f8:	ebfffffe 	bl	0 <lib_bcm2835_i2c_write>
 6fc:	e59f3030 	ldr	r3, [pc, #48]	; 734 <bw_i2c_ui_get_contrast+0x8c>
 700:	e5933004 	ldr	r3, [r3, #4]
 704:	e5843000 	str	r3, [r4]
 708:	ebfffffe 	bl	0 <i2c_read_uint8>
 70c:	e5c50000 	strb	r0, [r5]
 710:	e28dd00c 	add	sp, sp, #12
 714:	e8bd8030 	pop	{r4, r5, pc}
 718:	e283301c 	add	r3, r3, #28
 71c:	e0430000 	sub	r0, r3, r0
 720:	ebfffffe 	bl	0 <udelay>
 724:	eafffff1 	b	6f0 <bw_i2c_ui_get_contrast+0x48>
 728:	20804000 	addcs	r4, r0, r0
 72c:	000186a0 	andeq	r8, r1, r0, lsr #13
 730:	00000000 	andeq	r0, r0, r0
 734:	20003000 	andcs	r3, r0, r0

00000738 <bw_i2c_ui_reinit>:
 738:	e92d4010 	push	{r4, lr}
 73c:	e59f206c 	ldr	r2, [pc, #108]	; 7b0 <bw_i2c_ui_reinit+0x78>
 740:	e5d03001 	ldrb	r3, [r0, #1]
 744:	e1d210bc 	ldrh	r1, [r2, #12]
 748:	e59f2064 	ldr	r2, [pc, #100]	; 7b4 <bw_i2c_ui_reinit+0x7c>
 74c:	e1a030a3 	lsr	r3, r3, #1
 750:	e24dd008 	sub	sp, sp, #8
 754:	e1cd10b4 	strh	r1, [sp, #4]
 758:	e59f0058 	ldr	r0, [pc, #88]	; 7b8 <bw_i2c_ui_reinit+0x80>
 75c:	e582300c 	str	r3, [r2, #12]
 760:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 764:	e59f4050 	ldr	r4, [pc, #80]	; 7bc <bw_i2c_ui_reinit+0x84>
 768:	e59f2050 	ldr	r2, [pc, #80]	; 7c0 <bw_i2c_ui_reinit+0x88>
 76c:	e5943000 	ldr	r3, [r4]
 770:	e5920004 	ldr	r0, [r2, #4]
 774:	e0402003 	sub	r2, r0, r3
 778:	e352001b 	cmp	r2, #27
 77c:	9a000007 	bls	7a0 <bw_i2c_ui_reinit+0x68>
 780:	e3a01002 	mov	r1, #2
 784:	e28d0004 	add	r0, sp, #4
 788:	ebfffffe 	bl	0 <lib_bcm2835_i2c_write>
 78c:	e59f302c 	ldr	r3, [pc, #44]	; 7c0 <bw_i2c_ui_reinit+0x88>
 790:	e5933004 	ldr	r3, [r3, #4]
 794:	e5843000 	str	r3, [r4]
 798:	e28dd008 	add	sp, sp, #8
 79c:	e8bd8010 	pop	{r4, pc}
 7a0:	e283301c 	add	r3, r3, #28
 7a4:	e0430000 	sub	r0, r3, r0
 7a8:	ebfffffe 	bl	0 <udelay>
 7ac:	eafffff3 	b	780 <bw_i2c_ui_reinit+0x48>
 7b0:	00000000 	andeq	r0, r0, r0
 7b4:	20804000 	addcs	r4, r0, r0
 7b8:	000186a0 	andeq	r8, r1, r0, lsr #13
 7bc:	00000000 	andeq	r0, r0, r0
 7c0:	20003000 	andcs	r3, r0, r0

000007c4 <bw_i2c_ui_read_button>:
 7c4:	e3510005 	cmp	r1, #5
 7c8:	9a000001 	bls	7d4 <bw_i2c_ui_read_button+0x10>
 7cc:	e3a00000 	mov	r0, #0
 7d0:	e12fff1e 	bx	lr
 7d4:	e3e0c000 	mvn	ip, #0
 7d8:	e92d4010 	push	{r4, lr}
 7dc:	e5d03001 	ldrb	r3, [r0, #1]
 7e0:	e59f2074 	ldr	r2, [pc, #116]	; 85c <bw_i2c_ui_read_button+0x98>
 7e4:	e24dd008 	sub	sp, sp, #8
 7e8:	e1a030a3 	lsr	r3, r3, #1
 7ec:	e2811040 	add	r1, r1, #64	; 0x40
 7f0:	e5cd1004 	strb	r1, [sp, #4]
 7f4:	e5cdc005 	strb	ip, [sp, #5]
 7f8:	e59f0060 	ldr	r0, [pc, #96]	; 860 <bw_i2c_ui_read_button+0x9c>
 7fc:	e582300c 	str	r3, [r2, #12]
 800:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 804:	e59f4058 	ldr	r4, [pc, #88]	; 864 <bw_i2c_ui_read_button+0xa0>
 808:	e59f2058 	ldr	r2, [pc, #88]	; 868 <bw_i2c_ui_read_button+0xa4>
 80c:	e5943000 	ldr	r3, [r4]
 810:	e5920004 	ldr	r0, [r2, #4]
 814:	e0402003 	sub	r2, r0, r3
 818:	e352001b 	cmp	r2, #27
 81c:	9a00000a 	bls	84c <bw_i2c_ui_read_button+0x88>
 820:	e3a01002 	mov	r1, #2
 824:	e28d0004 	add	r0, sp, #4
 828:	ebfffffe 	bl	0 <lib_bcm2835_i2c_write>
 82c:	e59f3034 	ldr	r3, [pc, #52]	; 868 <bw_i2c_ui_read_button+0xa4>
 830:	e3a0005a 	mov	r0, #90	; 0x5a
 834:	e5933004 	ldr	r3, [r3, #4]
 838:	e5843000 	str	r3, [r4]
 83c:	ebfffffe 	bl	0 <udelay>
 840:	ebfffffe 	bl	0 <i2c_read_uint8>
 844:	e28dd008 	add	sp, sp, #8
 848:	e8bd8010 	pop	{r4, pc}
 84c:	e283301c 	add	r3, r3, #28
 850:	e0430000 	sub	r0, r3, r0
 854:	ebfffffe 	bl	0 <udelay>
 858:	eafffff0 	b	820 <bw_i2c_ui_read_button+0x5c>
 85c:	20804000 	addcs	r4, r0, r0
 860:	000186a0 	andeq	r8, r1, r0, lsr #13
 864:	00000000 	andeq	r0, r0, r0
 868:	20003000 	andcs	r3, r0, r0

0000086c <bw_i2c_ui_read_button_last>:
 86c:	e92d4010 	push	{r4, lr}
 870:	e59f2078 	ldr	r2, [pc, #120]	; 8f0 <bw_i2c_ui_read_button_last+0x84>
 874:	e5d03001 	ldrb	r3, [r0, #1]
 878:	e1d211b0 	ldrh	r1, [r2, #16]
 87c:	e59f2070 	ldr	r2, [pc, #112]	; 8f4 <bw_i2c_ui_read_button_last+0x88>
 880:	e1a030a3 	lsr	r3, r3, #1
 884:	e24dd008 	sub	sp, sp, #8
 888:	e1cd10b4 	strh	r1, [sp, #4]
 88c:	e59f0064 	ldr	r0, [pc, #100]	; 8f8 <bw_i2c_ui_read_button_last+0x8c>
 890:	e582300c 	str	r3, [r2, #12]
 894:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 898:	e59f405c 	ldr	r4, [pc, #92]	; 8fc <bw_i2c_ui_read_button_last+0x90>
 89c:	e59f205c 	ldr	r2, [pc, #92]	; 900 <bw_i2c_ui_read_button_last+0x94>
 8a0:	e5943000 	ldr	r3, [r4]
 8a4:	e5920004 	ldr	r0, [r2, #4]
 8a8:	e0402003 	sub	r2, r0, r3
 8ac:	e352001b 	cmp	r2, #27
 8b0:	9a00000a 	bls	8e0 <bw_i2c_ui_read_button_last+0x74>
 8b4:	e3a01002 	mov	r1, #2
 8b8:	e28d0004 	add	r0, sp, #4
 8bc:	ebfffffe 	bl	0 <lib_bcm2835_i2c_write>
 8c0:	e59f3038 	ldr	r3, [pc, #56]	; 900 <bw_i2c_ui_read_button_last+0x94>
 8c4:	e3a0005a 	mov	r0, #90	; 0x5a
 8c8:	e5933004 	ldr	r3, [r3, #4]
 8cc:	e5843000 	str	r3, [r4]
 8d0:	ebfffffe 	bl	0 <udelay>
 8d4:	ebfffffe 	bl	0 <i2c_read_uint8>
 8d8:	e28dd008 	add	sp, sp, #8
 8dc:	e8bd8010 	pop	{r4, pc}
 8e0:	e283301c 	add	r3, r3, #28
 8e4:	e0430000 	sub	r0, r3, r0
 8e8:	ebfffffe 	bl	0 <udelay>
 8ec:	eafffff0 	b	8b4 <bw_i2c_ui_read_button_last+0x48>
 8f0:	00000000 	andeq	r0, r0, r0
 8f4:	20804000 	addcs	r4, r0, r0
 8f8:	000186a0 	andeq	r8, r1, r0, lsr #13
 8fc:	00000000 	andeq	r0, r0, r0
 900:	20003000 	andcs	r3, r0, r0

00000904 <bw_i2c_ui_read_adc>:
 904:	e3a01060 	mov	r1, #96	; 0x60
 908:	e92d4010 	push	{r4, lr}
 90c:	e5d03001 	ldrb	r3, [r0, #1]
 910:	e59f206c 	ldr	r2, [pc, #108]	; 984 <bw_i2c_ui_read_adc+0x80>
 914:	e1a030a3 	lsr	r3, r3, #1
 918:	e24dd008 	sub	sp, sp, #8
 91c:	e5cd1004 	strb	r1, [sp, #4]
 920:	e59f0060 	ldr	r0, [pc, #96]	; 988 <bw_i2c_ui_read_adc+0x84>
 924:	e582300c 	str	r3, [r2, #12]
 928:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 92c:	e59f4058 	ldr	r4, [pc, #88]	; 98c <bw_i2c_ui_read_adc+0x88>
 930:	e59f2058 	ldr	r2, [pc, #88]	; 990 <bw_i2c_ui_read_adc+0x8c>
 934:	e5943000 	ldr	r3, [r4]
 938:	e5920004 	ldr	r0, [r2, #4]
 93c:	e0402003 	sub	r2, r0, r3
 940:	e352001b 	cmp	r2, #27
 944:	9a00000a 	bls	974 <bw_i2c_ui_read_adc+0x70>
 948:	e3a01001 	mov	r1, #1
 94c:	e28d0004 	add	r0, sp, #4
 950:	ebfffffe 	bl	0 <lib_bcm2835_i2c_write>
 954:	e59f3034 	ldr	r3, [pc, #52]	; 990 <bw_i2c_ui_read_adc+0x8c>
 958:	e3a0005a 	mov	r0, #90	; 0x5a
 95c:	e5933004 	ldr	r3, [r3, #4]
 960:	e5843000 	str	r3, [r4]
 964:	ebfffffe 	bl	0 <udelay>
 968:	ebfffffe 	bl	0 <i2c_read_uint16>
 96c:	e28dd008 	add	sp, sp, #8
 970:	e8bd8010 	pop	{r4, pc}
 974:	e283301c 	add	r3, r3, #28
 978:	e0430000 	sub	r0, r3, r0
 97c:	ebfffffe 	bl	0 <udelay>
 980:	eafffff0 	b	948 <bw_i2c_ui_read_adc+0x44>
 984:	20804000 	addcs	r4, r0, r0
 988:	000186a0 	andeq	r8, r1, r0, lsr #13
 98c:	00000000 	andeq	r0, r0, r0
 990:	20003000 	andcs	r3, r0, r0

00000994 <bw_i2c_ui_read_adc_avg>:
 994:	e3a01068 	mov	r1, #104	; 0x68
 998:	e92d4010 	push	{r4, lr}
 99c:	e5d03001 	ldrb	r3, [r0, #1]
 9a0:	e59f206c 	ldr	r2, [pc, #108]	; a14 <bw_i2c_ui_read_adc_avg+0x80>
 9a4:	e1a030a3 	lsr	r3, r3, #1
 9a8:	e24dd008 	sub	sp, sp, #8
 9ac:	e5cd1004 	strb	r1, [sp, #4]
 9b0:	e59f0060 	ldr	r0, [pc, #96]	; a18 <bw_i2c_ui_read_adc_avg+0x84>
 9b4:	e582300c 	str	r3, [r2, #12]
 9b8:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 9bc:	e59f4058 	ldr	r4, [pc, #88]	; a1c <bw_i2c_ui_read_adc_avg+0x88>
 9c0:	e59f2058 	ldr	r2, [pc, #88]	; a20 <bw_i2c_ui_read_adc_avg+0x8c>
 9c4:	e5943000 	ldr	r3, [r4]
 9c8:	e5920004 	ldr	r0, [r2, #4]
 9cc:	e0402003 	sub	r2, r0, r3
 9d0:	e352001b 	cmp	r2, #27
 9d4:	9a00000a 	bls	a04 <bw_i2c_ui_read_adc_avg+0x70>
 9d8:	e3a01001 	mov	r1, #1
 9dc:	e28d0004 	add	r0, sp, #4
 9e0:	ebfffffe 	bl	0 <lib_bcm2835_i2c_write>
 9e4:	e59f3034 	ldr	r3, [pc, #52]	; a20 <bw_i2c_ui_read_adc_avg+0x8c>
 9e8:	e3a0005a 	mov	r0, #90	; 0x5a
 9ec:	e5933004 	ldr	r3, [r3, #4]
 9f0:	e5843000 	str	r3, [r4]
 9f4:	ebfffffe 	bl	0 <udelay>
 9f8:	ebfffffe 	bl	0 <i2c_read_uint16>
 9fc:	e28dd008 	add	sp, sp, #8
 a00:	e8bd8010 	pop	{r4, pc}
 a04:	e283301c 	add	r3, r3, #28
 a08:	e0430000 	sub	r0, r3, r0
 a0c:	ebfffffe 	bl	0 <udelay>
 a10:	eafffff0 	b	9d8 <bw_i2c_ui_read_adc_avg+0x44>
 a14:	20804000 	addcs	r4, r0, r0
 a18:	000186a0 	andeq	r8, r1, r0, lsr #13
 a1c:	00000000 	andeq	r0, r0, r0
 a20:	20003000 	andcs	r3, r0, r0

Disassembly of section .bss:

00000000 <i2c_write_us>:
   0:	00000000 	andeq	r0, r0, r0

Disassembly of section .rodata:

00000000 <.rodata>:
   0:	00002010 	andeq	r2, r0, r0, lsl r0
   4:	0000ff08 	andeq	pc, r0, r8, lsl #30
   8:	0000ff09 	andeq	pc, r0, r9, lsl #30
   c:	00002014 	andeq	r2, r0, r4, lsl r0
  10:	Address 0x0000000000000010 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3820 	eorcc	r3, sp, #32, 16	; 0x200000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	752d3371 	strvc	r3, [sp, #-881]!	; 0xfffffc8f
  38:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
  3c:	38202965 	stmdacc	r0!, {r0, r2, r5, r6, r8, fp, sp}
  40:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  44:	31303220 	teqcc	r0, r0, lsr #4
  48:	30373039 	eorscc	r3, r7, r9, lsr r0
  4c:	72282033 	eorvc	r2, r8, #51	; 0x33
  50:	61656c65 	cmnvs	r5, r5, ror #24
  54:	20296573 	eorcs	r6, r9, r3, ror r5
  58:	6363675b 	cmnvs	r3, #23855104	; 0x16c0000
  5c:	622d382d 	eorvs	r3, sp, #2949120	; 0x2d0000
  60:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  64:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  68:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  6c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  70:	32303337 	eorscc	r3, r0, #-603979776	; 0xdc000000
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	4b5a3605 	blmi	168d82c <bw_i2c_ui_read_adc_avg+0x168ce98>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <bw_i2c_ui_read_adc_avg+0x41a90>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22021e01 	andcs	r1, r2, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


ads1x15.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <ads1x15_get_op_status>:
   0:	e92d4010 	push	{r4, lr}
   4:	e5d01008 	ldrb	r1, [r0, #8]
   8:	e5d02001 	ldrb	r2, [r0, #1]
   c:	e59f3020 	ldr	r3, [pc, #32]	; 34 <ads1x15_get_op_status+0x34>
  10:	e3510000 	cmp	r1, #0
  14:	159f001c 	ldrne	r0, [pc, #28]	; 38 <ads1x15_get_op_status+0x38>
  18:	059f001c 	ldreq	r0, [pc, #28]	; 3c <ads1x15_get_op_status+0x3c>
  1c:	e583200c 	str	r2, [r3, #12]
  20:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
  24:	e3a00001 	mov	r0, #1
  28:	ebfffffe 	bl	0 <i2c_read_reg_uint16>
  2c:	e2000902 	and	r0, r0, #32768	; 0x8000
  30:	e8bd8010 	pop	{r4, pc}
  34:	20804000 	addcs	r4, r0, r0
  38:	00061a80 	andeq	r1, r6, r0, lsl #21
  3c:	000186a0 	andeq	r8, r1, r0, lsr #13

00000040 <ads1x15_get_mux>:
  40:	e92d4010 	push	{r4, lr}
  44:	e5d01008 	ldrb	r1, [r0, #8]
  48:	e5d02001 	ldrb	r2, [r0, #1]
  4c:	e59f3020 	ldr	r3, [pc, #32]	; 74 <ads1x15_get_mux+0x34>
  50:	e3510000 	cmp	r1, #0
  54:	159f001c 	ldrne	r0, [pc, #28]	; 78 <ads1x15_get_mux+0x38>
  58:	059f001c 	ldreq	r0, [pc, #28]	; 7c <ads1x15_get_mux+0x3c>
  5c:	e583200c 	str	r2, [r3, #12]
  60:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
  64:	e3a00001 	mov	r0, #1
  68:	ebfffffe 	bl	0 <i2c_read_reg_uint16>
  6c:	e2000a07 	and	r0, r0, #28672	; 0x7000
  70:	e8bd8010 	pop	{r4, pc}
  74:	20804000 	addcs	r4, r0, r0
  78:	00061a80 	andeq	r1, r6, r0, lsl #21
  7c:	000186a0 	andeq	r8, r1, r0, lsr #13

00000080 <ads1x15_set_mux>:
  80:	e92d4010 	push	{r4, lr}
  84:	e1a04001 	mov	r4, r1
  88:	e5d0c008 	ldrb	ip, [r0, #8]
  8c:	e5d02001 	ldrb	r2, [r0, #1]
  90:	e59f3024 	ldr	r3, [pc, #36]	; bc <ads1x15_set_mux+0x3c>
  94:	e35c0000 	cmp	ip, #0
  98:	e583200c 	str	r2, [r3, #12]
  9c:	159f001c 	ldrne	r0, [pc, #28]	; c0 <ads1x15_set_mux+0x40>
  a0:	059f001c 	ldreq	r0, [pc, #28]	; c4 <ads1x15_set_mux+0x44>
  a4:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
  a8:	e1a01004 	mov	r1, r4
  ac:	e8bd4010 	pop	{r4, lr}
  b0:	e3a02a07 	mov	r2, #28672	; 0x7000
  b4:	e3a00001 	mov	r0, #1
  b8:	eafffffe 	b	0 <i2c_write_reg_uint16_mask>
  bc:	20804000 	addcs	r4, r0, r0
  c0:	00061a80 	andeq	r1, r6, r0, lsl #21
  c4:	000186a0 	andeq	r8, r1, r0, lsr #13

000000c8 <ads1x15_get_pga>:
  c8:	e92d4010 	push	{r4, lr}
  cc:	e5d01008 	ldrb	r1, [r0, #8]
  d0:	e5d02001 	ldrb	r2, [r0, #1]
  d4:	e59f3020 	ldr	r3, [pc, #32]	; fc <ads1x15_get_pga+0x34>
  d8:	e3510000 	cmp	r1, #0
  dc:	159f001c 	ldrne	r0, [pc, #28]	; 100 <ads1x15_get_pga+0x38>
  e0:	059f001c 	ldreq	r0, [pc, #28]	; 104 <ads1x15_get_pga+0x3c>
  e4:	e583200c 	str	r2, [r3, #12]
  e8:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
  ec:	e3a00001 	mov	r0, #1
  f0:	ebfffffe 	bl	0 <i2c_read_reg_uint16>
  f4:	e2000c0e 	and	r0, r0, #3584	; 0xe00
  f8:	e8bd8010 	pop	{r4, pc}
  fc:	20804000 	addcs	r4, r0, r0
 100:	00061a80 	andeq	r1, r6, r0, lsl #21
 104:	000186a0 	andeq	r8, r1, r0, lsr #13

00000108 <ads1x15_set_pga>:
 108:	e92d4010 	push	{r4, lr}
 10c:	e1a04001 	mov	r4, r1
 110:	e5d0c008 	ldrb	ip, [r0, #8]
 114:	e5d02001 	ldrb	r2, [r0, #1]
 118:	e59f3024 	ldr	r3, [pc, #36]	; 144 <ads1x15_set_pga+0x3c>
 11c:	e35c0000 	cmp	ip, #0
 120:	e583200c 	str	r2, [r3, #12]
 124:	159f001c 	ldrne	r0, [pc, #28]	; 148 <ads1x15_set_pga+0x40>
 128:	059f001c 	ldreq	r0, [pc, #28]	; 14c <ads1x15_set_pga+0x44>
 12c:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 130:	e1a01004 	mov	r1, r4
 134:	e8bd4010 	pop	{r4, lr}
 138:	e3a02c0e 	mov	r2, #3584	; 0xe00
 13c:	e3a00001 	mov	r0, #1
 140:	eafffffe 	b	0 <i2c_write_reg_uint16_mask>
 144:	20804000 	addcs	r4, r0, r0
 148:	00061a80 	andeq	r1, r6, r0, lsl #21
 14c:	000186a0 	andeq	r8, r1, r0, lsr #13

00000150 <ads1x15_get_mode>:
 150:	e92d4010 	push	{r4, lr}
 154:	e5d01008 	ldrb	r1, [r0, #8]
 158:	e5d02001 	ldrb	r2, [r0, #1]
 15c:	e59f3020 	ldr	r3, [pc, #32]	; 184 <ads1x15_get_mode+0x34>
 160:	e3510000 	cmp	r1, #0
 164:	159f001c 	ldrne	r0, [pc, #28]	; 188 <ads1x15_get_mode+0x38>
 168:	059f001c 	ldreq	r0, [pc, #28]	; 18c <ads1x15_get_mode+0x3c>
 16c:	e583200c 	str	r2, [r3, #12]
 170:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 174:	e3a00001 	mov	r0, #1
 178:	ebfffffe 	bl	0 <i2c_read_reg_uint16>
 17c:	e2000c01 	and	r0, r0, #256	; 0x100
 180:	e8bd8010 	pop	{r4, pc}
 184:	20804000 	addcs	r4, r0, r0
 188:	00061a80 	andeq	r1, r6, r0, lsl #21
 18c:	000186a0 	andeq	r8, r1, r0, lsr #13

00000190 <ads1x15_set_mode>:
 190:	e92d4010 	push	{r4, lr}
 194:	e1a04001 	mov	r4, r1
 198:	e5d0c008 	ldrb	ip, [r0, #8]
 19c:	e5d02001 	ldrb	r2, [r0, #1]
 1a0:	e59f3024 	ldr	r3, [pc, #36]	; 1cc <ads1x15_set_mode+0x3c>
 1a4:	e35c0000 	cmp	ip, #0
 1a8:	e583200c 	str	r2, [r3, #12]
 1ac:	159f001c 	ldrne	r0, [pc, #28]	; 1d0 <ads1x15_set_mode+0x40>
 1b0:	059f001c 	ldreq	r0, [pc, #28]	; 1d4 <ads1x15_set_mode+0x44>
 1b4:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 1b8:	e1a01004 	mov	r1, r4
 1bc:	e8bd4010 	pop	{r4, lr}
 1c0:	e3a02c01 	mov	r2, #256	; 0x100
 1c4:	e3a00001 	mov	r0, #1
 1c8:	eafffffe 	b	0 <i2c_write_reg_uint16_mask>
 1cc:	20804000 	addcs	r4, r0, r0
 1d0:	00061a80 	andeq	r1, r6, r0, lsl #21
 1d4:	000186a0 	andeq	r8, r1, r0, lsr #13

000001d8 <ads1x15_get_comp_mode>:
 1d8:	e92d4010 	push	{r4, lr}
 1dc:	e5d01008 	ldrb	r1, [r0, #8]
 1e0:	e5d02001 	ldrb	r2, [r0, #1]
 1e4:	e59f3020 	ldr	r3, [pc, #32]	; 20c <ads1x15_get_comp_mode+0x34>
 1e8:	e3510000 	cmp	r1, #0
 1ec:	159f001c 	ldrne	r0, [pc, #28]	; 210 <ads1x15_get_comp_mode+0x38>
 1f0:	059f001c 	ldreq	r0, [pc, #28]	; 214 <ads1x15_get_comp_mode+0x3c>
 1f4:	e583200c 	str	r2, [r3, #12]
 1f8:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 1fc:	e3a00001 	mov	r0, #1
 200:	ebfffffe 	bl	0 <i2c_read_reg_uint16>
 204:	e2000010 	and	r0, r0, #16
 208:	e8bd8010 	pop	{r4, pc}
 20c:	20804000 	addcs	r4, r0, r0
 210:	00061a80 	andeq	r1, r6, r0, lsl #21
 214:	000186a0 	andeq	r8, r1, r0, lsr #13

00000218 <ads1x15_get_comp_polarity>:
 218:	e92d4010 	push	{r4, lr}
 21c:	e5d01008 	ldrb	r1, [r0, #8]
 220:	e5d02001 	ldrb	r2, [r0, #1]
 224:	e59f3020 	ldr	r3, [pc, #32]	; 24c <ads1x15_get_comp_polarity+0x34>
 228:	e3510000 	cmp	r1, #0
 22c:	159f001c 	ldrne	r0, [pc, #28]	; 250 <ads1x15_get_comp_polarity+0x38>
 230:	059f001c 	ldreq	r0, [pc, #28]	; 254 <ads1x15_get_comp_polarity+0x3c>
 234:	e583200c 	str	r2, [r3, #12]
 238:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 23c:	e3a00001 	mov	r0, #1
 240:	ebfffffe 	bl	0 <i2c_read_reg_uint16>
 244:	e2000008 	and	r0, r0, #8
 248:	e8bd8010 	pop	{r4, pc}
 24c:	20804000 	addcs	r4, r0, r0
 250:	00061a80 	andeq	r1, r6, r0, lsl #21
 254:	000186a0 	andeq	r8, r1, r0, lsr #13

00000258 <ads1x15_get_comp_latching>:
 258:	e92d4010 	push	{r4, lr}
 25c:	e5d01008 	ldrb	r1, [r0, #8]
 260:	e5d02001 	ldrb	r2, [r0, #1]
 264:	e59f3020 	ldr	r3, [pc, #32]	; 28c <ads1x15_get_comp_latching+0x34>
 268:	e3510000 	cmp	r1, #0
 26c:	159f001c 	ldrne	r0, [pc, #28]	; 290 <ads1x15_get_comp_latching+0x38>
 270:	059f001c 	ldreq	r0, [pc, #28]	; 294 <ads1x15_get_comp_latching+0x3c>
 274:	e583200c 	str	r2, [r3, #12]
 278:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 27c:	e3a00001 	mov	r0, #1
 280:	ebfffffe 	bl	0 <i2c_read_reg_uint16>
 284:	e2000004 	and	r0, r0, #4
 288:	e8bd8010 	pop	{r4, pc}
 28c:	20804000 	addcs	r4, r0, r0
 290:	00061a80 	andeq	r1, r6, r0, lsl #21
 294:	000186a0 	andeq	r8, r1, r0, lsr #13

00000298 <ads1x15_get_comp_queue>:
 298:	e92d4010 	push	{r4, lr}
 29c:	e5d01008 	ldrb	r1, [r0, #8]
 2a0:	e5d02001 	ldrb	r2, [r0, #1]
 2a4:	e59f3020 	ldr	r3, [pc, #32]	; 2cc <ads1x15_get_comp_queue+0x34>
 2a8:	e3510000 	cmp	r1, #0
 2ac:	159f001c 	ldrne	r0, [pc, #28]	; 2d0 <ads1x15_get_comp_queue+0x38>
 2b0:	059f001c 	ldreq	r0, [pc, #28]	; 2d4 <ads1x15_get_comp_queue+0x3c>
 2b4:	e583200c 	str	r2, [r3, #12]
 2b8:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 2bc:	e3a00001 	mov	r0, #1
 2c0:	ebfffffe 	bl	0 <i2c_read_reg_uint16>
 2c4:	e2000003 	and	r0, r0, #3
 2c8:	e8bd8010 	pop	{r4, pc}
 2cc:	20804000 	addcs	r4, r0, r0
 2d0:	00061a80 	andeq	r1, r6, r0, lsl #21
 2d4:	000186a0 	andeq	r8, r1, r0, lsr #13

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3820 	eorcc	r3, sp, #32, 16	; 0x200000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	752d3371 	strvc	r3, [sp, #-881]!	; 0xfffffc8f
  38:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
  3c:	38202965 	stmdacc	r0!, {r0, r2, r5, r6, r8, fp, sp}
  40:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  44:	31303220 	teqcc	r0, r0, lsr #4
  48:	30373039 	eorscc	r3, r7, r9, lsr r0
  4c:	72282033 	eorvc	r2, r8, #51	; 0x33
  50:	61656c65 	cmnvs	r5, r5, ror #24
  54:	20296573 	eorcs	r6, r9, r3, ror r5
  58:	6363675b 	cmnvs	r3, #23855104	; 0x16c0000
  5c:	622d382d 	eorvs	r3, sp, #2949120	; 0x2d0000
  60:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  64:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  68:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  6c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  70:	32303337 	eorscc	r3, r0, #-603979776	; 0xdc000000
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	4b5a3605 	blmi	168d82c <ads1x15_get_comp_queue+0x168d594>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <ads1x15_get_comp_queue+0x4218c>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22021e01 	andcs	r1, r2, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


bw_spi_dimmer.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <bw_spi_dimmer_start>:
   0:	e92d4010 	push	{r4, lr}
   4:	e5d03001 	ldrb	r3, [r0, #1]
   8:	e59f20b8 	ldr	r2, [pc, #184]	; c8 <bw_spi_dimmer_start+0xc8>
   c:	e3530000 	cmp	r3, #0
  10:	03e03061 	mvneq	r3, #97	; 0x61
  14:	05c03001 	strbeq	r3, [r0, #1]
  18:	e5903004 	ldr	r3, [r0, #4]
  1c:	e24dd018 	sub	sp, sp, #24
  20:	e2433001 	sub	r3, r3, #1
  24:	e1530002 	cmp	r3, r2
  28:	859f309c 	ldrhi	r3, [pc, #156]	; cc <bw_spi_dimmer_start+0xcc>
  2c:	e1a04000 	mov	r4, r0
  30:	85803004 	strhi	r3, [r0, #4]
  34:	e5d03000 	ldrb	r3, [r0]
  38:	e3530001 	cmp	r3, #1
  3c:	9a00001f 	bls	c0 <bw_spi_dimmer_start+0xc0>
  40:	e3a03002 	mov	r3, #2
  44:	e5c03000 	strb	r3, [r0]
  48:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_begin>
  4c:	e5940004 	ldr	r0, [r4, #4]
  50:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_CalcClockDivider>
  54:	e1c400bc 	strh	r0, [r4, #12]
  58:	e1a00004 	mov	r0, r4
  5c:	e1a0100d 	mov	r1, sp
  60:	ebfffffe 	bl	0 <bw_spi_read_id>
  64:	e5dd2000 	ldrb	r2, [sp]
  68:	e3520073 	cmp	r2, #115	; 0x73
  6c:	1a00000d 	bne	a8 <bw_spi_dimmer_start+0xa8>
  70:	e3a00070 	mov	r0, #112	; 0x70
  74:	e59f1054 	ldr	r1, [pc, #84]	; d0 <bw_spi_dimmer_start+0xd0>
  78:	e28d3001 	add	r3, sp, #1
  7c:	e28dc00a 	add	ip, sp, #10
  80:	ea000000 	b	88 <bw_spi_dimmer_start+0x88>
  84:	e5f10001 	ldrb	r0, [r1, #1]!
  88:	e4d32001 	ldrb	r2, [r3], #1
  8c:	e1520000 	cmp	r2, r0
  90:	1a000005 	bne	ac <bw_spi_dimmer_start+0xac>
  94:	e15c0003 	cmp	ip, r3
  98:	1afffff9 	bne	84 <bw_spi_dimmer_start+0x84>
  9c:	e3a00001 	mov	r0, #1
  a0:	e28dd018 	add	sp, sp, #24
  a4:	e8bd8010 	pop	{r4, pc}
  a8:	e3a00073 	mov	r0, #115	; 0x73
  ac:	e0400002 	sub	r0, r0, r2
  b0:	e16f0f10 	clz	r0, r0
  b4:	e1a002a0 	lsr	r0, r0, #5
  b8:	e28dd018 	add	sp, sp, #24
  bc:	e8bd8010 	pop	{r4, pc}
  c0:	ebfffffe 	bl	0 <lib_bcm2835_spi_begin>
  c4:	eaffffe3 	b	58 <bw_spi_dimmer_start+0x58>
  c8:	00015f8f 	andeq	r5, r1, pc, lsl #31
  cc:	00015f90 	muleq	r1, r0, pc	; <UNPREDICTABLE>
  d0:	00000001 	andeq	r0, r0, r1

000000d4 <bw_spi_dimmer_output>:
  d4:	e3a03010 	mov	r3, #16
  d8:	e92d4010 	push	{r4, lr}
  dc:	e5d04000 	ldrb	r4, [r0]
  e0:	e5d02001 	ldrb	r2, [r0, #1]
  e4:	e24dd008 	sub	sp, sp, #8
  e8:	e3540002 	cmp	r4, #2
  ec:	e5cd1006 	strb	r1, [sp, #6]
  f0:	e5cd2004 	strb	r2, [sp, #4]
  f4:	e5cd3005 	strb	r3, [sp, #5]
  f8:	0a000013 	beq	14c <bw_spi_dimmer_output+0x78>
  fc:	e5901004 	ldr	r1, [r0, #4]
 100:	e59f0060 	ldr	r0, [pc, #96]	; 168 <bw_spi_dimmer_output+0x94>
 104:	ebfffffe 	bl	0 <__aeabi_uidiv>
 108:	e59f205c 	ldr	r2, [pc, #92]	; 16c <bw_spi_dimmer_output+0x98>
 10c:	e59f305c 	ldr	r3, [pc, #92]	; 170 <bw_spi_dimmer_output+0x9c>
 110:	e0022000 	and	r2, r2, r0
 114:	e5832008 	str	r2, [r3, #8]
 118:	e5932000 	ldr	r2, [r3]
 11c:	e2044003 	and	r4, r4, #3
 120:	e3c22003 	bic	r2, r2, #3
 124:	e1824004 	orr	r4, r2, r4
 128:	e5834000 	str	r4, [r3]
 12c:	e5932000 	ldr	r2, [r3]
 130:	e3a01003 	mov	r1, #3
 134:	e3c2200c 	bic	r2, r2, #12
 138:	e5832000 	str	r2, [r3]
 13c:	e28d0004 	add	r0, sp, #4
 140:	ebfffffe 	bl	0 <lib_bcm2835_spi_writenb>
 144:	e28dd008 	add	sp, sp, #8
 148:	e8bd8010 	pop	{r4, pc}
 14c:	e1d000bc 	ldrh	r0, [r0, #12]
 150:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_setClockDivider>
 154:	e3a01003 	mov	r1, #3
 158:	e28d0004 	add	r0, sp, #4
 15c:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_writenb>
 160:	e28dd008 	add	sp, sp, #8
 164:	e8bd8010 	pop	{r4, pc}
 168:	0ee6b280 	cdpeq	2, 14, cr11, cr6, cr0, {4}
 16c:	0000fffe 	strdeq	pc, [r0], -lr
 170:	20204000 	eorcs	r4, r0, r0

Disassembly of section .rodata.str1.4:

00000000 <.LC0>:
   0:	5f697073 	svcpl	0x00697073
   4:	6d6d6964 			; <UNDEFINED> instruction: 0x6d6d6964
   8:	Address 0x0000000000000008 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3820 	eorcc	r3, sp, #32, 16	; 0x200000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	752d3371 	strvc	r3, [sp, #-881]!	; 0xfffffc8f
  38:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
  3c:	38202965 	stmdacc	r0!, {r0, r2, r5, r6, r8, fp, sp}
  40:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  44:	31303220 	teqcc	r0, r0, lsr #4
  48:	30373039 	eorscc	r3, r7, r9, lsr r0
  4c:	72282033 	eorvc	r2, r8, #51	; 0x33
  50:	61656c65 	cmnvs	r5, r5, ror #24
  54:	20296573 	eorcs	r6, r9, r3, ror r5
  58:	6363675b 	cmnvs	r3, #23855104	; 0x16c0000
  5c:	622d382d 	eorvs	r3, sp, #2949120	; 0x2d0000
  60:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  64:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  68:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  6c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  70:	32303337 	eorscc	r3, r0, #-603979776	; 0xdc000000
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	4b5a3605 	blmi	168d82c <bw_spi_dimmer_output+0x168d758>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <bw_spi_dimmer_output+0x42350>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22021e01 	andcs	r1, r2, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


acs71x.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <uint16_bw_i2c_ui_read_adc>:
   0:	eafffffe 	b	0 <bw_i2c_ui_read_adc>

00000004 <uint16_pcf8591_adc_read>:
   4:	e92d4010 	push	{r4, lr}
   8:	e3811040 	orr	r1, r1, #64	; 0x40
   c:	ebfffffe 	bl	0 <pcf8591_adc_read>
  10:	e8bd8010 	pop	{r4, pc}

00000014 <acs71x_start>:
  14:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
  18:	e2504000 	subs	r4, r0, #0
  1c:	0a000028 	beq	c4 <acs71x_start+0xb0>
  20:	e5940008 	ldr	r0, [r4, #8]
  24:	e3500000 	cmp	r0, #0
  28:	0a000025 	beq	c4 <acs71x_start+0xb0>
  2c:	e5d42000 	ldrb	r2, [r4]
  30:	e3520004 	cmp	r2, #4
  34:	8a000022 	bhi	c4 <acs71x_start+0xb0>
  38:	e5d42001 	ldrb	r2, [r4, #1]
  3c:	e3520002 	cmp	r2, #2
  40:	8a00001f 	bhi	c4 <acs71x_start+0xb0>
  44:	e59f70b0 	ldr	r7, [pc, #176]	; fc <acs71x_start+0xe8>
  48:	e5d4c002 	ldrb	ip, [r4, #2]
  4c:	e0871282 	add	r1, r7, r2, lsl #5
  50:	e5d1100c 	ldrb	r1, [r1, #12]
  54:	e15c0001 	cmp	ip, r1
  58:	8a000019 	bhi	c4 <acs71x_start+0xb0>
  5c:	e7972282 	ldr	r2, [r7, r2, lsl #5]
  60:	e3520000 	cmp	r2, #0
  64:	0a000016 	beq	c4 <acs71x_start+0xb0>
  68:	e12fff32 	blx	r2
  6c:	e2506000 	subs	r6, r0, #0
  70:	0a000013 	beq	c4 <acs71x_start+0xb0>
  74:	e5d45003 	ldrb	r5, [r4, #3]
  78:	e5d43001 	ldrb	r3, [r4, #1]
  7c:	e3550000 	cmp	r5, #0
  80:	0a000012 	beq	d0 <acs71x_start+0xbc>
  84:	e3a06008 	mov	r6, #8
  88:	e3a08000 	mov	r8, #0
  8c:	ea000000 	b	94 <acs71x_start+0x80>
  90:	e5d43001 	ldrb	r3, [r4, #1]
  94:	e0873283 	add	r3, r7, r3, lsl #5
  98:	e5933004 	ldr	r3, [r3, #4]
  9c:	e5d41002 	ldrb	r1, [r4, #2]
  a0:	e5940008 	ldr	r0, [r4, #8]
  a4:	e12fff33 	blx	r3
  a8:	e2463001 	sub	r3, r6, #1
  ac:	e21360ff 	ands	r6, r3, #255	; 0xff
  b0:	e0888000 	add	r8, r8, r0
  b4:	1afffff5 	bne	90 <acs71x_start+0x7c>
  b8:	e1a081a8 	lsr	r8, r8, #3
  bc:	e1c480b4 	strh	r8, [r4, #4]
  c0:	ea000000 	b	c8 <acs71x_start+0xb4>
  c4:	e3a05000 	mov	r5, #0
  c8:	e1a00005 	mov	r0, r5
  cc:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
  d0:	e0873283 	add	r3, r7, r3, lsl #5
  d4:	e1d320b8 	ldrh	r2, [r3, #8]
  d8:	e1d310ba 	ldrh	r1, [r3, #10]
  dc:	e0620282 	rsb	r0, r2, r2, lsl #5
  e0:	e0822100 	add	r2, r2, r0, lsl #2
  e4:	e0822102 	add	r2, r2, r2, lsl #2
  e8:	e1a00102 	lsl	r0, r2, #2
  ec:	ebfffffe 	bl	0 <__aeabi_idiv>
  f0:	e1a05006 	mov	r5, r6
  f4:	e1c400b4 	strh	r0, [r4, #4]
  f8:	eafffff2 	b	c8 <acs71x_start+0xb4>
  fc:	00000000 	andeq	r0, r0, r0

00000100 <acs71x_get_chip_name>:
 100:	e5d03000 	ldrb	r3, [r0]
 104:	e3530004 	cmp	r3, #4
 108:	959f000c 	ldrls	r0, [pc, #12]	; 11c <acs71x_get_chip_name+0x1c>
 10c:	90633183 	rsbls	r3, r3, r3, lsl #3
 110:	90800083 	addls	r0, r0, r3, lsl #1
 114:	83a00000 	movhi	r0, #0
 118:	e12fff1e 	bx	lr
 11c:	00000060 	andeq	r0, r0, r0, rrx

00000120 <acs71x_get_adc_name>:
 120:	e5d03001 	ldrb	r3, [r0, #1]
 124:	e3530002 	cmp	r3, #2
 128:	959f000c 	ldrls	r0, [pc, #12]	; 13c <acs71x_get_adc_name+0x1c>
 12c:	90800283 	addls	r0, r0, r3, lsl #5
 130:	9280000d 	addls	r0, r0, #13
 134:	83a00000 	movhi	r0, #0
 138:	e12fff1e 	bx	lr
 13c:	00000000 	andeq	r0, r0, r0

00000140 <acs71x_get_range>:
 140:	e5d03000 	ldrb	r3, [r0]
 144:	e3530004 	cmp	r3, #4
 148:	959f200c 	ldrls	r2, [pc, #12]	; 15c <acs71x_get_range+0x1c>
 14c:	90823003 	addls	r3, r2, r3
 150:	95d300a8 	ldrbls	r0, [r3, #168]	; 0xa8
 154:	83a00000 	movhi	r0, #0
 158:	e12fff1e 	bx	lr
 15c:	00000000 	andeq	r0, r0, r0

00000160 <acs71x_calibrate>:
 160:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 164:	e1a05000 	mov	r5, r0
 168:	e3a04008 	mov	r4, #8
 16c:	e3a06000 	mov	r6, #0
 170:	e59f7030 	ldr	r7, [pc, #48]	; 1a8 <acs71x_calibrate+0x48>
 174:	e5d53001 	ldrb	r3, [r5, #1]
 178:	e5d51002 	ldrb	r1, [r5, #2]
 17c:	e0873283 	add	r3, r7, r3, lsl #5
 180:	e5933004 	ldr	r3, [r3, #4]
 184:	e5950008 	ldr	r0, [r5, #8]
 188:	e12fff33 	blx	r3
 18c:	e2443001 	sub	r3, r4, #1
 190:	e21340ff 	ands	r4, r3, #255	; 0xff
 194:	e0866000 	add	r6, r6, r0
 198:	1afffff5 	bne	174 <acs71x_calibrate+0x14>
 19c:	e1a001a6 	lsr	r0, r6, #3
 1a0:	e6ff0070 	uxth	r0, r0
 1a4:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
 1a8:	00000000 	andeq	r0, r0, r0

000001ac <acs71x_get_current_dc>:
 1ac:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 1b0:	e1a05000 	mov	r5, r0
 1b4:	e3a04008 	mov	r4, #8
 1b8:	e3a07000 	mov	r7, #0
 1bc:	e59f6090 	ldr	r6, [pc, #144]	; 254 <acs71x_get_current_dc+0xa8>
 1c0:	e5d53001 	ldrb	r3, [r5, #1]
 1c4:	e5d51002 	ldrb	r1, [r5, #2]
 1c8:	e0863283 	add	r3, r6, r3, lsl #5
 1cc:	e5933004 	ldr	r3, [r3, #4]
 1d0:	e5950008 	ldr	r0, [r5, #8]
 1d4:	e12fff33 	blx	r3
 1d8:	e1d520f4 	ldrsh	r2, [r5, #4]
 1dc:	e6bf0070 	sxth	r0, r0
 1e0:	e2443001 	sub	r3, r4, #1
 1e4:	e0400002 	sub	r0, r0, r2
 1e8:	e21340ff 	ands	r4, r3, #255	; 0xff
 1ec:	e0877000 	add	r7, r7, r0
 1f0:	1afffff2 	bne	1c0 <acs71x_get_current_dc+0x14>
 1f4:	e3570000 	cmp	r7, #0
 1f8:	e2870007 	add	r0, r7, #7
 1fc:	a1a00007 	movge	r0, r7
 200:	e5d52000 	ldrb	r2, [r5]
 204:	e5d53001 	ldrb	r3, [r5, #1]
 208:	e59fc048 	ldr	ip, [pc, #72]	; 258 <acs71x_get_current_dc+0xac>
 20c:	e0863283 	add	r3, r6, r3, lsl #5
 210:	e0866082 	add	r6, r6, r2, lsl #1
 214:	e1d310b8 	ldrh	r1, [r3, #8]
 218:	e1d62bb0 	ldrh	r2, [r6, #176]	; 0xb0
 21c:	e151000c 	cmp	r1, ip
 220:	e1d370ba 	ldrh	r7, [r3, #10]
 224:	e0010291 	mul	r1, r1, r2
 228:	e1a001c0 	asr	r0, r0, #3
 22c:	e0000790 	mul	r0, r0, r7
 230:	859f3024 	ldrhi	r3, [pc, #36]	; 25c <acs71x_get_current_dc+0xb0>
 234:	90603280 	rsbls	r3, r0, r0, lsl #5
 238:	80813193 	umullhi	r3, r1, r3, r1
 23c:	90800103 	addls	r0, r0, r3, lsl #2
 240:	91a00180 	lslls	r0, r0, #3
 244:	81a01321 	lsrhi	r1, r1, #6
 248:	ebfffffe 	bl	0 <__aeabi_idiv>
 24c:	e6bf0070 	sxth	r0, r0
 250:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
 254:	00000000 	andeq	r0, r0, r0
 258:	00000ffe 	strdeq	r0, [r0], -lr
 25c:	10624dd3 	ldrdne	r4, [r2], #-211	; 0xffffff2d	; <UNPREDICTABLE>

Disassembly of section .rodata:

00000000 <_adc_device_f>:
	...
   8:	138800ff 	orrne	r0, r8, #255	; 0xff
   c:	46435003 	strbmi	r5, [r3], -r3
  10:	31393538 	teqcc	r9, r8, lsr r5
	...
  28:	132403ff 			; <UNDEFINED> instruction: 0x132403ff
  2c:	5f574200 	svcpl	0x00574200
  30:	415f4955 	cmpmi	pc, r5, asr r9	; <UNPREDICTABLE>
  34:	00004344 	andeq	r4, r0, r4, asr #6
	...
  48:	18007fff 	stmdane	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr}
  4c:	53444103 	movtpl	r4, #16643	; 0x4103
  50:	35313131 	ldrcc	r3, [r1, #-305]!	; 0xfffffecf
	...

00000060 <acs71x_name>:
  60:	37534341 	ldrbcc	r4, [r3, -r1, asr #6]
  64:	4c453231 	sfmmi	f3, 2, [r5], {49}	; 0x31
  68:	35302d43 	ldrcc	r2, [r0, #-3395]!	; 0xfffff2bd
  6c:	43410000 	movtmi	r0, #4096	; 0x1000
  70:	32313753 	eorscc	r3, r1, #21757952	; 0x14c0000
  74:	2d434c45 	stclcs	12, cr4, [r3, #-276]	; 0xfffffeec
  78:	00423032 	subeq	r3, r2, r2, lsr r0
  7c:	37534341 	ldrbcc	r4, [r3, -r1, asr #6]
  80:	4c453231 	sfmmi	f3, 2, [r5], {49}	; 0x31
  84:	30332d43 	eorscc	r2, r3, r3, asr #26
  88:	43410041 	movtmi	r0, #4161	; 0x1041
  8c:	31313753 	teqcc	r1, r3, asr r7
  90:	312d5845 			; <UNDEFINED> instruction: 0x312d5845
  94:	00000035 	andeq	r0, r0, r5, lsr r0
  98:	37534341 	ldrbcc	r4, [r3, -r1, asr #6]
  9c:	58453131 	stmdapl	r5, {r0, r4, r5, r8, ip, sp}^
  a0:	0031332d 	eorseq	r3, r1, sp, lsr #6
  a4:	00000000 	andeq	r0, r0, r0

000000a8 <acs71x_range>:
  a8:	0f1e1405 	svceq	0x001e1405
  ac:	0000001f 	andeq	r0, r0, pc, lsl r0

000000b0 <acs71x_sensitivity_mv>:
  b0:	006400b9 	strhteq	r0, [r4], #-9
  b4:	00880042 	addeq	r0, r8, r2, asr #32
  b8:	Address 0x00000000000000b8 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3820 	eorcc	r3, sp, #32, 16	; 0x200000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	752d3371 	strvc	r3, [sp, #-881]!	; 0xfffffc8f
  38:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
  3c:	38202965 	stmdacc	r0!, {r0, r2, r5, r6, r8, fp, sp}
  40:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  44:	31303220 	teqcc	r0, r0, lsr #4
  48:	30373039 	eorscc	r3, r7, r9, lsr r0
  4c:	72282033 	eorvc	r2, r8, #51	; 0x33
  50:	61656c65 	cmnvs	r5, r5, ror #24
  54:	20296573 	eorcs	r6, r9, r3, ror r5
  58:	6363675b 	cmnvs	r3, #23855104	; 0x16c0000
  5c:	622d382d 	eorvs	r3, sp, #2949120	; 0x2d0000
  60:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  64:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  68:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  6c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  70:	32303337 	eorscc	r3, r0, #-603979776	; 0xdc000000
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	4b5a3605 	blmi	168d82c <acs71x_get_current_dc+0x168d680>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <acs71x_get_current_dc+0x42278>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22021e01 	andcs	r1, r2, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


sc16is740.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <sc16is740_reg_read>:
   0:	e1a02000 	mov	r2, r0
   4:	e3e0307f 	mvn	r3, #127	; 0x7f
   8:	e3e0c000 	mvn	ip, #0
   c:	e92d4010 	push	{r4, lr}
  10:	e1833181 	orr	r3, r3, r1, lsl #3
  14:	e24dd008 	sub	sp, sp, #8
  18:	e5921004 	ldr	r1, [r2, #4]
  1c:	e59f0048 	ldr	r0, [pc, #72]	; 6c <sc16is740_reg_read+0x6c>
  20:	e5d24000 	ldrb	r4, [r2]
  24:	e5cd3004 	strb	r3, [sp, #4]
  28:	e5cdc005 	strb	ip, [sp, #5]
  2c:	ebfffffe 	bl	0 <__aeabi_uidiv>
  30:	e59f3038 	ldr	r3, [pc, #56]	; 70 <sc16is740_reg_read+0x70>
  34:	e59f2038 	ldr	r2, [pc, #56]	; 74 <sc16is740_reg_read+0x74>
  38:	e0033000 	and	r3, r3, r0
  3c:	e5823008 	str	r3, [r2, #8]
  40:	e5923000 	ldr	r3, [r2]
  44:	e2044003 	and	r4, r4, #3
  48:	e3c33003 	bic	r3, r3, #3
  4c:	e1833004 	orr	r3, r3, r4
  50:	e28d0004 	add	r0, sp, #4
  54:	e5823000 	str	r3, [r2]
  58:	e3a01002 	mov	r1, #2
  5c:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfern>
  60:	e5dd0005 	ldrb	r0, [sp, #5]
  64:	e28dd008 	add	sp, sp, #8
  68:	e8bd8010 	pop	{r4, pc}
  6c:	0ee6b280 	cdpeq	2, 14, cr11, cr6, cr0, {4}
  70:	0000fffe 	strdeq	pc, [r0], -lr
  74:	20204000 	eorcs	r4, r0, r0

00000078 <sc16is740_reg_write>:
  78:	e1a03000 	mov	r3, r0
  7c:	e92d4010 	push	{r4, lr}
  80:	e1a0c181 	lsl	ip, r1, #3
  84:	e24dd008 	sub	sp, sp, #8
  88:	e5931004 	ldr	r1, [r3, #4]
  8c:	e59f0044 	ldr	r0, [pc, #68]	; d8 <sc16is740_reg_write+0x60>
  90:	e5d34000 	ldrb	r4, [r3]
  94:	e5cdc004 	strb	ip, [sp, #4]
  98:	e5cd2005 	strb	r2, [sp, #5]
  9c:	ebfffffe 	bl	0 <__aeabi_uidiv>
  a0:	e59f3034 	ldr	r3, [pc, #52]	; dc <sc16is740_reg_write+0x64>
  a4:	e59f2034 	ldr	r2, [pc, #52]	; e0 <sc16is740_reg_write+0x68>
  a8:	e0033000 	and	r3, r3, r0
  ac:	e5823008 	str	r3, [r2, #8]
  b0:	e5923000 	ldr	r3, [r2]
  b4:	e2044003 	and	r4, r4, #3
  b8:	e3c33003 	bic	r3, r3, #3
  bc:	e1833004 	orr	r3, r3, r4
  c0:	e5823000 	str	r3, [r2]
  c4:	e3a01002 	mov	r1, #2
  c8:	e28d0004 	add	r0, sp, #4
  cc:	ebfffffe 	bl	0 <lib_bcm2835_spi_writenb>
  d0:	e28dd008 	add	sp, sp, #8
  d4:	e8bd8010 	pop	{r4, pc}
  d8:	0ee6b280 	cdpeq	2, 14, cr11, cr6, cr0, {4}
  dc:	0000fffe 	strdeq	pc, [r0], -lr
  e0:	20204000 	eorcs	r4, r0, r0

000000e4 <sc16is740_is_readable>:
  e4:	e92d4010 	push	{r4, lr}
  e8:	e3a01005 	mov	r1, #5
  ec:	ebfffffe 	bl	0 <sc16is740_reg_read>
  f0:	e2000001 	and	r0, r0, #1
  f4:	e8bd8010 	pop	{r4, pc}

000000f8 <sc16is740_is_writable>:
  f8:	e92d4010 	push	{r4, lr}
  fc:	e3a01005 	mov	r1, #5
 100:	ebfffffe 	bl	0 <sc16is740_reg_read>
 104:	e1a002a0 	lsr	r0, r0, #5
 108:	e2000001 	and	r0, r0, #1
 10c:	e8bd8010 	pop	{r4, pc}

00000110 <sc16is740_getc>:
 110:	e92d4010 	push	{r4, lr}
 114:	e3a01005 	mov	r1, #5
 118:	e1a04000 	mov	r4, r0
 11c:	ebfffffe 	bl	0 <sc16is740_reg_read>
 120:	e3100001 	tst	r0, #1
 124:	0a000003 	beq	138 <sc16is740_getc+0x28>
 128:	e1a00004 	mov	r0, r4
 12c:	e3a01000 	mov	r1, #0
 130:	ebfffffe 	bl	0 <sc16is740_reg_read>
 134:	e8bd8010 	pop	{r4, pc}
 138:	e3e00000 	mvn	r0, #0
 13c:	e8bd8010 	pop	{r4, pc}

00000140 <sc16is740_putc>:
 140:	e92d4070 	push	{r4, r5, r6, lr}
 144:	e1a04000 	mov	r4, r0
 148:	e1a05001 	mov	r5, r1
 14c:	e3a01008 	mov	r1, #8
 150:	e1a00004 	mov	r0, r4
 154:	ebfffffe 	bl	0 <sc16is740_reg_read>
 158:	e3500000 	cmp	r0, #0
 15c:	0afffffa 	beq	14c <sc16is740_putc+0xc>
 160:	e1a00004 	mov	r0, r4
 164:	e6ef2075 	uxtb	r2, r5
 168:	e3a01000 	mov	r1, #0
 16c:	ebfffffe 	bl	78 <sc16is740_reg_write>
 170:	e1a00005 	mov	r0, r5
 174:	e8bd8070 	pop	{r4, r5, r6, pc}

00000178 <sc16is740_is_connected>:
 178:	e92d4010 	push	{r4, lr}
 17c:	e1a04000 	mov	r4, r0
 180:	e3a02041 	mov	r2, #65	; 0x41
 184:	e3a01007 	mov	r1, #7
 188:	ebfffffe 	bl	78 <sc16is740_reg_write>
 18c:	e1a00004 	mov	r0, r4
 190:	e3a01007 	mov	r1, #7
 194:	ebfffffe 	bl	0 <sc16is740_reg_read>
 198:	e2400041 	sub	r0, r0, #65	; 0x41
 19c:	e16f0f10 	clz	r0, r0
 1a0:	e1a002a0 	lsr	r0, r0, #5
 1a4:	e8bd8010 	pop	{r4, pc}

000001a8 <sc16is740_read>:
 1a8:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 1ac:	e2527000 	subs	r7, r2, #0
 1b0:	0a00000d 	beq	1ec <sc16is740_read+0x44>
 1b4:	e1a06000 	mov	r6, r0
 1b8:	e1a05001 	mov	r5, r1
 1bc:	e3a04000 	mov	r4, #0
 1c0:	ea000003 	b	1d4 <sc16is740_read+0x2c>
 1c4:	e2844001 	add	r4, r4, #1
 1c8:	e1570004 	cmp	r7, r4
 1cc:	e4c50001 	strb	r0, [r5], #1
 1d0:	0a000003 	beq	1e4 <sc16is740_read+0x3c>
 1d4:	e1a00006 	mov	r0, r6
 1d8:	ebfffffe 	bl	110 <sc16is740_getc>
 1dc:	e3500000 	cmp	r0, #0
 1e0:	aafffff7 	bge	1c4 <sc16is740_read+0x1c>
 1e4:	e1a00004 	mov	r0, r4
 1e8:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
 1ec:	e1a04007 	mov	r4, r7
 1f0:	eafffffb 	b	1e4 <sc16is740_read+0x3c>

000001f4 <sc16is740_write>:
 1f4:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
 1f8:	e2526000 	subs	r6, r2, #0
 1fc:	0a000025 	beq	298 <sc16is740_write+0xa4>
 200:	e1a05000 	mov	r5, r0
 204:	e1a04001 	mov	r4, r1
 208:	e59f9090 	ldr	r9, [pc, #144]	; 2a0 <sc16is740_write+0xac>
 20c:	e59f7090 	ldr	r7, [pc, #144]	; 2a4 <sc16is740_write+0xb0>
 210:	e59f8090 	ldr	r8, [pc, #144]	; 2a8 <sc16is740_write+0xb4>
 214:	e3a01008 	mov	r1, #8
 218:	e1a00005 	mov	r0, r5
 21c:	ebfffffe 	bl	0 <sc16is740_reg_read>
 220:	e250a000 	subs	sl, r0, #0
 224:	0afffffa 	beq	214 <sc16is740_write+0x20>
 228:	e15a0006 	cmp	sl, r6
 22c:	86efa076 	uxtbhi	sl, r6
 230:	e24a1001 	sub	r1, sl, #1
 234:	e6ef1071 	uxtb	r1, r1
 238:	e2811001 	add	r1, r1, #1
 23c:	e59f3068 	ldr	r3, [pc, #104]	; 2ac <sc16is740_write+0xb8>
 240:	e0841001 	add	r1, r4, r1
 244:	e4d42001 	ldrb	r2, [r4], #1
 248:	e1540001 	cmp	r4, r1
 24c:	e4c32001 	strb	r2, [r3], #1
 250:	1afffffb 	bne	244 <sc16is740_write+0x50>
 254:	e5951004 	ldr	r1, [r5, #4]
 258:	e1a00009 	mov	r0, r9
 25c:	ebfffffe 	bl	0 <__aeabi_uidiv>
 260:	e59f3048 	ldr	r3, [pc, #72]	; 2b0 <sc16is740_write+0xbc>
 264:	e5d52000 	ldrb	r2, [r5]
 268:	e0033000 	and	r3, r3, r0
 26c:	e5873008 	str	r3, [r7, #8]
 270:	e5973000 	ldr	r3, [r7]
 274:	e2022003 	and	r2, r2, #3
 278:	e3c33003 	bic	r3, r3, #3
 27c:	e1833002 	orr	r3, r3, r2
 280:	e5873000 	str	r3, [r7]
 284:	e28a1001 	add	r1, sl, #1
 288:	e1a00008 	mov	r0, r8
 28c:	ebfffffe 	bl	0 <lib_bcm2835_spi_writenb>
 290:	e056600a 	subs	r6, r6, sl
 294:	1affffde 	bne	214 <sc16is740_write+0x20>
 298:	e3a00000 	mov	r0, #0
 29c:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
 2a0:	0ee6b280 	cdpeq	2, 14, cr11, cr6, cr0, {4}
 2a4:	20204000 	eorcs	r4, r0, r0
 2a8:	00000000 	andeq	r0, r0, r0
 2ac:	00000001 	andeq	r0, r0, r1
 2b0:	0000fffe 	strdeq	pc, [r0], -lr

000002b4 <sc16is740_set_baud>:
 2b4:	e92d4070 	push	{r4, r5, r6, lr}
 2b8:	e1a01201 	lsl	r1, r1, #4
 2bc:	e1a04000 	mov	r4, r0
 2c0:	e59f0064 	ldr	r0, [pc, #100]	; 32c <sc16is740_set_baud+0x78>
 2c4:	ebfffffe 	bl	0 <__aeabi_uidiv>
 2c8:	e3a01003 	mov	r1, #3
 2cc:	e1a05000 	mov	r5, r0
 2d0:	e1a00004 	mov	r0, r4
 2d4:	ebfffffe 	bl	0 <sc16is740_reg_read>
 2d8:	e1e02c80 	mvn	r2, r0, lsl #25
 2dc:	e1e02ca2 	mvn	r2, r2, lsr #25
 2e0:	e1a06000 	mov	r6, r0
 2e4:	e6ef2072 	uxtb	r2, r2
 2e8:	e1a00004 	mov	r0, r4
 2ec:	e3a01003 	mov	r1, #3
 2f0:	ebfffffe 	bl	78 <sc16is740_reg_write>
 2f4:	e6ef2075 	uxtb	r2, r5
 2f8:	e1a00004 	mov	r0, r4
 2fc:	e3a01000 	mov	r1, #0
 300:	ebfffffe 	bl	78 <sc16is740_reg_write>
 304:	e1a02425 	lsr	r2, r5, #8
 308:	e1a00004 	mov	r0, r4
 30c:	e6ef2072 	uxtb	r2, r2
 310:	e3a01001 	mov	r1, #1
 314:	ebfffffe 	bl	78 <sc16is740_reg_write>
 318:	e1a02006 	mov	r2, r6
 31c:	e1a00004 	mov	r0, r4
 320:	e8bd4070 	pop	{r4, r5, r6, lr}
 324:	e3a01003 	mov	r1, #3
 328:	eafffffe 	b	78 <sc16is740_reg_write>
 32c:	007a1200 	rsbseq	r1, sl, r0, lsl #4

00000330 <sc16is740_set_format>:
 330:	e2411005 	sub	r1, r1, #5
 334:	e3510003 	cmp	r1, #3
 338:	959fc054 	ldrls	ip, [pc, #84]	; 394 <sc16is740_set_format+0x64>
 33c:	83a0c003 	movhi	ip, #3
 340:	97dcc001 	ldrbls	ip, [ip, r1]
 344:	e2421001 	sub	r1, r2, #1
 348:	e3510003 	cmp	r1, #3
 34c:	979ff101 	ldrls	pc, [pc, r1, lsl #2]
 350:	ea000004 	b	368 <sc16is740_set_format+0x38>
 354:	00000384 	andeq	r0, r0, r4, lsl #7
 358:	0000037c 	andeq	r0, r0, ip, ror r3
 35c:	00000364 	andeq	r0, r0, r4, ror #6
 360:	0000038c 	andeq	r0, r0, ip, lsl #7
 364:	e38cc038 	orr	ip, ip, #56	; 0x38
 368:	e3530002 	cmp	r3, #2
 36c:	038cc004 	orreq	ip, ip, #4
 370:	e1a0200c 	mov	r2, ip
 374:	e3a01003 	mov	r1, #3
 378:	eafffffe 	b	78 <sc16is740_reg_write>
 37c:	e38cc018 	orr	ip, ip, #24
 380:	eafffff8 	b	368 <sc16is740_set_format+0x38>
 384:	e38cc008 	orr	ip, ip, #8
 388:	eafffff6 	b	368 <sc16is740_set_format+0x38>
 38c:	e38cc028 	orr	ip, ip, #40	; 0x28
 390:	eafffff4 	b	368 <sc16is740_set_format+0x38>
 394:	00000000 	andeq	r0, r0, r0

00000398 <sc16is740_start>:
 398:	e92d4010 	push	{r4, lr}
 39c:	e1a04000 	mov	r4, r0
 3a0:	ebfffffe 	bl	0 <lib_bcm2835_spi_begin>
 3a4:	e5943004 	ldr	r3, [r4, #4]
 3a8:	e3530000 	cmp	r3, #0
 3ac:	1a000010 	bne	3f4 <sc16is740_start+0x5c>
 3b0:	e59f304c 	ldr	r3, [pc, #76]	; 404 <sc16is740_start+0x6c>
 3b4:	e5843004 	str	r3, [r4, #4]
 3b8:	e3a02003 	mov	r2, #3
 3bc:	e1a00004 	mov	r0, r4
 3c0:	e1a01002 	mov	r1, r2
 3c4:	ebfffffe 	bl	78 <sc16is740_reg_write>
 3c8:	e59f1038 	ldr	r1, [pc, #56]	; 408 <sc16is740_start+0x70>
 3cc:	e1a00004 	mov	r0, r4
 3d0:	ebfffffe 	bl	2b4 <sc16is740_set_baud>
 3d4:	e3a02007 	mov	r2, #7
 3d8:	e1a00004 	mov	r0, r4
 3dc:	e3a01002 	mov	r1, #2
 3e0:	ebfffffe 	bl	78 <sc16is740_reg_write>
 3e4:	e3a02000 	mov	r2, #0
 3e8:	e59f301c 	ldr	r3, [pc, #28]	; 40c <sc16is740_start+0x74>
 3ec:	e5c32000 	strb	r2, [r3]
 3f0:	e8bd8010 	pop	{r4, pc}
 3f4:	e59f2014 	ldr	r2, [pc, #20]	; 410 <sc16is740_start+0x78>
 3f8:	e1530002 	cmp	r3, r2
 3fc:	85842004 	strhi	r2, [r4, #4]
 400:	eaffffec 	b	3b8 <sc16is740_start+0x20>
 404:	000f4240 	andeq	r4, pc, r0, asr #4
 408:	0001c200 	andeq	ip, r1, r0, lsl #4
 40c:	00000000 	andeq	r0, r0, r0
 410:	003d0900 	eorseq	r0, sp, r0, lsl #18

Disassembly of section .bss:

00000000 <buffer_tx>:
	...

Disassembly of section .rodata:

00000000 <CSWTCH.8>:
   0:	03020100 	movweq	r0, #8448	; 0x2100

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3820 	eorcc	r3, sp, #32, 16	; 0x200000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	752d3371 	strvc	r3, [sp, #-881]!	; 0xfffffc8f
  38:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
  3c:	38202965 	stmdacc	r0!, {r0, r2, r5, r6, r8, fp, sp}
  40:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  44:	31303220 	teqcc	r0, r0, lsr #4
  48:	30373039 	eorscc	r3, r7, r9, lsr r0
  4c:	72282033 	eorvc	r2, r8, #51	; 0x33
  50:	61656c65 	cmnvs	r5, r5, ror #24
  54:	20296573 	eorcs	r6, r9, r3, ror r5
  58:	6363675b 	cmnvs	r3, #23855104	; 0x16c0000
  5c:	622d382d 	eorvs	r3, sp, #2949120	; 0x2d0000
  60:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  64:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  68:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  6c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  70:	32303337 	eorscc	r3, r0, #-603979776	; 0xdc000000
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	4b5a3605 	blmi	168d82c <sc16is740_start+0x168d494>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <sc16is740_start+0x4208c>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22021e01 	andcs	r1, r2, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


bw_i2c_lcd.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <bw_i2c_lcd_start>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a04000 	mov	r4, r0
   8:	ebfffffe 	bl	0 <lib_bcm2835_i2c_begin>
   c:	e5d43001 	ldrb	r3, [r4, #1]
  10:	e59f2018 	ldr	r2, [pc, #24]	; 30 <bw_i2c_lcd_start+0x30>
  14:	e3530000 	cmp	r3, #0
  18:	03e0307d 	mvneq	r3, #125	; 0x7d
  1c:	05c43001 	strbeq	r3, [r4, #1]
  20:	e5922004 	ldr	r2, [r2, #4]
  24:	e59f3008 	ldr	r3, [pc, #8]	; 34 <bw_i2c_lcd_start+0x34>
  28:	e5832000 	str	r2, [r3]
  2c:	e8bd8010 	pop	{r4, pc}
  30:	20003000 	andcs	r3, r0, r0
  34:	00000000 	andeq	r0, r0, r0

00000038 <bw_i2c_lcd_set_cursor>:
  38:	e92d4010 	push	{r4, lr}
  3c:	e3a0e011 	mov	lr, #17
  40:	e5d03001 	ldrb	r3, [r0, #1]
  44:	e1a01281 	lsl	r1, r1, #5
  48:	e202201f 	and	r2, r2, #31
  4c:	e59fc06c 	ldr	ip, [pc, #108]	; c0 <bw_i2c_lcd_set_cursor+0x88>
  50:	e2011060 	and	r1, r1, #96	; 0x60
  54:	e24dd008 	sub	sp, sp, #8
  58:	e1811002 	orr	r1, r1, r2
  5c:	e1a030a3 	lsr	r3, r3, #1
  60:	e5cd1005 	strb	r1, [sp, #5]
  64:	e5cde004 	strb	lr, [sp, #4]
  68:	e59f0054 	ldr	r0, [pc, #84]	; c4 <bw_i2c_lcd_set_cursor+0x8c>
  6c:	e58c300c 	str	r3, [ip, #12]
  70:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
  74:	e59f404c 	ldr	r4, [pc, #76]	; c8 <bw_i2c_lcd_set_cursor+0x90>
  78:	e59f204c 	ldr	r2, [pc, #76]	; cc <bw_i2c_lcd_set_cursor+0x94>
  7c:	e5943000 	ldr	r3, [r4]
  80:	e5920004 	ldr	r0, [r2, #4]
  84:	e0402003 	sub	r2, r0, r3
  88:	e3520024 	cmp	r2, #36	; 0x24
  8c:	9a000007 	bls	b0 <bw_i2c_lcd_set_cursor+0x78>
  90:	e3a01002 	mov	r1, #2
  94:	e28d0004 	add	r0, sp, #4
  98:	ebfffffe 	bl	0 <lib_bcm2835_i2c_write>
  9c:	e59f3028 	ldr	r3, [pc, #40]	; cc <bw_i2c_lcd_set_cursor+0x94>
  a0:	e5933004 	ldr	r3, [r3, #4]
  a4:	e5843000 	str	r3, [r4]
  a8:	e28dd008 	add	sp, sp, #8
  ac:	e8bd8010 	pop	{r4, pc}
  b0:	e2833025 	add	r3, r3, #37	; 0x25
  b4:	e0430000 	sub	r0, r3, r0
  b8:	ebfffffe 	bl	0 <udelay>
  bc:	eafffff3 	b	90 <bw_i2c_lcd_set_cursor+0x58>
  c0:	20804000 	addcs	r4, r0, r0
  c4:	000186a0 	andeq	r8, r1, r0, lsr #13
  c8:	00000000 	andeq	r0, r0, r0
  cc:	20003000 	andcs	r3, r0, r0

000000d0 <bw_i2c_lcd_text>:
  d0:	e3a03000 	mov	r3, #0
  d4:	e92d4030 	push	{r4, r5, lr}
  d8:	e3520010 	cmp	r2, #16
  dc:	e24dd01c 	sub	sp, sp, #28
  e0:	31a04002 	movcc	r4, r2
  e4:	23a04010 	movcs	r4, #16
  e8:	e1520003 	cmp	r2, r3
  ec:	e5cd3004 	strb	r3, [sp, #4]
  f0:	0a000007 	beq	114 <bw_i2c_lcd_text+0x44>
  f4:	e2411001 	sub	r1, r1, #1
  f8:	e28d2005 	add	r2, sp, #5
  fc:	e2833001 	add	r3, r3, #1
 100:	e6ef3073 	uxtb	r3, r3
 104:	e5f1c001 	ldrb	ip, [r1, #1]!
 108:	e1530004 	cmp	r3, r4
 10c:	e4c2c001 	strb	ip, [r2], #1
 110:	3afffff9 	bcc	fc <bw_i2c_lcd_text+0x2c>
 114:	e5d03001 	ldrb	r3, [r0, #1]
 118:	e59f205c 	ldr	r2, [pc, #92]	; 17c <bw_i2c_lcd_text+0xac>
 11c:	e1a030a3 	lsr	r3, r3, #1
 120:	e582300c 	str	r3, [r2, #12]
 124:	e59f0054 	ldr	r0, [pc, #84]	; 180 <bw_i2c_lcd_text+0xb0>
 128:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 12c:	e59f5050 	ldr	r5, [pc, #80]	; 184 <bw_i2c_lcd_text+0xb4>
 130:	e59f2050 	ldr	r2, [pc, #80]	; 188 <bw_i2c_lcd_text+0xb8>
 134:	e5953000 	ldr	r3, [r5]
 138:	e5920004 	ldr	r0, [r2, #4]
 13c:	e2844001 	add	r4, r4, #1
 140:	e0402003 	sub	r2, r0, r3
 144:	e3520024 	cmp	r2, #36	; 0x24
 148:	9a000007 	bls	16c <bw_i2c_lcd_text+0x9c>
 14c:	e1a01004 	mov	r1, r4
 150:	e28d0004 	add	r0, sp, #4
 154:	ebfffffe 	bl	0 <lib_bcm2835_i2c_write>
 158:	e59f3028 	ldr	r3, [pc, #40]	; 188 <bw_i2c_lcd_text+0xb8>
 15c:	e5933004 	ldr	r3, [r3, #4]
 160:	e5853000 	str	r3, [r5]
 164:	e28dd01c 	add	sp, sp, #28
 168:	e8bd8030 	pop	{r4, r5, pc}
 16c:	e2833025 	add	r3, r3, #37	; 0x25
 170:	e0430000 	sub	r0, r3, r0
 174:	ebfffffe 	bl	0 <udelay>
 178:	eafffff3 	b	14c <bw_i2c_lcd_text+0x7c>
 17c:	20804000 	addcs	r4, r0, r0
 180:	000186a0 	andeq	r8, r1, r0, lsr #13
 184:	00000000 	andeq	r0, r0, r0
 188:	20003000 	andcs	r3, r0, r0

0000018c <bw_i2c_lcd_text_line_1>:
 18c:	e92d4070 	push	{r4, r5, r6, lr}
 190:	e1a06002 	mov	r6, r2
 194:	e3a02000 	mov	r2, #0
 198:	e1a05001 	mov	r5, r1
 19c:	e1a04000 	mov	r4, r0
 1a0:	e1a01002 	mov	r1, r2
 1a4:	ebfffffe 	bl	38 <bw_i2c_lcd_set_cursor>
 1a8:	e1a02006 	mov	r2, r6
 1ac:	e1a01005 	mov	r1, r5
 1b0:	e1a00004 	mov	r0, r4
 1b4:	e8bd4070 	pop	{r4, r5, r6, lr}
 1b8:	eafffffe 	b	d0 <bw_i2c_lcd_text>

000001bc <bw_i2c_lcd_text_line_2>:
 1bc:	e92d4070 	push	{r4, r5, r6, lr}
 1c0:	e1a05001 	mov	r5, r1
 1c4:	e1a06002 	mov	r6, r2
 1c8:	e1a04000 	mov	r4, r0
 1cc:	e3a02000 	mov	r2, #0
 1d0:	e3a01001 	mov	r1, #1
 1d4:	ebfffffe 	bl	38 <bw_i2c_lcd_set_cursor>
 1d8:	e1a02006 	mov	r2, r6
 1dc:	e1a01005 	mov	r1, r5
 1e0:	e1a00004 	mov	r0, r4
 1e4:	e8bd4070 	pop	{r4, r5, r6, lr}
 1e8:	eafffffe 	b	d0 <bw_i2c_lcd_text>

000001ec <bw_i2c_lcd_cls>:
 1ec:	e92d4010 	push	{r4, lr}
 1f0:	e59f206c 	ldr	r2, [pc, #108]	; 264 <bw_i2c_lcd_cls+0x78>
 1f4:	e5d03001 	ldrb	r3, [r0, #1]
 1f8:	e1d210b0 	ldrh	r1, [r2]
 1fc:	e59f2064 	ldr	r2, [pc, #100]	; 268 <bw_i2c_lcd_cls+0x7c>
 200:	e1a030a3 	lsr	r3, r3, #1
 204:	e24dd008 	sub	sp, sp, #8
 208:	e1cd10b4 	strh	r1, [sp, #4]
 20c:	e59f0058 	ldr	r0, [pc, #88]	; 26c <bw_i2c_lcd_cls+0x80>
 210:	e582300c 	str	r3, [r2, #12]
 214:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 218:	e59f4050 	ldr	r4, [pc, #80]	; 270 <bw_i2c_lcd_cls+0x84>
 21c:	e59f2050 	ldr	r2, [pc, #80]	; 274 <bw_i2c_lcd_cls+0x88>
 220:	e5943000 	ldr	r3, [r4]
 224:	e5920004 	ldr	r0, [r2, #4]
 228:	e0402003 	sub	r2, r0, r3
 22c:	e3520024 	cmp	r2, #36	; 0x24
 230:	9a000007 	bls	254 <bw_i2c_lcd_cls+0x68>
 234:	e3a01002 	mov	r1, #2
 238:	e28d0004 	add	r0, sp, #4
 23c:	ebfffffe 	bl	0 <lib_bcm2835_i2c_write>
 240:	e59f302c 	ldr	r3, [pc, #44]	; 274 <bw_i2c_lcd_cls+0x88>
 244:	e5933004 	ldr	r3, [r3, #4]
 248:	e5843000 	str	r3, [r4]
 24c:	e28dd008 	add	sp, sp, #8
 250:	e8bd8010 	pop	{r4, pc}
 254:	e2833025 	add	r3, r3, #37	; 0x25
 258:	e0430000 	sub	r0, r3, r0
 25c:	ebfffffe 	bl	0 <udelay>
 260:	eafffff3 	b	234 <bw_i2c_lcd_cls+0x48>
 264:	00000000 	andeq	r0, r0, r0
 268:	20804000 	addcs	r4, r0, r0
 26c:	000186a0 	andeq	r8, r1, r0, lsr #13
 270:	00000000 	andeq	r0, r0, r0
 274:	20003000 	andcs	r3, r0, r0

00000278 <bw_i2c_lcd_set_contrast>:
 278:	e3a0c012 	mov	ip, #18
 27c:	e92d4010 	push	{r4, lr}
 280:	e5d03001 	ldrb	r3, [r0, #1]
 284:	e59f2064 	ldr	r2, [pc, #100]	; 2f0 <bw_i2c_lcd_set_contrast+0x78>
 288:	e24dd008 	sub	sp, sp, #8
 28c:	e1a030a3 	lsr	r3, r3, #1
 290:	e5cd1005 	strb	r1, [sp, #5]
 294:	e5cdc004 	strb	ip, [sp, #4]
 298:	e59f0054 	ldr	r0, [pc, #84]	; 2f4 <bw_i2c_lcd_set_contrast+0x7c>
 29c:	e582300c 	str	r3, [r2, #12]
 2a0:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 2a4:	e59f404c 	ldr	r4, [pc, #76]	; 2f8 <bw_i2c_lcd_set_contrast+0x80>
 2a8:	e59f204c 	ldr	r2, [pc, #76]	; 2fc <bw_i2c_lcd_set_contrast+0x84>
 2ac:	e5943000 	ldr	r3, [r4]
 2b0:	e5920004 	ldr	r0, [r2, #4]
 2b4:	e0402003 	sub	r2, r0, r3
 2b8:	e3520024 	cmp	r2, #36	; 0x24
 2bc:	9a000007 	bls	2e0 <bw_i2c_lcd_set_contrast+0x68>
 2c0:	e3a01002 	mov	r1, #2
 2c4:	e28d0004 	add	r0, sp, #4
 2c8:	ebfffffe 	bl	0 <lib_bcm2835_i2c_write>
 2cc:	e59f3028 	ldr	r3, [pc, #40]	; 2fc <bw_i2c_lcd_set_contrast+0x84>
 2d0:	e5933004 	ldr	r3, [r3, #4]
 2d4:	e5843000 	str	r3, [r4]
 2d8:	e28dd008 	add	sp, sp, #8
 2dc:	e8bd8010 	pop	{r4, pc}
 2e0:	e2833025 	add	r3, r3, #37	; 0x25
 2e4:	e0430000 	sub	r0, r3, r0
 2e8:	ebfffffe 	bl	0 <udelay>
 2ec:	eafffff3 	b	2c0 <bw_i2c_lcd_set_contrast+0x48>
 2f0:	20804000 	addcs	r4, r0, r0
 2f4:	000186a0 	andeq	r8, r1, r0, lsr #13
 2f8:	00000000 	andeq	r0, r0, r0
 2fc:	20003000 	andcs	r3, r0, r0

00000300 <bw_i2c_lcd_set_backlight>:
 300:	e3a0c017 	mov	ip, #23
 304:	e92d4010 	push	{r4, lr}
 308:	e5d03001 	ldrb	r3, [r0, #1]
 30c:	e59f2064 	ldr	r2, [pc, #100]	; 378 <bw_i2c_lcd_set_backlight+0x78>
 310:	e24dd008 	sub	sp, sp, #8
 314:	e1a030a3 	lsr	r3, r3, #1
 318:	e5cd1005 	strb	r1, [sp, #5]
 31c:	e5cdc004 	strb	ip, [sp, #4]
 320:	e59f0054 	ldr	r0, [pc, #84]	; 37c <bw_i2c_lcd_set_backlight+0x7c>
 324:	e582300c 	str	r3, [r2, #12]
 328:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 32c:	e59f404c 	ldr	r4, [pc, #76]	; 380 <bw_i2c_lcd_set_backlight+0x80>
 330:	e59f204c 	ldr	r2, [pc, #76]	; 384 <bw_i2c_lcd_set_backlight+0x84>
 334:	e5943000 	ldr	r3, [r4]
 338:	e5920004 	ldr	r0, [r2, #4]
 33c:	e0402003 	sub	r2, r0, r3
 340:	e3520024 	cmp	r2, #36	; 0x24
 344:	9a000007 	bls	368 <bw_i2c_lcd_set_backlight+0x68>
 348:	e3a01002 	mov	r1, #2
 34c:	e28d0004 	add	r0, sp, #4
 350:	ebfffffe 	bl	0 <lib_bcm2835_i2c_write>
 354:	e59f3028 	ldr	r3, [pc, #40]	; 384 <bw_i2c_lcd_set_backlight+0x84>
 358:	e5933004 	ldr	r3, [r3, #4]
 35c:	e5843000 	str	r3, [r4]
 360:	e28dd008 	add	sp, sp, #8
 364:	e8bd8010 	pop	{r4, pc}
 368:	e2833025 	add	r3, r3, #37	; 0x25
 36c:	e0430000 	sub	r0, r3, r0
 370:	ebfffffe 	bl	0 <udelay>
 374:	eafffff3 	b	348 <bw_i2c_lcd_set_backlight+0x48>
 378:	20804000 	addcs	r4, r0, r0
 37c:	000186a0 	andeq	r8, r1, r0, lsr #13
 380:	00000000 	andeq	r0, r0, r0
 384:	20003000 	andcs	r3, r0, r0

00000388 <bw_i2c_lcd_set_startup_message_line_1>:
 388:	e92d4010 	push	{r4, lr}
 38c:	e59f307c 	ldr	r3, [pc, #124]	; 410 <bw_i2c_lcd_set_startup_message_line_1+0x88>
 390:	e24dd008 	sub	sp, sp, #8
 394:	e1d330b4 	ldrh	r3, [r3, #4]
 398:	e3520000 	cmp	r2, #0
 39c:	e1cd30b4 	strh	r3, [sp, #4]
 3a0:	0a000001 	beq	3ac <bw_i2c_lcd_set_startup_message_line_1+0x24>
 3a4:	e28dd008 	add	sp, sp, #8
 3a8:	e8bd8010 	pop	{r4, pc}
 3ac:	e5d03001 	ldrb	r3, [r0, #1]
 3b0:	e59f205c 	ldr	r2, [pc, #92]	; 414 <bw_i2c_lcd_set_startup_message_line_1+0x8c>
 3b4:	e1a030a3 	lsr	r3, r3, #1
 3b8:	e582300c 	str	r3, [r2, #12]
 3bc:	e59f0054 	ldr	r0, [pc, #84]	; 418 <bw_i2c_lcd_set_startup_message_line_1+0x90>
 3c0:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 3c4:	e59f4050 	ldr	r4, [pc, #80]	; 41c <bw_i2c_lcd_set_startup_message_line_1+0x94>
 3c8:	e59f2050 	ldr	r2, [pc, #80]	; 420 <bw_i2c_lcd_set_startup_message_line_1+0x98>
 3cc:	e5943000 	ldr	r3, [r4]
 3d0:	e5920004 	ldr	r0, [r2, #4]
 3d4:	e0402003 	sub	r2, r0, r3
 3d8:	e3520024 	cmp	r2, #36	; 0x24
 3dc:	9a000007 	bls	400 <bw_i2c_lcd_set_startup_message_line_1+0x78>
 3e0:	e3a01002 	mov	r1, #2
 3e4:	e28d0004 	add	r0, sp, #4
 3e8:	ebfffffe 	bl	0 <lib_bcm2835_i2c_write>
 3ec:	e59f302c 	ldr	r3, [pc, #44]	; 420 <bw_i2c_lcd_set_startup_message_line_1+0x98>
 3f0:	e5933004 	ldr	r3, [r3, #4]
 3f4:	e5843000 	str	r3, [r4]
 3f8:	e28dd008 	add	sp, sp, #8
 3fc:	e8bd8010 	pop	{r4, pc}
 400:	e2833025 	add	r3, r3, #37	; 0x25
 404:	e0430000 	sub	r0, r3, r0
 408:	ebfffffe 	bl	0 <udelay>
 40c:	eafffff3 	b	3e0 <bw_i2c_lcd_set_startup_message_line_1+0x58>
 410:	00000000 	andeq	r0, r0, r0
 414:	20804000 	addcs	r4, r0, r0
 418:	000186a0 	andeq	r8, r1, r0, lsr #13
 41c:	00000000 	andeq	r0, r0, r0
 420:	20003000 	andcs	r3, r0, r0

00000424 <bw_i2c_lcd_set_startup_message_line_2>:
 424:	e92d4010 	push	{r4, lr}
 428:	e59f307c 	ldr	r3, [pc, #124]	; 4ac <bw_i2c_lcd_set_startup_message_line_2+0x88>
 42c:	e24dd008 	sub	sp, sp, #8
 430:	e1d330b8 	ldrh	r3, [r3, #8]
 434:	e3520000 	cmp	r2, #0
 438:	e1cd30b4 	strh	r3, [sp, #4]
 43c:	0a000001 	beq	448 <bw_i2c_lcd_set_startup_message_line_2+0x24>
 440:	e28dd008 	add	sp, sp, #8
 444:	e8bd8010 	pop	{r4, pc}
 448:	e5d03001 	ldrb	r3, [r0, #1]
 44c:	e59f205c 	ldr	r2, [pc, #92]	; 4b0 <bw_i2c_lcd_set_startup_message_line_2+0x8c>
 450:	e1a030a3 	lsr	r3, r3, #1
 454:	e582300c 	str	r3, [r2, #12]
 458:	e59f0054 	ldr	r0, [pc, #84]	; 4b4 <bw_i2c_lcd_set_startup_message_line_2+0x90>
 45c:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 460:	e59f4050 	ldr	r4, [pc, #80]	; 4b8 <bw_i2c_lcd_set_startup_message_line_2+0x94>
 464:	e59f2050 	ldr	r2, [pc, #80]	; 4bc <bw_i2c_lcd_set_startup_message_line_2+0x98>
 468:	e5943000 	ldr	r3, [r4]
 46c:	e5920004 	ldr	r0, [r2, #4]
 470:	e0402003 	sub	r2, r0, r3
 474:	e3520024 	cmp	r2, #36	; 0x24
 478:	9a000007 	bls	49c <bw_i2c_lcd_set_startup_message_line_2+0x78>
 47c:	e3a01002 	mov	r1, #2
 480:	e28d0004 	add	r0, sp, #4
 484:	ebfffffe 	bl	0 <lib_bcm2835_i2c_write>
 488:	e59f302c 	ldr	r3, [pc, #44]	; 4bc <bw_i2c_lcd_set_startup_message_line_2+0x98>
 48c:	e5933004 	ldr	r3, [r3, #4]
 490:	e5843000 	str	r3, [r4]
 494:	e28dd008 	add	sp, sp, #8
 498:	e8bd8010 	pop	{r4, pc}
 49c:	e2833025 	add	r3, r3, #37	; 0x25
 4a0:	e0430000 	sub	r0, r3, r0
 4a4:	ebfffffe 	bl	0 <udelay>
 4a8:	eafffff3 	b	47c <bw_i2c_lcd_set_startup_message_line_2+0x58>
 4ac:	00000000 	andeq	r0, r0, r0
 4b0:	20804000 	addcs	r4, r0, r0
 4b4:	000186a0 	andeq	r8, r1, r0, lsr #13
 4b8:	00000000 	andeq	r0, r0, r0
 4bc:	20003000 	andcs	r3, r0, r0

000004c0 <bw_i2c_lcd_set_backlight_temp>:
 4c0:	e3a0c013 	mov	ip, #19
 4c4:	e92d4010 	push	{r4, lr}
 4c8:	e5d03001 	ldrb	r3, [r0, #1]
 4cc:	e59f2064 	ldr	r2, [pc, #100]	; 538 <bw_i2c_lcd_set_backlight_temp+0x78>
 4d0:	e24dd008 	sub	sp, sp, #8
 4d4:	e1a030a3 	lsr	r3, r3, #1
 4d8:	e5cd1005 	strb	r1, [sp, #5]
 4dc:	e5cdc004 	strb	ip, [sp, #4]
 4e0:	e59f0054 	ldr	r0, [pc, #84]	; 53c <bw_i2c_lcd_set_backlight_temp+0x7c>
 4e4:	e582300c 	str	r3, [r2, #12]
 4e8:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 4ec:	e59f404c 	ldr	r4, [pc, #76]	; 540 <bw_i2c_lcd_set_backlight_temp+0x80>
 4f0:	e59f204c 	ldr	r2, [pc, #76]	; 544 <bw_i2c_lcd_set_backlight_temp+0x84>
 4f4:	e5943000 	ldr	r3, [r4]
 4f8:	e5920004 	ldr	r0, [r2, #4]
 4fc:	e0402003 	sub	r2, r0, r3
 500:	e3520024 	cmp	r2, #36	; 0x24
 504:	9a000007 	bls	528 <bw_i2c_lcd_set_backlight_temp+0x68>
 508:	e3a01002 	mov	r1, #2
 50c:	e28d0004 	add	r0, sp, #4
 510:	ebfffffe 	bl	0 <lib_bcm2835_i2c_write>
 514:	e59f3028 	ldr	r3, [pc, #40]	; 544 <bw_i2c_lcd_set_backlight_temp+0x84>
 518:	e5933004 	ldr	r3, [r3, #4]
 51c:	e5843000 	str	r3, [r4]
 520:	e28dd008 	add	sp, sp, #8
 524:	e8bd8010 	pop	{r4, pc}
 528:	e2833025 	add	r3, r3, #37	; 0x25
 52c:	e0430000 	sub	r0, r3, r0
 530:	ebfffffe 	bl	0 <udelay>
 534:	eafffff3 	b	508 <bw_i2c_lcd_set_backlight_temp+0x48>
 538:	20804000 	addcs	r4, r0, r0
 53c:	000186a0 	andeq	r8, r1, r0, lsr #13
 540:	00000000 	andeq	r0, r0, r0
 544:	20003000 	andcs	r3, r0, r0

00000548 <bw_i2c_lcd_get_backlight>:
 548:	e3a0c013 	mov	ip, #19
 54c:	e92d4030 	push	{r4, r5, lr}
 550:	e5d03001 	ldrb	r3, [r0, #1]
 554:	e59f206c 	ldr	r2, [pc, #108]	; 5c8 <bw_i2c_lcd_get_backlight+0x80>
 558:	e1a030a3 	lsr	r3, r3, #1
 55c:	e24dd00c 	sub	sp, sp, #12
 560:	e5cdc004 	strb	ip, [sp, #4]
 564:	e59f0060 	ldr	r0, [pc, #96]	; 5cc <bw_i2c_lcd_get_backlight+0x84>
 568:	e582300c 	str	r3, [r2, #12]
 56c:	e1a05001 	mov	r5, r1
 570:	e59f4058 	ldr	r4, [pc, #88]	; 5d0 <bw_i2c_lcd_get_backlight+0x88>
 574:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 578:	e59f2054 	ldr	r2, [pc, #84]	; 5d4 <bw_i2c_lcd_get_backlight+0x8c>
 57c:	e5943000 	ldr	r3, [r4]
 580:	e5920004 	ldr	r0, [r2, #4]
 584:	e0402003 	sub	r2, r0, r3
 588:	e3520024 	cmp	r2, #36	; 0x24
 58c:	9a000009 	bls	5b8 <bw_i2c_lcd_get_backlight+0x70>
 590:	e3a01001 	mov	r1, #1
 594:	e28d0004 	add	r0, sp, #4
 598:	ebfffffe 	bl	0 <lib_bcm2835_i2c_write>
 59c:	e59f3030 	ldr	r3, [pc, #48]	; 5d4 <bw_i2c_lcd_get_backlight+0x8c>
 5a0:	e5933004 	ldr	r3, [r3, #4]
 5a4:	e5843000 	str	r3, [r4]
 5a8:	ebfffffe 	bl	0 <i2c_read_uint8>
 5ac:	e5c50000 	strb	r0, [r5]
 5b0:	e28dd00c 	add	sp, sp, #12
 5b4:	e8bd8030 	pop	{r4, r5, pc}
 5b8:	e2833025 	add	r3, r3, #37	; 0x25
 5bc:	e0430000 	sub	r0, r3, r0
 5c0:	ebfffffe 	bl	0 <udelay>
 5c4:	eafffff1 	b	590 <bw_i2c_lcd_get_backlight+0x48>
 5c8:	20804000 	addcs	r4, r0, r0
 5cc:	000186a0 	andeq	r8, r1, r0, lsr #13
 5d0:	00000000 	andeq	r0, r0, r0
 5d4:	20003000 	andcs	r3, r0, r0

000005d8 <bw_i2c_lcd_get_contrast>:
 5d8:	e3a0c012 	mov	ip, #18
 5dc:	e92d4030 	push	{r4, r5, lr}
 5e0:	e5d03001 	ldrb	r3, [r0, #1]
 5e4:	e59f206c 	ldr	r2, [pc, #108]	; 658 <bw_i2c_lcd_get_contrast+0x80>
 5e8:	e1a030a3 	lsr	r3, r3, #1
 5ec:	e24dd00c 	sub	sp, sp, #12
 5f0:	e5cdc004 	strb	ip, [sp, #4]
 5f4:	e59f0060 	ldr	r0, [pc, #96]	; 65c <bw_i2c_lcd_get_contrast+0x84>
 5f8:	e582300c 	str	r3, [r2, #12]
 5fc:	e1a05001 	mov	r5, r1
 600:	e59f4058 	ldr	r4, [pc, #88]	; 660 <bw_i2c_lcd_get_contrast+0x88>
 604:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 608:	e59f2054 	ldr	r2, [pc, #84]	; 664 <bw_i2c_lcd_get_contrast+0x8c>
 60c:	e5943000 	ldr	r3, [r4]
 610:	e5920004 	ldr	r0, [r2, #4]
 614:	e0402003 	sub	r2, r0, r3
 618:	e3520024 	cmp	r2, #36	; 0x24
 61c:	9a000009 	bls	648 <bw_i2c_lcd_get_contrast+0x70>
 620:	e3a01001 	mov	r1, #1
 624:	e28d0004 	add	r0, sp, #4
 628:	ebfffffe 	bl	0 <lib_bcm2835_i2c_write>
 62c:	e59f3030 	ldr	r3, [pc, #48]	; 664 <bw_i2c_lcd_get_contrast+0x8c>
 630:	e5933004 	ldr	r3, [r3, #4]
 634:	e5843000 	str	r3, [r4]
 638:	ebfffffe 	bl	0 <i2c_read_uint8>
 63c:	e5c50000 	strb	r0, [r5]
 640:	e28dd00c 	add	sp, sp, #12
 644:	e8bd8030 	pop	{r4, r5, pc}
 648:	e2833025 	add	r3, r3, #37	; 0x25
 64c:	e0430000 	sub	r0, r3, r0
 650:	ebfffffe 	bl	0 <udelay>
 654:	eafffff1 	b	620 <bw_i2c_lcd_get_contrast+0x48>
 658:	20804000 	addcs	r4, r0, r0
 65c:	000186a0 	andeq	r8, r1, r0, lsr #13
 660:	00000000 	andeq	r0, r0, r0
 664:	20003000 	andcs	r3, r0, r0

00000668 <bw_i2c_lcd_reinit>:
 668:	e92d4010 	push	{r4, lr}
 66c:	e59f206c 	ldr	r2, [pc, #108]	; 6e0 <bw_i2c_lcd_reinit+0x78>
 670:	e5d03001 	ldrb	r3, [r0, #1]
 674:	e1d210bc 	ldrh	r1, [r2, #12]
 678:	e59f2064 	ldr	r2, [pc, #100]	; 6e4 <bw_i2c_lcd_reinit+0x7c>
 67c:	e1a030a3 	lsr	r3, r3, #1
 680:	e24dd008 	sub	sp, sp, #8
 684:	e1cd10b4 	strh	r1, [sp, #4]
 688:	e59f0058 	ldr	r0, [pc, #88]	; 6e8 <bw_i2c_lcd_reinit+0x80>
 68c:	e582300c 	str	r3, [r2, #12]
 690:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 694:	e59f4050 	ldr	r4, [pc, #80]	; 6ec <bw_i2c_lcd_reinit+0x84>
 698:	e59f2050 	ldr	r2, [pc, #80]	; 6f0 <bw_i2c_lcd_reinit+0x88>
 69c:	e5943000 	ldr	r3, [r4]
 6a0:	e5920004 	ldr	r0, [r2, #4]
 6a4:	e0402003 	sub	r2, r0, r3
 6a8:	e3520024 	cmp	r2, #36	; 0x24
 6ac:	9a000007 	bls	6d0 <bw_i2c_lcd_reinit+0x68>
 6b0:	e3a01002 	mov	r1, #2
 6b4:	e28d0004 	add	r0, sp, #4
 6b8:	ebfffffe 	bl	0 <lib_bcm2835_i2c_write>
 6bc:	e59f302c 	ldr	r3, [pc, #44]	; 6f0 <bw_i2c_lcd_reinit+0x88>
 6c0:	e5933004 	ldr	r3, [r3, #4]
 6c4:	e5843000 	str	r3, [r4]
 6c8:	e28dd008 	add	sp, sp, #8
 6cc:	e8bd8010 	pop	{r4, pc}
 6d0:	e2833025 	add	r3, r3, #37	; 0x25
 6d4:	e0430000 	sub	r0, r3, r0
 6d8:	ebfffffe 	bl	0 <udelay>
 6dc:	eafffff3 	b	6b0 <bw_i2c_lcd_reinit+0x48>
 6e0:	00000000 	andeq	r0, r0, r0
 6e4:	20804000 	addcs	r4, r0, r0
 6e8:	000186a0 	andeq	r8, r1, r0, lsr #13
 6ec:	00000000 	andeq	r0, r0, r0
 6f0:	20003000 	andcs	r3, r0, r0

Disassembly of section .bss:

00000000 <i2c_write_us>:
   0:	00000000 	andeq	r0, r0, r0

Disassembly of section .rodata:

00000000 <.rodata>:
   0:	00002010 	andeq	r2, r0, r0, lsl r0
   4:	0000ff08 	andeq	pc, r0, r8, lsl #30
   8:	0000ff09 	andeq	pc, r0, r9, lsl #30
   c:	Address 0x000000000000000c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3820 	eorcc	r3, sp, #32, 16	; 0x200000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	752d3371 	strvc	r3, [sp, #-881]!	; 0xfffffc8f
  38:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
  3c:	38202965 	stmdacc	r0!, {r0, r2, r5, r6, r8, fp, sp}
  40:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  44:	31303220 	teqcc	r0, r0, lsr #4
  48:	30373039 	eorscc	r3, r7, r9, lsr r0
  4c:	72282033 	eorvc	r2, r8, #51	; 0x33
  50:	61656c65 	cmnvs	r5, r5, ror #24
  54:	20296573 	eorcs	r6, r9, r3, ror r5
  58:	6363675b 	cmnvs	r3, #23855104	; 0x16c0000
  5c:	622d382d 	eorvs	r3, sp, #2949120	; 0x2d0000
  60:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  64:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  68:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  6c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  70:	32303337 	eorscc	r3, r0, #-603979776	; 0xdc000000
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	4b5a3605 	blmi	168d82c <bw_i2c_lcd_reinit+0x168d1c4>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <bw_i2c_lcd_reinit+0x41dbc>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22021e01 	andcs	r1, r2, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


max7219_spi.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <max7219_spi_start>:
   0:	e5903004 	ldr	r3, [r0, #4]
   4:	e3530000 	cmp	r3, #0
   8:	1a00000d 	bne	44 <max7219_spi_start+0x44>
   c:	e59f304c 	ldr	r3, [pc, #76]	; 60 <max7219_spi_start+0x60>
  10:	e5803004 	str	r3, [r0, #4]
  14:	e5d03000 	ldrb	r3, [r0]
  18:	e3530001 	cmp	r3, #1
  1c:	9a00000e 	bls	5c <max7219_spi_start+0x5c>
  20:	e3a03002 	mov	r3, #2
  24:	e92d4010 	push	{r4, lr}
  28:	e1a04000 	mov	r4, r0
  2c:	e5c03000 	strb	r3, [r0]
  30:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_begin>
  34:	e5940004 	ldr	r0, [r4, #4]
  38:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_CalcClockDivider>
  3c:	e1c400bc 	strh	r0, [r4, #12]
  40:	e8bd8010 	pop	{r4, pc}
  44:	e59f2018 	ldr	r2, [pc, #24]	; 64 <max7219_spi_start+0x64>
  48:	e1530002 	cmp	r3, r2
  4c:	e5d03000 	ldrb	r3, [r0]
  50:	85802004 	strhi	r2, [r0, #4]
  54:	e3530001 	cmp	r3, #1
  58:	8afffff0 	bhi	20 <max7219_spi_start+0x20>
  5c:	eafffffe 	b	0 <lib_bcm2835_spi_begin>
  60:	001e8480 	andseq	r8, lr, r0, lsl #9
  64:	00989680 	addseq	r9, r8, r0, lsl #13

00000068 <max7219_spi_write_reg>:
  68:	e5d03000 	ldrb	r3, [r0]
  6c:	e92d4010 	push	{r4, lr}
  70:	e3530002 	cmp	r3, #2
  74:	e1824401 	orr	r4, r2, r1, lsl #8
  78:	0a000009 	beq	a4 <max7219_spi_write_reg+0x3c>
  7c:	e5901004 	ldr	r1, [r0, #4]
  80:	e59f0030 	ldr	r0, [pc, #48]	; b8 <max7219_spi_write_reg+0x50>
  84:	ebfffffe 	bl	0 <__aeabi_uidiv>
  88:	e59f302c 	ldr	r3, [pc, #44]	; bc <max7219_spi_write_reg+0x54>
  8c:	e59f202c 	ldr	r2, [pc, #44]	; c0 <max7219_spi_write_reg+0x58>
  90:	e0033000 	and	r3, r3, r0
  94:	e5823008 	str	r3, [r2, #8]
  98:	e1a00004 	mov	r0, r4
  9c:	e8bd4010 	pop	{r4, lr}
  a0:	eafffffe 	b	0 <lib_bcm2835_spi_write>
  a4:	e1d000bc 	ldrh	r0, [r0, #12]
  a8:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_setClockDivider>
  ac:	e1a00004 	mov	r0, r4
  b0:	e8bd4010 	pop	{r4, lr}
  b4:	eafffffe 	b	0 <lib_bcm2835_aux_spi_write>
  b8:	0ee6b280 	cdpeq	2, 14, cr11, cr6, cr0, {4}
  bc:	0000fffe 	strdeq	pc, [r0], -lr
  c0:	20204000 	eorcs	r4, r0, r0

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3820 	eorcc	r3, sp, #32, 16	; 0x200000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	752d3371 	strvc	r3, [sp, #-881]!	; 0xfffffc8f
  38:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
  3c:	38202965 	stmdacc	r0!, {r0, r2, r5, r6, r8, fp, sp}
  40:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  44:	31303220 	teqcc	r0, r0, lsr #4
  48:	30373039 	eorscc	r3, r7, r9, lsr r0
  4c:	72282033 	eorvc	r2, r8, #51	; 0x33
  50:	61656c65 	cmnvs	r5, r5, ror #24
  54:	20296573 	eorcs	r6, r9, r3, ror r5
  58:	6363675b 	cmnvs	r3, #23855104	; 0x16c0000
  5c:	622d382d 	eorvs	r3, sp, #2949120	; 0x2d0000
  60:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  64:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  68:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  6c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  70:	32303337 	eorscc	r3, r0, #-603979776	; 0xdc000000
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	4b5a3605 	blmi	168d82c <max7219_spi_write_reg+0x168d7c4>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <max7219_spi_write_reg+0x423bc>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22021e01 	andcs	r1, r2, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


mcp9808.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <mcp9808_start>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a04000 	mov	r4, r0
   8:	ebfffffe 	bl	0 <lib_bcm2835_i2c_begin>
   c:	e5d43001 	ldrb	r3, [r4, #1]
  10:	e3530000 	cmp	r3, #0
  14:	03a02018 	moveq	r2, #24
  18:	01a03002 	moveq	r3, r2
  1c:	05c42001 	strbeq	r2, [r4, #1]
  20:	e5942004 	ldr	r2, [r4, #4]
  24:	e3520000 	cmp	r2, #0
  28:	0a000010 	beq	70 <mcp9808_start+0x70>
  2c:	e5d41008 	ldrb	r1, [r4, #8]
  30:	e59f206c 	ldr	r2, [pc, #108]	; a4 <mcp9808_start+0xa4>
  34:	e3510000 	cmp	r1, #0
  38:	e582300c 	str	r3, [r2, #12]
  3c:	1a00000f 	bne	80 <mcp9808_start+0x80>
  40:	e59f0060 	ldr	r0, [pc, #96]	; a8 <mcp9808_start+0xa8>
  44:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
  48:	e5d40001 	ldrb	r0, [r4, #1]
  4c:	ebfffffe 	bl	0 <i2c_is_connected>
  50:	e3500000 	cmp	r0, #0
  54:	0a000003 	beq	68 <mcp9808_start+0x68>
  58:	e3a00006 	mov	r0, #6
  5c:	ebfffffe 	bl	0 <i2c_read_reg_uint16>
  60:	e3500054 	cmp	r0, #84	; 0x54
  64:	0a000008 	beq	8c <mcp9808_start+0x8c>
  68:	e3a00000 	mov	r0, #0
  6c:	e8bd8010 	pop	{r4, pc}
  70:	e3a01001 	mov	r1, #1
  74:	e59f2028 	ldr	r2, [pc, #40]	; a4 <mcp9808_start+0xa4>
  78:	e5c41008 	strb	r1, [r4, #8]
  7c:	e582300c 	str	r3, [r2, #12]
  80:	e59f0024 	ldr	r0, [pc, #36]	; ac <mcp9808_start+0xac>
  84:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
  88:	eaffffee 	b	48 <mcp9808_start+0x48>
  8c:	e3a00007 	mov	r0, #7
  90:	ebfffffe 	bl	0 <i2c_read_reg_uint16>
  94:	e2400b01 	sub	r0, r0, #1024	; 0x400
  98:	e16f0f10 	clz	r0, r0
  9c:	e1a002a0 	lsr	r0, r0, #5
  a0:	e8bd8010 	pop	{r4, pc}
  a4:	20804000 	addcs	r4, r0, r0
  a8:	000186a0 	andeq	r8, r1, r0, lsr #13
  ac:	00061a80 	andeq	r1, r6, r0, lsl #21

000000b0 <mcp9808_get_temperature>:
  b0:	e92d4010 	push	{r4, lr}
  b4:	e5d01008 	ldrb	r1, [r0, #8]
  b8:	e5d02001 	ldrb	r2, [r0, #1]
  bc:	e59f3048 	ldr	r3, [pc, #72]	; 10c <mcp9808_get_temperature+0x5c>
  c0:	e3510000 	cmp	r1, #0
  c4:	159f0044 	ldrne	r0, [pc, #68]	; 110 <mcp9808_get_temperature+0x60>
  c8:	059f0044 	ldreq	r0, [pc, #68]	; 114 <mcp9808_get_temperature+0x64>
  cc:	e583200c 	str	r2, [r3, #12]
  d0:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
  d4:	e3a00005 	mov	r0, #5
  d8:	ebfffffe 	bl	0 <i2c_read_reg_uint16>
  dc:	e1a03a00 	lsl	r3, r0, #20
  e0:	e1a03a23 	lsr	r3, r3, #20
  e4:	ee073a90 	vmov	s15, r3
  e8:	eeb80ae7 	vcvt.f32.s32	s0, s15
  ec:	eddf7a04 	vldr	s15, [pc, #16]	; 104 <mcp9808_get_temperature+0x54>
  f0:	e3100a01 	tst	r0, #4096	; 0x1000
  f4:	ee200a27 	vmul.f32	s0, s0, s15
  f8:	1ddf7a02 	vldrne	s15, [pc, #8]	; 108 <mcp9808_get_temperature+0x58>
  fc:	1e300a67 	vsubne.f32	s0, s0, s15
 100:	e8bd8010 	pop	{r4, pc}
 104:	3d800000 	stccc	0, cr0, [r0]
 108:	43800000 	orrmi	r0, r0, #0
 10c:	20804000 	addcs	r4, r0, r0
 110:	00061a80 	andeq	r1, r6, r0, lsl #21
 114:	000186a0 	andeq	r8, r1, r0, lsr #13

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3820 	eorcc	r3, sp, #32, 16	; 0x200000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	752d3371 	strvc	r3, [sp, #-881]!	; 0xfffffc8f
  38:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
  3c:	38202965 	stmdacc	r0!, {r0, r2, r5, r6, r8, fp, sp}
  40:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  44:	31303220 	teqcc	r0, r0, lsr #4
  48:	30373039 	eorscc	r3, r7, r9, lsr r0
  4c:	72282033 	eorvc	r2, r8, #51	; 0x33
  50:	61656c65 	cmnvs	r5, r5, ror #24
  54:	20296573 	eorcs	r6, r9, r3, ror r5
  58:	6363675b 	cmnvs	r3, #23855104	; 0x16c0000
  5c:	622d382d 	eorvs	r3, sp, #2949120	; 0x2d0000
  60:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  64:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  68:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  6c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  70:	32303337 	eorscc	r3, r0, #-603979776	; 0xdc000000
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	4b5a3605 	blmi	168d82c <mcp9808_get_temperature+0x168d77c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <mcp9808_get_temperature+0x42374>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22021e01 	andcs	r1, r2, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


bw_spi_relay.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <bw_spi_relay_start>:
   0:	e92d4030 	push	{r4, r5, lr}
   4:	e5d03001 	ldrb	r3, [r0, #1]
   8:	e59f2130 	ldr	r2, [pc, #304]	; 140 <bw_spi_relay_start+0x140>
   c:	e3530000 	cmp	r3, #0
  10:	03e03071 	mvneq	r3, #113	; 0x71
  14:	05c03001 	strbeq	r3, [r0, #1]
  18:	e5903004 	ldr	r3, [r0, #4]
  1c:	e24dd024 	sub	sp, sp, #36	; 0x24
  20:	e2433001 	sub	r3, r3, #1
  24:	e1530002 	cmp	r3, r2
  28:	859f3114 	ldrhi	r3, [pc, #276]	; 144 <bw_spi_relay_start+0x144>
  2c:	e1a04000 	mov	r4, r0
  30:	85803004 	strhi	r3, [r0, #4]
  34:	e5d03000 	ldrb	r3, [r0]
  38:	e3530001 	cmp	r3, #1
  3c:	9a000037 	bls	120 <bw_spi_relay_start+0x120>
  40:	e3a03002 	mov	r3, #2
  44:	e5c03000 	strb	r3, [r0]
  48:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_begin>
  4c:	e5940004 	ldr	r0, [r4, #4]
  50:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_CalcClockDivider>
  54:	e1c400bc 	strh	r0, [r4, #12]
  58:	e28d1008 	add	r1, sp, #8
  5c:	e1a00004 	mov	r0, r4
  60:	ebfffffe 	bl	0 <bw_spi_read_id>
  64:	e5dd3008 	ldrb	r3, [sp, #8]
  68:	e3530073 	cmp	r3, #115	; 0x73
  6c:	1a000028 	bne	114 <bw_spi_relay_start+0x114>
  70:	e28d3008 	add	r3, sp, #8
  74:	e3a02070 	mov	r2, #112	; 0x70
  78:	e59f00c8 	ldr	r0, [pc, #200]	; 148 <bw_spi_relay_start+0x148>
  7c:	e28dc010 	add	ip, sp, #16
  80:	ea000000 	b	88 <bw_spi_relay_start+0x88>
  84:	e5f02001 	ldrb	r2, [r0, #1]!
  88:	e5f31001 	ldrb	r1, [r3, #1]!
  8c:	e1510002 	cmp	r1, r2
  90:	1a00001f 	bne	114 <bw_spi_relay_start+0x114>
  94:	e15c0003 	cmp	ip, r3
  98:	1afffff9 	bne	84 <bw_spi_relay_start+0x84>
  9c:	e3a01030 	mov	r1, #48	; 0x30
  a0:	e3a0207f 	mov	r2, #127	; 0x7f
  a4:	e5d45000 	ldrb	r5, [r4]
  a8:	e5d43001 	ldrb	r3, [r4, #1]
  ac:	e3550002 	cmp	r5, #2
  b0:	e5cd1005 	strb	r1, [sp, #5]
  b4:	e5cd2006 	strb	r2, [sp, #6]
  b8:	e5cd3004 	strb	r3, [sp, #4]
  bc:	0a000019 	beq	128 <bw_spi_relay_start+0x128>
  c0:	e5941004 	ldr	r1, [r4, #4]
  c4:	e59f0080 	ldr	r0, [pc, #128]	; 14c <bw_spi_relay_start+0x14c>
  c8:	ebfffffe 	bl	0 <__aeabi_uidiv>
  cc:	e59f207c 	ldr	r2, [pc, #124]	; 150 <bw_spi_relay_start+0x150>
  d0:	e59f307c 	ldr	r3, [pc, #124]	; 154 <bw_spi_relay_start+0x154>
  d4:	e0022000 	and	r2, r2, r0
  d8:	e5832008 	str	r2, [r3, #8]
  dc:	e5932000 	ldr	r2, [r3]
  e0:	e2055003 	and	r5, r5, #3
  e4:	e3c22003 	bic	r2, r2, #3
  e8:	e1822005 	orr	r2, r2, r5
  ec:	e5832000 	str	r2, [r3]
  f0:	e5932000 	ldr	r2, [r3]
  f4:	e3a01003 	mov	r1, #3
  f8:	e3c2200c 	bic	r2, r2, #12
  fc:	e5832000 	str	r2, [r3]
 100:	e28d0004 	add	r0, sp, #4
 104:	ebfffffe 	bl	0 <lib_bcm2835_spi_writenb>
 108:	e3a00001 	mov	r0, #1
 10c:	e28dd024 	add	sp, sp, #36	; 0x24
 110:	e8bd8030 	pop	{r4, r5, pc}
 114:	e3a00000 	mov	r0, #0
 118:	e28dd024 	add	sp, sp, #36	; 0x24
 11c:	e8bd8030 	pop	{r4, r5, pc}
 120:	ebfffffe 	bl	0 <lib_bcm2835_spi_begin>
 124:	eaffffcb 	b	58 <bw_spi_relay_start+0x58>
 128:	e1d400bc 	ldrh	r0, [r4, #12]
 12c:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_setClockDivider>
 130:	e3a01003 	mov	r1, #3
 134:	e28d0004 	add	r0, sp, #4
 138:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_writenb>
 13c:	eafffff1 	b	108 <bw_spi_relay_start+0x108>
 140:	00015f8f 	andeq	r5, r1, pc, lsl #31
 144:	00015f90 	muleq	r1, r0, pc	; <UNPREDICTABLE>
 148:	00000001 	andeq	r0, r0, r1
 14c:	0ee6b280 	cdpeq	2, 14, cr11, cr6, cr0, {4}
 150:	0000fffe 	strdeq	pc, [r0], -lr
 154:	20204000 	eorcs	r4, r0, r0

00000158 <bw_spi_relay_output>:
 158:	e3a03010 	mov	r3, #16
 15c:	e92d4010 	push	{r4, lr}
 160:	e5d04000 	ldrb	r4, [r0]
 164:	e5d02001 	ldrb	r2, [r0, #1]
 168:	e24dd008 	sub	sp, sp, #8
 16c:	e3540002 	cmp	r4, #2
 170:	e5cd1006 	strb	r1, [sp, #6]
 174:	e5cd2004 	strb	r2, [sp, #4]
 178:	e5cd3005 	strb	r3, [sp, #5]
 17c:	0a000013 	beq	1d0 <bw_spi_relay_output+0x78>
 180:	e5901004 	ldr	r1, [r0, #4]
 184:	e59f0060 	ldr	r0, [pc, #96]	; 1ec <bw_spi_relay_output+0x94>
 188:	ebfffffe 	bl	0 <__aeabi_uidiv>
 18c:	e59f205c 	ldr	r2, [pc, #92]	; 1f0 <bw_spi_relay_output+0x98>
 190:	e59f305c 	ldr	r3, [pc, #92]	; 1f4 <bw_spi_relay_output+0x9c>
 194:	e0022000 	and	r2, r2, r0
 198:	e5832008 	str	r2, [r3, #8]
 19c:	e5932000 	ldr	r2, [r3]
 1a0:	e2044003 	and	r4, r4, #3
 1a4:	e3c22003 	bic	r2, r2, #3
 1a8:	e1824004 	orr	r4, r2, r4
 1ac:	e5834000 	str	r4, [r3]
 1b0:	e5932000 	ldr	r2, [r3]
 1b4:	e3a01003 	mov	r1, #3
 1b8:	e3c2200c 	bic	r2, r2, #12
 1bc:	e5832000 	str	r2, [r3]
 1c0:	e28d0004 	add	r0, sp, #4
 1c4:	ebfffffe 	bl	0 <lib_bcm2835_spi_writenb>
 1c8:	e28dd008 	add	sp, sp, #8
 1cc:	e8bd8010 	pop	{r4, pc}
 1d0:	e1d000bc 	ldrh	r0, [r0, #12]
 1d4:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_setClockDivider>
 1d8:	e3a01003 	mov	r1, #3
 1dc:	e28d0004 	add	r0, sp, #4
 1e0:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_writenb>
 1e4:	e28dd008 	add	sp, sp, #8
 1e8:	e8bd8010 	pop	{r4, pc}
 1ec:	0ee6b280 	cdpeq	2, 14, cr11, cr6, cr0, {4}
 1f0:	0000fffe 	strdeq	pc, [r0], -lr
 1f4:	20204000 	eorcs	r4, r0, r0

Disassembly of section .rodata.str1.4:

00000000 <.LC0>:
   0:	5f697073 	svcpl	0x00697073
   4:	616c6572 	smcvs	50770	; 0xc652
   8:	Address 0x0000000000000008 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3820 	eorcc	r3, sp, #32, 16	; 0x200000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	752d3371 	strvc	r3, [sp, #-881]!	; 0xfffffc8f
  38:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
  3c:	38202965 	stmdacc	r0!, {r0, r2, r5, r6, r8, fp, sp}
  40:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  44:	31303220 	teqcc	r0, r0, lsr #4
  48:	30373039 	eorscc	r3, r7, r9, lsr r0
  4c:	72282033 	eorvc	r2, r8, #51	; 0x33
  50:	61656c65 	cmnvs	r5, r5, ror #24
  54:	20296573 	eorcs	r6, r9, r3, ror r5
  58:	6363675b 	cmnvs	r3, #23855104	; 0x16c0000
  5c:	622d382d 	eorvs	r3, sp, #2949120	; 0x2d0000
  60:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  64:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  68:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  6c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  70:	32303337 	eorscc	r3, r0, #-603979776	; 0xdc000000
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	4b5a3605 	blmi	168d82c <bw_spi_relay_output+0x168d6d4>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <bw_spi_relay_output+0x422cc>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22021e01 	andcs	r1, r2, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


bw_spi_lcd.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <bw_spi_lcd_start>:
   0:	e92d4010 	push	{r4, lr}
   4:	e5d03001 	ldrb	r3, [r0, #1]
   8:	e59f20bc 	ldr	r2, [pc, #188]	; cc <bw_spi_lcd_start+0xcc>
   c:	e3530000 	cmp	r3, #0
  10:	03e0307d 	mvneq	r3, #125	; 0x7d
  14:	05c03001 	strbeq	r3, [r0, #1]
  18:	e5903004 	ldr	r3, [r0, #4]
  1c:	e24dd018 	sub	sp, sp, #24
  20:	e2433001 	sub	r3, r3, #1
  24:	e1530002 	cmp	r3, r2
  28:	859f30a0 	ldrhi	r3, [pc, #160]	; d0 <bw_spi_lcd_start+0xd0>
  2c:	e1a04000 	mov	r4, r0
  30:	85803004 	strhi	r3, [r0, #4]
  34:	e5d03000 	ldrb	r3, [r0]
  38:	e3530001 	cmp	r3, #1
  3c:	9a000020 	bls	c4 <bw_spi_lcd_start+0xc4>
  40:	e3a03002 	mov	r3, #2
  44:	e5c03000 	strb	r3, [r0]
  48:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_begin>
  4c:	e5940004 	ldr	r0, [r4, #4]
  50:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_CalcClockDivider>
  54:	e1c400bc 	strh	r0, [r4, #12]
  58:	e1a00004 	mov	r0, r4
  5c:	e1a0100d 	mov	r1, sp
  60:	ebfffffe 	bl	0 <bw_spi_read_id>
  64:	e5dd3000 	ldrb	r3, [sp]
  68:	e3530073 	cmp	r3, #115	; 0x73
  6c:	1a000011 	bne	b8 <bw_spi_lcd_start+0xb8>
  70:	e3a02070 	mov	r2, #112	; 0x70
  74:	e59f0058 	ldr	r0, [pc, #88]	; d4 <bw_spi_lcd_start+0xd4>
  78:	e28d3001 	add	r3, sp, #1
  7c:	e28dc007 	add	ip, sp, #7
  80:	ea000000 	b	88 <bw_spi_lcd_start+0x88>
  84:	e5f02001 	ldrb	r2, [r0, #1]!
  88:	e4d31001 	ldrb	r1, [r3], #1
  8c:	e1510002 	cmp	r1, r2
  90:	1a000008 	bne	b8 <bw_spi_lcd_start+0xb8>
  94:	e15c0003 	cmp	ip, r3
  98:	1afffff9 	bne	84 <bw_spi_lcd_start+0x84>
  9c:	e3a00001 	mov	r0, #1
  a0:	e59f2030 	ldr	r2, [pc, #48]	; d8 <bw_spi_lcd_start+0xd8>
  a4:	e59f3030 	ldr	r3, [pc, #48]	; dc <bw_spi_lcd_start+0xdc>
  a8:	e5922004 	ldr	r2, [r2, #4]
  ac:	e5832000 	str	r2, [r3]
  b0:	e28dd018 	add	sp, sp, #24
  b4:	e8bd8010 	pop	{r4, pc}
  b8:	e3a00000 	mov	r0, #0
  bc:	e28dd018 	add	sp, sp, #24
  c0:	e8bd8010 	pop	{r4, pc}
  c4:	ebfffffe 	bl	0 <lib_bcm2835_spi_begin>
  c8:	eaffffe2 	b	58 <bw_spi_lcd_start+0x58>
  cc:	00015f8f 	andeq	r5, r1, pc, lsl #31
  d0:	00015f90 	muleq	r1, r0, pc	; <UNPREDICTABLE>
  d4:	00000001 	andeq	r0, r0, r1
  d8:	20003000 	andcs	r3, r0, r0
  dc:	00000000 	andeq	r0, r0, r0

000000e0 <bw_spi_lcd_set_cursor>:
  e0:	e3a03011 	mov	r3, #17
  e4:	e92d4010 	push	{r4, lr}
  e8:	e1a01281 	lsl	r1, r1, #5
  ec:	e5d04000 	ldrb	r4, [r0]
  f0:	e2011060 	and	r1, r1, #96	; 0x60
  f4:	e202201f 	and	r2, r2, #31
  f8:	e5d0c001 	ldrb	ip, [r0, #1]
  fc:	e24dd008 	sub	sp, sp, #8
 100:	e1811002 	orr	r1, r1, r2
 104:	e3540002 	cmp	r4, #2
 108:	e5cd1006 	strb	r1, [sp, #6]
 10c:	e5cdc004 	strb	ip, [sp, #4]
 110:	e5cd3005 	strb	r3, [sp, #5]
 114:	0a000021 	beq	1a0 <bw_spi_lcd_set_cursor+0xc0>
 118:	e5901004 	ldr	r1, [r0, #4]
 11c:	e59f0098 	ldr	r0, [pc, #152]	; 1bc <bw_spi_lcd_set_cursor+0xdc>
 120:	ebfffffe 	bl	0 <__aeabi_uidiv>
 124:	e59f2094 	ldr	r2, [pc, #148]	; 1c0 <bw_spi_lcd_set_cursor+0xe0>
 128:	e59f3094 	ldr	r3, [pc, #148]	; 1c4 <bw_spi_lcd_set_cursor+0xe4>
 12c:	e0022000 	and	r2, r2, r0
 130:	e5832008 	str	r2, [r3, #8]
 134:	e5932000 	ldr	r2, [r3]
 138:	e2044003 	and	r4, r4, #3
 13c:	e3c22003 	bic	r2, r2, #3
 140:	e1824004 	orr	r4, r2, r4
 144:	e5834000 	str	r4, [r3]
 148:	e5932000 	ldr	r2, [r3]
 14c:	e59f1074 	ldr	r1, [pc, #116]	; 1c8 <bw_spi_lcd_set_cursor+0xe8>
 150:	e3c2200c 	bic	r2, r2, #12
 154:	e59f4070 	ldr	r4, [pc, #112]	; 1cc <bw_spi_lcd_set_cursor+0xec>
 158:	e5832000 	str	r2, [r3]
 15c:	e5910004 	ldr	r0, [r1, #4]
 160:	e5943000 	ldr	r3, [r4]
 164:	e0402003 	sub	r2, r0, r3
 168:	e352000b 	cmp	r2, #11
 16c:	9a000007 	bls	190 <bw_spi_lcd_set_cursor+0xb0>
 170:	e3a01003 	mov	r1, #3
 174:	e28d0004 	add	r0, sp, #4
 178:	ebfffffe 	bl	0 <lib_bcm2835_spi_writenb>
 17c:	e59f3044 	ldr	r3, [pc, #68]	; 1c8 <bw_spi_lcd_set_cursor+0xe8>
 180:	e5933004 	ldr	r3, [r3, #4]
 184:	e5843000 	str	r3, [r4]
 188:	e28dd008 	add	sp, sp, #8
 18c:	e8bd8010 	pop	{r4, pc}
 190:	e283300c 	add	r3, r3, #12
 194:	e0430000 	sub	r0, r3, r0
 198:	ebfffffe 	bl	0 <udelay>
 19c:	eafffff3 	b	170 <bw_spi_lcd_set_cursor+0x90>
 1a0:	e1d000bc 	ldrh	r0, [r0, #12]
 1a4:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_setClockDivider>
 1a8:	e3a01003 	mov	r1, #3
 1ac:	e28d0004 	add	r0, sp, #4
 1b0:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_writenb>
 1b4:	e28dd008 	add	sp, sp, #8
 1b8:	e8bd8010 	pop	{r4, pc}
 1bc:	0ee6b280 	cdpeq	2, 14, cr11, cr6, cr0, {4}
 1c0:	0000fffe 	strdeq	pc, [r0], -lr
 1c4:	20204000 	eorcs	r4, r0, r0
 1c8:	20003000 	andcs	r3, r0, r0
 1cc:	00000000 	andeq	r0, r0, r0

000001d0 <bw_spi_lcd_text>:
 1d0:	e3a03000 	mov	r3, #0
 1d4:	e92d4030 	push	{r4, r5, lr}
 1d8:	e3520010 	cmp	r2, #16
 1dc:	e5d0c001 	ldrb	ip, [r0, #1]
 1e0:	e24dd01c 	sub	sp, sp, #28
 1e4:	31a0e002 	movcc	lr, r2
 1e8:	23a0e010 	movcs	lr, #16
 1ec:	e1520003 	cmp	r2, r3
 1f0:	e5cdc004 	strb	ip, [sp, #4]
 1f4:	e5cd3005 	strb	r3, [sp, #5]
 1f8:	12411001 	subne	r1, r1, #1
 1fc:	128d2006 	addne	r2, sp, #6
 200:	0a000005 	beq	21c <bw_spi_lcd_text+0x4c>
 204:	e2833001 	add	r3, r3, #1
 208:	e6ef3073 	uxtb	r3, r3
 20c:	e5f1c001 	ldrb	ip, [r1, #1]!
 210:	e153000e 	cmp	r3, lr
 214:	e4c2c001 	strb	ip, [r2], #1
 218:	3afffff9 	bcc	204 <bw_spi_lcd_text+0x34>
 21c:	e5d05000 	ldrb	r5, [r0]
 220:	e28e4002 	add	r4, lr, #2
 224:	e3550002 	cmp	r5, #2
 228:	0a000021 	beq	2b4 <bw_spi_lcd_text+0xe4>
 22c:	e5901004 	ldr	r1, [r0, #4]
 230:	e59f0098 	ldr	r0, [pc, #152]	; 2d0 <bw_spi_lcd_text+0x100>
 234:	ebfffffe 	bl	0 <__aeabi_uidiv>
 238:	e59f2094 	ldr	r2, [pc, #148]	; 2d4 <bw_spi_lcd_text+0x104>
 23c:	e59f3094 	ldr	r3, [pc, #148]	; 2d8 <bw_spi_lcd_text+0x108>
 240:	e0022000 	and	r2, r2, r0
 244:	e5832008 	str	r2, [r3, #8]
 248:	e5932000 	ldr	r2, [r3]
 24c:	e2055003 	and	r5, r5, #3
 250:	e3c22003 	bic	r2, r2, #3
 254:	e1825005 	orr	r5, r2, r5
 258:	e5835000 	str	r5, [r3]
 25c:	e5932000 	ldr	r2, [r3]
 260:	e59f1074 	ldr	r1, [pc, #116]	; 2dc <bw_spi_lcd_text+0x10c>
 264:	e3c2200c 	bic	r2, r2, #12
 268:	e59f5070 	ldr	r5, [pc, #112]	; 2e0 <bw_spi_lcd_text+0x110>
 26c:	e5832000 	str	r2, [r3]
 270:	e5910004 	ldr	r0, [r1, #4]
 274:	e5953000 	ldr	r3, [r5]
 278:	e0402003 	sub	r2, r0, r3
 27c:	e352000b 	cmp	r2, #11
 280:	9a000007 	bls	2a4 <bw_spi_lcd_text+0xd4>
 284:	e1a01004 	mov	r1, r4
 288:	e28d0004 	add	r0, sp, #4
 28c:	ebfffffe 	bl	0 <lib_bcm2835_spi_writenb>
 290:	e59f3044 	ldr	r3, [pc, #68]	; 2dc <bw_spi_lcd_text+0x10c>
 294:	e5933004 	ldr	r3, [r3, #4]
 298:	e5853000 	str	r3, [r5]
 29c:	e28dd01c 	add	sp, sp, #28
 2a0:	e8bd8030 	pop	{r4, r5, pc}
 2a4:	e283300c 	add	r3, r3, #12
 2a8:	e0430000 	sub	r0, r3, r0
 2ac:	ebfffffe 	bl	0 <udelay>
 2b0:	eafffff3 	b	284 <bw_spi_lcd_text+0xb4>
 2b4:	e1d000bc 	ldrh	r0, [r0, #12]
 2b8:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_setClockDivider>
 2bc:	e1a01004 	mov	r1, r4
 2c0:	e28d0004 	add	r0, sp, #4
 2c4:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_writenb>
 2c8:	e28dd01c 	add	sp, sp, #28
 2cc:	e8bd8030 	pop	{r4, r5, pc}
 2d0:	0ee6b280 	cdpeq	2, 14, cr11, cr6, cr0, {4}
 2d4:	0000fffe 	strdeq	pc, [r0], -lr
 2d8:	20204000 	eorcs	r4, r0, r0
 2dc:	20003000 	andcs	r3, r0, r0
 2e0:	00000000 	andeq	r0, r0, r0

000002e4 <bw_spi_lcd_text_line_1>:
 2e4:	e92d4070 	push	{r4, r5, r6, lr}
 2e8:	e1a06002 	mov	r6, r2
 2ec:	e3a02000 	mov	r2, #0
 2f0:	e1a05001 	mov	r5, r1
 2f4:	e1a04000 	mov	r4, r0
 2f8:	e1a01002 	mov	r1, r2
 2fc:	ebfffffe 	bl	e0 <bw_spi_lcd_set_cursor>
 300:	e1a02006 	mov	r2, r6
 304:	e1a01005 	mov	r1, r5
 308:	e1a00004 	mov	r0, r4
 30c:	e8bd4070 	pop	{r4, r5, r6, lr}
 310:	eafffffe 	b	1d0 <bw_spi_lcd_text>

00000314 <bw_spi_lcd_text_line_2>:
 314:	e92d4070 	push	{r4, r5, r6, lr}
 318:	e1a05001 	mov	r5, r1
 31c:	e1a06002 	mov	r6, r2
 320:	e1a04000 	mov	r4, r0
 324:	e3a02000 	mov	r2, #0
 328:	e3a01001 	mov	r1, #1
 32c:	ebfffffe 	bl	e0 <bw_spi_lcd_set_cursor>
 330:	e1a02006 	mov	r2, r6
 334:	e1a01005 	mov	r1, r5
 338:	e1a00004 	mov	r0, r4
 33c:	e8bd4070 	pop	{r4, r5, r6, lr}
 340:	eafffffe 	b	1d0 <bw_spi_lcd_text>

00000344 <bw_spi_lcd_text_line_3>:
 344:	e92d4070 	push	{r4, r5, r6, lr}
 348:	e1a05001 	mov	r5, r1
 34c:	e1a06002 	mov	r6, r2
 350:	e1a04000 	mov	r4, r0
 354:	e3a02000 	mov	r2, #0
 358:	e3a01002 	mov	r1, #2
 35c:	ebfffffe 	bl	e0 <bw_spi_lcd_set_cursor>
 360:	e1a02006 	mov	r2, r6
 364:	e1a01005 	mov	r1, r5
 368:	e1a00004 	mov	r0, r4
 36c:	e8bd4070 	pop	{r4, r5, r6, lr}
 370:	eafffffe 	b	1d0 <bw_spi_lcd_text>

00000374 <bw_spi_lcd_text_line_4>:
 374:	e92d4070 	push	{r4, r5, r6, lr}
 378:	e1a05001 	mov	r5, r1
 37c:	e1a06002 	mov	r6, r2
 380:	e1a04000 	mov	r4, r0
 384:	e3a02000 	mov	r2, #0
 388:	e3a01003 	mov	r1, #3
 38c:	ebfffffe 	bl	e0 <bw_spi_lcd_set_cursor>
 390:	e1a02006 	mov	r2, r6
 394:	e1a01005 	mov	r1, r5
 398:	e1a00004 	mov	r0, r4
 39c:	e8bd4070 	pop	{r4, r5, r6, lr}
 3a0:	eafffffe 	b	1d0 <bw_spi_lcd_text>

000003a4 <bw_spi_lcd_cls>:
 3a4:	e92d4030 	push	{r4, r5, lr}
 3a8:	e59f30bc 	ldr	r3, [pc, #188]	; 46c <bw_spi_lcd_cls+0xc8>
 3ac:	e5d04000 	ldrb	r4, [r0]
 3b0:	e5933000 	ldr	r3, [r3]
 3b4:	e5d02001 	ldrb	r2, [r0, #1]
 3b8:	e24dd00c 	sub	sp, sp, #12
 3bc:	e1a01823 	lsr	r1, r3, #16
 3c0:	e3540002 	cmp	r4, #2
 3c4:	e1cd30b4 	strh	r3, [sp, #4]
 3c8:	e5cd1006 	strb	r1, [sp, #6]
 3cc:	e5cd2004 	strb	r2, [sp, #4]
 3d0:	0a00001e 	beq	450 <bw_spi_lcd_cls+0xac>
 3d4:	e5901004 	ldr	r1, [r0, #4]
 3d8:	e59f0090 	ldr	r0, [pc, #144]	; 470 <bw_spi_lcd_cls+0xcc>
 3dc:	ebfffffe 	bl	0 <__aeabi_uidiv>
 3e0:	e59f308c 	ldr	r3, [pc, #140]	; 474 <bw_spi_lcd_cls+0xd0>
 3e4:	e59f208c 	ldr	r2, [pc, #140]	; 478 <bw_spi_lcd_cls+0xd4>
 3e8:	e0033000 	and	r3, r3, r0
 3ec:	e5823008 	str	r3, [r2, #8]
 3f0:	e5923000 	ldr	r3, [r2]
 3f4:	e2044003 	and	r4, r4, #3
 3f8:	e3c33003 	bic	r3, r3, #3
 3fc:	e1834004 	orr	r4, r3, r4
 400:	e59f5074 	ldr	r5, [pc, #116]	; 47c <bw_spi_lcd_cls+0xd8>
 404:	e59f3074 	ldr	r3, [pc, #116]	; 480 <bw_spi_lcd_cls+0xdc>
 408:	e5824000 	str	r4, [r2]
 40c:	e5930004 	ldr	r0, [r3, #4]
 410:	e5953000 	ldr	r3, [r5]
 414:	e0402003 	sub	r2, r0, r3
 418:	e352000b 	cmp	r2, #11
 41c:	9a000007 	bls	440 <bw_spi_lcd_cls+0x9c>
 420:	e3a01003 	mov	r1, #3
 424:	e28d0004 	add	r0, sp, #4
 428:	ebfffffe 	bl	0 <lib_bcm2835_spi_writenb>
 42c:	e59f304c 	ldr	r3, [pc, #76]	; 480 <bw_spi_lcd_cls+0xdc>
 430:	e5933004 	ldr	r3, [r3, #4]
 434:	e5853000 	str	r3, [r5]
 438:	e28dd00c 	add	sp, sp, #12
 43c:	e8bd8030 	pop	{r4, r5, pc}
 440:	e283300c 	add	r3, r3, #12
 444:	e0430000 	sub	r0, r3, r0
 448:	ebfffffe 	bl	0 <udelay>
 44c:	eafffff3 	b	420 <bw_spi_lcd_cls+0x7c>
 450:	e1d000bc 	ldrh	r0, [r0, #12]
 454:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_setClockDivider>
 458:	e3a01003 	mov	r1, #3
 45c:	e28d0004 	add	r0, sp, #4
 460:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_writenb>
 464:	e28dd00c 	add	sp, sp, #12
 468:	e8bd8030 	pop	{r4, r5, pc}
 46c:	00000000 	andeq	r0, r0, r0
 470:	0ee6b280 	cdpeq	2, 14, cr11, cr6, cr0, {4}
 474:	0000fffe 	strdeq	pc, [r0], -lr
 478:	20204000 	eorcs	r4, r0, r0
 47c:	00000000 	andeq	r0, r0, r0
 480:	20003000 	andcs	r3, r0, r0

00000484 <bw_spi_lcd_set_contrast>:
 484:	e3a03012 	mov	r3, #18
 488:	e92d4010 	push	{r4, lr}
 48c:	e5d04000 	ldrb	r4, [r0]
 490:	e5d02001 	ldrb	r2, [r0, #1]
 494:	e24dd008 	sub	sp, sp, #8
 498:	e3540002 	cmp	r4, #2
 49c:	e5cd1006 	strb	r1, [sp, #6]
 4a0:	e5cd2004 	strb	r2, [sp, #4]
 4a4:	e5cd3005 	strb	r3, [sp, #5]
 4a8:	0a000021 	beq	534 <bw_spi_lcd_set_contrast+0xb0>
 4ac:	e5901004 	ldr	r1, [r0, #4]
 4b0:	e59f0098 	ldr	r0, [pc, #152]	; 550 <bw_spi_lcd_set_contrast+0xcc>
 4b4:	ebfffffe 	bl	0 <__aeabi_uidiv>
 4b8:	e59f2094 	ldr	r2, [pc, #148]	; 554 <bw_spi_lcd_set_contrast+0xd0>
 4bc:	e59f3094 	ldr	r3, [pc, #148]	; 558 <bw_spi_lcd_set_contrast+0xd4>
 4c0:	e0022000 	and	r2, r2, r0
 4c4:	e5832008 	str	r2, [r3, #8]
 4c8:	e5932000 	ldr	r2, [r3]
 4cc:	e2044003 	and	r4, r4, #3
 4d0:	e3c22003 	bic	r2, r2, #3
 4d4:	e1824004 	orr	r4, r2, r4
 4d8:	e5834000 	str	r4, [r3]
 4dc:	e5932000 	ldr	r2, [r3]
 4e0:	e59f1074 	ldr	r1, [pc, #116]	; 55c <bw_spi_lcd_set_contrast+0xd8>
 4e4:	e3c2200c 	bic	r2, r2, #12
 4e8:	e59f4070 	ldr	r4, [pc, #112]	; 560 <bw_spi_lcd_set_contrast+0xdc>
 4ec:	e5832000 	str	r2, [r3]
 4f0:	e5910004 	ldr	r0, [r1, #4]
 4f4:	e5943000 	ldr	r3, [r4]
 4f8:	e0402003 	sub	r2, r0, r3
 4fc:	e352000b 	cmp	r2, #11
 500:	9a000007 	bls	524 <bw_spi_lcd_set_contrast+0xa0>
 504:	e3a01003 	mov	r1, #3
 508:	e28d0004 	add	r0, sp, #4
 50c:	ebfffffe 	bl	0 <lib_bcm2835_spi_writenb>
 510:	e59f3044 	ldr	r3, [pc, #68]	; 55c <bw_spi_lcd_set_contrast+0xd8>
 514:	e5933004 	ldr	r3, [r3, #4]
 518:	e5843000 	str	r3, [r4]
 51c:	e28dd008 	add	sp, sp, #8
 520:	e8bd8010 	pop	{r4, pc}
 524:	e283300c 	add	r3, r3, #12
 528:	e0430000 	sub	r0, r3, r0
 52c:	ebfffffe 	bl	0 <udelay>
 530:	eafffff3 	b	504 <bw_spi_lcd_set_contrast+0x80>
 534:	e1d000bc 	ldrh	r0, [r0, #12]
 538:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_setClockDivider>
 53c:	e3a01003 	mov	r1, #3
 540:	e28d0004 	add	r0, sp, #4
 544:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_writenb>
 548:	e28dd008 	add	sp, sp, #8
 54c:	e8bd8010 	pop	{r4, pc}
 550:	0ee6b280 	cdpeq	2, 14, cr11, cr6, cr0, {4}
 554:	0000fffe 	strdeq	pc, [r0], -lr
 558:	20204000 	eorcs	r4, r0, r0
 55c:	20003000 	andcs	r3, r0, r0
 560:	00000000 	andeq	r0, r0, r0

00000564 <bw_spi_lcd_set_backlight>:
 564:	e3a03017 	mov	r3, #23
 568:	e92d4010 	push	{r4, lr}
 56c:	e5d04000 	ldrb	r4, [r0]
 570:	e5d02001 	ldrb	r2, [r0, #1]
 574:	e24dd008 	sub	sp, sp, #8
 578:	e3540002 	cmp	r4, #2
 57c:	e5cd1006 	strb	r1, [sp, #6]
 580:	e5cd2004 	strb	r2, [sp, #4]
 584:	e5cd3005 	strb	r3, [sp, #5]
 588:	0a000021 	beq	614 <bw_spi_lcd_set_backlight+0xb0>
 58c:	e5901004 	ldr	r1, [r0, #4]
 590:	e59f0098 	ldr	r0, [pc, #152]	; 630 <bw_spi_lcd_set_backlight+0xcc>
 594:	ebfffffe 	bl	0 <__aeabi_uidiv>
 598:	e59f2094 	ldr	r2, [pc, #148]	; 634 <bw_spi_lcd_set_backlight+0xd0>
 59c:	e59f3094 	ldr	r3, [pc, #148]	; 638 <bw_spi_lcd_set_backlight+0xd4>
 5a0:	e0022000 	and	r2, r2, r0
 5a4:	e5832008 	str	r2, [r3, #8]
 5a8:	e5932000 	ldr	r2, [r3]
 5ac:	e2044003 	and	r4, r4, #3
 5b0:	e3c22003 	bic	r2, r2, #3
 5b4:	e1824004 	orr	r4, r2, r4
 5b8:	e5834000 	str	r4, [r3]
 5bc:	e5932000 	ldr	r2, [r3]
 5c0:	e59f1074 	ldr	r1, [pc, #116]	; 63c <bw_spi_lcd_set_backlight+0xd8>
 5c4:	e3c2200c 	bic	r2, r2, #12
 5c8:	e59f4070 	ldr	r4, [pc, #112]	; 640 <bw_spi_lcd_set_backlight+0xdc>
 5cc:	e5832000 	str	r2, [r3]
 5d0:	e5910004 	ldr	r0, [r1, #4]
 5d4:	e5943000 	ldr	r3, [r4]
 5d8:	e0402003 	sub	r2, r0, r3
 5dc:	e352000b 	cmp	r2, #11
 5e0:	9a000007 	bls	604 <bw_spi_lcd_set_backlight+0xa0>
 5e4:	e3a01003 	mov	r1, #3
 5e8:	e28d0004 	add	r0, sp, #4
 5ec:	ebfffffe 	bl	0 <lib_bcm2835_spi_writenb>
 5f0:	e59f3044 	ldr	r3, [pc, #68]	; 63c <bw_spi_lcd_set_backlight+0xd8>
 5f4:	e5933004 	ldr	r3, [r3, #4]
 5f8:	e5843000 	str	r3, [r4]
 5fc:	e28dd008 	add	sp, sp, #8
 600:	e8bd8010 	pop	{r4, pc}
 604:	e283300c 	add	r3, r3, #12
 608:	e0430000 	sub	r0, r3, r0
 60c:	ebfffffe 	bl	0 <udelay>
 610:	eafffff3 	b	5e4 <bw_spi_lcd_set_backlight+0x80>
 614:	e1d000bc 	ldrh	r0, [r0, #12]
 618:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_setClockDivider>
 61c:	e3a01003 	mov	r1, #3
 620:	e28d0004 	add	r0, sp, #4
 624:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_writenb>
 628:	e28dd008 	add	sp, sp, #8
 62c:	e8bd8010 	pop	{r4, pc}
 630:	0ee6b280 	cdpeq	2, 14, cr11, cr6, cr0, {4}
 634:	0000fffe 	strdeq	pc, [r0], -lr
 638:	20204000 	eorcs	r4, r0, r0
 63c:	20003000 	andcs	r3, r0, r0
 640:	00000000 	andeq	r0, r0, r0

00000644 <bw_spi_lcd_reinit>:
 644:	e92d4030 	push	{r4, r5, lr}
 648:	e59f30bc 	ldr	r3, [pc, #188]	; 70c <bw_spi_lcd_reinit+0xc8>
 64c:	e5d04000 	ldrb	r4, [r0]
 650:	e5933004 	ldr	r3, [r3, #4]
 654:	e5d02001 	ldrb	r2, [r0, #1]
 658:	e24dd00c 	sub	sp, sp, #12
 65c:	e1a01823 	lsr	r1, r3, #16
 660:	e3540002 	cmp	r4, #2
 664:	e1cd30b4 	strh	r3, [sp, #4]
 668:	e5cd1006 	strb	r1, [sp, #6]
 66c:	e5cd2004 	strb	r2, [sp, #4]
 670:	0a00001e 	beq	6f0 <bw_spi_lcd_reinit+0xac>
 674:	e5901004 	ldr	r1, [r0, #4]
 678:	e59f0090 	ldr	r0, [pc, #144]	; 710 <bw_spi_lcd_reinit+0xcc>
 67c:	ebfffffe 	bl	0 <__aeabi_uidiv>
 680:	e59f308c 	ldr	r3, [pc, #140]	; 714 <bw_spi_lcd_reinit+0xd0>
 684:	e59f208c 	ldr	r2, [pc, #140]	; 718 <bw_spi_lcd_reinit+0xd4>
 688:	e0033000 	and	r3, r3, r0
 68c:	e5823008 	str	r3, [r2, #8]
 690:	e5923000 	ldr	r3, [r2]
 694:	e2044003 	and	r4, r4, #3
 698:	e3c33003 	bic	r3, r3, #3
 69c:	e1834004 	orr	r4, r3, r4
 6a0:	e59f5074 	ldr	r5, [pc, #116]	; 71c <bw_spi_lcd_reinit+0xd8>
 6a4:	e59f3074 	ldr	r3, [pc, #116]	; 720 <bw_spi_lcd_reinit+0xdc>
 6a8:	e5824000 	str	r4, [r2]
 6ac:	e5930004 	ldr	r0, [r3, #4]
 6b0:	e5953000 	ldr	r3, [r5]
 6b4:	e0402003 	sub	r2, r0, r3
 6b8:	e352000b 	cmp	r2, #11
 6bc:	9a000007 	bls	6e0 <bw_spi_lcd_reinit+0x9c>
 6c0:	e3a01003 	mov	r1, #3
 6c4:	e28d0004 	add	r0, sp, #4
 6c8:	ebfffffe 	bl	0 <lib_bcm2835_spi_writenb>
 6cc:	e59f304c 	ldr	r3, [pc, #76]	; 720 <bw_spi_lcd_reinit+0xdc>
 6d0:	e5933004 	ldr	r3, [r3, #4]
 6d4:	e5853000 	str	r3, [r5]
 6d8:	e28dd00c 	add	sp, sp, #12
 6dc:	e8bd8030 	pop	{r4, r5, pc}
 6e0:	e283300c 	add	r3, r3, #12
 6e4:	e0430000 	sub	r0, r3, r0
 6e8:	ebfffffe 	bl	0 <udelay>
 6ec:	eafffff3 	b	6c0 <bw_spi_lcd_reinit+0x7c>
 6f0:	e1d000bc 	ldrh	r0, [r0, #12]
 6f4:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_setClockDivider>
 6f8:	e3a01003 	mov	r1, #3
 6fc:	e28d0004 	add	r0, sp, #4
 700:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_writenb>
 704:	e28dd00c 	add	sp, sp, #12
 708:	e8bd8030 	pop	{r4, r5, pc}
 70c:	00000000 	andeq	r0, r0, r0
 710:	0ee6b280 	cdpeq	2, 14, cr11, cr6, cr0, {4}
 714:	0000fffe 	strdeq	pc, [r0], -lr
 718:	20204000 	eorcs	r4, r0, r0
 71c:	00000000 	andeq	r0, r0, r0
 720:	20003000 	andcs	r3, r0, r0

00000724 <bw_spi_lcd_get_backlight>:
 724:	e3a0c013 	mov	ip, #19
 728:	e3a02000 	mov	r2, #0
 72c:	e92d4030 	push	{r4, r5, lr}
 730:	e5d04000 	ldrb	r4, [r0]
 734:	e5d03001 	ldrb	r3, [r0, #1]
 738:	e24dd00c 	sub	sp, sp, #12
 73c:	e3833001 	orr	r3, r3, #1
 740:	e3540002 	cmp	r4, #2
 744:	e1a05001 	mov	r5, r1
 748:	e5cd3004 	strb	r3, [sp, #4]
 74c:	e5cdc005 	strb	ip, [sp, #5]
 750:	e5cd2006 	strb	r2, [sp, #6]
 754:	0a000023 	beq	7e8 <bw_spi_lcd_get_backlight+0xc4>
 758:	e5901004 	ldr	r1, [r0, #4]
 75c:	e59f00ac 	ldr	r0, [pc, #172]	; 810 <bw_spi_lcd_get_backlight+0xec>
 760:	ebfffffe 	bl	0 <__aeabi_uidiv>
 764:	e59f20a8 	ldr	r2, [pc, #168]	; 814 <bw_spi_lcd_get_backlight+0xf0>
 768:	e59f30a8 	ldr	r3, [pc, #168]	; 818 <bw_spi_lcd_get_backlight+0xf4>
 76c:	e0022000 	and	r2, r2, r0
 770:	e5832008 	str	r2, [r3, #8]
 774:	e5932000 	ldr	r2, [r3]
 778:	e2044003 	and	r4, r4, #3
 77c:	e3c22003 	bic	r2, r2, #3
 780:	e1824004 	orr	r4, r2, r4
 784:	e5834000 	str	r4, [r3]
 788:	e5932000 	ldr	r2, [r3]
 78c:	e59f1088 	ldr	r1, [pc, #136]	; 81c <bw_spi_lcd_get_backlight+0xf8>
 790:	e3c2200c 	bic	r2, r2, #12
 794:	e59f4084 	ldr	r4, [pc, #132]	; 820 <bw_spi_lcd_get_backlight+0xfc>
 798:	e5832000 	str	r2, [r3]
 79c:	e5910004 	ldr	r0, [r1, #4]
 7a0:	e5943000 	ldr	r3, [r4]
 7a4:	e0402003 	sub	r2, r0, r3
 7a8:	e352000b 	cmp	r2, #11
 7ac:	9a000009 	bls	7d8 <bw_spi_lcd_get_backlight+0xb4>
 7b0:	e3a01003 	mov	r1, #3
 7b4:	e28d0004 	add	r0, sp, #4
 7b8:	ebfffffe 	bl	0 <lib_bcm2835_spi_writenb>
 7bc:	e59f3058 	ldr	r3, [pc, #88]	; 81c <bw_spi_lcd_get_backlight+0xf8>
 7c0:	e5933004 	ldr	r3, [r3, #4]
 7c4:	e5843000 	str	r3, [r4]
 7c8:	e5dd3006 	ldrb	r3, [sp, #6]
 7cc:	e5c53000 	strb	r3, [r5]
 7d0:	e28dd00c 	add	sp, sp, #12
 7d4:	e8bd8030 	pop	{r4, r5, pc}
 7d8:	e283300c 	add	r3, r3, #12
 7dc:	e0430000 	sub	r0, r3, r0
 7e0:	ebfffffe 	bl	0 <udelay>
 7e4:	eafffff1 	b	7b0 <bw_spi_lcd_get_backlight+0x8c>
 7e8:	e3a00c7d 	mov	r0, #32000	; 0x7d00
 7ec:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_CalcClockDivider>
 7f0:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_setClockDivider>
 7f4:	e3a01003 	mov	r1, #3
 7f8:	e28d0004 	add	r0, sp, #4
 7fc:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_transfern>
 800:	e5dd3006 	ldrb	r3, [sp, #6]
 804:	e5c53000 	strb	r3, [r5]
 808:	e28dd00c 	add	sp, sp, #12
 80c:	e8bd8030 	pop	{r4, r5, pc}
 810:	0ee6b280 	cdpeq	2, 14, cr11, cr6, cr0, {4}
 814:	0000fffe 	strdeq	pc, [r0], -lr
 818:	20204000 	eorcs	r4, r0, r0
 81c:	20003000 	andcs	r3, r0, r0
 820:	00000000 	andeq	r0, r0, r0

00000824 <bw_spi_lcd_get_contrast>:
 824:	e3a0c012 	mov	ip, #18
 828:	e3a02000 	mov	r2, #0
 82c:	e92d4030 	push	{r4, r5, lr}
 830:	e5d04000 	ldrb	r4, [r0]
 834:	e5d03001 	ldrb	r3, [r0, #1]
 838:	e24dd00c 	sub	sp, sp, #12
 83c:	e3833001 	orr	r3, r3, #1
 840:	e3540002 	cmp	r4, #2
 844:	e1a05001 	mov	r5, r1
 848:	e5cd3004 	strb	r3, [sp, #4]
 84c:	e5cdc005 	strb	ip, [sp, #5]
 850:	e5cd2006 	strb	r2, [sp, #6]
 854:	0a000023 	beq	8e8 <bw_spi_lcd_get_contrast+0xc4>
 858:	e5901004 	ldr	r1, [r0, #4]
 85c:	e59f00ac 	ldr	r0, [pc, #172]	; 910 <bw_spi_lcd_get_contrast+0xec>
 860:	ebfffffe 	bl	0 <__aeabi_uidiv>
 864:	e59f20a8 	ldr	r2, [pc, #168]	; 914 <bw_spi_lcd_get_contrast+0xf0>
 868:	e59f30a8 	ldr	r3, [pc, #168]	; 918 <bw_spi_lcd_get_contrast+0xf4>
 86c:	e0022000 	and	r2, r2, r0
 870:	e5832008 	str	r2, [r3, #8]
 874:	e5932000 	ldr	r2, [r3]
 878:	e2044003 	and	r4, r4, #3
 87c:	e3c22003 	bic	r2, r2, #3
 880:	e1824004 	orr	r4, r2, r4
 884:	e5834000 	str	r4, [r3]
 888:	e5932000 	ldr	r2, [r3]
 88c:	e59f1088 	ldr	r1, [pc, #136]	; 91c <bw_spi_lcd_get_contrast+0xf8>
 890:	e3c2200c 	bic	r2, r2, #12
 894:	e59f4084 	ldr	r4, [pc, #132]	; 920 <bw_spi_lcd_get_contrast+0xfc>
 898:	e5832000 	str	r2, [r3]
 89c:	e5910004 	ldr	r0, [r1, #4]
 8a0:	e5943000 	ldr	r3, [r4]
 8a4:	e0402003 	sub	r2, r0, r3
 8a8:	e352000b 	cmp	r2, #11
 8ac:	9a000009 	bls	8d8 <bw_spi_lcd_get_contrast+0xb4>
 8b0:	e3a01003 	mov	r1, #3
 8b4:	e28d0004 	add	r0, sp, #4
 8b8:	ebfffffe 	bl	0 <lib_bcm2835_spi_writenb>
 8bc:	e59f3058 	ldr	r3, [pc, #88]	; 91c <bw_spi_lcd_get_contrast+0xf8>
 8c0:	e5933004 	ldr	r3, [r3, #4]
 8c4:	e5843000 	str	r3, [r4]
 8c8:	e5dd3006 	ldrb	r3, [sp, #6]
 8cc:	e5c53000 	strb	r3, [r5]
 8d0:	e28dd00c 	add	sp, sp, #12
 8d4:	e8bd8030 	pop	{r4, r5, pc}
 8d8:	e283300c 	add	r3, r3, #12
 8dc:	e0430000 	sub	r0, r3, r0
 8e0:	ebfffffe 	bl	0 <udelay>
 8e4:	eafffff1 	b	8b0 <bw_spi_lcd_get_contrast+0x8c>
 8e8:	e3a00c7d 	mov	r0, #32000	; 0x7d00
 8ec:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_CalcClockDivider>
 8f0:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_setClockDivider>
 8f4:	e3a01003 	mov	r1, #3
 8f8:	e28d0004 	add	r0, sp, #4
 8fc:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_transfern>
 900:	e5dd3006 	ldrb	r3, [sp, #6]
 904:	e5c53000 	strb	r3, [r5]
 908:	e28dd00c 	add	sp, sp, #12
 90c:	e8bd8030 	pop	{r4, r5, pc}
 910:	0ee6b280 	cdpeq	2, 14, cr11, cr6, cr0, {4}
 914:	0000fffe 	strdeq	pc, [r0], -lr
 918:	20204000 	eorcs	r4, r0, r0
 91c:	20003000 	andcs	r3, r0, r0
 920:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss:

00000000 <spi_write_us>:
   0:	00000000 	andeq	r0, r0, r0

Disassembly of section .rodata:

00000000 <.rodata>:
   0:	00201000 	eoreq	r1, r0, r0
   4:	Address 0x0000000000000004 is out of bounds.


Disassembly of section .rodata.str1.4:

00000000 <.LC2>:
   0:	5f697073 	svcpl	0x00697073
   4:	0064636c 	rsbeq	r6, r4, ip, ror #6

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3820 	eorcc	r3, sp, #32, 16	; 0x200000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	752d3371 	strvc	r3, [sp, #-881]!	; 0xfffffc8f
  38:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
  3c:	38202965 	stmdacc	r0!, {r0, r2, r5, r6, r8, fp, sp}
  40:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  44:	31303220 	teqcc	r0, r0, lsr #4
  48:	30373039 	eorscc	r3, r7, r9, lsr r0
  4c:	72282033 	eorvc	r2, r8, #51	; 0x33
  50:	61656c65 	cmnvs	r5, r5, ror #24
  54:	20296573 	eorcs	r6, r9, r3, ror r5
  58:	6363675b 	cmnvs	r3, #23855104	; 0x16c0000
  5c:	622d382d 	eorvs	r3, sp, #2949120	; 0x2d0000
  60:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  64:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  68:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  6c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  70:	32303337 	eorscc	r3, r0, #-603979776	; 0xdc000000
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	4b5a3605 	blmi	168d82c <bw_spi_lcd_get_contrast+0x168d008>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <bw_spi_lcd_get_contrast+0x41c00>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22021e01 	andcs	r1, r2, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


ads1115.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <set_channel>:
   0:	e2400001 	sub	r0, r0, #1
   4:	e6ef0070 	uxtb	r0, r0
   8:	e3500002 	cmp	r0, #2
   c:	959f307c 	ldrls	r3, [pc, #124]	; 90 <set_channel+0x90>
  10:	91a00080 	lslls	r0, r0, #1
  14:	919310b0 	ldrhls	r1, [r3, r0]
  18:	e92d4070 	push	{r4, r5, r6, lr}
  1c:	93811c01 	orrls	r1, r1, #256	; 0x100
  20:	83a01c41 	movhi	r1, #16640	; 0x4100
  24:	e3a02c71 	mov	r2, #28928	; 0x7100
  28:	e3a00001 	mov	r0, #1
  2c:	ebfffffe 	bl	0 <i2c_write_reg_uint16_mask>
  30:	e3a02902 	mov	r2, #32768	; 0x8000
  34:	e3a00001 	mov	r0, #1
  38:	e1a01002 	mov	r1, r2
  3c:	ebfffffe 	bl	0 <i2c_write_reg_uint16_mask>
  40:	e59f304c 	ldr	r3, [pc, #76]	; 94 <set_channel+0x94>
  44:	e59f604c 	ldr	r6, [pc, #76]	; 98 <set_channel+0x98>
  48:	e1a05003 	mov	r5, r3
  4c:	e5934004 	ldr	r4, [r3, #4]
  50:	ea000003 	b	64 <set_channel+0x64>
  54:	e5953004 	ldr	r3, [r5, #4]
  58:	e0433004 	sub	r3, r3, r4
  5c:	e1530006 	cmp	r3, r6
  60:	8a000003 	bhi	74 <set_channel+0x74>
  64:	e3a00001 	mov	r0, #1
  68:	ebfffffe 	bl	0 <i2c_read_reg_uint16>
  6c:	e3500902 	cmp	r0, #32768	; 0x8000
  70:	1afffff7 	bne	54 <set_channel+0x54>
  74:	e3a00000 	mov	r0, #0
  78:	ebfffffe 	bl	0 <i2c_read_reg_uint16>
  7c:	e8bd4070 	pop	{r4, r5, r6, lr}
  80:	e3a02c01 	mov	r2, #256	; 0x100
  84:	e3a01000 	mov	r1, #0
  88:	e3a00001 	mov	r0, #1
  8c:	eafffffe 	b	0 <i2c_write_reg_uint16_mask>
  90:	00000000 	andeq	r0, r0, r0
  94:	20003000 	andcs	r3, r0, r0
  98:	0000270f 	andeq	r2, r0, pc, lsl #14

0000009c <ads1115_start>:
  9c:	e92d4070 	push	{r4, r5, r6, lr}
  a0:	e1a04000 	mov	r4, r0
  a4:	ebfffffe 	bl	0 <lib_bcm2835_i2c_begin>
  a8:	e5d43001 	ldrb	r3, [r4, #1]
  ac:	e5d41008 	ldrb	r1, [r4, #8]
  b0:	e3530000 	cmp	r3, #0
  b4:	03a02048 	moveq	r2, #72	; 0x48
  b8:	01a03002 	moveq	r3, r2
  bc:	05c42001 	strbeq	r2, [r4, #1]
  c0:	e59f2044 	ldr	r2, [pc, #68]	; 10c <ads1115_start+0x70>
  c4:	e3510000 	cmp	r1, #0
  c8:	159f0040 	ldrne	r0, [pc, #64]	; 110 <ads1115_start+0x74>
  cc:	059f0040 	ldreq	r0, [pc, #64]	; 114 <ads1115_start+0x78>
  d0:	e582300c 	str	r3, [r2, #12]
  d4:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
  d8:	e5d40001 	ldrb	r0, [r4, #1]
  dc:	ebfffffe 	bl	0 <i2c_is_connected>
  e0:	e2505000 	subs	r5, r0, #0
  e4:	0a000006 	beq	104 <ads1115_start+0x68>
  e8:	e59f1028 	ldr	r1, [pc, #40]	; 118 <ads1115_start+0x7c>
  ec:	e3a00001 	mov	r0, #1
  f0:	ebfffffe 	bl	0 <i2c_write_reg_uint16>
  f4:	e3a00000 	mov	r0, #0
  f8:	ebffffc0 	bl	0 <set_channel>
  fc:	e3a03000 	mov	r3, #0
 100:	e5c4300a 	strb	r3, [r4, #10]
 104:	e1a00005 	mov	r0, r5
 108:	e8bd8070 	pop	{r4, r5, r6, pc}
 10c:	20804000 	addcs	r4, r0, r0
 110:	00061a80 	andeq	r1, r6, r0, lsl #21
 114:	000186a0 	andeq	r8, r1, r0, lsr #13
 118:	00004183 	andeq	r4, r0, r3, lsl #3

0000011c <ads1115_read>:
 11c:	e3510003 	cmp	r1, #3
 120:	8a000016 	bhi	180 <ads1115_read+0x64>
 124:	e92d4070 	push	{r4, r5, r6, lr}
 128:	e1a05000 	mov	r5, r0
 12c:	e1a04001 	mov	r4, r1
 130:	e5d01008 	ldrb	r1, [r0, #8]
 134:	e5d02001 	ldrb	r2, [r0, #1]
 138:	e59f3048 	ldr	r3, [pc, #72]	; 188 <ads1115_read+0x6c>
 13c:	e3510000 	cmp	r1, #0
 140:	e583200c 	str	r2, [r3, #12]
 144:	159f0040 	ldrne	r0, [pc, #64]	; 18c <ads1115_read+0x70>
 148:	059f0040 	ldreq	r0, [pc, #64]	; 190 <ads1115_read+0x74>
 14c:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 150:	e5d5300a 	ldrb	r3, [r5, #10]
 154:	e1530004 	cmp	r3, r4
 158:	1a000002 	bne	168 <ads1115_read+0x4c>
 15c:	e8bd4070 	pop	{r4, r5, r6, lr}
 160:	e3a00000 	mov	r0, #0
 164:	eafffffe 	b	0 <i2c_read_reg_uint16>
 168:	e1a00004 	mov	r0, r4
 16c:	ebffffa3 	bl	0 <set_channel>
 170:	e5c5400a 	strb	r4, [r5, #10]
 174:	e3a00000 	mov	r0, #0
 178:	e8bd4070 	pop	{r4, r5, r6, lr}
 17c:	eafffffe 	b	0 <i2c_read_reg_uint16>
 180:	e3a00000 	mov	r0, #0
 184:	e12fff1e 	bx	lr
 188:	20804000 	addcs	r4, r0, r0
 18c:	00061a80 	andeq	r1, r6, r0, lsl #21
 190:	000186a0 	andeq	r8, r1, r0, lsr #13

00000194 <ads1115_get_data_rate>:
 194:	e92d4010 	push	{r4, lr}
 198:	e5d01008 	ldrb	r1, [r0, #8]
 19c:	e5d02001 	ldrb	r2, [r0, #1]
 1a0:	e59f3020 	ldr	r3, [pc, #32]	; 1c8 <ads1115_get_data_rate+0x34>
 1a4:	e3510000 	cmp	r1, #0
 1a8:	159f001c 	ldrne	r0, [pc, #28]	; 1cc <ads1115_get_data_rate+0x38>
 1ac:	059f001c 	ldreq	r0, [pc, #28]	; 1d0 <ads1115_get_data_rate+0x3c>
 1b0:	e583200c 	str	r2, [r3, #12]
 1b4:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 1b8:	e3a00001 	mov	r0, #1
 1bc:	ebfffffe 	bl	0 <i2c_read_reg_uint16>
 1c0:	e20000e0 	and	r0, r0, #224	; 0xe0
 1c4:	e8bd8010 	pop	{r4, pc}
 1c8:	20804000 	addcs	r4, r0, r0
 1cc:	00061a80 	andeq	r1, r6, r0, lsl #21
 1d0:	000186a0 	andeq	r8, r1, r0, lsr #13

000001d4 <ads1115_set_data_rate>:
 1d4:	e92d4010 	push	{r4, lr}
 1d8:	e1a04001 	mov	r4, r1
 1dc:	e5d0c008 	ldrb	ip, [r0, #8]
 1e0:	e5d02001 	ldrb	r2, [r0, #1]
 1e4:	e59f3024 	ldr	r3, [pc, #36]	; 210 <ads1115_set_data_rate+0x3c>
 1e8:	e35c0000 	cmp	ip, #0
 1ec:	e583200c 	str	r2, [r3, #12]
 1f0:	159f001c 	ldrne	r0, [pc, #28]	; 214 <ads1115_set_data_rate+0x40>
 1f4:	059f001c 	ldreq	r0, [pc, #28]	; 218 <ads1115_set_data_rate+0x44>
 1f8:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 1fc:	e1a01004 	mov	r1, r4
 200:	e8bd4010 	pop	{r4, lr}
 204:	e3a020e0 	mov	r2, #224	; 0xe0
 208:	e3a00001 	mov	r0, #1
 20c:	eafffffe 	b	0 <i2c_write_reg_uint16_mask>
 210:	20804000 	addcs	r4, r0, r0
 214:	00061a80 	andeq	r1, r6, r0, lsl #21
 218:	000186a0 	andeq	r8, r1, r0, lsr #13

Disassembly of section .rodata:

00000000 <CSWTCH.2>:
   0:	60005000 	andvs	r5, r0, r0
   4:	Address 0x0000000000000004 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3820 	eorcc	r3, sp, #32, 16	; 0x200000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	752d3371 	strvc	r3, [sp, #-881]!	; 0xfffffc8f
  38:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
  3c:	38202965 	stmdacc	r0!, {r0, r2, r5, r6, r8, fp, sp}
  40:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  44:	31303220 	teqcc	r0, r0, lsr #4
  48:	30373039 	eorscc	r3, r7, r9, lsr r0
  4c:	72282033 	eorvc	r2, r8, #51	; 0x33
  50:	61656c65 	cmnvs	r5, r5, ror #24
  54:	20296573 	eorcs	r6, r9, r3, ror r5
  58:	6363675b 	cmnvs	r3, #23855104	; 0x16c0000
  5c:	622d382d 	eorvs	r3, sp, #2949120	; 0x2d0000
  60:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  64:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  68:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  6c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  70:	32303337 	eorscc	r3, r0, #-603979776	; 0xdc000000
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	4b5a3605 	blmi	168d82c <ads1115_set_data_rate+0x168d658>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <ads1115_set_data_rate+0x42250>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22021e01 	andcs	r1, r2, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


si5351a.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <si5351a_start>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a04000 	mov	r4, r0
   8:	ebfffffe 	bl	0 <lib_bcm2835_i2c_begin>
   c:	e5d43001 	ldrb	r3, [r4, #1]
  10:	e3530000 	cmp	r3, #0
  14:	03a02060 	moveq	r2, #96	; 0x60
  18:	01a03002 	moveq	r3, r2
  1c:	05c42001 	strbeq	r2, [r4, #1]
  20:	e5942004 	ldr	r2, [r4, #4]
  24:	e3520000 	cmp	r2, #0
  28:	0a000009 	beq	54 <si5351a_start+0x54>
  2c:	e5d41008 	ldrb	r1, [r4, #8]
  30:	e59f2040 	ldr	r2, [pc, #64]	; 78 <si5351a_start+0x78>
  34:	e3510000 	cmp	r1, #0
  38:	e582300c 	str	r3, [r2, #12]
  3c:	1a000008 	bne	64 <si5351a_start+0x64>
  40:	e59f0034 	ldr	r0, [pc, #52]	; 7c <si5351a_start+0x7c>
  44:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
  48:	e5d40001 	ldrb	r0, [r4, #1]
  4c:	e8bd4010 	pop	{r4, lr}
  50:	eafffffe 	b	0 <i2c_is_connected>
  54:	e3a01001 	mov	r1, #1
  58:	e59f2018 	ldr	r2, [pc, #24]	; 78 <si5351a_start+0x78>
  5c:	e5c41008 	strb	r1, [r4, #8]
  60:	e582300c 	str	r3, [r2, #12]
  64:	e59f0014 	ldr	r0, [pc, #20]	; 80 <si5351a_start+0x80>
  68:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
  6c:	e5d40001 	ldrb	r0, [r4, #1]
  70:	e8bd4010 	pop	{r4, lr}
  74:	eafffffe 	b	0 <i2c_is_connected>
  78:	20804000 	addcs	r4, r0, r0
  7c:	000186a0 	andeq	r8, r1, r0, lsr #13
  80:	00061a80 	andeq	r1, r6, r0, lsl #21

00000084 <si5351a_dump>:
  84:	e5d01008 	ldrb	r1, [r0, #8]
  88:	e5d02001 	ldrb	r2, [r0, #1]
  8c:	e59f3018 	ldr	r3, [pc, #24]	; ac <si5351a_dump+0x28>
  90:	e3510000 	cmp	r1, #0
  94:	e583200c 	str	r2, [r3, #12]
  98:	0a000001 	beq	a4 <si5351a_dump+0x20>
  9c:	e59f000c 	ldr	r0, [pc, #12]	; b0 <si5351a_dump+0x2c>
  a0:	eafffffe 	b	0 <lib_bcm2835_i2c_set_baudrate>
  a4:	e59f0008 	ldr	r0, [pc, #8]	; b4 <si5351a_dump+0x30>
  a8:	eafffffe 	b	0 <lib_bcm2835_i2c_set_baudrate>
  ac:	20804000 	addcs	r4, r0, r0
  b0:	00061a80 	andeq	r1, r6, r0, lsl #21
  b4:	000186a0 	andeq	r8, r1, r0, lsr #13

000000b8 <si5351a_clock_builder>:
  b8:	e92d4070 	push	{r4, r5, r6, lr}
  bc:	e1a04000 	mov	r4, r0
  c0:	e5d01008 	ldrb	r1, [r0, #8]
  c4:	e5d02001 	ldrb	r2, [r0, #1]
  c8:	e59f30f0 	ldr	r3, [pc, #240]	; 1c0 <si5351a_clock_builder+0x108>
  cc:	e3510000 	cmp	r1, #0
  d0:	159f00ec 	ldrne	r0, [pc, #236]	; 1c4 <si5351a_clock_builder+0x10c>
  d4:	059f00ec 	ldreq	r0, [pc, #236]	; 1c8 <si5351a_clock_builder+0x110>
  d8:	e583200c 	str	r2, [r3, #12]
  dc:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
  e0:	e5d40001 	ldrb	r0, [r4, #1]
  e4:	ebfffffe 	bl	0 <i2c_is_connected>
  e8:	e2506000 	subs	r6, r0, #0
  ec:	1a000001 	bne	f8 <si5351a_clock_builder+0x40>
  f0:	e1a00006 	mov	r0, r6
  f4:	e8bd8070 	pop	{r4, r5, r6, pc}
  f8:	e3a010ff 	mov	r1, #255	; 0xff
  fc:	e3a00003 	mov	r0, #3
 100:	ebfffffe 	bl	0 <i2c_write_reg_uint8>
 104:	e3a04010 	mov	r4, #16
 108:	e6ef0074 	uxtb	r0, r4
 10c:	e3a01080 	mov	r1, #128	; 0x80
 110:	e2844001 	add	r4, r4, #1
 114:	ebfffffe 	bl	0 <i2c_write_reg_uint8>
 118:	e3540018 	cmp	r4, #24
 11c:	1afffff9 	bne	108 <si5351a_clock_builder+0x50>
 120:	e3a01053 	mov	r1, #83	; 0x53
 124:	e3a00002 	mov	r0, #2
 128:	e3a05000 	mov	r5, #0
 12c:	e59f4098 	ldr	r4, [pc, #152]	; 1cc <si5351a_clock_builder+0x114>
 130:	e6ef0070 	uxtb	r0, r0
 134:	ebfffffe 	bl	0 <i2c_write_reg_uint8>
 138:	e5541060 	ldrb	r1, [r4, #-96]	; 0xffffffa0
 13c:	e5540064 	ldrb	r0, [r4, #-100]	; 0xffffff9c
 140:	f5d4f000 	pld	[r4]
 144:	ebfffffe 	bl	0 <i2c_write_reg_uint8>
 148:	e5541058 	ldrb	r1, [r4, #-88]	; 0xffffffa8
 14c:	e554005c 	ldrb	r0, [r4, #-92]	; 0xffffffa4
 150:	ebfffffe 	bl	0 <i2c_write_reg_uint8>
 154:	e2855004 	add	r5, r5, #4
 158:	e5541050 	ldrb	r1, [r4, #-80]	; 0xffffffb0
 15c:	e5540054 	ldrb	r0, [r4, #-84]	; 0xffffffac
 160:	ebfffffe 	bl	0 <i2c_write_reg_uint8>
 164:	e3550038 	cmp	r5, #56	; 0x38
 168:	e514004c 	ldr	r0, [r4, #-76]	; 0xffffffb4
 16c:	e5541048 	ldrb	r1, [r4, #-72]	; 0xffffffb8
 170:	e2844020 	add	r4, r4, #32
 174:	1affffed 	bne	130 <si5351a_clock_builder+0x78>
 178:	e59f4050 	ldr	r4, [pc, #80]	; 1d0 <si5351a_clock_builder+0x118>
 17c:	e2845008 	add	r5, r4, #8
 180:	ea000001 	b	18c <si5351a_clock_builder+0xd4>
 184:	e5140008 	ldr	r0, [r4, #-8]
 188:	e5541004 	ldrb	r1, [r4, #-4]
 18c:	e6ef0070 	uxtb	r0, r0
 190:	e2844008 	add	r4, r4, #8
 194:	ebfffffe 	bl	0 <i2c_write_reg_uint8>
 198:	e1550004 	cmp	r5, r4
 19c:	1afffff8 	bne	184 <si5351a_clock_builder+0xcc>
 1a0:	e3a010ac 	mov	r1, #172	; 0xac
 1a4:	e3a000b1 	mov	r0, #177	; 0xb1
 1a8:	ebfffffe 	bl	0 <i2c_write_reg_uint8>
 1ac:	e3a01000 	mov	r1, #0
 1b0:	e3a00003 	mov	r0, #3
 1b4:	ebfffffe 	bl	0 <i2c_write_reg_uint8>
 1b8:	e1a00006 	mov	r0, r6
 1bc:	e8bd8070 	pop	{r4, r5, r6, pc}
 1c0:	20804000 	addcs	r4, r0, r0
 1c4:	00061a80 	andeq	r1, r6, r0, lsl #21
 1c8:	000186a0 	andeq	r8, r1, r0, lsr #13
 1cc:	0000006c 	andeq	r0, r0, ip, rrx
 1d0:	000001c8 	andeq	r0, r0, r8, asr #3

Disassembly of section .rodata:

00000000 <si5351a_revb_registers>:
   0:	00000002 	andeq	r0, r0, r2
   4:	00000053 	andeq	r0, r0, r3, asr r0
   8:	00000003 	andeq	r0, r0, r3
   c:	00000000 	andeq	r0, r0, r0
  10:	00000007 	andeq	r0, r0, r7
  14:	00000000 	andeq	r0, r0, r0
  18:	0000000f 	andeq	r0, r0, pc
  1c:	00000000 	andeq	r0, r0, r0
  20:	00000010 	andeq	r0, r0, r0, lsl r0
  24:	0000000f 	andeq	r0, r0, pc
  28:	00000011 	andeq	r0, r0, r1, lsl r0
  2c:	0000000f 	andeq	r0, r0, pc
  30:	00000012 	andeq	r0, r0, r2, lsl r0
  34:	0000000f 	andeq	r0, r0, pc
  38:	00000013 	andeq	r0, r0, r3, lsl r0
  3c:	0000008c 	andeq	r0, r0, ip, lsl #1
  40:	00000014 	andeq	r0, r0, r4, lsl r0
  44:	0000008c 	andeq	r0, r0, ip, lsl #1
  48:	00000015 	andeq	r0, r0, r5, lsl r0
  4c:	0000008c 	andeq	r0, r0, ip, lsl #1
  50:	00000016 	andeq	r0, r0, r6, lsl r0
  54:	0000008c 	andeq	r0, r0, ip, lsl #1
  58:	00000017 	andeq	r0, r0, r7, lsl r0
  5c:	0000008c 	andeq	r0, r0, ip, lsl #1
  60:	0000001a 	andeq	r0, r0, sl, lsl r0
  64:	00000000 	andeq	r0, r0, r0
  68:	0000001b 	andeq	r0, r0, fp, lsl r0
  6c:	0000007d 	andeq	r0, r0, sp, ror r0
  70:	0000001c 	andeq	r0, r0, ip, lsl r0
  74:	00000000 	andeq	r0, r0, r0
  78:	0000001d 	andeq	r0, r0, sp, lsl r0
  7c:	0000000f 	andeq	r0, r0, pc
  80:	0000001e 	andeq	r0, r0, lr, lsl r0
  84:	000000fb 	strdeq	r0, [r0], -fp
  88:	0000001f 	andeq	r0, r0, pc, lsl r0
  8c:	00000000 	andeq	r0, r0, r0
  90:	00000020 	andeq	r0, r0, r0, lsr #32
  94:	00000000 	andeq	r0, r0, r0
  98:	00000021 	andeq	r0, r0, r1, lsr #32
  9c:	00000071 	andeq	r0, r0, r1, ror r0
  a0:	0000002a 	andeq	r0, r0, sl, lsr #32
  a4:	00000000 	andeq	r0, r0, r0
  a8:	0000002b 	andeq	r0, r0, fp, lsr #32
  ac:	00000001 	andeq	r0, r0, r1
  b0:	0000002c 	andeq	r0, r0, ip, lsr #32
  b4:	00000012 	andeq	r0, r0, r2, lsl r0
  b8:	0000002d 	andeq	r0, r0, sp, lsr #32
  bc:	00000030 	andeq	r0, r0, r0, lsr r0
  c0:	0000002e 	andeq	r0, r0, lr, lsr #32
  c4:	00000000 	andeq	r0, r0, r0
  c8:	0000002f 	andeq	r0, r0, pc, lsr #32
  cc:	00000000 	andeq	r0, r0, r0
  d0:	00000030 	andeq	r0, r0, r0, lsr r0
  d4:	00000000 	andeq	r0, r0, r0
  d8:	00000031 	andeq	r0, r0, r1, lsr r0
  dc:	00000000 	andeq	r0, r0, r0
  e0:	00000032 	andeq	r0, r0, r2, lsr r0
  e4:	00000000 	andeq	r0, r0, r0
  e8:	00000033 	andeq	r0, r0, r3, lsr r0
  ec:	00000001 	andeq	r0, r0, r1
  f0:	00000034 	andeq	r0, r0, r4, lsr r0
  f4:	00000002 	andeq	r0, r0, r2
  f8:	00000035 	andeq	r0, r0, r5, lsr r0
  fc:	00000030 	andeq	r0, r0, r0, lsr r0
 100:	00000036 	andeq	r0, r0, r6, lsr r0
 104:	00000000 	andeq	r0, r0, r0
 108:	00000037 	andeq	r0, r0, r7, lsr r0
 10c:	00000000 	andeq	r0, r0, r0
 110:	00000038 	andeq	r0, r0, r8, lsr r0
 114:	00000000 	andeq	r0, r0, r0
 118:	00000039 	andeq	r0, r0, r9, lsr r0
 11c:	00000000 	andeq	r0, r0, r0
 120:	0000003a 	andeq	r0, r0, sl, lsr r0
 124:	00000000 	andeq	r0, r0, r0
 128:	0000003b 	andeq	r0, r0, fp, lsr r0
 12c:	00000002 	andeq	r0, r0, r2
 130:	0000003c 	andeq	r0, r0, ip, lsr r0
 134:	00000000 	andeq	r0, r0, r0
 138:	0000003d 	andeq	r0, r0, sp, lsr r0
 13c:	00000044 	andeq	r0, r0, r4, asr #32
 140:	0000003e 	andeq	r0, r0, lr, lsr r0
 144:	00000040 	andeq	r0, r0, r0, asr #32
 148:	0000003f 	andeq	r0, r0, pc, lsr r0
 14c:	00000000 	andeq	r0, r0, r0
 150:	00000040 	andeq	r0, r0, r0, asr #32
 154:	00000000 	andeq	r0, r0, r0
 158:	00000041 	andeq	r0, r0, r1, asr #32
 15c:	00000000 	andeq	r0, r0, r0
 160:	0000005a 	andeq	r0, r0, sl, asr r0
 164:	00000000 	andeq	r0, r0, r0
 168:	0000005b 	andeq	r0, r0, fp, asr r0
 16c:	00000000 	andeq	r0, r0, r0
 170:	00000095 	muleq	r0, r5, r0
 174:	00000000 	andeq	r0, r0, r0
 178:	00000096 	muleq	r0, r6, r0
 17c:	00000000 	andeq	r0, r0, r0
 180:	00000097 	muleq	r0, r7, r0
 184:	00000000 	andeq	r0, r0, r0
 188:	00000098 	muleq	r0, r8, r0
 18c:	00000000 	andeq	r0, r0, r0
 190:	00000099 	muleq	r0, r9, r0
 194:	00000000 	andeq	r0, r0, r0
 198:	0000009a 	muleq	r0, sl, r0
 19c:	00000000 	andeq	r0, r0, r0
 1a0:	0000009b 	muleq	r0, fp, r0
 1a4:	00000000 	andeq	r0, r0, r0
 1a8:	000000a2 	andeq	r0, r0, r2, lsr #1
 1ac:	00000000 	andeq	r0, r0, r0
 1b0:	000000a3 	andeq	r0, r0, r3, lsr #1
 1b4:	00000000 	andeq	r0, r0, r0
 1b8:	000000a4 	andeq	r0, r0, r4, lsr #1
 1bc:	00000000 	andeq	r0, r0, r0
 1c0:	000000b7 	strheq	r0, [r0], -r7
 1c4:	000000d2 	ldrdeq	r0, [r0], -r2

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3820 	eorcc	r3, sp, #32, 16	; 0x200000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	752d3371 	strvc	r3, [sp, #-881]!	; 0xfffffc8f
  38:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
  3c:	38202965 	stmdacc	r0!, {r0, r2, r5, r6, r8, fp, sp}
  40:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  44:	31303220 	teqcc	r0, r0, lsr #4
  48:	30373039 	eorscc	r3, r7, r9, lsr r0
  4c:	72282033 	eorvc	r2, r8, #51	; 0x33
  50:	61656c65 	cmnvs	r5, r5, ror #24
  54:	20296573 	eorcs	r6, r9, r3, ror r5
  58:	6363675b 	cmnvs	r3, #23855104	; 0x16c0000
  5c:	622d382d 	eorvs	r3, sp, #2949120	; 0x2d0000
  60:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  64:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  68:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  6c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  70:	32303337 	eorscc	r3, r0, #-603979776	; 0xdc000000
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	4b5a3605 	blmi	168d82c <si5351a_clock_builder+0x168d774>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <si5351a_clock_builder+0x4236c>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22021e01 	andcs	r1, r2, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


mcp4822.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <mcp4822_start>:
   0:	e5903004 	ldr	r3, [r0, #4]
   4:	e92d4010 	push	{r4, lr}
   8:	e3530000 	cmp	r3, #0
   c:	e1a04000 	mov	r4, r0
  10:	1a00000c 	bne	48 <mcp4822_start+0x48>
  14:	e59f3050 	ldr	r3, [pc, #80]	; 6c <mcp4822_start+0x6c>
  18:	e5803004 	str	r3, [r0, #4]
  1c:	e5d43000 	ldrb	r3, [r4]
  20:	e3530001 	cmp	r3, #1
  24:	9a00000d 	bls	60 <mcp4822_start+0x60>
  28:	e3a03002 	mov	r3, #2
  2c:	e5c43000 	strb	r3, [r4]
  30:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_begin>
  34:	e5940004 	ldr	r0, [r4, #4]
  38:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_CalcClockDivider>
  3c:	e1c400bc 	strh	r0, [r4, #12]
  40:	e3a00001 	mov	r0, #1
  44:	e8bd8010 	pop	{r4, pc}
  48:	e59f2020 	ldr	r2, [pc, #32]	; 70 <mcp4822_start+0x70>
  4c:	e1530002 	cmp	r3, r2
  50:	e5d43000 	ldrb	r3, [r4]
  54:	85802004 	strhi	r2, [r0, #4]
  58:	e3530001 	cmp	r3, #1
  5c:	8afffff1 	bhi	28 <mcp4822_start+0x28>
  60:	ebfffffe 	bl	0 <lib_bcm2835_spi_begin>
  64:	e3a00001 	mov	r0, #1
  68:	e8bd8010 	pop	{r4, pc}
  6c:	00e4e1c0 	rsceq	lr, r4, r0, asr #3
  70:	01312d00 	teqeq	r1, r0, lsl #26

00000074 <mcp4822_write_a>:
  74:	e92d4070 	push	{r4, r5, r6, lr}
  78:	e5d05000 	ldrb	r5, [r0]
  7c:	e1a01a01 	lsl	r1, r1, #20
  80:	e1a01a21 	lsr	r1, r1, #20
  84:	e3550002 	cmp	r5, #2
  88:	e3814a03 	orr	r4, r1, #12288	; 0x3000
  8c:	0a00000e 	beq	cc <mcp4822_write_a+0x58>
  90:	e5901004 	ldr	r1, [r0, #4]
  94:	e59f0044 	ldr	r0, [pc, #68]	; e0 <mcp4822_write_a+0x6c>
  98:	ebfffffe 	bl	0 <__aeabi_uidiv>
  9c:	e59f3040 	ldr	r3, [pc, #64]	; e4 <mcp4822_write_a+0x70>
  a0:	e59f2040 	ldr	r2, [pc, #64]	; e8 <mcp4822_write_a+0x74>
  a4:	e0033000 	and	r3, r3, r0
  a8:	e5823008 	str	r3, [r2, #8]
  ac:	e5923000 	ldr	r3, [r2]
  b0:	e2055003 	and	r5, r5, #3
  b4:	e3c33003 	bic	r3, r3, #3
  b8:	e1835005 	orr	r5, r3, r5
  bc:	e1a00004 	mov	r0, r4
  c0:	e5825000 	str	r5, [r2]
  c4:	e8bd4070 	pop	{r4, r5, r6, lr}
  c8:	eafffffe 	b	0 <lib_bcm2835_spi_write>
  cc:	e1d000bc 	ldrh	r0, [r0, #12]
  d0:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_setClockDivider>
  d4:	e1a00004 	mov	r0, r4
  d8:	e8bd4070 	pop	{r4, r5, r6, lr}
  dc:	eafffffe 	b	0 <lib_bcm2835_aux_spi_write>
  e0:	0ee6b280 	cdpeq	2, 14, cr11, cr6, cr0, {4}
  e4:	0000fffe 	strdeq	pc, [r0], -lr
  e8:	20204000 	eorcs	r4, r0, r0

000000ec <mcp4822_write_b>:
  ec:	e92d4070 	push	{r4, r5, r6, lr}
  f0:	e5d05000 	ldrb	r5, [r0]
  f4:	e1a01a01 	lsl	r1, r1, #20
  f8:	e1a01a21 	lsr	r1, r1, #20
  fc:	e3550002 	cmp	r5, #2
 100:	e3814a0b 	orr	r4, r1, #45056	; 0xb000
 104:	0a000011 	beq	150 <mcp4822_write_b+0x64>
 108:	e5901004 	ldr	r1, [r0, #4]
 10c:	e59f0050 	ldr	r0, [pc, #80]	; 164 <mcp4822_write_b+0x78>
 110:	ebfffffe 	bl	0 <__aeabi_uidiv>
 114:	e59f204c 	ldr	r2, [pc, #76]	; 168 <mcp4822_write_b+0x7c>
 118:	e59f304c 	ldr	r3, [pc, #76]	; 16c <mcp4822_write_b+0x80>
 11c:	e0022000 	and	r2, r2, r0
 120:	e5832008 	str	r2, [r3, #8]
 124:	e5932000 	ldr	r2, [r3]
 128:	e2055003 	and	r5, r5, #3
 12c:	e3c22003 	bic	r2, r2, #3
 130:	e1825005 	orr	r5, r2, r5
 134:	e5835000 	str	r5, [r3]
 138:	e5932000 	ldr	r2, [r3]
 13c:	e1a00004 	mov	r0, r4
 140:	e8bd4070 	pop	{r4, r5, r6, lr}
 144:	e3c2200c 	bic	r2, r2, #12
 148:	e5832000 	str	r2, [r3]
 14c:	eafffffe 	b	0 <lib_bcm2835_spi_write>
 150:	e1d000bc 	ldrh	r0, [r0, #12]
 154:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_setClockDivider>
 158:	e1a00004 	mov	r0, r4
 15c:	e8bd4070 	pop	{r4, r5, r6, lr}
 160:	eafffffe 	b	0 <lib_bcm2835_aux_spi_write>
 164:	0ee6b280 	cdpeq	2, 14, cr11, cr6, cr0, {4}
 168:	0000fffe 	strdeq	pc, [r0], -lr
 16c:	20204000 	eorcs	r4, r0, r0

00000170 <mcp4822_write_ab>:
 170:	e92d4070 	push	{r4, r5, r6, lr}
 174:	e59f3078 	ldr	r3, [pc, #120]	; 1f4 <mcp4822_write_ab+0x84>
 178:	e5d06000 	ldrb	r6, [r0]
 17c:	e0011003 	and	r1, r1, r3
 180:	e0022003 	and	r2, r2, r3
 184:	e3560002 	cmp	r6, #2
 188:	e3815a03 	orr	r5, r1, #12288	; 0x3000
 18c:	e3824a0b 	orr	r4, r2, #45056	; 0xb000
 190:	0a000010 	beq	1d8 <mcp4822_write_ab+0x68>
 194:	e5901004 	ldr	r1, [r0, #4]
 198:	e59f0058 	ldr	r0, [pc, #88]	; 1f8 <mcp4822_write_ab+0x88>
 19c:	ebfffffe 	bl	0 <__aeabi_uidiv>
 1a0:	e59f3054 	ldr	r3, [pc, #84]	; 1fc <mcp4822_write_ab+0x8c>
 1a4:	e59f2054 	ldr	r2, [pc, #84]	; 200 <mcp4822_write_ab+0x90>
 1a8:	e0033000 	and	r3, r3, r0
 1ac:	e5823008 	str	r3, [r2, #8]
 1b0:	e5923000 	ldr	r3, [r2]
 1b4:	e2066003 	and	r6, r6, #3
 1b8:	e3c33003 	bic	r3, r3, #3
 1bc:	e1836006 	orr	r6, r3, r6
 1c0:	e1a00005 	mov	r0, r5
 1c4:	e5826000 	str	r6, [r2]
 1c8:	ebfffffe 	bl	0 <lib_bcm2835_spi_write>
 1cc:	e1a00004 	mov	r0, r4
 1d0:	e8bd4070 	pop	{r4, r5, r6, lr}
 1d4:	eafffffe 	b	0 <lib_bcm2835_spi_write>
 1d8:	e1d000bc 	ldrh	r0, [r0, #12]
 1dc:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_setClockDivider>
 1e0:	e1a00005 	mov	r0, r5
 1e4:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_write>
 1e8:	e1a00004 	mov	r0, r4
 1ec:	e8bd4070 	pop	{r4, r5, r6, lr}
 1f0:	eafffffe 	b	0 <lib_bcm2835_aux_spi_write>
 1f4:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 1f8:	0ee6b280 	cdpeq	2, 14, cr11, cr6, cr0, {4}
 1fc:	0000fffe 	strdeq	pc, [r0], -lr
 200:	20204000 	eorcs	r4, r0, r0

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3820 	eorcc	r3, sp, #32, 16	; 0x200000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	752d3371 	strvc	r3, [sp, #-881]!	; 0xfffffc8f
  38:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
  3c:	38202965 	stmdacc	r0!, {r0, r2, r5, r6, r8, fp, sp}
  40:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  44:	31303220 	teqcc	r0, r0, lsr #4
  48:	30373039 	eorscc	r3, r7, r9, lsr r0
  4c:	72282033 	eorvc	r2, r8, #51	; 0x33
  50:	61656c65 	cmnvs	r5, r5, ror #24
  54:	20296573 	eorcs	r6, r9, r3, ror r5
  58:	6363675b 	cmnvs	r3, #23855104	; 0x16c0000
  5c:	622d382d 	eorvs	r3, sp, #2949120	; 0x2d0000
  60:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  64:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  68:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  6c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  70:	32303337 	eorscc	r3, r0, #-603979776	; 0xdc000000
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	4b5a3605 	blmi	168d82c <mcp4822_write_ab+0x168d6bc>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <mcp4822_write_ab+0x422b4>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22021e01 	andcs	r1, r2, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


bw_spi_dio.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <bw_spi_dio_fsel_mask>:
   0:	e3a03030 	mov	r3, #48	; 0x30
   4:	e92d4010 	push	{r4, lr}
   8:	e5d04000 	ldrb	r4, [r0]
   c:	e5d02001 	ldrb	r2, [r0, #1]
  10:	e24dd008 	sub	sp, sp, #8
  14:	e3540002 	cmp	r4, #2
  18:	e5cd1006 	strb	r1, [sp, #6]
  1c:	e5cd2004 	strb	r2, [sp, #4]
  20:	e5cd3005 	strb	r3, [sp, #5]
  24:	0a000013 	beq	78 <bw_spi_dio_fsel_mask+0x78>
  28:	e5901004 	ldr	r1, [r0, #4]
  2c:	e59f0060 	ldr	r0, [pc, #96]	; 94 <bw_spi_dio_fsel_mask+0x94>
  30:	ebfffffe 	bl	0 <__aeabi_uidiv>
  34:	e59f205c 	ldr	r2, [pc, #92]	; 98 <bw_spi_dio_fsel_mask+0x98>
  38:	e59f305c 	ldr	r3, [pc, #92]	; 9c <bw_spi_dio_fsel_mask+0x9c>
  3c:	e0022000 	and	r2, r2, r0
  40:	e5832008 	str	r2, [r3, #8]
  44:	e5932000 	ldr	r2, [r3]
  48:	e2044003 	and	r4, r4, #3
  4c:	e3c22003 	bic	r2, r2, #3
  50:	e1824004 	orr	r4, r2, r4
  54:	e5834000 	str	r4, [r3]
  58:	e5932000 	ldr	r2, [r3]
  5c:	e3a01003 	mov	r1, #3
  60:	e3c2200c 	bic	r2, r2, #12
  64:	e5832000 	str	r2, [r3]
  68:	e28d0004 	add	r0, sp, #4
  6c:	ebfffffe 	bl	0 <lib_bcm2835_spi_writenb>
  70:	e28dd008 	add	sp, sp, #8
  74:	e8bd8010 	pop	{r4, pc}
  78:	e1d000bc 	ldrh	r0, [r0, #12]
  7c:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_setClockDivider>
  80:	e3a01003 	mov	r1, #3
  84:	e28d0004 	add	r0, sp, #4
  88:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_writenb>
  8c:	e28dd008 	add	sp, sp, #8
  90:	e8bd8010 	pop	{r4, pc}
  94:	0ee6b280 	cdpeq	2, 14, cr11, cr6, cr0, {4}
  98:	0000fffe 	strdeq	pc, [r0], -lr
  9c:	20204000 	eorcs	r4, r0, r0

000000a0 <bw_spi_dio_start>:
  a0:	e92d4010 	push	{r4, lr}
  a4:	e5d03001 	ldrb	r3, [r0, #1]
  a8:	e59f20b8 	ldr	r2, [pc, #184]	; 168 <bw_spi_dio_start+0xc8>
  ac:	e3530000 	cmp	r3, #0
  b0:	03e0307b 	mvneq	r3, #123	; 0x7b
  b4:	05c03001 	strbeq	r3, [r0, #1]
  b8:	e5903004 	ldr	r3, [r0, #4]
  bc:	e24dd018 	sub	sp, sp, #24
  c0:	e2433001 	sub	r3, r3, #1
  c4:	e1530002 	cmp	r3, r2
  c8:	859f309c 	ldrhi	r3, [pc, #156]	; 16c <bw_spi_dio_start+0xcc>
  cc:	e1a04000 	mov	r4, r0
  d0:	85803004 	strhi	r3, [r0, #4]
  d4:	e5d03000 	ldrb	r3, [r0]
  d8:	e3530001 	cmp	r3, #1
  dc:	9a00001f 	bls	160 <bw_spi_dio_start+0xc0>
  e0:	e3a03002 	mov	r3, #2
  e4:	e5c03000 	strb	r3, [r0]
  e8:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_begin>
  ec:	e5940004 	ldr	r0, [r4, #4]
  f0:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_CalcClockDivider>
  f4:	e1c400bc 	strh	r0, [r4, #12]
  f8:	e1a0100d 	mov	r1, sp
  fc:	e1a00004 	mov	r0, r4
 100:	ebfffffe 	bl	0 <bw_spi_read_id>
 104:	e5dd3000 	ldrb	r3, [sp]
 108:	e3530073 	cmp	r3, #115	; 0x73
 10c:	1a000010 	bne	154 <bw_spi_dio_start+0xb4>
 110:	e3a02070 	mov	r2, #112	; 0x70
 114:	e59f0054 	ldr	r0, [pc, #84]	; 170 <bw_spi_dio_start+0xd0>
 118:	e28d3001 	add	r3, sp, #1
 11c:	e28dc007 	add	ip, sp, #7
 120:	ea000000 	b	128 <bw_spi_dio_start+0x88>
 124:	e5f02001 	ldrb	r2, [r0, #1]!
 128:	e4d31001 	ldrb	r1, [r3], #1
 12c:	e1510002 	cmp	r1, r2
 130:	1a000007 	bne	154 <bw_spi_dio_start+0xb4>
 134:	e15c0003 	cmp	ip, r3
 138:	1afffff9 	bne	124 <bw_spi_dio_start+0x84>
 13c:	e1a00004 	mov	r0, r4
 140:	e3a0107f 	mov	r1, #127	; 0x7f
 144:	ebfffffe 	bl	0 <bw_spi_dio_fsel_mask>
 148:	e3a00001 	mov	r0, #1
 14c:	e28dd018 	add	sp, sp, #24
 150:	e8bd8010 	pop	{r4, pc}
 154:	e3a00000 	mov	r0, #0
 158:	e28dd018 	add	sp, sp, #24
 15c:	e8bd8010 	pop	{r4, pc}
 160:	ebfffffe 	bl	0 <lib_bcm2835_spi_begin>
 164:	eaffffe3 	b	f8 <bw_spi_dio_start+0x58>
 168:	00015f8f 	andeq	r5, r1, pc, lsl #31
 16c:	00015f90 	muleq	r1, r0, pc	; <UNPREDICTABLE>
 170:	00000001 	andeq	r0, r0, r1

00000174 <bw_spi_dio_output>:
 174:	e3a03010 	mov	r3, #16
 178:	e92d4010 	push	{r4, lr}
 17c:	e5d04000 	ldrb	r4, [r0]
 180:	e5d02001 	ldrb	r2, [r0, #1]
 184:	e24dd008 	sub	sp, sp, #8
 188:	e3540002 	cmp	r4, #2
 18c:	e5cd1006 	strb	r1, [sp, #6]
 190:	e5cd2004 	strb	r2, [sp, #4]
 194:	e5cd3005 	strb	r3, [sp, #5]
 198:	0a000013 	beq	1ec <bw_spi_dio_output+0x78>
 19c:	e5901004 	ldr	r1, [r0, #4]
 1a0:	e59f0060 	ldr	r0, [pc, #96]	; 208 <bw_spi_dio_output+0x94>
 1a4:	ebfffffe 	bl	0 <__aeabi_uidiv>
 1a8:	e59f205c 	ldr	r2, [pc, #92]	; 20c <bw_spi_dio_output+0x98>
 1ac:	e59f305c 	ldr	r3, [pc, #92]	; 210 <bw_spi_dio_output+0x9c>
 1b0:	e0022000 	and	r2, r2, r0
 1b4:	e5832008 	str	r2, [r3, #8]
 1b8:	e5932000 	ldr	r2, [r3]
 1bc:	e2044003 	and	r4, r4, #3
 1c0:	e3c22003 	bic	r2, r2, #3
 1c4:	e1824004 	orr	r4, r2, r4
 1c8:	e5834000 	str	r4, [r3]
 1cc:	e5932000 	ldr	r2, [r3]
 1d0:	e3a01003 	mov	r1, #3
 1d4:	e3c2200c 	bic	r2, r2, #12
 1d8:	e5832000 	str	r2, [r3]
 1dc:	e28d0004 	add	r0, sp, #4
 1e0:	ebfffffe 	bl	0 <lib_bcm2835_spi_writenb>
 1e4:	e28dd008 	add	sp, sp, #8
 1e8:	e8bd8010 	pop	{r4, pc}
 1ec:	e1d000bc 	ldrh	r0, [r0, #12]
 1f0:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_setClockDivider>
 1f4:	e3a01003 	mov	r1, #3
 1f8:	e28d0004 	add	r0, sp, #4
 1fc:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_writenb>
 200:	e28dd008 	add	sp, sp, #8
 204:	e8bd8010 	pop	{r4, pc}
 208:	0ee6b280 	cdpeq	2, 14, cr11, cr6, cr0, {4}
 20c:	0000fffe 	strdeq	pc, [r0], -lr
 210:	20204000 	eorcs	r4, r0, r0

Disassembly of section .rodata.str1.4:

00000000 <.LC0>:
   0:	5f697073 	svcpl	0x00697073
   4:	006f6964 	rsbeq	r6, pc, r4, ror #18

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3820 	eorcc	r3, sp, #32, 16	; 0x200000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	752d3371 	strvc	r3, [sp, #-881]!	; 0xfffffc8f
  38:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
  3c:	38202965 	stmdacc	r0!, {r0, r2, r5, r6, r8, fp, sp}
  40:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  44:	31303220 	teqcc	r0, r0, lsr #4
  48:	30373039 	eorscc	r3, r7, r9, lsr r0
  4c:	72282033 	eorvc	r2, r8, #51	; 0x33
  50:	61656c65 	cmnvs	r5, r5, ror #24
  54:	20296573 	eorcs	r6, r9, r3, ror r5
  58:	6363675b 	cmnvs	r3, #23855104	; 0x16c0000
  5c:	622d382d 	eorvs	r3, sp, #2949120	; 0x2d0000
  60:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  64:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  68:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  6c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  70:	32303337 	eorscc	r3, r0, #-603979776	; 0xdc000000
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	4b5a3605 	blmi	168d82c <bw_spi_dio_output+0x168d6b8>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <bw_spi_dio_output+0x422b0>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22021e01 	andcs	r1, r2, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


bw_spi.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <bw_spi_read_id>:
   0:	e92d4070 	push	{r4, r5, r6, lr}
   4:	e2514000 	subs	r4, r1, #0
   8:	e24dd018 	sub	sp, sp, #24
   c:	0a00001f 	beq	90 <bw_spi_read_id+0x90>
  10:	e3a02001 	mov	r2, #1
  14:	e5d03001 	ldrb	r3, [r0, #1]
  18:	e1a05000 	mov	r5, r0
  1c:	e5d00000 	ldrb	r0, [r0]
  20:	e1833002 	orr	r3, r3, r2
  24:	e1500002 	cmp	r0, r2
  28:	e5cd3000 	strb	r3, [sp]
  2c:	e5cd2001 	strb	r2, [sp, #1]
  30:	9a000018 	bls	98 <bw_spi_read_id+0x98>
  34:	e3a00c7d 	mov	r0, #32000	; 0x7d00
  38:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_CalcClockDivider>
  3c:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_setClockDivider>
  40:	e3a01016 	mov	r1, #22
  44:	e1a0000d 	mov	r0, sp
  48:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_transfern>
  4c:	e1a03004 	mov	r3, r4
  50:	e2841014 	add	r1, r4, #20
  54:	e28d0002 	add	r0, sp, #2
  58:	ea000002 	b	68 <bw_spi_read_id+0x68>
  5c:	e4c32001 	strb	r2, [r3], #1
  60:	e1510003 	cmp	r1, r3
  64:	0a000009 	beq	90 <bw_spi_read_id+0x90>
  68:	e4d02001 	ldrb	r2, [r0], #1
  6c:	e041c003 	sub	ip, r1, r3
  70:	e3520000 	cmp	r2, #0
  74:	1afffff8 	bne	5c <bw_spi_read_id+0x5c>
  78:	e35c0000 	cmp	ip, #0
  7c:	da000003 	ble	90 <bw_spi_read_id+0x90>
  80:	e083c00c 	add	ip, r3, ip
  84:	e4c32001 	strb	r2, [r3], #1
  88:	e153000c 	cmp	r3, ip
  8c:	1afffffc 	bne	84 <bw_spi_read_id+0x84>
  90:	e28dd018 	add	sp, sp, #24
  94:	e8bd8070 	pop	{r4, r5, r6, pc}
  98:	e59f6040 	ldr	r6, [pc, #64]	; e0 <bw_spi_read_id+0xe0>
  9c:	e59f3040 	ldr	r3, [pc, #64]	; e4 <bw_spi_read_id+0xe4>
  a0:	e3a01000 	mov	r1, #0
  a4:	e5863008 	str	r3, [r6, #8]
  a8:	ebfffffe 	bl	0 <lib_bcm2835_spi_setChipSelectPolarity>
  ac:	e5962000 	ldr	r2, [r6]
  b0:	e5d53000 	ldrb	r3, [r5]
  b4:	e3c22003 	bic	r2, r2, #3
  b8:	e2033003 	and	r3, r3, #3
  bc:	e1833002 	orr	r3, r3, r2
  c0:	e5863000 	str	r3, [r6]
  c4:	e5963000 	ldr	r3, [r6]
  c8:	e3a01016 	mov	r1, #22
  cc:	e3c3300c 	bic	r3, r3, #12
  d0:	e5863000 	str	r3, [r6]
  d4:	e1a0000d 	mov	r0, sp
  d8:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfern>
  dc:	eaffffda 	b	4c <bw_spi_read_id+0x4c>
  e0:	20204000 	eorcs	r4, r0, r0
  e4:	00001388 	andeq	r1, r0, r8, lsl #7

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3820 	eorcc	r3, sp, #32, 16	; 0x200000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	752d3371 	strvc	r3, [sp, #-881]!	; 0xfffffc8f
  38:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
  3c:	38202965 	stmdacc	r0!, {r0, r2, r5, r6, r8, fp, sp}
  40:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  44:	31303220 	teqcc	r0, r0, lsr #4
  48:	30373039 	eorscc	r3, r7, r9, lsr r0
  4c:	72282033 	eorvc	r2, r8, #51	; 0x33
  50:	61656c65 	cmnvs	r5, r5, ror #24
  54:	20296573 	eorcs	r6, r9, r3, ror r5
  58:	6363675b 	cmnvs	r3, #23855104	; 0x16c0000
  5c:	622d382d 	eorvs	r3, sp, #2949120	; 0x2d0000
  60:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  64:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  68:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  6c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  70:	32303337 	eorscc	r3, r0, #-603979776	; 0xdc000000
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	4b5a3605 	blmi	168d82c <bw_spi_read_id+0x168d82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <bw_spi_read_id+0x42424>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22021e01 	andcs	r1, r2, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


bh1750.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <bh1750_start>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a04000 	mov	r4, r0
   8:	ebfffffe 	bl	0 <lib_bcm2835_i2c_begin>
   c:	e5d43001 	ldrb	r3, [r4, #1]
  10:	e3530000 	cmp	r3, #0
  14:	03a02023 	moveq	r2, #35	; 0x23
  18:	01a03002 	moveq	r3, r2
  1c:	05c42001 	strbeq	r2, [r4, #1]
  20:	e5942004 	ldr	r2, [r4, #4]
  24:	e3520000 	cmp	r2, #0
  28:	0a00000e 	beq	68 <bh1750_start+0x68>
  2c:	e5d41008 	ldrb	r1, [r4, #8]
  30:	e59f204c 	ldr	r2, [pc, #76]	; 84 <bh1750_start+0x84>
  34:	e3510000 	cmp	r1, #0
  38:	e582300c 	str	r3, [r2, #12]
  3c:	1a00000d 	bne	78 <bh1750_start+0x78>
  40:	e59f0040 	ldr	r0, [pc, #64]	; 88 <bh1750_start+0x88>
  44:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
  48:	e5d40001 	ldrb	r0, [r4, #1]
  4c:	ebfffffe 	bl	0 <i2c_is_connected>
  50:	e2504000 	subs	r4, r0, #0
  54:	0a000001 	beq	60 <bh1750_start+0x60>
  58:	e3a00010 	mov	r0, #16
  5c:	ebfffffe 	bl	0 <i2c_write>
  60:	e1a00004 	mov	r0, r4
  64:	e8bd8010 	pop	{r4, pc}
  68:	e3a01001 	mov	r1, #1
  6c:	e59f2010 	ldr	r2, [pc, #16]	; 84 <bh1750_start+0x84>
  70:	e5c41008 	strb	r1, [r4, #8]
  74:	e582300c 	str	r3, [r2, #12]
  78:	e59f000c 	ldr	r0, [pc, #12]	; 8c <bh1750_start+0x8c>
  7c:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
  80:	eafffff0 	b	48 <bh1750_start+0x48>
  84:	20804000 	addcs	r4, r0, r0
  88:	000186a0 	andeq	r8, r1, r0, lsr #13
  8c:	00061a80 	andeq	r1, r6, r0, lsl #21

00000090 <bh1750_get_level>:
  90:	e92d4010 	push	{r4, lr}
  94:	e5d01008 	ldrb	r1, [r0, #8]
  98:	e5d02001 	ldrb	r2, [r0, #1]
  9c:	e59f3038 	ldr	r3, [pc, #56]	; dc <bh1750_get_level+0x4c>
  a0:	e3510000 	cmp	r1, #0
  a4:	e583200c 	str	r2, [r3, #12]
  a8:	159f0030 	ldrne	r0, [pc, #48]	; e0 <bh1750_get_level+0x50>
  ac:	059f0030 	ldreq	r0, [pc, #48]	; e4 <bh1750_get_level+0x54>
  b0:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
  b4:	ebfffffe 	bl	0 <i2c_read_uint16>
  b8:	ee070a90 	vmov	s15, r0
  bc:	ed9f7a05 	vldr	s14, [pc, #20]	; d8 <bh1750_get_level+0x48>
  c0:	eef86a67 	vcvt.f32.u32	s13, s15
  c4:	eec67a87 	vdiv.f32	s15, s13, s14
  c8:	eefc7ae7 	vcvt.u32.f32	s15, s15
  cc:	ee173a90 	vmov	r3, s15
  d0:	e6ff0073 	uxth	r0, r3
  d4:	e8bd8010 	pop	{r4, pc}
  d8:	3f99999a 	svccc	0x0099999a
  dc:	20804000 	addcs	r4, r0, r0
  e0:	00061a80 	andeq	r1, r6, r0, lsl #21
  e4:	000186a0 	andeq	r8, r1, r0, lsr #13

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3820 	eorcc	r3, sp, #32, 16	; 0x200000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	752d3371 	strvc	r3, [sp, #-881]!	; 0xfffffc8f
  38:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
  3c:	38202965 	stmdacc	r0!, {r0, r2, r5, r6, r8, fp, sp}
  40:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  44:	31303220 	teqcc	r0, r0, lsr #4
  48:	30373039 	eorscc	r3, r7, r9, lsr r0
  4c:	72282033 	eorvc	r2, r8, #51	; 0x33
  50:	61656c65 	cmnvs	r5, r5, ror #24
  54:	20296573 	eorcs	r6, r9, r3, ror r5
  58:	6363675b 	cmnvs	r3, #23855104	; 0x16c0000
  5c:	622d382d 	eorvs	r3, sp, #2949120	; 0x2d0000
  60:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  64:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  68:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  6c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  70:	32303337 	eorscc	r3, r0, #-603979776	; 0xdc000000
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	4b5a3605 	blmi	168d82c <bh1750_get_level+0x168d79c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <bh1750_get_level+0x42394>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22021e01 	andcs	r1, r2, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


bw_spi_7fets.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <bw_spi_7fets_start>:
   0:	e92d4030 	push	{r4, r5, lr}
   4:	e5d03001 	ldrb	r3, [r0, #1]
   8:	e59f2130 	ldr	r2, [pc, #304]	; 140 <bw_spi_7fets_start+0x140>
   c:	e3530000 	cmp	r3, #0
  10:	03e03077 	mvneq	r3, #119	; 0x77
  14:	05c03001 	strbeq	r3, [r0, #1]
  18:	e5903004 	ldr	r3, [r0, #4]
  1c:	e24dd024 	sub	sp, sp, #36	; 0x24
  20:	e2433001 	sub	r3, r3, #1
  24:	e1530002 	cmp	r3, r2
  28:	859f3114 	ldrhi	r3, [pc, #276]	; 144 <bw_spi_7fets_start+0x144>
  2c:	e1a04000 	mov	r4, r0
  30:	85803004 	strhi	r3, [r0, #4]
  34:	e5d03000 	ldrb	r3, [r0]
  38:	e3530001 	cmp	r3, #1
  3c:	9a000037 	bls	120 <bw_spi_7fets_start+0x120>
  40:	e3a03002 	mov	r3, #2
  44:	e5c03000 	strb	r3, [r0]
  48:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_begin>
  4c:	e5940004 	ldr	r0, [r4, #4]
  50:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_CalcClockDivider>
  54:	e1c400bc 	strh	r0, [r4, #12]
  58:	e28d1008 	add	r1, sp, #8
  5c:	e1a00004 	mov	r0, r4
  60:	ebfffffe 	bl	0 <bw_spi_read_id>
  64:	e5dd3008 	ldrb	r3, [sp, #8]
  68:	e3530073 	cmp	r3, #115	; 0x73
  6c:	1a000028 	bne	114 <bw_spi_7fets_start+0x114>
  70:	e28d3008 	add	r3, sp, #8
  74:	e3a02070 	mov	r2, #112	; 0x70
  78:	e59f00c8 	ldr	r0, [pc, #200]	; 148 <bw_spi_7fets_start+0x148>
  7c:	e28dc010 	add	ip, sp, #16
  80:	ea000000 	b	88 <bw_spi_7fets_start+0x88>
  84:	e5f02001 	ldrb	r2, [r0, #1]!
  88:	e5f31001 	ldrb	r1, [r3, #1]!
  8c:	e1510002 	cmp	r1, r2
  90:	1a00001f 	bne	114 <bw_spi_7fets_start+0x114>
  94:	e15c0003 	cmp	ip, r3
  98:	1afffff9 	bne	84 <bw_spi_7fets_start+0x84>
  9c:	e3a01030 	mov	r1, #48	; 0x30
  a0:	e3a0207f 	mov	r2, #127	; 0x7f
  a4:	e5d45000 	ldrb	r5, [r4]
  a8:	e5d43001 	ldrb	r3, [r4, #1]
  ac:	e3550002 	cmp	r5, #2
  b0:	e5cd1005 	strb	r1, [sp, #5]
  b4:	e5cd2006 	strb	r2, [sp, #6]
  b8:	e5cd3004 	strb	r3, [sp, #4]
  bc:	0a000019 	beq	128 <bw_spi_7fets_start+0x128>
  c0:	e5941004 	ldr	r1, [r4, #4]
  c4:	e59f0080 	ldr	r0, [pc, #128]	; 14c <bw_spi_7fets_start+0x14c>
  c8:	ebfffffe 	bl	0 <__aeabi_uidiv>
  cc:	e59f207c 	ldr	r2, [pc, #124]	; 150 <bw_spi_7fets_start+0x150>
  d0:	e59f307c 	ldr	r3, [pc, #124]	; 154 <bw_spi_7fets_start+0x154>
  d4:	e0022000 	and	r2, r2, r0
  d8:	e5832008 	str	r2, [r3, #8]
  dc:	e5932000 	ldr	r2, [r3]
  e0:	e2055003 	and	r5, r5, #3
  e4:	e3c22003 	bic	r2, r2, #3
  e8:	e1822005 	orr	r2, r2, r5
  ec:	e5832000 	str	r2, [r3]
  f0:	e5932000 	ldr	r2, [r3]
  f4:	e3a01003 	mov	r1, #3
  f8:	e3c2200c 	bic	r2, r2, #12
  fc:	e5832000 	str	r2, [r3]
 100:	e28d0004 	add	r0, sp, #4
 104:	ebfffffe 	bl	0 <lib_bcm2835_spi_writenb>
 108:	e3a00001 	mov	r0, #1
 10c:	e28dd024 	add	sp, sp, #36	; 0x24
 110:	e8bd8030 	pop	{r4, r5, pc}
 114:	e3a00000 	mov	r0, #0
 118:	e28dd024 	add	sp, sp, #36	; 0x24
 11c:	e8bd8030 	pop	{r4, r5, pc}
 120:	ebfffffe 	bl	0 <lib_bcm2835_spi_begin>
 124:	eaffffcb 	b	58 <bw_spi_7fets_start+0x58>
 128:	e1d400bc 	ldrh	r0, [r4, #12]
 12c:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_setClockDivider>
 130:	e3a01003 	mov	r1, #3
 134:	e28d0004 	add	r0, sp, #4
 138:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_writenb>
 13c:	eafffff1 	b	108 <bw_spi_7fets_start+0x108>
 140:	00015f8f 	andeq	r5, r1, pc, lsl #31
 144:	00015f90 	muleq	r1, r0, pc	; <UNPREDICTABLE>
 148:	00000001 	andeq	r0, r0, r1
 14c:	0ee6b280 	cdpeq	2, 14, cr11, cr6, cr0, {4}
 150:	0000fffe 	strdeq	pc, [r0], -lr
 154:	20204000 	eorcs	r4, r0, r0

00000158 <bw_spi_7fets_output>:
 158:	e3a03010 	mov	r3, #16
 15c:	e92d4010 	push	{r4, lr}
 160:	e5d04000 	ldrb	r4, [r0]
 164:	e5d02001 	ldrb	r2, [r0, #1]
 168:	e24dd008 	sub	sp, sp, #8
 16c:	e3540002 	cmp	r4, #2
 170:	e5cd1006 	strb	r1, [sp, #6]
 174:	e5cd2004 	strb	r2, [sp, #4]
 178:	e5cd3005 	strb	r3, [sp, #5]
 17c:	0a000013 	beq	1d0 <bw_spi_7fets_output+0x78>
 180:	e5901004 	ldr	r1, [r0, #4]
 184:	e59f0060 	ldr	r0, [pc, #96]	; 1ec <bw_spi_7fets_output+0x94>
 188:	ebfffffe 	bl	0 <__aeabi_uidiv>
 18c:	e59f205c 	ldr	r2, [pc, #92]	; 1f0 <bw_spi_7fets_output+0x98>
 190:	e59f305c 	ldr	r3, [pc, #92]	; 1f4 <bw_spi_7fets_output+0x9c>
 194:	e0022000 	and	r2, r2, r0
 198:	e5832008 	str	r2, [r3, #8]
 19c:	e5932000 	ldr	r2, [r3]
 1a0:	e2044003 	and	r4, r4, #3
 1a4:	e3c22003 	bic	r2, r2, #3
 1a8:	e1824004 	orr	r4, r2, r4
 1ac:	e5834000 	str	r4, [r3]
 1b0:	e5932000 	ldr	r2, [r3]
 1b4:	e3a01003 	mov	r1, #3
 1b8:	e3c2200c 	bic	r2, r2, #12
 1bc:	e5832000 	str	r2, [r3]
 1c0:	e28d0004 	add	r0, sp, #4
 1c4:	ebfffffe 	bl	0 <lib_bcm2835_spi_writenb>
 1c8:	e28dd008 	add	sp, sp, #8
 1cc:	e8bd8010 	pop	{r4, pc}
 1d0:	e1d000bc 	ldrh	r0, [r0, #12]
 1d4:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_setClockDivider>
 1d8:	e3a01003 	mov	r1, #3
 1dc:	e28d0004 	add	r0, sp, #4
 1e0:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_writenb>
 1e4:	e28dd008 	add	sp, sp, #8
 1e8:	e8bd8010 	pop	{r4, pc}
 1ec:	0ee6b280 	cdpeq	2, 14, cr11, cr6, cr0, {4}
 1f0:	0000fffe 	strdeq	pc, [r0], -lr
 1f4:	20204000 	eorcs	r4, r0, r0

Disassembly of section .rodata.str1.4:

00000000 <.LC0>:
   0:	5f697073 	svcpl	0x00697073
   4:	74656637 	strbtvc	r6, [r5], #-1591	; 0xfffff9c9
   8:	Address 0x0000000000000008 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3820 	eorcc	r3, sp, #32, 16	; 0x200000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	752d3371 	strvc	r3, [sp, #-881]!	; 0xfffffc8f
  38:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
  3c:	38202965 	stmdacc	r0!, {r0, r2, r5, r6, r8, fp, sp}
  40:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  44:	31303220 	teqcc	r0, r0, lsr #4
  48:	30373039 	eorscc	r3, r7, r9, lsr r0
  4c:	72282033 	eorvc	r2, r8, #51	; 0x33
  50:	61656c65 	cmnvs	r5, r5, ror #24
  54:	20296573 	eorcs	r6, r9, r3, ror r5
  58:	6363675b 	cmnvs	r3, #23855104	; 0x16c0000
  5c:	622d382d 	eorvs	r3, sp, #2949120	; 0x2d0000
  60:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  64:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  68:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  6c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  70:	32303337 	eorscc	r3, r0, #-603979776	; 0xdc000000
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	4b5a3605 	blmi	168d82c <bw_spi_7fets_output+0x168d6d4>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <bw_spi_7fets_output+0x422cc>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22021e01 	andcs	r1, r2, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


tc1602_i2c.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <write_4bits>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a04001 	mov	r4, r1
   8:	e5d0c008 	ldrb	ip, [r0, #8]
   c:	e5d02001 	ldrb	r2, [r0, #1]
  10:	e59f302c 	ldr	r3, [pc, #44]	; 44 <write_4bits+0x44>
  14:	e35c0000 	cmp	ip, #0
  18:	159f0028 	ldrne	r0, [pc, #40]	; 48 <write_4bits+0x48>
  1c:	059f0028 	ldreq	r0, [pc, #40]	; 4c <write_4bits+0x4c>
  20:	e583200c 	str	r2, [r3, #12]
  24:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
  28:	e1a00004 	mov	r0, r4
  2c:	ebfffffe 	bl	0 <i2c_write>
  30:	e384000c 	orr	r0, r4, #12
  34:	ebfffffe 	bl	0 <i2c_write>
  38:	e3840008 	orr	r0, r4, #8
  3c:	e8bd4010 	pop	{r4, lr}
  40:	eafffffe 	b	0 <i2c_write>
  44:	20804000 	addcs	r4, r0, r0
  48:	00061a80 	andeq	r1, r6, r0, lsl #21
  4c:	000186a0 	andeq	r8, r1, r0, lsr #13

00000050 <write_cmd>:
  50:	e92d4070 	push	{r4, r5, r6, lr}
  54:	e1a04001 	mov	r4, r1
  58:	e1a05000 	mov	r5, r0
  5c:	e20110f0 	and	r1, r1, #240	; 0xf0
  60:	ebffffe6 	bl	0 <write_4bits>
  64:	e1a01204 	lsl	r1, r4, #4
  68:	e1a00005 	mov	r0, r5
  6c:	e20110f0 	and	r1, r1, #240	; 0xf0
  70:	ebffffe2 	bl	0 <write_4bits>
  74:	e8bd4070 	pop	{r4, r5, r6, lr}
  78:	e3a00025 	mov	r0, #37	; 0x25
  7c:	eafffffe 	b	0 <udelay>

00000080 <write_reg>:
  80:	e92d4070 	push	{r4, r5, r6, lr}
  84:	e1a04001 	mov	r4, r1
  88:	e1a05000 	mov	r5, r0
  8c:	e3c1100f 	bic	r1, r1, #15
  90:	e3811001 	orr	r1, r1, #1
  94:	ebffffd9 	bl	0 <write_4bits>
  98:	e1a01204 	lsl	r1, r4, #4
  9c:	e3811001 	orr	r1, r1, #1
  a0:	e1a00005 	mov	r0, r5
  a4:	e20110f1 	and	r1, r1, #241	; 0xf1
  a8:	ebffffd4 	bl	0 <write_4bits>
  ac:	e8bd4070 	pop	{r4, r5, r6, lr}
  b0:	e3a0002b 	mov	r0, #43	; 0x2b
  b4:	eafffffe 	b	0 <udelay>

000000b8 <tc1602_i2c_start>:
  b8:	e92d4070 	push	{r4, r5, r6, lr}
  bc:	e1a04000 	mov	r4, r0
  c0:	ebfffffe 	bl	0 <lib_bcm2835_i2c_begin>
  c4:	e5d43001 	ldrb	r3, [r4, #1]
  c8:	e3530000 	cmp	r3, #0
  cc:	03a02027 	moveq	r2, #39	; 0x27
  d0:	01a03002 	moveq	r3, r2
  d4:	05c42001 	strbeq	r2, [r4, #1]
  d8:	e5942004 	ldr	r2, [r4, #4]
  dc:	e3520000 	cmp	r2, #0
  e0:	0a000020 	beq	168 <tc1602_i2c_start+0xb0>
  e4:	e5d41008 	ldrb	r1, [r4, #8]
  e8:	e59f2094 	ldr	r2, [pc, #148]	; 184 <tc1602_i2c_start+0xcc>
  ec:	e3510000 	cmp	r1, #0
  f0:	e582300c 	str	r3, [r2, #12]
  f4:	1a00001f 	bne	178 <tc1602_i2c_start+0xc0>
  f8:	e59f0088 	ldr	r0, [pc, #136]	; 188 <tc1602_i2c_start+0xd0>
  fc:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 100:	e5d40001 	ldrb	r0, [r4, #1]
 104:	ebfffffe 	bl	0 <i2c_is_connected>
 108:	e2505000 	subs	r5, r0, #0
 10c:	0a000013 	beq	160 <tc1602_i2c_start+0xa8>
 110:	e3a01033 	mov	r1, #51	; 0x33
 114:	e1a00004 	mov	r0, r4
 118:	ebffffcc 	bl	50 <write_cmd>
 11c:	e3a01032 	mov	r1, #50	; 0x32
 120:	e1a00004 	mov	r0, r4
 124:	ebffffc9 	bl	50 <write_cmd>
 128:	e3a01028 	mov	r1, #40	; 0x28
 12c:	e1a00004 	mov	r0, r4
 130:	ebffffc6 	bl	50 <write_cmd>
 134:	e3a0100c 	mov	r1, #12
 138:	e1a00004 	mov	r0, r4
 13c:	ebffffc3 	bl	50 <write_cmd>
 140:	e3a01001 	mov	r1, #1
 144:	e1a00004 	mov	r0, r4
 148:	ebffffc0 	bl	50 <write_cmd>
 14c:	e59f0038 	ldr	r0, [pc, #56]	; 18c <tc1602_i2c_start+0xd4>
 150:	ebfffffe 	bl	0 <udelay>
 154:	e1a00004 	mov	r0, r4
 158:	e3a01006 	mov	r1, #6
 15c:	ebffffbb 	bl	50 <write_cmd>
 160:	e1a00005 	mov	r0, r5
 164:	e8bd8070 	pop	{r4, r5, r6, pc}
 168:	e3a01001 	mov	r1, #1
 16c:	e59f2010 	ldr	r2, [pc, #16]	; 184 <tc1602_i2c_start+0xcc>
 170:	e5c41008 	strb	r1, [r4, #8]
 174:	e582300c 	str	r3, [r2, #12]
 178:	e59f0010 	ldr	r0, [pc, #16]	; 190 <tc1602_i2c_start+0xd8>
 17c:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 180:	eaffffde 	b	100 <tc1602_i2c_start+0x48>
 184:	20804000 	addcs	r4, r0, r0
 188:	000186a0 	andeq	r8, r1, r0, lsr #13
 18c:	000005cb 	andeq	r0, r0, fp, asr #11
 190:	00061a80 	andeq	r1, r6, r0, lsl #21

00000194 <tc1602_i2c_text>:
 194:	e3520010 	cmp	r2, #16
 198:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 19c:	31a07002 	movcc	r7, r2
 1a0:	23a07010 	movcs	r7, #16
 1a4:	e3520000 	cmp	r2, #0
 1a8:	08bd81f0 	popeq	{r4, r5, r6, r7, r8, pc}
 1ac:	e1a06000 	mov	r6, r0
 1b0:	e3a04000 	mov	r4, #0
 1b4:	e2415001 	sub	r5, r1, #1
 1b8:	e2844001 	add	r4, r4, #1
 1bc:	e5f51001 	ldrb	r1, [r5, #1]!
 1c0:	e1a00006 	mov	r0, r6
 1c4:	e6ef4074 	uxtb	r4, r4
 1c8:	ebffffac 	bl	80 <write_reg>
 1cc:	e1540007 	cmp	r4, r7
 1d0:	3afffff8 	bcc	1b8 <tc1602_i2c_text+0x24>
 1d4:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

000001d8 <tc1602_i2c_text_line_1>:
 1d8:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 1dc:	e1a04002 	mov	r4, r2
 1e0:	e1a05001 	mov	r5, r1
 1e4:	e3a01080 	mov	r1, #128	; 0x80
 1e8:	e1a07000 	mov	r7, r0
 1ec:	ebffff97 	bl	50 <write_cmd>
 1f0:	e3540010 	cmp	r4, #16
 1f4:	31a06004 	movcc	r6, r4
 1f8:	23a06010 	movcs	r6, #16
 1fc:	e3540000 	cmp	r4, #0
 200:	08bd81f0 	popeq	{r4, r5, r6, r7, r8, pc}
 204:	e3a04000 	mov	r4, #0
 208:	e2455001 	sub	r5, r5, #1
 20c:	e2844001 	add	r4, r4, #1
 210:	e5f51001 	ldrb	r1, [r5, #1]!
 214:	e1a00007 	mov	r0, r7
 218:	e6ef4074 	uxtb	r4, r4
 21c:	ebffff97 	bl	80 <write_reg>
 220:	e1540006 	cmp	r4, r6
 224:	3afffff8 	bcc	20c <tc1602_i2c_text_line_1+0x34>
 228:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

0000022c <tc1602_i2c_text_line_2>:
 22c:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 230:	e1a04002 	mov	r4, r2
 234:	e1a05001 	mov	r5, r1
 238:	e3a010c0 	mov	r1, #192	; 0xc0
 23c:	e1a07000 	mov	r7, r0
 240:	ebffff82 	bl	50 <write_cmd>
 244:	e3540010 	cmp	r4, #16
 248:	31a06004 	movcc	r6, r4
 24c:	23a06010 	movcs	r6, #16
 250:	e3540000 	cmp	r4, #0
 254:	08bd81f0 	popeq	{r4, r5, r6, r7, r8, pc}
 258:	e3a04000 	mov	r4, #0
 25c:	e2455001 	sub	r5, r5, #1
 260:	e2844001 	add	r4, r4, #1
 264:	e5f51001 	ldrb	r1, [r5, #1]!
 268:	e1a00007 	mov	r0, r7
 26c:	e6ef4074 	uxtb	r4, r4
 270:	ebffff82 	bl	80 <write_reg>
 274:	e1540006 	cmp	r4, r6
 278:	3afffff8 	bcc	260 <tc1602_i2c_text_line_2+0x34>
 27c:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

00000280 <tc1602_i2c_cls>:
 280:	e92d4010 	push	{r4, lr}
 284:	e3a01001 	mov	r1, #1
 288:	ebffff70 	bl	50 <write_cmd>
 28c:	e8bd4010 	pop	{r4, lr}
 290:	e59f0000 	ldr	r0, [pc]	; 298 <tc1602_i2c_cls+0x18>
 294:	eafffffe 	b	0 <udelay>
 298:	000005cb 	andeq	r0, r0, fp, asr #11

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3820 	eorcc	r3, sp, #32, 16	; 0x200000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	752d3371 	strvc	r3, [sp, #-881]!	; 0xfffffc8f
  38:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
  3c:	38202965 	stmdacc	r0!, {r0, r2, r5, r6, r8, fp, sp}
  40:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  44:	31303220 	teqcc	r0, r0, lsr #4
  48:	30373039 	eorscc	r3, r7, r9, lsr r0
  4c:	72282033 	eorvc	r2, r8, #51	; 0x33
  50:	61656c65 	cmnvs	r5, r5, ror #24
  54:	20296573 	eorcs	r6, r9, r3, ror r5
  58:	6363675b 	cmnvs	r3, #23855104	; 0x16c0000
  5c:	622d382d 	eorvs	r3, sp, #2949120	; 0x2d0000
  60:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  64:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  68:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  6c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  70:	32303337 	eorscc	r3, r0, #-603979776	; 0xdc000000
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	4b5a3605 	blmi	168d82c <tc1602_i2c_cls+0x168d5ac>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <tc1602_i2c_cls+0x421a4>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22021e01 	andcs	r1, r2, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


ssd1306.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <_send_command>:
   0:	e92d4030 	push	{r4, r5, lr}
   4:	e5d04000 	ldrb	r4, [r0]
   8:	e24dd00c 	sub	sp, sp, #12
   c:	e3540001 	cmp	r4, #1
  10:	e1a05001 	mov	r5, r1
  14:	1a000014 	bne	6c <_send_command+0x6c>
  18:	e3a01301 	mov	r1, #67108864	; 0x4000000
  1c:	e5d03004 	ldrb	r3, [r0, #4]
  20:	e59f2088 	ldr	r2, [pc, #136]	; b0 <_send_command+0xb0>
  24:	e3530002 	cmp	r3, #2
  28:	e5821028 	str	r1, [r2, #40]	; 0x28
  2c:	e1d000bc 	ldrh	r0, [r0, #12]
  30:	e5cd5004 	strb	r5, [sp, #4]
  34:	0a000016 	beq	94 <_send_command+0x94>
  38:	e59fc074 	ldr	ip, [pc, #116]	; b4 <_send_command+0xb4>
  3c:	e2033003 	and	r3, r3, #3
  40:	e58c0008 	str	r0, [ip, #8]
  44:	e59c1000 	ldr	r1, [ip]
  48:	e1a02004 	mov	r2, r4
  4c:	e3c11003 	bic	r1, r1, #3
  50:	e1813003 	orr	r3, r1, r3
  54:	e58c3000 	str	r3, [ip]
  58:	e3a01000 	mov	r1, #0
  5c:	e28d0004 	add	r0, sp, #4
  60:	ebfffffe 	bl	0 <lib_bcm2835_spi_transfernb>
  64:	e28dd00c 	add	sp, sp, #12
  68:	e8bd8030 	pop	{r4, r5, pc}
  6c:	e5d02003 	ldrb	r2, [r0, #3]
  70:	e59f3040 	ldr	r3, [pc, #64]	; b8 <_send_command+0xb8>
  74:	e59f0040 	ldr	r0, [pc, #64]	; bc <_send_command+0xbc>
  78:	e583200c 	str	r2, [r3, #12]
  7c:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
  80:	e1a01005 	mov	r1, r5
  84:	e3a00000 	mov	r0, #0
  88:	ebfffffe 	bl	0 <i2c_write_reg_uint8>
  8c:	e28dd00c 	add	sp, sp, #12
  90:	e8bd8030 	pop	{r4, r5, pc}
  94:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_setClockDivider>
  98:	e1a02004 	mov	r2, r4
  9c:	e3a01000 	mov	r1, #0
  a0:	e28d0004 	add	r0, sp, #4
  a4:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_transfernb>
  a8:	e28dd00c 	add	sp, sp, #12
  ac:	e8bd8030 	pop	{r4, r5, pc}
  b0:	20200000 	eorcs	r0, r0, r0
  b4:	20204000 	eorcs	r4, r0, r0
  b8:	20804000 	addcs	r4, r0, r0
  bc:	00061a80 	andeq	r1, r6, r0, lsl #21

000000c0 <_send_data>:
  c0:	e5d03000 	ldrb	r3, [r0]
  c4:	e92d4070 	push	{r4, r5, r6, lr}
  c8:	e3530001 	cmp	r3, #1
  cc:	e1a04001 	mov	r4, r1
  d0:	e1a05002 	mov	r5, r2
  d4:	1a000014 	bne	12c <_send_data+0x6c>
  d8:	e3a01301 	mov	r1, #67108864	; 0x4000000
  dc:	e5d03004 	ldrb	r3, [r0, #4]
  e0:	e59f2080 	ldr	r2, [pc, #128]	; 168 <_send_data+0xa8>
  e4:	e3530002 	cmp	r3, #2
  e8:	e2844001 	add	r4, r4, #1
  ec:	e2455001 	sub	r5, r5, #1
  f0:	e582101c 	str	r1, [r2, #28]
  f4:	e1d000bc 	ldrh	r0, [r0, #12]
  f8:	0a000014 	beq	150 <_send_data+0x90>
  fc:	e59fc068 	ldr	ip, [pc, #104]	; 16c <_send_data+0xac>
 100:	e2033003 	and	r3, r3, #3
 104:	e58c0008 	str	r0, [ip, #8]
 108:	e59c1000 	ldr	r1, [ip]
 10c:	e1a02005 	mov	r2, r5
 110:	e3c11003 	bic	r1, r1, #3
 114:	e1813003 	orr	r3, r1, r3
 118:	e1a00004 	mov	r0, r4
 11c:	e8bd4070 	pop	{r4, r5, r6, lr}
 120:	e58c3000 	str	r3, [ip]
 124:	e3a01000 	mov	r1, #0
 128:	eafffffe 	b	0 <lib_bcm2835_spi_transfernb>
 12c:	e5d02003 	ldrb	r2, [r0, #3]
 130:	e59f3038 	ldr	r3, [pc, #56]	; 170 <_send_data+0xb0>
 134:	e59f0038 	ldr	r0, [pc, #56]	; 174 <_send_data+0xb4>
 138:	e583200c 	str	r2, [r3, #12]
 13c:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 140:	e1a01005 	mov	r1, r5
 144:	e1a00004 	mov	r0, r4
 148:	e8bd4070 	pop	{r4, r5, r6, lr}
 14c:	eafffffe 	b	0 <lib_bcm2835_i2c_write>
 150:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_setClockDivider>
 154:	e1a02005 	mov	r2, r5
 158:	e1a00004 	mov	r0, r4
 15c:	e8bd4070 	pop	{r4, r5, r6, lr}
 160:	e3a01000 	mov	r1, #0
 164:	eafffffe 	b	0 <lib_bcm2835_aux_spi_transfernb>
 168:	20200000 	eorcs	r0, r0, r0
 16c:	20204000 	eorcs	r4, r0, r0
 170:	20804000 	addcs	r4, r0, r0
 174:	00061a80 	andeq	r1, r6, r0, lsl #21

00000178 <oled_clear>:
 178:	e92d4070 	push	{r4, r5, r6, lr}
 17c:	e1a04000 	mov	r4, r0
 180:	e3a01021 	mov	r1, #33	; 0x21
 184:	ebffff9d 	bl	0 <_send_command>
 188:	e1a00004 	mov	r0, r4
 18c:	e3a01000 	mov	r1, #0
 190:	ebffff9a 	bl	0 <_send_command>
 194:	e1a00004 	mov	r0, r4
 198:	e3a0107f 	mov	r1, #127	; 0x7f
 19c:	ebffff97 	bl	0 <_send_command>
 1a0:	e5d45001 	ldrb	r5, [r4, #1]
 1a4:	e3550000 	cmp	r5, #0
 1a8:	0a00000f 	beq	1ec <oled_clear+0x74>
 1ac:	e3550001 	cmp	r5, #1
 1b0:	18bd8070 	popne	{r4, r5, r6, pc}
 1b4:	e1a00004 	mov	r0, r4
 1b8:	e3a01022 	mov	r1, #34	; 0x22
 1bc:	ebffff8f 	bl	0 <_send_command>
 1c0:	e1a00004 	mov	r0, r4
 1c4:	e3a01000 	mov	r1, #0
 1c8:	ebffff8c 	bl	0 <_send_command>
 1cc:	e1a00004 	mov	r0, r4
 1d0:	e3a01003 	mov	r1, #3
 1d4:	ebffff89 	bl	0 <_send_command>
 1d8:	e1a00004 	mov	r0, r4
 1dc:	e8bd4070 	pop	{r4, r5, r6, lr}
 1e0:	e59f203c 	ldr	r2, [pc, #60]	; 224 <oled_clear+0xac>
 1e4:	e59f103c 	ldr	r1, [pc, #60]	; 228 <oled_clear+0xb0>
 1e8:	eaffffb4 	b	c0 <_send_data>
 1ec:	e1a00004 	mov	r0, r4
 1f0:	e3a01022 	mov	r1, #34	; 0x22
 1f4:	ebffff81 	bl	0 <_send_command>
 1f8:	e1a01005 	mov	r1, r5
 1fc:	e1a00004 	mov	r0, r4
 200:	ebffff7e 	bl	0 <_send_command>
 204:	e1a00004 	mov	r0, r4
 208:	e3a01007 	mov	r1, #7
 20c:	ebffff7b 	bl	0 <_send_command>
 210:	e1a00004 	mov	r0, r4
 214:	e8bd4070 	pop	{r4, r5, r6, lr}
 218:	e59f200c 	ldr	r2, [pc, #12]	; 22c <oled_clear+0xb4>
 21c:	e59f1004 	ldr	r1, [pc, #4]	; 228 <oled_clear+0xb0>
 220:	eaffffa6 	b	c0 <_send_data>
 224:	00000201 	andeq	r0, r0, r1, lsl #4
 228:	00000000 	andeq	r0, r0, r0
 22c:	00000401 	andeq	r0, r0, r1, lsl #8

00000230 <oled_set_cursor>:
 230:	e5d03001 	ldrb	r3, [r0, #1]
 234:	e92d4070 	push	{r4, r5, r6, lr}
 238:	e3530000 	cmp	r3, #0
 23c:	e1a04000 	mov	r4, r0
 240:	0a000016 	beq	2a0 <oled_set_cursor+0x70>
 244:	e3530001 	cmp	r3, #1
 248:	1a000001 	bne	254 <oled_set_cursor+0x24>
 24c:	e3510004 	cmp	r1, #4
 250:	9a000014 	bls	2a8 <oled_set_cursor+0x78>
 254:	e3a050b0 	mov	r5, #176	; 0xb0
 258:	e3520015 	cmp	r2, #21
 25c:	83a06010 	movhi	r6, #16
 260:	90822082 	addls	r2, r2, r2, lsl #1
 264:	91a01082 	lslls	r1, r2, #1
 268:	96ef1071 	uxtbls	r1, r1
 26c:	91a06221 	lsrls	r6, r1, #4
 270:	93866010 	orrls	r6, r6, #16
 274:	9201100e 	andls	r1, r1, #14
 278:	83a01000 	movhi	r1, #0
 27c:	e1a00004 	mov	r0, r4
 280:	ebffff5e 	bl	0 <_send_command>
 284:	e1a01006 	mov	r1, r6
 288:	e1a00004 	mov	r0, r4
 28c:	ebffff5b 	bl	0 <_send_command>
 290:	e1a01005 	mov	r1, r5
 294:	e1a00004 	mov	r0, r4
 298:	e8bd4070 	pop	{r4, r5, r6, lr}
 29c:	eaffff57 	b	0 <_send_command>
 2a0:	e3510008 	cmp	r1, #8
 2a4:	8affffea 	bhi	254 <oled_set_cursor+0x24>
 2a8:	e38150b0 	orr	r5, r1, #176	; 0xb0
 2ac:	eaffffe9 	b	258 <oled_set_cursor+0x28>

000002b0 <oled_putc>:
 2b0:	e92d4010 	push	{r4, lr}
 2b4:	e1a04001 	mov	r4, r1
 2b8:	e2411020 	sub	r1, r1, #32
 2bc:	e351005f 	cmp	r1, #95	; 0x5f
 2c0:	96ef1071 	uxtbls	r1, r1
 2c4:	959f3018 	ldrls	r3, [pc, #24]	; 2e4 <oled_putc+0x34>
 2c8:	90611181 	rsbls	r1, r1, r1, lsl #3
 2cc:	90831001 	addls	r1, r3, r1
 2d0:	859f100c 	ldrhi	r1, [pc, #12]	; 2e4 <oled_putc+0x34>
 2d4:	e3a02007 	mov	r2, #7
 2d8:	ebffff78 	bl	c0 <_send_data>
 2dc:	e1a00004 	mov	r0, r4
 2e0:	e8bd8010 	pop	{r4, pc}
 2e4:	00000000 	andeq	r0, r0, r0

000002e8 <oled_puts>:
 2e8:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 2ec:	e1a04001 	mov	r4, r1
 2f0:	e4d43001 	ldrb	r3, [r4], #1
 2f4:	e3530000 	cmp	r3, #0
 2f8:	0a000012 	beq	348 <oled_puts+0x60>
 2fc:	e59f6050 	ldr	r6, [pc, #80]	; 354 <oled_puts+0x6c>
 300:	e1a05000 	mov	r5, r0
 304:	e3a08000 	mov	r8, #0
 308:	e1a07006 	mov	r7, r6
 30c:	e2433020 	sub	r3, r3, #32
 310:	e6ef1073 	uxtb	r1, r3
 314:	e353005f 	cmp	r3, #95	; 0x5f
 318:	e0611181 	rsb	r1, r1, r1, lsl #3
 31c:	90861001 	addls	r1, r6, r1
 320:	81a01007 	movhi	r1, r7
 324:	e3a02007 	mov	r2, #7
 328:	e1a00005 	mov	r0, r5
 32c:	ebffff63 	bl	c0 <_send_data>
 330:	e4d43001 	ldrb	r3, [r4], #1
 334:	e2888001 	add	r8, r8, #1
 338:	e3530000 	cmp	r3, #0
 33c:	1afffff2 	bne	30c <oled_puts+0x24>
 340:	e1a00008 	mov	r0, r8
 344:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
 348:	e1a08003 	mov	r8, r3
 34c:	e1a00008 	mov	r0, r8
 350:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
 354:	00000000 	andeq	r0, r0, r0

00000358 <oled_write>:
 358:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
 35c:	e1a09001 	mov	r9, r1
 360:	e4d93001 	ldrb	r3, [r9], #1
 364:	e3530000 	cmp	r3, #0
 368:	08bd87f0 	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
 36c:	e3520000 	cmp	r2, #0
 370:	08bd87f0 	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
 374:	e59f7050 	ldr	r7, [pc, #80]	; 3cc <oled_write+0x74>
 378:	e1a04002 	mov	r4, r2
 37c:	e1a06000 	mov	r6, r0
 380:	e1a05001 	mov	r5, r1
 384:	e1a08007 	mov	r8, r7
 388:	e2432020 	sub	r2, r3, #32
 38c:	e6ef3072 	uxtb	r3, r2
 390:	e352005f 	cmp	r2, #95	; 0x5f
 394:	e0633183 	rsb	r3, r3, r3, lsl #3
 398:	90871003 	addls	r1, r7, r3
 39c:	81a01008 	movhi	r1, r8
 3a0:	e3a02007 	mov	r2, #7
 3a4:	e1a00006 	mov	r0, r6
 3a8:	ebffff44 	bl	c0 <_send_data>
 3ac:	e4d93001 	ldrb	r3, [r9], #1
 3b0:	e2692001 	rsb	r2, r9, #1
 3b4:	e3530000 	cmp	r3, #0
 3b8:	e0822004 	add	r2, r2, r4
 3bc:	08bd87f0 	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
 3c0:	e1750002 	cmn	r5, r2
 3c4:	1affffef 	bne	388 <oled_write+0x30>
 3c8:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
 3cc:	00000000 	andeq	r0, r0, r0

000003d0 <oled_printf>:
 3d0:	e92d000e 	push	{r1, r2, r3}
 3d4:	e92d4030 	push	{r4, r5, lr}
 3d8:	e24dd020 	sub	sp, sp, #32
 3dc:	e28dc030 	add	ip, sp, #48	; 0x30
 3e0:	e1a05000 	mov	r5, r0
 3e4:	e1a0300c 	mov	r3, ip
 3e8:	e59d202c 	ldr	r2, [sp, #44]	; 0x2c
 3ec:	e28d0008 	add	r0, sp, #8
 3f0:	e3a01016 	mov	r1, #22
 3f4:	e58dc004 	str	ip, [sp, #4]
 3f8:	ebfffffe 	bl	0 <vsnprintf>
 3fc:	e1a04000 	mov	r4, r0
 400:	e1a02000 	mov	r2, r0
 404:	e28d1008 	add	r1, sp, #8
 408:	e1a00005 	mov	r0, r5
 40c:	ebfffffe 	bl	358 <oled_write>
 410:	e1a00004 	mov	r0, r4
 414:	e28dd020 	add	sp, sp, #32
 418:	e8bd4030 	pop	{r4, r5, lr}
 41c:	e28dd00c 	add	sp, sp, #12
 420:	e12fff1e 	bx	lr

00000424 <oled_clear_line>:
 424:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 428:	e6ef7071 	uxtb	r7, r1
 42c:	e1a01007 	mov	r1, r7
 430:	e3a02000 	mov	r2, #0
 434:	e1a05000 	mov	r5, r0
 438:	e3a04015 	mov	r4, #21
 43c:	ebfffffe 	bl	230 <oled_set_cursor>
 440:	e59f6028 	ldr	r6, [pc, #40]	; 470 <oled_clear_line+0x4c>
 444:	e3a02007 	mov	r2, #7
 448:	e1a01006 	mov	r1, r6
 44c:	e1a00005 	mov	r0, r5
 450:	ebffff1a 	bl	c0 <_send_data>
 454:	e2544001 	subs	r4, r4, #1
 458:	1afffff9 	bne	444 <oled_clear_line+0x20>
 45c:	e1a02004 	mov	r2, r4
 460:	e1a01007 	mov	r1, r7
 464:	e1a00005 	mov	r0, r5
 468:	e8bd41f0 	pop	{r4, r5, r6, r7, r8, lr}
 46c:	eafffffe 	b	230 <oled_set_cursor>
 470:	00000000 	andeq	r0, r0, r0

00000474 <oled_status>:
 474:	e5d03001 	ldrb	r3, [r0, #1]
 478:	e92d4070 	push	{r4, r5, r6, lr}
 47c:	e3530000 	cmp	r3, #0
 480:	e1a04000 	mov	r4, r0
 484:	e1a05001 	mov	r5, r1
 488:	0a000008 	beq	4b0 <oled_status+0x3c>
 48c:	e3530001 	cmp	r3, #1
 490:	1a000001 	bne	49c <oled_status+0x28>
 494:	e3a01003 	mov	r1, #3
 498:	ebfffffe 	bl	424 <oled_clear_line>
 49c:	e1a01005 	mov	r1, r5
 4a0:	e1a00004 	mov	r0, r4
 4a4:	e8bd4070 	pop	{r4, r5, r6, lr}
 4a8:	e3a02015 	mov	r2, #21
 4ac:	eafffffe 	b	358 <oled_write>
 4b0:	e3a01007 	mov	r1, #7
 4b4:	ebfffffe 	bl	424 <oled_clear_line>
 4b8:	eafffff7 	b	49c <oled_status+0x28>

000004bc <oled_start>:
 4bc:	e5d03000 	ldrb	r3, [r0]
 4c0:	e92d4070 	push	{r4, r5, r6, lr}
 4c4:	e3530000 	cmp	r3, #0
 4c8:	e1a04000 	mov	r4, r0
 4cc:	0a00006a 	beq	67c <oled_start+0x1c0>
 4d0:	e3530001 	cmp	r3, #1
 4d4:	1a000066 	bne	674 <oled_start+0x1b8>
 4d8:	e5903008 	ldr	r3, [r0, #8]
 4dc:	e3530000 	cmp	r3, #0
 4e0:	0a000085 	beq	6fc <oled_start+0x240>
 4e4:	e59f223c 	ldr	r2, [pc, #572]	; 728 <oled_start+0x26c>
 4e8:	e1530002 	cmp	r3, r2
 4ec:	e5d43004 	ldrb	r3, [r4, #4]
 4f0:	85802008 	strhi	r2, [r0, #8]
 4f4:	e3530001 	cmp	r3, #1
 4f8:	9a000084 	bls	710 <oled_start+0x254>
 4fc:	e3a03002 	mov	r3, #2
 500:	e5c43004 	strb	r3, [r4, #4]
 504:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_begin>
 508:	e5940008 	ldr	r0, [r4, #8]
 50c:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_CalcClockDivider>
 510:	e1c400bc 	strh	r0, [r4, #12]
 514:	e3a06a02 	mov	r6, #8192	; 0x2000
 518:	e59f520c 	ldr	r5, [pc, #524]	; 72c <oled_start+0x270>
 51c:	e3a01001 	mov	r1, #1
 520:	e3a0000d 	mov	r0, #13
 524:	ebfffffe 	bl	0 <lib_bcm2835_gpio_fsel>
 528:	e585601c 	str	r6, [r5, #28]
 52c:	e3a01001 	mov	r1, #1
 530:	e3a0001a 	mov	r0, #26
 534:	ebfffffe 	bl	0 <lib_bcm2835_gpio_fsel>
 538:	e5d43002 	ldrb	r3, [r4, #2]
 53c:	e3530000 	cmp	r3, #0
 540:	0a00005b 	beq	6b4 <oled_start+0x1f8>
 544:	e3a00ffa 	mov	r0, #1000	; 0x3e8
 548:	e585601c 	str	r6, [r5, #28]
 54c:	ebfffffe 	bl	0 <udelay>
 550:	e59f01d8 	ldr	r0, [pc, #472]	; 730 <oled_start+0x274>
 554:	e5856028 	str	r6, [r5, #40]	; 0x28
 558:	ebfffffe 	bl	0 <udelay>
 55c:	e585601c 	str	r6, [r5, #28]
 560:	e59f01c8 	ldr	r0, [pc, #456]	; 730 <oled_start+0x274>
 564:	ebfffffe 	bl	0 <udelay>
 568:	e5d43001 	ldrb	r3, [r4, #1]
 56c:	e3530000 	cmp	r3, #0
 570:	1a000052 	bne	6c0 <oled_start+0x204>
 574:	e59f51b8 	ldr	r5, [pc, #440]	; 734 <oled_start+0x278>
 578:	e3a010ae 	mov	r1, #174	; 0xae
 57c:	e2856017 	add	r6, r5, #23
 580:	ea000000 	b	588 <oled_start+0xcc>
 584:	e5f51001 	ldrb	r1, [r5, #1]!
 588:	e1a00004 	mov	r0, r4
 58c:	ebfffe9b 	bl	0 <_send_command>
 590:	e1560005 	cmp	r6, r5
 594:	1afffffa 	bne	584 <oled_start+0xc8>
 598:	e3a00000 	mov	r0, #0
 59c:	e1a01000 	mov	r1, r0
 5a0:	e59f2190 	ldr	r2, [pc, #400]	; 738 <oled_start+0x27c>
 5a4:	e59fc190 	ldr	ip, [pc, #400]	; 73c <oled_start+0x280>
 5a8:	e2803020 	add	r3, r0, #32
 5ac:	e3530b01 	cmp	r3, #1024	; 0x400
 5b0:	f5d2f000 	pld	[r2]
 5b4:	e5421028 	strb	r1, [r2, #-40]	; 0xffffffd8
 5b8:	e5421027 	strb	r1, [r2, #-39]	; 0xffffffd9
 5bc:	e5421026 	strb	r1, [r2, #-38]	; 0xffffffda
 5c0:	e5421025 	strb	r1, [r2, #-37]	; 0xffffffdb
 5c4:	e5421024 	strb	r1, [r2, #-36]	; 0xffffffdc
 5c8:	e5421023 	strb	r1, [r2, #-35]	; 0xffffffdd
 5cc:	e5421022 	strb	r1, [r2, #-34]	; 0xffffffde
 5d0:	e5421021 	strb	r1, [r2, #-33]	; 0xffffffdf
 5d4:	e5421020 	strb	r1, [r2, #-32]	; 0xffffffe0
 5d8:	e542101f 	strb	r1, [r2, #-31]	; 0xffffffe1
 5dc:	e542101e 	strb	r1, [r2, #-30]	; 0xffffffe2
 5e0:	e542101d 	strb	r1, [r2, #-29]	; 0xffffffe3
 5e4:	e542101c 	strb	r1, [r2, #-28]	; 0xffffffe4
 5e8:	e542101b 	strb	r1, [r2, #-27]	; 0xffffffe5
 5ec:	e542101a 	strb	r1, [r2, #-26]	; 0xffffffe6
 5f0:	e5421019 	strb	r1, [r2, #-25]	; 0xffffffe7
 5f4:	e5421018 	strb	r1, [r2, #-24]	; 0xffffffe8
 5f8:	e5421017 	strb	r1, [r2, #-23]	; 0xffffffe9
 5fc:	e5421016 	strb	r1, [r2, #-22]	; 0xffffffea
 600:	e5421015 	strb	r1, [r2, #-21]	; 0xffffffeb
 604:	e5421014 	strb	r1, [r2, #-20]	; 0xffffffec
 608:	e5421013 	strb	r1, [r2, #-19]	; 0xffffffed
 60c:	e5421012 	strb	r1, [r2, #-18]	; 0xffffffee
 610:	e5421011 	strb	r1, [r2, #-17]	; 0xffffffef
 614:	e5421010 	strb	r1, [r2, #-16]
 618:	e542100f 	strb	r1, [r2, #-15]
 61c:	e542100e 	strb	r1, [r2, #-14]
 620:	e542100d 	strb	r1, [r2, #-13]
 624:	e542100c 	strb	r1, [r2, #-12]
 628:	e542100b 	strb	r1, [r2, #-11]
 62c:	e542100a 	strb	r1, [r2, #-10]
 630:	e1a00003 	mov	r0, r3
 634:	e5421009 	strb	r1, [r2, #-9]
 638:	e04c3003 	sub	r3, ip, r3
 63c:	e2822020 	add	r2, r2, #32
 640:	1affffd8 	bne	5a8 <oled_start+0xec>
 644:	e3a01000 	mov	r1, #0
 648:	e59f20f0 	ldr	r2, [pc, #240]	; 740 <oled_start+0x284>
 64c:	e2533001 	subs	r3, r3, #1
 650:	e4c21001 	strb	r1, [r2], #1
 654:	1afffffc 	bne	64c <oled_start+0x190>
 658:	e3a02040 	mov	r2, #64	; 0x40
 65c:	e59f30e0 	ldr	r3, [pc, #224]	; 744 <oled_start+0x288>
 660:	e1a00004 	mov	r0, r4
 664:	e5c32000 	strb	r2, [r3]
 668:	ebfffffe 	bl	178 <oled_clear>
 66c:	e3a00001 	mov	r0, #1
 670:	e8bd8070 	pop	{r4, r5, r6, pc}
 674:	e3a00000 	mov	r0, #0
 678:	e8bd8070 	pop	{r4, r5, r6, pc}
 67c:	ebfffffe 	bl	0 <lib_bcm2835_i2c_begin>
 680:	e5d43003 	ldrb	r3, [r4, #3]
 684:	e59f00bc 	ldr	r0, [pc, #188]	; 748 <oled_start+0x28c>
 688:	e3530000 	cmp	r3, #0
 68c:	03a0203c 	moveq	r2, #60	; 0x3c
 690:	01a03002 	moveq	r3, r2
 694:	05c42003 	strbeq	r2, [r4, #3]
 698:	e59f20ac 	ldr	r2, [pc, #172]	; 74c <oled_start+0x290>
 69c:	e582300c 	str	r3, [r2, #12]
 6a0:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 6a4:	e5d40003 	ldrb	r0, [r4, #3]
 6a8:	ebfffffe 	bl	0 <i2c_is_connected>
 6ac:	e3500000 	cmp	r0, #0
 6b0:	0affffef 	beq	674 <oled_start+0x1b8>
 6b4:	e5d43001 	ldrb	r3, [r4, #1]
 6b8:	e3530000 	cmp	r3, #0
 6bc:	0affffac 	beq	574 <oled_start+0xb8>
 6c0:	e3530001 	cmp	r3, #1
 6c4:	1affffea 	bne	674 <oled_start+0x1b8>
 6c8:	e59f5080 	ldr	r5, [pc, #128]	; 750 <oled_start+0x294>
 6cc:	e3a010ae 	mov	r1, #174	; 0xae
 6d0:	e2856017 	add	r6, r5, #23
 6d4:	e1a00004 	mov	r0, r4
 6d8:	ebfffe48 	bl	0 <_send_command>
 6dc:	e1560005 	cmp	r6, r5
 6e0:	0affffac 	beq	598 <oled_start+0xdc>
 6e4:	e5f51001 	ldrb	r1, [r5, #1]!
 6e8:	e1a00004 	mov	r0, r4
 6ec:	ebfffe43 	bl	0 <_send_command>
 6f0:	e1560005 	cmp	r6, r5
 6f4:	1afffffa 	bne	6e4 <oled_start+0x228>
 6f8:	eaffffa6 	b	598 <oled_start+0xdc>
 6fc:	e59f3050 	ldr	r3, [pc, #80]	; 754 <oled_start+0x298>
 700:	e5803008 	str	r3, [r0, #8]
 704:	e5d43004 	ldrb	r3, [r4, #4]
 708:	e3530001 	cmp	r3, #1
 70c:	8affff7a 	bhi	4fc <oled_start+0x40>
 710:	ebfffffe 	bl	0 <lib_bcm2835_spi_begin>
 714:	e5941008 	ldr	r1, [r4, #8]
 718:	e59f0038 	ldr	r0, [pc, #56]	; 758 <oled_start+0x29c>
 71c:	ebfffffe 	bl	0 <__aeabi_uidiv>
 720:	e1c400bc 	strh	r0, [r4, #12]
 724:	eaffff7a 	b	514 <oled_start+0x58>
 728:	007a1200 	rsbseq	r1, sl, r0, lsl #4
 72c:	20200000 	eorcs	r0, r0, r0
 730:	00002710 	andeq	r2, r0, r0, lsl r7
 734:	00000018 	andeq	r0, r0, r8, lsl r0
 738:	00000028 	andeq	r0, r0, r8, lsr #32
 73c:	00000401 	andeq	r0, r0, r1, lsl #8
 740:	00000400 	andeq	r0, r0, r0, lsl #8
 744:	00000000 	andeq	r0, r0, r0
 748:	00061a80 	andeq	r1, r6, r0, lsl #21
 74c:	20804000 	addcs	r4, r0, r0
 750:	00000000 	andeq	r0, r0, r0
 754:	000f4240 	andeq	r4, pc, r0, asr #4
 758:	0ee6b280 	cdpeq	2, 14, cr11, cr6, cr0, {4}

Disassembly of section .data:

00000000 <oled_font>:
   0:	00000040 	andeq	r0, r0, r0, asr #32
   4:	40000000 	andmi	r0, r0, r0
   8:	005f0000 	subseq	r0, pc, r0
   c:	00400000 	subeq	r0, r0, r0
  10:	00070007 	andeq	r0, r7, r7
  14:	7f144000 	svcvc	0x00144000
  18:	00147f14 	andseq	r7, r4, r4, lsl pc
  1c:	7f2a2440 	svcvc	0x002a2440
  20:	4000122a 	andmi	r1, r0, sl, lsr #4
  24:	64081323 	strvs	r1, [r8], #-803	; 0xfffffcdd
  28:	36400062 	strbcc	r0, [r0], -r2, rrx
  2c:	50205649 	eorpl	r5, r0, r9, asr #12
  30:	08004000 	stmdaeq	r0, {lr}
  34:	00000307 	andeq	r0, r0, r7, lsl #6
  38:	221c0040 	andscs	r0, ip, #64	; 0x40
  3c:	40000041 	andmi	r0, r0, r1, asr #32
  40:	1c224100 	stfnes	f4, [r2], #-0
  44:	2a400000 	bcs	100004c <oled_start+0xfffb90>
  48:	2a1c7f1c 	bcs	71fcc0 <oled_start+0x71f804>
  4c:	08084000 	stmdaeq	r8, {lr}
  50:	0008083e 	andeq	r0, r8, lr, lsr r8
  54:	70800040 	addvc	r0, r0, r0, asr #32
  58:	40000030 	andmi	r0, r0, r0, lsr r0
  5c:	08080808 	stmdaeq	r8, {r3, fp}
  60:	00400008 	subeq	r0, r0, r8
  64:	00606000 	rsbeq	r6, r0, r0
  68:	10204000 	eorne	r4, r0, r0
  6c:	00020408 	andeq	r0, r2, r8, lsl #8
  70:	49513e40 	ldmdbmi	r1, {r6, r9, sl, fp, ip, sp}^
  74:	40003e45 	andmi	r3, r0, r5, asr #28
  78:	407f4200 	rsbsmi	r4, pc, r0, lsl #4
  7c:	72400000 	subvc	r0, r0, #0
  80:	46494949 	strbmi	r4, [r9], -r9, asr #18
  84:	41214000 			; <UNDEFINED> instruction: 0x41214000
  88:	00334d49 	eorseq	r4, r3, r9, asr #26
  8c:	12141840 	andsne	r1, r4, #64, 16	; 0x400000
  90:	4000107f 	andmi	r1, r0, pc, ror r0
  94:	45454527 	strbmi	r4, [r5, #-1319]	; 0xfffffad9
  98:	3c400039 	mcrrcc	0, 3, r0, r0, cr9
  9c:	3149494a 	cmpcc	r9, sl, asr #18
  a0:	21414000 	mrscs	r4, (UNDEF: 65)
  a4:	00070911 	andeq	r0, r7, r1, lsl r9
  a8:	49493640 	stmdbmi	r9, {r6, r9, sl, ip, sp}^
  ac:	40003649 	andmi	r3, r0, r9, asr #12
  b0:	29494946 	stmdbcs	r9, {r1, r2, r6, r8, fp, lr}^
  b4:	0040001e 	subeq	r0, r0, lr, lsl r0
  b8:	00001400 	andeq	r1, r0, r0, lsl #8
  bc:	40004000 	andmi	r4, r0, r0
  c0:	00000034 	andeq	r0, r0, r4, lsr r0
  c4:	14080040 	strne	r0, [r8], #-64	; 0xffffffc0
  c8:	40004122 	andmi	r4, r0, r2, lsr #2
  cc:	14141414 	ldrne	r1, [r4], #-1044	; 0xfffffbec
  d0:	00400014 	subeq	r0, r0, r4, lsl r0
  d4:	08142241 	ldmdaeq	r4, {r0, r6, r9, sp}
  d8:	01024000 	mrseq	r4, (UNDEF: 2)
  dc:	00060959 	andeq	r0, r6, r9, asr r9
  e0:	5d413e40 	stclpl	14, cr3, [r1, #-256]	; 0xffffff00
  e4:	40004e59 	andmi	r4, r0, r9, asr lr
  e8:	1211127c 	andsne	r1, r1, #124, 4	; 0xc0000007
  ec:	7f40007c 	svcvc	0x0040007c
  f0:	36494949 	strbcc	r4, [r9], -r9, asr #18
  f4:	413e4000 	teqmi	lr, r0
  f8:	00224141 	eoreq	r4, r2, r1, asr #2
  fc:	41417f40 	cmpmi	r1, r0, asr #30
 100:	40003e41 	andmi	r3, r0, r1, asr #28
 104:	4949497f 	stmdbmi	r9, {r0, r1, r2, r3, r4, r5, r6, r8, fp, lr}^
 108:	7f400041 	svcvc	0x00400041
 10c:	01090909 	tsteq	r9, r9, lsl #18
 110:	413e4000 	teqmi	lr, r0
 114:	00735141 	rsbseq	r5, r3, r1, asr #2
 118:	08087f40 	stmdaeq	r8, {r6, r8, r9, sl, fp, ip, sp, lr}
 11c:	40007f08 	andmi	r7, r0, r8, lsl #30
 120:	417f4100 	cmnmi	pc, r0, lsl #2
 124:	20400000 	subcs	r0, r0, r0
 128:	013f4140 	teqeq	pc, r0, asr #2
 12c:	087f4000 	ldmdaeq	pc!, {lr}^	; <UNPREDICTABLE>
 130:	00412214 	subeq	r2, r1, r4, lsl r2
 134:	40407f40 	submi	r7, r0, r0, asr #30
 138:	40004040 	andmi	r4, r0, r0, asr #32
 13c:	021c027f 	andseq	r0, ip, #-268435449	; 0xf0000007
 140:	7f40007f 	svcvc	0x0040007f
 144:	7f100804 	svcvc	0x00100804
 148:	413e4000 	teqmi	lr, r0
 14c:	003e4141 	eorseq	r4, lr, r1, asr #2
 150:	09097f40 	stmdbeq	r9, {r6, r8, r9, sl, fp, ip, sp, lr}
 154:	40000609 	andmi	r0, r0, r9, lsl #12
 158:	2151413e 	cmpcs	r1, lr, lsr r1
 15c:	7f40005e 	svcvc	0x0040005e
 160:	46291909 	strtmi	r1, [r9], -r9, lsl #18
 164:	49264000 	stmdbmi	r6!, {lr}
 168:	00324949 	eorseq	r4, r2, r9, asr #18
 16c:	7f010340 	svcvc	0x00010340
 170:	40000301 	andmi	r0, r0, r1, lsl #6
 174:	4040403f 	submi	r4, r0, pc, lsr r0
 178:	1f40003f 	svcne	0x0040003f
 17c:	1f204020 	svcne	0x00204020
 180:	403f4000 	eorsmi	r4, pc, r0
 184:	003f4038 	eorseq	r4, pc, r8, lsr r0	; <UNPREDICTABLE>
 188:	08146340 	ldmdaeq	r4, {r6, r8, r9, sp, lr}
 18c:	40006314 	andmi	r6, r0, r4, lsl r3
 190:	04780403 	ldrbteq	r0, [r8], #-1027	; 0xfffffbfd
 194:	61400003 	cmpvs	r0, r3
 198:	434d4959 	movtmi	r4, #55641	; 0xd959
 19c:	7f004000 	svcvc	0x00004000
 1a0:	00414141 	subeq	r4, r1, r1, asr #2
 1a4:	08040240 	stmdaeq	r4, {r6, r9}
 1a8:	40002010 	andmi	r2, r0, r0, lsl r0
 1ac:	41414100 	mrsmi	r4, (UNDEF: 81)
 1b0:	0440007f 	strbeq	r0, [r0], #-127	; 0xffffff81
 1b4:	04020102 	streq	r0, [r2], #-258	; 0xfffffefe
 1b8:	40404000 	submi	r4, r0, r0
 1bc:	00404040 	subeq	r4, r0, r0, asr #32
 1c0:	07030040 	streq	r0, [r3, -r0, asr #32]
 1c4:	40000008 	andmi	r0, r0, r8
 1c8:	78545420 	ldmdavc	r4, {r5, sl, ip, lr}^
 1cc:	7f400040 	svcvc	0x00400040
 1d0:	38444428 	stmdacc	r4, {r3, r5, sl, lr}^
 1d4:	44384000 	ldrtmi	r4, [r8], #-0
 1d8:	00284444 	eoreq	r4, r8, r4, asr #8
 1dc:	44443840 	strbmi	r3, [r4], #-2112	; 0xfffff7c0
 1e0:	40007f28 	andmi	r7, r0, r8, lsr #30
 1e4:	54545438 	ldrbpl	r5, [r4], #-1080	; 0xfffffbc8
 1e8:	00400018 	subeq	r0, r0, r8, lsl r0
 1ec:	02097e08 	andeq	r7, r9, #8, 28	; 0x80
 1f0:	a4184000 	ldrge	r4, [r8], #-0
 1f4:	00789ca4 	rsbseq	r9, r8, r4, lsr #25
 1f8:	04087f40 	streq	r7, [r8], #-3904	; 0xfffff0c0
 1fc:	40007804 	andmi	r7, r0, r4, lsl #16
 200:	407d4400 	rsbsmi	r4, sp, r0, lsl #8
 204:	20400000 	subcs	r0, r0, r0
 208:	003d4040 	eorseq	r4, sp, r0, asr #32
 20c:	107f4000 	rsbsne	r4, pc, r0
 210:	00004428 	andeq	r4, r0, r8, lsr #8
 214:	7f410040 	svcvc	0x00410040
 218:	40000040 	andmi	r0, r0, r0, asr #32
 21c:	0478047c 	ldrbteq	r0, [r8], #-1148	; 0xfffffb84
 220:	7c400078 	mcrrvc	0, 7, r0, r0, cr8
 224:	78040408 	stmdavc	r4, {r3, sl}
 228:	44384000 	ldrtmi	r4, [r8], #-0
 22c:	00384444 	eorseq	r4, r8, r4, asr #8
 230:	2418fc40 	ldrcs	pc, [r8], #-3136	; 0xfffff3c0
 234:	40001824 	andmi	r1, r0, r4, lsr #16
 238:	18242418 	stmdane	r4!, {r3, r4, sl, sp}
 23c:	7c4000fc 	mcrrvc	0, 15, r0, r0, cr12
 240:	08040408 	stmdaeq	r4, {r3, sl}
 244:	54484000 	strbpl	r4, [r8], #-0
 248:	00245454 	eoreq	r5, r4, r4, asr r4
 24c:	3f040440 	svccc	0x00040440
 250:	40002444 	andmi	r2, r0, r4, asr #8
 254:	2040403c 	subcs	r4, r0, ip, lsr r0
 258:	1c40007c 	mcrrne	0, 7, r0, r0, cr12
 25c:	1c204020 	stcne	0, cr4, [r0], #-128	; 0xffffff80
 260:	403c4000 	eorsmi	r4, ip, r0
 264:	003c4030 	eorseq	r4, ip, r0, lsr r0
 268:	10284440 	eorne	r4, r8, r0, asr #8
 26c:	40004428 	andmi	r4, r0, r8, lsr #8
 270:	9090904c 	addsls	r9, r0, ip, asr #32
 274:	4440007c 	strbmi	r0, [r0], #-124	; 0xffffff84
 278:	444c5464 	strbmi	r5, [ip], #-1124	; 0xfffffb9c
 27c:	08004000 	stmdaeq	r0, {lr}
 280:	00004136 	andeq	r4, r0, r6, lsr r1
 284:	77000040 	strvc	r0, [r0, -r0, asr #32]
 288:	40000000 	andmi	r0, r0, r0
 28c:	08364100 	ldmdaeq	r6!, {r8, lr}
 290:	02400000 	subeq	r0, r0, #0
 294:	02040201 	andeq	r0, r4, #268435456	; 0x10000000
 298:	263c4000 	ldrtcs	r4, [ip], -r0
 29c:	003c2623 	eorseq	r2, ip, r3, lsr #12

Disassembly of section .bss:

00000000 <clear_buffer>:
	...

Disassembly of section .rodata:

00000000 <oled_128x32_init>:
   0:	a880d5ae 	stmge	r0, {r1, r2, r3, r5, r7, r8, sl, ip, lr, pc}
   4:	4000d31f 	andmi	sp, r0, pc, lsl r3
   8:	0020148d 	eoreq	r1, r0, sp, lsl #9
   c:	02dac8a1 	sbcseq	ip, sl, #10551296	; 0xa10000
  10:	f1d97f81 			; <UNDEFINED> instruction: 0xf1d97f81
  14:	afa640db 	svcge	0x00a640db

00000018 <oled_128x64_init>:
  18:	a880d5ae 	stmge	r0, {r1, r2, r3, r5, r7, r8, sl, ip, lr, pc}
  1c:	4000d33f 	andmi	sp, r0, pc, lsr r3
  20:	0020148d 	eoreq	r1, r0, sp, lsl #9
  24:	12dac8a1 	sbcsne	ip, sl, #10551296	; 0xa10000
  28:	f1d97f81 			; <UNDEFINED> instruction: 0xf1d97f81
  2c:	afa640db 	svcge	0x00a640db

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3820 	eorcc	r3, sp, #32, 16	; 0x200000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	752d3371 	strvc	r3, [sp, #-881]!	; 0xfffffc8f
  38:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
  3c:	38202965 	stmdacc	r0!, {r0, r2, r5, r6, r8, fp, sp}
  40:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  44:	31303220 	teqcc	r0, r0, lsr #4
  48:	30373039 	eorscc	r3, r7, r9, lsr r0
  4c:	72282033 	eorvc	r2, r8, #51	; 0x33
  50:	61656c65 	cmnvs	r5, r5, ror #24
  54:	20296573 	eorcs	r6, r9, r3, ror r5
  58:	6363675b 	cmnvs	r3, #23855104	; 0x16c0000
  5c:	622d382d 	eorvs	r3, sp, #2949120	; 0x2d0000
  60:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  64:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  68:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  6c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  70:	32303337 	eorscc	r3, r0, #-603979776	; 0xdc000000
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	4b5a3605 	blmi	168d82c <oled_start+0x168d370>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <oled_start+0x41f68>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22021e01 	andcs	r1, r2, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


htu21d.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <get_raw_value>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12
   8:	ebfffffe 	bl	0 <i2c_write>
   c:	e59f0024 	ldr	r0, [pc, #36]	; 38 <get_raw_value+0x38>
  10:	ebfffffe 	bl	0 <udelay>
  14:	e3a01003 	mov	r1, #3
  18:	e28d0004 	add	r0, sp, #4
  1c:	ebfffffe 	bl	0 <lib_bcm2835_i2c_read>
  20:	e5dd3004 	ldrb	r3, [sp, #4]
  24:	e5dd0005 	ldrb	r0, [sp, #5]
  28:	e1800403 	orr	r0, r0, r3, lsl #8
  2c:	e3c00003 	bic	r0, r0, #3
  30:	e28dd00c 	add	sp, sp, #12
  34:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
  38:	00013880 	andeq	r3, r1, r0, lsl #17

0000003c <htu21d_start>:
  3c:	e92d4010 	push	{r4, lr}
  40:	e1a04000 	mov	r4, r0
  44:	ebfffffe 	bl	0 <lib_bcm2835_i2c_begin>
  48:	e5d43001 	ldrb	r3, [r4, #1]
  4c:	e3530000 	cmp	r3, #0
  50:	03a02040 	moveq	r2, #64	; 0x40
  54:	01a03002 	moveq	r3, r2
  58:	05c42001 	strbeq	r2, [r4, #1]
  5c:	e5942004 	ldr	r2, [r4, #4]
  60:	e3520000 	cmp	r2, #0
  64:	0a000009 	beq	90 <htu21d_start+0x54>
  68:	e5d41008 	ldrb	r1, [r4, #8]
  6c:	e59f2040 	ldr	r2, [pc, #64]	; b4 <htu21d_start+0x78>
  70:	e3510000 	cmp	r1, #0
  74:	e582300c 	str	r3, [r2, #12]
  78:	1a000008 	bne	a0 <htu21d_start+0x64>
  7c:	e59f0034 	ldr	r0, [pc, #52]	; b8 <htu21d_start+0x7c>
  80:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
  84:	e5d40001 	ldrb	r0, [r4, #1]
  88:	e8bd4010 	pop	{r4, lr}
  8c:	eafffffe 	b	0 <i2c_is_connected>
  90:	e3a01001 	mov	r1, #1
  94:	e59f2018 	ldr	r2, [pc, #24]	; b4 <htu21d_start+0x78>
  98:	e5c41008 	strb	r1, [r4, #8]
  9c:	e582300c 	str	r3, [r2, #12]
  a0:	e59f0014 	ldr	r0, [pc, #20]	; bc <htu21d_start+0x80>
  a4:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
  a8:	e5d40001 	ldrb	r0, [r4, #1]
  ac:	e8bd4010 	pop	{r4, lr}
  b0:	eafffffe 	b	0 <i2c_is_connected>
  b4:	20804000 	addcs	r4, r0, r0
  b8:	000186a0 	andeq	r8, r1, r0, lsr #13
  bc:	00061a80 	andeq	r1, r6, r0, lsl #21

000000c0 <htu21d_get_temperature>:
  c0:	e92d4010 	push	{r4, lr}
  c4:	e5d01008 	ldrb	r1, [r0, #8]
  c8:	e5d02001 	ldrb	r2, [r0, #1]
  cc:	e59f3058 	ldr	r3, [pc, #88]	; 12c <htu21d_get_temperature+0x6c>
  d0:	e3510000 	cmp	r1, #0
  d4:	159f0054 	ldrne	r0, [pc, #84]	; 130 <htu21d_get_temperature+0x70>
  d8:	059f0054 	ldreq	r0, [pc, #84]	; 134 <htu21d_get_temperature+0x74>
  dc:	e583200c 	str	r2, [r3, #12]
  e0:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
  e4:	e3a000f3 	mov	r0, #243	; 0xf3
  e8:	ebffffc4 	bl	0 <get_raw_value>
  ec:	ee070a10 	vmov	s14, r0
  f0:	eddf7a0c 	vldr	s15, [pc, #48]	; 128 <htu21d_get_temperature+0x68>
  f4:	eeb87a47 	vcvt.f32.u32	s14, s14
  f8:	ee277a27 	vmul.f32	s14, s14, s15
  fc:	ed9f6b05 	vldr	d6, [pc, #20]	; 118 <htu21d_get_temperature+0x58>
 100:	eeb77ac7 	vcvt.f64.f32	d7, s14
 104:	ed9f0b05 	vldr	d0, [pc, #20]	; 120 <htu21d_get_temperature+0x60>
 108:	ee170b06 	vnmls.f64	d0, d7, d6
 10c:	eeb70bc0 	vcvt.f32.f64	s0, d0
 110:	e8bd8010 	pop	{r4, pc}
 114:	e320f000 	nop	{0}
 118:	3d70a3d7 	ldclcc	3, cr10, [r0, #-860]!	; 0xfffffca4
 11c:	4065f70a 	rsbmi	pc, r5, sl, lsl #14
 120:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd
 124:	40476ccc 	submi	r6, r7, ip, asr #25
 128:	37800000 	strcc	r0, [r0, r0]
 12c:	20804000 	addcs	r4, r0, r0
 130:	00061a80 	andeq	r1, r6, r0, lsl #21
 134:	000186a0 	andeq	r8, r1, r0, lsr #13

00000138 <htu21d_get_humidity>:
 138:	e92d4010 	push	{r4, lr}
 13c:	e5d01008 	ldrb	r1, [r0, #8]
 140:	e5d02001 	ldrb	r2, [r0, #1]
 144:	e59f3058 	ldr	r3, [pc, #88]	; 1a4 <htu21d_get_humidity+0x6c>
 148:	e3510000 	cmp	r1, #0
 14c:	159f0054 	ldrne	r0, [pc, #84]	; 1a8 <htu21d_get_humidity+0x70>
 150:	059f0054 	ldreq	r0, [pc, #84]	; 1ac <htu21d_get_humidity+0x74>
 154:	e583200c 	str	r2, [r3, #12]
 158:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 15c:	e3a000f5 	mov	r0, #245	; 0xf5
 160:	ebffffa6 	bl	0 <get_raw_value>
 164:	ee070a10 	vmov	s14, r0
 168:	eddf7a0c 	vldr	s15, [pc, #48]	; 1a0 <htu21d_get_humidity+0x68>
 16c:	eeb87a47 	vcvt.f32.u32	s14, s14
 170:	ee277a27 	vmul.f32	s14, s14, s15
 174:	ed9f6b05 	vldr	d6, [pc, #20]	; 190 <htu21d_get_humidity+0x58>
 178:	eeb77ac7 	vcvt.f64.f32	d7, s14
 17c:	ed9f0b05 	vldr	d0, [pc, #20]	; 198 <htu21d_get_humidity+0x60>
 180:	ee170b06 	vnmls.f64	d0, d7, d6
 184:	eeb70bc0 	vcvt.f32.f64	s0, d0
 188:	e8bd8010 	pop	{r4, pc}
 18c:	e320f000 	nop	{0}
 190:	00000000 	andeq	r0, r0, r0
 194:	405f4000 	subsmi	r4, pc, r0
 198:	00000000 	andeq	r0, r0, r0
 19c:	40180000 	andsmi	r0, r8, r0
 1a0:	37800000 	strcc	r0, [r0, r0]
 1a4:	20804000 	addcs	r4, r0, r0
 1a8:	00061a80 	andeq	r1, r6, r0, lsl #21
 1ac:	000186a0 	andeq	r8, r1, r0, lsr #13

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3820 	eorcc	r3, sp, #32, 16	; 0x200000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	752d3371 	strvc	r3, [sp, #-881]!	; 0xfffffc8f
  38:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
  3c:	38202965 	stmdacc	r0!, {r0, r2, r5, r6, r8, fp, sp}
  40:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  44:	31303220 	teqcc	r0, r0, lsr #4
  48:	30373039 	eorscc	r3, r7, r9, lsr r0
  4c:	72282033 	eorvc	r2, r8, #51	; 0x33
  50:	61656c65 	cmnvs	r5, r5, ror #24
  54:	20296573 	eorcs	r6, r9, r3, ror r5
  58:	6363675b 	cmnvs	r3, #23855104	; 0x16c0000
  5c:	622d382d 	eorvs	r3, sp, #2949120	; 0x2d0000
  60:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  64:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  68:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  6c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  70:	32303337 	eorscc	r3, r0, #-603979776	; 0xdc000000
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	4b5a3605 	blmi	168d82c <htu21d_get_humidity+0x168d6f4>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <htu21d_get_humidity+0x422ec>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22021e01 	andcs	r1, r2, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


mcp4902.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <mcp4902_start>:
   0:	e5903004 	ldr	r3, [r0, #4]
   4:	e92d4010 	push	{r4, lr}
   8:	e3530000 	cmp	r3, #0
   c:	e1a04000 	mov	r4, r0
  10:	1a00000c 	bne	48 <mcp4902_start+0x48>
  14:	e59f3050 	ldr	r3, [pc, #80]	; 6c <mcp4902_start+0x6c>
  18:	e5803004 	str	r3, [r0, #4]
  1c:	e5d43000 	ldrb	r3, [r4]
  20:	e3530001 	cmp	r3, #1
  24:	9a00000d 	bls	60 <mcp4902_start+0x60>
  28:	e3a03002 	mov	r3, #2
  2c:	e5c43000 	strb	r3, [r4]
  30:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_begin>
  34:	e5940004 	ldr	r0, [r4, #4]
  38:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_CalcClockDivider>
  3c:	e1c400bc 	strh	r0, [r4, #12]
  40:	e3a00001 	mov	r0, #1
  44:	e8bd8010 	pop	{r4, pc}
  48:	e59f2020 	ldr	r2, [pc, #32]	; 70 <mcp4902_start+0x70>
  4c:	e1530002 	cmp	r3, r2
  50:	e5d43000 	ldrb	r3, [r4]
  54:	85802004 	strhi	r2, [r0, #4]
  58:	e3530001 	cmp	r3, #1
  5c:	8afffff1 	bhi	28 <mcp4902_start+0x28>
  60:	ebfffffe 	bl	0 <lib_bcm2835_spi_begin>
  64:	e3a00001 	mov	r0, #1
  68:	e8bd8010 	pop	{r4, pc}
  6c:	00e4e1c0 	rsceq	lr, r4, r0, asr #3
  70:	01312d00 	teqeq	r1, r0, lsl #26

00000074 <mcp4902_write_a>:
  74:	e92d4070 	push	{r4, r5, r6, lr}
  78:	e5d05000 	ldrb	r5, [r0]
  7c:	e1a01201 	lsl	r1, r1, #4
  80:	e3550002 	cmp	r5, #2
  84:	e20140f0 	and	r4, r1, #240	; 0xf0
  88:	0a00000e 	beq	c8 <mcp4902_write_a+0x54>
  8c:	e5901004 	ldr	r1, [r0, #4]
  90:	e59f0044 	ldr	r0, [pc, #68]	; dc <mcp4902_write_a+0x68>
  94:	ebfffffe 	bl	0 <__aeabi_uidiv>
  98:	e59f3040 	ldr	r3, [pc, #64]	; e0 <mcp4902_write_a+0x6c>
  9c:	e59f2040 	ldr	r2, [pc, #64]	; e4 <mcp4902_write_a+0x70>
  a0:	e0033000 	and	r3, r3, r0
  a4:	e5823008 	str	r3, [r2, #8]
  a8:	e5923000 	ldr	r3, [r2]
  ac:	e2055003 	and	r5, r5, #3
  b0:	e3c33003 	bic	r3, r3, #3
  b4:	e1835005 	orr	r5, r3, r5
  b8:	e1a00004 	mov	r0, r4
  bc:	e5825000 	str	r5, [r2]
  c0:	e8bd4070 	pop	{r4, r5, r6, lr}
  c4:	eafffffe 	b	0 <lib_bcm2835_spi_write>
  c8:	e1d000bc 	ldrh	r0, [r0, #12]
  cc:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_setClockDivider>
  d0:	e1a00004 	mov	r0, r4
  d4:	e8bd4070 	pop	{r4, r5, r6, lr}
  d8:	eafffffe 	b	0 <lib_bcm2835_aux_spi_write>
  dc:	0ee6b280 	cdpeq	2, 14, cr11, cr6, cr0, {4}
  e0:	0000fffe 	strdeq	pc, [r0], -lr
  e4:	20204000 	eorcs	r4, r0, r0

000000e8 <mcp4902_write_b>:
  e8:	e92d4070 	push	{r4, r5, r6, lr}
  ec:	e5d05000 	ldrb	r5, [r0]
  f0:	e1a01201 	lsl	r1, r1, #4
  f4:	e3550002 	cmp	r5, #2
  f8:	e20140f0 	and	r4, r1, #240	; 0xf0
  fc:	0a000011 	beq	148 <mcp4902_write_b+0x60>
 100:	e5901004 	ldr	r1, [r0, #4]
 104:	e59f0050 	ldr	r0, [pc, #80]	; 15c <mcp4902_write_b+0x74>
 108:	ebfffffe 	bl	0 <__aeabi_uidiv>
 10c:	e59f204c 	ldr	r2, [pc, #76]	; 160 <mcp4902_write_b+0x78>
 110:	e59f304c 	ldr	r3, [pc, #76]	; 164 <mcp4902_write_b+0x7c>
 114:	e0022000 	and	r2, r2, r0
 118:	e5832008 	str	r2, [r3, #8]
 11c:	e5932000 	ldr	r2, [r3]
 120:	e2055003 	and	r5, r5, #3
 124:	e3c22003 	bic	r2, r2, #3
 128:	e1825005 	orr	r5, r2, r5
 12c:	e5835000 	str	r5, [r3]
 130:	e5932000 	ldr	r2, [r3]
 134:	e1a00004 	mov	r0, r4
 138:	e8bd4070 	pop	{r4, r5, r6, lr}
 13c:	e3c2200c 	bic	r2, r2, #12
 140:	e5832000 	str	r2, [r3]
 144:	eafffffe 	b	0 <lib_bcm2835_spi_write>
 148:	e1d000bc 	ldrh	r0, [r0, #12]
 14c:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_setClockDivider>
 150:	e1a00004 	mov	r0, r4
 154:	e8bd4070 	pop	{r4, r5, r6, lr}
 158:	eafffffe 	b	0 <lib_bcm2835_aux_spi_write>
 15c:	0ee6b280 	cdpeq	2, 14, cr11, cr6, cr0, {4}
 160:	0000fffe 	strdeq	pc, [r0], -lr
 164:	20204000 	eorcs	r4, r0, r0

00000168 <mcp4902_write_ab>:
 168:	e92d4070 	push	{r4, r5, r6, lr}
 16c:	e5d06000 	ldrb	r6, [r0]
 170:	e1a01201 	lsl	r1, r1, #4
 174:	e1a02202 	lsl	r2, r2, #4
 178:	e3560002 	cmp	r6, #2
 17c:	e20150f0 	and	r5, r1, #240	; 0xf0
 180:	e20240f0 	and	r4, r2, #240	; 0xf0
 184:	0a000010 	beq	1cc <mcp4902_write_ab+0x64>
 188:	e5901004 	ldr	r1, [r0, #4]
 18c:	e59f0054 	ldr	r0, [pc, #84]	; 1e8 <mcp4902_write_ab+0x80>
 190:	ebfffffe 	bl	0 <__aeabi_uidiv>
 194:	e59f3050 	ldr	r3, [pc, #80]	; 1ec <mcp4902_write_ab+0x84>
 198:	e59f2050 	ldr	r2, [pc, #80]	; 1f0 <mcp4902_write_ab+0x88>
 19c:	e0033000 	and	r3, r3, r0
 1a0:	e5823008 	str	r3, [r2, #8]
 1a4:	e5923000 	ldr	r3, [r2]
 1a8:	e2066003 	and	r6, r6, #3
 1ac:	e3c33003 	bic	r3, r3, #3
 1b0:	e1836006 	orr	r6, r3, r6
 1b4:	e1a00005 	mov	r0, r5
 1b8:	e5826000 	str	r6, [r2]
 1bc:	ebfffffe 	bl	0 <lib_bcm2835_spi_write>
 1c0:	e1a00004 	mov	r0, r4
 1c4:	e8bd4070 	pop	{r4, r5, r6, lr}
 1c8:	eafffffe 	b	0 <lib_bcm2835_spi_write>
 1cc:	e1d000bc 	ldrh	r0, [r0, #12]
 1d0:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_setClockDivider>
 1d4:	e1a00005 	mov	r0, r5
 1d8:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_write>
 1dc:	e1a00004 	mov	r0, r4
 1e0:	e8bd4070 	pop	{r4, r5, r6, lr}
 1e4:	eafffffe 	b	0 <lib_bcm2835_aux_spi_write>
 1e8:	0ee6b280 	cdpeq	2, 14, cr11, cr6, cr0, {4}
 1ec:	0000fffe 	strdeq	pc, [r0], -lr
 1f0:	20204000 	eorcs	r4, r0, r0

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3820 	eorcc	r3, sp, #32, 16	; 0x200000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	752d3371 	strvc	r3, [sp, #-881]!	; 0xfffffc8f
  38:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
  3c:	38202965 	stmdacc	r0!, {r0, r2, r5, r6, r8, fp, sp}
  40:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  44:	31303220 	teqcc	r0, r0, lsr #4
  48:	30373039 	eorscc	r3, r7, r9, lsr r0
  4c:	72282033 	eorvc	r2, r8, #51	; 0x33
  50:	61656c65 	cmnvs	r5, r5, ror #24
  54:	20296573 	eorcs	r6, r9, r3, ror r5
  58:	6363675b 	cmnvs	r3, #23855104	; 0x16c0000
  5c:	622d382d 	eorvs	r3, sp, #2949120	; 0x2d0000
  60:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  64:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  68:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  6c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  70:	32303337 	eorscc	r3, r0, #-603979776	; 0xdc000000
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	4b5a3605 	blmi	168d82c <mcp4902_write_ab+0x168d6c4>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <mcp4902_write_ab+0x422bc>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22021e01 	andcs	r1, r2, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


mcp7941x.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <mcp7941x_start>:
   0:	e92d4070 	push	{r4, r5, r6, lr}
   4:	e1a04000 	mov	r4, r0
   8:	ebfffffe 	bl	0 <lib_bcm2835_i2c_begin>
   c:	e3540000 	cmp	r4, #0
  10:	03a0306f 	moveq	r3, #111	; 0x6f
  14:	11a03004 	movne	r3, r4
  18:	01a04003 	moveq	r4, r3
  1c:	e59f2024 	ldr	r2, [pc, #36]	; 48 <mcp7941x_start+0x48>
  20:	e59f5024 	ldr	r5, [pc, #36]	; 4c <mcp7941x_start+0x4c>
  24:	e59f0024 	ldr	r0, [pc, #36]	; 50 <mcp7941x_start+0x50>
  28:	e5c54000 	strb	r4, [r5]
  2c:	e582300c 	str	r3, [r2, #12]
  30:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
  34:	e5d50000 	ldrb	r0, [r5]
  38:	ebfffffe 	bl	0 <i2c_is_connected>
  3c:	e2200001 	eor	r0, r0, #1
  40:	e6ef0070 	uxtb	r0, r0
  44:	e8bd8070 	pop	{r4, r5, r6, pc}
  48:	20804000 	addcs	r4, r0, r0
  4c:	00000000 	andeq	r0, r0, r0
  50:	000186a0 	andeq	r8, r1, r0, lsr #13

00000054 <mcp7941x_get_date_time>:
  54:	e92d40f0 	push	{r4, r5, r6, r7, lr}
  58:	e3a05000 	mov	r5, #0
  5c:	e59f20ec 	ldr	r2, [pc, #236]	; 150 <mcp7941x_get_date_time+0xfc>
  60:	e59f30ec 	ldr	r3, [pc, #236]	; 154 <mcp7941x_get_date_time+0x100>
  64:	e5d22000 	ldrb	r2, [r2]
  68:	e24dd00c 	sub	sp, sp, #12
  6c:	e1a04000 	mov	r4, r0
  70:	e58d5000 	str	r5, [sp]
  74:	e59f00dc 	ldr	r0, [pc, #220]	; 158 <mcp7941x_get_date_time+0x104>
  78:	e58d5003 	str	r5, [sp, #3]
  7c:	e583200c 	str	r2, [r3, #12]
  80:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
  84:	e1a00005 	mov	r0, r5
  88:	e3a0500a 	mov	r5, #10
  8c:	ebfffffe 	bl	0 <i2c_write>
  90:	e1a0000d 	mov	r0, sp
  94:	e3a01007 	mov	r1, #7
  98:	ebfffffe 	bl	0 <lib_bcm2835_i2c_read>
  9c:	e5ddc000 	ldrb	ip, [sp]
  a0:	e5dd6006 	ldrb	r6, [sp, #6]
  a4:	e1a0024c 	asr	r0, ip, #4
  a8:	e2000007 	and	r0, r0, #7
  ac:	e0800100 	add	r0, r0, r0, lsl #2
  b0:	e20cc00f 	and	ip, ip, #15
  b4:	e5dd7001 	ldrb	r7, [sp, #1]
  b8:	e5dd1002 	ldrb	r1, [sp, #2]
  bc:	e08cc080 	add	ip, ip, r0, lsl #1
  c0:	e584c000 	str	ip, [r4]
  c4:	e1a0c226 	lsr	ip, r6, #4
  c8:	e206600f 	and	r6, r6, #15
  cc:	e5dd3005 	ldrb	r3, [sp, #5]
  d0:	e1056c85 	smlabb	r5, r5, ip, r6
  d4:	e1a00247 	asr	r0, r7, #4
  d8:	e1a0c241 	asr	ip, r1, #4
  dc:	e5dd2004 	ldrb	r2, [sp, #4]
  e0:	e2000007 	and	r0, r0, #7
  e4:	e20cc003 	and	ip, ip, #3
  e8:	e1a0e243 	asr	lr, r3, #4
  ec:	e207700f 	and	r7, r7, #15
  f0:	e08cc10c 	add	ip, ip, ip, lsl #2
  f4:	e0800100 	add	r0, r0, r0, lsl #2
  f8:	e201100f 	and	r1, r1, #15
  fc:	e0870080 	add	r0, r7, r0, lsl #1
 100:	e081108c 	add	r1, r1, ip, lsl #1
 104:	e20ee001 	and	lr, lr, #1
 108:	e1a0c242 	asr	ip, r2, #4
 10c:	e5840004 	str	r0, [r4, #4]
 110:	e5841008 	str	r1, [r4, #8]
 114:	e5dd0003 	ldrb	r0, [sp, #3]
 118:	e1a0110e 	lsl	r1, lr, #2
 11c:	e20cc003 	and	ip, ip, #3
 120:	e081e00e 	add	lr, r1, lr
 124:	e08cc10c 	add	ip, ip, ip, lsl #2
 128:	e203300f 	and	r3, r3, #15
 12c:	e202200f 	and	r2, r2, #15
 130:	e082208c 	add	r2, r2, ip, lsl #1
 134:	e2001007 	and	r1, r0, #7
 138:	e083308e 	add	r3, r3, lr, lsl #1
 13c:	e5841018 	str	r1, [r4, #24]
 140:	e1c420fc 	strd	r2, [r4, #12]
 144:	e5845014 	str	r5, [r4, #20]
 148:	e28dd00c 	add	sp, sp, #12
 14c:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
 150:	00000000 	andeq	r0, r0, r0
 154:	20804000 	addcs	r4, r0, r0
 158:	000186a0 	andeq	r8, r1, r0, lsr #13

0000015c <mcp7941x_set_date_time>:
 15c:	e5902000 	ldr	r2, [r0]
 160:	e59f110c 	ldr	r1, [pc, #268]	; 274 <mcp7941x_set_date_time+0x118>
 164:	e202207f 	and	r2, r2, #127	; 0x7f
 168:	e083c291 	umull	ip, r3, r1, r2
 16c:	e1a0c1a3 	lsr	ip, r3, #3
 170:	e08c310c 	add	r3, ip, ip, lsl #2
 174:	e0423083 	sub	r3, r2, r3, lsl #1
 178:	e083320c 	add	r3, r3, ip, lsl #4
 17c:	e1e03c83 	mvn	r3, r3, lsl #25
 180:	e9901004 	ldmib	r0, {r2, ip}
 184:	e1e03ca3 	mvn	r3, r3, lsr #25
 188:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
 18c:	e3a05000 	mov	r5, #0
 190:	e202207f 	and	r2, r2, #127	; 0x7f
 194:	e089e291 	umull	lr, r9, r1, r2
 198:	e24dd008 	sub	sp, sp, #8
 19c:	e5906014 	ldr	r6, [r0, #20]
 1a0:	e1a091a9 	lsr	r9, r9, #3
 1a4:	e590400c 	ldr	r4, [r0, #12]
 1a8:	e59f70c8 	ldr	r7, [pc, #200]	; 278 <mcp7941x_set_date_time+0x11c>
 1ac:	e5cd3001 	strb	r3, [sp, #1]
 1b0:	e20cc01f 	and	ip, ip, #31
 1b4:	e0893109 	add	r3, r9, r9, lsl #2
 1b8:	e0c78697 	smull	r8, r7, r7, r6
 1bc:	e204403f 	and	r4, r4, #63	; 0x3f
 1c0:	e088ac91 	umull	sl, r8, r1, ip
 1c4:	e0422083 	sub	r2, r2, r3, lsl #1
 1c8:	e0822209 	add	r2, r2, r9, lsl #4
 1cc:	e0839491 	umull	r9, r3, r1, r4
 1d0:	e590e010 	ldr	lr, [r0, #16]
 1d4:	e1a081a8 	lsr	r8, r8, #3
 1d8:	e5cd2002 	strb	r2, [sp, #2]
 1dc:	e1a031a3 	lsr	r3, r3, #3
 1e0:	e0882108 	add	r2, r8, r8, lsl #2
 1e4:	e20ee01f 	and	lr, lr, #31
 1e8:	e0819e91 	umull	r9, r1, r1, lr
 1ec:	e04cc082 	sub	ip, ip, r2, lsl #1
 1f0:	e0832103 	add	r2, r3, r3, lsl #2
 1f4:	e0444082 	sub	r4, r4, r2, lsl #1
 1f8:	e0844203 	add	r4, r4, r3, lsl #4
 1fc:	e1a03fc6 	asr	r3, r6, #31
 200:	e0637147 	rsb	r7, r3, r7, asr #2
 204:	e59f3070 	ldr	r3, [pc, #112]	; 27c <mcp7941x_set_date_time+0x120>
 208:	e5900018 	ldr	r0, [r0, #24]
 20c:	e08cc208 	add	ip, ip, r8, lsl #4
 210:	e1a011a1 	lsr	r1, r1, #3
 214:	e5cdc003 	strb	ip, [sp, #3]
 218:	e0812101 	add	r2, r1, r1, lsl #2
 21c:	e5d3c000 	ldrb	ip, [r3]
 220:	e0873107 	add	r3, r7, r7, lsl #2
 224:	e04ee082 	sub	lr, lr, r2, lsl #1
 228:	e0463083 	sub	r3, r6, r3, lsl #1
 22c:	e59f204c 	ldr	r2, [pc, #76]	; 280 <mcp7941x_set_date_time+0x124>
 230:	e2000007 	and	r0, r0, #7
 234:	e08e1201 	add	r1, lr, r1, lsl #4
 238:	e0833207 	add	r3, r3, r7, lsl #4
 23c:	e3800008 	orr	r0, r0, #8
 240:	e5cd1006 	strb	r1, [sp, #6]
 244:	e5cd0004 	strb	r0, [sp, #4]
 248:	e5cd3007 	strb	r3, [sp, #7]
 24c:	e5cd4005 	strb	r4, [sp, #5]
 250:	e5cd5000 	strb	r5, [sp]
 254:	e59f0028 	ldr	r0, [pc, #40]	; 284 <mcp7941x_set_date_time+0x128>
 258:	e582c00c 	str	ip, [r2, #12]
 25c:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 260:	e3a01008 	mov	r1, #8
 264:	e1a0000d 	mov	r0, sp
 268:	ebfffffe 	bl	0 <lib_bcm2835_i2c_write>
 26c:	e28dd008 	add	sp, sp, #8
 270:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
 274:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd
 278:	66666667 	strbtvs	r6, [r6], -r7, ror #12
 27c:	00000000 	andeq	r0, r0, r0
 280:	20804000 	addcs	r4, r0, r0
 284:	000186a0 	andeq	r8, r1, r0, lsr #13

Disassembly of section .data:

00000000 <i2c_mcp7941x_slave_address>:
   0:	Address 0x0000000000000000 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3820 	eorcc	r3, sp, #32, 16	; 0x200000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	752d3371 	strvc	r3, [sp, #-881]!	; 0xfffffc8f
  38:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
  3c:	38202965 	stmdacc	r0!, {r0, r2, r5, r6, r8, fp, sp}
  40:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  44:	31303220 	teqcc	r0, r0, lsr #4
  48:	30373039 	eorscc	r3, r7, r9, lsr r0
  4c:	72282033 	eorvc	r2, r8, #51	; 0x33
  50:	61656c65 	cmnvs	r5, r5, ror #24
  54:	20296573 	eorcs	r6, r9, r3, ror r5
  58:	6363675b 	cmnvs	r3, #23855104	; 0x16c0000
  5c:	622d382d 	eorvs	r3, sp, #2949120	; 0x2d0000
  60:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  64:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  68:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  6c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  70:	32303337 	eorscc	r3, r0, #-603979776	; 0xdc000000
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	4b5a3605 	blmi	168d82c <mcp7941x_set_date_time+0x168d6d0>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <mcp7941x_set_date_time+0x422c8>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22021e01 	andcs	r1, r2, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


ina219.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <ina219_configure>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e5ddc004 	ldrb	ip, [sp, #4]
   8:	e5d00001 	ldrb	r0, [r0, #1]
   c:	e183300c 	orr	r3, r3, ip
  10:	e1823003 	orr	r3, r2, r3
  14:	e5ddc008 	ldrb	ip, [sp, #8]
  18:	e1813003 	orr	r3, r1, r3
  1c:	e3510000 	cmp	r1, #0
  20:	e200000f 	and	r0, r0, #15
  24:	e183300c 	orr	r3, r3, ip
  28:	0a000021 	beq	b4 <ina219_configure+0xb4>
  2c:	e3510a02 	cmp	r1, #8192	; 0x2000
  30:	1a000004 	bne	48 <ina219_configure+0x48>
  34:	e3a0c442 	mov	ip, #1107296256	; 0x42000000
  38:	e59f10d8 	ldr	r1, [pc, #216]	; 118 <ina219_configure+0x118>
  3c:	e080e100 	add	lr, r0, r0, lsl #2
  40:	e081110e 	add	r1, r1, lr, lsl #2
  44:	e581c00c 	str	ip, [r1, #12]
  48:	e3520b02 	cmp	r2, #2048	; 0x800
  4c:	0a00001f 	beq	d0 <ina219_configure+0xd0>
  50:	9a00000c 	bls	88 <ina219_configure+0x88>
  54:	e3520a01 	cmp	r2, #4096	; 0x1000
  58:	0a000025 	beq	f4 <ina219_configure+0xf4>
  5c:	e3520b06 	cmp	r2, #6144	; 0x1800
  60:	1a000004 	bne	78 <ina219_configure+0x78>
  64:	e59f20ac 	ldr	r2, [pc, #172]	; 118 <ina219_configure+0x118>
  68:	e59f10ac 	ldr	r1, [pc, #172]	; 11c <ina219_configure+0x11c>
  6c:	e0800100 	add	r0, r0, r0, lsl #2
  70:	e0820100 	add	r0, r2, r0, lsl #2
  74:	e5801008 	str	r1, [r0, #8]
  78:	e1a01003 	mov	r1, r3
  7c:	e3a00000 	mov	r0, #0
  80:	e49de004 	pop	{lr}		; (ldr lr, [sp], #4)
  84:	eafffffe 	b	0 <i2c_write_reg_uint16>
  88:	e3520000 	cmp	r2, #0
  8c:	1afffff9 	bne	78 <ina219_configure+0x78>
  90:	e59f2080 	ldr	r2, [pc, #128]	; 118 <ina219_configure+0x118>
  94:	e59f1084 	ldr	r1, [pc, #132]	; 120 <ina219_configure+0x120>
  98:	e0800100 	add	r0, r0, r0, lsl #2
  9c:	e0820100 	add	r0, r2, r0, lsl #2
  a0:	e5801008 	str	r1, [r0, #8]
  a4:	e49de004 	pop	{lr}		; (ldr lr, [sp], #4)
  a8:	e1a01003 	mov	r1, r3
  ac:	e3a00000 	mov	r0, #0
  b0:	eafffffe 	b	0 <i2c_write_reg_uint16>
  b4:	e59f105c 	ldr	r1, [pc, #92]	; 118 <ina219_configure+0x118>
  b8:	e59fc064 	ldr	ip, [pc, #100]	; 124 <ina219_configure+0x124>
  bc:	e080e100 	add	lr, r0, r0, lsl #2
  c0:	e081110e 	add	r1, r1, lr, lsl #2
  c4:	e3520b02 	cmp	r2, #2048	; 0x800
  c8:	e581c00c 	str	ip, [r1, #12]
  cc:	1affffdf 	bne	50 <ina219_configure+0x50>
  d0:	e59f2040 	ldr	r2, [pc, #64]	; 118 <ina219_configure+0x118>
  d4:	e59f104c 	ldr	r1, [pc, #76]	; 128 <ina219_configure+0x128>
  d8:	e0800100 	add	r0, r0, r0, lsl #2
  dc:	e0820100 	add	r0, r2, r0, lsl #2
  e0:	e5801008 	str	r1, [r0, #8]
  e4:	e49de004 	pop	{lr}		; (ldr lr, [sp], #4)
  e8:	e1a01003 	mov	r1, r3
  ec:	e3a00000 	mov	r0, #0
  f0:	eafffffe 	b	0 <i2c_write_reg_uint16>
  f4:	e59f201c 	ldr	r2, [pc, #28]	; 118 <ina219_configure+0x118>
  f8:	e59f102c 	ldr	r1, [pc, #44]	; 12c <ina219_configure+0x12c>
  fc:	e0800100 	add	r0, r0, r0, lsl #2
 100:	e0820100 	add	r0, r2, r0, lsl #2
 104:	e5801008 	str	r1, [r0, #8]
 108:	e49de004 	pop	{lr}		; (ldr lr, [sp], #4)
 10c:	e1a01003 	mov	r1, r3
 110:	e3a00000 	mov	r0, #0
 114:	eafffffe 	b	0 <i2c_write_reg_uint16>
 118:	00000000 	andeq	r0, r0, r0
 11c:	3ea3d70a 	cdpcc	7, 10, cr13, cr3, cr10, {0}
 120:	3d23d70a 	stccc	7, cr13, [r3, #-40]!	; 0xffffffd8
 124:	41800000 	orrmi	r0, r0, r0
 128:	3da3d70a 	stccc	7, cr13, [r3, #40]!	; 0x28
 12c:	3e23d70a 	cdpcc	7, 2, cr13, cr3, cr10, {0}

00000130 <ina219_calibrate>:
 130:	eddf6a34 	vldr	s13, [pc, #208]	; 208 <ina219_calibrate+0xd8>
 134:	ed9f7a34 	vldr	s14, [pc, #208]	; 20c <ina219_calibrate+0xdc>
 138:	eec07aa6 	vdiv.f32	s15, s1, s13
 13c:	ee677a87 	vmul.f32	s15, s15, s14
 140:	eefc7ae7 	vcvt.u32.f32	s15, s15
 144:	ee173a90 	vmov	r3, s15
 148:	e6ff3073 	uxth	r3, r3
 14c:	ee073a90 	vmov	s15, r3
 150:	eef87a67 	vcvt.f32.u32	s15, s15
 154:	ee876a87 	vdiv.f32	s12, s15, s14
 158:	ed9f5b26 	vldr	d5, [pc, #152]	; 1f8 <ina219_calibrate+0xc8>
 15c:	eeb76ac6 	vcvt.f64.f32	d6, s12
 160:	ee867b05 	vdiv.f64	d7, d6, d5
 164:	eef77bc7 	vcvt.f32.f64	s15, d7
 168:	eebd7ae7 	vcvt.s32.f32	s14, s15
 16c:	eeb87ac7 	vcvt.f32.s32	s14, s14
 170:	ee776ac7 	vsub.f32	s13, s15, s14
 174:	eef56ac0 	vcmpe.f32	s13, #0.0
 178:	eef1fa10 	vmrs	APSR_nzcv, fpscr
 17c:	cd9f7a23 	vldrgt	s14, [pc, #140]	; 210 <ina219_calibrate+0xe0>
 180:	ce377a87 	vaddgt.f32	s14, s15, s14
 184:	cebd7ac7 	vcvtgt.s32.f32	s14, s14
 188:	ceb87ac7 	vcvtgt.f32.s32	s14, s14
 18c:	ed9f6b19 	vldr	d6, [pc, #100]	; 1f8 <ina219_calibrate+0xc8>
 190:	eeb77ac7 	vcvt.f64.f32	d7, s14
 194:	ee277b06 	vmul.f64	d7, d7, d6
 198:	eeb77bc7 	vcvt.f32.f64	s14, d7
 19c:	e5d02001 	ldrb	r2, [r0, #1]
 1a0:	e59f3070 	ldr	r3, [pc, #112]	; 218 <ina219_calibrate+0xe8>
 1a4:	e202200f 	and	r2, r2, #15
 1a8:	e1a01102 	lsl	r1, r2, #2
 1ac:	e0810002 	add	r0, r1, r2
 1b0:	e0830100 	add	r0, r3, r0, lsl #2
 1b4:	ed800a04 	vstr	s0, [r0, #16]
 1b8:	ee270a00 	vmul.f32	s0, s14, s0
 1bc:	ed9f5b0f 	vldr	d5, [pc, #60]	; 200 <ina219_calibrate+0xd0>
 1c0:	eeb70ac0 	vcvt.f64.f32	d0, s0
 1c4:	ee856b00 	vdiv.f64	d6, d5, d0
 1c8:	eddf7a11 	vldr	s15, [pc, #68]	; 214 <ina219_calibrate+0xe4>
 1cc:	eebc6bc6 	vcvt.u32.f64	s12, d6
 1d0:	e0812002 	add	r2, r1, r2
 1d4:	e0833102 	add	r3, r3, r2, lsl #2
 1d8:	ee677a27 	vmul.f32	s15, s14, s15
 1dc:	ee162a10 	vmov	r2, s12
 1e0:	e3a00005 	mov	r0, #5
 1e4:	e6ff1072 	uxth	r1, r2
 1e8:	ed837a00 	vstr	s14, [r3]
 1ec:	edc37a01 	vstr	s15, [r3, #4]
 1f0:	eafffffe 	b	0 <i2c_write_reg_uint16>
 1f4:	e320f000 	nop	{0}
 1f8:	eb1c432d 	bl	710eb4 <ina219_get_lsb+0x710760>
 1fc:	3f1a36e2 	svccc	0x001a36e2
 200:	88e368f1 	stmiahi	r3!, {r0, r4, r5, r6, r7, fp, sp, lr}^
 204:	3fa4f8b5 	svccc	0x00a4f8b5
 208:	46fffe00 	ldrbtmi	pc, [pc], r0, lsl #28	; <UNPREDICTABLE>
 20c:	4cbebc20 	ldcmi	12, cr11, [lr], #128	; 0x80
 210:	3f800000 	svccc	0x00800000
 214:	41a00000 	movmi	r0, r0
 218:	00000000 	andeq	r0, r0, r0

0000021c <ina219_start>:
 21c:	e92d4070 	push	{r4, r5, r6, lr}
 220:	e1a04000 	mov	r4, r0
 224:	ebfffffe 	bl	0 <lib_bcm2835_i2c_begin>
 228:	e5d43001 	ldrb	r3, [r4, #1]
 22c:	e3530000 	cmp	r3, #0
 230:	03a02040 	moveq	r2, #64	; 0x40
 234:	01a03002 	moveq	r3, r2
 238:	05c42001 	strbeq	r2, [r4, #1]
 23c:	e5942004 	ldr	r2, [r4, #4]
 240:	e3520000 	cmp	r2, #0
 244:	0a00001c 	beq	2bc <ina219_start+0xa0>
 248:	e5d41008 	ldrb	r1, [r4, #8]
 24c:	e59f208c 	ldr	r2, [pc, #140]	; 2e0 <ina219_start+0xc4>
 250:	e3510000 	cmp	r1, #0
 254:	e582300c 	str	r3, [r2, #12]
 258:	1a00001b 	bne	2cc <ina219_start+0xb0>
 25c:	e59f0080 	ldr	r0, [pc, #128]	; 2e4 <ina219_start+0xc8>
 260:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 264:	e5d40001 	ldrb	r0, [r4, #1]
 268:	ebfffffe 	bl	0 <i2c_is_connected>
 26c:	e2505000 	subs	r5, r0, #0
 270:	0a00000f 	beq	2b4 <ina219_start+0x98>
 274:	e3a00442 	mov	r0, #1107296256	; 0x42000000
 278:	e5d43001 	ldrb	r3, [r4, #1]
 27c:	e59f2064 	ldr	r2, [pc, #100]	; 2e8 <ina219_start+0xcc>
 280:	e203300f 	and	r3, r3, #15
 284:	e59fc060 	ldr	ip, [pc, #96]	; 2ec <ina219_start+0xd0>
 288:	e0833103 	add	r3, r3, r3, lsl #2
 28c:	e0823103 	add	r3, r2, r3, lsl #2
 290:	e583000c 	str	r0, [r3, #12]
 294:	e59f1054 	ldr	r1, [pc, #84]	; 2f0 <ina219_start+0xd4>
 298:	e3a00000 	mov	r0, #0
 29c:	e583c008 	str	ip, [r3, #8]
 2a0:	ebfffffe 	bl	0 <i2c_write_reg_uint16>
 2a4:	e1a00004 	mov	r0, r4
 2a8:	eddf0a0a 	vldr	s1, [pc, #40]	; 2d8 <ina219_start+0xbc>
 2ac:	ed9f0a0a 	vldr	s0, [pc, #40]	; 2dc <ina219_start+0xc0>
 2b0:	ebfffffe 	bl	130 <ina219_calibrate>
 2b4:	e1a00005 	mov	r0, r5
 2b8:	e8bd8070 	pop	{r4, r5, r6, pc}
 2bc:	e3a01001 	mov	r1, #1
 2c0:	e59f2018 	ldr	r2, [pc, #24]	; 2e0 <ina219_start+0xc4>
 2c4:	e5c41008 	strb	r1, [r4, #8]
 2c8:	e582300c 	str	r3, [r2, #12]
 2cc:	e59f0020 	ldr	r0, [pc, #32]	; 2f4 <ina219_start+0xd8>
 2d0:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 2d4:	eaffffe2 	b	264 <ina219_start+0x48>
 2d8:	40000000 	andmi	r0, r0, r0
 2dc:	3dcccccd 	stclcc	12, cr12, [ip, #820]	; 0x334
 2e0:	20804000 	addcs	r4, r0, r0
 2e4:	000186a0 	andeq	r8, r1, r0, lsr #13
 2e8:	00000000 	andeq	r0, r0, r0
 2ec:	3ea3d70a 	cdpcc	7, 10, cr13, cr3, cr10, {0}
 2f0:	00003c1f 	andeq	r3, r0, pc, lsl ip
 2f4:	00061a80 	andeq	r1, r6, r0, lsl #21

000002f8 <ina219_get_shunt_voltage_raw>:
 2f8:	e92d4010 	push	{r4, lr}
 2fc:	e5d01008 	ldrb	r1, [r0, #8]
 300:	e5d02001 	ldrb	r2, [r0, #1]
 304:	e59f3024 	ldr	r3, [pc, #36]	; 330 <ina219_get_shunt_voltage_raw+0x38>
 308:	e3510000 	cmp	r1, #0
 30c:	159f0020 	ldrne	r0, [pc, #32]	; 334 <ina219_get_shunt_voltage_raw+0x3c>
 310:	059f0020 	ldreq	r0, [pc, #32]	; 338 <ina219_get_shunt_voltage_raw+0x40>
 314:	e583200c 	str	r2, [r3, #12]
 318:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 31c:	e3a01e32 	mov	r1, #800	; 0x320
 320:	e3a00001 	mov	r0, #1
 324:	ebfffffe 	bl	0 <i2c_read_reg_uint16_delayus>
 328:	e6bf0070 	sxth	r0, r0
 32c:	e8bd8010 	pop	{r4, pc}
 330:	20804000 	addcs	r4, r0, r0
 334:	00061a80 	andeq	r1, r6, r0, lsl #21
 338:	000186a0 	andeq	r8, r1, r0, lsr #13

0000033c <ina219_get_shunt_voltage>:
 33c:	e92d4010 	push	{r4, lr}
 340:	ebfffffe 	bl	2f8 <ina219_get_shunt_voltage_raw>
 344:	ee070a10 	vmov	s14, r0
 348:	eddf7a02 	vldr	s15, [pc, #8]	; 358 <ina219_get_shunt_voltage+0x1c>
 34c:	eeb80ac7 	vcvt.f32.s32	s0, s14
 350:	ee800a27 	vdiv.f32	s0, s0, s15
 354:	e8bd8010 	pop	{r4, pc}
 358:	47c35000 	strbmi	r5, [r3, r0]

0000035c <ina219_get_bus_voltage_raw>:
 35c:	e92d4010 	push	{r4, lr}
 360:	e5d01008 	ldrb	r1, [r0, #8]
 364:	e5d02001 	ldrb	r2, [r0, #1]
 368:	e59f302c 	ldr	r3, [pc, #44]	; 39c <ina219_get_bus_voltage_raw+0x40>
 36c:	e3510000 	cmp	r1, #0
 370:	159f0028 	ldrne	r0, [pc, #40]	; 3a0 <ina219_get_bus_voltage_raw+0x44>
 374:	059f0028 	ldreq	r0, [pc, #40]	; 3a4 <ina219_get_bus_voltage_raw+0x48>
 378:	e583200c 	str	r2, [r3, #12]
 37c:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 380:	e3a01e32 	mov	r1, #800	; 0x320
 384:	e3a00002 	mov	r0, #2
 388:	ebfffffe 	bl	0 <i2c_read_reg_uint16_delayus>
 38c:	e1a001a0 	lsr	r0, r0, #3
 390:	e1a00100 	lsl	r0, r0, #2
 394:	e6bf0070 	sxth	r0, r0
 398:	e8bd8010 	pop	{r4, pc}
 39c:	20804000 	addcs	r4, r0, r0
 3a0:	00061a80 	andeq	r1, r6, r0, lsl #21
 3a4:	000186a0 	andeq	r8, r1, r0, lsr #13

000003a8 <ina219_get_bus_voltage>:
 3a8:	e92d4010 	push	{r4, lr}
 3ac:	e1a04000 	mov	r4, r0
 3b0:	e5d01008 	ldrb	r1, [r0, #8]
 3b4:	e5d02001 	ldrb	r2, [r0, #1]
 3b8:	e59f3030 	ldr	r3, [pc, #48]	; 3f0 <ina219_get_bus_voltage+0x48>
 3bc:	e3510000 	cmp	r1, #0
 3c0:	159f002c 	ldrne	r0, [pc, #44]	; 3f4 <ina219_get_bus_voltage+0x4c>
 3c4:	059f002c 	ldreq	r0, [pc, #44]	; 3f8 <ina219_get_bus_voltage+0x50>
 3c8:	e583200c 	str	r2, [r3, #12]
 3cc:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 3d0:	e1a00004 	mov	r0, r4
 3d4:	ebfffffe 	bl	35c <ina219_get_bus_voltage_raw>
 3d8:	ee070a10 	vmov	s14, r0
 3dc:	eddf7a02 	vldr	s15, [pc, #8]	; 3ec <ina219_get_bus_voltage+0x44>
 3e0:	eeb80ac7 	vcvt.f32.s32	s0, s14
 3e4:	ee200a27 	vmul.f32	s0, s0, s15
 3e8:	e8bd8010 	pop	{r4, pc}
 3ec:	3a83126f 	bcc	fe0c4db0 <ina219_get_lsb+0xfe0c465c>
 3f0:	20804000 	addcs	r4, r0, r0
 3f4:	00061a80 	andeq	r1, r6, r0, lsl #21
 3f8:	000186a0 	andeq	r8, r1, r0, lsr #13

000003fc <ina219_get_range>:
 3fc:	e92d4010 	push	{r4, lr}
 400:	e5d01008 	ldrb	r1, [r0, #8]
 404:	e5d02001 	ldrb	r2, [r0, #1]
 408:	e59f3020 	ldr	r3, [pc, #32]	; 430 <ina219_get_range+0x34>
 40c:	e3510000 	cmp	r1, #0
 410:	159f001c 	ldrne	r0, [pc, #28]	; 434 <ina219_get_range+0x38>
 414:	059f001c 	ldreq	r0, [pc, #28]	; 438 <ina219_get_range+0x3c>
 418:	e583200c 	str	r2, [r3, #12]
 41c:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 420:	e3a00000 	mov	r0, #0
 424:	ebfffffe 	bl	0 <i2c_read_reg_uint16>
 428:	e2000a02 	and	r0, r0, #8192	; 0x2000
 42c:	e8bd8010 	pop	{r4, pc}
 430:	20804000 	addcs	r4, r0, r0
 434:	00061a80 	andeq	r1, r6, r0, lsl #21
 438:	000186a0 	andeq	r8, r1, r0, lsr #13

0000043c <ina219_get_gain>:
 43c:	e92d4010 	push	{r4, lr}
 440:	e5d01008 	ldrb	r1, [r0, #8]
 444:	e5d02001 	ldrb	r2, [r0, #1]
 448:	e59f3020 	ldr	r3, [pc, #32]	; 470 <ina219_get_gain+0x34>
 44c:	e3510000 	cmp	r1, #0
 450:	159f001c 	ldrne	r0, [pc, #28]	; 474 <ina219_get_gain+0x38>
 454:	059f001c 	ldreq	r0, [pc, #28]	; 478 <ina219_get_gain+0x3c>
 458:	e583200c 	str	r2, [r3, #12]
 45c:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 460:	e3a00000 	mov	r0, #0
 464:	ebfffffe 	bl	0 <i2c_read_reg_uint16>
 468:	e2000b06 	and	r0, r0, #6144	; 0x1800
 46c:	e8bd8010 	pop	{r4, pc}
 470:	20804000 	addcs	r4, r0, r0
 474:	00061a80 	andeq	r1, r6, r0, lsl #21
 478:	000186a0 	andeq	r8, r1, r0, lsr #13

0000047c <ina219_get_bus_res>:
 47c:	e92d4010 	push	{r4, lr}
 480:	e5d01008 	ldrb	r1, [r0, #8]
 484:	e5d02001 	ldrb	r2, [r0, #1]
 488:	e59f3020 	ldr	r3, [pc, #32]	; 4b0 <ina219_get_bus_res+0x34>
 48c:	e3510000 	cmp	r1, #0
 490:	159f001c 	ldrne	r0, [pc, #28]	; 4b4 <ina219_get_bus_res+0x38>
 494:	059f001c 	ldreq	r0, [pc, #28]	; 4b8 <ina219_get_bus_res+0x3c>
 498:	e583200c 	str	r2, [r3, #12]
 49c:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 4a0:	e3a00000 	mov	r0, #0
 4a4:	ebfffffe 	bl	0 <i2c_read_reg_uint16>
 4a8:	e2000d1e 	and	r0, r0, #1920	; 0x780
 4ac:	e8bd8010 	pop	{r4, pc}
 4b0:	20804000 	addcs	r4, r0, r0
 4b4:	00061a80 	andeq	r1, r6, r0, lsl #21
 4b8:	000186a0 	andeq	r8, r1, r0, lsr #13

000004bc <ina219_get_shunt_res>:
 4bc:	e92d4010 	push	{r4, lr}
 4c0:	e5d01008 	ldrb	r1, [r0, #8]
 4c4:	e5d02001 	ldrb	r2, [r0, #1]
 4c8:	e59f3020 	ldr	r3, [pc, #32]	; 4f0 <ina219_get_shunt_res+0x34>
 4cc:	e3510000 	cmp	r1, #0
 4d0:	159f001c 	ldrne	r0, [pc, #28]	; 4f4 <ina219_get_shunt_res+0x38>
 4d4:	059f001c 	ldreq	r0, [pc, #28]	; 4f8 <ina219_get_shunt_res+0x3c>
 4d8:	e583200c 	str	r2, [r3, #12]
 4dc:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 4e0:	e3a00000 	mov	r0, #0
 4e4:	ebfffffe 	bl	0 <i2c_read_reg_uint16>
 4e8:	e2000078 	and	r0, r0, #120	; 0x78
 4ec:	e8bd8010 	pop	{r4, pc}
 4f0:	20804000 	addcs	r4, r0, r0
 4f4:	00061a80 	andeq	r1, r6, r0, lsl #21
 4f8:	000186a0 	andeq	r8, r1, r0, lsr #13

000004fc <ina219_get_mode>:
 4fc:	e92d4010 	push	{r4, lr}
 500:	e5d01008 	ldrb	r1, [r0, #8]
 504:	e5d02001 	ldrb	r2, [r0, #1]
 508:	e59f3020 	ldr	r3, [pc, #32]	; 530 <ina219_get_mode+0x34>
 50c:	e3510000 	cmp	r1, #0
 510:	159f001c 	ldrne	r0, [pc, #28]	; 534 <ina219_get_mode+0x38>
 514:	059f001c 	ldreq	r0, [pc, #28]	; 538 <ina219_get_mode+0x3c>
 518:	e583200c 	str	r2, [r3, #12]
 51c:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 520:	e3a00000 	mov	r0, #0
 524:	ebfffffe 	bl	0 <i2c_read_reg_uint16>
 528:	e2000007 	and	r0, r0, #7
 52c:	e8bd8010 	pop	{r4, pc}
 530:	20804000 	addcs	r4, r0, r0
 534:	00061a80 	andeq	r1, r6, r0, lsl #21
 538:	000186a0 	andeq	r8, r1, r0, lsr #13

0000053c <ina219_get_max_possible_current>:
 53c:	e5d03001 	ldrb	r3, [r0, #1]
 540:	e59f2018 	ldr	r2, [pc, #24]	; 560 <ina219_get_max_possible_current+0x24>
 544:	e203300f 	and	r3, r3, #15
 548:	e0833103 	add	r3, r3, r3, lsl #2
 54c:	e0823103 	add	r3, r2, r3, lsl #2
 550:	ed930a02 	vldr	s0, [r3, #8]
 554:	edd37a04 	vldr	s15, [r3, #16]
 558:	ee800a27 	vdiv.f32	s0, s0, s15
 55c:	e12fff1e 	bx	lr
 560:	00000000 	andeq	r0, r0, r0

00000564 <ina219_get_max_current>:
 564:	e5d03001 	ldrb	r3, [r0, #1]
 568:	e59f2034 	ldr	r2, [pc, #52]	; 5a4 <ina219_get_max_current+0x40>
 56c:	e203300f 	and	r3, r3, #15
 570:	e0833103 	add	r3, r3, r3, lsl #2
 574:	e0823103 	add	r3, r2, r3, lsl #2
 578:	edd37a00 	vldr	s15, [r3]
 57c:	ed9f0a07 	vldr	s0, [pc, #28]	; 5a0 <ina219_get_max_current+0x3c>
 580:	edd36a02 	vldr	s13, [r3, #8]
 584:	ed937a04 	vldr	s14, [r3, #16]
 588:	ee677a80 	vmul.f32	s15, s15, s0
 58c:	ee860a87 	vdiv.f32	s0, s13, s14
 590:	eef47ac0 	vcmpe.f32	s15, s0
 594:	eef1fa10 	vmrs	APSR_nzcv, fpscr
 598:	deb00a67 	vmovle.f32	s0, s15
 59c:	e12fff1e 	bx	lr
 5a0:	46fffe00 	ldrbtmi	pc, [pc], r0, lsl #28	; <UNPREDICTABLE>
 5a4:	00000000 	andeq	r0, r0, r0

000005a8 <ina219_get_max_shunt_voltage>:
 5a8:	e5d03001 	ldrb	r3, [r0, #1]
 5ac:	e59f2044 	ldr	r2, [pc, #68]	; 5f8 <ina219_get_max_shunt_voltage+0x50>
 5b0:	e203300f 	and	r3, r3, #15
 5b4:	e0833103 	add	r3, r3, r3, lsl #2
 5b8:	e0823103 	add	r3, r2, r3, lsl #2
 5bc:	ed930a02 	vldr	s0, [r3, #8]
 5c0:	edd37a04 	vldr	s15, [r3, #16]
 5c4:	edd36a00 	vldr	s13, [r3]
 5c8:	ed9f7a09 	vldr	s14, [pc, #36]	; 5f4 <ina219_get_max_shunt_voltage+0x4c>
 5cc:	ee666a87 	vmul.f32	s13, s13, s14
 5d0:	ee807a27 	vdiv.f32	s14, s0, s15
 5d4:	eef46ac7 	vcmpe.f32	s13, s14
 5d8:	eef1fa10 	vmrs	APSR_nzcv, fpscr
 5dc:	deb07a66 	vmovle.f32	s14, s13
 5e0:	ee677a87 	vmul.f32	s15, s15, s14
 5e4:	eef47ac0 	vcmpe.f32	s15, s0
 5e8:	eef1fa10 	vmrs	APSR_nzcv, fpscr
 5ec:	beb00a67 	vmovlt.f32	s0, s15
 5f0:	e12fff1e 	bx	lr
 5f4:	46fffe00 	ldrbtmi	pc, [pc], r0, lsl #28	; <UNPREDICTABLE>
 5f8:	00000000 	andeq	r0, r0, r0

000005fc <ina219_get_max_power>:
 5fc:	e5d02001 	ldrb	r2, [r0, #1]
 600:	e59f303c 	ldr	r3, [pc, #60]	; 644 <ina219_get_max_power+0x48>
 604:	e202200f 	and	r2, r2, #15
 608:	e0822102 	add	r2, r2, r2, lsl #2
 60c:	e0833102 	add	r3, r3, r2, lsl #2
 610:	ed937a00 	vldr	s14, [r3]
 614:	eddf7a09 	vldr	s15, [pc, #36]	; 640 <ina219_get_max_power+0x44>
 618:	ed936a02 	vldr	s12, [r3, #8]
 61c:	edd36a04 	vldr	s13, [r3, #16]
 620:	ee277a27 	vmul.f32	s14, s14, s15
 624:	eec67a26 	vdiv.f32	s15, s12, s13
 628:	eeb47ae7 	vcmpe.f32	s14, s15
 62c:	eef1fa10 	vmrs	APSR_nzcv, fpscr
 630:	ed930a03 	vldr	s0, [r3, #12]
 634:	def07a47 	vmovle.f32	s15, s14
 638:	ee270a80 	vmul.f32	s0, s15, s0
 63c:	e12fff1e 	bx	lr
 640:	46fffe00 	ldrbtmi	pc, [pc], r0, lsl #28	; <UNPREDICTABLE>
 644:	00000000 	andeq	r0, r0, r0

00000648 <ina219_get_shunt_current>:
 648:	e92d4010 	push	{r4, lr}
 64c:	e5d02008 	ldrb	r2, [r0, #8]
 650:	e5d04001 	ldrb	r4, [r0, #1]
 654:	e59f3044 	ldr	r3, [pc, #68]	; 6a0 <ina219_get_shunt_current+0x58>
 658:	e3520000 	cmp	r2, #0
 65c:	e583400c 	str	r4, [r3, #12]
 660:	159f003c 	ldrne	r0, [pc, #60]	; 6a4 <ina219_get_shunt_current+0x5c>
 664:	059f003c 	ldreq	r0, [pc, #60]	; 6a8 <ina219_get_shunt_current+0x60>
 668:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 66c:	e3a01e32 	mov	r1, #800	; 0x320
 670:	e3a00004 	mov	r0, #4
 674:	ebfffffe 	bl	0 <i2c_read_reg_uint16_delayus>
 678:	e6bf0070 	sxth	r0, r0
 67c:	ee070a90 	vmov	s15, r0
 680:	e59f3024 	ldr	r3, [pc, #36]	; 6ac <ina219_get_shunt_current+0x64>
 684:	e204400f 	and	r4, r4, #15
 688:	e0844104 	add	r4, r4, r4, lsl #2
 68c:	e0834104 	add	r4, r3, r4, lsl #2
 690:	eeb80ae7 	vcvt.f32.s32	s0, s15
 694:	edd47a00 	vldr	s15, [r4]
 698:	ee200a27 	vmul.f32	s0, s0, s15
 69c:	e8bd8010 	pop	{r4, pc}
 6a0:	20804000 	addcs	r4, r0, r0
 6a4:	00061a80 	andeq	r1, r6, r0, lsl #21
 6a8:	000186a0 	andeq	r8, r1, r0, lsr #13
 6ac:	00000000 	andeq	r0, r0, r0

000006b0 <ina219_get_bus_power>:
 6b0:	e92d4010 	push	{r4, lr}
 6b4:	e5d02008 	ldrb	r2, [r0, #8]
 6b8:	e5d04001 	ldrb	r4, [r0, #1]
 6bc:	e59f3044 	ldr	r3, [pc, #68]	; 708 <ina219_get_bus_power+0x58>
 6c0:	e3520000 	cmp	r2, #0
 6c4:	e583400c 	str	r4, [r3, #12]
 6c8:	159f003c 	ldrne	r0, [pc, #60]	; 70c <ina219_get_bus_power+0x5c>
 6cc:	059f003c 	ldreq	r0, [pc, #60]	; 710 <ina219_get_bus_power+0x60>
 6d0:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 6d4:	e3a01e32 	mov	r1, #800	; 0x320
 6d8:	e3a00003 	mov	r0, #3
 6dc:	ebfffffe 	bl	0 <i2c_read_reg_uint16_delayus>
 6e0:	e6bf0070 	sxth	r0, r0
 6e4:	ee070a90 	vmov	s15, r0
 6e8:	e59f3024 	ldr	r3, [pc, #36]	; 714 <ina219_get_bus_power+0x64>
 6ec:	e204400f 	and	r4, r4, #15
 6f0:	e0844104 	add	r4, r4, r4, lsl #2
 6f4:	e0834104 	add	r4, r3, r4, lsl #2
 6f8:	eeb80ae7 	vcvt.f32.s32	s0, s15
 6fc:	edd47a01 	vldr	s15, [r4, #4]
 700:	ee200a27 	vmul.f32	s0, s0, s15
 704:	e8bd8010 	pop	{r4, pc}
 708:	20804000 	addcs	r4, r0, r0
 70c:	00061a80 	andeq	r1, r6, r0, lsl #21
 710:	000186a0 	andeq	r8, r1, r0, lsr #13
 714:	00000000 	andeq	r0, r0, r0

00000718 <ina219_get_calibration>:
 718:	e92d4010 	push	{r4, lr}
 71c:	e5d01008 	ldrb	r1, [r0, #8]
 720:	e5d02001 	ldrb	r2, [r0, #1]
 724:	e59f301c 	ldr	r3, [pc, #28]	; 748 <ina219_get_calibration+0x30>
 728:	e3510000 	cmp	r1, #0
 72c:	159f0018 	ldrne	r0, [pc, #24]	; 74c <ina219_get_calibration+0x34>
 730:	059f0018 	ldreq	r0, [pc, #24]	; 750 <ina219_get_calibration+0x38>
 734:	e583200c 	str	r2, [r3, #12]
 738:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 73c:	e8bd4010 	pop	{r4, lr}
 740:	e3a00005 	mov	r0, #5
 744:	eafffffe 	b	0 <i2c_read_reg_uint16>
 748:	20804000 	addcs	r4, r0, r0
 74c:	00061a80 	andeq	r1, r6, r0, lsl #21
 750:	000186a0 	andeq	r8, r1, r0, lsr #13

00000754 <ina219_get_lsb>:
 754:	e5d03001 	ldrb	r3, [r0, #1]
 758:	e59f001c 	ldr	r0, [pc, #28]	; 77c <ina219_get_lsb+0x28>
 75c:	e203300f 	and	r3, r3, #15
 760:	e0833103 	add	r3, r3, r3, lsl #2
 764:	e0803103 	add	r3, r0, r3, lsl #2
 768:	e5930000 	ldr	r0, [r3]
 76c:	e5933004 	ldr	r3, [r3, #4]
 770:	e5810000 	str	r0, [r1]
 774:	e5823000 	str	r3, [r2]
 778:	e12fff1e 	bx	lr
 77c:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss:

00000000 <ina219_info>:
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3820 	eorcc	r3, sp, #32, 16	; 0x200000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	752d3371 	strvc	r3, [sp, #-881]!	; 0xfffffc8f
  38:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
  3c:	38202965 	stmdacc	r0!, {r0, r2, r5, r6, r8, fp, sp}
  40:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  44:	31303220 	teqcc	r0, r0, lsr #4
  48:	30373039 	eorscc	r3, r7, r9, lsr r0
  4c:	72282033 	eorvc	r2, r8, #51	; 0x33
  50:	61656c65 	cmnvs	r5, r5, ror #24
  54:	20296573 	eorcs	r6, r9, r3, ror r5
  58:	6363675b 	cmnvs	r3, #23855104	; 0x16c0000
  5c:	622d382d 	eorvs	r3, sp, #2949120	; 0x2d0000
  60:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  64:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  68:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  6c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  70:	32303337 	eorscc	r3, r0, #-603979776	; 0xdc000000
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	4b5a3605 	blmi	168d82c <ina219_get_lsb+0x168d0d8>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <ina219_get_lsb+0x41cd0>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22021e01 	andcs	r1, r2, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


d8x8matrix.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <write_all>:
   0:	e92d4070 	push	{r4, r5, r6, lr}
   4:	e5d0400e 	ldrb	r4, [r0, #14]
   8:	e1a04084 	lsl	r4, r4, #1
   c:	e3540040 	cmp	r4, #64	; 0x40
  10:	c8bd8070 	popgt	{r4, r5, r6, pc}
  14:	e3540000 	cmp	r4, #0
  18:	0a00000c 	beq	50 <write_all+0x50>
  1c:	e3a03000 	mov	r3, #0
  20:	e1a05003 	mov	r5, r3
  24:	e59fe090 	ldr	lr, [pc, #144]	; bc <write_all+0xbc>
  28:	e1a0c00e 	mov	ip, lr
  2c:	e7ec1005 	strb	r1, [ip, r5]!
  30:	e5cc2001 	strb	r2, [ip, #1]
  34:	e5d0400e 	ldrb	r4, [r0, #14]
  38:	e2833002 	add	r3, r3, #2
  3c:	e6ef3073 	uxtb	r3, r3
  40:	e1a04084 	lsl	r4, r4, #1
  44:	e1530004 	cmp	r3, r4
  48:	e1a05003 	mov	r5, r3
  4c:	bafffff5 	blt	28 <write_all+0x28>
  50:	e5d06000 	ldrb	r6, [r0]
  54:	e1a05000 	mov	r5, r0
  58:	e3560002 	cmp	r6, #2
  5c:	0a00000f 	beq	a0 <write_all+0xa0>
  60:	e5901004 	ldr	r1, [r0, #4]
  64:	e59f0054 	ldr	r0, [pc, #84]	; c0 <write_all+0xc0>
  68:	ebfffffe 	bl	0 <__aeabi_uidiv>
  6c:	e59f3050 	ldr	r3, [pc, #80]	; c4 <write_all+0xc4>
  70:	e59f2050 	ldr	r2, [pc, #80]	; c8 <write_all+0xc8>
  74:	e0033000 	and	r3, r3, r0
  78:	e5823008 	str	r3, [r2, #8]
  7c:	e5923000 	ldr	r3, [r2]
  80:	e2066003 	and	r6, r6, #3
  84:	e3c33003 	bic	r3, r3, #3
  88:	e1836006 	orr	r6, r3, r6
  8c:	e1a01004 	mov	r1, r4
  90:	e5826000 	str	r6, [r2]
  94:	e59f0020 	ldr	r0, [pc, #32]	; bc <write_all+0xbc>
  98:	e8bd4070 	pop	{r4, r5, r6, lr}
  9c:	eafffffe 	b	0 <lib_bcm2835_spi_writenb>
  a0:	e1d000bc 	ldrh	r0, [r0, #12]
  a4:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_setClockDivider>
  a8:	e5d5100e 	ldrb	r1, [r5, #14]
  ac:	e59f0008 	ldr	r0, [pc, #8]	; bc <write_all+0xbc>
  b0:	e1a01081 	lsl	r1, r1, #1
  b4:	e8bd4070 	pop	{r4, r5, r6, lr}
  b8:	eafffffe 	b	0 <lib_bcm2835_aux_spi_writenb>
  bc:	00000000 	andeq	r0, r0, r0
  c0:	0ee6b280 	cdpeq	2, 14, cr11, cr6, cr0, {4}
  c4:	0000fffe 	strdeq	pc, [r0], -lr
  c8:	20204000 	eorcs	r4, r0, r0

000000cc <d8x8matrix_cls>:
  cc:	e92d4010 	push	{r4, lr}
  d0:	e1a04000 	mov	r4, r0
  d4:	e3a02000 	mov	r2, #0
  d8:	e3a01001 	mov	r1, #1
  dc:	ebffffc7 	bl	0 <write_all>
  e0:	e1a00004 	mov	r0, r4
  e4:	e3a02000 	mov	r2, #0
  e8:	e3a01002 	mov	r1, #2
  ec:	ebffffc3 	bl	0 <write_all>
  f0:	e1a00004 	mov	r0, r4
  f4:	e3a02000 	mov	r2, #0
  f8:	e3a01003 	mov	r1, #3
  fc:	ebffffbf 	bl	0 <write_all>
 100:	e1a00004 	mov	r0, r4
 104:	e3a02000 	mov	r2, #0
 108:	e3a01004 	mov	r1, #4
 10c:	ebffffbb 	bl	0 <write_all>
 110:	e1a00004 	mov	r0, r4
 114:	e3a02000 	mov	r2, #0
 118:	e3a01005 	mov	r1, #5
 11c:	ebffffb7 	bl	0 <write_all>
 120:	e1a00004 	mov	r0, r4
 124:	e3a02000 	mov	r2, #0
 128:	e3a01006 	mov	r1, #6
 12c:	ebffffb3 	bl	0 <write_all>
 130:	e1a00004 	mov	r0, r4
 134:	e3a02000 	mov	r2, #0
 138:	e3a01007 	mov	r1, #7
 13c:	ebffffaf 	bl	0 <write_all>
 140:	e1a00004 	mov	r0, r4
 144:	e8bd4010 	pop	{r4, lr}
 148:	e3a02000 	mov	r2, #0
 14c:	e3a01008 	mov	r1, #8
 150:	eaffffaa 	b	0 <write_all>

00000154 <d8x8matrix_write>:
 154:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
 158:	e5d0300e 	ldrb	r3, [r0, #14]
 15c:	e1a07000 	mov	r7, r0
 160:	e1530002 	cmp	r3, r2
 164:	21a08002 	movcs	r8, r2
 168:	31a08003 	movcc	r8, r3
 16c:	e3a02007 	mov	r2, #7
 170:	e24dd014 	sub	sp, sp, #20
 174:	e58d2000 	str	r2, [sp]
 178:	e2482001 	sub	r2, r8, #1
 17c:	e58d100c 	str	r1, [sp, #12]
 180:	e58d2008 	str	r2, [sp, #8]
 184:	e0433008 	sub	r3, r3, r8
 188:	e3530000 	cmp	r3, #0
 18c:	e59d3000 	ldr	r3, [sp]
 190:	e3a05000 	mov	r5, #0
 194:	e263b008 	rsb	fp, r3, #8
 198:	e6efb07b 	uxtb	fp, fp
 19c:	da000008 	ble	1c4 <d8x8matrix_write+0x70>
 1a0:	e1a02005 	mov	r2, r5
 1a4:	e59f3134 	ldr	r3, [pc, #308]	; 2e0 <d8x8matrix_write+0x18c>
 1a8:	e7e32005 	strb	r2, [r3, r5]!
 1ac:	e5c32001 	strb	r2, [r3, #1]
 1b0:	e5d7300e 	ldrb	r3, [r7, #14]
 1b4:	e2855002 	add	r5, r5, #2
 1b8:	e0433008 	sub	r3, r3, r8
 1bc:	e1550083 	cmp	r5, r3, lsl #1
 1c0:	bafffff7 	blt	1a4 <d8x8matrix_write+0x50>
 1c4:	e59d3008 	ldr	r3, [sp, #8]
 1c8:	e3730001 	cmn	r3, #1
 1cc:	0a000022 	beq	25c <d8x8matrix_write+0x108>
 1d0:	e3a0e001 	mov	lr, #1
 1d4:	e59d900c 	ldr	r9, [sp, #12]
 1d8:	e59d2000 	ldr	r2, [sp]
 1dc:	e089a003 	add	sl, r9, r3
 1e0:	e59f30f8 	ldr	r3, [pc, #248]	; 2e0 <d8x8matrix_write+0x18c>
 1e4:	e1a0421e 	lsl	r4, lr, r2
 1e8:	e6af4074 	sxtb	r4, r4
 1ec:	e0836005 	add	r6, r3, r5
 1f0:	e58d5004 	str	r5, [sp, #4]
 1f4:	e3a01000 	mov	r1, #0
 1f8:	e1a0500a 	mov	r5, sl
 1fc:	e1a02001 	mov	r2, r1
 200:	e4550001 	ldrb	r0, [r5], #-1
 204:	e59f30d8 	ldr	r3, [pc, #216]	; 2e4 <d8x8matrix_write+0x190>
 208:	e5c6b000 	strb	fp, [r6]
 20c:	e0830180 	add	r0, r3, r0, lsl #3
 210:	e2400001 	sub	r0, r0, #1
 214:	e5f03001 	ldrb	r3, [r0, #1]!
 218:	e1a0c11e 	lsl	ip, lr, r1
 21c:	e0033004 	and	r3, r3, r4
 220:	e6af3073 	sxtb	r3, r3
 224:	e3530000 	cmp	r3, #0
 228:	16af307c 	sxtbne	r3, ip
 22c:	e2811001 	add	r1, r1, #1
 230:	e1833002 	orr	r3, r3, r2
 234:	e3510008 	cmp	r1, #8
 238:	e6ef2073 	uxtb	r2, r3
 23c:	1afffff4 	bne	214 <d8x8matrix_write+0xc0>
 240:	e159000a 	cmp	r9, sl
 244:	e5c62001 	strb	r2, [r6, #1]
 248:	e2866002 	add	r6, r6, #2
 24c:	11a0a005 	movne	sl, r5
 250:	1affffe7 	bne	1f4 <d8x8matrix_write+0xa0>
 254:	e59d5004 	ldr	r5, [sp, #4]
 258:	e0855088 	add	r5, r5, r8, lsl #1
 25c:	e5d74000 	ldrb	r4, [r7]
 260:	e3540002 	cmp	r4, #2
 264:	0a000015 	beq	2c0 <d8x8matrix_write+0x16c>
 268:	e5971004 	ldr	r1, [r7, #4]
 26c:	e59f0074 	ldr	r0, [pc, #116]	; 2e8 <d8x8matrix_write+0x194>
 270:	ebfffffe 	bl	0 <__aeabi_uidiv>
 274:	e59f3070 	ldr	r3, [pc, #112]	; 2ec <d8x8matrix_write+0x198>
 278:	e59f2070 	ldr	r2, [pc, #112]	; 2f0 <d8x8matrix_write+0x19c>
 27c:	e0033000 	and	r3, r3, r0
 280:	e5823008 	str	r3, [r2, #8]
 284:	e5923000 	ldr	r3, [r2]
 288:	e2044003 	and	r4, r4, #3
 28c:	e3c33003 	bic	r3, r3, #3
 290:	e1833004 	orr	r3, r3, r4
 294:	e1a01005 	mov	r1, r5
 298:	e5823000 	str	r3, [r2]
 29c:	e59f003c 	ldr	r0, [pc, #60]	; 2e0 <d8x8matrix_write+0x18c>
 2a0:	ebfffffe 	bl	0 <lib_bcm2835_spi_writenb>
 2a4:	e59d3000 	ldr	r3, [sp]
 2a8:	e2433001 	sub	r3, r3, #1
 2ac:	e3730001 	cmn	r3, #1
 2b0:	e58d3000 	str	r3, [sp]
 2b4:	0a000007 	beq	2d8 <d8x8matrix_write+0x184>
 2b8:	e5d7300e 	ldrb	r3, [r7, #14]
 2bc:	eaffffb0 	b	184 <d8x8matrix_write+0x30>
 2c0:	e1d700bc 	ldrh	r0, [r7, #12]
 2c4:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_setClockDivider>
 2c8:	e1a01005 	mov	r1, r5
 2cc:	e59f000c 	ldr	r0, [pc, #12]	; 2e0 <d8x8matrix_write+0x18c>
 2d0:	ebfffffe 	bl	0 <lib_bcm2835_aux_spi_writenb>
 2d4:	eafffff2 	b	2a4 <d8x8matrix_write+0x150>
 2d8:	e28dd014 	add	sp, sp, #20
 2dc:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...
 2e8:	0ee6b280 	cdpeq	2, 14, cr11, cr6, cr0, {4}
 2ec:	0000fffe 	strdeq	pc, [r0], -lr
 2f0:	20204000 	eorcs	r4, r0, r0

000002f4 <d8x8matrix_init>:
 2f4:	e3510020 	cmp	r1, #32
 2f8:	23a01020 	movcs	r1, #32
 2fc:	e92d4070 	push	{r4, r5, r6, lr}
 300:	e1a04000 	mov	r4, r0
 304:	e1a05002 	mov	r5, r2
 308:	e5c0100e 	strb	r1, [r0, #14]
 30c:	ebfffffe 	bl	0 <max7219_spi_start>
 310:	e1a00004 	mov	r0, r4
 314:	e3a02001 	mov	r2, #1
 318:	e3a0100c 	mov	r1, #12
 31c:	ebffff37 	bl	0 <write_all>
 320:	e1a00004 	mov	r0, r4
 324:	e3a02000 	mov	r2, #0
 328:	e3a0100f 	mov	r1, #15
 32c:	ebffff33 	bl	0 <write_all>
 330:	e1a00004 	mov	r0, r4
 334:	e3a02000 	mov	r2, #0
 338:	e3a01009 	mov	r1, #9
 33c:	ebffff2f 	bl	0 <write_all>
 340:	e1a00004 	mov	r0, r4
 344:	e3a02007 	mov	r2, #7
 348:	e3a0100b 	mov	r1, #11
 34c:	ebffff2b 	bl	0 <write_all>
 350:	e1a00004 	mov	r0, r4
 354:	e205200f 	and	r2, r5, #15
 358:	e3a0100a 	mov	r1, #10
 35c:	ebffff27 	bl	0 <write_all>
 360:	e1a00004 	mov	r0, r4
 364:	e8bd4070 	pop	{r4, r5, r6, lr}
 368:	eafffffe 	b	cc <d8x8matrix_cls>

Disassembly of section .data:

00000000 <cp437_font>:
	...
   8:	b195817e 	orrslt	r8, r5, lr, ror r1
   c:	7e8195b1 	mcrvc	5, 4, r9, cr1, cr1, {5}
  10:	cfebff7e 	svcgt	0x00ebff7e
  14:	7effebcf 	vcvtvc.u32.f64	d30, d30, #2
  18:	7e3f1f0e 	cdpvc	15, 3, cr1, cr15, cr14, {0}
  1c:	000e1f3f 	andeq	r1, lr, pc, lsr pc
  20:	7f3e1c08 	svcvc	0x003e1c08
  24:	00081c3e 	andeq	r1, r8, lr, lsr ip
  28:	ffffba18 			; <UNDEFINED> instruction: 0xffffba18
  2c:	0018baff 			; <UNDEFINED> instruction: 0x0018baff
  30:	fffcb810 			; <UNDEFINED> instruction: 0xfffcb810
  34:	0010b8fc 			; <UNDEFINED> instruction: 0x0010b8fc
  38:	3c180000 	ldccc	0, cr0, [r8], {-0}
  3c:	0000183c 	andeq	r1, r0, ip, lsr r8
  40:	c3e7ffff 	mvngt	pc, #1020	; 0x3fc
  44:	ffffe7c3 			; <UNDEFINED> instruction: 0xffffe7c3
  48:	42663c00 	rsbmi	r3, r6, #0, 24
  4c:	003c6642 	eorseq	r6, ip, r2, asr #12
  50:	bd99c3ff 	ldclt	3, cr12, [r9, #1020]	; 0x3fc
  54:	ffc399bd 			; <UNDEFINED> instruction: 0xffc399bd
  58:	8888f870 	stmhi	r8, {r4, r5, r6, fp, ip, sp, lr, pc}
  5c:	0f077ffd 	svceq	0x00077ffd
  60:	f15f4e00 			; <UNDEFINED> instruction: 0xf15f4e00
  64:	004e5ff1 	strdeq	r5, [lr], #-241	; 0xffffff0f
  68:	7fffe0c0 	svcvc	0x00ffe0c0
  6c:	07070505 	streq	r0, [r7, -r5, lsl #10]
  70:	057fffc0 	ldrbeq	pc, [pc, #-4032]!	; fffff0b8 <d8x8matrix_init+0xffffedc4>	; <UNPREDICTABLE>
  74:	3f7f6505 	svccc	0x007f6505
  78:	e73c5a99 			; <UNDEFINED> instruction: 0xe73c5a99
  7c:	995a3ce7 	ldmdbls	sl, {r0, r1, r2, r5, r6, r7, sl, fp, ip, sp}^
  80:	1c3e3e7f 	ldcne	14, cr3, [lr], #-508	; 0xfffffe04
  84:	0008081c 	andeq	r0, r8, ip, lsl r8
  88:	1c1c0808 	ldcne	8, cr0, [ip], {8}
  8c:	007f3e3e 	rsbseq	r3, pc, lr, lsr lr	; <UNPREDICTABLE>
  90:	ff662400 			; <UNDEFINED> instruction: 0xff662400
  94:	002466ff 	strdeq	r6, [r4], -pc	; <UNPREDICTABLE>
  98:	005f5f00 	subseq	r5, pc, r0, lsl #30
  9c:	005f5f00 	subseq	r5, pc, r0, lsl #30
  a0:	7f090f06 	svcvc	0x00090f06
  a4:	7f7f017f 	svcvc	0x007f017f
  a8:	a5bfda40 	ldrge	sp, [pc, #2624]!	; af0 <d8x8matrix_init+0x7fc>
  ac:	020359fd 	andeq	r5, r3, #4145152	; 0x3f4000
  b0:	70707000 	rsbsvc	r7, r0, r0
  b4:	00707070 	rsbseq	r7, r0, r0, ror r0
  b8:	ffb69480 			; <UNDEFINED> instruction: 0xffb69480
  bc:	8094b6ff 			; <UNDEFINED> instruction: 0x8094b6ff
  c0:	7f060400 	svcvc	0x00060400
  c4:	0004067f 	andeq	r0, r4, pc, ror r6
  c8:	7f301000 	svcvc	0x00301000
  cc:	0010307f 	andseq	r3, r0, pc, ror r0
  d0:	2a080808 	bcs	2020f8 <d8x8matrix_init+0x201e04>
  d4:	00081c3e 	andeq	r1, r8, lr, lsr ip
  d8:	2a3e1c08 	bcs	f87100 <d8x8matrix_init+0xf86e0c>
  dc:	00080808 	andeq	r0, r8, r8, lsl #16
  e0:	20203c3c 	eorcs	r3, r0, ip, lsr ip
  e4:	00202020 	eoreq	r2, r0, r0, lsr #32
  e8:	083e1c08 	ldmdaeq	lr!, {r3, sl, fp, ip}
  ec:	081c3e08 	ldmdaeq	ip, {r3, r9, sl, fp, ip, sp}
  f0:	3e3c3830 	mrccc	8, 1, r3, cr12, cr0, {1}
  f4:	30383c3e 	eorscc	r3, r8, lr, lsr ip
  f8:	3e1e0e06 	cdpcc	14, 1, cr0, cr14, cr6, {0}
  fc:	060e1e3e 			; <UNDEFINED> instruction: 0x060e1e3e
	...
 108:	5f5f0600 	svcpl	0x005f0600
 10c:	00000006 	andeq	r0, r0, r6
 110:	00070700 	andeq	r0, r7, r0, lsl #14
 114:	00000707 	andeq	r0, r0, r7, lsl #14
 118:	147f7f14 	ldrbtne	r7, [pc], #-3860	; 120 <cp437_font+0x120>
 11c:	00147f7f 	andseq	r7, r4, pc, ror pc
 120:	6b6b2e24 	blvs	1acb9b8 <d8x8matrix_init+0x1acb6c4>
 124:	0000123a 	andeq	r1, r0, sl, lsr r2
 128:	18306646 	ldmdane	r0!, {r1, r2, r6, r9, sl, sp, lr}
 12c:	0062660c 	rsbeq	r6, r2, ip, lsl #12
 130:	5d4f7a30 	vstrpl	s15, [pc, #-192]	; 78 <cp437_font+0x78>
 134:	00487a37 	subeq	r7, r8, r7, lsr sl
 138:	00030704 	andeq	r0, r3, r4, lsl #14
 13c:	00000000 	andeq	r0, r0, r0
 140:	633e1c00 	teqvs	lr, #0, 24
 144:	00000041 	andeq	r0, r0, r1, asr #32
 148:	3e634100 	powccs	f4, f3, f0
 14c:	0000001c 	andeq	r0, r0, ip, lsl r0
 150:	1c3e2a08 			; <UNDEFINED> instruction: 0x1c3e2a08
 154:	082a3e1c 	stmdaeq	sl!, {r2, r3, r4, r9, sl, fp, ip, sp}
 158:	3e3e0808 	cdpcc	8, 3, cr0, cr14, cr8, {0}
 15c:	00000808 	andeq	r0, r0, r8, lsl #16
 160:	60e08000 	rscvs	r8, r0, r0
 164:	00000000 	andeq	r0, r0, r0
 168:	08080808 	stmdaeq	r8, {r3, fp}
 16c:	00000808 	andeq	r0, r0, r8, lsl #16
 170:	60600000 	rsbvs	r0, r0, r0
 174:	00000000 	andeq	r0, r0, r0
 178:	0c183060 	ldceq	0, cr3, [r8], {96}	; 0x60
 17c:	00010306 	andeq	r0, r1, r6, lsl #6
 180:	59717f3e 	ldmdbpl	r1!, {r1, r2, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr}^
 184:	003e7f4d 	eorseq	r7, lr, sp, asr #30
 188:	7f7f4240 	svcvc	0x007f4240
 18c:	00004040 	andeq	r4, r0, r0, asr #32
 190:	49597362 	ldmdbmi	r9, {r1, r5, r6, r8, r9, ip, sp, lr}^
 194:	0000666f 	andeq	r6, r0, pc, ror #12
 198:	49496322 	stmdbmi	r9, {r1, r5, r8, r9, sp, lr}^
 19c:	0000367f 	andeq	r3, r0, pc, ror r6
 1a0:	53161c18 	tstpl	r6, #24, 24	; 0x1800
 1a4:	00507f7f 	subseq	r7, r0, pc, ror pc
 1a8:	45456727 	strbmi	r6, [r5, #-1831]	; 0xfffff8d9
 1ac:	0000397d 	andeq	r3, r0, sp, ror r9
 1b0:	494b7e3c 	stmdbmi	fp, {r2, r3, r4, r5, r9, sl, fp, ip, sp, lr}^
 1b4:	00003079 	andeq	r3, r0, r9, ror r0
 1b8:	79710303 	ldmdbvc	r1!, {r0, r1, r8, r9}^
 1bc:	0000070f 	andeq	r0, r0, pc, lsl #14
 1c0:	49497f36 	stmdbmi	r9, {r1, r2, r4, r5, r8, r9, sl, fp, ip, sp, lr}^
 1c4:	0000367f 	andeq	r3, r0, pc, ror r6
 1c8:	69494f06 	stmdbvs	r9, {r1, r2, r8, r9, sl, fp, lr}^
 1cc:	00001e3f 	andeq	r1, r0, pc, lsr lr
 1d0:	66660000 	strbtvs	r0, [r6], -r0
 1d4:	00000000 	andeq	r0, r0, r0
 1d8:	66e68000 	strbtvs	r8, [r6], r0
 1dc:	00000000 	andeq	r0, r0, r0
 1e0:	63361c08 	teqvs	r6, #8, 24	; 0x800
 1e4:	00000041 	andeq	r0, r0, r1, asr #32
 1e8:	24242424 	strtcs	r2, [r4], #-1060	; 0xfffffbdc
 1ec:	00002424 	andeq	r2, r0, r4, lsr #8
 1f0:	36634100 	strbtcc	r4, [r3], -r0, lsl #2
 1f4:	0000081c 	andeq	r0, r0, ip, lsl r8
 1f8:	59510302 	ldmdbpl	r1, {r1, r8, r9}^
 1fc:	0000060f 	andeq	r0, r0, pc, lsl #12
 200:	5d417f3e 	stclpl	15, cr7, [r1, #-248]	; 0xffffff08
 204:	001e1f5d 	andseq	r1, lr, sp, asr pc
 208:	13137e7c 	tstne	r3, #124, 28	; 0x7c0
 20c:	00007c7e 	andeq	r7, r0, lr, ror ip
 210:	497f7f41 	ldmdbmi	pc!, {r0, r6, r8, r9, sl, fp, ip, sp, lr}^	; <UNPREDICTABLE>
 214:	00367f49 	eorseq	r7, r6, r9, asr #30
 218:	41633e1c 	cmnmi	r3, ip, lsl lr
 21c:	00226341 	eoreq	r6, r2, r1, asr #6
 220:	417f7f41 	cmnmi	pc, r1, asr #30
 224:	001c3e63 	andseq	r3, ip, r3, ror #28
 228:	497f7f41 	ldmdbmi	pc!, {r0, r6, r8, r9, sl, fp, ip, sp, lr}^	; <UNPREDICTABLE>
 22c:	0063415d 	rsbeq	r4, r3, sp, asr r1
 230:	497f7f41 	ldmdbmi	pc!, {r0, r6, r8, r9, sl, fp, ip, sp, lr}^	; <UNPREDICTABLE>
 234:	0003011d 	andeq	r0, r3, sp, lsl r1
 238:	41633e1c 	cmnmi	r3, ip, lsl lr
 23c:	00727351 	rsbseq	r7, r2, r1, asr r3
 240:	08087f7f 	stmdaeq	r8, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr}
 244:	00007f7f 	andeq	r7, r0, pc, ror pc
 248:	7f7f4100 	svcvc	0x007f4100
 24c:	00000041 	andeq	r0, r0, r1, asr #32
 250:	41407030 	cmpmi	r0, r0, lsr r0
 254:	00013f7f 	andeq	r3, r1, pc, ror pc
 258:	087f7f41 	ldmdaeq	pc!, {r0, r6, r8, r9, sl, fp, ip, sp, lr}^	; <UNPREDICTABLE>
 25c:	0063771c 	rsbeq	r7, r3, ip, lsl r7
 260:	417f7f41 	cmnmi	pc, r1, asr #30
 264:	00706040 	rsbseq	r6, r0, r0, asr #32
 268:	1c0e7f7f 	stcne	15, cr7, [lr], {127}	; 0x7f
 26c:	007f7f0e 	rsbseq	r7, pc, lr, lsl #30
 270:	0c067f7f 	stceq	15, cr7, [r6], {127}	; 0x7f
 274:	007f7f18 	rsbseq	r7, pc, r8, lsl pc	; <UNPREDICTABLE>
 278:	41633e1c 	cmnmi	r3, ip, lsl lr
 27c:	001c3e63 	andseq	r3, ip, r3, ror #28
 280:	497f7f41 	ldmdbmi	pc!, {r0, r6, r8, r9, sl, fp, ip, sp, lr}^	; <UNPREDICTABLE>
 284:	00060f09 	andeq	r0, r6, r9, lsl #30
 288:	71213f1e 			; <UNDEFINED> instruction: 0x71213f1e
 28c:	00005e7f 	andeq	r5, r0, pc, ror lr
 290:	097f7f41 	ldmdbeq	pc!, {r0, r6, r8, r9, sl, fp, ip, sp, lr}^	; <UNPREDICTABLE>
 294:	00667f19 	rsbeq	r7, r6, r9, lsl pc
 298:	594d6f26 	stmdbpl	sp, {r1, r2, r5, r8, r9, sl, fp, sp, lr}^
 29c:	00003273 	andeq	r3, r0, r3, ror r2
 2a0:	7f7f4103 	svcvc	0x007f4103
 2a4:	00000341 	andeq	r0, r0, r1, asr #6
 2a8:	40407f7f 	submi	r7, r0, pc, ror pc
 2ac:	00007f7f 	andeq	r7, r0, pc, ror pc
 2b0:	60603f1f 	rsbvs	r3, r0, pc, lsl pc
 2b4:	00001f3f 	andeq	r1, r0, pc, lsr pc
 2b8:	18307f7f 	ldmdane	r0!, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr}
 2bc:	007f7f30 	rsbseq	r7, pc, r0, lsr pc	; <UNPREDICTABLE>
 2c0:	183c6743 	ldmdane	ip!, {r0, r1, r6, r8, r9, sl, sp, lr}
 2c4:	0043673c 	subeq	r6, r3, ip, lsr r7
 2c8:	78784f07 	ldmdavc	r8!, {r0, r1, r2, r8, r9, sl, fp, lr}^
 2cc:	0000074f 	andeq	r0, r0, pc, asr #14
 2d0:	59716347 	ldmdbpl	r1!, {r0, r1, r2, r6, r8, r9, sp, lr}^
 2d4:	0073674d 	rsbseq	r6, r3, sp, asr #14
 2d8:	417f7f00 	cmnmi	pc, r0, lsl #30
 2dc:	00000041 	andeq	r0, r0, r1, asr #32
 2e0:	0c060301 	stceq	3, cr0, [r6], {1}
 2e4:	00603018 	rsbeq	r3, r0, r8, lsl r0
 2e8:	7f414100 	svcvc	0x00414100
 2ec:	0000007f 	andeq	r0, r0, pc, ror r0
 2f0:	03060c08 	movweq	r0, #27656	; 0x6c08
 2f4:	00080c06 	andeq	r0, r8, r6, lsl #24
 2f8:	80808080 	addhi	r8, r0, r0, lsl #1
 2fc:	80808080 	addhi	r8, r0, r0, lsl #1
 300:	07030000 	streq	r0, [r3, -r0]
 304:	00000004 	andeq	r0, r0, r4
 308:	54547420 	ldrbpl	r7, [r4], #-1056	; 0xfffffbe0
 30c:	0040783c 	subeq	r7, r0, ip, lsr r8
 310:	483f7f41 	ldmdami	pc!, {r0, r6, r8, r9, sl, fp, ip, sp, lr}	; <UNPREDICTABLE>
 314:	00307848 	eorseq	r7, r0, r8, asr #16
 318:	44447c38 	strbmi	r7, [r4], #-3128	; 0xfffff3c8
 31c:	0000286c 	andeq	r2, r0, ip, ror #16
 320:	49487830 	stmdbmi	r8, {r4, r5, fp, ip, sp, lr}^
 324:	00407f3f 	subeq	r7, r0, pc, lsr pc
 328:	54547c38 	ldrbpl	r7, [r4], #-3128	; 0xfffff3c8
 32c:	0000185c 	andeq	r1, r0, ip, asr r8
 330:	497f7e48 	ldmdbmi	pc!, {r3, r6, r9, sl, fp, ip, sp, lr}^	; <UNPREDICTABLE>
 334:	00000203 	andeq	r0, r0, r3, lsl #4
 338:	a4a4bc98 	strtge	fp, [r4], #3224	; 0xc98
 33c:	00047cf8 	strdeq	r7, [r4], -r8
 340:	087f7f41 	ldmdaeq	pc!, {r0, r6, r8, r9, sl, fp, ip, sp, lr}^	; <UNPREDICTABLE>
 344:	00787c04 	rsbseq	r7, r8, r4, lsl #24
 348:	7d7d4400 	cfldrdvc	mvd4, [sp, #-0]
 34c:	00000040 	andeq	r0, r0, r0, asr #32
 350:	8080e060 	addhi	lr, r0, r0, rrx
 354:	00007dfd 	strdeq	r7, [r0], -sp
 358:	107f7f41 	rsbsne	r7, pc, r1, asr #30
 35c:	00446c38 	subeq	r6, r4, r8, lsr ip
 360:	7f7f4100 	svcvc	0x007f4100
 364:	00000040 	andeq	r0, r0, r0, asr #32
 368:	38187c7c 	ldmdacc	r8, {r2, r3, r4, r5, r6, sl, fp, ip, sp, lr}
 36c:	00787c1c 	rsbseq	r7, r8, ip, lsl ip
 370:	04047c7c 	streq	r7, [r4], #-3196	; 0xfffff384
 374:	0000787c 	andeq	r7, r0, ip, ror r8
 378:	44447c38 	strbmi	r7, [r4], #-3128	; 0xfffff3c8
 37c:	0000387c 	andeq	r3, r0, ip, ror r8
 380:	a4f8fc84 	ldrbtge	pc, [r8], #3204	; 0xc84	; <UNPREDICTABLE>
 384:	00183c24 	andseq	r3, r8, r4, lsr #24
 388:	a4243c18 	strtge	r3, [r4], #-3096	; 0xfffff3e8
 38c:	0084fcf8 	strdeq	pc, [r4], r8
 390:	4c787c44 	ldclmi	12, cr7, [r8], #-272	; 0xfffffef0
 394:	00181c04 	andseq	r1, r8, r4, lsl #24
 398:	54545c48 	ldrbpl	r5, [r4], #-3144	; 0xfffff3b8
 39c:	00002474 	andeq	r2, r0, r4, ror r4
 3a0:	7f3e0400 	svcvc	0x003e0400
 3a4:	00002444 	andeq	r2, r0, r4, asr #8
 3a8:	40407c3c 	submi	r7, r0, ip, lsr ip
 3ac:	00407c3c 	subeq	r7, r0, ip, lsr ip
 3b0:	60603c1c 	rsbvs	r3, r0, ip, lsl ip
 3b4:	00001c3c 	andeq	r1, r0, ip, lsr ip
 3b8:	38707c3c 	ldmdacc	r0!, {r2, r3, r4, r5, sl, fp, ip, sp, lr}^
 3bc:	003c7c70 	eorseq	r7, ip, r0, ror ip
 3c0:	10386c44 	eorsne	r6, r8, r4, asr #24
 3c4:	00446c38 	subeq	r6, r4, r8, lsr ip
 3c8:	a0a0bc9c 	umlalge	fp, r0, ip, ip
 3cc:	00007cfc 	strdeq	r7, [r0], -ip
 3d0:	5c74644c 	cfldrdpl	mvd6, [r4], #-304	; 0xfffffed0
 3d4:	0000644c 	andeq	r6, r0, ip, asr #8
 3d8:	773e0808 	ldrvc	r0, [lr, -r8, lsl #16]!
 3dc:	00004141 	andeq	r4, r0, r1, asr #2
 3e0:	77000000 	strvc	r0, [r0, -r0]
 3e4:	00000077 	andeq	r0, r0, r7, ror r0
 3e8:	3e774141 	rpwccsm	f4, f7, f1
 3ec:	00000808 	andeq	r0, r0, r8, lsl #16
 3f0:	03010302 	movweq	r0, #4866	; 0x1302
 3f4:	00010302 	andeq	r0, r1, r2, lsl #6
 3f8:	464c7870 			; <UNDEFINED> instruction: 0x464c7870
 3fc:	0070784c 	rsbseq	r7, r0, ip, asr #16
 400:	b1919f0e 	orrslt	r9, r1, lr, lsl #30
 404:	00004afb 	strdeq	r4, [r0], -fp
 408:	40407a3a 	submi	r7, r0, sl, lsr sl
 40c:	00407a7a 	subeq	r7, r0, sl, ror sl
 410:	55547c38 	ldrbpl	r7, [r4, #-3128]	; 0xfffff3c8
 414:	0000195d 	andeq	r1, r0, sp, asr r9
 418:	55752302 	ldrbpl	r2, [r5, #-770]!	; 0xfffffcfe
 41c:	427b7d55 	rsbsmi	r7, fp, #5440	; 0x1540
 420:	54547521 	ldrbpl	r7, [r4], #-1313	; 0xfffffadf
 424:	0040797d 	subeq	r7, r0, sp, ror r9
 428:	54557521 	ldrbpl	r7, [r5], #-1313	; 0xfffffadf
 42c:	0040787c 	subeq	r7, r0, ip, ror r8
 430:	57577420 	ldrbpl	r7, [r7, -r0, lsr #8]
 434:	0040787c 	subeq	r7, r0, ip, ror r8
 438:	a4a43c18 	strtge	r3, [r4], #3096	; 0xc18
 43c:	000040e4 	andeq	r4, r0, r4, ror #1
 440:	557d3b02 	ldrbpl	r3, [sp, #-2818]!	; 0xfffff4fe
 444:	021b5d55 	andseq	r5, fp, #5440	; 0x1540
 448:	54547d39 	ldrbpl	r7, [r4], #-3385	; 0xfffff2c7
 44c:	0000195d 	andeq	r1, r0, sp, asr r9
 450:	54557d39 	ldrbpl	r7, [r5], #-3385	; 0xfffff2c7
 454:	0000185c 	andeq	r1, r0, ip, asr r8
 458:	7c7c4501 	cfldr64vc	mvdx4, [ip], #-4
 45c:	00000141 	andeq	r0, r0, r1, asr #2
 460:	7d450302 	stclvc	3, cr0, [r5, #-8]
 464:	0002437d 	andeq	r4, r2, sp, ror r3
 468:	7c7d4501 	cfldr64vc	mvdx4, [sp], #-4
 46c:	00000040 	andeq	r0, r0, r0, asr #32
 470:	12167d79 	andsne	r7, r6, #7744	; 0x1e40
 474:	00797d16 	rsbseq	r7, r9, r6, lsl sp
 478:	2b2b7870 	blcs	ade640 <d8x8matrix_init+0xade34c>
 47c:	00007078 	andeq	r7, r0, r8, ror r0
 480:	557c7c44 	ldrbpl	r7, [ip, #-3140]!	; 0xfffff3bc
 484:	00004555 	andeq	r4, r0, r5, asr r5
 488:	54547420 	ldrbpl	r7, [r4], #-1056	; 0xfffffbe0
 48c:	54547c7c 	ldrbpl	r7, [r4], #-3196	; 0xfffff384
 490:	090b7e7c 	stmdbeq	fp, {r2, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr}
 494:	00497f7f 	subeq	r7, r9, pc, ror pc
 498:	49497b32 	stmdbmi	r9, {r1, r4, r5, r8, r9, fp, ip, sp, lr}^
 49c:	0000327b 	andeq	r3, r0, fp, ror r2
 4a0:	48487a32 	stmdami	r8, {r1, r4, r5, r9, fp, ip, sp, lr}^
 4a4:	0000327a 	andeq	r3, r0, sl, ror r2
 4a8:	484a7a32 	stmdami	sl, {r1, r4, r5, r9, fp, ip, sp, lr}^
 4ac:	00003078 	andeq	r3, r0, r8, ror r0
 4b0:	41417b3a 	cmpmi	r1, sl, lsr fp
 4b4:	00407a7b 	subeq	r7, r0, fp, ror sl
 4b8:	40427a3a 	submi	r7, r2, sl, lsr sl
 4bc:	00407878 	subeq	r7, r0, r8, ror r8
 4c0:	a0a0ba9a 	umlalge	fp, r0, sl, sl
 4c4:	00007afa 	strdeq	r7, [r0], -sl
 4c8:	663c1901 	ldrtvs	r1, [ip], -r1, lsl #18
 4cc:	01193c66 	tsteq	r9, r6, ror #24
 4d0:	40407d3d 	submi	r7, r0, sp, lsr sp
 4d4:	00003d7d 	andeq	r3, r0, sp, ror sp
 4d8:	e7243c18 			; <UNDEFINED> instruction: 0xe7243c18
 4dc:	002424e7 	eoreq	r2, r4, r7, ror #9
 4e0:	497f7e68 	ldmdbmi	pc!, {r3, r5, r6, r9, sl, fp, ip, sp, lr}^	; <UNPREDICTABLE>
 4e4:	00206643 	eoreq	r6, r0, r3, asr #12
 4e8:	fcfc2f2b 	ldc2l	15, cr2, [ip], #172	; 0xac
 4ec:	00002b2f 	andeq	r2, r0, pc, lsr #22
 4f0:	0909ffff 	stmdbeq	r9, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
 4f4:	a0f8f62f 	rscsge	pc, r8, pc, lsr #12
 4f8:	fe88c040 	cdp2	0, 8, cr12, cr8, cr0, {2}
 4fc:	0203097f 	andeq	r0, r3, #2080768	; 0x1fc000
 500:	55547420 	ldrbpl	r7, [r4, #-1056]	; 0xfffffbe0
 504:	0040797d 	subeq	r7, r0, sp, ror r9
 508:	7d7d4400 	cfldrdvc	mvd4, [sp, #-0]
 50c:	00000041 	andeq	r0, r0, r1, asr #32
 510:	4a487830 	bmi	121e5d8 <d8x8matrix_init+0x121e2e4>
 514:	0000327a 	andeq	r3, r0, sl, ror r2
 518:	42407838 	submi	r7, r0, #56, 16	; 0x380000
 51c:	00407a7a 	subeq	r7, r0, sl, ror sl
 520:	0a0a7a7a 	beq	29ef10 <d8x8matrix_init+0x29ec1c>
 524:	0000707a 	andeq	r7, r0, sl, ror r0
 528:	31197d7d 	tstcc	r9, sp, ror sp
 52c:	00007d7d 	andeq	r7, r0, sp, ror sp
 530:	292f2600 	stmdbcs	pc!, {r9, sl, sp}	; <UNPREDICTABLE>
 534:	00282f2f 	eoreq	r2, r8, pc, lsr #30
 538:	292f2600 	stmdbcs	pc!, {r9, sl, sp}	; <UNPREDICTABLE>
 53c:	0000262f 	andeq	r2, r0, pc, lsr #12
 540:	454d7830 	strbmi	r7, [sp, #-2096]	; 0xfffff7d0
 544:	00002060 	andeq	r2, r0, r0, rrx
 548:	08083838 	stmdaeq	r8, {r3, r4, r5, fp, ip, sp}
 54c:	00000808 	andeq	r0, r0, r8, lsl #16
 550:	08080808 	stmdaeq	r8, {r3, fp}
 554:	00003838 	andeq	r3, r0, r8, lsr r8
 558:	18306f4f 	ldmdane	r0!, {r0, r1, r2, r3, r6, r8, r9, sl, fp, sp, lr}
 55c:	91bbeecc 			; <UNDEFINED> instruction: 0x91bbeecc
 560:	18306f4f 	ldmdane	r0!, {r0, r1, r2, r3, r6, r8, r9, sl, fp, sp, lr}
 564:	f9fb766c 			; <UNDEFINED> instruction: 0xf9fb766c
 568:	7b000000 	blvc	570 <cp437_font+0x570>
 56c:	0000007b 	andeq	r0, r0, fp, ror r0
 570:	22361c08 	eorscs	r1, r6, #8, 24	; 0x800
 574:	22361c08 	eorscs	r1, r6, #8, 24	; 0x800
 578:	081c3622 	ldmdaeq	ip, {r1, r5, r9, sl, ip, sp}
 57c:	081c3622 	ldmdaeq	ip, {r1, r5, r9, sl, ip, sp}
 580:	005500aa 	subseq	r0, r5, sl, lsr #1
 584:	005500aa 	subseq	r0, r5, sl, lsr #1
 588:	55aa55aa 	strpl	r5, [sl, #1450]!	; 0x5aa
 58c:	55aa55aa 	strpl	r5, [sl, #1450]!	; 0x5aa
 590:	77aaffdd 	sbfxvc	pc, sp, #31, #11
 594:	77ffaadd 	ubfxvc	sl, sp, #21, #32
 598:	ff000000 			; <UNDEFINED> instruction: 0xff000000
 59c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 5a0:	ff101010 			; <UNDEFINED> instruction: 0xff101010
 5a4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 5a8:	ff141414 			; <UNDEFINED> instruction: 0xff141414
 5ac:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 5b0:	ffff1010 			; <UNDEFINED> instruction: 0xffff1010
 5b4:	00ffff00 	rscseq	pc, pc, r0, lsl #30
 5b8:	f0f01010 			; <UNDEFINED> instruction: 0xf0f01010
 5bc:	00f0f010 	rscseq	pc, r0, r0, lsl r0	; <UNPREDICTABLE>
 5c0:	fc141414 	ldc2	4, cr1, [r4], {20}
 5c4:	000000fc 	strdeq	r0, [r0], -ip
 5c8:	f7f71414 			; <UNDEFINED> instruction: 0xf7f71414
 5cc:	00ffff00 	rscseq	pc, pc, r0, lsl #30
 5d0:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
 5d4:	00ffff00 	rscseq	pc, pc, r0, lsl #30
 5d8:	f4f41414 			; <UNDEFINED> instruction: 0xf4f41414
 5dc:	00fcfc04 	rscseq	pc, ip, r4, lsl #24
 5e0:	17171414 			; <UNDEFINED> instruction: 0x17171414
 5e4:	001f1f10 	andseq	r1, pc, r0, lsl pc	; <UNPREDICTABLE>
 5e8:	1f1f1010 	svcne	0x001f1010
 5ec:	001f1f10 	andseq	r1, pc, r0, lsl pc	; <UNPREDICTABLE>
 5f0:	1f141414 	svcne	0x00141414
 5f4:	0000001f 	andeq	r0, r0, pc, lsl r0
 5f8:	f0101010 			; <UNDEFINED> instruction: 0xf0101010
 5fc:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 600:	1f000000 	svcne	0x00000000
 604:	1010101f 	andsne	r1, r0, pc, lsl r0
 608:	1f101010 	svcne	0x00101010
 60c:	1010101f 	andsne	r1, r0, pc, lsl r0
 610:	f0101010 			; <UNDEFINED> instruction: 0xf0101010
 614:	101010f0 	ldrshne	r1, [r0], -r0
 618:	ff000000 			; <UNDEFINED> instruction: 0xff000000
 61c:	101010ff 	ldrshne	r1, [r0], -pc	; <UNPREDICTABLE>
 620:	10101010 	andsne	r1, r0, r0, lsl r0
 624:	10101010 	andsne	r1, r0, r0, lsl r0
 628:	ff101010 			; <UNDEFINED> instruction: 0xff101010
 62c:	101010ff 	ldrshne	r1, [r0], -pc	; <UNPREDICTABLE>
 630:	ff000000 			; <UNDEFINED> instruction: 0xff000000
 634:	141414ff 	ldrne	r1, [r4], #-1279	; 0xfffffb01
 638:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
 63c:	10ffff00 	rscsne	pc, pc, r0, lsl #30
 640:	1f1f0000 	svcne	0x001f0000
 644:	14171710 	ldrne	r1, [r7], #-1808	; 0xfffff8f0
 648:	fcfc0000 	ldc2l	0, cr0, [ip]
 64c:	14f4f404 	ldrbtne	pc, [r4], #1028	; 0x404	; <UNPREDICTABLE>
 650:	17171414 			; <UNDEFINED> instruction: 0x17171414
 654:	14171710 	ldrne	r1, [r7], #-1808	; 0xfffff8f0
 658:	f4f41414 			; <UNDEFINED> instruction: 0xf4f41414
 65c:	14f4f404 	ldrbtne	pc, [r4], #1028	; 0x404	; <UNPREDICTABLE>
 660:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
 664:	14f7f700 	ldrbtne	pc, [r7], #1792	; 0x700	; <UNPREDICTABLE>
 668:	14141414 	ldrne	r1, [r4], #-1044	; 0xfffffbec
 66c:	14141414 	ldrne	r1, [r4], #-1044	; 0xfffffbec
 670:	f7f71414 			; <UNDEFINED> instruction: 0xf7f71414
 674:	14f7f700 	ldrbtne	pc, [r7], #1792	; 0x700	; <UNPREDICTABLE>
 678:	17141414 			; <UNDEFINED> instruction: 0x17141414
 67c:	14141417 	ldrne	r1, [r4], #-1047	; 0xfffffbe9
 680:	1f1f1010 	svcne	0x001f1010
 684:	101f1f10 	andsne	r1, pc, r0, lsl pc	; <UNPREDICTABLE>
 688:	f4141414 			; <UNDEFINED> instruction: 0xf4141414
 68c:	141414f4 	ldrne	r1, [r4], #-1268	; 0xfffffb0c
 690:	f0f01010 			; <UNDEFINED> instruction: 0xf0f01010
 694:	10f0f010 	rscsne	pc, r0, r0, lsl r0	; <UNPREDICTABLE>
 698:	1f1f0000 	svcne	0x001f0000
 69c:	101f1f10 	andsne	r1, pc, r0, lsl pc	; <UNPREDICTABLE>
 6a0:	1f000000 	svcne	0x00000000
 6a4:	1414141f 	ldrne	r1, [r4], #-1055	; 0xfffffbe1
 6a8:	fc000000 	stc2	0, cr0, [r0], {-0}
 6ac:	141414fc 	ldrne	r1, [r4], #-1276	; 0xfffffb04
 6b0:	f0f00000 			; <UNDEFINED> instruction: 0xf0f00000
 6b4:	10f0f010 	rscsne	pc, r0, r0, lsl r0	; <UNPREDICTABLE>
 6b8:	ffff1010 			; <UNDEFINED> instruction: 0xffff1010
 6bc:	10ffff10 	rscsne	pc, pc, r0, lsl pc	; <UNPREDICTABLE>
 6c0:	ff141414 			; <UNDEFINED> instruction: 0xff141414
 6c4:	141414ff 	ldrne	r1, [r4], #-1279	; 0xfffffb01
 6c8:	1f101010 	svcne	0x00101010
 6cc:	0000001f 	andeq	r0, r0, pc, lsl r0
 6d0:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
 6d4:	101010f0 	ldrshne	r1, [r0], -r0
 6d8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 6dc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 6e0:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
 6e4:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
 6e8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
 6f4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 6f8:	0f0f0f0f 	svceq	0x000f0f0f
 6fc:	0f0f0f0f 	svceq	0x000f0f0f
 700:	6c447c38 	mcrrvs	12, 3, r7, r4, cr8
 704:	00446c38 	subeq	r6, r4, r8, lsr ip
 708:	2a2afefc 	bcs	ac0300 <d8x8matrix_init+0xac000c>
 70c:	0000143e 	andeq	r1, r0, lr, lsr r4
 710:	02027e7e 	andeq	r7, r2, #2016	; 0x7e0
 714:	00000606 	andeq	r0, r0, r6, lsl #12
 718:	027e7e02 	rsbseq	r7, lr, #2, 28
 71c:	00027e7e 	andeq	r7, r2, lr, ror lr
 720:	495d7763 	ldmdbmi	sp, {r0, r1, r5, r6, r8, r9, sl, ip, sp, lr}^
 724:	00006363 	andeq	r6, r0, r3, ror #6
 728:	7c447c38 	mcrrvc	12, 3, r7, r4, cr8
 72c:	0004043c 	andeq	r0, r4, ip, lsr r4
 730:	207efe80 	rsbscs	pc, lr, r0, lsl #29
 734:	001e3e20 	andseq	r3, lr, r0, lsr #28
 738:	7e020604 	cfmadd32vc	mvax0, mvfx0, mvfx2, mvfx4
 73c:	0002067c 	andeq	r0, r2, ip, ror r6
 740:	e7e7bd99 			; <UNDEFINED> instruction: 0xe7e7bd99
 744:	000099bd 			; <UNDEFINED> instruction: 0x000099bd
 748:	496b3e1c 	stmdbmi	fp!, {r2, r3, r4, r9, sl, fp, ip, sp}^
 74c:	001c3e6b 	andseq	r3, ip, fp, ror #28
 750:	01737e4c 	cmneq	r3, ip, asr #28
 754:	004c7e73 	subeq	r7, ip, r3, ror lr
 758:	4f4a7830 	svcmi	0x004a7830
 75c:	0000397d 	andeq	r3, r0, sp, ror r9
 760:	3c243c18 	stccc	12, cr3, [r4], #-96	; 0xffffffa0
 764:	183c243c 	ldmdane	ip!, {r2, r3, r4, r5, sl, sp}
 768:	3c64fc98 	stclcc	12, cr15, [r4], #-608	; 0xfffffda0
 76c:	183d273e 	ldmdane	sp!, {r1, r2, r3, r4, r5, r8, r9, sl, sp}
 770:	496b3e1c 	stmdbmi	fp!, {r2, r3, r4, r9, sl, fp, ip, sp}^
 774:	00000049 	andeq	r0, r0, r9, asr #32
 778:	01017f7e 	tsteq	r1, lr, ror pc
 77c:	00007e7f 	andeq	r7, r0, pc, ror lr
 780:	2a2a2a2a 	bcs	a8b030 <d8x8matrix_init+0xa8ad3c>
 784:	00002a2a 	andeq	r2, r0, sl, lsr #20
 788:	5f5f4444 	svcpl	0x005f4444
 78c:	00004444 	andeq	r4, r0, r4, asr #8
 790:	4e5b5140 	rdfmiem	f5, f3, f0
 794:	00004044 	andeq	r4, r0, r4, asr #32
 798:	5b4e4440 	blpl	13918a0 <d8x8matrix_init+0x13915ac>
 79c:	00004051 	andeq	r4, r0, r1, asr r0
 7a0:	fe000000 	cdp2	0, 0, cr0, cr0, cr0, {0}
 7a4:	060701ff 			; <UNDEFINED> instruction: 0x060701ff
 7a8:	ff80e060 			; <UNDEFINED> instruction: 0xff80e060
 7ac:	0000007f 	andeq	r0, r0, pc, ror r0
 7b0:	6b6b0808 	blvs	1ac27d8 <d8x8matrix_init+0x1ac24e4>
 7b4:	00000808 	andeq	r0, r0, r8, lsl #16
 7b8:	36123624 	ldrcc	r3, [r2], -r4, lsr #12
 7bc:	00123624 	andseq	r3, r2, r4, lsr #12
 7c0:	090f0600 	stmdbeq	pc, {r9, sl}	; <UNPREDICTABLE>
 7c4:	0000060f 	andeq	r0, r0, pc, lsl #12
 7c8:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
 7cc:	00000018 	andeq	r0, r0, r8, lsl r0
 7d0:	10000000 	andne	r0, r0, r0
 7d4:	00000010 	andeq	r0, r0, r0, lsl r0
 7d8:	c0703010 	rsbsgt	r3, r0, r0, lsl r0
 7dc:	0101ffff 	strdeq	pc, [r1, -pc]
 7e0:	011f1f00 	tsteq	pc, r0, lsl #30
 7e4:	00001e1f 	andeq	r1, r0, pc, lsl lr
 7e8:	171d1900 	ldrne	r1, [sp, -r0, lsl #18]
 7ec:	00000012 	andeq	r0, r0, r2, lsl r0
 7f0:	3c3c0000 	ldccc	0, cr0, [ip], #-0
 7f4:	00003c3c 	andeq	r3, r0, ip, lsr ip
	...

Disassembly of section .bss:

00000000 <spi_data>:
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3820 	eorcc	r3, sp, #32, 16	; 0x200000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	752d3371 	strvc	r3, [sp, #-881]!	; 0xfffffc8f
  38:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
  3c:	38202965 	stmdacc	r0!, {r0, r2, r5, r6, r8, fp, sp}
  40:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  44:	31303220 	teqcc	r0, r0, lsr #4
  48:	30373039 	eorscc	r3, r7, r9, lsr r0
  4c:	72282033 	eorvc	r2, r8, #51	; 0x33
  50:	61656c65 	cmnvs	r5, r5, ror #24
  54:	20296573 	eorcs	r6, r9, r3, ror r5
  58:	6363675b 	cmnvs	r3, #23855104	; 0x16c0000
  5c:	622d382d 	eorvs	r3, sp, #2949120	; 0x2d0000
  60:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  64:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  68:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  6c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  70:	32303337 	eorscc	r3, r0, #-603979776	; 0xdc000000
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	4b5a3605 	blmi	168d82c <d8x8matrix_init+0x168d538>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <d8x8matrix_init+0x42130>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22021e01 	andcs	r1, r2, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


bw_i2c.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <bw_i2c_read_id>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a04001 	mov	r4, r1
   8:	e5d03001 	ldrb	r3, [r0, #1]
   c:	e59f202c 	ldr	r2, [pc, #44]	; 40 <bw_i2c_read_id+0x40>
  10:	e1a030a3 	lsr	r3, r3, #1
  14:	e582300c 	str	r3, [r2, #12]
  18:	e59f0024 	ldr	r0, [pc, #36]	; 44 <bw_i2c_read_id+0x44>
  1c:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
  20:	e3a00001 	mov	r0, #1
  24:	ebfffffe 	bl	0 <i2c_write>
  28:	e3a00064 	mov	r0, #100	; 0x64
  2c:	ebfffffe 	bl	0 <udelay>
  30:	e1a00004 	mov	r0, r4
  34:	e8bd4010 	pop	{r4, lr}
  38:	e3a01014 	mov	r1, #20
  3c:	eafffffe 	b	0 <lib_bcm2835_i2c_read>
  40:	20804000 	addcs	r4, r0, r0
  44:	000186a0 	andeq	r8, r1, r0, lsr #13

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3820 	eorcc	r3, sp, #32, 16	; 0x200000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	752d3371 	strvc	r3, [sp, #-881]!	; 0xfffffc8f
  38:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
  3c:	38202965 	stmdacc	r0!, {r0, r2, r5, r6, r8, fp, sp}
  40:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  44:	31303220 	teqcc	r0, r0, lsr #4
  48:	30373039 	eorscc	r3, r7, r9, lsr r0
  4c:	72282033 	eorvc	r2, r8, #51	; 0x33
  50:	61656c65 	cmnvs	r5, r5, ror #24
  54:	20296573 	eorcs	r6, r9, r3, ror r5
  58:	6363675b 	cmnvs	r3, #23855104	; 0x16c0000
  5c:	622d382d 	eorvs	r3, sp, #2949120	; 0x2d0000
  60:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  64:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  68:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  6c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  70:	32303337 	eorscc	r3, r0, #-603979776	; 0xdc000000
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	4b5a3605 	blmi	168d82c <bw_i2c_read_id+0x168d82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <bw_i2c_read_id+0x42424>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22021e01 	andcs	r1, r2, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


pcf8591.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <pcf8591_start>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a04000 	mov	r4, r0
   8:	ebfffffe 	bl	0 <lib_bcm2835_i2c_begin>
   c:	e5d43001 	ldrb	r3, [r4, #1]
  10:	e59f0024 	ldr	r0, [pc, #36]	; 3c <pcf8591_start+0x3c>
  14:	e3530000 	cmp	r3, #0
  18:	03a02048 	moveq	r2, #72	; 0x48
  1c:	01a03002 	moveq	r3, r2
  20:	05c42001 	strbeq	r2, [r4, #1]
  24:	e59f2014 	ldr	r2, [pc, #20]	; 40 <pcf8591_start+0x40>
  28:	e582300c 	str	r3, [r2, #12]
  2c:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
  30:	e5d40001 	ldrb	r0, [r4, #1]
  34:	e8bd4010 	pop	{r4, lr}
  38:	eafffffe 	b	0 <i2c_is_connected>
  3c:	000186a0 	andeq	r8, r1, r0, lsr #13
  40:	20804000 	addcs	r4, r0, r0

00000044 <pcf8591_dac_write>:
  44:	e3a0c040 	mov	ip, #64	; 0x40
  48:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
  4c:	e59f302c 	ldr	r3, [pc, #44]	; 80 <pcf8591_dac_write+0x3c>
  50:	e5d02001 	ldrb	r2, [r0, #1]
  54:	e24dd00c 	sub	sp, sp, #12
  58:	e5cd1005 	strb	r1, [sp, #5]
  5c:	e5cdc004 	strb	ip, [sp, #4]
  60:	e59f001c 	ldr	r0, [pc, #28]	; 84 <pcf8591_dac_write+0x40>
  64:	e583200c 	str	r2, [r3, #12]
  68:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
  6c:	e3a01002 	mov	r1, #2
  70:	e28d0004 	add	r0, sp, #4
  74:	ebfffffe 	bl	0 <lib_bcm2835_i2c_write>
  78:	e28dd00c 	add	sp, sp, #12
  7c:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
  80:	20804000 	addcs	r4, r0, r0
  84:	000186a0 	andeq	r8, r1, r0, lsr #13

00000088 <pcf8591_adc_read>:
  88:	e92d4010 	push	{r4, lr}
  8c:	e1a04001 	mov	r4, r1
  90:	e5d02001 	ldrb	r2, [r0, #1]
  94:	e59f301c 	ldr	r3, [pc, #28]	; b8 <pcf8591_adc_read+0x30>
  98:	e59f001c 	ldr	r0, [pc, #28]	; bc <pcf8591_adc_read+0x34>
  9c:	e583200c 	str	r2, [r3, #12]
  a0:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
  a4:	e1a00004 	mov	r0, r4
  a8:	ebfffffe 	bl	0 <i2c_write>
  ac:	ebfffffe 	bl	0 <i2c_read_uint8>
  b0:	e8bd4010 	pop	{r4, lr}
  b4:	eafffffe 	b	0 <i2c_read_uint8>
  b8:	20804000 	addcs	r4, r0, r0
  bc:	000186a0 	andeq	r8, r1, r0, lsr #13

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3820 	eorcc	r3, sp, #32, 16	; 0x200000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	752d3371 	strvc	r3, [sp, #-881]!	; 0xfffffc8f
  38:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
  3c:	38202965 	stmdacc	r0!, {r0, r2, r5, r6, r8, fp, sp}
  40:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  44:	31303220 	teqcc	r0, r0, lsr #4
  48:	30373039 	eorscc	r3, r7, r9, lsr r0
  4c:	72282033 	eorvc	r2, r8, #51	; 0x33
  50:	61656c65 	cmnvs	r5, r5, ror #24
  54:	20296573 	eorcs	r6, r9, r3, ror r5
  58:	6363675b 	cmnvs	r3, #23855104	; 0x16c0000
  5c:	622d382d 	eorvs	r3, sp, #2949120	; 0x2d0000
  60:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  64:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  68:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  6c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  70:	32303337 	eorscc	r3, r0, #-603979776	; 0xdc000000
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	4b5a3605 	blmi	168d82c <pcf8591_adc_read+0x168d7a4>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <pcf8591_adc_read+0x4239c>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22021e01 	andcs	r1, r2, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


si7021.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <get_raw_value>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12
   8:	ebfffffe 	bl	0 <i2c_write>
   c:	e59f0024 	ldr	r0, [pc, #36]	; 38 <get_raw_value+0x38>
  10:	ebfffffe 	bl	0 <udelay>
  14:	e3a01003 	mov	r1, #3
  18:	e28d0004 	add	r0, sp, #4
  1c:	ebfffffe 	bl	0 <lib_bcm2835_i2c_read>
  20:	e5dd3004 	ldrb	r3, [sp, #4]
  24:	e5dd0005 	ldrb	r0, [sp, #5]
  28:	e1800403 	orr	r0, r0, r3, lsl #8
  2c:	e3c00003 	bic	r0, r0, #3
  30:	e28dd00c 	add	sp, sp, #12
  34:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
  38:	00013880 	andeq	r3, r1, r0, lsl #17

0000003c <si7021_start>:
  3c:	e92d4010 	push	{r4, lr}
  40:	e1a04000 	mov	r4, r0
  44:	e24dd008 	sub	sp, sp, #8
  48:	ebfffffe 	bl	0 <lib_bcm2835_i2c_begin>
  4c:	e5d43001 	ldrb	r3, [r4, #1]
  50:	e3530000 	cmp	r3, #0
  54:	03a02040 	moveq	r2, #64	; 0x40
  58:	01a03002 	moveq	r3, r2
  5c:	05c42001 	strbeq	r2, [r4, #1]
  60:	e5942004 	ldr	r2, [r4, #4]
  64:	e3520000 	cmp	r2, #0
  68:	0a00001a 	beq	d8 <si7021_start+0x9c>
  6c:	e5d41008 	ldrb	r1, [r4, #8]
  70:	e59f207c 	ldr	r2, [pc, #124]	; f4 <si7021_start+0xb8>
  74:	e3510000 	cmp	r1, #0
  78:	e582300c 	str	r3, [r2, #12]
  7c:	1a000019 	bne	e8 <si7021_start+0xac>
  80:	e59f0070 	ldr	r0, [pc, #112]	; f8 <si7021_start+0xbc>
  84:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
  88:	e5d40001 	ldrb	r0, [r4, #1]
  8c:	ebfffffe 	bl	0 <i2c_is_connected>
  90:	e3500000 	cmp	r0, #0
  94:	0a00000d 	beq	d0 <si7021_start+0x94>
  98:	e3a02000 	mov	r2, #0
  9c:	e59f3058 	ldr	r3, [pc, #88]	; fc <si7021_start+0xc0>
  a0:	e3a01002 	mov	r1, #2
  a4:	e1a0000d 	mov	r0, sp
  a8:	e58d2002 	str	r2, [sp, #2]
  ac:	e1cd30b0 	strh	r3, [sp]
  b0:	ebfffffe 	bl	0 <lib_bcm2835_i2c_write>
  b4:	e1a0000d 	mov	r0, sp
  b8:	e3a01006 	mov	r1, #6
  bc:	ebfffffe 	bl	0 <lib_bcm2835_i2c_read>
  c0:	e5dd0000 	ldrb	r0, [sp]
  c4:	e2400015 	sub	r0, r0, #21
  c8:	e16f0f10 	clz	r0, r0
  cc:	e1a002a0 	lsr	r0, r0, #5
  d0:	e28dd008 	add	sp, sp, #8
  d4:	e8bd8010 	pop	{r4, pc}
  d8:	e3a01001 	mov	r1, #1
  dc:	e59f2010 	ldr	r2, [pc, #16]	; f4 <si7021_start+0xb8>
  e0:	e5c41008 	strb	r1, [r4, #8]
  e4:	e582300c 	str	r3, [r2, #12]
  e8:	e59f0010 	ldr	r0, [pc, #16]	; 100 <si7021_start+0xc4>
  ec:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
  f0:	eaffffe4 	b	88 <si7021_start+0x4c>
  f4:	20804000 	addcs	r4, r0, r0
  f8:	000186a0 	andeq	r8, r1, r0, lsr #13
  fc:	ffffc9fc 			; <UNDEFINED> instruction: 0xffffc9fc
 100:	00061a80 	andeq	r1, r6, r0, lsl #21

00000104 <si7021_get_temperature>:
 104:	e92d4010 	push	{r4, lr}
 108:	e5d01008 	ldrb	r1, [r0, #8]
 10c:	e5d02001 	ldrb	r2, [r0, #1]
 110:	e59f3054 	ldr	r3, [pc, #84]	; 16c <si7021_get_temperature+0x68>
 114:	e3510000 	cmp	r1, #0
 118:	159f0050 	ldrne	r0, [pc, #80]	; 170 <si7021_get_temperature+0x6c>
 11c:	059f0050 	ldreq	r0, [pc, #80]	; 174 <si7021_get_temperature+0x70>
 120:	e583200c 	str	r2, [r3, #12]
 124:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 128:	e3a000f3 	mov	r0, #243	; 0xf3
 12c:	ebffffb3 	bl	0 <get_raw_value>
 130:	ee070a10 	vmov	s14, r0
 134:	eddf7a0b 	vldr	s15, [pc, #44]	; 168 <si7021_get_temperature+0x64>
 138:	eeb87a47 	vcvt.f32.u32	s14, s14
 13c:	ee277a27 	vmul.f32	s14, s14, s15
 140:	ed9f6b04 	vldr	d6, [pc, #16]	; 158 <si7021_get_temperature+0x54>
 144:	eeb77ac7 	vcvt.f64.f32	d7, s14
 148:	ed9f0b04 	vldr	d0, [pc, #16]	; 160 <si7021_get_temperature+0x5c>
 14c:	ee170b06 	vnmls.f64	d0, d7, d6
 150:	eeb70bc0 	vcvt.f32.f64	s0, d0
 154:	e8bd8010 	pop	{r4, pc}
 158:	3d70a3d7 	ldclcc	3, cr10, [r0, #-860]!	; 0xfffffca4
 15c:	4065f70a 	rsbmi	pc, r5, sl, lsl #14
 160:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd
 164:	40476ccc 	submi	r6, r7, ip, asr #25
 168:	37800000 	strcc	r0, [r0, r0]
 16c:	20804000 	addcs	r4, r0, r0
 170:	00061a80 	andeq	r1, r6, r0, lsl #21
 174:	000186a0 	andeq	r8, r1, r0, lsr #13

00000178 <si7021_get_humidity>:
 178:	e92d4010 	push	{r4, lr}
 17c:	e5d01008 	ldrb	r1, [r0, #8]
 180:	e5d02001 	ldrb	r2, [r0, #1]
 184:	e59f3058 	ldr	r3, [pc, #88]	; 1e4 <si7021_get_humidity+0x6c>
 188:	e3510000 	cmp	r1, #0
 18c:	159f0054 	ldrne	r0, [pc, #84]	; 1e8 <si7021_get_humidity+0x70>
 190:	059f0054 	ldreq	r0, [pc, #84]	; 1ec <si7021_get_humidity+0x74>
 194:	e583200c 	str	r2, [r3, #12]
 198:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
 19c:	e3a000f5 	mov	r0, #245	; 0xf5
 1a0:	ebffff96 	bl	0 <get_raw_value>
 1a4:	ee070a10 	vmov	s14, r0
 1a8:	eddf7a0c 	vldr	s15, [pc, #48]	; 1e0 <si7021_get_humidity+0x68>
 1ac:	eeb87a47 	vcvt.f32.u32	s14, s14
 1b0:	ee277a27 	vmul.f32	s14, s14, s15
 1b4:	ed9f6b05 	vldr	d6, [pc, #20]	; 1d0 <si7021_get_humidity+0x58>
 1b8:	eeb77ac7 	vcvt.f64.f32	d7, s14
 1bc:	ed9f0b05 	vldr	d0, [pc, #20]	; 1d8 <si7021_get_humidity+0x60>
 1c0:	ee170b06 	vnmls.f64	d0, d7, d6
 1c4:	eeb70bc0 	vcvt.f32.f64	s0, d0
 1c8:	e8bd8010 	pop	{r4, pc}
 1cc:	e320f000 	nop	{0}
 1d0:	00000000 	andeq	r0, r0, r0
 1d4:	405f4000 	subsmi	r4, pc, r0
 1d8:	00000000 	andeq	r0, r0, r0
 1dc:	40180000 	andsmi	r0, r8, r0
 1e0:	37800000 	strcc	r0, [r0, r0]
 1e4:	20804000 	addcs	r4, r0, r0
 1e8:	00061a80 	andeq	r1, r6, r0, lsl #21
 1ec:	000186a0 	andeq	r8, r1, r0, lsr #13

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3820 	eorcc	r3, sp, #32, 16	; 0x200000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	752d3371 	strvc	r3, [sp, #-881]!	; 0xfffffc8f
  38:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
  3c:	38202965 	stmdacc	r0!, {r0, r2, r5, r6, r8, fp, sp}
  40:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  44:	31303220 	teqcc	r0, r0, lsr #4
  48:	30373039 	eorscc	r3, r7, r9, lsr r0
  4c:	72282033 	eorvc	r2, r8, #51	; 0x33
  50:	61656c65 	cmnvs	r5, r5, ror #24
  54:	20296573 	eorcs	r6, r9, r3, ror r5
  58:	6363675b 	cmnvs	r3, #23855104	; 0x16c0000
  5c:	622d382d 	eorvs	r3, sp, #2949120	; 0x2d0000
  60:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  64:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  68:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  6c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  70:	32303337 	eorscc	r3, r0, #-603979776	; 0xdc000000
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	4b5a3605 	blmi	168d82c <si7021_get_humidity+0x168d6b4>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <si7021_get_humidity+0x422ac>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22021e01 	andcs	r1, r2, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


mcp23017.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <mcp23017_start>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a04000 	mov	r4, r0
   8:	ebfffffe 	bl	0 <lib_bcm2835_i2c_begin>
   c:	e5d43001 	ldrb	r3, [r4, #1]
  10:	e59f0024 	ldr	r0, [pc, #36]	; 3c <mcp23017_start+0x3c>
  14:	e3530000 	cmp	r3, #0
  18:	03a02020 	moveq	r2, #32
  1c:	01a03002 	moveq	r3, r2
  20:	05c42001 	strbeq	r2, [r4, #1]
  24:	e59f2014 	ldr	r2, [pc, #20]	; 40 <mcp23017_start+0x40>
  28:	e582300c 	str	r3, [r2, #12]
  2c:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
  30:	e5d40001 	ldrb	r0, [r4, #1]
  34:	e8bd4010 	pop	{r4, lr}
  38:	eafffffe 	b	0 <i2c_is_connected>
  3c:	000186a0 	andeq	r8, r1, r0, lsr #13
  40:	20804000 	addcs	r4, r0, r0

00000044 <mcp23017_reg_read>:
  44:	e92d4010 	push	{r4, lr}
  48:	e1a04001 	mov	r4, r1
  4c:	e5d02001 	ldrb	r2, [r0, #1]
  50:	e59f303c 	ldr	r3, [pc, #60]	; 94 <mcp23017_reg_read+0x50>
  54:	e24dd008 	sub	sp, sp, #8
  58:	e583200c 	str	r2, [r3, #12]
  5c:	e59f0034 	ldr	r0, [pc, #52]	; 98 <mcp23017_reg_read+0x54>
  60:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
  64:	e28d0004 	add	r0, sp, #4
  68:	e3a01001 	mov	r1, #1
  6c:	e5cd4004 	strb	r4, [sp, #4]
  70:	ebfffffe 	bl	0 <lib_bcm2835_i2c_write>
  74:	e28d0004 	add	r0, sp, #4
  78:	e3a01002 	mov	r1, #2
  7c:	ebfffffe 	bl	0 <lib_bcm2835_i2c_read>
  80:	e5dd0005 	ldrb	r0, [sp, #5]
  84:	e5dd3004 	ldrb	r3, [sp, #4]
  88:	e1830400 	orr	r0, r3, r0, lsl #8
  8c:	e28dd008 	add	sp, sp, #8
  90:	e8bd8010 	pop	{r4, pc}
  94:	20804000 	addcs	r4, r0, r0
  98:	000186a0 	andeq	r8, r1, r0, lsr #13

0000009c <mcp23017_reg_write>:
  9c:	e92d4030 	push	{r4, r5, lr}
  a0:	e1a04002 	mov	r4, r2
  a4:	e1a05001 	mov	r5, r1
  a8:	e5d02001 	ldrb	r2, [r0, #1]
  ac:	e59f3030 	ldr	r3, [pc, #48]	; e4 <mcp23017_reg_write+0x48>
  b0:	e24dd00c 	sub	sp, sp, #12
  b4:	e583200c 	str	r2, [r3, #12]
  b8:	e59f0028 	ldr	r0, [pc, #40]	; e8 <mcp23017_reg_write+0x4c>
  bc:	ebfffffe 	bl	0 <lib_bcm2835_i2c_set_baudrate>
  c0:	e1a03424 	lsr	r3, r4, #8
  c4:	e3a01003 	mov	r1, #3
  c8:	e28d0004 	add	r0, sp, #4
  cc:	e5cd5004 	strb	r5, [sp, #4]
  d0:	e5cd4005 	strb	r4, [sp, #5]
  d4:	e5cd3006 	strb	r3, [sp, #6]
  d8:	ebfffffe 	bl	0 <lib_bcm2835_i2c_write>
  dc:	e28dd00c 	add	sp, sp, #12
  e0:	e8bd8030 	pop	{r4, r5, pc}
  e4:	20804000 	addcs	r4, r0, r0
  e8:	000186a0 	andeq	r8, r1, r0, lsr #13

000000ec <mcp23017_gpio_fsel>:
  ec:	e92d4070 	push	{r4, r5, r6, lr}
  f0:	e1a06002 	mov	r6, r2
  f4:	e1a05001 	mov	r5, r1
  f8:	e3a01000 	mov	r1, #0
  fc:	e1a04000 	mov	r4, r0
 100:	ebfffffe 	bl	44 <mcp23017_reg_read>
 104:	e3560000 	cmp	r6, #0
 108:	01c00005 	biceq	r0, r0, r5
 10c:	11800005 	orrne	r0, r0, r5
 110:	e6ff2070 	uxth	r2, r0
 114:	e3a01000 	mov	r1, #0
 118:	e1a00004 	mov	r0, r4
 11c:	e8bd4070 	pop	{r4, r5, r6, lr}
 120:	eafffffe 	b	9c <mcp23017_reg_write>

00000124 <mcp23017_gpio_set>:
 124:	e92d4070 	push	{r4, r5, r6, lr}
 128:	e1a04001 	mov	r4, r1
 12c:	e3a01014 	mov	r1, #20
 130:	e1a05000 	mov	r5, r0
 134:	ebfffffe 	bl	44 <mcp23017_reg_read>
 138:	e1802004 	orr	r2, r0, r4
 13c:	e6ff2072 	uxth	r2, r2
 140:	e1a00005 	mov	r0, r5
 144:	e8bd4070 	pop	{r4, r5, r6, lr}
 148:	e3a01012 	mov	r1, #18
 14c:	eafffffe 	b	9c <mcp23017_reg_write>

00000150 <mcp23017_gpio_clr>:
 150:	e92d4070 	push	{r4, r5, r6, lr}
 154:	e1a04001 	mov	r4, r1
 158:	e3a01014 	mov	r1, #20
 15c:	e1a05000 	mov	r5, r0
 160:	ebfffffe 	bl	44 <mcp23017_reg_read>
 164:	e1c02004 	bic	r2, r0, r4
 168:	e6ff2072 	uxth	r2, r2
 16c:	e1a00005 	mov	r0, r5
 170:	e8bd4070 	pop	{r4, r5, r6, lr}
 174:	e3a01012 	mov	r1, #18
 178:	eafffffe 	b	9c <mcp23017_reg_write>

0000017c <mcp23017_gpio_lev>:
 17c:	e92d4010 	push	{r4, lr}
 180:	e1a04001 	mov	r4, r1
 184:	e3a01012 	mov	r1, #18
 188:	ebfffffe 	bl	44 <mcp23017_reg_read>
 18c:	e1d43000 	bics	r3, r4, r0
 190:	03a00001 	moveq	r0, #1
 194:	13a00000 	movne	r0, #0
 198:	e8bd8010 	pop	{r4, pc}

0000019c <mcp23017_gpio_set_pud>:
 19c:	e92d4070 	push	{r4, r5, r6, lr}
 1a0:	e1a06002 	mov	r6, r2
 1a4:	e1a05001 	mov	r5, r1
 1a8:	e3a0100c 	mov	r1, #12
 1ac:	e1a04000 	mov	r4, r0
 1b0:	ebfffffe 	bl	44 <mcp23017_reg_read>
 1b4:	e3560000 	cmp	r6, #0
 1b8:	01c00005 	biceq	r0, r0, r5
 1bc:	11800005 	orrne	r0, r0, r5
 1c0:	e6ff2070 	uxth	r2, r0
 1c4:	e3a0100c 	mov	r1, #12
 1c8:	e1a00004 	mov	r0, r4
 1cc:	e8bd4070 	pop	{r4, r5, r6, lr}
 1d0:	eafffffe 	b	9c <mcp23017_reg_write>

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3820 	eorcc	r3, sp, #32, 16	; 0x200000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	752d3371 	strvc	r3, [sp, #-881]!	; 0xfffffc8f
  38:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
  3c:	38202965 	stmdacc	r0!, {r0, r2, r5, r6, r8, fp, sp}
  40:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  44:	31303220 	teqcc	r0, r0, lsr #4
  48:	30373039 	eorscc	r3, r7, r9, lsr r0
  4c:	72282033 	eorvc	r2, r8, #51	; 0x33
  50:	61656c65 	cmnvs	r5, r5, ror #24
  54:	20296573 	eorcs	r6, r9, r3, ror r5
  58:	6363675b 	cmnvs	r3, #23855104	; 0x16c0000
  5c:	622d382d 	eorvs	r3, sp, #2949120	; 0x2d0000
  60:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  64:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  68:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  6c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  70:	32303337 	eorscc	r3, r0, #-603979776	; 0xdc000000
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	4b5a3605 	blmi	168d82c <mcp23017_gpio_set_pud+0x168d690>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <mcp23017_gpio_set_pud+0x42288>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22021e01 	andcs	r1, r2, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.

