Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dd36bb68b27e4e7a990bf431dba52324 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PartD_tb_behav xil_defaultlib.PartD_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'baud_select' [C:/Users/sstat/Documents/GitHub/Digital-Circuit-Lab/Lab2/Lab2.srcs/sources_1/new/PartD.v:18]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'baud_select' [C:/Users/sstat/Documents/GitHub/Digital-Circuit-Lab/Lab2/Lab2.srcs/sources_1/new/PartD.v:21]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/sstat/Documents/GitHub/Digital-Circuit-Lab/Lab2/Lab2.sim/sim_4/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.baud_controller
Compiling module xil_defaultlib.clk_multiplier
Compiling module xil_defaultlib.send_bits
Compiling module xil_defaultlib.uart_transmitter
Compiling module xil_defaultlib.ckl_multiplier
Compiling module xil_defaultlib.receive_bits
Compiling module xil_defaultlib.uart_receiver
Compiling module xil_defaultlib.UART
Compiling module xil_defaultlib.PartD_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot PartD_tb_behav
