Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Nov 24 15:30:44 2022
| Host         : LAPTOP-L9TJESFE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xa7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             105 |           33 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              72 |           48 |
| Yes          | No                    | No                     |              18 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              19 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+-------------------------------------------+-------------------------------------------+------------------+----------------+--------------+
|    Clock Signal    |               Enable Signal               |              Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------+-------------------------------------------+-------------------------------------------+------------------+----------------+--------------+
|  new_clk_BUFG      | machine/temp[3]_i_2_n_0                   | machine/temp[3]_i_1_n_0                   |                1 |              4 |         4.00 |
| ~ps2_clk_IBUF_BUFG | ps2/key_1/FSM_sequential_state[3]_i_1_n_0 |                                           |                1 |              4 |         4.00 |
|  ps2/key_1/CLK     |                                           |                                           |                2 |              4 |         2.00 |
|  ps2/key_1/CLK     | ps2/key_1/E[0]                            |                                           |                1 |              4 |         4.00 |
|  new_clk_BUFG      | CLOCK_ENABLE                              | but_reset/IN_SIGNAL_SYNC_reg/second/SR[0] |                1 |              5 |         5.00 |
|  new_clk_BUFG      | CLOCK_ENABLE                              | but_set/IN_SIGNAL_SYNC_reg/second/SR[0]   |                1 |              5 |         5.00 |
|  new_clk_BUFG      | CLOCK_ENABLE                              | but_sort/IN_SIGNAL_SYNC_reg/second/SR[0]  |                1 |              5 |         5.00 |
|  new_clk_BUFG      | machine/CEB2                              |                                           |                2 |              5 |         2.50 |
|  new_clk_BUFG      | machine/CEA2                              |                                           |                4 |              5 |         1.25 |
| ~ps2_clk_IBUF_BUFG |                                           |                                           |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG     |                                           |                                           |                4 |             16 |         4.00 |
|  new_clk_BUFG      |                                           | machine/memory_sorted[31]_i_1_n_0         |               48 |             72 |         1.50 |
|  new_clk_BUFG      |                                           |                                           |               24 |             75 |         3.12 |
+--------------------+-------------------------------------------+-------------------------------------------+------------------+----------------+--------------+


