Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Oct 30 10:01:09 2024
| Host         : dedsec-amd0 running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_utilization -file mpsoc_preset_wrapper_utilization_placed.rpt -pb mpsoc_preset_wrapper_utilization_placed.pb
| Design       : mpsoc_preset_wrapper
| Device       : xczu9eg-ffvb1156-2-e
| Speed File   : -2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| CLB LUTs                   | 3853 |     0 |          0 |    274080 |  1.41 |
|   LUT as Logic             | 3722 |     0 |          0 |    274080 |  1.36 |
|   LUT as Memory            |  131 |     0 |          0 |    144000 |  0.09 |
|     LUT as Distributed RAM |   80 |     0 |            |           |       |
|     LUT as Shift Register  |   51 |     0 |            |           |       |
| CLB Registers              | 3829 |     0 |          0 |    548160 |  0.70 |
|   Register as Flip Flop    | 3829 |     0 |          0 |    548160 |  0.70 |
|   Register as Latch        |    0 |     0 |          0 |    548160 |  0.00 |
| CARRY8                     |    6 |     0 |          0 |     34260 |  0.02 |
| F7 Muxes                   |    4 |     0 |          0 |    137040 | <0.01 |
| F8 Muxes                   |    0 |     0 |          0 |     68520 |  0.00 |
| F9 Muxes                   |    0 |     0 |          0 |     34260 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 66    |          Yes |           - |          Set |
| 138   |          Yes |           - |        Reset |
| 61    |          Yes |         Set |            - |
| 3564  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+------------+-----------+-------+
|                  Site Type                 | Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+------+-------+------------+-----------+-------+
| CLB                                        |  812 |     0 |          0 |     34260 |  2.37 |
|   CLBL                                     |  385 |     0 |            |           |       |
|   CLBM                                     |  427 |     0 |            |           |       |
| LUT as Logic                               | 3722 |     0 |          0 |    274080 |  1.36 |
|   using O5 output only                     |  112 |       |            |           |       |
|   using O6 output only                     | 2712 |       |            |           |       |
|   using O5 and O6                          |  898 |       |            |           |       |
| LUT as Memory                              |  131 |     0 |          0 |    144000 |  0.09 |
|   LUT as Distributed RAM                   |   80 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |    8 |       |            |           |       |
|     using O5 and O6                        |   72 |       |            |           |       |
|   LUT as Shift Register                    |   51 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |   51 |       |            |           |       |
|     using O5 and O6                        |    0 |       |            |           |       |
| CLB Registers                              | 3829 |     0 |          0 |    548160 |  0.70 |
|   Register driven from within the CLB      | 1770 |       |            |           |       |
|   Register driven from outside the CLB     | 2059 |       |            |           |       |
|     LUT in front of the register is unused | 1039 |       |            |           |       |
|     LUT in front of the register is used   | 1020 |       |            |           |       |
| Unique Control Sets                        |  258 |       |          0 |     68520 |  0.38 |
+--------------------------------------------+------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |    2 |     0 |          0 |       912 |  0.22 |
|   RAMB36/FIFO*    |    2 |     0 |          0 |       912 |  0.22 |
|     RAMB36E2 only |    2 |       |            |           |       |
|   RAMB18          |    0 |     0 |          0 |      1824 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      2520 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    8 |     8 |          0 |       328 |  2.44 |
| HPIOB_M          |    0 |     0 |          0 |        96 |  0.00 |
| HPIOB_S          |    0 |     0 |          0 |        96 |  0.00 |
| HDIOB_M          |    4 |     4 |          0 |        60 |  6.67 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |    4 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_S          |    4 |     4 |          0 |        60 |  6.67 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |    4 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_SNGL       |    0 |     0 |          0 |        16 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |        96 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        60 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      1248 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        16 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCE     |    0 |     0 |          0 |       116 |  0.00 |
| BUFGCE_DIV |    0 |     0 |          0 |        16 |  0.00 |
| BUFG_GT    |    0 |     0 |          0 |       168 |  0.00 |
| BUFG_PS    |    1 |     0 |          0 |        72 |  1.39 |
| BUFGCTRL*  |    0 |     0 |          0 |        32 |  0.00 |
| PLL        |    0 |     0 |          0 |         8 |  0.00 |
| MMCM       |    0 |     0 |          0 |         4 |  0.00 |
+------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |          0 |        24 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         6 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |        12 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        12 |   0.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 3564 |            Register |
| LUT6     | 1666 |                 CLB |
| LUT3     | 1026 |                 CLB |
| LUT5     |  957 |                 CLB |
| LUT4     |  561 |                 CLB |
| LUT2     |  274 |                 CLB |
| FDCE     |  138 |            Register |
| LUT1     |  136 |                 CLB |
| RAMD32   |  132 |                 CLB |
| FDPE     |   66 |            Register |
| FDSE     |   61 |            Register |
| SRLC32E  |   33 |                 CLB |
| RAMS32   |   20 |                 CLB |
| SRL16E   |   18 |                 CLB |
| OBUF     |    8 |                 I/O |
| CARRY8   |    6 |                 CLB |
| MUXF7    |    4 |                 CLB |
| RAMB36E2 |    2 |            BLOCKRAM |
| PS8      |    1 |            Advanced |
| BUFG_PS  |    1 |               Clock |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-------------------------------------+------+
|               Ref Name              | Used |
+-------------------------------------+------+
| mpsoc_preset_zynq_ultra_ps_e_0_0    |    1 |
| mpsoc_preset_xbar_0                 |    1 |
| mpsoc_preset_rst_ps8_0_99M_0        |    1 |
| mpsoc_preset_axi_gpio_0_0           |    1 |
| mpsoc_preset_axi_bram_ctrl_0_bram_0 |    1 |
| mpsoc_preset_axi_bram_ctrl_0_0      |    1 |
| mpsoc_preset_auto_pc_0              |    1 |
| mpsoc_preset_auto_ds_1              |    1 |
| mpsoc_preset_auto_ds_0              |    1 |
+-------------------------------------+------+


