{
  "design": {
    "design_info": {
      "boundary_crc": "0x78F96A35822B6D71",
      "device": "xc7z020clg400-2",
      "gen_directory": "../../../../hftrx_zynq_myir7020.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1",
      "validated": "true"
    },
    "design_tree": {
      "DAC_OUT_0": "",
      "axi_dma_fir_reload": "",
      "axi_fifo_iq_rx": "",
      "axi_fifo_mic": "",
      "axi_i2s_adi_0": "",
      "axi_vdma_0": "",
      "axis_broadcaster_0": "",
      "axis_subset_converter_0": "",
      "c_addsub_0": "",
      "cic_compiler_0": "",
      "cic_compiler_1": "",
      "cic_compiler_2": "",
      "cic_compiler_3": "",
      "cic_compiler_4": "",
      "cic_compiler_5": "",
      "cic_compiler_6": "",
      "cic_compiler_7": "",
      "clk_wiz_0": "",
      "data_divide_0": "",
      "data_divide_2": "",
      "data_divide_1": "",
      "dds_compiler_0": "",
      "dds_compiler_1": "",
      "dds_compiler_2": "",
      "fir_compiler_0": "",
      "fir_compiler_1": "",
      "fir_compiler_2": "",
      "fir_compiler_3": "",
      "fir_compiler_4": "",
      "fir_compiler_5": "",
      "fir_compiler_6": "",
      "fir_compiler_7": "",
      "mult_gen_0": "",
      "mult_gen_1": "",
      "mult_gen_2": "",
      "mult_gen_3": "",
      "mult_gen_6": "",
      "mult_gen_7": "",
      "mult_gen_4": "",
      "mult_gen_5": "",
      "proc_sys_reset_0": "",
      "proc_sys_reset_150M": "",
      "smartconnect_0": "",
      "smartconnect_1": "",
      "v_axi4s_vid_out_0": "",
      "v_tc_0": "",
      "xlconcat_0": "",
      "xlconstant_2": "",
      "xlconstant_4": "",
      "trx_control2_0": "",
      "processing_system7_0": "",
      "lcd_remap_0": "",
      "iq_to_fifo_shifted_0": "",
      "data_latch_0": "",
      "axis_broadcaster_1": "",
      "axi_fifo_phones": "",
      "axi_dma_if_tx": "",
      "axis_data_fifo_0": ""
    },
    "interface_ports": {
      "GPIO_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      },
      "DDR": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "mclk": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/clk_wiz_0_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "12288000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "adc_in": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "din": {
        "direction": "I"
      },
      "lcd_clk": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_processing_system7_0_0_FCLK_CLK0",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "50000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "lcd_R": {
        "direction": "O",
        "left": "4",
        "right": "0"
      },
      "lcd_G": {
        "direction": "O",
        "left": "5",
        "right": "0"
      },
      "lcd_B": {
        "direction": "O",
        "left": "4",
        "right": "0"
      },
      "lcd_hsync": {
        "direction": "O"
      },
      "lcd_vsync": {
        "direction": "O"
      },
      "lcd_de": {
        "direction": "O"
      },
      "bclk": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "fs": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "dout": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "dac_out": {
        "direction": "O",
        "left": "13",
        "right": "0"
      },
      "clk_adc_i": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_clk_adc_i",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "122880000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "DAC_OUT_0": {
        "vlnv": "xilinx.com:module_ref:DAC_OUT:1.0",
        "xci_name": "design_1_DAC_OUT_0_0",
        "xci_path": "ip\\design_1_DAC_OUT_0_0\\design_1_DAC_OUT_0_0.xci",
        "inst_hier_path": "DAC_OUT_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "DAC_OUT",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk_in": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "122880000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_clk_adc_i",
                "value_src": "default_prop"
              }
            }
          },
          "tx": {
            "direction": "I"
          },
          "DATA_IN": {
            "direction": "I",
            "left": "26",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 27} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 27}",
                "value_src": "ip_prop"
              }
            }
          },
          "shift": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "DATA_OUT": {
            "direction": "O",
            "left": "13",
            "right": "0"
          }
        }
      },
      "axi_dma_fir_reload": {
        "vlnv": "xilinx.com:ip:axi_dma:7.1",
        "xci_name": "design_1_axi_dma_0_2",
        "xci_path": "ip\\design_1_axi_dma_0_2\\design_1_axi_dma_0_2.xci",
        "inst_hier_path": "axi_dma_fir_reload",
        "parameters": {
          "c_addr_width": {
            "value": "32"
          },
          "c_include_mm2s_dre": {
            "value": "1"
          },
          "c_include_s2mm": {
            "value": "0"
          },
          "c_include_sg": {
            "value": "0"
          },
          "c_sg_length_width": {
            "value": "23"
          }
        },
        "interface_ports": {
          "M_AXI_MM2S": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_MM2S",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            },
            "parameters": {
              "master_id": {
                "value": "6"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data_MM2S": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "axi_fifo_iq_rx": {
        "vlnv": "xilinx.com:ip:axi_fifo_mm_s:4.2",
        "xci_name": "design_1_axi_fifo_mm_s_0_0",
        "xci_path": "ip\\design_1_axi_fifo_mm_s_0_0\\design_1_axi_fifo_mm_s_0_0.xci",
        "inst_hier_path": "axi_fifo_iq_rx",
        "parameters": {
          "C_AXIS_TUSER_WIDTH": {
            "value": "4"
          },
          "C_DATA_INTERFACE_TYPE": {
            "value": "0"
          },
          "C_RX_FIFO_PF_THRESHOLD": {
            "value": "308"
          },
          "C_S_AXI4_DATA_WIDTH": {
            "value": "32"
          },
          "C_USE_RX_CUT_THROUGH": {
            "value": "false"
          },
          "C_USE_TX_CTRL": {
            "value": "0"
          },
          "C_USE_TX_DATA": {
            "value": "0"
          }
        }
      },
      "axi_fifo_mic": {
        "vlnv": "xilinx.com:ip:axi_fifo_mm_s:4.2",
        "xci_name": "design_1_axi_fifo_mm_s_1_0",
        "xci_path": "ip\\design_1_axi_fifo_mm_s_1_0\\design_1_axi_fifo_mm_s_1_0.xci",
        "inst_hier_path": "axi_fifo_mic",
        "parameters": {
          "C_RX_FIFO_PE_THRESHOLD": {
            "value": "5"
          },
          "C_RX_FIFO_PF_THRESHOLD": {
            "value": "308"
          },
          "C_USE_TX_CTRL": {
            "value": "0"
          },
          "C_USE_TX_DATA": {
            "value": "0"
          }
        }
      },
      "axi_i2s_adi_0": {
        "vlnv": "analog.com:adi:axi_i2s_adi:1.0",
        "xci_name": "design_1_axi_i2s_adi_0_0",
        "xci_path": "ip\\design_1_axi_i2s_adi_0_0\\design_1_axi_i2s_adi_0_0.xci",
        "inst_hier_path": "axi_i2s_adi_0",
        "parameters": {
          "BCLK_POL": {
            "value": "0"
          },
          "HAS_RX": {
            "value": "1"
          },
          "HAS_TX": {
            "value": "1"
          },
          "LRCLK_POL": {
            "value": "1"
          }
        }
      },
      "axi_vdma_0": {
        "vlnv": "xilinx.com:ip:axi_vdma:6.3",
        "xci_name": "design_1_axi_vdma_0_0",
        "xci_path": "ip\\design_1_axi_vdma_0_0\\design_1_axi_vdma_0_0.xci",
        "inst_hier_path": "axi_vdma_0",
        "parameters": {
          "C_FAMILY": {
            "value": "zynquplus"
          },
          "c_addr_width": {
            "value": "32"
          },
          "c_include_mm2s": {
            "value": "1"
          },
          "c_include_mm2s_dre": {
            "value": "0"
          },
          "c_include_s2mm": {
            "value": "0"
          },
          "c_m_axi_mm2s_data_width": {
            "value": "32"
          },
          "c_m_axis_mm2s_tdata_width": {
            "value": "32"
          },
          "c_mm2s_genlock_mode": {
            "value": "3"
          },
          "c_mm2s_linebuffer_depth": {
            "value": "2048"
          },
          "c_mm2s_max_burst_length": {
            "value": "16"
          },
          "c_num_fstores": {
            "value": "3"
          }
        },
        "interface_ports": {
          "M_AXI_MM2S": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_MM2S",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            },
            "parameters": {
              "master_id": {
                "value": "2"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data_MM2S": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "axis_broadcaster_0": {
        "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
        "xci_name": "design_1_axis_broadcaster_0_0",
        "xci_path": "ip\\design_1_axis_broadcaster_0_0\\design_1_axis_broadcaster_0_0.xci",
        "inst_hier_path": "axis_broadcaster_0",
        "parameters": {
          "HAS_TLAST": {
            "value": "1"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "M00_TDATA_REMAP": {
            "value": "tdata[31],tdata[22:0]"
          },
          "M01_TDATA_REMAP": {
            "value": "tdata[31],tdata[22:0]"
          },
          "M02_TDATA_REMAP": {
            "value": "tdata[31],tdata[22:0]"
          },
          "M03_TDATA_REMAP": {
            "value": "tdata[31],tdata[22:0]"
          },
          "M04_TDATA_REMAP": {
            "value": "tdata[31],tdata[22:0]"
          },
          "M05_TDATA_REMAP": {
            "value": "tdata[31],tdata[22:0]"
          },
          "M_TDATA_NUM_BYTES": {
            "value": "3"
          },
          "NUM_MI": {
            "value": "4"
          },
          "S_TDATA_NUM_BYTES": {
            "value": "4"
          }
        }
      },
      "axis_subset_converter_0": {
        "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
        "xci_name": "design_1_axis_subset_converter_0_0",
        "xci_path": "ip\\design_1_axis_subset_converter_0_0\\design_1_axis_subset_converter_0_0.xci",
        "inst_hier_path": "axis_subset_converter_0",
        "parameters": {
          "M_HAS_TKEEP": {
            "value": "1"
          },
          "M_HAS_TLAST": {
            "value": "1"
          },
          "M_TDATA_NUM_BYTES": {
            "value": "3"
          },
          "M_TUSER_WIDTH": {
            "value": "1"
          },
          "S_HAS_TKEEP": {
            "value": "1"
          },
          "S_HAS_TLAST": {
            "value": "1"
          },
          "S_TDATA_NUM_BYTES": {
            "value": "4"
          },
          "S_TUSER_WIDTH": {
            "value": "1"
          },
          "TDATA_REMAP": {
            "value": "tdata[23:0]"
          },
          "TKEEP_REMAP": {
            "value": "tkeep[2:0]"
          },
          "TLAST_REMAP": {
            "value": "tlast[0]"
          },
          "TUSER_REMAP": {
            "value": "tuser[0:0]"
          }
        }
      },
      "c_addsub_0": {
        "vlnv": "xilinx.com:ip:c_addsub:12.0",
        "xci_name": "design_1_c_addsub_0_0",
        "xci_path": "ip\\design_1_c_addsub_0_0\\design_1_c_addsub_0_0.xci",
        "inst_hier_path": "c_addsub_0",
        "parameters": {
          "A_Type": {
            "value": "Signed"
          },
          "A_Width": {
            "value": "27"
          },
          "B_Type": {
            "value": "Signed"
          },
          "B_Value": {
            "value": "000000000000000000000000000"
          },
          "B_Width": {
            "value": "27"
          },
          "CE": {
            "value": "false"
          },
          "Implementation": {
            "value": "DSP48"
          },
          "Latency": {
            "value": "2"
          },
          "Latency_Configuration": {
            "value": "Automatic"
          },
          "Out_Width": {
            "value": "27"
          }
        }
      },
      "cic_compiler_0": {
        "vlnv": "xilinx.com:ip:cic_compiler:4.0",
        "xci_name": "design_1_cic_compiler_0_0",
        "xci_path": "ip\\design_1_cic_compiler_0_0\\design_1_cic_compiler_0_0.xci",
        "inst_hier_path": "cic_compiler_0",
        "parameters": {
          "Clock_Frequency": {
            "value": "122.88"
          },
          "Fixed_Or_Initial_Rate": {
            "value": "2560"
          },
          "HAS_ARESETN": {
            "value": "true"
          },
          "Input_Data_Width": {
            "value": "16"
          },
          "Input_Sample_Frequency": {
            "value": "0.048"
          },
          "Maximum_Rate": {
            "value": "2560"
          },
          "Minimum_Rate": {
            "value": "2560"
          },
          "Number_Of_Stages": {
            "value": "6"
          },
          "Output_Data_Width": {
            "value": "16"
          },
          "Quantization": {
            "value": "Truncation"
          },
          "SamplePeriod": {
            "value": "2560"
          }
        }
      },
      "cic_compiler_1": {
        "vlnv": "xilinx.com:ip:cic_compiler:4.0",
        "xci_name": "design_1_cic_compiler_0_1",
        "xci_path": "ip\\design_1_cic_compiler_0_1\\design_1_cic_compiler_0_1.xci",
        "inst_hier_path": "cic_compiler_1",
        "parameters": {
          "Clock_Frequency": {
            "value": "122.88"
          },
          "Fixed_Or_Initial_Rate": {
            "value": "2560"
          },
          "HAS_ARESETN": {
            "value": "true"
          },
          "Input_Data_Width": {
            "value": "16"
          },
          "Input_Sample_Frequency": {
            "value": "0.048"
          },
          "Maximum_Rate": {
            "value": "2560"
          },
          "Minimum_Rate": {
            "value": "2560"
          },
          "Number_Of_Stages": {
            "value": "6"
          },
          "Output_Data_Width": {
            "value": "16"
          },
          "Quantization": {
            "value": "Truncation"
          },
          "SamplePeriod": {
            "value": "2560"
          }
        }
      },
      "cic_compiler_2": {
        "vlnv": "xilinx.com:ip:cic_compiler:4.0",
        "xci_name": "design_1_cic_compiler_1_0",
        "xci_path": "ip\\design_1_cic_compiler_1_0\\design_1_cic_compiler_1_0.xci",
        "inst_hier_path": "cic_compiler_2",
        "parameters": {
          "Clock_Frequency": {
            "value": "200.0"
          },
          "Filter_Type": {
            "value": "Decimation"
          },
          "Fixed_Or_Initial_Rate": {
            "value": "640"
          },
          "HAS_ACLKEN": {
            "value": "false"
          },
          "HAS_ARESETN": {
            "value": "true"
          },
          "Input_Data_Width": {
            "value": "31"
          },
          "Input_Sample_Frequency": {
            "value": "0.001"
          },
          "Maximum_Rate": {
            "value": "640"
          },
          "Minimum_Rate": {
            "value": "640"
          },
          "Number_Of_Stages": {
            "value": "6"
          },
          "Output_Data_Width": {
            "value": "32"
          },
          "Quantization": {
            "value": "Truncation"
          },
          "RateSpecification": {
            "value": "Sample_Period"
          },
          "SamplePeriod": {
            "value": "1"
          },
          "Use_Xtreme_DSP_Slice": {
            "value": "false"
          }
        }
      },
      "cic_compiler_3": {
        "vlnv": "xilinx.com:ip:cic_compiler:4.0",
        "xci_name": "design_1_cic_compiler_2_0",
        "xci_path": "ip\\design_1_cic_compiler_2_0\\design_1_cic_compiler_2_0.xci",
        "inst_hier_path": "cic_compiler_3",
        "parameters": {
          "Clock_Frequency": {
            "value": "200.0"
          },
          "Filter_Type": {
            "value": "Decimation"
          },
          "Fixed_Or_Initial_Rate": {
            "value": "640"
          },
          "HAS_ACLKEN": {
            "value": "false"
          },
          "HAS_ARESETN": {
            "value": "true"
          },
          "Input_Data_Width": {
            "value": "31"
          },
          "Input_Sample_Frequency": {
            "value": "0.001"
          },
          "Maximum_Rate": {
            "value": "640"
          },
          "Minimum_Rate": {
            "value": "640"
          },
          "Number_Of_Stages": {
            "value": "6"
          },
          "Output_Data_Width": {
            "value": "32"
          },
          "Quantization": {
            "value": "Truncation"
          },
          "RateSpecification": {
            "value": "Sample_Period"
          },
          "SamplePeriod": {
            "value": "1"
          },
          "Use_Xtreme_DSP_Slice": {
            "value": "false"
          }
        }
      },
      "cic_compiler_4": {
        "vlnv": "xilinx.com:ip:cic_compiler:4.0",
        "xci_name": "design_1_cic_compiler_4_0",
        "xci_path": "ip\\design_1_cic_compiler_4_0\\design_1_cic_compiler_4_0.xci",
        "inst_hier_path": "cic_compiler_4",
        "parameters": {
          "Clock_Frequency": {
            "value": "200.0"
          },
          "Filter_Type": {
            "value": "Decimation"
          },
          "Fixed_Or_Initial_Rate": {
            "value": "2560"
          },
          "HAS_ARESETN": {
            "value": "true"
          },
          "Input_Data_Width": {
            "value": "31"
          },
          "Input_Sample_Frequency": {
            "value": "0.001"
          },
          "Maximum_Rate": {
            "value": "2560"
          },
          "Minimum_Rate": {
            "value": "2560"
          },
          "Number_Of_Channels": {
            "value": "1"
          },
          "Number_Of_Stages": {
            "value": "6"
          },
          "Output_Data_Width": {
            "value": "32"
          },
          "Quantization": {
            "value": "Truncation"
          },
          "RateSpecification": {
            "value": "Sample_Period"
          },
          "SamplePeriod": {
            "value": "1"
          }
        }
      },
      "cic_compiler_5": {
        "vlnv": "xilinx.com:ip:cic_compiler:4.0",
        "xci_name": "design_1_cic_compiler_4_1",
        "xci_path": "ip\\design_1_cic_compiler_4_1\\design_1_cic_compiler_4_1.xci",
        "inst_hier_path": "cic_compiler_5",
        "parameters": {
          "Clock_Frequency": {
            "value": "200.0"
          },
          "Filter_Type": {
            "value": "Decimation"
          },
          "Fixed_Or_Initial_Rate": {
            "value": "2560"
          },
          "HAS_ARESETN": {
            "value": "true"
          },
          "Input_Data_Width": {
            "value": "31"
          },
          "Input_Sample_Frequency": {
            "value": "0.001"
          },
          "Maximum_Rate": {
            "value": "2560"
          },
          "Minimum_Rate": {
            "value": "2560"
          },
          "Number_Of_Stages": {
            "value": "6"
          },
          "Output_Data_Width": {
            "value": "32"
          },
          "Quantization": {
            "value": "Truncation"
          },
          "RateSpecification": {
            "value": "Sample_Period"
          },
          "SamplePeriod": {
            "value": "1"
          }
        }
      },
      "cic_compiler_6": {
        "vlnv": "xilinx.com:ip:cic_compiler:4.0",
        "xci_name": "design_1_cic_compiler_4_2",
        "xci_path": "ip\\design_1_cic_compiler_4_2\\design_1_cic_compiler_4_2.xci",
        "inst_hier_path": "cic_compiler_6",
        "parameters": {
          "Clock_Frequency": {
            "value": "200.0"
          },
          "Filter_Type": {
            "value": "Decimation"
          },
          "Fixed_Or_Initial_Rate": {
            "value": "2560"
          },
          "HAS_ARESETN": {
            "value": "true"
          },
          "Input_Data_Width": {
            "value": "31"
          },
          "Input_Sample_Frequency": {
            "value": "0.001"
          },
          "Maximum_Rate": {
            "value": "2560"
          },
          "Minimum_Rate": {
            "value": "2560"
          },
          "Number_Of_Channels": {
            "value": "1"
          },
          "Number_Of_Stages": {
            "value": "6"
          },
          "Output_Data_Width": {
            "value": "32"
          },
          "Quantization": {
            "value": "Truncation"
          },
          "RateSpecification": {
            "value": "Sample_Period"
          },
          "SamplePeriod": {
            "value": "1"
          }
        }
      },
      "cic_compiler_7": {
        "vlnv": "xilinx.com:ip:cic_compiler:4.0",
        "xci_name": "design_1_cic_compiler_4_3",
        "xci_path": "ip\\design_1_cic_compiler_4_3\\design_1_cic_compiler_4_3.xci",
        "inst_hier_path": "cic_compiler_7",
        "parameters": {
          "Clock_Frequency": {
            "value": "200.0"
          },
          "Filter_Type": {
            "value": "Decimation"
          },
          "Fixed_Or_Initial_Rate": {
            "value": "2560"
          },
          "HAS_ARESETN": {
            "value": "true"
          },
          "Input_Data_Width": {
            "value": "31"
          },
          "Input_Sample_Frequency": {
            "value": "0.001"
          },
          "Maximum_Rate": {
            "value": "2560"
          },
          "Minimum_Rate": {
            "value": "2560"
          },
          "Number_Of_Channels": {
            "value": "1"
          },
          "Number_Of_Stages": {
            "value": "6"
          },
          "Output_Data_Width": {
            "value": "32"
          },
          "Quantization": {
            "value": "Truncation"
          },
          "RateSpecification": {
            "value": "Sample_Period"
          },
          "SamplePeriod": {
            "value": "1"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0_0",
        "xci_path": "ip\\design_1_clk_wiz_0_0\\design_1_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "205.165"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "112.102"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "12.288"
          },
          "CLK_OUT1_PORT": {
            "value": "clk_12m"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "6.125"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "61.250"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "data_divide_0": {
        "vlnv": "xilinx.com:module_ref:data_divide:1.0",
        "xci_name": "design_1_data_divide_0_0",
        "xci_path": "ip\\design_1_data_divide_0_0\\design_1_data_divide_0_0.xci",
        "inst_hier_path": "data_divide_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "data_divide",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk_i": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "122880000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_clk_adc_i",
                "value_src": "default_prop"
              }
            }
          },
          "data_in": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "data_1": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "data_2": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "data_divide_2": {
        "vlnv": "xilinx.com:module_ref:data_divide:1.0",
        "xci_name": "design_1_data_divide_0_1",
        "xci_path": "ip\\design_1_data_divide_0_1\\design_1_data_divide_0_1.xci",
        "inst_hier_path": "data_divide_2",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "data_divide",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk_i": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "122880000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_clk_adc_i",
                "value_src": "default_prop"
              }
            }
          },
          "data_in": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "data_1": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "data_2": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "data_divide_1": {
        "vlnv": "xilinx.com:module_ref:data_divide:1.0",
        "xci_name": "design_1_data_divide_1_0",
        "xci_path": "ip\\design_1_data_divide_1_0\\design_1_data_divide_1_0.xci",
        "inst_hier_path": "data_divide_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "data_divide",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk_i": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "122880000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_clk_adc_i",
                "value_src": "default_prop"
              }
            }
          },
          "data_in": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "data_1": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "data_2": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "dds_compiler_0": {
        "vlnv": "xilinx.com:ip:dds_compiler:6.0",
        "xci_name": "design_1_dds_compiler_0_0",
        "xci_path": "ip\\design_1_dds_compiler_0_0\\design_1_dds_compiler_0_0.xci",
        "inst_hier_path": "dds_compiler_0",
        "parameters": {
          "DATA_Has_TLAST": {
            "value": "Not_Required"
          },
          "DDS_Clock_Rate": {
            "value": "122.88"
          },
          "DSP48_Use": {
            "value": "Maximal"
          },
          "Frequency_Resolution": {
            "value": "0.4"
          },
          "Has_ARESETn": {
            "value": "true"
          },
          "Has_Phase_Out": {
            "value": "false"
          },
          "Latency": {
            "value": "9"
          },
          "M_DATA_Has_TUSER": {
            "value": "Not_Required"
          },
          "Noise_Shaping": {
            "value": "None"
          },
          "Optimization_Goal": {
            "value": "Speed"
          },
          "Output_Frequency1": {
            "value": "0"
          },
          "Output_Width": {
            "value": "16"
          },
          "PINC1": {
            "value": "1101010101010101"
          },
          "Parameter_Entry": {
            "value": "Hardware_Parameters"
          },
          "Phase_Increment": {
            "value": "Programmable"
          },
          "Phase_Width": {
            "value": "32"
          },
          "S_PHASE_Has_TUSER": {
            "value": "Not_Required"
          }
        }
      },
      "dds_compiler_1": {
        "vlnv": "xilinx.com:ip:dds_compiler:6.0",
        "xci_name": "design_1_dds_compiler_0_1",
        "xci_path": "ip\\design_1_dds_compiler_0_1\\design_1_dds_compiler_0_1.xci",
        "inst_hier_path": "dds_compiler_1",
        "parameters": {
          "DATA_Has_TLAST": {
            "value": "Not_Required"
          },
          "DDS_Clock_Rate": {
            "value": "122.88"
          },
          "DSP48_Use": {
            "value": "Maximal"
          },
          "Frequency_Resolution": {
            "value": "0.4"
          },
          "Has_ARESETn": {
            "value": "true"
          },
          "Has_Phase_Out": {
            "value": "false"
          },
          "Latency": {
            "value": "8"
          },
          "M_DATA_Has_TUSER": {
            "value": "Not_Required"
          },
          "Noise_Shaping": {
            "value": "None"
          },
          "Output_Frequency1": {
            "value": "0"
          },
          "Output_Width": {
            "value": "16"
          },
          "PINC1": {
            "value": "0"
          },
          "Parameter_Entry": {
            "value": "Hardware_Parameters"
          },
          "Phase_Increment": {
            "value": "Programmable"
          },
          "Phase_Width": {
            "value": "32"
          },
          "S_PHASE_Has_TUSER": {
            "value": "Not_Required"
          }
        }
      },
      "dds_compiler_2": {
        "vlnv": "xilinx.com:ip:dds_compiler:6.0",
        "xci_name": "design_1_dds_compiler_0_2",
        "xci_path": "ip\\design_1_dds_compiler_0_2\\design_1_dds_compiler_0_2.xci",
        "inst_hier_path": "dds_compiler_2",
        "parameters": {
          "DATA_Has_TLAST": {
            "value": "Not_Required"
          },
          "DDS_Clock_Rate": {
            "value": "122.88"
          },
          "DSP48_Use": {
            "value": "Maximal"
          },
          "Frequency_Resolution": {
            "value": "0.4"
          },
          "Has_ARESETn": {
            "value": "true"
          },
          "Has_Phase_Out": {
            "value": "false"
          },
          "Latency": {
            "value": "9"
          },
          "M_DATA_Has_TUSER": {
            "value": "Not_Required"
          },
          "Noise_Shaping": {
            "value": "None"
          },
          "Optimization_Goal": {
            "value": "Speed"
          },
          "Output_Frequency1": {
            "value": "0"
          },
          "Output_Width": {
            "value": "16"
          },
          "PINC1": {
            "value": "1101010101010101"
          },
          "Parameter_Entry": {
            "value": "Hardware_Parameters"
          },
          "Phase_Increment": {
            "value": "Programmable"
          },
          "Phase_Width": {
            "value": "32"
          },
          "S_PHASE_Has_TUSER": {
            "value": "Not_Required"
          }
        }
      },
      "fir_compiler_0": {
        "vlnv": "xilinx.com:ip:fir_compiler:7.2",
        "xci_name": "design_1_fir_compiler_0_0",
        "xci_path": "ip\\design_1_fir_compiler_0_0\\design_1_fir_compiler_0_0.xci",
        "inst_hier_path": "fir_compiler_0",
        "parameters": {
          "Clock_Frequency": {
            "value": "122.88"
          },
          "CoefficientSource": {
            "value": "COE_File"
          },
          "Coefficient_File": {
            "value": "../../../../../../src/fir.coe"
          },
          "Coefficient_Fractional_Bits": {
            "value": "1"
          },
          "Coefficient_Sets": {
            "value": "1"
          },
          "Coefficient_Sign": {
            "value": "Signed"
          },
          "Coefficient_Structure": {
            "value": "Non_Symmetric"
          },
          "Coefficient_Width": {
            "value": "24"
          },
          "ColumnConfig": {
            "value": "1"
          },
          "Data_Fractional_Bits": {
            "value": "0"
          },
          "Data_Sign": {
            "value": "Signed"
          },
          "Data_Width": {
            "value": "32"
          },
          "Decimation_Rate": {
            "value": "2"
          },
          "Filter_Architecture": {
            "value": "Systolic_Multiply_Accumulate"
          },
          "Filter_Type": {
            "value": "Decimation"
          },
          "Has_ACLKEN": {
            "value": "false"
          },
          "Has_ARESETn": {
            "value": "true"
          },
          "Interpolation_Rate": {
            "value": "1"
          },
          "Number_Channels": {
            "value": "1"
          },
          "Output_Rounding_Mode": {
            "value": "Convergent_Rounding_to_Even"
          },
          "Output_Width": {
            "value": "32"
          },
          "Quantization": {
            "value": "Normalize_to_Centre_Coefficient"
          },
          "RateSpecification": {
            "value": "Frequency_Specification"
          },
          "S_DATA_Has_FIFO": {
            "value": "false"
          },
          "Sample_Frequency": {
            "value": "0.192"
          },
          "Zero_Pack_Factor": {
            "value": "1"
          }
        }
      },
      "fir_compiler_1": {
        "vlnv": "xilinx.com:ip:fir_compiler:7.2",
        "xci_name": "design_1_fir_compiler_0_1",
        "xci_path": "ip\\design_1_fir_compiler_0_1\\design_1_fir_compiler_0_1.xci",
        "inst_hier_path": "fir_compiler_1",
        "parameters": {
          "Clock_Frequency": {
            "value": "122.88"
          },
          "CoefficientSource": {
            "value": "COE_File"
          },
          "Coefficient_File": {
            "value": "../../../../../../src/fir.coe"
          },
          "Coefficient_Fractional_Bits": {
            "value": "1"
          },
          "Coefficient_Sets": {
            "value": "1"
          },
          "Coefficient_Sign": {
            "value": "Signed"
          },
          "Coefficient_Structure": {
            "value": "Non_Symmetric"
          },
          "Coefficient_Width": {
            "value": "24"
          },
          "ColumnConfig": {
            "value": "1"
          },
          "Data_Fractional_Bits": {
            "value": "0"
          },
          "Data_Sign": {
            "value": "Signed"
          },
          "Data_Width": {
            "value": "32"
          },
          "Decimation_Rate": {
            "value": "2"
          },
          "Filter_Architecture": {
            "value": "Systolic_Multiply_Accumulate"
          },
          "Filter_Type": {
            "value": "Decimation"
          },
          "Has_ACLKEN": {
            "value": "false"
          },
          "Has_ARESETn": {
            "value": "true"
          },
          "Interpolation_Rate": {
            "value": "1"
          },
          "Number_Channels": {
            "value": "1"
          },
          "Output_Rounding_Mode": {
            "value": "Convergent_Rounding_to_Even"
          },
          "Output_Width": {
            "value": "32"
          },
          "Quantization": {
            "value": "Normalize_to_Centre_Coefficient"
          },
          "RateSpecification": {
            "value": "Frequency_Specification"
          },
          "S_DATA_Has_FIFO": {
            "value": "false"
          },
          "Sample_Frequency": {
            "value": "0.192"
          },
          "Zero_Pack_Factor": {
            "value": "1"
          }
        }
      },
      "fir_compiler_2": {
        "vlnv": "xilinx.com:ip:fir_compiler:7.2",
        "xci_name": "design_1_fir_compiler_2_0",
        "xci_path": "ip\\design_1_fir_compiler_2_0\\design_1_fir_compiler_2_0.xci",
        "inst_hier_path": "fir_compiler_2",
        "parameters": {
          "Clock_Frequency": {
            "value": "122.88"
          },
          "CoefficientSource": {
            "value": "COE_File"
          },
          "CoefficientVector": {
            "value": "6,0,-4,-3,5,6,-6,-13,7,44,64,44,7,-13,-6,6,5,-3,-4,0,6"
          },
          "Coefficient_File": {
            "value": "../../../../../../src/fir.coe"
          },
          "Coefficient_Fractional_Bits": {
            "value": "1"
          },
          "Coefficient_Reload": {
            "value": "false"
          },
          "Coefficient_Sets": {
            "value": "1"
          },
          "Coefficient_Sign": {
            "value": "Signed"
          },
          "Coefficient_Structure": {
            "value": "Non_Symmetric"
          },
          "Coefficient_Width": {
            "value": "24"
          },
          "Data_Fractional_Bits": {
            "value": "0"
          },
          "Data_Sign": {
            "value": "Signed"
          },
          "Data_Width": {
            "value": "32"
          },
          "Decimation_Rate": {
            "value": "1"
          },
          "Filter_Architecture": {
            "value": "Systolic_Multiply_Accumulate"
          },
          "Filter_Type": {
            "value": "Single_Rate"
          },
          "Has_ACLKEN": {
            "value": "false"
          },
          "Has_ARESETn": {
            "value": "true"
          },
          "Interpolation_Rate": {
            "value": "1"
          },
          "M_DATA_Has_TREADY": {
            "value": "true"
          },
          "Number_Channels": {
            "value": "1"
          },
          "Output_Rounding_Mode": {
            "value": "Truncate_LSBs"
          },
          "Output_Width": {
            "value": "16"
          },
          "Quantization": {
            "value": "Normalize_to_Centre_Coefficient"
          },
          "RateSpecification": {
            "value": "Frequency_Specification"
          },
          "Sample_Frequency": {
            "value": "0.048"
          },
          "Zero_Pack_Factor": {
            "value": "1"
          }
        }
      },
      "fir_compiler_3": {
        "vlnv": "xilinx.com:ip:fir_compiler:7.2",
        "xci_name": "design_1_fir_compiler_2_2",
        "xci_path": "ip\\design_1_fir_compiler_2_2\\design_1_fir_compiler_2_2.xci",
        "inst_hier_path": "fir_compiler_3",
        "parameters": {
          "Clock_Frequency": {
            "value": "122.88"
          },
          "CoefficientSource": {
            "value": "COE_File"
          },
          "CoefficientVector": {
            "value": "6,0,-4,-3,5,6,-6,-13,7,44,64,44,7,-13,-6,6,5,-3,-4,0,6"
          },
          "Coefficient_File": {
            "value": "../../../../../../src/fir.coe"
          },
          "Coefficient_Fractional_Bits": {
            "value": "1"
          },
          "Coefficient_Reload": {
            "value": "false"
          },
          "Coefficient_Sets": {
            "value": "1"
          },
          "Coefficient_Sign": {
            "value": "Signed"
          },
          "Coefficient_Structure": {
            "value": "Non_Symmetric"
          },
          "Coefficient_Width": {
            "value": "24"
          },
          "Data_Fractional_Bits": {
            "value": "0"
          },
          "Data_Sign": {
            "value": "Signed"
          },
          "Data_Width": {
            "value": "32"
          },
          "Decimation_Rate": {
            "value": "1"
          },
          "Filter_Architecture": {
            "value": "Systolic_Multiply_Accumulate"
          },
          "Filter_Type": {
            "value": "Single_Rate"
          },
          "Has_ACLKEN": {
            "value": "false"
          },
          "Has_ARESETn": {
            "value": "true"
          },
          "Interpolation_Rate": {
            "value": "1"
          },
          "M_DATA_Has_TREADY": {
            "value": "true"
          },
          "Number_Channels": {
            "value": "1"
          },
          "Output_Rounding_Mode": {
            "value": "Truncate_LSBs"
          },
          "Output_Width": {
            "value": "16"
          },
          "Quantization": {
            "value": "Normalize_to_Centre_Coefficient"
          },
          "RateSpecification": {
            "value": "Frequency_Specification"
          },
          "Sample_Frequency": {
            "value": "0.048"
          },
          "Zero_Pack_Factor": {
            "value": "1"
          }
        }
      },
      "fir_compiler_4": {
        "vlnv": "xilinx.com:ip:fir_compiler:7.2",
        "xci_name": "design_1_fir_compiler_4_0",
        "xci_path": "ip\\design_1_fir_compiler_4_0\\design_1_fir_compiler_4_0.xci",
        "inst_hier_path": "fir_compiler_4",
        "parameters": {
          "Clock_Frequency": {
            "value": "122.88"
          },
          "CoefficientSource": {
            "value": "COE_File"
          },
          "Coefficient_File": {
            "value": "../../../../../../src/fir.coe"
          },
          "Coefficient_Fractional_Bits": {
            "value": "1"
          },
          "Coefficient_Reload": {
            "value": "true"
          },
          "Coefficient_Sets": {
            "value": "1"
          },
          "Coefficient_Sign": {
            "value": "Signed"
          },
          "Coefficient_Structure": {
            "value": "Non_Symmetric"
          },
          "Coefficient_Width": {
            "value": "24"
          },
          "Data_Fractional_Bits": {
            "value": "0"
          },
          "Data_Sign": {
            "value": "Signed"
          },
          "Data_Width": {
            "value": "32"
          },
          "Filter_Architecture": {
            "value": "Systolic_Multiply_Accumulate"
          },
          "Has_ARESETn": {
            "value": "true"
          },
          "Output_Rounding_Mode": {
            "value": "Truncate_LSBs"
          },
          "Output_Width": {
            "value": "56"
          },
          "Quantization": {
            "value": "Normalize_to_Centre_Coefficient"
          },
          "Sample_Frequency": {
            "value": "0.048"
          }
        }
      },
      "fir_compiler_5": {
        "vlnv": "xilinx.com:ip:fir_compiler:7.2",
        "xci_name": "design_1_fir_compiler_4_1",
        "xci_path": "ip\\design_1_fir_compiler_4_1\\design_1_fir_compiler_4_1.xci",
        "inst_hier_path": "fir_compiler_5",
        "parameters": {
          "Clock_Frequency": {
            "value": "122.88"
          },
          "CoefficientSource": {
            "value": "COE_File"
          },
          "Coefficient_File": {
            "value": "../../../../../../src/fir.coe"
          },
          "Coefficient_Fractional_Bits": {
            "value": "1"
          },
          "Coefficient_Reload": {
            "value": "true"
          },
          "Coefficient_Sets": {
            "value": "1"
          },
          "Coefficient_Sign": {
            "value": "Signed"
          },
          "Coefficient_Structure": {
            "value": "Non_Symmetric"
          },
          "Coefficient_Width": {
            "value": "24"
          },
          "Data_Fractional_Bits": {
            "value": "0"
          },
          "Data_Sign": {
            "value": "Signed"
          },
          "Data_Width": {
            "value": "32"
          },
          "Filter_Architecture": {
            "value": "Systolic_Multiply_Accumulate"
          },
          "Has_ARESETn": {
            "value": "true"
          },
          "Output_Rounding_Mode": {
            "value": "Truncate_LSBs"
          },
          "Output_Width": {
            "value": "56"
          },
          "Quantization": {
            "value": "Normalize_to_Centre_Coefficient"
          },
          "Sample_Frequency": {
            "value": "0.048"
          }
        }
      },
      "fir_compiler_6": {
        "vlnv": "xilinx.com:ip:fir_compiler:7.2",
        "xci_name": "design_1_fir_compiler_4_2",
        "xci_path": "ip\\design_1_fir_compiler_4_2\\design_1_fir_compiler_4_2.xci",
        "inst_hier_path": "fir_compiler_6",
        "parameters": {
          "Clock_Frequency": {
            "value": "122.88"
          },
          "CoefficientSource": {
            "value": "COE_File"
          },
          "Coefficient_File": {
            "value": "../../../../../../src/fir.coe"
          },
          "Coefficient_Fractional_Bits": {
            "value": "1"
          },
          "Coefficient_Reload": {
            "value": "true"
          },
          "Coefficient_Sets": {
            "value": "1"
          },
          "Coefficient_Sign": {
            "value": "Signed"
          },
          "Coefficient_Structure": {
            "value": "Non_Symmetric"
          },
          "Coefficient_Width": {
            "value": "24"
          },
          "Data_Fractional_Bits": {
            "value": "0"
          },
          "Data_Sign": {
            "value": "Signed"
          },
          "Data_Width": {
            "value": "32"
          },
          "Filter_Architecture": {
            "value": "Systolic_Multiply_Accumulate"
          },
          "Has_ARESETn": {
            "value": "true"
          },
          "Output_Rounding_Mode": {
            "value": "Truncate_LSBs"
          },
          "Output_Width": {
            "value": "56"
          },
          "Quantization": {
            "value": "Normalize_to_Centre_Coefficient"
          },
          "Sample_Frequency": {
            "value": "0.048"
          }
        }
      },
      "fir_compiler_7": {
        "vlnv": "xilinx.com:ip:fir_compiler:7.2",
        "xci_name": "design_1_fir_compiler_4_3",
        "xci_path": "ip\\design_1_fir_compiler_4_3\\design_1_fir_compiler_4_3.xci",
        "inst_hier_path": "fir_compiler_7",
        "parameters": {
          "Clock_Frequency": {
            "value": "122.88"
          },
          "CoefficientSource": {
            "value": "COE_File"
          },
          "Coefficient_File": {
            "value": "../../../../../../src/fir.coe"
          },
          "Coefficient_Fractional_Bits": {
            "value": "1"
          },
          "Coefficient_Reload": {
            "value": "true"
          },
          "Coefficient_Sets": {
            "value": "1"
          },
          "Coefficient_Sign": {
            "value": "Signed"
          },
          "Coefficient_Structure": {
            "value": "Non_Symmetric"
          },
          "Coefficient_Width": {
            "value": "24"
          },
          "Data_Fractional_Bits": {
            "value": "0"
          },
          "Data_Sign": {
            "value": "Signed"
          },
          "Data_Width": {
            "value": "32"
          },
          "Filter_Architecture": {
            "value": "Systolic_Multiply_Accumulate"
          },
          "Has_ARESETn": {
            "value": "true"
          },
          "Output_Rounding_Mode": {
            "value": "Truncate_LSBs"
          },
          "Output_Width": {
            "value": "56"
          },
          "Quantization": {
            "value": "Normalize_to_Centre_Coefficient"
          },
          "Sample_Frequency": {
            "value": "0.048"
          }
        }
      },
      "mult_gen_0": {
        "vlnv": "xilinx.com:ip:mult_gen:12.0",
        "xci_name": "design_1_mult_gen_0_0",
        "xci_path": "ip\\design_1_mult_gen_0_0\\design_1_mult_gen_0_0.xci",
        "inst_hier_path": "mult_gen_0",
        "parameters": {
          "Multiplier_Construction": {
            "value": "Use_Mults"
          },
          "PipeStages": {
            "value": "4"
          },
          "PortAWidth": {
            "value": "16"
          },
          "PortBWidth": {
            "value": "16"
          },
          "Use_Custom_Output_Width": {
            "value": "false"
          }
        }
      },
      "mult_gen_1": {
        "vlnv": "xilinx.com:ip:mult_gen:12.0",
        "xci_name": "design_1_mult_gen_0_1",
        "xci_path": "ip\\design_1_mult_gen_0_1\\design_1_mult_gen_0_1.xci",
        "inst_hier_path": "mult_gen_1",
        "parameters": {
          "Multiplier_Construction": {
            "value": "Use_Mults"
          },
          "PipeStages": {
            "value": "4"
          },
          "PortAWidth": {
            "value": "16"
          },
          "PortBWidth": {
            "value": "16"
          },
          "Use_Custom_Output_Width": {
            "value": "false"
          }
        }
      },
      "mult_gen_2": {
        "vlnv": "xilinx.com:ip:mult_gen:12.0",
        "xci_name": "design_1_mult_gen_0_2",
        "xci_path": "ip\\design_1_mult_gen_0_2\\design_1_mult_gen_0_2.xci",
        "inst_hier_path": "mult_gen_2",
        "parameters": {
          "Multiplier_Construction": {
            "value": "Use_Mults"
          },
          "PipeStages": {
            "value": "4"
          },
          "PortAWidth": {
            "value": "16"
          },
          "PortBWidth": {
            "value": "16"
          }
        }
      },
      "mult_gen_3": {
        "vlnv": "xilinx.com:ip:mult_gen:12.0",
        "xci_name": "design_1_mult_gen_0_3",
        "xci_path": "ip\\design_1_mult_gen_0_3\\design_1_mult_gen_0_3.xci",
        "inst_hier_path": "mult_gen_3",
        "parameters": {
          "Multiplier_Construction": {
            "value": "Use_Mults"
          },
          "PipeStages": {
            "value": "4"
          },
          "PortAWidth": {
            "value": "16"
          },
          "PortBWidth": {
            "value": "16"
          }
        }
      },
      "mult_gen_6": {
        "vlnv": "xilinx.com:ip:mult_gen:12.0",
        "xci_name": "design_1_mult_gen_0_4",
        "xci_path": "ip\\design_1_mult_gen_0_4\\design_1_mult_gen_0_4.xci",
        "inst_hier_path": "mult_gen_6",
        "parameters": {
          "Multiplier_Construction": {
            "value": "Use_Mults"
          },
          "PipeStages": {
            "value": "4"
          },
          "PortAWidth": {
            "value": "16"
          },
          "PortBWidth": {
            "value": "16"
          },
          "Use_Custom_Output_Width": {
            "value": "false"
          }
        }
      },
      "mult_gen_7": {
        "vlnv": "xilinx.com:ip:mult_gen:12.0",
        "xci_name": "design_1_mult_gen_0_5",
        "xci_path": "ip\\design_1_mult_gen_0_5\\design_1_mult_gen_0_5.xci",
        "inst_hier_path": "mult_gen_7",
        "parameters": {
          "Multiplier_Construction": {
            "value": "Use_Mults"
          },
          "PipeStages": {
            "value": "4"
          },
          "PortAWidth": {
            "value": "16"
          },
          "PortBWidth": {
            "value": "16"
          },
          "Use_Custom_Output_Width": {
            "value": "false"
          }
        }
      },
      "mult_gen_4": {
        "vlnv": "xilinx.com:ip:mult_gen:12.0",
        "xci_name": "design_1_mult_gen_4_0",
        "xci_path": "ip\\design_1_mult_gen_4_0\\design_1_mult_gen_4_0.xci",
        "inst_hier_path": "mult_gen_4",
        "parameters": {
          "OutputWidthHigh": {
            "value": "30"
          },
          "OutputWidthLow": {
            "value": "4"
          },
          "PortAType": {
            "value": "Signed"
          },
          "PortAWidth": {
            "value": "16"
          },
          "PortBType": {
            "value": "Signed"
          },
          "PortBWidth": {
            "value": "16"
          },
          "Use_Custom_Output_Width": {
            "value": "true"
          }
        }
      },
      "mult_gen_5": {
        "vlnv": "xilinx.com:ip:mult_gen:12.0",
        "xci_name": "design_1_mult_gen_4_1",
        "xci_path": "ip\\design_1_mult_gen_4_1\\design_1_mult_gen_4_1.xci",
        "inst_hier_path": "mult_gen_5",
        "parameters": {
          "OutputWidthHigh": {
            "value": "30"
          },
          "OutputWidthLow": {
            "value": "4"
          },
          "PortAType": {
            "value": "Signed"
          },
          "PortAWidth": {
            "value": "16"
          },
          "PortBType": {
            "value": "Signed"
          },
          "PortBWidth": {
            "value": "16"
          },
          "Use_Custom_Output_Width": {
            "value": "true"
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_proc_sys_reset_0_0",
        "xci_path": "ip\\design_1_proc_sys_reset_0_0\\design_1_proc_sys_reset_0_0.xci",
        "inst_hier_path": "proc_sys_reset_0"
      },
      "proc_sys_reset_150M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_proc_sys_reset_150M_0",
        "xci_path": "ip\\design_1_proc_sys_reset_150M_0\\design_1_proc_sys_reset_150M_0.xci",
        "inst_hier_path": "proc_sys_reset_150M"
      },
      "smartconnect_0": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "design_1_smartconnect_0_0",
        "xci_path": "ip\\design_1_smartconnect_0_0\\design_1_smartconnect_0_0.xci",
        "inst_hier_path": "smartconnect_0",
        "parameters": {
          "NUM_SI": {
            "value": "3"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "16"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "16"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "16"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "16"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "smartconnect_1": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "design_1_smartconnect_0_1",
        "xci_path": "ip\\design_1_smartconnect_0_1\\design_1_smartconnect_0_1.xci",
        "inst_hier_path": "smartconnect_1",
        "parameters": {
          "NUM_MI": {
            "value": "9"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              }
            },
            "bridges": [
              "M00_AXI",
              "M01_AXI",
              "M02_AXI",
              "M03_AXI",
              "M04_AXI",
              "M05_AXI",
              "M06_AXI",
              "M07_AXI",
              "M08_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "v_axi4s_vid_out_0": {
        "vlnv": "xilinx.com:ip:v_axi4s_vid_out:4.0",
        "xci_name": "design_1_v_axi4s_vid_out_0_0",
        "xci_path": "ip\\design_1_v_axi4s_vid_out_0_0\\design_1_v_axi4s_vid_out_0_0.xci",
        "inst_hier_path": "v_axi4s_vid_out_0",
        "parameters": {
          "C_ADDR_WIDTH": {
            "value": "12"
          },
          "C_HAS_ASYNC_CLK": {
            "value": "1"
          },
          "C_VTG_MASTER_SLAVE": {
            "value": "1"
          }
        }
      },
      "v_tc_0": {
        "vlnv": "xilinx.com:ip:v_tc:6.2",
        "xci_name": "design_1_v_tc_0_0",
        "xci_path": "ip\\design_1_v_tc_0_0\\design_1_v_tc_0_0.xci",
        "inst_hier_path": "v_tc_0",
        "parameters": {
          "enable_detection": {
            "value": "false"
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_1_xlconcat_0_0",
        "xci_path": "ip\\design_1_xlconcat_0_0\\design_1_xlconcat_0_0.xci",
        "inst_hier_path": "xlconcat_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "5"
          },
          "dout_width": {
            "value": "5"
          }
        }
      },
      "xlconstant_2": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_2_0",
        "xci_path": "ip\\design_1_xlconstant_2_0\\design_1_xlconstant_2_0.xci",
        "inst_hier_path": "xlconstant_2",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "8"
          }
        }
      },
      "xlconstant_4": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_2_1",
        "xci_path": "ip\\design_1_xlconstant_2_1\\design_1_xlconstant_2_1.xci",
        "inst_hier_path": "xlconstant_4",
        "parameters": {
          "CONST_VAL": {
            "value": "1"
          },
          "CONST_WIDTH": {
            "value": "1"
          }
        }
      },
      "trx_control2_0": {
        "vlnv": "xilinx.com:user:trx_control2:1.0",
        "xci_name": "design_1_trx_control2_0_1",
        "xci_path": "ip\\design_1_trx_control2_0_1\\design_1_trx_control2_0_1.xci",
        "inst_hier_path": "trx_control2_0"
      },
      "processing_system7_0": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "xci_name": "design_1_processing_system7_0_0",
        "xci_path": "ip\\design_1_processing_system7_0_0\\design_1_processing_system7_0_0.xci",
        "inst_hier_path": "processing_system7_0",
        "parameters": {
          "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
            "value": "766.666687"
          },
          "PCW_ACT_CAN0_PERIPHERAL_FREQMHZ": {
            "value": "23.8095"
          },
          "PCW_ACT_CAN1_PERIPHERAL_FREQMHZ": {
            "value": "23.8095"
          },
          "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.158730"
          },
          "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "125.000000"
          },
          "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_I2C_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "127.777786"
          },
          "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "127.777786"
          },
          "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "127.777786"
          },
          "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "127.777786"
          },
          "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "127.777786"
          },
          "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "127.777786"
          },
          "PCW_ACT_TTC_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_USB0_PERIPHERAL_FREQMHZ": {
            "value": "60"
          },
          "PCW_ACT_USB1_PERIPHERAL_FREQMHZ": {
            "value": "60"
          },
          "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
            "value": "127.777786"
          },
          "PCW_APU_CLK_RATIO_ENABLE": {
            "value": "6:2:1"
          },
          "PCW_APU_PERIPHERAL_FREQMHZ": {
            "value": "767"
          },
          "PCW_CAN0_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_CAN0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_CAN1_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_CAN1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_CAN_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_CAN_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_CLK0_FREQ": {
            "value": "50000000"
          },
          "PCW_CLK1_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK2_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK3_FREQ": {
            "value": "10000000"
          },
          "PCW_CORE0_FIQ_INTR": {
            "value": "0"
          },
          "PCW_CORE0_IRQ_INTR": {
            "value": "0"
          },
          "PCW_CORE1_FIQ_INTR": {
            "value": "0"
          },
          "PCW_CORE1_IRQ_INTR": {
            "value": "0"
          },
          "PCW_CPU_CPU_6X4X_MAX_RANGE": {
            "value": "767"
          },
          "PCW_CPU_PERIPHERAL_CLKSRC": {
            "value": "ARM PLL"
          },
          "PCW_CRYSTAL_PERIPHERAL_FREQMHZ": {
            "value": "33.333333"
          },
          "PCW_DCI_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.159"
          },
          "PCW_DDR_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DDR_RAM_BASEADDR": {
            "value": "0x00100000"
          },
          "PCW_DDR_RAM_HIGHADDR": {
            "value": "0x1FFFFFFF"
          },
          "PCW_DM_WIDTH": {
            "value": "4"
          },
          "PCW_DQS_WIDTH": {
            "value": "4"
          },
          "PCW_DQ_WIDTH": {
            "value": "32"
          },
          "PCW_ENET0_BASEADDR": {
            "value": "0xE000B000"
          },
          "PCW_ENET0_ENET0_IO": {
            "value": "MIO 16 .. 27"
          },
          "PCW_ENET0_GRP_MDIO_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_GRP_MDIO_IO": {
            "value": "MIO 52 .. 53"
          },
          "PCW_ENET0_HIGHADDR": {
            "value": "0xE000BFFF"
          },
          "PCW_ENET0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "1000 Mbps"
          },
          "PCW_ENET0_RESET_ENABLE": {
            "value": "0"
          },
          "PCW_ENET1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_ENET_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_ENET_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_ENET_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_EN_4K_TIMER": {
            "value": "0"
          },
          "PCW_EN_CAN0": {
            "value": "0"
          },
          "PCW_EN_CAN1": {
            "value": "0"
          },
          "PCW_EN_CLK0_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK1_PORT": {
            "value": "0"
          },
          "PCW_EN_CLK2_PORT": {
            "value": "0"
          },
          "PCW_EN_CLK3_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG0_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG1_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG2_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG3_PORT": {
            "value": "0"
          },
          "PCW_EN_DDR": {
            "value": "1"
          },
          "PCW_EN_EMIO_CAN0": {
            "value": "0"
          },
          "PCW_EN_EMIO_CAN1": {
            "value": "0"
          },
          "PCW_EN_EMIO_CD_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_CD_SDIO1": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET0": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET1": {
            "value": "0"
          },
          "PCW_EN_EMIO_GPIO": {
            "value": "1"
          },
          "PCW_EN_EMIO_I2C0": {
            "value": "0"
          },
          "PCW_EN_EMIO_I2C1": {
            "value": "0"
          },
          "PCW_EN_EMIO_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_MODEM_UART1": {
            "value": "0"
          },
          "PCW_EN_EMIO_PJTAG": {
            "value": "0"
          },
          "PCW_EN_EMIO_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_SDIO1": {
            "value": "0"
          },
          "PCW_EN_EMIO_SPI0": {
            "value": "0"
          },
          "PCW_EN_EMIO_SPI1": {
            "value": "0"
          },
          "PCW_EN_EMIO_SRAM_INT": {
            "value": "0"
          },
          "PCW_EN_EMIO_TRACE": {
            "value": "0"
          },
          "PCW_EN_EMIO_TTC0": {
            "value": "0"
          },
          "PCW_EN_EMIO_TTC1": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART1": {
            "value": "0"
          },
          "PCW_EN_EMIO_WDT": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO1": {
            "value": "0"
          },
          "PCW_EN_ENET0": {
            "value": "1"
          },
          "PCW_EN_ENET1": {
            "value": "0"
          },
          "PCW_EN_GPIO": {
            "value": "1"
          },
          "PCW_EN_I2C0": {
            "value": "1"
          },
          "PCW_EN_I2C1": {
            "value": "0"
          },
          "PCW_EN_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_MODEM_UART1": {
            "value": "0"
          },
          "PCW_EN_PJTAG": {
            "value": "0"
          },
          "PCW_EN_PTP_ENET0": {
            "value": "0"
          },
          "PCW_EN_PTP_ENET1": {
            "value": "0"
          },
          "PCW_EN_QSPI": {
            "value": "1"
          },
          "PCW_EN_RST0_PORT": {
            "value": "1"
          },
          "PCW_EN_RST1_PORT": {
            "value": "0"
          },
          "PCW_EN_RST2_PORT": {
            "value": "0"
          },
          "PCW_EN_RST3_PORT": {
            "value": "0"
          },
          "PCW_EN_SDIO0": {
            "value": "0"
          },
          "PCW_EN_SDIO1": {
            "value": "0"
          },
          "PCW_EN_SMC": {
            "value": "0"
          },
          "PCW_EN_SPI0": {
            "value": "0"
          },
          "PCW_EN_SPI1": {
            "value": "0"
          },
          "PCW_EN_TRACE": {
            "value": "0"
          },
          "PCW_EN_TTC0": {
            "value": "0"
          },
          "PCW_EN_TTC1": {
            "value": "0"
          },
          "PCW_EN_UART0": {
            "value": "0"
          },
          "PCW_EN_UART1": {
            "value": "1"
          },
          "PCW_EN_USB0": {
            "value": "1"
          },
          "PCW_EN_USB1": {
            "value": "0"
          },
          "PCW_EN_WDT": {
            "value": "0"
          },
          "PCW_FCLK0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK2_PERIPHERAL_CLKSRC": {
            "value": "ARM PLL"
          },
          "PCW_FCLK3_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK_CLK0_BUF": {
            "value": "FALSE"
          },
          "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "30"
          },
          "PCW_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "30"
          },
          "PCW_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_GP0_EN_MODIFIABLE_TXN": {
            "value": "1"
          },
          "PCW_GP0_NUM_READ_THREADS": {
            "value": "4"
          },
          "PCW_GP0_NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PCW_GP1_EN_MODIFIABLE_TXN": {
            "value": "1"
          },
          "PCW_GP1_NUM_READ_THREADS": {
            "value": "4"
          },
          "PCW_GP1_NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PCW_GPIO_BASEADDR": {
            "value": "0xE000A000"
          },
          "PCW_GPIO_EMIO_GPIO_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_EMIO_GPIO_IO": {
            "value": "33"
          },
          "PCW_GPIO_EMIO_GPIO_WIDTH": {
            "value": "33"
          },
          "PCW_GPIO_HIGHADDR": {
            "value": "0xE000AFFF"
          },
          "PCW_GPIO_MIO_GPIO_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_MIO_GPIO_IO": {
            "value": "MIO"
          },
          "PCW_GPIO_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C0_BASEADDR": {
            "value": "0xE0004000"
          },
          "PCW_I2C0_GRP_INT_ENABLE": {
            "value": "0"
          },
          "PCW_I2C0_HIGHADDR": {
            "value": "0xE0004FFF"
          },
          "PCW_I2C0_I2C0_IO": {
            "value": "MIO 42 .. 43"
          },
          "PCW_I2C0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_I2C1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C_PERIPHERAL_FREQMHZ": {
            "value": "127.777779"
          },
          "PCW_I2C_RESET_ENABLE": {
            "value": "0"
          },
          "PCW_I2C_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_IMPORT_BOARD_PRESET": {
            "value": "None"
          },
          "PCW_INCLUDE_ACP_TRANS_CHECK": {
            "value": "0"
          },
          "PCW_IRQ_F2P_INTR": {
            "value": "1"
          },
          "PCW_IRQ_F2P_MODE": {
            "value": "DIRECT"
          },
          "PCW_MIO_0_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_0_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_0_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_10_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_10_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_10_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_11_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_11_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_11_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_12_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_12_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_12_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_13_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_13_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_13_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_14_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_14_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_14_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_15_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_15_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_15_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_16_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_16_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_16_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_17_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_17_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_17_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_18_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_18_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_18_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_19_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_19_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_19_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_1_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_1_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_1_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_20_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_20_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_20_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_21_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_21_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_21_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_22_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_22_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_22_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_23_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_23_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_23_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_24_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_24_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_24_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_25_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_25_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_25_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_26_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_26_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_26_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_27_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_27_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_27_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_28_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_28_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_28_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_29_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_29_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_29_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_2_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_2_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_30_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_30_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_30_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_31_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_31_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_31_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_32_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_32_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_32_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_33_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_33_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_33_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_34_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_34_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_34_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_35_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_35_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_35_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_36_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_36_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_36_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_37_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_37_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_37_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_38_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_38_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_38_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_39_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_39_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_39_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_3_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_3_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_40_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_40_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_40_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_41_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_41_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_41_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_42_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_42_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_42_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_43_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_43_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_43_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_44_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_44_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_44_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_45_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_45_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_45_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_46_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_46_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_46_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_47_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_47_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_47_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_48_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_48_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_48_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_49_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_49_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_49_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_4_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_4_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_50_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_50_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_50_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_51_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_51_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_51_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_52_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_52_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_52_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_53_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_53_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_53_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_5_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_5_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_6_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_6_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_7_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_7_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_8_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_8_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_9_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_9_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_9_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_PRIMITIVE": {
            "value": "54"
          },
          "PCW_MIO_TREE_PERIPHERALS": {
            "value": "GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#Quad SPI Flash#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#GPIO#GPIO#I2C 0#I2C 0#GPIO#GPIO#USB Reset#GPIO#UART 1#UART 1#GPIO#GPIO#Enet 0#Enet 0"
          },
          "PCW_MIO_TREE_SIGNALS": {
            "value": "gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#qspi_fbclk#gpio[9]#gpio[10]#gpio[11]#gpio[12]#gpio[13]#gpio[14]#gpio[15]#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#gpio[40]#gpio[41]#scl#sda#gpio[44]#gpio[45]#reset#gpio[47]#tx#rx#gpio[50]#gpio[51]#mdc#mdio"
          },
          "PCW_M_AXI_GP0_ENABLE_STATIC_REMAP": {
            "value": "0"
          },
          "PCW_M_AXI_GP0_ID_WIDTH": {
            "value": "12"
          },
          "PCW_M_AXI_GP0_SUPPORT_NARROW_BURST": {
            "value": "0"
          },
          "PCW_M_AXI_GP0_THREAD_ID_WIDTH": {
            "value": "12"
          },
          "PCW_NAND_CYCLES_T_AR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_CLR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_RC": {
            "value": "11"
          },
          "PCW_NAND_CYCLES_T_REA": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_RR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_WC": {
            "value": "11"
          },
          "PCW_NAND_CYCLES_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_PC": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_RC": {
            "value": "11"
          },
          "PCW_NOR_CS0_T_TR": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_WC": {
            "value": "11"
          },
          "PCW_NOR_CS0_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS0_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_CS1_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_PC": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_RC": {
            "value": "11"
          },
          "PCW_NOR_CS1_T_TR": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_WC": {
            "value": "11"
          },
          "PCW_NOR_CS1_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS1_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_SRAM_CS0_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_PC": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_RC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS0_T_TR": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_WC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS0_T_WP": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_SRAM_CS1_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_PC": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_RC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS1_T_TR": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_WC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS1_T_WP": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_WE_TIME": {
            "value": "0"
          },
          "PCW_OVERRIDE_BASIC_CLOCK": {
            "value": "0"
          },
          "PCW_P2F_ENET0_INTR": {
            "value": "0"
          },
          "PCW_P2F_GPIO_INTR": {
            "value": "0"
          },
          "PCW_P2F_I2C0_INTR": {
            "value": "0"
          },
          "PCW_P2F_QSPI_INTR": {
            "value": "0"
          },
          "PCW_P2F_UART1_INTR": {
            "value": "0"
          },
          "PCW_P2F_USB0_INTR": {
            "value": "0"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY0": {
            "value": "0.080"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY1": {
            "value": "0.063"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY2": {
            "value": "0.057"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY3": {
            "value": "0.068"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "-0.047"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "-0.025"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "-0.006"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "-0.017"
          },
          "PCW_PACKAGE_NAME": {
            "value": "clg400"
          },
          "PCW_PCAP_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_PERIPHERAL_BOARD_PRESET": {
            "value": "None"
          },
          "PCW_PJTAG_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_PLL_BYPASSMODE_ENABLE": {
            "value": "0"
          },
          "PCW_PRESET_BANK0_VOLTAGE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_PRESET_BANK1_VOLTAGE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_PS7_SI_REV": {
            "value": "PRODUCTION"
          },
          "PCW_QSPI_GRP_FBCLK_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_FBCLK_IO": {
            "value": "MIO 8"
          },
          "PCW_QSPI_GRP_IO1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_GRP_SINGLE_SS_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_SINGLE_SS_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_QSPI_GRP_SS1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_INTERNAL_HIGHADDRESS": {
            "value": "0xFDFFFFFF"
          },
          "PCW_QSPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_QSPI_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_QSPI_QSPI_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_SD0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SD1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SDIO_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SDIO_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_SINGLE_QSPI_DATA_MODE": {
            "value": "x4"
          },
          "PCW_SMC_CYCLE_T0": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T1": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T2": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T3": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T4": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T5": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T6": {
            "value": "NA"
          },
          "PCW_SMC_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SMC_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_SPI0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SPI1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SPI_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_S_AXI_HP0_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP0_ID_WIDTH": {
            "value": "6"
          },
          "PCW_TPIU_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_TRACE_INTERNAL_WIDTH": {
            "value": "2"
          },
          "PCW_TRACE_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_TTC1_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_UART0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_UART1_BASEADDR": {
            "value": "0xE0001000"
          },
          "PCW_UART1_BAUD_RATE": {
            "value": "115200"
          },
          "PCW_UART1_GRP_FULL_ENABLE": {
            "value": "0"
          },
          "PCW_UART1_HIGHADDR": {
            "value": "0xE0001FFF"
          },
          "PCW_UART1_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_UART1_UART1_IO": {
            "value": "MIO 48 .. 49"
          },
          "PCW_UART_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_UART_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_UART_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
            "value": "533.333374"
          },
          "PCW_UIPARAM_DDR_ADV_ENABLE": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_AL": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_BL": {
            "value": "8"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY0": {
            "value": "0.270"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY1": {
            "value": "0.256"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY2": {
            "value": "0.227"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY3": {
            "value": "0.215"
          },
          "PCW_UIPARAM_DDR_BUS_WIDTH": {
            "value": "32 Bit"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH": {
            "value": "54.563"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH": {
            "value": "54.563"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH": {
            "value": "54.563"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH": {
            "value": "54.563"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_STOP_EN": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_0_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH": {
            "value": "101.239"
          },
          "PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_1_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH": {
            "value": "79.5025"
          },
          "PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH": {
            "value": "60.536"
          },
          "PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH": {
            "value": "71.7715"
          },
          "PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "0.220"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "0.245"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "0.126"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "0.152"
          },
          "PCW_UIPARAM_DDR_DQ_0_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH": {
            "value": "104.5365"
          },
          "PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_1_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH": {
            "value": "70.676"
          },
          "PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH": {
            "value": "59.1615"
          },
          "PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH": {
            "value": "81.319"
          },
          "PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_ENABLE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_FREQ_MHZ": {
            "value": "534"
          },
          "PCW_UIPARAM_DDR_HIGH_TEMP": {
            "value": "Normal (0-85)"
          },
          "PCW_UIPARAM_DDR_MEMORY_TYPE": {
            "value": "DDR 3"
          },
          "PCW_UIPARAM_DDR_PARTNO": {
            "value": "MT41K128M16 JT-125"
          },
          "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_READ_GATE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": {
            "value": "0"
          },
          "PCW_UIPARAM_GENERATE_SUMMARY": {
            "value": "NA"
          },
          "PCW_USB0_BASEADDR": {
            "value": "0xE0102000"
          },
          "PCW_USB0_HIGHADDR": {
            "value": "0xE0102fff"
          },
          "PCW_USB0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_USB0_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_USB0_RESET_IO": {
            "value": "MIO 46"
          },
          "PCW_USB0_USB0_IO": {
            "value": "MIO 28 .. 39"
          },
          "PCW_USB1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_USB_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_USB_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_USB_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_USE_AXI_FABRIC_IDLE": {
            "value": "0"
          },
          "PCW_USE_AXI_NONSECURE": {
            "value": "0"
          },
          "PCW_USE_CORESIGHT": {
            "value": "0"
          },
          "PCW_USE_CROSS_TRIGGER": {
            "value": "0"
          },
          "PCW_USE_CR_FABRIC": {
            "value": "1"
          },
          "PCW_USE_DDR_BYPASS": {
            "value": "0"
          },
          "PCW_USE_DEBUG": {
            "value": "0"
          },
          "PCW_USE_DMA0": {
            "value": "0"
          },
          "PCW_USE_DMA1": {
            "value": "0"
          },
          "PCW_USE_DMA2": {
            "value": "0"
          },
          "PCW_USE_DMA3": {
            "value": "0"
          },
          "PCW_USE_EXPANDED_IOP": {
            "value": "0"
          },
          "PCW_USE_FABRIC_INTERRUPT": {
            "value": "1"
          },
          "PCW_USE_HIGH_OCM": {
            "value": "0"
          },
          "PCW_USE_M_AXI_GP0": {
            "value": "1"
          },
          "PCW_USE_M_AXI_GP1": {
            "value": "0"
          },
          "PCW_USE_PROC_EVENT_BUS": {
            "value": "0"
          },
          "PCW_USE_PS_SLCR_REGISTERS": {
            "value": "0"
          },
          "PCW_USE_S_AXI_ACP": {
            "value": "0"
          },
          "PCW_USE_S_AXI_GP0": {
            "value": "0"
          },
          "PCW_USE_S_AXI_GP1": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP0": {
            "value": "1"
          },
          "PCW_USE_S_AXI_HP1": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP2": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP3": {
            "value": "0"
          },
          "PCW_USE_TRACE": {
            "value": "0"
          },
          "PCW_VALUE_SILVERSION": {
            "value": "3"
          },
          "PCW_WDT_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_WDT_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_WDT_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "preset": {
            "value": "None"
          }
        },
        "interface_ports": {
          "M_AXI_GP0": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x40000000",
              "maximum": "0x7FFFFFFF",
              "width": "32"
            },
            "parameters": {
              "master_id": {
                "value": "5"
              }
            }
          },
          "S_AXI_HP0": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "S_AXI_HP0"
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32",
              "local_memory_map": {
                "name": "Data",
                "description": "Address Space Segments",
                "address_blocks": {
                  "segment1": {
                    "name": "segment1",
                    "display_name": "segment1",
                    "base_address": "0x00000000",
                    "range": "256K",
                    "width": "18",
                    "usage": "register"
                  },
                  "segment2": {
                    "name": "segment2",
                    "display_name": "segment2",
                    "base_address": "0x00040000",
                    "range": "256K",
                    "width": "19",
                    "usage": "register"
                  },
                  "segment3": {
                    "name": "segment3",
                    "display_name": "segment3",
                    "base_address": "0x00080000",
                    "range": "512K",
                    "width": "20",
                    "usage": "register"
                  },
                  "segment4": {
                    "name": "segment4",
                    "display_name": "segment4",
                    "base_address": "0x00100000",
                    "range": "1023M",
                    "width": "30",
                    "usage": "register"
                  },
                  "M_AXI_GP0": {
                    "name": "M_AXI_GP0",
                    "display_name": "M_AXI_GP0",
                    "base_address": "0x40000000",
                    "range": "1G",
                    "width": "31",
                    "usage": "register"
                  },
                  "M_AXI_GP1": {
                    "name": "M_AXI_GP1",
                    "display_name": "M_AXI_GP1",
                    "base_address": "0x80000000",
                    "range": "1G",
                    "width": "32",
                    "usage": "register"
                  },
                  "IO_Peripheral_Registers": {
                    "name": "IO_Peripheral_Registers",
                    "display_name": "IO Peripheral Registers",
                    "base_address": "0xE0000000",
                    "range": "3M",
                    "width": "32",
                    "usage": "register"
                  },
                  "SMC_Memories": {
                    "name": "SMC_Memories",
                    "display_name": "SMC Memories",
                    "base_address": "0xE1000000",
                    "range": "80M",
                    "width": "32",
                    "usage": "register"
                  },
                  "SLCR_Registers": {
                    "name": "SLCR_Registers",
                    "display_name": "SLCR Registers",
                    "base_address": "0xF8000000",
                    "range": "3K",
                    "width": "32",
                    "usage": "register"
                  },
                  "PS_System_Registers": {
                    "name": "PS_System_Registers",
                    "display_name": "PS System Registers",
                    "base_address": "0xF8001000",
                    "range": "8252K",
                    "width": "32",
                    "usage": "register"
                  },
                  "CPU_Private_Registers": {
                    "name": "CPU_Private_Registers",
                    "display_name": "CPU Private Registers",
                    "base_address": "0xF8900000",
                    "range": "6156K",
                    "width": "32",
                    "usage": "register"
                  },
                  "segment5": {
                    "name": "segment5",
                    "display_name": "segment5",
                    "base_address": "0xFC000000",
                    "range": "32M",
                    "width": "32",
                    "usage": "register"
                  },
                  "segment6": {
                    "name": "segment6",
                    "display_name": "segment6",
                    "base_address": "0xFFFC0000",
                    "range": "256K",
                    "width": "32",
                    "usage": "register"
                  }
                }
              }
            }
          }
        }
      },
      "lcd_remap_0": {
        "vlnv": "xilinx.com:module_ref:lcd_remap:1.0",
        "xci_name": "design_1_lcd_remap_0_0",
        "xci_path": "ip\\design_1_lcd_remap_0_0\\design_1_lcd_remap_0_0.xci",
        "inst_hier_path": "lcd_remap_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "lcd_remap",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk_i": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "122880000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_clk_adc_i",
                "value_src": "default_prop"
              }
            }
          },
          "rgb_in": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "R": {
            "direction": "O",
            "left": "4",
            "right": "0"
          },
          "G": {
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "B": {
            "direction": "O",
            "left": "4",
            "right": "0"
          }
        }
      },
      "iq_to_fifo_shifted_0": {
        "vlnv": "xilinx.com:user:iq_to_fifo_shifted:1.0",
        "xci_name": "design_1_iq_to_fifo_shifted_0_0",
        "xci_path": "ip\\design_1_iq_to_fifo_shifted_0_0\\design_1_iq_to_fifo_shifted_0_0.xci",
        "inst_hier_path": "iq_to_fifo_shifted_0",
        "parameters": {
          "iq_width": {
            "value": "56"
          }
        }
      },
      "data_latch_0": {
        "vlnv": "xilinx.com:module_ref:data_latch:1.0",
        "xci_name": "design_1_data_latch_0_0",
        "xci_path": "ip\\design_1_data_latch_0_0\\design_1_data_latch_0_0.xci",
        "inst_hier_path": "data_latch_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "data_latch",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk_i": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "122880000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_clk_adc_i",
                "value_src": "default_prop"
              }
            }
          },
          "data_in_adc": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "data_in_tx_loopback": {
            "direction": "I",
            "left": "26",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 27} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 27}",
                "value_src": "ip_prop"
              }
            }
          },
          "source": {
            "direction": "I"
          },
          "data_out": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "axis_broadcaster_1": {
        "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
        "xci_name": "design_1_axis_broadcaster_1_0",
        "xci_path": "ip\\design_1_axis_broadcaster_1_0\\design_1_axis_broadcaster_1_0.xci",
        "inst_hier_path": "axis_broadcaster_1",
        "parameters": {
          "HAS_TLAST": {
            "value": "1"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "M00_TDATA_REMAP": {
            "value": "tdata[31:0]"
          },
          "M01_TDATA_REMAP": {
            "value": "tdata[63:32]"
          },
          "M_TDATA_NUM_BYTES": {
            "value": "4"
          },
          "S_TDATA_NUM_BYTES": {
            "value": "8"
          }
        }
      },
      "axi_fifo_phones": {
        "vlnv": "xilinx.com:ip:axi_fifo_mm_s:4.2",
        "xci_name": "design_1_axi_fifo_mm_s_0_2",
        "xci_path": "ip\\design_1_axi_fifo_mm_s_0_2\\design_1_axi_fifo_mm_s_0_2.xci",
        "inst_hier_path": "axi_fifo_phones",
        "parameters": {
          "C_TX_FIFO_PF_THRESHOLD": {
            "value": "308"
          },
          "C_USE_RX_DATA": {
            "value": "0"
          },
          "C_USE_TX_CTRL": {
            "value": "0"
          }
        }
      },
      "axi_dma_if_tx": {
        "vlnv": "xilinx.com:ip:axi_dma:7.1",
        "xci_name": "design_1_axi_dma_0_3",
        "xci_path": "ip\\design_1_axi_dma_0_3\\design_1_axi_dma_0_3.xci",
        "inst_hier_path": "axi_dma_if_tx",
        "parameters": {
          "c_include_mm2s_dre": {
            "value": "1"
          },
          "c_include_s2mm": {
            "value": "0"
          },
          "c_include_sg": {
            "value": "0"
          },
          "c_m_axi_mm2s_data_width": {
            "value": "64"
          },
          "c_m_axis_mm2s_tdata_width": {
            "value": "64"
          },
          "c_mm2s_burst_size": {
            "value": "32"
          }
        },
        "interface_ports": {
          "M_AXI_MM2S": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_MM2S",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            },
            "parameters": {
              "master_id": {
                "value": "7"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data_MM2S": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "axis_data_fifo_0": {
        "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
        "xci_name": "design_1_axis_data_fifo_0_0",
        "xci_path": "ip\\design_1_axis_data_fifo_0_0\\design_1_axis_data_fifo_0_0.xci",
        "inst_hier_path": "axis_data_fifo_0",
        "parameters": {
          "FIFO_MODE": {
            "value": "2"
          },
          "TDATA_NUM_BYTES": {
            "value": "8"
          }
        }
      }
    },
    "interface_nets": {
      "axi_dma_0_M_AXIS_MM2S": {
        "interface_ports": [
          "axi_dma_fir_reload/M_AXIS_MM2S",
          "axis_broadcaster_0/S_AXIS"
        ]
      },
      "axi_dma_0_M_AXIS_MM2S1": {
        "interface_ports": [
          "axi_dma_if_tx/M_AXIS_MM2S",
          "axis_data_fifo_0/S_AXIS"
        ]
      },
      "axi_dma_0_M_AXI_MM2S": {
        "interface_ports": [
          "axi_dma_if_tx/M_AXI_MM2S",
          "smartconnect_0/S02_AXI"
        ]
      },
      "axi_dma_fir_reload_M_AXI_MM2S": {
        "interface_ports": [
          "axi_dma_fir_reload/M_AXI_MM2S",
          "smartconnect_0/S00_AXI"
        ]
      },
      "axi_fifo_mm_s_0_AXI_STR_TXD1": {
        "interface_ports": [
          "axi_fifo_phones/AXI_STR_TXD",
          "axi_i2s_adi_0/s_axis"
        ]
      },
      "axi_i2s_adi_0_m_axis": {
        "interface_ports": [
          "axi_fifo_mic/AXI_STR_RXD",
          "axi_i2s_adi_0/m_axis"
        ]
      },
      "axi_vdma_0_M_AXIS_MM2S": {
        "interface_ports": [
          "axi_vdma_0/M_AXIS_MM2S",
          "axis_subset_converter_0/S_AXIS"
        ]
      },
      "axi_vdma_0_M_AXI_MM2S": {
        "interface_ports": [
          "axi_vdma_0/M_AXI_MM2S",
          "smartconnect_0/S01_AXI"
        ]
      },
      "axis_broadcaster_0_M00_AXIS": {
        "interface_ports": [
          "axis_broadcaster_0/M00_AXIS",
          "fir_compiler_4/S_AXIS_RELOAD"
        ]
      },
      "axis_broadcaster_0_M01_AXIS": {
        "interface_ports": [
          "axis_broadcaster_0/M01_AXIS",
          "fir_compiler_5/S_AXIS_RELOAD"
        ]
      },
      "axis_broadcaster_0_M02_AXIS": {
        "interface_ports": [
          "axis_broadcaster_0/M02_AXIS",
          "fir_compiler_6/S_AXIS_RELOAD"
        ]
      },
      "axis_broadcaster_0_M03_AXIS": {
        "interface_ports": [
          "axis_broadcaster_0/M03_AXIS",
          "fir_compiler_7/S_AXIS_RELOAD"
        ]
      },
      "axis_broadcaster_1_M00_AXIS": {
        "interface_ports": [
          "axis_broadcaster_1/M00_AXIS",
          "fir_compiler_2/S_AXIS_DATA"
        ]
      },
      "axis_broadcaster_1_M01_AXIS": {
        "interface_ports": [
          "axis_broadcaster_1/M01_AXIS",
          "fir_compiler_3/S_AXIS_DATA"
        ]
      },
      "axis_data_fifo_0_M_AXIS": {
        "interface_ports": [
          "axis_data_fifo_0/M_AXIS",
          "axis_broadcaster_1/S_AXIS"
        ]
      },
      "axis_subset_converter_0_M_AXIS": {
        "interface_ports": [
          "axis_subset_converter_0/M_AXIS",
          "v_axi4s_vid_out_0/video_in"
        ]
      },
      "cic_compiler_2_M_AXIS_DATA": {
        "interface_ports": [
          "cic_compiler_2/M_AXIS_DATA",
          "fir_compiler_0/S_AXIS_DATA"
        ]
      },
      "cic_compiler_3_M_AXIS_DATA": {
        "interface_ports": [
          "cic_compiler_3/M_AXIS_DATA",
          "fir_compiler_1/S_AXIS_DATA"
        ]
      },
      "cic_compiler_4_M_AXIS_DATA": {
        "interface_ports": [
          "cic_compiler_4/M_AXIS_DATA",
          "fir_compiler_4/S_AXIS_DATA"
        ]
      },
      "cic_compiler_5_M_AXIS_DATA": {
        "interface_ports": [
          "cic_compiler_5/M_AXIS_DATA",
          "fir_compiler_5/S_AXIS_DATA"
        ]
      },
      "cic_compiler_6_M_AXIS_DATA": {
        "interface_ports": [
          "cic_compiler_6/M_AXIS_DATA",
          "fir_compiler_6/S_AXIS_DATA"
        ]
      },
      "cic_compiler_7_M_AXIS_DATA": {
        "interface_ports": [
          "cic_compiler_7/M_AXIS_DATA",
          "fir_compiler_7/S_AXIS_DATA"
        ]
      },
      "fir_compiler_0_M_AXIS_DATA": {
        "interface_ports": [
          "fir_compiler_0/M_AXIS_DATA",
          "iq_to_fifo_shifted_0/s04_axis_i96"
        ]
      },
      "fir_compiler_1_M_AXIS_DATA": {
        "interface_ports": [
          "fir_compiler_1/M_AXIS_DATA",
          "iq_to_fifo_shifted_0/s05_axis_q96"
        ]
      },
      "fir_compiler_2_M_AXIS_DATA": {
        "interface_ports": [
          "fir_compiler_2/M_AXIS_DATA",
          "cic_compiler_0/S_AXIS_DATA"
        ]
      },
      "fir_compiler_3_M_AXIS_DATA": {
        "interface_ports": [
          "fir_compiler_3/M_AXIS_DATA",
          "cic_compiler_1/S_AXIS_DATA"
        ]
      },
      "fir_compiler_4_M_AXIS_DATA": {
        "interface_ports": [
          "fir_compiler_4/M_AXIS_DATA",
          "iq_to_fifo_shifted_0/s00_axis_i48"
        ]
      },
      "fir_compiler_5_M_AXIS_DATA": {
        "interface_ports": [
          "fir_compiler_5/M_AXIS_DATA",
          "iq_to_fifo_shifted_0/s01_axis_q48"
        ]
      },
      "fir_compiler_6_M_AXIS_DATA": {
        "interface_ports": [
          "fir_compiler_6/M_AXIS_DATA",
          "iq_to_fifo_shifted_0/s02_axis_i48_sub"
        ]
      },
      "fir_compiler_7_M_AXIS_DATA": {
        "interface_ports": [
          "fir_compiler_7/M_AXIS_DATA",
          "iq_to_fifo_shifted_0/s03_axis_q48_sub"
        ]
      },
      "iq_to_fifo_shifted_0_m00_axis": {
        "interface_ports": [
          "iq_to_fifo_shifted_0/m00_axis",
          "axi_fifo_iq_rx/AXI_STR_RXD"
        ]
      },
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "processing_system7_0/DDR"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "processing_system7_0/FIXED_IO"
        ]
      },
      "processing_system7_0_GPIO_0": {
        "interface_ports": [
          "GPIO_0",
          "processing_system7_0/GPIO_0"
        ]
      },
      "processing_system7_0_M_AXI_GP0": {
        "interface_ports": [
          "smartconnect_1/S00_AXI",
          "processing_system7_0/M_AXI_GP0"
        ]
      },
      "smartconnect_0_M00_AXI": {
        "interface_ports": [
          "smartconnect_0/M00_AXI",
          "processing_system7_0/S_AXI_HP0"
        ]
      },
      "smartconnect_1_M00_AXI": {
        "interface_ports": [
          "smartconnect_1/M00_AXI",
          "axi_dma_fir_reload/S_AXI_LITE"
        ]
      },
      "smartconnect_1_M01_AXI": {
        "interface_ports": [
          "smartconnect_1/M01_AXI",
          "axi_dma_if_tx/S_AXI_LITE"
        ]
      },
      "smartconnect_1_M02_AXI": {
        "interface_ports": [
          "smartconnect_1/M02_AXI",
          "axi_fifo_iq_rx/S_AXI"
        ]
      },
      "smartconnect_1_M03_AXI": {
        "interface_ports": [
          "smartconnect_1/M03_AXI",
          "axi_fifo_mic/S_AXI"
        ]
      },
      "smartconnect_1_M04_AXI": {
        "interface_ports": [
          "smartconnect_1/M04_AXI",
          "axi_fifo_phones/S_AXI"
        ]
      },
      "smartconnect_1_M05_AXI": {
        "interface_ports": [
          "smartconnect_1/M05_AXI",
          "axi_i2s_adi_0/s_axi"
        ]
      },
      "smartconnect_1_M06_AXI": {
        "interface_ports": [
          "smartconnect_1/M06_AXI",
          "axi_vdma_0/S_AXI_LITE"
        ]
      },
      "smartconnect_1_M07_AXI": {
        "interface_ports": [
          "smartconnect_1/M07_AXI",
          "trx_control2_0/S00_AXI"
        ]
      },
      "smartconnect_1_M08_AXI": {
        "interface_ports": [
          "smartconnect_1/M08_AXI",
          "v_tc_0/ctrl"
        ]
      },
      "v_tc_0_vtiming_out": {
        "interface_ports": [
          "v_axi4s_vid_out_0/vtiming_in",
          "v_tc_0/vtiming_out"
        ]
      }
    },
    "nets": {
      "DAC_OUT_0_DATA_OUT": {
        "ports": [
          "DAC_OUT_0/DATA_OUT",
          "dac_out"
        ]
      },
      "Net": {
        "ports": [
          "data_latch_0/data_out",
          "mult_gen_0/A",
          "mult_gen_1/A",
          "mult_gen_2/A",
          "mult_gen_3/A",
          "mult_gen_6/A",
          "mult_gen_7/A"
        ]
      },
      "Net1": {
        "ports": [
          "trx_control2_0/dds_valid",
          "dds_compiler_0/s_axis_config_tvalid",
          "dds_compiler_1/s_axis_config_tvalid",
          "dds_compiler_2/s_axis_config_tvalid"
        ]
      },
      "Net2": {
        "ports": [
          "dds_compiler_2/m_axis_data_tvalid",
          "cic_compiler_6/s_axis_data_tvalid",
          "cic_compiler_7/s_axis_data_tvalid"
        ]
      },
      "Net3": {
        "ports": [
          "dds_compiler_0/m_axis_data_tvalid",
          "cic_compiler_4/s_axis_data_tvalid",
          "cic_compiler_5/s_axis_data_tvalid"
        ]
      },
      "Net4": {
        "ports": [
          "dds_compiler_1/m_axis_data_tvalid",
          "cic_compiler_2/s_axis_data_tvalid",
          "cic_compiler_3/s_axis_data_tvalid"
        ]
      },
      "Net5": {
        "ports": [
          "xlconstant_2/dout",
          "fir_compiler_4/s_axis_config_tdata",
          "fir_compiler_5/s_axis_config_tdata",
          "fir_compiler_6/s_axis_config_tdata",
          "fir_compiler_7/s_axis_config_tdata"
        ]
      },
      "Net6": {
        "ports": [
          "xlconstant_4/dout",
          "fir_compiler_4/s_axis_config_tvalid",
          "fir_compiler_5/s_axis_config_tvalid",
          "fir_compiler_6/s_axis_config_tvalid",
          "fir_compiler_7/s_axis_config_tvalid"
        ]
      },
      "adc_in_1": {
        "ports": [
          "adc_in",
          "data_latch_0/data_in_adc"
        ]
      },
      "axi_dma_if_tx_mm2s_introut": {
        "ports": [
          "axi_dma_if_tx/mm2s_introut",
          "xlconcat_0/In1"
        ]
      },
      "axi_fifo_mm_s_0_interrupt": {
        "ports": [
          "axi_fifo_iq_rx/interrupt",
          "xlconcat_0/In2"
        ]
      },
      "axi_fifo_mm_s_1_interrupt": {
        "ports": [
          "axi_fifo_mic/interrupt",
          "xlconcat_0/In4"
        ]
      },
      "axi_fifo_phones_interrupt": {
        "ports": [
          "axi_fifo_phones/interrupt",
          "xlconcat_0/In3"
        ]
      },
      "axi_i2s_adi_0_bclk_o": {
        "ports": [
          "axi_i2s_adi_0/bclk_o",
          "bclk"
        ]
      },
      "axi_i2s_adi_0_lrclk_o": {
        "ports": [
          "axi_i2s_adi_0/lrclk_o",
          "fs"
        ]
      },
      "axi_i2s_adi_0_sdata_o": {
        "ports": [
          "axi_i2s_adi_0/sdata_o",
          "dout"
        ]
      },
      "c_addsub_0_S": {
        "ports": [
          "c_addsub_0/S",
          "DAC_OUT_0/DATA_IN",
          "data_latch_0/data_in_tx_loopback"
        ]
      },
      "cic_compiler_0_m_axis_data_tdata": {
        "ports": [
          "cic_compiler_0/m_axis_data_tdata",
          "mult_gen_4/B"
        ]
      },
      "cic_compiler_1_m_axis_data_tdata": {
        "ports": [
          "cic_compiler_1/m_axis_data_tdata",
          "mult_gen_5/B"
        ]
      },
      "clk_wiz_0_clk_12m": {
        "ports": [
          "clk_wiz_0/clk_12m",
          "mclk",
          "axi_i2s_adi_0/data_clk_i"
        ]
      },
      "data_divide_0_data_1": {
        "ports": [
          "data_divide_0/data_1",
          "mult_gen_0/B",
          "mult_gen_4/A"
        ]
      },
      "data_divide_0_data_2": {
        "ports": [
          "data_divide_0/data_2",
          "mult_gen_1/B",
          "mult_gen_5/A"
        ]
      },
      "data_divide_1_data_1": {
        "ports": [
          "data_divide_1/data_1",
          "mult_gen_2/B"
        ]
      },
      "data_divide_1_data_2": {
        "ports": [
          "data_divide_1/data_2",
          "mult_gen_3/B"
        ]
      },
      "data_divide_2_data_1": {
        "ports": [
          "data_divide_2/data_1",
          "mult_gen_6/B"
        ]
      },
      "data_divide_2_data_2": {
        "ports": [
          "data_divide_2/data_2",
          "mult_gen_7/B"
        ]
      },
      "dds_compiler_0_m_axis_data_tdata": {
        "ports": [
          "dds_compiler_0/m_axis_data_tdata",
          "data_divide_0/data_in"
        ]
      },
      "dds_compiler_1_m_axis_data_tdata": {
        "ports": [
          "dds_compiler_1/m_axis_data_tdata",
          "data_divide_1/data_in"
        ]
      },
      "dds_compiler_2_m_axis_data_tdata": {
        "ports": [
          "dds_compiler_2/m_axis_data_tdata",
          "data_divide_2/data_in"
        ]
      },
      "lcd_remap_0_B": {
        "ports": [
          "lcd_remap_0/B",
          "lcd_B"
        ]
      },
      "lcd_remap_0_G": {
        "ports": [
          "lcd_remap_0/G",
          "lcd_G"
        ]
      },
      "lcd_remap_0_R": {
        "ports": [
          "lcd_remap_0/R",
          "lcd_R"
        ]
      },
      "mult_gen_0_P": {
        "ports": [
          "mult_gen_0/P",
          "cic_compiler_4/s_axis_data_tdata"
        ]
      },
      "mult_gen_1_P": {
        "ports": [
          "mult_gen_1/P",
          "cic_compiler_5/s_axis_data_tdata"
        ]
      },
      "mult_gen_2_P": {
        "ports": [
          "mult_gen_2/P",
          "cic_compiler_2/s_axis_data_tdata"
        ]
      },
      "mult_gen_3_P": {
        "ports": [
          "mult_gen_3/P",
          "cic_compiler_3/s_axis_data_tdata"
        ]
      },
      "mult_gen_4_P": {
        "ports": [
          "mult_gen_4/P",
          "c_addsub_0/A"
        ]
      },
      "mult_gen_5_P": {
        "ports": [
          "mult_gen_5/P",
          "c_addsub_0/B"
        ]
      },
      "mult_gen_6_P": {
        "ports": [
          "mult_gen_6/P",
          "cic_compiler_6/s_axis_data_tdata"
        ]
      },
      "mult_gen_7_P": {
        "ports": [
          "mult_gen_7/P",
          "cic_compiler_7/s_axis_data_tdata"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_0/peripheral_aresetn",
          "v_tc_0/resetn"
        ]
      },
      "proc_sys_reset_0_peripheral_reset": {
        "ports": [
          "proc_sys_reset_0/peripheral_reset",
          "v_axi4s_vid_out_0/vid_io_out_reset"
        ]
      },
      "proc_sys_reset_150M_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_150M/peripheral_aresetn",
          "axi_dma_fir_reload/axi_resetn",
          "axi_fifo_iq_rx/s_axi_aresetn",
          "axi_fifo_mic/s_axi_aresetn",
          "axi_i2s_adi_0/s_axis_aresetn",
          "axi_i2s_adi_0/s_axi_aresetn",
          "axi_vdma_0/axi_resetn",
          "axis_broadcaster_0/aresetn",
          "axis_subset_converter_0/aresetn",
          "cic_compiler_0/aresetn",
          "cic_compiler_1/aresetn",
          "cic_compiler_2/aresetn",
          "cic_compiler_3/aresetn",
          "cic_compiler_4/aresetn",
          "cic_compiler_5/aresetn",
          "cic_compiler_6/aresetn",
          "cic_compiler_7/aresetn",
          "dds_compiler_0/aresetn",
          "dds_compiler_1/aresetn",
          "dds_compiler_2/aresetn",
          "fir_compiler_0/aresetn",
          "fir_compiler_1/aresetn",
          "fir_compiler_2/aresetn",
          "fir_compiler_3/aresetn",
          "fir_compiler_4/aresetn",
          "fir_compiler_5/aresetn",
          "fir_compiler_6/aresetn",
          "fir_compiler_7/aresetn",
          "smartconnect_0/aresetn",
          "smartconnect_1/aresetn",
          "v_axi4s_vid_out_0/aresetn",
          "v_tc_0/s_axi_aresetn",
          "trx_control2_0/s00_axi_aresetn",
          "axis_broadcaster_1/aresetn",
          "axi_fifo_phones/s_axi_aresetn",
          "axi_dma_if_tx/axi_resetn",
          "axis_data_fifo_0/s_axis_aresetn"
        ]
      },
      "processing_system7_0_FCLK_CLK0": {
        "ports": [
          "processing_system7_0/FCLK_CLK0",
          "lcd_clk",
          "proc_sys_reset_0/slowest_sync_clk",
          "v_axi4s_vid_out_0/vid_io_out_clk",
          "v_tc_0/clk"
        ]
      },
      "sdata_i_1": {
        "ports": [
          "din",
          "axi_i2s_adi_0/sdata_i"
        ]
      },
      "trx_control2_0_dds_ftw": {
        "ports": [
          "trx_control2_0/dds_ftw",
          "dds_compiler_0/s_axis_config_tdata"
        ]
      },
      "trx_control2_0_dds_ftw_sub": {
        "ports": [
          "trx_control2_0/dds_ftw_sub",
          "dds_compiler_2/s_axis_config_tdata"
        ]
      },
      "trx_control2_0_dds_rts": {
        "ports": [
          "trx_control2_0/dds_rts",
          "dds_compiler_1/s_axis_config_tdata"
        ]
      },
      "trx_control2_0_rx_iq_shift": {
        "ports": [
          "trx_control2_0/rx_iq_shift",
          "iq_to_fifo_shifted_0/distance"
        ]
      },
      "trx_control2_0_tx_shift": {
        "ports": [
          "trx_control2_0/tx_shift",
          "DAC_OUT_0/shift"
        ]
      },
      "trx_control_0_tx": {
        "ports": [
          "trx_control2_0/tx",
          "DAC_OUT_0/tx",
          "data_latch_0/source"
        ]
      },
      "util_ds_buf_0_BUFG_O": {
        "ports": [
          "clk_adc_i",
          "DAC_OUT_0/clk_in",
          "axi_dma_fir_reload/s_axi_lite_aclk",
          "axi_dma_fir_reload/m_axi_mm2s_aclk",
          "axi_fifo_iq_rx/s_axi_aclk",
          "axi_fifo_mic/s_axi_aclk",
          "axi_i2s_adi_0/s_axis_aclk",
          "axi_i2s_adi_0/m_axis_aclk",
          "axi_i2s_adi_0/s_axi_aclk",
          "axi_vdma_0/s_axi_lite_aclk",
          "axi_vdma_0/m_axi_mm2s_aclk",
          "axi_vdma_0/m_axis_mm2s_aclk",
          "axis_broadcaster_0/aclk",
          "axis_subset_converter_0/aclk",
          "c_addsub_0/CLK",
          "cic_compiler_0/aclk",
          "cic_compiler_1/aclk",
          "cic_compiler_2/aclk",
          "cic_compiler_3/aclk",
          "cic_compiler_4/aclk",
          "cic_compiler_5/aclk",
          "cic_compiler_6/aclk",
          "cic_compiler_7/aclk",
          "clk_wiz_0/clk_in1",
          "data_divide_0/clk_i",
          "data_divide_2/clk_i",
          "data_divide_1/clk_i",
          "dds_compiler_0/aclk",
          "dds_compiler_1/aclk",
          "dds_compiler_2/aclk",
          "fir_compiler_0/aclk",
          "fir_compiler_1/aclk",
          "fir_compiler_2/aclk",
          "fir_compiler_3/aclk",
          "fir_compiler_4/aclk",
          "fir_compiler_5/aclk",
          "fir_compiler_6/aclk",
          "fir_compiler_7/aclk",
          "mult_gen_0/CLK",
          "mult_gen_1/CLK",
          "mult_gen_2/CLK",
          "mult_gen_3/CLK",
          "mult_gen_6/CLK",
          "mult_gen_7/CLK",
          "mult_gen_4/CLK",
          "mult_gen_5/CLK",
          "proc_sys_reset_150M/slowest_sync_clk",
          "smartconnect_0/aclk",
          "smartconnect_1/aclk",
          "v_axi4s_vid_out_0/aclk",
          "v_tc_0/s_axi_aclk",
          "trx_control2_0/s00_axi_aclk",
          "processing_system7_0/S_AXI_HP0_ACLK",
          "processing_system7_0/M_AXI_GP0_ACLK",
          "lcd_remap_0/clk_i",
          "iq_to_fifo_shifted_0/axis_aclk",
          "data_latch_0/clk_i",
          "axis_broadcaster_1/aclk",
          "axi_fifo_phones/s_axi_aclk",
          "axi_dma_if_tx/m_axi_mm2s_aclk",
          "axi_dma_if_tx/s_axi_lite_aclk",
          "axis_data_fifo_0/s_axis_aclk"
        ]
      },
      "v_axi4s_vid_out_0_vid_active_video": {
        "ports": [
          "v_axi4s_vid_out_0/vid_active_video",
          "lcd_de"
        ]
      },
      "v_axi4s_vid_out_0_vid_data": {
        "ports": [
          "v_axi4s_vid_out_0/vid_data",
          "lcd_remap_0/rgb_in"
        ]
      },
      "v_axi4s_vid_out_0_vid_hsync": {
        "ports": [
          "v_axi4s_vid_out_0/vid_hsync",
          "lcd_hsync"
        ]
      },
      "v_axi4s_vid_out_0_vid_vsync": {
        "ports": [
          "v_axi4s_vid_out_0/vid_vsync",
          "lcd_vsync"
        ]
      },
      "v_axi4s_vid_out_0_vtg_ce": {
        "ports": [
          "v_axi4s_vid_out_0/vtg_ce",
          "v_tc_0/gen_clken"
        ]
      },
      "v_tc_0_irq": {
        "ports": [
          "v_tc_0/irq",
          "xlconcat_0/In0"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "processing_system7_0/IRQ_F2P"
        ]
      },
      "zynq_ultra_ps_e_0_pl_resetn0": {
        "ports": [
          "processing_system7_0/FCLK_RESET0_N",
          "proc_sys_reset_0/ext_reset_in",
          "proc_sys_reset_150M/ext_reset_in"
        ]
      }
    },
    "addressing": {
      "/axi_dma_fir_reload": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/axi_vdma_0": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axi_dma_0_Reg": {
                "address_block": "/axi_dma_if_tx/S_AXI_LITE/Reg",
                "offset": "0x40410000",
                "range": "64K"
              },
              "SEG_axi_dma_fir_reload_Reg": {
                "address_block": "/axi_dma_fir_reload/S_AXI_LITE/Reg",
                "offset": "0x40400000",
                "range": "64K"
              },
              "SEG_axi_fifo_iq_rx_Mem0": {
                "address_block": "/axi_fifo_iq_rx/S_AXI/Mem0",
                "offset": "0x43C00000",
                "range": "64K"
              },
              "SEG_axi_fifo_mic_Mem0": {
                "address_block": "/axi_fifo_mic/S_AXI/Mem0",
                "offset": "0x43C10000",
                "range": "64K"
              },
              "SEG_axi_fifo_phones_Mem0": {
                "address_block": "/axi_fifo_phones/S_AXI/Mem0",
                "offset": "0x43C60000",
                "range": "64K"
              },
              "SEG_axi_i2s_adi_0_axi_lite": {
                "address_block": "/axi_i2s_adi_0/s_axi/axi_lite",
                "offset": "0x43C30000",
                "range": "64K"
              },
              "SEG_axi_vdma_0_Reg": {
                "address_block": "/axi_vdma_0/S_AXI_LITE/Reg",
                "offset": "0x43000000",
                "range": "64K"
              },
              "SEG_trx_control2_0_S00_AXI_reg": {
                "address_block": "/trx_control2_0/S00_AXI/S00_AXI_reg",
                "offset": "0x43C40000",
                "range": "64K"
              },
              "SEG_v_tc_0_Reg": {
                "address_block": "/v_tc_0/ctrl/Reg",
                "offset": "0x43C50000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/axi_dma_if_tx": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          }
        }
      }
    }
  }
}