A full systemverilog testbench for SPI communication protocol
