{
    "simple": [
        ["sim/sw/baremetal/asm_rv32i", "basic.hex"],
        ["sim/sw/baremetal/asm_rv32i_branches", "basic.hex"],
        ["sim/sw/baremetal/asm_rv32i_zicsr", "basic.hex"],
        ["sim/sw/baremetal/asm_rv32im", "basic.hex"],

        ["sim/sw/baremetal/asm_rv32i_custom-simd-dot", "basic.hex"],
        ["sim/sw/baremetal/asm_rv32i_custom-simd-widen", "basic.hex"],

        ["sim/sw/baremetal/factorial", "n_20.hex"],
        ["sim/sw/baremetal/fibonacci", "n_18.hex"],
        ["sim/sw/baremetal/gcd_lcm", "n_large.hex"],
        ["sim/sw/baremetal/prime_numbers", "n_3000.hex"],

        ["sim/sw/baremetal/vector_ew_al_uint8", "basic.hex"],
        ["sim/sw/baremetal/vector_ew_mac_uint8", "basic.hex"]
    ],

    "pref_cnts": [
        ["sim/sw/baremetal/asm_rv32i_zihpm", "basic.hex"],
        ["sim/sw/baremetal/rv32i_zihpm", "basic.hex"]
    ],

    "dcache": [
        ["sim/sw/baremetal/dcache_set_thrashing", "basic.hex"],
        ["sim/sw/baremetal/dcache_peak", "load.hex"],
        ["sim/sw/baremetal/dcache_peak", "store.hex"],
        ["sim/sw/baremetal/dcache_peak", "mixed.hex"]
    ],

    "vector": [
        ["sim/sw/baremetal/vector_ew_basic", "add*.hex"],
        ["sim/sw/baremetal/vector_ew_basic", "sub*.hex"],
        ["sim/sw/baremetal/vector_ew_basic", "mul*.hex"],
        ["sim/sw/baremetal/vector_ew_basic", "div*.hex"]
    ],

    "dot_product": [
        ["sim/sw/baremetal/dot_product", "int16.hex"],
        ["sim/sw/baremetal/dot_product", "int8.hex"],
        ["sim/sw/baremetal/dot_product", "int16_int8.hex"],
        ["sim/sw/baremetal/dot_product", "int16_int4.hex"],
        ["sim/sw/baremetal/dot_product", "int8_int4.hex"],
        ["sim/sw/baremetal/dot_product", "int8_int2.hex"],
        ["sim/sw/baremetal/dot_product_peak", "int8.hex"]
    ],

    "uart": [
        ["sim/sw/baremetal/uart_direct_send", "hello_world.hex"],
        ["sim/sw/baremetal/uart_printf_mini", "hello_world.hex"]
    ],

    "mlp": [
        ["sim/sw/baremetal/mlp", "w8a8.hex"],
        ["sim/sw/baremetal/mlp", "w4a8.hex"],
        ["sim/sw/baremetal/mlp", "w2a8.hex"]
    ],

    "benchmark": [
        ["sim/sw/baremetal/dhrystone", "dhrystone.hex"],
        ["sim/sw/baremetal/coremark", "coremark.hex"],
        ["sim/sw/baremetal/stream_int", "stream.hex"]
    ],

    "embench_p1": [
        ["sim/sw/baremetal/embench/aha-mont64/", "bench.hex"],
        ["sim/sw/baremetal/embench/crc32/", "bench.hex"],
        ["sim/sw/baremetal/embench/edn/", "bench.hex"],
        ["sim/sw/baremetal/embench/matmult-int/", "bench.hex"],
        ["sim/sw/baremetal/embench/nsichneu/", "bench.hex"],
        ["sim/sw/baremetal/embench/nettle-sha256/", "bench.hex"],
        ["sim/sw/baremetal/embench/slre/", "bench.hex"],
        ["sim/sw/baremetal/embench/statemate/", "bench.hex"],
        ["sim/sw/baremetal/embench/tarfind/", "bench.hex"],
        ["sim/sw/baremetal/embench/ud/", "bench.hex"]
    ],

    "embench_p2": [
        ["sim/sw/baremetal/embench/huffbench/", "bench.hex"],
        ["sim/sw/baremetal/embench/md5sum/", "bench.hex"],
        ["sim/sw/baremetal/embench/minver/", "bench.hex"],
        ["sim/sw/baremetal/embench/nettle-aes/", "bench.hex"],
        ["sim/sw/baremetal/embench/sglib-combined/", "bench.hex"]
    ],

    "embench_p3": [
        ["sim/sw/baremetal/embench/cubic/", "bench.hex"],
        ["sim/sw/baremetal/embench/nbody/", "bench.hex"],
        ["sim/sw/baremetal/embench/picojpeg/", "bench.hex"],
        ["sim/sw/baremetal/embench/primecount/", "bench.hex"],
        ["sim/sw/baremetal/embench/qrduino/", "bench.hex"],
        ["sim/sw/baremetal/embench/st/", "bench.hex"],
        ["sim/sw/baremetal/embench/wikisort/", "bench.hex"]
    ],

    "ustress": [
        ["sim/sw/baremetal/ustress/branch_direct", "workload.hex"],
        ["sim/sw/baremetal/ustress/branch_indirect", "workload.hex"],
        ["sim/sw/baremetal/ustress/call_return", "workload.hex"],
        ["sim/sw/baremetal/ustress/l1d_cache", "workload.hex"],
        ["sim/sw/baremetal/ustress/l1i_cache", "workload.hex"],
        ["sim/sw/baremetal/ustress/load_after_store", "workload.hex"],
        ["sim/sw/baremetal/ustress/mac32", "workload.hex"],
        ["sim/sw/baremetal/ustress/mac64", "workload.hex"],
        ["sim/sw/baremetal/ustress/memcpy", "workload.hex"],
        ["sim/sw/baremetal/ustress/mul32", "workload.hex"],
        ["sim/sw/baremetal/ustress/mul64", "workload.hex"],
        ["sim/sw/baremetal/ustress/store_buffer_full", "workload.hex"]
    ],

    "aapg_short": [
        ["sim/sw/baremetal/aapg/aapg_rv32_generic", "test_s47.hex"],
        ["sim/sw/baremetal/aapg/aapg_rv32_all", "test_s47.hex"],
        ["sim/sw/baremetal/aapg/aapg_rv32_branches", "test_s47.hex"],
        ["sim/sw/baremetal/aapg/aapg_rv32_mem", "test_s47.hex"],
        ["sim/sw/baremetal/aapg/aapg_rv32_zmmul", "test_s47.hex"],
        ["sim/sw/baremetal/aapg/aapg_rv32_custom-simd-dot", "test_s47.hex"]
    ],

    "aapg": [
        ["sim/sw/baremetal/aapg/aapg_rv32_all", "*hex"],
        ["sim/sw/baremetal/aapg/aapg_rv32_all2", "*hex"],
        ["sim/sw/baremetal/aapg/aapg_rv32_generic", "*hex"],
        ["sim/sw/baremetal/aapg/aapg_rv32_branches", "*hex"],
        ["sim/sw/baremetal/aapg/aapg_rv32_branches_short", "*hex"],
        ["sim/sw/baremetal/aapg/aapg_rv32_mem", "*hex"],
        ["sim/sw/baremetal/aapg/aapg_rv32_zmmul", "*hex"],
        ["sim/sw/baremetal/aapg/aapg_rv32_zmmul_mem", "*hex"],
        ["sim/sw/baremetal/aapg/aapg_rv32_zmmul_mem_ctrl", "*hex"],
        ["sim/sw/baremetal/aapg/aapg_rv32_zmmul_mem_ctrl2", "*hex"],
        ["sim/sw/baremetal/aapg/aapg_rv32_zmmul_mem_ctrl_short", "*hex"],
        ["sim/sw/baremetal/aapg/aapg_rv32_custom-simd-dot", "*hex"],
        ["sim/sw/baremetal/aapg/aapg_rv32_custom-simd-dot_mem", "*hex"],
        ["sim/sw/baremetal/aapg/aapg_rv32_custom-simd-dot_mem_zmmul", "*hex"],
        ["sim/sw/baremetal/aapg/aapg_rv32_custom-simd-dot_mem_zmmul_ctrl", "*hex"],
        ["sim/sw/baremetal/aapg/aapg_rv32_custom-simd-dot_mem_zmmul_ctrl_short", "*hex"],
        ["sim/sw/baremetal/aapg/aapg_rv32_custom-simd-dot_zmmul", "*hex"]
    ],

    "imperas_riscv": [
        ["sim/sw/baremetal/imperas-riscv-tests", "*/test.hex"]
    ],

    "riscv_isa_rv32i": [
        ["sim/sw/riscv-isa-tests", "add.hex"],
        ["sim/sw/riscv-isa-tests", "addi.hex"],
        ["sim/sw/riscv-isa-tests", "and.hex"],
        ["sim/sw/riscv-isa-tests", "andi.hex"],
        ["sim/sw/riscv-isa-tests", "auipc.hex"],
        ["sim/sw/riscv-isa-tests", "beq.hex"],
        ["sim/sw/riscv-isa-tests", "bge.hex"],
        ["sim/sw/riscv-isa-tests", "bgeu.hex"],
        ["sim/sw/riscv-isa-tests", "blt.hex"],
        ["sim/sw/riscv-isa-tests", "bltu.hex"],
        ["sim/sw/riscv-isa-tests", "bne.hex"],
        ["sim/sw/riscv-isa-tests", "jal.hex"],
        ["sim/sw/riscv-isa-tests", "jalr.hex"],
        ["sim/sw/riscv-isa-tests", "lb.hex"],
        ["sim/sw/riscv-isa-tests", "lbu.hex"],
        ["sim/sw/riscv-isa-tests", "lh.hex"],
        ["sim/sw/riscv-isa-tests", "lhu.hex"],
        ["sim/sw/riscv-isa-tests", "lui.hex"],
        ["sim/sw/riscv-isa-tests", "lw.hex"],
        ["sim/sw/riscv-isa-tests", "or.hex"],
        ["sim/sw/riscv-isa-tests", "ori.hex"],
        ["sim/sw/riscv-isa-tests", "sb.hex"],
        ["sim/sw/riscv-isa-tests", "sh.hex"],
        ["sim/sw/riscv-isa-tests", "simple.hex"],
        ["sim/sw/riscv-isa-tests", "sll.hex"],
        ["sim/sw/riscv-isa-tests", "slli.hex"],
        ["sim/sw/riscv-isa-tests", "slt.hex"],
        ["sim/sw/riscv-isa-tests", "slti.hex"],
        ["sim/sw/riscv-isa-tests", "sltiu.hex"],
        ["sim/sw/riscv-isa-tests", "sltu.hex"],
        ["sim/sw/riscv-isa-tests", "sra.hex"],
        ["sim/sw/riscv-isa-tests", "srai.hex"],
        ["sim/sw/riscv-isa-tests", "srl.hex"],
        ["sim/sw/riscv-isa-tests", "srli.hex"],
        ["sim/sw/riscv-isa-tests", "sub.hex"],
        ["sim/sw/riscv-isa-tests", "sw.hex"],
        ["sim/sw/riscv-isa-tests", "xor.hex"],
        ["sim/sw/riscv-isa-tests", "xori.hex"]
    ],

    "riscv_isa_rv32i_zicsr": [
        ["sim/sw/riscv-isa-tests", "csr.hex"]
    ],

    "riscv_isa_rv32i_zmmul": [
        ["sim/sw/riscv-isa-tests", "mul.hex"],
        ["sim/sw/riscv-isa-tests", "mulh.hex"],
        ["sim/sw/riscv-isa-tests", "mulhsu.hex"],
        ["sim/sw/riscv-isa-tests", "mulhu.hex"]
    ]

}
