#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Fri Sep  8 12:50:04 2017
# Process ID: 8329
# Current directory: /home/shubhang/ELD/frequency_divider/frequency_divider.runs/impl_1
# Command line: vivado -log top3.vdi -applog -messageDb vivado.pb -mode batch -source top3.tcl -notrace
# Log file: /home/shubhang/ELD/frequency_divider/frequency_divider.runs/impl_1/top3.vdi
# Journal file: /home/shubhang/ELD/frequency_divider/frequency_divider.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source top3.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/shubhang/ELD/frequency_divider/frequency_divider.srcs/constrs_1/new/topconstraints.xdc]
CRITICAL WARNING: [Common 17-161] Invalid option value 'get_ports {count[0]}' specified for 'objects'. [/home/shubhang/ELD/frequency_divider/frequency_divider.srcs/constrs_1/new/topconstraints.xdc:1]
CRITICAL WARNING: [Common 17-161] Invalid option value 'get_ports {count[0]}' specified for 'objects'. [/home/shubhang/ELD/frequency_divider/frequency_divider.srcs/constrs_1/new/topconstraints.xdc:2]
CRITICAL WARNING: [Common 17-161] Invalid option value 'get_ports {count[1]}' specified for 'objects'. [/home/shubhang/ELD/frequency_divider/frequency_divider.srcs/constrs_1/new/topconstraints.xdc:4]
CRITICAL WARNING: [Common 17-161] Invalid option value 'get_ports {count[1]}' specified for 'objects'. [/home/shubhang/ELD/frequency_divider/frequency_divider.srcs/constrs_1/new/topconstraints.xdc:5]
CRITICAL WARNING: [Common 17-161] Invalid option value 'get_ports {count[2]}' specified for 'objects'. [/home/shubhang/ELD/frequency_divider/frequency_divider.srcs/constrs_1/new/topconstraints.xdc:7]
CRITICAL WARNING: [Common 17-161] Invalid option value 'get_ports {count[2]}' specified for 'objects'. [/home/shubhang/ELD/frequency_divider/frequency_divider.srcs/constrs_1/new/topconstraints.xdc:8]
CRITICAL WARNING: [Common 17-161] Invalid option value 'get_ports {count[3]}' specified for 'objects'. [/home/shubhang/ELD/frequency_divider/frequency_divider.srcs/constrs_1/new/topconstraints.xdc:10]
CRITICAL WARNING: [Common 17-161] Invalid option value 'get_ports {count[3]}' specified for 'objects'. [/home/shubhang/ELD/frequency_divider/frequency_divider.srcs/constrs_1/new/topconstraints.xdc:11]
CRITICAL WARNING: [Common 17-161] Invalid option value 'get_ports {count[4]}' specified for 'objects'. [/home/shubhang/ELD/frequency_divider/frequency_divider.srcs/constrs_1/new/topconstraints.xdc:13]
CRITICAL WARNING: [Common 17-161] Invalid option value 'get_ports {count[4]}' specified for 'objects'. [/home/shubhang/ELD/frequency_divider/frequency_divider.srcs/constrs_1/new/topconstraints.xdc:14]
CRITICAL WARNING: [Common 17-161] Invalid option value 'get_ports {clock_in}' specified for 'objects'. [/home/shubhang/ELD/frequency_divider/frequency_divider.srcs/constrs_1/new/topconstraints.xdc:16]
CRITICAL WARNING: [Common 17-161] Invalid option value 'get_ports {clock_in}' specified for 'objects'. [/home/shubhang/ELD/frequency_divider/frequency_divider.srcs/constrs_1/new/topconstraints.xdc:17]
CRITICAL WARNING: [Common 17-161] Invalid option value 'get_ports {clear}' specified for 'objects'. [/home/shubhang/ELD/frequency_divider/frequency_divider.srcs/constrs_1/new/topconstraints.xdc:19]
CRITICAL WARNING: [Common 17-161] Invalid option value 'get_ports {clear}' specified for 'objects'. [/home/shubhang/ELD/frequency_divider/frequency_divider.srcs/constrs_1/new/topconstraints.xdc:20]
CRITICAL WARNING: [Common 17-161] Invalid option value 'get_ports {mode[0]}' specified for 'objects'. [/home/shubhang/ELD/frequency_divider/frequency_divider.srcs/constrs_1/new/topconstraints.xdc:22]
CRITICAL WARNING: [Common 17-161] Invalid option value 'get_ports {mode[0]}' specified for 'objects'. [/home/shubhang/ELD/frequency_divider/frequency_divider.srcs/constrs_1/new/topconstraints.xdc:23]
CRITICAL WARNING: [Common 17-161] Invalid option value 'get_ports {mode[1]}' specified for 'objects'. [/home/shubhang/ELD/frequency_divider/frequency_divider.srcs/constrs_1/new/topconstraints.xdc:25]
CRITICAL WARNING: [Common 17-161] Invalid option value 'get_ports {mode[1]}' specified for 'objects'. [/home/shubhang/ELD/frequency_divider/frequency_divider.srcs/constrs_1/new/topconstraints.xdc:26]
Finished Parsing XDC File [/home/shubhang/ELD/frequency_divider/frequency_divider.srcs/constrs_1/new/topconstraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2016.11' and will expire in -282 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1274.121 ; gain = 37.016 ; free physical = 3927 ; free virtual = 13624
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 14fad4d7d

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14fad4d7d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1682.613 ; gain = 0.000 ; free physical = 3561 ; free virtual = 13275

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 14fad4d7d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1682.613 ; gain = 0.000 ; free physical = 3561 ; free virtual = 13275

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 18 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 7f84e52d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1682.613 ; gain = 0.000 ; free physical = 3561 ; free virtual = 13275

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1682.613 ; gain = 0.000 ; free physical = 3561 ; free virtual = 13275
Ending Logic Optimization Task | Checksum: 7f84e52d

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1682.613 ; gain = 0.000 ; free physical = 3561 ; free virtual = 13275

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 7f84e52d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1682.613 ; gain = 0.000 ; free physical = 3561 ; free virtual = 13274
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 18 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1682.613 ; gain = 453.512 ; free physical = 3561 ; free virtual = 13274
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/shubhang/ELD/frequency_divider/frequency_divider.runs/impl_1/top3_drc_opted.rpt.
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2016.11' and will expire in -282 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1714.633 ; gain = 0.000 ; free physical = 3563 ; free virtual = 13279
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1714.633 ; gain = 0.000 ; free physical = 3563 ; free virtual = 13279

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 00000000

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1714.633 ; gain = 0.000 ; free physical = 3562 ; free virtual = 13279
WARNING: [Place 30-568] A LUT 'f3/a_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	c/temp_reg[0] {FDRE}
	c/temp_reg[1] {FDRE}
	c/temp_reg[2] {FDRE}
	c/temp_reg[3] {FDRE}
	c/temp_reg[4] {FDRE}
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 00000000

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.56 . Memory (MB): peak = 1726.629 ; gain = 11.996 ; free physical = 3553 ; free virtual = 13276

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 00000000

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.56 . Memory (MB): peak = 1726.629 ; gain = 11.996 ; free physical = 3553 ; free virtual = 13276

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: ffdcb268

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.56 . Memory (MB): peak = 1726.629 ; gain = 11.996 ; free physical = 3553 ; free virtual = 13276
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 192702778

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.57 . Memory (MB): peak = 1726.629 ; gain = 11.996 ; free physical = 3553 ; free virtual = 13276

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design
Phase 1.2.1 Place Init Design | Checksum: 27a48b5cc

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.70 . Memory (MB): peak = 1726.629 ; gain = 11.996 ; free physical = 3551 ; free virtual = 13276
Phase 1.2 Build Placer Netlist Model | Checksum: 27a48b5cc

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.70 . Memory (MB): peak = 1726.629 ; gain = 11.996 ; free physical = 3551 ; free virtual = 13276

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 27a48b5cc

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.73 . Memory (MB): peak = 1726.629 ; gain = 11.996 ; free physical = 3551 ; free virtual = 13276
Phase 1.3 Constrain Clocks/Macros | Checksum: 27a48b5cc

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.73 . Memory (MB): peak = 1726.629 ; gain = 11.996 ; free physical = 3551 ; free virtual = 13276
Phase 1 Placer Initialization | Checksum: 27a48b5cc

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.73 . Memory (MB): peak = 1726.629 ; gain = 11.996 ; free physical = 3551 ; free virtual = 13276

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1c6ebe07e

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:01 . Memory (MB): peak = 1750.641 ; gain = 36.008 ; free physical = 3543 ; free virtual = 13269

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c6ebe07e

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:01 . Memory (MB): peak = 1750.641 ; gain = 36.008 ; free physical = 3543 ; free virtual = 13269

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16060bc27

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1750.641 ; gain = 36.008 ; free physical = 3543 ; free virtual = 13270

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e20b4d6c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1750.641 ; gain = 36.008 ; free physical = 3543 ; free virtual = 13270

Phase 3.4 Small Shape Detail Placement

Phase 3.4.1 Commit Small Macros and Core Logic

Phase 3.4.1.1 Commit Slice Clusters
Phase 3.4.1.1 Commit Slice Clusters | Checksum: 1c2c5b105

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1750.641 ; gain = 36.008 ; free physical = 3541 ; free virtual = 13269
Phase 3.4.1 Commit Small Macros and Core Logic | Checksum: 1c2c5b105

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1750.641 ; gain = 36.008 ; free physical = 3541 ; free virtual = 13269

Phase 3.4.2 Clock Restriction Legalization for Leaf Columns
Phase 3.4.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1c2c5b105

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1750.641 ; gain = 36.008 ; free physical = 3541 ; free virtual = 13269

Phase 3.4.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.4.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1c2c5b105

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1750.641 ; gain = 36.008 ; free physical = 3541 ; free virtual = 13269
Phase 3.4 Small Shape Detail Placement | Checksum: 1c2c5b105

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1750.641 ; gain = 36.008 ; free physical = 3541 ; free virtual = 13269

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 1c2c5b105

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1750.641 ; gain = 36.008 ; free physical = 3541 ; free virtual = 13269
Phase 3 Detail Placement | Checksum: 1c2c5b105

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1750.641 ; gain = 36.008 ; free physical = 3541 ; free virtual = 13269

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1c2c5b105

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1750.641 ; gain = 36.008 ; free physical = 3541 ; free virtual = 13269

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1c2c5b105

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1750.641 ; gain = 36.008 ; free physical = 3541 ; free virtual = 13269

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 1c2c5b105

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1750.641 ; gain = 36.008 ; free physical = 3541 ; free virtual = 13269

Phase 4.4 Placer Reporting
Phase 4.4 Placer Reporting | Checksum: 1c2c5b105

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1750.641 ; gain = 36.008 ; free physical = 3541 ; free virtual = 13269

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 1eed67d12

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1750.641 ; gain = 36.008 ; free physical = 3541 ; free virtual = 13269
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1eed67d12

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1750.641 ; gain = 36.008 ; free physical = 3541 ; free virtual = 13269
Ending Placer Task | Checksum: 1aa1af5a2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1750.641 ; gain = 36.008 ; free physical = 3541 ; free virtual = 13269
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 1 Warnings, 18 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1750.641 ; gain = 36.012 ; free physical = 3541 ; free virtual = 13269
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1750.641 ; gain = 0.000 ; free physical = 3539 ; free virtual = 13268
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1750.641 ; gain = 0.000 ; free physical = 3538 ; free virtual = 13266
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1750.641 ; gain = 0.000 ; free physical = 3537 ; free virtual = 13265
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1750.641 ; gain = 0.000 ; free physical = 3537 ; free virtual = 13264
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2016.11' and will expire in -282 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: eb76b485 ConstDB: 0 ShapeSum: bea4411d RouteDB: 0

Phase 1 Build RT Design
