{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.87879",
   "Default View_TopLeft":"3508,317",
   "ExpandedHierarchyInLayout":"/adc_path|/clocktreeMTS|/dac_path|/reset_block|/adc_path/mem|/adc_path/soft_reset|/dac_path/mem|/dac_path/soft_reset",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port ddr4_pl -pg 1 -lvl 10 -x 13390 -y 1250 -defaultsOSRD
preplace port lmk_clk1 -pg 1 -lvl 0 -x -40 -y 2030 -defaultsOSRD
preplace port lmk_clk2 -pg 1 -lvl 0 -x -40 -y 2130 -defaultsOSRD
preplace port sys_clk_ddr4 -pg 1 -lvl 0 -x -40 -y 2210 -defaultsOSRD
preplace port sysref_in -pg 1 -lvl 0 -x -40 -y 1530 -defaultsOSRD
preplace port adc0_clk -pg 1 -lvl 0 -x -40 -y 790 -defaultsOSRD
preplace port vin0_01 -pg 1 -lvl 0 -x -40 -y 1560 -defaultsOSRD
preplace port vin0_23 -pg 1 -lvl 0 -x -40 -y 1590 -defaultsOSRD
preplace port adc2_clk -pg 1 -lvl 0 -x -40 -y 820 -defaultsOSRD
preplace port vin2_01 -pg 1 -lvl 0 -x -40 -y 1620 -defaultsOSRD
preplace port vin2_23 -pg 1 -lvl 0 -x -40 -y 1650 -defaultsOSRD
preplace port dac0_clk -pg 1 -lvl 0 -x -40 -y 850 -defaultsOSRD
preplace port vout00 -pg 1 -lvl 10 -x 13390 -y 1490 -defaultsOSRD
preplace port vout02 -pg 1 -lvl 10 -x 13390 -y 1520 -defaultsOSRD
preplace port dac2_clk -pg 1 -lvl 0 -x -40 -y 880 -defaultsOSRD
preplace port vout20 -pg 1 -lvl 10 -x 13390 -y 1550 -defaultsOSRD
preplace port vout22 -pg 1 -lvl 10 -x 13390 -y 1580 -defaultsOSRD
preplace port port-id_ddr4_led -pg 1 -lvl 10 -x 13390 -y 1280 -defaultsOSRD
preplace portBus gpio_test -pg 1 -lvl 10 -x 13390 -y 2430 -defaultsOSRD
preplace portBus lmk_rst -pg 1 -lvl 10 -x 13390 -y 2530 -defaultsOSRD
preplace inst adc_path -pg 1 -lvl 4 -x 6430 -y 170 -defaultsOSRD
preplace inst clocktreeMTS -pg 1 -lvl 7 -x 11590 -y 1720 -defaultsOSRD
preplace inst dac_path -pg 1 -lvl 2 -x 1770 -y 230 -defaultsOSRD
preplace inst reset_block -pg 1 -lvl 1 -x 270 -y 970 -defaultsOSRD
preplace inst ddr4_0 -pg 1 -lvl 9 -x 13200 -y 1300 -defaultsOSRD
preplace inst irq_concat -pg 1 -lvl 4 -x 6430 -y 1270 -defaultsOSRD
preplace inst ps8_axi_periph -pg 1 -lvl 6 -x 11160 -y 1070 -defaultsOSRD
preplace inst smartconnect_0 -pg 1 -lvl 8 -x 12890 -y 1270 -defaultsOSRD
preplace inst usp_rf_data_converter_0 -pg 1 -lvl 3 -x 5830 -y 1500 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 3 -x 5830 -y 1910 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 2 -x 1770 -y 1330 -defaultsOSRD
preplace inst xlconstant_2 -pg 1 -lvl 2 -x 1770 -y 1230 -defaultsOSRD
preplace inst xlslice_0 -pg 1 -lvl 9 -x 13200 -y 2530 -defaultsOSRD
preplace inst xlslice_1 -pg 1 -lvl 9 -x 13200 -y 2430 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 5 -x 10610 -y 1180 -defaultsOSRD
preplace inst adc_path|mem -pg 1 -lvl 4 -x 8530 -y 160 -defaultsOSRD
preplace inst adc_path|soft_reset -pg 1 -lvl 1 -x 6630 -y 680 -defaultsOSRD
preplace inst adc_path|axi_dma_0 -pg 1 -lvl 5 -x 9540 -y 400 -defaultsOSRD
preplace inst adc_path|axis_combiner_0 -pg 1 -lvl 2 -x 7870 -y 470 -defaultsOSRD
preplace inst adc_path|axis_flow_ctrl_0 -pg 1 -lvl 3 -x 8200 -y 150 -defaultsOSRD
preplace inst adc_path|smartconnect_0 -pg 1 -lvl 6 -x 9870 -y 400 -defaultsOSRD
preplace inst adc_path|xlconstant_0 -pg 1 -lvl 4 -x 8530 -y 410 -defaultsOSRD
preplace inst clocktreeMTS|BUFG_DDR4 -pg 1 -lvl 4 -x 12420 -y 1970 -defaultsOSRD
preplace inst clocktreeMTS|BUFG_PL_CLK -pg 1 -lvl 2 -x 11890 -y 2030 -defaultsOSRD
preplace inst clocktreeMTS|IBUFDS_DDR4 -pg 1 -lvl 3 -x 12170 -y 1970 -defaultsOSRD
preplace inst clocktreeMTS|IBUFDS_PL_CLK -pg 1 -lvl 1 -x 11640 -y 2030 -defaultsOSRD
preplace inst clocktreeMTS|IBUFDS_SYSREF -pg 1 -lvl 2 -x 11890 -y 2130 -defaultsOSRD
preplace inst clocktreeMTS|adc_control -pg 1 -lvl 3 -x 12170 -y 1690 -defaultsOSRD
preplace inst clocktreeMTS|clk_wiz_0 -pg 1 -lvl 3 -x 12170 -y 2230 -defaultsOSRD
preplace inst clocktreeMTS|dac_control -pg 1 -lvl 3 -x 12170 -y 1830 -defaultsOSRD
preplace inst clocktreeMTS|sync_0 -pg 1 -lvl 4 -x 12420 -y 1710 -defaultsOSRD
preplace inst clocktreeMTS|sync_1 -pg 1 -lvl 4 -x 12420 -y 1850 -defaultsOSRD
preplace inst clocktreeMTS|sync_2 -pg 1 -lvl 4 -x 12420 -y 2430 -defaultsOSRD
preplace inst clocktreeMTS|sync_3 -pg 1 -lvl 3 -x 12170 -y 2410 -defaultsOSRD
preplace inst clocktreeMTS|xlconstant_0 -pg 1 -lvl 2 -x 11890 -y 2410 -defaultsOSRD
preplace inst dac_path|mem -pg 1 -lvl 2 -x 3260 -y 420 -defaultsOSRD
preplace inst dac_path|soft_reset -pg 1 -lvl 1 -x 1980 -y 220 -defaultsOSRD
preplace inst dac_path|axi_dma_0 -pg 1 -lvl 1 -x 1980 -y 910 -defaultsOSRD
preplace inst dac_path|smartconnect_0 -pg 1 -lvl 2 -x 3260 -y 900 -defaultsOSRD
preplace inst reset_block|binary_latch_counter_0 -pg 1 -lvl 1 -x 300 -y 1450 -defaultsOSRD
preplace inst reset_block|clk_wiz_0 -pg 1 -lvl 3 -x 780 -y 1470 -defaultsOSRD
preplace inst reset_block|rst_adc_245M -pg 1 -lvl 4 -x 1070 -y 1160 -defaultsOSRD
preplace inst reset_block|rst_ddr4_200M -pg 1 -lvl 4 -x 1070 -y 980 -defaultsOSRD
preplace inst reset_block|rst_ps8_100M -pg 1 -lvl 4 -x 1070 -y 1340 -defaultsOSRD
preplace inst reset_block|util_vector_logic_0 -pg 1 -lvl 2 -x 550 -y 1460 -defaultsOSRD
preplace inst reset_block|util_vector_logic_1 -pg 1 -lvl 4 -x 1070 -y 1480 -defaultsOSRD
preplace inst adc_path|mem|axis_clock_converter_0 -pg 1 -lvl 2 -x 8840 -y 210 -defaultsOSRD
preplace inst adc_path|mem|axis_data_fifo_0 -pg 1 -lvl 3 -x 9090 -y 230 -defaultsOSRD
preplace inst adc_path|mem|axis_register_slice_0 -pg 1 -lvl 1 -x 8590 -y 170 -defaultsOSRD
preplace inst adc_path|soft_reset|sync_0 -pg 1 -lvl 3 -x 7140 -y 710 -defaultsOSRD
preplace inst adc_path|soft_reset|sync_1 -pg 1 -lvl 3 -x 7140 -y 890 -defaultsOSRD
preplace inst adc_path|soft_reset|util_vector_logic_0 -pg 1 -lvl 2 -x 6900 -y 670 -defaultsOSRD
preplace inst adc_path|soft_reset|util_vector_logic_3 -pg 1 -lvl 4 -x 7370 -y 900 -defaultsOSRD
preplace inst adc_path|soft_reset|util_vector_logic_4 -pg 1 -lvl 4 -x 7370 -y 780 -defaultsOSRD
preplace inst adc_path|soft_reset|xlconstant_0 -pg 1 -lvl 2 -x 6900 -y 850 -defaultsOSRD
preplace inst adc_path|soft_reset|xlslice_0 -pg 1 -lvl 1 -x 6650 -y 670 -defaultsOSRD
preplace inst dac_path|mem|axis_broadcaster_1 -pg 1 -lvl 7 -x 5090 -y 580 -defaultsOSRD
preplace inst dac_path|mem|axis_data_fifo_0 -pg 1 -lvl 3 -x 3830 -y 420 -defaultsOSRD
preplace inst dac_path|mem|axis_data_fifo_1 -pg 1 -lvl 3 -x 3830 -y 730 -defaultsOSRD
preplace inst dac_path|mem|axis_data_fifo_2 -pg 1 -lvl 5 -x 4470 -y 490 -defaultsOSRD
preplace inst dac_path|mem|axis_register_slice_0 -pg 1 -lvl 6 -x 4750 -y 560 -defaultsOSRD
preplace inst dac_path|mem|control_tready -pg 1 -lvl 7 -x 5090 -y 730 -defaultsOSRD
preplace inst dac_path|mem|control_tvalid -pg 1 -lvl 6 -x 4750 -y 410 -defaultsOSRD
preplace inst dac_path|mem|dac_strm_mux -pg 1 -lvl 4 -x 4150 -y 520 -defaultsOSRD
preplace inst dac_path|mem|xlslice_0 -pg 1 -lvl 3 -x 3830 -y 540 -defaultsOSRD
preplace inst dac_path|mem|axis_clock_converter_0 -pg 1 -lvl 2 -x 3570 -y 710 -defaultsOSRD
preplace inst dac_path|mem|axis_register_slice_1 -pg 1 -lvl 1 -x 3320 -y 670 -defaultsOSRD
preplace inst dac_path|soft_reset|dac_sresetn -pg 1 -lvl 1 -x 2000 -y 210 -defaultsOSRD
preplace inst dac_path|soft_reset|sync_0 -pg 1 -lvl 3 -x 2490 -y 430 -defaultsOSRD
preplace inst dac_path|soft_reset|sync_1 -pg 1 -lvl 3 -x 2490 -y 250 -defaultsOSRD
preplace inst dac_path|soft_reset|util_vector_logic_0 -pg 1 -lvl 4 -x 2720 -y 440 -defaultsOSRD
preplace inst dac_path|soft_reset|util_vector_logic_1 -pg 1 -lvl 4 -x 2720 -y 320 -defaultsOSRD
preplace inst dac_path|soft_reset|util_vector_logic_2 -pg 1 -lvl 2 -x 2250 -y 210 -defaultsOSRD
preplace inst dac_path|soft_reset|xlconstant_0 -pg 1 -lvl 2 -x 2250 -y 390 -defaultsOSRD
preplace netloc adc_control_1 1 3 5 6170 1110 10170J 760 NJ 760 NJ 760 12700
preplace netloc adc_path_s2mm_introut 1 3 2 6180 1180 10140
preplace netloc clk_block_BUFG_O 1 0 9 40 760 1520J 1050 NJ 1050 6070J 1100 10190J 770 NJ 770 11370J 840 12720 1170 13020J
preplace netloc clk_block_clk_out2 1 0 8 10 740 1500 1090 5580 1020 6130 1130 10240J 990 10940J 780 NJ 780 12710
preplace netloc clocktreeMTS_interrupt 1 3 5 6180 2540 NJ 2540 NJ 2540 NJ 2540 12690
preplace netloc clocktreeMTS_locked 1 0 8 50 770 1490J 1060 NJ 1060 6060J 1080 10210J 980 10950J 830 NJ 830 12680
preplace netloc clocktreeMTS_user_sysref 1 2 6 5630 2550 NJ 2550 NJ 2550 NJ 2550 NJ 2550 12680
preplace netloc dac_control_1 1 1 7 1560 1030 5530J 1040 6100J 1050 10160J 810 NJ 810 NJ 810 12690
preplace netloc dac_path_mm2s_introut 1 2 2 5580 1000 6020J
preplace netloc ddr4_0_c0_ddr4_ui_clk 1 0 10 20 750 1530 1020 5540J 1030 6110 1160 10250 820 NJ 820 NJ 820 12750 1160 NJ 1160 13360
preplace netloc ddr4_0_c0_ddr4_ui_clk_sync_rst 1 0 10 50 2560 NJ 2560 NJ 2560 NJ 2560 NJ 2560 NJ 2560 NJ 2560 12740J 2370 NJ 2370 13360
preplace netloc ddr4_0_c0_init_calib_complete 1 9 1 13370J 1270n
preplace netloc reset_block_Res 1 1 8 NJ 1480 5530J 1970 6170J 1490 NJ 1490 NJ 1490 NJ 1490 NJ 1490 13030
preplace netloc reset_block_peripheral_aresetn1 1 1 3 1440 1170 5560 790 N
preplace netloc rst_ddr4_200M_peripheral_aresetn 1 1 8 1510 1110 NJ 1110 6090 1360 NJ 1360 NJ 1360 NJ 1360 12740 1370 13020J
preplace netloc rst_ps8_100M_interconnect_aresetn 1 1 5 NJ 1500 5520J 1980 NJ 1980 10260J 970 N
preplace netloc rst_ps8_100M_peripheral_aresetn 1 1 6 1460 1160 5590 1130 6120 1150 10270J 1020 11020 850 11350J
preplace netloc usp_rf_data_converter_0_irq 1 3 1 6140 1240n
preplace netloc xlconcat_0_dout 1 4 1 10280 1240n
preplace netloc xlconstant_0_dout 1 3 1 6000 1360n
preplace netloc xlconstant_1_dout 1 2 1 5600 1250n
preplace netloc xlconstant_2_dout 1 2 1 5620 1230n
preplace netloc xlslice_0_Dout 1 9 1 NJ 2530
preplace netloc xlslice_1_Dout 1 9 1 NJ 2430
preplace netloc zynq_ultra_ps_e_0_emio_gpio_o 1 1 8 1550 1040 5520J 1010 6150 1040 NJ 1040 11000 860 11330 2530 NJ 2530 13030
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 0 7 60 790 1470 1100 5570 1100 6040 1170 10280 1010 10980 840 11360
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 0 6 30 780 1480J 1080 NJ 1080 6050J 1120 10180J 1050 10940
preplace netloc ADC1_AXIS_1 1 3 1 6030 330n
preplace netloc S00_AXI_1 1 5 1 11010 930n
preplace netloc adc0_clk_1 1 0 3 -20J 800 1450J 1130 5550J
preplace netloc adc2_clk_1 1 0 3 -20J 810 1420J 1140 5530J
preplace netloc axi_interconnect_0_M00_AXI 1 2 3 5620 990 6080J 1140 NJ
preplace netloc axi_interconnect_0_M01_AXI 1 2 6 5630 980 6140J 1030 NJ 1030 10970J 1280 NJ 1280 12740J
preplace netloc axi_interconnect_1_M00_AXI 1 4 1 10230 390n
preplace netloc axi_interconnect_1_M01_AXI 1 4 4 NJ 370 NJ 370 NJ 370 12760
preplace netloc dac0_clk_1 1 0 3 -10J 820 1430J 1120 5540J
preplace netloc dac2_clk_1 1 0 3 0J 830 1410J 1150 5520J
preplace netloc dac_path_DAC0_AXIS 1 2 1 5610 590n
preplace netloc ddr4_0_C0_DDR4 1 9 1 NJ 1250
preplace netloc lmk_clk1_1 1 0 7 NJ 2030 NJ 2030 NJ 2030 NJ 2030 NJ 2030 NJ 2030 NJ
preplace netloc lmk_clk2_1 1 0 7 NJ 2130 NJ 2130 NJ 2130 NJ 2130 NJ 2130 NJ 2130 NJ
preplace netloc ps8_axi_periph_M00_AXI 1 1 6 1540 1070 NJ 1070 NJ 1070 10220J 1000 10990J 870 11300
preplace netloc ps8_axi_periph_M01_AXI 1 3 4 6160 1060 NJ 1060 10950J 1290 11300
preplace netloc ps8_axi_periph_M02_AXI 1 2 5 5630 1090 NJ 1090 10200J 790 NJ 790 11320
preplace netloc ps8_axi_periph_M03_AXI 1 3 4 6180 1020 10150J 800 NJ 800 11310
preplace netloc ps8_axi_periph_M04_AXI 1 6 1 11340 1110n
preplace netloc smartconnect_0_M00_AXI 1 8 1 N 1270
preplace netloc sys_clk_ddr4_1 1 0 7 NJ 2210 NJ 2210 NJ 2210 NJ 2210 NJ 2210 NJ 2210 NJ
preplace netloc sysref_in_0_1 1 0 3 20J 1570 NJ 1570 NJ
preplace netloc usp_rf_data_converter_0_m20_axis 1 3 1 6010 310n
preplace netloc usp_rf_data_converter_0_vout00 1 3 7 NJ 1500 NJ 1500 NJ 1500 NJ 1500 NJ 1500 13040J 1490 NJ
preplace netloc usp_rf_data_converter_0_vout02 1 3 7 NJ 1520 NJ 1520 NJ 1520 NJ 1520 NJ 1520 NJ 1520 NJ
preplace netloc usp_rf_data_converter_0_vout20 1 3 7 NJ 1540 NJ 1540 NJ 1540 NJ 1540 NJ 1540 NJ 1540 13370J
preplace netloc usp_rf_data_converter_0_vout22 1 3 7 NJ 1560 NJ 1560 NJ 1560 NJ 1560 NJ 1560 NJ 1560 13370J
preplace netloc vin0_01_1 1 0 3 -10J 1580 1490J 1490 NJ
preplace netloc vin0_23_1 1 0 3 NJ 1590 1520J 1510 NJ
preplace netloc vin2_01_1 1 0 3 NJ 1620 1550J 1530 NJ
preplace netloc vin2_23_1 1 0 3 NJ 1650 1560J 1550 NJ
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_FPD 1 5 3 10960J 1270 NJ 1270 12730
preplace netloc adc_path|Din_1 1 0 1 N 670
preplace netloc adc_path|aclk_1 1 0 4 6400 480 7690 310 8040 270 8320J
preplace netloc adc_path|adc_control_1 1 0 3 6350J 300 NJ 300 8060
preplace netloc adc_path|aresetn1_1 1 0 1 N 790
preplace netloc adc_path|ddr4_0_c0_ddr4_ui_clk 1 0 6 6360 340 NJ 340 NJ 340 8340 470 9320 290 9730J
preplace netloc adc_path|dma_adc_0_s2mm_introut 1 5 2 9730J 480 NJ
preplace netloc adc_path|rst_ddr4_200M_peripheral_aresetn 1 0 6 6370 360 NJ 360 NJ 360 8330J 510 NJ 510 9740
preplace netloc adc_path|rst_ps8_100M_peripheral_aresetn 1 0 5 6380J 370 NJ 370 8080 480 NJ 480 9350J
preplace netloc adc_path|soft_reset_Res 1 1 3 7700J 330 NJ 330 8320
preplace netloc adc_path|util_vector_logic_1_Res 1 1 3 7680 320 8070 280 8330J
preplace netloc adc_path|xlconstant_0_dout 1 4 1 9330J 390n
preplace netloc adc_path|zynq_ultra_ps_e_0_pl_clk0 1 0 5 6390J 380 NJ 380 8050 490 NJ 490 9340J
preplace netloc adc_path|Conn1 1 0 2 NJ 310 7670
preplace netloc adc_path|Conn2 1 0 2 NJ 330 7660
preplace netloc adc_path|Conn3 1 0 3 6340J 290 NJ 290 8020
preplace netloc adc_path|axi_dma_0_M_AXI_S2MM 1 5 1 N 380
preplace netloc adc_path|axis_combiner_0_M_AXIS 1 2 1 8030 110n
preplace netloc adc_path|axis_data_fifo_1_M_AXIS 1 4 1 9330 230n
preplace netloc adc_path|axis_flow_ctrl_0_m_axis 1 3 1 N 150
preplace netloc adc_path|ps8_axi_periph_M01_AXI 1 0 5 NJ 350 NJ 350 NJ 350 NJ 350 N
preplace netloc adc_path|smartconnect_0_M00_AXI 1 6 1 N 390
preplace netloc adc_path|smartconnect_0_M01_AXI 1 6 1 10000 370n
preplace netloc clocktreeMTS|BUFG_DDR4_BUFG_O 1 4 1 NJ 1970
preplace netloc clocktreeMTS|BUFG_PL_CLK_BUFG_O 1 2 1 12020 2030n
preplace netloc clocktreeMTS|Din_1 1 0 3 11510J 1960 NJ 1960 12010
preplace netloc clocktreeMTS|IBUFDS_DDR4_IBUF_OUT 1 3 1 NJ 1970
preplace netloc clocktreeMTS|IBUFDS_PL_CLK_IBUF_OUT 1 1 1 NJ 2030
preplace netloc clocktreeMTS|IBUFDS_SYSREF_IBUF_OUT 1 2 1 12010 2130n
preplace netloc clocktreeMTS|adc_control_Dout 1 3 1 NJ 1690
preplace netloc clocktreeMTS|clk_wiz_0_clk_out1 1 3 1 12310 1730n
preplace netloc clocktreeMTS|clk_wiz_0_clk_out2 1 3 2 12290 2310 NJ
preplace netloc clocktreeMTS|clk_wiz_0_interrupt 1 3 2 N 2210 NJ
preplace netloc clocktreeMTS|clk_wiz_0_locked 1 3 2 N 2290 NJ
preplace netloc clocktreeMTS|dac_control_Dout 1 3 1 NJ 1830
preplace netloc clocktreeMTS|s_axi_aclk_1 1 0 3 NJ 2250 NJ 2250 12030
preplace netloc clocktreeMTS|s_axi_aresetn_1 1 0 3 11520J 2230 NJ 2230 N
preplace netloc clocktreeMTS|sync_0_dest_out 1 4 1 N 1710
preplace netloc clocktreeMTS|sync_1_dest_out 1 4 1 N 1850
preplace netloc clocktreeMTS|sync_2_dest_out 1 4 1 N 2430
preplace netloc clocktreeMTS|sync_3_dest_out 1 3 1 N 2410
preplace netloc clocktreeMTS|xlconstant_0_dout 1 2 2 12030 2490 12300
preplace netloc clocktreeMTS|Conn1 1 0 3 NJ 2190 NJ 2190 N
preplace netloc clocktreeMTS|lmk_clk1_1 1 0 2 NJ 2130 NJ
preplace netloc clocktreeMTS|lmk_clk2_1 1 0 1 NJ 2030
preplace netloc clocktreeMTS|sys_clk_ddr4_1 1 0 3 11520 1970 NJ 1970 NJ
preplace netloc dac_path|Din_1 1 0 2 1700 540 NJ
preplace netloc dac_path|Op2_1 1 0 2 NJ 580 NJ
preplace netloc dac_path|dac_resetn_1 1 0 1 1710 330n
preplace netloc dac_path|ddr4_0_c0_ddr4_ui_clk 1 0 2 1740 620 3040
preplace netloc dac_path|dma_dac_0_mm2s_introut 1 1 2 3030 980 NJ
preplace netloc dac_path|m_axis_aclk_1 1 0 2 1730 560 NJ
preplace netloc dac_path|rst_ddr4_200M_peripheral_aresetn 1 0 2 1750 820 3010J
preplace netloc dac_path|rst_ps8_100M_peripheral_aresetn 1 0 1 N 940
preplace netloc dac_path|util_vector_logic_0_Res 1 1 1 3040 320n
preplace netloc dac_path|util_vector_logic_1_Res 1 1 1 3030 440n
preplace netloc dac_path|zynq_ultra_ps_e_0_pl_clk0 1 0 1 N 900
preplace netloc dac_path|Conn1 1 2 1 N 590
preplace netloc dac_path|axi_dma_0_M_AXI_MM2S 1 1 1 N 880
preplace netloc dac_path|dma_dac_0_M_AXIS_MM2S 1 1 1 3020 520n
preplace netloc dac_path|ps8_axi_periph_M00_AXI 1 0 1 1720 520n
preplace netloc dac_path|smartconnect_0_M00_AXI 1 2 1 N 890
preplace netloc dac_path|smartconnect_0_M01_AXI 1 2 1 5380 870n
preplace netloc reset_block|ADC_clk_wiz_0_clk_out1 1 0 4 200J 1120 NJ 1120 NJ 1120 N
preplace netloc reset_block|binary_latch_counter_0_latched 1 1 1 N 1460
preplace netloc reset_block|clk_in1_1 1 0 3 NJ 900 NJ 900 690
preplace netloc reset_block|clk_wiz_0_locked 1 3 1 N 1480
preplace netloc reset_block|dcm_locked_1 1 0 4 NJ 920 NJ 920 NJ 920 870
preplace netloc reset_block|ddr4_0_c0_ddr4_ui_clk 1 0 4 NJ 940 NJ 940 NJ 940 N
preplace netloc reset_block|ddr4_0_c0_ddr4_ui_clk_sync_rst 1 0 4 NJ 960 NJ 960 NJ 960 N
preplace netloc reset_block|rst_adc_0_245M_peripheral_aresetn 1 4 1 1260 1200n
preplace netloc reset_block|rst_ddr4_200M_peripheral_aresetn 1 4 1 N 1020
preplace netloc reset_block|rst_ps8_100M_interconnect_aresetn 1 4 1 1250 1360n
preplace netloc reset_block|rst_ps8_100M_peripheral_aresetn 1 0 5 200 1540 NJ 1540 NJ 1540 NJ 1540 1240
preplace netloc reset_block|util_vector_logic_0_Res 1 2 1 NJ 1460
preplace netloc reset_block|util_vector_logic_1_Res 1 4 1 NJ 1480
preplace netloc reset_block|zynq_ultra_ps_e_0_pl_clk0 1 0 4 190 1300 NJ 1300 NJ 1300 N
preplace netloc reset_block|zynq_ultra_ps_e_0_pl_resetn0 1 0 4 NJ 1310 NJ 1310 NJ 1310 880
preplace netloc adc_path|mem|aclk_1 1 0 2 8490 250 8700J
preplace netloc adc_path|mem|ddr4_0_c0_ddr4_ui_clk 1 0 3 NJ 270 8720 320 8970J
preplace netloc adc_path|mem|ddr4_resetn_1 1 0 3 NJ 290 8710 310 8960J
preplace netloc adc_path|mem|util_vector_logic_1_Res 1 0 2 8480 260 8690J
preplace netloc adc_path|mem|axis_clock_converter_0_M_AXIS 1 2 1 N 210
preplace netloc adc_path|mem|axis_data_fifo_0_M_AXIS 1 3 1 N 230
preplace netloc adc_path|mem|axis_flow_ctrl_0_m_axis 1 0 1 N 150
preplace netloc adc_path|mem|axis_register_slice_0_M_AXIS 1 1 1 N 170
preplace netloc adc_path|soft_reset|Din_1 1 0 1 NJ 670
preplace netloc adc_path|soft_reset|aclk_1 1 0 3 NJ 730 NJ 730 NJ
preplace netloc adc_path|soft_reset|ddr4_clk_1 1 0 3 NJ 910 NJ 910 NJ
preplace netloc adc_path|soft_reset|ddr4_resetn_1_1 1 0 4 NJ 970 NJ 970 NJ 970 7230
preplace netloc adc_path|soft_reset|rst_ps8_100M_peripheral_aresetn 1 0 4 NJ 790 NJ 790 NJ 790 NJ
preplace netloc adc_path|soft_reset|sync_0_dest_out 1 3 1 7230 710n
preplace netloc adc_path|soft_reset|sync_1_dest_out 1 3 1 N 890
preplace netloc adc_path|soft_reset|util_vector_logic_0_Res 1 2 1 7040 670n
preplace netloc adc_path|soft_reset|util_vector_logic_3_Res 1 4 1 N 900
preplace netloc adc_path|soft_reset|util_vector_logic_4_Res 1 4 1 N 780
preplace netloc adc_path|soft_reset|xlconstant_0_dout 1 2 1 7050 710n
preplace netloc adc_path|soft_reset|xlslice_0_Dout 1 1 1 NJ 670
preplace netloc dac_path|mem|Din_1 1 0 3 NJ 540 NJ 540 NJ
preplace netloc dac_path|mem|Op2_1 1 0 7 3190J 570 NJ 570 3690J 620 3950J 690 4350J 590 4600 740 NJ
preplace netloc dac_path|mem|axis_broadcaster_1_s_axis_tready 1 6 1 4920 560n
preplace netloc dac_path|mem|axis_register_slice_0_m_axis_tvalid 1 5 2 4610 480 4890
preplace netloc dac_path|mem|m_axis_aclk_1 1 0 7 NJ 560 3440 560 3710 630 3970 630 4340 570 4610 640 4900J
preplace netloc dac_path|mem|util_vector_logic_0_Res 1 0 7 3210J 580 3450 580 3700 650 NJ 650 4330 580 4590 650 4910J
preplace netloc dac_path|mem|util_vector_logic_0_Res1 1 6 2 4890J 800 5260
preplace netloc dac_path|mem|util_vector_logic_1_Res 1 0 2 3210 750 3430
preplace netloc dac_path|mem|util_vector_logic_1_Res1 1 6 1 4900 410n
preplace netloc dac_path|mem|xlslice_0_Dout 1 3 1 3970 530n
preplace netloc dac_path|mem|ddr4_clk_1 1 0 2 3220 590 3420J
preplace netloc dac_path|mem|axis_broadcaster_1_M00_AXIS 1 2 6 3710 340 NJ 340 NJ 340 NJ 340 NJ 340 5260
preplace netloc dac_path|mem|axis_broadcaster_1_M01_AXIS 1 7 1 N 590
preplace netloc dac_path|mem|axis_data_fifo_0_M_AXIS 1 3 1 3970 420n
preplace netloc dac_path|mem|axis_data_fifo_1_M_AXIS 1 3 1 3960 490n
preplace netloc dac_path|mem|axis_data_fifo_2_M_AXIS 1 5 1 4610 490n
preplace netloc dac_path|mem|axis_register_slice_0_M_AXIS 1 6 1 N 540
preplace netloc dac_path|mem|dac_strm_mux_m0_axi_stream 1 4 1 N 470
preplace netloc dac_path|mem|axis_clock_converter_0_M_AXIS 1 2 1 N 710
preplace netloc dac_path|mem|S_AXIS_1 1 0 1 3200 520n
preplace netloc dac_path|mem|axis_register_slice_1_M_AXIS 1 1 1 N 670
preplace netloc dac_path|soft_reset|Din_1 1 0 1 NJ 210
preplace netloc dac_path|soft_reset|dac_resetn_1 1 0 4 NJ 330 NJ 330 NJ 330 NJ
preplace netloc dac_path|soft_reset|dac_sresetn_Dout 1 1 1 NJ 210
preplace netloc dac_path|soft_reset|ddr4_0_c0_ddr4_ui_clk 1 0 3 NJ 450 NJ 450 NJ
preplace netloc dac_path|soft_reset|ddr4_resetn_1_1 1 0 4 NJ 510 NJ 510 NJ 510 2580
preplace netloc dac_path|soft_reset|m_axis_aclk_1 1 0 3 NJ 270 NJ 270 NJ
preplace netloc dac_path|soft_reset|sync_0_dest_out 1 3 1 2580 250n
preplace netloc dac_path|soft_reset|sync_2_dest_out 1 3 1 N 430
preplace netloc dac_path|soft_reset|util_vector_logic_0_Res 1 4 1 N 440
preplace netloc dac_path|soft_reset|util_vector_logic_1_Res 1 4 1 N 320
preplace netloc dac_path|soft_reset|util_vector_logic_2_Res 1 2 1 2390 210n
preplace netloc dac_path|soft_reset|xlconstant_0_dout 1 2 1 2400 250n
levelinfo -pg 1 -40 270 1770 5830 6430 10610 11160 11590 12890 13200 13390
levelinfo -hier adc_path * 6630 7870 8200 8530 9540 9870 *
levelinfo -hier clocktreeMTS * 11640 11890 12170 12420 *
levelinfo -hier dac_path * 1980 3260 *
levelinfo -hier reset_block * 300 550 780 1070 *
levelinfo -hier adc_path|mem * 8590 8840 9090 *
levelinfo -hier adc_path|soft_reset * 6650 6900 7140 7370 *
levelinfo -hier dac_path|mem * 3320 3570 3830 4150 4470 4750 5090 *
levelinfo -hier dac_path|soft_reset * 2000 2250 2490 2720 *
pagesize -pg 1 -db -bbox -sgen -170 0 13530 2590
pagesize -hier adc_path -db -bbox -sgen 6310 30 10030 1000
pagesize -hier clocktreeMTS -db -bbox -sgen 11480 1630 12560 2510
pagesize -hier dac_path -db -bbox -sgen 1670 120 5410 1000
pagesize -hier reset_block -db -bbox -sgen 160 880 1290 1550
pagesize -hier adc_path|mem -db -bbox -sgen 8450 90 9240 330
pagesize -hier adc_path|soft_reset -db -bbox -sgen 6520 610 7540 980
pagesize -hier dac_path|mem -db -bbox -sgen 3160 330 5290 810
pagesize -hier dac_path|soft_reset -db -bbox -sgen 1870 150 2890 520
"
}
{
   "da_rf_converter_usp_cnt":"2"
}
