INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/karti/Documents/ECE_385/Lab4/Lab4.srcs/sources_1/new/addsub9.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub9
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/karti/Documents/ECE_385/Lab4/Lab4.srcs/sources_1/imports/design_source/four_bit_ripple.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_ripple
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/karti/Documents/ECE_385/Lab4/Lab4.srcs/sources_1/imports/design_source/full_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/karti/Documents/ECE_385/Lab4/Lab4.srcs/sources_1/imports/design_source/hex_driver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex_driver
INFO: [VRFC 10-311] analyzing module nibble_to_hex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/karti/Documents/ECE_385/Lab4/Lab4.srcs/sources_1/imports/design_source/negedge_detector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module negedge_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/karti/Documents/ECE_385/Lab4/Lab4.srcs/sources_1/imports/design_source/ripple_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/karti/Documents/ECE_385/Lab4/Lab4.srcs/sources_1/imports/design_source/sync_debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/karti/Documents/ECE_385/Lab4/Lab4.srcs/sources_1/new/multiplier_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_top
