#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Nov 21 17:41:14 2019
# Process ID: 52052
# Current directory: D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent51932 D:\vivado\PRO\udp_test_v4.7_Verilog\udp_test\udp_test.xpr
# Log file: D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/vivado.log
# Journal file: D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.srcs/sources_1/bd/system/system.bd}
set_property location {2 629 365} [get_bd_cells ps7_0_axi_periph]
set_property location {3 927 259} [get_bd_cells axi_uartlite_0]
set_property location {1 236 245} [get_bd_cells processing_system7_0]
set_property location {1 234 401} [get_bd_cells rst_ps7_0_100M]
set_property location {2 634 220} [get_bd_cells ps7_0_axi_periph]
set_property location {2 636 493} [get_bd_cells ps7_0_axi_periph]
set_property location {2 629 300} [get_bd_cells ps7_0_axi_periph]
set_property location {2 628 301} [get_bd_cells ps7_0_axi_periph]
set_property location {2 630 315} [get_bd_cells ps7_0_axi_periph]
set_property location {2 631 333} [get_bd_cells ps7_0_axi_periph]
set_property location {1099 171} [get_bd_intf_ports FIXED_IO]
set_property location {1095 145} [get_bd_intf_ports DDR]
set_property location {2 633 334} [get_bd_cells ps7_0_axi_periph]
set_property location {1080 188} [get_bd_intf_ports FIXED_IO]
set_property location {1088 175} [get_bd_intf_ports FIXED_IO]
set_property location {3 922 243} [get_bd_cells axi_uartlite_0]
set_property location {1081 103} [get_bd_intf_ports FIXED_IO]
set_property location {1095 158} [get_bd_intf_ports FIXED_IO]
create_peripheral xilinx.com user Leastsquares 1.0 -dir D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:Leastsquares:1.0]
set_property VALUE 8 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core xilinx.com:user:Leastsquares:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:Leastsquares:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:Leastsquares:1.0]
set_property  ip_repo_paths  D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/../ip_repo/Leastsquares_1.0 [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_Leastsquares_v1_0 -directory D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/../ip_repo d:/vivado/PRO/udp_test_v4.7_Verilog/ip_repo/Leastsquares_1.0/component.xml
update_compile_order -fileset sources_1
close [ open D:/vivado/PRO/udp_test_v4.7_Verilog/ip_repo/Leastsquares_1.0/hdl/leastsquares.v w ]
add_files D:/vivado/PRO/udp_test_v4.7_Verilog/ip_repo/Leastsquares_1.0/hdl/leastsquares.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
launch_runs synth_1 -jobs 4
wait_on_run synth_1
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/vivado/PRO/udp_test_v4.7_Verilog/ip_repo/Leastsquares_1.0
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Leastsquares:1.0 Leastsquares_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/Leastsquares_0/S00_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins Leastsquares_0/S00_AXI]
set_property location {3 748 31} [get_bd_cells Leastsquares_0]
set_property location {3 1086 530} [get_bd_cells Leastsquares_0]
set_property location {1 432 518} [get_bd_cells rst_ps7_0_100M]
set_property location {1 424 308} [get_bd_cells processing_system7_0]
regenerate_bd_layout -routing
validate_bd_design
save_bd_design
reset_run synth_1
reset_run system_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.runs/impl_1/system_wrapper.sysdef D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper.hdf

launch_sdk -workspace D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk -hwspec D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper.hdf
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.runs/impl_1/system_wrapper.sysdef D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper.hdf

launch_sdk -workspace D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk -hwspec D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper.hdf
open_run synth_1 -name synth_1
report_utilization -name utilization_1
open_bd_design {D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.srcs/sources_1/bd/system/system.bd}
