# (C) Copyright 2024 Axelera AI B.V.
# All Rights Reserved
# *** Axelera AI Confidential ***

package:
  name: dpu
  description: "DPU IP"
  authors:
    - "Milos Stanisavljevic <milos.stanisavljevic@axelera.ai>"
    - "Stefan Mach <stefan.mach@axelera.ai>"
    # Europa porting: Tiago Campos <tiago.campos@axelera.ai>

dependencies:
  dpu_pkg:                 { path: "" }
  aic_common:              { path: "" }
  cmdblock:                { path: "" }
  cc_lib:                  { path: "" }
  axe_tcl:                 { path: "" }
  lowrisc_prim_subreg:     { path: "" }
  axi4_common:             { path: "" }
  designware:              { path: "" }
  aic_fabric_addr_decoder: { path: "" }
  #fpga_support:           { path: "" }

# Source files are grouped in levels. Files in level 0 have no dependencies on files in this package.
# Files in level 1 only depend on files in level 0, fils in level 2 on files in 0 and 1, etc.
# Files within a level are ordered alphanumerically.
sources:
  - target: rtl
    files:
      # Level 0
      - dpu_dp_f2f_cast.sv
      - dpu_dp_fp_lt.sv
      # Level 0/1
      - dpu_dp_fp_maxmin.sv
      # Level 1
      - dpu_dp_const.sv
      - dpu_dp_aregs.sv
      - dpu_dp_bstore.sv       # <-- SRAM macros
      - dpu_dp_cstore.sv       # <-- SRAM macros
      - dpu_dp_dregs.sv
      - dpu_dp_lut.sv
      - dpu_dp_madd.sv         # <-- DesignWare componenets
      - dpu_dp_sfu.sv          # <-- DesignWare componenets
      - dpu_dp_maxminred.sv
      - dpu_dp_sumred.sv       # <-- DesignWare componenets
      - dpu_dp_in_stream.sv    # <-- DesignWare componenets
      - dpu_dp_out_stream.sv   # <-- DesignWare componenets
      # Level 2
      - build_reg/dpu_csr_reg_top.sv
      - dpu_dp.sv
      # Level 3
      - dpu.sv
