$date
	Thu Aug 29 10:16:11 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module pc_tb $end
$var wire 32 ! pc_out [31:0] $end
$var reg 1 " clk $end
$var reg 1 # en $end
$var reg 32 $ next_pc [31:0] $end
$var reg 1 % rst $end
$scope module pc_uut $end
$var wire 1 " clk $end
$var wire 1 # en $end
$var wire 32 & next_pc [31:0] $end
$var wire 1 % rst $end
$var reg 32 ' pc_out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
b0 &
1%
b0 $
0#
0"
b0 !
$end
#5
1"
#10
0"
b100 $
b100 &
1#
0%
#15
b100 !
b100 '
1"
#20
0"
b1000 $
b1000 &
#25
b1000 !
b1000 '
1"
#30
0"
b1100 $
b1100 &
#35
b1100 !
b1100 '
1"
#40
0"
0#
#45
1"
#50
b0 !
b0 '
0"
1%
#55
1"
#60
0"
0%
