`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 21.15-s080_1
// Generated on: Jun  4 2025 00:39:57 CST (Jun  3 2025 16:39:57 UTC)

module dut_Add_10S_5_4(in1, out1);
  input [8:0] in1;
  output [9:0] out1;
  wire [8:0] in1;
  wire [9:0] out1;
  wire inc_add_15_33_1_n_0, inc_add_15_33_1_n_1, inc_add_15_33_1_n_2,
       inc_add_15_33_1_n_4, inc_add_15_33_1_n_5, inc_add_15_33_1_n_7,
       inc_add_15_33_1_n_8, inc_add_15_33_1_n_10;
  wire inc_add_15_33_1_n_11;
  INVX1 g3(.A (in1[0]), .Y (out1[0]));
  XNOR2X1 inc_add_15_33_1_g85(.A (in1[8]), .B (inc_add_15_33_1_n_11),
       .Y (out1[9]));
  XNOR2X1 inc_add_15_33_1_g86(.A (in1[7]), .B (inc_add_15_33_1_n_10),
       .Y (out1[7]));
  XNOR2X1 inc_add_15_33_1_g87(.A (in1[5]), .B (inc_add_15_33_1_n_8), .Y
       (out1[5]));
  XNOR2X1 inc_add_15_33_1_g88(.A (in1[3]), .B (inc_add_15_33_1_n_5), .Y
       (out1[3]));
  XNOR2X1 inc_add_15_33_1_g89(.A (in1[8]), .B (inc_add_15_33_1_n_0), .Y
       (out1[8]));
  XOR2XL inc_add_15_33_1_g90(.A (in1[6]), .B (inc_add_15_33_1_n_7), .Y
       (out1[6]));
  NAND2BX1 inc_add_15_33_1_g91(.AN (inc_add_15_33_1_n_0), .B (in1[8]),
       .Y (inc_add_15_33_1_n_11));
  NAND2X1 inc_add_15_33_1_g92(.A (in1[6]), .B (inc_add_15_33_1_n_7), .Y
       (inc_add_15_33_1_n_10));
  XNOR2X1 inc_add_15_33_1_g93(.A (in1[4]), .B (inc_add_15_33_1_n_4), .Y
       (out1[4]));
  NAND2BX1 inc_add_15_33_1_g94(.AN (inc_add_15_33_1_n_4), .B (in1[4]),
       .Y (inc_add_15_33_1_n_8));
  NOR2X1 inc_add_15_33_1_g95(.A (inc_add_15_33_1_n_2), .B
       (inc_add_15_33_1_n_4), .Y (inc_add_15_33_1_n_7));
  XNOR2X1 inc_add_15_33_1_g97(.A (in1[2]), .B (inc_add_15_33_1_n_1), .Y
       (out1[2]));
  NAND2BX1 inc_add_15_33_1_g98(.AN (inc_add_15_33_1_n_1), .B (in1[2]),
       .Y (inc_add_15_33_1_n_5));
  NAND3BXL inc_add_15_33_1_g100(.AN (inc_add_15_33_1_n_1), .B (in1[3]),
       .C (in1[2]), .Y (inc_add_15_33_1_n_4));
  XOR2XL inc_add_15_33_1_g101(.A (in1[1]), .B (in1[0]), .Y (out1[1]));
  NAND2X1 inc_add_15_33_1_g102(.A (in1[5]), .B (in1[4]), .Y
       (inc_add_15_33_1_n_2));
  NAND2X1 inc_add_15_33_1_g103(.A (in1[1]), .B (in1[0]), .Y
       (inc_add_15_33_1_n_1));
  NAND4BBXL inc_add_15_33_1_g2(.AN (inc_add_15_33_1_n_2), .BN
       (inc_add_15_33_1_n_4), .C (in1[7]), .D (in1[6]), .Y
       (inc_add_15_33_1_n_0));
endmodule


