create_clock -period 10.000 -name sys_clk [get_ports pcie_clk_p]
set_property PACKAGE_PIN AR15 [get_ports pcie_clk_p]
set_property IOSTANDARD LVCMOS18 [get_ports negative_process_indicator]
set_property IOSTANDARD LVCMOS18 [get_ports phy_rdy_out]
set_property IOSTANDARD LVCMOS18 [get_ports positive_process_indicator]
set_property IOSTANDARD LVCMOS18 [get_ports user_lnk_up]
set_property PACKAGE_PIN BH24 [get_ports phy_rdy_out]
set_property PACKAGE_PIN BG24 [get_ports user_lnk_up]
set_property PACKAGE_PIN BG25 [get_ports negative_process_indicator]
set_property PACKAGE_PIN BF25 [get_ports positive_process_indicator]





set_property MARK_DEBUG true [get_nets pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tvalid]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[77]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[5]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[21]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[29]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[37]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[45]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[53]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[61]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[69]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[85]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[93]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[109]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[101]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[125]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[117]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[13]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[21]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[37]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[29]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[53]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[45]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[61]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[5]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[13]}]
set_property MARK_DEBUG true [get_nets pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tlast]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[94]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[78]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[46]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[6]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[30]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[22]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[38]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[62]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[54]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[70]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[86]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[110]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[102]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[126]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[118]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[14]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[22]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[38]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[30]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[54]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[46]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[6]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[14]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[55]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[15]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[9]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[31]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[23]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[47]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[39]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[63]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[79]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[71]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[95]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[87]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[111]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[103]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[127]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[119]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[15]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[23]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[39]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[31]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[55]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[47]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[9]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[0]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[56]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[7]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[16]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[32]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[24]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[48]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[40]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[64]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[80]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[72]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[96]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[88]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[112]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[104]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tkeep[0]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[120]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[7]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[0]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[24]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[16]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[40]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[32]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[56]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[48]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[1]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[57]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[49]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[17]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[8]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[33]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[25]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[41]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[65]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[81]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[73]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[97]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[89]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[113]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[105]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tkeep[1]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[121]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[1]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[25]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[17]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[41]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[33]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[57]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[49]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[8]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[2]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[58]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[34]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[18]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[10]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[26]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[50]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[42]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[66]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[82]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[74]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[98]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[90]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[114]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[106]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tkeep[2]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[122]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[2]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[26]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[18]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[42]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[34]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[58]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[50]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[10]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[3]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[75]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[59]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[27]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[35]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[19]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[11]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[51]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[43]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[67]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[83]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[99]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[91]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[115]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[107]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tkeep[3]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[123]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[3]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[27]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[19]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[43]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[35]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[59]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[51]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[11]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[4]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[60]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[28]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[20]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[12]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[36]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[52]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[44]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[68]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[84]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[76]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[100]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[92]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[116]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[108]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[124]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[12]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[4]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[28]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[20]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[44]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[36]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[52]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[60]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[78]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[54]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[30]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[14]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[22]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[38]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[46]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[70]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[62]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[86]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[102]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[94]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[118]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[110]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[2]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[126]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[18]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[10]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[34]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[26]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[50]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[42]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[58]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[74]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[66]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[6]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[63]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[23]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[15]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[39]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[31]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[47]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[55]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[71]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[79]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[87]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[95]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[103]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[119]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[111]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[3]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[127]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[19]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[11]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[35]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[27]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[51]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[43]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[59]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[67]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[9]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[72]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[0]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[24]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[16]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[40]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[32]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[56]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[48]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[64]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[88]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[80]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[96]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[104]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[120]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[112]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[4]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tkeep[0]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[20]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[12]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[36]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[28]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[52]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[44]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[60]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[68]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[7]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[73]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[1]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[25]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[17]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[41]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[33]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[57]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[49]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[65]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[89]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[81]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[97]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[105]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[121]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[113]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[5]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tkeep[1]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[21]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[13]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[37]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[29]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[53]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[45]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[61]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[69]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[8]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[74]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[2]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[26]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[18]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[42]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[34]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[58]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[50]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[66]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[90]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[82]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[106]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[98]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[122]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[114]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[6]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tkeep[2]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[22]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[14]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[38]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[30]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[54]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[46]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[62]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[70]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[10]}]
set_property MARK_DEBUG true [get_nets pcie4c_uscale_plus_0_i/m_axis_rc_tvalid]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[51]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[43]}]
set_property MARK_DEBUG true [get_nets pcie4c_uscale_plus_0_i/m_axis_rc_tready]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[3]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[27]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[19]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[35]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[59]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[75]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[67]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[91]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[83]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[107]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[99]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[123]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[115]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[9]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tkeep[3]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[23]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[15]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[39]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[31]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[55]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[47]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[63]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[71]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[11]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[76]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[44]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[4]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[28]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[20]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[36]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[60]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[52]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[68]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[92]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[84]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[108]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[100]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[124]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[116]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[7]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[0]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[24]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[16]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[40]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[32]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[56]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[48]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[64]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[72]}]
set_property MARK_DEBUG true [get_nets pcie4c_uscale_plus_0_i/m_axis_rc_tlast]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[12]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[93]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[37]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[45]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[29]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[5]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[21]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[61]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[53]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[77]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[69]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[85]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[109]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[101]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[125]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[117]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[8]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[1]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[25]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[17]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[41]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[33]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[57]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[49]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[65]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[73]}]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[13]}]
set_property MARK_DEBUG false [get_nets {user_core_inst/negative_process_inst/cpl_cs[0]}]
set_property MARK_DEBUG false [get_nets {user_core_inst/negative_process_inst/cpl_cs[1]}]
set_property MARK_DEBUG false [get_nets {user_core_inst/negative_process_inst/cpl_cs[2]}]
set_property MARK_DEBUG false [get_nets {user_core_inst/negative_process_inst/cpl_cs[3]}]
set_property MARK_DEBUG false [get_nets {user_core_inst/negative_process_inst/cpl_cs[4]}]
set_property MARK_DEBUG false [get_nets {user_core_inst/negative_process_inst/cpl_cs[5]}]
set_property MARK_DEBUG false [get_nets {user_core_inst/negative_process_inst/cpl_ns[0]}]
set_property MARK_DEBUG false [get_nets {user_core_inst/negative_process_inst/cpl_ns[1]}]
set_property MARK_DEBUG false [get_nets {user_core_inst/negative_process_inst/cpl_ns[2]}]
set_property MARK_DEBUG false [get_nets {user_core_inst/negative_process_inst/cpl_ns[3]}]
set_property MARK_DEBUG false [get_nets {user_core_inst/negative_process_inst/cpl_ns[4]}]
set_property MARK_DEBUG false [get_nets {user_core_inst/negative_process_inst/cpl_ns[5]}]
set_property MARK_DEBUG false [get_nets {user_core_inst/negative_process_inst/cs[0]}]
set_property MARK_DEBUG false [get_nets {user_core_inst/negative_process_inst/cs[1]}]
set_property MARK_DEBUG false [get_nets {user_core_inst/negative_process_inst/cs[2]}]
set_property MARK_DEBUG false [get_nets {user_core_inst/negative_process_inst/cs[3]}]
set_property MARK_DEBUG false [get_nets {user_core_inst/negative_process_inst/cs[4]}]
set_property MARK_DEBUG false [get_nets {user_core_inst/negative_process_inst/cs[5]}]
set_property MARK_DEBUG false [get_nets user_core_inst/negative_process_inst/cpl_ready]
set_property MARK_DEBUG false [get_nets user_core_inst/negative_process_inst/cpl_start]
set_property MARK_DEBUG true [get_nets {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tready[0]}]

connect_debug_port u_ila_0/probe7 [get_nets [list {user_core_inst/positive_process_inst/snoop_ns[0]} {user_core_inst/positive_process_inst/snoop_ns[1]} {user_core_inst/positive_process_inst/snoop_ns[2]} {user_core_inst/positive_process_inst/snoop_ns[3]} {user_core_inst/positive_process_inst/snoop_ns[4]} {user_core_inst/positive_process_inst/snoop_ns[5]}]]
connect_debug_port u_ila_0/probe8 [get_nets [list {user_core_inst/positive_process_inst/snoop_cs[0]} {user_core_inst/positive_process_inst/snoop_cs[1]} {user_core_inst/positive_process_inst/snoop_cs[2]} {user_core_inst/positive_process_inst/snoop_cs[3]} {user_core_inst/positive_process_inst/snoop_cs[4]} {user_core_inst/positive_process_inst/snoop_cs[5]}]]



connect_debug_port u_ila_0/probe30 [get_nets [list {user_core_inst/irq_proc_inst/cfg_interrupt_msi_select[0]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_select[1]}]]
connect_debug_port u_ila_0/probe31 [get_nets [list {user_core_inst/irq_proc_inst/cfg_interrupt_msi_tph_st_tag[0]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_tph_st_tag[1]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_tph_st_tag[2]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_tph_st_tag[3]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_tph_st_tag[4]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_tph_st_tag[5]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_tph_st_tag[6]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_tph_st_tag[7]}]]
connect_debug_port u_ila_0/probe32 [get_nets [list {user_core_inst/irq_proc_inst/cfg_interrupt_msi_mmenable[0]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_mmenable[1]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_mmenable[2]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_mmenable[3]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_mmenable[4]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_mmenable[5]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_mmenable[6]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_mmenable[7]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_mmenable[8]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_mmenable[9]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_mmenable[10]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_mmenable[11]}]]
connect_debug_port u_ila_0/probe35 [get_nets [list {user_core_inst/irq_proc_inst/cfg_interrupt_msi_pending_status[0]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_pending_status[1]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_pending_status[2]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_pending_status[3]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_pending_status[4]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_pending_status[5]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_pending_status[6]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_pending_status[7]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_pending_status[8]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_pending_status[9]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_pending_status[10]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_pending_status[11]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_pending_status[12]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_pending_status[13]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_pending_status[14]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_pending_status[15]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_pending_status[16]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_pending_status[17]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_pending_status[18]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_pending_status[19]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_pending_status[20]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_pending_status[21]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_pending_status[22]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_pending_status[23]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_pending_status[24]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_pending_status[25]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_pending_status[26]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_pending_status[27]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_pending_status[28]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_pending_status[29]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_pending_status[30]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_pending_status[31]}]]
connect_debug_port u_ila_0/probe40 [get_nets [list {user_core_inst/irq_proc_inst/cfg_interrupt_msi_data[0]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_data[1]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_data[2]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_data[3]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_data[4]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_data[5]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_data[6]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_data[7]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_data[8]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_data[9]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_data[10]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_data[11]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_data[12]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_data[13]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_data[14]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_data[15]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_data[16]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_data[17]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_data[18]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_data[19]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_data[20]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_data[21]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_data[22]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_data[23]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_data[24]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_data[25]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_data[26]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_data[27]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_data[28]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_data[29]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_data[30]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_data[31]}]]
connect_debug_port u_ila_0/probe41 [get_nets [list {user_core_inst/irq_proc_inst/cfg_interrupt_msi_attr[0]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_attr[1]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_attr[2]}]]
connect_debug_port u_ila_0/probe42 [get_nets [list {user_core_inst/irq_proc_inst/cfg_interrupt_msi_tph_type[0]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_tph_type[1]}]]
connect_debug_port u_ila_0/probe48 [get_nets [list user_core_inst/irq_proc_inst/cfg_interrupt_msi_mask_update]]
connect_debug_port u_ila_0/probe51 [get_nets [list user_core_inst/irq_proc_inst/cfg_interrupt_msi_tph_present]]


create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 4 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {pcie4c_uscale_plus_0_i/m_axis_rc_tkeep[0]} {pcie4c_uscale_plus_0_i/m_axis_rc_tkeep[1]} {pcie4c_uscale_plus_0_i/m_axis_rc_tkeep[2]} {pcie4c_uscale_plus_0_i/m_axis_rc_tkeep[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 75 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[0]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[1]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[2]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[3]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[4]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[5]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[6]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[7]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[8]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[9]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[10]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[11]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[12]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[13]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[14]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[15]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[16]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[17]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[18]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[19]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[20]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[21]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[22]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[23]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[24]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[25]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[26]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[27]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[28]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[29]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[30]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[31]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[32]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[33]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[34]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[35]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[36]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[37]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[38]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[39]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[40]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[41]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[42]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[43]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[44]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[45]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[46]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[47]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[48]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[49]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[50]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[51]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[52]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[53]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[54]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[55]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[56]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[57]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[58]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[59]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[60]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[61]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[62]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[63]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[64]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[65]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[66]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[67]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[68]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[69]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[70]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[71]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[72]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[73]} {pcie4c_uscale_plus_0_i/m_axis_rc_tuser[74]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 4 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tkeep[0]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tkeep[1]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tkeep[2]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tkeep[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 128 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[0]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[1]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[2]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[3]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[4]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[5]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[6]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[7]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[8]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[9]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[10]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[11]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[12]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[13]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[14]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[15]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[16]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[17]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[18]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[19]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[20]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[21]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[22]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[23]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[24]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[25]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[26]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[27]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[28]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[29]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[30]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[31]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[32]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[33]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[34]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[35]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[36]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[37]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[38]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[39]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[40]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[41]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[42]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[43]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[44]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[45]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[46]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[47]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[48]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[49]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[50]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[51]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[52]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[53]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[54]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[55]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[56]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[57]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[58]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[59]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[60]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[61]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[62]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[63]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[64]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[65]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[66]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[67]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[68]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[69]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[70]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[71]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[72]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[73]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[74]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[75]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[76]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[77]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[78]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[79]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[80]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[81]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[82]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[83]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[84]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[85]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[86]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[87]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[88]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[89]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[90]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[91]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[92]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[93]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[94]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[95]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[96]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[97]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[98]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[99]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[100]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[101]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[102]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[103]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[104]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[105]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[106]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[107]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[108]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[109]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[110]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[111]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[112]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[113]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[114]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[115]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[116]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[117]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[118]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[119]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[120]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[121]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[122]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[123]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[124]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[125]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[126]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tdata[127]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tready[0]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 62 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[0]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[1]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[2]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[3]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[4]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[5]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[6]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[7]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[8]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[9]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[10]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[11]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[12]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[13]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[14]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[15]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[16]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[17]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[18]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[19]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[20]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[21]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[22]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[23]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[24]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[25]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[26]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[27]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[28]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[29]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[30]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[31]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[32]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[33]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[34]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[35]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[36]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[37]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[38]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[39]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[40]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[41]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[42]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[43]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[44]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[45]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[46]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[47]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[48]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[49]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[50]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[51]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[52]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[53]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[54]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[55]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[56]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[57]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[58]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[59]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[60]} {pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tuser[61]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 4 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {user_core_inst/irq_proc_inst/irq_func[0]} {user_core_inst/irq_proc_inst/irq_func[1]} {user_core_inst/irq_proc_inst/irq_func[2]} {user_core_inst/irq_proc_inst/irq_func[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 64 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {user_core_inst/irq_proc_inst/irq_addr[0]} {user_core_inst/irq_proc_inst/irq_addr[1]} {user_core_inst/irq_proc_inst/irq_addr[2]} {user_core_inst/irq_proc_inst/irq_addr[3]} {user_core_inst/irq_proc_inst/irq_addr[4]} {user_core_inst/irq_proc_inst/irq_addr[5]} {user_core_inst/irq_proc_inst/irq_addr[6]} {user_core_inst/irq_proc_inst/irq_addr[7]} {user_core_inst/irq_proc_inst/irq_addr[8]} {user_core_inst/irq_proc_inst/irq_addr[9]} {user_core_inst/irq_proc_inst/irq_addr[10]} {user_core_inst/irq_proc_inst/irq_addr[11]} {user_core_inst/irq_proc_inst/irq_addr[12]} {user_core_inst/irq_proc_inst/irq_addr[13]} {user_core_inst/irq_proc_inst/irq_addr[14]} {user_core_inst/irq_proc_inst/irq_addr[15]} {user_core_inst/irq_proc_inst/irq_addr[16]} {user_core_inst/irq_proc_inst/irq_addr[17]} {user_core_inst/irq_proc_inst/irq_addr[18]} {user_core_inst/irq_proc_inst/irq_addr[19]} {user_core_inst/irq_proc_inst/irq_addr[20]} {user_core_inst/irq_proc_inst/irq_addr[21]} {user_core_inst/irq_proc_inst/irq_addr[22]} {user_core_inst/irq_proc_inst/irq_addr[23]} {user_core_inst/irq_proc_inst/irq_addr[24]} {user_core_inst/irq_proc_inst/irq_addr[25]} {user_core_inst/irq_proc_inst/irq_addr[26]} {user_core_inst/irq_proc_inst/irq_addr[27]} {user_core_inst/irq_proc_inst/irq_addr[28]} {user_core_inst/irq_proc_inst/irq_addr[29]} {user_core_inst/irq_proc_inst/irq_addr[30]} {user_core_inst/irq_proc_inst/irq_addr[31]} {user_core_inst/irq_proc_inst/irq_addr[32]} {user_core_inst/irq_proc_inst/irq_addr[33]} {user_core_inst/irq_proc_inst/irq_addr[34]} {user_core_inst/irq_proc_inst/irq_addr[35]} {user_core_inst/irq_proc_inst/irq_addr[36]} {user_core_inst/irq_proc_inst/irq_addr[37]} {user_core_inst/irq_proc_inst/irq_addr[38]} {user_core_inst/irq_proc_inst/irq_addr[39]} {user_core_inst/irq_proc_inst/irq_addr[40]} {user_core_inst/irq_proc_inst/irq_addr[41]} {user_core_inst/irq_proc_inst/irq_addr[42]} {user_core_inst/irq_proc_inst/irq_addr[43]} {user_core_inst/irq_proc_inst/irq_addr[44]} {user_core_inst/irq_proc_inst/irq_addr[45]} {user_core_inst/irq_proc_inst/irq_addr[46]} {user_core_inst/irq_proc_inst/irq_addr[47]} {user_core_inst/irq_proc_inst/irq_addr[48]} {user_core_inst/irq_proc_inst/irq_addr[49]} {user_core_inst/irq_proc_inst/irq_addr[50]} {user_core_inst/irq_proc_inst/irq_addr[51]} {user_core_inst/irq_proc_inst/irq_addr[52]} {user_core_inst/irq_proc_inst/irq_addr[53]} {user_core_inst/irq_proc_inst/irq_addr[54]} {user_core_inst/irq_proc_inst/irq_addr[55]} {user_core_inst/irq_proc_inst/irq_addr[56]} {user_core_inst/irq_proc_inst/irq_addr[57]} {user_core_inst/irq_proc_inst/irq_addr[58]} {user_core_inst/irq_proc_inst/irq_addr[59]} {user_core_inst/irq_proc_inst/irq_addr[60]} {user_core_inst/irq_proc_inst/irq_addr[61]} {user_core_inst/irq_proc_inst/irq_addr[62]} {user_core_inst/irq_proc_inst/irq_addr[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 64 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {user_core_inst/irq_proc_inst/cfg_interrupt_msix_address[0]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_address[1]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_address[2]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_address[3]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_address[4]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_address[5]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_address[6]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_address[7]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_address[8]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_address[9]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_address[10]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_address[11]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_address[12]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_address[13]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_address[14]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_address[15]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_address[16]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_address[17]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_address[18]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_address[19]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_address[20]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_address[21]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_address[22]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_address[23]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_address[24]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_address[25]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_address[26]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_address[27]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_address[28]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_address[29]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_address[30]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_address[31]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_address[32]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_address[33]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_address[34]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_address[35]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_address[36]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_address[37]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_address[38]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_address[39]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_address[40]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_address[41]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_address[42]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_address[43]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_address[44]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_address[45]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_address[46]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_address[47]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_address[48]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_address[49]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_address[50]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_address[51]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_address[52]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_address[53]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_address[54]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_address[55]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_address[56]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_address[57]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_address[58]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_address[59]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_address[60]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_address[61]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_address[62]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_address[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {user_core_inst/irq_proc_inst/irq_data[0]} {user_core_inst/irq_proc_inst/irq_data[1]} {user_core_inst/irq_proc_inst/irq_data[2]} {user_core_inst/irq_proc_inst/irq_data[3]} {user_core_inst/irq_proc_inst/irq_data[4]} {user_core_inst/irq_proc_inst/irq_data[5]} {user_core_inst/irq_proc_inst/irq_data[6]} {user_core_inst/irq_proc_inst/irq_data[7]} {user_core_inst/irq_proc_inst/irq_data[8]} {user_core_inst/irq_proc_inst/irq_data[9]} {user_core_inst/irq_proc_inst/irq_data[10]} {user_core_inst/irq_proc_inst/irq_data[11]} {user_core_inst/irq_proc_inst/irq_data[12]} {user_core_inst/irq_proc_inst/irq_data[13]} {user_core_inst/irq_proc_inst/irq_data[14]} {user_core_inst/irq_proc_inst/irq_data[15]} {user_core_inst/irq_proc_inst/irq_data[16]} {user_core_inst/irq_proc_inst/irq_data[17]} {user_core_inst/irq_proc_inst/irq_data[18]} {user_core_inst/irq_proc_inst/irq_data[19]} {user_core_inst/irq_proc_inst/irq_data[20]} {user_core_inst/irq_proc_inst/irq_data[21]} {user_core_inst/irq_proc_inst/irq_data[22]} {user_core_inst/irq_proc_inst/irq_data[23]} {user_core_inst/irq_proc_inst/irq_data[24]} {user_core_inst/irq_proc_inst/irq_data[25]} {user_core_inst/irq_proc_inst/irq_data[26]} {user_core_inst/irq_proc_inst/irq_data[27]} {user_core_inst/irq_proc_inst/irq_data[28]} {user_core_inst/irq_proc_inst/irq_data[29]} {user_core_inst/irq_proc_inst/irq_data[30]} {user_core_inst/irq_proc_inst/irq_data[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 5 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {user_core_inst/irq_proc_inst/fsm_s[0]} {user_core_inst/irq_proc_inst/fsm_s[1]} {user_core_inst/irq_proc_inst/fsm_s[2]} {user_core_inst/irq_proc_inst/fsm_s[3]} {user_core_inst/irq_proc_inst/fsm_s[4]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 4 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {user_core_inst/irq_proc_inst/cfg_interrupt_msix_enable[0]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_enable[1]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_enable[2]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_enable[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 4 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {user_core_inst/irq_proc_inst/cfg_interrupt_msix_mask[0]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_mask[1]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_mask[2]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_mask[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 32 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {user_core_inst/irq_proc_inst/cfg_interrupt_msi_int[0]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_int[1]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_int[2]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_int[3]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_int[4]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_int[5]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_int[6]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_int[7]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_int[8]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_int[9]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_int[10]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_int[11]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_int[12]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_int[13]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_int[14]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_int[15]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_int[16]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_int[17]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_int[18]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_int[19]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_int[20]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_int[21]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_int[22]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_int[23]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_int[24]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_int[25]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_int[26]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_int[27]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_int[28]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_int[29]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_int[30]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_int[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property port_width 32 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {user_core_inst/irq_proc_inst/cfg_interrupt_msix_data[0]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_data[1]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_data[2]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_data[3]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_data[4]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_data[5]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_data[6]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_data[7]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_data[8]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_data[9]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_data[10]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_data[11]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_data[12]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_data[13]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_data[14]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_data[15]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_data[16]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_data[17]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_data[18]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_data[19]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_data[20]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_data[21]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_data[22]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_data[23]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_data[24]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_data[25]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_data[26]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_data[27]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_data[28]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_data[29]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_data[30]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_data[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {user_core_inst/irq_proc_inst/cfg_interrupt_msix_vec_pending_status[0]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
set_property port_width 2 [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {user_core_inst/irq_proc_inst/cfg_interrupt_msix_vec_pending[0]} {user_core_inst/irq_proc_inst/cfg_interrupt_msix_vec_pending[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
set_property port_width 2 [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {user_core_inst/irq_proc_inst/cfg_interrupt_msi_function_number[0]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_function_number[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
set_property port_width 2 [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {user_core_inst/irq_proc_inst/cfg_interrupt_msi_pending_status_function_num[0]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_pending_status_function_num[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
set_property port_width 4 [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {user_core_inst/irq_proc_inst/cfg_interrupt_pending[0]} {user_core_inst/irq_proc_inst/cfg_interrupt_pending[1]} {user_core_inst/irq_proc_inst/cfg_interrupt_pending[2]} {user_core_inst/irq_proc_inst/cfg_interrupt_pending[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
set_property port_width 5 [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {user_core_inst/irq_proc_inst/fsm_r[0]} {user_core_inst/irq_proc_inst/fsm_r[1]} {user_core_inst/irq_proc_inst/fsm_r[2]} {user_core_inst/irq_proc_inst/fsm_r[3]} {user_core_inst/irq_proc_inst/fsm_r[4]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
set_property port_width 4 [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {user_core_inst/irq_proc_inst/cfg_interrupt_msi_enable[0]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_enable[1]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_enable[2]} {user_core_inst/irq_proc_inst/cfg_interrupt_msi_enable[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
set_property port_width 4 [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {user_core_inst/irq_proc_inst/cfg_interrupt_int[0]} {user_core_inst/irq_proc_inst/cfg_interrupt_int[1]} {user_core_inst/irq_proc_inst/cfg_interrupt_int[2]} {user_core_inst/irq_proc_inst/cfg_interrupt_int[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
set_property port_width 5 [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {user_core_inst/positive_process_inst/dma_simple_inst/cs[0]} {user_core_inst/positive_process_inst/dma_simple_inst/cs[1]} {user_core_inst/positive_process_inst/dma_simple_inst/cs[2]} {user_core_inst/positive_process_inst/dma_simple_inst/cs[3]} {user_core_inst/positive_process_inst/dma_simple_inst/cs[4]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
set_property port_width 16 [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {user_core_inst/negative_process_inst/ram_bar0_wea[0]__0[0]} {user_core_inst/negative_process_inst/ram_bar0_wea[0]__0[1]} {user_core_inst/negative_process_inst/ram_bar0_wea[0]__0[2]} {user_core_inst/negative_process_inst/ram_bar0_wea[0]__0[3]} {user_core_inst/negative_process_inst/ram_bar0_wea[0]__0[4]} {user_core_inst/negative_process_inst/ram_bar0_wea[0]__0[5]} {user_core_inst/negative_process_inst/ram_bar0_wea[0]__0[6]} {user_core_inst/negative_process_inst/ram_bar0_wea[0]__0[7]} {user_core_inst/negative_process_inst/ram_bar0_wea[0]__0[8]} {user_core_inst/negative_process_inst/ram_bar0_wea[0]__0[9]} {user_core_inst/negative_process_inst/ram_bar0_wea[0]__0[10]} {user_core_inst/negative_process_inst/ram_bar0_wea[0]__0[11]} {user_core_inst/negative_process_inst/ram_bar0_wea[0]__0[12]} {user_core_inst/negative_process_inst/ram_bar0_wea[0]__0[13]} {user_core_inst/negative_process_inst/ram_bar0_wea[0]__0[14]} {user_core_inst/negative_process_inst/ram_bar0_wea[0]__0[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
set_property port_width 128 [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {user_core_inst/negative_process_inst/ram_bar0_dina[3][0]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][1]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][2]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][3]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][4]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][5]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][6]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][7]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][8]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][9]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][10]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][11]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][12]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][13]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][14]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][15]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][16]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][17]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][18]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][19]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][20]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][21]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][22]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][23]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][24]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][25]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][26]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][27]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][28]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][29]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][30]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][31]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][32]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][33]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][34]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][35]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][36]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][37]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][38]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][39]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][40]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][41]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][42]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][43]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][44]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][45]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][46]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][47]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][48]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][49]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][50]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][51]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][52]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][53]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][54]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][55]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][56]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][57]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][58]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][59]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][60]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][61]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][62]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][63]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][64]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][65]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][66]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][67]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][68]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][69]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][70]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][71]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][72]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][73]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][74]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][75]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][76]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][77]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][78]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][79]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][80]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][81]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][82]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][83]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][84]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][85]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][86]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][87]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][88]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][89]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][90]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][91]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][92]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][93]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][94]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][95]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][96]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][97]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][98]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][99]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][100]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][101]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][102]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][103]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][104]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][105]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][106]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][107]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][108]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][109]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][110]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][111]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][112]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][113]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][114]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][115]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][116]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][117]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][118]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][119]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][120]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][121]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][122]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][123]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][124]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][125]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][126]} {user_core_inst/negative_process_inst/ram_bar0_dina[3][127]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
set_property port_width 128 [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list {user_core_inst/negative_process_inst/ram_bar0_dina[2][0]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][1]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][2]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][3]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][4]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][5]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][6]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][7]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][8]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][9]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][10]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][11]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][12]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][13]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][14]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][15]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][16]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][17]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][18]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][19]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][20]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][21]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][22]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][23]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][24]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][25]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][26]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][27]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][28]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][29]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][30]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][31]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][32]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][33]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][34]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][35]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][36]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][37]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][38]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][39]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][40]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][41]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][42]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][43]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][44]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][45]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][46]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][47]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][48]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][49]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][50]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][51]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][52]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][53]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][54]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][55]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][56]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][57]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][58]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][59]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][60]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][61]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][62]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][63]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][64]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][65]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][66]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][67]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][68]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][69]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][70]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][71]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][72]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][73]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][74]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][75]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][76]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][77]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][78]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][79]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][80]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][81]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][82]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][83]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][84]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][85]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][86]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][87]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][88]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][89]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][90]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][91]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][92]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][93]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][94]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][95]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][96]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][97]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][98]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][99]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][100]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][101]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][102]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][103]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][104]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][105]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][106]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][107]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][108]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][109]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][110]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][111]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][112]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][113]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][114]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][115]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][116]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][117]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][118]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][119]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][120]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][121]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][122]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][123]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][124]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][125]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][126]} {user_core_inst/negative_process_inst/ram_bar0_dina[2][127]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
set_property port_width 16 [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list {user_core_inst/negative_process_inst/ram_bar0_wea[1]__0[0]} {user_core_inst/negative_process_inst/ram_bar0_wea[1]__0[1]} {user_core_inst/negative_process_inst/ram_bar0_wea[1]__0[2]} {user_core_inst/negative_process_inst/ram_bar0_wea[1]__0[3]} {user_core_inst/negative_process_inst/ram_bar0_wea[1]__0[4]} {user_core_inst/negative_process_inst/ram_bar0_wea[1]__0[5]} {user_core_inst/negative_process_inst/ram_bar0_wea[1]__0[6]} {user_core_inst/negative_process_inst/ram_bar0_wea[1]__0[7]} {user_core_inst/negative_process_inst/ram_bar0_wea[1]__0[8]} {user_core_inst/negative_process_inst/ram_bar0_wea[1]__0[9]} {user_core_inst/negative_process_inst/ram_bar0_wea[1]__0[10]} {user_core_inst/negative_process_inst/ram_bar0_wea[1]__0[11]} {user_core_inst/negative_process_inst/ram_bar0_wea[1]__0[12]} {user_core_inst/negative_process_inst/ram_bar0_wea[1]__0[13]} {user_core_inst/negative_process_inst/ram_bar0_wea[1]__0[14]} {user_core_inst/negative_process_inst/ram_bar0_wea[1]__0[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
set_property port_width 88 [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list {user_core_inst/negative_process_inst/m_axis_cq_tuser[0]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[1]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[2]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[3]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[4]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[5]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[6]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[7]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[8]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[9]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[10]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[11]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[12]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[13]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[14]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[15]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[16]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[17]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[18]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[19]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[20]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[21]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[22]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[23]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[24]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[25]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[26]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[27]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[28]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[29]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[30]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[31]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[32]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[33]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[34]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[35]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[36]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[37]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[38]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[39]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[40]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[41]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[42]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[43]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[44]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[45]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[46]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[47]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[48]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[49]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[50]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[51]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[52]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[53]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[54]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[55]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[56]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[57]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[58]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[59]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[60]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[61]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[62]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[63]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[64]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[65]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[66]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[67]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[68]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[69]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[70]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[71]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[72]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[73]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[74]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[75]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[76]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[77]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[78]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[79]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[80]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[81]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[82]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[83]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[84]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[85]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[86]} {user_core_inst/negative_process_inst/m_axis_cq_tuser[87]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
set_property port_width 33 [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list {user_core_inst/negative_process_inst/s_axis_cc_tuser[0]} {user_core_inst/negative_process_inst/s_axis_cc_tuser[1]} {user_core_inst/negative_process_inst/s_axis_cc_tuser[2]} {user_core_inst/negative_process_inst/s_axis_cc_tuser[3]} {user_core_inst/negative_process_inst/s_axis_cc_tuser[4]} {user_core_inst/negative_process_inst/s_axis_cc_tuser[5]} {user_core_inst/negative_process_inst/s_axis_cc_tuser[6]} {user_core_inst/negative_process_inst/s_axis_cc_tuser[7]} {user_core_inst/negative_process_inst/s_axis_cc_tuser[8]} {user_core_inst/negative_process_inst/s_axis_cc_tuser[9]} {user_core_inst/negative_process_inst/s_axis_cc_tuser[10]} {user_core_inst/negative_process_inst/s_axis_cc_tuser[11]} {user_core_inst/negative_process_inst/s_axis_cc_tuser[12]} {user_core_inst/negative_process_inst/s_axis_cc_tuser[13]} {user_core_inst/negative_process_inst/s_axis_cc_tuser[14]} {user_core_inst/negative_process_inst/s_axis_cc_tuser[15]} {user_core_inst/negative_process_inst/s_axis_cc_tuser[16]} {user_core_inst/negative_process_inst/s_axis_cc_tuser[17]} {user_core_inst/negative_process_inst/s_axis_cc_tuser[18]} {user_core_inst/negative_process_inst/s_axis_cc_tuser[19]} {user_core_inst/negative_process_inst/s_axis_cc_tuser[20]} {user_core_inst/negative_process_inst/s_axis_cc_tuser[21]} {user_core_inst/negative_process_inst/s_axis_cc_tuser[22]} {user_core_inst/negative_process_inst/s_axis_cc_tuser[23]} {user_core_inst/negative_process_inst/s_axis_cc_tuser[24]} {user_core_inst/negative_process_inst/s_axis_cc_tuser[25]} {user_core_inst/negative_process_inst/s_axis_cc_tuser[26]} {user_core_inst/negative_process_inst/s_axis_cc_tuser[27]} {user_core_inst/negative_process_inst/s_axis_cc_tuser[28]} {user_core_inst/negative_process_inst/s_axis_cc_tuser[29]} {user_core_inst/negative_process_inst/s_axis_cc_tuser[30]} {user_core_inst/negative_process_inst/s_axis_cc_tuser[31]} {user_core_inst/negative_process_inst/s_axis_cc_tuser[32]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
set_property port_width 5 [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list {user_core_inst/positive_process_inst/dma_simple_inst/ns[0]} {user_core_inst/positive_process_inst/dma_simple_inst/ns[1]} {user_core_inst/positive_process_inst/dma_simple_inst/ns[2]} {user_core_inst/positive_process_inst/dma_simple_inst/ns[3]} {user_core_inst/positive_process_inst/dma_simple_inst/ns[4]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
set_property port_width 16 [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list {user_core_inst/negative_process_inst/ram_bar0_wea[3]__0[0]} {user_core_inst/negative_process_inst/ram_bar0_wea[3]__0[1]} {user_core_inst/negative_process_inst/ram_bar0_wea[3]__0[2]} {user_core_inst/negative_process_inst/ram_bar0_wea[3]__0[3]} {user_core_inst/negative_process_inst/ram_bar0_wea[3]__0[4]} {user_core_inst/negative_process_inst/ram_bar0_wea[3]__0[5]} {user_core_inst/negative_process_inst/ram_bar0_wea[3]__0[6]} {user_core_inst/negative_process_inst/ram_bar0_wea[3]__0[7]} {user_core_inst/negative_process_inst/ram_bar0_wea[3]__0[8]} {user_core_inst/negative_process_inst/ram_bar0_wea[3]__0[9]} {user_core_inst/negative_process_inst/ram_bar0_wea[3]__0[10]} {user_core_inst/negative_process_inst/ram_bar0_wea[3]__0[11]} {user_core_inst/negative_process_inst/ram_bar0_wea[3]__0[12]} {user_core_inst/negative_process_inst/ram_bar0_wea[3]__0[13]} {user_core_inst/negative_process_inst/ram_bar0_wea[3]__0[14]} {user_core_inst/negative_process_inst/ram_bar0_wea[3]__0[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
set_property port_width 4 [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list {user_core_inst/negative_process_inst/s_axis_cc_tkeep[0]} {user_core_inst/negative_process_inst/s_axis_cc_tkeep[1]} {user_core_inst/negative_process_inst/s_axis_cc_tkeep[2]} {user_core_inst/negative_process_inst/s_axis_cc_tkeep[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
set_property port_width 16 [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list {user_core_inst/negative_process_inst/ram_bar0_wea[2]__0[0]} {user_core_inst/negative_process_inst/ram_bar0_wea[2]__0[1]} {user_core_inst/negative_process_inst/ram_bar0_wea[2]__0[2]} {user_core_inst/negative_process_inst/ram_bar0_wea[2]__0[3]} {user_core_inst/negative_process_inst/ram_bar0_wea[2]__0[4]} {user_core_inst/negative_process_inst/ram_bar0_wea[2]__0[5]} {user_core_inst/negative_process_inst/ram_bar0_wea[2]__0[6]} {user_core_inst/negative_process_inst/ram_bar0_wea[2]__0[7]} {user_core_inst/negative_process_inst/ram_bar0_wea[2]__0[8]} {user_core_inst/negative_process_inst/ram_bar0_wea[2]__0[9]} {user_core_inst/negative_process_inst/ram_bar0_wea[2]__0[10]} {user_core_inst/negative_process_inst/ram_bar0_wea[2]__0[11]} {user_core_inst/negative_process_inst/ram_bar0_wea[2]__0[12]} {user_core_inst/negative_process_inst/ram_bar0_wea[2]__0[13]} {user_core_inst/negative_process_inst/ram_bar0_wea[2]__0[14]} {user_core_inst/negative_process_inst/ram_bar0_wea[2]__0[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
set_property port_width 128 [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list {user_core_inst/negative_process_inst/s_axis_cc_tdata[0]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[1]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[2]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[3]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[4]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[5]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[6]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[7]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[8]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[9]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[10]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[11]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[12]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[13]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[14]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[15]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[16]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[17]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[18]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[19]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[20]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[21]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[22]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[23]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[24]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[25]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[26]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[27]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[28]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[29]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[30]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[31]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[32]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[33]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[34]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[35]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[36]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[37]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[38]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[39]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[40]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[41]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[42]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[43]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[44]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[45]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[46]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[47]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[48]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[49]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[50]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[51]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[52]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[53]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[54]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[55]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[56]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[57]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[58]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[59]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[60]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[61]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[62]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[63]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[64]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[65]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[66]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[67]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[68]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[69]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[70]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[71]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[72]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[73]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[74]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[75]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[76]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[77]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[78]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[79]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[80]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[81]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[82]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[83]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[84]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[85]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[86]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[87]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[88]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[89]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[90]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[91]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[92]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[93]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[94]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[95]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[96]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[97]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[98]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[99]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[100]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[101]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[102]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[103]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[104]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[105]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[106]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[107]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[108]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[109]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[110]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[111]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[112]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[113]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[114]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[115]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[116]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[117]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[118]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[119]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[120]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[121]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[122]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[123]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[124]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[125]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[126]} {user_core_inst/negative_process_inst/s_axis_cc_tdata[127]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
set_property port_width 4 [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list {user_core_inst/negative_process_inst/m_axis_cq_tkeep[0]} {user_core_inst/negative_process_inst/m_axis_cq_tkeep[1]} {user_core_inst/negative_process_inst/m_axis_cq_tkeep[2]} {user_core_inst/negative_process_inst/m_axis_cq_tkeep[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
set_property port_width 6 [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list {user_core_inst/negative_process_inst/ns[0]} {user_core_inst/negative_process_inst/ns[1]} {user_core_inst/negative_process_inst/ns[2]} {user_core_inst/negative_process_inst/ns[3]} {user_core_inst/negative_process_inst/ns[4]} {user_core_inst/negative_process_inst/ns[5]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
set_property port_width 128 [get_debug_ports u_ila_0/probe37]
connect_debug_port u_ila_0/probe37 [get_nets [list {user_core_inst/negative_process_inst/ram_bar0_dina[1][0]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][1]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][2]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][3]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][4]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][5]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][6]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][7]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][8]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][9]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][10]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][11]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][12]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][13]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][14]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][15]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][16]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][17]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][18]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][19]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][20]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][21]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][22]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][23]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][24]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][25]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][26]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][27]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][28]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][29]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][30]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][31]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][32]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][33]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][34]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][35]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][36]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][37]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][38]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][39]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][40]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][41]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][42]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][43]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][44]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][45]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][46]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][47]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][48]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][49]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][50]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][51]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][52]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][53]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][54]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][55]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][56]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][57]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][58]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][59]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][60]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][61]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][62]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][63]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][64]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][65]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][66]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][67]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][68]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][69]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][70]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][71]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][72]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][73]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][74]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][75]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][76]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][77]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][78]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][79]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][80]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][81]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][82]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][83]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][84]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][85]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][86]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][87]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][88]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][89]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][90]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][91]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][92]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][93]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][94]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][95]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][96]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][97]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][98]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][99]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][100]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][101]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][102]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][103]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][104]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][105]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][106]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][107]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][108]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][109]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][110]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][111]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][112]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][113]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][114]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][115]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][116]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][117]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][118]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][119]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][120]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][121]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][122]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][123]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][124]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][125]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][126]} {user_core_inst/negative_process_inst/ram_bar0_dina[1][127]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe38]
set_property port_width 4 [get_debug_ports u_ila_0/probe38]
connect_debug_port u_ila_0/probe38 [get_nets [list {user_core_inst/negative_process_inst/s_axis_cc_tready[0]} {user_core_inst/negative_process_inst/s_axis_cc_tready[1]} {user_core_inst/negative_process_inst/s_axis_cc_tready[2]} {user_core_inst/negative_process_inst/s_axis_cc_tready[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe39]
set_property port_width 64 [get_debug_ports u_ila_0/probe39]
connect_debug_port u_ila_0/probe39 [get_nets [list {user_core_inst/negative_process_inst/ram_bar0_addra[1]__0[0]} {user_core_inst/negative_process_inst/ram_bar0_addra[1]__0[1]} {user_core_inst/negative_process_inst/ram_bar0_addra[1]__0[2]} {user_core_inst/negative_process_inst/ram_bar0_addra[1]__0[3]} {user_core_inst/negative_process_inst/ram_bar0_addra[1]__0[4]} {user_core_inst/negative_process_inst/ram_bar0_addra[1]__0[5]} {user_core_inst/negative_process_inst/ram_bar0_addra[1]__0[6]} {user_core_inst/negative_process_inst/ram_bar0_addra[1]__0[7]} {user_core_inst/negative_process_inst/ram_bar0_addra[1]__0[8]} {user_core_inst/negative_process_inst/ram_bar0_addra[1]__0[9]} {user_core_inst/negative_process_inst/ram_bar0_addra[1]__0[10]} {user_core_inst/negative_process_inst/ram_bar0_addra[1]__0[11]} {user_core_inst/negative_process_inst/ram_bar0_addra[1]__0[12]} {user_core_inst/negative_process_inst/ram_bar0_addra[1]__0[13]} {user_core_inst/negative_process_inst/ram_bar0_addra[1]__0[14]} {user_core_inst/negative_process_inst/ram_bar0_addra[1]__0[15]} {user_core_inst/negative_process_inst/ram_bar0_addra[1]__0[16]} {user_core_inst/negative_process_inst/ram_bar0_addra[1]__0[17]} {user_core_inst/negative_process_inst/ram_bar0_addra[1]__0[18]} {user_core_inst/negative_process_inst/ram_bar0_addra[1]__0[19]} {user_core_inst/negative_process_inst/ram_bar0_addra[1]__0[20]} {user_core_inst/negative_process_inst/ram_bar0_addra[1]__0[21]} {user_core_inst/negative_process_inst/ram_bar0_addra[1]__0[22]} {user_core_inst/negative_process_inst/ram_bar0_addra[1]__0[23]} {user_core_inst/negative_process_inst/ram_bar0_addra[1]__0[24]} {user_core_inst/negative_process_inst/ram_bar0_addra[1]__0[25]} {user_core_inst/negative_process_inst/ram_bar0_addra[1]__0[26]} {user_core_inst/negative_process_inst/ram_bar0_addra[1]__0[27]} {user_core_inst/negative_process_inst/ram_bar0_addra[1]__0[28]} {user_core_inst/negative_process_inst/ram_bar0_addra[1]__0[29]} {user_core_inst/negative_process_inst/ram_bar0_addra[1]__0[30]} {user_core_inst/negative_process_inst/ram_bar0_addra[1]__0[31]} {user_core_inst/negative_process_inst/ram_bar0_addra[1]__0[32]} {user_core_inst/negative_process_inst/ram_bar0_addra[1]__0[33]} {user_core_inst/negative_process_inst/ram_bar0_addra[1]__0[34]} {user_core_inst/negative_process_inst/ram_bar0_addra[1]__0[35]} {user_core_inst/negative_process_inst/ram_bar0_addra[1]__0[36]} {user_core_inst/negative_process_inst/ram_bar0_addra[1]__0[37]} {user_core_inst/negative_process_inst/ram_bar0_addra[1]__0[38]} {user_core_inst/negative_process_inst/ram_bar0_addra[1]__0[39]} {user_core_inst/negative_process_inst/ram_bar0_addra[1]__0[40]} {user_core_inst/negative_process_inst/ram_bar0_addra[1]__0[41]} {user_core_inst/negative_process_inst/ram_bar0_addra[1]__0[42]} {user_core_inst/negative_process_inst/ram_bar0_addra[1]__0[43]} {user_core_inst/negative_process_inst/ram_bar0_addra[1]__0[44]} {user_core_inst/negative_process_inst/ram_bar0_addra[1]__0[45]} {user_core_inst/negative_process_inst/ram_bar0_addra[1]__0[46]} {user_core_inst/negative_process_inst/ram_bar0_addra[1]__0[47]} {user_core_inst/negative_process_inst/ram_bar0_addra[1]__0[48]} {user_core_inst/negative_process_inst/ram_bar0_addra[1]__0[49]} {user_core_inst/negative_process_inst/ram_bar0_addra[1]__0[50]} {user_core_inst/negative_process_inst/ram_bar0_addra[1]__0[51]} {user_core_inst/negative_process_inst/ram_bar0_addra[1]__0[52]} {user_core_inst/negative_process_inst/ram_bar0_addra[1]__0[53]} {user_core_inst/negative_process_inst/ram_bar0_addra[1]__0[54]} {user_core_inst/negative_process_inst/ram_bar0_addra[1]__0[55]} {user_core_inst/negative_process_inst/ram_bar0_addra[1]__0[56]} {user_core_inst/negative_process_inst/ram_bar0_addra[1]__0[57]} {user_core_inst/negative_process_inst/ram_bar0_addra[1]__0[58]} {user_core_inst/negative_process_inst/ram_bar0_addra[1]__0[59]} {user_core_inst/negative_process_inst/ram_bar0_addra[1]__0[60]} {user_core_inst/negative_process_inst/ram_bar0_addra[1]__0[61]} {user_core_inst/negative_process_inst/ram_bar0_addra[1]__0[62]} {user_core_inst/negative_process_inst/ram_bar0_addra[1]__0[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe40]
set_property port_width 64 [get_debug_ports u_ila_0/probe40]
connect_debug_port u_ila_0/probe40 [get_nets [list {user_core_inst/negative_process_inst/ram_bar0_addra[0]__0[0]} {user_core_inst/negative_process_inst/ram_bar0_addra[0]__0[1]} {user_core_inst/negative_process_inst/ram_bar0_addra[0]__0[2]} {user_core_inst/negative_process_inst/ram_bar0_addra[0]__0[3]} {user_core_inst/negative_process_inst/ram_bar0_addra[0]__0[4]} {user_core_inst/negative_process_inst/ram_bar0_addra[0]__0[5]} {user_core_inst/negative_process_inst/ram_bar0_addra[0]__0[6]} {user_core_inst/negative_process_inst/ram_bar0_addra[0]__0[7]} {user_core_inst/negative_process_inst/ram_bar0_addra[0]__0[8]} {user_core_inst/negative_process_inst/ram_bar0_addra[0]__0[9]} {user_core_inst/negative_process_inst/ram_bar0_addra[0]__0[10]} {user_core_inst/negative_process_inst/ram_bar0_addra[0]__0[11]} {user_core_inst/negative_process_inst/ram_bar0_addra[0]__0[12]} {user_core_inst/negative_process_inst/ram_bar0_addra[0]__0[13]} {user_core_inst/negative_process_inst/ram_bar0_addra[0]__0[14]} {user_core_inst/negative_process_inst/ram_bar0_addra[0]__0[15]} {user_core_inst/negative_process_inst/ram_bar0_addra[0]__0[16]} {user_core_inst/negative_process_inst/ram_bar0_addra[0]__0[17]} {user_core_inst/negative_process_inst/ram_bar0_addra[0]__0[18]} {user_core_inst/negative_process_inst/ram_bar0_addra[0]__0[19]} {user_core_inst/negative_process_inst/ram_bar0_addra[0]__0[20]} {user_core_inst/negative_process_inst/ram_bar0_addra[0]__0[21]} {user_core_inst/negative_process_inst/ram_bar0_addra[0]__0[22]} {user_core_inst/negative_process_inst/ram_bar0_addra[0]__0[23]} {user_core_inst/negative_process_inst/ram_bar0_addra[0]__0[24]} {user_core_inst/negative_process_inst/ram_bar0_addra[0]__0[25]} {user_core_inst/negative_process_inst/ram_bar0_addra[0]__0[26]} {user_core_inst/negative_process_inst/ram_bar0_addra[0]__0[27]} {user_core_inst/negative_process_inst/ram_bar0_addra[0]__0[28]} {user_core_inst/negative_process_inst/ram_bar0_addra[0]__0[29]} {user_core_inst/negative_process_inst/ram_bar0_addra[0]__0[30]} {user_core_inst/negative_process_inst/ram_bar0_addra[0]__0[31]} {user_core_inst/negative_process_inst/ram_bar0_addra[0]__0[32]} {user_core_inst/negative_process_inst/ram_bar0_addra[0]__0[33]} {user_core_inst/negative_process_inst/ram_bar0_addra[0]__0[34]} {user_core_inst/negative_process_inst/ram_bar0_addra[0]__0[35]} {user_core_inst/negative_process_inst/ram_bar0_addra[0]__0[36]} {user_core_inst/negative_process_inst/ram_bar0_addra[0]__0[37]} {user_core_inst/negative_process_inst/ram_bar0_addra[0]__0[38]} {user_core_inst/negative_process_inst/ram_bar0_addra[0]__0[39]} {user_core_inst/negative_process_inst/ram_bar0_addra[0]__0[40]} {user_core_inst/negative_process_inst/ram_bar0_addra[0]__0[41]} {user_core_inst/negative_process_inst/ram_bar0_addra[0]__0[42]} {user_core_inst/negative_process_inst/ram_bar0_addra[0]__0[43]} {user_core_inst/negative_process_inst/ram_bar0_addra[0]__0[44]} {user_core_inst/negative_process_inst/ram_bar0_addra[0]__0[45]} {user_core_inst/negative_process_inst/ram_bar0_addra[0]__0[46]} {user_core_inst/negative_process_inst/ram_bar0_addra[0]__0[47]} {user_core_inst/negative_process_inst/ram_bar0_addra[0]__0[48]} {user_core_inst/negative_process_inst/ram_bar0_addra[0]__0[49]} {user_core_inst/negative_process_inst/ram_bar0_addra[0]__0[50]} {user_core_inst/negative_process_inst/ram_bar0_addra[0]__0[51]} {user_core_inst/negative_process_inst/ram_bar0_addra[0]__0[52]} {user_core_inst/negative_process_inst/ram_bar0_addra[0]__0[53]} {user_core_inst/negative_process_inst/ram_bar0_addra[0]__0[54]} {user_core_inst/negative_process_inst/ram_bar0_addra[0]__0[55]} {user_core_inst/negative_process_inst/ram_bar0_addra[0]__0[56]} {user_core_inst/negative_process_inst/ram_bar0_addra[0]__0[57]} {user_core_inst/negative_process_inst/ram_bar0_addra[0]__0[58]} {user_core_inst/negative_process_inst/ram_bar0_addra[0]__0[59]} {user_core_inst/negative_process_inst/ram_bar0_addra[0]__0[60]} {user_core_inst/negative_process_inst/ram_bar0_addra[0]__0[61]} {user_core_inst/negative_process_inst/ram_bar0_addra[0]__0[62]} {user_core_inst/negative_process_inst/ram_bar0_addra[0]__0[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe41]
set_property port_width 128 [get_debug_ports u_ila_0/probe41]
connect_debug_port u_ila_0/probe41 [get_nets [list {user_core_inst/negative_process_inst/ram_bar0_dina[0][0]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][1]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][2]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][3]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][4]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][5]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][6]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][7]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][8]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][9]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][10]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][11]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][12]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][13]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][14]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][15]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][16]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][17]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][18]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][19]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][20]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][21]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][22]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][23]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][24]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][25]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][26]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][27]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][28]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][29]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][30]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][31]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][32]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][33]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][34]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][35]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][36]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][37]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][38]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][39]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][40]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][41]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][42]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][43]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][44]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][45]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][46]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][47]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][48]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][49]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][50]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][51]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][52]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][53]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][54]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][55]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][56]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][57]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][58]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][59]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][60]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][61]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][62]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][63]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][64]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][65]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][66]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][67]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][68]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][69]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][70]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][71]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][72]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][73]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][74]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][75]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][76]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][77]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][78]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][79]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][80]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][81]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][82]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][83]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][84]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][85]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][86]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][87]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][88]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][89]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][90]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][91]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][92]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][93]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][94]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][95]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][96]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][97]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][98]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][99]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][100]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][101]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][102]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][103]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][104]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][105]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][106]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][107]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][108]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][109]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][110]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][111]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][112]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][113]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][114]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][115]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][116]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][117]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][118]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][119]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][120]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][121]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][122]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][123]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][124]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][125]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][126]} {user_core_inst/negative_process_inst/ram_bar0_dina[0][127]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe42]
set_property port_width 64 [get_debug_ports u_ila_0/probe42]
connect_debug_port u_ila_0/probe42 [get_nets [list {user_core_inst/negative_process_inst/ram_bar0_addra[3]__0[0]} {user_core_inst/negative_process_inst/ram_bar0_addra[3]__0[1]} {user_core_inst/negative_process_inst/ram_bar0_addra[3]__0[2]} {user_core_inst/negative_process_inst/ram_bar0_addra[3]__0[3]} {user_core_inst/negative_process_inst/ram_bar0_addra[3]__0[4]} {user_core_inst/negative_process_inst/ram_bar0_addra[3]__0[5]} {user_core_inst/negative_process_inst/ram_bar0_addra[3]__0[6]} {user_core_inst/negative_process_inst/ram_bar0_addra[3]__0[7]} {user_core_inst/negative_process_inst/ram_bar0_addra[3]__0[8]} {user_core_inst/negative_process_inst/ram_bar0_addra[3]__0[9]} {user_core_inst/negative_process_inst/ram_bar0_addra[3]__0[10]} {user_core_inst/negative_process_inst/ram_bar0_addra[3]__0[11]} {user_core_inst/negative_process_inst/ram_bar0_addra[3]__0[12]} {user_core_inst/negative_process_inst/ram_bar0_addra[3]__0[13]} {user_core_inst/negative_process_inst/ram_bar0_addra[3]__0[14]} {user_core_inst/negative_process_inst/ram_bar0_addra[3]__0[15]} {user_core_inst/negative_process_inst/ram_bar0_addra[3]__0[16]} {user_core_inst/negative_process_inst/ram_bar0_addra[3]__0[17]} {user_core_inst/negative_process_inst/ram_bar0_addra[3]__0[18]} {user_core_inst/negative_process_inst/ram_bar0_addra[3]__0[19]} {user_core_inst/negative_process_inst/ram_bar0_addra[3]__0[20]} {user_core_inst/negative_process_inst/ram_bar0_addra[3]__0[21]} {user_core_inst/negative_process_inst/ram_bar0_addra[3]__0[22]} {user_core_inst/negative_process_inst/ram_bar0_addra[3]__0[23]} {user_core_inst/negative_process_inst/ram_bar0_addra[3]__0[24]} {user_core_inst/negative_process_inst/ram_bar0_addra[3]__0[25]} {user_core_inst/negative_process_inst/ram_bar0_addra[3]__0[26]} {user_core_inst/negative_process_inst/ram_bar0_addra[3]__0[27]} {user_core_inst/negative_process_inst/ram_bar0_addra[3]__0[28]} {user_core_inst/negative_process_inst/ram_bar0_addra[3]__0[29]} {user_core_inst/negative_process_inst/ram_bar0_addra[3]__0[30]} {user_core_inst/negative_process_inst/ram_bar0_addra[3]__0[31]} {user_core_inst/negative_process_inst/ram_bar0_addra[3]__0[32]} {user_core_inst/negative_process_inst/ram_bar0_addra[3]__0[33]} {user_core_inst/negative_process_inst/ram_bar0_addra[3]__0[34]} {user_core_inst/negative_process_inst/ram_bar0_addra[3]__0[35]} {user_core_inst/negative_process_inst/ram_bar0_addra[3]__0[36]} {user_core_inst/negative_process_inst/ram_bar0_addra[3]__0[37]} {user_core_inst/negative_process_inst/ram_bar0_addra[3]__0[38]} {user_core_inst/negative_process_inst/ram_bar0_addra[3]__0[39]} {user_core_inst/negative_process_inst/ram_bar0_addra[3]__0[40]} {user_core_inst/negative_process_inst/ram_bar0_addra[3]__0[41]} {user_core_inst/negative_process_inst/ram_bar0_addra[3]__0[42]} {user_core_inst/negative_process_inst/ram_bar0_addra[3]__0[43]} {user_core_inst/negative_process_inst/ram_bar0_addra[3]__0[44]} {user_core_inst/negative_process_inst/ram_bar0_addra[3]__0[45]} {user_core_inst/negative_process_inst/ram_bar0_addra[3]__0[46]} {user_core_inst/negative_process_inst/ram_bar0_addra[3]__0[47]} {user_core_inst/negative_process_inst/ram_bar0_addra[3]__0[48]} {user_core_inst/negative_process_inst/ram_bar0_addra[3]__0[49]} {user_core_inst/negative_process_inst/ram_bar0_addra[3]__0[50]} {user_core_inst/negative_process_inst/ram_bar0_addra[3]__0[51]} {user_core_inst/negative_process_inst/ram_bar0_addra[3]__0[52]} {user_core_inst/negative_process_inst/ram_bar0_addra[3]__0[53]} {user_core_inst/negative_process_inst/ram_bar0_addra[3]__0[54]} {user_core_inst/negative_process_inst/ram_bar0_addra[3]__0[55]} {user_core_inst/negative_process_inst/ram_bar0_addra[3]__0[56]} {user_core_inst/negative_process_inst/ram_bar0_addra[3]__0[57]} {user_core_inst/negative_process_inst/ram_bar0_addra[3]__0[58]} {user_core_inst/negative_process_inst/ram_bar0_addra[3]__0[59]} {user_core_inst/negative_process_inst/ram_bar0_addra[3]__0[60]} {user_core_inst/negative_process_inst/ram_bar0_addra[3]__0[61]} {user_core_inst/negative_process_inst/ram_bar0_addra[3]__0[62]} {user_core_inst/negative_process_inst/ram_bar0_addra[3]__0[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe43]
set_property port_width 64 [get_debug_ports u_ila_0/probe43]
connect_debug_port u_ila_0/probe43 [get_nets [list {user_core_inst/negative_process_inst/ram_bar0_addra[2]__0[0]} {user_core_inst/negative_process_inst/ram_bar0_addra[2]__0[1]} {user_core_inst/negative_process_inst/ram_bar0_addra[2]__0[2]} {user_core_inst/negative_process_inst/ram_bar0_addra[2]__0[3]} {user_core_inst/negative_process_inst/ram_bar0_addra[2]__0[4]} {user_core_inst/negative_process_inst/ram_bar0_addra[2]__0[5]} {user_core_inst/negative_process_inst/ram_bar0_addra[2]__0[6]} {user_core_inst/negative_process_inst/ram_bar0_addra[2]__0[7]} {user_core_inst/negative_process_inst/ram_bar0_addra[2]__0[8]} {user_core_inst/negative_process_inst/ram_bar0_addra[2]__0[9]} {user_core_inst/negative_process_inst/ram_bar0_addra[2]__0[10]} {user_core_inst/negative_process_inst/ram_bar0_addra[2]__0[11]} {user_core_inst/negative_process_inst/ram_bar0_addra[2]__0[12]} {user_core_inst/negative_process_inst/ram_bar0_addra[2]__0[13]} {user_core_inst/negative_process_inst/ram_bar0_addra[2]__0[14]} {user_core_inst/negative_process_inst/ram_bar0_addra[2]__0[15]} {user_core_inst/negative_process_inst/ram_bar0_addra[2]__0[16]} {user_core_inst/negative_process_inst/ram_bar0_addra[2]__0[17]} {user_core_inst/negative_process_inst/ram_bar0_addra[2]__0[18]} {user_core_inst/negative_process_inst/ram_bar0_addra[2]__0[19]} {user_core_inst/negative_process_inst/ram_bar0_addra[2]__0[20]} {user_core_inst/negative_process_inst/ram_bar0_addra[2]__0[21]} {user_core_inst/negative_process_inst/ram_bar0_addra[2]__0[22]} {user_core_inst/negative_process_inst/ram_bar0_addra[2]__0[23]} {user_core_inst/negative_process_inst/ram_bar0_addra[2]__0[24]} {user_core_inst/negative_process_inst/ram_bar0_addra[2]__0[25]} {user_core_inst/negative_process_inst/ram_bar0_addra[2]__0[26]} {user_core_inst/negative_process_inst/ram_bar0_addra[2]__0[27]} {user_core_inst/negative_process_inst/ram_bar0_addra[2]__0[28]} {user_core_inst/negative_process_inst/ram_bar0_addra[2]__0[29]} {user_core_inst/negative_process_inst/ram_bar0_addra[2]__0[30]} {user_core_inst/negative_process_inst/ram_bar0_addra[2]__0[31]} {user_core_inst/negative_process_inst/ram_bar0_addra[2]__0[32]} {user_core_inst/negative_process_inst/ram_bar0_addra[2]__0[33]} {user_core_inst/negative_process_inst/ram_bar0_addra[2]__0[34]} {user_core_inst/negative_process_inst/ram_bar0_addra[2]__0[35]} {user_core_inst/negative_process_inst/ram_bar0_addra[2]__0[36]} {user_core_inst/negative_process_inst/ram_bar0_addra[2]__0[37]} {user_core_inst/negative_process_inst/ram_bar0_addra[2]__0[38]} {user_core_inst/negative_process_inst/ram_bar0_addra[2]__0[39]} {user_core_inst/negative_process_inst/ram_bar0_addra[2]__0[40]} {user_core_inst/negative_process_inst/ram_bar0_addra[2]__0[41]} {user_core_inst/negative_process_inst/ram_bar0_addra[2]__0[42]} {user_core_inst/negative_process_inst/ram_bar0_addra[2]__0[43]} {user_core_inst/negative_process_inst/ram_bar0_addra[2]__0[44]} {user_core_inst/negative_process_inst/ram_bar0_addra[2]__0[45]} {user_core_inst/negative_process_inst/ram_bar0_addra[2]__0[46]} {user_core_inst/negative_process_inst/ram_bar0_addra[2]__0[47]} {user_core_inst/negative_process_inst/ram_bar0_addra[2]__0[48]} {user_core_inst/negative_process_inst/ram_bar0_addra[2]__0[49]} {user_core_inst/negative_process_inst/ram_bar0_addra[2]__0[50]} {user_core_inst/negative_process_inst/ram_bar0_addra[2]__0[51]} {user_core_inst/negative_process_inst/ram_bar0_addra[2]__0[52]} {user_core_inst/negative_process_inst/ram_bar0_addra[2]__0[53]} {user_core_inst/negative_process_inst/ram_bar0_addra[2]__0[54]} {user_core_inst/negative_process_inst/ram_bar0_addra[2]__0[55]} {user_core_inst/negative_process_inst/ram_bar0_addra[2]__0[56]} {user_core_inst/negative_process_inst/ram_bar0_addra[2]__0[57]} {user_core_inst/negative_process_inst/ram_bar0_addra[2]__0[58]} {user_core_inst/negative_process_inst/ram_bar0_addra[2]__0[59]} {user_core_inst/negative_process_inst/ram_bar0_addra[2]__0[60]} {user_core_inst/negative_process_inst/ram_bar0_addra[2]__0[61]} {user_core_inst/negative_process_inst/ram_bar0_addra[2]__0[62]} {user_core_inst/negative_process_inst/ram_bar0_addra[2]__0[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe44]
set_property port_width 128 [get_debug_ports u_ila_0/probe44]
connect_debug_port u_ila_0/probe44 [get_nets [list {user_core_inst/negative_process_inst/m_axis_cq_tdata[0]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[1]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[2]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[3]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[4]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[5]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[6]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[7]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[8]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[9]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[10]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[11]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[12]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[13]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[14]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[15]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[16]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[17]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[18]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[19]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[20]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[21]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[22]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[23]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[24]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[25]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[26]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[27]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[28]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[29]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[30]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[31]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[32]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[33]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[34]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[35]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[36]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[37]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[38]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[39]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[40]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[41]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[42]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[43]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[44]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[45]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[46]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[47]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[48]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[49]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[50]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[51]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[52]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[53]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[54]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[55]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[56]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[57]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[58]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[59]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[60]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[61]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[62]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[63]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[64]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[65]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[66]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[67]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[68]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[69]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[70]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[71]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[72]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[73]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[74]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[75]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[76]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[77]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[78]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[79]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[80]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[81]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[82]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[83]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[84]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[85]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[86]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[87]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[88]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[89]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[90]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[91]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[92]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[93]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[94]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[95]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[96]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[97]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[98]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[99]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[100]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[101]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[102]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[103]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[104]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[105]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[106]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[107]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[108]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[109]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[110]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[111]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[112]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[113]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[114]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[115]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[116]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[117]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[118]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[119]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[120]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[121]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[122]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[123]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[124]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[125]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[126]} {user_core_inst/negative_process_inst/m_axis_cq_tdata[127]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe45]
set_property port_width 128 [get_debug_ports u_ila_0/probe45]
connect_debug_port u_ila_0/probe45 [get_nets [list {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[0]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[1]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[2]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[3]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[4]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[5]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[6]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[7]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[8]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[9]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[10]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[11]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[12]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[13]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[14]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[15]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[16]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[17]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[18]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[19]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[20]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[21]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[22]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[23]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[24]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[25]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[26]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[27]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[28]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[29]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[30]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[31]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[32]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[33]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[34]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[35]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[36]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[37]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[38]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[39]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[40]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[41]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[42]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[43]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[44]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[45]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[46]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[47]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[48]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[49]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[50]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[51]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[52]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[53]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[54]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[55]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[56]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[57]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[58]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[59]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[60]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[61]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[62]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[63]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[64]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[65]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[66]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[67]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[68]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[69]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[70]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[71]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[72]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[73]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[74]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[75]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[76]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[77]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[78]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[79]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[80]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[81]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[82]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[83]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[84]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[85]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[86]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[87]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[88]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[89]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[90]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[91]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[92]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[93]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[94]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[95]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[96]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[97]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[98]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[99]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[100]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[101]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[102]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[103]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[104]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[105]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[106]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[107]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[108]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[109]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[110]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[111]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[112]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[113]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[114]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[115]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[116]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[117]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[118]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[119]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[120]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[121]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[122]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[123]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[124]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[125]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[126]} {pcie4c_uscale_plus_0_i/m_axis_rc_tdata[127]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe46]
set_property port_width 4 [get_debug_ports u_ila_0/probe46]
connect_debug_port u_ila_0/probe46 [get_nets [list {user_core_inst/positive_process_inst/snoop_r[0]} {user_core_inst/positive_process_inst/snoop_r[1]} {user_core_inst/positive_process_inst/snoop_r[2]} {user_core_inst/positive_process_inst/snoop_r[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe47]
set_property port_width 4 [get_debug_ports u_ila_0/probe47]
connect_debug_port u_ila_0/probe47 [get_nets [list {user_core_inst/positive_process_inst/snoop_s[0]} {user_core_inst/positive_process_inst/snoop_s[1]} {user_core_inst/positive_process_inst/snoop_s[2]} {user_core_inst/positive_process_inst/snoop_s[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe48]
set_property port_width 1 [get_debug_ports u_ila_0/probe48]
connect_debug_port u_ila_0/probe48 [get_nets [list user_core_inst/irq_proc_inst/cfg_interrupt_msi_fail]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe49]
set_property port_width 1 [get_debug_ports u_ila_0/probe49]
connect_debug_port u_ila_0/probe49 [get_nets [list user_core_inst/irq_proc_inst/cfg_interrupt_msi_pending_status_data_enable]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe50]
set_property port_width 1 [get_debug_ports u_ila_0/probe50]
connect_debug_port u_ila_0/probe50 [get_nets [list user_core_inst/irq_proc_inst/cfg_interrupt_msi_sent]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe51]
set_property port_width 1 [get_debug_ports u_ila_0/probe51]
connect_debug_port u_ila_0/probe51 [get_nets [list user_core_inst/irq_proc_inst/cfg_interrupt_msix_int]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe52]
set_property port_width 1 [get_debug_ports u_ila_0/probe52]
connect_debug_port u_ila_0/probe52 [get_nets [list user_core_inst/irq_proc_inst/cfg_interrupt_sent]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe53]
set_property port_width 1 [get_debug_ports u_ila_0/probe53]
connect_debug_port u_ila_0/probe53 [get_nets [list user_core_inst/irq_proc_inst/irq_ready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe54]
set_property port_width 1 [get_debug_ports u_ila_0/probe54]
connect_debug_port u_ila_0/probe54 [get_nets [list user_core_inst/irq_proc_inst/irq_valid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe55]
set_property port_width 1 [get_debug_ports u_ila_0/probe55]
connect_debug_port u_ila_0/probe55 [get_nets [list user_core_inst/negative_process_inst/m_axis_cq_tlast]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe56]
set_property port_width 1 [get_debug_ports u_ila_0/probe56]
connect_debug_port u_ila_0/probe56 [get_nets [list user_core_inst/negative_process_inst/m_axis_cq_tready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe57]
set_property port_width 1 [get_debug_ports u_ila_0/probe57]
connect_debug_port u_ila_0/probe57 [get_nets [list user_core_inst/negative_process_inst/m_axis_cq_tvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe58]
set_property port_width 1 [get_debug_ports u_ila_0/probe58]
connect_debug_port u_ila_0/probe58 [get_nets [list pcie4c_uscale_plus_0_i/m_axis_rc_tlast]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe59]
set_property port_width 1 [get_debug_ports u_ila_0/probe59]
connect_debug_port u_ila_0/probe59 [get_nets [list pcie4c_uscale_plus_0_i/m_axis_rc_tready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe60]
set_property port_width 1 [get_debug_ports u_ila_0/probe60]
connect_debug_port u_ila_0/probe60 [get_nets [list pcie4c_uscale_plus_0_i/m_axis_rc_tvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe61]
set_property port_width 1 [get_debug_ports u_ila_0/probe61]
connect_debug_port u_ila_0/probe61 [get_nets [list user_core_inst/negative_process_inst/s_axis_cc_tlast]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe62]
set_property port_width 1 [get_debug_ports u_ila_0/probe62]
connect_debug_port u_ila_0/probe62 [get_nets [list user_core_inst/negative_process_inst/s_axis_cc_tvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe63]
set_property port_width 1 [get_debug_ports u_ila_0/probe63]
connect_debug_port u_ila_0/probe63 [get_nets [list pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tlast]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe64]
set_property port_width 1 [get_debug_ports u_ila_0/probe64]
connect_debug_port u_ila_0/probe64 [get_nets [list pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/s_axis_rq_tvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe65]
set_property port_width 1 [get_debug_ports u_ila_0/probe65]
connect_debug_port u_ila_0/probe65 [get_nets [list user_core_inst/negative_process_inst/usr_first_be_used_r]]
create_debug_core u_ila_1 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list pcie4c_uscale_plus_0_i/inst/pcie4c_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
set_property port_width 3 [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {user_core_inst/positive_process_inst/s_axis_rq_tready[1]} {user_core_inst/positive_process_inst/s_axis_rq_tready[2]} {user_core_inst/positive_process_inst/s_axis_rq_tready[3]}]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets u_ila_1_CLK_MCAPCLK]
