<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,  2213, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll,  9731, user unroll pragmas are applied</column>
            <column name="">(2) simplification,  8827, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,  7800, user inline pragmas are applied</column>
            <column name="">(4) simplification,  7771, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 14369, user array partition pragmas are applied</column>
            <column name="">(2) simplification, 12573, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate , 12573, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape, 12573, apply array reshape pragmas</column>
            <column name="">(5) access patterns, 11489, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification, 11040, loop and instruction simplification</column>
            <column name="">(2) parallelization, 10929, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition, 10833, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification, 10833, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering, 11880, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations, 12685, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="llama_inference_hls_top" col1="llama_hls_top.cpp:30" col2="2213" col3="7771" col4="11489" col5="10833" col6="12685">
                    <row id="18" col0="attention_layer_with_cache_kernel" col1="llama_hls_top.cpp:204" col2="1236" col3="7192" col4="9354" col5="9153" col6="10734">
                        <row id="12" col0="rmsnorm_kernel" col1="llama_hls_top.cpp:416" col2="201" col3="82" col4="213" col5="212" col6="262">
                            <row id="13" col0="kernel_rmsnorm" col1="kernel_rmsnorm.cpp:71" col2="199" col3="80" col4="211" col5="210" col6="259">
                                <row id="23" col0="load_vec" col1="kernel_rmsnorm.cpp:8" col2="38" col2_disp="  38 (2 calls)" col3="18" col3_disp="  18 (2 calls)" col4="36" col4_disp="   36 (2 calls)" col5="36" col5_disp="   36 (2 calls)" col6="52" col6_disp="   52 (2 calls)"/>
                                <row id="4" col0="compute_rmsnorm" col1="kernel_rmsnorm.cpp:18" col2="106" col3="45" col4="123" col5="122" col6="148"/>
                                <row id="17" col0="store_result" col1="kernel_rmsnorm.cpp:59" col2="26" col3="9" col4="44" col5="44" col6="52"/>
                            </row>
                        </row>
                        <row id="19" col0="matmul_kernel" col1="llama_hls_top.cpp:447" col2="268" col2_disp=" 268 (4 calls)" col3="184" col3_disp=" 184 (4 calls)" col4="380" col4_disp="  380 (4 calls)" col5="376" col5_disp="  376 (4 calls)" col6="103">
                            <row id="14" col0="kernel_matmul" col1="kernel_matmul.cpp:4" col2="260" col2_disp=" 260 (4 calls)" col3="" col4="" col5="" col6=""/>
                        </row>
                        <row id="15" col0="rope_kernel" col1="llama_hls_top.cpp:428" col2="390" col3="184" col4="550" col5="486" col6="571">
                            <row id="22" col0="kernel_rope" col1="kernel_rope.cpp:108" col2="378" col3="" col4="" col5="" col6="">
                                <row id="21" col0="load_vec" col1="kernel_rope.cpp:8" col2="76" col2_disp="  76 (4 calls)" col3="" col4="" col5="" col6=""/>
                                <row id="10" col0="compute_rope" col1="kernel_rope.cpp:18" col2="194" col3="" col4="" col5="" col6=""/>
                                <row id="20" col0="store_result" col1="kernel_rope.cpp:96" col2="52" col2_disp="  52 (2 calls)" col3="" col4="" col5="" col6=""/>
                            </row>
                            <row id="21" col0="load_vec" col1="kernel_rope.cpp:8" col2="" col3="52" col3_disp="  52 (4 calls)" col4="132" col4_disp="  132 (4 calls)" col5="68" col5_disp="   68 (4 calls)" col6="100" col6_disp="  100 (4 calls)"/>
                            <row id="10" col0="compute_rope" col1="kernel_rope.cpp:18" col2="" col3="94" col4="310" col5="310" col6="349"/>
                            <row id="20" col0="store_result" col1="kernel_rope.cpp:96" col2="" col3="18" col3_disp="  18 (2 calls)" col4="88" col4_disp="   88 (2 calls)" col5="88" col5_disp="   88 (2 calls)" col6="104" col6_disp="  104 (2 calls)"/>
                        </row>
                        <row id="1" col0="update_kv_cache_kernel" col1="llama_hls_top.cpp:259" col2="34" col3="23" col4="59" col5="59" col6="75"/>
                        <row id="16" col0="compute_attention_with_cache_kernel" col1="llama_hls_top.cpp:286" col2="326" col3="6702" col4="8030" col5="7898" col6="">
                            <row id="8" col0="sqrtf" col1="sqrtfloat.cpp:11" col2="2" col3="" col4="" col5="" col6=""/>
                            <row id="26" col0="softmax_kernel" col1="llama_hls_top.cpp:473" col2="178" col3="1200" col3_disp="1,200 (12 calls)" col4="2484" col4_disp="2,484 (12 calls)" col5="2388" col5_disp="2,388 (12 calls)" col6="">
                                <row id="24" col0="kernel_softmax" col1="kernel_softmax.cpp:77" col2="176" col3="1176" col3_disp="1,176 (12 calls)" col4="2460" col4_disp="2,460 (12 calls)" col5="2364" col5_disp="2,364 (12 calls)" col6="">
                                    <row id="25" col0="load_vec" col1="kernel_softmax.cpp:8" col2="19" col3="156" col3_disp=" 156 (12 calls)" col4="264" col4_disp="  264 (12 calls)" col5="252" col5_disp="  252 (12 calls)" col6=""/>
                                    <row id="27" col0="compute_softmax" col1="kernel_softmax.cpp:18" col2="102" col3="744" col3_disp=" 744 (12 calls)" col4="1692" col4_disp="1,692 (12 calls)" col5="1620" col5_disp="1,620 (12 calls)" col6=""/>
                                    <row id="7" col0="store_result" col1="kernel_softmax.cpp:65" col2="26" col3="156" col3_disp=" 156 (12 calls)" col4="384" col4_disp="  384 (12 calls)" col5="372" col5_disp="  372 (12 calls)" col6=""/>
                                </row>
                            </row>
                        </row>
                    </row>
                    <row id="3" col0="ffn_layer_kernel" col1="llama_hls_top.cpp:370" col2="564" col3="300" col4="830" col5="826" col6="951">
                        <row id="12" col0="rmsnorm_kernel" col1="llama_hls_top.cpp:416" col2="201" col3="82" col4="213" col5="212" col6="262">
                            <row id="13" col0="kernel_rmsnorm" col1="kernel_rmsnorm.cpp:71" col2="199" col3="80" col4="211" col5="210" col6="259">
                                <row id="23" col0="load_vec" col1="kernel_rmsnorm.cpp:8" col2="38" col2_disp="  38 (2 calls)" col3="18" col3_disp="  18 (2 calls)" col4="36" col4_disp="   36 (2 calls)" col5="36" col5_disp="   36 (2 calls)" col6="52" col6_disp="   52 (2 calls)"/>
                                <row id="4" col0="compute_rmsnorm" col1="kernel_rmsnorm.cpp:18" col2="106" col3="45" col4="123" col5="122" col6="148"/>
                                <row id="17" col0="store_result" col1="kernel_rmsnorm.cpp:59" col2="26" col3="9" col4="44" col5="44" col6="52"/>
                            </row>
                        </row>
                        <row id="19" col0="matmul_kernel" col1="llama_hls_top.cpp:447" col2="201" col2_disp=" 201 (3 calls)" col3="138" col3_disp=" 138 (3 calls)" col4="287" col4_disp="  287 (3 calls)" col5="284" col5_disp="  284 (3 calls)" col6="105">
                            <row id="14" col0="kernel_matmul" col1="kernel_matmul.cpp:4" col2="195" col2_disp=" 195 (3 calls)" col3="" col4="" col5="" col6=""/>
                        </row>
                        <row id="6" col0="silu_activation_kernel" col1="llama_hls_top.cpp:461" col2="132" col3="57" col4="167" col5="167" col6="203">
                            <row id="2" col0="kernel_silu" col1="kernel_silu.cpp:56" col2="130" col3="55" col4="165" col5="165" col6="200">
                                <row id="5" col0="load_vec" col1="kernel_silu.cpp:6" col2="19" col3="9" col4="26" col5="26" col6="34"/>
                                <row id="11" col0="compute_silu" col1="kernel_silu.cpp:16" col2="65" col3="31" col4="89" col5="89" col6="108"/>
                                <row id="9" col0="store_result" col1="kernel_silu.cpp:44" col2="26" col3="9" col4="44" col5="44" col6="52"/>
                            </row>
                        </row>
                    </row>
                    <row id="12" col0="rmsnorm_kernel" col1="llama_hls_top.cpp:416" col2="201" col3="82" col4="213" col5="212" col6="262">
                        <row id="13" col0="kernel_rmsnorm" col1="kernel_rmsnorm.cpp:71" col2="199" col3="80" col4="211" col5="210" col6="259">
                            <row id="23" col0="load_vec" col1="kernel_rmsnorm.cpp:8" col2="38" col2_disp="  38 (2 calls)" col3="18" col3_disp="  18 (2 calls)" col4="36" col4_disp="   36 (2 calls)" col5="36" col5_disp="   36 (2 calls)" col6="52" col6_disp="   52 (2 calls)"/>
                            <row id="4" col0="compute_rmsnorm" col1="kernel_rmsnorm.cpp:18" col2="106" col3="45" col4="123" col5="122" col6="148"/>
                            <row id="17" col0="store_result" col1="kernel_rmsnorm.cpp:59" col2="26" col3="9" col4="44" col5="44" col6="52"/>
                        </row>
                    </row>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

