<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <title>GICR_IGRPMODR&lt;n&gt;E</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">GICR_IGRPMODR&lt;n&gt;E, Interrupt Group Modifier Registers, n = 1 - 2</h1><p>The GICR_IGRPMODR&lt;n&gt;E characteristics are:</p><h2>Purpose</h2>
        <p>When <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.DS==0, this register together with the GICR_IGROUPR&lt;n&gt;E registers, controls whether the corresponding interrupt is in:</p>

      
        <ul>
<li>Secure Group 0.
</li><li>Non-secure Group 1.
</li><li>When System register access is enabled, Secure Group 1.
</li></ul>
      <h2>Configuration</h2><p>This register is present only when FEAT_GICv3p1 is implemented. Otherwise, direct accesses to GICR_IGRPMODR&lt;n&gt;E are <span class="arm-defined-word">RES0</span>.</p>
        <p>When <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.DS==0, this register is Secure.</p>

      
        <p>A copy of this register is provided for each Redistributor.</p>
      <h2>Attributes</h2>
        <p>GICR_IGRPMODR&lt;n&gt;E is a 32-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#fieldset_0-31_0">Group_modifier_bit31</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">Group_modifier_bit30</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">Group_modifier_bit29</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">Group_modifier_bit28</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">Group_modifier_bit27</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">Group_modifier_bit26</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">Group_modifier_bit25</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">Group_modifier_bit24</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">Group_modifier_bit23</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">Group_modifier_bit22</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">Group_modifier_bit21</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">Group_modifier_bit20</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">Group_modifier_bit19</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">Group_modifier_bit18</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">Group_modifier_bit17</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">Group_modifier_bit16</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">Group_modifier_bit15</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">Group_modifier_bit14</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">Group_modifier_bit13</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">Group_modifier_bit12</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">Group_modifier_bit11</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">Group_modifier_bit10</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">Group_modifier_bit9</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">Group_modifier_bit8</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">Group_modifier_bit7</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">Group_modifier_bit6</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">Group_modifier_bit5</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">Group_modifier_bit4</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">Group_modifier_bit3</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">Group_modifier_bit2</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">Group_modifier_bit1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">Group_modifier_bit0</a></td></tr></tbody></table><h4 id="fieldset_0-31_0">Group_modifier_bit&lt;x&gt;, bit [x], for x = 31 to 0</h4><div class="field"><p>Group modifier bit. In implementations where affinity routing is enabled for the Security state of an interrupt, the bit that corresponds to the interrupt is concatenated with the equivalent bit in <a href="ext-gicr_igrouprne.html">GICR_IGROUPR&lt;n&gt;E</a> to form a 2-bit field that defines an interrupt group:</p>
<table class="valuetable"><thead><tr><th>Group modifier bit</th><th>Group status bit</th><th>Definition</th><th>Short name</th></tr></thead><tbody><tr><td><span class="binarynumber">0b0</span></td><td><span class="binarynumber">0b0</span></td><td>Secure Group 0</td><td>G0S</td></tr><tr><td><span class="binarynumber">0b0</span></td><td><span class="binarynumber">0b1</span></td><td>Non-secure Group 1</td><td>G1NS</td></tr><tr><td><span class="binarynumber">0b1</span></td><td><span class="binarynumber">0b0</span></td><td>Secure Group 1</td><td>G1S</td></tr><tr><td><span class="binarynumber">0b1</span></td><td><span class="binarynumber">0b1</span></td><td>Reserved, treated as Non-secure Group 1</td><td>-</td></tr></tbody></table><p>The reset behavior of this field is:</p><ul><li>On a GIC reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><div class="text_after_fields"><p>For INTID m, when DIV and MOD are the integer division and modulo operations:</p>
<ul>
<li>The corresponding GICR_IGRPMODR&lt;n&gt;E number, n, is given by n = (m-1024) DIV 32.
</li><li>The offset of the required GICR_IGRPMODR&lt;n&gt;E is (<span class="hexnumber">0xD00</span> + (4*n)).
</li><li>The bit number of the required group modifier bit in this register is (m-1024) MOD 32.
</li></ul></div><h2>Accessing GICR_IGRPMODR&lt;n&gt;E</h2>
        <p>When affinity routing is not enabled for the Security state of an interrupt in GICR_IGRPMODR&lt;n&gt;E, the corresponding bit is <span class="arm-defined-word">RES0</span>.</p>

      
        <p>When <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.DS==0, the register is RAZ/WI to Non-secure accesses.</p>

      
        <p>Bits corresponding to unimplemented interrupts are RAZ/WI.</p>
      <h4>GICR_IGRPMODR&lt;n&gt;E can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>GIC Redistributor</td><td>SGI_base</td><td><span class="hexnumber">0x0D00</span> + (4 * n)</td><td>GICR_IGRPMODR&lt;n&gt;E</td></tr></table><p>Accesses on this interface are <span class="access_level">RW</span>.</p><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">30/03/2023 19:07; 997dd0cf3258cacf72aa7cf7a885f19a4758c3af</p><p class="copyconf">Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
