Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/paul/Projects/mega65/mega65-r2-max10/intclock.qsys --block-symbol-file --output-directory=/home/paul/Projects/mega65/mega65-r2-max10/intclock --family="MAX 10" --part=10M08SAU169C8G
Progress: Loading mega65-r2-max10/intclock.qsys
Progress: Reading input file
Progress: Adding altclkctrl_0 [altclkctrl 18.1]
Progress: Parameterizing module altclkctrl_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: intclock.altclkctrl_0: Targeting device family: MAX 10.
: intclock.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/paul/Projects/mega65/mega65-r2-max10/intclock.qsys --synthesis=VHDL --output-directory=/home/paul/Projects/mega65/mega65-r2-max10/intclock/synthesis --family="MAX 10" --part=10M08SAU169C8G
Progress: Loading mega65-r2-max10/intclock.qsys
Progress: Reading input file
Progress: Adding altclkctrl_0 [altclkctrl 18.1]
Progress: Parameterizing module altclkctrl_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: intclock.altclkctrl_0: Targeting device family: MAX 10.
: intclock.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
Info: intclock: Generating intclock "intclock" for QUARTUS_SYNTH
Info: altclkctrl_0: Generating top-level entity intclock_altclkctrl_0.
Info: altclkctrl_0: "intclock" instantiated altclkctrl "altclkctrl_0"
Info: intclock: Done "intclock" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
