<module name="MCU_j7am_mcu_ecc_aggr0_REGS" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="REGS_aggr_revision" acronym="REGS_aggr_revision" offset="0x0" width="32" description="Revision parameters">
		<bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="Scheme" range="31 - 30" rwaccess="R"/> 
		<bitfield id="BU" width="2" begin="29" end="28" resetval="0x2" description="bu" range="29 - 28" rwaccess="R"/> 
		<bitfield id="MODULE_ID" width="12" begin="27" end="16" resetval="0x1696" description="Module ID" range="27 - 16" rwaccess="R"/> 
		<bitfield id="REVRTL" width="5" begin="15" end="11" resetval="0x7" description="RTL version" range="15 - 11" rwaccess="R"/> 
		<bitfield id="REVMAJ" width="3" begin="10" end="8" resetval="0x2" description="Major version" range="10 - 8" rwaccess="R"/> 
		<bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom version" range="7 - 6" rwaccess="R"/> 
		<bitfield id="REVMIN" width="6" begin="5" end="0" resetval="0x1" description="Minor version" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="REGS_ecc_vector" acronym="REGS_ecc_vector" offset="0x8" width="32" description="ECC Vector Register">
		<bitfield id="RD_SVBUS_DONE" width="1" begin="24" end="24" resetval="0x0" description="Status to indicate if read on serial VBUS is complete, write of any value will clear this bit." range="24" rwaccess="R/W1TC"/> 
		<bitfield id="RD_SVBUS_ADDRESS" width="8" begin="23" end="16" resetval="0x0" description="Read address" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="RD_SVBUS" width="1" begin="15" end="15" resetval="0x0" description="Write 1 to trigger a read on the serial VBUS" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="ECC_VECTOR" width="11" begin="10" end="0" resetval="0x0" description="Value written to select the corresponding ECC RAM for control or status" range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="REGS_misc_status" acronym="REGS_misc_status" offset="0xC" width="32" description="Misc Status">
		<bitfield id="NUM_RAMS" width="11" begin="10" end="0" resetval="0x89" description="Indicates the number of RAMS serviced by the ECC aggregator" range="10 - 0" rwaccess="R"/>
	</register>
	<register id="REGS_reserved_svbus" acronym="REGS_reserved_svbus" offset="0x10" width="32" description="Reference other documents that contain the ECC RAM wrapper and EDC controller serial vbus register sets.">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Serial VBUS register data" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="REGS_sec_eoi_reg" acronym="REGS_sec_eoi_reg" offset="0x3C" width="32" description="EOI Register">
		<bitfield id="EOI_WR" width="1" begin="0" end="0" resetval="0x0" description="EOI Register" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="REGS_sec_status_reg0" acronym="REGS_sec_status_reg0" offset="0x40" width="32" description="Interrupt Status Register 0">
		<bitfield id="J7AM_MCU_FW_CBASS_MCU_0_J7AM_MCU_FW_CBASS_ERR_SCR_J7AM_MCU_FW_CBASS_ERR_SCR_EDC_CTRL_BUSECC_PEND" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_fw_cbass_mcu_0_j7am_mcu_fw_cbass_err_scr_j7am_mcu_fw_cbass_err_scr_edc_ctrl_busecc_pend" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_FW_CBASS_MCU_0_J7AM_MCU_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_BUSECC_PEND" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_fw_cbass_mcu_0_j7am_mcu_fw_cbass_err_slv_p2p_bridge_err_slv_bridge_busecc_pend" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_FW_CBASS_MCU_0_J7AM_MCU_FW_CBASS_CBASS_DEFAULT_ERR_J7AM_MCU_FW_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_PEND" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_fw_cbass_mcu_0_j7am_mcu_fw_cbass_cbass_default_err_j7am_mcu_fw_cbass_cbass_default_err_edc_ctrl_busecc_pend" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_FW_CBASS_MCU_0_J7AM_MCU_FW_CBASS_MCU_FW_SCRP_32B_CLK4_SCR_J7AM_MCU_FW_CBASS_MCU_FW_SCRP_32B_CLK4_SCR_EDC_CTRL_BUSECC_PEND" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_fw_cbass_mcu_0_j7am_mcu_fw_cbass_MCU_FW_SCRP_32b_CLK4_scr_j7am_mcu_fw_cbass_MCU_FW_SCRP_32b_CLK4_scr_edc_ctrl_busecc_pend" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_FW_CBASS_MCU_0_J7AM_MCU_FW_CBASS_IJ7AM_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IJ7AM_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_BUSECC_PEND" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_fw_cbass_mcu_0_j7am_mcu_fw_cbass_Ij7am_mcu_cbass_mcu_0_cbass_dmsc_slv_p2p_bridge_Ij7am_mcu_cbass_mcu_0_cbass_dmsc_slv_bridge_busecc_pend" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_FW_CBASS_MCU_0_J7AM_MCU_FW_CBASS_INAVSS_MCU_J7_MCU_0_MODSS_DMSC_SLV_P2P_BRIDGE_INAVSS_MCU_J7_MCU_0_MODSS_DMSC_SLV_BRIDGE_BUSECC_PEND" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_fw_cbass_mcu_0_j7am_mcu_fw_cbass_Inavss_mcu_j7_mcu_0_modss_dmsc_slv_p2p_bridge_Inavss_mcu_j7_mcu_0_modss_dmsc_slv_bridge_busecc_pend" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7VCL_IEXPORT_VBUSM_64B_MST_MCU_0_MST_MTOG_EDC_CTRL_PEND" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Pending Status for Ij7vcl_Iexport_vbusm_64b_mst_mcu_0_mst_mtog_edc_ctrl_pend" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CTRL_MMR_MCU_0_J7AM_MCU_CTRL_MMR_EDC_CTRL_BUSECC_PEND" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_ctrl_mmr_mcu_0_j7am_mcu_ctrl_mmr_edc_ctrl_busecc_pend" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="J7VC_MCU_SEC_MMR_MCU_0_J7VC_MCU_SEC_MMR_EDC_CTRL_BUSECC_PEND" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Pending Status for j7vc_mcu_sec_mmr_mcu_0_j7vc_mcu_sec_mmr_edc_ctrl_busecc_pend" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="J7VC_MCU_PLL_MMR_MCU_0_J7VC_MCU_PLL_MMR_EDC_CTRL_BUSECC_PEND" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Pending Status for j7vc_mcu_pll_mmr_mcu_0_j7vc_mcu_pll_mmr_edc_ctrl_busecc_pend" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="I7_MCU_VBUSM_FSS1_SAFETY_GASKET_WR_RAMECC_PEND" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Pending Status for I7_mcu_vbusm_fss1_safety_gasket_wr_ramecc_pend" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="I7_MCU_VBUSM_FSS1_SAFETY_GASKET_RD_RAMECC_PEND" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Pending Status for I7_mcu_vbusm_fss1_safety_gasket_rd_ramecc_pend" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="I7_MCU_VBUSM_FSS1_SAFETY_GASKET_EDC_CTRL_PEND" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Pending Status for I7_mcu_vbusm_fss1_safety_gasket_edc_ctrl_pend" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="I7_MCU_VBUSM_FSS0_SAFETY_GASKET_WR_RAMECC_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Pending Status for I7_mcu_vbusm_fss0_safety_gasket_wr_ramecc_pend" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="I7_MCU_VBUSM_FSS0_SAFETY_GASKET_RD_RAMECC_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Pending Status for I7_mcu_vbusm_fss0_safety_gasket_rd_ramecc_pend" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="I7_MCU_VBUSM_FSS0_SAFETY_GASKET_EDC_CTRL_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Pending Status for I7_mcu_vbusm_fss0_safety_gasket_edc_ctrl_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="IVDC_DATA_SAFEG_VBUSM_64B_REF_EDC_CTRL_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Pending Status for Ivdc_data_safeg_vbusm_64b_ref_edc_ctrl_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="IVDC_DATA_SAFEG_VBUSM_64B_REF_RD_RAMECC_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for Ivdc_data_safeg_vbusm_64b_ref_rd_ramecc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="IVDC_DATA_SAFEG_VBUSM_64B_REF_WR_RAMECC_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for Ivdc_data_safeg_vbusm_64b_ref_wr_ramecc_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_INFRA_VBUSP_32B_SRC_P2M_SRC_BUSECC_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for Imcu_cor_infra_vbusp_32b_src_p2m_src_busecc_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_INFRA_VBUSP_32B_M2M_SRC_VBUSS_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for Imcu_cor_infra_vbusp_32b_m2m_src_vbuss_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_INFRA_VBUSP_32B_INFRA_SAFEG_EDC_CTRL_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for Imcu_cor_infra_vbusp_32b_infra_safeg_edc_ctrl_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_INFRA_VBUSP_32B_INFRA_SAFEG_RD_RAMECC_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for Imcu_cor_infra_vbusp_32b_infra_safeg_rd_ramecc_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_INFRA_VBUSP_32B_INFRA_SAFEG_WR_RAMECC_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for Imcu_cor_infra_vbusp_32b_infra_safeg_wr_ramecc_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_DATA_VBUSM_64B_SRC_VBUSS_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for Imcu_cor_data_vbusm_64b_src_vbuss_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="ICOR_MCU_DATA_VBUSM_64B_M2M_VBUSS_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for Icor_mcu_data_vbusm_64b_m2m_vbuss_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="ICOR_MCU_DATA_VBUSM_64B_DST_VBUSS_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for Icor_mcu_data_vbusm_64b_dst_vbuss_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_FW_VBUSP_32B_SRC_P2M_BUSECC_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for Imcu_cor_fw_vbusp_32b_src_p2m_busecc_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_FW_VBUSP_32B_M2M_SRC_VBUSS_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for Imcu_cor_fw_vbusp_32b_m2m_src_vbuss_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_FW_VBUSP_32B_SOC_FW_SAFEG_EDC_CTRL_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for Imcu_cor_fw_vbusp_32b_soc_fw_safeg_edc_ctrl_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_FW_VBUSP_32B_SOC_FW_SAFEG_RD_RAMECC_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for Imcu_cor_fw_vbusp_32b_soc_fw_safeg_rd_ramecc_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_FW_VBUSP_32B_SOC_FW_SAFEG_WR_RAMECC_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for Imcu_cor_fw_vbusp_32b_soc_fw_safeg_wr_ramecc_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="REGS_sec_status_reg1" acronym="REGS_sec_status_reg1" offset="0x44" width="32" description="Interrupt Status Register 1">
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRP_32_PCLK6_SCR_J7AM_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_4_PEND" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRP_32_PCLK6_scr_j7am_mcu_cbass_SCRP_32_PCLK6_scr_edc_ctrl_busecc_4_pend" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRP_32_PCLK6_SCR_J7AM_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_3_PEND" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRP_32_PCLK6_scr_j7am_mcu_cbass_SCRP_32_PCLK6_scr_edc_ctrl_busecc_3_pend" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRP_32_PCLK6_SCR_J7AM_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_2_PEND" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRP_32_PCLK6_scr_j7am_mcu_cbass_SCRP_32_PCLK6_scr_edc_ctrl_busecc_2_pend" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRP_32_PCLK6_SCR_J7AM_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_1_PEND" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRP_32_PCLK6_scr_j7am_mcu_cbass_SCRP_32_PCLK6_scr_edc_ctrl_busecc_1_pend" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRP_32_PCLK6_SCR_J7AM_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_0_PEND" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRP_32_PCLK6_scr_j7am_mcu_cbass_SCRP_32_PCLK6_scr_edc_ctrl_busecc_0_pend" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_EXPORT_J7AM_MCU_TO_MAIN_INFRA_VBUSP_L0_M2P_BRIDGE_EXPORT_J7AM_MCU_TO_MAIN_INFRA_VBUSP_L0_BRIDGE_BUSECC_PEND" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_export_j7am_mcu_to_main_infra_vbusp_l0_m2p_bridge_export_j7am_mcu_to_main_infra_vbusp_l0_bridge_busecc_pend" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_EXPORT_J7AM_MCU_TO_WKUP_VBUSM_L0_M2M_BRIDGE_J7AM_MCU_CBASS_EXPORT_J7AM_MCU_TO_WKUP_VBUSM_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_export_j7am_mcu_to_wkup_vbusm_l0_m2m_bridge_j7am_mcu_cbass_export_j7am_mcu_to_wkup_vbusm_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IJ7AM_MCU_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7AM_MCU_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_BUSECC_PEND" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ij7am_mcu_cbass_mcu_0_cbass_err_slv_p2p_bridge_Ij7am_mcu_cbass_mcu_0_cbass_err_slv_bridge_busecc_pend" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IJ7AM_MCU_FW_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7AM_MCU_FW_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_BUSECC_PEND" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ij7am_mcu_fw_cbass_mcu_0_cbass_err_slv_p2p_bridge_Ij7am_mcu_fw_cbass_mcu_0_cbass_err_slv_bridge_busecc_pend" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IJ7_MCU_VBUSM_SAFETY_GASKET_MCU_FSS_1_CFG_P2P_BRIDGE_IJ7_MCU_VBUSM_SAFETY_GASKET_MCU_FSS_1_CFG_BRIDGE_BUSECC_PEND" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ij7_mcu_vbusm_safety_gasket_mcu_fss_1_cfg_p2p_bridge_Ij7_mcu_vbusm_safety_gasket_mcu_fss_1_cfg_bridge_busecc_pend" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IJ7_MCU_VBUSM_SAFETY_GASKET_MCU_FSS_0_CFG_P2P_BRIDGE_IJ7_MCU_VBUSM_SAFETY_GASKET_MCU_FSS_0_CFG_BRIDGE_BUSECC_PEND" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ij7_mcu_vbusm_safety_gasket_mcu_fss_0_cfg_p2p_bridge_Ij7_mcu_vbusm_safety_gasket_mcu_fss_0_cfg_bridge_busecc_pend" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IVDC_SOC_FW_SAFEG_VBUSP_32B_REF_FWMCU2MAIN_SAFEG_CFG_P2P_BRIDGE_IVDC_SOC_FW_SAFEG_VBUSP_32B_REF_FWMCU2MAIN_SAFEG_CFG_BRIDGE_BUSECC_PEND" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ivdc_soc_fw_safeg_vbusp_32b_ref_fwmcu2main_safeg_cfg_p2p_bridge_Ivdc_soc_fw_safeg_vbusp_32b_ref_fwmcu2main_safeg_cfg_bridge_busecc_pend" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IVDC_INFRA_SAFEG_VBUSP_32B_REF_MCU2MAIN_INFRA_SAFEG_CFG_P2P_BRIDGE_IVDC_INFRA_SAFEG_VBUSP_32B_REF_MCU2MAIN_INFRA_SAFEG_CFG_BRIDGE_BUSECC_PEND" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ivdc_infra_safeg_vbusp_32b_ref_mcu2main_infra_safeg_cfg_p2p_bridge_Ivdc_infra_safeg_vbusp_32b_ref_mcu2main_infra_safeg_cfg_bridge_busecc_pend" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IJ7_MCU_VBUSM_SAFETY_GASKET_MCU2MAIN_0_CFG_P2P_BRIDGE_IJ7_MCU_VBUSM_SAFETY_GASKET_MCU2MAIN_0_CFG_BRIDGE_BUSECC_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ij7_mcu_vbusm_safety_gasket_mcu2main_0_cfg_p2p_bridge_Ij7_mcu_vbusm_safety_gasket_mcu2main_0_cfg_bridge_busecc_pend" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IPULSAR_SL_MCU_0_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MCU_0_CPU1_CFG_SLV_BRIDGE_BUSECC_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ipulsar_sl_mcu_0_cpu1_cfg_slv_p2p_bridge_Ipulsar_sl_mcu_0_cpu1_cfg_slv_bridge_busecc_pend" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IJ7AM_MCU_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_IJ7AM_MCU_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ij7am_mcu_ecc_aggr_mcu_0_cfg_p2p_bridge_Ij7am_mcu_ecc_aggr_mcu_0_cfg_bridge_busecc_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IMSRAM128KX64E_MCU_0_CFG_P2P_BRIDGE_IMSRAM128KX64E_MCU_0_CFG_BRIDGE_BUSECC_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Imsram128kx64e_mcu_0_cfg_p2p_bridge_Imsram128kx64e_mcu_0_cfg_bridge_busecc_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_BR_SCRP_32_PCLK6_TO_SCRP_32_PCLK12_L0_P2P_BRIDGE_BR_SCRP_32_PCLK6_TO_SCRP_32_PCLK12_L0_BRIDGE_DST_BUSECC_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_br_SCRP_32_PCLK6_to_SCRP_32_PCLK12_l0_p2p_bridge_br_SCRP_32_PCLK6_to_SCRP_32_PCLK12_l0_bridge_dst_busecc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_BR_SCRP_32_PCLK6_TO_SCRP_32_PCLK12_L0_P2P_BRIDGE_BR_SCRP_32_PCLK6_TO_SCRP_32_PCLK12_L0_BRIDGE_SRC_BUSECC_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_br_SCRP_32_PCLK6_to_SCRP_32_PCLK12_l0_p2p_bridge_br_SCRP_32_PCLK6_to_SCRP_32_PCLK12_l0_bridge_src_busecc_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_EXPORT_J7AM_WKUP_TO_MCU_VBUSM_L0_M2M_BRIDGE_J7AM_MCU_CBASS_EXPORT_J7AM_WKUP_TO_MCU_VBUSM_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_export_j7am_wkup_to_mcu_vbusm_l0_m2m_bridge_j7am_mcu_cbass_export_j7am_wkup_to_mcu_vbusm_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_BR_SCRP_32_PCLK6_TO_SCRM_64B_PCLK3_R5_L0_P2M_BRIDGE_BR_SCRP_32_PCLK6_TO_SCRM_64B_PCLK3_R5_L0_BRIDGE_DST_BUSECC_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_br_SCRP_32_PCLK6_to_SCRM_64b_PCLK3_R5_l0_p2m_bridge_br_SCRP_32_PCLK6_to_SCRM_64b_PCLK3_R5_l0_bridge_dst_busecc_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_BR_SCRP_32_PCLK6_TO_SCRM_64B_PCLK3_R5_L0_P2M_BRIDGE_BR_SCRP_32_PCLK6_TO_SCRM_64B_PCLK3_R5_L0_BRIDGE_SRC_BUSECC_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_br_SCRP_32_PCLK6_to_SCRM_64b_PCLK3_R5_l0_p2m_bridge_br_SCRP_32_PCLK6_to_SCRM_64b_PCLK3_R5_l0_bridge_src_busecc_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_ISA3SS_AM62_MCU_0_PKTDMA_MEM_M2M_BRIDGE_J7AM_MCU_CBASS_ISA3SS_AM62_MCU_0_PKTDMA_MEM_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Isa3ss_am62_mcu_0_pktdma_mem_m2m_bridge_j7am_mcu_cbass_Isa3ss_am62_mcu_0_pktdma_mem_m2m_bridge_src_edc_ctrl_busecc_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_BR_SCRP_32_PCLK6_TO_SCRP_32B_PCLK3_L0_P2P_BRIDGE_BR_SCRP_32_PCLK6_TO_SCRP_32B_PCLK3_L0_BRIDGE_DST_BUSECC_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_br_SCRP_32_PCLK6_to_SCRP_32b_PCLK3_l0_p2p_bridge_br_SCRP_32_PCLK6_to_SCRP_32b_PCLK3_l0_bridge_dst_busecc_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_BR_SCRP_32_PCLK6_TO_SCRP_32B_PCLK3_L0_P2P_BRIDGE_BR_SCRP_32_PCLK6_TO_SCRP_32B_PCLK3_L0_BRIDGE_SRC_BUSECC_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_br_SCRP_32_PCLK6_to_SCRP_32b_PCLK3_l0_p2p_bridge_br_SCRP_32_PCLK6_to_SCRP_32b_PCLK3_l0_bridge_src_busecc_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_BR_SCRM_64B_PCLK3_R5_TO_SCRP_32_PCLK6_L0_M2P_BRIDGE_BR_SCRM_64B_PCLK3_R5_TO_SCRP_32_PCLK6_L0_BRIDGE_DST_BUSECC_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_br_SCRM_64b_PCLK3_R5_to_SCRP_32_PCLK6_l0_m2p_bridge_br_SCRM_64b_PCLK3_R5_to_SCRP_32_PCLK6_l0_bridge_dst_busecc_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_BR_SCRM_64B_PCLK3_R5_TO_SCRP_32_PCLK6_L0_M2P_BRIDGE_BR_SCRM_64B_PCLK3_R5_TO_SCRP_32_PCLK6_L0_BRIDGE_SRC_BUSECC_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_br_SCRM_64b_PCLK3_R5_to_SCRP_32_PCLK6_l0_m2p_bridge_br_SCRM_64b_PCLK3_R5_to_SCRP_32_PCLK6_l0_bridge_src_busecc_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IPULSAR_SL_MCU_0_CPU1_PMST_P2P_BRIDGE_IPULSAR_SL_MCU_0_CPU1_PMST_BRIDGE_DST_BUSECC_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ipulsar_sl_mcu_0_cpu1_pmst_p2p_bridge_Ipulsar_sl_mcu_0_cpu1_pmst_bridge_dst_busecc_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IPULSAR_SL_MCU_0_CPU1_PMST_P2P_BRIDGE_IPULSAR_SL_MCU_0_CPU1_PMST_BRIDGE_SRC_BUSECC_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ipulsar_sl_mcu_0_cpu1_pmst_p2p_bridge_Ipulsar_sl_mcu_0_cpu1_pmst_bridge_src_busecc_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IPULSAR_SL_MCU_0_CPU0_PMST_P2P_BRIDGE_IPULSAR_SL_MCU_0_CPU0_PMST_BRIDGE_DST_BUSECC_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ipulsar_sl_mcu_0_cpu0_pmst_p2p_bridge_Ipulsar_sl_mcu_0_cpu0_pmst_bridge_dst_busecc_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IPULSAR_SL_MCU_0_CPU0_PMST_P2P_BRIDGE_IPULSAR_SL_MCU_0_CPU0_PMST_BRIDGE_SRC_BUSECC_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ipulsar_sl_mcu_0_cpu0_pmst_p2p_bridge_Ipulsar_sl_mcu_0_cpu0_pmst_bridge_src_busecc_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_FW_CBASS_MCU_0_J7AM_MCU_FW_CBASS_MCU_SYSCLK0_3_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_3_BUSECC_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_fw_cbass_mcu_0_j7am_mcu_fw_cbass_mcu_sysclk0_3_clk_edc_ctrl_cbass_int_mcu_sysclk0_3_busecc_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="REGS_sec_status_reg2" acronym="REGS_sec_status_reg2" offset="0x48" width="32" description="Interrupt Status Register 2">
		<bitfield id="ECCAGG_PEND" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Pending Status for eccagg_pend" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_EXPORT_J7AM_MCU_TO_RC_VBUSM_L0_M2M_BRIDGE_J7AM_MCU_CBASS_EXPORT_J7AM_MCU_TO_RC_VBUSM_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_export_j7am_mcu_to_rc_vbusm_l0_m2m_bridge_j7am_mcu_cbass_export_j7am_mcu_to_rc_vbusm_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_EXPORT_J7AM_RC_TO_MCU_VBUSM_L0_M2M_BRIDGE_J7AM_MCU_CBASS_EXPORT_J7AM_RC_TO_MCU_VBUSM_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_export_j7am_rc_to_mcu_vbusm_l0_m2m_bridge_j7am_mcu_cbass_export_j7am_rc_to_mcu_vbusm_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_MCU_SYSCLK0_6_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_6_BUSECC_3_PEND" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_mcu_sysclk0_6_clk_edc_ctrl_cbass_int_mcu_sysclk0_6_busecc_3_pend" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_MCU_SYSCLK0_6_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_6_BUSECC_2_PEND" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_mcu_sysclk0_6_clk_edc_ctrl_cbass_int_mcu_sysclk0_6_busecc_2_pend" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_MCU_SYSCLK0_6_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_6_BUSECC_1_PEND" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_mcu_sysclk0_6_clk_edc_ctrl_cbass_int_mcu_sysclk0_6_busecc_1_pend" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_MCU_SYSCLK0_6_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_6_BUSECC_0_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_mcu_sysclk0_6_clk_edc_ctrl_cbass_int_mcu_sysclk0_6_busecc_0_pend" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_MCU_SYSCLK0_3_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_3_BUSECC_2_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_mcu_sysclk0_3_clk_edc_ctrl_cbass_int_mcu_sysclk0_3_busecc_2_pend" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_MCU_SYSCLK0_3_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_3_BUSECC_1_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_mcu_sysclk0_3_clk_edc_ctrl_cbass_int_mcu_sysclk0_3_busecc_1_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_MCU_SYSCLK0_3_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_3_BUSECC_0_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_mcu_sysclk0_3_clk_edc_ctrl_cbass_int_mcu_sysclk0_3_busecc_0_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_MCU_SYSCLK0_12_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_12_BUSECC_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_mcu_sysclk0_12_clk_edc_ctrl_cbass_int_mcu_sysclk0_12_busecc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_ERR_SCR_J7AM_MCU_CBASS_ERR_SCR_EDC_CTRL_BUSECC_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_err_scr_j7am_mcu_cbass_err_scr_edc_ctrl_busecc_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_BUSECC_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_err_slv_p2p_bridge_err_slv_bridge_busecc_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_CBASS_DEFAULT_ERR_J7AM_MCU_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_cbass_default_err_j7am_mcu_cbass_cbass_default_err_edc_ctrl_busecc_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_CBASS_INT_DMSC_SCR_J7AM_MCU_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_cbass_int_dmsc_scr_j7am_mcu_cbass_cbass_int_dmsc_scr_edc_ctrl_busecc_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_BUSECC_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_dmsc_slv_p2p_bridge_dmsc_slv_bridge_busecc_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_CBASS_DEFAULT_MMRS_J7AM_MCU_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_cbass_default_mmrs_j7am_mcu_cbass_cbass_default_mmrs_edc_ctrl_busecc_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRP_32_PCLK12_SCR_J7AM_MCU_CBASS_SCRP_32_PCLK12_SCR_EDC_CTRL_BUSECC_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRP_32_PCLK12_scr_j7am_mcu_cbass_SCRP_32_PCLK12_scr_edc_ctrl_busecc_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_J7AM_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_EDC_CTRL_BUSECC_3_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRM_64b_PCLK3_R5_scr_j7am_mcu_cbass_SCRM_64b_PCLK3_R5_scr_edc_ctrl_busecc_3_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_J7AM_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_EDC_CTRL_BUSECC_2_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRM_64b_PCLK3_R5_scr_j7am_mcu_cbass_SCRM_64b_PCLK3_R5_scr_edc_ctrl_busecc_2_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_J7AM_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_EDC_CTRL_BUSECC_1_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRM_64b_PCLK3_R5_scr_j7am_mcu_cbass_SCRM_64b_PCLK3_R5_scr_edc_ctrl_busecc_1_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_J7AM_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_EDC_CTRL_BUSECC_0_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRM_64b_PCLK3_R5_scr_j7am_mcu_cbass_SCRM_64b_PCLK3_R5_scr_edc_ctrl_busecc_0_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRP_32B_PCLK3_SCR_J7AM_MCU_CBASS_SCRP_32B_PCLK3_SCR_EDC_CTRL_BUSECC_2_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRP_32b_PCLK3_scr_j7am_mcu_cbass_SCRP_32b_PCLK3_scr_edc_ctrl_busecc_2_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRP_32B_PCLK3_SCR_J7AM_MCU_CBASS_SCRP_32B_PCLK3_SCR_EDC_CTRL_BUSECC_1_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRP_32b_PCLK3_scr_j7am_mcu_cbass_SCRP_32b_PCLK3_scr_edc_ctrl_busecc_1_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRP_32B_PCLK3_SCR_J7AM_MCU_CBASS_SCRP_32B_PCLK3_SCR_EDC_CTRL_BUSECC_0_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRP_32b_PCLK3_scr_j7am_mcu_cbass_SCRP_32b_PCLK3_scr_edc_ctrl_busecc_0_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="REGS_sec_enable_set_reg0" acronym="REGS_sec_enable_set_reg0" offset="0x80" width="32" description="Interrupt Enable Set Register 0">
		<bitfield id="J7AM_MCU_FW_CBASS_MCU_0_J7AM_MCU_FW_CBASS_ERR_SCR_J7AM_MCU_FW_CBASS_ERR_SCR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_fw_cbass_mcu_0_j7am_mcu_fw_cbass_err_scr_j7am_mcu_fw_cbass_err_scr_edc_ctrl_busecc_pend" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_FW_CBASS_MCU_0_J7AM_MCU_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_fw_cbass_mcu_0_j7am_mcu_fw_cbass_err_slv_p2p_bridge_err_slv_bridge_busecc_pend" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_FW_CBASS_MCU_0_J7AM_MCU_FW_CBASS_CBASS_DEFAULT_ERR_J7AM_MCU_FW_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_fw_cbass_mcu_0_j7am_mcu_fw_cbass_cbass_default_err_j7am_mcu_fw_cbass_cbass_default_err_edc_ctrl_busecc_pend" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_FW_CBASS_MCU_0_J7AM_MCU_FW_CBASS_MCU_FW_SCRP_32B_CLK4_SCR_J7AM_MCU_FW_CBASS_MCU_FW_SCRP_32B_CLK4_SCR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_fw_cbass_mcu_0_j7am_mcu_fw_cbass_MCU_FW_SCRP_32b_CLK4_scr_j7am_mcu_fw_cbass_MCU_FW_SCRP_32b_CLK4_scr_edc_ctrl_busecc_pend" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_FW_CBASS_MCU_0_J7AM_MCU_FW_CBASS_IJ7AM_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IJ7AM_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_fw_cbass_mcu_0_j7am_mcu_fw_cbass_Ij7am_mcu_cbass_mcu_0_cbass_dmsc_slv_p2p_bridge_Ij7am_mcu_cbass_mcu_0_cbass_dmsc_slv_bridge_busecc_pend" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_FW_CBASS_MCU_0_J7AM_MCU_FW_CBASS_INAVSS_MCU_J7_MCU_0_MODSS_DMSC_SLV_P2P_BRIDGE_INAVSS_MCU_J7_MCU_0_MODSS_DMSC_SLV_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_fw_cbass_mcu_0_j7am_mcu_fw_cbass_Inavss_mcu_j7_mcu_0_modss_dmsc_slv_p2p_bridge_Inavss_mcu_j7_mcu_0_modss_dmsc_slv_bridge_busecc_pend" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7VCL_IEXPORT_VBUSM_64B_MST_MCU_0_MST_MTOG_EDC_CTRL_ENABLE_SET" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Set Register for Ij7vcl_Iexport_vbusm_64b_mst_mcu_0_mst_mtog_edc_ctrl_pend" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CTRL_MMR_MCU_0_J7AM_MCU_CTRL_MMR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_ctrl_mmr_mcu_0_j7am_mcu_ctrl_mmr_edc_ctrl_busecc_pend" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="J7VC_MCU_SEC_MMR_MCU_0_J7VC_MCU_SEC_MMR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Set Register for j7vc_mcu_sec_mmr_mcu_0_j7vc_mcu_sec_mmr_edc_ctrl_busecc_pend" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="J7VC_MCU_PLL_MMR_MCU_0_J7VC_MCU_PLL_MMR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Set Register for j7vc_mcu_pll_mmr_mcu_0_j7vc_mcu_pll_mmr_edc_ctrl_busecc_pend" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="I7_MCU_VBUSM_FSS1_SAFETY_GASKET_WR_RAMECC_ENABLE_SET" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Set Register for I7_mcu_vbusm_fss1_safety_gasket_wr_ramecc_pend" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="I7_MCU_VBUSM_FSS1_SAFETY_GASKET_RD_RAMECC_ENABLE_SET" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Set Register for I7_mcu_vbusm_fss1_safety_gasket_rd_ramecc_pend" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="I7_MCU_VBUSM_FSS1_SAFETY_GASKET_EDC_CTRL_ENABLE_SET" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Set Register for I7_mcu_vbusm_fss1_safety_gasket_edc_ctrl_pend" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="I7_MCU_VBUSM_FSS0_SAFETY_GASKET_WR_RAMECC_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Set Register for I7_mcu_vbusm_fss0_safety_gasket_wr_ramecc_pend" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="I7_MCU_VBUSM_FSS0_SAFETY_GASKET_RD_RAMECC_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Set Register for I7_mcu_vbusm_fss0_safety_gasket_rd_ramecc_pend" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="I7_MCU_VBUSM_FSS0_SAFETY_GASKET_EDC_CTRL_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Set Register for I7_mcu_vbusm_fss0_safety_gasket_edc_ctrl_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="IVDC_DATA_SAFEG_VBUSM_64B_REF_EDC_CTRL_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Set Register for Ivdc_data_safeg_vbusm_64b_ref_edc_ctrl_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="IVDC_DATA_SAFEG_VBUSM_64B_REF_RD_RAMECC_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for Ivdc_data_safeg_vbusm_64b_ref_rd_ramecc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="IVDC_DATA_SAFEG_VBUSM_64B_REF_WR_RAMECC_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for Ivdc_data_safeg_vbusm_64b_ref_wr_ramecc_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_INFRA_VBUSP_32B_SRC_P2M_SRC_BUSECC_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for Imcu_cor_infra_vbusp_32b_src_p2m_src_busecc_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_INFRA_VBUSP_32B_M2M_SRC_VBUSS_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for Imcu_cor_infra_vbusp_32b_m2m_src_vbuss_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_INFRA_VBUSP_32B_INFRA_SAFEG_EDC_CTRL_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for Imcu_cor_infra_vbusp_32b_infra_safeg_edc_ctrl_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_INFRA_VBUSP_32B_INFRA_SAFEG_RD_RAMECC_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for Imcu_cor_infra_vbusp_32b_infra_safeg_rd_ramecc_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_INFRA_VBUSP_32B_INFRA_SAFEG_WR_RAMECC_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for Imcu_cor_infra_vbusp_32b_infra_safeg_wr_ramecc_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_DATA_VBUSM_64B_SRC_VBUSS_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for Imcu_cor_data_vbusm_64b_src_vbuss_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="ICOR_MCU_DATA_VBUSM_64B_M2M_VBUSS_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for Icor_mcu_data_vbusm_64b_m2m_vbuss_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="ICOR_MCU_DATA_VBUSM_64B_DST_VBUSS_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for Icor_mcu_data_vbusm_64b_dst_vbuss_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_FW_VBUSP_32B_SRC_P2M_BUSECC_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for Imcu_cor_fw_vbusp_32b_src_p2m_busecc_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_FW_VBUSP_32B_M2M_SRC_VBUSS_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for Imcu_cor_fw_vbusp_32b_m2m_src_vbuss_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_FW_VBUSP_32B_SOC_FW_SAFEG_EDC_CTRL_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for Imcu_cor_fw_vbusp_32b_soc_fw_safeg_edc_ctrl_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_FW_VBUSP_32B_SOC_FW_SAFEG_RD_RAMECC_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for Imcu_cor_fw_vbusp_32b_soc_fw_safeg_rd_ramecc_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_FW_VBUSP_32B_SOC_FW_SAFEG_WR_RAMECC_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for Imcu_cor_fw_vbusp_32b_soc_fw_safeg_wr_ramecc_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="REGS_sec_enable_set_reg1" acronym="REGS_sec_enable_set_reg1" offset="0x84" width="32" description="Interrupt Enable Set Register 1">
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRP_32_PCLK6_SCR_J7AM_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_4_ENABLE_SET" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRP_32_PCLK6_scr_j7am_mcu_cbass_SCRP_32_PCLK6_scr_edc_ctrl_busecc_4_pend" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRP_32_PCLK6_SCR_J7AM_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_3_ENABLE_SET" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRP_32_PCLK6_scr_j7am_mcu_cbass_SCRP_32_PCLK6_scr_edc_ctrl_busecc_3_pend" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRP_32_PCLK6_SCR_J7AM_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_2_ENABLE_SET" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRP_32_PCLK6_scr_j7am_mcu_cbass_SCRP_32_PCLK6_scr_edc_ctrl_busecc_2_pend" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRP_32_PCLK6_SCR_J7AM_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_1_ENABLE_SET" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRP_32_PCLK6_scr_j7am_mcu_cbass_SCRP_32_PCLK6_scr_edc_ctrl_busecc_1_pend" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRP_32_PCLK6_SCR_J7AM_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_0_ENABLE_SET" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRP_32_PCLK6_scr_j7am_mcu_cbass_SCRP_32_PCLK6_scr_edc_ctrl_busecc_0_pend" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_EXPORT_J7AM_MCU_TO_MAIN_INFRA_VBUSP_L0_M2P_BRIDGE_EXPORT_J7AM_MCU_TO_MAIN_INFRA_VBUSP_L0_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_export_j7am_mcu_to_main_infra_vbusp_l0_m2p_bridge_export_j7am_mcu_to_main_infra_vbusp_l0_bridge_busecc_pend" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_EXPORT_J7AM_MCU_TO_WKUP_VBUSM_L0_M2M_BRIDGE_J7AM_MCU_CBASS_EXPORT_J7AM_MCU_TO_WKUP_VBUSM_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_export_j7am_mcu_to_wkup_vbusm_l0_m2m_bridge_j7am_mcu_cbass_export_j7am_mcu_to_wkup_vbusm_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IJ7AM_MCU_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7AM_MCU_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ij7am_mcu_cbass_mcu_0_cbass_err_slv_p2p_bridge_Ij7am_mcu_cbass_mcu_0_cbass_err_slv_bridge_busecc_pend" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IJ7AM_MCU_FW_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7AM_MCU_FW_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ij7am_mcu_fw_cbass_mcu_0_cbass_err_slv_p2p_bridge_Ij7am_mcu_fw_cbass_mcu_0_cbass_err_slv_bridge_busecc_pend" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IJ7_MCU_VBUSM_SAFETY_GASKET_MCU_FSS_1_CFG_P2P_BRIDGE_IJ7_MCU_VBUSM_SAFETY_GASKET_MCU_FSS_1_CFG_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ij7_mcu_vbusm_safety_gasket_mcu_fss_1_cfg_p2p_bridge_Ij7_mcu_vbusm_safety_gasket_mcu_fss_1_cfg_bridge_busecc_pend" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IJ7_MCU_VBUSM_SAFETY_GASKET_MCU_FSS_0_CFG_P2P_BRIDGE_IJ7_MCU_VBUSM_SAFETY_GASKET_MCU_FSS_0_CFG_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ij7_mcu_vbusm_safety_gasket_mcu_fss_0_cfg_p2p_bridge_Ij7_mcu_vbusm_safety_gasket_mcu_fss_0_cfg_bridge_busecc_pend" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IVDC_SOC_FW_SAFEG_VBUSP_32B_REF_FWMCU2MAIN_SAFEG_CFG_P2P_BRIDGE_IVDC_SOC_FW_SAFEG_VBUSP_32B_REF_FWMCU2MAIN_SAFEG_CFG_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ivdc_soc_fw_safeg_vbusp_32b_ref_fwmcu2main_safeg_cfg_p2p_bridge_Ivdc_soc_fw_safeg_vbusp_32b_ref_fwmcu2main_safeg_cfg_bridge_busecc_pend" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IVDC_INFRA_SAFEG_VBUSP_32B_REF_MCU2MAIN_INFRA_SAFEG_CFG_P2P_BRIDGE_IVDC_INFRA_SAFEG_VBUSP_32B_REF_MCU2MAIN_INFRA_SAFEG_CFG_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ivdc_infra_safeg_vbusp_32b_ref_mcu2main_infra_safeg_cfg_p2p_bridge_Ivdc_infra_safeg_vbusp_32b_ref_mcu2main_infra_safeg_cfg_bridge_busecc_pend" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IJ7_MCU_VBUSM_SAFETY_GASKET_MCU2MAIN_0_CFG_P2P_BRIDGE_IJ7_MCU_VBUSM_SAFETY_GASKET_MCU2MAIN_0_CFG_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ij7_mcu_vbusm_safety_gasket_mcu2main_0_cfg_p2p_bridge_Ij7_mcu_vbusm_safety_gasket_mcu2main_0_cfg_bridge_busecc_pend" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IPULSAR_SL_MCU_0_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MCU_0_CPU1_CFG_SLV_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ipulsar_sl_mcu_0_cpu1_cfg_slv_p2p_bridge_Ipulsar_sl_mcu_0_cpu1_cfg_slv_bridge_busecc_pend" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IJ7AM_MCU_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_IJ7AM_MCU_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ij7am_mcu_ecc_aggr_mcu_0_cfg_p2p_bridge_Ij7am_mcu_ecc_aggr_mcu_0_cfg_bridge_busecc_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IMSRAM128KX64E_MCU_0_CFG_P2P_BRIDGE_IMSRAM128KX64E_MCU_0_CFG_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Imsram128kx64e_mcu_0_cfg_p2p_bridge_Imsram128kx64e_mcu_0_cfg_bridge_busecc_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_BR_SCRP_32_PCLK6_TO_SCRP_32_PCLK12_L0_P2P_BRIDGE_BR_SCRP_32_PCLK6_TO_SCRP_32_PCLK12_L0_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_br_SCRP_32_PCLK6_to_SCRP_32_PCLK12_l0_p2p_bridge_br_SCRP_32_PCLK6_to_SCRP_32_PCLK12_l0_bridge_dst_busecc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_BR_SCRP_32_PCLK6_TO_SCRP_32_PCLK12_L0_P2P_BRIDGE_BR_SCRP_32_PCLK6_TO_SCRP_32_PCLK12_L0_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_br_SCRP_32_PCLK6_to_SCRP_32_PCLK12_l0_p2p_bridge_br_SCRP_32_PCLK6_to_SCRP_32_PCLK12_l0_bridge_src_busecc_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_EXPORT_J7AM_WKUP_TO_MCU_VBUSM_L0_M2M_BRIDGE_J7AM_MCU_CBASS_EXPORT_J7AM_WKUP_TO_MCU_VBUSM_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_export_j7am_wkup_to_mcu_vbusm_l0_m2m_bridge_j7am_mcu_cbass_export_j7am_wkup_to_mcu_vbusm_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_BR_SCRP_32_PCLK6_TO_SCRM_64B_PCLK3_R5_L0_P2M_BRIDGE_BR_SCRP_32_PCLK6_TO_SCRM_64B_PCLK3_R5_L0_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_br_SCRP_32_PCLK6_to_SCRM_64b_PCLK3_R5_l0_p2m_bridge_br_SCRP_32_PCLK6_to_SCRM_64b_PCLK3_R5_l0_bridge_dst_busecc_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_BR_SCRP_32_PCLK6_TO_SCRM_64B_PCLK3_R5_L0_P2M_BRIDGE_BR_SCRP_32_PCLK6_TO_SCRM_64B_PCLK3_R5_L0_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_br_SCRP_32_PCLK6_to_SCRM_64b_PCLK3_R5_l0_p2m_bridge_br_SCRP_32_PCLK6_to_SCRM_64b_PCLK3_R5_l0_bridge_src_busecc_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_ISA3SS_AM62_MCU_0_PKTDMA_MEM_M2M_BRIDGE_J7AM_MCU_CBASS_ISA3SS_AM62_MCU_0_PKTDMA_MEM_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Isa3ss_am62_mcu_0_pktdma_mem_m2m_bridge_j7am_mcu_cbass_Isa3ss_am62_mcu_0_pktdma_mem_m2m_bridge_src_edc_ctrl_busecc_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_BR_SCRP_32_PCLK6_TO_SCRP_32B_PCLK3_L0_P2P_BRIDGE_BR_SCRP_32_PCLK6_TO_SCRP_32B_PCLK3_L0_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_br_SCRP_32_PCLK6_to_SCRP_32b_PCLK3_l0_p2p_bridge_br_SCRP_32_PCLK6_to_SCRP_32b_PCLK3_l0_bridge_dst_busecc_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_BR_SCRP_32_PCLK6_TO_SCRP_32B_PCLK3_L0_P2P_BRIDGE_BR_SCRP_32_PCLK6_TO_SCRP_32B_PCLK3_L0_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_br_SCRP_32_PCLK6_to_SCRP_32b_PCLK3_l0_p2p_bridge_br_SCRP_32_PCLK6_to_SCRP_32b_PCLK3_l0_bridge_src_busecc_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_BR_SCRM_64B_PCLK3_R5_TO_SCRP_32_PCLK6_L0_M2P_BRIDGE_BR_SCRM_64B_PCLK3_R5_TO_SCRP_32_PCLK6_L0_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_br_SCRM_64b_PCLK3_R5_to_SCRP_32_PCLK6_l0_m2p_bridge_br_SCRM_64b_PCLK3_R5_to_SCRP_32_PCLK6_l0_bridge_dst_busecc_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_BR_SCRM_64B_PCLK3_R5_TO_SCRP_32_PCLK6_L0_M2P_BRIDGE_BR_SCRM_64B_PCLK3_R5_TO_SCRP_32_PCLK6_L0_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_br_SCRM_64b_PCLK3_R5_to_SCRP_32_PCLK6_l0_m2p_bridge_br_SCRM_64b_PCLK3_R5_to_SCRP_32_PCLK6_l0_bridge_src_busecc_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IPULSAR_SL_MCU_0_CPU1_PMST_P2P_BRIDGE_IPULSAR_SL_MCU_0_CPU1_PMST_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ipulsar_sl_mcu_0_cpu1_pmst_p2p_bridge_Ipulsar_sl_mcu_0_cpu1_pmst_bridge_dst_busecc_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IPULSAR_SL_MCU_0_CPU1_PMST_P2P_BRIDGE_IPULSAR_SL_MCU_0_CPU1_PMST_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ipulsar_sl_mcu_0_cpu1_pmst_p2p_bridge_Ipulsar_sl_mcu_0_cpu1_pmst_bridge_src_busecc_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IPULSAR_SL_MCU_0_CPU0_PMST_P2P_BRIDGE_IPULSAR_SL_MCU_0_CPU0_PMST_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ipulsar_sl_mcu_0_cpu0_pmst_p2p_bridge_Ipulsar_sl_mcu_0_cpu0_pmst_bridge_dst_busecc_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IPULSAR_SL_MCU_0_CPU0_PMST_P2P_BRIDGE_IPULSAR_SL_MCU_0_CPU0_PMST_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ipulsar_sl_mcu_0_cpu0_pmst_p2p_bridge_Ipulsar_sl_mcu_0_cpu0_pmst_bridge_src_busecc_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_FW_CBASS_MCU_0_J7AM_MCU_FW_CBASS_MCU_SYSCLK0_3_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_3_BUSECC_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_fw_cbass_mcu_0_j7am_mcu_fw_cbass_mcu_sysclk0_3_clk_edc_ctrl_cbass_int_mcu_sysclk0_3_busecc_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="REGS_sec_enable_set_reg2" acronym="REGS_sec_enable_set_reg2" offset="0x88" width="32" description="Interrupt Enable Set Register 2">
		<bitfield id="ECCAGG_ENABLE_SET" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Set Register for eccagg_pend" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_EXPORT_J7AM_MCU_TO_RC_VBUSM_L0_M2M_BRIDGE_J7AM_MCU_CBASS_EXPORT_J7AM_MCU_TO_RC_VBUSM_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_export_j7am_mcu_to_rc_vbusm_l0_m2m_bridge_j7am_mcu_cbass_export_j7am_mcu_to_rc_vbusm_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_EXPORT_J7AM_RC_TO_MCU_VBUSM_L0_M2M_BRIDGE_J7AM_MCU_CBASS_EXPORT_J7AM_RC_TO_MCU_VBUSM_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_export_j7am_rc_to_mcu_vbusm_l0_m2m_bridge_j7am_mcu_cbass_export_j7am_rc_to_mcu_vbusm_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_MCU_SYSCLK0_6_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_6_BUSECC_3_ENABLE_SET" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_mcu_sysclk0_6_clk_edc_ctrl_cbass_int_mcu_sysclk0_6_busecc_3_pend" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_MCU_SYSCLK0_6_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_6_BUSECC_2_ENABLE_SET" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_mcu_sysclk0_6_clk_edc_ctrl_cbass_int_mcu_sysclk0_6_busecc_2_pend" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_MCU_SYSCLK0_6_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_6_BUSECC_1_ENABLE_SET" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_mcu_sysclk0_6_clk_edc_ctrl_cbass_int_mcu_sysclk0_6_busecc_1_pend" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_MCU_SYSCLK0_6_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_6_BUSECC_0_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_mcu_sysclk0_6_clk_edc_ctrl_cbass_int_mcu_sysclk0_6_busecc_0_pend" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_MCU_SYSCLK0_3_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_3_BUSECC_2_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_mcu_sysclk0_3_clk_edc_ctrl_cbass_int_mcu_sysclk0_3_busecc_2_pend" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_MCU_SYSCLK0_3_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_3_BUSECC_1_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_mcu_sysclk0_3_clk_edc_ctrl_cbass_int_mcu_sysclk0_3_busecc_1_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_MCU_SYSCLK0_3_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_3_BUSECC_0_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_mcu_sysclk0_3_clk_edc_ctrl_cbass_int_mcu_sysclk0_3_busecc_0_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_MCU_SYSCLK0_12_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_12_BUSECC_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_mcu_sysclk0_12_clk_edc_ctrl_cbass_int_mcu_sysclk0_12_busecc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_ERR_SCR_J7AM_MCU_CBASS_ERR_SCR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_err_scr_j7am_mcu_cbass_err_scr_edc_ctrl_busecc_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_err_slv_p2p_bridge_err_slv_bridge_busecc_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_CBASS_DEFAULT_ERR_J7AM_MCU_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_cbass_default_err_j7am_mcu_cbass_cbass_default_err_edc_ctrl_busecc_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_CBASS_INT_DMSC_SCR_J7AM_MCU_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_cbass_int_dmsc_scr_j7am_mcu_cbass_cbass_int_dmsc_scr_edc_ctrl_busecc_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_dmsc_slv_p2p_bridge_dmsc_slv_bridge_busecc_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_CBASS_DEFAULT_MMRS_J7AM_MCU_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_cbass_default_mmrs_j7am_mcu_cbass_cbass_default_mmrs_edc_ctrl_busecc_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRP_32_PCLK12_SCR_J7AM_MCU_CBASS_SCRP_32_PCLK12_SCR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRP_32_PCLK12_scr_j7am_mcu_cbass_SCRP_32_PCLK12_scr_edc_ctrl_busecc_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_J7AM_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_EDC_CTRL_BUSECC_3_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRM_64b_PCLK3_R5_scr_j7am_mcu_cbass_SCRM_64b_PCLK3_R5_scr_edc_ctrl_busecc_3_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_J7AM_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_EDC_CTRL_BUSECC_2_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRM_64b_PCLK3_R5_scr_j7am_mcu_cbass_SCRM_64b_PCLK3_R5_scr_edc_ctrl_busecc_2_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_J7AM_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_EDC_CTRL_BUSECC_1_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRM_64b_PCLK3_R5_scr_j7am_mcu_cbass_SCRM_64b_PCLK3_R5_scr_edc_ctrl_busecc_1_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_J7AM_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_EDC_CTRL_BUSECC_0_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRM_64b_PCLK3_R5_scr_j7am_mcu_cbass_SCRM_64b_PCLK3_R5_scr_edc_ctrl_busecc_0_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRP_32B_PCLK3_SCR_J7AM_MCU_CBASS_SCRP_32B_PCLK3_SCR_EDC_CTRL_BUSECC_2_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRP_32b_PCLK3_scr_j7am_mcu_cbass_SCRP_32b_PCLK3_scr_edc_ctrl_busecc_2_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRP_32B_PCLK3_SCR_J7AM_MCU_CBASS_SCRP_32B_PCLK3_SCR_EDC_CTRL_BUSECC_1_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRP_32b_PCLK3_scr_j7am_mcu_cbass_SCRP_32b_PCLK3_scr_edc_ctrl_busecc_1_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRP_32B_PCLK3_SCR_J7AM_MCU_CBASS_SCRP_32B_PCLK3_SCR_EDC_CTRL_BUSECC_0_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRP_32b_PCLK3_scr_j7am_mcu_cbass_SCRP_32b_PCLK3_scr_edc_ctrl_busecc_0_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="REGS_sec_enable_clr_reg0" acronym="REGS_sec_enable_clr_reg0" offset="0xC0" width="32" description="Interrupt Enable Clear Register 0">
		<bitfield id="J7AM_MCU_FW_CBASS_MCU_0_J7AM_MCU_FW_CBASS_ERR_SCR_J7AM_MCU_FW_CBASS_ERR_SCR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_fw_cbass_mcu_0_j7am_mcu_fw_cbass_err_scr_j7am_mcu_fw_cbass_err_scr_edc_ctrl_busecc_pend" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_FW_CBASS_MCU_0_J7AM_MCU_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_fw_cbass_mcu_0_j7am_mcu_fw_cbass_err_slv_p2p_bridge_err_slv_bridge_busecc_pend" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_FW_CBASS_MCU_0_J7AM_MCU_FW_CBASS_CBASS_DEFAULT_ERR_J7AM_MCU_FW_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_fw_cbass_mcu_0_j7am_mcu_fw_cbass_cbass_default_err_j7am_mcu_fw_cbass_cbass_default_err_edc_ctrl_busecc_pend" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_FW_CBASS_MCU_0_J7AM_MCU_FW_CBASS_MCU_FW_SCRP_32B_CLK4_SCR_J7AM_MCU_FW_CBASS_MCU_FW_SCRP_32B_CLK4_SCR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_fw_cbass_mcu_0_j7am_mcu_fw_cbass_MCU_FW_SCRP_32b_CLK4_scr_j7am_mcu_fw_cbass_MCU_FW_SCRP_32b_CLK4_scr_edc_ctrl_busecc_pend" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_FW_CBASS_MCU_0_J7AM_MCU_FW_CBASS_IJ7AM_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IJ7AM_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_fw_cbass_mcu_0_j7am_mcu_fw_cbass_Ij7am_mcu_cbass_mcu_0_cbass_dmsc_slv_p2p_bridge_Ij7am_mcu_cbass_mcu_0_cbass_dmsc_slv_bridge_busecc_pend" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_FW_CBASS_MCU_0_J7AM_MCU_FW_CBASS_INAVSS_MCU_J7_MCU_0_MODSS_DMSC_SLV_P2P_BRIDGE_INAVSS_MCU_J7_MCU_0_MODSS_DMSC_SLV_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_fw_cbass_mcu_0_j7am_mcu_fw_cbass_Inavss_mcu_j7_mcu_0_modss_dmsc_slv_p2p_bridge_Inavss_mcu_j7_mcu_0_modss_dmsc_slv_bridge_busecc_pend" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7VCL_IEXPORT_VBUSM_64B_MST_MCU_0_MST_MTOG_EDC_CTRL_ENABLE_CLR" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Clear Register for Ij7vcl_Iexport_vbusm_64b_mst_mcu_0_mst_mtog_edc_ctrl_pend" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CTRL_MMR_MCU_0_J7AM_MCU_CTRL_MMR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_ctrl_mmr_mcu_0_j7am_mcu_ctrl_mmr_edc_ctrl_busecc_pend" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="J7VC_MCU_SEC_MMR_MCU_0_J7VC_MCU_SEC_MMR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Clear Register for j7vc_mcu_sec_mmr_mcu_0_j7vc_mcu_sec_mmr_edc_ctrl_busecc_pend" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="J7VC_MCU_PLL_MMR_MCU_0_J7VC_MCU_PLL_MMR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Clear Register for j7vc_mcu_pll_mmr_mcu_0_j7vc_mcu_pll_mmr_edc_ctrl_busecc_pend" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="I7_MCU_VBUSM_FSS1_SAFETY_GASKET_WR_RAMECC_ENABLE_CLR" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Clear Register for I7_mcu_vbusm_fss1_safety_gasket_wr_ramecc_pend" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="I7_MCU_VBUSM_FSS1_SAFETY_GASKET_RD_RAMECC_ENABLE_CLR" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Clear Register for I7_mcu_vbusm_fss1_safety_gasket_rd_ramecc_pend" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="I7_MCU_VBUSM_FSS1_SAFETY_GASKET_EDC_CTRL_ENABLE_CLR" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Clear Register for I7_mcu_vbusm_fss1_safety_gasket_edc_ctrl_pend" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="I7_MCU_VBUSM_FSS0_SAFETY_GASKET_WR_RAMECC_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Clear Register for I7_mcu_vbusm_fss0_safety_gasket_wr_ramecc_pend" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="I7_MCU_VBUSM_FSS0_SAFETY_GASKET_RD_RAMECC_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Clear Register for I7_mcu_vbusm_fss0_safety_gasket_rd_ramecc_pend" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="I7_MCU_VBUSM_FSS0_SAFETY_GASKET_EDC_CTRL_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Clear Register for I7_mcu_vbusm_fss0_safety_gasket_edc_ctrl_pend" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="IVDC_DATA_SAFEG_VBUSM_64B_REF_EDC_CTRL_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Clear Register for Ivdc_data_safeg_vbusm_64b_ref_edc_ctrl_pend" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="IVDC_DATA_SAFEG_VBUSM_64B_REF_RD_RAMECC_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for Ivdc_data_safeg_vbusm_64b_ref_rd_ramecc_pend" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="IVDC_DATA_SAFEG_VBUSM_64B_REF_WR_RAMECC_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for Ivdc_data_safeg_vbusm_64b_ref_wr_ramecc_pend" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="IMCU_COR_INFRA_VBUSP_32B_SRC_P2M_SRC_BUSECC_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for Imcu_cor_infra_vbusp_32b_src_p2m_src_busecc_pend" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="IMCU_COR_INFRA_VBUSP_32B_M2M_SRC_VBUSS_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for Imcu_cor_infra_vbusp_32b_m2m_src_vbuss_pend" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="IMCU_COR_INFRA_VBUSP_32B_INFRA_SAFEG_EDC_CTRL_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for Imcu_cor_infra_vbusp_32b_infra_safeg_edc_ctrl_pend" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="IMCU_COR_INFRA_VBUSP_32B_INFRA_SAFEG_RD_RAMECC_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for Imcu_cor_infra_vbusp_32b_infra_safeg_rd_ramecc_pend" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="IMCU_COR_INFRA_VBUSP_32B_INFRA_SAFEG_WR_RAMECC_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for Imcu_cor_infra_vbusp_32b_infra_safeg_wr_ramecc_pend" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="IMCU_COR_DATA_VBUSM_64B_SRC_VBUSS_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for Imcu_cor_data_vbusm_64b_src_vbuss_pend" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="ICOR_MCU_DATA_VBUSM_64B_M2M_VBUSS_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for Icor_mcu_data_vbusm_64b_m2m_vbuss_pend" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="ICOR_MCU_DATA_VBUSM_64B_DST_VBUSS_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for Icor_mcu_data_vbusm_64b_dst_vbuss_pend" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="IMCU_COR_FW_VBUSP_32B_SRC_P2M_BUSECC_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for Imcu_cor_fw_vbusp_32b_src_p2m_busecc_pend" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="IMCU_COR_FW_VBUSP_32B_M2M_SRC_VBUSS_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for Imcu_cor_fw_vbusp_32b_m2m_src_vbuss_pend" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="IMCU_COR_FW_VBUSP_32B_SOC_FW_SAFEG_EDC_CTRL_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for Imcu_cor_fw_vbusp_32b_soc_fw_safeg_edc_ctrl_pend" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="IMCU_COR_FW_VBUSP_32B_SOC_FW_SAFEG_RD_RAMECC_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for Imcu_cor_fw_vbusp_32b_soc_fw_safeg_rd_ramecc_pend" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="IMCU_COR_FW_VBUSP_32B_SOC_FW_SAFEG_WR_RAMECC_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for Imcu_cor_fw_vbusp_32b_soc_fw_safeg_wr_ramecc_pend" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="REGS_sec_enable_clr_reg1" acronym="REGS_sec_enable_clr_reg1" offset="0xC4" width="32" description="Interrupt Enable Clear Register 1">
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRP_32_PCLK6_SCR_J7AM_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_4_ENABLE_CLR" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRP_32_PCLK6_scr_j7am_mcu_cbass_SCRP_32_PCLK6_scr_edc_ctrl_busecc_4_pend" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRP_32_PCLK6_SCR_J7AM_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_3_ENABLE_CLR" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRP_32_PCLK6_scr_j7am_mcu_cbass_SCRP_32_PCLK6_scr_edc_ctrl_busecc_3_pend" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRP_32_PCLK6_SCR_J7AM_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_2_ENABLE_CLR" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRP_32_PCLK6_scr_j7am_mcu_cbass_SCRP_32_PCLK6_scr_edc_ctrl_busecc_2_pend" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRP_32_PCLK6_SCR_J7AM_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_1_ENABLE_CLR" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRP_32_PCLK6_scr_j7am_mcu_cbass_SCRP_32_PCLK6_scr_edc_ctrl_busecc_1_pend" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRP_32_PCLK6_SCR_J7AM_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_0_ENABLE_CLR" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRP_32_PCLK6_scr_j7am_mcu_cbass_SCRP_32_PCLK6_scr_edc_ctrl_busecc_0_pend" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_EXPORT_J7AM_MCU_TO_MAIN_INFRA_VBUSP_L0_M2P_BRIDGE_EXPORT_J7AM_MCU_TO_MAIN_INFRA_VBUSP_L0_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_export_j7am_mcu_to_main_infra_vbusp_l0_m2p_bridge_export_j7am_mcu_to_main_infra_vbusp_l0_bridge_busecc_pend" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_EXPORT_J7AM_MCU_TO_WKUP_VBUSM_L0_M2M_BRIDGE_J7AM_MCU_CBASS_EXPORT_J7AM_MCU_TO_WKUP_VBUSM_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_export_j7am_mcu_to_wkup_vbusm_l0_m2m_bridge_j7am_mcu_cbass_export_j7am_mcu_to_wkup_vbusm_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IJ7AM_MCU_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7AM_MCU_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ij7am_mcu_cbass_mcu_0_cbass_err_slv_p2p_bridge_Ij7am_mcu_cbass_mcu_0_cbass_err_slv_bridge_busecc_pend" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IJ7AM_MCU_FW_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7AM_MCU_FW_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ij7am_mcu_fw_cbass_mcu_0_cbass_err_slv_p2p_bridge_Ij7am_mcu_fw_cbass_mcu_0_cbass_err_slv_bridge_busecc_pend" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IJ7_MCU_VBUSM_SAFETY_GASKET_MCU_FSS_1_CFG_P2P_BRIDGE_IJ7_MCU_VBUSM_SAFETY_GASKET_MCU_FSS_1_CFG_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ij7_mcu_vbusm_safety_gasket_mcu_fss_1_cfg_p2p_bridge_Ij7_mcu_vbusm_safety_gasket_mcu_fss_1_cfg_bridge_busecc_pend" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IJ7_MCU_VBUSM_SAFETY_GASKET_MCU_FSS_0_CFG_P2P_BRIDGE_IJ7_MCU_VBUSM_SAFETY_GASKET_MCU_FSS_0_CFG_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ij7_mcu_vbusm_safety_gasket_mcu_fss_0_cfg_p2p_bridge_Ij7_mcu_vbusm_safety_gasket_mcu_fss_0_cfg_bridge_busecc_pend" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IVDC_SOC_FW_SAFEG_VBUSP_32B_REF_FWMCU2MAIN_SAFEG_CFG_P2P_BRIDGE_IVDC_SOC_FW_SAFEG_VBUSP_32B_REF_FWMCU2MAIN_SAFEG_CFG_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ivdc_soc_fw_safeg_vbusp_32b_ref_fwmcu2main_safeg_cfg_p2p_bridge_Ivdc_soc_fw_safeg_vbusp_32b_ref_fwmcu2main_safeg_cfg_bridge_busecc_pend" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IVDC_INFRA_SAFEG_VBUSP_32B_REF_MCU2MAIN_INFRA_SAFEG_CFG_P2P_BRIDGE_IVDC_INFRA_SAFEG_VBUSP_32B_REF_MCU2MAIN_INFRA_SAFEG_CFG_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ivdc_infra_safeg_vbusp_32b_ref_mcu2main_infra_safeg_cfg_p2p_bridge_Ivdc_infra_safeg_vbusp_32b_ref_mcu2main_infra_safeg_cfg_bridge_busecc_pend" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IJ7_MCU_VBUSM_SAFETY_GASKET_MCU2MAIN_0_CFG_P2P_BRIDGE_IJ7_MCU_VBUSM_SAFETY_GASKET_MCU2MAIN_0_CFG_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ij7_mcu_vbusm_safety_gasket_mcu2main_0_cfg_p2p_bridge_Ij7_mcu_vbusm_safety_gasket_mcu2main_0_cfg_bridge_busecc_pend" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IPULSAR_SL_MCU_0_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MCU_0_CPU1_CFG_SLV_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ipulsar_sl_mcu_0_cpu1_cfg_slv_p2p_bridge_Ipulsar_sl_mcu_0_cpu1_cfg_slv_bridge_busecc_pend" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IJ7AM_MCU_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_IJ7AM_MCU_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ij7am_mcu_ecc_aggr_mcu_0_cfg_p2p_bridge_Ij7am_mcu_ecc_aggr_mcu_0_cfg_bridge_busecc_pend" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IMSRAM128KX64E_MCU_0_CFG_P2P_BRIDGE_IMSRAM128KX64E_MCU_0_CFG_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Imsram128kx64e_mcu_0_cfg_p2p_bridge_Imsram128kx64e_mcu_0_cfg_bridge_busecc_pend" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_BR_SCRP_32_PCLK6_TO_SCRP_32_PCLK12_L0_P2P_BRIDGE_BR_SCRP_32_PCLK6_TO_SCRP_32_PCLK12_L0_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_br_SCRP_32_PCLK6_to_SCRP_32_PCLK12_l0_p2p_bridge_br_SCRP_32_PCLK6_to_SCRP_32_PCLK12_l0_bridge_dst_busecc_pend" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_BR_SCRP_32_PCLK6_TO_SCRP_32_PCLK12_L0_P2P_BRIDGE_BR_SCRP_32_PCLK6_TO_SCRP_32_PCLK12_L0_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_br_SCRP_32_PCLK6_to_SCRP_32_PCLK12_l0_p2p_bridge_br_SCRP_32_PCLK6_to_SCRP_32_PCLK12_l0_bridge_src_busecc_pend" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_EXPORT_J7AM_WKUP_TO_MCU_VBUSM_L0_M2M_BRIDGE_J7AM_MCU_CBASS_EXPORT_J7AM_WKUP_TO_MCU_VBUSM_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_export_j7am_wkup_to_mcu_vbusm_l0_m2m_bridge_j7am_mcu_cbass_export_j7am_wkup_to_mcu_vbusm_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_BR_SCRP_32_PCLK6_TO_SCRM_64B_PCLK3_R5_L0_P2M_BRIDGE_BR_SCRP_32_PCLK6_TO_SCRM_64B_PCLK3_R5_L0_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_br_SCRP_32_PCLK6_to_SCRM_64b_PCLK3_R5_l0_p2m_bridge_br_SCRP_32_PCLK6_to_SCRM_64b_PCLK3_R5_l0_bridge_dst_busecc_pend" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_BR_SCRP_32_PCLK6_TO_SCRM_64B_PCLK3_R5_L0_P2M_BRIDGE_BR_SCRP_32_PCLK6_TO_SCRM_64B_PCLK3_R5_L0_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_br_SCRP_32_PCLK6_to_SCRM_64b_PCLK3_R5_l0_p2m_bridge_br_SCRP_32_PCLK6_to_SCRM_64b_PCLK3_R5_l0_bridge_src_busecc_pend" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_ISA3SS_AM62_MCU_0_PKTDMA_MEM_M2M_BRIDGE_J7AM_MCU_CBASS_ISA3SS_AM62_MCU_0_PKTDMA_MEM_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Isa3ss_am62_mcu_0_pktdma_mem_m2m_bridge_j7am_mcu_cbass_Isa3ss_am62_mcu_0_pktdma_mem_m2m_bridge_src_edc_ctrl_busecc_pend" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_BR_SCRP_32_PCLK6_TO_SCRP_32B_PCLK3_L0_P2P_BRIDGE_BR_SCRP_32_PCLK6_TO_SCRP_32B_PCLK3_L0_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_br_SCRP_32_PCLK6_to_SCRP_32b_PCLK3_l0_p2p_bridge_br_SCRP_32_PCLK6_to_SCRP_32b_PCLK3_l0_bridge_dst_busecc_pend" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_BR_SCRP_32_PCLK6_TO_SCRP_32B_PCLK3_L0_P2P_BRIDGE_BR_SCRP_32_PCLK6_TO_SCRP_32B_PCLK3_L0_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_br_SCRP_32_PCLK6_to_SCRP_32b_PCLK3_l0_p2p_bridge_br_SCRP_32_PCLK6_to_SCRP_32b_PCLK3_l0_bridge_src_busecc_pend" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_BR_SCRM_64B_PCLK3_R5_TO_SCRP_32_PCLK6_L0_M2P_BRIDGE_BR_SCRM_64B_PCLK3_R5_TO_SCRP_32_PCLK6_L0_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_br_SCRM_64b_PCLK3_R5_to_SCRP_32_PCLK6_l0_m2p_bridge_br_SCRM_64b_PCLK3_R5_to_SCRP_32_PCLK6_l0_bridge_dst_busecc_pend" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_BR_SCRM_64B_PCLK3_R5_TO_SCRP_32_PCLK6_L0_M2P_BRIDGE_BR_SCRM_64B_PCLK3_R5_TO_SCRP_32_PCLK6_L0_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_br_SCRM_64b_PCLK3_R5_to_SCRP_32_PCLK6_l0_m2p_bridge_br_SCRM_64b_PCLK3_R5_to_SCRP_32_PCLK6_l0_bridge_src_busecc_pend" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IPULSAR_SL_MCU_0_CPU1_PMST_P2P_BRIDGE_IPULSAR_SL_MCU_0_CPU1_PMST_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ipulsar_sl_mcu_0_cpu1_pmst_p2p_bridge_Ipulsar_sl_mcu_0_cpu1_pmst_bridge_dst_busecc_pend" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IPULSAR_SL_MCU_0_CPU1_PMST_P2P_BRIDGE_IPULSAR_SL_MCU_0_CPU1_PMST_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ipulsar_sl_mcu_0_cpu1_pmst_p2p_bridge_Ipulsar_sl_mcu_0_cpu1_pmst_bridge_src_busecc_pend" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IPULSAR_SL_MCU_0_CPU0_PMST_P2P_BRIDGE_IPULSAR_SL_MCU_0_CPU0_PMST_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ipulsar_sl_mcu_0_cpu0_pmst_p2p_bridge_Ipulsar_sl_mcu_0_cpu0_pmst_bridge_dst_busecc_pend" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IPULSAR_SL_MCU_0_CPU0_PMST_P2P_BRIDGE_IPULSAR_SL_MCU_0_CPU0_PMST_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ipulsar_sl_mcu_0_cpu0_pmst_p2p_bridge_Ipulsar_sl_mcu_0_cpu0_pmst_bridge_src_busecc_pend" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_FW_CBASS_MCU_0_J7AM_MCU_FW_CBASS_MCU_SYSCLK0_3_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_3_BUSECC_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_fw_cbass_mcu_0_j7am_mcu_fw_cbass_mcu_sysclk0_3_clk_edc_ctrl_cbass_int_mcu_sysclk0_3_busecc_pend" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="REGS_sec_enable_clr_reg2" acronym="REGS_sec_enable_clr_reg2" offset="0xC8" width="32" description="Interrupt Enable Clear Register 2">
		<bitfield id="ECCAGG_ENABLE_CLR" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Clear Register for eccagg_pend" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_EXPORT_J7AM_MCU_TO_RC_VBUSM_L0_M2M_BRIDGE_J7AM_MCU_CBASS_EXPORT_J7AM_MCU_TO_RC_VBUSM_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_export_j7am_mcu_to_rc_vbusm_l0_m2m_bridge_j7am_mcu_cbass_export_j7am_mcu_to_rc_vbusm_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_EXPORT_J7AM_RC_TO_MCU_VBUSM_L0_M2M_BRIDGE_J7AM_MCU_CBASS_EXPORT_J7AM_RC_TO_MCU_VBUSM_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_export_j7am_rc_to_mcu_vbusm_l0_m2m_bridge_j7am_mcu_cbass_export_j7am_rc_to_mcu_vbusm_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_MCU_SYSCLK0_6_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_6_BUSECC_3_ENABLE_CLR" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_mcu_sysclk0_6_clk_edc_ctrl_cbass_int_mcu_sysclk0_6_busecc_3_pend" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_MCU_SYSCLK0_6_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_6_BUSECC_2_ENABLE_CLR" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_mcu_sysclk0_6_clk_edc_ctrl_cbass_int_mcu_sysclk0_6_busecc_2_pend" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_MCU_SYSCLK0_6_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_6_BUSECC_1_ENABLE_CLR" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_mcu_sysclk0_6_clk_edc_ctrl_cbass_int_mcu_sysclk0_6_busecc_1_pend" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_MCU_SYSCLK0_6_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_6_BUSECC_0_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_mcu_sysclk0_6_clk_edc_ctrl_cbass_int_mcu_sysclk0_6_busecc_0_pend" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_MCU_SYSCLK0_3_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_3_BUSECC_2_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_mcu_sysclk0_3_clk_edc_ctrl_cbass_int_mcu_sysclk0_3_busecc_2_pend" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_MCU_SYSCLK0_3_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_3_BUSECC_1_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_mcu_sysclk0_3_clk_edc_ctrl_cbass_int_mcu_sysclk0_3_busecc_1_pend" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_MCU_SYSCLK0_3_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_3_BUSECC_0_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_mcu_sysclk0_3_clk_edc_ctrl_cbass_int_mcu_sysclk0_3_busecc_0_pend" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_MCU_SYSCLK0_12_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_12_BUSECC_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_mcu_sysclk0_12_clk_edc_ctrl_cbass_int_mcu_sysclk0_12_busecc_pend" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_ERR_SCR_J7AM_MCU_CBASS_ERR_SCR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_err_scr_j7am_mcu_cbass_err_scr_edc_ctrl_busecc_pend" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_err_slv_p2p_bridge_err_slv_bridge_busecc_pend" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_CBASS_DEFAULT_ERR_J7AM_MCU_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_cbass_default_err_j7am_mcu_cbass_cbass_default_err_edc_ctrl_busecc_pend" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_CBASS_INT_DMSC_SCR_J7AM_MCU_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_cbass_int_dmsc_scr_j7am_mcu_cbass_cbass_int_dmsc_scr_edc_ctrl_busecc_pend" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_dmsc_slv_p2p_bridge_dmsc_slv_bridge_busecc_pend" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_CBASS_DEFAULT_MMRS_J7AM_MCU_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_cbass_default_mmrs_j7am_mcu_cbass_cbass_default_mmrs_edc_ctrl_busecc_pend" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRP_32_PCLK12_SCR_J7AM_MCU_CBASS_SCRP_32_PCLK12_SCR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRP_32_PCLK12_scr_j7am_mcu_cbass_SCRP_32_PCLK12_scr_edc_ctrl_busecc_pend" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_J7AM_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_EDC_CTRL_BUSECC_3_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRM_64b_PCLK3_R5_scr_j7am_mcu_cbass_SCRM_64b_PCLK3_R5_scr_edc_ctrl_busecc_3_pend" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_J7AM_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_EDC_CTRL_BUSECC_2_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRM_64b_PCLK3_R5_scr_j7am_mcu_cbass_SCRM_64b_PCLK3_R5_scr_edc_ctrl_busecc_2_pend" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_J7AM_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_EDC_CTRL_BUSECC_1_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRM_64b_PCLK3_R5_scr_j7am_mcu_cbass_SCRM_64b_PCLK3_R5_scr_edc_ctrl_busecc_1_pend" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_J7AM_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_EDC_CTRL_BUSECC_0_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRM_64b_PCLK3_R5_scr_j7am_mcu_cbass_SCRM_64b_PCLK3_R5_scr_edc_ctrl_busecc_0_pend" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRP_32B_PCLK3_SCR_J7AM_MCU_CBASS_SCRP_32B_PCLK3_SCR_EDC_CTRL_BUSECC_2_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRP_32b_PCLK3_scr_j7am_mcu_cbass_SCRP_32b_PCLK3_scr_edc_ctrl_busecc_2_pend" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRP_32B_PCLK3_SCR_J7AM_MCU_CBASS_SCRP_32B_PCLK3_SCR_EDC_CTRL_BUSECC_1_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRP_32b_PCLK3_scr_j7am_mcu_cbass_SCRP_32b_PCLK3_scr_edc_ctrl_busecc_1_pend" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRP_32B_PCLK3_SCR_J7AM_MCU_CBASS_SCRP_32B_PCLK3_SCR_EDC_CTRL_BUSECC_0_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRP_32b_PCLK3_scr_j7am_mcu_cbass_SCRP_32b_PCLK3_scr_edc_ctrl_busecc_0_pend" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="REGS_ded_eoi_reg" acronym="REGS_ded_eoi_reg" offset="0x13C" width="32" description="EOI Register">
		<bitfield id="EOI_WR" width="1" begin="0" end="0" resetval="0x0" description="EOI Register" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="REGS_ded_status_reg0" acronym="REGS_ded_status_reg0" offset="0x140" width="32" description="Interrupt Status Register 0">
		<bitfield id="J7AM_MCU_FW_CBASS_MCU_0_J7AM_MCU_FW_CBASS_ERR_SCR_J7AM_MCU_FW_CBASS_ERR_SCR_EDC_CTRL_BUSECC_PEND" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_fw_cbass_mcu_0_j7am_mcu_fw_cbass_err_scr_j7am_mcu_fw_cbass_err_scr_edc_ctrl_busecc_pend" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_FW_CBASS_MCU_0_J7AM_MCU_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_BUSECC_PEND" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_fw_cbass_mcu_0_j7am_mcu_fw_cbass_err_slv_p2p_bridge_err_slv_bridge_busecc_pend" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_FW_CBASS_MCU_0_J7AM_MCU_FW_CBASS_CBASS_DEFAULT_ERR_J7AM_MCU_FW_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_PEND" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_fw_cbass_mcu_0_j7am_mcu_fw_cbass_cbass_default_err_j7am_mcu_fw_cbass_cbass_default_err_edc_ctrl_busecc_pend" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_FW_CBASS_MCU_0_J7AM_MCU_FW_CBASS_MCU_FW_SCRP_32B_CLK4_SCR_J7AM_MCU_FW_CBASS_MCU_FW_SCRP_32B_CLK4_SCR_EDC_CTRL_BUSECC_PEND" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_fw_cbass_mcu_0_j7am_mcu_fw_cbass_MCU_FW_SCRP_32b_CLK4_scr_j7am_mcu_fw_cbass_MCU_FW_SCRP_32b_CLK4_scr_edc_ctrl_busecc_pend" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_FW_CBASS_MCU_0_J7AM_MCU_FW_CBASS_IJ7AM_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IJ7AM_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_BUSECC_PEND" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_fw_cbass_mcu_0_j7am_mcu_fw_cbass_Ij7am_mcu_cbass_mcu_0_cbass_dmsc_slv_p2p_bridge_Ij7am_mcu_cbass_mcu_0_cbass_dmsc_slv_bridge_busecc_pend" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_FW_CBASS_MCU_0_J7AM_MCU_FW_CBASS_INAVSS_MCU_J7_MCU_0_MODSS_DMSC_SLV_P2P_BRIDGE_INAVSS_MCU_J7_MCU_0_MODSS_DMSC_SLV_BRIDGE_BUSECC_PEND" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_fw_cbass_mcu_0_j7am_mcu_fw_cbass_Inavss_mcu_j7_mcu_0_modss_dmsc_slv_p2p_bridge_Inavss_mcu_j7_mcu_0_modss_dmsc_slv_bridge_busecc_pend" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7VCL_IEXPORT_VBUSM_64B_MST_MCU_0_MST_MTOG_EDC_CTRL_PEND" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Pending Status for Ij7vcl_Iexport_vbusm_64b_mst_mcu_0_mst_mtog_edc_ctrl_pend" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CTRL_MMR_MCU_0_J7AM_MCU_CTRL_MMR_EDC_CTRL_BUSECC_PEND" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_ctrl_mmr_mcu_0_j7am_mcu_ctrl_mmr_edc_ctrl_busecc_pend" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="J7VC_MCU_SEC_MMR_MCU_0_J7VC_MCU_SEC_MMR_EDC_CTRL_BUSECC_PEND" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Pending Status for j7vc_mcu_sec_mmr_mcu_0_j7vc_mcu_sec_mmr_edc_ctrl_busecc_pend" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="J7VC_MCU_PLL_MMR_MCU_0_J7VC_MCU_PLL_MMR_EDC_CTRL_BUSECC_PEND" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Pending Status for j7vc_mcu_pll_mmr_mcu_0_j7vc_mcu_pll_mmr_edc_ctrl_busecc_pend" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="I7_MCU_VBUSM_FSS1_SAFETY_GASKET_WR_RAMECC_PEND" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Pending Status for I7_mcu_vbusm_fss1_safety_gasket_wr_ramecc_pend" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="I7_MCU_VBUSM_FSS1_SAFETY_GASKET_RD_RAMECC_PEND" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Pending Status for I7_mcu_vbusm_fss1_safety_gasket_rd_ramecc_pend" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="I7_MCU_VBUSM_FSS1_SAFETY_GASKET_EDC_CTRL_PEND" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Pending Status for I7_mcu_vbusm_fss1_safety_gasket_edc_ctrl_pend" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="I7_MCU_VBUSM_FSS0_SAFETY_GASKET_WR_RAMECC_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Pending Status for I7_mcu_vbusm_fss0_safety_gasket_wr_ramecc_pend" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="I7_MCU_VBUSM_FSS0_SAFETY_GASKET_RD_RAMECC_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Pending Status for I7_mcu_vbusm_fss0_safety_gasket_rd_ramecc_pend" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="I7_MCU_VBUSM_FSS0_SAFETY_GASKET_EDC_CTRL_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Pending Status for I7_mcu_vbusm_fss0_safety_gasket_edc_ctrl_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="IVDC_DATA_SAFEG_VBUSM_64B_REF_EDC_CTRL_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Pending Status for Ivdc_data_safeg_vbusm_64b_ref_edc_ctrl_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="IVDC_DATA_SAFEG_VBUSM_64B_REF_RD_RAMECC_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for Ivdc_data_safeg_vbusm_64b_ref_rd_ramecc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="IVDC_DATA_SAFEG_VBUSM_64B_REF_WR_RAMECC_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for Ivdc_data_safeg_vbusm_64b_ref_wr_ramecc_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_INFRA_VBUSP_32B_SRC_P2M_SRC_BUSECC_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for Imcu_cor_infra_vbusp_32b_src_p2m_src_busecc_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_INFRA_VBUSP_32B_M2M_SRC_VBUSS_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for Imcu_cor_infra_vbusp_32b_m2m_src_vbuss_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_INFRA_VBUSP_32B_INFRA_SAFEG_EDC_CTRL_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for Imcu_cor_infra_vbusp_32b_infra_safeg_edc_ctrl_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_INFRA_VBUSP_32B_INFRA_SAFEG_RD_RAMECC_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for Imcu_cor_infra_vbusp_32b_infra_safeg_rd_ramecc_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_INFRA_VBUSP_32B_INFRA_SAFEG_WR_RAMECC_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for Imcu_cor_infra_vbusp_32b_infra_safeg_wr_ramecc_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_DATA_VBUSM_64B_SRC_VBUSS_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for Imcu_cor_data_vbusm_64b_src_vbuss_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="ICOR_MCU_DATA_VBUSM_64B_M2M_VBUSS_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for Icor_mcu_data_vbusm_64b_m2m_vbuss_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="ICOR_MCU_DATA_VBUSM_64B_DST_VBUSS_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for Icor_mcu_data_vbusm_64b_dst_vbuss_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_FW_VBUSP_32B_SRC_P2M_BUSECC_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for Imcu_cor_fw_vbusp_32b_src_p2m_busecc_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_FW_VBUSP_32B_M2M_SRC_VBUSS_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for Imcu_cor_fw_vbusp_32b_m2m_src_vbuss_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_FW_VBUSP_32B_SOC_FW_SAFEG_EDC_CTRL_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for Imcu_cor_fw_vbusp_32b_soc_fw_safeg_edc_ctrl_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_FW_VBUSP_32B_SOC_FW_SAFEG_RD_RAMECC_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for Imcu_cor_fw_vbusp_32b_soc_fw_safeg_rd_ramecc_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_FW_VBUSP_32B_SOC_FW_SAFEG_WR_RAMECC_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for Imcu_cor_fw_vbusp_32b_soc_fw_safeg_wr_ramecc_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="REGS_ded_status_reg1" acronym="REGS_ded_status_reg1" offset="0x144" width="32" description="Interrupt Status Register 1">
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRP_32_PCLK6_SCR_J7AM_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_4_PEND" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRP_32_PCLK6_scr_j7am_mcu_cbass_SCRP_32_PCLK6_scr_edc_ctrl_busecc_4_pend" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRP_32_PCLK6_SCR_J7AM_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_3_PEND" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRP_32_PCLK6_scr_j7am_mcu_cbass_SCRP_32_PCLK6_scr_edc_ctrl_busecc_3_pend" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRP_32_PCLK6_SCR_J7AM_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_2_PEND" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRP_32_PCLK6_scr_j7am_mcu_cbass_SCRP_32_PCLK6_scr_edc_ctrl_busecc_2_pend" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRP_32_PCLK6_SCR_J7AM_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_1_PEND" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRP_32_PCLK6_scr_j7am_mcu_cbass_SCRP_32_PCLK6_scr_edc_ctrl_busecc_1_pend" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRP_32_PCLK6_SCR_J7AM_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_0_PEND" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRP_32_PCLK6_scr_j7am_mcu_cbass_SCRP_32_PCLK6_scr_edc_ctrl_busecc_0_pend" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_EXPORT_J7AM_MCU_TO_MAIN_INFRA_VBUSP_L0_M2P_BRIDGE_EXPORT_J7AM_MCU_TO_MAIN_INFRA_VBUSP_L0_BRIDGE_BUSECC_PEND" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_export_j7am_mcu_to_main_infra_vbusp_l0_m2p_bridge_export_j7am_mcu_to_main_infra_vbusp_l0_bridge_busecc_pend" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_EXPORT_J7AM_MCU_TO_WKUP_VBUSM_L0_M2M_BRIDGE_J7AM_MCU_CBASS_EXPORT_J7AM_MCU_TO_WKUP_VBUSM_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_export_j7am_mcu_to_wkup_vbusm_l0_m2m_bridge_j7am_mcu_cbass_export_j7am_mcu_to_wkup_vbusm_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IJ7AM_MCU_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7AM_MCU_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_BUSECC_PEND" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ij7am_mcu_cbass_mcu_0_cbass_err_slv_p2p_bridge_Ij7am_mcu_cbass_mcu_0_cbass_err_slv_bridge_busecc_pend" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IJ7AM_MCU_FW_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7AM_MCU_FW_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_BUSECC_PEND" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ij7am_mcu_fw_cbass_mcu_0_cbass_err_slv_p2p_bridge_Ij7am_mcu_fw_cbass_mcu_0_cbass_err_slv_bridge_busecc_pend" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IJ7_MCU_VBUSM_SAFETY_GASKET_MCU_FSS_1_CFG_P2P_BRIDGE_IJ7_MCU_VBUSM_SAFETY_GASKET_MCU_FSS_1_CFG_BRIDGE_BUSECC_PEND" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ij7_mcu_vbusm_safety_gasket_mcu_fss_1_cfg_p2p_bridge_Ij7_mcu_vbusm_safety_gasket_mcu_fss_1_cfg_bridge_busecc_pend" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IJ7_MCU_VBUSM_SAFETY_GASKET_MCU_FSS_0_CFG_P2P_BRIDGE_IJ7_MCU_VBUSM_SAFETY_GASKET_MCU_FSS_0_CFG_BRIDGE_BUSECC_PEND" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ij7_mcu_vbusm_safety_gasket_mcu_fss_0_cfg_p2p_bridge_Ij7_mcu_vbusm_safety_gasket_mcu_fss_0_cfg_bridge_busecc_pend" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IVDC_SOC_FW_SAFEG_VBUSP_32B_REF_FWMCU2MAIN_SAFEG_CFG_P2P_BRIDGE_IVDC_SOC_FW_SAFEG_VBUSP_32B_REF_FWMCU2MAIN_SAFEG_CFG_BRIDGE_BUSECC_PEND" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ivdc_soc_fw_safeg_vbusp_32b_ref_fwmcu2main_safeg_cfg_p2p_bridge_Ivdc_soc_fw_safeg_vbusp_32b_ref_fwmcu2main_safeg_cfg_bridge_busecc_pend" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IVDC_INFRA_SAFEG_VBUSP_32B_REF_MCU2MAIN_INFRA_SAFEG_CFG_P2P_BRIDGE_IVDC_INFRA_SAFEG_VBUSP_32B_REF_MCU2MAIN_INFRA_SAFEG_CFG_BRIDGE_BUSECC_PEND" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ivdc_infra_safeg_vbusp_32b_ref_mcu2main_infra_safeg_cfg_p2p_bridge_Ivdc_infra_safeg_vbusp_32b_ref_mcu2main_infra_safeg_cfg_bridge_busecc_pend" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IJ7_MCU_VBUSM_SAFETY_GASKET_MCU2MAIN_0_CFG_P2P_BRIDGE_IJ7_MCU_VBUSM_SAFETY_GASKET_MCU2MAIN_0_CFG_BRIDGE_BUSECC_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ij7_mcu_vbusm_safety_gasket_mcu2main_0_cfg_p2p_bridge_Ij7_mcu_vbusm_safety_gasket_mcu2main_0_cfg_bridge_busecc_pend" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IPULSAR_SL_MCU_0_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MCU_0_CPU1_CFG_SLV_BRIDGE_BUSECC_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ipulsar_sl_mcu_0_cpu1_cfg_slv_p2p_bridge_Ipulsar_sl_mcu_0_cpu1_cfg_slv_bridge_busecc_pend" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IJ7AM_MCU_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_IJ7AM_MCU_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ij7am_mcu_ecc_aggr_mcu_0_cfg_p2p_bridge_Ij7am_mcu_ecc_aggr_mcu_0_cfg_bridge_busecc_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IMSRAM128KX64E_MCU_0_CFG_P2P_BRIDGE_IMSRAM128KX64E_MCU_0_CFG_BRIDGE_BUSECC_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Imsram128kx64e_mcu_0_cfg_p2p_bridge_Imsram128kx64e_mcu_0_cfg_bridge_busecc_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_BR_SCRP_32_PCLK6_TO_SCRP_32_PCLK12_L0_P2P_BRIDGE_BR_SCRP_32_PCLK6_TO_SCRP_32_PCLK12_L0_BRIDGE_DST_BUSECC_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_br_SCRP_32_PCLK6_to_SCRP_32_PCLK12_l0_p2p_bridge_br_SCRP_32_PCLK6_to_SCRP_32_PCLK12_l0_bridge_dst_busecc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_BR_SCRP_32_PCLK6_TO_SCRP_32_PCLK12_L0_P2P_BRIDGE_BR_SCRP_32_PCLK6_TO_SCRP_32_PCLK12_L0_BRIDGE_SRC_BUSECC_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_br_SCRP_32_PCLK6_to_SCRP_32_PCLK12_l0_p2p_bridge_br_SCRP_32_PCLK6_to_SCRP_32_PCLK12_l0_bridge_src_busecc_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_EXPORT_J7AM_WKUP_TO_MCU_VBUSM_L0_M2M_BRIDGE_J7AM_MCU_CBASS_EXPORT_J7AM_WKUP_TO_MCU_VBUSM_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_export_j7am_wkup_to_mcu_vbusm_l0_m2m_bridge_j7am_mcu_cbass_export_j7am_wkup_to_mcu_vbusm_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_BR_SCRP_32_PCLK6_TO_SCRM_64B_PCLK3_R5_L0_P2M_BRIDGE_BR_SCRP_32_PCLK6_TO_SCRM_64B_PCLK3_R5_L0_BRIDGE_DST_BUSECC_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_br_SCRP_32_PCLK6_to_SCRM_64b_PCLK3_R5_l0_p2m_bridge_br_SCRP_32_PCLK6_to_SCRM_64b_PCLK3_R5_l0_bridge_dst_busecc_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_BR_SCRP_32_PCLK6_TO_SCRM_64B_PCLK3_R5_L0_P2M_BRIDGE_BR_SCRP_32_PCLK6_TO_SCRM_64B_PCLK3_R5_L0_BRIDGE_SRC_BUSECC_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_br_SCRP_32_PCLK6_to_SCRM_64b_PCLK3_R5_l0_p2m_bridge_br_SCRP_32_PCLK6_to_SCRM_64b_PCLK3_R5_l0_bridge_src_busecc_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_ISA3SS_AM62_MCU_0_PKTDMA_MEM_M2M_BRIDGE_J7AM_MCU_CBASS_ISA3SS_AM62_MCU_0_PKTDMA_MEM_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Isa3ss_am62_mcu_0_pktdma_mem_m2m_bridge_j7am_mcu_cbass_Isa3ss_am62_mcu_0_pktdma_mem_m2m_bridge_src_edc_ctrl_busecc_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_BR_SCRP_32_PCLK6_TO_SCRP_32B_PCLK3_L0_P2P_BRIDGE_BR_SCRP_32_PCLK6_TO_SCRP_32B_PCLK3_L0_BRIDGE_DST_BUSECC_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_br_SCRP_32_PCLK6_to_SCRP_32b_PCLK3_l0_p2p_bridge_br_SCRP_32_PCLK6_to_SCRP_32b_PCLK3_l0_bridge_dst_busecc_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_BR_SCRP_32_PCLK6_TO_SCRP_32B_PCLK3_L0_P2P_BRIDGE_BR_SCRP_32_PCLK6_TO_SCRP_32B_PCLK3_L0_BRIDGE_SRC_BUSECC_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_br_SCRP_32_PCLK6_to_SCRP_32b_PCLK3_l0_p2p_bridge_br_SCRP_32_PCLK6_to_SCRP_32b_PCLK3_l0_bridge_src_busecc_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_BR_SCRM_64B_PCLK3_R5_TO_SCRP_32_PCLK6_L0_M2P_BRIDGE_BR_SCRM_64B_PCLK3_R5_TO_SCRP_32_PCLK6_L0_BRIDGE_DST_BUSECC_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_br_SCRM_64b_PCLK3_R5_to_SCRP_32_PCLK6_l0_m2p_bridge_br_SCRM_64b_PCLK3_R5_to_SCRP_32_PCLK6_l0_bridge_dst_busecc_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_BR_SCRM_64B_PCLK3_R5_TO_SCRP_32_PCLK6_L0_M2P_BRIDGE_BR_SCRM_64B_PCLK3_R5_TO_SCRP_32_PCLK6_L0_BRIDGE_SRC_BUSECC_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_br_SCRM_64b_PCLK3_R5_to_SCRP_32_PCLK6_l0_m2p_bridge_br_SCRM_64b_PCLK3_R5_to_SCRP_32_PCLK6_l0_bridge_src_busecc_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IPULSAR_SL_MCU_0_CPU1_PMST_P2P_BRIDGE_IPULSAR_SL_MCU_0_CPU1_PMST_BRIDGE_DST_BUSECC_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ipulsar_sl_mcu_0_cpu1_pmst_p2p_bridge_Ipulsar_sl_mcu_0_cpu1_pmst_bridge_dst_busecc_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IPULSAR_SL_MCU_0_CPU1_PMST_P2P_BRIDGE_IPULSAR_SL_MCU_0_CPU1_PMST_BRIDGE_SRC_BUSECC_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ipulsar_sl_mcu_0_cpu1_pmst_p2p_bridge_Ipulsar_sl_mcu_0_cpu1_pmst_bridge_src_busecc_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IPULSAR_SL_MCU_0_CPU0_PMST_P2P_BRIDGE_IPULSAR_SL_MCU_0_CPU0_PMST_BRIDGE_DST_BUSECC_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ipulsar_sl_mcu_0_cpu0_pmst_p2p_bridge_Ipulsar_sl_mcu_0_cpu0_pmst_bridge_dst_busecc_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IPULSAR_SL_MCU_0_CPU0_PMST_P2P_BRIDGE_IPULSAR_SL_MCU_0_CPU0_PMST_BRIDGE_SRC_BUSECC_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ipulsar_sl_mcu_0_cpu0_pmst_p2p_bridge_Ipulsar_sl_mcu_0_cpu0_pmst_bridge_src_busecc_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_FW_CBASS_MCU_0_J7AM_MCU_FW_CBASS_MCU_SYSCLK0_3_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_3_BUSECC_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_fw_cbass_mcu_0_j7am_mcu_fw_cbass_mcu_sysclk0_3_clk_edc_ctrl_cbass_int_mcu_sysclk0_3_busecc_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="REGS_ded_status_reg2" acronym="REGS_ded_status_reg2" offset="0x148" width="32" description="Interrupt Status Register 2">
		<bitfield id="ECCAGG_PEND" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Pending Status for eccagg_pend" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_EXPORT_J7AM_MCU_TO_RC_VBUSM_L0_M2M_BRIDGE_J7AM_MCU_CBASS_EXPORT_J7AM_MCU_TO_RC_VBUSM_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_export_j7am_mcu_to_rc_vbusm_l0_m2m_bridge_j7am_mcu_cbass_export_j7am_mcu_to_rc_vbusm_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_EXPORT_J7AM_RC_TO_MCU_VBUSM_L0_M2M_BRIDGE_J7AM_MCU_CBASS_EXPORT_J7AM_RC_TO_MCU_VBUSM_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_export_j7am_rc_to_mcu_vbusm_l0_m2m_bridge_j7am_mcu_cbass_export_j7am_rc_to_mcu_vbusm_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_MCU_SYSCLK0_6_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_6_BUSECC_3_PEND" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_mcu_sysclk0_6_clk_edc_ctrl_cbass_int_mcu_sysclk0_6_busecc_3_pend" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_MCU_SYSCLK0_6_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_6_BUSECC_2_PEND" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_mcu_sysclk0_6_clk_edc_ctrl_cbass_int_mcu_sysclk0_6_busecc_2_pend" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_MCU_SYSCLK0_6_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_6_BUSECC_1_PEND" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_mcu_sysclk0_6_clk_edc_ctrl_cbass_int_mcu_sysclk0_6_busecc_1_pend" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_MCU_SYSCLK0_6_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_6_BUSECC_0_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_mcu_sysclk0_6_clk_edc_ctrl_cbass_int_mcu_sysclk0_6_busecc_0_pend" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_MCU_SYSCLK0_3_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_3_BUSECC_2_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_mcu_sysclk0_3_clk_edc_ctrl_cbass_int_mcu_sysclk0_3_busecc_2_pend" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_MCU_SYSCLK0_3_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_3_BUSECC_1_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_mcu_sysclk0_3_clk_edc_ctrl_cbass_int_mcu_sysclk0_3_busecc_1_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_MCU_SYSCLK0_3_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_3_BUSECC_0_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_mcu_sysclk0_3_clk_edc_ctrl_cbass_int_mcu_sysclk0_3_busecc_0_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_MCU_SYSCLK0_12_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_12_BUSECC_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_mcu_sysclk0_12_clk_edc_ctrl_cbass_int_mcu_sysclk0_12_busecc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_ERR_SCR_J7AM_MCU_CBASS_ERR_SCR_EDC_CTRL_BUSECC_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_err_scr_j7am_mcu_cbass_err_scr_edc_ctrl_busecc_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_BUSECC_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_err_slv_p2p_bridge_err_slv_bridge_busecc_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_CBASS_DEFAULT_ERR_J7AM_MCU_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_cbass_default_err_j7am_mcu_cbass_cbass_default_err_edc_ctrl_busecc_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_CBASS_INT_DMSC_SCR_J7AM_MCU_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_cbass_int_dmsc_scr_j7am_mcu_cbass_cbass_int_dmsc_scr_edc_ctrl_busecc_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_BUSECC_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_dmsc_slv_p2p_bridge_dmsc_slv_bridge_busecc_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_CBASS_DEFAULT_MMRS_J7AM_MCU_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_cbass_default_mmrs_j7am_mcu_cbass_cbass_default_mmrs_edc_ctrl_busecc_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRP_32_PCLK12_SCR_J7AM_MCU_CBASS_SCRP_32_PCLK12_SCR_EDC_CTRL_BUSECC_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRP_32_PCLK12_scr_j7am_mcu_cbass_SCRP_32_PCLK12_scr_edc_ctrl_busecc_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_J7AM_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_EDC_CTRL_BUSECC_3_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRM_64b_PCLK3_R5_scr_j7am_mcu_cbass_SCRM_64b_PCLK3_R5_scr_edc_ctrl_busecc_3_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_J7AM_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_EDC_CTRL_BUSECC_2_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRM_64b_PCLK3_R5_scr_j7am_mcu_cbass_SCRM_64b_PCLK3_R5_scr_edc_ctrl_busecc_2_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_J7AM_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_EDC_CTRL_BUSECC_1_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRM_64b_PCLK3_R5_scr_j7am_mcu_cbass_SCRM_64b_PCLK3_R5_scr_edc_ctrl_busecc_1_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_J7AM_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_EDC_CTRL_BUSECC_0_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRM_64b_PCLK3_R5_scr_j7am_mcu_cbass_SCRM_64b_PCLK3_R5_scr_edc_ctrl_busecc_0_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRP_32B_PCLK3_SCR_J7AM_MCU_CBASS_SCRP_32B_PCLK3_SCR_EDC_CTRL_BUSECC_2_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRP_32b_PCLK3_scr_j7am_mcu_cbass_SCRP_32b_PCLK3_scr_edc_ctrl_busecc_2_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRP_32B_PCLK3_SCR_J7AM_MCU_CBASS_SCRP_32B_PCLK3_SCR_EDC_CTRL_BUSECC_1_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRP_32b_PCLK3_scr_j7am_mcu_cbass_SCRP_32b_PCLK3_scr_edc_ctrl_busecc_1_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRP_32B_PCLK3_SCR_J7AM_MCU_CBASS_SCRP_32B_PCLK3_SCR_EDC_CTRL_BUSECC_0_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRP_32b_PCLK3_scr_j7am_mcu_cbass_SCRP_32b_PCLK3_scr_edc_ctrl_busecc_0_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="REGS_ded_enable_set_reg0" acronym="REGS_ded_enable_set_reg0" offset="0x180" width="32" description="Interrupt Enable Set Register 0">
		<bitfield id="J7AM_MCU_FW_CBASS_MCU_0_J7AM_MCU_FW_CBASS_ERR_SCR_J7AM_MCU_FW_CBASS_ERR_SCR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_fw_cbass_mcu_0_j7am_mcu_fw_cbass_err_scr_j7am_mcu_fw_cbass_err_scr_edc_ctrl_busecc_pend" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_FW_CBASS_MCU_0_J7AM_MCU_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_fw_cbass_mcu_0_j7am_mcu_fw_cbass_err_slv_p2p_bridge_err_slv_bridge_busecc_pend" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_FW_CBASS_MCU_0_J7AM_MCU_FW_CBASS_CBASS_DEFAULT_ERR_J7AM_MCU_FW_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_fw_cbass_mcu_0_j7am_mcu_fw_cbass_cbass_default_err_j7am_mcu_fw_cbass_cbass_default_err_edc_ctrl_busecc_pend" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_FW_CBASS_MCU_0_J7AM_MCU_FW_CBASS_MCU_FW_SCRP_32B_CLK4_SCR_J7AM_MCU_FW_CBASS_MCU_FW_SCRP_32B_CLK4_SCR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_fw_cbass_mcu_0_j7am_mcu_fw_cbass_MCU_FW_SCRP_32b_CLK4_scr_j7am_mcu_fw_cbass_MCU_FW_SCRP_32b_CLK4_scr_edc_ctrl_busecc_pend" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_FW_CBASS_MCU_0_J7AM_MCU_FW_CBASS_IJ7AM_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IJ7AM_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_fw_cbass_mcu_0_j7am_mcu_fw_cbass_Ij7am_mcu_cbass_mcu_0_cbass_dmsc_slv_p2p_bridge_Ij7am_mcu_cbass_mcu_0_cbass_dmsc_slv_bridge_busecc_pend" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_FW_CBASS_MCU_0_J7AM_MCU_FW_CBASS_INAVSS_MCU_J7_MCU_0_MODSS_DMSC_SLV_P2P_BRIDGE_INAVSS_MCU_J7_MCU_0_MODSS_DMSC_SLV_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_fw_cbass_mcu_0_j7am_mcu_fw_cbass_Inavss_mcu_j7_mcu_0_modss_dmsc_slv_p2p_bridge_Inavss_mcu_j7_mcu_0_modss_dmsc_slv_bridge_busecc_pend" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="IJ7VCL_IEXPORT_VBUSM_64B_MST_MCU_0_MST_MTOG_EDC_CTRL_ENABLE_SET" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Set Register for Ij7vcl_Iexport_vbusm_64b_mst_mcu_0_mst_mtog_edc_ctrl_pend" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CTRL_MMR_MCU_0_J7AM_MCU_CTRL_MMR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_ctrl_mmr_mcu_0_j7am_mcu_ctrl_mmr_edc_ctrl_busecc_pend" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="J7VC_MCU_SEC_MMR_MCU_0_J7VC_MCU_SEC_MMR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Set Register for j7vc_mcu_sec_mmr_mcu_0_j7vc_mcu_sec_mmr_edc_ctrl_busecc_pend" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="J7VC_MCU_PLL_MMR_MCU_0_J7VC_MCU_PLL_MMR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Set Register for j7vc_mcu_pll_mmr_mcu_0_j7vc_mcu_pll_mmr_edc_ctrl_busecc_pend" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="I7_MCU_VBUSM_FSS1_SAFETY_GASKET_WR_RAMECC_ENABLE_SET" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Set Register for I7_mcu_vbusm_fss1_safety_gasket_wr_ramecc_pend" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="I7_MCU_VBUSM_FSS1_SAFETY_GASKET_RD_RAMECC_ENABLE_SET" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Set Register for I7_mcu_vbusm_fss1_safety_gasket_rd_ramecc_pend" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="I7_MCU_VBUSM_FSS1_SAFETY_GASKET_EDC_CTRL_ENABLE_SET" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Set Register for I7_mcu_vbusm_fss1_safety_gasket_edc_ctrl_pend" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="I7_MCU_VBUSM_FSS0_SAFETY_GASKET_WR_RAMECC_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Set Register for I7_mcu_vbusm_fss0_safety_gasket_wr_ramecc_pend" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="I7_MCU_VBUSM_FSS0_SAFETY_GASKET_RD_RAMECC_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Set Register for I7_mcu_vbusm_fss0_safety_gasket_rd_ramecc_pend" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="I7_MCU_VBUSM_FSS0_SAFETY_GASKET_EDC_CTRL_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Set Register for I7_mcu_vbusm_fss0_safety_gasket_edc_ctrl_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="IVDC_DATA_SAFEG_VBUSM_64B_REF_EDC_CTRL_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Set Register for Ivdc_data_safeg_vbusm_64b_ref_edc_ctrl_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="IVDC_DATA_SAFEG_VBUSM_64B_REF_RD_RAMECC_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for Ivdc_data_safeg_vbusm_64b_ref_rd_ramecc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="IVDC_DATA_SAFEG_VBUSM_64B_REF_WR_RAMECC_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for Ivdc_data_safeg_vbusm_64b_ref_wr_ramecc_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_INFRA_VBUSP_32B_SRC_P2M_SRC_BUSECC_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for Imcu_cor_infra_vbusp_32b_src_p2m_src_busecc_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_INFRA_VBUSP_32B_M2M_SRC_VBUSS_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for Imcu_cor_infra_vbusp_32b_m2m_src_vbuss_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_INFRA_VBUSP_32B_INFRA_SAFEG_EDC_CTRL_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for Imcu_cor_infra_vbusp_32b_infra_safeg_edc_ctrl_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_INFRA_VBUSP_32B_INFRA_SAFEG_RD_RAMECC_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for Imcu_cor_infra_vbusp_32b_infra_safeg_rd_ramecc_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_INFRA_VBUSP_32B_INFRA_SAFEG_WR_RAMECC_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for Imcu_cor_infra_vbusp_32b_infra_safeg_wr_ramecc_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_DATA_VBUSM_64B_SRC_VBUSS_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for Imcu_cor_data_vbusm_64b_src_vbuss_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="ICOR_MCU_DATA_VBUSM_64B_M2M_VBUSS_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for Icor_mcu_data_vbusm_64b_m2m_vbuss_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="ICOR_MCU_DATA_VBUSM_64B_DST_VBUSS_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for Icor_mcu_data_vbusm_64b_dst_vbuss_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_FW_VBUSP_32B_SRC_P2M_BUSECC_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for Imcu_cor_fw_vbusp_32b_src_p2m_busecc_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_FW_VBUSP_32B_M2M_SRC_VBUSS_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for Imcu_cor_fw_vbusp_32b_m2m_src_vbuss_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_FW_VBUSP_32B_SOC_FW_SAFEG_EDC_CTRL_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for Imcu_cor_fw_vbusp_32b_soc_fw_safeg_edc_ctrl_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_FW_VBUSP_32B_SOC_FW_SAFEG_RD_RAMECC_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for Imcu_cor_fw_vbusp_32b_soc_fw_safeg_rd_ramecc_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="IMCU_COR_FW_VBUSP_32B_SOC_FW_SAFEG_WR_RAMECC_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for Imcu_cor_fw_vbusp_32b_soc_fw_safeg_wr_ramecc_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="REGS_ded_enable_set_reg1" acronym="REGS_ded_enable_set_reg1" offset="0x184" width="32" description="Interrupt Enable Set Register 1">
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRP_32_PCLK6_SCR_J7AM_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_4_ENABLE_SET" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRP_32_PCLK6_scr_j7am_mcu_cbass_SCRP_32_PCLK6_scr_edc_ctrl_busecc_4_pend" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRP_32_PCLK6_SCR_J7AM_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_3_ENABLE_SET" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRP_32_PCLK6_scr_j7am_mcu_cbass_SCRP_32_PCLK6_scr_edc_ctrl_busecc_3_pend" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRP_32_PCLK6_SCR_J7AM_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_2_ENABLE_SET" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRP_32_PCLK6_scr_j7am_mcu_cbass_SCRP_32_PCLK6_scr_edc_ctrl_busecc_2_pend" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRP_32_PCLK6_SCR_J7AM_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_1_ENABLE_SET" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRP_32_PCLK6_scr_j7am_mcu_cbass_SCRP_32_PCLK6_scr_edc_ctrl_busecc_1_pend" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRP_32_PCLK6_SCR_J7AM_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_0_ENABLE_SET" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRP_32_PCLK6_scr_j7am_mcu_cbass_SCRP_32_PCLK6_scr_edc_ctrl_busecc_0_pend" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_EXPORT_J7AM_MCU_TO_MAIN_INFRA_VBUSP_L0_M2P_BRIDGE_EXPORT_J7AM_MCU_TO_MAIN_INFRA_VBUSP_L0_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_export_j7am_mcu_to_main_infra_vbusp_l0_m2p_bridge_export_j7am_mcu_to_main_infra_vbusp_l0_bridge_busecc_pend" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_EXPORT_J7AM_MCU_TO_WKUP_VBUSM_L0_M2M_BRIDGE_J7AM_MCU_CBASS_EXPORT_J7AM_MCU_TO_WKUP_VBUSM_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_export_j7am_mcu_to_wkup_vbusm_l0_m2m_bridge_j7am_mcu_cbass_export_j7am_mcu_to_wkup_vbusm_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IJ7AM_MCU_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7AM_MCU_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ij7am_mcu_cbass_mcu_0_cbass_err_slv_p2p_bridge_Ij7am_mcu_cbass_mcu_0_cbass_err_slv_bridge_busecc_pend" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IJ7AM_MCU_FW_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7AM_MCU_FW_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ij7am_mcu_fw_cbass_mcu_0_cbass_err_slv_p2p_bridge_Ij7am_mcu_fw_cbass_mcu_0_cbass_err_slv_bridge_busecc_pend" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IJ7_MCU_VBUSM_SAFETY_GASKET_MCU_FSS_1_CFG_P2P_BRIDGE_IJ7_MCU_VBUSM_SAFETY_GASKET_MCU_FSS_1_CFG_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ij7_mcu_vbusm_safety_gasket_mcu_fss_1_cfg_p2p_bridge_Ij7_mcu_vbusm_safety_gasket_mcu_fss_1_cfg_bridge_busecc_pend" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IJ7_MCU_VBUSM_SAFETY_GASKET_MCU_FSS_0_CFG_P2P_BRIDGE_IJ7_MCU_VBUSM_SAFETY_GASKET_MCU_FSS_0_CFG_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ij7_mcu_vbusm_safety_gasket_mcu_fss_0_cfg_p2p_bridge_Ij7_mcu_vbusm_safety_gasket_mcu_fss_0_cfg_bridge_busecc_pend" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IVDC_SOC_FW_SAFEG_VBUSP_32B_REF_FWMCU2MAIN_SAFEG_CFG_P2P_BRIDGE_IVDC_SOC_FW_SAFEG_VBUSP_32B_REF_FWMCU2MAIN_SAFEG_CFG_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ivdc_soc_fw_safeg_vbusp_32b_ref_fwmcu2main_safeg_cfg_p2p_bridge_Ivdc_soc_fw_safeg_vbusp_32b_ref_fwmcu2main_safeg_cfg_bridge_busecc_pend" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IVDC_INFRA_SAFEG_VBUSP_32B_REF_MCU2MAIN_INFRA_SAFEG_CFG_P2P_BRIDGE_IVDC_INFRA_SAFEG_VBUSP_32B_REF_MCU2MAIN_INFRA_SAFEG_CFG_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ivdc_infra_safeg_vbusp_32b_ref_mcu2main_infra_safeg_cfg_p2p_bridge_Ivdc_infra_safeg_vbusp_32b_ref_mcu2main_infra_safeg_cfg_bridge_busecc_pend" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IJ7_MCU_VBUSM_SAFETY_GASKET_MCU2MAIN_0_CFG_P2P_BRIDGE_IJ7_MCU_VBUSM_SAFETY_GASKET_MCU2MAIN_0_CFG_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ij7_mcu_vbusm_safety_gasket_mcu2main_0_cfg_p2p_bridge_Ij7_mcu_vbusm_safety_gasket_mcu2main_0_cfg_bridge_busecc_pend" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IPULSAR_SL_MCU_0_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MCU_0_CPU1_CFG_SLV_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ipulsar_sl_mcu_0_cpu1_cfg_slv_p2p_bridge_Ipulsar_sl_mcu_0_cpu1_cfg_slv_bridge_busecc_pend" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IJ7AM_MCU_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_IJ7AM_MCU_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ij7am_mcu_ecc_aggr_mcu_0_cfg_p2p_bridge_Ij7am_mcu_ecc_aggr_mcu_0_cfg_bridge_busecc_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IMSRAM128KX64E_MCU_0_CFG_P2P_BRIDGE_IMSRAM128KX64E_MCU_0_CFG_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Imsram128kx64e_mcu_0_cfg_p2p_bridge_Imsram128kx64e_mcu_0_cfg_bridge_busecc_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_BR_SCRP_32_PCLK6_TO_SCRP_32_PCLK12_L0_P2P_BRIDGE_BR_SCRP_32_PCLK6_TO_SCRP_32_PCLK12_L0_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_br_SCRP_32_PCLK6_to_SCRP_32_PCLK12_l0_p2p_bridge_br_SCRP_32_PCLK6_to_SCRP_32_PCLK12_l0_bridge_dst_busecc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_BR_SCRP_32_PCLK6_TO_SCRP_32_PCLK12_L0_P2P_BRIDGE_BR_SCRP_32_PCLK6_TO_SCRP_32_PCLK12_L0_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_br_SCRP_32_PCLK6_to_SCRP_32_PCLK12_l0_p2p_bridge_br_SCRP_32_PCLK6_to_SCRP_32_PCLK12_l0_bridge_src_busecc_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_EXPORT_J7AM_WKUP_TO_MCU_VBUSM_L0_M2M_BRIDGE_J7AM_MCU_CBASS_EXPORT_J7AM_WKUP_TO_MCU_VBUSM_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_export_j7am_wkup_to_mcu_vbusm_l0_m2m_bridge_j7am_mcu_cbass_export_j7am_wkup_to_mcu_vbusm_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_BR_SCRP_32_PCLK6_TO_SCRM_64B_PCLK3_R5_L0_P2M_BRIDGE_BR_SCRP_32_PCLK6_TO_SCRM_64B_PCLK3_R5_L0_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_br_SCRP_32_PCLK6_to_SCRM_64b_PCLK3_R5_l0_p2m_bridge_br_SCRP_32_PCLK6_to_SCRM_64b_PCLK3_R5_l0_bridge_dst_busecc_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_BR_SCRP_32_PCLK6_TO_SCRM_64B_PCLK3_R5_L0_P2M_BRIDGE_BR_SCRP_32_PCLK6_TO_SCRM_64B_PCLK3_R5_L0_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_br_SCRP_32_PCLK6_to_SCRM_64b_PCLK3_R5_l0_p2m_bridge_br_SCRP_32_PCLK6_to_SCRM_64b_PCLK3_R5_l0_bridge_src_busecc_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_ISA3SS_AM62_MCU_0_PKTDMA_MEM_M2M_BRIDGE_J7AM_MCU_CBASS_ISA3SS_AM62_MCU_0_PKTDMA_MEM_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Isa3ss_am62_mcu_0_pktdma_mem_m2m_bridge_j7am_mcu_cbass_Isa3ss_am62_mcu_0_pktdma_mem_m2m_bridge_src_edc_ctrl_busecc_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_BR_SCRP_32_PCLK6_TO_SCRP_32B_PCLK3_L0_P2P_BRIDGE_BR_SCRP_32_PCLK6_TO_SCRP_32B_PCLK3_L0_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_br_SCRP_32_PCLK6_to_SCRP_32b_PCLK3_l0_p2p_bridge_br_SCRP_32_PCLK6_to_SCRP_32b_PCLK3_l0_bridge_dst_busecc_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_BR_SCRP_32_PCLK6_TO_SCRP_32B_PCLK3_L0_P2P_BRIDGE_BR_SCRP_32_PCLK6_TO_SCRP_32B_PCLK3_L0_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_br_SCRP_32_PCLK6_to_SCRP_32b_PCLK3_l0_p2p_bridge_br_SCRP_32_PCLK6_to_SCRP_32b_PCLK3_l0_bridge_src_busecc_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_BR_SCRM_64B_PCLK3_R5_TO_SCRP_32_PCLK6_L0_M2P_BRIDGE_BR_SCRM_64B_PCLK3_R5_TO_SCRP_32_PCLK6_L0_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_br_SCRM_64b_PCLK3_R5_to_SCRP_32_PCLK6_l0_m2p_bridge_br_SCRM_64b_PCLK3_R5_to_SCRP_32_PCLK6_l0_bridge_dst_busecc_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_BR_SCRM_64B_PCLK3_R5_TO_SCRP_32_PCLK6_L0_M2P_BRIDGE_BR_SCRM_64B_PCLK3_R5_TO_SCRP_32_PCLK6_L0_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_br_SCRM_64b_PCLK3_R5_to_SCRP_32_PCLK6_l0_m2p_bridge_br_SCRM_64b_PCLK3_R5_to_SCRP_32_PCLK6_l0_bridge_src_busecc_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IPULSAR_SL_MCU_0_CPU1_PMST_P2P_BRIDGE_IPULSAR_SL_MCU_0_CPU1_PMST_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ipulsar_sl_mcu_0_cpu1_pmst_p2p_bridge_Ipulsar_sl_mcu_0_cpu1_pmst_bridge_dst_busecc_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IPULSAR_SL_MCU_0_CPU1_PMST_P2P_BRIDGE_IPULSAR_SL_MCU_0_CPU1_PMST_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ipulsar_sl_mcu_0_cpu1_pmst_p2p_bridge_Ipulsar_sl_mcu_0_cpu1_pmst_bridge_src_busecc_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IPULSAR_SL_MCU_0_CPU0_PMST_P2P_BRIDGE_IPULSAR_SL_MCU_0_CPU0_PMST_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ipulsar_sl_mcu_0_cpu0_pmst_p2p_bridge_Ipulsar_sl_mcu_0_cpu0_pmst_bridge_dst_busecc_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IPULSAR_SL_MCU_0_CPU0_PMST_P2P_BRIDGE_IPULSAR_SL_MCU_0_CPU0_PMST_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ipulsar_sl_mcu_0_cpu0_pmst_p2p_bridge_Ipulsar_sl_mcu_0_cpu0_pmst_bridge_src_busecc_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_FW_CBASS_MCU_0_J7AM_MCU_FW_CBASS_MCU_SYSCLK0_3_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_3_BUSECC_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_fw_cbass_mcu_0_j7am_mcu_fw_cbass_mcu_sysclk0_3_clk_edc_ctrl_cbass_int_mcu_sysclk0_3_busecc_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="REGS_ded_enable_set_reg2" acronym="REGS_ded_enable_set_reg2" offset="0x188" width="32" description="Interrupt Enable Set Register 2">
		<bitfield id="ECCAGG_ENABLE_SET" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Set Register for eccagg_pend" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_EXPORT_J7AM_MCU_TO_RC_VBUSM_L0_M2M_BRIDGE_J7AM_MCU_CBASS_EXPORT_J7AM_MCU_TO_RC_VBUSM_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_export_j7am_mcu_to_rc_vbusm_l0_m2m_bridge_j7am_mcu_cbass_export_j7am_mcu_to_rc_vbusm_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_EXPORT_J7AM_RC_TO_MCU_VBUSM_L0_M2M_BRIDGE_J7AM_MCU_CBASS_EXPORT_J7AM_RC_TO_MCU_VBUSM_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_export_j7am_rc_to_mcu_vbusm_l0_m2m_bridge_j7am_mcu_cbass_export_j7am_rc_to_mcu_vbusm_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_MCU_SYSCLK0_6_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_6_BUSECC_3_ENABLE_SET" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_mcu_sysclk0_6_clk_edc_ctrl_cbass_int_mcu_sysclk0_6_busecc_3_pend" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_MCU_SYSCLK0_6_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_6_BUSECC_2_ENABLE_SET" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_mcu_sysclk0_6_clk_edc_ctrl_cbass_int_mcu_sysclk0_6_busecc_2_pend" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_MCU_SYSCLK0_6_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_6_BUSECC_1_ENABLE_SET" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_mcu_sysclk0_6_clk_edc_ctrl_cbass_int_mcu_sysclk0_6_busecc_1_pend" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_MCU_SYSCLK0_6_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_6_BUSECC_0_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_mcu_sysclk0_6_clk_edc_ctrl_cbass_int_mcu_sysclk0_6_busecc_0_pend" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_MCU_SYSCLK0_3_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_3_BUSECC_2_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_mcu_sysclk0_3_clk_edc_ctrl_cbass_int_mcu_sysclk0_3_busecc_2_pend" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_MCU_SYSCLK0_3_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_3_BUSECC_1_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_mcu_sysclk0_3_clk_edc_ctrl_cbass_int_mcu_sysclk0_3_busecc_1_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_MCU_SYSCLK0_3_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_3_BUSECC_0_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_mcu_sysclk0_3_clk_edc_ctrl_cbass_int_mcu_sysclk0_3_busecc_0_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_MCU_SYSCLK0_12_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_12_BUSECC_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_mcu_sysclk0_12_clk_edc_ctrl_cbass_int_mcu_sysclk0_12_busecc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_ERR_SCR_J7AM_MCU_CBASS_ERR_SCR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_err_scr_j7am_mcu_cbass_err_scr_edc_ctrl_busecc_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_err_slv_p2p_bridge_err_slv_bridge_busecc_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_CBASS_DEFAULT_ERR_J7AM_MCU_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_cbass_default_err_j7am_mcu_cbass_cbass_default_err_edc_ctrl_busecc_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_CBASS_INT_DMSC_SCR_J7AM_MCU_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_cbass_int_dmsc_scr_j7am_mcu_cbass_cbass_int_dmsc_scr_edc_ctrl_busecc_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_dmsc_slv_p2p_bridge_dmsc_slv_bridge_busecc_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_CBASS_DEFAULT_MMRS_J7AM_MCU_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_cbass_default_mmrs_j7am_mcu_cbass_cbass_default_mmrs_edc_ctrl_busecc_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRP_32_PCLK12_SCR_J7AM_MCU_CBASS_SCRP_32_PCLK12_SCR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRP_32_PCLK12_scr_j7am_mcu_cbass_SCRP_32_PCLK12_scr_edc_ctrl_busecc_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_J7AM_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_EDC_CTRL_BUSECC_3_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRM_64b_PCLK3_R5_scr_j7am_mcu_cbass_SCRM_64b_PCLK3_R5_scr_edc_ctrl_busecc_3_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_J7AM_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_EDC_CTRL_BUSECC_2_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRM_64b_PCLK3_R5_scr_j7am_mcu_cbass_SCRM_64b_PCLK3_R5_scr_edc_ctrl_busecc_2_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_J7AM_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_EDC_CTRL_BUSECC_1_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRM_64b_PCLK3_R5_scr_j7am_mcu_cbass_SCRM_64b_PCLK3_R5_scr_edc_ctrl_busecc_1_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_J7AM_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_EDC_CTRL_BUSECC_0_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRM_64b_PCLK3_R5_scr_j7am_mcu_cbass_SCRM_64b_PCLK3_R5_scr_edc_ctrl_busecc_0_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRP_32B_PCLK3_SCR_J7AM_MCU_CBASS_SCRP_32B_PCLK3_SCR_EDC_CTRL_BUSECC_2_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRP_32b_PCLK3_scr_j7am_mcu_cbass_SCRP_32b_PCLK3_scr_edc_ctrl_busecc_2_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRP_32B_PCLK3_SCR_J7AM_MCU_CBASS_SCRP_32B_PCLK3_SCR_EDC_CTRL_BUSECC_1_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRP_32b_PCLK3_scr_j7am_mcu_cbass_SCRP_32b_PCLK3_scr_edc_ctrl_busecc_1_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRP_32B_PCLK3_SCR_J7AM_MCU_CBASS_SCRP_32B_PCLK3_SCR_EDC_CTRL_BUSECC_0_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRP_32b_PCLK3_scr_j7am_mcu_cbass_SCRP_32b_PCLK3_scr_edc_ctrl_busecc_0_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="REGS_ded_enable_clr_reg0" acronym="REGS_ded_enable_clr_reg0" offset="0x1C0" width="32" description="Interrupt Enable Clear Register 0">
		<bitfield id="J7AM_MCU_FW_CBASS_MCU_0_J7AM_MCU_FW_CBASS_ERR_SCR_J7AM_MCU_FW_CBASS_ERR_SCR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_fw_cbass_mcu_0_j7am_mcu_fw_cbass_err_scr_j7am_mcu_fw_cbass_err_scr_edc_ctrl_busecc_pend" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_FW_CBASS_MCU_0_J7AM_MCU_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_fw_cbass_mcu_0_j7am_mcu_fw_cbass_err_slv_p2p_bridge_err_slv_bridge_busecc_pend" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_FW_CBASS_MCU_0_J7AM_MCU_FW_CBASS_CBASS_DEFAULT_ERR_J7AM_MCU_FW_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_fw_cbass_mcu_0_j7am_mcu_fw_cbass_cbass_default_err_j7am_mcu_fw_cbass_cbass_default_err_edc_ctrl_busecc_pend" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_FW_CBASS_MCU_0_J7AM_MCU_FW_CBASS_MCU_FW_SCRP_32B_CLK4_SCR_J7AM_MCU_FW_CBASS_MCU_FW_SCRP_32B_CLK4_SCR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_fw_cbass_mcu_0_j7am_mcu_fw_cbass_MCU_FW_SCRP_32b_CLK4_scr_j7am_mcu_fw_cbass_MCU_FW_SCRP_32b_CLK4_scr_edc_ctrl_busecc_pend" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_FW_CBASS_MCU_0_J7AM_MCU_FW_CBASS_IJ7AM_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IJ7AM_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_fw_cbass_mcu_0_j7am_mcu_fw_cbass_Ij7am_mcu_cbass_mcu_0_cbass_dmsc_slv_p2p_bridge_Ij7am_mcu_cbass_mcu_0_cbass_dmsc_slv_bridge_busecc_pend" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_FW_CBASS_MCU_0_J7AM_MCU_FW_CBASS_INAVSS_MCU_J7_MCU_0_MODSS_DMSC_SLV_P2P_BRIDGE_INAVSS_MCU_J7_MCU_0_MODSS_DMSC_SLV_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_fw_cbass_mcu_0_j7am_mcu_fw_cbass_Inavss_mcu_j7_mcu_0_modss_dmsc_slv_p2p_bridge_Inavss_mcu_j7_mcu_0_modss_dmsc_slv_bridge_busecc_pend" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="IJ7VCL_IEXPORT_VBUSM_64B_MST_MCU_0_MST_MTOG_EDC_CTRL_ENABLE_CLR" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Clear Register for Ij7vcl_Iexport_vbusm_64b_mst_mcu_0_mst_mtog_edc_ctrl_pend" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CTRL_MMR_MCU_0_J7AM_MCU_CTRL_MMR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_ctrl_mmr_mcu_0_j7am_mcu_ctrl_mmr_edc_ctrl_busecc_pend" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="J7VC_MCU_SEC_MMR_MCU_0_J7VC_MCU_SEC_MMR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Clear Register for j7vc_mcu_sec_mmr_mcu_0_j7vc_mcu_sec_mmr_edc_ctrl_busecc_pend" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="J7VC_MCU_PLL_MMR_MCU_0_J7VC_MCU_PLL_MMR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Clear Register for j7vc_mcu_pll_mmr_mcu_0_j7vc_mcu_pll_mmr_edc_ctrl_busecc_pend" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="I7_MCU_VBUSM_FSS1_SAFETY_GASKET_WR_RAMECC_ENABLE_CLR" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Clear Register for I7_mcu_vbusm_fss1_safety_gasket_wr_ramecc_pend" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="I7_MCU_VBUSM_FSS1_SAFETY_GASKET_RD_RAMECC_ENABLE_CLR" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Clear Register for I7_mcu_vbusm_fss1_safety_gasket_rd_ramecc_pend" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="I7_MCU_VBUSM_FSS1_SAFETY_GASKET_EDC_CTRL_ENABLE_CLR" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Clear Register for I7_mcu_vbusm_fss1_safety_gasket_edc_ctrl_pend" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="I7_MCU_VBUSM_FSS0_SAFETY_GASKET_WR_RAMECC_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Clear Register for I7_mcu_vbusm_fss0_safety_gasket_wr_ramecc_pend" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="I7_MCU_VBUSM_FSS0_SAFETY_GASKET_RD_RAMECC_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Clear Register for I7_mcu_vbusm_fss0_safety_gasket_rd_ramecc_pend" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="I7_MCU_VBUSM_FSS0_SAFETY_GASKET_EDC_CTRL_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Clear Register for I7_mcu_vbusm_fss0_safety_gasket_edc_ctrl_pend" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="IVDC_DATA_SAFEG_VBUSM_64B_REF_EDC_CTRL_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Clear Register for Ivdc_data_safeg_vbusm_64b_ref_edc_ctrl_pend" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="IVDC_DATA_SAFEG_VBUSM_64B_REF_RD_RAMECC_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for Ivdc_data_safeg_vbusm_64b_ref_rd_ramecc_pend" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="IVDC_DATA_SAFEG_VBUSM_64B_REF_WR_RAMECC_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for Ivdc_data_safeg_vbusm_64b_ref_wr_ramecc_pend" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="IMCU_COR_INFRA_VBUSP_32B_SRC_P2M_SRC_BUSECC_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for Imcu_cor_infra_vbusp_32b_src_p2m_src_busecc_pend" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="IMCU_COR_INFRA_VBUSP_32B_M2M_SRC_VBUSS_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for Imcu_cor_infra_vbusp_32b_m2m_src_vbuss_pend" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="IMCU_COR_INFRA_VBUSP_32B_INFRA_SAFEG_EDC_CTRL_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for Imcu_cor_infra_vbusp_32b_infra_safeg_edc_ctrl_pend" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="IMCU_COR_INFRA_VBUSP_32B_INFRA_SAFEG_RD_RAMECC_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for Imcu_cor_infra_vbusp_32b_infra_safeg_rd_ramecc_pend" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="IMCU_COR_INFRA_VBUSP_32B_INFRA_SAFEG_WR_RAMECC_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for Imcu_cor_infra_vbusp_32b_infra_safeg_wr_ramecc_pend" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="IMCU_COR_DATA_VBUSM_64B_SRC_VBUSS_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for Imcu_cor_data_vbusm_64b_src_vbuss_pend" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="ICOR_MCU_DATA_VBUSM_64B_M2M_VBUSS_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for Icor_mcu_data_vbusm_64b_m2m_vbuss_pend" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="ICOR_MCU_DATA_VBUSM_64B_DST_VBUSS_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for Icor_mcu_data_vbusm_64b_dst_vbuss_pend" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="IMCU_COR_FW_VBUSP_32B_SRC_P2M_BUSECC_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for Imcu_cor_fw_vbusp_32b_src_p2m_busecc_pend" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="IMCU_COR_FW_VBUSP_32B_M2M_SRC_VBUSS_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for Imcu_cor_fw_vbusp_32b_m2m_src_vbuss_pend" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="IMCU_COR_FW_VBUSP_32B_SOC_FW_SAFEG_EDC_CTRL_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for Imcu_cor_fw_vbusp_32b_soc_fw_safeg_edc_ctrl_pend" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="IMCU_COR_FW_VBUSP_32B_SOC_FW_SAFEG_RD_RAMECC_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for Imcu_cor_fw_vbusp_32b_soc_fw_safeg_rd_ramecc_pend" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="IMCU_COR_FW_VBUSP_32B_SOC_FW_SAFEG_WR_RAMECC_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for Imcu_cor_fw_vbusp_32b_soc_fw_safeg_wr_ramecc_pend" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="REGS_ded_enable_clr_reg1" acronym="REGS_ded_enable_clr_reg1" offset="0x1C4" width="32" description="Interrupt Enable Clear Register 1">
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRP_32_PCLK6_SCR_J7AM_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_4_ENABLE_CLR" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRP_32_PCLK6_scr_j7am_mcu_cbass_SCRP_32_PCLK6_scr_edc_ctrl_busecc_4_pend" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRP_32_PCLK6_SCR_J7AM_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_3_ENABLE_CLR" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRP_32_PCLK6_scr_j7am_mcu_cbass_SCRP_32_PCLK6_scr_edc_ctrl_busecc_3_pend" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRP_32_PCLK6_SCR_J7AM_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_2_ENABLE_CLR" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRP_32_PCLK6_scr_j7am_mcu_cbass_SCRP_32_PCLK6_scr_edc_ctrl_busecc_2_pend" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRP_32_PCLK6_SCR_J7AM_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_1_ENABLE_CLR" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRP_32_PCLK6_scr_j7am_mcu_cbass_SCRP_32_PCLK6_scr_edc_ctrl_busecc_1_pend" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRP_32_PCLK6_SCR_J7AM_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_0_ENABLE_CLR" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRP_32_PCLK6_scr_j7am_mcu_cbass_SCRP_32_PCLK6_scr_edc_ctrl_busecc_0_pend" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_EXPORT_J7AM_MCU_TO_MAIN_INFRA_VBUSP_L0_M2P_BRIDGE_EXPORT_J7AM_MCU_TO_MAIN_INFRA_VBUSP_L0_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_export_j7am_mcu_to_main_infra_vbusp_l0_m2p_bridge_export_j7am_mcu_to_main_infra_vbusp_l0_bridge_busecc_pend" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_EXPORT_J7AM_MCU_TO_WKUP_VBUSM_L0_M2M_BRIDGE_J7AM_MCU_CBASS_EXPORT_J7AM_MCU_TO_WKUP_VBUSM_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_export_j7am_mcu_to_wkup_vbusm_l0_m2m_bridge_j7am_mcu_cbass_export_j7am_mcu_to_wkup_vbusm_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IJ7AM_MCU_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7AM_MCU_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ij7am_mcu_cbass_mcu_0_cbass_err_slv_p2p_bridge_Ij7am_mcu_cbass_mcu_0_cbass_err_slv_bridge_busecc_pend" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IJ7AM_MCU_FW_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7AM_MCU_FW_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ij7am_mcu_fw_cbass_mcu_0_cbass_err_slv_p2p_bridge_Ij7am_mcu_fw_cbass_mcu_0_cbass_err_slv_bridge_busecc_pend" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IJ7_MCU_VBUSM_SAFETY_GASKET_MCU_FSS_1_CFG_P2P_BRIDGE_IJ7_MCU_VBUSM_SAFETY_GASKET_MCU_FSS_1_CFG_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ij7_mcu_vbusm_safety_gasket_mcu_fss_1_cfg_p2p_bridge_Ij7_mcu_vbusm_safety_gasket_mcu_fss_1_cfg_bridge_busecc_pend" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IJ7_MCU_VBUSM_SAFETY_GASKET_MCU_FSS_0_CFG_P2P_BRIDGE_IJ7_MCU_VBUSM_SAFETY_GASKET_MCU_FSS_0_CFG_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ij7_mcu_vbusm_safety_gasket_mcu_fss_0_cfg_p2p_bridge_Ij7_mcu_vbusm_safety_gasket_mcu_fss_0_cfg_bridge_busecc_pend" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IVDC_SOC_FW_SAFEG_VBUSP_32B_REF_FWMCU2MAIN_SAFEG_CFG_P2P_BRIDGE_IVDC_SOC_FW_SAFEG_VBUSP_32B_REF_FWMCU2MAIN_SAFEG_CFG_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ivdc_soc_fw_safeg_vbusp_32b_ref_fwmcu2main_safeg_cfg_p2p_bridge_Ivdc_soc_fw_safeg_vbusp_32b_ref_fwmcu2main_safeg_cfg_bridge_busecc_pend" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IVDC_INFRA_SAFEG_VBUSP_32B_REF_MCU2MAIN_INFRA_SAFEG_CFG_P2P_BRIDGE_IVDC_INFRA_SAFEG_VBUSP_32B_REF_MCU2MAIN_INFRA_SAFEG_CFG_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ivdc_infra_safeg_vbusp_32b_ref_mcu2main_infra_safeg_cfg_p2p_bridge_Ivdc_infra_safeg_vbusp_32b_ref_mcu2main_infra_safeg_cfg_bridge_busecc_pend" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IJ7_MCU_VBUSM_SAFETY_GASKET_MCU2MAIN_0_CFG_P2P_BRIDGE_IJ7_MCU_VBUSM_SAFETY_GASKET_MCU2MAIN_0_CFG_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ij7_mcu_vbusm_safety_gasket_mcu2main_0_cfg_p2p_bridge_Ij7_mcu_vbusm_safety_gasket_mcu2main_0_cfg_bridge_busecc_pend" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IPULSAR_SL_MCU_0_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MCU_0_CPU1_CFG_SLV_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ipulsar_sl_mcu_0_cpu1_cfg_slv_p2p_bridge_Ipulsar_sl_mcu_0_cpu1_cfg_slv_bridge_busecc_pend" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IJ7AM_MCU_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_IJ7AM_MCU_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ij7am_mcu_ecc_aggr_mcu_0_cfg_p2p_bridge_Ij7am_mcu_ecc_aggr_mcu_0_cfg_bridge_busecc_pend" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IMSRAM128KX64E_MCU_0_CFG_P2P_BRIDGE_IMSRAM128KX64E_MCU_0_CFG_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Imsram128kx64e_mcu_0_cfg_p2p_bridge_Imsram128kx64e_mcu_0_cfg_bridge_busecc_pend" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_BR_SCRP_32_PCLK6_TO_SCRP_32_PCLK12_L0_P2P_BRIDGE_BR_SCRP_32_PCLK6_TO_SCRP_32_PCLK12_L0_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_br_SCRP_32_PCLK6_to_SCRP_32_PCLK12_l0_p2p_bridge_br_SCRP_32_PCLK6_to_SCRP_32_PCLK12_l0_bridge_dst_busecc_pend" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_BR_SCRP_32_PCLK6_TO_SCRP_32_PCLK12_L0_P2P_BRIDGE_BR_SCRP_32_PCLK6_TO_SCRP_32_PCLK12_L0_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_br_SCRP_32_PCLK6_to_SCRP_32_PCLK12_l0_p2p_bridge_br_SCRP_32_PCLK6_to_SCRP_32_PCLK12_l0_bridge_src_busecc_pend" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_EXPORT_J7AM_WKUP_TO_MCU_VBUSM_L0_M2M_BRIDGE_J7AM_MCU_CBASS_EXPORT_J7AM_WKUP_TO_MCU_VBUSM_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_export_j7am_wkup_to_mcu_vbusm_l0_m2m_bridge_j7am_mcu_cbass_export_j7am_wkup_to_mcu_vbusm_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_BR_SCRP_32_PCLK6_TO_SCRM_64B_PCLK3_R5_L0_P2M_BRIDGE_BR_SCRP_32_PCLK6_TO_SCRM_64B_PCLK3_R5_L0_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_br_SCRP_32_PCLK6_to_SCRM_64b_PCLK3_R5_l0_p2m_bridge_br_SCRP_32_PCLK6_to_SCRM_64b_PCLK3_R5_l0_bridge_dst_busecc_pend" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_BR_SCRP_32_PCLK6_TO_SCRM_64B_PCLK3_R5_L0_P2M_BRIDGE_BR_SCRP_32_PCLK6_TO_SCRM_64B_PCLK3_R5_L0_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_br_SCRP_32_PCLK6_to_SCRM_64b_PCLK3_R5_l0_p2m_bridge_br_SCRP_32_PCLK6_to_SCRM_64b_PCLK3_R5_l0_bridge_src_busecc_pend" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_ISA3SS_AM62_MCU_0_PKTDMA_MEM_M2M_BRIDGE_J7AM_MCU_CBASS_ISA3SS_AM62_MCU_0_PKTDMA_MEM_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Isa3ss_am62_mcu_0_pktdma_mem_m2m_bridge_j7am_mcu_cbass_Isa3ss_am62_mcu_0_pktdma_mem_m2m_bridge_src_edc_ctrl_busecc_pend" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_BR_SCRP_32_PCLK6_TO_SCRP_32B_PCLK3_L0_P2P_BRIDGE_BR_SCRP_32_PCLK6_TO_SCRP_32B_PCLK3_L0_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_br_SCRP_32_PCLK6_to_SCRP_32b_PCLK3_l0_p2p_bridge_br_SCRP_32_PCLK6_to_SCRP_32b_PCLK3_l0_bridge_dst_busecc_pend" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_BR_SCRP_32_PCLK6_TO_SCRP_32B_PCLK3_L0_P2P_BRIDGE_BR_SCRP_32_PCLK6_TO_SCRP_32B_PCLK3_L0_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_br_SCRP_32_PCLK6_to_SCRP_32b_PCLK3_l0_p2p_bridge_br_SCRP_32_PCLK6_to_SCRP_32b_PCLK3_l0_bridge_src_busecc_pend" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_BR_SCRM_64B_PCLK3_R5_TO_SCRP_32_PCLK6_L0_M2P_BRIDGE_BR_SCRM_64B_PCLK3_R5_TO_SCRP_32_PCLK6_L0_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_br_SCRM_64b_PCLK3_R5_to_SCRP_32_PCLK6_l0_m2p_bridge_br_SCRM_64b_PCLK3_R5_to_SCRP_32_PCLK6_l0_bridge_dst_busecc_pend" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_BR_SCRM_64B_PCLK3_R5_TO_SCRP_32_PCLK6_L0_M2P_BRIDGE_BR_SCRM_64B_PCLK3_R5_TO_SCRP_32_PCLK6_L0_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_br_SCRM_64b_PCLK3_R5_to_SCRP_32_PCLK6_l0_m2p_bridge_br_SCRM_64b_PCLK3_R5_to_SCRP_32_PCLK6_l0_bridge_src_busecc_pend" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IPULSAR_SL_MCU_0_CPU1_PMST_P2P_BRIDGE_IPULSAR_SL_MCU_0_CPU1_PMST_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ipulsar_sl_mcu_0_cpu1_pmst_p2p_bridge_Ipulsar_sl_mcu_0_cpu1_pmst_bridge_dst_busecc_pend" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IPULSAR_SL_MCU_0_CPU1_PMST_P2P_BRIDGE_IPULSAR_SL_MCU_0_CPU1_PMST_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ipulsar_sl_mcu_0_cpu1_pmst_p2p_bridge_Ipulsar_sl_mcu_0_cpu1_pmst_bridge_src_busecc_pend" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IPULSAR_SL_MCU_0_CPU0_PMST_P2P_BRIDGE_IPULSAR_SL_MCU_0_CPU0_PMST_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ipulsar_sl_mcu_0_cpu0_pmst_p2p_bridge_Ipulsar_sl_mcu_0_cpu0_pmst_bridge_dst_busecc_pend" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_IPULSAR_SL_MCU_0_CPU0_PMST_P2P_BRIDGE_IPULSAR_SL_MCU_0_CPU0_PMST_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_Ipulsar_sl_mcu_0_cpu0_pmst_p2p_bridge_Ipulsar_sl_mcu_0_cpu0_pmst_bridge_src_busecc_pend" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_FW_CBASS_MCU_0_J7AM_MCU_FW_CBASS_MCU_SYSCLK0_3_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_3_BUSECC_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_fw_cbass_mcu_0_j7am_mcu_fw_cbass_mcu_sysclk0_3_clk_edc_ctrl_cbass_int_mcu_sysclk0_3_busecc_pend" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="REGS_ded_enable_clr_reg2" acronym="REGS_ded_enable_clr_reg2" offset="0x1C8" width="32" description="Interrupt Enable Clear Register 2">
		<bitfield id="ECCAGG_ENABLE_CLR" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Clear Register for eccagg_pend" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_EXPORT_J7AM_MCU_TO_RC_VBUSM_L0_M2M_BRIDGE_J7AM_MCU_CBASS_EXPORT_J7AM_MCU_TO_RC_VBUSM_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_export_j7am_mcu_to_rc_vbusm_l0_m2m_bridge_j7am_mcu_cbass_export_j7am_mcu_to_rc_vbusm_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_EXPORT_J7AM_RC_TO_MCU_VBUSM_L0_M2M_BRIDGE_J7AM_MCU_CBASS_EXPORT_J7AM_RC_TO_MCU_VBUSM_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_export_j7am_rc_to_mcu_vbusm_l0_m2m_bridge_j7am_mcu_cbass_export_j7am_rc_to_mcu_vbusm_l0_m2m_bridge_src_edc_ctrl_busecc_pend" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_MCU_SYSCLK0_6_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_6_BUSECC_3_ENABLE_CLR" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_mcu_sysclk0_6_clk_edc_ctrl_cbass_int_mcu_sysclk0_6_busecc_3_pend" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_MCU_SYSCLK0_6_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_6_BUSECC_2_ENABLE_CLR" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_mcu_sysclk0_6_clk_edc_ctrl_cbass_int_mcu_sysclk0_6_busecc_2_pend" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_MCU_SYSCLK0_6_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_6_BUSECC_1_ENABLE_CLR" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_mcu_sysclk0_6_clk_edc_ctrl_cbass_int_mcu_sysclk0_6_busecc_1_pend" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_MCU_SYSCLK0_6_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_6_BUSECC_0_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_mcu_sysclk0_6_clk_edc_ctrl_cbass_int_mcu_sysclk0_6_busecc_0_pend" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_MCU_SYSCLK0_3_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_3_BUSECC_2_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_mcu_sysclk0_3_clk_edc_ctrl_cbass_int_mcu_sysclk0_3_busecc_2_pend" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_MCU_SYSCLK0_3_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_3_BUSECC_1_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_mcu_sysclk0_3_clk_edc_ctrl_cbass_int_mcu_sysclk0_3_busecc_1_pend" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_MCU_SYSCLK0_3_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_3_BUSECC_0_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_mcu_sysclk0_3_clk_edc_ctrl_cbass_int_mcu_sysclk0_3_busecc_0_pend" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_MCU_SYSCLK0_12_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_12_BUSECC_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_mcu_sysclk0_12_clk_edc_ctrl_cbass_int_mcu_sysclk0_12_busecc_pend" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_ERR_SCR_J7AM_MCU_CBASS_ERR_SCR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_err_scr_j7am_mcu_cbass_err_scr_edc_ctrl_busecc_pend" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_err_slv_p2p_bridge_err_slv_bridge_busecc_pend" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_CBASS_DEFAULT_ERR_J7AM_MCU_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_cbass_default_err_j7am_mcu_cbass_cbass_default_err_edc_ctrl_busecc_pend" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_CBASS_INT_DMSC_SCR_J7AM_MCU_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_cbass_int_dmsc_scr_j7am_mcu_cbass_cbass_int_dmsc_scr_edc_ctrl_busecc_pend" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_dmsc_slv_p2p_bridge_dmsc_slv_bridge_busecc_pend" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_CBASS_DEFAULT_MMRS_J7AM_MCU_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_cbass_default_mmrs_j7am_mcu_cbass_cbass_default_mmrs_edc_ctrl_busecc_pend" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRP_32_PCLK12_SCR_J7AM_MCU_CBASS_SCRP_32_PCLK12_SCR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRP_32_PCLK12_scr_j7am_mcu_cbass_SCRP_32_PCLK12_scr_edc_ctrl_busecc_pend" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_J7AM_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_EDC_CTRL_BUSECC_3_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRM_64b_PCLK3_R5_scr_j7am_mcu_cbass_SCRM_64b_PCLK3_R5_scr_edc_ctrl_busecc_3_pend" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_J7AM_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_EDC_CTRL_BUSECC_2_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRM_64b_PCLK3_R5_scr_j7am_mcu_cbass_SCRM_64b_PCLK3_R5_scr_edc_ctrl_busecc_2_pend" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_J7AM_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_EDC_CTRL_BUSECC_1_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRM_64b_PCLK3_R5_scr_j7am_mcu_cbass_SCRM_64b_PCLK3_R5_scr_edc_ctrl_busecc_1_pend" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_J7AM_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_EDC_CTRL_BUSECC_0_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRM_64b_PCLK3_R5_scr_j7am_mcu_cbass_SCRM_64b_PCLK3_R5_scr_edc_ctrl_busecc_0_pend" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRP_32B_PCLK3_SCR_J7AM_MCU_CBASS_SCRP_32B_PCLK3_SCR_EDC_CTRL_BUSECC_2_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRP_32b_PCLK3_scr_j7am_mcu_cbass_SCRP_32b_PCLK3_scr_edc_ctrl_busecc_2_pend" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRP_32B_PCLK3_SCR_J7AM_MCU_CBASS_SCRP_32B_PCLK3_SCR_EDC_CTRL_BUSECC_1_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRP_32b_PCLK3_scr_j7am_mcu_cbass_SCRP_32b_PCLK3_scr_edc_ctrl_busecc_1_pend" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="J7AM_MCU_CBASS_MCU_0_J7AM_MCU_CBASS_SCRP_32B_PCLK3_SCR_J7AM_MCU_CBASS_SCRP_32B_PCLK3_SCR_EDC_CTRL_BUSECC_0_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for j7am_mcu_cbass_mcu_0_j7am_mcu_cbass_SCRP_32b_PCLK3_scr_j7am_mcu_cbass_SCRP_32b_PCLK3_scr_edc_ctrl_busecc_0_pend" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="REGS_aggr_enable_set" acronym="REGS_aggr_enable_set" offset="0x200" width="32" description="AGGR interrupt enable set Register">
		<bitfield id="TIMEOUT" width="1" begin="1" end="1" resetval="0x0" description="interrupt enable set for svbus timeout errors" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="PARITY" width="1" begin="0" end="0" resetval="0x0" description="interrupt enable set for parity errors" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="REGS_aggr_enable_clr" acronym="REGS_aggr_enable_clr" offset="0x204" width="32" description="AGGR interrupt enable clear Register">
		<bitfield id="TIMEOUT" width="1" begin="1" end="1" resetval="0x0" description="interrupt enable clear for svbus timeout errors" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="PARITY" width="1" begin="0" end="0" resetval="0x0" description="interrupt enable clear for parity errors" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="REGS_aggr_status_set" acronym="REGS_aggr_status_set" offset="0x208" width="32" description="AGGR interrupt status set Register">
		<bitfield id="TIMEOUT" width="2" begin="3" end="2" resetval="0x0" description="interrupt status set for svbus timeout errors" range="3 - 2" rwaccess="R/WI"/> 
		<bitfield id="PARITY" width="2" begin="1" end="0" resetval="0x0" description="interrupt status set for parity errors" range="1 - 0" rwaccess="R/WI"/>
	</register>
	<register id="REGS_aggr_status_clr" acronym="REGS_aggr_status_clr" offset="0x20C" width="32" description="AGGR interrupt status clear Register">
		<bitfield id="TIMEOUT" width="2" begin="3" end="2" resetval="0x0" description="interrupt status clear for svbus timeout errors" range="3 - 2" rwaccess="R/WD"/> 
		<bitfield id="PARITY" width="2" begin="1" end="0" resetval="0x0" description="interrupt status clear for parity errors" range="1 - 0" rwaccess="R/WD"/>
	</register>
</module>