
*** Running vivado
    with args -log System_NN_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source System_NN_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source System_NN_0_0.tcl -notrace
Command: synth_design -top System_NN_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11868 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 358.770 ; gain = 105.789
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port c is neither a static name nor a globally static expression [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:187]
INFO: [Synth 8-638] synthesizing module 'System_NN_0_0' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/synth/System_NN_0_0.vhd:104]
	Parameter C_S_AXI_INTR_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_INTR_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_NUM_OF_INTR bound to: 1 - type: integer 
	Parameter C_INTR_SENSITIVITY bound to: 32'b11111111111111111111111111111111 
	Parameter C_INTR_ACTIVE_STATE bound to: 32'b11111111111111111111111111111111 
	Parameter C_IRQ_SENSITIVITY bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE_STATE bound to: 1 - type: integer 
	Parameter C_S0_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'NN_v1_0' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/hdl/NN_v1_0.vhd:5' bound to instance 'U0' of component 'NN_v1_0' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/synth/System_NN_0_0.vhd:224]
INFO: [Synth 8-638] synthesizing module 'NN_v1_0' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/hdl/NN_v1_0.vhd:81]
	Parameter C_S0_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_INTR_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_INTR_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_NUM_OF_INTR bound to: 1 - type: integer 
	Parameter C_INTR_SENSITIVITY bound to: -1 - type: integer 
	Parameter C_INTR_ACTIVE_STATE bound to: -1 - type: integer 
	Parameter C_IRQ_SENSITIVITY bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE_STATE bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'NN_v1_0_S0_AXI' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/hdl/NN_v1_0_S0_AXI.vhd:5' bound to instance 'NN_v1_0_S0_AXI_inst' of component 'NN_v1_0_S0_AXI' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/hdl/NN_v1_0.vhd:181]
INFO: [Synth 8-638] synthesizing module 'NN_v1_0_S0_AXI' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/hdl/NN_v1_0_S0_AXI.vhd:91]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/hdl/NN_v1_0_S0_AXI.vhd:230]
INFO: [Synth 8-256] done synthesizing module 'NN_v1_0_S0_AXI' (1#1) [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/hdl/NN_v1_0_S0_AXI.vhd:91]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_NUM_OF_INTR bound to: 1 - type: integer 
	Parameter C_INTR_SENSITIVITY bound to: -1 - type: integer 
	Parameter C_INTR_ACTIVE_STATE bound to: -1 - type: integer 
	Parameter C_IRQ_SENSITIVITY bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE_STATE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'NN_v1_0_S_AXI_INTR' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/hdl/NN_v1_0_S_AXI_INTR.vhd:5' bound to instance 'NN_v1_0_S_AXI_INTR_inst' of component 'NN_v1_0_S_AXI_INTR' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/hdl/NN_v1_0.vhd:217]
INFO: [Synth 8-638] synthesizing module 'NN_v1_0_S_AXI_INTR' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/hdl/NN_v1_0_S_AXI_INTR.vhd:99]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_NUM_OF_INTR bound to: 1 - type: integer 
	Parameter C_INTR_SENSITIVITY bound to: -1 - type: integer 
	Parameter C_INTR_ACTIVE_STATE bound to: -1 - type: integer 
	Parameter C_IRQ_SENSITIVITY bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE_STATE bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element intr_all_ff_reg was removed.  [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/hdl/NN_v1_0_S_AXI_INTR.vhd:533]
INFO: [Synth 8-256] done synthesizing module 'NN_v1_0_S_AXI_INTR' (2#1) [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/hdl/NN_v1_0_S_AXI_INTR.vhd:99]
INFO: [Synth 8-3491] module 'Neural_network' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:28' bound to instance 'NN' of component 'Neural_network' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/hdl/NN_v1_0.vhd:254]
INFO: [Synth 8-638] synthesizing module 'Neural_network' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:43]
INFO: [Synth 8-3491] module 'L1_DSP_MULT' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L1_DSP_MULT/synth/L1_DSP_MULT.vhd:59' bound to instance 'INST_MULT' of component 'L1_DSP_MULT' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:174]
INFO: [Synth 8-638] synthesizing module 'L1_DSP_MULT' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L1_DSP_MULT/synth/L1_DSP_MULT.vhd:68]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_INDEP_CE bound to: 0 - type: integer 
	Parameter C_HAS_CED bound to: 0 - type: integer 
	Parameter C_HAS_CEA bound to: 0 - type: integer 
	Parameter C_HAS_CEB bound to: 0 - type: integer 
	Parameter C_HAS_CEC bound to: 0 - type: integer 
	Parameter C_HAS_CECONCAT bound to: 0 - type: integer 
	Parameter C_HAS_CEM bound to: 0 - type: integer 
	Parameter C_HAS_CEP bound to: 0 - type: integer 
	Parameter C_HAS_CESEL bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_INDEP_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SCLRD bound to: 0 - type: integer 
	Parameter C_HAS_SCLRA bound to: 0 - type: integer 
	Parameter C_HAS_SCLRB bound to: 0 - type: integer 
	Parameter C_HAS_SCLRC bound to: 0 - type: integer 
	Parameter C_HAS_SCLRM bound to: 0 - type: integer 
	Parameter C_HAS_SCLRP bound to: 0 - type: integer 
	Parameter C_HAS_SCLRCONCAT bound to: 0 - type: integer 
	Parameter C_HAS_SCLRSEL bound to: 0 - type: integer 
	Parameter C_HAS_CARRYCASCIN bound to: 0 - type: integer 
	Parameter C_HAS_CARRYIN bound to: 0 - type: integer 
	Parameter C_HAS_ACIN bound to: 0 - type: integer 
	Parameter C_HAS_BCIN bound to: 0 - type: integer 
	Parameter C_HAS_PCIN bound to: 0 - type: integer 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_CONCAT bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 12 - type: integer 
	Parameter C_B_WIDTH bound to: 18 - type: integer 
	Parameter C_C_WIDTH bound to: 48 - type: integer 
	Parameter C_D_WIDTH bound to: 18 - type: integer 
	Parameter C_CONCAT_WIDTH bound to: 48 - type: integer 
	Parameter C_P_MSB bound to: 29 - type: integer 
	Parameter C_P_LSB bound to: 0 - type: integer 
	Parameter C_SEL_WIDTH bound to: 0 - type: integer 
	Parameter C_HAS_ACOUT bound to: 0 - type: integer 
	Parameter C_HAS_BCOUT bound to: 0 - type: integer 
	Parameter C_HAS_CARRYCASCOUT bound to: 0 - type: integer 
	Parameter C_HAS_CARRYOUT bound to: 0 - type: integer 
	Parameter C_HAS_PCOUT bound to: 0 - type: integer 
	Parameter C_CONSTANT_1 bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 120 - type: integer 
	Parameter C_OPMODES bound to: 000100100000010100000000 - type: string 
	Parameter C_REG_CONFIG bound to: 00000000000000000011000001000100 - type: string 
	Parameter C_TEST_CORE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xbip_dsp48_macro_v3_0_15' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L2_DSP_THIRD_ADD/hdl/xbip_dsp48_macro_v3_0_vh_rfs.vhd:5013' bound to instance 'U0' of component 'xbip_dsp48_macro_v3_0_15' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L1_DSP_MULT/synth/L1_DSP_MULT.vhd:206]
INFO: [Synth 8-256] done synthesizing module 'L1_DSP_MULT' (8#1) [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L1_DSP_MULT/synth/L1_DSP_MULT.vhd:68]
INFO: [Synth 8-3491] module 'L1_DSP_MULT_ADD' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L1_DSP_MULT_ADD/synth/L1_DSP_MULT_ADD.vhd:59' bound to instance 'INST_MULT_ADD' of component 'L1_DSP_MULT_ADD' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:182]
INFO: [Synth 8-638] synthesizing module 'L1_DSP_MULT_ADD' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L1_DSP_MULT_ADD/synth/L1_DSP_MULT_ADD.vhd:69]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_INDEP_CE bound to: 0 - type: integer 
	Parameter C_HAS_CED bound to: 0 - type: integer 
	Parameter C_HAS_CEA bound to: 0 - type: integer 
	Parameter C_HAS_CEB bound to: 0 - type: integer 
	Parameter C_HAS_CEC bound to: 0 - type: integer 
	Parameter C_HAS_CECONCAT bound to: 0 - type: integer 
	Parameter C_HAS_CEM bound to: 0 - type: integer 
	Parameter C_HAS_CEP bound to: 0 - type: integer 
	Parameter C_HAS_CESEL bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_INDEP_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SCLRD bound to: 0 - type: integer 
	Parameter C_HAS_SCLRA bound to: 0 - type: integer 
	Parameter C_HAS_SCLRB bound to: 0 - type: integer 
	Parameter C_HAS_SCLRC bound to: 0 - type: integer 
	Parameter C_HAS_SCLRM bound to: 0 - type: integer 
	Parameter C_HAS_SCLRP bound to: 0 - type: integer 
	Parameter C_HAS_SCLRCONCAT bound to: 0 - type: integer 
	Parameter C_HAS_SCLRSEL bound to: 0 - type: integer 
	Parameter C_HAS_CARRYCASCIN bound to: 0 - type: integer 
	Parameter C_HAS_CARRYIN bound to: 0 - type: integer 
	Parameter C_HAS_ACIN bound to: 0 - type: integer 
	Parameter C_HAS_BCIN bound to: 0 - type: integer 
	Parameter C_HAS_PCIN bound to: 0 - type: integer 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_CONCAT bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 1 - type: integer 
	Parameter C_A_WIDTH bound to: 12 - type: integer 
	Parameter C_B_WIDTH bound to: 18 - type: integer 
	Parameter C_C_WIDTH bound to: 30 - type: integer 
	Parameter C_D_WIDTH bound to: 18 - type: integer 
	Parameter C_CONCAT_WIDTH bound to: 48 - type: integer 
	Parameter C_P_MSB bound to: 30 - type: integer 
	Parameter C_P_LSB bound to: 0 - type: integer 
	Parameter C_SEL_WIDTH bound to: 0 - type: integer 
	Parameter C_HAS_ACOUT bound to: 0 - type: integer 
	Parameter C_HAS_BCOUT bound to: 0 - type: integer 
	Parameter C_HAS_CARRYCASCOUT bound to: 0 - type: integer 
	Parameter C_HAS_CARRYOUT bound to: 0 - type: integer 
	Parameter C_HAS_PCOUT bound to: 0 - type: integer 
	Parameter C_CONSTANT_1 bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 128 - type: integer 
	Parameter C_OPMODES bound to: 000000000011010100000000 - type: string 
	Parameter C_REG_CONFIG bound to: 00000010000010000011000011000100 - type: string 
	Parameter C_TEST_CORE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xbip_dsp48_macro_v3_0_15' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L2_DSP_THIRD_ADD/hdl/xbip_dsp48_macro_v3_0_vh_rfs.vhd:5013' bound to instance 'U0' of component 'xbip_dsp48_macro_v3_0_15' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L1_DSP_MULT_ADD/synth/L1_DSP_MULT_ADD.vhd:209]
INFO: [Synth 8-256] done synthesizing module 'L1_DSP_MULT_ADD' (9#1) [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L1_DSP_MULT_ADD/synth/L1_DSP_MULT_ADD.vhd:69]
INFO: [Synth 8-3491] module 'L1_DSP_MULT_ADD_BIAS' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L1_DSP_MULT_ADD_BIAS/synth/L1_DSP_MULT_ADD_BIAS.vhd:59' bound to instance 'INST_MULT_ADD_BIAS' of component 'L1_DSP_MULT_ADD_BIAS' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:191]
INFO: [Synth 8-638] synthesizing module 'L1_DSP_MULT_ADD_BIAS' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L1_DSP_MULT_ADD_BIAS/synth/L1_DSP_MULT_ADD_BIAS.vhd:69]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_INDEP_CE bound to: 0 - type: integer 
	Parameter C_HAS_CED bound to: 0 - type: integer 
	Parameter C_HAS_CEA bound to: 0 - type: integer 
	Parameter C_HAS_CEB bound to: 0 - type: integer 
	Parameter C_HAS_CEC bound to: 0 - type: integer 
	Parameter C_HAS_CECONCAT bound to: 0 - type: integer 
	Parameter C_HAS_CEM bound to: 0 - type: integer 
	Parameter C_HAS_CEP bound to: 0 - type: integer 
	Parameter C_HAS_CESEL bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_INDEP_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SCLRD bound to: 0 - type: integer 
	Parameter C_HAS_SCLRA bound to: 0 - type: integer 
	Parameter C_HAS_SCLRB bound to: 0 - type: integer 
	Parameter C_HAS_SCLRC bound to: 0 - type: integer 
	Parameter C_HAS_SCLRM bound to: 0 - type: integer 
	Parameter C_HAS_SCLRP bound to: 0 - type: integer 
	Parameter C_HAS_SCLRCONCAT bound to: 0 - type: integer 
	Parameter C_HAS_SCLRSEL bound to: 0 - type: integer 
	Parameter C_HAS_CARRYCASCIN bound to: 0 - type: integer 
	Parameter C_HAS_CARRYIN bound to: 0 - type: integer 
	Parameter C_HAS_ACIN bound to: 0 - type: integer 
	Parameter C_HAS_BCIN bound to: 0 - type: integer 
	Parameter C_HAS_PCIN bound to: 0 - type: integer 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_CONCAT bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 1 - type: integer 
	Parameter C_A_WIDTH bound to: 12 - type: integer 
	Parameter C_B_WIDTH bound to: 18 - type: integer 
	Parameter C_C_WIDTH bound to: 30 - type: integer 
	Parameter C_D_WIDTH bound to: 18 - type: integer 
	Parameter C_CONCAT_WIDTH bound to: 48 - type: integer 
	Parameter C_P_MSB bound to: 30 - type: integer 
	Parameter C_P_LSB bound to: 0 - type: integer 
	Parameter C_SEL_WIDTH bound to: 0 - type: integer 
	Parameter C_HAS_ACOUT bound to: 0 - type: integer 
	Parameter C_HAS_BCOUT bound to: 0 - type: integer 
	Parameter C_HAS_CARRYCASCOUT bound to: 0 - type: integer 
	Parameter C_HAS_CARRYOUT bound to: 0 - type: integer 
	Parameter C_HAS_PCOUT bound to: 0 - type: integer 
	Parameter C_CONSTANT_1 bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 128 - type: integer 
	Parameter C_OPMODES bound to: 000000000011010100000000 - type: string 
	Parameter C_REG_CONFIG bound to: 00000010000010000011000011000100 - type: string 
	Parameter C_TEST_CORE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xbip_dsp48_macro_v3_0_15' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L2_DSP_THIRD_ADD/hdl/xbip_dsp48_macro_v3_0_vh_rfs.vhd:5013' bound to instance 'U0' of component 'xbip_dsp48_macro_v3_0_15' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L1_DSP_MULT_ADD_BIAS/synth/L1_DSP_MULT_ADD_BIAS.vhd:209]
INFO: [Synth 8-256] done synthesizing module 'L1_DSP_MULT_ADD_BIAS' (10#1) [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L1_DSP_MULT_ADD_BIAS/synth/L1_DSP_MULT_ADD_BIAS.vhd:69]
INFO: [Synth 8-3491] module 'L1_DSP_ADD' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L1_DSP_ADD/synth/L1_DSP_ADD.vhd:59' bound to instance 'INST_ADD' of component 'L1_DSP_ADD' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:200]
INFO: [Synth 8-638] synthesizing module 'L1_DSP_ADD' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L1_DSP_ADD/synth/L1_DSP_ADD.vhd:68]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_INDEP_CE bound to: 0 - type: integer 
	Parameter C_HAS_CED bound to: 0 - type: integer 
	Parameter C_HAS_CEA bound to: 0 - type: integer 
	Parameter C_HAS_CEB bound to: 0 - type: integer 
	Parameter C_HAS_CEC bound to: 0 - type: integer 
	Parameter C_HAS_CECONCAT bound to: 0 - type: integer 
	Parameter C_HAS_CEM bound to: 0 - type: integer 
	Parameter C_HAS_CEP bound to: 0 - type: integer 
	Parameter C_HAS_CESEL bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_INDEP_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SCLRD bound to: 0 - type: integer 
	Parameter C_HAS_SCLRA bound to: 0 - type: integer 
	Parameter C_HAS_SCLRB bound to: 0 - type: integer 
	Parameter C_HAS_SCLRC bound to: 0 - type: integer 
	Parameter C_HAS_SCLRM bound to: 0 - type: integer 
	Parameter C_HAS_SCLRP bound to: 0 - type: integer 
	Parameter C_HAS_SCLRCONCAT bound to: 0 - type: integer 
	Parameter C_HAS_SCLRSEL bound to: 0 - type: integer 
	Parameter C_HAS_CARRYCASCIN bound to: 0 - type: integer 
	Parameter C_HAS_CARRYIN bound to: 0 - type: integer 
	Parameter C_HAS_ACIN bound to: 0 - type: integer 
	Parameter C_HAS_BCIN bound to: 0 - type: integer 
	Parameter C_HAS_PCIN bound to: 0 - type: integer 
	Parameter C_HAS_A bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_CONCAT bound to: 1 - type: integer 
	Parameter C_HAS_C bound to: 1 - type: integer 
	Parameter C_A_WIDTH bound to: 18 - type: integer 
	Parameter C_B_WIDTH bound to: 18 - type: integer 
	Parameter C_C_WIDTH bound to: 31 - type: integer 
	Parameter C_D_WIDTH bound to: 18 - type: integer 
	Parameter C_CONCAT_WIDTH bound to: 31 - type: integer 
	Parameter C_P_MSB bound to: 31 - type: integer 
	Parameter C_P_LSB bound to: 0 - type: integer 
	Parameter C_SEL_WIDTH bound to: 0 - type: integer 
	Parameter C_HAS_ACOUT bound to: 0 - type: integer 
	Parameter C_HAS_BCOUT bound to: 0 - type: integer 
	Parameter C_HAS_CARRYCASCOUT bound to: 0 - type: integer 
	Parameter C_HAS_CARRYOUT bound to: 0 - type: integer 
	Parameter C_HAS_PCOUT bound to: 0 - type: integer 
	Parameter C_CONSTANT_1 bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 112 - type: integer 
	Parameter C_OPMODES bound to: 000000000000111100000000 - type: string 
	Parameter C_REG_CONFIG bound to: 00000000000000000000000010001100 - type: string 
	Parameter C_TEST_CORE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xbip_dsp48_macro_v3_0_15' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L2_DSP_THIRD_ADD/hdl/xbip_dsp48_macro_v3_0_vh_rfs.vhd:5013' bound to instance 'U0' of component 'xbip_dsp48_macro_v3_0_15' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L1_DSP_ADD/synth/L1_DSP_ADD.vhd:206]
INFO: [Synth 8-256] done synthesizing module 'L1_DSP_ADD' (11#1) [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L1_DSP_ADD/synth/L1_DSP_ADD.vhd:68]
INFO: [Synth 8-3491] module 'L1_DSP_MULT' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L1_DSP_MULT/synth/L1_DSP_MULT.vhd:59' bound to instance 'INST_MULT' of component 'L1_DSP_MULT' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:174]
INFO: [Synth 8-3491] module 'L1_DSP_MULT_ADD' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L1_DSP_MULT_ADD/synth/L1_DSP_MULT_ADD.vhd:59' bound to instance 'INST_MULT_ADD' of component 'L1_DSP_MULT_ADD' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:182]
INFO: [Synth 8-3491] module 'L1_DSP_MULT_ADD_BIAS' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L1_DSP_MULT_ADD_BIAS/synth/L1_DSP_MULT_ADD_BIAS.vhd:59' bound to instance 'INST_MULT_ADD_BIAS' of component 'L1_DSP_MULT_ADD_BIAS' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:191]
INFO: [Synth 8-3491] module 'L1_DSP_ADD' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L1_DSP_ADD/synth/L1_DSP_ADD.vhd:59' bound to instance 'INST_ADD' of component 'L1_DSP_ADD' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:200]
INFO: [Synth 8-3491] module 'L1_DSP_MULT' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L1_DSP_MULT/synth/L1_DSP_MULT.vhd:59' bound to instance 'INST_MULT' of component 'L1_DSP_MULT' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:174]
INFO: [Synth 8-3491] module 'L1_DSP_MULT_ADD' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L1_DSP_MULT_ADD/synth/L1_DSP_MULT_ADD.vhd:59' bound to instance 'INST_MULT_ADD' of component 'L1_DSP_MULT_ADD' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:182]
INFO: [Synth 8-3491] module 'L1_DSP_MULT_ADD_BIAS' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L1_DSP_MULT_ADD_BIAS/synth/L1_DSP_MULT_ADD_BIAS.vhd:59' bound to instance 'INST_MULT_ADD_BIAS' of component 'L1_DSP_MULT_ADD_BIAS' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:191]
INFO: [Synth 8-3491] module 'L1_DSP_ADD' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L1_DSP_ADD/synth/L1_DSP_ADD.vhd:59' bound to instance 'INST_ADD' of component 'L1_DSP_ADD' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:200]
INFO: [Synth 8-3491] module 'L1_DSP_MULT' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L1_DSP_MULT/synth/L1_DSP_MULT.vhd:59' bound to instance 'INST_MULT' of component 'L1_DSP_MULT' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:174]
INFO: [Synth 8-3491] module 'L1_DSP_MULT_ADD' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L1_DSP_MULT_ADD/synth/L1_DSP_MULT_ADD.vhd:59' bound to instance 'INST_MULT_ADD' of component 'L1_DSP_MULT_ADD' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:182]
INFO: [Synth 8-3491] module 'L1_DSP_MULT_ADD_BIAS' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L1_DSP_MULT_ADD_BIAS/synth/L1_DSP_MULT_ADD_BIAS.vhd:59' bound to instance 'INST_MULT_ADD_BIAS' of component 'L1_DSP_MULT_ADD_BIAS' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:191]
INFO: [Synth 8-3491] module 'L1_DSP_ADD' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L1_DSP_ADD/synth/L1_DSP_ADD.vhd:59' bound to instance 'INST_ADD' of component 'L1_DSP_ADD' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:200]
INFO: [Synth 8-3491] module 'L1_DSP_MULT' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L1_DSP_MULT/synth/L1_DSP_MULT.vhd:59' bound to instance 'INST_MULT' of component 'L1_DSP_MULT' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:174]
INFO: [Synth 8-3491] module 'L1_DSP_MULT_ADD' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L1_DSP_MULT_ADD/synth/L1_DSP_MULT_ADD.vhd:59' bound to instance 'INST_MULT_ADD' of component 'L1_DSP_MULT_ADD' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:182]
INFO: [Synth 8-3491] module 'L1_DSP_MULT_ADD_BIAS' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L1_DSP_MULT_ADD_BIAS/synth/L1_DSP_MULT_ADD_BIAS.vhd:59' bound to instance 'INST_MULT_ADD_BIAS' of component 'L1_DSP_MULT_ADD_BIAS' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:191]
INFO: [Synth 8-3491] module 'L1_DSP_ADD' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L1_DSP_ADD/synth/L1_DSP_ADD.vhd:59' bound to instance 'INST_ADD' of component 'L1_DSP_ADD' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:200]
INFO: [Synth 8-3491] module 'L1_DSP_MULT' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L1_DSP_MULT/synth/L1_DSP_MULT.vhd:59' bound to instance 'INST_MULT' of component 'L1_DSP_MULT' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:174]
INFO: [Synth 8-3491] module 'L1_DSP_MULT_ADD' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L1_DSP_MULT_ADD/synth/L1_DSP_MULT_ADD.vhd:59' bound to instance 'INST_MULT_ADD' of component 'L1_DSP_MULT_ADD' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:182]
INFO: [Synth 8-3491] module 'L1_DSP_MULT_ADD_BIAS' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L1_DSP_MULT_ADD_BIAS/synth/L1_DSP_MULT_ADD_BIAS.vhd:59' bound to instance 'INST_MULT_ADD_BIAS' of component 'L1_DSP_MULT_ADD_BIAS' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:191]
INFO: [Synth 8-3491] module 'L1_DSP_ADD' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L1_DSP_ADD/synth/L1_DSP_ADD.vhd:59' bound to instance 'INST_ADD' of component 'L1_DSP_ADD' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:200]
INFO: [Synth 8-3491] module 'L1_DSP_MULT' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L1_DSP_MULT/synth/L1_DSP_MULT.vhd:59' bound to instance 'INST_MULT' of component 'L1_DSP_MULT' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:174]
INFO: [Synth 8-3491] module 'L1_DSP_MULT_ADD' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L1_DSP_MULT_ADD/synth/L1_DSP_MULT_ADD.vhd:59' bound to instance 'INST_MULT_ADD' of component 'L1_DSP_MULT_ADD' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:182]
INFO: [Synth 8-3491] module 'L1_DSP_MULT_ADD_BIAS' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L1_DSP_MULT_ADD_BIAS/synth/L1_DSP_MULT_ADD_BIAS.vhd:59' bound to instance 'INST_MULT_ADD_BIAS' of component 'L1_DSP_MULT_ADD_BIAS' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:191]
INFO: [Synth 8-3491] module 'L1_DSP_ADD' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L1_DSP_ADD/synth/L1_DSP_ADD.vhd:59' bound to instance 'INST_ADD' of component 'L1_DSP_ADD' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:200]
INFO: [Synth 8-3491] module 'L1_DSP_MULT' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L1_DSP_MULT/synth/L1_DSP_MULT.vhd:59' bound to instance 'INST_MULT' of component 'L1_DSP_MULT' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:174]
INFO: [Synth 8-3491] module 'L1_DSP_MULT_ADD' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L1_DSP_MULT_ADD/synth/L1_DSP_MULT_ADD.vhd:59' bound to instance 'INST_MULT_ADD' of component 'L1_DSP_MULT_ADD' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:182]
INFO: [Synth 8-3491] module 'L1_DSP_MULT_ADD_BIAS' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L1_DSP_MULT_ADD_BIAS/synth/L1_DSP_MULT_ADD_BIAS.vhd:59' bound to instance 'INST_MULT_ADD_BIAS' of component 'L1_DSP_MULT_ADD_BIAS' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:191]
INFO: [Synth 8-3491] module 'L1_DSP_ADD' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L1_DSP_ADD/synth/L1_DSP_ADD.vhd:59' bound to instance 'INST_ADD' of component 'L1_DSP_ADD' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:200]
INFO: [Synth 8-3491] module 'L2_DSP_INV_ADD' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L2_DSP_INV_ADD/synth/L2_DSP_INV_ADD.vhd:59' bound to instance 'INST_INVERSION_ADD_j' of component 'L2_DSP_INV_ADD' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:230]
INFO: [Synth 8-638] synthesizing module 'L2_DSP_INV_ADD' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L2_DSP_INV_ADD/synth/L2_DSP_INV_ADD.vhd:68]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_INDEP_CE bound to: 0 - type: integer 
	Parameter C_HAS_CED bound to: 0 - type: integer 
	Parameter C_HAS_CEA bound to: 0 - type: integer 
	Parameter C_HAS_CEB bound to: 0 - type: integer 
	Parameter C_HAS_CEC bound to: 0 - type: integer 
	Parameter C_HAS_CECONCAT bound to: 0 - type: integer 
	Parameter C_HAS_CEM bound to: 0 - type: integer 
	Parameter C_HAS_CEP bound to: 0 - type: integer 
	Parameter C_HAS_CESEL bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_INDEP_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SCLRD bound to: 0 - type: integer 
	Parameter C_HAS_SCLRA bound to: 0 - type: integer 
	Parameter C_HAS_SCLRB bound to: 0 - type: integer 
	Parameter C_HAS_SCLRC bound to: 0 - type: integer 
	Parameter C_HAS_SCLRM bound to: 0 - type: integer 
	Parameter C_HAS_SCLRP bound to: 0 - type: integer 
	Parameter C_HAS_SCLRCONCAT bound to: 0 - type: integer 
	Parameter C_HAS_SCLRSEL bound to: 0 - type: integer 
	Parameter C_HAS_CARRYCASCIN bound to: 0 - type: integer 
	Parameter C_HAS_CARRYIN bound to: 0 - type: integer 
	Parameter C_HAS_ACIN bound to: 0 - type: integer 
	Parameter C_HAS_BCIN bound to: 0 - type: integer 
	Parameter C_HAS_PCIN bound to: 0 - type: integer 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_CONCAT bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 1 - type: integer 
	Parameter C_A_WIDTH bound to: 18 - type: integer 
	Parameter C_B_WIDTH bound to: 18 - type: integer 
	Parameter C_C_WIDTH bound to: 18 - type: integer 
	Parameter C_D_WIDTH bound to: 18 - type: integer 
	Parameter C_CONCAT_WIDTH bound to: 48 - type: integer 
	Parameter C_P_MSB bound to: 18 - type: integer 
	Parameter C_P_LSB bound to: 0 - type: integer 
	Parameter C_SEL_WIDTH bound to: 0 - type: integer 
	Parameter C_HAS_ACOUT bound to: 0 - type: integer 
	Parameter C_HAS_BCOUT bound to: 0 - type: integer 
	Parameter C_HAS_CARRYCASCOUT bound to: 0 - type: integer 
	Parameter C_HAS_CARRYOUT bound to: 0 - type: integer 
	Parameter C_HAS_PCOUT bound to: 0 - type: integer 
	Parameter C_CONSTANT_1 bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 112 - type: integer 
	Parameter C_OPMODES bound to: 000000000011010100000001 - type: string 
	Parameter C_REG_CONFIG bound to: 00000000000000000000000011000100 - type: string 
	Parameter C_TEST_CORE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xbip_dsp48_macro_v3_0_15' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L2_DSP_THIRD_ADD/hdl/xbip_dsp48_macro_v3_0_vh_rfs.vhd:5013' bound to instance 'U0' of component 'xbip_dsp48_macro_v3_0_15' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L2_DSP_INV_ADD/synth/L2_DSP_INV_ADD.vhd:206]
INFO: [Synth 8-256] done synthesizing module 'L2_DSP_INV_ADD' (12#1) [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L2_DSP_INV_ADD/synth/L2_DSP_INV_ADD.vhd:68]
INFO: [Synth 8-3491] module 'L2_DSP_INV_ADD' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L2_DSP_INV_ADD/synth/L2_DSP_INV_ADD.vhd:59' bound to instance 'INST_INVERSION_ADD_j' of component 'L2_DSP_INV_ADD' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:230]
INFO: [Synth 8-3491] module 'L2_DSP_INV_ADD' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L2_DSP_INV_ADD/synth/L2_DSP_INV_ADD.vhd:59' bound to instance 'INST_INVERSION_ADD_j' of component 'L2_DSP_INV_ADD' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:230]
INFO: [Synth 8-3491] module 'L2_DSP_INV_ADD' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L2_DSP_INV_ADD/synth/L2_DSP_INV_ADD.vhd:59' bound to instance 'INST_INVERSION_ADD_j' of component 'L2_DSP_INV_ADD' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:230]
INFO: [Synth 8-3491] module 'L2_DSP_FIRST_ADD' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L2_DSP_FIRST_ADD/synth/L2_DSP_FIRST_ADD.vhd:59' bound to instance 'INST_FIRST_ADD_BOTTOM_NEURONS_i' of component 'L2_DSP_FIRST_ADD' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:239]
INFO: [Synth 8-638] synthesizing module 'L2_DSP_FIRST_ADD' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L2_DSP_FIRST_ADD/synth/L2_DSP_FIRST_ADD.vhd:68]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_INDEP_CE bound to: 0 - type: integer 
	Parameter C_HAS_CED bound to: 0 - type: integer 
	Parameter C_HAS_CEA bound to: 0 - type: integer 
	Parameter C_HAS_CEB bound to: 0 - type: integer 
	Parameter C_HAS_CEC bound to: 0 - type: integer 
	Parameter C_HAS_CECONCAT bound to: 0 - type: integer 
	Parameter C_HAS_CEM bound to: 0 - type: integer 
	Parameter C_HAS_CEP bound to: 0 - type: integer 
	Parameter C_HAS_CESEL bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_INDEP_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SCLRD bound to: 0 - type: integer 
	Parameter C_HAS_SCLRA bound to: 0 - type: integer 
	Parameter C_HAS_SCLRB bound to: 0 - type: integer 
	Parameter C_HAS_SCLRC bound to: 0 - type: integer 
	Parameter C_HAS_SCLRM bound to: 0 - type: integer 
	Parameter C_HAS_SCLRP bound to: 0 - type: integer 
	Parameter C_HAS_SCLRCONCAT bound to: 0 - type: integer 
	Parameter C_HAS_SCLRSEL bound to: 0 - type: integer 
	Parameter C_HAS_CARRYCASCIN bound to: 0 - type: integer 
	Parameter C_HAS_CARRYIN bound to: 0 - type: integer 
	Parameter C_HAS_ACIN bound to: 0 - type: integer 
	Parameter C_HAS_BCIN bound to: 0 - type: integer 
	Parameter C_HAS_PCIN bound to: 0 - type: integer 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_CONCAT bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 1 - type: integer 
	Parameter C_A_WIDTH bound to: 19 - type: integer 
	Parameter C_B_WIDTH bound to: 18 - type: integer 
	Parameter C_C_WIDTH bound to: 19 - type: integer 
	Parameter C_D_WIDTH bound to: 18 - type: integer 
	Parameter C_CONCAT_WIDTH bound to: 48 - type: integer 
	Parameter C_P_MSB bound to: 19 - type: integer 
	Parameter C_P_LSB bound to: 0 - type: integer 
	Parameter C_SEL_WIDTH bound to: 0 - type: integer 
	Parameter C_HAS_ACOUT bound to: 0 - type: integer 
	Parameter C_HAS_BCOUT bound to: 0 - type: integer 
	Parameter C_HAS_CARRYCASCOUT bound to: 0 - type: integer 
	Parameter C_HAS_CARRYOUT bound to: 0 - type: integer 
	Parameter C_HAS_PCOUT bound to: 0 - type: integer 
	Parameter C_CONSTANT_1 bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 112 - type: integer 
	Parameter C_OPMODES bound to: 000000000011010100000001 - type: string 
	Parameter C_REG_CONFIG bound to: 00000000000000000000000011000100 - type: string 
	Parameter C_TEST_CORE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xbip_dsp48_macro_v3_0_15' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L2_DSP_THIRD_ADD/hdl/xbip_dsp48_macro_v3_0_vh_rfs.vhd:5013' bound to instance 'U0' of component 'xbip_dsp48_macro_v3_0_15' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L2_DSP_FIRST_ADD/synth/L2_DSP_FIRST_ADD.vhd:206]
INFO: [Synth 8-256] done synthesizing module 'L2_DSP_FIRST_ADD' (13#1) [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L2_DSP_FIRST_ADD/synth/L2_DSP_FIRST_ADD.vhd:68]
INFO: [Synth 8-3491] module 'L2_DSP_FIRST_ADD' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L2_DSP_FIRST_ADD/synth/L2_DSP_FIRST_ADD.vhd:59' bound to instance 'INST_FIRST_ADD_TOP_NEURONS_i' of component 'L2_DSP_FIRST_ADD' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:247]
INFO: [Synth 8-3491] module 'L2_DSP_SECOND_ADD' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L2_DSP_SECOND_ADD/synth/L2_DSP_SECOND_ADD.vhd:59' bound to instance 'INST_SECOND_ADD_i' of component 'L2_DSP_SECOND_ADD' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:255]
INFO: [Synth 8-638] synthesizing module 'L2_DSP_SECOND_ADD' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L2_DSP_SECOND_ADD/synth/L2_DSP_SECOND_ADD.vhd:68]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_INDEP_CE bound to: 0 - type: integer 
	Parameter C_HAS_CED bound to: 0 - type: integer 
	Parameter C_HAS_CEA bound to: 0 - type: integer 
	Parameter C_HAS_CEB bound to: 0 - type: integer 
	Parameter C_HAS_CEC bound to: 0 - type: integer 
	Parameter C_HAS_CECONCAT bound to: 0 - type: integer 
	Parameter C_HAS_CEM bound to: 0 - type: integer 
	Parameter C_HAS_CEP bound to: 0 - type: integer 
	Parameter C_HAS_CESEL bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_INDEP_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SCLRD bound to: 0 - type: integer 
	Parameter C_HAS_SCLRA bound to: 0 - type: integer 
	Parameter C_HAS_SCLRB bound to: 0 - type: integer 
	Parameter C_HAS_SCLRC bound to: 0 - type: integer 
	Parameter C_HAS_SCLRM bound to: 0 - type: integer 
	Parameter C_HAS_SCLRP bound to: 0 - type: integer 
	Parameter C_HAS_SCLRCONCAT bound to: 0 - type: integer 
	Parameter C_HAS_SCLRSEL bound to: 0 - type: integer 
	Parameter C_HAS_CARRYCASCIN bound to: 0 - type: integer 
	Parameter C_HAS_CARRYIN bound to: 0 - type: integer 
	Parameter C_HAS_ACIN bound to: 0 - type: integer 
	Parameter C_HAS_BCIN bound to: 0 - type: integer 
	Parameter C_HAS_PCIN bound to: 0 - type: integer 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_CONCAT bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 1 - type: integer 
	Parameter C_A_WIDTH bound to: 20 - type: integer 
	Parameter C_B_WIDTH bound to: 18 - type: integer 
	Parameter C_C_WIDTH bound to: 20 - type: integer 
	Parameter C_D_WIDTH bound to: 18 - type: integer 
	Parameter C_CONCAT_WIDTH bound to: 48 - type: integer 
	Parameter C_P_MSB bound to: 20 - type: integer 
	Parameter C_P_LSB bound to: 0 - type: integer 
	Parameter C_SEL_WIDTH bound to: 0 - type: integer 
	Parameter C_HAS_ACOUT bound to: 0 - type: integer 
	Parameter C_HAS_BCOUT bound to: 0 - type: integer 
	Parameter C_HAS_CARRYCASCOUT bound to: 0 - type: integer 
	Parameter C_HAS_CARRYOUT bound to: 0 - type: integer 
	Parameter C_HAS_PCOUT bound to: 0 - type: integer 
	Parameter C_CONSTANT_1 bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 112 - type: integer 
	Parameter C_OPMODES bound to: 000000000011010100000001 - type: string 
	Parameter C_REG_CONFIG bound to: 00000000000000000000000011000100 - type: string 
	Parameter C_TEST_CORE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xbip_dsp48_macro_v3_0_15' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L2_DSP_THIRD_ADD/hdl/xbip_dsp48_macro_v3_0_vh_rfs.vhd:5013' bound to instance 'U0' of component 'xbip_dsp48_macro_v3_0_15' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L2_DSP_SECOND_ADD/synth/L2_DSP_SECOND_ADD.vhd:206]
INFO: [Synth 8-256] done synthesizing module 'L2_DSP_SECOND_ADD' (14#1) [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L2_DSP_SECOND_ADD/synth/L2_DSP_SECOND_ADD.vhd:68]
INFO: [Synth 8-3491] module 'L2_DSP_THIRD_ADD' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L2_DSP_THIRD_ADD/synth/L2_DSP_THIRD_ADD.vhd:59' bound to instance 'INST_THIRD_ADD_i' of component 'L2_DSP_THIRD_ADD' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:263]
INFO: [Synth 8-638] synthesizing module 'L2_DSP_THIRD_ADD' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L2_DSP_THIRD_ADD/synth/L2_DSP_THIRD_ADD.vhd:68]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_INDEP_CE bound to: 0 - type: integer 
	Parameter C_HAS_CED bound to: 0 - type: integer 
	Parameter C_HAS_CEA bound to: 0 - type: integer 
	Parameter C_HAS_CEB bound to: 0 - type: integer 
	Parameter C_HAS_CEC bound to: 0 - type: integer 
	Parameter C_HAS_CECONCAT bound to: 0 - type: integer 
	Parameter C_HAS_CEM bound to: 0 - type: integer 
	Parameter C_HAS_CEP bound to: 0 - type: integer 
	Parameter C_HAS_CESEL bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_INDEP_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SCLRD bound to: 0 - type: integer 
	Parameter C_HAS_SCLRA bound to: 0 - type: integer 
	Parameter C_HAS_SCLRB bound to: 0 - type: integer 
	Parameter C_HAS_SCLRC bound to: 0 - type: integer 
	Parameter C_HAS_SCLRM bound to: 0 - type: integer 
	Parameter C_HAS_SCLRP bound to: 0 - type: integer 
	Parameter C_HAS_SCLRCONCAT bound to: 0 - type: integer 
	Parameter C_HAS_SCLRSEL bound to: 0 - type: integer 
	Parameter C_HAS_CARRYCASCIN bound to: 0 - type: integer 
	Parameter C_HAS_CARRYIN bound to: 0 - type: integer 
	Parameter C_HAS_ACIN bound to: 0 - type: integer 
	Parameter C_HAS_BCIN bound to: 0 - type: integer 
	Parameter C_HAS_PCIN bound to: 0 - type: integer 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_CONCAT bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 1 - type: integer 
	Parameter C_A_WIDTH bound to: 21 - type: integer 
	Parameter C_B_WIDTH bound to: 18 - type: integer 
	Parameter C_C_WIDTH bound to: 18 - type: integer 
	Parameter C_D_WIDTH bound to: 18 - type: integer 
	Parameter C_CONCAT_WIDTH bound to: 48 - type: integer 
	Parameter C_P_MSB bound to: 21 - type: integer 
	Parameter C_P_LSB bound to: 0 - type: integer 
	Parameter C_SEL_WIDTH bound to: 0 - type: integer 
	Parameter C_HAS_ACOUT bound to: 0 - type: integer 
	Parameter C_HAS_BCOUT bound to: 0 - type: integer 
	Parameter C_HAS_CARRYCASCOUT bound to: 0 - type: integer 
	Parameter C_HAS_CARRYOUT bound to: 0 - type: integer 
	Parameter C_HAS_PCOUT bound to: 0 - type: integer 
	Parameter C_CONSTANT_1 bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 112 - type: integer 
	Parameter C_OPMODES bound to: 000000000011010100000001 - type: string 
	Parameter C_REG_CONFIG bound to: 00000000000000000000000011000100 - type: string 
	Parameter C_TEST_CORE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xbip_dsp48_macro_v3_0_15' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L2_DSP_THIRD_ADD/hdl/xbip_dsp48_macro_v3_0_vh_rfs.vhd:5013' bound to instance 'U0' of component 'xbip_dsp48_macro_v3_0_15' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L2_DSP_THIRD_ADD/synth/L2_DSP_THIRD_ADD.vhd:206]
INFO: [Synth 8-256] done synthesizing module 'L2_DSP_THIRD_ADD' (15#1) [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L2_DSP_THIRD_ADD/synth/L2_DSP_THIRD_ADD.vhd:68]
INFO: [Synth 8-3491] module 'L2_DSP_INV_ADD' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L2_DSP_INV_ADD/synth/L2_DSP_INV_ADD.vhd:59' bound to instance 'INST_INVERSION_ADD_j' of component 'L2_DSP_INV_ADD' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:230]
INFO: [Synth 8-3491] module 'L2_DSP_INV_ADD' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L2_DSP_INV_ADD/synth/L2_DSP_INV_ADD.vhd:59' bound to instance 'INST_INVERSION_ADD_j' of component 'L2_DSP_INV_ADD' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:230]
INFO: [Synth 8-3491] module 'L2_DSP_INV_ADD' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L2_DSP_INV_ADD/synth/L2_DSP_INV_ADD.vhd:59' bound to instance 'INST_INVERSION_ADD_j' of component 'L2_DSP_INV_ADD' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:230]
INFO: [Synth 8-3491] module 'L2_DSP_INV_ADD' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L2_DSP_INV_ADD/synth/L2_DSP_INV_ADD.vhd:59' bound to instance 'INST_INVERSION_ADD_j' of component 'L2_DSP_INV_ADD' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:230]
INFO: [Synth 8-3491] module 'L2_DSP_FIRST_ADD' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L2_DSP_FIRST_ADD/synth/L2_DSP_FIRST_ADD.vhd:59' bound to instance 'INST_FIRST_ADD_BOTTOM_NEURONS_i' of component 'L2_DSP_FIRST_ADD' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:239]
INFO: [Synth 8-3491] module 'L2_DSP_FIRST_ADD' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L2_DSP_FIRST_ADD/synth/L2_DSP_FIRST_ADD.vhd:59' bound to instance 'INST_FIRST_ADD_TOP_NEURONS_i' of component 'L2_DSP_FIRST_ADD' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:247]
INFO: [Synth 8-3491] module 'L2_DSP_SECOND_ADD' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L2_DSP_SECOND_ADD/synth/L2_DSP_SECOND_ADD.vhd:59' bound to instance 'INST_SECOND_ADD_i' of component 'L2_DSP_SECOND_ADD' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:255]
INFO: [Synth 8-3491] module 'L2_DSP_THIRD_ADD' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L2_DSP_THIRD_ADD/synth/L2_DSP_THIRD_ADD.vhd:59' bound to instance 'INST_THIRD_ADD_i' of component 'L2_DSP_THIRD_ADD' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:263]
INFO: [Synth 8-3491] module 'L2_DSP_INV_ADD' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L2_DSP_INV_ADD/synth/L2_DSP_INV_ADD.vhd:59' bound to instance 'INST_INVERSION_ADD_j' of component 'L2_DSP_INV_ADD' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:230]
INFO: [Synth 8-3491] module 'L2_DSP_INV_ADD' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L2_DSP_INV_ADD/synth/L2_DSP_INV_ADD.vhd:59' bound to instance 'INST_INVERSION_ADD_j' of component 'L2_DSP_INV_ADD' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:230]
INFO: [Synth 8-3491] module 'L2_DSP_INV_ADD' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L2_DSP_INV_ADD/synth/L2_DSP_INV_ADD.vhd:59' bound to instance 'INST_INVERSION_ADD_j' of component 'L2_DSP_INV_ADD' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:230]
INFO: [Synth 8-3491] module 'L2_DSP_INV_ADD' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L2_DSP_INV_ADD/synth/L2_DSP_INV_ADD.vhd:59' bound to instance 'INST_INVERSION_ADD_j' of component 'L2_DSP_INV_ADD' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:230]
INFO: [Synth 8-3491] module 'L2_DSP_FIRST_ADD' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L2_DSP_FIRST_ADD/synth/L2_DSP_FIRST_ADD.vhd:59' bound to instance 'INST_FIRST_ADD_BOTTOM_NEURONS_i' of component 'L2_DSP_FIRST_ADD' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:239]
INFO: [Synth 8-3491] module 'L2_DSP_FIRST_ADD' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L2_DSP_FIRST_ADD/synth/L2_DSP_FIRST_ADD.vhd:59' bound to instance 'INST_FIRST_ADD_TOP_NEURONS_i' of component 'L2_DSP_FIRST_ADD' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:247]
INFO: [Synth 8-3491] module 'L2_DSP_SECOND_ADD' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L2_DSP_SECOND_ADD/synth/L2_DSP_SECOND_ADD.vhd:59' bound to instance 'INST_SECOND_ADD_i' of component 'L2_DSP_SECOND_ADD' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:255]
INFO: [Synth 8-3491] module 'L2_DSP_THIRD_ADD' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L2_DSP_THIRD_ADD/synth/L2_DSP_THIRD_ADD.vhd:59' bound to instance 'INST_THIRD_ADD_i' of component 'L2_DSP_THIRD_ADD' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:263]
INFO: [Synth 8-3491] module 'L2_DSP_INV_ADD' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L2_DSP_INV_ADD/synth/L2_DSP_INV_ADD.vhd:59' bound to instance 'INST_INVERSION_ADD_j' of component 'L2_DSP_INV_ADD' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:230]
INFO: [Synth 8-3491] module 'L2_DSP_INV_ADD' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L2_DSP_INV_ADD/synth/L2_DSP_INV_ADD.vhd:59' bound to instance 'INST_INVERSION_ADD_j' of component 'L2_DSP_INV_ADD' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:230]
INFO: [Synth 8-3491] module 'L2_DSP_INV_ADD' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L2_DSP_INV_ADD/synth/L2_DSP_INV_ADD.vhd:59' bound to instance 'INST_INVERSION_ADD_j' of component 'L2_DSP_INV_ADD' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:230]
INFO: [Synth 8-3491] module 'L2_DSP_INV_ADD' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L2_DSP_INV_ADD/synth/L2_DSP_INV_ADD.vhd:59' bound to instance 'INST_INVERSION_ADD_j' of component 'L2_DSP_INV_ADD' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:230]
INFO: [Synth 8-3491] module 'L2_DSP_FIRST_ADD' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L2_DSP_FIRST_ADD/synth/L2_DSP_FIRST_ADD.vhd:59' bound to instance 'INST_FIRST_ADD_BOTTOM_NEURONS_i' of component 'L2_DSP_FIRST_ADD' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:239]
INFO: [Synth 8-3491] module 'L2_DSP_FIRST_ADD' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L2_DSP_FIRST_ADD/synth/L2_DSP_FIRST_ADD.vhd:59' bound to instance 'INST_FIRST_ADD_TOP_NEURONS_i' of component 'L2_DSP_FIRST_ADD' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:247]
INFO: [Synth 8-3491] module 'L2_DSP_SECOND_ADD' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L2_DSP_SECOND_ADD/synth/L2_DSP_SECOND_ADD.vhd:59' bound to instance 'INST_SECOND_ADD_i' of component 'L2_DSP_SECOND_ADD' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:255]
INFO: [Synth 8-3491] module 'L2_DSP_THIRD_ADD' declared at 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/src/L2_DSP_THIRD_ADD/synth/L2_DSP_THIRD_ADD.vhd:59' bound to instance 'INST_THIRD_ADD_i' of component 'L2_DSP_THIRD_ADD' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:263]
INFO: [Synth 8-256] done synthesizing module 'Neural_network' (16#1) [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'NN_v1_0' (17#1) [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/hdl/NN_v1_0.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'System_NN_0_0' (18#1) [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_0_0/synth/System_NN_0_0.vhd:104]
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0__parameterized2 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0__parameterized2 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0__parameterized2 has unconnected port CEA1
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0__parameterized2 has unconnected port CEA2
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0__parameterized2 has unconnected port CEB1
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0__parameterized2 has unconnected port CEB2
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0__parameterized2 has unconnected port CEAD
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0__parameterized2 has unconnected port CED
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0__parameterized2 has unconnected port CEINMODE
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0__parameterized2 has unconnected port SCLRA
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0__parameterized2 has unconnected port SCLRB
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0__parameterized2 has unconnected port SCLRD
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0__parameterized2 has unconnected port SCLRINMODE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized0 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized0 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized0 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized0 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized0 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized4 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized4 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized4 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized4 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized4 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized2 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized2 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized2 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized2 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized2 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized8 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized8 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized8 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized8 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized8 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth__parameterized2 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth__parameterized2 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth__parameterized2 has unconnected port SEL[0]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth__parameterized2 has unconnected port B[17]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth__parameterized2 has unconnected port B[16]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth__parameterized2 has unconnected port B[15]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth__parameterized2 has unconnected port B[14]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth__parameterized2 has unconnected port B[13]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth__parameterized2 has unconnected port B[12]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth__parameterized2 has unconnected port B[11]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth__parameterized2 has unconnected port B[10]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth__parameterized2 has unconnected port B[9]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth__parameterized2 has unconnected port B[8]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth__parameterized2 has unconnected port B[7]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth__parameterized2 has unconnected port B[6]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth__parameterized2 has unconnected port B[5]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth__parameterized2 has unconnected port B[4]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth__parameterized2 has unconnected port B[3]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth__parameterized2 has unconnected port B[2]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth__parameterized2 has unconnected port B[1]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth__parameterized2 has unconnected port B[0]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth__parameterized2 has unconnected port D[17]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth__parameterized2 has unconnected port D[16]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth__parameterized2 has unconnected port D[15]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth__parameterized2 has unconnected port D[14]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth__parameterized2 has unconnected port D[13]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth__parameterized2 has unconnected port D[12]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth__parameterized2 has unconnected port D[11]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth__parameterized2 has unconnected port D[10]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth__parameterized2 has unconnected port D[9]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth__parameterized2 has unconnected port D[8]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth__parameterized2 has unconnected port D[7]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth__parameterized2 has unconnected port D[6]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth__parameterized2 has unconnected port D[5]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth__parameterized2 has unconnected port D[4]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth__parameterized2 has unconnected port D[3]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth__parameterized2 has unconnected port D[2]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth__parameterized2 has unconnected port D[1]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth__parameterized2 has unconnected port D[0]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth__parameterized2 has unconnected port CONCAT[47]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth__parameterized2 has unconnected port CONCAT[46]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth__parameterized2 has unconnected port CONCAT[45]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth__parameterized2 has unconnected port CONCAT[44]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth__parameterized2 has unconnected port CONCAT[43]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth__parameterized2 has unconnected port CONCAT[42]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth__parameterized2 has unconnected port CONCAT[41]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth__parameterized2 has unconnected port CONCAT[40]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth__parameterized2 has unconnected port CONCAT[39]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth__parameterized2 has unconnected port CONCAT[38]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth__parameterized2 has unconnected port CONCAT[37]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth__parameterized2 has unconnected port CONCAT[36]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth__parameterized2 has unconnected port CONCAT[35]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth__parameterized2 has unconnected port CONCAT[34]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth__parameterized2 has unconnected port CONCAT[33]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth__parameterized2 has unconnected port CONCAT[32]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth__parameterized2 has unconnected port CONCAT[31]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth__parameterized2 has unconnected port CONCAT[30]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth__parameterized2 has unconnected port CONCAT[29]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth__parameterized2 has unconnected port CONCAT[28]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth__parameterized2 has unconnected port CONCAT[27]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth__parameterized2 has unconnected port CONCAT[26]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth__parameterized2 has unconnected port CONCAT[25]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth__parameterized2 has unconnected port CONCAT[24]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth__parameterized2 has unconnected port CONCAT[23]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth__parameterized2 has unconnected port CONCAT[22]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth__parameterized2 has unconnected port CONCAT[21]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth__parameterized2 has unconnected port CONCAT[20]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 463.309 ; gain = 210.328
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 463.309 ; gain = 210.328
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.runs/System_NN_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.runs/System_NN_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.354 . Memory (MB): peak = 835.727 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:25 ; elapsed = 00:01:38 . Memory (MB): peak = 835.727 ; gain = 582.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:25 ; elapsed = 00:01:38 . Memory (MB): peak = 835.727 ; gain = 582.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0/NN/\GEN_FIRST_LAYER[0].INST_ADD . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/NN/\GEN_FIRST_LAYER[0].INST_MULT . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/NN/\GEN_FIRST_LAYER[0].INST_MULT_ADD . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/NN/\GEN_FIRST_LAYER[0].INST_MULT_ADD_BIAS . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/NN/\GEN_FIRST_LAYER[1].INST_ADD . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/NN/\GEN_FIRST_LAYER[1].INST_MULT . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/NN/\GEN_FIRST_LAYER[1].INST_MULT_ADD . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/NN/\GEN_FIRST_LAYER[1].INST_MULT_ADD_BIAS . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/NN/\GEN_FIRST_LAYER[2].INST_ADD . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/NN/\GEN_FIRST_LAYER[2].INST_MULT . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/NN/\GEN_FIRST_LAYER[2].INST_MULT_ADD . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/NN/\GEN_FIRST_LAYER[2].INST_MULT_ADD_BIAS . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/NN/\GEN_FIRST_LAYER[3].INST_ADD . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/NN/\GEN_FIRST_LAYER[3].INST_MULT . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/NN/\GEN_FIRST_LAYER[3].INST_MULT_ADD . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/NN/\GEN_FIRST_LAYER[3].INST_MULT_ADD_BIAS . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/NN/\GEN_FIRST_LAYER[4].INST_ADD . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/NN/\GEN_FIRST_LAYER[4].INST_MULT . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/NN/\GEN_FIRST_LAYER[4].INST_MULT_ADD . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/NN/\GEN_FIRST_LAYER[4].INST_MULT_ADD_BIAS . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/NN/\GEN_FIRST_LAYER[5].INST_ADD . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/NN/\GEN_FIRST_LAYER[5].INST_MULT . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/NN/\GEN_FIRST_LAYER[5].INST_MULT_ADD . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/NN/\GEN_FIRST_LAYER[5].INST_MULT_ADD_BIAS . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/NN/\GEN_FIRST_LAYER[6].INST_ADD . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/NN/\GEN_FIRST_LAYER[6].INST_MULT . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/NN/\GEN_FIRST_LAYER[6].INST_MULT_ADD . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/NN/\GEN_FIRST_LAYER[6].INST_MULT_ADD_BIAS . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/NN/\GEN_FIRST_LAYER[7].INST_ADD . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/NN/\GEN_FIRST_LAYER[7].INST_MULT . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/NN/\GEN_FIRST_LAYER[7].INST_MULT_ADD . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/NN/\GEN_FIRST_LAYER[7].INST_MULT_ADD_BIAS . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/NN/\GEN_SECOND_LAYER[0].GEN_MULT_ADD[0].INST_INVERSION_ADD_j . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/NN/\GEN_SECOND_LAYER[0].GEN_MULT_ADD[1].INST_INVERSION_ADD_j . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/NN/\GEN_SECOND_LAYER[0].GEN_MULT_ADD[2].INST_INVERSION_ADD_j . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/NN/\GEN_SECOND_LAYER[0].GEN_MULT_ADD[3].INST_INVERSION_ADD_j . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/NN/\GEN_SECOND_LAYER[0].INST_FIRST_ADD_BOTTOM_NEURONS_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/NN/\GEN_SECOND_LAYER[0].INST_FIRST_ADD_TOP_NEURONS_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/NN/\GEN_SECOND_LAYER[0].INST_SECOND_ADD_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/NN/\GEN_SECOND_LAYER[0].INST_THIRD_ADD_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/NN/\GEN_SECOND_LAYER[1].GEN_MULT_ADD[0].INST_INVERSION_ADD_j . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/NN/\GEN_SECOND_LAYER[1].GEN_MULT_ADD[1].INST_INVERSION_ADD_j . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/NN/\GEN_SECOND_LAYER[1].GEN_MULT_ADD[2].INST_INVERSION_ADD_j . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/NN/\GEN_SECOND_LAYER[1].GEN_MULT_ADD[3].INST_INVERSION_ADD_j . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/NN/\GEN_SECOND_LAYER[1].INST_FIRST_ADD_BOTTOM_NEURONS_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/NN/\GEN_SECOND_LAYER[1].INST_FIRST_ADD_TOP_NEURONS_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/NN/\GEN_SECOND_LAYER[1].INST_SECOND_ADD_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/NN/\GEN_SECOND_LAYER[1].INST_THIRD_ADD_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/NN/\GEN_SECOND_LAYER[2].GEN_MULT_ADD[0].INST_INVERSION_ADD_j . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/NN/\GEN_SECOND_LAYER[2].GEN_MULT_ADD[1].INST_INVERSION_ADD_j . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/NN/\GEN_SECOND_LAYER[2].GEN_MULT_ADD[2].INST_INVERSION_ADD_j . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/NN/\GEN_SECOND_LAYER[2].GEN_MULT_ADD[3].INST_INVERSION_ADD_j . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/NN/\GEN_SECOND_LAYER[2].INST_FIRST_ADD_BOTTOM_NEURONS_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/NN/\GEN_SECOND_LAYER[2].INST_FIRST_ADD_TOP_NEURONS_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/NN/\GEN_SECOND_LAYER[2].INST_SECOND_ADD_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/NN/\GEN_SECOND_LAYER[2].INST_THIRD_ADD_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/NN/\GEN_SECOND_LAYER[3].GEN_MULT_ADD[0].INST_INVERSION_ADD_j . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/NN/\GEN_SECOND_LAYER[3].GEN_MULT_ADD[1].INST_INVERSION_ADD_j . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/NN/\GEN_SECOND_LAYER[3].GEN_MULT_ADD[2].INST_INVERSION_ADD_j . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/NN/\GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].INST_INVERSION_ADD_j . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/NN/\GEN_SECOND_LAYER[3].INST_FIRST_ADD_BOTTOM_NEURONS_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/NN/\GEN_SECOND_LAYER[3].INST_FIRST_ADD_TOP_NEURONS_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/NN/\GEN_SECOND_LAYER[3].INST_SECOND_ADD_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/NN/\GEN_SECOND_LAYER[3].INST_THIRD_ADD_i . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:25 ; elapsed = 00:01:38 . Memory (MB): peak = 835.727 ; gain = 582.746
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "intr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element intr_counter_reg was removed.  [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/hdl/NN_v1_0_S_AXI_INTR.vhd:480]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:29 ; elapsed = 00:01:43 . Memory (MB): peak = 835.727 ; gain = 582.746
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'L1_DSP_MULT:/U0/i_synth/i_synth_option.i_synth_model/i_a2' (xbip_pipe_v3_0_4_viv) to 'L1_DSP_MULT:/U0/i_synth/i_synth_option.i_synth_model/i_has_a.i_a1'
INFO: [Synth 8-223] decloning instance 'L1_DSP_MULT:/U0/i_synth/i_synth_option.i_synth_model/i_op1' (xbip_pipe_v3_0_4_viv__parameterized2) to 'L1_DSP_MULT:/U0/i_synth/i_synth_option.i_synth_model/i_op2'
INFO: [Synth 8-223] decloning instance 'L1_DSP_MULT:/U0/i_synth/i_synth_option.i_synth_model/i_op1' (xbip_pipe_v3_0_4_viv__parameterized2) to 'L1_DSP_MULT:/U0/i_synth/i_synth_option.i_synth_model/i_op3'
INFO: [Synth 8-223] decloning instance 'L1_DSP_MULT:/U0/i_synth/i_synth_option.i_synth_model/i_carryin1' (xbip_pipe_v3_0_4_viv__parameterized4) to 'L1_DSP_MULT:/U0/i_synth/i_synth_option.i_synth_model/i_carryin2'
INFO: [Synth 8-223] decloning instance 'L1_DSP_MULT:/U0/i_synth/i_synth_option.i_synth_model/i_carryin1' (xbip_pipe_v3_0_4_viv__parameterized4) to 'L1_DSP_MULT:/U0/i_synth/i_synth_option.i_synth_model/i_carryin3'
INFO: [Synth 8-223] decloning instance 'xbip_dsp48_macro_v3_0_15__parameterized1:/i_synth/i_synth_option.i_synth_model/i_op1' (xbip_pipe_v3_0_4_viv__parameterized2) to 'xbip_dsp48_macro_v3_0_15__parameterized1:/i_synth/i_synth_option.i_synth_model/i_op2'
INFO: [Synth 8-223] decloning instance 'xbip_dsp48_macro_v3_0_15__parameterized1:/i_synth/i_synth_option.i_synth_model/i_op1' (xbip_pipe_v3_0_4_viv__parameterized2) to 'xbip_dsp48_macro_v3_0_15__parameterized1:/i_synth/i_synth_option.i_synth_model/i_op3'
INFO: [Synth 8-223] decloning instance 'xbip_dsp48_macro_v3_0_15__parameterized1:/i_synth/i_synth_option.i_synth_model/i_op1' (xbip_pipe_v3_0_4_viv__parameterized2) to 'xbip_dsp48_macro_v3_0_15__parameterized1:/i_synth/i_synth_option.i_synth_model/i_op4'
INFO: [Synth 8-223] decloning instance 'xbip_dsp48_macro_v3_0_15__parameterized1:/i_synth/i_synth_option.i_synth_model/i_carryin1' (xbip_pipe_v3_0_4_viv__parameterized4) to 'xbip_dsp48_macro_v3_0_15__parameterized1:/i_synth/i_synth_option.i_synth_model/i_carryin2'
INFO: [Synth 8-223] decloning instance 'xbip_dsp48_macro_v3_0_15__parameterized1:/i_synth/i_synth_option.i_synth_model/i_carryin1' (xbip_pipe_v3_0_4_viv__parameterized4) to 'xbip_dsp48_macro_v3_0_15__parameterized1:/i_synth/i_synth_option.i_synth_model/i_carryin3'
INFO: [Synth 8-223] decloning instance 'xbip_dsp48_macro_v3_0_15__parameterized1:/i_synth/i_synth_option.i_synth_model/i_has_c.i_c1' (xbip_pipe_v3_0_4_viv__parameterized7) to 'xbip_dsp48_macro_v3_0_15__parameterized1:/i_synth/i_synth_option.i_synth_model/i_has_c.i_c2'
INFO: [Synth 8-223] decloning instance 'xbip_dsp48_macro_v3_0_15__parameterized1:/i_synth/i_synth_option.i_synth_model/i_has_c.i_c1' (xbip_pipe_v3_0_4_viv__parameterized7) to 'xbip_dsp48_macro_v3_0_15__parameterized1:/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3'
INFO: [Synth 8-223] decloning instance 'L1_DSP_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_a2' (xbip_pipe_v3_0_4_viv__parameterized0) to 'L1_DSP_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_b2'
INFO: [Synth 8-223] decloning instance 'L1_DSP_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_a2' (xbip_pipe_v3_0_4_viv__parameterized0) to 'L1_DSP_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_d2'
INFO: [Synth 8-223] decloning instance 'L1_DSP_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_op1' (xbip_pipe_v3_0_4_viv__parameterized2) to 'L1_DSP_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_op2'
INFO: [Synth 8-223] decloning instance 'L1_DSP_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_op1' (xbip_pipe_v3_0_4_viv__parameterized2) to 'L1_DSP_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_op3'
INFO: [Synth 8-223] decloning instance 'L1_DSP_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_op1' (xbip_pipe_v3_0_4_viv__parameterized2) to 'L1_DSP_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_op4'
INFO: [Synth 8-223] decloning instance 'L1_DSP_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_carryin1' (xbip_pipe_v3_0_4_viv__parameterized4) to 'L1_DSP_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_carryin2'
INFO: [Synth 8-223] decloning instance 'L1_DSP_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_carryin1' (xbip_pipe_v3_0_4_viv__parameterized4) to 'L1_DSP_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_carryin3'
INFO: [Synth 8-223] decloning instance 'L1_DSP_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c1' (xbip_pipe_v3_0_4_viv__parameterized9) to 'L1_DSP_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c2'
INFO: [Synth 8-223] decloning instance 'L1_DSP_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c1' (xbip_pipe_v3_0_4_viv__parameterized9) to 'L1_DSP_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3'
INFO: [Synth 8-223] decloning instance 'L2_DSP_FIRST_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_a2' (xbip_pipe_v3_0_4_viv__parameterized10) to 'L2_DSP_FIRST_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_has_a.i_a1'
INFO: [Synth 8-223] decloning instance 'L2_DSP_FIRST_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c1' (xbip_pipe_v3_0_4_viv__parameterized10) to 'L2_DSP_FIRST_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c2'
INFO: [Synth 8-223] decloning instance 'L2_DSP_FIRST_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c1' (xbip_pipe_v3_0_4_viv__parameterized10) to 'L2_DSP_FIRST_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3'
INFO: [Synth 8-223] decloning instance 'L2_DSP_FIRST_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_op1' (xbip_pipe_v3_0_4_viv__parameterized2) to 'L2_DSP_FIRST_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_op2'
INFO: [Synth 8-223] decloning instance 'L2_DSP_FIRST_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_op1' (xbip_pipe_v3_0_4_viv__parameterized2) to 'L2_DSP_FIRST_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_op3'
INFO: [Synth 8-223] decloning instance 'L2_DSP_FIRST_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_op1' (xbip_pipe_v3_0_4_viv__parameterized2) to 'L2_DSP_FIRST_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_op4'
INFO: [Synth 8-223] decloning instance 'L2_DSP_FIRST_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_carryin1' (xbip_pipe_v3_0_4_viv__parameterized4) to 'L2_DSP_FIRST_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_carryin2'
INFO: [Synth 8-223] decloning instance 'L2_DSP_FIRST_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_carryin1' (xbip_pipe_v3_0_4_viv__parameterized4) to 'L2_DSP_FIRST_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_carryin3'
INFO: [Synth 8-223] decloning instance 'L2_DSP_SECOND_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_a2' (xbip_pipe_v3_0_4_viv__parameterized11) to 'L2_DSP_SECOND_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_has_a.i_a1'
INFO: [Synth 8-223] decloning instance 'L2_DSP_SECOND_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c1' (xbip_pipe_v3_0_4_viv__parameterized11) to 'L2_DSP_SECOND_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c2'
INFO: [Synth 8-223] decloning instance 'L2_DSP_SECOND_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c1' (xbip_pipe_v3_0_4_viv__parameterized11) to 'L2_DSP_SECOND_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3'
INFO: [Synth 8-223] decloning instance 'L2_DSP_SECOND_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_op1' (xbip_pipe_v3_0_4_viv__parameterized2) to 'L2_DSP_SECOND_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_op2'
INFO: [Synth 8-223] decloning instance 'L2_DSP_SECOND_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_op1' (xbip_pipe_v3_0_4_viv__parameterized2) to 'L2_DSP_SECOND_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_op3'
INFO: [Synth 8-223] decloning instance 'L2_DSP_SECOND_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_op1' (xbip_pipe_v3_0_4_viv__parameterized2) to 'L2_DSP_SECOND_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_op4'
INFO: [Synth 8-223] decloning instance 'L2_DSP_SECOND_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_carryin1' (xbip_pipe_v3_0_4_viv__parameterized4) to 'L2_DSP_SECOND_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_carryin2'
INFO: [Synth 8-223] decloning instance 'L2_DSP_SECOND_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_carryin1' (xbip_pipe_v3_0_4_viv__parameterized4) to 'L2_DSP_SECOND_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_carryin3'
INFO: [Synth 8-223] decloning instance 'L2_DSP_THIRD_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_a2' (xbip_pipe_v3_0_4_viv__parameterized12) to 'L2_DSP_THIRD_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_has_a.i_a1'
INFO: [Synth 8-223] decloning instance 'L2_DSP_THIRD_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c1' (xbip_pipe_v3_0_4_viv__parameterized0) to 'L2_DSP_THIRD_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c2'
INFO: [Synth 8-223] decloning instance 'L2_DSP_THIRD_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c1' (xbip_pipe_v3_0_4_viv__parameterized0) to 'L2_DSP_THIRD_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3'
INFO: [Synth 8-223] decloning instance 'L2_DSP_THIRD_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_op1' (xbip_pipe_v3_0_4_viv__parameterized2) to 'L2_DSP_THIRD_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_op2'
INFO: [Synth 8-223] decloning instance 'L2_DSP_THIRD_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_op1' (xbip_pipe_v3_0_4_viv__parameterized2) to 'L2_DSP_THIRD_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_op3'
INFO: [Synth 8-223] decloning instance 'L2_DSP_THIRD_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_op1' (xbip_pipe_v3_0_4_viv__parameterized2) to 'L2_DSP_THIRD_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_op4'
INFO: [Synth 8-223] decloning instance 'L2_DSP_THIRD_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_carryin1' (xbip_pipe_v3_0_4_viv__parameterized4) to 'L2_DSP_THIRD_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_carryin2'
INFO: [Synth 8-223] decloning instance 'L2_DSP_THIRD_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_carryin1' (xbip_pipe_v3_0_4_viv__parameterized4) to 'L2_DSP_THIRD_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_carryin3'
INFO: [Synth 8-223] decloning instance 'L2_DSP_INV_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_a2' (xbip_pipe_v3_0_4_viv__parameterized0) to 'L2_DSP_INV_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_has_a.i_a1'
INFO: [Synth 8-223] decloning instance 'L2_DSP_INV_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c1' (xbip_pipe_v3_0_4_viv__parameterized0) to 'L2_DSP_INV_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c2'
INFO: [Synth 8-223] decloning instance 'L2_DSP_INV_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c1' (xbip_pipe_v3_0_4_viv__parameterized0) to 'L2_DSP_INV_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3'
INFO: [Synth 8-223] decloning instance 'L2_DSP_INV_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_op1' (xbip_pipe_v3_0_4_viv__parameterized2) to 'L2_DSP_INV_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_op2'
INFO: [Synth 8-223] decloning instance 'L2_DSP_INV_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_op1' (xbip_pipe_v3_0_4_viv__parameterized2) to 'L2_DSP_INV_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_op3'
INFO: [Synth 8-223] decloning instance 'L2_DSP_INV_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_op1' (xbip_pipe_v3_0_4_viv__parameterized2) to 'L2_DSP_INV_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_op4'
INFO: [Synth 8-223] decloning instance 'L2_DSP_INV_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_carryin1' (xbip_pipe_v3_0_4_viv__parameterized4) to 'L2_DSP_INV_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_carryin2'
INFO: [Synth 8-223] decloning instance 'L2_DSP_INV_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_carryin1' (xbip_pipe_v3_0_4_viv__parameterized4) to 'L2_DSP_INV_ADD:/U0/i_synth/i_synth_option.i_synth_model/i_carryin3'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element U0/NN/intr_prop_reg1_reg was removed.  [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:152]
WARNING: [Synth 8-6014] Unused sequential element U0/NN/intr_prop_reg2_reg was removed.  [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:153]
WARNING: [Synth 8-6014] Unused sequential element U0/NN/intr_prop_reg3_reg was removed.  [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:154]
WARNING: [Synth 8-6014] Unused sequential element U0/NN/intr_prop_reg4_reg was removed.  [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:155]
WARNING: [Synth 8-6014] Unused sequential element U0/NN/intr_prop_reg5_reg was removed.  [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:156]
WARNING: [Synth 8-6014] Unused sequential element U0/NN/intr_prop_reg6_reg was removed.  [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:157]
WARNING: [Synth 8-6014] Unused sequential element U0/NN/intr_prop_reg7_reg was removed.  [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:158]
WARNING: [Synth 8-6014] Unused sequential element U0/NN/intr_prop_reg8_reg was removed.  [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:159]
WARNING: [Synth 8-6014] Unused sequential element U0/NN/intr_prop_reg9_reg was removed.  [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:160]
WARNING: [Synth 8-6014] Unused sequential element U0/NN/intr_prop_reg10_reg was removed.  [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:161]
WARNING: [Synth 8-6014] Unused sequential element U0/NN/intr_prop_reg11_reg was removed.  [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:162]
WARNING: [Synth 8-6014] Unused sequential element U0/NN/intr_prop_reg12_reg was removed.  [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:163]
WARNING: [Synth 8-6014] Unused sequential element U0/NN/intr_prop_reg13_reg was removed.  [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:164]
WARNING: [Synth 8-6014] Unused sequential element U0/NN/intr_prop_reg14_reg was removed.  [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:165]
WARNING: [Synth 8-6014] Unused sequential element U0/NN/intr_prop_reg15_reg was removed.  [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:166]
WARNING: [Synth 8-6014] Unused sequential element U0/NN/intr_prop_reg16_reg was removed.  [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:167]
WARNING: [Synth 8-6014] Unused sequential element U0/NN/intr_prop_reg17_reg was removed.  [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:168]
WARNING: [Synth 8-6014] Unused sequential element U0/NN/o_intr_reg was removed.  [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/src/Neural_network.vhd:169]
WARNING: [Synth 8-6014] Unused sequential element U0/NN_v1_0_S_AXI_INTR_inst/intr_counter_reg was removed.  [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ipshared/a82b/hdl/NN_v1_0_S_AXI_INTR.vhd:480]
INFO: [Synth 8-3917] design System_NN_0_0 has port s_axi_intr_rdata[31] driven by constant 0
INFO: [Synth 8-3917] design System_NN_0_0 has port s_axi_intr_rdata[30] driven by constant 0
INFO: [Synth 8-3917] design System_NN_0_0 has port s_axi_intr_rdata[29] driven by constant 0
INFO: [Synth 8-3917] design System_NN_0_0 has port s_axi_intr_rdata[28] driven by constant 0
INFO: [Synth 8-3917] design System_NN_0_0 has port s_axi_intr_rdata[27] driven by constant 0
INFO: [Synth 8-3917] design System_NN_0_0 has port s_axi_intr_rdata[26] driven by constant 0
INFO: [Synth 8-3917] design System_NN_0_0 has port s_axi_intr_rdata[25] driven by constant 0
INFO: [Synth 8-3917] design System_NN_0_0 has port s_axi_intr_rdata[24] driven by constant 0
INFO: [Synth 8-3917] design System_NN_0_0 has port s_axi_intr_rdata[23] driven by constant 0
INFO: [Synth 8-3917] design System_NN_0_0 has port s_axi_intr_rdata[22] driven by constant 0
INFO: [Synth 8-3917] design System_NN_0_0 has port s_axi_intr_rdata[21] driven by constant 0
INFO: [Synth 8-3917] design System_NN_0_0 has port s_axi_intr_rdata[20] driven by constant 0
INFO: [Synth 8-3917] design System_NN_0_0 has port s_axi_intr_rdata[19] driven by constant 0
INFO: [Synth 8-3917] design System_NN_0_0 has port s_axi_intr_rdata[18] driven by constant 0
INFO: [Synth 8-3917] design System_NN_0_0 has port s_axi_intr_rdata[17] driven by constant 0
INFO: [Synth 8-3917] design System_NN_0_0 has port s_axi_intr_rdata[16] driven by constant 0
INFO: [Synth 8-3917] design System_NN_0_0 has port s_axi_intr_rdata[15] driven by constant 0
INFO: [Synth 8-3917] design System_NN_0_0 has port s_axi_intr_rdata[14] driven by constant 0
INFO: [Synth 8-3917] design System_NN_0_0 has port s_axi_intr_rdata[13] driven by constant 0
INFO: [Synth 8-3917] design System_NN_0_0 has port s_axi_intr_rdata[12] driven by constant 0
INFO: [Synth 8-3917] design System_NN_0_0 has port s_axi_intr_rdata[11] driven by constant 0
INFO: [Synth 8-3917] design System_NN_0_0 has port s_axi_intr_rdata[10] driven by constant 0
INFO: [Synth 8-3917] design System_NN_0_0 has port s_axi_intr_rdata[9] driven by constant 0
INFO: [Synth 8-3917] design System_NN_0_0 has port s_axi_intr_rdata[8] driven by constant 0
INFO: [Synth 8-3917] design System_NN_0_0 has port s_axi_intr_rdata[7] driven by constant 0
INFO: [Synth 8-3917] design System_NN_0_0 has port s_axi_intr_rdata[6] driven by constant 0
INFO: [Synth 8-3917] design System_NN_0_0 has port s_axi_intr_rdata[5] driven by constant 0
INFO: [Synth 8-3917] design System_NN_0_0 has port s_axi_intr_rdata[4] driven by constant 0
INFO: [Synth 8-3917] design System_NN_0_0 has port s_axi_intr_rdata[3] driven by constant 0
INFO: [Synth 8-3917] design System_NN_0_0 has port s_axi_intr_rdata[2] driven by constant 0
INFO: [Synth 8-3917] design System_NN_0_0 has port s_axi_intr_rdata[1] driven by constant 0
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].neuron_mult_result_reg[31][0]' (FDS) to 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].neuron_mult_result_reg[30][0]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].neuron_mult_result_reg[31][1]' (FDR) to 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].neuron_mult_result_reg[31][2]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].neuron_mult_result_reg[31][2]' (FDR) to 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].neuron_mult_result_reg[31][3]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].neuron_mult_result_reg[31][3]' (FDR) to 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].neuron_mult_result_reg[31][5]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].neuron_mult_result_reg[31][4]' (FDS) to 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].neuron_mult_result_reg[31][6]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].neuron_mult_result_reg[31][5]' (FDR) to 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].neuron_mult_result_reg[31][8]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].neuron_mult_result_reg[31][6]' (FDS) to 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].neuron_mult_result_reg[31][7]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].neuron_mult_result_reg[31][7]' (FDS) to 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].neuron_mult_result_reg[31][12]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].neuron_mult_result_reg[31][8]' (FDR) to 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].neuron_mult_result_reg[31][9]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].neuron_mult_result_reg[31][9]' (FDR) to 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].neuron_mult_result_reg[31][10]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].neuron_mult_result_reg[31][10]' (FDR) to 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].neuron_mult_result_reg[31][11]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].neuron_mult_result_reg[31][11]' (FDR) to 'U0/NN/GEN_SECOND_LAYER[1].GEN_MULT_ADD[3].neuron_mult_result_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].neuron_mult_result_reg[31][12]' (FDS) to 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].neuron_mult_result_reg[31][13]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].neuron_mult_result_reg[31][13]' (FDS) to 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].neuron_mult_result_reg[31][14]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].neuron_mult_result_reg[31][14]' (FDS) to 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].neuron_mult_result_reg[31][15]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].neuron_mult_result_reg[31][15]' (FDS) to 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].neuron_mult_result_reg[31][16]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].neuron_mult_result_reg[31][16]' (FDS) to 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].neuron_mult_result_reg[31][17]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].neuron_mult_result_reg[31][17]' (FDS) to 'U0/NN/GEN_SECOND_LAYER[1].GEN_MULT_ADD[3].neuron_mult_result_reg[15][4]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].neuron_mult_result_reg[30][0]' (FDS) to 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[2].neuron_mult_result_reg[28][2]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].neuron_mult_result_reg[30][1]' (FDR) to 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].neuron_mult_result_reg[30][2]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].neuron_mult_result_reg[30][2]' (FDR) to 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].neuron_mult_result_reg[30][4]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].neuron_mult_result_reg[30][3]' (FDS) to 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].neuron_mult_result_reg[30][8]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].neuron_mult_result_reg[30][4]' (FDR) to 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].neuron_mult_result_reg[30][5]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].neuron_mult_result_reg[30][5]' (FDR) to 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].neuron_mult_result_reg[30][6]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].neuron_mult_result_reg[30][6]' (FDR) to 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].neuron_mult_result_reg[30][7]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].neuron_mult_result_reg[30][7]' (FDR) to 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].neuron_mult_result_reg[30][12]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].neuron_mult_result_reg[30][8]' (FDS) to 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].neuron_mult_result_reg[30][9]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].neuron_mult_result_reg[30][9]' (FDS) to 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].neuron_mult_result_reg[30][10]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].neuron_mult_result_reg[30][10]' (FDS) to 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].neuron_mult_result_reg[30][11]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].neuron_mult_result_reg[30][11]' (FDS) to 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].neuron_mult_result_reg[30][13]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].neuron_mult_result_reg[30][12]' (FDR) to 'U0/NN/GEN_SECOND_LAYER[2].GEN_MULT_ADD[3].neuron_mult_result_reg[22][17]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].neuron_mult_result_reg[30][13]' (FDS) to 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].neuron_mult_result_reg[30][14]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].neuron_mult_result_reg[30][14]' (FDS) to 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].neuron_mult_result_reg[30][15]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].neuron_mult_result_reg[30][15]' (FDS) to 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].neuron_mult_result_reg[30][16]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].neuron_mult_result_reg[30][16]' (FDS) to 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].neuron_mult_result_reg[30][17]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].neuron_mult_result_reg[30][17]' (FDS) to 'U0/NN/GEN_SECOND_LAYER[2].GEN_MULT_ADD[3].neuron_mult_result_reg[22][9]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[2].neuron_mult_result_reg[29][0]' (FDR) to 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[2].neuron_mult_result_reg[28][1]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[2].neuron_mult_result_reg[29][1]' (FDS) to 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[2].neuron_mult_result_reg[28][2]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[2].neuron_mult_result_reg[29][2]' (FDS) to 'U0/NN/GEN_SECOND_LAYER[0].GEN_MULT_ADD[2].neuron_mult_result_reg[5][2]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[2].neuron_mult_result_reg[29][3]' (FDR) to 'U0/NN/GEN_SECOND_LAYER[0].GEN_MULT_ADD[2].neuron_mult_result_reg[5][1]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[2].neuron_mult_result_reg[29][4]' (FDR) to 'U0/NN/GEN_SECOND_LAYER[0].GEN_MULT_ADD[2].neuron_mult_result_reg[5][1]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[2].neuron_mult_result_reg[29][5]' (FDR) to 'U0/NN/GEN_SECOND_LAYER[0].GEN_MULT_ADD[2].neuron_mult_result_reg[5][1]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[2].neuron_mult_result_reg[29][6]' (FDR) to 'U0/NN/GEN_SECOND_LAYER[0].GEN_MULT_ADD[2].neuron_mult_result_reg[5][1]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[2].neuron_mult_result_reg[29][7]' (FDS) to 'U0/NN/GEN_SECOND_LAYER[0].GEN_MULT_ADD[2].neuron_mult_result_reg[5][2]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[2].neuron_mult_result_reg[29][8]' (FDS) to 'U0/NN/GEN_SECOND_LAYER[0].GEN_MULT_ADD[2].neuron_mult_result_reg[5][2]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[2].neuron_mult_result_reg[29][9]' (FDS) to 'U0/NN/GEN_SECOND_LAYER[0].GEN_MULT_ADD[2].neuron_mult_result_reg[5][2]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[2].neuron_mult_result_reg[29][10]' (FDR) to 'U0/NN/GEN_SECOND_LAYER[0].GEN_MULT_ADD[2].neuron_mult_result_reg[5][1]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[2].neuron_mult_result_reg[29][11]' (FDR) to 'U0/NN/GEN_SECOND_LAYER[0].GEN_MULT_ADD[2].neuron_mult_result_reg[5][1]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[2].neuron_mult_result_reg[29][12]' (FDS) to 'U0/NN/GEN_SECOND_LAYER[0].GEN_MULT_ADD[2].neuron_mult_result_reg[5][2]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[2].neuron_mult_result_reg[29][13]' (FDS) to 'U0/NN/GEN_SECOND_LAYER[0].GEN_MULT_ADD[2].neuron_mult_result_reg[5][2]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[2].neuron_mult_result_reg[29][14]' (FDS) to 'U0/NN/GEN_SECOND_LAYER[0].GEN_MULT_ADD[2].neuron_mult_result_reg[5][2]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[2].neuron_mult_result_reg[29][15]' (FDS) to 'U0/NN/GEN_SECOND_LAYER[0].GEN_MULT_ADD[2].neuron_mult_result_reg[5][2]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[2].neuron_mult_result_reg[29][16]' (FDS) to 'U0/NN/GEN_SECOND_LAYER[0].GEN_MULT_ADD[2].neuron_mult_result_reg[5][2]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[2].neuron_mult_result_reg[29][17]' (FDS) to 'U0/NN/GEN_SECOND_LAYER[0].GEN_MULT_ADD[2].neuron_mult_result_reg[5][2]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[2].neuron_mult_result_reg[28][0]' (FDR) to 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[2].neuron_mult_result_reg[28][1]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[2].neuron_mult_result_reg[28][1]' (FDR) to 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[1].neuron_mult_result_reg[26][0]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[2].neuron_mult_result_reg[28][2]' (FDS) to 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[1].neuron_mult_result_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[2].neuron_mult_result_reg[28][3]' (FDS) to 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[2].neuron_mult_result_reg[28][5]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[2].neuron_mult_result_reg[28][4]' (FDR) to 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[2].neuron_mult_result_reg[28][6]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[2].neuron_mult_result_reg[28][5]' (FDS) to 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[2].neuron_mult_result_reg[28][9]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[2].neuron_mult_result_reg[28][6]' (FDR) to 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[2].neuron_mult_result_reg[28][7]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[2].neuron_mult_result_reg[28][7]' (FDR) to 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[2].neuron_mult_result_reg[28][8]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[2].neuron_mult_result_reg[28][8]' (FDR) to 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[2].neuron_mult_result_reg[28][10]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[2].neuron_mult_result_reg[28][9]' (FDS) to 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[2].neuron_mult_result_reg[28][12]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[2].neuron_mult_result_reg[28][10]' (FDR) to 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[2].neuron_mult_result_reg[28][11]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[2].neuron_mult_result_reg[28][11]' (FDR) to 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[2].neuron_mult_result_reg[28][13]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[2].neuron_mult_result_reg[28][12]' (FDS) to 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[2].neuron_mult_result_reg[28][14]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[2].neuron_mult_result_reg[28][13]' (FDR) to 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[2].neuron_mult_result_reg[28][15]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[2].neuron_mult_result_reg[28][14]' (FDS) to 'U0/NN/GEN_SECOND_LAYER[2].GEN_MULT_ADD[2].neuron_mult_result_reg[20][4]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[2].neuron_mult_result_reg[28][15]' (FDR) to 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[2].neuron_mult_result_reg[28][16]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[2].neuron_mult_result_reg[28][16]' (FDR) to 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[2].neuron_mult_result_reg[28][17]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[2].neuron_mult_result_reg[28][17]' (FDR) to 'U0/NN/GEN_SECOND_LAYER[2].GEN_MULT_ADD[2].neuron_mult_result_reg[20][2]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[1].neuron_mult_result_reg[27][0]' (FDR) to 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[1].neuron_mult_result_reg[26][0]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[1].neuron_mult_result_reg[27][1]' (FDR) to 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[1].neuron_mult_result_reg[26][0]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[1].neuron_mult_result_reg[27][2]' (FDS) to 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[1].neuron_mult_result_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[1].neuron_mult_result_reg[27][3]' (FDR) to 'U0/NN/GEN_SECOND_LAYER[2].GEN_MULT_ADD[1].neuron_mult_result_reg[19][3]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[1].neuron_mult_result_reg[27][4]' (FDR) to 'U0/NN/GEN_SECOND_LAYER[2].GEN_MULT_ADD[1].neuron_mult_result_reg[19][3]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[1].neuron_mult_result_reg[27][5]' (FDS) to 'U0/NN/GEN_SECOND_LAYER[2].GEN_MULT_ADD[1].neuron_mult_result_reg[19][1]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[1].neuron_mult_result_reg[27][6]' (FDR) to 'U0/NN/GEN_SECOND_LAYER[2].GEN_MULT_ADD[1].neuron_mult_result_reg[19][3]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[1].neuron_mult_result_reg[27][7]' (FDS) to 'U0/NN/GEN_SECOND_LAYER[2].GEN_MULT_ADD[1].neuron_mult_result_reg[19][1]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[1].neuron_mult_result_reg[27][8]' (FDS) to 'U0/NN/GEN_SECOND_LAYER[2].GEN_MULT_ADD[1].neuron_mult_result_reg[19][1]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[1].neuron_mult_result_reg[27][9]' (FDR) to 'U0/NN/GEN_SECOND_LAYER[2].GEN_MULT_ADD[1].neuron_mult_result_reg[19][3]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[1].neuron_mult_result_reg[27][10]' (FDR) to 'U0/NN/GEN_SECOND_LAYER[2].GEN_MULT_ADD[1].neuron_mult_result_reg[19][3]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[1].neuron_mult_result_reg[27][11]' (FDR) to 'U0/NN/GEN_SECOND_LAYER[2].GEN_MULT_ADD[1].neuron_mult_result_reg[19][3]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[1].neuron_mult_result_reg[27][12]' (FDS) to 'U0/NN/GEN_SECOND_LAYER[2].GEN_MULT_ADD[1].neuron_mult_result_reg[19][1]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[1].neuron_mult_result_reg[27][13]' (FDS) to 'U0/NN/GEN_SECOND_LAYER[2].GEN_MULT_ADD[1].neuron_mult_result_reg[19][1]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[1].neuron_mult_result_reg[27][14]' (FDS) to 'U0/NN/GEN_SECOND_LAYER[2].GEN_MULT_ADD[1].neuron_mult_result_reg[19][1]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[1].neuron_mult_result_reg[27][15]' (FDS) to 'U0/NN/GEN_SECOND_LAYER[2].GEN_MULT_ADD[1].neuron_mult_result_reg[19][1]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[1].neuron_mult_result_reg[27][16]' (FDS) to 'U0/NN/GEN_SECOND_LAYER[2].GEN_MULT_ADD[1].neuron_mult_result_reg[19][1]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[1].neuron_mult_result_reg[27][17]' (FDS) to 'U0/NN/GEN_SECOND_LAYER[2].GEN_MULT_ADD[1].neuron_mult_result_reg[19][1]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[1].neuron_mult_result_reg[26][0]' (FDR) to 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[0].neuron_mult_result_reg[24][0]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[1].neuron_mult_result_reg[26][1]' (FDS) to 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[0].neuron_mult_result_reg[24][1]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[1].neuron_mult_result_reg[26][2]' (FDS) to 'U0/NN/GEN_SECOND_LAYER[0].GEN_MULT_ADD[1].neuron_mult_result_reg[2][11]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[1].neuron_mult_result_reg[26][3]' (FDS) to 'U0/NN/GEN_SECOND_LAYER[0].GEN_MULT_ADD[1].neuron_mult_result_reg[2][11]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[1].neuron_mult_result_reg[26][4]' (FDR) to 'U0/NN/GEN_SECOND_LAYER[0].GEN_MULT_ADD[1].neuron_mult_result_reg[2][17]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[1].neuron_mult_result_reg[26][5]' (FDS) to 'U0/NN/GEN_SECOND_LAYER[0].GEN_MULT_ADD[1].neuron_mult_result_reg[2][11]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[1].neuron_mult_result_reg[26][6]' (FDR) to 'U0/NN/GEN_SECOND_LAYER[0].GEN_MULT_ADD[1].neuron_mult_result_reg[2][17]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[1].neuron_mult_result_reg[26][7]' (FDR) to 'U0/NN/GEN_SECOND_LAYER[0].GEN_MULT_ADD[1].neuron_mult_result_reg[2][17]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[1].neuron_mult_result_reg[26][8]' (FDS) to 'U0/NN/GEN_SECOND_LAYER[0].GEN_MULT_ADD[1].neuron_mult_result_reg[2][11]'
INFO: [Synth 8-3886] merging instance 'U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[1].neuron_mult_result_reg[26][9]' (FDR) to 'U0/NN/GEN_SECOND_LAYER[0].GEN_MULT_ADD[1].neuron_mult_result_reg[2][17]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/NN/GEN_SECOND_LAYER[0].GEN_MULT_ADD[0].neuron_mult_result_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/NN/GEN_SECOND_LAYER[0].GEN_MULT_ADD[0].neuron_mult_result_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/NN_v1_0_S0_AXI_inst/aw_en_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/NN_v1_0_S0_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/NN_v1_0_S0_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/NN_v1_0_S_AXI_INTR_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/NN_v1_0_S_AXI_INTR_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/NN_v1_0_S0_AXI_inst/aw_en_reg) is unused and will be removed from module System_NN_0_0.
INFO: [Synth 8-3332] Sequential element (U0/NN_v1_0_S0_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module System_NN_0_0.
INFO: [Synth 8-3332] Sequential element (U0/NN_v1_0_S0_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module System_NN_0_0.
INFO: [Synth 8-3332] Sequential element (U0/NN_v1_0_S0_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module System_NN_0_0.
INFO: [Synth 8-3332] Sequential element (U0/NN_v1_0_S0_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module System_NN_0_0.
INFO: [Synth 8-3332] Sequential element (U0/NN_v1_0_S0_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module System_NN_0_0.
INFO: [Synth 8-3332] Sequential element (U0/NN_v1_0_S0_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module System_NN_0_0.
INFO: [Synth 8-3332] Sequential element (U0/NN_v1_0_S_AXI_INTR_inst/axi_bresp_reg[1]) is unused and will be removed from module System_NN_0_0.
INFO: [Synth 8-3332] Sequential element (U0/NN_v1_0_S_AXI_INTR_inst/axi_awaddr_reg[1]) is unused and will be removed from module System_NN_0_0.
INFO: [Synth 8-3332] Sequential element (U0/NN_v1_0_S_AXI_INTR_inst/axi_awaddr_reg[0]) is unused and will be removed from module System_NN_0_0.
INFO: [Synth 8-3332] Sequential element (U0/NN_v1_0_S_AXI_INTR_inst/axi_araddr_reg[1]) is unused and will be removed from module System_NN_0_0.
INFO: [Synth 8-3332] Sequential element (U0/NN_v1_0_S_AXI_INTR_inst/axi_araddr_reg[0]) is unused and will be removed from module System_NN_0_0.
INFO: [Synth 8-3332] Sequential element (U0/NN_v1_0_S_AXI_INTR_inst/axi_rresp_reg[1]) is unused and will be removed from module System_NN_0_0.
INFO: [Synth 8-3332] Sequential element (U0/NN/GEN_SECOND_LAYER[0].GEN_MULT_ADD[0].neuron_mult_result_reg[0][0]) is unused and will be removed from module System_NN_0_0.
INFO: [Synth 8-3332] Sequential element (U0/NN/GEN_SECOND_LAYER[0].GEN_MULT_ADD[0].neuron_mult_result_reg[0][1]) is unused and will be removed from module System_NN_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:33 ; elapsed = 00:01:47 . Memory (MB): peak = 835.727 ; gain = 582.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:57 ; elapsed = 00:02:12 . Memory (MB): peak = 844.320 ; gain = 591.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:57 ; elapsed = 00:02:13 . Memory (MB): peak = 844.918 ; gain = 591.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:59 ; elapsed = 00:02:17 . Memory (MB): peak = 866.910 ; gain = 613.930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:02 ; elapsed = 00:02:19 . Memory (MB): peak = 866.910 ; gain = 613.930
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:02 ; elapsed = 00:02:19 . Memory (MB): peak = 866.910 ; gain = 613.930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:03 ; elapsed = 00:02:20 . Memory (MB): peak = 866.910 ; gain = 613.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:03 ; elapsed = 00:02:20 . Memory (MB): peak = 866.910 ; gain = 613.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:03 ; elapsed = 00:02:20 . Memory (MB): peak = 866.910 ; gain = 613.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:03 ; elapsed = 00:02:20 . Memory (MB): peak = 866.910 ; gain = 613.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |DSP48E1   |     8|
|2     |DSP48E1_1 |    16|
|3     |DSP48E1_2 |     8|
|4     |DSP48E1_3 |    32|
|5     |LUT1      |    15|
|6     |LUT2      |     7|
|7     |LUT3      |    41|
|8     |LUT4      |    15|
|9     |LUT5      |    50|
|10    |LUT6      |    42|
|11    |FDRE      |   984|
|12    |FDSE      |    11|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:03 ; elapsed = 00:02:20 . Memory (MB): peak = 866.910 ; gain = 613.930
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 938 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:54 ; elapsed = 00:01:42 . Memory (MB): peak = 866.910 ; gain = 241.512
Synthesis Optimization Complete : Time (s): cpu = 00:02:03 ; elapsed = 00:02:21 . Memory (MB): peak = 866.910 ; gain = 613.930
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
324 Infos, 123 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:11 ; elapsed = 00:02:30 . Memory (MB): peak = 867.867 ; gain = 626.816
INFO: [Common 17-1381] The checkpoint 'C:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.runs/System_NN_0_0_synth_1/System_NN_0_0.dcp' has been generated.
