;redcode
;assert 1
	SPL 0, #332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-20
	SUB @10, 0
	SPL 1, @-1
	SUB 121, @0
	SUB 0, @20
	SUB 41, <-0
	SPL 0, <1
	ADD #10, 0
	SLT 121, 90
	ADD 210, 60
	ADD -410, -0
	SUB 121, @0
	SLT 121, 90
	SUB @0, @1
	SPL 121
	SUB @0, @1
	SPL 0, <2
	CMP 270, 60
	SPL 0, <2
	SUB @10, 0
	ADD @-16, 500
	SUB @10, 0
	ADD 0, @20
	CMP 270, 60
	ADD -410, -0
	SUB @2, @0
	SUB @2, @0
	ADD @10, 0
	CMP @127, 106
	CMP 100, 0
	ADD @10, 0
	ADD @-16, 500
	CMP @127, 106
	ADD @127, 106
	ADD 0, -1
	CMP 500, @342
	ADD -410, -0
	SPL 0, #332
	SPL 0, #332
	ADD 270, 60
	CMP 500, @342
	SPL 0, #332
	MOV -7, <-20
	CMP -207, <-120
	MOV -7, <-20
