C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  E:\DAC\igloo\soc\sdio25\synthesis   -part M2GL025  -package VF400  -grade -1    -continue_on_error -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -ternary_adder_decomp 66 -pack_uram_addr_reg 1 -RWCheckOnRam 0 -local_tmr_rename -summaryfile E:\DAC\igloo\soc\sdio25\synthesis\synlog\report\u8_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  u8  -implementation  synthesis  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  E:\DAC\igloo\soc\sdio25\synthesis\scratchproject.prs  -multisrs  -oedif  E:\DAC\igloo\soc\sdio25\synthesis\u8.edn   -freq 100.000   -tcl  E:\DAC\igloo\soc\sdio25\designer\u8\synthesis.fdc  E:\DAC\igloo\soc\sdio25\synthesis\synwork\u8_prem.srd  -sap  E:\DAC\igloo\soc\sdio25\synthesis\u8.sap  -otap  E:\DAC\igloo\soc\sdio25\synthesis\u8.tap  -omap  E:\DAC\igloo\soc\sdio25\synthesis\u8.map  -devicelib  C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\generic\igloo2.v  -ologparam  E:\DAC\igloo\soc\sdio25\synthesis\syntmp\u8.plg  -osyn  E:\DAC\igloo\soc\sdio25\synthesis\u8.srm  -prjdir  E:\DAC\igloo\soc\sdio25\synthesis\  -prjname  u8_syn  -log  E:\DAC\igloo\soc\sdio25\synthesis\synlog\u8_fpga_mapper.srr  -sn  2020.03  -jobname  "fpga_mapper" 
relcom:C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part M2GL025 -package VF400 -grade -1 -continue_on_error -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -ternary_adder_decomp 66 -pack_uram_addr_reg 1 -RWCheckOnRam 0 -local_tmr_rename -summaryfile ..\synlog\report\u8_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module u8 -implementation synthesis -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ..\scratchproject.prs -multisrs -oedif ..\u8.edn -freq 100.000 -tcl ..\..\designer\u8\synthesis.fdc ..\synwork\u8_prem.srd -sap ..\u8.sap -otap ..\u8.tap -omap ..\u8.map -devicelib C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\generic\igloo2.v -ologparam u8.plg -osyn ..\u8.srm -prjdir ..\ -prjname u8_syn -log ..\synlog\u8_fpga_mapper.srr -sn 2020.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:15
file:..\scratchproject.prs|io:o|time:1628666652|size:4640|exec:0|csum:
file:..\u8.edn|io:o|time:1628829958|size:1962636|exec:0|csum:
file:..\..\designer\u8\synthesis.fdc|io:i|time:1628829915|size:2741|exec:0|csum:197DDBE3FA963B1BA1DFC1496D7A9617
file:..\synwork\u8_prem.srd|io:i|time:1628829943|size:282875|exec:0|csum:7BF5AE5FD16FE5275AE4074C02791405
file:..\u8.sap|io:o|time:1628829945|size:8800|exec:0|csum:
file:..\u8.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\u8.map|io:o|time:1628829959|size:28|exec:0|csum:
file:C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\generic\igloo2.v|io:i|time:1604390290|size:16445|exec:0|csum:0C1A855CE2A914A7AF1E723A1690BFF3
file:u8.plg|io:o|time:1628829959|size:3458|exec:0|csum:
file:..\u8.srm|io:o|time:1628829957|size:14985|exec:0|csum:
file:..\synlog\u8_fpga_mapper.srr|io:o|time:1628829959|size:150518|exec:0|csum:
file:C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\bin64\m_generic.exe|io:i|time:1604390270|size:42820608|exec:1|csum:39CFAC34BBF814CB465BAE1969F6836F
