#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2005cf0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2005e80 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1ff82d0 .functor NOT 1, L_0x2057440, C4<0>, C4<0>, C4<0>;
L_0x2057220 .functor XOR 2, L_0x20570c0, L_0x2057180, C4<00>, C4<00>;
L_0x2057330 .functor XOR 2, L_0x2057220, L_0x2057290, C4<00>, C4<00>;
v0x20520e0_0 .net *"_ivl_10", 1 0, L_0x2057290;  1 drivers
v0x20521e0_0 .net *"_ivl_12", 1 0, L_0x2057330;  1 drivers
v0x20522c0_0 .net *"_ivl_2", 1 0, L_0x20554a0;  1 drivers
v0x2052380_0 .net *"_ivl_4", 1 0, L_0x20570c0;  1 drivers
v0x2052460_0 .net *"_ivl_6", 1 0, L_0x2057180;  1 drivers
v0x2052590_0 .net *"_ivl_8", 1 0, L_0x2057220;  1 drivers
v0x2052670_0 .net "a", 0 0, v0x204e950_0;  1 drivers
v0x2052710_0 .net "b", 0 0, v0x204e9f0_0;  1 drivers
v0x20527b0_0 .net "c", 0 0, v0x204ea90_0;  1 drivers
v0x2052850_0 .var "clk", 0 0;
v0x20528f0_0 .net "d", 0 0, v0x204ebd0_0;  1 drivers
v0x2052990_0 .net "out_pos_dut", 0 0, L_0x2056f60;  1 drivers
v0x2052a30_0 .net "out_pos_ref", 0 0, L_0x2053f60;  1 drivers
v0x2052ad0_0 .net "out_sop_dut", 0 0, L_0x2055960;  1 drivers
v0x2052b70_0 .net "out_sop_ref", 0 0, L_0x2029100;  1 drivers
v0x2052c10_0 .var/2u "stats1", 223 0;
v0x2052cb0_0 .var/2u "strobe", 0 0;
v0x2052d50_0 .net "tb_match", 0 0, L_0x2057440;  1 drivers
v0x2052e20_0 .net "tb_mismatch", 0 0, L_0x1ff82d0;  1 drivers
v0x2052ec0_0 .net "wavedrom_enable", 0 0, v0x204eea0_0;  1 drivers
v0x2052f90_0 .net "wavedrom_title", 511 0, v0x204ef40_0;  1 drivers
L_0x20554a0 .concat [ 1 1 0 0], L_0x2053f60, L_0x2029100;
L_0x20570c0 .concat [ 1 1 0 0], L_0x2053f60, L_0x2029100;
L_0x2057180 .concat [ 1 1 0 0], L_0x2056f60, L_0x2055960;
L_0x2057290 .concat [ 1 1 0 0], L_0x2053f60, L_0x2029100;
L_0x2057440 .cmp/eeq 2, L_0x20554a0, L_0x2057330;
S_0x2006010 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x2005e80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1ff86b0 .functor AND 1, v0x204ea90_0, v0x204ebd0_0, C4<1>, C4<1>;
L_0x1ff8a90 .functor NOT 1, v0x204e950_0, C4<0>, C4<0>, C4<0>;
L_0x1ff8e70 .functor NOT 1, v0x204e9f0_0, C4<0>, C4<0>, C4<0>;
L_0x1ff90f0 .functor AND 1, L_0x1ff8a90, L_0x1ff8e70, C4<1>, C4<1>;
L_0x2010880 .functor AND 1, L_0x1ff90f0, v0x204ea90_0, C4<1>, C4<1>;
L_0x2029100 .functor OR 1, L_0x1ff86b0, L_0x2010880, C4<0>, C4<0>;
L_0x20533e0 .functor NOT 1, v0x204e9f0_0, C4<0>, C4<0>, C4<0>;
L_0x2053450 .functor OR 1, L_0x20533e0, v0x204ebd0_0, C4<0>, C4<0>;
L_0x2053560 .functor AND 1, v0x204ea90_0, L_0x2053450, C4<1>, C4<1>;
L_0x2053620 .functor NOT 1, v0x204e950_0, C4<0>, C4<0>, C4<0>;
L_0x20536f0 .functor OR 1, L_0x2053620, v0x204e9f0_0, C4<0>, C4<0>;
L_0x2053760 .functor AND 1, L_0x2053560, L_0x20536f0, C4<1>, C4<1>;
L_0x20538e0 .functor NOT 1, v0x204e9f0_0, C4<0>, C4<0>, C4<0>;
L_0x2053950 .functor OR 1, L_0x20538e0, v0x204ebd0_0, C4<0>, C4<0>;
L_0x2053870 .functor AND 1, v0x204ea90_0, L_0x2053950, C4<1>, C4<1>;
L_0x2053ae0 .functor NOT 1, v0x204e950_0, C4<0>, C4<0>, C4<0>;
L_0x2053be0 .functor OR 1, L_0x2053ae0, v0x204ebd0_0, C4<0>, C4<0>;
L_0x2053ca0 .functor AND 1, L_0x2053870, L_0x2053be0, C4<1>, C4<1>;
L_0x2053e50 .functor XNOR 1, L_0x2053760, L_0x2053ca0, C4<0>, C4<0>;
v0x1ff7c00_0 .net *"_ivl_0", 0 0, L_0x1ff86b0;  1 drivers
v0x1ff8000_0 .net *"_ivl_12", 0 0, L_0x20533e0;  1 drivers
v0x1ff83e0_0 .net *"_ivl_14", 0 0, L_0x2053450;  1 drivers
v0x1ff87c0_0 .net *"_ivl_16", 0 0, L_0x2053560;  1 drivers
v0x1ff8ba0_0 .net *"_ivl_18", 0 0, L_0x2053620;  1 drivers
v0x1ff8f80_0 .net *"_ivl_2", 0 0, L_0x1ff8a90;  1 drivers
v0x1ff9200_0 .net *"_ivl_20", 0 0, L_0x20536f0;  1 drivers
v0x204cec0_0 .net *"_ivl_24", 0 0, L_0x20538e0;  1 drivers
v0x204cfa0_0 .net *"_ivl_26", 0 0, L_0x2053950;  1 drivers
v0x204d080_0 .net *"_ivl_28", 0 0, L_0x2053870;  1 drivers
v0x204d160_0 .net *"_ivl_30", 0 0, L_0x2053ae0;  1 drivers
v0x204d240_0 .net *"_ivl_32", 0 0, L_0x2053be0;  1 drivers
v0x204d320_0 .net *"_ivl_36", 0 0, L_0x2053e50;  1 drivers
L_0x7f401e27d018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x204d3e0_0 .net *"_ivl_38", 0 0, L_0x7f401e27d018;  1 drivers
v0x204d4c0_0 .net *"_ivl_4", 0 0, L_0x1ff8e70;  1 drivers
v0x204d5a0_0 .net *"_ivl_6", 0 0, L_0x1ff90f0;  1 drivers
v0x204d680_0 .net *"_ivl_8", 0 0, L_0x2010880;  1 drivers
v0x204d760_0 .net "a", 0 0, v0x204e950_0;  alias, 1 drivers
v0x204d820_0 .net "b", 0 0, v0x204e9f0_0;  alias, 1 drivers
v0x204d8e0_0 .net "c", 0 0, v0x204ea90_0;  alias, 1 drivers
v0x204d9a0_0 .net "d", 0 0, v0x204ebd0_0;  alias, 1 drivers
v0x204da60_0 .net "out_pos", 0 0, L_0x2053f60;  alias, 1 drivers
v0x204db20_0 .net "out_sop", 0 0, L_0x2029100;  alias, 1 drivers
v0x204dbe0_0 .net "pos0", 0 0, L_0x2053760;  1 drivers
v0x204dca0_0 .net "pos1", 0 0, L_0x2053ca0;  1 drivers
L_0x2053f60 .functor MUXZ 1, L_0x7f401e27d018, L_0x2053760, L_0x2053e50, C4<>;
S_0x204de20 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x2005e80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x204e950_0 .var "a", 0 0;
v0x204e9f0_0 .var "b", 0 0;
v0x204ea90_0 .var "c", 0 0;
v0x204eb30_0 .net "clk", 0 0, v0x2052850_0;  1 drivers
v0x204ebd0_0 .var "d", 0 0;
v0x204ecc0_0 .var/2u "fail", 0 0;
v0x204ed60_0 .var/2u "fail1", 0 0;
v0x204ee00_0 .net "tb_match", 0 0, L_0x2057440;  alias, 1 drivers
v0x204eea0_0 .var "wavedrom_enable", 0 0;
v0x204ef40_0 .var "wavedrom_title", 511 0;
E_0x2004660/0 .event negedge, v0x204eb30_0;
E_0x2004660/1 .event posedge, v0x204eb30_0;
E_0x2004660 .event/or E_0x2004660/0, E_0x2004660/1;
S_0x204e150 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x204de20;
 .timescale -12 -12;
v0x204e390_0 .var/2s "i", 31 0;
E_0x2004500 .event posedge, v0x204eb30_0;
S_0x204e490 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x204de20;
 .timescale -12 -12;
v0x204e690_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x204e770 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x204de20;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x204f120 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x2005e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x2054110 .functor NOT 1, v0x204e950_0, C4<0>, C4<0>, C4<0>;
L_0x20541a0 .functor NOT 1, v0x204e9f0_0, C4<0>, C4<0>, C4<0>;
L_0x2054340 .functor AND 1, L_0x2054110, L_0x20541a0, C4<1>, C4<1>;
L_0x2054450 .functor NOT 1, v0x204ea90_0, C4<0>, C4<0>, C4<0>;
L_0x2054600 .functor AND 1, L_0x2054340, L_0x2054450, C4<1>, C4<1>;
L_0x2054710 .functor NOT 1, v0x204ebd0_0, C4<0>, C4<0>, C4<0>;
L_0x20548d0 .functor AND 1, L_0x2054600, L_0x2054710, C4<1>, C4<1>;
L_0x20549e0 .functor NOT 1, v0x204e950_0, C4<0>, C4<0>, C4<0>;
L_0x2054bb0 .functor NOT 1, v0x204e9f0_0, C4<0>, C4<0>, C4<0>;
L_0x2054c20 .functor AND 1, L_0x20549e0, L_0x2054bb0, C4<1>, C4<1>;
L_0x2054d90 .functor AND 1, L_0x2054c20, v0x204ea90_0, C4<1>, C4<1>;
L_0x2054e00 .functor NOT 1, v0x204ebd0_0, C4<0>, C4<0>, C4<0>;
L_0x2054ee0 .functor AND 1, L_0x2054d90, L_0x2054e00, C4<1>, C4<1>;
L_0x2054ff0 .functor OR 1, L_0x20548d0, L_0x2054ee0, C4<0>, C4<0>;
L_0x2054e70 .functor AND 1, v0x204e950_0, v0x204e9f0_0, C4<1>, C4<1>;
L_0x2055180 .functor AND 1, L_0x2054e70, v0x204ea90_0, C4<1>, C4<1>;
L_0x20552d0 .functor AND 1, L_0x2055180, v0x204ebd0_0, C4<1>, C4<1>;
L_0x2055390 .functor OR 1, L_0x2054ff0, L_0x20552d0, C4<0>, C4<0>;
L_0x2055540 .functor AND 1, v0x204e950_0, v0x204e9f0_0, C4<1>, C4<1>;
L_0x20555b0 .functor AND 1, L_0x2055540, v0x204ea90_0, C4<1>, C4<1>;
L_0x2055720 .functor NOT 1, v0x204ebd0_0, C4<0>, C4<0>, C4<0>;
L_0x2055790 .functor AND 1, L_0x20555b0, L_0x2055720, C4<1>, C4<1>;
L_0x2055960 .functor OR 1, L_0x2055390, L_0x2055790, C4<0>, C4<0>;
L_0x2055ac0 .functor NOT 1, v0x204e950_0, C4<0>, C4<0>, C4<0>;
L_0x2055c00 .functor NOT 1, v0x204e9f0_0, C4<0>, C4<0>, C4<0>;
L_0x2055c70 .functor OR 1, L_0x2055ac0, L_0x2055c00, C4<0>, C4<0>;
L_0x2055e60 .functor NOT 1, v0x204ea90_0, C4<0>, C4<0>, C4<0>;
L_0x2055ed0 .functor OR 1, L_0x2055c70, L_0x2055e60, C4<0>, C4<0>;
L_0x20560d0 .functor NOT 1, v0x204ebd0_0, C4<0>, C4<0>, C4<0>;
L_0x2056140 .functor OR 1, L_0x2055ed0, L_0x20560d0, C4<0>, C4<0>;
L_0x2056350 .functor NOT 1, v0x204e950_0, C4<0>, C4<0>, C4<0>;
L_0x20563c0 .functor NOT 1, v0x204e9f0_0, C4<0>, C4<0>, C4<0>;
L_0x2056540 .functor OR 1, L_0x2056350, L_0x20563c0, C4<0>, C4<0>;
L_0x2056650 .functor OR 1, L_0x2056540, v0x204ea90_0, C4<0>, C4<0>;
L_0x2056830 .functor OR 1, L_0x2056650, v0x204ebd0_0, C4<0>, C4<0>;
L_0x20568f0 .functor AND 1, L_0x2056140, L_0x2056830, C4<1>, C4<1>;
L_0x2056b30 .functor OR 1, v0x204e950_0, v0x204e9f0_0, C4<0>, C4<0>;
L_0x2056ba0 .functor NOT 1, v0x204ea90_0, C4<0>, C4<0>, C4<0>;
L_0x2056a00 .functor OR 1, L_0x2056b30, L_0x2056ba0, C4<0>, C4<0>;
L_0x2056d50 .functor OR 1, L_0x2056a00, v0x204ebd0_0, C4<0>, C4<0>;
L_0x2056f60 .functor AND 1, L_0x20568f0, L_0x2056d50, C4<1>, C4<1>;
v0x204f2e0_0 .net *"_ivl_0", 0 0, L_0x2054110;  1 drivers
v0x204f3c0_0 .net *"_ivl_10", 0 0, L_0x2054710;  1 drivers
v0x204f4a0_0 .net *"_ivl_12", 0 0, L_0x20548d0;  1 drivers
v0x204f590_0 .net *"_ivl_14", 0 0, L_0x20549e0;  1 drivers
v0x204f670_0 .net *"_ivl_16", 0 0, L_0x2054bb0;  1 drivers
v0x204f7a0_0 .net *"_ivl_18", 0 0, L_0x2054c20;  1 drivers
v0x204f880_0 .net *"_ivl_2", 0 0, L_0x20541a0;  1 drivers
v0x204f960_0 .net *"_ivl_20", 0 0, L_0x2054d90;  1 drivers
v0x204fa40_0 .net *"_ivl_22", 0 0, L_0x2054e00;  1 drivers
v0x204fbb0_0 .net *"_ivl_24", 0 0, L_0x2054ee0;  1 drivers
v0x204fc90_0 .net *"_ivl_26", 0 0, L_0x2054ff0;  1 drivers
v0x204fd70_0 .net *"_ivl_28", 0 0, L_0x2054e70;  1 drivers
v0x204fe50_0 .net *"_ivl_30", 0 0, L_0x2055180;  1 drivers
v0x204ff30_0 .net *"_ivl_32", 0 0, L_0x20552d0;  1 drivers
v0x2050010_0 .net *"_ivl_34", 0 0, L_0x2055390;  1 drivers
v0x20500f0_0 .net *"_ivl_36", 0 0, L_0x2055540;  1 drivers
v0x20501d0_0 .net *"_ivl_38", 0 0, L_0x20555b0;  1 drivers
v0x20503c0_0 .net *"_ivl_4", 0 0, L_0x2054340;  1 drivers
v0x20504a0_0 .net *"_ivl_40", 0 0, L_0x2055720;  1 drivers
v0x2050580_0 .net *"_ivl_42", 0 0, L_0x2055790;  1 drivers
v0x2050660_0 .net *"_ivl_46", 0 0, L_0x2055ac0;  1 drivers
v0x2050740_0 .net *"_ivl_48", 0 0, L_0x2055c00;  1 drivers
v0x2050820_0 .net *"_ivl_50", 0 0, L_0x2055c70;  1 drivers
v0x2050900_0 .net *"_ivl_52", 0 0, L_0x2055e60;  1 drivers
v0x20509e0_0 .net *"_ivl_54", 0 0, L_0x2055ed0;  1 drivers
v0x2050ac0_0 .net *"_ivl_56", 0 0, L_0x20560d0;  1 drivers
v0x2050ba0_0 .net *"_ivl_58", 0 0, L_0x2056140;  1 drivers
v0x2050c80_0 .net *"_ivl_6", 0 0, L_0x2054450;  1 drivers
v0x2050d60_0 .net *"_ivl_60", 0 0, L_0x2056350;  1 drivers
v0x2050e40_0 .net *"_ivl_62", 0 0, L_0x20563c0;  1 drivers
v0x2050f20_0 .net *"_ivl_64", 0 0, L_0x2056540;  1 drivers
v0x2051000_0 .net *"_ivl_66", 0 0, L_0x2056650;  1 drivers
v0x20510e0_0 .net *"_ivl_68", 0 0, L_0x2056830;  1 drivers
v0x20513d0_0 .net *"_ivl_70", 0 0, L_0x20568f0;  1 drivers
v0x20514b0_0 .net *"_ivl_72", 0 0, L_0x2056b30;  1 drivers
v0x2051590_0 .net *"_ivl_74", 0 0, L_0x2056ba0;  1 drivers
v0x2051670_0 .net *"_ivl_76", 0 0, L_0x2056a00;  1 drivers
v0x2051750_0 .net *"_ivl_78", 0 0, L_0x2056d50;  1 drivers
v0x2051830_0 .net *"_ivl_8", 0 0, L_0x2054600;  1 drivers
v0x2051910_0 .net "a", 0 0, v0x204e950_0;  alias, 1 drivers
v0x20519b0_0 .net "b", 0 0, v0x204e9f0_0;  alias, 1 drivers
v0x2051aa0_0 .net "c", 0 0, v0x204ea90_0;  alias, 1 drivers
v0x2051b90_0 .net "d", 0 0, v0x204ebd0_0;  alias, 1 drivers
v0x2051c80_0 .net "out_pos", 0 0, L_0x2056f60;  alias, 1 drivers
v0x2051d40_0 .net "out_sop", 0 0, L_0x2055960;  alias, 1 drivers
S_0x2051ec0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x2005e80;
 .timescale -12 -12;
E_0x1fed9f0 .event anyedge, v0x2052cb0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2052cb0_0;
    %nor/r;
    %assign/vec4 v0x2052cb0_0, 0;
    %wait E_0x1fed9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x204de20;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x204ecc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x204ed60_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x204de20;
T_4 ;
    %wait E_0x2004660;
    %load/vec4 v0x204ee00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x204ecc0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x204de20;
T_5 ;
    %wait E_0x2004500;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x204ebd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x204ea90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x204e9f0_0, 0;
    %assign/vec4 v0x204e950_0, 0;
    %wait E_0x2004500;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x204ebd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x204ea90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x204e9f0_0, 0;
    %assign/vec4 v0x204e950_0, 0;
    %wait E_0x2004500;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x204ebd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x204ea90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x204e9f0_0, 0;
    %assign/vec4 v0x204e950_0, 0;
    %wait E_0x2004500;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x204ebd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x204ea90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x204e9f0_0, 0;
    %assign/vec4 v0x204e950_0, 0;
    %wait E_0x2004500;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x204ebd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x204ea90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x204e9f0_0, 0;
    %assign/vec4 v0x204e950_0, 0;
    %wait E_0x2004500;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x204ebd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x204ea90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x204e9f0_0, 0;
    %assign/vec4 v0x204e950_0, 0;
    %wait E_0x2004500;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x204ebd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x204ea90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x204e9f0_0, 0;
    %assign/vec4 v0x204e950_0, 0;
    %wait E_0x2004500;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x204ebd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x204ea90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x204e9f0_0, 0;
    %assign/vec4 v0x204e950_0, 0;
    %wait E_0x2004500;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x204ebd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x204ea90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x204e9f0_0, 0;
    %assign/vec4 v0x204e950_0, 0;
    %wait E_0x2004500;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x204ebd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x204ea90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x204e9f0_0, 0;
    %assign/vec4 v0x204e950_0, 0;
    %wait E_0x2004500;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x204ebd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x204ea90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x204e9f0_0, 0;
    %assign/vec4 v0x204e950_0, 0;
    %wait E_0x2004500;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x204ebd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x204ea90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x204e9f0_0, 0;
    %assign/vec4 v0x204e950_0, 0;
    %wait E_0x2004500;
    %load/vec4 v0x204ecc0_0;
    %store/vec4 v0x204ed60_0, 0, 1;
    %fork t_1, S_0x204e150;
    %jmp t_0;
    .scope S_0x204e150;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x204e390_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x204e390_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x2004500;
    %load/vec4 v0x204e390_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x204ebd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x204ea90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x204e9f0_0, 0;
    %assign/vec4 v0x204e950_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x204e390_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x204e390_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x204de20;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2004660;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x204ebd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x204ea90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x204e9f0_0, 0;
    %assign/vec4 v0x204e950_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x204ecc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x204ed60_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2005e80;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2052850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2052cb0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x2005e80;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x2052850_0;
    %inv;
    %store/vec4 v0x2052850_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x2005e80;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x204eb30_0, v0x2052e20_0, v0x2052670_0, v0x2052710_0, v0x20527b0_0, v0x20528f0_0, v0x2052b70_0, v0x2052ad0_0, v0x2052a30_0, v0x2052990_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x2005e80;
T_9 ;
    %load/vec4 v0x2052c10_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x2052c10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2052c10_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x2052c10_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x2052c10_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2052c10_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x2052c10_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2052c10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2052c10_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2052c10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x2005e80;
T_10 ;
    %wait E_0x2004660;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2052c10_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2052c10_0, 4, 32;
    %load/vec4 v0x2052d50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x2052c10_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2052c10_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2052c10_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2052c10_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x2052b70_0;
    %load/vec4 v0x2052b70_0;
    %load/vec4 v0x2052ad0_0;
    %xor;
    %load/vec4 v0x2052b70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x2052c10_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2052c10_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x2052c10_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2052c10_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x2052a30_0;
    %load/vec4 v0x2052a30_0;
    %load/vec4 v0x2052990_0;
    %xor;
    %load/vec4 v0x2052a30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x2052c10_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2052c10_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x2052c10_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2052c10_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/ece241_2013_q2/iter8/response0/top_module.sv";
