# The Verilog command file for the AIB Master
# When running RTL simulations with the RTL netlists used to synthesize
# the gate-level netlists used for tapeout.

-f ${BC_DV}/sims/aib_defines.cf
-f ${BC_DV}/sims/aib_22ffl_libs.cf
-f ${BC_DV}/sims/aib_analog.cf
-f ${BC_DV}/sims/aib_dv.cf
-f ${BC_DV}/sims/aibcr3_cmn.cf
-f ${BC_DV}/sims/aibcr3_buffx1_top.cf
-f ${BC_DV}/sims/aibcr3_top_wrp.cf
-f ${BC_DV}/sims/c3aibadapt_wrap.cf
-f ${BC_DV}/sims/aib_mstr.cf
