============================================================
  Generated by:           Encounter(R) RTL Compiler v08.10-s213_1
  Generated on:           Jun 22 2014  09:05:11 PM
  Module:                 multiplier_top
  Technology library:     slow 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
  Area mode:              timing library
============================================================

           Pin                  Type       Fanout Load Slew Delay Arrival   
                                                  (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------
(clock clk)                   launch                                    0 R 
multiplier_reg_s_reg_27_/CK                               0             0 R 
multiplier_reg_s_reg_27_/Q    DFFRHQX4          3 37.9  260  +364     364 R 
pp_gen_rdcn_1/multiplier[27] 
  g50721/A                                                     +0     364   
  g50721/Y                    BUFX12            5 52.5   86  +146     510 R 
  sdngen_14__sdn_gen_inst/mult_bits[0] 
    g70/A                                                      +0     510   
    g70/Y                     XNOR2X2           3 40.5  282  +380     891 R 
  sdngen_14__sdn_gen_inst/sdn_out[2] 
  g50627/B                                                     +0     891   
  g50627/Y                    NAND2X4           6 60.5  172  +138    1029 F 
  fopt50632/A                                                  +0    1029   
  fopt50632/Y                 INVX2             2 17.1  148  +120    1149 R 
  fopt50645/A                                                  +0    1149   
  fopt50645/Y                 INVX2             6 47.0  163  +137    1286 F 
  g40125/B0                                                    +0    1286   
  g40125/Y                    OAI2BB2X1         1 11.0  343  +246    1532 R 
  pp_rdcn_1/pp15[54] 
    stg1_o_4__stg1_i_54__three2two_1/cin 
      g63/A                                                    +0    1532   
      g63/S                   ADDFHX1           1 11.1  141  +556    2088 F 
    stg1_o_4__stg1_i_54__three2two_1/sum 
    stg2_o_2__stg2_i_54__three2two_1/cin 
      g55/CI                                                   +0    2088   
      g55/CO                  ADDFX1            2 16.7  208  +401    2489 F 
    stg2_o_2__stg2_i_54__three2two_1/cout 
    stg3_o_1__stg3_i_55__three2two_1/cin 
      g23/A                                                    +0    2489   
      g23/Y                   AND2X2            3 23.0  115  +230    2719 F 
    stg3_o_1__stg3_i_55__three2two_1/cout 
    stg4_o_1__stg4_i_56__three2two_1/a 
      g64/C                                                    +0    2719   
      g64/Y                   XOR3X2            2 14.6  146  +295    3014 R 
    stg4_o_1__stg4_i_56__three2two_1/sum 
    stg5_i_56__three2two_1/cin 
      g2/A                                                     +0    3014   
      g2/Y                    XOR2X1            1 29.9  403  +436    3450 R 
    stg5_i_56__three2two_1/sum 
    stg6_i_56__three2two_1/a 
      g63/B                                                    +0    3450   
      g63/S                   ADDFHX2           2 27.5  147  +452    3903 F 
    stg6_i_56__three2two_1/sum 
  pp_rdcn_1/addin_1[56] 
pp_gen_rdcn_1/addin_1[56] 
add_104_52/A[56] 
  g68675/A                                                     +0    3903   
  g68675/Y                    NAND2X1           3 25.7  378  +246    4149 R 
  g68435/A0                                                    +0    4149   
  g68435/Y                    OAI21X2           3 18.1  155  +132    4281 F 
  g68306/A1N                                                   +0    4281   
  g68306/Y                    OAI2BB1X4         4 28.3  111  +204    4484 F 
  g68193/A0                                                    +0    4484   
  g68193/Y                    AOI21X1           1  8.9  285  +206    4691 R 
  g68134/B0                                                    +0    4691   
  g68134/Y                    OAI21X1           1 13.0  184  +157    4848 F 
  g71052/B0                                                    +0    4848   
  g71052/Y                    AOI21X2           1 17.3  264  +200    5048 R 
  g71671/B0                                                    +0    5048   
  g71671/Y                    OAI2BB1X4         2 32.1  120   +99    5147 F 
  g71670/A                                                     +0    5147   
  g71670/Y                    NAND2X4           1 12.5  146   +82    5229 R 
  g67914/B0                                                    +0    5229   
  g67914/Y                    OAI21X2           3 16.1  185   +92    5322 F 
add_104_52/Z[62] 
result_reg_s_reg_62_/D        DFFRXL                           +0    5322   
result_reg_s_reg_62_/CK       setup                       0  +178    5500 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                   capture                                5550 R 
                              uncertainty                     -50    5500 R 
----------------------------------------------------------------------------
Timing slack :       0ps 
Start-point  : multiplier_reg_s_reg_27_/CK
End-point    : result_reg_s_reg_62_/D
