/*
 * Copyright (c) 2021, MediaTek Inc. All rights reserved.
 *
 * This software/firmware and related documentation ("MediaTek Software") are
 * protected under relevant copyright laws.
 * The information contained herein is confidential and proprietary to
 * MediaTek Inc. and/or its licensors.
 * Except as otherwise provided in the applicable licensing terms with
 * MediaTek Inc. and/or its licensors, any reproduction, modification, use or
 * disclosure of MediaTek Software, and information contained herein, in whole
 * or in part, shall be strictly prohibited.
 */

#ifndef _MT_PMIC_UPMU_HW_MT6363_H_
#define _MT_PMIC_UPMU_HW_MT6363_H_

#define PMU_FLAG_TABLE_ENTRY struct pmu_flag_table_entry_t
#define PMU_FLAGS_LIST_ENUM enum PMU_FLAGS_LIST

#define MT6363_PMIC_REG_BASE               ((unsigned int)(0x0))

#define MT6363_TOP_PSINT_ANA_ID            (MT6363_PMIC_REG_BASE+0x0)
#define MT6363_TOP_PSINT_DIG_ID            (MT6363_PMIC_REG_BASE+0x1)
#define MT6363_TOP_PSINT_ANA_REV           (MT6363_PMIC_REG_BASE+0x2)
#define MT6363_TOP_PSINT_DIG_REV           (MT6363_PMIC_REG_BASE+0x3)
#define MT6363_TOP_PSINT_DSN_DBI           (MT6363_PMIC_REG_BASE+0x4)
#define MT6363_TOP_PSINT_DSN_ESP           (MT6363_PMIC_REG_BASE+0x5)
#define MT6363_TOP_PSINT_DSN_FPI           (MT6363_PMIC_REG_BASE+0x6)
#define MT6363_TOP_PSINT_DSN_DXI           (MT6363_PMIC_REG_BASE+0x7)
#define MT6363_HWCID0                      (MT6363_PMIC_REG_BASE+0x8)
#define MT6363_HWCID1                      (MT6363_PMIC_REG_BASE+0x9)
#define MT6363_SWCID0                      (MT6363_PMIC_REG_BASE+0xa)
#define MT6363_SWCID1                      (MT6363_PMIC_REG_BASE+0xb)
#define MT6363_PONSTS                      (MT6363_PMIC_REG_BASE+0xc)
#define MT6363_POFFSTS0                    (MT6363_PMIC_REG_BASE+0xd)
#define MT6363_POFFSTS1                    (MT6363_PMIC_REG_BASE+0xe)
#define MT6363_POFFSTS2                    (MT6363_PMIC_REG_BASE+0xf)
#define MT6363_POFFSTS3                    (MT6363_PMIC_REG_BASE+0x10)
#define MT6363_POFFSTS4                    (MT6363_PMIC_REG_BASE+0x11)
#define MT6363_POFFSTS5                    (MT6363_PMIC_REG_BASE+0x12)
#define MT6363_POFFSTS6                    (MT6363_PMIC_REG_BASE+0x13)
#define MT6363_PSTSCTL                     (MT6363_PMIC_REG_BASE+0x14)
#define MT6363_THERMALSTATUS               (MT6363_PMIC_REG_BASE+0x15)
#define MT6363_TOP_CON                     (MT6363_PMIC_REG_BASE+0x16)
#define MT6363_TEST_OUT0                   (MT6363_PMIC_REG_BASE+0x17)
#define MT6363_TEST_OUT1                   (MT6363_PMIC_REG_BASE+0x18)
#define MT6363_TEST_CON0                   (MT6363_PMIC_REG_BASE+0x19)
#define MT6363_TEST_CON1                   (MT6363_PMIC_REG_BASE+0x1a)
#define MT6363_TEST_CON2                   (MT6363_PMIC_REG_BASE+0x1b)
#define MT6363_TEST_CON3                   (MT6363_PMIC_REG_BASE+0x1c)
#define MT6363_TESTMODE_SW                 (MT6363_PMIC_REG_BASE+0x1d)
#define MT6363_TOPSTATUS                   (MT6363_PMIC_REG_BASE+0x1e)
#define MT6363_TDSEL_CON                   (MT6363_PMIC_REG_BASE+0x1f)
#define MT6363_RDSEL_CON                   (MT6363_PMIC_REG_BASE+0x20)
#define MT6363_SMT_CON0                    (MT6363_PMIC_REG_BASE+0x21)
#define MT6363_SMT_CON1                    (MT6363_PMIC_REG_BASE+0x22)
#define MT6363_SMT_CON2                    (MT6363_PMIC_REG_BASE+0x23)
#define MT6363_TOP_RSV0                    (MT6363_PMIC_REG_BASE+0x24)
#define MT6363_TOP_RSV1                    (MT6363_PMIC_REG_BASE+0x25)
#define MT6363_DRV_CON0                    (MT6363_PMIC_REG_BASE+0x26)
#define MT6363_DRV_CON1                    (MT6363_PMIC_REG_BASE+0x27)
#define MT6363_DRV_CON2                    (MT6363_PMIC_REG_BASE+0x28)
#define MT6363_DRV_CON3                    (MT6363_PMIC_REG_BASE+0x29)
#define MT6363_DRV_CON4                    (MT6363_PMIC_REG_BASE+0x2a)
#define MT6363_DRV_CON5                    (MT6363_PMIC_REG_BASE+0x2b)
#define MT6363_DRV_CON6                    (MT6363_PMIC_REG_BASE+0x2c)
#define MT6363_FILTER_CON0                 (MT6363_PMIC_REG_BASE+0x2d)
#define MT6363_FILTER_CON1                 (MT6363_PMIC_REG_BASE+0x2e)
#define MT6363_FILTER_CON2                 (MT6363_PMIC_REG_BASE+0x2f)
#define MT6363_RCSEL_CON0                  (MT6363_PMIC_REG_BASE+0x30)
#define MT6363_RCSEL_CON1                  (MT6363_PMIC_REG_BASE+0x31)
#define MT6363_RCSEL_CON2                  (MT6363_PMIC_REG_BASE+0x32)
#define MT6363_TOP_STATUS                  (MT6363_PMIC_REG_BASE+0x33)
#define MT6363_TOP_STATUS_SET              (MT6363_PMIC_REG_BASE+0x34)
#define MT6363_TOP_STATUS_CLR              (MT6363_PMIC_REG_BASE+0x35)
#define MT6363_TOP_TRAP                    (MT6363_PMIC_REG_BASE+0x36)
#define MT6363_MISC_TOP_INT_CON0           (MT6363_PMIC_REG_BASE+0x37)
#define MT6363_MISC_TOP_INT_CON0_SET       (MT6363_PMIC_REG_BASE+0x38)
#define MT6363_MISC_TOP_INT_CON0_CLR       (MT6363_PMIC_REG_BASE+0x39)
#define MT6363_MISC_TOP_INT_CON1           (MT6363_PMIC_REG_BASE+0x3a)
#define MT6363_MISC_TOP_INT_CON1_SET       (MT6363_PMIC_REG_BASE+0x3b)
#define MT6363_MISC_TOP_INT_CON1_CLR       (MT6363_PMIC_REG_BASE+0x3c)
#define MT6363_MISC_TOP_INT_MASK_CON0      (MT6363_PMIC_REG_BASE+0x3d)
#define MT6363_MISC_TOP_INT_MASK_CON0_SET  (MT6363_PMIC_REG_BASE+0x3e)
#define MT6363_MISC_TOP_INT_MASK_CON0_CLR  (MT6363_PMIC_REG_BASE+0x3f)
#define MT6363_MISC_TOP_INT_MASK_CON1      (MT6363_PMIC_REG_BASE+0x40)
#define MT6363_MISC_TOP_INT_MASK_CON1_SET  (MT6363_PMIC_REG_BASE+0x41)
#define MT6363_MISC_TOP_INT_MASK_CON1_CLR  (MT6363_PMIC_REG_BASE+0x42)
#define MT6363_MISC_TOP_INT_STATUS0        (MT6363_PMIC_REG_BASE+0x43)
#define MT6363_MISC_TOP_INT_STATUS1        (MT6363_PMIC_REG_BASE+0x44)
#define MT6363_MISC_TOP_INT_RAW_STATUS0    (MT6363_PMIC_REG_BASE+0x45)
#define MT6363_MISC_TOP_INT_RAW_STATUS1    (MT6363_PMIC_REG_BASE+0x46)
#define MT6363_TOP_INT_MASK_CON0           (MT6363_PMIC_REG_BASE+0x47)
#define MT6363_TOP_INT_MASK_CON0_SET       (MT6363_PMIC_REG_BASE+0x48)
#define MT6363_TOP_INT_MASK_CON0_CLR       (MT6363_PMIC_REG_BASE+0x49)
#define MT6363_TOP_INT_MASK_CON1           (MT6363_PMIC_REG_BASE+0x4a)
#define MT6363_TOP_INT_MASK_CON1_SET       (MT6363_PMIC_REG_BASE+0x4b)
#define MT6363_TOP_INT_MASK_CON1_CLR       (MT6363_PMIC_REG_BASE+0x4c)
#define MT6363_TOP_INT_STATUS0             (MT6363_PMIC_REG_BASE+0x4d)
#define MT6363_TOP_INT_STATUS1             (MT6363_PMIC_REG_BASE+0x4e)
#define MT6363_TOP_INT_RAW_STATUS0         (MT6363_PMIC_REG_BASE+0x4f)
#define MT6363_TOP_INT_RAW_STATUS1         (MT6363_PMIC_REG_BASE+0x50)
#define MT6363_TOP_INT_CON0                (MT6363_PMIC_REG_BASE+0x51)
#define MT6363_TOP_EINT_CON0               (MT6363_PMIC_REG_BASE+0x52)
#define MT6363_TOP_VIO_CON0                (MT6363_PMIC_REG_BASE+0x53)
#define MT6363_TOP_RESETB_CON0             (MT6363_PMIC_REG_BASE+0x54)
#define MT6363_TOP_OSC_CON0                (MT6363_PMIC_REG_BASE+0x55)
#define MT6363_TOP_OSC_CON1                (MT6363_PMIC_REG_BASE+0x56)
#define MT6363_TOP_OSC_CON2                (MT6363_PMIC_REG_BASE+0x57)
#define MT6363_TOP_OSC_CON3                (MT6363_PMIC_REG_BASE+0x58)
#define MT6363_TOP_IO_ANA_ID               (MT6363_PMIC_REG_BASE+0x80)
#define MT6363_TOP_IO_DIG_ID               (MT6363_PMIC_REG_BASE+0x81)
#define MT6363_TOP_IO_ANA_REV              (MT6363_PMIC_REG_BASE+0x82)
#define MT6363_TOP_IO_DIG_REV              (MT6363_PMIC_REG_BASE+0x83)
#define MT6363_TOP_IO_DSN_DBI              (MT6363_PMIC_REG_BASE+0x84)
#define MT6363_TOP_IO_DSN_ESP              (MT6363_PMIC_REG_BASE+0x85)
#define MT6363_TOP_IO_DSN_FPI              (MT6363_PMIC_REG_BASE+0x86)
#define MT6363_TOP_IO_DSN_DXI              (MT6363_PMIC_REG_BASE+0x87)
#define MT6363_GPIO_DIR0                   (MT6363_PMIC_REG_BASE+0x88)
#define MT6363_GPIO_DIR0_SET               (MT6363_PMIC_REG_BASE+0x89)
#define MT6363_GPIO_DIR0_CLR               (MT6363_PMIC_REG_BASE+0x8a)
#define MT6363_GPIO_DIR1                   (MT6363_PMIC_REG_BASE+0x8b)
#define MT6363_GPIO_DIR1_SET               (MT6363_PMIC_REG_BASE+0x8c)
#define MT6363_GPIO_DIR1_CLR               (MT6363_PMIC_REG_BASE+0x8d)
#define MT6363_GPIO_PULLEN0                (MT6363_PMIC_REG_BASE+0x8e)
#define MT6363_GPIO_PULLEN0_SET            (MT6363_PMIC_REG_BASE+0x8f)
#define MT6363_GPIO_PULLEN0_CLR            (MT6363_PMIC_REG_BASE+0x90)
#define MT6363_GPIO_PULLEN1                (MT6363_PMIC_REG_BASE+0x91)
#define MT6363_GPIO_PULLEN1_SET            (MT6363_PMIC_REG_BASE+0x92)
#define MT6363_GPIO_PULLEN1_CLR            (MT6363_PMIC_REG_BASE+0x93)
#define MT6363_GPIO_PULLSEL0               (MT6363_PMIC_REG_BASE+0x94)
#define MT6363_GPIO_PULLSEL0_SET           (MT6363_PMIC_REG_BASE+0x95)
#define MT6363_GPIO_PULLSEL0_CLR           (MT6363_PMIC_REG_BASE+0x96)
#define MT6363_GPIO_PULLSEL1               (MT6363_PMIC_REG_BASE+0x97)
#define MT6363_GPIO_PULLSEL1_SET           (MT6363_PMIC_REG_BASE+0x98)
#define MT6363_GPIO_PULLSEL1_CLR           (MT6363_PMIC_REG_BASE+0x99)
#define MT6363_GPIO_DINV0                  (MT6363_PMIC_REG_BASE+0x9a)
#define MT6363_GPIO_DINV0_SET              (MT6363_PMIC_REG_BASE+0x9b)
#define MT6363_GPIO_DINV0_CLR              (MT6363_PMIC_REG_BASE+0x9c)
#define MT6363_GPIO_DINV1                  (MT6363_PMIC_REG_BASE+0x9d)
#define MT6363_GPIO_DINV1_SET              (MT6363_PMIC_REG_BASE+0x9e)
#define MT6363_GPIO_DINV1_CLR              (MT6363_PMIC_REG_BASE+0x9f)
#define MT6363_GPIO_DOUT0                  (MT6363_PMIC_REG_BASE+0xa0)
#define MT6363_GPIO_DOUT0_SET              (MT6363_PMIC_REG_BASE+0xa1)
#define MT6363_GPIO_DOUT0_CLR              (MT6363_PMIC_REG_BASE+0xa2)
#define MT6363_GPIO_DOUT1                  (MT6363_PMIC_REG_BASE+0xa3)
#define MT6363_GPIO_DOUT1_SET              (MT6363_PMIC_REG_BASE+0xa4)
#define MT6363_GPIO_DOUT1_CLR              (MT6363_PMIC_REG_BASE+0xa5)
#define MT6363_GPIO_PI0                    (MT6363_PMIC_REG_BASE+0xa6)
#define MT6363_GPIO_PI1                    (MT6363_PMIC_REG_BASE+0xa7)
#define MT6363_GPIO_POE0                   (MT6363_PMIC_REG_BASE+0xa8)
#define MT6363_GPIO_POE1                   (MT6363_PMIC_REG_BASE+0xa9)
#define MT6363_GPIO_MODE0                  (MT6363_PMIC_REG_BASE+0xaa)
#define MT6363_GPIO_MODE0_SET              (MT6363_PMIC_REG_BASE+0xab)
#define MT6363_GPIO_MODE0_CLR              (MT6363_PMIC_REG_BASE+0xac)
#define MT6363_GPIO_MODE1                  (MT6363_PMIC_REG_BASE+0xad)
#define MT6363_GPIO_MODE1_SET              (MT6363_PMIC_REG_BASE+0xae)
#define MT6363_GPIO_MODE1_CLR              (MT6363_PMIC_REG_BASE+0xaf)
#define MT6363_GPIO_MODE2                  (MT6363_PMIC_REG_BASE+0xb0)
#define MT6363_GPIO_MODE2_SET              (MT6363_PMIC_REG_BASE+0xb1)
#define MT6363_GPIO_MODE2_CLR              (MT6363_PMIC_REG_BASE+0xb2)
#define MT6363_GPIO_MODE3                  (MT6363_PMIC_REG_BASE+0xb3)
#define MT6363_GPIO_MODE3_SET              (MT6363_PMIC_REG_BASE+0xb4)
#define MT6363_GPIO_MODE3_CLR              (MT6363_PMIC_REG_BASE+0xb5)
#define MT6363_GPIO_MODE4                  (MT6363_PMIC_REG_BASE+0xb6)
#define MT6363_GPIO_MODE4_SET              (MT6363_PMIC_REG_BASE+0xb7)
#define MT6363_GPIO_MODE4_CLR              (MT6363_PMIC_REG_BASE+0xb8)
#define MT6363_GPIO_MODE5                  (MT6363_PMIC_REG_BASE+0xb9)
#define MT6363_GPIO_MODE5_SET              (MT6363_PMIC_REG_BASE+0xba)
#define MT6363_GPIO_MODE5_CLR              (MT6363_PMIC_REG_BASE+0xbb)
#define MT6363_GPIO_MODE6                  (MT6363_PMIC_REG_BASE+0xbc)
#define MT6363_GPIO_MODE6_SET              (MT6363_PMIC_REG_BASE+0xbd)
#define MT6363_GPIO_MODE6_CLR              (MT6363_PMIC_REG_BASE+0xbe)
#define MT6363_GPIO_MODE7                  (MT6363_PMIC_REG_BASE+0xbf)
#define MT6363_GPIO_MODE7_SET              (MT6363_PMIC_REG_BASE+0xc0)
#define MT6363_GPIO_MODE7_CLR              (MT6363_PMIC_REG_BASE+0xc1)
#define MT6363_GPIO_RSV                    (MT6363_PMIC_REG_BASE+0xc2)
#define MT6363_TOP_CFG_ANA_ID              (MT6363_PMIC_REG_BASE+0x100)
#define MT6363_TOP_CFG_DIG_ID              (MT6363_PMIC_REG_BASE+0x101)
#define MT6363_TOP_CFG_ANA_REV             (MT6363_PMIC_REG_BASE+0x102)
#define MT6363_TOP_CFG_DIG_REV             (MT6363_PMIC_REG_BASE+0x103)
#define MT6363_TOP_CFG_DSN_DBI             (MT6363_PMIC_REG_BASE+0x104)
#define MT6363_TOP_CFG_DSN_ESP             (MT6363_PMIC_REG_BASE+0x105)
#define MT6363_TOP_CFG_DSN_FPI             (MT6363_PMIC_REG_BASE+0x106)
#define MT6363_TOP_CFG_DSN_DXI             (MT6363_PMIC_REG_BASE+0x107)
#define MT6363_TOP_PAM0                    (MT6363_PMIC_REG_BASE+0x108)
#define MT6363_TOP_PAM1                    (MT6363_PMIC_REG_BASE+0x109)
#define MT6363_TOP_PAM2                    (MT6363_PMIC_REG_BASE+0x10a)
#define MT6363_TOP_PAM3                    (MT6363_PMIC_REG_BASE+0x10b)
#define MT6363_TOP_CKPDN_CON0              (MT6363_PMIC_REG_BASE+0x10c)
#define MT6363_TOP_CKPDN_CON0_SET          (MT6363_PMIC_REG_BASE+0x10d)
#define MT6363_TOP_CKPDN_CON0_CLR          (MT6363_PMIC_REG_BASE+0x10e)
#define MT6363_TOP_CKPDN_CON1              (MT6363_PMIC_REG_BASE+0x10f)
#define MT6363_TOP_CKPDN_CON1_SET          (MT6363_PMIC_REG_BASE+0x110)
#define MT6363_TOP_CKPDN_CON1_CLR          (MT6363_PMIC_REG_BASE+0x111)
#define MT6363_TOP_CKPDN_CON2              (MT6363_PMIC_REG_BASE+0x112)
#define MT6363_TOP_CKPDN_CON2_SET          (MT6363_PMIC_REG_BASE+0x113)
#define MT6363_TOP_CKPDN_CON2_CLR          (MT6363_PMIC_REG_BASE+0x114)
#define MT6363_TOP_CKSEL_CON0              (MT6363_PMIC_REG_BASE+0x115)
#define MT6363_TOP_CKSEL_CON0_SET          (MT6363_PMIC_REG_BASE+0x116)
#define MT6363_TOP_CKSEL_CON0_CLR          (MT6363_PMIC_REG_BASE+0x117)
#define MT6363_TOP_CKSEL_CON1              (MT6363_PMIC_REG_BASE+0x118)
#define MT6363_TOP_CKSEL_CON1_SET          (MT6363_PMIC_REG_BASE+0x119)
#define MT6363_TOP_CKSEL_CON1_CLR          (MT6363_PMIC_REG_BASE+0x11a)
#define MT6363_TOP_CKSEL_CON2              (MT6363_PMIC_REG_BASE+0x11b)
#define MT6363_TOP_CKSEL_CON2_SET          (MT6363_PMIC_REG_BASE+0x11c)
#define MT6363_TOP_CKSEL_CON2_CLR          (MT6363_PMIC_REG_BASE+0x11d)
#define MT6363_TOP_CKDIVSEL_CON0           (MT6363_PMIC_REG_BASE+0x11e)
#define MT6363_TOP_CKDIVSEL_CON0_SET       (MT6363_PMIC_REG_BASE+0x11f)
#define MT6363_TOP_CKDIVSEL_CON0_CLR       (MT6363_PMIC_REG_BASE+0x120)
#define MT6363_TOP_CKHWEN_CON0             (MT6363_PMIC_REG_BASE+0x121)
#define MT6363_TOP_CKHWEN_CON0_SET         (MT6363_PMIC_REG_BASE+0x122)
#define MT6363_TOP_CKHWEN_CON0_CLR         (MT6363_PMIC_REG_BASE+0x123)
#define MT6363_TOP_CKTST_CON0              (MT6363_PMIC_REG_BASE+0x124)
#define MT6363_TOP_CKTST_CON1              (MT6363_PMIC_REG_BASE+0x125)
#define MT6363_TOP_CKTST_CON2              (MT6363_PMIC_REG_BASE+0x126)
#define MT6363_TOP_CKTST_CON3              (MT6363_PMIC_REG_BASE+0x127)
#define MT6363_TOP_CLK_CON0                (MT6363_PMIC_REG_BASE+0x128)
#define MT6363_TOP_CLK_CON1                (MT6363_PMIC_REG_BASE+0x129)
#define MT6363_TOP_CLK_CON2                (MT6363_PMIC_REG_BASE+0x12a)
#define MT6363_TOP_CLK_DCM0                (MT6363_PMIC_REG_BASE+0x12b)
#define MT6363_TOP_CLK_DCM1                (MT6363_PMIC_REG_BASE+0x12c)
#define MT6363_TOP_CLK_DCM2                (MT6363_PMIC_REG_BASE+0x12d)
#define MT6363_TOP_RST_CON0                (MT6363_PMIC_REG_BASE+0x12e)
#define MT6363_TOP_RST_CON0_SET            (MT6363_PMIC_REG_BASE+0x12f)
#define MT6363_TOP_RST_CON0_CLR            (MT6363_PMIC_REG_BASE+0x130)
#define MT6363_TOP_RST_CON1                (MT6363_PMIC_REG_BASE+0x131)
#define MT6363_TOP_RST_CON1_SET            (MT6363_PMIC_REG_BASE+0x132)
#define MT6363_TOP_RST_CON1_CLR            (MT6363_PMIC_REG_BASE+0x133)
#define MT6363_TOP_RST_CON2                (MT6363_PMIC_REG_BASE+0x134)
#define MT6363_TOP_RST_CON3                (MT6363_PMIC_REG_BASE+0x135)
#define MT6363_TOP_RST_MISC0               (MT6363_PMIC_REG_BASE+0x136)
#define MT6363_TOP_RST_MISC0_SET           (MT6363_PMIC_REG_BASE+0x137)
#define MT6363_TOP_RST_MISC0_CLR           (MT6363_PMIC_REG_BASE+0x138)
#define MT6363_TOP_RST_MISC1               (MT6363_PMIC_REG_BASE+0x139)
#define MT6363_TOP_RST_MISC1_SET           (MT6363_PMIC_REG_BASE+0x13a)
#define MT6363_TOP_RST_MISC1_CLR           (MT6363_PMIC_REG_BASE+0x13b)
#define MT6363_TOP_RST_STATUS              (MT6363_PMIC_REG_BASE+0x13c)
#define MT6363_TOP_RST_STATUS_SET          (MT6363_PMIC_REG_BASE+0x13d)
#define MT6363_TOP_RST_STATUS_CLR          (MT6363_PMIC_REG_BASE+0x13e)
#define MT6363_TOP_RST_TST_CON             (MT6363_PMIC_REG_BASE+0x13f)
#define MT6363_TOP_CLK_EN_MON0             (MT6363_PMIC_REG_BASE+0x140)
#define MT6363_TOP_CLK_EN_MON1             (MT6363_PMIC_REG_BASE+0x141)
#define MT6363_TOP_DCXO_CKEN_SW            (MT6363_PMIC_REG_BASE+0x142)
#define MT6363_TOP_SPMI_CON0               (MT6363_PMIC_REG_BASE+0x143)
#define MT6363_TOP_CFG_ELR_NUM             (MT6363_PMIC_REG_BASE+0x144)
#define MT6363_TOP_CFG_ELR0                (MT6363_PMIC_REG_BASE+0x145)
#define MT6363_TOP_CFG_ELR2                (MT6363_PMIC_REG_BASE+0x146)
#define MT6363_TOP_CFG_ELR3                (MT6363_PMIC_REG_BASE+0x147)
#define MT6363_TOP_CFG_ELR4                (MT6363_PMIC_REG_BASE+0x148)
#define MT6363_TOP_PMRC_ID_L               (MT6363_PMIC_REG_BASE+0x180)
#define MT6363_TOP_PMRC_ID_H               (MT6363_PMIC_REG_BASE+0x181)
#define MT6363_TOP_PMRC_REV0_L             (MT6363_PMIC_REG_BASE+0x182)
#define MT6363_TOP_PMRC_REV0_H             (MT6363_PMIC_REG_BASE+0x183)
#define MT6363_TOP_PMRC_DSN_DBI_L          (MT6363_PMIC_REG_BASE+0x184)
#define MT6363_TOP_PMRC_DSN_DBI_H          (MT6363_PMIC_REG_BASE+0x185)
#define MT6363_TOP_PMRC_DSN_DXI            (MT6363_PMIC_REG_BASE+0x186)
#define MT6363_OSC_DBG_CON                 (MT6363_PMIC_REG_BASE+0x188)
#define MT6363_PMRC_RSV                    (MT6363_PMIC_REG_BASE+0x189)
#define MT6363_PMRC_CON0                   (MT6363_PMIC_REG_BASE+0x190)
#define MT6363_PMRC_CON1                   (MT6363_PMIC_REG_BASE+0x191)
#define MT6363_TOP_VRCTL_ID_L              (MT6363_PMIC_REG_BASE+0x200)
#define MT6363_TOP_VRCTL_ID_H              (MT6363_PMIC_REG_BASE+0x201)
#define MT6363_TOP_VRCTL_REV0_L            (MT6363_PMIC_REG_BASE+0x202)
#define MT6363_TOP_VRCTL_REV0_H            (MT6363_PMIC_REG_BASE+0x203)
#define MT6363_TOP_VRCTL_DSN_DBI_L         (MT6363_PMIC_REG_BASE+0x204)
#define MT6363_TOP_VRCTL_DSN_DBI_H         (MT6363_PMIC_REG_BASE+0x205)
#define MT6363_TOP_VRCTL_DSN_DXI           (MT6363_PMIC_REG_BASE+0x206)
#define MT6363_PG_DEB_CON0                 (MT6363_PMIC_REG_BASE+0x207)
#define MT6363_PG_SDN_STS0                 (MT6363_PMIC_REG_BASE+0x20b)
#define MT6363_PG_SDN_STS1                 (MT6363_PMIC_REG_BASE+0x20c)
#define MT6363_PG_SDN_STS2                 (MT6363_PMIC_REG_BASE+0x20d)
#define MT6363_PG_SDN_STS3                 (MT6363_PMIC_REG_BASE+0x20e)
#define MT6363_PG_SDN_STS4                 (MT6363_PMIC_REG_BASE+0x20f)
#define MT6363_OC_SDN_STS0                 (MT6363_PMIC_REG_BASE+0x210)
#define MT6363_OC_SDN_STS1                 (MT6363_PMIC_REG_BASE+0x211)
#define MT6363_OC_SDN_STS2                 (MT6363_PMIC_REG_BASE+0x212)
#define MT6363_OC_SDN_STS3                 (MT6363_PMIC_REG_BASE+0x213)
#define MT6363_VR_SDN_MODE0                (MT6363_PMIC_REG_BASE+0x214)
#define MT6363_VR_SDN_MODE1                (MT6363_PMIC_REG_BASE+0x215)
#define MT6363_VR_SDN_MODE2                (MT6363_PMIC_REG_BASE+0x216)
#define MT6363_VR_SDN_MODE3                (MT6363_PMIC_REG_BASE+0x217)
#define MT6363_VR_SDN_MODE4                (MT6363_PMIC_REG_BASE+0x218)
#define MT6363_VR_SDN_MODE5                (MT6363_PMIC_REG_BASE+0x219)
#define MT6363_VR_SDN_MODE6                (MT6363_PMIC_REG_BASE+0x21a)
#define MT6363_VR_SDN_MODE7                (MT6363_PMIC_REG_BASE+0x21b)
#define MT6363_TOP_VRCTL_CLK_CON0          (MT6363_PMIC_REG_BASE+0x230)
#define MT6363_TOP_VRCTL_DBG_CON0          (MT6363_PMIC_REG_BASE+0x231)
#define MT6363_TOP_VRCTL_RSV               (MT6363_PMIC_REG_BASE+0x232)
#define MT6363_TOP_VRCTL_APLP_CFG          (MT6363_PMIC_REG_BASE+0x237)
#define MT6363_TOP_VRCTL_VR0_EN            (MT6363_PMIC_REG_BASE+0x240)
#define MT6363_TOP_VRCTL_VR0_EN_SET        (MT6363_PMIC_REG_BASE+0x241)
#define MT6363_TOP_VRCTL_VR0_EN_CLR        (MT6363_PMIC_REG_BASE+0x242)
#define MT6363_TOP_VRCTL_VR1_EN            (MT6363_PMIC_REG_BASE+0x243)
#define MT6363_TOP_VRCTL_VR1_EN_SET        (MT6363_PMIC_REG_BASE+0x244)
#define MT6363_TOP_VRCTL_VR1_EN_CLR        (MT6363_PMIC_REG_BASE+0x245)
#define MT6363_TOP_VRCTL_VR0_LP            (MT6363_PMIC_REG_BASE+0x246)
#define MT6363_TOP_VRCTL_VR0_LP_SET        (MT6363_PMIC_REG_BASE+0x247)
#define MT6363_TOP_VRCTL_VR0_LP_CLR        (MT6363_PMIC_REG_BASE+0x248)
#define MT6363_TOP_VRCTL_VR1_LP            (MT6363_PMIC_REG_BASE+0x249)
#define MT6363_TOP_VRCTL_VR1_LP_SET        (MT6363_PMIC_REG_BASE+0x24a)
#define MT6363_TOP_VRCTL_VR1_LP_CLR        (MT6363_PMIC_REG_BASE+0x24b)
#define MT6363_TOP_VRCTL_VOSEL_VBUCK0      (MT6363_PMIC_REG_BASE+0x24c)
#define MT6363_TOP_VRCTL_VOSEL_VBUCK1      (MT6363_PMIC_REG_BASE+0x24d)
#define MT6363_TOP_VRCTL_VOSEL_VBUCK2      (MT6363_PMIC_REG_BASE+0x24e)
#define MT6363_TOP_VRCTL_VOSEL_VBUCK3      (MT6363_PMIC_REG_BASE+0x24f)
#define MT6363_TOP_VRCTL_VOSEL_VBUCK4      (MT6363_PMIC_REG_BASE+0x250)
#define MT6363_TOP_VRCTL_VOSEL_VBUCK5      (MT6363_PMIC_REG_BASE+0x251)
#define MT6363_TOP_VRCTL_VOSEL_VBUCK6      (MT6363_PMIC_REG_BASE+0x252)
#define MT6363_TOP_VRCTL_VOSEL_VBUCK7      (MT6363_PMIC_REG_BASE+0x253)
#define MT6363_TOP_VRCTL_VOSEL_VBUCK8      (MT6363_PMIC_REG_BASE+0x254)
#define MT6363_TOP_VRCTL_VOSEL_VBUCK9      (MT6363_PMIC_REG_BASE+0x255)
#define MT6363_TOP_VRCTL_VOSEL_VSRAM0      (MT6363_PMIC_REG_BASE+0x258)
#define MT6363_TOP_VRCTL_VOSEL_VSRAM1      (MT6363_PMIC_REG_BASE+0x259)
#define MT6363_TOP_VRCTL_VOSEL_VSRAM2      (MT6363_PMIC_REG_BASE+0x25a)
#define MT6363_TOP_VRCTL_RSV0              (MT6363_PMIC_REG_BASE+0x25e)
#define MT6363_TOP_VRCTL_RSV1              (MT6363_PMIC_REG_BASE+0x25f)
#define MT6363_TOP_VRCTL_APLP_CON0         (MT6363_PMIC_REG_BASE+0x260)
#define MT6363_TOP_VRCTL_APLP_CON1         (MT6363_PMIC_REG_BASE+0x261)
#define MT6363_TOP_VRCTL_ELR_NUM           (MT6363_PMIC_REG_BASE+0x26f)
#define MT6363_TOP_VRCTL_ELR0              (MT6363_PMIC_REG_BASE+0x270)
#define MT6363_TOP_VRCTL_ELR1              (MT6363_PMIC_REG_BASE+0x271)
#define MT6363_TOP_VRCTL_ELR2              (MT6363_PMIC_REG_BASE+0x272)
#define MT6363_TOP_VRCTL_ELR3              (MT6363_PMIC_REG_BASE+0x273)
#define MT6363_TOP_VRCTL_ELR4              (MT6363_PMIC_REG_BASE+0x274)
#define MT6363_TOP_VRCTL_ELR5              (MT6363_PMIC_REG_BASE+0x275)
#define MT6363_TOP_VRCTL_ELR6              (MT6363_PMIC_REG_BASE+0x276)
#define MT6363_TOP_VRCTL_ELR7              (MT6363_PMIC_REG_BASE+0x277)
#define MT6363_TOP_VRCTL_ELR8              (MT6363_PMIC_REG_BASE+0x278)
#define MT6363_TOP_VRCTL_ELR9              (MT6363_PMIC_REG_BASE+0x279)
#define MT6363_TOP_VRCTL_ELR10             (MT6363_PMIC_REG_BASE+0x27a)
#define MT6363_TOP_VRCTL_ELR11             (MT6363_PMIC_REG_BASE+0x27b)
#define MT6363_TOP_VRCTL_ELR12             (MT6363_PMIC_REG_BASE+0x27c)
#define MT6363_PLT_CFG_ANA_ID              (MT6363_PMIC_REG_BASE+0x380)
#define MT6363_PLT_CFG_DIG_ID              (MT6363_PMIC_REG_BASE+0x381)
#define MT6363_PLT_CFG_ANA_REV0            (MT6363_PMIC_REG_BASE+0x382)
#define MT6363_PLT_CFG_DIG_REV0            (MT6363_PMIC_REG_BASE+0x383)
#define MT6363_PLT_CFG_REV1                (MT6363_PMIC_REG_BASE+0x384)
#define MT6363_PLT_CFG_ESP                 (MT6363_PMIC_REG_BASE+0x385)
#define MT6363_PLT_CFG_DSN_FPI             (MT6363_PMIC_REG_BASE+0x386)
#define MT6363_PLT_CFG_DSN_DXI             (MT6363_PMIC_REG_BASE+0x387)
#define MT6363_TOP_CLK_TRIM                (MT6363_PMIC_REG_BASE+0x388)
#define MT6363_TOP_CLK_TRIM_EN             (MT6363_PMIC_REG_BASE+0x389)
#define MT6363_OTP_CLK_CON0                (MT6363_PMIC_REG_BASE+0x38a)
#define MT6363_OTP_CON0                    (MT6363_PMIC_REG_BASE+0x38b)
#define MT6363_OTP_CON1                    (MT6363_PMIC_REG_BASE+0x38c)
#define MT6363_OTP_CON2                    (MT6363_PMIC_REG_BASE+0x38d)
#define MT6363_OTP_CON3                    (MT6363_PMIC_REG_BASE+0x38e)
#define MT6363_OTP_CON4                    (MT6363_PMIC_REG_BASE+0x38f)
#define MT6363_OTP_CON5                    (MT6363_PMIC_REG_BASE+0x390)
#define MT6363_OTP_CON6_L                  (MT6363_PMIC_REG_BASE+0x391)
#define MT6363_OTP_CON6_H                  (MT6363_PMIC_REG_BASE+0x392)
#define MT6363_OTP_CON7_L                  (MT6363_PMIC_REG_BASE+0x393)
#define MT6363_OTP_CON7_H                  (MT6363_PMIC_REG_BASE+0x394)
#define MT6363_OTP_CON8                    (MT6363_PMIC_REG_BASE+0x395)
#define MT6363_OTP_CON9                    (MT6363_PMIC_REG_BASE+0x396)
#define MT6363_OTP_CON10                   (MT6363_PMIC_REG_BASE+0x397)
#define MT6363_OTP_CON11                   (MT6363_PMIC_REG_BASE+0x398)
#define MT6363_OTP_CON12_L                 (MT6363_PMIC_REG_BASE+0x399)
#define MT6363_OTP_CON12_H                 (MT6363_PMIC_REG_BASE+0x39a)
#define MT6363_OTP_CON13                   (MT6363_PMIC_REG_BASE+0x39b)
#define MT6363_OTP_CON14                   (MT6363_PMIC_REG_BASE+0x39c)
#define MT6363_OTP_CON14_H                 (MT6363_PMIC_REG_BASE+0x39d)
#define MT6363_TOP_TMA_KEY_L               (MT6363_PMIC_REG_BASE+0x39e)
#define MT6363_TOP_TMA_KEY_H               (MT6363_PMIC_REG_BASE+0x39f)
#define MT6363_TOP_MDB_CONF0_L             (MT6363_PMIC_REG_BASE+0x3a0)
#define MT6363_TOP_MDB_CONF0_H             (MT6363_PMIC_REG_BASE+0x3a1)
#define MT6363_TOP_MDB_CONF1_L             (MT6363_PMIC_REG_BASE+0x3a2)
#define MT6363_TOP_MDB_CONF1_H             (MT6363_PMIC_REG_BASE+0x3a3)
#define MT6363_TOP_MDB_CONF2               (MT6363_PMIC_REG_BASE+0x3a4)
#define MT6363_TOP_MDB_CONF3_L             (MT6363_PMIC_REG_BASE+0x3a5)
#define MT6363_TOP_MDB_CONF3_H             (MT6363_PMIC_REG_BASE+0x3a6)
#define MT6363_PLT_DIG_WPK                 (MT6363_PMIC_REG_BASE+0x3a7)
#define MT6363_PLT_DIG_WPK_H               (MT6363_PMIC_REG_BASE+0x3a8)
#define MT6363_PLT_CFG_ELR_NUM             (MT6363_PMIC_REG_BASE+0x3a9)
#define MT6363_PLT_CFG_ELR0                (MT6363_PMIC_REG_BASE+0x3aa)
#define MT6363_PLG_CFG_ELR1                (MT6363_PMIC_REG_BASE+0x3ab)
#define MT6363_SPMI_ANA_ID                 (MT6363_PMIC_REG_BASE+0x400)
#define MT6363_SPMI_DIG_ID                 (MT6363_PMIC_REG_BASE+0x401)
#define MT6363_SPMI_ANA_REV0               (MT6363_PMIC_REG_BASE+0x402)
#define MT6363_SPMI_DIG_REV0               (MT6363_PMIC_REG_BASE+0x403)
#define MT6363_SPMI_REV1                   (MT6363_PMIC_REG_BASE+0x404)
#define MT6363_SPMI_ESP                    (MT6363_PMIC_REG_BASE+0x405)
#define MT6363_SPMI_DSN_FPI                (MT6363_PMIC_REG_BASE+0x406)
#define MT6363_SPMI_DSN_DXI                (MT6363_PMIC_REG_BASE+0x407)
#define MT6363_SPMI_PWR_CMD                (MT6363_PMIC_REG_BASE+0x408)
#define MT6363_INT_TYPE_CON0_L             (MT6363_PMIC_REG_BASE+0x409)
#define MT6363_INT_TYPE_CON0_L_SET         (MT6363_PMIC_REG_BASE+0x40a)
#define MT6363_INT_TYPE_CON0_L_CLR         (MT6363_PMIC_REG_BASE+0x40b)
#define MT6363_INT_TYPE_CON0_H             (MT6363_PMIC_REG_BASE+0x40c)
#define MT6363_INT_TYPE_CON0_H_SET         (MT6363_PMIC_REG_BASE+0x40d)
#define MT6363_INT_TYPE_CON0_H_CLR         (MT6363_PMIC_REG_BASE+0x40e)
#define MT6363_INT_STA                     (MT6363_PMIC_REG_BASE+0x40f)
#define MT6363_RG_SPI_CON1                 (MT6363_PMIC_REG_BASE+0x410)
#define MT6363_TOP_SPI_CON0                (MT6363_PMIC_REG_BASE+0x411)
#define MT6363_TOP_SPI_CON1                (MT6363_PMIC_REG_BASE+0x412)
#define MT6363_SPMI_EXT_ADDR1              (MT6363_PMIC_REG_BASE+0x413)
#define MT6363_SPMI_EXT_ADDR0              (MT6363_PMIC_REG_BASE+0x414)
#define MT6363_SPMI_EXT_ADDR0_H            (MT6363_PMIC_REG_BASE+0x415)
#define MT6363_SPMI_EXT_ADDR2              (MT6363_PMIC_REG_BASE+0x416)
#define MT6363_SPMI_EXT_ADDR2_H            (MT6363_PMIC_REG_BASE+0x417)
#define MT6363_SPMI_RCS_FUN0               (MT6363_PMIC_REG_BASE+0x418)
#define MT6363_SPMI_RCS_FUN1               (MT6363_PMIC_REG_BASE+0x419)
#define MT6363_SPMI_RCS_FUN2               (MT6363_PMIC_REG_BASE+0x41a)
#define MT6363_SPMI_RCS_STS0               (MT6363_PMIC_REG_BASE+0x41b)
#define MT6363_SPMI_REG_RSV0               (MT6363_PMIC_REG_BASE+0x41c)
#define MT6363_SPMI_REG_RSV1               (MT6363_PMIC_REG_BASE+0x41d)
#define MT6363_SPMI_REG_RSV2               (MT6363_PMIC_REG_BASE+0x41e)
#define MT6363_SPMI_WR_ADDR                (MT6363_PMIC_REG_BASE+0x41f)
#define MT6363_SPMI_WR_ADDR_H              (MT6363_PMIC_REG_BASE+0x420)
#define MT6363_SPMI_WR_ADDR_MASK           (MT6363_PMIC_REG_BASE+0x421)
#define MT6363_SPMI_WR_ADDR_MASK_H         (MT6363_PMIC_REG_BASE+0x422)
#define MT6363_SPMI_RD_ADDR                (MT6363_PMIC_REG_BASE+0x423)
#define MT6363_SPMI_RD_ADDR_H              (MT6363_PMIC_REG_BASE+0x424)
#define MT6363_SPMI_RD_ADDR_MASK           (MT6363_PMIC_REG_BASE+0x425)
#define MT6363_SPMI_RD_ADDR_MASK_H         (MT6363_PMIC_REG_BASE+0x426)
#define MT6363_SPMI_WR_DATA                (MT6363_PMIC_REG_BASE+0x427)
#define MT6363_SPMI_WR_DATA_MASK           (MT6363_PMIC_REG_BASE+0x428)
#define MT6363_SPMI_RD_DATA                (MT6363_PMIC_REG_BASE+0x429)
#define MT6363_SPMI_RD_DATA_MASK           (MT6363_PMIC_REG_BASE+0x42a)
#define MT6363_SPMI_DEBUG_OUT_L            (MT6363_PMIC_REG_BASE+0x42b)
#define MT6363_SPMI_DEBUG_OUT_H            (MT6363_PMIC_REG_BASE+0x42c)
#define MT6363_SPMI_DEBUG_SEL              (MT6363_PMIC_REG_BASE+0x42d)
#define MT6363_SPMI_DEBUG_SEL2             (MT6363_PMIC_REG_BASE+0x42e)
#define MT6363_SPMI_INT_STS                (MT6363_PMIC_REG_BASE+0x42f)
#define MT6363_SPMI_INT_EN                 (MT6363_PMIC_REG_BASE+0x430)
#define MT6363_SPMI_RCS_BUS_CONF           (MT6363_PMIC_REG_BASE+0x431)
#define MT6363_SPMI_RSV0                   (MT6363_PMIC_REG_BASE+0x432)
#define MT6363_SPMI_RSV1                   (MT6363_PMIC_REG_BASE+0x433)
#define MT6363_SCK_TOP_ANA_ID              (MT6363_PMIC_REG_BASE+0x500)
#define MT6363_SCK_TOP_DIG_ID              (MT6363_PMIC_REG_BASE+0x501)
#define MT6363_SCK_TOP_ANA_REV             (MT6363_PMIC_REG_BASE+0x502)
#define MT6363_SCK_TOP_DIG_REV             (MT6363_PMIC_REG_BASE+0x503)
#define MT6363_SCK_TOP_DBI                 (MT6363_PMIC_REG_BASE+0x504)
#define MT6363_SCK_TOP_ESP                 (MT6363_PMIC_REG_BASE+0x505)
#define MT6363_SCK_TOP_FPI                 (MT6363_PMIC_REG_BASE+0x506)
#define MT6363_SCK_TOP_DXI                 (MT6363_PMIC_REG_BASE+0x507)
#define MT6363_SCK_TOP_TPM0_L              (MT6363_PMIC_REG_BASE+0x508)
#define MT6363_SCK_TOP_TPM0_H              (MT6363_PMIC_REG_BASE+0x509)
#define MT6363_SCK_TOP_TPM1_L              (MT6363_PMIC_REG_BASE+0x50a)
#define MT6363_SCK_TOP_TPM1_H              (MT6363_PMIC_REG_BASE+0x50b)
#define MT6363_FQMTR_CON0_L                (MT6363_PMIC_REG_BASE+0x546)
#define MT6363_FQMTR_CON0_H                (MT6363_PMIC_REG_BASE+0x547)
#define MT6363_FQMTR_CON1_L                (MT6363_PMIC_REG_BASE+0x548)
#define MT6363_FQMTR_CON1_H                (MT6363_PMIC_REG_BASE+0x549)
#define MT6363_FQMTR_CON2_L                (MT6363_PMIC_REG_BASE+0x54a)
#define MT6363_FQMTR_CON2_H                (MT6363_PMIC_REG_BASE+0x54b)
#define MT6363_PSC_TOP_ANA_ID              (MT6363_PMIC_REG_BASE+0x900)
#define MT6363_PSC_TOP_DIG_ID              (MT6363_PMIC_REG_BASE+0x901)
#define MT6363_PSC_TOP_ANA_REV             (MT6363_PMIC_REG_BASE+0x902)
#define MT6363_PSC_TOP_DIG_REV             (MT6363_PMIC_REG_BASE+0x903)
#define MT6363_PSC_TOP_DBI                 (MT6363_PMIC_REG_BASE+0x904)
#define MT6363_PSC_TOP_ESP                 (MT6363_PMIC_REG_BASE+0x905)
#define MT6363_PSC_TOP_FPI                 (MT6363_PMIC_REG_BASE+0x906)
#define MT6363_PSC_TOP_DXI                 (MT6363_PMIC_REG_BASE+0x907)
#define MT6363_PSC_TPM0                    (MT6363_PMIC_REG_BASE+0x908)
#define MT6363_PSC_TPM0_H                  (MT6363_PMIC_REG_BASE+0x909)
#define MT6363_PSC_TPM1                    (MT6363_PMIC_REG_BASE+0x90a)
#define MT6363_PSC_TPM1_H                  (MT6363_PMIC_REG_BASE+0x90b)
#define MT6363_PSC_TOP_CLKCTL_0            (MT6363_PMIC_REG_BASE+0x90c)
#define MT6363_PSC_TOP_RSTCTL_0            (MT6363_PMIC_REG_BASE+0x90d)
#define MT6363_PSC_TOP_RSTCTL_1            (MT6363_PMIC_REG_BASE+0x90e)
#define MT6363_PSC_TOP_INT_CON0            (MT6363_PMIC_REG_BASE+0x90f)
#define MT6363_PSC_TOP_INT_CON0_SET        (MT6363_PMIC_REG_BASE+0x910)
#define MT6363_PSC_TOP_INT_CON0_CLR        (MT6363_PMIC_REG_BASE+0x911)
#define MT6363_PSC_TOP_INT_CON1            (MT6363_PMIC_REG_BASE+0x912)
#define MT6363_PSC_TOP_INT_CON1_SET        (MT6363_PMIC_REG_BASE+0x913)
#define MT6363_PSC_TOP_INT_CON1_CLR        (MT6363_PMIC_REG_BASE+0x914)
#define MT6363_PSC_TOP_INT_MASK_CON0       (MT6363_PMIC_REG_BASE+0x915)
#define MT6363_PSC_TOP_INT_MASK_CON0_SET   (MT6363_PMIC_REG_BASE+0x916)
#define MT6363_PSC_TOP_INT_MASK_CON0_CLR   (MT6363_PMIC_REG_BASE+0x917)
#define MT6363_PSC_TOP_INT_MASK_CON1       (MT6363_PMIC_REG_BASE+0x918)
#define MT6363_PSC_TOP_INT_MASK_CON1_SET   (MT6363_PMIC_REG_BASE+0x919)
#define MT6363_PSC_TOP_INT_MASK_CON1_CLR   (MT6363_PMIC_REG_BASE+0x91a)
#define MT6363_PSC_TOP_INT_STATUS0         (MT6363_PMIC_REG_BASE+0x91b)
#define MT6363_PSC_TOP_INT_STATUS1         (MT6363_PMIC_REG_BASE+0x91c)
#define MT6363_PSC_TOP_INT_RAW_STATUS0     (MT6363_PMIC_REG_BASE+0x91d)
#define MT6363_PSC_TOP_INT_RAW_STATUS1     (MT6363_PMIC_REG_BASE+0x91e)
#define MT6363_PSC_TOP_INT_MISC_CON        (MT6363_PMIC_REG_BASE+0x91f)
#define MT6363_PSC_TOP_INT_MISC_CON_SET    (MT6363_PMIC_REG_BASE+0x920)
#define MT6363_PSC_TOP_INT_MISC_CON_CLR    (MT6363_PMIC_REG_BASE+0x921)
#define MT6363_PSC_TOP_MON_CTL             (MT6363_PMIC_REG_BASE+0x922)
#define MT6363_STRUP_ANA_ID                (MT6363_PMIC_REG_BASE+0x980)
#define MT6363_STRUP_DIG_ID                (MT6363_PMIC_REG_BASE+0x981)
#define MT6363_STRUP_ANA_REV               (MT6363_PMIC_REG_BASE+0x982)
#define MT6363_STRUP_DIG_REV               (MT6363_PMIC_REG_BASE+0x983)
#define MT6363_STRUP_DBI                   (MT6363_PMIC_REG_BASE+0x984)
#define MT6363_STRUP_ESP                   (MT6363_PMIC_REG_BASE+0x985)
#define MT6363_STRUP_FPI                   (MT6363_PMIC_REG_BASE+0x986)
#define MT6363_STRUP_DXI                   (MT6363_PMIC_REG_BASE+0x987)
#define MT6363_STRUP_ANA_CON0              (MT6363_PMIC_REG_BASE+0x988)
#define MT6363_STRUP_ANA_CON1              (MT6363_PMIC_REG_BASE+0x989)
#define MT6363_STRUP_ANA_CON2              (MT6363_PMIC_REG_BASE+0x98a)
#define MT6363_STRUP_ANA_CON3              (MT6363_PMIC_REG_BASE+0x98b)
#define MT6363_STRUP_ELR_NUM               (MT6363_PMIC_REG_BASE+0x98c)
#define MT6363_STRUP_ELR_0                 (MT6363_PMIC_REG_BASE+0x98d)
#define MT6363_STRUP_ELR_1                 (MT6363_PMIC_REG_BASE+0x98e)
#define MT6363_STRUP_ELR_2                 (MT6363_PMIC_REG_BASE+0x98f)
#define MT6363_STRUP_ELR_3                 (MT6363_PMIC_REG_BASE+0x990)
#define MT6363_STRUP_ELR_4                 (MT6363_PMIC_REG_BASE+0x991)
#define MT6363_STRUP_ELR_5                 (MT6363_PMIC_REG_BASE+0x992)
#define MT6363_PSEQ_ANA_ID                 (MT6363_PMIC_REG_BASE+0xa00)
#define MT6363_PSEQ_DIG_ID                 (MT6363_PMIC_REG_BASE+0xa01)
#define MT6363_PSEQ_ANA_REV                (MT6363_PMIC_REG_BASE+0xa02)
#define MT6363_PSEQ_DIG_REV                (MT6363_PMIC_REG_BASE+0xa03)
#define MT6363_PSEQ_DBI                    (MT6363_PMIC_REG_BASE+0xa04)
#define MT6363_PSEQ_ESP                    (MT6363_PMIC_REG_BASE+0xa05)
#define MT6363_PSEQ_FPI                    (MT6363_PMIC_REG_BASE+0xa06)
#define MT6363_PSEQ_DXI                    (MT6363_PMIC_REG_BASE+0xa07)
#define MT6363_PPCCTL0                     (MT6363_PMIC_REG_BASE+0xa08)
#define MT6363_PPCCTL1                     (MT6363_PMIC_REG_BASE+0xa09)
#define MT6363_PPCCTL2                     (MT6363_PMIC_REG_BASE+0xa0a)
#define MT6363_PPCCFG0                     (MT6363_PMIC_REG_BASE+0xa0b)
#define MT6363_PPCCFG1                     (MT6363_PMIC_REG_BASE+0xa0c)
#define MT6363_STRUP_CON9                  (MT6363_PMIC_REG_BASE+0xa0d)
#define MT6363_STRUP_CON11                 (MT6363_PMIC_REG_BASE+0xa0e)
#define MT6363_STRUP_CON12                 (MT6363_PMIC_REG_BASE+0xa0f)
#define MT6363_STRUP_CON13                 (MT6363_PMIC_REG_BASE+0xa10)
#define MT6363_STRUP_CON14                 (MT6363_PMIC_REG_BASE+0xa11)
#define MT6363_PWRKEY_PRESS_STS            (MT6363_PMIC_REG_BASE+0xa12)
#define MT6363_PWRKEY_PRESS_STS_H          (MT6363_PMIC_REG_BASE+0xa13)
#define MT6363_STRUP_CON15                 (MT6363_PMIC_REG_BASE+0xa14)
#define MT6363_SELFWDT_CNT0                (MT6363_PMIC_REG_BASE+0xa15)
#define MT6363_SELFWDT_CNT1                (MT6363_PMIC_REG_BASE+0xa16)
#define MT6363_SELFWDT_CNT2                (MT6363_PMIC_REG_BASE+0xa17)
#define MT6363_STRUP_CON16                 (MT6363_PMIC_REG_BASE+0xa18)
#define MT6363_PORFLAG                     (MT6363_PMIC_REG_BASE+0xa19)
#define MT6363_STRUP_CON4                  (MT6363_PMIC_REG_BASE+0xa1a)
#define MT6363_STRUP_CON1                  (MT6363_PMIC_REG_BASE+0xa1b)
#define MT6363_STRUP_CON2                  (MT6363_PMIC_REG_BASE+0xa1c)
#define MT6363_STRUP_CON5                  (MT6363_PMIC_REG_BASE+0xa1d)
#define MT6363_STRUP_CON6                  (MT6363_PMIC_REG_BASE+0xa1e)
#define MT6363_STRUP_CON19                 (MT6363_PMIC_REG_BASE+0xa1f)
#define MT6363_PPCTST0                     (MT6363_PMIC_REG_BASE+0xa20)
#define MT6363_PPCCTL3                     (MT6363_PMIC_REG_BASE+0xa21)
#define MT6363_STRUP_CON10                 (MT6363_PMIC_REG_BASE+0xa22)
#define MT6363_STRUP_CON3                  (MT6363_PMIC_REG_BASE+0xa23)
#define MT6363_STRUP_CON7                  (MT6363_PMIC_REG_BASE+0xa24)
#define MT6363_STRUP_CON8                  (MT6363_PMIC_REG_BASE+0xa25)
#define MT6363_STRUP_PG_CON0               (MT6363_PMIC_REG_BASE+0xa26)
#define MT6363_STRUP_PG_CON1               (MT6363_PMIC_REG_BASE+0xa27)
#define MT6363_STRUP_PG_CON2               (MT6363_PMIC_REG_BASE+0xa28)
#define MT6363_STRUP_PG_CON3               (MT6363_PMIC_REG_BASE+0xa29)
#define MT6363_STRUP_PG_CON4               (MT6363_PMIC_REG_BASE+0xa2a)
#define MT6363_STRUP_PG_CON5               (MT6363_PMIC_REG_BASE+0xa2b)
#define MT6363_STRUP_PG_CON6               (MT6363_PMIC_REG_BASE+0xa2c)
#define MT6363_STRUP_PG_CON7               (MT6363_PMIC_REG_BASE+0xa2d)
#define MT6363_STRUP_PG_CON8               (MT6363_PMIC_REG_BASE+0xa2e)
#define MT6363_STRUP_OC_CON0               (MT6363_PMIC_REG_BASE+0xa2f)
#define MT6363_STRUP_OC_CON1               (MT6363_PMIC_REG_BASE+0xa30)
#define MT6363_STRUP_OC_CON2               (MT6363_PMIC_REG_BASE+0xa31)
#define MT6363_STRUP_OC_CON3               (MT6363_PMIC_REG_BASE+0xa32)
#define MT6363_CPSWKEY                     (MT6363_PMIC_REG_BASE+0xa33)
#define MT6363_CPSWKEY_H                   (MT6363_PMIC_REG_BASE+0xa34)
#define MT6363_CPSUSA_ELR31                (MT6363_PMIC_REG_BASE+0xa35)
#define MT6363_CPSUSA_ELR32                (MT6363_PMIC_REG_BASE+0xa36)
#define MT6363_CPSUSA_ELR33                (MT6363_PMIC_REG_BASE+0xa37)
#define MT6363_CPSCFG0                     (MT6363_PMIC_REG_BASE+0xa38)
#define MT6363_CPSCFG1                     (MT6363_PMIC_REG_BASE+0xa39)
#define MT6363_CPSDSA0                     (MT6363_PMIC_REG_BASE+0xa3a)
#define MT6363_CPSDSA1                     (MT6363_PMIC_REG_BASE+0xa3b)
#define MT6363_CPSDSA2                     (MT6363_PMIC_REG_BASE+0xa3c)
#define MT6363_CPSDSA3                     (MT6363_PMIC_REG_BASE+0xa3d)
#define MT6363_CPSDSA4                     (MT6363_PMIC_REG_BASE+0xa3e)
#define MT6363_CPSDSA5                     (MT6363_PMIC_REG_BASE+0xa3f)
#define MT6363_CPSDSA6                     (MT6363_PMIC_REG_BASE+0xa40)
#define MT6363_CPSDSA7                     (MT6363_PMIC_REG_BASE+0xa41)
#define MT6363_CPSDSA8                     (MT6363_PMIC_REG_BASE+0xa42)
#define MT6363_CPSDSA9                     (MT6363_PMIC_REG_BASE+0xa43)
#define MT6363_CPSDSA10                    (MT6363_PMIC_REG_BASE+0xa44)
#define MT6363_CPSDSA11                    (MT6363_PMIC_REG_BASE+0xa45)
#define MT6363_CPSDSA12                    (MT6363_PMIC_REG_BASE+0xa46)
#define MT6363_CPSDSA13                    (MT6363_PMIC_REG_BASE+0xa47)
#define MT6363_CPSDSA14                    (MT6363_PMIC_REG_BASE+0xa48)
#define MT6363_CPSDSA15                    (MT6363_PMIC_REG_BASE+0xa49)
#define MT6363_CPSDSA16                    (MT6363_PMIC_REG_BASE+0xa4a)
#define MT6363_CPSDSA17                    (MT6363_PMIC_REG_BASE+0xa4b)
#define MT6363_CPSDSA18                    (MT6363_PMIC_REG_BASE+0xa4c)
#define MT6363_CPSDSA19                    (MT6363_PMIC_REG_BASE+0xa4d)
#define MT6363_CPSDSA20                    (MT6363_PMIC_REG_BASE+0xa4e)
#define MT6363_CPSDSA21                    (MT6363_PMIC_REG_BASE+0xa4f)
#define MT6363_CPSDSA22                    (MT6363_PMIC_REG_BASE+0xa50)
#define MT6363_CPSDSA23                    (MT6363_PMIC_REG_BASE+0xa51)
#define MT6363_CPSDSA24                    (MT6363_PMIC_REG_BASE+0xa52)
#define MT6363_CPSDSA25                    (MT6363_PMIC_REG_BASE+0xa53)
#define MT6363_CPSDSA26                    (MT6363_PMIC_REG_BASE+0xa54)
#define MT6363_CPSDSA27                    (MT6363_PMIC_REG_BASE+0xa55)
#define MT6363_CPSDSA28                    (MT6363_PMIC_REG_BASE+0xa56)
#define MT6363_CPSDSA29                    (MT6363_PMIC_REG_BASE+0xa57)
#define MT6363_CPSDSA30                    (MT6363_PMIC_REG_BASE+0xa58)
#define MT6363_CPSDSA31                    (MT6363_PMIC_REG_BASE+0xa59)
#define MT6363_CPSDSA32                    (MT6363_PMIC_REG_BASE+0xa5a)
#define MT6363_CPSDSA33                    (MT6363_PMIC_REG_BASE+0xa5b)
#define MT6363_PSEQ_ELR_NUM                (MT6363_PMIC_REG_BASE+0xa5c)
#define MT6363_PSEQ_ELR0                   (MT6363_PMIC_REG_BASE+0xa5d)
#define MT6363_PSEQ_ELR1                   (MT6363_PMIC_REG_BASE+0xa5e)
#define MT6363_PSEQ_ELR4                   (MT6363_PMIC_REG_BASE+0xa5f)
#define MT6363_PSEQ_ELR5                   (MT6363_PMIC_REG_BASE+0xa60)
#define MT6363_CPSUSA_ELR0                 (MT6363_PMIC_REG_BASE+0xa61)
#define MT6363_CPSUSA_ELR1                 (MT6363_PMIC_REG_BASE+0xa62)
#define MT6363_CPSUSA_ELR2                 (MT6363_PMIC_REG_BASE+0xa63)
#define MT6363_CPSUSA_ELR3                 (MT6363_PMIC_REG_BASE+0xa64)
#define MT6363_CPSUSA_ELR4                 (MT6363_PMIC_REG_BASE+0xa65)
#define MT6363_CPSUSA_ELR5                 (MT6363_PMIC_REG_BASE+0xa66)
#define MT6363_CPSUSA_ELR6                 (MT6363_PMIC_REG_BASE+0xa67)
#define MT6363_CPSUSA_ELR7                 (MT6363_PMIC_REG_BASE+0xa68)
#define MT6363_CPSUSA_ELR8                 (MT6363_PMIC_REG_BASE+0xa69)
#define MT6363_CPSUSA_ELR9                 (MT6363_PMIC_REG_BASE+0xa6a)
#define MT6363_CPSUSA_ELR10                (MT6363_PMIC_REG_BASE+0xa6b)
#define MT6363_CPSUSA_ELR11                (MT6363_PMIC_REG_BASE+0xa6c)
#define MT6363_CPSUSA_ELR12                (MT6363_PMIC_REG_BASE+0xa6d)
#define MT6363_CPSUSA_ELR13                (MT6363_PMIC_REG_BASE+0xa6e)
#define MT6363_CPSUSA_ELR14                (MT6363_PMIC_REG_BASE+0xa6f)
#define MT6363_CPSUSA_ELR15                (MT6363_PMIC_REG_BASE+0xa70)
#define MT6363_CPSUSA_ELR16                (MT6363_PMIC_REG_BASE+0xa71)
#define MT6363_CPSUSA_ELR17                (MT6363_PMIC_REG_BASE+0xa72)
#define MT6363_CPSUSA_ELR18                (MT6363_PMIC_REG_BASE+0xa73)
#define MT6363_CPSUSA_ELR19                (MT6363_PMIC_REG_BASE+0xa74)
#define MT6363_CPSUSA_ELR20                (MT6363_PMIC_REG_BASE+0xa75)
#define MT6363_CPSUSA_ELR21                (MT6363_PMIC_REG_BASE+0xa76)
#define MT6363_CPSUSA_ELR22                (MT6363_PMIC_REG_BASE+0xa77)
#define MT6363_CPSUSA_ELR23                (MT6363_PMIC_REG_BASE+0xa78)
#define MT6363_CPSUSA_ELR24                (MT6363_PMIC_REG_BASE+0xa79)
#define MT6363_CPSUSA_ELR25                (MT6363_PMIC_REG_BASE+0xa7a)
#define MT6363_CPSUSA_ELR26                (MT6363_PMIC_REG_BASE+0xa7b)
#define MT6363_CPSUSA_ELR27                (MT6363_PMIC_REG_BASE+0xa7c)
#define MT6363_CPSUSA_ELR28                (MT6363_PMIC_REG_BASE+0xa7d)
#define MT6363_CPSUSA_ELR29                (MT6363_PMIC_REG_BASE+0xa7e)
#define MT6363_CPSUSA_ELR30                (MT6363_PMIC_REG_BASE+0xa7f)
#define MT6363_VREF_ANA_ID                 (MT6363_PMIC_REG_BASE+0xa80)
#define MT6363_VREF_DIG_ID                 (MT6363_PMIC_REG_BASE+0xa81)
#define MT6363_VREF_ANA_REV                (MT6363_PMIC_REG_BASE+0xa82)
#define MT6363_VREF_DIG_REV                (MT6363_PMIC_REG_BASE+0xa83)
#define MT6363_VREF_DBI                    (MT6363_PMIC_REG_BASE+0xa84)
#define MT6363_VREF_ESP                    (MT6363_PMIC_REG_BASE+0xa85)
#define MT6363_VREF_FPI                    (MT6363_PMIC_REG_BASE+0xa86)
#define MT6363_VREF_DXI                    (MT6363_PMIC_REG_BASE+0xa87)
#define MT6363_PCHR_VREF_ANA_CON0          (MT6363_PMIC_REG_BASE+0xa88)
#define MT6363_PCHR_VREF_ANA_CON1          (MT6363_PMIC_REG_BASE+0xa89)
#define MT6363_PCHR_VREF_ANA_CON2          (MT6363_PMIC_REG_BASE+0xa8a)
#define MT6363_PCHR_VREF_ANA_CON3          (MT6363_PMIC_REG_BASE+0xa8b)
#define MT6363_PCHR_VREF_ANA_CON4          (MT6363_PMIC_REG_BASE+0xa8c)
#define MT6363_PCHR_VREF_ANA_CON5          (MT6363_PMIC_REG_BASE+0xa8d)
#define MT6363_PCHR_VREF_ANA_CON6          (MT6363_PMIC_REG_BASE+0xa8e)
#define MT6363_PCHR_VREF_ANA_CON7          (MT6363_PMIC_REG_BASE+0xa8f)
#define MT6363_VREF_ELR_NUM                (MT6363_PMIC_REG_BASE+0xa90)
#define MT6363_PCHR_VREF_ELR_0             (MT6363_PMIC_REG_BASE+0xa91)
#define MT6363_PCHR_VREF_ELR_1             (MT6363_PMIC_REG_BASE+0xa92)
#define MT6363_PCHR_VREF_ELR_2             (MT6363_PMIC_REG_BASE+0xa93)
#define MT6363_PCHR_VREF_ELR_3             (MT6363_PMIC_REG_BASE+0xa94)
#define MT6363_PCHR_VREF_ELR_4             (MT6363_PMIC_REG_BASE+0xa95)
#define MT6363_PCHR_VREF_ELR_5             (MT6363_PMIC_REG_BASE+0xa96)
#define MT6363_PCHR_VREF_ELR_6             (MT6363_PMIC_REG_BASE+0xa97)
#define MT6363_BM_TOP_ANA_ID               (MT6363_PMIC_REG_BASE+0xc00)
#define MT6363_BM_TOP_DIG_ID               (MT6363_PMIC_REG_BASE+0xc01)
#define MT6363_BM_TOP_DSN_REV0             (MT6363_PMIC_REG_BASE+0xc02)
#define MT6363_BM_TOP_DSN_REV1             (MT6363_PMIC_REG_BASE+0xc03)
#define MT6363_BM_TOP_DBI_0                (MT6363_PMIC_REG_BASE+0xc04)
#define MT6363_BM_TOP_DBI_1                (MT6363_PMIC_REG_BASE+0xc05)
#define MT6363_BM_TOP_DXI                  (MT6363_PMIC_REG_BASE+0xc06)
#define MT6363_BM_TPM0                     (MT6363_PMIC_REG_BASE+0xc07)
#define MT6363_BM_TPM1                     (MT6363_PMIC_REG_BASE+0xc08)
#define MT6363_BM_TPM2                     (MT6363_PMIC_REG_BASE+0xc09)
#define MT6363_BM_TPM3                     (MT6363_PMIC_REG_BASE+0xc0a)
#define MT6363_BM_TOP_CKPDN_CON0           (MT6363_PMIC_REG_BASE+0xc0b)
#define MT6363_BM_TOP_CKPDN_CON0_SET       (MT6363_PMIC_REG_BASE+0xc0c)
#define MT6363_BM_TOP_CKPDN_CON0_CLR       (MT6363_PMIC_REG_BASE+0xc0d)
#define MT6363_BM_TOP_CKPDN_CON1           (MT6363_PMIC_REG_BASE+0xc0e)
#define MT6363_BM_TOP_CKPDN_CON1_SET       (MT6363_PMIC_REG_BASE+0xc0f)
#define MT6363_BM_TOP_CKPDN_CON1_CLR       (MT6363_PMIC_REG_BASE+0xc10)
#define MT6363_BM_TOP_CKSEL_CON0           (MT6363_PMIC_REG_BASE+0xc11)
#define MT6363_BM_TOP_CKSEL_CON0_SET       (MT6363_PMIC_REG_BASE+0xc12)
#define MT6363_BM_TOP_CKSEL_CON0_CLR       (MT6363_PMIC_REG_BASE+0xc13)
#define MT6363_BM_TOP_CKHWEN_CON0          (MT6363_PMIC_REG_BASE+0xc17)
#define MT6363_BM_TOP_CKHWEN_CON0_SET      (MT6363_PMIC_REG_BASE+0xc18)
#define MT6363_BM_TOP_CKHWEN_CON0_CLR      (MT6363_PMIC_REG_BASE+0xc19)
#define MT6363_BM_TOP_CKTST_CON0           (MT6363_PMIC_REG_BASE+0xc1a)
#define MT6363_BM_TOP_RST_CON0             (MT6363_PMIC_REG_BASE+0xc1b)
#define MT6363_BM_TOP_RST_CON0_SET         (MT6363_PMIC_REG_BASE+0xc1c)
#define MT6363_BM_TOP_RST_CON0_CLR         (MT6363_PMIC_REG_BASE+0xc1d)
#define MT6363_BM_TOP_RST_CON1             (MT6363_PMIC_REG_BASE+0xc1e)
#define MT6363_BM_TOP_RST_CON1_SET         (MT6363_PMIC_REG_BASE+0xc1f)
#define MT6363_BM_TOP_RST_CON1_CLR         (MT6363_PMIC_REG_BASE+0xc20)
#define MT6363_BM_TOP_RST_CON2             (MT6363_PMIC_REG_BASE+0xc21)
#define MT6363_BM_TOP_RST_CON2_SET         (MT6363_PMIC_REG_BASE+0xc22)
#define MT6363_BM_TOP_RST_CON2_CLR         (MT6363_PMIC_REG_BASE+0xc23)
#define MT6363_BM_TOP_INT_CON0             (MT6363_PMIC_REG_BASE+0xc24)
#define MT6363_BM_TOP_INT_CON0_SET         (MT6363_PMIC_REG_BASE+0xc25)
#define MT6363_BM_TOP_INT_CON0_CLR         (MT6363_PMIC_REG_BASE+0xc26)
#define MT6363_BM_TOP_INT_CON1             (MT6363_PMIC_REG_BASE+0xc27)
#define MT6363_BM_TOP_INT_CON1_SET         (MT6363_PMIC_REG_BASE+0xc28)
#define MT6363_BM_TOP_INT_CON1_CLR         (MT6363_PMIC_REG_BASE+0xc29)
#define MT6363_BM_TOP_INT_CON2             (MT6363_PMIC_REG_BASE+0xc2a)
#define MT6363_BM_TOP_INT_CON2_SET         (MT6363_PMIC_REG_BASE+0xc2b)
#define MT6363_BM_TOP_INT_CON2_CLR         (MT6363_PMIC_REG_BASE+0xc2c)
#define MT6363_BM_TOP_INT_MASK_CON0        (MT6363_PMIC_REG_BASE+0xc2d)
#define MT6363_BM_TOP_INT_MASK_CON0_SET    (MT6363_PMIC_REG_BASE+0xc2e)
#define MT6363_BM_TOP_INT_MASK_CON0_CLR    (MT6363_PMIC_REG_BASE+0xc2f)
#define MT6363_BM_TOP_INT_MASK_CON1        (MT6363_PMIC_REG_BASE+0xc30)
#define MT6363_BM_TOP_INT_MASK_CON1_SET    (MT6363_PMIC_REG_BASE+0xc31)
#define MT6363_BM_TOP_INT_MASK_CON1_CLR    (MT6363_PMIC_REG_BASE+0xc32)
#define MT6363_BM_TOP_INT_MASK_CON2        (MT6363_PMIC_REG_BASE+0xc33)
#define MT6363_BM_TOP_INT_MASK_CON2_SET    (MT6363_PMIC_REG_BASE+0xc34)
#define MT6363_BM_TOP_INT_MASK_CON2_CLR    (MT6363_PMIC_REG_BASE+0xc35)
#define MT6363_BM_TOP_INT_STATUS0          (MT6363_PMIC_REG_BASE+0xc36)
#define MT6363_BM_TOP_INT_STATUS1          (MT6363_PMIC_REG_BASE+0xc37)
#define MT6363_BM_TOP_INT_STATUS2          (MT6363_PMIC_REG_BASE+0xc38)
#define MT6363_BM_TOP_INT_RAW_STATUS0      (MT6363_PMIC_REG_BASE+0xc39)
#define MT6363_BM_TOP_INT_RAW_STATUS1      (MT6363_PMIC_REG_BASE+0xc3a)
#define MT6363_BM_TOP_INT_RAW_STATUS2      (MT6363_PMIC_REG_BASE+0xc3b)
#define MT6363_BM_TOP_INT_MISC_CON         (MT6363_PMIC_REG_BASE+0xc3c)
#define MT6363_BM_TOP_DBG_CON0             (MT6363_PMIC_REG_BASE+0xc3d)
#define MT6363_BM_TOP_DBG_CON1             (MT6363_PMIC_REG_BASE+0xc3e)
#define MT6363_BM_TOP_RSV0                 (MT6363_PMIC_REG_BASE+0xc3f)
#define MT6363_BM_WKEY0_L                  (MT6363_PMIC_REG_BASE+0xc40)
#define MT6363_BM_WKEY0_H                  (MT6363_PMIC_REG_BASE+0xc41)
#define MT6363_BM_WKEY1_L                  (MT6363_PMIC_REG_BASE+0xc42)
#define MT6363_BM_WKEY1_H                  (MT6363_PMIC_REG_BASE+0xc43)
#define MT6363_BM_BAT_PLUG_OUT_CON         (MT6363_PMIC_REG_BASE+0xc46)
#define MT6363_BM_BAT_PLUG_OUT_STS0        (MT6363_PMIC_REG_BASE+0xc47)
#define MT6363_BM_BAT_PLUG_OUT_STS1        (MT6363_PMIC_REG_BASE+0xc48)
#define MT6363_BM_BAT_VALID_STATUS         (MT6363_PMIC_REG_BASE+0xc49)
#define MT6363_FGADC_ANA_ANA_ID            (MT6363_PMIC_REG_BASE+0xc80)
#define MT6363_FGADC_ANA_DIG_ID            (MT6363_PMIC_REG_BASE+0xc81)
#define MT6363_FGADC_ANA_DSN_REV0          (MT6363_PMIC_REG_BASE+0xc82)
#define MT6363_FGADC_ANA_DSN_REV1          (MT6363_PMIC_REG_BASE+0xc83)
#define MT6363_FGADC_ANA_DSN_DBI           (MT6363_PMIC_REG_BASE+0xc84)
#define MT6363_FGADC_ANA_DSN_ESP           (MT6363_PMIC_REG_BASE+0xc85)
#define MT6363_FGADC_ANA_DSN_DXI           (MT6363_PMIC_REG_BASE+0xc86)
#define MT6363_FGADC_DXI                   (MT6363_PMIC_REG_BASE+0xc87)
#define MT6363_FGADC_ANA_CON0              (MT6363_PMIC_REG_BASE+0xc88)
#define MT6363_FGADC_ANA_CON1              (MT6363_PMIC_REG_BASE+0xc89)
#define MT6363_FGADC_ANA_CON2              (MT6363_PMIC_REG_BASE+0xc8a)
#define MT6363_FGADC_ANA_TEST_CON0         (MT6363_PMIC_REG_BASE+0xc8b)
#define MT6363_FGADC_ANA_TEST_CON1         (MT6363_PMIC_REG_BASE+0xc8c)
#define MT6363_FGADC_ANA_TEST_CON2         (MT6363_PMIC_REG_BASE+0xc8d)
#define MT6363_FGADC_ANA_ELR_NUM           (MT6363_PMIC_REG_BASE+0xc8e)
#define MT6363_FGADC_ANA_ELR4              (MT6363_PMIC_REG_BASE+0xc8f)
#define MT6363_FGADC_ANA_ELR5              (MT6363_PMIC_REG_BASE+0xc90)
#define MT6363_FGADC0_ANA_ID               (MT6363_PMIC_REG_BASE+0xd00)
#define MT6363_FGADC0_DIG_ID               (MT6363_PMIC_REG_BASE+0xd01)
#define MT6363_FGADC0_DSN_REV0             (MT6363_PMIC_REG_BASE+0xd02)
#define MT6363_FGADC0_DSN_REV1             (MT6363_PMIC_REG_BASE+0xd03)
#define MT6363_FGADC0_DSN_DBI              (MT6363_PMIC_REG_BASE+0xd04)
#define MT6363_FGADC0_DSN_ESP              (MT6363_PMIC_REG_BASE+0xd05)
#define MT6363_FGADC0_DSN_DXI              (MT6363_PMIC_REG_BASE+0xd06)
#define MT6363_FGADC_CON0                  (MT6363_PMIC_REG_BASE+0xd07)
#define MT6363_FGADC_CON1                  (MT6363_PMIC_REG_BASE+0xd08)
#define MT6363_FGADC_CON2                  (MT6363_PMIC_REG_BASE+0xd09)
#define MT6363_FGADC_CON3                  (MT6363_PMIC_REG_BASE+0xd0a)
#define MT6363_FGADC_CON4                  (MT6363_PMIC_REG_BASE+0xd0b)
#define MT6363_FGADC_CON5                  (MT6363_PMIC_REG_BASE+0xd0c)
#define MT6363_FGADC_CON6                  (MT6363_PMIC_REG_BASE+0xd0d)
#define MT6363_FGADC_CON7                  (MT6363_PMIC_REG_BASE+0xd0e)
#define MT6363_FGADC_CON8                  (MT6363_PMIC_REG_BASE+0xd0f)
#define MT6363_FGADC_CON9                  (MT6363_PMIC_REG_BASE+0xd10)
#define MT6363_FGADC_RST_CON0              (MT6363_PMIC_REG_BASE+0xd11)
#define MT6363_FGADC_CAR_CON0_L            (MT6363_PMIC_REG_BASE+0xd12)
#define MT6363_FGADC_CAR_CON0_H            (MT6363_PMIC_REG_BASE+0xd13)
#define MT6363_FGADC_CAR_CON1_L            (MT6363_PMIC_REG_BASE+0xd14)
#define MT6363_FGADC_CAR_CON1_H            (MT6363_PMIC_REG_BASE+0xd15)
#define MT6363_FGADC_CARTH_CON0_L          (MT6363_PMIC_REG_BASE+0xd16)
#define MT6363_FGADC_CARTH_CON0_H          (MT6363_PMIC_REG_BASE+0xd17)
#define MT6363_FGADC_CARTH_CON1_L          (MT6363_PMIC_REG_BASE+0xd18)
#define MT6363_FGADC_CARTH_CON1_H          (MT6363_PMIC_REG_BASE+0xd19)
#define MT6363_FGADC_CARTH_CON2_L          (MT6363_PMIC_REG_BASE+0xd1a)
#define MT6363_FGADC_CARTH_CON2_H          (MT6363_PMIC_REG_BASE+0xd1b)
#define MT6363_FGADC_CARTH_CON3_L          (MT6363_PMIC_REG_BASE+0xd1c)
#define MT6363_FGADC_CARTH_CON3_H          (MT6363_PMIC_REG_BASE+0xd1d)
#define MT6363_FGADC_NCAR_CON0_L           (MT6363_PMIC_REG_BASE+0xd1e)
#define MT6363_FGADC_NCAR_CON0_H           (MT6363_PMIC_REG_BASE+0xd1f)
#define MT6363_FGADC_NCAR_CON1_L           (MT6363_PMIC_REG_BASE+0xd20)
#define MT6363_FGADC_NCAR_CON1_H           (MT6363_PMIC_REG_BASE+0xd21)
#define MT6363_FGADC_NCAR_CON2_L           (MT6363_PMIC_REG_BASE+0xd22)
#define MT6363_FGADC_NCAR_CON2_H           (MT6363_PMIC_REG_BASE+0xd23)
#define MT6363_FGADC_NCAR_CON3_L           (MT6363_PMIC_REG_BASE+0xd24)
#define MT6363_FGADC_NCAR_CON3_H           (MT6363_PMIC_REG_BASE+0xd25)
#define MT6363_FGADC_IAVG_CON0_L           (MT6363_PMIC_REG_BASE+0xd26)
#define MT6363_FGADC_IAVG_CON0_H           (MT6363_PMIC_REG_BASE+0xd27)
#define MT6363_FGADC_IAVG_CON1             (MT6363_PMIC_REG_BASE+0xd28)
#define MT6363_FGADC_IAVG_CON2_L           (MT6363_PMIC_REG_BASE+0xd29)
#define MT6363_FGADC_IAVG_CON2_H           (MT6363_PMIC_REG_BASE+0xd2a)
#define MT6363_FGADC_IAVG_CON3_L           (MT6363_PMIC_REG_BASE+0xd2b)
#define MT6363_FGADC_IAVG_CON3_H           (MT6363_PMIC_REG_BASE+0xd2c)
#define MT6363_FGADC_IAVG_CON4_L           (MT6363_PMIC_REG_BASE+0xd2d)
#define MT6363_FGADC_IAVG_CON4_H           (MT6363_PMIC_REG_BASE+0xd2e)
#define MT6363_FGADC_IAVG_CON5_L           (MT6363_PMIC_REG_BASE+0xd2f)
#define MT6363_FGADC_IAVG_CON5_H           (MT6363_PMIC_REG_BASE+0xd30)
#define MT6363_FGADC_IAVG_CON6_L           (MT6363_PMIC_REG_BASE+0xd31)
#define MT6363_FGADC_IAVG_CON6_H           (MT6363_PMIC_REG_BASE+0xd32)
#define MT6363_FGADC_NTER_CON0_L           (MT6363_PMIC_REG_BASE+0xd33)
#define MT6363_FGADC_NTER_CON0_H           (MT6363_PMIC_REG_BASE+0xd34)
#define MT6363_FGADC_NTER_CON1_L           (MT6363_PMIC_REG_BASE+0xd35)
#define MT6363_FGADC_NTER_CON1_H           (MT6363_PMIC_REG_BASE+0xd36)
#define MT6363_FGADC_SON_CON0_L            (MT6363_PMIC_REG_BASE+0xd37)
#define MT6363_FGADC_SON_CON0_H            (MT6363_PMIC_REG_BASE+0xd38)
#define MT6363_FGADC_SON_CON1_L            (MT6363_PMIC_REG_BASE+0xd39)
#define MT6363_FGADC_SON_CON1_H            (MT6363_PMIC_REG_BASE+0xd3a)
#define MT6363_FGADC_SON_CON2_L            (MT6363_PMIC_REG_BASE+0xd3b)
#define MT6363_FGADC_SON_CON2_H            (MT6363_PMIC_REG_BASE+0xd3c)
#define MT6363_FGADC_SOFF_CON0_L           (MT6363_PMIC_REG_BASE+0xd3d)
#define MT6363_FGADC_SOFF_CON0_H           (MT6363_PMIC_REG_BASE+0xd3e)
#define MT6363_FGADC_SOFF_CON1_L           (MT6363_PMIC_REG_BASE+0xd3f)
#define MT6363_FGADC_SOFF_CON1_H           (MT6363_PMIC_REG_BASE+0xd40)
#define MT6363_FGADC_SOFF_CON2_L           (MT6363_PMIC_REG_BASE+0xd41)
#define MT6363_FGADC_SOFF_CON2_H           (MT6363_PMIC_REG_BASE+0xd42)
#define MT6363_FGADC_SOFF_CON3_L           (MT6363_PMIC_REG_BASE+0xd43)
#define MT6363_FGADC_SOFF_CON3_H           (MT6363_PMIC_REG_BASE+0xd44)
#define MT6363_FGADC_SOFF_CON4             (MT6363_PMIC_REG_BASE+0xd45)
#define MT6363_FGADC_SOFF_CON5_L           (MT6363_PMIC_REG_BASE+0xd46)
#define MT6363_FGADC_SOFF_CON5_H           (MT6363_PMIC_REG_BASE+0xd47)
#define MT6363_FGADC_ZCV_CON0              (MT6363_PMIC_REG_BASE+0xd48)
#define MT6363_FGADC_ZCV_CON1              (MT6363_PMIC_REG_BASE+0xd49)
#define MT6363_FGADC_ZCV_CON2_L            (MT6363_PMIC_REG_BASE+0xd4a)
#define MT6363_FGADC_ZCV_CON2_H            (MT6363_PMIC_REG_BASE+0xd4b)
#define MT6363_FGADC_ZCV_CON3_L            (MT6363_PMIC_REG_BASE+0xd4c)
#define MT6363_FGADC_ZCV_CON3_H            (MT6363_PMIC_REG_BASE+0xd4d)
#define MT6363_FGADC_ZCV_CON4_L            (MT6363_PMIC_REG_BASE+0xd4e)
#define MT6363_FGADC_ZCV_CON4_H            (MT6363_PMIC_REG_BASE+0xd4f)
#define MT6363_FGADC_ZCVTH_CON0_L          (MT6363_PMIC_REG_BASE+0xd50)
#define MT6363_FGADC_ZCVTH_CON0_H          (MT6363_PMIC_REG_BASE+0xd51)
#define MT6363_FGADC_ZCVTH_CON1_L          (MT6363_PMIC_REG_BASE+0xd52)
#define MT6363_FGADC_ZCVTH_CON1_H          (MT6363_PMIC_REG_BASE+0xd53)
#define MT6363_FGADC_ZCV_CAR_LAT0_7_0      (MT6363_PMIC_REG_BASE+0xd54)
#define MT6363_FGADC_ZCV_CAR_LAT0_15_8     (MT6363_PMIC_REG_BASE+0xd55)
#define MT6363_FGADC_ZCV_CAR_LAT0_23_16    (MT6363_PMIC_REG_BASE+0xd56)
#define MT6363_FGADC_ZCV_CAR_LAT0_31_24    (MT6363_PMIC_REG_BASE+0xd57)
#define MT6363_FGADC_ZCV_CAR_LAT1_7_0      (MT6363_PMIC_REG_BASE+0xd58)
#define MT6363_FGADC_ZCV_CAR_LAT1_15_8     (MT6363_PMIC_REG_BASE+0xd59)
#define MT6363_FGADC_ZCV_CAR_LAT1_23_16    (MT6363_PMIC_REG_BASE+0xd5a)
#define MT6363_FGADC_ZCV_CAR_LAT1_31_24    (MT6363_PMIC_REG_BASE+0xd5b)
#define MT6363_FGADC_ZCV_CAR_LAT2_7_0      (MT6363_PMIC_REG_BASE+0xd5c)
#define MT6363_FGADC_ZCV_CAR_LAT2_15_8     (MT6363_PMIC_REG_BASE+0xd5d)
#define MT6363_FGADC_ZCV_CAR_LAT2_23_16    (MT6363_PMIC_REG_BASE+0xd5e)
#define MT6363_FGADC_ZCV_CAR_LAT2_31_24    (MT6363_PMIC_REG_BASE+0xd5f)
#define MT6363_FGADC_ZCV_CAR_LAT3_7_0      (MT6363_PMIC_REG_BASE+0xd60)
#define MT6363_FGADC_ZCV_CAR_LAT3_15_8     (MT6363_PMIC_REG_BASE+0xd61)
#define MT6363_FGADC_ZCV_CAR_LAT3_23_16    (MT6363_PMIC_REG_BASE+0xd62)
#define MT6363_FGADC_ZCV_CAR_LAT3_31_24    (MT6363_PMIC_REG_BASE+0xd63)
#define MT6363_FGADC_ZCV_NCAR_LAT0_7_0     (MT6363_PMIC_REG_BASE+0xd64)
#define MT6363_FGADC_ZCV_NCAR_LAT0_15_8    (MT6363_PMIC_REG_BASE+0xd65)
#define MT6363_FGADC_ZCV_NCAR_LAT0_23_16   (MT6363_PMIC_REG_BASE+0xd66)
#define MT6363_FGADC_ZCV_NCAR_LAT0_31_24   (MT6363_PMIC_REG_BASE+0xd67)
#define MT6363_FGADC_ZCV_NCAR_LAT1_7_0     (MT6363_PMIC_REG_BASE+0xd68)
#define MT6363_FGADC_ZCV_NCAR_LAT1_15_8    (MT6363_PMIC_REG_BASE+0xd69)
#define MT6363_FGADC_ZCV_NCAR_LAT1_23_16   (MT6363_PMIC_REG_BASE+0xd6a)
#define MT6363_FGADC_ZCV_NCAR_LAT1_31_24   (MT6363_PMIC_REG_BASE+0xd6b)
#define MT6363_FGADC_ZCV_NCAR_LAT2_7_0     (MT6363_PMIC_REG_BASE+0xd6c)
#define MT6363_FGADC_ZCV_NCAR_LAT2_15_8    (MT6363_PMIC_REG_BASE+0xd6d)
#define MT6363_FGADC_ZCV_NCAR_LAT2_23_16   (MT6363_PMIC_REG_BASE+0xd6e)
#define MT6363_FGADC_ZCV_NCAR_LAT2_31_24   (MT6363_PMIC_REG_BASE+0xd6f)
#define MT6363_FGADC_ZCV_NCAR_LAT3_7_0     (MT6363_PMIC_REG_BASE+0xd70)
#define MT6363_FGADC_ZCV_NCAR_LAT3_15_8    (MT6363_PMIC_REG_BASE+0xd71)
#define MT6363_FGADC_ZCV_NCAR_LAT3_23_16   (MT6363_PMIC_REG_BASE+0xd72)
#define MT6363_FGADC_ZCV_NCAR_LAT3_31_24   (MT6363_PMIC_REG_BASE+0xd73)
#define MT6363_FGADC_ZCV_NCAR_LAT4_7_0     (MT6363_PMIC_REG_BASE+0xd74)
#define MT6363_FGADC_ZCV_NCAR_LAT4_15_8    (MT6363_PMIC_REG_BASE+0xd75)
#define MT6363_FGADC_ZCV_NCAR_LAT4_23_16   (MT6363_PMIC_REG_BASE+0xd76)
#define MT6363_FGADC_ZCV_NCAR_LAT4_31_24   (MT6363_PMIC_REG_BASE+0xd77)
#define MT6363_FGADC1_ANA_ID               (MT6363_PMIC_REG_BASE+0xd80)
#define MT6363_FGADC1_DIG_ID               (MT6363_PMIC_REG_BASE+0xd81)
#define MT6363_FGADC1_DSN_REV0             (MT6363_PMIC_REG_BASE+0xd82)
#define MT6363_FGADC1_DSN_REV1             (MT6363_PMIC_REG_BASE+0xd83)
#define MT6363_FGADC1_DSN_DBI              (MT6363_PMIC_REG_BASE+0xd84)
#define MT6363_FGADC1_DSN_ESP              (MT6363_PMIC_REG_BASE+0xd85)
#define MT6363_FGADC1_DSN_DXI              (MT6363_PMIC_REG_BASE+0xd86)
#define MT6363_FGADC_R_CON0_L              (MT6363_PMIC_REG_BASE+0xd87)
#define MT6363_FGADC_R_CON0_H              (MT6363_PMIC_REG_BASE+0xd88)
#define MT6363_FGADC_CUR_CON0_L            (MT6363_PMIC_REG_BASE+0xd89)
#define MT6363_FGADC_CUR_CON0_H            (MT6363_PMIC_REG_BASE+0xd8a)
#define MT6363_FGADC_CUR_CON1_L            (MT6363_PMIC_REG_BASE+0xd8b)
#define MT6363_FGADC_CUR_CON1_H            (MT6363_PMIC_REG_BASE+0xd8c)
#define MT6363_FGADC_CUR_CON2_L            (MT6363_PMIC_REG_BASE+0xd8d)
#define MT6363_FGADC_CUR_CON2_H            (MT6363_PMIC_REG_BASE+0xd8e)
#define MT6363_FGADC_CUR_CON3_L            (MT6363_PMIC_REG_BASE+0xd8f)
#define MT6363_FGADC_CUR_CON3_H            (MT6363_PMIC_REG_BASE+0xd90)
#define MT6363_FGADC_OFFSET_CON0_L         (MT6363_PMIC_REG_BASE+0xd91)
#define MT6363_FGADC_OFFSET_CON0_H         (MT6363_PMIC_REG_BASE+0xd92)
#define MT6363_FGADC_OFFSET_CON1_L         (MT6363_PMIC_REG_BASE+0xd93)
#define MT6363_FGADC_OFFSET_CON1_H         (MT6363_PMIC_REG_BASE+0xd94)
#define MT6363_FGADC_OFFSET_CON2_L         (MT6363_PMIC_REG_BASE+0xd95)
#define MT6363_FGADC_OFFSET_CON2_H         (MT6363_PMIC_REG_BASE+0xd96)
#define MT6363_FGADC_SW_CAL_CON0           (MT6363_PMIC_REG_BASE+0xd97)
#define MT6363_FGADC_GAIN_CON0_L           (MT6363_PMIC_REG_BASE+0xd98)
#define MT6363_FGADC_GAIN_CON0_H           (MT6363_PMIC_REG_BASE+0xd99)
#define MT6363_FGADC_TEST_CON0             (MT6363_PMIC_REG_BASE+0xd9a)
#define MT6363_SYSTEM_INFO_CON0_L          (MT6363_PMIC_REG_BASE+0xd9b)
#define MT6363_SYSTEM_INFO_CON0_H          (MT6363_PMIC_REG_BASE+0xd9c)
#define MT6363_SYSTEM_INFO_CON1_L          (MT6363_PMIC_REG_BASE+0xd9d)
#define MT6363_SYSTEM_INFO_CON1_H          (MT6363_PMIC_REG_BASE+0xd9e)
#define MT6363_SYSTEM_INFO_CON2_L          (MT6363_PMIC_REG_BASE+0xd9f)
#define MT6363_SYSTEM_INFO_CON2_H          (MT6363_PMIC_REG_BASE+0xda0)
#define MT6363_FGADC_FG_CAL_CON0           (MT6363_PMIC_REG_BASE+0xda1)
#define MT6363_BATON_ANA_ANA_ID            (MT6363_PMIC_REG_BASE+0xe00)
#define MT6363_BATON_ANA_DIG_ID            (MT6363_PMIC_REG_BASE+0xe01)
#define MT6363_BATON_ANA_DSN_REV0          (MT6363_PMIC_REG_BASE+0xe02)
#define MT6363_BATON_ANA_DSN_REV1          (MT6363_PMIC_REG_BASE+0xe03)
#define MT6363_BATON_ANA_DSN_DBI           (MT6363_PMIC_REG_BASE+0xe04)
#define MT6363_BATON_ANA_DSN_ESP           (MT6363_PMIC_REG_BASE+0xe05)
#define MT6363_BATON_ANA_DSN_DXI           (MT6363_PMIC_REG_BASE+0xe06)
#define MT6363_BATON_ANA_CON0              (MT6363_PMIC_REG_BASE+0xe07)
#define MT6363_BATON_ANA_MON0              (MT6363_PMIC_REG_BASE+0xe08)
#define MT6363_BATON_ANA_ID                (MT6363_PMIC_REG_BASE+0xe80)
#define MT6363_BATON_DIG_ID                (MT6363_PMIC_REG_BASE+0xe81)
#define MT6363_BATON_DSN_REV0              (MT6363_PMIC_REG_BASE+0xe82)
#define MT6363_BATON_DSN_REV1              (MT6363_PMIC_REG_BASE+0xe83)
#define MT6363_BATON_DSN_DBI               (MT6363_PMIC_REG_BASE+0xe84)
#define MT6363_BATON_DSN_ESP               (MT6363_PMIC_REG_BASE+0xe85)
#define MT6363_BATON_DSN_DXI               (MT6363_PMIC_REG_BASE+0xe86)
#define MT6363_BATON_CON0                  (MT6363_PMIC_REG_BASE+0xe87)
#define MT6363_BATON_CON1                  (MT6363_PMIC_REG_BASE+0xe88)
#define MT6363_BATON_CON2                  (MT6363_PMIC_REG_BASE+0xe89)
#define MT6363_BATON_CON3                  (MT6363_PMIC_REG_BASE+0xe8a)
#define MT6363_BATON_CON4                  (MT6363_PMIC_REG_BASE+0xe8b)
#define MT6363_HK_TOP_ANA_ID               (MT6363_PMIC_REG_BASE+0xf80)
#define MT6363_HK_TOP_DIG_ID               (MT6363_PMIC_REG_BASE+0xf81)
#define MT6363_HK_TOP_ANA_REV              (MT6363_PMIC_REG_BASE+0xf82)
#define MT6363_HK_TOP_DIG_REV              (MT6363_PMIC_REG_BASE+0xf83)
#define MT6363_HK_TOP_DBI                  (MT6363_PMIC_REG_BASE+0xf84)
#define MT6363_HK_TOP_ESP                  (MT6363_PMIC_REG_BASE+0xf85)
#define MT6363_HK_TOP_FPI                  (MT6363_PMIC_REG_BASE+0xf86)
#define MT6363_HK_TOP_DXI                  (MT6363_PMIC_REG_BASE+0xf87)
#define MT6363_HK_TPM0                     (MT6363_PMIC_REG_BASE+0xf88)
#define MT6363_HK_TPM1                     (MT6363_PMIC_REG_BASE+0xf89)
#define MT6363_HK_TPM2                     (MT6363_PMIC_REG_BASE+0xf8a)
#define MT6363_HK_TPM3                     (MT6363_PMIC_REG_BASE+0xf8b)
#define MT6363_HK_TOP_CLK_CON0             (MT6363_PMIC_REG_BASE+0xf8c)
#define MT6363_HK_TOP_CLK_CON1             (MT6363_PMIC_REG_BASE+0xf8d)
#define MT6363_HK_TOP_CLK_CON2             (MT6363_PMIC_REG_BASE+0xf8e)
#define MT6363_HK_TOP_CLK_CON3             (MT6363_PMIC_REG_BASE+0xf8f)
#define MT6363_HK_TOP_RST_CON0             (MT6363_PMIC_REG_BASE+0xf90)
#define MT6363_HK_TOP_RST_CON1             (MT6363_PMIC_REG_BASE+0xf91)
#define MT6363_HK_TOP_INT_CON0             (MT6363_PMIC_REG_BASE+0xf92)
#define MT6363_HK_TOP_INT_CON0_SET         (MT6363_PMIC_REG_BASE+0xf93)
#define MT6363_HK_TOP_INT_CON0_CLR         (MT6363_PMIC_REG_BASE+0xf94)
#define MT6363_HK_TOP_INT_CON1             (MT6363_PMIC_REG_BASE+0xf95)
#define MT6363_HK_TOP_INT_CON1_SET         (MT6363_PMIC_REG_BASE+0xf96)
#define MT6363_HK_TOP_INT_CON1_CLR         (MT6363_PMIC_REG_BASE+0xf97)
#define MT6363_HK_TOP_INT_MASK_CON0        (MT6363_PMIC_REG_BASE+0xf98)
#define MT6363_HK_TOP_INT_MASK_CON0_SET    (MT6363_PMIC_REG_BASE+0xf99)
#define MT6363_HK_TOP_INT_MASK_CON0_CLR    (MT6363_PMIC_REG_BASE+0xf9a)
#define MT6363_HK_TOP_INT_MASK_CON1        (MT6363_PMIC_REG_BASE+0xf9b)
#define MT6363_HK_TOP_INT_MASK_CON1_SET    (MT6363_PMIC_REG_BASE+0xf9c)
#define MT6363_HK_TOP_INT_MASK_CON1_CLR    (MT6363_PMIC_REG_BASE+0xf9d)
#define MT6363_HK_TOP_INT_STATUS0          (MT6363_PMIC_REG_BASE+0xf9e)
#define MT6363_HK_TOP_INT_STATUS1          (MT6363_PMIC_REG_BASE+0xf9f)
#define MT6363_HK_TOP_INT_RAW_STATUS0      (MT6363_PMIC_REG_BASE+0xfa0)
#define MT6363_HK_TOP_INT_RAW_STATUS1      (MT6363_PMIC_REG_BASE+0xfa1)
#define MT6363_HK_TOP_MON_CON2             (MT6363_PMIC_REG_BASE+0xfa2)
#define MT6363_HK_TOP_MON_CON3             (MT6363_PMIC_REG_BASE+0xfa3)
#define MT6363_HK_TOP_CHR_CON              (MT6363_PMIC_REG_BASE+0xfa4)
#define MT6363_HK_TOP_ANA_CON              (MT6363_PMIC_REG_BASE+0xfa5)
#define MT6363_HK_TOP_AUXADC_ANA           (MT6363_PMIC_REG_BASE+0xfa6)
#define MT6363_HK_TOP_STRUP_CON0           (MT6363_PMIC_REG_BASE+0xfa7)
#define MT6363_HK_TOP_STRUP_CON1           (MT6363_PMIC_REG_BASE+0xfa8)
#define MT6363_HK_TOP_LDO_CON              (MT6363_PMIC_REG_BASE+0xfa9)
#define MT6363_HK_TOP_LDO_STATUS           (MT6363_PMIC_REG_BASE+0xfaa)
#define MT6363_HK_TOP_WKEY_L               (MT6363_PMIC_REG_BASE+0xfab)
#define MT6363_HK_TOP_WKEY_H               (MT6363_PMIC_REG_BASE+0xfac)
#define MT6363_HK_TOP_SDMADC_STATUS0       (MT6363_PMIC_REG_BASE+0xfad)
#define MT6363_HK_TOP_SDMADC_STATUS1       (MT6363_PMIC_REG_BASE+0xfae)
#define MT6363_HK_TOP_SDMADC_STATUS2       (MT6363_PMIC_REG_BASE+0xfaf)
#define MT6363_HK_TOP_SDMADC_STATUS3       (MT6363_PMIC_REG_BASE+0xfb0)
#define MT6363_HK_TOP_SDMADC_STATUS4       (MT6363_PMIC_REG_BASE+0xfb1)
#define MT6363_HK_TOP_SDMADC_STATUS5       (MT6363_PMIC_REG_BASE+0xfb2)
#define MT6363_HK_TOP_SDMADC_STATUS6       (MT6363_PMIC_REG_BASE+0xfb3)
#define MT6363_HK_TOP_SDMADC_STATUS7       (MT6363_PMIC_REG_BASE+0xfb4)
#define MT6363_HK_TOP_SDMADC_STATUS8       (MT6363_PMIC_REG_BASE+0xfb5)
#define MT6363_HK_TOP_SDMADC_STATUS9       (MT6363_PMIC_REG_BASE+0xfb6)
#define MT6363_HK_TOP_SDMADC_STATUS10      (MT6363_PMIC_REG_BASE+0xfb7)
#define MT6363_HK_TOP_SDMADC_STATUS11      (MT6363_PMIC_REG_BASE+0xfb8)
#define MT6363_HK_TOP_SDMADC_STATUS12      (MT6363_PMIC_REG_BASE+0xfb9)
#define MT6363_HK_TOP_SDMADC_STATUS13      (MT6363_PMIC_REG_BASE+0xfba)
#define MT6363_HK_TOP_SDMADC_STATUS14      (MT6363_PMIC_REG_BASE+0xfbb)
#define MT6363_AUXADC_DSN_ANA_ID           (MT6363_PMIC_REG_BASE+0x1000)
#define MT6363_AUXADC_DSN_DIG_ID           (MT6363_PMIC_REG_BASE+0x1001)
#define MT6363_AUXADC_DSN_ANA_REV          (MT6363_PMIC_REG_BASE+0x1002)
#define MT6363_AUXADC_DSN_DIG_REV          (MT6363_PMIC_REG_BASE+0x1003)
#define MT6363_AUXADC_DSN_DBI              (MT6363_PMIC_REG_BASE+0x1004)
#define MT6363_AUXADC_DSN_ESP              (MT6363_PMIC_REG_BASE+0x1005)
#define MT6363_AUXADC_DSN_FPI              (MT6363_PMIC_REG_BASE+0x1006)
#define MT6363_AUXADC_DSN_DXI              (MT6363_PMIC_REG_BASE+0x1007)
#define MT6363_AUXADC_ANA_CON0             (MT6363_PMIC_REG_BASE+0x1008)
#define MT6363_AUXADC_ANA_CON1             (MT6363_PMIC_REG_BASE+0x1009)
#define MT6363_AUXADC_ANA_CON2             (MT6363_PMIC_REG_BASE+0x100a)
#define MT6363_AUXADC_ANA_CON3             (MT6363_PMIC_REG_BASE+0x100b)
#define MT6363_AUXADC_ELR_NUM              (MT6363_PMIC_REG_BASE+0x100c)
#define MT6363_AUXADC_ELR_0                (MT6363_PMIC_REG_BASE+0x100d)
#define MT6363_AUXADC_ELR_1                (MT6363_PMIC_REG_BASE+0x100e)
#define MT6363_AUXADC_ELR_2                (MT6363_PMIC_REG_BASE+0x100f)
#define MT6363_AUXADC_ELR_3                (MT6363_PMIC_REG_BASE+0x1010)
#define MT6363_AUXADC_ELR_4                (MT6363_PMIC_REG_BASE+0x1011)
#define MT6363_AUXADC_DIG_1_DSN_ANA_ID     (MT6363_PMIC_REG_BASE+0x1080)
#define MT6363_AUXADC_DIG_1_DSN_DIG_ID     (MT6363_PMIC_REG_BASE+0x1081)
#define MT6363_AUXADC_DIG_1_DSN_ANA_REV    (MT6363_PMIC_REG_BASE+0x1082)
#define MT6363_AUXADC_DIG_1_DSN_DIG_REV    (MT6363_PMIC_REG_BASE+0x1083)
#define MT6363_AUXADC_DIG_1_DSN_DBI        (MT6363_PMIC_REG_BASE+0x1084)
#define MT6363_AUXADC_DIG_1_DSN_ESP        (MT6363_PMIC_REG_BASE+0x1085)
#define MT6363_AUXADC_DIG_1_DSN_FPI        (MT6363_PMIC_REG_BASE+0x1086)
#define MT6363_AUXADC_DIG_1_DSN_DXI        (MT6363_PMIC_REG_BASE+0x1087)
#define MT6363_AUXADC_ADC0_L               (MT6363_PMIC_REG_BASE+0x1088)
#define MT6363_AUXADC_ADC0_H               (MT6363_PMIC_REG_BASE+0x1089)
#define MT6363_AUXADC_ADC1_L               (MT6363_PMIC_REG_BASE+0x108a)
#define MT6363_AUXADC_ADC1_H               (MT6363_PMIC_REG_BASE+0x108b)
#define MT6363_AUXADC_ADC2_L               (MT6363_PMIC_REG_BASE+0x108c)
#define MT6363_AUXADC_ADC2_H               (MT6363_PMIC_REG_BASE+0x108d)
#define MT6363_AUXADC_ADC3_L               (MT6363_PMIC_REG_BASE+0x108e)
#define MT6363_AUXADC_ADC3_H               (MT6363_PMIC_REG_BASE+0x108f)
#define MT6363_AUXADC_ADC4_L               (MT6363_PMIC_REG_BASE+0x1090)
#define MT6363_AUXADC_ADC4_H               (MT6363_PMIC_REG_BASE+0x1091)
#define MT6363_AUXADC_ADC5_L               (MT6363_PMIC_REG_BASE+0x1092)
#define MT6363_AUXADC_ADC5_H               (MT6363_PMIC_REG_BASE+0x1093)
#define MT6363_AUXADC_ADC6_L               (MT6363_PMIC_REG_BASE+0x1094)
#define MT6363_AUXADC_ADC6_H               (MT6363_PMIC_REG_BASE+0x1095)
#define MT6363_AUXADC_ADC7_L               (MT6363_PMIC_REG_BASE+0x1096)
#define MT6363_AUXADC_ADC7_H               (MT6363_PMIC_REG_BASE+0x1097)
#define MT6363_AUXADC_ADC8_L               (MT6363_PMIC_REG_BASE+0x1098)
#define MT6363_AUXADC_ADC8_H               (MT6363_PMIC_REG_BASE+0x1099)
#define MT6363_AUXADC_ADC9_L               (MT6363_PMIC_REG_BASE+0x109a)
#define MT6363_AUXADC_ADC9_H               (MT6363_PMIC_REG_BASE+0x109b)
#define MT6363_AUXADC_ADC10_L              (MT6363_PMIC_REG_BASE+0x109c)
#define MT6363_AUXADC_ADC10_H              (MT6363_PMIC_REG_BASE+0x109d)
#define MT6363_AUXADC_ADC11_L              (MT6363_PMIC_REG_BASE+0x109e)
#define MT6363_AUXADC_ADC11_H              (MT6363_PMIC_REG_BASE+0x109f)
#define MT6363_AUXADC_ADC14_L              (MT6363_PMIC_REG_BASE+0x10a0)
#define MT6363_AUXADC_ADC14_H              (MT6363_PMIC_REG_BASE+0x10a1)
#define MT6363_AUXADC_ADC15_L              (MT6363_PMIC_REG_BASE+0x10a2)
#define MT6363_AUXADC_ADC15_H              (MT6363_PMIC_REG_BASE+0x10a3)
#define MT6363_AUXADC_ADC16_L              (MT6363_PMIC_REG_BASE+0x10a4)
#define MT6363_AUXADC_ADC16_H              (MT6363_PMIC_REG_BASE+0x10a5)
#define MT6363_AUXADC_ADC17_L              (MT6363_PMIC_REG_BASE+0x10a6)
#define MT6363_AUXADC_ADC17_H              (MT6363_PMIC_REG_BASE+0x10a7)
#define MT6363_AUXADC_ADC18_L              (MT6363_PMIC_REG_BASE+0x10a8)
#define MT6363_AUXADC_ADC18_H              (MT6363_PMIC_REG_BASE+0x10a9)
#define MT6363_AUXADC_ADC19_L              (MT6363_PMIC_REG_BASE+0x10aa)
#define MT6363_AUXADC_ADC19_H              (MT6363_PMIC_REG_BASE+0x10ab)
#define MT6363_AUXADC_ADC20_L              (MT6363_PMIC_REG_BASE+0x10ac)
#define MT6363_AUXADC_ADC20_H              (MT6363_PMIC_REG_BASE+0x10ad)
#define MT6363_AUXADC_ADC21_L              (MT6363_PMIC_REG_BASE+0x10ae)
#define MT6363_AUXADC_ADC21_H              (MT6363_PMIC_REG_BASE+0x10af)
#define MT6363_AUXADC_ADC22_L              (MT6363_PMIC_REG_BASE+0x10b0)
#define MT6363_AUXADC_ADC22_H              (MT6363_PMIC_REG_BASE+0x10b1)
#define MT6363_AUXADC_ADC23_L              (MT6363_PMIC_REG_BASE+0x10b2)
#define MT6363_AUXADC_ADC23_H              (MT6363_PMIC_REG_BASE+0x10b3)
#define MT6363_AUXADC_ADC24_L              (MT6363_PMIC_REG_BASE+0x10b4)
#define MT6363_AUXADC_ADC24_H              (MT6363_PMIC_REG_BASE+0x10b5)
#define MT6363_AUXADC_ADC26_L              (MT6363_PMIC_REG_BASE+0x10b6)
#define MT6363_AUXADC_ADC26_H              (MT6363_PMIC_REG_BASE+0x10b7)
#define MT6363_AUXADC_ADC27_L              (MT6363_PMIC_REG_BASE+0x10b8)
#define MT6363_AUXADC_ADC27_H              (MT6363_PMIC_REG_BASE+0x10b9)
#define MT6363_AUXADC_ADC30_L              (MT6363_PMIC_REG_BASE+0x10ba)
#define MT6363_AUXADC_ADC30_H              (MT6363_PMIC_REG_BASE+0x10bb)
#define MT6363_AUXADC_ADC32_L              (MT6363_PMIC_REG_BASE+0x10bc)
#define MT6363_AUXADC_ADC32_H              (MT6363_PMIC_REG_BASE+0x10bd)
#define MT6363_AUXADC_ADC33_L              (MT6363_PMIC_REG_BASE+0x10be)
#define MT6363_AUXADC_ADC33_H              (MT6363_PMIC_REG_BASE+0x10bf)
#define MT6363_AUXADC_ADC34_L              (MT6363_PMIC_REG_BASE+0x10c0)
#define MT6363_AUXADC_ADC34_H              (MT6363_PMIC_REG_BASE+0x10c1)
#define MT6363_AUXADC_ADC37_L              (MT6363_PMIC_REG_BASE+0x10c2)
#define MT6363_AUXADC_ADC37_H              (MT6363_PMIC_REG_BASE+0x10c3)
#define MT6363_AUXADC_ADC38_L              (MT6363_PMIC_REG_BASE+0x10c4)
#define MT6363_AUXADC_ADC38_H              (MT6363_PMIC_REG_BASE+0x10c5)
#define MT6363_AUXADC_ADC39_L              (MT6363_PMIC_REG_BASE+0x10c6)
#define MT6363_AUXADC_ADC39_H              (MT6363_PMIC_REG_BASE+0x10c7)
#define MT6363_AUXADC_ADC40_L              (MT6363_PMIC_REG_BASE+0x10c8)
#define MT6363_AUXADC_ADC40_H              (MT6363_PMIC_REG_BASE+0x10c9)
#define MT6363_AUXADC_ADC_NTCT0_L          (MT6363_PMIC_REG_BASE+0x10ca)
#define MT6363_AUXADC_ADC_NTCT0_H          (MT6363_PMIC_REG_BASE+0x10cb)
#define MT6363_AUXADC_ADC_NTCT1_L          (MT6363_PMIC_REG_BASE+0x10cc)
#define MT6363_AUXADC_ADC_NTCT1_H          (MT6363_PMIC_REG_BASE+0x10cd)
#define MT6363_AUXADC_ADC_NTCT2_L          (MT6363_PMIC_REG_BASE+0x10ce)
#define MT6363_AUXADC_ADC_NTCT2_H          (MT6363_PMIC_REG_BASE+0x10cf)
#define MT6363_AUXADC_ADC_NTCT3_L          (MT6363_PMIC_REG_BASE+0x10d0)
#define MT6363_AUXADC_ADC_NTCT3_H          (MT6363_PMIC_REG_BASE+0x10d1)
#define MT6363_AUXADC_ADC_CH12_L           (MT6363_PMIC_REG_BASE+0x10d2)
#define MT6363_AUXADC_ADC_CH12_H           (MT6363_PMIC_REG_BASE+0x10d3)
#define MT6363_AUXADC_ADC_EXT0_L           (MT6363_PMIC_REG_BASE+0x10d4)
#define MT6363_AUXADC_ADC_EXT0_H           (MT6363_PMIC_REG_BASE+0x10d5)
#define MT6363_AUXADC_ADC_EXT1_L           (MT6363_PMIC_REG_BASE+0x10d6)
#define MT6363_AUXADC_ADC_EXT1_H           (MT6363_PMIC_REG_BASE+0x10d7)
#define MT6363_AUXADC_ADC_CH14_L           (MT6363_PMIC_REG_BASE+0x10d8)
#define MT6363_AUXADC_ADC_CH14_H           (MT6363_PMIC_REG_BASE+0x10d9)
#define MT6363_AUXADC_ADC41_L              (MT6363_PMIC_REG_BASE+0x10da)
#define MT6363_AUXADC_ADC41_H              (MT6363_PMIC_REG_BASE+0x10db)
#define MT6363_AUXADC_ADC42_L              (MT6363_PMIC_REG_BASE+0x10dc)
#define MT6363_AUXADC_ADC42_H              (MT6363_PMIC_REG_BASE+0x10dd)
#define MT6363_AUXADC_ADC43_L              (MT6363_PMIC_REG_BASE+0x10de)
#define MT6363_AUXADC_ADC43_H              (MT6363_PMIC_REG_BASE+0x10df)
#define MT6363_AUXADC_ADC44_L              (MT6363_PMIC_REG_BASE+0x10e0)
#define MT6363_AUXADC_ADC44_H              (MT6363_PMIC_REG_BASE+0x10e1)
#define MT6363_AUXADC_ADC46_L              (MT6363_PMIC_REG_BASE+0x10e2)
#define MT6363_AUXADC_ADC46_H              (MT6363_PMIC_REG_BASE+0x10e3)
#define MT6363_AUXADC_ADC45_L              (MT6363_PMIC_REG_BASE+0x10e4)
#define MT6363_AUXADC_ADC45_H              (MT6363_PMIC_REG_BASE+0x10e5)
#define MT6363_AUXADC_ADC47_L              (MT6363_PMIC_REG_BASE+0x10e6)
#define MT6363_AUXADC_ADC47_H              (MT6363_PMIC_REG_BASE+0x10e7)
#define MT6363_AUXADC_ADC48_L              (MT6363_PMIC_REG_BASE+0x10e8)
#define MT6363_AUXADC_ADC48_H              (MT6363_PMIC_REG_BASE+0x10e9)
#define MT6363_AUXADC_ADC49_L              (MT6363_PMIC_REG_BASE+0x10ea)
#define MT6363_AUXADC_ADC49_H              (MT6363_PMIC_REG_BASE+0x10eb)
#define MT6363_SDMADC_ADC0_L               (MT6363_PMIC_REG_BASE+0x10ec)
#define MT6363_SDMADC_ADC0_H               (MT6363_PMIC_REG_BASE+0x10ed)
#define MT6363_AUXADC_STA0                 (MT6363_PMIC_REG_BASE+0x10ee)
#define MT6363_AUXADC_STA1                 (MT6363_PMIC_REG_BASE+0x10ef)
#define MT6363_AUXADC_STA2                 (MT6363_PMIC_REG_BASE+0x10f0)
#define MT6363_AUXADC_STA3                 (MT6363_PMIC_REG_BASE+0x10f1)
#define MT6363_AUXADC_STA4                 (MT6363_PMIC_REG_BASE+0x10f2)
#define MT6363_AUXADC_STA5                 (MT6363_PMIC_REG_BASE+0x10f3)
#define MT6363_SDMADC_STA0                 (MT6363_PMIC_REG_BASE+0x10f4)
#define MT6363_AUXADC_DIG_2_DSN_ANA_ID     (MT6363_PMIC_REG_BASE+0x1100)
#define MT6363_AUXADC_DIG_2_DSN_DIG_ID     (MT6363_PMIC_REG_BASE+0x1101)
#define MT6363_AUXADC_DIG_2_DSN_ANA_REV    (MT6363_PMIC_REG_BASE+0x1102)
#define MT6363_AUXADC_DIG_2_DSN_DIG_REV    (MT6363_PMIC_REG_BASE+0x1103)
#define MT6363_AUXADC_DIG_2_DSN_DBI        (MT6363_PMIC_REG_BASE+0x1104)
#define MT6363_AUXADC_DIG_2_DSN_ESP        (MT6363_PMIC_REG_BASE+0x1105)
#define MT6363_AUXADC_DIG_2_DSN_FPI        (MT6363_PMIC_REG_BASE+0x1106)
#define MT6363_AUXADC_DIG_2_DSN_DXI        (MT6363_PMIC_REG_BASE+0x1107)
#define MT6363_AUXADC_RQST0                (MT6363_PMIC_REG_BASE+0x1108)
#define MT6363_AUXADC_RQST1                (MT6363_PMIC_REG_BASE+0x1109)
#define MT6363_SDMADC_TIA_RESERVE2         (MT6363_PMIC_REG_BASE+0x110a)
#define MT6363_AUXADC_RQST2                (MT6363_PMIC_REG_BASE+0x110b)
#define MT6363_AUXADC_RQST3                (MT6363_PMIC_REG_BASE+0x110c)
#define MT6363_AUXADC_RQST4                (MT6363_PMIC_REG_BASE+0x110d)
#define MT6363_SDMADC_RQST0                (MT6363_PMIC_REG_BASE+0x110e)
#define MT6363_AUXADC_DIG_3_DSN_ANA_ID     (MT6363_PMIC_REG_BASE+0x1180)
#define MT6363_AUXADC_DIG_3_DSN_DIG_ID     (MT6363_PMIC_REG_BASE+0x1181)
#define MT6363_AUXADC_DIG_3_DSN_ANA_REV    (MT6363_PMIC_REG_BASE+0x1182)
#define MT6363_AUXADC_DIG_3_DSN_DIG_REV    (MT6363_PMIC_REG_BASE+0x1183)
#define MT6363_AUXADC_DIG_3_DSN_DBI        (MT6363_PMIC_REG_BASE+0x1184)
#define MT6363_AUXADC_DIG_3_DSN_ESP        (MT6363_PMIC_REG_BASE+0x1185)
#define MT6363_AUXADC_DIG_3_DSN_FPI        (MT6363_PMIC_REG_BASE+0x1186)
#define MT6363_AUXADC_DIG_3_DSN_DXI        (MT6363_PMIC_REG_BASE+0x1187)
#define MT6363_AUXADC_CON0                 (MT6363_PMIC_REG_BASE+0x1188)
#define MT6363_AUXADC_CON1                 (MT6363_PMIC_REG_BASE+0x1189)
#define MT6363_AUXADC_SPL_CON0             (MT6363_PMIC_REG_BASE+0x118a)
#define MT6363_AUXADC_SPL_CON1             (MT6363_PMIC_REG_BASE+0x118b)
#define MT6363_AUXADC_SPL_CON2             (MT6363_PMIC_REG_BASE+0x118c)
#define MT6363_AUXADC_SPL_CON3             (MT6363_PMIC_REG_BASE+0x118d)
#define MT6363_AUXADC_SPL_CON4             (MT6363_PMIC_REG_BASE+0x118e)
#define MT6363_AUXADC_SPL_CON5             (MT6363_PMIC_REG_BASE+0x118f)
#define MT6363_AUXADC_SPL_CON6             (MT6363_PMIC_REG_BASE+0x1190)
#define MT6363_AUXADC_SPL_CON7             (MT6363_PMIC_REG_BASE+0x1191)
#define MT6363_AUXADC_SPL_CON8             (MT6363_PMIC_REG_BASE+0x1192)
#define MT6363_AUXADC_SPL_CON9             (MT6363_PMIC_REG_BASE+0x1193)
#define MT6363_AUXADC_SPL_CON10            (MT6363_PMIC_REG_BASE+0x1194)
#define MT6363_AUXADC_SPL_CON11            (MT6363_PMIC_REG_BASE+0x1195)
#define MT6363_AUXADC_SPL_CON12            (MT6363_PMIC_REG_BASE+0x1196)
#define MT6363_AUXADC_SPL_CON13            (MT6363_PMIC_REG_BASE+0x1197)
#define MT6363_AUXADC_AVG_CON0             (MT6363_PMIC_REG_BASE+0x1198)
#define MT6363_AUXADC_AVG_CON1             (MT6363_PMIC_REG_BASE+0x1199)
#define MT6363_AUXADC_AVG_CON2             (MT6363_PMIC_REG_BASE+0x119a)
#define MT6363_AUXADC_AVG_CON3             (MT6363_PMIC_REG_BASE+0x119b)
#define MT6363_AUXADC_AVG_CON4             (MT6363_PMIC_REG_BASE+0x119c)
#define MT6363_AUXADC_AVG_CON5             (MT6363_PMIC_REG_BASE+0x119d)
#define MT6363_AUXADC_AVG_CON6             (MT6363_PMIC_REG_BASE+0x119e)
#define MT6363_AUXADC_AVG_CON7             (MT6363_PMIC_REG_BASE+0x119f)
#define MT6363_AUXADC_AVG_CON8             (MT6363_PMIC_REG_BASE+0x11a0)
#define MT6363_AUXADC_AVG_CON9             (MT6363_PMIC_REG_BASE+0x11a1)
#define MT6363_AUXADC_TRIM_CON0            (MT6363_PMIC_REG_BASE+0x11a2)
#define MT6363_AUXADC_TRIM_CON1            (MT6363_PMIC_REG_BASE+0x11a3)
#define MT6363_AUXADC_TRIM_CON2            (MT6363_PMIC_REG_BASE+0x11a4)
#define MT6363_AUXADC_TRIM_CON3            (MT6363_PMIC_REG_BASE+0x11a5)
#define MT6363_AUXADC_TRIM_CON4            (MT6363_PMIC_REG_BASE+0x11a6)
#define MT6363_AUXADC_TRIM_CON5            (MT6363_PMIC_REG_BASE+0x11a7)
#define MT6363_AUXADC_TRIM_CON6            (MT6363_PMIC_REG_BASE+0x11a8)
#define MT6363_AUXADC_TRIM_CON7            (MT6363_PMIC_REG_BASE+0x11a9)
#define MT6363_AUXADC_CON28                (MT6363_PMIC_REG_BASE+0x11aa)
#define MT6363_AUXADC_CON29                (MT6363_PMIC_REG_BASE+0x11ab)
#define MT6363_AUXADC_CON30                (MT6363_PMIC_REG_BASE+0x11ac)
#define MT6363_AUXADC_CON31                (MT6363_PMIC_REG_BASE+0x11ad)
#define MT6363_AUXADC_CON32                (MT6363_PMIC_REG_BASE+0x11ae)
#define MT6363_AUXADC_CON33                (MT6363_PMIC_REG_BASE+0x11af)
#define MT6363_AUXADC_CON34                (MT6363_PMIC_REG_BASE+0x11b0)
#define MT6363_AUXADC_CON35                (MT6363_PMIC_REG_BASE+0x11b1)
#define MT6363_AUXADC_CON36                (MT6363_PMIC_REG_BASE+0x11b2)
#define MT6363_AUXADC_CON37                (MT6363_PMIC_REG_BASE+0x11b3)
#define MT6363_AUXADC_CON38                (MT6363_PMIC_REG_BASE+0x11b4)
#define MT6363_AUXADC_CON39                (MT6363_PMIC_REG_BASE+0x11b5)
#define MT6363_AUXADC_CON40                (MT6363_PMIC_REG_BASE+0x11b6)
#define MT6363_AUXADC_CON41                (MT6363_PMIC_REG_BASE+0x11b7)
#define MT6363_AUXADC_CON42                (MT6363_PMIC_REG_BASE+0x11b8)
#define MT6363_AUXADC_CON43                (MT6363_PMIC_REG_BASE+0x11b9)
#define MT6363_AUXADC_CON44                (MT6363_PMIC_REG_BASE+0x11ba)
#define MT6363_AUXADC_CON45                (MT6363_PMIC_REG_BASE+0x11bb)
#define MT6363_AUXADC_AUTORPT0             (MT6363_PMIC_REG_BASE+0x11bc)
#define MT6363_AUXADC_AUTORPT1             (MT6363_PMIC_REG_BASE+0x11bd)
#define MT6363_AUXADC_AUTORPT2             (MT6363_PMIC_REG_BASE+0x11be)
#define MT6363_AUXADC_ACCDET0              (MT6363_PMIC_REG_BASE+0x11bf)
#define MT6363_AUXADC_ACCDET1              (MT6363_PMIC_REG_BASE+0x11c0)
#define MT6363_AUXADC_DBG0                 (MT6363_PMIC_REG_BASE+0x11c1)
#define MT6363_AUXADC_DBG1                 (MT6363_PMIC_REG_BASE+0x11c2)
#define MT6363_AUXADC_DBG2                 (MT6363_PMIC_REG_BASE+0x11c3)
#define MT6363_SDMADC_CON0                 (MT6363_PMIC_REG_BASE+0x11c4)
#define MT6363_SDMADC_TIA_RESERVE1         (MT6363_PMIC_REG_BASE+0x11c5)
#define MT6363_SDMADC_CON1                 (MT6363_PMIC_REG_BASE+0x11c6)
#define MT6363_SDMADC_CON2                 (MT6363_PMIC_REG_BASE+0x11c7)
#define MT6363_SDMADC_CON3                 (MT6363_PMIC_REG_BASE+0x11c8)
#define MT6363_AUXADC_DIG_3_ELR_NUM        (MT6363_PMIC_REG_BASE+0x11c9)
#define MT6363_AUXADC_DIG_3_ELR0           (MT6363_PMIC_REG_BASE+0x11ca)
#define MT6363_AUXADC_DIG_3_ELR1           (MT6363_PMIC_REG_BASE+0x11cb)
#define MT6363_AUXADC_DIG_3_ELR2           (MT6363_PMIC_REG_BASE+0x11cc)
#define MT6363_AUXADC_DIG_3_ELR3           (MT6363_PMIC_REG_BASE+0x11cd)
#define MT6363_AUXADC_DIG_3_ELR4           (MT6363_PMIC_REG_BASE+0x11ce)
#define MT6363_AUXADC_DIG_3_ELR5           (MT6363_PMIC_REG_BASE+0x11cf)
#define MT6363_AUXADC_DIG_3_ELR6           (MT6363_PMIC_REG_BASE+0x11d0)
#define MT6363_AUXADC_DIG_3_ELR7           (MT6363_PMIC_REG_BASE+0x11d1)
#define MT6363_AUXADC_DIG_3_ELR8           (MT6363_PMIC_REG_BASE+0x11d2)
#define MT6363_AUXADC_DIG_3_ELR9           (MT6363_PMIC_REG_BASE+0x11d3)
#define MT6363_AUXADC_DIG_3_ELR10          (MT6363_PMIC_REG_BASE+0x11d4)
#define MT6363_AUXADC_DIG_3_ELR11          (MT6363_PMIC_REG_BASE+0x11d5)
#define MT6363_AUXADC_DIG_3_ELR16          (MT6363_PMIC_REG_BASE+0x11d6)
#define MT6363_AUXADC_DIG_3_ELR17          (MT6363_PMIC_REG_BASE+0x11d7)
#define MT6363_AUXADC_DIG_3_ELR18          (MT6363_PMIC_REG_BASE+0x11d8)
#define MT6363_AUXADC_DIG_3_ELR19          (MT6363_PMIC_REG_BASE+0x11d9)
#define MT6363_AUXADC_DIG_3_ELR20          (MT6363_PMIC_REG_BASE+0x11da)
#define MT6363_AUXADC_DIG_3_ELR21          (MT6363_PMIC_REG_BASE+0x11db)
#define MT6363_AUXADC_DIG_3_ELR22          (MT6363_PMIC_REG_BASE+0x11dc)
#define MT6363_AUXADC_DIG_3_ELR23          (MT6363_PMIC_REG_BASE+0x11dd)
#define MT6363_AUXADC_DIG_3_ELR36          (MT6363_PMIC_REG_BASE+0x11de)
#define MT6363_AUXADC_DIG_3_ELR38          (MT6363_PMIC_REG_BASE+0x11df)
#define MT6363_AUXADC_DIG_3_ELR39          (MT6363_PMIC_REG_BASE+0x11e0)
#define MT6363_AUXADC_DIG_3_ELR40          (MT6363_PMIC_REG_BASE+0x11e1)
#define MT6363_AUXADC_DIG_3_ELR42          (MT6363_PMIC_REG_BASE+0x11e2)
#define MT6363_AUXADC_DIG_3_ELR43          (MT6363_PMIC_REG_BASE+0x11e3)
#define MT6363_AUXADC_DIG_3_ELR44          (MT6363_PMIC_REG_BASE+0x11e4)
#define MT6363_AUXADC_DIG_3_ELR45          (MT6363_PMIC_REG_BASE+0x11e5)
#define MT6363_AUXADC_DIG_3_ELR54          (MT6363_PMIC_REG_BASE+0x11e6)
#define MT6363_AUXADC_DIG_3_ELR55          (MT6363_PMIC_REG_BASE+0x11e7)
#define MT6363_AUXADC_DIG_3_ELR56          (MT6363_PMIC_REG_BASE+0x11e8)
#define MT6363_AUXADC_DIG_4_DSN_ANA_ID     (MT6363_PMIC_REG_BASE+0x1200)
#define MT6363_AUXADC_DIG_4_DSN_DIG_ID     (MT6363_PMIC_REG_BASE+0x1201)
#define MT6363_AUXADC_DIG_4_DSN_ANA_REV    (MT6363_PMIC_REG_BASE+0x1202)
#define MT6363_AUXADC_DIG_4_DSN_DIG_REV    (MT6363_PMIC_REG_BASE+0x1203)
#define MT6363_AUXADC_DIG_4_DSN_DBI        (MT6363_PMIC_REG_BASE+0x1204)
#define MT6363_AUXADC_DIG_4_DSN_ESP        (MT6363_PMIC_REG_BASE+0x1205)
#define MT6363_AUXADC_DIG_4_DSN_FPI        (MT6363_PMIC_REG_BASE+0x1206)
#define MT6363_AUXADC_DIG_4_DSN_DXI        (MT6363_PMIC_REG_BASE+0x1207)
#define MT6363_AUXADC_IMP0                 (MT6363_PMIC_REG_BASE+0x1208)
#define MT6363_AUXADC_IMP1                 (MT6363_PMIC_REG_BASE+0x1209)
#define MT6363_AUXADC_IMP2                 (MT6363_PMIC_REG_BASE+0x120a)
#define MT6363_AUXADC_IMP3                 (MT6363_PMIC_REG_BASE+0x120b)
#define MT6363_AUXADC_IMP4                 (MT6363_PMIC_REG_BASE+0x120c)
#define MT6363_AUXADC_LBAT0                (MT6363_PMIC_REG_BASE+0x120d)
#define MT6363_AUXADC_LBAT1                (MT6363_PMIC_REG_BASE+0x120e)
#define MT6363_AUXADC_LBAT2                (MT6363_PMIC_REG_BASE+0x120f)
#define MT6363_AUXADC_LBAT3                (MT6363_PMIC_REG_BASE+0x1210)
#define MT6363_AUXADC_LBAT4                (MT6363_PMIC_REG_BASE+0x1211)
#define MT6363_AUXADC_LBAT5                (MT6363_PMIC_REG_BASE+0x1212)
#define MT6363_AUXADC_LBAT6                (MT6363_PMIC_REG_BASE+0x1213)
#define MT6363_AUXADC_LBAT7                (MT6363_PMIC_REG_BASE+0x1214)
#define MT6363_AUXADC_LBAT8                (MT6363_PMIC_REG_BASE+0x1215)
#define MT6363_AUXADC_LBAT9                (MT6363_PMIC_REG_BASE+0x1216)
#define MT6363_AUXADC_LBAT10               (MT6363_PMIC_REG_BASE+0x1217)
#define MT6363_AUXADC_LBAT11               (MT6363_PMIC_REG_BASE+0x1218)
#define MT6363_AUXADC_LBAT2_0              (MT6363_PMIC_REG_BASE+0x1219)
#define MT6363_AUXADC_LBAT2_1              (MT6363_PMIC_REG_BASE+0x121a)
#define MT6363_AUXADC_LBAT2_2              (MT6363_PMIC_REG_BASE+0x121b)
#define MT6363_AUXADC_LBAT2_3              (MT6363_PMIC_REG_BASE+0x121c)
#define MT6363_AUXADC_LBAT2_4              (MT6363_PMIC_REG_BASE+0x121d)
#define MT6363_AUXADC_LBAT2_5              (MT6363_PMIC_REG_BASE+0x121e)
#define MT6363_AUXADC_LBAT2_6              (MT6363_PMIC_REG_BASE+0x121f)
#define MT6363_AUXADC_LBAT2_7              (MT6363_PMIC_REG_BASE+0x1220)
#define MT6363_AUXADC_LBAT2_8              (MT6363_PMIC_REG_BASE+0x1221)
#define MT6363_AUXADC_LBAT2_9              (MT6363_PMIC_REG_BASE+0x1222)
#define MT6363_AUXADC_LBAT2_10             (MT6363_PMIC_REG_BASE+0x1223)
#define MT6363_AUXADC_LBAT2_11             (MT6363_PMIC_REG_BASE+0x1224)
#define MT6363_AUXADC_BAT_TEMP_0           (MT6363_PMIC_REG_BASE+0x1225)
#define MT6363_AUXADC_BAT_TEMP_1           (MT6363_PMIC_REG_BASE+0x1226)
#define MT6363_AUXADC_BAT_TEMP_2           (MT6363_PMIC_REG_BASE+0x1227)
#define MT6363_AUXADC_BAT_TEMP_3           (MT6363_PMIC_REG_BASE+0x1228)
#define MT6363_AUXADC_BAT_TEMP_4           (MT6363_PMIC_REG_BASE+0x1229)
#define MT6363_AUXADC_BAT_TEMP_5           (MT6363_PMIC_REG_BASE+0x122a)
#define MT6363_AUXADC_BAT_TEMP_6           (MT6363_PMIC_REG_BASE+0x122b)
#define MT6363_AUXADC_BAT_TEMP_7           (MT6363_PMIC_REG_BASE+0x122c)
#define MT6363_AUXADC_BAT_TEMP_8           (MT6363_PMIC_REG_BASE+0x122d)
#define MT6363_AUXADC_BAT_TEMP_9           (MT6363_PMIC_REG_BASE+0x122e)
#define MT6363_AUXADC_BAT_TEMP_10          (MT6363_PMIC_REG_BASE+0x122f)
#define MT6363_AUXADC_BAT_TEMP_11          (MT6363_PMIC_REG_BASE+0x1230)
#define MT6363_AUXADC_BAT_TEMP_12          (MT6363_PMIC_REG_BASE+0x1231)
#define MT6363_AUXADC_THR0                 (MT6363_PMIC_REG_BASE+0x1232)
#define MT6363_AUXADC_THR1                 (MT6363_PMIC_REG_BASE+0x1233)
#define MT6363_AUXADC_THR2                 (MT6363_PMIC_REG_BASE+0x1234)
#define MT6363_AUXADC_THR3                 (MT6363_PMIC_REG_BASE+0x1235)
#define MT6363_AUXADC_THR4                 (MT6363_PMIC_REG_BASE+0x1236)
#define MT6363_AUXADC_THR5                 (MT6363_PMIC_REG_BASE+0x1237)
#define MT6363_AUXADC_THR6                 (MT6363_PMIC_REG_BASE+0x1238)
#define MT6363_AUXADC_THR7                 (MT6363_PMIC_REG_BASE+0x1239)
#define MT6363_AUXADC_THR8                 (MT6363_PMIC_REG_BASE+0x123a)
#define MT6363_AUXADC_THR9                 (MT6363_PMIC_REG_BASE+0x123b)
#define MT6363_AUXADC_THR10                (MT6363_PMIC_REG_BASE+0x123c)
#define MT6363_AUXADC_THR11                (MT6363_PMIC_REG_BASE+0x123d)
#define MT6363_AUXADC_MDRT_0               (MT6363_PMIC_REG_BASE+0x123e)
#define MT6363_AUXADC_MDRT_1               (MT6363_PMIC_REG_BASE+0x123f)
#define MT6363_AUXADC_MDRT_2               (MT6363_PMIC_REG_BASE+0x1240)
#define MT6363_AUXADC_MDRT_3               (MT6363_PMIC_REG_BASE+0x1241)
#define MT6363_AUXADC_MDRT_4               (MT6363_PMIC_REG_BASE+0x1242)
#define MT6363_AUXADC_MDRT_5               (MT6363_PMIC_REG_BASE+0x1243)
#define MT6363_AUXADC_DCXO_MDRT_0          (MT6363_PMIC_REG_BASE+0x1244)
#define MT6363_AUXADC_DCXO_MDRT_1          (MT6363_PMIC_REG_BASE+0x1245)
#define MT6363_AUXADC_DCXO_MDRT_2          (MT6363_PMIC_REG_BASE+0x1246)
#define MT6363_AUXADC_NAG_0                (MT6363_PMIC_REG_BASE+0x1247)
#define MT6363_AUXADC_NAG_1                (MT6363_PMIC_REG_BASE+0x1248)
#define MT6363_AUXADC_NAG_2                (MT6363_PMIC_REG_BASE+0x1249)
#define MT6363_AUXADC_NAG_3                (MT6363_PMIC_REG_BASE+0x124a)
#define MT6363_AUXADC_NAG_4                (MT6363_PMIC_REG_BASE+0x124b)
#define MT6363_AUXADC_NAG_5                (MT6363_PMIC_REG_BASE+0x124c)
#define MT6363_AUXADC_NAG_6                (MT6363_PMIC_REG_BASE+0x124d)
#define MT6363_AUXADC_NAG_7                (MT6363_PMIC_REG_BASE+0x124e)
#define MT6363_AUXADC_NAG_8                (MT6363_PMIC_REG_BASE+0x124f)
#define MT6363_AUXADC_NAG_9                (MT6363_PMIC_REG_BASE+0x1250)
#define MT6363_AUXADC_NAG_10               (MT6363_PMIC_REG_BASE+0x1251)
#define MT6363_AUXADC_NAG_11               (MT6363_PMIC_REG_BASE+0x1252)
#define MT6363_AUXADC_NAG_12               (MT6363_PMIC_REG_BASE+0x1253)
#define MT6363_AUXADC_NAG_13               (MT6363_PMIC_REG_BASE+0x1254)
#define MT6363_AUXADC_NAG_14               (MT6363_PMIC_REG_BASE+0x1255)
#define MT6363_AUXADC_NAG_15               (MT6363_PMIC_REG_BASE+0x1256)
#define MT6363_AUXADC_NAG_16               (MT6363_PMIC_REG_BASE+0x1257)
#define MT6363_AUXADC_NAG_17               (MT6363_PMIC_REG_BASE+0x1258)
#define MT6363_AUXADC_NAG_18               (MT6363_PMIC_REG_BASE+0x1259)
#define MT6363_AUXADC_RSV_0                (MT6363_PMIC_REG_BASE+0x125a)
#define MT6363_AUXADC_RSV_1                (MT6363_PMIC_REG_BASE+0x125b)
#define MT6363_AUXADC_SPL_LIST_0           (MT6363_PMIC_REG_BASE+0x125c)
#define MT6363_AUXADC_SPL_LIST_1           (MT6363_PMIC_REG_BASE+0x125d)
#define MT6363_AUXADC_SPL_LIST_2           (MT6363_PMIC_REG_BASE+0x125e)
#define MT6363_AUXADC_SPL_LIST_3           (MT6363_PMIC_REG_BASE+0x125f)
#define MT6363_AUXADC_SPL_LIST_4           (MT6363_PMIC_REG_BASE+0x1260)
#define MT6363_BUCK_TOP_ANA_ID             (MT6363_PMIC_REG_BASE+0x1400)
#define MT6363_BUCK_TOP_DIG_ID             (MT6363_PMIC_REG_BASE+0x1401)
#define MT6363_BUCK_TOP_REV0               (MT6363_PMIC_REG_BASE+0x1402)
#define MT6363_BUCK_TOP_REV1               (MT6363_PMIC_REG_BASE+0x1403)
#define MT6363_BUCK_TOP_DBI0               (MT6363_PMIC_REG_BASE+0x1404)
#define MT6363_BUCK_TOP_DBI1               (MT6363_PMIC_REG_BASE+0x1405)
#define MT6363_BUCK_TOP_DXI                (MT6363_PMIC_REG_BASE+0x1406)
#define MT6363_BUCK_TOP_PAM0               (MT6363_PMIC_REG_BASE+0x1407)
#define MT6363_BUCK_TOP_PAM1               (MT6363_PMIC_REG_BASE+0x1408)
#define MT6363_BUCK_TOP_PAM2               (MT6363_PMIC_REG_BASE+0x1409)
#define MT6363_BUCK_TOP_PAM3               (MT6363_PMIC_REG_BASE+0x140a)
#define MT6363_BUCK_TOP_CLK_CON0           (MT6363_PMIC_REG_BASE+0x140b)
#define MT6363_BUCK_TOP_CLK_CON0_SET       (MT6363_PMIC_REG_BASE+0x140c)
#define MT6363_BUCK_TOP_CLK_CON0_CLR       (MT6363_PMIC_REG_BASE+0x140d)
#define MT6363_BUCK_TOP_CLK_HWEN_CON0      (MT6363_PMIC_REG_BASE+0x140e)
#define MT6363_BUCK_TOP_CLK_HWEN_CON0_SET  (MT6363_PMIC_REG_BASE+0x140f)
#define MT6363_BUCK_TOP_CLK_HWEN_CON0_CLR  (MT6363_PMIC_REG_BASE+0x1410)
#define MT6363_BUCK_TOP_INT_CON0           (MT6363_PMIC_REG_BASE+0x1411)
#define MT6363_BUCK_TOP_INT_CON0_SET       (MT6363_PMIC_REG_BASE+0x1412)
#define MT6363_BUCK_TOP_INT_CON0_CLR       (MT6363_PMIC_REG_BASE+0x1413)
#define MT6363_BUCK_TOP_INT_CON1           (MT6363_PMIC_REG_BASE+0x1414)
#define MT6363_BUCK_TOP_INT_CON1_SET       (MT6363_PMIC_REG_BASE+0x1415)
#define MT6363_BUCK_TOP_INT_CON1_CLR       (MT6363_PMIC_REG_BASE+0x1416)
#define MT6363_BUCK_TOP_INT_MASK_CON0      (MT6363_PMIC_REG_BASE+0x1417)
#define MT6363_BUCK_TOP_INT_MASK_CON0_SET  (MT6363_PMIC_REG_BASE+0x1418)
#define MT6363_BUCK_TOP_INT_MASK_CON0_CLR  (MT6363_PMIC_REG_BASE+0x1419)
#define MT6363_BUCK_TOP_INT_MASK_CON1      (MT6363_PMIC_REG_BASE+0x141a)
#define MT6363_BUCK_TOP_INT_MASK_CON1_SET  (MT6363_PMIC_REG_BASE+0x141b)
#define MT6363_BUCK_TOP_INT_MASK_CON1_CLR  (MT6363_PMIC_REG_BASE+0x141c)
#define MT6363_BUCK_TOP_INT_STATUS0        (MT6363_PMIC_REG_BASE+0x141d)
#define MT6363_BUCK_TOP_INT_STATUS1        (MT6363_PMIC_REG_BASE+0x141e)
#define MT6363_BUCK_TOP_INT_RAW_STATUS0    (MT6363_PMIC_REG_BASE+0x141f)
#define MT6363_BUCK_TOP_INT_RAW_STATUS1    (MT6363_PMIC_REG_BASE+0x1420)
#define MT6363_BUCK_TOP_VOW_CON            (MT6363_PMIC_REG_BASE+0x1421)
#define MT6363_BUCK_TOP_STB_CON0           (MT6363_PMIC_REG_BASE+0x1422)
#define MT6363_BUCK_TOP_STB_CON1           (MT6363_PMIC_REG_BASE+0x1423)
#define MT6363_BUCK_TOP_VGP2_MINFREQ_CON0  (MT6363_PMIC_REG_BASE+0x1424)
#define MT6363_BUCK_TOP_VGP2_MINFREQ_CON1  (MT6363_PMIC_REG_BASE+0x1425)
#define MT6363_BUCK_TOP_VPA_MINFREQ_CON0   (MT6363_PMIC_REG_BASE+0x1426)
#define MT6363_BUCK_TOP_VPA_MINFREQ_CON1   (MT6363_PMIC_REG_BASE+0x1427)
#define MT6363_BUCK_TOP_OC_CON0            (MT6363_PMIC_REG_BASE+0x1428)
#define MT6363_BUCK_TOP_OC_CON1            (MT6363_PMIC_REG_BASE+0x1429)
#define MT6363_BUCK_TOP_KEY_PROT_LO        (MT6363_PMIC_REG_BASE+0x142a)
#define MT6363_BUCK_TOP_KEY_PROT_HI        (MT6363_PMIC_REG_BASE+0x142b)
#define MT6363_BUCK_TOP_WDTDBG0            (MT6363_PMIC_REG_BASE+0x142c)
#define MT6363_BUCK_TOP_WDTDBG1            (MT6363_PMIC_REG_BASE+0x142d)
#define MT6363_BUCK_TOP_WDTDBG2            (MT6363_PMIC_REG_BASE+0x142e)
#define MT6363_BUCK_TOP_WDTDBG3            (MT6363_PMIC_REG_BASE+0x142f)
#define MT6363_BUCK_TOP_WDTDBG4            (MT6363_PMIC_REG_BASE+0x1430)
#define MT6363_BUCK_TOP_WDTDBG5            (MT6363_PMIC_REG_BASE+0x1431)
#define MT6363_BUCK_TOP_WDTDBG6            (MT6363_PMIC_REG_BASE+0x1432)
#define MT6363_BUCK_TOP_WDTDBG7            (MT6363_PMIC_REG_BASE+0x1433)
#define MT6363_BUCK_TOP_WDTDBG8            (MT6363_PMIC_REG_BASE+0x1434)
#define MT6363_BUCK_TOP_WDTDBG9            (MT6363_PMIC_REG_BASE+0x1435)
#define MT6363_BUCK_HW_TRK_CLK_CON         (MT6363_PMIC_REG_BASE+0x1436)
#define MT6363_BUCK_HW_TRK0_CON0           (MT6363_PMIC_REG_BASE+0x1437)
#define MT6363_BUCK_HW_TRK0_CON1           (MT6363_PMIC_REG_BASE+0x1438)
#define MT6363_BUCK_HW_TRK0_CON2           (MT6363_PMIC_REG_BASE+0x1439)
#define MT6363_BUCK_HW_TRK0_CON3           (MT6363_PMIC_REG_BASE+0x143a)
#define MT6363_BUCK_HW_TRK1_CON0           (MT6363_PMIC_REG_BASE+0x143b)
#define MT6363_BUCK_HW_TRK1_CON1           (MT6363_PMIC_REG_BASE+0x143c)
#define MT6363_BUCK_HW_TRK1_CON2           (MT6363_PMIC_REG_BASE+0x143d)
#define MT6363_BUCK_HW_TRK1_CON3           (MT6363_PMIC_REG_BASE+0x143e)
#define MT6363_BUCK_TOP_VLIMIT_CON0        (MT6363_PMIC_REG_BASE+0x143f)
#define MT6363_BUCK_TOP_VLIMIT_CON1        (MT6363_PMIC_REG_BASE+0x1440)
#define MT6363_BUCK_TOP_VLIMIT_CON2        (MT6363_PMIC_REG_BASE+0x1441)
#define MT6363_BUCK_TOP_OC_SDN_CON0        (MT6363_PMIC_REG_BASE+0x1442)
#define MT6363_BUCK_TOP_OC_SDN_CON1        (MT6363_PMIC_REG_BASE+0x1443)
#define MT6363_BUCK_TOP_ELR_NUM            (MT6363_PMIC_REG_BASE+0x1444)
#define MT6363_BUCK_TOP_ELR2               (MT6363_PMIC_REG_BASE+0x1445)
#define MT6363_BUCK_TOP_ELR3               (MT6363_PMIC_REG_BASE+0x1446)
#define MT6363_BUCK_TOP_ELR4               (MT6363_PMIC_REG_BASE+0x1447)
#define MT6363_BUCK_VS2_ANA_ID             (MT6363_PMIC_REG_BASE+0x1480)
#define MT6363_BUCK_VS2_DIG_ID             (MT6363_PMIC_REG_BASE+0x1481)
#define MT6363_BUCK_VS2_REV0               (MT6363_PMIC_REG_BASE+0x1482)
#define MT6363_BUCK_VS2_REV1               (MT6363_PMIC_REG_BASE+0x1483)
#define MT6363_BUCK_VS2_DBI0               (MT6363_PMIC_REG_BASE+0x1484)
#define MT6363_BUCK_VS2_DBI1               (MT6363_PMIC_REG_BASE+0x1485)
#define MT6363_BUCK_VS2_DXI                (MT6363_PMIC_REG_BASE+0x1486)
#define MT6363_BUCK_VS2_CON1               (MT6363_PMIC_REG_BASE+0x1487)
#define MT6363_BUCK_VS2_SLP_CON            (MT6363_PMIC_REG_BASE+0x1488)
#define MT6363_BUCK_VS2_DVS_CON            (MT6363_PMIC_REG_BASE+0x1489)
#define MT6363_BUCK_VS2_CFG0               (MT6363_PMIC_REG_BASE+0x148a)
#define MT6363_BUCK_VS2_CFG1               (MT6363_PMIC_REG_BASE+0x148b)
#define MT6363_BUCK_VS2_VOSEL_CON0         (MT6363_PMIC_REG_BASE+0x148c)
#define MT6363_BUCK_VS2_OP_EN_0            (MT6363_PMIC_REG_BASE+0x148d)
#define MT6363_BUCK_VS2_OP_EN_1            (MT6363_PMIC_REG_BASE+0x148e)
#define MT6363_BUCK_VS2_OP_EN_2            (MT6363_PMIC_REG_BASE+0x148f)
#define MT6363_BUCK_VS2_OP_CFG_0           (MT6363_PMIC_REG_BASE+0x1490)
#define MT6363_BUCK_VS2_OP_CFG_1           (MT6363_PMIC_REG_BASE+0x1491)
#define MT6363_BUCK_VS2_OP_CFG_2           (MT6363_PMIC_REG_BASE+0x1492)
#define MT6363_BUCK_VS2_OP_MODE_0          (MT6363_PMIC_REG_BASE+0x1493)
#define MT6363_BUCK_VS2_OP_MODE_1          (MT6363_PMIC_REG_BASE+0x1494)
#define MT6363_BUCK_VS2_OP_MODE_2          (MT6363_PMIC_REG_BASE+0x1495)
#define MT6363_BUCK_VS2_DBG0               (MT6363_PMIC_REG_BASE+0x1496)
#define MT6363_BUCK_VS2_DBG1               (MT6363_PMIC_REG_BASE+0x1497)
#define MT6363_BUCK_VS2_DBG2               (MT6363_PMIC_REG_BASE+0x1498)
#define MT6363_BUCK_VS2_DBG3               (MT6363_PMIC_REG_BASE+0x1499)
#define MT6363_BUCK_VS2_VOTER_CON0         (MT6363_PMIC_REG_BASE+0x149a)
#define MT6363_BUCK_VS2_VOTER_CON0_SET     (MT6363_PMIC_REG_BASE+0x149b)
#define MT6363_BUCK_VS2_VOTER_CON0_CLR     (MT6363_PMIC_REG_BASE+0x149c)
#define MT6363_BUCK_VS2_VOTER_CON1         (MT6363_PMIC_REG_BASE+0x149d)
#define MT6363_BUCK_VS2_VOTER_CON1_SET     (MT6363_PMIC_REG_BASE+0x149e)
#define MT6363_BUCK_VS2_VOTER_CON1_CLR     (MT6363_PMIC_REG_BASE+0x149f)
#define MT6363_BUCK_VS2_VOTER_CFG          (MT6363_PMIC_REG_BASE+0x14a0)
#define MT6363_BUCK_VBUCK1_ANA_ID          (MT6363_PMIC_REG_BASE+0x1500)
#define MT6363_BUCK_VBUCK1_DIG_ID          (MT6363_PMIC_REG_BASE+0x1501)
#define MT6363_BUCK_VBUCK1_REV0            (MT6363_PMIC_REG_BASE+0x1502)
#define MT6363_BUCK_VBUCK1_REV1            (MT6363_PMIC_REG_BASE+0x1503)
#define MT6363_BUCK_VBUCK1_DBI0            (MT6363_PMIC_REG_BASE+0x1504)
#define MT6363_BUCK_VBUCK1_DBI1            (MT6363_PMIC_REG_BASE+0x1505)
#define MT6363_BUCK_VBUCK1_DXI             (MT6363_PMIC_REG_BASE+0x1506)
#define MT6363_BUCK_VBUCK1_CON1            (MT6363_PMIC_REG_BASE+0x1507)
#define MT6363_BUCK_VBUCK1_SLP_CON         (MT6363_PMIC_REG_BASE+0x1508)
#define MT6363_BUCK_VBUCK1_DVS_CON         (MT6363_PMIC_REG_BASE+0x1509)
#define MT6363_BUCK_VBUCK1_CFG0            (MT6363_PMIC_REG_BASE+0x150a)
#define MT6363_BUCK_VBUCK1_CFG1            (MT6363_PMIC_REG_BASE+0x150b)
#define MT6363_BUCK_VBUCK1_VOSEL_CON0      (MT6363_PMIC_REG_BASE+0x150c)
#define MT6363_BUCK_VBUCK1_OP_EN_0         (MT6363_PMIC_REG_BASE+0x150d)
#define MT6363_BUCK_VBUCK1_OP_EN_1         (MT6363_PMIC_REG_BASE+0x150e)
#define MT6363_BUCK_VBUCK1_OP_EN_2         (MT6363_PMIC_REG_BASE+0x150f)
#define MT6363_BUCK_VBUCK1_OP_CFG_0        (MT6363_PMIC_REG_BASE+0x1510)
#define MT6363_BUCK_VBUCK1_OP_CFG_1        (MT6363_PMIC_REG_BASE+0x1511)
#define MT6363_BUCK_VBUCK1_OP_CFG_2        (MT6363_PMIC_REG_BASE+0x1512)
#define MT6363_BUCK_VBUCK1_OP_MODE_0       (MT6363_PMIC_REG_BASE+0x1513)
#define MT6363_BUCK_VBUCK1_OP_MODE_1       (MT6363_PMIC_REG_BASE+0x1514)
#define MT6363_BUCK_VBUCK1_OP_MODE_2       (MT6363_PMIC_REG_BASE+0x1515)
#define MT6363_BUCK_VBUCK1_DBG0            (MT6363_PMIC_REG_BASE+0x1516)
#define MT6363_BUCK_VBUCK1_DBG1            (MT6363_PMIC_REG_BASE+0x1517)
#define MT6363_BUCK_VBUCK1_DBG2            (MT6363_PMIC_REG_BASE+0x1518)
#define MT6363_BUCK_VBUCK1_DBG3            (MT6363_PMIC_REG_BASE+0x1519)
#define MT6363_BUCK_VBUCK1_SSHUB_CON0      (MT6363_PMIC_REG_BASE+0x151a)
#define MT6363_BUCK_VBUCK1_SSHUB_CON1      (MT6363_PMIC_REG_BASE+0x151b)
#define MT6363_BUCK_VBUCK1_STALL_TRACK0    (MT6363_PMIC_REG_BASE+0x151c)
#define MT6363_BUCK_VBUCK2_ANA_ID          (MT6363_PMIC_REG_BASE+0x1580)
#define MT6363_BUCK_VBUCK2_DIG_ID          (MT6363_PMIC_REG_BASE+0x1581)
#define MT6363_BUCK_VBUCK2_REV0            (MT6363_PMIC_REG_BASE+0x1582)
#define MT6363_BUCK_VBUCK2_REV1            (MT6363_PMIC_REG_BASE+0x1583)
#define MT6363_BUCK_VBUCK2_DBI0            (MT6363_PMIC_REG_BASE+0x1584)
#define MT6363_BUCK_VBUCK2_DBI1            (MT6363_PMIC_REG_BASE+0x1585)
#define MT6363_BUCK_VBUCK2_DXI             (MT6363_PMIC_REG_BASE+0x1586)
#define MT6363_BUCK_VBUCK2_CON1            (MT6363_PMIC_REG_BASE+0x1587)
#define MT6363_BUCK_VBUCK2_SLP_CON         (MT6363_PMIC_REG_BASE+0x1588)
#define MT6363_BUCK_VBUCK2_DVS_CON         (MT6363_PMIC_REG_BASE+0x1589)
#define MT6363_BUCK_VBUCK2_CFG0            (MT6363_PMIC_REG_BASE+0x158a)
#define MT6363_BUCK_VBUCK2_CFG1            (MT6363_PMIC_REG_BASE+0x158b)
#define MT6363_BUCK_VBUCK2_VOSEL_CON0      (MT6363_PMIC_REG_BASE+0x158c)
#define MT6363_BUCK_VBUCK2_OP_EN_0         (MT6363_PMIC_REG_BASE+0x158d)
#define MT6363_BUCK_VBUCK2_OP_EN_1         (MT6363_PMIC_REG_BASE+0x158e)
#define MT6363_BUCK_VBUCK2_OP_EN_2         (MT6363_PMIC_REG_BASE+0x158f)
#define MT6363_BUCK_VBUCK2_OP_CFG_0        (MT6363_PMIC_REG_BASE+0x1590)
#define MT6363_BUCK_VBUCK2_OP_CFG_1        (MT6363_PMIC_REG_BASE+0x1591)
#define MT6363_BUCK_VBUCK2_OP_CFG_2        (MT6363_PMIC_REG_BASE+0x1592)
#define MT6363_BUCK_VBUCK2_OP_MODE_0       (MT6363_PMIC_REG_BASE+0x1593)
#define MT6363_BUCK_VBUCK2_OP_MODE_1       (MT6363_PMIC_REG_BASE+0x1594)
#define MT6363_BUCK_VBUCK2_OP_MODE_2       (MT6363_PMIC_REG_BASE+0x1595)
#define MT6363_BUCK_VBUCK2_DBG0            (MT6363_PMIC_REG_BASE+0x1596)
#define MT6363_BUCK_VBUCK2_DBG1            (MT6363_PMIC_REG_BASE+0x1597)
#define MT6363_BUCK_VBUCK2_DBG2            (MT6363_PMIC_REG_BASE+0x1598)
#define MT6363_BUCK_VBUCK2_DBG3            (MT6363_PMIC_REG_BASE+0x1599)
#define MT6363_BUCK_VBUCK2_SSHUB_CON0      (MT6363_PMIC_REG_BASE+0x159a)
#define MT6363_BUCK_VBUCK2_SSHUB_CON1      (MT6363_PMIC_REG_BASE+0x159b)
#define MT6363_BUCK_VBUCK2_STALL_TRACK0    (MT6363_PMIC_REG_BASE+0x159c)
#define MT6363_BUCK_VBUCK3_ANA_ID          (MT6363_PMIC_REG_BASE+0x1600)
#define MT6363_BUCK_VBUCK3_DIG_ID          (MT6363_PMIC_REG_BASE+0x1601)
#define MT6363_BUCK_VBUCK3_REV0            (MT6363_PMIC_REG_BASE+0x1602)
#define MT6363_BUCK_VBUCK3_REV1            (MT6363_PMIC_REG_BASE+0x1603)
#define MT6363_BUCK_VBUCK3_DBI0            (MT6363_PMIC_REG_BASE+0x1604)
#define MT6363_BUCK_VBUCK3_DBI1            (MT6363_PMIC_REG_BASE+0x1605)
#define MT6363_BUCK_VBUCK3_DXI             (MT6363_PMIC_REG_BASE+0x1606)
#define MT6363_BUCK_VBUCK3_CON1            (MT6363_PMIC_REG_BASE+0x1607)
#define MT6363_BUCK_VBUCK3_SLP_CON         (MT6363_PMIC_REG_BASE+0x1608)
#define MT6363_BUCK_VBUCK3_DVS_CON         (MT6363_PMIC_REG_BASE+0x1609)
#define MT6363_BUCK_VBUCK3_CFG0            (MT6363_PMIC_REG_BASE+0x160a)
#define MT6363_BUCK_VBUCK3_CFG1            (MT6363_PMIC_REG_BASE+0x160b)
#define MT6363_BUCK_VBUCK3_VOSEL_CON0      (MT6363_PMIC_REG_BASE+0x160c)
#define MT6363_BUCK_VBUCK3_OP_EN_0         (MT6363_PMIC_REG_BASE+0x160d)
#define MT6363_BUCK_VBUCK3_OP_EN_1         (MT6363_PMIC_REG_BASE+0x160e)
#define MT6363_BUCK_VBUCK3_OP_EN_2         (MT6363_PMIC_REG_BASE+0x160f)
#define MT6363_BUCK_VBUCK3_OP_CFG_0        (MT6363_PMIC_REG_BASE+0x1610)
#define MT6363_BUCK_VBUCK3_OP_CFG_1        (MT6363_PMIC_REG_BASE+0x1611)
#define MT6363_BUCK_VBUCK3_OP_CFG_2        (MT6363_PMIC_REG_BASE+0x1612)
#define MT6363_BUCK_VBUCK3_OP_MODE_0       (MT6363_PMIC_REG_BASE+0x1613)
#define MT6363_BUCK_VBUCK3_OP_MODE_1       (MT6363_PMIC_REG_BASE+0x1614)
#define MT6363_BUCK_VBUCK3_OP_MODE_2       (MT6363_PMIC_REG_BASE+0x1615)
#define MT6363_BUCK_VBUCK3_DBG0            (MT6363_PMIC_REG_BASE+0x1616)
#define MT6363_BUCK_VBUCK3_DBG1            (MT6363_PMIC_REG_BASE+0x1617)
#define MT6363_BUCK_VBUCK3_DBG2            (MT6363_PMIC_REG_BASE+0x1618)
#define MT6363_BUCK_VBUCK3_DBG3            (MT6363_PMIC_REG_BASE+0x1619)
#define MT6363_BUCK_VBUCK3_STALL_TRACK0    (MT6363_PMIC_REG_BASE+0x161a)
#define MT6363_BUCK_VBUCK4_ANA_ID          (MT6363_PMIC_REG_BASE+0x1680)
#define MT6363_BUCK_VBUCK4_DIG_ID          (MT6363_PMIC_REG_BASE+0x1681)
#define MT6363_BUCK_VBUCK4_REV0            (MT6363_PMIC_REG_BASE+0x1682)
#define MT6363_BUCK_VBUCK4_REV1            (MT6363_PMIC_REG_BASE+0x1683)
#define MT6363_BUCK_VBUCK4_DBI0            (MT6363_PMIC_REG_BASE+0x1684)
#define MT6363_BUCK_VBUCK4_DBI1            (MT6363_PMIC_REG_BASE+0x1685)
#define MT6363_BUCK_VBUCK4_DXI             (MT6363_PMIC_REG_BASE+0x1686)
#define MT6363_BUCK_VBUCK4_CON1            (MT6363_PMIC_REG_BASE+0x1687)
#define MT6363_BUCK_VBUCK4_SLP_CON         (MT6363_PMIC_REG_BASE+0x1688)
#define MT6363_BUCK_VBUCK4_DVS_CON         (MT6363_PMIC_REG_BASE+0x1689)
#define MT6363_BUCK_VBUCK4_CFG0            (MT6363_PMIC_REG_BASE+0x168a)
#define MT6363_BUCK_VBUCK4_CFG1            (MT6363_PMIC_REG_BASE+0x168b)
#define MT6363_BUCK_VBUCK4_VOSEL_CON0      (MT6363_PMIC_REG_BASE+0x168c)
#define MT6363_BUCK_VBUCK4_OP_EN_0         (MT6363_PMIC_REG_BASE+0x168d)
#define MT6363_BUCK_VBUCK4_OP_EN_1         (MT6363_PMIC_REG_BASE+0x168e)
#define MT6363_BUCK_VBUCK4_OP_EN_2         (MT6363_PMIC_REG_BASE+0x168f)
#define MT6363_BUCK_VBUCK4_OP_CFG_0        (MT6363_PMIC_REG_BASE+0x1690)
#define MT6363_BUCK_VBUCK4_OP_CFG_1        (MT6363_PMIC_REG_BASE+0x1691)
#define MT6363_BUCK_VBUCK4_OP_CFG_2        (MT6363_PMIC_REG_BASE+0x1692)
#define MT6363_BUCK_VBUCK4_OP_MODE_0       (MT6363_PMIC_REG_BASE+0x1693)
#define MT6363_BUCK_VBUCK4_OP_MODE_1       (MT6363_PMIC_REG_BASE+0x1694)
#define MT6363_BUCK_VBUCK4_OP_MODE_2       (MT6363_PMIC_REG_BASE+0x1695)
#define MT6363_BUCK_VBUCK4_DBG0            (MT6363_PMIC_REG_BASE+0x1696)
#define MT6363_BUCK_VBUCK4_DBG1            (MT6363_PMIC_REG_BASE+0x1697)
#define MT6363_BUCK_VBUCK4_DBG2            (MT6363_PMIC_REG_BASE+0x1698)
#define MT6363_BUCK_VBUCK4_DBG3            (MT6363_PMIC_REG_BASE+0x1699)
#define MT6363_BUCK_VBUCK4_SSHUB_CON0      (MT6363_PMIC_REG_BASE+0x169a)
#define MT6363_BUCK_VBUCK4_SSHUB_CON1      (MT6363_PMIC_REG_BASE+0x169b)
#define MT6363_BUCK_VBUCK4_STALL_TRACK0    (MT6363_PMIC_REG_BASE+0x169c)
#define MT6363_BUCK_VBUCK5_ANA_ID          (MT6363_PMIC_REG_BASE+0x1700)
#define MT6363_BUCK_VBUCK5_DIG_ID          (MT6363_PMIC_REG_BASE+0x1701)
#define MT6363_BUCK_VBUCK5_REV0            (MT6363_PMIC_REG_BASE+0x1702)
#define MT6363_BUCK_VBUCK5_REV1            (MT6363_PMIC_REG_BASE+0x1703)
#define MT6363_BUCK_VBUCK5_DBI0            (MT6363_PMIC_REG_BASE+0x1704)
#define MT6363_BUCK_VBUCK5_DBI1            (MT6363_PMIC_REG_BASE+0x1705)
#define MT6363_BUCK_VBUCK5_DXI             (MT6363_PMIC_REG_BASE+0x1706)
#define MT6363_BUCK_VBUCK5_CON1            (MT6363_PMIC_REG_BASE+0x1707)
#define MT6363_BUCK_VBUCK5_SLP_CON         (MT6363_PMIC_REG_BASE+0x1708)
#define MT6363_BUCK_VBUCK5_DVS_CON         (MT6363_PMIC_REG_BASE+0x1709)
#define MT6363_BUCK_VBUCK5_CFG0            (MT6363_PMIC_REG_BASE+0x170a)
#define MT6363_BUCK_VBUCK5_CFG1            (MT6363_PMIC_REG_BASE+0x170b)
#define MT6363_BUCK_VBUCK5_VOSEL_CON0      (MT6363_PMIC_REG_BASE+0x170c)
#define MT6363_BUCK_VBUCK5_OP_EN_0         (MT6363_PMIC_REG_BASE+0x170d)
#define MT6363_BUCK_VBUCK5_OP_EN_1         (MT6363_PMIC_REG_BASE+0x170e)
#define MT6363_BUCK_VBUCK5_OP_EN_2         (MT6363_PMIC_REG_BASE+0x170f)
#define MT6363_BUCK_VBUCK5_OP_CFG_0        (MT6363_PMIC_REG_BASE+0x1710)
#define MT6363_BUCK_VBUCK5_OP_CFG_1        (MT6363_PMIC_REG_BASE+0x1711)
#define MT6363_BUCK_VBUCK5_OP_CFG_2        (MT6363_PMIC_REG_BASE+0x1712)
#define MT6363_BUCK_VBUCK5_OP_MODE_0       (MT6363_PMIC_REG_BASE+0x1713)
#define MT6363_BUCK_VBUCK5_OP_MODE_1       (MT6363_PMIC_REG_BASE+0x1714)
#define MT6363_BUCK_VBUCK5_OP_MODE_2       (MT6363_PMIC_REG_BASE+0x1715)
#define MT6363_BUCK_VBUCK5_DBG0            (MT6363_PMIC_REG_BASE+0x1716)
#define MT6363_BUCK_VBUCK5_DBG1            (MT6363_PMIC_REG_BASE+0x1717)
#define MT6363_BUCK_VBUCK5_DBG2            (MT6363_PMIC_REG_BASE+0x1718)
#define MT6363_BUCK_VBUCK5_DBG3            (MT6363_PMIC_REG_BASE+0x1719)
#define MT6363_BUCK_VBUCK5_STALL_TRACK0    (MT6363_PMIC_REG_BASE+0x171a)
#define MT6363_BUCK_VBUCK6_ANA_ID          (MT6363_PMIC_REG_BASE+0x1780)
#define MT6363_BUCK_VBUCK6_DIG_ID          (MT6363_PMIC_REG_BASE+0x1781)
#define MT6363_BUCK_VBUCK6_REV0            (MT6363_PMIC_REG_BASE+0x1782)
#define MT6363_BUCK_VBUCK6_REV1            (MT6363_PMIC_REG_BASE+0x1783)
#define MT6363_BUCK_VBUCK6_DBI0            (MT6363_PMIC_REG_BASE+0x1784)
#define MT6363_BUCK_VBUCK6_DBI1            (MT6363_PMIC_REG_BASE+0x1785)
#define MT6363_BUCK_VBUCK6_DXI             (MT6363_PMIC_REG_BASE+0x1786)
#define MT6363_BUCK_VBUCK6_CON1            (MT6363_PMIC_REG_BASE+0x1787)
#define MT6363_BUCK_VBUCK6_SLP_CON         (MT6363_PMIC_REG_BASE+0x1788)
#define MT6363_BUCK_VBUCK6_DVS_CON         (MT6363_PMIC_REG_BASE+0x1789)
#define MT6363_BUCK_VBUCK6_CFG0            (MT6363_PMIC_REG_BASE+0x178a)
#define MT6363_BUCK_VBUCK6_CFG1            (MT6363_PMIC_REG_BASE+0x178b)
#define MT6363_BUCK_VBUCK6_VOSEL_CON0      (MT6363_PMIC_REG_BASE+0x178c)
#define MT6363_BUCK_VBUCK6_OP_EN_0         (MT6363_PMIC_REG_BASE+0x178d)
#define MT6363_BUCK_VBUCK6_OP_EN_1         (MT6363_PMIC_REG_BASE+0x178e)
#define MT6363_BUCK_VBUCK6_OP_EN_2         (MT6363_PMIC_REG_BASE+0x178f)
#define MT6363_BUCK_VBUCK6_OP_CFG_0        (MT6363_PMIC_REG_BASE+0x1790)
#define MT6363_BUCK_VBUCK6_OP_CFG_1        (MT6363_PMIC_REG_BASE+0x1791)
#define MT6363_BUCK_VBUCK6_OP_CFG_2        (MT6363_PMIC_REG_BASE+0x1792)
#define MT6363_BUCK_VBUCK6_OP_MODE_0       (MT6363_PMIC_REG_BASE+0x1793)
#define MT6363_BUCK_VBUCK6_OP_MODE_1       (MT6363_PMIC_REG_BASE+0x1794)
#define MT6363_BUCK_VBUCK6_OP_MODE_2       (MT6363_PMIC_REG_BASE+0x1795)
#define MT6363_BUCK_VBUCK6_DBG0            (MT6363_PMIC_REG_BASE+0x1796)
#define MT6363_BUCK_VBUCK6_DBG1            (MT6363_PMIC_REG_BASE+0x1797)
#define MT6363_BUCK_VBUCK6_DBG2            (MT6363_PMIC_REG_BASE+0x1798)
#define MT6363_BUCK_VBUCK6_DBG3            (MT6363_PMIC_REG_BASE+0x1799)
#define MT6363_BUCK_VBUCK6_STALL_TRACK0    (MT6363_PMIC_REG_BASE+0x179a)
#define MT6363_BUCK_VBUCK7_ANA_ID          (MT6363_PMIC_REG_BASE+0x1800)
#define MT6363_BUCK_VBUCK7_DIG_ID          (MT6363_PMIC_REG_BASE+0x1801)
#define MT6363_BUCK_VBUCK7_REV0            (MT6363_PMIC_REG_BASE+0x1802)
#define MT6363_BUCK_VBUCK7_REV1            (MT6363_PMIC_REG_BASE+0x1803)
#define MT6363_BUCK_VBUCK7_DBI0            (MT6363_PMIC_REG_BASE+0x1804)
#define MT6363_BUCK_VBUCK7_DBI1            (MT6363_PMIC_REG_BASE+0x1805)
#define MT6363_BUCK_VBUCK7_DXI             (MT6363_PMIC_REG_BASE+0x1806)
#define MT6363_BUCK_VBUCK7_CON1            (MT6363_PMIC_REG_BASE+0x1807)
#define MT6363_BUCK_VBUCK7_SLP_CON         (MT6363_PMIC_REG_BASE+0x1808)
#define MT6363_BUCK_VBUCK7_DVS_CON         (MT6363_PMIC_REG_BASE+0x1809)
#define MT6363_BUCK_VBUCK7_CFG0            (MT6363_PMIC_REG_BASE+0x180a)
#define MT6363_BUCK_VBUCK7_CFG1            (MT6363_PMIC_REG_BASE+0x180b)
#define MT6363_BUCK_VBUCK7_VOSEL_CON0      (MT6363_PMIC_REG_BASE+0x180c)
#define MT6363_BUCK_VBUCK7_OP_EN_0         (MT6363_PMIC_REG_BASE+0x180d)
#define MT6363_BUCK_VBUCK7_OP_EN_1         (MT6363_PMIC_REG_BASE+0x180e)
#define MT6363_BUCK_VBUCK7_OP_EN_2         (MT6363_PMIC_REG_BASE+0x180f)
#define MT6363_BUCK_VBUCK7_OP_CFG_0        (MT6363_PMIC_REG_BASE+0x1810)
#define MT6363_BUCK_VBUCK7_OP_CFG_1        (MT6363_PMIC_REG_BASE+0x1811)
#define MT6363_BUCK_VBUCK7_OP_CFG_2        (MT6363_PMIC_REG_BASE+0x1812)
#define MT6363_BUCK_VBUCK7_OP_MODE_0       (MT6363_PMIC_REG_BASE+0x1813)
#define MT6363_BUCK_VBUCK7_OP_MODE_1       (MT6363_PMIC_REG_BASE+0x1814)
#define MT6363_BUCK_VBUCK7_OP_MODE_2       (MT6363_PMIC_REG_BASE+0x1815)
#define MT6363_BUCK_VBUCK7_DBG0            (MT6363_PMIC_REG_BASE+0x1816)
#define MT6363_BUCK_VBUCK7_DBG1            (MT6363_PMIC_REG_BASE+0x1817)
#define MT6363_BUCK_VBUCK7_DBG2            (MT6363_PMIC_REG_BASE+0x1818)
#define MT6363_BUCK_VBUCK7_DBG3            (MT6363_PMIC_REG_BASE+0x1819)
#define MT6363_BUCK_VBUCK7_STALL_TRACK0    (MT6363_PMIC_REG_BASE+0x181a)
#define MT6363_BUCK_VS1_ANA_ID             (MT6363_PMIC_REG_BASE+0x1880)
#define MT6363_BUCK_VS1_DIG_ID             (MT6363_PMIC_REG_BASE+0x1881)
#define MT6363_BUCK_VS1_REV0               (MT6363_PMIC_REG_BASE+0x1882)
#define MT6363_BUCK_VS1_REV1               (MT6363_PMIC_REG_BASE+0x1883)
#define MT6363_BUCK_VS1_DBI0               (MT6363_PMIC_REG_BASE+0x1884)
#define MT6363_BUCK_VS1_DBI1               (MT6363_PMIC_REG_BASE+0x1885)
#define MT6363_BUCK_VS1_DXI                (MT6363_PMIC_REG_BASE+0x1886)
#define MT6363_BUCK_VS1_CON1               (MT6363_PMIC_REG_BASE+0x1887)
#define MT6363_BUCK_VS1_SLP_CON            (MT6363_PMIC_REG_BASE+0x1888)
#define MT6363_BUCK_VS1_DVS_CON            (MT6363_PMIC_REG_BASE+0x1889)
#define MT6363_BUCK_VS1_CFG0               (MT6363_PMIC_REG_BASE+0x188a)
#define MT6363_BUCK_VS1_CFG1               (MT6363_PMIC_REG_BASE+0x188b)
#define MT6363_BUCK_VS1_VOSEL_CON0         (MT6363_PMIC_REG_BASE+0x188c)
#define MT6363_BUCK_VS1_OP_EN_0            (MT6363_PMIC_REG_BASE+0x188d)
#define MT6363_BUCK_VS1_OP_EN_1            (MT6363_PMIC_REG_BASE+0x188e)
#define MT6363_BUCK_VS1_OP_EN_2            (MT6363_PMIC_REG_BASE+0x188f)
#define MT6363_BUCK_VS1_OP_CFG_0           (MT6363_PMIC_REG_BASE+0x1890)
#define MT6363_BUCK_VS1_OP_CFG_1           (MT6363_PMIC_REG_BASE+0x1891)
#define MT6363_BUCK_VS1_OP_CFG_2           (MT6363_PMIC_REG_BASE+0x1892)
#define MT6363_BUCK_VS1_OP_MODE_0          (MT6363_PMIC_REG_BASE+0x1893)
#define MT6363_BUCK_VS1_OP_MODE_1          (MT6363_PMIC_REG_BASE+0x1894)
#define MT6363_BUCK_VS1_OP_MODE_2          (MT6363_PMIC_REG_BASE+0x1895)
#define MT6363_BUCK_VS1_DBG0               (MT6363_PMIC_REG_BASE+0x1896)
#define MT6363_BUCK_VS1_DBG1               (MT6363_PMIC_REG_BASE+0x1897)
#define MT6363_BUCK_VS1_DBG2               (MT6363_PMIC_REG_BASE+0x1898)
#define MT6363_BUCK_VS1_DBG3               (MT6363_PMIC_REG_BASE+0x1899)
#define MT6363_BUCK_VS1_VOTER_CON0         (MT6363_PMIC_REG_BASE+0x189a)
#define MT6363_BUCK_VS1_VOTER_CON0_SET     (MT6363_PMIC_REG_BASE+0x189b)
#define MT6363_BUCK_VS1_VOTER_CON0_CLR     (MT6363_PMIC_REG_BASE+0x189c)
#define MT6363_BUCK_VS1_VOTER_CON1         (MT6363_PMIC_REG_BASE+0x189d)
#define MT6363_BUCK_VS1_VOTER_CON1_SET     (MT6363_PMIC_REG_BASE+0x189e)
#define MT6363_BUCK_VS1_VOTER_CON1_CLR     (MT6363_PMIC_REG_BASE+0x189f)
#define MT6363_BUCK_VS1_VOTER_CFG          (MT6363_PMIC_REG_BASE+0x18a0)
#define MT6363_BUCK_VS3_ANA_ID             (MT6363_PMIC_REG_BASE+0x1900)
#define MT6363_BUCK_VS3_DIG_ID             (MT6363_PMIC_REG_BASE+0x1901)
#define MT6363_BUCK_VS3_REV0               (MT6363_PMIC_REG_BASE+0x1902)
#define MT6363_BUCK_VS3_REV1               (MT6363_PMIC_REG_BASE+0x1903)
#define MT6363_BUCK_VS3_DBI0               (MT6363_PMIC_REG_BASE+0x1904)
#define MT6363_BUCK_VS3_DBI1               (MT6363_PMIC_REG_BASE+0x1905)
#define MT6363_BUCK_VS3_DXI                (MT6363_PMIC_REG_BASE+0x1906)
#define MT6363_BUCK_VS3_CON1               (MT6363_PMIC_REG_BASE+0x1907)
#define MT6363_BUCK_VS3_SLP_CON            (MT6363_PMIC_REG_BASE+0x1908)
#define MT6363_BUCK_VS3_DVS_CON            (MT6363_PMIC_REG_BASE+0x1909)
#define MT6363_BUCK_VS3_CFG0               (MT6363_PMIC_REG_BASE+0x190a)
#define MT6363_BUCK_VS3_CFG1               (MT6363_PMIC_REG_BASE+0x190b)
#define MT6363_BUCK_VS3_VOSEL_CON0         (MT6363_PMIC_REG_BASE+0x190c)
#define MT6363_BUCK_VS3_OP_EN_0            (MT6363_PMIC_REG_BASE+0x190d)
#define MT6363_BUCK_VS3_OP_EN_1            (MT6363_PMIC_REG_BASE+0x190e)
#define MT6363_BUCK_VS3_OP_EN_2            (MT6363_PMIC_REG_BASE+0x190f)
#define MT6363_BUCK_VS3_OP_CFG_0           (MT6363_PMIC_REG_BASE+0x1910)
#define MT6363_BUCK_VS3_OP_CFG_1           (MT6363_PMIC_REG_BASE+0x1911)
#define MT6363_BUCK_VS3_OP_CFG_2           (MT6363_PMIC_REG_BASE+0x1912)
#define MT6363_BUCK_VS3_OP_MODE_0          (MT6363_PMIC_REG_BASE+0x1913)
#define MT6363_BUCK_VS3_OP_MODE_1          (MT6363_PMIC_REG_BASE+0x1914)
#define MT6363_BUCK_VS3_OP_MODE_2          (MT6363_PMIC_REG_BASE+0x1915)
#define MT6363_BUCK_VS3_DBG0               (MT6363_PMIC_REG_BASE+0x1916)
#define MT6363_BUCK_VS3_DBG1               (MT6363_PMIC_REG_BASE+0x1917)
#define MT6363_BUCK_VS3_DBG2               (MT6363_PMIC_REG_BASE+0x1918)
#define MT6363_BUCK_VS3_DBG3               (MT6363_PMIC_REG_BASE+0x1919)
#define MT6363_BUCK_VS3_VOTER_CON0         (MT6363_PMIC_REG_BASE+0x191a)
#define MT6363_BUCK_VS3_VOTER_CON0_SET     (MT6363_PMIC_REG_BASE+0x191b)
#define MT6363_BUCK_VS3_VOTER_CON0_CLR     (MT6363_PMIC_REG_BASE+0x191c)
#define MT6363_BUCK_VS3_VOTER_CON1         (MT6363_PMIC_REG_BASE+0x191d)
#define MT6363_BUCK_VS3_VOTER_CON1_SET     (MT6363_PMIC_REG_BASE+0x191e)
#define MT6363_BUCK_VS3_VOTER_CON1_CLR     (MT6363_PMIC_REG_BASE+0x191f)
#define MT6363_BUCK_VS3_VOTER_CFG          (MT6363_PMIC_REG_BASE+0x1920)
#define MT6363_BUCK_ANA0_ANA_ID            (MT6363_PMIC_REG_BASE+0x1980)
#define MT6363_BUCK_ANA0_DIG_ID            (MT6363_PMIC_REG_BASE+0x1981)
#define MT6363_BUCK_ANA0_ANA_REV           (MT6363_PMIC_REG_BASE+0x1982)
#define MT6363_BUCK_ANA0_DIG_REV           (MT6363_PMIC_REG_BASE+0x1983)
#define MT6363_BUCK_ANA0_DBI               (MT6363_PMIC_REG_BASE+0x1984)
#define MT6363_BUCK_ANA0_ESP               (MT6363_PMIC_REG_BASE+0x1985)
#define MT6363_BUCK_ANA0_FPI               (MT6363_PMIC_REG_BASE+0x1986)
#define MT6363_BUCK_ANA0_DXI               (MT6363_PMIC_REG_BASE+0x1987)
#define MT6363_SMPS_ANA_CON0               (MT6363_PMIC_REG_BASE+0x1988)
#define MT6363_VS1_ANA_CON0                (MT6363_PMIC_REG_BASE+0x1989)
#define MT6363_VS1_ANA_CON1                (MT6363_PMIC_REG_BASE+0x198a)
#define MT6363_VS1_ANA_CON2                (MT6363_PMIC_REG_BASE+0x198b)
#define MT6363_VS1_ANA_CON3                (MT6363_PMIC_REG_BASE+0x198c)
#define MT6363_VS1_ANA_CON4                (MT6363_PMIC_REG_BASE+0x198d)
#define MT6363_VS1_ANA_CON5                (MT6363_PMIC_REG_BASE+0x198e)
#define MT6363_VS1_ANA_CON6                (MT6363_PMIC_REG_BASE+0x198f)
#define MT6363_VS1_ANA_CON7                (MT6363_PMIC_REG_BASE+0x1990)
#define MT6363_VS1_ANA_CON8                (MT6363_PMIC_REG_BASE+0x1991)
#define MT6363_VS1_ANA_CON9                (MT6363_PMIC_REG_BASE+0x1992)
#define MT6363_VS1_ANA_CON10               (MT6363_PMIC_REG_BASE+0x1993)
#define MT6363_VS1_ANA_CON11               (MT6363_PMIC_REG_BASE+0x1994)
#define MT6363_VS1_ANA_CON12               (MT6363_PMIC_REG_BASE+0x1995)
#define MT6363_VS1_ANA_CON13               (MT6363_PMIC_REG_BASE+0x1996)
#define MT6363_VS1_ANA_CON14               (MT6363_PMIC_REG_BASE+0x1997)
#define MT6363_VS3_ANA_CON0                (MT6363_PMIC_REG_BASE+0x1998)
#define MT6363_VS3_ANA_CON1                (MT6363_PMIC_REG_BASE+0x1999)
#define MT6363_VS3_ANA_CON2                (MT6363_PMIC_REG_BASE+0x199a)
#define MT6363_VS3_ANA_CON3                (MT6363_PMIC_REG_BASE+0x199b)
#define MT6363_VS3_ANA_CON4                (MT6363_PMIC_REG_BASE+0x199c)
#define MT6363_VS3_ANA_CON5                (MT6363_PMIC_REG_BASE+0x199d)
#define MT6363_VS3_ANA_CON6                (MT6363_PMIC_REG_BASE+0x199e)
#define MT6363_VS3_ANA_CON7                (MT6363_PMIC_REG_BASE+0x199f)
#define MT6363_VS3_ANA_CON8                (MT6363_PMIC_REG_BASE+0x19a0)
#define MT6363_VS3_ANA_CON9                (MT6363_PMIC_REG_BASE+0x19a1)
#define MT6363_VS3_ANA_CON10               (MT6363_PMIC_REG_BASE+0x19a2)
#define MT6363_VS3_ANA_CON11               (MT6363_PMIC_REG_BASE+0x19a3)
#define MT6363_VS3_ANA_CON12               (MT6363_PMIC_REG_BASE+0x19a4)
#define MT6363_VS3_ANA_CON13               (MT6363_PMIC_REG_BASE+0x19a5)
#define MT6363_VS3_ANA_CON14               (MT6363_PMIC_REG_BASE+0x19a6)
#define MT6363_BUCK_ANA0_ELR_NUM           (MT6363_PMIC_REG_BASE+0x19a7)
#define MT6363_SMPS_ELR_0                  (MT6363_PMIC_REG_BASE+0x19a8)
#define MT6363_SMPS_ELR_1                  (MT6363_PMIC_REG_BASE+0x19a9)
#define MT6363_SMPS_ELR_2                  (MT6363_PMIC_REG_BASE+0x19aa)
#define MT6363_SMPS_ELR_3                  (MT6363_PMIC_REG_BASE+0x19ab)
#define MT6363_SMPS_ELR_4                  (MT6363_PMIC_REG_BASE+0x19ac)
#define MT6363_SMPS_ELR_5                  (MT6363_PMIC_REG_BASE+0x19ad)
#define MT6363_SMPS_ELR_6                  (MT6363_PMIC_REG_BASE+0x19ae)
#define MT6363_SMPS_ELR_7                  (MT6363_PMIC_REG_BASE+0x19af)
#define MT6363_SMPS_ELR_8                  (MT6363_PMIC_REG_BASE+0x19b0)
#define MT6363_SMPS_ELR_9                  (MT6363_PMIC_REG_BASE+0x19b1)
#define MT6363_SMPS_ELR_10                 (MT6363_PMIC_REG_BASE+0x19b2)
#define MT6363_SMPS_ELR_11                 (MT6363_PMIC_REG_BASE+0x19b3)
#define MT6363_SMPS_ELR_12                 (MT6363_PMIC_REG_BASE+0x19b4)
#define MT6363_SMPS_ELR_13                 (MT6363_PMIC_REG_BASE+0x19b5)
#define MT6363_SMPS_ELR_14                 (MT6363_PMIC_REG_BASE+0x19b6)
#define MT6363_SMPS_ELR_15                 (MT6363_PMIC_REG_BASE+0x19b7)
#define MT6363_SMPS_ELR_16                 (MT6363_PMIC_REG_BASE+0x19b8)
#define MT6363_SMPS_ELR_17                 (MT6363_PMIC_REG_BASE+0x19b9)
#define MT6363_SMPS_ELR_18                 (MT6363_PMIC_REG_BASE+0x19ba)
#define MT6363_SMPS_ELR_19                 (MT6363_PMIC_REG_BASE+0x19bb)
#define MT6363_SMPS_ELR_20                 (MT6363_PMIC_REG_BASE+0x19bc)
#define MT6363_SMPS_ELR_21                 (MT6363_PMIC_REG_BASE+0x19bd)
#define MT6363_SMPS_ELR_22                 (MT6363_PMIC_REG_BASE+0x19be)
#define MT6363_SMPS_ELR_23                 (MT6363_PMIC_REG_BASE+0x19bf)
#define MT6363_SMPS_ELR_24                 (MT6363_PMIC_REG_BASE+0x19c0)
#define MT6363_SMPS_ELR_25                 (MT6363_PMIC_REG_BASE+0x19c1)
#define MT6363_SMPS_ELR_26                 (MT6363_PMIC_REG_BASE+0x19c2)
#define MT6363_SMPS_ELR_27                 (MT6363_PMIC_REG_BASE+0x19c3)
#define MT6363_SMPS_ELR_28                 (MT6363_PMIC_REG_BASE+0x19c4)
#define MT6363_SMPS_ELR_29                 (MT6363_PMIC_REG_BASE+0x19c5)
#define MT6363_SMPS_ELR_30                 (MT6363_PMIC_REG_BASE+0x19c6)
#define MT6363_SMPS_ELR_31                 (MT6363_PMIC_REG_BASE+0x19c7)
#define MT6363_SMPS_ELR_32                 (MT6363_PMIC_REG_BASE+0x19c8)
#define MT6363_BUCK_ANA1_ANA_ID            (MT6363_PMIC_REG_BASE+0x1a00)
#define MT6363_BUCK_ANA1_DIG_ID            (MT6363_PMIC_REG_BASE+0x1a01)
#define MT6363_BUCK_ANA1_ANA_REV           (MT6363_PMIC_REG_BASE+0x1a02)
#define MT6363_BUCK_ANA1_DIG_REV           (MT6363_PMIC_REG_BASE+0x1a03)
#define MT6363_BUCK_ANA1_DBI               (MT6363_PMIC_REG_BASE+0x1a04)
#define MT6363_BUCK_ANA1_ESP               (MT6363_PMIC_REG_BASE+0x1a05)
#define MT6363_BUCK_ANA1_FPI               (MT6363_PMIC_REG_BASE+0x1a06)
#define MT6363_BUCK_ANA1_DXI               (MT6363_PMIC_REG_BASE+0x1a07)
#define MT6363_BUCK_TOP_4PHASE_1_ANA_CON0  (MT6363_PMIC_REG_BASE+0x1a08)
#define MT6363_BUCK_TOP_4PHASE_1_ANA_CON1  (MT6363_PMIC_REG_BASE+0x1a09)
#define MT6363_BUCK_TOP_4PHASE_1_ANA_CON2  (MT6363_PMIC_REG_BASE+0x1a0a)
#define MT6363_BUCK_TOP_4PHASE_1_ANA_CON3  (MT6363_PMIC_REG_BASE+0x1a0b)
#define MT6363_BUCK_TOP_4PHASE_1_ANA_CON4  (MT6363_PMIC_REG_BASE+0x1a0c)
#define MT6363_BUCK_TOP_4PHASE_1_ANA_CON5  (MT6363_PMIC_REG_BASE+0x1a0d)
#define MT6363_BUCK_TOP_4PHASE_1_ANA_CON6  (MT6363_PMIC_REG_BASE+0x1a0e)
#define MT6363_BUCK_TOP_4PHASE_1_ANA_CON7  (MT6363_PMIC_REG_BASE+0x1a0f)
#define MT6363_BUCK_TOP_4PHASE_1_ANA_CON8  (MT6363_PMIC_REG_BASE+0x1a10)
#define MT6363_BUCK_TOP_4PHASE_1_ANA_CON9  (MT6363_PMIC_REG_BASE+0x1a11)
#define MT6363_BUCK_TOP_4PHASE_1_ANA_CON10 (MT6363_PMIC_REG_BASE+0x1a12)
#define MT6363_BUCK_TOP_4PHASE_1_ANA_CON11 (MT6363_PMIC_REG_BASE+0x1a13)
#define MT6363_BUCK_TOP_4PHASE_1_ANA_CON12 (MT6363_PMIC_REG_BASE+0x1a14)
#define MT6363_BUCK_TOP_4PHASE_1_ANA_CON13 (MT6363_PMIC_REG_BASE+0x1a15)
#define MT6363_BUCK_TOP_4PHASE_1_ANA_CON14 (MT6363_PMIC_REG_BASE+0x1a16)
#define MT6363_BUCK_TOP_4PHASE_1_ANA_CON15 (MT6363_PMIC_REG_BASE+0x1a17)
#define MT6363_BUCK_TOP_4PHASE_1_ANA_CON16 (MT6363_PMIC_REG_BASE+0x1a18)
#define MT6363_BUCK_TOP_4PHASE_1_ANA_CON17 (MT6363_PMIC_REG_BASE+0x1a19)
#define MT6363_BUCK_TOP_4PHASE_1_ANA_CON18 (MT6363_PMIC_REG_BASE+0x1a1a)
#define MT6363_BUCK_TOP_4PHASE_1_ANA_CON19 (MT6363_PMIC_REG_BASE+0x1a1b)
#define MT6363_BUCK_TOP_4PHASE_1_ANA_CON20 (MT6363_PMIC_REG_BASE+0x1a1c)
#define MT6363_BUCK_TOP_4PHASE_1_ANA_CON21 (MT6363_PMIC_REG_BASE+0x1a1d)
#define MT6363_BUCK_TOP_4PHASE_1_ANA_CON22 (MT6363_PMIC_REG_BASE+0x1a1e)
#define MT6363_BUCK_TOP_4PHASE_1_ANA_CON23 (MT6363_PMIC_REG_BASE+0x1a1f)
#define MT6363_BUCK_TOP_4PHASE_1_ANA_CON24 (MT6363_PMIC_REG_BASE+0x1a20)
#define MT6363_BUCK_TOP_4PHASE_1_ANA_CON25 (MT6363_PMIC_REG_BASE+0x1a21)
#define MT6363_BUCK_TOP_4PHASE_1_ANA_CON26 (MT6363_PMIC_REG_BASE+0x1a22)
#define MT6363_BUCK_TOP_4PHASE_1_ANA_CON27 (MT6363_PMIC_REG_BASE+0x1a23)
#define MT6363_BUCK_TOP_4PHASE_1_ANA_CON28 (MT6363_PMIC_REG_BASE+0x1a24)
#define MT6363_BUCK_TOP_4PHASE_1_ANA_CON29 (MT6363_PMIC_REG_BASE+0x1a25)
#define MT6363_BUCK_TOP_4PHASE_1_ANA_CON30 (MT6363_PMIC_REG_BASE+0x1a26)
#define MT6363_BUCK_TOP_4PHASE_1_ANA_CON31 (MT6363_PMIC_REG_BASE+0x1a27)
#define MT6363_BUCK_TOP_4PHASE_1_ANA_CON32 (MT6363_PMIC_REG_BASE+0x1a28)
#define MT6363_BUCK_TOP_4PHASE_1_ANA_CON33 (MT6363_PMIC_REG_BASE+0x1a29)
#define MT6363_BUCK_TOP_4PHASE_1_ANA_CON34 (MT6363_PMIC_REG_BASE+0x1a2a)
#define MT6363_BUCK_TOP_4PHASE_1_ANA_CON35 (MT6363_PMIC_REG_BASE+0x1a2b)
#define MT6363_BUCK_TOP_4PHASE_1_ANA_CON36 (MT6363_PMIC_REG_BASE+0x1a2c)
#define MT6363_BUCK_TOP_4PHASE_1_ANA_CON37 (MT6363_PMIC_REG_BASE+0x1a2d)
#define MT6363_BUCK_TOP_4PHASE_1_ANA_CON38 (MT6363_PMIC_REG_BASE+0x1a2e)
#define MT6363_BUCK_TOP_4PHASE_1_ANA_CON39 (MT6363_PMIC_REG_BASE+0x1a2f)
#define MT6363_BUCK_TOP_4PHASE_1_ANA_CON40 (MT6363_PMIC_REG_BASE+0x1a30)
#define MT6363_BUCK_TOP_4PHASE_1_ANA_CON41 (MT6363_PMIC_REG_BASE+0x1a31)
#define MT6363_BUCK_TOP_4PHASE_1_ANA_CON42 (MT6363_PMIC_REG_BASE+0x1a32)
#define MT6363_BUCK_TOP_4PHASE_1_ANA_CON43 (MT6363_PMIC_REG_BASE+0x1a33)
#define MT6363_BUCK_TOP_4PHASE_1_ANA_CON44 (MT6363_PMIC_REG_BASE+0x1a34)
#define MT6363_BUCK_TOP_4PHASE_1_ANA_CON45 (MT6363_PMIC_REG_BASE+0x1a35)
#define MT6363_BUCK_TOP_4PHASE_1_ANA_CON46 (MT6363_PMIC_REG_BASE+0x1a36)
#define MT6363_BUCK_TOP_4PHASE_1_ANA_CON47 (MT6363_PMIC_REG_BASE+0x1a37)
#define MT6363_BUCK_TOP_4PHASE_1_ANA_CON48 (MT6363_PMIC_REG_BASE+0x1a38)
#define MT6363_BUCK_TOP_4PHASE_1_ANA_CON49 (MT6363_PMIC_REG_BASE+0x1a39)
#define MT6363_BUCK_TOP_4PHASE_1_ANA_CON50 (MT6363_PMIC_REG_BASE+0x1a3a)
#define MT6363_BUCK_TOP_4PHASE_1_ANA_CON51 (MT6363_PMIC_REG_BASE+0x1a3b)
#define MT6363_BUCK_TOP_4PHASE_1_ANA_CON52 (MT6363_PMIC_REG_BASE+0x1a3c)
#define MT6363_BUCK_TOP_4PHASE_1_ANA_CON53 (MT6363_PMIC_REG_BASE+0x1a3d)
#define MT6363_BUCK_TOP_4PHASE_1_ANA_CON54 (MT6363_PMIC_REG_BASE+0x1a3e)
#define MT6363_BUCK_TOP_4PHASE_1_ANA_CON55 (MT6363_PMIC_REG_BASE+0x1a3f)
#define MT6363_BUCK_ANA1_ELR_NUM           (MT6363_PMIC_REG_BASE+0x1a40)
#define MT6363_BUCK_TOP_4PHASE_1_ELR_0     (MT6363_PMIC_REG_BASE+0x1a41)
#define MT6363_BUCK_TOP_4PHASE_1_ELR_1     (MT6363_PMIC_REG_BASE+0x1a42)
#define MT6363_BUCK_TOP_4PHASE_1_ELR_2     (MT6363_PMIC_REG_BASE+0x1a43)
#define MT6363_BUCK_TOP_4PHASE_1_ELR_3     (MT6363_PMIC_REG_BASE+0x1a44)
#define MT6363_BUCK_TOP_4PHASE_1_ELR_4     (MT6363_PMIC_REG_BASE+0x1a45)
#define MT6363_BUCK_TOP_4PHASE_1_ELR_5     (MT6363_PMIC_REG_BASE+0x1a46)
#define MT6363_BUCK_TOP_4PHASE_1_ELR_6     (MT6363_PMIC_REG_BASE+0x1a47)
#define MT6363_BUCK_TOP_4PHASE_1_ELR_7     (MT6363_PMIC_REG_BASE+0x1a48)
#define MT6363_BUCK_TOP_4PHASE_1_ELR_8     (MT6363_PMIC_REG_BASE+0x1a49)
#define MT6363_BUCK_TOP_4PHASE_1_ELR_9     (MT6363_PMIC_REG_BASE+0x1a4a)
#define MT6363_BUCK_TOP_4PHASE_1_ELR_10    (MT6363_PMIC_REG_BASE+0x1a4b)
#define MT6363_BUCK_TOP_4PHASE_1_ELR_11    (MT6363_PMIC_REG_BASE+0x1a4c)
#define MT6363_BUCK_TOP_4PHASE_1_ELR_12    (MT6363_PMIC_REG_BASE+0x1a4d)
#define MT6363_BUCK_TOP_4PHASE_1_ELR_13    (MT6363_PMIC_REG_BASE+0x1a4e)
#define MT6363_BUCK_TOP_4PHASE_1_ELR_14    (MT6363_PMIC_REG_BASE+0x1a4f)
#define MT6363_BUCK_TOP_4PHASE_1_ELR_15    (MT6363_PMIC_REG_BASE+0x1a50)
#define MT6363_BUCK_TOP_4PHASE_1_ELR_16    (MT6363_PMIC_REG_BASE+0x1a51)
#define MT6363_BUCK_TOP_4PHASE_1_ELR_17    (MT6363_PMIC_REG_BASE+0x1a52)
#define MT6363_BUCK_TOP_4PHASE_1_ELR_18    (MT6363_PMIC_REG_BASE+0x1a53)
#define MT6363_BUCK_TOP_4PHASE_1_ELR_19    (MT6363_PMIC_REG_BASE+0x1a54)
#define MT6363_BUCK_TOP_4PHASE_1_ELR_20    (MT6363_PMIC_REG_BASE+0x1a55)
#define MT6363_BUCK_TOP_4PHASE_1_ELR_21    (MT6363_PMIC_REG_BASE+0x1a56)
#define MT6363_BUCK_TOP_4PHASE_1_ELR_22    (MT6363_PMIC_REG_BASE+0x1a57)
#define MT6363_BUCK_TOP_4PHASE_1_ELR_23    (MT6363_PMIC_REG_BASE+0x1a58)
#define MT6363_BUCK_TOP_4PHASE_1_ELR_24    (MT6363_PMIC_REG_BASE+0x1a59)
#define MT6363_BUCK_TOP_4PHASE_1_ELR_25    (MT6363_PMIC_REG_BASE+0x1a5a)
#define MT6363_BUCK_TOP_4PHASE_1_ELR_26    (MT6363_PMIC_REG_BASE+0x1a5b)
#define MT6363_BUCK_TOP_4PHASE_1_ELR_27    (MT6363_PMIC_REG_BASE+0x1a5c)
#define MT6363_BUCK_TOP_4PHASE_1_ELR_28    (MT6363_PMIC_REG_BASE+0x1a5d)
#define MT6363_BUCK_ANA2_ANA_ID            (MT6363_PMIC_REG_BASE+0x1a80)
#define MT6363_BUCK_ANA2_DIG_ID            (MT6363_PMIC_REG_BASE+0x1a81)
#define MT6363_BUCK_ANA2_ANA_REV           (MT6363_PMIC_REG_BASE+0x1a82)
#define MT6363_BUCK_ANA2_DIG_REV           (MT6363_PMIC_REG_BASE+0x1a83)
#define MT6363_BUCK_ANA2_DBI               (MT6363_PMIC_REG_BASE+0x1a84)
#define MT6363_BUCK_ANA2_ESP               (MT6363_PMIC_REG_BASE+0x1a85)
#define MT6363_BUCK_ANA2_FPI               (MT6363_PMIC_REG_BASE+0x1a86)
#define MT6363_BUCK_ANA2_DXI               (MT6363_PMIC_REG_BASE+0x1a87)
#define MT6363_BUCK_TOP_4PHASE_2_ANA_CON0  (MT6363_PMIC_REG_BASE+0x1a88)
#define MT6363_BUCK_TOP_4PHASE_2_ANA_CON1  (MT6363_PMIC_REG_BASE+0x1a89)
#define MT6363_BUCK_TOP_4PHASE_2_ANA_CON2  (MT6363_PMIC_REG_BASE+0x1a8a)
#define MT6363_BUCK_TOP_4PHASE_2_ANA_CON3  (MT6363_PMIC_REG_BASE+0x1a8b)
#define MT6363_BUCK_TOP_4PHASE_2_ANA_CON4  (MT6363_PMIC_REG_BASE+0x1a8c)
#define MT6363_BUCK_TOP_4PHASE_2_ANA_CON5  (MT6363_PMIC_REG_BASE+0x1a8d)
#define MT6363_BUCK_TOP_4PHASE_2_ANA_CON6  (MT6363_PMIC_REG_BASE+0x1a8e)
#define MT6363_BUCK_TOP_4PHASE_2_ANA_CON7  (MT6363_PMIC_REG_BASE+0x1a8f)
#define MT6363_BUCK_TOP_4PHASE_2_ANA_CON8  (MT6363_PMIC_REG_BASE+0x1a90)
#define MT6363_BUCK_TOP_4PHASE_2_ANA_CON9  (MT6363_PMIC_REG_BASE+0x1a91)
#define MT6363_BUCK_TOP_4PHASE_2_ANA_CON10 (MT6363_PMIC_REG_BASE+0x1a92)
#define MT6363_BUCK_TOP_4PHASE_2_ANA_CON11 (MT6363_PMIC_REG_BASE+0x1a93)
#define MT6363_BUCK_TOP_4PHASE_2_ANA_CON12 (MT6363_PMIC_REG_BASE+0x1a94)
#define MT6363_BUCK_TOP_4PHASE_2_ANA_CON13 (MT6363_PMIC_REG_BASE+0x1a95)
#define MT6363_BUCK_TOP_4PHASE_2_ANA_CON14 (MT6363_PMIC_REG_BASE+0x1a96)
#define MT6363_BUCK_TOP_4PHASE_2_ANA_CON15 (MT6363_PMIC_REG_BASE+0x1a97)
#define MT6363_BUCK_TOP_4PHASE_2_ANA_CON16 (MT6363_PMIC_REG_BASE+0x1a98)
#define MT6363_BUCK_TOP_4PHASE_2_ANA_CON17 (MT6363_PMIC_REG_BASE+0x1a99)
#define MT6363_BUCK_TOP_4PHASE_2_ANA_CON18 (MT6363_PMIC_REG_BASE+0x1a9a)
#define MT6363_BUCK_TOP_4PHASE_2_ANA_CON19 (MT6363_PMIC_REG_BASE+0x1a9b)
#define MT6363_BUCK_TOP_4PHASE_2_ANA_CON20 (MT6363_PMIC_REG_BASE+0x1a9c)
#define MT6363_BUCK_TOP_4PHASE_2_ANA_CON21 (MT6363_PMIC_REG_BASE+0x1a9d)
#define MT6363_BUCK_TOP_4PHASE_2_ANA_CON22 (MT6363_PMIC_REG_BASE+0x1a9e)
#define MT6363_BUCK_TOP_4PHASE_2_ANA_CON23 (MT6363_PMIC_REG_BASE+0x1a9f)
#define MT6363_BUCK_TOP_4PHASE_2_ANA_CON24 (MT6363_PMIC_REG_BASE+0x1aa0)
#define MT6363_BUCK_TOP_4PHASE_2_ANA_CON25 (MT6363_PMIC_REG_BASE+0x1aa1)
#define MT6363_BUCK_TOP_4PHASE_2_ANA_CON26 (MT6363_PMIC_REG_BASE+0x1aa2)
#define MT6363_BUCK_TOP_4PHASE_2_ANA_CON27 (MT6363_PMIC_REG_BASE+0x1aa3)
#define MT6363_BUCK_TOP_4PHASE_2_ANA_CON28 (MT6363_PMIC_REG_BASE+0x1aa4)
#define MT6363_BUCK_TOP_4PHASE_2_ANA_CON29 (MT6363_PMIC_REG_BASE+0x1aa5)
#define MT6363_BUCK_TOP_4PHASE_2_ANA_CON30 (MT6363_PMIC_REG_BASE+0x1aa6)
#define MT6363_BUCK_TOP_4PHASE_2_ANA_CON31 (MT6363_PMIC_REG_BASE+0x1aa7)
#define MT6363_BUCK_TOP_4PHASE_2_ANA_CON32 (MT6363_PMIC_REG_BASE+0x1aa8)
#define MT6363_BUCK_TOP_4PHASE_2_ANA_CON33 (MT6363_PMIC_REG_BASE+0x1aa9)
#define MT6363_BUCK_TOP_4PHASE_2_ANA_CON34 (MT6363_PMIC_REG_BASE+0x1aaa)
#define MT6363_BUCK_TOP_4PHASE_2_ANA_CON35 (MT6363_PMIC_REG_BASE+0x1aab)
#define MT6363_BUCK_TOP_4PHASE_2_ANA_CON36 (MT6363_PMIC_REG_BASE+0x1aac)
#define MT6363_BUCK_TOP_4PHASE_2_ANA_CON37 (MT6363_PMIC_REG_BASE+0x1aad)
#define MT6363_BUCK_TOP_4PHASE_2_ANA_CON38 (MT6363_PMIC_REG_BASE+0x1aae)
#define MT6363_BUCK_TOP_4PHASE_2_ANA_CON39 (MT6363_PMIC_REG_BASE+0x1aaf)
#define MT6363_BUCK_TOP_4PHASE_2_ANA_CON40 (MT6363_PMIC_REG_BASE+0x1ab0)
#define MT6363_BUCK_TOP_4PHASE_2_ANA_CON41 (MT6363_PMIC_REG_BASE+0x1ab1)
#define MT6363_BUCK_TOP_4PHASE_2_ANA_CON42 (MT6363_PMIC_REG_BASE+0x1ab2)
#define MT6363_BUCK_TOP_4PHASE_2_ANA_CON43 (MT6363_PMIC_REG_BASE+0x1ab3)
#define MT6363_BUCK_TOP_4PHASE_2_ANA_CON44 (MT6363_PMIC_REG_BASE+0x1ab4)
#define MT6363_BUCK_TOP_4PHASE_2_ANA_CON45 (MT6363_PMIC_REG_BASE+0x1ab5)
#define MT6363_BUCK_TOP_4PHASE_2_ANA_CON46 (MT6363_PMIC_REG_BASE+0x1ab6)
#define MT6363_BUCK_TOP_4PHASE_2_ANA_CON47 (MT6363_PMIC_REG_BASE+0x1ab7)
#define MT6363_BUCK_TOP_4PHASE_2_ANA_CON48 (MT6363_PMIC_REG_BASE+0x1ab8)
#define MT6363_BUCK_TOP_4PHASE_2_ANA_CON49 (MT6363_PMIC_REG_BASE+0x1ab9)
#define MT6363_BUCK_TOP_4PHASE_2_ANA_CON50 (MT6363_PMIC_REG_BASE+0x1aba)
#define MT6363_BUCK_TOP_4PHASE_2_ANA_CON51 (MT6363_PMIC_REG_BASE+0x1abb)
#define MT6363_BUCK_TOP_4PHASE_2_ANA_CON52 (MT6363_PMIC_REG_BASE+0x1abc)
#define MT6363_BUCK_TOP_4PHASE_2_ANA_CON53 (MT6363_PMIC_REG_BASE+0x1abd)
#define MT6363_BUCK_TOP_4PHASE_2_ANA_CON54 (MT6363_PMIC_REG_BASE+0x1abe)
#define MT6363_BUCK_TOP_4PHASE_2_ANA_CON55 (MT6363_PMIC_REG_BASE+0x1abf)
#define MT6363_BUCK_ANA2_ELR_NUM           (MT6363_PMIC_REG_BASE+0x1ac0)
#define MT6363_BUCK_TOP_4PHASE_2_ELR_0     (MT6363_PMIC_REG_BASE+0x1ac1)
#define MT6363_BUCK_TOP_4PHASE_2_ELR_1     (MT6363_PMIC_REG_BASE+0x1ac2)
#define MT6363_BUCK_TOP_4PHASE_2_ELR_2     (MT6363_PMIC_REG_BASE+0x1ac3)
#define MT6363_BUCK_TOP_4PHASE_2_ELR_3     (MT6363_PMIC_REG_BASE+0x1ac4)
#define MT6363_BUCK_TOP_4PHASE_2_ELR_4     (MT6363_PMIC_REG_BASE+0x1ac5)
#define MT6363_BUCK_TOP_4PHASE_2_ELR_5     (MT6363_PMIC_REG_BASE+0x1ac6)
#define MT6363_BUCK_TOP_4PHASE_2_ELR_6     (MT6363_PMIC_REG_BASE+0x1ac7)
#define MT6363_BUCK_TOP_4PHASE_2_ELR_7     (MT6363_PMIC_REG_BASE+0x1ac8)
#define MT6363_BUCK_TOP_4PHASE_2_ELR_8     (MT6363_PMIC_REG_BASE+0x1ac9)
#define MT6363_BUCK_TOP_4PHASE_2_ELR_9     (MT6363_PMIC_REG_BASE+0x1aca)
#define MT6363_BUCK_TOP_4PHASE_2_ELR_10    (MT6363_PMIC_REG_BASE+0x1acb)
#define MT6363_BUCK_TOP_4PHASE_2_ELR_11    (MT6363_PMIC_REG_BASE+0x1acc)
#define MT6363_BUCK_TOP_4PHASE_2_ELR_12    (MT6363_PMIC_REG_BASE+0x1acd)
#define MT6363_BUCK_TOP_4PHASE_2_ELR_13    (MT6363_PMIC_REG_BASE+0x1ace)
#define MT6363_BUCK_TOP_4PHASE_2_ELR_14    (MT6363_PMIC_REG_BASE+0x1acf)
#define MT6363_BUCK_TOP_4PHASE_2_ELR_15    (MT6363_PMIC_REG_BASE+0x1ad0)
#define MT6363_BUCK_TOP_4PHASE_2_ELR_16    (MT6363_PMIC_REG_BASE+0x1ad1)
#define MT6363_BUCK_TOP_4PHASE_2_ELR_17    (MT6363_PMIC_REG_BASE+0x1ad2)
#define MT6363_BUCK_TOP_4PHASE_2_ELR_18    (MT6363_PMIC_REG_BASE+0x1ad3)
#define MT6363_BUCK_TOP_4PHASE_2_ELR_19    (MT6363_PMIC_REG_BASE+0x1ad4)
#define MT6363_BUCK_TOP_4PHASE_2_ELR_20    (MT6363_PMIC_REG_BASE+0x1ad5)
#define MT6363_BUCK_TOP_4PHASE_2_ELR_21    (MT6363_PMIC_REG_BASE+0x1ad6)
#define MT6363_BUCK_TOP_4PHASE_2_ELR_22    (MT6363_PMIC_REG_BASE+0x1ad7)
#define MT6363_BUCK_TOP_4PHASE_2_ELR_23    (MT6363_PMIC_REG_BASE+0x1ad8)
#define MT6363_BUCK_TOP_4PHASE_2_ELR_24    (MT6363_PMIC_REG_BASE+0x1ad9)
#define MT6363_BUCK_TOP_4PHASE_2_ELR_25    (MT6363_PMIC_REG_BASE+0x1ada)
#define MT6363_BUCK_TOP_4PHASE_2_ELR_26    (MT6363_PMIC_REG_BASE+0x1adb)
#define MT6363_BUCK_TOP_4PHASE_2_ELR_27    (MT6363_PMIC_REG_BASE+0x1adc)
#define MT6363_BUCK_TOP_4PHASE_2_ELR_28    (MT6363_PMIC_REG_BASE+0x1add)
#define MT6363_LDO_TOP_ANA_ID              (MT6363_PMIC_REG_BASE+0x1b00)
#define MT6363_LDO_TOP_DIG_ID              (MT6363_PMIC_REG_BASE+0x1b01)
#define MT6363_LDO_TOP_ANA_REV             (MT6363_PMIC_REG_BASE+0x1b02)
#define MT6363_LDO_TOP_DIG_REV             (MT6363_PMIC_REG_BASE+0x1b03)
#define MT6363_LDO_TOP_DBI                 (MT6363_PMIC_REG_BASE+0x1b04)
#define MT6363_LDO_TOP_ESP                 (MT6363_PMIC_REG_BASE+0x1b05)
#define MT6363_LDO_TOP_FPI                 (MT6363_PMIC_REG_BASE+0x1b06)
#define MT6363_LDO_TOP_DXI                 (MT6363_PMIC_REG_BASE+0x1b07)
#define MT6363_LDO_TPM0                    (MT6363_PMIC_REG_BASE+0x1b08)
#define MT6363_LDO_TPM0_H                  (MT6363_PMIC_REG_BASE+0x1b09)
#define MT6363_LDO_TPM1                    (MT6363_PMIC_REG_BASE+0x1b0a)
#define MT6363_LDO_TPM1_H                  (MT6363_PMIC_REG_BASE+0x1b0b)
#define MT6363_LDO_TOP_CKPDN_CON0          (MT6363_PMIC_REG_BASE+0x1b0c)
#define MT6363_TOP_TOP_CKHWEN_CON0         (MT6363_PMIC_REG_BASE+0x1b0d)
#define MT6363_LDO_TOP_CLK_DCM_CON0        (MT6363_PMIC_REG_BASE+0x1b0e)
#define MT6363_LDO_TOP_CLK_VSRAM_CON0      (MT6363_PMIC_REG_BASE+0x1b0f)
#define MT6363_LDO_TOP_CLK_VSRAM_TR_CON0   (MT6363_PMIC_REG_BASE+0x1b10)
#define MT6363_LDO_TOP_INT_CON0            (MT6363_PMIC_REG_BASE+0x1b11)
#define MT6363_LDO_TOP_INT_CON0_SET        (MT6363_PMIC_REG_BASE+0x1b12)
#define MT6363_LDO_TOP_INT_CON0_CLR        (MT6363_PMIC_REG_BASE+0x1b13)
#define MT6363_LDO_TOP_INT_CON1            (MT6363_PMIC_REG_BASE+0x1b14)
#define MT6363_LDO_TOP_INT_CON1_SET        (MT6363_PMIC_REG_BASE+0x1b15)
#define MT6363_LDO_TOP_INT_CON1_CLR        (MT6363_PMIC_REG_BASE+0x1b16)
#define MT6363_LDO_TOP_INT_CON2            (MT6363_PMIC_REG_BASE+0x1b17)
#define MT6363_LDO_TOP_INT_CON2_SET        (MT6363_PMIC_REG_BASE+0x1b18)
#define MT6363_LDO_TOP_INT_CON2_CLR        (MT6363_PMIC_REG_BASE+0x1b19)
#define MT6363_LDO_TOP_INT_CON3            (MT6363_PMIC_REG_BASE+0x1b1a)
#define MT6363_LDO_TOP_INT_CON3_SET        (MT6363_PMIC_REG_BASE+0x1b1b)
#define MT6363_LDO_TOP_INT_CON3_CLR        (MT6363_PMIC_REG_BASE+0x1b1c)
#define MT6363_LDO_TOP_INT_MASK_CON0       (MT6363_PMIC_REG_BASE+0x1b1d)
#define MT6363_LDO_TOP_INT_MASK_CON0_SET   (MT6363_PMIC_REG_BASE+0x1b1e)
#define MT6363_LDO_TOP_INT_MASK_CON0_CLR   (MT6363_PMIC_REG_BASE+0x1b1f)
#define MT6363_LDO_TOP_INT_MASK_CON1       (MT6363_PMIC_REG_BASE+0x1b20)
#define MT6363_LDO_TOP_INT_MASK_CON1_SET   (MT6363_PMIC_REG_BASE+0x1b21)
#define MT6363_LDO_TOP_INT_MASK_CON1_CLR   (MT6363_PMIC_REG_BASE+0x1b22)
#define MT6363_LDO_TOP_INT_MASK_CON2       (MT6363_PMIC_REG_BASE+0x1b23)
#define MT6363_LDO_TOP_INT_MASK_CON2_SET   (MT6363_PMIC_REG_BASE+0x1b24)
#define MT6363_LDO_TOP_INT_MASK_CON2_CLR   (MT6363_PMIC_REG_BASE+0x1b25)
#define MT6363_LDO_TOP_INT_MASK_CON3       (MT6363_PMIC_REG_BASE+0x1b26)
#define MT6363_LDO_TOP_INT_MASK_CON3_SET   (MT6363_PMIC_REG_BASE+0x1b27)
#define MT6363_LDO_TOP_INT_MASK_CON3_CLR   (MT6363_PMIC_REG_BASE+0x1b28)
#define MT6363_LDO_TOP_INT_STATUS0         (MT6363_PMIC_REG_BASE+0x1b29)
#define MT6363_LDO_TOP_INT_STATUS1         (MT6363_PMIC_REG_BASE+0x1b2a)
#define MT6363_LDO_TOP_INT_STATUS2         (MT6363_PMIC_REG_BASE+0x1b2b)
#define MT6363_LDO_TOP_INT_STATUS3         (MT6363_PMIC_REG_BASE+0x1b2c)
#define MT6363_LDO_TOP_INT_RAW_STATUS0     (MT6363_PMIC_REG_BASE+0x1b2d)
#define MT6363_LDO_TOP_INT_RAW_STATUS1     (MT6363_PMIC_REG_BASE+0x1b2e)
#define MT6363_LDO_TOP_INT_RAW_STATUS2     (MT6363_PMIC_REG_BASE+0x1b2f)
#define MT6363_LDO_TOP_INT_RAW_STATUS3     (MT6363_PMIC_REG_BASE+0x1b30)
#define MT6363_LDO_TEST_CON0               (MT6363_PMIC_REG_BASE+0x1b31)
#define MT6363_LDO_TEST_CON1               (MT6363_PMIC_REG_BASE+0x1b32)
#define MT6363_LDO_TOP_CON0                (MT6363_PMIC_REG_BASE+0x1b33)
#define MT6363_LDO_TOP_CON1                (MT6363_PMIC_REG_BASE+0x1b34)
#define MT6363_VAUX18_ACK                  (MT6363_PMIC_REG_BASE+0x1b35)
#define MT6363_VTREF18_ACK                 (MT6363_PMIC_REG_BASE+0x1b36)
#define MT6363_VOW_DVS_CON                 (MT6363_PMIC_REG_BASE+0x1b37)
#define MT6363_LDO_HW_LP_CON_RSV           (MT6363_PMIC_REG_BASE+0x1b38)
#define MT6363_LDO_VIO075_TEST_CON         (MT6363_PMIC_REG_BASE+0x1b39)
#define MT6363_LDO_VSRAM_VLIMIT_SEL0       (MT6363_PMIC_REG_BASE+0x1b3a)
#define MT6363_LDO_VSRAM_VLIMIT_SEL1       (MT6363_PMIC_REG_BASE+0x1b3b)
#define MT6363_LDO_VSRAM_DIGRF_VOSEL       (MT6363_PMIC_REG_BASE+0x1b3c)
#define MT6363_LDO_VSRAM_MDFE_VOSEL        (MT6363_PMIC_REG_BASE+0x1b3d)
#define MT6363_LDO_VSRAM_MODEM_VOSEL       (MT6363_PMIC_REG_BASE+0x1b3e)
#define MT6363_LDO_VCN13_VOSEL             (MT6363_PMIC_REG_BASE+0x1b3f)
#define MT6363_LDO_VEMC_VOSEL              (MT6363_PMIC_REG_BASE+0x1b40)
#define MT6363_LDO_VEMC_TRAP_MON0          (MT6363_PMIC_REG_BASE+0x1b41)
#define MT6363_LDO_VEMC_TRAP_MON1          (MT6363_PMIC_REG_BASE+0x1b42)
#define MT6363_LDO_TOP_ELR_NUM             (MT6363_PMIC_REG_BASE+0x1b43)
#define MT6363_LDO_VSRAM_CPUB_ELR          (MT6363_PMIC_REG_BASE+0x1b44)
#define MT6363_LDO_VSRAM_CPUM_ELR          (MT6363_PMIC_REG_BASE+0x1b45)
#define MT6363_LDO_VSRAM_CPUL_ELR          (MT6363_PMIC_REG_BASE+0x1b46)
#define MT6363_LDO_VSRAM_APU_ELR           (MT6363_PMIC_REG_BASE+0x1b47)
#define MT6363_LDO_STB_ELR0                (MT6363_PMIC_REG_BASE+0x1b48)
#define MT6363_LDO_STB_ELR1                (MT6363_PMIC_REG_BASE+0x1b49)
#define MT6363_LDO_STB_ELR2                (MT6363_PMIC_REG_BASE+0x1b4a)
#define MT6363_LDO_VEMC_ELR_0              (MT6363_PMIC_REG_BASE+0x1b4b)
#define MT6363_LDO_VEMC_ELR_1              (MT6363_PMIC_REG_BASE+0x1b4c)
#define MT6363_LDO_GNR0_ANA_ID             (MT6363_PMIC_REG_BASE+0x1b80)
#define MT6363_LDO_GNR0_DIG_ID             (MT6363_PMIC_REG_BASE+0x1b81)
#define MT6363_LDO_GNR0_ANA_REV            (MT6363_PMIC_REG_BASE+0x1b82)
#define MT6363_LDO_GNR0_DIG_REV            (MT6363_PMIC_REG_BASE+0x1b83)
#define MT6363_LDO_GNR0_DSN_DBI            (MT6363_PMIC_REG_BASE+0x1b84)
#define MT6363_LDO_GNR0_DSN_ESP            (MT6363_PMIC_REG_BASE+0x1b85)
#define MT6363_LDO_GNR0_DSN_DXI            (MT6363_PMIC_REG_BASE+0x1b86)
#define MT6363_LDO_VCN15_CON0              (MT6363_PMIC_REG_BASE+0x1b87)
#define MT6363_LDO_VCN15_CON1              (MT6363_PMIC_REG_BASE+0x1b88)
#define MT6363_LDO_VCN15_CON2              (MT6363_PMIC_REG_BASE+0x1b89)
#define MT6363_LDO_VCN15_TEST_CON0         (MT6363_PMIC_REG_BASE+0x1b8a)
#define MT6363_LDO_VCN15_MON               (MT6363_PMIC_REG_BASE+0x1b8b)
#define MT6363_LDO_VCN15_OP_EN0            (MT6363_PMIC_REG_BASE+0x1b8c)
#define MT6363_LDO_VCN15_OP_EN1            (MT6363_PMIC_REG_BASE+0x1b8d)
#define MT6363_LDO_VCN15_OP_EN2            (MT6363_PMIC_REG_BASE+0x1b8e)
#define MT6363_LDO_VCN15_OP_CFG0           (MT6363_PMIC_REG_BASE+0x1b8f)
#define MT6363_LDO_VCN15_OP_CFG1           (MT6363_PMIC_REG_BASE+0x1b90)
#define MT6363_LDO_VCN15_OP_CFG2           (MT6363_PMIC_REG_BASE+0x1b91)
#define MT6363_LDO_VCN15_OP_MODE0          (MT6363_PMIC_REG_BASE+0x1b92)
#define MT6363_LDO_VCN15_OP_MODE1          (MT6363_PMIC_REG_BASE+0x1b93)
#define MT6363_LDO_VCN15_OP_MODE2          (MT6363_PMIC_REG_BASE+0x1b94)
#define MT6363_LDO_VRF09_CON0              (MT6363_PMIC_REG_BASE+0x1b95)
#define MT6363_LDO_VRF09_CON1              (MT6363_PMIC_REG_BASE+0x1b96)
#define MT6363_LDO_VRF09_CON2              (MT6363_PMIC_REG_BASE+0x1b97)
#define MT6363_LDO_VRF09_TEST_CON0         (MT6363_PMIC_REG_BASE+0x1b98)
#define MT6363_LDO_VRF09_MON               (MT6363_PMIC_REG_BASE+0x1b99)
#define MT6363_LDO_VRF09_OP_EN0            (MT6363_PMIC_REG_BASE+0x1b9a)
#define MT6363_LDO_VRF09_OP_EN1            (MT6363_PMIC_REG_BASE+0x1b9b)
#define MT6363_LDO_VRF09_OP_EN2            (MT6363_PMIC_REG_BASE+0x1b9c)
#define MT6363_LDO_VRF09_OP_CFG0           (MT6363_PMIC_REG_BASE+0x1b9d)
#define MT6363_LDO_VRF09_OP_CFG1           (MT6363_PMIC_REG_BASE+0x1b9e)
#define MT6363_LDO_VRF09_OP_CFG2           (MT6363_PMIC_REG_BASE+0x1b9f)
#define MT6363_LDO_VRF09_OP_MODE0          (MT6363_PMIC_REG_BASE+0x1ba0)
#define MT6363_LDO_VRF09_OP_MODE1          (MT6363_PMIC_REG_BASE+0x1ba1)
#define MT6363_LDO_VRF09_OP_MODE2          (MT6363_PMIC_REG_BASE+0x1ba2)
#define MT6363_LDO_VRF12_CON0              (MT6363_PMIC_REG_BASE+0x1ba3)
#define MT6363_LDO_VRF12_CON1              (MT6363_PMIC_REG_BASE+0x1ba4)
#define MT6363_LDO_VRF12_CON2              (MT6363_PMIC_REG_BASE+0x1ba5)
#define MT6363_LDO_VRF12_TEST_CON0         (MT6363_PMIC_REG_BASE+0x1ba6)
#define MT6363_LDO_VRF12_MON               (MT6363_PMIC_REG_BASE+0x1ba7)
#define MT6363_LDO_VRF12_OP_EN0            (MT6363_PMIC_REG_BASE+0x1ba8)
#define MT6363_LDO_VRF12_OP_EN1            (MT6363_PMIC_REG_BASE+0x1ba9)
#define MT6363_LDO_VRF12_OP_EN2            (MT6363_PMIC_REG_BASE+0x1baa)
#define MT6363_LDO_VRF12_OP_CFG0           (MT6363_PMIC_REG_BASE+0x1bab)
#define MT6363_LDO_VRF12_OP_CFG1           (MT6363_PMIC_REG_BASE+0x1bac)
#define MT6363_LDO_VRF12_OP_CFG2           (MT6363_PMIC_REG_BASE+0x1bad)
#define MT6363_LDO_VRF12_OP_MODE0          (MT6363_PMIC_REG_BASE+0x1bae)
#define MT6363_LDO_VRF12_OP_MODE1          (MT6363_PMIC_REG_BASE+0x1baf)
#define MT6363_LDO_VRF12_OP_MODE2          (MT6363_PMIC_REG_BASE+0x1bb0)
#define MT6363_LDO_VRF13_CON0              (MT6363_PMIC_REG_BASE+0x1bb1)
#define MT6363_LDO_VRF13_CON1              (MT6363_PMIC_REG_BASE+0x1bb2)
#define MT6363_LDO_VRF13_CON2              (MT6363_PMIC_REG_BASE+0x1bb3)
#define MT6363_LDO_VRF13_TEST_CON0         (MT6363_PMIC_REG_BASE+0x1bb4)
#define MT6363_LDO_VRF13_MON               (MT6363_PMIC_REG_BASE+0x1bb5)
#define MT6363_LDO_VRF13_OP_EN0            (MT6363_PMIC_REG_BASE+0x1bb6)
#define MT6363_LDO_VRF13_OP_EN1            (MT6363_PMIC_REG_BASE+0x1bb7)
#define MT6363_LDO_VRF13_OP_EN2            (MT6363_PMIC_REG_BASE+0x1bb8)
#define MT6363_LDO_VRF13_OP_CFG0           (MT6363_PMIC_REG_BASE+0x1bb9)
#define MT6363_LDO_VRF13_OP_CFG1           (MT6363_PMIC_REG_BASE+0x1bba)
#define MT6363_LDO_VRF13_OP_CFG2           (MT6363_PMIC_REG_BASE+0x1bbb)
#define MT6363_LDO_VRF13_OP_MODE0          (MT6363_PMIC_REG_BASE+0x1bbc)
#define MT6363_LDO_VRF13_OP_MODE1          (MT6363_PMIC_REG_BASE+0x1bbd)
#define MT6363_LDO_VRF13_OP_MODE2          (MT6363_PMIC_REG_BASE+0x1bbe)
#define MT6363_LDO_VRF18_CON0              (MT6363_PMIC_REG_BASE+0x1bbf)
#define MT6363_LDO_VRF18_CON1              (MT6363_PMIC_REG_BASE+0x1bc0)
#define MT6363_LDO_VRF18_CON2              (MT6363_PMIC_REG_BASE+0x1bc1)
#define MT6363_LDO_VRF18_TEST_CON0         (MT6363_PMIC_REG_BASE+0x1bc2)
#define MT6363_LDO_VRF18_MON               (MT6363_PMIC_REG_BASE+0x1bc3)
#define MT6363_LDO_VRF18_OP_EN0            (MT6363_PMIC_REG_BASE+0x1bc4)
#define MT6363_LDO_VRF18_OP_EN1            (MT6363_PMIC_REG_BASE+0x1bc5)
#define MT6363_LDO_VRF18_OP_EN2            (MT6363_PMIC_REG_BASE+0x1bc6)
#define MT6363_LDO_VRF18_OP_CFG0           (MT6363_PMIC_REG_BASE+0x1bc7)
#define MT6363_LDO_VRF18_OP_CFG1           (MT6363_PMIC_REG_BASE+0x1bc8)
#define MT6363_LDO_VRF18_OP_CFG2           (MT6363_PMIC_REG_BASE+0x1bc9)
#define MT6363_LDO_VRF18_OP_MODE0          (MT6363_PMIC_REG_BASE+0x1bca)
#define MT6363_LDO_VRF18_OP_MODE1          (MT6363_PMIC_REG_BASE+0x1bcb)
#define MT6363_LDO_VRF18_OP_MODE2          (MT6363_PMIC_REG_BASE+0x1bcc)
#define MT6363_LDO_VRFIO18_CON0            (MT6363_PMIC_REG_BASE+0x1bcd)
#define MT6363_LDO_VRFIO18_CON1            (MT6363_PMIC_REG_BASE+0x1bce)
#define MT6363_LDO_VRFIO18_CON2            (MT6363_PMIC_REG_BASE+0x1bcf)
#define MT6363_LDO_VRFIO18_TEST_CON0       (MT6363_PMIC_REG_BASE+0x1bd0)
#define MT6363_LDO_VRFIO18_MON             (MT6363_PMIC_REG_BASE+0x1bd1)
#define MT6363_LDO_VRFIO18_OP_EN0          (MT6363_PMIC_REG_BASE+0x1bd2)
#define MT6363_LDO_VRFIO18_OP_EN1          (MT6363_PMIC_REG_BASE+0x1bd3)
#define MT6363_LDO_VRFIO18_OP_EN2          (MT6363_PMIC_REG_BASE+0x1bd4)
#define MT6363_LDO_VRFIO18_OP_CFG0         (MT6363_PMIC_REG_BASE+0x1bd5)
#define MT6363_LDO_VRFIO18_OP_CFG1         (MT6363_PMIC_REG_BASE+0x1bd6)
#define MT6363_LDO_VRFIO18_OP_CFG2         (MT6363_PMIC_REG_BASE+0x1bd7)
#define MT6363_LDO_VRFIO18_OP_MODE0        (MT6363_PMIC_REG_BASE+0x1bd8)
#define MT6363_LDO_VRFIO18_OP_MODE1        (MT6363_PMIC_REG_BASE+0x1bd9)
#define MT6363_LDO_VRFIO18_OP_MODE2        (MT6363_PMIC_REG_BASE+0x1bda)
#define MT6363_LDO_GNR1_ANA_ID             (MT6363_PMIC_REG_BASE+0x1c00)
#define MT6363_LDO_GNR1_DIG_ID             (MT6363_PMIC_REG_BASE+0x1c01)
#define MT6363_LDO_GNR1_ANA_REV            (MT6363_PMIC_REG_BASE+0x1c02)
#define MT6363_LDO_GNR1_DIG_REV            (MT6363_PMIC_REG_BASE+0x1c03)
#define MT6363_LDO_GNR1_DSN_DBI            (MT6363_PMIC_REG_BASE+0x1c04)
#define MT6363_LDO_GNR1_DSN_ESP            (MT6363_PMIC_REG_BASE+0x1c05)
#define MT6363_LDO_GNR1_DSN_DXI            (MT6363_PMIC_REG_BASE+0x1c06)
#define MT6363_LDO_VTREF18_CON0            (MT6363_PMIC_REG_BASE+0x1c07)
#define MT6363_LDO_VTREF18_CON1            (MT6363_PMIC_REG_BASE+0x1c08)
#define MT6363_LDO_VTREF18_CON2            (MT6363_PMIC_REG_BASE+0x1c09)
#define MT6363_LDO_VTREF18_TEST_CON0       (MT6363_PMIC_REG_BASE+0x1c0a)
#define MT6363_LDO_VTREF18_MON             (MT6363_PMIC_REG_BASE+0x1c0b)
#define MT6363_LDO_VTREF18_OP_EN0          (MT6363_PMIC_REG_BASE+0x1c0c)
#define MT6363_LDO_VTREF18_OP_EN1          (MT6363_PMIC_REG_BASE+0x1c0d)
#define MT6363_LDO_VTREF18_OP_EN2          (MT6363_PMIC_REG_BASE+0x1c0e)
#define MT6363_LDO_VTREF18_OP_CFG0         (MT6363_PMIC_REG_BASE+0x1c0f)
#define MT6363_LDO_VTREF18_OP_CFG1         (MT6363_PMIC_REG_BASE+0x1c10)
#define MT6363_LDO_VTREF18_OP_CFG2         (MT6363_PMIC_REG_BASE+0x1c11)
#define MT6363_LDO_VTREF18_OP_MODE0        (MT6363_PMIC_REG_BASE+0x1c12)
#define MT6363_LDO_VTREF18_OP_MODE1        (MT6363_PMIC_REG_BASE+0x1c13)
#define MT6363_LDO_VTREF18_OP_MODE2        (MT6363_PMIC_REG_BASE+0x1c14)
#define MT6363_LDO_VAUX18_CON0             (MT6363_PMIC_REG_BASE+0x1c15)
#define MT6363_LDO_VAUX18_CON1             (MT6363_PMIC_REG_BASE+0x1c16)
#define MT6363_LDO_VAUX18_CON2             (MT6363_PMIC_REG_BASE+0x1c17)
#define MT6363_LDO_VAUX18_TEST_CON0        (MT6363_PMIC_REG_BASE+0x1c18)
#define MT6363_LDO_VAUX18_MON              (MT6363_PMIC_REG_BASE+0x1c19)
#define MT6363_LDO_VAUX18_OP_EN0           (MT6363_PMIC_REG_BASE+0x1c1a)
#define MT6363_LDO_VAUX18_OP_EN1           (MT6363_PMIC_REG_BASE+0x1c1b)
#define MT6363_LDO_VAUX18_OP_EN2           (MT6363_PMIC_REG_BASE+0x1c1c)
#define MT6363_LDO_VAUX18_OP_CFG0          (MT6363_PMIC_REG_BASE+0x1c1d)
#define MT6363_LDO_VAUX18_OP_CFG1          (MT6363_PMIC_REG_BASE+0x1c1e)
#define MT6363_LDO_VAUX18_OP_CFG2          (MT6363_PMIC_REG_BASE+0x1c1f)
#define MT6363_LDO_VAUX18_OP_MODE0         (MT6363_PMIC_REG_BASE+0x1c20)
#define MT6363_LDO_VAUX18_OP_MODE1         (MT6363_PMIC_REG_BASE+0x1c21)
#define MT6363_LDO_VAUX18_OP_MODE2         (MT6363_PMIC_REG_BASE+0x1c22)
#define MT6363_LDO_VEMC_CON0               (MT6363_PMIC_REG_BASE+0x1c23)
#define MT6363_LDO_VEMC_CON1               (MT6363_PMIC_REG_BASE+0x1c24)
#define MT6363_LDO_VEMC_CON2               (MT6363_PMIC_REG_BASE+0x1c25)
#define MT6363_LDO_VEMC_TEST_CON0          (MT6363_PMIC_REG_BASE+0x1c26)
#define MT6363_LDO_VEMC_MON                (MT6363_PMIC_REG_BASE+0x1c27)
#define MT6363_LDO_VEMC_OP_EN0             (MT6363_PMIC_REG_BASE+0x1c28)
#define MT6363_LDO_VEMC_OP_EN1             (MT6363_PMIC_REG_BASE+0x1c29)
#define MT6363_LDO_VEMC_OP_EN2             (MT6363_PMIC_REG_BASE+0x1c2a)
#define MT6363_LDO_VEMC_OP_CFG0            (MT6363_PMIC_REG_BASE+0x1c2b)
#define MT6363_LDO_VEMC_OP_CFG1            (MT6363_PMIC_REG_BASE+0x1c2c)
#define MT6363_LDO_VEMC_OP_CFG2            (MT6363_PMIC_REG_BASE+0x1c2d)
#define MT6363_LDO_VEMC_OP_MODE0           (MT6363_PMIC_REG_BASE+0x1c2e)
#define MT6363_LDO_VEMC_OP_MODE1           (MT6363_PMIC_REG_BASE+0x1c2f)
#define MT6363_LDO_VEMC_OP_MODE2           (MT6363_PMIC_REG_BASE+0x1c30)
#define MT6363_LDO_VUFS12_CON0             (MT6363_PMIC_REG_BASE+0x1c31)
#define MT6363_LDO_VUFS12_CON1             (MT6363_PMIC_REG_BASE+0x1c32)
#define MT6363_LDO_VUFS12_CON2             (MT6363_PMIC_REG_BASE+0x1c33)
#define MT6363_LDO_VUFS12_TEST_CON0        (MT6363_PMIC_REG_BASE+0x1c34)
#define MT6363_LDO_VUFS12_MON              (MT6363_PMIC_REG_BASE+0x1c35)
#define MT6363_LDO_VUFS12_OP_EN0           (MT6363_PMIC_REG_BASE+0x1c36)
#define MT6363_LDO_VUFS12_OP_EN1           (MT6363_PMIC_REG_BASE+0x1c37)
#define MT6363_LDO_VUFS12_OP_EN2           (MT6363_PMIC_REG_BASE+0x1c38)
#define MT6363_LDO_VUFS12_OP_CFG0          (MT6363_PMIC_REG_BASE+0x1c39)
#define MT6363_LDO_VUFS12_OP_CFG1          (MT6363_PMIC_REG_BASE+0x1c3a)
#define MT6363_LDO_VUFS12_OP_CFG2          (MT6363_PMIC_REG_BASE+0x1c3b)
#define MT6363_LDO_VUFS12_OP_MODE0         (MT6363_PMIC_REG_BASE+0x1c3c)
#define MT6363_LDO_VUFS12_OP_MODE1         (MT6363_PMIC_REG_BASE+0x1c3d)
#define MT6363_LDO_VUFS12_OP_MODE2         (MT6363_PMIC_REG_BASE+0x1c3e)
#define MT6363_LDO_VUFS18_CON0             (MT6363_PMIC_REG_BASE+0x1c3f)
#define MT6363_LDO_VUFS18_CON1             (MT6363_PMIC_REG_BASE+0x1c40)
#define MT6363_LDO_VUFS18_CON2             (MT6363_PMIC_REG_BASE+0x1c41)
#define MT6363_LDO_VUFS18_TEST_CON0        (MT6363_PMIC_REG_BASE+0x1c42)
#define MT6363_LDO_VUFS18_MON              (MT6363_PMIC_REG_BASE+0x1c43)
#define MT6363_LDO_VUFS18_OP_EN0           (MT6363_PMIC_REG_BASE+0x1c44)
#define MT6363_LDO_VUFS18_OP_EN1           (MT6363_PMIC_REG_BASE+0x1c45)
#define MT6363_LDO_VUFS18_OP_EN2           (MT6363_PMIC_REG_BASE+0x1c46)
#define MT6363_LDO_VUFS18_OP_CFG0          (MT6363_PMIC_REG_BASE+0x1c47)
#define MT6363_LDO_VUFS18_OP_CFG1          (MT6363_PMIC_REG_BASE+0x1c48)
#define MT6363_LDO_VUFS18_OP_CFG2          (MT6363_PMIC_REG_BASE+0x1c49)
#define MT6363_LDO_VUFS18_OP_MODE0         (MT6363_PMIC_REG_BASE+0x1c4a)
#define MT6363_LDO_VUFS18_OP_MODE1         (MT6363_PMIC_REG_BASE+0x1c4b)
#define MT6363_LDO_VUFS18_OP_MODE2         (MT6363_PMIC_REG_BASE+0x1c4c)
#define MT6363_LDO_VIO18_CON0              (MT6363_PMIC_REG_BASE+0x1c4d)
#define MT6363_LDO_VIO18_CON1              (MT6363_PMIC_REG_BASE+0x1c4e)
#define MT6363_LDO_VIO18_CON2              (MT6363_PMIC_REG_BASE+0x1c4f)
#define MT6363_LDO_VIO18_TEST_CON0         (MT6363_PMIC_REG_BASE+0x1c50)
#define MT6363_LDO_VIO18_MON               (MT6363_PMIC_REG_BASE+0x1c51)
#define MT6363_LDO_VIO18_OP_EN0            (MT6363_PMIC_REG_BASE+0x1c52)
#define MT6363_LDO_VIO18_OP_EN1            (MT6363_PMIC_REG_BASE+0x1c53)
#define MT6363_LDO_VIO18_OP_EN2            (MT6363_PMIC_REG_BASE+0x1c54)
#define MT6363_LDO_VIO18_OP_CFG0           (MT6363_PMIC_REG_BASE+0x1c55)
#define MT6363_LDO_VIO18_OP_CFG1           (MT6363_PMIC_REG_BASE+0x1c56)
#define MT6363_LDO_VIO18_OP_CFG2           (MT6363_PMIC_REG_BASE+0x1c57)
#define MT6363_LDO_VIO18_OP_MODE0          (MT6363_PMIC_REG_BASE+0x1c58)
#define MT6363_LDO_VIO18_OP_MODE1          (MT6363_PMIC_REG_BASE+0x1c59)
#define MT6363_LDO_VIO18_OP_MODE2          (MT6363_PMIC_REG_BASE+0x1c5a)
#define MT6363_LDO_GNR2_ANA_ID             (MT6363_PMIC_REG_BASE+0x1c80)
#define MT6363_LDO_GNR2_DIG_ID             (MT6363_PMIC_REG_BASE+0x1c81)
#define MT6363_LDO_GNR2_ANA_REV            (MT6363_PMIC_REG_BASE+0x1c82)
#define MT6363_LDO_GNR2_DIG_REV            (MT6363_PMIC_REG_BASE+0x1c83)
#define MT6363_LDO_GNR2_DSN_DBI            (MT6363_PMIC_REG_BASE+0x1c84)
#define MT6363_LDO_GNR2_DSN_ESP            (MT6363_PMIC_REG_BASE+0x1c85)
#define MT6363_LDO_GNR2_DSN_DXI            (MT6363_PMIC_REG_BASE+0x1c86)
#define MT6363_LDO_VIO075_CON0             (MT6363_PMIC_REG_BASE+0x1c87)
#define MT6363_LDO_VIO075_CON1             (MT6363_PMIC_REG_BASE+0x1c88)
#define MT6363_LDO_VIO075_CON2             (MT6363_PMIC_REG_BASE+0x1c89)
#define MT6363_LDO_VIO075_TEST_CON0        (MT6363_PMIC_REG_BASE+0x1c8a)
#define MT6363_LDO_VIO075_MON              (MT6363_PMIC_REG_BASE+0x1c8b)
#define MT6363_LDO_VIO075_OP_EN0           (MT6363_PMIC_REG_BASE+0x1c8c)
#define MT6363_LDO_VIO075_OP_EN1           (MT6363_PMIC_REG_BASE+0x1c8d)
#define MT6363_LDO_VIO075_OP_EN2           (MT6363_PMIC_REG_BASE+0x1c8e)
#define MT6363_LDO_VIO075_OP_CFG0          (MT6363_PMIC_REG_BASE+0x1c8f)
#define MT6363_LDO_VIO075_OP_CFG1          (MT6363_PMIC_REG_BASE+0x1c90)
#define MT6363_LDO_VIO075_OP_CFG2          (MT6363_PMIC_REG_BASE+0x1c91)
#define MT6363_LDO_VIO075_OP_MODE0         (MT6363_PMIC_REG_BASE+0x1c92)
#define MT6363_LDO_VIO075_OP_MODE1         (MT6363_PMIC_REG_BASE+0x1c93)
#define MT6363_LDO_VIO075_OP_MODE2         (MT6363_PMIC_REG_BASE+0x1c94)
#define MT6363_LDO_VA12_1_CON0             (MT6363_PMIC_REG_BASE+0x1c95)
#define MT6363_LDO_VA12_1_CON1             (MT6363_PMIC_REG_BASE+0x1c96)
#define MT6363_LDO_VA12_1_CON2             (MT6363_PMIC_REG_BASE+0x1c97)
#define MT6363_LDO_VA12_1_TEST_CON0        (MT6363_PMIC_REG_BASE+0x1c98)
#define MT6363_LDO_VA12_1_MON              (MT6363_PMIC_REG_BASE+0x1c99)
#define MT6363_LDO_VA12_1_OP_EN0           (MT6363_PMIC_REG_BASE+0x1c9a)
#define MT6363_LDO_VA12_1_OP_EN1           (MT6363_PMIC_REG_BASE+0x1c9b)
#define MT6363_LDO_VA12_1_OP_EN2           (MT6363_PMIC_REG_BASE+0x1c9c)
#define MT6363_LDO_VA12_1_OP_CFG0          (MT6363_PMIC_REG_BASE+0x1c9d)
#define MT6363_LDO_VA12_1_OP_CFG1          (MT6363_PMIC_REG_BASE+0x1c9e)
#define MT6363_LDO_VA12_1_OP_CFG2          (MT6363_PMIC_REG_BASE+0x1c9f)
#define MT6363_LDO_VA12_1_OP_MODE0         (MT6363_PMIC_REG_BASE+0x1ca0)
#define MT6363_LDO_VA12_1_OP_MODE1         (MT6363_PMIC_REG_BASE+0x1ca1)
#define MT6363_LDO_VA12_1_OP_MODE2         (MT6363_PMIC_REG_BASE+0x1ca2)
#define MT6363_LDO_VA12_2_CON0             (MT6363_PMIC_REG_BASE+0x1ca3)
#define MT6363_LDO_VA12_2_CON1             (MT6363_PMIC_REG_BASE+0x1ca4)
#define MT6363_LDO_VA12_2_CON2             (MT6363_PMIC_REG_BASE+0x1ca5)
#define MT6363_LDO_VA12_2_TEST_CON0        (MT6363_PMIC_REG_BASE+0x1ca6)
#define MT6363_LDO_VA12_2_MON              (MT6363_PMIC_REG_BASE+0x1ca7)
#define MT6363_LDO_VA12_2_OP_EN0           (MT6363_PMIC_REG_BASE+0x1ca8)
#define MT6363_LDO_VA12_2_OP_EN1           (MT6363_PMIC_REG_BASE+0x1ca9)
#define MT6363_LDO_VA12_2_OP_EN2           (MT6363_PMIC_REG_BASE+0x1caa)
#define MT6363_LDO_VA12_2_OP_CFG0          (MT6363_PMIC_REG_BASE+0x1cab)
#define MT6363_LDO_VA12_2_OP_CFG1          (MT6363_PMIC_REG_BASE+0x1cac)
#define MT6363_LDO_VA12_2_OP_CFG2          (MT6363_PMIC_REG_BASE+0x1cad)
#define MT6363_LDO_VA12_2_OP_MODE0         (MT6363_PMIC_REG_BASE+0x1cae)
#define MT6363_LDO_VA12_2_OP_MODE1         (MT6363_PMIC_REG_BASE+0x1caf)
#define MT6363_LDO_VA12_2_OP_MODE2         (MT6363_PMIC_REG_BASE+0x1cb0)
#define MT6363_LDO_VA15_CON0               (MT6363_PMIC_REG_BASE+0x1cb1)
#define MT6363_LDO_VA15_CON1               (MT6363_PMIC_REG_BASE+0x1cb2)
#define MT6363_LDO_VA15_CON2               (MT6363_PMIC_REG_BASE+0x1cb3)
#define MT6363_LDO_VA15_TEST_CON0          (MT6363_PMIC_REG_BASE+0x1cb4)
#define MT6363_LDO_VA15_MON                (MT6363_PMIC_REG_BASE+0x1cb5)
#define MT6363_LDO_VA15_OP_EN0             (MT6363_PMIC_REG_BASE+0x1cb6)
#define MT6363_LDO_VA15_OP_EN1             (MT6363_PMIC_REG_BASE+0x1cb7)
#define MT6363_LDO_VA15_OP_EN2             (MT6363_PMIC_REG_BASE+0x1cb8)
#define MT6363_LDO_VA15_OP_CFG0            (MT6363_PMIC_REG_BASE+0x1cb9)
#define MT6363_LDO_VA15_OP_CFG1            (MT6363_PMIC_REG_BASE+0x1cba)
#define MT6363_LDO_VA15_OP_CFG2            (MT6363_PMIC_REG_BASE+0x1cbb)
#define MT6363_LDO_VA15_OP_MODE0           (MT6363_PMIC_REG_BASE+0x1cbc)
#define MT6363_LDO_VA15_OP_MODE1           (MT6363_PMIC_REG_BASE+0x1cbd)
#define MT6363_LDO_VA15_OP_MODE2           (MT6363_PMIC_REG_BASE+0x1cbe)
#define MT6363_LDO_VM18_CON0               (MT6363_PMIC_REG_BASE+0x1cbf)
#define MT6363_LDO_VM18_CON1               (MT6363_PMIC_REG_BASE+0x1cc0)
#define MT6363_LDO_VM18_CON2               (MT6363_PMIC_REG_BASE+0x1cc1)
#define MT6363_LDO_VM18_TEST_CON0          (MT6363_PMIC_REG_BASE+0x1cc2)
#define MT6363_LDO_VM18_MON                (MT6363_PMIC_REG_BASE+0x1cc3)
#define MT6363_LDO_VM18_OP_EN0             (MT6363_PMIC_REG_BASE+0x1cc4)
#define MT6363_LDO_VM18_OP_EN1             (MT6363_PMIC_REG_BASE+0x1cc5)
#define MT6363_LDO_VM18_OP_EN2             (MT6363_PMIC_REG_BASE+0x1cc6)
#define MT6363_LDO_VM18_OP_CFG0            (MT6363_PMIC_REG_BASE+0x1cc7)
#define MT6363_LDO_VM18_OP_CFG1            (MT6363_PMIC_REG_BASE+0x1cc8)
#define MT6363_LDO_VM18_OP_CFG2            (MT6363_PMIC_REG_BASE+0x1cc9)
#define MT6363_LDO_VM18_OP_MODE0           (MT6363_PMIC_REG_BASE+0x1cca)
#define MT6363_LDO_VM18_OP_MODE1           (MT6363_PMIC_REG_BASE+0x1ccb)
#define MT6363_LDO_VM18_OP_MODE2           (MT6363_PMIC_REG_BASE+0x1ccc)
#define MT6363_LDO_VSRAM0_ANA_ID           (MT6363_PMIC_REG_BASE+0x1d00)
#define MT6363_LDO_VSRAM0_DIG_ID           (MT6363_PMIC_REG_BASE+0x1d01)
#define MT6363_LDO_VSRAM0_ANA_REV          (MT6363_PMIC_REG_BASE+0x1d02)
#define MT6363_LDO_VSRAM0_DIG_REV          (MT6363_PMIC_REG_BASE+0x1d03)
#define MT6363_LDO_VSRAM0_DSN_DBI          (MT6363_PMIC_REG_BASE+0x1d04)
#define MT6363_LDO_VSRAM0_DSN_ESP          (MT6363_PMIC_REG_BASE+0x1d05)
#define MT6363_LDO_VSRAM0_DSN_DXI          (MT6363_PMIC_REG_BASE+0x1d06)
#define MT6363_LDO_VCN13_CON0              (MT6363_PMIC_REG_BASE+0x1d07)
#define MT6363_LDO_VCN13_CON1              (MT6363_PMIC_REG_BASE+0x1d08)
#define MT6363_LDO_VCN13_CON2              (MT6363_PMIC_REG_BASE+0x1d09)
#define MT6363_LDO_VCN13_TEST_CON0         (MT6363_PMIC_REG_BASE+0x1d0a)
#define MT6363_LDO_VCN13_MON0              (MT6363_PMIC_REG_BASE+0x1d0b)
#define MT6363_LDO_VCN13_MON1              (MT6363_PMIC_REG_BASE+0x1d0c)
#define MT6363_LDO_VCN13_VOSEL0            (MT6363_PMIC_REG_BASE+0x1d0d)
#define MT6363_LDO_VCN13_VOSEL1            (MT6363_PMIC_REG_BASE+0x1d0e)
#define MT6363_LDO_VCN13_VOSEL2            (MT6363_PMIC_REG_BASE+0x1d0f)
#define MT6363_LDO_VCN13_VOSEL3            (MT6363_PMIC_REG_BASE+0x1d10)
#define MT6363_LDO_VCN13_SFCHG0            (MT6363_PMIC_REG_BASE+0x1d11)
#define MT6363_LDO_VCN13_SFCHG1            (MT6363_PMIC_REG_BASE+0x1d12)
#define MT6363_LDO_VCN13_DVS               (MT6363_PMIC_REG_BASE+0x1d13)
#define MT6363_LDO_VCN13_OP_EN0            (MT6363_PMIC_REG_BASE+0x1d14)
#define MT6363_LDO_VCN13_OP_EN1            (MT6363_PMIC_REG_BASE+0x1d15)
#define MT6363_LDO_VCN13_OP_EN2            (MT6363_PMIC_REG_BASE+0x1d16)
#define MT6363_LDO_VCN13_OP_CFG0           (MT6363_PMIC_REG_BASE+0x1d17)
#define MT6363_LDO_VCN13_OP_CFG1           (MT6363_PMIC_REG_BASE+0x1d18)
#define MT6363_LDO_VCN13_OP_CFG2           (MT6363_PMIC_REG_BASE+0x1d19)
#define MT6363_LDO_VCN13_OP_MODE0          (MT6363_PMIC_REG_BASE+0x1d1a)
#define MT6363_LDO_VCN13_OP_MODE1          (MT6363_PMIC_REG_BASE+0x1d1b)
#define MT6363_LDO_VCN13_OP_MODE2          (MT6363_PMIC_REG_BASE+0x1d1c)
#define MT6363_LDO_VSRAM_DIGRF_CON0        (MT6363_PMIC_REG_BASE+0x1d1d)
#define MT6363_LDO_VSRAM_DIGRF_CON1        (MT6363_PMIC_REG_BASE+0x1d1e)
#define MT6363_LDO_VSRAM_DIGRF_CON2        (MT6363_PMIC_REG_BASE+0x1d1f)
#define MT6363_LDO_VSRAM_DIGRF_TEST_CON0   (MT6363_PMIC_REG_BASE+0x1d20)
#define MT6363_LDO_VSRAM_DIGRF_MON0        (MT6363_PMIC_REG_BASE+0x1d21)
#define MT6363_LDO_VSRAM_DIGRF_MON1        (MT6363_PMIC_REG_BASE+0x1d22)
#define MT6363_LDO_VSRAM_DIGRF_VOSEL0      (MT6363_PMIC_REG_BASE+0x1d23)
#define MT6363_LDO_VSRAM_DIGRF_VOSEL1      (MT6363_PMIC_REG_BASE+0x1d24)
#define MT6363_LDO_VSRAM_DIGRF_VOSEL2      (MT6363_PMIC_REG_BASE+0x1d25)
#define MT6363_LDO_VSRAM_DIGRF_VOSEL3      (MT6363_PMIC_REG_BASE+0x1d26)
#define MT6363_LDO_VSRAM_DIGRF_SFCHG0      (MT6363_PMIC_REG_BASE+0x1d27)
#define MT6363_LDO_VSRAM_DIGRF_SFCHG1      (MT6363_PMIC_REG_BASE+0x1d28)
#define MT6363_LDO_VSRAM_DIGRF_DVS         (MT6363_PMIC_REG_BASE+0x1d29)
#define MT6363_LDO_VSRAM_DIGRF_OP_EN0      (MT6363_PMIC_REG_BASE+0x1d2a)
#define MT6363_LDO_VSRAM_DIGRF_OP_EN1      (MT6363_PMIC_REG_BASE+0x1d2b)
#define MT6363_LDO_VSRAM_DIGRF_OP_EN2      (MT6363_PMIC_REG_BASE+0x1d2c)
#define MT6363_LDO_VSRAM_DIGRF_OP_CFG0     (MT6363_PMIC_REG_BASE+0x1d2d)
#define MT6363_LDO_VSRAM_DIGRF_OP_CFG1     (MT6363_PMIC_REG_BASE+0x1d2e)
#define MT6363_LDO_VSRAM_DIGRF_OP_CFG2     (MT6363_PMIC_REG_BASE+0x1d2f)
#define MT6363_LDO_VSRAM_DIGRF_OP_MODE0    (MT6363_PMIC_REG_BASE+0x1d30)
#define MT6363_LDO_VSRAM_DIGRF_OP_MODE1    (MT6363_PMIC_REG_BASE+0x1d31)
#define MT6363_LDO_VSRAM_DIGRF_OP_MODE2    (MT6363_PMIC_REG_BASE+0x1d32)
#define MT6363_LDO_VSRAM1_ANA_ID           (MT6363_PMIC_REG_BASE+0x1d80)
#define MT6363_LDO_VSRAM1_DIG_ID           (MT6363_PMIC_REG_BASE+0x1d81)
#define MT6363_LDO_VSRAM1_ANA_REV          (MT6363_PMIC_REG_BASE+0x1d82)
#define MT6363_LDO_VSRAM1_DIG_REV          (MT6363_PMIC_REG_BASE+0x1d83)
#define MT6363_LDO_VSRAM1_DSN_DBI          (MT6363_PMIC_REG_BASE+0x1d84)
#define MT6363_LDO_VSRAM1_DSN_ESP          (MT6363_PMIC_REG_BASE+0x1d85)
#define MT6363_LDO_VSRAM1_DSN_DXI          (MT6363_PMIC_REG_BASE+0x1d86)
#define MT6363_LDO_VSRAM_MDFE_CON0         (MT6363_PMIC_REG_BASE+0x1d87)
#define MT6363_LDO_VSRAM_MDFE_CON1         (MT6363_PMIC_REG_BASE+0x1d88)
#define MT6363_LDO_VSRAM_MDFE_CON2         (MT6363_PMIC_REG_BASE+0x1d89)
#define MT6363_LDO_VSRAM_MDFE_TEST_CON0    (MT6363_PMIC_REG_BASE+0x1d8a)
#define MT6363_LDO_VSRAM_MDFE_MON0         (MT6363_PMIC_REG_BASE+0x1d8b)
#define MT6363_LDO_VSRAM_MDFE_MON1         (MT6363_PMIC_REG_BASE+0x1d8c)
#define MT6363_LDO_VSRAM_MDFE_VOSEL0       (MT6363_PMIC_REG_BASE+0x1d8d)
#define MT6363_LDO_VSRAM_MDFE_VOSEL1       (MT6363_PMIC_REG_BASE+0x1d8e)
#define MT6363_LDO_VSRAM_MDFE_VOSEL2       (MT6363_PMIC_REG_BASE+0x1d8f)
#define MT6363_LDO_VSRAM_MDFE_VOSEL3       (MT6363_PMIC_REG_BASE+0x1d90)
#define MT6363_LDO_VSRAM_MDFE_SFCHG0       (MT6363_PMIC_REG_BASE+0x1d91)
#define MT6363_LDO_VSRAM_MDFE_SFCHG1       (MT6363_PMIC_REG_BASE+0x1d92)
#define MT6363_LDO_VSRAM_MDFE_DVS          (MT6363_PMIC_REG_BASE+0x1d93)
#define MT6363_LDO_VSRAM_MDFE_OP_EN0       (MT6363_PMIC_REG_BASE+0x1d94)
#define MT6363_LDO_VSRAM_MDFE_OP_EN1       (MT6363_PMIC_REG_BASE+0x1d95)
#define MT6363_LDO_VSRAM_MDFE_OP_EN2       (MT6363_PMIC_REG_BASE+0x1d96)
#define MT6363_LDO_VSRAM_MDFE_OP_CFG0      (MT6363_PMIC_REG_BASE+0x1d97)
#define MT6363_LDO_VSRAM_MDFE_OP_CFG1      (MT6363_PMIC_REG_BASE+0x1d98)
#define MT6363_LDO_VSRAM_MDFE_OP_CFG2      (MT6363_PMIC_REG_BASE+0x1d99)
#define MT6363_LDO_VSRAM_MDFE_OP_MODE0     (MT6363_PMIC_REG_BASE+0x1d9a)
#define MT6363_LDO_VSRAM_MDFE_OP_MODE1     (MT6363_PMIC_REG_BASE+0x1d9b)
#define MT6363_LDO_VSRAM_MDFE_OP_MODE2     (MT6363_PMIC_REG_BASE+0x1d9c)
#define MT6363_LDO_VSRAM_MDFE_TRACK0       (MT6363_PMIC_REG_BASE+0x1d9d)
#define MT6363_LDO_VSRAM_MDFE_TRACK1       (MT6363_PMIC_REG_BASE+0x1d9e)
#define MT6363_LDO_VSRAM_MDFE_TRACK2       (MT6363_PMIC_REG_BASE+0x1d9f)
#define MT6363_LDO_VSRAM_MDFE_TRACK3       (MT6363_PMIC_REG_BASE+0x1da0)
#define MT6363_LDO_VSRAM_MDFE_TRACK4       (MT6363_PMIC_REG_BASE+0x1da1)
#define MT6363_LDO_VSRAM_MODEM_CON0        (MT6363_PMIC_REG_BASE+0x1da2)
#define MT6363_LDO_VSRAM_MODEM_CON1        (MT6363_PMIC_REG_BASE+0x1da3)
#define MT6363_LDO_VSRAM_MODEM_CON2        (MT6363_PMIC_REG_BASE+0x1da4)
#define MT6363_LDO_VSRAM_MODEM_TEST_CON0   (MT6363_PMIC_REG_BASE+0x1da5)
#define MT6363_LDO_VSRAM_MODEM_MON0        (MT6363_PMIC_REG_BASE+0x1da6)
#define MT6363_LDO_VSRAM_MODEM_MON1        (MT6363_PMIC_REG_BASE+0x1da7)
#define MT6363_LDO_VSRAM_MODEM_VOSEL0      (MT6363_PMIC_REG_BASE+0x1da8)
#define MT6363_LDO_VSRAM_MODEM_VOSEL1      (MT6363_PMIC_REG_BASE+0x1da9)
#define MT6363_LDO_VSRAM_MODEM_VOSEL2      (MT6363_PMIC_REG_BASE+0x1daa)
#define MT6363_LDO_VSRAM_MODEM_VOSEL3      (MT6363_PMIC_REG_BASE+0x1dab)
#define MT6363_LDO_VSRAM_MODEM_SFCHG0      (MT6363_PMIC_REG_BASE+0x1dac)
#define MT6363_LDO_VSRAM_MODEM_SFCHG1      (MT6363_PMIC_REG_BASE+0x1dad)
#define MT6363_LDO_VSRAM_MODEM_DVS         (MT6363_PMIC_REG_BASE+0x1dae)
#define MT6363_LDO_VSRAM_MODEM_OP_EN0      (MT6363_PMIC_REG_BASE+0x1daf)
#define MT6363_LDO_VSRAM_MODEM_OP_EN1      (MT6363_PMIC_REG_BASE+0x1db0)
#define MT6363_LDO_VSRAM_MODEM_OP_EN2      (MT6363_PMIC_REG_BASE+0x1db1)
#define MT6363_LDO_VSRAM_MODEM_OP_CFG0     (MT6363_PMIC_REG_BASE+0x1db2)
#define MT6363_LDO_VSRAM_MODEM_OP_CFG1     (MT6363_PMIC_REG_BASE+0x1db3)
#define MT6363_LDO_VSRAM_MODEM_OP_CFG2     (MT6363_PMIC_REG_BASE+0x1db4)
#define MT6363_LDO_VSRAM_MODEM_OP_MODE0    (MT6363_PMIC_REG_BASE+0x1db5)
#define MT6363_LDO_VSRAM_MODEM_OP_MODE1    (MT6363_PMIC_REG_BASE+0x1db6)
#define MT6363_LDO_VSRAM_MODEM_OP_MODE2    (MT6363_PMIC_REG_BASE+0x1db7)
#define MT6363_LDO_VSRAM_MODEM_TRACK0      (MT6363_PMIC_REG_BASE+0x1db8)
#define MT6363_LDO_VSRAM_MODEM_TRACK1      (MT6363_PMIC_REG_BASE+0x1db9)
#define MT6363_LDO_VSRAM_MODEM_TRACK2      (MT6363_PMIC_REG_BASE+0x1dba)
#define MT6363_LDO_VSRAM_MODEM_TRACK3      (MT6363_PMIC_REG_BASE+0x1dbb)
#define MT6363_LDO_VSRAM_MODEM_TRACK4      (MT6363_PMIC_REG_BASE+0x1dbc)
#define MT6363_LDO_VSRAM2_ANA_ID           (MT6363_PMIC_REG_BASE+0x1e00)
#define MT6363_LDO_VSRAM2_DIG_ID           (MT6363_PMIC_REG_BASE+0x1e01)
#define MT6363_LDO_VSRAM2_ANA_REV          (MT6363_PMIC_REG_BASE+0x1e02)
#define MT6363_LDO_VSRAM2_DIG_REV          (MT6363_PMIC_REG_BASE+0x1e03)
#define MT6363_LDO_VSRAM2_DSN_DBI          (MT6363_PMIC_REG_BASE+0x1e04)
#define MT6363_LDO_VSRAM2_DSN_ESP          (MT6363_PMIC_REG_BASE+0x1e05)
#define MT6363_LDO_VSRAM2_DSN_DXI          (MT6363_PMIC_REG_BASE+0x1e06)
#define MT6363_LDO_VSRAM_CPUB_CON0         (MT6363_PMIC_REG_BASE+0x1e07)
#define MT6363_LDO_VSRAM_CPUB_CON1         (MT6363_PMIC_REG_BASE+0x1e08)
#define MT6363_LDO_VSRAM_CPUB_CON2         (MT6363_PMIC_REG_BASE+0x1e09)
#define MT6363_LDO_VSRAM_CPUB_TEST_CON0    (MT6363_PMIC_REG_BASE+0x1e0a)
#define MT6363_LDO_VSRAM_CPUB_MON0         (MT6363_PMIC_REG_BASE+0x1e0b)
#define MT6363_LDO_VSRAM_CPUB_MON1         (MT6363_PMIC_REG_BASE+0x1e0c)
#define MT6363_LDO_VSRAM_CPUB_VOSEL0       (MT6363_PMIC_REG_BASE+0x1e0d)
#define MT6363_LDO_VSRAM_CPUB_VOSEL1       (MT6363_PMIC_REG_BASE+0x1e0e)
#define MT6363_LDO_VSRAM_CPUB_VOSEL2       (MT6363_PMIC_REG_BASE+0x1e0f)
#define MT6363_LDO_VSRAM_CPUB_VOSEL3       (MT6363_PMIC_REG_BASE+0x1e10)
#define MT6363_LDO_VSRAM_CPUB_SFCHG0       (MT6363_PMIC_REG_BASE+0x1e11)
#define MT6363_LDO_VSRAM_CPUB_SFCHG1       (MT6363_PMIC_REG_BASE+0x1e12)
#define MT6363_LDO_VSRAM_CPUB_DVS          (MT6363_PMIC_REG_BASE+0x1e13)
#define MT6363_LDO_VSRAM_CPUB_OP_EN0       (MT6363_PMIC_REG_BASE+0x1e14)
#define MT6363_LDO_VSRAM_CPUB_OP_EN1       (MT6363_PMIC_REG_BASE+0x1e15)
#define MT6363_LDO_VSRAM_CPUB_OP_EN2       (MT6363_PMIC_REG_BASE+0x1e16)
#define MT6363_LDO_VSRAM_CPUB_OP_CFG0      (MT6363_PMIC_REG_BASE+0x1e17)
#define MT6363_LDO_VSRAM_CPUB_OP_CFG1      (MT6363_PMIC_REG_BASE+0x1e18)
#define MT6363_LDO_VSRAM_CPUB_OP_CFG2      (MT6363_PMIC_REG_BASE+0x1e19)
#define MT6363_LDO_VSRAM_CPUB_OP_MODE0     (MT6363_PMIC_REG_BASE+0x1e1a)
#define MT6363_LDO_VSRAM_CPUB_OP_MODE1     (MT6363_PMIC_REG_BASE+0x1e1b)
#define MT6363_LDO_VSRAM_CPUB_OP_MODE2     (MT6363_PMIC_REG_BASE+0x1e1c)
#define MT6363_LDO_VSRAM_CPUM_CON0         (MT6363_PMIC_REG_BASE+0x1e1d)
#define MT6363_LDO_VSRAM_CPUM_CON1         (MT6363_PMIC_REG_BASE+0x1e1e)
#define MT6363_LDO_VSRAM_CPUM_CON2         (MT6363_PMIC_REG_BASE+0x1e1f)
#define MT6363_LDO_VSRAM_CPUM_TEST_CON0    (MT6363_PMIC_REG_BASE+0x1e20)
#define MT6363_LDO_VSRAM_CPUM_MON0         (MT6363_PMIC_REG_BASE+0x1e21)
#define MT6363_LDO_VSRAM_CPUM_MON1         (MT6363_PMIC_REG_BASE+0x1e22)
#define MT6363_LDO_VSRAM_CPUM_VOSEL0       (MT6363_PMIC_REG_BASE+0x1e23)
#define MT6363_LDO_VSRAM_CPUM_VOSEL1       (MT6363_PMIC_REG_BASE+0x1e24)
#define MT6363_LDO_VSRAM_CPUM_VOSEL2       (MT6363_PMIC_REG_BASE+0x1e25)
#define MT6363_LDO_VSRAM_CPUM_VOSEL3       (MT6363_PMIC_REG_BASE+0x1e26)
#define MT6363_LDO_VSRAM_CPUM_SFCHG0       (MT6363_PMIC_REG_BASE+0x1e27)
#define MT6363_LDO_VSRAM_CPUM_SFCHG1       (MT6363_PMIC_REG_BASE+0x1e28)
#define MT6363_LDO_VSRAM_CPUM_DVS          (MT6363_PMIC_REG_BASE+0x1e29)
#define MT6363_LDO_VSRAM_CPUM_OP_EN0       (MT6363_PMIC_REG_BASE+0x1e2a)
#define MT6363_LDO_VSRAM_CPUM_OP_EN1       (MT6363_PMIC_REG_BASE+0x1e2b)
#define MT6363_LDO_VSRAM_CPUM_OP_EN2       (MT6363_PMIC_REG_BASE+0x1e2c)
#define MT6363_LDO_VSRAM_CPUM_OP_CFG0      (MT6363_PMIC_REG_BASE+0x1e2d)
#define MT6363_LDO_VSRAM_CPUM_OP_CFG1      (MT6363_PMIC_REG_BASE+0x1e2e)
#define MT6363_LDO_VSRAM_CPUM_OP_CFG2      (MT6363_PMIC_REG_BASE+0x1e2f)
#define MT6363_LDO_VSRAM_CPUM_OP_MODE0     (MT6363_PMIC_REG_BASE+0x1e30)
#define MT6363_LDO_VSRAM_CPUM_OP_MODE1     (MT6363_PMIC_REG_BASE+0x1e31)
#define MT6363_LDO_VSRAM_CPUM_OP_MODE2     (MT6363_PMIC_REG_BASE+0x1e32)
#define MT6363_LDO_VSRAM3_ANA_ID           (MT6363_PMIC_REG_BASE+0x1e80)
#define MT6363_LDO_VSRAM3_DIG_ID           (MT6363_PMIC_REG_BASE+0x1e81)
#define MT6363_LDO_VSRAM3_ANA_REV          (MT6363_PMIC_REG_BASE+0x1e82)
#define MT6363_LDO_VSRAM3_DIG_REV          (MT6363_PMIC_REG_BASE+0x1e83)
#define MT6363_LDO_VSRAM3_DSN_DBI          (MT6363_PMIC_REG_BASE+0x1e84)
#define MT6363_LDO_VSRAM3_DSN_ESP          (MT6363_PMIC_REG_BASE+0x1e85)
#define MT6363_LDO_VSRAM3_DSN_DXI          (MT6363_PMIC_REG_BASE+0x1e86)
#define MT6363_LDO_VSRAM_CPUL_CON0         (MT6363_PMIC_REG_BASE+0x1e87)
#define MT6363_LDO_VSRAM_CPUL_CON1         (MT6363_PMIC_REG_BASE+0x1e88)
#define MT6363_LDO_VSRAM_CPUL_CON2         (MT6363_PMIC_REG_BASE+0x1e89)
#define MT6363_LDO_VSRAM_CPUL_TEST_CON0    (MT6363_PMIC_REG_BASE+0x1e8a)
#define MT6363_LDO_VSRAM_CPUL_MON0         (MT6363_PMIC_REG_BASE+0x1e8b)
#define MT6363_LDO_VSRAM_CPUL_MON1         (MT6363_PMIC_REG_BASE+0x1e8c)
#define MT6363_LDO_VSRAM_CPUL_VOSEL0       (MT6363_PMIC_REG_BASE+0x1e8d)
#define MT6363_LDO_VSRAM_CPUL_VOSEL1       (MT6363_PMIC_REG_BASE+0x1e8e)
#define MT6363_LDO_VSRAM_CPUL_VOSEL2       (MT6363_PMIC_REG_BASE+0x1e8f)
#define MT6363_LDO_VSRAM_CPUL_VOSEL3       (MT6363_PMIC_REG_BASE+0x1e90)
#define MT6363_LDO_VSRAM_CPUL_SFCHG0       (MT6363_PMIC_REG_BASE+0x1e91)
#define MT6363_LDO_VSRAM_CPUL_SFCHG1       (MT6363_PMIC_REG_BASE+0x1e92)
#define MT6363_LDO_VSRAM_CPUL_DVS          (MT6363_PMIC_REG_BASE+0x1e93)
#define MT6363_LDO_VSRAM_CPUL_OP_EN0       (MT6363_PMIC_REG_BASE+0x1e94)
#define MT6363_LDO_VSRAM_CPUL_OP_EN1       (MT6363_PMIC_REG_BASE+0x1e95)
#define MT6363_LDO_VSRAM_CPUL_OP_EN2       (MT6363_PMIC_REG_BASE+0x1e96)
#define MT6363_LDO_VSRAM_CPUL_OP_CFG0      (MT6363_PMIC_REG_BASE+0x1e97)
#define MT6363_LDO_VSRAM_CPUL_OP_CFG1      (MT6363_PMIC_REG_BASE+0x1e98)
#define MT6363_LDO_VSRAM_CPUL_OP_CFG2      (MT6363_PMIC_REG_BASE+0x1e99)
#define MT6363_LDO_VSRAM_CPUL_OP_MODE0     (MT6363_PMIC_REG_BASE+0x1e9a)
#define MT6363_LDO_VSRAM_CPUL_OP_MODE1     (MT6363_PMIC_REG_BASE+0x1e9b)
#define MT6363_LDO_VSRAM_CPUL_OP_MODE2     (MT6363_PMIC_REG_BASE+0x1e9c)
#define MT6363_LDO_VSRAM_APU_CON0          (MT6363_PMIC_REG_BASE+0x1e9d)
#define MT6363_LDO_VSRAM_APU_CON1          (MT6363_PMIC_REG_BASE+0x1e9e)
#define MT6363_LDO_VSRAM_APU_CON2          (MT6363_PMIC_REG_BASE+0x1e9f)
#define MT6363_LDO_VSRAM_APU_TEST_CON0     (MT6363_PMIC_REG_BASE+0x1ea0)
#define MT6363_LDO_VSRAM_APU_MON0          (MT6363_PMIC_REG_BASE+0x1ea1)
#define MT6363_LDO_VSRAM_APU_MON1          (MT6363_PMIC_REG_BASE+0x1ea2)
#define MT6363_LDO_VSRAM_APU_VOSEL0        (MT6363_PMIC_REG_BASE+0x1ea3)
#define MT6363_LDO_VSRAM_APU_VOSEL1        (MT6363_PMIC_REG_BASE+0x1ea4)
#define MT6363_LDO_VSRAM_APU_VOSEL2        (MT6363_PMIC_REG_BASE+0x1ea5)
#define MT6363_LDO_VSRAM_APU_VOSEL3        (MT6363_PMIC_REG_BASE+0x1ea6)
#define MT6363_LDO_VSRAM_APU_SFCHG0        (MT6363_PMIC_REG_BASE+0x1ea7)
#define MT6363_LDO_VSRAM_APU_SFCHG1        (MT6363_PMIC_REG_BASE+0x1ea8)
#define MT6363_LDO_VSRAM_APU_DVS           (MT6363_PMIC_REG_BASE+0x1ea9)
#define MT6363_LDO_VSRAM_APU_OP_EN0        (MT6363_PMIC_REG_BASE+0x1eaa)
#define MT6363_LDO_VSRAM_APU_OP_EN1        (MT6363_PMIC_REG_BASE+0x1eab)
#define MT6363_LDO_VSRAM_APU_OP_EN2        (MT6363_PMIC_REG_BASE+0x1eac)
#define MT6363_LDO_VSRAM_APU_OP_CFG0       (MT6363_PMIC_REG_BASE+0x1ead)
#define MT6363_LDO_VSRAM_APU_OP_CFG1       (MT6363_PMIC_REG_BASE+0x1eae)
#define MT6363_LDO_VSRAM_APU_OP_CFG2       (MT6363_PMIC_REG_BASE+0x1eaf)
#define MT6363_LDO_VSRAM_APU_OP_MODE0      (MT6363_PMIC_REG_BASE+0x1eb0)
#define MT6363_LDO_VSRAM_APU_OP_MODE1      (MT6363_PMIC_REG_BASE+0x1eb1)
#define MT6363_LDO_VSRAM_APU_OP_MODE2      (MT6363_PMIC_REG_BASE+0x1eb2)
#define MT6363_LDO_ANA0_ANA_ID             (MT6363_PMIC_REG_BASE+0x1f00)
#define MT6363_LDO_ANA0_DIG_ID             (MT6363_PMIC_REG_BASE+0x1f01)
#define MT6363_LDO_ANA0_ANA_REV            (MT6363_PMIC_REG_BASE+0x1f02)
#define MT6363_LDO_ANA0_DIG_REV            (MT6363_PMIC_REG_BASE+0x1f03)
#define MT6363_LDO_ANA0_DBI                (MT6363_PMIC_REG_BASE+0x1f04)
#define MT6363_LDO_ANA0_ESP                (MT6363_PMIC_REG_BASE+0x1f05)
#define MT6363_LDO_ANA0_FPI                (MT6363_PMIC_REG_BASE+0x1f06)
#define MT6363_LDO_ANA0_DXI                (MT6363_PMIC_REG_BASE+0x1f07)
#define MT6363_VTREF18_ANA_CON0            (MT6363_PMIC_REG_BASE+0x1f08)
#define MT6363_VTREF18_ANA_CON1            (MT6363_PMIC_REG_BASE+0x1f09)
#define MT6363_VTREF18_ANA_CON2            (MT6363_PMIC_REG_BASE+0x1f0a)
#define MT6363_VTREF18_ANA_CON3            (MT6363_PMIC_REG_BASE+0x1f0b)
#define MT6363_VAUX18_ANA_CON0             (MT6363_PMIC_REG_BASE+0x1f0c)
#define MT6363_VAUX18_ANA_CON1             (MT6363_PMIC_REG_BASE+0x1f0d)
#define MT6363_VAUX18_ANA_CON2             (MT6363_PMIC_REG_BASE+0x1f0e)
#define MT6363_VAUX18_ANA_CON3             (MT6363_PMIC_REG_BASE+0x1f0f)
#define MT6363_VEMC_ANA_CON0               (MT6363_PMIC_REG_BASE+0x1f10)
#define MT6363_VEMC_ANA_CON1               (MT6363_PMIC_REG_BASE+0x1f11)
#define MT6363_ADLDO_ANA_CON0              (MT6363_PMIC_REG_BASE+0x1f12)
#define MT6363_VCN15_ANA_CON0              (MT6363_PMIC_REG_BASE+0x1f13)
#define MT6363_VCN15_ANA_CON1              (MT6363_PMIC_REG_BASE+0x1f14)
#define MT6363_VCN15_ANA_CON2              (MT6363_PMIC_REG_BASE+0x1f15)
#define MT6363_VCN15_ANA_CON3              (MT6363_PMIC_REG_BASE+0x1f16)
#define MT6363_VUFS18_ANA_CON0             (MT6363_PMIC_REG_BASE+0x1f17)
#define MT6363_VUFS18_ANA_CON1             (MT6363_PMIC_REG_BASE+0x1f18)
#define MT6363_VUFS18_ANA_CON2             (MT6363_PMIC_REG_BASE+0x1f19)
#define MT6363_VUFS18_ANA_CON3             (MT6363_PMIC_REG_BASE+0x1f1a)
#define MT6363_VIO18_ANA_CON0              (MT6363_PMIC_REG_BASE+0x1f1b)
#define MT6363_VIO18_ANA_CON1              (MT6363_PMIC_REG_BASE+0x1f1c)
#define MT6363_VIO18_ANA_CON2              (MT6363_PMIC_REG_BASE+0x1f1d)
#define MT6363_VIO18_ANA_CON3              (MT6363_PMIC_REG_BASE+0x1f1e)
#define MT6363_VM18_ANA_CON0               (MT6363_PMIC_REG_BASE+0x1f1f)
#define MT6363_VM18_ANA_CON1               (MT6363_PMIC_REG_BASE+0x1f20)
#define MT6363_VM18_ANA_CON2               (MT6363_PMIC_REG_BASE+0x1f21)
#define MT6363_VM18_ANA_CON3               (MT6363_PMIC_REG_BASE+0x1f22)
#define MT6363_VA15_ANA_CON0               (MT6363_PMIC_REG_BASE+0x1f23)
#define MT6363_VA15_ANA_CON1               (MT6363_PMIC_REG_BASE+0x1f24)
#define MT6363_VA15_ANA_CON2               (MT6363_PMIC_REG_BASE+0x1f25)
#define MT6363_VA15_ANA_CON3               (MT6363_PMIC_REG_BASE+0x1f26)
#define MT6363_VRF18_ANA_CON0              (MT6363_PMIC_REG_BASE+0x1f27)
#define MT6363_VRF18_ANA_CON1              (MT6363_PMIC_REG_BASE+0x1f28)
#define MT6363_VRF18_ANA_CON2              (MT6363_PMIC_REG_BASE+0x1f29)
#define MT6363_VRF18_ANA_CON3              (MT6363_PMIC_REG_BASE+0x1f2a)
#define MT6363_VRFIO18_ANA_CON0            (MT6363_PMIC_REG_BASE+0x1f2b)
#define MT6363_VRFIO18_ANA_CON1            (MT6363_PMIC_REG_BASE+0x1f2c)
#define MT6363_VRFIO18_ANA_CON2            (MT6363_PMIC_REG_BASE+0x1f2d)
#define MT6363_VRFIO18_ANA_CON3            (MT6363_PMIC_REG_BASE+0x1f2e)
#define MT6363_SLDO20_ANA_CON0             (MT6363_PMIC_REG_BASE+0x1f2f)
#define MT6363_VIO075_ANA_CON0             (MT6363_PMIC_REG_BASE+0x1f30)
#define MT6363_VIO075_ANA_CON1             (MT6363_PMIC_REG_BASE+0x1f31)
#define MT6363_LDO_ANA0_ELR_NUM            (MT6363_PMIC_REG_BASE+0x1f32)
#define MT6363_VTREF18_ELR_0               (MT6363_PMIC_REG_BASE+0x1f33)
#define MT6363_VTREF18_ELR_1               (MT6363_PMIC_REG_BASE+0x1f34)
#define MT6363_VTREF18_ELR_2               (MT6363_PMIC_REG_BASE+0x1f35)
#define MT6363_VTREF18_ELR_3               (MT6363_PMIC_REG_BASE+0x1f36)
#define MT6363_VTREF18_ELR_4               (MT6363_PMIC_REG_BASE+0x1f37)
#define MT6363_VTREF18_ELR_5               (MT6363_PMIC_REG_BASE+0x1f38)
#define MT6363_VTREF18_ELR_6               (MT6363_PMIC_REG_BASE+0x1f39)
#define MT6363_VTREF18_ELR_7               (MT6363_PMIC_REG_BASE+0x1f3a)
#define MT6363_VTREF18_ELR_8               (MT6363_PMIC_REG_BASE+0x1f3b)
#define MT6363_VTREF18_ELR_9               (MT6363_PMIC_REG_BASE+0x1f3c)
#define MT6363_VTREF18_ELR_10              (MT6363_PMIC_REG_BASE+0x1f3d)
#define MT6363_LDO_ANA1_ANA_ID             (MT6363_PMIC_REG_BASE+0x1f80)
#define MT6363_LDO_ANA1_DIG_ID             (MT6363_PMIC_REG_BASE+0x1f81)
#define MT6363_LDO_ANA1_ANA_REV            (MT6363_PMIC_REG_BASE+0x1f82)
#define MT6363_LDO_ANA1_DIG_REV            (MT6363_PMIC_REG_BASE+0x1f83)
#define MT6363_LDO_ANA1_DBI                (MT6363_PMIC_REG_BASE+0x1f84)
#define MT6363_LDO_ANA1_ESP                (MT6363_PMIC_REG_BASE+0x1f85)
#define MT6363_LDO_ANA1_FPI                (MT6363_PMIC_REG_BASE+0x1f86)
#define MT6363_LDO_ANA1_DXI                (MT6363_PMIC_REG_BASE+0x1f87)
#define MT6363_VCN13_ANA_CON0              (MT6363_PMIC_REG_BASE+0x1f88)
#define MT6363_VCN13_ANA_CON1              (MT6363_PMIC_REG_BASE+0x1f89)
#define MT6363_VCN13_ANA_CON2              (MT6363_PMIC_REG_BASE+0x1f8a)
#define MT6363_VSRAM_CPUB_ANA_CON0         (MT6363_PMIC_REG_BASE+0x1f8b)
#define MT6363_VSRAM_CPUB_ANA_CON1         (MT6363_PMIC_REG_BASE+0x1f8c)
#define MT6363_VSRAM_CPUM_ANA_CON0         (MT6363_PMIC_REG_BASE+0x1f8d)
#define MT6363_VSRAM_CPUM_ANA_CON1         (MT6363_PMIC_REG_BASE+0x1f8e)
#define MT6363_VSRAM_CPUL_ANA_CON0         (MT6363_PMIC_REG_BASE+0x1f8f)
#define MT6363_VSRAM_CPUL_ANA_CON1         (MT6363_PMIC_REG_BASE+0x1f90)
#define MT6363_VUFS12_ANA_CON0             (MT6363_PMIC_REG_BASE+0x1f91)
#define MT6363_VUFS12_ANA_CON1             (MT6363_PMIC_REG_BASE+0x1f92)
#define MT6363_VUFS12_ANA_CON2             (MT6363_PMIC_REG_BASE+0x1f93)
#define MT6363_VUFS12_ANA_CON3             (MT6363_PMIC_REG_BASE+0x1f94)
#define MT6363_VA12_1_ANA_CON0             (MT6363_PMIC_REG_BASE+0x1f95)
#define MT6363_VA12_1_ANA_CON1             (MT6363_PMIC_REG_BASE+0x1f96)
#define MT6363_VA12_1_ANA_CON2             (MT6363_PMIC_REG_BASE+0x1f97)
#define MT6363_VA12_1_ANA_CON3             (MT6363_PMIC_REG_BASE+0x1f98)
#define MT6363_VA12_2_ANA_CON0             (MT6363_PMIC_REG_BASE+0x1f99)
#define MT6363_VA12_2_ANA_CON1             (MT6363_PMIC_REG_BASE+0x1f9a)
#define MT6363_VA12_2_ANA_CON2             (MT6363_PMIC_REG_BASE+0x1f9b)
#define MT6363_VA12_2_ANA_CON3             (MT6363_PMIC_REG_BASE+0x1f9c)
#define MT6363_VRF12_ANA_CON0              (MT6363_PMIC_REG_BASE+0x1f9d)
#define MT6363_VRF12_ANA_CON1              (MT6363_PMIC_REG_BASE+0x1f9e)
#define MT6363_VRF12_ANA_CON2              (MT6363_PMIC_REG_BASE+0x1f9f)
#define MT6363_VRF12_ANA_CON3              (MT6363_PMIC_REG_BASE+0x1fa0)
#define MT6363_VRF13_ANA_CON0              (MT6363_PMIC_REG_BASE+0x1fa1)
#define MT6363_VRF13_ANA_CON1              (MT6363_PMIC_REG_BASE+0x1fa2)
#define MT6363_VRF13_ANA_CON2              (MT6363_PMIC_REG_BASE+0x1fa3)
#define MT6363_VRF13_ANA_CON3              (MT6363_PMIC_REG_BASE+0x1fa4)
#define MT6363_SLDO14_ANA_CON0             (MT6363_PMIC_REG_BASE+0x1fa5)
#define MT6363_VSRAM_APU_ANA_CON0          (MT6363_PMIC_REG_BASE+0x1fa6)
#define MT6363_VSRAM_APU_ANA_CON1          (MT6363_PMIC_REG_BASE+0x1fa7)
#define MT6363_VRF09_ANA_CON0              (MT6363_PMIC_REG_BASE+0x1fa8)
#define MT6363_VRF09_ANA_CON1              (MT6363_PMIC_REG_BASE+0x1fa9)
#define MT6363_VRF09_ANA_CON2              (MT6363_PMIC_REG_BASE+0x1faa)
#define MT6363_VRF09_ANA_CON3              (MT6363_PMIC_REG_BASE+0x1fab)
#define MT6363_VSRAM_DIGRF_ANA_CON0        (MT6363_PMIC_REG_BASE+0x1fac)
#define MT6363_VSRAM_DIGRF_ANA_CON1        (MT6363_PMIC_REG_BASE+0x1fad)
#define MT6363_VSRAM_MDFE_ANA_CON0         (MT6363_PMIC_REG_BASE+0x1fae)
#define MT6363_VSRAM_MDFE_ANA_CON1         (MT6363_PMIC_REG_BASE+0x1faf)
#define MT6363_VSRAM_MODEM_ANA_CON0        (MT6363_PMIC_REG_BASE+0x1fb0)
#define MT6363_VSRAM_MODEM_ANA_CON1        (MT6363_PMIC_REG_BASE+0x1fb1)
#define MT6363_SLDO10_ANA_CON0             (MT6363_PMIC_REG_BASE+0x1fb2)
#define MT6363_LDO_ANA1_ELR_NUM            (MT6363_PMIC_REG_BASE+0x1fb3)
#define MT6363_VCN13_ELR_0                 (MT6363_PMIC_REG_BASE+0x1fb4)
#define MT6363_VCN13_ELR_1                 (MT6363_PMIC_REG_BASE+0x1fb5)
#define MT6363_VCN13_ELR_2                 (MT6363_PMIC_REG_BASE+0x1fb6)
#define MT6363_VCN13_ELR_3                 (MT6363_PMIC_REG_BASE+0x1fb7)
#define MT6363_VCN13_ELR_4                 (MT6363_PMIC_REG_BASE+0x1fb8)
#define MT6363_VCN13_ELR_5                 (MT6363_PMIC_REG_BASE+0x1fb9)
#define MT6363_VCN13_ELR_6                 (MT6363_PMIC_REG_BASE+0x1fba)
#define MT6363_VCN13_ELR_7                 (MT6363_PMIC_REG_BASE+0x1fbb)
#define MT6363_VCN13_ELR_8                 (MT6363_PMIC_REG_BASE+0x1fbc)
#define MT6363_VCN13_ELR_9                 (MT6363_PMIC_REG_BASE+0x1fbd)
#define MT6363_VCN13_ELR_10                (MT6363_PMIC_REG_BASE+0x1fbe)
#define MT6363_XPP_TOP_ANA_ID              (MT6363_PMIC_REG_BASE+0x2180)
#define MT6363_XPP_TOP_DIG_ID              (MT6363_PMIC_REG_BASE+0x2181)
#define MT6363_XPP_TOP_REV0                (MT6363_PMIC_REG_BASE+0x2182)
#define MT6363_XPP_TOP_REV1                (MT6363_PMIC_REG_BASE+0x2183)
#define MT6363_XPP_TOP_DBI                 (MT6363_PMIC_REG_BASE+0x2184)
#define MT6363_XPP_TOP_ESP                 (MT6363_PMIC_REG_BASE+0x2185)
#define MT6363_XPP_TOP_DXI                 (MT6363_PMIC_REG_BASE+0x2186)
#define MT6363_XPP_TPM0                    (MT6363_PMIC_REG_BASE+0x2187)
#define MT6363_XPP_TPM1                    (MT6363_PMIC_REG_BASE+0x2188)
#define MT6363_XPP_TPM2                    (MT6363_PMIC_REG_BASE+0x2189)
#define MT6363_XPP_TPM3                    (MT6363_PMIC_REG_BASE+0x218a)
#define MT6363_XPP_TOP_TEST_OUT            (MT6363_PMIC_REG_BASE+0x218b)
#define MT6363_XPP_TOP_TEST_CON0           (MT6363_PMIC_REG_BASE+0x218c)
#define MT6363_XPP_TOP_TEST_CON1           (MT6363_PMIC_REG_BASE+0x218d)
#define MT6363_XPP_TOP_CKPDN_CON0          (MT6363_PMIC_REG_BASE+0x218e)
#define MT6363_XPP_TOP_CKPDN_CON0_SET      (MT6363_PMIC_REG_BASE+0x218f)
#define MT6363_XPP_TOP_CKPDN_CON0_CLR      (MT6363_PMIC_REG_BASE+0x2190)
#define MT6363_XPP_TOP_CK_CON0             (MT6363_PMIC_REG_BASE+0x2191)
#define MT6363_XPP_TOP_RST_CON0            (MT6363_PMIC_REG_BASE+0x2192)
#define MT6363_XPP_TOP_RST_CON0_SET        (MT6363_PMIC_REG_BASE+0x2193)
#define MT6363_XPP_TOP_RST_CON0_CLR        (MT6363_PMIC_REG_BASE+0x2194)
#define MT6363_XPP_TOP_RST_BANK_CON0       (MT6363_PMIC_REG_BASE+0x2195)
#define MT6363_XPP_TOP_RST_BANK_CON0_SET   (MT6363_PMIC_REG_BASE+0x2196)
#define MT6363_XPP_TOP_RST_BANK_CON0_CLR   (MT6363_PMIC_REG_BASE+0x2197)
#define MT6363_DRIVER_DL_DSN_ANA_ID        (MT6363_PMIC_REG_BASE+0x2200)
#define MT6363_DRIVER_DL_DSN_DIG_ID        (MT6363_PMIC_REG_BASE+0x2201)
#define MT6363_DRIVER_DL_DSN_REV0          (MT6363_PMIC_REG_BASE+0x2202)
#define MT6363_DRIVER_DL_DSN_REV1          (MT6363_PMIC_REG_BASE+0x2203)
#define MT6363_DRIVER_DL_DSN_DBI           (MT6363_PMIC_REG_BASE+0x2204)
#define MT6363_DRIVER_DL_DSN_ESP           (MT6363_PMIC_REG_BASE+0x2205)
#define MT6363_DRIVER_DL_DSN_DXI           (MT6363_PMIC_REG_BASE+0x2206)
#define MT6363_DRIVER_DL_ISINK0_CON0       (MT6363_PMIC_REG_BASE+0x2207)
#define MT6363_DRIVER_DL_ISINK1_CON0       (MT6363_PMIC_REG_BASE+0x2208)
#define MT6363_DRIVER_DL_ISINK2_CON0       (MT6363_PMIC_REG_BASE+0x2209)
#define MT6363_DRIVER_DL_ISINK3_CON0       (MT6363_PMIC_REG_BASE+0x220a)
#define MT6363_ISINK_EN_CTRL0              (MT6363_PMIC_REG_BASE+0x220b)
#define MT6363_ISINK_EN_CTRL1              (MT6363_PMIC_REG_BASE+0x220c)
#define MT6363_ISINK_DIM_DUTY_RES          (MT6363_PMIC_REG_BASE+0x220d)
#define MT6363_ISINK_ANA1                  (MT6363_PMIC_REG_BASE+0x220e)
#define MT6363_ISINK0_ANA_CON0             (MT6363_PMIC_REG_BASE+0x220f)
#define MT6363_ISINK1_ANA_CON0             (MT6363_PMIC_REG_BASE+0x2210)
#define MT6363_ISINK2_ANA_CON0             (MT6363_PMIC_REG_BASE+0x2211)
#define MT6363_ISINK3_ANA_CON0             (MT6363_PMIC_REG_BASE+0x2212)
#define MT6363_DUMMYLOAD_ANA_CON0          (MT6363_PMIC_REG_BASE+0x2213)
#define MT6363_DUMMYLOAD_ANA_CON1          (MT6363_PMIC_REG_BASE+0x2214)
#define MT6363_DRIVER_DL_ELR_NUM           (MT6363_PMIC_REG_BASE+0x2215)
#define MT6363_DUMMYLOAD_ELR_0             (MT6363_PMIC_REG_BASE+0x2216)
/* mask is HEX;	shift is Integer */
#define PMIC_TOP_PSINT_ANA_ID_ADDR                        \
	MT6363_TOP_PSINT_ANA_ID
#define PMIC_TOP_PSINT_ANA_ID_MASK                        0xFF
#define PMIC_TOP_PSINT_ANA_ID_SHIFT                       0
#define PMIC_TOP_PSINT_DIG_ID_ADDR                        \
	MT6363_TOP_PSINT_DIG_ID
#define PMIC_TOP_PSINT_DIG_ID_MASK                        0xFF
#define PMIC_TOP_PSINT_DIG_ID_SHIFT                       0
#define PMIC_TOP_PSINT_ANA_MINOR_REV_ADDR                 \
	MT6363_TOP_PSINT_ANA_REV
#define PMIC_TOP_PSINT_ANA_MINOR_REV_MASK                 0xF
#define PMIC_TOP_PSINT_ANA_MINOR_REV_SHIFT                0
#define PMIC_TOP_PSINT_ANA_MAJOR_REV_ADDR                 \
	MT6363_TOP_PSINT_ANA_REV
#define PMIC_TOP_PSINT_ANA_MAJOR_REV_MASK                 0xF
#define PMIC_TOP_PSINT_ANA_MAJOR_REV_SHIFT                4
#define PMIC_TOP_PSINT_DIG_MINOR_REV_ADDR                 \
	MT6363_TOP_PSINT_DIG_REV
#define PMIC_TOP_PSINT_DIG_MINOR_REV_MASK                 0xF
#define PMIC_TOP_PSINT_DIG_MINOR_REV_SHIFT                0
#define PMIC_TOP_PSINT_DIG_MAJOR_REV_ADDR                 \
	MT6363_TOP_PSINT_DIG_REV
#define PMIC_TOP_PSINT_DIG_MAJOR_REV_MASK                 0xF
#define PMIC_TOP_PSINT_DIG_MAJOR_REV_SHIFT                4
#define PMIC_TOP_PSINT_DSN_CBS_ADDR                       \
	MT6363_TOP_PSINT_DSN_DBI
#define PMIC_TOP_PSINT_DSN_CBS_MASK                       0x3
#define PMIC_TOP_PSINT_DSN_CBS_SHIFT                      0
#define PMIC_TOP_PSINT_DSN_BIX_ADDR                       \
	MT6363_TOP_PSINT_DSN_DBI
#define PMIC_TOP_PSINT_DSN_BIX_MASK                       0x3
#define PMIC_TOP_PSINT_DSN_BIX_SHIFT                      2
#define PMIC_TOP_PSINT_DSN_ESP_ADDR                       \
	MT6363_TOP_PSINT_DSN_ESP
#define PMIC_TOP_PSINT_DSN_ESP_MASK                       0xFF
#define PMIC_TOP_PSINT_DSN_ESP_SHIFT                      0
#define PMIC_TOP_PSINT_DSN_FPI_ADDR                       \
	MT6363_TOP_PSINT_DSN_FPI
#define PMIC_TOP_PSINT_DSN_FPI_MASK                       0xFF
#define PMIC_TOP_PSINT_DSN_FPI_SHIFT                      0
#define PMIC_TOP_PSINT_DSN_DXI_ADDR                       \
	MT6363_TOP_PSINT_DSN_DXI
#define PMIC_TOP_PSINT_DSN_DXI_MASK                       0xFF
#define PMIC_TOP_PSINT_DSN_DXI_SHIFT                      0
#define PMIC_HWCID0_ADDR                                  \
	MT6363_HWCID0
#define PMIC_HWCID0_MASK                                  0xFF
#define PMIC_HWCID0_SHIFT                                 0
#define PMIC_HWCID1_ADDR                                  \
	MT6363_HWCID1
#define PMIC_HWCID1_MASK                                  0xFF
#define PMIC_HWCID1_SHIFT                                 0
#define PMIC_SWCID0_ADDR                                  \
	MT6363_SWCID0
#define PMIC_SWCID0_MASK                                  0xFF
#define PMIC_SWCID0_SHIFT                                 0
#define PMIC_SWCID1_ADDR                                  \
	MT6363_SWCID1
#define PMIC_SWCID1_MASK                                  0xFF
#define PMIC_SWCID1_SHIFT                                 0
#define PMIC_STS_PWRKEY_ADDR                              \
	MT6363_PONSTS
#define PMIC_STS_PWRKEY_MASK                              0x1
#define PMIC_STS_PWRKEY_SHIFT                             0
#define PMIC_STS_RTCA_ADDR                                \
	MT6363_PONSTS
#define PMIC_STS_RTCA_MASK                                0x1
#define PMIC_STS_RTCA_SHIFT                               1
#define PMIC_STS_CHRIN_ADDR                               \
	MT6363_PONSTS
#define PMIC_STS_CHRIN_MASK                               0x1
#define PMIC_STS_CHRIN_SHIFT                              2
#define PMIC_STS_SPAR_ADDR                                \
	MT6363_PONSTS
#define PMIC_STS_SPAR_MASK                                0x1
#define PMIC_STS_SPAR_SHIFT                               3
#define PMIC_STS_RBOOT_ADDR                               \
	MT6363_PONSTS
#define PMIC_STS_RBOOT_MASK                               0x1
#define PMIC_STS_RBOOT_SHIFT                              4
#define PMIC_STS_RTC_INT_ADDR                             \
	MT6363_PONSTS
#define PMIC_STS_RTC_INT_MASK                             0x1
#define PMIC_STS_RTC_INT_SHIFT                            5
#define PMIC_STS_BWDT_ADDR                                \
	MT6363_POFFSTS0
#define PMIC_STS_BWDT_MASK                                0x1
#define PMIC_STS_BWDT_SHIFT                               0
#define PMIC_STS_DDLO_ADDR                                \
	MT6363_POFFSTS0
#define PMIC_STS_DDLO_MASK                                0x1
#define PMIC_STS_DDLO_SHIFT                               1
#define PMIC_STS_WDT_ADDR                                 \
	MT6363_POFFSTS0
#define PMIC_STS_WDT_MASK                                 0x1
#define PMIC_STS_WDT_SHIFT                                2
#define PMIC_STS_PUPSRC_ADDR                              \
	MT6363_POFFSTS0
#define PMIC_STS_PUPSRC_MASK                              0x1
#define PMIC_STS_PUPSRC_SHIFT                             3
#define PMIC_STS_KEYPWR_ADDR                              \
	MT6363_POFFSTS0
#define PMIC_STS_KEYPWR_MASK                              0x1
#define PMIC_STS_KEYPWR_SHIFT                             4
#define PMIC_STS_PKSP_ADDR                                \
	MT6363_POFFSTS0
#define PMIC_STS_PKSP_MASK                                0x1
#define PMIC_STS_PKSP_SHIFT                               5
#define PMIC_STS_OVLO_ADDR                                \
	MT6363_POFFSTS0
#define PMIC_STS_OVLO_MASK                                0x1
#define PMIC_STS_OVLO_SHIFT                               6
#define PMIC_STS_UVLO_VBB_ADDR                            \
	MT6363_POFFSTS0
#define PMIC_STS_UVLO_VBB_MASK                            0x1
#define PMIC_STS_UVLO_VBB_SHIFT                           7
#define PMIC_STS_UVLO_ADDR                                \
	MT6363_POFFSTS1
#define PMIC_STS_UVLO_MASK                                0x1
#define PMIC_STS_UVLO_SHIFT                               0
#define PMIC_STS_PGFAIL_ADDR                              \
	MT6363_POFFSTS1
#define PMIC_STS_PGFAIL_MASK                              0x1
#define PMIC_STS_PGFAIL_SHIFT                             1
#define PMIC_STS_PSOC_ADDR                                \
	MT6363_POFFSTS1
#define PMIC_STS_PSOC_MASK                                0x1
#define PMIC_STS_PSOC_SHIFT                               2
#define PMIC_STS_THRDN_ADDR                               \
	MT6363_POFFSTS1
#define PMIC_STS_THRDN_MASK                               0x1
#define PMIC_STS_THRDN_SHIFT                              3
#define PMIC_STS_WRST_ADDR                                \
	MT6363_POFFSTS1
#define PMIC_STS_WRST_MASK                                0x1
#define PMIC_STS_WRST_SHIFT                               4
#define PMIC_STS_CRST_ADDR                                \
	MT6363_POFFSTS1
#define PMIC_STS_CRST_MASK                                0x1
#define PMIC_STS_CRST_SHIFT                               5
#define PMIC_STS_PKEYLP_ADDR                              \
	MT6363_POFFSTS1
#define PMIC_STS_PKEYLP_MASK                              0x1
#define PMIC_STS_PKEYLP_SHIFT                             6
#define PMIC_STS_NORMOFF_ADDR                             \
	MT6363_POFFSTS1
#define PMIC_STS_NORMOFF_MASK                             0x1
#define PMIC_STS_NORMOFF_SHIFT                            7
#define PMIC_STS_PMICWDT_TMR2_ADDR                        \
	MT6363_POFFSTS2
#define PMIC_STS_PMICWDT_TMR2_MASK                        0x1
#define PMIC_STS_PMICWDT_TMR2_SHIFT                       2
#define PMIC_STS_PMICWDT_TMR1_ADDR                        \
	MT6363_POFFSTS2
#define PMIC_STS_PMICWDT_TMR1_MASK                        0x1
#define PMIC_STS_PMICWDT_TMR1_SHIFT                       3
#define PMIC_STS_THR_LOC_ADDR                             \
	MT6363_POFFSTS3
#define PMIC_STS_THR_LOC_MASK                             0xF
#define PMIC_STS_THR_LOC_SHIFT                            0
#define PMIC_STS_PDN_MODE0_ADDR                           \
	MT6363_POFFSTS4
#define PMIC_STS_PDN_MODE0_MASK                           0xFF
#define PMIC_STS_PDN_MODE0_SHIFT                          0
#define PMIC_STS_PDN_MODE1_ADDR                           \
	MT6363_POFFSTS5
#define PMIC_STS_PDN_MODE1_MASK                           0xFF
#define PMIC_STS_PDN_MODE1_SHIFT                          0
#define PMIC_STS_PDN_MODE2_ADDR                           \
	MT6363_POFFSTS6
#define PMIC_STS_PDN_MODE2_MASK                           0xF
#define PMIC_STS_PDN_MODE2_SHIFT                          0
#define PMIC_RG_POFFSTS_CLR_ADDR                          \
	MT6363_PSTSCTL
#define PMIC_RG_POFFSTS_CLR_MASK                          0x1
#define PMIC_RG_POFFSTS_CLR_SHIFT                         0
#define PMIC_RG_PONSTS_CLR_ADDR                           \
	MT6363_PSTSCTL
#define PMIC_RG_PONSTS_CLR_MASK                           0x1
#define PMIC_RG_PONSTS_CLR_SHIFT                          7
#define PMIC_PMU_THERMAL_DEB_ADDR                         \
	MT6363_THERMALSTATUS
#define PMIC_PMU_THERMAL_DEB_MASK                         0x1
#define PMIC_PMU_THERMAL_DEB_SHIFT                        6
#define PMIC_STRUP_THERMAL_STATUS_ADDR                    \
	MT6363_THERMALSTATUS
#define PMIC_STRUP_THERMAL_STATUS_MASK                    0x1
#define PMIC_STRUP_THERMAL_STATUS_SHIFT                   7
#define PMIC_RG_SRCLKEN_IN0_EN_ADDR                       \
	MT6363_TOP_CON
#define PMIC_RG_SRCLKEN_IN0_EN_MASK                       0x1
#define PMIC_RG_SRCLKEN_IN0_EN_SHIFT                      0
#define PMIC_RG_SRCLKEN_IN0_HW_MODE_ADDR                  \
	MT6363_TOP_CON
#define PMIC_RG_SRCLKEN_IN0_HW_MODE_MASK                  0x1
#define PMIC_RG_SRCLKEN_IN0_HW_MODE_SHIFT                 1
#define PMIC_RG_SRCLKEN_IN1_EN_ADDR                       \
	MT6363_TOP_CON
#define PMIC_RG_SRCLKEN_IN1_EN_MASK                       0x1
#define PMIC_RG_SRCLKEN_IN1_EN_SHIFT                      2
#define PMIC_RG_SRCLKEN_IN1_HW_MODE_ADDR                  \
	MT6363_TOP_CON
#define PMIC_RG_SRCLKEN_IN1_HW_MODE_MASK                  0x1
#define PMIC_RG_SRCLKEN_IN1_HW_MODE_SHIFT                 3
#define PMIC_RG_SRCLKEN_IN_SYNC_EN_ADDR                   \
	MT6363_TOP_CON
#define PMIC_RG_SRCLKEN_IN_SYNC_EN_MASK                   0x1
#define PMIC_RG_SRCLKEN_IN_SYNC_EN_SHIFT                  4
#define PMIC_RG_OSC_EN_AUTO_OFF_ADDR                      \
	MT6363_TOP_CON
#define PMIC_RG_OSC_EN_AUTO_OFF_MASK                      0x1
#define PMIC_RG_OSC_EN_AUTO_OFF_SHIFT                     5
#define PMIC_TEST_OUT0_ADDR                               \
	MT6363_TEST_OUT0
#define PMIC_TEST_OUT0_MASK                               0xFF
#define PMIC_TEST_OUT0_SHIFT                              0
#define PMIC_TEST_OUT1_ADDR                               \
	MT6363_TEST_OUT1
#define PMIC_TEST_OUT1_MASK                               0xF
#define PMIC_TEST_OUT1_SHIFT                              0
#define PMIC_RG_MON_GRP_SEL_ADDR                          \
	MT6363_TEST_CON0
#define PMIC_RG_MON_GRP_SEL_MASK                          0x1F
#define PMIC_RG_MON_GRP_SEL_SHIFT                         0
#define PMIC_RG_MON_FLAG_SEL_ADDR                         \
	MT6363_TEST_CON1
#define PMIC_RG_MON_FLAG_SEL_MASK                         0xFF
#define PMIC_RG_MON_FLAG_SEL_SHIFT                        0
#define PMIC_RG_NANDTREE_MODE_ADDR                        \
	MT6363_TEST_CON2
#define PMIC_RG_NANDTREE_MODE_MASK                        0x1
#define PMIC_RG_NANDTREE_MODE_SHIFT                       0
#define PMIC_RG_TEST_AUXADC_ADDR                          \
	MT6363_TEST_CON2
#define PMIC_RG_TEST_AUXADC_MASK                          0x1
#define PMIC_RG_TEST_AUXADC_SHIFT                         1
#define PMIC_RG_EFUSE_MODE_ADDR                           \
	MT6363_TEST_CON2
#define PMIC_RG_EFUSE_MODE_MASK                           0x1
#define PMIC_RG_EFUSE_MODE_SHIFT                          2
#define PMIC_RG_TEST_STRUP_ADDR                           \
	MT6363_TEST_CON2
#define PMIC_RG_TEST_STRUP_MASK                           0x1
#define PMIC_RG_TEST_STRUP_SHIFT                          3
#define PMIC_RG_MON_OUT_SEL_ADDR                          \
	MT6363_TEST_CON2
#define PMIC_RG_MON_OUT_SEL_MASK                          0xF
#define PMIC_RG_MON_OUT_SEL_SHIFT                         4
#define PMIC_RG_TEST_CON3_RSV_ADDR                        \
	MT6363_TEST_CON3
#define PMIC_RG_TEST_CON3_RSV_MASK                        0xFF
#define PMIC_RG_TEST_CON3_RSV_SHIFT                       0
#define PMIC_TESTMODE_SW_ADDR                             \
	MT6363_TESTMODE_SW
#define PMIC_TESTMODE_SW_MASK                             0x1
#define PMIC_TESTMODE_SW_SHIFT                            0
#define PMIC_PMU_TEST_MODE_SCAN_ADDR                      \
	MT6363_TOPSTATUS
#define PMIC_PMU_TEST_MODE_SCAN_MASK                      0x1
#define PMIC_PMU_TEST_MODE_SCAN_SHIFT                     0
#define PMIC_PWRKEY_DEB_ADDR                              \
	MT6363_TOPSTATUS
#define PMIC_PWRKEY_DEB_MASK                              0x1
#define PMIC_PWRKEY_DEB_SHIFT                             1
#define PMIC_CHRDET_DEB_ADDR                              \
	MT6363_TOPSTATUS
#define PMIC_CHRDET_DEB_MASK                              0x1
#define PMIC_CHRDET_DEB_SHIFT                             2
#define PMIC_HOMEKEY_DEB_ADDR                             \
	MT6363_TOPSTATUS
#define PMIC_HOMEKEY_DEB_MASK                             0x1
#define PMIC_HOMEKEY_DEB_SHIFT                            3
#define PMIC_HOMEKEY2_DEB_ADDR                            \
	MT6363_TOPSTATUS
#define PMIC_HOMEKEY2_DEB_MASK                            0x1
#define PMIC_HOMEKEY2_DEB_SHIFT                           4
#define PMIC_STS_SPMI_SEQ_OFF_ADDR                        \
	MT6363_TOPSTATUS
#define PMIC_STS_SPMI_SEQ_OFF_MASK                        0x1
#define PMIC_STS_SPMI_SEQ_OFF_SHIFT                       6
#define PMIC_RG_PMU_TDSEL_ADDR                            \
	MT6363_TDSEL_CON
#define PMIC_RG_PMU_TDSEL_MASK                            0x1
#define PMIC_RG_PMU_TDSEL_SHIFT                           0
#define PMIC_RG_SPMI_TDSEL_ADDR                           \
	MT6363_TDSEL_CON
#define PMIC_RG_SPMI_TDSEL_MASK                           0x1
#define PMIC_RG_SPMI_TDSEL_SHIFT                          1
#define PMIC_RG_GPIO_TDSEL_ADDR                           \
	MT6363_TDSEL_CON
#define PMIC_RG_GPIO_TDSEL_MASK                           0x1
#define PMIC_RG_GPIO_TDSEL_SHIFT                          2
#define PMIC_RG_E32CAL_TDSEL_ADDR                         \
	MT6363_TDSEL_CON
#define PMIC_RG_E32CAL_TDSEL_MASK                         0x1
#define PMIC_RG_E32CAL_TDSEL_SHIFT                        3
#define PMIC_RG_PMU_RDSEL_ADDR                            \
	MT6363_RDSEL_CON
#define PMIC_RG_PMU_RDSEL_MASK                            0x1
#define PMIC_RG_PMU_RDSEL_SHIFT                           0
#define PMIC_RG_SPMI_RDSEL_ADDR                           \
	MT6363_RDSEL_CON
#define PMIC_RG_SPMI_RDSEL_MASK                           0x1
#define PMIC_RG_SPMI_RDSEL_SHIFT                          1
#define PMIC_RG_GPIO_RDSEL_ADDR                           \
	MT6363_RDSEL_CON
#define PMIC_RG_GPIO_RDSEL_MASK                           0x1
#define PMIC_RG_GPIO_RDSEL_SHIFT                          2
#define PMIC_RG_E32CAL_RDSEL_ADDR                         \
	MT6363_RDSEL_CON
#define PMIC_RG_E32CAL_RDSEL_MASK                         0x1
#define PMIC_RG_E32CAL_RDSEL_SHIFT                        3
#define PMIC_RG_SMT_WDTRSTB_IN_ADDR                       \
	MT6363_SMT_CON0
#define PMIC_RG_SMT_WDTRSTB_IN_MASK                       0x1
#define PMIC_RG_SMT_WDTRSTB_IN_SHIFT                      0
#define PMIC_RG_SMT_SRCLKEN_IN0_ADDR                      \
	MT6363_SMT_CON1
#define PMIC_RG_SMT_SRCLKEN_IN0_MASK                      0x1
#define PMIC_RG_SMT_SRCLKEN_IN0_SHIFT                     0
#define PMIC_RG_SMT_SRCLKEN_IN1_ADDR                      \
	MT6363_SMT_CON1
#define PMIC_RG_SMT_SRCLKEN_IN1_MASK                      0x1
#define PMIC_RG_SMT_SRCLKEN_IN1_SHIFT                     1
#define PMIC_RG_SMT_RTC_32KIN_ADDR                        \
	MT6363_SMT_CON1
#define PMIC_RG_SMT_RTC_32KIN_MASK                        0x1
#define PMIC_RG_SMT_RTC_32KIN_SHIFT                       2
#define PMIC_RG_SMT_EINT_ADDR                             \
	MT6363_SMT_CON1
#define PMIC_RG_SMT_EINT_MASK                             0x1
#define PMIC_RG_SMT_EINT_SHIFT                            3
#define PMIC_RG_SMT_SPMI_M_SCL_ADDR                       \
	MT6363_SMT_CON1
#define PMIC_RG_SMT_SPMI_M_SCL_MASK                       0x1
#define PMIC_RG_SMT_SPMI_M_SCL_SHIFT                      4
#define PMIC_RG_SMT_SPMI_M_SDA_ADDR                       \
	MT6363_SMT_CON1
#define PMIC_RG_SMT_SPMI_M_SDA_MASK                       0x1
#define PMIC_RG_SMT_SPMI_M_SDA_SHIFT                      5
#define PMIC_RG_SMT_SCP_VREQ_VAO_ADDR                     \
	MT6363_SMT_CON1
#define PMIC_RG_SMT_SCP_VREQ_VAO_MASK                     0x1
#define PMIC_RG_SMT_SCP_VREQ_VAO_SHIFT                    6
#define PMIC_RG_SMT_GPIO1_ADDR                            \
	MT6363_SMT_CON1
#define PMIC_RG_SMT_GPIO1_MASK                            0x1
#define PMIC_RG_SMT_GPIO1_SHIFT                           7
#define PMIC_RG_SMT_GPIO2_ADDR                            \
	MT6363_SMT_CON2
#define PMIC_RG_SMT_GPIO2_MASK                            0x1
#define PMIC_RG_SMT_GPIO2_SHIFT                           0
#define PMIC_RG_SMT_GPIO3_ADDR                            \
	MT6363_SMT_CON2
#define PMIC_RG_SMT_GPIO3_MASK                            0x1
#define PMIC_RG_SMT_GPIO3_SHIFT                           1
#define PMIC_RG_SMT_GPIO4_ADDR                            \
	MT6363_SMT_CON2
#define PMIC_RG_SMT_GPIO4_MASK                            0x1
#define PMIC_RG_SMT_GPIO4_SHIFT                           2
#define PMIC_RG_SMT_GPIO5_ADDR                            \
	MT6363_SMT_CON2
#define PMIC_RG_SMT_GPIO5_MASK                            0x1
#define PMIC_RG_SMT_GPIO5_SHIFT                           3
#define PMIC_RG_SMT_GPIO6_ADDR                            \
	MT6363_SMT_CON2
#define PMIC_RG_SMT_GPIO6_MASK                            0x1
#define PMIC_RG_SMT_GPIO6_SHIFT                           4
#define PMIC_RG_SMT_GPIO7_ADDR                            \
	MT6363_SMT_CON2
#define PMIC_RG_SMT_GPIO7_MASK                            0x1
#define PMIC_RG_SMT_GPIO7_SHIFT                           5
#define PMIC_RG_SMT_GPIO8_ADDR                            \
	MT6363_SMT_CON2
#define PMIC_RG_SMT_GPIO8_MASK                            0x1
#define PMIC_RG_SMT_GPIO8_SHIFT                           6
#define PMIC_RG_SMT_GPIO9_ADDR                            \
	MT6363_SMT_CON2
#define PMIC_RG_SMT_GPIO9_MASK                            0x1
#define PMIC_RG_SMT_GPIO9_SHIFT                           7
#define PMIC_RG_TOP_RSV0_ADDR                             \
	MT6363_TOP_RSV0
#define PMIC_RG_TOP_RSV0_MASK                             0x1
#define PMIC_RG_TOP_RSV0_SHIFT                            0
#define PMIC_RG_TOP_RSV1_ADDR                             \
	MT6363_TOP_RSV1
#define PMIC_RG_TOP_RSV1_MASK                             0x1
#define PMIC_RG_TOP_RSV1_SHIFT                            0
#define PMIC_RG_OCTL_SRCLKEN_IN0_ADDR                     \
	MT6363_DRV_CON0
#define PMIC_RG_OCTL_SRCLKEN_IN0_MASK                     0xF
#define PMIC_RG_OCTL_SRCLKEN_IN0_SHIFT                    0
#define PMIC_RG_OCTL_SRCLKEN_IN1_ADDR                     \
	MT6363_DRV_CON0
#define PMIC_RG_OCTL_SRCLKEN_IN1_MASK                     0xF
#define PMIC_RG_OCTL_SRCLKEN_IN1_SHIFT                    4
#define PMIC_RG_OCTL_RTC_32KIN_ADDR                       \
	MT6363_DRV_CON1
#define PMIC_RG_OCTL_RTC_32KIN_MASK                       0xF
#define PMIC_RG_OCTL_RTC_32KIN_SHIFT                      0
#define PMIC_RG_OCTL_EINT_ADDR                            \
	MT6363_DRV_CON1
#define PMIC_RG_OCTL_EINT_MASK                            0xF
#define PMIC_RG_OCTL_EINT_SHIFT                           4
#define PMIC_RG_OCTL_SCP_VREQ_VAO_ADDR                    \
	MT6363_DRV_CON2
#define PMIC_RG_OCTL_SCP_VREQ_VAO_MASK                    0xF
#define PMIC_RG_OCTL_SCP_VREQ_VAO_SHIFT                   0
#define PMIC_RG_OCTL_GPIO1_ADDR                           \
	MT6363_DRV_CON2
#define PMIC_RG_OCTL_GPIO1_MASK                           0xF
#define PMIC_RG_OCTL_GPIO1_SHIFT                          4
#define PMIC_RG_OCTL_GPIO2_ADDR                           \
	MT6363_DRV_CON3
#define PMIC_RG_OCTL_GPIO2_MASK                           0xF
#define PMIC_RG_OCTL_GPIO2_SHIFT                          0
#define PMIC_RG_OCTL_GPIO3_ADDR                           \
	MT6363_DRV_CON3
#define PMIC_RG_OCTL_GPIO3_MASK                           0xF
#define PMIC_RG_OCTL_GPIO3_SHIFT                          4
#define PMIC_RG_OCTL_GPIO4_ADDR                           \
	MT6363_DRV_CON4
#define PMIC_RG_OCTL_GPIO4_MASK                           0xF
#define PMIC_RG_OCTL_GPIO4_SHIFT                          0
#define PMIC_RG_OCTL_GPIO5_ADDR                           \
	MT6363_DRV_CON4
#define PMIC_RG_OCTL_GPIO5_MASK                           0xF
#define PMIC_RG_OCTL_GPIO5_SHIFT                          4
#define PMIC_RG_OCTL_GPIO6_ADDR                           \
	MT6363_DRV_CON5
#define PMIC_RG_OCTL_GPIO6_MASK                           0xF
#define PMIC_RG_OCTL_GPIO6_SHIFT                          0
#define PMIC_RG_OCTL_GPIO7_ADDR                           \
	MT6363_DRV_CON5
#define PMIC_RG_OCTL_GPIO7_MASK                           0xF
#define PMIC_RG_OCTL_GPIO7_SHIFT                          4
#define PMIC_RG_OCTL_GPIO8_ADDR                           \
	MT6363_DRV_CON6
#define PMIC_RG_OCTL_GPIO8_MASK                           0xF
#define PMIC_RG_OCTL_GPIO8_SHIFT                          0
#define PMIC_RG_OCTL_GPIO9_ADDR                           \
	MT6363_DRV_CON6
#define PMIC_RG_OCTL_GPIO9_MASK                           0xF
#define PMIC_RG_OCTL_GPIO9_SHIFT                          4
#define PMIC_RG_WDTRSTB_IN_FILTER_EN_ADDR                 \
	MT6363_FILTER_CON0
#define PMIC_RG_WDTRSTB_IN_FILTER_EN_MASK                 0x1
#define PMIC_RG_WDTRSTB_IN_FILTER_EN_SHIFT                0
#define PMIC_RG_SRCLKEN_IN0_FILTER_EN_ADDR                \
	MT6363_FILTER_CON1
#define PMIC_RG_SRCLKEN_IN0_FILTER_EN_MASK                0x1
#define PMIC_RG_SRCLKEN_IN0_FILTER_EN_SHIFT               0
#define PMIC_RG_SRCLKEN_IN1_FILTER_EN_ADDR                \
	MT6363_FILTER_CON1
#define PMIC_RG_SRCLKEN_IN1_FILTER_EN_MASK                0x1
#define PMIC_RG_SRCLKEN_IN1_FILTER_EN_SHIFT               1
#define PMIC_RG_RTC_32KIN_FILTER_EN_ADDR                  \
	MT6363_FILTER_CON1
#define PMIC_RG_RTC_32KIN_FILTER_EN_MASK                  0x1
#define PMIC_RG_RTC_32KIN_FILTER_EN_SHIFT                 2
#define PMIC_RG_EINT_FILTER_EN_ADDR                       \
	MT6363_FILTER_CON1
#define PMIC_RG_EINT_FILTER_EN_MASK                       0x1
#define PMIC_RG_EINT_FILTER_EN_SHIFT                      3
#define PMIC_RG_SPMI_M_SCL_FILTER_EN_ADDR                 \
	MT6363_FILTER_CON1
#define PMIC_RG_SPMI_M_SCL_FILTER_EN_MASK                 0x1
#define PMIC_RG_SPMI_M_SCL_FILTER_EN_SHIFT                4
#define PMIC_RG_SPMI_M_SDA_FILTER_EN_ADDR                 \
	MT6363_FILTER_CON1
#define PMIC_RG_SPMI_M_SDA_FILTER_EN_MASK                 0x1
#define PMIC_RG_SPMI_M_SDA_FILTER_EN_SHIFT                5
#define PMIC_RG_SCP_VREQ_VAO_FILTER_EN_ADDR               \
	MT6363_FILTER_CON1
#define PMIC_RG_SCP_VREQ_VAO_FILTER_EN_MASK               0x1
#define PMIC_RG_SCP_VREQ_VAO_FILTER_EN_SHIFT              6
#define PMIC_RG_GPIO1_FILTER_EN_ADDR                      \
	MT6363_FILTER_CON1
#define PMIC_RG_GPIO1_FILTER_EN_MASK                      0x1
#define PMIC_RG_GPIO1_FILTER_EN_SHIFT                     7
#define PMIC_RG_GPIO2_FILTER_EN_ADDR                      \
	MT6363_FILTER_CON2
#define PMIC_RG_GPIO2_FILTER_EN_MASK                      0x1
#define PMIC_RG_GPIO2_FILTER_EN_SHIFT                     0
#define PMIC_RG_GPIO3_FILTER_EN_ADDR                      \
	MT6363_FILTER_CON2
#define PMIC_RG_GPIO3_FILTER_EN_MASK                      0x1
#define PMIC_RG_GPIO3_FILTER_EN_SHIFT                     1
#define PMIC_RG_GPIO4_FILTER_EN_ADDR                      \
	MT6363_FILTER_CON2
#define PMIC_RG_GPIO4_FILTER_EN_MASK                      0x1
#define PMIC_RG_GPIO4_FILTER_EN_SHIFT                     2
#define PMIC_RG_GPIO5_FILTER_EN_ADDR                      \
	MT6363_FILTER_CON2
#define PMIC_RG_GPIO5_FILTER_EN_MASK                      0x1
#define PMIC_RG_GPIO5_FILTER_EN_SHIFT                     3
#define PMIC_RG_GPIO6_FILTER_EN_ADDR                      \
	MT6363_FILTER_CON2
#define PMIC_RG_GPIO6_FILTER_EN_MASK                      0x1
#define PMIC_RG_GPIO6_FILTER_EN_SHIFT                     4
#define PMIC_RG_GPIO7_FILTER_EN_ADDR                      \
	MT6363_FILTER_CON2
#define PMIC_RG_GPIO7_FILTER_EN_MASK                      0x1
#define PMIC_RG_GPIO7_FILTER_EN_SHIFT                     5
#define PMIC_RG_GPIO8_FILTER_EN_ADDR                      \
	MT6363_FILTER_CON2
#define PMIC_RG_GPIO8_FILTER_EN_MASK                      0x1
#define PMIC_RG_GPIO8_FILTER_EN_SHIFT                     6
#define PMIC_RG_GPIO9_FILTER_EN_ADDR                      \
	MT6363_FILTER_CON2
#define PMIC_RG_GPIO9_FILTER_EN_MASK                      0x1
#define PMIC_RG_GPIO9_FILTER_EN_SHIFT                     7
#define PMIC_RG_WDTRSTB_IN_RCSEL_ADDR                     \
	MT6363_RCSEL_CON0
#define PMIC_RG_WDTRSTB_IN_RCSEL_MASK                     0x1
#define PMIC_RG_WDTRSTB_IN_RCSEL_SHIFT                    0
#define PMIC_RG_SRCLKEN_IN0_RCSEL_ADDR                    \
	MT6363_RCSEL_CON1
#define PMIC_RG_SRCLKEN_IN0_RCSEL_MASK                    0x1
#define PMIC_RG_SRCLKEN_IN0_RCSEL_SHIFT                   0
#define PMIC_RG_SRCLKEN_IN1_RCSEL_ADDR                    \
	MT6363_RCSEL_CON1
#define PMIC_RG_SRCLKEN_IN1_RCSEL_MASK                    0x1
#define PMIC_RG_SRCLKEN_IN1_RCSEL_SHIFT                   1
#define PMIC_RG_RTC_32KIN_RCSEL_ADDR                      \
	MT6363_RCSEL_CON1
#define PMIC_RG_RTC_32KIN_RCSEL_MASK                      0x1
#define PMIC_RG_RTC_32KIN_RCSEL_SHIFT                     2
#define PMIC_RG_EINT_RCSEL_ADDR                           \
	MT6363_RCSEL_CON1
#define PMIC_RG_EINT_RCSEL_MASK                           0x1
#define PMIC_RG_EINT_RCSEL_SHIFT                          3
#define PMIC_RG_SPMI_M_SCL_RCSEL_ADDR                     \
	MT6363_RCSEL_CON1
#define PMIC_RG_SPMI_M_SCL_RCSEL_MASK                     0x1
#define PMIC_RG_SPMI_M_SCL_RCSEL_SHIFT                    4
#define PMIC_RG_SPMI_M_SDA_RCSEL_ADDR                     \
	MT6363_RCSEL_CON1
#define PMIC_RG_SPMI_M_SDA_RCSEL_MASK                     0x1
#define PMIC_RG_SPMI_M_SDA_RCSEL_SHIFT                    5
#define PMIC_RG_SCP_VREQ_VAO_RCSEL_ADDR                   \
	MT6363_RCSEL_CON1
#define PMIC_RG_SCP_VREQ_VAO_RCSEL_MASK                   0x1
#define PMIC_RG_SCP_VREQ_VAO_RCSEL_SHIFT                  6
#define PMIC_RG_GPIO1_RCSEL_ADDR                          \
	MT6363_RCSEL_CON1
#define PMIC_RG_GPIO1_RCSEL_MASK                          0x1
#define PMIC_RG_GPIO1_RCSEL_SHIFT                         7
#define PMIC_RG_GPIO2_RCSEL_ADDR                          \
	MT6363_RCSEL_CON2
#define PMIC_RG_GPIO2_RCSEL_MASK                          0x1
#define PMIC_RG_GPIO2_RCSEL_SHIFT                         0
#define PMIC_RG_GPIO3_RCSEL_ADDR                          \
	MT6363_RCSEL_CON2
#define PMIC_RG_GPIO3_RCSEL_MASK                          0x1
#define PMIC_RG_GPIO3_RCSEL_SHIFT                         1
#define PMIC_RG_GPIO4_RCSEL_ADDR                          \
	MT6363_RCSEL_CON2
#define PMIC_RG_GPIO4_RCSEL_MASK                          0x1
#define PMIC_RG_GPIO4_RCSEL_SHIFT                         2
#define PMIC_RG_GPIO5_RCSEL_ADDR                          \
	MT6363_RCSEL_CON2
#define PMIC_RG_GPIO5_RCSEL_MASK                          0x1
#define PMIC_RG_GPIO5_RCSEL_SHIFT                         3
#define PMIC_RG_GPIO6_RCSEL_ADDR                          \
	MT6363_RCSEL_CON2
#define PMIC_RG_GPIO6_RCSEL_MASK                          0x1
#define PMIC_RG_GPIO6_RCSEL_SHIFT                         4
#define PMIC_RG_GPIO7_RCSEL_ADDR                          \
	MT6363_RCSEL_CON2
#define PMIC_RG_GPIO7_RCSEL_MASK                          0x1
#define PMIC_RG_GPIO7_RCSEL_SHIFT                         5
#define PMIC_RG_GPIO8_RCSEL_ADDR                          \
	MT6363_RCSEL_CON2
#define PMIC_RG_GPIO8_RCSEL_MASK                          0x1
#define PMIC_RG_GPIO8_RCSEL_SHIFT                         6
#define PMIC_RG_GPIO9_RCSEL_ADDR                          \
	MT6363_RCSEL_CON2
#define PMIC_RG_GPIO9_RCSEL_MASK                          0x1
#define PMIC_RG_GPIO9_RCSEL_SHIFT                         7
#define PMIC_TOP_STATUS_ADDR                              \
	MT6363_TOP_STATUS
#define PMIC_TOP_STATUS_MASK                              0xF
#define PMIC_TOP_STATUS_SHIFT                             0
#define PMIC_TOP_STATUS_SET_ADDR                          \
	MT6363_TOP_STATUS_SET
#define PMIC_TOP_STATUS_SET_MASK                          0x3
#define PMIC_TOP_STATUS_SET_SHIFT                         0
#define PMIC_TOP_STATUS_CLR_ADDR                          \
	MT6363_TOP_STATUS_CLR
#define PMIC_TOP_STATUS_CLR_MASK                          0x3
#define PMIC_TOP_STATUS_CLR_SHIFT                         0
#define PMIC_VM_MODE_ADDR                                 \
	MT6363_TOP_TRAP
#define PMIC_VM_MODE_MASK                                 0x3
#define PMIC_VM_MODE_SHIFT                                0
#define PMIC_RG_INT_EN_RCS0_ADDR                          \
	MT6363_MISC_TOP_INT_CON0
#define PMIC_RG_INT_EN_RCS0_MASK                          0x1
#define PMIC_RG_INT_EN_RCS0_SHIFT                         0
#define PMIC_RG_INT_EN_SPMI_CMD_ALERT_ADDR                \
	MT6363_MISC_TOP_INT_CON0
#define PMIC_RG_INT_EN_SPMI_CMD_ALERT_MASK                0x1
#define PMIC_RG_INT_EN_SPMI_CMD_ALERT_SHIFT               1
#define PMIC_RG_INT_EN_BM_PROTREG_ADDR                    \
	MT6363_MISC_TOP_INT_CON0
#define PMIC_RG_INT_EN_BM_PROTREG_MASK                    0x1
#define PMIC_RG_INT_EN_BM_PROTREG_SHIFT                   6
#define PMIC_RG_INT_EN_VRC_PROTREG_ADDR                   \
	MT6363_MISC_TOP_INT_CON0
#define PMIC_RG_INT_EN_VRC_PROTREG_MASK                   0x1
#define PMIC_RG_INT_EN_VRC_PROTREG_SHIFT                  7
#define PMIC_MISC_TOP_INT_CON0_SET_ADDR                   \
	MT6363_MISC_TOP_INT_CON0_SET
#define PMIC_MISC_TOP_INT_CON0_SET_MASK                   0xFF
#define PMIC_MISC_TOP_INT_CON0_SET_SHIFT                  0
#define PMIC_MISC_TOP_INT_CON0_CLR_ADDR                   \
	MT6363_MISC_TOP_INT_CON0_CLR
#define PMIC_MISC_TOP_INT_CON0_CLR_MASK                   0xFF
#define PMIC_MISC_TOP_INT_CON0_CLR_SHIFT                  0
#define PMIC_RG_INT_EN_BUCK_PROTREG_ADDR                  \
	MT6363_MISC_TOP_INT_CON1
#define PMIC_RG_INT_EN_BUCK_PROTREG_MASK                  0x1
#define PMIC_RG_INT_EN_BUCK_PROTREG_SHIFT                 0
#define PMIC_RG_INT_EN_LDO_PROTREG_ADDR                   \
	MT6363_MISC_TOP_INT_CON1
#define PMIC_RG_INT_EN_LDO_PROTREG_MASK                   0x1
#define PMIC_RG_INT_EN_LDO_PROTREG_SHIFT                  1
#define PMIC_RG_INT_EN_PSC_PROTREG_ADDR                   \
	MT6363_MISC_TOP_INT_CON1
#define PMIC_RG_INT_EN_PSC_PROTREG_MASK                   0x1
#define PMIC_RG_INT_EN_PSC_PROTREG_SHIFT                  2
#define PMIC_RG_INT_EN_PLT_PROTREG_ADDR                   \
	MT6363_MISC_TOP_INT_CON1
#define PMIC_RG_INT_EN_PLT_PROTREG_MASK                   0x1
#define PMIC_RG_INT_EN_PLT_PROTREG_SHIFT                  3
#define PMIC_RG_INT_EN_HK_PROTREG_ADDR                    \
	MT6363_MISC_TOP_INT_CON1
#define PMIC_RG_INT_EN_HK_PROTREG_MASK                    0x1
#define PMIC_RG_INT_EN_HK_PROTREG_SHIFT                   4
#define PMIC_RG_INT_EN_SCK_PROTREG_ADDR                   \
	MT6363_MISC_TOP_INT_CON1
#define PMIC_RG_INT_EN_SCK_PROTREG_MASK                   0x1
#define PMIC_RG_INT_EN_SCK_PROTREG_SHIFT                  5
#define PMIC_RG_INT_EN_XPP_PROTREG_ADDR                   \
	MT6363_MISC_TOP_INT_CON1
#define PMIC_RG_INT_EN_XPP_PROTREG_MASK                   0x1
#define PMIC_RG_INT_EN_XPP_PROTREG_SHIFT                  6
#define PMIC_RG_INT_EN_TOP_PROTREG_ADDR                   \
	MT6363_MISC_TOP_INT_CON1
#define PMIC_RG_INT_EN_TOP_PROTREG_MASK                   0x1
#define PMIC_RG_INT_EN_TOP_PROTREG_SHIFT                  7
#define PMIC_MISC_TOP_INT_CON1_SET_ADDR                   \
	MT6363_MISC_TOP_INT_CON1_SET
#define PMIC_MISC_TOP_INT_CON1_SET_MASK                   0xFF
#define PMIC_MISC_TOP_INT_CON1_SET_SHIFT                  0
#define PMIC_MISC_TOP_INT_CON1_CLR_ADDR                   \
	MT6363_MISC_TOP_INT_CON1_CLR
#define PMIC_MISC_TOP_INT_CON1_CLR_MASK                   0xFF
#define PMIC_MISC_TOP_INT_CON1_CLR_SHIFT                  0
#define PMIC_RG_INT_MASK_RCS0_ADDR                        \
	MT6363_MISC_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_RCS0_MASK                        0x1
#define PMIC_RG_INT_MASK_RCS0_SHIFT                       0
#define PMIC_RG_INT_MASK_SPMI_CMD_ALERT_ADDR              \
	MT6363_MISC_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_SPMI_CMD_ALERT_MASK              0x1
#define PMIC_RG_INT_MASK_SPMI_CMD_ALERT_SHIFT             1
#define PMIC_RG_INT_MASK_BM_PROTREG_ADDR                  \
	MT6363_MISC_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_BM_PROTREG_MASK                  0x1
#define PMIC_RG_INT_MASK_BM_PROTREG_SHIFT                 6
#define PMIC_RG_INT_MASK_VRC_PROTREG_ADDR                 \
	MT6363_MISC_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_VRC_PROTREG_MASK                 0x1
#define PMIC_RG_INT_MASK_VRC_PROTREG_SHIFT                7
#define PMIC_MISC_TOP_INT_MASK_CON0_SET_ADDR              \
	MT6363_MISC_TOP_INT_MASK_CON0_SET
#define PMIC_MISC_TOP_INT_MASK_CON0_SET_MASK              0xFF
#define PMIC_MISC_TOP_INT_MASK_CON0_SET_SHIFT             0
#define PMIC_MISC_TOP_INT_MASK_CON0_CLR_ADDR              \
	MT6363_MISC_TOP_INT_MASK_CON0_CLR
#define PMIC_MISC_TOP_INT_MASK_CON0_CLR_MASK              0xFF
#define PMIC_MISC_TOP_INT_MASK_CON0_CLR_SHIFT             0
#define PMIC_RG_INT_MASK_BUCK_PROTREG_ADDR                \
	MT6363_MISC_TOP_INT_MASK_CON1
#define PMIC_RG_INT_MASK_BUCK_PROTREG_MASK                0x1
#define PMIC_RG_INT_MASK_BUCK_PROTREG_SHIFT               0
#define PMIC_RG_INT_MASK_LDO_PROTREG_ADDR                 \
	MT6363_MISC_TOP_INT_MASK_CON1
#define PMIC_RG_INT_MASK_LDO_PROTREG_MASK                 0x1
#define PMIC_RG_INT_MASK_LDO_PROTREG_SHIFT                1
#define PMIC_RG_INT_MASK_PSC_PROTREG_ADDR                 \
	MT6363_MISC_TOP_INT_MASK_CON1
#define PMIC_RG_INT_MASK_PSC_PROTREG_MASK                 0x1
#define PMIC_RG_INT_MASK_PSC_PROTREG_SHIFT                2
#define PMIC_RG_INT_MASK_PLT_PROTREG_ADDR                 \
	MT6363_MISC_TOP_INT_MASK_CON1
#define PMIC_RG_INT_MASK_PLT_PROTREG_MASK                 0x1
#define PMIC_RG_INT_MASK_PLT_PROTREG_SHIFT                3
#define PMIC_RG_INT_MASK_HK_PROTREG_ADDR                  \
	MT6363_MISC_TOP_INT_MASK_CON1
#define PMIC_RG_INT_MASK_HK_PROTREG_MASK                  0x1
#define PMIC_RG_INT_MASK_HK_PROTREG_SHIFT                 4
#define PMIC_RG_INT_MASK_SCK_PROTREG_ADDR                 \
	MT6363_MISC_TOP_INT_MASK_CON1
#define PMIC_RG_INT_MASK_SCK_PROTREG_MASK                 0x1
#define PMIC_RG_INT_MASK_SCK_PROTREG_SHIFT                5
#define PMIC_RG_INT_MASK_XPP_PROTREG_ADDR                 \
	MT6363_MISC_TOP_INT_MASK_CON1
#define PMIC_RG_INT_MASK_XPP_PROTREG_MASK                 0x1
#define PMIC_RG_INT_MASK_XPP_PROTREG_SHIFT                6
#define PMIC_RG_INT_MASK_TOP_PROTREG_ADDR                 \
	MT6363_MISC_TOP_INT_MASK_CON1
#define PMIC_RG_INT_MASK_TOP_PROTREG_MASK                 0x1
#define PMIC_RG_INT_MASK_TOP_PROTREG_SHIFT                7
#define PMIC_MISC_TOP_INT_MASK_CON1_SET_ADDR              \
	MT6363_MISC_TOP_INT_MASK_CON1_SET
#define PMIC_MISC_TOP_INT_MASK_CON1_SET_MASK              0xFF
#define PMIC_MISC_TOP_INT_MASK_CON1_SET_SHIFT             0
#define PMIC_MISC_TOP_INT_MASK_CON1_CLR_ADDR              \
	MT6363_MISC_TOP_INT_MASK_CON1_CLR
#define PMIC_MISC_TOP_INT_MASK_CON1_CLR_MASK              0xFF
#define PMIC_MISC_TOP_INT_MASK_CON1_CLR_SHIFT             0
#define PMIC_RG_INT_STATUS_RCS0_ADDR                      \
	MT6363_MISC_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_RCS0_MASK                      0x1
#define PMIC_RG_INT_STATUS_RCS0_SHIFT                     0
#define PMIC_RG_INT_STATUS_SPMI_CMD_ALERT_ADDR            \
	MT6363_MISC_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_SPMI_CMD_ALERT_MASK            0x1
#define PMIC_RG_INT_STATUS_SPMI_CMD_ALERT_SHIFT           1
#define PMIC_RG_INT_STATUS_BM_PROTREG_ADDR                \
	MT6363_MISC_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_BM_PROTREG_MASK                0x1
#define PMIC_RG_INT_STATUS_BM_PROTREG_SHIFT               6
#define PMIC_RG_INT_STATUS_VRC_PROTREG_ADDR               \
	MT6363_MISC_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_VRC_PROTREG_MASK               0x1
#define PMIC_RG_INT_STATUS_VRC_PROTREG_SHIFT              7
#define PMIC_RG_INT_STATUS_BUCK_PROTREG_ADDR              \
	MT6363_MISC_TOP_INT_STATUS1
#define PMIC_RG_INT_STATUS_BUCK_PROTREG_MASK              0x1
#define PMIC_RG_INT_STATUS_BUCK_PROTREG_SHIFT             0
#define PMIC_RG_INT_STATUS_LDO_PROTREG_ADDR               \
	MT6363_MISC_TOP_INT_STATUS1
#define PMIC_RG_INT_STATUS_LDO_PROTREG_MASK               0x1
#define PMIC_RG_INT_STATUS_LDO_PROTREG_SHIFT              1
#define PMIC_RG_INT_STATUS_PSC_PROTREG_ADDR               \
	MT6363_MISC_TOP_INT_STATUS1
#define PMIC_RG_INT_STATUS_PSC_PROTREG_MASK               0x1
#define PMIC_RG_INT_STATUS_PSC_PROTREG_SHIFT              2
#define PMIC_RG_INT_STATUS_PLT_PROTREG_ADDR               \
	MT6363_MISC_TOP_INT_STATUS1
#define PMIC_RG_INT_STATUS_PLT_PROTREG_MASK               0x1
#define PMIC_RG_INT_STATUS_PLT_PROTREG_SHIFT              3
#define PMIC_RG_INT_STATUS_HK_PROTREG_ADDR                \
	MT6363_MISC_TOP_INT_STATUS1
#define PMIC_RG_INT_STATUS_HK_PROTREG_MASK                0x1
#define PMIC_RG_INT_STATUS_HK_PROTREG_SHIFT               4
#define PMIC_RG_INT_STATUS_SCK_PROTREG_ADDR               \
	MT6363_MISC_TOP_INT_STATUS1
#define PMIC_RG_INT_STATUS_SCK_PROTREG_MASK               0x1
#define PMIC_RG_INT_STATUS_SCK_PROTREG_SHIFT              5
#define PMIC_RG_INT_STATUS_XPP_PROTREG_ADDR               \
	MT6363_MISC_TOP_INT_STATUS1
#define PMIC_RG_INT_STATUS_XPP_PROTREG_MASK               0x1
#define PMIC_RG_INT_STATUS_XPP_PROTREG_SHIFT              6
#define PMIC_RG_INT_STATUS_TOP_PROTREG_ADDR               \
	MT6363_MISC_TOP_INT_STATUS1
#define PMIC_RG_INT_STATUS_TOP_PROTREG_MASK               0x1
#define PMIC_RG_INT_STATUS_TOP_PROTREG_SHIFT              7
#define PMIC_RG_INT_RAW_STATUS_BM_PROTREG_ADDR            \
	MT6363_MISC_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_BM_PROTREG_MASK            0x1
#define PMIC_RG_INT_RAW_STATUS_BM_PROTREG_SHIFT           6
#define PMIC_RG_INT_RAW_STATUS_VRC_PROTREG_ADDR           \
	MT6363_MISC_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_VRC_PROTREG_MASK           0x1
#define PMIC_RG_INT_RAW_STATUS_VRC_PROTREG_SHIFT          7
#define PMIC_RG_INT_RAW_STATUS_BUCK_PROTREG_ADDR          \
	MT6363_MISC_TOP_INT_RAW_STATUS1
#define PMIC_RG_INT_RAW_STATUS_BUCK_PROTREG_MASK          0x1
#define PMIC_RG_INT_RAW_STATUS_BUCK_PROTREG_SHIFT         0
#define PMIC_RG_INT_RAW_STATUS_LDO_PROTREG_ADDR           \
	MT6363_MISC_TOP_INT_RAW_STATUS1
#define PMIC_RG_INT_RAW_STATUS_LDO_PROTREG_MASK           0x1
#define PMIC_RG_INT_RAW_STATUS_LDO_PROTREG_SHIFT          1
#define PMIC_RG_INT_RAW_STATUS_PSC_PROTREG_ADDR           \
	MT6363_MISC_TOP_INT_RAW_STATUS1
#define PMIC_RG_INT_RAW_STATUS_PSC_PROTREG_MASK           0x1
#define PMIC_RG_INT_RAW_STATUS_PSC_PROTREG_SHIFT          2
#define PMIC_RG_INT_RAW_STATUS_PLT_PROTREG_ADDR           \
	MT6363_MISC_TOP_INT_RAW_STATUS1
#define PMIC_RG_INT_RAW_STATUS_PLT_PROTREG_MASK           0x1
#define PMIC_RG_INT_RAW_STATUS_PLT_PROTREG_SHIFT          3
#define PMIC_RG_INT_RAW_STATUS_HK_PROTREG_ADDR            \
	MT6363_MISC_TOP_INT_RAW_STATUS1
#define PMIC_RG_INT_RAW_STATUS_HK_PROTREG_MASK            0x1
#define PMIC_RG_INT_RAW_STATUS_HK_PROTREG_SHIFT           4
#define PMIC_RG_INT_RAW_STATUS_SCK_PROTREG_ADDR           \
	MT6363_MISC_TOP_INT_RAW_STATUS1
#define PMIC_RG_INT_RAW_STATUS_SCK_PROTREG_MASK           0x1
#define PMIC_RG_INT_RAW_STATUS_SCK_PROTREG_SHIFT          5
#define PMIC_RG_INT_RAW_STATUS_XPP_PROTREG_ADDR           \
	MT6363_MISC_TOP_INT_RAW_STATUS1
#define PMIC_RG_INT_RAW_STATUS_XPP_PROTREG_MASK           0x1
#define PMIC_RG_INT_RAW_STATUS_XPP_PROTREG_SHIFT          6
#define PMIC_RG_INT_RAW_STATUS_TOP_PROTREG_ADDR           \
	MT6363_MISC_TOP_INT_RAW_STATUS1
#define PMIC_RG_INT_RAW_STATUS_TOP_PROTREG_MASK           0x1
#define PMIC_RG_INT_RAW_STATUS_TOP_PROTREG_SHIFT          7
#define PMIC_RG_INT_MASK_BUCK_TOP_ADDR                    \
	MT6363_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_BUCK_TOP_MASK                    0x1
#define PMIC_RG_INT_MASK_BUCK_TOP_SHIFT                   0
#define PMIC_RG_INT_MASK_LDO_TOP_ADDR                     \
	MT6363_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_LDO_TOP_MASK                     0x1
#define PMIC_RG_INT_MASK_LDO_TOP_SHIFT                    1
#define PMIC_RG_INT_MASK_PSC_TOP_ADDR                     \
	MT6363_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_PSC_TOP_MASK                     0x1
#define PMIC_RG_INT_MASK_PSC_TOP_SHIFT                    2
#define PMIC_RG_INT_MASK_PLT_TOP_ADDR                     \
	MT6363_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_PLT_TOP_MASK                     0x1
#define PMIC_RG_INT_MASK_PLT_TOP_SHIFT                    3
#define PMIC_RG_INT_MASK_HK_TOP_ADDR                      \
	MT6363_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_HK_TOP_MASK                      0x1
#define PMIC_RG_INT_MASK_HK_TOP_SHIFT                     4
#define PMIC_RG_INT_MASK_SCK_TOP_ADDR                     \
	MT6363_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_SCK_TOP_MASK                     0x1
#define PMIC_RG_INT_MASK_SCK_TOP_SHIFT                    5
#define PMIC_RG_INT_MASK_BM_TOP_ADDR                      \
	MT6363_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_BM_TOP_MASK                      0x1
#define PMIC_RG_INT_MASK_BM_TOP_SHIFT                     6
#define PMIC_RG_INT_MASK_AUD_TOP_ADDR                     \
	MT6363_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_AUD_TOP_MASK                     0x1
#define PMIC_RG_INT_MASK_AUD_TOP_SHIFT                    7
#define PMIC_TOP_INT_MASK_CON0_SET_ADDR                   \
	MT6363_TOP_INT_MASK_CON0_SET
#define PMIC_TOP_INT_MASK_CON0_SET_MASK                   0xFF
#define PMIC_TOP_INT_MASK_CON0_SET_SHIFT                  0
#define PMIC_TOP_INT_MASK_CON0_CLR_ADDR                   \
	MT6363_TOP_INT_MASK_CON0_CLR
#define PMIC_TOP_INT_MASK_CON0_CLR_MASK                   0xFF
#define PMIC_TOP_INT_MASK_CON0_CLR_SHIFT                  0
#define PMIC_RG_INT_MASK_CHIP_TOP_ADDR                    \
	MT6363_TOP_INT_MASK_CON1
#define PMIC_RG_INT_MASK_CHIP_TOP_MASK                    0x1
#define PMIC_RG_INT_MASK_CHIP_TOP_SHIFT                   7
#define PMIC_TOP_INT_MASK_CON1_SET_ADDR                   \
	MT6363_TOP_INT_MASK_CON1_SET
#define PMIC_TOP_INT_MASK_CON1_SET_MASK                   0xFF
#define PMIC_TOP_INT_MASK_CON1_SET_SHIFT                  0
#define PMIC_TOP_INT_MASK_CON1_CLR_ADDR                   \
	MT6363_TOP_INT_MASK_CON1_CLR
#define PMIC_TOP_INT_MASK_CON1_CLR_MASK                   0xFF
#define PMIC_TOP_INT_MASK_CON1_CLR_SHIFT                  0
#define PMIC_INT_STATUS_RCS0_ADDR                         \
	MT6363_TOP_INT_STATUS0
#define PMIC_INT_STATUS_RCS0_MASK                         0x1
#define PMIC_INT_STATUS_RCS0_SHIFT                        0
#define PMIC_INT_STATUS_SPMI_CMD_ALERT_ADDR               \
	MT6363_TOP_INT_STATUS0
#define PMIC_INT_STATUS_SPMI_CMD_ALERT_MASK               0x1
#define PMIC_INT_STATUS_SPMI_CMD_ALERT_SHIFT              1
#define PMIC_INT_STATUS_TOP_RSV_ADDR                      \
	MT6363_TOP_INT_STATUS0
#define PMIC_INT_STATUS_TOP_RSV_MASK                      0xF
#define PMIC_INT_STATUS_TOP_RSV_SHIFT                     3
#define PMIC_INT_STATUS_CHIP_TOP_ADDR                     \
	MT6363_TOP_INT_STATUS0
#define PMIC_INT_STATUS_CHIP_TOP_MASK                     0x1
#define PMIC_INT_STATUS_CHIP_TOP_SHIFT                    7
#define PMIC_INT_STATUS_BUCK_TOP_ADDR                     \
	MT6363_TOP_INT_STATUS1
#define PMIC_INT_STATUS_BUCK_TOP_MASK                     0x1
#define PMIC_INT_STATUS_BUCK_TOP_SHIFT                    0
#define PMIC_INT_STATUS_LDO_TOP_ADDR                      \
	MT6363_TOP_INT_STATUS1
#define PMIC_INT_STATUS_LDO_TOP_MASK                      0x1
#define PMIC_INT_STATUS_LDO_TOP_SHIFT                     1
#define PMIC_INT_STATUS_PSC_TOP_ADDR                      \
	MT6363_TOP_INT_STATUS1
#define PMIC_INT_STATUS_PSC_TOP_MASK                      0x1
#define PMIC_INT_STATUS_PSC_TOP_SHIFT                     2
#define PMIC_INT_STATUS_PLT_TOP_ADDR                      \
	MT6363_TOP_INT_STATUS1
#define PMIC_INT_STATUS_PLT_TOP_MASK                      0x1
#define PMIC_INT_STATUS_PLT_TOP_SHIFT                     3
#define PMIC_INT_STATUS_HK_TOP_ADDR                       \
	MT6363_TOP_INT_STATUS1
#define PMIC_INT_STATUS_HK_TOP_MASK                       0x1
#define PMIC_INT_STATUS_HK_TOP_SHIFT                      4
#define PMIC_INT_STATUS_SCK_TOP_ADDR                      \
	MT6363_TOP_INT_STATUS1
#define PMIC_INT_STATUS_SCK_TOP_MASK                      0x1
#define PMIC_INT_STATUS_SCK_TOP_SHIFT                     5
#define PMIC_INT_STATUS_BM_TOP_ADDR                       \
	MT6363_TOP_INT_STATUS1
#define PMIC_INT_STATUS_BM_TOP_MASK                       0x1
#define PMIC_INT_STATUS_BM_TOP_SHIFT                      6
#define PMIC_INT_STATUS_AUD_TOP_ADDR                      \
	MT6363_TOP_INT_STATUS1
#define PMIC_INT_STATUS_AUD_TOP_MASK                      0x1
#define PMIC_INT_STATUS_AUD_TOP_SHIFT                     7
#define PMIC_INT_RAW_STATUS_RCS0_ADDR                     \
	MT6363_TOP_INT_RAW_STATUS0
#define PMIC_INT_RAW_STATUS_RCS0_MASK                     0x1
#define PMIC_INT_RAW_STATUS_RCS0_SHIFT                    0
#define PMIC_INT_RAW_STATUS_SPMI_CMD_ALERT_ADDR           \
	MT6363_TOP_INT_RAW_STATUS0
#define PMIC_INT_RAW_STATUS_SPMI_CMD_ALERT_MASK           0x1
#define PMIC_INT_RAW_STATUS_SPMI_CMD_ALERT_SHIFT          1
#define PMIC_INT_RAW_STATUS_TOP_RSV_ADDR                  \
	MT6363_TOP_INT_RAW_STATUS0
#define PMIC_INT_RAW_STATUS_TOP_RSV_MASK                  0xF
#define PMIC_INT_RAW_STATUS_TOP_RSV_SHIFT                 3
#define PMIC_INT_RAW_STATUS_CHIP_TOP_ADDR                 \
	MT6363_TOP_INT_RAW_STATUS0
#define PMIC_INT_RAW_STATUS_CHIP_TOP_MASK                 0x1
#define PMIC_INT_RAW_STATUS_CHIP_TOP_SHIFT                7
#define PMIC_INT_RAW_STATUS_BUCK_TOP_ADDR                 \
	MT6363_TOP_INT_RAW_STATUS1
#define PMIC_INT_RAW_STATUS_BUCK_TOP_MASK                 0x1
#define PMIC_INT_RAW_STATUS_BUCK_TOP_SHIFT                0
#define PMIC_INT_RAW_STATUS_LDO_TOP_ADDR                  \
	MT6363_TOP_INT_RAW_STATUS1
#define PMIC_INT_RAW_STATUS_LDO_TOP_MASK                  0x1
#define PMIC_INT_RAW_STATUS_LDO_TOP_SHIFT                 1
#define PMIC_INT_RAW_STATUS_PSC_TOP_ADDR                  \
	MT6363_TOP_INT_RAW_STATUS1
#define PMIC_INT_RAW_STATUS_PSC_TOP_MASK                  0x1
#define PMIC_INT_RAW_STATUS_PSC_TOP_SHIFT                 2
#define PMIC_INT_RAW_STATUS_PLT_TOP_ADDR                  \
	MT6363_TOP_INT_RAW_STATUS1
#define PMIC_INT_RAW_STATUS_PLT_TOP_MASK                  0x1
#define PMIC_INT_RAW_STATUS_PLT_TOP_SHIFT                 3
#define PMIC_INT_RAW_STATUS_HK_TOP_ADDR                   \
	MT6363_TOP_INT_RAW_STATUS1
#define PMIC_INT_RAW_STATUS_HK_TOP_MASK                   0x1
#define PMIC_INT_RAW_STATUS_HK_TOP_SHIFT                  4
#define PMIC_INT_RAW_STATUS_SCK_TOP_ADDR                  \
	MT6363_TOP_INT_RAW_STATUS1
#define PMIC_INT_RAW_STATUS_SCK_TOP_MASK                  0x1
#define PMIC_INT_RAW_STATUS_SCK_TOP_SHIFT                 5
#define PMIC_INT_RAW_STATUS_BM_TOP_ADDR                   \
	MT6363_TOP_INT_RAW_STATUS1
#define PMIC_INT_RAW_STATUS_BM_TOP_MASK                   0x1
#define PMIC_INT_RAW_STATUS_BM_TOP_SHIFT                  6
#define PMIC_INT_RAW_STATUS_AUD_TOP_ADDR                  \
	MT6363_TOP_INT_RAW_STATUS1
#define PMIC_INT_RAW_STATUS_AUD_TOP_MASK                  0x1
#define PMIC_INT_RAW_STATUS_AUD_TOP_SHIFT                 7
#define PMIC_RG_INT_POLARITY_ADDR                         \
	MT6363_TOP_INT_CON0
#define PMIC_RG_INT_POLARITY_MASK                         0x1
#define PMIC_RG_INT_POLARITY_SHIFT                        0
#define PMIC_RG_EINT_OPDRAIN_SEL_ADDR                     \
	MT6363_TOP_EINT_CON0
#define PMIC_RG_EINT_OPDRAIN_SEL_MASK                     0x1
#define PMIC_RG_EINT_OPDRAIN_SEL_SHIFT                    0
#define PMIC_RG_VIO18_SWITCH_EN_ADDR                      \
	MT6363_TOP_VIO_CON0
#define PMIC_RG_VIO18_SWITCH_EN_MASK                      0x1
#define PMIC_RG_VIO18_SWITCH_EN_SHIFT                     0
#define PMIC_RG_RESETB_SWEN_ADDR                          \
	MT6363_TOP_RESETB_CON0
#define PMIC_RG_RESETB_SWEN_MASK                          0x1
#define PMIC_RG_RESETB_SWEN_SHIFT                         0
#define PMIC_RG_RESETB_SW_ADDR                            \
	MT6363_TOP_RESETB_CON0
#define PMIC_RG_RESETB_SW_MASK                            0x1
#define PMIC_RG_RESETB_SW_SHIFT                           1
#define PMIC_RG_OSC_SEL_SRCLKEN0_EN_ADDR                  \
	MT6363_TOP_OSC_CON0
#define PMIC_RG_OSC_SEL_SRCLKEN0_EN_MASK                  0x1
#define PMIC_RG_OSC_SEL_SRCLKEN0_EN_SHIFT                 0
#define PMIC_RG_OSC_SEL_SRCLKEN1_EN_ADDR                  \
	MT6363_TOP_OSC_CON0
#define PMIC_RG_OSC_SEL_SRCLKEN1_EN_MASK                  0x1
#define PMIC_RG_OSC_SEL_SRCLKEN1_EN_SHIFT                 1
#define PMIC_RG_OSC_SEL_SRCLKEN2_EN_ADDR                  \
	MT6363_TOP_OSC_CON0
#define PMIC_RG_OSC_SEL_SRCLKEN2_EN_MASK                  0x1
#define PMIC_RG_OSC_SEL_SRCLKEN2_EN_SHIFT                 2
#define PMIC_RG_OSC_SEL_PMRCEN0_EN_ADDR                   \
	MT6363_TOP_OSC_CON0
#define PMIC_RG_OSC_SEL_PMRCEN0_EN_MASK                   0x1
#define PMIC_RG_OSC_SEL_PMRCEN0_EN_SHIFT                  3
#define PMIC_RG_OSC_SEL_DCXO26M_EN_ADDR                   \
	MT6363_TOP_OSC_CON0
#define PMIC_RG_OSC_SEL_DCXO26M_EN_MASK                   0x1
#define PMIC_RG_OSC_SEL_DCXO26M_EN_SHIFT                  4
#define PMIC_RG_OSC_SEL_SCP_VREQ_EN_ADDR                  \
	MT6363_TOP_OSC_CON0
#define PMIC_RG_OSC_SEL_SCP_VREQ_EN_MASK                  0x1
#define PMIC_RG_OSC_SEL_SCP_VREQ_EN_SHIFT                 5
#define PMIC_RG_OSC_SRCLKEN_DEB_TD_ADDR                   \
	MT6363_TOP_OSC_CON1
#define PMIC_RG_OSC_SRCLKEN_DEB_TD_MASK                   0xF
#define PMIC_RG_OSC_SRCLKEN_DEB_TD_SHIFT                  0
#define PMIC_RG_OSC_SRCLKEN0_DEB_EN_ADDR                  \
	MT6363_TOP_OSC_CON1
#define PMIC_RG_OSC_SRCLKEN0_DEB_EN_MASK                  0x1
#define PMIC_RG_OSC_SRCLKEN0_DEB_EN_SHIFT                 4
#define PMIC_RG_OSC_SRCLKEN2_DEB_EN_ADDR                  \
	MT6363_TOP_OSC_CON1
#define PMIC_RG_OSC_SRCLKEN2_DEB_EN_MASK                  0x1
#define PMIC_RG_OSC_SRCLKEN2_DEB_EN_SHIFT                 6
#define PMIC_RG_OSC_SPMIACT_EXT_TD_ADDR                   \
	MT6363_TOP_OSC_CON2
#define PMIC_RG_OSC_SPMIACT_EXT_TD_MASK                   0xF
#define PMIC_RG_OSC_SPMIACT_EXT_TD_SHIFT                  0
#define PMIC_RG_OSC_SPMIACT_EXT_EN_ADDR                   \
	MT6363_TOP_OSC_CON2
#define PMIC_RG_OSC_SPMIACT_EXT_EN_MASK                   0x1
#define PMIC_RG_OSC_SPMIACT_EXT_EN_SHIFT                  4
#define PMIC_RG_OSC_SEL_SMPL_POL_ADDR                     \
	MT6363_TOP_OSC_CON3
#define PMIC_RG_OSC_SEL_SMPL_POL_MASK                     0x1
#define PMIC_RG_OSC_SEL_SMPL_POL_SHIFT                    0
#define PMIC_RG_OSC_SEL_L2H_MASK_ADDR                     \
	MT6363_TOP_OSC_CON3
#define PMIC_RG_OSC_SEL_L2H_MASK_MASK                     0x1
#define PMIC_RG_OSC_SEL_L2H_MASK_SHIFT                    1
#define PMIC_TOP_IO_ANA_ID_ADDR                           \
	MT6363_TOP_IO_ANA_ID
#define PMIC_TOP_IO_ANA_ID_MASK                           0xFF
#define PMIC_TOP_IO_ANA_ID_SHIFT                          0
#define PMIC_TOP_IO_DIG_ID_ADDR                           \
	MT6363_TOP_IO_DIG_ID
#define PMIC_TOP_IO_DIG_ID_MASK                           0xFF
#define PMIC_TOP_IO_DIG_ID_SHIFT                          0
#define PMIC_TOP_IO_ANA_MINOR_REV_ADDR                    \
	MT6363_TOP_IO_ANA_REV
#define PMIC_TOP_IO_ANA_MINOR_REV_MASK                    0xF
#define PMIC_TOP_IO_ANA_MINOR_REV_SHIFT                   0
#define PMIC_TOP_IO_ANA_MAJOR_REV_ADDR                    \
	MT6363_TOP_IO_ANA_REV
#define PMIC_TOP_IO_ANA_MAJOR_REV_MASK                    0xF
#define PMIC_TOP_IO_ANA_MAJOR_REV_SHIFT                   4
#define PMIC_TOP_IO_DIG_MINOR_REV_ADDR                    \
	MT6363_TOP_IO_DIG_REV
#define PMIC_TOP_IO_DIG_MINOR_REV_MASK                    0xF
#define PMIC_TOP_IO_DIG_MINOR_REV_SHIFT                   0
#define PMIC_TOP_IO_DIG_MAJOR_REV_ADDR                    \
	MT6363_TOP_IO_DIG_REV
#define PMIC_TOP_IO_DIG_MAJOR_REV_MASK                    0xF
#define PMIC_TOP_IO_DIG_MAJOR_REV_SHIFT                   4
#define PMIC_TOP_IO_DSN_CBS_ADDR                          \
	MT6363_TOP_IO_DSN_DBI
#define PMIC_TOP_IO_DSN_CBS_MASK                          0x3
#define PMIC_TOP_IO_DSN_CBS_SHIFT                         0
#define PMIC_TOP_IO_DSN_BIX_ADDR                          \
	MT6363_TOP_IO_DSN_DBI
#define PMIC_TOP_IO_DSN_BIX_MASK                          0x3
#define PMIC_TOP_IO_DSN_BIX_SHIFT                         2
#define PMIC_TOP_IO_DSN_ESP_ADDR                          \
	MT6363_TOP_IO_DSN_ESP
#define PMIC_TOP_IO_DSN_ESP_MASK                          0xFF
#define PMIC_TOP_IO_DSN_ESP_SHIFT                         0
#define PMIC_TOP_IO_DSN_FPI_ADDR                          \
	MT6363_TOP_IO_DSN_FPI
#define PMIC_TOP_IO_DSN_FPI_MASK                          0xFF
#define PMIC_TOP_IO_DSN_FPI_SHIFT                         0
#define PMIC_TOP_IO_DSN_DXI_ADDR                          \
	MT6363_TOP_IO_DSN_DXI
#define PMIC_TOP_IO_DSN_DXI_MASK                          0xFF
#define PMIC_TOP_IO_DSN_DXI_SHIFT                         0
#define PMIC_GPIO_DIR0_ADDR                               \
	MT6363_GPIO_DIR0
#define PMIC_GPIO_DIR0_MASK                               0xFF
#define PMIC_GPIO_DIR0_SHIFT                              0
#define PMIC_GPIO_DIR0_SET_ADDR                           \
	MT6363_GPIO_DIR0_SET
#define PMIC_GPIO_DIR0_SET_MASK                           0xFF
#define PMIC_GPIO_DIR0_SET_SHIFT                          0
#define PMIC_GPIO_DIR0_CLR_ADDR                           \
	MT6363_GPIO_DIR0_CLR
#define PMIC_GPIO_DIR0_CLR_MASK                           0xFF
#define PMIC_GPIO_DIR0_CLR_SHIFT                          0
#define PMIC_GPIO_DIR1_ADDR                               \
	MT6363_GPIO_DIR1
#define PMIC_GPIO_DIR1_MASK                               0xFF
#define PMIC_GPIO_DIR1_SHIFT                              0
#define PMIC_GPIO_DIR1_SET_ADDR                           \
	MT6363_GPIO_DIR1_SET
#define PMIC_GPIO_DIR1_SET_MASK                           0xFF
#define PMIC_GPIO_DIR1_SET_SHIFT                          0
#define PMIC_GPIO_DIR1_CLR_ADDR                           \
	MT6363_GPIO_DIR1_CLR
#define PMIC_GPIO_DIR1_CLR_MASK                           0xFF
#define PMIC_GPIO_DIR1_CLR_SHIFT                          0
#define PMIC_GPIO_PULLEN0_ADDR                            \
	MT6363_GPIO_PULLEN0
#define PMIC_GPIO_PULLEN0_MASK                            0xFF
#define PMIC_GPIO_PULLEN0_SHIFT                           0
#define PMIC_GPIO_PULLEN0_SET_ADDR                        \
	MT6363_GPIO_PULLEN0_SET
#define PMIC_GPIO_PULLEN0_SET_MASK                        0xFF
#define PMIC_GPIO_PULLEN0_SET_SHIFT                       0
#define PMIC_GPIO_PULLEN0_CLR_ADDR                        \
	MT6363_GPIO_PULLEN0_CLR
#define PMIC_GPIO_PULLEN0_CLR_MASK                        0xFF
#define PMIC_GPIO_PULLEN0_CLR_SHIFT                       0
#define PMIC_GPIO_PULLEN1_ADDR                            \
	MT6363_GPIO_PULLEN1
#define PMIC_GPIO_PULLEN1_MASK                            0xFF
#define PMIC_GPIO_PULLEN1_SHIFT                           0
#define PMIC_GPIO_PULLEN1_SET_ADDR                        \
	MT6363_GPIO_PULLEN1_SET
#define PMIC_GPIO_PULLEN1_SET_MASK                        0xFF
#define PMIC_GPIO_PULLEN1_SET_SHIFT                       0
#define PMIC_GPIO_PULLEN1_CLR_ADDR                        \
	MT6363_GPIO_PULLEN1_CLR
#define PMIC_GPIO_PULLEN1_CLR_MASK                        0xFF
#define PMIC_GPIO_PULLEN1_CLR_SHIFT                       0
#define PMIC_GPIO_PULLSEL0_ADDR                           \
	MT6363_GPIO_PULLSEL0
#define PMIC_GPIO_PULLSEL0_MASK                           0xFF
#define PMIC_GPIO_PULLSEL0_SHIFT                          0
#define PMIC_GPIO_PULLSEL0_SET_ADDR                       \
	MT6363_GPIO_PULLSEL0_SET
#define PMIC_GPIO_PULLSEL0_SET_MASK                       0xFF
#define PMIC_GPIO_PULLSEL0_SET_SHIFT                      0
#define PMIC_GPIO_PULLSEL0_CLR_ADDR                       \
	MT6363_GPIO_PULLSEL0_CLR
#define PMIC_GPIO_PULLSEL0_CLR_MASK                       0xFF
#define PMIC_GPIO_PULLSEL0_CLR_SHIFT                      0
#define PMIC_GPIO_PULLSEL1_ADDR                           \
	MT6363_GPIO_PULLSEL1
#define PMIC_GPIO_PULLSEL1_MASK                           0xFF
#define PMIC_GPIO_PULLSEL1_SHIFT                          0
#define PMIC_GPIO_PULLSEL1_SET_ADDR                       \
	MT6363_GPIO_PULLSEL1_SET
#define PMIC_GPIO_PULLSEL1_SET_MASK                       0xFF
#define PMIC_GPIO_PULLSEL1_SET_SHIFT                      0
#define PMIC_GPIO_PULLSEL1_CLR_ADDR                       \
	MT6363_GPIO_PULLSEL1_CLR
#define PMIC_GPIO_PULLSEL1_CLR_MASK                       0xFF
#define PMIC_GPIO_PULLSEL1_CLR_SHIFT                      0
#define PMIC_GPIO_DINV0_ADDR                              \
	MT6363_GPIO_DINV0
#define PMIC_GPIO_DINV0_MASK                              0xFF
#define PMIC_GPIO_DINV0_SHIFT                             0
#define PMIC_GPIO_DINV0_SET_ADDR                          \
	MT6363_GPIO_DINV0_SET
#define PMIC_GPIO_DINV0_SET_MASK                          0xFF
#define PMIC_GPIO_DINV0_SET_SHIFT                         0
#define PMIC_GPIO_DINV0_CLR_ADDR                          \
	MT6363_GPIO_DINV0_CLR
#define PMIC_GPIO_DINV0_CLR_MASK                          0xFF
#define PMIC_GPIO_DINV0_CLR_SHIFT                         0
#define PMIC_GPIO_DINV1_ADDR                              \
	MT6363_GPIO_DINV1
#define PMIC_GPIO_DINV1_MASK                              0xFF
#define PMIC_GPIO_DINV1_SHIFT                             0
#define PMIC_GPIO_DINV1_SET_ADDR                          \
	MT6363_GPIO_DINV1_SET
#define PMIC_GPIO_DINV1_SET_MASK                          0xFF
#define PMIC_GPIO_DINV1_SET_SHIFT                         0
#define PMIC_GPIO_DINV1_CLR_ADDR                          \
	MT6363_GPIO_DINV1_CLR
#define PMIC_GPIO_DINV1_CLR_MASK                          0xFF
#define PMIC_GPIO_DINV1_CLR_SHIFT                         0
#define PMIC_GPIO_DOUT0_ADDR                              \
	MT6363_GPIO_DOUT0
#define PMIC_GPIO_DOUT0_MASK                              0xFF
#define PMIC_GPIO_DOUT0_SHIFT                             0
#define PMIC_GPIO_DOUT0_SET_ADDR                          \
	MT6363_GPIO_DOUT0_SET
#define PMIC_GPIO_DOUT0_SET_MASK                          0xFF
#define PMIC_GPIO_DOUT0_SET_SHIFT                         0
#define PMIC_GPIO_DOUT0_CLR_ADDR                          \
	MT6363_GPIO_DOUT0_CLR
#define PMIC_GPIO_DOUT0_CLR_MASK                          0xFF
#define PMIC_GPIO_DOUT0_CLR_SHIFT                         0
#define PMIC_GPIO_DOUT1_ADDR                              \
	MT6363_GPIO_DOUT1
#define PMIC_GPIO_DOUT1_MASK                              0xFF
#define PMIC_GPIO_DOUT1_SHIFT                             0
#define PMIC_GPIO_DOUT1_SET_ADDR                          \
	MT6363_GPIO_DOUT1_SET
#define PMIC_GPIO_DOUT1_SET_MASK                          0xFF
#define PMIC_GPIO_DOUT1_SET_SHIFT                         0
#define PMIC_GPIO_DOUT1_CLR_ADDR                          \
	MT6363_GPIO_DOUT1_CLR
#define PMIC_GPIO_DOUT1_CLR_MASK                          0xFF
#define PMIC_GPIO_DOUT1_CLR_SHIFT                         0
#define PMIC_GPIO_PI0_ADDR                                \
	MT6363_GPIO_PI0
#define PMIC_GPIO_PI0_MASK                                0xFF
#define PMIC_GPIO_PI0_SHIFT                               0
#define PMIC_GPIO_PI1_ADDR                                \
	MT6363_GPIO_PI1
#define PMIC_GPIO_PI1_MASK                                0xFF
#define PMIC_GPIO_PI1_SHIFT                               0
#define PMIC_GPIO_POE0_ADDR                               \
	MT6363_GPIO_POE0
#define PMIC_GPIO_POE0_MASK                               0xFF
#define PMIC_GPIO_POE0_SHIFT                              0
#define PMIC_GPIO_POE1_ADDR                               \
	MT6363_GPIO_POE1
#define PMIC_GPIO_POE1_MASK                               0xFF
#define PMIC_GPIO_POE1_SHIFT                              0
#define PMIC_GPIO0_MODE_ADDR                              \
	MT6363_GPIO_MODE0
#define PMIC_GPIO0_MODE_MASK                              0x7
#define PMIC_GPIO0_MODE_SHIFT                             0
#define PMIC_GPIO1_MODE_ADDR                              \
	MT6363_GPIO_MODE0
#define PMIC_GPIO1_MODE_MASK                              0x7
#define PMIC_GPIO1_MODE_SHIFT                             3
#define PMIC_GPIO_MODE0_SET_ADDR                          \
	MT6363_GPIO_MODE0_SET
#define PMIC_GPIO_MODE0_SET_MASK                          0xFF
#define PMIC_GPIO_MODE0_SET_SHIFT                         0
#define PMIC_GPIO_MODE0_CLR_ADDR                          \
	MT6363_GPIO_MODE0_CLR
#define PMIC_GPIO_MODE0_CLR_MASK                          0xFF
#define PMIC_GPIO_MODE0_CLR_SHIFT                         0
#define PMIC_GPIO2_MODE_ADDR                              \
	MT6363_GPIO_MODE1
#define PMIC_GPIO2_MODE_MASK                              0x7
#define PMIC_GPIO2_MODE_SHIFT                             0
#define PMIC_GPIO3_MODE_ADDR                              \
	MT6363_GPIO_MODE1
#define PMIC_GPIO3_MODE_MASK                              0x7
#define PMIC_GPIO3_MODE_SHIFT                             3
#define PMIC_GPIO_MODE1_SET_ADDR                          \
	MT6363_GPIO_MODE1_SET
#define PMIC_GPIO_MODE1_SET_MASK                          0xFF
#define PMIC_GPIO_MODE1_SET_SHIFT                         0
#define PMIC_GPIO_MODE1_CLR_ADDR                          \
	MT6363_GPIO_MODE1_CLR
#define PMIC_GPIO_MODE1_CLR_MASK                          0xFF
#define PMIC_GPIO_MODE1_CLR_SHIFT                         0
#define PMIC_GPIO4_MODE_ADDR                              \
	MT6363_GPIO_MODE2
#define PMIC_GPIO4_MODE_MASK                              0x7
#define PMIC_GPIO4_MODE_SHIFT                             0
#define PMIC_GPIO5_MODE_ADDR                              \
	MT6363_GPIO_MODE2
#define PMIC_GPIO5_MODE_MASK                              0x7
#define PMIC_GPIO5_MODE_SHIFT                             3
#define PMIC_GPIO_MODE2_SET_ADDR                          \
	MT6363_GPIO_MODE2_SET
#define PMIC_GPIO_MODE2_SET_MASK                          0xFF
#define PMIC_GPIO_MODE2_SET_SHIFT                         0
#define PMIC_GPIO_MODE2_CLR_ADDR                          \
	MT6363_GPIO_MODE2_CLR
#define PMIC_GPIO_MODE2_CLR_MASK                          0xFF
#define PMIC_GPIO_MODE2_CLR_SHIFT                         0
#define PMIC_GPIO6_MODE_ADDR                              \
	MT6363_GPIO_MODE3
#define PMIC_GPIO6_MODE_MASK                              0x7
#define PMIC_GPIO6_MODE_SHIFT                             0
#define PMIC_GPIO7_MODE_ADDR                              \
	MT6363_GPIO_MODE3
#define PMIC_GPIO7_MODE_MASK                              0x7
#define PMIC_GPIO7_MODE_SHIFT                             3
#define PMIC_GPIO_MODE3_SET_ADDR                          \
	MT6363_GPIO_MODE3_SET
#define PMIC_GPIO_MODE3_SET_MASK                          0xFF
#define PMIC_GPIO_MODE3_SET_SHIFT                         0
#define PMIC_GPIO_MODE3_CLR_ADDR                          \
	MT6363_GPIO_MODE3_CLR
#define PMIC_GPIO_MODE3_CLR_MASK                          0xFF
#define PMIC_GPIO_MODE3_CLR_SHIFT                         0
#define PMIC_GPIO8_MODE_ADDR                              \
	MT6363_GPIO_MODE4
#define PMIC_GPIO8_MODE_MASK                              0x7
#define PMIC_GPIO8_MODE_SHIFT                             0
#define PMIC_GPIO9_MODE_ADDR                              \
	MT6363_GPIO_MODE4
#define PMIC_GPIO9_MODE_MASK                              0x7
#define PMIC_GPIO9_MODE_SHIFT                             3
#define PMIC_GPIO_MODE4_SET_ADDR                          \
	MT6363_GPIO_MODE4_SET
#define PMIC_GPIO_MODE4_SET_MASK                          0xFF
#define PMIC_GPIO_MODE4_SET_SHIFT                         0
#define PMIC_GPIO_MODE4_CLR_ADDR                          \
	MT6363_GPIO_MODE4_CLR
#define PMIC_GPIO_MODE4_CLR_MASK                          0xFF
#define PMIC_GPIO_MODE4_CLR_SHIFT                         0
#define PMIC_GPIO10_MODE_ADDR                             \
	MT6363_GPIO_MODE5
#define PMIC_GPIO10_MODE_MASK                             0x7
#define PMIC_GPIO10_MODE_SHIFT                            0
#define PMIC_GPIO11_MODE_ADDR                             \
	MT6363_GPIO_MODE5
#define PMIC_GPIO11_MODE_MASK                             0x7
#define PMIC_GPIO11_MODE_SHIFT                            3
#define PMIC_GPIO_MODE5_SET_ADDR                          \
	MT6363_GPIO_MODE5_SET
#define PMIC_GPIO_MODE5_SET_MASK                          0xFF
#define PMIC_GPIO_MODE5_SET_SHIFT                         0
#define PMIC_GPIO_MODE5_CLR_ADDR                          \
	MT6363_GPIO_MODE5_CLR
#define PMIC_GPIO_MODE5_CLR_MASK                          0xFF
#define PMIC_GPIO_MODE5_CLR_SHIFT                         0
#define PMIC_GPIO12_MODE_ADDR                             \
	MT6363_GPIO_MODE6
#define PMIC_GPIO12_MODE_MASK                             0x7
#define PMIC_GPIO12_MODE_SHIFT                            0
#define PMIC_GPIO13_MODE_ADDR                             \
	MT6363_GPIO_MODE6
#define PMIC_GPIO13_MODE_MASK                             0x7
#define PMIC_GPIO13_MODE_SHIFT                            3
#define PMIC_GPIO_MODE6_SET_ADDR                          \
	MT6363_GPIO_MODE6_SET
#define PMIC_GPIO_MODE6_SET_MASK                          0xFF
#define PMIC_GPIO_MODE6_SET_SHIFT                         0
#define PMIC_GPIO_MODE6_CLR_ADDR                          \
	MT6363_GPIO_MODE6_CLR
#define PMIC_GPIO_MODE6_CLR_MASK                          0xFF
#define PMIC_GPIO_MODE6_CLR_SHIFT                         0
#define PMIC_GPIO14_MODE_ADDR                             \
	MT6363_GPIO_MODE7
#define PMIC_GPIO14_MODE_MASK                             0x7
#define PMIC_GPIO14_MODE_SHIFT                            0
#define PMIC_GPIO15_MODE_ADDR                             \
	MT6363_GPIO_MODE7
#define PMIC_GPIO15_MODE_MASK                             0x7
#define PMIC_GPIO15_MODE_SHIFT                            3
#define PMIC_GPIO_MODE7_SET_ADDR                          \
	MT6363_GPIO_MODE7_SET
#define PMIC_GPIO_MODE7_SET_MASK                          0xFF
#define PMIC_GPIO_MODE7_SET_SHIFT                         0
#define PMIC_GPIO_MODE7_CLR_ADDR                          \
	MT6363_GPIO_MODE7_CLR
#define PMIC_GPIO_MODE7_CLR_MASK                          0xFF
#define PMIC_GPIO_MODE7_CLR_SHIFT                         0
#define PMIC_GPIO_RSV_ADDR                                \
	MT6363_GPIO_RSV
#define PMIC_GPIO_RSV_MASK                                0x1
#define PMIC_GPIO_RSV_SHIFT                               0
#define PMIC_TOP_CFG_ANA_ID_ADDR                          \
	MT6363_TOP_CFG_ANA_ID
#define PMIC_TOP_CFG_ANA_ID_MASK                          0xFF
#define PMIC_TOP_CFG_ANA_ID_SHIFT                         0
#define PMIC_TOP_CFG_DIG_ID_ADDR                          \
	MT6363_TOP_CFG_DIG_ID
#define PMIC_TOP_CFG_DIG_ID_MASK                          0xFF
#define PMIC_TOP_CFG_DIG_ID_SHIFT                         0
#define PMIC_TOP_CFG_ANA_MINOR_REV_ADDR                   \
	MT6363_TOP_CFG_ANA_REV
#define PMIC_TOP_CFG_ANA_MINOR_REV_MASK                   0xF
#define PMIC_TOP_CFG_ANA_MINOR_REV_SHIFT                  0
#define PMIC_TOP_CFG_ANA_MAJOR_REV_ADDR                   \
	MT6363_TOP_CFG_ANA_REV
#define PMIC_TOP_CFG_ANA_MAJOR_REV_MASK                   0xF
#define PMIC_TOP_CFG_ANA_MAJOR_REV_SHIFT                  4
#define PMIC_TOP_CFG_DIG_MINOR_REV_ADDR                   \
	MT6363_TOP_CFG_DIG_REV
#define PMIC_TOP_CFG_DIG_MINOR_REV_MASK                   0xF
#define PMIC_TOP_CFG_DIG_MINOR_REV_SHIFT                  0
#define PMIC_TOP_CFG_DIG_MAJOR_REV_ADDR                   \
	MT6363_TOP_CFG_DIG_REV
#define PMIC_TOP_CFG_DIG_MAJOR_REV_MASK                   0xF
#define PMIC_TOP_CFG_DIG_MAJOR_REV_SHIFT                  4
#define PMIC_TOP_CFG_DSN_CBS_ADDR                         \
	MT6363_TOP_CFG_DSN_DBI
#define PMIC_TOP_CFG_DSN_CBS_MASK                         0x3
#define PMIC_TOP_CFG_DSN_CBS_SHIFT                        0
#define PMIC_TOP_CFG_DSN_BIX_ADDR                         \
	MT6363_TOP_CFG_DSN_DBI
#define PMIC_TOP_CFG_DSN_BIX_MASK                         0x3
#define PMIC_TOP_CFG_DSN_BIX_SHIFT                        2
#define PMIC_TOP_CFG_DSN_ESP_ADDR                         \
	MT6363_TOP_CFG_DSN_ESP
#define PMIC_TOP_CFG_DSN_ESP_MASK                         0xFF
#define PMIC_TOP_CFG_DSN_ESP_SHIFT                        0
#define PMIC_TOP_CFG_DSN_FPI_ADDR                         \
	MT6363_TOP_CFG_DSN_FPI
#define PMIC_TOP_CFG_DSN_FPI_MASK                         0xFF
#define PMIC_TOP_CFG_DSN_FPI_SHIFT                        0
#define PMIC_TOP_CFG_DSN_DXI_ADDR                         \
	MT6363_TOP_CFG_DSN_DXI
#define PMIC_TOP_CFG_DSN_DXI_MASK                         0xFF
#define PMIC_TOP_CFG_DSN_DXI_SHIFT                        0
#define PMIC_TOP_CLK_OFFSET_ADDR                          \
	MT6363_TOP_PAM0
#define PMIC_TOP_CLK_OFFSET_MASK                          0xFF
#define PMIC_TOP_CLK_OFFSET_SHIFT                         0
#define PMIC_TOP_RST_OFFSET_ADDR                          \
	MT6363_TOP_PAM1
#define PMIC_TOP_RST_OFFSET_MASK                          0xFF
#define PMIC_TOP_RST_OFFSET_SHIFT                         0
#define PMIC_TOP_INT_OFFSET_ADDR                          \
	MT6363_TOP_PAM2
#define PMIC_TOP_INT_OFFSET_MASK                          0xFF
#define PMIC_TOP_INT_OFFSET_SHIFT                         0
#define PMIC_TOP_INT_LEN_ADDR                             \
	MT6363_TOP_PAM3
#define PMIC_TOP_INT_LEN_MASK                             0xFF
#define PMIC_TOP_INT_LEN_SHIFT                            0
#define PMIC_RG_CK_PDN_RSV2_ADDR                          \
	MT6363_TOP_CKPDN_CON0
#define PMIC_RG_CK_PDN_RSV2_MASK                          0x1
#define PMIC_RG_CK_PDN_RSV2_SHIFT                         0
#define PMIC_RG_PMU32K_CK_PDN_ADDR                        \
	MT6363_TOP_CKPDN_CON0
#define PMIC_RG_PMU32K_CK_PDN_MASK                        0x1
#define PMIC_RG_PMU32K_CK_PDN_SHIFT                       1
#define PMIC_RG_FQMTR_32K_CK_PDN_ADDR                     \
	MT6363_TOP_CKPDN_CON0
#define PMIC_RG_FQMTR_32K_CK_PDN_MASK                     0x1
#define PMIC_RG_FQMTR_32K_CK_PDN_SHIFT                    2
#define PMIC_RG_FQMTR_CK_PDN_ADDR                         \
	MT6363_TOP_CKPDN_CON0
#define PMIC_RG_FQMTR_CK_PDN_MASK                         0x1
#define PMIC_RG_FQMTR_CK_PDN_SHIFT                        3
#define PMIC_RG_PMU128K_CK_PDN_ADDR                       \
	MT6363_TOP_CKPDN_CON0
#define PMIC_RG_PMU128K_CK_PDN_MASK                       0x1
#define PMIC_RG_PMU128K_CK_PDN_SHIFT                      5
#define PMIC_RG_RTC26M_CK_PDN_ADDR                        \
	MT6363_TOP_CKPDN_CON0
#define PMIC_RG_RTC26M_CK_PDN_MASK                        0x1
#define PMIC_RG_RTC26M_CK_PDN_SHIFT                       6
#define PMIC_RG_RTC32K_CK_PDN_ADDR                        \
	MT6363_TOP_CKPDN_CON0
#define PMIC_RG_RTC32K_CK_PDN_MASK                        0x1
#define PMIC_RG_RTC32K_CK_PDN_SHIFT                       7
#define PMIC_TOP_CKPDN_CON0_SET_ADDR                      \
	MT6363_TOP_CKPDN_CON0_SET
#define PMIC_TOP_CKPDN_CON0_SET_MASK                      0xFF
#define PMIC_TOP_CKPDN_CON0_SET_SHIFT                     0
#define PMIC_TOP_CKPDN_CON0_CLR_ADDR                      \
	MT6363_TOP_CKPDN_CON0_CLR
#define PMIC_TOP_CKPDN_CON0_CLR_MASK                      0xFF
#define PMIC_TOP_CKPDN_CON0_CLR_SHIFT                     0
#define PMIC_RG_TOP26M_CK_PDN_ADDR                        \
	MT6363_TOP_CKPDN_CON1
#define PMIC_RG_TOP26M_CK_PDN_MASK                        0x1
#define PMIC_RG_TOP26M_CK_PDN_SHIFT                       0
#define PMIC_RG_TOP1M_CK_PDN_ADDR                         \
	MT6363_TOP_CKPDN_CON1
#define PMIC_RG_TOP1M_CK_PDN_MASK                         0x1
#define PMIC_RG_TOP1M_CK_PDN_SHIFT                        1
#define PMIC_RG_INTRP_CK_PDN_ADDR                         \
	MT6363_TOP_CKPDN_CON1
#define PMIC_RG_INTRP_CK_PDN_MASK                         0x1
#define PMIC_RG_INTRP_CK_PDN_SHIFT                        2
#define PMIC_RG_EFUSE_CK_PDN_ADDR                         \
	MT6363_TOP_CKPDN_CON1
#define PMIC_RG_EFUSE_CK_PDN_MASK                         0x1
#define PMIC_RG_EFUSE_CK_PDN_SHIFT                        4
#define PMIC_RG_CK_PDN_RSV0_ADDR                          \
	MT6363_TOP_CKPDN_CON1
#define PMIC_RG_CK_PDN_RSV0_MASK                          0x1
#define PMIC_RG_CK_PDN_RSV0_SHIFT                         5
#define PMIC_RG_CK_PDN_RSV1_ADDR                          \
	MT6363_TOP_CKPDN_CON1
#define PMIC_RG_CK_PDN_RSV1_MASK                          0x1
#define PMIC_RG_CK_PDN_RSV1_SHIFT                         6
#define PMIC_RG_SPMI_CK_PDN_ADDR                          \
	MT6363_TOP_CKPDN_CON1
#define PMIC_RG_SPMI_CK_PDN_MASK                          0x1
#define PMIC_RG_SPMI_CK_PDN_SHIFT                         7
#define PMIC_TOP_CKPDN_CON1_SET_ADDR                      \
	MT6363_TOP_CKPDN_CON1_SET
#define PMIC_TOP_CKPDN_CON1_SET_MASK                      0xFF
#define PMIC_TOP_CKPDN_CON1_SET_SHIFT                     0
#define PMIC_TOP_CKPDN_CON1_CLR_ADDR                      \
	MT6363_TOP_CKPDN_CON1_CLR
#define PMIC_TOP_CKPDN_CON1_CLR_MASK                      0xFF
#define PMIC_TOP_CKPDN_CON1_CLR_SHIFT                     0
#define PMIC_RG_TRIM_128K_CK_PDN_ADDR                     \
	MT6363_TOP_CKPDN_CON2
#define PMIC_RG_TRIM_128K_CK_PDN_MASK                     0x1
#define PMIC_RG_TRIM_128K_CK_PDN_SHIFT                    2
#define PMIC_RG_BGR_TEST_CK_PDN_ADDR                      \
	MT6363_TOP_CKPDN_CON2
#define PMIC_RG_BGR_TEST_CK_PDN_MASK                      0x1
#define PMIC_RG_BGR_TEST_CK_PDN_SHIFT                     3
#define PMIC_RG_PCHR_TEST_CK_PDN_ADDR                     \
	MT6363_TOP_CKPDN_CON2
#define PMIC_RG_PCHR_TEST_CK_PDN_MASK                     0x1
#define PMIC_RG_PCHR_TEST_CK_PDN_SHIFT                    4
#define PMIC_TOP_CKPDN_CON2_SET_ADDR                      \
	MT6363_TOP_CKPDN_CON2_SET
#define PMIC_TOP_CKPDN_CON2_SET_MASK                      0xFF
#define PMIC_TOP_CKPDN_CON2_SET_SHIFT                     0
#define PMIC_TOP_CKPDN_CON2_CLR_ADDR                      \
	MT6363_TOP_CKPDN_CON2_CLR
#define PMIC_TOP_CKPDN_CON2_CLR_MASK                      0xFF
#define PMIC_TOP_CKPDN_CON2_CLR_SHIFT                     0
#define PMIC_RG_TOP_CKSEL_CON0_RSV_ADDR                   \
	MT6363_TOP_CKSEL_CON0
#define PMIC_RG_TOP_CKSEL_CON0_RSV_MASK                   0x1F
#define PMIC_RG_TOP_CKSEL_CON0_RSV_SHIFT                  0
#define PMIC_TOP_CKSEL_CON0_SET_ADDR                      \
	MT6363_TOP_CKSEL_CON0_SET
#define PMIC_TOP_CKSEL_CON0_SET_MASK                      0xFF
#define PMIC_TOP_CKSEL_CON0_SET_SHIFT                     0
#define PMIC_TOP_CKSEL_CON0_CLR_ADDR                      \
	MT6363_TOP_CKSEL_CON0_CLR
#define PMIC_TOP_CKSEL_CON0_CLR_MASK                      0xFF
#define PMIC_TOP_CKSEL_CON0_CLR_SHIFT                     0
#define PMIC_RG_FQMTR_CK_CKSEL_ADDR                       \
	MT6363_TOP_CKSEL_CON1
#define PMIC_RG_FQMTR_CK_CKSEL_MASK                       0x7
#define PMIC_RG_FQMTR_CK_CKSEL_SHIFT                      0
#define PMIC_RG_PMU32K_CK_CKSEL_ADDR                      \
	MT6363_TOP_CKSEL_CON1
#define PMIC_RG_PMU32K_CK_CKSEL_MASK                      0x1
#define PMIC_RG_PMU32K_CK_CKSEL_SHIFT                     3
#define PMIC_RG_RTC32K_CK_SW_ADDR                         \
	MT6363_TOP_CKSEL_CON1
#define PMIC_RG_RTC32K_CK_SW_MASK                         0x1
#define PMIC_RG_RTC32K_CK_SW_SHIFT                        4
#define PMIC_RG_RTC32K_CK_SWEN_ADDR                       \
	MT6363_TOP_CKSEL_CON1
#define PMIC_RG_RTC32K_CK_SWEN_MASK                       0x1
#define PMIC_RG_RTC32K_CK_SWEN_SHIFT                      5
#define PMIC_RG_RTC32K_CK_SEL_SW_ADDR                     \
	MT6363_TOP_CKSEL_CON1
#define PMIC_RG_RTC32K_CK_SEL_SW_MASK                     0x1
#define PMIC_RG_RTC32K_CK_SEL_SW_SHIFT                    6
#define PMIC_RG_RTC32K_CK_SEL_SWEN_ADDR                   \
	MT6363_TOP_CKSEL_CON1
#define PMIC_RG_RTC32K_CK_SEL_SWEN_MASK                   0x1
#define PMIC_RG_RTC32K_CK_SEL_SWEN_SHIFT                  7
#define PMIC_TOP_CKSEL_CON1_SET_ADDR                      \
	MT6363_TOP_CKSEL_CON1_SET
#define PMIC_TOP_CKSEL_CON1_SET_MASK                      0xFF
#define PMIC_TOP_CKSEL_CON1_SET_SHIFT                     0
#define PMIC_TOP_CKSEL_CON1_CLR_ADDR                      \
	MT6363_TOP_CKSEL_CON1_CLR
#define PMIC_TOP_CKSEL_CON1_CLR_MASK                      0xFF
#define PMIC_TOP_CKSEL_CON1_CLR_SHIFT                     0
#define PMIC_RG_SRCVOLTEN_SW_ADDR                         \
	MT6363_TOP_CKSEL_CON2
#define PMIC_RG_SRCVOLTEN_SW_MASK                         0x1
#define PMIC_RG_SRCVOLTEN_SW_SHIFT                        0
#define PMIC_RG_VOWEN_SW_ADDR                             \
	MT6363_TOP_CKSEL_CON2
#define PMIC_RG_VOWEN_SW_MASK                             0x1
#define PMIC_RG_VOWEN_SW_SHIFT                            1
#define PMIC_RG_SRCVOLTEN_MODE_ADDR                       \
	MT6363_TOP_CKSEL_CON2
#define PMIC_RG_SRCVOLTEN_MODE_MASK                       0x1
#define PMIC_RG_SRCVOLTEN_MODE_SHIFT                      2
#define PMIC_RG_VOWEN_MODE_ADDR                           \
	MT6363_TOP_CKSEL_CON2
#define PMIC_RG_VOWEN_MODE_MASK                           0x1
#define PMIC_RG_VOWEN_MODE_SHIFT                          3
#define PMIC_RG_TOP_CKSEL_CON2_RSV_ADDR                   \
	MT6363_TOP_CKSEL_CON2
#define PMIC_RG_TOP_CKSEL_CON2_RSV_MASK                   0xF
#define PMIC_RG_TOP_CKSEL_CON2_RSV_SHIFT                  4
#define PMIC_TOP_CKSEL_CON2_SET_ADDR                      \
	MT6363_TOP_CKSEL_CON2_SET
#define PMIC_TOP_CKSEL_CON2_SET_MASK                      0xFF
#define PMIC_TOP_CKSEL_CON2_SET_SHIFT                     0
#define PMIC_TOP_CKSEL_CON2_CLR_ADDR                      \
	MT6363_TOP_CKSEL_CON2_CLR
#define PMIC_TOP_CKSEL_CON2_CLR_MASK                      0xFF
#define PMIC_TOP_CKSEL_CON2_CLR_SHIFT                     0
#define PMIC_RG_REG_CK_DIVSEL_ADDR                        \
	MT6363_TOP_CKDIVSEL_CON0
#define PMIC_RG_REG_CK_DIVSEL_MASK                        0x3
#define PMIC_RG_REG_CK_DIVSEL_SHIFT                       0
#define PMIC_TOP_CKDIVSEL_CON0_RSV_ADDR                   \
	MT6363_TOP_CKDIVSEL_CON0
#define PMIC_TOP_CKDIVSEL_CON0_RSV_MASK                   0x3F
#define PMIC_TOP_CKDIVSEL_CON0_RSV_SHIFT                  2
#define PMIC_TOP_CKDIVSEL_CON0_SET_ADDR                   \
	MT6363_TOP_CKDIVSEL_CON0_SET
#define PMIC_TOP_CKDIVSEL_CON0_SET_MASK                   0xFF
#define PMIC_TOP_CKDIVSEL_CON0_SET_SHIFT                  0
#define PMIC_TOP_CKDIVSEL_CON0_CLR_ADDR                   \
	MT6363_TOP_CKDIVSEL_CON0_CLR
#define PMIC_TOP_CKDIVSEL_CON0_CLR_MASK                   0xFF
#define PMIC_TOP_CKDIVSEL_CON0_CLR_SHIFT                  0
#define PMIC_RG_EFUSE_CK_PDN_HWEN_ADDR                    \
	MT6363_TOP_CKHWEN_CON0
#define PMIC_RG_EFUSE_CK_PDN_HWEN_MASK                    0x1
#define PMIC_RG_EFUSE_CK_PDN_HWEN_SHIFT                   2
#define PMIC_RG_EINT_32K_CK_PDN_HWEN_ADDR                 \
	MT6363_TOP_CKHWEN_CON0
#define PMIC_RG_EINT_32K_CK_PDN_HWEN_MASK                 0x1
#define PMIC_RG_EINT_32K_CK_PDN_HWEN_SHIFT                3
#define PMIC_RG_RTC26M_CK_PDN_HWEN_ADDR                   \
	MT6363_TOP_CKHWEN_CON0
#define PMIC_RG_RTC26M_CK_PDN_HWEN_MASK                   0x1
#define PMIC_RG_RTC26M_CK_PDN_HWEN_SHIFT                  5
#define PMIC_TOP_CKHWEN_CON0_RSV_ADDR                     \
	MT6363_TOP_CKHWEN_CON0
#define PMIC_TOP_CKHWEN_CON0_RSV_MASK                     0x3
#define PMIC_TOP_CKHWEN_CON0_RSV_SHIFT                    6
#define PMIC_TOP_CKHWEN_CON0_SET_ADDR                     \
	MT6363_TOP_CKHWEN_CON0_SET
#define PMIC_TOP_CKHWEN_CON0_SET_MASK                     0xFF
#define PMIC_TOP_CKHWEN_CON0_SET_SHIFT                    0
#define PMIC_TOP_CKHWEN_CON0_CLR_ADDR                     \
	MT6363_TOP_CKHWEN_CON0_CLR
#define PMIC_TOP_CKHWEN_CON0_CLR_MASK                     0xFF
#define PMIC_TOP_CKHWEN_CON0_CLR_SHIFT                    0
#define PMIC_TOP_CKTST_CON0_RSV_ADDR                      \
	MT6363_TOP_CKTST_CON0
#define PMIC_TOP_CKTST_CON0_RSV_MASK                      0xFF
#define PMIC_TOP_CKTST_CON0_RSV_SHIFT                     0
#define PMIC_RG_PMU128K_CK_TST_DIS_ADDR                   \
	MT6363_TOP_CKTST_CON1
#define PMIC_RG_PMU128K_CK_TST_DIS_MASK                   0x1
#define PMIC_RG_PMU128K_CK_TST_DIS_SHIFT                  0
#define PMIC_RG_DCXO_1M_CK_TST_DIS_ADDR                   \
	MT6363_TOP_CKTST_CON1
#define PMIC_RG_DCXO_1M_CK_TST_DIS_MASK                   0x1
#define PMIC_RG_DCXO_1M_CK_TST_DIS_SHIFT                  1
#define PMIC_RG_DCXO_26M_CK_TST_DIS_ADDR                  \
	MT6363_TOP_CKTST_CON1
#define PMIC_RG_DCXO_26M_CK_TST_DIS_MASK                  0x1
#define PMIC_RG_DCXO_26M_CK_TST_DIS_SHIFT                 2
#define PMIC_RG_XO_CLK_26M_DIG_TST_DIS_ADDR               \
	MT6363_TOP_CKTST_CON1
#define PMIC_RG_XO_CLK_26M_DIG_TST_DIS_MASK               0x1
#define PMIC_RG_XO_CLK_26M_DIG_TST_DIS_SHIFT              3
#define PMIC_RG_RTC_26M_CK_TST_DIS_ADDR                   \
	MT6363_TOP_CKTST_CON1
#define PMIC_RG_RTC_26M_CK_TST_DIS_MASK                   0x1
#define PMIC_RG_RTC_26M_CK_TST_DIS_SHIFT                  4
#define PMIC_RG_RTC_32K_CK_TST_DIS_ADDR                   \
	MT6363_TOP_CKTST_CON1
#define PMIC_RG_RTC_32K_CK_TST_DIS_MASK                   0x1
#define PMIC_RG_RTC_32K_CK_TST_DIS_SHIFT                  5
#define PMIC_RG_SMPS_26M_CK_TST_DIS_ADDR                  \
	MT6363_TOP_CKTST_CON1
#define PMIC_RG_SMPS_26M_CK_TST_DIS_MASK                  0x1
#define PMIC_RG_SMPS_26M_CK_TST_DIS_SHIFT                 6
#define PMIC_RG_PMU_EFUSE_CK_TST_DIS_ADDR                 \
	MT6363_TOP_CKTST_CON1
#define PMIC_RG_PMU_EFUSE_CK_TST_DIS_MASK                 0x1
#define PMIC_RG_PMU_EFUSE_CK_TST_DIS_SHIFT                7
#define PMIC_RG_BGR_TEST_CK_TSTSEL_ADDR                   \
	MT6363_TOP_CKTST_CON2
#define PMIC_RG_BGR_TEST_CK_TSTSEL_MASK                   0x1
#define PMIC_RG_BGR_TEST_CK_TSTSEL_SHIFT                  0
#define PMIC_RG_PCHR_TEST_CK_TSTSEL_ADDR                  \
	MT6363_TOP_CKTST_CON2
#define PMIC_RG_PCHR_TEST_CK_TSTSEL_MASK                  0x1
#define PMIC_RG_PCHR_TEST_CK_TSTSEL_SHIFT                 1
#define PMIC_RG_FQMTR_CK_TSTSEL_ADDR                      \
	MT6363_TOP_CKTST_CON2
#define PMIC_RG_FQMTR_CK_TSTSEL_MASK                      0x1
#define PMIC_RG_FQMTR_CK_TSTSEL_SHIFT                     2
#define PMIC_RG_DCXO1M_TSTCK_SEL_ADDR                     \
	MT6363_TOP_CKTST_CON2
#define PMIC_RG_DCXO1M_TSTCK_SEL_MASK                     0x1
#define PMIC_RG_DCXO1M_TSTCK_SEL_SHIFT                    3
#define PMIC_RG_PMU_EFUSE_CK_TSTSEL_ADDR                  \
	MT6363_TOP_CKTST_CON2
#define PMIC_RG_PMU_EFUSE_CK_TSTSEL_MASK                  0x1
#define PMIC_RG_PMU_EFUSE_CK_TSTSEL_SHIFT                 4
#define PMIC_RG_SMPS_26M_CK_TSTSEL_ADDR                   \
	MT6363_TOP_CKTST_CON2
#define PMIC_RG_SMPS_26M_CK_TSTSEL_MASK                   0x1
#define PMIC_RG_SMPS_26M_CK_TSTSEL_SHIFT                  5
#define PMIC_RG_PMU128K_CK_TSTSEL_ADDR                    \
	MT6363_TOP_CKTST_CON3
#define PMIC_RG_PMU128K_CK_TSTSEL_MASK                    0x1
#define PMIC_RG_PMU128K_CK_TSTSEL_SHIFT                   0
#define PMIC_RG_DCXO_1M_CK_TSTSEL_ADDR                    \
	MT6363_TOP_CKTST_CON3
#define PMIC_RG_DCXO_1M_CK_TSTSEL_MASK                    0x1
#define PMIC_RG_DCXO_1M_CK_TSTSEL_SHIFT                   1
#define PMIC_RG_DCXO_26M_CK_TSTSEL_ADDR                   \
	MT6363_TOP_CKTST_CON3
#define PMIC_RG_DCXO_26M_CK_TSTSEL_MASK                   0x1
#define PMIC_RG_DCXO_26M_CK_TSTSEL_SHIFT                  2
#define PMIC_RG_XO_CLK_26M_DIG_TSTSEL_ADDR                \
	MT6363_TOP_CKTST_CON3
#define PMIC_RG_XO_CLK_26M_DIG_TSTSEL_MASK                0x1
#define PMIC_RG_XO_CLK_26M_DIG_TSTSEL_SHIFT               3
#define PMIC_RG_RTC_26M_CK_TSTSEL_ADDR                    \
	MT6363_TOP_CKTST_CON3
#define PMIC_RG_RTC_26M_CK_TSTSEL_MASK                    0x1
#define PMIC_RG_RTC_26M_CK_TSTSEL_SHIFT                   4
#define PMIC_RG_RTC_32K_CK_TSTSEL_ADDR                    \
	MT6363_TOP_CKTST_CON3
#define PMIC_RG_RTC_32K_CK_TSTSEL_MASK                    0x1
#define PMIC_RG_RTC_32K_CK_TSTSEL_SHIFT                   5
#define PMIC_RG_EFUSE_CK_TSTSEL_ADDR                      \
	MT6363_TOP_CKTST_CON3
#define PMIC_RG_EFUSE_CK_TSTSEL_MASK                      0x1
#define PMIC_RG_EFUSE_CK_TSTSEL_SHIFT                     7
#define PMIC_RG_DCXO26M_CKEN_BUCK_SW_SEL_ADDR             \
	MT6363_TOP_CLK_CON0
#define PMIC_RG_DCXO26M_CKEN_BUCK_SW_SEL_MASK             0x1
#define PMIC_RG_DCXO26M_CKEN_BUCK_SW_SEL_SHIFT            0
#define PMIC_RG_DCXO26M_CKEN_BUCK_SW_ADDR                 \
	MT6363_TOP_CLK_CON0
#define PMIC_RG_DCXO26M_CKEN_BUCK_SW_MASK                 0x1
#define PMIC_RG_DCXO26M_CKEN_BUCK_SW_SHIFT                1
#define PMIC_RG_DCXO26M_CKEN_BM_SW_SEL_ADDR               \
	MT6363_TOP_CLK_CON0
#define PMIC_RG_DCXO26M_CKEN_BM_SW_SEL_MASK               0x1
#define PMIC_RG_DCXO26M_CKEN_BM_SW_SEL_SHIFT              2
#define PMIC_RG_DCXO26M_CKEN_BM_SW_ADDR                   \
	MT6363_TOP_CLK_CON0
#define PMIC_RG_DCXO26M_CKEN_BM_SW_MASK                   0x1
#define PMIC_RG_DCXO26M_CKEN_BM_SW_SHIFT                  3
#define PMIC_RG_DCXO26M_CKEN_HK_SW_SEL_ADDR               \
	MT6363_TOP_CLK_CON0
#define PMIC_RG_DCXO26M_CKEN_HK_SW_SEL_MASK               0x1
#define PMIC_RG_DCXO26M_CKEN_HK_SW_SEL_SHIFT              4
#define PMIC_RG_DCXO26M_CKEN_HK_SW_ADDR                   \
	MT6363_TOP_CLK_CON0
#define PMIC_RG_DCXO26M_CKEN_HK_SW_MASK                   0x1
#define PMIC_RG_DCXO26M_CKEN_HK_SW_SHIFT                  5
#define PMIC_RG_DCXO26M_CKEN_LDO_SW_SEL_ADDR              \
	MT6363_TOP_CLK_CON0
#define PMIC_RG_DCXO26M_CKEN_LDO_SW_SEL_MASK              0x1
#define PMIC_RG_DCXO26M_CKEN_LDO_SW_SEL_SHIFT             6
#define PMIC_RG_DCXO26M_CKEN_LDO_SW_ADDR                  \
	MT6363_TOP_CLK_CON0
#define PMIC_RG_DCXO26M_CKEN_LDO_SW_MASK                  0x1
#define PMIC_RG_DCXO26M_CKEN_LDO_SW_SHIFT                 7
#define PMIC_RG_DCXO26M_CKEN_SCK_SW_SEL_ADDR              \
	MT6363_TOP_CLK_CON1
#define PMIC_RG_DCXO26M_CKEN_SCK_SW_SEL_MASK              0x1
#define PMIC_RG_DCXO26M_CKEN_SCK_SW_SEL_SHIFT             0
#define PMIC_RG_DCXO26M_CKEN_SCK_SW_ADDR                  \
	MT6363_TOP_CLK_CON1
#define PMIC_RG_DCXO26M_CKEN_SCK_SW_MASK                  0x1
#define PMIC_RG_DCXO26M_CKEN_SCK_SW_SHIFT                 1
#define PMIC_RG_DCXO26M_CKEN_MDB_SW_SEL_ADDR              \
	MT6363_TOP_CLK_CON1
#define PMIC_RG_DCXO26M_CKEN_MDB_SW_SEL_MASK              0x1
#define PMIC_RG_DCXO26M_CKEN_MDB_SW_SEL_SHIFT             2
#define PMIC_RG_DCXO26M_CKEN_MDB_SW_ADDR                  \
	MT6363_TOP_CLK_CON1
#define PMIC_RG_DCXO26M_CKEN_MDB_SW_MASK                  0x1
#define PMIC_RG_DCXO26M_CKEN_MDB_SW_SHIFT                 3
#define PMIC_RG_DCXO1M_CKEN_BUCK_SW_SEL_ADDR              \
	MT6363_TOP_CLK_CON2
#define PMIC_RG_DCXO1M_CKEN_BUCK_SW_SEL_MASK              0x1
#define PMIC_RG_DCXO1M_CKEN_BUCK_SW_SEL_SHIFT             0
#define PMIC_RG_DCXO1M_CKEN_BUCK_SW_ADDR                  \
	MT6363_TOP_CLK_CON2
#define PMIC_RG_DCXO1M_CKEN_BUCK_SW_MASK                  0x1
#define PMIC_RG_DCXO1M_CKEN_BUCK_SW_SHIFT                 1
#define PMIC_RG_DCXO1M_CKEN_LDO_SW_SEL_ADDR               \
	MT6363_TOP_CLK_CON2
#define PMIC_RG_DCXO1M_CKEN_LDO_SW_SEL_MASK               0x1
#define PMIC_RG_DCXO1M_CKEN_LDO_SW_SEL_SHIFT              2
#define PMIC_RG_DCXO1M_CKEN_LDO_SW_ADDR                   \
	MT6363_TOP_CLK_CON2
#define PMIC_RG_DCXO1M_CKEN_LDO_SW_MASK                   0x1
#define PMIC_RG_DCXO1M_CKEN_LDO_SW_SHIFT                  3
#define PMIC_RG_DCXO1M_CKEN_HK_SW_SEL_ADDR                \
	MT6363_TOP_CLK_CON2
#define PMIC_RG_DCXO1M_CKEN_HK_SW_SEL_MASK                0x1
#define PMIC_RG_DCXO1M_CKEN_HK_SW_SEL_SHIFT               4
#define PMIC_RG_DCXO1M_CKEN_HK_SW_ADDR                    \
	MT6363_TOP_CLK_CON2
#define PMIC_RG_DCXO1M_CKEN_HK_SW_MASK                    0x1
#define PMIC_RG_DCXO1M_CKEN_HK_SW_SHIFT                   5
#define PMIC_RG_TOP_MDB_DCM_SW_MODE_ADDR                  \
	MT6363_TOP_CLK_DCM0
#define PMIC_RG_TOP_MDB_DCM_SW_MODE_MASK                  0x1
#define PMIC_RG_TOP_MDB_DCM_SW_MODE_SHIFT                 0
#define PMIC_RG_TOP_MDB_DCM_SW_EN_ADDR                    \
	MT6363_TOP_CLK_DCM0
#define PMIC_RG_TOP_MDB_DCM_SW_EN_MASK                    0x1
#define PMIC_RG_TOP_MDB_DCM_SW_EN_SHIFT                   1
#define PMIC_RG_SCK_MDB_DCM_SW_MODE_ADDR                  \
	MT6363_TOP_CLK_DCM0
#define PMIC_RG_SCK_MDB_DCM_SW_MODE_MASK                  0x1
#define PMIC_RG_SCK_MDB_DCM_SW_MODE_SHIFT                 2
#define PMIC_RG_SCK_MDB_DCM_SW_EN_ADDR                    \
	MT6363_TOP_CLK_DCM0
#define PMIC_RG_SCK_MDB_DCM_SW_EN_MASK                    0x1
#define PMIC_RG_SCK_MDB_DCM_SW_EN_SHIFT                   3
#define PMIC_RG_LDO_MDB_DCM_SW_MODE_ADDR                  \
	MT6363_TOP_CLK_DCM0
#define PMIC_RG_LDO_MDB_DCM_SW_MODE_MASK                  0x1
#define PMIC_RG_LDO_MDB_DCM_SW_MODE_SHIFT                 4
#define PMIC_RG_LDO_MDB_DCM_SW_EN_ADDR                    \
	MT6363_TOP_CLK_DCM0
#define PMIC_RG_LDO_MDB_DCM_SW_EN_MASK                    0x1
#define PMIC_RG_LDO_MDB_DCM_SW_EN_SHIFT                   5
#define PMIC_RG_BUCK_MDB_DCM_SW_MODE_ADDR                 \
	MT6363_TOP_CLK_DCM0
#define PMIC_RG_BUCK_MDB_DCM_SW_MODE_MASK                 0x1
#define PMIC_RG_BUCK_MDB_DCM_SW_MODE_SHIFT                6
#define PMIC_RG_BUCK_MDB_DCM_SW_EN_ADDR                   \
	MT6363_TOP_CLK_DCM0
#define PMIC_RG_BUCK_MDB_DCM_SW_EN_MASK                   0x1
#define PMIC_RG_BUCK_MDB_DCM_SW_EN_SHIFT                  7
#define PMIC_RG_HK_MDB_DCM_SW_MODE_ADDR                   \
	MT6363_TOP_CLK_DCM1
#define PMIC_RG_HK_MDB_DCM_SW_MODE_MASK                   0x1
#define PMIC_RG_HK_MDB_DCM_SW_MODE_SHIFT                  0
#define PMIC_RG_HK_MDB_DCM_SW_EN_ADDR                     \
	MT6363_TOP_CLK_DCM1
#define PMIC_RG_HK_MDB_DCM_SW_EN_MASK                     0x1
#define PMIC_RG_HK_MDB_DCM_SW_EN_SHIFT                    1
#define PMIC_RG_VRC_M_MDB_DCM_SW_MODE_ADDR                \
	MT6363_TOP_CLK_DCM1
#define PMIC_RG_VRC_M_MDB_DCM_SW_MODE_MASK                0x1
#define PMIC_RG_VRC_M_MDB_DCM_SW_MODE_SHIFT               2
#define PMIC_RG_VRC_M_MDB_DCM_SW_EN_ADDR                  \
	MT6363_TOP_CLK_DCM1
#define PMIC_RG_VRC_M_MDB_DCM_SW_EN_MASK                  0x1
#define PMIC_RG_VRC_M_MDB_DCM_SW_EN_SHIFT                 3
#define PMIC_RG_VRC_P_MDB_DCM_SW_MODE_ADDR                \
	MT6363_TOP_CLK_DCM1
#define PMIC_RG_VRC_P_MDB_DCM_SW_MODE_MASK                0x1
#define PMIC_RG_VRC_P_MDB_DCM_SW_MODE_SHIFT               4
#define PMIC_RG_VRC_P_MDB_DCM_SW_EN_ADDR                  \
	MT6363_TOP_CLK_DCM1
#define PMIC_RG_VRC_P_MDB_DCM_SW_EN_MASK                  0x1
#define PMIC_RG_VRC_P_MDB_DCM_SW_EN_SHIFT                 5
#define PMIC_RG_MDB_DCXO26M_DCM_LP_EN_ADDR                \
	MT6363_TOP_CLK_DCM2
#define PMIC_RG_MDB_DCXO26M_DCM_LP_EN_MASK                0x1
#define PMIC_RG_MDB_DCXO26M_DCM_LP_EN_SHIFT               0
#define PMIC_RG_EFUSE_MAN_RST_ADDR                        \
	MT6363_TOP_RST_CON0
#define PMIC_RG_EFUSE_MAN_RST_MASK                        0x1
#define PMIC_RG_EFUSE_MAN_RST_SHIFT                       0
#define PMIC_RG_DRIVER_RST_ADDR                           \
	MT6363_TOP_RST_CON0
#define PMIC_RG_DRIVER_RST_MASK                           0x1
#define PMIC_RG_DRIVER_RST_SHIFT                          1
#define PMIC_RG_FQMTR_RST_ADDR                            \
	MT6363_TOP_RST_CON0
#define PMIC_RG_FQMTR_RST_MASK                            0x1
#define PMIC_RG_FQMTR_RST_SHIFT                           2
#define PMIC_RG_RTC_RST_ADDR                              \
	MT6363_TOP_RST_CON0
#define PMIC_RG_RTC_RST_MASK                              0x1
#define PMIC_RG_RTC_RST_SHIFT                             3
#define PMIC_RG_TYPE_C_CC_RST_ADDR                        \
	MT6363_TOP_RST_CON0
#define PMIC_RG_TYPE_C_CC_RST_MASK                        0x1
#define PMIC_RG_TYPE_C_CC_RST_SHIFT                       4
#define PMIC_RG_CLK_TRIM_RST_ADDR                         \
	MT6363_TOP_RST_CON0
#define PMIC_RG_CLK_TRIM_RST_MASK                         0x1
#define PMIC_RG_CLK_TRIM_RST_SHIFT                        5
#define PMIC_RG_BUCK_SRCLKEN_RST_ADDR                     \
	MT6363_TOP_RST_CON0
#define PMIC_RG_BUCK_SRCLKEN_RST_MASK                     0x1
#define PMIC_RG_BUCK_SRCLKEN_RST_SHIFT                    6
#define PMIC_TOP_RST_CON0_SET_ADDR                        \
	MT6363_TOP_RST_CON0_SET
#define PMIC_TOP_RST_CON0_SET_MASK                        0xFF
#define PMIC_TOP_RST_CON0_SET_SHIFT                       0
#define PMIC_TOP_RST_CON0_CLR_ADDR                        \
	MT6363_TOP_RST_CON0_CLR
#define PMIC_TOP_RST_CON0_CLR_MASK                        0xFF
#define PMIC_TOP_RST_CON0_CLR_SHIFT                       0
#define PMIC_RG_BUCK_PROT_PMPP_RST_ADDR                   \
	MT6363_TOP_RST_CON1
#define PMIC_RG_BUCK_PROT_PMPP_RST_MASK                   0x1
#define PMIC_RG_BUCK_PROT_PMPP_RST_SHIFT                  1
#define PMIC_RG_SPK_RST_ADDR                              \
	MT6363_TOP_RST_CON1
#define PMIC_RG_SPK_RST_MASK                              0x1
#define PMIC_RG_SPK_RST_SHIFT                             2
#define PMIC_RG_FT_VR_SYSRSTB_ADDR                        \
	MT6363_TOP_RST_CON1
#define PMIC_RG_FT_VR_SYSRSTB_MASK                        0x1
#define PMIC_RG_FT_VR_SYSRSTB_SHIFT                       4
#define PMIC_RG_LDO_CALI_RST_ADDR                         \
	MT6363_TOP_RST_CON1
#define PMIC_RG_LDO_CALI_RST_MASK                         0x1
#define PMIC_RG_LDO_CALI_RST_SHIFT                        6
#define PMIC_TOP_RST_CON1_RSV_ADDR                        \
	MT6363_TOP_RST_CON1
#define PMIC_TOP_RST_CON1_RSV_MASK                        0x1
#define PMIC_TOP_RST_CON1_RSV_SHIFT                       7
#define PMIC_TOP_RST_CON1_SET_ADDR                        \
	MT6363_TOP_RST_CON1_SET
#define PMIC_TOP_RST_CON1_SET_MASK                        0xFF
#define PMIC_TOP_RST_CON1_SET_SHIFT                       0
#define PMIC_TOP_RST_CON1_CLR_ADDR                        \
	MT6363_TOP_RST_CON1_CLR
#define PMIC_TOP_RST_CON1_CLR_MASK                        0xFF
#define PMIC_TOP_RST_CON1_CLR_SHIFT                       0
#define PMIC_RG_CHR_LDO_DET_MODE_ADDR                     \
	MT6363_TOP_RST_CON2
#define PMIC_RG_CHR_LDO_DET_MODE_MASK                     0x1
#define PMIC_RG_CHR_LDO_DET_MODE_SHIFT                    0
#define PMIC_RG_CHR_LDO_DET_SW_ADDR                       \
	MT6363_TOP_RST_CON2
#define PMIC_RG_CHR_LDO_DET_SW_MASK                       0x1
#define PMIC_RG_CHR_LDO_DET_SW_SHIFT                      1
#define PMIC_RG_CHRWDT_FLAG_MODE_ADDR                     \
	MT6363_TOP_RST_CON2
#define PMIC_RG_CHRWDT_FLAG_MODE_MASK                     0x1
#define PMIC_RG_CHRWDT_FLAG_MODE_SHIFT                    2
#define PMIC_RG_CHRWDT_FLAG_SW_ADDR                       \
	MT6363_TOP_RST_CON2
#define PMIC_RG_CHRWDT_FLAG_SW_MASK                       0x1
#define PMIC_RG_CHRWDT_FLAG_SW_SHIFT                      3
#define PMIC_TOP_RST_CON2_RSV_ADDR                        \
	MT6363_TOP_RST_CON2
#define PMIC_TOP_RST_CON2_RSV_MASK                        0xF
#define PMIC_TOP_RST_CON2_RSV_SHIFT                       4
#define PMIC_RG_GPIO_RST_SEL_ADDR                         \
	MT6363_TOP_RST_CON3
#define PMIC_RG_GPIO_RST_SEL_MASK                         0x1
#define PMIC_RG_GPIO_RST_SEL_SHIFT                        0
#define PMIC_RG_PWRKEY_KEY_MODE_RSV_ADDR                  \
	MT6363_TOP_RST_MISC0
#define PMIC_RG_PWRKEY_KEY_MODE_RSV_MASK                  0x1
#define PMIC_RG_PWRKEY_KEY_MODE_RSV_SHIFT                 0
#define PMIC_RG_PWRKEY_RST_EN_RSV_ADDR                    \
	MT6363_TOP_RST_MISC0
#define PMIC_RG_PWRKEY_RST_EN_RSV_MASK                    0x1
#define PMIC_RG_PWRKEY_RST_EN_RSV_SHIFT                   1
#define PMIC_RG_PWRRST_TMR_DIS_RSV_ADDR                   \
	MT6363_TOP_RST_MISC0
#define PMIC_RG_PWRRST_TMR_DIS_RSV_MASK                   0x1
#define PMIC_RG_PWRRST_TMR_DIS_RSV_SHIFT                  2
#define PMIC_RG_PWRKEY_RST_TD_RSV_ADDR                    \
	MT6363_TOP_RST_MISC0
#define PMIC_RG_PWRKEY_RST_TD_RSV_MASK                    0x3
#define PMIC_RG_PWRKEY_RST_TD_RSV_SHIFT                   4
#define PMIC_TOP_RST_MISC_RSV_ADDR                        \
	MT6363_TOP_RST_MISC0
#define PMIC_TOP_RST_MISC_RSV_MASK                        0x3
#define PMIC_TOP_RST_MISC_RSV_SHIFT                       6
#define PMIC_TOP_RST_MISC0_SET_ADDR                       \
	MT6363_TOP_RST_MISC0_SET
#define PMIC_TOP_RST_MISC0_SET_MASK                       0xFF
#define PMIC_TOP_RST_MISC0_SET_SHIFT                      0
#define PMIC_TOP_RST_MISC0_CLR_ADDR                       \
	MT6363_TOP_RST_MISC0_CLR
#define PMIC_TOP_RST_MISC0_CLR_MASK                       0xFF
#define PMIC_TOP_RST_MISC0_CLR_SHIFT                      0
#define PMIC_RG_WDTRSTB_EN_ADDR                           \
	MT6363_TOP_RST_MISC1
#define PMIC_RG_WDTRSTB_EN_MASK                           0x1
#define PMIC_RG_WDTRSTB_EN_SHIFT                          0
#define PMIC_RG_WDTRSTB_MODE_ADDR                         \
	MT6363_TOP_RST_MISC1
#define PMIC_RG_WDTRSTB_MODE_MASK                         0x1
#define PMIC_RG_WDTRSTB_MODE_SHIFT                        1
#define PMIC_WDTRSTB_STATUS_ADDR                          \
	MT6363_TOP_RST_MISC1
#define PMIC_WDTRSTB_STATUS_MASK                          0x1
#define PMIC_WDTRSTB_STATUS_SHIFT                         2
#define PMIC_WDTRSTB_STATUS_CLR_ADDR                      \
	MT6363_TOP_RST_MISC1
#define PMIC_WDTRSTB_STATUS_CLR_MASK                      0x1
#define PMIC_WDTRSTB_STATUS_CLR_SHIFT                     3
#define PMIC_RG_WDTRSTB_FB_EN_ADDR                        \
	MT6363_TOP_RST_MISC1
#define PMIC_RG_WDTRSTB_FB_EN_MASK                        0x1
#define PMIC_RG_WDTRSTB_FB_EN_SHIFT                       4
#define PMIC_RG_WDTRSTB_DEB_ADDR                          \
	MT6363_TOP_RST_MISC1
#define PMIC_RG_WDTRSTB_DEB_MASK                          0x1
#define PMIC_RG_WDTRSTB_DEB_SHIFT                         5
#define PMIC_TOP_RST_MISC1_SET_ADDR                       \
	MT6363_TOP_RST_MISC1_SET
#define PMIC_TOP_RST_MISC1_SET_MASK                       0xFF
#define PMIC_TOP_RST_MISC1_SET_SHIFT                      0
#define PMIC_TOP_RST_MISC1_CLR_ADDR                       \
	MT6363_TOP_RST_MISC1_CLR
#define PMIC_TOP_RST_MISC1_CLR_MASK                       0xFF
#define PMIC_TOP_RST_MISC1_CLR_SHIFT                      0
#define PMIC_VPWRIN_RSTB_STATUS_ADDR                      \
	MT6363_TOP_RST_STATUS
#define PMIC_VPWRIN_RSTB_STATUS_MASK                      0x1
#define PMIC_VPWRIN_RSTB_STATUS_SHIFT                     0
#define PMIC_DDLO_RSTB_STATUS_ADDR                        \
	MT6363_TOP_RST_STATUS
#define PMIC_DDLO_RSTB_STATUS_MASK                        0x1
#define PMIC_DDLO_RSTB_STATUS_SHIFT                       1
#define PMIC_UVLO_RSTB_STATUS_ADDR                        \
	MT6363_TOP_RST_STATUS
#define PMIC_UVLO_RSTB_STATUS_MASK                        0x1
#define PMIC_UVLO_RSTB_STATUS_SHIFT                       2
#define PMIC_RTC_DDLO_RSTB_STATUS_ADDR                    \
	MT6363_TOP_RST_STATUS
#define PMIC_RTC_DDLO_RSTB_STATUS_MASK                    0x1
#define PMIC_RTC_DDLO_RSTB_STATUS_SHIFT                   3
#define PMIC_CHRWDT_REG_RSTB_STATUS_ADDR                  \
	MT6363_TOP_RST_STATUS
#define PMIC_CHRWDT_REG_RSTB_STATUS_MASK                  0x1
#define PMIC_CHRWDT_REG_RSTB_STATUS_SHIFT                 4
#define PMIC_CHRDET_REG_RSTB_STATUS_ADDR                  \
	MT6363_TOP_RST_STATUS
#define PMIC_CHRDET_REG_RSTB_STATUS_MASK                  0x1
#define PMIC_CHRDET_REG_RSTB_STATUS_SHIFT                 5
#define PMIC_BWDT_DDLO_RSTB_STATUS_ADDR                   \
	MT6363_TOP_RST_STATUS
#define PMIC_BWDT_DDLO_RSTB_STATUS_MASK                   0x1
#define PMIC_BWDT_DDLO_RSTB_STATUS_SHIFT                  6
#define PMIC_TOP_RST_STATUS_RSV_ADDR                      \
	MT6363_TOP_RST_STATUS
#define PMIC_TOP_RST_STATUS_RSV_MASK                      0x1
#define PMIC_TOP_RST_STATUS_RSV_SHIFT                     7
#define PMIC_TOP_RST_STATUS_SET_ADDR                      \
	MT6363_TOP_RST_STATUS_SET
#define PMIC_TOP_RST_STATUS_SET_MASK                      0xFF
#define PMIC_TOP_RST_STATUS_SET_SHIFT                     0
#define PMIC_TOP_RST_STATUS_CLR_ADDR                      \
	MT6363_TOP_RST_STATUS_CLR
#define PMIC_TOP_RST_STATUS_CLR_MASK                      0xFF
#define PMIC_TOP_RST_STATUS_CLR_SHIFT                     0
#define PMIC_RG_SYSRSTB_SW_SEL_ADDR                       \
	MT6363_TOP_RST_TST_CON
#define PMIC_RG_SYSRSTB_SW_SEL_MASK                       0x1
#define PMIC_RG_SYSRSTB_SW_SEL_SHIFT                      0
#define PMIC_RG_SYSRSTB_SW_ADDR                           \
	MT6363_TOP_RST_TST_CON
#define PMIC_RG_SYSRSTB_SW_MASK                           0x1
#define PMIC_RG_SYSRSTB_SW_SHIFT                          1
#define PMIC_DCXO26M_CKEN_SCK_ADDR                        \
	MT6363_TOP_CLK_EN_MON0
#define PMIC_DCXO26M_CKEN_SCK_MASK                        0x1
#define PMIC_DCXO26M_CKEN_SCK_SHIFT                       0
#define PMIC_DCXO26M_CKEN_MDB_ADDR                        \
	MT6363_TOP_CLK_EN_MON0
#define PMIC_DCXO26M_CKEN_MDB_MASK                        0x1
#define PMIC_DCXO26M_CKEN_MDB_SHIFT                       1
#define PMIC_DCXO1M_CKEN_ADDR                             \
	MT6363_TOP_CLK_EN_MON0
#define PMIC_DCXO1M_CKEN_MASK                             0x1
#define PMIC_DCXO1M_CKEN_SHIFT                            4
#define PMIC_DCXO26M_CKEN_ADDR                            \
	MT6363_TOP_CLK_EN_MON0
#define PMIC_DCXO26M_CKEN_MASK                            0x1
#define PMIC_DCXO26M_CKEN_SHIFT                           5
#define PMIC_DCXO1M_CKEN_BUCK_ADDR                        \
	MT6363_TOP_CLK_EN_MON1
#define PMIC_DCXO1M_CKEN_BUCK_MASK                        0x1
#define PMIC_DCXO1M_CKEN_BUCK_SHIFT                       0
#define PMIC_DCXO1M_CKEN_LDO_ADDR                         \
	MT6363_TOP_CLK_EN_MON1
#define PMIC_DCXO1M_CKEN_LDO_MASK                         0x1
#define PMIC_DCXO1M_CKEN_LDO_SHIFT                        1
#define PMIC_DCXO1M_CKEN_HK_ADDR                          \
	MT6363_TOP_CLK_EN_MON1
#define PMIC_DCXO1M_CKEN_HK_MASK                          0x1
#define PMIC_DCXO1M_CKEN_HK_SHIFT                         2
#define PMIC_DCXO26M_CKEN_BUCK_ADDR                       \
	MT6363_TOP_CLK_EN_MON1
#define PMIC_DCXO26M_CKEN_BUCK_MASK                       0x1
#define PMIC_DCXO26M_CKEN_BUCK_SHIFT                      4
#define PMIC_DCXO26M_CKEN_LDO_ADDR                        \
	MT6363_TOP_CLK_EN_MON1
#define PMIC_DCXO26M_CKEN_LDO_MASK                        0x1
#define PMIC_DCXO26M_CKEN_LDO_SHIFT                       5
#define PMIC_DCXO26M_CKEN_HK_ADDR                         \
	MT6363_TOP_CLK_EN_MON1
#define PMIC_DCXO26M_CKEN_HK_MASK                         0x1
#define PMIC_DCXO26M_CKEN_HK_SHIFT                        6
#define PMIC_DCXO26M_CKEN_BM_ADDR                         \
	MT6363_TOP_CLK_EN_MON1
#define PMIC_DCXO26M_CKEN_BM_MASK                         0x1
#define PMIC_DCXO26M_CKEN_BM_SHIFT                        7
#define PMIC_RG_DCXO26M_CKEN_SW_SEL_ADDR                  \
	MT6363_TOP_DCXO_CKEN_SW
#define PMIC_RG_DCXO26M_CKEN_SW_SEL_MASK                  0x1
#define PMIC_RG_DCXO26M_CKEN_SW_SEL_SHIFT                 0
#define PMIC_RG_DCXO26M_CKEN_SW_ADDR                      \
	MT6363_TOP_DCXO_CKEN_SW
#define PMIC_RG_DCXO26M_CKEN_SW_MASK                      0x1
#define PMIC_RG_DCXO26M_CKEN_SW_SHIFT                     1
#define PMIC_RG_DCXO1M_CKEN_SW_SEL_ADDR                   \
	MT6363_TOP_DCXO_CKEN_SW
#define PMIC_RG_DCXO1M_CKEN_SW_SEL_MASK                   0x1
#define PMIC_RG_DCXO1M_CKEN_SW_SEL_SHIFT                  2
#define PMIC_RG_DCXO1M_CKEN_SW_ADDR                       \
	MT6363_TOP_DCXO_CKEN_SW
#define PMIC_RG_DCXO1M_CKEN_SW_MASK                       0x1
#define PMIC_RG_DCXO1M_CKEN_SW_SHIFT                      3
#define PMIC_RG_SPMI_M_SCL_E22_ADDR                       \
	MT6363_TOP_SPMI_CON0
#define PMIC_RG_SPMI_M_SCL_E22_MASK                       0x1
#define PMIC_RG_SPMI_M_SCL_E22_SHIFT                      0
#define PMIC_RG_SPMI_M_SCL_EA_ADDR                        \
	MT6363_TOP_SPMI_CON0
#define PMIC_RG_SPMI_M_SCL_EA_MASK                        0x1
#define PMIC_RG_SPMI_M_SCL_EA_SHIFT                       1
#define PMIC_RG_SPMI_M_SCL_RSEL_ADDR                      \
	MT6363_TOP_SPMI_CON0
#define PMIC_RG_SPMI_M_SCL_RSEL_MASK                      0x1
#define PMIC_RG_SPMI_M_SCL_RSEL_SHIFT                     2
#define PMIC_RG_SPMI_M_SDA_RSEL_ADDR                      \
	MT6363_TOP_SPMI_CON0
#define PMIC_RG_SPMI_M_SDA_RSEL_MASK                      0x1
#define PMIC_RG_SPMI_M_SDA_RSEL_SHIFT                     3
#define PMIC_RG_OCTL_SPMI_M_SCL_ADDR                      \
	MT6363_TOP_SPMI_CON0
#define PMIC_RG_OCTL_SPMI_M_SCL_MASK                      0xF
#define PMIC_RG_OCTL_SPMI_M_SCL_SHIFT                     4
#define PMIC_TOP_CFG_ELR_LEN_ADDR                         \
	MT6363_TOP_CFG_ELR_NUM
#define PMIC_TOP_CFG_ELR_LEN_MASK                         0xFF
#define PMIC_TOP_CFG_ELR_LEN_SHIFT                        0
#define PMIC_RG_SPMI_M_SDA_E22_ADDR                       \
	MT6363_TOP_CFG_ELR0
#define PMIC_RG_SPMI_M_SDA_E22_MASK                       0x1
#define PMIC_RG_SPMI_M_SDA_E22_SHIFT                      0
#define PMIC_RG_SPMI_M_SDA_EA_ADDR                        \
	MT6363_TOP_CFG_ELR0
#define PMIC_RG_SPMI_M_SDA_EA_MASK                        0x1
#define PMIC_RG_SPMI_M_SDA_EA_SHIFT                       1
#define PMIC_RG_32K_CK_SEL_ADDR                           \
	MT6363_TOP_CFG_ELR0
#define PMIC_RG_32K_CK_SEL_MASK                           0x1
#define PMIC_RG_32K_CK_SEL_SHIFT                          2
#define PMIC_OE_EARLY_ENABLE_B_ADDR                       \
	MT6363_TOP_CFG_ELR0
#define PMIC_OE_EARLY_ENABLE_B_MASK                       0x1
#define PMIC_OE_EARLY_ENABLE_B_SHIFT                      3
#define PMIC_RG_OCTL_SPMI_M_SDA_ADDR                      \
	MT6363_TOP_CFG_ELR0
#define PMIC_RG_OCTL_SPMI_M_SDA_MASK                      0xF
#define PMIC_RG_OCTL_SPMI_M_SDA_SHIFT                     4
#define PMIC_RG_SLV_ID_ADDR                               \
	MT6363_TOP_CFG_ELR2
#define PMIC_RG_SLV_ID_MASK                               0xFF
#define PMIC_RG_SLV_ID_SHIFT                              0
#define PMIC_RG_TOP_CFG_RSV0_ADDR                         \
	MT6363_TOP_CFG_ELR3
#define PMIC_RG_TOP_CFG_RSV0_MASK                         0xF
#define PMIC_RG_TOP_CFG_RSV0_SHIFT                        0
#define PMIC_RG_TOP_CFG_RSV1_ADDR                         \
	MT6363_TOP_CFG_ELR3
#define PMIC_RG_TOP_CFG_RSV1_MASK                         0x7
#define PMIC_RG_TOP_CFG_RSV1_SHIFT                        4
#define PMIC_RG_VM_MODE_DIS_ADDR                          \
	MT6363_TOP_CFG_ELR3
#define PMIC_RG_VM_MODE_DIS_MASK                          0x1
#define PMIC_RG_VM_MODE_DIS_SHIFT                         7
#define PMIC_RG_AGPIO_G1_ADDR                             \
	MT6363_TOP_CFG_ELR4
#define PMIC_RG_AGPIO_G1_MASK                             0x1
#define PMIC_RG_AGPIO_G1_SHIFT                            0
#define PMIC_RG_AGPIO_G2_ADDR                             \
	MT6363_TOP_CFG_ELR4
#define PMIC_RG_AGPIO_G2_MASK                             0x1
#define PMIC_RG_AGPIO_G2_SHIFT                            1
#define PMIC_RG_AGPIO_G3_ADDR                             \
	MT6363_TOP_CFG_ELR4
#define PMIC_RG_AGPIO_G3_MASK                             0x1
#define PMIC_RG_AGPIO_G3_SHIFT                            2
#define PMIC_RG_AGPIO_G4_ADDR                             \
	MT6363_TOP_CFG_ELR4
#define PMIC_RG_AGPIO_G4_MASK                             0x1
#define PMIC_RG_AGPIO_G4_SHIFT                            3
#define PMIC_RG_AGPIO_G5_ADDR                             \
	MT6363_TOP_CFG_ELR4
#define PMIC_RG_AGPIO_G5_MASK                             0x1
#define PMIC_RG_AGPIO_G5_SHIFT                            4
#define PMIC_RG_AGPIO_G6_ADDR                             \
	MT6363_TOP_CFG_ELR4
#define PMIC_RG_AGPIO_G6_MASK                             0x1
#define PMIC_RG_AGPIO_G6_SHIFT                            5
#define PMIC_RG_AGPIO_G7_ADDR                             \
	MT6363_TOP_CFG_ELR4
#define PMIC_RG_AGPIO_G7_MASK                             0x1
#define PMIC_RG_AGPIO_G7_SHIFT                            6
#define PMIC_TOP_PMRC_ANA_ID_ADDR                         \
	MT6363_TOP_PMRC_ID_L
#define PMIC_TOP_PMRC_ANA_ID_MASK                         0xFF
#define PMIC_TOP_PMRC_ANA_ID_SHIFT                        0
#define PMIC_TOP_PMRC_DIG_ID_ADDR                         \
	MT6363_TOP_PMRC_ID_H
#define PMIC_TOP_PMRC_DIG_ID_MASK                         0xFF
#define PMIC_TOP_PMRC_DIG_ID_SHIFT                        0
#define PMIC_TOP_PMRC_ANA_MINOR_REV_ADDR                  \
	MT6363_TOP_PMRC_REV0_L
#define PMIC_TOP_PMRC_ANA_MINOR_REV_MASK                  0xF
#define PMIC_TOP_PMRC_ANA_MINOR_REV_SHIFT                 0
#define PMIC_TOP_PMRC_ANA_MAJOR_REV_ADDR                  \
	MT6363_TOP_PMRC_REV0_L
#define PMIC_TOP_PMRC_ANA_MAJOR_REV_MASK                  0xF
#define PMIC_TOP_PMRC_ANA_MAJOR_REV_SHIFT                 4
#define PMIC_TOP_PMRC_DIG_MINOR_REV_ADDR                  \
	MT6363_TOP_PMRC_REV0_H
#define PMIC_TOP_PMRC_DIG_MINOR_REV_MASK                  0xF
#define PMIC_TOP_PMRC_DIG_MINOR_REV_SHIFT                 0
#define PMIC_TOP_PMRC_DIG_MAJOR_REV_ADDR                  \
	MT6363_TOP_PMRC_REV0_H
#define PMIC_TOP_PMRC_DIG_MAJOR_REV_MASK                  0xF
#define PMIC_TOP_PMRC_DIG_MAJOR_REV_SHIFT                 4
#define PMIC_TOP_PMRC_DSN_CBS_ADDR                        \
	MT6363_TOP_PMRC_DSN_DBI_L
#define PMIC_TOP_PMRC_DSN_CBS_MASK                        0x3
#define PMIC_TOP_PMRC_DSN_CBS_SHIFT                       0
#define PMIC_TOP_PMRC_DSN_BIX_ADDR                        \
	MT6363_TOP_PMRC_DSN_DBI_L
#define PMIC_TOP_PMRC_DSN_BIX_MASK                        0x3
#define PMIC_TOP_PMRC_DSN_BIX_SHIFT                       2
#define PMIC_TOP_PMRC_DSN_ESP_ADDR                        \
	MT6363_TOP_PMRC_DSN_DBI_H
#define PMIC_TOP_PMRC_DSN_ESP_MASK                        0xFF
#define PMIC_TOP_PMRC_DSN_ESP_SHIFT                       0
#define PMIC_TOP_PMRC_DSN_FPI_ADDR                        \
	MT6363_TOP_PMRC_DSN_DXI
#define PMIC_TOP_PMRC_DSN_FPI_MASK                        0xFF
#define PMIC_TOP_PMRC_DSN_FPI_SHIFT                       0
#define PMIC_RG_OSC_SEL_ADDR                              \
	MT6363_OSC_DBG_CON
#define PMIC_RG_OSC_SEL_MASK                              0x1
#define PMIC_RG_OSC_SEL_SHIFT                             0
#define PMIC_RG_OSC_SEL_HW_MODE_ADDR                      \
	MT6363_OSC_DBG_CON
#define PMIC_RG_OSC_SEL_HW_MODE_MASK                      0x1
#define PMIC_RG_OSC_SEL_HW_MODE_SHIFT                     1
#define PMIC_PMRC_BANK_RSV_ADDR                           \
	MT6363_PMRC_RSV
#define PMIC_PMRC_BANK_RSV_MASK                           0xFF
#define PMIC_PMRC_BANK_RSV_SHIFT                          0
#define PMIC_PMRC_EN0_ADDR                                \
	MT6363_PMRC_CON0
#define PMIC_PMRC_EN0_MASK                                0xFF
#define PMIC_PMRC_EN0_SHIFT                               0
#define PMIC_PMRC_EN1_ADDR                                \
	MT6363_PMRC_CON1
#define PMIC_PMRC_EN1_MASK                                0xFF
#define PMIC_PMRC_EN1_SHIFT                               0
#define PMIC_TOP_VRCTL_ANA_ID_ADDR                        \
	MT6363_TOP_VRCTL_ID_L
#define PMIC_TOP_VRCTL_ANA_ID_MASK                        0xFF
#define PMIC_TOP_VRCTL_ANA_ID_SHIFT                       0
#define PMIC_TOP_VRCTL_DIG_ID_ADDR                        \
	MT6363_TOP_VRCTL_ID_H
#define PMIC_TOP_VRCTL_DIG_ID_MASK                        0xFF
#define PMIC_TOP_VRCTL_DIG_ID_SHIFT                       0
#define PMIC_TOP_VRCTL_ANA_MINOR_REV_ADDR                 \
	MT6363_TOP_VRCTL_REV0_L
#define PMIC_TOP_VRCTL_ANA_MINOR_REV_MASK                 0xF
#define PMIC_TOP_VRCTL_ANA_MINOR_REV_SHIFT                0
#define PMIC_TOP_VRCTL_ANA_MAJOR_REV_ADDR                 \
	MT6363_TOP_VRCTL_REV0_L
#define PMIC_TOP_VRCTL_ANA_MAJOR_REV_MASK                 0xF
#define PMIC_TOP_VRCTL_ANA_MAJOR_REV_SHIFT                4
#define PMIC_TOP_VRCTL_DIG_MINOR_REV_ADDR                 \
	MT6363_TOP_VRCTL_REV0_H
#define PMIC_TOP_VRCTL_DIG_MINOR_REV_MASK                 0xF
#define PMIC_TOP_VRCTL_DIG_MINOR_REV_SHIFT                0
#define PMIC_TOP_VRCTL_DIG_MAJOR_REV_ADDR                 \
	MT6363_TOP_VRCTL_REV0_H
#define PMIC_TOP_VRCTL_DIG_MAJOR_REV_MASK                 0xF
#define PMIC_TOP_VRCTL_DIG_MAJOR_REV_SHIFT                4
#define PMIC_TOP_VRCTL_DSN_CBS_ADDR                       \
	MT6363_TOP_VRCTL_DSN_DBI_L
#define PMIC_TOP_VRCTL_DSN_CBS_MASK                       0x3
#define PMIC_TOP_VRCTL_DSN_CBS_SHIFT                      0
#define PMIC_TOP_VRCTL_DSN_BIX_ADDR                       \
	MT6363_TOP_VRCTL_DSN_DBI_L
#define PMIC_TOP_VRCTL_DSN_BIX_MASK                       0x3
#define PMIC_TOP_VRCTL_DSN_BIX_SHIFT                      2
#define PMIC_TOP_VRCTL_DSN_ESP_ADDR                       \
	MT6363_TOP_VRCTL_DSN_DBI_H
#define PMIC_TOP_VRCTL_DSN_ESP_MASK                       0xFF
#define PMIC_TOP_VRCTL_DSN_ESP_SHIFT                      0
#define PMIC_TOP_VRCTL_DSN_FPI_ADDR                       \
	MT6363_TOP_VRCTL_DSN_DXI
#define PMIC_TOP_VRCTL_DSN_FPI_MASK                       0xFF
#define PMIC_TOP_VRCTL_DSN_FPI_SHIFT                      0
#define PMIC_RG_DEB_CON0_RSV_ADDR                         \
	MT6363_PG_DEB_CON0
#define PMIC_RG_DEB_CON0_RSV_MASK                         0x1
#define PMIC_RG_DEB_CON0_RSV_SHIFT                        0
#define PMIC_STRUP_VBUCK1_PG_STATUS_ADDR                  \
	MT6363_PG_SDN_STS0
#define PMIC_STRUP_VBUCK1_PG_STATUS_MASK                  0x1
#define PMIC_STRUP_VBUCK1_PG_STATUS_SHIFT                 0
#define PMIC_STRUP_VBUCK6_PG_STATUS_ADDR                  \
	MT6363_PG_SDN_STS0
#define PMIC_STRUP_VBUCK6_PG_STATUS_MASK                  0x1
#define PMIC_STRUP_VBUCK6_PG_STATUS_SHIFT                 1
#define PMIC_STRUP_VBUCK5_PG_STATUS_ADDR                  \
	MT6363_PG_SDN_STS0
#define PMIC_STRUP_VBUCK5_PG_STATUS_MASK                  0x1
#define PMIC_STRUP_VBUCK5_PG_STATUS_SHIFT                 2
#define PMIC_STRUP_VBUCK4_PG_STATUS_ADDR                  \
	MT6363_PG_SDN_STS0
#define PMIC_STRUP_VBUCK4_PG_STATUS_MASK                  0x1
#define PMIC_STRUP_VBUCK4_PG_STATUS_SHIFT                 3
#define PMIC_STRUP_VBUCK3_PG_STATUS_ADDR                  \
	MT6363_PG_SDN_STS0
#define PMIC_STRUP_VBUCK3_PG_STATUS_MASK                  0x1
#define PMIC_STRUP_VBUCK3_PG_STATUS_SHIFT                 4
#define PMIC_STRUP_VBUCK2_PG_STATUS_ADDR                  \
	MT6363_PG_SDN_STS0
#define PMIC_STRUP_VBUCK2_PG_STATUS_MASK                  0x1
#define PMIC_STRUP_VBUCK2_PG_STATUS_SHIFT                 5
#define PMIC_STRUP_VBUCK7_PG_STATUS_ADDR                  \
	MT6363_PG_SDN_STS0
#define PMIC_STRUP_VBUCK7_PG_STATUS_MASK                  0x1
#define PMIC_STRUP_VBUCK7_PG_STATUS_SHIFT                 6
#define PMIC_STRUP_VS3_PG_STATUS_ADDR                     \
	MT6363_PG_SDN_STS0
#define PMIC_STRUP_VS3_PG_STATUS_MASK                     0x1
#define PMIC_STRUP_VS3_PG_STATUS_SHIFT                    7
#define PMIC_STRUP_VA12_2_PG_STATUS_ADDR                  \
	MT6363_PG_SDN_STS1
#define PMIC_STRUP_VA12_2_PG_STATUS_MASK                  0x1
#define PMIC_STRUP_VA12_2_PG_STATUS_SHIFT                 0
#define PMIC_STRUP_VA12_1_PG_STATUS_ADDR                  \
	MT6363_PG_SDN_STS1
#define PMIC_STRUP_VA12_1_PG_STATUS_MASK                  0x1
#define PMIC_STRUP_VA12_1_PG_STATUS_SHIFT                 1
#define PMIC_STRUP_VIO075_PG_STATUS_ADDR                  \
	MT6363_PG_SDN_STS1
#define PMIC_STRUP_VIO075_PG_STATUS_MASK                  0x1
#define PMIC_STRUP_VIO075_PG_STATUS_SHIFT                 2
#define PMIC_STRUP_VSRAM_DIGRF_PG_STATUS_ADDR             \
	MT6363_PG_SDN_STS1
#define PMIC_STRUP_VSRAM_DIGRF_PG_STATUS_MASK             0x1
#define PMIC_STRUP_VSRAM_DIGRF_PG_STATUS_SHIFT            3
#define PMIC_STRUP_VSRAM_MODEM_PG_STATUS_ADDR             \
	MT6363_PG_SDN_STS1
#define PMIC_STRUP_VSRAM_MODEM_PG_STATUS_MASK             0x1
#define PMIC_STRUP_VSRAM_MODEM_PG_STATUS_SHIFT            4
#define PMIC_STRUP_VAUX18_PG_STATUS_ADDR                  \
	MT6363_PG_SDN_STS1
#define PMIC_STRUP_VAUX18_PG_STATUS_MASK                  0x1
#define PMIC_STRUP_VAUX18_PG_STATUS_SHIFT                 5
#define PMIC_STRUP_VS1_PG_STATUS_ADDR                     \
	MT6363_PG_SDN_STS1
#define PMIC_STRUP_VS1_PG_STATUS_MASK                     0x1
#define PMIC_STRUP_VS1_PG_STATUS_SHIFT                    6
#define PMIC_STRUP_VS2_PG_STATUS_ADDR                     \
	MT6363_PG_SDN_STS1
#define PMIC_STRUP_VS2_PG_STATUS_MASK                     0x1
#define PMIC_STRUP_VS2_PG_STATUS_SHIFT                    7
#define PMIC_STRUP_VEMC_PG_STATUS_ADDR                    \
	MT6363_PG_SDN_STS2
#define PMIC_STRUP_VEMC_PG_STATUS_MASK                    0x1
#define PMIC_STRUP_VEMC_PG_STATUS_SHIFT                   0
#define PMIC_STRUP_VM18_PG_STATUS_ADDR                    \
	MT6363_PG_SDN_STS2
#define PMIC_STRUP_VM18_PG_STATUS_MASK                    0x1
#define PMIC_STRUP_VM18_PG_STATUS_SHIFT                   1
#define PMIC_STRUP_VIO18_PG_STATUS_ADDR                   \
	MT6363_PG_SDN_STS2
#define PMIC_STRUP_VIO18_PG_STATUS_MASK                   0x1
#define PMIC_STRUP_VIO18_PG_STATUS_SHIFT                  2
#define PMIC_STRUP_VA15_PG_STATUS_ADDR                    \
	MT6363_PG_SDN_STS2
#define PMIC_STRUP_VA15_PG_STATUS_MASK                    0x1
#define PMIC_STRUP_VA15_PG_STATUS_SHIFT                   3
#define PMIC_STRUP_VUFS18_PG_STATUS_ADDR                  \
	MT6363_PG_SDN_STS2
#define PMIC_STRUP_VUFS18_PG_STATUS_MASK                  0x1
#define PMIC_STRUP_VUFS18_PG_STATUS_SHIFT                 4
#define PMIC_STRUP_VUFS12_PG_STATUS_ADDR                  \
	MT6363_PG_SDN_STS2
#define PMIC_STRUP_VUFS12_PG_STATUS_MASK                  0x1
#define PMIC_STRUP_VUFS12_PG_STATUS_SHIFT                 5
#define PMIC_STRUP_VRFIO18_PG_STATUS_ADDR                 \
	MT6363_PG_SDN_STS2
#define PMIC_STRUP_VRFIO18_PG_STATUS_MASK                 0x1
#define PMIC_STRUP_VRFIO18_PG_STATUS_SHIFT                6
#define PMIC_STRUP_VRF12_PG_STATUS_ADDR                   \
	MT6363_PG_SDN_STS2
#define PMIC_STRUP_VRF12_PG_STATUS_MASK                   0x1
#define PMIC_STRUP_VRF12_PG_STATUS_SHIFT                  7
#define PMIC_STRUP_VRF18_PG_STATUS_ADDR                   \
	MT6363_PG_SDN_STS3
#define PMIC_STRUP_VRF18_PG_STATUS_MASK                   0x1
#define PMIC_STRUP_VRF18_PG_STATUS_SHIFT                  0
#define PMIC_STRUP_VRF13_PG_STATUS_ADDR                   \
	MT6363_PG_SDN_STS3
#define PMIC_STRUP_VRF13_PG_STATUS_MASK                   0x1
#define PMIC_STRUP_VRF13_PG_STATUS_SHIFT                  1
#define PMIC_STRUP_VRF09_PG_STATUS_ADDR                   \
	MT6363_PG_SDN_STS3
#define PMIC_STRUP_VRF09_PG_STATUS_MASK                   0x1
#define PMIC_STRUP_VRF09_PG_STATUS_SHIFT                  2
#define PMIC_STRUP_VSRAM_APU_PG_STATUS_ADDR               \
	MT6363_PG_SDN_STS3
#define PMIC_STRUP_VSRAM_APU_PG_STATUS_MASK               0x1
#define PMIC_STRUP_VSRAM_APU_PG_STATUS_SHIFT              3
#define PMIC_STRUP_VSRAM_MDFE_PG_STATUS_ADDR              \
	MT6363_PG_SDN_STS3
#define PMIC_STRUP_VSRAM_MDFE_PG_STATUS_MASK              0x1
#define PMIC_STRUP_VSRAM_MDFE_PG_STATUS_SHIFT             4
#define PMIC_STRUP_VSRAM_CPUM_PG_STATUS_ADDR              \
	MT6363_PG_SDN_STS3
#define PMIC_STRUP_VSRAM_CPUM_PG_STATUS_MASK              0x1
#define PMIC_STRUP_VSRAM_CPUM_PG_STATUS_SHIFT             5
#define PMIC_STRUP_VSRAM_CPUB_PG_STATUS_ADDR              \
	MT6363_PG_SDN_STS3
#define PMIC_STRUP_VSRAM_CPUB_PG_STATUS_MASK              0x1
#define PMIC_STRUP_VSRAM_CPUB_PG_STATUS_SHIFT             6
#define PMIC_STRUP_VSRAM_CPUL_PG_STATUS_ADDR              \
	MT6363_PG_SDN_STS3
#define PMIC_STRUP_VSRAM_CPUL_PG_STATUS_MASK              0x1
#define PMIC_STRUP_VSRAM_CPUL_PG_STATUS_SHIFT             7
#define PMIC_STRUP_EXT_PMIC_PG_STATUS_ADDR                \
	MT6363_PG_SDN_STS4
#define PMIC_STRUP_EXT_PMIC_PG_STATUS_MASK                0x1
#define PMIC_STRUP_EXT_PMIC_PG_STATUS_SHIFT               7
#define PMIC_STRUP_VBUCK1_OC_STATUS_ADDR                  \
	MT6363_OC_SDN_STS0
#define PMIC_STRUP_VBUCK1_OC_STATUS_MASK                  0x1
#define PMIC_STRUP_VBUCK1_OC_STATUS_SHIFT                 0
#define PMIC_STRUP_VBUCK6_OC_STATUS_ADDR                  \
	MT6363_OC_SDN_STS0
#define PMIC_STRUP_VBUCK6_OC_STATUS_MASK                  0x1
#define PMIC_STRUP_VBUCK6_OC_STATUS_SHIFT                 1
#define PMIC_STRUP_VBUCK5_OC_STATUS_ADDR                  \
	MT6363_OC_SDN_STS0
#define PMIC_STRUP_VBUCK5_OC_STATUS_MASK                  0x1
#define PMIC_STRUP_VBUCK5_OC_STATUS_SHIFT                 2
#define PMIC_STRUP_VBUCK4_OC_STATUS_ADDR                  \
	MT6363_OC_SDN_STS0
#define PMIC_STRUP_VBUCK4_OC_STATUS_MASK                  0x1
#define PMIC_STRUP_VBUCK4_OC_STATUS_SHIFT                 3
#define PMIC_STRUP_VBUCK3_OC_STATUS_ADDR                  \
	MT6363_OC_SDN_STS0
#define PMIC_STRUP_VBUCK3_OC_STATUS_MASK                  0x1
#define PMIC_STRUP_VBUCK3_OC_STATUS_SHIFT                 4
#define PMIC_STRUP_VBUCK2_OC_STATUS_ADDR                  \
	MT6363_OC_SDN_STS0
#define PMIC_STRUP_VBUCK2_OC_STATUS_MASK                  0x1
#define PMIC_STRUP_VBUCK2_OC_STATUS_SHIFT                 5
#define PMIC_STRUP_VBUCK7_OC_STATUS_ADDR                  \
	MT6363_OC_SDN_STS0
#define PMIC_STRUP_VBUCK7_OC_STATUS_MASK                  0x1
#define PMIC_STRUP_VBUCK7_OC_STATUS_SHIFT                 6
#define PMIC_STRUP_VS3_OC_STATUS_ADDR                     \
	MT6363_OC_SDN_STS0
#define PMIC_STRUP_VS3_OC_STATUS_MASK                     0x1
#define PMIC_STRUP_VS3_OC_STATUS_SHIFT                    7
#define PMIC_STRUP_VA12_2_OC_STATUS_ADDR                  \
	MT6363_OC_SDN_STS1
#define PMIC_STRUP_VA12_2_OC_STATUS_MASK                  0x1
#define PMIC_STRUP_VA12_2_OC_STATUS_SHIFT                 0
#define PMIC_STRUP_VA12_1_OC_STATUS_ADDR                  \
	MT6363_OC_SDN_STS1
#define PMIC_STRUP_VA12_1_OC_STATUS_MASK                  0x1
#define PMIC_STRUP_VA12_1_OC_STATUS_SHIFT                 1
#define PMIC_STRUP_VIO075_OC_STATUS_ADDR                  \
	MT6363_OC_SDN_STS1
#define PMIC_STRUP_VIO075_OC_STATUS_MASK                  0x1
#define PMIC_STRUP_VIO075_OC_STATUS_SHIFT                 2
#define PMIC_STRUP_VSRAM_DIGRF_OC_STATUS_ADDR             \
	MT6363_OC_SDN_STS1
#define PMIC_STRUP_VSRAM_DIGRF_OC_STATUS_MASK             0x1
#define PMIC_STRUP_VSRAM_DIGRF_OC_STATUS_SHIFT            3
#define PMIC_STRUP_VSRAM_MODEM_OC_STATUS_ADDR             \
	MT6363_OC_SDN_STS1
#define PMIC_STRUP_VSRAM_MODEM_OC_STATUS_MASK             0x1
#define PMIC_STRUP_VSRAM_MODEM_OC_STATUS_SHIFT            4
#define PMIC_STRUP_VAUX18_OC_STATUS_ADDR                  \
	MT6363_OC_SDN_STS1
#define PMIC_STRUP_VAUX18_OC_STATUS_MASK                  0x1
#define PMIC_STRUP_VAUX18_OC_STATUS_SHIFT                 5
#define PMIC_STRUP_VS1_OC_STATUS_ADDR                     \
	MT6363_OC_SDN_STS1
#define PMIC_STRUP_VS1_OC_STATUS_MASK                     0x1
#define PMIC_STRUP_VS1_OC_STATUS_SHIFT                    6
#define PMIC_STRUP_VS2_OC_STATUS_ADDR                     \
	MT6363_OC_SDN_STS1
#define PMIC_STRUP_VS2_OC_STATUS_MASK                     0x1
#define PMIC_STRUP_VS2_OC_STATUS_SHIFT                    7
#define PMIC_STRUP_VEMC_OC_STATUS_ADDR                    \
	MT6363_OC_SDN_STS2
#define PMIC_STRUP_VEMC_OC_STATUS_MASK                    0x1
#define PMIC_STRUP_VEMC_OC_STATUS_SHIFT                   0
#define PMIC_STRUP_VM18_OC_STATUS_ADDR                    \
	MT6363_OC_SDN_STS2
#define PMIC_STRUP_VM18_OC_STATUS_MASK                    0x1
#define PMIC_STRUP_VM18_OC_STATUS_SHIFT                   1
#define PMIC_STRUP_VIO18_OC_STATUS_ADDR                   \
	MT6363_OC_SDN_STS2
#define PMIC_STRUP_VIO18_OC_STATUS_MASK                   0x1
#define PMIC_STRUP_VIO18_OC_STATUS_SHIFT                  2
#define PMIC_STRUP_VA15_OC_STATUS_ADDR                    \
	MT6363_OC_SDN_STS2
#define PMIC_STRUP_VA15_OC_STATUS_MASK                    0x1
#define PMIC_STRUP_VA15_OC_STATUS_SHIFT                   3
#define PMIC_STRUP_VUFS18_OC_STATUS_ADDR                  \
	MT6363_OC_SDN_STS2
#define PMIC_STRUP_VUFS18_OC_STATUS_MASK                  0x1
#define PMIC_STRUP_VUFS18_OC_STATUS_SHIFT                 4
#define PMIC_STRUP_VUFS12_OC_STATUS_ADDR                  \
	MT6363_OC_SDN_STS2
#define PMIC_STRUP_VUFS12_OC_STATUS_MASK                  0x1
#define PMIC_STRUP_VUFS12_OC_STATUS_SHIFT                 5
#define PMIC_STRUP_VRFIO18_OC_STATUS_ADDR                 \
	MT6363_OC_SDN_STS2
#define PMIC_STRUP_VRFIO18_OC_STATUS_MASK                 0x1
#define PMIC_STRUP_VRFIO18_OC_STATUS_SHIFT                6
#define PMIC_STRUP_VRF12_OC_STATUS_ADDR                   \
	MT6363_OC_SDN_STS2
#define PMIC_STRUP_VRF12_OC_STATUS_MASK                   0x1
#define PMIC_STRUP_VRF12_OC_STATUS_SHIFT                  7
#define PMIC_STRUP_VRF18_OC_STATUS_ADDR                   \
	MT6363_OC_SDN_STS3
#define PMIC_STRUP_VRF18_OC_STATUS_MASK                   0x1
#define PMIC_STRUP_VRF18_OC_STATUS_SHIFT                  0
#define PMIC_STRUP_VRF13_OC_STATUS_ADDR                   \
	MT6363_OC_SDN_STS3
#define PMIC_STRUP_VRF13_OC_STATUS_MASK                   0x1
#define PMIC_STRUP_VRF13_OC_STATUS_SHIFT                  1
#define PMIC_STRUP_VRF09_OC_STATUS_ADDR                   \
	MT6363_OC_SDN_STS3
#define PMIC_STRUP_VRF09_OC_STATUS_MASK                   0x1
#define PMIC_STRUP_VRF09_OC_STATUS_SHIFT                  2
#define PMIC_STRUP_VSRAM_APU_OC_STATUS_ADDR               \
	MT6363_OC_SDN_STS3
#define PMIC_STRUP_VSRAM_APU_OC_STATUS_MASK               0x1
#define PMIC_STRUP_VSRAM_APU_OC_STATUS_SHIFT              3
#define PMIC_STRUP_VSRAM_MDFE_OC_STATUS_ADDR              \
	MT6363_OC_SDN_STS3
#define PMIC_STRUP_VSRAM_MDFE_OC_STATUS_MASK              0x1
#define PMIC_STRUP_VSRAM_MDFE_OC_STATUS_SHIFT             4
#define PMIC_STRUP_VSRAM_CPUM_OC_STATUS_ADDR              \
	MT6363_OC_SDN_STS3
#define PMIC_STRUP_VSRAM_CPUM_OC_STATUS_MASK              0x1
#define PMIC_STRUP_VSRAM_CPUM_OC_STATUS_SHIFT             5
#define PMIC_STRUP_VSRAM_CPUB_OC_STATUS_ADDR              \
	MT6363_OC_SDN_STS3
#define PMIC_STRUP_VSRAM_CPUB_OC_STATUS_MASK              0x1
#define PMIC_STRUP_VSRAM_CPUB_OC_STATUS_SHIFT             6
#define PMIC_STRUP_VSRAM_CPUL_OC_STATUS_ADDR              \
	MT6363_OC_SDN_STS3
#define PMIC_STRUP_VSRAM_CPUL_OC_STATUS_MASK              0x1
#define PMIC_STRUP_VSRAM_CPUL_OC_STATUS_SHIFT             7
#define PMIC_STRUP_VBUCK3_MODE_STATUS_ADDR                \
	MT6363_VR_SDN_MODE0
#define PMIC_STRUP_VBUCK3_MODE_STATUS_MASK                0x3
#define PMIC_STRUP_VBUCK3_MODE_STATUS_SHIFT               0
#define PMIC_STRUP_VBUCK2_MODE_STATUS_ADDR                \
	MT6363_VR_SDN_MODE0
#define PMIC_STRUP_VBUCK2_MODE_STATUS_MASK                0x3
#define PMIC_STRUP_VBUCK2_MODE_STATUS_SHIFT               2
#define PMIC_STRUP_VBUCK7_MODE_STATUS_ADDR                \
	MT6363_VR_SDN_MODE0
#define PMIC_STRUP_VBUCK7_MODE_STATUS_MASK                0x3
#define PMIC_STRUP_VBUCK7_MODE_STATUS_SHIFT               4
#define PMIC_STRUP_VS3_MODE_STATUS_ADDR                   \
	MT6363_VR_SDN_MODE0
#define PMIC_STRUP_VS3_MODE_STATUS_MASK                   0x3
#define PMIC_STRUP_VS3_MODE_STATUS_SHIFT                  6
#define PMIC_STRUP_VBUCK1_MODE_STATUS_ADDR                \
	MT6363_VR_SDN_MODE1
#define PMIC_STRUP_VBUCK1_MODE_STATUS_MASK                0x3
#define PMIC_STRUP_VBUCK1_MODE_STATUS_SHIFT               0
#define PMIC_STRUP_VBUCK6_MODE_STATUS_ADDR                \
	MT6363_VR_SDN_MODE1
#define PMIC_STRUP_VBUCK6_MODE_STATUS_MASK                0x3
#define PMIC_STRUP_VBUCK6_MODE_STATUS_SHIFT               2
#define PMIC_STRUP_VBUCK5_MODE_STATUS_ADDR                \
	MT6363_VR_SDN_MODE1
#define PMIC_STRUP_VBUCK5_MODE_STATUS_MASK                0x3
#define PMIC_STRUP_VBUCK5_MODE_STATUS_SHIFT               4
#define PMIC_STRUP_VBUCK4_MODE_STATUS_ADDR                \
	MT6363_VR_SDN_MODE1
#define PMIC_STRUP_VBUCK4_MODE_STATUS_MASK                0x3
#define PMIC_STRUP_VBUCK4_MODE_STATUS_SHIFT               6
#define PMIC_STRUP_VSRAM_MODEM_MODE_STATUS_ADDR           \
	MT6363_VR_SDN_MODE2
#define PMIC_STRUP_VSRAM_MODEM_MODE_STATUS_MASK           0x3
#define PMIC_STRUP_VSRAM_MODEM_MODE_STATUS_SHIFT          0
#define PMIC_STRUP_VAUX18_MODE_STATUS_ADDR                \
	MT6363_VR_SDN_MODE2
#define PMIC_STRUP_VAUX18_MODE_STATUS_MASK                0x3
#define PMIC_STRUP_VAUX18_MODE_STATUS_SHIFT               2
#define PMIC_STRUP_VS1_MODE_STATUS_ADDR                   \
	MT6363_VR_SDN_MODE2
#define PMIC_STRUP_VS1_MODE_STATUS_MASK                   0x3
#define PMIC_STRUP_VS1_MODE_STATUS_SHIFT                  4
#define PMIC_STRUP_VS2_MODE_STATUS_ADDR                   \
	MT6363_VR_SDN_MODE2
#define PMIC_STRUP_VS2_MODE_STATUS_MASK                   0x3
#define PMIC_STRUP_VS2_MODE_STATUS_SHIFT                  6
#define PMIC_STRUP_VA12_2_MODE_STATUS_ADDR                \
	MT6363_VR_SDN_MODE3
#define PMIC_STRUP_VA12_2_MODE_STATUS_MASK                0x3
#define PMIC_STRUP_VA12_2_MODE_STATUS_SHIFT               0
#define PMIC_STRUP_VA12_1_MODE_STATUS_ADDR                \
	MT6363_VR_SDN_MODE3
#define PMIC_STRUP_VA12_1_MODE_STATUS_MASK                0x3
#define PMIC_STRUP_VA12_1_MODE_STATUS_SHIFT               2
#define PMIC_STRUP_VIO075_MODE_STATUS_ADDR                \
	MT6363_VR_SDN_MODE3
#define PMIC_STRUP_VIO075_MODE_STATUS_MASK                0x3
#define PMIC_STRUP_VIO075_MODE_STATUS_SHIFT               4
#define PMIC_STRUP_VSRAM_DIGRF_MODE_STATUS_ADDR           \
	MT6363_VR_SDN_MODE3
#define PMIC_STRUP_VSRAM_DIGRF_MODE_STATUS_MASK           0x3
#define PMIC_STRUP_VSRAM_DIGRF_MODE_STATUS_SHIFT          6
#define PMIC_STRUP_VUFS18_MODE_STATUS_ADDR                \
	MT6363_VR_SDN_MODE4
#define PMIC_STRUP_VUFS18_MODE_STATUS_MASK                0x3
#define PMIC_STRUP_VUFS18_MODE_STATUS_SHIFT               0
#define PMIC_STRUP_VUFS12_MODE_STATUS_ADDR                \
	MT6363_VR_SDN_MODE4
#define PMIC_STRUP_VUFS12_MODE_STATUS_MASK                0x3
#define PMIC_STRUP_VUFS12_MODE_STATUS_SHIFT               2
#define PMIC_STRUP_VRFIO18_MODE_STATUS_ADDR               \
	MT6363_VR_SDN_MODE4
#define PMIC_STRUP_VRFIO18_MODE_STATUS_MASK               0x3
#define PMIC_STRUP_VRFIO18_MODE_STATUS_SHIFT              4
#define PMIC_STRUP_VRF12_MODE_STATUS_ADDR                 \
	MT6363_VR_SDN_MODE4
#define PMIC_STRUP_VRF12_MODE_STATUS_MASK                 0x3
#define PMIC_STRUP_VRF12_MODE_STATUS_SHIFT                6
#define PMIC_STRUP_VEMC_MODE_STATUS_ADDR                  \
	MT6363_VR_SDN_MODE5
#define PMIC_STRUP_VEMC_MODE_STATUS_MASK                  0x3
#define PMIC_STRUP_VEMC_MODE_STATUS_SHIFT                 0
#define PMIC_STRUP_VM18_MODE_STATUS_ADDR                  \
	MT6363_VR_SDN_MODE5
#define PMIC_STRUP_VM18_MODE_STATUS_MASK                  0x3
#define PMIC_STRUP_VM18_MODE_STATUS_SHIFT                 2
#define PMIC_STRUP_VIO18_MODE_STATUS_ADDR                 \
	MT6363_VR_SDN_MODE5
#define PMIC_STRUP_VIO18_MODE_STATUS_MASK                 0x3
#define PMIC_STRUP_VIO18_MODE_STATUS_SHIFT                4
#define PMIC_STRUP_VA15_MODE_STATUS_ADDR                  \
	MT6363_VR_SDN_MODE5
#define PMIC_STRUP_VA15_MODE_STATUS_MASK                  0x3
#define PMIC_STRUP_VA15_MODE_STATUS_SHIFT                 6
#define PMIC_STRUP_VSRAM_MDFE_MODE_STATUS_ADDR            \
	MT6363_VR_SDN_MODE6
#define PMIC_STRUP_VSRAM_MDFE_MODE_STATUS_MASK            0x3
#define PMIC_STRUP_VSRAM_MDFE_MODE_STATUS_SHIFT           0
#define PMIC_STRUP_VSRAM_CPUM_MODE_STATUS_ADDR            \
	MT6363_VR_SDN_MODE6
#define PMIC_STRUP_VSRAM_CPUM_MODE_STATUS_MASK            0x3
#define PMIC_STRUP_VSRAM_CPUM_MODE_STATUS_SHIFT           2
#define PMIC_STRUP_VSRAM_CPUB_MODE_STATUS_ADDR            \
	MT6363_VR_SDN_MODE6
#define PMIC_STRUP_VSRAM_CPUB_MODE_STATUS_MASK            0x3
#define PMIC_STRUP_VSRAM_CPUB_MODE_STATUS_SHIFT           4
#define PMIC_STRUP_VSRAM_CPUL_MODE_STATUS_ADDR            \
	MT6363_VR_SDN_MODE6
#define PMIC_STRUP_VSRAM_CPUL_MODE_STATUS_MASK            0x3
#define PMIC_STRUP_VSRAM_CPUL_MODE_STATUS_SHIFT           6
#define PMIC_STRUP_VRF18_MODE_STATUS_ADDR                 \
	MT6363_VR_SDN_MODE7
#define PMIC_STRUP_VRF18_MODE_STATUS_MASK                 0x3
#define PMIC_STRUP_VRF18_MODE_STATUS_SHIFT                0
#define PMIC_STRUP_VRF13_MODE_STATUS_ADDR                 \
	MT6363_VR_SDN_MODE7
#define PMIC_STRUP_VRF13_MODE_STATUS_MASK                 0x3
#define PMIC_STRUP_VRF13_MODE_STATUS_SHIFT                2
#define PMIC_STRUP_VRF09_MODE_STATUS_ADDR                 \
	MT6363_VR_SDN_MODE7
#define PMIC_STRUP_VRF09_MODE_STATUS_MASK                 0x3
#define PMIC_STRUP_VRF09_MODE_STATUS_SHIFT                4
#define PMIC_STRUP_VSRAM_APU_MODE_STATUS_ADDR             \
	MT6363_VR_SDN_MODE7
#define PMIC_STRUP_VSRAM_APU_MODE_STATUS_MASK             0x3
#define PMIC_STRUP_VSRAM_APU_MODE_STATUS_SHIFT            6
#define PMIC_RG_VR_RST_CK_EN_ADDR                         \
	MT6363_TOP_VRCTL_CLK_CON0
#define PMIC_RG_VR_RST_CK_EN_MASK                         0x1
#define PMIC_RG_VR_RST_CK_EN_SHIFT                        0
#define PMIC_RG_VRC_1M_CKEN_SW_SEL_ADDR                   \
	MT6363_TOP_VRCTL_CLK_CON0
#define PMIC_RG_VRC_1M_CKEN_SW_SEL_MASK                   0x1
#define PMIC_RG_VRC_1M_CKEN_SW_SEL_SHIFT                  1
#define PMIC_RG_VRC_1M_CKEN_SW_ADDR                       \
	MT6363_TOP_VRCTL_CLK_CON0
#define PMIC_RG_VRC_1M_CKEN_SW_MASK                       0x1
#define PMIC_RG_VRC_1M_CKEN_SW_SHIFT                      2
#define PMIC_RG_WDT_VOSEL_DBG_EN_ADDR                     \
	MT6363_TOP_VRCTL_DBG_CON0
#define PMIC_RG_WDT_VOSEL_DBG_EN_MASK                     0x1
#define PMIC_RG_WDT_VOSEL_DBG_EN_SHIFT                    0
#define PMIC_RG_VRC_ATST_PG_MODE_ADDR                     \
	MT6363_TOP_VRCTL_DBG_CON0
#define PMIC_RG_VRC_ATST_PG_MODE_MASK                     0x1
#define PMIC_RG_VRC_ATST_PG_MODE_SHIFT                    1
#define PMIC_RG_TOP_VRCTL_RSV_ADDR                        \
	MT6363_TOP_VRCTL_RSV
#define PMIC_RG_TOP_VRCTL_RSV_MASK                        0xFF
#define PMIC_RG_TOP_VRCTL_RSV_SHIFT                       0
#define PMIC_RG_APLP_VR_CFG_ADDR                          \
	MT6363_TOP_VRCTL_APLP_CFG
#define PMIC_RG_APLP_VR_CFG_MASK                          0x1
#define PMIC_RG_APLP_VR_CFG_SHIFT                         0
#define PMIC_RG_BUCK_VS2_EN_ADDR                          \
	MT6363_TOP_VRCTL_VR0_EN
#define PMIC_RG_BUCK_VS2_EN_MASK                          0x1
#define PMIC_RG_BUCK_VS2_EN_SHIFT                         0
#define PMIC_RG_BUCK_VBUCK1_EN_ADDR                       \
	MT6363_TOP_VRCTL_VR0_EN
#define PMIC_RG_BUCK_VBUCK1_EN_MASK                       0x1
#define PMIC_RG_BUCK_VBUCK1_EN_SHIFT                      1
#define PMIC_RG_BUCK_VBUCK2_EN_ADDR                       \
	MT6363_TOP_VRCTL_VR0_EN
#define PMIC_RG_BUCK_VBUCK2_EN_MASK                       0x1
#define PMIC_RG_BUCK_VBUCK2_EN_SHIFT                      2
#define PMIC_RG_BUCK_VBUCK3_EN_ADDR                       \
	MT6363_TOP_VRCTL_VR0_EN
#define PMIC_RG_BUCK_VBUCK3_EN_MASK                       0x1
#define PMIC_RG_BUCK_VBUCK3_EN_SHIFT                      3
#define PMIC_RG_BUCK_VBUCK4_EN_ADDR                       \
	MT6363_TOP_VRCTL_VR0_EN
#define PMIC_RG_BUCK_VBUCK4_EN_MASK                       0x1
#define PMIC_RG_BUCK_VBUCK4_EN_SHIFT                      4
#define PMIC_RG_BUCK_VBUCK5_EN_ADDR                       \
	MT6363_TOP_VRCTL_VR0_EN
#define PMIC_RG_BUCK_VBUCK5_EN_MASK                       0x1
#define PMIC_RG_BUCK_VBUCK5_EN_SHIFT                      5
#define PMIC_RG_BUCK_VBUCK6_EN_ADDR                       \
	MT6363_TOP_VRCTL_VR0_EN
#define PMIC_RG_BUCK_VBUCK6_EN_MASK                       0x1
#define PMIC_RG_BUCK_VBUCK6_EN_SHIFT                      6
#define PMIC_RG_BUCK_VBUCK7_EN_ADDR                       \
	MT6363_TOP_VRCTL_VR0_EN
#define PMIC_RG_BUCK_VBUCK7_EN_MASK                       0x1
#define PMIC_RG_BUCK_VBUCK7_EN_SHIFT                      7
#define PMIC_RG_BUCK_VR0_EN_SET_ADDR                      \
	MT6363_TOP_VRCTL_VR0_EN_SET
#define PMIC_RG_BUCK_VR0_EN_SET_MASK                      0xFF
#define PMIC_RG_BUCK_VR0_EN_SET_SHIFT                     0
#define PMIC_RG_BUCK_VR0_EN_CLR_ADDR                      \
	MT6363_TOP_VRCTL_VR0_EN_CLR
#define PMIC_RG_BUCK_VR0_EN_CLR_MASK                      0xFF
#define PMIC_RG_BUCK_VR0_EN_CLR_SHIFT                     0
#define PMIC_RG_BUCK_VS1_EN_ADDR                          \
	MT6363_TOP_VRCTL_VR1_EN
#define PMIC_RG_BUCK_VS1_EN_MASK                          0x1
#define PMIC_RG_BUCK_VS1_EN_SHIFT                         0
#define PMIC_RG_BUCK_VS3_EN_ADDR                          \
	MT6363_TOP_VRCTL_VR1_EN
#define PMIC_RG_BUCK_VS3_EN_MASK                          0x1
#define PMIC_RG_BUCK_VS3_EN_SHIFT                         1
#define PMIC_RG_LDO_VSRAM_DIGRF_EN_ADDR                   \
	MT6363_TOP_VRCTL_VR1_EN
#define PMIC_RG_LDO_VSRAM_DIGRF_EN_MASK                   0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_EN_SHIFT                  4
#define PMIC_RG_LDO_VSRAM_MDFE_EN_ADDR                    \
	MT6363_TOP_VRCTL_VR1_EN
#define PMIC_RG_LDO_VSRAM_MDFE_EN_MASK                    0x1
#define PMIC_RG_LDO_VSRAM_MDFE_EN_SHIFT                   5
#define PMIC_RG_LDO_VSRAM_MODEM_EN_ADDR                   \
	MT6363_TOP_VRCTL_VR1_EN
#define PMIC_RG_LDO_VSRAM_MODEM_EN_MASK                   0x1
#define PMIC_RG_LDO_VSRAM_MODEM_EN_SHIFT                  6
#define PMIC_RG_BUCK_VR1_EN_SET_ADDR                      \
	MT6363_TOP_VRCTL_VR1_EN_SET
#define PMIC_RG_BUCK_VR1_EN_SET_MASK                      0xFF
#define PMIC_RG_BUCK_VR1_EN_SET_SHIFT                     0
#define PMIC_RG_BUCK_VR1_EN_CLR_ADDR                      \
	MT6363_TOP_VRCTL_VR1_EN_CLR
#define PMIC_RG_BUCK_VR1_EN_CLR_MASK                      0xFF
#define PMIC_RG_BUCK_VR1_EN_CLR_SHIFT                     0
#define PMIC_RG_BUCK_VS2_LP_ADDR                          \
	MT6363_TOP_VRCTL_VR0_LP
#define PMIC_RG_BUCK_VS2_LP_MASK                          0x1
#define PMIC_RG_BUCK_VS2_LP_SHIFT                         0
#define PMIC_RG_BUCK_VBUCK1_LP_ADDR                       \
	MT6363_TOP_VRCTL_VR0_LP
#define PMIC_RG_BUCK_VBUCK1_LP_MASK                       0x1
#define PMIC_RG_BUCK_VBUCK1_LP_SHIFT                      1
#define PMIC_RG_BUCK_VBUCK2_LP_ADDR                       \
	MT6363_TOP_VRCTL_VR0_LP
#define PMIC_RG_BUCK_VBUCK2_LP_MASK                       0x1
#define PMIC_RG_BUCK_VBUCK2_LP_SHIFT                      2
#define PMIC_RG_BUCK_VBUCK3_LP_ADDR                       \
	MT6363_TOP_VRCTL_VR0_LP
#define PMIC_RG_BUCK_VBUCK3_LP_MASK                       0x1
#define PMIC_RG_BUCK_VBUCK3_LP_SHIFT                      3
#define PMIC_RG_BUCK_VBUCK4_LP_ADDR                       \
	MT6363_TOP_VRCTL_VR0_LP
#define PMIC_RG_BUCK_VBUCK4_LP_MASK                       0x1
#define PMIC_RG_BUCK_VBUCK4_LP_SHIFT                      4
#define PMIC_RG_BUCK_VBUCK5_LP_ADDR                       \
	MT6363_TOP_VRCTL_VR0_LP
#define PMIC_RG_BUCK_VBUCK5_LP_MASK                       0x1
#define PMIC_RG_BUCK_VBUCK5_LP_SHIFT                      5
#define PMIC_RG_BUCK_VBUCK6_LP_ADDR                       \
	MT6363_TOP_VRCTL_VR0_LP
#define PMIC_RG_BUCK_VBUCK6_LP_MASK                       0x1
#define PMIC_RG_BUCK_VBUCK6_LP_SHIFT                      6
#define PMIC_RG_BUCK_VBUCK7_LP_ADDR                       \
	MT6363_TOP_VRCTL_VR0_LP
#define PMIC_RG_BUCK_VBUCK7_LP_MASK                       0x1
#define PMIC_RG_BUCK_VBUCK7_LP_SHIFT                      7
#define PMIC_RG_BUCK_VR0_LP_SET_ADDR                      \
	MT6363_TOP_VRCTL_VR0_LP_SET
#define PMIC_RG_BUCK_VR0_LP_SET_MASK                      0xFF
#define PMIC_RG_BUCK_VR0_LP_SET_SHIFT                     0
#define PMIC_RG_BUCK_VR0_LP_CLR_ADDR                      \
	MT6363_TOP_VRCTL_VR0_LP_CLR
#define PMIC_RG_BUCK_VR0_LP_CLR_MASK                      0xFF
#define PMIC_RG_BUCK_VR0_LP_CLR_SHIFT                     0
#define PMIC_RG_BUCK_VS1_LP_ADDR                          \
	MT6363_TOP_VRCTL_VR1_LP
#define PMIC_RG_BUCK_VS1_LP_MASK                          0x1
#define PMIC_RG_BUCK_VS1_LP_SHIFT                         0
#define PMIC_RG_BUCK_VS3_LP_ADDR                          \
	MT6363_TOP_VRCTL_VR1_LP
#define PMIC_RG_BUCK_VS3_LP_MASK                          0x1
#define PMIC_RG_BUCK_VS3_LP_SHIFT                         1
#define PMIC_RG_LDO_VSRAM_DIGRF_LP_ADDR                   \
	MT6363_TOP_VRCTL_VR1_LP
#define PMIC_RG_LDO_VSRAM_DIGRF_LP_MASK                   0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_LP_SHIFT                  4
#define PMIC_RG_LDO_VSRAM_MDFE_LP_ADDR                    \
	MT6363_TOP_VRCTL_VR1_LP
#define PMIC_RG_LDO_VSRAM_MDFE_LP_MASK                    0x1
#define PMIC_RG_LDO_VSRAM_MDFE_LP_SHIFT                   5
#define PMIC_RG_LDO_VSRAM_MODEM_LP_ADDR                   \
	MT6363_TOP_VRCTL_VR1_LP
#define PMIC_RG_LDO_VSRAM_MODEM_LP_MASK                   0x1
#define PMIC_RG_LDO_VSRAM_MODEM_LP_SHIFT                  6
#define PMIC_RG_BUCK_VR1_LP_SET_ADDR                      \
	MT6363_TOP_VRCTL_VR1_LP_SET
#define PMIC_RG_BUCK_VR1_LP_SET_MASK                      0xFF
#define PMIC_RG_BUCK_VR1_LP_SET_SHIFT                     0
#define PMIC_RG_BUCK_VR1_LP_CLR_ADDR                      \
	MT6363_TOP_VRCTL_VR1_LP_CLR
#define PMIC_RG_BUCK_VR1_LP_CLR_MASK                      0xFF
#define PMIC_RG_BUCK_VR1_LP_CLR_SHIFT                     0
#define PMIC_RG_BUCK_VS2_VOSEL_ADDR                       \
	MT6363_TOP_VRCTL_VOSEL_VBUCK0
#define PMIC_RG_BUCK_VS2_VOSEL_MASK                       0xFF
#define PMIC_RG_BUCK_VS2_VOSEL_SHIFT                      0
#define PMIC_RG_BUCK_VBUCK1_VOSEL_ADDR                    \
	MT6363_TOP_VRCTL_VOSEL_VBUCK1
#define PMIC_RG_BUCK_VBUCK1_VOSEL_MASK                    0xFF
#define PMIC_RG_BUCK_VBUCK1_VOSEL_SHIFT                   0
#define PMIC_RG_BUCK_VBUCK2_VOSEL_ADDR                    \
	MT6363_TOP_VRCTL_VOSEL_VBUCK2
#define PMIC_RG_BUCK_VBUCK2_VOSEL_MASK                    0xFF
#define PMIC_RG_BUCK_VBUCK2_VOSEL_SHIFT                   0
#define PMIC_RG_BUCK_VBUCK3_VOSEL_ADDR                    \
	MT6363_TOP_VRCTL_VOSEL_VBUCK3
#define PMIC_RG_BUCK_VBUCK3_VOSEL_MASK                    0xFF
#define PMIC_RG_BUCK_VBUCK3_VOSEL_SHIFT                   0
#define PMIC_RG_BUCK_VBUCK4_VOSEL_ADDR                    \
	MT6363_TOP_VRCTL_VOSEL_VBUCK4
#define PMIC_RG_BUCK_VBUCK4_VOSEL_MASK                    0xFF
#define PMIC_RG_BUCK_VBUCK4_VOSEL_SHIFT                   0
#define PMIC_RG_BUCK_VBUCK5_VOSEL_ADDR                    \
	MT6363_TOP_VRCTL_VOSEL_VBUCK5
#define PMIC_RG_BUCK_VBUCK5_VOSEL_MASK                    0xFF
#define PMIC_RG_BUCK_VBUCK5_VOSEL_SHIFT                   0
#define PMIC_RG_BUCK_VBUCK6_VOSEL_ADDR                    \
	MT6363_TOP_VRCTL_VOSEL_VBUCK6
#define PMIC_RG_BUCK_VBUCK6_VOSEL_MASK                    0xFF
#define PMIC_RG_BUCK_VBUCK6_VOSEL_SHIFT                   0
#define PMIC_RG_BUCK_VBUCK7_VOSEL_ADDR                    \
	MT6363_TOP_VRCTL_VOSEL_VBUCK7
#define PMIC_RG_BUCK_VBUCK7_VOSEL_MASK                    0xFF
#define PMIC_RG_BUCK_VBUCK7_VOSEL_SHIFT                   0
#define PMIC_RG_BUCK_VS1_VOSEL_ADDR                       \
	MT6363_TOP_VRCTL_VOSEL_VBUCK8
#define PMIC_RG_BUCK_VS1_VOSEL_MASK                       0xFF
#define PMIC_RG_BUCK_VS1_VOSEL_SHIFT                      0
#define PMIC_RG_BUCK_VS3_VOSEL_ADDR                       \
	MT6363_TOP_VRCTL_VOSEL_VBUCK9
#define PMIC_RG_BUCK_VS3_VOSEL_MASK                       0xFF
#define PMIC_RG_BUCK_VS3_VOSEL_SHIFT                      0
#define PMIC_RG_LDO_VSRAM_DIGRF_VOSEL_ADDR                \
	MT6363_TOP_VRCTL_VOSEL_VSRAM0
#define PMIC_RG_LDO_VSRAM_DIGRF_VOSEL_MASK                0x7F
#define PMIC_RG_LDO_VSRAM_DIGRF_VOSEL_SHIFT               0
#define PMIC_RG_LDO_VSRAM_MDFE_VOSEL_ADDR                 \
	MT6363_TOP_VRCTL_VOSEL_VSRAM1
#define PMIC_RG_LDO_VSRAM_MDFE_VOSEL_MASK                 0x7F
#define PMIC_RG_LDO_VSRAM_MDFE_VOSEL_SHIFT                0
#define PMIC_RG_LDO_VSRAM_MODEM_VOSEL_ADDR                \
	MT6363_TOP_VRCTL_VOSEL_VSRAM2
#define PMIC_RG_LDO_VSRAM_MODEM_VOSEL_MASK                0x7F
#define PMIC_RG_LDO_VSRAM_MODEM_VOSEL_SHIFT               0
#define PMIC_RG_TOP_VRCTL_RSV0_ADDR                       \
	MT6363_TOP_VRCTL_RSV0
#define PMIC_RG_TOP_VRCTL_RSV0_MASK                       0xFF
#define PMIC_RG_TOP_VRCTL_RSV0_SHIFT                      0
#define PMIC_RG_TOP_VRCTL_RSV1_ADDR                       \
	MT6363_TOP_VRCTL_RSV1
#define PMIC_RG_TOP_VRCTL_RSV1_MASK                       0xFF
#define PMIC_RG_TOP_VRCTL_RSV1_SHIFT                      0
#define PMIC_RG_APLP_VCN13_LP_ADDR                        \
	MT6363_TOP_VRCTL_APLP_CON0
#define PMIC_RG_APLP_VCN13_LP_MASK                        0x1
#define PMIC_RG_APLP_VCN13_LP_SHIFT                       0
#define PMIC_RG_APLP_VCN13_EN_ADDR                        \
	MT6363_TOP_VRCTL_APLP_CON0
#define PMIC_RG_APLP_VCN13_EN_MASK                        0x1
#define PMIC_RG_APLP_VCN13_EN_SHIFT                       1
#define PMIC_RG_APLP_VCN15_LP_ADDR                        \
	MT6363_TOP_VRCTL_APLP_CON0
#define PMIC_RG_APLP_VCN15_LP_MASK                        0x1
#define PMIC_RG_APLP_VCN15_LP_SHIFT                       2
#define PMIC_RG_APLP_VCN15_EN_ADDR                        \
	MT6363_TOP_VRCTL_APLP_CON0
#define PMIC_RG_APLP_VCN15_EN_MASK                        0x1
#define PMIC_RG_APLP_VCN15_EN_SHIFT                       3
#define PMIC_RG_APLP_VCN33_1_LP_RSV_ADDR                  \
	MT6363_TOP_VRCTL_APLP_CON0
#define PMIC_RG_APLP_VCN33_1_LP_RSV_MASK                  0x1
#define PMIC_RG_APLP_VCN33_1_LP_RSV_SHIFT                 4
#define PMIC_RG_APLP_VCN33_1_EN_RSV_ADDR                  \
	MT6363_TOP_VRCTL_APLP_CON0
#define PMIC_RG_APLP_VCN33_1_EN_RSV_MASK                  0x1
#define PMIC_RG_APLP_VCN33_1_EN_RSV_SHIFT                 5
#define PMIC_RG_APLP_VCN33_2_LP_RSV_ADDR                  \
	MT6363_TOP_VRCTL_APLP_CON0
#define PMIC_RG_APLP_VCN33_2_LP_RSV_MASK                  0x1
#define PMIC_RG_APLP_VCN33_2_LP_RSV_SHIFT                 6
#define PMIC_RG_APLP_VCN33_2_EN_RSV_ADDR                  \
	MT6363_TOP_VRCTL_APLP_CON0
#define PMIC_RG_APLP_VCN33_2_EN_RSV_MASK                  0x1
#define PMIC_RG_APLP_VCN33_2_EN_RSV_SHIFT                 7
#define PMIC_RG_APLP_VANT18_LP_RSV_ADDR                   \
	MT6363_TOP_VRCTL_APLP_CON1
#define PMIC_RG_APLP_VANT18_LP_RSV_MASK                   0x1
#define PMIC_RG_APLP_VANT18_LP_RSV_SHIFT                  0
#define PMIC_RG_APLP_VANT18_EN_RSV_ADDR                   \
	MT6363_TOP_VRCTL_APLP_CON1
#define PMIC_RG_APLP_VANT18_EN_RSV_MASK                   0x1
#define PMIC_RG_APLP_VANT18_EN_RSV_SHIFT                  1
#define PMIC_RG_APLP_CON1_RSV_ADDR                        \
	MT6363_TOP_VRCTL_APLP_CON1
#define PMIC_RG_APLP_CON1_RSV_MASK                        0x3F
#define PMIC_RG_APLP_CON1_RSV_SHIFT                       2
#define PMIC_TOP_VRCTL_ELR_LEN_ADDR                       \
	MT6363_TOP_VRCTL_ELR_NUM
#define PMIC_TOP_VRCTL_ELR_LEN_MASK                       0xFF
#define PMIC_TOP_VRCTL_ELR_LEN_SHIFT                      0
#define PMIC_RG_BUCK_VS2_VOSEL_REMAP_ADDR                 \
	MT6363_TOP_VRCTL_ELR0
#define PMIC_RG_BUCK_VS2_VOSEL_REMAP_MASK                 0xFF
#define PMIC_RG_BUCK_VS2_VOSEL_REMAP_SHIFT                0
#define PMIC_RG_BUCK_VBUCK1_VOSEL_REMAP_ADDR              \
	MT6363_TOP_VRCTL_ELR1
#define PMIC_RG_BUCK_VBUCK1_VOSEL_REMAP_MASK              0xFF
#define PMIC_RG_BUCK_VBUCK1_VOSEL_REMAP_SHIFT             0
#define PMIC_RG_BUCK_VBUCK2_VOSEL_REMAP_ADDR              \
	MT6363_TOP_VRCTL_ELR2
#define PMIC_RG_BUCK_VBUCK2_VOSEL_REMAP_MASK              0xFF
#define PMIC_RG_BUCK_VBUCK2_VOSEL_REMAP_SHIFT             0
#define PMIC_RG_BUCK_VBUCK3_VOSEL_REMAP_ADDR              \
	MT6363_TOP_VRCTL_ELR3
#define PMIC_RG_BUCK_VBUCK3_VOSEL_REMAP_MASK              0xFF
#define PMIC_RG_BUCK_VBUCK3_VOSEL_REMAP_SHIFT             0
#define PMIC_RG_BUCK_VBUCK4_VOSEL_REMAP_ADDR              \
	MT6363_TOP_VRCTL_ELR4
#define PMIC_RG_BUCK_VBUCK4_VOSEL_REMAP_MASK              0xFF
#define PMIC_RG_BUCK_VBUCK4_VOSEL_REMAP_SHIFT             0
#define PMIC_RG_BUCK_VBUCK5_VOSEL_REMAP_ADDR              \
	MT6363_TOP_VRCTL_ELR5
#define PMIC_RG_BUCK_VBUCK5_VOSEL_REMAP_MASK              0xFF
#define PMIC_RG_BUCK_VBUCK5_VOSEL_REMAP_SHIFT             0
#define PMIC_RG_BUCK_VBUCK6_VOSEL_REMAP_ADDR              \
	MT6363_TOP_VRCTL_ELR6
#define PMIC_RG_BUCK_VBUCK6_VOSEL_REMAP_MASK              0xFF
#define PMIC_RG_BUCK_VBUCK6_VOSEL_REMAP_SHIFT             0
#define PMIC_RG_BUCK_VBUCK7_VOSEL_REMAP_ADDR              \
	MT6363_TOP_VRCTL_ELR7
#define PMIC_RG_BUCK_VBUCK7_VOSEL_REMAP_MASK              0xFF
#define PMIC_RG_BUCK_VBUCK7_VOSEL_REMAP_SHIFT             0
#define PMIC_RG_BUCK_VS1_VOSEL_REMAP_ADDR                 \
	MT6363_TOP_VRCTL_ELR8
#define PMIC_RG_BUCK_VS1_VOSEL_REMAP_MASK                 0xFF
#define PMIC_RG_BUCK_VS1_VOSEL_REMAP_SHIFT                0
#define PMIC_RG_BUCK_VS3_VOSEL_REMAP_ADDR                 \
	MT6363_TOP_VRCTL_ELR9
#define PMIC_RG_BUCK_VS3_VOSEL_REMAP_MASK                 0xFF
#define PMIC_RG_BUCK_VS3_VOSEL_REMAP_SHIFT                0
#define PMIC_RG_LDO_VSRAM_DIGRF_VOSEL_REMAP_ADDR          \
	MT6363_TOP_VRCTL_ELR10
#define PMIC_RG_LDO_VSRAM_DIGRF_VOSEL_REMAP_MASK          0x7F
#define PMIC_RG_LDO_VSRAM_DIGRF_VOSEL_REMAP_SHIFT         0
#define PMIC_RG_LDO_VSRAM_MDFE_VOSEL_REMAP_ADDR           \
	MT6363_TOP_VRCTL_ELR11
#define PMIC_RG_LDO_VSRAM_MDFE_VOSEL_REMAP_MASK           0x7F
#define PMIC_RG_LDO_VSRAM_MDFE_VOSEL_REMAP_SHIFT          0
#define PMIC_RG_LDO_VSRAM_MODEM_VOSEL_REMAP_ADDR          \
	MT6363_TOP_VRCTL_ELR12
#define PMIC_RG_LDO_VSRAM_MODEM_VOSEL_REMAP_MASK          0x7F
#define PMIC_RG_LDO_VSRAM_MODEM_VOSEL_REMAP_SHIFT         0
#define PMIC_PLT_CFG_ANA_ID_ADDR                          \
	MT6363_PLT_CFG_ANA_ID
#define PMIC_PLT_CFG_ANA_ID_MASK                          0xFF
#define PMIC_PLT_CFG_ANA_ID_SHIFT                         0
#define PMIC_PLT_CFG_DIG_ID_ADDR                          \
	MT6363_PLT_CFG_DIG_ID
#define PMIC_PLT_CFG_DIG_ID_MASK                          0xFF
#define PMIC_PLT_CFG_DIG_ID_SHIFT                         0
#define PMIC_PLT_CFG_ANA_MINOR_REV_ADDR                   \
	MT6363_PLT_CFG_ANA_REV0
#define PMIC_PLT_CFG_ANA_MINOR_REV_MASK                   0xF
#define PMIC_PLT_CFG_ANA_MINOR_REV_SHIFT                  0
#define PMIC_PLT_CFG_ANA_MAJOR_REV_ADDR                   \
	MT6363_PLT_CFG_ANA_REV0
#define PMIC_PLT_CFG_ANA_MAJOR_REV_MASK                   0xF
#define PMIC_PLT_CFG_ANA_MAJOR_REV_SHIFT                  4
#define PMIC_PLT_CFG_DIG_MINOR_REV_ADDR                   \
	MT6363_PLT_CFG_DIG_REV0
#define PMIC_PLT_CFG_DIG_MINOR_REV_MASK                   0xF
#define PMIC_PLT_CFG_DIG_MINOR_REV_SHIFT                  0
#define PMIC_PLT_CFG_DIG_MAJOR_REV_ADDR                   \
	MT6363_PLT_CFG_DIG_REV0
#define PMIC_PLT_CFG_DIG_MAJOR_REV_MASK                   0xF
#define PMIC_PLT_CFG_DIG_MAJOR_REV_SHIFT                  4
#define PMIC_PLT_CFG_DSN_CBS_ADDR                         \
	MT6363_PLT_CFG_REV1
#define PMIC_PLT_CFG_DSN_CBS_MASK                         0x3
#define PMIC_PLT_CFG_DSN_CBS_SHIFT                        0
#define PMIC_PLT_CFG_DSN_BIX_ADDR                         \
	MT6363_PLT_CFG_REV1
#define PMIC_PLT_CFG_DSN_BIX_MASK                         0x3
#define PMIC_PLT_CFG_DSN_BIX_SHIFT                        2
#define PMIC_PLT_CFG_DSN_ESP_ADDR                         \
	MT6363_PLT_CFG_ESP
#define PMIC_PLT_CFG_DSN_ESP_MASK                         0xFF
#define PMIC_PLT_CFG_DSN_ESP_SHIFT                        0
#define PMIC_PLT_CFG_DSN_FPI_ADDR                         \
	MT6363_PLT_CFG_DSN_FPI
#define PMIC_PLT_CFG_DSN_FPI_MASK                         0xFF
#define PMIC_PLT_CFG_DSN_FPI_SHIFT                        0
#define PMIC_PLT_CFG_DSN_DXI_ADDR                         \
	MT6363_PLT_CFG_DSN_DXI
#define PMIC_PLT_CFG_DSN_DXI_MASK                         0xFF
#define PMIC_PLT_CFG_DSN_DXI_SHIFT                        0
#define PMIC_RG_OSC_128K_TRIM_RATE_ADDR                   \
	MT6363_TOP_CLK_TRIM
#define PMIC_RG_OSC_128K_TRIM_RATE_MASK                   0x3
#define PMIC_RG_OSC_128K_TRIM_RATE_SHIFT                  0
#define PMIC_DA_OSC_128K_TRIM_ADDR                        \
	MT6363_TOP_CLK_TRIM
#define PMIC_DA_OSC_128K_TRIM_MASK                        0x3F
#define PMIC_DA_OSC_128K_TRIM_SHIFT                       2
#define PMIC_RG_OSC_128K_TRIM_EN_ADDR                     \
	MT6363_TOP_CLK_TRIM_EN
#define PMIC_RG_OSC_128K_TRIM_EN_MASK                     0x1
#define PMIC_RG_OSC_128K_TRIM_EN_SHIFT                    0
#define PMIC_RG_OTP_OSC_CK_EN_SW_ADDR                     \
	MT6363_OTP_CLK_CON0
#define PMIC_RG_OTP_OSC_CK_EN_SW_MASK                     0x1
#define PMIC_RG_OTP_OSC_CK_EN_SW_SHIFT                    0
#define PMIC_RG_OTP_OSC_CK_EN_SW_SEL_ADDR                 \
	MT6363_OTP_CLK_CON0
#define PMIC_RG_OTP_OSC_CK_EN_SW_SEL_MASK                 0x1
#define PMIC_RG_OTP_OSC_CK_EN_SW_SEL_SHIFT                1
#define PMIC_RG_OTP_PA_ADDR                               \
	MT6363_OTP_CON0
#define PMIC_RG_OTP_PA_MASK                               0xFF
#define PMIC_RG_OTP_PA_SHIFT                              0
#define PMIC_RG_OTP_PDIN_ADDR                             \
	MT6363_OTP_CON1
#define PMIC_RG_OTP_PDIN_MASK                             0xFF
#define PMIC_RG_OTP_PDIN_SHIFT                            0
#define PMIC_RG_OTP_PTM_ADDR                              \
	MT6363_OTP_CON2
#define PMIC_RG_OTP_PTM_MASK                              0x3
#define PMIC_RG_OTP_PTM_SHIFT                             0
#define PMIC_RG_OTP_PWE_ADDR                              \
	MT6363_OTP_CON3
#define PMIC_RG_OTP_PWE_MASK                              0x3
#define PMIC_RG_OTP_PWE_SHIFT                             0
#define PMIC_RG_OTP_PPROG_ADDR                            \
	MT6363_OTP_CON4
#define PMIC_RG_OTP_PPROG_MASK                            0x1
#define PMIC_RG_OTP_PPROG_SHIFT                           0
#define PMIC_RG_OTP_PWE_SRC_ADDR                          \
	MT6363_OTP_CON5
#define PMIC_RG_OTP_PWE_SRC_MASK                          0x1
#define PMIC_RG_OTP_PWE_SRC_SHIFT                         0
#define PMIC_RG_OTP_PROG_PKEY_L_ADDR                      \
	MT6363_OTP_CON6_L
#define PMIC_RG_OTP_PROG_PKEY_L_MASK                      0xFF
#define PMIC_RG_OTP_PROG_PKEY_L_SHIFT                     0
#define PMIC_RG_OTP_PROG_PKEY_H_ADDR                      \
	MT6363_OTP_CON6_H
#define PMIC_RG_OTP_PROG_PKEY_H_MASK                      0xFF
#define PMIC_RG_OTP_PROG_PKEY_H_SHIFT                     0
#define PMIC_RG_OTP_RD_PKEY_L_ADDR                        \
	MT6363_OTP_CON7_L
#define PMIC_RG_OTP_RD_PKEY_L_MASK                        0xFF
#define PMIC_RG_OTP_RD_PKEY_L_SHIFT                       0
#define PMIC_RG_OTP_RD_PKEY_H_ADDR                        \
	MT6363_OTP_CON7_H
#define PMIC_RG_OTP_RD_PKEY_H_MASK                        0xFF
#define PMIC_RG_OTP_RD_PKEY_H_SHIFT                       0
#define PMIC_RG_OTP_RD_TRIG_ADDR                          \
	MT6363_OTP_CON8
#define PMIC_RG_OTP_RD_TRIG_MASK                          0x1
#define PMIC_RG_OTP_RD_TRIG_SHIFT                         0
#define PMIC_RG_RD_RDY_BYPASS_ADDR                        \
	MT6363_OTP_CON9
#define PMIC_RG_RD_RDY_BYPASS_MASK                        0x1
#define PMIC_RG_RD_RDY_BYPASS_SHIFT                       0
#define PMIC_RG_SKIP_OTP_OUT_ADDR                         \
	MT6363_OTP_CON10
#define PMIC_RG_SKIP_OTP_OUT_MASK                         0x1
#define PMIC_RG_SKIP_OTP_OUT_SHIFT                        0
#define PMIC_RG_OTP_RD_SW_ADDR                            \
	MT6363_OTP_CON11
#define PMIC_RG_OTP_RD_SW_MASK                            0x1
#define PMIC_RG_OTP_RD_SW_SHIFT                           0
#define PMIC_RG_OTP_DOUT_SW_L_ADDR                        \
	MT6363_OTP_CON12_L
#define PMIC_RG_OTP_DOUT_SW_L_MASK                        0xFF
#define PMIC_RG_OTP_DOUT_SW_L_SHIFT                       0
#define PMIC_RG_OTP_DOUT_SW_H_ADDR                        \
	MT6363_OTP_CON12_H
#define PMIC_RG_OTP_DOUT_SW_H_MASK                        0xFF
#define PMIC_RG_OTP_DOUT_SW_H_SHIFT                       0
#define PMIC_RG_OTP_RD_BUSY_ADDR                          \
	MT6363_OTP_CON13
#define PMIC_RG_OTP_RD_BUSY_MASK                          0x1
#define PMIC_RG_OTP_RD_BUSY_SHIFT                         0
#define PMIC_RG_OTP_RD_ACK_ADDR                           \
	MT6363_OTP_CON13
#define PMIC_RG_OTP_RD_ACK_MASK                           0x1
#define PMIC_RG_OTP_RD_ACK_SHIFT                          2
#define PMIC_RG_OTP_PA_SW_ADDR                            \
	MT6363_OTP_CON14
#define PMIC_RG_OTP_PA_SW_MASK                            0x7F
#define PMIC_RG_OTP_PA_SW_SHIFT                           0
#define PMIC_RG_OTP_CON_RSV0_ADDR                         \
	MT6363_OTP_CON14_H
#define PMIC_RG_OTP_CON_RSV0_MASK                         0xFF
#define PMIC_RG_OTP_CON_RSV0_SHIFT                        0
#define PMIC_TMA_KEY_L_ADDR                               \
	MT6363_TOP_TMA_KEY_L
#define PMIC_TMA_KEY_L_MASK                               0xFF
#define PMIC_TMA_KEY_L_SHIFT                              0
#define PMIC_TMA_KEY_H_ADDR                               \
	MT6363_TOP_TMA_KEY_H
#define PMIC_TMA_KEY_H_MASK                               0xFF
#define PMIC_TMA_KEY_H_SHIFT                              0
#define PMIC_TOP_MDB_RSV0_L_ADDR                          \
	MT6363_TOP_MDB_CONF0_L
#define PMIC_TOP_MDB_RSV0_L_MASK                          0xFF
#define PMIC_TOP_MDB_RSV0_L_SHIFT                         0
#define PMIC_TOP_MDB_RSV0_H_ADDR                          \
	MT6363_TOP_MDB_CONF0_H
#define PMIC_TOP_MDB_RSV0_H_MASK                          0xFF
#define PMIC_TOP_MDB_RSV0_H_SHIFT                         0
#define PMIC_TOP_MDB_RSV1_L_ADDR                          \
	MT6363_TOP_MDB_CONF1_L
#define PMIC_TOP_MDB_RSV1_L_MASK                          0xFF
#define PMIC_TOP_MDB_RSV1_L_SHIFT                         0
#define PMIC_TOP_MDB_RSV1_H_ADDR                          \
	MT6363_TOP_MDB_CONF1_H
#define PMIC_TOP_MDB_RSV1_H_MASK                          0xFF
#define PMIC_TOP_MDB_RSV1_H_SHIFT                         0
#define PMIC_RG_MDB_DM1_DS_EN_ADDR                        \
	MT6363_TOP_MDB_CONF2
#define PMIC_RG_MDB_DM1_DS_EN_MASK                        0x1
#define PMIC_RG_MDB_DM1_DS_EN_SHIFT                       0
#define PMIC_RG_AUTO_LOAD_FORCE_ADDR                      \
	MT6363_TOP_MDB_CONF2
#define PMIC_RG_AUTO_LOAD_FORCE_MASK                      0x1
#define PMIC_RG_AUTO_LOAD_FORCE_SHIFT                     1
#define PMIC_RG_OTP_WRITE_SEL_ADDR                        \
	MT6363_TOP_MDB_CONF2
#define PMIC_RG_OTP_WRITE_SEL_MASK                        0x1
#define PMIC_RG_OTP_WRITE_SEL_SHIFT                       2
#define PMIC_RG_TOP_MDB_BRIDGE_BYPASS_EN_ADDR             \
	MT6363_TOP_MDB_CONF3_L
#define PMIC_RG_TOP_MDB_BRIDGE_BYPASS_EN_MASK             0x1
#define PMIC_RG_TOP_MDB_BRIDGE_BYPASS_EN_SHIFT            0
#define PMIC_RG_SCK_MDB_BRIDGE_BYPASS_EN_ADDR             \
	MT6363_TOP_MDB_CONF3_L
#define PMIC_RG_SCK_MDB_BRIDGE_BYPASS_EN_MASK             0x1
#define PMIC_RG_SCK_MDB_BRIDGE_BYPASS_EN_SHIFT            1
#define PMIC_RG_LDO_MDB_BRIDGE_BYPASS_EN_ADDR             \
	MT6363_TOP_MDB_CONF3_L
#define PMIC_RG_LDO_MDB_BRIDGE_BYPASS_EN_MASK             0x1
#define PMIC_RG_LDO_MDB_BRIDGE_BYPASS_EN_SHIFT            2
#define PMIC_RG_BUCK_MDB_BRIDGE_BYPASS_EN_ADDR            \
	MT6363_TOP_MDB_CONF3_L
#define PMIC_RG_BUCK_MDB_BRIDGE_BYPASS_EN_MASK            0x1
#define PMIC_RG_BUCK_MDB_BRIDGE_BYPASS_EN_SHIFT           3
#define PMIC_RG_HK_MDB_BRIDGE_BYPASS_EN_ADDR              \
	MT6363_TOP_MDB_CONF3_L
#define PMIC_RG_HK_MDB_BRIDGE_BYPASS_EN_MASK              0x1
#define PMIC_RG_HK_MDB_BRIDGE_BYPASS_EN_SHIFT             4
#define PMIC_RG_VRC_M_MDB_BRIDGE_BYPASS_EN_ADDR           \
	MT6363_TOP_MDB_CONF3_L
#define PMIC_RG_VRC_M_MDB_BRIDGE_BYPASS_EN_MASK           0x1
#define PMIC_RG_VRC_M_MDB_BRIDGE_BYPASS_EN_SHIFT          5
#define PMIC_RG_VRC_P_MDB_BRIDGE_BYPASS_EN_ADDR           \
	MT6363_TOP_MDB_CONF3_L
#define PMIC_RG_VRC_P_MDB_BRIDGE_BYPASS_EN_MASK           0x1
#define PMIC_RG_VRC_P_MDB_BRIDGE_BYPASS_EN_SHIFT          6
#define PMIC_RG_MDB_BRDG_ACS_SUSPEND_ADDR                 \
	MT6363_TOP_MDB_CONF3_H
#define PMIC_RG_MDB_BRDG_ACS_SUSPEND_MASK                 0x1
#define PMIC_RG_MDB_BRDG_ACS_SUSPEND_SHIFT                0
#define PMIC_RG_MDB_BRDG_ACS_DEEPIDLE_ADDR                \
	MT6363_TOP_MDB_CONF3_H
#define PMIC_RG_MDB_BRDG_ACS_DEEPIDLE_MASK                0x1
#define PMIC_RG_MDB_BRDG_ACS_DEEPIDLE_SHIFT               1
#define PMIC_PLT_WPK_KEY_ADDR                             \
	MT6363_PLT_DIG_WPK
#define PMIC_PLT_WPK_KEY_MASK                             0xFF
#define PMIC_PLT_WPK_KEY_SHIFT                            0
#define PMIC_PLT_WPK_KEY_H_ADDR                           \
	MT6363_PLT_DIG_WPK_H
#define PMIC_PLT_WPK_KEY_H_MASK                           0xFF
#define PMIC_PLT_WPK_KEY_H_SHIFT                          0
#define PMIC_PLT_CFG_ELR_LEN_ADDR                         \
	MT6363_PLT_CFG_ELR_NUM
#define PMIC_PLT_CFG_ELR_LEN_MASK                         0xFF
#define PMIC_PLT_CFG_ELR_LEN_SHIFT                        0
#define PMIC_RG_OSC_128K_TRIM_ADDR                        \
	MT6363_PLT_CFG_ELR0
#define PMIC_RG_OSC_128K_TRIM_MASK                        0x3F
#define PMIC_RG_OSC_128K_TRIM_SHIFT                       0
#define PMIC_RG_OTP_EFUSE_RSV_ADDR                        \
	MT6363_PLT_CFG_ELR0
#define PMIC_RG_OTP_EFUSE_RSV_MASK                        0x1
#define PMIC_RG_OTP_EFUSE_RSV_SHIFT                       6
#define PMIC_RG_OTP_RDY_DLY_SEL_ADDR                      \
	MT6363_PLT_CFG_ELR0
#define PMIC_RG_OTP_RDY_DLY_SEL_MASK                      0x1
#define PMIC_RG_OTP_RDY_DLY_SEL_SHIFT                     7
#define PMIC_RG_ELR_A_RSV_ADDR                            \
	MT6363_PLG_CFG_ELR1
#define PMIC_RG_ELR_A_RSV_MASK                            0x3
#define PMIC_RG_ELR_A_RSV_SHIFT                           0
#define PMIC_RG_ELR_D_RSV_ADDR                            \
	MT6363_PLG_CFG_ELR1
#define PMIC_RG_ELR_D_RSV_MASK                            0x3
#define PMIC_RG_ELR_D_RSV_SHIFT                           2
#define PMIC_RG_ELR_P_RSV_ADDR                            \
	MT6363_PLG_CFG_ELR1
#define PMIC_RG_ELR_P_RSV_MASK                            0x3
#define PMIC_RG_ELR_P_RSV_SHIFT                           4
#define PMIC_SPMI_ANA_ID_ADDR                             \
	MT6363_SPMI_ANA_ID
#define PMIC_SPMI_ANA_ID_MASK                             0xFF
#define PMIC_SPMI_ANA_ID_SHIFT                            0
#define PMIC_SPMI_DIG_ID_ADDR                             \
	MT6363_SPMI_DIG_ID
#define PMIC_SPMI_DIG_ID_MASK                             0xFF
#define PMIC_SPMI_DIG_ID_SHIFT                            0
#define PMIC_SPMI_ANA_MINOR_REV_ADDR                      \
	MT6363_SPMI_ANA_REV0
#define PMIC_SPMI_ANA_MINOR_REV_MASK                      0xF
#define PMIC_SPMI_ANA_MINOR_REV_SHIFT                     0
#define PMIC_SPMI_ANA_MAJOR_REV_ADDR                      \
	MT6363_SPMI_ANA_REV0
#define PMIC_SPMI_ANA_MAJOR_REV_MASK                      0xF
#define PMIC_SPMI_ANA_MAJOR_REV_SHIFT                     4
#define PMIC_SPMI_DIG_MINOR_REV_ADDR                      \
	MT6363_SPMI_DIG_REV0
#define PMIC_SPMI_DIG_MINOR_REV_MASK                      0xF
#define PMIC_SPMI_DIG_MINOR_REV_SHIFT                     0
#define PMIC_SPMI_DIG_MAJOR_REV_ADDR                      \
	MT6363_SPMI_DIG_REV0
#define PMIC_SPMI_DIG_MAJOR_REV_MASK                      0xF
#define PMIC_SPMI_DIG_MAJOR_REV_SHIFT                     4
#define PMIC_SPMI_DSN_CBS_ADDR                            \
	MT6363_SPMI_REV1
#define PMIC_SPMI_DSN_CBS_MASK                            0x3
#define PMIC_SPMI_DSN_CBS_SHIFT                           0
#define PMIC_SPMI_DSN_BIX_ADDR                            \
	MT6363_SPMI_REV1
#define PMIC_SPMI_DSN_BIX_MASK                            0x3
#define PMIC_SPMI_DSN_BIX_SHIFT                           2
#define PMIC_SPMI_DSN_ESP_ADDR                            \
	MT6363_SPMI_ESP
#define PMIC_SPMI_DSN_ESP_MASK                            0xFF
#define PMIC_SPMI_DSN_ESP_SHIFT                           0
#define PMIC_SPMI_DSN_FPI_ADDR                            \
	MT6363_SPMI_DSN_FPI
#define PMIC_SPMI_DSN_FPI_MASK                            0xFF
#define PMIC_SPMI_DSN_FPI_SHIFT                           0
#define PMIC_SPMI_DSN_DXI_ADDR                            \
	MT6363_SPMI_DSN_DXI
#define PMIC_SPMI_DSN_DXI_MASK                            0xFF
#define PMIC_SPMI_DSN_DXI_SHIFT                           0
#define PMIC_RG_WDTRSTB_SRC_SEL_ADDR                      \
	MT6363_SPMI_PWR_CMD
#define PMIC_RG_WDTRSTB_SRC_SEL_MASK                      0x1
#define PMIC_RG_WDTRSTB_SRC_SEL_SHIFT                     0
#define PMIC_RG_SHUTDOWN_SRC_SEL_ADDR                     \
	MT6363_SPMI_PWR_CMD
#define PMIC_RG_SHUTDOWN_SRC_SEL_MASK                     0x1
#define PMIC_RG_SHUTDOWN_SRC_SEL_SHIFT                    1
#define PMIC_RG_SRCLKEN0_SRC_SEL_ADDR                     \
	MT6363_SPMI_PWR_CMD
#define PMIC_RG_SRCLKEN0_SRC_SEL_MASK                     0x1
#define PMIC_RG_SRCLKEN0_SRC_SEL_SHIFT                    2
#define PMIC_RG_SRCLKEN1_SRC_SEL_ADDR                     \
	MT6363_SPMI_PWR_CMD
#define PMIC_RG_SRCLKEN1_SRC_SEL_MASK                     0x1
#define PMIC_RG_SRCLKEN1_SRC_SEL_SHIFT                    3
#define PMIC_RG_SRCLKEN2_SRC_SEL_ADDR                     \
	MT6363_SPMI_PWR_CMD
#define PMIC_RG_SRCLKEN2_SRC_SEL_MASK                     0x1
#define PMIC_RG_SRCLKEN2_SRC_SEL_SHIFT                    4
#define PMIC_RG_SRCLKEN3_SRC_SEL_ADDR                     \
	MT6363_SPMI_PWR_CMD
#define PMIC_RG_SRCLKEN3_SRC_SEL_MASK                     0x1
#define PMIC_RG_SRCLKEN3_SRC_SEL_SHIFT                    5
#define PMIC_INT_TYPE_CON0_L_ADDR                         \
	MT6363_INT_TYPE_CON0_L
#define PMIC_INT_TYPE_CON0_L_MASK                         0xFF
#define PMIC_INT_TYPE_CON0_L_SHIFT                        0
#define PMIC_INT_TYPE_CON0_L_SET_ADDR                     \
	MT6363_INT_TYPE_CON0_L_SET
#define PMIC_INT_TYPE_CON0_L_SET_MASK                     0xFF
#define PMIC_INT_TYPE_CON0_L_SET_SHIFT                    0
#define PMIC_INT_TYPE_CON0_L_CLR_ADDR                     \
	MT6363_INT_TYPE_CON0_L_CLR
#define PMIC_INT_TYPE_CON0_L_CLR_MASK                     0xFF
#define PMIC_INT_TYPE_CON0_L_CLR_SHIFT                    0
#define PMIC_INT_TYPE_CON0_H_ADDR                         \
	MT6363_INT_TYPE_CON0_H
#define PMIC_INT_TYPE_CON0_H_MASK                         0xFF
#define PMIC_INT_TYPE_CON0_H_SHIFT                        0
#define PMIC_INT_TYPE_CON0_H_SET_ADDR                     \
	MT6363_INT_TYPE_CON0_H_SET
#define PMIC_INT_TYPE_CON0_H_SET_MASK                     0xFF
#define PMIC_INT_TYPE_CON0_H_SET_SHIFT                    0
#define PMIC_INT_TYPE_CON0_H_CLR_ADDR                     \
	MT6363_INT_TYPE_CON0_H_CLR
#define PMIC_INT_TYPE_CON0_H_CLR_MASK                     0xFF
#define PMIC_INT_TYPE_CON0_H_CLR_SHIFT                    0
#define PMIC_CPU_INT_STA_ADDR                             \
	MT6363_INT_STA
#define PMIC_CPU_INT_STA_MASK                             0x1
#define PMIC_CPU_INT_STA_SHIFT                            0
#define PMIC_MD32_INT_STA_ADDR                            \
	MT6363_INT_STA
#define PMIC_MD32_INT_STA_MASK                            0x1
#define PMIC_MD32_INT_STA_SHIFT                           1
#define PMIC_RG_SRCLKEN_IN3_SMPS_CLK_MODE_ADDR            \
	MT6363_RG_SPI_CON1
#define PMIC_RG_SRCLKEN_IN3_SMPS_CLK_MODE_MASK            0x1
#define PMIC_RG_SRCLKEN_IN3_SMPS_CLK_MODE_SHIFT           0
#define PMIC_RG_SRCLKEN_IN3_EN_SMPS_TEST_ADDR             \
	MT6363_RG_SPI_CON1
#define PMIC_RG_SRCLKEN_IN3_EN_SMPS_TEST_MASK             0x1
#define PMIC_RG_SRCLKEN_IN3_EN_SMPS_TEST_SHIFT            1
#define PMIC_RG_SRCLKEN_IN2_SMPS_CLK_MODE_ADDR            \
	MT6363_RG_SPI_CON1
#define PMIC_RG_SRCLKEN_IN2_SMPS_CLK_MODE_MASK            0x1
#define PMIC_RG_SRCLKEN_IN2_SMPS_CLK_MODE_SHIFT           2
#define PMIC_RG_SRCLKEN_IN2_EN_SMPS_TEST_ADDR             \
	MT6363_RG_SPI_CON1
#define PMIC_RG_SRCLKEN_IN2_EN_SMPS_TEST_MASK             0x1
#define PMIC_RG_SRCLKEN_IN2_EN_SMPS_TEST_SHIFT            3
#define PMIC_RG_SRCLKEN_IN2_EN_ADDR                       \
	MT6363_TOP_SPI_CON0
#define PMIC_RG_SRCLKEN_IN2_EN_MASK                       0x1
#define PMIC_RG_SRCLKEN_IN2_EN_SHIFT                      0
#define PMIC_RG_SRCLKEN_IN3_EN_ADDR                       \
	MT6363_TOP_SPI_CON1
#define PMIC_RG_SRCLKEN_IN3_EN_MASK                       0x1
#define PMIC_RG_SRCLKEN_IN3_EN_SHIFT                      0
#define PMIC_RG_EXTADR_EXT_REG_RW_ADDR                    \
	MT6363_SPMI_EXT_ADDR1
#define PMIC_RG_EXTADR_EXT_REG_RW_MASK                    0xFF
#define PMIC_RG_EXTADR_EXT_REG_RW_SHIFT                   0
#define PMIC_RG_EXTADR_REG0_W_ADDR                        \
	MT6363_SPMI_EXT_ADDR0
#define PMIC_RG_EXTADR_REG0_W_MASK                        0xFF
#define PMIC_RG_EXTADR_REG0_W_SHIFT                       0
#define PMIC_RG_EXTADR_REG0_W_H_ADDR                      \
	MT6363_SPMI_EXT_ADDR0_H
#define PMIC_RG_EXTADR_REG0_W_H_MASK                      0xFF
#define PMIC_RG_EXTADR_REG0_W_H_SHIFT                     0
#define PMIC_RG_EXTADR_REG_RW_ADDR                        \
	MT6363_SPMI_EXT_ADDR2
#define PMIC_RG_EXTADR_REG_RW_MASK                        0xFF
#define PMIC_RG_EXTADR_REG_RW_SHIFT                       0
#define PMIC_RG_EXTADR_REG_RW_H_ADDR                      \
	MT6363_SPMI_EXT_ADDR2_H
#define PMIC_RG_EXTADR_REG_RW_H_MASK                      0x7
#define PMIC_RG_EXTADR_REG_RW_H_SHIFT                     0
#define PMIC_RG_SPMI_RXDATA_MD_ADDR                       \
	MT6363_SPMI_EXT_ADDR2_H
#define PMIC_RG_SPMI_RXDATA_MD_MASK                       0x1
#define PMIC_RG_SPMI_RXDATA_MD_SHIFT                      3
#define PMIC_RG_SPMI_DLY_SEL_ADDR                         \
	MT6363_SPMI_EXT_ADDR2_H
#define PMIC_RG_SPMI_DLY_SEL_MASK                         0xF
#define PMIC_RG_SPMI_DLY_SEL_SHIFT                        4
#define PMIC_RG_RCS_ENABLE_ADDR                           \
	MT6363_SPMI_RCS_FUN0
#define PMIC_RG_RCS_ENABLE_MASK                           0x1
#define PMIC_RG_RCS_ENABLE_SHIFT                          0
#define PMIC_RG_RCS_ABIT_ADDR                             \
	MT6363_SPMI_RCS_FUN0
#define PMIC_RG_RCS_ABIT_MASK                             0x1
#define PMIC_RG_RCS_ABIT_SHIFT                            1
#define PMIC_RG_RCS_CMD_ADDR                              \
	MT6363_SPMI_RCS_FUN0
#define PMIC_RG_RCS_CMD_MASK                              0x3
#define PMIC_RG_RCS_CMD_SHIFT                             2
#define PMIC_RG_RCS_ID_ADDR                               \
	MT6363_SPMI_RCS_FUN0
#define PMIC_RG_RCS_ID_MASK                               0xF
#define PMIC_RG_RCS_ID_SHIFT                              4
#define PMIC_RG_RCS_ADDR_ADDR                             \
	MT6363_SPMI_RCS_FUN1
#define PMIC_RG_RCS_ADDR_MASK                             0xFF
#define PMIC_RG_RCS_ADDR_SHIFT                            0
#define PMIC_RG_INT_RCS0_ADDR                             \
	MT6363_SPMI_RCS_FUN2
#define PMIC_RG_INT_RCS0_MASK                             0x1
#define PMIC_RG_INT_RCS0_SHIFT                            0
#define PMIC_RG_INT_RCS1_ADDR                             \
	MT6363_SPMI_RCS_FUN2
#define PMIC_RG_INT_RCS1_MASK                             0x1
#define PMIC_RG_INT_RCS1_SHIFT                            1
#define PMIC_RG_INT_RCS1_CLR_ADDR                         \
	MT6363_SPMI_RCS_FUN2
#define PMIC_RG_INT_RCS1_CLR_MASK                         0x1
#define PMIC_RG_INT_RCS1_CLR_SHIFT                        2
#define PMIC_RG_PARTY_ERR_CLR_ADDR                        \
	MT6363_SPMI_RCS_FUN2
#define PMIC_RG_PARTY_ERR_CLR_MASK                        0x1
#define PMIC_RG_PARTY_ERR_CLR_SHIFT                       3
#define PMIC_RG_RCS_INT_REQ_MODE_ADDR                     \
	MT6363_SPMI_RCS_FUN2
#define PMIC_RG_RCS_INT_REQ_MODE_MASK                     0x1
#define PMIC_RG_RCS_INT_REQ_MODE_SHIFT                    4
#define PMIC_RG_GROUP_ID_EN_ADDR                          \
	MT6363_SPMI_RCS_FUN2
#define PMIC_RG_GROUP_ID_EN_MASK                          0x1
#define PMIC_RG_GROUP_ID_EN_SHIFT                         5
#define PMIC_RG_RCS_RVS0_ADDR                             \
	MT6363_SPMI_RCS_FUN2
#define PMIC_RG_RCS_RVS0_MASK                             0x3
#define PMIC_RG_RCS_RVS0_SHIFT                            6
#define PMIC_RGS_RCS_INT_DONE_ADDR                        \
	MT6363_SPMI_RCS_STS0
#define PMIC_RGS_RCS_INT_DONE_MASK                        0x1
#define PMIC_RGS_RCS_INT_DONE_SHIFT                       0
#define PMIC_RG_SPMI_REG_RSV0_ADDR                        \
	MT6363_SPMI_REG_RSV0
#define PMIC_RG_SPMI_REG_RSV0_MASK                        0xFF
#define PMIC_RG_SPMI_REG_RSV0_SHIFT                       0
#define PMIC_RG_SPMI_REG_RSV1_ADDR                        \
	MT6363_SPMI_REG_RSV1
#define PMIC_RG_SPMI_REG_RSV1_MASK                        0xFF
#define PMIC_RG_SPMI_REG_RSV1_SHIFT                       0
#define PMIC_RG_SPMI_REG_RSV2_ADDR                        \
	MT6363_SPMI_REG_RSV2
#define PMIC_RG_SPMI_REG_RSV2_MASK                        0xFF
#define PMIC_RG_SPMI_REG_RSV2_SHIFT                       0
#define PMIC_RG_ADDR_WR_MATCH_ADDR                        \
	MT6363_SPMI_WR_ADDR
#define PMIC_RG_ADDR_WR_MATCH_MASK                        0xFF
#define PMIC_RG_ADDR_WR_MATCH_SHIFT                       0
#define PMIC_RG_ADDR_WR_MATCH_H_ADDR                      \
	MT6363_SPMI_WR_ADDR_H
#define PMIC_RG_ADDR_WR_MATCH_H_MASK                      0xFF
#define PMIC_RG_ADDR_WR_MATCH_H_SHIFT                     0
#define PMIC_RG_ADDR_WR_MASK_ADDR                         \
	MT6363_SPMI_WR_ADDR_MASK
#define PMIC_RG_ADDR_WR_MASK_MASK                         0xFF
#define PMIC_RG_ADDR_WR_MASK_SHIFT                        0
#define PMIC_RG_ADDR_WR_MASK_H_ADDR                       \
	MT6363_SPMI_WR_ADDR_MASK_H
#define PMIC_RG_ADDR_WR_MASK_H_MASK                       0xFF
#define PMIC_RG_ADDR_WR_MASK_H_SHIFT                      0
#define PMIC_RG_ADDR_RD_MATCH_ADDR                        \
	MT6363_SPMI_RD_ADDR
#define PMIC_RG_ADDR_RD_MATCH_MASK                        0xFF
#define PMIC_RG_ADDR_RD_MATCH_SHIFT                       0
#define PMIC_RG_ADDR_RD_MATCH_H_ADDR                      \
	MT6363_SPMI_RD_ADDR_H
#define PMIC_RG_ADDR_RD_MATCH_H_MASK                      0xFF
#define PMIC_RG_ADDR_RD_MATCH_H_SHIFT                     0
#define PMIC_RG_ADDR_RD_MASK_ADDR                         \
	MT6363_SPMI_RD_ADDR_MASK
#define PMIC_RG_ADDR_RD_MASK_MASK                         0xFF
#define PMIC_RG_ADDR_RD_MASK_SHIFT                        0
#define PMIC_RG_ADDR_RD_MASK_H_ADDR                       \
	MT6363_SPMI_RD_ADDR_MASK_H
#define PMIC_RG_ADDR_RD_MASK_H_MASK                       0xFF
#define PMIC_RG_ADDR_RD_MASK_H_SHIFT                      0
#define PMIC_RG_DATA_WR_MATCH_ADDR                        \
	MT6363_SPMI_WR_DATA
#define PMIC_RG_DATA_WR_MATCH_MASK                        0xFF
#define PMIC_RG_DATA_WR_MATCH_SHIFT                       0
#define PMIC_RG_DATA_WR_MASK_ADDR                         \
	MT6363_SPMI_WR_DATA_MASK
#define PMIC_RG_DATA_WR_MASK_MASK                         0xFF
#define PMIC_RG_DATA_WR_MASK_SHIFT                        0
#define PMIC_RG_DATA_RD_MATCH_ADDR                        \
	MT6363_SPMI_RD_DATA
#define PMIC_RG_DATA_RD_MATCH_MASK                        0xFF
#define PMIC_RG_DATA_RD_MATCH_SHIFT                       0
#define PMIC_RG_DATA_RD_MASK_ADDR                         \
	MT6363_SPMI_RD_DATA_MASK
#define PMIC_RG_DATA_RD_MASK_MASK                         0xFF
#define PMIC_RG_DATA_RD_MASK_SHIFT                        0
#define PMIC_RG_SPMI_DBGMUX_OUT_L_ADDR                    \
	MT6363_SPMI_DEBUG_OUT_L
#define PMIC_RG_SPMI_DBGMUX_OUT_L_MASK                    0xFF
#define PMIC_RG_SPMI_DBGMUX_OUT_L_SHIFT                   0
#define PMIC_RG_SPMI_DBGMUX_OUT_H_ADDR                    \
	MT6363_SPMI_DEBUG_OUT_H
#define PMIC_RG_SPMI_DBGMUX_OUT_H_MASK                    0xFF
#define PMIC_RG_SPMI_DBGMUX_OUT_H_SHIFT                   0
#define PMIC_RG_SPMI_DBGMUX_SEL_ADDR                      \
	MT6363_SPMI_DEBUG_SEL
#define PMIC_RG_SPMI_DBGMUX_SEL_MASK                      0x3F
#define PMIC_RG_SPMI_DBGMUX_SEL_SHIFT                     0
#define PMIC_RG_DEBUG_EN_TRIG_ADDR                        \
	MT6363_SPMI_DEBUG_SEL
#define PMIC_RG_DEBUG_EN_TRIG_MASK                        0x1
#define PMIC_RG_DEBUG_EN_TRIG_SHIFT                       6
#define PMIC_RG_DEBUG_DIS_TRIG_ADDR                       \
	MT6363_SPMI_DEBUG_SEL
#define PMIC_RG_DEBUG_DIS_TRIG_MASK                       0x1
#define PMIC_RG_DEBUG_DIS_TRIG_SHIFT                      7
#define PMIC_RG_DEBUG_EN_RD_CMD_ADDR                      \
	MT6363_SPMI_DEBUG_SEL2
#define PMIC_RG_DEBUG_EN_RD_CMD_MASK                      0x1
#define PMIC_RG_DEBUG_EN_RD_CMD_SHIFT                     0
#define PMIC_RG_SPMI_INT_STS_ADDR                         \
	MT6363_SPMI_INT_STS
#define PMIC_RG_SPMI_INT_STS_MASK                         0xF
#define PMIC_RG_SPMI_INT_STS_SHIFT                        0
#define PMIC_RG_WR_ADDR_INT_EN_ADDR                       \
	MT6363_SPMI_INT_EN
#define PMIC_RG_WR_ADDR_INT_EN_MASK                       0x1
#define PMIC_RG_WR_ADDR_INT_EN_SHIFT                      0
#define PMIC_RG_WR_DATA_INT_EN_ADDR                       \
	MT6363_SPMI_INT_EN
#define PMIC_RG_WR_DATA_INT_EN_MASK                       0x1
#define PMIC_RG_WR_DATA_INT_EN_SHIFT                      1
#define PMIC_RG_RD_ADDR_INT_EN_ADDR                       \
	MT6363_SPMI_INT_EN
#define PMIC_RG_RD_ADDR_INT_EN_MASK                       0x1
#define PMIC_RG_RD_ADDR_INT_EN_SHIFT                      2
#define PMIC_RG_RD_DATA_INT_EN_ADDR                       \
	MT6363_SPMI_INT_EN
#define PMIC_RG_RD_DATA_INT_EN_MASK                       0x1
#define PMIC_RG_RD_DATA_INT_EN_SHIFT                      3
#define PMIC_RG_SPMI_O_DLY_SEL_ADDR                       \
	MT6363_SPMI_INT_EN
#define PMIC_RG_SPMI_O_DLY_SEL_MASK                       0xF
#define PMIC_RG_SPMI_O_DLY_SEL_SHIFT                      4
#define PMIC_RG_BUS_IDLE_SEL_ADDR                         \
	MT6363_SPMI_RCS_BUS_CONF
#define PMIC_RG_BUS_IDLE_SEL_MASK                         0x7
#define PMIC_RG_BUS_IDLE_SEL_SHIFT                        0
#define PMIC_RG_BUS_RST_SEL_ADDR                          \
	MT6363_SPMI_RCS_BUS_CONF
#define PMIC_RG_BUS_RST_SEL_MASK                          0x7
#define PMIC_RG_BUS_RST_SEL_SHIFT                         3
#define PMIC_RG_NAK_RETRY_EN_ADDR                         \
	MT6363_SPMI_RCS_BUS_CONF
#define PMIC_RG_NAK_RETRY_EN_MASK                         0x1
#define PMIC_RG_NAK_RETRY_EN_SHIFT                        6
#define PMIC_RG_NAK_RETRY_CNT_ADDR                        \
	MT6363_SPMI_RCS_BUS_CONF
#define PMIC_RG_NAK_RETRY_CNT_MASK                        0x1
#define PMIC_RG_NAK_RETRY_CNT_SHIFT                       7
#define PMIC_RG_SPMI_RSV0_ADDR                            \
	MT6363_SPMI_RSV0
#define PMIC_RG_SPMI_RSV0_MASK                            0xFF
#define PMIC_RG_SPMI_RSV0_SHIFT                           0
#define PMIC_RG_SPMI_RSV1_ADDR                            \
	MT6363_SPMI_RSV1
#define PMIC_RG_SPMI_RSV1_MASK                            0xFF
#define PMIC_RG_SPMI_RSV1_SHIFT                           0
#define PMIC_SCK_TOP_ANA_ID_ADDR                          \
	MT6363_SCK_TOP_ANA_ID
#define PMIC_SCK_TOP_ANA_ID_MASK                          0xFF
#define PMIC_SCK_TOP_ANA_ID_SHIFT                         0
#define PMIC_SCK_TOP_DIG_ID_ADDR                          \
	MT6363_SCK_TOP_DIG_ID
#define PMIC_SCK_TOP_DIG_ID_MASK                          0xFF
#define PMIC_SCK_TOP_DIG_ID_SHIFT                         0
#define PMIC_SCK_TOP_ANA_MINOR_REV_ADDR                   \
	MT6363_SCK_TOP_ANA_REV
#define PMIC_SCK_TOP_ANA_MINOR_REV_MASK                   0xF
#define PMIC_SCK_TOP_ANA_MINOR_REV_SHIFT                  0
#define PMIC_SCK_TOP_ANA_MAJOR_REV_ADDR                   \
	MT6363_SCK_TOP_ANA_REV
#define PMIC_SCK_TOP_ANA_MAJOR_REV_MASK                   0xF
#define PMIC_SCK_TOP_ANA_MAJOR_REV_SHIFT                  4
#define PMIC_SCK_TOP_DIG_MINOR_REV_ADDR                   \
	MT6363_SCK_TOP_DIG_REV
#define PMIC_SCK_TOP_DIG_MINOR_REV_MASK                   0xF
#define PMIC_SCK_TOP_DIG_MINOR_REV_SHIFT                  0
#define PMIC_SCK_TOP_DIG_MAJOR_REV_ADDR                   \
	MT6363_SCK_TOP_DIG_REV
#define PMIC_SCK_TOP_DIG_MAJOR_REV_MASK                   0xF
#define PMIC_SCK_TOP_DIG_MAJOR_REV_SHIFT                  4
#define PMIC_SCK_TOP_CBS_ADDR                             \
	MT6363_SCK_TOP_DBI
#define PMIC_SCK_TOP_CBS_MASK                             0x3
#define PMIC_SCK_TOP_CBS_SHIFT                            0
#define PMIC_SCK_TOP_BIX_ADDR                             \
	MT6363_SCK_TOP_DBI
#define PMIC_SCK_TOP_BIX_MASK                             0x3
#define PMIC_SCK_TOP_BIX_SHIFT                            2
#define PMIC_SCK_TOP_ESP_ADDR                             \
	MT6363_SCK_TOP_ESP
#define PMIC_SCK_TOP_ESP_MASK                             0xFF
#define PMIC_SCK_TOP_ESP_SHIFT                            0
#define PMIC_SCK_TOP_FPI_ADDR                             \
	MT6363_SCK_TOP_FPI
#define PMIC_SCK_TOP_FPI_MASK                             0xFF
#define PMIC_SCK_TOP_FPI_SHIFT                            0
#define PMIC_SCK_TOP_DXI_ADDR                             \
	MT6363_SCK_TOP_DXI
#define PMIC_SCK_TOP_DXI_MASK                             0xFF
#define PMIC_SCK_TOP_DXI_SHIFT                            0
#define PMIC_SCK_TOP_CLK_OFFSET_ADDR                      \
	MT6363_SCK_TOP_TPM0_L
#define PMIC_SCK_TOP_CLK_OFFSET_MASK                      0xFF
#define PMIC_SCK_TOP_CLK_OFFSET_SHIFT                     0
#define PMIC_SCK_TOP_RST_OFFSET_ADDR                      \
	MT6363_SCK_TOP_TPM0_H
#define PMIC_SCK_TOP_RST_OFFSET_MASK                      0xFF
#define PMIC_SCK_TOP_RST_OFFSET_SHIFT                     0
#define PMIC_SCK_TOP_INT_OFFSET_ADDR                      \
	MT6363_SCK_TOP_TPM1_L
#define PMIC_SCK_TOP_INT_OFFSET_MASK                      0xFF
#define PMIC_SCK_TOP_INT_OFFSET_SHIFT                     0
#define PMIC_SCK_TOP_INT_LEN_ADDR                         \
	MT6363_SCK_TOP_TPM1_H
#define PMIC_SCK_TOP_INT_LEN_MASK                         0xFF
#define PMIC_SCK_TOP_INT_LEN_SHIFT                        0
#define PMIC_FQMTR_TCKSEL_ADDR                            \
	MT6363_FQMTR_CON0_L
#define PMIC_FQMTR_TCKSEL_MASK                            0x7
#define PMIC_FQMTR_TCKSEL_SHIFT                           0
#define PMIC_FQMTR_BUSY_ADDR                              \
	MT6363_FQMTR_CON0_L
#define PMIC_FQMTR_BUSY_MASK                              0x1
#define PMIC_FQMTR_BUSY_SHIFT                             3
#define PMIC_FQMTR_EN_ADDR                                \
	MT6363_FQMTR_CON0_H
#define PMIC_FQMTR_EN_MASK                                0x1
#define PMIC_FQMTR_EN_SHIFT                               7
#define PMIC_FQMTR_WINSET_L_ADDR                          \
	MT6363_FQMTR_CON1_L
#define PMIC_FQMTR_WINSET_L_MASK                          0xFF
#define PMIC_FQMTR_WINSET_L_SHIFT                         0
#define PMIC_FQMTR_WINSET_H_ADDR                          \
	MT6363_FQMTR_CON1_H
#define PMIC_FQMTR_WINSET_H_MASK                          0xFF
#define PMIC_FQMTR_WINSET_H_SHIFT                         0
#define PMIC_FQMTR_DATA_L_ADDR                            \
	MT6363_FQMTR_CON2_L
#define PMIC_FQMTR_DATA_L_MASK                            0xFF
#define PMIC_FQMTR_DATA_L_SHIFT                           0
#define PMIC_FQMTR_DATA_H_ADDR                            \
	MT6363_FQMTR_CON2_H
#define PMIC_FQMTR_DATA_H_MASK                            0xFF
#define PMIC_FQMTR_DATA_H_SHIFT                           0
#define PMIC_PSC_TOP_ANA_ID_ADDR                          \
	MT6363_PSC_TOP_ANA_ID
#define PMIC_PSC_TOP_ANA_ID_MASK                          0xFF
#define PMIC_PSC_TOP_ANA_ID_SHIFT                         0
#define PMIC_PSC_TOP_DIG_ID_ADDR                          \
	MT6363_PSC_TOP_DIG_ID
#define PMIC_PSC_TOP_DIG_ID_MASK                          0xFF
#define PMIC_PSC_TOP_DIG_ID_SHIFT                         0
#define PMIC_PSC_TOP_ANA_MINOR_REV_ADDR                   \
	MT6363_PSC_TOP_ANA_REV
#define PMIC_PSC_TOP_ANA_MINOR_REV_MASK                   0xF
#define PMIC_PSC_TOP_ANA_MINOR_REV_SHIFT                  0
#define PMIC_PSC_TOP_ANA_MAJOR_REV_ADDR                   \
	MT6363_PSC_TOP_ANA_REV
#define PMIC_PSC_TOP_ANA_MAJOR_REV_MASK                   0xF
#define PMIC_PSC_TOP_ANA_MAJOR_REV_SHIFT                  4
#define PMIC_PSC_TOP_DIG_MINOR_REV_ADDR                   \
	MT6363_PSC_TOP_DIG_REV
#define PMIC_PSC_TOP_DIG_MINOR_REV_MASK                   0xF
#define PMIC_PSC_TOP_DIG_MINOR_REV_SHIFT                  0
#define PMIC_PSC_TOP_DIG_MAJOR_REV_ADDR                   \
	MT6363_PSC_TOP_DIG_REV
#define PMIC_PSC_TOP_DIG_MAJOR_REV_MASK                   0xF
#define PMIC_PSC_TOP_DIG_MAJOR_REV_SHIFT                  4
#define PMIC_PSC_TOP_CBS_ADDR                             \
	MT6363_PSC_TOP_DBI
#define PMIC_PSC_TOP_CBS_MASK                             0x3
#define PMIC_PSC_TOP_CBS_SHIFT                            0
#define PMIC_PSC_TOP_BIX_ADDR                             \
	MT6363_PSC_TOP_DBI
#define PMIC_PSC_TOP_BIX_MASK                             0x3
#define PMIC_PSC_TOP_BIX_SHIFT                            2
#define PMIC_PSC_TOP_ESP_ADDR                             \
	MT6363_PSC_TOP_ESP
#define PMIC_PSC_TOP_ESP_MASK                             0xFF
#define PMIC_PSC_TOP_ESP_SHIFT                            0
#define PMIC_PSC_TOP_FPI_ADDR                             \
	MT6363_PSC_TOP_FPI
#define PMIC_PSC_TOP_FPI_MASK                             0xFF
#define PMIC_PSC_TOP_FPI_SHIFT                            0
#define PMIC_PSC_TOP_DXI_ADDR                             \
	MT6363_PSC_TOP_DXI
#define PMIC_PSC_TOP_DXI_MASK                             0xFF
#define PMIC_PSC_TOP_DXI_SHIFT                            0
#define PMIC_PSC_TOP_CLK_OFFSET_ADDR                      \
	MT6363_PSC_TPM0
#define PMIC_PSC_TOP_CLK_OFFSET_MASK                      0xFF
#define PMIC_PSC_TOP_CLK_OFFSET_SHIFT                     0
#define PMIC_PSC_TOP_RST_OFFSET_ADDR                      \
	MT6363_PSC_TPM0_H
#define PMIC_PSC_TOP_RST_OFFSET_MASK                      0xFF
#define PMIC_PSC_TOP_RST_OFFSET_SHIFT                     0
#define PMIC_PSC_TOP_INT_OFFSET_ADDR                      \
	MT6363_PSC_TPM1
#define PMIC_PSC_TOP_INT_OFFSET_MASK                      0xFF
#define PMIC_PSC_TOP_INT_OFFSET_SHIFT                     0
#define PMIC_PSC_TOP_INT_LEN_ADDR                         \
	MT6363_PSC_TPM1_H
#define PMIC_PSC_TOP_INT_LEN_MASK                         0xFF
#define PMIC_PSC_TOP_INT_LEN_SHIFT                        0
#define PMIC_RG_CHRDET_32K_CK_PDN_ADDR                    \
	MT6363_PSC_TOP_CLKCTL_0
#define PMIC_RG_CHRDET_32K_CK_PDN_MASK                    0x1
#define PMIC_RG_CHRDET_32K_CK_PDN_SHIFT                   0
#define PMIC_RG_STRUP_LONG_PRESS_RST_ADDR                 \
	MT6363_PSC_TOP_RSTCTL_0
#define PMIC_RG_STRUP_LONG_PRESS_RST_MASK                 0x1
#define PMIC_RG_STRUP_LONG_PRESS_RST_SHIFT                0
#define PMIC_RG_PSEQ_PWRMSK_RST_SEL_ADDR                  \
	MT6363_PSC_TOP_RSTCTL_0
#define PMIC_RG_PSEQ_PWRMSK_RST_SEL_MASK                  0x1
#define PMIC_RG_PSEQ_PWRMSK_RST_SEL_SHIFT                 4
#define PMIC_BANK_STRUP_SWRST_ADDR                        \
	MT6363_PSC_TOP_RSTCTL_1
#define PMIC_BANK_STRUP_SWRST_MASK                        0x1
#define PMIC_BANK_STRUP_SWRST_SHIFT                       0
#define PMIC_BANK_PSEQ_SWRST_ADDR                         \
	MT6363_PSC_TOP_RSTCTL_1
#define PMIC_BANK_PSEQ_SWRST_MASK                         0x1
#define PMIC_BANK_PSEQ_SWRST_SHIFT                        1
#define PMIC_BANK_CHRDET_SWRST_ADDR                       \
	MT6363_PSC_TOP_RSTCTL_1
#define PMIC_BANK_CHRDET_SWRST_MASK                       0x1
#define PMIC_BANK_CHRDET_SWRST_SHIFT                      4
#define PMIC_RG_CHRDET_RST_ADDR                           \
	MT6363_PSC_TOP_RSTCTL_1
#define PMIC_RG_CHRDET_RST_MASK                           0x1
#define PMIC_RG_CHRDET_RST_SHIFT                          5
#define PMIC_RG_INT_EN_PWRKEY_ADDR                        \
	MT6363_PSC_TOP_INT_CON0
#define PMIC_RG_INT_EN_PWRKEY_MASK                        0x1
#define PMIC_RG_INT_EN_PWRKEY_SHIFT                       0
#define PMIC_RG_INT_EN_HOMEKEY_ADDR                       \
	MT6363_PSC_TOP_INT_CON0
#define PMIC_RG_INT_EN_HOMEKEY_MASK                       0x1
#define PMIC_RG_INT_EN_HOMEKEY_SHIFT                      1
#define PMIC_RG_INT_EN_HOMEKEY_2_ADDR                     \
	MT6363_PSC_TOP_INT_CON0
#define PMIC_RG_INT_EN_HOMEKEY_2_MASK                     0x1
#define PMIC_RG_INT_EN_HOMEKEY_2_SHIFT                    2
#define PMIC_RG_INT_EN_PWRKEY_R_ADDR                      \
	MT6363_PSC_TOP_INT_CON0
#define PMIC_RG_INT_EN_PWRKEY_R_MASK                      0x1
#define PMIC_RG_INT_EN_PWRKEY_R_SHIFT                     3
#define PMIC_RG_INT_EN_HOMEKEY_R_ADDR                     \
	MT6363_PSC_TOP_INT_CON0
#define PMIC_RG_INT_EN_HOMEKEY_R_MASK                     0x1
#define PMIC_RG_INT_EN_HOMEKEY_R_SHIFT                    4
#define PMIC_RG_INT_EN_HOMEKEY_2_R_ADDR                   \
	MT6363_PSC_TOP_INT_CON0
#define PMIC_RG_INT_EN_HOMEKEY_2_R_MASK                   0x1
#define PMIC_RG_INT_EN_HOMEKEY_2_R_SHIFT                  5
#define PMIC_RG_INT_EN_NI_LVSYS_INT_FALLING_ADDR          \
	MT6363_PSC_TOP_INT_CON0
#define PMIC_RG_INT_EN_NI_LVSYS_INT_FALLING_MASK          0x1
#define PMIC_RG_INT_EN_NI_LVSYS_INT_FALLING_SHIFT         6
#define PMIC_RG_INT_EN_NI_LVSYS_INT_RISING_ADDR           \
	MT6363_PSC_TOP_INT_CON0
#define PMIC_RG_INT_EN_NI_LVSYS_INT_RISING_MASK           0x1
#define PMIC_RG_INT_EN_NI_LVSYS_INT_RISING_SHIFT          7
#define PMIC_PSC_INT_CON0_SET_ADDR                        \
	MT6363_PSC_TOP_INT_CON0_SET
#define PMIC_PSC_INT_CON0_SET_MASK                        0xFF
#define PMIC_PSC_INT_CON0_SET_SHIFT                       0
#define PMIC_PSC_INT_CON0_CLR_ADDR                        \
	MT6363_PSC_TOP_INT_CON0_CLR
#define PMIC_PSC_INT_CON0_CLR_MASK                        0xFF
#define PMIC_PSC_INT_CON0_CLR_SHIFT                       0
#define PMIC_RG_INT_EN_CHRDET_EDGE_ADDR                   \
	MT6363_PSC_TOP_INT_CON1
#define PMIC_RG_INT_EN_CHRDET_EDGE_MASK                   0x1
#define PMIC_RG_INT_EN_CHRDET_EDGE_SHIFT                  0
#define PMIC_RG_INT_EN_CHRDET_LEVEL_ADDR                  \
	MT6363_PSC_TOP_INT_CON1
#define PMIC_RG_INT_EN_CHRDET_LEVEL_MASK                  0x1
#define PMIC_RG_INT_EN_CHRDET_LEVEL_SHIFT                 1
#define PMIC_PSC_INT_CON1_SET_ADDR                        \
	MT6363_PSC_TOP_INT_CON1_SET
#define PMIC_PSC_INT_CON1_SET_MASK                        0xFF
#define PMIC_PSC_INT_CON1_SET_SHIFT                       0
#define PMIC_PSC_INT_CON1_CLR_ADDR                        \
	MT6363_PSC_TOP_INT_CON1_CLR
#define PMIC_PSC_INT_CON1_CLR_MASK                        0xFF
#define PMIC_PSC_INT_CON1_CLR_SHIFT                       0
#define PMIC_RG_INT_MASK_PWRKEY_ADDR                      \
	MT6363_PSC_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_PWRKEY_MASK                      0x1
#define PMIC_RG_INT_MASK_PWRKEY_SHIFT                     0
#define PMIC_RG_INT_MASK_HOMEKEY_ADDR                     \
	MT6363_PSC_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_HOMEKEY_MASK                     0x1
#define PMIC_RG_INT_MASK_HOMEKEY_SHIFT                    1
#define PMIC_RG_INT_MASK_HOMEKEY_2_ADDR                   \
	MT6363_PSC_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_HOMEKEY_2_MASK                   0x1
#define PMIC_RG_INT_MASK_HOMEKEY_2_SHIFT                  2
#define PMIC_RG_INT_MASK_PWRKEY_R_ADDR                    \
	MT6363_PSC_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_PWRKEY_R_MASK                    0x1
#define PMIC_RG_INT_MASK_PWRKEY_R_SHIFT                   3
#define PMIC_RG_INT_MASK_HOMEKEY_R_ADDR                   \
	MT6363_PSC_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_HOMEKEY_R_MASK                   0x1
#define PMIC_RG_INT_MASK_HOMEKEY_R_SHIFT                  4
#define PMIC_RG_INT_MASK_HOMEKEY_2_R_ADDR                 \
	MT6363_PSC_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_HOMEKEY_2_R_MASK                 0x1
#define PMIC_RG_INT_MASK_HOMEKEY_2_R_SHIFT                5
#define PMIC_RG_INT_MASK_NI_LVSYS_INT_RISING_ADDR         \
	MT6363_PSC_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_NI_LVSYS_INT_RISING_MASK         0x1
#define PMIC_RG_INT_MASK_NI_LVSYS_INT_RISING_SHIFT        6
#define PMIC_RG_INT_MASK_NI_LVSYS_INT_FALLING_ADDR        \
	MT6363_PSC_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_NI_LVSYS_INT_FALLING_MASK        0x1
#define PMIC_RG_INT_MASK_NI_LVSYS_INT_FALLING_SHIFT       7
#define PMIC_PSC_INT_MASK_CON0_SET_ADDR                   \
	MT6363_PSC_TOP_INT_MASK_CON0_SET
#define PMIC_PSC_INT_MASK_CON0_SET_MASK                   0xFF
#define PMIC_PSC_INT_MASK_CON0_SET_SHIFT                  0
#define PMIC_PSC_INT_MASK_CON0_CLR_ADDR                   \
	MT6363_PSC_TOP_INT_MASK_CON0_CLR
#define PMIC_PSC_INT_MASK_CON0_CLR_MASK                   0xFF
#define PMIC_PSC_INT_MASK_CON0_CLR_SHIFT                  0
#define PMIC_RG_INT_MASK_CHRDET_EDGE_ADDR                 \
	MT6363_PSC_TOP_INT_MASK_CON1
#define PMIC_RG_INT_MASK_CHRDET_EDGE_MASK                 0x1
#define PMIC_RG_INT_MASK_CHRDET_EDGE_SHIFT                0
#define PMIC_RG_INT_MASK_CHRDET_LEVEL_ADDR                \
	MT6363_PSC_TOP_INT_MASK_CON1
#define PMIC_RG_INT_MASK_CHRDET_LEVEL_MASK                0x1
#define PMIC_RG_INT_MASK_CHRDET_LEVEL_SHIFT               1
#define PMIC_PSC_INT_MASK_CON1_SET_ADDR                   \
	MT6363_PSC_TOP_INT_MASK_CON1_SET
#define PMIC_PSC_INT_MASK_CON1_SET_MASK                   0xFF
#define PMIC_PSC_INT_MASK_CON1_SET_SHIFT                  0
#define PMIC_PSC_INT_MASK_CON1_CLR_ADDR                   \
	MT6363_PSC_TOP_INT_MASK_CON1_CLR
#define PMIC_PSC_INT_MASK_CON1_CLR_MASK                   0xFF
#define PMIC_PSC_INT_MASK_CON1_CLR_SHIFT                  0
#define PMIC_RG_INT_STATUS_PWRKEY_ADDR                    \
	MT6363_PSC_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_PWRKEY_MASK                    0x1
#define PMIC_RG_INT_STATUS_PWRKEY_SHIFT                   0
#define PMIC_RG_INT_STATUS_HOMEKEY_ADDR                   \
	MT6363_PSC_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_HOMEKEY_MASK                   0x1
#define PMIC_RG_INT_STATUS_HOMEKEY_SHIFT                  1
#define PMIC_RG_INT_STATUS_HOMEKEY_2_ADDR                 \
	MT6363_PSC_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_HOMEKEY_2_MASK                 0x1
#define PMIC_RG_INT_STATUS_HOMEKEY_2_SHIFT                2
#define PMIC_RG_INT_STATUS_PWRKEY_R_ADDR                  \
	MT6363_PSC_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_PWRKEY_R_MASK                  0x1
#define PMIC_RG_INT_STATUS_PWRKEY_R_SHIFT                 3
#define PMIC_RG_INT_STATUS_HOMEKEY_R_ADDR                 \
	MT6363_PSC_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_HOMEKEY_R_MASK                 0x1
#define PMIC_RG_INT_STATUS_HOMEKEY_R_SHIFT                4
#define PMIC_RG_INT_STATUS_HOMEKEY_2_R_ADDR               \
	MT6363_PSC_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_HOMEKEY_2_R_MASK               0x1
#define PMIC_RG_INT_STATUS_HOMEKEY_2_R_SHIFT              5
#define PMIC_RG_INT_STATUS_NI_LVSYS_INT_RISING_ADDR       \
	MT6363_PSC_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_NI_LVSYS_INT_RISING_MASK       0x1
#define PMIC_RG_INT_STATUS_NI_LVSYS_INT_RISING_SHIFT      6
#define PMIC_RG_INT_STATUS_NI_LVSYS_INT_FALLING_ADDR      \
	MT6363_PSC_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_NI_LVSYS_INT_FALLING_MASK      0x1
#define PMIC_RG_INT_STATUS_NI_LVSYS_INT_FALLING_SHIFT     7
#define PMIC_RG_INT_STATUS_CHRDET_EDGE_ADDR               \
	MT6363_PSC_TOP_INT_STATUS1
#define PMIC_RG_INT_STATUS_CHRDET_EDGE_MASK               0x1
#define PMIC_RG_INT_STATUS_CHRDET_EDGE_SHIFT              0
#define PMIC_RG_INT_STATUS_CHRDET_LEVEL_ADDR              \
	MT6363_PSC_TOP_INT_STATUS1
#define PMIC_RG_INT_STATUS_CHRDET_LEVEL_MASK              0x1
#define PMIC_RG_INT_STATUS_CHRDET_LEVEL_SHIFT             1
#define PMIC_RG_INT_RAW_STATUS_PWRKEY_ADDR                \
	MT6363_PSC_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_PWRKEY_MASK                0x1
#define PMIC_RG_INT_RAW_STATUS_PWRKEY_SHIFT               0
#define PMIC_RG_INT_RAW_STATUS_HOMEKEY_ADDR               \
	MT6363_PSC_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_HOMEKEY_MASK               0x1
#define PMIC_RG_INT_RAW_STATUS_HOMEKEY_SHIFT              1
#define PMIC_RG_INT_RAW_STATUS_HOMEKEY_2_ADDR             \
	MT6363_PSC_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_HOMEKEY_2_MASK             0x1
#define PMIC_RG_INT_RAW_STATUS_HOMEKEY_2_SHIFT            2
#define PMIC_RG_INT_RAW_STATUS_PWRKEY_R_ADDR              \
	MT6363_PSC_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_PWRKEY_R_MASK              0x1
#define PMIC_RG_INT_RAW_STATUS_PWRKEY_R_SHIFT             3
#define PMIC_RG_INT_RAW_STATUS_HOMEKEY_R_ADDR             \
	MT6363_PSC_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_HOMEKEY_R_MASK             0x1
#define PMIC_RG_INT_RAW_STATUS_HOMEKEY_R_SHIFT            4
#define PMIC_RG_INT_RAW_STATUS_HOMEKEY_2_R_ADDR           \
	MT6363_PSC_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_HOMEKEY_2_R_MASK           0x1
#define PMIC_RG_INT_RAW_STATUS_HOMEKEY_2_R_SHIFT          5
#define PMIC_RG_INT_RAW_STATUS_NI_LVSYS_INT_RISING_ADDR   \
	MT6363_PSC_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_NI_LVSYS_INT_RISING_MASK   0x1
#define PMIC_RG_INT_RAW_STATUS_NI_LVSYS_INT_RISING_SHIFT  6
#define PMIC_RG_INT_RAW_STATUS_NI_LVSYS_INT_FALLING_ADDR  \
	MT6363_PSC_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_NI_LVSYS_INT_FALLING_MASK  0x1
#define PMIC_RG_INT_RAW_STATUS_NI_LVSYS_INT_FALLING_SHIFT 7
#define PMIC_RG_INT_RAW_STATUS_CHRDET_EDGE_ADDR           \
	MT6363_PSC_TOP_INT_RAW_STATUS1
#define PMIC_RG_INT_RAW_STATUS_CHRDET_EDGE_MASK           0x1
#define PMIC_RG_INT_RAW_STATUS_CHRDET_EDGE_SHIFT          0
#define PMIC_RG_INT_RAW_STATUS_CHRDET_LEVEL_ADDR          \
	MT6363_PSC_TOP_INT_RAW_STATUS1
#define PMIC_RG_INT_RAW_STATUS_CHRDET_LEVEL_MASK          0x1
#define PMIC_RG_INT_RAW_STATUS_CHRDET_LEVEL_SHIFT         1
#define PMIC_RG_PSC_INT_POLARITY_ADDR                     \
	MT6363_PSC_TOP_INT_MISC_CON
#define PMIC_RG_PSC_INT_POLARITY_MASK                     0x1
#define PMIC_RG_PSC_INT_POLARITY_SHIFT                    0
#define PMIC_RG_HOMEKEY_2_INT_SEL_ADDR                    \
	MT6363_PSC_TOP_INT_MISC_CON
#define PMIC_RG_HOMEKEY_2_INT_SEL_MASK                    0x1
#define PMIC_RG_HOMEKEY_2_INT_SEL_SHIFT                   1
#define PMIC_RG_HOMEKEY_INT_SEL_ADDR                      \
	MT6363_PSC_TOP_INT_MISC_CON
#define PMIC_RG_HOMEKEY_INT_SEL_MASK                      0x1
#define PMIC_RG_HOMEKEY_INT_SEL_SHIFT                     2
#define PMIC_RG_PWRKEY_INT_SEL_ADDR                       \
	MT6363_PSC_TOP_INT_MISC_CON
#define PMIC_RG_PWRKEY_INT_SEL_MASK                       0x1
#define PMIC_RG_PWRKEY_INT_SEL_SHIFT                      3
#define PMIC_INT_MISC_CON_SET_ADDR                        \
	MT6363_PSC_TOP_INT_MISC_CON_SET
#define PMIC_INT_MISC_CON_SET_MASK                        0xFF
#define PMIC_INT_MISC_CON_SET_SHIFT                       0
#define PMIC_INT_MISC_CON_CLR_ADDR                        \
	MT6363_PSC_TOP_INT_MISC_CON_CLR
#define PMIC_INT_MISC_CON_CLR_MASK                        0xFF
#define PMIC_INT_MISC_CON_CLR_SHIFT                       0
#define PMIC_RG_PSC_MON_GRP_SEL_ADDR                      \
	MT6363_PSC_TOP_MON_CTL
#define PMIC_RG_PSC_MON_GRP_SEL_MASK                      0x7
#define PMIC_RG_PSC_MON_GRP_SEL_SHIFT                     0
#define PMIC_STRUP_ANA_ID_ADDR                            \
	MT6363_STRUP_ANA_ID
#define PMIC_STRUP_ANA_ID_MASK                            0xFF
#define PMIC_STRUP_ANA_ID_SHIFT                           0
#define PMIC_STRUP_DIG_ID_ADDR                            \
	MT6363_STRUP_DIG_ID
#define PMIC_STRUP_DIG_ID_MASK                            0xFF
#define PMIC_STRUP_DIG_ID_SHIFT                           0
#define PMIC_STRUP_ANA_MINOR_REV_ADDR                     \
	MT6363_STRUP_ANA_REV
#define PMIC_STRUP_ANA_MINOR_REV_MASK                     0xF
#define PMIC_STRUP_ANA_MINOR_REV_SHIFT                    0
#define PMIC_STRUP_ANA_MAJOR_REV_ADDR                     \
	MT6363_STRUP_ANA_REV
#define PMIC_STRUP_ANA_MAJOR_REV_MASK                     0xF
#define PMIC_STRUP_ANA_MAJOR_REV_SHIFT                    4
#define PMIC_STRUP_DIG_MINOR_REV_ADDR                     \
	MT6363_STRUP_DIG_REV
#define PMIC_STRUP_DIG_MINOR_REV_MASK                     0xF
#define PMIC_STRUP_DIG_MINOR_REV_SHIFT                    0
#define PMIC_STRUP_DIG_MAJOR_REV_ADDR                     \
	MT6363_STRUP_DIG_REV
#define PMIC_STRUP_DIG_MAJOR_REV_MASK                     0xF
#define PMIC_STRUP_DIG_MAJOR_REV_SHIFT                    4
#define PMIC_STRUP_CBS_ADDR                               \
	MT6363_STRUP_DBI
#define PMIC_STRUP_CBS_MASK                               0x3
#define PMIC_STRUP_CBS_SHIFT                              0
#define PMIC_STRUP_BIX_ADDR                               \
	MT6363_STRUP_DBI
#define PMIC_STRUP_BIX_MASK                               0x3
#define PMIC_STRUP_BIX_SHIFT                              2
#define PMIC_STRUP_ESP_ADDR                               \
	MT6363_STRUP_ESP
#define PMIC_STRUP_ESP_MASK                               0xFF
#define PMIC_STRUP_ESP_SHIFT                              0
#define PMIC_STRUP_FPI_ADDR                               \
	MT6363_STRUP_FPI
#define PMIC_STRUP_FPI_MASK                               0xFF
#define PMIC_STRUP_FPI_SHIFT                              0
#define PMIC_STRUP_DXI_ADDR                               \
	MT6363_STRUP_DXI
#define PMIC_STRUP_DXI_MASK                               0xFF
#define PMIC_STRUP_DXI_SHIFT                              0
#define PMIC_RG_TM_OUT_ADDR                               \
	MT6363_STRUP_ANA_CON0
#define PMIC_RG_TM_OUT_MASK                               0xF
#define PMIC_RG_TM_OUT_SHIFT                              0
#define PMIC_RGS_ANA_CHIP_ID_ADDR                         \
	MT6363_STRUP_ANA_CON1
#define PMIC_RGS_ANA_CHIP_ID_MASK                         0x7
#define PMIC_RGS_ANA_CHIP_ID_SHIFT                        0
#define PMIC_RG_THRDET_SEL_ADDR                           \
	MT6363_STRUP_ANA_CON1
#define PMIC_RG_THRDET_SEL_MASK                           0x1
#define PMIC_RG_THRDET_SEL_SHIFT                          3
#define PMIC_RG_STRUP_THR_SEL_ADDR                        \
	MT6363_STRUP_ANA_CON1
#define PMIC_RG_STRUP_THR_SEL_MASK                        0x3
#define PMIC_RG_STRUP_THR_SEL_SHIFT                       4
#define PMIC_RG_THR_TMODE_ADDR                            \
	MT6363_STRUP_ANA_CON1
#define PMIC_RG_THR_TMODE_MASK                            0x1
#define PMIC_RG_THR_TMODE_SHIFT                           6
#define PMIC_RG_VREF_BG_ADDR                              \
	MT6363_STRUP_ANA_CON2
#define PMIC_RG_VREF_BG_MASK                              0x7
#define PMIC_RG_VREF_BG_SHIFT                             0
#define PMIC_RG_TS_BJT_EN_ADDR                            \
	MT6363_STRUP_ANA_CON2
#define PMIC_RG_TS_BJT_EN_MASK                            0x1
#define PMIC_RG_TS_BJT_EN_SHIFT                           3
#define PMIC_RG_RST_DRVSEL_ADDR                           \
	MT6363_STRUP_ANA_CON2
#define PMIC_RG_RST_DRVSEL_MASK                           0x1
#define PMIC_RG_RST_DRVSEL_SHIFT                          4
#define PMIC_RG_EXT_EN1_DRVSEL_ADDR                       \
	MT6363_STRUP_ANA_CON2
#define PMIC_RG_EXT_EN1_DRVSEL_MASK                       0x1
#define PMIC_RG_EXT_EN1_DRVSEL_SHIFT                      5
#define PMIC_RG_EXT_EN2_DRVSEL_ADDR                       \
	MT6363_STRUP_ANA_CON2
#define PMIC_RG_EXT_EN2_DRVSEL_MASK                       0x1
#define PMIC_RG_EXT_EN2_DRVSEL_SHIFT                      6
#define PMIC_RG_PMU_RSV1_ADDR                             \
	MT6363_STRUP_ANA_CON3
#define PMIC_RG_PMU_RSV1_MASK                             0x7
#define PMIC_RG_PMU_RSV1_SHIFT                            0
#define PMIC_RG_PMU_RSV2_ADDR                             \
	MT6363_STRUP_ANA_CON3
#define PMIC_RG_PMU_RSV2_MASK                             0xF
#define PMIC_RG_PMU_RSV2_SHIFT                            3
#define PMIC_STRUP_ELR_LEN_ADDR                           \
	MT6363_STRUP_ELR_NUM
#define PMIC_STRUP_ELR_LEN_MASK                           0xFF
#define PMIC_STRUP_ELR_LEN_SHIFT                          0
#define PMIC_RG_STRUP_IREF_TRIM_ADDR                      \
	MT6363_STRUP_ELR_0
#define PMIC_RG_STRUP_IREF_TRIM_MASK                      0x3F
#define PMIC_RG_STRUP_IREF_TRIM_SHIFT                     0
#define PMIC_RG_THR_LOC_SEL_ADDR                          \
	MT6363_STRUP_ELR_1
#define PMIC_RG_THR_LOC_SEL_MASK                          0xF
#define PMIC_RG_THR_LOC_SEL_SHIFT                         0
#define PMIC_RG_THR1_140_TRIM_ADDR                        \
	MT6363_STRUP_ELR_2
#define PMIC_RG_THR1_140_TRIM_MASK                        0xF
#define PMIC_RG_THR1_140_TRIM_SHIFT                       0
#define PMIC_RG_THR1_110_TRIM_ADDR                        \
	MT6363_STRUP_ELR_2
#define PMIC_RG_THR1_110_TRIM_MASK                        0xF
#define PMIC_RG_THR1_110_TRIM_SHIFT                       4
#define PMIC_RG_THR2_140_TRIM_ADDR                        \
	MT6363_STRUP_ELR_3
#define PMIC_RG_THR2_140_TRIM_MASK                        0xF
#define PMIC_RG_THR2_140_TRIM_SHIFT                       0
#define PMIC_RG_THR2_110_TRIM_ADDR                        \
	MT6363_STRUP_ELR_3
#define PMIC_RG_THR2_110_TRIM_MASK                        0xF
#define PMIC_RG_THR2_110_TRIM_SHIFT                       4
#define PMIC_RG_THR3_140_TRIM_ADDR                        \
	MT6363_STRUP_ELR_4
#define PMIC_RG_THR3_140_TRIM_MASK                        0xF
#define PMIC_RG_THR3_140_TRIM_SHIFT                       0
#define PMIC_RG_THR3_110_TRIM_ADDR                        \
	MT6363_STRUP_ELR_4
#define PMIC_RG_THR3_110_TRIM_MASK                        0xF
#define PMIC_RG_THR3_110_TRIM_SHIFT                       4
#define PMIC_RG_THR4_140_TRIM_ADDR                        \
	MT6363_STRUP_ELR_5
#define PMIC_RG_THR4_140_TRIM_MASK                        0xF
#define PMIC_RG_THR4_140_TRIM_SHIFT                       0
#define PMIC_RG_THR4_110_TRIM_ADDR                        \
	MT6363_STRUP_ELR_5
#define PMIC_RG_THR4_110_TRIM_MASK                        0xF
#define PMIC_RG_THR4_110_TRIM_SHIFT                       4
#define PMIC_PSEQ_ANA_ID_ADDR                             \
	MT6363_PSEQ_ANA_ID
#define PMIC_PSEQ_ANA_ID_MASK                             0xFF
#define PMIC_PSEQ_ANA_ID_SHIFT                            0
#define PMIC_PSEQ_DIG_ID_ADDR                             \
	MT6363_PSEQ_DIG_ID
#define PMIC_PSEQ_DIG_ID_MASK                             0xFF
#define PMIC_PSEQ_DIG_ID_SHIFT                            0
#define PMIC_PSEQ_ANA_MINOR_REV_ADDR                      \
	MT6363_PSEQ_ANA_REV
#define PMIC_PSEQ_ANA_MINOR_REV_MASK                      0xF
#define PMIC_PSEQ_ANA_MINOR_REV_SHIFT                     0
#define PMIC_PSEQ_ANA_MAJOR_REV_ADDR                      \
	MT6363_PSEQ_ANA_REV
#define PMIC_PSEQ_ANA_MAJOR_REV_MASK                      0xF
#define PMIC_PSEQ_ANA_MAJOR_REV_SHIFT                     4
#define PMIC_PSEQ_DIG_MINOR_REV_ADDR                      \
	MT6363_PSEQ_DIG_REV
#define PMIC_PSEQ_DIG_MINOR_REV_MASK                      0xF
#define PMIC_PSEQ_DIG_MINOR_REV_SHIFT                     0
#define PMIC_PSEQ_DIG_MAJOR_REV_ADDR                      \
	MT6363_PSEQ_DIG_REV
#define PMIC_PSEQ_DIG_MAJOR_REV_MASK                      0xF
#define PMIC_PSEQ_DIG_MAJOR_REV_SHIFT                     4
#define PMIC_PSEQ_CBS_ADDR                                \
	MT6363_PSEQ_DBI
#define PMIC_PSEQ_CBS_MASK                                0x3
#define PMIC_PSEQ_CBS_SHIFT                               0
#define PMIC_PSEQ_BIX_ADDR                                \
	MT6363_PSEQ_DBI
#define PMIC_PSEQ_BIX_MASK                                0x3
#define PMIC_PSEQ_BIX_SHIFT                               2
#define PMIC_PSEQ_ESP_ADDR                                \
	MT6363_PSEQ_ESP
#define PMIC_PSEQ_ESP_MASK                                0xFF
#define PMIC_PSEQ_ESP_SHIFT                               0
#define PMIC_PSEQ_FPI_ADDR                                \
	MT6363_PSEQ_FPI
#define PMIC_PSEQ_FPI_MASK                                0xFF
#define PMIC_PSEQ_FPI_SHIFT                               0
#define PMIC_PSEQ_DXI_ADDR                                \
	MT6363_PSEQ_DXI
#define PMIC_PSEQ_DXI_MASK                                0xFF
#define PMIC_PSEQ_DXI_SHIFT                               0
#define PMIC_RG_PWRHOLD_ADDR                              \
	MT6363_PPCCTL0
#define PMIC_RG_PWRHOLD_MASK                              0x1
#define PMIC_RG_PWRHOLD_SHIFT                             0
#define PMIC_RG_USBDL_MODE_ADDR                           \
	MT6363_PPCCTL0
#define PMIC_RG_USBDL_MODE_MASK                           0x1
#define PMIC_RG_USBDL_MODE_SHIFT                          4
#define PMIC_RG_WDTRST_ACT_ADDR                           \
	MT6363_PPCCTL0
#define PMIC_RG_WDTRST_ACT_MASK                           0x3
#define PMIC_RG_WDTRST_ACT_SHIFT                          5
#define PMIC_RG_CRST_ADDR                                 \
	MT6363_PPCCTL1
#define PMIC_RG_CRST_MASK                                 0x1
#define PMIC_RG_CRST_SHIFT                                0
#define PMIC_RG_WRST_ADDR                                 \
	MT6363_PPCCTL1
#define PMIC_RG_WRST_MASK                                 0x1
#define PMIC_RG_WRST_SHIFT                                1
#define PMIC_RG_CRST_INTV_ADDR                            \
	MT6363_PPCCTL2
#define PMIC_RG_CRST_INTV_MASK                            0x3
#define PMIC_RG_CRST_INTV_SHIFT                           0
#define PMIC_RG_WRST_INTV_ADDR                            \
	MT6363_PPCCTL2
#define PMIC_RG_WRST_INTV_MASK                            0x3
#define PMIC_RG_WRST_INTV_SHIFT                           2
#define PMIC_RG_WDTRST_EN_ADDR                            \
	MT6363_PPCCFG0
#define PMIC_RG_WDTRST_EN_MASK                            0x1
#define PMIC_RG_WDTRST_EN_SHIFT                           0
#define PMIC_RG_KEYPWR_BUCK4_OPT_ADDR                     \
	MT6363_PPCCFG1
#define PMIC_RG_KEYPWR_BUCK4_OPT_MASK                     0x1
#define PMIC_RG_KEYPWR_BUCK4_OPT_SHIFT                    0
#define PMIC_RG_KEYPWR_BUCK2_OPT_ADDR                     \
	MT6363_PPCCFG1
#define PMIC_RG_KEYPWR_BUCK2_OPT_MASK                     0x1
#define PMIC_RG_KEYPWR_BUCK2_OPT_SHIFT                    1
#define PMIC_RG_KEYPWR_BUCK1_OPT_ADDR                     \
	MT6363_PPCCFG1
#define PMIC_RG_KEYPWR_BUCK1_OPT_MASK                     0x1
#define PMIC_RG_KEYPWR_BUCK1_OPT_SHIFT                    2
#define PMIC_RG_KEYPWR_VIO18_OPT_ADDR                     \
	MT6363_PPCCFG1
#define PMIC_RG_KEYPWR_VIO18_OPT_MASK                     0x1
#define PMIC_RG_KEYPWR_VIO18_OPT_SHIFT                    3
#define PMIC_RG_KEYPWR_VA12_1_OPT_ADDR                    \
	MT6363_PPCCFG1
#define PMIC_RG_KEYPWR_VA12_1_OPT_MASK                    0x1
#define PMIC_RG_KEYPWR_VA12_1_OPT_SHIFT                   4
#define PMIC_RG_KEYPWR_VA12_2_OPT_ADDR                    \
	MT6363_PPCCFG1
#define PMIC_RG_KEYPWR_VA12_2_OPT_MASK                    0x1
#define PMIC_RG_KEYPWR_VA12_2_OPT_SHIFT                   5
#define PMIC_RG_KEYPWR_VA15_OPT_ADDR                      \
	MT6363_PPCCFG1
#define PMIC_RG_KEYPWR_VA15_OPT_MASK                      0x1
#define PMIC_RG_KEYPWR_VA15_OPT_SHIFT                     6
#define PMIC_RG_RSV_SWREG_ADDR                            \
	MT6363_STRUP_CON9
#define PMIC_RG_RSV_SWREG_MASK                            0xFF
#define PMIC_RG_RSV_SWREG_SHIFT                           0
#define PMIC_RG_STRUP_THR_CLR_ADDR                        \
	MT6363_STRUP_CON11
#define PMIC_RG_STRUP_THR_CLR_MASK                        0x1
#define PMIC_RG_STRUP_THR_CLR_SHIFT                       0
#define PMIC_RG_UVLO_DEC_EN_ADDR                          \
	MT6363_STRUP_CON11
#define PMIC_RG_UVLO_DEC_EN_MASK                          0x1
#define PMIC_RG_UVLO_DEC_EN_SHIFT                         1
#define PMIC_RG_PWRKEY_RST_EN_ADDR                        \
	MT6363_STRUP_CON11
#define PMIC_RG_PWRKEY_RST_EN_MASK                        0x1
#define PMIC_RG_PWRKEY_RST_EN_SHIFT                       2
#define PMIC_RG_STRUP_LONG_PRESS_EXT_RTCA_CTRL_ADDR       \
	MT6363_STRUP_CON12
#define PMIC_RG_STRUP_LONG_PRESS_EXT_RTCA_CTRL_MASK       0x1
#define PMIC_RG_STRUP_LONG_PRESS_EXT_RTCA_CTRL_SHIFT      0
#define PMIC_RG_SMART_RST_SDN_EN_ADDR                     \
	MT6363_STRUP_CON12
#define PMIC_RG_SMART_RST_SDN_EN_MASK                     0x1
#define PMIC_RG_SMART_RST_SDN_EN_SHIFT                    1
#define PMIC_RG_SMART_RST_MODE_ADDR                       \
	MT6363_STRUP_CON12
#define PMIC_RG_SMART_RST_MODE_MASK                       0x1
#define PMIC_RG_SMART_RST_MODE_SHIFT                      2
#define PMIC_RG_PWRRST_TMR_DIS_ADDR                       \
	MT6363_STRUP_CON12
#define PMIC_RG_PWRRST_TMR_DIS_MASK                       0x1
#define PMIC_RG_PWRRST_TMR_DIS_SHIFT                      3
#define PMIC_RG_PWRKEY_KEY_MODE_ADDR                      \
	MT6363_STRUP_CON12
#define PMIC_RG_PWRKEY_KEY_MODE_MASK                      0x3
#define PMIC_RG_PWRKEY_KEY_MODE_SHIFT                     4
#define PMIC_RG_PWRKEY_RST_TD_ADDR                        \
	MT6363_STRUP_CON12
#define PMIC_RG_PWRKEY_RST_TD_MASK                        0x3
#define PMIC_RG_PWRKEY_RST_TD_SHIFT                       6
#define PMIC_RG_STRUP_LONG_PRESS_EXT_SEL_ADDR             \
	MT6363_STRUP_CON13
#define PMIC_RG_STRUP_LONG_PRESS_EXT_SEL_MASK             0x3
#define PMIC_RG_STRUP_LONG_PRESS_EXT_SEL_SHIFT            0
#define PMIC_RG_STRUP_LONG_PRESS_EXT_TD_ADDR              \
	MT6363_STRUP_CON13
#define PMIC_RG_STRUP_LONG_PRESS_EXT_TD_MASK              0x3
#define PMIC_RG_STRUP_LONG_PRESS_EXT_TD_SHIFT             2
#define PMIC_RG_STRUP_LONG_PRESS_EXT_EN_ADDR              \
	MT6363_STRUP_CON13
#define PMIC_RG_STRUP_LONG_PRESS_EXT_EN_MASK              0x1
#define PMIC_RG_STRUP_LONG_PRESS_EXT_EN_SHIFT             4
#define PMIC_RG_STRUP_LONG_PRESS_EXT_CHR_CTRL_ADDR        \
	MT6363_STRUP_CON13
#define PMIC_RG_STRUP_LONG_PRESS_EXT_CHR_CTRL_MASK        0x1
#define PMIC_RG_STRUP_LONG_PRESS_EXT_CHR_CTRL_SHIFT       5
#define PMIC_RG_STRUP_LONG_PRESS_EXT_PWRKEY_CTRL_ADDR     \
	MT6363_STRUP_CON13
#define PMIC_RG_STRUP_LONG_PRESS_EXT_PWRKEY_CTRL_MASK     0x1
#define PMIC_RG_STRUP_LONG_PRESS_EXT_PWRKEY_CTRL_SHIFT    6
#define PMIC_RG_STRUP_LONG_PRESS_EXT_SPAR_CTRL_ADDR       \
	MT6363_STRUP_CON13
#define PMIC_RG_STRUP_LONG_PRESS_EXT_SPAR_CTRL_MASK       0x1
#define PMIC_RG_STRUP_LONG_PRESS_EXT_SPAR_CTRL_SHIFT      7
#define PMIC_RG_STRUP_PWRKEY_COUNT_RESET_ADDR             \
	MT6363_STRUP_CON14
#define PMIC_RG_STRUP_PWRKEY_COUNT_RESET_MASK             0x1
#define PMIC_RG_STRUP_PWRKEY_COUNT_RESET_SHIFT            0
#define PMIC_PWRKEY_LONG_PRESS_COUNT_ADDR                 \
	MT6363_PWRKEY_PRESS_STS
#define PMIC_PWRKEY_LONG_PRESS_COUNT_MASK                 0xFF
#define PMIC_PWRKEY_LONG_PRESS_COUNT_SHIFT                0
#define PMIC_PWRKEY_LONG_PRESS_COUNT_H_ADDR               \
	MT6363_PWRKEY_PRESS_STS_H
#define PMIC_PWRKEY_LONG_PRESS_COUNT_H_MASK               0x3
#define PMIC_PWRKEY_LONG_PRESS_COUNT_H_SHIFT              0
#define PMIC_PUP_PKEY_RELEASE_ADDR                        \
	MT6363_PWRKEY_PRESS_STS_H
#define PMIC_PUP_PKEY_RELEASE_MASK                        0x1
#define PMIC_PUP_PKEY_RELEASE_SHIFT                       7
#define PMIC_RG_SELFWDT_EN_ADDR                           \
	MT6363_STRUP_CON15
#define PMIC_RG_SELFWDT_EN_MASK                           0x1
#define PMIC_RG_SELFWDT_EN_SHIFT                          0
#define PMIC_RG_SELFWDT_TD1_ADDR                          \
	MT6363_STRUP_CON15
#define PMIC_RG_SELFWDT_TD1_MASK                          0x3
#define PMIC_RG_SELFWDT_TD1_SHIFT                         1
#define PMIC_RG_SELFWDT_TD2_ADDR                          \
	MT6363_STRUP_CON15
#define PMIC_RG_SELFWDT_TD2_MASK                          0x3
#define PMIC_RG_SELFWDT_TD2_SHIFT                         3
#define PMIC_RG_SELFWDT_OPT_ADDR                          \
	MT6363_STRUP_CON15
#define PMIC_RG_SELFWDT_OPT_MASK                          0x3
#define PMIC_RG_SELFWDT_OPT_SHIFT                         5
#define PMIC_SELFWDT_CNT0_ADDR                            \
	MT6363_SELFWDT_CNT0
#define PMIC_SELFWDT_CNT0_MASK                            0xFF
#define PMIC_SELFWDT_CNT0_SHIFT                           0
#define PMIC_SELFWDT_CNT1_ADDR                            \
	MT6363_SELFWDT_CNT1
#define PMIC_SELFWDT_CNT1_MASK                            0xFF
#define PMIC_SELFWDT_CNT1_SHIFT                           0
#define PMIC_SELFWDT_CNT2_ADDR                            \
	MT6363_SELFWDT_CNT2
#define PMIC_SELFWDT_CNT2_MASK                            0x3
#define PMIC_SELFWDT_CNT2_SHIFT                           0
#define PMIC_RG_LVSYS_INT_EN_ADDR                         \
	MT6363_STRUP_CON16
#define PMIC_RG_LVSYS_INT_EN_MASK                         0x1
#define PMIC_RG_LVSYS_INT_EN_SHIFT                        0
#define PMIC_RG_LVSYS_INT_FDB_SEL_ADDR                    \
	MT6363_STRUP_CON16
#define PMIC_RG_LVSYS_INT_FDB_SEL_MASK                    0x3
#define PMIC_RG_LVSYS_INT_FDB_SEL_SHIFT                   1
#define PMIC_RG_LVSYS_INT_RDB_SEL_ADDR                    \
	MT6363_STRUP_CON16
#define PMIC_RG_LVSYS_INT_RDB_SEL_MASK                    0x3
#define PMIC_RG_LVSYS_INT_RDB_SEL_SHIFT                   3
#define PMIC_RG_POR_FLAG_ADDR                             \
	MT6363_PORFLAG
#define PMIC_RG_POR_FLAG_MASK                             0x1
#define PMIC_RG_POR_FLAG_SHIFT                            0
#define PMIC_USBDL_ADDR                                   \
	MT6363_STRUP_CON4
#define PMIC_USBDL_MASK                                   0x1
#define PMIC_USBDL_SHIFT                                  0
#define PMIC_JUST_SMART_RST_ADDR                          \
	MT6363_STRUP_CON4
#define PMIC_JUST_SMART_RST_MASK                          0x1
#define PMIC_JUST_SMART_RST_SHIFT                         1
#define PMIC_JUST_PWRKEY_RST_ADDR                         \
	MT6363_STRUP_CON4
#define PMIC_JUST_PWRKEY_RST_MASK                         0x1
#define PMIC_JUST_PWRKEY_RST_SHIFT                        2
#define PMIC_RG_CLR_JUST_SMART_RST_ADDR                   \
	MT6363_STRUP_CON4
#define PMIC_RG_CLR_JUST_SMART_RST_MASK                   0x1
#define PMIC_RG_CLR_JUST_SMART_RST_SHIFT                  3
#define PMIC_CLR_JUST_RST_ADDR                            \
	MT6363_STRUP_CON4
#define PMIC_CLR_JUST_RST_MASK                            0x1
#define PMIC_CLR_JUST_RST_SHIFT                           4
#define PMIC_RG_ENVTEM_D_ADDR                             \
	MT6363_STRUP_CON4
#define PMIC_RG_ENVTEM_D_MASK                             0x1
#define PMIC_RG_ENVTEM_D_SHIFT                            5
#define PMIC_RG_ENVTEM_EN_ADDR                            \
	MT6363_STRUP_CON4
#define PMIC_RG_ENVTEM_EN_MASK                            0x1
#define PMIC_RG_ENVTEM_EN_SHIFT                           6
#define PMIC_RG_STRUP_THER_DEB_RTD_ADDR                   \
	MT6363_STRUP_CON1
#define PMIC_RG_STRUP_THER_DEB_RTD_MASK                   0x3
#define PMIC_RG_STRUP_THER_DEB_RTD_SHIFT                  0
#define PMIC_RG_STRUP_THER_DEB_FTD_ADDR                   \
	MT6363_STRUP_CON2
#define PMIC_RG_STRUP_THER_DEB_FTD_MASK                   0x3
#define PMIC_RG_STRUP_THER_DEB_FTD_SHIFT                  0
#define PMIC_DA_EXT_PMIC_EN1_ADDR                         \
	MT6363_STRUP_CON5
#define PMIC_DA_EXT_PMIC_EN1_MASK                         0x1
#define PMIC_DA_EXT_PMIC_EN1_SHIFT                        0
#define PMIC_DA_EXT_PMIC_EN2_ADDR                         \
	MT6363_STRUP_CON5
#define PMIC_DA_EXT_PMIC_EN2_MASK                         0x1
#define PMIC_DA_EXT_PMIC_EN2_SHIFT                        1
#define PMIC_RG_EXT_PMIC_PG_DEBTD_ADDR                    \
	MT6363_STRUP_CON5
#define PMIC_RG_EXT_PMIC_PG_DEBTD_MASK                    0x1
#define PMIC_RG_EXT_PMIC_PG_DEBTD_SHIFT                   2
#define PMIC_RG_STRUP_EXT_PMIC_EN_ADDR                    \
	MT6363_STRUP_CON6
#define PMIC_RG_STRUP_EXT_PMIC_EN_MASK                    0x3
#define PMIC_RG_STRUP_EXT_PMIC_EN_SHIFT                   0
#define PMIC_RG_STRUP_EXT_PMIC_SEL_ADDR                   \
	MT6363_STRUP_CON6
#define PMIC_RG_STRUP_EXT_PMIC_SEL_MASK                   0x3
#define PMIC_RG_STRUP_EXT_PMIC_SEL_SHIFT                  4
#define PMIC_RGS_EXT_PMIC_PG_ADDR                         \
	MT6363_STRUP_CON6
#define PMIC_RGS_EXT_PMIC_PG_MASK                         0x1
#define PMIC_RGS_EXT_PMIC_PG_SHIFT                        6
#define PMIC_RG_RTC_SPAR_DEB_EN_ADDR                      \
	MT6363_STRUP_CON19
#define PMIC_RG_RTC_SPAR_DEB_EN_MASK                      0x1
#define PMIC_RG_RTC_SPAR_DEB_EN_SHIFT                     0
#define PMIC_RG_RTC_ALARM_DEB_EN_ADDR                     \
	MT6363_STRUP_CON19
#define PMIC_RG_RTC_ALARM_DEB_EN_MASK                     0x1
#define PMIC_RG_RTC_ALARM_DEB_EN_SHIFT                    1
#define PMIC_RG_PSEQ_FORCE_ON_ADDR                        \
	MT6363_PPCTST0
#define PMIC_RG_PSEQ_FORCE_ON_MASK                        0x1
#define PMIC_RG_PSEQ_FORCE_ON_SHIFT                       0
#define PMIC_RG_PSEQ_FORCE_TEST_EN_ADDR                   \
	MT6363_PPCTST0
#define PMIC_RG_PSEQ_FORCE_TEST_EN_MASK                   0x1
#define PMIC_RG_PSEQ_FORCE_TEST_EN_SHIFT                  1
#define PMIC_RG_PSEQ_BYPASS_DEB_ADDR                      \
	MT6363_PPCTST0
#define PMIC_RG_PSEQ_BYPASS_DEB_MASK                      0x1
#define PMIC_RG_PSEQ_BYPASS_DEB_SHIFT                     4
#define PMIC_RG_PSEQ_BYPASS_SEQ_ADDR                      \
	MT6363_PPCTST0
#define PMIC_RG_PSEQ_BYPASS_SEQ_MASK                      0x1
#define PMIC_RG_PSEQ_BYPASS_SEQ_SHIFT                     5
#define PMIC_RG_PSEQ_LPBWDT_ACC_ADDR                      \
	MT6363_PPCTST0
#define PMIC_RG_PSEQ_LPBWDT_ACC_MASK                      0x1
#define PMIC_RG_PSEQ_LPBWDT_ACC_SHIFT                     6
#define PMIC_RG_PSEQ_FORCE_ALL_DOFF_ADDR                  \
	MT6363_PPCTST0
#define PMIC_RG_PSEQ_FORCE_ALL_DOFF_MASK                  0x1
#define PMIC_RG_PSEQ_FORCE_ALL_DOFF_SHIFT                 7
#define PMIC_RG_PSEQ_PG_CK_SEL_ADDR                       \
	MT6363_PPCCTL3
#define PMIC_RG_PSEQ_PG_CK_SEL_MASK                       0x1
#define PMIC_RG_PSEQ_PG_CK_SEL_SHIFT                      0
#define PMIC_RG_PSEQ_SPAR_XCPT_MASK_ADDR                  \
	MT6363_PPCCTL3
#define PMIC_RG_PSEQ_SPAR_XCPT_MASK_MASK                  0x1
#define PMIC_RG_PSEQ_SPAR_XCPT_MASK_SHIFT                 4
#define PMIC_RG_PSEQ_RTCA_XCPT_MASK_ADDR                  \
	MT6363_PPCCTL3
#define PMIC_RG_PSEQ_RTCA_XCPT_MASK_MASK                  0x1
#define PMIC_RG_PSEQ_RTCA_XCPT_MASK_SHIFT                 5
#define PMIC_RG_THM_SHDN_EN_ADDR                          \
	MT6363_PPCCTL3
#define PMIC_RG_THM_SHDN_EN_MASK                          0x1
#define PMIC_RG_THM_SHDN_EN_SHIFT                         6
#define PMIC_RG_STRUP_UVLO_U1U2_SEL_ADDR                  \
	MT6363_STRUP_CON10
#define PMIC_RG_STRUP_UVLO_U1U2_SEL_MASK                  0x1
#define PMIC_RG_STRUP_UVLO_U1U2_SEL_SHIFT                 0
#define PMIC_RG_STRUP_UVLO_U1U2_SEL_SWCTRL_ADDR           \
	MT6363_STRUP_CON10
#define PMIC_RG_STRUP_UVLO_U1U2_SEL_SWCTRL_MASK           0x1
#define PMIC_RG_STRUP_UVLO_U1U2_SEL_SWCTRL_SHIFT          1
#define PMIC_RG_OVLO_RDB_TD_ADDR                          \
	MT6363_STRUP_CON10
#define PMIC_RG_OVLO_RDB_TD_MASK                          0x1
#define PMIC_RG_OVLO_RDB_TD_SHIFT                         2
#define PMIC_RG_OVLO_RDB_EN_ADDR                          \
	MT6363_STRUP_CON10
#define PMIC_RG_OVLO_RDB_EN_MASK                          0x1
#define PMIC_RG_OVLO_RDB_EN_SHIFT                         3
#define PMIC_RG_THR_TEST_ADDR                             \
	MT6363_STRUP_CON10
#define PMIC_RG_THR_TEST_MASK                             0x3
#define PMIC_RG_THR_TEST_SHIFT                            4
#define PMIC_RG_STRUP_ENVTEM_ADDR                         \
	MT6363_STRUP_CON10
#define PMIC_RG_STRUP_ENVTEM_MASK                         0x1
#define PMIC_RG_STRUP_ENVTEM_SHIFT                        6
#define PMIC_RG_STRUP_ENVTEM_CTRL_ADDR                    \
	MT6363_STRUP_CON10
#define PMIC_RG_STRUP_ENVTEM_CTRL_MASK                    0x1
#define PMIC_RG_STRUP_ENVTEM_CTRL_SHIFT                   7
#define PMIC_RG_BIASGEN_FORCE_ADDR                        \
	MT6363_STRUP_CON3
#define PMIC_RG_BIASGEN_FORCE_MASK                        0x1
#define PMIC_RG_BIASGEN_FORCE_SHIFT                       0
#define PMIC_RG_STRUP_PWRON_ADDR                          \
	MT6363_STRUP_CON3
#define PMIC_RG_STRUP_PWRON_MASK                          0x1
#define PMIC_RG_STRUP_PWRON_SHIFT                         1
#define PMIC_RG_STRUP_PWRON_SEL_ADDR                      \
	MT6363_STRUP_CON3
#define PMIC_RG_STRUP_PWRON_SEL_MASK                      0x1
#define PMIC_RG_STRUP_PWRON_SEL_SHIFT                     2
#define PMIC_RG_BIASGEN_ADDR                              \
	MT6363_STRUP_CON3
#define PMIC_RG_BIASGEN_MASK                              0x1
#define PMIC_RG_BIASGEN_SHIFT                             3
#define PMIC_RG_BIASGEN_SEL_ADDR                          \
	MT6363_STRUP_CON3
#define PMIC_RG_BIASGEN_SEL_MASK                          0x1
#define PMIC_RG_BIASGEN_SEL_SHIFT                         4
#define PMIC_RG_DCXO_PMU_CKEN_ADDR                        \
	MT6363_STRUP_CON3
#define PMIC_RG_DCXO_PMU_CKEN_MASK                        0x1
#define PMIC_RG_DCXO_PMU_CKEN_SHIFT                       5
#define PMIC_RG_DCXO_PMU_CKEN_SEL_ADDR                    \
	MT6363_STRUP_CON3
#define PMIC_RG_DCXO_PMU_CKEN_SEL_MASK                    0x1
#define PMIC_RG_DCXO_PMU_CKEN_SEL_SHIFT                   6
#define PMIC_STRUP_DIG_IO_PG_FORCE_ADDR                   \
	MT6363_STRUP_CON3
#define PMIC_STRUP_DIG_IO_PG_FORCE_MASK                   0x1
#define PMIC_STRUP_DIG_IO_PG_FORCE_SHIFT                  7
#define PMIC_RG_BGR_EXT_BUF_EN_ADDR                       \
	MT6363_STRUP_CON7
#define PMIC_RG_BGR_EXT_BUF_EN_MASK                       0x1
#define PMIC_RG_BGR_EXT_BUF_EN_SHIFT                      0
#define PMIC_RG_BWDT_CHRTD_ADDR                           \
	MT6363_STRUP_CON7
#define PMIC_RG_BWDT_CHRTD_MASK                           0x1
#define PMIC_RG_BWDT_CHRTD_SHIFT                          3
#define PMIC_DDUVLO_DEB_EN_ADDR                           \
	MT6363_STRUP_CON7
#define PMIC_DDUVLO_DEB_EN_MASK                           0x1
#define PMIC_DDUVLO_DEB_EN_SHIFT                          4
#define PMIC_RG_STRUP_FT_CTRL_ADDR                        \
	MT6363_STRUP_CON7
#define PMIC_RG_STRUP_FT_CTRL_MASK                        0x3
#define PMIC_RG_STRUP_FT_CTRL_SHIFT                       5
#define PMIC_RG_ATST_PG_CHK_ADDR                          \
	MT6363_STRUP_CON8
#define PMIC_RG_ATST_PG_CHK_MASK                          0x1
#define PMIC_RG_ATST_PG_CHK_SHIFT                         0
#define PMIC_RG_STRUP_PG_DEB_MODE_ADDR                    \
	MT6363_STRUP_CON8
#define PMIC_RG_STRUP_PG_DEB_MODE_MASK                    0x1
#define PMIC_RG_STRUP_PG_DEB_MODE_SHIFT                   1
#define PMIC_RG_OVLO_FCMPL_SW_SEL_ADDR                    \
	MT6363_STRUP_CON8
#define PMIC_RG_OVLO_FCMPL_SW_SEL_MASK                    0x1
#define PMIC_RG_OVLO_FCMPL_SW_SEL_SHIFT                   2
#define PMIC_RG_OVLO_FCMPL_SW_ADDR                        \
	MT6363_STRUP_CON8
#define PMIC_RG_OVLO_FCMPL_SW_MASK                        0x1
#define PMIC_RG_OVLO_FCMPL_SW_SHIFT                       3
#define PMIC_RG_UVLO_VSYS_VTH_SW_SEL_ADDR                 \
	MT6363_STRUP_CON8
#define PMIC_RG_UVLO_VSYS_VTH_SW_SEL_MASK                 0x1
#define PMIC_RG_UVLO_VSYS_VTH_SW_SEL_SHIFT                4
#define PMIC_RG_UVLO_VSYS_VTH_SW_ADDR                     \
	MT6363_STRUP_CON8
#define PMIC_RG_UVLO_VSYS_VTH_SW_MASK                     0x1
#define PMIC_RG_UVLO_VSYS_VTH_SW_SHIFT                    5
#define PMIC_RG_STRUP_OSC_EN_SEL_ADDR                     \
	MT6363_STRUP_CON8
#define PMIC_RG_STRUP_OSC_EN_SEL_MASK                     0x1
#define PMIC_RG_STRUP_OSC_EN_SEL_SHIFT                    6
#define PMIC_RG_STRUP_OSC_EN_ADDR                         \
	MT6363_STRUP_CON8
#define PMIC_RG_STRUP_OSC_EN_MASK                         0x1
#define PMIC_RG_STRUP_OSC_EN_SHIFT                        7
#define PMIC_RG_STRUP_VBUCK5_PG_H2L_EN_ADDR               \
	MT6363_STRUP_PG_CON0
#define PMIC_RG_STRUP_VBUCK5_PG_H2L_EN_MASK               0x1
#define PMIC_RG_STRUP_VBUCK5_PG_H2L_EN_SHIFT              0
#define PMIC_RG_STRUP_VBUCK4_PG_H2L_EN_ADDR               \
	MT6363_STRUP_PG_CON0
#define PMIC_RG_STRUP_VBUCK4_PG_H2L_EN_MASK               0x1
#define PMIC_RG_STRUP_VBUCK4_PG_H2L_EN_SHIFT              1
#define PMIC_RG_STRUP_VBUCK3_PG_H2L_EN_ADDR               \
	MT6363_STRUP_PG_CON0
#define PMIC_RG_STRUP_VBUCK3_PG_H2L_EN_MASK               0x1
#define PMIC_RG_STRUP_VBUCK3_PG_H2L_EN_SHIFT              2
#define PMIC_RG_STRUP_VBUCK2_PG_H2L_EN_ADDR               \
	MT6363_STRUP_PG_CON0
#define PMIC_RG_STRUP_VBUCK2_PG_H2L_EN_MASK               0x1
#define PMIC_RG_STRUP_VBUCK2_PG_H2L_EN_SHIFT              3
#define PMIC_RG_STRUP_VSRAM_MODEM_PG_H2L_EN_ADDR          \
	MT6363_STRUP_PG_CON0
#define PMIC_RG_STRUP_VSRAM_MODEM_PG_H2L_EN_MASK          0x1
#define PMIC_RG_STRUP_VSRAM_MODEM_PG_H2L_EN_SHIFT         4
#define PMIC_RG_STRUP_VBUCK7_PG_H2L_EN_ADDR               \
	MT6363_STRUP_PG_CON0
#define PMIC_RG_STRUP_VBUCK7_PG_H2L_EN_MASK               0x1
#define PMIC_RG_STRUP_VBUCK7_PG_H2L_EN_SHIFT              5
#define PMIC_RG_STRUP_VS3_PG_H2L_EN_ADDR                  \
	MT6363_STRUP_PG_CON0
#define PMIC_RG_STRUP_VS3_PG_H2L_EN_MASK                  0x1
#define PMIC_RG_STRUP_VS3_PG_H2L_EN_SHIFT                 6
#define PMIC_RG_STRUP_VAUX18_PG_H2L_EN_ADDR               \
	MT6363_STRUP_PG_CON0
#define PMIC_RG_STRUP_VAUX18_PG_H2L_EN_MASK               0x1
#define PMIC_RG_STRUP_VAUX18_PG_H2L_EN_SHIFT              7
#define PMIC_RG_STRUP_VA12_2_PG_H2L_EN_ADDR               \
	MT6363_STRUP_PG_CON1
#define PMIC_RG_STRUP_VA12_2_PG_H2L_EN_MASK               0x1
#define PMIC_RG_STRUP_VA12_2_PG_H2L_EN_SHIFT              0
#define PMIC_RG_STRUP_VA12_1_PG_H2L_EN_ADDR               \
	MT6363_STRUP_PG_CON1
#define PMIC_RG_STRUP_VA12_1_PG_H2L_EN_MASK               0x1
#define PMIC_RG_STRUP_VA12_1_PG_H2L_EN_SHIFT              1
#define PMIC_RG_STRUP_VIO075_PG_H2L_EN_ADDR               \
	MT6363_STRUP_PG_CON1
#define PMIC_RG_STRUP_VIO075_PG_H2L_EN_MASK               0x1
#define PMIC_RG_STRUP_VIO075_PG_H2L_EN_SHIFT              2
#define PMIC_RG_STRUP_VS1_PG_H2L_EN_ADDR                  \
	MT6363_STRUP_PG_CON1
#define PMIC_RG_STRUP_VS1_PG_H2L_EN_MASK                  0x1
#define PMIC_RG_STRUP_VS1_PG_H2L_EN_SHIFT                 3
#define PMIC_RG_STRUP_VSRAM_DIGRF_PG_H2L_EN_ADDR          \
	MT6363_STRUP_PG_CON1
#define PMIC_RG_STRUP_VSRAM_DIGRF_PG_H2L_EN_MASK          0x1
#define PMIC_RG_STRUP_VSRAM_DIGRF_PG_H2L_EN_SHIFT         4
#define PMIC_RG_STRUP_VS2_PG_H2L_EN_ADDR                  \
	MT6363_STRUP_PG_CON1
#define PMIC_RG_STRUP_VS2_PG_H2L_EN_MASK                  0x1
#define PMIC_RG_STRUP_VS2_PG_H2L_EN_SHIFT                 5
#define PMIC_RG_STRUP_VBUCK1_PG_H2L_EN_ADDR               \
	MT6363_STRUP_PG_CON1
#define PMIC_RG_STRUP_VBUCK1_PG_H2L_EN_MASK               0x1
#define PMIC_RG_STRUP_VBUCK1_PG_H2L_EN_SHIFT              6
#define PMIC_RG_STRUP_VBUCK6_PG_H2L_EN_ADDR               \
	MT6363_STRUP_PG_CON1
#define PMIC_RG_STRUP_VBUCK6_PG_H2L_EN_MASK               0x1
#define PMIC_RG_STRUP_VBUCK6_PG_H2L_EN_SHIFT              7
#define PMIC_RG_STRUP_VEMC_PG_H2L_EN_ADDR                 \
	MT6363_STRUP_PG_CON2
#define PMIC_RG_STRUP_VEMC_PG_H2L_EN_MASK                 0x1
#define PMIC_RG_STRUP_VEMC_PG_H2L_EN_SHIFT                0
#define PMIC_RG_STRUP_VM18_PG_H2L_EN_ADDR                 \
	MT6363_STRUP_PG_CON2
#define PMIC_RG_STRUP_VM18_PG_H2L_EN_MASK                 0x1
#define PMIC_RG_STRUP_VM18_PG_H2L_EN_SHIFT                1
#define PMIC_RG_STRUP_VIO18_PG_H2L_EN_ADDR                \
	MT6363_STRUP_PG_CON2
#define PMIC_RG_STRUP_VIO18_PG_H2L_EN_MASK                0x1
#define PMIC_RG_STRUP_VIO18_PG_H2L_EN_SHIFT               2
#define PMIC_RG_STRUP_VA15_PG_H2L_EN_ADDR                 \
	MT6363_STRUP_PG_CON2
#define PMIC_RG_STRUP_VA15_PG_H2L_EN_MASK                 0x1
#define PMIC_RG_STRUP_VA15_PG_H2L_EN_SHIFT                3
#define PMIC_RG_STRUP_VUFS18_PG_H2L_EN_ADDR               \
	MT6363_STRUP_PG_CON2
#define PMIC_RG_STRUP_VUFS18_PG_H2L_EN_MASK               0x1
#define PMIC_RG_STRUP_VUFS18_PG_H2L_EN_SHIFT              4
#define PMIC_RG_STRUP_VUFS12_PG_H2L_EN_ADDR               \
	MT6363_STRUP_PG_CON2
#define PMIC_RG_STRUP_VUFS12_PG_H2L_EN_MASK               0x1
#define PMIC_RG_STRUP_VUFS12_PG_H2L_EN_SHIFT              5
#define PMIC_RG_STRUP_VRFIO18_PG_H2L_EN_ADDR              \
	MT6363_STRUP_PG_CON2
#define PMIC_RG_STRUP_VRFIO18_PG_H2L_EN_MASK              0x1
#define PMIC_RG_STRUP_VRFIO18_PG_H2L_EN_SHIFT             6
#define PMIC_RG_STRUP_VRF12_PG_H2L_EN_ADDR                \
	MT6363_STRUP_PG_CON2
#define PMIC_RG_STRUP_VRF12_PG_H2L_EN_MASK                0x1
#define PMIC_RG_STRUP_VRF12_PG_H2L_EN_SHIFT               7
#define PMIC_RG_STRUP_VRF18_PG_H2L_EN_ADDR                \
	MT6363_STRUP_PG_CON3
#define PMIC_RG_STRUP_VRF18_PG_H2L_EN_MASK                0x1
#define PMIC_RG_STRUP_VRF18_PG_H2L_EN_SHIFT               0
#define PMIC_RG_STRUP_VRF13_PG_H2L_EN_ADDR                \
	MT6363_STRUP_PG_CON3
#define PMIC_RG_STRUP_VRF13_PG_H2L_EN_MASK                0x1
#define PMIC_RG_STRUP_VRF13_PG_H2L_EN_SHIFT               1
#define PMIC_RG_STRUP_VRF09_PG_H2L_EN_ADDR                \
	MT6363_STRUP_PG_CON3
#define PMIC_RG_STRUP_VRF09_PG_H2L_EN_MASK                0x1
#define PMIC_RG_STRUP_VRF09_PG_H2L_EN_SHIFT               2
#define PMIC_RG_STRUP_VSRAM_APU_PG_H2L_EN_ADDR            \
	MT6363_STRUP_PG_CON3
#define PMIC_RG_STRUP_VSRAM_APU_PG_H2L_EN_MASK            0x1
#define PMIC_RG_STRUP_VSRAM_APU_PG_H2L_EN_SHIFT           3
#define PMIC_RG_STRUP_VSRAM_MDFE_PG_H2L_EN_ADDR           \
	MT6363_STRUP_PG_CON3
#define PMIC_RG_STRUP_VSRAM_MDFE_PG_H2L_EN_MASK           0x1
#define PMIC_RG_STRUP_VSRAM_MDFE_PG_H2L_EN_SHIFT          4
#define PMIC_RG_STRUP_VSRAM_CPUM_PG_H2L_EN_ADDR           \
	MT6363_STRUP_PG_CON3
#define PMIC_RG_STRUP_VSRAM_CPUM_PG_H2L_EN_MASK           0x1
#define PMIC_RG_STRUP_VSRAM_CPUM_PG_H2L_EN_SHIFT          5
#define PMIC_RG_STRUP_VSRAM_CPUB_PG_H2L_EN_ADDR           \
	MT6363_STRUP_PG_CON3
#define PMIC_RG_STRUP_VSRAM_CPUB_PG_H2L_EN_MASK           0x1
#define PMIC_RG_STRUP_VSRAM_CPUB_PG_H2L_EN_SHIFT          6
#define PMIC_RG_STRUP_VSRAM_CPUL_PG_H2L_EN_ADDR           \
	MT6363_STRUP_PG_CON3
#define PMIC_RG_STRUP_VSRAM_CPUL_PG_H2L_EN_MASK           0x1
#define PMIC_RG_STRUP_VSRAM_CPUL_PG_H2L_EN_SHIFT          7
#define PMIC_RG_STRUP_EXT_PMIC_PG_H2L_EN_ADDR             \
	MT6363_STRUP_PG_CON4
#define PMIC_RG_STRUP_EXT_PMIC_PG_H2L_EN_MASK             0x1
#define PMIC_RG_STRUP_EXT_PMIC_PG_H2L_EN_SHIFT            0
#define PMIC_RG_STRUP_VBUCK5_PG_ENB_ADDR                  \
	MT6363_STRUP_PG_CON5
#define PMIC_RG_STRUP_VBUCK5_PG_ENB_MASK                  0x1
#define PMIC_RG_STRUP_VBUCK5_PG_ENB_SHIFT                 0
#define PMIC_RG_STRUP_VBUCK4_PG_ENB_ADDR                  \
	MT6363_STRUP_PG_CON5
#define PMIC_RG_STRUP_VBUCK4_PG_ENB_MASK                  0x1
#define PMIC_RG_STRUP_VBUCK4_PG_ENB_SHIFT                 1
#define PMIC_RG_STRUP_VBUCK3_PG_ENB_ADDR                  \
	MT6363_STRUP_PG_CON5
#define PMIC_RG_STRUP_VBUCK3_PG_ENB_MASK                  0x1
#define PMIC_RG_STRUP_VBUCK3_PG_ENB_SHIFT                 2
#define PMIC_RG_STRUP_VBUCK2_PG_ENB_ADDR                  \
	MT6363_STRUP_PG_CON5
#define PMIC_RG_STRUP_VBUCK2_PG_ENB_MASK                  0x1
#define PMIC_RG_STRUP_VBUCK2_PG_ENB_SHIFT                 3
#define PMIC_RG_STRUP_VSRAM_MODEM_PG_ENB_ADDR             \
	MT6363_STRUP_PG_CON5
#define PMIC_RG_STRUP_VSRAM_MODEM_PG_ENB_MASK             0x1
#define PMIC_RG_STRUP_VSRAM_MODEM_PG_ENB_SHIFT            4
#define PMIC_RG_STRUP_VBUCK7_PG_ENB_ADDR                  \
	MT6363_STRUP_PG_CON5
#define PMIC_RG_STRUP_VBUCK7_PG_ENB_MASK                  0x1
#define PMIC_RG_STRUP_VBUCK7_PG_ENB_SHIFT                 5
#define PMIC_RG_STRUP_VS3_PG_ENB_ADDR                     \
	MT6363_STRUP_PG_CON5
#define PMIC_RG_STRUP_VS3_PG_ENB_MASK                     0x1
#define PMIC_RG_STRUP_VS3_PG_ENB_SHIFT                    6
#define PMIC_RG_STRUP_VAUX18_PG_ENB_ADDR                  \
	MT6363_STRUP_PG_CON5
#define PMIC_RG_STRUP_VAUX18_PG_ENB_MASK                  0x1
#define PMIC_RG_STRUP_VAUX18_PG_ENB_SHIFT                 7
#define PMIC_RG_STRUP_VA12_2_PG_ENB_ADDR                  \
	MT6363_STRUP_PG_CON6
#define PMIC_RG_STRUP_VA12_2_PG_ENB_MASK                  0x1
#define PMIC_RG_STRUP_VA12_2_PG_ENB_SHIFT                 0
#define PMIC_RG_STRUP_VA12_1_PG_ENB_ADDR                  \
	MT6363_STRUP_PG_CON6
#define PMIC_RG_STRUP_VA12_1_PG_ENB_MASK                  0x1
#define PMIC_RG_STRUP_VA12_1_PG_ENB_SHIFT                 1
#define PMIC_RG_STRUP_VIO075_PG_ENB_ADDR                  \
	MT6363_STRUP_PG_CON6
#define PMIC_RG_STRUP_VIO075_PG_ENB_MASK                  0x1
#define PMIC_RG_STRUP_VIO075_PG_ENB_SHIFT                 2
#define PMIC_RG_STRUP_VS1_PG_ENB_ADDR                     \
	MT6363_STRUP_PG_CON6
#define PMIC_RG_STRUP_VS1_PG_ENB_MASK                     0x1
#define PMIC_RG_STRUP_VS1_PG_ENB_SHIFT                    3
#define PMIC_RG_STRUP_VSRAM_DIGRF_PG_ENB_ADDR             \
	MT6363_STRUP_PG_CON6
#define PMIC_RG_STRUP_VSRAM_DIGRF_PG_ENB_MASK             0x1
#define PMIC_RG_STRUP_VSRAM_DIGRF_PG_ENB_SHIFT            4
#define PMIC_RG_STRUP_VS2_PG_ENB_ADDR                     \
	MT6363_STRUP_PG_CON6
#define PMIC_RG_STRUP_VS2_PG_ENB_MASK                     0x1
#define PMIC_RG_STRUP_VS2_PG_ENB_SHIFT                    5
#define PMIC_RG_STRUP_VBUCK1_PG_ENB_ADDR                  \
	MT6363_STRUP_PG_CON6
#define PMIC_RG_STRUP_VBUCK1_PG_ENB_MASK                  0x1
#define PMIC_RG_STRUP_VBUCK1_PG_ENB_SHIFT                 6
#define PMIC_RG_STRUP_VBUCK6_PG_ENB_ADDR                  \
	MT6363_STRUP_PG_CON6
#define PMIC_RG_STRUP_VBUCK6_PG_ENB_MASK                  0x1
#define PMIC_RG_STRUP_VBUCK6_PG_ENB_SHIFT                 7
#define PMIC_RG_STRUP_VEMC_PG_ENB_ADDR                    \
	MT6363_STRUP_PG_CON7
#define PMIC_RG_STRUP_VEMC_PG_ENB_MASK                    0x1
#define PMIC_RG_STRUP_VEMC_PG_ENB_SHIFT                   0
#define PMIC_RG_STRUP_VM18_PG_ENB_ADDR                    \
	MT6363_STRUP_PG_CON7
#define PMIC_RG_STRUP_VM18_PG_ENB_MASK                    0x1
#define PMIC_RG_STRUP_VM18_PG_ENB_SHIFT                   1
#define PMIC_RG_STRUP_VIO18_PG_ENB_ADDR                   \
	MT6363_STRUP_PG_CON7
#define PMIC_RG_STRUP_VIO18_PG_ENB_MASK                   0x1
#define PMIC_RG_STRUP_VIO18_PG_ENB_SHIFT                  2
#define PMIC_RG_STRUP_VA15_PG_ENB_ADDR                    \
	MT6363_STRUP_PG_CON7
#define PMIC_RG_STRUP_VA15_PG_ENB_MASK                    0x1
#define PMIC_RG_STRUP_VA15_PG_ENB_SHIFT                   3
#define PMIC_RG_STRUP_VUFS18_PG_ENB_ADDR                  \
	MT6363_STRUP_PG_CON7
#define PMIC_RG_STRUP_VUFS18_PG_ENB_MASK                  0x1
#define PMIC_RG_STRUP_VUFS18_PG_ENB_SHIFT                 4
#define PMIC_RG_STRUP_VUFS12_PG_ENB_ADDR                  \
	MT6363_STRUP_PG_CON7
#define PMIC_RG_STRUP_VUFS12_PG_ENB_MASK                  0x1
#define PMIC_RG_STRUP_VUFS12_PG_ENB_SHIFT                 5
#define PMIC_RG_STRUP_VRFIO18_PG_ENB_ADDR                 \
	MT6363_STRUP_PG_CON7
#define PMIC_RG_STRUP_VRFIO18_PG_ENB_MASK                 0x1
#define PMIC_RG_STRUP_VRFIO18_PG_ENB_SHIFT                6
#define PMIC_RG_STRUP_VRF12_PG_ENB_ADDR                   \
	MT6363_STRUP_PG_CON7
#define PMIC_RG_STRUP_VRF12_PG_ENB_MASK                   0x1
#define PMIC_RG_STRUP_VRF12_PG_ENB_SHIFT                  7
#define PMIC_RG_STRUP_VRF18_PG_ENB_ADDR                   \
	MT6363_STRUP_PG_CON8
#define PMIC_RG_STRUP_VRF18_PG_ENB_MASK                   0x1
#define PMIC_RG_STRUP_VRF18_PG_ENB_SHIFT                  0
#define PMIC_RG_STRUP_VRF13_PG_ENB_ADDR                   \
	MT6363_STRUP_PG_CON8
#define PMIC_RG_STRUP_VRF13_PG_ENB_MASK                   0x1
#define PMIC_RG_STRUP_VRF13_PG_ENB_SHIFT                  1
#define PMIC_RG_STRUP_VRF09_PG_ENB_ADDR                   \
	MT6363_STRUP_PG_CON8
#define PMIC_RG_STRUP_VRF09_PG_ENB_MASK                   0x1
#define PMIC_RG_STRUP_VRF09_PG_ENB_SHIFT                  2
#define PMIC_RG_STRUP_VSRAM_APU_PG_ENB_ADDR               \
	MT6363_STRUP_PG_CON8
#define PMIC_RG_STRUP_VSRAM_APU_PG_ENB_MASK               0x1
#define PMIC_RG_STRUP_VSRAM_APU_PG_ENB_SHIFT              3
#define PMIC_RG_STRUP_VSRAM_MDFE_PG_ENB_ADDR              \
	MT6363_STRUP_PG_CON8
#define PMIC_RG_STRUP_VSRAM_MDFE_PG_ENB_MASK              0x1
#define PMIC_RG_STRUP_VSRAM_MDFE_PG_ENB_SHIFT             4
#define PMIC_RG_STRUP_VSRAM_CPUM_PG_ENB_ADDR              \
	MT6363_STRUP_PG_CON8
#define PMIC_RG_STRUP_VSRAM_CPUM_PG_ENB_MASK              0x1
#define PMIC_RG_STRUP_VSRAM_CPUM_PG_ENB_SHIFT             5
#define PMIC_RG_STRUP_VSRAM_CPUB_PG_ENB_ADDR              \
	MT6363_STRUP_PG_CON8
#define PMIC_RG_STRUP_VSRAM_CPUB_PG_ENB_MASK              0x1
#define PMIC_RG_STRUP_VSRAM_CPUB_PG_ENB_SHIFT             6
#define PMIC_RG_STRUP_VSRAM_CPUL_PG_ENB_ADDR              \
	MT6363_STRUP_PG_CON8
#define PMIC_RG_STRUP_VSRAM_CPUL_PG_ENB_MASK              0x1
#define PMIC_RG_STRUP_VSRAM_CPUL_PG_ENB_SHIFT             7
#define PMIC_RG_STRUP_VBUCK5_OC_ENB_ADDR                  \
	MT6363_STRUP_OC_CON0
#define PMIC_RG_STRUP_VBUCK5_OC_ENB_MASK                  0x1
#define PMIC_RG_STRUP_VBUCK5_OC_ENB_SHIFT                 0
#define PMIC_RG_STRUP_VBUCK4_OC_ENB_ADDR                  \
	MT6363_STRUP_OC_CON0
#define PMIC_RG_STRUP_VBUCK4_OC_ENB_MASK                  0x1
#define PMIC_RG_STRUP_VBUCK4_OC_ENB_SHIFT                 1
#define PMIC_RG_STRUP_VBUCK3_OC_ENB_ADDR                  \
	MT6363_STRUP_OC_CON0
#define PMIC_RG_STRUP_VBUCK3_OC_ENB_MASK                  0x1
#define PMIC_RG_STRUP_VBUCK3_OC_ENB_SHIFT                 2
#define PMIC_RG_STRUP_VBUCK2_OC_ENB_ADDR                  \
	MT6363_STRUP_OC_CON0
#define PMIC_RG_STRUP_VBUCK2_OC_ENB_MASK                  0x1
#define PMIC_RG_STRUP_VBUCK2_OC_ENB_SHIFT                 3
#define PMIC_RG_STRUP_VSRAM_MODEM_OC_ENB_ADDR             \
	MT6363_STRUP_OC_CON0
#define PMIC_RG_STRUP_VSRAM_MODEM_OC_ENB_MASK             0x1
#define PMIC_RG_STRUP_VSRAM_MODEM_OC_ENB_SHIFT            4
#define PMIC_RG_STRUP_VBUCK7_OC_ENB_ADDR                  \
	MT6363_STRUP_OC_CON0
#define PMIC_RG_STRUP_VBUCK7_OC_ENB_MASK                  0x1
#define PMIC_RG_STRUP_VBUCK7_OC_ENB_SHIFT                 5
#define PMIC_RG_STRUP_VS3_OC_ENB_ADDR                     \
	MT6363_STRUP_OC_CON0
#define PMIC_RG_STRUP_VS3_OC_ENB_MASK                     0x1
#define PMIC_RG_STRUP_VS3_OC_ENB_SHIFT                    6
#define PMIC_RG_STRUP_VAUX18_OC_ENB_ADDR                  \
	MT6363_STRUP_OC_CON0
#define PMIC_RG_STRUP_VAUX18_OC_ENB_MASK                  0x1
#define PMIC_RG_STRUP_VAUX18_OC_ENB_SHIFT                 7
#define PMIC_RG_STRUP_VA12_2_OC_ENB_ADDR                  \
	MT6363_STRUP_OC_CON1
#define PMIC_RG_STRUP_VA12_2_OC_ENB_MASK                  0x1
#define PMIC_RG_STRUP_VA12_2_OC_ENB_SHIFT                 0
#define PMIC_RG_STRUP_VA12_1_OC_ENB_ADDR                  \
	MT6363_STRUP_OC_CON1
#define PMIC_RG_STRUP_VA12_1_OC_ENB_MASK                  0x1
#define PMIC_RG_STRUP_VA12_1_OC_ENB_SHIFT                 1
#define PMIC_RG_STRUP_VIO075_OC_ENB_ADDR                  \
	MT6363_STRUP_OC_CON1
#define PMIC_RG_STRUP_VIO075_OC_ENB_MASK                  0x1
#define PMIC_RG_STRUP_VIO075_OC_ENB_SHIFT                 2
#define PMIC_RG_STRUP_VS1_OC_ENB_ADDR                     \
	MT6363_STRUP_OC_CON1
#define PMIC_RG_STRUP_VS1_OC_ENB_MASK                     0x1
#define PMIC_RG_STRUP_VS1_OC_ENB_SHIFT                    3
#define PMIC_RG_STRUP_VSRAM_DIGRF_OC_ENB_ADDR             \
	MT6363_STRUP_OC_CON1
#define PMIC_RG_STRUP_VSRAM_DIGRF_OC_ENB_MASK             0x1
#define PMIC_RG_STRUP_VSRAM_DIGRF_OC_ENB_SHIFT            4
#define PMIC_RG_STRUP_VS2_OC_ENB_ADDR                     \
	MT6363_STRUP_OC_CON1
#define PMIC_RG_STRUP_VS2_OC_ENB_MASK                     0x1
#define PMIC_RG_STRUP_VS2_OC_ENB_SHIFT                    5
#define PMIC_RG_STRUP_VBUCK1_OC_ENB_ADDR                  \
	MT6363_STRUP_OC_CON1
#define PMIC_RG_STRUP_VBUCK1_OC_ENB_MASK                  0x1
#define PMIC_RG_STRUP_VBUCK1_OC_ENB_SHIFT                 6
#define PMIC_RG_STRUP_VBUCK6_OC_ENB_ADDR                  \
	MT6363_STRUP_OC_CON1
#define PMIC_RG_STRUP_VBUCK6_OC_ENB_MASK                  0x1
#define PMIC_RG_STRUP_VBUCK6_OC_ENB_SHIFT                 7
#define PMIC_RG_STRUP_VEMC_OC_ENB_ADDR                    \
	MT6363_STRUP_OC_CON2
#define PMIC_RG_STRUP_VEMC_OC_ENB_MASK                    0x1
#define PMIC_RG_STRUP_VEMC_OC_ENB_SHIFT                   0
#define PMIC_RG_STRUP_VM18_OC_ENB_ADDR                    \
	MT6363_STRUP_OC_CON2
#define PMIC_RG_STRUP_VM18_OC_ENB_MASK                    0x1
#define PMIC_RG_STRUP_VM18_OC_ENB_SHIFT                   1
#define PMIC_RG_STRUP_VIO18_OC_ENB_ADDR                   \
	MT6363_STRUP_OC_CON2
#define PMIC_RG_STRUP_VIO18_OC_ENB_MASK                   0x1
#define PMIC_RG_STRUP_VIO18_OC_ENB_SHIFT                  2
#define PMIC_RG_STRUP_VA15_OC_ENB_ADDR                    \
	MT6363_STRUP_OC_CON2
#define PMIC_RG_STRUP_VA15_OC_ENB_MASK                    0x1
#define PMIC_RG_STRUP_VA15_OC_ENB_SHIFT                   3
#define PMIC_RG_STRUP_VUFS18_OC_ENB_ADDR                  \
	MT6363_STRUP_OC_CON2
#define PMIC_RG_STRUP_VUFS18_OC_ENB_MASK                  0x1
#define PMIC_RG_STRUP_VUFS18_OC_ENB_SHIFT                 4
#define PMIC_RG_STRUP_VUFS12_OC_ENB_ADDR                  \
	MT6363_STRUP_OC_CON2
#define PMIC_RG_STRUP_VUFS12_OC_ENB_MASK                  0x1
#define PMIC_RG_STRUP_VUFS12_OC_ENB_SHIFT                 5
#define PMIC_RG_STRUP_VRFIO18_OC_ENB_ADDR                 \
	MT6363_STRUP_OC_CON2
#define PMIC_RG_STRUP_VRFIO18_OC_ENB_MASK                 0x1
#define PMIC_RG_STRUP_VRFIO18_OC_ENB_SHIFT                6
#define PMIC_RG_STRUP_VRF12_OC_ENB_ADDR                   \
	MT6363_STRUP_OC_CON2
#define PMIC_RG_STRUP_VRF12_OC_ENB_MASK                   0x1
#define PMIC_RG_STRUP_VRF12_OC_ENB_SHIFT                  7
#define PMIC_RG_STRUP_VRF18_OC_ENB_ADDR                   \
	MT6363_STRUP_OC_CON3
#define PMIC_RG_STRUP_VRF18_OC_ENB_MASK                   0x1
#define PMIC_RG_STRUP_VRF18_OC_ENB_SHIFT                  0
#define PMIC_RG_STRUP_VRF13_OC_ENB_ADDR                   \
	MT6363_STRUP_OC_CON3
#define PMIC_RG_STRUP_VRF13_OC_ENB_MASK                   0x1
#define PMIC_RG_STRUP_VRF13_OC_ENB_SHIFT                  1
#define PMIC_RG_STRUP_VRF09_OC_ENB_ADDR                   \
	MT6363_STRUP_OC_CON3
#define PMIC_RG_STRUP_VRF09_OC_ENB_MASK                   0x1
#define PMIC_RG_STRUP_VRF09_OC_ENB_SHIFT                  2
#define PMIC_RG_STRUP_VSRAM_APU_OC_ENB_ADDR               \
	MT6363_STRUP_OC_CON3
#define PMIC_RG_STRUP_VSRAM_APU_OC_ENB_MASK               0x1
#define PMIC_RG_STRUP_VSRAM_APU_OC_ENB_SHIFT              3
#define PMIC_RG_STRUP_VSRAM_MDFE_OC_ENB_ADDR              \
	MT6363_STRUP_OC_CON3
#define PMIC_RG_STRUP_VSRAM_MDFE_OC_ENB_MASK              0x1
#define PMIC_RG_STRUP_VSRAM_MDFE_OC_ENB_SHIFT             4
#define PMIC_RG_STRUP_VSRAM_CPUM_OC_ENB_ADDR              \
	MT6363_STRUP_OC_CON3
#define PMIC_RG_STRUP_VSRAM_CPUM_OC_ENB_MASK              0x1
#define PMIC_RG_STRUP_VSRAM_CPUM_OC_ENB_SHIFT             5
#define PMIC_RG_STRUP_VSRAM_CPUB_OC_ENB_ADDR              \
	MT6363_STRUP_OC_CON3
#define PMIC_RG_STRUP_VSRAM_CPUB_OC_ENB_MASK              0x1
#define PMIC_RG_STRUP_VSRAM_CPUB_OC_ENB_SHIFT             6
#define PMIC_RG_STRUP_VSRAM_CPUL_OC_ENB_ADDR              \
	MT6363_STRUP_OC_CON3
#define PMIC_RG_STRUP_VSRAM_CPUL_OC_ENB_MASK              0x1
#define PMIC_RG_STRUP_VSRAM_CPUL_OC_ENB_SHIFT             7
#define PMIC_RG_CPS_W_KEY_ADDR                            \
	MT6363_CPSWKEY
#define PMIC_RG_CPS_W_KEY_MASK                            0xFF
#define PMIC_RG_CPS_W_KEY_SHIFT                           0
#define PMIC_RG_CPS_W_KEY_H_ADDR                          \
	MT6363_CPSWKEY_H
#define PMIC_RG_CPS_W_KEY_H_MASK                          0xFF
#define PMIC_RG_CPS_W_KEY_H_SHIFT                         0
#define PMIC_RG_VRF09_USA_ADDR                            \
	MT6363_CPSUSA_ELR31
#define PMIC_RG_VRF09_USA_MASK                            0xFF
#define PMIC_RG_VRF09_USA_SHIFT                           0
#define PMIC_RG_VRF13_USA_ADDR                            \
	MT6363_CPSUSA_ELR32
#define PMIC_RG_VRF13_USA_MASK                            0xFF
#define PMIC_RG_VRF13_USA_SHIFT                           0
#define PMIC_RG_VRF18_USA_ADDR                            \
	MT6363_CPSUSA_ELR33
#define PMIC_RG_VRF18_USA_MASK                            0xFF
#define PMIC_RG_VRF18_USA_SHIFT                           0
#define PMIC_RG_SLOT_INTV_DOWN_ADDR                       \
	MT6363_CPSCFG0
#define PMIC_RG_SLOT_INTV_DOWN_MASK                       0x3
#define PMIC_RG_SLOT_INTV_DOWN_SHIFT                      0
#define PMIC_RG_DSEQ_LEN_ADDR                             \
	MT6363_CPSCFG1
#define PMIC_RG_DSEQ_LEN_MASK                             0xFF
#define PMIC_RG_DSEQ_LEN_SHIFT                            0
#define PMIC_RG_VAUX18_DSA_ADDR                           \
	MT6363_CPSDSA0
#define PMIC_RG_VAUX18_DSA_MASK                           0xFF
#define PMIC_RG_VAUX18_DSA_SHIFT                          0
#define PMIC_RG_VS3_DSA_ADDR                              \
	MT6363_CPSDSA1
#define PMIC_RG_VS3_DSA_MASK                              0xFF
#define PMIC_RG_VS3_DSA_SHIFT                             0
#define PMIC_RG_VBUCK7_DSA_ADDR                           \
	MT6363_CPSDSA2
#define PMIC_RG_VBUCK7_DSA_MASK                           0xFF
#define PMIC_RG_VBUCK7_DSA_SHIFT                          0
#define PMIC_RG_VSRAM_MODEM_DSA_ADDR                      \
	MT6363_CPSDSA3
#define PMIC_RG_VSRAM_MODEM_DSA_MASK                      0xFF
#define PMIC_RG_VSRAM_MODEM_DSA_SHIFT                     0
#define PMIC_RG_VBUCK2_DSA_ADDR                           \
	MT6363_CPSDSA4
#define PMIC_RG_VBUCK2_DSA_MASK                           0xFF
#define PMIC_RG_VBUCK2_DSA_SHIFT                          0
#define PMIC_RG_VBUCK3_DSA_ADDR                           \
	MT6363_CPSDSA5
#define PMIC_RG_VBUCK3_DSA_MASK                           0xFF
#define PMIC_RG_VBUCK3_DSA_SHIFT                          0
#define PMIC_RG_VBUCK4_DSA_ADDR                           \
	MT6363_CPSDSA6
#define PMIC_RG_VBUCK4_DSA_MASK                           0xFF
#define PMIC_RG_VBUCK4_DSA_SHIFT                          0
#define PMIC_RG_VBUCK5_DSA_ADDR                           \
	MT6363_CPSDSA7
#define PMIC_RG_VBUCK5_DSA_MASK                           0xFF
#define PMIC_RG_VBUCK5_DSA_SHIFT                          0
#define PMIC_RG_VBUCK6_DSA_ADDR                           \
	MT6363_CPSDSA8
#define PMIC_RG_VBUCK6_DSA_MASK                           0xFF
#define PMIC_RG_VBUCK6_DSA_SHIFT                          0
#define PMIC_RG_VBUCK1_DSA_ADDR                           \
	MT6363_CPSDSA9
#define PMIC_RG_VBUCK1_DSA_MASK                           0xFF
#define PMIC_RG_VBUCK1_DSA_SHIFT                          0
#define PMIC_RG_VS2_DSA_ADDR                              \
	MT6363_CPSDSA10
#define PMIC_RG_VS2_DSA_MASK                              0xFF
#define PMIC_RG_VS2_DSA_SHIFT                             0
#define PMIC_RG_VSRAM_DIGRF_DSA_ADDR                      \
	MT6363_CPSDSA11
#define PMIC_RG_VSRAM_DIGRF_DSA_MASK                      0xFF
#define PMIC_RG_VSRAM_DIGRF_DSA_SHIFT                     0
#define PMIC_RG_VS1_DSA_ADDR                              \
	MT6363_CPSDSA12
#define PMIC_RG_VS1_DSA_MASK                              0xFF
#define PMIC_RG_VS1_DSA_SHIFT                             0
#define PMIC_RG_VIO075_DSA_ADDR                           \
	MT6363_CPSDSA13
#define PMIC_RG_VIO075_DSA_MASK                           0xFF
#define PMIC_RG_VIO075_DSA_SHIFT                          0
#define PMIC_RG_VA12_1_DSA_ADDR                           \
	MT6363_CPSDSA14
#define PMIC_RG_VA12_1_DSA_MASK                           0xFF
#define PMIC_RG_VA12_1_DSA_SHIFT                          0
#define PMIC_RG_VA12_2_DSA_ADDR                           \
	MT6363_CPSDSA15
#define PMIC_RG_VA12_2_DSA_MASK                           0xFF
#define PMIC_RG_VA12_2_DSA_SHIFT                          0
#define PMIC_RG_VRF12_DSA_ADDR                            \
	MT6363_CPSDSA16
#define PMIC_RG_VRF12_DSA_MASK                            0xFF
#define PMIC_RG_VRF12_DSA_SHIFT                           0
#define PMIC_RG_VRFIO18_DSA_ADDR                          \
	MT6363_CPSDSA17
#define PMIC_RG_VRFIO18_DSA_MASK                          0xFF
#define PMIC_RG_VRFIO18_DSA_SHIFT                         0
#define PMIC_RG_VUFS12_DSA_ADDR                           \
	MT6363_CPSDSA18
#define PMIC_RG_VUFS12_DSA_MASK                           0xFF
#define PMIC_RG_VUFS12_DSA_SHIFT                          0
#define PMIC_RG_VUFS18_DSA_ADDR                           \
	MT6363_CPSDSA19
#define PMIC_RG_VUFS18_DSA_MASK                           0xFF
#define PMIC_RG_VUFS18_DSA_SHIFT                          0
#define PMIC_RG_VA15_DSA_ADDR                             \
	MT6363_CPSDSA20
#define PMIC_RG_VA15_DSA_MASK                             0xFF
#define PMIC_RG_VA15_DSA_SHIFT                            0
#define PMIC_RG_VIO18_DSA_ADDR                            \
	MT6363_CPSDSA21
#define PMIC_RG_VIO18_DSA_MASK                            0xFF
#define PMIC_RG_VIO18_DSA_SHIFT                           0
#define PMIC_RG_EXT_PMIC_EN1_DSA_ADDR                     \
	MT6363_CPSDSA22
#define PMIC_RG_EXT_PMIC_EN1_DSA_MASK                     0xFF
#define PMIC_RG_EXT_PMIC_EN1_DSA_SHIFT                    0
#define PMIC_RG_VM18_DSA_ADDR                             \
	MT6363_CPSDSA23
#define PMIC_RG_VM18_DSA_MASK                             0xFF
#define PMIC_RG_VM18_DSA_SHIFT                            0
#define PMIC_RG_VEMC_DSA_ADDR                             \
	MT6363_CPSDSA24
#define PMIC_RG_VEMC_DSA_MASK                             0xFF
#define PMIC_RG_VEMC_DSA_SHIFT                            0
#define PMIC_RG_VSRAM_CPUL_DSA_ADDR                       \
	MT6363_CPSDSA25
#define PMIC_RG_VSRAM_CPUL_DSA_MASK                       0xFF
#define PMIC_RG_VSRAM_CPUL_DSA_SHIFT                      0
#define PMIC_RG_VSRAM_CPUB_DSA_ADDR                       \
	MT6363_CPSDSA26
#define PMIC_RG_VSRAM_CPUB_DSA_MASK                       0xFF
#define PMIC_RG_VSRAM_CPUB_DSA_SHIFT                      0
#define PMIC_RG_VSRAM_CPUM_DSA_ADDR                       \
	MT6363_CPSDSA27
#define PMIC_RG_VSRAM_CPUM_DSA_MASK                       0xFF
#define PMIC_RG_VSRAM_CPUM_DSA_SHIFT                      0
#define PMIC_RG_EXT_PMIC_EN2_DSA_ADDR                     \
	MT6363_CPSDSA28
#define PMIC_RG_EXT_PMIC_EN2_DSA_MASK                     0xFF
#define PMIC_RG_EXT_PMIC_EN2_DSA_SHIFT                    0
#define PMIC_RG_VSRAM_MDFE_DSA_ADDR                       \
	MT6363_CPSDSA29
#define PMIC_RG_VSRAM_MDFE_DSA_MASK                       0xFF
#define PMIC_RG_VSRAM_MDFE_DSA_SHIFT                      0
#define PMIC_RG_VSRAM_APU_DSA_ADDR                        \
	MT6363_CPSDSA30
#define PMIC_RG_VSRAM_APU_DSA_MASK                        0xFF
#define PMIC_RG_VSRAM_APU_DSA_SHIFT                       0
#define PMIC_RG_VRF09_DSA_ADDR                            \
	MT6363_CPSDSA31
#define PMIC_RG_VRF09_DSA_MASK                            0xFF
#define PMIC_RG_VRF09_DSA_SHIFT                           0
#define PMIC_RG_VRF13_DSA_ADDR                            \
	MT6363_CPSDSA32
#define PMIC_RG_VRF13_DSA_MASK                            0xFF
#define PMIC_RG_VRF13_DSA_SHIFT                           0
#define PMIC_RG_VRF18_DSA_ADDR                            \
	MT6363_CPSDSA33
#define PMIC_RG_VRF18_DSA_MASK                            0xFF
#define PMIC_RG_VRF18_DSA_SHIFT                           0
#define PMIC_PSEQ_ELR_LEN_ADDR                            \
	MT6363_PSEQ_ELR_NUM
#define PMIC_PSEQ_ELR_LEN_MASK                            0xFF
#define PMIC_PSEQ_ELR_LEN_SHIFT                           0
#define PMIC_RG_BWDT_EN_ADDR                              \
	MT6363_PSEQ_ELR0
#define PMIC_RG_BWDT_EN_MASK                              0x1
#define PMIC_RG_BWDT_EN_SHIFT                             0
#define PMIC_RG_BWDT_TSEL_ADDR                            \
	MT6363_PSEQ_ELR0
#define PMIC_RG_BWDT_TSEL_MASK                            0x1
#define PMIC_RG_BWDT_TSEL_SHIFT                           1
#define PMIC_RG_BWDT_CSEL_ADDR                            \
	MT6363_PSEQ_ELR0
#define PMIC_RG_BWDT_CSEL_MASK                            0x1
#define PMIC_RG_BWDT_CSEL_SHIFT                           2
#define PMIC_RG_BWDT_TD_ADDR                              \
	MT6363_PSEQ_ELR0
#define PMIC_RG_BWDT_TD_MASK                              0x3
#define PMIC_RG_BWDT_TD_SHIFT                             3
#define PMIC_RG_PSOC_SHDN_ENB_ADDR                        \
	MT6363_PSEQ_ELR0
#define PMIC_RG_PSOC_SHDN_ENB_MASK                        0x1
#define PMIC_RG_PSOC_SHDN_ENB_SHIFT                       5
#define PMIC_RG_PSPG_SHDN_ENB_ADDR                        \
	MT6363_PSEQ_ELR0
#define PMIC_RG_PSPG_SHDN_ENB_MASK                        0x3
#define PMIC_RG_PSPG_SHDN_ENB_SHIFT                       6
#define PMIC_RG_PWRKEY_EVENT_MODE_ADDR                    \
	MT6363_PSEQ_ELR1
#define PMIC_RG_PWRKEY_EVENT_MODE_MASK                    0x1
#define PMIC_RG_PWRKEY_EVENT_MODE_SHIFT                   0
#define PMIC_RG_UVLO2V0_DDLO_EN_ADDR                      \
	MT6363_PSEQ_ELR1
#define PMIC_RG_UVLO2V0_DDLO_EN_MASK                      0x1
#define PMIC_RG_UVLO2V0_DDLO_EN_SHIFT                     1
#define PMIC_RG_PSEQ_F32K_FORCE_ADDR                      \
	MT6363_PSEQ_ELR1
#define PMIC_RG_PSEQ_F32K_FORCE_MASK                      0x1
#define PMIC_RG_PSEQ_F32K_FORCE_SHIFT                     2
#define PMIC_RG_PUP_PG_CHK_ADDR                           \
	MT6363_PSEQ_ELR1
#define PMIC_RG_PUP_PG_CHK_MASK                           0x1
#define PMIC_RG_PUP_PG_CHK_SHIFT                          3
#define PMIC_RG_SMPS_IVGEN_SEL_ADDR                       \
	MT6363_PSEQ_ELR1
#define PMIC_RG_SMPS_IVGEN_SEL_MASK                       0x1
#define PMIC_RG_SMPS_IVGEN_SEL_SHIFT                      4
#define PMIC_RG_STRUP_LONG_PRESS_RESET_EXTEND_ADDR        \
	MT6363_PSEQ_ELR1
#define PMIC_RG_STRUP_LONG_PRESS_RESET_EXTEND_MASK        0x1
#define PMIC_RG_STRUP_LONG_PRESS_RESET_EXTEND_SHIFT       5
#define PMIC_RG_SDN_DLY_ENB_ADDR                          \
	MT6363_PSEQ_ELR1
#define PMIC_RG_SDN_DLY_ENB_MASK                          0x1
#define PMIC_RG_SDN_DLY_ENB_SHIFT                         6
#define PMIC_RG_CHRDET_DEB_TD_ADDR                        \
	MT6363_PSEQ_ELR1
#define PMIC_RG_CHRDET_DEB_TD_MASK                        0x1
#define PMIC_RG_CHRDET_DEB_TD_SHIFT                       7
#define PMIC_RG_SLOT_INTV_UP_ADDR                         \
	MT6363_PSEQ_ELR4
#define PMIC_RG_SLOT_INTV_UP_MASK                         0x3
#define PMIC_RG_SLOT_INTV_UP_SHIFT                        0
#define PMIC_RG_LDO_PG_STB_MODE_ADDR                      \
	MT6363_PSEQ_ELR4
#define PMIC_RG_LDO_PG_STB_MODE_MASK                      0x1
#define PMIC_RG_LDO_PG_STB_MODE_SHIFT                     2
#define PMIC_RG_BUCK_PG_STB_MODE_ADDR                     \
	MT6363_PSEQ_ELR4
#define PMIC_RG_BUCK_PG_STB_MODE_MASK                     0x1
#define PMIC_RG_BUCK_PG_STB_MODE_SHIFT                    3
#define PMIC_RG_STRUP_EXT_PMIC_PG_ENB_ADDR                \
	MT6363_PSEQ_ELR4
#define PMIC_RG_STRUP_EXT_PMIC_PG_ENB_MASK                0x1
#define PMIC_RG_STRUP_EXT_PMIC_PG_ENB_SHIFT               4
#define PMIC_EFUSE_IVGEN_ENB_SEL_ADDR                     \
	MT6363_PSEQ_ELR4
#define PMIC_EFUSE_IVGEN_ENB_SEL_MASK                     0x1
#define PMIC_EFUSE_IVGEN_ENB_SEL_SHIFT                    5
#define PMIC_RG_EXT_PMIC_PG_CHK_SEL_ADDR                  \
	MT6363_PSEQ_ELR4
#define PMIC_RG_EXT_PMIC_PG_CHK_SEL_MASK                  0x3
#define PMIC_RG_EXT_PMIC_PG_CHK_SEL_SHIFT                 6
#define PMIC_RG_SEQ_LEN_ADDR                              \
	MT6363_PSEQ_ELR5
#define PMIC_RG_SEQ_LEN_MASK                              0xFF
#define PMIC_RG_SEQ_LEN_SHIFT                             0
#define PMIC_RG_VAUX18_USA_ADDR                           \
	MT6363_CPSUSA_ELR0
#define PMIC_RG_VAUX18_USA_MASK                           0xFF
#define PMIC_RG_VAUX18_USA_SHIFT                          0
#define PMIC_RG_VS3_USA_ADDR                              \
	MT6363_CPSUSA_ELR1
#define PMIC_RG_VS3_USA_MASK                              0xFF
#define PMIC_RG_VS3_USA_SHIFT                             0
#define PMIC_RG_VBUCK7_USA_ADDR                           \
	MT6363_CPSUSA_ELR2
#define PMIC_RG_VBUCK7_USA_MASK                           0xFF
#define PMIC_RG_VBUCK7_USA_SHIFT                          0
#define PMIC_RG_VSRAM_MODEM_USA_ADDR                      \
	MT6363_CPSUSA_ELR3
#define PMIC_RG_VSRAM_MODEM_USA_MASK                      0xFF
#define PMIC_RG_VSRAM_MODEM_USA_SHIFT                     0
#define PMIC_RG_VBUCK2_USA_ADDR                           \
	MT6363_CPSUSA_ELR4
#define PMIC_RG_VBUCK2_USA_MASK                           0xFF
#define PMIC_RG_VBUCK2_USA_SHIFT                          0
#define PMIC_RG_VBUCK3_USA_ADDR                           \
	MT6363_CPSUSA_ELR5
#define PMIC_RG_VBUCK3_USA_MASK                           0xFF
#define PMIC_RG_VBUCK3_USA_SHIFT                          0
#define PMIC_RG_VBUCK4_USA_ADDR                           \
	MT6363_CPSUSA_ELR6
#define PMIC_RG_VBUCK4_USA_MASK                           0xFF
#define PMIC_RG_VBUCK4_USA_SHIFT                          0
#define PMIC_RG_VBUCK5_USA_ADDR                           \
	MT6363_CPSUSA_ELR7
#define PMIC_RG_VBUCK5_USA_MASK                           0xFF
#define PMIC_RG_VBUCK5_USA_SHIFT                          0
#define PMIC_RG_VBUCK6_USA_ADDR                           \
	MT6363_CPSUSA_ELR8
#define PMIC_RG_VBUCK6_USA_MASK                           0xFF
#define PMIC_RG_VBUCK6_USA_SHIFT                          0
#define PMIC_RG_VBUCK1_USA_ADDR                           \
	MT6363_CPSUSA_ELR9
#define PMIC_RG_VBUCK1_USA_MASK                           0xFF
#define PMIC_RG_VBUCK1_USA_SHIFT                          0
#define PMIC_RG_VS2_USA_ADDR                              \
	MT6363_CPSUSA_ELR10
#define PMIC_RG_VS2_USA_MASK                              0xFF
#define PMIC_RG_VS2_USA_SHIFT                             0
#define PMIC_RG_VSRAM_DIGRF_USA_ADDR                      \
	MT6363_CPSUSA_ELR11
#define PMIC_RG_VSRAM_DIGRF_USA_MASK                      0xFF
#define PMIC_RG_VSRAM_DIGRF_USA_SHIFT                     0
#define PMIC_RG_VS1_USA_ADDR                              \
	MT6363_CPSUSA_ELR12
#define PMIC_RG_VS1_USA_MASK                              0xFF
#define PMIC_RG_VS1_USA_SHIFT                             0
#define PMIC_RG_VIO075_USA_ADDR                           \
	MT6363_CPSUSA_ELR13
#define PMIC_RG_VIO075_USA_MASK                           0xFF
#define PMIC_RG_VIO075_USA_SHIFT                          0
#define PMIC_RG_VA12_1_USA_ADDR                           \
	MT6363_CPSUSA_ELR14
#define PMIC_RG_VA12_1_USA_MASK                           0xFF
#define PMIC_RG_VA12_1_USA_SHIFT                          0
#define PMIC_RG_VA12_2_USA_ADDR                           \
	MT6363_CPSUSA_ELR15
#define PMIC_RG_VA12_2_USA_MASK                           0xFF
#define PMIC_RG_VA12_2_USA_SHIFT                          0
#define PMIC_RG_VRF12_USA_ADDR                            \
	MT6363_CPSUSA_ELR16
#define PMIC_RG_VRF12_USA_MASK                            0xFF
#define PMIC_RG_VRF12_USA_SHIFT                           0
#define PMIC_RG_VRFIO18_USA_ADDR                          \
	MT6363_CPSUSA_ELR17
#define PMIC_RG_VRFIO18_USA_MASK                          0xFF
#define PMIC_RG_VRFIO18_USA_SHIFT                         0
#define PMIC_RG_VUFS12_USA_ADDR                           \
	MT6363_CPSUSA_ELR18
#define PMIC_RG_VUFS12_USA_MASK                           0xFF
#define PMIC_RG_VUFS12_USA_SHIFT                          0
#define PMIC_RG_VUFS18_USA_ADDR                           \
	MT6363_CPSUSA_ELR19
#define PMIC_RG_VUFS18_USA_MASK                           0xFF
#define PMIC_RG_VUFS18_USA_SHIFT                          0
#define PMIC_RG_VA15_USA_ADDR                             \
	MT6363_CPSUSA_ELR20
#define PMIC_RG_VA15_USA_MASK                             0xFF
#define PMIC_RG_VA15_USA_SHIFT                            0
#define PMIC_RG_VIO18_USA_ADDR                            \
	MT6363_CPSUSA_ELR21
#define PMIC_RG_VIO18_USA_MASK                            0xFF
#define PMIC_RG_VIO18_USA_SHIFT                           0
#define PMIC_RG_EXT_PMIC_EN1_USA_ADDR                     \
	MT6363_CPSUSA_ELR22
#define PMIC_RG_EXT_PMIC_EN1_USA_MASK                     0xFF
#define PMIC_RG_EXT_PMIC_EN1_USA_SHIFT                    0
#define PMIC_RG_VM18_USA_ADDR                             \
	MT6363_CPSUSA_ELR23
#define PMIC_RG_VM18_USA_MASK                             0xFF
#define PMIC_RG_VM18_USA_SHIFT                            0
#define PMIC_RG_VEMC_USA_ADDR                             \
	MT6363_CPSUSA_ELR24
#define PMIC_RG_VEMC_USA_MASK                             0xFF
#define PMIC_RG_VEMC_USA_SHIFT                            0
#define PMIC_RG_VSRAM_CPUL_USA_ADDR                       \
	MT6363_CPSUSA_ELR25
#define PMIC_RG_VSRAM_CPUL_USA_MASK                       0xFF
#define PMIC_RG_VSRAM_CPUL_USA_SHIFT                      0
#define PMIC_RG_VSRAM_CPUB_USA_ADDR                       \
	MT6363_CPSUSA_ELR26
#define PMIC_RG_VSRAM_CPUB_USA_MASK                       0xFF
#define PMIC_RG_VSRAM_CPUB_USA_SHIFT                      0
#define PMIC_RG_VSRAM_CPUM_USA_ADDR                       \
	MT6363_CPSUSA_ELR27
#define PMIC_RG_VSRAM_CPUM_USA_MASK                       0xFF
#define PMIC_RG_VSRAM_CPUM_USA_SHIFT                      0
#define PMIC_RG_EXT_PMIC_EN2_USA_ADDR                     \
	MT6363_CPSUSA_ELR28
#define PMIC_RG_EXT_PMIC_EN2_USA_MASK                     0xFF
#define PMIC_RG_EXT_PMIC_EN2_USA_SHIFT                    0
#define PMIC_RG_VSRAM_MDFE_USA_ADDR                       \
	MT6363_CPSUSA_ELR29
#define PMIC_RG_VSRAM_MDFE_USA_MASK                       0xFF
#define PMIC_RG_VSRAM_MDFE_USA_SHIFT                      0
#define PMIC_RG_VSRAM_APU_USA_ADDR                        \
	MT6363_CPSUSA_ELR30
#define PMIC_RG_VSRAM_APU_USA_MASK                        0xFF
#define PMIC_RG_VSRAM_APU_USA_SHIFT                       0
#define PMIC_VREF_ANA_ID_ADDR                             \
	MT6363_VREF_ANA_ID
#define PMIC_VREF_ANA_ID_MASK                             0xFF
#define PMIC_VREF_ANA_ID_SHIFT                            0
#define PMIC_VREF_DIG_ID_ADDR                             \
	MT6363_VREF_DIG_ID
#define PMIC_VREF_DIG_ID_MASK                             0xFF
#define PMIC_VREF_DIG_ID_SHIFT                            0
#define PMIC_VREF_ANA_MINOR_REV_ADDR                      \
	MT6363_VREF_ANA_REV
#define PMIC_VREF_ANA_MINOR_REV_MASK                      0xF
#define PMIC_VREF_ANA_MINOR_REV_SHIFT                     0
#define PMIC_VREF_ANA_MAJOR_REV_ADDR                      \
	MT6363_VREF_ANA_REV
#define PMIC_VREF_ANA_MAJOR_REV_MASK                      0xF
#define PMIC_VREF_ANA_MAJOR_REV_SHIFT                     4
#define PMIC_VREF_DIG_MINOR_REV_ADDR                      \
	MT6363_VREF_DIG_REV
#define PMIC_VREF_DIG_MINOR_REV_MASK                      0xF
#define PMIC_VREF_DIG_MINOR_REV_SHIFT                     0
#define PMIC_VREF_DIG_MAJOR_REV_ADDR                      \
	MT6363_VREF_DIG_REV
#define PMIC_VREF_DIG_MAJOR_REV_MASK                      0xF
#define PMIC_VREF_DIG_MAJOR_REV_SHIFT                     4
#define PMIC_VREF_CBS_ADDR                                \
	MT6363_VREF_DBI
#define PMIC_VREF_CBS_MASK                                0x3
#define PMIC_VREF_CBS_SHIFT                               0
#define PMIC_VREF_BIX_ADDR                                \
	MT6363_VREF_DBI
#define PMIC_VREF_BIX_MASK                                0x3
#define PMIC_VREF_BIX_SHIFT                               2
#define PMIC_VREF_ESP_ADDR                                \
	MT6363_VREF_ESP
#define PMIC_VREF_ESP_MASK                                0xFF
#define PMIC_VREF_ESP_SHIFT                               0
#define PMIC_VREF_FPI_ADDR                                \
	MT6363_VREF_FPI
#define PMIC_VREF_FPI_MASK                                0xFF
#define PMIC_VREF_FPI_SHIFT                               0
#define PMIC_VREF_DXI_ADDR                                \
	MT6363_VREF_DXI
#define PMIC_VREF_DXI_MASK                                0xFF
#define PMIC_VREF_DXI_SHIFT                               0
#define PMIC_RG_BGR_TEST_RSTB_ADDR                        \
	MT6363_PCHR_VREF_ANA_CON0
#define PMIC_RG_BGR_TEST_RSTB_MASK                        0x1
#define PMIC_RG_BGR_TEST_RSTB_SHIFT                       0
#define PMIC_RG_BGR_TEST_EN_ADDR                          \
	MT6363_PCHR_VREF_ANA_CON0
#define PMIC_RG_BGR_TEST_EN_MASK                          0x1
#define PMIC_RG_BGR_TEST_EN_SHIFT                         1
#define PMIC_RG_BGR_UNCHOP_ADDR                           \
	MT6363_PCHR_VREF_ANA_CON0
#define PMIC_RG_BGR_UNCHOP_MASK                           0x1
#define PMIC_RG_BGR_UNCHOP_SHIFT                          2
#define PMIC_RG_BGR_UNCHOP_PH_ADDR                        \
	MT6363_PCHR_VREF_ANA_CON0
#define PMIC_RG_BGR_UNCHOP_PH_MASK                        0x1
#define PMIC_RG_BGR_UNCHOP_PH_SHIFT                       3
#define PMIC_RG_VBB_UVLO_VTHL_ADDR                        \
	MT6363_PCHR_VREF_ANA_CON1
#define PMIC_RG_VBB_UVLO_VTHL_MASK                        0xF
#define PMIC_RG_VBB_UVLO_VTHL_SHIFT                       0
#define PMIC_RG_VSYS_UVLO_VTHL_ADDR                       \
	MT6363_PCHR_VREF_ANA_CON2
#define PMIC_RG_VSYS_UVLO_VTHL_MASK                       0xF
#define PMIC_RG_VSYS_UVLO_VTHL_SHIFT                      0
#define PMIC_RG_LVSYS_INT_VTHL_ADDR                       \
	MT6363_PCHR_VREF_ANA_CON3
#define PMIC_RG_LVSYS_INT_VTHL_MASK                       0xF
#define PMIC_RG_LVSYS_INT_VTHL_SHIFT                      0
#define PMIC_RG_LVSYS_INT_VTHH_ADDR                       \
	MT6363_PCHR_VREF_ANA_CON4
#define PMIC_RG_LVSYS_INT_VTHH_MASK                       0xF
#define PMIC_RG_LVSYS_INT_VTHH_SHIFT                      0
#define PMIC_RG_VSYS_OVLO_VTH_SEL_ADDR                    \
	MT6363_PCHR_VREF_ANA_CON5
#define PMIC_RG_VSYS_OVLO_VTH_SEL_MASK                    0x7
#define PMIC_RG_VSYS_OVLO_VTH_SEL_SHIFT                   0
#define PMIC_RG_VBB_OVLO_VTH_SEL_ADDR                     \
	MT6363_PCHR_VREF_ANA_CON5
#define PMIC_RG_VBB_OVLO_VTH_SEL_MASK                     0x7
#define PMIC_RG_VBB_OVLO_VTH_SEL_SHIFT                    3
#define PMIC_RG_BATON_EN2_ADDR                            \
	MT6363_PCHR_VREF_ANA_CON5
#define PMIC_RG_BATON_EN2_MASK                            0x1
#define PMIC_RG_BATON_EN2_SHIFT                           6
#define PMIC_RGS_VDIG18_PG_STATUS_ADDR                    \
	MT6363_PCHR_VREF_ANA_CON5
#define PMIC_RGS_VDIG18_PG_STATUS_MASK                    0x1
#define PMIC_RGS_VDIG18_PG_STATUS_SHIFT                   7
#define PMIC_RG_QI_UVLO_VTH_SELL_ADDR                     \
	MT6363_PCHR_VREF_ANA_CON6
#define PMIC_RG_QI_UVLO_VTH_SELL_MASK                     0x1
#define PMIC_RG_QI_UVLO_VTH_SELL_SHIFT                    0
#define PMIC_RG_OVLO_FCMPH_ADDR                           \
	MT6363_PCHR_VREF_ANA_CON6
#define PMIC_RG_OVLO_FCMPH_MASK                           0x1
#define PMIC_RG_OVLO_FCMPH_SHIFT                          1
#define PMIC_RG_VDIG18_PG_VTHL_ADDR                       \
	MT6363_PCHR_VREF_ANA_CON6
#define PMIC_RG_VDIG18_PG_VTHL_MASK                       0x3
#define PMIC_RG_VDIG18_PG_VTHL_SHIFT                      2
#define PMIC_RG_VDIG18_PG_VTHH_ADDR                       \
	MT6363_PCHR_VREF_ANA_CON6
#define PMIC_RG_VDIG18_PG_VTHH_MASK                       0x3
#define PMIC_RG_VDIG18_PG_VTHH_SHIFT                      4
#define PMIC_RGS_VIO18_GPIO_PG_STATUS_ADDR                \
	MT6363_PCHR_VREF_ANA_CON6
#define PMIC_RGS_VIO18_GPIO_PG_STATUS_MASK                0x1
#define PMIC_RGS_VIO18_GPIO_PG_STATUS_SHIFT               6
#define PMIC_RG_BATON_LT_EN_ADDR                          \
	MT6363_PCHR_VREF_ANA_CON6
#define PMIC_RG_BATON_LT_EN_MASK                          0x1
#define PMIC_RG_BATON_LT_EN_SHIFT                         7
#define PMIC_RG_PCHR_RV_ADDR                              \
	MT6363_PCHR_VREF_ANA_CON7
#define PMIC_RG_PCHR_RV_MASK                              0xFF
#define PMIC_RG_PCHR_RV_SHIFT                             0
#define PMIC_VREF_ELR_LEN_ADDR                            \
	MT6363_VREF_ELR_NUM
#define PMIC_VREF_ELR_LEN_MASK                            0xFF
#define PMIC_VREF_ELR_LEN_SHIFT                           0
#define PMIC_RG_BGR_TRIM_ADDR                             \
	MT6363_PCHR_VREF_ELR_0
#define PMIC_RG_BGR_TRIM_MASK                             0x3F
#define PMIC_RG_BGR_TRIM_SHIFT                            0
#define PMIC_RG_BGR_TRIM_LSB_ADDR                         \
	MT6363_PCHR_VREF_ELR_0
#define PMIC_RG_BGR_TRIM_LSB_MASK                         0x1
#define PMIC_RG_BGR_TRIM_LSB_SHIFT                        6
#define PMIC_RG_BGR_TRIM_EN_ADDR                          \
	MT6363_PCHR_VREF_ELR_0
#define PMIC_RG_BGR_TRIM_EN_MASK                          0x1
#define PMIC_RG_BGR_TRIM_EN_SHIFT                         7
#define PMIC_RG_BGR_RSEL_ADDR                             \
	MT6363_PCHR_VREF_ELR_1
#define PMIC_RG_BGR_RSEL_MASK                             0x1F
#define PMIC_RG_BGR_RSEL_SHIFT                            0
#define PMIC_RG_VSYS_OVLO_EN_ADDR                         \
	MT6363_PCHR_VREF_ELR_1
#define PMIC_RG_VSYS_OVLO_EN_MASK                         0x1
#define PMIC_RG_VSYS_OVLO_EN_SHIFT                        5
#define PMIC_RG_VBB_OVLO_EN_ADDR                          \
	MT6363_PCHR_VREF_ELR_1
#define PMIC_RG_VBB_OVLO_EN_MASK                          0x1
#define PMIC_RG_VBB_OVLO_EN_SHIFT                         6
#define PMIC_RG_VDIG18_PG_DISABLE_ADDR                    \
	MT6363_PCHR_VREF_ELR_1
#define PMIC_RG_VDIG18_PG_DISABLE_MASK                    0x1
#define PMIC_RG_VDIG18_PG_DISABLE_SHIFT                   7
#define PMIC_RG_VSYS_UVLO_VTHH_ADDR                       \
	MT6363_PCHR_VREF_ELR_2
#define PMIC_RG_VSYS_UVLO_VTHH_MASK                       0x7
#define PMIC_RG_VSYS_UVLO_VTHH_SHIFT                      0
#define PMIC_RG_VBB_UVLO_VTHH_ADDR                        \
	MT6363_PCHR_VREF_ELR_2
#define PMIC_RG_VBB_UVLO_VTHH_MASK                        0x7
#define PMIC_RG_VBB_UVLO_VTHH_SHIFT                       3
#define PMIC_RG_VDIG18_VREF_ADDR                          \
	MT6363_PCHR_VREF_ELR_2
#define PMIC_RG_VDIG18_VREF_MASK                          0x3
#define PMIC_RG_VDIG18_VREF_SHIFT                         6
#define PMIC_RG_26M_OSC_TRIM_ADDR                         \
	MT6363_PCHR_VREF_ELR_3
#define PMIC_RG_26M_OSC_TRIM_MASK                         0x3F
#define PMIC_RG_26M_OSC_TRIM_SHIFT                        0
#define PMIC_RG_LDO25_EN_ADDR                             \
	MT6363_PCHR_VREF_ELR_3
#define PMIC_RG_LDO25_EN_MASK                             0x1
#define PMIC_RG_LDO25_EN_SHIFT                            6
#define PMIC_RG_BGR_RC_TEST_ADDR                          \
	MT6363_PCHR_VREF_ELR_3
#define PMIC_RG_BGR_RC_TEST_MASK                          0x1
#define PMIC_RG_BGR_RC_TEST_SHIFT                         7
#define PMIC_RG_1M_OSC_TRIM_ADDR                          \
	MT6363_PCHR_VREF_ELR_4
#define PMIC_RG_1M_OSC_TRIM_MASK                          0x7F
#define PMIC_RG_1M_OSC_TRIM_SHIFT                         0
#define PMIC_RG_VDIG18_VREF_SEL_ADDR                      \
	MT6363_PCHR_VREF_ELR_4
#define PMIC_RG_VDIG18_VREF_SEL_MASK                      0x1
#define PMIC_RG_VDIG18_VREF_SEL_SHIFT                     7
#define PMIC_RG_FGD_BGR_PCAS_EN_ADDR                      \
	MT6363_PCHR_VREF_ELR_5
#define PMIC_RG_FGD_BGR_PCAS_EN_MASK                      0x1
#define PMIC_RG_FGD_BGR_PCAS_EN_SHIFT                     0
#define PMIC_RG_FGD_BGR_NCAS_EN_ADDR                      \
	MT6363_PCHR_VREF_ELR_5
#define PMIC_RG_FGD_BGR_NCAS_EN_MASK                      0x1
#define PMIC_RG_FGD_BGR_NCAS_EN_SHIFT                     1
#define PMIC_RG_FGD_BGR_EN_ADDR                           \
	MT6363_PCHR_VREF_ELR_5
#define PMIC_RG_FGD_BGR_EN_MASK                           0x1
#define PMIC_RG_FGD_BGR_EN_SHIFT                          2
#define PMIC_RG_FGD_BGR_BIAS_SELECT_ADDR                  \
	MT6363_PCHR_VREF_ELR_5
#define PMIC_RG_FGD_BGR_BIAS_SELECT_MASK                  0x1
#define PMIC_RG_FGD_BGR_BIAS_SELECT_SHIFT                 3
#define PMIC_RG_FGD_BGR_SIZE_SELECT_ADDR                  \
	MT6363_PCHR_VREF_ELR_5
#define PMIC_RG_FGD_BGR_SIZE_SELECT_MASK                  0x1
#define PMIC_RG_FGD_BGR_SIZE_SELECT_SHIFT                 4
#define PMIC_RG_FGD_BGR_RSV_ADDR                          \
	MT6363_PCHR_VREF_ELR_5
#define PMIC_RG_FGD_BGR_RSV_MASK                          0x7
#define PMIC_RG_FGD_BGR_RSV_SHIFT                         5
#define PMIC_RG_FGD_BGR_CURRENT_TRIM_ADDR                 \
	MT6363_PCHR_VREF_ELR_6
#define PMIC_RG_FGD_BGR_CURRENT_TRIM_MASK                 0xFF
#define PMIC_RG_FGD_BGR_CURRENT_TRIM_SHIFT                0
#define PMIC_BM_TOP_ANA_ID_ADDR                           \
	MT6363_BM_TOP_ANA_ID
#define PMIC_BM_TOP_ANA_ID_MASK                           0xFF
#define PMIC_BM_TOP_ANA_ID_SHIFT                          0
#define PMIC_BM_TOP_DIG_ID_ADDR                           \
	MT6363_BM_TOP_DIG_ID
#define PMIC_BM_TOP_DIG_ID_MASK                           0xFF
#define PMIC_BM_TOP_DIG_ID_SHIFT                          0
#define PMIC_BM_TOP_ANA_MINOR_REV_ADDR                    \
	MT6363_BM_TOP_DSN_REV0
#define PMIC_BM_TOP_ANA_MINOR_REV_MASK                    0xF
#define PMIC_BM_TOP_ANA_MINOR_REV_SHIFT                   0
#define PMIC_BM_TOP_ANA_MAJOR_REV_ADDR                    \
	MT6363_BM_TOP_DSN_REV0
#define PMIC_BM_TOP_ANA_MAJOR_REV_MASK                    0xF
#define PMIC_BM_TOP_ANA_MAJOR_REV_SHIFT                   4
#define PMIC_BM_TOP_DIG_MINOR_REV_ADDR                    \
	MT6363_BM_TOP_DSN_REV1
#define PMIC_BM_TOP_DIG_MINOR_REV_MASK                    0xF
#define PMIC_BM_TOP_DIG_MINOR_REV_SHIFT                   0
#define PMIC_BM_TOP_DIG_MAJOR_REV_ADDR                    \
	MT6363_BM_TOP_DSN_REV1
#define PMIC_BM_TOP_DIG_MAJOR_REV_MASK                    0xF
#define PMIC_BM_TOP_DIG_MAJOR_REV_SHIFT                   4
#define PMIC_BM_TOP_CBS_ADDR                              \
	MT6363_BM_TOP_DBI_0
#define PMIC_BM_TOP_CBS_MASK                              0x3
#define PMIC_BM_TOP_CBS_SHIFT                             0
#define PMIC_BM_TOP_BIX_ADDR                              \
	MT6363_BM_TOP_DBI_0
#define PMIC_BM_TOP_BIX_MASK                              0x3
#define PMIC_BM_TOP_BIX_SHIFT                             2
#define PMIC_BM_TOP_ESP_ADDR                              \
	MT6363_BM_TOP_DBI_1
#define PMIC_BM_TOP_ESP_MASK                              0xFF
#define PMIC_BM_TOP_ESP_SHIFT                             0
#define PMIC_BM_TOP_FPI_ADDR                              \
	MT6363_BM_TOP_DXI
#define PMIC_BM_TOP_FPI_MASK                              0xFF
#define PMIC_BM_TOP_FPI_SHIFT                             0
#define PMIC_BM_TOP_CLK_OFFSET_ADDR                       \
	MT6363_BM_TPM0
#define PMIC_BM_TOP_CLK_OFFSET_MASK                       0xFF
#define PMIC_BM_TOP_CLK_OFFSET_SHIFT                      0
#define PMIC_BM_TOP_RST_OFFSET_ADDR                       \
	MT6363_BM_TPM1
#define PMIC_BM_TOP_RST_OFFSET_MASK                       0xFF
#define PMIC_BM_TOP_RST_OFFSET_SHIFT                      0
#define PMIC_BM_TOP_INT_OFFSET_ADDR                       \
	MT6363_BM_TPM2
#define PMIC_BM_TOP_INT_OFFSET_MASK                       0xFF
#define PMIC_BM_TOP_INT_OFFSET_SHIFT                      0
#define PMIC_BM_TOP_INT_LEN_ADDR                          \
	MT6363_BM_TPM3
#define PMIC_BM_TOP_INT_LEN_MASK                          0xFF
#define PMIC_BM_TOP_INT_LEN_SHIFT                         0
#define PMIC_RG_BM_INTRP_CK_PDN_ADDR                      \
	MT6363_BM_TOP_CKPDN_CON0
#define PMIC_RG_BM_INTRP_CK_PDN_MASK                      0x1
#define PMIC_RG_BM_INTRP_CK_PDN_SHIFT                     2
#define PMIC_RG_BM_TOP_CKPDN_CON0_RSV_ADDR                \
	MT6363_BM_TOP_CKPDN_CON0
#define PMIC_RG_BM_TOP_CKPDN_CON0_RSV_MASK                0x3
#define PMIC_RG_BM_TOP_CKPDN_CON0_RSV_SHIFT               4
#define PMIC_BM_TOP_CKPDN_CON0_SET_ADDR                   \
	MT6363_BM_TOP_CKPDN_CON0_SET
#define PMIC_BM_TOP_CKPDN_CON0_SET_MASK                   0xFF
#define PMIC_BM_TOP_CKPDN_CON0_SET_SHIFT                  0
#define PMIC_BM_TOP_CKPDN_CON0_CLR_ADDR                   \
	MT6363_BM_TOP_CKPDN_CON0_CLR
#define PMIC_BM_TOP_CKPDN_CON0_CLR_MASK                   0xFF
#define PMIC_BM_TOP_CKPDN_CON0_CLR_SHIFT                  0
#define PMIC_RG_BATON_32K_CK_PDN_ADDR                     \
	MT6363_BM_TOP_CKPDN_CON1
#define PMIC_RG_BATON_32K_CK_PDN_MASK                     0x1
#define PMIC_RG_BATON_32K_CK_PDN_SHIFT                    0
#define PMIC_RG_FGADC_FT_CK_PDN_ADDR                      \
	MT6363_BM_TOP_CKPDN_CON1
#define PMIC_RG_FGADC_FT_CK_PDN_MASK                      0x1
#define PMIC_RG_FGADC_FT_CK_PDN_SHIFT                     2
#define PMIC_RG_FGADC_DIG_CK_PDN_ADDR                     \
	MT6363_BM_TOP_CKPDN_CON1
#define PMIC_RG_FGADC_DIG_CK_PDN_MASK                     0x1
#define PMIC_RG_FGADC_DIG_CK_PDN_SHIFT                    3
#define PMIC_RG_FGADC_ANA_CK_PDN_ADDR                     \
	MT6363_BM_TOP_CKPDN_CON1
#define PMIC_RG_FGADC_ANA_CK_PDN_MASK                     0x1
#define PMIC_RG_FGADC_ANA_CK_PDN_SHIFT                    4
#define PMIC_BM_TOP_CKPDN_CON1_SET_ADDR                   \
	MT6363_BM_TOP_CKPDN_CON1_SET
#define PMIC_BM_TOP_CKPDN_CON1_SET_MASK                   0xFF
#define PMIC_BM_TOP_CKPDN_CON1_SET_SHIFT                  0
#define PMIC_BM_TOP_CKPDN_CON1_CLR_ADDR                   \
	MT6363_BM_TOP_CKPDN_CON1_CLR
#define PMIC_BM_TOP_CKPDN_CON1_CLR_MASK                   0xFF
#define PMIC_BM_TOP_CKPDN_CON1_CLR_SHIFT                  0
#define PMIC_RG_FGADC_ANA_CK_CKSEL_ADDR                   \
	MT6363_BM_TOP_CKSEL_CON0
#define PMIC_RG_FGADC_ANA_CK_CKSEL_MASK                   0x1
#define PMIC_RG_FGADC_ANA_CK_CKSEL_SHIFT                  0
#define PMIC_BM_TOP_CKSEL_CON0_SET_ADDR                   \
	MT6363_BM_TOP_CKSEL_CON0_SET
#define PMIC_BM_TOP_CKSEL_CON0_SET_MASK                   0xFF
#define PMIC_BM_TOP_CKSEL_CON0_SET_SHIFT                  0
#define PMIC_BM_TOP_CKSEL_CON0_CLR_ADDR                   \
	MT6363_BM_TOP_CKSEL_CON0_CLR
#define PMIC_BM_TOP_CKSEL_CON0_CLR_MASK                   0xFF
#define PMIC_BM_TOP_CKSEL_CON0_CLR_SHIFT                  0
#define PMIC_BM_TOP_CKHWEN_CON0_RSV_ADDR                  \
	MT6363_BM_TOP_CKHWEN_CON0
#define PMIC_BM_TOP_CKHWEN_CON0_RSV_MASK                  0x3
#define PMIC_BM_TOP_CKHWEN_CON0_RSV_SHIFT                 2
#define PMIC_BM_TOP_CKHWEN_CON0_SET_ADDR                  \
	MT6363_BM_TOP_CKHWEN_CON0_SET
#define PMIC_BM_TOP_CKHWEN_CON0_SET_MASK                  0xFF
#define PMIC_BM_TOP_CKHWEN_CON0_SET_SHIFT                 0
#define PMIC_BM_TOP_CKHWEN_CON0_CLR_ADDR                  \
	MT6363_BM_TOP_CKHWEN_CON0_CLR
#define PMIC_BM_TOP_CKHWEN_CON0_CLR_MASK                  0xFF
#define PMIC_BM_TOP_CKHWEN_CON0_CLR_SHIFT                 0
#define PMIC_RG_FG_CK_TSTSEL_ADDR                         \
	MT6363_BM_TOP_CKTST_CON0
#define PMIC_RG_FG_CK_TSTSEL_MASK                         0x1
#define PMIC_RG_FG_CK_TSTSEL_SHIFT                        0
#define PMIC_RG_FGADC_ANA_CK_TSTSEL_ADDR                  \
	MT6363_BM_TOP_CKTST_CON0
#define PMIC_RG_FGADC_ANA_CK_TSTSEL_MASK                  0x1
#define PMIC_RG_FGADC_ANA_CK_TSTSEL_SHIFT                 1
#define PMIC_RG_FG_CK_TST_DIS_ADDR                        \
	MT6363_BM_TOP_CKTST_CON0
#define PMIC_RG_FG_CK_TST_DIS_MASK                        0x1
#define PMIC_RG_FG_CK_TST_DIS_SHIFT                       2
#define PMIC_RG_BANK_BATON_SWRST_ADDR                     \
	MT6363_BM_TOP_RST_CON0
#define PMIC_RG_BANK_BATON_SWRST_MASK                     0x1
#define PMIC_RG_BANK_BATON_SWRST_SHIFT                    0
#define PMIC_BM_TOP_RST_CON0_SET_ADDR                     \
	MT6363_BM_TOP_RST_CON0_SET
#define PMIC_BM_TOP_RST_CON0_SET_MASK                     0xFF
#define PMIC_BM_TOP_RST_CON0_SET_SHIFT                    0
#define PMIC_BM_TOP_RST_CON0_CLR_ADDR                     \
	MT6363_BM_TOP_RST_CON0_CLR
#define PMIC_BM_TOP_RST_CON0_CLR_MASK                     0xFF
#define PMIC_BM_TOP_RST_CON0_CLR_SHIFT                    0
#define PMIC_RG_FGADC_SWRST_ADDR                          \
	MT6363_BM_TOP_RST_CON1
#define PMIC_RG_FGADC_SWRST_MASK                          0x1
#define PMIC_RG_FGADC_SWRST_SHIFT                         0
#define PMIC_RG_BATON_SWRST_ADDR                          \
	MT6363_BM_TOP_RST_CON1
#define PMIC_RG_BATON_SWRST_MASK                          0x1
#define PMIC_RG_BATON_SWRST_SHIFT                         1
#define PMIC_RG_BATON_BATDEB_SWRST_ADDR                   \
	MT6363_BM_TOP_RST_CON1
#define PMIC_RG_BATON_BATDEB_SWRST_MASK                   0x1
#define PMIC_RG_BATON_BATDEB_SWRST_SHIFT                  3
#define PMIC_RG_BANK_FGADC_ANA_SWRST_ADDR                 \
	MT6363_BM_TOP_RST_CON1
#define PMIC_RG_BANK_FGADC_ANA_SWRST_MASK                 0x1
#define PMIC_RG_BANK_FGADC_ANA_SWRST_SHIFT                4
#define PMIC_RG_BANK_FGADC0_SWRST_ADDR                    \
	MT6363_BM_TOP_RST_CON1
#define PMIC_RG_BANK_FGADC0_SWRST_MASK                    0x1
#define PMIC_RG_BANK_FGADC0_SWRST_SHIFT                   5
#define PMIC_RG_BANK_FGADC1_SWRST_ADDR                    \
	MT6363_BM_TOP_RST_CON1
#define PMIC_RG_BANK_FGADC1_SWRST_MASK                    0x1
#define PMIC_RG_BANK_FGADC1_SWRST_SHIFT                   6
#define PMIC_RG_BANK_BATON_ANA_SWRST_ADDR                 \
	MT6363_BM_TOP_RST_CON1
#define PMIC_RG_BANK_BATON_ANA_SWRST_MASK                 0x1
#define PMIC_RG_BANK_BATON_ANA_SWRST_SHIFT                7
#define PMIC_BM_TOP_RST_CON1_SET_ADDR                     \
	MT6363_BM_TOP_RST_CON1_SET
#define PMIC_BM_TOP_RST_CON1_SET_MASK                     0xFF
#define PMIC_BM_TOP_RST_CON1_SET_SHIFT                    0
#define PMIC_BM_TOP_RST_CON1_CLR_ADDR                     \
	MT6363_BM_TOP_RST_CON1_CLR
#define PMIC_BM_TOP_RST_CON1_CLR_MASK                     0xFF
#define PMIC_BM_TOP_RST_CON1_CLR_SHIFT                    0
#define PMIC_RG_FGADC_RST_SRC_SEL_ADDR                    \
	MT6363_BM_TOP_RST_CON2
#define PMIC_RG_FGADC_RST_SRC_SEL_MASK                    0x1
#define PMIC_RG_FGADC_RST_SRC_SEL_SHIFT                   0
#define PMIC_BM_TOP_RST_CON1_RSV_ADDR                     \
	MT6363_BM_TOP_RST_CON2
#define PMIC_BM_TOP_RST_CON1_RSV_MASK                     0x1
#define PMIC_BM_TOP_RST_CON1_RSV_SHIFT                    1
#define PMIC_BM_TOP_RST_CON2_SET_ADDR                     \
	MT6363_BM_TOP_RST_CON2_SET
#define PMIC_BM_TOP_RST_CON2_SET_MASK                     0xFF
#define PMIC_BM_TOP_RST_CON2_SET_SHIFT                    0
#define PMIC_BM_TOP_RST_CON2_CLR_ADDR                     \
	MT6363_BM_TOP_RST_CON2_CLR
#define PMIC_BM_TOP_RST_CON2_CLR_MASK                     0xFF
#define PMIC_BM_TOP_RST_CON2_CLR_SHIFT                    0
#define PMIC_RG_INT_EN_FG_BAT_H_ADDR                      \
	MT6363_BM_TOP_INT_CON0
#define PMIC_RG_INT_EN_FG_BAT_H_MASK                      0x1
#define PMIC_RG_INT_EN_FG_BAT_H_SHIFT                     0
#define PMIC_RG_INT_EN_FG_BAT_L_ADDR                      \
	MT6363_BM_TOP_INT_CON0
#define PMIC_RG_INT_EN_FG_BAT_L_MASK                      0x1
#define PMIC_RG_INT_EN_FG_BAT_L_SHIFT                     1
#define PMIC_RG_INT_EN_FG_CUR_H_ADDR                      \
	MT6363_BM_TOP_INT_CON0
#define PMIC_RG_INT_EN_FG_CUR_H_MASK                      0x1
#define PMIC_RG_INT_EN_FG_CUR_H_SHIFT                     2
#define PMIC_RG_INT_EN_FG_CUR_L_ADDR                      \
	MT6363_BM_TOP_INT_CON0
#define PMIC_RG_INT_EN_FG_CUR_L_MASK                      0x1
#define PMIC_RG_INT_EN_FG_CUR_L_SHIFT                     3
#define PMIC_RG_INT_EN_FG_ZCV_ADDR                        \
	MT6363_BM_TOP_INT_CON0
#define PMIC_RG_INT_EN_FG_ZCV_MASK                        0x1
#define PMIC_RG_INT_EN_FG_ZCV_SHIFT                       4
#define PMIC_RG_INT_EN_FG_N_CHARGE_L_ADDR                 \
	MT6363_BM_TOP_INT_CON0
#define PMIC_RG_INT_EN_FG_N_CHARGE_L_MASK                 0x1
#define PMIC_RG_INT_EN_FG_N_CHARGE_L_SHIFT                7
#define PMIC_BM_TOP_INT_CON0_SET_ADDR                     \
	MT6363_BM_TOP_INT_CON0_SET
#define PMIC_BM_TOP_INT_CON0_SET_MASK                     0xFF
#define PMIC_BM_TOP_INT_CON0_SET_SHIFT                    0
#define PMIC_BM_TOP_INT_CON0_CLR_ADDR                     \
	MT6363_BM_TOP_INT_CON0_CLR
#define PMIC_BM_TOP_INT_CON0_CLR_MASK                     0xFF
#define PMIC_BM_TOP_INT_CON0_CLR_SHIFT                    0
#define PMIC_RG_INT_EN_FG_IAVG_H_ADDR                     \
	MT6363_BM_TOP_INT_CON1
#define PMIC_RG_INT_EN_FG_IAVG_H_MASK                     0x1
#define PMIC_RG_INT_EN_FG_IAVG_H_SHIFT                    0
#define PMIC_RG_INT_EN_FG_IAVG_L_ADDR                     \
	MT6363_BM_TOP_INT_CON1
#define PMIC_RG_INT_EN_FG_IAVG_L_MASK                     0x1
#define PMIC_RG_INT_EN_FG_IAVG_L_SHIFT                    1
#define PMIC_RG_INT_EN_FG_DISCHARGE_ADDR                  \
	MT6363_BM_TOP_INT_CON1
#define PMIC_RG_INT_EN_FG_DISCHARGE_MASK                  0x1
#define PMIC_RG_INT_EN_FG_DISCHARGE_SHIFT                 3
#define PMIC_RG_INT_EN_FG_CHARGE_ADDR                     \
	MT6363_BM_TOP_INT_CON1
#define PMIC_RG_INT_EN_FG_CHARGE_MASK                     0x1
#define PMIC_RG_INT_EN_FG_CHARGE_SHIFT                    4
#define PMIC_RG_BM_INT_EN_CON0_RSV_ADDR                   \
	MT6363_BM_TOP_INT_CON1
#define PMIC_RG_BM_INT_EN_CON0_RSV_MASK                   0x1
#define PMIC_RG_BM_INT_EN_CON0_RSV_SHIFT                  5
#define PMIC_BM_TOP_INT_CON1_SET_ADDR                     \
	MT6363_BM_TOP_INT_CON1_SET
#define PMIC_BM_TOP_INT_CON1_SET_MASK                     0xFF
#define PMIC_BM_TOP_INT_CON1_SET_SHIFT                    0
#define PMIC_BM_TOP_INT_CON1_CLR_ADDR                     \
	MT6363_BM_TOP_INT_CON1_CLR
#define PMIC_BM_TOP_INT_CON1_CLR_MASK                     0xFF
#define PMIC_BM_TOP_INT_CON1_CLR_SHIFT                    0
#define PMIC_RG_INT_EN_BATON_LV_ADDR                      \
	MT6363_BM_TOP_INT_CON2
#define PMIC_RG_INT_EN_BATON_LV_MASK                      0x1
#define PMIC_RG_INT_EN_BATON_LV_SHIFT                     0
#define PMIC_RG_INT_EN_BATON_BAT_IN_ADDR                  \
	MT6363_BM_TOP_INT_CON2
#define PMIC_RG_INT_EN_BATON_BAT_IN_MASK                  0x1
#define PMIC_RG_INT_EN_BATON_BAT_IN_SHIFT                 2
#define PMIC_RG_INT_EN_BATON_BAT_OUT_ADDR                 \
	MT6363_BM_TOP_INT_CON2
#define PMIC_RG_INT_EN_BATON_BAT_OUT_MASK                 0x1
#define PMIC_RG_INT_EN_BATON_BAT_OUT_SHIFT                3
#define PMIC_BM_TOP_INT_CON2_SET_ADDR                     \
	MT6363_BM_TOP_INT_CON2_SET
#define PMIC_BM_TOP_INT_CON2_SET_MASK                     0xFF
#define PMIC_BM_TOP_INT_CON2_SET_SHIFT                    0
#define PMIC_BM_TOP_INT_CON2_CLR_ADDR                     \
	MT6363_BM_TOP_INT_CON2_CLR
#define PMIC_BM_TOP_INT_CON2_CLR_MASK                     0xFF
#define PMIC_BM_TOP_INT_CON2_CLR_SHIFT                    0
#define PMIC_RG_INT_MASK_FG_BAT_H_ADDR                    \
	MT6363_BM_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_FG_BAT_H_MASK                    0x1
#define PMIC_RG_INT_MASK_FG_BAT_H_SHIFT                   0
#define PMIC_RG_INT_MASK_FG_BAT_L_ADDR                    \
	MT6363_BM_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_FG_BAT_L_MASK                    0x1
#define PMIC_RG_INT_MASK_FG_BAT_L_SHIFT                   1
#define PMIC_RG_INT_MASK_FG_CUR_H_ADDR                    \
	MT6363_BM_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_FG_CUR_H_MASK                    0x1
#define PMIC_RG_INT_MASK_FG_CUR_H_SHIFT                   2
#define PMIC_RG_INT_MASK_FG_CUR_L_ADDR                    \
	MT6363_BM_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_FG_CUR_L_MASK                    0x1
#define PMIC_RG_INT_MASK_FG_CUR_L_SHIFT                   3
#define PMIC_RG_INT_MASK_FG_ZCV_ADDR                      \
	MT6363_BM_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_FG_ZCV_MASK                      0x1
#define PMIC_RG_INT_MASK_FG_ZCV_SHIFT                     4
#define PMIC_RG_INT_MASK_FG_N_CHARGE_L_ADDR               \
	MT6363_BM_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_FG_N_CHARGE_L_MASK               0x1
#define PMIC_RG_INT_MASK_FG_N_CHARGE_L_SHIFT              7
#define PMIC_BM_TOP_INT_MASK_CON0_SET_ADDR                \
	MT6363_BM_TOP_INT_MASK_CON0_SET
#define PMIC_BM_TOP_INT_MASK_CON0_SET_MASK                0xFF
#define PMIC_BM_TOP_INT_MASK_CON0_SET_SHIFT               0
#define PMIC_BM_TOP_INT_MASK_CON0_CLR_ADDR                \
	MT6363_BM_TOP_INT_MASK_CON0_CLR
#define PMIC_BM_TOP_INT_MASK_CON0_CLR_MASK                0xFF
#define PMIC_BM_TOP_INT_MASK_CON0_CLR_SHIFT               0
#define PMIC_RG_INT_MASK_FG_IAVG_H_ADDR                   \
	MT6363_BM_TOP_INT_MASK_CON1
#define PMIC_RG_INT_MASK_FG_IAVG_H_MASK                   0x1
#define PMIC_RG_INT_MASK_FG_IAVG_H_SHIFT                  0
#define PMIC_RG_INT_MASK_FG_IAVG_L_ADDR                   \
	MT6363_BM_TOP_INT_MASK_CON1
#define PMIC_RG_INT_MASK_FG_IAVG_L_MASK                   0x1
#define PMIC_RG_INT_MASK_FG_IAVG_L_SHIFT                  1
#define PMIC_RG_INT_MASK_FG_DISCHARGE_ADDR                \
	MT6363_BM_TOP_INT_MASK_CON1
#define PMIC_RG_INT_MASK_FG_DISCHARGE_MASK                0x1
#define PMIC_RG_INT_MASK_FG_DISCHARGE_SHIFT               3
#define PMIC_RG_INT_MASK_FG_CHARGE_ADDR                   \
	MT6363_BM_TOP_INT_MASK_CON1
#define PMIC_RG_INT_MASK_FG_CHARGE_MASK                   0x1
#define PMIC_RG_INT_MASK_FG_CHARGE_SHIFT                  4
#define PMIC_RG_BM_INT_MASK_CON0_RSV_ADDR                 \
	MT6363_BM_TOP_INT_MASK_CON1
#define PMIC_RG_BM_INT_MASK_CON0_RSV_MASK                 0x1
#define PMIC_RG_BM_INT_MASK_CON0_RSV_SHIFT                5
#define PMIC_BM_TOP_INT_MASK_CON1_SET_ADDR                \
	MT6363_BM_TOP_INT_MASK_CON1_SET
#define PMIC_BM_TOP_INT_MASK_CON1_SET_MASK                0xFF
#define PMIC_BM_TOP_INT_MASK_CON1_SET_SHIFT               0
#define PMIC_BM_TOP_INT_MASK_CON1_CLR_ADDR                \
	MT6363_BM_TOP_INT_MASK_CON1_CLR
#define PMIC_BM_TOP_INT_MASK_CON1_CLR_MASK                0xFF
#define PMIC_BM_TOP_INT_MASK_CON1_CLR_SHIFT               0
#define PMIC_RG_INT_MASK_BATON_LV_ADDR                    \
	MT6363_BM_TOP_INT_MASK_CON2
#define PMIC_RG_INT_MASK_BATON_LV_MASK                    0x1
#define PMIC_RG_INT_MASK_BATON_LV_SHIFT                   0
#define PMIC_RG_INT_MASK_BATON_BAT_IN_ADDR                \
	MT6363_BM_TOP_INT_MASK_CON2
#define PMIC_RG_INT_MASK_BATON_BAT_IN_MASK                0x1
#define PMIC_RG_INT_MASK_BATON_BAT_IN_SHIFT               2
#define PMIC_RG_INT_MASK_BATON_BAT_OUT_ADDR               \
	MT6363_BM_TOP_INT_MASK_CON2
#define PMIC_RG_INT_MASK_BATON_BAT_OUT_MASK               0x1
#define PMIC_RG_INT_MASK_BATON_BAT_OUT_SHIFT              3
#define PMIC_BM_TOP_INT_MASK_CON2_SET_ADDR                \
	MT6363_BM_TOP_INT_MASK_CON2_SET
#define PMIC_BM_TOP_INT_MASK_CON2_SET_MASK                0xFF
#define PMIC_BM_TOP_INT_MASK_CON2_SET_SHIFT               0
#define PMIC_BM_TOP_INT_MASK_CON2_CLR_ADDR                \
	MT6363_BM_TOP_INT_MASK_CON2_CLR
#define PMIC_BM_TOP_INT_MASK_CON2_CLR_MASK                0xFF
#define PMIC_BM_TOP_INT_MASK_CON2_CLR_SHIFT               0
#define PMIC_RG_INT_STATUS_FG_BAT_H_ADDR                  \
	MT6363_BM_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_FG_BAT_H_MASK                  0x1
#define PMIC_RG_INT_STATUS_FG_BAT_H_SHIFT                 0
#define PMIC_RG_INT_STATUS_FG_BAT_L_ADDR                  \
	MT6363_BM_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_FG_BAT_L_MASK                  0x1
#define PMIC_RG_INT_STATUS_FG_BAT_L_SHIFT                 1
#define PMIC_RG_INT_STATUS_FG_CUR_H_ADDR                  \
	MT6363_BM_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_FG_CUR_H_MASK                  0x1
#define PMIC_RG_INT_STATUS_FG_CUR_H_SHIFT                 2
#define PMIC_RG_INT_STATUS_FG_CUR_L_ADDR                  \
	MT6363_BM_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_FG_CUR_L_MASK                  0x1
#define PMIC_RG_INT_STATUS_FG_CUR_L_SHIFT                 3
#define PMIC_RG_INT_STATUS_FG_ZCV_ADDR                    \
	MT6363_BM_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_FG_ZCV_MASK                    0x1
#define PMIC_RG_INT_STATUS_FG_ZCV_SHIFT                   4
#define PMIC_RG_INT_STATUS_FG_N_CHARGE_L_ADDR             \
	MT6363_BM_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_FG_N_CHARGE_L_MASK             0x1
#define PMIC_RG_INT_STATUS_FG_N_CHARGE_L_SHIFT            7
#define PMIC_RG_INT_STATUS_FG_IAVG_H_ADDR                 \
	MT6363_BM_TOP_INT_STATUS1
#define PMIC_RG_INT_STATUS_FG_IAVG_H_MASK                 0x1
#define PMIC_RG_INT_STATUS_FG_IAVG_H_SHIFT                0
#define PMIC_RG_INT_STATUS_FG_IAVG_L_ADDR                 \
	MT6363_BM_TOP_INT_STATUS1
#define PMIC_RG_INT_STATUS_FG_IAVG_L_MASK                 0x1
#define PMIC_RG_INT_STATUS_FG_IAVG_L_SHIFT                1
#define PMIC_RG_INT_STATUS_FG_DISCHARGE_ADDR              \
	MT6363_BM_TOP_INT_STATUS1
#define PMIC_RG_INT_STATUS_FG_DISCHARGE_MASK              0x1
#define PMIC_RG_INT_STATUS_FG_DISCHARGE_SHIFT             3
#define PMIC_RG_INT_STATUS_FG_CHARGE_ADDR                 \
	MT6363_BM_TOP_INT_STATUS1
#define PMIC_RG_INT_STATUS_FG_CHARGE_MASK                 0x1
#define PMIC_RG_INT_STATUS_FG_CHARGE_SHIFT                4
#define PMIC_RG_BM_INT_STATUS0_RSV_ADDR                   \
	MT6363_BM_TOP_INT_STATUS1
#define PMIC_RG_BM_INT_STATUS0_RSV_MASK                   0x1
#define PMIC_RG_BM_INT_STATUS0_RSV_SHIFT                  5
#define PMIC_RG_INT_STATUS_BATON_LV_ADDR                  \
	MT6363_BM_TOP_INT_STATUS2
#define PMIC_RG_INT_STATUS_BATON_LV_MASK                  0x1
#define PMIC_RG_INT_STATUS_BATON_LV_SHIFT                 0
#define PMIC_RG_INT_STATUS_BATON_BAT_IN_ADDR              \
	MT6363_BM_TOP_INT_STATUS2
#define PMIC_RG_INT_STATUS_BATON_BAT_IN_MASK              0x1
#define PMIC_RG_INT_STATUS_BATON_BAT_IN_SHIFT             2
#define PMIC_RG_INT_STATUS_BATON_BAT_OUT_ADDR             \
	MT6363_BM_TOP_INT_STATUS2
#define PMIC_RG_INT_STATUS_BATON_BAT_OUT_MASK             0x1
#define PMIC_RG_INT_STATUS_BATON_BAT_OUT_SHIFT            3
#define PMIC_RG_INT_RAW_STATUS_FG_BAT_H_ADDR              \
	MT6363_BM_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_FG_BAT_H_MASK              0x1
#define PMIC_RG_INT_RAW_STATUS_FG_BAT_H_SHIFT             0
#define PMIC_RG_INT_RAW_STATUS_FG_BAT_L_ADDR              \
	MT6363_BM_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_FG_BAT_L_MASK              0x1
#define PMIC_RG_INT_RAW_STATUS_FG_BAT_L_SHIFT             1
#define PMIC_RG_INT_RAW_STATUS_FG_CUR_H_ADDR              \
	MT6363_BM_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_FG_CUR_H_MASK              0x1
#define PMIC_RG_INT_RAW_STATUS_FG_CUR_H_SHIFT             2
#define PMIC_RG_INT_RAW_STATUS_FG_CUR_L_ADDR              \
	MT6363_BM_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_FG_CUR_L_MASK              0x1
#define PMIC_RG_INT_RAW_STATUS_FG_CUR_L_SHIFT             3
#define PMIC_RG_INT_RAW_STATUS_FG_ZCV_ADDR                \
	MT6363_BM_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_FG_ZCV_MASK                0x1
#define PMIC_RG_INT_RAW_STATUS_FG_ZCV_SHIFT               4
#define PMIC_RG_INT_RAW_STATUS_FG_N_CHARGE_L_ADDR         \
	MT6363_BM_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_FG_N_CHARGE_L_MASK         0x1
#define PMIC_RG_INT_RAW_STATUS_FG_N_CHARGE_L_SHIFT        7
#define PMIC_RG_INT_RAW_STATUS_FG_IAVG_H_ADDR             \
	MT6363_BM_TOP_INT_RAW_STATUS1
#define PMIC_RG_INT_RAW_STATUS_FG_IAVG_H_MASK             0x1
#define PMIC_RG_INT_RAW_STATUS_FG_IAVG_H_SHIFT            0
#define PMIC_RG_INT_RAW_STATUS_FG_IAVG_L_ADDR             \
	MT6363_BM_TOP_INT_RAW_STATUS1
#define PMIC_RG_INT_RAW_STATUS_FG_IAVG_L_MASK             0x1
#define PMIC_RG_INT_RAW_STATUS_FG_IAVG_L_SHIFT            1
#define PMIC_RG_INT_RAW_STATUS_FG_DISCHARGE_ADDR          \
	MT6363_BM_TOP_INT_RAW_STATUS1
#define PMIC_RG_INT_RAW_STATUS_FG_DISCHARGE_MASK          0x1
#define PMIC_RG_INT_RAW_STATUS_FG_DISCHARGE_SHIFT         3
#define PMIC_RG_INT_RAW_STATUS_FG_CHARGE_ADDR             \
	MT6363_BM_TOP_INT_RAW_STATUS1
#define PMIC_RG_INT_RAW_STATUS_FG_CHARGE_MASK             0x1
#define PMIC_RG_INT_RAW_STATUS_FG_CHARGE_SHIFT            4
#define PMIC_RG_BM_INT_RAW_STATUS_RSV_ADDR                \
	MT6363_BM_TOP_INT_RAW_STATUS1
#define PMIC_RG_BM_INT_RAW_STATUS_RSV_MASK                0x1
#define PMIC_RG_BM_INT_RAW_STATUS_RSV_SHIFT               5
#define PMIC_RG_INT_RAW_STATUS_BATON_LV_ADDR              \
	MT6363_BM_TOP_INT_RAW_STATUS2
#define PMIC_RG_INT_RAW_STATUS_BATON_LV_MASK              0x1
#define PMIC_RG_INT_RAW_STATUS_BATON_LV_SHIFT             0
#define PMIC_RG_INT_RAW_STATUS_BATON_BAT_IN_ADDR          \
	MT6363_BM_TOP_INT_RAW_STATUS2
#define PMIC_RG_INT_RAW_STATUS_BATON_BAT_IN_MASK          0x1
#define PMIC_RG_INT_RAW_STATUS_BATON_BAT_IN_SHIFT         2
#define PMIC_RG_INT_RAW_STATUS_BATON_BAT_OUT_ADDR         \
	MT6363_BM_TOP_INT_RAW_STATUS2
#define PMIC_RG_INT_RAW_STATUS_BATON_BAT_OUT_MASK         0x1
#define PMIC_RG_INT_RAW_STATUS_BATON_BAT_OUT_SHIFT        3
#define PMIC_POLARITY_ADDR                                \
	MT6363_BM_TOP_INT_MISC_CON
#define PMIC_POLARITY_MASK                                0x1
#define PMIC_POLARITY_SHIFT                               0
#define PMIC_RG_BM_MON_GRP_SEL_ADDR                       \
	MT6363_BM_TOP_DBG_CON0
#define PMIC_RG_BM_MON_GRP_SEL_MASK                       0x7
#define PMIC_RG_BM_MON_GRP_SEL_SHIFT                      0
#define PMIC_RG_BM_MON_FLAG_SEL_ADDR                      \
	MT6363_BM_TOP_DBG_CON1
#define PMIC_RG_BM_MON_FLAG_SEL_MASK                      0xFF
#define PMIC_RG_BM_MON_FLAG_SEL_SHIFT                     0
#define PMIC_RG_BM_TOP_RSV0_ADDR                          \
	MT6363_BM_TOP_RSV0
#define PMIC_RG_BM_TOP_RSV0_MASK                          0x3
#define PMIC_RG_BM_TOP_RSV0_SHIFT                         0
#define PMIC_BM_FGADC_KEY_L_ADDR                          \
	MT6363_BM_WKEY0_L
#define PMIC_BM_FGADC_KEY_L_MASK                          0xFF
#define PMIC_BM_FGADC_KEY_L_SHIFT                         0
#define PMIC_BM_FGADC_KEY_H_ADDR                          \
	MT6363_BM_WKEY0_H
#define PMIC_BM_FGADC_KEY_H_MASK                          0xFF
#define PMIC_BM_FGADC_KEY_H_SHIFT                         0
#define PMIC_BM_BATON_KEY_L_ADDR                          \
	MT6363_BM_WKEY1_L
#define PMIC_BM_BATON_KEY_L_MASK                          0xFF
#define PMIC_BM_BATON_KEY_L_SHIFT                         0
#define PMIC_BM_BATON_KEY_H_ADDR                          \
	MT6363_BM_WKEY1_H
#define PMIC_BM_BATON_KEY_H_MASK                          0xFF
#define PMIC_BM_BATON_KEY_H_SHIFT                         0
#define PMIC_RG_BATTERY_STATUS_CLEAR_ADDR                 \
	MT6363_BM_BAT_PLUG_OUT_CON
#define PMIC_RG_BATTERY_STATUS_CLEAR_MASK                 0x1
#define PMIC_RG_BATTERY_STATUS_CLEAR_SHIFT                0
#define PMIC_RGS_BATTERY_STATUS_ADDR                      \
	MT6363_BM_BAT_PLUG_OUT_STS0
#define PMIC_RGS_BATTERY_STATUS_MASK                      0x1
#define PMIC_RGS_BATTERY_STATUS_SHIFT                     0
#define PMIC_RGS_BATTERY_STATUS_GATED_ADDR                \
	MT6363_BM_BAT_PLUG_OUT_STS0
#define PMIC_RGS_BATTERY_STATUS_GATED_MASK                0x1
#define PMIC_RGS_BATTERY_STATUS_GATED_SHIFT               1
#define PMIC_RGS_BATTERY_STATUS_COUNTER_ADDR              \
	MT6363_BM_BAT_PLUG_OUT_STS1
#define PMIC_RGS_BATTERY_STATUS_COUNTER_MASK              0x1F
#define PMIC_RGS_BATTERY_STATUS_COUNTER_SHIFT             0
#define PMIC_RGS_BATTERY_STATUS_VALID_ADDR                \
	MT6363_BM_BAT_VALID_STATUS
#define PMIC_RGS_BATTERY_STATUS_VALID_MASK                0x1
#define PMIC_RGS_BATTERY_STATUS_VALID_SHIFT               0
#define PMIC_FGADC_ANA_ANA_ID_ADDR                        \
	MT6363_FGADC_ANA_ANA_ID
#define PMIC_FGADC_ANA_ANA_ID_MASK                        0xFF
#define PMIC_FGADC_ANA_ANA_ID_SHIFT                       0
#define PMIC_FGADC_ANA_DIG_ID_ADDR                        \
	MT6363_FGADC_ANA_DIG_ID
#define PMIC_FGADC_ANA_DIG_ID_MASK                        0xFF
#define PMIC_FGADC_ANA_DIG_ID_SHIFT                       0
#define PMIC_FGADC_ANA_ANA_MINOR_REV_ADDR                 \
	MT6363_FGADC_ANA_DSN_REV0
#define PMIC_FGADC_ANA_ANA_MINOR_REV_MASK                 0xF
#define PMIC_FGADC_ANA_ANA_MINOR_REV_SHIFT                0
#define PMIC_FGADC_ANA_ANA_MAJOR_REV_ADDR                 \
	MT6363_FGADC_ANA_DSN_REV0
#define PMIC_FGADC_ANA_ANA_MAJOR_REV_MASK                 0xF
#define PMIC_FGADC_ANA_ANA_MAJOR_REV_SHIFT                4
#define PMIC_FGADC_ANA_DIG_MINOR_REV_ADDR                 \
	MT6363_FGADC_ANA_DSN_REV1
#define PMIC_FGADC_ANA_DIG_MINOR_REV_MASK                 0xF
#define PMIC_FGADC_ANA_DIG_MINOR_REV_SHIFT                0
#define PMIC_FGADC_ANA_DIG_MAJOR_REV_ADDR                 \
	MT6363_FGADC_ANA_DSN_REV1
#define PMIC_FGADC_ANA_DIG_MAJOR_REV_MASK                 0xF
#define PMIC_FGADC_ANA_DIG_MAJOR_REV_SHIFT                4
#define PMIC_FGADC_ANA_DSN_CBS_ADDR                       \
	MT6363_FGADC_ANA_DSN_DBI
#define PMIC_FGADC_ANA_DSN_CBS_MASK                       0x3
#define PMIC_FGADC_ANA_DSN_CBS_SHIFT                      0
#define PMIC_FGADC_ANA_DSN_BIX_ADDR                       \
	MT6363_FGADC_ANA_DSN_DBI
#define PMIC_FGADC_ANA_DSN_BIX_MASK                       0x3
#define PMIC_FGADC_ANA_DSN_BIX_SHIFT                      2
#define PMIC_FGADC_ANA_DSN_ESP_ADDR                       \
	MT6363_FGADC_ANA_DSN_ESP
#define PMIC_FGADC_ANA_DSN_ESP_MASK                       0xFF
#define PMIC_FGADC_ANA_DSN_ESP_SHIFT                      0
#define PMIC_FGADC_ANA_DSN_FPI_ADDR                       \
	MT6363_FGADC_ANA_DSN_DXI
#define PMIC_FGADC_ANA_DSN_FPI_MASK                       0xFF
#define PMIC_FGADC_ANA_DSN_FPI_SHIFT                      0
#define PMIC_FGADC_DXI_ADDR                               \
	MT6363_FGADC_DXI
#define PMIC_FGADC_DXI_MASK                               0xFF
#define PMIC_FGADC_DXI_SHIFT                              0
#define PMIC_RG_FGANALOGTEST_ADDR                         \
	MT6363_FGADC_ANA_CON0
#define PMIC_RG_FGANALOGTEST_MASK                         0x7
#define PMIC_RG_FGANALOGTEST_SHIFT                        0
#define PMIC_RG_FGINTMODE_ADDR                            \
	MT6363_FGADC_ANA_CON0
#define PMIC_RG_FGINTMODE_MASK                            0x1
#define PMIC_RG_FGINTMODE_SHIFT                           3
#define PMIC_RG_CHOP_EN_ADDR                              \
	MT6363_FGADC_ANA_CON0
#define PMIC_RG_CHOP_EN_MASK                              0x1
#define PMIC_RG_CHOP_EN_SHIFT                             4
#define PMIC_RG_FG_RNG_DIGITSEL_ADDR                      \
	MT6363_FGADC_ANA_CON0
#define PMIC_RG_FG_RNG_DIGITSEL_MASK                      0x1
#define PMIC_RG_FG_RNG_DIGITSEL_SHIFT                     5
#define PMIC_RG_FG_NEGRES_EN_ADDR                         \
	MT6363_FGADC_ANA_CON0
#define PMIC_RG_FG_NEGRES_EN_MASK                         0x1
#define PMIC_RG_FG_NEGRES_EN_SHIFT                        6
#define PMIC_RG_FG_NEGRES_CHOP_EN_ADDR                    \
	MT6363_FGADC_ANA_CON0
#define PMIC_RG_FG_NEGRES_CHOP_EN_MASK                    0x1
#define PMIC_RG_FG_NEGRES_CHOP_EN_SHIFT                   7
#define PMIC_RG_DWA_EVENLEVEL_EN_ADDR                     \
	MT6363_FGADC_ANA_CON1
#define PMIC_RG_DWA_EVENLEVEL_EN_MASK                     0x1
#define PMIC_RG_DWA_EVENLEVEL_EN_SHIFT                    0
#define PMIC_RG_FG_RSV_ADDR                               \
	MT6363_FGADC_ANA_CON1
#define PMIC_RG_FG_RSV_MASK                               0x7F
#define PMIC_RG_FG_RSV_SHIFT                              1
#define PMIC_RG_SPARE_ADDR                                \
	MT6363_FGADC_ANA_CON2
#define PMIC_RG_SPARE_MASK                                0xFF
#define PMIC_RG_SPARE_SHIFT                               0
#define PMIC_FG_DWA_T0_ADDR                               \
	MT6363_FGADC_ANA_TEST_CON0
#define PMIC_FG_DWA_T0_MASK                               0x3
#define PMIC_FG_DWA_T0_SHIFT                              0
#define PMIC_FG_DWA_T1_ADDR                               \
	MT6363_FGADC_ANA_TEST_CON0
#define PMIC_FG_DWA_T1_MASK                               0x3
#define PMIC_FG_DWA_T1_SHIFT                              2
#define PMIC_FG_DWA_RST_MODE_ADDR                         \
	MT6363_FGADC_ANA_TEST_CON0
#define PMIC_FG_DWA_RST_MODE_MASK                         0x1
#define PMIC_FG_DWA_RST_MODE_SHIFT                        4
#define PMIC_FG_DWA_RST_SW_ADDR                           \
	MT6363_FGADC_ANA_TEST_CON0
#define PMIC_FG_DWA_RST_SW_MASK                           0x1
#define PMIC_FG_DWA_RST_SW_SHIFT                          5
#define PMIC_DA_DWA_RST_ADDR                              \
	MT6363_FGADC_ANA_TEST_CON0
#define PMIC_DA_DWA_RST_MASK                              0x1
#define PMIC_DA_DWA_RST_SHIFT                             6
#define PMIC_DA_FG_RST_ADDR                               \
	MT6363_FGADC_ANA_TEST_CON0
#define PMIC_DA_FG_RST_MASK                               0x1
#define PMIC_DA_FG_RST_SHIFT                              7
#define PMIC_DA_FGCAL_EN_ADDR                             \
	MT6363_FGADC_ANA_TEST_CON1
#define PMIC_DA_FGCAL_EN_MASK                             0x1
#define PMIC_DA_FGCAL_EN_SHIFT                            0
#define PMIC_DA_FGADC_EN_ADDR                             \
	MT6363_FGADC_ANA_TEST_CON1
#define PMIC_DA_FGADC_EN_MASK                             0x1
#define PMIC_DA_FGADC_EN_SHIFT                            1
#define PMIC_FG_RNG_BIT_MODE_ADDR                         \
	MT6363_FGADC_ANA_TEST_CON2
#define PMIC_FG_RNG_BIT_MODE_MASK                         0x1
#define PMIC_FG_RNG_BIT_MODE_SHIFT                        0
#define PMIC_FG_RNG_BIT_SW_ADDR                           \
	MT6363_FGADC_ANA_TEST_CON2
#define PMIC_FG_RNG_BIT_SW_MASK                           0x3
#define PMIC_FG_RNG_BIT_SW_SHIFT                          1
#define PMIC_FG_RNG_EN_MODE_ADDR                          \
	MT6363_FGADC_ANA_TEST_CON2
#define PMIC_FG_RNG_EN_MODE_MASK                          0x1
#define PMIC_FG_RNG_EN_MODE_SHIFT                         3
#define PMIC_FG_RNG_EN_SW_ADDR                            \
	MT6363_FGADC_ANA_TEST_CON2
#define PMIC_FG_RNG_EN_SW_MASK                            0x1
#define PMIC_FG_RNG_EN_SW_SHIFT                           4
#define PMIC_DA_FG_RNG_EN_ADDR                            \
	MT6363_FGADC_ANA_TEST_CON2
#define PMIC_DA_FG_RNG_EN_MASK                            0x1
#define PMIC_DA_FG_RNG_EN_SHIFT                           5
#define PMIC_DA_FG_RNG_BIT_ADDR                           \
	MT6363_FGADC_ANA_TEST_CON2
#define PMIC_DA_FG_RNG_BIT_MASK                           0x3
#define PMIC_DA_FG_RNG_BIT_SHIFT                          6
#define PMIC_FGADC_ANA_ELR_LEN_ADDR                       \
	MT6363_FGADC_ANA_ELR_NUM
#define PMIC_FGADC_ANA_ELR_LEN_MASK                       0xFF
#define PMIC_FGADC_ANA_ELR_LEN_SHIFT                      0
#define PMIC_RG_FG_GAINERR_SEL_ADDR                       \
	MT6363_FGADC_ANA_ELR4
#define PMIC_RG_FG_GAINERR_SEL_MASK                       0x3
#define PMIC_RG_FG_GAINERR_SEL_SHIFT                      0
#define PMIC_RG_FG_OFFSET_SWAP_ADDR                       \
	MT6363_FGADC_ANA_ELR5
#define PMIC_RG_FG_OFFSET_SWAP_MASK                       0xF
#define PMIC_RG_FG_OFFSET_SWAP_SHIFT                      0
#define PMIC_RG_FG_RCTUNE_ADDR                            \
	MT6363_FGADC_ANA_ELR5
#define PMIC_RG_FG_RCTUNE_MASK                            0x7
#define PMIC_RG_FG_RCTUNE_SHIFT                           4
#define PMIC_FGADC0_ANA_ID_ADDR                           \
	MT6363_FGADC0_ANA_ID
#define PMIC_FGADC0_ANA_ID_MASK                           0xFF
#define PMIC_FGADC0_ANA_ID_SHIFT                          0
#define PMIC_FGADC0_DIG_ID_ADDR                           \
	MT6363_FGADC0_DIG_ID
#define PMIC_FGADC0_DIG_ID_MASK                           0xFF
#define PMIC_FGADC0_DIG_ID_SHIFT                          0
#define PMIC_FGADC0_ANA_MINOR_REV_ADDR                    \
	MT6363_FGADC0_DSN_REV0
#define PMIC_FGADC0_ANA_MINOR_REV_MASK                    0xF
#define PMIC_FGADC0_ANA_MINOR_REV_SHIFT                   0
#define PMIC_FGADC0_ANA_MAJOR_REV_ADDR                    \
	MT6363_FGADC0_DSN_REV0
#define PMIC_FGADC0_ANA_MAJOR_REV_MASK                    0xF
#define PMIC_FGADC0_ANA_MAJOR_REV_SHIFT                   4
#define PMIC_FGADC0_DIG_MINOR_REV_ADDR                    \
	MT6363_FGADC0_DSN_REV1
#define PMIC_FGADC0_DIG_MINOR_REV_MASK                    0xF
#define PMIC_FGADC0_DIG_MINOR_REV_SHIFT                   0
#define PMIC_FGADC0_DIG_MAJOR_REV_ADDR                    \
	MT6363_FGADC0_DSN_REV1
#define PMIC_FGADC0_DIG_MAJOR_REV_MASK                    0xF
#define PMIC_FGADC0_DIG_MAJOR_REV_SHIFT                   4
#define PMIC_FGADC0_DSN_CBS_ADDR                          \
	MT6363_FGADC0_DSN_DBI
#define PMIC_FGADC0_DSN_CBS_MASK                          0x3
#define PMIC_FGADC0_DSN_CBS_SHIFT                         0
#define PMIC_FGADC0_DSN_BIX_ADDR                          \
	MT6363_FGADC0_DSN_DBI
#define PMIC_FGADC0_DSN_BIX_MASK                          0x3
#define PMIC_FGADC0_DSN_BIX_SHIFT                         2
#define PMIC_FGADC0_DSN_ESP_ADDR                          \
	MT6363_FGADC0_DSN_ESP
#define PMIC_FGADC0_DSN_ESP_MASK                          0xFF
#define PMIC_FGADC0_DSN_ESP_SHIFT                         0
#define PMIC_FGADC0_DSN_FPI_ADDR                          \
	MT6363_FGADC0_DSN_DXI
#define PMIC_FGADC0_DSN_FPI_MASK                          0xFF
#define PMIC_FGADC0_DSN_FPI_SHIFT                         0
#define PMIC_FG_SON_SLP_EN_ADDR                           \
	MT6363_FGADC_CON0
#define PMIC_FG_SON_SLP_EN_MASK                           0x1
#define PMIC_FG_SON_SLP_EN_SHIFT                          0
#define PMIC_FG_SOFF_SLP_EN_ADDR                          \
	MT6363_FGADC_CON0
#define PMIC_FG_SOFF_SLP_EN_MASK                          0x1
#define PMIC_FG_SOFF_SLP_EN_SHIFT                         1
#define PMIC_FG_ZCV_DET_EN_ADDR                           \
	MT6363_FGADC_CON0
#define PMIC_FG_ZCV_DET_EN_MASK                           0x1
#define PMIC_FG_ZCV_DET_EN_SHIFT                          2
#define PMIC_FG_AUXADC_R_ADDR                             \
	MT6363_FGADC_CON0
#define PMIC_FG_AUXADC_R_MASK                             0x1
#define PMIC_FG_AUXADC_R_SHIFT                            3
#define PMIC_FG_IAVG_MODE_ADDR                            \
	MT6363_FGADC_CON0
#define PMIC_FG_IAVG_MODE_MASK                            0xF
#define PMIC_FG_IAVG_MODE_SHIFT                           4
#define PMIC_FG_ON_ADDR                                   \
	MT6363_FGADC_CON1
#define PMIC_FG_ON_MASK                                   0x1
#define PMIC_FG_ON_SHIFT                                  0
#define PMIC_FG_CAL_ADDR                                  \
	MT6363_FGADC_CON1
#define PMIC_FG_CAL_MASK                                  0x3
#define PMIC_FG_CAL_SHIFT                                 2
#define PMIC_FG_AUTOCALRATE_ADDR                          \
	MT6363_FGADC_CON1
#define PMIC_FG_AUTOCALRATE_MASK                          0x7
#define PMIC_FG_AUTOCALRATE_SHIFT                         4
#define PMIC_FG_OFFSET_RST_ADDR                           \
	MT6363_FGADC_CON2
#define PMIC_FG_OFFSET_RST_MASK                           0x1
#define PMIC_FG_OFFSET_RST_SHIFT                          0
#define PMIC_FG_TIME_RST_ADDR                             \
	MT6363_FGADC_CON2
#define PMIC_FG_TIME_RST_MASK                             0x1
#define PMIC_FG_TIME_RST_SHIFT                            1
#define PMIC_FG_CHARGE_RST_ADDR                           \
	MT6363_FGADC_CON2
#define PMIC_FG_CHARGE_RST_MASK                           0x1
#define PMIC_FG_CHARGE_RST_SHIFT                          2
#define PMIC_FG_N_CHARGE_RST_ADDR                         \
	MT6363_FGADC_CON2
#define PMIC_FG_N_CHARGE_RST_MASK                         0x1
#define PMIC_FG_N_CHARGE_RST_SHIFT                        3
#define PMIC_FG_SOFF_RST_ADDR                             \
	MT6363_FGADC_CON2
#define PMIC_FG_SOFF_RST_MASK                             0x1
#define PMIC_FG_SOFF_RST_SHIFT                            4
#define PMIC_FG_VA_ERR_RST_ADDR                           \
	MT6363_FGADC_CON2
#define PMIC_FG_VA_ERR_RST_MASK                           0x1
#define PMIC_FG_VA_ERR_RST_SHIFT                          5
#define PMIC_FG_LATCHDATA_ST_ADDR                         \
	MT6363_FGADC_CON2
#define PMIC_FG_LATCHDATA_ST_MASK                         0x1
#define PMIC_FG_LATCHDATA_ST_SHIFT                        7
#define PMIC_FG_SW_READ_PRE_ADDR                          \
	MT6363_FGADC_CON3
#define PMIC_FG_SW_READ_PRE_MASK                          0x1
#define PMIC_FG_SW_READ_PRE_SHIFT                         0
#define PMIC_FG_SW_RSTCLR_ADDR                            \
	MT6363_FGADC_CON3
#define PMIC_FG_SW_RSTCLR_MASK                            0x1
#define PMIC_FG_SW_RSTCLR_SHIFT                           1
#define PMIC_FG_SW_CR_ADDR                                \
	MT6363_FGADC_CON3
#define PMIC_FG_SW_CR_MASK                                0x1
#define PMIC_FG_SW_CR_SHIFT                               2
#define PMIC_FG_SW_CLEAR_ADDR                             \
	MT6363_FGADC_CON3
#define PMIC_FG_SW_CLEAR_MASK                             0x1
#define PMIC_FG_SW_CLEAR_SHIFT                            3
#define PMIC_FG_SON_FP_EN_ADDR                            \
	MT6363_FGADC_CON3
#define PMIC_FG_SON_FP_EN_MASK                            0x1
#define PMIC_FG_SON_FP_EN_SHIFT                           4
#define PMIC_FG_SON_SLP_HS_ADDR                           \
	MT6363_FGADC_CON3
#define PMIC_FG_SON_SLP_HS_MASK                           0x1
#define PMIC_FG_SON_SLP_HS_SHIFT                          5
#define PMIC_EVENT_FG_N_CHARGE_L_ADDR                     \
	MT6363_FGADC_CON4
#define PMIC_EVENT_FG_N_CHARGE_L_MASK                     0x1
#define PMIC_EVENT_FG_N_CHARGE_L_SHIFT                    1
#define PMIC_EVENT_FG_IAVG_H_ADDR                         \
	MT6363_FGADC_CON4
#define PMIC_EVENT_FG_IAVG_H_MASK                         0x1
#define PMIC_EVENT_FG_IAVG_H_SHIFT                        2
#define PMIC_EVENT_FG_IAVG_L_ADDR                         \
	MT6363_FGADC_CON4
#define PMIC_EVENT_FG_IAVG_L_MASK                         0x1
#define PMIC_EVENT_FG_IAVG_L_SHIFT                        3
#define PMIC_EVENT_FG_DISCHARGE_ADDR                      \
	MT6363_FGADC_CON4
#define PMIC_EVENT_FG_DISCHARGE_MASK                      0x1
#define PMIC_EVENT_FG_DISCHARGE_SHIFT                     6
#define PMIC_EVENT_FG_CHARGE_ADDR                         \
	MT6363_FGADC_CON4
#define PMIC_EVENT_FG_CHARGE_MASK                         0x1
#define PMIC_EVENT_FG_CHARGE_SHIFT                        7
#define PMIC_EVENT_FG_BAT_H_ADDR                          \
	MT6363_FGADC_CON5
#define PMIC_EVENT_FG_BAT_H_MASK                          0x1
#define PMIC_EVENT_FG_BAT_H_SHIFT                         0
#define PMIC_EVENT_FG_BAT_L_ADDR                          \
	MT6363_FGADC_CON5
#define PMIC_EVENT_FG_BAT_L_MASK                          0x1
#define PMIC_EVENT_FG_BAT_L_SHIFT                         1
#define PMIC_EVENT_FG_CUR_H_ADDR                          \
	MT6363_FGADC_CON5
#define PMIC_EVENT_FG_CUR_H_MASK                          0x1
#define PMIC_EVENT_FG_CUR_H_SHIFT                         2
#define PMIC_EVENT_FG_CUR_L_ADDR                          \
	MT6363_FGADC_CON5
#define PMIC_EVENT_FG_CUR_L_MASK                          0x1
#define PMIC_EVENT_FG_CUR_L_SHIFT                         3
#define PMIC_EVENT_FG_ZCV_ADDR                            \
	MT6363_FGADC_CON5
#define PMIC_EVENT_FG_ZCV_MASK                            0x1
#define PMIC_EVENT_FG_ZCV_SHIFT                           4
#define PMIC_FG_OSR1_ADDR                                 \
	MT6363_FGADC_CON6
#define PMIC_FG_OSR1_MASK                                 0xF
#define PMIC_FG_OSR1_SHIFT                                0
#define PMIC_FG_OSR2_ADDR                                 \
	MT6363_FGADC_CON6
#define PMIC_FG_OSR2_MASK                                 0x7
#define PMIC_FG_OSR2_SHIFT                                4
#define PMIC_FG_SON_SW_ADDR                               \
	MT6363_FGADC_CON7
#define PMIC_FG_SON_SW_MASK                               0x1
#define PMIC_FG_SON_SW_SHIFT                              0
#define PMIC_FG_SON_SW_MODE_ADDR                          \
	MT6363_FGADC_CON7
#define PMIC_FG_SON_SW_MODE_MASK                          0x1
#define PMIC_FG_SON_SW_MODE_SHIFT                         1
#define PMIC_PWR_FG_VA_ACK_ADDR                           \
	MT6363_FGADC_CON7
#define PMIC_PWR_FG_VA_ACK_MASK                           0x1
#define PMIC_PWR_FG_VA_ACK_SHIFT                          2
#define PMIC_PWR_FG_VA_REQ_ADDR                           \
	MT6363_FGADC_CON7
#define PMIC_PWR_FG_VA_REQ_MASK                           0x1
#define PMIC_PWR_FG_VA_REQ_SHIFT                          3
#define PMIC_FG_VA_ACK_SW_ADDR                            \
	MT6363_FGADC_CON7
#define PMIC_FG_VA_ACK_SW_MASK                            0x1
#define PMIC_FG_VA_ACK_SW_SHIFT                           4
#define PMIC_FG_VA_ACK_SW_MODE_ADDR                       \
	MT6363_FGADC_CON7
#define PMIC_FG_VA_ACK_SW_MODE_MASK                       0x1
#define PMIC_FG_VA_ACK_SW_MODE_SHIFT                      5
#define PMIC_FG_VA_REQ_SW_ADDR                            \
	MT6363_FGADC_CON7
#define PMIC_FG_VA_REQ_SW_MASK                            0x1
#define PMIC_FG_VA_REQ_SW_SHIFT                           6
#define PMIC_FG_VA_REQ_SW_MODE_ADDR                       \
	MT6363_FGADC_CON7
#define PMIC_FG_VA_REQ_SW_MODE_MASK                       0x1
#define PMIC_FG_VA_REQ_SW_MODE_SHIFT                      7
#define PMIC_FG_FP_RECAL_EN_ADDR                          \
	MT6363_FGADC_CON8
#define PMIC_FG_FP_RECAL_EN_MASK                          0x1
#define PMIC_FG_FP_RECAL_EN_SHIFT                         0
#define PMIC_FG_CUR_OV_MULT_ADDR                          \
	MT6363_FGADC_CON8
#define PMIC_FG_CUR_OV_MULT_MASK                          0x1
#define PMIC_FG_CUR_OV_MULT_SHIFT                         1
#define PMIC_FG_ADJ_OFFSET_EN_ADDR                        \
	MT6363_FGADC_CON8
#define PMIC_FG_ADJ_OFFSET_EN_MASK                        0x1
#define PMIC_FG_ADJ_OFFSET_EN_SHIFT                       2
#define PMIC_FG_ADC_AUTORST_ADDR                          \
	MT6363_FGADC_CON8
#define PMIC_FG_ADC_AUTORST_MASK                          0x1
#define PMIC_FG_ADC_AUTORST_SHIFT                         3
#define PMIC_FG_ADC_RSTDETECT_ADDR                        \
	MT6363_FGADC_CON8
#define PMIC_FG_ADC_RSTDETECT_MASK                        0x1
#define PMIC_FG_ADC_RSTDETECT_SHIFT                       4
#define PMIC_FG_VA_ERR_ADDR                               \
	MT6363_FGADC_CON8
#define PMIC_FG_VA_ERR_MASK                               0x1
#define PMIC_FG_VA_ERR_SHIFT                              5
#define PMIC_FG_VA_AON_ADDR                               \
	MT6363_FGADC_CON8
#define PMIC_FG_VA_AON_MASK                               0x1
#define PMIC_FG_VA_AON_SHIFT                              6
#define PMIC_FG_VA_AOFF_ADDR                              \
	MT6363_FGADC_CON8
#define PMIC_FG_VA_AOFF_MASK                              0x1
#define PMIC_FG_VA_AOFF_SHIFT                             7
#define PMIC_FGADC_CON5_RSV_ADDR                          \
	MT6363_FGADC_CON9
#define PMIC_FGADC_CON5_RSV_MASK                          0xF
#define PMIC_FGADC_CON5_RSV_SHIFT                         0
#define PMIC_FG_RSTB_STATUS_ADDR                          \
	MT6363_FGADC_RST_CON0
#define PMIC_FG_RSTB_STATUS_MASK                          0x1
#define PMIC_FG_RSTB_STATUS_SHIFT                         0
#define PMIC_FG_CAR_15_00_L_ADDR                          \
	MT6363_FGADC_CAR_CON0_L
#define PMIC_FG_CAR_15_00_L_MASK                          0xFF
#define PMIC_FG_CAR_15_00_L_SHIFT                         0
#define PMIC_FG_CAR_15_00_H_ADDR                          \
	MT6363_FGADC_CAR_CON0_H
#define PMIC_FG_CAR_15_00_H_MASK                          0xFF
#define PMIC_FG_CAR_15_00_H_SHIFT                         0
#define PMIC_FG_CAR_31_16_L_ADDR                          \
	MT6363_FGADC_CAR_CON1_L
#define PMIC_FG_CAR_31_16_L_MASK                          0xFF
#define PMIC_FG_CAR_31_16_L_SHIFT                         0
#define PMIC_FG_CAR_31_16_H_ADDR                          \
	MT6363_FGADC_CAR_CON1_H
#define PMIC_FG_CAR_31_16_H_MASK                          0xFF
#define PMIC_FG_CAR_31_16_H_SHIFT                         0
#define PMIC_FG_BAT_LTH_15_00_L_ADDR                      \
	MT6363_FGADC_CARTH_CON0_L
#define PMIC_FG_BAT_LTH_15_00_L_MASK                      0xFF
#define PMIC_FG_BAT_LTH_15_00_L_SHIFT                     0
#define PMIC_FG_BAT_LTH_15_00_H_ADDR                      \
	MT6363_FGADC_CARTH_CON0_H
#define PMIC_FG_BAT_LTH_15_00_H_MASK                      0xFF
#define PMIC_FG_BAT_LTH_15_00_H_SHIFT                     0
#define PMIC_FG_BAT_LTH_31_16_L_ADDR                      \
	MT6363_FGADC_CARTH_CON1_L
#define PMIC_FG_BAT_LTH_31_16_L_MASK                      0xFF
#define PMIC_FG_BAT_LTH_31_16_L_SHIFT                     0
#define PMIC_FG_BAT_LTH_31_16_H_ADDR                      \
	MT6363_FGADC_CARTH_CON1_H
#define PMIC_FG_BAT_LTH_31_16_H_MASK                      0xFF
#define PMIC_FG_BAT_LTH_31_16_H_SHIFT                     0
#define PMIC_FG_BAT_HTH_15_00_L_ADDR                      \
	MT6363_FGADC_CARTH_CON2_L
#define PMIC_FG_BAT_HTH_15_00_L_MASK                      0xFF
#define PMIC_FG_BAT_HTH_15_00_L_SHIFT                     0
#define PMIC_FG_BAT_HTH_15_00_H_ADDR                      \
	MT6363_FGADC_CARTH_CON2_H
#define PMIC_FG_BAT_HTH_15_00_H_MASK                      0xFF
#define PMIC_FG_BAT_HTH_15_00_H_SHIFT                     0
#define PMIC_FG_BAT_HTH_31_16_L_ADDR                      \
	MT6363_FGADC_CARTH_CON3_L
#define PMIC_FG_BAT_HTH_31_16_L_MASK                      0xFF
#define PMIC_FG_BAT_HTH_31_16_L_SHIFT                     0
#define PMIC_FG_BAT_HTH_31_16_H_ADDR                      \
	MT6363_FGADC_CARTH_CON3_H
#define PMIC_FG_BAT_HTH_31_16_H_MASK                      0xFF
#define PMIC_FG_BAT_HTH_31_16_H_SHIFT                     0
#define PMIC_FG_NCAR_15_00_L_ADDR                         \
	MT6363_FGADC_NCAR_CON0_L
#define PMIC_FG_NCAR_15_00_L_MASK                         0xFF
#define PMIC_FG_NCAR_15_00_L_SHIFT                        0
#define PMIC_FG_NCAR_15_00_H_ADDR                         \
	MT6363_FGADC_NCAR_CON0_H
#define PMIC_FG_NCAR_15_00_H_MASK                         0xFF
#define PMIC_FG_NCAR_15_00_H_SHIFT                        0
#define PMIC_FG_NCAR_31_16_L_ADDR                         \
	MT6363_FGADC_NCAR_CON1_L
#define PMIC_FG_NCAR_31_16_L_MASK                         0xFF
#define PMIC_FG_NCAR_31_16_L_SHIFT                        0
#define PMIC_FG_NCAR_31_16_H_ADDR                         \
	MT6363_FGADC_NCAR_CON1_H
#define PMIC_FG_NCAR_31_16_H_MASK                         0xFF
#define PMIC_FG_NCAR_31_16_H_SHIFT                        0
#define PMIC_FG_N_CHARGE_LTH_15_00_L_ADDR                 \
	MT6363_FGADC_NCAR_CON2_L
#define PMIC_FG_N_CHARGE_LTH_15_00_L_MASK                 0xFF
#define PMIC_FG_N_CHARGE_LTH_15_00_L_SHIFT                0
#define PMIC_FG_N_CHARGE_LTH_15_00_H_ADDR                 \
	MT6363_FGADC_NCAR_CON2_H
#define PMIC_FG_N_CHARGE_LTH_15_00_H_MASK                 0xFF
#define PMIC_FG_N_CHARGE_LTH_15_00_H_SHIFT                0
#define PMIC_FG_N_CHARGE_LTH_31_16_L_ADDR                 \
	MT6363_FGADC_NCAR_CON3_L
#define PMIC_FG_N_CHARGE_LTH_31_16_L_MASK                 0xFF
#define PMIC_FG_N_CHARGE_LTH_31_16_L_SHIFT                0
#define PMIC_FG_N_CHARGE_LTH_31_16_H_ADDR                 \
	MT6363_FGADC_NCAR_CON3_H
#define PMIC_FG_N_CHARGE_LTH_31_16_H_MASK                 0xFF
#define PMIC_FG_N_CHARGE_LTH_31_16_H_SHIFT                0
#define PMIC_FG_IAVG_15_00_L_ADDR                         \
	MT6363_FGADC_IAVG_CON0_L
#define PMIC_FG_IAVG_15_00_L_MASK                         0xFF
#define PMIC_FG_IAVG_15_00_L_SHIFT                        0
#define PMIC_FG_IAVG_15_00_H_ADDR                         \
	MT6363_FGADC_IAVG_CON0_H
#define PMIC_FG_IAVG_15_00_H_MASK                         0xFF
#define PMIC_FG_IAVG_15_00_H_SHIFT                        0
#define PMIC_FG_IAVG_VLD_ADDR                             \
	MT6363_FGADC_IAVG_CON1
#define PMIC_FG_IAVG_VLD_MASK                             0x1
#define PMIC_FG_IAVG_VLD_SHIFT                            0
#define PMIC_FG_IAVG_27_16_L_ADDR                         \
	MT6363_FGADC_IAVG_CON2_L
#define PMIC_FG_IAVG_27_16_L_MASK                         0xFF
#define PMIC_FG_IAVG_27_16_L_SHIFT                        0
#define PMIC_FG_IAVG_27_16_H_ADDR                         \
	MT6363_FGADC_IAVG_CON2_H
#define PMIC_FG_IAVG_27_16_H_MASK                         0xF
#define PMIC_FG_IAVG_27_16_H_SHIFT                        0
#define PMIC_FG_IAVG_LTH_15_00_L_ADDR                     \
	MT6363_FGADC_IAVG_CON3_L
#define PMIC_FG_IAVG_LTH_15_00_L_MASK                     0xFF
#define PMIC_FG_IAVG_LTH_15_00_L_SHIFT                    0
#define PMIC_FG_IAVG_LTH_15_00_H_ADDR                     \
	MT6363_FGADC_IAVG_CON3_H
#define PMIC_FG_IAVG_LTH_15_00_H_MASK                     0xFF
#define PMIC_FG_IAVG_LTH_15_00_H_SHIFT                    0
#define PMIC_FG_IAVG_LTH_28_16_L_ADDR                     \
	MT6363_FGADC_IAVG_CON4_L
#define PMIC_FG_IAVG_LTH_28_16_L_MASK                     0xFF
#define PMIC_FG_IAVG_LTH_28_16_L_SHIFT                    0
#define PMIC_FG_IAVG_LTH_28_16_H_ADDR                     \
	MT6363_FGADC_IAVG_CON4_H
#define PMIC_FG_IAVG_LTH_28_16_H_MASK                     0x1F
#define PMIC_FG_IAVG_LTH_28_16_H_SHIFT                    0
#define PMIC_FG_IAVG_HTH_15_00_L_ADDR                     \
	MT6363_FGADC_IAVG_CON5_L
#define PMIC_FG_IAVG_HTH_15_00_L_MASK                     0xFF
#define PMIC_FG_IAVG_HTH_15_00_L_SHIFT                    0
#define PMIC_FG_IAVG_HTH_15_00_H_ADDR                     \
	MT6363_FGADC_IAVG_CON5_H
#define PMIC_FG_IAVG_HTH_15_00_H_MASK                     0xFF
#define PMIC_FG_IAVG_HTH_15_00_H_SHIFT                    0
#define PMIC_FG_IAVG_HTH_28_16_L_ADDR                     \
	MT6363_FGADC_IAVG_CON6_L
#define PMIC_FG_IAVG_HTH_28_16_L_MASK                     0xFF
#define PMIC_FG_IAVG_HTH_28_16_L_SHIFT                    0
#define PMIC_FG_IAVG_HTH_28_16_H_ADDR                     \
	MT6363_FGADC_IAVG_CON6_H
#define PMIC_FG_IAVG_HTH_28_16_H_MASK                     0x1F
#define PMIC_FG_IAVG_HTH_28_16_H_SHIFT                    0
#define PMIC_FG_NTER_15_00_L_ADDR                         \
	MT6363_FGADC_NTER_CON0_L
#define PMIC_FG_NTER_15_00_L_MASK                         0xFF
#define PMIC_FG_NTER_15_00_L_SHIFT                        0
#define PMIC_FG_NTER_15_00_H_ADDR                         \
	MT6363_FGADC_NTER_CON0_H
#define PMIC_FG_NTER_15_00_H_MASK                         0xFF
#define PMIC_FG_NTER_15_00_H_SHIFT                        0
#define PMIC_FG_NTER_29_16_L_ADDR                         \
	MT6363_FGADC_NTER_CON1_L
#define PMIC_FG_NTER_29_16_L_MASK                         0xFF
#define PMIC_FG_NTER_29_16_L_SHIFT                        0
#define PMIC_FG_NTER_29_16_H_ADDR                         \
	MT6363_FGADC_NTER_CON1_H
#define PMIC_FG_NTER_29_16_H_MASK                         0x3F
#define PMIC_FG_NTER_29_16_H_SHIFT                        0
#define PMIC_FG_SON_SLP_CUR_TH_L_ADDR                     \
	MT6363_FGADC_SON_CON0_L
#define PMIC_FG_SON_SLP_CUR_TH_L_MASK                     0xFF
#define PMIC_FG_SON_SLP_CUR_TH_L_SHIFT                    0
#define PMIC_FG_SON_SLP_CUR_TH_H_ADDR                     \
	MT6363_FGADC_SON_CON0_H
#define PMIC_FG_SON_SLP_CUR_TH_H_MASK                     0xFF
#define PMIC_FG_SON_SLP_CUR_TH_H_SHIFT                    0
#define PMIC_FG_SON_SLP_TIME_L_ADDR                       \
	MT6363_FGADC_SON_CON1_L
#define PMIC_FG_SON_SLP_TIME_L_MASK                       0xFF
#define PMIC_FG_SON_SLP_TIME_L_SHIFT                      0
#define PMIC_FG_SON_SLP_TIME_H_ADDR                       \
	MT6363_FGADC_SON_CON1_H
#define PMIC_FG_SON_SLP_TIME_H_MASK                       0x3
#define PMIC_FG_SON_SLP_TIME_H_SHIFT                      0
#define PMIC_FG_SON_DET_TIME_L_ADDR                       \
	MT6363_FGADC_SON_CON2_L
#define PMIC_FG_SON_DET_TIME_L_MASK                       0xFF
#define PMIC_FG_SON_DET_TIME_L_SHIFT                      0
#define PMIC_FG_SON_DET_TIME_H_ADDR                       \
	MT6363_FGADC_SON_CON2_H
#define PMIC_FG_SON_DET_TIME_H_MASK                       0x3
#define PMIC_FG_SON_DET_TIME_H_SHIFT                      0
#define PMIC_FG_SOFF_SLP_CUR_TH_L_ADDR                    \
	MT6363_FGADC_SOFF_CON0_L
#define PMIC_FG_SOFF_SLP_CUR_TH_L_MASK                    0xFF
#define PMIC_FG_SOFF_SLP_CUR_TH_L_SHIFT                   0
#define PMIC_FG_SOFF_SLP_CUR_TH_H_ADDR                    \
	MT6363_FGADC_SOFF_CON0_H
#define PMIC_FG_SOFF_SLP_CUR_TH_H_MASK                    0xFF
#define PMIC_FG_SOFF_SLP_CUR_TH_H_SHIFT                   0
#define PMIC_FG_SOFF_SLP_TIME_L_ADDR                      \
	MT6363_FGADC_SOFF_CON1_L
#define PMIC_FG_SOFF_SLP_TIME_L_MASK                      0xFF
#define PMIC_FG_SOFF_SLP_TIME_L_SHIFT                     0
#define PMIC_FG_SOFF_SLP_TIME_H_ADDR                      \
	MT6363_FGADC_SOFF_CON1_H
#define PMIC_FG_SOFF_SLP_TIME_H_MASK                      0x3
#define PMIC_FG_SOFF_SLP_TIME_H_SHIFT                     0
#define PMIC_FG_SOFF_DET_TIME_L_ADDR                      \
	MT6363_FGADC_SOFF_CON2_L
#define PMIC_FG_SOFF_DET_TIME_L_MASK                      0xFF
#define PMIC_FG_SOFF_DET_TIME_L_SHIFT                     0
#define PMIC_FG_SOFF_DET_TIME_H_ADDR                      \
	MT6363_FGADC_SOFF_CON2_H
#define PMIC_FG_SOFF_DET_TIME_H_MASK                      0x3
#define PMIC_FG_SOFF_DET_TIME_H_SHIFT                     0
#define PMIC_FG_SOFF_TIME_15_00_L_ADDR                    \
	MT6363_FGADC_SOFF_CON3_L
#define PMIC_FG_SOFF_TIME_15_00_L_MASK                    0xFF
#define PMIC_FG_SOFF_TIME_15_00_L_SHIFT                   0
#define PMIC_FG_SOFF_TIME_15_00_H_ADDR                    \
	MT6363_FGADC_SOFF_CON3_H
#define PMIC_FG_SOFF_TIME_15_00_H_MASK                    0xFF
#define PMIC_FG_SOFF_TIME_15_00_H_SHIFT                   0
#define PMIC_FG_SOFF_ADDR                                 \
	MT6363_FGADC_SOFF_CON4
#define PMIC_FG_SOFF_MASK                                 0x1
#define PMIC_FG_SOFF_SHIFT                                0
#define PMIC_FG_SOFF_TIME_29_16_L_ADDR                    \
	MT6363_FGADC_SOFF_CON5_L
#define PMIC_FG_SOFF_TIME_29_16_L_MASK                    0xFF
#define PMIC_FG_SOFF_TIME_29_16_L_SHIFT                   0
#define PMIC_FG_SOFF_TIME_29_16_H_ADDR                    \
	MT6363_FGADC_SOFF_CON5_H
#define PMIC_FG_SOFF_TIME_29_16_H_MASK                    0x3F
#define PMIC_FG_SOFF_TIME_29_16_H_SHIFT                   0
#define PMIC_FG_ZCV_DET_IV_ADDR                           \
	MT6363_FGADC_ZCV_CON0
#define PMIC_FG_ZCV_DET_IV_MASK                           0xF
#define PMIC_FG_ZCV_DET_IV_SHIFT                          0
#define PMIC_FGADC_ZCV_CON0_RSV_ADDR                      \
	MT6363_FGADC_ZCV_CON0
#define PMIC_FGADC_ZCV_CON0_RSV_MASK                      0x1
#define PMIC_FGADC_ZCV_CON0_RSV_SHIFT                     7
#define PMIC_FG_ZCV_CAR_SW_RST_ADDR                       \
	MT6363_FGADC_ZCV_CON1
#define PMIC_FG_ZCV_CAR_SW_RST_MASK                       0x1
#define PMIC_FG_ZCV_CAR_SW_RST_SHIFT                      0
#define PMIC_FG_ZCV_N_CAR_SW_RST_ADDR                     \
	MT6363_FGADC_ZCV_CON1
#define PMIC_FG_ZCV_N_CAR_SW_RST_MASK                     0x1
#define PMIC_FG_ZCV_N_CAR_SW_RST_SHIFT                    1
#define PMIC_FG_ZCV_CURR_L_ADDR                           \
	MT6363_FGADC_ZCV_CON2_L
#define PMIC_FG_ZCV_CURR_L_MASK                           0xFF
#define PMIC_FG_ZCV_CURR_L_SHIFT                          0
#define PMIC_FG_ZCV_CURR_H_ADDR                           \
	MT6363_FGADC_ZCV_CON2_H
#define PMIC_FG_ZCV_CURR_H_MASK                           0xFF
#define PMIC_FG_ZCV_CURR_H_SHIFT                          0
#define PMIC_FG_ZCV_CAR_15_00_L_ADDR                      \
	MT6363_FGADC_ZCV_CON3_L
#define PMIC_FG_ZCV_CAR_15_00_L_MASK                      0xFF
#define PMIC_FG_ZCV_CAR_15_00_L_SHIFT                     0
#define PMIC_FG_ZCV_CAR_15_00_H_ADDR                      \
	MT6363_FGADC_ZCV_CON3_H
#define PMIC_FG_ZCV_CAR_15_00_H_MASK                      0xFF
#define PMIC_FG_ZCV_CAR_15_00_H_SHIFT                     0
#define PMIC_FG_ZCV_CAR_31_16_L_ADDR                      \
	MT6363_FGADC_ZCV_CON4_L
#define PMIC_FG_ZCV_CAR_31_16_L_MASK                      0xFF
#define PMIC_FG_ZCV_CAR_31_16_L_SHIFT                     0
#define PMIC_FG_ZCV_CAR_31_16_H_ADDR                      \
	MT6363_FGADC_ZCV_CON4_H
#define PMIC_FG_ZCV_CAR_31_16_H_MASK                      0xFF
#define PMIC_FG_ZCV_CAR_31_16_H_SHIFT                     0
#define PMIC_FG_ZCV_CAR_TH_15_00_L_ADDR                   \
	MT6363_FGADC_ZCVTH_CON0_L
#define PMIC_FG_ZCV_CAR_TH_15_00_L_MASK                   0xFF
#define PMIC_FG_ZCV_CAR_TH_15_00_L_SHIFT                  0
#define PMIC_FG_ZCV_CAR_TH_15_00_H_ADDR                   \
	MT6363_FGADC_ZCVTH_CON0_H
#define PMIC_FG_ZCV_CAR_TH_15_00_H_MASK                   0xFF
#define PMIC_FG_ZCV_CAR_TH_15_00_H_SHIFT                  0
#define PMIC_FG_ZCV_CAR_TH_30_16_L_ADDR                   \
	MT6363_FGADC_ZCVTH_CON1_L
#define PMIC_FG_ZCV_CAR_TH_30_16_L_MASK                   0xFF
#define PMIC_FG_ZCV_CAR_TH_30_16_L_SHIFT                  0
#define PMIC_FG_ZCV_CAR_TH_30_16_H_ADDR                   \
	MT6363_FGADC_ZCVTH_CON1_H
#define PMIC_FG_ZCV_CAR_TH_30_16_H_MASK                   0x7F
#define PMIC_FG_ZCV_CAR_TH_30_16_H_SHIFT                  0
#define PMIC_FG_ZCV_CAR_LATCH0_7_0_ADDR                   \
	MT6363_FGADC_ZCV_CAR_LAT0_7_0
#define PMIC_FG_ZCV_CAR_LATCH0_7_0_MASK                   0xFF
#define PMIC_FG_ZCV_CAR_LATCH0_7_0_SHIFT                  0
#define PMIC_FG_ZCV_CAR_LATCH0_15_8_ADDR                  \
	MT6363_FGADC_ZCV_CAR_LAT0_15_8
#define PMIC_FG_ZCV_CAR_LATCH0_15_8_MASK                  0xFF
#define PMIC_FG_ZCV_CAR_LATCH0_15_8_SHIFT                 0
#define PMIC_FG_ZCV_CAR_LATCH0_23_16_ADDR                 \
	MT6363_FGADC_ZCV_CAR_LAT0_23_16
#define PMIC_FG_ZCV_CAR_LATCH0_23_16_MASK                 0xFF
#define PMIC_FG_ZCV_CAR_LATCH0_23_16_SHIFT                0
#define PMIC_FG_ZCV_CAR_LATCH0_31_24_ADDR                 \
	MT6363_FGADC_ZCV_CAR_LAT0_31_24
#define PMIC_FG_ZCV_CAR_LATCH0_31_24_MASK                 0xFF
#define PMIC_FG_ZCV_CAR_LATCH0_31_24_SHIFT                0
#define PMIC_FG_ZCV_CAR_LATCH1_7_0_ADDR                   \
	MT6363_FGADC_ZCV_CAR_LAT1_7_0
#define PMIC_FG_ZCV_CAR_LATCH1_7_0_MASK                   0xFF
#define PMIC_FG_ZCV_CAR_LATCH1_7_0_SHIFT                  0
#define PMIC_FG_ZCV_CAR_LATCH1_15_8_ADDR                  \
	MT6363_FGADC_ZCV_CAR_LAT1_15_8
#define PMIC_FG_ZCV_CAR_LATCH1_15_8_MASK                  0xFF
#define PMIC_FG_ZCV_CAR_LATCH1_15_8_SHIFT                 0
#define PMIC_FG_ZCV_CAR_LATCH1_23_16_ADDR                 \
	MT6363_FGADC_ZCV_CAR_LAT1_23_16
#define PMIC_FG_ZCV_CAR_LATCH1_23_16_MASK                 0xFF
#define PMIC_FG_ZCV_CAR_LATCH1_23_16_SHIFT                0
#define PMIC_FG_ZCV_CAR_LATCH1_31_24_ADDR                 \
	MT6363_FGADC_ZCV_CAR_LAT1_31_24
#define PMIC_FG_ZCV_CAR_LATCH1_31_24_MASK                 0xFF
#define PMIC_FG_ZCV_CAR_LATCH1_31_24_SHIFT                0
#define PMIC_FG_ZCV_CAR_LATCH2_7_0_ADDR                   \
	MT6363_FGADC_ZCV_CAR_LAT2_7_0
#define PMIC_FG_ZCV_CAR_LATCH2_7_0_MASK                   0xFF
#define PMIC_FG_ZCV_CAR_LATCH2_7_0_SHIFT                  0
#define PMIC_FG_ZCV_CAR_LATCH2_15_8_ADDR                  \
	MT6363_FGADC_ZCV_CAR_LAT2_15_8
#define PMIC_FG_ZCV_CAR_LATCH2_15_8_MASK                  0xFF
#define PMIC_FG_ZCV_CAR_LATCH2_15_8_SHIFT                 0
#define PMIC_FG_ZCV_CAR_LATCH2_23_16_ADDR                 \
	MT6363_FGADC_ZCV_CAR_LAT2_23_16
#define PMIC_FG_ZCV_CAR_LATCH2_23_16_MASK                 0xFF
#define PMIC_FG_ZCV_CAR_LATCH2_23_16_SHIFT                0
#define PMIC_FG_ZCV_CAR_LATCH2_31_24_ADDR                 \
	MT6363_FGADC_ZCV_CAR_LAT2_31_24
#define PMIC_FG_ZCV_CAR_LATCH2_31_24_MASK                 0xFF
#define PMIC_FG_ZCV_CAR_LATCH2_31_24_SHIFT                0
#define PMIC_FG_ZCV_CAR_LATCH3_7_0_ADDR                   \
	MT6363_FGADC_ZCV_CAR_LAT3_7_0
#define PMIC_FG_ZCV_CAR_LATCH3_7_0_MASK                   0xFF
#define PMIC_FG_ZCV_CAR_LATCH3_7_0_SHIFT                  0
#define PMIC_FG_ZCV_CAR_LATCH3_15_8_ADDR                  \
	MT6363_FGADC_ZCV_CAR_LAT3_15_8
#define PMIC_FG_ZCV_CAR_LATCH3_15_8_MASK                  0xFF
#define PMIC_FG_ZCV_CAR_LATCH3_15_8_SHIFT                 0
#define PMIC_FG_ZCV_CAR_LATCH3_23_16_ADDR                 \
	MT6363_FGADC_ZCV_CAR_LAT3_23_16
#define PMIC_FG_ZCV_CAR_LATCH3_23_16_MASK                 0xFF
#define PMIC_FG_ZCV_CAR_LATCH3_23_16_SHIFT                0
#define PMIC_FG_ZCV_CAR_LATCH3_31_24_ADDR                 \
	MT6363_FGADC_ZCV_CAR_LAT3_31_24
#define PMIC_FG_ZCV_CAR_LATCH3_31_24_MASK                 0xFF
#define PMIC_FG_ZCV_CAR_LATCH3_31_24_SHIFT                0
#define PMIC_FG_ZCV_NCAR_LATCH0_7_0_ADDR                  \
	MT6363_FGADC_ZCV_NCAR_LAT0_7_0
#define PMIC_FG_ZCV_NCAR_LATCH0_7_0_MASK                  0xFF
#define PMIC_FG_ZCV_NCAR_LATCH0_7_0_SHIFT                 0
#define PMIC_FG_ZCV_NCAR_LATCH0_15_8_ADDR                 \
	MT6363_FGADC_ZCV_NCAR_LAT0_15_8
#define PMIC_FG_ZCV_NCAR_LATCH0_15_8_MASK                 0xFF
#define PMIC_FG_ZCV_NCAR_LATCH0_15_8_SHIFT                0
#define PMIC_FG_ZCV_NCAR_LATCH0_23_16_ADDR                \
	MT6363_FGADC_ZCV_NCAR_LAT0_23_16
#define PMIC_FG_ZCV_NCAR_LATCH0_23_16_MASK                0xFF
#define PMIC_FG_ZCV_NCAR_LATCH0_23_16_SHIFT               0
#define PMIC_FG_ZCV_NCAR_LATCH0_31_24_ADDR                \
	MT6363_FGADC_ZCV_NCAR_LAT0_31_24
#define PMIC_FG_ZCV_NCAR_LATCH0_31_24_MASK                0xFF
#define PMIC_FG_ZCV_NCAR_LATCH0_31_24_SHIFT               0
#define PMIC_FG_ZCV_NCAR_LATCH1_7_0_ADDR                  \
	MT6363_FGADC_ZCV_NCAR_LAT1_7_0
#define PMIC_FG_ZCV_NCAR_LATCH1_7_0_MASK                  0xFF
#define PMIC_FG_ZCV_NCAR_LATCH1_7_0_SHIFT                 0
#define PMIC_FG_ZCV_NCAR_LATCH1_15_8_ADDR                 \
	MT6363_FGADC_ZCV_NCAR_LAT1_15_8
#define PMIC_FG_ZCV_NCAR_LATCH1_15_8_MASK                 0xFF
#define PMIC_FG_ZCV_NCAR_LATCH1_15_8_SHIFT                0
#define PMIC_FG_ZCV_NCAR_LATCH1_23_16_ADDR                \
	MT6363_FGADC_ZCV_NCAR_LAT1_23_16
#define PMIC_FG_ZCV_NCAR_LATCH1_23_16_MASK                0xFF
#define PMIC_FG_ZCV_NCAR_LATCH1_23_16_SHIFT               0
#define PMIC_FG_ZCV_NCAR_LATCH1_31_24_ADDR                \
	MT6363_FGADC_ZCV_NCAR_LAT1_31_24
#define PMIC_FG_ZCV_NCAR_LATCH1_31_24_MASK                0xFF
#define PMIC_FG_ZCV_NCAR_LATCH1_31_24_SHIFT               0
#define PMIC_FG_ZCV_NCAR_LATCH2_7_0_ADDR                  \
	MT6363_FGADC_ZCV_NCAR_LAT2_7_0
#define PMIC_FG_ZCV_NCAR_LATCH2_7_0_MASK                  0xFF
#define PMIC_FG_ZCV_NCAR_LATCH2_7_0_SHIFT                 0
#define PMIC_FG_ZCV_NCAR_LATCH2_15_8_ADDR                 \
	MT6363_FGADC_ZCV_NCAR_LAT2_15_8
#define PMIC_FG_ZCV_NCAR_LATCH2_15_8_MASK                 0xFF
#define PMIC_FG_ZCV_NCAR_LATCH2_15_8_SHIFT                0
#define PMIC_FG_ZCV_NCAR_LATCH2_23_16_ADDR                \
	MT6363_FGADC_ZCV_NCAR_LAT2_23_16
#define PMIC_FG_ZCV_NCAR_LATCH2_23_16_MASK                0xFF
#define PMIC_FG_ZCV_NCAR_LATCH2_23_16_SHIFT               0
#define PMIC_FG_ZCV_NCAR_LATCH2_31_24_ADDR                \
	MT6363_FGADC_ZCV_NCAR_LAT2_31_24
#define PMIC_FG_ZCV_NCAR_LATCH2_31_24_MASK                0xFF
#define PMIC_FG_ZCV_NCAR_LATCH2_31_24_SHIFT               0
#define PMIC_FG_ZCV_NCAR_LATCH3_7_0_ADDR                  \
	MT6363_FGADC_ZCV_NCAR_LAT3_7_0
#define PMIC_FG_ZCV_NCAR_LATCH3_7_0_MASK                  0xFF
#define PMIC_FG_ZCV_NCAR_LATCH3_7_0_SHIFT                 0
#define PMIC_FG_ZCV_NCAR_LATCH3_15_8_ADDR                 \
	MT6363_FGADC_ZCV_NCAR_LAT3_15_8
#define PMIC_FG_ZCV_NCAR_LATCH3_15_8_MASK                 0xFF
#define PMIC_FG_ZCV_NCAR_LATCH3_15_8_SHIFT                0
#define PMIC_FG_ZCV_NCAR_LATCH3_23_16_ADDR                \
	MT6363_FGADC_ZCV_NCAR_LAT3_23_16
#define PMIC_FG_ZCV_NCAR_LATCH3_23_16_MASK                0xFF
#define PMIC_FG_ZCV_NCAR_LATCH3_23_16_SHIFT               0
#define PMIC_FG_ZCV_NCAR_LATCH3_31_24_ADDR                \
	MT6363_FGADC_ZCV_NCAR_LAT3_31_24
#define PMIC_FG_ZCV_NCAR_LATCH3_31_24_MASK                0xFF
#define PMIC_FG_ZCV_NCAR_LATCH3_31_24_SHIFT               0
#define PMIC_FG_ZCV_NCAR_LATCH4_7_0_ADDR                  \
	MT6363_FGADC_ZCV_NCAR_LAT4_7_0
#define PMIC_FG_ZCV_NCAR_LATCH4_7_0_MASK                  0xFF
#define PMIC_FG_ZCV_NCAR_LATCH4_7_0_SHIFT                 0
#define PMIC_FG_ZCV_NCAR_LATCH4_15_8_ADDR                 \
	MT6363_FGADC_ZCV_NCAR_LAT4_15_8
#define PMIC_FG_ZCV_NCAR_LATCH4_15_8_MASK                 0xFF
#define PMIC_FG_ZCV_NCAR_LATCH4_15_8_SHIFT                0
#define PMIC_FG_ZCV_NCAR_LATCH4_23_16_ADDR                \
	MT6363_FGADC_ZCV_NCAR_LAT4_23_16
#define PMIC_FG_ZCV_NCAR_LATCH4_23_16_MASK                0xFF
#define PMIC_FG_ZCV_NCAR_LATCH4_23_16_SHIFT               0
#define PMIC_FG_ZCV_NCAR_LATCH4_31_24_ADDR                \
	MT6363_FGADC_ZCV_NCAR_LAT4_31_24
#define PMIC_FG_ZCV_NCAR_LATCH4_31_24_MASK                0xFF
#define PMIC_FG_ZCV_NCAR_LATCH4_31_24_SHIFT               0
#define PMIC_FGADC1_ANA_ID_ADDR                           \
	MT6363_FGADC1_ANA_ID
#define PMIC_FGADC1_ANA_ID_MASK                           0xFF
#define PMIC_FGADC1_ANA_ID_SHIFT                          0
#define PMIC_FGADC1_DIG_ID_ADDR                           \
	MT6363_FGADC1_DIG_ID
#define PMIC_FGADC1_DIG_ID_MASK                           0xFF
#define PMIC_FGADC1_DIG_ID_SHIFT                          0
#define PMIC_FGADC1_ANA_MINOR_REV_ADDR                    \
	MT6363_FGADC1_DSN_REV0
#define PMIC_FGADC1_ANA_MINOR_REV_MASK                    0xF
#define PMIC_FGADC1_ANA_MINOR_REV_SHIFT                   0
#define PMIC_FGADC1_ANA_MAJOR_REV_ADDR                    \
	MT6363_FGADC1_DSN_REV0
#define PMIC_FGADC1_ANA_MAJOR_REV_MASK                    0xF
#define PMIC_FGADC1_ANA_MAJOR_REV_SHIFT                   4
#define PMIC_FGADC1_DIG_MINOR_REV_ADDR                    \
	MT6363_FGADC1_DSN_REV1
#define PMIC_FGADC1_DIG_MINOR_REV_MASK                    0xF
#define PMIC_FGADC1_DIG_MINOR_REV_SHIFT                   0
#define PMIC_FGADC1_DIG_MAJOR_REV_ADDR                    \
	MT6363_FGADC1_DSN_REV1
#define PMIC_FGADC1_DIG_MAJOR_REV_MASK                    0xF
#define PMIC_FGADC1_DIG_MAJOR_REV_SHIFT                   4
#define PMIC_FGADC1_DSN_CBS_ADDR                          \
	MT6363_FGADC1_DSN_DBI
#define PMIC_FGADC1_DSN_CBS_MASK                          0x3
#define PMIC_FGADC1_DSN_CBS_SHIFT                         0
#define PMIC_FGADC1_DSN_BIX_ADDR                          \
	MT6363_FGADC1_DSN_DBI
#define PMIC_FGADC1_DSN_BIX_MASK                          0x3
#define PMIC_FGADC1_DSN_BIX_SHIFT                         2
#define PMIC_FGADC1_DSN_ESP_ADDR                          \
	MT6363_FGADC1_DSN_ESP
#define PMIC_FGADC1_DSN_ESP_MASK                          0xFF
#define PMIC_FGADC1_DSN_ESP_SHIFT                         0
#define PMIC_FGADC1_DSN_FPI_ADDR                          \
	MT6363_FGADC1_DSN_DXI
#define PMIC_FGADC1_DSN_FPI_MASK                          0xFF
#define PMIC_FGADC1_DSN_FPI_SHIFT                         0
#define PMIC_FG_R_CURR_L_ADDR                             \
	MT6363_FGADC_R_CON0_L
#define PMIC_FG_R_CURR_L_MASK                             0xFF
#define PMIC_FG_R_CURR_L_SHIFT                            0
#define PMIC_FG_R_CURR_H_ADDR                             \
	MT6363_FGADC_R_CON0_H
#define PMIC_FG_R_CURR_H_MASK                             0xFF
#define PMIC_FG_R_CURR_H_SHIFT                            0
#define PMIC_FG_CURRENT_OUT_L_ADDR                        \
	MT6363_FGADC_CUR_CON0_L
#define PMIC_FG_CURRENT_OUT_L_MASK                        0xFF
#define PMIC_FG_CURRENT_OUT_L_SHIFT                       0
#define PMIC_FG_CURRENT_OUT_H_ADDR                        \
	MT6363_FGADC_CUR_CON0_H
#define PMIC_FG_CURRENT_OUT_H_MASK                        0xFF
#define PMIC_FG_CURRENT_OUT_H_SHIFT                       0
#define PMIC_FG_CUR_LTH_L_ADDR                            \
	MT6363_FGADC_CUR_CON1_L
#define PMIC_FG_CUR_LTH_L_MASK                            0xFF
#define PMIC_FG_CUR_LTH_L_SHIFT                           0
#define PMIC_FG_CUR_LTH_H_ADDR                            \
	MT6363_FGADC_CUR_CON1_H
#define PMIC_FG_CUR_LTH_H_MASK                            0xFF
#define PMIC_FG_CUR_LTH_H_SHIFT                           0
#define PMIC_FG_CUR_HTH_L_ADDR                            \
	MT6363_FGADC_CUR_CON2_L
#define PMIC_FG_CUR_HTH_L_MASK                            0xFF
#define PMIC_FG_CUR_HTH_L_SHIFT                           0
#define PMIC_FG_CUR_HTH_H_ADDR                            \
	MT6363_FGADC_CUR_CON2_H
#define PMIC_FG_CUR_HTH_H_MASK                            0xFF
#define PMIC_FG_CUR_HTH_H_SHIFT                           0
#define PMIC_FG_CIC2_L_ADDR                               \
	MT6363_FGADC_CUR_CON3_L
#define PMIC_FG_CIC2_L_MASK                               0xFF
#define PMIC_FG_CIC2_L_SHIFT                              0
#define PMIC_FG_CIC2_H_ADDR                               \
	MT6363_FGADC_CUR_CON3_H
#define PMIC_FG_CIC2_H_MASK                               0xFF
#define PMIC_FG_CIC2_H_SHIFT                              0
#define PMIC_FG_OFFSET_L_ADDR                             \
	MT6363_FGADC_OFFSET_CON0_L
#define PMIC_FG_OFFSET_L_MASK                             0xFF
#define PMIC_FG_OFFSET_L_SHIFT                            0
#define PMIC_FG_OFFSET_H_ADDR                             \
	MT6363_FGADC_OFFSET_CON0_H
#define PMIC_FG_OFFSET_H_MASK                             0xFF
#define PMIC_FG_OFFSET_H_SHIFT                            0
#define PMIC_FG_ADJUST_OFFSET_VALUE_L_ADDR                \
	MT6363_FGADC_OFFSET_CON1_L
#define PMIC_FG_ADJUST_OFFSET_VALUE_L_MASK                0xFF
#define PMIC_FG_ADJUST_OFFSET_VALUE_L_SHIFT               0
#define PMIC_FG_ADJUST_OFFSET_VALUE_H_ADDR                \
	MT6363_FGADC_OFFSET_CON1_H
#define PMIC_FG_ADJUST_OFFSET_VALUE_H_MASK                0xFF
#define PMIC_FG_ADJUST_OFFSET_VALUE_H_SHIFT               0
#define PMIC_FG_OFFSET_BACKGROUND_L_ADDR                  \
	MT6363_FGADC_OFFSET_CON2_L
#define PMIC_FG_OFFSET_BACKGROUND_L_MASK                  0xFF
#define PMIC_FG_OFFSET_BACKGROUND_L_SHIFT                 0
#define PMIC_FG_OFFSET_BACKGROUND_H_ADDR                  \
	MT6363_FGADC_OFFSET_CON2_H
#define PMIC_FG_OFFSET_BACKGROUND_H_MASK                  0xFF
#define PMIC_FG_OFFSET_BACKGROUND_H_SHIFT                 0
#define PMIC_FG_SW_CAL_DONE_ADDR                          \
	MT6363_FGADC_SW_CAL_CON0
#define PMIC_FG_SW_CAL_DONE_MASK                          0x1
#define PMIC_FG_SW_CAL_DONE_SHIFT                         0
#define PMIC_FG_GAIN_L_ADDR                               \
	MT6363_FGADC_GAIN_CON0_L
#define PMIC_FG_GAIN_L_MASK                               0xFF
#define PMIC_FG_GAIN_L_SHIFT                              0
#define PMIC_FG_GAIN_H_ADDR                               \
	MT6363_FGADC_GAIN_CON0_H
#define PMIC_FG_GAIN_H_MASK                               0x1F
#define PMIC_FG_GAIN_H_SHIFT                              0
#define PMIC_FG_MODE_ADDR                                 \
	MT6363_FGADC_TEST_CON0
#define PMIC_FG_MODE_MASK                                 0x1
#define PMIC_FG_MODE_SHIFT                                0
#define PMIC_FG_RST_SW_ADDR                               \
	MT6363_FGADC_TEST_CON0
#define PMIC_FG_RST_SW_MASK                               0x1
#define PMIC_FG_RST_SW_SHIFT                              1
#define PMIC_FG_FGCAL_EN_SW_ADDR                          \
	MT6363_FGADC_TEST_CON0
#define PMIC_FG_FGCAL_EN_SW_MASK                          0x1
#define PMIC_FG_FGCAL_EN_SW_SHIFT                         2
#define PMIC_FG_FGADC_EN_SW_ADDR                          \
	MT6363_FGADC_TEST_CON0
#define PMIC_FG_FGADC_EN_SW_MASK                          0x1
#define PMIC_FG_FGADC_EN_SW_SHIFT                         3
#define PMIC_RG_SYSTEM_INFO_CON0_L_ADDR                   \
	MT6363_SYSTEM_INFO_CON0_L
#define PMIC_RG_SYSTEM_INFO_CON0_L_MASK                   0xFF
#define PMIC_RG_SYSTEM_INFO_CON0_L_SHIFT                  0
#define PMIC_RG_SYSTEM_INFO_CON0_H_ADDR                   \
	MT6363_SYSTEM_INFO_CON0_H
#define PMIC_RG_SYSTEM_INFO_CON0_H_MASK                   0xFF
#define PMIC_RG_SYSTEM_INFO_CON0_H_SHIFT                  0
#define PMIC_RG_SYSTEM_INFO_CON1_L_ADDR                   \
	MT6363_SYSTEM_INFO_CON1_L
#define PMIC_RG_SYSTEM_INFO_CON1_L_MASK                   0xFF
#define PMIC_RG_SYSTEM_INFO_CON1_L_SHIFT                  0
#define PMIC_RG_SYSTEM_INFO_CON1_H_ADDR                   \
	MT6363_SYSTEM_INFO_CON1_H
#define PMIC_RG_SYSTEM_INFO_CON1_H_MASK                   0xFF
#define PMIC_RG_SYSTEM_INFO_CON1_H_SHIFT                  0
#define PMIC_RG_SYSTEM_INFO_CON2_L_ADDR                   \
	MT6363_SYSTEM_INFO_CON2_L
#define PMIC_RG_SYSTEM_INFO_CON2_L_MASK                   0xFF
#define PMIC_RG_SYSTEM_INFO_CON2_L_SHIFT                  0
#define PMIC_RG_SYSTEM_INFO_CON2_H_ADDR                   \
	MT6363_SYSTEM_INFO_CON2_H
#define PMIC_RG_SYSTEM_INFO_CON2_H_MASK                   0xFF
#define PMIC_RG_SYSTEM_INFO_CON2_H_SHIFT                  0
#define PMIC_RG_FG_CAL_AVG_ADDR                           \
	MT6363_FGADC_FG_CAL_CON0
#define PMIC_RG_FG_CAL_AVG_MASK                           0x7
#define PMIC_RG_FG_CAL_AVG_SHIFT                          0
#define PMIC_FG_CAL_SW_EN_ADDR                            \
	MT6363_FGADC_FG_CAL_CON0
#define PMIC_FG_CAL_SW_EN_MASK                            0x1
#define PMIC_FG_CAL_SW_EN_SHIFT                           3
#define PMIC_FG_CAL_SW_ADDR                               \
	MT6363_FGADC_FG_CAL_CON0
#define PMIC_FG_CAL_SW_MASK                               0x1
#define PMIC_FG_CAL_SW_SHIFT                              4
#define PMIC_FG_SW_CAL_DONE_RST_ADDR                      \
	MT6363_FGADC_FG_CAL_CON0
#define PMIC_FG_SW_CAL_DONE_RST_MASK                      0x1
#define PMIC_FG_SW_CAL_DONE_RST_SHIFT                     5
#define PMIC_FG_OFFSET_SW_SEL_ADDR                        \
	MT6363_FGADC_FG_CAL_CON0
#define PMIC_FG_OFFSET_SW_SEL_MASK                        0x1
#define PMIC_FG_OFFSET_SW_SEL_SHIFT                       6
#define PMIC_FG_OFFSET_AVG_SW_RST_ADDR                    \
	MT6363_FGADC_FG_CAL_CON0
#define PMIC_FG_OFFSET_AVG_SW_RST_MASK                    0x1
#define PMIC_FG_OFFSET_AVG_SW_RST_SHIFT                   7
#define PMIC_BATON_ANA_ANA_ID_ADDR                        \
	MT6363_BATON_ANA_ANA_ID
#define PMIC_BATON_ANA_ANA_ID_MASK                        0xFF
#define PMIC_BATON_ANA_ANA_ID_SHIFT                       0
#define PMIC_BATON_ANA_DIG_ID_ADDR                        \
	MT6363_BATON_ANA_DIG_ID
#define PMIC_BATON_ANA_DIG_ID_MASK                        0xFF
#define PMIC_BATON_ANA_DIG_ID_SHIFT                       0
#define PMIC_BATON_ANA_ANA_MINOR_REV_ADDR                 \
	MT6363_BATON_ANA_DSN_REV0
#define PMIC_BATON_ANA_ANA_MINOR_REV_MASK                 0xF
#define PMIC_BATON_ANA_ANA_MINOR_REV_SHIFT                0
#define PMIC_BATON_ANA_ANA_MAJOR_REV_ADDR                 \
	MT6363_BATON_ANA_DSN_REV0
#define PMIC_BATON_ANA_ANA_MAJOR_REV_MASK                 0xF
#define PMIC_BATON_ANA_ANA_MAJOR_REV_SHIFT                4
#define PMIC_BATON_ANA_DIG_MINOR_REV_ADDR                 \
	MT6363_BATON_ANA_DSN_REV1
#define PMIC_BATON_ANA_DIG_MINOR_REV_MASK                 0xF
#define PMIC_BATON_ANA_DIG_MINOR_REV_SHIFT                0
#define PMIC_BATON_ANA_DIG_MAJOR_REV_ADDR                 \
	MT6363_BATON_ANA_DSN_REV1
#define PMIC_BATON_ANA_DIG_MAJOR_REV_MASK                 0xF
#define PMIC_BATON_ANA_DIG_MAJOR_REV_SHIFT                4
#define PMIC_BATON_ANA_DSN_CBS_ADDR                       \
	MT6363_BATON_ANA_DSN_DBI
#define PMIC_BATON_ANA_DSN_CBS_MASK                       0x3
#define PMIC_BATON_ANA_DSN_CBS_SHIFT                      0
#define PMIC_BATON_ANA_DSN_BIX_ADDR                       \
	MT6363_BATON_ANA_DSN_DBI
#define PMIC_BATON_ANA_DSN_BIX_MASK                       0x3
#define PMIC_BATON_ANA_DSN_BIX_SHIFT                      2
#define PMIC_BATON_ANA_DSN_ESP_ADDR                       \
	MT6363_BATON_ANA_DSN_ESP
#define PMIC_BATON_ANA_DSN_ESP_MASK                       0xFF
#define PMIC_BATON_ANA_DSN_ESP_SHIFT                      0
#define PMIC_BATON_ANA_DSN_FPI_ADDR                       \
	MT6363_BATON_ANA_DSN_DXI
#define PMIC_BATON_ANA_DSN_FPI_MASK                       0xFF
#define PMIC_BATON_ANA_DSN_FPI_SHIFT                      0
#define PMIC_RG_BATON_EN_ADDR                             \
	MT6363_BATON_ANA_CON0
#define PMIC_RG_BATON_EN_MASK                             0x1
#define PMIC_RG_BATON_EN_SHIFT                            0
#define PMIC_RG_QI_BATON_LT_EN_ADDR                       \
	MT6363_BATON_ANA_CON0
#define PMIC_RG_QI_BATON_LT_EN_MASK                       0x1
#define PMIC_RG_QI_BATON_LT_EN_SHIFT                      2
#define PMIC_RG_BATON_HT_EN_ADDR                          \
	MT6363_BATON_ANA_CON0
#define PMIC_RG_BATON_HT_EN_MASK                          0x1
#define PMIC_RG_BATON_HT_EN_SHIFT                         3
#define PMIC_DA_BATON_HT_EN_ADDR                          \
	MT6363_BATON_ANA_MON0
#define PMIC_DA_BATON_HT_EN_MASK                          0x1
#define PMIC_DA_BATON_HT_EN_SHIFT                         0
#define PMIC_AD_BATON_UNDET_ADDR                          \
	MT6363_BATON_ANA_MON0
#define PMIC_AD_BATON_UNDET_MASK                          0x1
#define PMIC_AD_BATON_UNDET_SHIFT                         1
#define PMIC_AD_BATON_UNDET_RAW_ADDR                      \
	MT6363_BATON_ANA_MON0
#define PMIC_AD_BATON_UNDET_RAW_MASK                      0x1
#define PMIC_AD_BATON_UNDET_RAW_SHIFT                     2
#define PMIC_BATON_ANA_ID_ADDR                            \
	MT6363_BATON_ANA_ID
#define PMIC_BATON_ANA_ID_MASK                            0xFF
#define PMIC_BATON_ANA_ID_SHIFT                           0
#define PMIC_BATON_DIG_ID_ADDR                            \
	MT6363_BATON_DIG_ID
#define PMIC_BATON_DIG_ID_MASK                            0xFF
#define PMIC_BATON_DIG_ID_SHIFT                           0
#define PMIC_BATON_ANA_MINOR_REV_ADDR                     \
	MT6363_BATON_DSN_REV0
#define PMIC_BATON_ANA_MINOR_REV_MASK                     0xF
#define PMIC_BATON_ANA_MINOR_REV_SHIFT                    0
#define PMIC_BATON_ANA_MAJOR_REV_ADDR                     \
	MT6363_BATON_DSN_REV0
#define PMIC_BATON_ANA_MAJOR_REV_MASK                     0xF
#define PMIC_BATON_ANA_MAJOR_REV_SHIFT                    4
#define PMIC_BATON_DIG_MINOR_REV_ADDR                     \
	MT6363_BATON_DSN_REV1
#define PMIC_BATON_DIG_MINOR_REV_MASK                     0xF
#define PMIC_BATON_DIG_MINOR_REV_SHIFT                    0
#define PMIC_BATON_DIG_MAJOR_REV_ADDR                     \
	MT6363_BATON_DSN_REV1
#define PMIC_BATON_DIG_MAJOR_REV_MASK                     0xF
#define PMIC_BATON_DIG_MAJOR_REV_SHIFT                    4
#define PMIC_BATON_DSN_CBS_ADDR                           \
	MT6363_BATON_DSN_DBI
#define PMIC_BATON_DSN_CBS_MASK                           0x3
#define PMIC_BATON_DSN_CBS_SHIFT                          0
#define PMIC_BATON_DSN_BIX_ADDR                           \
	MT6363_BATON_DSN_DBI
#define PMIC_BATON_DSN_BIX_MASK                           0x3
#define PMIC_BATON_DSN_BIX_SHIFT                          2
#define PMIC_BATON_DSN_ESP_ADDR                           \
	MT6363_BATON_DSN_ESP
#define PMIC_BATON_DSN_ESP_MASK                           0xFF
#define PMIC_BATON_DSN_ESP_SHIFT                          0
#define PMIC_BATON_DSN_FPI_ADDR                           \
	MT6363_BATON_DSN_DXI
#define PMIC_BATON_DSN_FPI_MASK                           0xFF
#define PMIC_BATON_DSN_FPI_SHIFT                          0
#define PMIC_RG_BATON_DEBOUNCE_WND_ADDR                   \
	MT6363_BATON_CON0
#define PMIC_RG_BATON_DEBOUNCE_WND_MASK                   0x3
#define PMIC_RG_BATON_DEBOUNCE_WND_SHIFT                  0
#define PMIC_RG_BATON_DEBOUNCE_THD_ADDR                   \
	MT6363_BATON_CON0
#define PMIC_RG_BATON_DEBOUNCE_THD_MASK                   0x3
#define PMIC_RG_BATON_DEBOUNCE_THD_SHIFT                  2
#define PMIC_RG_BATON_CHRDET_SW_ADDR                      \
	MT6363_BATON_CON1
#define PMIC_RG_BATON_CHRDET_SW_MASK                      0x1
#define PMIC_RG_BATON_CHRDET_SW_SHIFT                     0
#define PMIC_RG_BATON_UNDET_SW_ADDR                       \
	MT6363_BATON_CON1
#define PMIC_RG_BATON_UNDET_SW_MASK                       0x1
#define PMIC_RG_BATON_UNDET_SW_SHIFT                      1
#define PMIC_RG_BATON_AUXADC_SW_ADDR                      \
	MT6363_BATON_CON1
#define PMIC_RG_BATON_AUXADC_SW_MASK                      0x1
#define PMIC_RG_BATON_AUXADC_SW_SHIFT                     2
#define PMIC_RG_BATON_FGADC_SW_ADDR                       \
	MT6363_BATON_CON1
#define PMIC_RG_BATON_FGADC_SW_MASK                       0x1
#define PMIC_RG_BATON_FGADC_SW_SHIFT                      3
#define PMIC_RG_BATON_RTC_SW_ADDR                         \
	MT6363_BATON_CON1
#define PMIC_RG_BATON_RTC_SW_MASK                         0x1
#define PMIC_RG_BATON_RTC_SW_SHIFT                        4
#define PMIC_RG_BATON_VBIF28_REQ_SW_ADDR                  \
	MT6363_BATON_CON1
#define PMIC_RG_BATON_VBIF28_REQ_SW_MASK                  0x1
#define PMIC_RG_BATON_VBIF28_REQ_SW_SHIFT                 6
#define PMIC_RG_BATON_VBIF28_ACK_SW_ADDR                  \
	MT6363_BATON_CON1
#define PMIC_RG_BATON_VBIF28_ACK_SW_MASK                  0x1
#define PMIC_RG_BATON_VBIF28_ACK_SW_SHIFT                 7
#define PMIC_RG_BATON_CHRDET_TESTMODE_ADDR                \
	MT6363_BATON_CON2
#define PMIC_RG_BATON_CHRDET_TESTMODE_MASK                0x1
#define PMIC_RG_BATON_CHRDET_TESTMODE_SHIFT               0
#define PMIC_RG_BATON_UNDET_TESTMODE_ADDR                 \
	MT6363_BATON_CON2
#define PMIC_RG_BATON_UNDET_TESTMODE_MASK                 0x1
#define PMIC_RG_BATON_UNDET_TESTMODE_SHIFT                1
#define PMIC_RG_BATON_AUXADC_TESTMODE_ADDR                \
	MT6363_BATON_CON2
#define PMIC_RG_BATON_AUXADC_TESTMODE_MASK                0x1
#define PMIC_RG_BATON_AUXADC_TESTMODE_SHIFT               2
#define PMIC_RG_BATON_FGADC_TESTMODE_ADDR                 \
	MT6363_BATON_CON2
#define PMIC_RG_BATON_FGADC_TESTMODE_MASK                 0x1
#define PMIC_RG_BATON_FGADC_TESTMODE_SHIFT                3
#define PMIC_RG_BATON_RTC_TESTMODE_ADDR                   \
	MT6363_BATON_CON2
#define PMIC_RG_BATON_RTC_TESTMODE_MASK                   0x1
#define PMIC_RG_BATON_RTC_TESTMODE_SHIFT                  4
#define PMIC_RG_BATON_VBIF28_REQ_TESTMODE_ADDR            \
	MT6363_BATON_CON2
#define PMIC_RG_BATON_VBIF28_REQ_TESTMODE_MASK            0x1
#define PMIC_RG_BATON_VBIF28_REQ_TESTMODE_SHIFT           6
#define PMIC_RG_BATON_VBIF28_ACK_TESTMODE_ADDR            \
	MT6363_BATON_CON2
#define PMIC_RG_BATON_VBIF28_ACK_TESTMODE_MASK            0x1
#define PMIC_RG_BATON_VBIF28_ACK_TESTMODE_SHIFT           7
#define PMIC_PWR_BATON_VBIF28_ACK_ADDR                    \
	MT6363_BATON_CON3
#define PMIC_PWR_BATON_VBIF28_ACK_MASK                    0x1
#define PMIC_PWR_BATON_VBIF28_ACK_SHIFT                   0
#define PMIC_PWR_BATON_VBIF28_REQ_ADDR                    \
	MT6363_BATON_CON3
#define PMIC_PWR_BATON_VBIF28_REQ_MASK                    0x1
#define PMIC_PWR_BATON_VBIF28_REQ_SHIFT                   1
#define PMIC_BATON_RSV_0_ADDR                             \
	MT6363_BATON_CON3
#define PMIC_BATON_RSV_0_MASK                             0xF
#define PMIC_BATON_RSV_0_SHIFT                            4
#define PMIC_BATON_DEB_ADDR                               \
	MT6363_BATON_CON4
#define PMIC_BATON_DEB_MASK                               0x1
#define PMIC_BATON_DEB_SHIFT                              0
#define PMIC_BATON_AUXADC_SET_ADDR                        \
	MT6363_BATON_CON4
#define PMIC_BATON_AUXADC_SET_MASK                        0x1
#define PMIC_BATON_AUXADC_SET_SHIFT                       1
#define PMIC_BATON_DEB_VLD_ADDR                           \
	MT6363_BATON_CON4
#define PMIC_BATON_DEB_VLD_MASK                           0x1
#define PMIC_BATON_DEB_VLD_SHIFT                          2
#define PMIC_BATON_RTC_STATUS_ADDR                        \
	MT6363_BATON_CON4
#define PMIC_BATON_RTC_STATUS_MASK                        0x1
#define PMIC_BATON_RTC_STATUS_SHIFT                       4
#define PMIC_BATON_FGADC_STATUS_ADDR                      \
	MT6363_BATON_CON4
#define PMIC_BATON_FGADC_STATUS_MASK                      0x1
#define PMIC_BATON_FGADC_STATUS_SHIFT                     5
#define PMIC_BATON_AUXADC_TRIG_ADDR                       \
	MT6363_BATON_CON4
#define PMIC_BATON_AUXADC_TRIG_MASK                       0x1
#define PMIC_BATON_AUXADC_TRIG_SHIFT                      6
#define PMIC_BATON_CHRDET_DEB_ADDR                        \
	MT6363_BATON_CON4
#define PMIC_BATON_CHRDET_DEB_MASK                        0x1
#define PMIC_BATON_CHRDET_DEB_SHIFT                       7
#define PMIC_HK_TOP_ANA_ID_ADDR                           \
	MT6363_HK_TOP_ANA_ID
#define PMIC_HK_TOP_ANA_ID_MASK                           0xFF
#define PMIC_HK_TOP_ANA_ID_SHIFT                          0
#define PMIC_HK_TOP_DIG_ID_ADDR                           \
	MT6363_HK_TOP_DIG_ID
#define PMIC_HK_TOP_DIG_ID_MASK                           0xFF
#define PMIC_HK_TOP_DIG_ID_SHIFT                          0
#define PMIC_HK_TOP_ANA_MINOR_REV_ADDR                    \
	MT6363_HK_TOP_ANA_REV
#define PMIC_HK_TOP_ANA_MINOR_REV_MASK                    0xF
#define PMIC_HK_TOP_ANA_MINOR_REV_SHIFT                   0
#define PMIC_HK_TOP_ANA_MAJOR_REV_ADDR                    \
	MT6363_HK_TOP_ANA_REV
#define PMIC_HK_TOP_ANA_MAJOR_REV_MASK                    0xF
#define PMIC_HK_TOP_ANA_MAJOR_REV_SHIFT                   4
#define PMIC_HK_TOP_DIG_MINOR_REV_ADDR                    \
	MT6363_HK_TOP_DIG_REV
#define PMIC_HK_TOP_DIG_MINOR_REV_MASK                    0xF
#define PMIC_HK_TOP_DIG_MINOR_REV_SHIFT                   0
#define PMIC_HK_TOP_DIG_MAJOR_REV_ADDR                    \
	MT6363_HK_TOP_DIG_REV
#define PMIC_HK_TOP_DIG_MAJOR_REV_MASK                    0xF
#define PMIC_HK_TOP_DIG_MAJOR_REV_SHIFT                   4
#define PMIC_HK_TOP_CBS_ADDR                              \
	MT6363_HK_TOP_DBI
#define PMIC_HK_TOP_CBS_MASK                              0x3
#define PMIC_HK_TOP_CBS_SHIFT                             0
#define PMIC_HK_TOP_BIX_ADDR                              \
	MT6363_HK_TOP_DBI
#define PMIC_HK_TOP_BIX_MASK                              0x3
#define PMIC_HK_TOP_BIX_SHIFT                             2
#define PMIC_HK_TOP_ESP_ADDR                              \
	MT6363_HK_TOP_ESP
#define PMIC_HK_TOP_ESP_MASK                              0xFF
#define PMIC_HK_TOP_ESP_SHIFT                             0
#define PMIC_HK_TOP_FPI_ADDR                              \
	MT6363_HK_TOP_FPI
#define PMIC_HK_TOP_FPI_MASK                              0xFF
#define PMIC_HK_TOP_FPI_SHIFT                             0
#define PMIC_HK_TOP_DXI_ADDR                              \
	MT6363_HK_TOP_DXI
#define PMIC_HK_TOP_DXI_MASK                              0xFF
#define PMIC_HK_TOP_DXI_SHIFT                             0
#define PMIC_HK_CLK_OFFSET_ADDR                           \
	MT6363_HK_TPM0
#define PMIC_HK_CLK_OFFSET_MASK                           0xFF
#define PMIC_HK_CLK_OFFSET_SHIFT                          0
#define PMIC_HK_RST_OFFSET_ADDR                           \
	MT6363_HK_TPM1
#define PMIC_HK_RST_OFFSET_MASK                           0xFF
#define PMIC_HK_RST_OFFSET_SHIFT                          0
#define PMIC_HK_INT_OFFSET_ADDR                           \
	MT6363_HK_TPM2
#define PMIC_HK_INT_OFFSET_MASK                           0xFF
#define PMIC_HK_INT_OFFSET_SHIFT                          0
#define PMIC_HK_INT_LEN_ADDR                              \
	MT6363_HK_TPM3
#define PMIC_HK_INT_LEN_MASK                              0xFF
#define PMIC_HK_INT_LEN_SHIFT                             0
#define PMIC_RG_AUXADC_26M_CK_PDN_HWEN_ADDR               \
	MT6363_HK_TOP_CLK_CON0
#define PMIC_RG_AUXADC_26M_CK_PDN_HWEN_MASK               0x1
#define PMIC_RG_AUXADC_26M_CK_PDN_HWEN_SHIFT              0
#define PMIC_RG_AUXADC_26M_CK_PDN_ADDR                    \
	MT6363_HK_TOP_CLK_CON0
#define PMIC_RG_AUXADC_26M_CK_PDN_MASK                    0x1
#define PMIC_RG_AUXADC_26M_CK_PDN_SHIFT                   1
#define PMIC_RG_AUXADC_CK_PDN_HWEN_ADDR                   \
	MT6363_HK_TOP_CLK_CON0
#define PMIC_RG_AUXADC_CK_PDN_HWEN_MASK                   0x1
#define PMIC_RG_AUXADC_CK_PDN_HWEN_SHIFT                  2
#define PMIC_RG_AUXADC_CK_PDN_ADDR                        \
	MT6363_HK_TOP_CLK_CON0
#define PMIC_RG_AUXADC_CK_PDN_MASK                        0x1
#define PMIC_RG_AUXADC_CK_PDN_SHIFT                       3
#define PMIC_RG_AUXADC_RNG_CK_PDN_HWEN_ADDR               \
	MT6363_HK_TOP_CLK_CON0
#define PMIC_RG_AUXADC_RNG_CK_PDN_HWEN_MASK               0x1
#define PMIC_RG_AUXADC_RNG_CK_PDN_HWEN_SHIFT              4
#define PMIC_RG_AUXADC_RNG_CK_PDN_ADDR                    \
	MT6363_HK_TOP_CLK_CON0
#define PMIC_RG_AUXADC_RNG_CK_PDN_MASK                    0x1
#define PMIC_RG_AUXADC_RNG_CK_PDN_SHIFT                   5
#define PMIC_RG_AUXADC_1M_CK_PDN_ADDR                     \
	MT6363_HK_TOP_CLK_CON0
#define PMIC_RG_AUXADC_1M_CK_PDN_MASK                     0x1
#define PMIC_RG_AUXADC_1M_CK_PDN_SHIFT                    6
#define PMIC_RG_AUXADC_32K_CK_PDN_ADDR                    \
	MT6363_HK_TOP_CLK_CON0
#define PMIC_RG_AUXADC_32K_CK_PDN_MASK                    0x1
#define PMIC_RG_AUXADC_32K_CK_PDN_SHIFT                   7
#define PMIC_RG_HK_INTRP_CK_PDN_HWEN_ADDR                 \
	MT6363_HK_TOP_CLK_CON1
#define PMIC_RG_HK_INTRP_CK_PDN_HWEN_MASK                 0x1
#define PMIC_RG_HK_INTRP_CK_PDN_HWEN_SHIFT                0
#define PMIC_RG_HK_INTRP_CK_PDN_ADDR                      \
	MT6363_HK_TOP_CLK_CON1
#define PMIC_RG_HK_INTRP_CK_PDN_MASK                      0x1
#define PMIC_RG_HK_INTRP_CK_PDN_SHIFT                     1
#define PMIC_RG_SDMADC_CK_PDN_HWEN_ADDR                   \
	MT6363_HK_TOP_CLK_CON1
#define PMIC_RG_SDMADC_CK_PDN_HWEN_MASK                   0x1
#define PMIC_RG_SDMADC_CK_PDN_HWEN_SHIFT                  2
#define PMIC_RG_SDMADC_CK_PDN_ADDR                        \
	MT6363_HK_TOP_CLK_CON1
#define PMIC_RG_SDMADC_CK_PDN_MASK                        0x1
#define PMIC_RG_SDMADC_CK_PDN_SHIFT                       3
#define PMIC_RG_SDMADC_DIG_CK_PDN_ADDR                    \
	MT6363_HK_TOP_CLK_CON1
#define PMIC_RG_SDMADC_DIG_CK_PDN_MASK                    0x1
#define PMIC_RG_SDMADC_DIG_CK_PDN_SHIFT                   4
#define PMIC_RG_AUXADC_32K_CK_PDN_HWEN_ADDR               \
	MT6363_HK_TOP_CLK_CON1
#define PMIC_RG_AUXADC_32K_CK_PDN_HWEN_MASK               0x1
#define PMIC_RG_AUXADC_32K_CK_PDN_HWEN_SHIFT              5
#define PMIC_RG_AUXADC_26M_CK_TSTSEL_ADDR                 \
	MT6363_HK_TOP_CLK_CON2
#define PMIC_RG_AUXADC_26M_CK_TSTSEL_MASK                 0x1
#define PMIC_RG_AUXADC_26M_CK_TSTSEL_SHIFT                0
#define PMIC_RG_AUXADC_CK_TSTSEL_ADDR                     \
	MT6363_HK_TOP_CLK_CON2
#define PMIC_RG_AUXADC_CK_TSTSEL_MASK                     0x1
#define PMIC_RG_AUXADC_CK_TSTSEL_SHIFT                    1
#define PMIC_RG_AUXADC_RNG_CK_TSTSEL_ADDR                 \
	MT6363_HK_TOP_CLK_CON2
#define PMIC_RG_AUXADC_RNG_CK_TSTSEL_MASK                 0x1
#define PMIC_RG_AUXADC_RNG_CK_TSTSEL_SHIFT                2
#define PMIC_RG_AUXADC_1M_CK_TSTSEL_ADDR                  \
	MT6363_HK_TOP_CLK_CON2
#define PMIC_RG_AUXADC_1M_CK_TSTSEL_MASK                  0x1
#define PMIC_RG_AUXADC_1M_CK_TSTSEL_SHIFT                 3
#define PMIC_RG_AUXADC_32K_CK_TSTSEL_ADDR                 \
	MT6363_HK_TOP_CLK_CON2
#define PMIC_RG_AUXADC_32K_CK_TSTSEL_MASK                 0x1
#define PMIC_RG_AUXADC_32K_CK_TSTSEL_SHIFT                4
#define PMIC_RG_SDMADC_CK_TSTSEL_ADDR                     \
	MT6363_HK_TOP_CLK_CON2
#define PMIC_RG_SDMADC_CK_TSTSEL_MASK                     0x1
#define PMIC_RG_SDMADC_CK_TSTSEL_SHIFT                    5
#define PMIC_RG_HK_INTRP_CK_TSTSEL_ADDR                   \
	MT6363_HK_TOP_CLK_CON2
#define PMIC_RG_HK_INTRP_CK_TSTSEL_MASK                   0x1
#define PMIC_RG_HK_INTRP_CK_TSTSEL_SHIFT                  6
#define PMIC_RG_SDM_CK_TSTSEL_ADDR                        \
	MT6363_HK_TOP_CLK_CON2
#define PMIC_RG_SDM_CK_TSTSEL_MASK                        0x1
#define PMIC_RG_SDM_CK_TSTSEL_SHIFT                       7
#define PMIC_RG_SDM_CK_TST_DIS_ADDR                       \
	MT6363_HK_TOP_CLK_CON3
#define PMIC_RG_SDM_CK_TST_DIS_MASK                       0x1
#define PMIC_RG_SDM_CK_TST_DIS_SHIFT                      0
#define PMIC_RG_AUXADC_RST_ADDR                           \
	MT6363_HK_TOP_RST_CON0
#define PMIC_RG_AUXADC_RST_MASK                           0x1
#define PMIC_RG_AUXADC_RST_SHIFT                          0
#define PMIC_RG_AUXADC_REG_RST_ADDR                       \
	MT6363_HK_TOP_RST_CON0
#define PMIC_RG_AUXADC_REG_RST_MASK                       0x1
#define PMIC_RG_AUXADC_REG_RST_SHIFT                      1
#define PMIC_BANK_HK_TOP_SWRST_ADDR                       \
	MT6363_HK_TOP_RST_CON0
#define PMIC_BANK_HK_TOP_SWRST_MASK                       0x1
#define PMIC_BANK_HK_TOP_SWRST_SHIFT                      2
#define PMIC_BANK_AUXADC_SWRST_ADDR                       \
	MT6363_HK_TOP_RST_CON0
#define PMIC_BANK_AUXADC_SWRST_MASK                       0x1
#define PMIC_BANK_AUXADC_SWRST_SHIFT                      3
#define PMIC_BANK_AUXADC_DIG_1_SWRST_ADDR                 \
	MT6363_HK_TOP_RST_CON0
#define PMIC_BANK_AUXADC_DIG_1_SWRST_MASK                 0x1
#define PMIC_BANK_AUXADC_DIG_1_SWRST_SHIFT                4
#define PMIC_BANK_AUXADC_DIG_2_SWRST_ADDR                 \
	MT6363_HK_TOP_RST_CON0
#define PMIC_BANK_AUXADC_DIG_2_SWRST_MASK                 0x1
#define PMIC_BANK_AUXADC_DIG_2_SWRST_SHIFT                5
#define PMIC_BANK_AUXADC_DIG_3_SWRST_ADDR                 \
	MT6363_HK_TOP_RST_CON0
#define PMIC_BANK_AUXADC_DIG_3_SWRST_MASK                 0x1
#define PMIC_BANK_AUXADC_DIG_3_SWRST_SHIFT                6
#define PMIC_BANK_AUXADC_DIG_4_SWRST_ADDR                 \
	MT6363_HK_TOP_RST_CON0
#define PMIC_BANK_AUXADC_DIG_4_SWRST_MASK                 0x1
#define PMIC_BANK_AUXADC_DIG_4_SWRST_SHIFT                7
#define PMIC_RG_SDMADC_RST_ADDR                           \
	MT6363_HK_TOP_RST_CON1
#define PMIC_RG_SDMADC_RST_MASK                           0x1
#define PMIC_RG_SDMADC_RST_SHIFT                          0
#define PMIC_RG_SDMADC_REG_RST_ADDR                       \
	MT6363_HK_TOP_RST_CON1
#define PMIC_RG_SDMADC_REG_RST_MASK                       0x1
#define PMIC_RG_SDMADC_REG_RST_SHIFT                      1
#define PMIC_RG_INT_EN_BAT_H_ADDR                         \
	MT6363_HK_TOP_INT_CON0
#define PMIC_RG_INT_EN_BAT_H_MASK                         0x1
#define PMIC_RG_INT_EN_BAT_H_SHIFT                        0
#define PMIC_RG_INT_EN_BAT_L_ADDR                         \
	MT6363_HK_TOP_INT_CON0
#define PMIC_RG_INT_EN_BAT_L_MASK                         0x1
#define PMIC_RG_INT_EN_BAT_L_SHIFT                        1
#define PMIC_RG_INT_EN_BAT2_H_ADDR                        \
	MT6363_HK_TOP_INT_CON0
#define PMIC_RG_INT_EN_BAT2_H_MASK                        0x1
#define PMIC_RG_INT_EN_BAT2_H_SHIFT                       2
#define PMIC_RG_INT_EN_BAT2_L_ADDR                        \
	MT6363_HK_TOP_INT_CON0
#define PMIC_RG_INT_EN_BAT2_L_MASK                        0x1
#define PMIC_RG_INT_EN_BAT2_L_SHIFT                       3
#define PMIC_RG_INT_EN_BAT_TEMP_H_ADDR                    \
	MT6363_HK_TOP_INT_CON0
#define PMIC_RG_INT_EN_BAT_TEMP_H_MASK                    0x1
#define PMIC_RG_INT_EN_BAT_TEMP_H_SHIFT                   4
#define PMIC_RG_INT_EN_BAT_TEMP_L_ADDR                    \
	MT6363_HK_TOP_INT_CON0
#define PMIC_RG_INT_EN_BAT_TEMP_L_MASK                    0x1
#define PMIC_RG_INT_EN_BAT_TEMP_L_SHIFT                   5
#define PMIC_RG_INT_EN_THR_H_ADDR                         \
	MT6363_HK_TOP_INT_CON0
#define PMIC_RG_INT_EN_THR_H_MASK                         0x1
#define PMIC_RG_INT_EN_THR_H_SHIFT                        6
#define PMIC_RG_INT_EN_THR_L_ADDR                         \
	MT6363_HK_TOP_INT_CON0
#define PMIC_RG_INT_EN_THR_L_MASK                         0x1
#define PMIC_RG_INT_EN_THR_L_SHIFT                        7
#define PMIC_HK_INT_CON0_SET_ADDR                         \
	MT6363_HK_TOP_INT_CON0_SET
#define PMIC_HK_INT_CON0_SET_MASK                         0xFF
#define PMIC_HK_INT_CON0_SET_SHIFT                        0
#define PMIC_HK_INT_CON0_CLR_ADDR                         \
	MT6363_HK_TOP_INT_CON0_CLR
#define PMIC_HK_INT_CON0_CLR_MASK                         0xFF
#define PMIC_HK_INT_CON0_CLR_SHIFT                        0
#define PMIC_RG_INT_EN_AUXADC_IMP_ADDR                    \
	MT6363_HK_TOP_INT_CON1
#define PMIC_RG_INT_EN_AUXADC_IMP_MASK                    0x1
#define PMIC_RG_INT_EN_AUXADC_IMP_SHIFT                   0
#define PMIC_RG_INT_EN_NAG_C_DLTV_ADDR                    \
	MT6363_HK_TOP_INT_CON1
#define PMIC_RG_INT_EN_NAG_C_DLTV_MASK                    0x1
#define PMIC_RG_INT_EN_NAG_C_DLTV_SHIFT                   1
#define PMIC_HK_INT_CON1_SET_ADDR                         \
	MT6363_HK_TOP_INT_CON1_SET
#define PMIC_HK_INT_CON1_SET_MASK                         0xFF
#define PMIC_HK_INT_CON1_SET_SHIFT                        0
#define PMIC_HK_INT_CON1_CLR_ADDR                         \
	MT6363_HK_TOP_INT_CON1_CLR
#define PMIC_HK_INT_CON1_CLR_MASK                         0xFF
#define PMIC_HK_INT_CON1_CLR_SHIFT                        0
#define PMIC_RG_INT_MASK_BAT_H_ADDR                       \
	MT6363_HK_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_BAT_H_MASK                       0x1
#define PMIC_RG_INT_MASK_BAT_H_SHIFT                      0
#define PMIC_RG_INT_MASK_BAT_L_ADDR                       \
	MT6363_HK_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_BAT_L_MASK                       0x1
#define PMIC_RG_INT_MASK_BAT_L_SHIFT                      1
#define PMIC_RG_INT_MASK_BAT2_H_ADDR                      \
	MT6363_HK_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_BAT2_H_MASK                      0x1
#define PMIC_RG_INT_MASK_BAT2_H_SHIFT                     2
#define PMIC_RG_INT_MASK_BAT2_L_ADDR                      \
	MT6363_HK_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_BAT2_L_MASK                      0x1
#define PMIC_RG_INT_MASK_BAT2_L_SHIFT                     3
#define PMIC_RG_INT_MASK_BAT_TEMP_H_ADDR                  \
	MT6363_HK_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_BAT_TEMP_H_MASK                  0x1
#define PMIC_RG_INT_MASK_BAT_TEMP_H_SHIFT                 4
#define PMIC_RG_INT_MASK_BAT_TEMP_L_ADDR                  \
	MT6363_HK_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_BAT_TEMP_L_MASK                  0x1
#define PMIC_RG_INT_MASK_BAT_TEMP_L_SHIFT                 5
#define PMIC_RG_INT_MASK_THR_H_ADDR                       \
	MT6363_HK_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_THR_H_MASK                       0x1
#define PMIC_RG_INT_MASK_THR_H_SHIFT                      6
#define PMIC_RG_INT_MASK_THR_L_ADDR                       \
	MT6363_HK_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_THR_L_MASK                       0x1
#define PMIC_RG_INT_MASK_THR_L_SHIFT                      7
#define PMIC_HK_INT_MASK_CON0_SET_ADDR                    \
	MT6363_HK_TOP_INT_MASK_CON0_SET
#define PMIC_HK_INT_MASK_CON0_SET_MASK                    0xFF
#define PMIC_HK_INT_MASK_CON0_SET_SHIFT                   0
#define PMIC_HK_INT_MASK_CON0_CLR_ADDR                    \
	MT6363_HK_TOP_INT_MASK_CON0_CLR
#define PMIC_HK_INT_MASK_CON0_CLR_MASK                    0xFF
#define PMIC_HK_INT_MASK_CON0_CLR_SHIFT                   0
#define PMIC_RG_INT_MASK_AUXADC_IMP_ADDR                  \
	MT6363_HK_TOP_INT_MASK_CON1
#define PMIC_RG_INT_MASK_AUXADC_IMP_MASK                  0x1
#define PMIC_RG_INT_MASK_AUXADC_IMP_SHIFT                 0
#define PMIC_RG_INT_MASK_NAG_C_DLTV_ADDR                  \
	MT6363_HK_TOP_INT_MASK_CON1
#define PMIC_RG_INT_MASK_NAG_C_DLTV_MASK                  0x1
#define PMIC_RG_INT_MASK_NAG_C_DLTV_SHIFT                 1
#define PMIC_HK_INT_MASK_CON1_SET_ADDR                    \
	MT6363_HK_TOP_INT_MASK_CON1_SET
#define PMIC_HK_INT_MASK_CON1_SET_MASK                    0xFF
#define PMIC_HK_INT_MASK_CON1_SET_SHIFT                   0
#define PMIC_HK_INT_MASK_CON1_CLR_ADDR                    \
	MT6363_HK_TOP_INT_MASK_CON1_CLR
#define PMIC_HK_INT_MASK_CON1_CLR_MASK                    0xFF
#define PMIC_HK_INT_MASK_CON1_CLR_SHIFT                   0
#define PMIC_RG_INT_STATUS_BAT_H_ADDR                     \
	MT6363_HK_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_BAT_H_MASK                     0x1
#define PMIC_RG_INT_STATUS_BAT_H_SHIFT                    0
#define PMIC_RG_INT_STATUS_BAT_L_ADDR                     \
	MT6363_HK_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_BAT_L_MASK                     0x1
#define PMIC_RG_INT_STATUS_BAT_L_SHIFT                    1
#define PMIC_RG_INT_STATUS_BAT2_H_ADDR                    \
	MT6363_HK_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_BAT2_H_MASK                    0x1
#define PMIC_RG_INT_STATUS_BAT2_H_SHIFT                   2
#define PMIC_RG_INT_STATUS_BAT2_L_ADDR                    \
	MT6363_HK_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_BAT2_L_MASK                    0x1
#define PMIC_RG_INT_STATUS_BAT2_L_SHIFT                   3
#define PMIC_RG_INT_STATUS_BAT_TEMP_H_ADDR                \
	MT6363_HK_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_BAT_TEMP_H_MASK                0x1
#define PMIC_RG_INT_STATUS_BAT_TEMP_H_SHIFT               4
#define PMIC_RG_INT_STATUS_BAT_TEMP_L_ADDR                \
	MT6363_HK_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_BAT_TEMP_L_MASK                0x1
#define PMIC_RG_INT_STATUS_BAT_TEMP_L_SHIFT               5
#define PMIC_RG_INT_STATUS_THR_H_ADDR                     \
	MT6363_HK_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_THR_H_MASK                     0x1
#define PMIC_RG_INT_STATUS_THR_H_SHIFT                    6
#define PMIC_RG_INT_STATUS_THR_L_ADDR                     \
	MT6363_HK_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_THR_L_MASK                     0x1
#define PMIC_RG_INT_STATUS_THR_L_SHIFT                    7
#define PMIC_RG_INT_STATUS_AUXADC_IMP_ADDR                \
	MT6363_HK_TOP_INT_STATUS1
#define PMIC_RG_INT_STATUS_AUXADC_IMP_MASK                0x1
#define PMIC_RG_INT_STATUS_AUXADC_IMP_SHIFT               0
#define PMIC_RG_INT_STATUS_NAG_C_DLTV_ADDR                \
	MT6363_HK_TOP_INT_STATUS1
#define PMIC_RG_INT_STATUS_NAG_C_DLTV_MASK                0x1
#define PMIC_RG_INT_STATUS_NAG_C_DLTV_SHIFT               1
#define PMIC_RG_INT_RAW_STATUS_BAT_H_ADDR                 \
	MT6363_HK_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_BAT_H_MASK                 0x1
#define PMIC_RG_INT_RAW_STATUS_BAT_H_SHIFT                0
#define PMIC_RG_INT_RAW_STATUS_BAT_L_ADDR                 \
	MT6363_HK_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_BAT_L_MASK                 0x1
#define PMIC_RG_INT_RAW_STATUS_BAT_L_SHIFT                1
#define PMIC_RG_INT_RAW_STATUS_BAT2_H_ADDR                \
	MT6363_HK_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_BAT2_H_MASK                0x1
#define PMIC_RG_INT_RAW_STATUS_BAT2_H_SHIFT               2
#define PMIC_RG_INT_RAW_STATUS_BAT2_L_ADDR                \
	MT6363_HK_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_BAT2_L_MASK                0x1
#define PMIC_RG_INT_RAW_STATUS_BAT2_L_SHIFT               3
#define PMIC_RG_INT_RAW_STATUS_BAT_TEMP_H_ADDR            \
	MT6363_HK_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_BAT_TEMP_H_MASK            0x1
#define PMIC_RG_INT_RAW_STATUS_BAT_TEMP_H_SHIFT           4
#define PMIC_RG_INT_RAW_STATUS_BAT_TEMP_L_ADDR            \
	MT6363_HK_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_BAT_TEMP_L_MASK            0x1
#define PMIC_RG_INT_RAW_STATUS_BAT_TEMP_L_SHIFT           5
#define PMIC_RG_INT_RAW_STATUS_THR_H_ADDR                 \
	MT6363_HK_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_THR_H_MASK                 0x1
#define PMIC_RG_INT_RAW_STATUS_THR_H_SHIFT                6
#define PMIC_RG_INT_RAW_STATUS_THR_L_ADDR                 \
	MT6363_HK_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_THR_L_MASK                 0x1
#define PMIC_RG_INT_RAW_STATUS_THR_L_SHIFT                7
#define PMIC_RG_INT_RAW_STATUS_AUXADC_IMP_ADDR            \
	MT6363_HK_TOP_INT_RAW_STATUS1
#define PMIC_RG_INT_RAW_STATUS_AUXADC_IMP_MASK            0x1
#define PMIC_RG_INT_RAW_STATUS_AUXADC_IMP_SHIFT           0
#define PMIC_RG_INT_RAW_STATUS_NAG_C_DLTV_ADDR            \
	MT6363_HK_TOP_INT_RAW_STATUS1
#define PMIC_RG_INT_RAW_STATUS_NAG_C_DLTV_MASK            0x1
#define PMIC_RG_INT_RAW_STATUS_NAG_C_DLTV_SHIFT           1
#define PMIC_RG_HK_MON_FLAG_SEL_ADDR                      \
	MT6363_HK_TOP_MON_CON2
#define PMIC_RG_HK_MON_FLAG_SEL_MASK                      0x7F
#define PMIC_RG_HK_MON_FLAG_SEL_SHIFT                     0
#define PMIC_RG_HK_MON_GRP_SEL_ADDR                       \
	MT6363_HK_TOP_MON_CON3
#define PMIC_RG_HK_MON_GRP_SEL_MASK                       0x7
#define PMIC_RG_HK_MON_GRP_SEL_SHIFT                      0
#define PMIC_RG_ADCIN_VSEN_MUX_EN_ADDR                    \
	MT6363_HK_TOP_CHR_CON
#define PMIC_RG_ADCIN_VSEN_MUX_EN_MASK                    0x1
#define PMIC_RG_ADCIN_VSEN_MUX_EN_SHIFT                   0
#define PMIC_RG_BATON_TDET_EN_ADDR                        \
	MT6363_HK_TOP_CHR_CON
#define PMIC_RG_BATON_TDET_EN_MASK                        0x1
#define PMIC_RG_BATON_TDET_EN_SHIFT                       1
#define PMIC_RG_ADCIN_VSEN_EXT_BATON_EN_ADDR              \
	MT6363_HK_TOP_CHR_CON
#define PMIC_RG_ADCIN_VSEN_EXT_BATON_EN_MASK              0x1
#define PMIC_RG_ADCIN_VSEN_EXT_BATON_EN_SHIFT             2
#define PMIC_RG_ADCIN_VBAT_EN_ADDR                        \
	MT6363_HK_TOP_CHR_CON
#define PMIC_RG_ADCIN_VBAT_EN_MASK                        0x1
#define PMIC_RG_ADCIN_VBAT_EN_SHIFT                       3
#define PMIC_RG_ADCIN_VSEN_EN_ADDR                        \
	MT6363_HK_TOP_CHR_CON
#define PMIC_RG_ADCIN_VSEN_EN_MASK                        0x1
#define PMIC_RG_ADCIN_VSEN_EN_SHIFT                       4
#define PMIC_RG_ADCIN_CHR_EN_ADDR                         \
	MT6363_HK_TOP_CHR_CON
#define PMIC_RG_ADCIN_CHR_EN_MASK                         0x1
#define PMIC_RG_ADCIN_CHR_EN_SHIFT                        5
#define PMIC_RG_AUXADC_DIFFBUF_SWEN_ADDR                  \
	MT6363_HK_TOP_ANA_CON
#define PMIC_RG_AUXADC_DIFFBUF_SWEN_MASK                  0x1
#define PMIC_RG_AUXADC_DIFFBUF_SWEN_SHIFT                 0
#define PMIC_RG_AUXADC_DIFFBUF_EN_ADDR                    \
	MT6363_HK_TOP_ANA_CON
#define PMIC_RG_AUXADC_DIFFBUF_EN_MASK                    0x1
#define PMIC_RG_AUXADC_DIFFBUF_EN_SHIFT                   1
#define PMIC_DA_ADCIN_VBAT_EN_ADDR                        \
	MT6363_HK_TOP_AUXADC_ANA
#define PMIC_DA_ADCIN_VBAT_EN_MASK                        0x1
#define PMIC_DA_ADCIN_VBAT_EN_SHIFT                       0
#define PMIC_DA_AUXADC_VBAT_EN_ADDR                       \
	MT6363_HK_TOP_AUXADC_ANA
#define PMIC_DA_AUXADC_VBAT_EN_MASK                       0x1
#define PMIC_DA_AUXADC_VBAT_EN_SHIFT                      1
#define PMIC_DA_ADCIN_VSEN_MUX_EN_ADDR                    \
	MT6363_HK_TOP_AUXADC_ANA
#define PMIC_DA_ADCIN_VSEN_MUX_EN_MASK                    0x1
#define PMIC_DA_ADCIN_VSEN_MUX_EN_SHIFT                   2
#define PMIC_DA_ADCIN_VSEN_EN_ADDR                        \
	MT6363_HK_TOP_AUXADC_ANA
#define PMIC_DA_ADCIN_VSEN_EN_MASK                        0x1
#define PMIC_DA_ADCIN_VSEN_EN_SHIFT                       3
#define PMIC_DA_ADCIN_CHR_EN_ADDR                         \
	MT6363_HK_TOP_AUXADC_ANA
#define PMIC_DA_ADCIN_CHR_EN_MASK                         0x1
#define PMIC_DA_ADCIN_CHR_EN_SHIFT                        4
#define PMIC_DA_BATON_TDET_EN_ADDR                        \
	MT6363_HK_TOP_AUXADC_ANA
#define PMIC_DA_BATON_TDET_EN_MASK                        0x1
#define PMIC_DA_BATON_TDET_EN_SHIFT                       5
#define PMIC_DA_ADCIN_BATID_SW_EN_ADDR                    \
	MT6363_HK_TOP_AUXADC_ANA
#define PMIC_DA_ADCIN_BATID_SW_EN_MASK                    0x1
#define PMIC_DA_ADCIN_BATID_SW_EN_SHIFT                   6
#define PMIC_DA_AUXADC_DIFFBUF_EN_ADDR                    \
	MT6363_HK_TOP_AUXADC_ANA
#define PMIC_DA_AUXADC_DIFFBUF_EN_MASK                    0x1
#define PMIC_DA_AUXADC_DIFFBUF_EN_SHIFT                   7
#define PMIC_RG_HK_STRUP_AUXADC_RPCNT_MAX_ADDR            \
	MT6363_HK_TOP_STRUP_CON0
#define PMIC_RG_HK_STRUP_AUXADC_RPCNT_MAX_MASK            0x7F
#define PMIC_RG_HK_STRUP_AUXADC_RPCNT_MAX_SHIFT           0
#define PMIC_RG_HK_STRUP_AUXADC_START_SW_ADDR             \
	MT6363_HK_TOP_STRUP_CON1
#define PMIC_RG_HK_STRUP_AUXADC_START_SW_MASK             0x1
#define PMIC_RG_HK_STRUP_AUXADC_START_SW_SHIFT            0
#define PMIC_RG_HK_STRUP_AUXADC_RSTB_SW_ADDR              \
	MT6363_HK_TOP_STRUP_CON1
#define PMIC_RG_HK_STRUP_AUXADC_RSTB_SW_MASK              0x1
#define PMIC_RG_HK_STRUP_AUXADC_RSTB_SW_SHIFT             1
#define PMIC_RG_HK_STRUP_AUXADC_START_SEL_ADDR            \
	MT6363_HK_TOP_STRUP_CON1
#define PMIC_RG_HK_STRUP_AUXADC_START_SEL_MASK            0x1
#define PMIC_RG_HK_STRUP_AUXADC_START_SEL_SHIFT           2
#define PMIC_RG_HK_STRUP_AUXADC_RSTB_SEL_ADDR             \
	MT6363_HK_TOP_STRUP_CON1
#define PMIC_RG_HK_STRUP_AUXADC_RSTB_SEL_MASK             0x1
#define PMIC_RG_HK_STRUP_AUXADC_RSTB_SEL_SHIFT            3
#define PMIC_RG_VAUX18_AUXADC_STB_SWEN_ADDR               \
	MT6363_HK_TOP_LDO_CON
#define PMIC_RG_VAUX18_AUXADC_STB_SWEN_MASK               0x1
#define PMIC_RG_VAUX18_AUXADC_STB_SWEN_SHIFT              0
#define PMIC_RG_VAUX18_AUXADC_STB_EN_ADDR                 \
	MT6363_HK_TOP_LDO_CON
#define PMIC_RG_VAUX18_AUXADC_STB_EN_MASK                 0x1
#define PMIC_RG_VAUX18_AUXADC_STB_EN_SHIFT                1
#define PMIC_RG_VAUX18_AUXADC_ACK_SWEN_ADDR               \
	MT6363_HK_TOP_LDO_CON
#define PMIC_RG_VAUX18_AUXADC_ACK_SWEN_MASK               0x1
#define PMIC_RG_VAUX18_AUXADC_ACK_SWEN_SHIFT              2
#define PMIC_RG_VAUX18_AUXADC_ACK_EN_ADDR                 \
	MT6363_HK_TOP_LDO_CON
#define PMIC_RG_VAUX18_AUXADC_ACK_EN_MASK                 0x1
#define PMIC_RG_VAUX18_AUXADC_ACK_EN_SHIFT                3
#define PMIC_RG_VBIF28_AUXADC_STB_SWEN_ADDR               \
	MT6363_HK_TOP_LDO_CON
#define PMIC_RG_VBIF28_AUXADC_STB_SWEN_MASK               0x1
#define PMIC_RG_VBIF28_AUXADC_STB_SWEN_SHIFT              4
#define PMIC_RG_VBIF28_AUXADC_STB_EN_ADDR                 \
	MT6363_HK_TOP_LDO_CON
#define PMIC_RG_VBIF28_AUXADC_STB_EN_MASK                 0x1
#define PMIC_RG_VBIF28_AUXADC_STB_EN_SHIFT                5
#define PMIC_RG_VBIF28_AUXADC_ACK_SWEN_ADDR               \
	MT6363_HK_TOP_LDO_CON
#define PMIC_RG_VBIF28_AUXADC_ACK_SWEN_MASK               0x1
#define PMIC_RG_VBIF28_AUXADC_ACK_SWEN_SHIFT              6
#define PMIC_RG_VBIF28_AUXADC_ACK_EN_ADDR                 \
	MT6363_HK_TOP_LDO_CON
#define PMIC_RG_VBIF28_AUXADC_ACK_EN_MASK                 0x1
#define PMIC_RG_VBIF28_AUXADC_ACK_EN_SHIFT                7
#define PMIC_DD_AUXADC_VAUX18_REQ_ADDR                    \
	MT6363_HK_TOP_LDO_STATUS
#define PMIC_DD_AUXADC_VAUX18_REQ_MASK                    0x1
#define PMIC_DD_AUXADC_VAUX18_REQ_SHIFT                   0
#define PMIC_DD_VAUX18_AUXADC_STB_ADDR                    \
	MT6363_HK_TOP_LDO_STATUS
#define PMIC_DD_VAUX18_AUXADC_STB_MASK                    0x1
#define PMIC_DD_VAUX18_AUXADC_STB_SHIFT                   1
#define PMIC_DD_AUXADC_VAUX18_PWDB_ADDR                   \
	MT6363_HK_TOP_LDO_STATUS
#define PMIC_DD_AUXADC_VAUX18_PWDB_MASK                   0x1
#define PMIC_DD_AUXADC_VAUX18_PWDB_SHIFT                  2
#define PMIC_DD_VAUX18_AUXADC_ACK_ADDR                    \
	MT6363_HK_TOP_LDO_STATUS
#define PMIC_DD_VAUX18_AUXADC_ACK_MASK                    0x1
#define PMIC_DD_VAUX18_AUXADC_ACK_SHIFT                   3
#define PMIC_DD_AUXADC_VBIF28_REQ_ADDR                    \
	MT6363_HK_TOP_LDO_STATUS
#define PMIC_DD_AUXADC_VBIF28_REQ_MASK                    0x1
#define PMIC_DD_AUXADC_VBIF28_REQ_SHIFT                   4
#define PMIC_DD_VBIF28_AUXADC_STB_ADDR                    \
	MT6363_HK_TOP_LDO_STATUS
#define PMIC_DD_VBIF28_AUXADC_STB_MASK                    0x1
#define PMIC_DD_VBIF28_AUXADC_STB_SHIFT                   5
#define PMIC_DD_AUXADC_VBIF28_PWDB_ADDR                   \
	MT6363_HK_TOP_LDO_STATUS
#define PMIC_DD_AUXADC_VBIF28_PWDB_MASK                   0x1
#define PMIC_DD_AUXADC_VBIF28_PWDB_SHIFT                  6
#define PMIC_DD_VBIF28_AUXADC_ACK_ADDR                    \
	MT6363_HK_TOP_LDO_STATUS
#define PMIC_DD_VBIF28_AUXADC_ACK_MASK                    0x1
#define PMIC_DD_VBIF28_AUXADC_ACK_SHIFT                   7
#define PMIC_HK_AUXADC_KEY_L_ADDR                         \
	MT6363_HK_TOP_WKEY_L
#define PMIC_HK_AUXADC_KEY_L_MASK                         0xFF
#define PMIC_HK_AUXADC_KEY_L_SHIFT                        0
#define PMIC_HK_AUXADC_KEY_H_ADDR                         \
	MT6363_HK_TOP_WKEY_H
#define PMIC_HK_AUXADC_KEY_H_MASK                         0xFF
#define PMIC_HK_AUXADC_KEY_H_SHIFT                        0
#define PMIC_RGS_SDMADC_OUT_CIC_LATCH_RAW_0_ADDR          \
	MT6363_HK_TOP_SDMADC_STATUS0
#define PMIC_RGS_SDMADC_OUT_CIC_LATCH_RAW_0_MASK          0xFF
#define PMIC_RGS_SDMADC_OUT_CIC_LATCH_RAW_0_SHIFT         0
#define PMIC_RGS_SDMADC_OUT_CIC_LATCH_RAW_1_ADDR          \
	MT6363_HK_TOP_SDMADC_STATUS1
#define PMIC_RGS_SDMADC_OUT_CIC_LATCH_RAW_1_MASK          0xFF
#define PMIC_RGS_SDMADC_OUT_CIC_LATCH_RAW_1_SHIFT         0
#define PMIC_RGS_SDMADC_OUT_CIC_LATCH_RAW_2_ADDR          \
	MT6363_HK_TOP_SDMADC_STATUS2
#define PMIC_RGS_SDMADC_OUT_CIC_LATCH_RAW_2_MASK          0xFF
#define PMIC_RGS_SDMADC_OUT_CIC_LATCH_RAW_2_SHIFT         0
#define PMIC_RGS_SDMADC_OUT_CIC_LATCH_LIMIT_0_ADDR        \
	MT6363_HK_TOP_SDMADC_STATUS3
#define PMIC_RGS_SDMADC_OUT_CIC_LATCH_LIMIT_0_MASK        0xFF
#define PMIC_RGS_SDMADC_OUT_CIC_LATCH_LIMIT_0_SHIFT       0
#define PMIC_RGS_SDMADC_OUT_CIC_LATCH_LIMIT_1_ADDR        \
	MT6363_HK_TOP_SDMADC_STATUS4
#define PMIC_RGS_SDMADC_OUT_CIC_LATCH_LIMIT_1_MASK        0xFF
#define PMIC_RGS_SDMADC_OUT_CIC_LATCH_LIMIT_1_SHIFT       0
#define PMIC_RGS_SDMADC_OUT_CIC_LATCH_LIMIT_2_ADDR        \
	MT6363_HK_TOP_SDMADC_STATUS5
#define PMIC_RGS_SDMADC_OUT_CIC_LATCH_LIMIT_2_MASK        0x7F
#define PMIC_RGS_SDMADC_OUT_CIC_LATCH_LIMIT_2_SHIFT       0
#define PMIC_RGS_SDMADC_OUT_CIC_LATCH_PRE_L_ADDR          \
	MT6363_HK_TOP_SDMADC_STATUS6
#define PMIC_RGS_SDMADC_OUT_CIC_LATCH_PRE_L_MASK          0xFF
#define PMIC_RGS_SDMADC_OUT_CIC_LATCH_PRE_L_SHIFT         0
#define PMIC_RGS_SDMADC_OUT_CIC_LATCH_PRE_H_ADDR          \
	MT6363_HK_TOP_SDMADC_STATUS7
#define PMIC_RGS_SDMADC_OUT_CIC_LATCH_PRE_H_MASK          0xFF
#define PMIC_RGS_SDMADC_OUT_CIC_LATCH_PRE_H_SHIFT         0
#define PMIC_RGS_SDMADC_OUT_CIC_LATCH_L_ADDR              \
	MT6363_HK_TOP_SDMADC_STATUS8
#define PMIC_RGS_SDMADC_OUT_CIC_LATCH_L_MASK              0xFF
#define PMIC_RGS_SDMADC_OUT_CIC_LATCH_L_SHIFT             0
#define PMIC_RGS_SDMADC_OUT_CIC_LATCH_H_ADDR              \
	MT6363_HK_TOP_SDMADC_STATUS9
#define PMIC_RGS_SDMADC_OUT_CIC_LATCH_H_MASK              0x7F
#define PMIC_RGS_SDMADC_OUT_CIC_LATCH_H_SHIFT             0
#define PMIC_DA_AUXADC_INTRES_LT_EN_ADDR                  \
	MT6363_HK_TOP_SDMADC_STATUS10
#define PMIC_DA_AUXADC_INTRES_LT_EN_MASK                  0x1
#define PMIC_DA_AUXADC_INTRES_LT_EN_SHIFT                 0
#define PMIC_DA_AUXADC_INTRES_NT_EN_ADDR                  \
	MT6363_HK_TOP_SDMADC_STATUS10
#define PMIC_DA_AUXADC_INTRES_NT_EN_MASK                  0x1
#define PMIC_DA_AUXADC_INTRES_NT_EN_SHIFT                 1
#define PMIC_DA_AUXADC_INTRES_HT_EN_ADDR                  \
	MT6363_HK_TOP_SDMADC_STATUS10
#define PMIC_DA_AUXADC_INTRES_HT_EN_MASK                  0x1
#define PMIC_DA_AUXADC_INTRES_HT_EN_SHIFT                 2
#define PMIC_DA_AUXADC_CH12_VIN1_EN_ADDR                  \
	MT6363_HK_TOP_SDMADC_STATUS10
#define PMIC_DA_AUXADC_CH12_VIN1_EN_MASK                  0x1
#define PMIC_DA_AUXADC_CH12_VIN1_EN_SHIFT                 3
#define PMIC_DA_AUXADC_CH12_VIN2_EN_ADDR                  \
	MT6363_HK_TOP_SDMADC_STATUS10
#define PMIC_DA_AUXADC_CH12_VIN2_EN_MASK                  0x1
#define PMIC_DA_AUXADC_CH12_VIN2_EN_SHIFT                 4
#define PMIC_DA_AUXADC_CH12_VIN3_EN_ADDR                  \
	MT6363_HK_TOP_SDMADC_STATUS10
#define PMIC_DA_AUXADC_CH12_VIN3_EN_MASK                  0x1
#define PMIC_DA_AUXADC_CH12_VIN3_EN_SHIFT                 5
#define PMIC_DA_AUXADC_CH12_VIN4_EN_ADDR                  \
	MT6363_HK_TOP_SDMADC_STATUS10
#define PMIC_DA_AUXADC_CH12_VIN4_EN_MASK                  0x1
#define PMIC_DA_AUXADC_CH12_VIN4_EN_SHIFT                 6
#define PMIC_DA_AUXADC_CH12_VIN5_EN_ADDR                  \
	MT6363_HK_TOP_SDMADC_STATUS10
#define PMIC_DA_AUXADC_CH12_VIN5_EN_MASK                  0x1
#define PMIC_DA_AUXADC_CH12_VIN5_EN_SHIFT                 7
#define PMIC_DA_AUXADC_THERMAL_EN_ADDR                    \
	MT6363_HK_TOP_SDMADC_STATUS11
#define PMIC_DA_AUXADC_THERMAL_EN_MASK                    0x1
#define PMIC_DA_AUXADC_THERMAL_EN_SHIFT                   0
#define PMIC_DA_AUXADC_SDMADC_VREF_EN_ADDR                \
	MT6363_HK_TOP_SDMADC_STATUS11
#define PMIC_DA_AUXADC_SDMADC_VREF_EN_MASK                0x1
#define PMIC_DA_AUXADC_SDMADC_VREF_EN_SHIFT               1
#define PMIC_DA_AUXADC_SDMADC_ADC_EN_ADDR                 \
	MT6363_HK_TOP_SDMADC_STATUS11
#define PMIC_DA_AUXADC_SDMADC_ADC_EN_MASK                 0x1
#define PMIC_DA_AUXADC_SDMADC_ADC_EN_SHIFT                2
#define PMIC_DA_AUXADC_SDMADC_INT_RST_EN_ADDR             \
	MT6363_HK_TOP_SDMADC_STATUS11
#define PMIC_DA_AUXADC_SDMADC_INT_RST_EN_MASK             0x1
#define PMIC_DA_AUXADC_SDMADC_INT_RST_EN_SHIFT            3
#define PMIC_DD_AUXADC_SDMADC_DATAOUT_ADDR                \
	MT6363_HK_TOP_SDMADC_STATUS11
#define PMIC_DD_AUXADC_SDMADC_DATAOUT_MASK                0x1
#define PMIC_DD_AUXADC_SDMADC_DATAOUT_SHIFT               4
#define PMIC_AD_AUXADC_SDMADC_DOUT_ADDR                   \
	MT6363_HK_TOP_SDMADC_STATUS11
#define PMIC_AD_AUXADC_SDMADC_DOUT_MASK                   0x7
#define PMIC_AD_AUXADC_SDMADC_DOUT_SHIFT                  5
#define PMIC_RG_SDMADC_DOUT_SWEN_ADDR                     \
	MT6363_HK_TOP_SDMADC_STATUS12
#define PMIC_RG_SDMADC_DOUT_SWEN_MASK                     0x1
#define PMIC_RG_SDMADC_DOUT_SWEN_SHIFT                    0
#define PMIC_RG_SDMADC_DOUT_ADDR                          \
	MT6363_HK_TOP_SDMADC_STATUS12
#define PMIC_RG_SDMADC_DOUT_MASK                          0x7
#define PMIC_RG_SDMADC_DOUT_SHIFT                         1
#define PMIC_DA_AUXADC_CH12_VIN6_EN_ADDR                  \
	MT6363_HK_TOP_SDMADC_STATUS12
#define PMIC_DA_AUXADC_CH12_VIN6_EN_MASK                  0x1
#define PMIC_DA_AUXADC_CH12_VIN6_EN_SHIFT                 6
#define PMIC_DA_AUXADC_CH12_VIN7_EN_ADDR                  \
	MT6363_HK_TOP_SDMADC_STATUS12
#define PMIC_DA_AUXADC_CH12_VIN7_EN_MASK                  0x1
#define PMIC_DA_AUXADC_CH12_VIN7_EN_SHIFT                 7
#define PMIC_RG_SDMADC_SHADE_PRD_ADDR                     \
	MT6363_HK_TOP_SDMADC_STATUS13
#define PMIC_RG_SDMADC_SHADE_PRD_MASK                     0x3F
#define PMIC_RG_SDMADC_SHADE_PRD_SHIFT                    0
#define PMIC_RG_SDMADC_SHADE_PRD_SWEN_ADDR                \
	MT6363_HK_TOP_SDMADC_STATUS13
#define PMIC_RG_SDMADC_SHADE_PRD_SWEN_MASK                0x1
#define PMIC_RG_SDMADC_SHADE_PRD_SWEN_SHIFT               7
#define PMIC_RG_SDMADC_CONVERT_PRD_ADDR                   \
	MT6363_HK_TOP_SDMADC_STATUS14
#define PMIC_RG_SDMADC_CONVERT_PRD_MASK                   0x3F
#define PMIC_RG_SDMADC_CONVERT_PRD_SHIFT                  0
#define PMIC_RG_SDMADC_CONVERT_PRD_SWEN_ADDR              \
	MT6363_HK_TOP_SDMADC_STATUS14
#define PMIC_RG_SDMADC_CONVERT_PRD_SWEN_MASK              0x1
#define PMIC_RG_SDMADC_CONVERT_PRD_SWEN_SHIFT             7
#define PMIC_AUXADC_ANA_ID_ADDR                           \
	MT6363_AUXADC_DSN_ANA_ID
#define PMIC_AUXADC_ANA_ID_MASK                           0xFF
#define PMIC_AUXADC_ANA_ID_SHIFT                          0
#define PMIC_AUXADC_DIG_ID_ADDR                           \
	MT6363_AUXADC_DSN_DIG_ID
#define PMIC_AUXADC_DIG_ID_MASK                           0xFF
#define PMIC_AUXADC_DIG_ID_SHIFT                          0
#define PMIC_AUXADC_ANA_MINOR_REV_ADDR                    \
	MT6363_AUXADC_DSN_ANA_REV
#define PMIC_AUXADC_ANA_MINOR_REV_MASK                    0xF
#define PMIC_AUXADC_ANA_MINOR_REV_SHIFT                   0
#define PMIC_AUXADC_ANA_MAJOR_REV_ADDR                    \
	MT6363_AUXADC_DSN_ANA_REV
#define PMIC_AUXADC_ANA_MAJOR_REV_MASK                    0xF
#define PMIC_AUXADC_ANA_MAJOR_REV_SHIFT                   4
#define PMIC_AUXADC_DIG_MINOR_REV_ADDR                    \
	MT6363_AUXADC_DSN_DIG_REV
#define PMIC_AUXADC_DIG_MINOR_REV_MASK                    0xF
#define PMIC_AUXADC_DIG_MINOR_REV_SHIFT                   0
#define PMIC_AUXADC_DIG_MAJOR_REV_ADDR                    \
	MT6363_AUXADC_DSN_DIG_REV
#define PMIC_AUXADC_DIG_MAJOR_REV_MASK                    0xF
#define PMIC_AUXADC_DIG_MAJOR_REV_SHIFT                   4
#define PMIC_AUXADC_DSN_CBS_ADDR                          \
	MT6363_AUXADC_DSN_DBI
#define PMIC_AUXADC_DSN_CBS_MASK                          0x3
#define PMIC_AUXADC_DSN_CBS_SHIFT                         0
#define PMIC_AUXADC_DSN_BIX_ADDR                          \
	MT6363_AUXADC_DSN_DBI
#define PMIC_AUXADC_DSN_BIX_MASK                          0x3
#define PMIC_AUXADC_DSN_BIX_SHIFT                         2
#define PMIC_AUXADC_DSN_ESP_ADDR                          \
	MT6363_AUXADC_DSN_ESP
#define PMIC_AUXADC_DSN_ESP_MASK                          0xFF
#define PMIC_AUXADC_DSN_ESP_SHIFT                         0
#define PMIC_AUXADC_DSN_FPI_ADDR                          \
	MT6363_AUXADC_DSN_FPI
#define PMIC_AUXADC_DSN_FPI_MASK                          0xFF
#define PMIC_AUXADC_DSN_FPI_SHIFT                         0
#define PMIC_AUXADC_DSN_DXI_ADDR                          \
	MT6363_AUXADC_DSN_DXI
#define PMIC_AUXADC_DSN_DXI_MASK                          0xFF
#define PMIC_AUXADC_DSN_DXI_SHIFT                         0
#define PMIC_RG_AUX_RSV0_ADDR                             \
	MT6363_AUXADC_ANA_CON0
#define PMIC_RG_AUX_RSV0_MASK                             0xFF
#define PMIC_RG_AUX_RSV0_SHIFT                            0
#define PMIC_RG_AUX_RSV1_ADDR                             \
	MT6363_AUXADC_ANA_CON1
#define PMIC_RG_AUX_RSV1_MASK                             0xFF
#define PMIC_RG_AUX_RSV1_SHIFT                            0
#define PMIC_RG_AUXADC_CALI_ADDR                          \
	MT6363_AUXADC_ANA_CON2
#define PMIC_RG_AUXADC_CALI_MASK                          0xF
#define PMIC_RG_AUXADC_CALI_SHIFT                         0
#define PMIC_RG_VBUF_BYP_ADDR                             \
	MT6363_AUXADC_ANA_CON2
#define PMIC_RG_VBUF_BYP_MASK                             0x1
#define PMIC_RG_VBUF_BYP_SHIFT                            4
#define PMIC_RG_VBUF_CALEN_ADDR                           \
	MT6363_AUXADC_ANA_CON2
#define PMIC_RG_VBUF_CALEN_MASK                           0x1
#define PMIC_RG_VBUF_CALEN_SHIFT                          5
#define PMIC_RG_VBUF_EXTEN_ADDR                           \
	MT6363_AUXADC_ANA_CON2
#define PMIC_RG_VBUF_EXTEN_MASK                           0x1
#define PMIC_RG_VBUF_EXTEN_SHIFT                          6
#define PMIC_RG_AUXADC_RNG_EN_ADDR                        \
	MT6363_AUXADC_ANA_CON2
#define PMIC_RG_AUXADC_RNG_EN_MASK                        0x1
#define PMIC_RG_AUXADC_RNG_EN_SHIFT                       7
#define PMIC_RG_AUXADC_NOISE_RES_ADDR                     \
	MT6363_AUXADC_ANA_CON3
#define PMIC_RG_AUXADC_NOISE_RES_MASK                     0x3
#define PMIC_RG_AUXADC_NOISE_RES_SHIFT                    0
#define PMIC_RG_AUXADC_INTRES_EN_ADDR                     \
	MT6363_AUXADC_ANA_CON3
#define PMIC_RG_AUXADC_INTRES_EN_MASK                     0x1
#define PMIC_RG_AUXADC_INTRES_EN_SHIFT                    2
#define PMIC_AUXADC_ELR_LEN_ADDR                          \
	MT6363_AUXADC_ELR_NUM
#define PMIC_AUXADC_ELR_LEN_MASK                          0xFF
#define PMIC_AUXADC_ELR_LEN_SHIFT                         0
#define PMIC_RG_AUXADC_INTRES_DCTRIM_LT_ADDR              \
	MT6363_AUXADC_ELR_0
#define PMIC_RG_AUXADC_INTRES_DCTRIM_LT_MASK              0xFF
#define PMIC_RG_AUXADC_INTRES_DCTRIM_LT_SHIFT             0
#define PMIC_RG_AUXADC_INTRES_DCTRIM_NT_ADDR              \
	MT6363_AUXADC_ELR_1
#define PMIC_RG_AUXADC_INTRES_DCTRIM_NT_MASK              0xFF
#define PMIC_RG_AUXADC_INTRES_DCTRIM_NT_SHIFT             0
#define PMIC_RG_AUXADC_INTRES_DCTRIM_HT_ADDR              \
	MT6363_AUXADC_ELR_2
#define PMIC_RG_AUXADC_INTRES_DCTRIM_HT_MASK              0xFF
#define PMIC_RG_AUXADC_INTRES_DCTRIM_HT_SHIFT             0
#define PMIC_RG_AUXADC_INTRES_TCTRIM_LT_ADDR              \
	MT6363_AUXADC_ELR_3
#define PMIC_RG_AUXADC_INTRES_TCTRIM_LT_MASK              0x7
#define PMIC_RG_AUXADC_INTRES_TCTRIM_LT_SHIFT             0
#define PMIC_RG_AUXADC_INTRES_TCTRIM_NT_ADDR              \
	MT6363_AUXADC_ELR_4
#define PMIC_RG_AUXADC_INTRES_TCTRIM_NT_MASK              0x7
#define PMIC_RG_AUXADC_INTRES_TCTRIM_NT_SHIFT             0
#define PMIC_RG_AUXADC_INTRES_TCTRIM_HT_ADDR              \
	MT6363_AUXADC_ELR_4
#define PMIC_RG_AUXADC_INTRES_TCTRIM_HT_MASK              0x7
#define PMIC_RG_AUXADC_INTRES_TCTRIM_HT_SHIFT             3
#define PMIC_AUXADC_DIG_1_ANA_ID_ADDR                     \
	MT6363_AUXADC_DIG_1_DSN_ANA_ID
#define PMIC_AUXADC_DIG_1_ANA_ID_MASK                     0xFF
#define PMIC_AUXADC_DIG_1_ANA_ID_SHIFT                    0
#define PMIC_AUXADC_DIG_1_DIG_ID_ADDR                     \
	MT6363_AUXADC_DIG_1_DSN_DIG_ID
#define PMIC_AUXADC_DIG_1_DIG_ID_MASK                     0xFF
#define PMIC_AUXADC_DIG_1_DIG_ID_SHIFT                    0
#define PMIC_AUXADC_DIG_1_ANA_MINOR_REV_ADDR              \
	MT6363_AUXADC_DIG_1_DSN_ANA_REV
#define PMIC_AUXADC_DIG_1_ANA_MINOR_REV_MASK              0xF
#define PMIC_AUXADC_DIG_1_ANA_MINOR_REV_SHIFT             0
#define PMIC_AUXADC_DIG_1_ANA_MAJOR_REV_ADDR              \
	MT6363_AUXADC_DIG_1_DSN_ANA_REV
#define PMIC_AUXADC_DIG_1_ANA_MAJOR_REV_MASK              0xF
#define PMIC_AUXADC_DIG_1_ANA_MAJOR_REV_SHIFT             4
#define PMIC_AUXADC_DIG_1_DIG_MINOR_REV_ADDR              \
	MT6363_AUXADC_DIG_1_DSN_DIG_REV
#define PMIC_AUXADC_DIG_1_DIG_MINOR_REV_MASK              0xF
#define PMIC_AUXADC_DIG_1_DIG_MINOR_REV_SHIFT             0
#define PMIC_AUXADC_DIG_1_DIG_MAJOR_REV_ADDR              \
	MT6363_AUXADC_DIG_1_DSN_DIG_REV
#define PMIC_AUXADC_DIG_1_DIG_MAJOR_REV_MASK              0xF
#define PMIC_AUXADC_DIG_1_DIG_MAJOR_REV_SHIFT             4
#define PMIC_AUXADC_DIG_1_DSN_CBS_ADDR                    \
	MT6363_AUXADC_DIG_1_DSN_DBI
#define PMIC_AUXADC_DIG_1_DSN_CBS_MASK                    0x3
#define PMIC_AUXADC_DIG_1_DSN_CBS_SHIFT                   0
#define PMIC_AUXADC_DIG_1_DSN_BIX_ADDR                    \
	MT6363_AUXADC_DIG_1_DSN_DBI
#define PMIC_AUXADC_DIG_1_DSN_BIX_MASK                    0x3
#define PMIC_AUXADC_DIG_1_DSN_BIX_SHIFT                   2
#define PMIC_AUXADC_DIG_1_DSN_ESP_ADDR                    \
	MT6363_AUXADC_DIG_1_DSN_ESP
#define PMIC_AUXADC_DIG_1_DSN_ESP_MASK                    0xFF
#define PMIC_AUXADC_DIG_1_DSN_ESP_SHIFT                   0
#define PMIC_AUXADC_DIG_1_DSN_FPI_ADDR                    \
	MT6363_AUXADC_DIG_1_DSN_FPI
#define PMIC_AUXADC_DIG_1_DSN_FPI_MASK                    0xFF
#define PMIC_AUXADC_DIG_1_DSN_FPI_SHIFT                   0
#define PMIC_AUXADC_DIG_1_DSN_DXI_ADDR                    \
	MT6363_AUXADC_DIG_1_DSN_DXI
#define PMIC_AUXADC_DIG_1_DSN_DXI_MASK                    0xFF
#define PMIC_AUXADC_DIG_1_DSN_DXI_SHIFT                   0
#define PMIC_AUXADC_ADC_OUT_CH0_L_ADDR                    \
	MT6363_AUXADC_ADC0_L
#define PMIC_AUXADC_ADC_OUT_CH0_L_MASK                    0xFF
#define PMIC_AUXADC_ADC_OUT_CH0_L_SHIFT                   0
#define PMIC_AUXADC_ADC_OUT_CH0_H_ADDR                    \
	MT6363_AUXADC_ADC0_H
#define PMIC_AUXADC_ADC_OUT_CH0_H_MASK                    0x7F
#define PMIC_AUXADC_ADC_OUT_CH0_H_SHIFT                   0
#define PMIC_AUXADC_ADC_RDY_CH0_ADDR                      \
	MT6363_AUXADC_ADC0_H
#define PMIC_AUXADC_ADC_RDY_CH0_MASK                      0x1
#define PMIC_AUXADC_ADC_RDY_CH0_SHIFT                     7
#define PMIC_AUXADC_ADC_OUT_CH1_L_ADDR                    \
	MT6363_AUXADC_ADC1_L
#define PMIC_AUXADC_ADC_OUT_CH1_L_MASK                    0xFF
#define PMIC_AUXADC_ADC_OUT_CH1_L_SHIFT                   0
#define PMIC_AUXADC_ADC_OUT_CH1_H_ADDR                    \
	MT6363_AUXADC_ADC1_H
#define PMIC_AUXADC_ADC_OUT_CH1_H_MASK                    0x7F
#define PMIC_AUXADC_ADC_OUT_CH1_H_SHIFT                   0
#define PMIC_AUXADC_ADC_RDY_CH1_ADDR                      \
	MT6363_AUXADC_ADC1_H
#define PMIC_AUXADC_ADC_RDY_CH1_MASK                      0x1
#define PMIC_AUXADC_ADC_RDY_CH1_SHIFT                     7
#define PMIC_AUXADC_ADC_OUT_CH2_L_ADDR                    \
	MT6363_AUXADC_ADC2_L
#define PMIC_AUXADC_ADC_OUT_CH2_L_MASK                    0xFF
#define PMIC_AUXADC_ADC_OUT_CH2_L_SHIFT                   0
#define PMIC_AUXADC_ADC_OUT_CH2_H_ADDR                    \
	MT6363_AUXADC_ADC2_H
#define PMIC_AUXADC_ADC_OUT_CH2_H_MASK                    0xF
#define PMIC_AUXADC_ADC_OUT_CH2_H_SHIFT                   0
#define PMIC_AUXADC_ADC_RDY_CH2_ADDR                      \
	MT6363_AUXADC_ADC2_H
#define PMIC_AUXADC_ADC_RDY_CH2_MASK                      0x1
#define PMIC_AUXADC_ADC_RDY_CH2_SHIFT                     7
#define PMIC_AUXADC_ADC_OUT_CH3_L_ADDR                    \
	MT6363_AUXADC_ADC3_L
#define PMIC_AUXADC_ADC_OUT_CH3_L_MASK                    0xFF
#define PMIC_AUXADC_ADC_OUT_CH3_L_SHIFT                   0
#define PMIC_AUXADC_ADC_OUT_CH3_H_ADDR                    \
	MT6363_AUXADC_ADC3_H
#define PMIC_AUXADC_ADC_OUT_CH3_H_MASK                    0xF
#define PMIC_AUXADC_ADC_OUT_CH3_H_SHIFT                   0
#define PMIC_AUXADC_ADC_RDY_CH3_ADDR                      \
	MT6363_AUXADC_ADC3_H
#define PMIC_AUXADC_ADC_RDY_CH3_MASK                      0x1
#define PMIC_AUXADC_ADC_RDY_CH3_SHIFT                     7
#define PMIC_AUXADC_ADC_OUT_CH4_L_ADDR                    \
	MT6363_AUXADC_ADC4_L
#define PMIC_AUXADC_ADC_OUT_CH4_L_MASK                    0xFF
#define PMIC_AUXADC_ADC_OUT_CH4_L_SHIFT                   0
#define PMIC_AUXADC_ADC_OUT_CH4_H_ADDR                    \
	MT6363_AUXADC_ADC4_H
#define PMIC_AUXADC_ADC_OUT_CH4_H_MASK                    0xF
#define PMIC_AUXADC_ADC_OUT_CH4_H_SHIFT                   0
#define PMIC_AUXADC_ADC_RDY_CH4_ADDR                      \
	MT6363_AUXADC_ADC4_H
#define PMIC_AUXADC_ADC_RDY_CH4_MASK                      0x1
#define PMIC_AUXADC_ADC_RDY_CH4_SHIFT                     7
#define PMIC_AUXADC_ADC_OUT_CH5_L_ADDR                    \
	MT6363_AUXADC_ADC5_L
#define PMIC_AUXADC_ADC_OUT_CH5_L_MASK                    0xFF
#define PMIC_AUXADC_ADC_OUT_CH5_L_SHIFT                   0
#define PMIC_AUXADC_ADC_OUT_CH5_H_ADDR                    \
	MT6363_AUXADC_ADC5_H
#define PMIC_AUXADC_ADC_OUT_CH5_H_MASK                    0xF
#define PMIC_AUXADC_ADC_OUT_CH5_H_SHIFT                   0
#define PMIC_AUXADC_ADC_RDY_CH5_ADDR                      \
	MT6363_AUXADC_ADC5_H
#define PMIC_AUXADC_ADC_RDY_CH5_MASK                      0x1
#define PMIC_AUXADC_ADC_RDY_CH5_SHIFT                     7
#define PMIC_AUXADC_ADC_OUT_CH6_L_ADDR                    \
	MT6363_AUXADC_ADC6_L
#define PMIC_AUXADC_ADC_OUT_CH6_L_MASK                    0xFF
#define PMIC_AUXADC_ADC_OUT_CH6_L_SHIFT                   0
#define PMIC_AUXADC_ADC_OUT_CH6_H_ADDR                    \
	MT6363_AUXADC_ADC6_H
#define PMIC_AUXADC_ADC_OUT_CH6_H_MASK                    0xF
#define PMIC_AUXADC_ADC_OUT_CH6_H_SHIFT                   0
#define PMIC_AUXADC_ADC_RDY_CH6_ADDR                      \
	MT6363_AUXADC_ADC6_H
#define PMIC_AUXADC_ADC_RDY_CH6_MASK                      0x1
#define PMIC_AUXADC_ADC_RDY_CH6_SHIFT                     7
#define PMIC_AUXADC_ADC_OUT_CH7_L_ADDR                    \
	MT6363_AUXADC_ADC7_L
#define PMIC_AUXADC_ADC_OUT_CH7_L_MASK                    0xFF
#define PMIC_AUXADC_ADC_OUT_CH7_L_SHIFT                   0
#define PMIC_AUXADC_ADC_OUT_CH7_H_ADDR                    \
	MT6363_AUXADC_ADC7_H
#define PMIC_AUXADC_ADC_OUT_CH7_H_MASK                    0x7F
#define PMIC_AUXADC_ADC_OUT_CH7_H_SHIFT                   0
#define PMIC_AUXADC_ADC_RDY_CH7_ADDR                      \
	MT6363_AUXADC_ADC7_H
#define PMIC_AUXADC_ADC_RDY_CH7_MASK                      0x1
#define PMIC_AUXADC_ADC_RDY_CH7_SHIFT                     7
#define PMIC_AUXADC_ADC_OUT_CH8_L_ADDR                    \
	MT6363_AUXADC_ADC8_L
#define PMIC_AUXADC_ADC_OUT_CH8_L_MASK                    0xFF
#define PMIC_AUXADC_ADC_OUT_CH8_L_SHIFT                   0
#define PMIC_AUXADC_ADC_OUT_CH8_H_ADDR                    \
	MT6363_AUXADC_ADC8_H
#define PMIC_AUXADC_ADC_OUT_CH8_H_MASK                    0xF
#define PMIC_AUXADC_ADC_OUT_CH8_H_SHIFT                   0
#define PMIC_AUXADC_ADC_RDY_CH8_ADDR                      \
	MT6363_AUXADC_ADC8_H
#define PMIC_AUXADC_ADC_RDY_CH8_MASK                      0x1
#define PMIC_AUXADC_ADC_RDY_CH8_SHIFT                     7
#define PMIC_AUXADC_ADC_OUT_CH9_L_ADDR                    \
	MT6363_AUXADC_ADC9_L
#define PMIC_AUXADC_ADC_OUT_CH9_L_MASK                    0xFF
#define PMIC_AUXADC_ADC_OUT_CH9_L_SHIFT                   0
#define PMIC_AUXADC_ADC_OUT_CH9_H_ADDR                    \
	MT6363_AUXADC_ADC9_H
#define PMIC_AUXADC_ADC_OUT_CH9_H_MASK                    0x7F
#define PMIC_AUXADC_ADC_OUT_CH9_H_SHIFT                   0
#define PMIC_AUXADC_ADC_RDY_CH9_ADDR                      \
	MT6363_AUXADC_ADC9_H
#define PMIC_AUXADC_ADC_RDY_CH9_MASK                      0x1
#define PMIC_AUXADC_ADC_RDY_CH9_SHIFT                     7
#define PMIC_AUXADC_ADC_OUT_CH10_L_ADDR                   \
	MT6363_AUXADC_ADC10_L
#define PMIC_AUXADC_ADC_OUT_CH10_L_MASK                   0xFF
#define PMIC_AUXADC_ADC_OUT_CH10_L_SHIFT                  0
#define PMIC_AUXADC_ADC_OUT_CH10_H_ADDR                   \
	MT6363_AUXADC_ADC10_H
#define PMIC_AUXADC_ADC_OUT_CH10_H_MASK                   0x7F
#define PMIC_AUXADC_ADC_OUT_CH10_H_SHIFT                  0
#define PMIC_AUXADC_ADC_RDY_CH10_ADDR                     \
	MT6363_AUXADC_ADC10_H
#define PMIC_AUXADC_ADC_RDY_CH10_MASK                     0x1
#define PMIC_AUXADC_ADC_RDY_CH10_SHIFT                    7
#define PMIC_AUXADC_ADC_OUT_CH11_L_ADDR                   \
	MT6363_AUXADC_ADC11_L
#define PMIC_AUXADC_ADC_OUT_CH11_L_MASK                   0xFF
#define PMIC_AUXADC_ADC_OUT_CH11_L_SHIFT                  0
#define PMIC_AUXADC_ADC_OUT_CH11_H_ADDR                   \
	MT6363_AUXADC_ADC11_H
#define PMIC_AUXADC_ADC_OUT_CH11_H_MASK                   0xF
#define PMIC_AUXADC_ADC_OUT_CH11_H_SHIFT                  0
#define PMIC_AUXADC_ADC_RDY_CH11_ADDR                     \
	MT6363_AUXADC_ADC11_H
#define PMIC_AUXADC_ADC_RDY_CH11_MASK                     0x1
#define PMIC_AUXADC_ADC_RDY_CH11_SHIFT                    7
#define PMIC_AUXADC_ADC_OUT_CH14_15_L_ADDR                \
	MT6363_AUXADC_ADC14_L
#define PMIC_AUXADC_ADC_OUT_CH14_15_L_MASK                0xFF
#define PMIC_AUXADC_ADC_OUT_CH14_15_L_SHIFT               0
#define PMIC_AUXADC_ADC_OUT_CH14_15_H_ADDR                \
	MT6363_AUXADC_ADC14_H
#define PMIC_AUXADC_ADC_OUT_CH14_15_H_MASK                0x7F
#define PMIC_AUXADC_ADC_OUT_CH14_15_H_SHIFT               0
#define PMIC_AUXADC_ADC_RDY_CH14_15_ADDR                  \
	MT6363_AUXADC_ADC14_H
#define PMIC_AUXADC_ADC_RDY_CH14_15_MASK                  0x1
#define PMIC_AUXADC_ADC_RDY_CH14_15_SHIFT                 7
#define PMIC_AUXADC_ADC_OUT_CH7_BY_GPS_L_ADDR             \
	MT6363_AUXADC_ADC15_L
#define PMIC_AUXADC_ADC_OUT_CH7_BY_GPS_L_MASK             0xFF
#define PMIC_AUXADC_ADC_OUT_CH7_BY_GPS_L_SHIFT            0
#define PMIC_AUXADC_ADC_OUT_CH7_BY_GPS_H_ADDR             \
	MT6363_AUXADC_ADC15_H
#define PMIC_AUXADC_ADC_OUT_CH7_BY_GPS_H_MASK             0x7F
#define PMIC_AUXADC_ADC_OUT_CH7_BY_GPS_H_SHIFT            0
#define PMIC_AUXADC_ADC_RDY_CH7_BY_GPS_ADDR               \
	MT6363_AUXADC_ADC15_H
#define PMIC_AUXADC_ADC_RDY_CH7_BY_GPS_MASK               0x1
#define PMIC_AUXADC_ADC_RDY_CH7_BY_GPS_SHIFT              7
#define PMIC_AUXADC_ADC_OUT_CH7_BY_MD_L_ADDR              \
	MT6363_AUXADC_ADC16_L
#define PMIC_AUXADC_ADC_OUT_CH7_BY_MD_L_MASK              0xFF
#define PMIC_AUXADC_ADC_OUT_CH7_BY_MD_L_SHIFT             0
#define PMIC_AUXADC_ADC_OUT_CH7_BY_MD_H_ADDR              \
	MT6363_AUXADC_ADC16_H
#define PMIC_AUXADC_ADC_OUT_CH7_BY_MD_H_MASK              0x7F
#define PMIC_AUXADC_ADC_OUT_CH7_BY_MD_H_SHIFT             0
#define PMIC_AUXADC_ADC_RDY_CH7_BY_MD_ADDR                \
	MT6363_AUXADC_ADC16_H
#define PMIC_AUXADC_ADC_RDY_CH7_BY_MD_MASK                0x1
#define PMIC_AUXADC_ADC_RDY_CH7_BY_MD_SHIFT               7
#define PMIC_AUXADC_ADC_OUT_CH7_BY_AP_L_ADDR              \
	MT6363_AUXADC_ADC17_L
#define PMIC_AUXADC_ADC_OUT_CH7_BY_AP_L_MASK              0xFF
#define PMIC_AUXADC_ADC_OUT_CH7_BY_AP_L_SHIFT             0
#define PMIC_AUXADC_ADC_OUT_CH7_BY_AP_H_ADDR              \
	MT6363_AUXADC_ADC17_H
#define PMIC_AUXADC_ADC_OUT_CH7_BY_AP_H_MASK              0x7F
#define PMIC_AUXADC_ADC_OUT_CH7_BY_AP_H_SHIFT             0
#define PMIC_AUXADC_ADC_RDY_CH7_BY_AP_ADDR                \
	MT6363_AUXADC_ADC17_H
#define PMIC_AUXADC_ADC_RDY_CH7_BY_AP_MASK                0x1
#define PMIC_AUXADC_ADC_RDY_CH7_BY_AP_SHIFT               7
#define PMIC_AUXADC_ADC_OUT_CH4_BY_MD_L_ADDR              \
	MT6363_AUXADC_ADC18_L
#define PMIC_AUXADC_ADC_OUT_CH4_BY_MD_L_MASK              0xFF
#define PMIC_AUXADC_ADC_OUT_CH4_BY_MD_L_SHIFT             0
#define PMIC_AUXADC_ADC_OUT_CH4_BY_MD_H_ADDR              \
	MT6363_AUXADC_ADC18_H
#define PMIC_AUXADC_ADC_OUT_CH4_BY_MD_H_MASK              0xF
#define PMIC_AUXADC_ADC_OUT_CH4_BY_MD_H_SHIFT             0
#define PMIC_AUXADC_ADC_RDY_CH4_BY_MD_ADDR                \
	MT6363_AUXADC_ADC18_H
#define PMIC_AUXADC_ADC_RDY_CH4_BY_MD_MASK                0x1
#define PMIC_AUXADC_ADC_RDY_CH4_BY_MD_SHIFT               7
#define PMIC_AUXADC_ADC_OUT_PWRON_PCHR_L_ADDR             \
	MT6363_AUXADC_ADC19_L
#define PMIC_AUXADC_ADC_OUT_PWRON_PCHR_L_MASK             0xFF
#define PMIC_AUXADC_ADC_OUT_PWRON_PCHR_L_SHIFT            0
#define PMIC_AUXADC_ADC_OUT_PWRON_PCHR_H_ADDR             \
	MT6363_AUXADC_ADC19_H
#define PMIC_AUXADC_ADC_OUT_PWRON_PCHR_H_MASK             0x7F
#define PMIC_AUXADC_ADC_OUT_PWRON_PCHR_H_SHIFT            0
#define PMIC_AUXADC_ADC_RDY_PWRON_PCHR_ADDR               \
	MT6363_AUXADC_ADC19_H
#define PMIC_AUXADC_ADC_RDY_PWRON_PCHR_MASK               0x1
#define PMIC_AUXADC_ADC_RDY_PWRON_PCHR_SHIFT              7
#define PMIC_AUXADC_ADC_OUT_WAKEUP_PCHR_L_ADDR            \
	MT6363_AUXADC_ADC20_L
#define PMIC_AUXADC_ADC_OUT_WAKEUP_PCHR_L_MASK            0xFF
#define PMIC_AUXADC_ADC_OUT_WAKEUP_PCHR_L_SHIFT           0
#define PMIC_AUXADC_ADC_OUT_WAKEUP_PCHR_H_ADDR            \
	MT6363_AUXADC_ADC20_H
#define PMIC_AUXADC_ADC_OUT_WAKEUP_PCHR_H_MASK            0x7F
#define PMIC_AUXADC_ADC_OUT_WAKEUP_PCHR_H_SHIFT           0
#define PMIC_AUXADC_ADC_RDY_WAKEUP_PCHR_ADDR              \
	MT6363_AUXADC_ADC20_H
#define PMIC_AUXADC_ADC_RDY_WAKEUP_PCHR_MASK              0x1
#define PMIC_AUXADC_ADC_RDY_WAKEUP_PCHR_SHIFT             7
#define PMIC_AUXADC_ADC_OUT_CH0_BY_MD_L_ADDR              \
	MT6363_AUXADC_ADC21_L
#define PMIC_AUXADC_ADC_OUT_CH0_BY_MD_L_MASK              0xFF
#define PMIC_AUXADC_ADC_OUT_CH0_BY_MD_L_SHIFT             0
#define PMIC_AUXADC_ADC_OUT_CH0_BY_MD_H_ADDR              \
	MT6363_AUXADC_ADC21_H
#define PMIC_AUXADC_ADC_OUT_CH0_BY_MD_H_MASK              0x7F
#define PMIC_AUXADC_ADC_OUT_CH0_BY_MD_H_SHIFT             0
#define PMIC_AUXADC_ADC_RDY_CH0_BY_MD_ADDR                \
	MT6363_AUXADC_ADC21_H
#define PMIC_AUXADC_ADC_RDY_CH0_BY_MD_MASK                0x1
#define PMIC_AUXADC_ADC_RDY_CH0_BY_MD_SHIFT               7
#define PMIC_AUXADC_ADC_OUT_CH0_BY_AP_L_ADDR              \
	MT6363_AUXADC_ADC22_L
#define PMIC_AUXADC_ADC_OUT_CH0_BY_AP_L_MASK              0xFF
#define PMIC_AUXADC_ADC_OUT_CH0_BY_AP_L_SHIFT             0
#define PMIC_AUXADC_ADC_OUT_CH0_BY_AP_H_ADDR              \
	MT6363_AUXADC_ADC22_H
#define PMIC_AUXADC_ADC_OUT_CH0_BY_AP_H_MASK              0x7F
#define PMIC_AUXADC_ADC_OUT_CH0_BY_AP_H_SHIFT             0
#define PMIC_AUXADC_ADC_RDY_CH0_BY_AP_ADDR                \
	MT6363_AUXADC_ADC22_H
#define PMIC_AUXADC_ADC_RDY_CH0_BY_AP_MASK                0x1
#define PMIC_AUXADC_ADC_RDY_CH0_BY_AP_SHIFT               7
#define PMIC_AUXADC_ADC_OUT_CH1_BY_MD_L_ADDR              \
	MT6363_AUXADC_ADC23_L
#define PMIC_AUXADC_ADC_OUT_CH1_BY_MD_L_MASK              0xFF
#define PMIC_AUXADC_ADC_OUT_CH1_BY_MD_L_SHIFT             0
#define PMIC_AUXADC_ADC_OUT_CH1_BY_MD_H_ADDR              \
	MT6363_AUXADC_ADC23_H
#define PMIC_AUXADC_ADC_OUT_CH1_BY_MD_H_MASK              0x7F
#define PMIC_AUXADC_ADC_OUT_CH1_BY_MD_H_SHIFT             0
#define PMIC_AUXADC_ADC_RDY_CH1_BY_MD_ADDR                \
	MT6363_AUXADC_ADC23_H
#define PMIC_AUXADC_ADC_RDY_CH1_BY_MD_MASK                0x1
#define PMIC_AUXADC_ADC_RDY_CH1_BY_MD_SHIFT               7
#define PMIC_AUXADC_ADC_OUT_CH1_BY_AP_L_ADDR              \
	MT6363_AUXADC_ADC24_L
#define PMIC_AUXADC_ADC_OUT_CH1_BY_AP_L_MASK              0xFF
#define PMIC_AUXADC_ADC_OUT_CH1_BY_AP_L_SHIFT             0
#define PMIC_AUXADC_ADC_OUT_CH1_BY_AP_H_ADDR              \
	MT6363_AUXADC_ADC24_H
#define PMIC_AUXADC_ADC_OUT_CH1_BY_AP_H_MASK              0x7F
#define PMIC_AUXADC_ADC_OUT_CH1_BY_AP_H_SHIFT             0
#define PMIC_AUXADC_ADC_RDY_CH1_BY_AP_ADDR                \
	MT6363_AUXADC_ADC24_H
#define PMIC_AUXADC_ADC_RDY_CH1_BY_AP_MASK                0x1
#define PMIC_AUXADC_ADC_RDY_CH1_BY_AP_SHIFT               7
#define PMIC_AUXADC_ADC_OUT_FGADC_PCHR_L_ADDR             \
	MT6363_AUXADC_ADC26_L
#define PMIC_AUXADC_ADC_OUT_FGADC_PCHR_L_MASK             0xFF
#define PMIC_AUXADC_ADC_OUT_FGADC_PCHR_L_SHIFT            0
#define PMIC_AUXADC_ADC_OUT_FGADC_PCHR_H_ADDR             \
	MT6363_AUXADC_ADC26_H
#define PMIC_AUXADC_ADC_OUT_FGADC_PCHR_H_MASK             0x7F
#define PMIC_AUXADC_ADC_OUT_FGADC_PCHR_H_SHIFT            0
#define PMIC_AUXADC_ADC_RDY_FGADC_PCHR_ADDR               \
	MT6363_AUXADC_ADC26_H
#define PMIC_AUXADC_ADC_RDY_FGADC_PCHR_MASK               0x1
#define PMIC_AUXADC_ADC_RDY_FGADC_PCHR_SHIFT              7
#define PMIC_AUXADC_ADC_OUT_BAT_PLUGIN_PCHR_L_ADDR        \
	MT6363_AUXADC_ADC27_L
#define PMIC_AUXADC_ADC_OUT_BAT_PLUGIN_PCHR_L_MASK        0xFF
#define PMIC_AUXADC_ADC_OUT_BAT_PLUGIN_PCHR_L_SHIFT       0
#define PMIC_AUXADC_ADC_OUT_BAT_PLUGIN_PCHR_H_ADDR        \
	MT6363_AUXADC_ADC27_H
#define PMIC_AUXADC_ADC_OUT_BAT_PLUGIN_PCHR_H_MASK        0x7F
#define PMIC_AUXADC_ADC_OUT_BAT_PLUGIN_PCHR_H_SHIFT       0
#define PMIC_AUXADC_ADC_RDY_BAT_PLUGIN_PCHR_ADDR          \
	MT6363_AUXADC_ADC27_H
#define PMIC_AUXADC_ADC_RDY_BAT_PLUGIN_PCHR_MASK          0x1
#define PMIC_AUXADC_ADC_RDY_BAT_PLUGIN_PCHR_SHIFT         7
#define PMIC_AUXADC_ADC_OUT_RAW_L_ADDR                    \
	MT6363_AUXADC_ADC30_L
#define PMIC_AUXADC_ADC_OUT_RAW_L_MASK                    0xFF
#define PMIC_AUXADC_ADC_OUT_RAW_L_SHIFT                   0
#define PMIC_AUXADC_ADC_OUT_RAW_H_ADDR                    \
	MT6363_AUXADC_ADC30_H
#define PMIC_AUXADC_ADC_OUT_RAW_H_MASK                    0x7F
#define PMIC_AUXADC_ADC_OUT_RAW_H_SHIFT                   0
#define PMIC_AUXADC_ADC_OUT_DCXO_BY_GPS_L_ADDR            \
	MT6363_AUXADC_ADC32_L
#define PMIC_AUXADC_ADC_OUT_DCXO_BY_GPS_L_MASK            0xFF
#define PMIC_AUXADC_ADC_OUT_DCXO_BY_GPS_L_SHIFT           0
#define PMIC_AUXADC_ADC_OUT_DCXO_BY_GPS_H_ADDR            \
	MT6363_AUXADC_ADC32_H
#define PMIC_AUXADC_ADC_OUT_DCXO_BY_GPS_H_MASK            0x7F
#define PMIC_AUXADC_ADC_OUT_DCXO_BY_GPS_H_SHIFT           0
#define PMIC_AUXADC_ADC_RDY_DCXO_BY_GPS_ADDR              \
	MT6363_AUXADC_ADC32_H
#define PMIC_AUXADC_ADC_RDY_DCXO_BY_GPS_MASK              0x1
#define PMIC_AUXADC_ADC_RDY_DCXO_BY_GPS_SHIFT             7
#define PMIC_AUXADC_ADC_OUT_DCXO_BY_MD_L_ADDR             \
	MT6363_AUXADC_ADC33_L
#define PMIC_AUXADC_ADC_OUT_DCXO_BY_MD_L_MASK             0xFF
#define PMIC_AUXADC_ADC_OUT_DCXO_BY_MD_L_SHIFT            0
#define PMIC_AUXADC_ADC_OUT_DCXO_BY_MD_H_ADDR             \
	MT6363_AUXADC_ADC33_H
#define PMIC_AUXADC_ADC_OUT_DCXO_BY_MD_H_MASK             0x7F
#define PMIC_AUXADC_ADC_OUT_DCXO_BY_MD_H_SHIFT            0
#define PMIC_AUXADC_ADC_RDY_DCXO_BY_MD_ADDR               \
	MT6363_AUXADC_ADC33_H
#define PMIC_AUXADC_ADC_RDY_DCXO_BY_MD_MASK               0x1
#define PMIC_AUXADC_ADC_RDY_DCXO_BY_MD_SHIFT              7
#define PMIC_AUXADC_ADC_OUT_DCXO_BY_AP_L_ADDR             \
	MT6363_AUXADC_ADC34_L
#define PMIC_AUXADC_ADC_OUT_DCXO_BY_AP_L_MASK             0xFF
#define PMIC_AUXADC_ADC_OUT_DCXO_BY_AP_L_SHIFT            0
#define PMIC_AUXADC_ADC_OUT_DCXO_BY_AP_H_ADDR             \
	MT6363_AUXADC_ADC34_H
#define PMIC_AUXADC_ADC_OUT_DCXO_BY_AP_H_MASK             0x7F
#define PMIC_AUXADC_ADC_OUT_DCXO_BY_AP_H_SHIFT            0
#define PMIC_AUXADC_ADC_RDY_DCXO_BY_AP_ADDR               \
	MT6363_AUXADC_ADC34_H
#define PMIC_AUXADC_ADC_RDY_DCXO_BY_AP_MASK               0x1
#define PMIC_AUXADC_ADC_RDY_DCXO_BY_AP_SHIFT              7
#define PMIC_AUXADC_ADC_OUT_BATID_L_ADDR                  \
	MT6363_AUXADC_ADC37_L
#define PMIC_AUXADC_ADC_OUT_BATID_L_MASK                  0xFF
#define PMIC_AUXADC_ADC_OUT_BATID_L_SHIFT                 0
#define PMIC_AUXADC_ADC_OUT_BATID_H_ADDR                  \
	MT6363_AUXADC_ADC37_H
#define PMIC_AUXADC_ADC_OUT_BATID_H_MASK                  0xF
#define PMIC_AUXADC_ADC_OUT_BATID_H_SHIFT                 0
#define PMIC_AUXADC_ADC_RDY_BATID_ADDR                    \
	MT6363_AUXADC_ADC37_H
#define PMIC_AUXADC_ADC_RDY_BATID_MASK                    0x1
#define PMIC_AUXADC_ADC_RDY_BATID_SHIFT                   7
#define PMIC_AUXADC_ADC_OUT_CH4_BY_THR1_L_ADDR            \
	MT6363_AUXADC_ADC38_L
#define PMIC_AUXADC_ADC_OUT_CH4_BY_THR1_L_MASK            0xFF
#define PMIC_AUXADC_ADC_OUT_CH4_BY_THR1_L_SHIFT           0
#define PMIC_AUXADC_ADC_OUT_CH4_BY_THR1_H_ADDR            \
	MT6363_AUXADC_ADC38_H
#define PMIC_AUXADC_ADC_OUT_CH4_BY_THR1_H_MASK            0xF
#define PMIC_AUXADC_ADC_OUT_CH4_BY_THR1_H_SHIFT           0
#define PMIC_AUXADC_ADC_RDY_CH4_BY_THR1_ADDR              \
	MT6363_AUXADC_ADC38_H
#define PMIC_AUXADC_ADC_RDY_CH4_BY_THR1_MASK              0x1
#define PMIC_AUXADC_ADC_RDY_CH4_BY_THR1_SHIFT             7
#define PMIC_AUXADC_ADC_OUT_CH4_BY_THR2_L_ADDR            \
	MT6363_AUXADC_ADC39_L
#define PMIC_AUXADC_ADC_OUT_CH4_BY_THR2_L_MASK            0xFF
#define PMIC_AUXADC_ADC_OUT_CH4_BY_THR2_L_SHIFT           0
#define PMIC_AUXADC_ADC_OUT_CH4_BY_THR2_H_ADDR            \
	MT6363_AUXADC_ADC39_H
#define PMIC_AUXADC_ADC_OUT_CH4_BY_THR2_H_MASK            0xF
#define PMIC_AUXADC_ADC_OUT_CH4_BY_THR2_H_SHIFT           0
#define PMIC_AUXADC_ADC_RDY_CH4_BY_THR2_ADDR              \
	MT6363_AUXADC_ADC39_H
#define PMIC_AUXADC_ADC_RDY_CH4_BY_THR2_MASK              0x1
#define PMIC_AUXADC_ADC_RDY_CH4_BY_THR2_SHIFT             7
#define PMIC_AUXADC_ADC_OUT_CH4_BY_THR3_L_ADDR            \
	MT6363_AUXADC_ADC40_L
#define PMIC_AUXADC_ADC_OUT_CH4_BY_THR3_L_MASK            0xFF
#define PMIC_AUXADC_ADC_OUT_CH4_BY_THR3_L_SHIFT           0
#define PMIC_AUXADC_ADC_OUT_CH4_BY_THR3_H_ADDR            \
	MT6363_AUXADC_ADC40_H
#define PMIC_AUXADC_ADC_OUT_CH4_BY_THR3_H_MASK            0xF
#define PMIC_AUXADC_ADC_OUT_CH4_BY_THR3_H_SHIFT           0
#define PMIC_AUXADC_ADC_RDY_CH4_BY_THR3_ADDR              \
	MT6363_AUXADC_ADC40_H
#define PMIC_AUXADC_ADC_RDY_CH4_BY_THR3_MASK              0x1
#define PMIC_AUXADC_ADC_RDY_CH4_BY_THR3_SHIFT             7
#define PMIC_AUXADC_ADC_OUT_CH12_NTCT0_L_ADDR             \
	MT6363_AUXADC_ADC_NTCT0_L
#define PMIC_AUXADC_ADC_OUT_CH12_NTCT0_L_MASK             0xFF
#define PMIC_AUXADC_ADC_OUT_CH12_NTCT0_L_SHIFT            0
#define PMIC_AUXADC_ADC_OUT_CH12_NTCT0_H_ADDR             \
	MT6363_AUXADC_ADC_NTCT0_H
#define PMIC_AUXADC_ADC_OUT_CH12_NTCT0_H_MASK             0xF
#define PMIC_AUXADC_ADC_OUT_CH12_NTCT0_H_SHIFT            0
#define PMIC_AUXADC_ADC_RDY_CH12_NTCT0_ADDR               \
	MT6363_AUXADC_ADC_NTCT0_H
#define PMIC_AUXADC_ADC_RDY_CH12_NTCT0_MASK               0x1
#define PMIC_AUXADC_ADC_RDY_CH12_NTCT0_SHIFT              7
#define PMIC_AUXADC_ADC_OUT_CH12_NTCT1_L_ADDR             \
	MT6363_AUXADC_ADC_NTCT1_L
#define PMIC_AUXADC_ADC_OUT_CH12_NTCT1_L_MASK             0xFF
#define PMIC_AUXADC_ADC_OUT_CH12_NTCT1_L_SHIFT            0
#define PMIC_AUXADC_ADC_OUT_CH12_NTCT1_H_ADDR             \
	MT6363_AUXADC_ADC_NTCT1_H
#define PMIC_AUXADC_ADC_OUT_CH12_NTCT1_H_MASK             0xF
#define PMIC_AUXADC_ADC_OUT_CH12_NTCT1_H_SHIFT            0
#define PMIC_AUXADC_ADC_RDY_CH12_NTCT1_ADDR               \
	MT6363_AUXADC_ADC_NTCT1_H
#define PMIC_AUXADC_ADC_RDY_CH12_NTCT1_MASK               0x1
#define PMIC_AUXADC_ADC_RDY_CH12_NTCT1_SHIFT              7
#define PMIC_AUXADC_ADC_OUT_CH12_NTCT2_L_ADDR             \
	MT6363_AUXADC_ADC_NTCT2_L
#define PMIC_AUXADC_ADC_OUT_CH12_NTCT2_L_MASK             0xFF
#define PMIC_AUXADC_ADC_OUT_CH12_NTCT2_L_SHIFT            0
#define PMIC_AUXADC_ADC_OUT_CH12_NTCT2_H_ADDR             \
	MT6363_AUXADC_ADC_NTCT2_H
#define PMIC_AUXADC_ADC_OUT_CH12_NTCT2_H_MASK             0xF
#define PMIC_AUXADC_ADC_OUT_CH12_NTCT2_H_SHIFT            0
#define PMIC_AUXADC_ADC_RDY_CH12_NTCT2_ADDR               \
	MT6363_AUXADC_ADC_NTCT2_H
#define PMIC_AUXADC_ADC_RDY_CH12_NTCT2_MASK               0x1
#define PMIC_AUXADC_ADC_RDY_CH12_NTCT2_SHIFT              7
#define PMIC_AUXADC_ADC_OUT_CH12_NTCT3_L_ADDR             \
	MT6363_AUXADC_ADC_NTCT3_L
#define PMIC_AUXADC_ADC_OUT_CH12_NTCT3_L_MASK             0xFF
#define PMIC_AUXADC_ADC_OUT_CH12_NTCT3_L_SHIFT            0
#define PMIC_AUXADC_ADC_OUT_CH12_NTCT3_H_ADDR             \
	MT6363_AUXADC_ADC_NTCT3_H
#define PMIC_AUXADC_ADC_OUT_CH12_NTCT3_H_MASK             0xF
#define PMIC_AUXADC_ADC_OUT_CH12_NTCT3_H_SHIFT            0
#define PMIC_AUXADC_ADC_RDY_CH12_NTCT3_ADDR               \
	MT6363_AUXADC_ADC_NTCT3_H
#define PMIC_AUXADC_ADC_RDY_CH12_NTCT3_MASK               0x1
#define PMIC_AUXADC_ADC_RDY_CH12_NTCT3_SHIFT              7
#define PMIC_AUXADC_ADC_OUT_CH12_L_ADDR                   \
	MT6363_AUXADC_ADC_CH12_L
#define PMIC_AUXADC_ADC_OUT_CH12_L_MASK                   0xFF
#define PMIC_AUXADC_ADC_OUT_CH12_L_SHIFT                  0
#define PMIC_AUXADC_ADC_OUT_CH12_H_ADDR                   \
	MT6363_AUXADC_ADC_CH12_H
#define PMIC_AUXADC_ADC_OUT_CH12_H_MASK                   0x7F
#define PMIC_AUXADC_ADC_OUT_CH12_H_SHIFT                  0
#define PMIC_AUXADC_ADC_RDY_CH12_ADDR                     \
	MT6363_AUXADC_ADC_CH12_H
#define PMIC_AUXADC_ADC_RDY_CH12_MASK                     0x1
#define PMIC_AUXADC_ADC_RDY_CH12_SHIFT                    7
#define PMIC_AUXADC_ADC_OUT_CH13_EXT0_L_ADDR              \
	MT6363_AUXADC_ADC_EXT0_L
#define PMIC_AUXADC_ADC_OUT_CH13_EXT0_L_MASK              0xFF
#define PMIC_AUXADC_ADC_OUT_CH13_EXT0_L_SHIFT             0
#define PMIC_AUXADC_ADC_OUT_CH13_EXT0_H_ADDR              \
	MT6363_AUXADC_ADC_EXT0_H
#define PMIC_AUXADC_ADC_OUT_CH13_EXT0_H_MASK              0x7F
#define PMIC_AUXADC_ADC_OUT_CH13_EXT0_H_SHIFT             0
#define PMIC_AUXADC_ADC_RDY_CH13_EXT0_ADDR                \
	MT6363_AUXADC_ADC_EXT0_H
#define PMIC_AUXADC_ADC_RDY_CH13_EXT0_MASK                0x1
#define PMIC_AUXADC_ADC_RDY_CH13_EXT0_SHIFT               7
#define PMIC_AUXADC_ADC_OUT_CH13_EXT1_L_ADDR              \
	MT6363_AUXADC_ADC_EXT1_L
#define PMIC_AUXADC_ADC_OUT_CH13_EXT1_L_MASK              0xFF
#define PMIC_AUXADC_ADC_OUT_CH13_EXT1_L_SHIFT             0
#define PMIC_AUXADC_ADC_OUT_CH13_EXT1_H_ADDR              \
	MT6363_AUXADC_ADC_EXT1_H
#define PMIC_AUXADC_ADC_OUT_CH13_EXT1_H_MASK              0x7F
#define PMIC_AUXADC_ADC_OUT_CH13_EXT1_H_SHIFT             0
#define PMIC_AUXADC_ADC_RDY_CH13_EXT1_ADDR                \
	MT6363_AUXADC_ADC_EXT1_H
#define PMIC_AUXADC_ADC_RDY_CH13_EXT1_MASK                0x1
#define PMIC_AUXADC_ADC_RDY_CH13_EXT1_SHIFT               7
#define PMIC_AUXADC_ADC_OUT_CH14_L_ADDR                   \
	MT6363_AUXADC_ADC_CH14_L
#define PMIC_AUXADC_ADC_OUT_CH14_L_MASK                   0xFF
#define PMIC_AUXADC_ADC_OUT_CH14_L_SHIFT                  0
#define PMIC_AUXADC_ADC_OUT_CH14_H_ADDR                   \
	MT6363_AUXADC_ADC_CH14_H
#define PMIC_AUXADC_ADC_OUT_CH14_H_MASK                   0x7F
#define PMIC_AUXADC_ADC_OUT_CH14_H_SHIFT                  0
#define PMIC_AUXADC_ADC_RDY_CH14_ADDR                     \
	MT6363_AUXADC_ADC_CH14_H
#define PMIC_AUXADC_ADC_RDY_CH14_MASK                     0x1
#define PMIC_AUXADC_ADC_RDY_CH14_SHIFT                    7
#define PMIC_AUXADC_ADC_OUT_NAG_L_ADDR                    \
	MT6363_AUXADC_ADC41_L
#define PMIC_AUXADC_ADC_OUT_NAG_L_MASK                    0xFF
#define PMIC_AUXADC_ADC_OUT_NAG_L_SHIFT                   0
#define PMIC_AUXADC_ADC_OUT_NAG_H_ADDR                    \
	MT6363_AUXADC_ADC41_H
#define PMIC_AUXADC_ADC_OUT_NAG_H_MASK                    0x7F
#define PMIC_AUXADC_ADC_OUT_NAG_H_SHIFT                   0
#define PMIC_AUXADC_ADC_RDY_NAG_ADDR                      \
	MT6363_AUXADC_ADC41_H
#define PMIC_AUXADC_ADC_RDY_NAG_MASK                      0x1
#define PMIC_AUXADC_ADC_RDY_NAG_SHIFT                     7
#define PMIC_AUXADC_ADC_OUT_IMP_L_ADDR                    \
	MT6363_AUXADC_ADC42_L
#define PMIC_AUXADC_ADC_OUT_IMP_L_MASK                    0xFF
#define PMIC_AUXADC_ADC_OUT_IMP_L_SHIFT                   0
#define PMIC_AUXADC_ADC_OUT_IMP_H_ADDR                    \
	MT6363_AUXADC_ADC42_H
#define PMIC_AUXADC_ADC_OUT_IMP_H_MASK                    0x7F
#define PMIC_AUXADC_ADC_OUT_IMP_H_SHIFT                   0
#define PMIC_AUXADC_ADC_RDY_IMP_ADDR                      \
	MT6363_AUXADC_ADC42_H
#define PMIC_AUXADC_ADC_RDY_IMP_MASK                      0x1
#define PMIC_AUXADC_ADC_RDY_IMP_SHIFT                     7
#define PMIC_AUXADC_ADC_OUT_IMP_AVG_L_ADDR                \
	MT6363_AUXADC_ADC43_L
#define PMIC_AUXADC_ADC_OUT_IMP_AVG_L_MASK                0xFF
#define PMIC_AUXADC_ADC_OUT_IMP_AVG_L_SHIFT               0
#define PMIC_AUXADC_ADC_OUT_IMP_AVG_H_ADDR                \
	MT6363_AUXADC_ADC43_H
#define PMIC_AUXADC_ADC_OUT_IMP_AVG_H_MASK                0x7F
#define PMIC_AUXADC_ADC_OUT_IMP_AVG_H_SHIFT               0
#define PMIC_AUXADC_ADC_RDY_IMP_AVG_ADDR                  \
	MT6363_AUXADC_ADC43_H
#define PMIC_AUXADC_ADC_RDY_IMP_AVG_MASK                  0x1
#define PMIC_AUXADC_ADC_RDY_IMP_AVG_SHIFT                 7
#define PMIC_AUXADC_ADC_OUT_LBAT_L_ADDR                   \
	MT6363_AUXADC_ADC44_L
#define PMIC_AUXADC_ADC_OUT_LBAT_L_MASK                   0xFF
#define PMIC_AUXADC_ADC_OUT_LBAT_L_SHIFT                  0
#define PMIC_AUXADC_ADC_OUT_LBAT_H_ADDR                   \
	MT6363_AUXADC_ADC44_H
#define PMIC_AUXADC_ADC_OUT_LBAT_H_MASK                   0xF
#define PMIC_AUXADC_ADC_OUT_LBAT_H_SHIFT                  0
#define PMIC_AUXADC_ADC_RDY_LBAT_ADDR                     \
	MT6363_AUXADC_ADC44_H
#define PMIC_AUXADC_ADC_RDY_LBAT_MASK                     0x1
#define PMIC_AUXADC_ADC_RDY_LBAT_SHIFT                    7
#define PMIC_AUXADC_ADC_OUT_LBAT2_L_ADDR                  \
	MT6363_AUXADC_ADC46_L
#define PMIC_AUXADC_ADC_OUT_LBAT2_L_MASK                  0xFF
#define PMIC_AUXADC_ADC_OUT_LBAT2_L_SHIFT                 0
#define PMIC_AUXADC_ADC_OUT_LBAT2_H_ADDR                  \
	MT6363_AUXADC_ADC46_H
#define PMIC_AUXADC_ADC_OUT_LBAT2_H_MASK                  0xF
#define PMIC_AUXADC_ADC_OUT_LBAT2_H_SHIFT                 0
#define PMIC_AUXADC_ADC_RDY_LBAT2_ADDR                    \
	MT6363_AUXADC_ADC46_H
#define PMIC_AUXADC_ADC_RDY_LBAT2_MASK                    0x1
#define PMIC_AUXADC_ADC_RDY_LBAT2_SHIFT                   7
#define PMIC_AUXADC_ADC_OUT_BAT_TEMP_L_ADDR               \
	MT6363_AUXADC_ADC45_L
#define PMIC_AUXADC_ADC_OUT_BAT_TEMP_L_MASK               0xFF
#define PMIC_AUXADC_ADC_OUT_BAT_TEMP_L_SHIFT              0
#define PMIC_AUXADC_ADC_OUT_BAT_TEMP_H_ADDR               \
	MT6363_AUXADC_ADC45_H
#define PMIC_AUXADC_ADC_OUT_BAT_TEMP_H_MASK               0xF
#define PMIC_AUXADC_ADC_OUT_BAT_TEMP_H_SHIFT              0
#define PMIC_AUXADC_ADC_RDY_BAT_TEMP_ADDR                 \
	MT6363_AUXADC_ADC45_H
#define PMIC_AUXADC_ADC_RDY_BAT_TEMP_MASK                 0x1
#define PMIC_AUXADC_ADC_RDY_BAT_TEMP_SHIFT                7
#define PMIC_AUXADC_ADC_OUT_THR_HW_L_ADDR                 \
	MT6363_AUXADC_ADC47_L
#define PMIC_AUXADC_ADC_OUT_THR_HW_L_MASK                 0xFF
#define PMIC_AUXADC_ADC_OUT_THR_HW_L_SHIFT                0
#define PMIC_AUXADC_ADC_OUT_THR_HW_H_ADDR                 \
	MT6363_AUXADC_ADC47_H
#define PMIC_AUXADC_ADC_OUT_THR_HW_H_MASK                 0xF
#define PMIC_AUXADC_ADC_OUT_THR_HW_H_SHIFT                0
#define PMIC_AUXADC_ADC_RDY_THR_HW_ADDR                   \
	MT6363_AUXADC_ADC47_H
#define PMIC_AUXADC_ADC_RDY_THR_HW_MASK                   0x1
#define PMIC_AUXADC_ADC_RDY_THR_HW_SHIFT                  7
#define PMIC_AUXADC_ADC_OUT_MDRT_L_ADDR                   \
	MT6363_AUXADC_ADC48_L
#define PMIC_AUXADC_ADC_OUT_MDRT_L_MASK                   0xFF
#define PMIC_AUXADC_ADC_OUT_MDRT_L_SHIFT                  0
#define PMIC_AUXADC_ADC_OUT_MDRT_H_ADDR                   \
	MT6363_AUXADC_ADC48_H
#define PMIC_AUXADC_ADC_OUT_MDRT_H_MASK                   0x7F
#define PMIC_AUXADC_ADC_OUT_MDRT_H_SHIFT                  0
#define PMIC_AUXADC_ADC_RDY_MDRT_ADDR                     \
	MT6363_AUXADC_ADC48_H
#define PMIC_AUXADC_ADC_RDY_MDRT_MASK                     0x1
#define PMIC_AUXADC_ADC_RDY_MDRT_SHIFT                    7
#define PMIC_AUXADC_ADC_OUT_DCXO_MDRT_L_ADDR              \
	MT6363_AUXADC_ADC49_L
#define PMIC_AUXADC_ADC_OUT_DCXO_MDRT_L_MASK              0xFF
#define PMIC_AUXADC_ADC_OUT_DCXO_MDRT_L_SHIFT             0
#define PMIC_AUXADC_ADC_OUT_DCXO_MDRT_H_ADDR              \
	MT6363_AUXADC_ADC49_H
#define PMIC_AUXADC_ADC_OUT_DCXO_MDRT_H_MASK              0x7F
#define PMIC_AUXADC_ADC_OUT_DCXO_MDRT_H_SHIFT             0
#define PMIC_AUXADC_ADC_RDY_DCXO_MDRT_ADDR                \
	MT6363_AUXADC_ADC49_H
#define PMIC_AUXADC_ADC_RDY_DCXO_MDRT_MASK                0x1
#define PMIC_AUXADC_ADC_RDY_DCXO_MDRT_SHIFT               7
#define PMIC_SDMADC_ADC_OUT_CH0_L_ADDR                    \
	MT6363_SDMADC_ADC0_L
#define PMIC_SDMADC_ADC_OUT_CH0_L_MASK                    0xFF
#define PMIC_SDMADC_ADC_OUT_CH0_L_SHIFT                   0
#define PMIC_SDMADC_ADC_OUT_CH0_H_ADDR                    \
	MT6363_SDMADC_ADC0_H
#define PMIC_SDMADC_ADC_OUT_CH0_H_MASK                    0x7F
#define PMIC_SDMADC_ADC_OUT_CH0_H_SHIFT                   0
#define PMIC_SDMADC_ADC_RDY_CH0_ADDR                      \
	MT6363_SDMADC_ADC0_H
#define PMIC_SDMADC_ADC_RDY_CH0_MASK                      0x1
#define PMIC_SDMADC_ADC_RDY_CH0_SHIFT                     7
#define PMIC_AUXADC_ADC_BUSY_IN_L_ADDR                    \
	MT6363_AUXADC_STA0
#define PMIC_AUXADC_ADC_BUSY_IN_L_MASK                    0xFF
#define PMIC_AUXADC_ADC_BUSY_IN_L_SHIFT                   0
#define PMIC_AUXADC_ADC_BUSY_IN_H_ADDR                    \
	MT6363_AUXADC_STA1
#define PMIC_AUXADC_ADC_BUSY_IN_H_MASK                    0x7F
#define PMIC_AUXADC_ADC_BUSY_IN_H_SHIFT                   0
#define PMIC_AUXADC_ADC_BUSY_IN_WAKEUP_ADDR               \
	MT6363_AUXADC_STA1
#define PMIC_AUXADC_ADC_BUSY_IN_WAKEUP_MASK               0x1
#define PMIC_AUXADC_ADC_BUSY_IN_WAKEUP_SHIFT              7
#define PMIC_AUXADC_ADC_BUSY_IN_DCXO_GPS_AP_ADDR          \
	MT6363_AUXADC_STA2
#define PMIC_AUXADC_ADC_BUSY_IN_DCXO_GPS_AP_MASK          0x1
#define PMIC_AUXADC_ADC_BUSY_IN_DCXO_GPS_AP_SHIFT         0
#define PMIC_AUXADC_ADC_BUSY_IN_DCXO_GPS_MD_ADDR          \
	MT6363_AUXADC_STA2
#define PMIC_AUXADC_ADC_BUSY_IN_DCXO_GPS_MD_MASK          0x1
#define PMIC_AUXADC_ADC_BUSY_IN_DCXO_GPS_MD_SHIFT         1
#define PMIC_AUXADC_ADC_BUSY_IN_DCXO_GPS_ADDR             \
	MT6363_AUXADC_STA2
#define PMIC_AUXADC_ADC_BUSY_IN_DCXO_GPS_MASK             0x1
#define PMIC_AUXADC_ADC_BUSY_IN_DCXO_GPS_SHIFT            2
#define PMIC_AUXADC_ADC_BUSY_IN_SHARE_ADDR                \
	MT6363_AUXADC_STA2
#define PMIC_AUXADC_ADC_BUSY_IN_SHARE_MASK                0x1
#define PMIC_AUXADC_ADC_BUSY_IN_SHARE_SHIFT               3
#define PMIC_AUXADC_ADC_BUSY_IN_GPS_AP_ADDR               \
	MT6363_AUXADC_STA2
#define PMIC_AUXADC_ADC_BUSY_IN_GPS_AP_MASK               0x1
#define PMIC_AUXADC_ADC_BUSY_IN_GPS_AP_SHIFT              4
#define PMIC_AUXADC_ADC_BUSY_IN_GPS_MD_ADDR               \
	MT6363_AUXADC_STA2
#define PMIC_AUXADC_ADC_BUSY_IN_GPS_MD_MASK               0x1
#define PMIC_AUXADC_ADC_BUSY_IN_GPS_MD_SHIFT              5
#define PMIC_AUXADC_ADC_BUSY_IN_GPS_ADDR                  \
	MT6363_AUXADC_STA2
#define PMIC_AUXADC_ADC_BUSY_IN_GPS_MASK                  0x1
#define PMIC_AUXADC_ADC_BUSY_IN_GPS_SHIFT                 6
#define PMIC_AUXADC_ADC_BUSY_IN_THR_MD_ADDR               \
	MT6363_AUXADC_STA2
#define PMIC_AUXADC_ADC_BUSY_IN_THR_MD_MASK               0x1
#define PMIC_AUXADC_ADC_BUSY_IN_THR_MD_SHIFT              7
#define PMIC_AUXADC_ADC_BUSY_IN_BAT_PLUGIN_PCHR_ADDR      \
	MT6363_AUXADC_STA3
#define PMIC_AUXADC_ADC_BUSY_IN_BAT_PLUGIN_PCHR_MASK      0x1
#define PMIC_AUXADC_ADC_BUSY_IN_BAT_PLUGIN_PCHR_SHIFT     0
#define PMIC_AUXADC_ADC_BUSY_IN_FGADC_PCHR_ADDR           \
	MT6363_AUXADC_STA3
#define PMIC_AUXADC_ADC_BUSY_IN_FGADC_PCHR_MASK           0x1
#define PMIC_AUXADC_ADC_BUSY_IN_FGADC_PCHR_SHIFT          1
#define PMIC_AUXADC_ADC_BUSY_IN_BATID_ADDR                \
	MT6363_AUXADC_STA3
#define PMIC_AUXADC_ADC_BUSY_IN_BATID_MASK                0x1
#define PMIC_AUXADC_ADC_BUSY_IN_BATID_SHIFT               2
#define PMIC_AUXADC_ADC_BUSY_IN_PWRON_ADDR                \
	MT6363_AUXADC_STA3
#define PMIC_AUXADC_ADC_BUSY_IN_PWRON_MASK                0x1
#define PMIC_AUXADC_ADC_BUSY_IN_PWRON_SHIFT               3
#define PMIC_AUXADC_ADC_BUSY_IN_THR1_ADDR                 \
	MT6363_AUXADC_STA3
#define PMIC_AUXADC_ADC_BUSY_IN_THR1_MASK                 0x1
#define PMIC_AUXADC_ADC_BUSY_IN_THR1_SHIFT                4
#define PMIC_AUXADC_ADC_BUSY_IN_THR2_ADDR                 \
	MT6363_AUXADC_STA3
#define PMIC_AUXADC_ADC_BUSY_IN_THR2_MASK                 0x1
#define PMIC_AUXADC_ADC_BUSY_IN_THR2_SHIFT                5
#define PMIC_AUXADC_ADC_BUSY_IN_THR3_ADDR                 \
	MT6363_AUXADC_STA3
#define PMIC_AUXADC_ADC_BUSY_IN_THR3_MASK                 0x1
#define PMIC_AUXADC_ADC_BUSY_IN_THR3_SHIFT                6
#define PMIC_AUXADC_ADC_BUSY_IN_DCXO_MDRT_ADDR            \
	MT6363_AUXADC_STA4
#define PMIC_AUXADC_ADC_BUSY_IN_DCXO_MDRT_MASK            0x1
#define PMIC_AUXADC_ADC_BUSY_IN_DCXO_MDRT_SHIFT           0
#define PMIC_AUXADC_ADC_BUSY_IN_MDRT_ADDR                 \
	MT6363_AUXADC_STA4
#define PMIC_AUXADC_ADC_BUSY_IN_MDRT_MASK                 0x1
#define PMIC_AUXADC_ADC_BUSY_IN_MDRT_SHIFT                1
#define PMIC_AUXADC_ADC_BUSY_IN_THR_HW_ADDR               \
	MT6363_AUXADC_STA4
#define PMIC_AUXADC_ADC_BUSY_IN_THR_HW_MASK               0x1
#define PMIC_AUXADC_ADC_BUSY_IN_THR_HW_SHIFT              2
#define PMIC_AUXADC_ADC_BUSY_IN_LBAT2_ADDR                \
	MT6363_AUXADC_STA4
#define PMIC_AUXADC_ADC_BUSY_IN_LBAT2_MASK                0x1
#define PMIC_AUXADC_ADC_BUSY_IN_LBAT2_SHIFT               3
#define PMIC_AUXADC_ADC_BUSY_IN_BAT_TEMP_ADDR             \
	MT6363_AUXADC_STA4
#define PMIC_AUXADC_ADC_BUSY_IN_BAT_TEMP_MASK             0x1
#define PMIC_AUXADC_ADC_BUSY_IN_BAT_TEMP_SHIFT            4
#define PMIC_AUXADC_ADC_BUSY_IN_LBAT_ADDR                 \
	MT6363_AUXADC_STA4
#define PMIC_AUXADC_ADC_BUSY_IN_LBAT_MASK                 0x1
#define PMIC_AUXADC_ADC_BUSY_IN_LBAT_SHIFT                5
#define PMIC_AUXADC_ADC_BUSY_IN_IMP_ADDR                  \
	MT6363_AUXADC_STA4
#define PMIC_AUXADC_ADC_BUSY_IN_IMP_MASK                  0x1
#define PMIC_AUXADC_ADC_BUSY_IN_IMP_SHIFT                 6
#define PMIC_AUXADC_ADC_BUSY_IN_NAG_ADDR                  \
	MT6363_AUXADC_STA4
#define PMIC_AUXADC_ADC_BUSY_IN_NAG_MASK                  0x1
#define PMIC_AUXADC_ADC_BUSY_IN_NAG_SHIFT                 7
#define PMIC_AUXADC_ADC_BUSY_IN_CH12_NTCT0_ADDR           \
	MT6363_AUXADC_STA5
#define PMIC_AUXADC_ADC_BUSY_IN_CH12_NTCT0_MASK           0x1
#define PMIC_AUXADC_ADC_BUSY_IN_CH12_NTCT0_SHIFT          0
#define PMIC_AUXADC_ADC_BUSY_IN_CH12_NTCT1_ADDR           \
	MT6363_AUXADC_STA5
#define PMIC_AUXADC_ADC_BUSY_IN_CH12_NTCT1_MASK           0x1
#define PMIC_AUXADC_ADC_BUSY_IN_CH12_NTCT1_SHIFT          1
#define PMIC_AUXADC_ADC_BUSY_IN_CH12_NTCT2_ADDR           \
	MT6363_AUXADC_STA5
#define PMIC_AUXADC_ADC_BUSY_IN_CH12_NTCT2_MASK           0x1
#define PMIC_AUXADC_ADC_BUSY_IN_CH12_NTCT2_SHIFT          2
#define PMIC_AUXADC_ADC_BUSY_IN_CH12_NTCT3_ADDR           \
	MT6363_AUXADC_STA5
#define PMIC_AUXADC_ADC_BUSY_IN_CH12_NTCT3_MASK           0x1
#define PMIC_AUXADC_ADC_BUSY_IN_CH12_NTCT3_SHIFT          3
#define PMIC_AUXADC_ADC_BUSY_IN_CH13_EXT0_ADDR            \
	MT6363_AUXADC_STA5
#define PMIC_AUXADC_ADC_BUSY_IN_CH13_EXT0_MASK            0x1
#define PMIC_AUXADC_ADC_BUSY_IN_CH13_EXT0_SHIFT           4
#define PMIC_AUXADC_ADC_BUSY_IN_CH13_EXT1_ADDR            \
	MT6363_AUXADC_STA5
#define PMIC_AUXADC_ADC_BUSY_IN_CH13_EXT1_MASK            0x1
#define PMIC_AUXADC_ADC_BUSY_IN_CH13_EXT1_SHIFT           5
#define PMIC_SDMADC_ADC_BUSY_IN_CH0_ADDR                  \
	MT6363_SDMADC_STA0
#define PMIC_SDMADC_ADC_BUSY_IN_CH0_MASK                  0x1
#define PMIC_SDMADC_ADC_BUSY_IN_CH0_SHIFT                 0
#define PMIC_AUXADC_DIG_2_ANA_ID_ADDR                     \
	MT6363_AUXADC_DIG_2_DSN_ANA_ID
#define PMIC_AUXADC_DIG_2_ANA_ID_MASK                     0xFF
#define PMIC_AUXADC_DIG_2_ANA_ID_SHIFT                    0
#define PMIC_AUXADC_DIG_2_DIG_ID_ADDR                     \
	MT6363_AUXADC_DIG_2_DSN_DIG_ID
#define PMIC_AUXADC_DIG_2_DIG_ID_MASK                     0xFF
#define PMIC_AUXADC_DIG_2_DIG_ID_SHIFT                    0
#define PMIC_AUXADC_DIG_2_ANA_MINOR_REV_ADDR              \
	MT6363_AUXADC_DIG_2_DSN_ANA_REV
#define PMIC_AUXADC_DIG_2_ANA_MINOR_REV_MASK              0xF
#define PMIC_AUXADC_DIG_2_ANA_MINOR_REV_SHIFT             0
#define PMIC_AUXADC_DIG_2_ANA_MAJOR_REV_ADDR              \
	MT6363_AUXADC_DIG_2_DSN_ANA_REV
#define PMIC_AUXADC_DIG_2_ANA_MAJOR_REV_MASK              0xF
#define PMIC_AUXADC_DIG_2_ANA_MAJOR_REV_SHIFT             4
#define PMIC_AUXADC_DIG_2_DIG_MINOR_REV_ADDR              \
	MT6363_AUXADC_DIG_2_DSN_DIG_REV
#define PMIC_AUXADC_DIG_2_DIG_MINOR_REV_MASK              0xF
#define PMIC_AUXADC_DIG_2_DIG_MINOR_REV_SHIFT             0
#define PMIC_AUXADC_DIG_2_DIG_MAJOR_REV_ADDR              \
	MT6363_AUXADC_DIG_2_DSN_DIG_REV
#define PMIC_AUXADC_DIG_2_DIG_MAJOR_REV_MASK              0xF
#define PMIC_AUXADC_DIG_2_DIG_MAJOR_REV_SHIFT             4
#define PMIC_AUXADC_DIG_2_DSN_CBS_ADDR                    \
	MT6363_AUXADC_DIG_2_DSN_DBI
#define PMIC_AUXADC_DIG_2_DSN_CBS_MASK                    0x3
#define PMIC_AUXADC_DIG_2_DSN_CBS_SHIFT                   0
#define PMIC_AUXADC_DIG_2_DSN_BIX_ADDR                    \
	MT6363_AUXADC_DIG_2_DSN_DBI
#define PMIC_AUXADC_DIG_2_DSN_BIX_MASK                    0x3
#define PMIC_AUXADC_DIG_2_DSN_BIX_SHIFT                   2
#define PMIC_AUXADC_DIG_2_DSN_ESP_ADDR                    \
	MT6363_AUXADC_DIG_2_DSN_ESP
#define PMIC_AUXADC_DIG_2_DSN_ESP_MASK                    0xFF
#define PMIC_AUXADC_DIG_2_DSN_ESP_SHIFT                   0
#define PMIC_AUXADC_DIG_2_DSN_FPI_ADDR                    \
	MT6363_AUXADC_DIG_2_DSN_FPI
#define PMIC_AUXADC_DIG_2_DSN_FPI_MASK                    0xFF
#define PMIC_AUXADC_DIG_2_DSN_FPI_SHIFT                   0
#define PMIC_AUXADC_DIG_2_DSN_DXI_ADDR                    \
	MT6363_AUXADC_DIG_2_DSN_DXI
#define PMIC_AUXADC_DIG_2_DSN_DXI_MASK                    0xFF
#define PMIC_AUXADC_DIG_2_DSN_DXI_SHIFT                   0
#define PMIC_AUXADC_RQST_CH0_ADDR                         \
	MT6363_AUXADC_RQST0
#define PMIC_AUXADC_RQST_CH0_MASK                         0x1
#define PMIC_AUXADC_RQST_CH0_SHIFT                        0
#define PMIC_AUXADC_RQST_CH1_ADDR                         \
	MT6363_AUXADC_RQST0
#define PMIC_AUXADC_RQST_CH1_MASK                         0x1
#define PMIC_AUXADC_RQST_CH1_SHIFT                        1
#define PMIC_AUXADC_RQST_CH2_ADDR                         \
	MT6363_AUXADC_RQST0
#define PMIC_AUXADC_RQST_CH2_MASK                         0x1
#define PMIC_AUXADC_RQST_CH2_SHIFT                        2
#define PMIC_AUXADC_RQST_CH3_ADDR                         \
	MT6363_AUXADC_RQST0
#define PMIC_AUXADC_RQST_CH3_MASK                         0x1
#define PMIC_AUXADC_RQST_CH3_SHIFT                        3
#define PMIC_AUXADC_RQST_CH4_ADDR                         \
	MT6363_AUXADC_RQST0
#define PMIC_AUXADC_RQST_CH4_MASK                         0x1
#define PMIC_AUXADC_RQST_CH4_SHIFT                        4
#define PMIC_AUXADC_RQST_CH5_ADDR                         \
	MT6363_AUXADC_RQST0
#define PMIC_AUXADC_RQST_CH5_MASK                         0x1
#define PMIC_AUXADC_RQST_CH5_SHIFT                        5
#define PMIC_AUXADC_RQST_CH6_ADDR                         \
	MT6363_AUXADC_RQST0
#define PMIC_AUXADC_RQST_CH6_MASK                         0x1
#define PMIC_AUXADC_RQST_CH6_SHIFT                        6
#define PMIC_AUXADC_RQST_CH7_ADDR                         \
	MT6363_AUXADC_RQST0
#define PMIC_AUXADC_RQST_CH7_MASK                         0x1
#define PMIC_AUXADC_RQST_CH7_SHIFT                        7
#define PMIC_AUXADC_RQST_CH8_ADDR                         \
	MT6363_AUXADC_RQST1
#define PMIC_AUXADC_RQST_CH8_MASK                         0x1
#define PMIC_AUXADC_RQST_CH8_SHIFT                        0
#define PMIC_AUXADC_RQST_CH9_ADDR                         \
	MT6363_AUXADC_RQST1
#define PMIC_AUXADC_RQST_CH9_MASK                         0x1
#define PMIC_AUXADC_RQST_CH9_SHIFT                        1
#define PMIC_AUXADC_RQST_CH10_ADDR                        \
	MT6363_AUXADC_RQST1
#define PMIC_AUXADC_RQST_CH10_MASK                        0x1
#define PMIC_AUXADC_RQST_CH10_SHIFT                       2
#define PMIC_AUXADC_RQST_CH11_ADDR                        \
	MT6363_AUXADC_RQST1
#define PMIC_AUXADC_RQST_CH11_MASK                        0x1
#define PMIC_AUXADC_RQST_CH11_SHIFT                       3
#define PMIC_AUXADC_RQST_CH12_ADDR                        \
	MT6363_AUXADC_RQST1
#define PMIC_AUXADC_RQST_CH12_MASK                        0x1
#define PMIC_AUXADC_RQST_CH12_SHIFT                       4
#define PMIC_AUXADC_RQST_CH13_ADDR                        \
	MT6363_AUXADC_RQST1
#define PMIC_AUXADC_RQST_CH13_MASK                        0x1
#define PMIC_AUXADC_RQST_CH13_SHIFT                       5
#define PMIC_AUXADC_RQST_CH14_ADDR                        \
	MT6363_AUXADC_RQST1
#define PMIC_AUXADC_RQST_CH14_MASK                        0x1
#define PMIC_AUXADC_RQST_CH14_SHIFT                       6
#define PMIC_AUXADC_RQST_CH15_ADDR                        \
	MT6363_AUXADC_RQST1
#define PMIC_AUXADC_RQST_CH15_MASK                        0x1
#define PMIC_AUXADC_RQST_CH15_SHIFT                       7
#define PMIC_SDMADC_TIA_RSV2_ADDR                         \
	MT6363_SDMADC_TIA_RESERVE2
#define PMIC_SDMADC_TIA_RSV2_MASK                         0x1
#define PMIC_SDMADC_TIA_RSV2_SHIFT                        0
#define PMIC_AUXADC_RQST_CH0_BY_MD_ADDR                   \
	MT6363_AUXADC_RQST2
#define PMIC_AUXADC_RQST_CH0_BY_MD_MASK                   0x1
#define PMIC_AUXADC_RQST_CH0_BY_MD_SHIFT                  0
#define PMIC_AUXADC_RQST_CH1_BY_MD_ADDR                   \
	MT6363_AUXADC_RQST2
#define PMIC_AUXADC_RQST_CH1_BY_MD_MASK                   0x1
#define PMIC_AUXADC_RQST_CH1_BY_MD_SHIFT                  1
#define PMIC_AUXADC_RQST_CH4_BY_MD_ADDR                   \
	MT6363_AUXADC_RQST2
#define PMIC_AUXADC_RQST_CH4_BY_MD_MASK                   0x1
#define PMIC_AUXADC_RQST_CH4_BY_MD_SHIFT                  2
#define PMIC_AUXADC_RQST_CH7_BY_MD_ADDR                   \
	MT6363_AUXADC_RQST2
#define PMIC_AUXADC_RQST_CH7_BY_MD_MASK                   0x1
#define PMIC_AUXADC_RQST_CH7_BY_MD_SHIFT                  3
#define PMIC_AUXADC_RQST_CH7_BY_GPS_ADDR                  \
	MT6363_AUXADC_RQST2
#define PMIC_AUXADC_RQST_CH7_BY_GPS_MASK                  0x1
#define PMIC_AUXADC_RQST_CH7_BY_GPS_SHIFT                 4
#define PMIC_AUXADC_RQST_DCXO_BY_MD_ADDR                  \
	MT6363_AUXADC_RQST2
#define PMIC_AUXADC_RQST_DCXO_BY_MD_MASK                  0x1
#define PMIC_AUXADC_RQST_DCXO_BY_MD_SHIFT                 5
#define PMIC_AUXADC_RQST_DCXO_BY_GPS_ADDR                 \
	MT6363_AUXADC_RQST2
#define PMIC_AUXADC_RQST_DCXO_BY_GPS_MASK                 0x1
#define PMIC_AUXADC_RQST_DCXO_BY_GPS_SHIFT                6
#define PMIC_AUXADC_RQST_BATID_ADDR                       \
	MT6363_AUXADC_RQST2
#define PMIC_AUXADC_RQST_BATID_MASK                       0x1
#define PMIC_AUXADC_RQST_BATID_SHIFT                      7
#define PMIC_AUXADC_RQST_CH4_BY_THR1_ADDR                 \
	MT6363_AUXADC_RQST3
#define PMIC_AUXADC_RQST_CH4_BY_THR1_MASK                 0x1
#define PMIC_AUXADC_RQST_CH4_BY_THR1_SHIFT                0
#define PMIC_AUXADC_RQST_CH4_BY_THR2_ADDR                 \
	MT6363_AUXADC_RQST3
#define PMIC_AUXADC_RQST_CH4_BY_THR2_MASK                 0x1
#define PMIC_AUXADC_RQST_CH4_BY_THR2_SHIFT                1
#define PMIC_AUXADC_RQST_CH4_BY_THR3_ADDR                 \
	MT6363_AUXADC_RQST3
#define PMIC_AUXADC_RQST_CH4_BY_THR3_MASK                 0x1
#define PMIC_AUXADC_RQST_CH4_BY_THR3_SHIFT                2
#define PMIC_AUXADC_RQST_RSV1_ADDR                        \
	MT6363_AUXADC_RQST3
#define PMIC_AUXADC_RQST_RSV1_MASK                        0x1
#define PMIC_AUXADC_RQST_RSV1_SHIFT                       3
#define PMIC_AUXADC_RQST_CH12_NTCT0_ADDR                  \
	MT6363_AUXADC_RQST4
#define PMIC_AUXADC_RQST_CH12_NTCT0_MASK                  0x1
#define PMIC_AUXADC_RQST_CH12_NTCT0_SHIFT                 0
#define PMIC_AUXADC_RQST_CH12_NTCT1_ADDR                  \
	MT6363_AUXADC_RQST4
#define PMIC_AUXADC_RQST_CH12_NTCT1_MASK                  0x1
#define PMIC_AUXADC_RQST_CH12_NTCT1_SHIFT                 1
#define PMIC_AUXADC_RQST_CH12_NTCT2_ADDR                  \
	MT6363_AUXADC_RQST4
#define PMIC_AUXADC_RQST_CH12_NTCT2_MASK                  0x1
#define PMIC_AUXADC_RQST_CH12_NTCT2_SHIFT                 2
#define PMIC_AUXADC_RQST_CH12_NTCT3_ADDR                  \
	MT6363_AUXADC_RQST4
#define PMIC_AUXADC_RQST_CH12_NTCT3_MASK                  0x1
#define PMIC_AUXADC_RQST_CH12_NTCT3_SHIFT                 3
#define PMIC_AUXADC_RQST_CH13_EXT0_ADDR                   \
	MT6363_AUXADC_RQST4
#define PMIC_AUXADC_RQST_CH13_EXT0_MASK                   0x1
#define PMIC_AUXADC_RQST_CH13_EXT0_SHIFT                  4
#define PMIC_AUXADC_RQST_CH13_EXT1_ADDR                   \
	MT6363_AUXADC_RQST4
#define PMIC_AUXADC_RQST_CH13_EXT1_MASK                   0x1
#define PMIC_AUXADC_RQST_CH13_EXT1_SHIFT                  5
#define PMIC_SDMADC_RQST_CH0_ADDR                         \
	MT6363_SDMADC_RQST0
#define PMIC_SDMADC_RQST_CH0_MASK                         0x1
#define PMIC_SDMADC_RQST_CH0_SHIFT                        0
#define PMIC_AUXADC_DIG_3_ANA_ID_ADDR                     \
	MT6363_AUXADC_DIG_3_DSN_ANA_ID
#define PMIC_AUXADC_DIG_3_ANA_ID_MASK                     0xFF
#define PMIC_AUXADC_DIG_3_ANA_ID_SHIFT                    0
#define PMIC_AUXADC_DIG_3_DIG_ID_ADDR                     \
	MT6363_AUXADC_DIG_3_DSN_DIG_ID
#define PMIC_AUXADC_DIG_3_DIG_ID_MASK                     0xFF
#define PMIC_AUXADC_DIG_3_DIG_ID_SHIFT                    0
#define PMIC_AUXADC_DIG_3_ANA_MINOR_REV_ADDR              \
	MT6363_AUXADC_DIG_3_DSN_ANA_REV
#define PMIC_AUXADC_DIG_3_ANA_MINOR_REV_MASK              0xF
#define PMIC_AUXADC_DIG_3_ANA_MINOR_REV_SHIFT             0
#define PMIC_AUXADC_DIG_3_ANA_MAJOR_REV_ADDR              \
	MT6363_AUXADC_DIG_3_DSN_ANA_REV
#define PMIC_AUXADC_DIG_3_ANA_MAJOR_REV_MASK              0xF
#define PMIC_AUXADC_DIG_3_ANA_MAJOR_REV_SHIFT             4
#define PMIC_AUXADC_DIG_3_DIG_MINOR_REV_ADDR              \
	MT6363_AUXADC_DIG_3_DSN_DIG_REV
#define PMIC_AUXADC_DIG_3_DIG_MINOR_REV_MASK              0xF
#define PMIC_AUXADC_DIG_3_DIG_MINOR_REV_SHIFT             0
#define PMIC_AUXADC_DIG_3_DIG_MAJOR_REV_ADDR              \
	MT6363_AUXADC_DIG_3_DSN_DIG_REV
#define PMIC_AUXADC_DIG_3_DIG_MAJOR_REV_MASK              0xF
#define PMIC_AUXADC_DIG_3_DIG_MAJOR_REV_SHIFT             4
#define PMIC_AUXADC_DIG_3_DSN_CBS_ADDR                    \
	MT6363_AUXADC_DIG_3_DSN_DBI
#define PMIC_AUXADC_DIG_3_DSN_CBS_MASK                    0x3
#define PMIC_AUXADC_DIG_3_DSN_CBS_SHIFT                   0
#define PMIC_AUXADC_DIG_3_DSN_BIX_ADDR                    \
	MT6363_AUXADC_DIG_3_DSN_DBI
#define PMIC_AUXADC_DIG_3_DSN_BIX_MASK                    0x3
#define PMIC_AUXADC_DIG_3_DSN_BIX_SHIFT                   2
#define PMIC_AUXADC_DIG_3_DSN_ESP_ADDR                    \
	MT6363_AUXADC_DIG_3_DSN_ESP
#define PMIC_AUXADC_DIG_3_DSN_ESP_MASK                    0xFF
#define PMIC_AUXADC_DIG_3_DSN_ESP_SHIFT                   0
#define PMIC_AUXADC_DIG_3_DSN_FPI_ADDR                    \
	MT6363_AUXADC_DIG_3_DSN_FPI
#define PMIC_AUXADC_DIG_3_DSN_FPI_MASK                    0xFF
#define PMIC_AUXADC_DIG_3_DSN_FPI_SHIFT                   0
#define PMIC_AUXADC_DIG_3_DSN_DXI_ADDR                    \
	MT6363_AUXADC_DIG_3_DSN_DXI
#define PMIC_AUXADC_DIG_3_DSN_DXI_MASK                    0xFF
#define PMIC_AUXADC_DIG_3_DSN_DXI_SHIFT                   0
#define PMIC_AUXADC_ADC_PWDB_ADDR                         \
	MT6363_AUXADC_CON0
#define PMIC_AUXADC_ADC_PWDB_MASK                         0x1
#define PMIC_AUXADC_ADC_PWDB_SHIFT                        0
#define PMIC_AUXADC_ADC_PWDB_SWCTRL_ADDR                  \
	MT6363_AUXADC_CON0
#define PMIC_AUXADC_ADC_PWDB_SWCTRL_MASK                  0x1
#define PMIC_AUXADC_ADC_PWDB_SWCTRL_SHIFT                 1
#define PMIC_AUXADC_STRUP_CK_ON_ENB_ADDR                  \
	MT6363_AUXADC_CON0
#define PMIC_AUXADC_STRUP_CK_ON_ENB_MASK                  0x1
#define PMIC_AUXADC_STRUP_CK_ON_ENB_SHIFT                 2
#define PMIC_AUXADC_SRCLKEN_CK_EN_ADDR                    \
	MT6363_AUXADC_CON0
#define PMIC_AUXADC_SRCLKEN_CK_EN_MASK                    0x1
#define PMIC_AUXADC_SRCLKEN_CK_EN_SHIFT                   4
#define PMIC_AUXADC_CK_AON_GPS_ADDR                       \
	MT6363_AUXADC_CON0
#define PMIC_AUXADC_CK_AON_GPS_MASK                       0x1
#define PMIC_AUXADC_CK_AON_GPS_SHIFT                      5
#define PMIC_AUXADC_CK_AON_MD_ADDR                        \
	MT6363_AUXADC_CON0
#define PMIC_AUXADC_CK_AON_MD_MASK                        0x1
#define PMIC_AUXADC_CK_AON_MD_SHIFT                       6
#define PMIC_AUXADC_CK_AON_ADDR                           \
	MT6363_AUXADC_CON0
#define PMIC_AUXADC_CK_AON_MASK                           0x1
#define PMIC_AUXADC_CK_AON_SHIFT                          7
#define PMIC_AUXADC_CK_ON_EXTD_ADDR                       \
	MT6363_AUXADC_CON1
#define PMIC_AUXADC_CK_ON_EXTD_MASK                       0x3F
#define PMIC_AUXADC_CK_ON_EXTD_SHIFT                      0
#define PMIC_AUXADC_SRCLKEN_SRC_SEL_ADDR                  \
	MT6363_AUXADC_CON1
#define PMIC_AUXADC_SRCLKEN_SRC_SEL_MASK                  0x3
#define PMIC_AUXADC_SRCLKEN_SRC_SEL_SHIFT                 6
#define PMIC_AUXADC_SPL_NUM_SMALL_ADDR                    \
	MT6363_AUXADC_SPL_CON0
#define PMIC_AUXADC_SPL_NUM_SMALL_MASK                    0xFF
#define PMIC_AUXADC_SPL_NUM_SMALL_SHIFT                   0
#define PMIC_AUXADC_SPL_NUM_LARGE_ADDR                    \
	MT6363_AUXADC_SPL_CON1
#define PMIC_AUXADC_SPL_NUM_LARGE_MASK                    0xFF
#define PMIC_AUXADC_SPL_NUM_LARGE_SHIFT                   0
#define PMIC_AUXADC_SPL_NUM_SLEEP_ADDR                    \
	MT6363_AUXADC_SPL_CON2
#define PMIC_AUXADC_SPL_NUM_SLEEP_MASK                    0xFF
#define PMIC_AUXADC_SPL_NUM_SLEEP_SHIFT                   0
#define PMIC_AUXADC_SPL_NUM_SEL_L_ADDR                    \
	MT6363_AUXADC_SPL_CON3
#define PMIC_AUXADC_SPL_NUM_SEL_L_MASK                    0xFF
#define PMIC_AUXADC_SPL_NUM_SEL_L_SHIFT                   0
#define PMIC_AUXADC_SPL_NUM_SEL_H_ADDR                    \
	MT6363_AUXADC_SPL_CON4
#define PMIC_AUXADC_SPL_NUM_SEL_H_MASK                    0xFF
#define PMIC_AUXADC_SPL_NUM_SEL_H_SHIFT                   0
#define PMIC_AUXADC_SPL_NUM_SEL_SHARE_ADDR                \
	MT6363_AUXADC_SPL_CON5
#define PMIC_AUXADC_SPL_NUM_SEL_SHARE_MASK                0x1
#define PMIC_AUXADC_SPL_NUM_SEL_SHARE_SHIFT               3
#define PMIC_AUXADC_SPL_NUM_SEL_LBAT_ADDR                 \
	MT6363_AUXADC_SPL_CON5
#define PMIC_AUXADC_SPL_NUM_SEL_LBAT_MASK                 0x1
#define PMIC_AUXADC_SPL_NUM_SEL_LBAT_SHIFT                4
#define PMIC_AUXADC_SPL_NUM_SEL_BAT_TEMP_ADDR             \
	MT6363_AUXADC_SPL_CON5
#define PMIC_AUXADC_SPL_NUM_SEL_BAT_TEMP_MASK             0x1
#define PMIC_AUXADC_SPL_NUM_SEL_BAT_TEMP_SHIFT            5
#define PMIC_AUXADC_SPL_NUM_SEL_WAKEUP_ADDR               \
	MT6363_AUXADC_SPL_CON5
#define PMIC_AUXADC_SPL_NUM_SEL_WAKEUP_MASK               0x1
#define PMIC_AUXADC_SPL_NUM_SEL_WAKEUP_SHIFT              6
#define PMIC_AUXADC_SPL_NUM_SLEEP_SEL_ADDR                \
	MT6363_AUXADC_SPL_CON5
#define PMIC_AUXADC_SPL_NUM_SLEEP_SEL_MASK                0x1
#define PMIC_AUXADC_SPL_NUM_SLEEP_SEL_SHIFT               7
#define PMIC_AUXADC_SPL_NUM_CH0_ADDR                      \
	MT6363_AUXADC_SPL_CON6
#define PMIC_AUXADC_SPL_NUM_CH0_MASK                      0xFF
#define PMIC_AUXADC_SPL_NUM_CH0_SHIFT                     0
#define PMIC_AUXADC_SPL_NUM_CH3_ADDR                      \
	MT6363_AUXADC_SPL_CON7
#define PMIC_AUXADC_SPL_NUM_CH3_MASK                      0xFF
#define PMIC_AUXADC_SPL_NUM_CH3_SHIFT                     0
#define PMIC_AUXADC_SPL_NUM_CH7_ADDR                      \
	MT6363_AUXADC_SPL_CON8
#define PMIC_AUXADC_SPL_NUM_CH7_MASK                      0xFF
#define PMIC_AUXADC_SPL_NUM_CH7_SHIFT                     0
#define PMIC_AUXADC_SPL_NUM_CH14_ADDR                     \
	MT6363_AUXADC_SPL_CON9
#define PMIC_AUXADC_SPL_NUM_CH14_MASK                     0xFF
#define PMIC_AUXADC_SPL_NUM_CH14_SHIFT                    0
#define PMIC_AUXADC_BATBUF_SPL_NUM_ADDR                   \
	MT6363_AUXADC_SPL_CON10
#define PMIC_AUXADC_BATBUF_SPL_NUM_MASK                   0xFF
#define PMIC_AUXADC_BATBUF_SPL_NUM_SHIFT                  0
#define PMIC_AUXADC_SPL_NUM_30K_ADDR                      \
	MT6363_AUXADC_SPL_CON11
#define PMIC_AUXADC_SPL_NUM_30K_MASK                      0xFF
#define PMIC_AUXADC_SPL_NUM_30K_SHIFT                     0
#define PMIC_AUXADC_SPL_NUM_100K_ADDR                     \
	MT6363_AUXADC_SPL_CON12
#define PMIC_AUXADC_SPL_NUM_100K_MASK                     0xFF
#define PMIC_AUXADC_SPL_NUM_100K_SHIFT                    0
#define PMIC_AUXADC_SPL_NUM_400K_ADDR                     \
	MT6363_AUXADC_SPL_CON13
#define PMIC_AUXADC_SPL_NUM_400K_MASK                     0xFF
#define PMIC_AUXADC_SPL_NUM_400K_SHIFT                    0
#define PMIC_AUXADC_AVG_NUM_SMALL_ADDR                    \
	MT6363_AUXADC_AVG_CON0
#define PMIC_AUXADC_AVG_NUM_SMALL_MASK                    0x7
#define PMIC_AUXADC_AVG_NUM_SMALL_SHIFT                   0
#define PMIC_AUXADC_AVG_NUM_LARGE_ADDR                    \
	MT6363_AUXADC_AVG_CON0
#define PMIC_AUXADC_AVG_NUM_LARGE_MASK                    0x7
#define PMIC_AUXADC_AVG_NUM_LARGE_SHIFT                   4
#define PMIC_AUXADC_AVG_NUM_SMALL_CH7_GPS_ADDR            \
	MT6363_AUXADC_AVG_CON1
#define PMIC_AUXADC_AVG_NUM_SMALL_CH7_GPS_MASK            0x7
#define PMIC_AUXADC_AVG_NUM_SMALL_CH7_GPS_SHIFT           0
#define PMIC_AUXADC_AVG_NUM_LARGE_CH7_GPS_ADDR            \
	MT6363_AUXADC_AVG_CON1
#define PMIC_AUXADC_AVG_NUM_LARGE_CH7_GPS_MASK            0x7
#define PMIC_AUXADC_AVG_NUM_LARGE_CH7_GPS_SHIFT           4
#define PMIC_AUXADC_AVG_NUM_SEL_L_ADDR                    \
	MT6363_AUXADC_AVG_CON2
#define PMIC_AUXADC_AVG_NUM_SEL_L_MASK                    0xFF
#define PMIC_AUXADC_AVG_NUM_SEL_L_SHIFT                   0
#define PMIC_AUXADC_AVG_NUM_SEL_H_ADDR                    \
	MT6363_AUXADC_AVG_CON3
#define PMIC_AUXADC_AVG_NUM_SEL_H_MASK                    0xFF
#define PMIC_AUXADC_AVG_NUM_SEL_H_SHIFT                   0
#define PMIC_AUXADC_AVG_NUM_SEL_SHARE_ADDR                \
	MT6363_AUXADC_AVG_CON4
#define PMIC_AUXADC_AVG_NUM_SEL_SHARE_MASK                0x1
#define PMIC_AUXADC_AVG_NUM_SEL_SHARE_SHIFT               4
#define PMIC_AUXADC_AVG_NUM_SEL_LBAT_ADDR                 \
	MT6363_AUXADC_AVG_CON4
#define PMIC_AUXADC_AVG_NUM_SEL_LBAT_MASK                 0x1
#define PMIC_AUXADC_AVG_NUM_SEL_LBAT_SHIFT                5
#define PMIC_AUXADC_AVG_NUM_SEL_BAT_TEMP_ADDR             \
	MT6363_AUXADC_AVG_CON4
#define PMIC_AUXADC_AVG_NUM_SEL_BAT_TEMP_MASK             0x1
#define PMIC_AUXADC_AVG_NUM_SEL_BAT_TEMP_SHIFT            6
#define PMIC_AUXADC_AVG_NUM_SEL_WAKEUP_ADDR               \
	MT6363_AUXADC_AVG_CON4
#define PMIC_AUXADC_AVG_NUM_SEL_WAKEUP_MASK               0x1
#define PMIC_AUXADC_AVG_NUM_SEL_WAKEUP_SHIFT              7
#define PMIC_AUXADC_AVG_NUM_CH3_ADDR                      \
	MT6363_AUXADC_AVG_CON5
#define PMIC_AUXADC_AVG_NUM_CH3_MASK                      0x7
#define PMIC_AUXADC_AVG_NUM_CH3_SHIFT                     0
#define PMIC_AUXADC_AVG_NUM_CH0_ADDR                      \
	MT6363_AUXADC_AVG_CON5
#define PMIC_AUXADC_AVG_NUM_CH0_MASK                      0x7
#define PMIC_AUXADC_AVG_NUM_CH0_SHIFT                     4
#define PMIC_AUXADC_AVG_NUM_LBAT_ADDR                     \
	MT6363_AUXADC_AVG_CON6
#define PMIC_AUXADC_AVG_NUM_LBAT_MASK                     0x7
#define PMIC_AUXADC_AVG_NUM_LBAT_SHIFT                    0
#define PMIC_AUXADC_AVG_NUM_CH7_ADDR                      \
	MT6363_AUXADC_AVG_CON6
#define PMIC_AUXADC_AVG_NUM_CH7_MASK                      0x7
#define PMIC_AUXADC_AVG_NUM_CH7_SHIFT                     4
#define PMIC_AUXADC_AVG_NUM_CH7_WAKEUP_ADDR               \
	MT6363_AUXADC_AVG_CON7
#define PMIC_AUXADC_AVG_NUM_CH7_WAKEUP_MASK               0x7
#define PMIC_AUXADC_AVG_NUM_CH7_WAKEUP_SHIFT              0
#define PMIC_AUXADC_AVG_NUM_BTMP_ADDR                     \
	MT6363_AUXADC_AVG_CON7
#define PMIC_AUXADC_AVG_NUM_BTMP_MASK                     0x7
#define PMIC_AUXADC_AVG_NUM_BTMP_SHIFT                    4
#define PMIC_AUXADC_AVG_NUM_HPC_ADDR                      \
	MT6363_AUXADC_AVG_CON8
#define PMIC_AUXADC_AVG_NUM_HPC_MASK                      0x7
#define PMIC_AUXADC_AVG_NUM_HPC_SHIFT                     0
#define PMIC_AUXADC_AVG_NUM_DCXO_ADDR                     \
	MT6363_AUXADC_AVG_CON8
#define PMIC_AUXADC_AVG_NUM_DCXO_MASK                     0x7
#define PMIC_AUXADC_AVG_NUM_DCXO_SHIFT                    4
#define PMIC_AUXADC_AVG_NUM_CH14_ADDR                     \
	MT6363_AUXADC_AVG_CON9
#define PMIC_AUXADC_AVG_NUM_CH14_MASK                     0x7
#define PMIC_AUXADC_AVG_NUM_CH14_SHIFT                    4
#define PMIC_AUXADC_TRIM_CH0_SEL_ADDR                     \
	MT6363_AUXADC_TRIM_CON0
#define PMIC_AUXADC_TRIM_CH0_SEL_MASK                     0x7
#define PMIC_AUXADC_TRIM_CH0_SEL_SHIFT                    0
#define PMIC_AUXADC_TRIM_CH1_SEL_ADDR                     \
	MT6363_AUXADC_TRIM_CON0
#define PMIC_AUXADC_TRIM_CH1_SEL_MASK                     0x7
#define PMIC_AUXADC_TRIM_CH1_SEL_SHIFT                    4
#define PMIC_AUXADC_TRIM_CH2_SEL_ADDR                     \
	MT6363_AUXADC_TRIM_CON1
#define PMIC_AUXADC_TRIM_CH2_SEL_MASK                     0x7
#define PMIC_AUXADC_TRIM_CH2_SEL_SHIFT                    0
#define PMIC_AUXADC_TRIM_CH3_SEL_ADDR                     \
	MT6363_AUXADC_TRIM_CON1
#define PMIC_AUXADC_TRIM_CH3_SEL_MASK                     0x7
#define PMIC_AUXADC_TRIM_CH3_SEL_SHIFT                    4
#define PMIC_AUXADC_TRIM_CH4_SEL_ADDR                     \
	MT6363_AUXADC_TRIM_CON2
#define PMIC_AUXADC_TRIM_CH4_SEL_MASK                     0x7
#define PMIC_AUXADC_TRIM_CH4_SEL_SHIFT                    0
#define PMIC_AUXADC_TRIM_CH5_SEL_ADDR                     \
	MT6363_AUXADC_TRIM_CON2
#define PMIC_AUXADC_TRIM_CH5_SEL_MASK                     0x7
#define PMIC_AUXADC_TRIM_CH5_SEL_SHIFT                    4
#define PMIC_AUXADC_TRIM_CH6_SEL_ADDR                     \
	MT6363_AUXADC_TRIM_CON3
#define PMIC_AUXADC_TRIM_CH6_SEL_MASK                     0x7
#define PMIC_AUXADC_TRIM_CH6_SEL_SHIFT                    0
#define PMIC_AUXADC_TRIM_CH7_SEL_ADDR                     \
	MT6363_AUXADC_TRIM_CON3
#define PMIC_AUXADC_TRIM_CH7_SEL_MASK                     0x7
#define PMIC_AUXADC_TRIM_CH7_SEL_SHIFT                    4
#define PMIC_AUXADC_TRIM_CH8_SEL_ADDR                     \
	MT6363_AUXADC_TRIM_CON4
#define PMIC_AUXADC_TRIM_CH8_SEL_MASK                     0x7
#define PMIC_AUXADC_TRIM_CH8_SEL_SHIFT                    0
#define PMIC_AUXADC_TRIM_CH9_SEL_ADDR                     \
	MT6363_AUXADC_TRIM_CON4
#define PMIC_AUXADC_TRIM_CH9_SEL_MASK                     0x7
#define PMIC_AUXADC_TRIM_CH9_SEL_SHIFT                    4
#define PMIC_AUXADC_TRIM_CH10_SEL_ADDR                    \
	MT6363_AUXADC_TRIM_CON5
#define PMIC_AUXADC_TRIM_CH10_SEL_MASK                    0x7
#define PMIC_AUXADC_TRIM_CH10_SEL_SHIFT                   0
#define PMIC_AUXADC_TRIM_CH11_SEL_ADDR                    \
	MT6363_AUXADC_TRIM_CON5
#define PMIC_AUXADC_TRIM_CH11_SEL_MASK                    0x7
#define PMIC_AUXADC_TRIM_CH11_SEL_SHIFT                   4
#define PMIC_AUXADC_TRIM_CH12_SEL_ADDR                    \
	MT6363_AUXADC_TRIM_CON6
#define PMIC_AUXADC_TRIM_CH12_SEL_MASK                    0x7
#define PMIC_AUXADC_TRIM_CH12_SEL_SHIFT                   0
#define PMIC_AUXADC_TRIM_CH13_SEL_ADDR                    \
	MT6363_AUXADC_TRIM_CON6
#define PMIC_AUXADC_TRIM_CH13_SEL_MASK                    0x7
#define PMIC_AUXADC_TRIM_CH13_SEL_SHIFT                   4
#define PMIC_AUXADC_TRIM_CH14_SEL_ADDR                    \
	MT6363_AUXADC_TRIM_CON7
#define PMIC_AUXADC_TRIM_CH14_SEL_MASK                    0x7
#define PMIC_AUXADC_TRIM_CH14_SEL_SHIFT                   0
#define PMIC_AUXADC_VBUF_EN_ADDR                          \
	MT6363_AUXADC_CON28
#define PMIC_AUXADC_VBUF_EN_MASK                          0x1
#define PMIC_AUXADC_VBUF_EN_SHIFT                         4
#define PMIC_AUXADC_OUT_SEL_ADDR                          \
	MT6363_AUXADC_CON28
#define PMIC_AUXADC_OUT_SEL_MASK                          0x1
#define PMIC_AUXADC_OUT_SEL_SHIFT                         5
#define PMIC_AUXADC_ADC_TRIM_COMP_ADDR                    \
	MT6363_AUXADC_CON28
#define PMIC_AUXADC_ADC_TRIM_COMP_MASK                    0x1
#define PMIC_AUXADC_ADC_TRIM_COMP_SHIFT                   6
#define PMIC_AUXADC_ADC_2S_COMP_ENB_ADDR                  \
	MT6363_AUXADC_CON28
#define PMIC_AUXADC_ADC_2S_COMP_ENB_MASK                  0x1
#define PMIC_AUXADC_ADC_2S_COMP_ENB_SHIFT                 7
#define PMIC_AUXADC_RNG_EN_ADDR                           \
	MT6363_AUXADC_CON29
#define PMIC_AUXADC_RNG_EN_MASK                           0x1
#define PMIC_AUXADC_RNG_EN_SHIFT                          0
#define PMIC_AUXADC_TEST_MODE_ADDR                        \
	MT6363_AUXADC_CON29
#define PMIC_AUXADC_TEST_MODE_MASK                        0x1
#define PMIC_AUXADC_TEST_MODE_SHIFT                       1
#define PMIC_AUXADC_BIT_SEL_ADDR                          \
	MT6363_AUXADC_CON29
#define PMIC_AUXADC_BIT_SEL_MASK                          0x1
#define PMIC_AUXADC_BIT_SEL_SHIFT                         2
#define PMIC_AUXADC_START_SW_ADDR                         \
	MT6363_AUXADC_CON29
#define PMIC_AUXADC_START_SW_MASK                         0x1
#define PMIC_AUXADC_START_SW_SHIFT                        3
#define PMIC_AUXADC_START_SWCTRL_ADDR                     \
	MT6363_AUXADC_CON29
#define PMIC_AUXADC_START_SWCTRL_MASK                     0x1
#define PMIC_AUXADC_START_SWCTRL_SHIFT                    4
#define PMIC_AUXADC_TS_VBE_SEL_ADDR                       \
	MT6363_AUXADC_CON29
#define PMIC_AUXADC_TS_VBE_SEL_MASK                       0x7
#define PMIC_AUXADC_TS_VBE_SEL_SHIFT                      5
#define PMIC_AUXADC_DA_DAC_SWCTRL_ADDR                    \
	MT6363_AUXADC_CON30
#define PMIC_AUXADC_DA_DAC_SWCTRL_MASK                    0x1
#define PMIC_AUXADC_DA_DAC_SWCTRL_SHIFT                   0
#define PMIC_AD_AUXADC_COMP_ADDR                          \
	MT6363_AUXADC_CON30
#define PMIC_AD_AUXADC_COMP_MASK                          0x1
#define PMIC_AD_AUXADC_COMP_SHIFT                         7
#define PMIC_AUXADC_DA_DAC_L_ADDR                         \
	MT6363_AUXADC_CON31
#define PMIC_AUXADC_DA_DAC_L_MASK                         0xFF
#define PMIC_AUXADC_DA_DAC_L_SHIFT                        0
#define PMIC_AUXADC_DA_DAC_H_ADDR                         \
	MT6363_AUXADC_CON32
#define PMIC_AUXADC_DA_DAC_H_MASK                         0xF
#define PMIC_AUXADC_DA_DAC_H_SHIFT                        0
#define PMIC_AUXADC_ADCIN_BATID_SW_EN_ADDR                \
	MT6363_AUXADC_CON33
#define PMIC_AUXADC_ADCIN_BATID_SW_EN_MASK                0x1
#define PMIC_AUXADC_ADCIN_BATID_SW_EN_SHIFT               0
#define PMIC_AUXADC_VXO22_EN_ADDR                         \
	MT6363_AUXADC_CON33
#define PMIC_AUXADC_VXO22_EN_MASK                         0x1
#define PMIC_AUXADC_VXO22_EN_SHIFT                        1
#define PMIC_AUXADC_DIG0_RSV0_ADDR                        \
	MT6363_AUXADC_CON33
#define PMIC_AUXADC_DIG0_RSV0_MASK                        0x1
#define PMIC_AUXADC_DIG0_RSV0_SHIFT                       2
#define PMIC_AUXADC_CHSEL_ADDR                            \
	MT6363_AUXADC_CON33
#define PMIC_AUXADC_CHSEL_MASK                            0xF
#define PMIC_AUXADC_CHSEL_SHIFT                           3
#define PMIC_AUXADC_SWCTRL_EN_ADDR                        \
	MT6363_AUXADC_CON33
#define PMIC_AUXADC_SWCTRL_EN_MASK                        0x1
#define PMIC_AUXADC_SWCTRL_EN_SHIFT                       7
#define PMIC_AUXADC_ADCIN_VSEN_EN_ADDR                    \
	MT6363_AUXADC_CON34
#define PMIC_AUXADC_ADCIN_VSEN_EN_MASK                    0x1
#define PMIC_AUXADC_ADCIN_VSEN_EN_SHIFT                   0
#define PMIC_AUXADC_ADCIN_VBAT_EN_ADDR                    \
	MT6363_AUXADC_CON34
#define PMIC_AUXADC_ADCIN_VBAT_EN_MASK                    0x1
#define PMIC_AUXADC_ADCIN_VBAT_EN_SHIFT                   1
#define PMIC_AUXADC_ADCIN_VSEN_MUX_EN_ADDR                \
	MT6363_AUXADC_CON34
#define PMIC_AUXADC_ADCIN_VSEN_MUX_EN_MASK                0x1
#define PMIC_AUXADC_ADCIN_VSEN_MUX_EN_SHIFT               2
#define PMIC_AUXADC_ADCIN_VSEN_EXT_BATON_EN_ADDR          \
	MT6363_AUXADC_CON34
#define PMIC_AUXADC_ADCIN_VSEN_EXT_BATON_EN_MASK          0x1
#define PMIC_AUXADC_ADCIN_VSEN_EXT_BATON_EN_SHIFT         3
#define PMIC_AUXADC_ADCIN_CHR_EN_ADDR                     \
	MT6363_AUXADC_CON34
#define PMIC_AUXADC_ADCIN_CHR_EN_MASK                     0x1
#define PMIC_AUXADC_ADCIN_CHR_EN_SHIFT                    4
#define PMIC_AUXADC_ADCIN_BATON_TDET_EN_ADDR              \
	MT6363_AUXADC_CON34
#define PMIC_AUXADC_ADCIN_BATON_TDET_EN_MASK              0x1
#define PMIC_AUXADC_ADCIN_BATON_TDET_EN_SHIFT             5
#define PMIC_AUXADC_ACCDET_ANASWCTRL_EN_ADDR              \
	MT6363_AUXADC_CON34
#define PMIC_AUXADC_ACCDET_ANASWCTRL_EN_MASK              0x1
#define PMIC_AUXADC_ACCDET_ANASWCTRL_EN_SHIFT             6
#define PMIC_AUXADC_XO_THADC_EN_ADDR                      \
	MT6363_AUXADC_CON34
#define PMIC_AUXADC_XO_THADC_EN_MASK                      0x1
#define PMIC_AUXADC_XO_THADC_EN_SHIFT                     7
#define PMIC_AUXADC_EXT1_EN_ADDR                          \
	MT6363_AUXADC_CON35
#define PMIC_AUXADC_EXT1_EN_MASK                          0x1
#define PMIC_AUXADC_EXT1_EN_SHIFT                         0
#define PMIC_AUXADC_EXT2_EN_ADDR                          \
	MT6363_AUXADC_CON35
#define PMIC_AUXADC_EXT2_EN_MASK                          0x1
#define PMIC_AUXADC_EXT2_EN_SHIFT                         1
#define PMIC_AUXADC_EXT3_EN_ADDR                          \
	MT6363_AUXADC_CON35
#define PMIC_AUXADC_EXT3_EN_MASK                          0x1
#define PMIC_AUXADC_EXT3_EN_SHIFT                         2
#define PMIC_AUXADC_EXT4_EN_ADDR                          \
	MT6363_AUXADC_CON35
#define PMIC_AUXADC_EXT4_EN_MASK                          0x1
#define PMIC_AUXADC_EXT4_EN_SHIFT                         3
#define PMIC_AUXADC_EXT5_EN_ADDR                          \
	MT6363_AUXADC_CON35
#define PMIC_AUXADC_EXT5_EN_MASK                          0x1
#define PMIC_AUXADC_EXT5_EN_SHIFT                         4
#define PMIC_AUXADC_EXT6_EN_ADDR                          \
	MT6363_AUXADC_CON35
#define PMIC_AUXADC_EXT6_EN_MASK                          0x1
#define PMIC_AUXADC_EXT6_EN_SHIFT                         5
#define PMIC_AUXADC_VSYSSNS_EN_ADDR                       \
	MT6363_AUXADC_CON35
#define PMIC_AUXADC_VSYSSNS_EN_MASK                       0x1
#define PMIC_AUXADC_VSYSSNS_EN_SHIFT                      6
#define PMIC_AUXADC_SOURCE_LBAT_SEL_ADDR                  \
	MT6363_AUXADC_CON36
#define PMIC_AUXADC_SOURCE_LBAT_SEL_MASK                  0x1
#define PMIC_AUXADC_SOURCE_LBAT_SEL_SHIFT                 0
#define PMIC_AUXADC_SOURCE_LBAT2_SEL_ADDR                 \
	MT6363_AUXADC_CON36
#define PMIC_AUXADC_SOURCE_LBAT2_SEL_MASK                 0x1
#define PMIC_AUXADC_SOURCE_LBAT2_SEL_SHIFT                1
#define PMIC_AUXADC_DAC_EXTD_ADDR                         \
	MT6363_AUXADC_CON36
#define PMIC_AUXADC_DAC_EXTD_MASK                         0xF
#define PMIC_AUXADC_DAC_EXTD_SHIFT                        3
#define PMIC_AUXADC_DAC_EXTD_EN_ADDR                      \
	MT6363_AUXADC_CON36
#define PMIC_AUXADC_DAC_EXTD_EN_MASK                      0x1
#define PMIC_AUXADC_DAC_EXTD_EN_SHIFT                     7
#define PMIC_AUXADC_START_EXTD_ADDR                       \
	MT6363_AUXADC_CON37
#define PMIC_AUXADC_START_EXTD_MASK                       0x7F
#define PMIC_AUXADC_START_EXTD_SHIFT                      0
#define PMIC_AUXADC_DIG0_RSV1_ADDR                        \
	MT6363_AUXADC_CON38
#define PMIC_AUXADC_DIG0_RSV1_MASK                        0x7
#define PMIC_AUXADC_DIG0_RSV1_SHIFT                       0
#define PMIC_AUXADC_START_SHADE_NUM_L_ADDR                \
	MT6363_AUXADC_CON39
#define PMIC_AUXADC_START_SHADE_NUM_L_MASK                0xFF
#define PMIC_AUXADC_START_SHADE_NUM_L_SHIFT               0
#define PMIC_AUXADC_START_SHADE_NUM_H_ADDR                \
	MT6363_AUXADC_CON40
#define PMIC_AUXADC_START_SHADE_NUM_H_MASK                0x3
#define PMIC_AUXADC_START_SHADE_NUM_H_SHIFT               0
#define PMIC_AUXADC_START_SHADE_EN_ADDR                   \
	MT6363_AUXADC_CON41
#define PMIC_AUXADC_START_SHADE_EN_MASK                   0x1
#define PMIC_AUXADC_START_SHADE_EN_SHIFT                  0
#define PMIC_AUXADC_START_SHADE_SEL_ADDR                  \
	MT6363_AUXADC_CON41
#define PMIC_AUXADC_START_SHADE_SEL_MASK                  0x1
#define PMIC_AUXADC_START_SHADE_SEL_SHIFT                 1
#define PMIC_AUXADC_ADC_RDY_WAKEUP_CLR_ADDR               \
	MT6363_AUXADC_CON42
#define PMIC_AUXADC_ADC_RDY_WAKEUP_CLR_MASK               0x1
#define PMIC_AUXADC_ADC_RDY_WAKEUP_CLR_SHIFT              0
#define PMIC_AUXADC_ADC_RDY_FGADC_CLR_ADDR                \
	MT6363_AUXADC_CON42
#define PMIC_AUXADC_ADC_RDY_FGADC_CLR_MASK                0x1
#define PMIC_AUXADC_ADC_RDY_FGADC_CLR_SHIFT               1
#define PMIC_AUXADC_ADC_RDY_BAT_PLUGIN_CLR_ADDR           \
	MT6363_AUXADC_CON42
#define PMIC_AUXADC_ADC_RDY_BAT_PLUGIN_CLR_MASK           0x1
#define PMIC_AUXADC_ADC_RDY_BAT_PLUGIN_CLR_SHIFT          2
#define PMIC_AUXADC_ADC_RDY_PWRON_CLR_ADDR                \
	MT6363_AUXADC_CON42
#define PMIC_AUXADC_ADC_RDY_PWRON_CLR_MASK                0x1
#define PMIC_AUXADC_ADC_RDY_PWRON_CLR_SHIFT               3
#define PMIC_AUXADC_DATA_REUSE_EN_ADDR                    \
	MT6363_AUXADC_CON43
#define PMIC_AUXADC_DATA_REUSE_EN_MASK                    0x1
#define PMIC_AUXADC_DATA_REUSE_EN_SHIFT                   0
#define PMIC_AUXADC_CH0_DATA_REUSE_EN_ADDR                \
	MT6363_AUXADC_CON43
#define PMIC_AUXADC_CH0_DATA_REUSE_EN_MASK                0x1
#define PMIC_AUXADC_CH0_DATA_REUSE_EN_SHIFT               1
#define PMIC_AUXADC_CH1_DATA_REUSE_EN_ADDR                \
	MT6363_AUXADC_CON43
#define PMIC_AUXADC_CH1_DATA_REUSE_EN_MASK                0x1
#define PMIC_AUXADC_CH1_DATA_REUSE_EN_SHIFT               2
#define PMIC_AUXADC_DCXO_DATA_REUSE_EN_ADDR               \
	MT6363_AUXADC_CON43
#define PMIC_AUXADC_DCXO_DATA_REUSE_EN_MASK               0x1
#define PMIC_AUXADC_DCXO_DATA_REUSE_EN_SHIFT              3
#define PMIC_AUXADC_DATA_REUSE_SEL_ADDR                   \
	MT6363_AUXADC_CON44
#define PMIC_AUXADC_DATA_REUSE_SEL_MASK                   0x3
#define PMIC_AUXADC_DATA_REUSE_SEL_SHIFT                  0
#define PMIC_AUXADC_CH0_DATA_REUSE_SEL_ADDR               \
	MT6363_AUXADC_CON44
#define PMIC_AUXADC_CH0_DATA_REUSE_SEL_MASK               0x3
#define PMIC_AUXADC_CH0_DATA_REUSE_SEL_SHIFT              2
#define PMIC_AUXADC_CH1_DATA_REUSE_SEL_ADDR               \
	MT6363_AUXADC_CON44
#define PMIC_AUXADC_CH1_DATA_REUSE_SEL_MASK               0x3
#define PMIC_AUXADC_CH1_DATA_REUSE_SEL_SHIFT              4
#define PMIC_AUXADC_DCXO_DATA_REUSE_SEL_ADDR              \
	MT6363_AUXADC_CON44
#define PMIC_AUXADC_DCXO_DATA_REUSE_SEL_MASK              0x3
#define PMIC_AUXADC_DCXO_DATA_REUSE_SEL_SHIFT             6
#define PMIC_AUXADC_STATE_CS_S_ADDR                       \
	MT6363_AUXADC_CON45
#define PMIC_AUXADC_STATE_CS_S_MASK                       0xF
#define PMIC_AUXADC_STATE_CS_S_SHIFT                      0
#define PMIC_AUXADC_AUTORPT_EN_ADDR                       \
	MT6363_AUXADC_AUTORPT0
#define PMIC_AUXADC_AUTORPT_EN_MASK                       0x1
#define PMIC_AUXADC_AUTORPT_EN_SHIFT                      0
#define PMIC_AUXADC_AUTORPT_PRD_L_ADDR                    \
	MT6363_AUXADC_AUTORPT1
#define PMIC_AUXADC_AUTORPT_PRD_L_MASK                    0xFF
#define PMIC_AUXADC_AUTORPT_PRD_L_SHIFT                   0
#define PMIC_AUXADC_AUTORPT_PRD_H_ADDR                    \
	MT6363_AUXADC_AUTORPT2
#define PMIC_AUXADC_AUTORPT_PRD_H_MASK                    0x3
#define PMIC_AUXADC_AUTORPT_PRD_H_SHIFT                   0
#define PMIC_AUXADC_ACCDET_DIG0_RSV0_ADDR                 \
	MT6363_AUXADC_ACCDET0
#define PMIC_AUXADC_ACCDET_DIG0_RSV0_MASK                 0xFF
#define PMIC_AUXADC_ACCDET_DIG0_RSV0_SHIFT                0
#define PMIC_AUXADC_ACCDET_AUTO_SPL_ADDR                  \
	MT6363_AUXADC_ACCDET1
#define PMIC_AUXADC_ACCDET_AUTO_SPL_MASK                  0x1
#define PMIC_AUXADC_ACCDET_AUTO_SPL_SHIFT                 0
#define PMIC_AUXADC_ACCDET_AUTO_RQST_CLR_ADDR             \
	MT6363_AUXADC_ACCDET1
#define PMIC_AUXADC_ACCDET_AUTO_RQST_CLR_MASK             0x1
#define PMIC_AUXADC_ACCDET_AUTO_RQST_CLR_SHIFT            1
#define PMIC_AUXADC_ACCDET_DIG1_RSV0_ADDR                 \
	MT6363_AUXADC_ACCDET1
#define PMIC_AUXADC_ACCDET_DIG1_RSV0_MASK                 0x3F
#define PMIC_AUXADC_ACCDET_DIG1_RSV0_SHIFT                2
#define PMIC_AUXADC_DBG_DIG1_RSV2_ADDR                    \
	MT6363_AUXADC_DBG0
#define PMIC_AUXADC_DBG_DIG1_RSV2_MASK                    0x3F
#define PMIC_AUXADC_DBG_DIG1_RSV2_SHIFT                   0
#define PMIC_AUXADC_DBG_DIG0_RSV2_ADDR                    \
	MT6363_AUXADC_DBG1
#define PMIC_AUXADC_DBG_DIG0_RSV2_MASK                    0xF
#define PMIC_AUXADC_DBG_DIG0_RSV2_SHIFT                   0
#define PMIC_AUXADC_FGADC_START_SW_ADDR                   \
	MT6363_AUXADC_DBG2
#define PMIC_AUXADC_FGADC_START_SW_MASK                   0x1
#define PMIC_AUXADC_FGADC_START_SW_SHIFT                  0
#define PMIC_AUXADC_FGADC_START_SEL_ADDR                  \
	MT6363_AUXADC_DBG2
#define PMIC_AUXADC_FGADC_START_SEL_MASK                  0x1
#define PMIC_AUXADC_FGADC_START_SEL_SHIFT                 1
#define PMIC_AUXADC_IMP_FGADC_R_SW_ADDR                   \
	MT6363_AUXADC_DBG2
#define PMIC_AUXADC_IMP_FGADC_R_SW_MASK                   0x1
#define PMIC_AUXADC_IMP_FGADC_R_SW_SHIFT                  2
#define PMIC_AUXADC_IMP_FGADC_R_SEL_ADDR                  \
	MT6363_AUXADC_DBG2
#define PMIC_AUXADC_IMP_FGADC_R_SEL_MASK                  0x1
#define PMIC_AUXADC_IMP_FGADC_R_SEL_SHIFT                 3
#define PMIC_AUXADC_BAT_PLUGIN_START_SW_ADDR              \
	MT6363_AUXADC_DBG2
#define PMIC_AUXADC_BAT_PLUGIN_START_SW_MASK              0x1
#define PMIC_AUXADC_BAT_PLUGIN_START_SW_SHIFT             4
#define PMIC_AUXADC_BAT_PLUGIN_START_SEL_ADDR             \
	MT6363_AUXADC_DBG2
#define PMIC_AUXADC_BAT_PLUGIN_START_SEL_MASK             0x1
#define PMIC_AUXADC_BAT_PLUGIN_START_SEL_SHIFT            5
#define PMIC_SDMADC_EXT_THR_SRC_SEL_ADDR                  \
	MT6363_SDMADC_CON0
#define PMIC_SDMADC_EXT_THR_SRC_SEL_MASK                  0x7
#define PMIC_SDMADC_EXT_THR_SRC_SEL_SHIFT                 0
#define PMIC_SDMADC_EXT_THR_PURES_SEL_ADDR                \
	MT6363_SDMADC_CON0
#define PMIC_SDMADC_EXT_THR_PURES_SEL_MASK                0x3
#define PMIC_SDMADC_EXT_THR_PURES_SEL_SHIFT               3
#define PMIC_SDMADC_TSX_DCXO_SRC_SEL_ADDR                 \
	MT6363_SDMADC_CON0
#define PMIC_SDMADC_TSX_DCXO_SRC_SEL_MASK                 0x1
#define PMIC_SDMADC_TSX_DCXO_SRC_SEL_SHIFT                5
#define PMIC_AUXADC_AVG_NUM_SEL_CH12_ADDR                 \
	MT6363_SDMADC_CON0
#define PMIC_AUXADC_AVG_NUM_SEL_CH12_MASK                 0x1
#define PMIC_AUXADC_AVG_NUM_SEL_CH12_SHIFT                7
#define PMIC_SDMADC_TIA_RSV1_ADDR                         \
	MT6363_SDMADC_TIA_RESERVE1
#define PMIC_SDMADC_TIA_RSV1_MASK                         0xFF
#define PMIC_SDMADC_TIA_RSV1_SHIFT                        0
#define PMIC_SDMADC_CIC_M1_ADDR                           \
	MT6363_SDMADC_CON1
#define PMIC_SDMADC_CIC_M1_MASK                           0x3
#define PMIC_SDMADC_CIC_M1_SHIFT                          0
#define PMIC_SDMADC_CIC_M2_ADDR                           \
	MT6363_SDMADC_CON1
#define PMIC_SDMADC_CIC_M2_MASK                           0x3
#define PMIC_SDMADC_CIC_M2_SHIFT                          2
#define PMIC_SDMADC_TRIM_COMP_ADDR                        \
	MT6363_SDMADC_CON1
#define PMIC_SDMADC_TRIM_COMP_MASK                        0x1
#define PMIC_SDMADC_TRIM_COMP_SHIFT                       5
#define PMIC_SDMADC_2S_COMP_ENB_ADDR                      \
	MT6363_SDMADC_CON1
#define PMIC_SDMADC_2S_COMP_ENB_MASK                      0x1
#define PMIC_SDMADC_2S_COMP_ENB_SHIFT                     6
#define PMIC_SDMADC_SHADE_PRD_SEL_ADDR                    \
	MT6363_SDMADC_CON2
#define PMIC_SDMADC_SHADE_PRD_SEL_MASK                    0x3
#define PMIC_SDMADC_SHADE_PRD_SEL_SHIFT                   0
#define PMIC_SDMADC_CONVERT_PRD_SEL_ADDR                  \
	MT6363_SDMADC_CON2
#define PMIC_SDMADC_CONVERT_PRD_SEL_MASK                  0x3
#define PMIC_SDMADC_CONVERT_PRD_SEL_SHIFT                 2
#define PMIC_SDMADC_STATE_CS_S_ADDR                       \
	MT6363_SDMADC_CON3
#define PMIC_SDMADC_STATE_CS_S_MASK                       0x7
#define PMIC_SDMADC_STATE_CS_S_SHIFT                      0
#define PMIC_SDMADC_SAMPLE_LIST_ADDR                      \
	MT6363_SDMADC_CON3
#define PMIC_SDMADC_SAMPLE_LIST_MASK                      0x1
#define PMIC_SDMADC_SAMPLE_LIST_SHIFT                     3
#define PMIC_AUXADC_DIG_3_ELR_LEN_ADDR                    \
	MT6363_AUXADC_DIG_3_ELR_NUM
#define PMIC_AUXADC_DIG_3_ELR_LEN_MASK                    0xFF
#define PMIC_AUXADC_DIG_3_ELR_LEN_SHIFT                   0
#define PMIC_EFUSE_GAIN_CH0_TRIM_L_ADDR                   \
	MT6363_AUXADC_DIG_3_ELR0
#define PMIC_EFUSE_GAIN_CH0_TRIM_L_MASK                   0xFF
#define PMIC_EFUSE_GAIN_CH0_TRIM_L_SHIFT                  0
#define PMIC_EFUSE_GAIN_CH0_TRIM_H_ADDR                   \
	MT6363_AUXADC_DIG_3_ELR1
#define PMIC_EFUSE_GAIN_CH0_TRIM_H_MASK                   0x7F
#define PMIC_EFUSE_GAIN_CH0_TRIM_H_SHIFT                  0
#define PMIC_EFUSE_OFFSET_CH0_TRIM_L_ADDR                 \
	MT6363_AUXADC_DIG_3_ELR2
#define PMIC_EFUSE_OFFSET_CH0_TRIM_L_MASK                 0xFF
#define PMIC_EFUSE_OFFSET_CH0_TRIM_L_SHIFT                0
#define PMIC_EFUSE_OFFSET_CH0_TRIM_H_ADDR                 \
	MT6363_AUXADC_DIG_3_ELR3
#define PMIC_EFUSE_OFFSET_CH0_TRIM_H_MASK                 0x7F
#define PMIC_EFUSE_OFFSET_CH0_TRIM_H_SHIFT                0
#define PMIC_EFUSE_GAIN_CH3_TRIM_L_ADDR                   \
	MT6363_AUXADC_DIG_3_ELR4
#define PMIC_EFUSE_GAIN_CH3_TRIM_L_MASK                   0xFF
#define PMIC_EFUSE_GAIN_CH3_TRIM_L_SHIFT                  0
#define PMIC_EFUSE_GAIN_CH3_TRIM_H_ADDR                   \
	MT6363_AUXADC_DIG_3_ELR5
#define PMIC_EFUSE_GAIN_CH3_TRIM_H_MASK                   0x7F
#define PMIC_EFUSE_GAIN_CH3_TRIM_H_SHIFT                  0
#define PMIC_EFUSE_OFFSET_CH3_TRIM_L_ADDR                 \
	MT6363_AUXADC_DIG_3_ELR6
#define PMIC_EFUSE_OFFSET_CH3_TRIM_L_MASK                 0xFF
#define PMIC_EFUSE_OFFSET_CH3_TRIM_L_SHIFT                0
#define PMIC_EFUSE_OFFSET_CH3_TRIM_H_ADDR                 \
	MT6363_AUXADC_DIG_3_ELR7
#define PMIC_EFUSE_OFFSET_CH3_TRIM_H_MASK                 0x7F
#define PMIC_EFUSE_OFFSET_CH3_TRIM_H_SHIFT                0
#define PMIC_EFUSE_GAIN_CH4_TRIM_L_ADDR                   \
	MT6363_AUXADC_DIG_3_ELR8
#define PMIC_EFUSE_GAIN_CH4_TRIM_L_MASK                   0xFF
#define PMIC_EFUSE_GAIN_CH4_TRIM_L_SHIFT                  0
#define PMIC_EFUSE_GAIN_CH4_TRIM_H_ADDR                   \
	MT6363_AUXADC_DIG_3_ELR9
#define PMIC_EFUSE_GAIN_CH4_TRIM_H_MASK                   0x7F
#define PMIC_EFUSE_GAIN_CH4_TRIM_H_SHIFT                  0
#define PMIC_EFUSE_OFFSET_CH4_TRIM_L_ADDR                 \
	MT6363_AUXADC_DIG_3_ELR10
#define PMIC_EFUSE_OFFSET_CH4_TRIM_L_MASK                 0xFF
#define PMIC_EFUSE_OFFSET_CH4_TRIM_L_SHIFT                0
#define PMIC_EFUSE_OFFSET_CH4_TRIM_H_ADDR                 \
	MT6363_AUXADC_DIG_3_ELR11
#define PMIC_EFUSE_OFFSET_CH4_TRIM_H_MASK                 0x7F
#define PMIC_EFUSE_OFFSET_CH4_TRIM_H_SHIFT                0
#define PMIC_EFUSE_GAIN_CH12_TRIM_L_ADDR                  \
	MT6363_AUXADC_DIG_3_ELR16
#define PMIC_EFUSE_GAIN_CH12_TRIM_L_MASK                  0xFF
#define PMIC_EFUSE_GAIN_CH12_TRIM_L_SHIFT                 0
#define PMIC_EFUSE_GAIN_CH12_TRIM_H_ADDR                  \
	MT6363_AUXADC_DIG_3_ELR17
#define PMIC_EFUSE_GAIN_CH12_TRIM_H_MASK                  0x7F
#define PMIC_EFUSE_GAIN_CH12_TRIM_H_SHIFT                 0
#define PMIC_EFUSE_OFFSET_CH12_TRIM_L_ADDR                \
	MT6363_AUXADC_DIG_3_ELR18
#define PMIC_EFUSE_OFFSET_CH12_TRIM_L_MASK                0xFF
#define PMIC_EFUSE_OFFSET_CH12_TRIM_L_SHIFT               0
#define PMIC_EFUSE_OFFSET_CH12_TRIM_H_ADDR                \
	MT6363_AUXADC_DIG_3_ELR19
#define PMIC_EFUSE_OFFSET_CH12_TRIM_H_MASK                0x7F
#define PMIC_EFUSE_OFFSET_CH12_TRIM_H_SHIFT               0
#define PMIC_EFUSE_GAIN_CH14_TRIM_L_ADDR                  \
	MT6363_AUXADC_DIG_3_ELR20
#define PMIC_EFUSE_GAIN_CH14_TRIM_L_MASK                  0xFF
#define PMIC_EFUSE_GAIN_CH14_TRIM_L_SHIFT                 0
#define PMIC_EFUSE_GAIN_CH14_TRIM_H_ADDR                  \
	MT6363_AUXADC_DIG_3_ELR21
#define PMIC_EFUSE_GAIN_CH14_TRIM_H_MASK                  0x7F
#define PMIC_EFUSE_GAIN_CH14_TRIM_H_SHIFT                 0
#define PMIC_EFUSE_OFFSET_CH14_TRIM_L_ADDR                \
	MT6363_AUXADC_DIG_3_ELR22
#define PMIC_EFUSE_OFFSET_CH14_TRIM_L_MASK                0xFF
#define PMIC_EFUSE_OFFSET_CH14_TRIM_L_SHIFT               0
#define PMIC_EFUSE_OFFSET_CH14_TRIM_H_ADDR                \
	MT6363_AUXADC_DIG_3_ELR23
#define PMIC_EFUSE_OFFSET_CH14_TRIM_H_MASK                0x7F
#define PMIC_EFUSE_OFFSET_CH14_TRIM_H_SHIFT               0
#define PMIC_AUXADC_EFUSE_DEGC_CALI_ADDR                  \
	MT6363_AUXADC_DIG_3_ELR36
#define PMIC_AUXADC_EFUSE_DEGC_CALI_MASK                  0x3F
#define PMIC_AUXADC_EFUSE_DEGC_CALI_SHIFT                 0
#define PMIC_AUXADC_EFUSE_ADC_CALI_EN_ADDR                \
	MT6363_AUXADC_DIG_3_ELR36
#define PMIC_AUXADC_EFUSE_ADC_CALI_EN_MASK                0x1
#define PMIC_AUXADC_EFUSE_ADC_CALI_EN_SHIFT               6
#define PMIC_AUXADC_EFUSE_ID_ADDR                         \
	MT6363_AUXADC_DIG_3_ELR36
#define PMIC_AUXADC_EFUSE_ID_MASK                         0x1
#define PMIC_AUXADC_EFUSE_ID_SHIFT                        7
#define PMIC_AUXADC_EFUSE_O_VTS_L_ADDR                    \
	MT6363_AUXADC_DIG_3_ELR38
#define PMIC_AUXADC_EFUSE_O_VTS_L_MASK                    0xFF
#define PMIC_AUXADC_EFUSE_O_VTS_L_SHIFT                   0
#define PMIC_AUXADC_EFUSE_O_VTS_H_ADDR                    \
	MT6363_AUXADC_DIG_3_ELR39
#define PMIC_AUXADC_EFUSE_O_VTS_H_MASK                    0x1F
#define PMIC_AUXADC_EFUSE_O_VTS_H_SHIFT                   0
#define PMIC_AUXADC_EFUSE_O_VTS_2_M_ADDR                  \
	MT6363_AUXADC_DIG_3_ELR39
#define PMIC_AUXADC_EFUSE_O_VTS_2_M_MASK                  0x7
#define PMIC_AUXADC_EFUSE_O_VTS_2_M_SHIFT                 5
#define PMIC_AUXADC_EFUSE_O_VTS_2_L_ADDR                  \
	MT6363_AUXADC_DIG_3_ELR40
#define PMIC_AUXADC_EFUSE_O_VTS_2_L_MASK                  0xFF
#define PMIC_AUXADC_EFUSE_O_VTS_2_L_SHIFT                 0
#define PMIC_AUXADC_EFUSE_O_VTS_3_L_ADDR                  \
	MT6363_AUXADC_DIG_3_ELR42
#define PMIC_AUXADC_EFUSE_O_VTS_3_L_MASK                  0xFF
#define PMIC_AUXADC_EFUSE_O_VTS_3_L_SHIFT                 0
#define PMIC_AUXADC_EFUSE_O_VTS_3_H_ADDR                  \
	MT6363_AUXADC_DIG_3_ELR43
#define PMIC_AUXADC_EFUSE_O_VTS_3_H_MASK                  0x1F
#define PMIC_AUXADC_EFUSE_O_VTS_3_H_SHIFT                 0
#define PMIC_AUXADC_EFUSE_O_VTS_2_H_ADDR                  \
	MT6363_AUXADC_DIG_3_ELR43
#define PMIC_AUXADC_EFUSE_O_VTS_2_H_MASK                  0x3
#define PMIC_AUXADC_EFUSE_O_VTS_2_H_SHIFT                 5
#define PMIC_AUXADC_EFUSE_O_VTS_4_L_ADDR                  \
	MT6363_AUXADC_DIG_3_ELR44
#define PMIC_AUXADC_EFUSE_O_VTS_4_L_MASK                  0xFF
#define PMIC_AUXADC_EFUSE_O_VTS_4_L_SHIFT                 0
#define PMIC_AUXADC_EFUSE_O_VTS_4_H_ADDR                  \
	MT6363_AUXADC_DIG_3_ELR45
#define PMIC_AUXADC_EFUSE_O_VTS_4_H_MASK                  0x1F
#define PMIC_AUXADC_EFUSE_O_VTS_4_H_SHIFT                 0
#define PMIC_AUXADC_EFUSE_RSV4_ADDR                       \
	MT6363_AUXADC_DIG_3_ELR45
#define PMIC_AUXADC_EFUSE_RSV4_MASK                       0x7
#define PMIC_AUXADC_EFUSE_RSV4_SHIFT                      5
#define PMIC_AUXADC_EFUSE_VAUX18_ADDR                     \
	MT6363_AUXADC_DIG_3_ELR54
#define PMIC_AUXADC_EFUSE_VAUX18_MASK                     0x7F
#define PMIC_AUXADC_EFUSE_VAUX18_SHIFT                    0
#define PMIC_AUXADC_EFUSE_CALI_FROM_EFUSE_EN_ADDR         \
	MT6363_AUXADC_DIG_3_ELR54
#define PMIC_AUXADC_EFUSE_CALI_FROM_EFUSE_EN_MASK         0x1
#define PMIC_AUXADC_EFUSE_CALI_FROM_EFUSE_EN_SHIFT        7
#define PMIC_AUXADC_EFUSE_VBG12_ADDR                      \
	MT6363_AUXADC_DIG_3_ELR55
#define PMIC_AUXADC_EFUSE_VBG12_MASK                      0x7F
#define PMIC_AUXADC_EFUSE_VBG12_SHIFT                     0
#define PMIC_AUXADC_EFUSE_VTREF18_ADDR                    \
	MT6363_AUXADC_DIG_3_ELR56
#define PMIC_AUXADC_EFUSE_VTREF18_MASK                    0x7F
#define PMIC_AUXADC_EFUSE_VTREF18_SHIFT                   0
#define PMIC_AUXADC_DIG_4_ANA_ID_ADDR                     \
	MT6363_AUXADC_DIG_4_DSN_ANA_ID
#define PMIC_AUXADC_DIG_4_ANA_ID_MASK                     0xFF
#define PMIC_AUXADC_DIG_4_ANA_ID_SHIFT                    0
#define PMIC_AUXADC_DIG_4_DIG_ID_ADDR                     \
	MT6363_AUXADC_DIG_4_DSN_DIG_ID
#define PMIC_AUXADC_DIG_4_DIG_ID_MASK                     0xFF
#define PMIC_AUXADC_DIG_4_DIG_ID_SHIFT                    0
#define PMIC_AUXADC_DIG_4_ANA_MINOR_REV_ADDR              \
	MT6363_AUXADC_DIG_4_DSN_ANA_REV
#define PMIC_AUXADC_DIG_4_ANA_MINOR_REV_MASK              0xF
#define PMIC_AUXADC_DIG_4_ANA_MINOR_REV_SHIFT             0
#define PMIC_AUXADC_DIG_4_ANA_MAJOR_REV_ADDR              \
	MT6363_AUXADC_DIG_4_DSN_ANA_REV
#define PMIC_AUXADC_DIG_4_ANA_MAJOR_REV_MASK              0xF
#define PMIC_AUXADC_DIG_4_ANA_MAJOR_REV_SHIFT             4
#define PMIC_AUXADC_DIG_4_DIG_MINOR_REV_ADDR              \
	MT6363_AUXADC_DIG_4_DSN_DIG_REV
#define PMIC_AUXADC_DIG_4_DIG_MINOR_REV_MASK              0xF
#define PMIC_AUXADC_DIG_4_DIG_MINOR_REV_SHIFT             0
#define PMIC_AUXADC_DIG_4_DIG_MAJOR_REV_ADDR              \
	MT6363_AUXADC_DIG_4_DSN_DIG_REV
#define PMIC_AUXADC_DIG_4_DIG_MAJOR_REV_MASK              0xF
#define PMIC_AUXADC_DIG_4_DIG_MAJOR_REV_SHIFT             4
#define PMIC_AUXADC_DIG_4_DSN_CBS_ADDR                    \
	MT6363_AUXADC_DIG_4_DSN_DBI
#define PMIC_AUXADC_DIG_4_DSN_CBS_MASK                    0x3
#define PMIC_AUXADC_DIG_4_DSN_CBS_SHIFT                   0
#define PMIC_AUXADC_DIG_4_DSN_BIX_ADDR                    \
	MT6363_AUXADC_DIG_4_DSN_DBI
#define PMIC_AUXADC_DIG_4_DSN_BIX_MASK                    0x3
#define PMIC_AUXADC_DIG_4_DSN_BIX_SHIFT                   2
#define PMIC_AUXADC_DIG_4_DSN_ESP_ADDR                    \
	MT6363_AUXADC_DIG_4_DSN_ESP
#define PMIC_AUXADC_DIG_4_DSN_ESP_MASK                    0xFF
#define PMIC_AUXADC_DIG_4_DSN_ESP_SHIFT                   0
#define PMIC_AUXADC_DIG_4_DSN_FPI_ADDR                    \
	MT6363_AUXADC_DIG_4_DSN_FPI
#define PMIC_AUXADC_DIG_4_DSN_FPI_MASK                    0xFF
#define PMIC_AUXADC_DIG_4_DSN_FPI_SHIFT                   0
#define PMIC_AUXADC_DIG_4_DSN_DXI_ADDR                    \
	MT6363_AUXADC_DIG_4_DSN_DXI
#define PMIC_AUXADC_DIG_4_DSN_DXI_MASK                    0xFF
#define PMIC_AUXADC_DIG_4_DSN_DXI_SHIFT                   0
#define PMIC_AUXADC_IMP_EN_ADDR                           \
	MT6363_AUXADC_IMP0
#define PMIC_AUXADC_IMP_EN_MASK                           0x1
#define PMIC_AUXADC_IMP_EN_SHIFT                          0
#define PMIC_AUXADC_IMP_PRD_SEL_ADDR                      \
	MT6363_AUXADC_IMP1
#define PMIC_AUXADC_IMP_PRD_SEL_MASK                      0x3
#define PMIC_AUXADC_IMP_PRD_SEL_SHIFT                     0
#define PMIC_AUXADC_IMP_CNT_SEL_ADDR                      \
	MT6363_AUXADC_IMP1
#define PMIC_AUXADC_IMP_CNT_SEL_MASK                      0x3
#define PMIC_AUXADC_IMP_CNT_SEL_SHIFT                     2
#define PMIC_AUXADC_IMPEDANCE_CHSEL_ADDR                  \
	MT6363_AUXADC_IMP1
#define PMIC_AUXADC_IMPEDANCE_CHSEL_MASK                  0x1
#define PMIC_AUXADC_IMPEDANCE_CHSEL_SHIFT                 4
#define PMIC_AUXADC_IMPEDANCE_IRQ_STATUS_ADDR             \
	MT6363_AUXADC_IMP1
#define PMIC_AUXADC_IMPEDANCE_IRQ_STATUS_MASK             0x1
#define PMIC_AUXADC_IMPEDANCE_IRQ_STATUS_SHIFT            7
#define PMIC_AUXADC_IMP_START_ADDR                        \
	MT6363_AUXADC_IMP2
#define PMIC_AUXADC_IMP_START_MASK                        0x1
#define PMIC_AUXADC_IMP_START_SHIFT                       0
#define PMIC_AUXADC_IMP_STATE_ADDR                        \
	MT6363_AUXADC_IMP2
#define PMIC_AUXADC_IMP_STATE_MASK                        0xF
#define PMIC_AUXADC_IMP_STATE_SHIFT                       1
#define PMIC_AUXADC_IMP_COUNT_ADDR                        \
	MT6363_AUXADC_IMP3
#define PMIC_AUXADC_IMP_COUNT_MASK                        0xF
#define PMIC_AUXADC_IMP_COUNT_SHIFT                       0
#define PMIC_AUXADC_IMP_FGADC_R_S_ADDR                    \
	MT6363_AUXADC_IMP3
#define PMIC_AUXADC_IMP_FGADC_R_S_MASK                    0x1
#define PMIC_AUXADC_IMP_FGADC_R_S_SHIFT                   4
#define PMIC_FGADC_AUXADC_IMP_R_DONE_S_ADDR               \
	MT6363_AUXADC_IMP3
#define PMIC_FGADC_AUXADC_IMP_R_DONE_S_MASK               0x1
#define PMIC_FGADC_AUXADC_IMP_R_DONE_S_SHIFT              5
#define PMIC_AUXADC_IMP_CK_SW_EN_ADDR                     \
	MT6363_AUXADC_IMP4
#define PMIC_AUXADC_IMP_CK_SW_EN_MASK                     0x1
#define PMIC_AUXADC_IMP_CK_SW_EN_SHIFT                    0
#define PMIC_AUXADC_IMP_CK_SW_MODE_ADDR                   \
	MT6363_AUXADC_IMP4
#define PMIC_AUXADC_IMP_CK_SW_MODE_MASK                   0x1
#define PMIC_AUXADC_IMP_CK_SW_MODE_SHIFT                  1
#define PMIC_AUXADC_LBAT_EN_ADDR                          \
	MT6363_AUXADC_LBAT0
#define PMIC_AUXADC_LBAT_EN_MASK                          0x1
#define PMIC_AUXADC_LBAT_EN_SHIFT                         0
#define PMIC_AUXADC_LBAT_DET_PRD_SEL_ADDR                 \
	MT6363_AUXADC_LBAT1
#define PMIC_AUXADC_LBAT_DET_PRD_SEL_MASK                 0x3
#define PMIC_AUXADC_LBAT_DET_PRD_SEL_SHIFT                0
#define PMIC_AUXADC_LBAT_DEBT_MAX_SEL_ADDR                \
	MT6363_AUXADC_LBAT1
#define PMIC_AUXADC_LBAT_DEBT_MAX_SEL_MASK                0x3
#define PMIC_AUXADC_LBAT_DEBT_MAX_SEL_SHIFT               2
#define PMIC_AUXADC_LBAT_DEBT_MIN_SEL_ADDR                \
	MT6363_AUXADC_LBAT1
#define PMIC_AUXADC_LBAT_DEBT_MIN_SEL_MASK                0x3
#define PMIC_AUXADC_LBAT_DEBT_MIN_SEL_SHIFT               4
#define PMIC_AUXADC_LBAT_IRQ_EN_MAX_ADDR                  \
	MT6363_AUXADC_LBAT2
#define PMIC_AUXADC_LBAT_IRQ_EN_MAX_MASK                  0x1
#define PMIC_AUXADC_LBAT_IRQ_EN_MAX_SHIFT                 0
#define PMIC_AUXADC_LBAT_DET_MAX_ADDR                     \
	MT6363_AUXADC_LBAT2
#define PMIC_AUXADC_LBAT_DET_MAX_MASK                     0x1
#define PMIC_AUXADC_LBAT_DET_MAX_SHIFT                    1
#define PMIC_AUXADC_LBAT_MAX_IRQ_B_ADDR                   \
	MT6363_AUXADC_LBAT2
#define PMIC_AUXADC_LBAT_MAX_IRQ_B_MASK                   0x1
#define PMIC_AUXADC_LBAT_MAX_IRQ_B_SHIFT                  7
#define PMIC_AUXADC_LBAT_VOLT_MAX_L_ADDR                  \
	MT6363_AUXADC_LBAT3
#define PMIC_AUXADC_LBAT_VOLT_MAX_L_MASK                  0xFF
#define PMIC_AUXADC_LBAT_VOLT_MAX_L_SHIFT                 0
#define PMIC_AUXADC_LBAT_VOLT_MAX_H_ADDR                  \
	MT6363_AUXADC_LBAT4
#define PMIC_AUXADC_LBAT_VOLT_MAX_H_MASK                  0xF
#define PMIC_AUXADC_LBAT_VOLT_MAX_H_SHIFT                 0
#define PMIC_AUXADC_LBAT_IRQ_EN_MIN_ADDR                  \
	MT6363_AUXADC_LBAT5
#define PMIC_AUXADC_LBAT_IRQ_EN_MIN_MASK                  0x1
#define PMIC_AUXADC_LBAT_IRQ_EN_MIN_SHIFT                 0
#define PMIC_AUXADC_LBAT_DET_MIN_ADDR                     \
	MT6363_AUXADC_LBAT5
#define PMIC_AUXADC_LBAT_DET_MIN_MASK                     0x1
#define PMIC_AUXADC_LBAT_DET_MIN_SHIFT                    1
#define PMIC_AUXADC_LBAT_MIN_IRQ_B_ADDR                   \
	MT6363_AUXADC_LBAT5
#define PMIC_AUXADC_LBAT_MIN_IRQ_B_MASK                   0x1
#define PMIC_AUXADC_LBAT_MIN_IRQ_B_SHIFT                  7
#define PMIC_AUXADC_LBAT_VOLT_MIN_L_ADDR                  \
	MT6363_AUXADC_LBAT6
#define PMIC_AUXADC_LBAT_VOLT_MIN_L_MASK                  0xFF
#define PMIC_AUXADC_LBAT_VOLT_MIN_L_SHIFT                 0
#define PMIC_AUXADC_LBAT_VOLT_MIN_H_ADDR                  \
	MT6363_AUXADC_LBAT7
#define PMIC_AUXADC_LBAT_VOLT_MIN_H_MASK                  0xF
#define PMIC_AUXADC_LBAT_VOLT_MIN_H_SHIFT                 0
#define PMIC_AUXADC_LBAT_DEBOUNCE_COUNT_MAX_ADDR          \
	MT6363_AUXADC_LBAT8
#define PMIC_AUXADC_LBAT_DEBOUNCE_COUNT_MAX_MASK          0xF
#define PMIC_AUXADC_LBAT_DEBOUNCE_COUNT_MAX_SHIFT         0
#define PMIC_AUXADC_LBAT_DEBOUNCE_COUNT_MIN_ADDR          \
	MT6363_AUXADC_LBAT9
#define PMIC_AUXADC_LBAT_DEBOUNCE_COUNT_MIN_MASK          0xF
#define PMIC_AUXADC_LBAT_DEBOUNCE_COUNT_MIN_SHIFT         0
#define PMIC_AUXADC_LBAT_STATE_ADDR                       \
	MT6363_AUXADC_LBAT10
#define PMIC_AUXADC_LBAT_STATE_MASK                       0x7
#define PMIC_AUXADC_LBAT_STATE_SHIFT                      4
#define PMIC_AUXADC_LBAT_AUXADC_START_ADDR                \
	MT6363_AUXADC_LBAT10
#define PMIC_AUXADC_LBAT_AUXADC_START_MASK                0x1
#define PMIC_AUXADC_LBAT_AUXADC_START_SHIFT               7
#define PMIC_AUXADC_LBAT_CK_SW_EN_ADDR                    \
	MT6363_AUXADC_LBAT11
#define PMIC_AUXADC_LBAT_CK_SW_EN_MASK                    0x1
#define PMIC_AUXADC_LBAT_CK_SW_EN_SHIFT                   0
#define PMIC_AUXADC_LBAT_CK_SW_MODE_ADDR                  \
	MT6363_AUXADC_LBAT11
#define PMIC_AUXADC_LBAT_CK_SW_MODE_MASK                  0x1
#define PMIC_AUXADC_LBAT_CK_SW_MODE_SHIFT                 1
#define PMIC_AUXADC_LBAT2_EN_ADDR                         \
	MT6363_AUXADC_LBAT2_0
#define PMIC_AUXADC_LBAT2_EN_MASK                         0x1
#define PMIC_AUXADC_LBAT2_EN_SHIFT                        0
#define PMIC_AUXADC_LBAT2_DET_PRD_SEL_ADDR                \
	MT6363_AUXADC_LBAT2_1
#define PMIC_AUXADC_LBAT2_DET_PRD_SEL_MASK                0x3
#define PMIC_AUXADC_LBAT2_DET_PRD_SEL_SHIFT               0
#define PMIC_AUXADC_LBAT2_DEBT_MAX_SEL_ADDR               \
	MT6363_AUXADC_LBAT2_1
#define PMIC_AUXADC_LBAT2_DEBT_MAX_SEL_MASK               0x3
#define PMIC_AUXADC_LBAT2_DEBT_MAX_SEL_SHIFT              2
#define PMIC_AUXADC_LBAT2_DEBT_MIN_SEL_ADDR               \
	MT6363_AUXADC_LBAT2_1
#define PMIC_AUXADC_LBAT2_DEBT_MIN_SEL_MASK               0x3
#define PMIC_AUXADC_LBAT2_DEBT_MIN_SEL_SHIFT              4
#define PMIC_AUXADC_LBAT2_IRQ_EN_MAX_ADDR                 \
	MT6363_AUXADC_LBAT2_2
#define PMIC_AUXADC_LBAT2_IRQ_EN_MAX_MASK                 0x1
#define PMIC_AUXADC_LBAT2_IRQ_EN_MAX_SHIFT                0
#define PMIC_AUXADC_LBAT2_DET_MAX_ADDR                    \
	MT6363_AUXADC_LBAT2_2
#define PMIC_AUXADC_LBAT2_DET_MAX_MASK                    0x1
#define PMIC_AUXADC_LBAT2_DET_MAX_SHIFT                   1
#define PMIC_AUXADC_LBAT2_MAX_IRQ_B_ADDR                  \
	MT6363_AUXADC_LBAT2_2
#define PMIC_AUXADC_LBAT2_MAX_IRQ_B_MASK                  0x1
#define PMIC_AUXADC_LBAT2_MAX_IRQ_B_SHIFT                 7
#define PMIC_AUXADC_LBAT2_VOLT_MAX_L_ADDR                 \
	MT6363_AUXADC_LBAT2_3
#define PMIC_AUXADC_LBAT2_VOLT_MAX_L_MASK                 0xFF
#define PMIC_AUXADC_LBAT2_VOLT_MAX_L_SHIFT                0
#define PMIC_AUXADC_LBAT2_VOLT_MAX_H_ADDR                 \
	MT6363_AUXADC_LBAT2_4
#define PMIC_AUXADC_LBAT2_VOLT_MAX_H_MASK                 0xF
#define PMIC_AUXADC_LBAT2_VOLT_MAX_H_SHIFT                0
#define PMIC_AUXADC_LBAT2_IRQ_EN_MIN_ADDR                 \
	MT6363_AUXADC_LBAT2_5
#define PMIC_AUXADC_LBAT2_IRQ_EN_MIN_MASK                 0x1
#define PMIC_AUXADC_LBAT2_IRQ_EN_MIN_SHIFT                0
#define PMIC_AUXADC_LBAT2_DET_MIN_ADDR                    \
	MT6363_AUXADC_LBAT2_5
#define PMIC_AUXADC_LBAT2_DET_MIN_MASK                    0x1
#define PMIC_AUXADC_LBAT2_DET_MIN_SHIFT                   1
#define PMIC_AUXADC_LBAT2_MIN_IRQ_B_ADDR                  \
	MT6363_AUXADC_LBAT2_5
#define PMIC_AUXADC_LBAT2_MIN_IRQ_B_MASK                  0x1
#define PMIC_AUXADC_LBAT2_MIN_IRQ_B_SHIFT                 7
#define PMIC_AUXADC_LBAT2_VOLT_MIN_L_ADDR                 \
	MT6363_AUXADC_LBAT2_6
#define PMIC_AUXADC_LBAT2_VOLT_MIN_L_MASK                 0xFF
#define PMIC_AUXADC_LBAT2_VOLT_MIN_L_SHIFT                0
#define PMIC_AUXADC_LBAT2_VOLT_MIN_H_ADDR                 \
	MT6363_AUXADC_LBAT2_7
#define PMIC_AUXADC_LBAT2_VOLT_MIN_H_MASK                 0xF
#define PMIC_AUXADC_LBAT2_VOLT_MIN_H_SHIFT                0
#define PMIC_AUXADC_LBAT2_DEBOUNCE_COUNT_MAX_ADDR         \
	MT6363_AUXADC_LBAT2_8
#define PMIC_AUXADC_LBAT2_DEBOUNCE_COUNT_MAX_MASK         0xF
#define PMIC_AUXADC_LBAT2_DEBOUNCE_COUNT_MAX_SHIFT        0
#define PMIC_AUXADC_LBAT2_DEBOUNCE_COUNT_MIN_ADDR         \
	MT6363_AUXADC_LBAT2_9
#define PMIC_AUXADC_LBAT2_DEBOUNCE_COUNT_MIN_MASK         0xF
#define PMIC_AUXADC_LBAT2_DEBOUNCE_COUNT_MIN_SHIFT        0
#define PMIC_AUXADC_LBAT2_STATE_ADDR                      \
	MT6363_AUXADC_LBAT2_10
#define PMIC_AUXADC_LBAT2_STATE_MASK                      0x7
#define PMIC_AUXADC_LBAT2_STATE_SHIFT                     4
#define PMIC_AUXADC_LBAT2_AUXADC_START_ADDR               \
	MT6363_AUXADC_LBAT2_10
#define PMIC_AUXADC_LBAT2_AUXADC_START_MASK               0x1
#define PMIC_AUXADC_LBAT2_AUXADC_START_SHIFT              7
#define PMIC_AUXADC_LBAT2_CK_SW_EN_ADDR                   \
	MT6363_AUXADC_LBAT2_11
#define PMIC_AUXADC_LBAT2_CK_SW_EN_MASK                   0x1
#define PMIC_AUXADC_LBAT2_CK_SW_EN_SHIFT                  0
#define PMIC_AUXADC_LBAT2_CK_SW_MODE_ADDR                 \
	MT6363_AUXADC_LBAT2_11
#define PMIC_AUXADC_LBAT2_CK_SW_MODE_MASK                 0x1
#define PMIC_AUXADC_LBAT2_CK_SW_MODE_SHIFT                1
#define PMIC_AUXADC_BAT_TEMP_EN_ADDR                      \
	MT6363_AUXADC_BAT_TEMP_0
#define PMIC_AUXADC_BAT_TEMP_EN_MASK                      0x1
#define PMIC_AUXADC_BAT_TEMP_EN_SHIFT                     0
#define PMIC_AUXADC_BAT_TEMP_FROZE_EN_ADDR                \
	MT6363_AUXADC_BAT_TEMP_1
#define PMIC_AUXADC_BAT_TEMP_FROZE_EN_MASK                0x1
#define PMIC_AUXADC_BAT_TEMP_FROZE_EN_SHIFT               0
#define PMIC_AUXADC_BAT_TEMP_DET_PRD_SEL_ADDR             \
	MT6363_AUXADC_BAT_TEMP_2
#define PMIC_AUXADC_BAT_TEMP_DET_PRD_SEL_MASK             0x3
#define PMIC_AUXADC_BAT_TEMP_DET_PRD_SEL_SHIFT            0
#define PMIC_AUXADC_BAT_TEMP_DEBT_MAX_SEL_ADDR            \
	MT6363_AUXADC_BAT_TEMP_2
#define PMIC_AUXADC_BAT_TEMP_DEBT_MAX_SEL_MASK            0x3
#define PMIC_AUXADC_BAT_TEMP_DEBT_MAX_SEL_SHIFT           2
#define PMIC_AUXADC_BAT_TEMP_DEBT_MIN_SEL_ADDR            \
	MT6363_AUXADC_BAT_TEMP_2
#define PMIC_AUXADC_BAT_TEMP_DEBT_MIN_SEL_MASK            0x3
#define PMIC_AUXADC_BAT_TEMP_DEBT_MIN_SEL_SHIFT           4
#define PMIC_AUXADC_BAT_TEMP_IRQ_EN_MAX_ADDR              \
	MT6363_AUXADC_BAT_TEMP_3
#define PMIC_AUXADC_BAT_TEMP_IRQ_EN_MAX_MASK              0x1
#define PMIC_AUXADC_BAT_TEMP_IRQ_EN_MAX_SHIFT             0
#define PMIC_AUXADC_BAT_TEMP_DET_MAX_ADDR                 \
	MT6363_AUXADC_BAT_TEMP_3
#define PMIC_AUXADC_BAT_TEMP_DET_MAX_MASK                 0x1
#define PMIC_AUXADC_BAT_TEMP_DET_MAX_SHIFT                1
#define PMIC_AUXADC_BAT_TEMP_MAX_IRQ_B_ADDR               \
	MT6363_AUXADC_BAT_TEMP_3
#define PMIC_AUXADC_BAT_TEMP_MAX_IRQ_B_MASK               0x1
#define PMIC_AUXADC_BAT_TEMP_MAX_IRQ_B_SHIFT              7
#define PMIC_AUXADC_BAT_TEMP_VOLT_MAX_L_ADDR              \
	MT6363_AUXADC_BAT_TEMP_4
#define PMIC_AUXADC_BAT_TEMP_VOLT_MAX_L_MASK              0xFF
#define PMIC_AUXADC_BAT_TEMP_VOLT_MAX_L_SHIFT             0
#define PMIC_AUXADC_BAT_TEMP_VOLT_MAX_H_ADDR              \
	MT6363_AUXADC_BAT_TEMP_5
#define PMIC_AUXADC_BAT_TEMP_VOLT_MAX_H_MASK              0xF
#define PMIC_AUXADC_BAT_TEMP_VOLT_MAX_H_SHIFT             0
#define PMIC_AUXADC_BAT_TEMP_IRQ_EN_MIN_ADDR              \
	MT6363_AUXADC_BAT_TEMP_6
#define PMIC_AUXADC_BAT_TEMP_IRQ_EN_MIN_MASK              0x1
#define PMIC_AUXADC_BAT_TEMP_IRQ_EN_MIN_SHIFT             0
#define PMIC_AUXADC_BAT_TEMP_DET_MIN_ADDR                 \
	MT6363_AUXADC_BAT_TEMP_6
#define PMIC_AUXADC_BAT_TEMP_DET_MIN_MASK                 0x1
#define PMIC_AUXADC_BAT_TEMP_DET_MIN_SHIFT                1
#define PMIC_AUXADC_BAT_TEMP_MIN_IRQ_B_ADDR               \
	MT6363_AUXADC_BAT_TEMP_6
#define PMIC_AUXADC_BAT_TEMP_MIN_IRQ_B_MASK               0x1
#define PMIC_AUXADC_BAT_TEMP_MIN_IRQ_B_SHIFT              7
#define PMIC_AUXADC_BAT_TEMP_VOLT_MIN_L_ADDR              \
	MT6363_AUXADC_BAT_TEMP_7
#define PMIC_AUXADC_BAT_TEMP_VOLT_MIN_L_MASK              0xFF
#define PMIC_AUXADC_BAT_TEMP_VOLT_MIN_L_SHIFT             0
#define PMIC_AUXADC_BAT_TEMP_VOLT_MIN_H_ADDR              \
	MT6363_AUXADC_BAT_TEMP_8
#define PMIC_AUXADC_BAT_TEMP_VOLT_MIN_H_MASK              0xF
#define PMIC_AUXADC_BAT_TEMP_VOLT_MIN_H_SHIFT             0
#define PMIC_AUXADC_BAT_TEMP_DEBOUNCE_COUNT_MAX_ADDR      \
	MT6363_AUXADC_BAT_TEMP_9
#define PMIC_AUXADC_BAT_TEMP_DEBOUNCE_COUNT_MAX_MASK      0xF
#define PMIC_AUXADC_BAT_TEMP_DEBOUNCE_COUNT_MAX_SHIFT     0
#define PMIC_AUXADC_BAT_TEMP_DEBOUNCE_COUNT_MIN_ADDR      \
	MT6363_AUXADC_BAT_TEMP_10
#define PMIC_AUXADC_BAT_TEMP_DEBOUNCE_COUNT_MIN_MASK      0xF
#define PMIC_AUXADC_BAT_TEMP_DEBOUNCE_COUNT_MIN_SHIFT     0
#define PMIC_AUXADC_BAT_TEMP_STATE_ADDR                   \
	MT6363_AUXADC_BAT_TEMP_11
#define PMIC_AUXADC_BAT_TEMP_STATE_MASK                   0x7
#define PMIC_AUXADC_BAT_TEMP_STATE_SHIFT                  4
#define PMIC_AUXADC_BAT_TEMP_AUXADC_START_ADDR            \
	MT6363_AUXADC_BAT_TEMP_11
#define PMIC_AUXADC_BAT_TEMP_AUXADC_START_MASK            0x1
#define PMIC_AUXADC_BAT_TEMP_AUXADC_START_SHIFT           7
#define PMIC_AUXADC_BAT_TEMP_CK_SW_EN_ADDR                \
	MT6363_AUXADC_BAT_TEMP_12
#define PMIC_AUXADC_BAT_TEMP_CK_SW_EN_MASK                0x1
#define PMIC_AUXADC_BAT_TEMP_CK_SW_EN_SHIFT               0
#define PMIC_AUXADC_BAT_TEMP_CK_SW_MODE_ADDR              \
	MT6363_AUXADC_BAT_TEMP_12
#define PMIC_AUXADC_BAT_TEMP_CK_SW_MODE_MASK              0x1
#define PMIC_AUXADC_BAT_TEMP_CK_SW_MODE_SHIFT             1
#define PMIC_AUXADC_THR_EN_ADDR                           \
	MT6363_AUXADC_THR0
#define PMIC_AUXADC_THR_EN_MASK                           0x1
#define PMIC_AUXADC_THR_EN_SHIFT                          0
#define PMIC_AUXADC_THR_DET_PRD_SEL_ADDR                  \
	MT6363_AUXADC_THR1
#define PMIC_AUXADC_THR_DET_PRD_SEL_MASK                  0x3
#define PMIC_AUXADC_THR_DET_PRD_SEL_SHIFT                 0
#define PMIC_AUXADC_THR_DEBT_MAX_SEL_ADDR                 \
	MT6363_AUXADC_THR1
#define PMIC_AUXADC_THR_DEBT_MAX_SEL_MASK                 0x3
#define PMIC_AUXADC_THR_DEBT_MAX_SEL_SHIFT                2
#define PMIC_AUXADC_THR_DEBT_MIN_SEL_ADDR                 \
	MT6363_AUXADC_THR1
#define PMIC_AUXADC_THR_DEBT_MIN_SEL_MASK                 0x3
#define PMIC_AUXADC_THR_DEBT_MIN_SEL_SHIFT                4
#define PMIC_AUXADC_THR_IRQ_EN_MAX_ADDR                   \
	MT6363_AUXADC_THR2
#define PMIC_AUXADC_THR_IRQ_EN_MAX_MASK                   0x1
#define PMIC_AUXADC_THR_IRQ_EN_MAX_SHIFT                  0
#define PMIC_AUXADC_THR_DET_MAX_ADDR                      \
	MT6363_AUXADC_THR2
#define PMIC_AUXADC_THR_DET_MAX_MASK                      0x1
#define PMIC_AUXADC_THR_DET_MAX_SHIFT                     1
#define PMIC_AUXADC_THR_MAX_IRQ_B_ADDR                    \
	MT6363_AUXADC_THR2
#define PMIC_AUXADC_THR_MAX_IRQ_B_MASK                    0x1
#define PMIC_AUXADC_THR_MAX_IRQ_B_SHIFT                   7
#define PMIC_AUXADC_THR_VOLT_MAX_L_ADDR                   \
	MT6363_AUXADC_THR3
#define PMIC_AUXADC_THR_VOLT_MAX_L_MASK                   0xFF
#define PMIC_AUXADC_THR_VOLT_MAX_L_SHIFT                  0
#define PMIC_AUXADC_THR_VOLT_MAX_H_ADDR                   \
	MT6363_AUXADC_THR4
#define PMIC_AUXADC_THR_VOLT_MAX_H_MASK                   0xF
#define PMIC_AUXADC_THR_VOLT_MAX_H_SHIFT                  0
#define PMIC_AUXADC_THR_IRQ_EN_MIN_ADDR                   \
	MT6363_AUXADC_THR5
#define PMIC_AUXADC_THR_IRQ_EN_MIN_MASK                   0x1
#define PMIC_AUXADC_THR_IRQ_EN_MIN_SHIFT                  0
#define PMIC_AUXADC_THR_DET_MIN_ADDR                      \
	MT6363_AUXADC_THR5
#define PMIC_AUXADC_THR_DET_MIN_MASK                      0x1
#define PMIC_AUXADC_THR_DET_MIN_SHIFT                     1
#define PMIC_AUXADC_THR_MIN_IRQ_B_ADDR                    \
	MT6363_AUXADC_THR5
#define PMIC_AUXADC_THR_MIN_IRQ_B_MASK                    0x1
#define PMIC_AUXADC_THR_MIN_IRQ_B_SHIFT                   7
#define PMIC_AUXADC_THR_VOLT_MIN_L_ADDR                   \
	MT6363_AUXADC_THR6
#define PMIC_AUXADC_THR_VOLT_MIN_L_MASK                   0xFF
#define PMIC_AUXADC_THR_VOLT_MIN_L_SHIFT                  0
#define PMIC_AUXADC_THR_VOLT_MIN_H_ADDR                   \
	MT6363_AUXADC_THR7
#define PMIC_AUXADC_THR_VOLT_MIN_H_MASK                   0xF
#define PMIC_AUXADC_THR_VOLT_MIN_H_SHIFT                  0
#define PMIC_AUXADC_THR_DEBOUNCE_COUNT_MAX_ADDR           \
	MT6363_AUXADC_THR8
#define PMIC_AUXADC_THR_DEBOUNCE_COUNT_MAX_MASK           0xF
#define PMIC_AUXADC_THR_DEBOUNCE_COUNT_MAX_SHIFT          0
#define PMIC_AUXADC_THR_DEBOUNCE_COUNT_MIN_ADDR           \
	MT6363_AUXADC_THR9
#define PMIC_AUXADC_THR_DEBOUNCE_COUNT_MIN_MASK           0xF
#define PMIC_AUXADC_THR_DEBOUNCE_COUNT_MIN_SHIFT          0
#define PMIC_AUXADC_THR_STATE_ADDR                        \
	MT6363_AUXADC_THR10
#define PMIC_AUXADC_THR_STATE_MASK                        0x7
#define PMIC_AUXADC_THR_STATE_SHIFT                       4
#define PMIC_AUXADC_THR_AUXADC_START_ADDR                 \
	MT6363_AUXADC_THR10
#define PMIC_AUXADC_THR_AUXADC_START_MASK                 0x1
#define PMIC_AUXADC_THR_AUXADC_START_SHIFT                7
#define PMIC_AUXADC_THR_CK_SW_EN_ADDR                     \
	MT6363_AUXADC_THR11
#define PMIC_AUXADC_THR_CK_SW_EN_MASK                     0x1
#define PMIC_AUXADC_THR_CK_SW_EN_SHIFT                    0
#define PMIC_AUXADC_THR_CK_SW_MODE_ADDR                   \
	MT6363_AUXADC_THR11
#define PMIC_AUXADC_THR_CK_SW_MODE_MASK                   0x1
#define PMIC_AUXADC_THR_CK_SW_MODE_SHIFT                  1
#define PMIC_AUXADC_MDRT_DET_PRD_SEL_ADDR                 \
	MT6363_AUXADC_MDRT_0
#define PMIC_AUXADC_MDRT_DET_PRD_SEL_MASK                 0x3
#define PMIC_AUXADC_MDRT_DET_PRD_SEL_SHIFT                0
#define PMIC_AUXADC_MDRT_DET_EN_ADDR                      \
	MT6363_AUXADC_MDRT_0
#define PMIC_AUXADC_MDRT_DET_EN_MASK                      0x1
#define PMIC_AUXADC_MDRT_DET_EN_SHIFT                     7
#define PMIC_AUXADC_MDRT_DET_WKUP_START_CNT_L_ADDR        \
	MT6363_AUXADC_MDRT_1
#define PMIC_AUXADC_MDRT_DET_WKUP_START_CNT_L_MASK        0xFF
#define PMIC_AUXADC_MDRT_DET_WKUP_START_CNT_L_SHIFT       0
#define PMIC_AUXADC_MDRT_DET_WKUP_START_CNT_H_ADDR        \
	MT6363_AUXADC_MDRT_2
#define PMIC_AUXADC_MDRT_DET_WKUP_START_CNT_H_MASK        0xF
#define PMIC_AUXADC_MDRT_DET_WKUP_START_CNT_H_SHIFT       0
#define PMIC_AUXADC_MDRT_DET_WKUP_START_ADDR              \
	MT6363_AUXADC_MDRT_3
#define PMIC_AUXADC_MDRT_DET_WKUP_START_MASK              0x1
#define PMIC_AUXADC_MDRT_DET_WKUP_START_SHIFT             0
#define PMIC_AUXADC_MDRT_DET_WKUP_START_SEL_ADDR          \
	MT6363_AUXADC_MDRT_3
#define PMIC_AUXADC_MDRT_DET_WKUP_START_SEL_MASK          0x1
#define PMIC_AUXADC_MDRT_DET_WKUP_START_SEL_SHIFT         1
#define PMIC_AUXADC_MDRT_DET_WKUP_EN_ADDR                 \
	MT6363_AUXADC_MDRT_3
#define PMIC_AUXADC_MDRT_DET_WKUP_EN_MASK                 0x1
#define PMIC_AUXADC_MDRT_DET_WKUP_EN_SHIFT                2
#define PMIC_AUXADC_MDRT_DET_SRCLKEN_IND_ADDR             \
	MT6363_AUXADC_MDRT_3
#define PMIC_AUXADC_MDRT_DET_SRCLKEN_IND_MASK             0x1
#define PMIC_AUXADC_MDRT_DET_SRCLKEN_IND_SHIFT            3
#define PMIC_AUXADC_MDRT_DET_WKUP_START_CLR_ADDR          \
	MT6363_AUXADC_MDRT_3
#define PMIC_AUXADC_MDRT_DET_WKUP_START_CLR_MASK          0x1
#define PMIC_AUXADC_MDRT_DET_WKUP_START_CLR_SHIFT         4
#define PMIC_AUXADC_MDRT_STATE_ADDR                       \
	MT6363_AUXADC_MDRT_4
#define PMIC_AUXADC_MDRT_STATE_MASK                       0x3
#define PMIC_AUXADC_MDRT_STATE_SHIFT                      0
#define PMIC_AUXADC_MDRT_START_ADDR                       \
	MT6363_AUXADC_MDRT_4
#define PMIC_AUXADC_MDRT_START_MASK                       0x1
#define PMIC_AUXADC_MDRT_START_SHIFT                      7
#define PMIC_AUXADC_MDRT_CK_SW_EN_ADDR                    \
	MT6363_AUXADC_MDRT_5
#define PMIC_AUXADC_MDRT_CK_SW_EN_MASK                    0x1
#define PMIC_AUXADC_MDRT_CK_SW_EN_SHIFT                   0
#define PMIC_AUXADC_MDRT_CK_SW_MODE_ADDR                  \
	MT6363_AUXADC_MDRT_5
#define PMIC_AUXADC_MDRT_CK_SW_MODE_MASK                  0x1
#define PMIC_AUXADC_MDRT_CK_SW_MODE_SHIFT                 1
#define PMIC_AUXADC_DCXO_MDRT_DET_WKUP_START_CNT_L_ADDR   \
	MT6363_AUXADC_DCXO_MDRT_0
#define PMIC_AUXADC_DCXO_MDRT_DET_WKUP_START_CNT_L_MASK   0xFF
#define PMIC_AUXADC_DCXO_MDRT_DET_WKUP_START_CNT_L_SHIFT  0
#define PMIC_AUXADC_DCXO_MDRT_DET_WKUP_START_CNT_H_ADDR   \
	MT6363_AUXADC_DCXO_MDRT_1
#define PMIC_AUXADC_DCXO_MDRT_DET_WKUP_START_CNT_H_MASK   0xF
#define PMIC_AUXADC_DCXO_MDRT_DET_WKUP_START_CNT_H_SHIFT  0
#define PMIC_AUXADC_DCXO_MDRT_DET_WKUP_START_ADDR         \
	MT6363_AUXADC_DCXO_MDRT_2
#define PMIC_AUXADC_DCXO_MDRT_DET_WKUP_START_MASK         0x1
#define PMIC_AUXADC_DCXO_MDRT_DET_WKUP_START_SHIFT        0
#define PMIC_AUXADC_DCXO_MDRT_DET_WKUP_START_SEL_ADDR     \
	MT6363_AUXADC_DCXO_MDRT_2
#define PMIC_AUXADC_DCXO_MDRT_DET_WKUP_START_SEL_MASK     0x1
#define PMIC_AUXADC_DCXO_MDRT_DET_WKUP_START_SEL_SHIFT    1
#define PMIC_AUXADC_DCXO_MDRT_DET_WKUP_EN_ADDR            \
	MT6363_AUXADC_DCXO_MDRT_2
#define PMIC_AUXADC_DCXO_MDRT_DET_WKUP_EN_MASK            0x1
#define PMIC_AUXADC_DCXO_MDRT_DET_WKUP_EN_SHIFT           2
#define PMIC_AUXADC_DCXO_MDRT_DET_WKUP_START_CLR_ADDR     \
	MT6363_AUXADC_DCXO_MDRT_2
#define PMIC_AUXADC_DCXO_MDRT_DET_WKUP_START_CLR_MASK     0x1
#define PMIC_AUXADC_DCXO_MDRT_DET_WKUP_START_CLR_SHIFT    3
#define PMIC_AUXADC_NAG_EN_ADDR                           \
	MT6363_AUXADC_NAG_0
#define PMIC_AUXADC_NAG_EN_MASK                           0x1
#define PMIC_AUXADC_NAG_EN_SHIFT                          0
#define PMIC_AUXADC_NAG_CLR_ADDR                          \
	MT6363_AUXADC_NAG_0
#define PMIC_AUXADC_NAG_CLR_MASK                          0x1
#define PMIC_AUXADC_NAG_CLR_SHIFT                         1
#define PMIC_AUXADC_NAG_VBAT1_SEL_ADDR                    \
	MT6363_AUXADC_NAG_0
#define PMIC_AUXADC_NAG_VBAT1_SEL_MASK                    0x1
#define PMIC_AUXADC_NAG_VBAT1_SEL_SHIFT                   2
#define PMIC_AUXADC_NAG_PRD_SEL_ADDR                      \
	MT6363_AUXADC_NAG_0
#define PMIC_AUXADC_NAG_PRD_SEL_MASK                      0x3
#define PMIC_AUXADC_NAG_PRD_SEL_SHIFT                     3
#define PMIC_AUXADC_NAG_IRQ_EN_ADDR                       \
	MT6363_AUXADC_NAG_0
#define PMIC_AUXADC_NAG_IRQ_EN_MASK                       0x1
#define PMIC_AUXADC_NAG_IRQ_EN_SHIFT                      5
#define PMIC_AUXADC_NAG_C_DLTV_IRQ_ADDR                   \
	MT6363_AUXADC_NAG_0
#define PMIC_AUXADC_NAG_C_DLTV_IRQ_MASK                   0x1
#define PMIC_AUXADC_NAG_C_DLTV_IRQ_SHIFT                  7
#define PMIC_AUXADC_NAG_ZCV_L_ADDR                        \
	MT6363_AUXADC_NAG_1
#define PMIC_AUXADC_NAG_ZCV_L_MASK                        0xFF
#define PMIC_AUXADC_NAG_ZCV_L_SHIFT                       0
#define PMIC_AUXADC_NAG_ZCV_H_ADDR                        \
	MT6363_AUXADC_NAG_2
#define PMIC_AUXADC_NAG_ZCV_H_MASK                        0x7F
#define PMIC_AUXADC_NAG_ZCV_H_SHIFT                       0
#define PMIC_AUXADC_NAG_C_DLTV_TH_7_0_ADDR                \
	MT6363_AUXADC_NAG_3
#define PMIC_AUXADC_NAG_C_DLTV_TH_7_0_MASK                0xFF
#define PMIC_AUXADC_NAG_C_DLTV_TH_7_0_SHIFT               0
#define PMIC_AUXADC_NAG_C_DLTV_TH_15_8_ADDR               \
	MT6363_AUXADC_NAG_4
#define PMIC_AUXADC_NAG_C_DLTV_TH_15_8_MASK               0xFF
#define PMIC_AUXADC_NAG_C_DLTV_TH_15_8_SHIFT              0
#define PMIC_AUXADC_NAG_C_DLTV_TH_23_16_ADDR              \
	MT6363_AUXADC_NAG_5
#define PMIC_AUXADC_NAG_C_DLTV_TH_23_16_MASK              0xFF
#define PMIC_AUXADC_NAG_C_DLTV_TH_23_16_SHIFT             0
#define PMIC_AUXADC_NAG_C_DLTV_TH_26_24_ADDR              \
	MT6363_AUXADC_NAG_6
#define PMIC_AUXADC_NAG_C_DLTV_TH_26_24_MASK              0x7
#define PMIC_AUXADC_NAG_C_DLTV_TH_26_24_SHIFT             0
#define PMIC_AUXADC_NAG_CNT_7_0_ADDR                      \
	MT6363_AUXADC_NAG_7
#define PMIC_AUXADC_NAG_CNT_7_0_MASK                      0xFF
#define PMIC_AUXADC_NAG_CNT_7_0_SHIFT                     0
#define PMIC_AUXADC_NAG_CNT_15_8_ADDR                     \
	MT6363_AUXADC_NAG_8
#define PMIC_AUXADC_NAG_CNT_15_8_MASK                     0xFF
#define PMIC_AUXADC_NAG_CNT_15_8_SHIFT                    0
#define PMIC_AUXADC_NAG_CNT_23_16_ADDR                    \
	MT6363_AUXADC_NAG_9
#define PMIC_AUXADC_NAG_CNT_23_16_MASK                    0xFF
#define PMIC_AUXADC_NAG_CNT_23_16_SHIFT                   0
#define PMIC_AUXADC_NAG_CNT_25_24_ADDR                    \
	MT6363_AUXADC_NAG_10
#define PMIC_AUXADC_NAG_CNT_25_24_MASK                    0x3
#define PMIC_AUXADC_NAG_CNT_25_24_SHIFT                   0
#define PMIC_AUXADC_NAG_DLTV_L_ADDR                       \
	MT6363_AUXADC_NAG_11
#define PMIC_AUXADC_NAG_DLTV_L_MASK                       0xFF
#define PMIC_AUXADC_NAG_DLTV_L_SHIFT                      0
#define PMIC_AUXADC_NAG_DLTV_H_ADDR                       \
	MT6363_AUXADC_NAG_12
#define PMIC_AUXADC_NAG_DLTV_H_MASK                       0xFF
#define PMIC_AUXADC_NAG_DLTV_H_SHIFT                      0
#define PMIC_AUXADC_NAG_C_DLTV_7_0_ADDR                   \
	MT6363_AUXADC_NAG_13
#define PMIC_AUXADC_NAG_C_DLTV_7_0_MASK                   0xFF
#define PMIC_AUXADC_NAG_C_DLTV_7_0_SHIFT                  0
#define PMIC_AUXADC_NAG_C_DLTV_15_8_ADDR                  \
	MT6363_AUXADC_NAG_14
#define PMIC_AUXADC_NAG_C_DLTV_15_8_MASK                  0xFF
#define PMIC_AUXADC_NAG_C_DLTV_15_8_SHIFT                 0
#define PMIC_AUXADC_NAG_C_DLTV_23_16_ADDR                 \
	MT6363_AUXADC_NAG_15
#define PMIC_AUXADC_NAG_C_DLTV_23_16_MASK                 0xFF
#define PMIC_AUXADC_NAG_C_DLTV_23_16_SHIFT                0
#define PMIC_AUXADC_NAG_C_DLTV_26_24_ADDR                 \
	MT6363_AUXADC_NAG_16
#define PMIC_AUXADC_NAG_C_DLTV_26_24_MASK                 0x7
#define PMIC_AUXADC_NAG_C_DLTV_26_24_SHIFT                0
#define PMIC_AUXADC_NAG_STATE_ADDR                        \
	MT6363_AUXADC_NAG_17
#define PMIC_AUXADC_NAG_STATE_MASK                        0x7
#define PMIC_AUXADC_NAG_STATE_SHIFT                       4
#define PMIC_AUXADC_NAG_AUXADC_START_ADDR                 \
	MT6363_AUXADC_NAG_17
#define PMIC_AUXADC_NAG_AUXADC_START_MASK                 0x1
#define PMIC_AUXADC_NAG_AUXADC_START_SHIFT                7
#define PMIC_AUXADC_NAG_CK_SW_EN_ADDR                     \
	MT6363_AUXADC_NAG_18
#define PMIC_AUXADC_NAG_CK_SW_EN_MASK                     0x1
#define PMIC_AUXADC_NAG_CK_SW_EN_SHIFT                    0
#define PMIC_AUXADC_NAG_CK_SW_MODE_ADDR                   \
	MT6363_AUXADC_NAG_18
#define PMIC_AUXADC_NAG_CK_SW_MODE_MASK                   0x1
#define PMIC_AUXADC_NAG_CK_SW_MODE_SHIFT                  1
#define PMIC_AUXADC_RSV_0_ADDR                            \
	MT6363_AUXADC_RSV_0
#define PMIC_AUXADC_RSV_0_MASK                            0xFF
#define PMIC_AUXADC_RSV_0_SHIFT                           0
#define PMIC_AUXADC_RSV_1_ADDR                            \
	MT6363_AUXADC_RSV_1
#define PMIC_AUXADC_RSV_1_MASK                            0xFF
#define PMIC_AUXADC_RSV_1_SHIFT                           0
#define PMIC_AUXADC_SAMPLE_LIST_07_00_ADDR                \
	MT6363_AUXADC_SPL_LIST_0
#define PMIC_AUXADC_SAMPLE_LIST_07_00_MASK                0xFF
#define PMIC_AUXADC_SAMPLE_LIST_07_00_SHIFT               0
#define PMIC_AUXADC_SAMPLE_LIST_15_08_ADDR                \
	MT6363_AUXADC_SPL_LIST_1
#define PMIC_AUXADC_SAMPLE_LIST_15_08_MASK                0xFF
#define PMIC_AUXADC_SAMPLE_LIST_15_08_SHIFT               0
#define PMIC_AUXADC_SAMPLE_LIST_23_16_ADDR                \
	MT6363_AUXADC_SPL_LIST_2
#define PMIC_AUXADC_SAMPLE_LIST_23_16_MASK                0xFF
#define PMIC_AUXADC_SAMPLE_LIST_23_16_SHIFT               0
#define PMIC_AUXADC_SAMPLE_LIST_31_24_ADDR                \
	MT6363_AUXADC_SPL_LIST_3
#define PMIC_AUXADC_SAMPLE_LIST_31_24_MASK                0xFF
#define PMIC_AUXADC_SAMPLE_LIST_31_24_SHIFT               0
#define PMIC_AUXADC_SAMPLE_LIST_33_32_ADDR                \
	MT6363_AUXADC_SPL_LIST_4
#define PMIC_AUXADC_SAMPLE_LIST_33_32_MASK                0x3
#define PMIC_AUXADC_SAMPLE_LIST_33_32_SHIFT               0
#define PMIC_BUCK_TOP_ANA_ID_ADDR                         \
	MT6363_BUCK_TOP_ANA_ID
#define PMIC_BUCK_TOP_ANA_ID_MASK                         0xFF
#define PMIC_BUCK_TOP_ANA_ID_SHIFT                        0
#define PMIC_BUCK_TOP_DIG_ID_ADDR                         \
	MT6363_BUCK_TOP_DIG_ID
#define PMIC_BUCK_TOP_DIG_ID_MASK                         0xFF
#define PMIC_BUCK_TOP_DIG_ID_SHIFT                        0
#define PMIC_BUCK_TOP_ANA_MINOR_REV_ADDR                  \
	MT6363_BUCK_TOP_REV0
#define PMIC_BUCK_TOP_ANA_MINOR_REV_MASK                  0xF
#define PMIC_BUCK_TOP_ANA_MINOR_REV_SHIFT                 0
#define PMIC_BUCK_TOP_ANA_MAJOR_REV_ADDR                  \
	MT6363_BUCK_TOP_REV0
#define PMIC_BUCK_TOP_ANA_MAJOR_REV_MASK                  0xF
#define PMIC_BUCK_TOP_ANA_MAJOR_REV_SHIFT                 4
#define PMIC_BUCK_TOP_DIG_MINOR_REV_ADDR                  \
	MT6363_BUCK_TOP_REV1
#define PMIC_BUCK_TOP_DIG_MINOR_REV_MASK                  0xF
#define PMIC_BUCK_TOP_DIG_MINOR_REV_SHIFT                 0
#define PMIC_BUCK_TOP_DIG_MAJOR_REV_ADDR                  \
	MT6363_BUCK_TOP_REV1
#define PMIC_BUCK_TOP_DIG_MAJOR_REV_MASK                  0xF
#define PMIC_BUCK_TOP_DIG_MAJOR_REV_SHIFT                 4
#define PMIC_BUCK_TOP_CBS_ADDR                            \
	MT6363_BUCK_TOP_DBI0
#define PMIC_BUCK_TOP_CBS_MASK                            0x3
#define PMIC_BUCK_TOP_CBS_SHIFT                           0
#define PMIC_BUCK_TOP_BIX_ADDR                            \
	MT6363_BUCK_TOP_DBI0
#define PMIC_BUCK_TOP_BIX_MASK                            0x3
#define PMIC_BUCK_TOP_BIX_SHIFT                           2
#define PMIC_BUCK_TOP_ESP_ADDR                            \
	MT6363_BUCK_TOP_DBI1
#define PMIC_BUCK_TOP_ESP_MASK                            0xFF
#define PMIC_BUCK_TOP_ESP_SHIFT                           0
#define PMIC_BUCK_TOP_FPI_ADDR                            \
	MT6363_BUCK_TOP_DXI
#define PMIC_BUCK_TOP_FPI_MASK                            0xFF
#define PMIC_BUCK_TOP_FPI_SHIFT                           0
#define PMIC_BUCK_TOP_CLK_OFFSET_ADDR                     \
	MT6363_BUCK_TOP_PAM0
#define PMIC_BUCK_TOP_CLK_OFFSET_MASK                     0xFF
#define PMIC_BUCK_TOP_CLK_OFFSET_SHIFT                    0
#define PMIC_BUCK_TOP_RST_OFFSET_ADDR                     \
	MT6363_BUCK_TOP_PAM1
#define PMIC_BUCK_TOP_RST_OFFSET_MASK                     0xFF
#define PMIC_BUCK_TOP_RST_OFFSET_SHIFT                    0
#define PMIC_BUCK_TOP_INT_OFFSET_ADDR                     \
	MT6363_BUCK_TOP_PAM2
#define PMIC_BUCK_TOP_INT_OFFSET_MASK                     0xFF
#define PMIC_BUCK_TOP_INT_OFFSET_SHIFT                    0
#define PMIC_BUCK_TOP_INT_LEN_ADDR                        \
	MT6363_BUCK_TOP_PAM3
#define PMIC_BUCK_TOP_INT_LEN_MASK                        0xFF
#define PMIC_BUCK_TOP_INT_LEN_SHIFT                       0
#define PMIC_RG_BUCK32K_CK_PDN_ADDR                       \
	MT6363_BUCK_TOP_CLK_CON0
#define PMIC_RG_BUCK32K_CK_PDN_MASK                       0x1
#define PMIC_RG_BUCK32K_CK_PDN_SHIFT                      0
#define PMIC_RG_BUCK1M_CK_PDN_ADDR                        \
	MT6363_BUCK_TOP_CLK_CON0
#define PMIC_RG_BUCK1M_CK_PDN_MASK                        0x1
#define PMIC_RG_BUCK1M_CK_PDN_SHIFT                       1
#define PMIC_RG_BUCK26M_CK_PDN_ADDR                       \
	MT6363_BUCK_TOP_CLK_CON0
#define PMIC_RG_BUCK26M_CK_PDN_MASK                       0x1
#define PMIC_RG_BUCK26M_CK_PDN_SHIFT                      2
#define PMIC_RG_BUCK_VIO31_ANA_2M_CK_PDN_ADDR             \
	MT6363_BUCK_TOP_CLK_CON0
#define PMIC_RG_BUCK_VIO31_ANA_2M_CK_PDN_MASK             0x1
#define PMIC_RG_BUCK_VIO31_ANA_2M_CK_PDN_SHIFT            3
#define PMIC_RG_BUCK_PHASE26M_CK_PDN_ADDR                 \
	MT6363_BUCK_TOP_CLK_CON0
#define PMIC_RG_BUCK_PHASE26M_CK_PDN_MASK                 0x1
#define PMIC_RG_BUCK_PHASE26M_CK_PDN_SHIFT                4
#define PMIC_RG_BUCK_TOP_CLK_CON0_SET_ADDR                \
	MT6363_BUCK_TOP_CLK_CON0_SET
#define PMIC_RG_BUCK_TOP_CLK_CON0_SET_MASK                0xFF
#define PMIC_RG_BUCK_TOP_CLK_CON0_SET_SHIFT               0
#define PMIC_RG_BUCK_TOP_CLK_CON0_CLR_ADDR                \
	MT6363_BUCK_TOP_CLK_CON0_CLR
#define PMIC_RG_BUCK_TOP_CLK_CON0_CLR_MASK                0xFF
#define PMIC_RG_BUCK_TOP_CLK_CON0_CLR_SHIFT               0
#define PMIC_RG_BUCK32K_CK_PDN_HWEN_ADDR                  \
	MT6363_BUCK_TOP_CLK_HWEN_CON0
#define PMIC_RG_BUCK32K_CK_PDN_HWEN_MASK                  0x1
#define PMIC_RG_BUCK32K_CK_PDN_HWEN_SHIFT                 0
#define PMIC_RG_BUCK1M_CK_PDN_HWEN_ADDR                   \
	MT6363_BUCK_TOP_CLK_HWEN_CON0
#define PMIC_RG_BUCK1M_CK_PDN_HWEN_MASK                   0x1
#define PMIC_RG_BUCK1M_CK_PDN_HWEN_SHIFT                  1
#define PMIC_RG_BUCK26M_CK_PDN_HWEN_ADDR                  \
	MT6363_BUCK_TOP_CLK_HWEN_CON0
#define PMIC_RG_BUCK26M_CK_PDN_HWEN_MASK                  0x1
#define PMIC_RG_BUCK26M_CK_PDN_HWEN_SHIFT                 2
#define PMIC_RG_BUCK_SLEEP_CTRL_MODE_ADDR                 \
	MT6363_BUCK_TOP_CLK_HWEN_CON0
#define PMIC_RG_BUCK_SLEEP_CTRL_MODE_MASK                 0x1
#define PMIC_RG_BUCK_SLEEP_CTRL_MODE_SHIFT                3
#define PMIC_RG_BUCK_PHASE26M_CK_PDN_HWEN_ADDR            \
	MT6363_BUCK_TOP_CLK_HWEN_CON0
#define PMIC_RG_BUCK_PHASE26M_CK_PDN_HWEN_MASK            0x1
#define PMIC_RG_BUCK_PHASE26M_CK_PDN_HWEN_SHIFT           4
#define PMIC_RG_BUCK_ONOFFLP_26M_MODE_ADDR                \
	MT6363_BUCK_TOP_CLK_HWEN_CON0
#define PMIC_RG_BUCK_ONOFFLP_26M_MODE_MASK                0x1
#define PMIC_RG_BUCK_ONOFFLP_26M_MODE_SHIFT               6
#define PMIC_RG_BUCK_DCM_MODE_ADDR                        \
	MT6363_BUCK_TOP_CLK_HWEN_CON0
#define PMIC_RG_BUCK_DCM_MODE_MASK                        0x1
#define PMIC_RG_BUCK_DCM_MODE_SHIFT                       7
#define PMIC_RG_BUCK_TOP_CLK_HWEN_CON0_SET_ADDR           \
	MT6363_BUCK_TOP_CLK_HWEN_CON0_SET
#define PMIC_RG_BUCK_TOP_CLK_HWEN_CON0_SET_MASK           0xFF
#define PMIC_RG_BUCK_TOP_CLK_HWEN_CON0_SET_SHIFT          0
#define PMIC_RG_BUCK_TOP_CLK_HWEN_CON0_CLR_ADDR           \
	MT6363_BUCK_TOP_CLK_HWEN_CON0_CLR
#define PMIC_RG_BUCK_TOP_CLK_HWEN_CON0_CLR_MASK           0xFF
#define PMIC_RG_BUCK_TOP_CLK_HWEN_CON0_CLR_SHIFT          0
#define PMIC_RG_INT_EN_VS2_OC_ADDR                        \
	MT6363_BUCK_TOP_INT_CON0
#define PMIC_RG_INT_EN_VS2_OC_MASK                        0x1
#define PMIC_RG_INT_EN_VS2_OC_SHIFT                       0
#define PMIC_RG_INT_EN_VBUCK1_OC_ADDR                     \
	MT6363_BUCK_TOP_INT_CON0
#define PMIC_RG_INT_EN_VBUCK1_OC_MASK                     0x1
#define PMIC_RG_INT_EN_VBUCK1_OC_SHIFT                    1
#define PMIC_RG_INT_EN_VBUCK2_OC_ADDR                     \
	MT6363_BUCK_TOP_INT_CON0
#define PMIC_RG_INT_EN_VBUCK2_OC_MASK                     0x1
#define PMIC_RG_INT_EN_VBUCK2_OC_SHIFT                    2
#define PMIC_RG_INT_EN_VBUCK3_OC_ADDR                     \
	MT6363_BUCK_TOP_INT_CON0
#define PMIC_RG_INT_EN_VBUCK3_OC_MASK                     0x1
#define PMIC_RG_INT_EN_VBUCK3_OC_SHIFT                    3
#define PMIC_RG_INT_EN_VBUCK4_OC_ADDR                     \
	MT6363_BUCK_TOP_INT_CON0
#define PMIC_RG_INT_EN_VBUCK4_OC_MASK                     0x1
#define PMIC_RG_INT_EN_VBUCK4_OC_SHIFT                    4
#define PMIC_RG_INT_EN_VBUCK5_OC_ADDR                     \
	MT6363_BUCK_TOP_INT_CON0
#define PMIC_RG_INT_EN_VBUCK5_OC_MASK                     0x1
#define PMIC_RG_INT_EN_VBUCK5_OC_SHIFT                    5
#define PMIC_RG_INT_EN_VBUCK6_OC_ADDR                     \
	MT6363_BUCK_TOP_INT_CON0
#define PMIC_RG_INT_EN_VBUCK6_OC_MASK                     0x1
#define PMIC_RG_INT_EN_VBUCK6_OC_SHIFT                    6
#define PMIC_RG_INT_EN_VBUCK7_OC_ADDR                     \
	MT6363_BUCK_TOP_INT_CON0
#define PMIC_RG_INT_EN_VBUCK7_OC_MASK                     0x1
#define PMIC_RG_INT_EN_VBUCK7_OC_SHIFT                    7
#define PMIC_RG_BUCK_TOP_INT_EN_CON0_SET_ADDR             \
	MT6363_BUCK_TOP_INT_CON0_SET
#define PMIC_RG_BUCK_TOP_INT_EN_CON0_SET_MASK             0xFF
#define PMIC_RG_BUCK_TOP_INT_EN_CON0_SET_SHIFT            0
#define PMIC_RG_BUCK_TOP_INT_EN_CON0_CLR_ADDR             \
	MT6363_BUCK_TOP_INT_CON0_CLR
#define PMIC_RG_BUCK_TOP_INT_EN_CON0_CLR_MASK             0xFF
#define PMIC_RG_BUCK_TOP_INT_EN_CON0_CLR_SHIFT            0
#define PMIC_RG_INT_EN_VS1_OC_ADDR                        \
	MT6363_BUCK_TOP_INT_CON1
#define PMIC_RG_INT_EN_VS1_OC_MASK                        0x1
#define PMIC_RG_INT_EN_VS1_OC_SHIFT                       0
#define PMIC_RG_INT_EN_VS3_OC_ADDR                        \
	MT6363_BUCK_TOP_INT_CON1
#define PMIC_RG_INT_EN_VS3_OC_MASK                        0x1
#define PMIC_RG_INT_EN_VS3_OC_SHIFT                       1
#define PMIC_RG_BUCK_TOP_INT_EN_CON1_SET_ADDR             \
	MT6363_BUCK_TOP_INT_CON1_SET
#define PMIC_RG_BUCK_TOP_INT_EN_CON1_SET_MASK             0xFF
#define PMIC_RG_BUCK_TOP_INT_EN_CON1_SET_SHIFT            0
#define PMIC_RG_BUCK_TOP_INT_EN_CON1_CLR_ADDR             \
	MT6363_BUCK_TOP_INT_CON1_CLR
#define PMIC_RG_BUCK_TOP_INT_EN_CON1_CLR_MASK             0xFF
#define PMIC_RG_BUCK_TOP_INT_EN_CON1_CLR_SHIFT            0
#define PMIC_RG_INT_MASK_VS2_OC_ADDR                      \
	MT6363_BUCK_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_VS2_OC_MASK                      0x1
#define PMIC_RG_INT_MASK_VS2_OC_SHIFT                     0
#define PMIC_RG_INT_MASK_VBUCK1_OC_ADDR                   \
	MT6363_BUCK_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_VBUCK1_OC_MASK                   0x1
#define PMIC_RG_INT_MASK_VBUCK1_OC_SHIFT                  1
#define PMIC_RG_INT_MASK_VBUCK2_OC_ADDR                   \
	MT6363_BUCK_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_VBUCK2_OC_MASK                   0x1
#define PMIC_RG_INT_MASK_VBUCK2_OC_SHIFT                  2
#define PMIC_RG_INT_MASK_VBUCK3_OC_ADDR                   \
	MT6363_BUCK_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_VBUCK3_OC_MASK                   0x1
#define PMIC_RG_INT_MASK_VBUCK3_OC_SHIFT                  3
#define PMIC_RG_INT_MASK_VBUCK4_OC_ADDR                   \
	MT6363_BUCK_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_VBUCK4_OC_MASK                   0x1
#define PMIC_RG_INT_MASK_VBUCK4_OC_SHIFT                  4
#define PMIC_RG_INT_MASK_VBUCK5_OC_ADDR                   \
	MT6363_BUCK_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_VBUCK5_OC_MASK                   0x1
#define PMIC_RG_INT_MASK_VBUCK5_OC_SHIFT                  5
#define PMIC_RG_INT_MASK_VBUCK6_OC_ADDR                   \
	MT6363_BUCK_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_VBUCK6_OC_MASK                   0x1
#define PMIC_RG_INT_MASK_VBUCK6_OC_SHIFT                  6
#define PMIC_RG_INT_MASK_VBUCK7_OC_ADDR                   \
	MT6363_BUCK_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_VBUCK7_OC_MASK                   0x1
#define PMIC_RG_INT_MASK_VBUCK7_OC_SHIFT                  7
#define PMIC_RG_BUCK_TOP_INT_MASK_CON0_SET_ADDR           \
	MT6363_BUCK_TOP_INT_MASK_CON0_SET
#define PMIC_RG_BUCK_TOP_INT_MASK_CON0_SET_MASK           0xFF
#define PMIC_RG_BUCK_TOP_INT_MASK_CON0_SET_SHIFT          0
#define PMIC_RG_BUCK_TOP_INT_MASK_CON0_CLR_ADDR           \
	MT6363_BUCK_TOP_INT_MASK_CON0_CLR
#define PMIC_RG_BUCK_TOP_INT_MASK_CON0_CLR_MASK           0xFF
#define PMIC_RG_BUCK_TOP_INT_MASK_CON0_CLR_SHIFT          0
#define PMIC_RG_INT_MASK_VS1_OC_ADDR                      \
	MT6363_BUCK_TOP_INT_MASK_CON1
#define PMIC_RG_INT_MASK_VS1_OC_MASK                      0x1
#define PMIC_RG_INT_MASK_VS1_OC_SHIFT                     0
#define PMIC_RG_INT_MASK_VS3_OC_ADDR                      \
	MT6363_BUCK_TOP_INT_MASK_CON1
#define PMIC_RG_INT_MASK_VS3_OC_MASK                      0x1
#define PMIC_RG_INT_MASK_VS3_OC_SHIFT                     1
#define PMIC_RG_BUCK_TOP_INT_MASK_CON1_SET_ADDR           \
	MT6363_BUCK_TOP_INT_MASK_CON1_SET
#define PMIC_RG_BUCK_TOP_INT_MASK_CON1_SET_MASK           0xFF
#define PMIC_RG_BUCK_TOP_INT_MASK_CON1_SET_SHIFT          0
#define PMIC_RG_BUCK_TOP_INT_MASK_CON1_CLR_ADDR           \
	MT6363_BUCK_TOP_INT_MASK_CON1_CLR
#define PMIC_RG_BUCK_TOP_INT_MASK_CON1_CLR_MASK           0xFF
#define PMIC_RG_BUCK_TOP_INT_MASK_CON1_CLR_SHIFT          0
#define PMIC_RG_INT_STATUS_VS2_OC_ADDR                    \
	MT6363_BUCK_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_VS2_OC_MASK                    0x1
#define PMIC_RG_INT_STATUS_VS2_OC_SHIFT                   0
#define PMIC_RG_INT_STATUS_VBUCK1_OC_ADDR                 \
	MT6363_BUCK_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_VBUCK1_OC_MASK                 0x1
#define PMIC_RG_INT_STATUS_VBUCK1_OC_SHIFT                1
#define PMIC_RG_INT_STATUS_VBUCK2_OC_ADDR                 \
	MT6363_BUCK_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_VBUCK2_OC_MASK                 0x1
#define PMIC_RG_INT_STATUS_VBUCK2_OC_SHIFT                2
#define PMIC_RG_INT_STATUS_VBUCK3_OC_ADDR                 \
	MT6363_BUCK_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_VBUCK3_OC_MASK                 0x1
#define PMIC_RG_INT_STATUS_VBUCK3_OC_SHIFT                3
#define PMIC_RG_INT_STATUS_VBUCK4_OC_ADDR                 \
	MT6363_BUCK_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_VBUCK4_OC_MASK                 0x1
#define PMIC_RG_INT_STATUS_VBUCK4_OC_SHIFT                4
#define PMIC_RG_INT_STATUS_VBUCK5_OC_ADDR                 \
	MT6363_BUCK_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_VBUCK5_OC_MASK                 0x1
#define PMIC_RG_INT_STATUS_VBUCK5_OC_SHIFT                5
#define PMIC_RG_INT_STATUS_VBUCK6_OC_ADDR                 \
	MT6363_BUCK_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_VBUCK6_OC_MASK                 0x1
#define PMIC_RG_INT_STATUS_VBUCK6_OC_SHIFT                6
#define PMIC_RG_INT_STATUS_VBUCK7_OC_ADDR                 \
	MT6363_BUCK_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_VBUCK7_OC_MASK                 0x1
#define PMIC_RG_INT_STATUS_VBUCK7_OC_SHIFT                7
#define PMIC_RG_INT_STATUS_VS1_OC_ADDR                    \
	MT6363_BUCK_TOP_INT_STATUS1
#define PMIC_RG_INT_STATUS_VS1_OC_MASK                    0x1
#define PMIC_RG_INT_STATUS_VS1_OC_SHIFT                   0
#define PMIC_RG_INT_STATUS_VS3_OC_ADDR                    \
	MT6363_BUCK_TOP_INT_STATUS1
#define PMIC_RG_INT_STATUS_VS3_OC_MASK                    0x1
#define PMIC_RG_INT_STATUS_VS3_OC_SHIFT                   1
#define PMIC_RG_INT_RAW_STATUS_VS2_OC_ADDR                \
	MT6363_BUCK_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_VS2_OC_MASK                0x1
#define PMIC_RG_INT_RAW_STATUS_VS2_OC_SHIFT               0
#define PMIC_RG_INT_RAW_STATUS_VBUCK1_OC_ADDR             \
	MT6363_BUCK_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_VBUCK1_OC_MASK             0x1
#define PMIC_RG_INT_RAW_STATUS_VBUCK1_OC_SHIFT            1
#define PMIC_RG_INT_RAW_STATUS_VBUCK2_OC_ADDR             \
	MT6363_BUCK_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_VBUCK2_OC_MASK             0x1
#define PMIC_RG_INT_RAW_STATUS_VBUCK2_OC_SHIFT            2
#define PMIC_RG_INT_RAW_STATUS_VBUCK3_OC_ADDR             \
	MT6363_BUCK_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_VBUCK3_OC_MASK             0x1
#define PMIC_RG_INT_RAW_STATUS_VBUCK3_OC_SHIFT            3
#define PMIC_RG_INT_RAW_STATUS_VBUCK4_OC_ADDR             \
	MT6363_BUCK_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_VBUCK4_OC_MASK             0x1
#define PMIC_RG_INT_RAW_STATUS_VBUCK4_OC_SHIFT            4
#define PMIC_RG_INT_RAW_STATUS_VBUCK5_OC_ADDR             \
	MT6363_BUCK_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_VBUCK5_OC_MASK             0x1
#define PMIC_RG_INT_RAW_STATUS_VBUCK5_OC_SHIFT            5
#define PMIC_RG_INT_RAW_STATUS_VBUCK6_OC_ADDR             \
	MT6363_BUCK_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_VBUCK6_OC_MASK             0x1
#define PMIC_RG_INT_RAW_STATUS_VBUCK6_OC_SHIFT            6
#define PMIC_RG_INT_RAW_STATUS_VBUCK7_OC_ADDR             \
	MT6363_BUCK_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_VBUCK7_OC_MASK             0x1
#define PMIC_RG_INT_RAW_STATUS_VBUCK7_OC_SHIFT            7
#define PMIC_RG_INT_RAW_STATUS_VS1_OC_ADDR                \
	MT6363_BUCK_TOP_INT_RAW_STATUS1
#define PMIC_RG_INT_RAW_STATUS_VS1_OC_MASK                0x1
#define PMIC_RG_INT_RAW_STATUS_VS1_OC_SHIFT               0
#define PMIC_RG_INT_RAW_STATUS_VS3_OC_ADDR                \
	MT6363_BUCK_TOP_INT_RAW_STATUS1
#define PMIC_RG_INT_RAW_STATUS_VS3_OC_MASK                0x1
#define PMIC_RG_INT_RAW_STATUS_VS3_OC_SHIFT               1
#define PMIC_RG_VOW_BUCK_VCORE_DVS_DONE_ADDR              \
	MT6363_BUCK_TOP_VOW_CON
#define PMIC_RG_VOW_BUCK_VCORE_DVS_DONE_MASK              0x1
#define PMIC_RG_VOW_BUCK_VCORE_DVS_DONE_SHIFT             0
#define PMIC_RG_VOW_BUCK_VCORE_DVS_SW_MODE_ADDR           \
	MT6363_BUCK_TOP_VOW_CON
#define PMIC_RG_VOW_BUCK_VCORE_DVS_SW_MODE_MASK           0x1
#define PMIC_RG_VOW_BUCK_VCORE_DVS_SW_MODE_SHIFT          1
#define PMIC_RG_BUCK_STB_MAX_LO_ADDR                      \
	MT6363_BUCK_TOP_STB_CON0
#define PMIC_RG_BUCK_STB_MAX_LO_MASK                      0xFF
#define PMIC_RG_BUCK_STB_MAX_LO_SHIFT                     0
#define PMIC_RG_BUCK_STB_MAX_HI_ADDR                      \
	MT6363_BUCK_TOP_STB_CON1
#define PMIC_RG_BUCK_STB_MAX_HI_MASK                      0x1
#define PMIC_RG_BUCK_STB_MAX_HI_SHIFT                     0
#define PMIC_RG_BUCK_VGP2_MINFREQ_LATENCY_MAX_ADDR        \
	MT6363_BUCK_TOP_VGP2_MINFREQ_CON0
#define PMIC_RG_BUCK_VGP2_MINFREQ_LATENCY_MAX_MASK        0xFF
#define PMIC_RG_BUCK_VGP2_MINFREQ_LATENCY_MAX_SHIFT       0
#define PMIC_RG_BUCK_VGP2_MINFREQ_DURATION_MAX_ADDR       \
	MT6363_BUCK_TOP_VGP2_MINFREQ_CON1
#define PMIC_RG_BUCK_VGP2_MINFREQ_DURATION_MAX_MASK       0x7
#define PMIC_RG_BUCK_VGP2_MINFREQ_DURATION_MAX_SHIFT      0
#define PMIC_RG_BUCK_VPA_MINFREQ_LATENCY_MAX_ADDR         \
	MT6363_BUCK_TOP_VPA_MINFREQ_CON0
#define PMIC_RG_BUCK_VPA_MINFREQ_LATENCY_MAX_MASK         0xFF
#define PMIC_RG_BUCK_VPA_MINFREQ_LATENCY_MAX_SHIFT        0
#define PMIC_RG_BUCK_VPA_MINFREQ_DURATION_MAX_ADDR        \
	MT6363_BUCK_TOP_VPA_MINFREQ_CON1
#define PMIC_RG_BUCK_VPA_MINFREQ_DURATION_MAX_MASK        0xF
#define PMIC_RG_BUCK_VPA_MINFREQ_DURATION_MAX_SHIFT       0
#define PMIC_RG_BUCK_VS2_OC_SDN_STATUS_ADDR               \
	MT6363_BUCK_TOP_OC_CON0
#define PMIC_RG_BUCK_VS2_OC_SDN_STATUS_MASK               0x1
#define PMIC_RG_BUCK_VS2_OC_SDN_STATUS_SHIFT              0
#define PMIC_RG_BUCK_VBUCK1_OC_SDN_STATUS_ADDR            \
	MT6363_BUCK_TOP_OC_CON0
#define PMIC_RG_BUCK_VBUCK1_OC_SDN_STATUS_MASK            0x1
#define PMIC_RG_BUCK_VBUCK1_OC_SDN_STATUS_SHIFT           1
#define PMIC_RG_BUCK_VBUCK2_OC_SDN_STATUS_ADDR            \
	MT6363_BUCK_TOP_OC_CON0
#define PMIC_RG_BUCK_VBUCK2_OC_SDN_STATUS_MASK            0x1
#define PMIC_RG_BUCK_VBUCK2_OC_SDN_STATUS_SHIFT           2
#define PMIC_RG_BUCK_VBUCK3_OC_SDN_STATUS_ADDR            \
	MT6363_BUCK_TOP_OC_CON0
#define PMIC_RG_BUCK_VBUCK3_OC_SDN_STATUS_MASK            0x1
#define PMIC_RG_BUCK_VBUCK3_OC_SDN_STATUS_SHIFT           3
#define PMIC_RG_BUCK_VBUCK4_OC_SDN_STATUS_ADDR            \
	MT6363_BUCK_TOP_OC_CON0
#define PMIC_RG_BUCK_VBUCK4_OC_SDN_STATUS_MASK            0x1
#define PMIC_RG_BUCK_VBUCK4_OC_SDN_STATUS_SHIFT           4
#define PMIC_RG_BUCK_VBUCK5_OC_SDN_STATUS_ADDR            \
	MT6363_BUCK_TOP_OC_CON0
#define PMIC_RG_BUCK_VBUCK5_OC_SDN_STATUS_MASK            0x1
#define PMIC_RG_BUCK_VBUCK5_OC_SDN_STATUS_SHIFT           5
#define PMIC_RG_BUCK_VBUCK6_OC_SDN_STATUS_ADDR            \
	MT6363_BUCK_TOP_OC_CON0
#define PMIC_RG_BUCK_VBUCK6_OC_SDN_STATUS_MASK            0x1
#define PMIC_RG_BUCK_VBUCK6_OC_SDN_STATUS_SHIFT           6
#define PMIC_RG_BUCK_VBUCK7_OC_SDN_STATUS_ADDR            \
	MT6363_BUCK_TOP_OC_CON0
#define PMIC_RG_BUCK_VBUCK7_OC_SDN_STATUS_MASK            0x1
#define PMIC_RG_BUCK_VBUCK7_OC_SDN_STATUS_SHIFT           7
#define PMIC_RG_BUCK_VS1_OC_SDN_STATUS_ADDR               \
	MT6363_BUCK_TOP_OC_CON1
#define PMIC_RG_BUCK_VS1_OC_SDN_STATUS_MASK               0x1
#define PMIC_RG_BUCK_VS1_OC_SDN_STATUS_SHIFT              0
#define PMIC_RG_BUCK_VS3_OC_SDN_STATUS_ADDR               \
	MT6363_BUCK_TOP_OC_CON1
#define PMIC_RG_BUCK_VS3_OC_SDN_STATUS_MASK               0x1
#define PMIC_RG_BUCK_VS3_OC_SDN_STATUS_SHIFT              1
#define PMIC_BUCK_TOP_WRITE_KEY_LO_ADDR                   \
	MT6363_BUCK_TOP_KEY_PROT_LO
#define PMIC_BUCK_TOP_WRITE_KEY_LO_MASK                   0xFF
#define PMIC_BUCK_TOP_WRITE_KEY_LO_SHIFT                  0
#define PMIC_BUCK_TOP_WRITE_KEY_HI_ADDR                   \
	MT6363_BUCK_TOP_KEY_PROT_HI
#define PMIC_BUCK_TOP_WRITE_KEY_HI_MASK                   0xFF
#define PMIC_BUCK_TOP_WRITE_KEY_HI_SHIFT                  0
#define PMIC_BUCK_VS2_WDTDBG_VOSEL_ADDR                   \
	MT6363_BUCK_TOP_WDTDBG0
#define PMIC_BUCK_VS2_WDTDBG_VOSEL_MASK                   0xFF
#define PMIC_BUCK_VS2_WDTDBG_VOSEL_SHIFT                  0
#define PMIC_BUCK_VBUCK1_WDTDBG_VOSEL_ADDR                \
	MT6363_BUCK_TOP_WDTDBG1
#define PMIC_BUCK_VBUCK1_WDTDBG_VOSEL_MASK                0xFF
#define PMIC_BUCK_VBUCK1_WDTDBG_VOSEL_SHIFT               0
#define PMIC_BUCK_VBUCK2_WDTDBG_VOSEL_ADDR                \
	MT6363_BUCK_TOP_WDTDBG2
#define PMIC_BUCK_VBUCK2_WDTDBG_VOSEL_MASK                0xFF
#define PMIC_BUCK_VBUCK2_WDTDBG_VOSEL_SHIFT               0
#define PMIC_BUCK_VBUCK3_WDTDBG_VOSEL_ADDR                \
	MT6363_BUCK_TOP_WDTDBG3
#define PMIC_BUCK_VBUCK3_WDTDBG_VOSEL_MASK                0xFF
#define PMIC_BUCK_VBUCK3_WDTDBG_VOSEL_SHIFT               0
#define PMIC_BUCK_VBUCK4_WDTDBG_VOSEL_ADDR                \
	MT6363_BUCK_TOP_WDTDBG4
#define PMIC_BUCK_VBUCK4_WDTDBG_VOSEL_MASK                0xFF
#define PMIC_BUCK_VBUCK4_WDTDBG_VOSEL_SHIFT               0
#define PMIC_BUCK_VBUCK5_WDTDBG_VOSEL_ADDR                \
	MT6363_BUCK_TOP_WDTDBG5
#define PMIC_BUCK_VBUCK5_WDTDBG_VOSEL_MASK                0xFF
#define PMIC_BUCK_VBUCK5_WDTDBG_VOSEL_SHIFT               0
#define PMIC_BUCK_VBUCK6_WDTDBG_VOSEL_ADDR                \
	MT6363_BUCK_TOP_WDTDBG6
#define PMIC_BUCK_VBUCK6_WDTDBG_VOSEL_MASK                0xFF
#define PMIC_BUCK_VBUCK6_WDTDBG_VOSEL_SHIFT               0
#define PMIC_BUCK_VBUCK7_WDTDBG_VOSEL_ADDR                \
	MT6363_BUCK_TOP_WDTDBG7
#define PMIC_BUCK_VBUCK7_WDTDBG_VOSEL_MASK                0xFF
#define PMIC_BUCK_VBUCK7_WDTDBG_VOSEL_SHIFT               0
#define PMIC_BUCK_VS1_WDTDBG_VOSEL_ADDR                   \
	MT6363_BUCK_TOP_WDTDBG8
#define PMIC_BUCK_VS1_WDTDBG_VOSEL_MASK                   0xFF
#define PMIC_BUCK_VS1_WDTDBG_VOSEL_SHIFT                  0
#define PMIC_BUCK_VS3_WDTDBG_VOSEL_ADDR                   \
	MT6363_BUCK_TOP_WDTDBG9
#define PMIC_BUCK_VS3_WDTDBG_VOSEL_MASK                   0xFF
#define PMIC_BUCK_VS3_WDTDBG_VOSEL_SHIFT                  0
#define PMIC_RG_BUCK_HWTRK_CK_SW_EN_ADDR                  \
	MT6363_BUCK_HW_TRK_CLK_CON
#define PMIC_RG_BUCK_HWTRK_CK_SW_EN_MASK                  0x1
#define PMIC_RG_BUCK_HWTRK_CK_SW_EN_SHIFT                 0
#define PMIC_RG_BUCK_HWTRK_CK_SW_MODE_ADDR                \
	MT6363_BUCK_HW_TRK_CLK_CON
#define PMIC_RG_BUCK_HWTRK_CK_SW_MODE_MASK                0x1
#define PMIC_RG_BUCK_HWTRK_CK_SW_MODE_SHIFT               1
#define PMIC_RG_BUCK_HWTRK0_VCORE_MODE_ADDR               \
	MT6363_BUCK_HW_TRK_CLK_CON
#define PMIC_RG_BUCK_HWTRK0_VCORE_MODE_MASK               0x1
#define PMIC_RG_BUCK_HWTRK0_VCORE_MODE_SHIFT              4
#define PMIC_RG_BUCK_HWTRK1_VCORE_MODE_ADDR               \
	MT6363_BUCK_HW_TRK_CLK_CON
#define PMIC_RG_BUCK_HWTRK1_VCORE_MODE_MASK               0x1
#define PMIC_RG_BUCK_HWTRK1_VCORE_MODE_SHIFT              5
#define PMIC_RG_BUCK_HWTRK_VOSEL_SEL_ADDR                 \
	MT6363_BUCK_HW_TRK_CLK_CON
#define PMIC_RG_BUCK_HWTRK_VOSEL_SEL_MASK                 0x1
#define PMIC_RG_BUCK_HWTRK_VOSEL_SEL_SHIFT                7
#define PMIC_RG_BUCK_HWTRK0_EN_ADDR                       \
	MT6363_BUCK_HW_TRK0_CON0
#define PMIC_RG_BUCK_HWTRK0_EN_MASK                       0x1
#define PMIC_RG_BUCK_HWTRK0_EN_SHIFT                      0
#define PMIC_RG_BUCK_HWTRK0_MODE_ADDR                     \
	MT6363_BUCK_HW_TRK0_CON0
#define PMIC_RG_BUCK_HWTRK0_MODE_MASK                     0x1
#define PMIC_RG_BUCK_HWTRK0_MODE_SHIFT                    1
#define PMIC_RG_BUCK_HWTRK0_CFG_ADDR                      \
	MT6363_BUCK_HW_TRK0_CON0
#define PMIC_RG_BUCK_HWTRK0_CFG_MASK                      0x3
#define PMIC_RG_BUCK_HWTRK0_CFG_SHIFT                     2
#define PMIC_RG_BUCK_HWTRK0_VOSEL_DELTA_ADDR              \
	MT6363_BUCK_HW_TRK0_CON0
#define PMIC_RG_BUCK_HWTRK0_VOSEL_DELTA_MASK              0xF
#define PMIC_RG_BUCK_HWTRK0_VOSEL_DELTA_SHIFT             4
#define PMIC_RG_BUCK_HWTRK0_VOSEL_OFFSET_ADDR             \
	MT6363_BUCK_HW_TRK0_CON1
#define PMIC_RG_BUCK_HWTRK0_VOSEL_OFFSET_MASK             0xFF
#define PMIC_RG_BUCK_HWTRK0_VOSEL_OFFSET_SHIFT            0
#define PMIC_RG_BUCK_HWTRK0_VOSEL_LB_ADDR                 \
	MT6363_BUCK_HW_TRK0_CON2
#define PMIC_RG_BUCK_HWTRK0_VOSEL_LB_MASK                 0xFF
#define PMIC_RG_BUCK_HWTRK0_VOSEL_LB_SHIFT                0
#define PMIC_RG_BUCK_HWTRK0_VOSEL_HB_ADDR                 \
	MT6363_BUCK_HW_TRK0_CON3
#define PMIC_RG_BUCK_HWTRK0_VOSEL_HB_MASK                 0xFF
#define PMIC_RG_BUCK_HWTRK0_VOSEL_HB_SHIFT                0
#define PMIC_RG_BUCK_HWTRK1_EN_ADDR                       \
	MT6363_BUCK_HW_TRK1_CON0
#define PMIC_RG_BUCK_HWTRK1_EN_MASK                       0x1
#define PMIC_RG_BUCK_HWTRK1_EN_SHIFT                      0
#define PMIC_RG_BUCK_HWTRK1_MODE_ADDR                     \
	MT6363_BUCK_HW_TRK1_CON0
#define PMIC_RG_BUCK_HWTRK1_MODE_MASK                     0x1
#define PMIC_RG_BUCK_HWTRK1_MODE_SHIFT                    1
#define PMIC_RG_BUCK_HWTRK1_CFG_ADDR                      \
	MT6363_BUCK_HW_TRK1_CON0
#define PMIC_RG_BUCK_HWTRK1_CFG_MASK                      0x3
#define PMIC_RG_BUCK_HWTRK1_CFG_SHIFT                     2
#define PMIC_RG_BUCK_HWTRK1_VOSEL_DELTA_ADDR              \
	MT6363_BUCK_HW_TRK1_CON0
#define PMIC_RG_BUCK_HWTRK1_VOSEL_DELTA_MASK              0xF
#define PMIC_RG_BUCK_HWTRK1_VOSEL_DELTA_SHIFT             4
#define PMIC_RG_BUCK_HWTRK1_VOSEL_OFFSET_ADDR             \
	MT6363_BUCK_HW_TRK1_CON1
#define PMIC_RG_BUCK_HWTRK1_VOSEL_OFFSET_MASK             0xFF
#define PMIC_RG_BUCK_HWTRK1_VOSEL_OFFSET_SHIFT            0
#define PMIC_RG_BUCK_HWTRK1_VOSEL_LB_ADDR                 \
	MT6363_BUCK_HW_TRK1_CON2
#define PMIC_RG_BUCK_HWTRK1_VOSEL_LB_MASK                 0xFF
#define PMIC_RG_BUCK_HWTRK1_VOSEL_LB_SHIFT                0
#define PMIC_RG_BUCK_HWTRK1_VOSEL_HB_ADDR                 \
	MT6363_BUCK_HW_TRK1_CON3
#define PMIC_RG_BUCK_HWTRK1_VOSEL_HB_MASK                 0xFF
#define PMIC_RG_BUCK_HWTRK1_VOSEL_HB_SHIFT                0
#define PMIC_RG_BUCK_VS2_VOSEL_LIMIT_SEL_ADDR             \
	MT6363_BUCK_TOP_VLIMIT_CON0
#define PMIC_RG_BUCK_VS2_VOSEL_LIMIT_SEL_MASK             0x3
#define PMIC_RG_BUCK_VS2_VOSEL_LIMIT_SEL_SHIFT            0
#define PMIC_RG_BUCK_VBUCK1_VOSEL_LIMIT_SEL_ADDR          \
	MT6363_BUCK_TOP_VLIMIT_CON0
#define PMIC_RG_BUCK_VBUCK1_VOSEL_LIMIT_SEL_MASK          0x3
#define PMIC_RG_BUCK_VBUCK1_VOSEL_LIMIT_SEL_SHIFT         2
#define PMIC_RG_BUCK_VBUCK2_VOSEL_LIMIT_SEL_ADDR          \
	MT6363_BUCK_TOP_VLIMIT_CON0
#define PMIC_RG_BUCK_VBUCK2_VOSEL_LIMIT_SEL_MASK          0x3
#define PMIC_RG_BUCK_VBUCK2_VOSEL_LIMIT_SEL_SHIFT         4
#define PMIC_RG_BUCK_VBUCK3_VOSEL_LIMIT_SEL_ADDR          \
	MT6363_BUCK_TOP_VLIMIT_CON0
#define PMIC_RG_BUCK_VBUCK3_VOSEL_LIMIT_SEL_MASK          0x3
#define PMIC_RG_BUCK_VBUCK3_VOSEL_LIMIT_SEL_SHIFT         6
#define PMIC_RG_BUCK_VBUCK4_VOSEL_LIMIT_SEL_ADDR          \
	MT6363_BUCK_TOP_VLIMIT_CON1
#define PMIC_RG_BUCK_VBUCK4_VOSEL_LIMIT_SEL_MASK          0x3
#define PMIC_RG_BUCK_VBUCK4_VOSEL_LIMIT_SEL_SHIFT         0
#define PMIC_RG_BUCK_VBUCK5_VOSEL_LIMIT_SEL_ADDR          \
	MT6363_BUCK_TOP_VLIMIT_CON1
#define PMIC_RG_BUCK_VBUCK5_VOSEL_LIMIT_SEL_MASK          0x3
#define PMIC_RG_BUCK_VBUCK5_VOSEL_LIMIT_SEL_SHIFT         2
#define PMIC_RG_BUCK_VBUCK6_VOSEL_LIMIT_SEL_ADDR          \
	MT6363_BUCK_TOP_VLIMIT_CON1
#define PMIC_RG_BUCK_VBUCK6_VOSEL_LIMIT_SEL_MASK          0x3
#define PMIC_RG_BUCK_VBUCK6_VOSEL_LIMIT_SEL_SHIFT         4
#define PMIC_RG_BUCK_VBUCK7_VOSEL_LIMIT_SEL_ADDR          \
	MT6363_BUCK_TOP_VLIMIT_CON1
#define PMIC_RG_BUCK_VBUCK7_VOSEL_LIMIT_SEL_MASK          0x3
#define PMIC_RG_BUCK_VBUCK7_VOSEL_LIMIT_SEL_SHIFT         6
#define PMIC_RG_BUCK_VS1_VOSEL_LIMIT_SEL_ADDR             \
	MT6363_BUCK_TOP_VLIMIT_CON2
#define PMIC_RG_BUCK_VS1_VOSEL_LIMIT_SEL_MASK             0x3
#define PMIC_RG_BUCK_VS1_VOSEL_LIMIT_SEL_SHIFT            0
#define PMIC_RG_BUCK_VS3_VOSEL_LIMIT_SEL_ADDR             \
	MT6363_BUCK_TOP_VLIMIT_CON2
#define PMIC_RG_BUCK_VS3_VOSEL_LIMIT_SEL_MASK             0x3
#define PMIC_RG_BUCK_VS3_VOSEL_LIMIT_SEL_SHIFT            2
#define PMIC_RG_BUCK_VS2_OC_SDN_EN_ADDR                   \
	MT6363_BUCK_TOP_OC_SDN_CON0
#define PMIC_RG_BUCK_VS2_OC_SDN_EN_MASK                   0x1
#define PMIC_RG_BUCK_VS2_OC_SDN_EN_SHIFT                  0
#define PMIC_RG_BUCK_VBUCK1_OC_SDN_EN_ADDR                \
	MT6363_BUCK_TOP_OC_SDN_CON0
#define PMIC_RG_BUCK_VBUCK1_OC_SDN_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK1_OC_SDN_EN_SHIFT               1
#define PMIC_RG_BUCK_VBUCK2_OC_SDN_EN_ADDR                \
	MT6363_BUCK_TOP_OC_SDN_CON0
#define PMIC_RG_BUCK_VBUCK2_OC_SDN_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK2_OC_SDN_EN_SHIFT               2
#define PMIC_RG_BUCK_VBUCK3_OC_SDN_EN_ADDR                \
	MT6363_BUCK_TOP_OC_SDN_CON0
#define PMIC_RG_BUCK_VBUCK3_OC_SDN_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK3_OC_SDN_EN_SHIFT               3
#define PMIC_RG_BUCK_VBUCK4_OC_SDN_EN_ADDR                \
	MT6363_BUCK_TOP_OC_SDN_CON0
#define PMIC_RG_BUCK_VBUCK4_OC_SDN_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK4_OC_SDN_EN_SHIFT               4
#define PMIC_RG_BUCK_VBUCK5_OC_SDN_EN_ADDR                \
	MT6363_BUCK_TOP_OC_SDN_CON0
#define PMIC_RG_BUCK_VBUCK5_OC_SDN_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK5_OC_SDN_EN_SHIFT               5
#define PMIC_RG_BUCK_VBUCK6_OC_SDN_EN_ADDR                \
	MT6363_BUCK_TOP_OC_SDN_CON0
#define PMIC_RG_BUCK_VBUCK6_OC_SDN_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK6_OC_SDN_EN_SHIFT               6
#define PMIC_RG_BUCK_VBUCK7_OC_SDN_EN_ADDR                \
	MT6363_BUCK_TOP_OC_SDN_CON0
#define PMIC_RG_BUCK_VBUCK7_OC_SDN_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK7_OC_SDN_EN_SHIFT               7
#define PMIC_RG_BUCK_VS1_OC_SDN_EN_ADDR                   \
	MT6363_BUCK_TOP_OC_SDN_CON1
#define PMIC_RG_BUCK_VS1_OC_SDN_EN_MASK                   0x1
#define PMIC_RG_BUCK_VS1_OC_SDN_EN_SHIFT                  0
#define PMIC_RG_BUCK_VS3_OC_SDN_EN_ADDR                   \
	MT6363_BUCK_TOP_OC_SDN_CON1
#define PMIC_RG_BUCK_VS3_OC_SDN_EN_MASK                   0x1
#define PMIC_RG_BUCK_VS3_OC_SDN_EN_SHIFT                  1
#define PMIC_RG_BUCK_OC_SDN_RSV0_ADDR                     \
	MT6363_BUCK_TOP_OC_SDN_CON1
#define PMIC_RG_BUCK_OC_SDN_RSV0_MASK                     0x3F
#define PMIC_RG_BUCK_OC_SDN_RSV0_SHIFT                    2
#define PMIC_BUCK_TOP_ELR_LEN_ADDR                        \
	MT6363_BUCK_TOP_ELR_NUM
#define PMIC_BUCK_TOP_ELR_LEN_MASK                        0xFF
#define PMIC_BUCK_TOP_ELR_LEN_SHIFT                       0
#define PMIC_RG_BUCK_VS2_ONSC_TD_ADDR                     \
	MT6363_BUCK_TOP_ELR2
#define PMIC_RG_BUCK_VS2_ONSC_TD_MASK                     0x3
#define PMIC_RG_BUCK_VS2_ONSC_TD_SHIFT                    0
#define PMIC_RG_BUCK_VBUCK1_ONSC_TD_ADDR                  \
	MT6363_BUCK_TOP_ELR2
#define PMIC_RG_BUCK_VBUCK1_ONSC_TD_MASK                  0x3
#define PMIC_RG_BUCK_VBUCK1_ONSC_TD_SHIFT                 2
#define PMIC_RG_BUCK_VBUCK2_ONSC_TD_ADDR                  \
	MT6363_BUCK_TOP_ELR2
#define PMIC_RG_BUCK_VBUCK2_ONSC_TD_MASK                  0x3
#define PMIC_RG_BUCK_VBUCK2_ONSC_TD_SHIFT                 4
#define PMIC_RG_BUCK_VBUCK3_ONSC_TD_ADDR                  \
	MT6363_BUCK_TOP_ELR2
#define PMIC_RG_BUCK_VBUCK3_ONSC_TD_MASK                  0x3
#define PMIC_RG_BUCK_VBUCK3_ONSC_TD_SHIFT                 6
#define PMIC_RG_BUCK_VBUCK4_ONSC_TD_ADDR                  \
	MT6363_BUCK_TOP_ELR3
#define PMIC_RG_BUCK_VBUCK4_ONSC_TD_MASK                  0x3
#define PMIC_RG_BUCK_VBUCK4_ONSC_TD_SHIFT                 0
#define PMIC_RG_BUCK_VBUCK5_ONSC_TD_ADDR                  \
	MT6363_BUCK_TOP_ELR3
#define PMIC_RG_BUCK_VBUCK5_ONSC_TD_MASK                  0x3
#define PMIC_RG_BUCK_VBUCK5_ONSC_TD_SHIFT                 2
#define PMIC_RG_BUCK_VBUCK6_ONSC_TD_ADDR                  \
	MT6363_BUCK_TOP_ELR3
#define PMIC_RG_BUCK_VBUCK6_ONSC_TD_MASK                  0x3
#define PMIC_RG_BUCK_VBUCK6_ONSC_TD_SHIFT                 4
#define PMIC_RG_BUCK_VBUCK7_ONSC_TD_ADDR                  \
	MT6363_BUCK_TOP_ELR3
#define PMIC_RG_BUCK_VBUCK7_ONSC_TD_MASK                  0x3
#define PMIC_RG_BUCK_VBUCK7_ONSC_TD_SHIFT                 6
#define PMIC_RG_BUCK_VS1_ONSC_TD_ADDR                     \
	MT6363_BUCK_TOP_ELR4
#define PMIC_RG_BUCK_VS1_ONSC_TD_MASK                     0x3
#define PMIC_RG_BUCK_VS1_ONSC_TD_SHIFT                    0
#define PMIC_RG_BUCK_VS3_ONSC_TD_ADDR                     \
	MT6363_BUCK_TOP_ELR4
#define PMIC_RG_BUCK_VS3_ONSC_TD_MASK                     0x3
#define PMIC_RG_BUCK_VS3_ONSC_TD_SHIFT                    2
#define PMIC_RG_BUCK_EFUSE_RSV1_ADDR                      \
	MT6363_BUCK_TOP_ELR4
#define PMIC_RG_BUCK_EFUSE_RSV1_MASK                      0xF
#define PMIC_RG_BUCK_EFUSE_RSV1_SHIFT                     4
#define PMIC_BUCK_VS2_ANA_ID_ADDR                         \
	MT6363_BUCK_VS2_ANA_ID
#define PMIC_BUCK_VS2_ANA_ID_MASK                         0xFF
#define PMIC_BUCK_VS2_ANA_ID_SHIFT                        0
#define PMIC_BUCK_VS2_DIG_ID_ADDR                         \
	MT6363_BUCK_VS2_DIG_ID
#define PMIC_BUCK_VS2_DIG_ID_MASK                         0xFF
#define PMIC_BUCK_VS2_DIG_ID_SHIFT                        0
#define PMIC_BUCK_VS2_ANA_MINOR_REV_ADDR                  \
	MT6363_BUCK_VS2_REV0
#define PMIC_BUCK_VS2_ANA_MINOR_REV_MASK                  0xF
#define PMIC_BUCK_VS2_ANA_MINOR_REV_SHIFT                 0
#define PMIC_BUCK_VS2_ANA_MAJOR_REV_ADDR                  \
	MT6363_BUCK_VS2_REV0
#define PMIC_BUCK_VS2_ANA_MAJOR_REV_MASK                  0xF
#define PMIC_BUCK_VS2_ANA_MAJOR_REV_SHIFT                 4
#define PMIC_BUCK_VS2_DIG_MINOR_REV_ADDR                  \
	MT6363_BUCK_VS2_REV1
#define PMIC_BUCK_VS2_DIG_MINOR_REV_MASK                  0xF
#define PMIC_BUCK_VS2_DIG_MINOR_REV_SHIFT                 0
#define PMIC_BUCK_VS2_DIG_MAJOR_REV_ADDR                  \
	MT6363_BUCK_VS2_REV1
#define PMIC_BUCK_VS2_DIG_MAJOR_REV_MASK                  0xF
#define PMIC_BUCK_VS2_DIG_MAJOR_REV_SHIFT                 4
#define PMIC_BUCK_VS2_DSN_CBS_ADDR                        \
	MT6363_BUCK_VS2_DBI0
#define PMIC_BUCK_VS2_DSN_CBS_MASK                        0x3
#define PMIC_BUCK_VS2_DSN_CBS_SHIFT                       0
#define PMIC_BUCK_VS2_DSN_BIX_ADDR                        \
	MT6363_BUCK_VS2_DBI0
#define PMIC_BUCK_VS2_DSN_BIX_MASK                        0x3
#define PMIC_BUCK_VS2_DSN_BIX_SHIFT                       2
#define PMIC_BUCK_VS2_DSN_ESP_ADDR                        \
	MT6363_BUCK_VS2_DBI1
#define PMIC_BUCK_VS2_DSN_ESP_MASK                        0xFF
#define PMIC_BUCK_VS2_DSN_ESP_SHIFT                       0
#define PMIC_BUCK_VS2_DSN_FPI_SSHUB_ADDR                  \
	MT6363_BUCK_VS2_DXI
#define PMIC_BUCK_VS2_DSN_FPI_SSHUB_MASK                  0x1
#define PMIC_BUCK_VS2_DSN_FPI_SSHUB_SHIFT                 0
#define PMIC_BUCK_VS2_DSN_FPI_TRACKING_ADDR               \
	MT6363_BUCK_VS2_DXI
#define PMIC_BUCK_VS2_DSN_FPI_TRACKING_MASK               0x1
#define PMIC_BUCK_VS2_DSN_FPI_TRACKING_SHIFT              1
#define PMIC_BUCK_VS2_DSN_FPI_PREOC_ADDR                  \
	MT6363_BUCK_VS2_DXI
#define PMIC_BUCK_VS2_DSN_FPI_PREOC_MASK                  0x1
#define PMIC_BUCK_VS2_DSN_FPI_PREOC_SHIFT                 2
#define PMIC_BUCK_VS2_DSN_FPI_VOTER_ADDR                  \
	MT6363_BUCK_VS2_DXI
#define PMIC_BUCK_VS2_DSN_FPI_VOTER_MASK                  0x1
#define PMIC_BUCK_VS2_DSN_FPI_VOTER_SHIFT                 3
#define PMIC_BUCK_VS2_DSN_FPI_ULTRASONIC_ADDR             \
	MT6363_BUCK_VS2_DXI
#define PMIC_BUCK_VS2_DSN_FPI_ULTRASONIC_MASK             0x1
#define PMIC_BUCK_VS2_DSN_FPI_ULTRASONIC_SHIFT            4
#define PMIC_BUCK_VS2_DSN_FPI_DLC_ADDR                    \
	MT6363_BUCK_VS2_DXI
#define PMIC_BUCK_VS2_DSN_FPI_DLC_MASK                    0x1
#define PMIC_BUCK_VS2_DSN_FPI_DLC_SHIFT                   5
#define PMIC_BUCK_VS2_DSN_FPI_TRAP_ADDR                   \
	MT6363_BUCK_VS2_DXI
#define PMIC_BUCK_VS2_DSN_FPI_TRAP_MASK                   0x1
#define PMIC_BUCK_VS2_DSN_FPI_TRAP_SHIFT                  6
#define PMIC_RG_BUCK_VS2_VOSEL_SLEEP_ADDR                 \
	MT6363_BUCK_VS2_CON1
#define PMIC_RG_BUCK_VS2_VOSEL_SLEEP_MASK                 0xFF
#define PMIC_RG_BUCK_VS2_VOSEL_SLEEP_SHIFT                0
#define PMIC_RG_BUCK_VS2_SELR2R_CTRL_ADDR                 \
	MT6363_BUCK_VS2_SLP_CON
#define PMIC_RG_BUCK_VS2_SELR2R_CTRL_MASK                 0x1
#define PMIC_RG_BUCK_VS2_SELR2R_CTRL_SHIFT                0
#define PMIC_RG_BUCK_VS2_ONLV_EN_ADDR                     \
	MT6363_BUCK_VS2_SLP_CON
#define PMIC_RG_BUCK_VS2_ONLV_EN_MASK                     0x1
#define PMIC_RG_BUCK_VS2_ONLV_EN_SHIFT                    4
#define PMIC_RG_BUCK_VS2_DVS_EN_MASK_ADDR                 \
	MT6363_BUCK_VS2_DVS_CON
#define PMIC_RG_BUCK_VS2_DVS_EN_MASK_MASK                 0x1
#define PMIC_RG_BUCK_VS2_DVS_EN_MASK_SHIFT                0
#define PMIC_RG_BUCK_VS2_DVS_UP_MASK_ADDR                 \
	MT6363_BUCK_VS2_DVS_CON
#define PMIC_RG_BUCK_VS2_DVS_UP_MASK_MASK                 0x1
#define PMIC_RG_BUCK_VS2_DVS_UP_MASK_SHIFT                1
#define PMIC_RG_BUCK_VS2_DVS_DOWN_MASK_ADDR               \
	MT6363_BUCK_VS2_DVS_CON
#define PMIC_RG_BUCK_VS2_DVS_DOWN_MASK_MASK               0x1
#define PMIC_RG_BUCK_VS2_DVS_DOWN_MASK_SHIFT              2
#define PMIC_RG_BUCK_VS2_SFCHG_RRATE_ADDR                 \
	MT6363_BUCK_VS2_CFG0
#define PMIC_RG_BUCK_VS2_SFCHG_RRATE_MASK                 0x7F
#define PMIC_RG_BUCK_VS2_SFCHG_RRATE_SHIFT                0
#define PMIC_RG_BUCK_VS2_SFCHG_REN_ADDR                   \
	MT6363_BUCK_VS2_CFG0
#define PMIC_RG_BUCK_VS2_SFCHG_REN_MASK                   0x1
#define PMIC_RG_BUCK_VS2_SFCHG_REN_SHIFT                  7
#define PMIC_RG_BUCK_VS2_SFCHG_FRATE_ADDR                 \
	MT6363_BUCK_VS2_CFG1
#define PMIC_RG_BUCK_VS2_SFCHG_FRATE_MASK                 0x7F
#define PMIC_RG_BUCK_VS2_SFCHG_FRATE_SHIFT                0
#define PMIC_RG_BUCK_VS2_SFCHG_FEN_ADDR                   \
	MT6363_BUCK_VS2_CFG1
#define PMIC_RG_BUCK_VS2_SFCHG_FEN_MASK                   0x1
#define PMIC_RG_BUCK_VS2_SFCHG_FEN_SHIFT                  7
#define PMIC_RG_BUCK_VS2_VOSEL_DLY_TD_ADDR                \
	MT6363_BUCK_VS2_VOSEL_CON0
#define PMIC_RG_BUCK_VS2_VOSEL_DLY_TD_MASK                0x7
#define PMIC_RG_BUCK_VS2_VOSEL_DLY_TD_SHIFT               0
#define PMIC_RG_BUCK_VS2_RC0_OP_EN_ADDR                   \
	MT6363_BUCK_VS2_OP_EN_0
#define PMIC_RG_BUCK_VS2_RC0_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VS2_RC0_OP_EN_SHIFT                  0
#define PMIC_RG_BUCK_VS2_RC1_OP_EN_ADDR                   \
	MT6363_BUCK_VS2_OP_EN_0
#define PMIC_RG_BUCK_VS2_RC1_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VS2_RC1_OP_EN_SHIFT                  1
#define PMIC_RG_BUCK_VS2_RC2_OP_EN_ADDR                   \
	MT6363_BUCK_VS2_OP_EN_0
#define PMIC_RG_BUCK_VS2_RC2_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VS2_RC2_OP_EN_SHIFT                  2
#define PMIC_RG_BUCK_VS2_RC3_OP_EN_ADDR                   \
	MT6363_BUCK_VS2_OP_EN_0
#define PMIC_RG_BUCK_VS2_RC3_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VS2_RC3_OP_EN_SHIFT                  3
#define PMIC_RG_BUCK_VS2_RC4_OP_EN_ADDR                   \
	MT6363_BUCK_VS2_OP_EN_0
#define PMIC_RG_BUCK_VS2_RC4_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VS2_RC4_OP_EN_SHIFT                  4
#define PMIC_RG_BUCK_VS2_RC5_OP_EN_ADDR                   \
	MT6363_BUCK_VS2_OP_EN_0
#define PMIC_RG_BUCK_VS2_RC5_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VS2_RC5_OP_EN_SHIFT                  5
#define PMIC_RG_BUCK_VS2_RC6_OP_EN_ADDR                   \
	MT6363_BUCK_VS2_OP_EN_0
#define PMIC_RG_BUCK_VS2_RC6_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VS2_RC6_OP_EN_SHIFT                  6
#define PMIC_RG_BUCK_VS2_RC7_OP_EN_ADDR                   \
	MT6363_BUCK_VS2_OP_EN_0
#define PMIC_RG_BUCK_VS2_RC7_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VS2_RC7_OP_EN_SHIFT                  7
#define PMIC_RG_BUCK_VS2_RC8_OP_EN_ADDR                   \
	MT6363_BUCK_VS2_OP_EN_1
#define PMIC_RG_BUCK_VS2_RC8_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VS2_RC8_OP_EN_SHIFT                  0
#define PMIC_RG_BUCK_VS2_RC9_OP_EN_ADDR                   \
	MT6363_BUCK_VS2_OP_EN_1
#define PMIC_RG_BUCK_VS2_RC9_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VS2_RC9_OP_EN_SHIFT                  1
#define PMIC_RG_BUCK_VS2_RC10_OP_EN_ADDR                  \
	MT6363_BUCK_VS2_OP_EN_1
#define PMIC_RG_BUCK_VS2_RC10_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VS2_RC10_OP_EN_SHIFT                 2
#define PMIC_RG_BUCK_VS2_RC11_OP_EN_ADDR                  \
	MT6363_BUCK_VS2_OP_EN_1
#define PMIC_RG_BUCK_VS2_RC11_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VS2_RC11_OP_EN_SHIFT                 3
#define PMIC_RG_BUCK_VS2_RC12_OP_EN_ADDR                  \
	MT6363_BUCK_VS2_OP_EN_1
#define PMIC_RG_BUCK_VS2_RC12_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VS2_RC12_OP_EN_SHIFT                 4
#define PMIC_RG_BUCK_VS2_RC13_OP_EN_ADDR                  \
	MT6363_BUCK_VS2_OP_EN_1
#define PMIC_RG_BUCK_VS2_RC13_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VS2_RC13_OP_EN_SHIFT                 5
#define PMIC_RG_BUCK_VS2_HW0_OP_EN_ADDR                   \
	MT6363_BUCK_VS2_OP_EN_2
#define PMIC_RG_BUCK_VS2_HW0_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VS2_HW0_OP_EN_SHIFT                  0
#define PMIC_RG_BUCK_VS2_HW1_OP_EN_ADDR                   \
	MT6363_BUCK_VS2_OP_EN_2
#define PMIC_RG_BUCK_VS2_HW1_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VS2_HW1_OP_EN_SHIFT                  1
#define PMIC_RG_BUCK_VS2_HW2_OP_EN_ADDR                   \
	MT6363_BUCK_VS2_OP_EN_2
#define PMIC_RG_BUCK_VS2_HW2_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VS2_HW2_OP_EN_SHIFT                  2
#define PMIC_RG_BUCK_VS2_HW3_OP_EN_ADDR                   \
	MT6363_BUCK_VS2_OP_EN_2
#define PMIC_RG_BUCK_VS2_HW3_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VS2_HW3_OP_EN_SHIFT                  3
#define PMIC_RG_BUCK_VS2_HW4_OP_EN_ADDR                   \
	MT6363_BUCK_VS2_OP_EN_2
#define PMIC_RG_BUCK_VS2_HW4_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VS2_HW4_OP_EN_SHIFT                  4
#define PMIC_RG_BUCK_VS2_SW_OP_EN_ADDR                    \
	MT6363_BUCK_VS2_OP_EN_2
#define PMIC_RG_BUCK_VS2_SW_OP_EN_MASK                    0x1
#define PMIC_RG_BUCK_VS2_SW_OP_EN_SHIFT                   7
#define PMIC_RG_BUCK_VS2_RC0_OP_CFG_ADDR                  \
	MT6363_BUCK_VS2_OP_CFG_0
#define PMIC_RG_BUCK_VS2_RC0_OP_CFG_MASK                  0x1
#define PMIC_RG_BUCK_VS2_RC0_OP_CFG_SHIFT                 0
#define PMIC_RG_BUCK_VS2_RC1_OP_CFG_ADDR                  \
	MT6363_BUCK_VS2_OP_CFG_0
#define PMIC_RG_BUCK_VS2_RC1_OP_CFG_MASK                  0x1
#define PMIC_RG_BUCK_VS2_RC1_OP_CFG_SHIFT                 1
#define PMIC_RG_BUCK_VS2_RC2_OP_CFG_ADDR                  \
	MT6363_BUCK_VS2_OP_CFG_0
#define PMIC_RG_BUCK_VS2_RC2_OP_CFG_MASK                  0x1
#define PMIC_RG_BUCK_VS2_RC2_OP_CFG_SHIFT                 2
#define PMIC_RG_BUCK_VS2_RC3_OP_CFG_ADDR                  \
	MT6363_BUCK_VS2_OP_CFG_0
#define PMIC_RG_BUCK_VS2_RC3_OP_CFG_MASK                  0x1
#define PMIC_RG_BUCK_VS2_RC3_OP_CFG_SHIFT                 3
#define PMIC_RG_BUCK_VS2_RC4_OP_CFG_ADDR                  \
	MT6363_BUCK_VS2_OP_CFG_0
#define PMIC_RG_BUCK_VS2_RC4_OP_CFG_MASK                  0x1
#define PMIC_RG_BUCK_VS2_RC4_OP_CFG_SHIFT                 4
#define PMIC_RG_BUCK_VS2_RC5_OP_CFG_ADDR                  \
	MT6363_BUCK_VS2_OP_CFG_0
#define PMIC_RG_BUCK_VS2_RC5_OP_CFG_MASK                  0x1
#define PMIC_RG_BUCK_VS2_RC5_OP_CFG_SHIFT                 5
#define PMIC_RG_BUCK_VS2_RC6_OP_CFG_ADDR                  \
	MT6363_BUCK_VS2_OP_CFG_0
#define PMIC_RG_BUCK_VS2_RC6_OP_CFG_MASK                  0x1
#define PMIC_RG_BUCK_VS2_RC6_OP_CFG_SHIFT                 6
#define PMIC_RG_BUCK_VS2_RC7_OP_CFG_ADDR                  \
	MT6363_BUCK_VS2_OP_CFG_0
#define PMIC_RG_BUCK_VS2_RC7_OP_CFG_MASK                  0x1
#define PMIC_RG_BUCK_VS2_RC7_OP_CFG_SHIFT                 7
#define PMIC_RG_BUCK_VS2_RC8_OP_CFG_ADDR                  \
	MT6363_BUCK_VS2_OP_CFG_1
#define PMIC_RG_BUCK_VS2_RC8_OP_CFG_MASK                  0x1
#define PMIC_RG_BUCK_VS2_RC8_OP_CFG_SHIFT                 0
#define PMIC_RG_BUCK_VS2_RC9_OP_CFG_ADDR                  \
	MT6363_BUCK_VS2_OP_CFG_1
#define PMIC_RG_BUCK_VS2_RC9_OP_CFG_MASK                  0x1
#define PMIC_RG_BUCK_VS2_RC9_OP_CFG_SHIFT                 1
#define PMIC_RG_BUCK_VS2_RC10_OP_CFG_ADDR                 \
	MT6363_BUCK_VS2_OP_CFG_1
#define PMIC_RG_BUCK_VS2_RC10_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VS2_RC10_OP_CFG_SHIFT                2
#define PMIC_RG_BUCK_VS2_RC11_OP_CFG_ADDR                 \
	MT6363_BUCK_VS2_OP_CFG_1
#define PMIC_RG_BUCK_VS2_RC11_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VS2_RC11_OP_CFG_SHIFT                3
#define PMIC_RG_BUCK_VS2_RC12_OP_CFG_ADDR                 \
	MT6363_BUCK_VS2_OP_CFG_1
#define PMIC_RG_BUCK_VS2_RC12_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VS2_RC12_OP_CFG_SHIFT                4
#define PMIC_RG_BUCK_VS2_RC13_OP_CFG_ADDR                 \
	MT6363_BUCK_VS2_OP_CFG_1
#define PMIC_RG_BUCK_VS2_RC13_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VS2_RC13_OP_CFG_SHIFT                5
#define PMIC_RG_BUCK_VS2_HW0_OP_CFG_ADDR                  \
	MT6363_BUCK_VS2_OP_CFG_2
#define PMIC_RG_BUCK_VS2_HW0_OP_CFG_MASK                  0x1
#define PMIC_RG_BUCK_VS2_HW0_OP_CFG_SHIFT                 0
#define PMIC_RG_BUCK_VS2_HW1_OP_CFG_ADDR                  \
	MT6363_BUCK_VS2_OP_CFG_2
#define PMIC_RG_BUCK_VS2_HW1_OP_CFG_MASK                  0x1
#define PMIC_RG_BUCK_VS2_HW1_OP_CFG_SHIFT                 1
#define PMIC_RG_BUCK_VS2_HW2_OP_CFG_ADDR                  \
	MT6363_BUCK_VS2_OP_CFG_2
#define PMIC_RG_BUCK_VS2_HW2_OP_CFG_MASK                  0x1
#define PMIC_RG_BUCK_VS2_HW2_OP_CFG_SHIFT                 2
#define PMIC_RG_BUCK_VS2_HW3_OP_CFG_ADDR                  \
	MT6363_BUCK_VS2_OP_CFG_2
#define PMIC_RG_BUCK_VS2_HW3_OP_CFG_MASK                  0x1
#define PMIC_RG_BUCK_VS2_HW3_OP_CFG_SHIFT                 3
#define PMIC_RG_BUCK_VS2_HW4_OP_CFG_ADDR                  \
	MT6363_BUCK_VS2_OP_CFG_2
#define PMIC_RG_BUCK_VS2_HW4_OP_CFG_MASK                  0x1
#define PMIC_RG_BUCK_VS2_HW4_OP_CFG_SHIFT                 4
#define PMIC_RG_BUCK_VS2_RC0_OP_MODE_ADDR                 \
	MT6363_BUCK_VS2_OP_MODE_0
#define PMIC_RG_BUCK_VS2_RC0_OP_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VS2_RC0_OP_MODE_SHIFT                0
#define PMIC_RG_BUCK_VS2_RC1_OP_MODE_ADDR                 \
	MT6363_BUCK_VS2_OP_MODE_0
#define PMIC_RG_BUCK_VS2_RC1_OP_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VS2_RC1_OP_MODE_SHIFT                1
#define PMIC_RG_BUCK_VS2_RC2_OP_MODE_ADDR                 \
	MT6363_BUCK_VS2_OP_MODE_0
#define PMIC_RG_BUCK_VS2_RC2_OP_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VS2_RC2_OP_MODE_SHIFT                2
#define PMIC_RG_BUCK_VS2_RC3_OP_MODE_ADDR                 \
	MT6363_BUCK_VS2_OP_MODE_0
#define PMIC_RG_BUCK_VS2_RC3_OP_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VS2_RC3_OP_MODE_SHIFT                3
#define PMIC_RG_BUCK_VS2_RC4_OP_MODE_ADDR                 \
	MT6363_BUCK_VS2_OP_MODE_0
#define PMIC_RG_BUCK_VS2_RC4_OP_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VS2_RC4_OP_MODE_SHIFT                4
#define PMIC_RG_BUCK_VS2_RC5_OP_MODE_ADDR                 \
	MT6363_BUCK_VS2_OP_MODE_0
#define PMIC_RG_BUCK_VS2_RC5_OP_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VS2_RC5_OP_MODE_SHIFT                5
#define PMIC_RG_BUCK_VS2_RC6_OP_MODE_ADDR                 \
	MT6363_BUCK_VS2_OP_MODE_0
#define PMIC_RG_BUCK_VS2_RC6_OP_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VS2_RC6_OP_MODE_SHIFT                6
#define PMIC_RG_BUCK_VS2_RC7_OP_MODE_ADDR                 \
	MT6363_BUCK_VS2_OP_MODE_0
#define PMIC_RG_BUCK_VS2_RC7_OP_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VS2_RC7_OP_MODE_SHIFT                7
#define PMIC_RG_BUCK_VS2_RC8_OP_MODE_ADDR                 \
	MT6363_BUCK_VS2_OP_MODE_1
#define PMIC_RG_BUCK_VS2_RC8_OP_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VS2_RC8_OP_MODE_SHIFT                0
#define PMIC_RG_BUCK_VS2_RC9_OP_MODE_ADDR                 \
	MT6363_BUCK_VS2_OP_MODE_1
#define PMIC_RG_BUCK_VS2_RC9_OP_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VS2_RC9_OP_MODE_SHIFT                1
#define PMIC_RG_BUCK_VS2_RC10_OP_MODE_ADDR                \
	MT6363_BUCK_VS2_OP_MODE_1
#define PMIC_RG_BUCK_VS2_RC10_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VS2_RC10_OP_MODE_SHIFT               2
#define PMIC_RG_BUCK_VS2_RC11_OP_MODE_ADDR                \
	MT6363_BUCK_VS2_OP_MODE_1
#define PMIC_RG_BUCK_VS2_RC11_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VS2_RC11_OP_MODE_SHIFT               3
#define PMIC_RG_BUCK_VS2_RC12_OP_MODE_ADDR                \
	MT6363_BUCK_VS2_OP_MODE_1
#define PMIC_RG_BUCK_VS2_RC12_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VS2_RC12_OP_MODE_SHIFT               4
#define PMIC_RG_BUCK_VS2_RC13_OP_MODE_ADDR                \
	MT6363_BUCK_VS2_OP_MODE_1
#define PMIC_RG_BUCK_VS2_RC13_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VS2_RC13_OP_MODE_SHIFT               5
#define PMIC_RG_BUCK_VS2_HW0_OP_MODE_ADDR                 \
	MT6363_BUCK_VS2_OP_MODE_2
#define PMIC_RG_BUCK_VS2_HW0_OP_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VS2_HW0_OP_MODE_SHIFT                0
#define PMIC_RG_BUCK_VS2_HW1_OP_MODE_ADDR                 \
	MT6363_BUCK_VS2_OP_MODE_2
#define PMIC_RG_BUCK_VS2_HW1_OP_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VS2_HW1_OP_MODE_SHIFT                1
#define PMIC_RG_BUCK_VS2_HW2_OP_MODE_ADDR                 \
	MT6363_BUCK_VS2_OP_MODE_2
#define PMIC_RG_BUCK_VS2_HW2_OP_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VS2_HW2_OP_MODE_SHIFT                2
#define PMIC_RG_BUCK_VS2_HW3_OP_MODE_ADDR                 \
	MT6363_BUCK_VS2_OP_MODE_2
#define PMIC_RG_BUCK_VS2_HW3_OP_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VS2_HW3_OP_MODE_SHIFT                3
#define PMIC_RG_BUCK_VS2_HW4_OP_MODE_ADDR                 \
	MT6363_BUCK_VS2_OP_MODE_2
#define PMIC_RG_BUCK_VS2_HW4_OP_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VS2_HW4_OP_MODE_SHIFT                4
#define PMIC_DA_VS2_VOSEL_ADDR                            \
	MT6363_BUCK_VS2_DBG0
#define PMIC_DA_VS2_VOSEL_MASK                            0xFF
#define PMIC_DA_VS2_VOSEL_SHIFT                           0
#define PMIC_DA_VS2_VOSEL_GRAY_ADDR                       \
	MT6363_BUCK_VS2_DBG1
#define PMIC_DA_VS2_VOSEL_GRAY_MASK                       0xFF
#define PMIC_DA_VS2_VOSEL_GRAY_SHIFT                      0
#define PMIC_DA_VS2_EN_ADDR                               \
	MT6363_BUCK_VS2_DBG2
#define PMIC_DA_VS2_EN_MASK                               0x1
#define PMIC_DA_VS2_EN_SHIFT                              0
#define PMIC_DA_VS2_SSH_ADDR                              \
	MT6363_BUCK_VS2_DBG2
#define PMIC_DA_VS2_SSH_MASK                              0x1
#define PMIC_DA_VS2_SSH_SHIFT                             1
#define PMIC_DA_VS2_LOOP_SEL_ADDR                         \
	MT6363_BUCK_VS2_DBG2
#define PMIC_DA_VS2_LOOP_SEL_MASK                         0x1
#define PMIC_DA_VS2_LOOP_SEL_SHIFT                        2
#define PMIC_DA_VS2_R2R_PDN_ADDR                          \
	MT6363_BUCK_VS2_DBG2
#define PMIC_DA_VS2_R2R_PDN_MASK                          0x1
#define PMIC_DA_VS2_R2R_PDN_SHIFT                         3
#define PMIC_DA_VS2_DVS_EN_ADDR                           \
	MT6363_BUCK_VS2_DBG2
#define PMIC_DA_VS2_DVS_EN_MASK                           0x1
#define PMIC_DA_VS2_DVS_EN_SHIFT                          4
#define PMIC_DA_VS2_DVS_UP_ADDR                           \
	MT6363_BUCK_VS2_DBG2
#define PMIC_DA_VS2_DVS_UP_MASK                           0x1
#define PMIC_DA_VS2_DVS_UP_SHIFT                          5
#define PMIC_DA_VS2_DVS_DOWN_ADDR                         \
	MT6363_BUCK_VS2_DBG2
#define PMIC_DA_VS2_DVS_DOWN_MASK                         0x1
#define PMIC_DA_VS2_DVS_DOWN_SHIFT                        6
#define PMIC_DA_VS2_MINFREQ_DISCHARGE_ADDR                \
	MT6363_BUCK_VS2_DBG2
#define PMIC_DA_VS2_MINFREQ_DISCHARGE_MASK                0x1
#define PMIC_DA_VS2_MINFREQ_DISCHARGE_SHIFT               7
#define PMIC_RG_BUCK_VS2_CK_SW_MODE_ADDR                  \
	MT6363_BUCK_VS2_DBG3
#define PMIC_RG_BUCK_VS2_CK_SW_MODE_MASK                  0x1
#define PMIC_RG_BUCK_VS2_CK_SW_MODE_SHIFT                 0
#define PMIC_RG_BUCK_VS2_CK_SW_EN_ADDR                    \
	MT6363_BUCK_VS2_DBG3
#define PMIC_RG_BUCK_VS2_CK_SW_EN_MASK                    0x1
#define PMIC_RG_BUCK_VS2_CK_SW_EN_SHIFT                   1
#define PMIC_RG_BUCK_VS2_VOTER_EN_LO_ADDR                 \
	MT6363_BUCK_VS2_VOTER_CON0
#define PMIC_RG_BUCK_VS2_VOTER_EN_LO_MASK                 0xFF
#define PMIC_RG_BUCK_VS2_VOTER_EN_LO_SHIFT                0
#define PMIC_RG_BUCK_VS2_VOTER_EN_LO_SET_ADDR             \
	MT6363_BUCK_VS2_VOTER_CON0_SET
#define PMIC_RG_BUCK_VS2_VOTER_EN_LO_SET_MASK             0xFF
#define PMIC_RG_BUCK_VS2_VOTER_EN_LO_SET_SHIFT            0
#define PMIC_RG_BUCK_VS2_VOTER_EN_LO_CLR_ADDR             \
	MT6363_BUCK_VS2_VOTER_CON0_CLR
#define PMIC_RG_BUCK_VS2_VOTER_EN_LO_CLR_MASK             0xFF
#define PMIC_RG_BUCK_VS2_VOTER_EN_LO_CLR_SHIFT            0
#define PMIC_RG_BUCK_VS2_VOTER_EN_HI_ADDR                 \
	MT6363_BUCK_VS2_VOTER_CON1
#define PMIC_RG_BUCK_VS2_VOTER_EN_HI_MASK                 0xF
#define PMIC_RG_BUCK_VS2_VOTER_EN_HI_SHIFT                0
#define PMIC_RG_BUCK_VS2_VOTER_EN_HI_SET_ADDR             \
	MT6363_BUCK_VS2_VOTER_CON1_SET
#define PMIC_RG_BUCK_VS2_VOTER_EN_HI_SET_MASK             0xF
#define PMIC_RG_BUCK_VS2_VOTER_EN_HI_SET_SHIFT            0
#define PMIC_RG_BUCK_VS2_VOTER_EN_HI_CLR_ADDR             \
	MT6363_BUCK_VS2_VOTER_CON1_CLR
#define PMIC_RG_BUCK_VS2_VOTER_EN_HI_CLR_MASK             0xF
#define PMIC_RG_BUCK_VS2_VOTER_EN_HI_CLR_SHIFT            0
#define PMIC_RG_BUCK_VS2_VOTER_VOSEL_ADDR                 \
	MT6363_BUCK_VS2_VOTER_CFG
#define PMIC_RG_BUCK_VS2_VOTER_VOSEL_MASK                 0xFF
#define PMIC_RG_BUCK_VS2_VOTER_VOSEL_SHIFT                0
#define PMIC_BUCK_VBUCK1_ANA_ID_ADDR                      \
	MT6363_BUCK_VBUCK1_ANA_ID
#define PMIC_BUCK_VBUCK1_ANA_ID_MASK                      0xFF
#define PMIC_BUCK_VBUCK1_ANA_ID_SHIFT                     0
#define PMIC_BUCK_VBUCK1_DIG_ID_ADDR                      \
	MT6363_BUCK_VBUCK1_DIG_ID
#define PMIC_BUCK_VBUCK1_DIG_ID_MASK                      0xFF
#define PMIC_BUCK_VBUCK1_DIG_ID_SHIFT                     0
#define PMIC_BUCK_VBUCK1_ANA_MINOR_REV_ADDR               \
	MT6363_BUCK_VBUCK1_REV0
#define PMIC_BUCK_VBUCK1_ANA_MINOR_REV_MASK               0xF
#define PMIC_BUCK_VBUCK1_ANA_MINOR_REV_SHIFT              0
#define PMIC_BUCK_VBUCK1_ANA_MAJOR_REV_ADDR               \
	MT6363_BUCK_VBUCK1_REV0
#define PMIC_BUCK_VBUCK1_ANA_MAJOR_REV_MASK               0xF
#define PMIC_BUCK_VBUCK1_ANA_MAJOR_REV_SHIFT              4
#define PMIC_BUCK_VBUCK1_DIG_MINOR_REV_ADDR               \
	MT6363_BUCK_VBUCK1_REV1
#define PMIC_BUCK_VBUCK1_DIG_MINOR_REV_MASK               0xF
#define PMIC_BUCK_VBUCK1_DIG_MINOR_REV_SHIFT              0
#define PMIC_BUCK_VBUCK1_DIG_MAJOR_REV_ADDR               \
	MT6363_BUCK_VBUCK1_REV1
#define PMIC_BUCK_VBUCK1_DIG_MAJOR_REV_MASK               0xF
#define PMIC_BUCK_VBUCK1_DIG_MAJOR_REV_SHIFT              4
#define PMIC_BUCK_VBUCK1_DSN_CBS_ADDR                     \
	MT6363_BUCK_VBUCK1_DBI0
#define PMIC_BUCK_VBUCK1_DSN_CBS_MASK                     0x3
#define PMIC_BUCK_VBUCK1_DSN_CBS_SHIFT                    0
#define PMIC_BUCK_VBUCK1_DSN_BIX_ADDR                     \
	MT6363_BUCK_VBUCK1_DBI0
#define PMIC_BUCK_VBUCK1_DSN_BIX_MASK                     0x3
#define PMIC_BUCK_VBUCK1_DSN_BIX_SHIFT                    2
#define PMIC_BUCK_VBUCK1_DSN_ESP_ADDR                     \
	MT6363_BUCK_VBUCK1_DBI1
#define PMIC_BUCK_VBUCK1_DSN_ESP_MASK                     0xFF
#define PMIC_BUCK_VBUCK1_DSN_ESP_SHIFT                    0
#define PMIC_BUCK_VBUCK1_DSN_FPI_SSHUB_ADDR               \
	MT6363_BUCK_VBUCK1_DXI
#define PMIC_BUCK_VBUCK1_DSN_FPI_SSHUB_MASK               0x1
#define PMIC_BUCK_VBUCK1_DSN_FPI_SSHUB_SHIFT              0
#define PMIC_BUCK_VBUCK1_DSN_FPI_TRACKING_ADDR            \
	MT6363_BUCK_VBUCK1_DXI
#define PMIC_BUCK_VBUCK1_DSN_FPI_TRACKING_MASK            0x1
#define PMIC_BUCK_VBUCK1_DSN_FPI_TRACKING_SHIFT           1
#define PMIC_BUCK_VBUCK1_DSN_FPI_PREOC_ADDR               \
	MT6363_BUCK_VBUCK1_DXI
#define PMIC_BUCK_VBUCK1_DSN_FPI_PREOC_MASK               0x1
#define PMIC_BUCK_VBUCK1_DSN_FPI_PREOC_SHIFT              2
#define PMIC_BUCK_VBUCK1_DSN_FPI_VOTER_ADDR               \
	MT6363_BUCK_VBUCK1_DXI
#define PMIC_BUCK_VBUCK1_DSN_FPI_VOTER_MASK               0x1
#define PMIC_BUCK_VBUCK1_DSN_FPI_VOTER_SHIFT              3
#define PMIC_BUCK_VBUCK1_DSN_FPI_ULTRASONIC_ADDR          \
	MT6363_BUCK_VBUCK1_DXI
#define PMIC_BUCK_VBUCK1_DSN_FPI_ULTRASONIC_MASK          0x1
#define PMIC_BUCK_VBUCK1_DSN_FPI_ULTRASONIC_SHIFT         4
#define PMIC_BUCK_VBUCK1_DSN_FPI_DLC_ADDR                 \
	MT6363_BUCK_VBUCK1_DXI
#define PMIC_BUCK_VBUCK1_DSN_FPI_DLC_MASK                 0x1
#define PMIC_BUCK_VBUCK1_DSN_FPI_DLC_SHIFT                5
#define PMIC_BUCK_VBUCK1_DSN_FPI_TRAP_ADDR                \
	MT6363_BUCK_VBUCK1_DXI
#define PMIC_BUCK_VBUCK1_DSN_FPI_TRAP_MASK                0x1
#define PMIC_BUCK_VBUCK1_DSN_FPI_TRAP_SHIFT               6
#define PMIC_RG_BUCK_VBUCK1_VOSEL_SLEEP_ADDR              \
	MT6363_BUCK_VBUCK1_CON1
#define PMIC_RG_BUCK_VBUCK1_VOSEL_SLEEP_MASK              0xFF
#define PMIC_RG_BUCK_VBUCK1_VOSEL_SLEEP_SHIFT             0
#define PMIC_RG_BUCK_VBUCK1_SELR2R_CTRL_ADDR              \
	MT6363_BUCK_VBUCK1_SLP_CON
#define PMIC_RG_BUCK_VBUCK1_SELR2R_CTRL_MASK              0x1
#define PMIC_RG_BUCK_VBUCK1_SELR2R_CTRL_SHIFT             0
#define PMIC_RG_BUCK_VBUCK1_ONLV_EN_ADDR                  \
	MT6363_BUCK_VBUCK1_SLP_CON
#define PMIC_RG_BUCK_VBUCK1_ONLV_EN_MASK                  0x1
#define PMIC_RG_BUCK_VBUCK1_ONLV_EN_SHIFT                 4
#define PMIC_RG_BUCK_VBUCK1_DVS_EN_MASK_ADDR              \
	MT6363_BUCK_VBUCK1_DVS_CON
#define PMIC_RG_BUCK_VBUCK1_DVS_EN_MASK_MASK              0x1
#define PMIC_RG_BUCK_VBUCK1_DVS_EN_MASK_SHIFT             0
#define PMIC_RG_BUCK_VBUCK1_DVS_UP_MASK_ADDR              \
	MT6363_BUCK_VBUCK1_DVS_CON
#define PMIC_RG_BUCK_VBUCK1_DVS_UP_MASK_MASK              0x1
#define PMIC_RG_BUCK_VBUCK1_DVS_UP_MASK_SHIFT             1
#define PMIC_RG_BUCK_VBUCK1_DVS_DOWN_MASK_ADDR            \
	MT6363_BUCK_VBUCK1_DVS_CON
#define PMIC_RG_BUCK_VBUCK1_DVS_DOWN_MASK_MASK            0x1
#define PMIC_RG_BUCK_VBUCK1_DVS_DOWN_MASK_SHIFT           2
#define PMIC_RG_BUCK_VBUCK1_SFCHG_RRATE_ADDR              \
	MT6363_BUCK_VBUCK1_CFG0
#define PMIC_RG_BUCK_VBUCK1_SFCHG_RRATE_MASK              0x7F
#define PMIC_RG_BUCK_VBUCK1_SFCHG_RRATE_SHIFT             0
#define PMIC_RG_BUCK_VBUCK1_SFCHG_REN_ADDR                \
	MT6363_BUCK_VBUCK1_CFG0
#define PMIC_RG_BUCK_VBUCK1_SFCHG_REN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK1_SFCHG_REN_SHIFT               7
#define PMIC_RG_BUCK_VBUCK1_SFCHG_FRATE_ADDR              \
	MT6363_BUCK_VBUCK1_CFG1
#define PMIC_RG_BUCK_VBUCK1_SFCHG_FRATE_MASK              0x7F
#define PMIC_RG_BUCK_VBUCK1_SFCHG_FRATE_SHIFT             0
#define PMIC_RG_BUCK_VBUCK1_SFCHG_FEN_ADDR                \
	MT6363_BUCK_VBUCK1_CFG1
#define PMIC_RG_BUCK_VBUCK1_SFCHG_FEN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK1_SFCHG_FEN_SHIFT               7
#define PMIC_RG_BUCK_VBUCK1_VOSEL_DLY_TD_ADDR             \
	MT6363_BUCK_VBUCK1_VOSEL_CON0
#define PMIC_RG_BUCK_VBUCK1_VOSEL_DLY_TD_MASK             0x7
#define PMIC_RG_BUCK_VBUCK1_VOSEL_DLY_TD_SHIFT            0
#define PMIC_RG_BUCK_VBUCK1_RC0_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK1_OP_EN_0
#define PMIC_RG_BUCK_VBUCK1_RC0_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK1_RC0_OP_EN_SHIFT               0
#define PMIC_RG_BUCK_VBUCK1_RC1_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK1_OP_EN_0
#define PMIC_RG_BUCK_VBUCK1_RC1_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK1_RC1_OP_EN_SHIFT               1
#define PMIC_RG_BUCK_VBUCK1_RC2_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK1_OP_EN_0
#define PMIC_RG_BUCK_VBUCK1_RC2_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK1_RC2_OP_EN_SHIFT               2
#define PMIC_RG_BUCK_VBUCK1_RC3_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK1_OP_EN_0
#define PMIC_RG_BUCK_VBUCK1_RC3_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK1_RC3_OP_EN_SHIFT               3
#define PMIC_RG_BUCK_VBUCK1_RC4_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK1_OP_EN_0
#define PMIC_RG_BUCK_VBUCK1_RC4_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK1_RC4_OP_EN_SHIFT               4
#define PMIC_RG_BUCK_VBUCK1_RC5_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK1_OP_EN_0
#define PMIC_RG_BUCK_VBUCK1_RC5_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK1_RC5_OP_EN_SHIFT               5
#define PMIC_RG_BUCK_VBUCK1_RC6_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK1_OP_EN_0
#define PMIC_RG_BUCK_VBUCK1_RC6_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK1_RC6_OP_EN_SHIFT               6
#define PMIC_RG_BUCK_VBUCK1_RC7_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK1_OP_EN_0
#define PMIC_RG_BUCK_VBUCK1_RC7_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK1_RC7_OP_EN_SHIFT               7
#define PMIC_RG_BUCK_VBUCK1_RC8_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK1_OP_EN_1
#define PMIC_RG_BUCK_VBUCK1_RC8_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK1_RC8_OP_EN_SHIFT               0
#define PMIC_RG_BUCK_VBUCK1_RC9_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK1_OP_EN_1
#define PMIC_RG_BUCK_VBUCK1_RC9_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK1_RC9_OP_EN_SHIFT               1
#define PMIC_RG_BUCK_VBUCK1_RC10_OP_EN_ADDR               \
	MT6363_BUCK_VBUCK1_OP_EN_1
#define PMIC_RG_BUCK_VBUCK1_RC10_OP_EN_MASK               0x1
#define PMIC_RG_BUCK_VBUCK1_RC10_OP_EN_SHIFT              2
#define PMIC_RG_BUCK_VBUCK1_RC11_OP_EN_ADDR               \
	MT6363_BUCK_VBUCK1_OP_EN_1
#define PMIC_RG_BUCK_VBUCK1_RC11_OP_EN_MASK               0x1
#define PMIC_RG_BUCK_VBUCK1_RC11_OP_EN_SHIFT              3
#define PMIC_RG_BUCK_VBUCK1_RC12_OP_EN_ADDR               \
	MT6363_BUCK_VBUCK1_OP_EN_1
#define PMIC_RG_BUCK_VBUCK1_RC12_OP_EN_MASK               0x1
#define PMIC_RG_BUCK_VBUCK1_RC12_OP_EN_SHIFT              4
#define PMIC_RG_BUCK_VBUCK1_RC13_OP_EN_ADDR               \
	MT6363_BUCK_VBUCK1_OP_EN_1
#define PMIC_RG_BUCK_VBUCK1_RC13_OP_EN_MASK               0x1
#define PMIC_RG_BUCK_VBUCK1_RC13_OP_EN_SHIFT              5
#define PMIC_RG_BUCK_VBUCK1_HW0_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK1_OP_EN_2
#define PMIC_RG_BUCK_VBUCK1_HW0_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK1_HW0_OP_EN_SHIFT               0
#define PMIC_RG_BUCK_VBUCK1_HW1_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK1_OP_EN_2
#define PMIC_RG_BUCK_VBUCK1_HW1_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK1_HW1_OP_EN_SHIFT               1
#define PMIC_RG_BUCK_VBUCK1_HW2_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK1_OP_EN_2
#define PMIC_RG_BUCK_VBUCK1_HW2_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK1_HW2_OP_EN_SHIFT               2
#define PMIC_RG_BUCK_VBUCK1_HW3_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK1_OP_EN_2
#define PMIC_RG_BUCK_VBUCK1_HW3_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK1_HW3_OP_EN_SHIFT               3
#define PMIC_RG_BUCK_VBUCK1_SW_OP_EN_ADDR                 \
	MT6363_BUCK_VBUCK1_OP_EN_2
#define PMIC_RG_BUCK_VBUCK1_SW_OP_EN_MASK                 0x1
#define PMIC_RG_BUCK_VBUCK1_SW_OP_EN_SHIFT                7
#define PMIC_RG_BUCK_VBUCK1_RC0_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK1_OP_CFG_0
#define PMIC_RG_BUCK_VBUCK1_RC0_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK1_RC0_OP_CFG_SHIFT              0
#define PMIC_RG_BUCK_VBUCK1_RC1_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK1_OP_CFG_0
#define PMIC_RG_BUCK_VBUCK1_RC1_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK1_RC1_OP_CFG_SHIFT              1
#define PMIC_RG_BUCK_VBUCK1_RC2_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK1_OP_CFG_0
#define PMIC_RG_BUCK_VBUCK1_RC2_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK1_RC2_OP_CFG_SHIFT              2
#define PMIC_RG_BUCK_VBUCK1_RC3_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK1_OP_CFG_0
#define PMIC_RG_BUCK_VBUCK1_RC3_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK1_RC3_OP_CFG_SHIFT              3
#define PMIC_RG_BUCK_VBUCK1_RC4_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK1_OP_CFG_0
#define PMIC_RG_BUCK_VBUCK1_RC4_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK1_RC4_OP_CFG_SHIFT              4
#define PMIC_RG_BUCK_VBUCK1_RC5_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK1_OP_CFG_0
#define PMIC_RG_BUCK_VBUCK1_RC5_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK1_RC5_OP_CFG_SHIFT              5
#define PMIC_RG_BUCK_VBUCK1_RC6_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK1_OP_CFG_0
#define PMIC_RG_BUCK_VBUCK1_RC6_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK1_RC6_OP_CFG_SHIFT              6
#define PMIC_RG_BUCK_VBUCK1_RC7_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK1_OP_CFG_0
#define PMIC_RG_BUCK_VBUCK1_RC7_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK1_RC7_OP_CFG_SHIFT              7
#define PMIC_RG_BUCK_VBUCK1_RC8_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK1_OP_CFG_1
#define PMIC_RG_BUCK_VBUCK1_RC8_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK1_RC8_OP_CFG_SHIFT              0
#define PMIC_RG_BUCK_VBUCK1_RC9_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK1_OP_CFG_1
#define PMIC_RG_BUCK_VBUCK1_RC9_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK1_RC9_OP_CFG_SHIFT              1
#define PMIC_RG_BUCK_VBUCK1_RC10_OP_CFG_ADDR              \
	MT6363_BUCK_VBUCK1_OP_CFG_1
#define PMIC_RG_BUCK_VBUCK1_RC10_OP_CFG_MASK              0x1
#define PMIC_RG_BUCK_VBUCK1_RC10_OP_CFG_SHIFT             2
#define PMIC_RG_BUCK_VBUCK1_RC11_OP_CFG_ADDR              \
	MT6363_BUCK_VBUCK1_OP_CFG_1
#define PMIC_RG_BUCK_VBUCK1_RC11_OP_CFG_MASK              0x1
#define PMIC_RG_BUCK_VBUCK1_RC11_OP_CFG_SHIFT             3
#define PMIC_RG_BUCK_VBUCK1_RC12_OP_CFG_ADDR              \
	MT6363_BUCK_VBUCK1_OP_CFG_1
#define PMIC_RG_BUCK_VBUCK1_RC12_OP_CFG_MASK              0x1
#define PMIC_RG_BUCK_VBUCK1_RC12_OP_CFG_SHIFT             4
#define PMIC_RG_BUCK_VBUCK1_RC13_OP_CFG_ADDR              \
	MT6363_BUCK_VBUCK1_OP_CFG_1
#define PMIC_RG_BUCK_VBUCK1_RC13_OP_CFG_MASK              0x1
#define PMIC_RG_BUCK_VBUCK1_RC13_OP_CFG_SHIFT             5
#define PMIC_RG_BUCK_VBUCK1_HW0_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK1_OP_CFG_2
#define PMIC_RG_BUCK_VBUCK1_HW0_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK1_HW0_OP_CFG_SHIFT              0
#define PMIC_RG_BUCK_VBUCK1_HW1_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK1_OP_CFG_2
#define PMIC_RG_BUCK_VBUCK1_HW1_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK1_HW1_OP_CFG_SHIFT              1
#define PMIC_RG_BUCK_VBUCK1_HW2_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK1_OP_CFG_2
#define PMIC_RG_BUCK_VBUCK1_HW2_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK1_HW2_OP_CFG_SHIFT              2
#define PMIC_RG_BUCK_VBUCK1_HW3_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK1_OP_CFG_2
#define PMIC_RG_BUCK_VBUCK1_HW3_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK1_HW3_OP_CFG_SHIFT              3
#define PMIC_RG_BUCK_VBUCK1_HW4_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK1_OP_CFG_2
#define PMIC_RG_BUCK_VBUCK1_HW4_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK1_HW4_OP_CFG_SHIFT              4
#define PMIC_RG_BUCK_VBUCK1_RC0_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK1_OP_MODE_0
#define PMIC_RG_BUCK_VBUCK1_RC0_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK1_RC0_OP_MODE_SHIFT             0
#define PMIC_RG_BUCK_VBUCK1_RC1_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK1_OP_MODE_0
#define PMIC_RG_BUCK_VBUCK1_RC1_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK1_RC1_OP_MODE_SHIFT             1
#define PMIC_RG_BUCK_VBUCK1_RC2_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK1_OP_MODE_0
#define PMIC_RG_BUCK_VBUCK1_RC2_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK1_RC2_OP_MODE_SHIFT             2
#define PMIC_RG_BUCK_VBUCK1_RC3_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK1_OP_MODE_0
#define PMIC_RG_BUCK_VBUCK1_RC3_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK1_RC3_OP_MODE_SHIFT             3
#define PMIC_RG_BUCK_VBUCK1_RC4_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK1_OP_MODE_0
#define PMIC_RG_BUCK_VBUCK1_RC4_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK1_RC4_OP_MODE_SHIFT             4
#define PMIC_RG_BUCK_VBUCK1_RC5_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK1_OP_MODE_0
#define PMIC_RG_BUCK_VBUCK1_RC5_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK1_RC5_OP_MODE_SHIFT             5
#define PMIC_RG_BUCK_VBUCK1_RC6_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK1_OP_MODE_0
#define PMIC_RG_BUCK_VBUCK1_RC6_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK1_RC6_OP_MODE_SHIFT             6
#define PMIC_RG_BUCK_VBUCK1_RC7_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK1_OP_MODE_0
#define PMIC_RG_BUCK_VBUCK1_RC7_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK1_RC7_OP_MODE_SHIFT             7
#define PMIC_RG_BUCK_VBUCK1_RC8_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK1_OP_MODE_1
#define PMIC_RG_BUCK_VBUCK1_RC8_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK1_RC8_OP_MODE_SHIFT             0
#define PMIC_RG_BUCK_VBUCK1_RC9_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK1_OP_MODE_1
#define PMIC_RG_BUCK_VBUCK1_RC9_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK1_RC9_OP_MODE_SHIFT             1
#define PMIC_RG_BUCK_VBUCK1_RC10_OP_MODE_ADDR             \
	MT6363_BUCK_VBUCK1_OP_MODE_1
#define PMIC_RG_BUCK_VBUCK1_RC10_OP_MODE_MASK             0x1
#define PMIC_RG_BUCK_VBUCK1_RC10_OP_MODE_SHIFT            2
#define PMIC_RG_BUCK_VBUCK1_RC11_OP_MODE_ADDR             \
	MT6363_BUCK_VBUCK1_OP_MODE_1
#define PMIC_RG_BUCK_VBUCK1_RC11_OP_MODE_MASK             0x1
#define PMIC_RG_BUCK_VBUCK1_RC11_OP_MODE_SHIFT            3
#define PMIC_RG_BUCK_VBUCK1_RC12_OP_MODE_ADDR             \
	MT6363_BUCK_VBUCK1_OP_MODE_1
#define PMIC_RG_BUCK_VBUCK1_RC12_OP_MODE_MASK             0x1
#define PMIC_RG_BUCK_VBUCK1_RC12_OP_MODE_SHIFT            4
#define PMIC_RG_BUCK_VBUCK1_RC13_OP_MODE_ADDR             \
	MT6363_BUCK_VBUCK1_OP_MODE_1
#define PMIC_RG_BUCK_VBUCK1_RC13_OP_MODE_MASK             0x1
#define PMIC_RG_BUCK_VBUCK1_RC13_OP_MODE_SHIFT            5
#define PMIC_RG_BUCK_VBUCK1_HW0_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK1_OP_MODE_2
#define PMIC_RG_BUCK_VBUCK1_HW0_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK1_HW0_OP_MODE_SHIFT             0
#define PMIC_RG_BUCK_VBUCK1_HW1_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK1_OP_MODE_2
#define PMIC_RG_BUCK_VBUCK1_HW1_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK1_HW1_OP_MODE_SHIFT             1
#define PMIC_RG_BUCK_VBUCK1_HW2_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK1_OP_MODE_2
#define PMIC_RG_BUCK_VBUCK1_HW2_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK1_HW2_OP_MODE_SHIFT             2
#define PMIC_RG_BUCK_VBUCK1_HW3_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK1_OP_MODE_2
#define PMIC_RG_BUCK_VBUCK1_HW3_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK1_HW3_OP_MODE_SHIFT             3
#define PMIC_DA_VBUCK1_VOSEL_ADDR                         \
	MT6363_BUCK_VBUCK1_DBG0
#define PMIC_DA_VBUCK1_VOSEL_MASK                         0xFF
#define PMIC_DA_VBUCK1_VOSEL_SHIFT                        0
#define PMIC_DA_VBUCK1_VOSEL_GRAY_ADDR                    \
	MT6363_BUCK_VBUCK1_DBG1
#define PMIC_DA_VBUCK1_VOSEL_GRAY_MASK                    0xFF
#define PMIC_DA_VBUCK1_VOSEL_GRAY_SHIFT                   0
#define PMIC_DA_VBUCK1_EN_ADDR                            \
	MT6363_BUCK_VBUCK1_DBG2
#define PMIC_DA_VBUCK1_EN_MASK                            0x1
#define PMIC_DA_VBUCK1_EN_SHIFT                           0
#define PMIC_DA_VBUCK1_SSH_ADDR                           \
	MT6363_BUCK_VBUCK1_DBG2
#define PMIC_DA_VBUCK1_SSH_MASK                           0x1
#define PMIC_DA_VBUCK1_SSH_SHIFT                          1
#define PMIC_DA_VBUCK1_LOOP_SEL_ADDR                      \
	MT6363_BUCK_VBUCK1_DBG2
#define PMIC_DA_VBUCK1_LOOP_SEL_MASK                      0x1
#define PMIC_DA_VBUCK1_LOOP_SEL_SHIFT                     2
#define PMIC_DA_VBUCK1_R2R_PDN_ADDR                       \
	MT6363_BUCK_VBUCK1_DBG2
#define PMIC_DA_VBUCK1_R2R_PDN_MASK                       0x1
#define PMIC_DA_VBUCK1_R2R_PDN_SHIFT                      3
#define PMIC_DA_VBUCK1_DVS_EN_ADDR                        \
	MT6363_BUCK_VBUCK1_DBG2
#define PMIC_DA_VBUCK1_DVS_EN_MASK                        0x1
#define PMIC_DA_VBUCK1_DVS_EN_SHIFT                       4
#define PMIC_DA_VBUCK1_DVS_UP_ADDR                        \
	MT6363_BUCK_VBUCK1_DBG2
#define PMIC_DA_VBUCK1_DVS_UP_MASK                        0x1
#define PMIC_DA_VBUCK1_DVS_UP_SHIFT                       5
#define PMIC_DA_VBUCK1_DVS_DOWN_ADDR                      \
	MT6363_BUCK_VBUCK1_DBG2
#define PMIC_DA_VBUCK1_DVS_DOWN_MASK                      0x1
#define PMIC_DA_VBUCK1_DVS_DOWN_SHIFT                     6
#define PMIC_DA_VBUCK1_MINFREQ_DISCHARGE_ADDR             \
	MT6363_BUCK_VBUCK1_DBG2
#define PMIC_DA_VBUCK1_MINFREQ_DISCHARGE_MASK             0x1
#define PMIC_DA_VBUCK1_MINFREQ_DISCHARGE_SHIFT            7
#define PMIC_RG_BUCK_VBUCK1_CK_SW_MODE_ADDR               \
	MT6363_BUCK_VBUCK1_DBG3
#define PMIC_RG_BUCK_VBUCK1_CK_SW_MODE_MASK               0x1
#define PMIC_RG_BUCK_VBUCK1_CK_SW_MODE_SHIFT              0
#define PMIC_RG_BUCK_VBUCK1_CK_SW_EN_ADDR                 \
	MT6363_BUCK_VBUCK1_DBG3
#define PMIC_RG_BUCK_VBUCK1_CK_SW_EN_MASK                 0x1
#define PMIC_RG_BUCK_VBUCK1_CK_SW_EN_SHIFT                1
#define PMIC_RG_BUCK_VBUCK1_SSHUB_EN_ADDR                 \
	MT6363_BUCK_VBUCK1_SSHUB_CON0
#define PMIC_RG_BUCK_VBUCK1_SSHUB_EN_MASK                 0x1
#define PMIC_RG_BUCK_VBUCK1_SSHUB_EN_SHIFT                0
#define PMIC_RG_BUCK_VBUCK1_SSHUB_VOSEL_ADDR              \
	MT6363_BUCK_VBUCK1_SSHUB_CON1
#define PMIC_RG_BUCK_VBUCK1_SSHUB_VOSEL_MASK              0xFF
#define PMIC_RG_BUCK_VBUCK1_SSHUB_VOSEL_SHIFT             0
#define PMIC_RG_BUCK_VBUCK1_TRACK_STALL_BYPASS_ADDR       \
	MT6363_BUCK_VBUCK1_STALL_TRACK0
#define PMIC_RG_BUCK_VBUCK1_TRACK_STALL_BYPASS_MASK       0x1
#define PMIC_RG_BUCK_VBUCK1_TRACK_STALL_BYPASS_SHIFT      0
#define PMIC_BUCK_VBUCK2_ANA_ID_ADDR                      \
	MT6363_BUCK_VBUCK2_ANA_ID
#define PMIC_BUCK_VBUCK2_ANA_ID_MASK                      0xFF
#define PMIC_BUCK_VBUCK2_ANA_ID_SHIFT                     0
#define PMIC_BUCK_VBUCK2_DIG_ID_ADDR                      \
	MT6363_BUCK_VBUCK2_DIG_ID
#define PMIC_BUCK_VBUCK2_DIG_ID_MASK                      0xFF
#define PMIC_BUCK_VBUCK2_DIG_ID_SHIFT                     0
#define PMIC_BUCK_VBUCK2_ANA_MINOR_REV_ADDR               \
	MT6363_BUCK_VBUCK2_REV0
#define PMIC_BUCK_VBUCK2_ANA_MINOR_REV_MASK               0xF
#define PMIC_BUCK_VBUCK2_ANA_MINOR_REV_SHIFT              0
#define PMIC_BUCK_VBUCK2_ANA_MAJOR_REV_ADDR               \
	MT6363_BUCK_VBUCK2_REV0
#define PMIC_BUCK_VBUCK2_ANA_MAJOR_REV_MASK               0xF
#define PMIC_BUCK_VBUCK2_ANA_MAJOR_REV_SHIFT              4
#define PMIC_BUCK_VBUCK2_DIG_MINOR_REV_ADDR               \
	MT6363_BUCK_VBUCK2_REV1
#define PMIC_BUCK_VBUCK2_DIG_MINOR_REV_MASK               0xF
#define PMIC_BUCK_VBUCK2_DIG_MINOR_REV_SHIFT              0
#define PMIC_BUCK_VBUCK2_DIG_MAJOR_REV_ADDR               \
	MT6363_BUCK_VBUCK2_REV1
#define PMIC_BUCK_VBUCK2_DIG_MAJOR_REV_MASK               0xF
#define PMIC_BUCK_VBUCK2_DIG_MAJOR_REV_SHIFT              4
#define PMIC_BUCK_VBUCK2_DSN_CBS_ADDR                     \
	MT6363_BUCK_VBUCK2_DBI0
#define PMIC_BUCK_VBUCK2_DSN_CBS_MASK                     0x3
#define PMIC_BUCK_VBUCK2_DSN_CBS_SHIFT                    0
#define PMIC_BUCK_VBUCK2_DSN_BIX_ADDR                     \
	MT6363_BUCK_VBUCK2_DBI0
#define PMIC_BUCK_VBUCK2_DSN_BIX_MASK                     0x3
#define PMIC_BUCK_VBUCK2_DSN_BIX_SHIFT                    2
#define PMIC_BUCK_VBUCK2_DSN_ESP_ADDR                     \
	MT6363_BUCK_VBUCK2_DBI1
#define PMIC_BUCK_VBUCK2_DSN_ESP_MASK                     0xFF
#define PMIC_BUCK_VBUCK2_DSN_ESP_SHIFT                    0
#define PMIC_BUCK_VBUCK2_DSN_FPI_SSHUB_ADDR               \
	MT6363_BUCK_VBUCK2_DXI
#define PMIC_BUCK_VBUCK2_DSN_FPI_SSHUB_MASK               0x1
#define PMIC_BUCK_VBUCK2_DSN_FPI_SSHUB_SHIFT              0
#define PMIC_BUCK_VBUCK2_DSN_FPI_TRACKING_ADDR            \
	MT6363_BUCK_VBUCK2_DXI
#define PMIC_BUCK_VBUCK2_DSN_FPI_TRACKING_MASK            0x1
#define PMIC_BUCK_VBUCK2_DSN_FPI_TRACKING_SHIFT           1
#define PMIC_BUCK_VBUCK2_DSN_FPI_PREOC_ADDR               \
	MT6363_BUCK_VBUCK2_DXI
#define PMIC_BUCK_VBUCK2_DSN_FPI_PREOC_MASK               0x1
#define PMIC_BUCK_VBUCK2_DSN_FPI_PREOC_SHIFT              2
#define PMIC_BUCK_VBUCK2_DSN_FPI_VOTER_ADDR               \
	MT6363_BUCK_VBUCK2_DXI
#define PMIC_BUCK_VBUCK2_DSN_FPI_VOTER_MASK               0x1
#define PMIC_BUCK_VBUCK2_DSN_FPI_VOTER_SHIFT              3
#define PMIC_BUCK_VBUCK2_DSN_FPI_ULTRASONIC_ADDR          \
	MT6363_BUCK_VBUCK2_DXI
#define PMIC_BUCK_VBUCK2_DSN_FPI_ULTRASONIC_MASK          0x1
#define PMIC_BUCK_VBUCK2_DSN_FPI_ULTRASONIC_SHIFT         4
#define PMIC_BUCK_VBUCK2_DSN_FPI_DLC_ADDR                 \
	MT6363_BUCK_VBUCK2_DXI
#define PMIC_BUCK_VBUCK2_DSN_FPI_DLC_MASK                 0x1
#define PMIC_BUCK_VBUCK2_DSN_FPI_DLC_SHIFT                5
#define PMIC_BUCK_VBUCK2_DSN_FPI_TRAP_ADDR                \
	MT6363_BUCK_VBUCK2_DXI
#define PMIC_BUCK_VBUCK2_DSN_FPI_TRAP_MASK                0x1
#define PMIC_BUCK_VBUCK2_DSN_FPI_TRAP_SHIFT               6
#define PMIC_RG_BUCK_VBUCK2_VOSEL_SLEEP_ADDR              \
	MT6363_BUCK_VBUCK2_CON1
#define PMIC_RG_BUCK_VBUCK2_VOSEL_SLEEP_MASK              0xFF
#define PMIC_RG_BUCK_VBUCK2_VOSEL_SLEEP_SHIFT             0
#define PMIC_RG_BUCK_VBUCK2_SELR2R_CTRL_ADDR              \
	MT6363_BUCK_VBUCK2_SLP_CON
#define PMIC_RG_BUCK_VBUCK2_SELR2R_CTRL_MASK              0x1
#define PMIC_RG_BUCK_VBUCK2_SELR2R_CTRL_SHIFT             0
#define PMIC_RG_BUCK_VBUCK2_ONLV_EN_ADDR                  \
	MT6363_BUCK_VBUCK2_SLP_CON
#define PMIC_RG_BUCK_VBUCK2_ONLV_EN_MASK                  0x1
#define PMIC_RG_BUCK_VBUCK2_ONLV_EN_SHIFT                 4
#define PMIC_RG_BUCK_VBUCK2_DVS_EN_MASK_ADDR              \
	MT6363_BUCK_VBUCK2_DVS_CON
#define PMIC_RG_BUCK_VBUCK2_DVS_EN_MASK_MASK              0x1
#define PMIC_RG_BUCK_VBUCK2_DVS_EN_MASK_SHIFT             0
#define PMIC_RG_BUCK_VBUCK2_DVS_UP_MASK_ADDR              \
	MT6363_BUCK_VBUCK2_DVS_CON
#define PMIC_RG_BUCK_VBUCK2_DVS_UP_MASK_MASK              0x1
#define PMIC_RG_BUCK_VBUCK2_DVS_UP_MASK_SHIFT             1
#define PMIC_RG_BUCK_VBUCK2_DVS_DOWN_MASK_ADDR            \
	MT6363_BUCK_VBUCK2_DVS_CON
#define PMIC_RG_BUCK_VBUCK2_DVS_DOWN_MASK_MASK            0x1
#define PMIC_RG_BUCK_VBUCK2_DVS_DOWN_MASK_SHIFT           2
#define PMIC_RG_BUCK_VBUCK2_SFCHG_RRATE_ADDR              \
	MT6363_BUCK_VBUCK2_CFG0
#define PMIC_RG_BUCK_VBUCK2_SFCHG_RRATE_MASK              0x7F
#define PMIC_RG_BUCK_VBUCK2_SFCHG_RRATE_SHIFT             0
#define PMIC_RG_BUCK_VBUCK2_SFCHG_REN_ADDR                \
	MT6363_BUCK_VBUCK2_CFG0
#define PMIC_RG_BUCK_VBUCK2_SFCHG_REN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK2_SFCHG_REN_SHIFT               7
#define PMIC_RG_BUCK_VBUCK2_SFCHG_FRATE_ADDR              \
	MT6363_BUCK_VBUCK2_CFG1
#define PMIC_RG_BUCK_VBUCK2_SFCHG_FRATE_MASK              0x7F
#define PMIC_RG_BUCK_VBUCK2_SFCHG_FRATE_SHIFT             0
#define PMIC_RG_BUCK_VBUCK2_SFCHG_FEN_ADDR                \
	MT6363_BUCK_VBUCK2_CFG1
#define PMIC_RG_BUCK_VBUCK2_SFCHG_FEN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK2_SFCHG_FEN_SHIFT               7
#define PMIC_RG_BUCK_VBUCK2_VOSEL_DLY_TD_ADDR             \
	MT6363_BUCK_VBUCK2_VOSEL_CON0
#define PMIC_RG_BUCK_VBUCK2_VOSEL_DLY_TD_MASK             0x7
#define PMIC_RG_BUCK_VBUCK2_VOSEL_DLY_TD_SHIFT            0
#define PMIC_RG_BUCK_VBUCK2_RC0_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK2_OP_EN_0
#define PMIC_RG_BUCK_VBUCK2_RC0_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK2_RC0_OP_EN_SHIFT               0
#define PMIC_RG_BUCK_VBUCK2_RC1_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK2_OP_EN_0
#define PMIC_RG_BUCK_VBUCK2_RC1_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK2_RC1_OP_EN_SHIFT               1
#define PMIC_RG_BUCK_VBUCK2_RC2_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK2_OP_EN_0
#define PMIC_RG_BUCK_VBUCK2_RC2_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK2_RC2_OP_EN_SHIFT               2
#define PMIC_RG_BUCK_VBUCK2_RC3_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK2_OP_EN_0
#define PMIC_RG_BUCK_VBUCK2_RC3_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK2_RC3_OP_EN_SHIFT               3
#define PMIC_RG_BUCK_VBUCK2_RC4_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK2_OP_EN_0
#define PMIC_RG_BUCK_VBUCK2_RC4_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK2_RC4_OP_EN_SHIFT               4
#define PMIC_RG_BUCK_VBUCK2_RC5_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK2_OP_EN_0
#define PMIC_RG_BUCK_VBUCK2_RC5_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK2_RC5_OP_EN_SHIFT               5
#define PMIC_RG_BUCK_VBUCK2_RC6_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK2_OP_EN_0
#define PMIC_RG_BUCK_VBUCK2_RC6_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK2_RC6_OP_EN_SHIFT               6
#define PMIC_RG_BUCK_VBUCK2_RC7_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK2_OP_EN_0
#define PMIC_RG_BUCK_VBUCK2_RC7_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK2_RC7_OP_EN_SHIFT               7
#define PMIC_RG_BUCK_VBUCK2_RC8_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK2_OP_EN_1
#define PMIC_RG_BUCK_VBUCK2_RC8_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK2_RC8_OP_EN_SHIFT               0
#define PMIC_RG_BUCK_VBUCK2_RC9_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK2_OP_EN_1
#define PMIC_RG_BUCK_VBUCK2_RC9_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK2_RC9_OP_EN_SHIFT               1
#define PMIC_RG_BUCK_VBUCK2_RC10_OP_EN_ADDR               \
	MT6363_BUCK_VBUCK2_OP_EN_1
#define PMIC_RG_BUCK_VBUCK2_RC10_OP_EN_MASK               0x1
#define PMIC_RG_BUCK_VBUCK2_RC10_OP_EN_SHIFT              2
#define PMIC_RG_BUCK_VBUCK2_RC11_OP_EN_ADDR               \
	MT6363_BUCK_VBUCK2_OP_EN_1
#define PMIC_RG_BUCK_VBUCK2_RC11_OP_EN_MASK               0x1
#define PMIC_RG_BUCK_VBUCK2_RC11_OP_EN_SHIFT              3
#define PMIC_RG_BUCK_VBUCK2_RC12_OP_EN_ADDR               \
	MT6363_BUCK_VBUCK2_OP_EN_1
#define PMIC_RG_BUCK_VBUCK2_RC12_OP_EN_MASK               0x1
#define PMIC_RG_BUCK_VBUCK2_RC12_OP_EN_SHIFT              4
#define PMIC_RG_BUCK_VBUCK2_RC13_OP_EN_ADDR               \
	MT6363_BUCK_VBUCK2_OP_EN_1
#define PMIC_RG_BUCK_VBUCK2_RC13_OP_EN_MASK               0x1
#define PMIC_RG_BUCK_VBUCK2_RC13_OP_EN_SHIFT              5
#define PMIC_RG_BUCK_VBUCK2_HW0_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK2_OP_EN_2
#define PMIC_RG_BUCK_VBUCK2_HW0_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK2_HW0_OP_EN_SHIFT               0
#define PMIC_RG_BUCK_VBUCK2_HW1_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK2_OP_EN_2
#define PMIC_RG_BUCK_VBUCK2_HW1_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK2_HW1_OP_EN_SHIFT               1
#define PMIC_RG_BUCK_VBUCK2_HW2_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK2_OP_EN_2
#define PMIC_RG_BUCK_VBUCK2_HW2_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK2_HW2_OP_EN_SHIFT               2
#define PMIC_RG_BUCK_VBUCK2_HW3_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK2_OP_EN_2
#define PMIC_RG_BUCK_VBUCK2_HW3_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK2_HW3_OP_EN_SHIFT               3
#define PMIC_RG_BUCK_VBUCK2_SW_OP_EN_ADDR                 \
	MT6363_BUCK_VBUCK2_OP_EN_2
#define PMIC_RG_BUCK_VBUCK2_SW_OP_EN_MASK                 0x1
#define PMIC_RG_BUCK_VBUCK2_SW_OP_EN_SHIFT                7
#define PMIC_RG_BUCK_VBUCK2_RC0_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK2_OP_CFG_0
#define PMIC_RG_BUCK_VBUCK2_RC0_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK2_RC0_OP_CFG_SHIFT              0
#define PMIC_RG_BUCK_VBUCK2_RC1_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK2_OP_CFG_0
#define PMIC_RG_BUCK_VBUCK2_RC1_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK2_RC1_OP_CFG_SHIFT              1
#define PMIC_RG_BUCK_VBUCK2_RC2_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK2_OP_CFG_0
#define PMIC_RG_BUCK_VBUCK2_RC2_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK2_RC2_OP_CFG_SHIFT              2
#define PMIC_RG_BUCK_VBUCK2_RC3_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK2_OP_CFG_0
#define PMIC_RG_BUCK_VBUCK2_RC3_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK2_RC3_OP_CFG_SHIFT              3
#define PMIC_RG_BUCK_VBUCK2_RC4_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK2_OP_CFG_0
#define PMIC_RG_BUCK_VBUCK2_RC4_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK2_RC4_OP_CFG_SHIFT              4
#define PMIC_RG_BUCK_VBUCK2_RC5_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK2_OP_CFG_0
#define PMIC_RG_BUCK_VBUCK2_RC5_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK2_RC5_OP_CFG_SHIFT              5
#define PMIC_RG_BUCK_VBUCK2_RC6_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK2_OP_CFG_0
#define PMIC_RG_BUCK_VBUCK2_RC6_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK2_RC6_OP_CFG_SHIFT              6
#define PMIC_RG_BUCK_VBUCK2_RC7_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK2_OP_CFG_0
#define PMIC_RG_BUCK_VBUCK2_RC7_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK2_RC7_OP_CFG_SHIFT              7
#define PMIC_RG_BUCK_VBUCK2_RC8_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK2_OP_CFG_1
#define PMIC_RG_BUCK_VBUCK2_RC8_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK2_RC8_OP_CFG_SHIFT              0
#define PMIC_RG_BUCK_VBUCK2_RC9_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK2_OP_CFG_1
#define PMIC_RG_BUCK_VBUCK2_RC9_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK2_RC9_OP_CFG_SHIFT              1
#define PMIC_RG_BUCK_VBUCK2_RC10_OP_CFG_ADDR              \
	MT6363_BUCK_VBUCK2_OP_CFG_1
#define PMIC_RG_BUCK_VBUCK2_RC10_OP_CFG_MASK              0x1
#define PMIC_RG_BUCK_VBUCK2_RC10_OP_CFG_SHIFT             2
#define PMIC_RG_BUCK_VBUCK2_RC11_OP_CFG_ADDR              \
	MT6363_BUCK_VBUCK2_OP_CFG_1
#define PMIC_RG_BUCK_VBUCK2_RC11_OP_CFG_MASK              0x1
#define PMIC_RG_BUCK_VBUCK2_RC11_OP_CFG_SHIFT             3
#define PMIC_RG_BUCK_VBUCK2_RC12_OP_CFG_ADDR              \
	MT6363_BUCK_VBUCK2_OP_CFG_1
#define PMIC_RG_BUCK_VBUCK2_RC12_OP_CFG_MASK              0x1
#define PMIC_RG_BUCK_VBUCK2_RC12_OP_CFG_SHIFT             4
#define PMIC_RG_BUCK_VBUCK2_RC13_OP_CFG_ADDR              \
	MT6363_BUCK_VBUCK2_OP_CFG_1
#define PMIC_RG_BUCK_VBUCK2_RC13_OP_CFG_MASK              0x1
#define PMIC_RG_BUCK_VBUCK2_RC13_OP_CFG_SHIFT             5
#define PMIC_RG_BUCK_VBUCK2_HW0_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK2_OP_CFG_2
#define PMIC_RG_BUCK_VBUCK2_HW0_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK2_HW0_OP_CFG_SHIFT              0
#define PMIC_RG_BUCK_VBUCK2_HW1_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK2_OP_CFG_2
#define PMIC_RG_BUCK_VBUCK2_HW1_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK2_HW1_OP_CFG_SHIFT              1
#define PMIC_RG_BUCK_VBUCK2_HW2_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK2_OP_CFG_2
#define PMIC_RG_BUCK_VBUCK2_HW2_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK2_HW2_OP_CFG_SHIFT              2
#define PMIC_RG_BUCK_VBUCK2_HW3_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK2_OP_CFG_2
#define PMIC_RG_BUCK_VBUCK2_HW3_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK2_HW3_OP_CFG_SHIFT              3
#define PMIC_RG_BUCK_VBUCK2_RC0_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK2_OP_MODE_0
#define PMIC_RG_BUCK_VBUCK2_RC0_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK2_RC0_OP_MODE_SHIFT             0
#define PMIC_RG_BUCK_VBUCK2_RC1_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK2_OP_MODE_0
#define PMIC_RG_BUCK_VBUCK2_RC1_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK2_RC1_OP_MODE_SHIFT             1
#define PMIC_RG_BUCK_VBUCK2_RC2_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK2_OP_MODE_0
#define PMIC_RG_BUCK_VBUCK2_RC2_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK2_RC2_OP_MODE_SHIFT             2
#define PMIC_RG_BUCK_VBUCK2_RC3_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK2_OP_MODE_0
#define PMIC_RG_BUCK_VBUCK2_RC3_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK2_RC3_OP_MODE_SHIFT             3
#define PMIC_RG_BUCK_VBUCK2_RC4_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK2_OP_MODE_0
#define PMIC_RG_BUCK_VBUCK2_RC4_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK2_RC4_OP_MODE_SHIFT             4
#define PMIC_RG_BUCK_VBUCK2_RC5_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK2_OP_MODE_0
#define PMIC_RG_BUCK_VBUCK2_RC5_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK2_RC5_OP_MODE_SHIFT             5
#define PMIC_RG_BUCK_VBUCK2_RC6_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK2_OP_MODE_0
#define PMIC_RG_BUCK_VBUCK2_RC6_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK2_RC6_OP_MODE_SHIFT             6
#define PMIC_RG_BUCK_VBUCK2_RC7_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK2_OP_MODE_0
#define PMIC_RG_BUCK_VBUCK2_RC7_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK2_RC7_OP_MODE_SHIFT             7
#define PMIC_RG_BUCK_VBUCK2_RC8_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK2_OP_MODE_1
#define PMIC_RG_BUCK_VBUCK2_RC8_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK2_RC8_OP_MODE_SHIFT             0
#define PMIC_RG_BUCK_VBUCK2_RC9_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK2_OP_MODE_1
#define PMIC_RG_BUCK_VBUCK2_RC9_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK2_RC9_OP_MODE_SHIFT             1
#define PMIC_RG_BUCK_VBUCK2_RC10_OP_MODE_ADDR             \
	MT6363_BUCK_VBUCK2_OP_MODE_1
#define PMIC_RG_BUCK_VBUCK2_RC10_OP_MODE_MASK             0x1
#define PMIC_RG_BUCK_VBUCK2_RC10_OP_MODE_SHIFT            2
#define PMIC_RG_BUCK_VBUCK2_RC11_OP_MODE_ADDR             \
	MT6363_BUCK_VBUCK2_OP_MODE_1
#define PMIC_RG_BUCK_VBUCK2_RC11_OP_MODE_MASK             0x1
#define PMIC_RG_BUCK_VBUCK2_RC11_OP_MODE_SHIFT            3
#define PMIC_RG_BUCK_VBUCK2_RC12_OP_MODE_ADDR             \
	MT6363_BUCK_VBUCK2_OP_MODE_1
#define PMIC_RG_BUCK_VBUCK2_RC12_OP_MODE_MASK             0x1
#define PMIC_RG_BUCK_VBUCK2_RC12_OP_MODE_SHIFT            4
#define PMIC_RG_BUCK_VBUCK2_RC13_OP_MODE_ADDR             \
	MT6363_BUCK_VBUCK2_OP_MODE_1
#define PMIC_RG_BUCK_VBUCK2_RC13_OP_MODE_MASK             0x1
#define PMIC_RG_BUCK_VBUCK2_RC13_OP_MODE_SHIFT            5
#define PMIC_RG_BUCK_VBUCK2_HW0_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK2_OP_MODE_2
#define PMIC_RG_BUCK_VBUCK2_HW0_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK2_HW0_OP_MODE_SHIFT             0
#define PMIC_RG_BUCK_VBUCK2_HW1_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK2_OP_MODE_2
#define PMIC_RG_BUCK_VBUCK2_HW1_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK2_HW1_OP_MODE_SHIFT             1
#define PMIC_RG_BUCK_VBUCK2_HW2_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK2_OP_MODE_2
#define PMIC_RG_BUCK_VBUCK2_HW2_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK2_HW2_OP_MODE_SHIFT             2
#define PMIC_RG_BUCK_VBUCK2_HW3_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK2_OP_MODE_2
#define PMIC_RG_BUCK_VBUCK2_HW3_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK2_HW3_OP_MODE_SHIFT             3
#define PMIC_DA_VBUCK2_VOSEL_ADDR                         \
	MT6363_BUCK_VBUCK2_DBG0
#define PMIC_DA_VBUCK2_VOSEL_MASK                         0xFF
#define PMIC_DA_VBUCK2_VOSEL_SHIFT                        0
#define PMIC_DA_VBUCK2_VOSEL_GRAY_ADDR                    \
	MT6363_BUCK_VBUCK2_DBG1
#define PMIC_DA_VBUCK2_VOSEL_GRAY_MASK                    0xFF
#define PMIC_DA_VBUCK2_VOSEL_GRAY_SHIFT                   0
#define PMIC_DA_VBUCK2_EN_ADDR                            \
	MT6363_BUCK_VBUCK2_DBG2
#define PMIC_DA_VBUCK2_EN_MASK                            0x1
#define PMIC_DA_VBUCK2_EN_SHIFT                           0
#define PMIC_DA_VBUCK2_SSH_ADDR                           \
	MT6363_BUCK_VBUCK2_DBG2
#define PMIC_DA_VBUCK2_SSH_MASK                           0x1
#define PMIC_DA_VBUCK2_SSH_SHIFT                          1
#define PMIC_DA_VBUCK2_LOOP_SEL_ADDR                      \
	MT6363_BUCK_VBUCK2_DBG2
#define PMIC_DA_VBUCK2_LOOP_SEL_MASK                      0x1
#define PMIC_DA_VBUCK2_LOOP_SEL_SHIFT                     2
#define PMIC_DA_VBUCK2_R2R_PDN_ADDR                       \
	MT6363_BUCK_VBUCK2_DBG2
#define PMIC_DA_VBUCK2_R2R_PDN_MASK                       0x1
#define PMIC_DA_VBUCK2_R2R_PDN_SHIFT                      3
#define PMIC_DA_VBUCK2_DVS_EN_ADDR                        \
	MT6363_BUCK_VBUCK2_DBG2
#define PMIC_DA_VBUCK2_DVS_EN_MASK                        0x1
#define PMIC_DA_VBUCK2_DVS_EN_SHIFT                       4
#define PMIC_DA_VBUCK2_DVS_UP_ADDR                        \
	MT6363_BUCK_VBUCK2_DBG2
#define PMIC_DA_VBUCK2_DVS_UP_MASK                        0x1
#define PMIC_DA_VBUCK2_DVS_UP_SHIFT                       5
#define PMIC_DA_VBUCK2_DVS_DOWN_ADDR                      \
	MT6363_BUCK_VBUCK2_DBG2
#define PMIC_DA_VBUCK2_DVS_DOWN_MASK                      0x1
#define PMIC_DA_VBUCK2_DVS_DOWN_SHIFT                     6
#define PMIC_DA_VBUCK2_MINFREQ_DISCHARGE_ADDR             \
	MT6363_BUCK_VBUCK2_DBG2
#define PMIC_DA_VBUCK2_MINFREQ_DISCHARGE_MASK             0x1
#define PMIC_DA_VBUCK2_MINFREQ_DISCHARGE_SHIFT            7
#define PMIC_RG_BUCK_VBUCK2_CK_SW_MODE_ADDR               \
	MT6363_BUCK_VBUCK2_DBG3
#define PMIC_RG_BUCK_VBUCK2_CK_SW_MODE_MASK               0x1
#define PMIC_RG_BUCK_VBUCK2_CK_SW_MODE_SHIFT              0
#define PMIC_RG_BUCK_VBUCK2_CK_SW_EN_ADDR                 \
	MT6363_BUCK_VBUCK2_DBG3
#define PMIC_RG_BUCK_VBUCK2_CK_SW_EN_MASK                 0x1
#define PMIC_RG_BUCK_VBUCK2_CK_SW_EN_SHIFT                1
#define PMIC_RG_BUCK_VBUCK2_SSHUB_EN_ADDR                 \
	MT6363_BUCK_VBUCK2_SSHUB_CON0
#define PMIC_RG_BUCK_VBUCK2_SSHUB_EN_MASK                 0x1
#define PMIC_RG_BUCK_VBUCK2_SSHUB_EN_SHIFT                0
#define PMIC_RG_BUCK_VBUCK2_SSHUB_VOSEL_ADDR              \
	MT6363_BUCK_VBUCK2_SSHUB_CON1
#define PMIC_RG_BUCK_VBUCK2_SSHUB_VOSEL_MASK              0xFF
#define PMIC_RG_BUCK_VBUCK2_SSHUB_VOSEL_SHIFT             0
#define PMIC_RG_BUCK_VBUCK2_TRACK_STALL_BYPASS_ADDR       \
	MT6363_BUCK_VBUCK2_STALL_TRACK0
#define PMIC_RG_BUCK_VBUCK2_TRACK_STALL_BYPASS_MASK       0x1
#define PMIC_RG_BUCK_VBUCK2_TRACK_STALL_BYPASS_SHIFT      0
#define PMIC_BUCK_VBUCK3_ANA_ID_ADDR                      \
	MT6363_BUCK_VBUCK3_ANA_ID
#define PMIC_BUCK_VBUCK3_ANA_ID_MASK                      0xFF
#define PMIC_BUCK_VBUCK3_ANA_ID_SHIFT                     0
#define PMIC_BUCK_VBUCK3_DIG_ID_ADDR                      \
	MT6363_BUCK_VBUCK3_DIG_ID
#define PMIC_BUCK_VBUCK3_DIG_ID_MASK                      0xFF
#define PMIC_BUCK_VBUCK3_DIG_ID_SHIFT                     0
#define PMIC_BUCK_VBUCK3_ANA_MINOR_REV_ADDR               \
	MT6363_BUCK_VBUCK3_REV0
#define PMIC_BUCK_VBUCK3_ANA_MINOR_REV_MASK               0xF
#define PMIC_BUCK_VBUCK3_ANA_MINOR_REV_SHIFT              0
#define PMIC_BUCK_VBUCK3_ANA_MAJOR_REV_ADDR               \
	MT6363_BUCK_VBUCK3_REV0
#define PMIC_BUCK_VBUCK3_ANA_MAJOR_REV_MASK               0xF
#define PMIC_BUCK_VBUCK3_ANA_MAJOR_REV_SHIFT              4
#define PMIC_BUCK_VBUCK3_DIG_MINOR_REV_ADDR               \
	MT6363_BUCK_VBUCK3_REV1
#define PMIC_BUCK_VBUCK3_DIG_MINOR_REV_MASK               0xF
#define PMIC_BUCK_VBUCK3_DIG_MINOR_REV_SHIFT              0
#define PMIC_BUCK_VBUCK3_DIG_MAJOR_REV_ADDR               \
	MT6363_BUCK_VBUCK3_REV1
#define PMIC_BUCK_VBUCK3_DIG_MAJOR_REV_MASK               0xF
#define PMIC_BUCK_VBUCK3_DIG_MAJOR_REV_SHIFT              4
#define PMIC_BUCK_VBUCK3_DSN_CBS_ADDR                     \
	MT6363_BUCK_VBUCK3_DBI0
#define PMIC_BUCK_VBUCK3_DSN_CBS_MASK                     0x3
#define PMIC_BUCK_VBUCK3_DSN_CBS_SHIFT                    0
#define PMIC_BUCK_VBUCK3_DSN_BIX_ADDR                     \
	MT6363_BUCK_VBUCK3_DBI0
#define PMIC_BUCK_VBUCK3_DSN_BIX_MASK                     0x3
#define PMIC_BUCK_VBUCK3_DSN_BIX_SHIFT                    2
#define PMIC_BUCK_VBUCK3_DSN_ESP_ADDR                     \
	MT6363_BUCK_VBUCK3_DBI1
#define PMIC_BUCK_VBUCK3_DSN_ESP_MASK                     0xFF
#define PMIC_BUCK_VBUCK3_DSN_ESP_SHIFT                    0
#define PMIC_BUCK_VBUCK3_DSN_FPI_SSHUB_ADDR               \
	MT6363_BUCK_VBUCK3_DXI
#define PMIC_BUCK_VBUCK3_DSN_FPI_SSHUB_MASK               0x1
#define PMIC_BUCK_VBUCK3_DSN_FPI_SSHUB_SHIFT              0
#define PMIC_BUCK_VBUCK3_DSN_FPI_TRACKING_ADDR            \
	MT6363_BUCK_VBUCK3_DXI
#define PMIC_BUCK_VBUCK3_DSN_FPI_TRACKING_MASK            0x1
#define PMIC_BUCK_VBUCK3_DSN_FPI_TRACKING_SHIFT           1
#define PMIC_BUCK_VBUCK3_DSN_FPI_PREOC_ADDR               \
	MT6363_BUCK_VBUCK3_DXI
#define PMIC_BUCK_VBUCK3_DSN_FPI_PREOC_MASK               0x1
#define PMIC_BUCK_VBUCK3_DSN_FPI_PREOC_SHIFT              2
#define PMIC_BUCK_VBUCK3_DSN_FPI_VOTER_ADDR               \
	MT6363_BUCK_VBUCK3_DXI
#define PMIC_BUCK_VBUCK3_DSN_FPI_VOTER_MASK               0x1
#define PMIC_BUCK_VBUCK3_DSN_FPI_VOTER_SHIFT              3
#define PMIC_BUCK_VBUCK3_DSN_FPI_ULTRASONIC_ADDR          \
	MT6363_BUCK_VBUCK3_DXI
#define PMIC_BUCK_VBUCK3_DSN_FPI_ULTRASONIC_MASK          0x1
#define PMIC_BUCK_VBUCK3_DSN_FPI_ULTRASONIC_SHIFT         4
#define PMIC_BUCK_VBUCK3_DSN_FPI_DLC_ADDR                 \
	MT6363_BUCK_VBUCK3_DXI
#define PMIC_BUCK_VBUCK3_DSN_FPI_DLC_MASK                 0x1
#define PMIC_BUCK_VBUCK3_DSN_FPI_DLC_SHIFT                5
#define PMIC_BUCK_VBUCK3_DSN_FPI_TRAP_ADDR                \
	MT6363_BUCK_VBUCK3_DXI
#define PMIC_BUCK_VBUCK3_DSN_FPI_TRAP_MASK                0x1
#define PMIC_BUCK_VBUCK3_DSN_FPI_TRAP_SHIFT               6
#define PMIC_RG_BUCK_VBUCK3_VOSEL_SLEEP_ADDR              \
	MT6363_BUCK_VBUCK3_CON1
#define PMIC_RG_BUCK_VBUCK3_VOSEL_SLEEP_MASK              0xFF
#define PMIC_RG_BUCK_VBUCK3_VOSEL_SLEEP_SHIFT             0
#define PMIC_RG_BUCK_VBUCK3_SELR2R_CTRL_ADDR              \
	MT6363_BUCK_VBUCK3_SLP_CON
#define PMIC_RG_BUCK_VBUCK3_SELR2R_CTRL_MASK              0x1
#define PMIC_RG_BUCK_VBUCK3_SELR2R_CTRL_SHIFT             0
#define PMIC_RG_BUCK_VBUCK3_ONLV_EN_ADDR                  \
	MT6363_BUCK_VBUCK3_SLP_CON
#define PMIC_RG_BUCK_VBUCK3_ONLV_EN_MASK                  0x1
#define PMIC_RG_BUCK_VBUCK3_ONLV_EN_SHIFT                 4
#define PMIC_RG_BUCK_VBUCK3_DVS_EN_MASK_ADDR              \
	MT6363_BUCK_VBUCK3_DVS_CON
#define PMIC_RG_BUCK_VBUCK3_DVS_EN_MASK_MASK              0x1
#define PMIC_RG_BUCK_VBUCK3_DVS_EN_MASK_SHIFT             0
#define PMIC_RG_BUCK_VBUCK3_DVS_UP_MASK_ADDR              \
	MT6363_BUCK_VBUCK3_DVS_CON
#define PMIC_RG_BUCK_VBUCK3_DVS_UP_MASK_MASK              0x1
#define PMIC_RG_BUCK_VBUCK3_DVS_UP_MASK_SHIFT             1
#define PMIC_RG_BUCK_VBUCK3_DVS_DOWN_MASK_ADDR            \
	MT6363_BUCK_VBUCK3_DVS_CON
#define PMIC_RG_BUCK_VBUCK3_DVS_DOWN_MASK_MASK            0x1
#define PMIC_RG_BUCK_VBUCK3_DVS_DOWN_MASK_SHIFT           2
#define PMIC_RG_BUCK_VBUCK3_SFCHG_RRATE_ADDR              \
	MT6363_BUCK_VBUCK3_CFG0
#define PMIC_RG_BUCK_VBUCK3_SFCHG_RRATE_MASK              0x7F
#define PMIC_RG_BUCK_VBUCK3_SFCHG_RRATE_SHIFT             0
#define PMIC_RG_BUCK_VBUCK3_SFCHG_REN_ADDR                \
	MT6363_BUCK_VBUCK3_CFG0
#define PMIC_RG_BUCK_VBUCK3_SFCHG_REN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK3_SFCHG_REN_SHIFT               7
#define PMIC_RG_BUCK_VBUCK3_SFCHG_FRATE_ADDR              \
	MT6363_BUCK_VBUCK3_CFG1
#define PMIC_RG_BUCK_VBUCK3_SFCHG_FRATE_MASK              0x7F
#define PMIC_RG_BUCK_VBUCK3_SFCHG_FRATE_SHIFT             0
#define PMIC_RG_BUCK_VBUCK3_SFCHG_FEN_ADDR                \
	MT6363_BUCK_VBUCK3_CFG1
#define PMIC_RG_BUCK_VBUCK3_SFCHG_FEN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK3_SFCHG_FEN_SHIFT               7
#define PMIC_RG_BUCK_VBUCK3_VOSEL_DLY_TD_ADDR             \
	MT6363_BUCK_VBUCK3_VOSEL_CON0
#define PMIC_RG_BUCK_VBUCK3_VOSEL_DLY_TD_MASK             0x7
#define PMIC_RG_BUCK_VBUCK3_VOSEL_DLY_TD_SHIFT            0
#define PMIC_RG_BUCK_VBUCK3_RC0_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK3_OP_EN_0
#define PMIC_RG_BUCK_VBUCK3_RC0_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK3_RC0_OP_EN_SHIFT               0
#define PMIC_RG_BUCK_VBUCK3_RC1_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK3_OP_EN_0
#define PMIC_RG_BUCK_VBUCK3_RC1_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK3_RC1_OP_EN_SHIFT               1
#define PMIC_RG_BUCK_VBUCK3_RC2_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK3_OP_EN_0
#define PMIC_RG_BUCK_VBUCK3_RC2_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK3_RC2_OP_EN_SHIFT               2
#define PMIC_RG_BUCK_VBUCK3_RC3_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK3_OP_EN_0
#define PMIC_RG_BUCK_VBUCK3_RC3_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK3_RC3_OP_EN_SHIFT               3
#define PMIC_RG_BUCK_VBUCK3_RC4_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK3_OP_EN_0
#define PMIC_RG_BUCK_VBUCK3_RC4_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK3_RC4_OP_EN_SHIFT               4
#define PMIC_RG_BUCK_VBUCK3_RC5_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK3_OP_EN_0
#define PMIC_RG_BUCK_VBUCK3_RC5_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK3_RC5_OP_EN_SHIFT               5
#define PMIC_RG_BUCK_VBUCK3_RC6_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK3_OP_EN_0
#define PMIC_RG_BUCK_VBUCK3_RC6_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK3_RC6_OP_EN_SHIFT               6
#define PMIC_RG_BUCK_VBUCK3_RC7_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK3_OP_EN_0
#define PMIC_RG_BUCK_VBUCK3_RC7_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK3_RC7_OP_EN_SHIFT               7
#define PMIC_RG_BUCK_VBUCK3_RC8_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK3_OP_EN_1
#define PMIC_RG_BUCK_VBUCK3_RC8_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK3_RC8_OP_EN_SHIFT               0
#define PMIC_RG_BUCK_VBUCK3_RC9_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK3_OP_EN_1
#define PMIC_RG_BUCK_VBUCK3_RC9_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK3_RC9_OP_EN_SHIFT               1
#define PMIC_RG_BUCK_VBUCK3_RC10_OP_EN_ADDR               \
	MT6363_BUCK_VBUCK3_OP_EN_1
#define PMIC_RG_BUCK_VBUCK3_RC10_OP_EN_MASK               0x1
#define PMIC_RG_BUCK_VBUCK3_RC10_OP_EN_SHIFT              2
#define PMIC_RG_BUCK_VBUCK3_RC11_OP_EN_ADDR               \
	MT6363_BUCK_VBUCK3_OP_EN_1
#define PMIC_RG_BUCK_VBUCK3_RC11_OP_EN_MASK               0x1
#define PMIC_RG_BUCK_VBUCK3_RC11_OP_EN_SHIFT              3
#define PMIC_RG_BUCK_VBUCK3_RC12_OP_EN_ADDR               \
	MT6363_BUCK_VBUCK3_OP_EN_1
#define PMIC_RG_BUCK_VBUCK3_RC12_OP_EN_MASK               0x1
#define PMIC_RG_BUCK_VBUCK3_RC12_OP_EN_SHIFT              4
#define PMIC_RG_BUCK_VBUCK3_RC13_OP_EN_ADDR               \
	MT6363_BUCK_VBUCK3_OP_EN_1
#define PMIC_RG_BUCK_VBUCK3_RC13_OP_EN_MASK               0x1
#define PMIC_RG_BUCK_VBUCK3_RC13_OP_EN_SHIFT              5
#define PMIC_RG_BUCK_VBUCK3_HW0_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK3_OP_EN_2
#define PMIC_RG_BUCK_VBUCK3_HW0_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK3_HW0_OP_EN_SHIFT               0
#define PMIC_RG_BUCK_VBUCK3_HW1_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK3_OP_EN_2
#define PMIC_RG_BUCK_VBUCK3_HW1_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK3_HW1_OP_EN_SHIFT               1
#define PMIC_RG_BUCK_VBUCK3_HW2_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK3_OP_EN_2
#define PMIC_RG_BUCK_VBUCK3_HW2_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK3_HW2_OP_EN_SHIFT               2
#define PMIC_RG_BUCK_VBUCK3_HW3_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK3_OP_EN_2
#define PMIC_RG_BUCK_VBUCK3_HW3_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK3_HW3_OP_EN_SHIFT               3
#define PMIC_RG_BUCK_VBUCK3_SW_OP_EN_ADDR                 \
	MT6363_BUCK_VBUCK3_OP_EN_2
#define PMIC_RG_BUCK_VBUCK3_SW_OP_EN_MASK                 0x1
#define PMIC_RG_BUCK_VBUCK3_SW_OP_EN_SHIFT                7
#define PMIC_RG_BUCK_VBUCK3_RC0_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK3_OP_CFG_0
#define PMIC_RG_BUCK_VBUCK3_RC0_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK3_RC0_OP_CFG_SHIFT              0
#define PMIC_RG_BUCK_VBUCK3_RC1_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK3_OP_CFG_0
#define PMIC_RG_BUCK_VBUCK3_RC1_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK3_RC1_OP_CFG_SHIFT              1
#define PMIC_RG_BUCK_VBUCK3_RC2_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK3_OP_CFG_0
#define PMIC_RG_BUCK_VBUCK3_RC2_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK3_RC2_OP_CFG_SHIFT              2
#define PMIC_RG_BUCK_VBUCK3_RC3_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK3_OP_CFG_0
#define PMIC_RG_BUCK_VBUCK3_RC3_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK3_RC3_OP_CFG_SHIFT              3
#define PMIC_RG_BUCK_VBUCK3_RC4_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK3_OP_CFG_0
#define PMIC_RG_BUCK_VBUCK3_RC4_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK3_RC4_OP_CFG_SHIFT              4
#define PMIC_RG_BUCK_VBUCK3_RC5_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK3_OP_CFG_0
#define PMIC_RG_BUCK_VBUCK3_RC5_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK3_RC5_OP_CFG_SHIFT              5
#define PMIC_RG_BUCK_VBUCK3_RC6_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK3_OP_CFG_0
#define PMIC_RG_BUCK_VBUCK3_RC6_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK3_RC6_OP_CFG_SHIFT              6
#define PMIC_RG_BUCK_VBUCK3_RC7_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK3_OP_CFG_0
#define PMIC_RG_BUCK_VBUCK3_RC7_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK3_RC7_OP_CFG_SHIFT              7
#define PMIC_RG_BUCK_VBUCK3_RC8_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK3_OP_CFG_1
#define PMIC_RG_BUCK_VBUCK3_RC8_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK3_RC8_OP_CFG_SHIFT              0
#define PMIC_RG_BUCK_VBUCK3_RC9_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK3_OP_CFG_1
#define PMIC_RG_BUCK_VBUCK3_RC9_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK3_RC9_OP_CFG_SHIFT              1
#define PMIC_RG_BUCK_VBUCK3_RC10_OP_CFG_ADDR              \
	MT6363_BUCK_VBUCK3_OP_CFG_1
#define PMIC_RG_BUCK_VBUCK3_RC10_OP_CFG_MASK              0x1
#define PMIC_RG_BUCK_VBUCK3_RC10_OP_CFG_SHIFT             2
#define PMIC_RG_BUCK_VBUCK3_RC11_OP_CFG_ADDR              \
	MT6363_BUCK_VBUCK3_OP_CFG_1
#define PMIC_RG_BUCK_VBUCK3_RC11_OP_CFG_MASK              0x1
#define PMIC_RG_BUCK_VBUCK3_RC11_OP_CFG_SHIFT             3
#define PMIC_RG_BUCK_VBUCK3_RC12_OP_CFG_ADDR              \
	MT6363_BUCK_VBUCK3_OP_CFG_1
#define PMIC_RG_BUCK_VBUCK3_RC12_OP_CFG_MASK              0x1
#define PMIC_RG_BUCK_VBUCK3_RC12_OP_CFG_SHIFT             4
#define PMIC_RG_BUCK_VBUCK3_RC13_OP_CFG_ADDR              \
	MT6363_BUCK_VBUCK3_OP_CFG_1
#define PMIC_RG_BUCK_VBUCK3_RC13_OP_CFG_MASK              0x1
#define PMIC_RG_BUCK_VBUCK3_RC13_OP_CFG_SHIFT             5
#define PMIC_RG_BUCK_VBUCK3_HW0_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK3_OP_CFG_2
#define PMIC_RG_BUCK_VBUCK3_HW0_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK3_HW0_OP_CFG_SHIFT              0
#define PMIC_RG_BUCK_VBUCK3_HW1_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK3_OP_CFG_2
#define PMIC_RG_BUCK_VBUCK3_HW1_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK3_HW1_OP_CFG_SHIFT              1
#define PMIC_RG_BUCK_VBUCK3_HW2_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK3_OP_CFG_2
#define PMIC_RG_BUCK_VBUCK3_HW2_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK3_HW2_OP_CFG_SHIFT              2
#define PMIC_RG_BUCK_VBUCK3_HW3_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK3_OP_CFG_2
#define PMIC_RG_BUCK_VBUCK3_HW3_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK3_HW3_OP_CFG_SHIFT              3
#define PMIC_RG_BUCK_VBUCK3_RC0_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK3_OP_MODE_0
#define PMIC_RG_BUCK_VBUCK3_RC0_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK3_RC0_OP_MODE_SHIFT             0
#define PMIC_RG_BUCK_VBUCK3_RC1_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK3_OP_MODE_0
#define PMIC_RG_BUCK_VBUCK3_RC1_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK3_RC1_OP_MODE_SHIFT             1
#define PMIC_RG_BUCK_VBUCK3_RC2_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK3_OP_MODE_0
#define PMIC_RG_BUCK_VBUCK3_RC2_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK3_RC2_OP_MODE_SHIFT             2
#define PMIC_RG_BUCK_VBUCK3_RC3_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK3_OP_MODE_0
#define PMIC_RG_BUCK_VBUCK3_RC3_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK3_RC3_OP_MODE_SHIFT             3
#define PMIC_RG_BUCK_VBUCK3_RC4_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK3_OP_MODE_0
#define PMIC_RG_BUCK_VBUCK3_RC4_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK3_RC4_OP_MODE_SHIFT             4
#define PMIC_RG_BUCK_VBUCK3_RC5_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK3_OP_MODE_0
#define PMIC_RG_BUCK_VBUCK3_RC5_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK3_RC5_OP_MODE_SHIFT             5
#define PMIC_RG_BUCK_VBUCK3_RC6_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK3_OP_MODE_0
#define PMIC_RG_BUCK_VBUCK3_RC6_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK3_RC6_OP_MODE_SHIFT             6
#define PMIC_RG_BUCK_VBUCK3_RC7_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK3_OP_MODE_0
#define PMIC_RG_BUCK_VBUCK3_RC7_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK3_RC7_OP_MODE_SHIFT             7
#define PMIC_RG_BUCK_VBUCK3_RC8_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK3_OP_MODE_1
#define PMIC_RG_BUCK_VBUCK3_RC8_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK3_RC8_OP_MODE_SHIFT             0
#define PMIC_RG_BUCK_VBUCK3_RC9_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK3_OP_MODE_1
#define PMIC_RG_BUCK_VBUCK3_RC9_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK3_RC9_OP_MODE_SHIFT             1
#define PMIC_RG_BUCK_VBUCK3_RC10_OP_MODE_ADDR             \
	MT6363_BUCK_VBUCK3_OP_MODE_1
#define PMIC_RG_BUCK_VBUCK3_RC10_OP_MODE_MASK             0x1
#define PMIC_RG_BUCK_VBUCK3_RC10_OP_MODE_SHIFT            2
#define PMIC_RG_BUCK_VBUCK3_RC11_OP_MODE_ADDR             \
	MT6363_BUCK_VBUCK3_OP_MODE_1
#define PMIC_RG_BUCK_VBUCK3_RC11_OP_MODE_MASK             0x1
#define PMIC_RG_BUCK_VBUCK3_RC11_OP_MODE_SHIFT            3
#define PMIC_RG_BUCK_VBUCK3_RC12_OP_MODE_ADDR             \
	MT6363_BUCK_VBUCK3_OP_MODE_1
#define PMIC_RG_BUCK_VBUCK3_RC12_OP_MODE_MASK             0x1
#define PMIC_RG_BUCK_VBUCK3_RC12_OP_MODE_SHIFT            4
#define PMIC_RG_BUCK_VBUCK3_RC13_OP_MODE_ADDR             \
	MT6363_BUCK_VBUCK3_OP_MODE_1
#define PMIC_RG_BUCK_VBUCK3_RC13_OP_MODE_MASK             0x1
#define PMIC_RG_BUCK_VBUCK3_RC13_OP_MODE_SHIFT            5
#define PMIC_RG_BUCK_VBUCK3_HW0_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK3_OP_MODE_2
#define PMIC_RG_BUCK_VBUCK3_HW0_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK3_HW0_OP_MODE_SHIFT             0
#define PMIC_RG_BUCK_VBUCK3_HW1_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK3_OP_MODE_2
#define PMIC_RG_BUCK_VBUCK3_HW1_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK3_HW1_OP_MODE_SHIFT             1
#define PMIC_RG_BUCK_VBUCK3_HW2_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK3_OP_MODE_2
#define PMIC_RG_BUCK_VBUCK3_HW2_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK3_HW2_OP_MODE_SHIFT             2
#define PMIC_RG_BUCK_VBUCK3_HW3_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK3_OP_MODE_2
#define PMIC_RG_BUCK_VBUCK3_HW3_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK3_HW3_OP_MODE_SHIFT             3
#define PMIC_DA_VBUCK3_VOSEL_ADDR                         \
	MT6363_BUCK_VBUCK3_DBG0
#define PMIC_DA_VBUCK3_VOSEL_MASK                         0xFF
#define PMIC_DA_VBUCK3_VOSEL_SHIFT                        0
#define PMIC_DA_VBUCK3_VOSEL_GRAY_ADDR                    \
	MT6363_BUCK_VBUCK3_DBG1
#define PMIC_DA_VBUCK3_VOSEL_GRAY_MASK                    0xFF
#define PMIC_DA_VBUCK3_VOSEL_GRAY_SHIFT                   0
#define PMIC_DA_VBUCK3_EN_ADDR                            \
	MT6363_BUCK_VBUCK3_DBG2
#define PMIC_DA_VBUCK3_EN_MASK                            0x1
#define PMIC_DA_VBUCK3_EN_SHIFT                           0
#define PMIC_DA_VBUCK3_SSH_ADDR                           \
	MT6363_BUCK_VBUCK3_DBG2
#define PMIC_DA_VBUCK3_SSH_MASK                           0x1
#define PMIC_DA_VBUCK3_SSH_SHIFT                          1
#define PMIC_DA_VBUCK3_LOOP_SEL_ADDR                      \
	MT6363_BUCK_VBUCK3_DBG2
#define PMIC_DA_VBUCK3_LOOP_SEL_MASK                      0x1
#define PMIC_DA_VBUCK3_LOOP_SEL_SHIFT                     2
#define PMIC_DA_VBUCK3_R2R_PDN_ADDR                       \
	MT6363_BUCK_VBUCK3_DBG2
#define PMIC_DA_VBUCK3_R2R_PDN_MASK                       0x1
#define PMIC_DA_VBUCK3_R2R_PDN_SHIFT                      3
#define PMIC_DA_VBUCK3_DVS_EN_ADDR                        \
	MT6363_BUCK_VBUCK3_DBG2
#define PMIC_DA_VBUCK3_DVS_EN_MASK                        0x1
#define PMIC_DA_VBUCK3_DVS_EN_SHIFT                       4
#define PMIC_DA_VBUCK3_DVS_UP_ADDR                        \
	MT6363_BUCK_VBUCK3_DBG2
#define PMIC_DA_VBUCK3_DVS_UP_MASK                        0x1
#define PMIC_DA_VBUCK3_DVS_UP_SHIFT                       5
#define PMIC_DA_VBUCK3_DVS_DOWN_ADDR                      \
	MT6363_BUCK_VBUCK3_DBG2
#define PMIC_DA_VBUCK3_DVS_DOWN_MASK                      0x1
#define PMIC_DA_VBUCK3_DVS_DOWN_SHIFT                     6
#define PMIC_DA_VBUCK3_MINFREQ_DISCHARGE_ADDR             \
	MT6363_BUCK_VBUCK3_DBG2
#define PMIC_DA_VBUCK3_MINFREQ_DISCHARGE_MASK             0x1
#define PMIC_DA_VBUCK3_MINFREQ_DISCHARGE_SHIFT            7
#define PMIC_RG_BUCK_VBUCK3_CK_SW_MODE_ADDR               \
	MT6363_BUCK_VBUCK3_DBG3
#define PMIC_RG_BUCK_VBUCK3_CK_SW_MODE_MASK               0x1
#define PMIC_RG_BUCK_VBUCK3_CK_SW_MODE_SHIFT              0
#define PMIC_RG_BUCK_VBUCK3_CK_SW_EN_ADDR                 \
	MT6363_BUCK_VBUCK3_DBG3
#define PMIC_RG_BUCK_VBUCK3_CK_SW_EN_MASK                 0x1
#define PMIC_RG_BUCK_VBUCK3_CK_SW_EN_SHIFT                1
#define PMIC_RG_BUCK_VBUCK3_TRACK_STALL_BYPASS_ADDR       \
	MT6363_BUCK_VBUCK3_STALL_TRACK0
#define PMIC_RG_BUCK_VBUCK3_TRACK_STALL_BYPASS_MASK       0x1
#define PMIC_RG_BUCK_VBUCK3_TRACK_STALL_BYPASS_SHIFT      0
#define PMIC_BUCK_VBUCK4_ANA_ID_ADDR                      \
	MT6363_BUCK_VBUCK4_ANA_ID
#define PMIC_BUCK_VBUCK4_ANA_ID_MASK                      0xFF
#define PMIC_BUCK_VBUCK4_ANA_ID_SHIFT                     0
#define PMIC_BUCK_VBUCK4_DIG_ID_ADDR                      \
	MT6363_BUCK_VBUCK4_DIG_ID
#define PMIC_BUCK_VBUCK4_DIG_ID_MASK                      0xFF
#define PMIC_BUCK_VBUCK4_DIG_ID_SHIFT                     0
#define PMIC_BUCK_VBUCK4_ANA_MINOR_REV_ADDR               \
	MT6363_BUCK_VBUCK4_REV0
#define PMIC_BUCK_VBUCK4_ANA_MINOR_REV_MASK               0xF
#define PMIC_BUCK_VBUCK4_ANA_MINOR_REV_SHIFT              0
#define PMIC_BUCK_VBUCK4_ANA_MAJOR_REV_ADDR               \
	MT6363_BUCK_VBUCK4_REV0
#define PMIC_BUCK_VBUCK4_ANA_MAJOR_REV_MASK               0xF
#define PMIC_BUCK_VBUCK4_ANA_MAJOR_REV_SHIFT              4
#define PMIC_BUCK_VBUCK4_DIG_MINOR_REV_ADDR               \
	MT6363_BUCK_VBUCK4_REV1
#define PMIC_BUCK_VBUCK4_DIG_MINOR_REV_MASK               0xF
#define PMIC_BUCK_VBUCK4_DIG_MINOR_REV_SHIFT              0
#define PMIC_BUCK_VBUCK4_DIG_MAJOR_REV_ADDR               \
	MT6363_BUCK_VBUCK4_REV1
#define PMIC_BUCK_VBUCK4_DIG_MAJOR_REV_MASK               0xF
#define PMIC_BUCK_VBUCK4_DIG_MAJOR_REV_SHIFT              4
#define PMIC_BUCK_VBUCK4_DSN_CBS_ADDR                     \
	MT6363_BUCK_VBUCK4_DBI0
#define PMIC_BUCK_VBUCK4_DSN_CBS_MASK                     0x3
#define PMIC_BUCK_VBUCK4_DSN_CBS_SHIFT                    0
#define PMIC_BUCK_VBUCK4_DSN_BIX_ADDR                     \
	MT6363_BUCK_VBUCK4_DBI0
#define PMIC_BUCK_VBUCK4_DSN_BIX_MASK                     0x3
#define PMIC_BUCK_VBUCK4_DSN_BIX_SHIFT                    2
#define PMIC_BUCK_VBUCK4_DSN_ESP_ADDR                     \
	MT6363_BUCK_VBUCK4_DBI1
#define PMIC_BUCK_VBUCK4_DSN_ESP_MASK                     0xFF
#define PMIC_BUCK_VBUCK4_DSN_ESP_SHIFT                    0
#define PMIC_BUCK_VBUCK4_DSN_FPI_SSHUB_ADDR               \
	MT6363_BUCK_VBUCK4_DXI
#define PMIC_BUCK_VBUCK4_DSN_FPI_SSHUB_MASK               0x1
#define PMIC_BUCK_VBUCK4_DSN_FPI_SSHUB_SHIFT              0
#define PMIC_BUCK_VBUCK4_DSN_FPI_TRACKING_ADDR            \
	MT6363_BUCK_VBUCK4_DXI
#define PMIC_BUCK_VBUCK4_DSN_FPI_TRACKING_MASK            0x1
#define PMIC_BUCK_VBUCK4_DSN_FPI_TRACKING_SHIFT           1
#define PMIC_BUCK_VBUCK4_DSN_FPI_PREOC_ADDR               \
	MT6363_BUCK_VBUCK4_DXI
#define PMIC_BUCK_VBUCK4_DSN_FPI_PREOC_MASK               0x1
#define PMIC_BUCK_VBUCK4_DSN_FPI_PREOC_SHIFT              2
#define PMIC_BUCK_VBUCK4_DSN_FPI_VOTER_ADDR               \
	MT6363_BUCK_VBUCK4_DXI
#define PMIC_BUCK_VBUCK4_DSN_FPI_VOTER_MASK               0x1
#define PMIC_BUCK_VBUCK4_DSN_FPI_VOTER_SHIFT              3
#define PMIC_BUCK_VBUCK4_DSN_FPI_ULTRASONIC_ADDR          \
	MT6363_BUCK_VBUCK4_DXI
#define PMIC_BUCK_VBUCK4_DSN_FPI_ULTRASONIC_MASK          0x1
#define PMIC_BUCK_VBUCK4_DSN_FPI_ULTRASONIC_SHIFT         4
#define PMIC_BUCK_VBUCK4_DSN_FPI_DLC_ADDR                 \
	MT6363_BUCK_VBUCK4_DXI
#define PMIC_BUCK_VBUCK4_DSN_FPI_DLC_MASK                 0x1
#define PMIC_BUCK_VBUCK4_DSN_FPI_DLC_SHIFT                5
#define PMIC_BUCK_VBUCK4_DSN_FPI_TRAP_ADDR                \
	MT6363_BUCK_VBUCK4_DXI
#define PMIC_BUCK_VBUCK4_DSN_FPI_TRAP_MASK                0x1
#define PMIC_BUCK_VBUCK4_DSN_FPI_TRAP_SHIFT               6
#define PMIC_RG_BUCK_VBUCK4_VOSEL_SLEEP_ADDR              \
	MT6363_BUCK_VBUCK4_CON1
#define PMIC_RG_BUCK_VBUCK4_VOSEL_SLEEP_MASK              0xFF
#define PMIC_RG_BUCK_VBUCK4_VOSEL_SLEEP_SHIFT             0
#define PMIC_RG_BUCK_VBUCK4_SELR2R_CTRL_ADDR              \
	MT6363_BUCK_VBUCK4_SLP_CON
#define PMIC_RG_BUCK_VBUCK4_SELR2R_CTRL_MASK              0x1
#define PMIC_RG_BUCK_VBUCK4_SELR2R_CTRL_SHIFT             0
#define PMIC_RG_BUCK_VBUCK4_ONLV_EN_ADDR                  \
	MT6363_BUCK_VBUCK4_SLP_CON
#define PMIC_RG_BUCK_VBUCK4_ONLV_EN_MASK                  0x1
#define PMIC_RG_BUCK_VBUCK4_ONLV_EN_SHIFT                 4
#define PMIC_RG_BUCK_VBUCK4_DVS_EN_MASK_ADDR              \
	MT6363_BUCK_VBUCK4_DVS_CON
#define PMIC_RG_BUCK_VBUCK4_DVS_EN_MASK_MASK              0x1
#define PMIC_RG_BUCK_VBUCK4_DVS_EN_MASK_SHIFT             0
#define PMIC_RG_BUCK_VBUCK4_DVS_UP_MASK_ADDR              \
	MT6363_BUCK_VBUCK4_DVS_CON
#define PMIC_RG_BUCK_VBUCK4_DVS_UP_MASK_MASK              0x1
#define PMIC_RG_BUCK_VBUCK4_DVS_UP_MASK_SHIFT             1
#define PMIC_RG_BUCK_VBUCK4_DVS_DOWN_MASK_ADDR            \
	MT6363_BUCK_VBUCK4_DVS_CON
#define PMIC_RG_BUCK_VBUCK4_DVS_DOWN_MASK_MASK            0x1
#define PMIC_RG_BUCK_VBUCK4_DVS_DOWN_MASK_SHIFT           2
#define PMIC_RG_BUCK_VBUCK4_SFCHG_RRATE_ADDR              \
	MT6363_BUCK_VBUCK4_CFG0
#define PMIC_RG_BUCK_VBUCK4_SFCHG_RRATE_MASK              0x7F
#define PMIC_RG_BUCK_VBUCK4_SFCHG_RRATE_SHIFT             0
#define PMIC_RG_BUCK_VBUCK4_SFCHG_REN_ADDR                \
	MT6363_BUCK_VBUCK4_CFG0
#define PMIC_RG_BUCK_VBUCK4_SFCHG_REN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK4_SFCHG_REN_SHIFT               7
#define PMIC_RG_BUCK_VBUCK4_SFCHG_FRATE_ADDR              \
	MT6363_BUCK_VBUCK4_CFG1
#define PMIC_RG_BUCK_VBUCK4_SFCHG_FRATE_MASK              0x7F
#define PMIC_RG_BUCK_VBUCK4_SFCHG_FRATE_SHIFT             0
#define PMIC_RG_BUCK_VBUCK4_SFCHG_FEN_ADDR                \
	MT6363_BUCK_VBUCK4_CFG1
#define PMIC_RG_BUCK_VBUCK4_SFCHG_FEN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK4_SFCHG_FEN_SHIFT               7
#define PMIC_RG_BUCK_VBUCK4_VOSEL_DLY_TD_ADDR             \
	MT6363_BUCK_VBUCK4_VOSEL_CON0
#define PMIC_RG_BUCK_VBUCK4_VOSEL_DLY_TD_MASK             0x7
#define PMIC_RG_BUCK_VBUCK4_VOSEL_DLY_TD_SHIFT            0
#define PMIC_RG_BUCK_VBUCK4_RC0_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK4_OP_EN_0
#define PMIC_RG_BUCK_VBUCK4_RC0_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK4_RC0_OP_EN_SHIFT               0
#define PMIC_RG_BUCK_VBUCK4_RC1_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK4_OP_EN_0
#define PMIC_RG_BUCK_VBUCK4_RC1_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK4_RC1_OP_EN_SHIFT               1
#define PMIC_RG_BUCK_VBUCK4_RC2_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK4_OP_EN_0
#define PMIC_RG_BUCK_VBUCK4_RC2_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK4_RC2_OP_EN_SHIFT               2
#define PMIC_RG_BUCK_VBUCK4_RC3_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK4_OP_EN_0
#define PMIC_RG_BUCK_VBUCK4_RC3_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK4_RC3_OP_EN_SHIFT               3
#define PMIC_RG_BUCK_VBUCK4_RC4_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK4_OP_EN_0
#define PMIC_RG_BUCK_VBUCK4_RC4_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK4_RC4_OP_EN_SHIFT               4
#define PMIC_RG_BUCK_VBUCK4_RC5_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK4_OP_EN_0
#define PMIC_RG_BUCK_VBUCK4_RC5_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK4_RC5_OP_EN_SHIFT               5
#define PMIC_RG_BUCK_VBUCK4_RC6_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK4_OP_EN_0
#define PMIC_RG_BUCK_VBUCK4_RC6_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK4_RC6_OP_EN_SHIFT               6
#define PMIC_RG_BUCK_VBUCK4_RC7_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK4_OP_EN_0
#define PMIC_RG_BUCK_VBUCK4_RC7_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK4_RC7_OP_EN_SHIFT               7
#define PMIC_RG_BUCK_VBUCK4_RC8_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK4_OP_EN_1
#define PMIC_RG_BUCK_VBUCK4_RC8_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK4_RC8_OP_EN_SHIFT               0
#define PMIC_RG_BUCK_VBUCK4_RC9_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK4_OP_EN_1
#define PMIC_RG_BUCK_VBUCK4_RC9_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK4_RC9_OP_EN_SHIFT               1
#define PMIC_RG_BUCK_VBUCK4_RC10_OP_EN_ADDR               \
	MT6363_BUCK_VBUCK4_OP_EN_1
#define PMIC_RG_BUCK_VBUCK4_RC10_OP_EN_MASK               0x1
#define PMIC_RG_BUCK_VBUCK4_RC10_OP_EN_SHIFT              2
#define PMIC_RG_BUCK_VBUCK4_RC11_OP_EN_ADDR               \
	MT6363_BUCK_VBUCK4_OP_EN_1
#define PMIC_RG_BUCK_VBUCK4_RC11_OP_EN_MASK               0x1
#define PMIC_RG_BUCK_VBUCK4_RC11_OP_EN_SHIFT              3
#define PMIC_RG_BUCK_VBUCK4_RC12_OP_EN_ADDR               \
	MT6363_BUCK_VBUCK4_OP_EN_1
#define PMIC_RG_BUCK_VBUCK4_RC12_OP_EN_MASK               0x1
#define PMIC_RG_BUCK_VBUCK4_RC12_OP_EN_SHIFT              4
#define PMIC_RG_BUCK_VBUCK4_RC13_OP_EN_ADDR               \
	MT6363_BUCK_VBUCK4_OP_EN_1
#define PMIC_RG_BUCK_VBUCK4_RC13_OP_EN_MASK               0x1
#define PMIC_RG_BUCK_VBUCK4_RC13_OP_EN_SHIFT              5
#define PMIC_RG_BUCK_VBUCK4_HW0_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK4_OP_EN_2
#define PMIC_RG_BUCK_VBUCK4_HW0_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK4_HW0_OP_EN_SHIFT               0
#define PMIC_RG_BUCK_VBUCK4_HW1_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK4_OP_EN_2
#define PMIC_RG_BUCK_VBUCK4_HW1_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK4_HW1_OP_EN_SHIFT               1
#define PMIC_RG_BUCK_VBUCK4_HW2_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK4_OP_EN_2
#define PMIC_RG_BUCK_VBUCK4_HW2_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK4_HW2_OP_EN_SHIFT               2
#define PMIC_RG_BUCK_VBUCK4_HW3_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK4_OP_EN_2
#define PMIC_RG_BUCK_VBUCK4_HW3_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK4_HW3_OP_EN_SHIFT               3
#define PMIC_RG_BUCK_VBUCK4_SW_OP_EN_ADDR                 \
	MT6363_BUCK_VBUCK4_OP_EN_2
#define PMIC_RG_BUCK_VBUCK4_SW_OP_EN_MASK                 0x1
#define PMIC_RG_BUCK_VBUCK4_SW_OP_EN_SHIFT                7
#define PMIC_RG_BUCK_VBUCK4_RC0_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK4_OP_CFG_0
#define PMIC_RG_BUCK_VBUCK4_RC0_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK4_RC0_OP_CFG_SHIFT              0
#define PMIC_RG_BUCK_VBUCK4_RC1_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK4_OP_CFG_0
#define PMIC_RG_BUCK_VBUCK4_RC1_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK4_RC1_OP_CFG_SHIFT              1
#define PMIC_RG_BUCK_VBUCK4_RC2_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK4_OP_CFG_0
#define PMIC_RG_BUCK_VBUCK4_RC2_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK4_RC2_OP_CFG_SHIFT              2
#define PMIC_RG_BUCK_VBUCK4_RC3_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK4_OP_CFG_0
#define PMIC_RG_BUCK_VBUCK4_RC3_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK4_RC3_OP_CFG_SHIFT              3
#define PMIC_RG_BUCK_VBUCK4_RC4_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK4_OP_CFG_0
#define PMIC_RG_BUCK_VBUCK4_RC4_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK4_RC4_OP_CFG_SHIFT              4
#define PMIC_RG_BUCK_VBUCK4_RC5_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK4_OP_CFG_0
#define PMIC_RG_BUCK_VBUCK4_RC5_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK4_RC5_OP_CFG_SHIFT              5
#define PMIC_RG_BUCK_VBUCK4_RC6_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK4_OP_CFG_0
#define PMIC_RG_BUCK_VBUCK4_RC6_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK4_RC6_OP_CFG_SHIFT              6
#define PMIC_RG_BUCK_VBUCK4_RC7_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK4_OP_CFG_0
#define PMIC_RG_BUCK_VBUCK4_RC7_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK4_RC7_OP_CFG_SHIFT              7
#define PMIC_RG_BUCK_VBUCK4_RC8_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK4_OP_CFG_1
#define PMIC_RG_BUCK_VBUCK4_RC8_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK4_RC8_OP_CFG_SHIFT              0
#define PMIC_RG_BUCK_VBUCK4_RC9_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK4_OP_CFG_1
#define PMIC_RG_BUCK_VBUCK4_RC9_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK4_RC9_OP_CFG_SHIFT              1
#define PMIC_RG_BUCK_VBUCK4_RC10_OP_CFG_ADDR              \
	MT6363_BUCK_VBUCK4_OP_CFG_1
#define PMIC_RG_BUCK_VBUCK4_RC10_OP_CFG_MASK              0x1
#define PMIC_RG_BUCK_VBUCK4_RC10_OP_CFG_SHIFT             2
#define PMIC_RG_BUCK_VBUCK4_RC11_OP_CFG_ADDR              \
	MT6363_BUCK_VBUCK4_OP_CFG_1
#define PMIC_RG_BUCK_VBUCK4_RC11_OP_CFG_MASK              0x1
#define PMIC_RG_BUCK_VBUCK4_RC11_OP_CFG_SHIFT             3
#define PMIC_RG_BUCK_VBUCK4_RC12_OP_CFG_ADDR              \
	MT6363_BUCK_VBUCK4_OP_CFG_1
#define PMIC_RG_BUCK_VBUCK4_RC12_OP_CFG_MASK              0x1
#define PMIC_RG_BUCK_VBUCK4_RC12_OP_CFG_SHIFT             4
#define PMIC_RG_BUCK_VBUCK4_RC13_OP_CFG_ADDR              \
	MT6363_BUCK_VBUCK4_OP_CFG_1
#define PMIC_RG_BUCK_VBUCK4_RC13_OP_CFG_MASK              0x1
#define PMIC_RG_BUCK_VBUCK4_RC13_OP_CFG_SHIFT             5
#define PMIC_RG_BUCK_VBUCK4_HW0_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK4_OP_CFG_2
#define PMIC_RG_BUCK_VBUCK4_HW0_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK4_HW0_OP_CFG_SHIFT              0
#define PMIC_RG_BUCK_VBUCK4_HW1_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK4_OP_CFG_2
#define PMIC_RG_BUCK_VBUCK4_HW1_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK4_HW1_OP_CFG_SHIFT              1
#define PMIC_RG_BUCK_VBUCK4_HW2_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK4_OP_CFG_2
#define PMIC_RG_BUCK_VBUCK4_HW2_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK4_HW2_OP_CFG_SHIFT              2
#define PMIC_RG_BUCK_VBUCK4_HW3_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK4_OP_CFG_2
#define PMIC_RG_BUCK_VBUCK4_HW3_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK4_HW3_OP_CFG_SHIFT              3
#define PMIC_RG_BUCK_VBUCK4_RC0_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK4_OP_MODE_0
#define PMIC_RG_BUCK_VBUCK4_RC0_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK4_RC0_OP_MODE_SHIFT             0
#define PMIC_RG_BUCK_VBUCK4_RC1_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK4_OP_MODE_0
#define PMIC_RG_BUCK_VBUCK4_RC1_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK4_RC1_OP_MODE_SHIFT             1
#define PMIC_RG_BUCK_VBUCK4_RC2_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK4_OP_MODE_0
#define PMIC_RG_BUCK_VBUCK4_RC2_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK4_RC2_OP_MODE_SHIFT             2
#define PMIC_RG_BUCK_VBUCK4_RC3_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK4_OP_MODE_0
#define PMIC_RG_BUCK_VBUCK4_RC3_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK4_RC3_OP_MODE_SHIFT             3
#define PMIC_RG_BUCK_VBUCK4_RC4_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK4_OP_MODE_0
#define PMIC_RG_BUCK_VBUCK4_RC4_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK4_RC4_OP_MODE_SHIFT             4
#define PMIC_RG_BUCK_VBUCK4_RC5_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK4_OP_MODE_0
#define PMIC_RG_BUCK_VBUCK4_RC5_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK4_RC5_OP_MODE_SHIFT             5
#define PMIC_RG_BUCK_VBUCK4_RC6_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK4_OP_MODE_0
#define PMIC_RG_BUCK_VBUCK4_RC6_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK4_RC6_OP_MODE_SHIFT             6
#define PMIC_RG_BUCK_VBUCK4_RC7_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK4_OP_MODE_0
#define PMIC_RG_BUCK_VBUCK4_RC7_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK4_RC7_OP_MODE_SHIFT             7
#define PMIC_RG_BUCK_VBUCK4_RC8_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK4_OP_MODE_1
#define PMIC_RG_BUCK_VBUCK4_RC8_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK4_RC8_OP_MODE_SHIFT             0
#define PMIC_RG_BUCK_VBUCK4_RC9_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK4_OP_MODE_1
#define PMIC_RG_BUCK_VBUCK4_RC9_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK4_RC9_OP_MODE_SHIFT             1
#define PMIC_RG_BUCK_VBUCK4_RC10_OP_MODE_ADDR             \
	MT6363_BUCK_VBUCK4_OP_MODE_1
#define PMIC_RG_BUCK_VBUCK4_RC10_OP_MODE_MASK             0x1
#define PMIC_RG_BUCK_VBUCK4_RC10_OP_MODE_SHIFT            2
#define PMIC_RG_BUCK_VBUCK4_RC11_OP_MODE_ADDR             \
	MT6363_BUCK_VBUCK4_OP_MODE_1
#define PMIC_RG_BUCK_VBUCK4_RC11_OP_MODE_MASK             0x1
#define PMIC_RG_BUCK_VBUCK4_RC11_OP_MODE_SHIFT            3
#define PMIC_RG_BUCK_VBUCK4_RC12_OP_MODE_ADDR             \
	MT6363_BUCK_VBUCK4_OP_MODE_1
#define PMIC_RG_BUCK_VBUCK4_RC12_OP_MODE_MASK             0x1
#define PMIC_RG_BUCK_VBUCK4_RC12_OP_MODE_SHIFT            4
#define PMIC_RG_BUCK_VBUCK4_RC13_OP_MODE_ADDR             \
	MT6363_BUCK_VBUCK4_OP_MODE_1
#define PMIC_RG_BUCK_VBUCK4_RC13_OP_MODE_MASK             0x1
#define PMIC_RG_BUCK_VBUCK4_RC13_OP_MODE_SHIFT            5
#define PMIC_RG_BUCK_VBUCK4_HW0_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK4_OP_MODE_2
#define PMIC_RG_BUCK_VBUCK4_HW0_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK4_HW0_OP_MODE_SHIFT             0
#define PMIC_RG_BUCK_VBUCK4_HW1_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK4_OP_MODE_2
#define PMIC_RG_BUCK_VBUCK4_HW1_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK4_HW1_OP_MODE_SHIFT             1
#define PMIC_RG_BUCK_VBUCK4_HW2_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK4_OP_MODE_2
#define PMIC_RG_BUCK_VBUCK4_HW2_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK4_HW2_OP_MODE_SHIFT             2
#define PMIC_RG_BUCK_VBUCK4_HW3_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK4_OP_MODE_2
#define PMIC_RG_BUCK_VBUCK4_HW3_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK4_HW3_OP_MODE_SHIFT             3
#define PMIC_DA_VBUCK4_VOSEL_ADDR                         \
	MT6363_BUCK_VBUCK4_DBG0
#define PMIC_DA_VBUCK4_VOSEL_MASK                         0xFF
#define PMIC_DA_VBUCK4_VOSEL_SHIFT                        0
#define PMIC_DA_VBUCK4_VOSEL_GRAY_ADDR                    \
	MT6363_BUCK_VBUCK4_DBG1
#define PMIC_DA_VBUCK4_VOSEL_GRAY_MASK                    0xFF
#define PMIC_DA_VBUCK4_VOSEL_GRAY_SHIFT                   0
#define PMIC_DA_VBUCK4_EN_ADDR                            \
	MT6363_BUCK_VBUCK4_DBG2
#define PMIC_DA_VBUCK4_EN_MASK                            0x1
#define PMIC_DA_VBUCK4_EN_SHIFT                           0
#define PMIC_DA_VBUCK4_SSH_ADDR                           \
	MT6363_BUCK_VBUCK4_DBG2
#define PMIC_DA_VBUCK4_SSH_MASK                           0x1
#define PMIC_DA_VBUCK4_SSH_SHIFT                          1
#define PMIC_DA_VBUCK4_LOOP_SEL_ADDR                      \
	MT6363_BUCK_VBUCK4_DBG2
#define PMIC_DA_VBUCK4_LOOP_SEL_MASK                      0x1
#define PMIC_DA_VBUCK4_LOOP_SEL_SHIFT                     2
#define PMIC_DA_VBUCK4_R2R_PDN_ADDR                       \
	MT6363_BUCK_VBUCK4_DBG2
#define PMIC_DA_VBUCK4_R2R_PDN_MASK                       0x1
#define PMIC_DA_VBUCK4_R2R_PDN_SHIFT                      3
#define PMIC_DA_VBUCK4_DVS_EN_ADDR                        \
	MT6363_BUCK_VBUCK4_DBG2
#define PMIC_DA_VBUCK4_DVS_EN_MASK                        0x1
#define PMIC_DA_VBUCK4_DVS_EN_SHIFT                       4
#define PMIC_DA_VBUCK4_DVS_UP_ADDR                        \
	MT6363_BUCK_VBUCK4_DBG2
#define PMIC_DA_VBUCK4_DVS_UP_MASK                        0x1
#define PMIC_DA_VBUCK4_DVS_UP_SHIFT                       5
#define PMIC_DA_VBUCK4_DVS_DOWN_ADDR                      \
	MT6363_BUCK_VBUCK4_DBG2
#define PMIC_DA_VBUCK4_DVS_DOWN_MASK                      0x1
#define PMIC_DA_VBUCK4_DVS_DOWN_SHIFT                     6
#define PMIC_DA_VBUCK4_MINFREQ_DISCHARGE_ADDR             \
	MT6363_BUCK_VBUCK4_DBG2
#define PMIC_DA_VBUCK4_MINFREQ_DISCHARGE_MASK             0x1
#define PMIC_DA_VBUCK4_MINFREQ_DISCHARGE_SHIFT            7
#define PMIC_RG_BUCK_VBUCK4_CK_SW_MODE_ADDR               \
	MT6363_BUCK_VBUCK4_DBG3
#define PMIC_RG_BUCK_VBUCK4_CK_SW_MODE_MASK               0x1
#define PMIC_RG_BUCK_VBUCK4_CK_SW_MODE_SHIFT              0
#define PMIC_RG_BUCK_VBUCK4_CK_SW_EN_ADDR                 \
	MT6363_BUCK_VBUCK4_DBG3
#define PMIC_RG_BUCK_VBUCK4_CK_SW_EN_MASK                 0x1
#define PMIC_RG_BUCK_VBUCK4_CK_SW_EN_SHIFT                1
#define PMIC_RG_BUCK_VBUCK4_SSHUB_EN_ADDR                 \
	MT6363_BUCK_VBUCK4_SSHUB_CON0
#define PMIC_RG_BUCK_VBUCK4_SSHUB_EN_MASK                 0x1
#define PMIC_RG_BUCK_VBUCK4_SSHUB_EN_SHIFT                0
#define PMIC_RG_BUCK_VBUCK4_SSHUB_VOSEL_ADDR              \
	MT6363_BUCK_VBUCK4_SSHUB_CON1
#define PMIC_RG_BUCK_VBUCK4_SSHUB_VOSEL_MASK              0xFF
#define PMIC_RG_BUCK_VBUCK4_SSHUB_VOSEL_SHIFT             0
#define PMIC_RG_BUCK_VBUCK4_TRACK_STALL_BYPASS_ADDR       \
	MT6363_BUCK_VBUCK4_STALL_TRACK0
#define PMIC_RG_BUCK_VBUCK4_TRACK_STALL_BYPASS_MASK       0x1
#define PMIC_RG_BUCK_VBUCK4_TRACK_STALL_BYPASS_SHIFT      0
#define PMIC_BUCK_VBUCK5_ANA_ID_ADDR                      \
	MT6363_BUCK_VBUCK5_ANA_ID
#define PMIC_BUCK_VBUCK5_ANA_ID_MASK                      0xFF
#define PMIC_BUCK_VBUCK5_ANA_ID_SHIFT                     0
#define PMIC_BUCK_VBUCK5_DIG_ID_ADDR                      \
	MT6363_BUCK_VBUCK5_DIG_ID
#define PMIC_BUCK_VBUCK5_DIG_ID_MASK                      0xFF
#define PMIC_BUCK_VBUCK5_DIG_ID_SHIFT                     0
#define PMIC_BUCK_VBUCK5_ANA_MINOR_REV_ADDR               \
	MT6363_BUCK_VBUCK5_REV0
#define PMIC_BUCK_VBUCK5_ANA_MINOR_REV_MASK               0xF
#define PMIC_BUCK_VBUCK5_ANA_MINOR_REV_SHIFT              0
#define PMIC_BUCK_VBUCK5_ANA_MAJOR_REV_ADDR               \
	MT6363_BUCK_VBUCK5_REV0
#define PMIC_BUCK_VBUCK5_ANA_MAJOR_REV_MASK               0xF
#define PMIC_BUCK_VBUCK5_ANA_MAJOR_REV_SHIFT              4
#define PMIC_BUCK_VBUCK5_DIG_MINOR_REV_ADDR               \
	MT6363_BUCK_VBUCK5_REV1
#define PMIC_BUCK_VBUCK5_DIG_MINOR_REV_MASK               0xF
#define PMIC_BUCK_VBUCK5_DIG_MINOR_REV_SHIFT              0
#define PMIC_BUCK_VBUCK5_DIG_MAJOR_REV_ADDR               \
	MT6363_BUCK_VBUCK5_REV1
#define PMIC_BUCK_VBUCK5_DIG_MAJOR_REV_MASK               0xF
#define PMIC_BUCK_VBUCK5_DIG_MAJOR_REV_SHIFT              4
#define PMIC_BUCK_VBUCK5_DSN_CBS_ADDR                     \
	MT6363_BUCK_VBUCK5_DBI0
#define PMIC_BUCK_VBUCK5_DSN_CBS_MASK                     0x3
#define PMIC_BUCK_VBUCK5_DSN_CBS_SHIFT                    0
#define PMIC_BUCK_VBUCK5_DSN_BIX_ADDR                     \
	MT6363_BUCK_VBUCK5_DBI0
#define PMIC_BUCK_VBUCK5_DSN_BIX_MASK                     0x3
#define PMIC_BUCK_VBUCK5_DSN_BIX_SHIFT                    2
#define PMIC_BUCK_VBUCK5_DSN_ESP_ADDR                     \
	MT6363_BUCK_VBUCK5_DBI1
#define PMIC_BUCK_VBUCK5_DSN_ESP_MASK                     0xFF
#define PMIC_BUCK_VBUCK5_DSN_ESP_SHIFT                    0
#define PMIC_BUCK_VBUCK5_DSN_FPI_SSHUB_ADDR               \
	MT6363_BUCK_VBUCK5_DXI
#define PMIC_BUCK_VBUCK5_DSN_FPI_SSHUB_MASK               0x1
#define PMIC_BUCK_VBUCK5_DSN_FPI_SSHUB_SHIFT              0
#define PMIC_BUCK_VBUCK5_DSN_FPI_TRACKING_ADDR            \
	MT6363_BUCK_VBUCK5_DXI
#define PMIC_BUCK_VBUCK5_DSN_FPI_TRACKING_MASK            0x1
#define PMIC_BUCK_VBUCK5_DSN_FPI_TRACKING_SHIFT           1
#define PMIC_BUCK_VBUCK5_DSN_FPI_PREOC_ADDR               \
	MT6363_BUCK_VBUCK5_DXI
#define PMIC_BUCK_VBUCK5_DSN_FPI_PREOC_MASK               0x1
#define PMIC_BUCK_VBUCK5_DSN_FPI_PREOC_SHIFT              2
#define PMIC_BUCK_VBUCK5_DSN_FPI_VOTER_ADDR               \
	MT6363_BUCK_VBUCK5_DXI
#define PMIC_BUCK_VBUCK5_DSN_FPI_VOTER_MASK               0x1
#define PMIC_BUCK_VBUCK5_DSN_FPI_VOTER_SHIFT              3
#define PMIC_BUCK_VBUCK5_DSN_FPI_ULTRASONIC_ADDR          \
	MT6363_BUCK_VBUCK5_DXI
#define PMIC_BUCK_VBUCK5_DSN_FPI_ULTRASONIC_MASK          0x1
#define PMIC_BUCK_VBUCK5_DSN_FPI_ULTRASONIC_SHIFT         4
#define PMIC_BUCK_VBUCK5_DSN_FPI_DLC_ADDR                 \
	MT6363_BUCK_VBUCK5_DXI
#define PMIC_BUCK_VBUCK5_DSN_FPI_DLC_MASK                 0x1
#define PMIC_BUCK_VBUCK5_DSN_FPI_DLC_SHIFT                5
#define PMIC_BUCK_VBUCK5_DSN_FPI_TRAP_ADDR                \
	MT6363_BUCK_VBUCK5_DXI
#define PMIC_BUCK_VBUCK5_DSN_FPI_TRAP_MASK                0x1
#define PMIC_BUCK_VBUCK5_DSN_FPI_TRAP_SHIFT               6
#define PMIC_RG_BUCK_VBUCK5_VOSEL_SLEEP_ADDR              \
	MT6363_BUCK_VBUCK5_CON1
#define PMIC_RG_BUCK_VBUCK5_VOSEL_SLEEP_MASK              0xFF
#define PMIC_RG_BUCK_VBUCK5_VOSEL_SLEEP_SHIFT             0
#define PMIC_RG_BUCK_VBUCK5_SELR2R_CTRL_ADDR              \
	MT6363_BUCK_VBUCK5_SLP_CON
#define PMIC_RG_BUCK_VBUCK5_SELR2R_CTRL_MASK              0x1
#define PMIC_RG_BUCK_VBUCK5_SELR2R_CTRL_SHIFT             0
#define PMIC_RG_BUCK_VBUCK5_ONLV_EN_ADDR                  \
	MT6363_BUCK_VBUCK5_SLP_CON
#define PMIC_RG_BUCK_VBUCK5_ONLV_EN_MASK                  0x1
#define PMIC_RG_BUCK_VBUCK5_ONLV_EN_SHIFT                 4
#define PMIC_RG_BUCK_VBUCK5_DVS_EN_MASK_ADDR              \
	MT6363_BUCK_VBUCK5_DVS_CON
#define PMIC_RG_BUCK_VBUCK5_DVS_EN_MASK_MASK              0x1
#define PMIC_RG_BUCK_VBUCK5_DVS_EN_MASK_SHIFT             0
#define PMIC_RG_BUCK_VBUCK5_DVS_UP_MASK_ADDR              \
	MT6363_BUCK_VBUCK5_DVS_CON
#define PMIC_RG_BUCK_VBUCK5_DVS_UP_MASK_MASK              0x1
#define PMIC_RG_BUCK_VBUCK5_DVS_UP_MASK_SHIFT             1
#define PMIC_RG_BUCK_VBUCK5_DVS_DOWN_MASK_ADDR            \
	MT6363_BUCK_VBUCK5_DVS_CON
#define PMIC_RG_BUCK_VBUCK5_DVS_DOWN_MASK_MASK            0x1
#define PMIC_RG_BUCK_VBUCK5_DVS_DOWN_MASK_SHIFT           2
#define PMIC_RG_BUCK_VBUCK5_SFCHG_RRATE_ADDR              \
	MT6363_BUCK_VBUCK5_CFG0
#define PMIC_RG_BUCK_VBUCK5_SFCHG_RRATE_MASK              0x7F
#define PMIC_RG_BUCK_VBUCK5_SFCHG_RRATE_SHIFT             0
#define PMIC_RG_BUCK_VBUCK5_SFCHG_REN_ADDR                \
	MT6363_BUCK_VBUCK5_CFG0
#define PMIC_RG_BUCK_VBUCK5_SFCHG_REN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK5_SFCHG_REN_SHIFT               7
#define PMIC_RG_BUCK_VBUCK5_SFCHG_FRATE_ADDR              \
	MT6363_BUCK_VBUCK5_CFG1
#define PMIC_RG_BUCK_VBUCK5_SFCHG_FRATE_MASK              0x7F
#define PMIC_RG_BUCK_VBUCK5_SFCHG_FRATE_SHIFT             0
#define PMIC_RG_BUCK_VBUCK5_SFCHG_FEN_ADDR                \
	MT6363_BUCK_VBUCK5_CFG1
#define PMIC_RG_BUCK_VBUCK5_SFCHG_FEN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK5_SFCHG_FEN_SHIFT               7
#define PMIC_RG_BUCK_VBUCK5_VOSEL_DLY_TD_ADDR             \
	MT6363_BUCK_VBUCK5_VOSEL_CON0
#define PMIC_RG_BUCK_VBUCK5_VOSEL_DLY_TD_MASK             0x7
#define PMIC_RG_BUCK_VBUCK5_VOSEL_DLY_TD_SHIFT            0
#define PMIC_RG_BUCK_VBUCK5_RC0_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK5_OP_EN_0
#define PMIC_RG_BUCK_VBUCK5_RC0_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK5_RC0_OP_EN_SHIFT               0
#define PMIC_RG_BUCK_VBUCK5_RC1_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK5_OP_EN_0
#define PMIC_RG_BUCK_VBUCK5_RC1_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK5_RC1_OP_EN_SHIFT               1
#define PMIC_RG_BUCK_VBUCK5_RC2_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK5_OP_EN_0
#define PMIC_RG_BUCK_VBUCK5_RC2_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK5_RC2_OP_EN_SHIFT               2
#define PMIC_RG_BUCK_VBUCK5_RC3_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK5_OP_EN_0
#define PMIC_RG_BUCK_VBUCK5_RC3_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK5_RC3_OP_EN_SHIFT               3
#define PMIC_RG_BUCK_VBUCK5_RC4_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK5_OP_EN_0
#define PMIC_RG_BUCK_VBUCK5_RC4_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK5_RC4_OP_EN_SHIFT               4
#define PMIC_RG_BUCK_VBUCK5_RC5_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK5_OP_EN_0
#define PMIC_RG_BUCK_VBUCK5_RC5_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK5_RC5_OP_EN_SHIFT               5
#define PMIC_RG_BUCK_VBUCK5_RC6_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK5_OP_EN_0
#define PMIC_RG_BUCK_VBUCK5_RC6_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK5_RC6_OP_EN_SHIFT               6
#define PMIC_RG_BUCK_VBUCK5_RC7_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK5_OP_EN_0
#define PMIC_RG_BUCK_VBUCK5_RC7_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK5_RC7_OP_EN_SHIFT               7
#define PMIC_RG_BUCK_VBUCK5_RC8_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK5_OP_EN_1
#define PMIC_RG_BUCK_VBUCK5_RC8_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK5_RC8_OP_EN_SHIFT               0
#define PMIC_RG_BUCK_VBUCK5_RC9_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK5_OP_EN_1
#define PMIC_RG_BUCK_VBUCK5_RC9_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK5_RC9_OP_EN_SHIFT               1
#define PMIC_RG_BUCK_VBUCK5_RC10_OP_EN_ADDR               \
	MT6363_BUCK_VBUCK5_OP_EN_1
#define PMIC_RG_BUCK_VBUCK5_RC10_OP_EN_MASK               0x1
#define PMIC_RG_BUCK_VBUCK5_RC10_OP_EN_SHIFT              2
#define PMIC_RG_BUCK_VBUCK5_RC11_OP_EN_ADDR               \
	MT6363_BUCK_VBUCK5_OP_EN_1
#define PMIC_RG_BUCK_VBUCK5_RC11_OP_EN_MASK               0x1
#define PMIC_RG_BUCK_VBUCK5_RC11_OP_EN_SHIFT              3
#define PMIC_RG_BUCK_VBUCK5_RC12_OP_EN_ADDR               \
	MT6363_BUCK_VBUCK5_OP_EN_1
#define PMIC_RG_BUCK_VBUCK5_RC12_OP_EN_MASK               0x1
#define PMIC_RG_BUCK_VBUCK5_RC12_OP_EN_SHIFT              4
#define PMIC_RG_BUCK_VBUCK5_RC13_OP_EN_ADDR               \
	MT6363_BUCK_VBUCK5_OP_EN_1
#define PMIC_RG_BUCK_VBUCK5_RC13_OP_EN_MASK               0x1
#define PMIC_RG_BUCK_VBUCK5_RC13_OP_EN_SHIFT              5
#define PMIC_RG_BUCK_VBUCK5_HW0_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK5_OP_EN_2
#define PMIC_RG_BUCK_VBUCK5_HW0_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK5_HW0_OP_EN_SHIFT               0
#define PMIC_RG_BUCK_VBUCK5_HW1_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK5_OP_EN_2
#define PMIC_RG_BUCK_VBUCK5_HW1_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK5_HW1_OP_EN_SHIFT               1
#define PMIC_RG_BUCK_VBUCK5_HW2_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK5_OP_EN_2
#define PMIC_RG_BUCK_VBUCK5_HW2_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK5_HW2_OP_EN_SHIFT               2
#define PMIC_RG_BUCK_VBUCK5_HW3_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK5_OP_EN_2
#define PMIC_RG_BUCK_VBUCK5_HW3_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK5_HW3_OP_EN_SHIFT               3
#define PMIC_RG_BUCK_VBUCK5_SW_OP_EN_ADDR                 \
	MT6363_BUCK_VBUCK5_OP_EN_2
#define PMIC_RG_BUCK_VBUCK5_SW_OP_EN_MASK                 0x1
#define PMIC_RG_BUCK_VBUCK5_SW_OP_EN_SHIFT                7
#define PMIC_RG_BUCK_VBUCK5_RC0_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK5_OP_CFG_0
#define PMIC_RG_BUCK_VBUCK5_RC0_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK5_RC0_OP_CFG_SHIFT              0
#define PMIC_RG_BUCK_VBUCK5_RC1_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK5_OP_CFG_0
#define PMIC_RG_BUCK_VBUCK5_RC1_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK5_RC1_OP_CFG_SHIFT              1
#define PMIC_RG_BUCK_VBUCK5_RC2_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK5_OP_CFG_0
#define PMIC_RG_BUCK_VBUCK5_RC2_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK5_RC2_OP_CFG_SHIFT              2
#define PMIC_RG_BUCK_VBUCK5_RC3_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK5_OP_CFG_0
#define PMIC_RG_BUCK_VBUCK5_RC3_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK5_RC3_OP_CFG_SHIFT              3
#define PMIC_RG_BUCK_VBUCK5_RC4_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK5_OP_CFG_0
#define PMIC_RG_BUCK_VBUCK5_RC4_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK5_RC4_OP_CFG_SHIFT              4
#define PMIC_RG_BUCK_VBUCK5_RC5_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK5_OP_CFG_0
#define PMIC_RG_BUCK_VBUCK5_RC5_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK5_RC5_OP_CFG_SHIFT              5
#define PMIC_RG_BUCK_VBUCK5_RC6_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK5_OP_CFG_0
#define PMIC_RG_BUCK_VBUCK5_RC6_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK5_RC6_OP_CFG_SHIFT              6
#define PMIC_RG_BUCK_VBUCK5_RC7_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK5_OP_CFG_0
#define PMIC_RG_BUCK_VBUCK5_RC7_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK5_RC7_OP_CFG_SHIFT              7
#define PMIC_RG_BUCK_VBUCK5_RC8_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK5_OP_CFG_1
#define PMIC_RG_BUCK_VBUCK5_RC8_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK5_RC8_OP_CFG_SHIFT              0
#define PMIC_RG_BUCK_VBUCK5_RC9_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK5_OP_CFG_1
#define PMIC_RG_BUCK_VBUCK5_RC9_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK5_RC9_OP_CFG_SHIFT              1
#define PMIC_RG_BUCK_VBUCK5_RC10_OP_CFG_ADDR              \
	MT6363_BUCK_VBUCK5_OP_CFG_1
#define PMIC_RG_BUCK_VBUCK5_RC10_OP_CFG_MASK              0x1
#define PMIC_RG_BUCK_VBUCK5_RC10_OP_CFG_SHIFT             2
#define PMIC_RG_BUCK_VBUCK5_RC11_OP_CFG_ADDR              \
	MT6363_BUCK_VBUCK5_OP_CFG_1
#define PMIC_RG_BUCK_VBUCK5_RC11_OP_CFG_MASK              0x1
#define PMIC_RG_BUCK_VBUCK5_RC11_OP_CFG_SHIFT             3
#define PMIC_RG_BUCK_VBUCK5_RC12_OP_CFG_ADDR              \
	MT6363_BUCK_VBUCK5_OP_CFG_1
#define PMIC_RG_BUCK_VBUCK5_RC12_OP_CFG_MASK              0x1
#define PMIC_RG_BUCK_VBUCK5_RC12_OP_CFG_SHIFT             4
#define PMIC_RG_BUCK_VBUCK5_RC13_OP_CFG_ADDR              \
	MT6363_BUCK_VBUCK5_OP_CFG_1
#define PMIC_RG_BUCK_VBUCK5_RC13_OP_CFG_MASK              0x1
#define PMIC_RG_BUCK_VBUCK5_RC13_OP_CFG_SHIFT             5
#define PMIC_RG_BUCK_VBUCK5_HW0_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK5_OP_CFG_2
#define PMIC_RG_BUCK_VBUCK5_HW0_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK5_HW0_OP_CFG_SHIFT              0
#define PMIC_RG_BUCK_VBUCK5_HW1_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK5_OP_CFG_2
#define PMIC_RG_BUCK_VBUCK5_HW1_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK5_HW1_OP_CFG_SHIFT              1
#define PMIC_RG_BUCK_VBUCK5_HW2_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK5_OP_CFG_2
#define PMIC_RG_BUCK_VBUCK5_HW2_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK5_HW2_OP_CFG_SHIFT              2
#define PMIC_RG_BUCK_VBUCK5_HW3_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK5_OP_CFG_2
#define PMIC_RG_BUCK_VBUCK5_HW3_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK5_HW3_OP_CFG_SHIFT              3
#define PMIC_RG_BUCK_VBUCK5_RC0_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK5_OP_MODE_0
#define PMIC_RG_BUCK_VBUCK5_RC0_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK5_RC0_OP_MODE_SHIFT             0
#define PMIC_RG_BUCK_VBUCK5_RC1_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK5_OP_MODE_0
#define PMIC_RG_BUCK_VBUCK5_RC1_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK5_RC1_OP_MODE_SHIFT             1
#define PMIC_RG_BUCK_VBUCK5_RC2_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK5_OP_MODE_0
#define PMIC_RG_BUCK_VBUCK5_RC2_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK5_RC2_OP_MODE_SHIFT             2
#define PMIC_RG_BUCK_VBUCK5_RC3_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK5_OP_MODE_0
#define PMIC_RG_BUCK_VBUCK5_RC3_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK5_RC3_OP_MODE_SHIFT             3
#define PMIC_RG_BUCK_VBUCK5_RC4_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK5_OP_MODE_0
#define PMIC_RG_BUCK_VBUCK5_RC4_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK5_RC4_OP_MODE_SHIFT             4
#define PMIC_RG_BUCK_VBUCK5_RC5_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK5_OP_MODE_0
#define PMIC_RG_BUCK_VBUCK5_RC5_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK5_RC5_OP_MODE_SHIFT             5
#define PMIC_RG_BUCK_VBUCK5_RC6_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK5_OP_MODE_0
#define PMIC_RG_BUCK_VBUCK5_RC6_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK5_RC6_OP_MODE_SHIFT             6
#define PMIC_RG_BUCK_VBUCK5_RC7_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK5_OP_MODE_0
#define PMIC_RG_BUCK_VBUCK5_RC7_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK5_RC7_OP_MODE_SHIFT             7
#define PMIC_RG_BUCK_VBUCK5_RC8_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK5_OP_MODE_1
#define PMIC_RG_BUCK_VBUCK5_RC8_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK5_RC8_OP_MODE_SHIFT             0
#define PMIC_RG_BUCK_VBUCK5_RC9_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK5_OP_MODE_1
#define PMIC_RG_BUCK_VBUCK5_RC9_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK5_RC9_OP_MODE_SHIFT             1
#define PMIC_RG_BUCK_VBUCK5_RC10_OP_MODE_ADDR             \
	MT6363_BUCK_VBUCK5_OP_MODE_1
#define PMIC_RG_BUCK_VBUCK5_RC10_OP_MODE_MASK             0x1
#define PMIC_RG_BUCK_VBUCK5_RC10_OP_MODE_SHIFT            2
#define PMIC_RG_BUCK_VBUCK5_RC11_OP_MODE_ADDR             \
	MT6363_BUCK_VBUCK5_OP_MODE_1
#define PMIC_RG_BUCK_VBUCK5_RC11_OP_MODE_MASK             0x1
#define PMIC_RG_BUCK_VBUCK5_RC11_OP_MODE_SHIFT            3
#define PMIC_RG_BUCK_VBUCK5_RC12_OP_MODE_ADDR             \
	MT6363_BUCK_VBUCK5_OP_MODE_1
#define PMIC_RG_BUCK_VBUCK5_RC12_OP_MODE_MASK             0x1
#define PMIC_RG_BUCK_VBUCK5_RC12_OP_MODE_SHIFT            4
#define PMIC_RG_BUCK_VBUCK5_RC13_OP_MODE_ADDR             \
	MT6363_BUCK_VBUCK5_OP_MODE_1
#define PMIC_RG_BUCK_VBUCK5_RC13_OP_MODE_MASK             0x1
#define PMIC_RG_BUCK_VBUCK5_RC13_OP_MODE_SHIFT            5
#define PMIC_RG_BUCK_VBUCK5_HW0_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK5_OP_MODE_2
#define PMIC_RG_BUCK_VBUCK5_HW0_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK5_HW0_OP_MODE_SHIFT             0
#define PMIC_RG_BUCK_VBUCK5_HW1_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK5_OP_MODE_2
#define PMIC_RG_BUCK_VBUCK5_HW1_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK5_HW1_OP_MODE_SHIFT             1
#define PMIC_RG_BUCK_VBUCK5_HW2_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK5_OP_MODE_2
#define PMIC_RG_BUCK_VBUCK5_HW2_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK5_HW2_OP_MODE_SHIFT             2
#define PMIC_RG_BUCK_VBUCK5_HW3_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK5_OP_MODE_2
#define PMIC_RG_BUCK_VBUCK5_HW3_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK5_HW3_OP_MODE_SHIFT             3
#define PMIC_DA_VBUCK5_VOSEL_ADDR                         \
	MT6363_BUCK_VBUCK5_DBG0
#define PMIC_DA_VBUCK5_VOSEL_MASK                         0xFF
#define PMIC_DA_VBUCK5_VOSEL_SHIFT                        0
#define PMIC_DA_VBUCK5_VOSEL_GRAY_ADDR                    \
	MT6363_BUCK_VBUCK5_DBG1
#define PMIC_DA_VBUCK5_VOSEL_GRAY_MASK                    0xFF
#define PMIC_DA_VBUCK5_VOSEL_GRAY_SHIFT                   0
#define PMIC_DA_VBUCK5_EN_ADDR                            \
	MT6363_BUCK_VBUCK5_DBG2
#define PMIC_DA_VBUCK5_EN_MASK                            0x1
#define PMIC_DA_VBUCK5_EN_SHIFT                           0
#define PMIC_DA_VBUCK5_SSH_ADDR                           \
	MT6363_BUCK_VBUCK5_DBG2
#define PMIC_DA_VBUCK5_SSH_MASK                           0x1
#define PMIC_DA_VBUCK5_SSH_SHIFT                          1
#define PMIC_DA_VBUCK5_LOOP_SEL_ADDR                      \
	MT6363_BUCK_VBUCK5_DBG2
#define PMIC_DA_VBUCK5_LOOP_SEL_MASK                      0x1
#define PMIC_DA_VBUCK5_LOOP_SEL_SHIFT                     2
#define PMIC_DA_VBUCK5_R2R_PDN_ADDR                       \
	MT6363_BUCK_VBUCK5_DBG2
#define PMIC_DA_VBUCK5_R2R_PDN_MASK                       0x1
#define PMIC_DA_VBUCK5_R2R_PDN_SHIFT                      3
#define PMIC_DA_VBUCK5_DVS_EN_ADDR                        \
	MT6363_BUCK_VBUCK5_DBG2
#define PMIC_DA_VBUCK5_DVS_EN_MASK                        0x1
#define PMIC_DA_VBUCK5_DVS_EN_SHIFT                       4
#define PMIC_DA_VBUCK5_DVS_UP_ADDR                        \
	MT6363_BUCK_VBUCK5_DBG2
#define PMIC_DA_VBUCK5_DVS_UP_MASK                        0x1
#define PMIC_DA_VBUCK5_DVS_UP_SHIFT                       5
#define PMIC_DA_VBUCK5_DVS_DOWN_ADDR                      \
	MT6363_BUCK_VBUCK5_DBG2
#define PMIC_DA_VBUCK5_DVS_DOWN_MASK                      0x1
#define PMIC_DA_VBUCK5_DVS_DOWN_SHIFT                     6
#define PMIC_DA_VBUCK5_MINFREQ_DISCHARGE_ADDR             \
	MT6363_BUCK_VBUCK5_DBG2
#define PMIC_DA_VBUCK5_MINFREQ_DISCHARGE_MASK             0x1
#define PMIC_DA_VBUCK5_MINFREQ_DISCHARGE_SHIFT            7
#define PMIC_RG_BUCK_VBUCK5_CK_SW_MODE_ADDR               \
	MT6363_BUCK_VBUCK5_DBG3
#define PMIC_RG_BUCK_VBUCK5_CK_SW_MODE_MASK               0x1
#define PMIC_RG_BUCK_VBUCK5_CK_SW_MODE_SHIFT              0
#define PMIC_RG_BUCK_VBUCK5_CK_SW_EN_ADDR                 \
	MT6363_BUCK_VBUCK5_DBG3
#define PMIC_RG_BUCK_VBUCK5_CK_SW_EN_MASK                 0x1
#define PMIC_RG_BUCK_VBUCK5_CK_SW_EN_SHIFT                1
#define PMIC_RG_BUCK_VBUCK5_TRACK_STALL_BYPASS_ADDR       \
	MT6363_BUCK_VBUCK5_STALL_TRACK0
#define PMIC_RG_BUCK_VBUCK5_TRACK_STALL_BYPASS_MASK       0x1
#define PMIC_RG_BUCK_VBUCK5_TRACK_STALL_BYPASS_SHIFT      0
#define PMIC_BUCK_VBUCK6_ANA_ID_ADDR                      \
	MT6363_BUCK_VBUCK6_ANA_ID
#define PMIC_BUCK_VBUCK6_ANA_ID_MASK                      0xFF
#define PMIC_BUCK_VBUCK6_ANA_ID_SHIFT                     0
#define PMIC_BUCK_VBUCK6_DIG_ID_ADDR                      \
	MT6363_BUCK_VBUCK6_DIG_ID
#define PMIC_BUCK_VBUCK6_DIG_ID_MASK                      0xFF
#define PMIC_BUCK_VBUCK6_DIG_ID_SHIFT                     0
#define PMIC_BUCK_VBUCK6_ANA_MINOR_REV_ADDR               \
	MT6363_BUCK_VBUCK6_REV0
#define PMIC_BUCK_VBUCK6_ANA_MINOR_REV_MASK               0xF
#define PMIC_BUCK_VBUCK6_ANA_MINOR_REV_SHIFT              0
#define PMIC_BUCK_VBUCK6_ANA_MAJOR_REV_ADDR               \
	MT6363_BUCK_VBUCK6_REV0
#define PMIC_BUCK_VBUCK6_ANA_MAJOR_REV_MASK               0xF
#define PMIC_BUCK_VBUCK6_ANA_MAJOR_REV_SHIFT              4
#define PMIC_BUCK_VBUCK6_DIG_MINOR_REV_ADDR               \
	MT6363_BUCK_VBUCK6_REV1
#define PMIC_BUCK_VBUCK6_DIG_MINOR_REV_MASK               0xF
#define PMIC_BUCK_VBUCK6_DIG_MINOR_REV_SHIFT              0
#define PMIC_BUCK_VBUCK6_DIG_MAJOR_REV_ADDR               \
	MT6363_BUCK_VBUCK6_REV1
#define PMIC_BUCK_VBUCK6_DIG_MAJOR_REV_MASK               0xF
#define PMIC_BUCK_VBUCK6_DIG_MAJOR_REV_SHIFT              4
#define PMIC_BUCK_VBUCK6_DSN_CBS_ADDR                     \
	MT6363_BUCK_VBUCK6_DBI0
#define PMIC_BUCK_VBUCK6_DSN_CBS_MASK                     0x3
#define PMIC_BUCK_VBUCK6_DSN_CBS_SHIFT                    0
#define PMIC_BUCK_VBUCK6_DSN_BIX_ADDR                     \
	MT6363_BUCK_VBUCK6_DBI0
#define PMIC_BUCK_VBUCK6_DSN_BIX_MASK                     0x3
#define PMIC_BUCK_VBUCK6_DSN_BIX_SHIFT                    2
#define PMIC_BUCK_VBUCK6_DSN_ESP_ADDR                     \
	MT6363_BUCK_VBUCK6_DBI1
#define PMIC_BUCK_VBUCK6_DSN_ESP_MASK                     0xFF
#define PMIC_BUCK_VBUCK6_DSN_ESP_SHIFT                    0
#define PMIC_BUCK_VBUCK6_DSN_FPI_SSHUB_ADDR               \
	MT6363_BUCK_VBUCK6_DXI
#define PMIC_BUCK_VBUCK6_DSN_FPI_SSHUB_MASK               0x1
#define PMIC_BUCK_VBUCK6_DSN_FPI_SSHUB_SHIFT              0
#define PMIC_BUCK_VBUCK6_DSN_FPI_TRACKING_ADDR            \
	MT6363_BUCK_VBUCK6_DXI
#define PMIC_BUCK_VBUCK6_DSN_FPI_TRACKING_MASK            0x1
#define PMIC_BUCK_VBUCK6_DSN_FPI_TRACKING_SHIFT           1
#define PMIC_BUCK_VBUCK6_DSN_FPI_PREOC_ADDR               \
	MT6363_BUCK_VBUCK6_DXI
#define PMIC_BUCK_VBUCK6_DSN_FPI_PREOC_MASK               0x1
#define PMIC_BUCK_VBUCK6_DSN_FPI_PREOC_SHIFT              2
#define PMIC_BUCK_VBUCK6_DSN_FPI_VOTER_ADDR               \
	MT6363_BUCK_VBUCK6_DXI
#define PMIC_BUCK_VBUCK6_DSN_FPI_VOTER_MASK               0x1
#define PMIC_BUCK_VBUCK6_DSN_FPI_VOTER_SHIFT              3
#define PMIC_BUCK_VBUCK6_DSN_FPI_ULTRASONIC_ADDR          \
	MT6363_BUCK_VBUCK6_DXI
#define PMIC_BUCK_VBUCK6_DSN_FPI_ULTRASONIC_MASK          0x1
#define PMIC_BUCK_VBUCK6_DSN_FPI_ULTRASONIC_SHIFT         4
#define PMIC_BUCK_VBUCK6_DSN_FPI_DLC_ADDR                 \
	MT6363_BUCK_VBUCK6_DXI
#define PMIC_BUCK_VBUCK6_DSN_FPI_DLC_MASK                 0x1
#define PMIC_BUCK_VBUCK6_DSN_FPI_DLC_SHIFT                5
#define PMIC_BUCK_VBUCK6_DSN_FPI_TRAP_ADDR                \
	MT6363_BUCK_VBUCK6_DXI
#define PMIC_BUCK_VBUCK6_DSN_FPI_TRAP_MASK                0x1
#define PMIC_BUCK_VBUCK6_DSN_FPI_TRAP_SHIFT               6
#define PMIC_RG_BUCK_VBUCK6_VOSEL_SLEEP_ADDR              \
	MT6363_BUCK_VBUCK6_CON1
#define PMIC_RG_BUCK_VBUCK6_VOSEL_SLEEP_MASK              0xFF
#define PMIC_RG_BUCK_VBUCK6_VOSEL_SLEEP_SHIFT             0
#define PMIC_RG_BUCK_VBUCK6_SELR2R_CTRL_ADDR              \
	MT6363_BUCK_VBUCK6_SLP_CON
#define PMIC_RG_BUCK_VBUCK6_SELR2R_CTRL_MASK              0x1
#define PMIC_RG_BUCK_VBUCK6_SELR2R_CTRL_SHIFT             0
#define PMIC_RG_BUCK_VBUCK6_ONLV_EN_ADDR                  \
	MT6363_BUCK_VBUCK6_SLP_CON
#define PMIC_RG_BUCK_VBUCK6_ONLV_EN_MASK                  0x1
#define PMIC_RG_BUCK_VBUCK6_ONLV_EN_SHIFT                 4
#define PMIC_RG_BUCK_VBUCK6_DVS_EN_MASK_ADDR              \
	MT6363_BUCK_VBUCK6_DVS_CON
#define PMIC_RG_BUCK_VBUCK6_DVS_EN_MASK_MASK              0x1
#define PMIC_RG_BUCK_VBUCK6_DVS_EN_MASK_SHIFT             0
#define PMIC_RG_BUCK_VBUCK6_DVS_UP_MASK_ADDR              \
	MT6363_BUCK_VBUCK6_DVS_CON
#define PMIC_RG_BUCK_VBUCK6_DVS_UP_MASK_MASK              0x1
#define PMIC_RG_BUCK_VBUCK6_DVS_UP_MASK_SHIFT             1
#define PMIC_RG_BUCK_VBUCK6_DVS_DOWN_MASK_ADDR            \
	MT6363_BUCK_VBUCK6_DVS_CON
#define PMIC_RG_BUCK_VBUCK6_DVS_DOWN_MASK_MASK            0x1
#define PMIC_RG_BUCK_VBUCK6_DVS_DOWN_MASK_SHIFT           2
#define PMIC_RG_BUCK_VBUCK6_SFCHG_RRATE_ADDR              \
	MT6363_BUCK_VBUCK6_CFG0
#define PMIC_RG_BUCK_VBUCK6_SFCHG_RRATE_MASK              0x7F
#define PMIC_RG_BUCK_VBUCK6_SFCHG_RRATE_SHIFT             0
#define PMIC_RG_BUCK_VBUCK6_SFCHG_REN_ADDR                \
	MT6363_BUCK_VBUCK6_CFG0
#define PMIC_RG_BUCK_VBUCK6_SFCHG_REN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK6_SFCHG_REN_SHIFT               7
#define PMIC_RG_BUCK_VBUCK6_SFCHG_FRATE_ADDR              \
	MT6363_BUCK_VBUCK6_CFG1
#define PMIC_RG_BUCK_VBUCK6_SFCHG_FRATE_MASK              0x7F
#define PMIC_RG_BUCK_VBUCK6_SFCHG_FRATE_SHIFT             0
#define PMIC_RG_BUCK_VBUCK6_SFCHG_FEN_ADDR                \
	MT6363_BUCK_VBUCK6_CFG1
#define PMIC_RG_BUCK_VBUCK6_SFCHG_FEN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK6_SFCHG_FEN_SHIFT               7
#define PMIC_RG_BUCK_VBUCK6_VOSEL_DLY_TD_ADDR             \
	MT6363_BUCK_VBUCK6_VOSEL_CON0
#define PMIC_RG_BUCK_VBUCK6_VOSEL_DLY_TD_MASK             0x7
#define PMIC_RG_BUCK_VBUCK6_VOSEL_DLY_TD_SHIFT            0
#define PMIC_RG_BUCK_VBUCK6_RC0_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK6_OP_EN_0
#define PMIC_RG_BUCK_VBUCK6_RC0_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK6_RC0_OP_EN_SHIFT               0
#define PMIC_RG_BUCK_VBUCK6_RC1_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK6_OP_EN_0
#define PMIC_RG_BUCK_VBUCK6_RC1_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK6_RC1_OP_EN_SHIFT               1
#define PMIC_RG_BUCK_VBUCK6_RC2_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK6_OP_EN_0
#define PMIC_RG_BUCK_VBUCK6_RC2_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK6_RC2_OP_EN_SHIFT               2
#define PMIC_RG_BUCK_VBUCK6_RC3_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK6_OP_EN_0
#define PMIC_RG_BUCK_VBUCK6_RC3_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK6_RC3_OP_EN_SHIFT               3
#define PMIC_RG_BUCK_VBUCK6_RC4_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK6_OP_EN_0
#define PMIC_RG_BUCK_VBUCK6_RC4_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK6_RC4_OP_EN_SHIFT               4
#define PMIC_RG_BUCK_VBUCK6_RC5_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK6_OP_EN_0
#define PMIC_RG_BUCK_VBUCK6_RC5_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK6_RC5_OP_EN_SHIFT               5
#define PMIC_RG_BUCK_VBUCK6_RC6_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK6_OP_EN_0
#define PMIC_RG_BUCK_VBUCK6_RC6_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK6_RC6_OP_EN_SHIFT               6
#define PMIC_RG_BUCK_VBUCK6_RC7_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK6_OP_EN_0
#define PMIC_RG_BUCK_VBUCK6_RC7_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK6_RC7_OP_EN_SHIFT               7
#define PMIC_RG_BUCK_VBUCK6_RC8_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK6_OP_EN_1
#define PMIC_RG_BUCK_VBUCK6_RC8_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK6_RC8_OP_EN_SHIFT               0
#define PMIC_RG_BUCK_VBUCK6_RC9_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK6_OP_EN_1
#define PMIC_RG_BUCK_VBUCK6_RC9_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK6_RC9_OP_EN_SHIFT               1
#define PMIC_RG_BUCK_VBUCK6_RC10_OP_EN_ADDR               \
	MT6363_BUCK_VBUCK6_OP_EN_1
#define PMIC_RG_BUCK_VBUCK6_RC10_OP_EN_MASK               0x1
#define PMIC_RG_BUCK_VBUCK6_RC10_OP_EN_SHIFT              2
#define PMIC_RG_BUCK_VBUCK6_RC11_OP_EN_ADDR               \
	MT6363_BUCK_VBUCK6_OP_EN_1
#define PMIC_RG_BUCK_VBUCK6_RC11_OP_EN_MASK               0x1
#define PMIC_RG_BUCK_VBUCK6_RC11_OP_EN_SHIFT              3
#define PMIC_RG_BUCK_VBUCK6_RC12_OP_EN_ADDR               \
	MT6363_BUCK_VBUCK6_OP_EN_1
#define PMIC_RG_BUCK_VBUCK6_RC12_OP_EN_MASK               0x1
#define PMIC_RG_BUCK_VBUCK6_RC12_OP_EN_SHIFT              4
#define PMIC_RG_BUCK_VBUCK6_RC13_OP_EN_ADDR               \
	MT6363_BUCK_VBUCK6_OP_EN_1
#define PMIC_RG_BUCK_VBUCK6_RC13_OP_EN_MASK               0x1
#define PMIC_RG_BUCK_VBUCK6_RC13_OP_EN_SHIFT              5
#define PMIC_RG_BUCK_VBUCK6_HW0_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK6_OP_EN_2
#define PMIC_RG_BUCK_VBUCK6_HW0_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK6_HW0_OP_EN_SHIFT               0
#define PMIC_RG_BUCK_VBUCK6_HW1_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK6_OP_EN_2
#define PMIC_RG_BUCK_VBUCK6_HW1_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK6_HW1_OP_EN_SHIFT               1
#define PMIC_RG_BUCK_VBUCK6_HW2_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK6_OP_EN_2
#define PMIC_RG_BUCK_VBUCK6_HW2_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK6_HW2_OP_EN_SHIFT               2
#define PMIC_RG_BUCK_VBUCK6_HW3_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK6_OP_EN_2
#define PMIC_RG_BUCK_VBUCK6_HW3_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK6_HW3_OP_EN_SHIFT               3
#define PMIC_RG_BUCK_VBUCK6_SW_OP_EN_ADDR                 \
	MT6363_BUCK_VBUCK6_OP_EN_2
#define PMIC_RG_BUCK_VBUCK6_SW_OP_EN_MASK                 0x1
#define PMIC_RG_BUCK_VBUCK6_SW_OP_EN_SHIFT                7
#define PMIC_RG_BUCK_VBUCK6_RC0_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK6_OP_CFG_0
#define PMIC_RG_BUCK_VBUCK6_RC0_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK6_RC0_OP_CFG_SHIFT              0
#define PMIC_RG_BUCK_VBUCK6_RC1_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK6_OP_CFG_0
#define PMIC_RG_BUCK_VBUCK6_RC1_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK6_RC1_OP_CFG_SHIFT              1
#define PMIC_RG_BUCK_VBUCK6_RC2_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK6_OP_CFG_0
#define PMIC_RG_BUCK_VBUCK6_RC2_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK6_RC2_OP_CFG_SHIFT              2
#define PMIC_RG_BUCK_VBUCK6_RC3_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK6_OP_CFG_0
#define PMIC_RG_BUCK_VBUCK6_RC3_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK6_RC3_OP_CFG_SHIFT              3
#define PMIC_RG_BUCK_VBUCK6_RC4_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK6_OP_CFG_0
#define PMIC_RG_BUCK_VBUCK6_RC4_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK6_RC4_OP_CFG_SHIFT              4
#define PMIC_RG_BUCK_VBUCK6_RC5_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK6_OP_CFG_0
#define PMIC_RG_BUCK_VBUCK6_RC5_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK6_RC5_OP_CFG_SHIFT              5
#define PMIC_RG_BUCK_VBUCK6_RC6_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK6_OP_CFG_0
#define PMIC_RG_BUCK_VBUCK6_RC6_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK6_RC6_OP_CFG_SHIFT              6
#define PMIC_RG_BUCK_VBUCK6_RC7_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK6_OP_CFG_0
#define PMIC_RG_BUCK_VBUCK6_RC7_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK6_RC7_OP_CFG_SHIFT              7
#define PMIC_RG_BUCK_VBUCK6_RC8_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK6_OP_CFG_1
#define PMIC_RG_BUCK_VBUCK6_RC8_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK6_RC8_OP_CFG_SHIFT              0
#define PMIC_RG_BUCK_VBUCK6_RC9_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK6_OP_CFG_1
#define PMIC_RG_BUCK_VBUCK6_RC9_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK6_RC9_OP_CFG_SHIFT              1
#define PMIC_RG_BUCK_VBUCK6_RC10_OP_CFG_ADDR              \
	MT6363_BUCK_VBUCK6_OP_CFG_1
#define PMIC_RG_BUCK_VBUCK6_RC10_OP_CFG_MASK              0x1
#define PMIC_RG_BUCK_VBUCK6_RC10_OP_CFG_SHIFT             2
#define PMIC_RG_BUCK_VBUCK6_RC11_OP_CFG_ADDR              \
	MT6363_BUCK_VBUCK6_OP_CFG_1
#define PMIC_RG_BUCK_VBUCK6_RC11_OP_CFG_MASK              0x1
#define PMIC_RG_BUCK_VBUCK6_RC11_OP_CFG_SHIFT             3
#define PMIC_RG_BUCK_VBUCK6_RC12_OP_CFG_ADDR              \
	MT6363_BUCK_VBUCK6_OP_CFG_1
#define PMIC_RG_BUCK_VBUCK6_RC12_OP_CFG_MASK              0x1
#define PMIC_RG_BUCK_VBUCK6_RC12_OP_CFG_SHIFT             4
#define PMIC_RG_BUCK_VBUCK6_RC13_OP_CFG_ADDR              \
	MT6363_BUCK_VBUCK6_OP_CFG_1
#define PMIC_RG_BUCK_VBUCK6_RC13_OP_CFG_MASK              0x1
#define PMIC_RG_BUCK_VBUCK6_RC13_OP_CFG_SHIFT             5
#define PMIC_RG_BUCK_VBUCK6_HW0_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK6_OP_CFG_2
#define PMIC_RG_BUCK_VBUCK6_HW0_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK6_HW0_OP_CFG_SHIFT              0
#define PMIC_RG_BUCK_VBUCK6_HW1_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK6_OP_CFG_2
#define PMIC_RG_BUCK_VBUCK6_HW1_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK6_HW1_OP_CFG_SHIFT              1
#define PMIC_RG_BUCK_VBUCK6_HW2_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK6_OP_CFG_2
#define PMIC_RG_BUCK_VBUCK6_HW2_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK6_HW2_OP_CFG_SHIFT              2
#define PMIC_RG_BUCK_VBUCK6_HW3_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK6_OP_CFG_2
#define PMIC_RG_BUCK_VBUCK6_HW3_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK6_HW3_OP_CFG_SHIFT              3
#define PMIC_RG_BUCK_VBUCK6_RC0_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK6_OP_MODE_0
#define PMIC_RG_BUCK_VBUCK6_RC0_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK6_RC0_OP_MODE_SHIFT             0
#define PMIC_RG_BUCK_VBUCK6_RC1_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK6_OP_MODE_0
#define PMIC_RG_BUCK_VBUCK6_RC1_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK6_RC1_OP_MODE_SHIFT             1
#define PMIC_RG_BUCK_VBUCK6_RC2_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK6_OP_MODE_0
#define PMIC_RG_BUCK_VBUCK6_RC2_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK6_RC2_OP_MODE_SHIFT             2
#define PMIC_RG_BUCK_VBUCK6_RC3_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK6_OP_MODE_0
#define PMIC_RG_BUCK_VBUCK6_RC3_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK6_RC3_OP_MODE_SHIFT             3
#define PMIC_RG_BUCK_VBUCK6_RC4_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK6_OP_MODE_0
#define PMIC_RG_BUCK_VBUCK6_RC4_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK6_RC4_OP_MODE_SHIFT             4
#define PMIC_RG_BUCK_VBUCK6_RC5_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK6_OP_MODE_0
#define PMIC_RG_BUCK_VBUCK6_RC5_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK6_RC5_OP_MODE_SHIFT             5
#define PMIC_RG_BUCK_VBUCK6_RC6_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK6_OP_MODE_0
#define PMIC_RG_BUCK_VBUCK6_RC6_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK6_RC6_OP_MODE_SHIFT             6
#define PMIC_RG_BUCK_VBUCK6_RC7_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK6_OP_MODE_0
#define PMIC_RG_BUCK_VBUCK6_RC7_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK6_RC7_OP_MODE_SHIFT             7
#define PMIC_RG_BUCK_VBUCK6_RC8_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK6_OP_MODE_1
#define PMIC_RG_BUCK_VBUCK6_RC8_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK6_RC8_OP_MODE_SHIFT             0
#define PMIC_RG_BUCK_VBUCK6_RC9_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK6_OP_MODE_1
#define PMIC_RG_BUCK_VBUCK6_RC9_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK6_RC9_OP_MODE_SHIFT             1
#define PMIC_RG_BUCK_VBUCK6_RC10_OP_MODE_ADDR             \
	MT6363_BUCK_VBUCK6_OP_MODE_1
#define PMIC_RG_BUCK_VBUCK6_RC10_OP_MODE_MASK             0x1
#define PMIC_RG_BUCK_VBUCK6_RC10_OP_MODE_SHIFT            2
#define PMIC_RG_BUCK_VBUCK6_RC11_OP_MODE_ADDR             \
	MT6363_BUCK_VBUCK6_OP_MODE_1
#define PMIC_RG_BUCK_VBUCK6_RC11_OP_MODE_MASK             0x1
#define PMIC_RG_BUCK_VBUCK6_RC11_OP_MODE_SHIFT            3
#define PMIC_RG_BUCK_VBUCK6_RC12_OP_MODE_ADDR             \
	MT6363_BUCK_VBUCK6_OP_MODE_1
#define PMIC_RG_BUCK_VBUCK6_RC12_OP_MODE_MASK             0x1
#define PMIC_RG_BUCK_VBUCK6_RC12_OP_MODE_SHIFT            4
#define PMIC_RG_BUCK_VBUCK6_RC13_OP_MODE_ADDR             \
	MT6363_BUCK_VBUCK6_OP_MODE_1
#define PMIC_RG_BUCK_VBUCK6_RC13_OP_MODE_MASK             0x1
#define PMIC_RG_BUCK_VBUCK6_RC13_OP_MODE_SHIFT            5
#define PMIC_RG_BUCK_VBUCK6_HW0_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK6_OP_MODE_2
#define PMIC_RG_BUCK_VBUCK6_HW0_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK6_HW0_OP_MODE_SHIFT             0
#define PMIC_RG_BUCK_VBUCK6_HW1_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK6_OP_MODE_2
#define PMIC_RG_BUCK_VBUCK6_HW1_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK6_HW1_OP_MODE_SHIFT             1
#define PMIC_RG_BUCK_VBUCK6_HW2_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK6_OP_MODE_2
#define PMIC_RG_BUCK_VBUCK6_HW2_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK6_HW2_OP_MODE_SHIFT             2
#define PMIC_RG_BUCK_VBUCK6_HW3_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK6_OP_MODE_2
#define PMIC_RG_BUCK_VBUCK6_HW3_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK6_HW3_OP_MODE_SHIFT             3
#define PMIC_DA_VBUCK6_VOSEL_ADDR                         \
	MT6363_BUCK_VBUCK6_DBG0
#define PMIC_DA_VBUCK6_VOSEL_MASK                         0xFF
#define PMIC_DA_VBUCK6_VOSEL_SHIFT                        0
#define PMIC_DA_VBUCK6_VOSEL_GRAY_ADDR                    \
	MT6363_BUCK_VBUCK6_DBG1
#define PMIC_DA_VBUCK6_VOSEL_GRAY_MASK                    0xFF
#define PMIC_DA_VBUCK6_VOSEL_GRAY_SHIFT                   0
#define PMIC_DA_VBUCK6_EN_ADDR                            \
	MT6363_BUCK_VBUCK6_DBG2
#define PMIC_DA_VBUCK6_EN_MASK                            0x1
#define PMIC_DA_VBUCK6_EN_SHIFT                           0
#define PMIC_DA_VBUCK6_SSH_ADDR                           \
	MT6363_BUCK_VBUCK6_DBG2
#define PMIC_DA_VBUCK6_SSH_MASK                           0x1
#define PMIC_DA_VBUCK6_SSH_SHIFT                          1
#define PMIC_DA_VBUCK6_LOOP_SEL_ADDR                      \
	MT6363_BUCK_VBUCK6_DBG2
#define PMIC_DA_VBUCK6_LOOP_SEL_MASK                      0x1
#define PMIC_DA_VBUCK6_LOOP_SEL_SHIFT                     2
#define PMIC_DA_VBUCK6_R2R_PDN_ADDR                       \
	MT6363_BUCK_VBUCK6_DBG2
#define PMIC_DA_VBUCK6_R2R_PDN_MASK                       0x1
#define PMIC_DA_VBUCK6_R2R_PDN_SHIFT                      3
#define PMIC_DA_VBUCK6_DVS_EN_ADDR                        \
	MT6363_BUCK_VBUCK6_DBG2
#define PMIC_DA_VBUCK6_DVS_EN_MASK                        0x1
#define PMIC_DA_VBUCK6_DVS_EN_SHIFT                       4
#define PMIC_DA_VBUCK6_DVS_UP_ADDR                        \
	MT6363_BUCK_VBUCK6_DBG2
#define PMIC_DA_VBUCK6_DVS_UP_MASK                        0x1
#define PMIC_DA_VBUCK6_DVS_UP_SHIFT                       5
#define PMIC_DA_VBUCK6_DVS_DOWN_ADDR                      \
	MT6363_BUCK_VBUCK6_DBG2
#define PMIC_DA_VBUCK6_DVS_DOWN_MASK                      0x1
#define PMIC_DA_VBUCK6_DVS_DOWN_SHIFT                     6
#define PMIC_DA_VBUCK6_MINFREQ_DISCHARGE_ADDR             \
	MT6363_BUCK_VBUCK6_DBG2
#define PMIC_DA_VBUCK6_MINFREQ_DISCHARGE_MASK             0x1
#define PMIC_DA_VBUCK6_MINFREQ_DISCHARGE_SHIFT            7
#define PMIC_RG_BUCK_VBUCK6_CK_SW_MODE_ADDR               \
	MT6363_BUCK_VBUCK6_DBG3
#define PMIC_RG_BUCK_VBUCK6_CK_SW_MODE_MASK               0x1
#define PMIC_RG_BUCK_VBUCK6_CK_SW_MODE_SHIFT              0
#define PMIC_RG_BUCK_VBUCK6_CK_SW_EN_ADDR                 \
	MT6363_BUCK_VBUCK6_DBG3
#define PMIC_RG_BUCK_VBUCK6_CK_SW_EN_MASK                 0x1
#define PMIC_RG_BUCK_VBUCK6_CK_SW_EN_SHIFT                1
#define PMIC_RG_BUCK_VBUCK6_TRACK_STALL_BYPASS_ADDR       \
	MT6363_BUCK_VBUCK6_STALL_TRACK0
#define PMIC_RG_BUCK_VBUCK6_TRACK_STALL_BYPASS_MASK       0x1
#define PMIC_RG_BUCK_VBUCK6_TRACK_STALL_BYPASS_SHIFT      0
#define PMIC_BUCK_VBUCK7_ANA_ID_ADDR                      \
	MT6363_BUCK_VBUCK7_ANA_ID
#define PMIC_BUCK_VBUCK7_ANA_ID_MASK                      0xFF
#define PMIC_BUCK_VBUCK7_ANA_ID_SHIFT                     0
#define PMIC_BUCK_VBUCK7_DIG_ID_ADDR                      \
	MT6363_BUCK_VBUCK7_DIG_ID
#define PMIC_BUCK_VBUCK7_DIG_ID_MASK                      0xFF
#define PMIC_BUCK_VBUCK7_DIG_ID_SHIFT                     0
#define PMIC_BUCK_VBUCK7_ANA_MINOR_REV_ADDR               \
	MT6363_BUCK_VBUCK7_REV0
#define PMIC_BUCK_VBUCK7_ANA_MINOR_REV_MASK               0xF
#define PMIC_BUCK_VBUCK7_ANA_MINOR_REV_SHIFT              0
#define PMIC_BUCK_VBUCK7_ANA_MAJOR_REV_ADDR               \
	MT6363_BUCK_VBUCK7_REV0
#define PMIC_BUCK_VBUCK7_ANA_MAJOR_REV_MASK               0xF
#define PMIC_BUCK_VBUCK7_ANA_MAJOR_REV_SHIFT              4
#define PMIC_BUCK_VBUCK7_DIG_MINOR_REV_ADDR               \
	MT6363_BUCK_VBUCK7_REV1
#define PMIC_BUCK_VBUCK7_DIG_MINOR_REV_MASK               0xF
#define PMIC_BUCK_VBUCK7_DIG_MINOR_REV_SHIFT              0
#define PMIC_BUCK_VBUCK7_DIG_MAJOR_REV_ADDR               \
	MT6363_BUCK_VBUCK7_REV1
#define PMIC_BUCK_VBUCK7_DIG_MAJOR_REV_MASK               0xF
#define PMIC_BUCK_VBUCK7_DIG_MAJOR_REV_SHIFT              4
#define PMIC_BUCK_VBUCK7_DSN_CBS_ADDR                     \
	MT6363_BUCK_VBUCK7_DBI0
#define PMIC_BUCK_VBUCK7_DSN_CBS_MASK                     0x3
#define PMIC_BUCK_VBUCK7_DSN_CBS_SHIFT                    0
#define PMIC_BUCK_VBUCK7_DSN_BIX_ADDR                     \
	MT6363_BUCK_VBUCK7_DBI0
#define PMIC_BUCK_VBUCK7_DSN_BIX_MASK                     0x3
#define PMIC_BUCK_VBUCK7_DSN_BIX_SHIFT                    2
#define PMIC_BUCK_VBUCK7_DSN_ESP_ADDR                     \
	MT6363_BUCK_VBUCK7_DBI1
#define PMIC_BUCK_VBUCK7_DSN_ESP_MASK                     0xFF
#define PMIC_BUCK_VBUCK7_DSN_ESP_SHIFT                    0
#define PMIC_BUCK_VBUCK7_DSN_FPI_SSHUB_ADDR               \
	MT6363_BUCK_VBUCK7_DXI
#define PMIC_BUCK_VBUCK7_DSN_FPI_SSHUB_MASK               0x1
#define PMIC_BUCK_VBUCK7_DSN_FPI_SSHUB_SHIFT              0
#define PMIC_BUCK_VBUCK7_DSN_FPI_TRACKING_ADDR            \
	MT6363_BUCK_VBUCK7_DXI
#define PMIC_BUCK_VBUCK7_DSN_FPI_TRACKING_MASK            0x1
#define PMIC_BUCK_VBUCK7_DSN_FPI_TRACKING_SHIFT           1
#define PMIC_BUCK_VBUCK7_DSN_FPI_PREOC_ADDR               \
	MT6363_BUCK_VBUCK7_DXI
#define PMIC_BUCK_VBUCK7_DSN_FPI_PREOC_MASK               0x1
#define PMIC_BUCK_VBUCK7_DSN_FPI_PREOC_SHIFT              2
#define PMIC_BUCK_VBUCK7_DSN_FPI_VOTER_ADDR               \
	MT6363_BUCK_VBUCK7_DXI
#define PMIC_BUCK_VBUCK7_DSN_FPI_VOTER_MASK               0x1
#define PMIC_BUCK_VBUCK7_DSN_FPI_VOTER_SHIFT              3
#define PMIC_BUCK_VBUCK7_DSN_FPI_ULTRASONIC_ADDR          \
	MT6363_BUCK_VBUCK7_DXI
#define PMIC_BUCK_VBUCK7_DSN_FPI_ULTRASONIC_MASK          0x1
#define PMIC_BUCK_VBUCK7_DSN_FPI_ULTRASONIC_SHIFT         4
#define PMIC_BUCK_VBUCK7_DSN_FPI_DLC_ADDR                 \
	MT6363_BUCK_VBUCK7_DXI
#define PMIC_BUCK_VBUCK7_DSN_FPI_DLC_MASK                 0x1
#define PMIC_BUCK_VBUCK7_DSN_FPI_DLC_SHIFT                5
#define PMIC_BUCK_VBUCK7_DSN_FPI_TRAP_ADDR                \
	MT6363_BUCK_VBUCK7_DXI
#define PMIC_BUCK_VBUCK7_DSN_FPI_TRAP_MASK                0x1
#define PMIC_BUCK_VBUCK7_DSN_FPI_TRAP_SHIFT               6
#define PMIC_RG_BUCK_VBUCK7_VOSEL_SLEEP_ADDR              \
	MT6363_BUCK_VBUCK7_CON1
#define PMIC_RG_BUCK_VBUCK7_VOSEL_SLEEP_MASK              0xFF
#define PMIC_RG_BUCK_VBUCK7_VOSEL_SLEEP_SHIFT             0
#define PMIC_RG_BUCK_VBUCK7_SELR2R_CTRL_ADDR              \
	MT6363_BUCK_VBUCK7_SLP_CON
#define PMIC_RG_BUCK_VBUCK7_SELR2R_CTRL_MASK              0x1
#define PMIC_RG_BUCK_VBUCK7_SELR2R_CTRL_SHIFT             0
#define PMIC_RG_BUCK_VBUCK7_ONLV_EN_ADDR                  \
	MT6363_BUCK_VBUCK7_SLP_CON
#define PMIC_RG_BUCK_VBUCK7_ONLV_EN_MASK                  0x1
#define PMIC_RG_BUCK_VBUCK7_ONLV_EN_SHIFT                 4
#define PMIC_RG_BUCK_VBUCK7_DVS_EN_MASK_ADDR              \
	MT6363_BUCK_VBUCK7_DVS_CON
#define PMIC_RG_BUCK_VBUCK7_DVS_EN_MASK_MASK              0x1
#define PMIC_RG_BUCK_VBUCK7_DVS_EN_MASK_SHIFT             0
#define PMIC_RG_BUCK_VBUCK7_DVS_UP_MASK_ADDR              \
	MT6363_BUCK_VBUCK7_DVS_CON
#define PMIC_RG_BUCK_VBUCK7_DVS_UP_MASK_MASK              0x1
#define PMIC_RG_BUCK_VBUCK7_DVS_UP_MASK_SHIFT             1
#define PMIC_RG_BUCK_VBUCK7_DVS_DOWN_MASK_ADDR            \
	MT6363_BUCK_VBUCK7_DVS_CON
#define PMIC_RG_BUCK_VBUCK7_DVS_DOWN_MASK_MASK            0x1
#define PMIC_RG_BUCK_VBUCK7_DVS_DOWN_MASK_SHIFT           2
#define PMIC_RG_BUCK_VBUCK7_SFCHG_RRATE_ADDR              \
	MT6363_BUCK_VBUCK7_CFG0
#define PMIC_RG_BUCK_VBUCK7_SFCHG_RRATE_MASK              0x7F
#define PMIC_RG_BUCK_VBUCK7_SFCHG_RRATE_SHIFT             0
#define PMIC_RG_BUCK_VBUCK7_SFCHG_REN_ADDR                \
	MT6363_BUCK_VBUCK7_CFG0
#define PMIC_RG_BUCK_VBUCK7_SFCHG_REN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK7_SFCHG_REN_SHIFT               7
#define PMIC_RG_BUCK_VBUCK7_SFCHG_FRATE_ADDR              \
	MT6363_BUCK_VBUCK7_CFG1
#define PMIC_RG_BUCK_VBUCK7_SFCHG_FRATE_MASK              0x7F
#define PMIC_RG_BUCK_VBUCK7_SFCHG_FRATE_SHIFT             0
#define PMIC_RG_BUCK_VBUCK7_SFCHG_FEN_ADDR                \
	MT6363_BUCK_VBUCK7_CFG1
#define PMIC_RG_BUCK_VBUCK7_SFCHG_FEN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK7_SFCHG_FEN_SHIFT               7
#define PMIC_RG_BUCK_VBUCK7_VOSEL_DLY_TD_ADDR             \
	MT6363_BUCK_VBUCK7_VOSEL_CON0
#define PMIC_RG_BUCK_VBUCK7_VOSEL_DLY_TD_MASK             0x7
#define PMIC_RG_BUCK_VBUCK7_VOSEL_DLY_TD_SHIFT            0
#define PMIC_RG_BUCK_VBUCK7_RC0_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK7_OP_EN_0
#define PMIC_RG_BUCK_VBUCK7_RC0_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK7_RC0_OP_EN_SHIFT               0
#define PMIC_RG_BUCK_VBUCK7_RC1_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK7_OP_EN_0
#define PMIC_RG_BUCK_VBUCK7_RC1_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK7_RC1_OP_EN_SHIFT               1
#define PMIC_RG_BUCK_VBUCK7_RC2_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK7_OP_EN_0
#define PMIC_RG_BUCK_VBUCK7_RC2_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK7_RC2_OP_EN_SHIFT               2
#define PMIC_RG_BUCK_VBUCK7_RC3_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK7_OP_EN_0
#define PMIC_RG_BUCK_VBUCK7_RC3_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK7_RC3_OP_EN_SHIFT               3
#define PMIC_RG_BUCK_VBUCK7_RC4_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK7_OP_EN_0
#define PMIC_RG_BUCK_VBUCK7_RC4_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK7_RC4_OP_EN_SHIFT               4
#define PMIC_RG_BUCK_VBUCK7_RC5_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK7_OP_EN_0
#define PMIC_RG_BUCK_VBUCK7_RC5_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK7_RC5_OP_EN_SHIFT               5
#define PMIC_RG_BUCK_VBUCK7_RC6_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK7_OP_EN_0
#define PMIC_RG_BUCK_VBUCK7_RC6_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK7_RC6_OP_EN_SHIFT               6
#define PMIC_RG_BUCK_VBUCK7_RC7_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK7_OP_EN_0
#define PMIC_RG_BUCK_VBUCK7_RC7_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK7_RC7_OP_EN_SHIFT               7
#define PMIC_RG_BUCK_VBUCK7_RC8_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK7_OP_EN_1
#define PMIC_RG_BUCK_VBUCK7_RC8_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK7_RC8_OP_EN_SHIFT               0
#define PMIC_RG_BUCK_VBUCK7_RC9_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK7_OP_EN_1
#define PMIC_RG_BUCK_VBUCK7_RC9_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK7_RC9_OP_EN_SHIFT               1
#define PMIC_RG_BUCK_VBUCK7_RC10_OP_EN_ADDR               \
	MT6363_BUCK_VBUCK7_OP_EN_1
#define PMIC_RG_BUCK_VBUCK7_RC10_OP_EN_MASK               0x1
#define PMIC_RG_BUCK_VBUCK7_RC10_OP_EN_SHIFT              2
#define PMIC_RG_BUCK_VBUCK7_RC11_OP_EN_ADDR               \
	MT6363_BUCK_VBUCK7_OP_EN_1
#define PMIC_RG_BUCK_VBUCK7_RC11_OP_EN_MASK               0x1
#define PMIC_RG_BUCK_VBUCK7_RC11_OP_EN_SHIFT              3
#define PMIC_RG_BUCK_VBUCK7_RC12_OP_EN_ADDR               \
	MT6363_BUCK_VBUCK7_OP_EN_1
#define PMIC_RG_BUCK_VBUCK7_RC12_OP_EN_MASK               0x1
#define PMIC_RG_BUCK_VBUCK7_RC12_OP_EN_SHIFT              4
#define PMIC_RG_BUCK_VBUCK7_RC13_OP_EN_ADDR               \
	MT6363_BUCK_VBUCK7_OP_EN_1
#define PMIC_RG_BUCK_VBUCK7_RC13_OP_EN_MASK               0x1
#define PMIC_RG_BUCK_VBUCK7_RC13_OP_EN_SHIFT              5
#define PMIC_RG_BUCK_VBUCK7_HW0_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK7_OP_EN_2
#define PMIC_RG_BUCK_VBUCK7_HW0_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK7_HW0_OP_EN_SHIFT               0
#define PMIC_RG_BUCK_VBUCK7_HW1_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK7_OP_EN_2
#define PMIC_RG_BUCK_VBUCK7_HW1_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK7_HW1_OP_EN_SHIFT               1
#define PMIC_RG_BUCK_VBUCK7_HW2_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK7_OP_EN_2
#define PMIC_RG_BUCK_VBUCK7_HW2_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK7_HW2_OP_EN_SHIFT               2
#define PMIC_RG_BUCK_VBUCK7_HW3_OP_EN_ADDR                \
	MT6363_BUCK_VBUCK7_OP_EN_2
#define PMIC_RG_BUCK_VBUCK7_HW3_OP_EN_MASK                0x1
#define PMIC_RG_BUCK_VBUCK7_HW3_OP_EN_SHIFT               3
#define PMIC_RG_BUCK_VBUCK7_SW_OP_EN_ADDR                 \
	MT6363_BUCK_VBUCK7_OP_EN_2
#define PMIC_RG_BUCK_VBUCK7_SW_OP_EN_MASK                 0x1
#define PMIC_RG_BUCK_VBUCK7_SW_OP_EN_SHIFT                7
#define PMIC_RG_BUCK_VBUCK7_RC0_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK7_OP_CFG_0
#define PMIC_RG_BUCK_VBUCK7_RC0_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK7_RC0_OP_CFG_SHIFT              0
#define PMIC_RG_BUCK_VBUCK7_RC1_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK7_OP_CFG_0
#define PMIC_RG_BUCK_VBUCK7_RC1_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK7_RC1_OP_CFG_SHIFT              1
#define PMIC_RG_BUCK_VBUCK7_RC2_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK7_OP_CFG_0
#define PMIC_RG_BUCK_VBUCK7_RC2_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK7_RC2_OP_CFG_SHIFT              2
#define PMIC_RG_BUCK_VBUCK7_RC3_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK7_OP_CFG_0
#define PMIC_RG_BUCK_VBUCK7_RC3_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK7_RC3_OP_CFG_SHIFT              3
#define PMIC_RG_BUCK_VBUCK7_RC4_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK7_OP_CFG_0
#define PMIC_RG_BUCK_VBUCK7_RC4_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK7_RC4_OP_CFG_SHIFT              4
#define PMIC_RG_BUCK_VBUCK7_RC5_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK7_OP_CFG_0
#define PMIC_RG_BUCK_VBUCK7_RC5_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK7_RC5_OP_CFG_SHIFT              5
#define PMIC_RG_BUCK_VBUCK7_RC6_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK7_OP_CFG_0
#define PMIC_RG_BUCK_VBUCK7_RC6_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK7_RC6_OP_CFG_SHIFT              6
#define PMIC_RG_BUCK_VBUCK7_RC7_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK7_OP_CFG_0
#define PMIC_RG_BUCK_VBUCK7_RC7_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK7_RC7_OP_CFG_SHIFT              7
#define PMIC_RG_BUCK_VBUCK7_RC8_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK7_OP_CFG_1
#define PMIC_RG_BUCK_VBUCK7_RC8_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK7_RC8_OP_CFG_SHIFT              0
#define PMIC_RG_BUCK_VBUCK7_RC9_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK7_OP_CFG_1
#define PMIC_RG_BUCK_VBUCK7_RC9_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK7_RC9_OP_CFG_SHIFT              1
#define PMIC_RG_BUCK_VBUCK7_RC10_OP_CFG_ADDR              \
	MT6363_BUCK_VBUCK7_OP_CFG_1
#define PMIC_RG_BUCK_VBUCK7_RC10_OP_CFG_MASK              0x1
#define PMIC_RG_BUCK_VBUCK7_RC10_OP_CFG_SHIFT             2
#define PMIC_RG_BUCK_VBUCK7_RC11_OP_CFG_ADDR              \
	MT6363_BUCK_VBUCK7_OP_CFG_1
#define PMIC_RG_BUCK_VBUCK7_RC11_OP_CFG_MASK              0x1
#define PMIC_RG_BUCK_VBUCK7_RC11_OP_CFG_SHIFT             3
#define PMIC_RG_BUCK_VBUCK7_RC12_OP_CFG_ADDR              \
	MT6363_BUCK_VBUCK7_OP_CFG_1
#define PMIC_RG_BUCK_VBUCK7_RC12_OP_CFG_MASK              0x1
#define PMIC_RG_BUCK_VBUCK7_RC12_OP_CFG_SHIFT             4
#define PMIC_RG_BUCK_VBUCK7_RC13_OP_CFG_ADDR              \
	MT6363_BUCK_VBUCK7_OP_CFG_1
#define PMIC_RG_BUCK_VBUCK7_RC13_OP_CFG_MASK              0x1
#define PMIC_RG_BUCK_VBUCK7_RC13_OP_CFG_SHIFT             5
#define PMIC_RG_BUCK_VBUCK7_HW0_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK7_OP_CFG_2
#define PMIC_RG_BUCK_VBUCK7_HW0_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK7_HW0_OP_CFG_SHIFT              0
#define PMIC_RG_BUCK_VBUCK7_HW1_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK7_OP_CFG_2
#define PMIC_RG_BUCK_VBUCK7_HW1_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK7_HW1_OP_CFG_SHIFT              1
#define PMIC_RG_BUCK_VBUCK7_HW2_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK7_OP_CFG_2
#define PMIC_RG_BUCK_VBUCK7_HW2_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK7_HW2_OP_CFG_SHIFT              2
#define PMIC_RG_BUCK_VBUCK7_HW3_OP_CFG_ADDR               \
	MT6363_BUCK_VBUCK7_OP_CFG_2
#define PMIC_RG_BUCK_VBUCK7_HW3_OP_CFG_MASK               0x1
#define PMIC_RG_BUCK_VBUCK7_HW3_OP_CFG_SHIFT              3
#define PMIC_RG_BUCK_VBUCK7_RC0_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK7_OP_MODE_0
#define PMIC_RG_BUCK_VBUCK7_RC0_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK7_RC0_OP_MODE_SHIFT             0
#define PMIC_RG_BUCK_VBUCK7_RC1_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK7_OP_MODE_0
#define PMIC_RG_BUCK_VBUCK7_RC1_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK7_RC1_OP_MODE_SHIFT             1
#define PMIC_RG_BUCK_VBUCK7_RC2_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK7_OP_MODE_0
#define PMIC_RG_BUCK_VBUCK7_RC2_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK7_RC2_OP_MODE_SHIFT             2
#define PMIC_RG_BUCK_VBUCK7_RC3_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK7_OP_MODE_0
#define PMIC_RG_BUCK_VBUCK7_RC3_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK7_RC3_OP_MODE_SHIFT             3
#define PMIC_RG_BUCK_VBUCK7_RC4_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK7_OP_MODE_0
#define PMIC_RG_BUCK_VBUCK7_RC4_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK7_RC4_OP_MODE_SHIFT             4
#define PMIC_RG_BUCK_VBUCK7_RC5_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK7_OP_MODE_0
#define PMIC_RG_BUCK_VBUCK7_RC5_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK7_RC5_OP_MODE_SHIFT             5
#define PMIC_RG_BUCK_VBUCK7_RC6_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK7_OP_MODE_0
#define PMIC_RG_BUCK_VBUCK7_RC6_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK7_RC6_OP_MODE_SHIFT             6
#define PMIC_RG_BUCK_VBUCK7_RC7_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK7_OP_MODE_0
#define PMIC_RG_BUCK_VBUCK7_RC7_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK7_RC7_OP_MODE_SHIFT             7
#define PMIC_RG_BUCK_VBUCK7_RC8_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK7_OP_MODE_1
#define PMIC_RG_BUCK_VBUCK7_RC8_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK7_RC8_OP_MODE_SHIFT             0
#define PMIC_RG_BUCK_VBUCK7_RC9_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK7_OP_MODE_1
#define PMIC_RG_BUCK_VBUCK7_RC9_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK7_RC9_OP_MODE_SHIFT             1
#define PMIC_RG_BUCK_VBUCK7_RC10_OP_MODE_ADDR             \
	MT6363_BUCK_VBUCK7_OP_MODE_1
#define PMIC_RG_BUCK_VBUCK7_RC10_OP_MODE_MASK             0x1
#define PMIC_RG_BUCK_VBUCK7_RC10_OP_MODE_SHIFT            2
#define PMIC_RG_BUCK_VBUCK7_RC11_OP_MODE_ADDR             \
	MT6363_BUCK_VBUCK7_OP_MODE_1
#define PMIC_RG_BUCK_VBUCK7_RC11_OP_MODE_MASK             0x1
#define PMIC_RG_BUCK_VBUCK7_RC11_OP_MODE_SHIFT            3
#define PMIC_RG_BUCK_VBUCK7_RC12_OP_MODE_ADDR             \
	MT6363_BUCK_VBUCK7_OP_MODE_1
#define PMIC_RG_BUCK_VBUCK7_RC12_OP_MODE_MASK             0x1
#define PMIC_RG_BUCK_VBUCK7_RC12_OP_MODE_SHIFT            4
#define PMIC_RG_BUCK_VBUCK7_RC13_OP_MODE_ADDR             \
	MT6363_BUCK_VBUCK7_OP_MODE_1
#define PMIC_RG_BUCK_VBUCK7_RC13_OP_MODE_MASK             0x1
#define PMIC_RG_BUCK_VBUCK7_RC13_OP_MODE_SHIFT            5
#define PMIC_RG_BUCK_VBUCK7_HW0_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK7_OP_MODE_2
#define PMIC_RG_BUCK_VBUCK7_HW0_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK7_HW0_OP_MODE_SHIFT             0
#define PMIC_RG_BUCK_VBUCK7_HW1_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK7_OP_MODE_2
#define PMIC_RG_BUCK_VBUCK7_HW1_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK7_HW1_OP_MODE_SHIFT             1
#define PMIC_RG_BUCK_VBUCK7_HW2_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK7_OP_MODE_2
#define PMIC_RG_BUCK_VBUCK7_HW2_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK7_HW2_OP_MODE_SHIFT             2
#define PMIC_RG_BUCK_VBUCK7_HW3_OP_MODE_ADDR              \
	MT6363_BUCK_VBUCK7_OP_MODE_2
#define PMIC_RG_BUCK_VBUCK7_HW3_OP_MODE_MASK              0x1
#define PMIC_RG_BUCK_VBUCK7_HW3_OP_MODE_SHIFT             3
#define PMIC_DA_VBUCK7_VOSEL_ADDR                         \
	MT6363_BUCK_VBUCK7_DBG0
#define PMIC_DA_VBUCK7_VOSEL_MASK                         0xFF
#define PMIC_DA_VBUCK7_VOSEL_SHIFT                        0
#define PMIC_DA_VBUCK7_VOSEL_GRAY_ADDR                    \
	MT6363_BUCK_VBUCK7_DBG1
#define PMIC_DA_VBUCK7_VOSEL_GRAY_MASK                    0xFF
#define PMIC_DA_VBUCK7_VOSEL_GRAY_SHIFT                   0
#define PMIC_DA_VBUCK7_EN_ADDR                            \
	MT6363_BUCK_VBUCK7_DBG2
#define PMIC_DA_VBUCK7_EN_MASK                            0x1
#define PMIC_DA_VBUCK7_EN_SHIFT                           0
#define PMIC_DA_VBUCK7_SSH_ADDR                           \
	MT6363_BUCK_VBUCK7_DBG2
#define PMIC_DA_VBUCK7_SSH_MASK                           0x1
#define PMIC_DA_VBUCK7_SSH_SHIFT                          1
#define PMIC_DA_VBUCK7_LOOP_SEL_ADDR                      \
	MT6363_BUCK_VBUCK7_DBG2
#define PMIC_DA_VBUCK7_LOOP_SEL_MASK                      0x1
#define PMIC_DA_VBUCK7_LOOP_SEL_SHIFT                     2
#define PMIC_DA_VBUCK7_R2R_PDN_ADDR                       \
	MT6363_BUCK_VBUCK7_DBG2
#define PMIC_DA_VBUCK7_R2R_PDN_MASK                       0x1
#define PMIC_DA_VBUCK7_R2R_PDN_SHIFT                      3
#define PMIC_DA_VBUCK7_DVS_EN_ADDR                        \
	MT6363_BUCK_VBUCK7_DBG2
#define PMIC_DA_VBUCK7_DVS_EN_MASK                        0x1
#define PMIC_DA_VBUCK7_DVS_EN_SHIFT                       4
#define PMIC_DA_VBUCK7_DVS_UP_ADDR                        \
	MT6363_BUCK_VBUCK7_DBG2
#define PMIC_DA_VBUCK7_DVS_UP_MASK                        0x1
#define PMIC_DA_VBUCK7_DVS_UP_SHIFT                       5
#define PMIC_DA_VBUCK7_DVS_DOWN_ADDR                      \
	MT6363_BUCK_VBUCK7_DBG2
#define PMIC_DA_VBUCK7_DVS_DOWN_MASK                      0x1
#define PMIC_DA_VBUCK7_DVS_DOWN_SHIFT                     6
#define PMIC_DA_VBUCK7_MINFREQ_DISCHARGE_ADDR             \
	MT6363_BUCK_VBUCK7_DBG2
#define PMIC_DA_VBUCK7_MINFREQ_DISCHARGE_MASK             0x1
#define PMIC_DA_VBUCK7_MINFREQ_DISCHARGE_SHIFT            7
#define PMIC_RG_BUCK_VBUCK7_CK_SW_MODE_ADDR               \
	MT6363_BUCK_VBUCK7_DBG3
#define PMIC_RG_BUCK_VBUCK7_CK_SW_MODE_MASK               0x1
#define PMIC_RG_BUCK_VBUCK7_CK_SW_MODE_SHIFT              0
#define PMIC_RG_BUCK_VBUCK7_CK_SW_EN_ADDR                 \
	MT6363_BUCK_VBUCK7_DBG3
#define PMIC_RG_BUCK_VBUCK7_CK_SW_EN_MASK                 0x1
#define PMIC_RG_BUCK_VBUCK7_CK_SW_EN_SHIFT                1
#define PMIC_RG_BUCK_VBUCK7_TRACK_STALL_BYPASS_ADDR       \
	MT6363_BUCK_VBUCK7_STALL_TRACK0
#define PMIC_RG_BUCK_VBUCK7_TRACK_STALL_BYPASS_MASK       0x1
#define PMIC_RG_BUCK_VBUCK7_TRACK_STALL_BYPASS_SHIFT      0
#define PMIC_BUCK_VS1_ANA_ID_ADDR                         \
	MT6363_BUCK_VS1_ANA_ID
#define PMIC_BUCK_VS1_ANA_ID_MASK                         0xFF
#define PMIC_BUCK_VS1_ANA_ID_SHIFT                        0
#define PMIC_BUCK_VS1_DIG_ID_ADDR                         \
	MT6363_BUCK_VS1_DIG_ID
#define PMIC_BUCK_VS1_DIG_ID_MASK                         0xFF
#define PMIC_BUCK_VS1_DIG_ID_SHIFT                        0
#define PMIC_BUCK_VS1_ANA_MINOR_REV_ADDR                  \
	MT6363_BUCK_VS1_REV0
#define PMIC_BUCK_VS1_ANA_MINOR_REV_MASK                  0xF
#define PMIC_BUCK_VS1_ANA_MINOR_REV_SHIFT                 0
#define PMIC_BUCK_VS1_ANA_MAJOR_REV_ADDR                  \
	MT6363_BUCK_VS1_REV0
#define PMIC_BUCK_VS1_ANA_MAJOR_REV_MASK                  0xF
#define PMIC_BUCK_VS1_ANA_MAJOR_REV_SHIFT                 4
#define PMIC_BUCK_VS1_DIG_MINOR_REV_ADDR                  \
	MT6363_BUCK_VS1_REV1
#define PMIC_BUCK_VS1_DIG_MINOR_REV_MASK                  0xF
#define PMIC_BUCK_VS1_DIG_MINOR_REV_SHIFT                 0
#define PMIC_BUCK_VS1_DIG_MAJOR_REV_ADDR                  \
	MT6363_BUCK_VS1_REV1
#define PMIC_BUCK_VS1_DIG_MAJOR_REV_MASK                  0xF
#define PMIC_BUCK_VS1_DIG_MAJOR_REV_SHIFT                 4
#define PMIC_BUCK_VS1_DSN_CBS_ADDR                        \
	MT6363_BUCK_VS1_DBI0
#define PMIC_BUCK_VS1_DSN_CBS_MASK                        0x3
#define PMIC_BUCK_VS1_DSN_CBS_SHIFT                       0
#define PMIC_BUCK_VS1_DSN_BIX_ADDR                        \
	MT6363_BUCK_VS1_DBI0
#define PMIC_BUCK_VS1_DSN_BIX_MASK                        0x3
#define PMIC_BUCK_VS1_DSN_BIX_SHIFT                       2
#define PMIC_BUCK_VS1_DSN_ESP_ADDR                        \
	MT6363_BUCK_VS1_DBI1
#define PMIC_BUCK_VS1_DSN_ESP_MASK                        0xFF
#define PMIC_BUCK_VS1_DSN_ESP_SHIFT                       0
#define PMIC_BUCK_VS1_DSN_FPI_SSHUB_ADDR                  \
	MT6363_BUCK_VS1_DXI
#define PMIC_BUCK_VS1_DSN_FPI_SSHUB_MASK                  0x1
#define PMIC_BUCK_VS1_DSN_FPI_SSHUB_SHIFT                 0
#define PMIC_BUCK_VS1_DSN_FPI_TRACKING_ADDR               \
	MT6363_BUCK_VS1_DXI
#define PMIC_BUCK_VS1_DSN_FPI_TRACKING_MASK               0x1
#define PMIC_BUCK_VS1_DSN_FPI_TRACKING_SHIFT              1
#define PMIC_BUCK_VS1_DSN_FPI_PREOC_ADDR                  \
	MT6363_BUCK_VS1_DXI
#define PMIC_BUCK_VS1_DSN_FPI_PREOC_MASK                  0x1
#define PMIC_BUCK_VS1_DSN_FPI_PREOC_SHIFT                 2
#define PMIC_BUCK_VS1_DSN_FPI_VOTER_ADDR                  \
	MT6363_BUCK_VS1_DXI
#define PMIC_BUCK_VS1_DSN_FPI_VOTER_MASK                  0x1
#define PMIC_BUCK_VS1_DSN_FPI_VOTER_SHIFT                 3
#define PMIC_BUCK_VS1_DSN_FPI_ULTRASONIC_ADDR             \
	MT6363_BUCK_VS1_DXI
#define PMIC_BUCK_VS1_DSN_FPI_ULTRASONIC_MASK             0x1
#define PMIC_BUCK_VS1_DSN_FPI_ULTRASONIC_SHIFT            4
#define PMIC_BUCK_VS1_DSN_FPI_DLC_ADDR                    \
	MT6363_BUCK_VS1_DXI
#define PMIC_BUCK_VS1_DSN_FPI_DLC_MASK                    0x1
#define PMIC_BUCK_VS1_DSN_FPI_DLC_SHIFT                   5
#define PMIC_BUCK_VS1_DSN_FPI_TRAP_ADDR                   \
	MT6363_BUCK_VS1_DXI
#define PMIC_BUCK_VS1_DSN_FPI_TRAP_MASK                   0x1
#define PMIC_BUCK_VS1_DSN_FPI_TRAP_SHIFT                  6
#define PMIC_RG_BUCK_VS1_VOSEL_SLEEP_ADDR                 \
	MT6363_BUCK_VS1_CON1
#define PMIC_RG_BUCK_VS1_VOSEL_SLEEP_MASK                 0xFF
#define PMIC_RG_BUCK_VS1_VOSEL_SLEEP_SHIFT                0
#define PMIC_RG_BUCK_VS1_SELR2R_CTRL_ADDR                 \
	MT6363_BUCK_VS1_SLP_CON
#define PMIC_RG_BUCK_VS1_SELR2R_CTRL_MASK                 0x1
#define PMIC_RG_BUCK_VS1_SELR2R_CTRL_SHIFT                0
#define PMIC_RG_BUCK_VS1_ONLV_EN_ADDR                     \
	MT6363_BUCK_VS1_SLP_CON
#define PMIC_RG_BUCK_VS1_ONLV_EN_MASK                     0x1
#define PMIC_RG_BUCK_VS1_ONLV_EN_SHIFT                    4
#define PMIC_RG_BUCK_VS1_DVS_EN_MASK_ADDR                 \
	MT6363_BUCK_VS1_DVS_CON
#define PMIC_RG_BUCK_VS1_DVS_EN_MASK_MASK                 0x1
#define PMIC_RG_BUCK_VS1_DVS_EN_MASK_SHIFT                0
#define PMIC_RG_BUCK_VS1_DVS_UP_MASK_ADDR                 \
	MT6363_BUCK_VS1_DVS_CON
#define PMIC_RG_BUCK_VS1_DVS_UP_MASK_MASK                 0x1
#define PMIC_RG_BUCK_VS1_DVS_UP_MASK_SHIFT                1
#define PMIC_RG_BUCK_VS1_DVS_DOWN_MASK_ADDR               \
	MT6363_BUCK_VS1_DVS_CON
#define PMIC_RG_BUCK_VS1_DVS_DOWN_MASK_MASK               0x1
#define PMIC_RG_BUCK_VS1_DVS_DOWN_MASK_SHIFT              2
#define PMIC_RG_BUCK_VS1_SFCHG_RRATE_ADDR                 \
	MT6363_BUCK_VS1_CFG0
#define PMIC_RG_BUCK_VS1_SFCHG_RRATE_MASK                 0x7F
#define PMIC_RG_BUCK_VS1_SFCHG_RRATE_SHIFT                0
#define PMIC_RG_BUCK_VS1_SFCHG_REN_ADDR                   \
	MT6363_BUCK_VS1_CFG0
#define PMIC_RG_BUCK_VS1_SFCHG_REN_MASK                   0x1
#define PMIC_RG_BUCK_VS1_SFCHG_REN_SHIFT                  7
#define PMIC_RG_BUCK_VS1_SFCHG_FRATE_ADDR                 \
	MT6363_BUCK_VS1_CFG1
#define PMIC_RG_BUCK_VS1_SFCHG_FRATE_MASK                 0x7F
#define PMIC_RG_BUCK_VS1_SFCHG_FRATE_SHIFT                0
#define PMIC_RG_BUCK_VS1_SFCHG_FEN_ADDR                   \
	MT6363_BUCK_VS1_CFG1
#define PMIC_RG_BUCK_VS1_SFCHG_FEN_MASK                   0x1
#define PMIC_RG_BUCK_VS1_SFCHG_FEN_SHIFT                  7
#define PMIC_RG_BUCK_VS1_VOSEL_DLY_TD_ADDR                \
	MT6363_BUCK_VS1_VOSEL_CON0
#define PMIC_RG_BUCK_VS1_VOSEL_DLY_TD_MASK                0x7
#define PMIC_RG_BUCK_VS1_VOSEL_DLY_TD_SHIFT               0
#define PMIC_RG_BUCK_VS1_RC0_OP_EN_ADDR                   \
	MT6363_BUCK_VS1_OP_EN_0
#define PMIC_RG_BUCK_VS1_RC0_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VS1_RC0_OP_EN_SHIFT                  0
#define PMIC_RG_BUCK_VS1_RC1_OP_EN_ADDR                   \
	MT6363_BUCK_VS1_OP_EN_0
#define PMIC_RG_BUCK_VS1_RC1_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VS1_RC1_OP_EN_SHIFT                  1
#define PMIC_RG_BUCK_VS1_RC2_OP_EN_ADDR                   \
	MT6363_BUCK_VS1_OP_EN_0
#define PMIC_RG_BUCK_VS1_RC2_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VS1_RC2_OP_EN_SHIFT                  2
#define PMIC_RG_BUCK_VS1_RC3_OP_EN_ADDR                   \
	MT6363_BUCK_VS1_OP_EN_0
#define PMIC_RG_BUCK_VS1_RC3_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VS1_RC3_OP_EN_SHIFT                  3
#define PMIC_RG_BUCK_VS1_RC4_OP_EN_ADDR                   \
	MT6363_BUCK_VS1_OP_EN_0
#define PMIC_RG_BUCK_VS1_RC4_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VS1_RC4_OP_EN_SHIFT                  4
#define PMIC_RG_BUCK_VS1_RC5_OP_EN_ADDR                   \
	MT6363_BUCK_VS1_OP_EN_0
#define PMIC_RG_BUCK_VS1_RC5_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VS1_RC5_OP_EN_SHIFT                  5
#define PMIC_RG_BUCK_VS1_RC6_OP_EN_ADDR                   \
	MT6363_BUCK_VS1_OP_EN_0
#define PMIC_RG_BUCK_VS1_RC6_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VS1_RC6_OP_EN_SHIFT                  6
#define PMIC_RG_BUCK_VS1_RC7_OP_EN_ADDR                   \
	MT6363_BUCK_VS1_OP_EN_0
#define PMIC_RG_BUCK_VS1_RC7_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VS1_RC7_OP_EN_SHIFT                  7
#define PMIC_RG_BUCK_VS1_RC8_OP_EN_ADDR                   \
	MT6363_BUCK_VS1_OP_EN_1
#define PMIC_RG_BUCK_VS1_RC8_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VS1_RC8_OP_EN_SHIFT                  0
#define PMIC_RG_BUCK_VS1_RC9_OP_EN_ADDR                   \
	MT6363_BUCK_VS1_OP_EN_1
#define PMIC_RG_BUCK_VS1_RC9_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VS1_RC9_OP_EN_SHIFT                  1
#define PMIC_RG_BUCK_VS1_RC10_OP_EN_ADDR                  \
	MT6363_BUCK_VS1_OP_EN_1
#define PMIC_RG_BUCK_VS1_RC10_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VS1_RC10_OP_EN_SHIFT                 2
#define PMIC_RG_BUCK_VS1_RC11_OP_EN_ADDR                  \
	MT6363_BUCK_VS1_OP_EN_1
#define PMIC_RG_BUCK_VS1_RC11_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VS1_RC11_OP_EN_SHIFT                 3
#define PMIC_RG_BUCK_VS1_RC12_OP_EN_ADDR                  \
	MT6363_BUCK_VS1_OP_EN_1
#define PMIC_RG_BUCK_VS1_RC12_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VS1_RC12_OP_EN_SHIFT                 4
#define PMIC_RG_BUCK_VS1_RC13_OP_EN_ADDR                  \
	MT6363_BUCK_VS1_OP_EN_1
#define PMIC_RG_BUCK_VS1_RC13_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VS1_RC13_OP_EN_SHIFT                 5
#define PMIC_RG_BUCK_VS1_HW0_OP_EN_ADDR                   \
	MT6363_BUCK_VS1_OP_EN_2
#define PMIC_RG_BUCK_VS1_HW0_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VS1_HW0_OP_EN_SHIFT                  0
#define PMIC_RG_BUCK_VS1_HW1_OP_EN_ADDR                   \
	MT6363_BUCK_VS1_OP_EN_2
#define PMIC_RG_BUCK_VS1_HW1_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VS1_HW1_OP_EN_SHIFT                  1
#define PMIC_RG_BUCK_VS1_HW2_OP_EN_ADDR                   \
	MT6363_BUCK_VS1_OP_EN_2
#define PMIC_RG_BUCK_VS1_HW2_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VS1_HW2_OP_EN_SHIFT                  2
#define PMIC_RG_BUCK_VS1_HW3_OP_EN_ADDR                   \
	MT6363_BUCK_VS1_OP_EN_2
#define PMIC_RG_BUCK_VS1_HW3_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VS1_HW3_OP_EN_SHIFT                  3
#define PMIC_RG_BUCK_VS1_HW4_OP_EN_ADDR                   \
	MT6363_BUCK_VS1_OP_EN_2
#define PMIC_RG_BUCK_VS1_HW4_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VS1_HW4_OP_EN_SHIFT                  4
#define PMIC_RG_BUCK_VS1_SW_OP_EN_ADDR                    \
	MT6363_BUCK_VS1_OP_EN_2
#define PMIC_RG_BUCK_VS1_SW_OP_EN_MASK                    0x1
#define PMIC_RG_BUCK_VS1_SW_OP_EN_SHIFT                   7
#define PMIC_RG_BUCK_VS1_RC0_OP_CFG_ADDR                  \
	MT6363_BUCK_VS1_OP_CFG_0
#define PMIC_RG_BUCK_VS1_RC0_OP_CFG_MASK                  0x1
#define PMIC_RG_BUCK_VS1_RC0_OP_CFG_SHIFT                 0
#define PMIC_RG_BUCK_VS1_RC1_OP_CFG_ADDR                  \
	MT6363_BUCK_VS1_OP_CFG_0
#define PMIC_RG_BUCK_VS1_RC1_OP_CFG_MASK                  0x1
#define PMIC_RG_BUCK_VS1_RC1_OP_CFG_SHIFT                 1
#define PMIC_RG_BUCK_VS1_RC2_OP_CFG_ADDR                  \
	MT6363_BUCK_VS1_OP_CFG_0
#define PMIC_RG_BUCK_VS1_RC2_OP_CFG_MASK                  0x1
#define PMIC_RG_BUCK_VS1_RC2_OP_CFG_SHIFT                 2
#define PMIC_RG_BUCK_VS1_RC3_OP_CFG_ADDR                  \
	MT6363_BUCK_VS1_OP_CFG_0
#define PMIC_RG_BUCK_VS1_RC3_OP_CFG_MASK                  0x1
#define PMIC_RG_BUCK_VS1_RC3_OP_CFG_SHIFT                 3
#define PMIC_RG_BUCK_VS1_RC4_OP_CFG_ADDR                  \
	MT6363_BUCK_VS1_OP_CFG_0
#define PMIC_RG_BUCK_VS1_RC4_OP_CFG_MASK                  0x1
#define PMIC_RG_BUCK_VS1_RC4_OP_CFG_SHIFT                 4
#define PMIC_RG_BUCK_VS1_RC5_OP_CFG_ADDR                  \
	MT6363_BUCK_VS1_OP_CFG_0
#define PMIC_RG_BUCK_VS1_RC5_OP_CFG_MASK                  0x1
#define PMIC_RG_BUCK_VS1_RC5_OP_CFG_SHIFT                 5
#define PMIC_RG_BUCK_VS1_RC6_OP_CFG_ADDR                  \
	MT6363_BUCK_VS1_OP_CFG_0
#define PMIC_RG_BUCK_VS1_RC6_OP_CFG_MASK                  0x1
#define PMIC_RG_BUCK_VS1_RC6_OP_CFG_SHIFT                 6
#define PMIC_RG_BUCK_VS1_RC7_OP_CFG_ADDR                  \
	MT6363_BUCK_VS1_OP_CFG_0
#define PMIC_RG_BUCK_VS1_RC7_OP_CFG_MASK                  0x1
#define PMIC_RG_BUCK_VS1_RC7_OP_CFG_SHIFT                 7
#define PMIC_RG_BUCK_VS1_RC8_OP_CFG_ADDR                  \
	MT6363_BUCK_VS1_OP_CFG_1
#define PMIC_RG_BUCK_VS1_RC8_OP_CFG_MASK                  0x1
#define PMIC_RG_BUCK_VS1_RC8_OP_CFG_SHIFT                 0
#define PMIC_RG_BUCK_VS1_RC9_OP_CFG_ADDR                  \
	MT6363_BUCK_VS1_OP_CFG_1
#define PMIC_RG_BUCK_VS1_RC9_OP_CFG_MASK                  0x1
#define PMIC_RG_BUCK_VS1_RC9_OP_CFG_SHIFT                 1
#define PMIC_RG_BUCK_VS1_RC10_OP_CFG_ADDR                 \
	MT6363_BUCK_VS1_OP_CFG_1
#define PMIC_RG_BUCK_VS1_RC10_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VS1_RC10_OP_CFG_SHIFT                2
#define PMIC_RG_BUCK_VS1_RC11_OP_CFG_ADDR                 \
	MT6363_BUCK_VS1_OP_CFG_1
#define PMIC_RG_BUCK_VS1_RC11_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VS1_RC11_OP_CFG_SHIFT                3
#define PMIC_RG_BUCK_VS1_RC12_OP_CFG_ADDR                 \
	MT6363_BUCK_VS1_OP_CFG_1
#define PMIC_RG_BUCK_VS1_RC12_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VS1_RC12_OP_CFG_SHIFT                4
#define PMIC_RG_BUCK_VS1_RC13_OP_CFG_ADDR                 \
	MT6363_BUCK_VS1_OP_CFG_1
#define PMIC_RG_BUCK_VS1_RC13_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VS1_RC13_OP_CFG_SHIFT                5
#define PMIC_RG_BUCK_VS1_HW0_OP_CFG_ADDR                  \
	MT6363_BUCK_VS1_OP_CFG_2
#define PMIC_RG_BUCK_VS1_HW0_OP_CFG_MASK                  0x1
#define PMIC_RG_BUCK_VS1_HW0_OP_CFG_SHIFT                 0
#define PMIC_RG_BUCK_VS1_HW1_OP_CFG_ADDR                  \
	MT6363_BUCK_VS1_OP_CFG_2
#define PMIC_RG_BUCK_VS1_HW1_OP_CFG_MASK                  0x1
#define PMIC_RG_BUCK_VS1_HW1_OP_CFG_SHIFT                 1
#define PMIC_RG_BUCK_VS1_HW2_OP_CFG_ADDR                  \
	MT6363_BUCK_VS1_OP_CFG_2
#define PMIC_RG_BUCK_VS1_HW2_OP_CFG_MASK                  0x1
#define PMIC_RG_BUCK_VS1_HW2_OP_CFG_SHIFT                 2
#define PMIC_RG_BUCK_VS1_HW3_OP_CFG_ADDR                  \
	MT6363_BUCK_VS1_OP_CFG_2
#define PMIC_RG_BUCK_VS1_HW3_OP_CFG_MASK                  0x1
#define PMIC_RG_BUCK_VS1_HW3_OP_CFG_SHIFT                 3
#define PMIC_RG_BUCK_VS1_HW4_OP_CFG_ADDR                  \
	MT6363_BUCK_VS1_OP_CFG_2
#define PMIC_RG_BUCK_VS1_HW4_OP_CFG_MASK                  0x1
#define PMIC_RG_BUCK_VS1_HW4_OP_CFG_SHIFT                 4
#define PMIC_RG_BUCK_VS1_RC0_OP_MODE_ADDR                 \
	MT6363_BUCK_VS1_OP_MODE_0
#define PMIC_RG_BUCK_VS1_RC0_OP_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VS1_RC0_OP_MODE_SHIFT                0
#define PMIC_RG_BUCK_VS1_RC1_OP_MODE_ADDR                 \
	MT6363_BUCK_VS1_OP_MODE_0
#define PMIC_RG_BUCK_VS1_RC1_OP_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VS1_RC1_OP_MODE_SHIFT                1
#define PMIC_RG_BUCK_VS1_RC2_OP_MODE_ADDR                 \
	MT6363_BUCK_VS1_OP_MODE_0
#define PMIC_RG_BUCK_VS1_RC2_OP_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VS1_RC2_OP_MODE_SHIFT                2
#define PMIC_RG_BUCK_VS1_RC3_OP_MODE_ADDR                 \
	MT6363_BUCK_VS1_OP_MODE_0
#define PMIC_RG_BUCK_VS1_RC3_OP_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VS1_RC3_OP_MODE_SHIFT                3
#define PMIC_RG_BUCK_VS1_RC4_OP_MODE_ADDR                 \
	MT6363_BUCK_VS1_OP_MODE_0
#define PMIC_RG_BUCK_VS1_RC4_OP_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VS1_RC4_OP_MODE_SHIFT                4
#define PMIC_RG_BUCK_VS1_RC5_OP_MODE_ADDR                 \
	MT6363_BUCK_VS1_OP_MODE_0
#define PMIC_RG_BUCK_VS1_RC5_OP_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VS1_RC5_OP_MODE_SHIFT                5
#define PMIC_RG_BUCK_VS1_RC6_OP_MODE_ADDR                 \
	MT6363_BUCK_VS1_OP_MODE_0
#define PMIC_RG_BUCK_VS1_RC6_OP_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VS1_RC6_OP_MODE_SHIFT                6
#define PMIC_RG_BUCK_VS1_RC7_OP_MODE_ADDR                 \
	MT6363_BUCK_VS1_OP_MODE_0
#define PMIC_RG_BUCK_VS1_RC7_OP_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VS1_RC7_OP_MODE_SHIFT                7
#define PMIC_RG_BUCK_VS1_RC8_OP_MODE_ADDR                 \
	MT6363_BUCK_VS1_OP_MODE_1
#define PMIC_RG_BUCK_VS1_RC8_OP_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VS1_RC8_OP_MODE_SHIFT                0
#define PMIC_RG_BUCK_VS1_RC9_OP_MODE_ADDR                 \
	MT6363_BUCK_VS1_OP_MODE_1
#define PMIC_RG_BUCK_VS1_RC9_OP_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VS1_RC9_OP_MODE_SHIFT                1
#define PMIC_RG_BUCK_VS1_RC10_OP_MODE_ADDR                \
	MT6363_BUCK_VS1_OP_MODE_1
#define PMIC_RG_BUCK_VS1_RC10_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VS1_RC10_OP_MODE_SHIFT               2
#define PMIC_RG_BUCK_VS1_RC11_OP_MODE_ADDR                \
	MT6363_BUCK_VS1_OP_MODE_1
#define PMIC_RG_BUCK_VS1_RC11_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VS1_RC11_OP_MODE_SHIFT               3
#define PMIC_RG_BUCK_VS1_RC12_OP_MODE_ADDR                \
	MT6363_BUCK_VS1_OP_MODE_1
#define PMIC_RG_BUCK_VS1_RC12_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VS1_RC12_OP_MODE_SHIFT               4
#define PMIC_RG_BUCK_VS1_RC13_OP_MODE_ADDR                \
	MT6363_BUCK_VS1_OP_MODE_1
#define PMIC_RG_BUCK_VS1_RC13_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VS1_RC13_OP_MODE_SHIFT               5
#define PMIC_RG_BUCK_VS1_HW0_OP_MODE_ADDR                 \
	MT6363_BUCK_VS1_OP_MODE_2
#define PMIC_RG_BUCK_VS1_HW0_OP_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VS1_HW0_OP_MODE_SHIFT                0
#define PMIC_RG_BUCK_VS1_HW1_OP_MODE_ADDR                 \
	MT6363_BUCK_VS1_OP_MODE_2
#define PMIC_RG_BUCK_VS1_HW1_OP_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VS1_HW1_OP_MODE_SHIFT                1
#define PMIC_RG_BUCK_VS1_HW2_OP_MODE_ADDR                 \
	MT6363_BUCK_VS1_OP_MODE_2
#define PMIC_RG_BUCK_VS1_HW2_OP_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VS1_HW2_OP_MODE_SHIFT                2
#define PMIC_RG_BUCK_VS1_HW3_OP_MODE_ADDR                 \
	MT6363_BUCK_VS1_OP_MODE_2
#define PMIC_RG_BUCK_VS1_HW3_OP_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VS1_HW3_OP_MODE_SHIFT                3
#define PMIC_RG_BUCK_VS1_HW4_OP_MODE_ADDR                 \
	MT6363_BUCK_VS1_OP_MODE_2
#define PMIC_RG_BUCK_VS1_HW4_OP_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VS1_HW4_OP_MODE_SHIFT                4
#define PMIC_DA_VS1_VOSEL_ADDR                            \
	MT6363_BUCK_VS1_DBG0
#define PMIC_DA_VS1_VOSEL_MASK                            0xFF
#define PMIC_DA_VS1_VOSEL_SHIFT                           0
#define PMIC_DA_VS1_VOSEL_GRAY_ADDR                       \
	MT6363_BUCK_VS1_DBG1
#define PMIC_DA_VS1_VOSEL_GRAY_MASK                       0xFF
#define PMIC_DA_VS1_VOSEL_GRAY_SHIFT                      0
#define PMIC_DA_VS1_EN_ADDR                               \
	MT6363_BUCK_VS1_DBG2
#define PMIC_DA_VS1_EN_MASK                               0x1
#define PMIC_DA_VS1_EN_SHIFT                              0
#define PMIC_DA_VS1_SSH_ADDR                              \
	MT6363_BUCK_VS1_DBG2
#define PMIC_DA_VS1_SSH_MASK                              0x1
#define PMIC_DA_VS1_SSH_SHIFT                             1
#define PMIC_DA_VS1_LOOP_SEL_ADDR                         \
	MT6363_BUCK_VS1_DBG2
#define PMIC_DA_VS1_LOOP_SEL_MASK                         0x1
#define PMIC_DA_VS1_LOOP_SEL_SHIFT                        2
#define PMIC_DA_VS1_R2R_PDN_ADDR                          \
	MT6363_BUCK_VS1_DBG2
#define PMIC_DA_VS1_R2R_PDN_MASK                          0x1
#define PMIC_DA_VS1_R2R_PDN_SHIFT                         3
#define PMIC_DA_VS1_DVS_EN_ADDR                           \
	MT6363_BUCK_VS1_DBG2
#define PMIC_DA_VS1_DVS_EN_MASK                           0x1
#define PMIC_DA_VS1_DVS_EN_SHIFT                          4
#define PMIC_DA_VS1_DVS_UP_ADDR                           \
	MT6363_BUCK_VS1_DBG2
#define PMIC_DA_VS1_DVS_UP_MASK                           0x1
#define PMIC_DA_VS1_DVS_UP_SHIFT                          5
#define PMIC_DA_VS1_DVS_DOWN_ADDR                         \
	MT6363_BUCK_VS1_DBG2
#define PMIC_DA_VS1_DVS_DOWN_MASK                         0x1
#define PMIC_DA_VS1_DVS_DOWN_SHIFT                        6
#define PMIC_DA_VS1_MINFREQ_DISCHARGE_ADDR                \
	MT6363_BUCK_VS1_DBG2
#define PMIC_DA_VS1_MINFREQ_DISCHARGE_MASK                0x1
#define PMIC_DA_VS1_MINFREQ_DISCHARGE_SHIFT               7
#define PMIC_RG_BUCK_VS1_CK_SW_MODE_ADDR                  \
	MT6363_BUCK_VS1_DBG3
#define PMIC_RG_BUCK_VS1_CK_SW_MODE_MASK                  0x1
#define PMIC_RG_BUCK_VS1_CK_SW_MODE_SHIFT                 0
#define PMIC_RG_BUCK_VS1_CK_SW_EN_ADDR                    \
	MT6363_BUCK_VS1_DBG3
#define PMIC_RG_BUCK_VS1_CK_SW_EN_MASK                    0x1
#define PMIC_RG_BUCK_VS1_CK_SW_EN_SHIFT                   1
#define PMIC_RG_BUCK_VS1_VOTER_EN_LO_ADDR                 \
	MT6363_BUCK_VS1_VOTER_CON0
#define PMIC_RG_BUCK_VS1_VOTER_EN_LO_MASK                 0xFF
#define PMIC_RG_BUCK_VS1_VOTER_EN_LO_SHIFT                0
#define PMIC_RG_BUCK_VS1_VOTER_EN_LO_SET_ADDR             \
	MT6363_BUCK_VS1_VOTER_CON0_SET
#define PMIC_RG_BUCK_VS1_VOTER_EN_LO_SET_MASK             0xFF
#define PMIC_RG_BUCK_VS1_VOTER_EN_LO_SET_SHIFT            0
#define PMIC_RG_BUCK_VS1_VOTER_EN_LO_CLR_ADDR             \
	MT6363_BUCK_VS1_VOTER_CON0_CLR
#define PMIC_RG_BUCK_VS1_VOTER_EN_LO_CLR_MASK             0xFF
#define PMIC_RG_BUCK_VS1_VOTER_EN_LO_CLR_SHIFT            0
#define PMIC_RG_BUCK_VS1_VOTER_EN_HI_ADDR                 \
	MT6363_BUCK_VS1_VOTER_CON1
#define PMIC_RG_BUCK_VS1_VOTER_EN_HI_MASK                 0xF
#define PMIC_RG_BUCK_VS1_VOTER_EN_HI_SHIFT                0
#define PMIC_RG_BUCK_VS1_VOTER_EN_HI_SET_ADDR             \
	MT6363_BUCK_VS1_VOTER_CON1_SET
#define PMIC_RG_BUCK_VS1_VOTER_EN_HI_SET_MASK             0xF
#define PMIC_RG_BUCK_VS1_VOTER_EN_HI_SET_SHIFT            0
#define PMIC_RG_BUCK_VS1_VOTER_EN_HI_CLR_ADDR             \
	MT6363_BUCK_VS1_VOTER_CON1_CLR
#define PMIC_RG_BUCK_VS1_VOTER_EN_HI_CLR_MASK             0xF
#define PMIC_RG_BUCK_VS1_VOTER_EN_HI_CLR_SHIFT            0
#define PMIC_RG_BUCK_VS1_VOTER_VOSEL_ADDR                 \
	MT6363_BUCK_VS1_VOTER_CFG
#define PMIC_RG_BUCK_VS1_VOTER_VOSEL_MASK                 0xFF
#define PMIC_RG_BUCK_VS1_VOTER_VOSEL_SHIFT                0
#define PMIC_BUCK_VS3_ANA_ID_ADDR                         \
	MT6363_BUCK_VS3_ANA_ID
#define PMIC_BUCK_VS3_ANA_ID_MASK                         0xFF
#define PMIC_BUCK_VS3_ANA_ID_SHIFT                        0
#define PMIC_BUCK_VS3_DIG_ID_ADDR                         \
	MT6363_BUCK_VS3_DIG_ID
#define PMIC_BUCK_VS3_DIG_ID_MASK                         0xFF
#define PMIC_BUCK_VS3_DIG_ID_SHIFT                        0
#define PMIC_BUCK_VS3_ANA_MINOR_REV_ADDR                  \
	MT6363_BUCK_VS3_REV0
#define PMIC_BUCK_VS3_ANA_MINOR_REV_MASK                  0xF
#define PMIC_BUCK_VS3_ANA_MINOR_REV_SHIFT                 0
#define PMIC_BUCK_VS3_ANA_MAJOR_REV_ADDR                  \
	MT6363_BUCK_VS3_REV0
#define PMIC_BUCK_VS3_ANA_MAJOR_REV_MASK                  0xF
#define PMIC_BUCK_VS3_ANA_MAJOR_REV_SHIFT                 4
#define PMIC_BUCK_VS3_DIG_MINOR_REV_ADDR                  \
	MT6363_BUCK_VS3_REV1
#define PMIC_BUCK_VS3_DIG_MINOR_REV_MASK                  0xF
#define PMIC_BUCK_VS3_DIG_MINOR_REV_SHIFT                 0
#define PMIC_BUCK_VS3_DIG_MAJOR_REV_ADDR                  \
	MT6363_BUCK_VS3_REV1
#define PMIC_BUCK_VS3_DIG_MAJOR_REV_MASK                  0xF
#define PMIC_BUCK_VS3_DIG_MAJOR_REV_SHIFT                 4
#define PMIC_BUCK_VS3_DSN_CBS_ADDR                        \
	MT6363_BUCK_VS3_DBI0
#define PMIC_BUCK_VS3_DSN_CBS_MASK                        0x3
#define PMIC_BUCK_VS3_DSN_CBS_SHIFT                       0
#define PMIC_BUCK_VS3_DSN_BIX_ADDR                        \
	MT6363_BUCK_VS3_DBI0
#define PMIC_BUCK_VS3_DSN_BIX_MASK                        0x3
#define PMIC_BUCK_VS3_DSN_BIX_SHIFT                       2
#define PMIC_BUCK_VS3_DSN_ESP_ADDR                        \
	MT6363_BUCK_VS3_DBI1
#define PMIC_BUCK_VS3_DSN_ESP_MASK                        0xFF
#define PMIC_BUCK_VS3_DSN_ESP_SHIFT                       0
#define PMIC_BUCK_VS3_DSN_FPI_SSHUB_ADDR                  \
	MT6363_BUCK_VS3_DXI
#define PMIC_BUCK_VS3_DSN_FPI_SSHUB_MASK                  0x1
#define PMIC_BUCK_VS3_DSN_FPI_SSHUB_SHIFT                 0
#define PMIC_BUCK_VS3_DSN_FPI_TRACKING_ADDR               \
	MT6363_BUCK_VS3_DXI
#define PMIC_BUCK_VS3_DSN_FPI_TRACKING_MASK               0x1
#define PMIC_BUCK_VS3_DSN_FPI_TRACKING_SHIFT              1
#define PMIC_BUCK_VS3_DSN_FPI_PREOC_ADDR                  \
	MT6363_BUCK_VS3_DXI
#define PMIC_BUCK_VS3_DSN_FPI_PREOC_MASK                  0x1
#define PMIC_BUCK_VS3_DSN_FPI_PREOC_SHIFT                 2
#define PMIC_BUCK_VS3_DSN_FPI_VOTER_ADDR                  \
	MT6363_BUCK_VS3_DXI
#define PMIC_BUCK_VS3_DSN_FPI_VOTER_MASK                  0x1
#define PMIC_BUCK_VS3_DSN_FPI_VOTER_SHIFT                 3
#define PMIC_BUCK_VS3_DSN_FPI_ULTRASONIC_ADDR             \
	MT6363_BUCK_VS3_DXI
#define PMIC_BUCK_VS3_DSN_FPI_ULTRASONIC_MASK             0x1
#define PMIC_BUCK_VS3_DSN_FPI_ULTRASONIC_SHIFT            4
#define PMIC_BUCK_VS3_DSN_FPI_DLC_ADDR                    \
	MT6363_BUCK_VS3_DXI
#define PMIC_BUCK_VS3_DSN_FPI_DLC_MASK                    0x1
#define PMIC_BUCK_VS3_DSN_FPI_DLC_SHIFT                   5
#define PMIC_BUCK_VS3_DSN_FPI_TRAP_ADDR                   \
	MT6363_BUCK_VS3_DXI
#define PMIC_BUCK_VS3_DSN_FPI_TRAP_MASK                   0x1
#define PMIC_BUCK_VS3_DSN_FPI_TRAP_SHIFT                  6
#define PMIC_RG_BUCK_VS3_VOSEL_SLEEP_ADDR                 \
	MT6363_BUCK_VS3_CON1
#define PMIC_RG_BUCK_VS3_VOSEL_SLEEP_MASK                 0xFF
#define PMIC_RG_BUCK_VS3_VOSEL_SLEEP_SHIFT                0
#define PMIC_RG_BUCK_VS3_SELR2R_CTRL_ADDR                 \
	MT6363_BUCK_VS3_SLP_CON
#define PMIC_RG_BUCK_VS3_SELR2R_CTRL_MASK                 0x1
#define PMIC_RG_BUCK_VS3_SELR2R_CTRL_SHIFT                0
#define PMIC_RG_BUCK_VS3_ONLV_EN_ADDR                     \
	MT6363_BUCK_VS3_SLP_CON
#define PMIC_RG_BUCK_VS3_ONLV_EN_MASK                     0x1
#define PMIC_RG_BUCK_VS3_ONLV_EN_SHIFT                    4
#define PMIC_RG_BUCK_VS3_DVS_EN_MASK_ADDR                 \
	MT6363_BUCK_VS3_DVS_CON
#define PMIC_RG_BUCK_VS3_DVS_EN_MASK_MASK                 0x1
#define PMIC_RG_BUCK_VS3_DVS_EN_MASK_SHIFT                0
#define PMIC_RG_BUCK_VS3_DVS_UP_MASK_ADDR                 \
	MT6363_BUCK_VS3_DVS_CON
#define PMIC_RG_BUCK_VS3_DVS_UP_MASK_MASK                 0x1
#define PMIC_RG_BUCK_VS3_DVS_UP_MASK_SHIFT                1
#define PMIC_RG_BUCK_VS3_DVS_DOWN_MASK_ADDR               \
	MT6363_BUCK_VS3_DVS_CON
#define PMIC_RG_BUCK_VS3_DVS_DOWN_MASK_MASK               0x1
#define PMIC_RG_BUCK_VS3_DVS_DOWN_MASK_SHIFT              2
#define PMIC_RG_BUCK_VS3_SFCHG_RRATE_ADDR                 \
	MT6363_BUCK_VS3_CFG0
#define PMIC_RG_BUCK_VS3_SFCHG_RRATE_MASK                 0x7F
#define PMIC_RG_BUCK_VS3_SFCHG_RRATE_SHIFT                0
#define PMIC_RG_BUCK_VS3_SFCHG_REN_ADDR                   \
	MT6363_BUCK_VS3_CFG0
#define PMIC_RG_BUCK_VS3_SFCHG_REN_MASK                   0x1
#define PMIC_RG_BUCK_VS3_SFCHG_REN_SHIFT                  7
#define PMIC_RG_BUCK_VS3_SFCHG_FRATE_ADDR                 \
	MT6363_BUCK_VS3_CFG1
#define PMIC_RG_BUCK_VS3_SFCHG_FRATE_MASK                 0x7F
#define PMIC_RG_BUCK_VS3_SFCHG_FRATE_SHIFT                0
#define PMIC_RG_BUCK_VS3_SFCHG_FEN_ADDR                   \
	MT6363_BUCK_VS3_CFG1
#define PMIC_RG_BUCK_VS3_SFCHG_FEN_MASK                   0x1
#define PMIC_RG_BUCK_VS3_SFCHG_FEN_SHIFT                  7
#define PMIC_RG_BUCK_VS3_VOSEL_DLY_TD_ADDR                \
	MT6363_BUCK_VS3_VOSEL_CON0
#define PMIC_RG_BUCK_VS3_VOSEL_DLY_TD_MASK                0x7
#define PMIC_RG_BUCK_VS3_VOSEL_DLY_TD_SHIFT               0
#define PMIC_RG_BUCK_VS3_RC0_OP_EN_ADDR                   \
	MT6363_BUCK_VS3_OP_EN_0
#define PMIC_RG_BUCK_VS3_RC0_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VS3_RC0_OP_EN_SHIFT                  0
#define PMIC_RG_BUCK_VS3_RC1_OP_EN_ADDR                   \
	MT6363_BUCK_VS3_OP_EN_0
#define PMIC_RG_BUCK_VS3_RC1_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VS3_RC1_OP_EN_SHIFT                  1
#define PMIC_RG_BUCK_VS3_RC2_OP_EN_ADDR                   \
	MT6363_BUCK_VS3_OP_EN_0
#define PMIC_RG_BUCK_VS3_RC2_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VS3_RC2_OP_EN_SHIFT                  2
#define PMIC_RG_BUCK_VS3_RC3_OP_EN_ADDR                   \
	MT6363_BUCK_VS3_OP_EN_0
#define PMIC_RG_BUCK_VS3_RC3_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VS3_RC3_OP_EN_SHIFT                  3
#define PMIC_RG_BUCK_VS3_RC4_OP_EN_ADDR                   \
	MT6363_BUCK_VS3_OP_EN_0
#define PMIC_RG_BUCK_VS3_RC4_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VS3_RC4_OP_EN_SHIFT                  4
#define PMIC_RG_BUCK_VS3_RC5_OP_EN_ADDR                   \
	MT6363_BUCK_VS3_OP_EN_0
#define PMIC_RG_BUCK_VS3_RC5_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VS3_RC5_OP_EN_SHIFT                  5
#define PMIC_RG_BUCK_VS3_RC6_OP_EN_ADDR                   \
	MT6363_BUCK_VS3_OP_EN_0
#define PMIC_RG_BUCK_VS3_RC6_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VS3_RC6_OP_EN_SHIFT                  6
#define PMIC_RG_BUCK_VS3_RC7_OP_EN_ADDR                   \
	MT6363_BUCK_VS3_OP_EN_0
#define PMIC_RG_BUCK_VS3_RC7_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VS3_RC7_OP_EN_SHIFT                  7
#define PMIC_RG_BUCK_VS3_RC8_OP_EN_ADDR                   \
	MT6363_BUCK_VS3_OP_EN_1
#define PMIC_RG_BUCK_VS3_RC8_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VS3_RC8_OP_EN_SHIFT                  0
#define PMIC_RG_BUCK_VS3_RC9_OP_EN_ADDR                   \
	MT6363_BUCK_VS3_OP_EN_1
#define PMIC_RG_BUCK_VS3_RC9_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VS3_RC9_OP_EN_SHIFT                  1
#define PMIC_RG_BUCK_VS3_RC10_OP_EN_ADDR                  \
	MT6363_BUCK_VS3_OP_EN_1
#define PMIC_RG_BUCK_VS3_RC10_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VS3_RC10_OP_EN_SHIFT                 2
#define PMIC_RG_BUCK_VS3_RC11_OP_EN_ADDR                  \
	MT6363_BUCK_VS3_OP_EN_1
#define PMIC_RG_BUCK_VS3_RC11_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VS3_RC11_OP_EN_SHIFT                 3
#define PMIC_RG_BUCK_VS3_RC12_OP_EN_ADDR                  \
	MT6363_BUCK_VS3_OP_EN_1
#define PMIC_RG_BUCK_VS3_RC12_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VS3_RC12_OP_EN_SHIFT                 4
#define PMIC_RG_BUCK_VS3_RC13_OP_EN_ADDR                  \
	MT6363_BUCK_VS3_OP_EN_1
#define PMIC_RG_BUCK_VS3_RC13_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VS3_RC13_OP_EN_SHIFT                 5
#define PMIC_RG_BUCK_VS3_HW0_OP_EN_ADDR                   \
	MT6363_BUCK_VS3_OP_EN_2
#define PMIC_RG_BUCK_VS3_HW0_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VS3_HW0_OP_EN_SHIFT                  0
#define PMIC_RG_BUCK_VS3_HW1_OP_EN_ADDR                   \
	MT6363_BUCK_VS3_OP_EN_2
#define PMIC_RG_BUCK_VS3_HW1_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VS3_HW1_OP_EN_SHIFT                  1
#define PMIC_RG_BUCK_VS3_HW2_OP_EN_ADDR                   \
	MT6363_BUCK_VS3_OP_EN_2
#define PMIC_RG_BUCK_VS3_HW2_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VS3_HW2_OP_EN_SHIFT                  2
#define PMIC_RG_BUCK_VS3_HW3_OP_EN_ADDR                   \
	MT6363_BUCK_VS3_OP_EN_2
#define PMIC_RG_BUCK_VS3_HW3_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VS3_HW3_OP_EN_SHIFT                  3
#define PMIC_RG_BUCK_VS3_HW4_OP_EN_ADDR                   \
	MT6363_BUCK_VS3_OP_EN_2
#define PMIC_RG_BUCK_VS3_HW4_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VS3_HW4_OP_EN_SHIFT                  4
#define PMIC_RG_BUCK_VS3_SW_OP_EN_ADDR                    \
	MT6363_BUCK_VS3_OP_EN_2
#define PMIC_RG_BUCK_VS3_SW_OP_EN_MASK                    0x1
#define PMIC_RG_BUCK_VS3_SW_OP_EN_SHIFT                   7
#define PMIC_RG_BUCK_VS3_RC0_OP_CFG_ADDR                  \
	MT6363_BUCK_VS3_OP_CFG_0
#define PMIC_RG_BUCK_VS3_RC0_OP_CFG_MASK                  0x1
#define PMIC_RG_BUCK_VS3_RC0_OP_CFG_SHIFT                 0
#define PMIC_RG_BUCK_VS3_RC1_OP_CFG_ADDR                  \
	MT6363_BUCK_VS3_OP_CFG_0
#define PMIC_RG_BUCK_VS3_RC1_OP_CFG_MASK                  0x1
#define PMIC_RG_BUCK_VS3_RC1_OP_CFG_SHIFT                 1
#define PMIC_RG_BUCK_VS3_RC2_OP_CFG_ADDR                  \
	MT6363_BUCK_VS3_OP_CFG_0
#define PMIC_RG_BUCK_VS3_RC2_OP_CFG_MASK                  0x1
#define PMIC_RG_BUCK_VS3_RC2_OP_CFG_SHIFT                 2
#define PMIC_RG_BUCK_VS3_RC3_OP_CFG_ADDR                  \
	MT6363_BUCK_VS3_OP_CFG_0
#define PMIC_RG_BUCK_VS3_RC3_OP_CFG_MASK                  0x1
#define PMIC_RG_BUCK_VS3_RC3_OP_CFG_SHIFT                 3
#define PMIC_RG_BUCK_VS3_RC4_OP_CFG_ADDR                  \
	MT6363_BUCK_VS3_OP_CFG_0
#define PMIC_RG_BUCK_VS3_RC4_OP_CFG_MASK                  0x1
#define PMIC_RG_BUCK_VS3_RC4_OP_CFG_SHIFT                 4
#define PMIC_RG_BUCK_VS3_RC5_OP_CFG_ADDR                  \
	MT6363_BUCK_VS3_OP_CFG_0
#define PMIC_RG_BUCK_VS3_RC5_OP_CFG_MASK                  0x1
#define PMIC_RG_BUCK_VS3_RC5_OP_CFG_SHIFT                 5
#define PMIC_RG_BUCK_VS3_RC6_OP_CFG_ADDR                  \
	MT6363_BUCK_VS3_OP_CFG_0
#define PMIC_RG_BUCK_VS3_RC6_OP_CFG_MASK                  0x1
#define PMIC_RG_BUCK_VS3_RC6_OP_CFG_SHIFT                 6
#define PMIC_RG_BUCK_VS3_RC7_OP_CFG_ADDR                  \
	MT6363_BUCK_VS3_OP_CFG_0
#define PMIC_RG_BUCK_VS3_RC7_OP_CFG_MASK                  0x1
#define PMIC_RG_BUCK_VS3_RC7_OP_CFG_SHIFT                 7
#define PMIC_RG_BUCK_VS3_RC8_OP_CFG_ADDR                  \
	MT6363_BUCK_VS3_OP_CFG_1
#define PMIC_RG_BUCK_VS3_RC8_OP_CFG_MASK                  0x1
#define PMIC_RG_BUCK_VS3_RC8_OP_CFG_SHIFT                 0
#define PMIC_RG_BUCK_VS3_RC9_OP_CFG_ADDR                  \
	MT6363_BUCK_VS3_OP_CFG_1
#define PMIC_RG_BUCK_VS3_RC9_OP_CFG_MASK                  0x1
#define PMIC_RG_BUCK_VS3_RC9_OP_CFG_SHIFT                 1
#define PMIC_RG_BUCK_VS3_RC10_OP_CFG_ADDR                 \
	MT6363_BUCK_VS3_OP_CFG_1
#define PMIC_RG_BUCK_VS3_RC10_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VS3_RC10_OP_CFG_SHIFT                2
#define PMIC_RG_BUCK_VS3_RC11_OP_CFG_ADDR                 \
	MT6363_BUCK_VS3_OP_CFG_1
#define PMIC_RG_BUCK_VS3_RC11_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VS3_RC11_OP_CFG_SHIFT                3
#define PMIC_RG_BUCK_VS3_RC12_OP_CFG_ADDR                 \
	MT6363_BUCK_VS3_OP_CFG_1
#define PMIC_RG_BUCK_VS3_RC12_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VS3_RC12_OP_CFG_SHIFT                4
#define PMIC_RG_BUCK_VS3_RC13_OP_CFG_ADDR                 \
	MT6363_BUCK_VS3_OP_CFG_1
#define PMIC_RG_BUCK_VS3_RC13_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VS3_RC13_OP_CFG_SHIFT                5
#define PMIC_RG_BUCK_VS3_HW0_OP_CFG_ADDR                  \
	MT6363_BUCK_VS3_OP_CFG_2
#define PMIC_RG_BUCK_VS3_HW0_OP_CFG_MASK                  0x1
#define PMIC_RG_BUCK_VS3_HW0_OP_CFG_SHIFT                 0
#define PMIC_RG_BUCK_VS3_HW1_OP_CFG_ADDR                  \
	MT6363_BUCK_VS3_OP_CFG_2
#define PMIC_RG_BUCK_VS3_HW1_OP_CFG_MASK                  0x1
#define PMIC_RG_BUCK_VS3_HW1_OP_CFG_SHIFT                 1
#define PMIC_RG_BUCK_VS3_HW2_OP_CFG_ADDR                  \
	MT6363_BUCK_VS3_OP_CFG_2
#define PMIC_RG_BUCK_VS3_HW2_OP_CFG_MASK                  0x1
#define PMIC_RG_BUCK_VS3_HW2_OP_CFG_SHIFT                 2
#define PMIC_RG_BUCK_VS3_HW3_OP_CFG_ADDR                  \
	MT6363_BUCK_VS3_OP_CFG_2
#define PMIC_RG_BUCK_VS3_HW3_OP_CFG_MASK                  0x1
#define PMIC_RG_BUCK_VS3_HW3_OP_CFG_SHIFT                 3
#define PMIC_RG_BUCK_VS3_HW4_OP_CFG_ADDR                  \
	MT6363_BUCK_VS3_OP_CFG_2
#define PMIC_RG_BUCK_VS3_HW4_OP_CFG_MASK                  0x1
#define PMIC_RG_BUCK_VS3_HW4_OP_CFG_SHIFT                 4
#define PMIC_RG_BUCK_VS3_RC0_OP_MODE_ADDR                 \
	MT6363_BUCK_VS3_OP_MODE_0
#define PMIC_RG_BUCK_VS3_RC0_OP_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VS3_RC0_OP_MODE_SHIFT                0
#define PMIC_RG_BUCK_VS3_RC1_OP_MODE_ADDR                 \
	MT6363_BUCK_VS3_OP_MODE_0
#define PMIC_RG_BUCK_VS3_RC1_OP_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VS3_RC1_OP_MODE_SHIFT                1
#define PMIC_RG_BUCK_VS3_RC2_OP_MODE_ADDR                 \
	MT6363_BUCK_VS3_OP_MODE_0
#define PMIC_RG_BUCK_VS3_RC2_OP_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VS3_RC2_OP_MODE_SHIFT                2
#define PMIC_RG_BUCK_VS3_RC3_OP_MODE_ADDR                 \
	MT6363_BUCK_VS3_OP_MODE_0
#define PMIC_RG_BUCK_VS3_RC3_OP_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VS3_RC3_OP_MODE_SHIFT                3
#define PMIC_RG_BUCK_VS3_RC4_OP_MODE_ADDR                 \
	MT6363_BUCK_VS3_OP_MODE_0
#define PMIC_RG_BUCK_VS3_RC4_OP_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VS3_RC4_OP_MODE_SHIFT                4
#define PMIC_RG_BUCK_VS3_RC5_OP_MODE_ADDR                 \
	MT6363_BUCK_VS3_OP_MODE_0
#define PMIC_RG_BUCK_VS3_RC5_OP_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VS3_RC5_OP_MODE_SHIFT                5
#define PMIC_RG_BUCK_VS3_RC6_OP_MODE_ADDR                 \
	MT6363_BUCK_VS3_OP_MODE_0
#define PMIC_RG_BUCK_VS3_RC6_OP_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VS3_RC6_OP_MODE_SHIFT                6
#define PMIC_RG_BUCK_VS3_RC7_OP_MODE_ADDR                 \
	MT6363_BUCK_VS3_OP_MODE_0
#define PMIC_RG_BUCK_VS3_RC7_OP_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VS3_RC7_OP_MODE_SHIFT                7
#define PMIC_RG_BUCK_VS3_RC8_OP_MODE_ADDR                 \
	MT6363_BUCK_VS3_OP_MODE_1
#define PMIC_RG_BUCK_VS3_RC8_OP_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VS3_RC8_OP_MODE_SHIFT                0
#define PMIC_RG_BUCK_VS3_RC9_OP_MODE_ADDR                 \
	MT6363_BUCK_VS3_OP_MODE_1
#define PMIC_RG_BUCK_VS3_RC9_OP_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VS3_RC9_OP_MODE_SHIFT                1
#define PMIC_RG_BUCK_VS3_RC10_OP_MODE_ADDR                \
	MT6363_BUCK_VS3_OP_MODE_1
#define PMIC_RG_BUCK_VS3_RC10_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VS3_RC10_OP_MODE_SHIFT               2
#define PMIC_RG_BUCK_VS3_RC11_OP_MODE_ADDR                \
	MT6363_BUCK_VS3_OP_MODE_1
#define PMIC_RG_BUCK_VS3_RC11_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VS3_RC11_OP_MODE_SHIFT               3
#define PMIC_RG_BUCK_VS3_RC12_OP_MODE_ADDR                \
	MT6363_BUCK_VS3_OP_MODE_1
#define PMIC_RG_BUCK_VS3_RC12_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VS3_RC12_OP_MODE_SHIFT               4
#define PMIC_RG_BUCK_VS3_RC13_OP_MODE_ADDR                \
	MT6363_BUCK_VS3_OP_MODE_1
#define PMIC_RG_BUCK_VS3_RC13_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VS3_RC13_OP_MODE_SHIFT               5
#define PMIC_RG_BUCK_VS3_HW0_OP_MODE_ADDR                 \
	MT6363_BUCK_VS3_OP_MODE_2
#define PMIC_RG_BUCK_VS3_HW0_OP_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VS3_HW0_OP_MODE_SHIFT                0
#define PMIC_RG_BUCK_VS3_HW1_OP_MODE_ADDR                 \
	MT6363_BUCK_VS3_OP_MODE_2
#define PMIC_RG_BUCK_VS3_HW1_OP_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VS3_HW1_OP_MODE_SHIFT                1
#define PMIC_RG_BUCK_VS3_HW2_OP_MODE_ADDR                 \
	MT6363_BUCK_VS3_OP_MODE_2
#define PMIC_RG_BUCK_VS3_HW2_OP_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VS3_HW2_OP_MODE_SHIFT                2
#define PMIC_RG_BUCK_VS3_HW3_OP_MODE_ADDR                 \
	MT6363_BUCK_VS3_OP_MODE_2
#define PMIC_RG_BUCK_VS3_HW3_OP_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VS3_HW3_OP_MODE_SHIFT                3
#define PMIC_RG_BUCK_VS3_HW4_OP_MODE_ADDR                 \
	MT6363_BUCK_VS3_OP_MODE_2
#define PMIC_RG_BUCK_VS3_HW4_OP_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VS3_HW4_OP_MODE_SHIFT                4
#define PMIC_DA_VS3_VOSEL_ADDR                            \
	MT6363_BUCK_VS3_DBG0
#define PMIC_DA_VS3_VOSEL_MASK                            0xFF
#define PMIC_DA_VS3_VOSEL_SHIFT                           0
#define PMIC_DA_VS3_VOSEL_GRAY_ADDR                       \
	MT6363_BUCK_VS3_DBG1
#define PMIC_DA_VS3_VOSEL_GRAY_MASK                       0xFF
#define PMIC_DA_VS3_VOSEL_GRAY_SHIFT                      0
#define PMIC_DA_VS3_EN_ADDR                               \
	MT6363_BUCK_VS3_DBG2
#define PMIC_DA_VS3_EN_MASK                               0x1
#define PMIC_DA_VS3_EN_SHIFT                              0
#define PMIC_DA_VS3_SSH_ADDR                              \
	MT6363_BUCK_VS3_DBG2
#define PMIC_DA_VS3_SSH_MASK                              0x1
#define PMIC_DA_VS3_SSH_SHIFT                             1
#define PMIC_DA_VS3_LOOP_SEL_ADDR                         \
	MT6363_BUCK_VS3_DBG2
#define PMIC_DA_VS3_LOOP_SEL_MASK                         0x1
#define PMIC_DA_VS3_LOOP_SEL_SHIFT                        2
#define PMIC_DA_VS3_R2R_PDN_ADDR                          \
	MT6363_BUCK_VS3_DBG2
#define PMIC_DA_VS3_R2R_PDN_MASK                          0x1
#define PMIC_DA_VS3_R2R_PDN_SHIFT                         3
#define PMIC_DA_VS3_DVS_EN_ADDR                           \
	MT6363_BUCK_VS3_DBG2
#define PMIC_DA_VS3_DVS_EN_MASK                           0x1
#define PMIC_DA_VS3_DVS_EN_SHIFT                          4
#define PMIC_DA_VS3_DVS_UP_ADDR                           \
	MT6363_BUCK_VS3_DBG2
#define PMIC_DA_VS3_DVS_UP_MASK                           0x1
#define PMIC_DA_VS3_DVS_UP_SHIFT                          5
#define PMIC_DA_VS3_DVS_DOWN_ADDR                         \
	MT6363_BUCK_VS3_DBG2
#define PMIC_DA_VS3_DVS_DOWN_MASK                         0x1
#define PMIC_DA_VS3_DVS_DOWN_SHIFT                        6
#define PMIC_DA_VS3_MINFREQ_DISCHARGE_ADDR                \
	MT6363_BUCK_VS3_DBG2
#define PMIC_DA_VS3_MINFREQ_DISCHARGE_MASK                0x1
#define PMIC_DA_VS3_MINFREQ_DISCHARGE_SHIFT               7
#define PMIC_RG_BUCK_VS3_CK_SW_MODE_ADDR                  \
	MT6363_BUCK_VS3_DBG3
#define PMIC_RG_BUCK_VS3_CK_SW_MODE_MASK                  0x1
#define PMIC_RG_BUCK_VS3_CK_SW_MODE_SHIFT                 0
#define PMIC_RG_BUCK_VS3_CK_SW_EN_ADDR                    \
	MT6363_BUCK_VS3_DBG3
#define PMIC_RG_BUCK_VS3_CK_SW_EN_MASK                    0x1
#define PMIC_RG_BUCK_VS3_CK_SW_EN_SHIFT                   1
#define PMIC_RG_BUCK_VS3_VOTER_EN_LO_ADDR                 \
	MT6363_BUCK_VS3_VOTER_CON0
#define PMIC_RG_BUCK_VS3_VOTER_EN_LO_MASK                 0xFF
#define PMIC_RG_BUCK_VS3_VOTER_EN_LO_SHIFT                0
#define PMIC_RG_BUCK_VS3_VOTER_EN_LO_SET_ADDR             \
	MT6363_BUCK_VS3_VOTER_CON0_SET
#define PMIC_RG_BUCK_VS3_VOTER_EN_LO_SET_MASK             0xFF
#define PMIC_RG_BUCK_VS3_VOTER_EN_LO_SET_SHIFT            0
#define PMIC_RG_BUCK_VS3_VOTER_EN_LO_CLR_ADDR             \
	MT6363_BUCK_VS3_VOTER_CON0_CLR
#define PMIC_RG_BUCK_VS3_VOTER_EN_LO_CLR_MASK             0xFF
#define PMIC_RG_BUCK_VS3_VOTER_EN_LO_CLR_SHIFT            0
#define PMIC_RG_BUCK_VS3_VOTER_EN_HI_ADDR                 \
	MT6363_BUCK_VS3_VOTER_CON1
#define PMIC_RG_BUCK_VS3_VOTER_EN_HI_MASK                 0xF
#define PMIC_RG_BUCK_VS3_VOTER_EN_HI_SHIFT                0
#define PMIC_RG_BUCK_VS3_VOTER_EN_HI_SET_ADDR             \
	MT6363_BUCK_VS3_VOTER_CON1_SET
#define PMIC_RG_BUCK_VS3_VOTER_EN_HI_SET_MASK             0xF
#define PMIC_RG_BUCK_VS3_VOTER_EN_HI_SET_SHIFT            0
#define PMIC_RG_BUCK_VS3_VOTER_EN_HI_CLR_ADDR             \
	MT6363_BUCK_VS3_VOTER_CON1_CLR
#define PMIC_RG_BUCK_VS3_VOTER_EN_HI_CLR_MASK             0xF
#define PMIC_RG_BUCK_VS3_VOTER_EN_HI_CLR_SHIFT            0
#define PMIC_RG_BUCK_VS3_VOTER_VOSEL_ADDR                 \
	MT6363_BUCK_VS3_VOTER_CFG
#define PMIC_RG_BUCK_VS3_VOTER_VOSEL_MASK                 0xFF
#define PMIC_RG_BUCK_VS3_VOTER_VOSEL_SHIFT                0
#define PMIC_BUCK_ANA0_ANA_ID_ADDR                        \
	MT6363_BUCK_ANA0_ANA_ID
#define PMIC_BUCK_ANA0_ANA_ID_MASK                        0xFF
#define PMIC_BUCK_ANA0_ANA_ID_SHIFT                       0
#define PMIC_BUCK_ANA0_DIG_ID_ADDR                        \
	MT6363_BUCK_ANA0_DIG_ID
#define PMIC_BUCK_ANA0_DIG_ID_MASK                        0xFF
#define PMIC_BUCK_ANA0_DIG_ID_SHIFT                       0
#define PMIC_BUCK_ANA0_ANA_MINOR_REV_ADDR                 \
	MT6363_BUCK_ANA0_ANA_REV
#define PMIC_BUCK_ANA0_ANA_MINOR_REV_MASK                 0xF
#define PMIC_BUCK_ANA0_ANA_MINOR_REV_SHIFT                0
#define PMIC_BUCK_ANA0_ANA_MAJOR_REV_ADDR                 \
	MT6363_BUCK_ANA0_ANA_REV
#define PMIC_BUCK_ANA0_ANA_MAJOR_REV_MASK                 0xF
#define PMIC_BUCK_ANA0_ANA_MAJOR_REV_SHIFT                4
#define PMIC_BUCK_ANA0_DIG_MINOR_REV_ADDR                 \
	MT6363_BUCK_ANA0_DIG_REV
#define PMIC_BUCK_ANA0_DIG_MINOR_REV_MASK                 0xF
#define PMIC_BUCK_ANA0_DIG_MINOR_REV_SHIFT                0
#define PMIC_BUCK_ANA0_DIG_MAJOR_REV_ADDR                 \
	MT6363_BUCK_ANA0_DIG_REV
#define PMIC_BUCK_ANA0_DIG_MAJOR_REV_MASK                 0xF
#define PMIC_BUCK_ANA0_DIG_MAJOR_REV_SHIFT                4
#define PMIC_BUCK_ANA0_CBS_ADDR                           \
	MT6363_BUCK_ANA0_DBI
#define PMIC_BUCK_ANA0_CBS_MASK                           0x3
#define PMIC_BUCK_ANA0_CBS_SHIFT                          0
#define PMIC_BUCK_ANA0_BIX_ADDR                           \
	MT6363_BUCK_ANA0_DBI
#define PMIC_BUCK_ANA0_BIX_MASK                           0x3
#define PMIC_BUCK_ANA0_BIX_SHIFT                          2
#define PMIC_BUCK_ANA0_ESP_ADDR                           \
	MT6363_BUCK_ANA0_ESP
#define PMIC_BUCK_ANA0_ESP_MASK                           0xFF
#define PMIC_BUCK_ANA0_ESP_SHIFT                          0
#define PMIC_BUCK_ANA0_FPI_ADDR                           \
	MT6363_BUCK_ANA0_FPI
#define PMIC_BUCK_ANA0_FPI_MASK                           0xFF
#define PMIC_BUCK_ANA0_FPI_SHIFT                          0
#define PMIC_BUCK_ANA0_DXI_ADDR                           \
	MT6363_BUCK_ANA0_DXI
#define PMIC_BUCK_ANA0_DXI_MASK                           0xFF
#define PMIC_BUCK_ANA0_DXI_SHIFT                          0
#define PMIC_RG_SMPS_TESTMODE_B_ADDR                      \
	MT6363_SMPS_ANA_CON0
#define PMIC_RG_SMPS_TESTMODE_B_MASK                      0x3F
#define PMIC_RG_SMPS_TESTMODE_B_SHIFT                     0
#define PMIC_RG_AUTOK_RST_ADDR                            \
	MT6363_SMPS_ANA_CON0
#define PMIC_RG_AUTOK_RST_MASK                            0x1
#define PMIC_RG_AUTOK_RST_SHIFT                           6
#define PMIC_RG_SMPS_DISAUTOK_ADDR                        \
	MT6363_SMPS_ANA_CON0
#define PMIC_RG_SMPS_DISAUTOK_MASK                        0x1
#define PMIC_RG_SMPS_DISAUTOK_SHIFT                       7
#define PMIC_RG_VS1_NDIS_EN_ADDR                          \
	MT6363_VS1_ANA_CON0
#define PMIC_RG_VS1_NDIS_EN_MASK                          0x1
#define PMIC_RG_VS1_NDIS_EN_SHIFT                         0
#define PMIC_RG_VS1_SLEEP_TIME_ADDR                       \
	MT6363_VS1_ANA_CON0
#define PMIC_RG_VS1_SLEEP_TIME_MASK                       0x3
#define PMIC_RG_VS1_SLEEP_TIME_SHIFT                      1
#define PMIC_RG_VS1_LOOPSEL_DIS_ADDR                      \
	MT6363_VS1_ANA_CON0
#define PMIC_RG_VS1_LOOPSEL_DIS_MASK                      0x1
#define PMIC_RG_VS1_LOOPSEL_DIS_SHIFT                     3
#define PMIC_RG_VS1_OVP_EN_ADDR                           \
	MT6363_VS1_ANA_CON0
#define PMIC_RG_VS1_OVP_EN_MASK                           0x1
#define PMIC_RG_VS1_OVP_EN_SHIFT                          4
#define PMIC_RG_VS1_OVP_VREFSEL_ADDR                      \
	MT6363_VS1_ANA_CON0
#define PMIC_RG_VS1_OVP_VREFSEL_MASK                      0x1
#define PMIC_RG_VS1_OVP_VREFSEL_SHIFT                     5
#define PMIC_RG_VS1_TB_DIS_ADDR                           \
	MT6363_VS1_ANA_CON0
#define PMIC_RG_VS1_TB_DIS_MASK                           0x1
#define PMIC_RG_VS1_TB_DIS_SHIFT                          6
#define PMIC_RG_VS1_TB_PFM_OFF_ADDR                       \
	MT6363_VS1_ANA_CON0
#define PMIC_RG_VS1_TB_PFM_OFF_MASK                       0x1
#define PMIC_RG_VS1_TB_PFM_OFF_SHIFT                      7
#define PMIC_RG_VS1_TB_VREFSEL_ADDR                       \
	MT6363_VS1_ANA_CON1
#define PMIC_RG_VS1_TB_VREFSEL_MASK                       0x3
#define PMIC_RG_VS1_TB_VREFSEL_SHIFT                      0
#define PMIC_RG_VS1_TON_EXTEND_EN_ADDR                    \
	MT6363_VS1_ANA_CON1
#define PMIC_RG_VS1_TON_EXTEND_EN_MASK                    0x1
#define PMIC_RG_VS1_TON_EXTEND_EN_SHIFT                   2
#define PMIC_RG_VS1_VBAT_LOW_DIS_ADDR                     \
	MT6363_VS1_ANA_CON1
#define PMIC_RG_VS1_VBAT_LOW_DIS_MASK                     0x1
#define PMIC_RG_VS1_VBAT_LOW_DIS_SHIFT                    3
#define PMIC_RG_VS1_VBAT_HI_DIS_ADDR                      \
	MT6363_VS1_ANA_CON1
#define PMIC_RG_VS1_VBAT_HI_DIS_MASK                      0x1
#define PMIC_RG_VS1_VBAT_HI_DIS_SHIFT                     4
#define PMIC_RG_VS1_VOUT_HI_DIS_ADDR                      \
	MT6363_VS1_ANA_CON1
#define PMIC_RG_VS1_VOUT_HI_DIS_MASK                      0x1
#define PMIC_RG_VS1_VOUT_HI_DIS_SHIFT                     5
#define PMIC_RG_VS1_FUGON_ADDR                            \
	MT6363_VS1_ANA_CON1
#define PMIC_RG_VS1_FUGON_MASK                            0x1
#define PMIC_RG_VS1_FUGON_SHIFT                           6
#define PMIC_RG_VS1_FLGON_ADDR                            \
	MT6363_VS1_ANA_CON1
#define PMIC_RG_VS1_FLGON_MASK                            0x1
#define PMIC_RG_VS1_FLGON_SHIFT                           7
#define PMIC_RG_VS1_RAMP_AC_ADDR                          \
	MT6363_VS1_ANA_CON2
#define PMIC_RG_VS1_RAMP_AC_MASK                          0x1
#define PMIC_RG_VS1_RAMP_AC_SHIFT                         0
#define PMIC_RG_VS1_URT_EN_ADDR                           \
	MT6363_VS1_ANA_CON2
#define PMIC_RG_VS1_URT_EN_MASK                           0x1
#define PMIC_RG_VS1_URT_EN_SHIFT                          2
#define PMIC_RG_VS1_RETENTION_EN_ADDR                     \
	MT6363_VS1_ANA_CON2
#define PMIC_RG_VS1_RETENTION_EN_MASK                     0x1
#define PMIC_RG_VS1_RETENTION_EN_SHIFT                    3
#define PMIC_RG_VS1_SONIC_EN_ADDR                         \
	MT6363_VS1_ANA_CON2
#define PMIC_RG_VS1_SONIC_EN_MASK                         0x1
#define PMIC_RG_VS1_SONIC_EN_SHIFT                        4
#define PMIC_RG_VS1_GROUNDSEL_ADDR                        \
	MT6363_VS1_ANA_CON2
#define PMIC_RG_VS1_GROUNDSEL_MASK                        0x1
#define PMIC_RG_VS1_GROUNDSEL_SHIFT                       5
#define PMIC_RG_VS1_DLC_ADDR                              \
	MT6363_VS1_ANA_CON2
#define PMIC_RG_VS1_DLC_MASK                              0x3
#define PMIC_RG_VS1_DLC_SHIFT                             6
#define PMIC_RG_VS1_RCB_ADDR                              \
	MT6363_VS1_ANA_CON3
#define PMIC_RG_VS1_RCB_MASK                              0x7
#define PMIC_RG_VS1_RCB_SHIFT                             0
#define PMIC_RG_VS1_UG_SR_ADDR                            \
	MT6363_VS1_ANA_CON3
#define PMIC_RG_VS1_UG_SR_MASK                            0x3
#define PMIC_RG_VS1_UG_SR_SHIFT                           3
#define PMIC_RG_VS1_LG_SR_ADDR                            \
	MT6363_VS1_ANA_CON3
#define PMIC_RG_VS1_LG_SR_MASK                            0x3
#define PMIC_RG_VS1_LG_SR_SHIFT                           5
#define PMIC_RG_VS1_ECOT_EN_ADDR                          \
	MT6363_VS1_ANA_CON3
#define PMIC_RG_VS1_ECOT_EN_MASK                          0x1
#define PMIC_RG_VS1_ECOT_EN_SHIFT                         7
#define PMIC_RG_VS1_OCP_ADDR                              \
	MT6363_VS1_ANA_CON4
#define PMIC_RG_VS1_OCP_MASK                              0x7
#define PMIC_RG_VS1_OCP_SHIFT                             0
#define PMIC_RG_VS1_OCN_ADDR                              \
	MT6363_VS1_ANA_CON4
#define PMIC_RG_VS1_OCN_MASK                              0x7
#define PMIC_RG_VS1_OCN_SHIFT                             3
#define PMIC_RG_VS1_DUMMY_LOAD_EN_ADDR                    \
	MT6363_VS1_ANA_CON4
#define PMIC_RG_VS1_DUMMY_LOAD_EN_MASK                    0x1
#define PMIC_RG_VS1_DUMMY_LOAD_EN_SHIFT                   6
#define PMIC_RG_VS1_RON_TM_ADDR                           \
	MT6363_VS1_ANA_CON4
#define PMIC_RG_VS1_RON_TM_MASK                           0x1
#define PMIC_RG_VS1_RON_TM_SHIFT                          7
#define PMIC_RG_VS1_DIGMON_SEL_ADDR                       \
	MT6363_VS1_ANA_CON5
#define PMIC_RG_VS1_DIGMON_SEL_MASK                       0x3F
#define PMIC_RG_VS1_DIGMON_SEL_SHIFT                      0
#define PMIC_RGS_VS1_OC_STATUS_ADDR                       \
	MT6363_VS1_ANA_CON6
#define PMIC_RGS_VS1_OC_STATUS_MASK                       0x1
#define PMIC_RGS_VS1_OC_STATUS_SHIFT                      0
#define PMIC_RGS_VS1_DIG_MON_ADDR                         \
	MT6363_VS1_ANA_CON6
#define PMIC_RGS_VS1_DIG_MON_MASK                         0x1
#define PMIC_RGS_VS1_DIG_MON_SHIFT                        1
#define PMIC_RG_VS1_UG_ONSR_ADDR                          \
	MT6363_VS1_ANA_CON6
#define PMIC_RG_VS1_UG_ONSR_MASK                          0x3
#define PMIC_RG_VS1_UG_ONSR_SHIFT                         2
#define PMIC_RG_VS1_LXRON_ADDR                            \
	MT6363_VS1_ANA_CON6
#define PMIC_RG_VS1_LXRON_MASK                            0x1
#define PMIC_RG_VS1_LXRON_SHIFT                           4
#define PMIC_RG_VS1_RSVH_ADDR                             \
	MT6363_VS1_ANA_CON7
#define PMIC_RG_VS1_RSVH_MASK                             0xFF
#define PMIC_RG_VS1_RSVH_SHIFT                            0
#define PMIC_RG_VS1_RSVL_ADDR                             \
	MT6363_VS1_ANA_CON8
#define PMIC_RG_VS1_RSVL_MASK                             0xFF
#define PMIC_RG_VS1_RSVL_SHIFT                            0
#define PMIC_RG_VS1_TM_ADDR                               \
	MT6363_VS1_ANA_CON9
#define PMIC_RG_VS1_TM_MASK                               0xF
#define PMIC_RG_VS1_TM_SHIFT                              0
#define PMIC_RG_VS1_TM_KEY_ADDR                           \
	MT6363_VS1_ANA_CON9
#define PMIC_RG_VS1_TM_KEY_MASK                           0x7
#define PMIC_RG_VS1_TM_KEY_SHIFT                          4
#define PMIC_RG_VS1_TMDL_ADDR                             \
	MT6363_VS1_ANA_CON10
#define PMIC_RG_VS1_TMDL_MASK                             0x1
#define PMIC_RG_VS1_TMDL_SHIFT                            2
#define PMIC_RG_VS1_SR_VBAT_ADDR                          \
	MT6363_VS1_ANA_CON10
#define PMIC_RG_VS1_SR_VBAT_MASK                          0x1
#define PMIC_RG_VS1_SR_VBAT_SHIFT                         3
#define PMIC_RG_VS1_FCCM_ADDR                             \
	MT6363_VS1_ANA_CON11
#define PMIC_RG_VS1_FCCM_MASK                             0x1
#define PMIC_RG_VS1_FCCM_SHIFT                            0
#define PMIC_RGS_VS1_PG_STATUS_ADDR                       \
	MT6363_VS1_ANA_CON11
#define PMIC_RGS_VS1_PG_STATUS_MASK                       0x1
#define PMIC_RGS_VS1_PG_STATUS_SHIFT                      5
#define PMIC_RG_VS1_AZC_DIS_ADDR                          \
	MT6363_VS1_ANA_CON11
#define PMIC_RG_VS1_AZC_DIS_MASK                          0x1
#define PMIC_RG_VS1_AZC_DIS_SHIFT                         6
#define PMIC_RG_VS1_AZC_DVS_DIS_ADDR                      \
	MT6363_VS1_ANA_CON11
#define PMIC_RG_VS1_AZC_DVS_DIS_MASK                      0x1
#define PMIC_RG_VS1_AZC_DVS_DIS_SHIFT                     7
#define PMIC_RG_VS1_AZC_SAMPLE_TIME_ADDR                  \
	MT6363_VS1_ANA_CON12
#define PMIC_RG_VS1_AZC_SAMPLE_TIME_MASK                  0x3
#define PMIC_RG_VS1_AZC_SAMPLE_TIME_SHIFT                 0
#define PMIC_RG_VS1_VCB_EN_ADDR                           \
	MT6363_VS1_ANA_CON12
#define PMIC_RG_VS1_VCB_EN_MASK                           0x1
#define PMIC_RG_VS1_VCB_EN_SHIFT                          2
#define PMIC_RG_VS1_RVCB_ADDR                             \
	MT6363_VS1_ANA_CON12
#define PMIC_RG_VS1_RVCB_MASK                             0x3
#define PMIC_RG_VS1_RVCB_SHIFT                            3
#define PMIC_RG_VS1_ECOT_HVO_EN_ADDR                      \
	MT6363_VS1_ANA_CON12
#define PMIC_RG_VS1_ECOT_HVO_EN_MASK                      0x1
#define PMIC_RG_VS1_ECOT_HVO_EN_SHIFT                     5
#define PMIC_RG_VS1_VBATLOW_RAMPRSHORT_ADDR               \
	MT6363_VS1_ANA_CON12
#define PMIC_RG_VS1_VBATLOW_RAMPRSHORT_MASK               0x1
#define PMIC_RG_VS1_VBATLOW_RAMPRSHORT_SHIFT              6
#define PMIC_RG_VS1_NEGI_SLOW_SR_EN_ADDR                  \
	MT6363_VS1_ANA_CON12
#define PMIC_RG_VS1_NEGI_SLOW_SR_EN_MASK                  0x1
#define PMIC_RG_VS1_NEGI_SLOW_SR_EN_SHIFT                 7
#define PMIC_RG_VS1_RSV_ADDR                              \
	MT6363_VS1_ANA_CON13
#define PMIC_RG_VS1_RSV_MASK                              0xFF
#define PMIC_RG_VS1_RSV_SHIFT                             0
#define PMIC_RG_VS1_DVS_DIS_FCCM_ADDR                     \
	MT6363_VS1_ANA_CON14
#define PMIC_RG_VS1_DVS_DIS_FCCM_MASK                     0x1
#define PMIC_RG_VS1_DVS_DIS_FCCM_SHIFT                    0
#define PMIC_RG_VS1_OC_STATUS_SEL_ADDR                    \
	MT6363_VS1_ANA_CON14
#define PMIC_RG_VS1_OC_STATUS_SEL_MASK                    0x1
#define PMIC_RG_VS1_OC_STATUS_SEL_SHIFT                   1
#define PMIC_RG_VS1_TON_LEVEL_D2_C_ADDR                   \
	MT6363_VS1_ANA_CON14
#define PMIC_RG_VS1_TON_LEVEL_D2_C_MASK                   0x1
#define PMIC_RG_VS1_TON_LEVEL_D2_C_SHIFT                  2
#define PMIC_RG_VS1_TON_MINOFF_C_ADDR                     \
	MT6363_VS1_ANA_CON14
#define PMIC_RG_VS1_TON_MINOFF_C_MASK                     0x1
#define PMIC_RG_VS1_TON_MINOFF_C_SHIFT                    3
#define PMIC_RG_VS1_TON_DIS_MINOFF_C_ADDR                 \
	MT6363_VS1_ANA_CON14
#define PMIC_RG_VS1_TON_DIS_MINOFF_C_MASK                 0x1
#define PMIC_RG_VS1_TON_DIS_MINOFF_C_SHIFT                4
#define PMIC_RG_VS1_TON_TRIM_DUTYFF_ADDR                  \
	MT6363_VS1_ANA_CON14
#define PMIC_RG_VS1_TON_TRIM_DUTYFF_MASK                  0x1
#define PMIC_RG_VS1_TON_TRIM_DUTYFF_SHIFT                 5
#define PMIC_RG_VS3_NDIS_EN_ADDR                          \
	MT6363_VS3_ANA_CON0
#define PMIC_RG_VS3_NDIS_EN_MASK                          0x1
#define PMIC_RG_VS3_NDIS_EN_SHIFT                         0
#define PMIC_RG_VS3_SLEEP_TIME_ADDR                       \
	MT6363_VS3_ANA_CON0
#define PMIC_RG_VS3_SLEEP_TIME_MASK                       0x3
#define PMIC_RG_VS3_SLEEP_TIME_SHIFT                      1
#define PMIC_RG_VS3_LOOPSEL_DIS_ADDR                      \
	MT6363_VS3_ANA_CON0
#define PMIC_RG_VS3_LOOPSEL_DIS_MASK                      0x1
#define PMIC_RG_VS3_LOOPSEL_DIS_SHIFT                     3
#define PMIC_RG_VS3_OVP_EN_ADDR                           \
	MT6363_VS3_ANA_CON0
#define PMIC_RG_VS3_OVP_EN_MASK                           0x1
#define PMIC_RG_VS3_OVP_EN_SHIFT                          4
#define PMIC_RG_VS3_OVP_VREFSEL_ADDR                      \
	MT6363_VS3_ANA_CON0
#define PMIC_RG_VS3_OVP_VREFSEL_MASK                      0x1
#define PMIC_RG_VS3_OVP_VREFSEL_SHIFT                     5
#define PMIC_RG_VS3_TB_DIS_ADDR                           \
	MT6363_VS3_ANA_CON0
#define PMIC_RG_VS3_TB_DIS_MASK                           0x1
#define PMIC_RG_VS3_TB_DIS_SHIFT                          6
#define PMIC_RG_VS3_TB_PFM_OFF_ADDR                       \
	MT6363_VS3_ANA_CON0
#define PMIC_RG_VS3_TB_PFM_OFF_MASK                       0x1
#define PMIC_RG_VS3_TB_PFM_OFF_SHIFT                      7
#define PMIC_RG_VS3_TB_VREFSEL_ADDR                       \
	MT6363_VS3_ANA_CON1
#define PMIC_RG_VS3_TB_VREFSEL_MASK                       0x3
#define PMIC_RG_VS3_TB_VREFSEL_SHIFT                      0
#define PMIC_RG_VS3_TON_EXTEND_EN_ADDR                    \
	MT6363_VS3_ANA_CON1
#define PMIC_RG_VS3_TON_EXTEND_EN_MASK                    0x1
#define PMIC_RG_VS3_TON_EXTEND_EN_SHIFT                   2
#define PMIC_RG_VS3_VBAT_LOW_DIS_ADDR                     \
	MT6363_VS3_ANA_CON1
#define PMIC_RG_VS3_VBAT_LOW_DIS_MASK                     0x1
#define PMIC_RG_VS3_VBAT_LOW_DIS_SHIFT                    3
#define PMIC_RG_VS3_VBAT_HI_DIS_ADDR                      \
	MT6363_VS3_ANA_CON1
#define PMIC_RG_VS3_VBAT_HI_DIS_MASK                      0x1
#define PMIC_RG_VS3_VBAT_HI_DIS_SHIFT                     4
#define PMIC_RG_VS3_VOUT_HI_DIS_ADDR                      \
	MT6363_VS3_ANA_CON1
#define PMIC_RG_VS3_VOUT_HI_DIS_MASK                      0x1
#define PMIC_RG_VS3_VOUT_HI_DIS_SHIFT                     5
#define PMIC_RG_VS3_FUGON_ADDR                            \
	MT6363_VS3_ANA_CON1
#define PMIC_RG_VS3_FUGON_MASK                            0x1
#define PMIC_RG_VS3_FUGON_SHIFT                           6
#define PMIC_RG_VS3_FLGON_ADDR                            \
	MT6363_VS3_ANA_CON1
#define PMIC_RG_VS3_FLGON_MASK                            0x1
#define PMIC_RG_VS3_FLGON_SHIFT                           7
#define PMIC_RG_VS3_RAMP_AC_ADDR                          \
	MT6363_VS3_ANA_CON2
#define PMIC_RG_VS3_RAMP_AC_MASK                          0x1
#define PMIC_RG_VS3_RAMP_AC_SHIFT                         0
#define PMIC_RG_VS3_URT_EN_ADDR                           \
	MT6363_VS3_ANA_CON2
#define PMIC_RG_VS3_URT_EN_MASK                           0x1
#define PMIC_RG_VS3_URT_EN_SHIFT                          2
#define PMIC_RG_VS3_RETENTION_EN_ADDR                     \
	MT6363_VS3_ANA_CON2
#define PMIC_RG_VS3_RETENTION_EN_MASK                     0x1
#define PMIC_RG_VS3_RETENTION_EN_SHIFT                    3
#define PMIC_RG_VS3_SONIC_EN_ADDR                         \
	MT6363_VS3_ANA_CON2
#define PMIC_RG_VS3_SONIC_EN_MASK                         0x1
#define PMIC_RG_VS3_SONIC_EN_SHIFT                        4
#define PMIC_RG_VS3_GROUNDSEL_ADDR                        \
	MT6363_VS3_ANA_CON2
#define PMIC_RG_VS3_GROUNDSEL_MASK                        0x1
#define PMIC_RG_VS3_GROUNDSEL_SHIFT                       5
#define PMIC_RG_VS3_DLC_ADDR                              \
	MT6363_VS3_ANA_CON2
#define PMIC_RG_VS3_DLC_MASK                              0x3
#define PMIC_RG_VS3_DLC_SHIFT                             6
#define PMIC_RG_VS3_RCB_ADDR                              \
	MT6363_VS3_ANA_CON3
#define PMIC_RG_VS3_RCB_MASK                              0x7
#define PMIC_RG_VS3_RCB_SHIFT                             0
#define PMIC_RG_VS3_UG_SR_ADDR                            \
	MT6363_VS3_ANA_CON3
#define PMIC_RG_VS3_UG_SR_MASK                            0x3
#define PMIC_RG_VS3_UG_SR_SHIFT                           3
#define PMIC_RG_VS3_LG_SR_ADDR                            \
	MT6363_VS3_ANA_CON3
#define PMIC_RG_VS3_LG_SR_MASK                            0x3
#define PMIC_RG_VS3_LG_SR_SHIFT                           5
#define PMIC_RG_VS3_ECOT_EN_ADDR                          \
	MT6363_VS3_ANA_CON3
#define PMIC_RG_VS3_ECOT_EN_MASK                          0x1
#define PMIC_RG_VS3_ECOT_EN_SHIFT                         7
#define PMIC_RG_VS3_OCP_ADDR                              \
	MT6363_VS3_ANA_CON4
#define PMIC_RG_VS3_OCP_MASK                              0x7
#define PMIC_RG_VS3_OCP_SHIFT                             0
#define PMIC_RG_VS3_OCN_ADDR                              \
	MT6363_VS3_ANA_CON4
#define PMIC_RG_VS3_OCN_MASK                              0x7
#define PMIC_RG_VS3_OCN_SHIFT                             3
#define PMIC_RG_VS3_DUMMY_LOAD_EN_ADDR                    \
	MT6363_VS3_ANA_CON4
#define PMIC_RG_VS3_DUMMY_LOAD_EN_MASK                    0x1
#define PMIC_RG_VS3_DUMMY_LOAD_EN_SHIFT                   6
#define PMIC_RG_VS3_RON_TM_ADDR                           \
	MT6363_VS3_ANA_CON4
#define PMIC_RG_VS3_RON_TM_MASK                           0x1
#define PMIC_RG_VS3_RON_TM_SHIFT                          7
#define PMIC_RG_VS3_DIGMON_SEL_ADDR                       \
	MT6363_VS3_ANA_CON5
#define PMIC_RG_VS3_DIGMON_SEL_MASK                       0x3F
#define PMIC_RG_VS3_DIGMON_SEL_SHIFT                      0
#define PMIC_RGS_VS3_OC_STATUS_ADDR                       \
	MT6363_VS3_ANA_CON6
#define PMIC_RGS_VS3_OC_STATUS_MASK                       0x1
#define PMIC_RGS_VS3_OC_STATUS_SHIFT                      0
#define PMIC_RGS_VS3_DIG_MON_ADDR                         \
	MT6363_VS3_ANA_CON6
#define PMIC_RGS_VS3_DIG_MON_MASK                         0x1
#define PMIC_RGS_VS3_DIG_MON_SHIFT                        1
#define PMIC_RG_VS3_UG_ONSR_ADDR                          \
	MT6363_VS3_ANA_CON6
#define PMIC_RG_VS3_UG_ONSR_MASK                          0x3
#define PMIC_RG_VS3_UG_ONSR_SHIFT                         2
#define PMIC_RG_VS3_LXRON_ADDR                            \
	MT6363_VS3_ANA_CON6
#define PMIC_RG_VS3_LXRON_MASK                            0x1
#define PMIC_RG_VS3_LXRON_SHIFT                           4
#define PMIC_RG_VS3_RSVH_ADDR                             \
	MT6363_VS3_ANA_CON7
#define PMIC_RG_VS3_RSVH_MASK                             0xFF
#define PMIC_RG_VS3_RSVH_SHIFT                            0
#define PMIC_RG_VS3_RSVL_ADDR                             \
	MT6363_VS3_ANA_CON8
#define PMIC_RG_VS3_RSVL_MASK                             0xFF
#define PMIC_RG_VS3_RSVL_SHIFT                            0
#define PMIC_RG_VS3_TM_ADDR                               \
	MT6363_VS3_ANA_CON9
#define PMIC_RG_VS3_TM_MASK                               0xF
#define PMIC_RG_VS3_TM_SHIFT                              0
#define PMIC_RG_VS3_TM_KEY_ADDR                           \
	MT6363_VS3_ANA_CON9
#define PMIC_RG_VS3_TM_KEY_MASK                           0x7
#define PMIC_RG_VS3_TM_KEY_SHIFT                          4
#define PMIC_RG_VS3_TMDL_ADDR                             \
	MT6363_VS3_ANA_CON10
#define PMIC_RG_VS3_TMDL_MASK                             0x1
#define PMIC_RG_VS3_TMDL_SHIFT                            2
#define PMIC_RG_VS3_SR_VBAT_ADDR                          \
	MT6363_VS3_ANA_CON10
#define PMIC_RG_VS3_SR_VBAT_MASK                          0x1
#define PMIC_RG_VS3_SR_VBAT_SHIFT                         3
#define PMIC_RG_VS3_FCCM_ADDR                             \
	MT6363_VS3_ANA_CON11
#define PMIC_RG_VS3_FCCM_MASK                             0x1
#define PMIC_RG_VS3_FCCM_SHIFT                            0
#define PMIC_RGS_VS3_PG_STATUS_ADDR                       \
	MT6363_VS3_ANA_CON11
#define PMIC_RGS_VS3_PG_STATUS_MASK                       0x1
#define PMIC_RGS_VS3_PG_STATUS_SHIFT                      5
#define PMIC_RG_VS3_AZC_DIS_ADDR                          \
	MT6363_VS3_ANA_CON11
#define PMIC_RG_VS3_AZC_DIS_MASK                          0x1
#define PMIC_RG_VS3_AZC_DIS_SHIFT                         6
#define PMIC_RG_VS3_AZC_DVS_DIS_ADDR                      \
	MT6363_VS3_ANA_CON11
#define PMIC_RG_VS3_AZC_DVS_DIS_MASK                      0x1
#define PMIC_RG_VS3_AZC_DVS_DIS_SHIFT                     7
#define PMIC_RG_VS3_AZC_SAMPLE_TIME_ADDR                  \
	MT6363_VS3_ANA_CON12
#define PMIC_RG_VS3_AZC_SAMPLE_TIME_MASK                  0x3
#define PMIC_RG_VS3_AZC_SAMPLE_TIME_SHIFT                 0
#define PMIC_RG_VS3_VCB_EN_ADDR                           \
	MT6363_VS3_ANA_CON12
#define PMIC_RG_VS3_VCB_EN_MASK                           0x1
#define PMIC_RG_VS3_VCB_EN_SHIFT                          2
#define PMIC_RG_VS3_RVCB_ADDR                             \
	MT6363_VS3_ANA_CON12
#define PMIC_RG_VS3_RVCB_MASK                             0x3
#define PMIC_RG_VS3_RVCB_SHIFT                            3
#define PMIC_RG_VS3_ECOT_HVO_EN_ADDR                      \
	MT6363_VS3_ANA_CON12
#define PMIC_RG_VS3_ECOT_HVO_EN_MASK                      0x1
#define PMIC_RG_VS3_ECOT_HVO_EN_SHIFT                     5
#define PMIC_RG_VS3_VBATLOW_RAMPRSHORT_ADDR               \
	MT6363_VS3_ANA_CON12
#define PMIC_RG_VS3_VBATLOW_RAMPRSHORT_MASK               0x1
#define PMIC_RG_VS3_VBATLOW_RAMPRSHORT_SHIFT              6
#define PMIC_RG_VS3_NEGI_SLOW_SR_EN_ADDR                  \
	MT6363_VS3_ANA_CON12
#define PMIC_RG_VS3_NEGI_SLOW_SR_EN_MASK                  0x1
#define PMIC_RG_VS3_NEGI_SLOW_SR_EN_SHIFT                 7
#define PMIC_RG_VS3_RSV_ADDR                              \
	MT6363_VS3_ANA_CON13
#define PMIC_RG_VS3_RSV_MASK                              0xFF
#define PMIC_RG_VS3_RSV_SHIFT                             0
#define PMIC_RG_VS3_DVS_DIS_FCCM_ADDR                     \
	MT6363_VS3_ANA_CON14
#define PMIC_RG_VS3_DVS_DIS_FCCM_MASK                     0x1
#define PMIC_RG_VS3_DVS_DIS_FCCM_SHIFT                    0
#define PMIC_RG_VS3_OC_STATUS_SEL_ADDR                    \
	MT6363_VS3_ANA_CON14
#define PMIC_RG_VS3_OC_STATUS_SEL_MASK                    0x1
#define PMIC_RG_VS3_OC_STATUS_SEL_SHIFT                   1
#define PMIC_RG_VS3_TON_LEVEL_D2_C_ADDR                   \
	MT6363_VS3_ANA_CON14
#define PMIC_RG_VS3_TON_LEVEL_D2_C_MASK                   0x1
#define PMIC_RG_VS3_TON_LEVEL_D2_C_SHIFT                  2
#define PMIC_RG_VS3_TON_MINOFF_C_ADDR                     \
	MT6363_VS3_ANA_CON14
#define PMIC_RG_VS3_TON_MINOFF_C_MASK                     0x1
#define PMIC_RG_VS3_TON_MINOFF_C_SHIFT                    3
#define PMIC_RG_VS3_TON_DIS_MINOFF_C_ADDR                 \
	MT6363_VS3_ANA_CON14
#define PMIC_RG_VS3_TON_DIS_MINOFF_C_MASK                 0x1
#define PMIC_RG_VS3_TON_DIS_MINOFF_C_SHIFT                4
#define PMIC_RG_VS3_TON_TRIM_DUTYFF_ADDR                  \
	MT6363_VS3_ANA_CON14
#define PMIC_RG_VS3_TON_TRIM_DUTYFF_MASK                  0x1
#define PMIC_RG_VS3_TON_TRIM_DUTYFF_SHIFT                 5
#define PMIC_BUCK_ANA0_ELR_LEN_ADDR                       \
	MT6363_BUCK_ANA0_ELR_NUM
#define PMIC_BUCK_ANA0_ELR_LEN_MASK                       0xFF
#define PMIC_BUCK_ANA0_ELR_LEN_SHIFT                      0
#define PMIC_RG_VS1_ZC_TRIM_ADDR                          \
	MT6363_SMPS_ELR_0
#define PMIC_RG_VS1_ZC_TRIM_MASK                          0x3F
#define PMIC_RG_VS1_ZC_TRIM_SHIFT                         0
#define PMIC_RG_VS1_CCOMP_ADDR                            \
	MT6363_SMPS_ELR_0
#define PMIC_RG_VS1_CCOMP_MASK                            0x3
#define PMIC_RG_VS1_CCOMP_SHIFT                           6
#define PMIC_RG_VS1_RAMP_SLP_ADDR                         \
	MT6363_SMPS_ELR_1
#define PMIC_RG_VS1_RAMP_SLP_MASK                         0x7
#define PMIC_RG_VS1_RAMP_SLP_SHIFT                        0
#define PMIC_RG_VS1_NLIM_TRIM_ADDR                        \
	MT6363_SMPS_ELR_1
#define PMIC_RG_VS1_NLIM_TRIM_MASK                        0x1F
#define PMIC_RG_VS1_NLIM_TRIM_SHIFT                       3
#define PMIC_RG_VS1_TON_TRIM_ADDR                         \
	MT6363_SMPS_ELR_2
#define PMIC_RG_VS1_TON_TRIM_MASK                         0x7F
#define PMIC_RG_VS1_TON_TRIM_SHIFT                        0
#define PMIC_RG_VS1_FB_D2_ADDR                            \
	MT6363_SMPS_ELR_2
#define PMIC_RG_VS1_FB_D2_MASK                            0x1
#define PMIC_RG_VS1_FB_D2_SHIFT                           7
#define PMIC_RG_VS1_PFM_PEAK_ADDR                         \
	MT6363_SMPS_ELR_3
#define PMIC_RG_VS1_PFM_PEAK_MASK                         0xF
#define PMIC_RG_VS1_PFM_PEAK_SHIFT                        0
#define PMIC_RG_VS1_SONIC_PFM_PEAK_ADDR                   \
	MT6363_SMPS_ELR_3
#define PMIC_RG_VS1_SONIC_PFM_PEAK_MASK                   0xF
#define PMIC_RG_VS1_SONIC_PFM_PEAK_SHIFT                  4
#define PMIC_RG_VS1_ECOT_TRIM_ADDR                        \
	MT6363_SMPS_ELR_4
#define PMIC_RG_VS1_ECOT_TRIM_MASK                        0x7
#define PMIC_RG_VS1_ECOT_TRIM_SHIFT                       0
#define PMIC_RG_VS1_CSNSLP_TRIM_ADDR                      \
	MT6363_SMPS_ELR_4
#define PMIC_RG_VS1_CSNSLP_TRIM_MASK                      0xF
#define PMIC_RG_VS1_CSNSLP_TRIM_SHIFT                     3
#define PMIC_RG_VS1_OC_D2P5_ADDR                          \
	MT6363_SMPS_ELR_4
#define PMIC_RG_VS1_OC_D2P5_MASK                          0x1
#define PMIC_RG_VS1_OC_D2P5_SHIFT                         7
#define PMIC_RG_VS1_CSPSLP_TRIM_ADDR                      \
	MT6363_SMPS_ELR_5
#define PMIC_RG_VS1_CSPSLP_TRIM_MASK                      0xF
#define PMIC_RG_VS1_CSPSLP_TRIM_SHIFT                     0
#define PMIC_RG_VS1_RSV_EFUSE_ADDR                        \
	MT6363_SMPS_ELR_5
#define PMIC_RG_VS1_RSV_EFUSE_MASK                        0xF
#define PMIC_RG_VS1_RSV_EFUSE_SHIFT                       4
#define PMIC_RG_VS1_DRIVER_SR_TRIM_ADDR                   \
	MT6363_SMPS_ELR_6
#define PMIC_RG_VS1_DRIVER_SR_TRIM_MASK                   0x7
#define PMIC_RG_VS1_DRIVER_SR_TRIM_SHIFT                  0
#define PMIC_RG_VS1_RAMPR_DIV_ADDR                        \
	MT6363_SMPS_ELR_6
#define PMIC_RG_VS1_RAMPR_DIV_MASK                        0x7
#define PMIC_RG_VS1_RAMPR_DIV_SHIFT                       3
#define PMIC_RG_VS1_RAMPC_DIV_ADDR                        \
	MT6363_SMPS_ELR_6
#define PMIC_RG_VS1_RAMPC_DIV_MASK                        0x3
#define PMIC_RG_VS1_RAMPC_DIV_SHIFT                       6
#define PMIC_RG_VS1_OC_D3P5_ADDR                          \
	MT6363_SMPS_ELR_7
#define PMIC_RG_VS1_OC_D3P5_MASK                          0x1
#define PMIC_RG_VS1_OC_D3P5_SHIFT                         0
#define PMIC_RG_VS3_ZC_TRIM_ADDR                          \
	MT6363_SMPS_ELR_8
#define PMIC_RG_VS3_ZC_TRIM_MASK                          0x3F
#define PMIC_RG_VS3_ZC_TRIM_SHIFT                         0
#define PMIC_RG_VS3_CCOMP_ADDR                            \
	MT6363_SMPS_ELR_8
#define PMIC_RG_VS3_CCOMP_MASK                            0x3
#define PMIC_RG_VS3_CCOMP_SHIFT                           6
#define PMIC_RG_VS3_RAMP_SLP_ADDR                         \
	MT6363_SMPS_ELR_9
#define PMIC_RG_VS3_RAMP_SLP_MASK                         0x7
#define PMIC_RG_VS3_RAMP_SLP_SHIFT                        0
#define PMIC_RG_VS3_NLIM_TRIM_ADDR                        \
	MT6363_SMPS_ELR_9
#define PMIC_RG_VS3_NLIM_TRIM_MASK                        0x1F
#define PMIC_RG_VS3_NLIM_TRIM_SHIFT                       3
#define PMIC_RG_VS3_TON_TRIM_ADDR                         \
	MT6363_SMPS_ELR_10
#define PMIC_RG_VS3_TON_TRIM_MASK                         0x7F
#define PMIC_RG_VS3_TON_TRIM_SHIFT                        0
#define PMIC_RG_VS3_FB_D2_ADDR                            \
	MT6363_SMPS_ELR_10
#define PMIC_RG_VS3_FB_D2_MASK                            0x1
#define PMIC_RG_VS3_FB_D2_SHIFT                           7
#define PMIC_RG_VS3_PFM_PEAK_ADDR                         \
	MT6363_SMPS_ELR_11
#define PMIC_RG_VS3_PFM_PEAK_MASK                         0xF
#define PMIC_RG_VS3_PFM_PEAK_SHIFT                        0
#define PMIC_RG_VS3_SONIC_PFM_PEAK_ADDR                   \
	MT6363_SMPS_ELR_11
#define PMIC_RG_VS3_SONIC_PFM_PEAK_MASK                   0xF
#define PMIC_RG_VS3_SONIC_PFM_PEAK_SHIFT                  4
#define PMIC_RG_VS3_ECOT_TRIM_ADDR                        \
	MT6363_SMPS_ELR_12
#define PMIC_RG_VS3_ECOT_TRIM_MASK                        0x7
#define PMIC_RG_VS3_ECOT_TRIM_SHIFT                       0
#define PMIC_RG_VS3_CSNSLP_TRIM_ADDR                      \
	MT6363_SMPS_ELR_12
#define PMIC_RG_VS3_CSNSLP_TRIM_MASK                      0xF
#define PMIC_RG_VS3_CSNSLP_TRIM_SHIFT                     3
#define PMIC_RG_VS3_OC_D2P5_ADDR                          \
	MT6363_SMPS_ELR_12
#define PMIC_RG_VS3_OC_D2P5_MASK                          0x1
#define PMIC_RG_VS3_OC_D2P5_SHIFT                         7
#define PMIC_RG_VS3_CSPSLP_TRIM_ADDR                      \
	MT6363_SMPS_ELR_13
#define PMIC_RG_VS3_CSPSLP_TRIM_MASK                      0xF
#define PMIC_RG_VS3_CSPSLP_TRIM_SHIFT                     0
#define PMIC_RG_VS3_RSV_EFUSE_ADDR                        \
	MT6363_SMPS_ELR_13
#define PMIC_RG_VS3_RSV_EFUSE_MASK                        0xF
#define PMIC_RG_VS3_RSV_EFUSE_SHIFT                       4
#define PMIC_RG_VS3_DRIVER_SR_TRIM_ADDR                   \
	MT6363_SMPS_ELR_14
#define PMIC_RG_VS3_DRIVER_SR_TRIM_MASK                   0x7
#define PMIC_RG_VS3_DRIVER_SR_TRIM_SHIFT                  0
#define PMIC_RG_VS3_RAMPR_DIV_ADDR                        \
	MT6363_SMPS_ELR_14
#define PMIC_RG_VS3_RAMPR_DIV_MASK                        0x7
#define PMIC_RG_VS3_RAMPR_DIV_SHIFT                       3
#define PMIC_RG_VS3_RAMPC_DIV_ADDR                        \
	MT6363_SMPS_ELR_14
#define PMIC_RG_VS3_RAMPC_DIV_MASK                        0x3
#define PMIC_RG_VS3_RAMPC_DIV_SHIFT                       6
#define PMIC_RG_VS3_OC_D3P5_ADDR                          \
	MT6363_SMPS_ELR_15
#define PMIC_RG_VS3_OC_D3P5_MASK                          0x1
#define PMIC_RG_VS3_OC_D3P5_SHIFT                         0
#define PMIC_RG_VS1_TRIMH_ADDR                            \
	MT6363_SMPS_ELR_16
#define PMIC_RG_VS1_TRIMH_MASK                            0xF
#define PMIC_RG_VS1_TRIMH_SHIFT                           0
#define PMIC_RG_VS1_RCOMP_ADDR                            \
	MT6363_SMPS_ELR_16
#define PMIC_RG_VS1_RCOMP_MASK                            0xF
#define PMIC_RG_VS1_RCOMP_SHIFT                           4
#define PMIC_RG_VS2_TRIMH_ADDR                            \
	MT6363_SMPS_ELR_17
#define PMIC_RG_VS2_TRIMH_MASK                            0xF
#define PMIC_RG_VS2_TRIMH_SHIFT                           0
#define PMIC_RG_VS2_RCOMP_ADDR                            \
	MT6363_SMPS_ELR_17
#define PMIC_RG_VS2_RCOMP_MASK                            0xF
#define PMIC_RG_VS2_RCOMP_SHIFT                           4
#define PMIC_RG_VS3_TRIMH_ADDR                            \
	MT6363_SMPS_ELR_18
#define PMIC_RG_VS3_TRIMH_MASK                            0xF
#define PMIC_RG_VS3_TRIMH_SHIFT                           0
#define PMIC_RG_VS3_RCOMP_ADDR                            \
	MT6363_SMPS_ELR_18
#define PMIC_RG_VS3_RCOMP_MASK                            0xF
#define PMIC_RG_VS3_RCOMP_SHIFT                           4
#define PMIC_RG_VBUCK1_TRIMH_ADDR                         \
	MT6363_SMPS_ELR_19
#define PMIC_RG_VBUCK1_TRIMH_MASK                         0xF
#define PMIC_RG_VBUCK1_TRIMH_SHIFT                        0
#define PMIC_RG_VBUCK1_RCOMP_ADDR                         \
	MT6363_SMPS_ELR_19
#define PMIC_RG_VBUCK1_RCOMP_MASK                         0xF
#define PMIC_RG_VBUCK1_RCOMP_SHIFT                        4
#define PMIC_RG_VBUCK2_TRIMH_ADDR                         \
	MT6363_SMPS_ELR_20
#define PMIC_RG_VBUCK2_TRIMH_MASK                         0xF
#define PMIC_RG_VBUCK2_TRIMH_SHIFT                        0
#define PMIC_RG_VBUCK2_RCOMP_ADDR                         \
	MT6363_SMPS_ELR_20
#define PMIC_RG_VBUCK2_RCOMP_MASK                         0xF
#define PMIC_RG_VBUCK2_RCOMP_SHIFT                        4
#define PMIC_RG_VBUCK3_TRIMH_ADDR                         \
	MT6363_SMPS_ELR_21
#define PMIC_RG_VBUCK3_TRIMH_MASK                         0xF
#define PMIC_RG_VBUCK3_TRIMH_SHIFT                        0
#define PMIC_RG_VBUCK3_RCOMP_ADDR                         \
	MT6363_SMPS_ELR_21
#define PMIC_RG_VBUCK3_RCOMP_MASK                         0xF
#define PMIC_RG_VBUCK3_RCOMP_SHIFT                        4
#define PMIC_RG_VBUCK4_TRIMH_ADDR                         \
	MT6363_SMPS_ELR_22
#define PMIC_RG_VBUCK4_TRIMH_MASK                         0xF
#define PMIC_RG_VBUCK4_TRIMH_SHIFT                        0
#define PMIC_RG_VBUCK4_RCOMP_ADDR                         \
	MT6363_SMPS_ELR_22
#define PMIC_RG_VBUCK4_RCOMP_MASK                         0xF
#define PMIC_RG_VBUCK4_RCOMP_SHIFT                        4
#define PMIC_RG_VBUCK5_TRIMH_ADDR                         \
	MT6363_SMPS_ELR_23
#define PMIC_RG_VBUCK5_TRIMH_MASK                         0xF
#define PMIC_RG_VBUCK5_TRIMH_SHIFT                        0
#define PMIC_RG_VBUCK5_RCOMP_ADDR                         \
	MT6363_SMPS_ELR_23
#define PMIC_RG_VBUCK5_RCOMP_MASK                         0xF
#define PMIC_RG_VBUCK5_RCOMP_SHIFT                        4
#define PMIC_RG_VBUCK6_TRIMH_ADDR                         \
	MT6363_SMPS_ELR_24
#define PMIC_RG_VBUCK6_TRIMH_MASK                         0xF
#define PMIC_RG_VBUCK6_TRIMH_SHIFT                        0
#define PMIC_RG_VBUCK6_RCOMP_ADDR                         \
	MT6363_SMPS_ELR_24
#define PMIC_RG_VBUCK6_RCOMP_MASK                         0xF
#define PMIC_RG_VBUCK6_RCOMP_SHIFT                        4
#define PMIC_RG_VBUCK7_TRIMH_ADDR                         \
	MT6363_SMPS_ELR_25
#define PMIC_RG_VBUCK7_TRIMH_MASK                         0xF
#define PMIC_RG_VBUCK7_TRIMH_SHIFT                        0
#define PMIC_RG_VBUCK7_RCOMP_ADDR                         \
	MT6363_SMPS_ELR_25
#define PMIC_RG_VBUCK7_RCOMP_MASK                         0xF
#define PMIC_RG_VBUCK7_RCOMP_SHIFT                        4
#define PMIC_RG_VSRAM_CPUB_TRIMH_ADDR                     \
	MT6363_SMPS_ELR_26
#define PMIC_RG_VSRAM_CPUB_TRIMH_MASK                     0x1F
#define PMIC_RG_VSRAM_CPUB_TRIMH_SHIFT                    0
#define PMIC_RG_VSRAM_CPUM_TRIMH_ADDR                     \
	MT6363_SMPS_ELR_27
#define PMIC_RG_VSRAM_CPUM_TRIMH_MASK                     0x1F
#define PMIC_RG_VSRAM_CPUM_TRIMH_SHIFT                    0
#define PMIC_RG_VSRAM_CPUL_TRIMH_ADDR                     \
	MT6363_SMPS_ELR_28
#define PMIC_RG_VSRAM_CPUL_TRIMH_MASK                     0x1F
#define PMIC_RG_VSRAM_CPUL_TRIMH_SHIFT                    0
#define PMIC_RG_VSRAM_APU_TRIMH_ADDR                      \
	MT6363_SMPS_ELR_29
#define PMIC_RG_VSRAM_APU_TRIMH_MASK                      0x1F
#define PMIC_RG_VSRAM_APU_TRIMH_SHIFT                     0
#define PMIC_RG_VSRAM_DIGRF_TRIMH_ADDR                    \
	MT6363_SMPS_ELR_30
#define PMIC_RG_VSRAM_DIGRF_TRIMH_MASK                    0x1F
#define PMIC_RG_VSRAM_DIGRF_TRIMH_SHIFT                   0
#define PMIC_RG_VSRAM_MDFE_TRIMH_ADDR                     \
	MT6363_SMPS_ELR_31
#define PMIC_RG_VSRAM_MDFE_TRIMH_MASK                     0x1F
#define PMIC_RG_VSRAM_MDFE_TRIMH_SHIFT                    0
#define PMIC_RG_VSRAM_MODEM_TRIMH_ADDR                    \
	MT6363_SMPS_ELR_32
#define PMIC_RG_VSRAM_MODEM_TRIMH_MASK                    0x1F
#define PMIC_RG_VSRAM_MODEM_TRIMH_SHIFT                   0
#define PMIC_BUCK_ANA1_ANA_ID_ADDR                        \
	MT6363_BUCK_ANA1_ANA_ID
#define PMIC_BUCK_ANA1_ANA_ID_MASK                        0xFF
#define PMIC_BUCK_ANA1_ANA_ID_SHIFT                       0
#define PMIC_BUCK_ANA1_DIG_ID_ADDR                        \
	MT6363_BUCK_ANA1_DIG_ID
#define PMIC_BUCK_ANA1_DIG_ID_MASK                        0xFF
#define PMIC_BUCK_ANA1_DIG_ID_SHIFT                       0
#define PMIC_BUCK_ANA1_ANA_MINOR_REV_ADDR                 \
	MT6363_BUCK_ANA1_ANA_REV
#define PMIC_BUCK_ANA1_ANA_MINOR_REV_MASK                 0xF
#define PMIC_BUCK_ANA1_ANA_MINOR_REV_SHIFT                0
#define PMIC_BUCK_ANA1_ANA_MAJOR_REV_ADDR                 \
	MT6363_BUCK_ANA1_ANA_REV
#define PMIC_BUCK_ANA1_ANA_MAJOR_REV_MASK                 0xF
#define PMIC_BUCK_ANA1_ANA_MAJOR_REV_SHIFT                4
#define PMIC_BUCK_ANA1_DIG_MINOR_REV_ADDR                 \
	MT6363_BUCK_ANA1_DIG_REV
#define PMIC_BUCK_ANA1_DIG_MINOR_REV_MASK                 0xF
#define PMIC_BUCK_ANA1_DIG_MINOR_REV_SHIFT                0
#define PMIC_BUCK_ANA1_DIG_MAJOR_REV_ADDR                 \
	MT6363_BUCK_ANA1_DIG_REV
#define PMIC_BUCK_ANA1_DIG_MAJOR_REV_MASK                 0xF
#define PMIC_BUCK_ANA1_DIG_MAJOR_REV_SHIFT                4
#define PMIC_BUCK_ANA1_CBS_ADDR                           \
	MT6363_BUCK_ANA1_DBI
#define PMIC_BUCK_ANA1_CBS_MASK                           0x3
#define PMIC_BUCK_ANA1_CBS_SHIFT                          0
#define PMIC_BUCK_ANA1_BIX_ADDR                           \
	MT6363_BUCK_ANA1_DBI
#define PMIC_BUCK_ANA1_BIX_MASK                           0x3
#define PMIC_BUCK_ANA1_BIX_SHIFT                          2
#define PMIC_BUCK_ANA1_ESP_ADDR                           \
	MT6363_BUCK_ANA1_ESP
#define PMIC_BUCK_ANA1_ESP_MASK                           0xFF
#define PMIC_BUCK_ANA1_ESP_SHIFT                          0
#define PMIC_BUCK_ANA1_FPI_ADDR                           \
	MT6363_BUCK_ANA1_FPI
#define PMIC_BUCK_ANA1_FPI_MASK                           0xFF
#define PMIC_BUCK_ANA1_FPI_SHIFT                          0
#define PMIC_BUCK_ANA1_DXI_ADDR                           \
	MT6363_BUCK_ANA1_DXI
#define PMIC_BUCK_ANA1_DXI_MASK                           0xFF
#define PMIC_BUCK_ANA1_DXI_SHIFT                          0
#define PMIC_RG_VBUCK1_NDIS_EN_ADDR                       \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON0
#define PMIC_RG_VBUCK1_NDIS_EN_MASK                       0x1
#define PMIC_RG_VBUCK1_NDIS_EN_SHIFT                      0
#define PMIC_RG_VBUCK1_SLEEP_TIME_ADDR                    \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON0
#define PMIC_RG_VBUCK1_SLEEP_TIME_MASK                    0x3
#define PMIC_RG_VBUCK1_SLEEP_TIME_SHIFT                   1
#define PMIC_RG_VBUCK1_LOOPSEL_DIS_ADDR                   \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON0
#define PMIC_RG_VBUCK1_LOOPSEL_DIS_MASK                   0x1
#define PMIC_RG_VBUCK1_LOOPSEL_DIS_SHIFT                  3
#define PMIC_RG_VBUCK1_OVP_EN_ADDR                        \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON0
#define PMIC_RG_VBUCK1_OVP_EN_MASK                        0x1
#define PMIC_RG_VBUCK1_OVP_EN_SHIFT                       4
#define PMIC_RG_VBUCK1_OVP_VREFSEL_ADDR                   \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON0
#define PMIC_RG_VBUCK1_OVP_VREFSEL_MASK                   0x1
#define PMIC_RG_VBUCK1_OVP_VREFSEL_SHIFT                  5
#define PMIC_RG_VBUCK1_TB_DIS_ADDR                        \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON0
#define PMIC_RG_VBUCK1_TB_DIS_MASK                        0x1
#define PMIC_RG_VBUCK1_TB_DIS_SHIFT                       6
#define PMIC_RG_VBUCK1_TB_PFM_OFF_ADDR                    \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON0
#define PMIC_RG_VBUCK1_TB_PFM_OFF_MASK                    0x1
#define PMIC_RG_VBUCK1_TB_PFM_OFF_SHIFT                   7
#define PMIC_RG_VBUCK1_TB_VREFSEL_ADDR                    \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON1
#define PMIC_RG_VBUCK1_TB_VREFSEL_MASK                    0x3
#define PMIC_RG_VBUCK1_TB_VREFSEL_SHIFT                   0
#define PMIC_RG_VBUCK1_TON_EXTEND_EN_ADDR                 \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON1
#define PMIC_RG_VBUCK1_TON_EXTEND_EN_MASK                 0x1
#define PMIC_RG_VBUCK1_TON_EXTEND_EN_SHIFT                2
#define PMIC_RG_VBUCK1_VBAT_LOW_DIS_ADDR                  \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON1
#define PMIC_RG_VBUCK1_VBAT_LOW_DIS_MASK                  0x1
#define PMIC_RG_VBUCK1_VBAT_LOW_DIS_SHIFT                 3
#define PMIC_RG_VBUCK1_VBAT_HI_DIS_ADDR                   \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON1
#define PMIC_RG_VBUCK1_VBAT_HI_DIS_MASK                   0x1
#define PMIC_RG_VBUCK1_VBAT_HI_DIS_SHIFT                  4
#define PMIC_RG_VBUCK1_VOUT_HI_DIS_ADDR                   \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON1
#define PMIC_RG_VBUCK1_VOUT_HI_DIS_MASK                   0x1
#define PMIC_RG_VBUCK1_VOUT_HI_DIS_SHIFT                  5
#define PMIC_RG_VBUCK1_FUGON_ADDR                         \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON1
#define PMIC_RG_VBUCK1_FUGON_MASK                         0x1
#define PMIC_RG_VBUCK1_FUGON_SHIFT                        6
#define PMIC_RG_VBUCK1_FLGON_ADDR                         \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON1
#define PMIC_RG_VBUCK1_FLGON_MASK                         0x1
#define PMIC_RG_VBUCK1_FLGON_SHIFT                        7
#define PMIC_RG_VBUCK1_RAMP_AC_ADDR                       \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON2
#define PMIC_RG_VBUCK1_RAMP_AC_MASK                       0x1
#define PMIC_RG_VBUCK1_RAMP_AC_SHIFT                      0
#define PMIC_RG_VBUCK1_URT_EN_ADDR                        \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON2
#define PMIC_RG_VBUCK1_URT_EN_MASK                        0x1
#define PMIC_RG_VBUCK1_URT_EN_SHIFT                       2
#define PMIC_RG_VBUCK1_RETENTION_EN_ADDR                  \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON2
#define PMIC_RG_VBUCK1_RETENTION_EN_MASK                  0x1
#define PMIC_RG_VBUCK1_RETENTION_EN_SHIFT                 3
#define PMIC_RG_VBUCK1_SONIC_EN_ADDR                      \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON2
#define PMIC_RG_VBUCK1_SONIC_EN_MASK                      0x1
#define PMIC_RG_VBUCK1_SONIC_EN_SHIFT                     4
#define PMIC_RG_VBUCK1_GROUNDSEL_ADDR                     \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON2
#define PMIC_RG_VBUCK1_GROUNDSEL_MASK                     0x1
#define PMIC_RG_VBUCK1_GROUNDSEL_SHIFT                    5
#define PMIC_RG_VBUCK1_DLC_ADDR                           \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON2
#define PMIC_RG_VBUCK1_DLC_MASK                           0x3
#define PMIC_RG_VBUCK1_DLC_SHIFT                          6
#define PMIC_RG_VBUCK1_RCB_ADDR                           \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON3
#define PMIC_RG_VBUCK1_RCB_MASK                           0x7
#define PMIC_RG_VBUCK1_RCB_SHIFT                          0
#define PMIC_RG_VBUCK1_UG_SR_ADDR                         \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON3
#define PMIC_RG_VBUCK1_UG_SR_MASK                         0x3
#define PMIC_RG_VBUCK1_UG_SR_SHIFT                        3
#define PMIC_RG_VBUCK1_LG_SR_ADDR                         \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON3
#define PMIC_RG_VBUCK1_LG_SR_MASK                         0x3
#define PMIC_RG_VBUCK1_LG_SR_SHIFT                        5
#define PMIC_RG_VBUCK1_ECOT_EN_ADDR                       \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON3
#define PMIC_RG_VBUCK1_ECOT_EN_MASK                       0x1
#define PMIC_RG_VBUCK1_ECOT_EN_SHIFT                      7
#define PMIC_RG_VBUCK1_OCP_ADDR                           \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON4
#define PMIC_RG_VBUCK1_OCP_MASK                           0x7
#define PMIC_RG_VBUCK1_OCP_SHIFT                          0
#define PMIC_RG_VBUCK1_OCN_ADDR                           \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON4
#define PMIC_RG_VBUCK1_OCN_MASK                           0x7
#define PMIC_RG_VBUCK1_OCN_SHIFT                          3
#define PMIC_RG_VBUCK1_DUMMY_LOAD_EN_ADDR                 \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON4
#define PMIC_RG_VBUCK1_DUMMY_LOAD_EN_MASK                 0x1
#define PMIC_RG_VBUCK1_DUMMY_LOAD_EN_SHIFT                6
#define PMIC_RG_VBUCK1_RON_TM_ADDR                        \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON4
#define PMIC_RG_VBUCK1_RON_TM_MASK                        0x1
#define PMIC_RG_VBUCK1_RON_TM_SHIFT                       7
#define PMIC_RG_VBUCK1_DIGMON_SEL_ADDR                    \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON5
#define PMIC_RG_VBUCK1_DIGMON_SEL_MASK                    0x3F
#define PMIC_RG_VBUCK1_DIGMON_SEL_SHIFT                   0
#define PMIC_RGS_VBUCK1_OC_STATUS_ADDR                    \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON6
#define PMIC_RGS_VBUCK1_OC_STATUS_MASK                    0x1
#define PMIC_RGS_VBUCK1_OC_STATUS_SHIFT                   0
#define PMIC_RGS_VBUCK1_DIG_MON_ADDR                      \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON6
#define PMIC_RGS_VBUCK1_DIG_MON_MASK                      0x1
#define PMIC_RGS_VBUCK1_DIG_MON_SHIFT                     1
#define PMIC_RG_VBUCK1_UG_ONSR_ADDR                       \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON6
#define PMIC_RG_VBUCK1_UG_ONSR_MASK                       0x3
#define PMIC_RG_VBUCK1_UG_ONSR_SHIFT                      2
#define PMIC_RG_VBUCK1_LXRON_ADDR                         \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON6
#define PMIC_RG_VBUCK1_LXRON_MASK                         0x1
#define PMIC_RG_VBUCK1_LXRON_SHIFT                        4
#define PMIC_RG_VBUCK1_RSVH_ADDR                          \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON7
#define PMIC_RG_VBUCK1_RSVH_MASK                          0xFF
#define PMIC_RG_VBUCK1_RSVH_SHIFT                         0
#define PMIC_RG_VBUCK1_RSVL_ADDR                          \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON8
#define PMIC_RG_VBUCK1_RSVL_MASK                          0xFF
#define PMIC_RG_VBUCK1_RSVL_SHIFT                         0
#define PMIC_RG_VBUCK1_TM_ADDR                            \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON9
#define PMIC_RG_VBUCK1_TM_MASK                            0xF
#define PMIC_RG_VBUCK1_TM_SHIFT                           0
#define PMIC_RG_VBUCK1_TM_KEY_ADDR                        \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON9
#define PMIC_RG_VBUCK1_TM_KEY_MASK                        0x7
#define PMIC_RG_VBUCK1_TM_KEY_SHIFT                       4
#define PMIC_RG_VBUCK2_NDIS_EN_ADDR                       \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON10
#define PMIC_RG_VBUCK2_NDIS_EN_MASK                       0x1
#define PMIC_RG_VBUCK2_NDIS_EN_SHIFT                      0
#define PMIC_RG_VBUCK2_SLEEP_TIME_ADDR                    \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON10
#define PMIC_RG_VBUCK2_SLEEP_TIME_MASK                    0x3
#define PMIC_RG_VBUCK2_SLEEP_TIME_SHIFT                   1
#define PMIC_RG_VBUCK2_LOOPSEL_DIS_ADDR                   \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON10
#define PMIC_RG_VBUCK2_LOOPSEL_DIS_MASK                   0x1
#define PMIC_RG_VBUCK2_LOOPSEL_DIS_SHIFT                  3
#define PMIC_RG_VBUCK2_OVP_EN_ADDR                        \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON10
#define PMIC_RG_VBUCK2_OVP_EN_MASK                        0x1
#define PMIC_RG_VBUCK2_OVP_EN_SHIFT                       4
#define PMIC_RG_VBUCK2_OVP_VREFSEL_ADDR                   \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON10
#define PMIC_RG_VBUCK2_OVP_VREFSEL_MASK                   0x1
#define PMIC_RG_VBUCK2_OVP_VREFSEL_SHIFT                  5
#define PMIC_RG_VBUCK2_TB_DIS_ADDR                        \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON10
#define PMIC_RG_VBUCK2_TB_DIS_MASK                        0x1
#define PMIC_RG_VBUCK2_TB_DIS_SHIFT                       6
#define PMIC_RG_VBUCK2_TB_PFM_OFF_ADDR                    \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON10
#define PMIC_RG_VBUCK2_TB_PFM_OFF_MASK                    0x1
#define PMIC_RG_VBUCK2_TB_PFM_OFF_SHIFT                   7
#define PMIC_RG_VBUCK2_TB_VREFSEL_ADDR                    \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON11
#define PMIC_RG_VBUCK2_TB_VREFSEL_MASK                    0x3
#define PMIC_RG_VBUCK2_TB_VREFSEL_SHIFT                   0
#define PMIC_RG_VBUCK2_TON_EXTEND_EN_ADDR                 \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON11
#define PMIC_RG_VBUCK2_TON_EXTEND_EN_MASK                 0x1
#define PMIC_RG_VBUCK2_TON_EXTEND_EN_SHIFT                2
#define PMIC_RG_VBUCK2_VBAT_LOW_DIS_ADDR                  \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON11
#define PMIC_RG_VBUCK2_VBAT_LOW_DIS_MASK                  0x1
#define PMIC_RG_VBUCK2_VBAT_LOW_DIS_SHIFT                 3
#define PMIC_RG_VBUCK2_VBAT_HI_DIS_ADDR                   \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON11
#define PMIC_RG_VBUCK2_VBAT_HI_DIS_MASK                   0x1
#define PMIC_RG_VBUCK2_VBAT_HI_DIS_SHIFT                  4
#define PMIC_RG_VBUCK2_VOUT_HI_DIS_ADDR                   \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON11
#define PMIC_RG_VBUCK2_VOUT_HI_DIS_MASK                   0x1
#define PMIC_RG_VBUCK2_VOUT_HI_DIS_SHIFT                  5
#define PMIC_RG_VBUCK2_FUGON_ADDR                         \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON11
#define PMIC_RG_VBUCK2_FUGON_MASK                         0x1
#define PMIC_RG_VBUCK2_FUGON_SHIFT                        6
#define PMIC_RG_VBUCK2_FLGON_ADDR                         \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON11
#define PMIC_RG_VBUCK2_FLGON_MASK                         0x1
#define PMIC_RG_VBUCK2_FLGON_SHIFT                        7
#define PMIC_RG_VBUCK2_RAMP_AC_ADDR                       \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON12
#define PMIC_RG_VBUCK2_RAMP_AC_MASK                       0x1
#define PMIC_RG_VBUCK2_RAMP_AC_SHIFT                      0
#define PMIC_RG_VBUCK2_URT_EN_ADDR                        \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON12
#define PMIC_RG_VBUCK2_URT_EN_MASK                        0x1
#define PMIC_RG_VBUCK2_URT_EN_SHIFT                       2
#define PMIC_RG_VBUCK2_RETENTION_EN_ADDR                  \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON12
#define PMIC_RG_VBUCK2_RETENTION_EN_MASK                  0x1
#define PMIC_RG_VBUCK2_RETENTION_EN_SHIFT                 3
#define PMIC_RG_VBUCK2_SONIC_EN_ADDR                      \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON12
#define PMIC_RG_VBUCK2_SONIC_EN_MASK                      0x1
#define PMIC_RG_VBUCK2_SONIC_EN_SHIFT                     4
#define PMIC_RG_VBUCK2_GROUNDSEL_ADDR                     \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON12
#define PMIC_RG_VBUCK2_GROUNDSEL_MASK                     0x1
#define PMIC_RG_VBUCK2_GROUNDSEL_SHIFT                    5
#define PMIC_RG_VBUCK2_DLC_ADDR                           \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON12
#define PMIC_RG_VBUCK2_DLC_MASK                           0x3
#define PMIC_RG_VBUCK2_DLC_SHIFT                          6
#define PMIC_RG_VBUCK2_RCB_ADDR                           \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON13
#define PMIC_RG_VBUCK2_RCB_MASK                           0x7
#define PMIC_RG_VBUCK2_RCB_SHIFT                          0
#define PMIC_RG_VBUCK2_UG_SR_ADDR                         \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON13
#define PMIC_RG_VBUCK2_UG_SR_MASK                         0x3
#define PMIC_RG_VBUCK2_UG_SR_SHIFT                        3
#define PMIC_RG_VBUCK2_LG_SR_ADDR                         \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON13
#define PMIC_RG_VBUCK2_LG_SR_MASK                         0x3
#define PMIC_RG_VBUCK2_LG_SR_SHIFT                        5
#define PMIC_RG_VBUCK2_ECOT_EN_ADDR                       \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON13
#define PMIC_RG_VBUCK2_ECOT_EN_MASK                       0x1
#define PMIC_RG_VBUCK2_ECOT_EN_SHIFT                      7
#define PMIC_RG_VBUCK2_OCP_ADDR                           \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON14
#define PMIC_RG_VBUCK2_OCP_MASK                           0x7
#define PMIC_RG_VBUCK2_OCP_SHIFT                          0
#define PMIC_RG_VBUCK2_OCN_ADDR                           \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON14
#define PMIC_RG_VBUCK2_OCN_MASK                           0x7
#define PMIC_RG_VBUCK2_OCN_SHIFT                          3
#define PMIC_RG_VBUCK2_DUMMY_LOAD_EN_ADDR                 \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON14
#define PMIC_RG_VBUCK2_DUMMY_LOAD_EN_MASK                 0x1
#define PMIC_RG_VBUCK2_DUMMY_LOAD_EN_SHIFT                6
#define PMIC_RG_VBUCK2_RON_TM_ADDR                        \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON14
#define PMIC_RG_VBUCK2_RON_TM_MASK                        0x1
#define PMIC_RG_VBUCK2_RON_TM_SHIFT                       7
#define PMIC_RG_VBUCK2_DIGMON_SEL_ADDR                    \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON15
#define PMIC_RG_VBUCK2_DIGMON_SEL_MASK                    0x3F
#define PMIC_RG_VBUCK2_DIGMON_SEL_SHIFT                   0
#define PMIC_RGS_VBUCK2_OC_STATUS_ADDR                    \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON16
#define PMIC_RGS_VBUCK2_OC_STATUS_MASK                    0x1
#define PMIC_RGS_VBUCK2_OC_STATUS_SHIFT                   0
#define PMIC_RGS_VBUCK2_DIG_MON_ADDR                      \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON16
#define PMIC_RGS_VBUCK2_DIG_MON_MASK                      0x1
#define PMIC_RGS_VBUCK2_DIG_MON_SHIFT                     1
#define PMIC_RG_VBUCK2_UG_ONSR_ADDR                       \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON16
#define PMIC_RG_VBUCK2_UG_ONSR_MASK                       0x3
#define PMIC_RG_VBUCK2_UG_ONSR_SHIFT                      2
#define PMIC_RG_VBUCK2_LXRON_ADDR                         \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON16
#define PMIC_RG_VBUCK2_LXRON_MASK                         0x1
#define PMIC_RG_VBUCK2_LXRON_SHIFT                        4
#define PMIC_RG_VBUCK2_RSVH_ADDR                          \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON17
#define PMIC_RG_VBUCK2_RSVH_MASK                          0xFF
#define PMIC_RG_VBUCK2_RSVH_SHIFT                         0
#define PMIC_RG_VBUCK2_RSVL_ADDR                          \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON18
#define PMIC_RG_VBUCK2_RSVL_MASK                          0xFF
#define PMIC_RG_VBUCK2_RSVL_SHIFT                         0
#define PMIC_RG_VBUCK2_TM_ADDR                            \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON19
#define PMIC_RG_VBUCK2_TM_MASK                            0xF
#define PMIC_RG_VBUCK2_TM_SHIFT                           0
#define PMIC_RG_VBUCK2_TM_KEY_ADDR                        \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON19
#define PMIC_RG_VBUCK2_TM_KEY_MASK                        0x7
#define PMIC_RG_VBUCK2_TM_KEY_SHIFT                       4
#define PMIC_RG_VBUCK3_NDIS_EN_ADDR                       \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON20
#define PMIC_RG_VBUCK3_NDIS_EN_MASK                       0x1
#define PMIC_RG_VBUCK3_NDIS_EN_SHIFT                      0
#define PMIC_RG_VBUCK3_SLEEP_TIME_ADDR                    \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON20
#define PMIC_RG_VBUCK3_SLEEP_TIME_MASK                    0x3
#define PMIC_RG_VBUCK3_SLEEP_TIME_SHIFT                   1
#define PMIC_RG_VBUCK3_LOOPSEL_DIS_ADDR                   \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON20
#define PMIC_RG_VBUCK3_LOOPSEL_DIS_MASK                   0x1
#define PMIC_RG_VBUCK3_LOOPSEL_DIS_SHIFT                  3
#define PMIC_RG_VBUCK3_OVP_EN_ADDR                        \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON20
#define PMIC_RG_VBUCK3_OVP_EN_MASK                        0x1
#define PMIC_RG_VBUCK3_OVP_EN_SHIFT                       4
#define PMIC_RG_VBUCK3_OVP_VREFSEL_ADDR                   \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON20
#define PMIC_RG_VBUCK3_OVP_VREFSEL_MASK                   0x1
#define PMIC_RG_VBUCK3_OVP_VREFSEL_SHIFT                  5
#define PMIC_RG_VBUCK3_TB_DIS_ADDR                        \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON20
#define PMIC_RG_VBUCK3_TB_DIS_MASK                        0x1
#define PMIC_RG_VBUCK3_TB_DIS_SHIFT                       6
#define PMIC_RG_VBUCK3_TB_PFM_OFF_ADDR                    \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON20
#define PMIC_RG_VBUCK3_TB_PFM_OFF_MASK                    0x1
#define PMIC_RG_VBUCK3_TB_PFM_OFF_SHIFT                   7
#define PMIC_RG_VBUCK3_TB_VREFSEL_ADDR                    \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON21
#define PMIC_RG_VBUCK3_TB_VREFSEL_MASK                    0x3
#define PMIC_RG_VBUCK3_TB_VREFSEL_SHIFT                   0
#define PMIC_RG_VBUCK3_TON_EXTEND_EN_ADDR                 \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON21
#define PMIC_RG_VBUCK3_TON_EXTEND_EN_MASK                 0x1
#define PMIC_RG_VBUCK3_TON_EXTEND_EN_SHIFT                2
#define PMIC_RG_VBUCK3_VBAT_LOW_DIS_ADDR                  \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON21
#define PMIC_RG_VBUCK3_VBAT_LOW_DIS_MASK                  0x1
#define PMIC_RG_VBUCK3_VBAT_LOW_DIS_SHIFT                 3
#define PMIC_RG_VBUCK3_VBAT_HI_DIS_ADDR                   \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON21
#define PMIC_RG_VBUCK3_VBAT_HI_DIS_MASK                   0x1
#define PMIC_RG_VBUCK3_VBAT_HI_DIS_SHIFT                  4
#define PMIC_RG_VBUCK3_VOUT_HI_DIS_ADDR                   \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON21
#define PMIC_RG_VBUCK3_VOUT_HI_DIS_MASK                   0x1
#define PMIC_RG_VBUCK3_VOUT_HI_DIS_SHIFT                  5
#define PMIC_RG_VBUCK3_FUGON_ADDR                         \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON21
#define PMIC_RG_VBUCK3_FUGON_MASK                         0x1
#define PMIC_RG_VBUCK3_FUGON_SHIFT                        6
#define PMIC_RG_VBUCK3_FLGON_ADDR                         \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON21
#define PMIC_RG_VBUCK3_FLGON_MASK                         0x1
#define PMIC_RG_VBUCK3_FLGON_SHIFT                        7
#define PMIC_RG_VBUCK3_RAMP_AC_ADDR                       \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON22
#define PMIC_RG_VBUCK3_RAMP_AC_MASK                       0x1
#define PMIC_RG_VBUCK3_RAMP_AC_SHIFT                      0
#define PMIC_RG_VBUCK3_URT_EN_ADDR                        \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON22
#define PMIC_RG_VBUCK3_URT_EN_MASK                        0x1
#define PMIC_RG_VBUCK3_URT_EN_SHIFT                       2
#define PMIC_RG_VBUCK3_RETENTION_EN_ADDR                  \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON22
#define PMIC_RG_VBUCK3_RETENTION_EN_MASK                  0x1
#define PMIC_RG_VBUCK3_RETENTION_EN_SHIFT                 3
#define PMIC_RG_VBUCK3_SONIC_EN_ADDR                      \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON22
#define PMIC_RG_VBUCK3_SONIC_EN_MASK                      0x1
#define PMIC_RG_VBUCK3_SONIC_EN_SHIFT                     4
#define PMIC_RG_VBUCK3_GROUNDSEL_ADDR                     \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON22
#define PMIC_RG_VBUCK3_GROUNDSEL_MASK                     0x1
#define PMIC_RG_VBUCK3_GROUNDSEL_SHIFT                    5
#define PMIC_RG_VBUCK3_DLC_ADDR                           \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON22
#define PMIC_RG_VBUCK3_DLC_MASK                           0x3
#define PMIC_RG_VBUCK3_DLC_SHIFT                          6
#define PMIC_RG_VBUCK3_RCB_ADDR                           \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON23
#define PMIC_RG_VBUCK3_RCB_MASK                           0x7
#define PMIC_RG_VBUCK3_RCB_SHIFT                          0
#define PMIC_RG_VBUCK3_UG_SR_ADDR                         \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON23
#define PMIC_RG_VBUCK3_UG_SR_MASK                         0x3
#define PMIC_RG_VBUCK3_UG_SR_SHIFT                        3
#define PMIC_RG_VBUCK3_LG_SR_ADDR                         \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON23
#define PMIC_RG_VBUCK3_LG_SR_MASK                         0x3
#define PMIC_RG_VBUCK3_LG_SR_SHIFT                        5
#define PMIC_RG_VBUCK3_ECOT_EN_ADDR                       \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON23
#define PMIC_RG_VBUCK3_ECOT_EN_MASK                       0x1
#define PMIC_RG_VBUCK3_ECOT_EN_SHIFT                      7
#define PMIC_RG_VBUCK3_OCP_ADDR                           \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON24
#define PMIC_RG_VBUCK3_OCP_MASK                           0x7
#define PMIC_RG_VBUCK3_OCP_SHIFT                          0
#define PMIC_RG_VBUCK3_OCN_ADDR                           \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON24
#define PMIC_RG_VBUCK3_OCN_MASK                           0x7
#define PMIC_RG_VBUCK3_OCN_SHIFT                          3
#define PMIC_RG_VBUCK3_DUMMY_LOAD_EN_ADDR                 \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON24
#define PMIC_RG_VBUCK3_DUMMY_LOAD_EN_MASK                 0x1
#define PMIC_RG_VBUCK3_DUMMY_LOAD_EN_SHIFT                6
#define PMIC_RG_VBUCK3_RON_TM_ADDR                        \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON24
#define PMIC_RG_VBUCK3_RON_TM_MASK                        0x1
#define PMIC_RG_VBUCK3_RON_TM_SHIFT                       7
#define PMIC_RG_VBUCK3_DIGMON_SEL_ADDR                    \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON25
#define PMIC_RG_VBUCK3_DIGMON_SEL_MASK                    0x3F
#define PMIC_RG_VBUCK3_DIGMON_SEL_SHIFT                   0
#define PMIC_RGS_VBUCK3_OC_STATUS_ADDR                    \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON26
#define PMIC_RGS_VBUCK3_OC_STATUS_MASK                    0x1
#define PMIC_RGS_VBUCK3_OC_STATUS_SHIFT                   0
#define PMIC_RGS_VBUCK3_DIG_MON_ADDR                      \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON26
#define PMIC_RGS_VBUCK3_DIG_MON_MASK                      0x1
#define PMIC_RGS_VBUCK3_DIG_MON_SHIFT                     1
#define PMIC_RG_VBUCK3_UG_ONSR_ADDR                       \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON26
#define PMIC_RG_VBUCK3_UG_ONSR_MASK                       0x3
#define PMIC_RG_VBUCK3_UG_ONSR_SHIFT                      2
#define PMIC_RG_VBUCK3_LXRON_ADDR                         \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON26
#define PMIC_RG_VBUCK3_LXRON_MASK                         0x1
#define PMIC_RG_VBUCK3_LXRON_SHIFT                        4
#define PMIC_RG_VBUCK3_RSVH_ADDR                          \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON27
#define PMIC_RG_VBUCK3_RSVH_MASK                          0xFF
#define PMIC_RG_VBUCK3_RSVH_SHIFT                         0
#define PMIC_RG_VBUCK3_RSVL_ADDR                          \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON28
#define PMIC_RG_VBUCK3_RSVL_MASK                          0xFF
#define PMIC_RG_VBUCK3_RSVL_SHIFT                         0
#define PMIC_RG_VBUCK3_TM_ADDR                            \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON29
#define PMIC_RG_VBUCK3_TM_MASK                            0xF
#define PMIC_RG_VBUCK3_TM_SHIFT                           0
#define PMIC_RG_VBUCK3_TM_KEY_ADDR                        \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON29
#define PMIC_RG_VBUCK3_TM_KEY_MASK                        0x7
#define PMIC_RG_VBUCK3_TM_KEY_SHIFT                       4
#define PMIC_RG_VS2_NDIS_EN_ADDR                          \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON30
#define PMIC_RG_VS2_NDIS_EN_MASK                          0x1
#define PMIC_RG_VS2_NDIS_EN_SHIFT                         0
#define PMIC_RG_VS2_SLEEP_TIME_ADDR                       \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON30
#define PMIC_RG_VS2_SLEEP_TIME_MASK                       0x3
#define PMIC_RG_VS2_SLEEP_TIME_SHIFT                      1
#define PMIC_RG_VS2_LOOPSEL_DIS_ADDR                      \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON30
#define PMIC_RG_VS2_LOOPSEL_DIS_MASK                      0x1
#define PMIC_RG_VS2_LOOPSEL_DIS_SHIFT                     3
#define PMIC_RG_VS2_OVP_EN_ADDR                           \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON30
#define PMIC_RG_VS2_OVP_EN_MASK                           0x1
#define PMIC_RG_VS2_OVP_EN_SHIFT                          4
#define PMIC_RG_VS2_OVP_VREFSEL_ADDR                      \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON30
#define PMIC_RG_VS2_OVP_VREFSEL_MASK                      0x1
#define PMIC_RG_VS2_OVP_VREFSEL_SHIFT                     5
#define PMIC_RG_VS2_TB_DIS_ADDR                           \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON30
#define PMIC_RG_VS2_TB_DIS_MASK                           0x1
#define PMIC_RG_VS2_TB_DIS_SHIFT                          6
#define PMIC_RG_VS2_TB_PFM_OFF_ADDR                       \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON30
#define PMIC_RG_VS2_TB_PFM_OFF_MASK                       0x1
#define PMIC_RG_VS2_TB_PFM_OFF_SHIFT                      7
#define PMIC_RG_VS2_TB_VREFSEL_ADDR                       \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON31
#define PMIC_RG_VS2_TB_VREFSEL_MASK                       0x3
#define PMIC_RG_VS2_TB_VREFSEL_SHIFT                      0
#define PMIC_RG_VS2_TON_EXTEND_EN_ADDR                    \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON31
#define PMIC_RG_VS2_TON_EXTEND_EN_MASK                    0x1
#define PMIC_RG_VS2_TON_EXTEND_EN_SHIFT                   2
#define PMIC_RG_VS2_VBAT_LOW_DIS_ADDR                     \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON31
#define PMIC_RG_VS2_VBAT_LOW_DIS_MASK                     0x1
#define PMIC_RG_VS2_VBAT_LOW_DIS_SHIFT                    3
#define PMIC_RG_VS2_VBAT_HI_DIS_ADDR                      \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON31
#define PMIC_RG_VS2_VBAT_HI_DIS_MASK                      0x1
#define PMIC_RG_VS2_VBAT_HI_DIS_SHIFT                     4
#define PMIC_RG_VS2_VOUT_HI_DIS_ADDR                      \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON31
#define PMIC_RG_VS2_VOUT_HI_DIS_MASK                      0x1
#define PMIC_RG_VS2_VOUT_HI_DIS_SHIFT                     5
#define PMIC_RG_VS2_FUGON_ADDR                            \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON31
#define PMIC_RG_VS2_FUGON_MASK                            0x1
#define PMIC_RG_VS2_FUGON_SHIFT                           6
#define PMIC_RG_VS2_FLGON_ADDR                            \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON31
#define PMIC_RG_VS2_FLGON_MASK                            0x1
#define PMIC_RG_VS2_FLGON_SHIFT                           7
#define PMIC_RG_VS2_RAMP_AC_ADDR                          \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON32
#define PMIC_RG_VS2_RAMP_AC_MASK                          0x1
#define PMIC_RG_VS2_RAMP_AC_SHIFT                         0
#define PMIC_RG_VS2_URT_EN_ADDR                           \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON32
#define PMIC_RG_VS2_URT_EN_MASK                           0x1
#define PMIC_RG_VS2_URT_EN_SHIFT                          2
#define PMIC_RG_VS2_RETENTION_EN_ADDR                     \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON32
#define PMIC_RG_VS2_RETENTION_EN_MASK                     0x1
#define PMIC_RG_VS2_RETENTION_EN_SHIFT                    3
#define PMIC_RG_VS2_SONIC_EN_ADDR                         \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON32
#define PMIC_RG_VS2_SONIC_EN_MASK                         0x1
#define PMIC_RG_VS2_SONIC_EN_SHIFT                        4
#define PMIC_RG_VS2_GROUNDSEL_ADDR                        \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON32
#define PMIC_RG_VS2_GROUNDSEL_MASK                        0x1
#define PMIC_RG_VS2_GROUNDSEL_SHIFT                       5
#define PMIC_RG_VS2_DLC_ADDR                              \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON32
#define PMIC_RG_VS2_DLC_MASK                              0x3
#define PMIC_RG_VS2_DLC_SHIFT                             6
#define PMIC_RG_VS2_RCB_ADDR                              \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON33
#define PMIC_RG_VS2_RCB_MASK                              0x7
#define PMIC_RG_VS2_RCB_SHIFT                             0
#define PMIC_RG_VS2_UG_SR_ADDR                            \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON33
#define PMIC_RG_VS2_UG_SR_MASK                            0x3
#define PMIC_RG_VS2_UG_SR_SHIFT                           3
#define PMIC_RG_VS2_LG_SR_ADDR                            \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON33
#define PMIC_RG_VS2_LG_SR_MASK                            0x3
#define PMIC_RG_VS2_LG_SR_SHIFT                           5
#define PMIC_RG_VS2_ECOT_EN_ADDR                          \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON33
#define PMIC_RG_VS2_ECOT_EN_MASK                          0x1
#define PMIC_RG_VS2_ECOT_EN_SHIFT                         7
#define PMIC_RG_VS2_OCP_ADDR                              \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON34
#define PMIC_RG_VS2_OCP_MASK                              0x7
#define PMIC_RG_VS2_OCP_SHIFT                             0
#define PMIC_RG_VS2_OCN_ADDR                              \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON34
#define PMIC_RG_VS2_OCN_MASK                              0x7
#define PMIC_RG_VS2_OCN_SHIFT                             3
#define PMIC_RG_VS2_DUMMY_LOAD_EN_ADDR                    \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON34
#define PMIC_RG_VS2_DUMMY_LOAD_EN_MASK                    0x1
#define PMIC_RG_VS2_DUMMY_LOAD_EN_SHIFT                   6
#define PMIC_RG_VS2_RON_TM_ADDR                           \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON34
#define PMIC_RG_VS2_RON_TM_MASK                           0x1
#define PMIC_RG_VS2_RON_TM_SHIFT                          7
#define PMIC_RG_VS2_DIGMON_SEL_ADDR                       \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON35
#define PMIC_RG_VS2_DIGMON_SEL_MASK                       0x3F
#define PMIC_RG_VS2_DIGMON_SEL_SHIFT                      0
#define PMIC_RGS_VS2_OC_STATUS_ADDR                       \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON36
#define PMIC_RGS_VS2_OC_STATUS_MASK                       0x1
#define PMIC_RGS_VS2_OC_STATUS_SHIFT                      0
#define PMIC_RGS_VS2_DIG_MON_ADDR                         \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON36
#define PMIC_RGS_VS2_DIG_MON_MASK                         0x1
#define PMIC_RGS_VS2_DIG_MON_SHIFT                        1
#define PMIC_RG_VS2_UG_ONSR_ADDR                          \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON36
#define PMIC_RG_VS2_UG_ONSR_MASK                          0x3
#define PMIC_RG_VS2_UG_ONSR_SHIFT                         2
#define PMIC_RG_VS2_LXRON_ADDR                            \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON36
#define PMIC_RG_VS2_LXRON_MASK                            0x1
#define PMIC_RG_VS2_LXRON_SHIFT                           4
#define PMIC_RG_VS2_RSVH_ADDR                             \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON37
#define PMIC_RG_VS2_RSVH_MASK                             0xFF
#define PMIC_RG_VS2_RSVH_SHIFT                            0
#define PMIC_RG_VS2_RSVL_ADDR                             \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON38
#define PMIC_RG_VS2_RSVL_MASK                             0xFF
#define PMIC_RG_VS2_RSVL_SHIFT                            0
#define PMIC_RG_VS2_TM_ADDR                               \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON39
#define PMIC_RG_VS2_TM_MASK                               0xF
#define PMIC_RG_VS2_TM_SHIFT                              0
#define PMIC_RG_VS2_TM_KEY_ADDR                           \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON39
#define PMIC_RG_VS2_TM_KEY_MASK                           0x7
#define PMIC_RG_VS2_TM_KEY_SHIFT                          4
#define PMIC_RG_VBUCK1234_1_TMDL_ADDR                     \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON40
#define PMIC_RG_VBUCK1234_1_TMDL_MASK                     0x1
#define PMIC_RG_VBUCK1234_1_TMDL_SHIFT                    0
#define PMIC_RG_VBUCK1234_1_SR_VBAT_ADDR                  \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON40
#define PMIC_RG_VBUCK1234_1_SR_VBAT_MASK                  0x1
#define PMIC_RG_VBUCK1234_1_SR_VBAT_SHIFT                 1
#define PMIC_RG_4PH_1_CONFIG_LAT_RSVH_ADDR                \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON40
#define PMIC_RG_4PH_1_CONFIG_LAT_RSVH_MASK                0x1
#define PMIC_RG_4PH_1_CONFIG_LAT_RSVH_SHIFT               2
#define PMIC_RG_4PH_1_RECONFIG_RSVH_ADDR                  \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON40
#define PMIC_RG_4PH_1_RECONFIG_RSVH_MASK                  0x1
#define PMIC_RG_4PH_1_RECONFIG_RSVH_SHIFT                 3
#define PMIC_RG_4PH_1_RECONFIG_EN_ADDR                    \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON40
#define PMIC_RG_4PH_1_RECONFIG_EN_MASK                    0x1
#define PMIC_RG_4PH_1_RECONFIG_EN_SHIFT                   4
#define PMIC_RGS_4PH4_VBUCK1_DIGCFG_EN_ADDR               \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON40
#define PMIC_RGS_4PH4_VBUCK1_DIGCFG_EN_MASK               0x1
#define PMIC_RGS_4PH4_VBUCK1_DIGCFG_EN_SHIFT              5
#define PMIC_RGS_4PH1_VBUCK2_DIGCFG_EN_ADDR               \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON40
#define PMIC_RGS_4PH1_VBUCK2_DIGCFG_EN_MASK               0x1
#define PMIC_RGS_4PH1_VBUCK2_DIGCFG_EN_SHIFT              6
#define PMIC_RGS_4PH2_VBUCK3_DIGCFG_EN_ADDR               \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON40
#define PMIC_RGS_4PH2_VBUCK3_DIGCFG_EN_MASK               0x1
#define PMIC_RGS_4PH2_VBUCK3_DIGCFG_EN_SHIFT              7
#define PMIC_RGS_4PH3_VS2_DIGCFG_EN_ADDR                  \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON41
#define PMIC_RGS_4PH3_VS2_DIGCFG_EN_MASK                  0x1
#define PMIC_RGS_4PH3_VS2_DIGCFG_EN_SHIFT                 0
#define PMIC_RG_VBUCK1_FCCM_ADDR                          \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON42
#define PMIC_RG_VBUCK1_FCCM_MASK                          0x1
#define PMIC_RG_VBUCK1_FCCM_SHIFT                         0
#define PMIC_RG_VBUCK2_FCCM_ADDR                          \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON42
#define PMIC_RG_VBUCK2_FCCM_MASK                          0x1
#define PMIC_RG_VBUCK2_FCCM_SHIFT                         1
#define PMIC_RG_VBUCK3_FCCM_ADDR                          \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON42
#define PMIC_RG_VBUCK3_FCCM_MASK                          0x1
#define PMIC_RG_VBUCK3_FCCM_SHIFT                         2
#define PMIC_RG_VS2_FCCM_ADDR                             \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON42
#define PMIC_RG_VS2_FCCM_MASK                             0x1
#define PMIC_RG_VS2_FCCM_SHIFT                            3
#define PMIC_RGS_VBUCK1_PG_STATUS_ADDR                    \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON43
#define PMIC_RGS_VBUCK1_PG_STATUS_MASK                    0x1
#define PMIC_RGS_VBUCK1_PG_STATUS_SHIFT                   0
#define PMIC_RGS_VBUCK2_PG_STATUS_ADDR                    \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON43
#define PMIC_RGS_VBUCK2_PG_STATUS_MASK                    0x1
#define PMIC_RGS_VBUCK2_PG_STATUS_SHIFT                   1
#define PMIC_RGS_VBUCK3_PG_STATUS_ADDR                    \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON43
#define PMIC_RGS_VBUCK3_PG_STATUS_MASK                    0x1
#define PMIC_RGS_VBUCK3_PG_STATUS_SHIFT                   2
#define PMIC_RGS_VS2_PG_STATUS_ADDR                       \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON43
#define PMIC_RGS_VS2_PG_STATUS_MASK                       0x1
#define PMIC_RGS_VS2_PG_STATUS_SHIFT                      3
#define PMIC_RG_VBUCK1_AZC_DIS_ADDR                       \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON43
#define PMIC_RG_VBUCK1_AZC_DIS_MASK                       0x1
#define PMIC_RG_VBUCK1_AZC_DIS_SHIFT                      4
#define PMIC_RG_VBUCK2_AZC_DIS_ADDR                       \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON43
#define PMIC_RG_VBUCK2_AZC_DIS_MASK                       0x1
#define PMIC_RG_VBUCK2_AZC_DIS_SHIFT                      5
#define PMIC_RG_VBUCK3_AZC_DIS_ADDR                       \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON43
#define PMIC_RG_VBUCK3_AZC_DIS_MASK                       0x1
#define PMIC_RG_VBUCK3_AZC_DIS_SHIFT                      6
#define PMIC_RG_VS2_AZC_DIS_ADDR                          \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON43
#define PMIC_RG_VS2_AZC_DIS_MASK                          0x1
#define PMIC_RG_VS2_AZC_DIS_SHIFT                         7
#define PMIC_RG_VBUCK1_AZC_DVS_DIS_ADDR                   \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON44
#define PMIC_RG_VBUCK1_AZC_DVS_DIS_MASK                   0x1
#define PMIC_RG_VBUCK1_AZC_DVS_DIS_SHIFT                  0
#define PMIC_RG_VBUCK2_AZC_DVS_DIS_ADDR                   \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON44
#define PMIC_RG_VBUCK2_AZC_DVS_DIS_MASK                   0x1
#define PMIC_RG_VBUCK2_AZC_DVS_DIS_SHIFT                  1
#define PMIC_RG_VBUCK3_AZC_DVS_DIS_ADDR                   \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON44
#define PMIC_RG_VBUCK3_AZC_DVS_DIS_MASK                   0x1
#define PMIC_RG_VBUCK3_AZC_DVS_DIS_SHIFT                  2
#define PMIC_RG_VS2_AZC_DVS_DIS_ADDR                      \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON44
#define PMIC_RG_VS2_AZC_DVS_DIS_MASK                      0x1
#define PMIC_RG_VS2_AZC_DVS_DIS_SHIFT                     3
#define PMIC_RG_VBUCK1_AZC_SAMPLE_TIME_ADDR               \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON44
#define PMIC_RG_VBUCK1_AZC_SAMPLE_TIME_MASK               0x3
#define PMIC_RG_VBUCK1_AZC_SAMPLE_TIME_SHIFT              4
#define PMIC_RG_VBUCK2_AZC_SAMPLE_TIME_ADDR               \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON44
#define PMIC_RG_VBUCK2_AZC_SAMPLE_TIME_MASK               0x3
#define PMIC_RG_VBUCK2_AZC_SAMPLE_TIME_SHIFT              6
#define PMIC_RG_VBUCK3_AZC_SAMPLE_TIME_ADDR               \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON45
#define PMIC_RG_VBUCK3_AZC_SAMPLE_TIME_MASK               0x3
#define PMIC_RG_VBUCK3_AZC_SAMPLE_TIME_SHIFT              0
#define PMIC_RG_VS2_AZC_SAMPLE_TIME_ADDR                  \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON45
#define PMIC_RG_VS2_AZC_SAMPLE_TIME_MASK                  0x3
#define PMIC_RG_VS2_AZC_SAMPLE_TIME_SHIFT                 2
#define PMIC_RG_VBUCK1_VCB_EN_ADDR                        \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON45
#define PMIC_RG_VBUCK1_VCB_EN_MASK                        0x1
#define PMIC_RG_VBUCK1_VCB_EN_SHIFT                       4
#define PMIC_RG_VBUCK2_VCB_EN_ADDR                        \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON45
#define PMIC_RG_VBUCK2_VCB_EN_MASK                        0x1
#define PMIC_RG_VBUCK2_VCB_EN_SHIFT                       5
#define PMIC_RG_VBUCK3_VCB_EN_ADDR                        \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON45
#define PMIC_RG_VBUCK3_VCB_EN_MASK                        0x1
#define PMIC_RG_VBUCK3_VCB_EN_SHIFT                       6
#define PMIC_RG_VS2_VCB_EN_ADDR                           \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON45
#define PMIC_RG_VS2_VCB_EN_MASK                           0x1
#define PMIC_RG_VS2_VCB_EN_SHIFT                          7
#define PMIC_RG_VBUCK1_RVCB_ADDR                          \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON46
#define PMIC_RG_VBUCK1_RVCB_MASK                          0x3
#define PMIC_RG_VBUCK1_RVCB_SHIFT                         0
#define PMIC_RG_VBUCK2_RVCB_ADDR                          \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON46
#define PMIC_RG_VBUCK2_RVCB_MASK                          0x3
#define PMIC_RG_VBUCK2_RVCB_SHIFT                         2
#define PMIC_RG_VBUCK3_RVCB_ADDR                          \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON46
#define PMIC_RG_VBUCK3_RVCB_MASK                          0x3
#define PMIC_RG_VBUCK3_RVCB_SHIFT                         4
#define PMIC_RG_VS2_RVCB_ADDR                             \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON46
#define PMIC_RG_VS2_RVCB_MASK                             0x3
#define PMIC_RG_VS2_RVCB_SHIFT                            6
#define PMIC_RG_VBUCK1_ECOT_HVO_EN_ADDR                   \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON47
#define PMIC_RG_VBUCK1_ECOT_HVO_EN_MASK                   0x1
#define PMIC_RG_VBUCK1_ECOT_HVO_EN_SHIFT                  0
#define PMIC_RG_VBUCK2_ECOT_HVO_EN_ADDR                   \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON47
#define PMIC_RG_VBUCK2_ECOT_HVO_EN_MASK                   0x1
#define PMIC_RG_VBUCK2_ECOT_HVO_EN_SHIFT                  1
#define PMIC_RG_VBUCK3_ECOT_HVO_EN_ADDR                   \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON47
#define PMIC_RG_VBUCK3_ECOT_HVO_EN_MASK                   0x1
#define PMIC_RG_VBUCK3_ECOT_HVO_EN_SHIFT                  2
#define PMIC_RG_VS2_ECOT_HVO_EN_ADDR                      \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON47
#define PMIC_RG_VS2_ECOT_HVO_EN_MASK                      0x1
#define PMIC_RG_VS2_ECOT_HVO_EN_SHIFT                     3
#define PMIC_RG_VBUCK1_VBATLOW_RAMPRSHORT_ADDR            \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON47
#define PMIC_RG_VBUCK1_VBATLOW_RAMPRSHORT_MASK            0x1
#define PMIC_RG_VBUCK1_VBATLOW_RAMPRSHORT_SHIFT           4
#define PMIC_RG_VBUCK2_VBATLOW_RAMPRSHORT_ADDR            \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON47
#define PMIC_RG_VBUCK2_VBATLOW_RAMPRSHORT_MASK            0x1
#define PMIC_RG_VBUCK2_VBATLOW_RAMPRSHORT_SHIFT           5
#define PMIC_RG_VBUCK3_VBATLOW_RAMPRSHORT_ADDR            \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON47
#define PMIC_RG_VBUCK3_VBATLOW_RAMPRSHORT_MASK            0x1
#define PMIC_RG_VBUCK3_VBATLOW_RAMPRSHORT_SHIFT           6
#define PMIC_RG_VS2_VBATLOW_RAMPRSHORT_ADDR               \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON47
#define PMIC_RG_VS2_VBATLOW_RAMPRSHORT_MASK               0x1
#define PMIC_RG_VS2_VBATLOW_RAMPRSHORT_SHIFT              7
#define PMIC_RG_VBUCK1_NEGI_SLOW_SR_EN_ADDR               \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON48
#define PMIC_RG_VBUCK1_NEGI_SLOW_SR_EN_MASK               0x1
#define PMIC_RG_VBUCK1_NEGI_SLOW_SR_EN_SHIFT              0
#define PMIC_RG_VBUCK2_NEGI_SLOW_SR_EN_ADDR               \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON48
#define PMIC_RG_VBUCK2_NEGI_SLOW_SR_EN_MASK               0x1
#define PMIC_RG_VBUCK2_NEGI_SLOW_SR_EN_SHIFT              1
#define PMIC_RG_VBUCK3_NEGI_SLOW_SR_EN_ADDR               \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON48
#define PMIC_RG_VBUCK3_NEGI_SLOW_SR_EN_MASK               0x1
#define PMIC_RG_VBUCK3_NEGI_SLOW_SR_EN_SHIFT              2
#define PMIC_RG_VS2_NEGI_SLOW_SR_EN_ADDR                  \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON48
#define PMIC_RG_VS2_NEGI_SLOW_SR_EN_MASK                  0x1
#define PMIC_RG_VS2_NEGI_SLOW_SR_EN_SHIFT                 3
#define PMIC_RG_VBUCK1_RSV_ADDR                           \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON49
#define PMIC_RG_VBUCK1_RSV_MASK                           0xFF
#define PMIC_RG_VBUCK1_RSV_SHIFT                          0
#define PMIC_RG_VBUCK2_RSV_ADDR                           \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON50
#define PMIC_RG_VBUCK2_RSV_MASK                           0xFF
#define PMIC_RG_VBUCK2_RSV_SHIFT                          0
#define PMIC_RG_VBUCK3_RSV_ADDR                           \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON51
#define PMIC_RG_VBUCK3_RSV_MASK                           0xFF
#define PMIC_RG_VBUCK3_RSV_SHIFT                          0
#define PMIC_RG_VS2_RSV_ADDR                              \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON52
#define PMIC_RG_VS2_RSV_MASK                              0xFF
#define PMIC_RG_VS2_RSV_SHIFT                             0
#define PMIC_RG_VBUCK1_DVS_DIS_FCCM_ADDR                  \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON53
#define PMIC_RG_VBUCK1_DVS_DIS_FCCM_MASK                  0x1
#define PMIC_RG_VBUCK1_DVS_DIS_FCCM_SHIFT                 0
#define PMIC_RG_VBUCK2_DVS_DIS_FCCM_ADDR                  \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON53
#define PMIC_RG_VBUCK2_DVS_DIS_FCCM_MASK                  0x1
#define PMIC_RG_VBUCK2_DVS_DIS_FCCM_SHIFT                 1
#define PMIC_RG_VBUCK3_DVS_DIS_FCCM_ADDR                  \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON53
#define PMIC_RG_VBUCK3_DVS_DIS_FCCM_MASK                  0x1
#define PMIC_RG_VBUCK3_DVS_DIS_FCCM_SHIFT                 2
#define PMIC_RG_VS2_DVS_DIS_FCCM_ADDR                     \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON53
#define PMIC_RG_VS2_DVS_DIS_FCCM_MASK                     0x1
#define PMIC_RG_VS2_DVS_DIS_FCCM_SHIFT                    3
#define PMIC_RG_VBUCK1_OC_STATUS_SEL_ADDR                 \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON53
#define PMIC_RG_VBUCK1_OC_STATUS_SEL_MASK                 0x1
#define PMIC_RG_VBUCK1_OC_STATUS_SEL_SHIFT                4
#define PMIC_RG_VBUCK2_OC_STATUS_SEL_ADDR                 \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON53
#define PMIC_RG_VBUCK2_OC_STATUS_SEL_MASK                 0x1
#define PMIC_RG_VBUCK2_OC_STATUS_SEL_SHIFT                5
#define PMIC_RG_VBUCK3_OC_STATUS_SEL_ADDR                 \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON53
#define PMIC_RG_VBUCK3_OC_STATUS_SEL_MASK                 0x1
#define PMIC_RG_VBUCK3_OC_STATUS_SEL_SHIFT                6
#define PMIC_RG_VS2_OC_STATUS_SEL_ADDR                    \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON53
#define PMIC_RG_VS2_OC_STATUS_SEL_MASK                    0x1
#define PMIC_RG_VS2_OC_STATUS_SEL_SHIFT                   7
#define PMIC_RG_VBUCK1_TON_LEVEL_D2_C_ADDR                \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON54
#define PMIC_RG_VBUCK1_TON_LEVEL_D2_C_MASK                0x1
#define PMIC_RG_VBUCK1_TON_LEVEL_D2_C_SHIFT               0
#define PMIC_RG_VBUCK2_TON_LEVEL_D2_C_ADDR                \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON54
#define PMIC_RG_VBUCK2_TON_LEVEL_D2_C_MASK                0x1
#define PMIC_RG_VBUCK2_TON_LEVEL_D2_C_SHIFT               1
#define PMIC_RG_VBUCK3_TON_LEVEL_D2_C_ADDR                \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON54
#define PMIC_RG_VBUCK3_TON_LEVEL_D2_C_MASK                0x1
#define PMIC_RG_VBUCK3_TON_LEVEL_D2_C_SHIFT               2
#define PMIC_RG_VS2_TON_LEVEL_D2_C_ADDR                   \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON54
#define PMIC_RG_VS2_TON_LEVEL_D2_C_MASK                   0x1
#define PMIC_RG_VS2_TON_LEVEL_D2_C_SHIFT                  3
#define PMIC_RG_VBUCK1_TON_MINOFF_C_ADDR                  \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON54
#define PMIC_RG_VBUCK1_TON_MINOFF_C_MASK                  0x1
#define PMIC_RG_VBUCK1_TON_MINOFF_C_SHIFT                 4
#define PMIC_RG_VBUCK2_TON_MINOFF_C_ADDR                  \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON54
#define PMIC_RG_VBUCK2_TON_MINOFF_C_MASK                  0x1
#define PMIC_RG_VBUCK2_TON_MINOFF_C_SHIFT                 5
#define PMIC_RG_VBUCK3_TON_MINOFF_C_ADDR                  \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON54
#define PMIC_RG_VBUCK3_TON_MINOFF_C_MASK                  0x1
#define PMIC_RG_VBUCK3_TON_MINOFF_C_SHIFT                 6
#define PMIC_RG_VS2_TON_MINOFF_C_ADDR                     \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON54
#define PMIC_RG_VS2_TON_MINOFF_C_MASK                     0x1
#define PMIC_RG_VS2_TON_MINOFF_C_SHIFT                    7
#define PMIC_RG_VBUCK1_TON_DIS_MINOFF_C_ADDR              \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON55
#define PMIC_RG_VBUCK1_TON_DIS_MINOFF_C_MASK              0x1
#define PMIC_RG_VBUCK1_TON_DIS_MINOFF_C_SHIFT             0
#define PMIC_RG_VBUCK2_TON_DIS_MINOFF_C_ADDR              \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON55
#define PMIC_RG_VBUCK2_TON_DIS_MINOFF_C_MASK              0x1
#define PMIC_RG_VBUCK2_TON_DIS_MINOFF_C_SHIFT             1
#define PMIC_RG_VBUCK3_TON_DIS_MINOFF_C_ADDR              \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON55
#define PMIC_RG_VBUCK3_TON_DIS_MINOFF_C_MASK              0x1
#define PMIC_RG_VBUCK3_TON_DIS_MINOFF_C_SHIFT             2
#define PMIC_RG_VS2_TON_DIS_MINOFF_C_ADDR                 \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON55
#define PMIC_RG_VS2_TON_DIS_MINOFF_C_MASK                 0x1
#define PMIC_RG_VS2_TON_DIS_MINOFF_C_SHIFT                3
#define PMIC_RG_VBUCK1_TON_TRIM_DUTYFF_ADDR               \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON55
#define PMIC_RG_VBUCK1_TON_TRIM_DUTYFF_MASK               0x1
#define PMIC_RG_VBUCK1_TON_TRIM_DUTYFF_SHIFT              4
#define PMIC_RG_VBUCK2_TON_TRIM_DUTYFF_ADDR               \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON55
#define PMIC_RG_VBUCK2_TON_TRIM_DUTYFF_MASK               0x1
#define PMIC_RG_VBUCK2_TON_TRIM_DUTYFF_SHIFT              5
#define PMIC_RG_VBUCK3_TON_TRIM_DUTYFF_ADDR               \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON55
#define PMIC_RG_VBUCK3_TON_TRIM_DUTYFF_MASK               0x1
#define PMIC_RG_VBUCK3_TON_TRIM_DUTYFF_SHIFT              6
#define PMIC_RG_VS2_TON_TRIM_DUTYFF_ADDR                  \
	MT6363_BUCK_TOP_4PHASE_1_ANA_CON55
#define PMIC_RG_VS2_TON_TRIM_DUTYFF_MASK                  0x1
#define PMIC_RG_VS2_TON_TRIM_DUTYFF_SHIFT                 7
#define PMIC_BUCK_ANA1_ELR_LEN_ADDR                       \
	MT6363_BUCK_ANA1_ELR_NUM
#define PMIC_BUCK_ANA1_ELR_LEN_MASK                       0xFF
#define PMIC_BUCK_ANA1_ELR_LEN_SHIFT                      0
#define PMIC_RG_VBUCK1_ZC_TRIM_ADDR                       \
	MT6363_BUCK_TOP_4PHASE_1_ELR_0
#define PMIC_RG_VBUCK1_ZC_TRIM_MASK                       0x3F
#define PMIC_RG_VBUCK1_ZC_TRIM_SHIFT                      0
#define PMIC_RG_VBUCK1_CCOMP_ADDR                         \
	MT6363_BUCK_TOP_4PHASE_1_ELR_0
#define PMIC_RG_VBUCK1_CCOMP_MASK                         0x3
#define PMIC_RG_VBUCK1_CCOMP_SHIFT                        6
#define PMIC_RG_VBUCK1_RAMP_SLP_ADDR                      \
	MT6363_BUCK_TOP_4PHASE_1_ELR_1
#define PMIC_RG_VBUCK1_RAMP_SLP_MASK                      0x7
#define PMIC_RG_VBUCK1_RAMP_SLP_SHIFT                     0
#define PMIC_RG_VBUCK1_NLIM_TRIM_ADDR                     \
	MT6363_BUCK_TOP_4PHASE_1_ELR_1
#define PMIC_RG_VBUCK1_NLIM_TRIM_MASK                     0x1F
#define PMIC_RG_VBUCK1_NLIM_TRIM_SHIFT                    3
#define PMIC_RG_VBUCK1_TON_TRIM_ADDR                      \
	MT6363_BUCK_TOP_4PHASE_1_ELR_2
#define PMIC_RG_VBUCK1_TON_TRIM_MASK                      0x7F
#define PMIC_RG_VBUCK1_TON_TRIM_SHIFT                     0
#define PMIC_RG_VBUCK1_FB_D2_ADDR                         \
	MT6363_BUCK_TOP_4PHASE_1_ELR_2
#define PMIC_RG_VBUCK1_FB_D2_MASK                         0x1
#define PMIC_RG_VBUCK1_FB_D2_SHIFT                        7
#define PMIC_RG_VBUCK1_PFM_PEAK_ADDR                      \
	MT6363_BUCK_TOP_4PHASE_1_ELR_3
#define PMIC_RG_VBUCK1_PFM_PEAK_MASK                      0xF
#define PMIC_RG_VBUCK1_PFM_PEAK_SHIFT                     0
#define PMIC_RG_VBUCK1_SONIC_PFM_PEAK_ADDR                \
	MT6363_BUCK_TOP_4PHASE_1_ELR_3
#define PMIC_RG_VBUCK1_SONIC_PFM_PEAK_MASK                0xF
#define PMIC_RG_VBUCK1_SONIC_PFM_PEAK_SHIFT               4
#define PMIC_RG_VBUCK1_ECOT_TRIM_ADDR                     \
	MT6363_BUCK_TOP_4PHASE_1_ELR_4
#define PMIC_RG_VBUCK1_ECOT_TRIM_MASK                     0x7
#define PMIC_RG_VBUCK1_ECOT_TRIM_SHIFT                    0
#define PMIC_RG_VBUCK1_CSNSLP_TRIM_ADDR                   \
	MT6363_BUCK_TOP_4PHASE_1_ELR_4
#define PMIC_RG_VBUCK1_CSNSLP_TRIM_MASK                   0xF
#define PMIC_RG_VBUCK1_CSNSLP_TRIM_SHIFT                  3
#define PMIC_RG_VBUCK1_OC_D2P5_ADDR                       \
	MT6363_BUCK_TOP_4PHASE_1_ELR_4
#define PMIC_RG_VBUCK1_OC_D2P5_MASK                       0x1
#define PMIC_RG_VBUCK1_OC_D2P5_SHIFT                      7
#define PMIC_RG_VBUCK1_CSPSLP_TRIM_ADDR                   \
	MT6363_BUCK_TOP_4PHASE_1_ELR_5
#define PMIC_RG_VBUCK1_CSPSLP_TRIM_MASK                   0xF
#define PMIC_RG_VBUCK1_CSPSLP_TRIM_SHIFT                  0
#define PMIC_RG_VBUCK1_RSV_EFUSE_ADDR                     \
	MT6363_BUCK_TOP_4PHASE_1_ELR_5
#define PMIC_RG_VBUCK1_RSV_EFUSE_MASK                     0xF
#define PMIC_RG_VBUCK1_RSV_EFUSE_SHIFT                    4
#define PMIC_RG_VBUCK1_DRIVER_SR_TRIM_ADDR                \
	MT6363_BUCK_TOP_4PHASE_1_ELR_6
#define PMIC_RG_VBUCK1_DRIVER_SR_TRIM_MASK                0x7
#define PMIC_RG_VBUCK1_DRIVER_SR_TRIM_SHIFT               0
#define PMIC_RG_VBUCK1_RAMPR_DIV_ADDR                     \
	MT6363_BUCK_TOP_4PHASE_1_ELR_6
#define PMIC_RG_VBUCK1_RAMPR_DIV_MASK                     0x7
#define PMIC_RG_VBUCK1_RAMPR_DIV_SHIFT                    3
#define PMIC_RG_VBUCK1_RAMPC_DIV_ADDR                     \
	MT6363_BUCK_TOP_4PHASE_1_ELR_6
#define PMIC_RG_VBUCK1_RAMPC_DIV_MASK                     0x3
#define PMIC_RG_VBUCK1_RAMPC_DIV_SHIFT                    6
#define PMIC_RG_VBUCK2_ZC_TRIM_ADDR                       \
	MT6363_BUCK_TOP_4PHASE_1_ELR_7
#define PMIC_RG_VBUCK2_ZC_TRIM_MASK                       0x3F
#define PMIC_RG_VBUCK2_ZC_TRIM_SHIFT                      0
#define PMIC_RG_VBUCK2_CCOMP_ADDR                         \
	MT6363_BUCK_TOP_4PHASE_1_ELR_7
#define PMIC_RG_VBUCK2_CCOMP_MASK                         0x3
#define PMIC_RG_VBUCK2_CCOMP_SHIFT                        6
#define PMIC_RG_VBUCK2_RAMP_SLP_ADDR                      \
	MT6363_BUCK_TOP_4PHASE_1_ELR_8
#define PMIC_RG_VBUCK2_RAMP_SLP_MASK                      0x7
#define PMIC_RG_VBUCK2_RAMP_SLP_SHIFT                     0
#define PMIC_RG_VBUCK2_NLIM_TRIM_ADDR                     \
	MT6363_BUCK_TOP_4PHASE_1_ELR_8
#define PMIC_RG_VBUCK2_NLIM_TRIM_MASK                     0x1F
#define PMIC_RG_VBUCK2_NLIM_TRIM_SHIFT                    3
#define PMIC_RG_VBUCK2_TON_TRIM_ADDR                      \
	MT6363_BUCK_TOP_4PHASE_1_ELR_9
#define PMIC_RG_VBUCK2_TON_TRIM_MASK                      0x7F
#define PMIC_RG_VBUCK2_TON_TRIM_SHIFT                     0
#define PMIC_RG_VBUCK2_FB_D2_ADDR                         \
	MT6363_BUCK_TOP_4PHASE_1_ELR_9
#define PMIC_RG_VBUCK2_FB_D2_MASK                         0x1
#define PMIC_RG_VBUCK2_FB_D2_SHIFT                        7
#define PMIC_RG_VBUCK2_PFM_PEAK_ADDR                      \
	MT6363_BUCK_TOP_4PHASE_1_ELR_10
#define PMIC_RG_VBUCK2_PFM_PEAK_MASK                      0xF
#define PMIC_RG_VBUCK2_PFM_PEAK_SHIFT                     0
#define PMIC_RG_VBUCK2_SONIC_PFM_PEAK_ADDR                \
	MT6363_BUCK_TOP_4PHASE_1_ELR_10
#define PMIC_RG_VBUCK2_SONIC_PFM_PEAK_MASK                0xF
#define PMIC_RG_VBUCK2_SONIC_PFM_PEAK_SHIFT               4
#define PMIC_RG_VBUCK2_ECOT_TRIM_ADDR                     \
	MT6363_BUCK_TOP_4PHASE_1_ELR_11
#define PMIC_RG_VBUCK2_ECOT_TRIM_MASK                     0x7
#define PMIC_RG_VBUCK2_ECOT_TRIM_SHIFT                    0
#define PMIC_RG_VBUCK2_CSNSLP_TRIM_ADDR                   \
	MT6363_BUCK_TOP_4PHASE_1_ELR_11
#define PMIC_RG_VBUCK2_CSNSLP_TRIM_MASK                   0xF
#define PMIC_RG_VBUCK2_CSNSLP_TRIM_SHIFT                  3
#define PMIC_RG_VBUCK2_OC_D2P5_ADDR                       \
	MT6363_BUCK_TOP_4PHASE_1_ELR_11
#define PMIC_RG_VBUCK2_OC_D2P5_MASK                       0x1
#define PMIC_RG_VBUCK2_OC_D2P5_SHIFT                      7
#define PMIC_RG_VBUCK2_CSPSLP_TRIM_ADDR                   \
	MT6363_BUCK_TOP_4PHASE_1_ELR_12
#define PMIC_RG_VBUCK2_CSPSLP_TRIM_MASK                   0xF
#define PMIC_RG_VBUCK2_CSPSLP_TRIM_SHIFT                  0
#define PMIC_RG_VBUCK2_RSV_EFUSE_ADDR                     \
	MT6363_BUCK_TOP_4PHASE_1_ELR_12
#define PMIC_RG_VBUCK2_RSV_EFUSE_MASK                     0xF
#define PMIC_RG_VBUCK2_RSV_EFUSE_SHIFT                    4
#define PMIC_RG_VBUCK2_DRIVER_SR_TRIM_ADDR                \
	MT6363_BUCK_TOP_4PHASE_1_ELR_13
#define PMIC_RG_VBUCK2_DRIVER_SR_TRIM_MASK                0x7
#define PMIC_RG_VBUCK2_DRIVER_SR_TRIM_SHIFT               0
#define PMIC_RG_VBUCK2_RAMPR_DIV_ADDR                     \
	MT6363_BUCK_TOP_4PHASE_1_ELR_13
#define PMIC_RG_VBUCK2_RAMPR_DIV_MASK                     0x7
#define PMIC_RG_VBUCK2_RAMPR_DIV_SHIFT                    3
#define PMIC_RG_VBUCK2_RAMPC_DIV_ADDR                     \
	MT6363_BUCK_TOP_4PHASE_1_ELR_13
#define PMIC_RG_VBUCK2_RAMPC_DIV_MASK                     0x3
#define PMIC_RG_VBUCK2_RAMPC_DIV_SHIFT                    6
#define PMIC_RG_VBUCK3_ZC_TRIM_ADDR                       \
	MT6363_BUCK_TOP_4PHASE_1_ELR_14
#define PMIC_RG_VBUCK3_ZC_TRIM_MASK                       0x3F
#define PMIC_RG_VBUCK3_ZC_TRIM_SHIFT                      0
#define PMIC_RG_VBUCK3_CCOMP_ADDR                         \
	MT6363_BUCK_TOP_4PHASE_1_ELR_14
#define PMIC_RG_VBUCK3_CCOMP_MASK                         0x3
#define PMIC_RG_VBUCK3_CCOMP_SHIFT                        6
#define PMIC_RG_VBUCK3_RAMP_SLP_ADDR                      \
	MT6363_BUCK_TOP_4PHASE_1_ELR_15
#define PMIC_RG_VBUCK3_RAMP_SLP_MASK                      0x7
#define PMIC_RG_VBUCK3_RAMP_SLP_SHIFT                     0
#define PMIC_RG_VBUCK3_NLIM_TRIM_ADDR                     \
	MT6363_BUCK_TOP_4PHASE_1_ELR_15
#define PMIC_RG_VBUCK3_NLIM_TRIM_MASK                     0x1F
#define PMIC_RG_VBUCK3_NLIM_TRIM_SHIFT                    3
#define PMIC_RG_VBUCK3_TON_TRIM_ADDR                      \
	MT6363_BUCK_TOP_4PHASE_1_ELR_16
#define PMIC_RG_VBUCK3_TON_TRIM_MASK                      0x7F
#define PMIC_RG_VBUCK3_TON_TRIM_SHIFT                     0
#define PMIC_RG_VBUCK3_FB_D2_ADDR                         \
	MT6363_BUCK_TOP_4PHASE_1_ELR_16
#define PMIC_RG_VBUCK3_FB_D2_MASK                         0x1
#define PMIC_RG_VBUCK3_FB_D2_SHIFT                        7
#define PMIC_RG_VBUCK3_PFM_PEAK_ADDR                      \
	MT6363_BUCK_TOP_4PHASE_1_ELR_17
#define PMIC_RG_VBUCK3_PFM_PEAK_MASK                      0xF
#define PMIC_RG_VBUCK3_PFM_PEAK_SHIFT                     0
#define PMIC_RG_VBUCK3_SONIC_PFM_PEAK_ADDR                \
	MT6363_BUCK_TOP_4PHASE_1_ELR_17
#define PMIC_RG_VBUCK3_SONIC_PFM_PEAK_MASK                0xF
#define PMIC_RG_VBUCK3_SONIC_PFM_PEAK_SHIFT               4
#define PMIC_RG_VBUCK3_ECOT_TRIM_ADDR                     \
	MT6363_BUCK_TOP_4PHASE_1_ELR_18
#define PMIC_RG_VBUCK3_ECOT_TRIM_MASK                     0x7
#define PMIC_RG_VBUCK3_ECOT_TRIM_SHIFT                    0
#define PMIC_RG_VBUCK3_CSNSLP_TRIM_ADDR                   \
	MT6363_BUCK_TOP_4PHASE_1_ELR_18
#define PMIC_RG_VBUCK3_CSNSLP_TRIM_MASK                   0xF
#define PMIC_RG_VBUCK3_CSNSLP_TRIM_SHIFT                  3
#define PMIC_RG_VBUCK3_OC_D2P5_ADDR                       \
	MT6363_BUCK_TOP_4PHASE_1_ELR_18
#define PMIC_RG_VBUCK3_OC_D2P5_MASK                       0x1
#define PMIC_RG_VBUCK3_OC_D2P5_SHIFT                      7
#define PMIC_RG_VBUCK3_CSPSLP_TRIM_ADDR                   \
	MT6363_BUCK_TOP_4PHASE_1_ELR_19
#define PMIC_RG_VBUCK3_CSPSLP_TRIM_MASK                   0xF
#define PMIC_RG_VBUCK3_CSPSLP_TRIM_SHIFT                  0
#define PMIC_RG_VBUCK3_RSV_EFUSE_ADDR                     \
	MT6363_BUCK_TOP_4PHASE_1_ELR_19
#define PMIC_RG_VBUCK3_RSV_EFUSE_MASK                     0xF
#define PMIC_RG_VBUCK3_RSV_EFUSE_SHIFT                    4
#define PMIC_RG_VBUCK3_DRIVER_SR_TRIM_ADDR                \
	MT6363_BUCK_TOP_4PHASE_1_ELR_20
#define PMIC_RG_VBUCK3_DRIVER_SR_TRIM_MASK                0x7
#define PMIC_RG_VBUCK3_DRIVER_SR_TRIM_SHIFT               0
#define PMIC_RG_VBUCK3_RAMPR_DIV_ADDR                     \
	MT6363_BUCK_TOP_4PHASE_1_ELR_20
#define PMIC_RG_VBUCK3_RAMPR_DIV_MASK                     0x7
#define PMIC_RG_VBUCK3_RAMPR_DIV_SHIFT                    3
#define PMIC_RG_VBUCK3_RAMPC_DIV_ADDR                     \
	MT6363_BUCK_TOP_4PHASE_1_ELR_20
#define PMIC_RG_VBUCK3_RAMPC_DIV_MASK                     0x3
#define PMIC_RG_VBUCK3_RAMPC_DIV_SHIFT                    6
#define PMIC_RG_VS2_ZC_TRIM_ADDR                          \
	MT6363_BUCK_TOP_4PHASE_1_ELR_21
#define PMIC_RG_VS2_ZC_TRIM_MASK                          0x3F
#define PMIC_RG_VS2_ZC_TRIM_SHIFT                         0
#define PMIC_RG_VS2_CCOMP_ADDR                            \
	MT6363_BUCK_TOP_4PHASE_1_ELR_21
#define PMIC_RG_VS2_CCOMP_MASK                            0x3
#define PMIC_RG_VS2_CCOMP_SHIFT                           6
#define PMIC_RG_VS2_RAMP_SLP_ADDR                         \
	MT6363_BUCK_TOP_4PHASE_1_ELR_22
#define PMIC_RG_VS2_RAMP_SLP_MASK                         0x7
#define PMIC_RG_VS2_RAMP_SLP_SHIFT                        0
#define PMIC_RG_VS2_NLIM_TRIM_ADDR                        \
	MT6363_BUCK_TOP_4PHASE_1_ELR_22
#define PMIC_RG_VS2_NLIM_TRIM_MASK                        0x1F
#define PMIC_RG_VS2_NLIM_TRIM_SHIFT                       3
#define PMIC_RG_VS2_TON_TRIM_ADDR                         \
	MT6363_BUCK_TOP_4PHASE_1_ELR_23
#define PMIC_RG_VS2_TON_TRIM_MASK                         0x7F
#define PMIC_RG_VS2_TON_TRIM_SHIFT                        0
#define PMIC_RG_VS2_FB_D2_ADDR                            \
	MT6363_BUCK_TOP_4PHASE_1_ELR_23
#define PMIC_RG_VS2_FB_D2_MASK                            0x1
#define PMIC_RG_VS2_FB_D2_SHIFT                           7
#define PMIC_RG_VS2_PFM_PEAK_ADDR                         \
	MT6363_BUCK_TOP_4PHASE_1_ELR_24
#define PMIC_RG_VS2_PFM_PEAK_MASK                         0xF
#define PMIC_RG_VS2_PFM_PEAK_SHIFT                        0
#define PMIC_RG_VS2_SONIC_PFM_PEAK_ADDR                   \
	MT6363_BUCK_TOP_4PHASE_1_ELR_24
#define PMIC_RG_VS2_SONIC_PFM_PEAK_MASK                   0xF
#define PMIC_RG_VS2_SONIC_PFM_PEAK_SHIFT                  4
#define PMIC_RG_VS2_ECOT_TRIM_ADDR                        \
	MT6363_BUCK_TOP_4PHASE_1_ELR_25
#define PMIC_RG_VS2_ECOT_TRIM_MASK                        0x7
#define PMIC_RG_VS2_ECOT_TRIM_SHIFT                       0
#define PMIC_RG_VS2_CSNSLP_TRIM_ADDR                      \
	MT6363_BUCK_TOP_4PHASE_1_ELR_25
#define PMIC_RG_VS2_CSNSLP_TRIM_MASK                      0xF
#define PMIC_RG_VS2_CSNSLP_TRIM_SHIFT                     3
#define PMIC_RG_VS2_OC_D2P5_ADDR                          \
	MT6363_BUCK_TOP_4PHASE_1_ELR_25
#define PMIC_RG_VS2_OC_D2P5_MASK                          0x1
#define PMIC_RG_VS2_OC_D2P5_SHIFT                         7
#define PMIC_RG_VS2_CSPSLP_TRIM_ADDR                      \
	MT6363_BUCK_TOP_4PHASE_1_ELR_26
#define PMIC_RG_VS2_CSPSLP_TRIM_MASK                      0xF
#define PMIC_RG_VS2_CSPSLP_TRIM_SHIFT                     0
#define PMIC_RG_VS2_RSV_EFUSE_ADDR                        \
	MT6363_BUCK_TOP_4PHASE_1_ELR_26
#define PMIC_RG_VS2_RSV_EFUSE_MASK                        0xF
#define PMIC_RG_VS2_RSV_EFUSE_SHIFT                       4
#define PMIC_RG_VS2_DRIVER_SR_TRIM_ADDR                   \
	MT6363_BUCK_TOP_4PHASE_1_ELR_27
#define PMIC_RG_VS2_DRIVER_SR_TRIM_MASK                   0x7
#define PMIC_RG_VS2_DRIVER_SR_TRIM_SHIFT                  0
#define PMIC_RG_VS2_RAMPR_DIV_ADDR                        \
	MT6363_BUCK_TOP_4PHASE_1_ELR_27
#define PMIC_RG_VS2_RAMPR_DIV_MASK                        0x7
#define PMIC_RG_VS2_RAMPR_DIV_SHIFT                       3
#define PMIC_RG_VS2_RAMPC_DIV_ADDR                        \
	MT6363_BUCK_TOP_4PHASE_1_ELR_27
#define PMIC_RG_VS2_RAMPC_DIV_MASK                        0x3
#define PMIC_RG_VS2_RAMPC_DIV_SHIFT                       6
#define PMIC_RG_4PH_1_CONFIG1_ADDR                        \
	MT6363_BUCK_TOP_4PHASE_1_ELR_28
#define PMIC_RG_4PH_1_CONFIG1_MASK                        0x1
#define PMIC_RG_4PH_1_CONFIG1_SHIFT                       0
#define PMIC_RG_4PH_1_CONFIG2_ADDR                        \
	MT6363_BUCK_TOP_4PHASE_1_ELR_28
#define PMIC_RG_4PH_1_CONFIG2_MASK                        0x1
#define PMIC_RG_4PH_1_CONFIG2_SHIFT                       1
#define PMIC_RG_4PH_1_CONFIG3_ADDR                        \
	MT6363_BUCK_TOP_4PHASE_1_ELR_28
#define PMIC_RG_4PH_1_CONFIG3_MASK                        0x1
#define PMIC_RG_4PH_1_CONFIG3_SHIFT                       2
#define PMIC_RG_VBUCK1_OC_D3P5_ADDR                       \
	MT6363_BUCK_TOP_4PHASE_1_ELR_28
#define PMIC_RG_VBUCK1_OC_D3P5_MASK                       0x1
#define PMIC_RG_VBUCK1_OC_D3P5_SHIFT                      3
#define PMIC_RG_VBUCK2_OC_D3P5_ADDR                       \
	MT6363_BUCK_TOP_4PHASE_1_ELR_28
#define PMIC_RG_VBUCK2_OC_D3P5_MASK                       0x1
#define PMIC_RG_VBUCK2_OC_D3P5_SHIFT                      4
#define PMIC_RG_VBUCK3_OC_D3P5_ADDR                       \
	MT6363_BUCK_TOP_4PHASE_1_ELR_28
#define PMIC_RG_VBUCK3_OC_D3P5_MASK                       0x1
#define PMIC_RG_VBUCK3_OC_D3P5_SHIFT                      5
#define PMIC_RG_VS2_OC_D3P5_ADDR                          \
	MT6363_BUCK_TOP_4PHASE_1_ELR_28
#define PMIC_RG_VS2_OC_D3P5_MASK                          0x1
#define PMIC_RG_VS2_OC_D3P5_SHIFT                         6
#define PMIC_BUCK_ANA2_ANA_ID_ADDR                        \
	MT6363_BUCK_ANA2_ANA_ID
#define PMIC_BUCK_ANA2_ANA_ID_MASK                        0xFF
#define PMIC_BUCK_ANA2_ANA_ID_SHIFT                       0
#define PMIC_BUCK_ANA2_DIG_ID_ADDR                        \
	MT6363_BUCK_ANA2_DIG_ID
#define PMIC_BUCK_ANA2_DIG_ID_MASK                        0xFF
#define PMIC_BUCK_ANA2_DIG_ID_SHIFT                       0
#define PMIC_BUCK_ANA2_ANA_MINOR_REV_ADDR                 \
	MT6363_BUCK_ANA2_ANA_REV
#define PMIC_BUCK_ANA2_ANA_MINOR_REV_MASK                 0xF
#define PMIC_BUCK_ANA2_ANA_MINOR_REV_SHIFT                0
#define PMIC_BUCK_ANA2_ANA_MAJOR_REV_ADDR                 \
	MT6363_BUCK_ANA2_ANA_REV
#define PMIC_BUCK_ANA2_ANA_MAJOR_REV_MASK                 0xF
#define PMIC_BUCK_ANA2_ANA_MAJOR_REV_SHIFT                4
#define PMIC_BUCK_ANA2_DIG_MINOR_REV_ADDR                 \
	MT6363_BUCK_ANA2_DIG_REV
#define PMIC_BUCK_ANA2_DIG_MINOR_REV_MASK                 0xF
#define PMIC_BUCK_ANA2_DIG_MINOR_REV_SHIFT                0
#define PMIC_BUCK_ANA2_DIG_MAJOR_REV_ADDR                 \
	MT6363_BUCK_ANA2_DIG_REV
#define PMIC_BUCK_ANA2_DIG_MAJOR_REV_MASK                 0xF
#define PMIC_BUCK_ANA2_DIG_MAJOR_REV_SHIFT                4
#define PMIC_BUCK_ANA2_CBS_ADDR                           \
	MT6363_BUCK_ANA2_DBI
#define PMIC_BUCK_ANA2_CBS_MASK                           0x3
#define PMIC_BUCK_ANA2_CBS_SHIFT                          0
#define PMIC_BUCK_ANA2_BIX_ADDR                           \
	MT6363_BUCK_ANA2_DBI
#define PMIC_BUCK_ANA2_BIX_MASK                           0x3
#define PMIC_BUCK_ANA2_BIX_SHIFT                          2
#define PMIC_BUCK_ANA2_ESP_ADDR                           \
	MT6363_BUCK_ANA2_ESP
#define PMIC_BUCK_ANA2_ESP_MASK                           0xFF
#define PMIC_BUCK_ANA2_ESP_SHIFT                          0
#define PMIC_BUCK_ANA2_FPI_ADDR                           \
	MT6363_BUCK_ANA2_FPI
#define PMIC_BUCK_ANA2_FPI_MASK                           0xFF
#define PMIC_BUCK_ANA2_FPI_SHIFT                          0
#define PMIC_BUCK_ANA2_DXI_ADDR                           \
	MT6363_BUCK_ANA2_DXI
#define PMIC_BUCK_ANA2_DXI_MASK                           0xFF
#define PMIC_BUCK_ANA2_DXI_SHIFT                          0
#define PMIC_RG_VBUCK4_NDIS_EN_ADDR                       \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON0
#define PMIC_RG_VBUCK4_NDIS_EN_MASK                       0x1
#define PMIC_RG_VBUCK4_NDIS_EN_SHIFT                      0
#define PMIC_RG_VBUCK4_SLEEP_TIME_ADDR                    \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON0
#define PMIC_RG_VBUCK4_SLEEP_TIME_MASK                    0x3
#define PMIC_RG_VBUCK4_SLEEP_TIME_SHIFT                   1
#define PMIC_RG_VBUCK4_LOOPSEL_DIS_ADDR                   \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON0
#define PMIC_RG_VBUCK4_LOOPSEL_DIS_MASK                   0x1
#define PMIC_RG_VBUCK4_LOOPSEL_DIS_SHIFT                  3
#define PMIC_RG_VBUCK4_OVP_EN_ADDR                        \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON0
#define PMIC_RG_VBUCK4_OVP_EN_MASK                        0x1
#define PMIC_RG_VBUCK4_OVP_EN_SHIFT                       4
#define PMIC_RG_VBUCK4_OVP_VREFSEL_ADDR                   \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON0
#define PMIC_RG_VBUCK4_OVP_VREFSEL_MASK                   0x1
#define PMIC_RG_VBUCK4_OVP_VREFSEL_SHIFT                  5
#define PMIC_RG_VBUCK4_TB_DIS_ADDR                        \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON0
#define PMIC_RG_VBUCK4_TB_DIS_MASK                        0x1
#define PMIC_RG_VBUCK4_TB_DIS_SHIFT                       6
#define PMIC_RG_VBUCK4_TB_PFM_OFF_ADDR                    \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON0
#define PMIC_RG_VBUCK4_TB_PFM_OFF_MASK                    0x1
#define PMIC_RG_VBUCK4_TB_PFM_OFF_SHIFT                   7
#define PMIC_RG_VBUCK4_TB_VREFSEL_ADDR                    \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON1
#define PMIC_RG_VBUCK4_TB_VREFSEL_MASK                    0x3
#define PMIC_RG_VBUCK4_TB_VREFSEL_SHIFT                   0
#define PMIC_RG_VBUCK4_TON_EXTEND_EN_ADDR                 \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON1
#define PMIC_RG_VBUCK4_TON_EXTEND_EN_MASK                 0x1
#define PMIC_RG_VBUCK4_TON_EXTEND_EN_SHIFT                2
#define PMIC_RG_VBUCK4_VBAT_LOW_DIS_ADDR                  \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON1
#define PMIC_RG_VBUCK4_VBAT_LOW_DIS_MASK                  0x1
#define PMIC_RG_VBUCK4_VBAT_LOW_DIS_SHIFT                 3
#define PMIC_RG_VBUCK4_VBAT_HI_DIS_ADDR                   \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON1
#define PMIC_RG_VBUCK4_VBAT_HI_DIS_MASK                   0x1
#define PMIC_RG_VBUCK4_VBAT_HI_DIS_SHIFT                  4
#define PMIC_RG_VBUCK4_VOUT_HI_DIS_ADDR                   \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON1
#define PMIC_RG_VBUCK4_VOUT_HI_DIS_MASK                   0x1
#define PMIC_RG_VBUCK4_VOUT_HI_DIS_SHIFT                  5
#define PMIC_RG_VBUCK4_FUGON_ADDR                         \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON1
#define PMIC_RG_VBUCK4_FUGON_MASK                         0x1
#define PMIC_RG_VBUCK4_FUGON_SHIFT                        6
#define PMIC_RG_VBUCK4_FLGON_ADDR                         \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON1
#define PMIC_RG_VBUCK4_FLGON_MASK                         0x1
#define PMIC_RG_VBUCK4_FLGON_SHIFT                        7
#define PMIC_RG_VBUCK4_RAMP_AC_ADDR                       \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON2
#define PMIC_RG_VBUCK4_RAMP_AC_MASK                       0x1
#define PMIC_RG_VBUCK4_RAMP_AC_SHIFT                      0
#define PMIC_RG_VBUCK4_URT_EN_ADDR                        \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON2
#define PMIC_RG_VBUCK4_URT_EN_MASK                        0x1
#define PMIC_RG_VBUCK4_URT_EN_SHIFT                       2
#define PMIC_RG_VBUCK4_RETENTION_EN_ADDR                  \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON2
#define PMIC_RG_VBUCK4_RETENTION_EN_MASK                  0x1
#define PMIC_RG_VBUCK4_RETENTION_EN_SHIFT                 3
#define PMIC_RG_VBUCK4_SONIC_EN_ADDR                      \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON2
#define PMIC_RG_VBUCK4_SONIC_EN_MASK                      0x1
#define PMIC_RG_VBUCK4_SONIC_EN_SHIFT                     4
#define PMIC_RG_VBUCK4_GROUNDSEL_ADDR                     \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON2
#define PMIC_RG_VBUCK4_GROUNDSEL_MASK                     0x1
#define PMIC_RG_VBUCK4_GROUNDSEL_SHIFT                    5
#define PMIC_RG_VBUCK4_DLC_ADDR                           \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON2
#define PMIC_RG_VBUCK4_DLC_MASK                           0x3
#define PMIC_RG_VBUCK4_DLC_SHIFT                          6
#define PMIC_RG_VBUCK4_RCB_ADDR                           \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON3
#define PMIC_RG_VBUCK4_RCB_MASK                           0x7
#define PMIC_RG_VBUCK4_RCB_SHIFT                          0
#define PMIC_RG_VBUCK4_UG_SR_ADDR                         \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON3
#define PMIC_RG_VBUCK4_UG_SR_MASK                         0x3
#define PMIC_RG_VBUCK4_UG_SR_SHIFT                        3
#define PMIC_RG_VBUCK4_LG_SR_ADDR                         \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON3
#define PMIC_RG_VBUCK4_LG_SR_MASK                         0x3
#define PMIC_RG_VBUCK4_LG_SR_SHIFT                        5
#define PMIC_RG_VBUCK4_ECOT_EN_ADDR                       \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON3
#define PMIC_RG_VBUCK4_ECOT_EN_MASK                       0x1
#define PMIC_RG_VBUCK4_ECOT_EN_SHIFT                      7
#define PMIC_RG_VBUCK4_OCP_ADDR                           \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON4
#define PMIC_RG_VBUCK4_OCP_MASK                           0x7
#define PMIC_RG_VBUCK4_OCP_SHIFT                          0
#define PMIC_RG_VBUCK4_OCN_ADDR                           \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON4
#define PMIC_RG_VBUCK4_OCN_MASK                           0x7
#define PMIC_RG_VBUCK4_OCN_SHIFT                          3
#define PMIC_RG_VBUCK4_DUMMY_LOAD_EN_ADDR                 \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON4
#define PMIC_RG_VBUCK4_DUMMY_LOAD_EN_MASK                 0x1
#define PMIC_RG_VBUCK4_DUMMY_LOAD_EN_SHIFT                6
#define PMIC_RG_VBUCK4_RON_TM_ADDR                        \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON4
#define PMIC_RG_VBUCK4_RON_TM_MASK                        0x1
#define PMIC_RG_VBUCK4_RON_TM_SHIFT                       7
#define PMIC_RG_VBUCK4_DIGMON_SEL_ADDR                    \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON5
#define PMIC_RG_VBUCK4_DIGMON_SEL_MASK                    0x3F
#define PMIC_RG_VBUCK4_DIGMON_SEL_SHIFT                   0
#define PMIC_RGS_VBUCK4_OC_STATUS_ADDR                    \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON6
#define PMIC_RGS_VBUCK4_OC_STATUS_MASK                    0x1
#define PMIC_RGS_VBUCK4_OC_STATUS_SHIFT                   0
#define PMIC_RGS_VBUCK4_DIG_MON_ADDR                      \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON6
#define PMIC_RGS_VBUCK4_DIG_MON_MASK                      0x1
#define PMIC_RGS_VBUCK4_DIG_MON_SHIFT                     1
#define PMIC_RG_VBUCK4_UG_ONSR_ADDR                       \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON6
#define PMIC_RG_VBUCK4_UG_ONSR_MASK                       0x3
#define PMIC_RG_VBUCK4_UG_ONSR_SHIFT                      2
#define PMIC_RG_VBUCK4_LXRON_ADDR                         \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON6
#define PMIC_RG_VBUCK4_LXRON_MASK                         0x1
#define PMIC_RG_VBUCK4_LXRON_SHIFT                        4
#define PMIC_RG_VBUCK4_RSVH_ADDR                          \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON7
#define PMIC_RG_VBUCK4_RSVH_MASK                          0xFF
#define PMIC_RG_VBUCK4_RSVH_SHIFT                         0
#define PMIC_RG_VBUCK4_RSVL_ADDR                          \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON8
#define PMIC_RG_VBUCK4_RSVL_MASK                          0xFF
#define PMIC_RG_VBUCK4_RSVL_SHIFT                         0
#define PMIC_RG_VBUCK4_TM_ADDR                            \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON9
#define PMIC_RG_VBUCK4_TM_MASK                            0xF
#define PMIC_RG_VBUCK4_TM_SHIFT                           0
#define PMIC_RG_VBUCK4_TM_KEY_ADDR                        \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON9
#define PMIC_RG_VBUCK4_TM_KEY_MASK                        0x7
#define PMIC_RG_VBUCK4_TM_KEY_SHIFT                       4
#define PMIC_RG_VBUCK5_NDIS_EN_ADDR                       \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON10
#define PMIC_RG_VBUCK5_NDIS_EN_MASK                       0x1
#define PMIC_RG_VBUCK5_NDIS_EN_SHIFT                      0
#define PMIC_RG_VBUCK5_SLEEP_TIME_ADDR                    \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON10
#define PMIC_RG_VBUCK5_SLEEP_TIME_MASK                    0x3
#define PMIC_RG_VBUCK5_SLEEP_TIME_SHIFT                   1
#define PMIC_RG_VBUCK5_LOOPSEL_DIS_ADDR                   \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON10
#define PMIC_RG_VBUCK5_LOOPSEL_DIS_MASK                   0x1
#define PMIC_RG_VBUCK5_LOOPSEL_DIS_SHIFT                  3
#define PMIC_RG_VBUCK5_OVP_EN_ADDR                        \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON10
#define PMIC_RG_VBUCK5_OVP_EN_MASK                        0x1
#define PMIC_RG_VBUCK5_OVP_EN_SHIFT                       4
#define PMIC_RG_VBUCK5_OVP_VREFSEL_ADDR                   \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON10
#define PMIC_RG_VBUCK5_OVP_VREFSEL_MASK                   0x1
#define PMIC_RG_VBUCK5_OVP_VREFSEL_SHIFT                  5
#define PMIC_RG_VBUCK5_TB_DIS_ADDR                        \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON10
#define PMIC_RG_VBUCK5_TB_DIS_MASK                        0x1
#define PMIC_RG_VBUCK5_TB_DIS_SHIFT                       6
#define PMIC_RG_VBUCK5_TB_PFM_OFF_ADDR                    \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON10
#define PMIC_RG_VBUCK5_TB_PFM_OFF_MASK                    0x1
#define PMIC_RG_VBUCK5_TB_PFM_OFF_SHIFT                   7
#define PMIC_RG_VBUCK5_TB_VREFSEL_ADDR                    \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON11
#define PMIC_RG_VBUCK5_TB_VREFSEL_MASK                    0x3
#define PMIC_RG_VBUCK5_TB_VREFSEL_SHIFT                   0
#define PMIC_RG_VBUCK5_TON_EXTEND_EN_ADDR                 \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON11
#define PMIC_RG_VBUCK5_TON_EXTEND_EN_MASK                 0x1
#define PMIC_RG_VBUCK5_TON_EXTEND_EN_SHIFT                2
#define PMIC_RG_VBUCK5_VBAT_LOW_DIS_ADDR                  \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON11
#define PMIC_RG_VBUCK5_VBAT_LOW_DIS_MASK                  0x1
#define PMIC_RG_VBUCK5_VBAT_LOW_DIS_SHIFT                 3
#define PMIC_RG_VBUCK5_VBAT_HI_DIS_ADDR                   \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON11
#define PMIC_RG_VBUCK5_VBAT_HI_DIS_MASK                   0x1
#define PMIC_RG_VBUCK5_VBAT_HI_DIS_SHIFT                  4
#define PMIC_RG_VBUCK5_VOUT_HI_DIS_ADDR                   \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON11
#define PMIC_RG_VBUCK5_VOUT_HI_DIS_MASK                   0x1
#define PMIC_RG_VBUCK5_VOUT_HI_DIS_SHIFT                  5
#define PMIC_RG_VBUCK5_FUGON_ADDR                         \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON11
#define PMIC_RG_VBUCK5_FUGON_MASK                         0x1
#define PMIC_RG_VBUCK5_FUGON_SHIFT                        6
#define PMIC_RG_VBUCK5_FLGON_ADDR                         \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON11
#define PMIC_RG_VBUCK5_FLGON_MASK                         0x1
#define PMIC_RG_VBUCK5_FLGON_SHIFT                        7
#define PMIC_RG_VBUCK5_RAMP_AC_ADDR                       \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON12
#define PMIC_RG_VBUCK5_RAMP_AC_MASK                       0x1
#define PMIC_RG_VBUCK5_RAMP_AC_SHIFT                      0
#define PMIC_RG_VBUCK5_URT_EN_ADDR                        \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON12
#define PMIC_RG_VBUCK5_URT_EN_MASK                        0x1
#define PMIC_RG_VBUCK5_URT_EN_SHIFT                       2
#define PMIC_RG_VBUCK5_RETENTION_EN_ADDR                  \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON12
#define PMIC_RG_VBUCK5_RETENTION_EN_MASK                  0x1
#define PMIC_RG_VBUCK5_RETENTION_EN_SHIFT                 3
#define PMIC_RG_VBUCK5_SONIC_EN_ADDR                      \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON12
#define PMIC_RG_VBUCK5_SONIC_EN_MASK                      0x1
#define PMIC_RG_VBUCK5_SONIC_EN_SHIFT                     4
#define PMIC_RG_VBUCK5_GROUNDSEL_ADDR                     \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON12
#define PMIC_RG_VBUCK5_GROUNDSEL_MASK                     0x1
#define PMIC_RG_VBUCK5_GROUNDSEL_SHIFT                    5
#define PMIC_RG_VBUCK5_DLC_ADDR                           \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON12
#define PMIC_RG_VBUCK5_DLC_MASK                           0x3
#define PMIC_RG_VBUCK5_DLC_SHIFT                          6
#define PMIC_RG_VBUCK5_RCB_ADDR                           \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON13
#define PMIC_RG_VBUCK5_RCB_MASK                           0x7
#define PMIC_RG_VBUCK5_RCB_SHIFT                          0
#define PMIC_RG_VBUCK5_UG_SR_ADDR                         \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON13
#define PMIC_RG_VBUCK5_UG_SR_MASK                         0x3
#define PMIC_RG_VBUCK5_UG_SR_SHIFT                        3
#define PMIC_RG_VBUCK5_LG_SR_ADDR                         \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON13
#define PMIC_RG_VBUCK5_LG_SR_MASK                         0x3
#define PMIC_RG_VBUCK5_LG_SR_SHIFT                        5
#define PMIC_RG_VBUCK5_ECOT_EN_ADDR                       \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON13
#define PMIC_RG_VBUCK5_ECOT_EN_MASK                       0x1
#define PMIC_RG_VBUCK5_ECOT_EN_SHIFT                      7
#define PMIC_RG_VBUCK5_OCP_ADDR                           \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON14
#define PMIC_RG_VBUCK5_OCP_MASK                           0x7
#define PMIC_RG_VBUCK5_OCP_SHIFT                          0
#define PMIC_RG_VBUCK5_OCN_ADDR                           \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON14
#define PMIC_RG_VBUCK5_OCN_MASK                           0x7
#define PMIC_RG_VBUCK5_OCN_SHIFT                          3
#define PMIC_RG_VBUCK5_DUMMY_LOAD_EN_ADDR                 \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON14
#define PMIC_RG_VBUCK5_DUMMY_LOAD_EN_MASK                 0x1
#define PMIC_RG_VBUCK5_DUMMY_LOAD_EN_SHIFT                6
#define PMIC_RG_VBUCK5_RON_TM_ADDR                        \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON14
#define PMIC_RG_VBUCK5_RON_TM_MASK                        0x1
#define PMIC_RG_VBUCK5_RON_TM_SHIFT                       7
#define PMIC_RG_VBUCK5_DIGMON_SEL_ADDR                    \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON15
#define PMIC_RG_VBUCK5_DIGMON_SEL_MASK                    0x3F
#define PMIC_RG_VBUCK5_DIGMON_SEL_SHIFT                   0
#define PMIC_RGS_VBUCK5_OC_STATUS_ADDR                    \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON16
#define PMIC_RGS_VBUCK5_OC_STATUS_MASK                    0x1
#define PMIC_RGS_VBUCK5_OC_STATUS_SHIFT                   0
#define PMIC_RGS_VBUCK5_DIG_MON_ADDR                      \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON16
#define PMIC_RGS_VBUCK5_DIG_MON_MASK                      0x1
#define PMIC_RGS_VBUCK5_DIG_MON_SHIFT                     1
#define PMIC_RG_VBUCK5_UG_ONSR_ADDR                       \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON16
#define PMIC_RG_VBUCK5_UG_ONSR_MASK                       0x3
#define PMIC_RG_VBUCK5_UG_ONSR_SHIFT                      2
#define PMIC_RG_VBUCK5_LXRON_ADDR                         \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON16
#define PMIC_RG_VBUCK5_LXRON_MASK                         0x1
#define PMIC_RG_VBUCK5_LXRON_SHIFT                        4
#define PMIC_RG_VBUCK5_RSVH_ADDR                          \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON17
#define PMIC_RG_VBUCK5_RSVH_MASK                          0xFF
#define PMIC_RG_VBUCK5_RSVH_SHIFT                         0
#define PMIC_RG_VBUCK5_RSVL_ADDR                          \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON18
#define PMIC_RG_VBUCK5_RSVL_MASK                          0xFF
#define PMIC_RG_VBUCK5_RSVL_SHIFT                         0
#define PMIC_RG_VBUCK5_TM_ADDR                            \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON19
#define PMIC_RG_VBUCK5_TM_MASK                            0xF
#define PMIC_RG_VBUCK5_TM_SHIFT                           0
#define PMIC_RG_VBUCK5_TM_KEY_ADDR                        \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON19
#define PMIC_RG_VBUCK5_TM_KEY_MASK                        0x7
#define PMIC_RG_VBUCK5_TM_KEY_SHIFT                       4
#define PMIC_RG_VBUCK6_NDIS_EN_ADDR                       \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON20
#define PMIC_RG_VBUCK6_NDIS_EN_MASK                       0x1
#define PMIC_RG_VBUCK6_NDIS_EN_SHIFT                      0
#define PMIC_RG_VBUCK6_SLEEP_TIME_ADDR                    \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON20
#define PMIC_RG_VBUCK6_SLEEP_TIME_MASK                    0x3
#define PMIC_RG_VBUCK6_SLEEP_TIME_SHIFT                   1
#define PMIC_RG_VBUCK6_LOOPSEL_DIS_ADDR                   \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON20
#define PMIC_RG_VBUCK6_LOOPSEL_DIS_MASK                   0x1
#define PMIC_RG_VBUCK6_LOOPSEL_DIS_SHIFT                  3
#define PMIC_RG_VBUCK6_OVP_EN_ADDR                        \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON20
#define PMIC_RG_VBUCK6_OVP_EN_MASK                        0x1
#define PMIC_RG_VBUCK6_OVP_EN_SHIFT                       4
#define PMIC_RG_VBUCK6_OVP_VREFSEL_ADDR                   \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON20
#define PMIC_RG_VBUCK6_OVP_VREFSEL_MASK                   0x1
#define PMIC_RG_VBUCK6_OVP_VREFSEL_SHIFT                  5
#define PMIC_RG_VBUCK6_TB_DIS_ADDR                        \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON20
#define PMIC_RG_VBUCK6_TB_DIS_MASK                        0x1
#define PMIC_RG_VBUCK6_TB_DIS_SHIFT                       6
#define PMIC_RG_VBUCK6_TB_PFM_OFF_ADDR                    \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON20
#define PMIC_RG_VBUCK6_TB_PFM_OFF_MASK                    0x1
#define PMIC_RG_VBUCK6_TB_PFM_OFF_SHIFT                   7
#define PMIC_RG_VBUCK6_TB_VREFSEL_ADDR                    \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON21
#define PMIC_RG_VBUCK6_TB_VREFSEL_MASK                    0x3
#define PMIC_RG_VBUCK6_TB_VREFSEL_SHIFT                   0
#define PMIC_RG_VBUCK6_TON_EXTEND_EN_ADDR                 \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON21
#define PMIC_RG_VBUCK6_TON_EXTEND_EN_MASK                 0x1
#define PMIC_RG_VBUCK6_TON_EXTEND_EN_SHIFT                2
#define PMIC_RG_VBUCK6_VBAT_LOW_DIS_ADDR                  \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON21
#define PMIC_RG_VBUCK6_VBAT_LOW_DIS_MASK                  0x1
#define PMIC_RG_VBUCK6_VBAT_LOW_DIS_SHIFT                 3
#define PMIC_RG_VBUCK6_VBAT_HI_DIS_ADDR                   \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON21
#define PMIC_RG_VBUCK6_VBAT_HI_DIS_MASK                   0x1
#define PMIC_RG_VBUCK6_VBAT_HI_DIS_SHIFT                  4
#define PMIC_RG_VBUCK6_VOUT_HI_DIS_ADDR                   \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON21
#define PMIC_RG_VBUCK6_VOUT_HI_DIS_MASK                   0x1
#define PMIC_RG_VBUCK6_VOUT_HI_DIS_SHIFT                  5
#define PMIC_RG_VBUCK6_FUGON_ADDR                         \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON21
#define PMIC_RG_VBUCK6_FUGON_MASK                         0x1
#define PMIC_RG_VBUCK6_FUGON_SHIFT                        6
#define PMIC_RG_VBUCK6_FLGON_ADDR                         \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON21
#define PMIC_RG_VBUCK6_FLGON_MASK                         0x1
#define PMIC_RG_VBUCK6_FLGON_SHIFT                        7
#define PMIC_RG_VBUCK6_RAMP_AC_ADDR                       \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON22
#define PMIC_RG_VBUCK6_RAMP_AC_MASK                       0x1
#define PMIC_RG_VBUCK6_RAMP_AC_SHIFT                      0
#define PMIC_RG_VBUCK6_URT_EN_ADDR                        \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON22
#define PMIC_RG_VBUCK6_URT_EN_MASK                        0x1
#define PMIC_RG_VBUCK6_URT_EN_SHIFT                       2
#define PMIC_RG_VBUCK6_RETENTION_EN_ADDR                  \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON22
#define PMIC_RG_VBUCK6_RETENTION_EN_MASK                  0x1
#define PMIC_RG_VBUCK6_RETENTION_EN_SHIFT                 3
#define PMIC_RG_VBUCK6_SONIC_EN_ADDR                      \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON22
#define PMIC_RG_VBUCK6_SONIC_EN_MASK                      0x1
#define PMIC_RG_VBUCK6_SONIC_EN_SHIFT                     4
#define PMIC_RG_VBUCK6_GROUNDSEL_ADDR                     \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON22
#define PMIC_RG_VBUCK6_GROUNDSEL_MASK                     0x1
#define PMIC_RG_VBUCK6_GROUNDSEL_SHIFT                    5
#define PMIC_RG_VBUCK6_DLC_ADDR                           \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON22
#define PMIC_RG_VBUCK6_DLC_MASK                           0x3
#define PMIC_RG_VBUCK6_DLC_SHIFT                          6
#define PMIC_RG_VBUCK6_RCB_ADDR                           \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON23
#define PMIC_RG_VBUCK6_RCB_MASK                           0x7
#define PMIC_RG_VBUCK6_RCB_SHIFT                          0
#define PMIC_RG_VBUCK6_UG_SR_ADDR                         \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON23
#define PMIC_RG_VBUCK6_UG_SR_MASK                         0x3
#define PMIC_RG_VBUCK6_UG_SR_SHIFT                        3
#define PMIC_RG_VBUCK6_LG_SR_ADDR                         \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON23
#define PMIC_RG_VBUCK6_LG_SR_MASK                         0x3
#define PMIC_RG_VBUCK6_LG_SR_SHIFT                        5
#define PMIC_RG_VBUCK6_ECOT_EN_ADDR                       \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON23
#define PMIC_RG_VBUCK6_ECOT_EN_MASK                       0x1
#define PMIC_RG_VBUCK6_ECOT_EN_SHIFT                      7
#define PMIC_RG_VBUCK6_OCP_ADDR                           \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON24
#define PMIC_RG_VBUCK6_OCP_MASK                           0x7
#define PMIC_RG_VBUCK6_OCP_SHIFT                          0
#define PMIC_RG_VBUCK6_OCN_ADDR                           \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON24
#define PMIC_RG_VBUCK6_OCN_MASK                           0x7
#define PMIC_RG_VBUCK6_OCN_SHIFT                          3
#define PMIC_RG_VBUCK6_DUMMY_LOAD_EN_ADDR                 \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON24
#define PMIC_RG_VBUCK6_DUMMY_LOAD_EN_MASK                 0x1
#define PMIC_RG_VBUCK6_DUMMY_LOAD_EN_SHIFT                6
#define PMIC_RG_VBUCK6_RON_TM_ADDR                        \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON24
#define PMIC_RG_VBUCK6_RON_TM_MASK                        0x1
#define PMIC_RG_VBUCK6_RON_TM_SHIFT                       7
#define PMIC_RG_VBUCK6_DIGMON_SEL_ADDR                    \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON25
#define PMIC_RG_VBUCK6_DIGMON_SEL_MASK                    0x3F
#define PMIC_RG_VBUCK6_DIGMON_SEL_SHIFT                   0
#define PMIC_RGS_VBUCK6_OC_STATUS_ADDR                    \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON26
#define PMIC_RGS_VBUCK6_OC_STATUS_MASK                    0x1
#define PMIC_RGS_VBUCK6_OC_STATUS_SHIFT                   0
#define PMIC_RGS_VBUCK6_DIG_MON_ADDR                      \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON26
#define PMIC_RGS_VBUCK6_DIG_MON_MASK                      0x1
#define PMIC_RGS_VBUCK6_DIG_MON_SHIFT                     1
#define PMIC_RG_VBUCK6_UG_ONSR_ADDR                       \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON26
#define PMIC_RG_VBUCK6_UG_ONSR_MASK                       0x3
#define PMIC_RG_VBUCK6_UG_ONSR_SHIFT                      2
#define PMIC_RG_VBUCK6_LXRON_ADDR                         \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON26
#define PMIC_RG_VBUCK6_LXRON_MASK                         0x1
#define PMIC_RG_VBUCK6_LXRON_SHIFT                        4
#define PMIC_RG_VBUCK6_RSVH_ADDR                          \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON27
#define PMIC_RG_VBUCK6_RSVH_MASK                          0xFF
#define PMIC_RG_VBUCK6_RSVH_SHIFT                         0
#define PMIC_RG_VBUCK6_RSVL_ADDR                          \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON28
#define PMIC_RG_VBUCK6_RSVL_MASK                          0xFF
#define PMIC_RG_VBUCK6_RSVL_SHIFT                         0
#define PMIC_RG_VBUCK6_TM_ADDR                            \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON29
#define PMIC_RG_VBUCK6_TM_MASK                            0xF
#define PMIC_RG_VBUCK6_TM_SHIFT                           0
#define PMIC_RG_VBUCK6_TM_KEY_ADDR                        \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON29
#define PMIC_RG_VBUCK6_TM_KEY_MASK                        0x7
#define PMIC_RG_VBUCK6_TM_KEY_SHIFT                       4
#define PMIC_RG_VBUCK7_NDIS_EN_ADDR                       \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON30
#define PMIC_RG_VBUCK7_NDIS_EN_MASK                       0x1
#define PMIC_RG_VBUCK7_NDIS_EN_SHIFT                      0
#define PMIC_RG_VBUCK7_SLEEP_TIME_ADDR                    \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON30
#define PMIC_RG_VBUCK7_SLEEP_TIME_MASK                    0x3
#define PMIC_RG_VBUCK7_SLEEP_TIME_SHIFT                   1
#define PMIC_RG_VBUCK7_LOOPSEL_DIS_ADDR                   \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON30
#define PMIC_RG_VBUCK7_LOOPSEL_DIS_MASK                   0x1
#define PMIC_RG_VBUCK7_LOOPSEL_DIS_SHIFT                  3
#define PMIC_RG_VBUCK7_OVP_EN_ADDR                        \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON30
#define PMIC_RG_VBUCK7_OVP_EN_MASK                        0x1
#define PMIC_RG_VBUCK7_OVP_EN_SHIFT                       4
#define PMIC_RG_VBUCK7_OVP_VREFSEL_ADDR                   \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON30
#define PMIC_RG_VBUCK7_OVP_VREFSEL_MASK                   0x1
#define PMIC_RG_VBUCK7_OVP_VREFSEL_SHIFT                  5
#define PMIC_RG_VBUCK7_TB_DIS_ADDR                        \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON30
#define PMIC_RG_VBUCK7_TB_DIS_MASK                        0x1
#define PMIC_RG_VBUCK7_TB_DIS_SHIFT                       6
#define PMIC_RG_VBUCK7_TB_PFM_OFF_ADDR                    \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON30
#define PMIC_RG_VBUCK7_TB_PFM_OFF_MASK                    0x1
#define PMIC_RG_VBUCK7_TB_PFM_OFF_SHIFT                   7
#define PMIC_RG_VBUCK7_TB_VREFSEL_ADDR                    \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON31
#define PMIC_RG_VBUCK7_TB_VREFSEL_MASK                    0x3
#define PMIC_RG_VBUCK7_TB_VREFSEL_SHIFT                   0
#define PMIC_RG_VBUCK7_TON_EXTEND_EN_ADDR                 \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON31
#define PMIC_RG_VBUCK7_TON_EXTEND_EN_MASK                 0x1
#define PMIC_RG_VBUCK7_TON_EXTEND_EN_SHIFT                2
#define PMIC_RG_VBUCK7_VBAT_LOW_DIS_ADDR                  \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON31
#define PMIC_RG_VBUCK7_VBAT_LOW_DIS_MASK                  0x1
#define PMIC_RG_VBUCK7_VBAT_LOW_DIS_SHIFT                 3
#define PMIC_RG_VBUCK7_VBAT_HI_DIS_ADDR                   \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON31
#define PMIC_RG_VBUCK7_VBAT_HI_DIS_MASK                   0x1
#define PMIC_RG_VBUCK7_VBAT_HI_DIS_SHIFT                  4
#define PMIC_RG_VBUCK7_VOUT_HI_DIS_ADDR                   \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON31
#define PMIC_RG_VBUCK7_VOUT_HI_DIS_MASK                   0x1
#define PMIC_RG_VBUCK7_VOUT_HI_DIS_SHIFT                  5
#define PMIC_RG_VBUCK7_FUGON_ADDR                         \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON31
#define PMIC_RG_VBUCK7_FUGON_MASK                         0x1
#define PMIC_RG_VBUCK7_FUGON_SHIFT                        6
#define PMIC_RG_VBUCK7_FLGON_ADDR                         \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON31
#define PMIC_RG_VBUCK7_FLGON_MASK                         0x1
#define PMIC_RG_VBUCK7_FLGON_SHIFT                        7
#define PMIC_RG_VBUCK7_RAMP_AC_ADDR                       \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON32
#define PMIC_RG_VBUCK7_RAMP_AC_MASK                       0x1
#define PMIC_RG_VBUCK7_RAMP_AC_SHIFT                      0
#define PMIC_RG_VBUCK7_URT_EN_ADDR                        \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON32
#define PMIC_RG_VBUCK7_URT_EN_MASK                        0x1
#define PMIC_RG_VBUCK7_URT_EN_SHIFT                       2
#define PMIC_RG_VBUCK7_RETENTION_EN_ADDR                  \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON32
#define PMIC_RG_VBUCK7_RETENTION_EN_MASK                  0x1
#define PMIC_RG_VBUCK7_RETENTION_EN_SHIFT                 3
#define PMIC_RG_VBUCK7_SONIC_EN_ADDR                      \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON32
#define PMIC_RG_VBUCK7_SONIC_EN_MASK                      0x1
#define PMIC_RG_VBUCK7_SONIC_EN_SHIFT                     4
#define PMIC_RG_VBUCK7_GROUNDSEL_ADDR                     \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON32
#define PMIC_RG_VBUCK7_GROUNDSEL_MASK                     0x1
#define PMIC_RG_VBUCK7_GROUNDSEL_SHIFT                    5
#define PMIC_RG_VBUCK7_DLC_ADDR                           \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON32
#define PMIC_RG_VBUCK7_DLC_MASK                           0x3
#define PMIC_RG_VBUCK7_DLC_SHIFT                          6
#define PMIC_RG_VBUCK7_RCB_ADDR                           \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON33
#define PMIC_RG_VBUCK7_RCB_MASK                           0x7
#define PMIC_RG_VBUCK7_RCB_SHIFT                          0
#define PMIC_RG_VBUCK7_UG_SR_ADDR                         \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON33
#define PMIC_RG_VBUCK7_UG_SR_MASK                         0x3
#define PMIC_RG_VBUCK7_UG_SR_SHIFT                        3
#define PMIC_RG_VBUCK7_LG_SR_ADDR                         \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON33
#define PMIC_RG_VBUCK7_LG_SR_MASK                         0x3
#define PMIC_RG_VBUCK7_LG_SR_SHIFT                        5
#define PMIC_RG_VBUCK7_ECOT_EN_ADDR                       \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON33
#define PMIC_RG_VBUCK7_ECOT_EN_MASK                       0x1
#define PMIC_RG_VBUCK7_ECOT_EN_SHIFT                      7
#define PMIC_RG_VBUCK7_OCP_ADDR                           \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON34
#define PMIC_RG_VBUCK7_OCP_MASK                           0x7
#define PMIC_RG_VBUCK7_OCP_SHIFT                          0
#define PMIC_RG_VBUCK7_OCN_ADDR                           \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON34
#define PMIC_RG_VBUCK7_OCN_MASK                           0x7
#define PMIC_RG_VBUCK7_OCN_SHIFT                          3
#define PMIC_RG_VBUCK7_DUMMY_LOAD_EN_ADDR                 \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON34
#define PMIC_RG_VBUCK7_DUMMY_LOAD_EN_MASK                 0x1
#define PMIC_RG_VBUCK7_DUMMY_LOAD_EN_SHIFT                6
#define PMIC_RG_VBUCK7_RON_TM_ADDR                        \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON34
#define PMIC_RG_VBUCK7_RON_TM_MASK                        0x1
#define PMIC_RG_VBUCK7_RON_TM_SHIFT                       7
#define PMIC_RG_VBUCK7_DIGMON_SEL_ADDR                    \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON35
#define PMIC_RG_VBUCK7_DIGMON_SEL_MASK                    0x3F
#define PMIC_RG_VBUCK7_DIGMON_SEL_SHIFT                   0
#define PMIC_RGS_VBUCK7_OC_STATUS_ADDR                    \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON36
#define PMIC_RGS_VBUCK7_OC_STATUS_MASK                    0x1
#define PMIC_RGS_VBUCK7_OC_STATUS_SHIFT                   0
#define PMIC_RGS_VBUCK7_DIG_MON_ADDR                      \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON36
#define PMIC_RGS_VBUCK7_DIG_MON_MASK                      0x1
#define PMIC_RGS_VBUCK7_DIG_MON_SHIFT                     1
#define PMIC_RG_VBUCK7_UG_ONSR_ADDR                       \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON36
#define PMIC_RG_VBUCK7_UG_ONSR_MASK                       0x3
#define PMIC_RG_VBUCK7_UG_ONSR_SHIFT                      2
#define PMIC_RG_VBUCK7_LXRON_ADDR                         \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON36
#define PMIC_RG_VBUCK7_LXRON_MASK                         0x1
#define PMIC_RG_VBUCK7_LXRON_SHIFT                        4
#define PMIC_RG_VBUCK7_RSVH_ADDR                          \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON37
#define PMIC_RG_VBUCK7_RSVH_MASK                          0xFF
#define PMIC_RG_VBUCK7_RSVH_SHIFT                         0
#define PMIC_RG_VBUCK7_RSVL_ADDR                          \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON38
#define PMIC_RG_VBUCK7_RSVL_MASK                          0xFF
#define PMIC_RG_VBUCK7_RSVL_SHIFT                         0
#define PMIC_RG_VBUCK7_TM_ADDR                            \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON39
#define PMIC_RG_VBUCK7_TM_MASK                            0xF
#define PMIC_RG_VBUCK7_TM_SHIFT                           0
#define PMIC_RG_VBUCK7_TM_KEY_ADDR                        \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON39
#define PMIC_RG_VBUCK7_TM_KEY_MASK                        0x7
#define PMIC_RG_VBUCK7_TM_KEY_SHIFT                       4
#define PMIC_RG_VBUCK1234_2_TMDL_ADDR                     \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON40
#define PMIC_RG_VBUCK1234_2_TMDL_MASK                     0x1
#define PMIC_RG_VBUCK1234_2_TMDL_SHIFT                    0
#define PMIC_RG_VBUCK1234_2_SR_VBAT_ADDR                  \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON40
#define PMIC_RG_VBUCK1234_2_SR_VBAT_MASK                  0x1
#define PMIC_RG_VBUCK1234_2_SR_VBAT_SHIFT                 1
#define PMIC_RG_4PH_2_CONFIG_LAT_RSVH_ADDR                \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON40
#define PMIC_RG_4PH_2_CONFIG_LAT_RSVH_MASK                0x1
#define PMIC_RG_4PH_2_CONFIG_LAT_RSVH_SHIFT               2
#define PMIC_RG_4PH_2_RECONFIG_RSVH_ADDR                  \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON40
#define PMIC_RG_4PH_2_RECONFIG_RSVH_MASK                  0x1
#define PMIC_RG_4PH_2_RECONFIG_RSVH_SHIFT                 3
#define PMIC_RG_4PH_2_RECONFIG_EN_ADDR                    \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON40
#define PMIC_RG_4PH_2_RECONFIG_EN_MASK                    0x1
#define PMIC_RG_4PH_2_RECONFIG_EN_SHIFT                   4
#define PMIC_RGS_4PH3_VBUCK4_DIGCFG_EN_ADDR               \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON40
#define PMIC_RGS_4PH3_VBUCK4_DIGCFG_EN_MASK               0x1
#define PMIC_RGS_4PH3_VBUCK4_DIGCFG_EN_SHIFT              5
#define PMIC_RGS_4PH4_VBUCK5_DIGCFG_EN_ADDR               \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON40
#define PMIC_RGS_4PH4_VBUCK5_DIGCFG_EN_MASK               0x1
#define PMIC_RGS_4PH4_VBUCK5_DIGCFG_EN_SHIFT              6
#define PMIC_RGS_4PH1_VBUCK6_DIGCFG_EN_ADDR               \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON40
#define PMIC_RGS_4PH1_VBUCK6_DIGCFG_EN_MASK               0x1
#define PMIC_RGS_4PH1_VBUCK6_DIGCFG_EN_SHIFT              7
#define PMIC_RGS_4PH2_VBUCK7_DIGCFG_EN_ADDR               \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON41
#define PMIC_RGS_4PH2_VBUCK7_DIGCFG_EN_MASK               0x1
#define PMIC_RGS_4PH2_VBUCK7_DIGCFG_EN_SHIFT              0
#define PMIC_RG_VBUCK4_FCCM_ADDR                          \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON42
#define PMIC_RG_VBUCK4_FCCM_MASK                          0x1
#define PMIC_RG_VBUCK4_FCCM_SHIFT                         0
#define PMIC_RG_VBUCK5_FCCM_ADDR                          \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON42
#define PMIC_RG_VBUCK5_FCCM_MASK                          0x1
#define PMIC_RG_VBUCK5_FCCM_SHIFT                         1
#define PMIC_RG_VBUCK6_FCCM_ADDR                          \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON42
#define PMIC_RG_VBUCK6_FCCM_MASK                          0x1
#define PMIC_RG_VBUCK6_FCCM_SHIFT                         2
#define PMIC_RG_VBUCK7_FCCM_ADDR                          \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON42
#define PMIC_RG_VBUCK7_FCCM_MASK                          0x1
#define PMIC_RG_VBUCK7_FCCM_SHIFT                         3
#define PMIC_RGS_VBUCK4_PG_STATUS_ADDR                    \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON43
#define PMIC_RGS_VBUCK4_PG_STATUS_MASK                    0x1
#define PMIC_RGS_VBUCK4_PG_STATUS_SHIFT                   0
#define PMIC_RGS_VBUCK5_PG_STATUS_ADDR                    \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON43
#define PMIC_RGS_VBUCK5_PG_STATUS_MASK                    0x1
#define PMIC_RGS_VBUCK5_PG_STATUS_SHIFT                   1
#define PMIC_RGS_VBUCK6_PG_STATUS_ADDR                    \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON43
#define PMIC_RGS_VBUCK6_PG_STATUS_MASK                    0x1
#define PMIC_RGS_VBUCK6_PG_STATUS_SHIFT                   2
#define PMIC_RGS_VBUCK7_PG_STATUS_ADDR                    \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON43
#define PMIC_RGS_VBUCK7_PG_STATUS_MASK                    0x1
#define PMIC_RGS_VBUCK7_PG_STATUS_SHIFT                   3
#define PMIC_RG_VBUCK4_AZC_DIS_ADDR                       \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON43
#define PMIC_RG_VBUCK4_AZC_DIS_MASK                       0x1
#define PMIC_RG_VBUCK4_AZC_DIS_SHIFT                      4
#define PMIC_RG_VBUCK5_AZC_DIS_ADDR                       \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON43
#define PMIC_RG_VBUCK5_AZC_DIS_MASK                       0x1
#define PMIC_RG_VBUCK5_AZC_DIS_SHIFT                      5
#define PMIC_RG_VBUCK6_AZC_DIS_ADDR                       \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON43
#define PMIC_RG_VBUCK6_AZC_DIS_MASK                       0x1
#define PMIC_RG_VBUCK6_AZC_DIS_SHIFT                      6
#define PMIC_RG_VBUCK7_AZC_DIS_ADDR                       \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON43
#define PMIC_RG_VBUCK7_AZC_DIS_MASK                       0x1
#define PMIC_RG_VBUCK7_AZC_DIS_SHIFT                      7
#define PMIC_RG_VBUCK4_AZC_DVS_DIS_ADDR                   \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON44
#define PMIC_RG_VBUCK4_AZC_DVS_DIS_MASK                   0x1
#define PMIC_RG_VBUCK4_AZC_DVS_DIS_SHIFT                  0
#define PMIC_RG_VBUCK5_AZC_DVS_DIS_ADDR                   \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON44
#define PMIC_RG_VBUCK5_AZC_DVS_DIS_MASK                   0x1
#define PMIC_RG_VBUCK5_AZC_DVS_DIS_SHIFT                  1
#define PMIC_RG_VBUCK6_AZC_DVS_DIS_ADDR                   \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON44
#define PMIC_RG_VBUCK6_AZC_DVS_DIS_MASK                   0x1
#define PMIC_RG_VBUCK6_AZC_DVS_DIS_SHIFT                  2
#define PMIC_RG_VBUCK7_AZC_DVS_DIS_ADDR                   \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON44
#define PMIC_RG_VBUCK7_AZC_DVS_DIS_MASK                   0x1
#define PMIC_RG_VBUCK7_AZC_DVS_DIS_SHIFT                  3
#define PMIC_RG_VBUCK4_AZC_SAMPLE_TIME_ADDR               \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON44
#define PMIC_RG_VBUCK4_AZC_SAMPLE_TIME_MASK               0x3
#define PMIC_RG_VBUCK4_AZC_SAMPLE_TIME_SHIFT              4
#define PMIC_RG_VBUCK5_AZC_SAMPLE_TIME_ADDR               \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON44
#define PMIC_RG_VBUCK5_AZC_SAMPLE_TIME_MASK               0x3
#define PMIC_RG_VBUCK5_AZC_SAMPLE_TIME_SHIFT              6
#define PMIC_RG_VBUCK6_AZC_SAMPLE_TIME_ADDR               \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON45
#define PMIC_RG_VBUCK6_AZC_SAMPLE_TIME_MASK               0x3
#define PMIC_RG_VBUCK6_AZC_SAMPLE_TIME_SHIFT              0
#define PMIC_RG_VBUCK7_AZC_SAMPLE_TIME_ADDR               \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON45
#define PMIC_RG_VBUCK7_AZC_SAMPLE_TIME_MASK               0x3
#define PMIC_RG_VBUCK7_AZC_SAMPLE_TIME_SHIFT              2
#define PMIC_RG_VBUCK4_VCB_EN_ADDR                        \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON45
#define PMIC_RG_VBUCK4_VCB_EN_MASK                        0x1
#define PMIC_RG_VBUCK4_VCB_EN_SHIFT                       4
#define PMIC_RG_VBUCK5_VCB_EN_ADDR                        \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON45
#define PMIC_RG_VBUCK5_VCB_EN_MASK                        0x1
#define PMIC_RG_VBUCK5_VCB_EN_SHIFT                       5
#define PMIC_RG_VBUCK6_VCB_EN_ADDR                        \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON45
#define PMIC_RG_VBUCK6_VCB_EN_MASK                        0x1
#define PMIC_RG_VBUCK6_VCB_EN_SHIFT                       6
#define PMIC_RG_VBUCK7_VCB_EN_ADDR                        \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON45
#define PMIC_RG_VBUCK7_VCB_EN_MASK                        0x1
#define PMIC_RG_VBUCK7_VCB_EN_SHIFT                       7
#define PMIC_RG_VBUCK4_RVCB_ADDR                          \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON46
#define PMIC_RG_VBUCK4_RVCB_MASK                          0x3
#define PMIC_RG_VBUCK4_RVCB_SHIFT                         0
#define PMIC_RG_VBUCK5_RVCB_ADDR                          \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON46
#define PMIC_RG_VBUCK5_RVCB_MASK                          0x3
#define PMIC_RG_VBUCK5_RVCB_SHIFT                         2
#define PMIC_RG_VBUCK6_RVCB_ADDR                          \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON46
#define PMIC_RG_VBUCK6_RVCB_MASK                          0x3
#define PMIC_RG_VBUCK6_RVCB_SHIFT                         4
#define PMIC_RG_VBUCK7_RVCB_ADDR                          \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON46
#define PMIC_RG_VBUCK7_RVCB_MASK                          0x3
#define PMIC_RG_VBUCK7_RVCB_SHIFT                         6
#define PMIC_RG_VBUCK4_ECOT_HVO_EN_ADDR                   \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON47
#define PMIC_RG_VBUCK4_ECOT_HVO_EN_MASK                   0x1
#define PMIC_RG_VBUCK4_ECOT_HVO_EN_SHIFT                  0
#define PMIC_RG_VBUCK5_ECOT_HVO_EN_ADDR                   \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON47
#define PMIC_RG_VBUCK5_ECOT_HVO_EN_MASK                   0x1
#define PMIC_RG_VBUCK5_ECOT_HVO_EN_SHIFT                  1
#define PMIC_RG_VBUCK6_ECOT_HVO_EN_ADDR                   \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON47
#define PMIC_RG_VBUCK6_ECOT_HVO_EN_MASK                   0x1
#define PMIC_RG_VBUCK6_ECOT_HVO_EN_SHIFT                  2
#define PMIC_RG_VBUCK7_ECOT_HVO_EN_ADDR                   \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON47
#define PMIC_RG_VBUCK7_ECOT_HVO_EN_MASK                   0x1
#define PMIC_RG_VBUCK7_ECOT_HVO_EN_SHIFT                  3
#define PMIC_RG_VBUCK4_VBATLOW_RAMPRSHORT_ADDR            \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON47
#define PMIC_RG_VBUCK4_VBATLOW_RAMPRSHORT_MASK            0x1
#define PMIC_RG_VBUCK4_VBATLOW_RAMPRSHORT_SHIFT           4
#define PMIC_RG_VBUCK5_VBATLOW_RAMPRSHORT_ADDR            \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON47
#define PMIC_RG_VBUCK5_VBATLOW_RAMPRSHORT_MASK            0x1
#define PMIC_RG_VBUCK5_VBATLOW_RAMPRSHORT_SHIFT           5
#define PMIC_RG_VBUCK6_VBATLOW_RAMPRSHORT_ADDR            \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON47
#define PMIC_RG_VBUCK6_VBATLOW_RAMPRSHORT_MASK            0x1
#define PMIC_RG_VBUCK6_VBATLOW_RAMPRSHORT_SHIFT           6
#define PMIC_RG_VBUCK7_VBATLOW_RAMPRSHORT_ADDR            \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON47
#define PMIC_RG_VBUCK7_VBATLOW_RAMPRSHORT_MASK            0x1
#define PMIC_RG_VBUCK7_VBATLOW_RAMPRSHORT_SHIFT           7
#define PMIC_RG_VBUCK4_NEGI_SLOW_SR_EN_ADDR               \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON48
#define PMIC_RG_VBUCK4_NEGI_SLOW_SR_EN_MASK               0x1
#define PMIC_RG_VBUCK4_NEGI_SLOW_SR_EN_SHIFT              0
#define PMIC_RG_VBUCK5_NEGI_SLOW_SR_EN_ADDR               \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON48
#define PMIC_RG_VBUCK5_NEGI_SLOW_SR_EN_MASK               0x1
#define PMIC_RG_VBUCK5_NEGI_SLOW_SR_EN_SHIFT              1
#define PMIC_RG_VBUCK6_NEGI_SLOW_SR_EN_ADDR               \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON48
#define PMIC_RG_VBUCK6_NEGI_SLOW_SR_EN_MASK               0x1
#define PMIC_RG_VBUCK6_NEGI_SLOW_SR_EN_SHIFT              2
#define PMIC_RG_VBUCK7_NEGI_SLOW_SR_EN_ADDR               \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON48
#define PMIC_RG_VBUCK7_NEGI_SLOW_SR_EN_MASK               0x1
#define PMIC_RG_VBUCK7_NEGI_SLOW_SR_EN_SHIFT              3
#define PMIC_RG_VBUCK4_RSV_ADDR                           \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON49
#define PMIC_RG_VBUCK4_RSV_MASK                           0xFF
#define PMIC_RG_VBUCK4_RSV_SHIFT                          0
#define PMIC_RG_VBUCK5_RSV_ADDR                           \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON50
#define PMIC_RG_VBUCK5_RSV_MASK                           0xFF
#define PMIC_RG_VBUCK5_RSV_SHIFT                          0
#define PMIC_RG_VBUCK6_RSV_ADDR                           \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON51
#define PMIC_RG_VBUCK6_RSV_MASK                           0xFF
#define PMIC_RG_VBUCK6_RSV_SHIFT                          0
#define PMIC_RG_VBUCK7_RSV_ADDR                           \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON52
#define PMIC_RG_VBUCK7_RSV_MASK                           0xFF
#define PMIC_RG_VBUCK7_RSV_SHIFT                          0
#define PMIC_RG_VBUCK4_DVS_DIS_FCCM_ADDR                  \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON53
#define PMIC_RG_VBUCK4_DVS_DIS_FCCM_MASK                  0x1
#define PMIC_RG_VBUCK4_DVS_DIS_FCCM_SHIFT                 0
#define PMIC_RG_VBUCK5_DVS_DIS_FCCM_ADDR                  \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON53
#define PMIC_RG_VBUCK5_DVS_DIS_FCCM_MASK                  0x1
#define PMIC_RG_VBUCK5_DVS_DIS_FCCM_SHIFT                 1
#define PMIC_RG_VBUCK6_DVS_DIS_FCCM_ADDR                  \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON53
#define PMIC_RG_VBUCK6_DVS_DIS_FCCM_MASK                  0x1
#define PMIC_RG_VBUCK6_DVS_DIS_FCCM_SHIFT                 2
#define PMIC_RG_VBUCK7_DVS_DIS_FCCM_ADDR                  \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON53
#define PMIC_RG_VBUCK7_DVS_DIS_FCCM_MASK                  0x1
#define PMIC_RG_VBUCK7_DVS_DIS_FCCM_SHIFT                 3
#define PMIC_RG_VBUCK4_OC_STATUS_SEL_ADDR                 \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON53
#define PMIC_RG_VBUCK4_OC_STATUS_SEL_MASK                 0x1
#define PMIC_RG_VBUCK4_OC_STATUS_SEL_SHIFT                4
#define PMIC_RG_VBUCK5_OC_STATUS_SEL_ADDR                 \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON53
#define PMIC_RG_VBUCK5_OC_STATUS_SEL_MASK                 0x1
#define PMIC_RG_VBUCK5_OC_STATUS_SEL_SHIFT                5
#define PMIC_RG_VBUCK6_OC_STATUS_SEL_ADDR                 \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON53
#define PMIC_RG_VBUCK6_OC_STATUS_SEL_MASK                 0x1
#define PMIC_RG_VBUCK6_OC_STATUS_SEL_SHIFT                6
#define PMIC_RG_VBUCK7_OC_STATUS_SEL_ADDR                 \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON53
#define PMIC_RG_VBUCK7_OC_STATUS_SEL_MASK                 0x1
#define PMIC_RG_VBUCK7_OC_STATUS_SEL_SHIFT                7
#define PMIC_RG_VBUCK4_TON_LEVEL_D2_C_ADDR                \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON54
#define PMIC_RG_VBUCK4_TON_LEVEL_D2_C_MASK                0x1
#define PMIC_RG_VBUCK4_TON_LEVEL_D2_C_SHIFT               0
#define PMIC_RG_VBUCK5_TON_LEVEL_D2_C_ADDR                \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON54
#define PMIC_RG_VBUCK5_TON_LEVEL_D2_C_MASK                0x1
#define PMIC_RG_VBUCK5_TON_LEVEL_D2_C_SHIFT               1
#define PMIC_RG_VBUCK6_TON_LEVEL_D2_C_ADDR                \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON54
#define PMIC_RG_VBUCK6_TON_LEVEL_D2_C_MASK                0x1
#define PMIC_RG_VBUCK6_TON_LEVEL_D2_C_SHIFT               2
#define PMIC_RG_VBUCK7_TON_LEVEL_D2_C_ADDR                \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON54
#define PMIC_RG_VBUCK7_TON_LEVEL_D2_C_MASK                0x1
#define PMIC_RG_VBUCK7_TON_LEVEL_D2_C_SHIFT               3
#define PMIC_RG_VBUCK4_TON_MINOFF_C_ADDR                  \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON54
#define PMIC_RG_VBUCK4_TON_MINOFF_C_MASK                  0x1
#define PMIC_RG_VBUCK4_TON_MINOFF_C_SHIFT                 4
#define PMIC_RG_VBUCK5_TON_MINOFF_C_ADDR                  \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON54
#define PMIC_RG_VBUCK5_TON_MINOFF_C_MASK                  0x1
#define PMIC_RG_VBUCK5_TON_MINOFF_C_SHIFT                 5
#define PMIC_RG_VBUCK6_TON_MINOFF_C_ADDR                  \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON54
#define PMIC_RG_VBUCK6_TON_MINOFF_C_MASK                  0x1
#define PMIC_RG_VBUCK6_TON_MINOFF_C_SHIFT                 6
#define PMIC_RG_VBUCK7_TON_MINOFF_C_ADDR                  \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON54
#define PMIC_RG_VBUCK7_TON_MINOFF_C_MASK                  0x1
#define PMIC_RG_VBUCK7_TON_MINOFF_C_SHIFT                 7
#define PMIC_RG_VBUCK4_TON_DIS_MINOFF_C_ADDR              \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON55
#define PMIC_RG_VBUCK4_TON_DIS_MINOFF_C_MASK              0x1
#define PMIC_RG_VBUCK4_TON_DIS_MINOFF_C_SHIFT             0
#define PMIC_RG_VBUCK5_TON_DIS_MINOFF_C_ADDR              \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON55
#define PMIC_RG_VBUCK5_TON_DIS_MINOFF_C_MASK              0x1
#define PMIC_RG_VBUCK5_TON_DIS_MINOFF_C_SHIFT             1
#define PMIC_RG_VBUCK6_TON_DIS_MINOFF_C_ADDR              \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON55
#define PMIC_RG_VBUCK6_TON_DIS_MINOFF_C_MASK              0x1
#define PMIC_RG_VBUCK6_TON_DIS_MINOFF_C_SHIFT             2
#define PMIC_RG_VBUCK7_TON_DIS_MINOFF_C_ADDR              \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON55
#define PMIC_RG_VBUCK7_TON_DIS_MINOFF_C_MASK              0x1
#define PMIC_RG_VBUCK7_TON_DIS_MINOFF_C_SHIFT             3
#define PMIC_RG_VBUCK4_TON_TRIM_DUTYFF_ADDR               \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON55
#define PMIC_RG_VBUCK4_TON_TRIM_DUTYFF_MASK               0x1
#define PMIC_RG_VBUCK4_TON_TRIM_DUTYFF_SHIFT              4
#define PMIC_RG_VBUCK5_TON_TRIM_DUTYFF_ADDR               \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON55
#define PMIC_RG_VBUCK5_TON_TRIM_DUTYFF_MASK               0x1
#define PMIC_RG_VBUCK5_TON_TRIM_DUTYFF_SHIFT              5
#define PMIC_RG_VBUCK6_TON_TRIM_DUTYFF_ADDR               \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON55
#define PMIC_RG_VBUCK6_TON_TRIM_DUTYFF_MASK               0x1
#define PMIC_RG_VBUCK6_TON_TRIM_DUTYFF_SHIFT              6
#define PMIC_RG_VBUCK7_TON_TRIM_DUTYFF_ADDR               \
	MT6363_BUCK_TOP_4PHASE_2_ANA_CON55
#define PMIC_RG_VBUCK7_TON_TRIM_DUTYFF_MASK               0x1
#define PMIC_RG_VBUCK7_TON_TRIM_DUTYFF_SHIFT              7
#define PMIC_BUCK_ANA2_ELR_LEN_ADDR                       \
	MT6363_BUCK_ANA2_ELR_NUM
#define PMIC_BUCK_ANA2_ELR_LEN_MASK                       0xFF
#define PMIC_BUCK_ANA2_ELR_LEN_SHIFT                      0
#define PMIC_RG_VBUCK4_ZC_TRIM_ADDR                       \
	MT6363_BUCK_TOP_4PHASE_2_ELR_0
#define PMIC_RG_VBUCK4_ZC_TRIM_MASK                       0x3F
#define PMIC_RG_VBUCK4_ZC_TRIM_SHIFT                      0
#define PMIC_RG_VBUCK4_CCOMP_ADDR                         \
	MT6363_BUCK_TOP_4PHASE_2_ELR_0
#define PMIC_RG_VBUCK4_CCOMP_MASK                         0x3
#define PMIC_RG_VBUCK4_CCOMP_SHIFT                        6
#define PMIC_RG_VBUCK4_RAMP_SLP_ADDR                      \
	MT6363_BUCK_TOP_4PHASE_2_ELR_1
#define PMIC_RG_VBUCK4_RAMP_SLP_MASK                      0x7
#define PMIC_RG_VBUCK4_RAMP_SLP_SHIFT                     0
#define PMIC_RG_VBUCK4_NLIM_TRIM_ADDR                     \
	MT6363_BUCK_TOP_4PHASE_2_ELR_1
#define PMIC_RG_VBUCK4_NLIM_TRIM_MASK                     0x1F
#define PMIC_RG_VBUCK4_NLIM_TRIM_SHIFT                    3
#define PMIC_RG_VBUCK4_TON_TRIM_ADDR                      \
	MT6363_BUCK_TOP_4PHASE_2_ELR_2
#define PMIC_RG_VBUCK4_TON_TRIM_MASK                      0x7F
#define PMIC_RG_VBUCK4_TON_TRIM_SHIFT                     0
#define PMIC_RG_VBUCK4_FB_D2_ADDR                         \
	MT6363_BUCK_TOP_4PHASE_2_ELR_2
#define PMIC_RG_VBUCK4_FB_D2_MASK                         0x1
#define PMIC_RG_VBUCK4_FB_D2_SHIFT                        7
#define PMIC_RG_VBUCK4_PFM_PEAK_ADDR                      \
	MT6363_BUCK_TOP_4PHASE_2_ELR_3
#define PMIC_RG_VBUCK4_PFM_PEAK_MASK                      0xF
#define PMIC_RG_VBUCK4_PFM_PEAK_SHIFT                     0
#define PMIC_RG_VBUCK4_SONIC_PFM_PEAK_ADDR                \
	MT6363_BUCK_TOP_4PHASE_2_ELR_3
#define PMIC_RG_VBUCK4_SONIC_PFM_PEAK_MASK                0xF
#define PMIC_RG_VBUCK4_SONIC_PFM_PEAK_SHIFT               4
#define PMIC_RG_VBUCK4_ECOT_TRIM_ADDR                     \
	MT6363_BUCK_TOP_4PHASE_2_ELR_4
#define PMIC_RG_VBUCK4_ECOT_TRIM_MASK                     0x7
#define PMIC_RG_VBUCK4_ECOT_TRIM_SHIFT                    0
#define PMIC_RG_VBUCK4_CSNSLP_TRIM_ADDR                   \
	MT6363_BUCK_TOP_4PHASE_2_ELR_4
#define PMIC_RG_VBUCK4_CSNSLP_TRIM_MASK                   0xF
#define PMIC_RG_VBUCK4_CSNSLP_TRIM_SHIFT                  3
#define PMIC_RG_VBUCK4_OC_D2P5_ADDR                       \
	MT6363_BUCK_TOP_4PHASE_2_ELR_4
#define PMIC_RG_VBUCK4_OC_D2P5_MASK                       0x1
#define PMIC_RG_VBUCK4_OC_D2P5_SHIFT                      7
#define PMIC_RG_VBUCK4_CSPSLP_TRIM_ADDR                   \
	MT6363_BUCK_TOP_4PHASE_2_ELR_5
#define PMIC_RG_VBUCK4_CSPSLP_TRIM_MASK                   0xF
#define PMIC_RG_VBUCK4_CSPSLP_TRIM_SHIFT                  0
#define PMIC_RG_VBUCK4_RSV_EFUSE_ADDR                     \
	MT6363_BUCK_TOP_4PHASE_2_ELR_5
#define PMIC_RG_VBUCK4_RSV_EFUSE_MASK                     0xF
#define PMIC_RG_VBUCK4_RSV_EFUSE_SHIFT                    4
#define PMIC_RG_VBUCK4_DRIVER_SR_TRIM_ADDR                \
	MT6363_BUCK_TOP_4PHASE_2_ELR_6
#define PMIC_RG_VBUCK4_DRIVER_SR_TRIM_MASK                0x7
#define PMIC_RG_VBUCK4_DRIVER_SR_TRIM_SHIFT               0
#define PMIC_RG_VBUCK4_RAMPR_DIV_ADDR                     \
	MT6363_BUCK_TOP_4PHASE_2_ELR_6
#define PMIC_RG_VBUCK4_RAMPR_DIV_MASK                     0x7
#define PMIC_RG_VBUCK4_RAMPR_DIV_SHIFT                    3
#define PMIC_RG_VBUCK4_RAMPC_DIV_ADDR                     \
	MT6363_BUCK_TOP_4PHASE_2_ELR_6
#define PMIC_RG_VBUCK4_RAMPC_DIV_MASK                     0x3
#define PMIC_RG_VBUCK4_RAMPC_DIV_SHIFT                    6
#define PMIC_RG_VBUCK5_ZC_TRIM_ADDR                       \
	MT6363_BUCK_TOP_4PHASE_2_ELR_7
#define PMIC_RG_VBUCK5_ZC_TRIM_MASK                       0x3F
#define PMIC_RG_VBUCK5_ZC_TRIM_SHIFT                      0
#define PMIC_RG_VBUCK5_CCOMP_ADDR                         \
	MT6363_BUCK_TOP_4PHASE_2_ELR_7
#define PMIC_RG_VBUCK5_CCOMP_MASK                         0x3
#define PMIC_RG_VBUCK5_CCOMP_SHIFT                        6
#define PMIC_RG_VBUCK5_RAMP_SLP_ADDR                      \
	MT6363_BUCK_TOP_4PHASE_2_ELR_8
#define PMIC_RG_VBUCK5_RAMP_SLP_MASK                      0x7
#define PMIC_RG_VBUCK5_RAMP_SLP_SHIFT                     0
#define PMIC_RG_VBUCK5_NLIM_TRIM_ADDR                     \
	MT6363_BUCK_TOP_4PHASE_2_ELR_8
#define PMIC_RG_VBUCK5_NLIM_TRIM_MASK                     0x1F
#define PMIC_RG_VBUCK5_NLIM_TRIM_SHIFT                    3
#define PMIC_RG_VBUCK5_TON_TRIM_ADDR                      \
	MT6363_BUCK_TOP_4PHASE_2_ELR_9
#define PMIC_RG_VBUCK5_TON_TRIM_MASK                      0x7F
#define PMIC_RG_VBUCK5_TON_TRIM_SHIFT                     0
#define PMIC_RG_VBUCK5_FB_D2_ADDR                         \
	MT6363_BUCK_TOP_4PHASE_2_ELR_9
#define PMIC_RG_VBUCK5_FB_D2_MASK                         0x1
#define PMIC_RG_VBUCK5_FB_D2_SHIFT                        7
#define PMIC_RG_VBUCK5_PFM_PEAK_ADDR                      \
	MT6363_BUCK_TOP_4PHASE_2_ELR_10
#define PMIC_RG_VBUCK5_PFM_PEAK_MASK                      0xF
#define PMIC_RG_VBUCK5_PFM_PEAK_SHIFT                     0
#define PMIC_RG_VBUCK5_SONIC_PFM_PEAK_ADDR                \
	MT6363_BUCK_TOP_4PHASE_2_ELR_10
#define PMIC_RG_VBUCK5_SONIC_PFM_PEAK_MASK                0xF
#define PMIC_RG_VBUCK5_SONIC_PFM_PEAK_SHIFT               4
#define PMIC_RG_VBUCK5_ECOT_TRIM_ADDR                     \
	MT6363_BUCK_TOP_4PHASE_2_ELR_11
#define PMIC_RG_VBUCK5_ECOT_TRIM_MASK                     0x7
#define PMIC_RG_VBUCK5_ECOT_TRIM_SHIFT                    0
#define PMIC_RG_VBUCK5_CSNSLP_TRIM_ADDR                   \
	MT6363_BUCK_TOP_4PHASE_2_ELR_11
#define PMIC_RG_VBUCK5_CSNSLP_TRIM_MASK                   0xF
#define PMIC_RG_VBUCK5_CSNSLP_TRIM_SHIFT                  3
#define PMIC_RG_VBUCK5_OC_D2P5_ADDR                       \
	MT6363_BUCK_TOP_4PHASE_2_ELR_11
#define PMIC_RG_VBUCK5_OC_D2P5_MASK                       0x1
#define PMIC_RG_VBUCK5_OC_D2P5_SHIFT                      7
#define PMIC_RG_VBUCK5_CSPSLP_TRIM_ADDR                   \
	MT6363_BUCK_TOP_4PHASE_2_ELR_12
#define PMIC_RG_VBUCK5_CSPSLP_TRIM_MASK                   0xF
#define PMIC_RG_VBUCK5_CSPSLP_TRIM_SHIFT                  0
#define PMIC_RG_VBUCK5_RSV_EFUSE_ADDR                     \
	MT6363_BUCK_TOP_4PHASE_2_ELR_12
#define PMIC_RG_VBUCK5_RSV_EFUSE_MASK                     0xF
#define PMIC_RG_VBUCK5_RSV_EFUSE_SHIFT                    4
#define PMIC_RG_VBUCK5_DRIVER_SR_TRIM_ADDR                \
	MT6363_BUCK_TOP_4PHASE_2_ELR_13
#define PMIC_RG_VBUCK5_DRIVER_SR_TRIM_MASK                0x7
#define PMIC_RG_VBUCK5_DRIVER_SR_TRIM_SHIFT               0
#define PMIC_RG_VBUCK5_RAMPR_DIV_ADDR                     \
	MT6363_BUCK_TOP_4PHASE_2_ELR_13
#define PMIC_RG_VBUCK5_RAMPR_DIV_MASK                     0x7
#define PMIC_RG_VBUCK5_RAMPR_DIV_SHIFT                    3
#define PMIC_RG_VBUCK5_RAMPC_DIV_ADDR                     \
	MT6363_BUCK_TOP_4PHASE_2_ELR_13
#define PMIC_RG_VBUCK5_RAMPC_DIV_MASK                     0x3
#define PMIC_RG_VBUCK5_RAMPC_DIV_SHIFT                    6
#define PMIC_RG_VBUCK6_ZC_TRIM_ADDR                       \
	MT6363_BUCK_TOP_4PHASE_2_ELR_14
#define PMIC_RG_VBUCK6_ZC_TRIM_MASK                       0x3F
#define PMIC_RG_VBUCK6_ZC_TRIM_SHIFT                      0
#define PMIC_RG_VBUCK6_CCOMP_ADDR                         \
	MT6363_BUCK_TOP_4PHASE_2_ELR_14
#define PMIC_RG_VBUCK6_CCOMP_MASK                         0x3
#define PMIC_RG_VBUCK6_CCOMP_SHIFT                        6
#define PMIC_RG_VBUCK6_RAMP_SLP_ADDR                      \
	MT6363_BUCK_TOP_4PHASE_2_ELR_15
#define PMIC_RG_VBUCK6_RAMP_SLP_MASK                      0x7
#define PMIC_RG_VBUCK6_RAMP_SLP_SHIFT                     0
#define PMIC_RG_VBUCK6_NLIM_TRIM_ADDR                     \
	MT6363_BUCK_TOP_4PHASE_2_ELR_15
#define PMIC_RG_VBUCK6_NLIM_TRIM_MASK                     0x1F
#define PMIC_RG_VBUCK6_NLIM_TRIM_SHIFT                    3
#define PMIC_RG_VBUCK6_TON_TRIM_ADDR                      \
	MT6363_BUCK_TOP_4PHASE_2_ELR_16
#define PMIC_RG_VBUCK6_TON_TRIM_MASK                      0x7F
#define PMIC_RG_VBUCK6_TON_TRIM_SHIFT                     0
#define PMIC_RG_VBUCK6_FB_D2_ADDR                         \
	MT6363_BUCK_TOP_4PHASE_2_ELR_16
#define PMIC_RG_VBUCK6_FB_D2_MASK                         0x1
#define PMIC_RG_VBUCK6_FB_D2_SHIFT                        7
#define PMIC_RG_VBUCK6_PFM_PEAK_ADDR                      \
	MT6363_BUCK_TOP_4PHASE_2_ELR_17
#define PMIC_RG_VBUCK6_PFM_PEAK_MASK                      0xF
#define PMIC_RG_VBUCK6_PFM_PEAK_SHIFT                     0
#define PMIC_RG_VBUCK6_SONIC_PFM_PEAK_ADDR                \
	MT6363_BUCK_TOP_4PHASE_2_ELR_17
#define PMIC_RG_VBUCK6_SONIC_PFM_PEAK_MASK                0xF
#define PMIC_RG_VBUCK6_SONIC_PFM_PEAK_SHIFT               4
#define PMIC_RG_VBUCK6_ECOT_TRIM_ADDR                     \
	MT6363_BUCK_TOP_4PHASE_2_ELR_18
#define PMIC_RG_VBUCK6_ECOT_TRIM_MASK                     0x7
#define PMIC_RG_VBUCK6_ECOT_TRIM_SHIFT                    0
#define PMIC_RG_VBUCK6_CSNSLP_TRIM_ADDR                   \
	MT6363_BUCK_TOP_4PHASE_2_ELR_18
#define PMIC_RG_VBUCK6_CSNSLP_TRIM_MASK                   0xF
#define PMIC_RG_VBUCK6_CSNSLP_TRIM_SHIFT                  3
#define PMIC_RG_VBUCK6_OC_D2P5_ADDR                       \
	MT6363_BUCK_TOP_4PHASE_2_ELR_18
#define PMIC_RG_VBUCK6_OC_D2P5_MASK                       0x1
#define PMIC_RG_VBUCK6_OC_D2P5_SHIFT                      7
#define PMIC_RG_VBUCK6_CSPSLP_TRIM_ADDR                   \
	MT6363_BUCK_TOP_4PHASE_2_ELR_19
#define PMIC_RG_VBUCK6_CSPSLP_TRIM_MASK                   0xF
#define PMIC_RG_VBUCK6_CSPSLP_TRIM_SHIFT                  0
#define PMIC_RG_VBUCK6_RSV_EFUSE_ADDR                     \
	MT6363_BUCK_TOP_4PHASE_2_ELR_19
#define PMIC_RG_VBUCK6_RSV_EFUSE_MASK                     0xF
#define PMIC_RG_VBUCK6_RSV_EFUSE_SHIFT                    4
#define PMIC_RG_VBUCK6_DRIVER_SR_TRIM_ADDR                \
	MT6363_BUCK_TOP_4PHASE_2_ELR_20
#define PMIC_RG_VBUCK6_DRIVER_SR_TRIM_MASK                0x7
#define PMIC_RG_VBUCK6_DRIVER_SR_TRIM_SHIFT               0
#define PMIC_RG_VBUCK6_RAMPR_DIV_ADDR                     \
	MT6363_BUCK_TOP_4PHASE_2_ELR_20
#define PMIC_RG_VBUCK6_RAMPR_DIV_MASK                     0x7
#define PMIC_RG_VBUCK6_RAMPR_DIV_SHIFT                    3
#define PMIC_RG_VBUCK6_RAMPC_DIV_ADDR                     \
	MT6363_BUCK_TOP_4PHASE_2_ELR_20
#define PMIC_RG_VBUCK6_RAMPC_DIV_MASK                     0x3
#define PMIC_RG_VBUCK6_RAMPC_DIV_SHIFT                    6
#define PMIC_RG_VBUCK7_ZC_TRIM_ADDR                       \
	MT6363_BUCK_TOP_4PHASE_2_ELR_21
#define PMIC_RG_VBUCK7_ZC_TRIM_MASK                       0x3F
#define PMIC_RG_VBUCK7_ZC_TRIM_SHIFT                      0
#define PMIC_RG_VBUCK7_CCOMP_ADDR                         \
	MT6363_BUCK_TOP_4PHASE_2_ELR_21
#define PMIC_RG_VBUCK7_CCOMP_MASK                         0x3
#define PMIC_RG_VBUCK7_CCOMP_SHIFT                        6
#define PMIC_RG_VBUCK7_RAMP_SLP_ADDR                      \
	MT6363_BUCK_TOP_4PHASE_2_ELR_22
#define PMIC_RG_VBUCK7_RAMP_SLP_MASK                      0x7
#define PMIC_RG_VBUCK7_RAMP_SLP_SHIFT                     0
#define PMIC_RG_VBUCK7_NLIM_TRIM_ADDR                     \
	MT6363_BUCK_TOP_4PHASE_2_ELR_22
#define PMIC_RG_VBUCK7_NLIM_TRIM_MASK                     0x1F
#define PMIC_RG_VBUCK7_NLIM_TRIM_SHIFT                    3
#define PMIC_RG_VBUCK7_TON_TRIM_ADDR                      \
	MT6363_BUCK_TOP_4PHASE_2_ELR_23
#define PMIC_RG_VBUCK7_TON_TRIM_MASK                      0x7F
#define PMIC_RG_VBUCK7_TON_TRIM_SHIFT                     0
#define PMIC_RG_VBUCK7_FB_D2_ADDR                         \
	MT6363_BUCK_TOP_4PHASE_2_ELR_23
#define PMIC_RG_VBUCK7_FB_D2_MASK                         0x1
#define PMIC_RG_VBUCK7_FB_D2_SHIFT                        7
#define PMIC_RG_VBUCK7_PFM_PEAK_ADDR                      \
	MT6363_BUCK_TOP_4PHASE_2_ELR_24
#define PMIC_RG_VBUCK7_PFM_PEAK_MASK                      0xF
#define PMIC_RG_VBUCK7_PFM_PEAK_SHIFT                     0
#define PMIC_RG_VBUCK7_SONIC_PFM_PEAK_ADDR                \
	MT6363_BUCK_TOP_4PHASE_2_ELR_24
#define PMIC_RG_VBUCK7_SONIC_PFM_PEAK_MASK                0xF
#define PMIC_RG_VBUCK7_SONIC_PFM_PEAK_SHIFT               4
#define PMIC_RG_VBUCK7_ECOT_TRIM_ADDR                     \
	MT6363_BUCK_TOP_4PHASE_2_ELR_25
#define PMIC_RG_VBUCK7_ECOT_TRIM_MASK                     0x7
#define PMIC_RG_VBUCK7_ECOT_TRIM_SHIFT                    0
#define PMIC_RG_VBUCK7_CSNSLP_TRIM_ADDR                   \
	MT6363_BUCK_TOP_4PHASE_2_ELR_25
#define PMIC_RG_VBUCK7_CSNSLP_TRIM_MASK                   0xF
#define PMIC_RG_VBUCK7_CSNSLP_TRIM_SHIFT                  3
#define PMIC_RG_VBUCK7_OC_D2P5_ADDR                       \
	MT6363_BUCK_TOP_4PHASE_2_ELR_25
#define PMIC_RG_VBUCK7_OC_D2P5_MASK                       0x1
#define PMIC_RG_VBUCK7_OC_D2P5_SHIFT                      7
#define PMIC_RG_VBUCK7_CSPSLP_TRIM_ADDR                   \
	MT6363_BUCK_TOP_4PHASE_2_ELR_26
#define PMIC_RG_VBUCK7_CSPSLP_TRIM_MASK                   0xF
#define PMIC_RG_VBUCK7_CSPSLP_TRIM_SHIFT                  0
#define PMIC_RG_VBUCK7_RSV_EFUSE_ADDR                     \
	MT6363_BUCK_TOP_4PHASE_2_ELR_26
#define PMIC_RG_VBUCK7_RSV_EFUSE_MASK                     0xF
#define PMIC_RG_VBUCK7_RSV_EFUSE_SHIFT                    4
#define PMIC_RG_VBUCK7_DRIVER_SR_TRIM_ADDR                \
	MT6363_BUCK_TOP_4PHASE_2_ELR_27
#define PMIC_RG_VBUCK7_DRIVER_SR_TRIM_MASK                0x7
#define PMIC_RG_VBUCK7_DRIVER_SR_TRIM_SHIFT               0
#define PMIC_RG_VBUCK7_RAMPR_DIV_ADDR                     \
	MT6363_BUCK_TOP_4PHASE_2_ELR_27
#define PMIC_RG_VBUCK7_RAMPR_DIV_MASK                     0x7
#define PMIC_RG_VBUCK7_RAMPR_DIV_SHIFT                    3
#define PMIC_RG_VBUCK7_RAMPC_DIV_ADDR                     \
	MT6363_BUCK_TOP_4PHASE_2_ELR_27
#define PMIC_RG_VBUCK7_RAMPC_DIV_MASK                     0x3
#define PMIC_RG_VBUCK7_RAMPC_DIV_SHIFT                    6
#define PMIC_RG_4PH_2_CONFIG1_ADDR                        \
	MT6363_BUCK_TOP_4PHASE_2_ELR_28
#define PMIC_RG_4PH_2_CONFIG1_MASK                        0x1
#define PMIC_RG_4PH_2_CONFIG1_SHIFT                       0
#define PMIC_RG_4PH_2_CONFIG2_ADDR                        \
	MT6363_BUCK_TOP_4PHASE_2_ELR_28
#define PMIC_RG_4PH_2_CONFIG2_MASK                        0x1
#define PMIC_RG_4PH_2_CONFIG2_SHIFT                       1
#define PMIC_RG_4PH_2_CONFIG3_ADDR                        \
	MT6363_BUCK_TOP_4PHASE_2_ELR_28
#define PMIC_RG_4PH_2_CONFIG3_MASK                        0x1
#define PMIC_RG_4PH_2_CONFIG3_SHIFT                       2
#define PMIC_RG_VBUCK4_OC_D3P5_ADDR                       \
	MT6363_BUCK_TOP_4PHASE_2_ELR_28
#define PMIC_RG_VBUCK4_OC_D3P5_MASK                       0x1
#define PMIC_RG_VBUCK4_OC_D3P5_SHIFT                      3
#define PMIC_RG_VBUCK5_OC_D3P5_ADDR                       \
	MT6363_BUCK_TOP_4PHASE_2_ELR_28
#define PMIC_RG_VBUCK5_OC_D3P5_MASK                       0x1
#define PMIC_RG_VBUCK5_OC_D3P5_SHIFT                      4
#define PMIC_RG_VBUCK6_OC_D3P5_ADDR                       \
	MT6363_BUCK_TOP_4PHASE_2_ELR_28
#define PMIC_RG_VBUCK6_OC_D3P5_MASK                       0x1
#define PMIC_RG_VBUCK6_OC_D3P5_SHIFT                      5
#define PMIC_RG_VBUCK7_OC_D3P5_ADDR                       \
	MT6363_BUCK_TOP_4PHASE_2_ELR_28
#define PMIC_RG_VBUCK7_OC_D3P5_MASK                       0x1
#define PMIC_RG_VBUCK7_OC_D3P5_SHIFT                      6
#define PMIC_LDO_TOP_ANA_ID_ADDR                          \
	MT6363_LDO_TOP_ANA_ID
#define PMIC_LDO_TOP_ANA_ID_MASK                          0xFF
#define PMIC_LDO_TOP_ANA_ID_SHIFT                         0
#define PMIC_LDO_TOP_DIG_ID_ADDR                          \
	MT6363_LDO_TOP_DIG_ID
#define PMIC_LDO_TOP_DIG_ID_MASK                          0xFF
#define PMIC_LDO_TOP_DIG_ID_SHIFT                         0
#define PMIC_LDO_TOP_ANA_MINOR_REV_ADDR                   \
	MT6363_LDO_TOP_ANA_REV
#define PMIC_LDO_TOP_ANA_MINOR_REV_MASK                   0xF
#define PMIC_LDO_TOP_ANA_MINOR_REV_SHIFT                  0
#define PMIC_LDO_TOP_ANA_MAJOR_REV_ADDR                   \
	MT6363_LDO_TOP_ANA_REV
#define PMIC_LDO_TOP_ANA_MAJOR_REV_MASK                   0xF
#define PMIC_LDO_TOP_ANA_MAJOR_REV_SHIFT                  4
#define PMIC_LDO_TOP_DIG_MINOR_REV_ADDR                   \
	MT6363_LDO_TOP_DIG_REV
#define PMIC_LDO_TOP_DIG_MINOR_REV_MASK                   0xF
#define PMIC_LDO_TOP_DIG_MINOR_REV_SHIFT                  0
#define PMIC_LDO_TOP_DIG_MAJOR_REV_ADDR                   \
	MT6363_LDO_TOP_DIG_REV
#define PMIC_LDO_TOP_DIG_MAJOR_REV_MASK                   0xF
#define PMIC_LDO_TOP_DIG_MAJOR_REV_SHIFT                  4
#define PMIC_LDO_TOP_CBS_ADDR                             \
	MT6363_LDO_TOP_DBI
#define PMIC_LDO_TOP_CBS_MASK                             0x3
#define PMIC_LDO_TOP_CBS_SHIFT                            0
#define PMIC_LDO_TOP_BIX_ADDR                             \
	MT6363_LDO_TOP_DBI
#define PMIC_LDO_TOP_BIX_MASK                             0x3
#define PMIC_LDO_TOP_BIX_SHIFT                            2
#define PMIC_LDO_TOP_ESP_ADDR                             \
	MT6363_LDO_TOP_ESP
#define PMIC_LDO_TOP_ESP_MASK                             0xFF
#define PMIC_LDO_TOP_ESP_SHIFT                            0
#define PMIC_LDO_TOP_FPI_ADDR                             \
	MT6363_LDO_TOP_FPI
#define PMIC_LDO_TOP_FPI_MASK                             0xFF
#define PMIC_LDO_TOP_FPI_SHIFT                            0
#define PMIC_LDO_TOP_DXI_ADDR                             \
	MT6363_LDO_TOP_DXI
#define PMIC_LDO_TOP_DXI_MASK                             0xFF
#define PMIC_LDO_TOP_DXI_SHIFT                            0
#define PMIC_LDO_TOP_CLK_OFFSET_ADDR                      \
	MT6363_LDO_TPM0
#define PMIC_LDO_TOP_CLK_OFFSET_MASK                      0xFF
#define PMIC_LDO_TOP_CLK_OFFSET_SHIFT                     0
#define PMIC_LDO_TOP_RST_OFFSET_ADDR                      \
	MT6363_LDO_TPM0_H
#define PMIC_LDO_TOP_RST_OFFSET_MASK                      0xFF
#define PMIC_LDO_TOP_RST_OFFSET_SHIFT                     0
#define PMIC_LDO_TOP_INT_OFFSET_ADDR                      \
	MT6363_LDO_TPM1
#define PMIC_LDO_TOP_INT_OFFSET_MASK                      0xFF
#define PMIC_LDO_TOP_INT_OFFSET_SHIFT                     0
#define PMIC_LDO_TOP_INT_LEN_ADDR                         \
	MT6363_LDO_TPM1_H
#define PMIC_LDO_TOP_INT_LEN_MASK                         0xFF
#define PMIC_LDO_TOP_INT_LEN_SHIFT                        0
#define PMIC_RG_LDO_32K_CK_PDN_ADDR                       \
	MT6363_LDO_TOP_CKPDN_CON0
#define PMIC_RG_LDO_32K_CK_PDN_MASK                       0x1
#define PMIC_RG_LDO_32K_CK_PDN_SHIFT                      0
#define PMIC_RG_LDO_INTRP_CK_PDN_ADDR                     \
	MT6363_LDO_TOP_CKPDN_CON0
#define PMIC_RG_LDO_INTRP_CK_PDN_MASK                     0x1
#define PMIC_RG_LDO_INTRP_CK_PDN_SHIFT                    1
#define PMIC_RG_LDO_1M_CK_PDN_ADDR                        \
	MT6363_LDO_TOP_CKPDN_CON0
#define PMIC_RG_LDO_1M_CK_PDN_MASK                        0x1
#define PMIC_RG_LDO_1M_CK_PDN_SHIFT                       2
#define PMIC_RG_LDO_26M_CK_PDN_ADDR                       \
	MT6363_LDO_TOP_CKPDN_CON0
#define PMIC_RG_LDO_26M_CK_PDN_MASK                       0x1
#define PMIC_RG_LDO_26M_CK_PDN_SHIFT                      3
#define PMIC_RG_LDO_32K_CK_PDN_HWEN_ADDR                  \
	MT6363_TOP_TOP_CKHWEN_CON0
#define PMIC_RG_LDO_32K_CK_PDN_HWEN_MASK                  0x1
#define PMIC_RG_LDO_32K_CK_PDN_HWEN_SHIFT                 0
#define PMIC_RG_LDO_INTRP_CK_PDN_HWEN_ADDR                \
	MT6363_TOP_TOP_CKHWEN_CON0
#define PMIC_RG_LDO_INTRP_CK_PDN_HWEN_MASK                0x1
#define PMIC_RG_LDO_INTRP_CK_PDN_HWEN_SHIFT               1
#define PMIC_RG_LDO_1M_CK_PDN_HWEN_ADDR                   \
	MT6363_TOP_TOP_CKHWEN_CON0
#define PMIC_RG_LDO_1M_CK_PDN_HWEN_MASK                   0x1
#define PMIC_RG_LDO_1M_CK_PDN_HWEN_SHIFT                  2
#define PMIC_RG_LDO_26M_CK_PDN_HWEN_ADDR                  \
	MT6363_TOP_TOP_CKHWEN_CON0
#define PMIC_RG_LDO_26M_CK_PDN_HWEN_MASK                  0x1
#define PMIC_RG_LDO_26M_CK_PDN_HWEN_SHIFT                 3
#define PMIC_RG_LDO_DCM_MODE_ADDR                         \
	MT6363_LDO_TOP_CLK_DCM_CON0
#define PMIC_RG_LDO_DCM_MODE_MASK                         0x1
#define PMIC_RG_LDO_DCM_MODE_SHIFT                        0
#define PMIC_RG_LDO_VSRAM_CPUB_OSC_SEL_DIS_ADDR           \
	MT6363_LDO_TOP_CLK_VSRAM_CON0
#define PMIC_RG_LDO_VSRAM_CPUB_OSC_SEL_DIS_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUB_OSC_SEL_DIS_SHIFT          0
#define PMIC_RG_LDO_VSRAM_CPUM_OSC_SEL_DIS_ADDR           \
	MT6363_LDO_TOP_CLK_VSRAM_CON0
#define PMIC_RG_LDO_VSRAM_CPUM_OSC_SEL_DIS_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUM_OSC_SEL_DIS_SHIFT          1
#define PMIC_RG_LDO_VSRAM_CPUL_OSC_SEL_DIS_ADDR           \
	MT6363_LDO_TOP_CLK_VSRAM_CON0
#define PMIC_RG_LDO_VSRAM_CPUL_OSC_SEL_DIS_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUL_OSC_SEL_DIS_SHIFT          2
#define PMIC_RG_LDO_VSRAM_APU_OSC_SEL_DIS_ADDR            \
	MT6363_LDO_TOP_CLK_VSRAM_CON0
#define PMIC_RG_LDO_VSRAM_APU_OSC_SEL_DIS_MASK            0x1
#define PMIC_RG_LDO_VSRAM_APU_OSC_SEL_DIS_SHIFT           3
#define PMIC_RG_LDO_VSRAM_DIGRF_OSC_SEL_DIS_ADDR          \
	MT6363_LDO_TOP_CLK_VSRAM_CON0
#define PMIC_RG_LDO_VSRAM_DIGRF_OSC_SEL_DIS_MASK          0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_OSC_SEL_DIS_SHIFT         4
#define PMIC_RG_LDO_VSRAM_MDFE_OSC_SEL_DIS_ADDR           \
	MT6363_LDO_TOP_CLK_VSRAM_CON0
#define PMIC_RG_LDO_VSRAM_MDFE_OSC_SEL_DIS_MASK           0x1
#define PMIC_RG_LDO_VSRAM_MDFE_OSC_SEL_DIS_SHIFT          5
#define PMIC_RG_LDO_VSRAM_MODEM_OSC_SEL_DIS_ADDR          \
	MT6363_LDO_TOP_CLK_VSRAM_CON0
#define PMIC_RG_LDO_VSRAM_MODEM_OSC_SEL_DIS_MASK          0x1
#define PMIC_RG_LDO_VSRAM_MODEM_OSC_SEL_DIS_SHIFT         6
#define PMIC_RG_LDO_VSRAM_MDFE_HWTRK_CK_SW_MODE_ADDR      \
	MT6363_LDO_TOP_CLK_VSRAM_TR_CON0
#define PMIC_RG_LDO_VSRAM_MDFE_HWTRK_CK_SW_MODE_MASK      0x1
#define PMIC_RG_LDO_VSRAM_MDFE_HWTRK_CK_SW_MODE_SHIFT     0
#define PMIC_RG_LDO_VSRAM_MDFE_HWTRK_CK_SW_EN_ADDR        \
	MT6363_LDO_TOP_CLK_VSRAM_TR_CON0
#define PMIC_RG_LDO_VSRAM_MDFE_HWTRK_CK_SW_EN_MASK        0x1
#define PMIC_RG_LDO_VSRAM_MDFE_HWTRK_CK_SW_EN_SHIFT       1
#define PMIC_RG_LDO_VSRAM_MODEM_HWTRK_CK_SW_MODE_ADDR     \
	MT6363_LDO_TOP_CLK_VSRAM_TR_CON0
#define PMIC_RG_LDO_VSRAM_MODEM_HWTRK_CK_SW_MODE_MASK     0x1
#define PMIC_RG_LDO_VSRAM_MODEM_HWTRK_CK_SW_MODE_SHIFT    2
#define PMIC_RG_LDO_VSRAM_MODEM_HWTRK_CK_SW_EN_ADDR       \
	MT6363_LDO_TOP_CLK_VSRAM_TR_CON0
#define PMIC_RG_LDO_VSRAM_MODEM_HWTRK_CK_SW_EN_MASK       0x1
#define PMIC_RG_LDO_VSRAM_MODEM_HWTRK_CK_SW_EN_SHIFT      3
#define PMIC_RG_INT_EN_VCN15_OC_ADDR                      \
	MT6363_LDO_TOP_INT_CON0
#define PMIC_RG_INT_EN_VCN15_OC_MASK                      0x1
#define PMIC_RG_INT_EN_VCN15_OC_SHIFT                     0
#define PMIC_RG_INT_EN_VCN13_OC_ADDR                      \
	MT6363_LDO_TOP_INT_CON0
#define PMIC_RG_INT_EN_VCN13_OC_MASK                      0x1
#define PMIC_RG_INT_EN_VCN13_OC_SHIFT                     1
#define PMIC_RG_INT_EN_VRF09_OC_ADDR                      \
	MT6363_LDO_TOP_INT_CON0
#define PMIC_RG_INT_EN_VRF09_OC_MASK                      0x1
#define PMIC_RG_INT_EN_VRF09_OC_SHIFT                     2
#define PMIC_RG_INT_EN_VRF12_OC_ADDR                      \
	MT6363_LDO_TOP_INT_CON0
#define PMIC_RG_INT_EN_VRF12_OC_MASK                      0x1
#define PMIC_RG_INT_EN_VRF12_OC_SHIFT                     3
#define PMIC_RG_INT_EN_VRF13_OC_ADDR                      \
	MT6363_LDO_TOP_INT_CON0
#define PMIC_RG_INT_EN_VRF13_OC_MASK                      0x1
#define PMIC_RG_INT_EN_VRF13_OC_SHIFT                     4
#define PMIC_RG_INT_EN_VRF18_OC_ADDR                      \
	MT6363_LDO_TOP_INT_CON0
#define PMIC_RG_INT_EN_VRF18_OC_MASK                      0x1
#define PMIC_RG_INT_EN_VRF18_OC_SHIFT                     5
#define PMIC_RG_INT_EN_VRFIO18_OC_ADDR                    \
	MT6363_LDO_TOP_INT_CON0
#define PMIC_RG_INT_EN_VRFIO18_OC_MASK                    0x1
#define PMIC_RG_INT_EN_VRFIO18_OC_SHIFT                   6
#define PMIC_RG_INT_EN_VSRAM_DIGRF_OC_ADDR                \
	MT6363_LDO_TOP_INT_CON0
#define PMIC_RG_INT_EN_VSRAM_DIGRF_OC_MASK                0x1
#define PMIC_RG_INT_EN_VSRAM_DIGRF_OC_SHIFT               7
#define PMIC_LDO_INT_CON0_SET_ADDR                        \
	MT6363_LDO_TOP_INT_CON0_SET
#define PMIC_LDO_INT_CON0_SET_MASK                        0xFF
#define PMIC_LDO_INT_CON0_SET_SHIFT                       0
#define PMIC_LDO_INT_CON0_CLR_ADDR                        \
	MT6363_LDO_TOP_INT_CON0_CLR
#define PMIC_LDO_INT_CON0_CLR_MASK                        0xFF
#define PMIC_LDO_INT_CON0_CLR_SHIFT                       0
#define PMIC_RG_INT_EN_VSRAM_MDFE_OC_ADDR                 \
	MT6363_LDO_TOP_INT_CON1
#define PMIC_RG_INT_EN_VSRAM_MDFE_OC_MASK                 0x1
#define PMIC_RG_INT_EN_VSRAM_MDFE_OC_SHIFT                0
#define PMIC_RG_INT_EN_VSRAM_MODEM_OC_ADDR                \
	MT6363_LDO_TOP_INT_CON1
#define PMIC_RG_INT_EN_VSRAM_MODEM_OC_MASK                0x1
#define PMIC_RG_INT_EN_VSRAM_MODEM_OC_SHIFT               1
#define PMIC_RG_INT_EN_VTREF18_OC_ADDR                    \
	MT6363_LDO_TOP_INT_CON1
#define PMIC_RG_INT_EN_VTREF18_OC_MASK                    0x1
#define PMIC_RG_INT_EN_VTREF18_OC_SHIFT                   2
#define PMIC_RG_INT_EN_VSRAM_CPUB_OC_ADDR                 \
	MT6363_LDO_TOP_INT_CON1
#define PMIC_RG_INT_EN_VSRAM_CPUB_OC_MASK                 0x1
#define PMIC_RG_INT_EN_VSRAM_CPUB_OC_SHIFT                3
#define PMIC_RG_INT_EN_VSRAM_CPUM_OC_ADDR                 \
	MT6363_LDO_TOP_INT_CON1
#define PMIC_RG_INT_EN_VSRAM_CPUM_OC_MASK                 0x1
#define PMIC_RG_INT_EN_VSRAM_CPUM_OC_SHIFT                4
#define PMIC_RG_INT_EN_VSRAM_CPUL_OC_ADDR                 \
	MT6363_LDO_TOP_INT_CON1
#define PMIC_RG_INT_EN_VSRAM_CPUL_OC_MASK                 0x1
#define PMIC_RG_INT_EN_VSRAM_CPUL_OC_SHIFT                5
#define PMIC_RG_INT_EN_VSRAM_APU_OC_ADDR                  \
	MT6363_LDO_TOP_INT_CON1
#define PMIC_RG_INT_EN_VSRAM_APU_OC_MASK                  0x1
#define PMIC_RG_INT_EN_VSRAM_APU_OC_SHIFT                 6
#define PMIC_RG_INT_EN_VAUX18_OC_ADDR                     \
	MT6363_LDO_TOP_INT_CON1
#define PMIC_RG_INT_EN_VAUX18_OC_MASK                     0x1
#define PMIC_RG_INT_EN_VAUX18_OC_SHIFT                    7
#define PMIC_LDO_INT_CON1_SET_ADDR                        \
	MT6363_LDO_TOP_INT_CON1_SET
#define PMIC_LDO_INT_CON1_SET_MASK                        0xFF
#define PMIC_LDO_INT_CON1_SET_SHIFT                       0
#define PMIC_LDO_INT_CON1_CLR_ADDR                        \
	MT6363_LDO_TOP_INT_CON1_CLR
#define PMIC_LDO_INT_CON1_CLR_MASK                        0xFF
#define PMIC_LDO_INT_CON1_CLR_SHIFT                       0
#define PMIC_RG_INT_EN_VEMC_OC_ADDR                       \
	MT6363_LDO_TOP_INT_CON2
#define PMIC_RG_INT_EN_VEMC_OC_MASK                       0x1
#define PMIC_RG_INT_EN_VEMC_OC_SHIFT                      0
#define PMIC_RG_INT_EN_VUFS12_OC_ADDR                     \
	MT6363_LDO_TOP_INT_CON2
#define PMIC_RG_INT_EN_VUFS12_OC_MASK                     0x1
#define PMIC_RG_INT_EN_VUFS12_OC_SHIFT                    1
#define PMIC_RG_INT_EN_VUFS18_OC_ADDR                     \
	MT6363_LDO_TOP_INT_CON2
#define PMIC_RG_INT_EN_VUFS18_OC_MASK                     0x1
#define PMIC_RG_INT_EN_VUFS18_OC_SHIFT                    2
#define PMIC_RG_INT_EN_VIO18_OC_ADDR                      \
	MT6363_LDO_TOP_INT_CON2
#define PMIC_RG_INT_EN_VIO18_OC_MASK                      0x1
#define PMIC_RG_INT_EN_VIO18_OC_SHIFT                     3
#define PMIC_RG_INT_EN_VIO075_OC_ADDR                     \
	MT6363_LDO_TOP_INT_CON2
#define PMIC_RG_INT_EN_VIO075_OC_MASK                     0x1
#define PMIC_RG_INT_EN_VIO075_OC_SHIFT                    4
#define PMIC_RG_INT_EN_VA12_1_OC_ADDR                     \
	MT6363_LDO_TOP_INT_CON2
#define PMIC_RG_INT_EN_VA12_1_OC_MASK                     0x1
#define PMIC_RG_INT_EN_VA12_1_OC_SHIFT                    5
#define PMIC_RG_INT_EN_VA12_2_OC_ADDR                     \
	MT6363_LDO_TOP_INT_CON2
#define PMIC_RG_INT_EN_VA12_2_OC_MASK                     0x1
#define PMIC_RG_INT_EN_VA12_2_OC_SHIFT                    6
#define PMIC_RG_INT_EN_VA15_OC_ADDR                       \
	MT6363_LDO_TOP_INT_CON2
#define PMIC_RG_INT_EN_VA15_OC_MASK                       0x1
#define PMIC_RG_INT_EN_VA15_OC_SHIFT                      7
#define PMIC_LDO_INT_CON2_SET_ADDR                        \
	MT6363_LDO_TOP_INT_CON2_SET
#define PMIC_LDO_INT_CON2_SET_MASK                        0xFF
#define PMIC_LDO_INT_CON2_SET_SHIFT                       0
#define PMIC_LDO_INT_CON2_CLR_ADDR                        \
	MT6363_LDO_TOP_INT_CON2_CLR
#define PMIC_LDO_INT_CON2_CLR_MASK                        0xFF
#define PMIC_LDO_INT_CON2_CLR_SHIFT                       0
#define PMIC_RG_INT_EN_VM18_OC_ADDR                       \
	MT6363_LDO_TOP_INT_CON3
#define PMIC_RG_INT_EN_VM18_OC_MASK                       0x1
#define PMIC_RG_INT_EN_VM18_OC_SHIFT                      0
#define PMIC_LDO_INT_CON3_SET_ADDR                        \
	MT6363_LDO_TOP_INT_CON3_SET
#define PMIC_LDO_INT_CON3_SET_MASK                        0xFF
#define PMIC_LDO_INT_CON3_SET_SHIFT                       0
#define PMIC_LDO_INT_CON3_CLR_ADDR                        \
	MT6363_LDO_TOP_INT_CON3_CLR
#define PMIC_LDO_INT_CON3_CLR_MASK                        0xFF
#define PMIC_LDO_INT_CON3_CLR_SHIFT                       0
#define PMIC_RG_INT_MASK_VCN15_OC_ADDR                    \
	MT6363_LDO_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_VCN15_OC_MASK                    0x1
#define PMIC_RG_INT_MASK_VCN15_OC_SHIFT                   0
#define PMIC_RG_INT_MASK_VCN13_OC_ADDR                    \
	MT6363_LDO_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_VCN13_OC_MASK                    0x1
#define PMIC_RG_INT_MASK_VCN13_OC_SHIFT                   1
#define PMIC_RG_INT_MASK_VRF09_OC_ADDR                    \
	MT6363_LDO_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_VRF09_OC_MASK                    0x1
#define PMIC_RG_INT_MASK_VRF09_OC_SHIFT                   2
#define PMIC_RG_INT_MASK_VRF12_OC_ADDR                    \
	MT6363_LDO_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_VRF12_OC_MASK                    0x1
#define PMIC_RG_INT_MASK_VRF12_OC_SHIFT                   3
#define PMIC_RG_INT_MASK_VRF13_OC_ADDR                    \
	MT6363_LDO_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_VRF13_OC_MASK                    0x1
#define PMIC_RG_INT_MASK_VRF13_OC_SHIFT                   4
#define PMIC_RG_INT_MASK_VRF18_OC_ADDR                    \
	MT6363_LDO_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_VRF18_OC_MASK                    0x1
#define PMIC_RG_INT_MASK_VRF18_OC_SHIFT                   5
#define PMIC_RG_INT_MASK_VRFIO18_OC_ADDR                  \
	MT6363_LDO_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_VRFIO18_OC_MASK                  0x1
#define PMIC_RG_INT_MASK_VRFIO18_OC_SHIFT                 6
#define PMIC_RG_INT_MASK_VSRAM_DIGRF_OC_ADDR              \
	MT6363_LDO_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_VSRAM_DIGRF_OC_MASK              0x1
#define PMIC_RG_INT_MASK_VSRAM_DIGRF_OC_SHIFT             7
#define PMIC_LDO_INT_MASK_CON0_SET_ADDR                   \
	MT6363_LDO_TOP_INT_MASK_CON0_SET
#define PMIC_LDO_INT_MASK_CON0_SET_MASK                   0xFF
#define PMIC_LDO_INT_MASK_CON0_SET_SHIFT                  0
#define PMIC_LDO_INT_MASK_CON0_CLR_ADDR                   \
	MT6363_LDO_TOP_INT_MASK_CON0_CLR
#define PMIC_LDO_INT_MASK_CON0_CLR_MASK                   0xFF
#define PMIC_LDO_INT_MASK_CON0_CLR_SHIFT                  0
#define PMIC_RG_INT_MASK_VSRAM_MDFE_OC_ADDR               \
	MT6363_LDO_TOP_INT_MASK_CON1
#define PMIC_RG_INT_MASK_VSRAM_MDFE_OC_MASK               0x1
#define PMIC_RG_INT_MASK_VSRAM_MDFE_OC_SHIFT              0
#define PMIC_RG_INT_MASK_VSRAM_MODEM_OC_ADDR              \
	MT6363_LDO_TOP_INT_MASK_CON1
#define PMIC_RG_INT_MASK_VSRAM_MODEM_OC_MASK              0x1
#define PMIC_RG_INT_MASK_VSRAM_MODEM_OC_SHIFT             1
#define PMIC_RG_INT_MASK_VTREF18_OC_ADDR                  \
	MT6363_LDO_TOP_INT_MASK_CON1
#define PMIC_RG_INT_MASK_VTREF18_OC_MASK                  0x1
#define PMIC_RG_INT_MASK_VTREF18_OC_SHIFT                 2
#define PMIC_RG_INT_MASK_VSRAM_CPUB_OC_ADDR               \
	MT6363_LDO_TOP_INT_MASK_CON1
#define PMIC_RG_INT_MASK_VSRAM_CPUB_OC_MASK               0x1
#define PMIC_RG_INT_MASK_VSRAM_CPUB_OC_SHIFT              3
#define PMIC_RG_INT_MASK_VSRAM_CPUM_OC_ADDR               \
	MT6363_LDO_TOP_INT_MASK_CON1
#define PMIC_RG_INT_MASK_VSRAM_CPUM_OC_MASK               0x1
#define PMIC_RG_INT_MASK_VSRAM_CPUM_OC_SHIFT              4
#define PMIC_RG_INT_MASK_VSRAM_CPUL_OC_ADDR               \
	MT6363_LDO_TOP_INT_MASK_CON1
#define PMIC_RG_INT_MASK_VSRAM_CPUL_OC_MASK               0x1
#define PMIC_RG_INT_MASK_VSRAM_CPUL_OC_SHIFT              5
#define PMIC_RG_INT_MASK_VSRAM_APU_OC_ADDR                \
	MT6363_LDO_TOP_INT_MASK_CON1
#define PMIC_RG_INT_MASK_VSRAM_APU_OC_MASK                0x1
#define PMIC_RG_INT_MASK_VSRAM_APU_OC_SHIFT               6
#define PMIC_RG_INT_MASK_VAUX18_OC_ADDR                   \
	MT6363_LDO_TOP_INT_MASK_CON1
#define PMIC_RG_INT_MASK_VAUX18_OC_MASK                   0x1
#define PMIC_RG_INT_MASK_VAUX18_OC_SHIFT                  7
#define PMIC_LDO_INT_MASK_CON1_SET_ADDR                   \
	MT6363_LDO_TOP_INT_MASK_CON1_SET
#define PMIC_LDO_INT_MASK_CON1_SET_MASK                   0xFF
#define PMIC_LDO_INT_MASK_CON1_SET_SHIFT                  0
#define PMIC_LDO_INT_MASK_CON1_CLR_ADDR                   \
	MT6363_LDO_TOP_INT_MASK_CON1_CLR
#define PMIC_LDO_INT_MASK_CON1_CLR_MASK                   0xFF
#define PMIC_LDO_INT_MASK_CON1_CLR_SHIFT                  0
#define PMIC_RG_INT_MASK_VEMC_OC_ADDR                     \
	MT6363_LDO_TOP_INT_MASK_CON2
#define PMIC_RG_INT_MASK_VEMC_OC_MASK                     0x1
#define PMIC_RG_INT_MASK_VEMC_OC_SHIFT                    0
#define PMIC_RG_INT_MASK_VUFS12_OC_ADDR                   \
	MT6363_LDO_TOP_INT_MASK_CON2
#define PMIC_RG_INT_MASK_VUFS12_OC_MASK                   0x1
#define PMIC_RG_INT_MASK_VUFS12_OC_SHIFT                  1
#define PMIC_RG_INT_MASK_VUFS18_OC_ADDR                   \
	MT6363_LDO_TOP_INT_MASK_CON2
#define PMIC_RG_INT_MASK_VUFS18_OC_MASK                   0x1
#define PMIC_RG_INT_MASK_VUFS18_OC_SHIFT                  2
#define PMIC_RG_INT_MASK_VIO18_OC_ADDR                    \
	MT6363_LDO_TOP_INT_MASK_CON2
#define PMIC_RG_INT_MASK_VIO18_OC_MASK                    0x1
#define PMIC_RG_INT_MASK_VIO18_OC_SHIFT                   3
#define PMIC_RG_INT_MASK_VIO075_OC_ADDR                   \
	MT6363_LDO_TOP_INT_MASK_CON2
#define PMIC_RG_INT_MASK_VIO075_OC_MASK                   0x1
#define PMIC_RG_INT_MASK_VIO075_OC_SHIFT                  4
#define PMIC_RG_INT_MASK_VA12_1_OC_ADDR                   \
	MT6363_LDO_TOP_INT_MASK_CON2
#define PMIC_RG_INT_MASK_VA12_1_OC_MASK                   0x1
#define PMIC_RG_INT_MASK_VA12_1_OC_SHIFT                  5
#define PMIC_RG_INT_MASK_VA12_2_OC_ADDR                   \
	MT6363_LDO_TOP_INT_MASK_CON2
#define PMIC_RG_INT_MASK_VA12_2_OC_MASK                   0x1
#define PMIC_RG_INT_MASK_VA12_2_OC_SHIFT                  6
#define PMIC_RG_INT_MASK_VA15_OC_ADDR                     \
	MT6363_LDO_TOP_INT_MASK_CON2
#define PMIC_RG_INT_MASK_VA15_OC_MASK                     0x1
#define PMIC_RG_INT_MASK_VA15_OC_SHIFT                    7
#define PMIC_LDO_INT_MASK_CON2_SET_ADDR                   \
	MT6363_LDO_TOP_INT_MASK_CON2_SET
#define PMIC_LDO_INT_MASK_CON2_SET_MASK                   0xFF
#define PMIC_LDO_INT_MASK_CON2_SET_SHIFT                  0
#define PMIC_LDO_INT_MASK_CON2_CLR_ADDR                   \
	MT6363_LDO_TOP_INT_MASK_CON2_CLR
#define PMIC_LDO_INT_MASK_CON2_CLR_MASK                   0xFF
#define PMIC_LDO_INT_MASK_CON2_CLR_SHIFT                  0
#define PMIC_RG_INT_MASK_VM18_OC_ADDR                     \
	MT6363_LDO_TOP_INT_MASK_CON3
#define PMIC_RG_INT_MASK_VM18_OC_MASK                     0x1
#define PMIC_RG_INT_MASK_VM18_OC_SHIFT                    0
#define PMIC_LDO_INT_MASK_CON3_SET_ADDR                   \
	MT6363_LDO_TOP_INT_MASK_CON3_SET
#define PMIC_LDO_INT_MASK_CON3_SET_MASK                   0xFF
#define PMIC_LDO_INT_MASK_CON3_SET_SHIFT                  0
#define PMIC_LDO_INT_MASK_CON3_CLR_ADDR                   \
	MT6363_LDO_TOP_INT_MASK_CON3_CLR
#define PMIC_LDO_INT_MASK_CON3_CLR_MASK                   0xFF
#define PMIC_LDO_INT_MASK_CON3_CLR_SHIFT                  0
#define PMIC_RG_INT_STATUS_VCN15_OC_ADDR                  \
	MT6363_LDO_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_VCN15_OC_MASK                  0x1
#define PMIC_RG_INT_STATUS_VCN15_OC_SHIFT                 0
#define PMIC_RG_INT_STATUS_VCN13_OC_ADDR                  \
	MT6363_LDO_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_VCN13_OC_MASK                  0x1
#define PMIC_RG_INT_STATUS_VCN13_OC_SHIFT                 1
#define PMIC_RG_INT_STATUS_VRF09_OC_ADDR                  \
	MT6363_LDO_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_VRF09_OC_MASK                  0x1
#define PMIC_RG_INT_STATUS_VRF09_OC_SHIFT                 2
#define PMIC_RG_INT_STATUS_VRF12_OC_ADDR                  \
	MT6363_LDO_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_VRF12_OC_MASK                  0x1
#define PMIC_RG_INT_STATUS_VRF12_OC_SHIFT                 3
#define PMIC_RG_INT_STATUS_VRF13_OC_ADDR                  \
	MT6363_LDO_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_VRF13_OC_MASK                  0x1
#define PMIC_RG_INT_STATUS_VRF13_OC_SHIFT                 4
#define PMIC_RG_INT_STATUS_VRF18_OC_ADDR                  \
	MT6363_LDO_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_VRF18_OC_MASK                  0x1
#define PMIC_RG_INT_STATUS_VRF18_OC_SHIFT                 5
#define PMIC_RG_INT_STATUS_VRFIO18_OC_ADDR                \
	MT6363_LDO_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_VRFIO18_OC_MASK                0x1
#define PMIC_RG_INT_STATUS_VRFIO18_OC_SHIFT               6
#define PMIC_RG_INT_STATUS_VSRAM_DIGRF_OC_ADDR            \
	MT6363_LDO_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_VSRAM_DIGRF_OC_MASK            0x1
#define PMIC_RG_INT_STATUS_VSRAM_DIGRF_OC_SHIFT           7
#define PMIC_RG_INT_STATUS_VSRAM_MDFE_OC_ADDR             \
	MT6363_LDO_TOP_INT_STATUS1
#define PMIC_RG_INT_STATUS_VSRAM_MDFE_OC_MASK             0x1
#define PMIC_RG_INT_STATUS_VSRAM_MDFE_OC_SHIFT            0
#define PMIC_RG_INT_STATUS_VSRAM_MODEM_OC_ADDR            \
	MT6363_LDO_TOP_INT_STATUS1
#define PMIC_RG_INT_STATUS_VSRAM_MODEM_OC_MASK            0x1
#define PMIC_RG_INT_STATUS_VSRAM_MODEM_OC_SHIFT           1
#define PMIC_RG_INT_STATUS_VTREF18_OC_ADDR                \
	MT6363_LDO_TOP_INT_STATUS1
#define PMIC_RG_INT_STATUS_VTREF18_OC_MASK                0x1
#define PMIC_RG_INT_STATUS_VTREF18_OC_SHIFT               2
#define PMIC_RG_INT_STATUS_VSRAM_CPUB_OC_ADDR             \
	MT6363_LDO_TOP_INT_STATUS1
#define PMIC_RG_INT_STATUS_VSRAM_CPUB_OC_MASK             0x1
#define PMIC_RG_INT_STATUS_VSRAM_CPUB_OC_SHIFT            3
#define PMIC_RG_INT_STATUS_VSRAM_CPUM_OC_ADDR             \
	MT6363_LDO_TOP_INT_STATUS1
#define PMIC_RG_INT_STATUS_VSRAM_CPUM_OC_MASK             0x1
#define PMIC_RG_INT_STATUS_VSRAM_CPUM_OC_SHIFT            4
#define PMIC_RG_INT_STATUS_VSRAM_CPUL_OC_ADDR             \
	MT6363_LDO_TOP_INT_STATUS1
#define PMIC_RG_INT_STATUS_VSRAM_CPUL_OC_MASK             0x1
#define PMIC_RG_INT_STATUS_VSRAM_CPUL_OC_SHIFT            5
#define PMIC_RG_INT_STATUS_VSRAM_APU_OC_ADDR              \
	MT6363_LDO_TOP_INT_STATUS1
#define PMIC_RG_INT_STATUS_VSRAM_APU_OC_MASK              0x1
#define PMIC_RG_INT_STATUS_VSRAM_APU_OC_SHIFT             6
#define PMIC_RG_INT_STATUS_VAUX18_OC_ADDR                 \
	MT6363_LDO_TOP_INT_STATUS1
#define PMIC_RG_INT_STATUS_VAUX18_OC_MASK                 0x1
#define PMIC_RG_INT_STATUS_VAUX18_OC_SHIFT                7
#define PMIC_RG_INT_STATUS_VEMC_OC_ADDR                   \
	MT6363_LDO_TOP_INT_STATUS2
#define PMIC_RG_INT_STATUS_VEMC_OC_MASK                   0x1
#define PMIC_RG_INT_STATUS_VEMC_OC_SHIFT                  0
#define PMIC_RG_INT_STATUS_VUFS12_OC_ADDR                 \
	MT6363_LDO_TOP_INT_STATUS2
#define PMIC_RG_INT_STATUS_VUFS12_OC_MASK                 0x1
#define PMIC_RG_INT_STATUS_VUFS12_OC_SHIFT                1
#define PMIC_RG_INT_STATUS_VUFS18_OC_ADDR                 \
	MT6363_LDO_TOP_INT_STATUS2
#define PMIC_RG_INT_STATUS_VUFS18_OC_MASK                 0x1
#define PMIC_RG_INT_STATUS_VUFS18_OC_SHIFT                2
#define PMIC_RG_INT_STATUS_VIO18_OC_ADDR                  \
	MT6363_LDO_TOP_INT_STATUS2
#define PMIC_RG_INT_STATUS_VIO18_OC_MASK                  0x1
#define PMIC_RG_INT_STATUS_VIO18_OC_SHIFT                 3
#define PMIC_RG_INT_STATUS_VIO075_OC_ADDR                 \
	MT6363_LDO_TOP_INT_STATUS2
#define PMIC_RG_INT_STATUS_VIO075_OC_MASK                 0x1
#define PMIC_RG_INT_STATUS_VIO075_OC_SHIFT                4
#define PMIC_RG_INT_STATUS_VA12_1_OC_ADDR                 \
	MT6363_LDO_TOP_INT_STATUS2
#define PMIC_RG_INT_STATUS_VA12_1_OC_MASK                 0x1
#define PMIC_RG_INT_STATUS_VA12_1_OC_SHIFT                5
#define PMIC_RG_INT_STATUS_VA12_2_OC_ADDR                 \
	MT6363_LDO_TOP_INT_STATUS2
#define PMIC_RG_INT_STATUS_VA12_2_OC_MASK                 0x1
#define PMIC_RG_INT_STATUS_VA12_2_OC_SHIFT                6
#define PMIC_RG_INT_STATUS_VA15_OC_ADDR                   \
	MT6363_LDO_TOP_INT_STATUS2
#define PMIC_RG_INT_STATUS_VA15_OC_MASK                   0x1
#define PMIC_RG_INT_STATUS_VA15_OC_SHIFT                  7
#define PMIC_RG_INT_STATUS_VM18_OC_ADDR                   \
	MT6363_LDO_TOP_INT_STATUS3
#define PMIC_RG_INT_STATUS_VM18_OC_MASK                   0x1
#define PMIC_RG_INT_STATUS_VM18_OC_SHIFT                  0
#define PMIC_RG_INT_RAW_STATUS_VCN15_OC_ADDR              \
	MT6363_LDO_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_VCN15_OC_MASK              0x1
#define PMIC_RG_INT_RAW_STATUS_VCN15_OC_SHIFT             0
#define PMIC_RG_INT_RAW_STATUS_VCN13_OC_ADDR              \
	MT6363_LDO_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_VCN13_OC_MASK              0x1
#define PMIC_RG_INT_RAW_STATUS_VCN13_OC_SHIFT             1
#define PMIC_RG_INT_RAW_STATUS_VRF09_OC_ADDR              \
	MT6363_LDO_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_VRF09_OC_MASK              0x1
#define PMIC_RG_INT_RAW_STATUS_VRF09_OC_SHIFT             2
#define PMIC_RG_INT_RAW_STATUS_VRF12_OC_ADDR              \
	MT6363_LDO_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_VRF12_OC_MASK              0x1
#define PMIC_RG_INT_RAW_STATUS_VRF12_OC_SHIFT             3
#define PMIC_RG_INT_RAW_STATUS_VRF13_OC_ADDR              \
	MT6363_LDO_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_VRF13_OC_MASK              0x1
#define PMIC_RG_INT_RAW_STATUS_VRF13_OC_SHIFT             4
#define PMIC_RG_INT_RAW_STATUS_VRF18_OC_ADDR              \
	MT6363_LDO_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_VRF18_OC_MASK              0x1
#define PMIC_RG_INT_RAW_STATUS_VRF18_OC_SHIFT             5
#define PMIC_RG_INT_RAW_STATUS_VRFIO18_OC_ADDR            \
	MT6363_LDO_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_VRFIO18_OC_MASK            0x1
#define PMIC_RG_INT_RAW_STATUS_VRFIO18_OC_SHIFT           6
#define PMIC_RG_INT_RAW_STATUS_VSRAM_DIGRF_OC_ADDR        \
	MT6363_LDO_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_VSRAM_DIGRF_OC_MASK        0x1
#define PMIC_RG_INT_RAW_STATUS_VSRAM_DIGRF_OC_SHIFT       7
#define PMIC_RG_INT_RAW_STATUS_VSRAM_MDFE_OC_ADDR         \
	MT6363_LDO_TOP_INT_RAW_STATUS1
#define PMIC_RG_INT_RAW_STATUS_VSRAM_MDFE_OC_MASK         0x1
#define PMIC_RG_INT_RAW_STATUS_VSRAM_MDFE_OC_SHIFT        0
#define PMIC_RG_INT_RAW_STATUS_VSRAM_MODEM_OC_ADDR        \
	MT6363_LDO_TOP_INT_RAW_STATUS1
#define PMIC_RG_INT_RAW_STATUS_VSRAM_MODEM_OC_MASK        0x1
#define PMIC_RG_INT_RAW_STATUS_VSRAM_MODEM_OC_SHIFT       1
#define PMIC_RG_INT_RAW_STATUS_VTREF18_OC_ADDR            \
	MT6363_LDO_TOP_INT_RAW_STATUS1
#define PMIC_RG_INT_RAW_STATUS_VTREF18_OC_MASK            0x1
#define PMIC_RG_INT_RAW_STATUS_VTREF18_OC_SHIFT           2
#define PMIC_RG_INT_RAW_STATUS_VSRAM_CPUB_OC_ADDR         \
	MT6363_LDO_TOP_INT_RAW_STATUS1
#define PMIC_RG_INT_RAW_STATUS_VSRAM_CPUB_OC_MASK         0x1
#define PMIC_RG_INT_RAW_STATUS_VSRAM_CPUB_OC_SHIFT        3
#define PMIC_RG_INT_RAW_STATUS_VSRAM_CPUM_OC_ADDR         \
	MT6363_LDO_TOP_INT_RAW_STATUS1
#define PMIC_RG_INT_RAW_STATUS_VSRAM_CPUM_OC_MASK         0x1
#define PMIC_RG_INT_RAW_STATUS_VSRAM_CPUM_OC_SHIFT        4
#define PMIC_RG_INT_RAW_STATUS_VSRAM_CPUL_OC_ADDR         \
	MT6363_LDO_TOP_INT_RAW_STATUS1
#define PMIC_RG_INT_RAW_STATUS_VSRAM_CPUL_OC_MASK         0x1
#define PMIC_RG_INT_RAW_STATUS_VSRAM_CPUL_OC_SHIFT        5
#define PMIC_RG_INT_RAW_STATUS_VSRAM_APU_OC_ADDR          \
	MT6363_LDO_TOP_INT_RAW_STATUS1
#define PMIC_RG_INT_RAW_STATUS_VSRAM_APU_OC_MASK          0x1
#define PMIC_RG_INT_RAW_STATUS_VSRAM_APU_OC_SHIFT         6
#define PMIC_RG_INT_RAW_STATUS_VAUX18_OC_ADDR             \
	MT6363_LDO_TOP_INT_RAW_STATUS1
#define PMIC_RG_INT_RAW_STATUS_VAUX18_OC_MASK             0x1
#define PMIC_RG_INT_RAW_STATUS_VAUX18_OC_SHIFT            7
#define PMIC_RG_INT_RAW_STATUS_VEMC_OC_ADDR               \
	MT6363_LDO_TOP_INT_RAW_STATUS2
#define PMIC_RG_INT_RAW_STATUS_VEMC_OC_MASK               0x1
#define PMIC_RG_INT_RAW_STATUS_VEMC_OC_SHIFT              0
#define PMIC_RG_INT_RAW_STATUS_VUFS12_OC_ADDR             \
	MT6363_LDO_TOP_INT_RAW_STATUS2
#define PMIC_RG_INT_RAW_STATUS_VUFS12_OC_MASK             0x1
#define PMIC_RG_INT_RAW_STATUS_VUFS12_OC_SHIFT            1
#define PMIC_RG_INT_RAW_STATUS_VUFS18_OC_ADDR             \
	MT6363_LDO_TOP_INT_RAW_STATUS2
#define PMIC_RG_INT_RAW_STATUS_VUFS18_OC_MASK             0x1
#define PMIC_RG_INT_RAW_STATUS_VUFS18_OC_SHIFT            2
#define PMIC_RG_INT_RAW_STATUS_VIO18_OC_ADDR              \
	MT6363_LDO_TOP_INT_RAW_STATUS2
#define PMIC_RG_INT_RAW_STATUS_VIO18_OC_MASK              0x1
#define PMIC_RG_INT_RAW_STATUS_VIO18_OC_SHIFT             3
#define PMIC_RG_INT_RAW_STATUS_VIO075_OC_ADDR             \
	MT6363_LDO_TOP_INT_RAW_STATUS2
#define PMIC_RG_INT_RAW_STATUS_VIO075_OC_MASK             0x1
#define PMIC_RG_INT_RAW_STATUS_VIO075_OC_SHIFT            4
#define PMIC_RG_INT_RAW_STATUS_VA12_1_OC_ADDR             \
	MT6363_LDO_TOP_INT_RAW_STATUS2
#define PMIC_RG_INT_RAW_STATUS_VA12_1_OC_MASK             0x1
#define PMIC_RG_INT_RAW_STATUS_VA12_1_OC_SHIFT            5
#define PMIC_RG_INT_RAW_STATUS_VA12_2_OC_ADDR             \
	MT6363_LDO_TOP_INT_RAW_STATUS2
#define PMIC_RG_INT_RAW_STATUS_VA12_2_OC_MASK             0x1
#define PMIC_RG_INT_RAW_STATUS_VA12_2_OC_SHIFT            6
#define PMIC_RG_INT_RAW_STATUS_VA15_OC_ADDR               \
	MT6363_LDO_TOP_INT_RAW_STATUS2
#define PMIC_RG_INT_RAW_STATUS_VA15_OC_MASK               0x1
#define PMIC_RG_INT_RAW_STATUS_VA15_OC_SHIFT              7
#define PMIC_RG_INT_RAW_STATUS_VM18_OC_ADDR               \
	MT6363_LDO_TOP_INT_RAW_STATUS3
#define PMIC_RG_INT_RAW_STATUS_VM18_OC_MASK               0x1
#define PMIC_RG_INT_RAW_STATUS_VM18_OC_SHIFT              0
#define PMIC_RG_LDO_MON_FLAG_SEL_ADDR                     \
	MT6363_LDO_TEST_CON0
#define PMIC_RG_LDO_MON_FLAG_SEL_MASK                     0xFF
#define PMIC_RG_LDO_MON_FLAG_SEL_SHIFT                    0
#define PMIC_RG_LDO_INT_FLAG_EN_ADDR                      \
	MT6363_LDO_TEST_CON1
#define PMIC_RG_LDO_INT_FLAG_EN_MASK                      0x1
#define PMIC_RG_LDO_INT_FLAG_EN_SHIFT                     1
#define PMIC_RG_LDO_MON_GRP_SEL_ADDR                      \
	MT6363_LDO_TEST_CON1
#define PMIC_RG_LDO_MON_GRP_SEL_MASK                      0x1
#define PMIC_RG_LDO_MON_GRP_SEL_SHIFT                     2
#define PMIC_RG_LDO_WDT_MODE_ADDR                         \
	MT6363_LDO_TOP_CON0
#define PMIC_RG_LDO_WDT_MODE_MASK                         0x1
#define PMIC_RG_LDO_WDT_MODE_SHIFT                        0
#define PMIC_RG_LDO_DUMMY_LOAD_GATED_DIS_ADDR             \
	MT6363_LDO_TOP_CON0
#define PMIC_RG_LDO_DUMMY_LOAD_GATED_DIS_MASK             0x1
#define PMIC_RG_LDO_DUMMY_LOAD_GATED_DIS_SHIFT            1
#define PMIC_RG_LDO_LP_PROT_DISABLE_ADDR                  \
	MT6363_LDO_TOP_CON0
#define PMIC_RG_LDO_LP_PROT_DISABLE_MASK                  0x1
#define PMIC_RG_LDO_LP_PROT_DISABLE_SHIFT                 2
#define PMIC_RG_LDO_SLEEP_CTRL_MODE_ADDR                  \
	MT6363_LDO_TOP_CON0
#define PMIC_RG_LDO_SLEEP_CTRL_MODE_MASK                  0x1
#define PMIC_RG_LDO_SLEEP_CTRL_MODE_SHIFT                 3
#define PMIC_RG_LDO_TOP_RSV1_ADDR                         \
	MT6363_LDO_TOP_CON1
#define PMIC_RG_LDO_TOP_RSV1_MASK                         0xF
#define PMIC_RG_LDO_TOP_RSV1_SHIFT                        0
#define PMIC_RG_LDO_TOP_RSV0_ADDR                         \
	MT6363_LDO_TOP_CON1
#define PMIC_RG_LDO_TOP_RSV0_MASK                         0xF
#define PMIC_RG_LDO_TOP_RSV0_SHIFT                        4
#define PMIC_RG_VAUX18_OFF_ACKTIME_SEL_ADDR               \
	MT6363_VAUX18_ACK
#define PMIC_RG_VAUX18_OFF_ACKTIME_SEL_MASK               0x1
#define PMIC_RG_VAUX18_OFF_ACKTIME_SEL_SHIFT              0
#define PMIC_RG_VAUX18_LP_ACKTIME_SEL_ADDR                \
	MT6363_VAUX18_ACK
#define PMIC_RG_VAUX18_LP_ACKTIME_SEL_MASK                0x1
#define PMIC_RG_VAUX18_LP_ACKTIME_SEL_SHIFT               1
#define PMIC_RG_VTREF18_OFF_ACKTIME_SEL_ADDR              \
	MT6363_VTREF18_ACK
#define PMIC_RG_VTREF18_OFF_ACKTIME_SEL_MASK              0x1
#define PMIC_RG_VTREF18_OFF_ACKTIME_SEL_SHIFT             0
#define PMIC_RG_VTREF18_LP_ACKTIME_SEL_ADDR               \
	MT6363_VTREF18_ACK
#define PMIC_RG_VTREF18_LP_ACKTIME_SEL_MASK               0x1
#define PMIC_RG_VTREF18_LP_ACKTIME_SEL_SHIFT              1
#define PMIC_RG_LDO_TOP_RSV_BIT_0_ADDR                    \
	MT6363_VOW_DVS_CON
#define PMIC_RG_LDO_TOP_RSV_BIT_0_MASK                    0x1
#define PMIC_RG_LDO_TOP_RSV_BIT_0_SHIFT                   0
#define PMIC_RG_LDO_TOP_RSV_BIT_1_ADDR                    \
	MT6363_VOW_DVS_CON
#define PMIC_RG_LDO_TOP_RSV_BIT_1_MASK                    0x1
#define PMIC_RG_LDO_TOP_RSV_BIT_1_SHIFT                   1
#define PMIC_RG_LDO_HW_LP_CON_RSV_ADDR                    \
	MT6363_LDO_HW_LP_CON_RSV
#define PMIC_RG_LDO_HW_LP_CON_RSV_MASK                    0xF
#define PMIC_RG_LDO_HW_LP_CON_RSV_SHIFT                   0
#define PMIC_RG_LDO_VIO075_LP_MODE_ADDR                   \
	MT6363_LDO_VIO075_TEST_CON
#define PMIC_RG_LDO_VIO075_LP_MODE_MASK                   0x1
#define PMIC_RG_LDO_VIO075_LP_MODE_SHIFT                  0
#define PMIC_RG_LDO_VIO075_LP_MODE_SEL_ADDR               \
	MT6363_LDO_VIO075_TEST_CON
#define PMIC_RG_LDO_VIO075_LP_MODE_SEL_MASK               0x1
#define PMIC_RG_LDO_VIO075_LP_MODE_SEL_SHIFT              1
#define PMIC_RG_LDO_VSRAM_DIGRF_VOSEL_LIMIT_SEL_ADDR      \
	MT6363_LDO_VSRAM_VLIMIT_SEL0
#define PMIC_RG_LDO_VSRAM_DIGRF_VOSEL_LIMIT_SEL_MASK      0x3
#define PMIC_RG_LDO_VSRAM_DIGRF_VOSEL_LIMIT_SEL_SHIFT     0
#define PMIC_RG_LDO_VSRAM_MDFE_VOSEL_LIMIT_SEL_ADDR       \
	MT6363_LDO_VSRAM_VLIMIT_SEL0
#define PMIC_RG_LDO_VSRAM_MDFE_VOSEL_LIMIT_SEL_MASK       0x3
#define PMIC_RG_LDO_VSRAM_MDFE_VOSEL_LIMIT_SEL_SHIFT      2
#define PMIC_RG_LDO_VSRAM_MODEM_VOSEL_LIMIT_SEL_ADDR      \
	MT6363_LDO_VSRAM_VLIMIT_SEL0
#define PMIC_RG_LDO_VSRAM_MODEM_VOSEL_LIMIT_SEL_MASK      0x3
#define PMIC_RG_LDO_VSRAM_MODEM_VOSEL_LIMIT_SEL_SHIFT     4
#define PMIC_RG_LDO_VSRAM_CPUB_VOSEL_LIMIT_SEL_ADDR       \
	MT6363_LDO_VSRAM_VLIMIT_SEL1
#define PMIC_RG_LDO_VSRAM_CPUB_VOSEL_LIMIT_SEL_MASK       0x3
#define PMIC_RG_LDO_VSRAM_CPUB_VOSEL_LIMIT_SEL_SHIFT      0
#define PMIC_RG_LDO_VSRAM_CPUM_VOSEL_LIMIT_SEL_ADDR       \
	MT6363_LDO_VSRAM_VLIMIT_SEL1
#define PMIC_RG_LDO_VSRAM_CPUM_VOSEL_LIMIT_SEL_MASK       0x3
#define PMIC_RG_LDO_VSRAM_CPUM_VOSEL_LIMIT_SEL_SHIFT      2
#define PMIC_RG_LDO_VSRAM_CPUL_VOSEL_LIMIT_SEL_ADDR       \
	MT6363_LDO_VSRAM_VLIMIT_SEL1
#define PMIC_RG_LDO_VSRAM_CPUL_VOSEL_LIMIT_SEL_MASK       0x3
#define PMIC_RG_LDO_VSRAM_CPUL_VOSEL_LIMIT_SEL_SHIFT      4
#define PMIC_RG_LDO_VSRAM_APU_VOSEL_LIMIT_SEL_ADDR        \
	MT6363_LDO_VSRAM_VLIMIT_SEL1
#define PMIC_RG_LDO_VSRAM_APU_VOSEL_LIMIT_SEL_MASK        0x3
#define PMIC_RG_LDO_VSRAM_APU_VOSEL_LIMIT_SEL_SHIFT       6
#define PMIC_RG_VRC_LDO_VSRAM_DIGRF_VOSEL_ADDR            \
	MT6363_LDO_VSRAM_DIGRF_VOSEL
#define PMIC_RG_VRC_LDO_VSRAM_DIGRF_VOSEL_MASK            0x7F
#define PMIC_RG_VRC_LDO_VSRAM_DIGRF_VOSEL_SHIFT           0
#define PMIC_RG_VRC_LDO_VSRAM_MDFE_VOSEL_ADDR             \
	MT6363_LDO_VSRAM_MDFE_VOSEL
#define PMIC_RG_VRC_LDO_VSRAM_MDFE_VOSEL_MASK             0x7F
#define PMIC_RG_VRC_LDO_VSRAM_MDFE_VOSEL_SHIFT            0
#define PMIC_RG_VRC_LDO_VSRAM_MODEM_VOSEL_ADDR            \
	MT6363_LDO_VSRAM_MODEM_VOSEL
#define PMIC_RG_VRC_LDO_VSRAM_MODEM_VOSEL_MASK            0x7F
#define PMIC_RG_VRC_LDO_VSRAM_MODEM_VOSEL_SHIFT           0
#define PMIC_RG_VCN13_VOSEL_ADDR                          \
	MT6363_LDO_VCN13_VOSEL
#define PMIC_RG_VCN13_VOSEL_MASK                          0xF
#define PMIC_RG_VCN13_VOSEL_SHIFT                         0
#define PMIC_RG_VEMC_VOSEL_0_ADDR                         \
	MT6363_LDO_VEMC_VOSEL
#define PMIC_RG_VEMC_VOSEL_0_MASK                         0xF
#define PMIC_RG_VEMC_VOSEL_0_SHIFT                        0
#define PMIC_RG_VEMC_VOSEL_1_ADDR                         \
	MT6363_LDO_VEMC_VOSEL
#define PMIC_RG_VEMC_VOSEL_1_MASK                         0xF
#define PMIC_RG_VEMC_VOSEL_1_SHIFT                        4
#define PMIC_DA_VEMC_VOSEL_ADDR                           \
	MT6363_LDO_VEMC_TRAP_MON0
#define PMIC_DA_VEMC_VOSEL_MASK                           0xF
#define PMIC_DA_VEMC_VOSEL_SHIFT                          0
#define PMIC_DA_VEMC_VOCAL_ADDR                           \
	MT6363_LDO_VEMC_TRAP_MON0
#define PMIC_DA_VEMC_VOCAL_MASK                           0xF
#define PMIC_DA_VEMC_VOCAL_SHIFT                          4
#define PMIC_DA_VEMC_VOTRIM_ADDR                          \
	MT6363_LDO_VEMC_TRAP_MON1
#define PMIC_DA_VEMC_VOTRIM_MASK                          0xF
#define PMIC_DA_VEMC_VOTRIM_SHIFT                         0
#define PMIC_DA_VEMC_VO_F_TRIM_ADDR                       \
	MT6363_LDO_VEMC_TRAP_MON1
#define PMIC_DA_VEMC_VO_F_TRIM_MASK                       0x1
#define PMIC_DA_VEMC_VO_F_TRIM_SHIFT                      4
#define PMIC_LDO_TOP_ELR_LEN_ADDR                         \
	MT6363_LDO_TOP_ELR_NUM
#define PMIC_LDO_TOP_ELR_LEN_MASK                         0xFF
#define PMIC_LDO_TOP_ELR_LEN_SHIFT                        0
#define PMIC_RG_LDO_VSRAM_CPUB_VOSEL_ADDR                 \
	MT6363_LDO_VSRAM_CPUB_ELR
#define PMIC_RG_LDO_VSRAM_CPUB_VOSEL_MASK                 0x7F
#define PMIC_RG_LDO_VSRAM_CPUB_VOSEL_SHIFT                0
#define PMIC_RG_LDO_VSRAM_CPUM_VOSEL_ADDR                 \
	MT6363_LDO_VSRAM_CPUM_ELR
#define PMIC_RG_LDO_VSRAM_CPUM_VOSEL_MASK                 0x7F
#define PMIC_RG_LDO_VSRAM_CPUM_VOSEL_SHIFT                0
#define PMIC_RG_LDO_VSRAM_CPUL_VOSEL_ADDR                 \
	MT6363_LDO_VSRAM_CPUL_ELR
#define PMIC_RG_LDO_VSRAM_CPUL_VOSEL_MASK                 0x7F
#define PMIC_RG_LDO_VSRAM_CPUL_VOSEL_SHIFT                0
#define PMIC_RG_LDO_VSRAM_APU_VOSEL_ADDR                  \
	MT6363_LDO_VSRAM_APU_ELR
#define PMIC_RG_LDO_VSRAM_APU_VOSEL_MASK                  0x7F
#define PMIC_RG_LDO_VSRAM_APU_VOSEL_SHIFT                 0
#define PMIC_RG_LDO_VRF09_STBTD_1_ELR_ADDR                \
	MT6363_LDO_STB_ELR0
#define PMIC_RG_LDO_VRF09_STBTD_1_ELR_MASK                0x1
#define PMIC_RG_LDO_VRF09_STBTD_1_ELR_SHIFT               0
#define PMIC_RG_LDO_VRF12_STBTD_1_ELR_ADDR                \
	MT6363_LDO_STB_ELR0
#define PMIC_RG_LDO_VRF12_STBTD_1_ELR_MASK                0x1
#define PMIC_RG_LDO_VRF12_STBTD_1_ELR_SHIFT               1
#define PMIC_RG_LDO_VRF13_STBTD_1_ELR_ADDR                \
	MT6363_LDO_STB_ELR0
#define PMIC_RG_LDO_VRF13_STBTD_1_ELR_MASK                0x1
#define PMIC_RG_LDO_VRF13_STBTD_1_ELR_SHIFT               2
#define PMIC_RG_LDO_VRF18_STBTD_1_ELR_ADDR                \
	MT6363_LDO_STB_ELR0
#define PMIC_RG_LDO_VRF18_STBTD_1_ELR_MASK                0x1
#define PMIC_RG_LDO_VRF18_STBTD_1_ELR_SHIFT               3
#define PMIC_RG_LDO_VRFIO18_STBTD_1_ELR_ADDR              \
	MT6363_LDO_STB_ELR0
#define PMIC_RG_LDO_VRFIO18_STBTD_1_ELR_MASK              0x1
#define PMIC_RG_LDO_VRFIO18_STBTD_1_ELR_SHIFT             4
#define PMIC_RG_LDO_VSRAM_DIGRF_STBTD_1_ELR_ADDR          \
	MT6363_LDO_STB_ELR0
#define PMIC_RG_LDO_VSRAM_DIGRF_STBTD_1_ELR_MASK          0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_STBTD_1_ELR_SHIFT         5
#define PMIC_RG_LDO_VSRAM_MDFE_STBTD_1_ELR_ADDR           \
	MT6363_LDO_STB_ELR0
#define PMIC_RG_LDO_VSRAM_MDFE_STBTD_1_ELR_MASK           0x1
#define PMIC_RG_LDO_VSRAM_MDFE_STBTD_1_ELR_SHIFT          6
#define PMIC_RG_LDO_VSRAM_MODEM_STBTD_1_ELR_ADDR          \
	MT6363_LDO_STB_ELR0
#define PMIC_RG_LDO_VSRAM_MODEM_STBTD_1_ELR_MASK          0x1
#define PMIC_RG_LDO_VSRAM_MODEM_STBTD_1_ELR_SHIFT         7
#define PMIC_RG_LDO_VSRAM_CPUB_STBTD_1_ELR_ADDR           \
	MT6363_LDO_STB_ELR1
#define PMIC_RG_LDO_VSRAM_CPUB_STBTD_1_ELR_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUB_STBTD_1_ELR_SHIFT          0
#define PMIC_RG_LDO_VSRAM_CPUM_STBTD_1_ELR_ADDR           \
	MT6363_LDO_STB_ELR1
#define PMIC_RG_LDO_VSRAM_CPUM_STBTD_1_ELR_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUM_STBTD_1_ELR_SHIFT          1
#define PMIC_RG_LDO_VSRAM_CPUL_STBTD_1_ELR_ADDR           \
	MT6363_LDO_STB_ELR1
#define PMIC_RG_LDO_VSRAM_CPUL_STBTD_1_ELR_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUL_STBTD_1_ELR_SHIFT          2
#define PMIC_RG_LDO_VSRAM_APU_STBTD_1_ELR_ADDR            \
	MT6363_LDO_STB_ELR1
#define PMIC_RG_LDO_VSRAM_APU_STBTD_1_ELR_MASK            0x1
#define PMIC_RG_LDO_VSRAM_APU_STBTD_1_ELR_SHIFT           3
#define PMIC_RG_LDO_VAUX18_STBTD_1_ELR_ADDR               \
	MT6363_LDO_STB_ELR1
#define PMIC_RG_LDO_VAUX18_STBTD_1_ELR_MASK               0x1
#define PMIC_RG_LDO_VAUX18_STBTD_1_ELR_SHIFT              4
#define PMIC_RG_LDO_VEMC_STBTD_1_ELR_ADDR                 \
	MT6363_LDO_STB_ELR1
#define PMIC_RG_LDO_VEMC_STBTD_1_ELR_MASK                 0x1
#define PMIC_RG_LDO_VEMC_STBTD_1_ELR_SHIFT                5
#define PMIC_RG_LDO_VUFS12_STBTD_1_ELR_ADDR               \
	MT6363_LDO_STB_ELR1
#define PMIC_RG_LDO_VUFS12_STBTD_1_ELR_MASK               0x1
#define PMIC_RG_LDO_VUFS12_STBTD_1_ELR_SHIFT              6
#define PMIC_RG_LDO_VUFS18_STBTD_1_ELR_ADDR               \
	MT6363_LDO_STB_ELR1
#define PMIC_RG_LDO_VUFS18_STBTD_1_ELR_MASK               0x1
#define PMIC_RG_LDO_VUFS18_STBTD_1_ELR_SHIFT              7
#define PMIC_RG_LDO_VIO18_STBTD_1_ELR_ADDR                \
	MT6363_LDO_STB_ELR2
#define PMIC_RG_LDO_VIO18_STBTD_1_ELR_MASK                0x1
#define PMIC_RG_LDO_VIO18_STBTD_1_ELR_SHIFT               0
#define PMIC_RG_LDO_VIO075_STBTD_1_ELR_ADDR               \
	MT6363_LDO_STB_ELR2
#define PMIC_RG_LDO_VIO075_STBTD_1_ELR_MASK               0x1
#define PMIC_RG_LDO_VIO075_STBTD_1_ELR_SHIFT              1
#define PMIC_RG_LDO_VA12_1_STBTD_1_ELR_ADDR               \
	MT6363_LDO_STB_ELR2
#define PMIC_RG_LDO_VA12_1_STBTD_1_ELR_MASK               0x1
#define PMIC_RG_LDO_VA12_1_STBTD_1_ELR_SHIFT              2
#define PMIC_RG_LDO_VA12_2_STBTD_1_ELR_ADDR               \
	MT6363_LDO_STB_ELR2
#define PMIC_RG_LDO_VA12_2_STBTD_1_ELR_MASK               0x1
#define PMIC_RG_LDO_VA12_2_STBTD_1_ELR_SHIFT              3
#define PMIC_RG_LDO_VA15_STBTD_1_ELR_ADDR                 \
	MT6363_LDO_STB_ELR2
#define PMIC_RG_LDO_VA15_STBTD_1_ELR_MASK                 0x1
#define PMIC_RG_LDO_VA15_STBTD_1_ELR_SHIFT                4
#define PMIC_RG_LDO_VM18_STBTD_1_ELR_ADDR                 \
	MT6363_LDO_STB_ELR2
#define PMIC_RG_LDO_VM18_STBTD_1_ELR_MASK                 0x1
#define PMIC_RG_LDO_VM18_STBTD_1_ELR_SHIFT                5
#define PMIC_RG_VEMC_VO_F_TRIM_0_ADDR                     \
	MT6363_LDO_STB_ELR2
#define PMIC_RG_VEMC_VO_F_TRIM_0_MASK                     0x1
#define PMIC_RG_VEMC_VO_F_TRIM_0_SHIFT                    6
#define PMIC_RG_VEMC_VO_F_TRIM_1_ADDR                     \
	MT6363_LDO_STB_ELR2
#define PMIC_RG_VEMC_VO_F_TRIM_1_MASK                     0x1
#define PMIC_RG_VEMC_VO_F_TRIM_1_SHIFT                    7
#define PMIC_RG_VEMC_VOCAL_0_ADDR                         \
	MT6363_LDO_VEMC_ELR_0
#define PMIC_RG_VEMC_VOCAL_0_MASK                         0xF
#define PMIC_RG_VEMC_VOCAL_0_SHIFT                        0
#define PMIC_RG_VEMC_VOTRIM_0_ADDR                        \
	MT6363_LDO_VEMC_ELR_0
#define PMIC_RG_VEMC_VOTRIM_0_MASK                        0xF
#define PMIC_RG_VEMC_VOTRIM_0_SHIFT                       4
#define PMIC_RG_VEMC_VOCAL_1_ADDR                         \
	MT6363_LDO_VEMC_ELR_1
#define PMIC_RG_VEMC_VOCAL_1_MASK                         0xF
#define PMIC_RG_VEMC_VOCAL_1_SHIFT                        0
#define PMIC_RG_VEMC_VOTRIM_1_ADDR                        \
	MT6363_LDO_VEMC_ELR_1
#define PMIC_RG_VEMC_VOTRIM_1_MASK                        0xF
#define PMIC_RG_VEMC_VOTRIM_1_SHIFT                       4
#define PMIC_LDO_GNR0_ANA_ID_ADDR                         \
	MT6363_LDO_GNR0_ANA_ID
#define PMIC_LDO_GNR0_ANA_ID_MASK                         0xFF
#define PMIC_LDO_GNR0_ANA_ID_SHIFT                        0
#define PMIC_LDO_GNR0_DIG_ID_ADDR                         \
	MT6363_LDO_GNR0_DIG_ID
#define PMIC_LDO_GNR0_DIG_ID_MASK                         0xFF
#define PMIC_LDO_GNR0_DIG_ID_SHIFT                        0
#define PMIC_LDO_GNR0_ANA_MINOR_REV_ADDR                  \
	MT6363_LDO_GNR0_ANA_REV
#define PMIC_LDO_GNR0_ANA_MINOR_REV_MASK                  0xF
#define PMIC_LDO_GNR0_ANA_MINOR_REV_SHIFT                 0
#define PMIC_LDO_GNR0_ANA_MAJOR_REV_ADDR                  \
	MT6363_LDO_GNR0_ANA_REV
#define PMIC_LDO_GNR0_ANA_MAJOR_REV_MASK                  0xF
#define PMIC_LDO_GNR0_ANA_MAJOR_REV_SHIFT                 4
#define PMIC_LDO_GNR0_DIG_MINOR_REV_ADDR                  \
	MT6363_LDO_GNR0_DIG_REV
#define PMIC_LDO_GNR0_DIG_MINOR_REV_MASK                  0xF
#define PMIC_LDO_GNR0_DIG_MINOR_REV_SHIFT                 0
#define PMIC_LDO_GNR0_DIG_MAJOR_REV_ADDR                  \
	MT6363_LDO_GNR0_DIG_REV
#define PMIC_LDO_GNR0_DIG_MAJOR_REV_MASK                  0xF
#define PMIC_LDO_GNR0_DIG_MAJOR_REV_SHIFT                 4
#define PMIC_LDO_GNR0_DSN_CBS_ADDR                        \
	MT6363_LDO_GNR0_DSN_DBI
#define PMIC_LDO_GNR0_DSN_CBS_MASK                        0x3
#define PMIC_LDO_GNR0_DSN_CBS_SHIFT                       0
#define PMIC_LDO_GNR0_DSN_BIX_ADDR                        \
	MT6363_LDO_GNR0_DSN_DBI
#define PMIC_LDO_GNR0_DSN_BIX_MASK                        0x3
#define PMIC_LDO_GNR0_DSN_BIX_SHIFT                       2
#define PMIC_LDO_GNR0_DSN_ESP_ADDR                        \
	MT6363_LDO_GNR0_DSN_ESP
#define PMIC_LDO_GNR0_DSN_ESP_MASK                        0xFF
#define PMIC_LDO_GNR0_DSN_ESP_SHIFT                       0
#define PMIC_LDO_GNR0_DSN_FPI_ADDR                        \
	MT6363_LDO_GNR0_DSN_DXI
#define PMIC_LDO_GNR0_DSN_FPI_MASK                        0xFF
#define PMIC_LDO_GNR0_DSN_FPI_SHIFT                       0
#define PMIC_RG_LDO_VCN15_EN_ADDR                         \
	MT6363_LDO_VCN15_CON0
#define PMIC_RG_LDO_VCN15_EN_MASK                         0x1
#define PMIC_RG_LDO_VCN15_EN_SHIFT                        0
#define PMIC_RG_LDO_VCN15_LP_ADDR                         \
	MT6363_LDO_VCN15_CON0
#define PMIC_RG_LDO_VCN15_LP_MASK                         0x1
#define PMIC_RG_LDO_VCN15_LP_SHIFT                        1
#define PMIC_RG_LDO_VCN15_STBTD_ADDR                      \
	MT6363_LDO_VCN15_CON1
#define PMIC_RG_LDO_VCN15_STBTD_MASK                      0x3
#define PMIC_RG_LDO_VCN15_STBTD_SHIFT                     0
#define PMIC_RG_LDO_VCN15_ULP_ADDR                        \
	MT6363_LDO_VCN15_CON1
#define PMIC_RG_LDO_VCN15_ULP_MASK                        0x1
#define PMIC_RG_LDO_VCN15_ULP_SHIFT                       2
#define PMIC_RG_LDO_VCN15_ONLV_EN_ADDR                    \
	MT6363_LDO_VCN15_CON1
#define PMIC_RG_LDO_VCN15_ONLV_EN_MASK                    0x1
#define PMIC_RG_LDO_VCN15_ONLV_EN_SHIFT                   3
#define PMIC_RG_LDO_VCN15_OCFB_EN_ADDR                    \
	MT6363_LDO_VCN15_CON1
#define PMIC_RG_LDO_VCN15_OCFB_EN_MASK                    0x1
#define PMIC_RG_LDO_VCN15_OCFB_EN_SHIFT                   4
#define PMIC_RG_LDO_VCN15_OC_MODE_ADDR                    \
	MT6363_LDO_VCN15_CON1
#define PMIC_RG_LDO_VCN15_OC_MODE_MASK                    0x1
#define PMIC_RG_LDO_VCN15_OC_MODE_SHIFT                   5
#define PMIC_RG_LDO_VCN15_OC_TSEL_ADDR                    \
	MT6363_LDO_VCN15_CON1
#define PMIC_RG_LDO_VCN15_OC_TSEL_MASK                    0x1
#define PMIC_RG_LDO_VCN15_OC_TSEL_SHIFT                   6
#define PMIC_RG_LDO_VCN15_DUMMY_LOAD_ADDR                 \
	MT6363_LDO_VCN15_CON2
#define PMIC_RG_LDO_VCN15_DUMMY_LOAD_MASK                 0x3
#define PMIC_RG_LDO_VCN15_DUMMY_LOAD_SHIFT                0
#define PMIC_RG_LDO_VCN15_STB_26M_CKEN_EN_ADDR            \
	MT6363_LDO_VCN15_CON2
#define PMIC_RG_LDO_VCN15_STB_26M_CKEN_EN_MASK            0x1
#define PMIC_RG_LDO_VCN15_STB_26M_CKEN_EN_SHIFT           6
#define PMIC_RG_LDO_VCN15_CK_SW_MODE_ADDR                 \
	MT6363_LDO_VCN15_CON2
#define PMIC_RG_LDO_VCN15_CK_SW_MODE_MASK                 0x1
#define PMIC_RG_LDO_VCN15_CK_SW_MODE_SHIFT                7
#define PMIC_RG_LDO_VCN15_B_STB_FORCE_ADDR                \
	MT6363_LDO_VCN15_TEST_CON0
#define PMIC_RG_LDO_VCN15_B_STB_FORCE_MASK                0x1
#define PMIC_RG_LDO_VCN15_B_STB_FORCE_SHIFT               4
#define PMIC_RG_LDO_VCN15_L_STB_FORCE_ADDR                \
	MT6363_LDO_VCN15_TEST_CON0
#define PMIC_RG_LDO_VCN15_L_STB_FORCE_MASK                0x1
#define PMIC_RG_LDO_VCN15_L_STB_FORCE_SHIFT               5
#define PMIC_DA_VCN15_B_EN_ADDR                           \
	MT6363_LDO_VCN15_MON
#define PMIC_DA_VCN15_B_EN_MASK                           0x1
#define PMIC_DA_VCN15_B_EN_SHIFT                          0
#define PMIC_DA_VCN15_B_STB_ADDR                          \
	MT6363_LDO_VCN15_MON
#define PMIC_DA_VCN15_B_STB_MASK                          0x1
#define PMIC_DA_VCN15_B_STB_SHIFT                         1
#define PMIC_DA_VCN15_B_LP_ADDR                           \
	MT6363_LDO_VCN15_MON
#define PMIC_DA_VCN15_B_LP_MASK                           0x1
#define PMIC_DA_VCN15_B_LP_SHIFT                          2
#define PMIC_DA_VCN15_L_EN_ADDR                           \
	MT6363_LDO_VCN15_MON
#define PMIC_DA_VCN15_L_EN_MASK                           0x1
#define PMIC_DA_VCN15_L_EN_SHIFT                          3
#define PMIC_DA_VCN15_L_STB_ADDR                          \
	MT6363_LDO_VCN15_MON
#define PMIC_DA_VCN15_L_STB_MASK                          0x1
#define PMIC_DA_VCN15_L_STB_SHIFT                         4
#define PMIC_DA_VCN15_OCFB_EN_ADDR                        \
	MT6363_LDO_VCN15_MON
#define PMIC_DA_VCN15_OCFB_EN_MASK                        0x1
#define PMIC_DA_VCN15_OCFB_EN_SHIFT                       5
#define PMIC_DA_VCN15_DUMMY_LOAD_ADDR                     \
	MT6363_LDO_VCN15_MON
#define PMIC_DA_VCN15_DUMMY_LOAD_MASK                     0x3
#define PMIC_DA_VCN15_DUMMY_LOAD_SHIFT                    6
#define PMIC_RG_LDO_VCN15_RC0_OP_EN_ADDR                  \
	MT6363_LDO_VCN15_OP_EN0
#define PMIC_RG_LDO_VCN15_RC0_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VCN15_RC0_OP_EN_SHIFT                 0
#define PMIC_RG_LDO_VCN15_RC1_OP_EN_ADDR                  \
	MT6363_LDO_VCN15_OP_EN0
#define PMIC_RG_LDO_VCN15_RC1_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VCN15_RC1_OP_EN_SHIFT                 1
#define PMIC_RG_LDO_VCN15_RC2_OP_EN_ADDR                  \
	MT6363_LDO_VCN15_OP_EN0
#define PMIC_RG_LDO_VCN15_RC2_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VCN15_RC2_OP_EN_SHIFT                 2
#define PMIC_RG_LDO_VCN15_RC3_OP_EN_ADDR                  \
	MT6363_LDO_VCN15_OP_EN0
#define PMIC_RG_LDO_VCN15_RC3_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VCN15_RC3_OP_EN_SHIFT                 3
#define PMIC_RG_LDO_VCN15_RC4_OP_EN_ADDR                  \
	MT6363_LDO_VCN15_OP_EN0
#define PMIC_RG_LDO_VCN15_RC4_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VCN15_RC4_OP_EN_SHIFT                 4
#define PMIC_RG_LDO_VCN15_RC5_OP_EN_ADDR                  \
	MT6363_LDO_VCN15_OP_EN0
#define PMIC_RG_LDO_VCN15_RC5_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VCN15_RC5_OP_EN_SHIFT                 5
#define PMIC_RG_LDO_VCN15_RC6_OP_EN_ADDR                  \
	MT6363_LDO_VCN15_OP_EN0
#define PMIC_RG_LDO_VCN15_RC6_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VCN15_RC6_OP_EN_SHIFT                 6
#define PMIC_RG_LDO_VCN15_RC7_OP_EN_ADDR                  \
	MT6363_LDO_VCN15_OP_EN0
#define PMIC_RG_LDO_VCN15_RC7_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VCN15_RC7_OP_EN_SHIFT                 7
#define PMIC_RG_LDO_VCN15_RC8_OP_EN_ADDR                  \
	MT6363_LDO_VCN15_OP_EN1
#define PMIC_RG_LDO_VCN15_RC8_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VCN15_RC8_OP_EN_SHIFT                 0
#define PMIC_RG_LDO_VCN15_RC9_OP_EN_ADDR                  \
	MT6363_LDO_VCN15_OP_EN1
#define PMIC_RG_LDO_VCN15_RC9_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VCN15_RC9_OP_EN_SHIFT                 1
#define PMIC_RG_LDO_VCN15_RC10_OP_EN_ADDR                 \
	MT6363_LDO_VCN15_OP_EN1
#define PMIC_RG_LDO_VCN15_RC10_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VCN15_RC10_OP_EN_SHIFT                2
#define PMIC_RG_LDO_VCN15_RC11_OP_EN_ADDR                 \
	MT6363_LDO_VCN15_OP_EN1
#define PMIC_RG_LDO_VCN15_RC11_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VCN15_RC11_OP_EN_SHIFT                3
#define PMIC_RG_LDO_VCN15_RC12_OP_EN_ADDR                 \
	MT6363_LDO_VCN15_OP_EN1
#define PMIC_RG_LDO_VCN15_RC12_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VCN15_RC12_OP_EN_SHIFT                4
#define PMIC_RG_LDO_VCN15_RC13_OP_EN_ADDR                 \
	MT6363_LDO_VCN15_OP_EN1
#define PMIC_RG_LDO_VCN15_RC13_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VCN15_RC13_OP_EN_SHIFT                5
#define PMIC_RG_LDO_VCN15_HW0_OP_EN_ADDR                  \
	MT6363_LDO_VCN15_OP_EN2
#define PMIC_RG_LDO_VCN15_HW0_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VCN15_HW0_OP_EN_SHIFT                 0
#define PMIC_RG_LDO_VCN15_HW1_OP_EN_ADDR                  \
	MT6363_LDO_VCN15_OP_EN2
#define PMIC_RG_LDO_VCN15_HW1_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VCN15_HW1_OP_EN_SHIFT                 1
#define PMIC_RG_LDO_VCN15_HW2_OP_EN_ADDR                  \
	MT6363_LDO_VCN15_OP_EN2
#define PMIC_RG_LDO_VCN15_HW2_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VCN15_HW2_OP_EN_SHIFT                 2
#define PMIC_RG_LDO_VCN15_HW3_OP_EN_ADDR                  \
	MT6363_LDO_VCN15_OP_EN2
#define PMIC_RG_LDO_VCN15_HW3_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VCN15_HW3_OP_EN_SHIFT                 3
#define PMIC_RG_LDO_VCN15_HW4_OP_EN_ADDR                  \
	MT6363_LDO_VCN15_OP_EN2
#define PMIC_RG_LDO_VCN15_HW4_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VCN15_HW4_OP_EN_SHIFT                 4
#define PMIC_RG_LDO_VCN15_HW5_OP_EN_ADDR                  \
	MT6363_LDO_VCN15_OP_EN2
#define PMIC_RG_LDO_VCN15_HW5_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VCN15_HW5_OP_EN_SHIFT                 5
#define PMIC_RG_LDO_VCN15_HW6_OP_EN_ADDR                  \
	MT6363_LDO_VCN15_OP_EN2
#define PMIC_RG_LDO_VCN15_HW6_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VCN15_HW6_OP_EN_SHIFT                 6
#define PMIC_RG_LDO_VCN15_SW_OP_EN_ADDR                   \
	MT6363_LDO_VCN15_OP_EN2
#define PMIC_RG_LDO_VCN15_SW_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VCN15_SW_OP_EN_SHIFT                  7
#define PMIC_RG_LDO_VCN15_RC0_OP_CFG_ADDR                 \
	MT6363_LDO_VCN15_OP_CFG0
#define PMIC_RG_LDO_VCN15_RC0_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VCN15_RC0_OP_CFG_SHIFT                0
#define PMIC_RG_LDO_VCN15_RC1_OP_CFG_ADDR                 \
	MT6363_LDO_VCN15_OP_CFG0
#define PMIC_RG_LDO_VCN15_RC1_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VCN15_RC1_OP_CFG_SHIFT                1
#define PMIC_RG_LDO_VCN15_RC2_OP_CFG_ADDR                 \
	MT6363_LDO_VCN15_OP_CFG0
#define PMIC_RG_LDO_VCN15_RC2_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VCN15_RC2_OP_CFG_SHIFT                2
#define PMIC_RG_LDO_VCN15_RC3_OP_CFG_ADDR                 \
	MT6363_LDO_VCN15_OP_CFG0
#define PMIC_RG_LDO_VCN15_RC3_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VCN15_RC3_OP_CFG_SHIFT                3
#define PMIC_RG_LDO_VCN15_RC4_OP_CFG_ADDR                 \
	MT6363_LDO_VCN15_OP_CFG0
#define PMIC_RG_LDO_VCN15_RC4_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VCN15_RC4_OP_CFG_SHIFT                4
#define PMIC_RG_LDO_VCN15_RC5_OP_CFG_ADDR                 \
	MT6363_LDO_VCN15_OP_CFG0
#define PMIC_RG_LDO_VCN15_RC5_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VCN15_RC5_OP_CFG_SHIFT                5
#define PMIC_RG_LDO_VCN15_RC6_OP_CFG_ADDR                 \
	MT6363_LDO_VCN15_OP_CFG0
#define PMIC_RG_LDO_VCN15_RC6_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VCN15_RC6_OP_CFG_SHIFT                6
#define PMIC_RG_LDO_VCN15_RC7_OP_CFG_ADDR                 \
	MT6363_LDO_VCN15_OP_CFG0
#define PMIC_RG_LDO_VCN15_RC7_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VCN15_RC7_OP_CFG_SHIFT                7
#define PMIC_RG_LDO_VCN15_RC8_OP_CFG_ADDR                 \
	MT6363_LDO_VCN15_OP_CFG1
#define PMIC_RG_LDO_VCN15_RC8_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VCN15_RC8_OP_CFG_SHIFT                0
#define PMIC_RG_LDO_VCN15_RC9_OP_CFG_ADDR                 \
	MT6363_LDO_VCN15_OP_CFG1
#define PMIC_RG_LDO_VCN15_RC9_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VCN15_RC9_OP_CFG_SHIFT                1
#define PMIC_RG_LDO_VCN15_RC10_OP_CFG_ADDR                \
	MT6363_LDO_VCN15_OP_CFG1
#define PMIC_RG_LDO_VCN15_RC10_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VCN15_RC10_OP_CFG_SHIFT               2
#define PMIC_RG_LDO_VCN15_RC11_OP_CFG_ADDR                \
	MT6363_LDO_VCN15_OP_CFG1
#define PMIC_RG_LDO_VCN15_RC11_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VCN15_RC11_OP_CFG_SHIFT               3
#define PMIC_RG_LDO_VCN15_RC12_OP_CFG_ADDR                \
	MT6363_LDO_VCN15_OP_CFG1
#define PMIC_RG_LDO_VCN15_RC12_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VCN15_RC12_OP_CFG_SHIFT               4
#define PMIC_RG_LDO_VCN15_RC13_OP_CFG_ADDR                \
	MT6363_LDO_VCN15_OP_CFG1
#define PMIC_RG_LDO_VCN15_RC13_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VCN15_RC13_OP_CFG_SHIFT               5
#define PMIC_RG_LDO_VCN15_HW0_OP_CFG_ADDR                 \
	MT6363_LDO_VCN15_OP_CFG2
#define PMIC_RG_LDO_VCN15_HW0_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VCN15_HW0_OP_CFG_SHIFT                0
#define PMIC_RG_LDO_VCN15_HW1_OP_CFG_ADDR                 \
	MT6363_LDO_VCN15_OP_CFG2
#define PMIC_RG_LDO_VCN15_HW1_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VCN15_HW1_OP_CFG_SHIFT                1
#define PMIC_RG_LDO_VCN15_HW2_OP_CFG_ADDR                 \
	MT6363_LDO_VCN15_OP_CFG2
#define PMIC_RG_LDO_VCN15_HW2_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VCN15_HW2_OP_CFG_SHIFT                2
#define PMIC_RG_LDO_VCN15_HW3_OP_CFG_ADDR                 \
	MT6363_LDO_VCN15_OP_CFG2
#define PMIC_RG_LDO_VCN15_HW3_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VCN15_HW3_OP_CFG_SHIFT                3
#define PMIC_RG_LDO_VCN15_HW4_OP_CFG_ADDR                 \
	MT6363_LDO_VCN15_OP_CFG2
#define PMIC_RG_LDO_VCN15_HW4_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VCN15_HW4_OP_CFG_SHIFT                4
#define PMIC_RG_LDO_VCN15_HW5_OP_CFG_ADDR                 \
	MT6363_LDO_VCN15_OP_CFG2
#define PMIC_RG_LDO_VCN15_HW5_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VCN15_HW5_OP_CFG_SHIFT                5
#define PMIC_RG_LDO_VCN15_HW6_OP_CFG_ADDR                 \
	MT6363_LDO_VCN15_OP_CFG2
#define PMIC_RG_LDO_VCN15_HW6_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VCN15_HW6_OP_CFG_SHIFT                6
#define PMIC_RG_LDO_VCN15_SW_OP_CFG_ADDR                  \
	MT6363_LDO_VCN15_OP_CFG2
#define PMIC_RG_LDO_VCN15_SW_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VCN15_SW_OP_CFG_SHIFT                 7
#define PMIC_RG_LDO_VCN15_RC0_OP_MODE_ADDR                \
	MT6363_LDO_VCN15_OP_MODE0
#define PMIC_RG_LDO_VCN15_RC0_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VCN15_RC0_OP_MODE_SHIFT               0
#define PMIC_RG_LDO_VCN15_RC1_OP_MODE_ADDR                \
	MT6363_LDO_VCN15_OP_MODE0
#define PMIC_RG_LDO_VCN15_RC1_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VCN15_RC1_OP_MODE_SHIFT               1
#define PMIC_RG_LDO_VCN15_RC2_OP_MODE_ADDR                \
	MT6363_LDO_VCN15_OP_MODE0
#define PMIC_RG_LDO_VCN15_RC2_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VCN15_RC2_OP_MODE_SHIFT               2
#define PMIC_RG_LDO_VCN15_RC3_OP_MODE_ADDR                \
	MT6363_LDO_VCN15_OP_MODE0
#define PMIC_RG_LDO_VCN15_RC3_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VCN15_RC3_OP_MODE_SHIFT               3
#define PMIC_RG_LDO_VCN15_RC4_OP_MODE_ADDR                \
	MT6363_LDO_VCN15_OP_MODE0
#define PMIC_RG_LDO_VCN15_RC4_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VCN15_RC4_OP_MODE_SHIFT               4
#define PMIC_RG_LDO_VCN15_RC5_OP_MODE_ADDR                \
	MT6363_LDO_VCN15_OP_MODE0
#define PMIC_RG_LDO_VCN15_RC5_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VCN15_RC5_OP_MODE_SHIFT               5
#define PMIC_RG_LDO_VCN15_RC6_OP_MODE_ADDR                \
	MT6363_LDO_VCN15_OP_MODE0
#define PMIC_RG_LDO_VCN15_RC6_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VCN15_RC6_OP_MODE_SHIFT               6
#define PMIC_RG_LDO_VCN15_RC7_OP_MODE_ADDR                \
	MT6363_LDO_VCN15_OP_MODE0
#define PMIC_RG_LDO_VCN15_RC7_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VCN15_RC7_OP_MODE_SHIFT               7
#define PMIC_RG_LDO_VCN15_RC8_OP_MODE_ADDR                \
	MT6363_LDO_VCN15_OP_MODE1
#define PMIC_RG_LDO_VCN15_RC8_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VCN15_RC8_OP_MODE_SHIFT               0
#define PMIC_RG_LDO_VCN15_RC9_OP_MODE_ADDR                \
	MT6363_LDO_VCN15_OP_MODE1
#define PMIC_RG_LDO_VCN15_RC9_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VCN15_RC9_OP_MODE_SHIFT               1
#define PMIC_RG_LDO_VCN15_RC10_OP_MODE_ADDR               \
	MT6363_LDO_VCN15_OP_MODE1
#define PMIC_RG_LDO_VCN15_RC10_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VCN15_RC10_OP_MODE_SHIFT              2
#define PMIC_RG_LDO_VCN15_RC11_OP_MODE_ADDR               \
	MT6363_LDO_VCN15_OP_MODE1
#define PMIC_RG_LDO_VCN15_RC11_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VCN15_RC11_OP_MODE_SHIFT              3
#define PMIC_RG_LDO_VCN15_RC12_OP_MODE_ADDR               \
	MT6363_LDO_VCN15_OP_MODE1
#define PMIC_RG_LDO_VCN15_RC12_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VCN15_RC12_OP_MODE_SHIFT              4
#define PMIC_RG_LDO_VCN15_RC13_OP_MODE_ADDR               \
	MT6363_LDO_VCN15_OP_MODE1
#define PMIC_RG_LDO_VCN15_RC13_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VCN15_RC13_OP_MODE_SHIFT              5
#define PMIC_RG_LDO_VCN15_HW0_OP_MODE_ADDR                \
	MT6363_LDO_VCN15_OP_MODE2
#define PMIC_RG_LDO_VCN15_HW0_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VCN15_HW0_OP_MODE_SHIFT               0
#define PMIC_RG_LDO_VCN15_HW1_OP_MODE_ADDR                \
	MT6363_LDO_VCN15_OP_MODE2
#define PMIC_RG_LDO_VCN15_HW1_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VCN15_HW1_OP_MODE_SHIFT               1
#define PMIC_RG_LDO_VCN15_HW2_OP_MODE_ADDR                \
	MT6363_LDO_VCN15_OP_MODE2
#define PMIC_RG_LDO_VCN15_HW2_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VCN15_HW2_OP_MODE_SHIFT               2
#define PMIC_RG_LDO_VCN15_HW3_OP_MODE_ADDR                \
	MT6363_LDO_VCN15_OP_MODE2
#define PMIC_RG_LDO_VCN15_HW3_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VCN15_HW3_OP_MODE_SHIFT               3
#define PMIC_RG_LDO_VCN15_HW4_OP_MODE_ADDR                \
	MT6363_LDO_VCN15_OP_MODE2
#define PMIC_RG_LDO_VCN15_HW4_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VCN15_HW4_OP_MODE_SHIFT               4
#define PMIC_RG_LDO_VCN15_HW5_OP_MODE_ADDR                \
	MT6363_LDO_VCN15_OP_MODE2
#define PMIC_RG_LDO_VCN15_HW5_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VCN15_HW5_OP_MODE_SHIFT               5
#define PMIC_RG_LDO_VCN15_HW6_OP_MODE_ADDR                \
	MT6363_LDO_VCN15_OP_MODE2
#define PMIC_RG_LDO_VCN15_HW6_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VCN15_HW6_OP_MODE_SHIFT               6
#define PMIC_RG_LDO_VRF09_EN_ADDR                         \
	MT6363_LDO_VRF09_CON0
#define PMIC_RG_LDO_VRF09_EN_MASK                         0x1
#define PMIC_RG_LDO_VRF09_EN_SHIFT                        0
#define PMIC_RG_LDO_VRF09_LP_ADDR                         \
	MT6363_LDO_VRF09_CON0
#define PMIC_RG_LDO_VRF09_LP_MASK                         0x1
#define PMIC_RG_LDO_VRF09_LP_SHIFT                        1
#define PMIC_RG_LDO_VRF09_STBTD_ADDR                      \
	MT6363_LDO_VRF09_CON1
#define PMIC_RG_LDO_VRF09_STBTD_MASK                      0x3
#define PMIC_RG_LDO_VRF09_STBTD_SHIFT                     0
#define PMIC_RG_LDO_VRF09_ULP_ADDR                        \
	MT6363_LDO_VRF09_CON1
#define PMIC_RG_LDO_VRF09_ULP_MASK                        0x1
#define PMIC_RG_LDO_VRF09_ULP_SHIFT                       2
#define PMIC_RG_LDO_VRF09_ONLV_EN_ADDR                    \
	MT6363_LDO_VRF09_CON1
#define PMIC_RG_LDO_VRF09_ONLV_EN_MASK                    0x1
#define PMIC_RG_LDO_VRF09_ONLV_EN_SHIFT                   3
#define PMIC_RG_LDO_VRF09_OCFB_EN_ADDR                    \
	MT6363_LDO_VRF09_CON1
#define PMIC_RG_LDO_VRF09_OCFB_EN_MASK                    0x1
#define PMIC_RG_LDO_VRF09_OCFB_EN_SHIFT                   4
#define PMIC_RG_LDO_VRF09_OC_MODE_ADDR                    \
	MT6363_LDO_VRF09_CON1
#define PMIC_RG_LDO_VRF09_OC_MODE_MASK                    0x1
#define PMIC_RG_LDO_VRF09_OC_MODE_SHIFT                   5
#define PMIC_RG_LDO_VRF09_OC_TSEL_ADDR                    \
	MT6363_LDO_VRF09_CON1
#define PMIC_RG_LDO_VRF09_OC_TSEL_MASK                    0x1
#define PMIC_RG_LDO_VRF09_OC_TSEL_SHIFT                   6
#define PMIC_RG_LDO_VRF09_DUMMY_LOAD_ADDR                 \
	MT6363_LDO_VRF09_CON2
#define PMIC_RG_LDO_VRF09_DUMMY_LOAD_MASK                 0x3
#define PMIC_RG_LDO_VRF09_DUMMY_LOAD_SHIFT                0
#define PMIC_RG_LDO_VRF09_STB_26M_CKEN_EN_ADDR            \
	MT6363_LDO_VRF09_CON2
#define PMIC_RG_LDO_VRF09_STB_26M_CKEN_EN_MASK            0x1
#define PMIC_RG_LDO_VRF09_STB_26M_CKEN_EN_SHIFT           6
#define PMIC_RG_LDO_VRF09_CK_SW_MODE_ADDR                 \
	MT6363_LDO_VRF09_CON2
#define PMIC_RG_LDO_VRF09_CK_SW_MODE_MASK                 0x1
#define PMIC_RG_LDO_VRF09_CK_SW_MODE_SHIFT                7
#define PMIC_RG_LDO_VRF09_B_STB_FORCE_ADDR                \
	MT6363_LDO_VRF09_TEST_CON0
#define PMIC_RG_LDO_VRF09_B_STB_FORCE_MASK                0x1
#define PMIC_RG_LDO_VRF09_B_STB_FORCE_SHIFT               4
#define PMIC_RG_LDO_VRF09_L_STB_FORCE_ADDR                \
	MT6363_LDO_VRF09_TEST_CON0
#define PMIC_RG_LDO_VRF09_L_STB_FORCE_MASK                0x1
#define PMIC_RG_LDO_VRF09_L_STB_FORCE_SHIFT               5
#define PMIC_DA_VRF09_B_EN_ADDR                           \
	MT6363_LDO_VRF09_MON
#define PMIC_DA_VRF09_B_EN_MASK                           0x1
#define PMIC_DA_VRF09_B_EN_SHIFT                          0
#define PMIC_DA_VRF09_B_STB_ADDR                          \
	MT6363_LDO_VRF09_MON
#define PMIC_DA_VRF09_B_STB_MASK                          0x1
#define PMIC_DA_VRF09_B_STB_SHIFT                         1
#define PMIC_DA_VRF09_B_LP_ADDR                           \
	MT6363_LDO_VRF09_MON
#define PMIC_DA_VRF09_B_LP_MASK                           0x1
#define PMIC_DA_VRF09_B_LP_SHIFT                          2
#define PMIC_DA_VRF09_L_EN_ADDR                           \
	MT6363_LDO_VRF09_MON
#define PMIC_DA_VRF09_L_EN_MASK                           0x1
#define PMIC_DA_VRF09_L_EN_SHIFT                          3
#define PMIC_DA_VRF09_L_STB_ADDR                          \
	MT6363_LDO_VRF09_MON
#define PMIC_DA_VRF09_L_STB_MASK                          0x1
#define PMIC_DA_VRF09_L_STB_SHIFT                         4
#define PMIC_DA_VRF09_OCFB_EN_ADDR                        \
	MT6363_LDO_VRF09_MON
#define PMIC_DA_VRF09_OCFB_EN_MASK                        0x1
#define PMIC_DA_VRF09_OCFB_EN_SHIFT                       5
#define PMIC_DA_VRF09_DUMMY_LOAD_ADDR                     \
	MT6363_LDO_VRF09_MON
#define PMIC_DA_VRF09_DUMMY_LOAD_MASK                     0x3
#define PMIC_DA_VRF09_DUMMY_LOAD_SHIFT                    6
#define PMIC_RG_LDO_VRF09_RC0_OP_EN_ADDR                  \
	MT6363_LDO_VRF09_OP_EN0
#define PMIC_RG_LDO_VRF09_RC0_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VRF09_RC0_OP_EN_SHIFT                 0
#define PMIC_RG_LDO_VRF09_RC1_OP_EN_ADDR                  \
	MT6363_LDO_VRF09_OP_EN0
#define PMIC_RG_LDO_VRF09_RC1_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VRF09_RC1_OP_EN_SHIFT                 1
#define PMIC_RG_LDO_VRF09_RC2_OP_EN_ADDR                  \
	MT6363_LDO_VRF09_OP_EN0
#define PMIC_RG_LDO_VRF09_RC2_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VRF09_RC2_OP_EN_SHIFT                 2
#define PMIC_RG_LDO_VRF09_RC3_OP_EN_ADDR                  \
	MT6363_LDO_VRF09_OP_EN0
#define PMIC_RG_LDO_VRF09_RC3_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VRF09_RC3_OP_EN_SHIFT                 3
#define PMIC_RG_LDO_VRF09_RC4_OP_EN_ADDR                  \
	MT6363_LDO_VRF09_OP_EN0
#define PMIC_RG_LDO_VRF09_RC4_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VRF09_RC4_OP_EN_SHIFT                 4
#define PMIC_RG_LDO_VRF09_RC5_OP_EN_ADDR                  \
	MT6363_LDO_VRF09_OP_EN0
#define PMIC_RG_LDO_VRF09_RC5_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VRF09_RC5_OP_EN_SHIFT                 5
#define PMIC_RG_LDO_VRF09_RC6_OP_EN_ADDR                  \
	MT6363_LDO_VRF09_OP_EN0
#define PMIC_RG_LDO_VRF09_RC6_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VRF09_RC6_OP_EN_SHIFT                 6
#define PMIC_RG_LDO_VRF09_RC7_OP_EN_ADDR                  \
	MT6363_LDO_VRF09_OP_EN0
#define PMIC_RG_LDO_VRF09_RC7_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VRF09_RC7_OP_EN_SHIFT                 7
#define PMIC_RG_LDO_VRF09_RC8_OP_EN_ADDR                  \
	MT6363_LDO_VRF09_OP_EN1
#define PMIC_RG_LDO_VRF09_RC8_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VRF09_RC8_OP_EN_SHIFT                 0
#define PMIC_RG_LDO_VRF09_RC9_OP_EN_ADDR                  \
	MT6363_LDO_VRF09_OP_EN1
#define PMIC_RG_LDO_VRF09_RC9_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VRF09_RC9_OP_EN_SHIFT                 1
#define PMIC_RG_LDO_VRF09_RC10_OP_EN_ADDR                 \
	MT6363_LDO_VRF09_OP_EN1
#define PMIC_RG_LDO_VRF09_RC10_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VRF09_RC10_OP_EN_SHIFT                2
#define PMIC_RG_LDO_VRF09_RC11_OP_EN_ADDR                 \
	MT6363_LDO_VRF09_OP_EN1
#define PMIC_RG_LDO_VRF09_RC11_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VRF09_RC11_OP_EN_SHIFT                3
#define PMIC_RG_LDO_VRF09_RC12_OP_EN_ADDR                 \
	MT6363_LDO_VRF09_OP_EN1
#define PMIC_RG_LDO_VRF09_RC12_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VRF09_RC12_OP_EN_SHIFT                4
#define PMIC_RG_LDO_VRF09_RC13_OP_EN_ADDR                 \
	MT6363_LDO_VRF09_OP_EN1
#define PMIC_RG_LDO_VRF09_RC13_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VRF09_RC13_OP_EN_SHIFT                5
#define PMIC_RG_LDO_VRF09_HW0_OP_EN_ADDR                  \
	MT6363_LDO_VRF09_OP_EN2
#define PMIC_RG_LDO_VRF09_HW0_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VRF09_HW0_OP_EN_SHIFT                 0
#define PMIC_RG_LDO_VRF09_HW1_OP_EN_ADDR                  \
	MT6363_LDO_VRF09_OP_EN2
#define PMIC_RG_LDO_VRF09_HW1_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VRF09_HW1_OP_EN_SHIFT                 1
#define PMIC_RG_LDO_VRF09_HW2_OP_EN_ADDR                  \
	MT6363_LDO_VRF09_OP_EN2
#define PMIC_RG_LDO_VRF09_HW2_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VRF09_HW2_OP_EN_SHIFT                 2
#define PMIC_RG_LDO_VRF09_HW3_OP_EN_ADDR                  \
	MT6363_LDO_VRF09_OP_EN2
#define PMIC_RG_LDO_VRF09_HW3_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VRF09_HW3_OP_EN_SHIFT                 3
#define PMIC_RG_LDO_VRF09_HW4_OP_EN_ADDR                  \
	MT6363_LDO_VRF09_OP_EN2
#define PMIC_RG_LDO_VRF09_HW4_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VRF09_HW4_OP_EN_SHIFT                 4
#define PMIC_RG_LDO_VRF09_HW5_OP_EN_ADDR                  \
	MT6363_LDO_VRF09_OP_EN2
#define PMIC_RG_LDO_VRF09_HW5_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VRF09_HW5_OP_EN_SHIFT                 5
#define PMIC_RG_LDO_VRF09_HW6_OP_EN_ADDR                  \
	MT6363_LDO_VRF09_OP_EN2
#define PMIC_RG_LDO_VRF09_HW6_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VRF09_HW6_OP_EN_SHIFT                 6
#define PMIC_RG_LDO_VRF09_SW_OP_EN_ADDR                   \
	MT6363_LDO_VRF09_OP_EN2
#define PMIC_RG_LDO_VRF09_SW_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VRF09_SW_OP_EN_SHIFT                  7
#define PMIC_RG_LDO_VRF09_RC0_OP_CFG_ADDR                 \
	MT6363_LDO_VRF09_OP_CFG0
#define PMIC_RG_LDO_VRF09_RC0_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VRF09_RC0_OP_CFG_SHIFT                0
#define PMIC_RG_LDO_VRF09_RC1_OP_CFG_ADDR                 \
	MT6363_LDO_VRF09_OP_CFG0
#define PMIC_RG_LDO_VRF09_RC1_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VRF09_RC1_OP_CFG_SHIFT                1
#define PMIC_RG_LDO_VRF09_RC2_OP_CFG_ADDR                 \
	MT6363_LDO_VRF09_OP_CFG0
#define PMIC_RG_LDO_VRF09_RC2_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VRF09_RC2_OP_CFG_SHIFT                2
#define PMIC_RG_LDO_VRF09_RC3_OP_CFG_ADDR                 \
	MT6363_LDO_VRF09_OP_CFG0
#define PMIC_RG_LDO_VRF09_RC3_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VRF09_RC3_OP_CFG_SHIFT                3
#define PMIC_RG_LDO_VRF09_RC4_OP_CFG_ADDR                 \
	MT6363_LDO_VRF09_OP_CFG0
#define PMIC_RG_LDO_VRF09_RC4_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VRF09_RC4_OP_CFG_SHIFT                4
#define PMIC_RG_LDO_VRF09_RC5_OP_CFG_ADDR                 \
	MT6363_LDO_VRF09_OP_CFG0
#define PMIC_RG_LDO_VRF09_RC5_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VRF09_RC5_OP_CFG_SHIFT                5
#define PMIC_RG_LDO_VRF09_RC6_OP_CFG_ADDR                 \
	MT6363_LDO_VRF09_OP_CFG0
#define PMIC_RG_LDO_VRF09_RC6_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VRF09_RC6_OP_CFG_SHIFT                6
#define PMIC_RG_LDO_VRF09_RC7_OP_CFG_ADDR                 \
	MT6363_LDO_VRF09_OP_CFG0
#define PMIC_RG_LDO_VRF09_RC7_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VRF09_RC7_OP_CFG_SHIFT                7
#define PMIC_RG_LDO_VRF09_RC8_OP_CFG_ADDR                 \
	MT6363_LDO_VRF09_OP_CFG1
#define PMIC_RG_LDO_VRF09_RC8_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VRF09_RC8_OP_CFG_SHIFT                0
#define PMIC_RG_LDO_VRF09_RC9_OP_CFG_ADDR                 \
	MT6363_LDO_VRF09_OP_CFG1
#define PMIC_RG_LDO_VRF09_RC9_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VRF09_RC9_OP_CFG_SHIFT                1
#define PMIC_RG_LDO_VRF09_RC10_OP_CFG_ADDR                \
	MT6363_LDO_VRF09_OP_CFG1
#define PMIC_RG_LDO_VRF09_RC10_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VRF09_RC10_OP_CFG_SHIFT               2
#define PMIC_RG_LDO_VRF09_RC11_OP_CFG_ADDR                \
	MT6363_LDO_VRF09_OP_CFG1
#define PMIC_RG_LDO_VRF09_RC11_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VRF09_RC11_OP_CFG_SHIFT               3
#define PMIC_RG_LDO_VRF09_RC12_OP_CFG_ADDR                \
	MT6363_LDO_VRF09_OP_CFG1
#define PMIC_RG_LDO_VRF09_RC12_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VRF09_RC12_OP_CFG_SHIFT               4
#define PMIC_RG_LDO_VRF09_RC13_OP_CFG_ADDR                \
	MT6363_LDO_VRF09_OP_CFG1
#define PMIC_RG_LDO_VRF09_RC13_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VRF09_RC13_OP_CFG_SHIFT               5
#define PMIC_RG_LDO_VRF09_HW0_OP_CFG_ADDR                 \
	MT6363_LDO_VRF09_OP_CFG2
#define PMIC_RG_LDO_VRF09_HW0_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VRF09_HW0_OP_CFG_SHIFT                0
#define PMIC_RG_LDO_VRF09_HW1_OP_CFG_ADDR                 \
	MT6363_LDO_VRF09_OP_CFG2
#define PMIC_RG_LDO_VRF09_HW1_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VRF09_HW1_OP_CFG_SHIFT                1
#define PMIC_RG_LDO_VRF09_HW2_OP_CFG_ADDR                 \
	MT6363_LDO_VRF09_OP_CFG2
#define PMIC_RG_LDO_VRF09_HW2_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VRF09_HW2_OP_CFG_SHIFT                2
#define PMIC_RG_LDO_VRF09_HW3_OP_CFG_ADDR                 \
	MT6363_LDO_VRF09_OP_CFG2
#define PMIC_RG_LDO_VRF09_HW3_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VRF09_HW3_OP_CFG_SHIFT                3
#define PMIC_RG_LDO_VRF09_HW4_OP_CFG_ADDR                 \
	MT6363_LDO_VRF09_OP_CFG2
#define PMIC_RG_LDO_VRF09_HW4_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VRF09_HW4_OP_CFG_SHIFT                4
#define PMIC_RG_LDO_VRF09_HW5_OP_CFG_ADDR                 \
	MT6363_LDO_VRF09_OP_CFG2
#define PMIC_RG_LDO_VRF09_HW5_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VRF09_HW5_OP_CFG_SHIFT                5
#define PMIC_RG_LDO_VRF09_HW6_OP_CFG_ADDR                 \
	MT6363_LDO_VRF09_OP_CFG2
#define PMIC_RG_LDO_VRF09_HW6_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VRF09_HW6_OP_CFG_SHIFT                6
#define PMIC_RG_LDO_VRF09_SW_OP_CFG_ADDR                  \
	MT6363_LDO_VRF09_OP_CFG2
#define PMIC_RG_LDO_VRF09_SW_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VRF09_SW_OP_CFG_SHIFT                 7
#define PMIC_RG_LDO_VRF09_RC0_OP_MODE_ADDR                \
	MT6363_LDO_VRF09_OP_MODE0
#define PMIC_RG_LDO_VRF09_RC0_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VRF09_RC0_OP_MODE_SHIFT               0
#define PMIC_RG_LDO_VRF09_RC1_OP_MODE_ADDR                \
	MT6363_LDO_VRF09_OP_MODE0
#define PMIC_RG_LDO_VRF09_RC1_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VRF09_RC1_OP_MODE_SHIFT               1
#define PMIC_RG_LDO_VRF09_RC2_OP_MODE_ADDR                \
	MT6363_LDO_VRF09_OP_MODE0
#define PMIC_RG_LDO_VRF09_RC2_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VRF09_RC2_OP_MODE_SHIFT               2
#define PMIC_RG_LDO_VRF09_RC3_OP_MODE_ADDR                \
	MT6363_LDO_VRF09_OP_MODE0
#define PMIC_RG_LDO_VRF09_RC3_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VRF09_RC3_OP_MODE_SHIFT               3
#define PMIC_RG_LDO_VRF09_RC4_OP_MODE_ADDR                \
	MT6363_LDO_VRF09_OP_MODE0
#define PMIC_RG_LDO_VRF09_RC4_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VRF09_RC4_OP_MODE_SHIFT               4
#define PMIC_RG_LDO_VRF09_RC5_OP_MODE_ADDR                \
	MT6363_LDO_VRF09_OP_MODE0
#define PMIC_RG_LDO_VRF09_RC5_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VRF09_RC5_OP_MODE_SHIFT               5
#define PMIC_RG_LDO_VRF09_RC6_OP_MODE_ADDR                \
	MT6363_LDO_VRF09_OP_MODE0
#define PMIC_RG_LDO_VRF09_RC6_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VRF09_RC6_OP_MODE_SHIFT               6
#define PMIC_RG_LDO_VRF09_RC7_OP_MODE_ADDR                \
	MT6363_LDO_VRF09_OP_MODE0
#define PMIC_RG_LDO_VRF09_RC7_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VRF09_RC7_OP_MODE_SHIFT               7
#define PMIC_RG_LDO_VRF09_RC8_OP_MODE_ADDR                \
	MT6363_LDO_VRF09_OP_MODE1
#define PMIC_RG_LDO_VRF09_RC8_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VRF09_RC8_OP_MODE_SHIFT               0
#define PMIC_RG_LDO_VRF09_RC9_OP_MODE_ADDR                \
	MT6363_LDO_VRF09_OP_MODE1
#define PMIC_RG_LDO_VRF09_RC9_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VRF09_RC9_OP_MODE_SHIFT               1
#define PMIC_RG_LDO_VRF09_RC10_OP_MODE_ADDR               \
	MT6363_LDO_VRF09_OP_MODE1
#define PMIC_RG_LDO_VRF09_RC10_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VRF09_RC10_OP_MODE_SHIFT              2
#define PMIC_RG_LDO_VRF09_RC11_OP_MODE_ADDR               \
	MT6363_LDO_VRF09_OP_MODE1
#define PMIC_RG_LDO_VRF09_RC11_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VRF09_RC11_OP_MODE_SHIFT              3
#define PMIC_RG_LDO_VRF09_RC12_OP_MODE_ADDR               \
	MT6363_LDO_VRF09_OP_MODE1
#define PMIC_RG_LDO_VRF09_RC12_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VRF09_RC12_OP_MODE_SHIFT              4
#define PMIC_RG_LDO_VRF09_RC13_OP_MODE_ADDR               \
	MT6363_LDO_VRF09_OP_MODE1
#define PMIC_RG_LDO_VRF09_RC13_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VRF09_RC13_OP_MODE_SHIFT              5
#define PMIC_RG_LDO_VRF09_HW0_OP_MODE_ADDR                \
	MT6363_LDO_VRF09_OP_MODE2
#define PMIC_RG_LDO_VRF09_HW0_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VRF09_HW0_OP_MODE_SHIFT               0
#define PMIC_RG_LDO_VRF09_HW1_OP_MODE_ADDR                \
	MT6363_LDO_VRF09_OP_MODE2
#define PMIC_RG_LDO_VRF09_HW1_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VRF09_HW1_OP_MODE_SHIFT               1
#define PMIC_RG_LDO_VRF09_HW2_OP_MODE_ADDR                \
	MT6363_LDO_VRF09_OP_MODE2
#define PMIC_RG_LDO_VRF09_HW2_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VRF09_HW2_OP_MODE_SHIFT               2
#define PMIC_RG_LDO_VRF09_HW3_OP_MODE_ADDR                \
	MT6363_LDO_VRF09_OP_MODE2
#define PMIC_RG_LDO_VRF09_HW3_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VRF09_HW3_OP_MODE_SHIFT               3
#define PMIC_RG_LDO_VRF09_HW4_OP_MODE_ADDR                \
	MT6363_LDO_VRF09_OP_MODE2
#define PMIC_RG_LDO_VRF09_HW4_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VRF09_HW4_OP_MODE_SHIFT               4
#define PMIC_RG_LDO_VRF09_HW5_OP_MODE_ADDR                \
	MT6363_LDO_VRF09_OP_MODE2
#define PMIC_RG_LDO_VRF09_HW5_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VRF09_HW5_OP_MODE_SHIFT               5
#define PMIC_RG_LDO_VRF09_HW6_OP_MODE_ADDR                \
	MT6363_LDO_VRF09_OP_MODE2
#define PMIC_RG_LDO_VRF09_HW6_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VRF09_HW6_OP_MODE_SHIFT               6
#define PMIC_RG_LDO_VRF12_EN_ADDR                         \
	MT6363_LDO_VRF12_CON0
#define PMIC_RG_LDO_VRF12_EN_MASK                         0x1
#define PMIC_RG_LDO_VRF12_EN_SHIFT                        0
#define PMIC_RG_LDO_VRF12_LP_ADDR                         \
	MT6363_LDO_VRF12_CON0
#define PMIC_RG_LDO_VRF12_LP_MASK                         0x1
#define PMIC_RG_LDO_VRF12_LP_SHIFT                        1
#define PMIC_RG_LDO_VRF12_STBTD_ADDR                      \
	MT6363_LDO_VRF12_CON1
#define PMIC_RG_LDO_VRF12_STBTD_MASK                      0x3
#define PMIC_RG_LDO_VRF12_STBTD_SHIFT                     0
#define PMIC_RG_LDO_VRF12_ULP_ADDR                        \
	MT6363_LDO_VRF12_CON1
#define PMIC_RG_LDO_VRF12_ULP_MASK                        0x1
#define PMIC_RG_LDO_VRF12_ULP_SHIFT                       2
#define PMIC_RG_LDO_VRF12_ONLV_EN_ADDR                    \
	MT6363_LDO_VRF12_CON1
#define PMIC_RG_LDO_VRF12_ONLV_EN_MASK                    0x1
#define PMIC_RG_LDO_VRF12_ONLV_EN_SHIFT                   3
#define PMIC_RG_LDO_VRF12_OCFB_EN_ADDR                    \
	MT6363_LDO_VRF12_CON1
#define PMIC_RG_LDO_VRF12_OCFB_EN_MASK                    0x1
#define PMIC_RG_LDO_VRF12_OCFB_EN_SHIFT                   4
#define PMIC_RG_LDO_VRF12_OC_MODE_ADDR                    \
	MT6363_LDO_VRF12_CON1
#define PMIC_RG_LDO_VRF12_OC_MODE_MASK                    0x1
#define PMIC_RG_LDO_VRF12_OC_MODE_SHIFT                   5
#define PMIC_RG_LDO_VRF12_OC_TSEL_ADDR                    \
	MT6363_LDO_VRF12_CON1
#define PMIC_RG_LDO_VRF12_OC_TSEL_MASK                    0x1
#define PMIC_RG_LDO_VRF12_OC_TSEL_SHIFT                   6
#define PMIC_RG_LDO_VRF12_DUMMY_LOAD_ADDR                 \
	MT6363_LDO_VRF12_CON2
#define PMIC_RG_LDO_VRF12_DUMMY_LOAD_MASK                 0x3
#define PMIC_RG_LDO_VRF12_DUMMY_LOAD_SHIFT                0
#define PMIC_RG_LDO_VRF12_STB_26M_CKEN_EN_ADDR            \
	MT6363_LDO_VRF12_CON2
#define PMIC_RG_LDO_VRF12_STB_26M_CKEN_EN_MASK            0x1
#define PMIC_RG_LDO_VRF12_STB_26M_CKEN_EN_SHIFT           6
#define PMIC_RG_LDO_VRF12_CK_SW_MODE_ADDR                 \
	MT6363_LDO_VRF12_CON2
#define PMIC_RG_LDO_VRF12_CK_SW_MODE_MASK                 0x1
#define PMIC_RG_LDO_VRF12_CK_SW_MODE_SHIFT                7
#define PMIC_RG_LDO_VRF12_B_STB_FORCE_ADDR                \
	MT6363_LDO_VRF12_TEST_CON0
#define PMIC_RG_LDO_VRF12_B_STB_FORCE_MASK                0x1
#define PMIC_RG_LDO_VRF12_B_STB_FORCE_SHIFT               4
#define PMIC_RG_LDO_VRF12_L_STB_FORCE_ADDR                \
	MT6363_LDO_VRF12_TEST_CON0
#define PMIC_RG_LDO_VRF12_L_STB_FORCE_MASK                0x1
#define PMIC_RG_LDO_VRF12_L_STB_FORCE_SHIFT               5
#define PMIC_DA_VRF12_B_EN_ADDR                           \
	MT6363_LDO_VRF12_MON
#define PMIC_DA_VRF12_B_EN_MASK                           0x1
#define PMIC_DA_VRF12_B_EN_SHIFT                          0
#define PMIC_DA_VRF12_B_STB_ADDR                          \
	MT6363_LDO_VRF12_MON
#define PMIC_DA_VRF12_B_STB_MASK                          0x1
#define PMIC_DA_VRF12_B_STB_SHIFT                         1
#define PMIC_DA_VRF12_B_LP_ADDR                           \
	MT6363_LDO_VRF12_MON
#define PMIC_DA_VRF12_B_LP_MASK                           0x1
#define PMIC_DA_VRF12_B_LP_SHIFT                          2
#define PMIC_DA_VRF12_L_EN_ADDR                           \
	MT6363_LDO_VRF12_MON
#define PMIC_DA_VRF12_L_EN_MASK                           0x1
#define PMIC_DA_VRF12_L_EN_SHIFT                          3
#define PMIC_DA_VRF12_L_STB_ADDR                          \
	MT6363_LDO_VRF12_MON
#define PMIC_DA_VRF12_L_STB_MASK                          0x1
#define PMIC_DA_VRF12_L_STB_SHIFT                         4
#define PMIC_DA_VRF12_OCFB_EN_ADDR                        \
	MT6363_LDO_VRF12_MON
#define PMIC_DA_VRF12_OCFB_EN_MASK                        0x1
#define PMIC_DA_VRF12_OCFB_EN_SHIFT                       5
#define PMIC_DA_VRF12_DUMMY_LOAD_ADDR                     \
	MT6363_LDO_VRF12_MON
#define PMIC_DA_VRF12_DUMMY_LOAD_MASK                     0x3
#define PMIC_DA_VRF12_DUMMY_LOAD_SHIFT                    6
#define PMIC_RG_LDO_VRF12_RC0_OP_EN_ADDR                  \
	MT6363_LDO_VRF12_OP_EN0
#define PMIC_RG_LDO_VRF12_RC0_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VRF12_RC0_OP_EN_SHIFT                 0
#define PMIC_RG_LDO_VRF12_RC1_OP_EN_ADDR                  \
	MT6363_LDO_VRF12_OP_EN0
#define PMIC_RG_LDO_VRF12_RC1_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VRF12_RC1_OP_EN_SHIFT                 1
#define PMIC_RG_LDO_VRF12_RC2_OP_EN_ADDR                  \
	MT6363_LDO_VRF12_OP_EN0
#define PMIC_RG_LDO_VRF12_RC2_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VRF12_RC2_OP_EN_SHIFT                 2
#define PMIC_RG_LDO_VRF12_RC3_OP_EN_ADDR                  \
	MT6363_LDO_VRF12_OP_EN0
#define PMIC_RG_LDO_VRF12_RC3_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VRF12_RC3_OP_EN_SHIFT                 3
#define PMIC_RG_LDO_VRF12_RC4_OP_EN_ADDR                  \
	MT6363_LDO_VRF12_OP_EN0
#define PMIC_RG_LDO_VRF12_RC4_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VRF12_RC4_OP_EN_SHIFT                 4
#define PMIC_RG_LDO_VRF12_RC5_OP_EN_ADDR                  \
	MT6363_LDO_VRF12_OP_EN0
#define PMIC_RG_LDO_VRF12_RC5_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VRF12_RC5_OP_EN_SHIFT                 5
#define PMIC_RG_LDO_VRF12_RC6_OP_EN_ADDR                  \
	MT6363_LDO_VRF12_OP_EN0
#define PMIC_RG_LDO_VRF12_RC6_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VRF12_RC6_OP_EN_SHIFT                 6
#define PMIC_RG_LDO_VRF12_RC7_OP_EN_ADDR                  \
	MT6363_LDO_VRF12_OP_EN0
#define PMIC_RG_LDO_VRF12_RC7_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VRF12_RC7_OP_EN_SHIFT                 7
#define PMIC_RG_LDO_VRF12_RC8_OP_EN_ADDR                  \
	MT6363_LDO_VRF12_OP_EN1
#define PMIC_RG_LDO_VRF12_RC8_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VRF12_RC8_OP_EN_SHIFT                 0
#define PMIC_RG_LDO_VRF12_RC9_OP_EN_ADDR                  \
	MT6363_LDO_VRF12_OP_EN1
#define PMIC_RG_LDO_VRF12_RC9_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VRF12_RC9_OP_EN_SHIFT                 1
#define PMIC_RG_LDO_VRF12_RC10_OP_EN_ADDR                 \
	MT6363_LDO_VRF12_OP_EN1
#define PMIC_RG_LDO_VRF12_RC10_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VRF12_RC10_OP_EN_SHIFT                2
#define PMIC_RG_LDO_VRF12_RC11_OP_EN_ADDR                 \
	MT6363_LDO_VRF12_OP_EN1
#define PMIC_RG_LDO_VRF12_RC11_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VRF12_RC11_OP_EN_SHIFT                3
#define PMIC_RG_LDO_VRF12_RC12_OP_EN_ADDR                 \
	MT6363_LDO_VRF12_OP_EN1
#define PMIC_RG_LDO_VRF12_RC12_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VRF12_RC12_OP_EN_SHIFT                4
#define PMIC_RG_LDO_VRF12_RC13_OP_EN_ADDR                 \
	MT6363_LDO_VRF12_OP_EN1
#define PMIC_RG_LDO_VRF12_RC13_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VRF12_RC13_OP_EN_SHIFT                5
#define PMIC_RG_LDO_VRF12_HW0_OP_EN_ADDR                  \
	MT6363_LDO_VRF12_OP_EN2
#define PMIC_RG_LDO_VRF12_HW0_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VRF12_HW0_OP_EN_SHIFT                 0
#define PMIC_RG_LDO_VRF12_HW1_OP_EN_ADDR                  \
	MT6363_LDO_VRF12_OP_EN2
#define PMIC_RG_LDO_VRF12_HW1_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VRF12_HW1_OP_EN_SHIFT                 1
#define PMIC_RG_LDO_VRF12_HW2_OP_EN_ADDR                  \
	MT6363_LDO_VRF12_OP_EN2
#define PMIC_RG_LDO_VRF12_HW2_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VRF12_HW2_OP_EN_SHIFT                 2
#define PMIC_RG_LDO_VRF12_HW3_OP_EN_ADDR                  \
	MT6363_LDO_VRF12_OP_EN2
#define PMIC_RG_LDO_VRF12_HW3_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VRF12_HW3_OP_EN_SHIFT                 3
#define PMIC_RG_LDO_VRF12_HW4_OP_EN_ADDR                  \
	MT6363_LDO_VRF12_OP_EN2
#define PMIC_RG_LDO_VRF12_HW4_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VRF12_HW4_OP_EN_SHIFT                 4
#define PMIC_RG_LDO_VRF12_HW5_OP_EN_ADDR                  \
	MT6363_LDO_VRF12_OP_EN2
#define PMIC_RG_LDO_VRF12_HW5_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VRF12_HW5_OP_EN_SHIFT                 5
#define PMIC_RG_LDO_VRF12_HW6_OP_EN_ADDR                  \
	MT6363_LDO_VRF12_OP_EN2
#define PMIC_RG_LDO_VRF12_HW6_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VRF12_HW6_OP_EN_SHIFT                 6
#define PMIC_RG_LDO_VRF12_SW_OP_EN_ADDR                   \
	MT6363_LDO_VRF12_OP_EN2
#define PMIC_RG_LDO_VRF12_SW_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VRF12_SW_OP_EN_SHIFT                  7
#define PMIC_RG_LDO_VRF12_RC0_OP_CFG_ADDR                 \
	MT6363_LDO_VRF12_OP_CFG0
#define PMIC_RG_LDO_VRF12_RC0_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VRF12_RC0_OP_CFG_SHIFT                0
#define PMIC_RG_LDO_VRF12_RC1_OP_CFG_ADDR                 \
	MT6363_LDO_VRF12_OP_CFG0
#define PMIC_RG_LDO_VRF12_RC1_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VRF12_RC1_OP_CFG_SHIFT                1
#define PMIC_RG_LDO_VRF12_RC2_OP_CFG_ADDR                 \
	MT6363_LDO_VRF12_OP_CFG0
#define PMIC_RG_LDO_VRF12_RC2_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VRF12_RC2_OP_CFG_SHIFT                2
#define PMIC_RG_LDO_VRF12_RC3_OP_CFG_ADDR                 \
	MT6363_LDO_VRF12_OP_CFG0
#define PMIC_RG_LDO_VRF12_RC3_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VRF12_RC3_OP_CFG_SHIFT                3
#define PMIC_RG_LDO_VRF12_RC4_OP_CFG_ADDR                 \
	MT6363_LDO_VRF12_OP_CFG0
#define PMIC_RG_LDO_VRF12_RC4_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VRF12_RC4_OP_CFG_SHIFT                4
#define PMIC_RG_LDO_VRF12_RC5_OP_CFG_ADDR                 \
	MT6363_LDO_VRF12_OP_CFG0
#define PMIC_RG_LDO_VRF12_RC5_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VRF12_RC5_OP_CFG_SHIFT                5
#define PMIC_RG_LDO_VRF12_RC6_OP_CFG_ADDR                 \
	MT6363_LDO_VRF12_OP_CFG0
#define PMIC_RG_LDO_VRF12_RC6_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VRF12_RC6_OP_CFG_SHIFT                6
#define PMIC_RG_LDO_VRF12_RC7_OP_CFG_ADDR                 \
	MT6363_LDO_VRF12_OP_CFG0
#define PMIC_RG_LDO_VRF12_RC7_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VRF12_RC7_OP_CFG_SHIFT                7
#define PMIC_RG_LDO_VRF12_RC8_OP_CFG_ADDR                 \
	MT6363_LDO_VRF12_OP_CFG1
#define PMIC_RG_LDO_VRF12_RC8_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VRF12_RC8_OP_CFG_SHIFT                0
#define PMIC_RG_LDO_VRF12_RC9_OP_CFG_ADDR                 \
	MT6363_LDO_VRF12_OP_CFG1
#define PMIC_RG_LDO_VRF12_RC9_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VRF12_RC9_OP_CFG_SHIFT                1
#define PMIC_RG_LDO_VRF12_RC10_OP_CFG_ADDR                \
	MT6363_LDO_VRF12_OP_CFG1
#define PMIC_RG_LDO_VRF12_RC10_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VRF12_RC10_OP_CFG_SHIFT               2
#define PMIC_RG_LDO_VRF12_RC11_OP_CFG_ADDR                \
	MT6363_LDO_VRF12_OP_CFG1
#define PMIC_RG_LDO_VRF12_RC11_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VRF12_RC11_OP_CFG_SHIFT               3
#define PMIC_RG_LDO_VRF12_RC12_OP_CFG_ADDR                \
	MT6363_LDO_VRF12_OP_CFG1
#define PMIC_RG_LDO_VRF12_RC12_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VRF12_RC12_OP_CFG_SHIFT               4
#define PMIC_RG_LDO_VRF12_RC13_OP_CFG_ADDR                \
	MT6363_LDO_VRF12_OP_CFG1
#define PMIC_RG_LDO_VRF12_RC13_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VRF12_RC13_OP_CFG_SHIFT               5
#define PMIC_RG_LDO_VRF12_HW0_OP_CFG_ADDR                 \
	MT6363_LDO_VRF12_OP_CFG2
#define PMIC_RG_LDO_VRF12_HW0_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VRF12_HW0_OP_CFG_SHIFT                0
#define PMIC_RG_LDO_VRF12_HW1_OP_CFG_ADDR                 \
	MT6363_LDO_VRF12_OP_CFG2
#define PMIC_RG_LDO_VRF12_HW1_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VRF12_HW1_OP_CFG_SHIFT                1
#define PMIC_RG_LDO_VRF12_HW2_OP_CFG_ADDR                 \
	MT6363_LDO_VRF12_OP_CFG2
#define PMIC_RG_LDO_VRF12_HW2_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VRF12_HW2_OP_CFG_SHIFT                2
#define PMIC_RG_LDO_VRF12_HW3_OP_CFG_ADDR                 \
	MT6363_LDO_VRF12_OP_CFG2
#define PMIC_RG_LDO_VRF12_HW3_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VRF12_HW3_OP_CFG_SHIFT                3
#define PMIC_RG_LDO_VRF12_HW4_OP_CFG_ADDR                 \
	MT6363_LDO_VRF12_OP_CFG2
#define PMIC_RG_LDO_VRF12_HW4_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VRF12_HW4_OP_CFG_SHIFT                4
#define PMIC_RG_LDO_VRF12_HW5_OP_CFG_ADDR                 \
	MT6363_LDO_VRF12_OP_CFG2
#define PMIC_RG_LDO_VRF12_HW5_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VRF12_HW5_OP_CFG_SHIFT                5
#define PMIC_RG_LDO_VRF12_HW6_OP_CFG_ADDR                 \
	MT6363_LDO_VRF12_OP_CFG2
#define PMIC_RG_LDO_VRF12_HW6_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VRF12_HW6_OP_CFG_SHIFT                6
#define PMIC_RG_LDO_VRF12_SW_OP_CFG_ADDR                  \
	MT6363_LDO_VRF12_OP_CFG2
#define PMIC_RG_LDO_VRF12_SW_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VRF12_SW_OP_CFG_SHIFT                 7
#define PMIC_RG_LDO_VRF12_RC0_OP_MODE_ADDR                \
	MT6363_LDO_VRF12_OP_MODE0
#define PMIC_RG_LDO_VRF12_RC0_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VRF12_RC0_OP_MODE_SHIFT               0
#define PMIC_RG_LDO_VRF12_RC1_OP_MODE_ADDR                \
	MT6363_LDO_VRF12_OP_MODE0
#define PMIC_RG_LDO_VRF12_RC1_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VRF12_RC1_OP_MODE_SHIFT               1
#define PMIC_RG_LDO_VRF12_RC2_OP_MODE_ADDR                \
	MT6363_LDO_VRF12_OP_MODE0
#define PMIC_RG_LDO_VRF12_RC2_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VRF12_RC2_OP_MODE_SHIFT               2
#define PMIC_RG_LDO_VRF12_RC3_OP_MODE_ADDR                \
	MT6363_LDO_VRF12_OP_MODE0
#define PMIC_RG_LDO_VRF12_RC3_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VRF12_RC3_OP_MODE_SHIFT               3
#define PMIC_RG_LDO_VRF12_RC4_OP_MODE_ADDR                \
	MT6363_LDO_VRF12_OP_MODE0
#define PMIC_RG_LDO_VRF12_RC4_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VRF12_RC4_OP_MODE_SHIFT               4
#define PMIC_RG_LDO_VRF12_RC5_OP_MODE_ADDR                \
	MT6363_LDO_VRF12_OP_MODE0
#define PMIC_RG_LDO_VRF12_RC5_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VRF12_RC5_OP_MODE_SHIFT               5
#define PMIC_RG_LDO_VRF12_RC6_OP_MODE_ADDR                \
	MT6363_LDO_VRF12_OP_MODE0
#define PMIC_RG_LDO_VRF12_RC6_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VRF12_RC6_OP_MODE_SHIFT               6
#define PMIC_RG_LDO_VRF12_RC7_OP_MODE_ADDR                \
	MT6363_LDO_VRF12_OP_MODE0
#define PMIC_RG_LDO_VRF12_RC7_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VRF12_RC7_OP_MODE_SHIFT               7
#define PMIC_RG_LDO_VRF12_RC8_OP_MODE_ADDR                \
	MT6363_LDO_VRF12_OP_MODE1
#define PMIC_RG_LDO_VRF12_RC8_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VRF12_RC8_OP_MODE_SHIFT               0
#define PMIC_RG_LDO_VRF12_RC9_OP_MODE_ADDR                \
	MT6363_LDO_VRF12_OP_MODE1
#define PMIC_RG_LDO_VRF12_RC9_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VRF12_RC9_OP_MODE_SHIFT               1
#define PMIC_RG_LDO_VRF12_RC10_OP_MODE_ADDR               \
	MT6363_LDO_VRF12_OP_MODE1
#define PMIC_RG_LDO_VRF12_RC10_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VRF12_RC10_OP_MODE_SHIFT              2
#define PMIC_RG_LDO_VRF12_RC11_OP_MODE_ADDR               \
	MT6363_LDO_VRF12_OP_MODE1
#define PMIC_RG_LDO_VRF12_RC11_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VRF12_RC11_OP_MODE_SHIFT              3
#define PMIC_RG_LDO_VRF12_RC12_OP_MODE_ADDR               \
	MT6363_LDO_VRF12_OP_MODE1
#define PMIC_RG_LDO_VRF12_RC12_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VRF12_RC12_OP_MODE_SHIFT              4
#define PMIC_RG_LDO_VRF12_RC13_OP_MODE_ADDR               \
	MT6363_LDO_VRF12_OP_MODE1
#define PMIC_RG_LDO_VRF12_RC13_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VRF12_RC13_OP_MODE_SHIFT              5
#define PMIC_RG_LDO_VRF12_HW0_OP_MODE_ADDR                \
	MT6363_LDO_VRF12_OP_MODE2
#define PMIC_RG_LDO_VRF12_HW0_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VRF12_HW0_OP_MODE_SHIFT               0
#define PMIC_RG_LDO_VRF12_HW1_OP_MODE_ADDR                \
	MT6363_LDO_VRF12_OP_MODE2
#define PMIC_RG_LDO_VRF12_HW1_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VRF12_HW1_OP_MODE_SHIFT               1
#define PMIC_RG_LDO_VRF12_HW2_OP_MODE_ADDR                \
	MT6363_LDO_VRF12_OP_MODE2
#define PMIC_RG_LDO_VRF12_HW2_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VRF12_HW2_OP_MODE_SHIFT               2
#define PMIC_RG_LDO_VRF12_HW3_OP_MODE_ADDR                \
	MT6363_LDO_VRF12_OP_MODE2
#define PMIC_RG_LDO_VRF12_HW3_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VRF12_HW3_OP_MODE_SHIFT               3
#define PMIC_RG_LDO_VRF12_HW4_OP_MODE_ADDR                \
	MT6363_LDO_VRF12_OP_MODE2
#define PMIC_RG_LDO_VRF12_HW4_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VRF12_HW4_OP_MODE_SHIFT               4
#define PMIC_RG_LDO_VRF12_HW5_OP_MODE_ADDR                \
	MT6363_LDO_VRF12_OP_MODE2
#define PMIC_RG_LDO_VRF12_HW5_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VRF12_HW5_OP_MODE_SHIFT               5
#define PMIC_RG_LDO_VRF12_HW6_OP_MODE_ADDR                \
	MT6363_LDO_VRF12_OP_MODE2
#define PMIC_RG_LDO_VRF12_HW6_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VRF12_HW6_OP_MODE_SHIFT               6
#define PMIC_RG_LDO_VRF13_EN_ADDR                         \
	MT6363_LDO_VRF13_CON0
#define PMIC_RG_LDO_VRF13_EN_MASK                         0x1
#define PMIC_RG_LDO_VRF13_EN_SHIFT                        0
#define PMIC_RG_LDO_VRF13_LP_ADDR                         \
	MT6363_LDO_VRF13_CON0
#define PMIC_RG_LDO_VRF13_LP_MASK                         0x1
#define PMIC_RG_LDO_VRF13_LP_SHIFT                        1
#define PMIC_RG_LDO_VRF13_STBTD_ADDR                      \
	MT6363_LDO_VRF13_CON1
#define PMIC_RG_LDO_VRF13_STBTD_MASK                      0x3
#define PMIC_RG_LDO_VRF13_STBTD_SHIFT                     0
#define PMIC_RG_LDO_VRF13_ULP_ADDR                        \
	MT6363_LDO_VRF13_CON1
#define PMIC_RG_LDO_VRF13_ULP_MASK                        0x1
#define PMIC_RG_LDO_VRF13_ULP_SHIFT                       2
#define PMIC_RG_LDO_VRF13_ONLV_EN_ADDR                    \
	MT6363_LDO_VRF13_CON1
#define PMIC_RG_LDO_VRF13_ONLV_EN_MASK                    0x1
#define PMIC_RG_LDO_VRF13_ONLV_EN_SHIFT                   3
#define PMIC_RG_LDO_VRF13_OCFB_EN_ADDR                    \
	MT6363_LDO_VRF13_CON1
#define PMIC_RG_LDO_VRF13_OCFB_EN_MASK                    0x1
#define PMIC_RG_LDO_VRF13_OCFB_EN_SHIFT                   4
#define PMIC_RG_LDO_VRF13_OC_MODE_ADDR                    \
	MT6363_LDO_VRF13_CON1
#define PMIC_RG_LDO_VRF13_OC_MODE_MASK                    0x1
#define PMIC_RG_LDO_VRF13_OC_MODE_SHIFT                   5
#define PMIC_RG_LDO_VRF13_OC_TSEL_ADDR                    \
	MT6363_LDO_VRF13_CON1
#define PMIC_RG_LDO_VRF13_OC_TSEL_MASK                    0x1
#define PMIC_RG_LDO_VRF13_OC_TSEL_SHIFT                   6
#define PMIC_RG_LDO_VRF13_DUMMY_LOAD_ADDR                 \
	MT6363_LDO_VRF13_CON2
#define PMIC_RG_LDO_VRF13_DUMMY_LOAD_MASK                 0x3
#define PMIC_RG_LDO_VRF13_DUMMY_LOAD_SHIFT                0
#define PMIC_RG_LDO_VRF13_STB_26M_CKEN_EN_ADDR            \
	MT6363_LDO_VRF13_CON2
#define PMIC_RG_LDO_VRF13_STB_26M_CKEN_EN_MASK            0x1
#define PMIC_RG_LDO_VRF13_STB_26M_CKEN_EN_SHIFT           6
#define PMIC_RG_LDO_VRF13_CK_SW_MODE_ADDR                 \
	MT6363_LDO_VRF13_CON2
#define PMIC_RG_LDO_VRF13_CK_SW_MODE_MASK                 0x1
#define PMIC_RG_LDO_VRF13_CK_SW_MODE_SHIFT                7
#define PMIC_RG_LDO_VRF13_B_STB_FORCE_ADDR                \
	MT6363_LDO_VRF13_TEST_CON0
#define PMIC_RG_LDO_VRF13_B_STB_FORCE_MASK                0x1
#define PMIC_RG_LDO_VRF13_B_STB_FORCE_SHIFT               4
#define PMIC_RG_LDO_VRF13_L_STB_FORCE_ADDR                \
	MT6363_LDO_VRF13_TEST_CON0
#define PMIC_RG_LDO_VRF13_L_STB_FORCE_MASK                0x1
#define PMIC_RG_LDO_VRF13_L_STB_FORCE_SHIFT               5
#define PMIC_DA_VRF13_B_EN_ADDR                           \
	MT6363_LDO_VRF13_MON
#define PMIC_DA_VRF13_B_EN_MASK                           0x1
#define PMIC_DA_VRF13_B_EN_SHIFT                          0
#define PMIC_DA_VRF13_B_STB_ADDR                          \
	MT6363_LDO_VRF13_MON
#define PMIC_DA_VRF13_B_STB_MASK                          0x1
#define PMIC_DA_VRF13_B_STB_SHIFT                         1
#define PMIC_DA_VRF13_B_LP_ADDR                           \
	MT6363_LDO_VRF13_MON
#define PMIC_DA_VRF13_B_LP_MASK                           0x1
#define PMIC_DA_VRF13_B_LP_SHIFT                          2
#define PMIC_DA_VRF13_L_EN_ADDR                           \
	MT6363_LDO_VRF13_MON
#define PMIC_DA_VRF13_L_EN_MASK                           0x1
#define PMIC_DA_VRF13_L_EN_SHIFT                          3
#define PMIC_DA_VRF13_L_STB_ADDR                          \
	MT6363_LDO_VRF13_MON
#define PMIC_DA_VRF13_L_STB_MASK                          0x1
#define PMIC_DA_VRF13_L_STB_SHIFT                         4
#define PMIC_DA_VRF13_OCFB_EN_ADDR                        \
	MT6363_LDO_VRF13_MON
#define PMIC_DA_VRF13_OCFB_EN_MASK                        0x1
#define PMIC_DA_VRF13_OCFB_EN_SHIFT                       5
#define PMIC_DA_VRF13_DUMMY_LOAD_ADDR                     \
	MT6363_LDO_VRF13_MON
#define PMIC_DA_VRF13_DUMMY_LOAD_MASK                     0x3
#define PMIC_DA_VRF13_DUMMY_LOAD_SHIFT                    6
#define PMIC_RG_LDO_VRF13_RC0_OP_EN_ADDR                  \
	MT6363_LDO_VRF13_OP_EN0
#define PMIC_RG_LDO_VRF13_RC0_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VRF13_RC0_OP_EN_SHIFT                 0
#define PMIC_RG_LDO_VRF13_RC1_OP_EN_ADDR                  \
	MT6363_LDO_VRF13_OP_EN0
#define PMIC_RG_LDO_VRF13_RC1_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VRF13_RC1_OP_EN_SHIFT                 1
#define PMIC_RG_LDO_VRF13_RC2_OP_EN_ADDR                  \
	MT6363_LDO_VRF13_OP_EN0
#define PMIC_RG_LDO_VRF13_RC2_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VRF13_RC2_OP_EN_SHIFT                 2
#define PMIC_RG_LDO_VRF13_RC3_OP_EN_ADDR                  \
	MT6363_LDO_VRF13_OP_EN0
#define PMIC_RG_LDO_VRF13_RC3_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VRF13_RC3_OP_EN_SHIFT                 3
#define PMIC_RG_LDO_VRF13_RC4_OP_EN_ADDR                  \
	MT6363_LDO_VRF13_OP_EN0
#define PMIC_RG_LDO_VRF13_RC4_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VRF13_RC4_OP_EN_SHIFT                 4
#define PMIC_RG_LDO_VRF13_RC5_OP_EN_ADDR                  \
	MT6363_LDO_VRF13_OP_EN0
#define PMIC_RG_LDO_VRF13_RC5_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VRF13_RC5_OP_EN_SHIFT                 5
#define PMIC_RG_LDO_VRF13_RC6_OP_EN_ADDR                  \
	MT6363_LDO_VRF13_OP_EN0
#define PMIC_RG_LDO_VRF13_RC6_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VRF13_RC6_OP_EN_SHIFT                 6
#define PMIC_RG_LDO_VRF13_RC7_OP_EN_ADDR                  \
	MT6363_LDO_VRF13_OP_EN0
#define PMIC_RG_LDO_VRF13_RC7_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VRF13_RC7_OP_EN_SHIFT                 7
#define PMIC_RG_LDO_VRF13_RC8_OP_EN_ADDR                  \
	MT6363_LDO_VRF13_OP_EN1
#define PMIC_RG_LDO_VRF13_RC8_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VRF13_RC8_OP_EN_SHIFT                 0
#define PMIC_RG_LDO_VRF13_RC9_OP_EN_ADDR                  \
	MT6363_LDO_VRF13_OP_EN1
#define PMIC_RG_LDO_VRF13_RC9_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VRF13_RC9_OP_EN_SHIFT                 1
#define PMIC_RG_LDO_VRF13_RC10_OP_EN_ADDR                 \
	MT6363_LDO_VRF13_OP_EN1
#define PMIC_RG_LDO_VRF13_RC10_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VRF13_RC10_OP_EN_SHIFT                2
#define PMIC_RG_LDO_VRF13_RC11_OP_EN_ADDR                 \
	MT6363_LDO_VRF13_OP_EN1
#define PMIC_RG_LDO_VRF13_RC11_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VRF13_RC11_OP_EN_SHIFT                3
#define PMIC_RG_LDO_VRF13_RC12_OP_EN_ADDR                 \
	MT6363_LDO_VRF13_OP_EN1
#define PMIC_RG_LDO_VRF13_RC12_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VRF13_RC12_OP_EN_SHIFT                4
#define PMIC_RG_LDO_VRF13_RC13_OP_EN_ADDR                 \
	MT6363_LDO_VRF13_OP_EN1
#define PMIC_RG_LDO_VRF13_RC13_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VRF13_RC13_OP_EN_SHIFT                5
#define PMIC_RG_LDO_VRF13_HW0_OP_EN_ADDR                  \
	MT6363_LDO_VRF13_OP_EN2
#define PMIC_RG_LDO_VRF13_HW0_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VRF13_HW0_OP_EN_SHIFT                 0
#define PMIC_RG_LDO_VRF13_HW1_OP_EN_ADDR                  \
	MT6363_LDO_VRF13_OP_EN2
#define PMIC_RG_LDO_VRF13_HW1_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VRF13_HW1_OP_EN_SHIFT                 1
#define PMIC_RG_LDO_VRF13_HW2_OP_EN_ADDR                  \
	MT6363_LDO_VRF13_OP_EN2
#define PMIC_RG_LDO_VRF13_HW2_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VRF13_HW2_OP_EN_SHIFT                 2
#define PMIC_RG_LDO_VRF13_HW3_OP_EN_ADDR                  \
	MT6363_LDO_VRF13_OP_EN2
#define PMIC_RG_LDO_VRF13_HW3_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VRF13_HW3_OP_EN_SHIFT                 3
#define PMIC_RG_LDO_VRF13_HW4_OP_EN_ADDR                  \
	MT6363_LDO_VRF13_OP_EN2
#define PMIC_RG_LDO_VRF13_HW4_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VRF13_HW4_OP_EN_SHIFT                 4
#define PMIC_RG_LDO_VRF13_HW5_OP_EN_ADDR                  \
	MT6363_LDO_VRF13_OP_EN2
#define PMIC_RG_LDO_VRF13_HW5_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VRF13_HW5_OP_EN_SHIFT                 5
#define PMIC_RG_LDO_VRF13_HW6_OP_EN_ADDR                  \
	MT6363_LDO_VRF13_OP_EN2
#define PMIC_RG_LDO_VRF13_HW6_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VRF13_HW6_OP_EN_SHIFT                 6
#define PMIC_RG_LDO_VRF13_SW_OP_EN_ADDR                   \
	MT6363_LDO_VRF13_OP_EN2
#define PMIC_RG_LDO_VRF13_SW_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VRF13_SW_OP_EN_SHIFT                  7
#define PMIC_RG_LDO_VRF13_RC0_OP_CFG_ADDR                 \
	MT6363_LDO_VRF13_OP_CFG0
#define PMIC_RG_LDO_VRF13_RC0_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VRF13_RC0_OP_CFG_SHIFT                0
#define PMIC_RG_LDO_VRF13_RC1_OP_CFG_ADDR                 \
	MT6363_LDO_VRF13_OP_CFG0
#define PMIC_RG_LDO_VRF13_RC1_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VRF13_RC1_OP_CFG_SHIFT                1
#define PMIC_RG_LDO_VRF13_RC2_OP_CFG_ADDR                 \
	MT6363_LDO_VRF13_OP_CFG0
#define PMIC_RG_LDO_VRF13_RC2_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VRF13_RC2_OP_CFG_SHIFT                2
#define PMIC_RG_LDO_VRF13_RC3_OP_CFG_ADDR                 \
	MT6363_LDO_VRF13_OP_CFG0
#define PMIC_RG_LDO_VRF13_RC3_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VRF13_RC3_OP_CFG_SHIFT                3
#define PMIC_RG_LDO_VRF13_RC4_OP_CFG_ADDR                 \
	MT6363_LDO_VRF13_OP_CFG0
#define PMIC_RG_LDO_VRF13_RC4_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VRF13_RC4_OP_CFG_SHIFT                4
#define PMIC_RG_LDO_VRF13_RC5_OP_CFG_ADDR                 \
	MT6363_LDO_VRF13_OP_CFG0
#define PMIC_RG_LDO_VRF13_RC5_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VRF13_RC5_OP_CFG_SHIFT                5
#define PMIC_RG_LDO_VRF13_RC6_OP_CFG_ADDR                 \
	MT6363_LDO_VRF13_OP_CFG0
#define PMIC_RG_LDO_VRF13_RC6_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VRF13_RC6_OP_CFG_SHIFT                6
#define PMIC_RG_LDO_VRF13_RC7_OP_CFG_ADDR                 \
	MT6363_LDO_VRF13_OP_CFG0
#define PMIC_RG_LDO_VRF13_RC7_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VRF13_RC7_OP_CFG_SHIFT                7
#define PMIC_RG_LDO_VRF13_RC8_OP_CFG_ADDR                 \
	MT6363_LDO_VRF13_OP_CFG1
#define PMIC_RG_LDO_VRF13_RC8_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VRF13_RC8_OP_CFG_SHIFT                0
#define PMIC_RG_LDO_VRF13_RC9_OP_CFG_ADDR                 \
	MT6363_LDO_VRF13_OP_CFG1
#define PMIC_RG_LDO_VRF13_RC9_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VRF13_RC9_OP_CFG_SHIFT                1
#define PMIC_RG_LDO_VRF13_RC10_OP_CFG_ADDR                \
	MT6363_LDO_VRF13_OP_CFG1
#define PMIC_RG_LDO_VRF13_RC10_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VRF13_RC10_OP_CFG_SHIFT               2
#define PMIC_RG_LDO_VRF13_RC11_OP_CFG_ADDR                \
	MT6363_LDO_VRF13_OP_CFG1
#define PMIC_RG_LDO_VRF13_RC11_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VRF13_RC11_OP_CFG_SHIFT               3
#define PMIC_RG_LDO_VRF13_RC12_OP_CFG_ADDR                \
	MT6363_LDO_VRF13_OP_CFG1
#define PMIC_RG_LDO_VRF13_RC12_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VRF13_RC12_OP_CFG_SHIFT               4
#define PMIC_RG_LDO_VRF13_RC13_OP_CFG_ADDR                \
	MT6363_LDO_VRF13_OP_CFG1
#define PMIC_RG_LDO_VRF13_RC13_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VRF13_RC13_OP_CFG_SHIFT               5
#define PMIC_RG_LDO_VRF13_HW0_OP_CFG_ADDR                 \
	MT6363_LDO_VRF13_OP_CFG2
#define PMIC_RG_LDO_VRF13_HW0_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VRF13_HW0_OP_CFG_SHIFT                0
#define PMIC_RG_LDO_VRF13_HW1_OP_CFG_ADDR                 \
	MT6363_LDO_VRF13_OP_CFG2
#define PMIC_RG_LDO_VRF13_HW1_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VRF13_HW1_OP_CFG_SHIFT                1
#define PMIC_RG_LDO_VRF13_HW2_OP_CFG_ADDR                 \
	MT6363_LDO_VRF13_OP_CFG2
#define PMIC_RG_LDO_VRF13_HW2_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VRF13_HW2_OP_CFG_SHIFT                2
#define PMIC_RG_LDO_VRF13_HW3_OP_CFG_ADDR                 \
	MT6363_LDO_VRF13_OP_CFG2
#define PMIC_RG_LDO_VRF13_HW3_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VRF13_HW3_OP_CFG_SHIFT                3
#define PMIC_RG_LDO_VRF13_HW4_OP_CFG_ADDR                 \
	MT6363_LDO_VRF13_OP_CFG2
#define PMIC_RG_LDO_VRF13_HW4_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VRF13_HW4_OP_CFG_SHIFT                4
#define PMIC_RG_LDO_VRF13_HW5_OP_CFG_ADDR                 \
	MT6363_LDO_VRF13_OP_CFG2
#define PMIC_RG_LDO_VRF13_HW5_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VRF13_HW5_OP_CFG_SHIFT                5
#define PMIC_RG_LDO_VRF13_HW6_OP_CFG_ADDR                 \
	MT6363_LDO_VRF13_OP_CFG2
#define PMIC_RG_LDO_VRF13_HW6_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VRF13_HW6_OP_CFG_SHIFT                6
#define PMIC_RG_LDO_VRF13_SW_OP_CFG_ADDR                  \
	MT6363_LDO_VRF13_OP_CFG2
#define PMIC_RG_LDO_VRF13_SW_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VRF13_SW_OP_CFG_SHIFT                 7
#define PMIC_RG_LDO_VRF13_RC0_OP_MODE_ADDR                \
	MT6363_LDO_VRF13_OP_MODE0
#define PMIC_RG_LDO_VRF13_RC0_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VRF13_RC0_OP_MODE_SHIFT               0
#define PMIC_RG_LDO_VRF13_RC1_OP_MODE_ADDR                \
	MT6363_LDO_VRF13_OP_MODE0
#define PMIC_RG_LDO_VRF13_RC1_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VRF13_RC1_OP_MODE_SHIFT               1
#define PMIC_RG_LDO_VRF13_RC2_OP_MODE_ADDR                \
	MT6363_LDO_VRF13_OP_MODE0
#define PMIC_RG_LDO_VRF13_RC2_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VRF13_RC2_OP_MODE_SHIFT               2
#define PMIC_RG_LDO_VRF13_RC3_OP_MODE_ADDR                \
	MT6363_LDO_VRF13_OP_MODE0
#define PMIC_RG_LDO_VRF13_RC3_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VRF13_RC3_OP_MODE_SHIFT               3
#define PMIC_RG_LDO_VRF13_RC4_OP_MODE_ADDR                \
	MT6363_LDO_VRF13_OP_MODE0
#define PMIC_RG_LDO_VRF13_RC4_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VRF13_RC4_OP_MODE_SHIFT               4
#define PMIC_RG_LDO_VRF13_RC5_OP_MODE_ADDR                \
	MT6363_LDO_VRF13_OP_MODE0
#define PMIC_RG_LDO_VRF13_RC5_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VRF13_RC5_OP_MODE_SHIFT               5
#define PMIC_RG_LDO_VRF13_RC6_OP_MODE_ADDR                \
	MT6363_LDO_VRF13_OP_MODE0
#define PMIC_RG_LDO_VRF13_RC6_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VRF13_RC6_OP_MODE_SHIFT               6
#define PMIC_RG_LDO_VRF13_RC7_OP_MODE_ADDR                \
	MT6363_LDO_VRF13_OP_MODE0
#define PMIC_RG_LDO_VRF13_RC7_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VRF13_RC7_OP_MODE_SHIFT               7
#define PMIC_RG_LDO_VRF13_RC8_OP_MODE_ADDR                \
	MT6363_LDO_VRF13_OP_MODE1
#define PMIC_RG_LDO_VRF13_RC8_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VRF13_RC8_OP_MODE_SHIFT               0
#define PMIC_RG_LDO_VRF13_RC9_OP_MODE_ADDR                \
	MT6363_LDO_VRF13_OP_MODE1
#define PMIC_RG_LDO_VRF13_RC9_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VRF13_RC9_OP_MODE_SHIFT               1
#define PMIC_RG_LDO_VRF13_RC10_OP_MODE_ADDR               \
	MT6363_LDO_VRF13_OP_MODE1
#define PMIC_RG_LDO_VRF13_RC10_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VRF13_RC10_OP_MODE_SHIFT              2
#define PMIC_RG_LDO_VRF13_RC11_OP_MODE_ADDR               \
	MT6363_LDO_VRF13_OP_MODE1
#define PMIC_RG_LDO_VRF13_RC11_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VRF13_RC11_OP_MODE_SHIFT              3
#define PMIC_RG_LDO_VRF13_RC12_OP_MODE_ADDR               \
	MT6363_LDO_VRF13_OP_MODE1
#define PMIC_RG_LDO_VRF13_RC12_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VRF13_RC12_OP_MODE_SHIFT              4
#define PMIC_RG_LDO_VRF13_RC13_OP_MODE_ADDR               \
	MT6363_LDO_VRF13_OP_MODE1
#define PMIC_RG_LDO_VRF13_RC13_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VRF13_RC13_OP_MODE_SHIFT              5
#define PMIC_RG_LDO_VRF13_HW0_OP_MODE_ADDR                \
	MT6363_LDO_VRF13_OP_MODE2
#define PMIC_RG_LDO_VRF13_HW0_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VRF13_HW0_OP_MODE_SHIFT               0
#define PMIC_RG_LDO_VRF13_HW1_OP_MODE_ADDR                \
	MT6363_LDO_VRF13_OP_MODE2
#define PMIC_RG_LDO_VRF13_HW1_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VRF13_HW1_OP_MODE_SHIFT               1
#define PMIC_RG_LDO_VRF13_HW2_OP_MODE_ADDR                \
	MT6363_LDO_VRF13_OP_MODE2
#define PMIC_RG_LDO_VRF13_HW2_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VRF13_HW2_OP_MODE_SHIFT               2
#define PMIC_RG_LDO_VRF13_HW3_OP_MODE_ADDR                \
	MT6363_LDO_VRF13_OP_MODE2
#define PMIC_RG_LDO_VRF13_HW3_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VRF13_HW3_OP_MODE_SHIFT               3
#define PMIC_RG_LDO_VRF13_HW4_OP_MODE_ADDR                \
	MT6363_LDO_VRF13_OP_MODE2
#define PMIC_RG_LDO_VRF13_HW4_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VRF13_HW4_OP_MODE_SHIFT               4
#define PMIC_RG_LDO_VRF13_HW5_OP_MODE_ADDR                \
	MT6363_LDO_VRF13_OP_MODE2
#define PMIC_RG_LDO_VRF13_HW5_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VRF13_HW5_OP_MODE_SHIFT               5
#define PMIC_RG_LDO_VRF13_HW6_OP_MODE_ADDR                \
	MT6363_LDO_VRF13_OP_MODE2
#define PMIC_RG_LDO_VRF13_HW6_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VRF13_HW6_OP_MODE_SHIFT               6
#define PMIC_RG_LDO_VRF18_EN_ADDR                         \
	MT6363_LDO_VRF18_CON0
#define PMIC_RG_LDO_VRF18_EN_MASK                         0x1
#define PMIC_RG_LDO_VRF18_EN_SHIFT                        0
#define PMIC_RG_LDO_VRF18_LP_ADDR                         \
	MT6363_LDO_VRF18_CON0
#define PMIC_RG_LDO_VRF18_LP_MASK                         0x1
#define PMIC_RG_LDO_VRF18_LP_SHIFT                        1
#define PMIC_RG_LDO_VRF18_STBTD_ADDR                      \
	MT6363_LDO_VRF18_CON1
#define PMIC_RG_LDO_VRF18_STBTD_MASK                      0x3
#define PMIC_RG_LDO_VRF18_STBTD_SHIFT                     0
#define PMIC_RG_LDO_VRF18_ULP_ADDR                        \
	MT6363_LDO_VRF18_CON1
#define PMIC_RG_LDO_VRF18_ULP_MASK                        0x1
#define PMIC_RG_LDO_VRF18_ULP_SHIFT                       2
#define PMIC_RG_LDO_VRF18_ONLV_EN_ADDR                    \
	MT6363_LDO_VRF18_CON1
#define PMIC_RG_LDO_VRF18_ONLV_EN_MASK                    0x1
#define PMIC_RG_LDO_VRF18_ONLV_EN_SHIFT                   3
#define PMIC_RG_LDO_VRF18_OCFB_EN_ADDR                    \
	MT6363_LDO_VRF18_CON1
#define PMIC_RG_LDO_VRF18_OCFB_EN_MASK                    0x1
#define PMIC_RG_LDO_VRF18_OCFB_EN_SHIFT                   4
#define PMIC_RG_LDO_VRF18_OC_MODE_ADDR                    \
	MT6363_LDO_VRF18_CON1
#define PMIC_RG_LDO_VRF18_OC_MODE_MASK                    0x1
#define PMIC_RG_LDO_VRF18_OC_MODE_SHIFT                   5
#define PMIC_RG_LDO_VRF18_OC_TSEL_ADDR                    \
	MT6363_LDO_VRF18_CON1
#define PMIC_RG_LDO_VRF18_OC_TSEL_MASK                    0x1
#define PMIC_RG_LDO_VRF18_OC_TSEL_SHIFT                   6
#define PMIC_RG_LDO_VRF18_DUMMY_LOAD_ADDR                 \
	MT6363_LDO_VRF18_CON2
#define PMIC_RG_LDO_VRF18_DUMMY_LOAD_MASK                 0x3
#define PMIC_RG_LDO_VRF18_DUMMY_LOAD_SHIFT                0
#define PMIC_RG_LDO_VRF18_STB_26M_CKEN_EN_ADDR            \
	MT6363_LDO_VRF18_CON2
#define PMIC_RG_LDO_VRF18_STB_26M_CKEN_EN_MASK            0x1
#define PMIC_RG_LDO_VRF18_STB_26M_CKEN_EN_SHIFT           6
#define PMIC_RG_LDO_VRF18_CK_SW_MODE_ADDR                 \
	MT6363_LDO_VRF18_CON2
#define PMIC_RG_LDO_VRF18_CK_SW_MODE_MASK                 0x1
#define PMIC_RG_LDO_VRF18_CK_SW_MODE_SHIFT                7
#define PMIC_RG_LDO_VRF18_B_STB_FORCE_ADDR                \
	MT6363_LDO_VRF18_TEST_CON0
#define PMIC_RG_LDO_VRF18_B_STB_FORCE_MASK                0x1
#define PMIC_RG_LDO_VRF18_B_STB_FORCE_SHIFT               4
#define PMIC_RG_LDO_VRF18_L_STB_FORCE_ADDR                \
	MT6363_LDO_VRF18_TEST_CON0
#define PMIC_RG_LDO_VRF18_L_STB_FORCE_MASK                0x1
#define PMIC_RG_LDO_VRF18_L_STB_FORCE_SHIFT               5
#define PMIC_DA_VRF18_B_EN_ADDR                           \
	MT6363_LDO_VRF18_MON
#define PMIC_DA_VRF18_B_EN_MASK                           0x1
#define PMIC_DA_VRF18_B_EN_SHIFT                          0
#define PMIC_DA_VRF18_B_STB_ADDR                          \
	MT6363_LDO_VRF18_MON
#define PMIC_DA_VRF18_B_STB_MASK                          0x1
#define PMIC_DA_VRF18_B_STB_SHIFT                         1
#define PMIC_DA_VRF18_B_LP_ADDR                           \
	MT6363_LDO_VRF18_MON
#define PMIC_DA_VRF18_B_LP_MASK                           0x1
#define PMIC_DA_VRF18_B_LP_SHIFT                          2
#define PMIC_DA_VRF18_L_EN_ADDR                           \
	MT6363_LDO_VRF18_MON
#define PMIC_DA_VRF18_L_EN_MASK                           0x1
#define PMIC_DA_VRF18_L_EN_SHIFT                          3
#define PMIC_DA_VRF18_L_STB_ADDR                          \
	MT6363_LDO_VRF18_MON
#define PMIC_DA_VRF18_L_STB_MASK                          0x1
#define PMIC_DA_VRF18_L_STB_SHIFT                         4
#define PMIC_DA_VRF18_OCFB_EN_ADDR                        \
	MT6363_LDO_VRF18_MON
#define PMIC_DA_VRF18_OCFB_EN_MASK                        0x1
#define PMIC_DA_VRF18_OCFB_EN_SHIFT                       5
#define PMIC_DA_VRF18_DUMMY_LOAD_ADDR                     \
	MT6363_LDO_VRF18_MON
#define PMIC_DA_VRF18_DUMMY_LOAD_MASK                     0x3
#define PMIC_DA_VRF18_DUMMY_LOAD_SHIFT                    6
#define PMIC_RG_LDO_VRF18_RC0_OP_EN_ADDR                  \
	MT6363_LDO_VRF18_OP_EN0
#define PMIC_RG_LDO_VRF18_RC0_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VRF18_RC0_OP_EN_SHIFT                 0
#define PMIC_RG_LDO_VRF18_RC1_OP_EN_ADDR                  \
	MT6363_LDO_VRF18_OP_EN0
#define PMIC_RG_LDO_VRF18_RC1_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VRF18_RC1_OP_EN_SHIFT                 1
#define PMIC_RG_LDO_VRF18_RC2_OP_EN_ADDR                  \
	MT6363_LDO_VRF18_OP_EN0
#define PMIC_RG_LDO_VRF18_RC2_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VRF18_RC2_OP_EN_SHIFT                 2
#define PMIC_RG_LDO_VRF18_RC3_OP_EN_ADDR                  \
	MT6363_LDO_VRF18_OP_EN0
#define PMIC_RG_LDO_VRF18_RC3_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VRF18_RC3_OP_EN_SHIFT                 3
#define PMIC_RG_LDO_VRF18_RC4_OP_EN_ADDR                  \
	MT6363_LDO_VRF18_OP_EN0
#define PMIC_RG_LDO_VRF18_RC4_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VRF18_RC4_OP_EN_SHIFT                 4
#define PMIC_RG_LDO_VRF18_RC5_OP_EN_ADDR                  \
	MT6363_LDO_VRF18_OP_EN0
#define PMIC_RG_LDO_VRF18_RC5_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VRF18_RC5_OP_EN_SHIFT                 5
#define PMIC_RG_LDO_VRF18_RC6_OP_EN_ADDR                  \
	MT6363_LDO_VRF18_OP_EN0
#define PMIC_RG_LDO_VRF18_RC6_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VRF18_RC6_OP_EN_SHIFT                 6
#define PMIC_RG_LDO_VRF18_RC7_OP_EN_ADDR                  \
	MT6363_LDO_VRF18_OP_EN0
#define PMIC_RG_LDO_VRF18_RC7_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VRF18_RC7_OP_EN_SHIFT                 7
#define PMIC_RG_LDO_VRF18_RC8_OP_EN_ADDR                  \
	MT6363_LDO_VRF18_OP_EN1
#define PMIC_RG_LDO_VRF18_RC8_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VRF18_RC8_OP_EN_SHIFT                 0
#define PMIC_RG_LDO_VRF18_RC9_OP_EN_ADDR                  \
	MT6363_LDO_VRF18_OP_EN1
#define PMIC_RG_LDO_VRF18_RC9_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VRF18_RC9_OP_EN_SHIFT                 1
#define PMIC_RG_LDO_VRF18_RC10_OP_EN_ADDR                 \
	MT6363_LDO_VRF18_OP_EN1
#define PMIC_RG_LDO_VRF18_RC10_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VRF18_RC10_OP_EN_SHIFT                2
#define PMIC_RG_LDO_VRF18_RC11_OP_EN_ADDR                 \
	MT6363_LDO_VRF18_OP_EN1
#define PMIC_RG_LDO_VRF18_RC11_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VRF18_RC11_OP_EN_SHIFT                3
#define PMIC_RG_LDO_VRF18_RC12_OP_EN_ADDR                 \
	MT6363_LDO_VRF18_OP_EN1
#define PMIC_RG_LDO_VRF18_RC12_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VRF18_RC12_OP_EN_SHIFT                4
#define PMIC_RG_LDO_VRF18_RC13_OP_EN_ADDR                 \
	MT6363_LDO_VRF18_OP_EN1
#define PMIC_RG_LDO_VRF18_RC13_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VRF18_RC13_OP_EN_SHIFT                5
#define PMIC_RG_LDO_VRF18_HW0_OP_EN_ADDR                  \
	MT6363_LDO_VRF18_OP_EN2
#define PMIC_RG_LDO_VRF18_HW0_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VRF18_HW0_OP_EN_SHIFT                 0
#define PMIC_RG_LDO_VRF18_HW1_OP_EN_ADDR                  \
	MT6363_LDO_VRF18_OP_EN2
#define PMIC_RG_LDO_VRF18_HW1_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VRF18_HW1_OP_EN_SHIFT                 1
#define PMIC_RG_LDO_VRF18_HW2_OP_EN_ADDR                  \
	MT6363_LDO_VRF18_OP_EN2
#define PMIC_RG_LDO_VRF18_HW2_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VRF18_HW2_OP_EN_SHIFT                 2
#define PMIC_RG_LDO_VRF18_HW3_OP_EN_ADDR                  \
	MT6363_LDO_VRF18_OP_EN2
#define PMIC_RG_LDO_VRF18_HW3_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VRF18_HW3_OP_EN_SHIFT                 3
#define PMIC_RG_LDO_VRF18_HW4_OP_EN_ADDR                  \
	MT6363_LDO_VRF18_OP_EN2
#define PMIC_RG_LDO_VRF18_HW4_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VRF18_HW4_OP_EN_SHIFT                 4
#define PMIC_RG_LDO_VRF18_HW5_OP_EN_ADDR                  \
	MT6363_LDO_VRF18_OP_EN2
#define PMIC_RG_LDO_VRF18_HW5_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VRF18_HW5_OP_EN_SHIFT                 5
#define PMIC_RG_LDO_VRF18_HW6_OP_EN_ADDR                  \
	MT6363_LDO_VRF18_OP_EN2
#define PMIC_RG_LDO_VRF18_HW6_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VRF18_HW6_OP_EN_SHIFT                 6
#define PMIC_RG_LDO_VRF18_SW_OP_EN_ADDR                   \
	MT6363_LDO_VRF18_OP_EN2
#define PMIC_RG_LDO_VRF18_SW_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VRF18_SW_OP_EN_SHIFT                  7
#define PMIC_RG_LDO_VRF18_RC0_OP_CFG_ADDR                 \
	MT6363_LDO_VRF18_OP_CFG0
#define PMIC_RG_LDO_VRF18_RC0_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VRF18_RC0_OP_CFG_SHIFT                0
#define PMIC_RG_LDO_VRF18_RC1_OP_CFG_ADDR                 \
	MT6363_LDO_VRF18_OP_CFG0
#define PMIC_RG_LDO_VRF18_RC1_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VRF18_RC1_OP_CFG_SHIFT                1
#define PMIC_RG_LDO_VRF18_RC2_OP_CFG_ADDR                 \
	MT6363_LDO_VRF18_OP_CFG0
#define PMIC_RG_LDO_VRF18_RC2_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VRF18_RC2_OP_CFG_SHIFT                2
#define PMIC_RG_LDO_VRF18_RC3_OP_CFG_ADDR                 \
	MT6363_LDO_VRF18_OP_CFG0
#define PMIC_RG_LDO_VRF18_RC3_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VRF18_RC3_OP_CFG_SHIFT                3
#define PMIC_RG_LDO_VRF18_RC4_OP_CFG_ADDR                 \
	MT6363_LDO_VRF18_OP_CFG0
#define PMIC_RG_LDO_VRF18_RC4_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VRF18_RC4_OP_CFG_SHIFT                4
#define PMIC_RG_LDO_VRF18_RC5_OP_CFG_ADDR                 \
	MT6363_LDO_VRF18_OP_CFG0
#define PMIC_RG_LDO_VRF18_RC5_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VRF18_RC5_OP_CFG_SHIFT                5
#define PMIC_RG_LDO_VRF18_RC6_OP_CFG_ADDR                 \
	MT6363_LDO_VRF18_OP_CFG0
#define PMIC_RG_LDO_VRF18_RC6_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VRF18_RC6_OP_CFG_SHIFT                6
#define PMIC_RG_LDO_VRF18_RC7_OP_CFG_ADDR                 \
	MT6363_LDO_VRF18_OP_CFG0
#define PMIC_RG_LDO_VRF18_RC7_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VRF18_RC7_OP_CFG_SHIFT                7
#define PMIC_RG_LDO_VRF18_RC8_OP_CFG_ADDR                 \
	MT6363_LDO_VRF18_OP_CFG1
#define PMIC_RG_LDO_VRF18_RC8_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VRF18_RC8_OP_CFG_SHIFT                0
#define PMIC_RG_LDO_VRF18_RC9_OP_CFG_ADDR                 \
	MT6363_LDO_VRF18_OP_CFG1
#define PMIC_RG_LDO_VRF18_RC9_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VRF18_RC9_OP_CFG_SHIFT                1
#define PMIC_RG_LDO_VRF18_RC10_OP_CFG_ADDR                \
	MT6363_LDO_VRF18_OP_CFG1
#define PMIC_RG_LDO_VRF18_RC10_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VRF18_RC10_OP_CFG_SHIFT               2
#define PMIC_RG_LDO_VRF18_RC11_OP_CFG_ADDR                \
	MT6363_LDO_VRF18_OP_CFG1
#define PMIC_RG_LDO_VRF18_RC11_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VRF18_RC11_OP_CFG_SHIFT               3
#define PMIC_RG_LDO_VRF18_RC12_OP_CFG_ADDR                \
	MT6363_LDO_VRF18_OP_CFG1
#define PMIC_RG_LDO_VRF18_RC12_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VRF18_RC12_OP_CFG_SHIFT               4
#define PMIC_RG_LDO_VRF18_RC13_OP_CFG_ADDR                \
	MT6363_LDO_VRF18_OP_CFG1
#define PMIC_RG_LDO_VRF18_RC13_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VRF18_RC13_OP_CFG_SHIFT               5
#define PMIC_RG_LDO_VRF18_HW0_OP_CFG_ADDR                 \
	MT6363_LDO_VRF18_OP_CFG2
#define PMIC_RG_LDO_VRF18_HW0_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VRF18_HW0_OP_CFG_SHIFT                0
#define PMIC_RG_LDO_VRF18_HW1_OP_CFG_ADDR                 \
	MT6363_LDO_VRF18_OP_CFG2
#define PMIC_RG_LDO_VRF18_HW1_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VRF18_HW1_OP_CFG_SHIFT                1
#define PMIC_RG_LDO_VRF18_HW2_OP_CFG_ADDR                 \
	MT6363_LDO_VRF18_OP_CFG2
#define PMIC_RG_LDO_VRF18_HW2_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VRF18_HW2_OP_CFG_SHIFT                2
#define PMIC_RG_LDO_VRF18_HW3_OP_CFG_ADDR                 \
	MT6363_LDO_VRF18_OP_CFG2
#define PMIC_RG_LDO_VRF18_HW3_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VRF18_HW3_OP_CFG_SHIFT                3
#define PMIC_RG_LDO_VRF18_HW4_OP_CFG_ADDR                 \
	MT6363_LDO_VRF18_OP_CFG2
#define PMIC_RG_LDO_VRF18_HW4_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VRF18_HW4_OP_CFG_SHIFT                4
#define PMIC_RG_LDO_VRF18_HW5_OP_CFG_ADDR                 \
	MT6363_LDO_VRF18_OP_CFG2
#define PMIC_RG_LDO_VRF18_HW5_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VRF18_HW5_OP_CFG_SHIFT                5
#define PMIC_RG_LDO_VRF18_HW6_OP_CFG_ADDR                 \
	MT6363_LDO_VRF18_OP_CFG2
#define PMIC_RG_LDO_VRF18_HW6_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VRF18_HW6_OP_CFG_SHIFT                6
#define PMIC_RG_LDO_VRF18_SW_OP_CFG_ADDR                  \
	MT6363_LDO_VRF18_OP_CFG2
#define PMIC_RG_LDO_VRF18_SW_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VRF18_SW_OP_CFG_SHIFT                 7
#define PMIC_RG_LDO_VRF18_RC0_OP_MODE_ADDR                \
	MT6363_LDO_VRF18_OP_MODE0
#define PMIC_RG_LDO_VRF18_RC0_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VRF18_RC0_OP_MODE_SHIFT               0
#define PMIC_RG_LDO_VRF18_RC1_OP_MODE_ADDR                \
	MT6363_LDO_VRF18_OP_MODE0
#define PMIC_RG_LDO_VRF18_RC1_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VRF18_RC1_OP_MODE_SHIFT               1
#define PMIC_RG_LDO_VRF18_RC2_OP_MODE_ADDR                \
	MT6363_LDO_VRF18_OP_MODE0
#define PMIC_RG_LDO_VRF18_RC2_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VRF18_RC2_OP_MODE_SHIFT               2
#define PMIC_RG_LDO_VRF18_RC3_OP_MODE_ADDR                \
	MT6363_LDO_VRF18_OP_MODE0
#define PMIC_RG_LDO_VRF18_RC3_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VRF18_RC3_OP_MODE_SHIFT               3
#define PMIC_RG_LDO_VRF18_RC4_OP_MODE_ADDR                \
	MT6363_LDO_VRF18_OP_MODE0
#define PMIC_RG_LDO_VRF18_RC4_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VRF18_RC4_OP_MODE_SHIFT               4
#define PMIC_RG_LDO_VRF18_RC5_OP_MODE_ADDR                \
	MT6363_LDO_VRF18_OP_MODE0
#define PMIC_RG_LDO_VRF18_RC5_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VRF18_RC5_OP_MODE_SHIFT               5
#define PMIC_RG_LDO_VRF18_RC6_OP_MODE_ADDR                \
	MT6363_LDO_VRF18_OP_MODE0
#define PMIC_RG_LDO_VRF18_RC6_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VRF18_RC6_OP_MODE_SHIFT               6
#define PMIC_RG_LDO_VRF18_RC7_OP_MODE_ADDR                \
	MT6363_LDO_VRF18_OP_MODE0
#define PMIC_RG_LDO_VRF18_RC7_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VRF18_RC7_OP_MODE_SHIFT               7
#define PMIC_RG_LDO_VRF18_RC8_OP_MODE_ADDR                \
	MT6363_LDO_VRF18_OP_MODE1
#define PMIC_RG_LDO_VRF18_RC8_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VRF18_RC8_OP_MODE_SHIFT               0
#define PMIC_RG_LDO_VRF18_RC9_OP_MODE_ADDR                \
	MT6363_LDO_VRF18_OP_MODE1
#define PMIC_RG_LDO_VRF18_RC9_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VRF18_RC9_OP_MODE_SHIFT               1
#define PMIC_RG_LDO_VRF18_RC10_OP_MODE_ADDR               \
	MT6363_LDO_VRF18_OP_MODE1
#define PMIC_RG_LDO_VRF18_RC10_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VRF18_RC10_OP_MODE_SHIFT              2
#define PMIC_RG_LDO_VRF18_RC11_OP_MODE_ADDR               \
	MT6363_LDO_VRF18_OP_MODE1
#define PMIC_RG_LDO_VRF18_RC11_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VRF18_RC11_OP_MODE_SHIFT              3
#define PMIC_RG_LDO_VRF18_RC12_OP_MODE_ADDR               \
	MT6363_LDO_VRF18_OP_MODE1
#define PMIC_RG_LDO_VRF18_RC12_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VRF18_RC12_OP_MODE_SHIFT              4
#define PMIC_RG_LDO_VRF18_RC13_OP_MODE_ADDR               \
	MT6363_LDO_VRF18_OP_MODE1
#define PMIC_RG_LDO_VRF18_RC13_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VRF18_RC13_OP_MODE_SHIFT              5
#define PMIC_RG_LDO_VRF18_HW0_OP_MODE_ADDR                \
	MT6363_LDO_VRF18_OP_MODE2
#define PMIC_RG_LDO_VRF18_HW0_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VRF18_HW0_OP_MODE_SHIFT               0
#define PMIC_RG_LDO_VRF18_HW1_OP_MODE_ADDR                \
	MT6363_LDO_VRF18_OP_MODE2
#define PMIC_RG_LDO_VRF18_HW1_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VRF18_HW1_OP_MODE_SHIFT               1
#define PMIC_RG_LDO_VRF18_HW2_OP_MODE_ADDR                \
	MT6363_LDO_VRF18_OP_MODE2
#define PMIC_RG_LDO_VRF18_HW2_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VRF18_HW2_OP_MODE_SHIFT               2
#define PMIC_RG_LDO_VRF18_HW3_OP_MODE_ADDR                \
	MT6363_LDO_VRF18_OP_MODE2
#define PMIC_RG_LDO_VRF18_HW3_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VRF18_HW3_OP_MODE_SHIFT               3
#define PMIC_RG_LDO_VRF18_HW4_OP_MODE_ADDR                \
	MT6363_LDO_VRF18_OP_MODE2
#define PMIC_RG_LDO_VRF18_HW4_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VRF18_HW4_OP_MODE_SHIFT               4
#define PMIC_RG_LDO_VRF18_HW5_OP_MODE_ADDR                \
	MT6363_LDO_VRF18_OP_MODE2
#define PMIC_RG_LDO_VRF18_HW5_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VRF18_HW5_OP_MODE_SHIFT               5
#define PMIC_RG_LDO_VRF18_HW6_OP_MODE_ADDR                \
	MT6363_LDO_VRF18_OP_MODE2
#define PMIC_RG_LDO_VRF18_HW6_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VRF18_HW6_OP_MODE_SHIFT               6
#define PMIC_RG_LDO_VRFIO18_EN_ADDR                       \
	MT6363_LDO_VRFIO18_CON0
#define PMIC_RG_LDO_VRFIO18_EN_MASK                       0x1
#define PMIC_RG_LDO_VRFIO18_EN_SHIFT                      0
#define PMIC_RG_LDO_VRFIO18_LP_ADDR                       \
	MT6363_LDO_VRFIO18_CON0
#define PMIC_RG_LDO_VRFIO18_LP_MASK                       0x1
#define PMIC_RG_LDO_VRFIO18_LP_SHIFT                      1
#define PMIC_RG_LDO_VRFIO18_STBTD_ADDR                    \
	MT6363_LDO_VRFIO18_CON1
#define PMIC_RG_LDO_VRFIO18_STBTD_MASK                    0x3
#define PMIC_RG_LDO_VRFIO18_STBTD_SHIFT                   0
#define PMIC_RG_LDO_VRFIO18_ULP_ADDR                      \
	MT6363_LDO_VRFIO18_CON1
#define PMIC_RG_LDO_VRFIO18_ULP_MASK                      0x1
#define PMIC_RG_LDO_VRFIO18_ULP_SHIFT                     2
#define PMIC_RG_LDO_VRFIO18_ONLV_EN_ADDR                  \
	MT6363_LDO_VRFIO18_CON1
#define PMIC_RG_LDO_VRFIO18_ONLV_EN_MASK                  0x1
#define PMIC_RG_LDO_VRFIO18_ONLV_EN_SHIFT                 3
#define PMIC_RG_LDO_VRFIO18_OCFB_EN_ADDR                  \
	MT6363_LDO_VRFIO18_CON1
#define PMIC_RG_LDO_VRFIO18_OCFB_EN_MASK                  0x1
#define PMIC_RG_LDO_VRFIO18_OCFB_EN_SHIFT                 4
#define PMIC_RG_LDO_VRFIO18_OC_MODE_ADDR                  \
	MT6363_LDO_VRFIO18_CON1
#define PMIC_RG_LDO_VRFIO18_OC_MODE_MASK                  0x1
#define PMIC_RG_LDO_VRFIO18_OC_MODE_SHIFT                 5
#define PMIC_RG_LDO_VRFIO18_OC_TSEL_ADDR                  \
	MT6363_LDO_VRFIO18_CON1
#define PMIC_RG_LDO_VRFIO18_OC_TSEL_MASK                  0x1
#define PMIC_RG_LDO_VRFIO18_OC_TSEL_SHIFT                 6
#define PMIC_RG_LDO_VRFIO18_DUMMY_LOAD_ADDR               \
	MT6363_LDO_VRFIO18_CON2
#define PMIC_RG_LDO_VRFIO18_DUMMY_LOAD_MASK               0x3
#define PMIC_RG_LDO_VRFIO18_DUMMY_LOAD_SHIFT              0
#define PMIC_RG_LDO_VRFIO18_STB_26M_CKEN_EN_ADDR          \
	MT6363_LDO_VRFIO18_CON2
#define PMIC_RG_LDO_VRFIO18_STB_26M_CKEN_EN_MASK          0x1
#define PMIC_RG_LDO_VRFIO18_STB_26M_CKEN_EN_SHIFT         6
#define PMIC_RG_LDO_VRFIO18_CK_SW_MODE_ADDR               \
	MT6363_LDO_VRFIO18_CON2
#define PMIC_RG_LDO_VRFIO18_CK_SW_MODE_MASK               0x1
#define PMIC_RG_LDO_VRFIO18_CK_SW_MODE_SHIFT              7
#define PMIC_RG_LDO_VRFIO18_B_STB_FORCE_ADDR              \
	MT6363_LDO_VRFIO18_TEST_CON0
#define PMIC_RG_LDO_VRFIO18_B_STB_FORCE_MASK              0x1
#define PMIC_RG_LDO_VRFIO18_B_STB_FORCE_SHIFT             4
#define PMIC_RG_LDO_VRFIO18_L_STB_FORCE_ADDR              \
	MT6363_LDO_VRFIO18_TEST_CON0
#define PMIC_RG_LDO_VRFIO18_L_STB_FORCE_MASK              0x1
#define PMIC_RG_LDO_VRFIO18_L_STB_FORCE_SHIFT             5
#define PMIC_DA_VRFIO18_B_EN_ADDR                         \
	MT6363_LDO_VRFIO18_MON
#define PMIC_DA_VRFIO18_B_EN_MASK                         0x1
#define PMIC_DA_VRFIO18_B_EN_SHIFT                        0
#define PMIC_DA_VRFIO18_B_STB_ADDR                        \
	MT6363_LDO_VRFIO18_MON
#define PMIC_DA_VRFIO18_B_STB_MASK                        0x1
#define PMIC_DA_VRFIO18_B_STB_SHIFT                       1
#define PMIC_DA_VRFIO18_B_LP_ADDR                         \
	MT6363_LDO_VRFIO18_MON
#define PMIC_DA_VRFIO18_B_LP_MASK                         0x1
#define PMIC_DA_VRFIO18_B_LP_SHIFT                        2
#define PMIC_DA_VRFIO18_L_EN_ADDR                         \
	MT6363_LDO_VRFIO18_MON
#define PMIC_DA_VRFIO18_L_EN_MASK                         0x1
#define PMIC_DA_VRFIO18_L_EN_SHIFT                        3
#define PMIC_DA_VRFIO18_L_STB_ADDR                        \
	MT6363_LDO_VRFIO18_MON
#define PMIC_DA_VRFIO18_L_STB_MASK                        0x1
#define PMIC_DA_VRFIO18_L_STB_SHIFT                       4
#define PMIC_DA_VRFIO18_OCFB_EN_ADDR                      \
	MT6363_LDO_VRFIO18_MON
#define PMIC_DA_VRFIO18_OCFB_EN_MASK                      0x1
#define PMIC_DA_VRFIO18_OCFB_EN_SHIFT                     5
#define PMIC_DA_VRFIO18_DUMMY_LOAD_ADDR                   \
	MT6363_LDO_VRFIO18_MON
#define PMIC_DA_VRFIO18_DUMMY_LOAD_MASK                   0x3
#define PMIC_DA_VRFIO18_DUMMY_LOAD_SHIFT                  6
#define PMIC_RG_LDO_VRFIO18_RC0_OP_EN_ADDR                \
	MT6363_LDO_VRFIO18_OP_EN0
#define PMIC_RG_LDO_VRFIO18_RC0_OP_EN_MASK                0x1
#define PMIC_RG_LDO_VRFIO18_RC0_OP_EN_SHIFT               0
#define PMIC_RG_LDO_VRFIO18_RC1_OP_EN_ADDR                \
	MT6363_LDO_VRFIO18_OP_EN0
#define PMIC_RG_LDO_VRFIO18_RC1_OP_EN_MASK                0x1
#define PMIC_RG_LDO_VRFIO18_RC1_OP_EN_SHIFT               1
#define PMIC_RG_LDO_VRFIO18_RC2_OP_EN_ADDR                \
	MT6363_LDO_VRFIO18_OP_EN0
#define PMIC_RG_LDO_VRFIO18_RC2_OP_EN_MASK                0x1
#define PMIC_RG_LDO_VRFIO18_RC2_OP_EN_SHIFT               2
#define PMIC_RG_LDO_VRFIO18_RC3_OP_EN_ADDR                \
	MT6363_LDO_VRFIO18_OP_EN0
#define PMIC_RG_LDO_VRFIO18_RC3_OP_EN_MASK                0x1
#define PMIC_RG_LDO_VRFIO18_RC3_OP_EN_SHIFT               3
#define PMIC_RG_LDO_VRFIO18_RC4_OP_EN_ADDR                \
	MT6363_LDO_VRFIO18_OP_EN0
#define PMIC_RG_LDO_VRFIO18_RC4_OP_EN_MASK                0x1
#define PMIC_RG_LDO_VRFIO18_RC4_OP_EN_SHIFT               4
#define PMIC_RG_LDO_VRFIO18_RC5_OP_EN_ADDR                \
	MT6363_LDO_VRFIO18_OP_EN0
#define PMIC_RG_LDO_VRFIO18_RC5_OP_EN_MASK                0x1
#define PMIC_RG_LDO_VRFIO18_RC5_OP_EN_SHIFT               5
#define PMIC_RG_LDO_VRFIO18_RC6_OP_EN_ADDR                \
	MT6363_LDO_VRFIO18_OP_EN0
#define PMIC_RG_LDO_VRFIO18_RC6_OP_EN_MASK                0x1
#define PMIC_RG_LDO_VRFIO18_RC6_OP_EN_SHIFT               6
#define PMIC_RG_LDO_VRFIO18_RC7_OP_EN_ADDR                \
	MT6363_LDO_VRFIO18_OP_EN0
#define PMIC_RG_LDO_VRFIO18_RC7_OP_EN_MASK                0x1
#define PMIC_RG_LDO_VRFIO18_RC7_OP_EN_SHIFT               7
#define PMIC_RG_LDO_VRFIO18_RC8_OP_EN_ADDR                \
	MT6363_LDO_VRFIO18_OP_EN1
#define PMIC_RG_LDO_VRFIO18_RC8_OP_EN_MASK                0x1
#define PMIC_RG_LDO_VRFIO18_RC8_OP_EN_SHIFT               0
#define PMIC_RG_LDO_VRFIO18_RC9_OP_EN_ADDR                \
	MT6363_LDO_VRFIO18_OP_EN1
#define PMIC_RG_LDO_VRFIO18_RC9_OP_EN_MASK                0x1
#define PMIC_RG_LDO_VRFIO18_RC9_OP_EN_SHIFT               1
#define PMIC_RG_LDO_VRFIO18_RC10_OP_EN_ADDR               \
	MT6363_LDO_VRFIO18_OP_EN1
#define PMIC_RG_LDO_VRFIO18_RC10_OP_EN_MASK               0x1
#define PMIC_RG_LDO_VRFIO18_RC10_OP_EN_SHIFT              2
#define PMIC_RG_LDO_VRFIO18_RC11_OP_EN_ADDR               \
	MT6363_LDO_VRFIO18_OP_EN1
#define PMIC_RG_LDO_VRFIO18_RC11_OP_EN_MASK               0x1
#define PMIC_RG_LDO_VRFIO18_RC11_OP_EN_SHIFT              3
#define PMIC_RG_LDO_VRFIO18_RC12_OP_EN_ADDR               \
	MT6363_LDO_VRFIO18_OP_EN1
#define PMIC_RG_LDO_VRFIO18_RC12_OP_EN_MASK               0x1
#define PMIC_RG_LDO_VRFIO18_RC12_OP_EN_SHIFT              4
#define PMIC_RG_LDO_VRFIO18_RC13_OP_EN_ADDR               \
	MT6363_LDO_VRFIO18_OP_EN1
#define PMIC_RG_LDO_VRFIO18_RC13_OP_EN_MASK               0x1
#define PMIC_RG_LDO_VRFIO18_RC13_OP_EN_SHIFT              5
#define PMIC_RG_LDO_VRFIO18_HW0_OP_EN_ADDR                \
	MT6363_LDO_VRFIO18_OP_EN2
#define PMIC_RG_LDO_VRFIO18_HW0_OP_EN_MASK                0x1
#define PMIC_RG_LDO_VRFIO18_HW0_OP_EN_SHIFT               0
#define PMIC_RG_LDO_VRFIO18_HW1_OP_EN_ADDR                \
	MT6363_LDO_VRFIO18_OP_EN2
#define PMIC_RG_LDO_VRFIO18_HW1_OP_EN_MASK                0x1
#define PMIC_RG_LDO_VRFIO18_HW1_OP_EN_SHIFT               1
#define PMIC_RG_LDO_VRFIO18_HW2_OP_EN_ADDR                \
	MT6363_LDO_VRFIO18_OP_EN2
#define PMIC_RG_LDO_VRFIO18_HW2_OP_EN_MASK                0x1
#define PMIC_RG_LDO_VRFIO18_HW2_OP_EN_SHIFT               2
#define PMIC_RG_LDO_VRFIO18_HW3_OP_EN_ADDR                \
	MT6363_LDO_VRFIO18_OP_EN2
#define PMIC_RG_LDO_VRFIO18_HW3_OP_EN_MASK                0x1
#define PMIC_RG_LDO_VRFIO18_HW3_OP_EN_SHIFT               3
#define PMIC_RG_LDO_VRFIO18_HW4_OP_EN_ADDR                \
	MT6363_LDO_VRFIO18_OP_EN2
#define PMIC_RG_LDO_VRFIO18_HW4_OP_EN_MASK                0x1
#define PMIC_RG_LDO_VRFIO18_HW4_OP_EN_SHIFT               4
#define PMIC_RG_LDO_VRFIO18_HW5_OP_EN_ADDR                \
	MT6363_LDO_VRFIO18_OP_EN2
#define PMIC_RG_LDO_VRFIO18_HW5_OP_EN_MASK                0x1
#define PMIC_RG_LDO_VRFIO18_HW5_OP_EN_SHIFT               5
#define PMIC_RG_LDO_VRFIO18_HW6_OP_EN_ADDR                \
	MT6363_LDO_VRFIO18_OP_EN2
#define PMIC_RG_LDO_VRFIO18_HW6_OP_EN_MASK                0x1
#define PMIC_RG_LDO_VRFIO18_HW6_OP_EN_SHIFT               6
#define PMIC_RG_LDO_VRFIO18_SW_OP_EN_ADDR                 \
	MT6363_LDO_VRFIO18_OP_EN2
#define PMIC_RG_LDO_VRFIO18_SW_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VRFIO18_SW_OP_EN_SHIFT                7
#define PMIC_RG_LDO_VRFIO18_RC0_OP_CFG_ADDR               \
	MT6363_LDO_VRFIO18_OP_CFG0
#define PMIC_RG_LDO_VRFIO18_RC0_OP_CFG_MASK               0x1
#define PMIC_RG_LDO_VRFIO18_RC0_OP_CFG_SHIFT              0
#define PMIC_RG_LDO_VRFIO18_RC1_OP_CFG_ADDR               \
	MT6363_LDO_VRFIO18_OP_CFG0
#define PMIC_RG_LDO_VRFIO18_RC1_OP_CFG_MASK               0x1
#define PMIC_RG_LDO_VRFIO18_RC1_OP_CFG_SHIFT              1
#define PMIC_RG_LDO_VRFIO18_RC2_OP_CFG_ADDR               \
	MT6363_LDO_VRFIO18_OP_CFG0
#define PMIC_RG_LDO_VRFIO18_RC2_OP_CFG_MASK               0x1
#define PMIC_RG_LDO_VRFIO18_RC2_OP_CFG_SHIFT              2
#define PMIC_RG_LDO_VRFIO18_RC3_OP_CFG_ADDR               \
	MT6363_LDO_VRFIO18_OP_CFG0
#define PMIC_RG_LDO_VRFIO18_RC3_OP_CFG_MASK               0x1
#define PMIC_RG_LDO_VRFIO18_RC3_OP_CFG_SHIFT              3
#define PMIC_RG_LDO_VRFIO18_RC4_OP_CFG_ADDR               \
	MT6363_LDO_VRFIO18_OP_CFG0
#define PMIC_RG_LDO_VRFIO18_RC4_OP_CFG_MASK               0x1
#define PMIC_RG_LDO_VRFIO18_RC4_OP_CFG_SHIFT              4
#define PMIC_RG_LDO_VRFIO18_RC5_OP_CFG_ADDR               \
	MT6363_LDO_VRFIO18_OP_CFG0
#define PMIC_RG_LDO_VRFIO18_RC5_OP_CFG_MASK               0x1
#define PMIC_RG_LDO_VRFIO18_RC5_OP_CFG_SHIFT              5
#define PMIC_RG_LDO_VRFIO18_RC6_OP_CFG_ADDR               \
	MT6363_LDO_VRFIO18_OP_CFG0
#define PMIC_RG_LDO_VRFIO18_RC6_OP_CFG_MASK               0x1
#define PMIC_RG_LDO_VRFIO18_RC6_OP_CFG_SHIFT              6
#define PMIC_RG_LDO_VRFIO18_RC7_OP_CFG_ADDR               \
	MT6363_LDO_VRFIO18_OP_CFG0
#define PMIC_RG_LDO_VRFIO18_RC7_OP_CFG_MASK               0x1
#define PMIC_RG_LDO_VRFIO18_RC7_OP_CFG_SHIFT              7
#define PMIC_RG_LDO_VRFIO18_RC8_OP_CFG_ADDR               \
	MT6363_LDO_VRFIO18_OP_CFG1
#define PMIC_RG_LDO_VRFIO18_RC8_OP_CFG_MASK               0x1
#define PMIC_RG_LDO_VRFIO18_RC8_OP_CFG_SHIFT              0
#define PMIC_RG_LDO_VRFIO18_RC9_OP_CFG_ADDR               \
	MT6363_LDO_VRFIO18_OP_CFG1
#define PMIC_RG_LDO_VRFIO18_RC9_OP_CFG_MASK               0x1
#define PMIC_RG_LDO_VRFIO18_RC9_OP_CFG_SHIFT              1
#define PMIC_RG_LDO_VRFIO18_RC10_OP_CFG_ADDR              \
	MT6363_LDO_VRFIO18_OP_CFG1
#define PMIC_RG_LDO_VRFIO18_RC10_OP_CFG_MASK              0x1
#define PMIC_RG_LDO_VRFIO18_RC10_OP_CFG_SHIFT             2
#define PMIC_RG_LDO_VRFIO18_RC11_OP_CFG_ADDR              \
	MT6363_LDO_VRFIO18_OP_CFG1
#define PMIC_RG_LDO_VRFIO18_RC11_OP_CFG_MASK              0x1
#define PMIC_RG_LDO_VRFIO18_RC11_OP_CFG_SHIFT             3
#define PMIC_RG_LDO_VRFIO18_RC12_OP_CFG_ADDR              \
	MT6363_LDO_VRFIO18_OP_CFG1
#define PMIC_RG_LDO_VRFIO18_RC12_OP_CFG_MASK              0x1
#define PMIC_RG_LDO_VRFIO18_RC12_OP_CFG_SHIFT             4
#define PMIC_RG_LDO_VRFIO18_RC13_OP_CFG_ADDR              \
	MT6363_LDO_VRFIO18_OP_CFG1
#define PMIC_RG_LDO_VRFIO18_RC13_OP_CFG_MASK              0x1
#define PMIC_RG_LDO_VRFIO18_RC13_OP_CFG_SHIFT             5
#define PMIC_RG_LDO_VRFIO18_HW0_OP_CFG_ADDR               \
	MT6363_LDO_VRFIO18_OP_CFG2
#define PMIC_RG_LDO_VRFIO18_HW0_OP_CFG_MASK               0x1
#define PMIC_RG_LDO_VRFIO18_HW0_OP_CFG_SHIFT              0
#define PMIC_RG_LDO_VRFIO18_HW1_OP_CFG_ADDR               \
	MT6363_LDO_VRFIO18_OP_CFG2
#define PMIC_RG_LDO_VRFIO18_HW1_OP_CFG_MASK               0x1
#define PMIC_RG_LDO_VRFIO18_HW1_OP_CFG_SHIFT              1
#define PMIC_RG_LDO_VRFIO18_HW2_OP_CFG_ADDR               \
	MT6363_LDO_VRFIO18_OP_CFG2
#define PMIC_RG_LDO_VRFIO18_HW2_OP_CFG_MASK               0x1
#define PMIC_RG_LDO_VRFIO18_HW2_OP_CFG_SHIFT              2
#define PMIC_RG_LDO_VRFIO18_HW3_OP_CFG_ADDR               \
	MT6363_LDO_VRFIO18_OP_CFG2
#define PMIC_RG_LDO_VRFIO18_HW3_OP_CFG_MASK               0x1
#define PMIC_RG_LDO_VRFIO18_HW3_OP_CFG_SHIFT              3
#define PMIC_RG_LDO_VRFIO18_HW4_OP_CFG_ADDR               \
	MT6363_LDO_VRFIO18_OP_CFG2
#define PMIC_RG_LDO_VRFIO18_HW4_OP_CFG_MASK               0x1
#define PMIC_RG_LDO_VRFIO18_HW4_OP_CFG_SHIFT              4
#define PMIC_RG_LDO_VRFIO18_HW5_OP_CFG_ADDR               \
	MT6363_LDO_VRFIO18_OP_CFG2
#define PMIC_RG_LDO_VRFIO18_HW5_OP_CFG_MASK               0x1
#define PMIC_RG_LDO_VRFIO18_HW5_OP_CFG_SHIFT              5
#define PMIC_RG_LDO_VRFIO18_HW6_OP_CFG_ADDR               \
	MT6363_LDO_VRFIO18_OP_CFG2
#define PMIC_RG_LDO_VRFIO18_HW6_OP_CFG_MASK               0x1
#define PMIC_RG_LDO_VRFIO18_HW6_OP_CFG_SHIFT              6
#define PMIC_RG_LDO_VRFIO18_SW_OP_CFG_ADDR                \
	MT6363_LDO_VRFIO18_OP_CFG2
#define PMIC_RG_LDO_VRFIO18_SW_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VRFIO18_SW_OP_CFG_SHIFT               7
#define PMIC_RG_LDO_VRFIO18_RC0_OP_MODE_ADDR              \
	MT6363_LDO_VRFIO18_OP_MODE0
#define PMIC_RG_LDO_VRFIO18_RC0_OP_MODE_MASK              0x1
#define PMIC_RG_LDO_VRFIO18_RC0_OP_MODE_SHIFT             0
#define PMIC_RG_LDO_VRFIO18_RC1_OP_MODE_ADDR              \
	MT6363_LDO_VRFIO18_OP_MODE0
#define PMIC_RG_LDO_VRFIO18_RC1_OP_MODE_MASK              0x1
#define PMIC_RG_LDO_VRFIO18_RC1_OP_MODE_SHIFT             1
#define PMIC_RG_LDO_VRFIO18_RC2_OP_MODE_ADDR              \
	MT6363_LDO_VRFIO18_OP_MODE0
#define PMIC_RG_LDO_VRFIO18_RC2_OP_MODE_MASK              0x1
#define PMIC_RG_LDO_VRFIO18_RC2_OP_MODE_SHIFT             2
#define PMIC_RG_LDO_VRFIO18_RC3_OP_MODE_ADDR              \
	MT6363_LDO_VRFIO18_OP_MODE0
#define PMIC_RG_LDO_VRFIO18_RC3_OP_MODE_MASK              0x1
#define PMIC_RG_LDO_VRFIO18_RC3_OP_MODE_SHIFT             3
#define PMIC_RG_LDO_VRFIO18_RC4_OP_MODE_ADDR              \
	MT6363_LDO_VRFIO18_OP_MODE0
#define PMIC_RG_LDO_VRFIO18_RC4_OP_MODE_MASK              0x1
#define PMIC_RG_LDO_VRFIO18_RC4_OP_MODE_SHIFT             4
#define PMIC_RG_LDO_VRFIO18_RC5_OP_MODE_ADDR              \
	MT6363_LDO_VRFIO18_OP_MODE0
#define PMIC_RG_LDO_VRFIO18_RC5_OP_MODE_MASK              0x1
#define PMIC_RG_LDO_VRFIO18_RC5_OP_MODE_SHIFT             5
#define PMIC_RG_LDO_VRFIO18_RC6_OP_MODE_ADDR              \
	MT6363_LDO_VRFIO18_OP_MODE0
#define PMIC_RG_LDO_VRFIO18_RC6_OP_MODE_MASK              0x1
#define PMIC_RG_LDO_VRFIO18_RC6_OP_MODE_SHIFT             6
#define PMIC_RG_LDO_VRFIO18_RC7_OP_MODE_ADDR              \
	MT6363_LDO_VRFIO18_OP_MODE0
#define PMIC_RG_LDO_VRFIO18_RC7_OP_MODE_MASK              0x1
#define PMIC_RG_LDO_VRFIO18_RC7_OP_MODE_SHIFT             7
#define PMIC_RG_LDO_VRFIO18_RC8_OP_MODE_ADDR              \
	MT6363_LDO_VRFIO18_OP_MODE1
#define PMIC_RG_LDO_VRFIO18_RC8_OP_MODE_MASK              0x1
#define PMIC_RG_LDO_VRFIO18_RC8_OP_MODE_SHIFT             0
#define PMIC_RG_LDO_VRFIO18_RC9_OP_MODE_ADDR              \
	MT6363_LDO_VRFIO18_OP_MODE1
#define PMIC_RG_LDO_VRFIO18_RC9_OP_MODE_MASK              0x1
#define PMIC_RG_LDO_VRFIO18_RC9_OP_MODE_SHIFT             1
#define PMIC_RG_LDO_VRFIO18_RC10_OP_MODE_ADDR             \
	MT6363_LDO_VRFIO18_OP_MODE1
#define PMIC_RG_LDO_VRFIO18_RC10_OP_MODE_MASK             0x1
#define PMIC_RG_LDO_VRFIO18_RC10_OP_MODE_SHIFT            2
#define PMIC_RG_LDO_VRFIO18_RC11_OP_MODE_ADDR             \
	MT6363_LDO_VRFIO18_OP_MODE1
#define PMIC_RG_LDO_VRFIO18_RC11_OP_MODE_MASK             0x1
#define PMIC_RG_LDO_VRFIO18_RC11_OP_MODE_SHIFT            3
#define PMIC_RG_LDO_VRFIO18_RC12_OP_MODE_ADDR             \
	MT6363_LDO_VRFIO18_OP_MODE1
#define PMIC_RG_LDO_VRFIO18_RC12_OP_MODE_MASK             0x1
#define PMIC_RG_LDO_VRFIO18_RC12_OP_MODE_SHIFT            4
#define PMIC_RG_LDO_VRFIO18_RC13_OP_MODE_ADDR             \
	MT6363_LDO_VRFIO18_OP_MODE1
#define PMIC_RG_LDO_VRFIO18_RC13_OP_MODE_MASK             0x1
#define PMIC_RG_LDO_VRFIO18_RC13_OP_MODE_SHIFT            5
#define PMIC_RG_LDO_VRFIO18_HW0_OP_MODE_ADDR              \
	MT6363_LDO_VRFIO18_OP_MODE2
#define PMIC_RG_LDO_VRFIO18_HW0_OP_MODE_MASK              0x1
#define PMIC_RG_LDO_VRFIO18_HW0_OP_MODE_SHIFT             0
#define PMIC_RG_LDO_VRFIO18_HW1_OP_MODE_ADDR              \
	MT6363_LDO_VRFIO18_OP_MODE2
#define PMIC_RG_LDO_VRFIO18_HW1_OP_MODE_MASK              0x1
#define PMIC_RG_LDO_VRFIO18_HW1_OP_MODE_SHIFT             1
#define PMIC_RG_LDO_VRFIO18_HW2_OP_MODE_ADDR              \
	MT6363_LDO_VRFIO18_OP_MODE2
#define PMIC_RG_LDO_VRFIO18_HW2_OP_MODE_MASK              0x1
#define PMIC_RG_LDO_VRFIO18_HW2_OP_MODE_SHIFT             2
#define PMIC_RG_LDO_VRFIO18_HW3_OP_MODE_ADDR              \
	MT6363_LDO_VRFIO18_OP_MODE2
#define PMIC_RG_LDO_VRFIO18_HW3_OP_MODE_MASK              0x1
#define PMIC_RG_LDO_VRFIO18_HW3_OP_MODE_SHIFT             3
#define PMIC_RG_LDO_VRFIO18_HW4_OP_MODE_ADDR              \
	MT6363_LDO_VRFIO18_OP_MODE2
#define PMIC_RG_LDO_VRFIO18_HW4_OP_MODE_MASK              0x1
#define PMIC_RG_LDO_VRFIO18_HW4_OP_MODE_SHIFT             4
#define PMIC_RG_LDO_VRFIO18_HW5_OP_MODE_ADDR              \
	MT6363_LDO_VRFIO18_OP_MODE2
#define PMIC_RG_LDO_VRFIO18_HW5_OP_MODE_MASK              0x1
#define PMIC_RG_LDO_VRFIO18_HW5_OP_MODE_SHIFT             5
#define PMIC_RG_LDO_VRFIO18_HW6_OP_MODE_ADDR              \
	MT6363_LDO_VRFIO18_OP_MODE2
#define PMIC_RG_LDO_VRFIO18_HW6_OP_MODE_MASK              0x1
#define PMIC_RG_LDO_VRFIO18_HW6_OP_MODE_SHIFT             6
#define PMIC_LDO_GNR1_ANA_ID_ADDR                         \
	MT6363_LDO_GNR1_ANA_ID
#define PMIC_LDO_GNR1_ANA_ID_MASK                         0xFF
#define PMIC_LDO_GNR1_ANA_ID_SHIFT                        0
#define PMIC_LDO_GNR1_DIG_ID_ADDR                         \
	MT6363_LDO_GNR1_DIG_ID
#define PMIC_LDO_GNR1_DIG_ID_MASK                         0xFF
#define PMIC_LDO_GNR1_DIG_ID_SHIFT                        0
#define PMIC_LDO_GNR1_ANA_MINOR_REV_ADDR                  \
	MT6363_LDO_GNR1_ANA_REV
#define PMIC_LDO_GNR1_ANA_MINOR_REV_MASK                  0xF
#define PMIC_LDO_GNR1_ANA_MINOR_REV_SHIFT                 0
#define PMIC_LDO_GNR1_ANA_MAJOR_REV_ADDR                  \
	MT6363_LDO_GNR1_ANA_REV
#define PMIC_LDO_GNR1_ANA_MAJOR_REV_MASK                  0xF
#define PMIC_LDO_GNR1_ANA_MAJOR_REV_SHIFT                 4
#define PMIC_LDO_GNR1_DIG_MINOR_REV_ADDR                  \
	MT6363_LDO_GNR1_DIG_REV
#define PMIC_LDO_GNR1_DIG_MINOR_REV_MASK                  0xF
#define PMIC_LDO_GNR1_DIG_MINOR_REV_SHIFT                 0
#define PMIC_LDO_GNR1_DIG_MAJOR_REV_ADDR                  \
	MT6363_LDO_GNR1_DIG_REV
#define PMIC_LDO_GNR1_DIG_MAJOR_REV_MASK                  0xF
#define PMIC_LDO_GNR1_DIG_MAJOR_REV_SHIFT                 4
#define PMIC_LDO_GNR1_DSN_CBS_ADDR                        \
	MT6363_LDO_GNR1_DSN_DBI
#define PMIC_LDO_GNR1_DSN_CBS_MASK                        0x3
#define PMIC_LDO_GNR1_DSN_CBS_SHIFT                       0
#define PMIC_LDO_GNR1_DSN_BIX_ADDR                        \
	MT6363_LDO_GNR1_DSN_DBI
#define PMIC_LDO_GNR1_DSN_BIX_MASK                        0x3
#define PMIC_LDO_GNR1_DSN_BIX_SHIFT                       2
#define PMIC_LDO_GNR1_DSN_ESP_ADDR                        \
	MT6363_LDO_GNR1_DSN_ESP
#define PMIC_LDO_GNR1_DSN_ESP_MASK                        0xFF
#define PMIC_LDO_GNR1_DSN_ESP_SHIFT                       0
#define PMIC_LDO_GNR1_DSN_FPI_ADDR                        \
	MT6363_LDO_GNR1_DSN_DXI
#define PMIC_LDO_GNR1_DSN_FPI_MASK                        0xFF
#define PMIC_LDO_GNR1_DSN_FPI_SHIFT                       0
#define PMIC_RG_LDO_VTREF18_EN_ADDR                       \
	MT6363_LDO_VTREF18_CON0
#define PMIC_RG_LDO_VTREF18_EN_MASK                       0x1
#define PMIC_RG_LDO_VTREF18_EN_SHIFT                      0
#define PMIC_RG_LDO_VTREF18_LP_ADDR                       \
	MT6363_LDO_VTREF18_CON0
#define PMIC_RG_LDO_VTREF18_LP_MASK                       0x1
#define PMIC_RG_LDO_VTREF18_LP_SHIFT                      1
#define PMIC_RG_LDO_VTREF18_STBTD_ADDR                    \
	MT6363_LDO_VTREF18_CON1
#define PMIC_RG_LDO_VTREF18_STBTD_MASK                    0x3
#define PMIC_RG_LDO_VTREF18_STBTD_SHIFT                   0
#define PMIC_RG_LDO_VTREF18_ULP_ADDR                      \
	MT6363_LDO_VTREF18_CON1
#define PMIC_RG_LDO_VTREF18_ULP_MASK                      0x1
#define PMIC_RG_LDO_VTREF18_ULP_SHIFT                     2
#define PMIC_RG_LDO_VTREF18_ONLV_EN_ADDR                  \
	MT6363_LDO_VTREF18_CON1
#define PMIC_RG_LDO_VTREF18_ONLV_EN_MASK                  0x1
#define PMIC_RG_LDO_VTREF18_ONLV_EN_SHIFT                 3
#define PMIC_RG_LDO_VTREF18_OCFB_EN_ADDR                  \
	MT6363_LDO_VTREF18_CON1
#define PMIC_RG_LDO_VTREF18_OCFB_EN_MASK                  0x1
#define PMIC_RG_LDO_VTREF18_OCFB_EN_SHIFT                 4
#define PMIC_RG_LDO_VTREF18_OC_MODE_ADDR                  \
	MT6363_LDO_VTREF18_CON1
#define PMIC_RG_LDO_VTREF18_OC_MODE_MASK                  0x1
#define PMIC_RG_LDO_VTREF18_OC_MODE_SHIFT                 5
#define PMIC_RG_LDO_VTREF18_OC_TSEL_ADDR                  \
	MT6363_LDO_VTREF18_CON1
#define PMIC_RG_LDO_VTREF18_OC_TSEL_MASK                  0x1
#define PMIC_RG_LDO_VTREF18_OC_TSEL_SHIFT                 6
#define PMIC_RG_LDO_VTREF18_DUMMY_LOAD_ADDR               \
	MT6363_LDO_VTREF18_CON2
#define PMIC_RG_LDO_VTREF18_DUMMY_LOAD_MASK               0x3
#define PMIC_RG_LDO_VTREF18_DUMMY_LOAD_SHIFT              0
#define PMIC_RG_LDO_VTREF18_STB_26M_CKEN_EN_ADDR          \
	MT6363_LDO_VTREF18_CON2
#define PMIC_RG_LDO_VTREF18_STB_26M_CKEN_EN_MASK          0x1
#define PMIC_RG_LDO_VTREF18_STB_26M_CKEN_EN_SHIFT         6
#define PMIC_RG_LDO_VTREF18_CK_SW_MODE_ADDR               \
	MT6363_LDO_VTREF18_CON2
#define PMIC_RG_LDO_VTREF18_CK_SW_MODE_MASK               0x1
#define PMIC_RG_LDO_VTREF18_CK_SW_MODE_SHIFT              7
#define PMIC_RG_LDO_VTREF18_B_STB_FORCE_ADDR              \
	MT6363_LDO_VTREF18_TEST_CON0
#define PMIC_RG_LDO_VTREF18_B_STB_FORCE_MASK              0x1
#define PMIC_RG_LDO_VTREF18_B_STB_FORCE_SHIFT             4
#define PMIC_RG_LDO_VTREF18_L_STB_FORCE_ADDR              \
	MT6363_LDO_VTREF18_TEST_CON0
#define PMIC_RG_LDO_VTREF18_L_STB_FORCE_MASK              0x1
#define PMIC_RG_LDO_VTREF18_L_STB_FORCE_SHIFT             5
#define PMIC_DA_VTREF18_B_EN_ADDR                         \
	MT6363_LDO_VTREF18_MON
#define PMIC_DA_VTREF18_B_EN_MASK                         0x1
#define PMIC_DA_VTREF18_B_EN_SHIFT                        0
#define PMIC_DA_VTREF18_B_STB_ADDR                        \
	MT6363_LDO_VTREF18_MON
#define PMIC_DA_VTREF18_B_STB_MASK                        0x1
#define PMIC_DA_VTREF18_B_STB_SHIFT                       1
#define PMIC_DA_VTREF18_B_LP_ADDR                         \
	MT6363_LDO_VTREF18_MON
#define PMIC_DA_VTREF18_B_LP_MASK                         0x1
#define PMIC_DA_VTREF18_B_LP_SHIFT                        2
#define PMIC_DA_VTREF18_L_EN_ADDR                         \
	MT6363_LDO_VTREF18_MON
#define PMIC_DA_VTREF18_L_EN_MASK                         0x1
#define PMIC_DA_VTREF18_L_EN_SHIFT                        3
#define PMIC_DA_VTREF18_L_STB_ADDR                        \
	MT6363_LDO_VTREF18_MON
#define PMIC_DA_VTREF18_L_STB_MASK                        0x1
#define PMIC_DA_VTREF18_L_STB_SHIFT                       4
#define PMIC_DA_VTREF18_OCFB_EN_ADDR                      \
	MT6363_LDO_VTREF18_MON
#define PMIC_DA_VTREF18_OCFB_EN_MASK                      0x1
#define PMIC_DA_VTREF18_OCFB_EN_SHIFT                     5
#define PMIC_DA_VTREF18_DUMMY_LOAD_ADDR                   \
	MT6363_LDO_VTREF18_MON
#define PMIC_DA_VTREF18_DUMMY_LOAD_MASK                   0x3
#define PMIC_DA_VTREF18_DUMMY_LOAD_SHIFT                  6
#define PMIC_RG_LDO_VTREF18_RC0_OP_EN_ADDR                \
	MT6363_LDO_VTREF18_OP_EN0
#define PMIC_RG_LDO_VTREF18_RC0_OP_EN_MASK                0x1
#define PMIC_RG_LDO_VTREF18_RC0_OP_EN_SHIFT               0
#define PMIC_RG_LDO_VTREF18_RC1_OP_EN_ADDR                \
	MT6363_LDO_VTREF18_OP_EN0
#define PMIC_RG_LDO_VTREF18_RC1_OP_EN_MASK                0x1
#define PMIC_RG_LDO_VTREF18_RC1_OP_EN_SHIFT               1
#define PMIC_RG_LDO_VTREF18_RC2_OP_EN_ADDR                \
	MT6363_LDO_VTREF18_OP_EN0
#define PMIC_RG_LDO_VTREF18_RC2_OP_EN_MASK                0x1
#define PMIC_RG_LDO_VTREF18_RC2_OP_EN_SHIFT               2
#define PMIC_RG_LDO_VTREF18_RC3_OP_EN_ADDR                \
	MT6363_LDO_VTREF18_OP_EN0
#define PMIC_RG_LDO_VTREF18_RC3_OP_EN_MASK                0x1
#define PMIC_RG_LDO_VTREF18_RC3_OP_EN_SHIFT               3
#define PMIC_RG_LDO_VTREF18_RC4_OP_EN_ADDR                \
	MT6363_LDO_VTREF18_OP_EN0
#define PMIC_RG_LDO_VTREF18_RC4_OP_EN_MASK                0x1
#define PMIC_RG_LDO_VTREF18_RC4_OP_EN_SHIFT               4
#define PMIC_RG_LDO_VTREF18_RC5_OP_EN_ADDR                \
	MT6363_LDO_VTREF18_OP_EN0
#define PMIC_RG_LDO_VTREF18_RC5_OP_EN_MASK                0x1
#define PMIC_RG_LDO_VTREF18_RC5_OP_EN_SHIFT               5
#define PMIC_RG_LDO_VTREF18_RC6_OP_EN_ADDR                \
	MT6363_LDO_VTREF18_OP_EN0
#define PMIC_RG_LDO_VTREF18_RC6_OP_EN_MASK                0x1
#define PMIC_RG_LDO_VTREF18_RC6_OP_EN_SHIFT               6
#define PMIC_RG_LDO_VTREF18_RC7_OP_EN_ADDR                \
	MT6363_LDO_VTREF18_OP_EN0
#define PMIC_RG_LDO_VTREF18_RC7_OP_EN_MASK                0x1
#define PMIC_RG_LDO_VTREF18_RC7_OP_EN_SHIFT               7
#define PMIC_RG_LDO_VTREF18_RC8_OP_EN_ADDR                \
	MT6363_LDO_VTREF18_OP_EN1
#define PMIC_RG_LDO_VTREF18_RC8_OP_EN_MASK                0x1
#define PMIC_RG_LDO_VTREF18_RC8_OP_EN_SHIFT               0
#define PMIC_RG_LDO_VTREF18_RC9_OP_EN_ADDR                \
	MT6363_LDO_VTREF18_OP_EN1
#define PMIC_RG_LDO_VTREF18_RC9_OP_EN_MASK                0x1
#define PMIC_RG_LDO_VTREF18_RC9_OP_EN_SHIFT               1
#define PMIC_RG_LDO_VTREF18_RC10_OP_EN_ADDR               \
	MT6363_LDO_VTREF18_OP_EN1
#define PMIC_RG_LDO_VTREF18_RC10_OP_EN_MASK               0x1
#define PMIC_RG_LDO_VTREF18_RC10_OP_EN_SHIFT              2
#define PMIC_RG_LDO_VTREF18_RC11_OP_EN_ADDR               \
	MT6363_LDO_VTREF18_OP_EN1
#define PMIC_RG_LDO_VTREF18_RC11_OP_EN_MASK               0x1
#define PMIC_RG_LDO_VTREF18_RC11_OP_EN_SHIFT              3
#define PMIC_RG_LDO_VTREF18_RC12_OP_EN_ADDR               \
	MT6363_LDO_VTREF18_OP_EN1
#define PMIC_RG_LDO_VTREF18_RC12_OP_EN_MASK               0x1
#define PMIC_RG_LDO_VTREF18_RC12_OP_EN_SHIFT              4
#define PMIC_RG_LDO_VTREF18_RC13_OP_EN_ADDR               \
	MT6363_LDO_VTREF18_OP_EN1
#define PMIC_RG_LDO_VTREF18_RC13_OP_EN_MASK               0x1
#define PMIC_RG_LDO_VTREF18_RC13_OP_EN_SHIFT              5
#define PMIC_RG_LDO_VTREF18_HW0_OP_EN_ADDR                \
	MT6363_LDO_VTREF18_OP_EN2
#define PMIC_RG_LDO_VTREF18_HW0_OP_EN_MASK                0x1
#define PMIC_RG_LDO_VTREF18_HW0_OP_EN_SHIFT               0
#define PMIC_RG_LDO_VTREF18_HW1_OP_EN_ADDR                \
	MT6363_LDO_VTREF18_OP_EN2
#define PMIC_RG_LDO_VTREF18_HW1_OP_EN_MASK                0x1
#define PMIC_RG_LDO_VTREF18_HW1_OP_EN_SHIFT               1
#define PMIC_RG_LDO_VTREF18_HW2_OP_EN_ADDR                \
	MT6363_LDO_VTREF18_OP_EN2
#define PMIC_RG_LDO_VTREF18_HW2_OP_EN_MASK                0x1
#define PMIC_RG_LDO_VTREF18_HW2_OP_EN_SHIFT               2
#define PMIC_RG_LDO_VTREF18_HW3_OP_EN_ADDR                \
	MT6363_LDO_VTREF18_OP_EN2
#define PMIC_RG_LDO_VTREF18_HW3_OP_EN_MASK                0x1
#define PMIC_RG_LDO_VTREF18_HW3_OP_EN_SHIFT               3
#define PMIC_RG_LDO_VTREF18_HW4_OP_EN_ADDR                \
	MT6363_LDO_VTREF18_OP_EN2
#define PMIC_RG_LDO_VTREF18_HW4_OP_EN_MASK                0x1
#define PMIC_RG_LDO_VTREF18_HW4_OP_EN_SHIFT               4
#define PMIC_RG_LDO_VTREF18_HW5_OP_EN_ADDR                \
	MT6363_LDO_VTREF18_OP_EN2
#define PMIC_RG_LDO_VTREF18_HW5_OP_EN_MASK                0x1
#define PMIC_RG_LDO_VTREF18_HW5_OP_EN_SHIFT               5
#define PMIC_RG_LDO_VTREF18_HW6_OP_EN_ADDR                \
	MT6363_LDO_VTREF18_OP_EN2
#define PMIC_RG_LDO_VTREF18_HW6_OP_EN_MASK                0x1
#define PMIC_RG_LDO_VTREF18_HW6_OP_EN_SHIFT               6
#define PMIC_RG_LDO_VTREF18_SW_OP_EN_ADDR                 \
	MT6363_LDO_VTREF18_OP_EN2
#define PMIC_RG_LDO_VTREF18_SW_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VTREF18_SW_OP_EN_SHIFT                7
#define PMIC_RG_LDO_VTREF18_RC0_OP_CFG_ADDR               \
	MT6363_LDO_VTREF18_OP_CFG0
#define PMIC_RG_LDO_VTREF18_RC0_OP_CFG_MASK               0x1
#define PMIC_RG_LDO_VTREF18_RC0_OP_CFG_SHIFT              0
#define PMIC_RG_LDO_VTREF18_RC1_OP_CFG_ADDR               \
	MT6363_LDO_VTREF18_OP_CFG0
#define PMIC_RG_LDO_VTREF18_RC1_OP_CFG_MASK               0x1
#define PMIC_RG_LDO_VTREF18_RC1_OP_CFG_SHIFT              1
#define PMIC_RG_LDO_VTREF18_RC2_OP_CFG_ADDR               \
	MT6363_LDO_VTREF18_OP_CFG0
#define PMIC_RG_LDO_VTREF18_RC2_OP_CFG_MASK               0x1
#define PMIC_RG_LDO_VTREF18_RC2_OP_CFG_SHIFT              2
#define PMIC_RG_LDO_VTREF18_RC3_OP_CFG_ADDR               \
	MT6363_LDO_VTREF18_OP_CFG0
#define PMIC_RG_LDO_VTREF18_RC3_OP_CFG_MASK               0x1
#define PMIC_RG_LDO_VTREF18_RC3_OP_CFG_SHIFT              3
#define PMIC_RG_LDO_VTREF18_RC4_OP_CFG_ADDR               \
	MT6363_LDO_VTREF18_OP_CFG0
#define PMIC_RG_LDO_VTREF18_RC4_OP_CFG_MASK               0x1
#define PMIC_RG_LDO_VTREF18_RC4_OP_CFG_SHIFT              4
#define PMIC_RG_LDO_VTREF18_RC5_OP_CFG_ADDR               \
	MT6363_LDO_VTREF18_OP_CFG0
#define PMIC_RG_LDO_VTREF18_RC5_OP_CFG_MASK               0x1
#define PMIC_RG_LDO_VTREF18_RC5_OP_CFG_SHIFT              5
#define PMIC_RG_LDO_VTREF18_RC6_OP_CFG_ADDR               \
	MT6363_LDO_VTREF18_OP_CFG0
#define PMIC_RG_LDO_VTREF18_RC6_OP_CFG_MASK               0x1
#define PMIC_RG_LDO_VTREF18_RC6_OP_CFG_SHIFT              6
#define PMIC_RG_LDO_VTREF18_RC7_OP_CFG_ADDR               \
	MT6363_LDO_VTREF18_OP_CFG0
#define PMIC_RG_LDO_VTREF18_RC7_OP_CFG_MASK               0x1
#define PMIC_RG_LDO_VTREF18_RC7_OP_CFG_SHIFT              7
#define PMIC_RG_LDO_VTREF18_RC8_OP_CFG_ADDR               \
	MT6363_LDO_VTREF18_OP_CFG1
#define PMIC_RG_LDO_VTREF18_RC8_OP_CFG_MASK               0x1
#define PMIC_RG_LDO_VTREF18_RC8_OP_CFG_SHIFT              0
#define PMIC_RG_LDO_VTREF18_RC9_OP_CFG_ADDR               \
	MT6363_LDO_VTREF18_OP_CFG1
#define PMIC_RG_LDO_VTREF18_RC9_OP_CFG_MASK               0x1
#define PMIC_RG_LDO_VTREF18_RC9_OP_CFG_SHIFT              1
#define PMIC_RG_LDO_VTREF18_RC10_OP_CFG_ADDR              \
	MT6363_LDO_VTREF18_OP_CFG1
#define PMIC_RG_LDO_VTREF18_RC10_OP_CFG_MASK              0x1
#define PMIC_RG_LDO_VTREF18_RC10_OP_CFG_SHIFT             2
#define PMIC_RG_LDO_VTREF18_RC11_OP_CFG_ADDR              \
	MT6363_LDO_VTREF18_OP_CFG1
#define PMIC_RG_LDO_VTREF18_RC11_OP_CFG_MASK              0x1
#define PMIC_RG_LDO_VTREF18_RC11_OP_CFG_SHIFT             3
#define PMIC_RG_LDO_VTREF18_RC12_OP_CFG_ADDR              \
	MT6363_LDO_VTREF18_OP_CFG1
#define PMIC_RG_LDO_VTREF18_RC12_OP_CFG_MASK              0x1
#define PMIC_RG_LDO_VTREF18_RC12_OP_CFG_SHIFT             4
#define PMIC_RG_LDO_VTREF18_RC13_OP_CFG_ADDR              \
	MT6363_LDO_VTREF18_OP_CFG1
#define PMIC_RG_LDO_VTREF18_RC13_OP_CFG_MASK              0x1
#define PMIC_RG_LDO_VTREF18_RC13_OP_CFG_SHIFT             5
#define PMIC_RG_LDO_VTREF18_HW0_OP_CFG_ADDR               \
	MT6363_LDO_VTREF18_OP_CFG2
#define PMIC_RG_LDO_VTREF18_HW0_OP_CFG_MASK               0x1
#define PMIC_RG_LDO_VTREF18_HW0_OP_CFG_SHIFT              0
#define PMIC_RG_LDO_VTREF18_HW1_OP_CFG_ADDR               \
	MT6363_LDO_VTREF18_OP_CFG2
#define PMIC_RG_LDO_VTREF18_HW1_OP_CFG_MASK               0x1
#define PMIC_RG_LDO_VTREF18_HW1_OP_CFG_SHIFT              1
#define PMIC_RG_LDO_VTREF18_HW2_OP_CFG_ADDR               \
	MT6363_LDO_VTREF18_OP_CFG2
#define PMIC_RG_LDO_VTREF18_HW2_OP_CFG_MASK               0x1
#define PMIC_RG_LDO_VTREF18_HW2_OP_CFG_SHIFT              2
#define PMIC_RG_LDO_VTREF18_HW3_OP_CFG_ADDR               \
	MT6363_LDO_VTREF18_OP_CFG2
#define PMIC_RG_LDO_VTREF18_HW3_OP_CFG_MASK               0x1
#define PMIC_RG_LDO_VTREF18_HW3_OP_CFG_SHIFT              3
#define PMIC_RG_LDO_VTREF18_HW4_OP_CFG_ADDR               \
	MT6363_LDO_VTREF18_OP_CFG2
#define PMIC_RG_LDO_VTREF18_HW4_OP_CFG_MASK               0x1
#define PMIC_RG_LDO_VTREF18_HW4_OP_CFG_SHIFT              4
#define PMIC_RG_LDO_VTREF18_HW5_OP_CFG_ADDR               \
	MT6363_LDO_VTREF18_OP_CFG2
#define PMIC_RG_LDO_VTREF18_HW5_OP_CFG_MASK               0x1
#define PMIC_RG_LDO_VTREF18_HW5_OP_CFG_SHIFT              5
#define PMIC_RG_LDO_VTREF18_HW6_OP_CFG_ADDR               \
	MT6363_LDO_VTREF18_OP_CFG2
#define PMIC_RG_LDO_VTREF18_HW6_OP_CFG_MASK               0x1
#define PMIC_RG_LDO_VTREF18_HW6_OP_CFG_SHIFT              6
#define PMIC_RG_LDO_VTREF18_SW_OP_CFG_ADDR                \
	MT6363_LDO_VTREF18_OP_CFG2
#define PMIC_RG_LDO_VTREF18_SW_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VTREF18_SW_OP_CFG_SHIFT               7
#define PMIC_RG_LDO_VTREF18_RC0_OP_MODE_ADDR              \
	MT6363_LDO_VTREF18_OP_MODE0
#define PMIC_RG_LDO_VTREF18_RC0_OP_MODE_MASK              0x1
#define PMIC_RG_LDO_VTREF18_RC0_OP_MODE_SHIFT             0
#define PMIC_RG_LDO_VTREF18_RC1_OP_MODE_ADDR              \
	MT6363_LDO_VTREF18_OP_MODE0
#define PMIC_RG_LDO_VTREF18_RC1_OP_MODE_MASK              0x1
#define PMIC_RG_LDO_VTREF18_RC1_OP_MODE_SHIFT             1
#define PMIC_RG_LDO_VTREF18_RC2_OP_MODE_ADDR              \
	MT6363_LDO_VTREF18_OP_MODE0
#define PMIC_RG_LDO_VTREF18_RC2_OP_MODE_MASK              0x1
#define PMIC_RG_LDO_VTREF18_RC2_OP_MODE_SHIFT             2
#define PMIC_RG_LDO_VTREF18_RC3_OP_MODE_ADDR              \
	MT6363_LDO_VTREF18_OP_MODE0
#define PMIC_RG_LDO_VTREF18_RC3_OP_MODE_MASK              0x1
#define PMIC_RG_LDO_VTREF18_RC3_OP_MODE_SHIFT             3
#define PMIC_RG_LDO_VTREF18_RC4_OP_MODE_ADDR              \
	MT6363_LDO_VTREF18_OP_MODE0
#define PMIC_RG_LDO_VTREF18_RC4_OP_MODE_MASK              0x1
#define PMIC_RG_LDO_VTREF18_RC4_OP_MODE_SHIFT             4
#define PMIC_RG_LDO_VTREF18_RC5_OP_MODE_ADDR              \
	MT6363_LDO_VTREF18_OP_MODE0
#define PMIC_RG_LDO_VTREF18_RC5_OP_MODE_MASK              0x1
#define PMIC_RG_LDO_VTREF18_RC5_OP_MODE_SHIFT             5
#define PMIC_RG_LDO_VTREF18_RC6_OP_MODE_ADDR              \
	MT6363_LDO_VTREF18_OP_MODE0
#define PMIC_RG_LDO_VTREF18_RC6_OP_MODE_MASK              0x1
#define PMIC_RG_LDO_VTREF18_RC6_OP_MODE_SHIFT             6
#define PMIC_RG_LDO_VTREF18_RC7_OP_MODE_ADDR              \
	MT6363_LDO_VTREF18_OP_MODE0
#define PMIC_RG_LDO_VTREF18_RC7_OP_MODE_MASK              0x1
#define PMIC_RG_LDO_VTREF18_RC7_OP_MODE_SHIFT             7
#define PMIC_RG_LDO_VTREF18_RC8_OP_MODE_ADDR              \
	MT6363_LDO_VTREF18_OP_MODE1
#define PMIC_RG_LDO_VTREF18_RC8_OP_MODE_MASK              0x1
#define PMIC_RG_LDO_VTREF18_RC8_OP_MODE_SHIFT             0
#define PMIC_RG_LDO_VTREF18_RC9_OP_MODE_ADDR              \
	MT6363_LDO_VTREF18_OP_MODE1
#define PMIC_RG_LDO_VTREF18_RC9_OP_MODE_MASK              0x1
#define PMIC_RG_LDO_VTREF18_RC9_OP_MODE_SHIFT             1
#define PMIC_RG_LDO_VTREF18_RC10_OP_MODE_ADDR             \
	MT6363_LDO_VTREF18_OP_MODE1
#define PMIC_RG_LDO_VTREF18_RC10_OP_MODE_MASK             0x1
#define PMIC_RG_LDO_VTREF18_RC10_OP_MODE_SHIFT            2
#define PMIC_RG_LDO_VTREF18_RC11_OP_MODE_ADDR             \
	MT6363_LDO_VTREF18_OP_MODE1
#define PMIC_RG_LDO_VTREF18_RC11_OP_MODE_MASK             0x1
#define PMIC_RG_LDO_VTREF18_RC11_OP_MODE_SHIFT            3
#define PMIC_RG_LDO_VTREF18_RC12_OP_MODE_ADDR             \
	MT6363_LDO_VTREF18_OP_MODE1
#define PMIC_RG_LDO_VTREF18_RC12_OP_MODE_MASK             0x1
#define PMIC_RG_LDO_VTREF18_RC12_OP_MODE_SHIFT            4
#define PMIC_RG_LDO_VTREF18_RC13_OP_MODE_ADDR             \
	MT6363_LDO_VTREF18_OP_MODE1
#define PMIC_RG_LDO_VTREF18_RC13_OP_MODE_MASK             0x1
#define PMIC_RG_LDO_VTREF18_RC13_OP_MODE_SHIFT            5
#define PMIC_RG_LDO_VTREF18_HW0_OP_MODE_ADDR              \
	MT6363_LDO_VTREF18_OP_MODE2
#define PMIC_RG_LDO_VTREF18_HW0_OP_MODE_MASK              0x1
#define PMIC_RG_LDO_VTREF18_HW0_OP_MODE_SHIFT             0
#define PMIC_RG_LDO_VTREF18_HW1_OP_MODE_ADDR              \
	MT6363_LDO_VTREF18_OP_MODE2
#define PMIC_RG_LDO_VTREF18_HW1_OP_MODE_MASK              0x1
#define PMIC_RG_LDO_VTREF18_HW1_OP_MODE_SHIFT             1
#define PMIC_RG_LDO_VTREF18_HW2_OP_MODE_ADDR              \
	MT6363_LDO_VTREF18_OP_MODE2
#define PMIC_RG_LDO_VTREF18_HW2_OP_MODE_MASK              0x1
#define PMIC_RG_LDO_VTREF18_HW2_OP_MODE_SHIFT             2
#define PMIC_RG_LDO_VTREF18_HW3_OP_MODE_ADDR              \
	MT6363_LDO_VTREF18_OP_MODE2
#define PMIC_RG_LDO_VTREF18_HW3_OP_MODE_MASK              0x1
#define PMIC_RG_LDO_VTREF18_HW3_OP_MODE_SHIFT             3
#define PMIC_RG_LDO_VTREF18_HW4_OP_MODE_ADDR              \
	MT6363_LDO_VTREF18_OP_MODE2
#define PMIC_RG_LDO_VTREF18_HW4_OP_MODE_MASK              0x1
#define PMIC_RG_LDO_VTREF18_HW4_OP_MODE_SHIFT             4
#define PMIC_RG_LDO_VTREF18_HW5_OP_MODE_ADDR              \
	MT6363_LDO_VTREF18_OP_MODE2
#define PMIC_RG_LDO_VTREF18_HW5_OP_MODE_MASK              0x1
#define PMIC_RG_LDO_VTREF18_HW5_OP_MODE_SHIFT             5
#define PMIC_RG_LDO_VTREF18_HW6_OP_MODE_ADDR              \
	MT6363_LDO_VTREF18_OP_MODE2
#define PMIC_RG_LDO_VTREF18_HW6_OP_MODE_MASK              0x1
#define PMIC_RG_LDO_VTREF18_HW6_OP_MODE_SHIFT             6
#define PMIC_RG_LDO_VAUX18_EN_ADDR                        \
	MT6363_LDO_VAUX18_CON0
#define PMIC_RG_LDO_VAUX18_EN_MASK                        0x1
#define PMIC_RG_LDO_VAUX18_EN_SHIFT                       0
#define PMIC_RG_LDO_VAUX18_LP_ADDR                        \
	MT6363_LDO_VAUX18_CON0
#define PMIC_RG_LDO_VAUX18_LP_MASK                        0x1
#define PMIC_RG_LDO_VAUX18_LP_SHIFT                       1
#define PMIC_RG_LDO_VAUX18_STBTD_ADDR                     \
	MT6363_LDO_VAUX18_CON1
#define PMIC_RG_LDO_VAUX18_STBTD_MASK                     0x3
#define PMIC_RG_LDO_VAUX18_STBTD_SHIFT                    0
#define PMIC_RG_LDO_VAUX18_ULP_ADDR                       \
	MT6363_LDO_VAUX18_CON1
#define PMIC_RG_LDO_VAUX18_ULP_MASK                       0x1
#define PMIC_RG_LDO_VAUX18_ULP_SHIFT                      2
#define PMIC_RG_LDO_VAUX18_ONLV_EN_ADDR                   \
	MT6363_LDO_VAUX18_CON1
#define PMIC_RG_LDO_VAUX18_ONLV_EN_MASK                   0x1
#define PMIC_RG_LDO_VAUX18_ONLV_EN_SHIFT                  3
#define PMIC_RG_LDO_VAUX18_OCFB_EN_ADDR                   \
	MT6363_LDO_VAUX18_CON1
#define PMIC_RG_LDO_VAUX18_OCFB_EN_MASK                   0x1
#define PMIC_RG_LDO_VAUX18_OCFB_EN_SHIFT                  4
#define PMIC_RG_LDO_VAUX18_OC_MODE_ADDR                   \
	MT6363_LDO_VAUX18_CON1
#define PMIC_RG_LDO_VAUX18_OC_MODE_MASK                   0x1
#define PMIC_RG_LDO_VAUX18_OC_MODE_SHIFT                  5
#define PMIC_RG_LDO_VAUX18_OC_TSEL_ADDR                   \
	MT6363_LDO_VAUX18_CON1
#define PMIC_RG_LDO_VAUX18_OC_TSEL_MASK                   0x1
#define PMIC_RG_LDO_VAUX18_OC_TSEL_SHIFT                  6
#define PMIC_RG_LDO_VAUX18_DUMMY_LOAD_ADDR                \
	MT6363_LDO_VAUX18_CON2
#define PMIC_RG_LDO_VAUX18_DUMMY_LOAD_MASK                0x3
#define PMIC_RG_LDO_VAUX18_DUMMY_LOAD_SHIFT               0
#define PMIC_RG_LDO_VAUX18_STB_26M_CKEN_EN_ADDR           \
	MT6363_LDO_VAUX18_CON2
#define PMIC_RG_LDO_VAUX18_STB_26M_CKEN_EN_MASK           0x1
#define PMIC_RG_LDO_VAUX18_STB_26M_CKEN_EN_SHIFT          6
#define PMIC_RG_LDO_VAUX18_CK_SW_MODE_ADDR                \
	MT6363_LDO_VAUX18_CON2
#define PMIC_RG_LDO_VAUX18_CK_SW_MODE_MASK                0x1
#define PMIC_RG_LDO_VAUX18_CK_SW_MODE_SHIFT               7
#define PMIC_RG_LDO_VAUX18_B_STB_FORCE_ADDR               \
	MT6363_LDO_VAUX18_TEST_CON0
#define PMIC_RG_LDO_VAUX18_B_STB_FORCE_MASK               0x1
#define PMIC_RG_LDO_VAUX18_B_STB_FORCE_SHIFT              4
#define PMIC_RG_LDO_VAUX18_L_STB_FORCE_ADDR               \
	MT6363_LDO_VAUX18_TEST_CON0
#define PMIC_RG_LDO_VAUX18_L_STB_FORCE_MASK               0x1
#define PMIC_RG_LDO_VAUX18_L_STB_FORCE_SHIFT              5
#define PMIC_DA_VAUX18_B_EN_ADDR                          \
	MT6363_LDO_VAUX18_MON
#define PMIC_DA_VAUX18_B_EN_MASK                          0x1
#define PMIC_DA_VAUX18_B_EN_SHIFT                         0
#define PMIC_DA_VAUX18_B_STB_ADDR                         \
	MT6363_LDO_VAUX18_MON
#define PMIC_DA_VAUX18_B_STB_MASK                         0x1
#define PMIC_DA_VAUX18_B_STB_SHIFT                        1
#define PMIC_DA_VAUX18_B_LP_ADDR                          \
	MT6363_LDO_VAUX18_MON
#define PMIC_DA_VAUX18_B_LP_MASK                          0x1
#define PMIC_DA_VAUX18_B_LP_SHIFT                         2
#define PMIC_DA_VAUX18_L_EN_ADDR                          \
	MT6363_LDO_VAUX18_MON
#define PMIC_DA_VAUX18_L_EN_MASK                          0x1
#define PMIC_DA_VAUX18_L_EN_SHIFT                         3
#define PMIC_DA_VAUX18_L_STB_ADDR                         \
	MT6363_LDO_VAUX18_MON
#define PMIC_DA_VAUX18_L_STB_MASK                         0x1
#define PMIC_DA_VAUX18_L_STB_SHIFT                        4
#define PMIC_DA_VAUX18_OCFB_EN_ADDR                       \
	MT6363_LDO_VAUX18_MON
#define PMIC_DA_VAUX18_OCFB_EN_MASK                       0x1
#define PMIC_DA_VAUX18_OCFB_EN_SHIFT                      5
#define PMIC_DA_VAUX18_DUMMY_LOAD_ADDR                    \
	MT6363_LDO_VAUX18_MON
#define PMIC_DA_VAUX18_DUMMY_LOAD_MASK                    0x3
#define PMIC_DA_VAUX18_DUMMY_LOAD_SHIFT                   6
#define PMIC_RG_LDO_VAUX18_RC0_OP_EN_ADDR                 \
	MT6363_LDO_VAUX18_OP_EN0
#define PMIC_RG_LDO_VAUX18_RC0_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VAUX18_RC0_OP_EN_SHIFT                0
#define PMIC_RG_LDO_VAUX18_RC1_OP_EN_ADDR                 \
	MT6363_LDO_VAUX18_OP_EN0
#define PMIC_RG_LDO_VAUX18_RC1_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VAUX18_RC1_OP_EN_SHIFT                1
#define PMIC_RG_LDO_VAUX18_RC2_OP_EN_ADDR                 \
	MT6363_LDO_VAUX18_OP_EN0
#define PMIC_RG_LDO_VAUX18_RC2_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VAUX18_RC2_OP_EN_SHIFT                2
#define PMIC_RG_LDO_VAUX18_RC3_OP_EN_ADDR                 \
	MT6363_LDO_VAUX18_OP_EN0
#define PMIC_RG_LDO_VAUX18_RC3_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VAUX18_RC3_OP_EN_SHIFT                3
#define PMIC_RG_LDO_VAUX18_RC4_OP_EN_ADDR                 \
	MT6363_LDO_VAUX18_OP_EN0
#define PMIC_RG_LDO_VAUX18_RC4_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VAUX18_RC4_OP_EN_SHIFT                4
#define PMIC_RG_LDO_VAUX18_RC5_OP_EN_ADDR                 \
	MT6363_LDO_VAUX18_OP_EN0
#define PMIC_RG_LDO_VAUX18_RC5_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VAUX18_RC5_OP_EN_SHIFT                5
#define PMIC_RG_LDO_VAUX18_RC6_OP_EN_ADDR                 \
	MT6363_LDO_VAUX18_OP_EN0
#define PMIC_RG_LDO_VAUX18_RC6_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VAUX18_RC6_OP_EN_SHIFT                6
#define PMIC_RG_LDO_VAUX18_RC7_OP_EN_ADDR                 \
	MT6363_LDO_VAUX18_OP_EN0
#define PMIC_RG_LDO_VAUX18_RC7_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VAUX18_RC7_OP_EN_SHIFT                7
#define PMIC_RG_LDO_VAUX18_RC8_OP_EN_ADDR                 \
	MT6363_LDO_VAUX18_OP_EN1
#define PMIC_RG_LDO_VAUX18_RC8_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VAUX18_RC8_OP_EN_SHIFT                0
#define PMIC_RG_LDO_VAUX18_RC9_OP_EN_ADDR                 \
	MT6363_LDO_VAUX18_OP_EN1
#define PMIC_RG_LDO_VAUX18_RC9_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VAUX18_RC9_OP_EN_SHIFT                1
#define PMIC_RG_LDO_VAUX18_RC10_OP_EN_ADDR                \
	MT6363_LDO_VAUX18_OP_EN1
#define PMIC_RG_LDO_VAUX18_RC10_OP_EN_MASK                0x1
#define PMIC_RG_LDO_VAUX18_RC10_OP_EN_SHIFT               2
#define PMIC_RG_LDO_VAUX18_RC11_OP_EN_ADDR                \
	MT6363_LDO_VAUX18_OP_EN1
#define PMIC_RG_LDO_VAUX18_RC11_OP_EN_MASK                0x1
#define PMIC_RG_LDO_VAUX18_RC11_OP_EN_SHIFT               3
#define PMIC_RG_LDO_VAUX18_RC12_OP_EN_ADDR                \
	MT6363_LDO_VAUX18_OP_EN1
#define PMIC_RG_LDO_VAUX18_RC12_OP_EN_MASK                0x1
#define PMIC_RG_LDO_VAUX18_RC12_OP_EN_SHIFT               4
#define PMIC_RG_LDO_VAUX18_RC13_OP_EN_ADDR                \
	MT6363_LDO_VAUX18_OP_EN1
#define PMIC_RG_LDO_VAUX18_RC13_OP_EN_MASK                0x1
#define PMIC_RG_LDO_VAUX18_RC13_OP_EN_SHIFT               5
#define PMIC_RG_LDO_VAUX18_HW0_OP_EN_ADDR                 \
	MT6363_LDO_VAUX18_OP_EN2
#define PMIC_RG_LDO_VAUX18_HW0_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VAUX18_HW0_OP_EN_SHIFT                0
#define PMIC_RG_LDO_VAUX18_HW1_OP_EN_ADDR                 \
	MT6363_LDO_VAUX18_OP_EN2
#define PMIC_RG_LDO_VAUX18_HW1_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VAUX18_HW1_OP_EN_SHIFT                1
#define PMIC_RG_LDO_VAUX18_HW2_OP_EN_ADDR                 \
	MT6363_LDO_VAUX18_OP_EN2
#define PMIC_RG_LDO_VAUX18_HW2_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VAUX18_HW2_OP_EN_SHIFT                2
#define PMIC_RG_LDO_VAUX18_HW3_OP_EN_ADDR                 \
	MT6363_LDO_VAUX18_OP_EN2
#define PMIC_RG_LDO_VAUX18_HW3_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VAUX18_HW3_OP_EN_SHIFT                3
#define PMIC_RG_LDO_VAUX18_HW4_OP_EN_ADDR                 \
	MT6363_LDO_VAUX18_OP_EN2
#define PMIC_RG_LDO_VAUX18_HW4_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VAUX18_HW4_OP_EN_SHIFT                4
#define PMIC_RG_LDO_VAUX18_HW5_OP_EN_ADDR                 \
	MT6363_LDO_VAUX18_OP_EN2
#define PMIC_RG_LDO_VAUX18_HW5_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VAUX18_HW5_OP_EN_SHIFT                5
#define PMIC_RG_LDO_VAUX18_HW6_OP_EN_ADDR                 \
	MT6363_LDO_VAUX18_OP_EN2
#define PMIC_RG_LDO_VAUX18_HW6_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VAUX18_HW6_OP_EN_SHIFT                6
#define PMIC_RG_LDO_VAUX18_SW_OP_EN_ADDR                  \
	MT6363_LDO_VAUX18_OP_EN2
#define PMIC_RG_LDO_VAUX18_SW_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VAUX18_SW_OP_EN_SHIFT                 7
#define PMIC_RG_LDO_VAUX18_RC0_OP_CFG_ADDR                \
	MT6363_LDO_VAUX18_OP_CFG0
#define PMIC_RG_LDO_VAUX18_RC0_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VAUX18_RC0_OP_CFG_SHIFT               0
#define PMIC_RG_LDO_VAUX18_RC1_OP_CFG_ADDR                \
	MT6363_LDO_VAUX18_OP_CFG0
#define PMIC_RG_LDO_VAUX18_RC1_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VAUX18_RC1_OP_CFG_SHIFT               1
#define PMIC_RG_LDO_VAUX18_RC2_OP_CFG_ADDR                \
	MT6363_LDO_VAUX18_OP_CFG0
#define PMIC_RG_LDO_VAUX18_RC2_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VAUX18_RC2_OP_CFG_SHIFT               2
#define PMIC_RG_LDO_VAUX18_RC3_OP_CFG_ADDR                \
	MT6363_LDO_VAUX18_OP_CFG0
#define PMIC_RG_LDO_VAUX18_RC3_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VAUX18_RC3_OP_CFG_SHIFT               3
#define PMIC_RG_LDO_VAUX18_RC4_OP_CFG_ADDR                \
	MT6363_LDO_VAUX18_OP_CFG0
#define PMIC_RG_LDO_VAUX18_RC4_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VAUX18_RC4_OP_CFG_SHIFT               4
#define PMIC_RG_LDO_VAUX18_RC5_OP_CFG_ADDR                \
	MT6363_LDO_VAUX18_OP_CFG0
#define PMIC_RG_LDO_VAUX18_RC5_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VAUX18_RC5_OP_CFG_SHIFT               5
#define PMIC_RG_LDO_VAUX18_RC6_OP_CFG_ADDR                \
	MT6363_LDO_VAUX18_OP_CFG0
#define PMIC_RG_LDO_VAUX18_RC6_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VAUX18_RC6_OP_CFG_SHIFT               6
#define PMIC_RG_LDO_VAUX18_RC7_OP_CFG_ADDR                \
	MT6363_LDO_VAUX18_OP_CFG0
#define PMIC_RG_LDO_VAUX18_RC7_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VAUX18_RC7_OP_CFG_SHIFT               7
#define PMIC_RG_LDO_VAUX18_RC8_OP_CFG_ADDR                \
	MT6363_LDO_VAUX18_OP_CFG1
#define PMIC_RG_LDO_VAUX18_RC8_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VAUX18_RC8_OP_CFG_SHIFT               0
#define PMIC_RG_LDO_VAUX18_RC9_OP_CFG_ADDR                \
	MT6363_LDO_VAUX18_OP_CFG1
#define PMIC_RG_LDO_VAUX18_RC9_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VAUX18_RC9_OP_CFG_SHIFT               1
#define PMIC_RG_LDO_VAUX18_RC10_OP_CFG_ADDR               \
	MT6363_LDO_VAUX18_OP_CFG1
#define PMIC_RG_LDO_VAUX18_RC10_OP_CFG_MASK               0x1
#define PMIC_RG_LDO_VAUX18_RC10_OP_CFG_SHIFT              2
#define PMIC_RG_LDO_VAUX18_RC11_OP_CFG_ADDR               \
	MT6363_LDO_VAUX18_OP_CFG1
#define PMIC_RG_LDO_VAUX18_RC11_OP_CFG_MASK               0x1
#define PMIC_RG_LDO_VAUX18_RC11_OP_CFG_SHIFT              3
#define PMIC_RG_LDO_VAUX18_RC12_OP_CFG_ADDR               \
	MT6363_LDO_VAUX18_OP_CFG1
#define PMIC_RG_LDO_VAUX18_RC12_OP_CFG_MASK               0x1
#define PMIC_RG_LDO_VAUX18_RC12_OP_CFG_SHIFT              4
#define PMIC_RG_LDO_VAUX18_RC13_OP_CFG_ADDR               \
	MT6363_LDO_VAUX18_OP_CFG1
#define PMIC_RG_LDO_VAUX18_RC13_OP_CFG_MASK               0x1
#define PMIC_RG_LDO_VAUX18_RC13_OP_CFG_SHIFT              5
#define PMIC_RG_LDO_VAUX18_HW0_OP_CFG_ADDR                \
	MT6363_LDO_VAUX18_OP_CFG2
#define PMIC_RG_LDO_VAUX18_HW0_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VAUX18_HW0_OP_CFG_SHIFT               0
#define PMIC_RG_LDO_VAUX18_HW1_OP_CFG_ADDR                \
	MT6363_LDO_VAUX18_OP_CFG2
#define PMIC_RG_LDO_VAUX18_HW1_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VAUX18_HW1_OP_CFG_SHIFT               1
#define PMIC_RG_LDO_VAUX18_HW2_OP_CFG_ADDR                \
	MT6363_LDO_VAUX18_OP_CFG2
#define PMIC_RG_LDO_VAUX18_HW2_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VAUX18_HW2_OP_CFG_SHIFT               2
#define PMIC_RG_LDO_VAUX18_HW3_OP_CFG_ADDR                \
	MT6363_LDO_VAUX18_OP_CFG2
#define PMIC_RG_LDO_VAUX18_HW3_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VAUX18_HW3_OP_CFG_SHIFT               3
#define PMIC_RG_LDO_VAUX18_HW4_OP_CFG_ADDR                \
	MT6363_LDO_VAUX18_OP_CFG2
#define PMIC_RG_LDO_VAUX18_HW4_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VAUX18_HW4_OP_CFG_SHIFT               4
#define PMIC_RG_LDO_VAUX18_HW5_OP_CFG_ADDR                \
	MT6363_LDO_VAUX18_OP_CFG2
#define PMIC_RG_LDO_VAUX18_HW5_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VAUX18_HW5_OP_CFG_SHIFT               5
#define PMIC_RG_LDO_VAUX18_HW6_OP_CFG_ADDR                \
	MT6363_LDO_VAUX18_OP_CFG2
#define PMIC_RG_LDO_VAUX18_HW6_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VAUX18_HW6_OP_CFG_SHIFT               6
#define PMIC_RG_LDO_VAUX18_SW_OP_CFG_ADDR                 \
	MT6363_LDO_VAUX18_OP_CFG2
#define PMIC_RG_LDO_VAUX18_SW_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VAUX18_SW_OP_CFG_SHIFT                7
#define PMIC_RG_LDO_VAUX18_RC0_OP_MODE_ADDR               \
	MT6363_LDO_VAUX18_OP_MODE0
#define PMIC_RG_LDO_VAUX18_RC0_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VAUX18_RC0_OP_MODE_SHIFT              0
#define PMIC_RG_LDO_VAUX18_RC1_OP_MODE_ADDR               \
	MT6363_LDO_VAUX18_OP_MODE0
#define PMIC_RG_LDO_VAUX18_RC1_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VAUX18_RC1_OP_MODE_SHIFT              1
#define PMIC_RG_LDO_VAUX18_RC2_OP_MODE_ADDR               \
	MT6363_LDO_VAUX18_OP_MODE0
#define PMIC_RG_LDO_VAUX18_RC2_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VAUX18_RC2_OP_MODE_SHIFT              2
#define PMIC_RG_LDO_VAUX18_RC3_OP_MODE_ADDR               \
	MT6363_LDO_VAUX18_OP_MODE0
#define PMIC_RG_LDO_VAUX18_RC3_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VAUX18_RC3_OP_MODE_SHIFT              3
#define PMIC_RG_LDO_VAUX18_RC4_OP_MODE_ADDR               \
	MT6363_LDO_VAUX18_OP_MODE0
#define PMIC_RG_LDO_VAUX18_RC4_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VAUX18_RC4_OP_MODE_SHIFT              4
#define PMIC_RG_LDO_VAUX18_RC5_OP_MODE_ADDR               \
	MT6363_LDO_VAUX18_OP_MODE0
#define PMIC_RG_LDO_VAUX18_RC5_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VAUX18_RC5_OP_MODE_SHIFT              5
#define PMIC_RG_LDO_VAUX18_RC6_OP_MODE_ADDR               \
	MT6363_LDO_VAUX18_OP_MODE0
#define PMIC_RG_LDO_VAUX18_RC6_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VAUX18_RC6_OP_MODE_SHIFT              6
#define PMIC_RG_LDO_VAUX18_RC7_OP_MODE_ADDR               \
	MT6363_LDO_VAUX18_OP_MODE0
#define PMIC_RG_LDO_VAUX18_RC7_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VAUX18_RC7_OP_MODE_SHIFT              7
#define PMIC_RG_LDO_VAUX18_RC8_OP_MODE_ADDR               \
	MT6363_LDO_VAUX18_OP_MODE1
#define PMIC_RG_LDO_VAUX18_RC8_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VAUX18_RC8_OP_MODE_SHIFT              0
#define PMIC_RG_LDO_VAUX18_RC9_OP_MODE_ADDR               \
	MT6363_LDO_VAUX18_OP_MODE1
#define PMIC_RG_LDO_VAUX18_RC9_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VAUX18_RC9_OP_MODE_SHIFT              1
#define PMIC_RG_LDO_VAUX18_RC10_OP_MODE_ADDR              \
	MT6363_LDO_VAUX18_OP_MODE1
#define PMIC_RG_LDO_VAUX18_RC10_OP_MODE_MASK              0x1
#define PMIC_RG_LDO_VAUX18_RC10_OP_MODE_SHIFT             2
#define PMIC_RG_LDO_VAUX18_RC11_OP_MODE_ADDR              \
	MT6363_LDO_VAUX18_OP_MODE1
#define PMIC_RG_LDO_VAUX18_RC11_OP_MODE_MASK              0x1
#define PMIC_RG_LDO_VAUX18_RC11_OP_MODE_SHIFT             3
#define PMIC_RG_LDO_VAUX18_RC12_OP_MODE_ADDR              \
	MT6363_LDO_VAUX18_OP_MODE1
#define PMIC_RG_LDO_VAUX18_RC12_OP_MODE_MASK              0x1
#define PMIC_RG_LDO_VAUX18_RC12_OP_MODE_SHIFT             4
#define PMIC_RG_LDO_VAUX18_RC13_OP_MODE_ADDR              \
	MT6363_LDO_VAUX18_OP_MODE1
#define PMIC_RG_LDO_VAUX18_RC13_OP_MODE_MASK              0x1
#define PMIC_RG_LDO_VAUX18_RC13_OP_MODE_SHIFT             5
#define PMIC_RG_LDO_VAUX18_HW0_OP_MODE_ADDR               \
	MT6363_LDO_VAUX18_OP_MODE2
#define PMIC_RG_LDO_VAUX18_HW0_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VAUX18_HW0_OP_MODE_SHIFT              0
#define PMIC_RG_LDO_VAUX18_HW1_OP_MODE_ADDR               \
	MT6363_LDO_VAUX18_OP_MODE2
#define PMIC_RG_LDO_VAUX18_HW1_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VAUX18_HW1_OP_MODE_SHIFT              1
#define PMIC_RG_LDO_VAUX18_HW2_OP_MODE_ADDR               \
	MT6363_LDO_VAUX18_OP_MODE2
#define PMIC_RG_LDO_VAUX18_HW2_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VAUX18_HW2_OP_MODE_SHIFT              2
#define PMIC_RG_LDO_VAUX18_HW3_OP_MODE_ADDR               \
	MT6363_LDO_VAUX18_OP_MODE2
#define PMIC_RG_LDO_VAUX18_HW3_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VAUX18_HW3_OP_MODE_SHIFT              3
#define PMIC_RG_LDO_VAUX18_HW4_OP_MODE_ADDR               \
	MT6363_LDO_VAUX18_OP_MODE2
#define PMIC_RG_LDO_VAUX18_HW4_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VAUX18_HW4_OP_MODE_SHIFT              4
#define PMIC_RG_LDO_VAUX18_HW5_OP_MODE_ADDR               \
	MT6363_LDO_VAUX18_OP_MODE2
#define PMIC_RG_LDO_VAUX18_HW5_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VAUX18_HW5_OP_MODE_SHIFT              5
#define PMIC_RG_LDO_VAUX18_HW6_OP_MODE_ADDR               \
	MT6363_LDO_VAUX18_OP_MODE2
#define PMIC_RG_LDO_VAUX18_HW6_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VAUX18_HW6_OP_MODE_SHIFT              6
#define PMIC_RG_LDO_VEMC_EN_ADDR                          \
	MT6363_LDO_VEMC_CON0
#define PMIC_RG_LDO_VEMC_EN_MASK                          0x1
#define PMIC_RG_LDO_VEMC_EN_SHIFT                         0
#define PMIC_RG_LDO_VEMC_LP_ADDR                          \
	MT6363_LDO_VEMC_CON0
#define PMIC_RG_LDO_VEMC_LP_MASK                          0x1
#define PMIC_RG_LDO_VEMC_LP_SHIFT                         1
#define PMIC_RG_LDO_VEMC_STBTD_ADDR                       \
	MT6363_LDO_VEMC_CON1
#define PMIC_RG_LDO_VEMC_STBTD_MASK                       0x3
#define PMIC_RG_LDO_VEMC_STBTD_SHIFT                      0
#define PMIC_RG_LDO_VEMC_ULP_ADDR                         \
	MT6363_LDO_VEMC_CON1
#define PMIC_RG_LDO_VEMC_ULP_MASK                         0x1
#define PMIC_RG_LDO_VEMC_ULP_SHIFT                        2
#define PMIC_RG_LDO_VEMC_ONLV_EN_ADDR                     \
	MT6363_LDO_VEMC_CON1
#define PMIC_RG_LDO_VEMC_ONLV_EN_MASK                     0x1
#define PMIC_RG_LDO_VEMC_ONLV_EN_SHIFT                    3
#define PMIC_RG_LDO_VEMC_OCFB_EN_ADDR                     \
	MT6363_LDO_VEMC_CON1
#define PMIC_RG_LDO_VEMC_OCFB_EN_MASK                     0x1
#define PMIC_RG_LDO_VEMC_OCFB_EN_SHIFT                    4
#define PMIC_RG_LDO_VEMC_OC_MODE_ADDR                     \
	MT6363_LDO_VEMC_CON1
#define PMIC_RG_LDO_VEMC_OC_MODE_MASK                     0x1
#define PMIC_RG_LDO_VEMC_OC_MODE_SHIFT                    5
#define PMIC_RG_LDO_VEMC_OC_TSEL_ADDR                     \
	MT6363_LDO_VEMC_CON1
#define PMIC_RG_LDO_VEMC_OC_TSEL_MASK                     0x1
#define PMIC_RG_LDO_VEMC_OC_TSEL_SHIFT                    6
#define PMIC_RG_LDO_VEMC_DUMMY_LOAD_ADDR                  \
	MT6363_LDO_VEMC_CON2
#define PMIC_RG_LDO_VEMC_DUMMY_LOAD_MASK                  0x3
#define PMIC_RG_LDO_VEMC_DUMMY_LOAD_SHIFT                 0
#define PMIC_RG_LDO_VEMC_STB_26M_CKEN_EN_ADDR             \
	MT6363_LDO_VEMC_CON2
#define PMIC_RG_LDO_VEMC_STB_26M_CKEN_EN_MASK             0x1
#define PMIC_RG_LDO_VEMC_STB_26M_CKEN_EN_SHIFT            6
#define PMIC_RG_LDO_VEMC_CK_SW_MODE_ADDR                  \
	MT6363_LDO_VEMC_CON2
#define PMIC_RG_LDO_VEMC_CK_SW_MODE_MASK                  0x1
#define PMIC_RG_LDO_VEMC_CK_SW_MODE_SHIFT                 7
#define PMIC_RG_LDO_VEMC_B_STB_FORCE_ADDR                 \
	MT6363_LDO_VEMC_TEST_CON0
#define PMIC_RG_LDO_VEMC_B_STB_FORCE_MASK                 0x1
#define PMIC_RG_LDO_VEMC_B_STB_FORCE_SHIFT                4
#define PMIC_RG_LDO_VEMC_L_STB_FORCE_ADDR                 \
	MT6363_LDO_VEMC_TEST_CON0
#define PMIC_RG_LDO_VEMC_L_STB_FORCE_MASK                 0x1
#define PMIC_RG_LDO_VEMC_L_STB_FORCE_SHIFT                5
#define PMIC_DA_VEMC_B_EN_ADDR                            \
	MT6363_LDO_VEMC_MON
#define PMIC_DA_VEMC_B_EN_MASK                            0x1
#define PMIC_DA_VEMC_B_EN_SHIFT                           0
#define PMIC_DA_VEMC_B_STB_ADDR                           \
	MT6363_LDO_VEMC_MON
#define PMIC_DA_VEMC_B_STB_MASK                           0x1
#define PMIC_DA_VEMC_B_STB_SHIFT                          1
#define PMIC_DA_VEMC_B_LP_ADDR                            \
	MT6363_LDO_VEMC_MON
#define PMIC_DA_VEMC_B_LP_MASK                            0x1
#define PMIC_DA_VEMC_B_LP_SHIFT                           2
#define PMIC_DA_VEMC_L_EN_ADDR                            \
	MT6363_LDO_VEMC_MON
#define PMIC_DA_VEMC_L_EN_MASK                            0x1
#define PMIC_DA_VEMC_L_EN_SHIFT                           3
#define PMIC_DA_VEMC_L_STB_ADDR                           \
	MT6363_LDO_VEMC_MON
#define PMIC_DA_VEMC_L_STB_MASK                           0x1
#define PMIC_DA_VEMC_L_STB_SHIFT                          4
#define PMIC_DA_VEMC_OCFB_EN_ADDR                         \
	MT6363_LDO_VEMC_MON
#define PMIC_DA_VEMC_OCFB_EN_MASK                         0x1
#define PMIC_DA_VEMC_OCFB_EN_SHIFT                        5
#define PMIC_DA_VEMC_DUMMY_LOAD_ADDR                      \
	MT6363_LDO_VEMC_MON
#define PMIC_DA_VEMC_DUMMY_LOAD_MASK                      0x3
#define PMIC_DA_VEMC_DUMMY_LOAD_SHIFT                     6
#define PMIC_RG_LDO_VEMC_RC0_OP_EN_ADDR                   \
	MT6363_LDO_VEMC_OP_EN0
#define PMIC_RG_LDO_VEMC_RC0_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VEMC_RC0_OP_EN_SHIFT                  0
#define PMIC_RG_LDO_VEMC_RC1_OP_EN_ADDR                   \
	MT6363_LDO_VEMC_OP_EN0
#define PMIC_RG_LDO_VEMC_RC1_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VEMC_RC1_OP_EN_SHIFT                  1
#define PMIC_RG_LDO_VEMC_RC2_OP_EN_ADDR                   \
	MT6363_LDO_VEMC_OP_EN0
#define PMIC_RG_LDO_VEMC_RC2_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VEMC_RC2_OP_EN_SHIFT                  2
#define PMIC_RG_LDO_VEMC_RC3_OP_EN_ADDR                   \
	MT6363_LDO_VEMC_OP_EN0
#define PMIC_RG_LDO_VEMC_RC3_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VEMC_RC3_OP_EN_SHIFT                  3
#define PMIC_RG_LDO_VEMC_RC4_OP_EN_ADDR                   \
	MT6363_LDO_VEMC_OP_EN0
#define PMIC_RG_LDO_VEMC_RC4_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VEMC_RC4_OP_EN_SHIFT                  4
#define PMIC_RG_LDO_VEMC_RC5_OP_EN_ADDR                   \
	MT6363_LDO_VEMC_OP_EN0
#define PMIC_RG_LDO_VEMC_RC5_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VEMC_RC5_OP_EN_SHIFT                  5
#define PMIC_RG_LDO_VEMC_RC6_OP_EN_ADDR                   \
	MT6363_LDO_VEMC_OP_EN0
#define PMIC_RG_LDO_VEMC_RC6_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VEMC_RC6_OP_EN_SHIFT                  6
#define PMIC_RG_LDO_VEMC_RC7_OP_EN_ADDR                   \
	MT6363_LDO_VEMC_OP_EN0
#define PMIC_RG_LDO_VEMC_RC7_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VEMC_RC7_OP_EN_SHIFT                  7
#define PMIC_RG_LDO_VEMC_RC8_OP_EN_ADDR                   \
	MT6363_LDO_VEMC_OP_EN1
#define PMIC_RG_LDO_VEMC_RC8_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VEMC_RC8_OP_EN_SHIFT                  0
#define PMIC_RG_LDO_VEMC_RC9_OP_EN_ADDR                   \
	MT6363_LDO_VEMC_OP_EN1
#define PMIC_RG_LDO_VEMC_RC9_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VEMC_RC9_OP_EN_SHIFT                  1
#define PMIC_RG_LDO_VEMC_RC10_OP_EN_ADDR                  \
	MT6363_LDO_VEMC_OP_EN1
#define PMIC_RG_LDO_VEMC_RC10_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VEMC_RC10_OP_EN_SHIFT                 2
#define PMIC_RG_LDO_VEMC_RC11_OP_EN_ADDR                  \
	MT6363_LDO_VEMC_OP_EN1
#define PMIC_RG_LDO_VEMC_RC11_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VEMC_RC11_OP_EN_SHIFT                 3
#define PMIC_RG_LDO_VEMC_RC12_OP_EN_ADDR                  \
	MT6363_LDO_VEMC_OP_EN1
#define PMIC_RG_LDO_VEMC_RC12_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VEMC_RC12_OP_EN_SHIFT                 4
#define PMIC_RG_LDO_VEMC_RC13_OP_EN_ADDR                  \
	MT6363_LDO_VEMC_OP_EN1
#define PMIC_RG_LDO_VEMC_RC13_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VEMC_RC13_OP_EN_SHIFT                 5
#define PMIC_RG_LDO_VEMC_HW0_OP_EN_ADDR                   \
	MT6363_LDO_VEMC_OP_EN2
#define PMIC_RG_LDO_VEMC_HW0_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VEMC_HW0_OP_EN_SHIFT                  0
#define PMIC_RG_LDO_VEMC_HW1_OP_EN_ADDR                   \
	MT6363_LDO_VEMC_OP_EN2
#define PMIC_RG_LDO_VEMC_HW1_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VEMC_HW1_OP_EN_SHIFT                  1
#define PMIC_RG_LDO_VEMC_HW2_OP_EN_ADDR                   \
	MT6363_LDO_VEMC_OP_EN2
#define PMIC_RG_LDO_VEMC_HW2_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VEMC_HW2_OP_EN_SHIFT                  2
#define PMIC_RG_LDO_VEMC_HW3_OP_EN_ADDR                   \
	MT6363_LDO_VEMC_OP_EN2
#define PMIC_RG_LDO_VEMC_HW3_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VEMC_HW3_OP_EN_SHIFT                  3
#define PMIC_RG_LDO_VEMC_HW4_OP_EN_ADDR                   \
	MT6363_LDO_VEMC_OP_EN2
#define PMIC_RG_LDO_VEMC_HW4_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VEMC_HW4_OP_EN_SHIFT                  4
#define PMIC_RG_LDO_VEMC_HW5_OP_EN_ADDR                   \
	MT6363_LDO_VEMC_OP_EN2
#define PMIC_RG_LDO_VEMC_HW5_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VEMC_HW5_OP_EN_SHIFT                  5
#define PMIC_RG_LDO_VEMC_HW6_OP_EN_ADDR                   \
	MT6363_LDO_VEMC_OP_EN2
#define PMIC_RG_LDO_VEMC_HW6_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VEMC_HW6_OP_EN_SHIFT                  6
#define PMIC_RG_LDO_VEMC_SW_OP_EN_ADDR                    \
	MT6363_LDO_VEMC_OP_EN2
#define PMIC_RG_LDO_VEMC_SW_OP_EN_MASK                    0x1
#define PMIC_RG_LDO_VEMC_SW_OP_EN_SHIFT                   7
#define PMIC_RG_LDO_VEMC_RC0_OP_CFG_ADDR                  \
	MT6363_LDO_VEMC_OP_CFG0
#define PMIC_RG_LDO_VEMC_RC0_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VEMC_RC0_OP_CFG_SHIFT                 0
#define PMIC_RG_LDO_VEMC_RC1_OP_CFG_ADDR                  \
	MT6363_LDO_VEMC_OP_CFG0
#define PMIC_RG_LDO_VEMC_RC1_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VEMC_RC1_OP_CFG_SHIFT                 1
#define PMIC_RG_LDO_VEMC_RC2_OP_CFG_ADDR                  \
	MT6363_LDO_VEMC_OP_CFG0
#define PMIC_RG_LDO_VEMC_RC2_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VEMC_RC2_OP_CFG_SHIFT                 2
#define PMIC_RG_LDO_VEMC_RC3_OP_CFG_ADDR                  \
	MT6363_LDO_VEMC_OP_CFG0
#define PMIC_RG_LDO_VEMC_RC3_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VEMC_RC3_OP_CFG_SHIFT                 3
#define PMIC_RG_LDO_VEMC_RC4_OP_CFG_ADDR                  \
	MT6363_LDO_VEMC_OP_CFG0
#define PMIC_RG_LDO_VEMC_RC4_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VEMC_RC4_OP_CFG_SHIFT                 4
#define PMIC_RG_LDO_VEMC_RC5_OP_CFG_ADDR                  \
	MT6363_LDO_VEMC_OP_CFG0
#define PMIC_RG_LDO_VEMC_RC5_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VEMC_RC5_OP_CFG_SHIFT                 5
#define PMIC_RG_LDO_VEMC_RC6_OP_CFG_ADDR                  \
	MT6363_LDO_VEMC_OP_CFG0
#define PMIC_RG_LDO_VEMC_RC6_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VEMC_RC6_OP_CFG_SHIFT                 6
#define PMIC_RG_LDO_VEMC_RC7_OP_CFG_ADDR                  \
	MT6363_LDO_VEMC_OP_CFG0
#define PMIC_RG_LDO_VEMC_RC7_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VEMC_RC7_OP_CFG_SHIFT                 7
#define PMIC_RG_LDO_VEMC_RC8_OP_CFG_ADDR                  \
	MT6363_LDO_VEMC_OP_CFG1
#define PMIC_RG_LDO_VEMC_RC8_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VEMC_RC8_OP_CFG_SHIFT                 0
#define PMIC_RG_LDO_VEMC_RC9_OP_CFG_ADDR                  \
	MT6363_LDO_VEMC_OP_CFG1
#define PMIC_RG_LDO_VEMC_RC9_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VEMC_RC9_OP_CFG_SHIFT                 1
#define PMIC_RG_LDO_VEMC_RC10_OP_CFG_ADDR                 \
	MT6363_LDO_VEMC_OP_CFG1
#define PMIC_RG_LDO_VEMC_RC10_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VEMC_RC10_OP_CFG_SHIFT                2
#define PMIC_RG_LDO_VEMC_RC11_OP_CFG_ADDR                 \
	MT6363_LDO_VEMC_OP_CFG1
#define PMIC_RG_LDO_VEMC_RC11_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VEMC_RC11_OP_CFG_SHIFT                3
#define PMIC_RG_LDO_VEMC_RC12_OP_CFG_ADDR                 \
	MT6363_LDO_VEMC_OP_CFG1
#define PMIC_RG_LDO_VEMC_RC12_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VEMC_RC12_OP_CFG_SHIFT                4
#define PMIC_RG_LDO_VEMC_RC13_OP_CFG_ADDR                 \
	MT6363_LDO_VEMC_OP_CFG1
#define PMIC_RG_LDO_VEMC_RC13_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VEMC_RC13_OP_CFG_SHIFT                5
#define PMIC_RG_LDO_VEMC_HW0_OP_CFG_ADDR                  \
	MT6363_LDO_VEMC_OP_CFG2
#define PMIC_RG_LDO_VEMC_HW0_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VEMC_HW0_OP_CFG_SHIFT                 0
#define PMIC_RG_LDO_VEMC_HW1_OP_CFG_ADDR                  \
	MT6363_LDO_VEMC_OP_CFG2
#define PMIC_RG_LDO_VEMC_HW1_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VEMC_HW1_OP_CFG_SHIFT                 1
#define PMIC_RG_LDO_VEMC_HW2_OP_CFG_ADDR                  \
	MT6363_LDO_VEMC_OP_CFG2
#define PMIC_RG_LDO_VEMC_HW2_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VEMC_HW2_OP_CFG_SHIFT                 2
#define PMIC_RG_LDO_VEMC_HW3_OP_CFG_ADDR                  \
	MT6363_LDO_VEMC_OP_CFG2
#define PMIC_RG_LDO_VEMC_HW3_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VEMC_HW3_OP_CFG_SHIFT                 3
#define PMIC_RG_LDO_VEMC_HW4_OP_CFG_ADDR                  \
	MT6363_LDO_VEMC_OP_CFG2
#define PMIC_RG_LDO_VEMC_HW4_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VEMC_HW4_OP_CFG_SHIFT                 4
#define PMIC_RG_LDO_VEMC_HW5_OP_CFG_ADDR                  \
	MT6363_LDO_VEMC_OP_CFG2
#define PMIC_RG_LDO_VEMC_HW5_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VEMC_HW5_OP_CFG_SHIFT                 5
#define PMIC_RG_LDO_VEMC_HW6_OP_CFG_ADDR                  \
	MT6363_LDO_VEMC_OP_CFG2
#define PMIC_RG_LDO_VEMC_HW6_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VEMC_HW6_OP_CFG_SHIFT                 6
#define PMIC_RG_LDO_VEMC_SW_OP_CFG_ADDR                   \
	MT6363_LDO_VEMC_OP_CFG2
#define PMIC_RG_LDO_VEMC_SW_OP_CFG_MASK                   0x1
#define PMIC_RG_LDO_VEMC_SW_OP_CFG_SHIFT                  7
#define PMIC_RG_LDO_VEMC_RC0_OP_MODE_ADDR                 \
	MT6363_LDO_VEMC_OP_MODE0
#define PMIC_RG_LDO_VEMC_RC0_OP_MODE_MASK                 0x1
#define PMIC_RG_LDO_VEMC_RC0_OP_MODE_SHIFT                0
#define PMIC_RG_LDO_VEMC_RC1_OP_MODE_ADDR                 \
	MT6363_LDO_VEMC_OP_MODE0
#define PMIC_RG_LDO_VEMC_RC1_OP_MODE_MASK                 0x1
#define PMIC_RG_LDO_VEMC_RC1_OP_MODE_SHIFT                1
#define PMIC_RG_LDO_VEMC_RC2_OP_MODE_ADDR                 \
	MT6363_LDO_VEMC_OP_MODE0
#define PMIC_RG_LDO_VEMC_RC2_OP_MODE_MASK                 0x1
#define PMIC_RG_LDO_VEMC_RC2_OP_MODE_SHIFT                2
#define PMIC_RG_LDO_VEMC_RC3_OP_MODE_ADDR                 \
	MT6363_LDO_VEMC_OP_MODE0
#define PMIC_RG_LDO_VEMC_RC3_OP_MODE_MASK                 0x1
#define PMIC_RG_LDO_VEMC_RC3_OP_MODE_SHIFT                3
#define PMIC_RG_LDO_VEMC_RC4_OP_MODE_ADDR                 \
	MT6363_LDO_VEMC_OP_MODE0
#define PMIC_RG_LDO_VEMC_RC4_OP_MODE_MASK                 0x1
#define PMIC_RG_LDO_VEMC_RC4_OP_MODE_SHIFT                4
#define PMIC_RG_LDO_VEMC_RC5_OP_MODE_ADDR                 \
	MT6363_LDO_VEMC_OP_MODE0
#define PMIC_RG_LDO_VEMC_RC5_OP_MODE_MASK                 0x1
#define PMIC_RG_LDO_VEMC_RC5_OP_MODE_SHIFT                5
#define PMIC_RG_LDO_VEMC_RC6_OP_MODE_ADDR                 \
	MT6363_LDO_VEMC_OP_MODE0
#define PMIC_RG_LDO_VEMC_RC6_OP_MODE_MASK                 0x1
#define PMIC_RG_LDO_VEMC_RC6_OP_MODE_SHIFT                6
#define PMIC_RG_LDO_VEMC_RC7_OP_MODE_ADDR                 \
	MT6363_LDO_VEMC_OP_MODE0
#define PMIC_RG_LDO_VEMC_RC7_OP_MODE_MASK                 0x1
#define PMIC_RG_LDO_VEMC_RC7_OP_MODE_SHIFT                7
#define PMIC_RG_LDO_VEMC_RC8_OP_MODE_ADDR                 \
	MT6363_LDO_VEMC_OP_MODE1
#define PMIC_RG_LDO_VEMC_RC8_OP_MODE_MASK                 0x1
#define PMIC_RG_LDO_VEMC_RC8_OP_MODE_SHIFT                0
#define PMIC_RG_LDO_VEMC_RC9_OP_MODE_ADDR                 \
	MT6363_LDO_VEMC_OP_MODE1
#define PMIC_RG_LDO_VEMC_RC9_OP_MODE_MASK                 0x1
#define PMIC_RG_LDO_VEMC_RC9_OP_MODE_SHIFT                1
#define PMIC_RG_LDO_VEMC_RC10_OP_MODE_ADDR                \
	MT6363_LDO_VEMC_OP_MODE1
#define PMIC_RG_LDO_VEMC_RC10_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VEMC_RC10_OP_MODE_SHIFT               2
#define PMIC_RG_LDO_VEMC_RC11_OP_MODE_ADDR                \
	MT6363_LDO_VEMC_OP_MODE1
#define PMIC_RG_LDO_VEMC_RC11_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VEMC_RC11_OP_MODE_SHIFT               3
#define PMIC_RG_LDO_VEMC_RC12_OP_MODE_ADDR                \
	MT6363_LDO_VEMC_OP_MODE1
#define PMIC_RG_LDO_VEMC_RC12_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VEMC_RC12_OP_MODE_SHIFT               4
#define PMIC_RG_LDO_VEMC_RC13_OP_MODE_ADDR                \
	MT6363_LDO_VEMC_OP_MODE1
#define PMIC_RG_LDO_VEMC_RC13_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VEMC_RC13_OP_MODE_SHIFT               5
#define PMIC_RG_LDO_VEMC_HW0_OP_MODE_ADDR                 \
	MT6363_LDO_VEMC_OP_MODE2
#define PMIC_RG_LDO_VEMC_HW0_OP_MODE_MASK                 0x1
#define PMIC_RG_LDO_VEMC_HW0_OP_MODE_SHIFT                0
#define PMIC_RG_LDO_VEMC_HW1_OP_MODE_ADDR                 \
	MT6363_LDO_VEMC_OP_MODE2
#define PMIC_RG_LDO_VEMC_HW1_OP_MODE_MASK                 0x1
#define PMIC_RG_LDO_VEMC_HW1_OP_MODE_SHIFT                1
#define PMIC_RG_LDO_VEMC_HW2_OP_MODE_ADDR                 \
	MT6363_LDO_VEMC_OP_MODE2
#define PMIC_RG_LDO_VEMC_HW2_OP_MODE_MASK                 0x1
#define PMIC_RG_LDO_VEMC_HW2_OP_MODE_SHIFT                2
#define PMIC_RG_LDO_VEMC_HW3_OP_MODE_ADDR                 \
	MT6363_LDO_VEMC_OP_MODE2
#define PMIC_RG_LDO_VEMC_HW3_OP_MODE_MASK                 0x1
#define PMIC_RG_LDO_VEMC_HW3_OP_MODE_SHIFT                3
#define PMIC_RG_LDO_VEMC_HW4_OP_MODE_ADDR                 \
	MT6363_LDO_VEMC_OP_MODE2
#define PMIC_RG_LDO_VEMC_HW4_OP_MODE_MASK                 0x1
#define PMIC_RG_LDO_VEMC_HW4_OP_MODE_SHIFT                4
#define PMIC_RG_LDO_VEMC_HW5_OP_MODE_ADDR                 \
	MT6363_LDO_VEMC_OP_MODE2
#define PMIC_RG_LDO_VEMC_HW5_OP_MODE_MASK                 0x1
#define PMIC_RG_LDO_VEMC_HW5_OP_MODE_SHIFT                5
#define PMIC_RG_LDO_VEMC_HW6_OP_MODE_ADDR                 \
	MT6363_LDO_VEMC_OP_MODE2
#define PMIC_RG_LDO_VEMC_HW6_OP_MODE_MASK                 0x1
#define PMIC_RG_LDO_VEMC_HW6_OP_MODE_SHIFT                6
#define PMIC_RG_LDO_VUFS12_EN_ADDR                        \
	MT6363_LDO_VUFS12_CON0
#define PMIC_RG_LDO_VUFS12_EN_MASK                        0x1
#define PMIC_RG_LDO_VUFS12_EN_SHIFT                       0
#define PMIC_RG_LDO_VUFS12_LP_ADDR                        \
	MT6363_LDO_VUFS12_CON0
#define PMIC_RG_LDO_VUFS12_LP_MASK                        0x1
#define PMIC_RG_LDO_VUFS12_LP_SHIFT                       1
#define PMIC_RG_LDO_VUFS12_STBTD_ADDR                     \
	MT6363_LDO_VUFS12_CON1
#define PMIC_RG_LDO_VUFS12_STBTD_MASK                     0x3
#define PMIC_RG_LDO_VUFS12_STBTD_SHIFT                    0
#define PMIC_RG_LDO_VUFS12_ULP_ADDR                       \
	MT6363_LDO_VUFS12_CON1
#define PMIC_RG_LDO_VUFS12_ULP_MASK                       0x1
#define PMIC_RG_LDO_VUFS12_ULP_SHIFT                      2
#define PMIC_RG_LDO_VUFS12_ONLV_EN_ADDR                   \
	MT6363_LDO_VUFS12_CON1
#define PMIC_RG_LDO_VUFS12_ONLV_EN_MASK                   0x1
#define PMIC_RG_LDO_VUFS12_ONLV_EN_SHIFT                  3
#define PMIC_RG_LDO_VUFS12_OCFB_EN_ADDR                   \
	MT6363_LDO_VUFS12_CON1
#define PMIC_RG_LDO_VUFS12_OCFB_EN_MASK                   0x1
#define PMIC_RG_LDO_VUFS12_OCFB_EN_SHIFT                  4
#define PMIC_RG_LDO_VUFS12_OC_MODE_ADDR                   \
	MT6363_LDO_VUFS12_CON1
#define PMIC_RG_LDO_VUFS12_OC_MODE_MASK                   0x1
#define PMIC_RG_LDO_VUFS12_OC_MODE_SHIFT                  5
#define PMIC_RG_LDO_VUFS12_OC_TSEL_ADDR                   \
	MT6363_LDO_VUFS12_CON1
#define PMIC_RG_LDO_VUFS12_OC_TSEL_MASK                   0x1
#define PMIC_RG_LDO_VUFS12_OC_TSEL_SHIFT                  6
#define PMIC_RG_LDO_VUFS12_DUMMY_LOAD_ADDR                \
	MT6363_LDO_VUFS12_CON2
#define PMIC_RG_LDO_VUFS12_DUMMY_LOAD_MASK                0x3
#define PMIC_RG_LDO_VUFS12_DUMMY_LOAD_SHIFT               0
#define PMIC_RG_LDO_VUFS12_STB_26M_CKEN_EN_ADDR           \
	MT6363_LDO_VUFS12_CON2
#define PMIC_RG_LDO_VUFS12_STB_26M_CKEN_EN_MASK           0x1
#define PMIC_RG_LDO_VUFS12_STB_26M_CKEN_EN_SHIFT          6
#define PMIC_RG_LDO_VUFS12_CK_SW_MODE_ADDR                \
	MT6363_LDO_VUFS12_CON2
#define PMIC_RG_LDO_VUFS12_CK_SW_MODE_MASK                0x1
#define PMIC_RG_LDO_VUFS12_CK_SW_MODE_SHIFT               7
#define PMIC_RG_LDO_VUFS12_B_STB_FORCE_ADDR               \
	MT6363_LDO_VUFS12_TEST_CON0
#define PMIC_RG_LDO_VUFS12_B_STB_FORCE_MASK               0x1
#define PMIC_RG_LDO_VUFS12_B_STB_FORCE_SHIFT              4
#define PMIC_RG_LDO_VUFS12_L_STB_FORCE_ADDR               \
	MT6363_LDO_VUFS12_TEST_CON0
#define PMIC_RG_LDO_VUFS12_L_STB_FORCE_MASK               0x1
#define PMIC_RG_LDO_VUFS12_L_STB_FORCE_SHIFT              5
#define PMIC_DA_VUFS12_B_EN_ADDR                          \
	MT6363_LDO_VUFS12_MON
#define PMIC_DA_VUFS12_B_EN_MASK                          0x1
#define PMIC_DA_VUFS12_B_EN_SHIFT                         0
#define PMIC_DA_VUFS12_B_STB_ADDR                         \
	MT6363_LDO_VUFS12_MON
#define PMIC_DA_VUFS12_B_STB_MASK                         0x1
#define PMIC_DA_VUFS12_B_STB_SHIFT                        1
#define PMIC_DA_VUFS12_B_LP_ADDR                          \
	MT6363_LDO_VUFS12_MON
#define PMIC_DA_VUFS12_B_LP_MASK                          0x1
#define PMIC_DA_VUFS12_B_LP_SHIFT                         2
#define PMIC_DA_VUFS12_L_EN_ADDR                          \
	MT6363_LDO_VUFS12_MON
#define PMIC_DA_VUFS12_L_EN_MASK                          0x1
#define PMIC_DA_VUFS12_L_EN_SHIFT                         3
#define PMIC_DA_VUFS12_L_STB_ADDR                         \
	MT6363_LDO_VUFS12_MON
#define PMIC_DA_VUFS12_L_STB_MASK                         0x1
#define PMIC_DA_VUFS12_L_STB_SHIFT                        4
#define PMIC_DA_VUFS12_OCFB_EN_ADDR                       \
	MT6363_LDO_VUFS12_MON
#define PMIC_DA_VUFS12_OCFB_EN_MASK                       0x1
#define PMIC_DA_VUFS12_OCFB_EN_SHIFT                      5
#define PMIC_DA_VUFS12_DUMMY_LOAD_ADDR                    \
	MT6363_LDO_VUFS12_MON
#define PMIC_DA_VUFS12_DUMMY_LOAD_MASK                    0x3
#define PMIC_DA_VUFS12_DUMMY_LOAD_SHIFT                   6
#define PMIC_RG_LDO_VUFS12_RC0_OP_EN_ADDR                 \
	MT6363_LDO_VUFS12_OP_EN0
#define PMIC_RG_LDO_VUFS12_RC0_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VUFS12_RC0_OP_EN_SHIFT                0
#define PMIC_RG_LDO_VUFS12_RC1_OP_EN_ADDR                 \
	MT6363_LDO_VUFS12_OP_EN0
#define PMIC_RG_LDO_VUFS12_RC1_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VUFS12_RC1_OP_EN_SHIFT                1
#define PMIC_RG_LDO_VUFS12_RC2_OP_EN_ADDR                 \
	MT6363_LDO_VUFS12_OP_EN0
#define PMIC_RG_LDO_VUFS12_RC2_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VUFS12_RC2_OP_EN_SHIFT                2
#define PMIC_RG_LDO_VUFS12_RC3_OP_EN_ADDR                 \
	MT6363_LDO_VUFS12_OP_EN0
#define PMIC_RG_LDO_VUFS12_RC3_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VUFS12_RC3_OP_EN_SHIFT                3
#define PMIC_RG_LDO_VUFS12_RC4_OP_EN_ADDR                 \
	MT6363_LDO_VUFS12_OP_EN0
#define PMIC_RG_LDO_VUFS12_RC4_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VUFS12_RC4_OP_EN_SHIFT                4
#define PMIC_RG_LDO_VUFS12_RC5_OP_EN_ADDR                 \
	MT6363_LDO_VUFS12_OP_EN0
#define PMIC_RG_LDO_VUFS12_RC5_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VUFS12_RC5_OP_EN_SHIFT                5
#define PMIC_RG_LDO_VUFS12_RC6_OP_EN_ADDR                 \
	MT6363_LDO_VUFS12_OP_EN0
#define PMIC_RG_LDO_VUFS12_RC6_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VUFS12_RC6_OP_EN_SHIFT                6
#define PMIC_RG_LDO_VUFS12_RC7_OP_EN_ADDR                 \
	MT6363_LDO_VUFS12_OP_EN0
#define PMIC_RG_LDO_VUFS12_RC7_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VUFS12_RC7_OP_EN_SHIFT                7
#define PMIC_RG_LDO_VUFS12_RC8_OP_EN_ADDR                 \
	MT6363_LDO_VUFS12_OP_EN1
#define PMIC_RG_LDO_VUFS12_RC8_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VUFS12_RC8_OP_EN_SHIFT                0
#define PMIC_RG_LDO_VUFS12_RC9_OP_EN_ADDR                 \
	MT6363_LDO_VUFS12_OP_EN1
#define PMIC_RG_LDO_VUFS12_RC9_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VUFS12_RC9_OP_EN_SHIFT                1
#define PMIC_RG_LDO_VUFS12_RC10_OP_EN_ADDR                \
	MT6363_LDO_VUFS12_OP_EN1
#define PMIC_RG_LDO_VUFS12_RC10_OP_EN_MASK                0x1
#define PMIC_RG_LDO_VUFS12_RC10_OP_EN_SHIFT               2
#define PMIC_RG_LDO_VUFS12_RC11_OP_EN_ADDR                \
	MT6363_LDO_VUFS12_OP_EN1
#define PMIC_RG_LDO_VUFS12_RC11_OP_EN_MASK                0x1
#define PMIC_RG_LDO_VUFS12_RC11_OP_EN_SHIFT               3
#define PMIC_RG_LDO_VUFS12_RC12_OP_EN_ADDR                \
	MT6363_LDO_VUFS12_OP_EN1
#define PMIC_RG_LDO_VUFS12_RC12_OP_EN_MASK                0x1
#define PMIC_RG_LDO_VUFS12_RC12_OP_EN_SHIFT               4
#define PMIC_RG_LDO_VUFS12_RC13_OP_EN_ADDR                \
	MT6363_LDO_VUFS12_OP_EN1
#define PMIC_RG_LDO_VUFS12_RC13_OP_EN_MASK                0x1
#define PMIC_RG_LDO_VUFS12_RC13_OP_EN_SHIFT               5
#define PMIC_RG_LDO_VUFS12_HW0_OP_EN_ADDR                 \
	MT6363_LDO_VUFS12_OP_EN2
#define PMIC_RG_LDO_VUFS12_HW0_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VUFS12_HW0_OP_EN_SHIFT                0
#define PMIC_RG_LDO_VUFS12_HW1_OP_EN_ADDR                 \
	MT6363_LDO_VUFS12_OP_EN2
#define PMIC_RG_LDO_VUFS12_HW1_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VUFS12_HW1_OP_EN_SHIFT                1
#define PMIC_RG_LDO_VUFS12_HW2_OP_EN_ADDR                 \
	MT6363_LDO_VUFS12_OP_EN2
#define PMIC_RG_LDO_VUFS12_HW2_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VUFS12_HW2_OP_EN_SHIFT                2
#define PMIC_RG_LDO_VUFS12_HW3_OP_EN_ADDR                 \
	MT6363_LDO_VUFS12_OP_EN2
#define PMIC_RG_LDO_VUFS12_HW3_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VUFS12_HW3_OP_EN_SHIFT                3
#define PMIC_RG_LDO_VUFS12_HW4_OP_EN_ADDR                 \
	MT6363_LDO_VUFS12_OP_EN2
#define PMIC_RG_LDO_VUFS12_HW4_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VUFS12_HW4_OP_EN_SHIFT                4
#define PMIC_RG_LDO_VUFS12_HW5_OP_EN_ADDR                 \
	MT6363_LDO_VUFS12_OP_EN2
#define PMIC_RG_LDO_VUFS12_HW5_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VUFS12_HW5_OP_EN_SHIFT                5
#define PMIC_RG_LDO_VUFS12_HW6_OP_EN_ADDR                 \
	MT6363_LDO_VUFS12_OP_EN2
#define PMIC_RG_LDO_VUFS12_HW6_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VUFS12_HW6_OP_EN_SHIFT                6
#define PMIC_RG_LDO_VUFS12_SW_OP_EN_ADDR                  \
	MT6363_LDO_VUFS12_OP_EN2
#define PMIC_RG_LDO_VUFS12_SW_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VUFS12_SW_OP_EN_SHIFT                 7
#define PMIC_RG_LDO_VUFS12_RC0_OP_CFG_ADDR                \
	MT6363_LDO_VUFS12_OP_CFG0
#define PMIC_RG_LDO_VUFS12_RC0_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VUFS12_RC0_OP_CFG_SHIFT               0
#define PMIC_RG_LDO_VUFS12_RC1_OP_CFG_ADDR                \
	MT6363_LDO_VUFS12_OP_CFG0
#define PMIC_RG_LDO_VUFS12_RC1_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VUFS12_RC1_OP_CFG_SHIFT               1
#define PMIC_RG_LDO_VUFS12_RC2_OP_CFG_ADDR                \
	MT6363_LDO_VUFS12_OP_CFG0
#define PMIC_RG_LDO_VUFS12_RC2_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VUFS12_RC2_OP_CFG_SHIFT               2
#define PMIC_RG_LDO_VUFS12_RC3_OP_CFG_ADDR                \
	MT6363_LDO_VUFS12_OP_CFG0
#define PMIC_RG_LDO_VUFS12_RC3_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VUFS12_RC3_OP_CFG_SHIFT               3
#define PMIC_RG_LDO_VUFS12_RC4_OP_CFG_ADDR                \
	MT6363_LDO_VUFS12_OP_CFG0
#define PMIC_RG_LDO_VUFS12_RC4_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VUFS12_RC4_OP_CFG_SHIFT               4
#define PMIC_RG_LDO_VUFS12_RC5_OP_CFG_ADDR                \
	MT6363_LDO_VUFS12_OP_CFG0
#define PMIC_RG_LDO_VUFS12_RC5_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VUFS12_RC5_OP_CFG_SHIFT               5
#define PMIC_RG_LDO_VUFS12_RC6_OP_CFG_ADDR                \
	MT6363_LDO_VUFS12_OP_CFG0
#define PMIC_RG_LDO_VUFS12_RC6_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VUFS12_RC6_OP_CFG_SHIFT               6
#define PMIC_RG_LDO_VUFS12_RC7_OP_CFG_ADDR                \
	MT6363_LDO_VUFS12_OP_CFG0
#define PMIC_RG_LDO_VUFS12_RC7_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VUFS12_RC7_OP_CFG_SHIFT               7
#define PMIC_RG_LDO_VUFS12_RC8_OP_CFG_ADDR                \
	MT6363_LDO_VUFS12_OP_CFG1
#define PMIC_RG_LDO_VUFS12_RC8_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VUFS12_RC8_OP_CFG_SHIFT               0
#define PMIC_RG_LDO_VUFS12_RC9_OP_CFG_ADDR                \
	MT6363_LDO_VUFS12_OP_CFG1
#define PMIC_RG_LDO_VUFS12_RC9_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VUFS12_RC9_OP_CFG_SHIFT               1
#define PMIC_RG_LDO_VUFS12_RC10_OP_CFG_ADDR               \
	MT6363_LDO_VUFS12_OP_CFG1
#define PMIC_RG_LDO_VUFS12_RC10_OP_CFG_MASK               0x1
#define PMIC_RG_LDO_VUFS12_RC10_OP_CFG_SHIFT              2
#define PMIC_RG_LDO_VUFS12_RC11_OP_CFG_ADDR               \
	MT6363_LDO_VUFS12_OP_CFG1
#define PMIC_RG_LDO_VUFS12_RC11_OP_CFG_MASK               0x1
#define PMIC_RG_LDO_VUFS12_RC11_OP_CFG_SHIFT              3
#define PMIC_RG_LDO_VUFS12_RC12_OP_CFG_ADDR               \
	MT6363_LDO_VUFS12_OP_CFG1
#define PMIC_RG_LDO_VUFS12_RC12_OP_CFG_MASK               0x1
#define PMIC_RG_LDO_VUFS12_RC12_OP_CFG_SHIFT              4
#define PMIC_RG_LDO_VUFS12_RC13_OP_CFG_ADDR               \
	MT6363_LDO_VUFS12_OP_CFG1
#define PMIC_RG_LDO_VUFS12_RC13_OP_CFG_MASK               0x1
#define PMIC_RG_LDO_VUFS12_RC13_OP_CFG_SHIFT              5
#define PMIC_RG_LDO_VUFS12_HW0_OP_CFG_ADDR                \
	MT6363_LDO_VUFS12_OP_CFG2
#define PMIC_RG_LDO_VUFS12_HW0_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VUFS12_HW0_OP_CFG_SHIFT               0
#define PMIC_RG_LDO_VUFS12_HW1_OP_CFG_ADDR                \
	MT6363_LDO_VUFS12_OP_CFG2
#define PMIC_RG_LDO_VUFS12_HW1_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VUFS12_HW1_OP_CFG_SHIFT               1
#define PMIC_RG_LDO_VUFS12_HW2_OP_CFG_ADDR                \
	MT6363_LDO_VUFS12_OP_CFG2
#define PMIC_RG_LDO_VUFS12_HW2_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VUFS12_HW2_OP_CFG_SHIFT               2
#define PMIC_RG_LDO_VUFS12_HW3_OP_CFG_ADDR                \
	MT6363_LDO_VUFS12_OP_CFG2
#define PMIC_RG_LDO_VUFS12_HW3_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VUFS12_HW3_OP_CFG_SHIFT               3
#define PMIC_RG_LDO_VUFS12_HW4_OP_CFG_ADDR                \
	MT6363_LDO_VUFS12_OP_CFG2
#define PMIC_RG_LDO_VUFS12_HW4_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VUFS12_HW4_OP_CFG_SHIFT               4
#define PMIC_RG_LDO_VUFS12_HW5_OP_CFG_ADDR                \
	MT6363_LDO_VUFS12_OP_CFG2
#define PMIC_RG_LDO_VUFS12_HW5_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VUFS12_HW5_OP_CFG_SHIFT               5
#define PMIC_RG_LDO_VUFS12_HW6_OP_CFG_ADDR                \
	MT6363_LDO_VUFS12_OP_CFG2
#define PMIC_RG_LDO_VUFS12_HW6_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VUFS12_HW6_OP_CFG_SHIFT               6
#define PMIC_RG_LDO_VUFS12_SW_OP_CFG_ADDR                 \
	MT6363_LDO_VUFS12_OP_CFG2
#define PMIC_RG_LDO_VUFS12_SW_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VUFS12_SW_OP_CFG_SHIFT                7
#define PMIC_RG_LDO_VUFS12_RC0_OP_MODE_ADDR               \
	MT6363_LDO_VUFS12_OP_MODE0
#define PMIC_RG_LDO_VUFS12_RC0_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VUFS12_RC0_OP_MODE_SHIFT              0
#define PMIC_RG_LDO_VUFS12_RC1_OP_MODE_ADDR               \
	MT6363_LDO_VUFS12_OP_MODE0
#define PMIC_RG_LDO_VUFS12_RC1_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VUFS12_RC1_OP_MODE_SHIFT              1
#define PMIC_RG_LDO_VUFS12_RC2_OP_MODE_ADDR               \
	MT6363_LDO_VUFS12_OP_MODE0
#define PMIC_RG_LDO_VUFS12_RC2_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VUFS12_RC2_OP_MODE_SHIFT              2
#define PMIC_RG_LDO_VUFS12_RC3_OP_MODE_ADDR               \
	MT6363_LDO_VUFS12_OP_MODE0
#define PMIC_RG_LDO_VUFS12_RC3_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VUFS12_RC3_OP_MODE_SHIFT              3
#define PMIC_RG_LDO_VUFS12_RC4_OP_MODE_ADDR               \
	MT6363_LDO_VUFS12_OP_MODE0
#define PMIC_RG_LDO_VUFS12_RC4_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VUFS12_RC4_OP_MODE_SHIFT              4
#define PMIC_RG_LDO_VUFS12_RC5_OP_MODE_ADDR               \
	MT6363_LDO_VUFS12_OP_MODE0
#define PMIC_RG_LDO_VUFS12_RC5_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VUFS12_RC5_OP_MODE_SHIFT              5
#define PMIC_RG_LDO_VUFS12_RC6_OP_MODE_ADDR               \
	MT6363_LDO_VUFS12_OP_MODE0
#define PMIC_RG_LDO_VUFS12_RC6_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VUFS12_RC6_OP_MODE_SHIFT              6
#define PMIC_RG_LDO_VUFS12_RC7_OP_MODE_ADDR               \
	MT6363_LDO_VUFS12_OP_MODE0
#define PMIC_RG_LDO_VUFS12_RC7_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VUFS12_RC7_OP_MODE_SHIFT              7
#define PMIC_RG_LDO_VUFS12_RC8_OP_MODE_ADDR               \
	MT6363_LDO_VUFS12_OP_MODE1
#define PMIC_RG_LDO_VUFS12_RC8_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VUFS12_RC8_OP_MODE_SHIFT              0
#define PMIC_RG_LDO_VUFS12_RC9_OP_MODE_ADDR               \
	MT6363_LDO_VUFS12_OP_MODE1
#define PMIC_RG_LDO_VUFS12_RC9_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VUFS12_RC9_OP_MODE_SHIFT              1
#define PMIC_RG_LDO_VUFS12_RC10_OP_MODE_ADDR              \
	MT6363_LDO_VUFS12_OP_MODE1
#define PMIC_RG_LDO_VUFS12_RC10_OP_MODE_MASK              0x1
#define PMIC_RG_LDO_VUFS12_RC10_OP_MODE_SHIFT             2
#define PMIC_RG_LDO_VUFS12_RC11_OP_MODE_ADDR              \
	MT6363_LDO_VUFS12_OP_MODE1
#define PMIC_RG_LDO_VUFS12_RC11_OP_MODE_MASK              0x1
#define PMIC_RG_LDO_VUFS12_RC11_OP_MODE_SHIFT             3
#define PMIC_RG_LDO_VUFS12_RC12_OP_MODE_ADDR              \
	MT6363_LDO_VUFS12_OP_MODE1
#define PMIC_RG_LDO_VUFS12_RC12_OP_MODE_MASK              0x1
#define PMIC_RG_LDO_VUFS12_RC12_OP_MODE_SHIFT             4
#define PMIC_RG_LDO_VUFS12_RC13_OP_MODE_ADDR              \
	MT6363_LDO_VUFS12_OP_MODE1
#define PMIC_RG_LDO_VUFS12_RC13_OP_MODE_MASK              0x1
#define PMIC_RG_LDO_VUFS12_RC13_OP_MODE_SHIFT             5
#define PMIC_RG_LDO_VUFS12_HW0_OP_MODE_ADDR               \
	MT6363_LDO_VUFS12_OP_MODE2
#define PMIC_RG_LDO_VUFS12_HW0_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VUFS12_HW0_OP_MODE_SHIFT              0
#define PMIC_RG_LDO_VUFS12_HW1_OP_MODE_ADDR               \
	MT6363_LDO_VUFS12_OP_MODE2
#define PMIC_RG_LDO_VUFS12_HW1_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VUFS12_HW1_OP_MODE_SHIFT              1
#define PMIC_RG_LDO_VUFS12_HW2_OP_MODE_ADDR               \
	MT6363_LDO_VUFS12_OP_MODE2
#define PMIC_RG_LDO_VUFS12_HW2_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VUFS12_HW2_OP_MODE_SHIFT              2
#define PMIC_RG_LDO_VUFS12_HW3_OP_MODE_ADDR               \
	MT6363_LDO_VUFS12_OP_MODE2
#define PMIC_RG_LDO_VUFS12_HW3_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VUFS12_HW3_OP_MODE_SHIFT              3
#define PMIC_RG_LDO_VUFS12_HW4_OP_MODE_ADDR               \
	MT6363_LDO_VUFS12_OP_MODE2
#define PMIC_RG_LDO_VUFS12_HW4_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VUFS12_HW4_OP_MODE_SHIFT              4
#define PMIC_RG_LDO_VUFS12_HW5_OP_MODE_ADDR               \
	MT6363_LDO_VUFS12_OP_MODE2
#define PMIC_RG_LDO_VUFS12_HW5_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VUFS12_HW5_OP_MODE_SHIFT              5
#define PMIC_RG_LDO_VUFS12_HW6_OP_MODE_ADDR               \
	MT6363_LDO_VUFS12_OP_MODE2
#define PMIC_RG_LDO_VUFS12_HW6_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VUFS12_HW6_OP_MODE_SHIFT              6
#define PMIC_RG_LDO_VUFS18_EN_ADDR                        \
	MT6363_LDO_VUFS18_CON0
#define PMIC_RG_LDO_VUFS18_EN_MASK                        0x1
#define PMIC_RG_LDO_VUFS18_EN_SHIFT                       0
#define PMIC_RG_LDO_VUFS18_LP_ADDR                        \
	MT6363_LDO_VUFS18_CON0
#define PMIC_RG_LDO_VUFS18_LP_MASK                        0x1
#define PMIC_RG_LDO_VUFS18_LP_SHIFT                       1
#define PMIC_RG_LDO_VUFS18_STBTD_ADDR                     \
	MT6363_LDO_VUFS18_CON1
#define PMIC_RG_LDO_VUFS18_STBTD_MASK                     0x3
#define PMIC_RG_LDO_VUFS18_STBTD_SHIFT                    0
#define PMIC_RG_LDO_VUFS18_ULP_ADDR                       \
	MT6363_LDO_VUFS18_CON1
#define PMIC_RG_LDO_VUFS18_ULP_MASK                       0x1
#define PMIC_RG_LDO_VUFS18_ULP_SHIFT                      2
#define PMIC_RG_LDO_VUFS18_ONLV_EN_ADDR                   \
	MT6363_LDO_VUFS18_CON1
#define PMIC_RG_LDO_VUFS18_ONLV_EN_MASK                   0x1
#define PMIC_RG_LDO_VUFS18_ONLV_EN_SHIFT                  3
#define PMIC_RG_LDO_VUFS18_OCFB_EN_ADDR                   \
	MT6363_LDO_VUFS18_CON1
#define PMIC_RG_LDO_VUFS18_OCFB_EN_MASK                   0x1
#define PMIC_RG_LDO_VUFS18_OCFB_EN_SHIFT                  4
#define PMIC_RG_LDO_VUFS18_OC_MODE_ADDR                   \
	MT6363_LDO_VUFS18_CON1
#define PMIC_RG_LDO_VUFS18_OC_MODE_MASK                   0x1
#define PMIC_RG_LDO_VUFS18_OC_MODE_SHIFT                  5
#define PMIC_RG_LDO_VUFS18_OC_TSEL_ADDR                   \
	MT6363_LDO_VUFS18_CON1
#define PMIC_RG_LDO_VUFS18_OC_TSEL_MASK                   0x1
#define PMIC_RG_LDO_VUFS18_OC_TSEL_SHIFT                  6
#define PMIC_RG_LDO_VUFS18_DUMMY_LOAD_ADDR                \
	MT6363_LDO_VUFS18_CON2
#define PMIC_RG_LDO_VUFS18_DUMMY_LOAD_MASK                0x3
#define PMIC_RG_LDO_VUFS18_DUMMY_LOAD_SHIFT               0
#define PMIC_RG_LDO_VUFS18_STB_26M_CKEN_EN_ADDR           \
	MT6363_LDO_VUFS18_CON2
#define PMIC_RG_LDO_VUFS18_STB_26M_CKEN_EN_MASK           0x1
#define PMIC_RG_LDO_VUFS18_STB_26M_CKEN_EN_SHIFT          6
#define PMIC_RG_LDO_VUFS18_CK_SW_MODE_ADDR                \
	MT6363_LDO_VUFS18_CON2
#define PMIC_RG_LDO_VUFS18_CK_SW_MODE_MASK                0x1
#define PMIC_RG_LDO_VUFS18_CK_SW_MODE_SHIFT               7
#define PMIC_RG_LDO_VUFS18_B_STB_FORCE_ADDR               \
	MT6363_LDO_VUFS18_TEST_CON0
#define PMIC_RG_LDO_VUFS18_B_STB_FORCE_MASK               0x1
#define PMIC_RG_LDO_VUFS18_B_STB_FORCE_SHIFT              4
#define PMIC_RG_LDO_VUFS18_L_STB_FORCE_ADDR               \
	MT6363_LDO_VUFS18_TEST_CON0
#define PMIC_RG_LDO_VUFS18_L_STB_FORCE_MASK               0x1
#define PMIC_RG_LDO_VUFS18_L_STB_FORCE_SHIFT              5
#define PMIC_DA_VUFS18_B_EN_ADDR                          \
	MT6363_LDO_VUFS18_MON
#define PMIC_DA_VUFS18_B_EN_MASK                          0x1
#define PMIC_DA_VUFS18_B_EN_SHIFT                         0
#define PMIC_DA_VUFS18_B_STB_ADDR                         \
	MT6363_LDO_VUFS18_MON
#define PMIC_DA_VUFS18_B_STB_MASK                         0x1
#define PMIC_DA_VUFS18_B_STB_SHIFT                        1
#define PMIC_DA_VUFS18_B_LP_ADDR                          \
	MT6363_LDO_VUFS18_MON
#define PMIC_DA_VUFS18_B_LP_MASK                          0x1
#define PMIC_DA_VUFS18_B_LP_SHIFT                         2
#define PMIC_DA_VUFS18_L_EN_ADDR                          \
	MT6363_LDO_VUFS18_MON
#define PMIC_DA_VUFS18_L_EN_MASK                          0x1
#define PMIC_DA_VUFS18_L_EN_SHIFT                         3
#define PMIC_DA_VUFS18_L_STB_ADDR                         \
	MT6363_LDO_VUFS18_MON
#define PMIC_DA_VUFS18_L_STB_MASK                         0x1
#define PMIC_DA_VUFS18_L_STB_SHIFT                        4
#define PMIC_DA_VUFS18_OCFB_EN_ADDR                       \
	MT6363_LDO_VUFS18_MON
#define PMIC_DA_VUFS18_OCFB_EN_MASK                       0x1
#define PMIC_DA_VUFS18_OCFB_EN_SHIFT                      5
#define PMIC_DA_VUFS18_DUMMY_LOAD_ADDR                    \
	MT6363_LDO_VUFS18_MON
#define PMIC_DA_VUFS18_DUMMY_LOAD_MASK                    0x3
#define PMIC_DA_VUFS18_DUMMY_LOAD_SHIFT                   6
#define PMIC_RG_LDO_VUFS18_RC0_OP_EN_ADDR                 \
	MT6363_LDO_VUFS18_OP_EN0
#define PMIC_RG_LDO_VUFS18_RC0_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VUFS18_RC0_OP_EN_SHIFT                0
#define PMIC_RG_LDO_VUFS18_RC1_OP_EN_ADDR                 \
	MT6363_LDO_VUFS18_OP_EN0
#define PMIC_RG_LDO_VUFS18_RC1_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VUFS18_RC1_OP_EN_SHIFT                1
#define PMIC_RG_LDO_VUFS18_RC2_OP_EN_ADDR                 \
	MT6363_LDO_VUFS18_OP_EN0
#define PMIC_RG_LDO_VUFS18_RC2_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VUFS18_RC2_OP_EN_SHIFT                2
#define PMIC_RG_LDO_VUFS18_RC3_OP_EN_ADDR                 \
	MT6363_LDO_VUFS18_OP_EN0
#define PMIC_RG_LDO_VUFS18_RC3_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VUFS18_RC3_OP_EN_SHIFT                3
#define PMIC_RG_LDO_VUFS18_RC4_OP_EN_ADDR                 \
	MT6363_LDO_VUFS18_OP_EN0
#define PMIC_RG_LDO_VUFS18_RC4_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VUFS18_RC4_OP_EN_SHIFT                4
#define PMIC_RG_LDO_VUFS18_RC5_OP_EN_ADDR                 \
	MT6363_LDO_VUFS18_OP_EN0
#define PMIC_RG_LDO_VUFS18_RC5_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VUFS18_RC5_OP_EN_SHIFT                5
#define PMIC_RG_LDO_VUFS18_RC6_OP_EN_ADDR                 \
	MT6363_LDO_VUFS18_OP_EN0
#define PMIC_RG_LDO_VUFS18_RC6_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VUFS18_RC6_OP_EN_SHIFT                6
#define PMIC_RG_LDO_VUFS18_RC7_OP_EN_ADDR                 \
	MT6363_LDO_VUFS18_OP_EN0
#define PMIC_RG_LDO_VUFS18_RC7_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VUFS18_RC7_OP_EN_SHIFT                7
#define PMIC_RG_LDO_VUFS18_RC8_OP_EN_ADDR                 \
	MT6363_LDO_VUFS18_OP_EN1
#define PMIC_RG_LDO_VUFS18_RC8_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VUFS18_RC8_OP_EN_SHIFT                0
#define PMIC_RG_LDO_VUFS18_RC9_OP_EN_ADDR                 \
	MT6363_LDO_VUFS18_OP_EN1
#define PMIC_RG_LDO_VUFS18_RC9_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VUFS18_RC9_OP_EN_SHIFT                1
#define PMIC_RG_LDO_VUFS18_RC10_OP_EN_ADDR                \
	MT6363_LDO_VUFS18_OP_EN1
#define PMIC_RG_LDO_VUFS18_RC10_OP_EN_MASK                0x1
#define PMIC_RG_LDO_VUFS18_RC10_OP_EN_SHIFT               2
#define PMIC_RG_LDO_VUFS18_RC11_OP_EN_ADDR                \
	MT6363_LDO_VUFS18_OP_EN1
#define PMIC_RG_LDO_VUFS18_RC11_OP_EN_MASK                0x1
#define PMIC_RG_LDO_VUFS18_RC11_OP_EN_SHIFT               3
#define PMIC_RG_LDO_VUFS18_RC12_OP_EN_ADDR                \
	MT6363_LDO_VUFS18_OP_EN1
#define PMIC_RG_LDO_VUFS18_RC12_OP_EN_MASK                0x1
#define PMIC_RG_LDO_VUFS18_RC12_OP_EN_SHIFT               4
#define PMIC_RG_LDO_VUFS18_RC13_OP_EN_ADDR                \
	MT6363_LDO_VUFS18_OP_EN1
#define PMIC_RG_LDO_VUFS18_RC13_OP_EN_MASK                0x1
#define PMIC_RG_LDO_VUFS18_RC13_OP_EN_SHIFT               5
#define PMIC_RG_LDO_VUFS18_HW0_OP_EN_ADDR                 \
	MT6363_LDO_VUFS18_OP_EN2
#define PMIC_RG_LDO_VUFS18_HW0_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VUFS18_HW0_OP_EN_SHIFT                0
#define PMIC_RG_LDO_VUFS18_HW1_OP_EN_ADDR                 \
	MT6363_LDO_VUFS18_OP_EN2
#define PMIC_RG_LDO_VUFS18_HW1_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VUFS18_HW1_OP_EN_SHIFT                1
#define PMIC_RG_LDO_VUFS18_HW2_OP_EN_ADDR                 \
	MT6363_LDO_VUFS18_OP_EN2
#define PMIC_RG_LDO_VUFS18_HW2_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VUFS18_HW2_OP_EN_SHIFT                2
#define PMIC_RG_LDO_VUFS18_HW3_OP_EN_ADDR                 \
	MT6363_LDO_VUFS18_OP_EN2
#define PMIC_RG_LDO_VUFS18_HW3_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VUFS18_HW3_OP_EN_SHIFT                3
#define PMIC_RG_LDO_VUFS18_HW4_OP_EN_ADDR                 \
	MT6363_LDO_VUFS18_OP_EN2
#define PMIC_RG_LDO_VUFS18_HW4_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VUFS18_HW4_OP_EN_SHIFT                4
#define PMIC_RG_LDO_VUFS18_HW5_OP_EN_ADDR                 \
	MT6363_LDO_VUFS18_OP_EN2
#define PMIC_RG_LDO_VUFS18_HW5_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VUFS18_HW5_OP_EN_SHIFT                5
#define PMIC_RG_LDO_VUFS18_HW6_OP_EN_ADDR                 \
	MT6363_LDO_VUFS18_OP_EN2
#define PMIC_RG_LDO_VUFS18_HW6_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VUFS18_HW6_OP_EN_SHIFT                6
#define PMIC_RG_LDO_VUFS18_SW_OP_EN_ADDR                  \
	MT6363_LDO_VUFS18_OP_EN2
#define PMIC_RG_LDO_VUFS18_SW_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VUFS18_SW_OP_EN_SHIFT                 7
#define PMIC_RG_LDO_VUFS18_RC0_OP_CFG_ADDR                \
	MT6363_LDO_VUFS18_OP_CFG0
#define PMIC_RG_LDO_VUFS18_RC0_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VUFS18_RC0_OP_CFG_SHIFT               0
#define PMIC_RG_LDO_VUFS18_RC1_OP_CFG_ADDR                \
	MT6363_LDO_VUFS18_OP_CFG0
#define PMIC_RG_LDO_VUFS18_RC1_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VUFS18_RC1_OP_CFG_SHIFT               1
#define PMIC_RG_LDO_VUFS18_RC2_OP_CFG_ADDR                \
	MT6363_LDO_VUFS18_OP_CFG0
#define PMIC_RG_LDO_VUFS18_RC2_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VUFS18_RC2_OP_CFG_SHIFT               2
#define PMIC_RG_LDO_VUFS18_RC3_OP_CFG_ADDR                \
	MT6363_LDO_VUFS18_OP_CFG0
#define PMIC_RG_LDO_VUFS18_RC3_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VUFS18_RC3_OP_CFG_SHIFT               3
#define PMIC_RG_LDO_VUFS18_RC4_OP_CFG_ADDR                \
	MT6363_LDO_VUFS18_OP_CFG0
#define PMIC_RG_LDO_VUFS18_RC4_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VUFS18_RC4_OP_CFG_SHIFT               4
#define PMIC_RG_LDO_VUFS18_RC5_OP_CFG_ADDR                \
	MT6363_LDO_VUFS18_OP_CFG0
#define PMIC_RG_LDO_VUFS18_RC5_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VUFS18_RC5_OP_CFG_SHIFT               5
#define PMIC_RG_LDO_VUFS18_RC6_OP_CFG_ADDR                \
	MT6363_LDO_VUFS18_OP_CFG0
#define PMIC_RG_LDO_VUFS18_RC6_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VUFS18_RC6_OP_CFG_SHIFT               6
#define PMIC_RG_LDO_VUFS18_RC7_OP_CFG_ADDR                \
	MT6363_LDO_VUFS18_OP_CFG0
#define PMIC_RG_LDO_VUFS18_RC7_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VUFS18_RC7_OP_CFG_SHIFT               7
#define PMIC_RG_LDO_VUFS18_RC8_OP_CFG_ADDR                \
	MT6363_LDO_VUFS18_OP_CFG1
#define PMIC_RG_LDO_VUFS18_RC8_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VUFS18_RC8_OP_CFG_SHIFT               0
#define PMIC_RG_LDO_VUFS18_RC9_OP_CFG_ADDR                \
	MT6363_LDO_VUFS18_OP_CFG1
#define PMIC_RG_LDO_VUFS18_RC9_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VUFS18_RC9_OP_CFG_SHIFT               1
#define PMIC_RG_LDO_VUFS18_RC10_OP_CFG_ADDR               \
	MT6363_LDO_VUFS18_OP_CFG1
#define PMIC_RG_LDO_VUFS18_RC10_OP_CFG_MASK               0x1
#define PMIC_RG_LDO_VUFS18_RC10_OP_CFG_SHIFT              2
#define PMIC_RG_LDO_VUFS18_RC11_OP_CFG_ADDR               \
	MT6363_LDO_VUFS18_OP_CFG1
#define PMIC_RG_LDO_VUFS18_RC11_OP_CFG_MASK               0x1
#define PMIC_RG_LDO_VUFS18_RC11_OP_CFG_SHIFT              3
#define PMIC_RG_LDO_VUFS18_RC12_OP_CFG_ADDR               \
	MT6363_LDO_VUFS18_OP_CFG1
#define PMIC_RG_LDO_VUFS18_RC12_OP_CFG_MASK               0x1
#define PMIC_RG_LDO_VUFS18_RC12_OP_CFG_SHIFT              4
#define PMIC_RG_LDO_VUFS18_RC13_OP_CFG_ADDR               \
	MT6363_LDO_VUFS18_OP_CFG1
#define PMIC_RG_LDO_VUFS18_RC13_OP_CFG_MASK               0x1
#define PMIC_RG_LDO_VUFS18_RC13_OP_CFG_SHIFT              5
#define PMIC_RG_LDO_VUFS18_HW0_OP_CFG_ADDR                \
	MT6363_LDO_VUFS18_OP_CFG2
#define PMIC_RG_LDO_VUFS18_HW0_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VUFS18_HW0_OP_CFG_SHIFT               0
#define PMIC_RG_LDO_VUFS18_HW1_OP_CFG_ADDR                \
	MT6363_LDO_VUFS18_OP_CFG2
#define PMIC_RG_LDO_VUFS18_HW1_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VUFS18_HW1_OP_CFG_SHIFT               1
#define PMIC_RG_LDO_VUFS18_HW2_OP_CFG_ADDR                \
	MT6363_LDO_VUFS18_OP_CFG2
#define PMIC_RG_LDO_VUFS18_HW2_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VUFS18_HW2_OP_CFG_SHIFT               2
#define PMIC_RG_LDO_VUFS18_HW3_OP_CFG_ADDR                \
	MT6363_LDO_VUFS18_OP_CFG2
#define PMIC_RG_LDO_VUFS18_HW3_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VUFS18_HW3_OP_CFG_SHIFT               3
#define PMIC_RG_LDO_VUFS18_HW4_OP_CFG_ADDR                \
	MT6363_LDO_VUFS18_OP_CFG2
#define PMIC_RG_LDO_VUFS18_HW4_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VUFS18_HW4_OP_CFG_SHIFT               4
#define PMIC_RG_LDO_VUFS18_HW5_OP_CFG_ADDR                \
	MT6363_LDO_VUFS18_OP_CFG2
#define PMIC_RG_LDO_VUFS18_HW5_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VUFS18_HW5_OP_CFG_SHIFT               5
#define PMIC_RG_LDO_VUFS18_HW6_OP_CFG_ADDR                \
	MT6363_LDO_VUFS18_OP_CFG2
#define PMIC_RG_LDO_VUFS18_HW6_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VUFS18_HW6_OP_CFG_SHIFT               6
#define PMIC_RG_LDO_VUFS18_SW_OP_CFG_ADDR                 \
	MT6363_LDO_VUFS18_OP_CFG2
#define PMIC_RG_LDO_VUFS18_SW_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VUFS18_SW_OP_CFG_SHIFT                7
#define PMIC_RG_LDO_VUFS18_RC0_OP_MODE_ADDR               \
	MT6363_LDO_VUFS18_OP_MODE0
#define PMIC_RG_LDO_VUFS18_RC0_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VUFS18_RC0_OP_MODE_SHIFT              0
#define PMIC_RG_LDO_VUFS18_RC1_OP_MODE_ADDR               \
	MT6363_LDO_VUFS18_OP_MODE0
#define PMIC_RG_LDO_VUFS18_RC1_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VUFS18_RC1_OP_MODE_SHIFT              1
#define PMIC_RG_LDO_VUFS18_RC2_OP_MODE_ADDR               \
	MT6363_LDO_VUFS18_OP_MODE0
#define PMIC_RG_LDO_VUFS18_RC2_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VUFS18_RC2_OP_MODE_SHIFT              2
#define PMIC_RG_LDO_VUFS18_RC3_OP_MODE_ADDR               \
	MT6363_LDO_VUFS18_OP_MODE0
#define PMIC_RG_LDO_VUFS18_RC3_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VUFS18_RC3_OP_MODE_SHIFT              3
#define PMIC_RG_LDO_VUFS18_RC4_OP_MODE_ADDR               \
	MT6363_LDO_VUFS18_OP_MODE0
#define PMIC_RG_LDO_VUFS18_RC4_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VUFS18_RC4_OP_MODE_SHIFT              4
#define PMIC_RG_LDO_VUFS18_RC5_OP_MODE_ADDR               \
	MT6363_LDO_VUFS18_OP_MODE0
#define PMIC_RG_LDO_VUFS18_RC5_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VUFS18_RC5_OP_MODE_SHIFT              5
#define PMIC_RG_LDO_VUFS18_RC6_OP_MODE_ADDR               \
	MT6363_LDO_VUFS18_OP_MODE0
#define PMIC_RG_LDO_VUFS18_RC6_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VUFS18_RC6_OP_MODE_SHIFT              6
#define PMIC_RG_LDO_VUFS18_RC7_OP_MODE_ADDR               \
	MT6363_LDO_VUFS18_OP_MODE0
#define PMIC_RG_LDO_VUFS18_RC7_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VUFS18_RC7_OP_MODE_SHIFT              7
#define PMIC_RG_LDO_VUFS18_RC8_OP_MODE_ADDR               \
	MT6363_LDO_VUFS18_OP_MODE1
#define PMIC_RG_LDO_VUFS18_RC8_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VUFS18_RC8_OP_MODE_SHIFT              0
#define PMIC_RG_LDO_VUFS18_RC9_OP_MODE_ADDR               \
	MT6363_LDO_VUFS18_OP_MODE1
#define PMIC_RG_LDO_VUFS18_RC9_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VUFS18_RC9_OP_MODE_SHIFT              1
#define PMIC_RG_LDO_VUFS18_RC10_OP_MODE_ADDR              \
	MT6363_LDO_VUFS18_OP_MODE1
#define PMIC_RG_LDO_VUFS18_RC10_OP_MODE_MASK              0x1
#define PMIC_RG_LDO_VUFS18_RC10_OP_MODE_SHIFT             2
#define PMIC_RG_LDO_VUFS18_RC11_OP_MODE_ADDR              \
	MT6363_LDO_VUFS18_OP_MODE1
#define PMIC_RG_LDO_VUFS18_RC11_OP_MODE_MASK              0x1
#define PMIC_RG_LDO_VUFS18_RC11_OP_MODE_SHIFT             3
#define PMIC_RG_LDO_VUFS18_RC12_OP_MODE_ADDR              \
	MT6363_LDO_VUFS18_OP_MODE1
#define PMIC_RG_LDO_VUFS18_RC12_OP_MODE_MASK              0x1
#define PMIC_RG_LDO_VUFS18_RC12_OP_MODE_SHIFT             4
#define PMIC_RG_LDO_VUFS18_RC13_OP_MODE_ADDR              \
	MT6363_LDO_VUFS18_OP_MODE1
#define PMIC_RG_LDO_VUFS18_RC13_OP_MODE_MASK              0x1
#define PMIC_RG_LDO_VUFS18_RC13_OP_MODE_SHIFT             5
#define PMIC_RG_LDO_VUFS18_HW0_OP_MODE_ADDR               \
	MT6363_LDO_VUFS18_OP_MODE2
#define PMIC_RG_LDO_VUFS18_HW0_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VUFS18_HW0_OP_MODE_SHIFT              0
#define PMIC_RG_LDO_VUFS18_HW1_OP_MODE_ADDR               \
	MT6363_LDO_VUFS18_OP_MODE2
#define PMIC_RG_LDO_VUFS18_HW1_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VUFS18_HW1_OP_MODE_SHIFT              1
#define PMIC_RG_LDO_VUFS18_HW2_OP_MODE_ADDR               \
	MT6363_LDO_VUFS18_OP_MODE2
#define PMIC_RG_LDO_VUFS18_HW2_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VUFS18_HW2_OP_MODE_SHIFT              2
#define PMIC_RG_LDO_VUFS18_HW3_OP_MODE_ADDR               \
	MT6363_LDO_VUFS18_OP_MODE2
#define PMIC_RG_LDO_VUFS18_HW3_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VUFS18_HW3_OP_MODE_SHIFT              3
#define PMIC_RG_LDO_VUFS18_HW4_OP_MODE_ADDR               \
	MT6363_LDO_VUFS18_OP_MODE2
#define PMIC_RG_LDO_VUFS18_HW4_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VUFS18_HW4_OP_MODE_SHIFT              4
#define PMIC_RG_LDO_VUFS18_HW5_OP_MODE_ADDR               \
	MT6363_LDO_VUFS18_OP_MODE2
#define PMIC_RG_LDO_VUFS18_HW5_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VUFS18_HW5_OP_MODE_SHIFT              5
#define PMIC_RG_LDO_VUFS18_HW6_OP_MODE_ADDR               \
	MT6363_LDO_VUFS18_OP_MODE2
#define PMIC_RG_LDO_VUFS18_HW6_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VUFS18_HW6_OP_MODE_SHIFT              6
#define PMIC_RG_LDO_VIO18_EN_ADDR                         \
	MT6363_LDO_VIO18_CON0
#define PMIC_RG_LDO_VIO18_EN_MASK                         0x1
#define PMIC_RG_LDO_VIO18_EN_SHIFT                        0
#define PMIC_RG_LDO_VIO18_LP_ADDR                         \
	MT6363_LDO_VIO18_CON0
#define PMIC_RG_LDO_VIO18_LP_MASK                         0x1
#define PMIC_RG_LDO_VIO18_LP_SHIFT                        1
#define PMIC_RG_LDO_VIO18_STBTD_ADDR                      \
	MT6363_LDO_VIO18_CON1
#define PMIC_RG_LDO_VIO18_STBTD_MASK                      0x3
#define PMIC_RG_LDO_VIO18_STBTD_SHIFT                     0
#define PMIC_RG_LDO_VIO18_ULP_ADDR                        \
	MT6363_LDO_VIO18_CON1
#define PMIC_RG_LDO_VIO18_ULP_MASK                        0x1
#define PMIC_RG_LDO_VIO18_ULP_SHIFT                       2
#define PMIC_RG_LDO_VIO18_ONLV_EN_ADDR                    \
	MT6363_LDO_VIO18_CON1
#define PMIC_RG_LDO_VIO18_ONLV_EN_MASK                    0x1
#define PMIC_RG_LDO_VIO18_ONLV_EN_SHIFT                   3
#define PMIC_RG_LDO_VIO18_OCFB_EN_ADDR                    \
	MT6363_LDO_VIO18_CON1
#define PMIC_RG_LDO_VIO18_OCFB_EN_MASK                    0x1
#define PMIC_RG_LDO_VIO18_OCFB_EN_SHIFT                   4
#define PMIC_RG_LDO_VIO18_OC_MODE_ADDR                    \
	MT6363_LDO_VIO18_CON1
#define PMIC_RG_LDO_VIO18_OC_MODE_MASK                    0x1
#define PMIC_RG_LDO_VIO18_OC_MODE_SHIFT                   5
#define PMIC_RG_LDO_VIO18_OC_TSEL_ADDR                    \
	MT6363_LDO_VIO18_CON1
#define PMIC_RG_LDO_VIO18_OC_TSEL_MASK                    0x1
#define PMIC_RG_LDO_VIO18_OC_TSEL_SHIFT                   6
#define PMIC_RG_LDO_VIO18_DUMMY_LOAD_ADDR                 \
	MT6363_LDO_VIO18_CON2
#define PMIC_RG_LDO_VIO18_DUMMY_LOAD_MASK                 0x3
#define PMIC_RG_LDO_VIO18_DUMMY_LOAD_SHIFT                0
#define PMIC_RG_LDO_VIO18_STB_26M_CKEN_EN_ADDR            \
	MT6363_LDO_VIO18_CON2
#define PMIC_RG_LDO_VIO18_STB_26M_CKEN_EN_MASK            0x1
#define PMIC_RG_LDO_VIO18_STB_26M_CKEN_EN_SHIFT           6
#define PMIC_RG_LDO_VIO18_CK_SW_MODE_ADDR                 \
	MT6363_LDO_VIO18_CON2
#define PMIC_RG_LDO_VIO18_CK_SW_MODE_MASK                 0x1
#define PMIC_RG_LDO_VIO18_CK_SW_MODE_SHIFT                7
#define PMIC_RG_LDO_VIO18_B_STB_FORCE_ADDR                \
	MT6363_LDO_VIO18_TEST_CON0
#define PMIC_RG_LDO_VIO18_B_STB_FORCE_MASK                0x1
#define PMIC_RG_LDO_VIO18_B_STB_FORCE_SHIFT               4
#define PMIC_RG_LDO_VIO18_L_STB_FORCE_ADDR                \
	MT6363_LDO_VIO18_TEST_CON0
#define PMIC_RG_LDO_VIO18_L_STB_FORCE_MASK                0x1
#define PMIC_RG_LDO_VIO18_L_STB_FORCE_SHIFT               5
#define PMIC_DA_VIO18_B_EN_ADDR                           \
	MT6363_LDO_VIO18_MON
#define PMIC_DA_VIO18_B_EN_MASK                           0x1
#define PMIC_DA_VIO18_B_EN_SHIFT                          0
#define PMIC_DA_VIO18_B_STB_ADDR                          \
	MT6363_LDO_VIO18_MON
#define PMIC_DA_VIO18_B_STB_MASK                          0x1
#define PMIC_DA_VIO18_B_STB_SHIFT                         1
#define PMIC_DA_VIO18_B_LP_ADDR                           \
	MT6363_LDO_VIO18_MON
#define PMIC_DA_VIO18_B_LP_MASK                           0x1
#define PMIC_DA_VIO18_B_LP_SHIFT                          2
#define PMIC_DA_VIO18_L_EN_ADDR                           \
	MT6363_LDO_VIO18_MON
#define PMIC_DA_VIO18_L_EN_MASK                           0x1
#define PMIC_DA_VIO18_L_EN_SHIFT                          3
#define PMIC_DA_VIO18_L_STB_ADDR                          \
	MT6363_LDO_VIO18_MON
#define PMIC_DA_VIO18_L_STB_MASK                          0x1
#define PMIC_DA_VIO18_L_STB_SHIFT                         4
#define PMIC_DA_VIO18_OCFB_EN_ADDR                        \
	MT6363_LDO_VIO18_MON
#define PMIC_DA_VIO18_OCFB_EN_MASK                        0x1
#define PMIC_DA_VIO18_OCFB_EN_SHIFT                       5
#define PMIC_DA_VIO18_DUMMY_LOAD_ADDR                     \
	MT6363_LDO_VIO18_MON
#define PMIC_DA_VIO18_DUMMY_LOAD_MASK                     0x3
#define PMIC_DA_VIO18_DUMMY_LOAD_SHIFT                    6
#define PMIC_RG_LDO_VIO18_RC0_OP_EN_ADDR                  \
	MT6363_LDO_VIO18_OP_EN0
#define PMIC_RG_LDO_VIO18_RC0_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VIO18_RC0_OP_EN_SHIFT                 0
#define PMIC_RG_LDO_VIO18_RC1_OP_EN_ADDR                  \
	MT6363_LDO_VIO18_OP_EN0
#define PMIC_RG_LDO_VIO18_RC1_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VIO18_RC1_OP_EN_SHIFT                 1
#define PMIC_RG_LDO_VIO18_RC2_OP_EN_ADDR                  \
	MT6363_LDO_VIO18_OP_EN0
#define PMIC_RG_LDO_VIO18_RC2_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VIO18_RC2_OP_EN_SHIFT                 2
#define PMIC_RG_LDO_VIO18_RC3_OP_EN_ADDR                  \
	MT6363_LDO_VIO18_OP_EN0
#define PMIC_RG_LDO_VIO18_RC3_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VIO18_RC3_OP_EN_SHIFT                 3
#define PMIC_RG_LDO_VIO18_RC4_OP_EN_ADDR                  \
	MT6363_LDO_VIO18_OP_EN0
#define PMIC_RG_LDO_VIO18_RC4_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VIO18_RC4_OP_EN_SHIFT                 4
#define PMIC_RG_LDO_VIO18_RC5_OP_EN_ADDR                  \
	MT6363_LDO_VIO18_OP_EN0
#define PMIC_RG_LDO_VIO18_RC5_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VIO18_RC5_OP_EN_SHIFT                 5
#define PMIC_RG_LDO_VIO18_RC6_OP_EN_ADDR                  \
	MT6363_LDO_VIO18_OP_EN0
#define PMIC_RG_LDO_VIO18_RC6_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VIO18_RC6_OP_EN_SHIFT                 6
#define PMIC_RG_LDO_VIO18_RC7_OP_EN_ADDR                  \
	MT6363_LDO_VIO18_OP_EN0
#define PMIC_RG_LDO_VIO18_RC7_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VIO18_RC7_OP_EN_SHIFT                 7
#define PMIC_RG_LDO_VIO18_RC8_OP_EN_ADDR                  \
	MT6363_LDO_VIO18_OP_EN1
#define PMIC_RG_LDO_VIO18_RC8_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VIO18_RC8_OP_EN_SHIFT                 0
#define PMIC_RG_LDO_VIO18_RC9_OP_EN_ADDR                  \
	MT6363_LDO_VIO18_OP_EN1
#define PMIC_RG_LDO_VIO18_RC9_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VIO18_RC9_OP_EN_SHIFT                 1
#define PMIC_RG_LDO_VIO18_RC10_OP_EN_ADDR                 \
	MT6363_LDO_VIO18_OP_EN1
#define PMIC_RG_LDO_VIO18_RC10_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VIO18_RC10_OP_EN_SHIFT                2
#define PMIC_RG_LDO_VIO18_RC11_OP_EN_ADDR                 \
	MT6363_LDO_VIO18_OP_EN1
#define PMIC_RG_LDO_VIO18_RC11_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VIO18_RC11_OP_EN_SHIFT                3
#define PMIC_RG_LDO_VIO18_RC12_OP_EN_ADDR                 \
	MT6363_LDO_VIO18_OP_EN1
#define PMIC_RG_LDO_VIO18_RC12_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VIO18_RC12_OP_EN_SHIFT                4
#define PMIC_RG_LDO_VIO18_RC13_OP_EN_ADDR                 \
	MT6363_LDO_VIO18_OP_EN1
#define PMIC_RG_LDO_VIO18_RC13_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VIO18_RC13_OP_EN_SHIFT                5
#define PMIC_RG_LDO_VIO18_HW0_OP_EN_ADDR                  \
	MT6363_LDO_VIO18_OP_EN2
#define PMIC_RG_LDO_VIO18_HW0_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VIO18_HW0_OP_EN_SHIFT                 0
#define PMIC_RG_LDO_VIO18_HW1_OP_EN_ADDR                  \
	MT6363_LDO_VIO18_OP_EN2
#define PMIC_RG_LDO_VIO18_HW1_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VIO18_HW1_OP_EN_SHIFT                 1
#define PMIC_RG_LDO_VIO18_HW2_OP_EN_ADDR                  \
	MT6363_LDO_VIO18_OP_EN2
#define PMIC_RG_LDO_VIO18_HW2_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VIO18_HW2_OP_EN_SHIFT                 2
#define PMIC_RG_LDO_VIO18_HW3_OP_EN_ADDR                  \
	MT6363_LDO_VIO18_OP_EN2
#define PMIC_RG_LDO_VIO18_HW3_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VIO18_HW3_OP_EN_SHIFT                 3
#define PMIC_RG_LDO_VIO18_HW4_OP_EN_ADDR                  \
	MT6363_LDO_VIO18_OP_EN2
#define PMIC_RG_LDO_VIO18_HW4_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VIO18_HW4_OP_EN_SHIFT                 4
#define PMIC_RG_LDO_VIO18_HW5_OP_EN_ADDR                  \
	MT6363_LDO_VIO18_OP_EN2
#define PMIC_RG_LDO_VIO18_HW5_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VIO18_HW5_OP_EN_SHIFT                 5
#define PMIC_RG_LDO_VIO18_HW6_OP_EN_ADDR                  \
	MT6363_LDO_VIO18_OP_EN2
#define PMIC_RG_LDO_VIO18_HW6_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VIO18_HW6_OP_EN_SHIFT                 6
#define PMIC_RG_LDO_VIO18_SW_OP_EN_ADDR                   \
	MT6363_LDO_VIO18_OP_EN2
#define PMIC_RG_LDO_VIO18_SW_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VIO18_SW_OP_EN_SHIFT                  7
#define PMIC_RG_LDO_VIO18_RC0_OP_CFG_ADDR                 \
	MT6363_LDO_VIO18_OP_CFG0
#define PMIC_RG_LDO_VIO18_RC0_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VIO18_RC0_OP_CFG_SHIFT                0
#define PMIC_RG_LDO_VIO18_RC1_OP_CFG_ADDR                 \
	MT6363_LDO_VIO18_OP_CFG0
#define PMIC_RG_LDO_VIO18_RC1_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VIO18_RC1_OP_CFG_SHIFT                1
#define PMIC_RG_LDO_VIO18_RC2_OP_CFG_ADDR                 \
	MT6363_LDO_VIO18_OP_CFG0
#define PMIC_RG_LDO_VIO18_RC2_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VIO18_RC2_OP_CFG_SHIFT                2
#define PMIC_RG_LDO_VIO18_RC3_OP_CFG_ADDR                 \
	MT6363_LDO_VIO18_OP_CFG0
#define PMIC_RG_LDO_VIO18_RC3_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VIO18_RC3_OP_CFG_SHIFT                3
#define PMIC_RG_LDO_VIO18_RC4_OP_CFG_ADDR                 \
	MT6363_LDO_VIO18_OP_CFG0
#define PMIC_RG_LDO_VIO18_RC4_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VIO18_RC4_OP_CFG_SHIFT                4
#define PMIC_RG_LDO_VIO18_RC5_OP_CFG_ADDR                 \
	MT6363_LDO_VIO18_OP_CFG0
#define PMIC_RG_LDO_VIO18_RC5_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VIO18_RC5_OP_CFG_SHIFT                5
#define PMIC_RG_LDO_VIO18_RC6_OP_CFG_ADDR                 \
	MT6363_LDO_VIO18_OP_CFG0
#define PMIC_RG_LDO_VIO18_RC6_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VIO18_RC6_OP_CFG_SHIFT                6
#define PMIC_RG_LDO_VIO18_RC7_OP_CFG_ADDR                 \
	MT6363_LDO_VIO18_OP_CFG0
#define PMIC_RG_LDO_VIO18_RC7_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VIO18_RC7_OP_CFG_SHIFT                7
#define PMIC_RG_LDO_VIO18_RC8_OP_CFG_ADDR                 \
	MT6363_LDO_VIO18_OP_CFG1
#define PMIC_RG_LDO_VIO18_RC8_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VIO18_RC8_OP_CFG_SHIFT                0
#define PMIC_RG_LDO_VIO18_RC9_OP_CFG_ADDR                 \
	MT6363_LDO_VIO18_OP_CFG1
#define PMIC_RG_LDO_VIO18_RC9_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VIO18_RC9_OP_CFG_SHIFT                1
#define PMIC_RG_LDO_VIO18_RC10_OP_CFG_ADDR                \
	MT6363_LDO_VIO18_OP_CFG1
#define PMIC_RG_LDO_VIO18_RC10_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VIO18_RC10_OP_CFG_SHIFT               2
#define PMIC_RG_LDO_VIO18_RC11_OP_CFG_ADDR                \
	MT6363_LDO_VIO18_OP_CFG1
#define PMIC_RG_LDO_VIO18_RC11_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VIO18_RC11_OP_CFG_SHIFT               3
#define PMIC_RG_LDO_VIO18_RC12_OP_CFG_ADDR                \
	MT6363_LDO_VIO18_OP_CFG1
#define PMIC_RG_LDO_VIO18_RC12_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VIO18_RC12_OP_CFG_SHIFT               4
#define PMIC_RG_LDO_VIO18_RC13_OP_CFG_ADDR                \
	MT6363_LDO_VIO18_OP_CFG1
#define PMIC_RG_LDO_VIO18_RC13_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VIO18_RC13_OP_CFG_SHIFT               5
#define PMIC_RG_LDO_VIO18_HW0_OP_CFG_ADDR                 \
	MT6363_LDO_VIO18_OP_CFG2
#define PMIC_RG_LDO_VIO18_HW0_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VIO18_HW0_OP_CFG_SHIFT                0
#define PMIC_RG_LDO_VIO18_HW1_OP_CFG_ADDR                 \
	MT6363_LDO_VIO18_OP_CFG2
#define PMIC_RG_LDO_VIO18_HW1_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VIO18_HW1_OP_CFG_SHIFT                1
#define PMIC_RG_LDO_VIO18_HW2_OP_CFG_ADDR                 \
	MT6363_LDO_VIO18_OP_CFG2
#define PMIC_RG_LDO_VIO18_HW2_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VIO18_HW2_OP_CFG_SHIFT                2
#define PMIC_RG_LDO_VIO18_HW3_OP_CFG_ADDR                 \
	MT6363_LDO_VIO18_OP_CFG2
#define PMIC_RG_LDO_VIO18_HW3_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VIO18_HW3_OP_CFG_SHIFT                3
#define PMIC_RG_LDO_VIO18_HW4_OP_CFG_ADDR                 \
	MT6363_LDO_VIO18_OP_CFG2
#define PMIC_RG_LDO_VIO18_HW4_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VIO18_HW4_OP_CFG_SHIFT                4
#define PMIC_RG_LDO_VIO18_HW5_OP_CFG_ADDR                 \
	MT6363_LDO_VIO18_OP_CFG2
#define PMIC_RG_LDO_VIO18_HW5_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VIO18_HW5_OP_CFG_SHIFT                5
#define PMIC_RG_LDO_VIO18_HW6_OP_CFG_ADDR                 \
	MT6363_LDO_VIO18_OP_CFG2
#define PMIC_RG_LDO_VIO18_HW6_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VIO18_HW6_OP_CFG_SHIFT                6
#define PMIC_RG_LDO_VIO18_SW_OP_CFG_ADDR                  \
	MT6363_LDO_VIO18_OP_CFG2
#define PMIC_RG_LDO_VIO18_SW_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VIO18_SW_OP_CFG_SHIFT                 7
#define PMIC_RG_LDO_VIO18_RC0_OP_MODE_ADDR                \
	MT6363_LDO_VIO18_OP_MODE0
#define PMIC_RG_LDO_VIO18_RC0_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VIO18_RC0_OP_MODE_SHIFT               0
#define PMIC_RG_LDO_VIO18_RC1_OP_MODE_ADDR                \
	MT6363_LDO_VIO18_OP_MODE0
#define PMIC_RG_LDO_VIO18_RC1_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VIO18_RC1_OP_MODE_SHIFT               1
#define PMIC_RG_LDO_VIO18_RC2_OP_MODE_ADDR                \
	MT6363_LDO_VIO18_OP_MODE0
#define PMIC_RG_LDO_VIO18_RC2_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VIO18_RC2_OP_MODE_SHIFT               2
#define PMIC_RG_LDO_VIO18_RC3_OP_MODE_ADDR                \
	MT6363_LDO_VIO18_OP_MODE0
#define PMIC_RG_LDO_VIO18_RC3_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VIO18_RC3_OP_MODE_SHIFT               3
#define PMIC_RG_LDO_VIO18_RC4_OP_MODE_ADDR                \
	MT6363_LDO_VIO18_OP_MODE0
#define PMIC_RG_LDO_VIO18_RC4_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VIO18_RC4_OP_MODE_SHIFT               4
#define PMIC_RG_LDO_VIO18_RC5_OP_MODE_ADDR                \
	MT6363_LDO_VIO18_OP_MODE0
#define PMIC_RG_LDO_VIO18_RC5_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VIO18_RC5_OP_MODE_SHIFT               5
#define PMIC_RG_LDO_VIO18_RC6_OP_MODE_ADDR                \
	MT6363_LDO_VIO18_OP_MODE0
#define PMIC_RG_LDO_VIO18_RC6_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VIO18_RC6_OP_MODE_SHIFT               6
#define PMIC_RG_LDO_VIO18_RC7_OP_MODE_ADDR                \
	MT6363_LDO_VIO18_OP_MODE0
#define PMIC_RG_LDO_VIO18_RC7_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VIO18_RC7_OP_MODE_SHIFT               7
#define PMIC_RG_LDO_VIO18_RC8_OP_MODE_ADDR                \
	MT6363_LDO_VIO18_OP_MODE1
#define PMIC_RG_LDO_VIO18_RC8_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VIO18_RC8_OP_MODE_SHIFT               0
#define PMIC_RG_LDO_VIO18_RC9_OP_MODE_ADDR                \
	MT6363_LDO_VIO18_OP_MODE1
#define PMIC_RG_LDO_VIO18_RC9_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VIO18_RC9_OP_MODE_SHIFT               1
#define PMIC_RG_LDO_VIO18_RC10_OP_MODE_ADDR               \
	MT6363_LDO_VIO18_OP_MODE1
#define PMIC_RG_LDO_VIO18_RC10_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VIO18_RC10_OP_MODE_SHIFT              2
#define PMIC_RG_LDO_VIO18_RC11_OP_MODE_ADDR               \
	MT6363_LDO_VIO18_OP_MODE1
#define PMIC_RG_LDO_VIO18_RC11_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VIO18_RC11_OP_MODE_SHIFT              3
#define PMIC_RG_LDO_VIO18_RC12_OP_MODE_ADDR               \
	MT6363_LDO_VIO18_OP_MODE1
#define PMIC_RG_LDO_VIO18_RC12_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VIO18_RC12_OP_MODE_SHIFT              4
#define PMIC_RG_LDO_VIO18_RC13_OP_MODE_ADDR               \
	MT6363_LDO_VIO18_OP_MODE1
#define PMIC_RG_LDO_VIO18_RC13_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VIO18_RC13_OP_MODE_SHIFT              5
#define PMIC_RG_LDO_VIO18_HW0_OP_MODE_ADDR                \
	MT6363_LDO_VIO18_OP_MODE2
#define PMIC_RG_LDO_VIO18_HW0_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VIO18_HW0_OP_MODE_SHIFT               0
#define PMIC_RG_LDO_VIO18_HW1_OP_MODE_ADDR                \
	MT6363_LDO_VIO18_OP_MODE2
#define PMIC_RG_LDO_VIO18_HW1_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VIO18_HW1_OP_MODE_SHIFT               1
#define PMIC_RG_LDO_VIO18_HW2_OP_MODE_ADDR                \
	MT6363_LDO_VIO18_OP_MODE2
#define PMIC_RG_LDO_VIO18_HW2_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VIO18_HW2_OP_MODE_SHIFT               2
#define PMIC_RG_LDO_VIO18_HW3_OP_MODE_ADDR                \
	MT6363_LDO_VIO18_OP_MODE2
#define PMIC_RG_LDO_VIO18_HW3_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VIO18_HW3_OP_MODE_SHIFT               3
#define PMIC_RG_LDO_VIO18_HW4_OP_MODE_ADDR                \
	MT6363_LDO_VIO18_OP_MODE2
#define PMIC_RG_LDO_VIO18_HW4_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VIO18_HW4_OP_MODE_SHIFT               4
#define PMIC_RG_LDO_VIO18_HW5_OP_MODE_ADDR                \
	MT6363_LDO_VIO18_OP_MODE2
#define PMIC_RG_LDO_VIO18_HW5_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VIO18_HW5_OP_MODE_SHIFT               5
#define PMIC_RG_LDO_VIO18_HW6_OP_MODE_ADDR                \
	MT6363_LDO_VIO18_OP_MODE2
#define PMIC_RG_LDO_VIO18_HW6_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VIO18_HW6_OP_MODE_SHIFT               6
#define PMIC_LDO_GNR2_ANA_ID_ADDR                         \
	MT6363_LDO_GNR2_ANA_ID
#define PMIC_LDO_GNR2_ANA_ID_MASK                         0xFF
#define PMIC_LDO_GNR2_ANA_ID_SHIFT                        0
#define PMIC_LDO_GNR2_DIG_ID_ADDR                         \
	MT6363_LDO_GNR2_DIG_ID
#define PMIC_LDO_GNR2_DIG_ID_MASK                         0xFF
#define PMIC_LDO_GNR2_DIG_ID_SHIFT                        0
#define PMIC_LDO_GNR2_ANA_MINOR_REV_ADDR                  \
	MT6363_LDO_GNR2_ANA_REV
#define PMIC_LDO_GNR2_ANA_MINOR_REV_MASK                  0xF
#define PMIC_LDO_GNR2_ANA_MINOR_REV_SHIFT                 0
#define PMIC_LDO_GNR2_ANA_MAJOR_REV_ADDR                  \
	MT6363_LDO_GNR2_ANA_REV
#define PMIC_LDO_GNR2_ANA_MAJOR_REV_MASK                  0xF
#define PMIC_LDO_GNR2_ANA_MAJOR_REV_SHIFT                 4
#define PMIC_LDO_GNR2_DIG_MINOR_REV_ADDR                  \
	MT6363_LDO_GNR2_DIG_REV
#define PMIC_LDO_GNR2_DIG_MINOR_REV_MASK                  0xF
#define PMIC_LDO_GNR2_DIG_MINOR_REV_SHIFT                 0
#define PMIC_LDO_GNR2_DIG_MAJOR_REV_ADDR                  \
	MT6363_LDO_GNR2_DIG_REV
#define PMIC_LDO_GNR2_DIG_MAJOR_REV_MASK                  0xF
#define PMIC_LDO_GNR2_DIG_MAJOR_REV_SHIFT                 4
#define PMIC_LDO_GNR2_DSN_CBS_ADDR                        \
	MT6363_LDO_GNR2_DSN_DBI
#define PMIC_LDO_GNR2_DSN_CBS_MASK                        0x3
#define PMIC_LDO_GNR2_DSN_CBS_SHIFT                       0
#define PMIC_LDO_GNR2_DSN_BIX_ADDR                        \
	MT6363_LDO_GNR2_DSN_DBI
#define PMIC_LDO_GNR2_DSN_BIX_MASK                        0x3
#define PMIC_LDO_GNR2_DSN_BIX_SHIFT                       2
#define PMIC_LDO_GNR2_DSN_ESP_ADDR                        \
	MT6363_LDO_GNR2_DSN_ESP
#define PMIC_LDO_GNR2_DSN_ESP_MASK                        0xFF
#define PMIC_LDO_GNR2_DSN_ESP_SHIFT                       0
#define PMIC_LDO_GNR2_DSN_FPI_ADDR                        \
	MT6363_LDO_GNR2_DSN_DXI
#define PMIC_LDO_GNR2_DSN_FPI_MASK                        0xFF
#define PMIC_LDO_GNR2_DSN_FPI_SHIFT                       0
#define PMIC_RG_LDO_VIO075_EN_ADDR                        \
	MT6363_LDO_VIO075_CON0
#define PMIC_RG_LDO_VIO075_EN_MASK                        0x1
#define PMIC_RG_LDO_VIO075_EN_SHIFT                       0
#define PMIC_RG_LDO_VIO075_LP_ADDR                        \
	MT6363_LDO_VIO075_CON0
#define PMIC_RG_LDO_VIO075_LP_MASK                        0x1
#define PMIC_RG_LDO_VIO075_LP_SHIFT                       1
#define PMIC_RG_LDO_VIO075_STBTD_ADDR                     \
	MT6363_LDO_VIO075_CON1
#define PMIC_RG_LDO_VIO075_STBTD_MASK                     0x3
#define PMIC_RG_LDO_VIO075_STBTD_SHIFT                    0
#define PMIC_RG_LDO_VIO075_ULP_ADDR                       \
	MT6363_LDO_VIO075_CON1
#define PMIC_RG_LDO_VIO075_ULP_MASK                       0x1
#define PMIC_RG_LDO_VIO075_ULP_SHIFT                      2
#define PMIC_RG_LDO_VIO075_ONLV_EN_ADDR                   \
	MT6363_LDO_VIO075_CON1
#define PMIC_RG_LDO_VIO075_ONLV_EN_MASK                   0x1
#define PMIC_RG_LDO_VIO075_ONLV_EN_SHIFT                  3
#define PMIC_RG_LDO_VIO075_OCFB_EN_ADDR                   \
	MT6363_LDO_VIO075_CON1
#define PMIC_RG_LDO_VIO075_OCFB_EN_MASK                   0x1
#define PMIC_RG_LDO_VIO075_OCFB_EN_SHIFT                  4
#define PMIC_RG_LDO_VIO075_OC_MODE_ADDR                   \
	MT6363_LDO_VIO075_CON1
#define PMIC_RG_LDO_VIO075_OC_MODE_MASK                   0x1
#define PMIC_RG_LDO_VIO075_OC_MODE_SHIFT                  5
#define PMIC_RG_LDO_VIO075_OC_TSEL_ADDR                   \
	MT6363_LDO_VIO075_CON1
#define PMIC_RG_LDO_VIO075_OC_TSEL_MASK                   0x1
#define PMIC_RG_LDO_VIO075_OC_TSEL_SHIFT                  6
#define PMIC_RG_LDO_VIO075_DUMMY_LOAD_ADDR                \
	MT6363_LDO_VIO075_CON2
#define PMIC_RG_LDO_VIO075_DUMMY_LOAD_MASK                0x3
#define PMIC_RG_LDO_VIO075_DUMMY_LOAD_SHIFT               0
#define PMIC_RG_LDO_VIO075_STB_26M_CKEN_EN_ADDR           \
	MT6363_LDO_VIO075_CON2
#define PMIC_RG_LDO_VIO075_STB_26M_CKEN_EN_MASK           0x1
#define PMIC_RG_LDO_VIO075_STB_26M_CKEN_EN_SHIFT          6
#define PMIC_RG_LDO_VIO075_CK_SW_MODE_ADDR                \
	MT6363_LDO_VIO075_CON2
#define PMIC_RG_LDO_VIO075_CK_SW_MODE_MASK                0x1
#define PMIC_RG_LDO_VIO075_CK_SW_MODE_SHIFT               7
#define PMIC_RG_LDO_VIO075_B_STB_FORCE_ADDR               \
	MT6363_LDO_VIO075_TEST_CON0
#define PMIC_RG_LDO_VIO075_B_STB_FORCE_MASK               0x1
#define PMIC_RG_LDO_VIO075_B_STB_FORCE_SHIFT              4
#define PMIC_RG_LDO_VIO075_L_STB_FORCE_ADDR               \
	MT6363_LDO_VIO075_TEST_CON0
#define PMIC_RG_LDO_VIO075_L_STB_FORCE_MASK               0x1
#define PMIC_RG_LDO_VIO075_L_STB_FORCE_SHIFT              5
#define PMIC_DA_VIO075_B_EN_ADDR                          \
	MT6363_LDO_VIO075_MON
#define PMIC_DA_VIO075_B_EN_MASK                          0x1
#define PMIC_DA_VIO075_B_EN_SHIFT                         0
#define PMIC_DA_VIO075_B_STB_ADDR                         \
	MT6363_LDO_VIO075_MON
#define PMIC_DA_VIO075_B_STB_MASK                         0x1
#define PMIC_DA_VIO075_B_STB_SHIFT                        1
#define PMIC_DA_VIO075_B_LP_ADDR                          \
	MT6363_LDO_VIO075_MON
#define PMIC_DA_VIO075_B_LP_MASK                          0x1
#define PMIC_DA_VIO075_B_LP_SHIFT                         2
#define PMIC_DA_VIO075_L_EN_ADDR                          \
	MT6363_LDO_VIO075_MON
#define PMIC_DA_VIO075_L_EN_MASK                          0x1
#define PMIC_DA_VIO075_L_EN_SHIFT                         3
#define PMIC_DA_VIO075_L_STB_ADDR                         \
	MT6363_LDO_VIO075_MON
#define PMIC_DA_VIO075_L_STB_MASK                         0x1
#define PMIC_DA_VIO075_L_STB_SHIFT                        4
#define PMIC_DA_VIO075_OCFB_EN_ADDR                       \
	MT6363_LDO_VIO075_MON
#define PMIC_DA_VIO075_OCFB_EN_MASK                       0x1
#define PMIC_DA_VIO075_OCFB_EN_SHIFT                      5
#define PMIC_DA_VIO075_DUMMY_LOAD_ADDR                    \
	MT6363_LDO_VIO075_MON
#define PMIC_DA_VIO075_DUMMY_LOAD_MASK                    0x3
#define PMIC_DA_VIO075_DUMMY_LOAD_SHIFT                   6
#define PMIC_RG_LDO_VIO075_RC0_OP_EN_ADDR                 \
	MT6363_LDO_VIO075_OP_EN0
#define PMIC_RG_LDO_VIO075_RC0_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VIO075_RC0_OP_EN_SHIFT                0
#define PMIC_RG_LDO_VIO075_RC1_OP_EN_ADDR                 \
	MT6363_LDO_VIO075_OP_EN0
#define PMIC_RG_LDO_VIO075_RC1_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VIO075_RC1_OP_EN_SHIFT                1
#define PMIC_RG_LDO_VIO075_RC2_OP_EN_ADDR                 \
	MT6363_LDO_VIO075_OP_EN0
#define PMIC_RG_LDO_VIO075_RC2_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VIO075_RC2_OP_EN_SHIFT                2
#define PMIC_RG_LDO_VIO075_RC3_OP_EN_ADDR                 \
	MT6363_LDO_VIO075_OP_EN0
#define PMIC_RG_LDO_VIO075_RC3_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VIO075_RC3_OP_EN_SHIFT                3
#define PMIC_RG_LDO_VIO075_RC4_OP_EN_ADDR                 \
	MT6363_LDO_VIO075_OP_EN0
#define PMIC_RG_LDO_VIO075_RC4_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VIO075_RC4_OP_EN_SHIFT                4
#define PMIC_RG_LDO_VIO075_RC5_OP_EN_ADDR                 \
	MT6363_LDO_VIO075_OP_EN0
#define PMIC_RG_LDO_VIO075_RC5_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VIO075_RC5_OP_EN_SHIFT                5
#define PMIC_RG_LDO_VIO075_RC6_OP_EN_ADDR                 \
	MT6363_LDO_VIO075_OP_EN0
#define PMIC_RG_LDO_VIO075_RC6_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VIO075_RC6_OP_EN_SHIFT                6
#define PMIC_RG_LDO_VIO075_RC7_OP_EN_ADDR                 \
	MT6363_LDO_VIO075_OP_EN0
#define PMIC_RG_LDO_VIO075_RC7_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VIO075_RC7_OP_EN_SHIFT                7
#define PMIC_RG_LDO_VIO075_RC8_OP_EN_ADDR                 \
	MT6363_LDO_VIO075_OP_EN1
#define PMIC_RG_LDO_VIO075_RC8_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VIO075_RC8_OP_EN_SHIFT                0
#define PMIC_RG_LDO_VIO075_RC9_OP_EN_ADDR                 \
	MT6363_LDO_VIO075_OP_EN1
#define PMIC_RG_LDO_VIO075_RC9_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VIO075_RC9_OP_EN_SHIFT                1
#define PMIC_RG_LDO_VIO075_RC10_OP_EN_ADDR                \
	MT6363_LDO_VIO075_OP_EN1
#define PMIC_RG_LDO_VIO075_RC10_OP_EN_MASK                0x1
#define PMIC_RG_LDO_VIO075_RC10_OP_EN_SHIFT               2
#define PMIC_RG_LDO_VIO075_RC11_OP_EN_ADDR                \
	MT6363_LDO_VIO075_OP_EN1
#define PMIC_RG_LDO_VIO075_RC11_OP_EN_MASK                0x1
#define PMIC_RG_LDO_VIO075_RC11_OP_EN_SHIFT               3
#define PMIC_RG_LDO_VIO075_RC12_OP_EN_ADDR                \
	MT6363_LDO_VIO075_OP_EN1
#define PMIC_RG_LDO_VIO075_RC12_OP_EN_MASK                0x1
#define PMIC_RG_LDO_VIO075_RC12_OP_EN_SHIFT               4
#define PMIC_RG_LDO_VIO075_RC13_OP_EN_ADDR                \
	MT6363_LDO_VIO075_OP_EN1
#define PMIC_RG_LDO_VIO075_RC13_OP_EN_MASK                0x1
#define PMIC_RG_LDO_VIO075_RC13_OP_EN_SHIFT               5
#define PMIC_RG_LDO_VIO075_HW0_OP_EN_ADDR                 \
	MT6363_LDO_VIO075_OP_EN2
#define PMIC_RG_LDO_VIO075_HW0_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VIO075_HW0_OP_EN_SHIFT                0
#define PMIC_RG_LDO_VIO075_HW1_OP_EN_ADDR                 \
	MT6363_LDO_VIO075_OP_EN2
#define PMIC_RG_LDO_VIO075_HW1_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VIO075_HW1_OP_EN_SHIFT                1
#define PMIC_RG_LDO_VIO075_HW2_OP_EN_ADDR                 \
	MT6363_LDO_VIO075_OP_EN2
#define PMIC_RG_LDO_VIO075_HW2_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VIO075_HW2_OP_EN_SHIFT                2
#define PMIC_RG_LDO_VIO075_HW3_OP_EN_ADDR                 \
	MT6363_LDO_VIO075_OP_EN2
#define PMIC_RG_LDO_VIO075_HW3_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VIO075_HW3_OP_EN_SHIFT                3
#define PMIC_RG_LDO_VIO075_HW4_OP_EN_ADDR                 \
	MT6363_LDO_VIO075_OP_EN2
#define PMIC_RG_LDO_VIO075_HW4_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VIO075_HW4_OP_EN_SHIFT                4
#define PMIC_RG_LDO_VIO075_HW5_OP_EN_ADDR                 \
	MT6363_LDO_VIO075_OP_EN2
#define PMIC_RG_LDO_VIO075_HW5_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VIO075_HW5_OP_EN_SHIFT                5
#define PMIC_RG_LDO_VIO075_HW6_OP_EN_ADDR                 \
	MT6363_LDO_VIO075_OP_EN2
#define PMIC_RG_LDO_VIO075_HW6_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VIO075_HW6_OP_EN_SHIFT                6
#define PMIC_RG_LDO_VIO075_SW_OP_EN_ADDR                  \
	MT6363_LDO_VIO075_OP_EN2
#define PMIC_RG_LDO_VIO075_SW_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VIO075_SW_OP_EN_SHIFT                 7
#define PMIC_RG_LDO_VIO075_RC0_OP_CFG_ADDR                \
	MT6363_LDO_VIO075_OP_CFG0
#define PMIC_RG_LDO_VIO075_RC0_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VIO075_RC0_OP_CFG_SHIFT               0
#define PMIC_RG_LDO_VIO075_RC1_OP_CFG_ADDR                \
	MT6363_LDO_VIO075_OP_CFG0
#define PMIC_RG_LDO_VIO075_RC1_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VIO075_RC1_OP_CFG_SHIFT               1
#define PMIC_RG_LDO_VIO075_RC2_OP_CFG_ADDR                \
	MT6363_LDO_VIO075_OP_CFG0
#define PMIC_RG_LDO_VIO075_RC2_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VIO075_RC2_OP_CFG_SHIFT               2
#define PMIC_RG_LDO_VIO075_RC3_OP_CFG_ADDR                \
	MT6363_LDO_VIO075_OP_CFG0
#define PMIC_RG_LDO_VIO075_RC3_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VIO075_RC3_OP_CFG_SHIFT               3
#define PMIC_RG_LDO_VIO075_RC4_OP_CFG_ADDR                \
	MT6363_LDO_VIO075_OP_CFG0
#define PMIC_RG_LDO_VIO075_RC4_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VIO075_RC4_OP_CFG_SHIFT               4
#define PMIC_RG_LDO_VIO075_RC5_OP_CFG_ADDR                \
	MT6363_LDO_VIO075_OP_CFG0
#define PMIC_RG_LDO_VIO075_RC5_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VIO075_RC5_OP_CFG_SHIFT               5
#define PMIC_RG_LDO_VIO075_RC6_OP_CFG_ADDR                \
	MT6363_LDO_VIO075_OP_CFG0
#define PMIC_RG_LDO_VIO075_RC6_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VIO075_RC6_OP_CFG_SHIFT               6
#define PMIC_RG_LDO_VIO075_RC7_OP_CFG_ADDR                \
	MT6363_LDO_VIO075_OP_CFG0
#define PMIC_RG_LDO_VIO075_RC7_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VIO075_RC7_OP_CFG_SHIFT               7
#define PMIC_RG_LDO_VIO075_RC8_OP_CFG_ADDR                \
	MT6363_LDO_VIO075_OP_CFG1
#define PMIC_RG_LDO_VIO075_RC8_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VIO075_RC8_OP_CFG_SHIFT               0
#define PMIC_RG_LDO_VIO075_RC9_OP_CFG_ADDR                \
	MT6363_LDO_VIO075_OP_CFG1
#define PMIC_RG_LDO_VIO075_RC9_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VIO075_RC9_OP_CFG_SHIFT               1
#define PMIC_RG_LDO_VIO075_RC10_OP_CFG_ADDR               \
	MT6363_LDO_VIO075_OP_CFG1
#define PMIC_RG_LDO_VIO075_RC10_OP_CFG_MASK               0x1
#define PMIC_RG_LDO_VIO075_RC10_OP_CFG_SHIFT              2
#define PMIC_RG_LDO_VIO075_RC11_OP_CFG_ADDR               \
	MT6363_LDO_VIO075_OP_CFG1
#define PMIC_RG_LDO_VIO075_RC11_OP_CFG_MASK               0x1
#define PMIC_RG_LDO_VIO075_RC11_OP_CFG_SHIFT              3
#define PMIC_RG_LDO_VIO075_RC12_OP_CFG_ADDR               \
	MT6363_LDO_VIO075_OP_CFG1
#define PMIC_RG_LDO_VIO075_RC12_OP_CFG_MASK               0x1
#define PMIC_RG_LDO_VIO075_RC12_OP_CFG_SHIFT              4
#define PMIC_RG_LDO_VIO075_RC13_OP_CFG_ADDR               \
	MT6363_LDO_VIO075_OP_CFG1
#define PMIC_RG_LDO_VIO075_RC13_OP_CFG_MASK               0x1
#define PMIC_RG_LDO_VIO075_RC13_OP_CFG_SHIFT              5
#define PMIC_RG_LDO_VIO075_HW0_OP_CFG_ADDR                \
	MT6363_LDO_VIO075_OP_CFG2
#define PMIC_RG_LDO_VIO075_HW0_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VIO075_HW0_OP_CFG_SHIFT               0
#define PMIC_RG_LDO_VIO075_HW1_OP_CFG_ADDR                \
	MT6363_LDO_VIO075_OP_CFG2
#define PMIC_RG_LDO_VIO075_HW1_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VIO075_HW1_OP_CFG_SHIFT               1
#define PMIC_RG_LDO_VIO075_HW2_OP_CFG_ADDR                \
	MT6363_LDO_VIO075_OP_CFG2
#define PMIC_RG_LDO_VIO075_HW2_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VIO075_HW2_OP_CFG_SHIFT               2
#define PMIC_RG_LDO_VIO075_HW3_OP_CFG_ADDR                \
	MT6363_LDO_VIO075_OP_CFG2
#define PMIC_RG_LDO_VIO075_HW3_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VIO075_HW3_OP_CFG_SHIFT               3
#define PMIC_RG_LDO_VIO075_HW4_OP_CFG_ADDR                \
	MT6363_LDO_VIO075_OP_CFG2
#define PMIC_RG_LDO_VIO075_HW4_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VIO075_HW4_OP_CFG_SHIFT               4
#define PMIC_RG_LDO_VIO075_HW5_OP_CFG_ADDR                \
	MT6363_LDO_VIO075_OP_CFG2
#define PMIC_RG_LDO_VIO075_HW5_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VIO075_HW5_OP_CFG_SHIFT               5
#define PMIC_RG_LDO_VIO075_HW6_OP_CFG_ADDR                \
	MT6363_LDO_VIO075_OP_CFG2
#define PMIC_RG_LDO_VIO075_HW6_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VIO075_HW6_OP_CFG_SHIFT               6
#define PMIC_RG_LDO_VIO075_SW_OP_CFG_ADDR                 \
	MT6363_LDO_VIO075_OP_CFG2
#define PMIC_RG_LDO_VIO075_SW_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VIO075_SW_OP_CFG_SHIFT                7
#define PMIC_RG_LDO_VIO075_RC0_OP_MODE_ADDR               \
	MT6363_LDO_VIO075_OP_MODE0
#define PMIC_RG_LDO_VIO075_RC0_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VIO075_RC0_OP_MODE_SHIFT              0
#define PMIC_RG_LDO_VIO075_RC1_OP_MODE_ADDR               \
	MT6363_LDO_VIO075_OP_MODE0
#define PMIC_RG_LDO_VIO075_RC1_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VIO075_RC1_OP_MODE_SHIFT              1
#define PMIC_RG_LDO_VIO075_RC2_OP_MODE_ADDR               \
	MT6363_LDO_VIO075_OP_MODE0
#define PMIC_RG_LDO_VIO075_RC2_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VIO075_RC2_OP_MODE_SHIFT              2
#define PMIC_RG_LDO_VIO075_RC3_OP_MODE_ADDR               \
	MT6363_LDO_VIO075_OP_MODE0
#define PMIC_RG_LDO_VIO075_RC3_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VIO075_RC3_OP_MODE_SHIFT              3
#define PMIC_RG_LDO_VIO075_RC4_OP_MODE_ADDR               \
	MT6363_LDO_VIO075_OP_MODE0
#define PMIC_RG_LDO_VIO075_RC4_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VIO075_RC4_OP_MODE_SHIFT              4
#define PMIC_RG_LDO_VIO075_RC5_OP_MODE_ADDR               \
	MT6363_LDO_VIO075_OP_MODE0
#define PMIC_RG_LDO_VIO075_RC5_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VIO075_RC5_OP_MODE_SHIFT              5
#define PMIC_RG_LDO_VIO075_RC6_OP_MODE_ADDR               \
	MT6363_LDO_VIO075_OP_MODE0
#define PMIC_RG_LDO_VIO075_RC6_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VIO075_RC6_OP_MODE_SHIFT              6
#define PMIC_RG_LDO_VIO075_RC7_OP_MODE_ADDR               \
	MT6363_LDO_VIO075_OP_MODE0
#define PMIC_RG_LDO_VIO075_RC7_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VIO075_RC7_OP_MODE_SHIFT              7
#define PMIC_RG_LDO_VIO075_RC8_OP_MODE_ADDR               \
	MT6363_LDO_VIO075_OP_MODE1
#define PMIC_RG_LDO_VIO075_RC8_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VIO075_RC8_OP_MODE_SHIFT              0
#define PMIC_RG_LDO_VIO075_RC9_OP_MODE_ADDR               \
	MT6363_LDO_VIO075_OP_MODE1
#define PMIC_RG_LDO_VIO075_RC9_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VIO075_RC9_OP_MODE_SHIFT              1
#define PMIC_RG_LDO_VIO075_RC10_OP_MODE_ADDR              \
	MT6363_LDO_VIO075_OP_MODE1
#define PMIC_RG_LDO_VIO075_RC10_OP_MODE_MASK              0x1
#define PMIC_RG_LDO_VIO075_RC10_OP_MODE_SHIFT             2
#define PMIC_RG_LDO_VIO075_RC11_OP_MODE_ADDR              \
	MT6363_LDO_VIO075_OP_MODE1
#define PMIC_RG_LDO_VIO075_RC11_OP_MODE_MASK              0x1
#define PMIC_RG_LDO_VIO075_RC11_OP_MODE_SHIFT             3
#define PMIC_RG_LDO_VIO075_RC12_OP_MODE_ADDR              \
	MT6363_LDO_VIO075_OP_MODE1
#define PMIC_RG_LDO_VIO075_RC12_OP_MODE_MASK              0x1
#define PMIC_RG_LDO_VIO075_RC12_OP_MODE_SHIFT             4
#define PMIC_RG_LDO_VIO075_RC13_OP_MODE_ADDR              \
	MT6363_LDO_VIO075_OP_MODE1
#define PMIC_RG_LDO_VIO075_RC13_OP_MODE_MASK              0x1
#define PMIC_RG_LDO_VIO075_RC13_OP_MODE_SHIFT             5
#define PMIC_RG_LDO_VIO075_HW0_OP_MODE_ADDR               \
	MT6363_LDO_VIO075_OP_MODE2
#define PMIC_RG_LDO_VIO075_HW0_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VIO075_HW0_OP_MODE_SHIFT              0
#define PMIC_RG_LDO_VIO075_HW1_OP_MODE_ADDR               \
	MT6363_LDO_VIO075_OP_MODE2
#define PMIC_RG_LDO_VIO075_HW1_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VIO075_HW1_OP_MODE_SHIFT              1
#define PMIC_RG_LDO_VIO075_HW2_OP_MODE_ADDR               \
	MT6363_LDO_VIO075_OP_MODE2
#define PMIC_RG_LDO_VIO075_HW2_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VIO075_HW2_OP_MODE_SHIFT              2
#define PMIC_RG_LDO_VIO075_HW3_OP_MODE_ADDR               \
	MT6363_LDO_VIO075_OP_MODE2
#define PMIC_RG_LDO_VIO075_HW3_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VIO075_HW3_OP_MODE_SHIFT              3
#define PMIC_RG_LDO_VIO075_HW4_OP_MODE_ADDR               \
	MT6363_LDO_VIO075_OP_MODE2
#define PMIC_RG_LDO_VIO075_HW4_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VIO075_HW4_OP_MODE_SHIFT              4
#define PMIC_RG_LDO_VIO075_HW5_OP_MODE_ADDR               \
	MT6363_LDO_VIO075_OP_MODE2
#define PMIC_RG_LDO_VIO075_HW5_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VIO075_HW5_OP_MODE_SHIFT              5
#define PMIC_RG_LDO_VIO075_HW6_OP_MODE_ADDR               \
	MT6363_LDO_VIO075_OP_MODE2
#define PMIC_RG_LDO_VIO075_HW6_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VIO075_HW6_OP_MODE_SHIFT              6
#define PMIC_RG_LDO_VA12_1_EN_ADDR                        \
	MT6363_LDO_VA12_1_CON0
#define PMIC_RG_LDO_VA12_1_EN_MASK                        0x1
#define PMIC_RG_LDO_VA12_1_EN_SHIFT                       0
#define PMIC_RG_LDO_VA12_1_LP_ADDR                        \
	MT6363_LDO_VA12_1_CON0
#define PMIC_RG_LDO_VA12_1_LP_MASK                        0x1
#define PMIC_RG_LDO_VA12_1_LP_SHIFT                       1
#define PMIC_RG_LDO_VA12_1_STBTD_ADDR                     \
	MT6363_LDO_VA12_1_CON1
#define PMIC_RG_LDO_VA12_1_STBTD_MASK                     0x3
#define PMIC_RG_LDO_VA12_1_STBTD_SHIFT                    0
#define PMIC_RG_LDO_VA12_1_ULP_ADDR                       \
	MT6363_LDO_VA12_1_CON1
#define PMIC_RG_LDO_VA12_1_ULP_MASK                       0x1
#define PMIC_RG_LDO_VA12_1_ULP_SHIFT                      2
#define PMIC_RG_LDO_VA12_1_ONLV_EN_ADDR                   \
	MT6363_LDO_VA12_1_CON1
#define PMIC_RG_LDO_VA12_1_ONLV_EN_MASK                   0x1
#define PMIC_RG_LDO_VA12_1_ONLV_EN_SHIFT                  3
#define PMIC_RG_LDO_VA12_1_OCFB_EN_ADDR                   \
	MT6363_LDO_VA12_1_CON1
#define PMIC_RG_LDO_VA12_1_OCFB_EN_MASK                   0x1
#define PMIC_RG_LDO_VA12_1_OCFB_EN_SHIFT                  4
#define PMIC_RG_LDO_VA12_1_OC_MODE_ADDR                   \
	MT6363_LDO_VA12_1_CON1
#define PMIC_RG_LDO_VA12_1_OC_MODE_MASK                   0x1
#define PMIC_RG_LDO_VA12_1_OC_MODE_SHIFT                  5
#define PMIC_RG_LDO_VA12_1_OC_TSEL_ADDR                   \
	MT6363_LDO_VA12_1_CON1
#define PMIC_RG_LDO_VA12_1_OC_TSEL_MASK                   0x1
#define PMIC_RG_LDO_VA12_1_OC_TSEL_SHIFT                  6
#define PMIC_RG_LDO_VA12_1_DUMMY_LOAD_ADDR                \
	MT6363_LDO_VA12_1_CON2
#define PMIC_RG_LDO_VA12_1_DUMMY_LOAD_MASK                0x3
#define PMIC_RG_LDO_VA12_1_DUMMY_LOAD_SHIFT               0
#define PMIC_RG_LDO_VA12_1_STB_26M_CKEN_EN_ADDR           \
	MT6363_LDO_VA12_1_CON2
#define PMIC_RG_LDO_VA12_1_STB_26M_CKEN_EN_MASK           0x1
#define PMIC_RG_LDO_VA12_1_STB_26M_CKEN_EN_SHIFT          6
#define PMIC_RG_LDO_VA12_1_CK_SW_MODE_ADDR                \
	MT6363_LDO_VA12_1_CON2
#define PMIC_RG_LDO_VA12_1_CK_SW_MODE_MASK                0x1
#define PMIC_RG_LDO_VA12_1_CK_SW_MODE_SHIFT               7
#define PMIC_RG_LDO_VA12_1_B_STB_FORCE_ADDR               \
	MT6363_LDO_VA12_1_TEST_CON0
#define PMIC_RG_LDO_VA12_1_B_STB_FORCE_MASK               0x1
#define PMIC_RG_LDO_VA12_1_B_STB_FORCE_SHIFT              4
#define PMIC_RG_LDO_VA12_1_L_STB_FORCE_ADDR               \
	MT6363_LDO_VA12_1_TEST_CON0
#define PMIC_RG_LDO_VA12_1_L_STB_FORCE_MASK               0x1
#define PMIC_RG_LDO_VA12_1_L_STB_FORCE_SHIFT              5
#define PMIC_DA_VA12_1_B_EN_ADDR                          \
	MT6363_LDO_VA12_1_MON
#define PMIC_DA_VA12_1_B_EN_MASK                          0x1
#define PMIC_DA_VA12_1_B_EN_SHIFT                         0
#define PMIC_DA_VA12_1_B_STB_ADDR                         \
	MT6363_LDO_VA12_1_MON
#define PMIC_DA_VA12_1_B_STB_MASK                         0x1
#define PMIC_DA_VA12_1_B_STB_SHIFT                        1
#define PMIC_DA_VA12_1_B_LP_ADDR                          \
	MT6363_LDO_VA12_1_MON
#define PMIC_DA_VA12_1_B_LP_MASK                          0x1
#define PMIC_DA_VA12_1_B_LP_SHIFT                         2
#define PMIC_DA_VA12_1_L_EN_ADDR                          \
	MT6363_LDO_VA12_1_MON
#define PMIC_DA_VA12_1_L_EN_MASK                          0x1
#define PMIC_DA_VA12_1_L_EN_SHIFT                         3
#define PMIC_DA_VA12_1_L_STB_ADDR                         \
	MT6363_LDO_VA12_1_MON
#define PMIC_DA_VA12_1_L_STB_MASK                         0x1
#define PMIC_DA_VA12_1_L_STB_SHIFT                        4
#define PMIC_DA_VA12_1_OCFB_EN_ADDR                       \
	MT6363_LDO_VA12_1_MON
#define PMIC_DA_VA12_1_OCFB_EN_MASK                       0x1
#define PMIC_DA_VA12_1_OCFB_EN_SHIFT                      5
#define PMIC_DA_VA12_1_DUMMY_LOAD_ADDR                    \
	MT6363_LDO_VA12_1_MON
#define PMIC_DA_VA12_1_DUMMY_LOAD_MASK                    0x3
#define PMIC_DA_VA12_1_DUMMY_LOAD_SHIFT                   6
#define PMIC_RG_LDO_VA12_1_RC0_OP_EN_ADDR                 \
	MT6363_LDO_VA12_1_OP_EN0
#define PMIC_RG_LDO_VA12_1_RC0_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VA12_1_RC0_OP_EN_SHIFT                0
#define PMIC_RG_LDO_VA12_1_RC1_OP_EN_ADDR                 \
	MT6363_LDO_VA12_1_OP_EN0
#define PMIC_RG_LDO_VA12_1_RC1_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VA12_1_RC1_OP_EN_SHIFT                1
#define PMIC_RG_LDO_VA12_1_RC2_OP_EN_ADDR                 \
	MT6363_LDO_VA12_1_OP_EN0
#define PMIC_RG_LDO_VA12_1_RC2_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VA12_1_RC2_OP_EN_SHIFT                2
#define PMIC_RG_LDO_VA12_1_RC3_OP_EN_ADDR                 \
	MT6363_LDO_VA12_1_OP_EN0
#define PMIC_RG_LDO_VA12_1_RC3_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VA12_1_RC3_OP_EN_SHIFT                3
#define PMIC_RG_LDO_VA12_1_RC4_OP_EN_ADDR                 \
	MT6363_LDO_VA12_1_OP_EN0
#define PMIC_RG_LDO_VA12_1_RC4_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VA12_1_RC4_OP_EN_SHIFT                4
#define PMIC_RG_LDO_VA12_1_RC5_OP_EN_ADDR                 \
	MT6363_LDO_VA12_1_OP_EN0
#define PMIC_RG_LDO_VA12_1_RC5_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VA12_1_RC5_OP_EN_SHIFT                5
#define PMIC_RG_LDO_VA12_1_RC6_OP_EN_ADDR                 \
	MT6363_LDO_VA12_1_OP_EN0
#define PMIC_RG_LDO_VA12_1_RC6_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VA12_1_RC6_OP_EN_SHIFT                6
#define PMIC_RG_LDO_VA12_1_RC7_OP_EN_ADDR                 \
	MT6363_LDO_VA12_1_OP_EN0
#define PMIC_RG_LDO_VA12_1_RC7_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VA12_1_RC7_OP_EN_SHIFT                7
#define PMIC_RG_LDO_VA12_1_RC8_OP_EN_ADDR                 \
	MT6363_LDO_VA12_1_OP_EN1
#define PMIC_RG_LDO_VA12_1_RC8_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VA12_1_RC8_OP_EN_SHIFT                0
#define PMIC_RG_LDO_VA12_1_RC9_OP_EN_ADDR                 \
	MT6363_LDO_VA12_1_OP_EN1
#define PMIC_RG_LDO_VA12_1_RC9_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VA12_1_RC9_OP_EN_SHIFT                1
#define PMIC_RG_LDO_VA12_1_RC10_OP_EN_ADDR                \
	MT6363_LDO_VA12_1_OP_EN1
#define PMIC_RG_LDO_VA12_1_RC10_OP_EN_MASK                0x1
#define PMIC_RG_LDO_VA12_1_RC10_OP_EN_SHIFT               2
#define PMIC_RG_LDO_VA12_1_RC11_OP_EN_ADDR                \
	MT6363_LDO_VA12_1_OP_EN1
#define PMIC_RG_LDO_VA12_1_RC11_OP_EN_MASK                0x1
#define PMIC_RG_LDO_VA12_1_RC11_OP_EN_SHIFT               3
#define PMIC_RG_LDO_VA12_1_RC12_OP_EN_ADDR                \
	MT6363_LDO_VA12_1_OP_EN1
#define PMIC_RG_LDO_VA12_1_RC12_OP_EN_MASK                0x1
#define PMIC_RG_LDO_VA12_1_RC12_OP_EN_SHIFT               4
#define PMIC_RG_LDO_VA12_1_RC13_OP_EN_ADDR                \
	MT6363_LDO_VA12_1_OP_EN1
#define PMIC_RG_LDO_VA12_1_RC13_OP_EN_MASK                0x1
#define PMIC_RG_LDO_VA12_1_RC13_OP_EN_SHIFT               5
#define PMIC_RG_LDO_VA12_1_HW0_OP_EN_ADDR                 \
	MT6363_LDO_VA12_1_OP_EN2
#define PMIC_RG_LDO_VA12_1_HW0_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VA12_1_HW0_OP_EN_SHIFT                0
#define PMIC_RG_LDO_VA12_1_HW1_OP_EN_ADDR                 \
	MT6363_LDO_VA12_1_OP_EN2
#define PMIC_RG_LDO_VA12_1_HW1_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VA12_1_HW1_OP_EN_SHIFT                1
#define PMIC_RG_LDO_VA12_1_HW2_OP_EN_ADDR                 \
	MT6363_LDO_VA12_1_OP_EN2
#define PMIC_RG_LDO_VA12_1_HW2_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VA12_1_HW2_OP_EN_SHIFT                2
#define PMIC_RG_LDO_VA12_1_HW3_OP_EN_ADDR                 \
	MT6363_LDO_VA12_1_OP_EN2
#define PMIC_RG_LDO_VA12_1_HW3_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VA12_1_HW3_OP_EN_SHIFT                3
#define PMIC_RG_LDO_VA12_1_HW4_OP_EN_ADDR                 \
	MT6363_LDO_VA12_1_OP_EN2
#define PMIC_RG_LDO_VA12_1_HW4_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VA12_1_HW4_OP_EN_SHIFT                4
#define PMIC_RG_LDO_VA12_1_HW5_OP_EN_ADDR                 \
	MT6363_LDO_VA12_1_OP_EN2
#define PMIC_RG_LDO_VA12_1_HW5_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VA12_1_HW5_OP_EN_SHIFT                5
#define PMIC_RG_LDO_VA12_1_HW6_OP_EN_ADDR                 \
	MT6363_LDO_VA12_1_OP_EN2
#define PMIC_RG_LDO_VA12_1_HW6_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VA12_1_HW6_OP_EN_SHIFT                6
#define PMIC_RG_LDO_VA12_1_SW_OP_EN_ADDR                  \
	MT6363_LDO_VA12_1_OP_EN2
#define PMIC_RG_LDO_VA12_1_SW_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VA12_1_SW_OP_EN_SHIFT                 7
#define PMIC_RG_LDO_VA12_1_RC0_OP_CFG_ADDR                \
	MT6363_LDO_VA12_1_OP_CFG0
#define PMIC_RG_LDO_VA12_1_RC0_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VA12_1_RC0_OP_CFG_SHIFT               0
#define PMIC_RG_LDO_VA12_1_RC1_OP_CFG_ADDR                \
	MT6363_LDO_VA12_1_OP_CFG0
#define PMIC_RG_LDO_VA12_1_RC1_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VA12_1_RC1_OP_CFG_SHIFT               1
#define PMIC_RG_LDO_VA12_1_RC2_OP_CFG_ADDR                \
	MT6363_LDO_VA12_1_OP_CFG0
#define PMIC_RG_LDO_VA12_1_RC2_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VA12_1_RC2_OP_CFG_SHIFT               2
#define PMIC_RG_LDO_VA12_1_RC3_OP_CFG_ADDR                \
	MT6363_LDO_VA12_1_OP_CFG0
#define PMIC_RG_LDO_VA12_1_RC3_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VA12_1_RC3_OP_CFG_SHIFT               3
#define PMIC_RG_LDO_VA12_1_RC4_OP_CFG_ADDR                \
	MT6363_LDO_VA12_1_OP_CFG0
#define PMIC_RG_LDO_VA12_1_RC4_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VA12_1_RC4_OP_CFG_SHIFT               4
#define PMIC_RG_LDO_VA12_1_RC5_OP_CFG_ADDR                \
	MT6363_LDO_VA12_1_OP_CFG0
#define PMIC_RG_LDO_VA12_1_RC5_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VA12_1_RC5_OP_CFG_SHIFT               5
#define PMIC_RG_LDO_VA12_1_RC6_OP_CFG_ADDR                \
	MT6363_LDO_VA12_1_OP_CFG0
#define PMIC_RG_LDO_VA12_1_RC6_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VA12_1_RC6_OP_CFG_SHIFT               6
#define PMIC_RG_LDO_VA12_1_RC7_OP_CFG_ADDR                \
	MT6363_LDO_VA12_1_OP_CFG0
#define PMIC_RG_LDO_VA12_1_RC7_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VA12_1_RC7_OP_CFG_SHIFT               7
#define PMIC_RG_LDO_VA12_1_RC8_OP_CFG_ADDR                \
	MT6363_LDO_VA12_1_OP_CFG1
#define PMIC_RG_LDO_VA12_1_RC8_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VA12_1_RC8_OP_CFG_SHIFT               0
#define PMIC_RG_LDO_VA12_1_RC9_OP_CFG_ADDR                \
	MT6363_LDO_VA12_1_OP_CFG1
#define PMIC_RG_LDO_VA12_1_RC9_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VA12_1_RC9_OP_CFG_SHIFT               1
#define PMIC_RG_LDO_VA12_1_RC10_OP_CFG_ADDR               \
	MT6363_LDO_VA12_1_OP_CFG1
#define PMIC_RG_LDO_VA12_1_RC10_OP_CFG_MASK               0x1
#define PMIC_RG_LDO_VA12_1_RC10_OP_CFG_SHIFT              2
#define PMIC_RG_LDO_VA12_1_RC11_OP_CFG_ADDR               \
	MT6363_LDO_VA12_1_OP_CFG1
#define PMIC_RG_LDO_VA12_1_RC11_OP_CFG_MASK               0x1
#define PMIC_RG_LDO_VA12_1_RC11_OP_CFG_SHIFT              3
#define PMIC_RG_LDO_VA12_1_RC12_OP_CFG_ADDR               \
	MT6363_LDO_VA12_1_OP_CFG1
#define PMIC_RG_LDO_VA12_1_RC12_OP_CFG_MASK               0x1
#define PMIC_RG_LDO_VA12_1_RC12_OP_CFG_SHIFT              4
#define PMIC_RG_LDO_VA12_1_RC13_OP_CFG_ADDR               \
	MT6363_LDO_VA12_1_OP_CFG1
#define PMIC_RG_LDO_VA12_1_RC13_OP_CFG_MASK               0x1
#define PMIC_RG_LDO_VA12_1_RC13_OP_CFG_SHIFT              5
#define PMIC_RG_LDO_VA12_1_HW0_OP_CFG_ADDR                \
	MT6363_LDO_VA12_1_OP_CFG2
#define PMIC_RG_LDO_VA12_1_HW0_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VA12_1_HW0_OP_CFG_SHIFT               0
#define PMIC_RG_LDO_VA12_1_HW1_OP_CFG_ADDR                \
	MT6363_LDO_VA12_1_OP_CFG2
#define PMIC_RG_LDO_VA12_1_HW1_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VA12_1_HW1_OP_CFG_SHIFT               1
#define PMIC_RG_LDO_VA12_1_HW2_OP_CFG_ADDR                \
	MT6363_LDO_VA12_1_OP_CFG2
#define PMIC_RG_LDO_VA12_1_HW2_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VA12_1_HW2_OP_CFG_SHIFT               2
#define PMIC_RG_LDO_VA12_1_HW3_OP_CFG_ADDR                \
	MT6363_LDO_VA12_1_OP_CFG2
#define PMIC_RG_LDO_VA12_1_HW3_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VA12_1_HW3_OP_CFG_SHIFT               3
#define PMIC_RG_LDO_VA12_1_HW4_OP_CFG_ADDR                \
	MT6363_LDO_VA12_1_OP_CFG2
#define PMIC_RG_LDO_VA12_1_HW4_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VA12_1_HW4_OP_CFG_SHIFT               4
#define PMIC_RG_LDO_VA12_1_HW5_OP_CFG_ADDR                \
	MT6363_LDO_VA12_1_OP_CFG2
#define PMIC_RG_LDO_VA12_1_HW5_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VA12_1_HW5_OP_CFG_SHIFT               5
#define PMIC_RG_LDO_VA12_1_HW6_OP_CFG_ADDR                \
	MT6363_LDO_VA12_1_OP_CFG2
#define PMIC_RG_LDO_VA12_1_HW6_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VA12_1_HW6_OP_CFG_SHIFT               6
#define PMIC_RG_LDO_VA12_1_SW_OP_CFG_ADDR                 \
	MT6363_LDO_VA12_1_OP_CFG2
#define PMIC_RG_LDO_VA12_1_SW_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VA12_1_SW_OP_CFG_SHIFT                7
#define PMIC_RG_LDO_VA12_1_RC0_OP_MODE_ADDR               \
	MT6363_LDO_VA12_1_OP_MODE0
#define PMIC_RG_LDO_VA12_1_RC0_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VA12_1_RC0_OP_MODE_SHIFT              0
#define PMIC_RG_LDO_VA12_1_RC1_OP_MODE_ADDR               \
	MT6363_LDO_VA12_1_OP_MODE0
#define PMIC_RG_LDO_VA12_1_RC1_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VA12_1_RC1_OP_MODE_SHIFT              1
#define PMIC_RG_LDO_VA12_1_RC2_OP_MODE_ADDR               \
	MT6363_LDO_VA12_1_OP_MODE0
#define PMIC_RG_LDO_VA12_1_RC2_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VA12_1_RC2_OP_MODE_SHIFT              2
#define PMIC_RG_LDO_VA12_1_RC3_OP_MODE_ADDR               \
	MT6363_LDO_VA12_1_OP_MODE0
#define PMIC_RG_LDO_VA12_1_RC3_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VA12_1_RC3_OP_MODE_SHIFT              3
#define PMIC_RG_LDO_VA12_1_RC4_OP_MODE_ADDR               \
	MT6363_LDO_VA12_1_OP_MODE0
#define PMIC_RG_LDO_VA12_1_RC4_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VA12_1_RC4_OP_MODE_SHIFT              4
#define PMIC_RG_LDO_VA12_1_RC5_OP_MODE_ADDR               \
	MT6363_LDO_VA12_1_OP_MODE0
#define PMIC_RG_LDO_VA12_1_RC5_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VA12_1_RC5_OP_MODE_SHIFT              5
#define PMIC_RG_LDO_VA12_1_RC6_OP_MODE_ADDR               \
	MT6363_LDO_VA12_1_OP_MODE0
#define PMIC_RG_LDO_VA12_1_RC6_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VA12_1_RC6_OP_MODE_SHIFT              6
#define PMIC_RG_LDO_VA12_1_RC7_OP_MODE_ADDR               \
	MT6363_LDO_VA12_1_OP_MODE0
#define PMIC_RG_LDO_VA12_1_RC7_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VA12_1_RC7_OP_MODE_SHIFT              7
#define PMIC_RG_LDO_VA12_1_RC8_OP_MODE_ADDR               \
	MT6363_LDO_VA12_1_OP_MODE1
#define PMIC_RG_LDO_VA12_1_RC8_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VA12_1_RC8_OP_MODE_SHIFT              0
#define PMIC_RG_LDO_VA12_1_RC9_OP_MODE_ADDR               \
	MT6363_LDO_VA12_1_OP_MODE1
#define PMIC_RG_LDO_VA12_1_RC9_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VA12_1_RC9_OP_MODE_SHIFT              1
#define PMIC_RG_LDO_VA12_1_RC10_OP_MODE_ADDR              \
	MT6363_LDO_VA12_1_OP_MODE1
#define PMIC_RG_LDO_VA12_1_RC10_OP_MODE_MASK              0x1
#define PMIC_RG_LDO_VA12_1_RC10_OP_MODE_SHIFT             2
#define PMIC_RG_LDO_VA12_1_RC11_OP_MODE_ADDR              \
	MT6363_LDO_VA12_1_OP_MODE1
#define PMIC_RG_LDO_VA12_1_RC11_OP_MODE_MASK              0x1
#define PMIC_RG_LDO_VA12_1_RC11_OP_MODE_SHIFT             3
#define PMIC_RG_LDO_VA12_1_RC12_OP_MODE_ADDR              \
	MT6363_LDO_VA12_1_OP_MODE1
#define PMIC_RG_LDO_VA12_1_RC12_OP_MODE_MASK              0x1
#define PMIC_RG_LDO_VA12_1_RC12_OP_MODE_SHIFT             4
#define PMIC_RG_LDO_VA12_1_RC13_OP_MODE_ADDR              \
	MT6363_LDO_VA12_1_OP_MODE1
#define PMIC_RG_LDO_VA12_1_RC13_OP_MODE_MASK              0x1
#define PMIC_RG_LDO_VA12_1_RC13_OP_MODE_SHIFT             5
#define PMIC_RG_LDO_VA12_1_HW0_OP_MODE_ADDR               \
	MT6363_LDO_VA12_1_OP_MODE2
#define PMIC_RG_LDO_VA12_1_HW0_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VA12_1_HW0_OP_MODE_SHIFT              0
#define PMIC_RG_LDO_VA12_1_HW1_OP_MODE_ADDR               \
	MT6363_LDO_VA12_1_OP_MODE2
#define PMIC_RG_LDO_VA12_1_HW1_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VA12_1_HW1_OP_MODE_SHIFT              1
#define PMIC_RG_LDO_VA12_1_HW2_OP_MODE_ADDR               \
	MT6363_LDO_VA12_1_OP_MODE2
#define PMIC_RG_LDO_VA12_1_HW2_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VA12_1_HW2_OP_MODE_SHIFT              2
#define PMIC_RG_LDO_VA12_1_HW3_OP_MODE_ADDR               \
	MT6363_LDO_VA12_1_OP_MODE2
#define PMIC_RG_LDO_VA12_1_HW3_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VA12_1_HW3_OP_MODE_SHIFT              3
#define PMIC_RG_LDO_VA12_1_HW4_OP_MODE_ADDR               \
	MT6363_LDO_VA12_1_OP_MODE2
#define PMIC_RG_LDO_VA12_1_HW4_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VA12_1_HW4_OP_MODE_SHIFT              4
#define PMIC_RG_LDO_VA12_1_HW5_OP_MODE_ADDR               \
	MT6363_LDO_VA12_1_OP_MODE2
#define PMIC_RG_LDO_VA12_1_HW5_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VA12_1_HW5_OP_MODE_SHIFT              5
#define PMIC_RG_LDO_VA12_1_HW6_OP_MODE_ADDR               \
	MT6363_LDO_VA12_1_OP_MODE2
#define PMIC_RG_LDO_VA12_1_HW6_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VA12_1_HW6_OP_MODE_SHIFT              6
#define PMIC_RG_LDO_VA12_2_EN_ADDR                        \
	MT6363_LDO_VA12_2_CON0
#define PMIC_RG_LDO_VA12_2_EN_MASK                        0x1
#define PMIC_RG_LDO_VA12_2_EN_SHIFT                       0
#define PMIC_RG_LDO_VA12_2_LP_ADDR                        \
	MT6363_LDO_VA12_2_CON0
#define PMIC_RG_LDO_VA12_2_LP_MASK                        0x1
#define PMIC_RG_LDO_VA12_2_LP_SHIFT                       1
#define PMIC_RG_LDO_VA12_2_STBTD_ADDR                     \
	MT6363_LDO_VA12_2_CON1
#define PMIC_RG_LDO_VA12_2_STBTD_MASK                     0x3
#define PMIC_RG_LDO_VA12_2_STBTD_SHIFT                    0
#define PMIC_RG_LDO_VA12_2_ULP_ADDR                       \
	MT6363_LDO_VA12_2_CON1
#define PMIC_RG_LDO_VA12_2_ULP_MASK                       0x1
#define PMIC_RG_LDO_VA12_2_ULP_SHIFT                      2
#define PMIC_RG_LDO_VA12_2_ONLV_EN_ADDR                   \
	MT6363_LDO_VA12_2_CON1
#define PMIC_RG_LDO_VA12_2_ONLV_EN_MASK                   0x1
#define PMIC_RG_LDO_VA12_2_ONLV_EN_SHIFT                  3
#define PMIC_RG_LDO_VA12_2_OCFB_EN_ADDR                   \
	MT6363_LDO_VA12_2_CON1
#define PMIC_RG_LDO_VA12_2_OCFB_EN_MASK                   0x1
#define PMIC_RG_LDO_VA12_2_OCFB_EN_SHIFT                  4
#define PMIC_RG_LDO_VA12_2_OC_MODE_ADDR                   \
	MT6363_LDO_VA12_2_CON1
#define PMIC_RG_LDO_VA12_2_OC_MODE_MASK                   0x1
#define PMIC_RG_LDO_VA12_2_OC_MODE_SHIFT                  5
#define PMIC_RG_LDO_VA12_2_OC_TSEL_ADDR                   \
	MT6363_LDO_VA12_2_CON1
#define PMIC_RG_LDO_VA12_2_OC_TSEL_MASK                   0x1
#define PMIC_RG_LDO_VA12_2_OC_TSEL_SHIFT                  6
#define PMIC_RG_LDO_VA12_2_DUMMY_LOAD_ADDR                \
	MT6363_LDO_VA12_2_CON2
#define PMIC_RG_LDO_VA12_2_DUMMY_LOAD_MASK                0x3
#define PMIC_RG_LDO_VA12_2_DUMMY_LOAD_SHIFT               0
#define PMIC_RG_LDO_VA12_2_STB_26M_CKEN_EN_ADDR           \
	MT6363_LDO_VA12_2_CON2
#define PMIC_RG_LDO_VA12_2_STB_26M_CKEN_EN_MASK           0x1
#define PMIC_RG_LDO_VA12_2_STB_26M_CKEN_EN_SHIFT          6
#define PMIC_RG_LDO_VA12_2_CK_SW_MODE_ADDR                \
	MT6363_LDO_VA12_2_CON2
#define PMIC_RG_LDO_VA12_2_CK_SW_MODE_MASK                0x1
#define PMIC_RG_LDO_VA12_2_CK_SW_MODE_SHIFT               7
#define PMIC_RG_LDO_VA12_2_B_STB_FORCE_ADDR               \
	MT6363_LDO_VA12_2_TEST_CON0
#define PMIC_RG_LDO_VA12_2_B_STB_FORCE_MASK               0x1
#define PMIC_RG_LDO_VA12_2_B_STB_FORCE_SHIFT              4
#define PMIC_RG_LDO_VA12_2_L_STB_FORCE_ADDR               \
	MT6363_LDO_VA12_2_TEST_CON0
#define PMIC_RG_LDO_VA12_2_L_STB_FORCE_MASK               0x1
#define PMIC_RG_LDO_VA12_2_L_STB_FORCE_SHIFT              5
#define PMIC_DA_VA12_2_B_EN_ADDR                          \
	MT6363_LDO_VA12_2_MON
#define PMIC_DA_VA12_2_B_EN_MASK                          0x1
#define PMIC_DA_VA12_2_B_EN_SHIFT                         0
#define PMIC_DA_VA12_2_B_STB_ADDR                         \
	MT6363_LDO_VA12_2_MON
#define PMIC_DA_VA12_2_B_STB_MASK                         0x1
#define PMIC_DA_VA12_2_B_STB_SHIFT                        1
#define PMIC_DA_VA12_2_B_LP_ADDR                          \
	MT6363_LDO_VA12_2_MON
#define PMIC_DA_VA12_2_B_LP_MASK                          0x1
#define PMIC_DA_VA12_2_B_LP_SHIFT                         2
#define PMIC_DA_VA12_2_L_EN_ADDR                          \
	MT6363_LDO_VA12_2_MON
#define PMIC_DA_VA12_2_L_EN_MASK                          0x1
#define PMIC_DA_VA12_2_L_EN_SHIFT                         3
#define PMIC_DA_VA12_2_L_STB_ADDR                         \
	MT6363_LDO_VA12_2_MON
#define PMIC_DA_VA12_2_L_STB_MASK                         0x1
#define PMIC_DA_VA12_2_L_STB_SHIFT                        4
#define PMIC_DA_VA12_2_OCFB_EN_ADDR                       \
	MT6363_LDO_VA12_2_MON
#define PMIC_DA_VA12_2_OCFB_EN_MASK                       0x1
#define PMIC_DA_VA12_2_OCFB_EN_SHIFT                      5
#define PMIC_DA_VA12_2_DUMMY_LOAD_ADDR                    \
	MT6363_LDO_VA12_2_MON
#define PMIC_DA_VA12_2_DUMMY_LOAD_MASK                    0x3
#define PMIC_DA_VA12_2_DUMMY_LOAD_SHIFT                   6
#define PMIC_RG_LDO_VA12_2_RC0_OP_EN_ADDR                 \
	MT6363_LDO_VA12_2_OP_EN0
#define PMIC_RG_LDO_VA12_2_RC0_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VA12_2_RC0_OP_EN_SHIFT                0
#define PMIC_RG_LDO_VA12_2_RC1_OP_EN_ADDR                 \
	MT6363_LDO_VA12_2_OP_EN0
#define PMIC_RG_LDO_VA12_2_RC1_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VA12_2_RC1_OP_EN_SHIFT                1
#define PMIC_RG_LDO_VA12_2_RC2_OP_EN_ADDR                 \
	MT6363_LDO_VA12_2_OP_EN0
#define PMIC_RG_LDO_VA12_2_RC2_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VA12_2_RC2_OP_EN_SHIFT                2
#define PMIC_RG_LDO_VA12_2_RC3_OP_EN_ADDR                 \
	MT6363_LDO_VA12_2_OP_EN0
#define PMIC_RG_LDO_VA12_2_RC3_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VA12_2_RC3_OP_EN_SHIFT                3
#define PMIC_RG_LDO_VA12_2_RC4_OP_EN_ADDR                 \
	MT6363_LDO_VA12_2_OP_EN0
#define PMIC_RG_LDO_VA12_2_RC4_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VA12_2_RC4_OP_EN_SHIFT                4
#define PMIC_RG_LDO_VA12_2_RC5_OP_EN_ADDR                 \
	MT6363_LDO_VA12_2_OP_EN0
#define PMIC_RG_LDO_VA12_2_RC5_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VA12_2_RC5_OP_EN_SHIFT                5
#define PMIC_RG_LDO_VA12_2_RC6_OP_EN_ADDR                 \
	MT6363_LDO_VA12_2_OP_EN0
#define PMIC_RG_LDO_VA12_2_RC6_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VA12_2_RC6_OP_EN_SHIFT                6
#define PMIC_RG_LDO_VA12_2_RC7_OP_EN_ADDR                 \
	MT6363_LDO_VA12_2_OP_EN0
#define PMIC_RG_LDO_VA12_2_RC7_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VA12_2_RC7_OP_EN_SHIFT                7
#define PMIC_RG_LDO_VA12_2_RC8_OP_EN_ADDR                 \
	MT6363_LDO_VA12_2_OP_EN1
#define PMIC_RG_LDO_VA12_2_RC8_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VA12_2_RC8_OP_EN_SHIFT                0
#define PMIC_RG_LDO_VA12_2_RC9_OP_EN_ADDR                 \
	MT6363_LDO_VA12_2_OP_EN1
#define PMIC_RG_LDO_VA12_2_RC9_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VA12_2_RC9_OP_EN_SHIFT                1
#define PMIC_RG_LDO_VA12_2_RC10_OP_EN_ADDR                \
	MT6363_LDO_VA12_2_OP_EN1
#define PMIC_RG_LDO_VA12_2_RC10_OP_EN_MASK                0x1
#define PMIC_RG_LDO_VA12_2_RC10_OP_EN_SHIFT               2
#define PMIC_RG_LDO_VA12_2_RC11_OP_EN_ADDR                \
	MT6363_LDO_VA12_2_OP_EN1
#define PMIC_RG_LDO_VA12_2_RC11_OP_EN_MASK                0x1
#define PMIC_RG_LDO_VA12_2_RC11_OP_EN_SHIFT               3
#define PMIC_RG_LDO_VA12_2_RC12_OP_EN_ADDR                \
	MT6363_LDO_VA12_2_OP_EN1
#define PMIC_RG_LDO_VA12_2_RC12_OP_EN_MASK                0x1
#define PMIC_RG_LDO_VA12_2_RC12_OP_EN_SHIFT               4
#define PMIC_RG_LDO_VA12_2_RC13_OP_EN_ADDR                \
	MT6363_LDO_VA12_2_OP_EN1
#define PMIC_RG_LDO_VA12_2_RC13_OP_EN_MASK                0x1
#define PMIC_RG_LDO_VA12_2_RC13_OP_EN_SHIFT               5
#define PMIC_RG_LDO_VA12_2_HW0_OP_EN_ADDR                 \
	MT6363_LDO_VA12_2_OP_EN2
#define PMIC_RG_LDO_VA12_2_HW0_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VA12_2_HW0_OP_EN_SHIFT                0
#define PMIC_RG_LDO_VA12_2_HW1_OP_EN_ADDR                 \
	MT6363_LDO_VA12_2_OP_EN2
#define PMIC_RG_LDO_VA12_2_HW1_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VA12_2_HW1_OP_EN_SHIFT                1
#define PMIC_RG_LDO_VA12_2_HW2_OP_EN_ADDR                 \
	MT6363_LDO_VA12_2_OP_EN2
#define PMIC_RG_LDO_VA12_2_HW2_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VA12_2_HW2_OP_EN_SHIFT                2
#define PMIC_RG_LDO_VA12_2_HW3_OP_EN_ADDR                 \
	MT6363_LDO_VA12_2_OP_EN2
#define PMIC_RG_LDO_VA12_2_HW3_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VA12_2_HW3_OP_EN_SHIFT                3
#define PMIC_RG_LDO_VA12_2_HW4_OP_EN_ADDR                 \
	MT6363_LDO_VA12_2_OP_EN2
#define PMIC_RG_LDO_VA12_2_HW4_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VA12_2_HW4_OP_EN_SHIFT                4
#define PMIC_RG_LDO_VA12_2_HW5_OP_EN_ADDR                 \
	MT6363_LDO_VA12_2_OP_EN2
#define PMIC_RG_LDO_VA12_2_HW5_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VA12_2_HW5_OP_EN_SHIFT                5
#define PMIC_RG_LDO_VA12_2_HW6_OP_EN_ADDR                 \
	MT6363_LDO_VA12_2_OP_EN2
#define PMIC_RG_LDO_VA12_2_HW6_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VA12_2_HW6_OP_EN_SHIFT                6
#define PMIC_RG_LDO_VA12_2_SW_OP_EN_ADDR                  \
	MT6363_LDO_VA12_2_OP_EN2
#define PMIC_RG_LDO_VA12_2_SW_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VA12_2_SW_OP_EN_SHIFT                 7
#define PMIC_RG_LDO_VA12_2_RC0_OP_CFG_ADDR                \
	MT6363_LDO_VA12_2_OP_CFG0
#define PMIC_RG_LDO_VA12_2_RC0_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VA12_2_RC0_OP_CFG_SHIFT               0
#define PMIC_RG_LDO_VA12_2_RC1_OP_CFG_ADDR                \
	MT6363_LDO_VA12_2_OP_CFG0
#define PMIC_RG_LDO_VA12_2_RC1_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VA12_2_RC1_OP_CFG_SHIFT               1
#define PMIC_RG_LDO_VA12_2_RC2_OP_CFG_ADDR                \
	MT6363_LDO_VA12_2_OP_CFG0
#define PMIC_RG_LDO_VA12_2_RC2_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VA12_2_RC2_OP_CFG_SHIFT               2
#define PMIC_RG_LDO_VA12_2_RC3_OP_CFG_ADDR                \
	MT6363_LDO_VA12_2_OP_CFG0
#define PMIC_RG_LDO_VA12_2_RC3_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VA12_2_RC3_OP_CFG_SHIFT               3
#define PMIC_RG_LDO_VA12_2_RC4_OP_CFG_ADDR                \
	MT6363_LDO_VA12_2_OP_CFG0
#define PMIC_RG_LDO_VA12_2_RC4_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VA12_2_RC4_OP_CFG_SHIFT               4
#define PMIC_RG_LDO_VA12_2_RC5_OP_CFG_ADDR                \
	MT6363_LDO_VA12_2_OP_CFG0
#define PMIC_RG_LDO_VA12_2_RC5_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VA12_2_RC5_OP_CFG_SHIFT               5
#define PMIC_RG_LDO_VA12_2_RC6_OP_CFG_ADDR                \
	MT6363_LDO_VA12_2_OP_CFG0
#define PMIC_RG_LDO_VA12_2_RC6_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VA12_2_RC6_OP_CFG_SHIFT               6
#define PMIC_RG_LDO_VA12_2_RC7_OP_CFG_ADDR                \
	MT6363_LDO_VA12_2_OP_CFG0
#define PMIC_RG_LDO_VA12_2_RC7_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VA12_2_RC7_OP_CFG_SHIFT               7
#define PMIC_RG_LDO_VA12_2_RC8_OP_CFG_ADDR                \
	MT6363_LDO_VA12_2_OP_CFG1
#define PMIC_RG_LDO_VA12_2_RC8_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VA12_2_RC8_OP_CFG_SHIFT               0
#define PMIC_RG_LDO_VA12_2_RC9_OP_CFG_ADDR                \
	MT6363_LDO_VA12_2_OP_CFG1
#define PMIC_RG_LDO_VA12_2_RC9_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VA12_2_RC9_OP_CFG_SHIFT               1
#define PMIC_RG_LDO_VA12_2_RC10_OP_CFG_ADDR               \
	MT6363_LDO_VA12_2_OP_CFG1
#define PMIC_RG_LDO_VA12_2_RC10_OP_CFG_MASK               0x1
#define PMIC_RG_LDO_VA12_2_RC10_OP_CFG_SHIFT              2
#define PMIC_RG_LDO_VA12_2_RC11_OP_CFG_ADDR               \
	MT6363_LDO_VA12_2_OP_CFG1
#define PMIC_RG_LDO_VA12_2_RC11_OP_CFG_MASK               0x1
#define PMIC_RG_LDO_VA12_2_RC11_OP_CFG_SHIFT              3
#define PMIC_RG_LDO_VA12_2_RC12_OP_CFG_ADDR               \
	MT6363_LDO_VA12_2_OP_CFG1
#define PMIC_RG_LDO_VA12_2_RC12_OP_CFG_MASK               0x1
#define PMIC_RG_LDO_VA12_2_RC12_OP_CFG_SHIFT              4
#define PMIC_RG_LDO_VA12_2_RC13_OP_CFG_ADDR               \
	MT6363_LDO_VA12_2_OP_CFG1
#define PMIC_RG_LDO_VA12_2_RC13_OP_CFG_MASK               0x1
#define PMIC_RG_LDO_VA12_2_RC13_OP_CFG_SHIFT              5
#define PMIC_RG_LDO_VA12_2_HW0_OP_CFG_ADDR                \
	MT6363_LDO_VA12_2_OP_CFG2
#define PMIC_RG_LDO_VA12_2_HW0_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VA12_2_HW0_OP_CFG_SHIFT               0
#define PMIC_RG_LDO_VA12_2_HW1_OP_CFG_ADDR                \
	MT6363_LDO_VA12_2_OP_CFG2
#define PMIC_RG_LDO_VA12_2_HW1_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VA12_2_HW1_OP_CFG_SHIFT               1
#define PMIC_RG_LDO_VA12_2_HW2_OP_CFG_ADDR                \
	MT6363_LDO_VA12_2_OP_CFG2
#define PMIC_RG_LDO_VA12_2_HW2_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VA12_2_HW2_OP_CFG_SHIFT               2
#define PMIC_RG_LDO_VA12_2_HW3_OP_CFG_ADDR                \
	MT6363_LDO_VA12_2_OP_CFG2
#define PMIC_RG_LDO_VA12_2_HW3_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VA12_2_HW3_OP_CFG_SHIFT               3
#define PMIC_RG_LDO_VA12_2_HW4_OP_CFG_ADDR                \
	MT6363_LDO_VA12_2_OP_CFG2
#define PMIC_RG_LDO_VA12_2_HW4_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VA12_2_HW4_OP_CFG_SHIFT               4
#define PMIC_RG_LDO_VA12_2_HW5_OP_CFG_ADDR                \
	MT6363_LDO_VA12_2_OP_CFG2
#define PMIC_RG_LDO_VA12_2_HW5_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VA12_2_HW5_OP_CFG_SHIFT               5
#define PMIC_RG_LDO_VA12_2_HW6_OP_CFG_ADDR                \
	MT6363_LDO_VA12_2_OP_CFG2
#define PMIC_RG_LDO_VA12_2_HW6_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VA12_2_HW6_OP_CFG_SHIFT               6
#define PMIC_RG_LDO_VA12_2_SW_OP_CFG_ADDR                 \
	MT6363_LDO_VA12_2_OP_CFG2
#define PMIC_RG_LDO_VA12_2_SW_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VA12_2_SW_OP_CFG_SHIFT                7
#define PMIC_RG_LDO_VA12_2_RC0_OP_MODE_ADDR               \
	MT6363_LDO_VA12_2_OP_MODE0
#define PMIC_RG_LDO_VA12_2_RC0_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VA12_2_RC0_OP_MODE_SHIFT              0
#define PMIC_RG_LDO_VA12_2_RC1_OP_MODE_ADDR               \
	MT6363_LDO_VA12_2_OP_MODE0
#define PMIC_RG_LDO_VA12_2_RC1_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VA12_2_RC1_OP_MODE_SHIFT              1
#define PMIC_RG_LDO_VA12_2_RC2_OP_MODE_ADDR               \
	MT6363_LDO_VA12_2_OP_MODE0
#define PMIC_RG_LDO_VA12_2_RC2_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VA12_2_RC2_OP_MODE_SHIFT              2
#define PMIC_RG_LDO_VA12_2_RC3_OP_MODE_ADDR               \
	MT6363_LDO_VA12_2_OP_MODE0
#define PMIC_RG_LDO_VA12_2_RC3_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VA12_2_RC3_OP_MODE_SHIFT              3
#define PMIC_RG_LDO_VA12_2_RC4_OP_MODE_ADDR               \
	MT6363_LDO_VA12_2_OP_MODE0
#define PMIC_RG_LDO_VA12_2_RC4_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VA12_2_RC4_OP_MODE_SHIFT              4
#define PMIC_RG_LDO_VA12_2_RC5_OP_MODE_ADDR               \
	MT6363_LDO_VA12_2_OP_MODE0
#define PMIC_RG_LDO_VA12_2_RC5_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VA12_2_RC5_OP_MODE_SHIFT              5
#define PMIC_RG_LDO_VA12_2_RC6_OP_MODE_ADDR               \
	MT6363_LDO_VA12_2_OP_MODE0
#define PMIC_RG_LDO_VA12_2_RC6_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VA12_2_RC6_OP_MODE_SHIFT              6
#define PMIC_RG_LDO_VA12_2_RC7_OP_MODE_ADDR               \
	MT6363_LDO_VA12_2_OP_MODE0
#define PMIC_RG_LDO_VA12_2_RC7_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VA12_2_RC7_OP_MODE_SHIFT              7
#define PMIC_RG_LDO_VA12_2_RC8_OP_MODE_ADDR               \
	MT6363_LDO_VA12_2_OP_MODE1
#define PMIC_RG_LDO_VA12_2_RC8_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VA12_2_RC8_OP_MODE_SHIFT              0
#define PMIC_RG_LDO_VA12_2_RC9_OP_MODE_ADDR               \
	MT6363_LDO_VA12_2_OP_MODE1
#define PMIC_RG_LDO_VA12_2_RC9_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VA12_2_RC9_OP_MODE_SHIFT              1
#define PMIC_RG_LDO_VA12_2_RC10_OP_MODE_ADDR              \
	MT6363_LDO_VA12_2_OP_MODE1
#define PMIC_RG_LDO_VA12_2_RC10_OP_MODE_MASK              0x1
#define PMIC_RG_LDO_VA12_2_RC10_OP_MODE_SHIFT             2
#define PMIC_RG_LDO_VA12_2_RC11_OP_MODE_ADDR              \
	MT6363_LDO_VA12_2_OP_MODE1
#define PMIC_RG_LDO_VA12_2_RC11_OP_MODE_MASK              0x1
#define PMIC_RG_LDO_VA12_2_RC11_OP_MODE_SHIFT             3
#define PMIC_RG_LDO_VA12_2_RC12_OP_MODE_ADDR              \
	MT6363_LDO_VA12_2_OP_MODE1
#define PMIC_RG_LDO_VA12_2_RC12_OP_MODE_MASK              0x1
#define PMIC_RG_LDO_VA12_2_RC12_OP_MODE_SHIFT             4
#define PMIC_RG_LDO_VA12_2_RC13_OP_MODE_ADDR              \
	MT6363_LDO_VA12_2_OP_MODE1
#define PMIC_RG_LDO_VA12_2_RC13_OP_MODE_MASK              0x1
#define PMIC_RG_LDO_VA12_2_RC13_OP_MODE_SHIFT             5
#define PMIC_RG_LDO_VA12_2_HW0_OP_MODE_ADDR               \
	MT6363_LDO_VA12_2_OP_MODE2
#define PMIC_RG_LDO_VA12_2_HW0_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VA12_2_HW0_OP_MODE_SHIFT              0
#define PMIC_RG_LDO_VA12_2_HW1_OP_MODE_ADDR               \
	MT6363_LDO_VA12_2_OP_MODE2
#define PMIC_RG_LDO_VA12_2_HW1_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VA12_2_HW1_OP_MODE_SHIFT              1
#define PMIC_RG_LDO_VA12_2_HW2_OP_MODE_ADDR               \
	MT6363_LDO_VA12_2_OP_MODE2
#define PMIC_RG_LDO_VA12_2_HW2_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VA12_2_HW2_OP_MODE_SHIFT              2
#define PMIC_RG_LDO_VA12_2_HW3_OP_MODE_ADDR               \
	MT6363_LDO_VA12_2_OP_MODE2
#define PMIC_RG_LDO_VA12_2_HW3_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VA12_2_HW3_OP_MODE_SHIFT              3
#define PMIC_RG_LDO_VA12_2_HW4_OP_MODE_ADDR               \
	MT6363_LDO_VA12_2_OP_MODE2
#define PMIC_RG_LDO_VA12_2_HW4_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VA12_2_HW4_OP_MODE_SHIFT              4
#define PMIC_RG_LDO_VA12_2_HW5_OP_MODE_ADDR               \
	MT6363_LDO_VA12_2_OP_MODE2
#define PMIC_RG_LDO_VA12_2_HW5_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VA12_2_HW5_OP_MODE_SHIFT              5
#define PMIC_RG_LDO_VA12_2_HW6_OP_MODE_ADDR               \
	MT6363_LDO_VA12_2_OP_MODE2
#define PMIC_RG_LDO_VA12_2_HW6_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VA12_2_HW6_OP_MODE_SHIFT              6
#define PMIC_RG_LDO_VA15_EN_ADDR                          \
	MT6363_LDO_VA15_CON0
#define PMIC_RG_LDO_VA15_EN_MASK                          0x1
#define PMIC_RG_LDO_VA15_EN_SHIFT                         0
#define PMIC_RG_LDO_VA15_LP_ADDR                          \
	MT6363_LDO_VA15_CON0
#define PMIC_RG_LDO_VA15_LP_MASK                          0x1
#define PMIC_RG_LDO_VA15_LP_SHIFT                         1
#define PMIC_RG_LDO_VA15_STBTD_ADDR                       \
	MT6363_LDO_VA15_CON1
#define PMIC_RG_LDO_VA15_STBTD_MASK                       0x3
#define PMIC_RG_LDO_VA15_STBTD_SHIFT                      0
#define PMIC_RG_LDO_VA15_ULP_ADDR                         \
	MT6363_LDO_VA15_CON1
#define PMIC_RG_LDO_VA15_ULP_MASK                         0x1
#define PMIC_RG_LDO_VA15_ULP_SHIFT                        2
#define PMIC_RG_LDO_VA15_ONLV_EN_ADDR                     \
	MT6363_LDO_VA15_CON1
#define PMIC_RG_LDO_VA15_ONLV_EN_MASK                     0x1
#define PMIC_RG_LDO_VA15_ONLV_EN_SHIFT                    3
#define PMIC_RG_LDO_VA15_OCFB_EN_ADDR                     \
	MT6363_LDO_VA15_CON1
#define PMIC_RG_LDO_VA15_OCFB_EN_MASK                     0x1
#define PMIC_RG_LDO_VA15_OCFB_EN_SHIFT                    4
#define PMIC_RG_LDO_VA15_OC_MODE_ADDR                     \
	MT6363_LDO_VA15_CON1
#define PMIC_RG_LDO_VA15_OC_MODE_MASK                     0x1
#define PMIC_RG_LDO_VA15_OC_MODE_SHIFT                    5
#define PMIC_RG_LDO_VA15_OC_TSEL_ADDR                     \
	MT6363_LDO_VA15_CON1
#define PMIC_RG_LDO_VA15_OC_TSEL_MASK                     0x1
#define PMIC_RG_LDO_VA15_OC_TSEL_SHIFT                    6
#define PMIC_RG_LDO_VA15_DUMMY_LOAD_ADDR                  \
	MT6363_LDO_VA15_CON2
#define PMIC_RG_LDO_VA15_DUMMY_LOAD_MASK                  0x3
#define PMIC_RG_LDO_VA15_DUMMY_LOAD_SHIFT                 0
#define PMIC_RG_LDO_VA15_STB_26M_CKEN_EN_ADDR             \
	MT6363_LDO_VA15_CON2
#define PMIC_RG_LDO_VA15_STB_26M_CKEN_EN_MASK             0x1
#define PMIC_RG_LDO_VA15_STB_26M_CKEN_EN_SHIFT            6
#define PMIC_RG_LDO_VA15_CK_SW_MODE_ADDR                  \
	MT6363_LDO_VA15_CON2
#define PMIC_RG_LDO_VA15_CK_SW_MODE_MASK                  0x1
#define PMIC_RG_LDO_VA15_CK_SW_MODE_SHIFT                 7
#define PMIC_RG_LDO_VA15_B_STB_FORCE_ADDR                 \
	MT6363_LDO_VA15_TEST_CON0
#define PMIC_RG_LDO_VA15_B_STB_FORCE_MASK                 0x1
#define PMIC_RG_LDO_VA15_B_STB_FORCE_SHIFT                4
#define PMIC_RG_LDO_VA15_L_STB_FORCE_ADDR                 \
	MT6363_LDO_VA15_TEST_CON0
#define PMIC_RG_LDO_VA15_L_STB_FORCE_MASK                 0x1
#define PMIC_RG_LDO_VA15_L_STB_FORCE_SHIFT                5
#define PMIC_DA_VA15_B_EN_ADDR                            \
	MT6363_LDO_VA15_MON
#define PMIC_DA_VA15_B_EN_MASK                            0x1
#define PMIC_DA_VA15_B_EN_SHIFT                           0
#define PMIC_DA_VA15_B_STB_ADDR                           \
	MT6363_LDO_VA15_MON
#define PMIC_DA_VA15_B_STB_MASK                           0x1
#define PMIC_DA_VA15_B_STB_SHIFT                          1
#define PMIC_DA_VA15_B_LP_ADDR                            \
	MT6363_LDO_VA15_MON
#define PMIC_DA_VA15_B_LP_MASK                            0x1
#define PMIC_DA_VA15_B_LP_SHIFT                           2
#define PMIC_DA_VA15_L_EN_ADDR                            \
	MT6363_LDO_VA15_MON
#define PMIC_DA_VA15_L_EN_MASK                            0x1
#define PMIC_DA_VA15_L_EN_SHIFT                           3
#define PMIC_DA_VA15_L_STB_ADDR                           \
	MT6363_LDO_VA15_MON
#define PMIC_DA_VA15_L_STB_MASK                           0x1
#define PMIC_DA_VA15_L_STB_SHIFT                          4
#define PMIC_DA_VA15_OCFB_EN_ADDR                         \
	MT6363_LDO_VA15_MON
#define PMIC_DA_VA15_OCFB_EN_MASK                         0x1
#define PMIC_DA_VA15_OCFB_EN_SHIFT                        5
#define PMIC_DA_VA15_DUMMY_LOAD_ADDR                      \
	MT6363_LDO_VA15_MON
#define PMIC_DA_VA15_DUMMY_LOAD_MASK                      0x3
#define PMIC_DA_VA15_DUMMY_LOAD_SHIFT                     6
#define PMIC_RG_LDO_VA15_RC0_OP_EN_ADDR                   \
	MT6363_LDO_VA15_OP_EN0
#define PMIC_RG_LDO_VA15_RC0_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VA15_RC0_OP_EN_SHIFT                  0
#define PMIC_RG_LDO_VA15_RC1_OP_EN_ADDR                   \
	MT6363_LDO_VA15_OP_EN0
#define PMIC_RG_LDO_VA15_RC1_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VA15_RC1_OP_EN_SHIFT                  1
#define PMIC_RG_LDO_VA15_RC2_OP_EN_ADDR                   \
	MT6363_LDO_VA15_OP_EN0
#define PMIC_RG_LDO_VA15_RC2_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VA15_RC2_OP_EN_SHIFT                  2
#define PMIC_RG_LDO_VA15_RC3_OP_EN_ADDR                   \
	MT6363_LDO_VA15_OP_EN0
#define PMIC_RG_LDO_VA15_RC3_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VA15_RC3_OP_EN_SHIFT                  3
#define PMIC_RG_LDO_VA15_RC4_OP_EN_ADDR                   \
	MT6363_LDO_VA15_OP_EN0
#define PMIC_RG_LDO_VA15_RC4_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VA15_RC4_OP_EN_SHIFT                  4
#define PMIC_RG_LDO_VA15_RC5_OP_EN_ADDR                   \
	MT6363_LDO_VA15_OP_EN0
#define PMIC_RG_LDO_VA15_RC5_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VA15_RC5_OP_EN_SHIFT                  5
#define PMIC_RG_LDO_VA15_RC6_OP_EN_ADDR                   \
	MT6363_LDO_VA15_OP_EN0
#define PMIC_RG_LDO_VA15_RC6_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VA15_RC6_OP_EN_SHIFT                  6
#define PMIC_RG_LDO_VA15_RC7_OP_EN_ADDR                   \
	MT6363_LDO_VA15_OP_EN0
#define PMIC_RG_LDO_VA15_RC7_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VA15_RC7_OP_EN_SHIFT                  7
#define PMIC_RG_LDO_VA15_RC8_OP_EN_ADDR                   \
	MT6363_LDO_VA15_OP_EN1
#define PMIC_RG_LDO_VA15_RC8_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VA15_RC8_OP_EN_SHIFT                  0
#define PMIC_RG_LDO_VA15_RC9_OP_EN_ADDR                   \
	MT6363_LDO_VA15_OP_EN1
#define PMIC_RG_LDO_VA15_RC9_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VA15_RC9_OP_EN_SHIFT                  1
#define PMIC_RG_LDO_VA15_RC10_OP_EN_ADDR                  \
	MT6363_LDO_VA15_OP_EN1
#define PMIC_RG_LDO_VA15_RC10_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VA15_RC10_OP_EN_SHIFT                 2
#define PMIC_RG_LDO_VA15_RC11_OP_EN_ADDR                  \
	MT6363_LDO_VA15_OP_EN1
#define PMIC_RG_LDO_VA15_RC11_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VA15_RC11_OP_EN_SHIFT                 3
#define PMIC_RG_LDO_VA15_RC12_OP_EN_ADDR                  \
	MT6363_LDO_VA15_OP_EN1
#define PMIC_RG_LDO_VA15_RC12_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VA15_RC12_OP_EN_SHIFT                 4
#define PMIC_RG_LDO_VA15_RC13_OP_EN_ADDR                  \
	MT6363_LDO_VA15_OP_EN1
#define PMIC_RG_LDO_VA15_RC13_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VA15_RC13_OP_EN_SHIFT                 5
#define PMIC_RG_LDO_VA15_HW0_OP_EN_ADDR                   \
	MT6363_LDO_VA15_OP_EN2
#define PMIC_RG_LDO_VA15_HW0_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VA15_HW0_OP_EN_SHIFT                  0
#define PMIC_RG_LDO_VA15_HW1_OP_EN_ADDR                   \
	MT6363_LDO_VA15_OP_EN2
#define PMIC_RG_LDO_VA15_HW1_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VA15_HW1_OP_EN_SHIFT                  1
#define PMIC_RG_LDO_VA15_HW2_OP_EN_ADDR                   \
	MT6363_LDO_VA15_OP_EN2
#define PMIC_RG_LDO_VA15_HW2_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VA15_HW2_OP_EN_SHIFT                  2
#define PMIC_RG_LDO_VA15_HW3_OP_EN_ADDR                   \
	MT6363_LDO_VA15_OP_EN2
#define PMIC_RG_LDO_VA15_HW3_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VA15_HW3_OP_EN_SHIFT                  3
#define PMIC_RG_LDO_VA15_HW4_OP_EN_ADDR                   \
	MT6363_LDO_VA15_OP_EN2
#define PMIC_RG_LDO_VA15_HW4_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VA15_HW4_OP_EN_SHIFT                  4
#define PMIC_RG_LDO_VA15_HW5_OP_EN_ADDR                   \
	MT6363_LDO_VA15_OP_EN2
#define PMIC_RG_LDO_VA15_HW5_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VA15_HW5_OP_EN_SHIFT                  5
#define PMIC_RG_LDO_VA15_HW6_OP_EN_ADDR                   \
	MT6363_LDO_VA15_OP_EN2
#define PMIC_RG_LDO_VA15_HW6_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VA15_HW6_OP_EN_SHIFT                  6
#define PMIC_RG_LDO_VA15_SW_OP_EN_ADDR                    \
	MT6363_LDO_VA15_OP_EN2
#define PMIC_RG_LDO_VA15_SW_OP_EN_MASK                    0x1
#define PMIC_RG_LDO_VA15_SW_OP_EN_SHIFT                   7
#define PMIC_RG_LDO_VA15_RC0_OP_CFG_ADDR                  \
	MT6363_LDO_VA15_OP_CFG0
#define PMIC_RG_LDO_VA15_RC0_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VA15_RC0_OP_CFG_SHIFT                 0
#define PMIC_RG_LDO_VA15_RC1_OP_CFG_ADDR                  \
	MT6363_LDO_VA15_OP_CFG0
#define PMIC_RG_LDO_VA15_RC1_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VA15_RC1_OP_CFG_SHIFT                 1
#define PMIC_RG_LDO_VA15_RC2_OP_CFG_ADDR                  \
	MT6363_LDO_VA15_OP_CFG0
#define PMIC_RG_LDO_VA15_RC2_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VA15_RC2_OP_CFG_SHIFT                 2
#define PMIC_RG_LDO_VA15_RC3_OP_CFG_ADDR                  \
	MT6363_LDO_VA15_OP_CFG0
#define PMIC_RG_LDO_VA15_RC3_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VA15_RC3_OP_CFG_SHIFT                 3
#define PMIC_RG_LDO_VA15_RC4_OP_CFG_ADDR                  \
	MT6363_LDO_VA15_OP_CFG0
#define PMIC_RG_LDO_VA15_RC4_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VA15_RC4_OP_CFG_SHIFT                 4
#define PMIC_RG_LDO_VA15_RC5_OP_CFG_ADDR                  \
	MT6363_LDO_VA15_OP_CFG0
#define PMIC_RG_LDO_VA15_RC5_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VA15_RC5_OP_CFG_SHIFT                 5
#define PMIC_RG_LDO_VA15_RC6_OP_CFG_ADDR                  \
	MT6363_LDO_VA15_OP_CFG0
#define PMIC_RG_LDO_VA15_RC6_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VA15_RC6_OP_CFG_SHIFT                 6
#define PMIC_RG_LDO_VA15_RC7_OP_CFG_ADDR                  \
	MT6363_LDO_VA15_OP_CFG0
#define PMIC_RG_LDO_VA15_RC7_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VA15_RC7_OP_CFG_SHIFT                 7
#define PMIC_RG_LDO_VA15_RC8_OP_CFG_ADDR                  \
	MT6363_LDO_VA15_OP_CFG1
#define PMIC_RG_LDO_VA15_RC8_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VA15_RC8_OP_CFG_SHIFT                 0
#define PMIC_RG_LDO_VA15_RC9_OP_CFG_ADDR                  \
	MT6363_LDO_VA15_OP_CFG1
#define PMIC_RG_LDO_VA15_RC9_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VA15_RC9_OP_CFG_SHIFT                 1
#define PMIC_RG_LDO_VA15_RC10_OP_CFG_ADDR                 \
	MT6363_LDO_VA15_OP_CFG1
#define PMIC_RG_LDO_VA15_RC10_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VA15_RC10_OP_CFG_SHIFT                2
#define PMIC_RG_LDO_VA15_RC11_OP_CFG_ADDR                 \
	MT6363_LDO_VA15_OP_CFG1
#define PMIC_RG_LDO_VA15_RC11_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VA15_RC11_OP_CFG_SHIFT                3
#define PMIC_RG_LDO_VA15_RC12_OP_CFG_ADDR                 \
	MT6363_LDO_VA15_OP_CFG1
#define PMIC_RG_LDO_VA15_RC12_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VA15_RC12_OP_CFG_SHIFT                4
#define PMIC_RG_LDO_VA15_RC13_OP_CFG_ADDR                 \
	MT6363_LDO_VA15_OP_CFG1
#define PMIC_RG_LDO_VA15_RC13_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VA15_RC13_OP_CFG_SHIFT                5
#define PMIC_RG_LDO_VA15_HW0_OP_CFG_ADDR                  \
	MT6363_LDO_VA15_OP_CFG2
#define PMIC_RG_LDO_VA15_HW0_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VA15_HW0_OP_CFG_SHIFT                 0
#define PMIC_RG_LDO_VA15_HW1_OP_CFG_ADDR                  \
	MT6363_LDO_VA15_OP_CFG2
#define PMIC_RG_LDO_VA15_HW1_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VA15_HW1_OP_CFG_SHIFT                 1
#define PMIC_RG_LDO_VA15_HW2_OP_CFG_ADDR                  \
	MT6363_LDO_VA15_OP_CFG2
#define PMIC_RG_LDO_VA15_HW2_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VA15_HW2_OP_CFG_SHIFT                 2
#define PMIC_RG_LDO_VA15_HW3_OP_CFG_ADDR                  \
	MT6363_LDO_VA15_OP_CFG2
#define PMIC_RG_LDO_VA15_HW3_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VA15_HW3_OP_CFG_SHIFT                 3
#define PMIC_RG_LDO_VA15_HW4_OP_CFG_ADDR                  \
	MT6363_LDO_VA15_OP_CFG2
#define PMIC_RG_LDO_VA15_HW4_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VA15_HW4_OP_CFG_SHIFT                 4
#define PMIC_RG_LDO_VA15_HW5_OP_CFG_ADDR                  \
	MT6363_LDO_VA15_OP_CFG2
#define PMIC_RG_LDO_VA15_HW5_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VA15_HW5_OP_CFG_SHIFT                 5
#define PMIC_RG_LDO_VA15_HW6_OP_CFG_ADDR                  \
	MT6363_LDO_VA15_OP_CFG2
#define PMIC_RG_LDO_VA15_HW6_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VA15_HW6_OP_CFG_SHIFT                 6
#define PMIC_RG_LDO_VA15_SW_OP_CFG_ADDR                   \
	MT6363_LDO_VA15_OP_CFG2
#define PMIC_RG_LDO_VA15_SW_OP_CFG_MASK                   0x1
#define PMIC_RG_LDO_VA15_SW_OP_CFG_SHIFT                  7
#define PMIC_RG_LDO_VA15_RC0_OP_MODE_ADDR                 \
	MT6363_LDO_VA15_OP_MODE0
#define PMIC_RG_LDO_VA15_RC0_OP_MODE_MASK                 0x1
#define PMIC_RG_LDO_VA15_RC0_OP_MODE_SHIFT                0
#define PMIC_RG_LDO_VA15_RC1_OP_MODE_ADDR                 \
	MT6363_LDO_VA15_OP_MODE0
#define PMIC_RG_LDO_VA15_RC1_OP_MODE_MASK                 0x1
#define PMIC_RG_LDO_VA15_RC1_OP_MODE_SHIFT                1
#define PMIC_RG_LDO_VA15_RC2_OP_MODE_ADDR                 \
	MT6363_LDO_VA15_OP_MODE0
#define PMIC_RG_LDO_VA15_RC2_OP_MODE_MASK                 0x1
#define PMIC_RG_LDO_VA15_RC2_OP_MODE_SHIFT                2
#define PMIC_RG_LDO_VA15_RC3_OP_MODE_ADDR                 \
	MT6363_LDO_VA15_OP_MODE0
#define PMIC_RG_LDO_VA15_RC3_OP_MODE_MASK                 0x1
#define PMIC_RG_LDO_VA15_RC3_OP_MODE_SHIFT                3
#define PMIC_RG_LDO_VA15_RC4_OP_MODE_ADDR                 \
	MT6363_LDO_VA15_OP_MODE0
#define PMIC_RG_LDO_VA15_RC4_OP_MODE_MASK                 0x1
#define PMIC_RG_LDO_VA15_RC4_OP_MODE_SHIFT                4
#define PMIC_RG_LDO_VA15_RC5_OP_MODE_ADDR                 \
	MT6363_LDO_VA15_OP_MODE0
#define PMIC_RG_LDO_VA15_RC5_OP_MODE_MASK                 0x1
#define PMIC_RG_LDO_VA15_RC5_OP_MODE_SHIFT                5
#define PMIC_RG_LDO_VA15_RC6_OP_MODE_ADDR                 \
	MT6363_LDO_VA15_OP_MODE0
#define PMIC_RG_LDO_VA15_RC6_OP_MODE_MASK                 0x1
#define PMIC_RG_LDO_VA15_RC6_OP_MODE_SHIFT                6
#define PMIC_RG_LDO_VA15_RC7_OP_MODE_ADDR                 \
	MT6363_LDO_VA15_OP_MODE0
#define PMIC_RG_LDO_VA15_RC7_OP_MODE_MASK                 0x1
#define PMIC_RG_LDO_VA15_RC7_OP_MODE_SHIFT                7
#define PMIC_RG_LDO_VA15_RC8_OP_MODE_ADDR                 \
	MT6363_LDO_VA15_OP_MODE1
#define PMIC_RG_LDO_VA15_RC8_OP_MODE_MASK                 0x1
#define PMIC_RG_LDO_VA15_RC8_OP_MODE_SHIFT                0
#define PMIC_RG_LDO_VA15_RC9_OP_MODE_ADDR                 \
	MT6363_LDO_VA15_OP_MODE1
#define PMIC_RG_LDO_VA15_RC9_OP_MODE_MASK                 0x1
#define PMIC_RG_LDO_VA15_RC9_OP_MODE_SHIFT                1
#define PMIC_RG_LDO_VA15_RC10_OP_MODE_ADDR                \
	MT6363_LDO_VA15_OP_MODE1
#define PMIC_RG_LDO_VA15_RC10_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VA15_RC10_OP_MODE_SHIFT               2
#define PMIC_RG_LDO_VA15_RC11_OP_MODE_ADDR                \
	MT6363_LDO_VA15_OP_MODE1
#define PMIC_RG_LDO_VA15_RC11_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VA15_RC11_OP_MODE_SHIFT               3
#define PMIC_RG_LDO_VA15_RC12_OP_MODE_ADDR                \
	MT6363_LDO_VA15_OP_MODE1
#define PMIC_RG_LDO_VA15_RC12_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VA15_RC12_OP_MODE_SHIFT               4
#define PMIC_RG_LDO_VA15_RC13_OP_MODE_ADDR                \
	MT6363_LDO_VA15_OP_MODE1
#define PMIC_RG_LDO_VA15_RC13_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VA15_RC13_OP_MODE_SHIFT               5
#define PMIC_RG_LDO_VA15_HW0_OP_MODE_ADDR                 \
	MT6363_LDO_VA15_OP_MODE2
#define PMIC_RG_LDO_VA15_HW0_OP_MODE_MASK                 0x1
#define PMIC_RG_LDO_VA15_HW0_OP_MODE_SHIFT                0
#define PMIC_RG_LDO_VA15_HW1_OP_MODE_ADDR                 \
	MT6363_LDO_VA15_OP_MODE2
#define PMIC_RG_LDO_VA15_HW1_OP_MODE_MASK                 0x1
#define PMIC_RG_LDO_VA15_HW1_OP_MODE_SHIFT                1
#define PMIC_RG_LDO_VA15_HW2_OP_MODE_ADDR                 \
	MT6363_LDO_VA15_OP_MODE2
#define PMIC_RG_LDO_VA15_HW2_OP_MODE_MASK                 0x1
#define PMIC_RG_LDO_VA15_HW2_OP_MODE_SHIFT                2
#define PMIC_RG_LDO_VA15_HW3_OP_MODE_ADDR                 \
	MT6363_LDO_VA15_OP_MODE2
#define PMIC_RG_LDO_VA15_HW3_OP_MODE_MASK                 0x1
#define PMIC_RG_LDO_VA15_HW3_OP_MODE_SHIFT                3
#define PMIC_RG_LDO_VA15_HW4_OP_MODE_ADDR                 \
	MT6363_LDO_VA15_OP_MODE2
#define PMIC_RG_LDO_VA15_HW4_OP_MODE_MASK                 0x1
#define PMIC_RG_LDO_VA15_HW4_OP_MODE_SHIFT                4
#define PMIC_RG_LDO_VA15_HW5_OP_MODE_ADDR                 \
	MT6363_LDO_VA15_OP_MODE2
#define PMIC_RG_LDO_VA15_HW5_OP_MODE_MASK                 0x1
#define PMIC_RG_LDO_VA15_HW5_OP_MODE_SHIFT                5
#define PMIC_RG_LDO_VA15_HW6_OP_MODE_ADDR                 \
	MT6363_LDO_VA15_OP_MODE2
#define PMIC_RG_LDO_VA15_HW6_OP_MODE_MASK                 0x1
#define PMIC_RG_LDO_VA15_HW6_OP_MODE_SHIFT                6
#define PMIC_RG_LDO_VM18_EN_ADDR                          \
	MT6363_LDO_VM18_CON0
#define PMIC_RG_LDO_VM18_EN_MASK                          0x1
#define PMIC_RG_LDO_VM18_EN_SHIFT                         0
#define PMIC_RG_LDO_VM18_LP_ADDR                          \
	MT6363_LDO_VM18_CON0
#define PMIC_RG_LDO_VM18_LP_MASK                          0x1
#define PMIC_RG_LDO_VM18_LP_SHIFT                         1
#define PMIC_RG_LDO_VM18_STBTD_ADDR                       \
	MT6363_LDO_VM18_CON1
#define PMIC_RG_LDO_VM18_STBTD_MASK                       0x3
#define PMIC_RG_LDO_VM18_STBTD_SHIFT                      0
#define PMIC_RG_LDO_VM18_ULP_ADDR                         \
	MT6363_LDO_VM18_CON1
#define PMIC_RG_LDO_VM18_ULP_MASK                         0x1
#define PMIC_RG_LDO_VM18_ULP_SHIFT                        2
#define PMIC_RG_LDO_VM18_ONLV_EN_ADDR                     \
	MT6363_LDO_VM18_CON1
#define PMIC_RG_LDO_VM18_ONLV_EN_MASK                     0x1
#define PMIC_RG_LDO_VM18_ONLV_EN_SHIFT                    3
#define PMIC_RG_LDO_VM18_OCFB_EN_ADDR                     \
	MT6363_LDO_VM18_CON1
#define PMIC_RG_LDO_VM18_OCFB_EN_MASK                     0x1
#define PMIC_RG_LDO_VM18_OCFB_EN_SHIFT                    4
#define PMIC_RG_LDO_VM18_OC_MODE_ADDR                     \
	MT6363_LDO_VM18_CON1
#define PMIC_RG_LDO_VM18_OC_MODE_MASK                     0x1
#define PMIC_RG_LDO_VM18_OC_MODE_SHIFT                    5
#define PMIC_RG_LDO_VM18_OC_TSEL_ADDR                     \
	MT6363_LDO_VM18_CON1
#define PMIC_RG_LDO_VM18_OC_TSEL_MASK                     0x1
#define PMIC_RG_LDO_VM18_OC_TSEL_SHIFT                    6
#define PMIC_RG_LDO_VM18_DUMMY_LOAD_ADDR                  \
	MT6363_LDO_VM18_CON2
#define PMIC_RG_LDO_VM18_DUMMY_LOAD_MASK                  0x3
#define PMIC_RG_LDO_VM18_DUMMY_LOAD_SHIFT                 0
#define PMIC_RG_LDO_VM18_STB_26M_CKEN_EN_ADDR             \
	MT6363_LDO_VM18_CON2
#define PMIC_RG_LDO_VM18_STB_26M_CKEN_EN_MASK             0x1
#define PMIC_RG_LDO_VM18_STB_26M_CKEN_EN_SHIFT            6
#define PMIC_RG_LDO_VM18_CK_SW_MODE_ADDR                  \
	MT6363_LDO_VM18_CON2
#define PMIC_RG_LDO_VM18_CK_SW_MODE_MASK                  0x1
#define PMIC_RG_LDO_VM18_CK_SW_MODE_SHIFT                 7
#define PMIC_RG_LDO_VM18_B_STB_FORCE_ADDR                 \
	MT6363_LDO_VM18_TEST_CON0
#define PMIC_RG_LDO_VM18_B_STB_FORCE_MASK                 0x1
#define PMIC_RG_LDO_VM18_B_STB_FORCE_SHIFT                4
#define PMIC_RG_LDO_VM18_L_STB_FORCE_ADDR                 \
	MT6363_LDO_VM18_TEST_CON0
#define PMIC_RG_LDO_VM18_L_STB_FORCE_MASK                 0x1
#define PMIC_RG_LDO_VM18_L_STB_FORCE_SHIFT                5
#define PMIC_DA_VM18_B_EN_ADDR                            \
	MT6363_LDO_VM18_MON
#define PMIC_DA_VM18_B_EN_MASK                            0x1
#define PMIC_DA_VM18_B_EN_SHIFT                           0
#define PMIC_DA_VM18_B_STB_ADDR                           \
	MT6363_LDO_VM18_MON
#define PMIC_DA_VM18_B_STB_MASK                           0x1
#define PMIC_DA_VM18_B_STB_SHIFT                          1
#define PMIC_DA_VM18_B_LP_ADDR                            \
	MT6363_LDO_VM18_MON
#define PMIC_DA_VM18_B_LP_MASK                            0x1
#define PMIC_DA_VM18_B_LP_SHIFT                           2
#define PMIC_DA_VM18_L_EN_ADDR                            \
	MT6363_LDO_VM18_MON
#define PMIC_DA_VM18_L_EN_MASK                            0x1
#define PMIC_DA_VM18_L_EN_SHIFT                           3
#define PMIC_DA_VM18_L_STB_ADDR                           \
	MT6363_LDO_VM18_MON
#define PMIC_DA_VM18_L_STB_MASK                           0x1
#define PMIC_DA_VM18_L_STB_SHIFT                          4
#define PMIC_DA_VM18_OCFB_EN_ADDR                         \
	MT6363_LDO_VM18_MON
#define PMIC_DA_VM18_OCFB_EN_MASK                         0x1
#define PMIC_DA_VM18_OCFB_EN_SHIFT                        5
#define PMIC_DA_VM18_DUMMY_LOAD_ADDR                      \
	MT6363_LDO_VM18_MON
#define PMIC_DA_VM18_DUMMY_LOAD_MASK                      0x3
#define PMIC_DA_VM18_DUMMY_LOAD_SHIFT                     6
#define PMIC_RG_LDO_VM18_RC0_OP_EN_ADDR                   \
	MT6363_LDO_VM18_OP_EN0
#define PMIC_RG_LDO_VM18_RC0_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VM18_RC0_OP_EN_SHIFT                  0
#define PMIC_RG_LDO_VM18_RC1_OP_EN_ADDR                   \
	MT6363_LDO_VM18_OP_EN0
#define PMIC_RG_LDO_VM18_RC1_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VM18_RC1_OP_EN_SHIFT                  1
#define PMIC_RG_LDO_VM18_RC2_OP_EN_ADDR                   \
	MT6363_LDO_VM18_OP_EN0
#define PMIC_RG_LDO_VM18_RC2_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VM18_RC2_OP_EN_SHIFT                  2
#define PMIC_RG_LDO_VM18_RC3_OP_EN_ADDR                   \
	MT6363_LDO_VM18_OP_EN0
#define PMIC_RG_LDO_VM18_RC3_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VM18_RC3_OP_EN_SHIFT                  3
#define PMIC_RG_LDO_VM18_RC4_OP_EN_ADDR                   \
	MT6363_LDO_VM18_OP_EN0
#define PMIC_RG_LDO_VM18_RC4_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VM18_RC4_OP_EN_SHIFT                  4
#define PMIC_RG_LDO_VM18_RC5_OP_EN_ADDR                   \
	MT6363_LDO_VM18_OP_EN0
#define PMIC_RG_LDO_VM18_RC5_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VM18_RC5_OP_EN_SHIFT                  5
#define PMIC_RG_LDO_VM18_RC6_OP_EN_ADDR                   \
	MT6363_LDO_VM18_OP_EN0
#define PMIC_RG_LDO_VM18_RC6_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VM18_RC6_OP_EN_SHIFT                  6
#define PMIC_RG_LDO_VM18_RC7_OP_EN_ADDR                   \
	MT6363_LDO_VM18_OP_EN0
#define PMIC_RG_LDO_VM18_RC7_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VM18_RC7_OP_EN_SHIFT                  7
#define PMIC_RG_LDO_VM18_RC8_OP_EN_ADDR                   \
	MT6363_LDO_VM18_OP_EN1
#define PMIC_RG_LDO_VM18_RC8_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VM18_RC8_OP_EN_SHIFT                  0
#define PMIC_RG_LDO_VM18_RC9_OP_EN_ADDR                   \
	MT6363_LDO_VM18_OP_EN1
#define PMIC_RG_LDO_VM18_RC9_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VM18_RC9_OP_EN_SHIFT                  1
#define PMIC_RG_LDO_VM18_RC10_OP_EN_ADDR                  \
	MT6363_LDO_VM18_OP_EN1
#define PMIC_RG_LDO_VM18_RC10_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VM18_RC10_OP_EN_SHIFT                 2
#define PMIC_RG_LDO_VM18_RC11_OP_EN_ADDR                  \
	MT6363_LDO_VM18_OP_EN1
#define PMIC_RG_LDO_VM18_RC11_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VM18_RC11_OP_EN_SHIFT                 3
#define PMIC_RG_LDO_VM18_RC12_OP_EN_ADDR                  \
	MT6363_LDO_VM18_OP_EN1
#define PMIC_RG_LDO_VM18_RC12_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VM18_RC12_OP_EN_SHIFT                 4
#define PMIC_RG_LDO_VM18_RC13_OP_EN_ADDR                  \
	MT6363_LDO_VM18_OP_EN1
#define PMIC_RG_LDO_VM18_RC13_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VM18_RC13_OP_EN_SHIFT                 5
#define PMIC_RG_LDO_VM18_HW0_OP_EN_ADDR                   \
	MT6363_LDO_VM18_OP_EN2
#define PMIC_RG_LDO_VM18_HW0_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VM18_HW0_OP_EN_SHIFT                  0
#define PMIC_RG_LDO_VM18_HW1_OP_EN_ADDR                   \
	MT6363_LDO_VM18_OP_EN2
#define PMIC_RG_LDO_VM18_HW1_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VM18_HW1_OP_EN_SHIFT                  1
#define PMIC_RG_LDO_VM18_HW2_OP_EN_ADDR                   \
	MT6363_LDO_VM18_OP_EN2
#define PMIC_RG_LDO_VM18_HW2_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VM18_HW2_OP_EN_SHIFT                  2
#define PMIC_RG_LDO_VM18_HW3_OP_EN_ADDR                   \
	MT6363_LDO_VM18_OP_EN2
#define PMIC_RG_LDO_VM18_HW3_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VM18_HW3_OP_EN_SHIFT                  3
#define PMIC_RG_LDO_VM18_HW4_OP_EN_ADDR                   \
	MT6363_LDO_VM18_OP_EN2
#define PMIC_RG_LDO_VM18_HW4_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VM18_HW4_OP_EN_SHIFT                  4
#define PMIC_RG_LDO_VM18_HW5_OP_EN_ADDR                   \
	MT6363_LDO_VM18_OP_EN2
#define PMIC_RG_LDO_VM18_HW5_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VM18_HW5_OP_EN_SHIFT                  5
#define PMIC_RG_LDO_VM18_HW6_OP_EN_ADDR                   \
	MT6363_LDO_VM18_OP_EN2
#define PMIC_RG_LDO_VM18_HW6_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VM18_HW6_OP_EN_SHIFT                  6
#define PMIC_RG_LDO_VM18_SW_OP_EN_ADDR                    \
	MT6363_LDO_VM18_OP_EN2
#define PMIC_RG_LDO_VM18_SW_OP_EN_MASK                    0x1
#define PMIC_RG_LDO_VM18_SW_OP_EN_SHIFT                   7
#define PMIC_RG_LDO_VM18_RC0_OP_CFG_ADDR                  \
	MT6363_LDO_VM18_OP_CFG0
#define PMIC_RG_LDO_VM18_RC0_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VM18_RC0_OP_CFG_SHIFT                 0
#define PMIC_RG_LDO_VM18_RC1_OP_CFG_ADDR                  \
	MT6363_LDO_VM18_OP_CFG0
#define PMIC_RG_LDO_VM18_RC1_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VM18_RC1_OP_CFG_SHIFT                 1
#define PMIC_RG_LDO_VM18_RC2_OP_CFG_ADDR                  \
	MT6363_LDO_VM18_OP_CFG0
#define PMIC_RG_LDO_VM18_RC2_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VM18_RC2_OP_CFG_SHIFT                 2
#define PMIC_RG_LDO_VM18_RC3_OP_CFG_ADDR                  \
	MT6363_LDO_VM18_OP_CFG0
#define PMIC_RG_LDO_VM18_RC3_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VM18_RC3_OP_CFG_SHIFT                 3
#define PMIC_RG_LDO_VM18_RC4_OP_CFG_ADDR                  \
	MT6363_LDO_VM18_OP_CFG0
#define PMIC_RG_LDO_VM18_RC4_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VM18_RC4_OP_CFG_SHIFT                 4
#define PMIC_RG_LDO_VM18_RC5_OP_CFG_ADDR                  \
	MT6363_LDO_VM18_OP_CFG0
#define PMIC_RG_LDO_VM18_RC5_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VM18_RC5_OP_CFG_SHIFT                 5
#define PMIC_RG_LDO_VM18_RC6_OP_CFG_ADDR                  \
	MT6363_LDO_VM18_OP_CFG0
#define PMIC_RG_LDO_VM18_RC6_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VM18_RC6_OP_CFG_SHIFT                 6
#define PMIC_RG_LDO_VM18_RC7_OP_CFG_ADDR                  \
	MT6363_LDO_VM18_OP_CFG0
#define PMIC_RG_LDO_VM18_RC7_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VM18_RC7_OP_CFG_SHIFT                 7
#define PMIC_RG_LDO_VM18_RC8_OP_CFG_ADDR                  \
	MT6363_LDO_VM18_OP_CFG1
#define PMIC_RG_LDO_VM18_RC8_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VM18_RC8_OP_CFG_SHIFT                 0
#define PMIC_RG_LDO_VM18_RC9_OP_CFG_ADDR                  \
	MT6363_LDO_VM18_OP_CFG1
#define PMIC_RG_LDO_VM18_RC9_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VM18_RC9_OP_CFG_SHIFT                 1
#define PMIC_RG_LDO_VM18_RC10_OP_CFG_ADDR                 \
	MT6363_LDO_VM18_OP_CFG1
#define PMIC_RG_LDO_VM18_RC10_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VM18_RC10_OP_CFG_SHIFT                2
#define PMIC_RG_LDO_VM18_RC11_OP_CFG_ADDR                 \
	MT6363_LDO_VM18_OP_CFG1
#define PMIC_RG_LDO_VM18_RC11_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VM18_RC11_OP_CFG_SHIFT                3
#define PMIC_RG_LDO_VM18_RC12_OP_CFG_ADDR                 \
	MT6363_LDO_VM18_OP_CFG1
#define PMIC_RG_LDO_VM18_RC12_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VM18_RC12_OP_CFG_SHIFT                4
#define PMIC_RG_LDO_VM18_RC13_OP_CFG_ADDR                 \
	MT6363_LDO_VM18_OP_CFG1
#define PMIC_RG_LDO_VM18_RC13_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VM18_RC13_OP_CFG_SHIFT                5
#define PMIC_RG_LDO_VM18_HW0_OP_CFG_ADDR                  \
	MT6363_LDO_VM18_OP_CFG2
#define PMIC_RG_LDO_VM18_HW0_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VM18_HW0_OP_CFG_SHIFT                 0
#define PMIC_RG_LDO_VM18_HW1_OP_CFG_ADDR                  \
	MT6363_LDO_VM18_OP_CFG2
#define PMIC_RG_LDO_VM18_HW1_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VM18_HW1_OP_CFG_SHIFT                 1
#define PMIC_RG_LDO_VM18_HW2_OP_CFG_ADDR                  \
	MT6363_LDO_VM18_OP_CFG2
#define PMIC_RG_LDO_VM18_HW2_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VM18_HW2_OP_CFG_SHIFT                 2
#define PMIC_RG_LDO_VM18_HW3_OP_CFG_ADDR                  \
	MT6363_LDO_VM18_OP_CFG2
#define PMIC_RG_LDO_VM18_HW3_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VM18_HW3_OP_CFG_SHIFT                 3
#define PMIC_RG_LDO_VM18_HW4_OP_CFG_ADDR                  \
	MT6363_LDO_VM18_OP_CFG2
#define PMIC_RG_LDO_VM18_HW4_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VM18_HW4_OP_CFG_SHIFT                 4
#define PMIC_RG_LDO_VM18_HW5_OP_CFG_ADDR                  \
	MT6363_LDO_VM18_OP_CFG2
#define PMIC_RG_LDO_VM18_HW5_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VM18_HW5_OP_CFG_SHIFT                 5
#define PMIC_RG_LDO_VM18_HW6_OP_CFG_ADDR                  \
	MT6363_LDO_VM18_OP_CFG2
#define PMIC_RG_LDO_VM18_HW6_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VM18_HW6_OP_CFG_SHIFT                 6
#define PMIC_RG_LDO_VM18_SW_OP_CFG_ADDR                   \
	MT6363_LDO_VM18_OP_CFG2
#define PMIC_RG_LDO_VM18_SW_OP_CFG_MASK                   0x1
#define PMIC_RG_LDO_VM18_SW_OP_CFG_SHIFT                  7
#define PMIC_RG_LDO_VM18_RC0_OP_MODE_ADDR                 \
	MT6363_LDO_VM18_OP_MODE0
#define PMIC_RG_LDO_VM18_RC0_OP_MODE_MASK                 0x1
#define PMIC_RG_LDO_VM18_RC0_OP_MODE_SHIFT                0
#define PMIC_RG_LDO_VM18_RC1_OP_MODE_ADDR                 \
	MT6363_LDO_VM18_OP_MODE0
#define PMIC_RG_LDO_VM18_RC1_OP_MODE_MASK                 0x1
#define PMIC_RG_LDO_VM18_RC1_OP_MODE_SHIFT                1
#define PMIC_RG_LDO_VM18_RC2_OP_MODE_ADDR                 \
	MT6363_LDO_VM18_OP_MODE0
#define PMIC_RG_LDO_VM18_RC2_OP_MODE_MASK                 0x1
#define PMIC_RG_LDO_VM18_RC2_OP_MODE_SHIFT                2
#define PMIC_RG_LDO_VM18_RC3_OP_MODE_ADDR                 \
	MT6363_LDO_VM18_OP_MODE0
#define PMIC_RG_LDO_VM18_RC3_OP_MODE_MASK                 0x1
#define PMIC_RG_LDO_VM18_RC3_OP_MODE_SHIFT                3
#define PMIC_RG_LDO_VM18_RC4_OP_MODE_ADDR                 \
	MT6363_LDO_VM18_OP_MODE0
#define PMIC_RG_LDO_VM18_RC4_OP_MODE_MASK                 0x1
#define PMIC_RG_LDO_VM18_RC4_OP_MODE_SHIFT                4
#define PMIC_RG_LDO_VM18_RC5_OP_MODE_ADDR                 \
	MT6363_LDO_VM18_OP_MODE0
#define PMIC_RG_LDO_VM18_RC5_OP_MODE_MASK                 0x1
#define PMIC_RG_LDO_VM18_RC5_OP_MODE_SHIFT                5
#define PMIC_RG_LDO_VM18_RC6_OP_MODE_ADDR                 \
	MT6363_LDO_VM18_OP_MODE0
#define PMIC_RG_LDO_VM18_RC6_OP_MODE_MASK                 0x1
#define PMIC_RG_LDO_VM18_RC6_OP_MODE_SHIFT                6
#define PMIC_RG_LDO_VM18_RC7_OP_MODE_ADDR                 \
	MT6363_LDO_VM18_OP_MODE0
#define PMIC_RG_LDO_VM18_RC7_OP_MODE_MASK                 0x1
#define PMIC_RG_LDO_VM18_RC7_OP_MODE_SHIFT                7
#define PMIC_RG_LDO_VM18_RC8_OP_MODE_ADDR                 \
	MT6363_LDO_VM18_OP_MODE1
#define PMIC_RG_LDO_VM18_RC8_OP_MODE_MASK                 0x1
#define PMIC_RG_LDO_VM18_RC8_OP_MODE_SHIFT                0
#define PMIC_RG_LDO_VM18_RC9_OP_MODE_ADDR                 \
	MT6363_LDO_VM18_OP_MODE1
#define PMIC_RG_LDO_VM18_RC9_OP_MODE_MASK                 0x1
#define PMIC_RG_LDO_VM18_RC9_OP_MODE_SHIFT                1
#define PMIC_RG_LDO_VM18_RC10_OP_MODE_ADDR                \
	MT6363_LDO_VM18_OP_MODE1
#define PMIC_RG_LDO_VM18_RC10_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VM18_RC10_OP_MODE_SHIFT               2
#define PMIC_RG_LDO_VM18_RC11_OP_MODE_ADDR                \
	MT6363_LDO_VM18_OP_MODE1
#define PMIC_RG_LDO_VM18_RC11_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VM18_RC11_OP_MODE_SHIFT               3
#define PMIC_RG_LDO_VM18_RC12_OP_MODE_ADDR                \
	MT6363_LDO_VM18_OP_MODE1
#define PMIC_RG_LDO_VM18_RC12_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VM18_RC12_OP_MODE_SHIFT               4
#define PMIC_RG_LDO_VM18_RC13_OP_MODE_ADDR                \
	MT6363_LDO_VM18_OP_MODE1
#define PMIC_RG_LDO_VM18_RC13_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VM18_RC13_OP_MODE_SHIFT               5
#define PMIC_RG_LDO_VM18_HW0_OP_MODE_ADDR                 \
	MT6363_LDO_VM18_OP_MODE2
#define PMIC_RG_LDO_VM18_HW0_OP_MODE_MASK                 0x1
#define PMIC_RG_LDO_VM18_HW0_OP_MODE_SHIFT                0
#define PMIC_RG_LDO_VM18_HW1_OP_MODE_ADDR                 \
	MT6363_LDO_VM18_OP_MODE2
#define PMIC_RG_LDO_VM18_HW1_OP_MODE_MASK                 0x1
#define PMIC_RG_LDO_VM18_HW1_OP_MODE_SHIFT                1
#define PMIC_RG_LDO_VM18_HW2_OP_MODE_ADDR                 \
	MT6363_LDO_VM18_OP_MODE2
#define PMIC_RG_LDO_VM18_HW2_OP_MODE_MASK                 0x1
#define PMIC_RG_LDO_VM18_HW2_OP_MODE_SHIFT                2
#define PMIC_RG_LDO_VM18_HW3_OP_MODE_ADDR                 \
	MT6363_LDO_VM18_OP_MODE2
#define PMIC_RG_LDO_VM18_HW3_OP_MODE_MASK                 0x1
#define PMIC_RG_LDO_VM18_HW3_OP_MODE_SHIFT                3
#define PMIC_RG_LDO_VM18_HW4_OP_MODE_ADDR                 \
	MT6363_LDO_VM18_OP_MODE2
#define PMIC_RG_LDO_VM18_HW4_OP_MODE_MASK                 0x1
#define PMIC_RG_LDO_VM18_HW4_OP_MODE_SHIFT                4
#define PMIC_RG_LDO_VM18_HW5_OP_MODE_ADDR                 \
	MT6363_LDO_VM18_OP_MODE2
#define PMIC_RG_LDO_VM18_HW5_OP_MODE_MASK                 0x1
#define PMIC_RG_LDO_VM18_HW5_OP_MODE_SHIFT                5
#define PMIC_RG_LDO_VM18_HW6_OP_MODE_ADDR                 \
	MT6363_LDO_VM18_OP_MODE2
#define PMIC_RG_LDO_VM18_HW6_OP_MODE_MASK                 0x1
#define PMIC_RG_LDO_VM18_HW6_OP_MODE_SHIFT                6
#define PMIC_LDO_VSRAM0_ANA_ID_ADDR                       \
	MT6363_LDO_VSRAM0_ANA_ID
#define PMIC_LDO_VSRAM0_ANA_ID_MASK                       0xFF
#define PMIC_LDO_VSRAM0_ANA_ID_SHIFT                      0
#define PMIC_LDO_VSRAM0_DIG_ID_ADDR                       \
	MT6363_LDO_VSRAM0_DIG_ID
#define PMIC_LDO_VSRAM0_DIG_ID_MASK                       0xFF
#define PMIC_LDO_VSRAM0_DIG_ID_SHIFT                      0
#define PMIC_LDO_VSRAM0_ANA_MINOR_REV_ADDR                \
	MT6363_LDO_VSRAM0_ANA_REV
#define PMIC_LDO_VSRAM0_ANA_MINOR_REV_MASK                0xF
#define PMIC_LDO_VSRAM0_ANA_MINOR_REV_SHIFT               0
#define PMIC_LDO_VSRAM0_ANA_MAJOR_REV_ADDR                \
	MT6363_LDO_VSRAM0_ANA_REV
#define PMIC_LDO_VSRAM0_ANA_MAJOR_REV_MASK                0xF
#define PMIC_LDO_VSRAM0_ANA_MAJOR_REV_SHIFT               4
#define PMIC_LDO_VSRAM0_DIG_MINOR_REV_ADDR                \
	MT6363_LDO_VSRAM0_DIG_REV
#define PMIC_LDO_VSRAM0_DIG_MINOR_REV_MASK                0xF
#define PMIC_LDO_VSRAM0_DIG_MINOR_REV_SHIFT               0
#define PMIC_LDO_VSRAM0_DIG_MAJOR_REV_ADDR                \
	MT6363_LDO_VSRAM0_DIG_REV
#define PMIC_LDO_VSRAM0_DIG_MAJOR_REV_MASK                0xF
#define PMIC_LDO_VSRAM0_DIG_MAJOR_REV_SHIFT               4
#define PMIC_LDO_VSRAM0_DSN_CBS_ADDR                      \
	MT6363_LDO_VSRAM0_DSN_DBI
#define PMIC_LDO_VSRAM0_DSN_CBS_MASK                      0x3
#define PMIC_LDO_VSRAM0_DSN_CBS_SHIFT                     0
#define PMIC_LDO_VSRAM0_DSN_BIX_ADDR                      \
	MT6363_LDO_VSRAM0_DSN_DBI
#define PMIC_LDO_VSRAM0_DSN_BIX_MASK                      0x3
#define PMIC_LDO_VSRAM0_DSN_BIX_SHIFT                     2
#define PMIC_LDO_VSRAM0_DSN_ESP_ADDR                      \
	MT6363_LDO_VSRAM0_DSN_ESP
#define PMIC_LDO_VSRAM0_DSN_ESP_MASK                      0xFF
#define PMIC_LDO_VSRAM0_DSN_ESP_SHIFT                     0
#define PMIC_LDO_VSRAM0_DSN_FPI_ADDR                      \
	MT6363_LDO_VSRAM0_DSN_DXI
#define PMIC_LDO_VSRAM0_DSN_FPI_MASK                      0xFF
#define PMIC_LDO_VSRAM0_DSN_FPI_SHIFT                     0
#define PMIC_RG_LDO_VCN13_EN_ADDR                         \
	MT6363_LDO_VCN13_CON0
#define PMIC_RG_LDO_VCN13_EN_MASK                         0x1
#define PMIC_RG_LDO_VCN13_EN_SHIFT                        0
#define PMIC_RG_LDO_VCN13_LP_ADDR                         \
	MT6363_LDO_VCN13_CON0
#define PMIC_RG_LDO_VCN13_LP_MASK                         0x1
#define PMIC_RG_LDO_VCN13_LP_SHIFT                        1
#define PMIC_RG_LDO_VCN13_STBTD_ADDR                      \
	MT6363_LDO_VCN13_CON1
#define PMIC_RG_LDO_VCN13_STBTD_MASK                      0x3
#define PMIC_RG_LDO_VCN13_STBTD_SHIFT                     0
#define PMIC_RG_LDO_VCN13_ULP_ADDR                        \
	MT6363_LDO_VCN13_CON1
#define PMIC_RG_LDO_VCN13_ULP_MASK                        0x1
#define PMIC_RG_LDO_VCN13_ULP_SHIFT                       2
#define PMIC_RG_LDO_VCN13_ONLV_EN_ADDR                    \
	MT6363_LDO_VCN13_CON1
#define PMIC_RG_LDO_VCN13_ONLV_EN_MASK                    0x1
#define PMIC_RG_LDO_VCN13_ONLV_EN_SHIFT                   3
#define PMIC_RG_LDO_VCN13_OCFB_EN_ADDR                    \
	MT6363_LDO_VCN13_CON1
#define PMIC_RG_LDO_VCN13_OCFB_EN_MASK                    0x1
#define PMIC_RG_LDO_VCN13_OCFB_EN_SHIFT                   4
#define PMIC_RG_LDO_VCN13_OC_MODE_ADDR                    \
	MT6363_LDO_VCN13_CON1
#define PMIC_RG_LDO_VCN13_OC_MODE_MASK                    0x1
#define PMIC_RG_LDO_VCN13_OC_MODE_SHIFT                   5
#define PMIC_RG_LDO_VCN13_OC_TSEL_ADDR                    \
	MT6363_LDO_VCN13_CON1
#define PMIC_RG_LDO_VCN13_OC_TSEL_MASK                    0x1
#define PMIC_RG_LDO_VCN13_OC_TSEL_SHIFT                   6
#define PMIC_RG_LDO_VCN13_DUMMY_LOAD_ADDR                 \
	MT6363_LDO_VCN13_CON2
#define PMIC_RG_LDO_VCN13_DUMMY_LOAD_MASK                 0x3
#define PMIC_RG_LDO_VCN13_DUMMY_LOAD_SHIFT                0
#define PMIC_RG_LDO_VCN13_R2R_PDN_DIS_ADDR                \
	MT6363_LDO_VCN13_CON2
#define PMIC_RG_LDO_VCN13_R2R_PDN_DIS_MASK                0x1
#define PMIC_RG_LDO_VCN13_R2R_PDN_DIS_SHIFT               5
#define PMIC_RG_LDO_VCN13_STB_26M_CKEN_EN_ADDR            \
	MT6363_LDO_VCN13_CON2
#define PMIC_RG_LDO_VCN13_STB_26M_CKEN_EN_MASK            0x1
#define PMIC_RG_LDO_VCN13_STB_26M_CKEN_EN_SHIFT           6
#define PMIC_RG_LDO_VCN13_CK_SW_MODE_ADDR                 \
	MT6363_LDO_VCN13_CON2
#define PMIC_RG_LDO_VCN13_CK_SW_MODE_MASK                 0x1
#define PMIC_RG_LDO_VCN13_CK_SW_MODE_SHIFT                7
#define PMIC_RG_LDO_VCN13_B_STB_FORCE_ADDR                \
	MT6363_LDO_VCN13_TEST_CON0
#define PMIC_RG_LDO_VCN13_B_STB_FORCE_MASK                0x1
#define PMIC_RG_LDO_VCN13_B_STB_FORCE_SHIFT               0
#define PMIC_RG_LDO_VCN13_L_STB_FORCE_ADDR                \
	MT6363_LDO_VCN13_TEST_CON0
#define PMIC_RG_LDO_VCN13_L_STB_FORCE_MASK                0x1
#define PMIC_RG_LDO_VCN13_L_STB_FORCE_SHIFT               1
#define PMIC_DA_VCN13_B_EN_ADDR                           \
	MT6363_LDO_VCN13_MON0
#define PMIC_DA_VCN13_B_EN_MASK                           0x1
#define PMIC_DA_VCN13_B_EN_SHIFT                          0
#define PMIC_DA_VCN13_B_STB_ADDR                          \
	MT6363_LDO_VCN13_MON0
#define PMIC_DA_VCN13_B_STB_MASK                          0x1
#define PMIC_DA_VCN13_B_STB_SHIFT                         1
#define PMIC_DA_VCN13_B_LP_ADDR                           \
	MT6363_LDO_VCN13_MON0
#define PMIC_DA_VCN13_B_LP_MASK                           0x1
#define PMIC_DA_VCN13_B_LP_SHIFT                          2
#define PMIC_DA_VCN13_L_EN_ADDR                           \
	MT6363_LDO_VCN13_MON0
#define PMIC_DA_VCN13_L_EN_MASK                           0x1
#define PMIC_DA_VCN13_L_EN_SHIFT                          3
#define PMIC_DA_VCN13_L_STB_ADDR                          \
	MT6363_LDO_VCN13_MON0
#define PMIC_DA_VCN13_L_STB_MASK                          0x1
#define PMIC_DA_VCN13_L_STB_SHIFT                         4
#define PMIC_DA_VCN13_OCFB_EN_ADDR                        \
	MT6363_LDO_VCN13_MON0
#define PMIC_DA_VCN13_OCFB_EN_MASK                        0x1
#define PMIC_DA_VCN13_OCFB_EN_SHIFT                       5
#define PMIC_DA_VCN13_DUMMY_LOAD_ADDR                     \
	MT6363_LDO_VCN13_MON0
#define PMIC_DA_VCN13_DUMMY_LOAD_MASK                     0x3
#define PMIC_DA_VCN13_DUMMY_LOAD_SHIFT                    6
#define PMIC_DA_VCN13_VSLEEP_SEL_ADDR                     \
	MT6363_LDO_VCN13_MON1
#define PMIC_DA_VCN13_VSLEEP_SEL_MASK                     0x1
#define PMIC_DA_VCN13_VSLEEP_SEL_SHIFT                    0
#define PMIC_DA_VCN13_R2R_PDN_ADDR                        \
	MT6363_LDO_VCN13_MON1
#define PMIC_DA_VCN13_R2R_PDN_MASK                        0x1
#define PMIC_DA_VCN13_R2R_PDN_SHIFT                       1
#define PMIC_DA_VCN13_TRACK_NDIS_EN_ADDR                  \
	MT6363_LDO_VCN13_MON1
#define PMIC_DA_VCN13_TRACK_NDIS_EN_MASK                  0x1
#define PMIC_DA_VCN13_TRACK_NDIS_EN_SHIFT                 2
#define PMIC_DA_VCN13_DVS_UP_ADDR                         \
	MT6363_LDO_VCN13_MON1
#define PMIC_DA_VCN13_DVS_UP_MASK                         0x1
#define PMIC_DA_VCN13_DVS_UP_SHIFT                        3
#define PMIC_RG_LDO_VCN13_VOSEL_SLEEP_ADDR                \
	MT6363_LDO_VCN13_VOSEL0
#define PMIC_RG_LDO_VCN13_VOSEL_SLEEP_MASK                0x7F
#define PMIC_RG_LDO_VCN13_VOSEL_SLEEP_SHIFT               0
#define PMIC_LDO_VCN13_WDTDBG_VOSEL_ADDR                  \
	MT6363_LDO_VCN13_VOSEL1
#define PMIC_LDO_VCN13_WDTDBG_VOSEL_MASK                  0x7F
#define PMIC_LDO_VCN13_WDTDBG_VOSEL_SHIFT                 0
#define PMIC_DA_VCN13_VOSEL_GRAY_ADDR                     \
	MT6363_LDO_VCN13_VOSEL2
#define PMIC_DA_VCN13_VOSEL_GRAY_MASK                     0x7F
#define PMIC_DA_VCN13_VOSEL_GRAY_SHIFT                    0
#define PMIC_DA_VCN13_VOSEL_ADDR                          \
	MT6363_LDO_VCN13_VOSEL3
#define PMIC_DA_VCN13_VOSEL_MASK                          0x7F
#define PMIC_DA_VCN13_VOSEL_SHIFT                         0
#define PMIC_RG_LDO_VCN13_SFCHG_RRATE_ADDR                \
	MT6363_LDO_VCN13_SFCHG0
#define PMIC_RG_LDO_VCN13_SFCHG_RRATE_MASK                0x7F
#define PMIC_RG_LDO_VCN13_SFCHG_RRATE_SHIFT               0
#define PMIC_RG_LDO_VCN13_SFCHG_REN_ADDR                  \
	MT6363_LDO_VCN13_SFCHG0
#define PMIC_RG_LDO_VCN13_SFCHG_REN_MASK                  0x1
#define PMIC_RG_LDO_VCN13_SFCHG_REN_SHIFT                 7
#define PMIC_RG_LDO_VCN13_SFCHG_FRATE_ADDR                \
	MT6363_LDO_VCN13_SFCHG1
#define PMIC_RG_LDO_VCN13_SFCHG_FRATE_MASK                0x7F
#define PMIC_RG_LDO_VCN13_SFCHG_FRATE_SHIFT               0
#define PMIC_RG_LDO_VCN13_SFCHG_FEN_ADDR                  \
	MT6363_LDO_VCN13_SFCHG1
#define PMIC_RG_LDO_VCN13_SFCHG_FEN_MASK                  0x1
#define PMIC_RG_LDO_VCN13_SFCHG_FEN_SHIFT                 7
#define PMIC_RG_LDO_VCN13_DVS_TRANS_TD_ADDR               \
	MT6363_LDO_VCN13_DVS
#define PMIC_RG_LDO_VCN13_DVS_TRANS_TD_MASK               0x3
#define PMIC_RG_LDO_VCN13_DVS_TRANS_TD_SHIFT              0
#define PMIC_RG_LDO_VCN13_DVS_TRANS_CTRL_ADDR             \
	MT6363_LDO_VCN13_DVS
#define PMIC_RG_LDO_VCN13_DVS_TRANS_CTRL_MASK             0x3
#define PMIC_RG_LDO_VCN13_DVS_TRANS_CTRL_SHIFT            4
#define PMIC_RG_LDO_VCN13_DVS_TRANS_ONCE_ADDR             \
	MT6363_LDO_VCN13_DVS
#define PMIC_RG_LDO_VCN13_DVS_TRANS_ONCE_MASK             0x1
#define PMIC_RG_LDO_VCN13_DVS_TRANS_ONCE_SHIFT            6
#define PMIC_RG_LDO_VCN13_RC0_OP_EN_ADDR                  \
	MT6363_LDO_VCN13_OP_EN0
#define PMIC_RG_LDO_VCN13_RC0_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VCN13_RC0_OP_EN_SHIFT                 0
#define PMIC_RG_LDO_VCN13_RC1_OP_EN_ADDR                  \
	MT6363_LDO_VCN13_OP_EN0
#define PMIC_RG_LDO_VCN13_RC1_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VCN13_RC1_OP_EN_SHIFT                 1
#define PMIC_RG_LDO_VCN13_RC2_OP_EN_ADDR                  \
	MT6363_LDO_VCN13_OP_EN0
#define PMIC_RG_LDO_VCN13_RC2_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VCN13_RC2_OP_EN_SHIFT                 2
#define PMIC_RG_LDO_VCN13_RC3_OP_EN_ADDR                  \
	MT6363_LDO_VCN13_OP_EN0
#define PMIC_RG_LDO_VCN13_RC3_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VCN13_RC3_OP_EN_SHIFT                 3
#define PMIC_RG_LDO_VCN13_RC4_OP_EN_ADDR                  \
	MT6363_LDO_VCN13_OP_EN0
#define PMIC_RG_LDO_VCN13_RC4_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VCN13_RC4_OP_EN_SHIFT                 4
#define PMIC_RG_LDO_VCN13_RC5_OP_EN_ADDR                  \
	MT6363_LDO_VCN13_OP_EN0
#define PMIC_RG_LDO_VCN13_RC5_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VCN13_RC5_OP_EN_SHIFT                 5
#define PMIC_RG_LDO_VCN13_RC6_OP_EN_ADDR                  \
	MT6363_LDO_VCN13_OP_EN0
#define PMIC_RG_LDO_VCN13_RC6_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VCN13_RC6_OP_EN_SHIFT                 6
#define PMIC_RG_LDO_VCN13_RC7_OP_EN_ADDR                  \
	MT6363_LDO_VCN13_OP_EN0
#define PMIC_RG_LDO_VCN13_RC7_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VCN13_RC7_OP_EN_SHIFT                 7
#define PMIC_RG_LDO_VCN13_RC8_OP_EN_ADDR                  \
	MT6363_LDO_VCN13_OP_EN1
#define PMIC_RG_LDO_VCN13_RC8_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VCN13_RC8_OP_EN_SHIFT                 0
#define PMIC_RG_LDO_VCN13_RC9_OP_EN_ADDR                  \
	MT6363_LDO_VCN13_OP_EN1
#define PMIC_RG_LDO_VCN13_RC9_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VCN13_RC9_OP_EN_SHIFT                 1
#define PMIC_RG_LDO_VCN13_RC10_OP_EN_ADDR                 \
	MT6363_LDO_VCN13_OP_EN1
#define PMIC_RG_LDO_VCN13_RC10_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VCN13_RC10_OP_EN_SHIFT                2
#define PMIC_RG_LDO_VCN13_RC11_OP_EN_ADDR                 \
	MT6363_LDO_VCN13_OP_EN1
#define PMIC_RG_LDO_VCN13_RC11_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VCN13_RC11_OP_EN_SHIFT                3
#define PMIC_RG_LDO_VCN13_RC12_OP_EN_ADDR                 \
	MT6363_LDO_VCN13_OP_EN1
#define PMIC_RG_LDO_VCN13_RC12_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VCN13_RC12_OP_EN_SHIFT                4
#define PMIC_RG_LDO_VCN13_RC13_OP_EN_ADDR                 \
	MT6363_LDO_VCN13_OP_EN1
#define PMIC_RG_LDO_VCN13_RC13_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VCN13_RC13_OP_EN_SHIFT                5
#define PMIC_RG_LDO_VCN13_HW0_OP_EN_ADDR                  \
	MT6363_LDO_VCN13_OP_EN2
#define PMIC_RG_LDO_VCN13_HW0_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VCN13_HW0_OP_EN_SHIFT                 0
#define PMIC_RG_LDO_VCN13_HW1_OP_EN_ADDR                  \
	MT6363_LDO_VCN13_OP_EN2
#define PMIC_RG_LDO_VCN13_HW1_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VCN13_HW1_OP_EN_SHIFT                 1
#define PMIC_RG_LDO_VCN13_HW2_OP_EN_ADDR                  \
	MT6363_LDO_VCN13_OP_EN2
#define PMIC_RG_LDO_VCN13_HW2_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VCN13_HW2_OP_EN_SHIFT                 2
#define PMIC_RG_LDO_VCN13_HW3_OP_EN_ADDR                  \
	MT6363_LDO_VCN13_OP_EN2
#define PMIC_RG_LDO_VCN13_HW3_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VCN13_HW3_OP_EN_SHIFT                 3
#define PMIC_RG_LDO_VCN13_HW4_OP_EN_ADDR                  \
	MT6363_LDO_VCN13_OP_EN2
#define PMIC_RG_LDO_VCN13_HW4_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VCN13_HW4_OP_EN_SHIFT                 4
#define PMIC_RG_LDO_VCN13_HW5_OP_EN_ADDR                  \
	MT6363_LDO_VCN13_OP_EN2
#define PMIC_RG_LDO_VCN13_HW5_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VCN13_HW5_OP_EN_SHIFT                 5
#define PMIC_RG_LDO_VCN13_HW6_OP_EN_ADDR                  \
	MT6363_LDO_VCN13_OP_EN2
#define PMIC_RG_LDO_VCN13_HW6_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VCN13_HW6_OP_EN_SHIFT                 6
#define PMIC_RG_LDO_VCN13_SW_OP_EN_ADDR                   \
	MT6363_LDO_VCN13_OP_EN2
#define PMIC_RG_LDO_VCN13_SW_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VCN13_SW_OP_EN_SHIFT                  7
#define PMIC_RG_LDO_VCN13_RC0_OP_CFG_ADDR                 \
	MT6363_LDO_VCN13_OP_CFG0
#define PMIC_RG_LDO_VCN13_RC0_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VCN13_RC0_OP_CFG_SHIFT                0
#define PMIC_RG_LDO_VCN13_RC1_OP_CFG_ADDR                 \
	MT6363_LDO_VCN13_OP_CFG0
#define PMIC_RG_LDO_VCN13_RC1_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VCN13_RC1_OP_CFG_SHIFT                1
#define PMIC_RG_LDO_VCN13_RC2_OP_CFG_ADDR                 \
	MT6363_LDO_VCN13_OP_CFG0
#define PMIC_RG_LDO_VCN13_RC2_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VCN13_RC2_OP_CFG_SHIFT                2
#define PMIC_RG_LDO_VCN13_RC3_OP_CFG_ADDR                 \
	MT6363_LDO_VCN13_OP_CFG0
#define PMIC_RG_LDO_VCN13_RC3_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VCN13_RC3_OP_CFG_SHIFT                3
#define PMIC_RG_LDO_VCN13_RC4_OP_CFG_ADDR                 \
	MT6363_LDO_VCN13_OP_CFG0
#define PMIC_RG_LDO_VCN13_RC4_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VCN13_RC4_OP_CFG_SHIFT                4
#define PMIC_RG_LDO_VCN13_RC5_OP_CFG_ADDR                 \
	MT6363_LDO_VCN13_OP_CFG0
#define PMIC_RG_LDO_VCN13_RC5_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VCN13_RC5_OP_CFG_SHIFT                5
#define PMIC_RG_LDO_VCN13_RC6_OP_CFG_ADDR                 \
	MT6363_LDO_VCN13_OP_CFG0
#define PMIC_RG_LDO_VCN13_RC6_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VCN13_RC6_OP_CFG_SHIFT                6
#define PMIC_RG_LDO_VCN13_RC7_OP_CFG_ADDR                 \
	MT6363_LDO_VCN13_OP_CFG0
#define PMIC_RG_LDO_VCN13_RC7_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VCN13_RC7_OP_CFG_SHIFT                7
#define PMIC_RG_LDO_VCN13_RC8_OP_CFG_ADDR                 \
	MT6363_LDO_VCN13_OP_CFG1
#define PMIC_RG_LDO_VCN13_RC8_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VCN13_RC8_OP_CFG_SHIFT                0
#define PMIC_RG_LDO_VCN13_RC9_OP_CFG_ADDR                 \
	MT6363_LDO_VCN13_OP_CFG1
#define PMIC_RG_LDO_VCN13_RC9_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VCN13_RC9_OP_CFG_SHIFT                1
#define PMIC_RG_LDO_VCN13_RC10_OP_CFG_ADDR                \
	MT6363_LDO_VCN13_OP_CFG1
#define PMIC_RG_LDO_VCN13_RC10_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VCN13_RC10_OP_CFG_SHIFT               2
#define PMIC_RG_LDO_VCN13_RC11_OP_CFG_ADDR                \
	MT6363_LDO_VCN13_OP_CFG1
#define PMIC_RG_LDO_VCN13_RC11_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VCN13_RC11_OP_CFG_SHIFT               3
#define PMIC_RG_LDO_VCN13_RC12_OP_CFG_ADDR                \
	MT6363_LDO_VCN13_OP_CFG1
#define PMIC_RG_LDO_VCN13_RC12_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VCN13_RC12_OP_CFG_SHIFT               4
#define PMIC_RG_LDO_VCN13_RC13_OP_CFG_ADDR                \
	MT6363_LDO_VCN13_OP_CFG1
#define PMIC_RG_LDO_VCN13_RC13_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VCN13_RC13_OP_CFG_SHIFT               5
#define PMIC_RG_LDO_VCN13_HW0_OP_CFG_ADDR                 \
	MT6363_LDO_VCN13_OP_CFG2
#define PMIC_RG_LDO_VCN13_HW0_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VCN13_HW0_OP_CFG_SHIFT                0
#define PMIC_RG_LDO_VCN13_HW1_OP_CFG_ADDR                 \
	MT6363_LDO_VCN13_OP_CFG2
#define PMIC_RG_LDO_VCN13_HW1_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VCN13_HW1_OP_CFG_SHIFT                1
#define PMIC_RG_LDO_VCN13_HW2_OP_CFG_ADDR                 \
	MT6363_LDO_VCN13_OP_CFG2
#define PMIC_RG_LDO_VCN13_HW2_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VCN13_HW2_OP_CFG_SHIFT                2
#define PMIC_RG_LDO_VCN13_HW3_OP_CFG_ADDR                 \
	MT6363_LDO_VCN13_OP_CFG2
#define PMIC_RG_LDO_VCN13_HW3_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VCN13_HW3_OP_CFG_SHIFT                3
#define PMIC_RG_LDO_VCN13_HW4_OP_CFG_ADDR                 \
	MT6363_LDO_VCN13_OP_CFG2
#define PMIC_RG_LDO_VCN13_HW4_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VCN13_HW4_OP_CFG_SHIFT                4
#define PMIC_RG_LDO_VCN13_HW5_OP_CFG_ADDR                 \
	MT6363_LDO_VCN13_OP_CFG2
#define PMIC_RG_LDO_VCN13_HW5_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VCN13_HW5_OP_CFG_SHIFT                5
#define PMIC_RG_LDO_VCN13_HW6_OP_CFG_ADDR                 \
	MT6363_LDO_VCN13_OP_CFG2
#define PMIC_RG_LDO_VCN13_HW6_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VCN13_HW6_OP_CFG_SHIFT                6
#define PMIC_RG_LDO_VCN13_SW_OP_CFG_ADDR                  \
	MT6363_LDO_VCN13_OP_CFG2
#define PMIC_RG_LDO_VCN13_SW_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VCN13_SW_OP_CFG_SHIFT                 7
#define PMIC_RG_LDO_VCN13_RC0_OP_MODE_ADDR                \
	MT6363_LDO_VCN13_OP_MODE0
#define PMIC_RG_LDO_VCN13_RC0_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VCN13_RC0_OP_MODE_SHIFT               0
#define PMIC_RG_LDO_VCN13_RC1_OP_MODE_ADDR                \
	MT6363_LDO_VCN13_OP_MODE0
#define PMIC_RG_LDO_VCN13_RC1_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VCN13_RC1_OP_MODE_SHIFT               1
#define PMIC_RG_LDO_VCN13_RC2_OP_MODE_ADDR                \
	MT6363_LDO_VCN13_OP_MODE0
#define PMIC_RG_LDO_VCN13_RC2_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VCN13_RC2_OP_MODE_SHIFT               2
#define PMIC_RG_LDO_VCN13_RC3_OP_MODE_ADDR                \
	MT6363_LDO_VCN13_OP_MODE0
#define PMIC_RG_LDO_VCN13_RC3_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VCN13_RC3_OP_MODE_SHIFT               3
#define PMIC_RG_LDO_VCN13_RC4_OP_MODE_ADDR                \
	MT6363_LDO_VCN13_OP_MODE0
#define PMIC_RG_LDO_VCN13_RC4_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VCN13_RC4_OP_MODE_SHIFT               4
#define PMIC_RG_LDO_VCN13_RC5_OP_MODE_ADDR                \
	MT6363_LDO_VCN13_OP_MODE0
#define PMIC_RG_LDO_VCN13_RC5_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VCN13_RC5_OP_MODE_SHIFT               5
#define PMIC_RG_LDO_VCN13_RC6_OP_MODE_ADDR                \
	MT6363_LDO_VCN13_OP_MODE0
#define PMIC_RG_LDO_VCN13_RC6_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VCN13_RC6_OP_MODE_SHIFT               6
#define PMIC_RG_LDO_VCN13_RC7_OP_MODE_ADDR                \
	MT6363_LDO_VCN13_OP_MODE0
#define PMIC_RG_LDO_VCN13_RC7_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VCN13_RC7_OP_MODE_SHIFT               7
#define PMIC_RG_LDO_VCN13_RC8_OP_MODE_ADDR                \
	MT6363_LDO_VCN13_OP_MODE1
#define PMIC_RG_LDO_VCN13_RC8_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VCN13_RC8_OP_MODE_SHIFT               0
#define PMIC_RG_LDO_VCN13_RC9_OP_MODE_ADDR                \
	MT6363_LDO_VCN13_OP_MODE1
#define PMIC_RG_LDO_VCN13_RC9_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VCN13_RC9_OP_MODE_SHIFT               1
#define PMIC_RG_LDO_VCN13_RC10_OP_MODE_ADDR               \
	MT6363_LDO_VCN13_OP_MODE1
#define PMIC_RG_LDO_VCN13_RC10_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VCN13_RC10_OP_MODE_SHIFT              2
#define PMIC_RG_LDO_VCN13_RC11_OP_MODE_ADDR               \
	MT6363_LDO_VCN13_OP_MODE1
#define PMIC_RG_LDO_VCN13_RC11_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VCN13_RC11_OP_MODE_SHIFT              3
#define PMIC_RG_LDO_VCN13_RC12_OP_MODE_ADDR               \
	MT6363_LDO_VCN13_OP_MODE1
#define PMIC_RG_LDO_VCN13_RC12_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VCN13_RC12_OP_MODE_SHIFT              4
#define PMIC_RG_LDO_VCN13_RC13_OP_MODE_ADDR               \
	MT6363_LDO_VCN13_OP_MODE1
#define PMIC_RG_LDO_VCN13_RC13_OP_MODE_MASK               0x1
#define PMIC_RG_LDO_VCN13_RC13_OP_MODE_SHIFT              5
#define PMIC_RG_LDO_VCN13_HW0_OP_MODE_ADDR                \
	MT6363_LDO_VCN13_OP_MODE2
#define PMIC_RG_LDO_VCN13_HW0_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VCN13_HW0_OP_MODE_SHIFT               0
#define PMIC_RG_LDO_VCN13_HW1_OP_MODE_ADDR                \
	MT6363_LDO_VCN13_OP_MODE2
#define PMIC_RG_LDO_VCN13_HW1_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VCN13_HW1_OP_MODE_SHIFT               1
#define PMIC_RG_LDO_VCN13_HW2_OP_MODE_ADDR                \
	MT6363_LDO_VCN13_OP_MODE2
#define PMIC_RG_LDO_VCN13_HW2_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VCN13_HW2_OP_MODE_SHIFT               2
#define PMIC_RG_LDO_VCN13_HW3_OP_MODE_ADDR                \
	MT6363_LDO_VCN13_OP_MODE2
#define PMIC_RG_LDO_VCN13_HW3_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VCN13_HW3_OP_MODE_SHIFT               3
#define PMIC_RG_LDO_VCN13_HW4_OP_MODE_ADDR                \
	MT6363_LDO_VCN13_OP_MODE2
#define PMIC_RG_LDO_VCN13_HW4_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VCN13_HW4_OP_MODE_SHIFT               4
#define PMIC_RG_LDO_VCN13_HW5_OP_MODE_ADDR                \
	MT6363_LDO_VCN13_OP_MODE2
#define PMIC_RG_LDO_VCN13_HW5_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VCN13_HW5_OP_MODE_SHIFT               5
#define PMIC_RG_LDO_VCN13_HW6_OP_MODE_ADDR                \
	MT6363_LDO_VCN13_OP_MODE2
#define PMIC_RG_LDO_VCN13_HW6_OP_MODE_MASK                0x1
#define PMIC_RG_LDO_VCN13_HW6_OP_MODE_SHIFT               6
#define PMIC_RG_VRC_LDO_VSRAM_DIGRF_EN_ADDR               \
	MT6363_LDO_VSRAM_DIGRF_CON0
#define PMIC_RG_VRC_LDO_VSRAM_DIGRF_EN_MASK               0x1
#define PMIC_RG_VRC_LDO_VSRAM_DIGRF_EN_SHIFT              0
#define PMIC_RG_VRC_LDO_VSRAM_DIGRF_LP_ADDR               \
	MT6363_LDO_VSRAM_DIGRF_CON0
#define PMIC_RG_VRC_LDO_VSRAM_DIGRF_LP_MASK               0x1
#define PMIC_RG_VRC_LDO_VSRAM_DIGRF_LP_SHIFT              1
#define PMIC_RG_LDO_VSRAM_DIGRF_STBTD_ADDR                \
	MT6363_LDO_VSRAM_DIGRF_CON1
#define PMIC_RG_LDO_VSRAM_DIGRF_STBTD_MASK                0x3
#define PMIC_RG_LDO_VSRAM_DIGRF_STBTD_SHIFT               0
#define PMIC_RG_LDO_VSRAM_DIGRF_ULP_ADDR                  \
	MT6363_LDO_VSRAM_DIGRF_CON1
#define PMIC_RG_LDO_VSRAM_DIGRF_ULP_MASK                  0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_ULP_SHIFT                 2
#define PMIC_RG_LDO_VSRAM_DIGRF_ONLV_EN_ADDR              \
	MT6363_LDO_VSRAM_DIGRF_CON1
#define PMIC_RG_LDO_VSRAM_DIGRF_ONLV_EN_MASK              0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_ONLV_EN_SHIFT             3
#define PMIC_RG_LDO_VSRAM_DIGRF_OCFB_EN_ADDR              \
	MT6363_LDO_VSRAM_DIGRF_CON1
#define PMIC_RG_LDO_VSRAM_DIGRF_OCFB_EN_MASK              0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_OCFB_EN_SHIFT             4
#define PMIC_RG_LDO_VSRAM_DIGRF_OC_MODE_ADDR              \
	MT6363_LDO_VSRAM_DIGRF_CON1
#define PMIC_RG_LDO_VSRAM_DIGRF_OC_MODE_MASK              0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_OC_MODE_SHIFT             5
#define PMIC_RG_LDO_VSRAM_DIGRF_OC_TSEL_ADDR              \
	MT6363_LDO_VSRAM_DIGRF_CON1
#define PMIC_RG_LDO_VSRAM_DIGRF_OC_TSEL_MASK              0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_OC_TSEL_SHIFT             6
#define PMIC_RG_LDO_VSRAM_DIGRF_DUMMY_LOAD_ADDR           \
	MT6363_LDO_VSRAM_DIGRF_CON2
#define PMIC_RG_LDO_VSRAM_DIGRF_DUMMY_LOAD_MASK           0x3
#define PMIC_RG_LDO_VSRAM_DIGRF_DUMMY_LOAD_SHIFT          0
#define PMIC_RG_LDO_VSRAM_DIGRF_R2R_PDN_DIS_ADDR          \
	MT6363_LDO_VSRAM_DIGRF_CON2
#define PMIC_RG_LDO_VSRAM_DIGRF_R2R_PDN_DIS_MASK          0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_R2R_PDN_DIS_SHIFT         5
#define PMIC_RG_LDO_VSRAM_DIGRF_STB_26M_CKEN_EN_ADDR      \
	MT6363_LDO_VSRAM_DIGRF_CON2
#define PMIC_RG_LDO_VSRAM_DIGRF_STB_26M_CKEN_EN_MASK      0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_STB_26M_CKEN_EN_SHIFT     6
#define PMIC_RG_LDO_VSRAM_DIGRF_CK_SW_MODE_ADDR           \
	MT6363_LDO_VSRAM_DIGRF_CON2
#define PMIC_RG_LDO_VSRAM_DIGRF_CK_SW_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_CK_SW_MODE_SHIFT          7
#define PMIC_RG_LDO_VSRAM_DIGRF_B_STB_FORCE_ADDR          \
	MT6363_LDO_VSRAM_DIGRF_TEST_CON0
#define PMIC_RG_LDO_VSRAM_DIGRF_B_STB_FORCE_MASK          0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_B_STB_FORCE_SHIFT         0
#define PMIC_RG_LDO_VSRAM_DIGRF_L_STB_FORCE_ADDR          \
	MT6363_LDO_VSRAM_DIGRF_TEST_CON0
#define PMIC_RG_LDO_VSRAM_DIGRF_L_STB_FORCE_MASK          0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_L_STB_FORCE_SHIFT         1
#define PMIC_DA_VSRAM_DIGRF_B_EN_ADDR                     \
	MT6363_LDO_VSRAM_DIGRF_MON0
#define PMIC_DA_VSRAM_DIGRF_B_EN_MASK                     0x1
#define PMIC_DA_VSRAM_DIGRF_B_EN_SHIFT                    0
#define PMIC_DA_VSRAM_DIGRF_B_STB_ADDR                    \
	MT6363_LDO_VSRAM_DIGRF_MON0
#define PMIC_DA_VSRAM_DIGRF_B_STB_MASK                    0x1
#define PMIC_DA_VSRAM_DIGRF_B_STB_SHIFT                   1
#define PMIC_DA_VSRAM_DIGRF_B_LP_ADDR                     \
	MT6363_LDO_VSRAM_DIGRF_MON0
#define PMIC_DA_VSRAM_DIGRF_B_LP_MASK                     0x1
#define PMIC_DA_VSRAM_DIGRF_B_LP_SHIFT                    2
#define PMIC_DA_VSRAM_DIGRF_L_EN_ADDR                     \
	MT6363_LDO_VSRAM_DIGRF_MON0
#define PMIC_DA_VSRAM_DIGRF_L_EN_MASK                     0x1
#define PMIC_DA_VSRAM_DIGRF_L_EN_SHIFT                    3
#define PMIC_DA_VSRAM_DIGRF_L_STB_ADDR                    \
	MT6363_LDO_VSRAM_DIGRF_MON0
#define PMIC_DA_VSRAM_DIGRF_L_STB_MASK                    0x1
#define PMIC_DA_VSRAM_DIGRF_L_STB_SHIFT                   4
#define PMIC_DA_VSRAM_DIGRF_OCFB_EN_ADDR                  \
	MT6363_LDO_VSRAM_DIGRF_MON0
#define PMIC_DA_VSRAM_DIGRF_OCFB_EN_MASK                  0x1
#define PMIC_DA_VSRAM_DIGRF_OCFB_EN_SHIFT                 5
#define PMIC_DA_VSRAM_DIGRF_DUMMY_LOAD_ADDR               \
	MT6363_LDO_VSRAM_DIGRF_MON0
#define PMIC_DA_VSRAM_DIGRF_DUMMY_LOAD_MASK               0x3
#define PMIC_DA_VSRAM_DIGRF_DUMMY_LOAD_SHIFT              6
#define PMIC_DA_VSRAM_DIGRF_VSLEEP_SEL_ADDR               \
	MT6363_LDO_VSRAM_DIGRF_MON1
#define PMIC_DA_VSRAM_DIGRF_VSLEEP_SEL_MASK               0x1
#define PMIC_DA_VSRAM_DIGRF_VSLEEP_SEL_SHIFT              0
#define PMIC_DA_VSRAM_DIGRF_R2R_PDN_ADDR                  \
	MT6363_LDO_VSRAM_DIGRF_MON1
#define PMIC_DA_VSRAM_DIGRF_R2R_PDN_MASK                  0x1
#define PMIC_DA_VSRAM_DIGRF_R2R_PDN_SHIFT                 1
#define PMIC_DA_VSRAM_DIGRF_TRACK_NDIS_EN_ADDR            \
	MT6363_LDO_VSRAM_DIGRF_MON1
#define PMIC_DA_VSRAM_DIGRF_TRACK_NDIS_EN_MASK            0x1
#define PMIC_DA_VSRAM_DIGRF_TRACK_NDIS_EN_SHIFT           2
#define PMIC_DA_VSRAM_DIGRF_DVS_UP_ADDR                   \
	MT6363_LDO_VSRAM_DIGRF_MON1
#define PMIC_DA_VSRAM_DIGRF_DVS_UP_MASK                   0x1
#define PMIC_DA_VSRAM_DIGRF_DVS_UP_SHIFT                  3
#define PMIC_RG_LDO_VSRAM_DIGRF_VOSEL_SLEEP_ADDR          \
	MT6363_LDO_VSRAM_DIGRF_VOSEL0
#define PMIC_RG_LDO_VSRAM_DIGRF_VOSEL_SLEEP_MASK          0x7F
#define PMIC_RG_LDO_VSRAM_DIGRF_VOSEL_SLEEP_SHIFT         0
#define PMIC_LDO_VSRAM_DIGRF_WDTDBG_VOSEL_ADDR            \
	MT6363_LDO_VSRAM_DIGRF_VOSEL1
#define PMIC_LDO_VSRAM_DIGRF_WDTDBG_VOSEL_MASK            0x7F
#define PMIC_LDO_VSRAM_DIGRF_WDTDBG_VOSEL_SHIFT           0
#define PMIC_DA_VSRAM_DIGRF_VOSEL_GRAY_ADDR               \
	MT6363_LDO_VSRAM_DIGRF_VOSEL2
#define PMIC_DA_VSRAM_DIGRF_VOSEL_GRAY_MASK               0x7F
#define PMIC_DA_VSRAM_DIGRF_VOSEL_GRAY_SHIFT              0
#define PMIC_DA_VSRAM_DIGRF_VOSEL_ADDR                    \
	MT6363_LDO_VSRAM_DIGRF_VOSEL3
#define PMIC_DA_VSRAM_DIGRF_VOSEL_MASK                    0x7F
#define PMIC_DA_VSRAM_DIGRF_VOSEL_SHIFT                   0
#define PMIC_RG_LDO_VSRAM_DIGRF_SFCHG_RRATE_ADDR          \
	MT6363_LDO_VSRAM_DIGRF_SFCHG0
#define PMIC_RG_LDO_VSRAM_DIGRF_SFCHG_RRATE_MASK          0x7F
#define PMIC_RG_LDO_VSRAM_DIGRF_SFCHG_RRATE_SHIFT         0
#define PMIC_RG_LDO_VSRAM_DIGRF_SFCHG_REN_ADDR            \
	MT6363_LDO_VSRAM_DIGRF_SFCHG0
#define PMIC_RG_LDO_VSRAM_DIGRF_SFCHG_REN_MASK            0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_SFCHG_REN_SHIFT           7
#define PMIC_RG_LDO_VSRAM_DIGRF_SFCHG_FRATE_ADDR          \
	MT6363_LDO_VSRAM_DIGRF_SFCHG1
#define PMIC_RG_LDO_VSRAM_DIGRF_SFCHG_FRATE_MASK          0x7F
#define PMIC_RG_LDO_VSRAM_DIGRF_SFCHG_FRATE_SHIFT         0
#define PMIC_RG_LDO_VSRAM_DIGRF_SFCHG_FEN_ADDR            \
	MT6363_LDO_VSRAM_DIGRF_SFCHG1
#define PMIC_RG_LDO_VSRAM_DIGRF_SFCHG_FEN_MASK            0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_SFCHG_FEN_SHIFT           7
#define PMIC_RG_LDO_VSRAM_DIGRF_DVS_TRANS_TD_ADDR         \
	MT6363_LDO_VSRAM_DIGRF_DVS
#define PMIC_RG_LDO_VSRAM_DIGRF_DVS_TRANS_TD_MASK         0x3
#define PMIC_RG_LDO_VSRAM_DIGRF_DVS_TRANS_TD_SHIFT        0
#define PMIC_RG_LDO_VSRAM_DIGRF_DVS_TRANS_CTRL_ADDR       \
	MT6363_LDO_VSRAM_DIGRF_DVS
#define PMIC_RG_LDO_VSRAM_DIGRF_DVS_TRANS_CTRL_MASK       0x3
#define PMIC_RG_LDO_VSRAM_DIGRF_DVS_TRANS_CTRL_SHIFT      4
#define PMIC_RG_LDO_VSRAM_DIGRF_DVS_TRANS_ONCE_ADDR       \
	MT6363_LDO_VSRAM_DIGRF_DVS
#define PMIC_RG_LDO_VSRAM_DIGRF_DVS_TRANS_ONCE_MASK       0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_DVS_TRANS_ONCE_SHIFT      6
#define PMIC_RG_LDO_VSRAM_DIGRF_RC0_OP_EN_ADDR            \
	MT6363_LDO_VSRAM_DIGRF_OP_EN0
#define PMIC_RG_LDO_VSRAM_DIGRF_RC0_OP_EN_MASK            0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_RC0_OP_EN_SHIFT           0
#define PMIC_RG_LDO_VSRAM_DIGRF_RC1_OP_EN_ADDR            \
	MT6363_LDO_VSRAM_DIGRF_OP_EN0
#define PMIC_RG_LDO_VSRAM_DIGRF_RC1_OP_EN_MASK            0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_RC1_OP_EN_SHIFT           1
#define PMIC_RG_LDO_VSRAM_DIGRF_RC2_OP_EN_ADDR            \
	MT6363_LDO_VSRAM_DIGRF_OP_EN0
#define PMIC_RG_LDO_VSRAM_DIGRF_RC2_OP_EN_MASK            0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_RC2_OP_EN_SHIFT           2
#define PMIC_RG_LDO_VSRAM_DIGRF_RC3_OP_EN_ADDR            \
	MT6363_LDO_VSRAM_DIGRF_OP_EN0
#define PMIC_RG_LDO_VSRAM_DIGRF_RC3_OP_EN_MASK            0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_RC3_OP_EN_SHIFT           3
#define PMIC_RG_LDO_VSRAM_DIGRF_RC4_OP_EN_ADDR            \
	MT6363_LDO_VSRAM_DIGRF_OP_EN0
#define PMIC_RG_LDO_VSRAM_DIGRF_RC4_OP_EN_MASK            0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_RC4_OP_EN_SHIFT           4
#define PMIC_RG_LDO_VSRAM_DIGRF_RC5_OP_EN_ADDR            \
	MT6363_LDO_VSRAM_DIGRF_OP_EN0
#define PMIC_RG_LDO_VSRAM_DIGRF_RC5_OP_EN_MASK            0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_RC5_OP_EN_SHIFT           5
#define PMIC_RG_LDO_VSRAM_DIGRF_RC6_OP_EN_ADDR            \
	MT6363_LDO_VSRAM_DIGRF_OP_EN0
#define PMIC_RG_LDO_VSRAM_DIGRF_RC6_OP_EN_MASK            0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_RC6_OP_EN_SHIFT           6
#define PMIC_RG_LDO_VSRAM_DIGRF_RC7_OP_EN_ADDR            \
	MT6363_LDO_VSRAM_DIGRF_OP_EN0
#define PMIC_RG_LDO_VSRAM_DIGRF_RC7_OP_EN_MASK            0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_RC7_OP_EN_SHIFT           7
#define PMIC_RG_LDO_VSRAM_DIGRF_RC8_OP_EN_ADDR            \
	MT6363_LDO_VSRAM_DIGRF_OP_EN1
#define PMIC_RG_LDO_VSRAM_DIGRF_RC8_OP_EN_MASK            0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_RC8_OP_EN_SHIFT           0
#define PMIC_RG_LDO_VSRAM_DIGRF_RC9_OP_EN_ADDR            \
	MT6363_LDO_VSRAM_DIGRF_OP_EN1
#define PMIC_RG_LDO_VSRAM_DIGRF_RC9_OP_EN_MASK            0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_RC9_OP_EN_SHIFT           1
#define PMIC_RG_LDO_VSRAM_DIGRF_RC10_OP_EN_ADDR           \
	MT6363_LDO_VSRAM_DIGRF_OP_EN1
#define PMIC_RG_LDO_VSRAM_DIGRF_RC10_OP_EN_MASK           0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_RC10_OP_EN_SHIFT          2
#define PMIC_RG_LDO_VSRAM_DIGRF_RC11_OP_EN_ADDR           \
	MT6363_LDO_VSRAM_DIGRF_OP_EN1
#define PMIC_RG_LDO_VSRAM_DIGRF_RC11_OP_EN_MASK           0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_RC11_OP_EN_SHIFT          3
#define PMIC_RG_LDO_VSRAM_DIGRF_RC12_OP_EN_ADDR           \
	MT6363_LDO_VSRAM_DIGRF_OP_EN1
#define PMIC_RG_LDO_VSRAM_DIGRF_RC12_OP_EN_MASK           0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_RC12_OP_EN_SHIFT          4
#define PMIC_RG_LDO_VSRAM_DIGRF_RC13_OP_EN_ADDR           \
	MT6363_LDO_VSRAM_DIGRF_OP_EN1
#define PMIC_RG_LDO_VSRAM_DIGRF_RC13_OP_EN_MASK           0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_RC13_OP_EN_SHIFT          5
#define PMIC_RG_LDO_VSRAM_DIGRF_HW0_OP_EN_ADDR            \
	MT6363_LDO_VSRAM_DIGRF_OP_EN2
#define PMIC_RG_LDO_VSRAM_DIGRF_HW0_OP_EN_MASK            0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_HW0_OP_EN_SHIFT           0
#define PMIC_RG_LDO_VSRAM_DIGRF_HW1_OP_EN_ADDR            \
	MT6363_LDO_VSRAM_DIGRF_OP_EN2
#define PMIC_RG_LDO_VSRAM_DIGRF_HW1_OP_EN_MASK            0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_HW1_OP_EN_SHIFT           1
#define PMIC_RG_LDO_VSRAM_DIGRF_HW2_OP_EN_ADDR            \
	MT6363_LDO_VSRAM_DIGRF_OP_EN2
#define PMIC_RG_LDO_VSRAM_DIGRF_HW2_OP_EN_MASK            0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_HW2_OP_EN_SHIFT           2
#define PMIC_RG_LDO_VSRAM_DIGRF_HW3_OP_EN_ADDR            \
	MT6363_LDO_VSRAM_DIGRF_OP_EN2
#define PMIC_RG_LDO_VSRAM_DIGRF_HW3_OP_EN_MASK            0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_HW3_OP_EN_SHIFT           3
#define PMIC_RG_LDO_VSRAM_DIGRF_HW4_OP_EN_ADDR            \
	MT6363_LDO_VSRAM_DIGRF_OP_EN2
#define PMIC_RG_LDO_VSRAM_DIGRF_HW4_OP_EN_MASK            0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_HW4_OP_EN_SHIFT           4
#define PMIC_RG_LDO_VSRAM_DIGRF_HW5_OP_EN_ADDR            \
	MT6363_LDO_VSRAM_DIGRF_OP_EN2
#define PMIC_RG_LDO_VSRAM_DIGRF_HW5_OP_EN_MASK            0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_HW5_OP_EN_SHIFT           5
#define PMIC_RG_LDO_VSRAM_DIGRF_HW6_OP_EN_ADDR            \
	MT6363_LDO_VSRAM_DIGRF_OP_EN2
#define PMIC_RG_LDO_VSRAM_DIGRF_HW6_OP_EN_MASK            0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_HW6_OP_EN_SHIFT           6
#define PMIC_RG_LDO_VSRAM_DIGRF_SW_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_DIGRF_OP_EN2
#define PMIC_RG_LDO_VSRAM_DIGRF_SW_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_SW_OP_EN_SHIFT            7
#define PMIC_RG_LDO_VSRAM_DIGRF_RC0_OP_CFG_ADDR           \
	MT6363_LDO_VSRAM_DIGRF_OP_CFG0
#define PMIC_RG_LDO_VSRAM_DIGRF_RC0_OP_CFG_MASK           0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_RC0_OP_CFG_SHIFT          0
#define PMIC_RG_LDO_VSRAM_DIGRF_RC1_OP_CFG_ADDR           \
	MT6363_LDO_VSRAM_DIGRF_OP_CFG0
#define PMIC_RG_LDO_VSRAM_DIGRF_RC1_OP_CFG_MASK           0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_RC1_OP_CFG_SHIFT          1
#define PMIC_RG_LDO_VSRAM_DIGRF_RC2_OP_CFG_ADDR           \
	MT6363_LDO_VSRAM_DIGRF_OP_CFG0
#define PMIC_RG_LDO_VSRAM_DIGRF_RC2_OP_CFG_MASK           0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_RC2_OP_CFG_SHIFT          2
#define PMIC_RG_LDO_VSRAM_DIGRF_RC3_OP_CFG_ADDR           \
	MT6363_LDO_VSRAM_DIGRF_OP_CFG0
#define PMIC_RG_LDO_VSRAM_DIGRF_RC3_OP_CFG_MASK           0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_RC3_OP_CFG_SHIFT          3
#define PMIC_RG_LDO_VSRAM_DIGRF_RC4_OP_CFG_ADDR           \
	MT6363_LDO_VSRAM_DIGRF_OP_CFG0
#define PMIC_RG_LDO_VSRAM_DIGRF_RC4_OP_CFG_MASK           0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_RC4_OP_CFG_SHIFT          4
#define PMIC_RG_LDO_VSRAM_DIGRF_RC5_OP_CFG_ADDR           \
	MT6363_LDO_VSRAM_DIGRF_OP_CFG0
#define PMIC_RG_LDO_VSRAM_DIGRF_RC5_OP_CFG_MASK           0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_RC5_OP_CFG_SHIFT          5
#define PMIC_RG_LDO_VSRAM_DIGRF_RC6_OP_CFG_ADDR           \
	MT6363_LDO_VSRAM_DIGRF_OP_CFG0
#define PMIC_RG_LDO_VSRAM_DIGRF_RC6_OP_CFG_MASK           0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_RC6_OP_CFG_SHIFT          6
#define PMIC_RG_LDO_VSRAM_DIGRF_RC7_OP_CFG_ADDR           \
	MT6363_LDO_VSRAM_DIGRF_OP_CFG0
#define PMIC_RG_LDO_VSRAM_DIGRF_RC7_OP_CFG_MASK           0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_RC7_OP_CFG_SHIFT          7
#define PMIC_RG_LDO_VSRAM_DIGRF_RC8_OP_CFG_ADDR           \
	MT6363_LDO_VSRAM_DIGRF_OP_CFG1
#define PMIC_RG_LDO_VSRAM_DIGRF_RC8_OP_CFG_MASK           0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_RC8_OP_CFG_SHIFT          0
#define PMIC_RG_LDO_VSRAM_DIGRF_RC9_OP_CFG_ADDR           \
	MT6363_LDO_VSRAM_DIGRF_OP_CFG1
#define PMIC_RG_LDO_VSRAM_DIGRF_RC9_OP_CFG_MASK           0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_RC9_OP_CFG_SHIFT          1
#define PMIC_RG_LDO_VSRAM_DIGRF_RC10_OP_CFG_ADDR          \
	MT6363_LDO_VSRAM_DIGRF_OP_CFG1
#define PMIC_RG_LDO_VSRAM_DIGRF_RC10_OP_CFG_MASK          0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_RC10_OP_CFG_SHIFT         2
#define PMIC_RG_LDO_VSRAM_DIGRF_RC11_OP_CFG_ADDR          \
	MT6363_LDO_VSRAM_DIGRF_OP_CFG1
#define PMIC_RG_LDO_VSRAM_DIGRF_RC11_OP_CFG_MASK          0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_RC11_OP_CFG_SHIFT         3
#define PMIC_RG_LDO_VSRAM_DIGRF_RC12_OP_CFG_ADDR          \
	MT6363_LDO_VSRAM_DIGRF_OP_CFG1
#define PMIC_RG_LDO_VSRAM_DIGRF_RC12_OP_CFG_MASK          0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_RC12_OP_CFG_SHIFT         4
#define PMIC_RG_LDO_VSRAM_DIGRF_RC13_OP_CFG_ADDR          \
	MT6363_LDO_VSRAM_DIGRF_OP_CFG1
#define PMIC_RG_LDO_VSRAM_DIGRF_RC13_OP_CFG_MASK          0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_RC13_OP_CFG_SHIFT         5
#define PMIC_RG_LDO_VSRAM_DIGRF_HW0_OP_CFG_ADDR           \
	MT6363_LDO_VSRAM_DIGRF_OP_CFG2
#define PMIC_RG_LDO_VSRAM_DIGRF_HW0_OP_CFG_MASK           0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_HW0_OP_CFG_SHIFT          0
#define PMIC_RG_LDO_VSRAM_DIGRF_HW1_OP_CFG_ADDR           \
	MT6363_LDO_VSRAM_DIGRF_OP_CFG2
#define PMIC_RG_LDO_VSRAM_DIGRF_HW1_OP_CFG_MASK           0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_HW1_OP_CFG_SHIFT          1
#define PMIC_RG_LDO_VSRAM_DIGRF_HW2_OP_CFG_ADDR           \
	MT6363_LDO_VSRAM_DIGRF_OP_CFG2
#define PMIC_RG_LDO_VSRAM_DIGRF_HW2_OP_CFG_MASK           0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_HW2_OP_CFG_SHIFT          2
#define PMIC_RG_LDO_VSRAM_DIGRF_HW3_OP_CFG_ADDR           \
	MT6363_LDO_VSRAM_DIGRF_OP_CFG2
#define PMIC_RG_LDO_VSRAM_DIGRF_HW3_OP_CFG_MASK           0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_HW3_OP_CFG_SHIFT          3
#define PMIC_RG_LDO_VSRAM_DIGRF_HW4_OP_CFG_ADDR           \
	MT6363_LDO_VSRAM_DIGRF_OP_CFG2
#define PMIC_RG_LDO_VSRAM_DIGRF_HW4_OP_CFG_MASK           0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_HW4_OP_CFG_SHIFT          4
#define PMIC_RG_LDO_VSRAM_DIGRF_HW5_OP_CFG_ADDR           \
	MT6363_LDO_VSRAM_DIGRF_OP_CFG2
#define PMIC_RG_LDO_VSRAM_DIGRF_HW5_OP_CFG_MASK           0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_HW5_OP_CFG_SHIFT          5
#define PMIC_RG_LDO_VSRAM_DIGRF_HW6_OP_CFG_ADDR           \
	MT6363_LDO_VSRAM_DIGRF_OP_CFG2
#define PMIC_RG_LDO_VSRAM_DIGRF_HW6_OP_CFG_MASK           0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_HW6_OP_CFG_SHIFT          6
#define PMIC_RG_LDO_VSRAM_DIGRF_SW_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_DIGRF_OP_CFG2
#define PMIC_RG_LDO_VSRAM_DIGRF_SW_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_SW_OP_CFG_SHIFT           7
#define PMIC_RG_LDO_VSRAM_DIGRF_RC0_OP_MODE_ADDR          \
	MT6363_LDO_VSRAM_DIGRF_OP_MODE0
#define PMIC_RG_LDO_VSRAM_DIGRF_RC0_OP_MODE_MASK          0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_RC0_OP_MODE_SHIFT         0
#define PMIC_RG_LDO_VSRAM_DIGRF_RC1_OP_MODE_ADDR          \
	MT6363_LDO_VSRAM_DIGRF_OP_MODE0
#define PMIC_RG_LDO_VSRAM_DIGRF_RC1_OP_MODE_MASK          0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_RC1_OP_MODE_SHIFT         1
#define PMIC_RG_LDO_VSRAM_DIGRF_RC2_OP_MODE_ADDR          \
	MT6363_LDO_VSRAM_DIGRF_OP_MODE0
#define PMIC_RG_LDO_VSRAM_DIGRF_RC2_OP_MODE_MASK          0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_RC2_OP_MODE_SHIFT         2
#define PMIC_RG_LDO_VSRAM_DIGRF_RC3_OP_MODE_ADDR          \
	MT6363_LDO_VSRAM_DIGRF_OP_MODE0
#define PMIC_RG_LDO_VSRAM_DIGRF_RC3_OP_MODE_MASK          0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_RC3_OP_MODE_SHIFT         3
#define PMIC_RG_LDO_VSRAM_DIGRF_RC4_OP_MODE_ADDR          \
	MT6363_LDO_VSRAM_DIGRF_OP_MODE0
#define PMIC_RG_LDO_VSRAM_DIGRF_RC4_OP_MODE_MASK          0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_RC4_OP_MODE_SHIFT         4
#define PMIC_RG_LDO_VSRAM_DIGRF_RC5_OP_MODE_ADDR          \
	MT6363_LDO_VSRAM_DIGRF_OP_MODE0
#define PMIC_RG_LDO_VSRAM_DIGRF_RC5_OP_MODE_MASK          0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_RC5_OP_MODE_SHIFT         5
#define PMIC_RG_LDO_VSRAM_DIGRF_RC6_OP_MODE_ADDR          \
	MT6363_LDO_VSRAM_DIGRF_OP_MODE0
#define PMIC_RG_LDO_VSRAM_DIGRF_RC6_OP_MODE_MASK          0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_RC6_OP_MODE_SHIFT         6
#define PMIC_RG_LDO_VSRAM_DIGRF_RC7_OP_MODE_ADDR          \
	MT6363_LDO_VSRAM_DIGRF_OP_MODE0
#define PMIC_RG_LDO_VSRAM_DIGRF_RC7_OP_MODE_MASK          0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_RC7_OP_MODE_SHIFT         7
#define PMIC_RG_LDO_VSRAM_DIGRF_RC8_OP_MODE_ADDR          \
	MT6363_LDO_VSRAM_DIGRF_OP_MODE1
#define PMIC_RG_LDO_VSRAM_DIGRF_RC8_OP_MODE_MASK          0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_RC8_OP_MODE_SHIFT         0
#define PMIC_RG_LDO_VSRAM_DIGRF_RC9_OP_MODE_ADDR          \
	MT6363_LDO_VSRAM_DIGRF_OP_MODE1
#define PMIC_RG_LDO_VSRAM_DIGRF_RC9_OP_MODE_MASK          0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_RC9_OP_MODE_SHIFT         1
#define PMIC_RG_LDO_VSRAM_DIGRF_RC10_OP_MODE_ADDR         \
	MT6363_LDO_VSRAM_DIGRF_OP_MODE1
#define PMIC_RG_LDO_VSRAM_DIGRF_RC10_OP_MODE_MASK         0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_RC10_OP_MODE_SHIFT        2
#define PMIC_RG_LDO_VSRAM_DIGRF_RC11_OP_MODE_ADDR         \
	MT6363_LDO_VSRAM_DIGRF_OP_MODE1
#define PMIC_RG_LDO_VSRAM_DIGRF_RC11_OP_MODE_MASK         0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_RC11_OP_MODE_SHIFT        3
#define PMIC_RG_LDO_VSRAM_DIGRF_RC12_OP_MODE_ADDR         \
	MT6363_LDO_VSRAM_DIGRF_OP_MODE1
#define PMIC_RG_LDO_VSRAM_DIGRF_RC12_OP_MODE_MASK         0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_RC12_OP_MODE_SHIFT        4
#define PMIC_RG_LDO_VSRAM_DIGRF_RC13_OP_MODE_ADDR         \
	MT6363_LDO_VSRAM_DIGRF_OP_MODE1
#define PMIC_RG_LDO_VSRAM_DIGRF_RC13_OP_MODE_MASK         0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_RC13_OP_MODE_SHIFT        5
#define PMIC_RG_LDO_VSRAM_DIGRF_HW0_OP_MODE_ADDR          \
	MT6363_LDO_VSRAM_DIGRF_OP_MODE2
#define PMIC_RG_LDO_VSRAM_DIGRF_HW0_OP_MODE_MASK          0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_HW0_OP_MODE_SHIFT         0
#define PMIC_RG_LDO_VSRAM_DIGRF_HW1_OP_MODE_ADDR          \
	MT6363_LDO_VSRAM_DIGRF_OP_MODE2
#define PMIC_RG_LDO_VSRAM_DIGRF_HW1_OP_MODE_MASK          0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_HW1_OP_MODE_SHIFT         1
#define PMIC_RG_LDO_VSRAM_DIGRF_HW2_OP_MODE_ADDR          \
	MT6363_LDO_VSRAM_DIGRF_OP_MODE2
#define PMIC_RG_LDO_VSRAM_DIGRF_HW2_OP_MODE_MASK          0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_HW2_OP_MODE_SHIFT         2
#define PMIC_RG_LDO_VSRAM_DIGRF_HW3_OP_MODE_ADDR          \
	MT6363_LDO_VSRAM_DIGRF_OP_MODE2
#define PMIC_RG_LDO_VSRAM_DIGRF_HW3_OP_MODE_MASK          0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_HW3_OP_MODE_SHIFT         3
#define PMIC_RG_LDO_VSRAM_DIGRF_HW4_OP_MODE_ADDR          \
	MT6363_LDO_VSRAM_DIGRF_OP_MODE2
#define PMIC_RG_LDO_VSRAM_DIGRF_HW4_OP_MODE_MASK          0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_HW4_OP_MODE_SHIFT         4
#define PMIC_RG_LDO_VSRAM_DIGRF_HW5_OP_MODE_ADDR          \
	MT6363_LDO_VSRAM_DIGRF_OP_MODE2
#define PMIC_RG_LDO_VSRAM_DIGRF_HW5_OP_MODE_MASK          0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_HW5_OP_MODE_SHIFT         5
#define PMIC_RG_LDO_VSRAM_DIGRF_HW6_OP_MODE_ADDR          \
	MT6363_LDO_VSRAM_DIGRF_OP_MODE2
#define PMIC_RG_LDO_VSRAM_DIGRF_HW6_OP_MODE_MASK          0x1
#define PMIC_RG_LDO_VSRAM_DIGRF_HW6_OP_MODE_SHIFT         6
#define PMIC_LDO_VSRAM1_ANA_ID_ADDR                       \
	MT6363_LDO_VSRAM1_ANA_ID
#define PMIC_LDO_VSRAM1_ANA_ID_MASK                       0xFF
#define PMIC_LDO_VSRAM1_ANA_ID_SHIFT                      0
#define PMIC_LDO_VSRAM1_DIG_ID_ADDR                       \
	MT6363_LDO_VSRAM1_DIG_ID
#define PMIC_LDO_VSRAM1_DIG_ID_MASK                       0xFF
#define PMIC_LDO_VSRAM1_DIG_ID_SHIFT                      0
#define PMIC_LDO_VSRAM1_ANA_MINOR_REV_ADDR                \
	MT6363_LDO_VSRAM1_ANA_REV
#define PMIC_LDO_VSRAM1_ANA_MINOR_REV_MASK                0xF
#define PMIC_LDO_VSRAM1_ANA_MINOR_REV_SHIFT               0
#define PMIC_LDO_VSRAM1_ANA_MAJOR_REV_ADDR                \
	MT6363_LDO_VSRAM1_ANA_REV
#define PMIC_LDO_VSRAM1_ANA_MAJOR_REV_MASK                0xF
#define PMIC_LDO_VSRAM1_ANA_MAJOR_REV_SHIFT               4
#define PMIC_LDO_VSRAM1_DIG_MINOR_REV_ADDR                \
	MT6363_LDO_VSRAM1_DIG_REV
#define PMIC_LDO_VSRAM1_DIG_MINOR_REV_MASK                0xF
#define PMIC_LDO_VSRAM1_DIG_MINOR_REV_SHIFT               0
#define PMIC_LDO_VSRAM1_DIG_MAJOR_REV_ADDR                \
	MT6363_LDO_VSRAM1_DIG_REV
#define PMIC_LDO_VSRAM1_DIG_MAJOR_REV_MASK                0xF
#define PMIC_LDO_VSRAM1_DIG_MAJOR_REV_SHIFT               4
#define PMIC_LDO_VSRAM1_DSN_CBS_ADDR                      \
	MT6363_LDO_VSRAM1_DSN_DBI
#define PMIC_LDO_VSRAM1_DSN_CBS_MASK                      0x3
#define PMIC_LDO_VSRAM1_DSN_CBS_SHIFT                     0
#define PMIC_LDO_VSRAM1_DSN_BIX_ADDR                      \
	MT6363_LDO_VSRAM1_DSN_DBI
#define PMIC_LDO_VSRAM1_DSN_BIX_MASK                      0x3
#define PMIC_LDO_VSRAM1_DSN_BIX_SHIFT                     2
#define PMIC_LDO_VSRAM1_DSN_ESP_ADDR                      \
	MT6363_LDO_VSRAM1_DSN_ESP
#define PMIC_LDO_VSRAM1_DSN_ESP_MASK                      0xFF
#define PMIC_LDO_VSRAM1_DSN_ESP_SHIFT                     0
#define PMIC_LDO_VSRAM1_DSN_FPI_ADDR                      \
	MT6363_LDO_VSRAM1_DSN_DXI
#define PMIC_LDO_VSRAM1_DSN_FPI_MASK                      0xFF
#define PMIC_LDO_VSRAM1_DSN_FPI_SHIFT                     0
#define PMIC_RG_VRC_LDO_VSRAM_MDFE_EN_ADDR                \
	MT6363_LDO_VSRAM_MDFE_CON0
#define PMIC_RG_VRC_LDO_VSRAM_MDFE_EN_MASK                0x1
#define PMIC_RG_VRC_LDO_VSRAM_MDFE_EN_SHIFT               0
#define PMIC_RG_VRC_LDO_VSRAM_MDFE_LP_ADDR                \
	MT6363_LDO_VSRAM_MDFE_CON0
#define PMIC_RG_VRC_LDO_VSRAM_MDFE_LP_MASK                0x1
#define PMIC_RG_VRC_LDO_VSRAM_MDFE_LP_SHIFT               1
#define PMIC_RG_LDO_VSRAM_MDFE_STBTD_ADDR                 \
	MT6363_LDO_VSRAM_MDFE_CON1
#define PMIC_RG_LDO_VSRAM_MDFE_STBTD_MASK                 0x3
#define PMIC_RG_LDO_VSRAM_MDFE_STBTD_SHIFT                0
#define PMIC_RG_LDO_VSRAM_MDFE_ULP_ADDR                   \
	MT6363_LDO_VSRAM_MDFE_CON1
#define PMIC_RG_LDO_VSRAM_MDFE_ULP_MASK                   0x1
#define PMIC_RG_LDO_VSRAM_MDFE_ULP_SHIFT                  2
#define PMIC_RG_LDO_VSRAM_MDFE_ONLV_EN_ADDR               \
	MT6363_LDO_VSRAM_MDFE_CON1
#define PMIC_RG_LDO_VSRAM_MDFE_ONLV_EN_MASK               0x1
#define PMIC_RG_LDO_VSRAM_MDFE_ONLV_EN_SHIFT              3
#define PMIC_RG_LDO_VSRAM_MDFE_OCFB_EN_ADDR               \
	MT6363_LDO_VSRAM_MDFE_CON1
#define PMIC_RG_LDO_VSRAM_MDFE_OCFB_EN_MASK               0x1
#define PMIC_RG_LDO_VSRAM_MDFE_OCFB_EN_SHIFT              4
#define PMIC_RG_LDO_VSRAM_MDFE_OC_MODE_ADDR               \
	MT6363_LDO_VSRAM_MDFE_CON1
#define PMIC_RG_LDO_VSRAM_MDFE_OC_MODE_MASK               0x1
#define PMIC_RG_LDO_VSRAM_MDFE_OC_MODE_SHIFT              5
#define PMIC_RG_LDO_VSRAM_MDFE_OC_TSEL_ADDR               \
	MT6363_LDO_VSRAM_MDFE_CON1
#define PMIC_RG_LDO_VSRAM_MDFE_OC_TSEL_MASK               0x1
#define PMIC_RG_LDO_VSRAM_MDFE_OC_TSEL_SHIFT              6
#define PMIC_RG_LDO_VSRAM_MDFE_DUMMY_LOAD_ADDR            \
	MT6363_LDO_VSRAM_MDFE_CON2
#define PMIC_RG_LDO_VSRAM_MDFE_DUMMY_LOAD_MASK            0x3
#define PMIC_RG_LDO_VSRAM_MDFE_DUMMY_LOAD_SHIFT           0
#define PMIC_RG_LDO_VSRAM_MDFE_R2R_PDN_DIS_ADDR           \
	MT6363_LDO_VSRAM_MDFE_CON2
#define PMIC_RG_LDO_VSRAM_MDFE_R2R_PDN_DIS_MASK           0x1
#define PMIC_RG_LDO_VSRAM_MDFE_R2R_PDN_DIS_SHIFT          5
#define PMIC_RG_LDO_VSRAM_MDFE_STB_26M_CKEN_EN_ADDR       \
	MT6363_LDO_VSRAM_MDFE_CON2
#define PMIC_RG_LDO_VSRAM_MDFE_STB_26M_CKEN_EN_MASK       0x1
#define PMIC_RG_LDO_VSRAM_MDFE_STB_26M_CKEN_EN_SHIFT      6
#define PMIC_RG_LDO_VSRAM_MDFE_CK_SW_MODE_ADDR            \
	MT6363_LDO_VSRAM_MDFE_CON2
#define PMIC_RG_LDO_VSRAM_MDFE_CK_SW_MODE_MASK            0x1
#define PMIC_RG_LDO_VSRAM_MDFE_CK_SW_MODE_SHIFT           7
#define PMIC_RG_LDO_VSRAM_MDFE_B_STB_FORCE_ADDR           \
	MT6363_LDO_VSRAM_MDFE_TEST_CON0
#define PMIC_RG_LDO_VSRAM_MDFE_B_STB_FORCE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_MDFE_B_STB_FORCE_SHIFT          0
#define PMIC_RG_LDO_VSRAM_MDFE_L_STB_FORCE_ADDR           \
	MT6363_LDO_VSRAM_MDFE_TEST_CON0
#define PMIC_RG_LDO_VSRAM_MDFE_L_STB_FORCE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_MDFE_L_STB_FORCE_SHIFT          1
#define PMIC_DA_VSRAM_MDFE_B_EN_ADDR                      \
	MT6363_LDO_VSRAM_MDFE_MON0
#define PMIC_DA_VSRAM_MDFE_B_EN_MASK                      0x1
#define PMIC_DA_VSRAM_MDFE_B_EN_SHIFT                     0
#define PMIC_DA_VSRAM_MDFE_B_STB_ADDR                     \
	MT6363_LDO_VSRAM_MDFE_MON0
#define PMIC_DA_VSRAM_MDFE_B_STB_MASK                     0x1
#define PMIC_DA_VSRAM_MDFE_B_STB_SHIFT                    1
#define PMIC_DA_VSRAM_MDFE_B_LP_ADDR                      \
	MT6363_LDO_VSRAM_MDFE_MON0
#define PMIC_DA_VSRAM_MDFE_B_LP_MASK                      0x1
#define PMIC_DA_VSRAM_MDFE_B_LP_SHIFT                     2
#define PMIC_DA_VSRAM_MDFE_L_EN_ADDR                      \
	MT6363_LDO_VSRAM_MDFE_MON0
#define PMIC_DA_VSRAM_MDFE_L_EN_MASK                      0x1
#define PMIC_DA_VSRAM_MDFE_L_EN_SHIFT                     3
#define PMIC_DA_VSRAM_MDFE_L_STB_ADDR                     \
	MT6363_LDO_VSRAM_MDFE_MON0
#define PMIC_DA_VSRAM_MDFE_L_STB_MASK                     0x1
#define PMIC_DA_VSRAM_MDFE_L_STB_SHIFT                    4
#define PMIC_DA_VSRAM_MDFE_OCFB_EN_ADDR                   \
	MT6363_LDO_VSRAM_MDFE_MON0
#define PMIC_DA_VSRAM_MDFE_OCFB_EN_MASK                   0x1
#define PMIC_DA_VSRAM_MDFE_OCFB_EN_SHIFT                  5
#define PMIC_DA_VSRAM_MDFE_DUMMY_LOAD_ADDR                \
	MT6363_LDO_VSRAM_MDFE_MON0
#define PMIC_DA_VSRAM_MDFE_DUMMY_LOAD_MASK                0x3
#define PMIC_DA_VSRAM_MDFE_DUMMY_LOAD_SHIFT               6
#define PMIC_DA_VSRAM_MDFE_VSLEEP_SEL_ADDR                \
	MT6363_LDO_VSRAM_MDFE_MON1
#define PMIC_DA_VSRAM_MDFE_VSLEEP_SEL_MASK                0x1
#define PMIC_DA_VSRAM_MDFE_VSLEEP_SEL_SHIFT               0
#define PMIC_DA_VSRAM_MDFE_R2R_PDN_ADDR                   \
	MT6363_LDO_VSRAM_MDFE_MON1
#define PMIC_DA_VSRAM_MDFE_R2R_PDN_MASK                   0x1
#define PMIC_DA_VSRAM_MDFE_R2R_PDN_SHIFT                  1
#define PMIC_DA_VSRAM_MDFE_TRACK_NDIS_EN_ADDR             \
	MT6363_LDO_VSRAM_MDFE_MON1
#define PMIC_DA_VSRAM_MDFE_TRACK_NDIS_EN_MASK             0x1
#define PMIC_DA_VSRAM_MDFE_TRACK_NDIS_EN_SHIFT            2
#define PMIC_DA_VSRAM_MDFE_DVS_UP_ADDR                    \
	MT6363_LDO_VSRAM_MDFE_MON1
#define PMIC_DA_VSRAM_MDFE_DVS_UP_MASK                    0x1
#define PMIC_DA_VSRAM_MDFE_DVS_UP_SHIFT                   3
#define PMIC_RG_LDO_VSRAM_MDFE_VOSEL_SLEEP_ADDR           \
	MT6363_LDO_VSRAM_MDFE_VOSEL0
#define PMIC_RG_LDO_VSRAM_MDFE_VOSEL_SLEEP_MASK           0x7F
#define PMIC_RG_LDO_VSRAM_MDFE_VOSEL_SLEEP_SHIFT          0
#define PMIC_LDO_VSRAM_MDFE_WDTDBG_VOSEL_ADDR             \
	MT6363_LDO_VSRAM_MDFE_VOSEL1
#define PMIC_LDO_VSRAM_MDFE_WDTDBG_VOSEL_MASK             0x7F
#define PMIC_LDO_VSRAM_MDFE_WDTDBG_VOSEL_SHIFT            0
#define PMIC_DA_VSRAM_MDFE_VOSEL_GRAY_ADDR                \
	MT6363_LDO_VSRAM_MDFE_VOSEL2
#define PMIC_DA_VSRAM_MDFE_VOSEL_GRAY_MASK                0x7F
#define PMIC_DA_VSRAM_MDFE_VOSEL_GRAY_SHIFT               0
#define PMIC_DA_VSRAM_MDFE_VOSEL_ADDR                     \
	MT6363_LDO_VSRAM_MDFE_VOSEL3
#define PMIC_DA_VSRAM_MDFE_VOSEL_MASK                     0x7F
#define PMIC_DA_VSRAM_MDFE_VOSEL_SHIFT                    0
#define PMIC_RG_LDO_VSRAM_MDFE_SFCHG_RRATE_ADDR           \
	MT6363_LDO_VSRAM_MDFE_SFCHG0
#define PMIC_RG_LDO_VSRAM_MDFE_SFCHG_RRATE_MASK           0x7F
#define PMIC_RG_LDO_VSRAM_MDFE_SFCHG_RRATE_SHIFT          0
#define PMIC_RG_LDO_VSRAM_MDFE_SFCHG_REN_ADDR             \
	MT6363_LDO_VSRAM_MDFE_SFCHG0
#define PMIC_RG_LDO_VSRAM_MDFE_SFCHG_REN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_MDFE_SFCHG_REN_SHIFT            7
#define PMIC_RG_LDO_VSRAM_MDFE_SFCHG_FRATE_ADDR           \
	MT6363_LDO_VSRAM_MDFE_SFCHG1
#define PMIC_RG_LDO_VSRAM_MDFE_SFCHG_FRATE_MASK           0x7F
#define PMIC_RG_LDO_VSRAM_MDFE_SFCHG_FRATE_SHIFT          0
#define PMIC_RG_LDO_VSRAM_MDFE_SFCHG_FEN_ADDR             \
	MT6363_LDO_VSRAM_MDFE_SFCHG1
#define PMIC_RG_LDO_VSRAM_MDFE_SFCHG_FEN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_MDFE_SFCHG_FEN_SHIFT            7
#define PMIC_RG_LDO_VSRAM_MDFE_DVS_TRANS_TD_ADDR          \
	MT6363_LDO_VSRAM_MDFE_DVS
#define PMIC_RG_LDO_VSRAM_MDFE_DVS_TRANS_TD_MASK          0x3
#define PMIC_RG_LDO_VSRAM_MDFE_DVS_TRANS_TD_SHIFT         0
#define PMIC_RG_LDO_VSRAM_MDFE_DVS_TRANS_CTRL_ADDR        \
	MT6363_LDO_VSRAM_MDFE_DVS
#define PMIC_RG_LDO_VSRAM_MDFE_DVS_TRANS_CTRL_MASK        0x3
#define PMIC_RG_LDO_VSRAM_MDFE_DVS_TRANS_CTRL_SHIFT       4
#define PMIC_RG_LDO_VSRAM_MDFE_DVS_TRANS_ONCE_ADDR        \
	MT6363_LDO_VSRAM_MDFE_DVS
#define PMIC_RG_LDO_VSRAM_MDFE_DVS_TRANS_ONCE_MASK        0x1
#define PMIC_RG_LDO_VSRAM_MDFE_DVS_TRANS_ONCE_SHIFT       6
#define PMIC_RG_LDO_VSRAM_MDFE_RC0_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_MDFE_OP_EN0
#define PMIC_RG_LDO_VSRAM_MDFE_RC0_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_MDFE_RC0_OP_EN_SHIFT            0
#define PMIC_RG_LDO_VSRAM_MDFE_RC1_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_MDFE_OP_EN0
#define PMIC_RG_LDO_VSRAM_MDFE_RC1_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_MDFE_RC1_OP_EN_SHIFT            1
#define PMIC_RG_LDO_VSRAM_MDFE_RC2_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_MDFE_OP_EN0
#define PMIC_RG_LDO_VSRAM_MDFE_RC2_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_MDFE_RC2_OP_EN_SHIFT            2
#define PMIC_RG_LDO_VSRAM_MDFE_RC3_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_MDFE_OP_EN0
#define PMIC_RG_LDO_VSRAM_MDFE_RC3_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_MDFE_RC3_OP_EN_SHIFT            3
#define PMIC_RG_LDO_VSRAM_MDFE_RC4_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_MDFE_OP_EN0
#define PMIC_RG_LDO_VSRAM_MDFE_RC4_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_MDFE_RC4_OP_EN_SHIFT            4
#define PMIC_RG_LDO_VSRAM_MDFE_RC5_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_MDFE_OP_EN0
#define PMIC_RG_LDO_VSRAM_MDFE_RC5_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_MDFE_RC5_OP_EN_SHIFT            5
#define PMIC_RG_LDO_VSRAM_MDFE_RC6_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_MDFE_OP_EN0
#define PMIC_RG_LDO_VSRAM_MDFE_RC6_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_MDFE_RC6_OP_EN_SHIFT            6
#define PMIC_RG_LDO_VSRAM_MDFE_RC7_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_MDFE_OP_EN0
#define PMIC_RG_LDO_VSRAM_MDFE_RC7_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_MDFE_RC7_OP_EN_SHIFT            7
#define PMIC_RG_LDO_VSRAM_MDFE_RC8_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_MDFE_OP_EN1
#define PMIC_RG_LDO_VSRAM_MDFE_RC8_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_MDFE_RC8_OP_EN_SHIFT            0
#define PMIC_RG_LDO_VSRAM_MDFE_RC9_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_MDFE_OP_EN1
#define PMIC_RG_LDO_VSRAM_MDFE_RC9_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_MDFE_RC9_OP_EN_SHIFT            1
#define PMIC_RG_LDO_VSRAM_MDFE_RC10_OP_EN_ADDR            \
	MT6363_LDO_VSRAM_MDFE_OP_EN1
#define PMIC_RG_LDO_VSRAM_MDFE_RC10_OP_EN_MASK            0x1
#define PMIC_RG_LDO_VSRAM_MDFE_RC10_OP_EN_SHIFT           2
#define PMIC_RG_LDO_VSRAM_MDFE_RC11_OP_EN_ADDR            \
	MT6363_LDO_VSRAM_MDFE_OP_EN1
#define PMIC_RG_LDO_VSRAM_MDFE_RC11_OP_EN_MASK            0x1
#define PMIC_RG_LDO_VSRAM_MDFE_RC11_OP_EN_SHIFT           3
#define PMIC_RG_LDO_VSRAM_MDFE_RC12_OP_EN_ADDR            \
	MT6363_LDO_VSRAM_MDFE_OP_EN1
#define PMIC_RG_LDO_VSRAM_MDFE_RC12_OP_EN_MASK            0x1
#define PMIC_RG_LDO_VSRAM_MDFE_RC12_OP_EN_SHIFT           4
#define PMIC_RG_LDO_VSRAM_MDFE_RC13_OP_EN_ADDR            \
	MT6363_LDO_VSRAM_MDFE_OP_EN1
#define PMIC_RG_LDO_VSRAM_MDFE_RC13_OP_EN_MASK            0x1
#define PMIC_RG_LDO_VSRAM_MDFE_RC13_OP_EN_SHIFT           5
#define PMIC_RG_LDO_VSRAM_MDFE_HW0_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_MDFE_OP_EN2
#define PMIC_RG_LDO_VSRAM_MDFE_HW0_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_MDFE_HW0_OP_EN_SHIFT            0
#define PMIC_RG_LDO_VSRAM_MDFE_HW1_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_MDFE_OP_EN2
#define PMIC_RG_LDO_VSRAM_MDFE_HW1_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_MDFE_HW1_OP_EN_SHIFT            1
#define PMIC_RG_LDO_VSRAM_MDFE_HW2_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_MDFE_OP_EN2
#define PMIC_RG_LDO_VSRAM_MDFE_HW2_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_MDFE_HW2_OP_EN_SHIFT            2
#define PMIC_RG_LDO_VSRAM_MDFE_HW3_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_MDFE_OP_EN2
#define PMIC_RG_LDO_VSRAM_MDFE_HW3_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_MDFE_HW3_OP_EN_SHIFT            3
#define PMIC_RG_LDO_VSRAM_MDFE_HW4_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_MDFE_OP_EN2
#define PMIC_RG_LDO_VSRAM_MDFE_HW4_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_MDFE_HW4_OP_EN_SHIFT            4
#define PMIC_RG_LDO_VSRAM_MDFE_HW5_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_MDFE_OP_EN2
#define PMIC_RG_LDO_VSRAM_MDFE_HW5_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_MDFE_HW5_OP_EN_SHIFT            5
#define PMIC_RG_LDO_VSRAM_MDFE_HW6_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_MDFE_OP_EN2
#define PMIC_RG_LDO_VSRAM_MDFE_HW6_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_MDFE_HW6_OP_EN_SHIFT            6
#define PMIC_RG_LDO_VSRAM_MDFE_SW_OP_EN_ADDR              \
	MT6363_LDO_VSRAM_MDFE_OP_EN2
#define PMIC_RG_LDO_VSRAM_MDFE_SW_OP_EN_MASK              0x1
#define PMIC_RG_LDO_VSRAM_MDFE_SW_OP_EN_SHIFT             7
#define PMIC_RG_LDO_VSRAM_MDFE_RC0_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_MDFE_OP_CFG0
#define PMIC_RG_LDO_VSRAM_MDFE_RC0_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_MDFE_RC0_OP_CFG_SHIFT           0
#define PMIC_RG_LDO_VSRAM_MDFE_RC1_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_MDFE_OP_CFG0
#define PMIC_RG_LDO_VSRAM_MDFE_RC1_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_MDFE_RC1_OP_CFG_SHIFT           1
#define PMIC_RG_LDO_VSRAM_MDFE_RC2_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_MDFE_OP_CFG0
#define PMIC_RG_LDO_VSRAM_MDFE_RC2_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_MDFE_RC2_OP_CFG_SHIFT           2
#define PMIC_RG_LDO_VSRAM_MDFE_RC3_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_MDFE_OP_CFG0
#define PMIC_RG_LDO_VSRAM_MDFE_RC3_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_MDFE_RC3_OP_CFG_SHIFT           3
#define PMIC_RG_LDO_VSRAM_MDFE_RC4_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_MDFE_OP_CFG0
#define PMIC_RG_LDO_VSRAM_MDFE_RC4_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_MDFE_RC4_OP_CFG_SHIFT           4
#define PMIC_RG_LDO_VSRAM_MDFE_RC5_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_MDFE_OP_CFG0
#define PMIC_RG_LDO_VSRAM_MDFE_RC5_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_MDFE_RC5_OP_CFG_SHIFT           5
#define PMIC_RG_LDO_VSRAM_MDFE_RC6_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_MDFE_OP_CFG0
#define PMIC_RG_LDO_VSRAM_MDFE_RC6_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_MDFE_RC6_OP_CFG_SHIFT           6
#define PMIC_RG_LDO_VSRAM_MDFE_RC7_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_MDFE_OP_CFG0
#define PMIC_RG_LDO_VSRAM_MDFE_RC7_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_MDFE_RC7_OP_CFG_SHIFT           7
#define PMIC_RG_LDO_VSRAM_MDFE_RC8_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_MDFE_OP_CFG1
#define PMIC_RG_LDO_VSRAM_MDFE_RC8_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_MDFE_RC8_OP_CFG_SHIFT           0
#define PMIC_RG_LDO_VSRAM_MDFE_RC9_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_MDFE_OP_CFG1
#define PMIC_RG_LDO_VSRAM_MDFE_RC9_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_MDFE_RC9_OP_CFG_SHIFT           1
#define PMIC_RG_LDO_VSRAM_MDFE_RC10_OP_CFG_ADDR           \
	MT6363_LDO_VSRAM_MDFE_OP_CFG1
#define PMIC_RG_LDO_VSRAM_MDFE_RC10_OP_CFG_MASK           0x1
#define PMIC_RG_LDO_VSRAM_MDFE_RC10_OP_CFG_SHIFT          2
#define PMIC_RG_LDO_VSRAM_MDFE_RC11_OP_CFG_ADDR           \
	MT6363_LDO_VSRAM_MDFE_OP_CFG1
#define PMIC_RG_LDO_VSRAM_MDFE_RC11_OP_CFG_MASK           0x1
#define PMIC_RG_LDO_VSRAM_MDFE_RC11_OP_CFG_SHIFT          3
#define PMIC_RG_LDO_VSRAM_MDFE_RC12_OP_CFG_ADDR           \
	MT6363_LDO_VSRAM_MDFE_OP_CFG1
#define PMIC_RG_LDO_VSRAM_MDFE_RC12_OP_CFG_MASK           0x1
#define PMIC_RG_LDO_VSRAM_MDFE_RC12_OP_CFG_SHIFT          4
#define PMIC_RG_LDO_VSRAM_MDFE_RC13_OP_CFG_ADDR           \
	MT6363_LDO_VSRAM_MDFE_OP_CFG1
#define PMIC_RG_LDO_VSRAM_MDFE_RC13_OP_CFG_MASK           0x1
#define PMIC_RG_LDO_VSRAM_MDFE_RC13_OP_CFG_SHIFT          5
#define PMIC_RG_LDO_VSRAM_MDFE_HW0_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_MDFE_OP_CFG2
#define PMIC_RG_LDO_VSRAM_MDFE_HW0_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_MDFE_HW0_OP_CFG_SHIFT           0
#define PMIC_RG_LDO_VSRAM_MDFE_HW1_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_MDFE_OP_CFG2
#define PMIC_RG_LDO_VSRAM_MDFE_HW1_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_MDFE_HW1_OP_CFG_SHIFT           1
#define PMIC_RG_LDO_VSRAM_MDFE_HW2_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_MDFE_OP_CFG2
#define PMIC_RG_LDO_VSRAM_MDFE_HW2_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_MDFE_HW2_OP_CFG_SHIFT           2
#define PMIC_RG_LDO_VSRAM_MDFE_HW3_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_MDFE_OP_CFG2
#define PMIC_RG_LDO_VSRAM_MDFE_HW3_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_MDFE_HW3_OP_CFG_SHIFT           3
#define PMIC_RG_LDO_VSRAM_MDFE_HW4_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_MDFE_OP_CFG2
#define PMIC_RG_LDO_VSRAM_MDFE_HW4_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_MDFE_HW4_OP_CFG_SHIFT           4
#define PMIC_RG_LDO_VSRAM_MDFE_HW5_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_MDFE_OP_CFG2
#define PMIC_RG_LDO_VSRAM_MDFE_HW5_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_MDFE_HW5_OP_CFG_SHIFT           5
#define PMIC_RG_LDO_VSRAM_MDFE_HW6_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_MDFE_OP_CFG2
#define PMIC_RG_LDO_VSRAM_MDFE_HW6_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_MDFE_HW6_OP_CFG_SHIFT           6
#define PMIC_RG_LDO_VSRAM_MDFE_SW_OP_CFG_ADDR             \
	MT6363_LDO_VSRAM_MDFE_OP_CFG2
#define PMIC_RG_LDO_VSRAM_MDFE_SW_OP_CFG_MASK             0x1
#define PMIC_RG_LDO_VSRAM_MDFE_SW_OP_CFG_SHIFT            7
#define PMIC_RG_LDO_VSRAM_MDFE_RC0_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_MDFE_OP_MODE0
#define PMIC_RG_LDO_VSRAM_MDFE_RC0_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_MDFE_RC0_OP_MODE_SHIFT          0
#define PMIC_RG_LDO_VSRAM_MDFE_RC1_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_MDFE_OP_MODE0
#define PMIC_RG_LDO_VSRAM_MDFE_RC1_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_MDFE_RC1_OP_MODE_SHIFT          1
#define PMIC_RG_LDO_VSRAM_MDFE_RC2_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_MDFE_OP_MODE0
#define PMIC_RG_LDO_VSRAM_MDFE_RC2_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_MDFE_RC2_OP_MODE_SHIFT          2
#define PMIC_RG_LDO_VSRAM_MDFE_RC3_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_MDFE_OP_MODE0
#define PMIC_RG_LDO_VSRAM_MDFE_RC3_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_MDFE_RC3_OP_MODE_SHIFT          3
#define PMIC_RG_LDO_VSRAM_MDFE_RC4_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_MDFE_OP_MODE0
#define PMIC_RG_LDO_VSRAM_MDFE_RC4_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_MDFE_RC4_OP_MODE_SHIFT          4
#define PMIC_RG_LDO_VSRAM_MDFE_RC5_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_MDFE_OP_MODE0
#define PMIC_RG_LDO_VSRAM_MDFE_RC5_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_MDFE_RC5_OP_MODE_SHIFT          5
#define PMIC_RG_LDO_VSRAM_MDFE_RC6_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_MDFE_OP_MODE0
#define PMIC_RG_LDO_VSRAM_MDFE_RC6_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_MDFE_RC6_OP_MODE_SHIFT          6
#define PMIC_RG_LDO_VSRAM_MDFE_RC7_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_MDFE_OP_MODE0
#define PMIC_RG_LDO_VSRAM_MDFE_RC7_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_MDFE_RC7_OP_MODE_SHIFT          7
#define PMIC_RG_LDO_VSRAM_MDFE_RC8_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_MDFE_OP_MODE1
#define PMIC_RG_LDO_VSRAM_MDFE_RC8_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_MDFE_RC8_OP_MODE_SHIFT          0
#define PMIC_RG_LDO_VSRAM_MDFE_RC9_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_MDFE_OP_MODE1
#define PMIC_RG_LDO_VSRAM_MDFE_RC9_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_MDFE_RC9_OP_MODE_SHIFT          1
#define PMIC_RG_LDO_VSRAM_MDFE_RC10_OP_MODE_ADDR          \
	MT6363_LDO_VSRAM_MDFE_OP_MODE1
#define PMIC_RG_LDO_VSRAM_MDFE_RC10_OP_MODE_MASK          0x1
#define PMIC_RG_LDO_VSRAM_MDFE_RC10_OP_MODE_SHIFT         2
#define PMIC_RG_LDO_VSRAM_MDFE_RC11_OP_MODE_ADDR          \
	MT6363_LDO_VSRAM_MDFE_OP_MODE1
#define PMIC_RG_LDO_VSRAM_MDFE_RC11_OP_MODE_MASK          0x1
#define PMIC_RG_LDO_VSRAM_MDFE_RC11_OP_MODE_SHIFT         3
#define PMIC_RG_LDO_VSRAM_MDFE_RC12_OP_MODE_ADDR          \
	MT6363_LDO_VSRAM_MDFE_OP_MODE1
#define PMIC_RG_LDO_VSRAM_MDFE_RC12_OP_MODE_MASK          0x1
#define PMIC_RG_LDO_VSRAM_MDFE_RC12_OP_MODE_SHIFT         4
#define PMIC_RG_LDO_VSRAM_MDFE_RC13_OP_MODE_ADDR          \
	MT6363_LDO_VSRAM_MDFE_OP_MODE1
#define PMIC_RG_LDO_VSRAM_MDFE_RC13_OP_MODE_MASK          0x1
#define PMIC_RG_LDO_VSRAM_MDFE_RC13_OP_MODE_SHIFT         5
#define PMIC_RG_LDO_VSRAM_MDFE_HW0_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_MDFE_OP_MODE2
#define PMIC_RG_LDO_VSRAM_MDFE_HW0_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_MDFE_HW0_OP_MODE_SHIFT          0
#define PMIC_RG_LDO_VSRAM_MDFE_HW1_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_MDFE_OP_MODE2
#define PMIC_RG_LDO_VSRAM_MDFE_HW1_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_MDFE_HW1_OP_MODE_SHIFT          1
#define PMIC_RG_LDO_VSRAM_MDFE_HW2_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_MDFE_OP_MODE2
#define PMIC_RG_LDO_VSRAM_MDFE_HW2_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_MDFE_HW2_OP_MODE_SHIFT          2
#define PMIC_RG_LDO_VSRAM_MDFE_HW3_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_MDFE_OP_MODE2
#define PMIC_RG_LDO_VSRAM_MDFE_HW3_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_MDFE_HW3_OP_MODE_SHIFT          3
#define PMIC_RG_LDO_VSRAM_MDFE_HW4_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_MDFE_OP_MODE2
#define PMIC_RG_LDO_VSRAM_MDFE_HW4_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_MDFE_HW4_OP_MODE_SHIFT          4
#define PMIC_RG_LDO_VSRAM_MDFE_HW5_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_MDFE_OP_MODE2
#define PMIC_RG_LDO_VSRAM_MDFE_HW5_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_MDFE_HW5_OP_MODE_SHIFT          5
#define PMIC_RG_LDO_VSRAM_MDFE_HW6_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_MDFE_OP_MODE2
#define PMIC_RG_LDO_VSRAM_MDFE_HW6_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_MDFE_HW6_OP_MODE_SHIFT          6
#define PMIC_RG_LDO_VSRAM_MDFE_TRACK_EN_ADDR              \
	MT6363_LDO_VSRAM_MDFE_TRACK0
#define PMIC_RG_LDO_VSRAM_MDFE_TRACK_EN_MASK              0x1
#define PMIC_RG_LDO_VSRAM_MDFE_TRACK_EN_SHIFT             0
#define PMIC_RG_LDO_VSRAM_MDFE_TRACK_MODE_ADDR            \
	MT6363_LDO_VSRAM_MDFE_TRACK0
#define PMIC_RG_LDO_VSRAM_MDFE_TRACK_MODE_MASK            0x1
#define PMIC_RG_LDO_VSRAM_MDFE_TRACK_MODE_SHIFT           1
#define PMIC_RG_LDO_VSRAM_MDFE_TRACK_SEL_ADDR             \
	MT6363_LDO_VSRAM_MDFE_TRACK0
#define PMIC_RG_LDO_VSRAM_MDFE_TRACK_SEL_MASK             0x7
#define PMIC_RG_LDO_VSRAM_MDFE_TRACK_SEL_SHIFT            2
#define PMIC_RG_LDO_VSRAM_MDFE_VOSEL_DELTA_ADDR           \
	MT6363_LDO_VSRAM_MDFE_TRACK1
#define PMIC_RG_LDO_VSRAM_MDFE_VOSEL_DELTA_MASK           0xF
#define PMIC_RG_LDO_VSRAM_MDFE_VOSEL_DELTA_SHIFT          0
#define PMIC_RG_LDO_VSRAM_MDFE_VOSEL_OFFSET_ADDR          \
	MT6363_LDO_VSRAM_MDFE_TRACK2
#define PMIC_RG_LDO_VSRAM_MDFE_VOSEL_OFFSET_MASK          0xFF
#define PMIC_RG_LDO_VSRAM_MDFE_VOSEL_OFFSET_SHIFT         0
#define PMIC_RG_LDO_VSRAM_MDFE_VOSEL_LB_ADDR              \
	MT6363_LDO_VSRAM_MDFE_TRACK3
#define PMIC_RG_LDO_VSRAM_MDFE_VOSEL_LB_MASK              0xFF
#define PMIC_RG_LDO_VSRAM_MDFE_VOSEL_LB_SHIFT             0
#define PMIC_RG_LDO_VSRAM_MDFE_VOSEL_HB_ADDR              \
	MT6363_LDO_VSRAM_MDFE_TRACK4
#define PMIC_RG_LDO_VSRAM_MDFE_VOSEL_HB_MASK              0xFF
#define PMIC_RG_LDO_VSRAM_MDFE_VOSEL_HB_SHIFT             0
#define PMIC_RG_VRC_LDO_VSRAM_MODEM_EN_ADDR               \
	MT6363_LDO_VSRAM_MODEM_CON0
#define PMIC_RG_VRC_LDO_VSRAM_MODEM_EN_MASK               0x1
#define PMIC_RG_VRC_LDO_VSRAM_MODEM_EN_SHIFT              0
#define PMIC_RG_VRC_LDO_VSRAM_MODEM_LP_ADDR               \
	MT6363_LDO_VSRAM_MODEM_CON0
#define PMIC_RG_VRC_LDO_VSRAM_MODEM_LP_MASK               0x1
#define PMIC_RG_VRC_LDO_VSRAM_MODEM_LP_SHIFT              1
#define PMIC_RG_LDO_VSRAM_MODEM_STBTD_ADDR                \
	MT6363_LDO_VSRAM_MODEM_CON1
#define PMIC_RG_LDO_VSRAM_MODEM_STBTD_MASK                0x3
#define PMIC_RG_LDO_VSRAM_MODEM_STBTD_SHIFT               0
#define PMIC_RG_LDO_VSRAM_MODEM_ULP_ADDR                  \
	MT6363_LDO_VSRAM_MODEM_CON1
#define PMIC_RG_LDO_VSRAM_MODEM_ULP_MASK                  0x1
#define PMIC_RG_LDO_VSRAM_MODEM_ULP_SHIFT                 2
#define PMIC_RG_LDO_VSRAM_MODEM_ONLV_EN_ADDR              \
	MT6363_LDO_VSRAM_MODEM_CON1
#define PMIC_RG_LDO_VSRAM_MODEM_ONLV_EN_MASK              0x1
#define PMIC_RG_LDO_VSRAM_MODEM_ONLV_EN_SHIFT             3
#define PMIC_RG_LDO_VSRAM_MODEM_OCFB_EN_ADDR              \
	MT6363_LDO_VSRAM_MODEM_CON1
#define PMIC_RG_LDO_VSRAM_MODEM_OCFB_EN_MASK              0x1
#define PMIC_RG_LDO_VSRAM_MODEM_OCFB_EN_SHIFT             4
#define PMIC_RG_LDO_VSRAM_MODEM_OC_MODE_ADDR              \
	MT6363_LDO_VSRAM_MODEM_CON1
#define PMIC_RG_LDO_VSRAM_MODEM_OC_MODE_MASK              0x1
#define PMIC_RG_LDO_VSRAM_MODEM_OC_MODE_SHIFT             5
#define PMIC_RG_LDO_VSRAM_MODEM_OC_TSEL_ADDR              \
	MT6363_LDO_VSRAM_MODEM_CON1
#define PMIC_RG_LDO_VSRAM_MODEM_OC_TSEL_MASK              0x1
#define PMIC_RG_LDO_VSRAM_MODEM_OC_TSEL_SHIFT             6
#define PMIC_RG_LDO_VSRAM_MODEM_DUMMY_LOAD_ADDR           \
	MT6363_LDO_VSRAM_MODEM_CON2
#define PMIC_RG_LDO_VSRAM_MODEM_DUMMY_LOAD_MASK           0x3
#define PMIC_RG_LDO_VSRAM_MODEM_DUMMY_LOAD_SHIFT          0
#define PMIC_RG_LDO_VSRAM_MODEM_R2R_PDN_DIS_ADDR          \
	MT6363_LDO_VSRAM_MODEM_CON2
#define PMIC_RG_LDO_VSRAM_MODEM_R2R_PDN_DIS_MASK          0x1
#define PMIC_RG_LDO_VSRAM_MODEM_R2R_PDN_DIS_SHIFT         5
#define PMIC_RG_LDO_VSRAM_MODEM_STB_26M_CKEN_EN_ADDR      \
	MT6363_LDO_VSRAM_MODEM_CON2
#define PMIC_RG_LDO_VSRAM_MODEM_STB_26M_CKEN_EN_MASK      0x1
#define PMIC_RG_LDO_VSRAM_MODEM_STB_26M_CKEN_EN_SHIFT     6
#define PMIC_RG_LDO_VSRAM_MODEM_CK_SW_MODE_ADDR           \
	MT6363_LDO_VSRAM_MODEM_CON2
#define PMIC_RG_LDO_VSRAM_MODEM_CK_SW_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_MODEM_CK_SW_MODE_SHIFT          7
#define PMIC_RG_LDO_VSRAM_MODEM_B_STB_FORCE_ADDR          \
	MT6363_LDO_VSRAM_MODEM_TEST_CON0
#define PMIC_RG_LDO_VSRAM_MODEM_B_STB_FORCE_MASK          0x1
#define PMIC_RG_LDO_VSRAM_MODEM_B_STB_FORCE_SHIFT         0
#define PMIC_RG_LDO_VSRAM_MODEM_L_STB_FORCE_ADDR          \
	MT6363_LDO_VSRAM_MODEM_TEST_CON0
#define PMIC_RG_LDO_VSRAM_MODEM_L_STB_FORCE_MASK          0x1
#define PMIC_RG_LDO_VSRAM_MODEM_L_STB_FORCE_SHIFT         1
#define PMIC_DA_VSRAM_MODEM_B_EN_ADDR                     \
	MT6363_LDO_VSRAM_MODEM_MON0
#define PMIC_DA_VSRAM_MODEM_B_EN_MASK                     0x1
#define PMIC_DA_VSRAM_MODEM_B_EN_SHIFT                    0
#define PMIC_DA_VSRAM_MODEM_B_STB_ADDR                    \
	MT6363_LDO_VSRAM_MODEM_MON0
#define PMIC_DA_VSRAM_MODEM_B_STB_MASK                    0x1
#define PMIC_DA_VSRAM_MODEM_B_STB_SHIFT                   1
#define PMIC_DA_VSRAM_MODEM_B_LP_ADDR                     \
	MT6363_LDO_VSRAM_MODEM_MON0
#define PMIC_DA_VSRAM_MODEM_B_LP_MASK                     0x1
#define PMIC_DA_VSRAM_MODEM_B_LP_SHIFT                    2
#define PMIC_DA_VSRAM_MODEM_L_EN_ADDR                     \
	MT6363_LDO_VSRAM_MODEM_MON0
#define PMIC_DA_VSRAM_MODEM_L_EN_MASK                     0x1
#define PMIC_DA_VSRAM_MODEM_L_EN_SHIFT                    3
#define PMIC_DA_VSRAM_MODEM_L_STB_ADDR                    \
	MT6363_LDO_VSRAM_MODEM_MON0
#define PMIC_DA_VSRAM_MODEM_L_STB_MASK                    0x1
#define PMIC_DA_VSRAM_MODEM_L_STB_SHIFT                   4
#define PMIC_DA_VSRAM_MODEM_OCFB_EN_ADDR                  \
	MT6363_LDO_VSRAM_MODEM_MON0
#define PMIC_DA_VSRAM_MODEM_OCFB_EN_MASK                  0x1
#define PMIC_DA_VSRAM_MODEM_OCFB_EN_SHIFT                 5
#define PMIC_DA_VSRAM_MODEM_DUMMY_LOAD_ADDR               \
	MT6363_LDO_VSRAM_MODEM_MON0
#define PMIC_DA_VSRAM_MODEM_DUMMY_LOAD_MASK               0x3
#define PMIC_DA_VSRAM_MODEM_DUMMY_LOAD_SHIFT              6
#define PMIC_DA_VSRAM_MODEM_VSLEEP_SEL_ADDR               \
	MT6363_LDO_VSRAM_MODEM_MON1
#define PMIC_DA_VSRAM_MODEM_VSLEEP_SEL_MASK               0x1
#define PMIC_DA_VSRAM_MODEM_VSLEEP_SEL_SHIFT              0
#define PMIC_DA_VSRAM_MODEM_R2R_PDN_ADDR                  \
	MT6363_LDO_VSRAM_MODEM_MON1
#define PMIC_DA_VSRAM_MODEM_R2R_PDN_MASK                  0x1
#define PMIC_DA_VSRAM_MODEM_R2R_PDN_SHIFT                 1
#define PMIC_DA_VSRAM_MODEM_TRACK_NDIS_EN_ADDR            \
	MT6363_LDO_VSRAM_MODEM_MON1
#define PMIC_DA_VSRAM_MODEM_TRACK_NDIS_EN_MASK            0x1
#define PMIC_DA_VSRAM_MODEM_TRACK_NDIS_EN_SHIFT           2
#define PMIC_DA_VSRAM_MODEM_DVS_UP_ADDR                   \
	MT6363_LDO_VSRAM_MODEM_MON1
#define PMIC_DA_VSRAM_MODEM_DVS_UP_MASK                   0x1
#define PMIC_DA_VSRAM_MODEM_DVS_UP_SHIFT                  3
#define PMIC_RG_LDO_VSRAM_MODEM_VOSEL_SLEEP_ADDR          \
	MT6363_LDO_VSRAM_MODEM_VOSEL0
#define PMIC_RG_LDO_VSRAM_MODEM_VOSEL_SLEEP_MASK          0x7F
#define PMIC_RG_LDO_VSRAM_MODEM_VOSEL_SLEEP_SHIFT         0
#define PMIC_LDO_VSRAM_MODEM_WDTDBG_VOSEL_ADDR            \
	MT6363_LDO_VSRAM_MODEM_VOSEL1
#define PMIC_LDO_VSRAM_MODEM_WDTDBG_VOSEL_MASK            0x7F
#define PMIC_LDO_VSRAM_MODEM_WDTDBG_VOSEL_SHIFT           0
#define PMIC_DA_VSRAM_MODEM_VOSEL_GRAY_ADDR               \
	MT6363_LDO_VSRAM_MODEM_VOSEL2
#define PMIC_DA_VSRAM_MODEM_VOSEL_GRAY_MASK               0x7F
#define PMIC_DA_VSRAM_MODEM_VOSEL_GRAY_SHIFT              0
#define PMIC_DA_VSRAM_MODEM_VOSEL_ADDR                    \
	MT6363_LDO_VSRAM_MODEM_VOSEL3
#define PMIC_DA_VSRAM_MODEM_VOSEL_MASK                    0x7F
#define PMIC_DA_VSRAM_MODEM_VOSEL_SHIFT                   0
#define PMIC_RG_LDO_VSRAM_MODEM_SFCHG_RRATE_ADDR          \
	MT6363_LDO_VSRAM_MODEM_SFCHG0
#define PMIC_RG_LDO_VSRAM_MODEM_SFCHG_RRATE_MASK          0x7F
#define PMIC_RG_LDO_VSRAM_MODEM_SFCHG_RRATE_SHIFT         0
#define PMIC_RG_LDO_VSRAM_MODEM_SFCHG_REN_ADDR            \
	MT6363_LDO_VSRAM_MODEM_SFCHG0
#define PMIC_RG_LDO_VSRAM_MODEM_SFCHG_REN_MASK            0x1
#define PMIC_RG_LDO_VSRAM_MODEM_SFCHG_REN_SHIFT           7
#define PMIC_RG_LDO_VSRAM_MODEM_SFCHG_FRATE_ADDR          \
	MT6363_LDO_VSRAM_MODEM_SFCHG1
#define PMIC_RG_LDO_VSRAM_MODEM_SFCHG_FRATE_MASK          0x7F
#define PMIC_RG_LDO_VSRAM_MODEM_SFCHG_FRATE_SHIFT         0
#define PMIC_RG_LDO_VSRAM_MODEM_SFCHG_FEN_ADDR            \
	MT6363_LDO_VSRAM_MODEM_SFCHG1
#define PMIC_RG_LDO_VSRAM_MODEM_SFCHG_FEN_MASK            0x1
#define PMIC_RG_LDO_VSRAM_MODEM_SFCHG_FEN_SHIFT           7
#define PMIC_RG_LDO_VSRAM_MODEM_DVS_TRANS_TD_ADDR         \
	MT6363_LDO_VSRAM_MODEM_DVS
#define PMIC_RG_LDO_VSRAM_MODEM_DVS_TRANS_TD_MASK         0x3
#define PMIC_RG_LDO_VSRAM_MODEM_DVS_TRANS_TD_SHIFT        0
#define PMIC_RG_LDO_VSRAM_MODEM_DVS_TRANS_CTRL_ADDR       \
	MT6363_LDO_VSRAM_MODEM_DVS
#define PMIC_RG_LDO_VSRAM_MODEM_DVS_TRANS_CTRL_MASK       0x3
#define PMIC_RG_LDO_VSRAM_MODEM_DVS_TRANS_CTRL_SHIFT      4
#define PMIC_RG_LDO_VSRAM_MODEM_DVS_TRANS_ONCE_ADDR       \
	MT6363_LDO_VSRAM_MODEM_DVS
#define PMIC_RG_LDO_VSRAM_MODEM_DVS_TRANS_ONCE_MASK       0x1
#define PMIC_RG_LDO_VSRAM_MODEM_DVS_TRANS_ONCE_SHIFT      6
#define PMIC_RG_LDO_VSRAM_MODEM_RC0_OP_EN_ADDR            \
	MT6363_LDO_VSRAM_MODEM_OP_EN0
#define PMIC_RG_LDO_VSRAM_MODEM_RC0_OP_EN_MASK            0x1
#define PMIC_RG_LDO_VSRAM_MODEM_RC0_OP_EN_SHIFT           0
#define PMIC_RG_LDO_VSRAM_MODEM_RC1_OP_EN_ADDR            \
	MT6363_LDO_VSRAM_MODEM_OP_EN0
#define PMIC_RG_LDO_VSRAM_MODEM_RC1_OP_EN_MASK            0x1
#define PMIC_RG_LDO_VSRAM_MODEM_RC1_OP_EN_SHIFT           1
#define PMIC_RG_LDO_VSRAM_MODEM_RC2_OP_EN_ADDR            \
	MT6363_LDO_VSRAM_MODEM_OP_EN0
#define PMIC_RG_LDO_VSRAM_MODEM_RC2_OP_EN_MASK            0x1
#define PMIC_RG_LDO_VSRAM_MODEM_RC2_OP_EN_SHIFT           2
#define PMIC_RG_LDO_VSRAM_MODEM_RC3_OP_EN_ADDR            \
	MT6363_LDO_VSRAM_MODEM_OP_EN0
#define PMIC_RG_LDO_VSRAM_MODEM_RC3_OP_EN_MASK            0x1
#define PMIC_RG_LDO_VSRAM_MODEM_RC3_OP_EN_SHIFT           3
#define PMIC_RG_LDO_VSRAM_MODEM_RC4_OP_EN_ADDR            \
	MT6363_LDO_VSRAM_MODEM_OP_EN0
#define PMIC_RG_LDO_VSRAM_MODEM_RC4_OP_EN_MASK            0x1
#define PMIC_RG_LDO_VSRAM_MODEM_RC4_OP_EN_SHIFT           4
#define PMIC_RG_LDO_VSRAM_MODEM_RC5_OP_EN_ADDR            \
	MT6363_LDO_VSRAM_MODEM_OP_EN0
#define PMIC_RG_LDO_VSRAM_MODEM_RC5_OP_EN_MASK            0x1
#define PMIC_RG_LDO_VSRAM_MODEM_RC5_OP_EN_SHIFT           5
#define PMIC_RG_LDO_VSRAM_MODEM_RC6_OP_EN_ADDR            \
	MT6363_LDO_VSRAM_MODEM_OP_EN0
#define PMIC_RG_LDO_VSRAM_MODEM_RC6_OP_EN_MASK            0x1
#define PMIC_RG_LDO_VSRAM_MODEM_RC6_OP_EN_SHIFT           6
#define PMIC_RG_LDO_VSRAM_MODEM_RC7_OP_EN_ADDR            \
	MT6363_LDO_VSRAM_MODEM_OP_EN0
#define PMIC_RG_LDO_VSRAM_MODEM_RC7_OP_EN_MASK            0x1
#define PMIC_RG_LDO_VSRAM_MODEM_RC7_OP_EN_SHIFT           7
#define PMIC_RG_LDO_VSRAM_MODEM_RC8_OP_EN_ADDR            \
	MT6363_LDO_VSRAM_MODEM_OP_EN1
#define PMIC_RG_LDO_VSRAM_MODEM_RC8_OP_EN_MASK            0x1
#define PMIC_RG_LDO_VSRAM_MODEM_RC8_OP_EN_SHIFT           0
#define PMIC_RG_LDO_VSRAM_MODEM_RC9_OP_EN_ADDR            \
	MT6363_LDO_VSRAM_MODEM_OP_EN1
#define PMIC_RG_LDO_VSRAM_MODEM_RC9_OP_EN_MASK            0x1
#define PMIC_RG_LDO_VSRAM_MODEM_RC9_OP_EN_SHIFT           1
#define PMIC_RG_LDO_VSRAM_MODEM_RC10_OP_EN_ADDR           \
	MT6363_LDO_VSRAM_MODEM_OP_EN1
#define PMIC_RG_LDO_VSRAM_MODEM_RC10_OP_EN_MASK           0x1
#define PMIC_RG_LDO_VSRAM_MODEM_RC10_OP_EN_SHIFT          2
#define PMIC_RG_LDO_VSRAM_MODEM_RC11_OP_EN_ADDR           \
	MT6363_LDO_VSRAM_MODEM_OP_EN1
#define PMIC_RG_LDO_VSRAM_MODEM_RC11_OP_EN_MASK           0x1
#define PMIC_RG_LDO_VSRAM_MODEM_RC11_OP_EN_SHIFT          3
#define PMIC_RG_LDO_VSRAM_MODEM_RC12_OP_EN_ADDR           \
	MT6363_LDO_VSRAM_MODEM_OP_EN1
#define PMIC_RG_LDO_VSRAM_MODEM_RC12_OP_EN_MASK           0x1
#define PMIC_RG_LDO_VSRAM_MODEM_RC12_OP_EN_SHIFT          4
#define PMIC_RG_LDO_VSRAM_MODEM_RC13_OP_EN_ADDR           \
	MT6363_LDO_VSRAM_MODEM_OP_EN1
#define PMIC_RG_LDO_VSRAM_MODEM_RC13_OP_EN_MASK           0x1
#define PMIC_RG_LDO_VSRAM_MODEM_RC13_OP_EN_SHIFT          5
#define PMIC_RG_LDO_VSRAM_MODEM_HW0_OP_EN_ADDR            \
	MT6363_LDO_VSRAM_MODEM_OP_EN2
#define PMIC_RG_LDO_VSRAM_MODEM_HW0_OP_EN_MASK            0x1
#define PMIC_RG_LDO_VSRAM_MODEM_HW0_OP_EN_SHIFT           0
#define PMIC_RG_LDO_VSRAM_MODEM_HW1_OP_EN_ADDR            \
	MT6363_LDO_VSRAM_MODEM_OP_EN2
#define PMIC_RG_LDO_VSRAM_MODEM_HW1_OP_EN_MASK            0x1
#define PMIC_RG_LDO_VSRAM_MODEM_HW1_OP_EN_SHIFT           1
#define PMIC_RG_LDO_VSRAM_MODEM_HW2_OP_EN_ADDR            \
	MT6363_LDO_VSRAM_MODEM_OP_EN2
#define PMIC_RG_LDO_VSRAM_MODEM_HW2_OP_EN_MASK            0x1
#define PMIC_RG_LDO_VSRAM_MODEM_HW2_OP_EN_SHIFT           2
#define PMIC_RG_LDO_VSRAM_MODEM_HW3_OP_EN_ADDR            \
	MT6363_LDO_VSRAM_MODEM_OP_EN2
#define PMIC_RG_LDO_VSRAM_MODEM_HW3_OP_EN_MASK            0x1
#define PMIC_RG_LDO_VSRAM_MODEM_HW3_OP_EN_SHIFT           3
#define PMIC_RG_LDO_VSRAM_MODEM_HW4_OP_EN_ADDR            \
	MT6363_LDO_VSRAM_MODEM_OP_EN2
#define PMIC_RG_LDO_VSRAM_MODEM_HW4_OP_EN_MASK            0x1
#define PMIC_RG_LDO_VSRAM_MODEM_HW4_OP_EN_SHIFT           4
#define PMIC_RG_LDO_VSRAM_MODEM_HW5_OP_EN_ADDR            \
	MT6363_LDO_VSRAM_MODEM_OP_EN2
#define PMIC_RG_LDO_VSRAM_MODEM_HW5_OP_EN_MASK            0x1
#define PMIC_RG_LDO_VSRAM_MODEM_HW5_OP_EN_SHIFT           5
#define PMIC_RG_LDO_VSRAM_MODEM_HW6_OP_EN_ADDR            \
	MT6363_LDO_VSRAM_MODEM_OP_EN2
#define PMIC_RG_LDO_VSRAM_MODEM_HW6_OP_EN_MASK            0x1
#define PMIC_RG_LDO_VSRAM_MODEM_HW6_OP_EN_SHIFT           6
#define PMIC_RG_LDO_VSRAM_MODEM_SW_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_MODEM_OP_EN2
#define PMIC_RG_LDO_VSRAM_MODEM_SW_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_MODEM_SW_OP_EN_SHIFT            7
#define PMIC_RG_LDO_VSRAM_MODEM_RC0_OP_CFG_ADDR           \
	MT6363_LDO_VSRAM_MODEM_OP_CFG0
#define PMIC_RG_LDO_VSRAM_MODEM_RC0_OP_CFG_MASK           0x1
#define PMIC_RG_LDO_VSRAM_MODEM_RC0_OP_CFG_SHIFT          0
#define PMIC_RG_LDO_VSRAM_MODEM_RC1_OP_CFG_ADDR           \
	MT6363_LDO_VSRAM_MODEM_OP_CFG0
#define PMIC_RG_LDO_VSRAM_MODEM_RC1_OP_CFG_MASK           0x1
#define PMIC_RG_LDO_VSRAM_MODEM_RC1_OP_CFG_SHIFT          1
#define PMIC_RG_LDO_VSRAM_MODEM_RC2_OP_CFG_ADDR           \
	MT6363_LDO_VSRAM_MODEM_OP_CFG0
#define PMIC_RG_LDO_VSRAM_MODEM_RC2_OP_CFG_MASK           0x1
#define PMIC_RG_LDO_VSRAM_MODEM_RC2_OP_CFG_SHIFT          2
#define PMIC_RG_LDO_VSRAM_MODEM_RC3_OP_CFG_ADDR           \
	MT6363_LDO_VSRAM_MODEM_OP_CFG0
#define PMIC_RG_LDO_VSRAM_MODEM_RC3_OP_CFG_MASK           0x1
#define PMIC_RG_LDO_VSRAM_MODEM_RC3_OP_CFG_SHIFT          3
#define PMIC_RG_LDO_VSRAM_MODEM_RC4_OP_CFG_ADDR           \
	MT6363_LDO_VSRAM_MODEM_OP_CFG0
#define PMIC_RG_LDO_VSRAM_MODEM_RC4_OP_CFG_MASK           0x1
#define PMIC_RG_LDO_VSRAM_MODEM_RC4_OP_CFG_SHIFT          4
#define PMIC_RG_LDO_VSRAM_MODEM_RC5_OP_CFG_ADDR           \
	MT6363_LDO_VSRAM_MODEM_OP_CFG0
#define PMIC_RG_LDO_VSRAM_MODEM_RC5_OP_CFG_MASK           0x1
#define PMIC_RG_LDO_VSRAM_MODEM_RC5_OP_CFG_SHIFT          5
#define PMIC_RG_LDO_VSRAM_MODEM_RC6_OP_CFG_ADDR           \
	MT6363_LDO_VSRAM_MODEM_OP_CFG0
#define PMIC_RG_LDO_VSRAM_MODEM_RC6_OP_CFG_MASK           0x1
#define PMIC_RG_LDO_VSRAM_MODEM_RC6_OP_CFG_SHIFT          6
#define PMIC_RG_LDO_VSRAM_MODEM_RC7_OP_CFG_ADDR           \
	MT6363_LDO_VSRAM_MODEM_OP_CFG0
#define PMIC_RG_LDO_VSRAM_MODEM_RC7_OP_CFG_MASK           0x1
#define PMIC_RG_LDO_VSRAM_MODEM_RC7_OP_CFG_SHIFT          7
#define PMIC_RG_LDO_VSRAM_MODEM_RC8_OP_CFG_ADDR           \
	MT6363_LDO_VSRAM_MODEM_OP_CFG1
#define PMIC_RG_LDO_VSRAM_MODEM_RC8_OP_CFG_MASK           0x1
#define PMIC_RG_LDO_VSRAM_MODEM_RC8_OP_CFG_SHIFT          0
#define PMIC_RG_LDO_VSRAM_MODEM_RC9_OP_CFG_ADDR           \
	MT6363_LDO_VSRAM_MODEM_OP_CFG1
#define PMIC_RG_LDO_VSRAM_MODEM_RC9_OP_CFG_MASK           0x1
#define PMIC_RG_LDO_VSRAM_MODEM_RC9_OP_CFG_SHIFT          1
#define PMIC_RG_LDO_VSRAM_MODEM_RC10_OP_CFG_ADDR          \
	MT6363_LDO_VSRAM_MODEM_OP_CFG1
#define PMIC_RG_LDO_VSRAM_MODEM_RC10_OP_CFG_MASK          0x1
#define PMIC_RG_LDO_VSRAM_MODEM_RC10_OP_CFG_SHIFT         2
#define PMIC_RG_LDO_VSRAM_MODEM_RC11_OP_CFG_ADDR          \
	MT6363_LDO_VSRAM_MODEM_OP_CFG1
#define PMIC_RG_LDO_VSRAM_MODEM_RC11_OP_CFG_MASK          0x1
#define PMIC_RG_LDO_VSRAM_MODEM_RC11_OP_CFG_SHIFT         3
#define PMIC_RG_LDO_VSRAM_MODEM_RC12_OP_CFG_ADDR          \
	MT6363_LDO_VSRAM_MODEM_OP_CFG1
#define PMIC_RG_LDO_VSRAM_MODEM_RC12_OP_CFG_MASK          0x1
#define PMIC_RG_LDO_VSRAM_MODEM_RC12_OP_CFG_SHIFT         4
#define PMIC_RG_LDO_VSRAM_MODEM_RC13_OP_CFG_ADDR          \
	MT6363_LDO_VSRAM_MODEM_OP_CFG1
#define PMIC_RG_LDO_VSRAM_MODEM_RC13_OP_CFG_MASK          0x1
#define PMIC_RG_LDO_VSRAM_MODEM_RC13_OP_CFG_SHIFT         5
#define PMIC_RG_LDO_VSRAM_MODEM_HW0_OP_CFG_ADDR           \
	MT6363_LDO_VSRAM_MODEM_OP_CFG2
#define PMIC_RG_LDO_VSRAM_MODEM_HW0_OP_CFG_MASK           0x1
#define PMIC_RG_LDO_VSRAM_MODEM_HW0_OP_CFG_SHIFT          0
#define PMIC_RG_LDO_VSRAM_MODEM_HW1_OP_CFG_ADDR           \
	MT6363_LDO_VSRAM_MODEM_OP_CFG2
#define PMIC_RG_LDO_VSRAM_MODEM_HW1_OP_CFG_MASK           0x1
#define PMIC_RG_LDO_VSRAM_MODEM_HW1_OP_CFG_SHIFT          1
#define PMIC_RG_LDO_VSRAM_MODEM_HW2_OP_CFG_ADDR           \
	MT6363_LDO_VSRAM_MODEM_OP_CFG2
#define PMIC_RG_LDO_VSRAM_MODEM_HW2_OP_CFG_MASK           0x1
#define PMIC_RG_LDO_VSRAM_MODEM_HW2_OP_CFG_SHIFT          2
#define PMIC_RG_LDO_VSRAM_MODEM_HW3_OP_CFG_ADDR           \
	MT6363_LDO_VSRAM_MODEM_OP_CFG2
#define PMIC_RG_LDO_VSRAM_MODEM_HW3_OP_CFG_MASK           0x1
#define PMIC_RG_LDO_VSRAM_MODEM_HW3_OP_CFG_SHIFT          3
#define PMIC_RG_LDO_VSRAM_MODEM_HW4_OP_CFG_ADDR           \
	MT6363_LDO_VSRAM_MODEM_OP_CFG2
#define PMIC_RG_LDO_VSRAM_MODEM_HW4_OP_CFG_MASK           0x1
#define PMIC_RG_LDO_VSRAM_MODEM_HW4_OP_CFG_SHIFT          4
#define PMIC_RG_LDO_VSRAM_MODEM_HW5_OP_CFG_ADDR           \
	MT6363_LDO_VSRAM_MODEM_OP_CFG2
#define PMIC_RG_LDO_VSRAM_MODEM_HW5_OP_CFG_MASK           0x1
#define PMIC_RG_LDO_VSRAM_MODEM_HW5_OP_CFG_SHIFT          5
#define PMIC_RG_LDO_VSRAM_MODEM_HW6_OP_CFG_ADDR           \
	MT6363_LDO_VSRAM_MODEM_OP_CFG2
#define PMIC_RG_LDO_VSRAM_MODEM_HW6_OP_CFG_MASK           0x1
#define PMIC_RG_LDO_VSRAM_MODEM_HW6_OP_CFG_SHIFT          6
#define PMIC_RG_LDO_VSRAM_MODEM_SW_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_MODEM_OP_CFG2
#define PMIC_RG_LDO_VSRAM_MODEM_SW_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_MODEM_SW_OP_CFG_SHIFT           7
#define PMIC_RG_LDO_VSRAM_MODEM_RC0_OP_MODE_ADDR          \
	MT6363_LDO_VSRAM_MODEM_OP_MODE0
#define PMIC_RG_LDO_VSRAM_MODEM_RC0_OP_MODE_MASK          0x1
#define PMIC_RG_LDO_VSRAM_MODEM_RC0_OP_MODE_SHIFT         0
#define PMIC_RG_LDO_VSRAM_MODEM_RC1_OP_MODE_ADDR          \
	MT6363_LDO_VSRAM_MODEM_OP_MODE0
#define PMIC_RG_LDO_VSRAM_MODEM_RC1_OP_MODE_MASK          0x1
#define PMIC_RG_LDO_VSRAM_MODEM_RC1_OP_MODE_SHIFT         1
#define PMIC_RG_LDO_VSRAM_MODEM_RC2_OP_MODE_ADDR          \
	MT6363_LDO_VSRAM_MODEM_OP_MODE0
#define PMIC_RG_LDO_VSRAM_MODEM_RC2_OP_MODE_MASK          0x1
#define PMIC_RG_LDO_VSRAM_MODEM_RC2_OP_MODE_SHIFT         2
#define PMIC_RG_LDO_VSRAM_MODEM_RC3_OP_MODE_ADDR          \
	MT6363_LDO_VSRAM_MODEM_OP_MODE0
#define PMIC_RG_LDO_VSRAM_MODEM_RC3_OP_MODE_MASK          0x1
#define PMIC_RG_LDO_VSRAM_MODEM_RC3_OP_MODE_SHIFT         3
#define PMIC_RG_LDO_VSRAM_MODEM_RC4_OP_MODE_ADDR          \
	MT6363_LDO_VSRAM_MODEM_OP_MODE0
#define PMIC_RG_LDO_VSRAM_MODEM_RC4_OP_MODE_MASK          0x1
#define PMIC_RG_LDO_VSRAM_MODEM_RC4_OP_MODE_SHIFT         4
#define PMIC_RG_LDO_VSRAM_MODEM_RC5_OP_MODE_ADDR          \
	MT6363_LDO_VSRAM_MODEM_OP_MODE0
#define PMIC_RG_LDO_VSRAM_MODEM_RC5_OP_MODE_MASK          0x1
#define PMIC_RG_LDO_VSRAM_MODEM_RC5_OP_MODE_SHIFT         5
#define PMIC_RG_LDO_VSRAM_MODEM_RC6_OP_MODE_ADDR          \
	MT6363_LDO_VSRAM_MODEM_OP_MODE0
#define PMIC_RG_LDO_VSRAM_MODEM_RC6_OP_MODE_MASK          0x1
#define PMIC_RG_LDO_VSRAM_MODEM_RC6_OP_MODE_SHIFT         6
#define PMIC_RG_LDO_VSRAM_MODEM_RC7_OP_MODE_ADDR          \
	MT6363_LDO_VSRAM_MODEM_OP_MODE0
#define PMIC_RG_LDO_VSRAM_MODEM_RC7_OP_MODE_MASK          0x1
#define PMIC_RG_LDO_VSRAM_MODEM_RC7_OP_MODE_SHIFT         7
#define PMIC_RG_LDO_VSRAM_MODEM_RC8_OP_MODE_ADDR          \
	MT6363_LDO_VSRAM_MODEM_OP_MODE1
#define PMIC_RG_LDO_VSRAM_MODEM_RC8_OP_MODE_MASK          0x1
#define PMIC_RG_LDO_VSRAM_MODEM_RC8_OP_MODE_SHIFT         0
#define PMIC_RG_LDO_VSRAM_MODEM_RC9_OP_MODE_ADDR          \
	MT6363_LDO_VSRAM_MODEM_OP_MODE1
#define PMIC_RG_LDO_VSRAM_MODEM_RC9_OP_MODE_MASK          0x1
#define PMIC_RG_LDO_VSRAM_MODEM_RC9_OP_MODE_SHIFT         1
#define PMIC_RG_LDO_VSRAM_MODEM_RC10_OP_MODE_ADDR         \
	MT6363_LDO_VSRAM_MODEM_OP_MODE1
#define PMIC_RG_LDO_VSRAM_MODEM_RC10_OP_MODE_MASK         0x1
#define PMIC_RG_LDO_VSRAM_MODEM_RC10_OP_MODE_SHIFT        2
#define PMIC_RG_LDO_VSRAM_MODEM_RC11_OP_MODE_ADDR         \
	MT6363_LDO_VSRAM_MODEM_OP_MODE1
#define PMIC_RG_LDO_VSRAM_MODEM_RC11_OP_MODE_MASK         0x1
#define PMIC_RG_LDO_VSRAM_MODEM_RC11_OP_MODE_SHIFT        3
#define PMIC_RG_LDO_VSRAM_MODEM_RC12_OP_MODE_ADDR         \
	MT6363_LDO_VSRAM_MODEM_OP_MODE1
#define PMIC_RG_LDO_VSRAM_MODEM_RC12_OP_MODE_MASK         0x1
#define PMIC_RG_LDO_VSRAM_MODEM_RC12_OP_MODE_SHIFT        4
#define PMIC_RG_LDO_VSRAM_MODEM_RC13_OP_MODE_ADDR         \
	MT6363_LDO_VSRAM_MODEM_OP_MODE1
#define PMIC_RG_LDO_VSRAM_MODEM_RC13_OP_MODE_MASK         0x1
#define PMIC_RG_LDO_VSRAM_MODEM_RC13_OP_MODE_SHIFT        5
#define PMIC_RG_LDO_VSRAM_MODEM_HW0_OP_MODE_ADDR          \
	MT6363_LDO_VSRAM_MODEM_OP_MODE2
#define PMIC_RG_LDO_VSRAM_MODEM_HW0_OP_MODE_MASK          0x1
#define PMIC_RG_LDO_VSRAM_MODEM_HW0_OP_MODE_SHIFT         0
#define PMIC_RG_LDO_VSRAM_MODEM_HW1_OP_MODE_ADDR          \
	MT6363_LDO_VSRAM_MODEM_OP_MODE2
#define PMIC_RG_LDO_VSRAM_MODEM_HW1_OP_MODE_MASK          0x1
#define PMIC_RG_LDO_VSRAM_MODEM_HW1_OP_MODE_SHIFT         1
#define PMIC_RG_LDO_VSRAM_MODEM_HW2_OP_MODE_ADDR          \
	MT6363_LDO_VSRAM_MODEM_OP_MODE2
#define PMIC_RG_LDO_VSRAM_MODEM_HW2_OP_MODE_MASK          0x1
#define PMIC_RG_LDO_VSRAM_MODEM_HW2_OP_MODE_SHIFT         2
#define PMIC_RG_LDO_VSRAM_MODEM_HW3_OP_MODE_ADDR          \
	MT6363_LDO_VSRAM_MODEM_OP_MODE2
#define PMIC_RG_LDO_VSRAM_MODEM_HW3_OP_MODE_MASK          0x1
#define PMIC_RG_LDO_VSRAM_MODEM_HW3_OP_MODE_SHIFT         3
#define PMIC_RG_LDO_VSRAM_MODEM_HW4_OP_MODE_ADDR          \
	MT6363_LDO_VSRAM_MODEM_OP_MODE2
#define PMIC_RG_LDO_VSRAM_MODEM_HW4_OP_MODE_MASK          0x1
#define PMIC_RG_LDO_VSRAM_MODEM_HW4_OP_MODE_SHIFT         4
#define PMIC_RG_LDO_VSRAM_MODEM_HW5_OP_MODE_ADDR          \
	MT6363_LDO_VSRAM_MODEM_OP_MODE2
#define PMIC_RG_LDO_VSRAM_MODEM_HW5_OP_MODE_MASK          0x1
#define PMIC_RG_LDO_VSRAM_MODEM_HW5_OP_MODE_SHIFT         5
#define PMIC_RG_LDO_VSRAM_MODEM_HW6_OP_MODE_ADDR          \
	MT6363_LDO_VSRAM_MODEM_OP_MODE2
#define PMIC_RG_LDO_VSRAM_MODEM_HW6_OP_MODE_MASK          0x1
#define PMIC_RG_LDO_VSRAM_MODEM_HW6_OP_MODE_SHIFT         6
#define PMIC_RG_LDO_VSRAM_MODEM_TRACK_EN_ADDR             \
	MT6363_LDO_VSRAM_MODEM_TRACK0
#define PMIC_RG_LDO_VSRAM_MODEM_TRACK_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_MODEM_TRACK_EN_SHIFT            0
#define PMIC_RG_LDO_VSRAM_MODEM_TRACK_MODE_ADDR           \
	MT6363_LDO_VSRAM_MODEM_TRACK0
#define PMIC_RG_LDO_VSRAM_MODEM_TRACK_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_MODEM_TRACK_MODE_SHIFT          1
#define PMIC_RG_LDO_VSRAM_MODEM_TRACK_SEL_ADDR            \
	MT6363_LDO_VSRAM_MODEM_TRACK0
#define PMIC_RG_LDO_VSRAM_MODEM_TRACK_SEL_MASK            0x7
#define PMIC_RG_LDO_VSRAM_MODEM_TRACK_SEL_SHIFT           2
#define PMIC_RG_LDO_VSRAM_MODEM_VOSEL_DELTA_ADDR          \
	MT6363_LDO_VSRAM_MODEM_TRACK1
#define PMIC_RG_LDO_VSRAM_MODEM_VOSEL_DELTA_MASK          0xF
#define PMIC_RG_LDO_VSRAM_MODEM_VOSEL_DELTA_SHIFT         0
#define PMIC_RG_LDO_VSRAM_MODEM_VOSEL_OFFSET_ADDR         \
	MT6363_LDO_VSRAM_MODEM_TRACK2
#define PMIC_RG_LDO_VSRAM_MODEM_VOSEL_OFFSET_MASK         0xFF
#define PMIC_RG_LDO_VSRAM_MODEM_VOSEL_OFFSET_SHIFT        0
#define PMIC_RG_LDO_VSRAM_MODEM_VOSEL_LB_ADDR             \
	MT6363_LDO_VSRAM_MODEM_TRACK3
#define PMIC_RG_LDO_VSRAM_MODEM_VOSEL_LB_MASK             0xFF
#define PMIC_RG_LDO_VSRAM_MODEM_VOSEL_LB_SHIFT            0
#define PMIC_RG_LDO_VSRAM_MODEM_VOSEL_HB_ADDR             \
	MT6363_LDO_VSRAM_MODEM_TRACK4
#define PMIC_RG_LDO_VSRAM_MODEM_VOSEL_HB_MASK             0xFF
#define PMIC_RG_LDO_VSRAM_MODEM_VOSEL_HB_SHIFT            0
#define PMIC_LDO_VSRAM2_ANA_ID_ADDR                       \
	MT6363_LDO_VSRAM2_ANA_ID
#define PMIC_LDO_VSRAM2_ANA_ID_MASK                       0xFF
#define PMIC_LDO_VSRAM2_ANA_ID_SHIFT                      0
#define PMIC_LDO_VSRAM2_DIG_ID_ADDR                       \
	MT6363_LDO_VSRAM2_DIG_ID
#define PMIC_LDO_VSRAM2_DIG_ID_MASK                       0xFF
#define PMIC_LDO_VSRAM2_DIG_ID_SHIFT                      0
#define PMIC_LDO_VSRAM2_ANA_MINOR_REV_ADDR                \
	MT6363_LDO_VSRAM2_ANA_REV
#define PMIC_LDO_VSRAM2_ANA_MINOR_REV_MASK                0xF
#define PMIC_LDO_VSRAM2_ANA_MINOR_REV_SHIFT               0
#define PMIC_LDO_VSRAM2_ANA_MAJOR_REV_ADDR                \
	MT6363_LDO_VSRAM2_ANA_REV
#define PMIC_LDO_VSRAM2_ANA_MAJOR_REV_MASK                0xF
#define PMIC_LDO_VSRAM2_ANA_MAJOR_REV_SHIFT               4
#define PMIC_LDO_VSRAM2_DIG_MINOR_REV_ADDR                \
	MT6363_LDO_VSRAM2_DIG_REV
#define PMIC_LDO_VSRAM2_DIG_MINOR_REV_MASK                0xF
#define PMIC_LDO_VSRAM2_DIG_MINOR_REV_SHIFT               0
#define PMIC_LDO_VSRAM2_DIG_MAJOR_REV_ADDR                \
	MT6363_LDO_VSRAM2_DIG_REV
#define PMIC_LDO_VSRAM2_DIG_MAJOR_REV_MASK                0xF
#define PMIC_LDO_VSRAM2_DIG_MAJOR_REV_SHIFT               4
#define PMIC_LDO_VSRAM2_DSN_CBS_ADDR                      \
	MT6363_LDO_VSRAM2_DSN_DBI
#define PMIC_LDO_VSRAM2_DSN_CBS_MASK                      0x3
#define PMIC_LDO_VSRAM2_DSN_CBS_SHIFT                     0
#define PMIC_LDO_VSRAM2_DSN_BIX_ADDR                      \
	MT6363_LDO_VSRAM2_DSN_DBI
#define PMIC_LDO_VSRAM2_DSN_BIX_MASK                      0x3
#define PMIC_LDO_VSRAM2_DSN_BIX_SHIFT                     2
#define PMIC_LDO_VSRAM2_DSN_ESP_ADDR                      \
	MT6363_LDO_VSRAM2_DSN_ESP
#define PMIC_LDO_VSRAM2_DSN_ESP_MASK                      0xFF
#define PMIC_LDO_VSRAM2_DSN_ESP_SHIFT                     0
#define PMIC_LDO_VSRAM2_DSN_FPI_ADDR                      \
	MT6363_LDO_VSRAM2_DSN_DXI
#define PMIC_LDO_VSRAM2_DSN_FPI_MASK                      0xFF
#define PMIC_LDO_VSRAM2_DSN_FPI_SHIFT                     0
#define PMIC_RG_LDO_VSRAM_CPUB_EN_ADDR                    \
	MT6363_LDO_VSRAM_CPUB_CON0
#define PMIC_RG_LDO_VSRAM_CPUB_EN_MASK                    0x1
#define PMIC_RG_LDO_VSRAM_CPUB_EN_SHIFT                   0
#define PMIC_RG_LDO_VSRAM_CPUB_LP_ADDR                    \
	MT6363_LDO_VSRAM_CPUB_CON0
#define PMIC_RG_LDO_VSRAM_CPUB_LP_MASK                    0x1
#define PMIC_RG_LDO_VSRAM_CPUB_LP_SHIFT                   1
#define PMIC_RG_LDO_VSRAM_CPUB_STBTD_ADDR                 \
	MT6363_LDO_VSRAM_CPUB_CON1
#define PMIC_RG_LDO_VSRAM_CPUB_STBTD_MASK                 0x3
#define PMIC_RG_LDO_VSRAM_CPUB_STBTD_SHIFT                0
#define PMIC_RG_LDO_VSRAM_CPUB_ULP_ADDR                   \
	MT6363_LDO_VSRAM_CPUB_CON1
#define PMIC_RG_LDO_VSRAM_CPUB_ULP_MASK                   0x1
#define PMIC_RG_LDO_VSRAM_CPUB_ULP_SHIFT                  2
#define PMIC_RG_LDO_VSRAM_CPUB_ONLV_EN_ADDR               \
	MT6363_LDO_VSRAM_CPUB_CON1
#define PMIC_RG_LDO_VSRAM_CPUB_ONLV_EN_MASK               0x1
#define PMIC_RG_LDO_VSRAM_CPUB_ONLV_EN_SHIFT              3
#define PMIC_RG_LDO_VSRAM_CPUB_OCFB_EN_ADDR               \
	MT6363_LDO_VSRAM_CPUB_CON1
#define PMIC_RG_LDO_VSRAM_CPUB_OCFB_EN_MASK               0x1
#define PMIC_RG_LDO_VSRAM_CPUB_OCFB_EN_SHIFT              4
#define PMIC_RG_LDO_VSRAM_CPUB_OC_MODE_ADDR               \
	MT6363_LDO_VSRAM_CPUB_CON1
#define PMIC_RG_LDO_VSRAM_CPUB_OC_MODE_MASK               0x1
#define PMIC_RG_LDO_VSRAM_CPUB_OC_MODE_SHIFT              5
#define PMIC_RG_LDO_VSRAM_CPUB_OC_TSEL_ADDR               \
	MT6363_LDO_VSRAM_CPUB_CON1
#define PMIC_RG_LDO_VSRAM_CPUB_OC_TSEL_MASK               0x1
#define PMIC_RG_LDO_VSRAM_CPUB_OC_TSEL_SHIFT              6
#define PMIC_RG_LDO_VSRAM_CPUB_DUMMY_LOAD_ADDR            \
	MT6363_LDO_VSRAM_CPUB_CON2
#define PMIC_RG_LDO_VSRAM_CPUB_DUMMY_LOAD_MASK            0x3
#define PMIC_RG_LDO_VSRAM_CPUB_DUMMY_LOAD_SHIFT           0
#define PMIC_RG_LDO_VSRAM_CPUB_R2R_PDN_DIS_ADDR           \
	MT6363_LDO_VSRAM_CPUB_CON2
#define PMIC_RG_LDO_VSRAM_CPUB_R2R_PDN_DIS_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUB_R2R_PDN_DIS_SHIFT          5
#define PMIC_RG_LDO_VSRAM_CPUB_STB_26M_CKEN_EN_ADDR       \
	MT6363_LDO_VSRAM_CPUB_CON2
#define PMIC_RG_LDO_VSRAM_CPUB_STB_26M_CKEN_EN_MASK       0x1
#define PMIC_RG_LDO_VSRAM_CPUB_STB_26M_CKEN_EN_SHIFT      6
#define PMIC_RG_LDO_VSRAM_CPUB_CK_SW_MODE_ADDR            \
	MT6363_LDO_VSRAM_CPUB_CON2
#define PMIC_RG_LDO_VSRAM_CPUB_CK_SW_MODE_MASK            0x1
#define PMIC_RG_LDO_VSRAM_CPUB_CK_SW_MODE_SHIFT           7
#define PMIC_RG_LDO_VSRAM_CPUB_B_STB_FORCE_ADDR           \
	MT6363_LDO_VSRAM_CPUB_TEST_CON0
#define PMIC_RG_LDO_VSRAM_CPUB_B_STB_FORCE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUB_B_STB_FORCE_SHIFT          0
#define PMIC_RG_LDO_VSRAM_CPUB_L_STB_FORCE_ADDR           \
	MT6363_LDO_VSRAM_CPUB_TEST_CON0
#define PMIC_RG_LDO_VSRAM_CPUB_L_STB_FORCE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUB_L_STB_FORCE_SHIFT          1
#define PMIC_DA_VSRAM_CPUB_B_EN_ADDR                      \
	MT6363_LDO_VSRAM_CPUB_MON0
#define PMIC_DA_VSRAM_CPUB_B_EN_MASK                      0x1
#define PMIC_DA_VSRAM_CPUB_B_EN_SHIFT                     0
#define PMIC_DA_VSRAM_CPUB_B_STB_ADDR                     \
	MT6363_LDO_VSRAM_CPUB_MON0
#define PMIC_DA_VSRAM_CPUB_B_STB_MASK                     0x1
#define PMIC_DA_VSRAM_CPUB_B_STB_SHIFT                    1
#define PMIC_DA_VSRAM_CPUB_B_LP_ADDR                      \
	MT6363_LDO_VSRAM_CPUB_MON0
#define PMIC_DA_VSRAM_CPUB_B_LP_MASK                      0x1
#define PMIC_DA_VSRAM_CPUB_B_LP_SHIFT                     2
#define PMIC_DA_VSRAM_CPUB_L_EN_ADDR                      \
	MT6363_LDO_VSRAM_CPUB_MON0
#define PMIC_DA_VSRAM_CPUB_L_EN_MASK                      0x1
#define PMIC_DA_VSRAM_CPUB_L_EN_SHIFT                     3
#define PMIC_DA_VSRAM_CPUB_L_STB_ADDR                     \
	MT6363_LDO_VSRAM_CPUB_MON0
#define PMIC_DA_VSRAM_CPUB_L_STB_MASK                     0x1
#define PMIC_DA_VSRAM_CPUB_L_STB_SHIFT                    4
#define PMIC_DA_VSRAM_CPUB_OCFB_EN_ADDR                   \
	MT6363_LDO_VSRAM_CPUB_MON0
#define PMIC_DA_VSRAM_CPUB_OCFB_EN_MASK                   0x1
#define PMIC_DA_VSRAM_CPUB_OCFB_EN_SHIFT                  5
#define PMIC_DA_VSRAM_CPUB_DUMMY_LOAD_ADDR                \
	MT6363_LDO_VSRAM_CPUB_MON0
#define PMIC_DA_VSRAM_CPUB_DUMMY_LOAD_MASK                0x3
#define PMIC_DA_VSRAM_CPUB_DUMMY_LOAD_SHIFT               6
#define PMIC_DA_VSRAM_CPUB_VSLEEP_SEL_ADDR                \
	MT6363_LDO_VSRAM_CPUB_MON1
#define PMIC_DA_VSRAM_CPUB_VSLEEP_SEL_MASK                0x1
#define PMIC_DA_VSRAM_CPUB_VSLEEP_SEL_SHIFT               0
#define PMIC_DA_VSRAM_CPUB_R2R_PDN_ADDR                   \
	MT6363_LDO_VSRAM_CPUB_MON1
#define PMIC_DA_VSRAM_CPUB_R2R_PDN_MASK                   0x1
#define PMIC_DA_VSRAM_CPUB_R2R_PDN_SHIFT                  1
#define PMIC_DA_VSRAM_CPUB_TRACK_NDIS_EN_ADDR             \
	MT6363_LDO_VSRAM_CPUB_MON1
#define PMIC_DA_VSRAM_CPUB_TRACK_NDIS_EN_MASK             0x1
#define PMIC_DA_VSRAM_CPUB_TRACK_NDIS_EN_SHIFT            2
#define PMIC_DA_VSRAM_CPUB_DVS_UP_ADDR                    \
	MT6363_LDO_VSRAM_CPUB_MON1
#define PMIC_DA_VSRAM_CPUB_DVS_UP_MASK                    0x1
#define PMIC_DA_VSRAM_CPUB_DVS_UP_SHIFT                   3
#define PMIC_RG_LDO_VSRAM_CPUB_VOSEL_SLEEP_ADDR           \
	MT6363_LDO_VSRAM_CPUB_VOSEL0
#define PMIC_RG_LDO_VSRAM_CPUB_VOSEL_SLEEP_MASK           0x7F
#define PMIC_RG_LDO_VSRAM_CPUB_VOSEL_SLEEP_SHIFT          0
#define PMIC_LDO_VSRAM_CPUB_WDTDBG_VOSEL_ADDR             \
	MT6363_LDO_VSRAM_CPUB_VOSEL1
#define PMIC_LDO_VSRAM_CPUB_WDTDBG_VOSEL_MASK             0x7F
#define PMIC_LDO_VSRAM_CPUB_WDTDBG_VOSEL_SHIFT            0
#define PMIC_DA_VSRAM_CPUB_VOSEL_GRAY_ADDR                \
	MT6363_LDO_VSRAM_CPUB_VOSEL2
#define PMIC_DA_VSRAM_CPUB_VOSEL_GRAY_MASK                0x7F
#define PMIC_DA_VSRAM_CPUB_VOSEL_GRAY_SHIFT               0
#define PMIC_DA_VSRAM_CPUB_VOSEL_ADDR                     \
	MT6363_LDO_VSRAM_CPUB_VOSEL3
#define PMIC_DA_VSRAM_CPUB_VOSEL_MASK                     0x7F
#define PMIC_DA_VSRAM_CPUB_VOSEL_SHIFT                    0
#define PMIC_RG_LDO_VSRAM_CPUB_SFCHG_RRATE_ADDR           \
	MT6363_LDO_VSRAM_CPUB_SFCHG0
#define PMIC_RG_LDO_VSRAM_CPUB_SFCHG_RRATE_MASK           0x7F
#define PMIC_RG_LDO_VSRAM_CPUB_SFCHG_RRATE_SHIFT          0
#define PMIC_RG_LDO_VSRAM_CPUB_SFCHG_REN_ADDR             \
	MT6363_LDO_VSRAM_CPUB_SFCHG0
#define PMIC_RG_LDO_VSRAM_CPUB_SFCHG_REN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_CPUB_SFCHG_REN_SHIFT            7
#define PMIC_RG_LDO_VSRAM_CPUB_SFCHG_FRATE_ADDR           \
	MT6363_LDO_VSRAM_CPUB_SFCHG1
#define PMIC_RG_LDO_VSRAM_CPUB_SFCHG_FRATE_MASK           0x7F
#define PMIC_RG_LDO_VSRAM_CPUB_SFCHG_FRATE_SHIFT          0
#define PMIC_RG_LDO_VSRAM_CPUB_SFCHG_FEN_ADDR             \
	MT6363_LDO_VSRAM_CPUB_SFCHG1
#define PMIC_RG_LDO_VSRAM_CPUB_SFCHG_FEN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_CPUB_SFCHG_FEN_SHIFT            7
#define PMIC_RG_LDO_VSRAM_CPUB_DVS_TRANS_TD_ADDR          \
	MT6363_LDO_VSRAM_CPUB_DVS
#define PMIC_RG_LDO_VSRAM_CPUB_DVS_TRANS_TD_MASK          0x3
#define PMIC_RG_LDO_VSRAM_CPUB_DVS_TRANS_TD_SHIFT         0
#define PMIC_RG_LDO_VSRAM_CPUB_DVS_TRANS_CTRL_ADDR        \
	MT6363_LDO_VSRAM_CPUB_DVS
#define PMIC_RG_LDO_VSRAM_CPUB_DVS_TRANS_CTRL_MASK        0x3
#define PMIC_RG_LDO_VSRAM_CPUB_DVS_TRANS_CTRL_SHIFT       4
#define PMIC_RG_LDO_VSRAM_CPUB_DVS_TRANS_ONCE_ADDR        \
	MT6363_LDO_VSRAM_CPUB_DVS
#define PMIC_RG_LDO_VSRAM_CPUB_DVS_TRANS_ONCE_MASK        0x1
#define PMIC_RG_LDO_VSRAM_CPUB_DVS_TRANS_ONCE_SHIFT       6
#define PMIC_RG_LDO_VSRAM_CPUB_RC0_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_CPUB_OP_EN0
#define PMIC_RG_LDO_VSRAM_CPUB_RC0_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_CPUB_RC0_OP_EN_SHIFT            0
#define PMIC_RG_LDO_VSRAM_CPUB_RC1_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_CPUB_OP_EN0
#define PMIC_RG_LDO_VSRAM_CPUB_RC1_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_CPUB_RC1_OP_EN_SHIFT            1
#define PMIC_RG_LDO_VSRAM_CPUB_RC2_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_CPUB_OP_EN0
#define PMIC_RG_LDO_VSRAM_CPUB_RC2_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_CPUB_RC2_OP_EN_SHIFT            2
#define PMIC_RG_LDO_VSRAM_CPUB_RC3_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_CPUB_OP_EN0
#define PMIC_RG_LDO_VSRAM_CPUB_RC3_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_CPUB_RC3_OP_EN_SHIFT            3
#define PMIC_RG_LDO_VSRAM_CPUB_RC4_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_CPUB_OP_EN0
#define PMIC_RG_LDO_VSRAM_CPUB_RC4_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_CPUB_RC4_OP_EN_SHIFT            4
#define PMIC_RG_LDO_VSRAM_CPUB_RC5_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_CPUB_OP_EN0
#define PMIC_RG_LDO_VSRAM_CPUB_RC5_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_CPUB_RC5_OP_EN_SHIFT            5
#define PMIC_RG_LDO_VSRAM_CPUB_RC6_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_CPUB_OP_EN0
#define PMIC_RG_LDO_VSRAM_CPUB_RC6_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_CPUB_RC6_OP_EN_SHIFT            6
#define PMIC_RG_LDO_VSRAM_CPUB_RC7_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_CPUB_OP_EN0
#define PMIC_RG_LDO_VSRAM_CPUB_RC7_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_CPUB_RC7_OP_EN_SHIFT            7
#define PMIC_RG_LDO_VSRAM_CPUB_RC8_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_CPUB_OP_EN1
#define PMIC_RG_LDO_VSRAM_CPUB_RC8_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_CPUB_RC8_OP_EN_SHIFT            0
#define PMIC_RG_LDO_VSRAM_CPUB_RC9_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_CPUB_OP_EN1
#define PMIC_RG_LDO_VSRAM_CPUB_RC9_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_CPUB_RC9_OP_EN_SHIFT            1
#define PMIC_RG_LDO_VSRAM_CPUB_RC10_OP_EN_ADDR            \
	MT6363_LDO_VSRAM_CPUB_OP_EN1
#define PMIC_RG_LDO_VSRAM_CPUB_RC10_OP_EN_MASK            0x1
#define PMIC_RG_LDO_VSRAM_CPUB_RC10_OP_EN_SHIFT           2
#define PMIC_RG_LDO_VSRAM_CPUB_RC11_OP_EN_ADDR            \
	MT6363_LDO_VSRAM_CPUB_OP_EN1
#define PMIC_RG_LDO_VSRAM_CPUB_RC11_OP_EN_MASK            0x1
#define PMIC_RG_LDO_VSRAM_CPUB_RC11_OP_EN_SHIFT           3
#define PMIC_RG_LDO_VSRAM_CPUB_RC12_OP_EN_ADDR            \
	MT6363_LDO_VSRAM_CPUB_OP_EN1
#define PMIC_RG_LDO_VSRAM_CPUB_RC12_OP_EN_MASK            0x1
#define PMIC_RG_LDO_VSRAM_CPUB_RC12_OP_EN_SHIFT           4
#define PMIC_RG_LDO_VSRAM_CPUB_RC13_OP_EN_ADDR            \
	MT6363_LDO_VSRAM_CPUB_OP_EN1
#define PMIC_RG_LDO_VSRAM_CPUB_RC13_OP_EN_MASK            0x1
#define PMIC_RG_LDO_VSRAM_CPUB_RC13_OP_EN_SHIFT           5
#define PMIC_RG_LDO_VSRAM_CPUB_HW0_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_CPUB_OP_EN2
#define PMIC_RG_LDO_VSRAM_CPUB_HW0_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_CPUB_HW0_OP_EN_SHIFT            0
#define PMIC_RG_LDO_VSRAM_CPUB_HW1_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_CPUB_OP_EN2
#define PMIC_RG_LDO_VSRAM_CPUB_HW1_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_CPUB_HW1_OP_EN_SHIFT            1
#define PMIC_RG_LDO_VSRAM_CPUB_HW2_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_CPUB_OP_EN2
#define PMIC_RG_LDO_VSRAM_CPUB_HW2_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_CPUB_HW2_OP_EN_SHIFT            2
#define PMIC_RG_LDO_VSRAM_CPUB_HW3_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_CPUB_OP_EN2
#define PMIC_RG_LDO_VSRAM_CPUB_HW3_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_CPUB_HW3_OP_EN_SHIFT            3
#define PMIC_RG_LDO_VSRAM_CPUB_HW4_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_CPUB_OP_EN2
#define PMIC_RG_LDO_VSRAM_CPUB_HW4_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_CPUB_HW4_OP_EN_SHIFT            4
#define PMIC_RG_LDO_VSRAM_CPUB_HW5_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_CPUB_OP_EN2
#define PMIC_RG_LDO_VSRAM_CPUB_HW5_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_CPUB_HW5_OP_EN_SHIFT            5
#define PMIC_RG_LDO_VSRAM_CPUB_HW6_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_CPUB_OP_EN2
#define PMIC_RG_LDO_VSRAM_CPUB_HW6_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_CPUB_HW6_OP_EN_SHIFT            6
#define PMIC_RG_LDO_VSRAM_CPUB_SW_OP_EN_ADDR              \
	MT6363_LDO_VSRAM_CPUB_OP_EN2
#define PMIC_RG_LDO_VSRAM_CPUB_SW_OP_EN_MASK              0x1
#define PMIC_RG_LDO_VSRAM_CPUB_SW_OP_EN_SHIFT             7
#define PMIC_RG_LDO_VSRAM_CPUB_RC0_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_CPUB_OP_CFG0
#define PMIC_RG_LDO_VSRAM_CPUB_RC0_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_CPUB_RC0_OP_CFG_SHIFT           0
#define PMIC_RG_LDO_VSRAM_CPUB_RC1_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_CPUB_OP_CFG0
#define PMIC_RG_LDO_VSRAM_CPUB_RC1_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_CPUB_RC1_OP_CFG_SHIFT           1
#define PMIC_RG_LDO_VSRAM_CPUB_RC2_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_CPUB_OP_CFG0
#define PMIC_RG_LDO_VSRAM_CPUB_RC2_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_CPUB_RC2_OP_CFG_SHIFT           2
#define PMIC_RG_LDO_VSRAM_CPUB_RC3_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_CPUB_OP_CFG0
#define PMIC_RG_LDO_VSRAM_CPUB_RC3_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_CPUB_RC3_OP_CFG_SHIFT           3
#define PMIC_RG_LDO_VSRAM_CPUB_RC4_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_CPUB_OP_CFG0
#define PMIC_RG_LDO_VSRAM_CPUB_RC4_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_CPUB_RC4_OP_CFG_SHIFT           4
#define PMIC_RG_LDO_VSRAM_CPUB_RC5_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_CPUB_OP_CFG0
#define PMIC_RG_LDO_VSRAM_CPUB_RC5_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_CPUB_RC5_OP_CFG_SHIFT           5
#define PMIC_RG_LDO_VSRAM_CPUB_RC6_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_CPUB_OP_CFG0
#define PMIC_RG_LDO_VSRAM_CPUB_RC6_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_CPUB_RC6_OP_CFG_SHIFT           6
#define PMIC_RG_LDO_VSRAM_CPUB_RC7_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_CPUB_OP_CFG0
#define PMIC_RG_LDO_VSRAM_CPUB_RC7_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_CPUB_RC7_OP_CFG_SHIFT           7
#define PMIC_RG_LDO_VSRAM_CPUB_RC8_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_CPUB_OP_CFG1
#define PMIC_RG_LDO_VSRAM_CPUB_RC8_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_CPUB_RC8_OP_CFG_SHIFT           0
#define PMIC_RG_LDO_VSRAM_CPUB_RC9_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_CPUB_OP_CFG1
#define PMIC_RG_LDO_VSRAM_CPUB_RC9_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_CPUB_RC9_OP_CFG_SHIFT           1
#define PMIC_RG_LDO_VSRAM_CPUB_RC10_OP_CFG_ADDR           \
	MT6363_LDO_VSRAM_CPUB_OP_CFG1
#define PMIC_RG_LDO_VSRAM_CPUB_RC10_OP_CFG_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUB_RC10_OP_CFG_SHIFT          2
#define PMIC_RG_LDO_VSRAM_CPUB_RC11_OP_CFG_ADDR           \
	MT6363_LDO_VSRAM_CPUB_OP_CFG1
#define PMIC_RG_LDO_VSRAM_CPUB_RC11_OP_CFG_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUB_RC11_OP_CFG_SHIFT          3
#define PMIC_RG_LDO_VSRAM_CPUB_RC12_OP_CFG_ADDR           \
	MT6363_LDO_VSRAM_CPUB_OP_CFG1
#define PMIC_RG_LDO_VSRAM_CPUB_RC12_OP_CFG_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUB_RC12_OP_CFG_SHIFT          4
#define PMIC_RG_LDO_VSRAM_CPUB_RC13_OP_CFG_ADDR           \
	MT6363_LDO_VSRAM_CPUB_OP_CFG1
#define PMIC_RG_LDO_VSRAM_CPUB_RC13_OP_CFG_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUB_RC13_OP_CFG_SHIFT          5
#define PMIC_RG_LDO_VSRAM_CPUB_HW0_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_CPUB_OP_CFG2
#define PMIC_RG_LDO_VSRAM_CPUB_HW0_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_CPUB_HW0_OP_CFG_SHIFT           0
#define PMIC_RG_LDO_VSRAM_CPUB_HW1_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_CPUB_OP_CFG2
#define PMIC_RG_LDO_VSRAM_CPUB_HW1_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_CPUB_HW1_OP_CFG_SHIFT           1
#define PMIC_RG_LDO_VSRAM_CPUB_HW2_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_CPUB_OP_CFG2
#define PMIC_RG_LDO_VSRAM_CPUB_HW2_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_CPUB_HW2_OP_CFG_SHIFT           2
#define PMIC_RG_LDO_VSRAM_CPUB_HW3_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_CPUB_OP_CFG2
#define PMIC_RG_LDO_VSRAM_CPUB_HW3_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_CPUB_HW3_OP_CFG_SHIFT           3
#define PMIC_RG_LDO_VSRAM_CPUB_HW4_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_CPUB_OP_CFG2
#define PMIC_RG_LDO_VSRAM_CPUB_HW4_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_CPUB_HW4_OP_CFG_SHIFT           4
#define PMIC_RG_LDO_VSRAM_CPUB_HW5_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_CPUB_OP_CFG2
#define PMIC_RG_LDO_VSRAM_CPUB_HW5_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_CPUB_HW5_OP_CFG_SHIFT           5
#define PMIC_RG_LDO_VSRAM_CPUB_HW6_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_CPUB_OP_CFG2
#define PMIC_RG_LDO_VSRAM_CPUB_HW6_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_CPUB_HW6_OP_CFG_SHIFT           6
#define PMIC_RG_LDO_VSRAM_CPUB_SW_OP_CFG_ADDR             \
	MT6363_LDO_VSRAM_CPUB_OP_CFG2
#define PMIC_RG_LDO_VSRAM_CPUB_SW_OP_CFG_MASK             0x1
#define PMIC_RG_LDO_VSRAM_CPUB_SW_OP_CFG_SHIFT            7
#define PMIC_RG_LDO_VSRAM_CPUB_RC0_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_CPUB_OP_MODE0
#define PMIC_RG_LDO_VSRAM_CPUB_RC0_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUB_RC0_OP_MODE_SHIFT          0
#define PMIC_RG_LDO_VSRAM_CPUB_RC1_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_CPUB_OP_MODE0
#define PMIC_RG_LDO_VSRAM_CPUB_RC1_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUB_RC1_OP_MODE_SHIFT          1
#define PMIC_RG_LDO_VSRAM_CPUB_RC2_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_CPUB_OP_MODE0
#define PMIC_RG_LDO_VSRAM_CPUB_RC2_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUB_RC2_OP_MODE_SHIFT          2
#define PMIC_RG_LDO_VSRAM_CPUB_RC3_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_CPUB_OP_MODE0
#define PMIC_RG_LDO_VSRAM_CPUB_RC3_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUB_RC3_OP_MODE_SHIFT          3
#define PMIC_RG_LDO_VSRAM_CPUB_RC4_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_CPUB_OP_MODE0
#define PMIC_RG_LDO_VSRAM_CPUB_RC4_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUB_RC4_OP_MODE_SHIFT          4
#define PMIC_RG_LDO_VSRAM_CPUB_RC5_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_CPUB_OP_MODE0
#define PMIC_RG_LDO_VSRAM_CPUB_RC5_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUB_RC5_OP_MODE_SHIFT          5
#define PMIC_RG_LDO_VSRAM_CPUB_RC6_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_CPUB_OP_MODE0
#define PMIC_RG_LDO_VSRAM_CPUB_RC6_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUB_RC6_OP_MODE_SHIFT          6
#define PMIC_RG_LDO_VSRAM_CPUB_RC7_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_CPUB_OP_MODE0
#define PMIC_RG_LDO_VSRAM_CPUB_RC7_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUB_RC7_OP_MODE_SHIFT          7
#define PMIC_RG_LDO_VSRAM_CPUB_RC8_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_CPUB_OP_MODE1
#define PMIC_RG_LDO_VSRAM_CPUB_RC8_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUB_RC8_OP_MODE_SHIFT          0
#define PMIC_RG_LDO_VSRAM_CPUB_RC9_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_CPUB_OP_MODE1
#define PMIC_RG_LDO_VSRAM_CPUB_RC9_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUB_RC9_OP_MODE_SHIFT          1
#define PMIC_RG_LDO_VSRAM_CPUB_RC10_OP_MODE_ADDR          \
	MT6363_LDO_VSRAM_CPUB_OP_MODE1
#define PMIC_RG_LDO_VSRAM_CPUB_RC10_OP_MODE_MASK          0x1
#define PMIC_RG_LDO_VSRAM_CPUB_RC10_OP_MODE_SHIFT         2
#define PMIC_RG_LDO_VSRAM_CPUB_RC11_OP_MODE_ADDR          \
	MT6363_LDO_VSRAM_CPUB_OP_MODE1
#define PMIC_RG_LDO_VSRAM_CPUB_RC11_OP_MODE_MASK          0x1
#define PMIC_RG_LDO_VSRAM_CPUB_RC11_OP_MODE_SHIFT         3
#define PMIC_RG_LDO_VSRAM_CPUB_RC12_OP_MODE_ADDR          \
	MT6363_LDO_VSRAM_CPUB_OP_MODE1
#define PMIC_RG_LDO_VSRAM_CPUB_RC12_OP_MODE_MASK          0x1
#define PMIC_RG_LDO_VSRAM_CPUB_RC12_OP_MODE_SHIFT         4
#define PMIC_RG_LDO_VSRAM_CPUB_RC13_OP_MODE_ADDR          \
	MT6363_LDO_VSRAM_CPUB_OP_MODE1
#define PMIC_RG_LDO_VSRAM_CPUB_RC13_OP_MODE_MASK          0x1
#define PMIC_RG_LDO_VSRAM_CPUB_RC13_OP_MODE_SHIFT         5
#define PMIC_RG_LDO_VSRAM_CPUB_HW0_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_CPUB_OP_MODE2
#define PMIC_RG_LDO_VSRAM_CPUB_HW0_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUB_HW0_OP_MODE_SHIFT          0
#define PMIC_RG_LDO_VSRAM_CPUB_HW1_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_CPUB_OP_MODE2
#define PMIC_RG_LDO_VSRAM_CPUB_HW1_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUB_HW1_OP_MODE_SHIFT          1
#define PMIC_RG_LDO_VSRAM_CPUB_HW2_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_CPUB_OP_MODE2
#define PMIC_RG_LDO_VSRAM_CPUB_HW2_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUB_HW2_OP_MODE_SHIFT          2
#define PMIC_RG_LDO_VSRAM_CPUB_HW3_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_CPUB_OP_MODE2
#define PMIC_RG_LDO_VSRAM_CPUB_HW3_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUB_HW3_OP_MODE_SHIFT          3
#define PMIC_RG_LDO_VSRAM_CPUB_HW4_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_CPUB_OP_MODE2
#define PMIC_RG_LDO_VSRAM_CPUB_HW4_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUB_HW4_OP_MODE_SHIFT          4
#define PMIC_RG_LDO_VSRAM_CPUB_HW5_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_CPUB_OP_MODE2
#define PMIC_RG_LDO_VSRAM_CPUB_HW5_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUB_HW5_OP_MODE_SHIFT          5
#define PMIC_RG_LDO_VSRAM_CPUB_HW6_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_CPUB_OP_MODE2
#define PMIC_RG_LDO_VSRAM_CPUB_HW6_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUB_HW6_OP_MODE_SHIFT          6
#define PMIC_RG_LDO_VSRAM_CPUM_EN_ADDR                    \
	MT6363_LDO_VSRAM_CPUM_CON0
#define PMIC_RG_LDO_VSRAM_CPUM_EN_MASK                    0x1
#define PMIC_RG_LDO_VSRAM_CPUM_EN_SHIFT                   0
#define PMIC_RG_LDO_VSRAM_CPUM_LP_ADDR                    \
	MT6363_LDO_VSRAM_CPUM_CON0
#define PMIC_RG_LDO_VSRAM_CPUM_LP_MASK                    0x1
#define PMIC_RG_LDO_VSRAM_CPUM_LP_SHIFT                   1
#define PMIC_RG_LDO_VSRAM_CPUM_STBTD_ADDR                 \
	MT6363_LDO_VSRAM_CPUM_CON1
#define PMIC_RG_LDO_VSRAM_CPUM_STBTD_MASK                 0x3
#define PMIC_RG_LDO_VSRAM_CPUM_STBTD_SHIFT                0
#define PMIC_RG_LDO_VSRAM_CPUM_ULP_ADDR                   \
	MT6363_LDO_VSRAM_CPUM_CON1
#define PMIC_RG_LDO_VSRAM_CPUM_ULP_MASK                   0x1
#define PMIC_RG_LDO_VSRAM_CPUM_ULP_SHIFT                  2
#define PMIC_RG_LDO_VSRAM_CPUM_ONLV_EN_ADDR               \
	MT6363_LDO_VSRAM_CPUM_CON1
#define PMIC_RG_LDO_VSRAM_CPUM_ONLV_EN_MASK               0x1
#define PMIC_RG_LDO_VSRAM_CPUM_ONLV_EN_SHIFT              3
#define PMIC_RG_LDO_VSRAM_CPUM_OCFB_EN_ADDR               \
	MT6363_LDO_VSRAM_CPUM_CON1
#define PMIC_RG_LDO_VSRAM_CPUM_OCFB_EN_MASK               0x1
#define PMIC_RG_LDO_VSRAM_CPUM_OCFB_EN_SHIFT              4
#define PMIC_RG_LDO_VSRAM_CPUM_OC_MODE_ADDR               \
	MT6363_LDO_VSRAM_CPUM_CON1
#define PMIC_RG_LDO_VSRAM_CPUM_OC_MODE_MASK               0x1
#define PMIC_RG_LDO_VSRAM_CPUM_OC_MODE_SHIFT              5
#define PMIC_RG_LDO_VSRAM_CPUM_OC_TSEL_ADDR               \
	MT6363_LDO_VSRAM_CPUM_CON1
#define PMIC_RG_LDO_VSRAM_CPUM_OC_TSEL_MASK               0x1
#define PMIC_RG_LDO_VSRAM_CPUM_OC_TSEL_SHIFT              6
#define PMIC_RG_LDO_VSRAM_CPUM_DUMMY_LOAD_ADDR            \
	MT6363_LDO_VSRAM_CPUM_CON2
#define PMIC_RG_LDO_VSRAM_CPUM_DUMMY_LOAD_MASK            0x3
#define PMIC_RG_LDO_VSRAM_CPUM_DUMMY_LOAD_SHIFT           0
#define PMIC_RG_LDO_VSRAM_CPUM_R2R_PDN_DIS_ADDR           \
	MT6363_LDO_VSRAM_CPUM_CON2
#define PMIC_RG_LDO_VSRAM_CPUM_R2R_PDN_DIS_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUM_R2R_PDN_DIS_SHIFT          5
#define PMIC_RG_LDO_VSRAM_CPUM_STB_26M_CKEN_EN_ADDR       \
	MT6363_LDO_VSRAM_CPUM_CON2
#define PMIC_RG_LDO_VSRAM_CPUM_STB_26M_CKEN_EN_MASK       0x1
#define PMIC_RG_LDO_VSRAM_CPUM_STB_26M_CKEN_EN_SHIFT      6
#define PMIC_RG_LDO_VSRAM_CPUM_CK_SW_MODE_ADDR            \
	MT6363_LDO_VSRAM_CPUM_CON2
#define PMIC_RG_LDO_VSRAM_CPUM_CK_SW_MODE_MASK            0x1
#define PMIC_RG_LDO_VSRAM_CPUM_CK_SW_MODE_SHIFT           7
#define PMIC_RG_LDO_VSRAM_CPUM_B_STB_FORCE_ADDR           \
	MT6363_LDO_VSRAM_CPUM_TEST_CON0
#define PMIC_RG_LDO_VSRAM_CPUM_B_STB_FORCE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUM_B_STB_FORCE_SHIFT          0
#define PMIC_RG_LDO_VSRAM_CPUM_L_STB_FORCE_ADDR           \
	MT6363_LDO_VSRAM_CPUM_TEST_CON0
#define PMIC_RG_LDO_VSRAM_CPUM_L_STB_FORCE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUM_L_STB_FORCE_SHIFT          1
#define PMIC_DA_VSRAM_CPUM_B_EN_ADDR                      \
	MT6363_LDO_VSRAM_CPUM_MON0
#define PMIC_DA_VSRAM_CPUM_B_EN_MASK                      0x1
#define PMIC_DA_VSRAM_CPUM_B_EN_SHIFT                     0
#define PMIC_DA_VSRAM_CPUM_B_STB_ADDR                     \
	MT6363_LDO_VSRAM_CPUM_MON0
#define PMIC_DA_VSRAM_CPUM_B_STB_MASK                     0x1
#define PMIC_DA_VSRAM_CPUM_B_STB_SHIFT                    1
#define PMIC_DA_VSRAM_CPUM_B_LP_ADDR                      \
	MT6363_LDO_VSRAM_CPUM_MON0
#define PMIC_DA_VSRAM_CPUM_B_LP_MASK                      0x1
#define PMIC_DA_VSRAM_CPUM_B_LP_SHIFT                     2
#define PMIC_DA_VSRAM_CPUM_L_EN_ADDR                      \
	MT6363_LDO_VSRAM_CPUM_MON0
#define PMIC_DA_VSRAM_CPUM_L_EN_MASK                      0x1
#define PMIC_DA_VSRAM_CPUM_L_EN_SHIFT                     3
#define PMIC_DA_VSRAM_CPUM_L_STB_ADDR                     \
	MT6363_LDO_VSRAM_CPUM_MON0
#define PMIC_DA_VSRAM_CPUM_L_STB_MASK                     0x1
#define PMIC_DA_VSRAM_CPUM_L_STB_SHIFT                    4
#define PMIC_DA_VSRAM_CPUM_OCFB_EN_ADDR                   \
	MT6363_LDO_VSRAM_CPUM_MON0
#define PMIC_DA_VSRAM_CPUM_OCFB_EN_MASK                   0x1
#define PMIC_DA_VSRAM_CPUM_OCFB_EN_SHIFT                  5
#define PMIC_DA_VSRAM_CPUM_DUMMY_LOAD_ADDR                \
	MT6363_LDO_VSRAM_CPUM_MON0
#define PMIC_DA_VSRAM_CPUM_DUMMY_LOAD_MASK                0x3
#define PMIC_DA_VSRAM_CPUM_DUMMY_LOAD_SHIFT               6
#define PMIC_DA_VSRAM_CPUM_VSLEEP_SEL_ADDR                \
	MT6363_LDO_VSRAM_CPUM_MON1
#define PMIC_DA_VSRAM_CPUM_VSLEEP_SEL_MASK                0x1
#define PMIC_DA_VSRAM_CPUM_VSLEEP_SEL_SHIFT               0
#define PMIC_DA_VSRAM_CPUM_R2R_PDN_ADDR                   \
	MT6363_LDO_VSRAM_CPUM_MON1
#define PMIC_DA_VSRAM_CPUM_R2R_PDN_MASK                   0x1
#define PMIC_DA_VSRAM_CPUM_R2R_PDN_SHIFT                  1
#define PMIC_DA_VSRAM_CPUM_TRACK_NDIS_EN_ADDR             \
	MT6363_LDO_VSRAM_CPUM_MON1
#define PMIC_DA_VSRAM_CPUM_TRACK_NDIS_EN_MASK             0x1
#define PMIC_DA_VSRAM_CPUM_TRACK_NDIS_EN_SHIFT            2
#define PMIC_DA_VSRAM_CPUM_DVS_UP_ADDR                    \
	MT6363_LDO_VSRAM_CPUM_MON1
#define PMIC_DA_VSRAM_CPUM_DVS_UP_MASK                    0x1
#define PMIC_DA_VSRAM_CPUM_DVS_UP_SHIFT                   3
#define PMIC_RG_LDO_VSRAM_CPUM_VOSEL_SLEEP_ADDR           \
	MT6363_LDO_VSRAM_CPUM_VOSEL0
#define PMIC_RG_LDO_VSRAM_CPUM_VOSEL_SLEEP_MASK           0x7F
#define PMIC_RG_LDO_VSRAM_CPUM_VOSEL_SLEEP_SHIFT          0
#define PMIC_LDO_VSRAM_CPUM_WDTDBG_VOSEL_ADDR             \
	MT6363_LDO_VSRAM_CPUM_VOSEL1
#define PMIC_LDO_VSRAM_CPUM_WDTDBG_VOSEL_MASK             0x7F
#define PMIC_LDO_VSRAM_CPUM_WDTDBG_VOSEL_SHIFT            0
#define PMIC_DA_VSRAM_CPUM_VOSEL_GRAY_ADDR                \
	MT6363_LDO_VSRAM_CPUM_VOSEL2
#define PMIC_DA_VSRAM_CPUM_VOSEL_GRAY_MASK                0x7F
#define PMIC_DA_VSRAM_CPUM_VOSEL_GRAY_SHIFT               0
#define PMIC_DA_VSRAM_CPUM_VOSEL_ADDR                     \
	MT6363_LDO_VSRAM_CPUM_VOSEL3
#define PMIC_DA_VSRAM_CPUM_VOSEL_MASK                     0x7F
#define PMIC_DA_VSRAM_CPUM_VOSEL_SHIFT                    0
#define PMIC_RG_LDO_VSRAM_CPUM_SFCHG_RRATE_ADDR           \
	MT6363_LDO_VSRAM_CPUM_SFCHG0
#define PMIC_RG_LDO_VSRAM_CPUM_SFCHG_RRATE_MASK           0x7F
#define PMIC_RG_LDO_VSRAM_CPUM_SFCHG_RRATE_SHIFT          0
#define PMIC_RG_LDO_VSRAM_CPUM_SFCHG_REN_ADDR             \
	MT6363_LDO_VSRAM_CPUM_SFCHG0
#define PMIC_RG_LDO_VSRAM_CPUM_SFCHG_REN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_CPUM_SFCHG_REN_SHIFT            7
#define PMIC_RG_LDO_VSRAM_CPUM_SFCHG_FRATE_ADDR           \
	MT6363_LDO_VSRAM_CPUM_SFCHG1
#define PMIC_RG_LDO_VSRAM_CPUM_SFCHG_FRATE_MASK           0x7F
#define PMIC_RG_LDO_VSRAM_CPUM_SFCHG_FRATE_SHIFT          0
#define PMIC_RG_LDO_VSRAM_CPUM_SFCHG_FEN_ADDR             \
	MT6363_LDO_VSRAM_CPUM_SFCHG1
#define PMIC_RG_LDO_VSRAM_CPUM_SFCHG_FEN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_CPUM_SFCHG_FEN_SHIFT            7
#define PMIC_RG_LDO_VSRAM_CPUM_DVS_TRANS_TD_ADDR          \
	MT6363_LDO_VSRAM_CPUM_DVS
#define PMIC_RG_LDO_VSRAM_CPUM_DVS_TRANS_TD_MASK          0x3
#define PMIC_RG_LDO_VSRAM_CPUM_DVS_TRANS_TD_SHIFT         0
#define PMIC_RG_LDO_VSRAM_CPUM_DVS_TRANS_CTRL_ADDR        \
	MT6363_LDO_VSRAM_CPUM_DVS
#define PMIC_RG_LDO_VSRAM_CPUM_DVS_TRANS_CTRL_MASK        0x3
#define PMIC_RG_LDO_VSRAM_CPUM_DVS_TRANS_CTRL_SHIFT       4
#define PMIC_RG_LDO_VSRAM_CPUM_DVS_TRANS_ONCE_ADDR        \
	MT6363_LDO_VSRAM_CPUM_DVS
#define PMIC_RG_LDO_VSRAM_CPUM_DVS_TRANS_ONCE_MASK        0x1
#define PMIC_RG_LDO_VSRAM_CPUM_DVS_TRANS_ONCE_SHIFT       6
#define PMIC_RG_LDO_VSRAM_CPUM_RC0_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_CPUM_OP_EN0
#define PMIC_RG_LDO_VSRAM_CPUM_RC0_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_CPUM_RC0_OP_EN_SHIFT            0
#define PMIC_RG_LDO_VSRAM_CPUM_RC1_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_CPUM_OP_EN0
#define PMIC_RG_LDO_VSRAM_CPUM_RC1_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_CPUM_RC1_OP_EN_SHIFT            1
#define PMIC_RG_LDO_VSRAM_CPUM_RC2_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_CPUM_OP_EN0
#define PMIC_RG_LDO_VSRAM_CPUM_RC2_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_CPUM_RC2_OP_EN_SHIFT            2
#define PMIC_RG_LDO_VSRAM_CPUM_RC3_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_CPUM_OP_EN0
#define PMIC_RG_LDO_VSRAM_CPUM_RC3_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_CPUM_RC3_OP_EN_SHIFT            3
#define PMIC_RG_LDO_VSRAM_CPUM_RC4_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_CPUM_OP_EN0
#define PMIC_RG_LDO_VSRAM_CPUM_RC4_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_CPUM_RC4_OP_EN_SHIFT            4
#define PMIC_RG_LDO_VSRAM_CPUM_RC5_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_CPUM_OP_EN0
#define PMIC_RG_LDO_VSRAM_CPUM_RC5_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_CPUM_RC5_OP_EN_SHIFT            5
#define PMIC_RG_LDO_VSRAM_CPUM_RC6_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_CPUM_OP_EN0
#define PMIC_RG_LDO_VSRAM_CPUM_RC6_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_CPUM_RC6_OP_EN_SHIFT            6
#define PMIC_RG_LDO_VSRAM_CPUM_RC7_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_CPUM_OP_EN0
#define PMIC_RG_LDO_VSRAM_CPUM_RC7_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_CPUM_RC7_OP_EN_SHIFT            7
#define PMIC_RG_LDO_VSRAM_CPUM_RC8_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_CPUM_OP_EN1
#define PMIC_RG_LDO_VSRAM_CPUM_RC8_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_CPUM_RC8_OP_EN_SHIFT            0
#define PMIC_RG_LDO_VSRAM_CPUM_RC9_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_CPUM_OP_EN1
#define PMIC_RG_LDO_VSRAM_CPUM_RC9_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_CPUM_RC9_OP_EN_SHIFT            1
#define PMIC_RG_LDO_VSRAM_CPUM_RC10_OP_EN_ADDR            \
	MT6363_LDO_VSRAM_CPUM_OP_EN1
#define PMIC_RG_LDO_VSRAM_CPUM_RC10_OP_EN_MASK            0x1
#define PMIC_RG_LDO_VSRAM_CPUM_RC10_OP_EN_SHIFT           2
#define PMIC_RG_LDO_VSRAM_CPUM_RC11_OP_EN_ADDR            \
	MT6363_LDO_VSRAM_CPUM_OP_EN1
#define PMIC_RG_LDO_VSRAM_CPUM_RC11_OP_EN_MASK            0x1
#define PMIC_RG_LDO_VSRAM_CPUM_RC11_OP_EN_SHIFT           3
#define PMIC_RG_LDO_VSRAM_CPUM_RC12_OP_EN_ADDR            \
	MT6363_LDO_VSRAM_CPUM_OP_EN1
#define PMIC_RG_LDO_VSRAM_CPUM_RC12_OP_EN_MASK            0x1
#define PMIC_RG_LDO_VSRAM_CPUM_RC12_OP_EN_SHIFT           4
#define PMIC_RG_LDO_VSRAM_CPUM_RC13_OP_EN_ADDR            \
	MT6363_LDO_VSRAM_CPUM_OP_EN1
#define PMIC_RG_LDO_VSRAM_CPUM_RC13_OP_EN_MASK            0x1
#define PMIC_RG_LDO_VSRAM_CPUM_RC13_OP_EN_SHIFT           5
#define PMIC_RG_LDO_VSRAM_CPUM_HW0_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_CPUM_OP_EN2
#define PMIC_RG_LDO_VSRAM_CPUM_HW0_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_CPUM_HW0_OP_EN_SHIFT            0
#define PMIC_RG_LDO_VSRAM_CPUM_HW1_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_CPUM_OP_EN2
#define PMIC_RG_LDO_VSRAM_CPUM_HW1_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_CPUM_HW1_OP_EN_SHIFT            1
#define PMIC_RG_LDO_VSRAM_CPUM_HW2_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_CPUM_OP_EN2
#define PMIC_RG_LDO_VSRAM_CPUM_HW2_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_CPUM_HW2_OP_EN_SHIFT            2
#define PMIC_RG_LDO_VSRAM_CPUM_HW3_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_CPUM_OP_EN2
#define PMIC_RG_LDO_VSRAM_CPUM_HW3_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_CPUM_HW3_OP_EN_SHIFT            3
#define PMIC_RG_LDO_VSRAM_CPUM_HW4_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_CPUM_OP_EN2
#define PMIC_RG_LDO_VSRAM_CPUM_HW4_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_CPUM_HW4_OP_EN_SHIFT            4
#define PMIC_RG_LDO_VSRAM_CPUM_HW5_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_CPUM_OP_EN2
#define PMIC_RG_LDO_VSRAM_CPUM_HW5_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_CPUM_HW5_OP_EN_SHIFT            5
#define PMIC_RG_LDO_VSRAM_CPUM_HW6_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_CPUM_OP_EN2
#define PMIC_RG_LDO_VSRAM_CPUM_HW6_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_CPUM_HW6_OP_EN_SHIFT            6
#define PMIC_RG_LDO_VSRAM_CPUM_SW_OP_EN_ADDR              \
	MT6363_LDO_VSRAM_CPUM_OP_EN2
#define PMIC_RG_LDO_VSRAM_CPUM_SW_OP_EN_MASK              0x1
#define PMIC_RG_LDO_VSRAM_CPUM_SW_OP_EN_SHIFT             7
#define PMIC_RG_LDO_VSRAM_CPUM_RC0_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_CPUM_OP_CFG0
#define PMIC_RG_LDO_VSRAM_CPUM_RC0_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_CPUM_RC0_OP_CFG_SHIFT           0
#define PMIC_RG_LDO_VSRAM_CPUM_RC1_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_CPUM_OP_CFG0
#define PMIC_RG_LDO_VSRAM_CPUM_RC1_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_CPUM_RC1_OP_CFG_SHIFT           1
#define PMIC_RG_LDO_VSRAM_CPUM_RC2_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_CPUM_OP_CFG0
#define PMIC_RG_LDO_VSRAM_CPUM_RC2_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_CPUM_RC2_OP_CFG_SHIFT           2
#define PMIC_RG_LDO_VSRAM_CPUM_RC3_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_CPUM_OP_CFG0
#define PMIC_RG_LDO_VSRAM_CPUM_RC3_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_CPUM_RC3_OP_CFG_SHIFT           3
#define PMIC_RG_LDO_VSRAM_CPUM_RC4_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_CPUM_OP_CFG0
#define PMIC_RG_LDO_VSRAM_CPUM_RC4_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_CPUM_RC4_OP_CFG_SHIFT           4
#define PMIC_RG_LDO_VSRAM_CPUM_RC5_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_CPUM_OP_CFG0
#define PMIC_RG_LDO_VSRAM_CPUM_RC5_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_CPUM_RC5_OP_CFG_SHIFT           5
#define PMIC_RG_LDO_VSRAM_CPUM_RC6_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_CPUM_OP_CFG0
#define PMIC_RG_LDO_VSRAM_CPUM_RC6_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_CPUM_RC6_OP_CFG_SHIFT           6
#define PMIC_RG_LDO_VSRAM_CPUM_RC7_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_CPUM_OP_CFG0
#define PMIC_RG_LDO_VSRAM_CPUM_RC7_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_CPUM_RC7_OP_CFG_SHIFT           7
#define PMIC_RG_LDO_VSRAM_CPUM_RC8_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_CPUM_OP_CFG1
#define PMIC_RG_LDO_VSRAM_CPUM_RC8_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_CPUM_RC8_OP_CFG_SHIFT           0
#define PMIC_RG_LDO_VSRAM_CPUM_RC9_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_CPUM_OP_CFG1
#define PMIC_RG_LDO_VSRAM_CPUM_RC9_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_CPUM_RC9_OP_CFG_SHIFT           1
#define PMIC_RG_LDO_VSRAM_CPUM_RC10_OP_CFG_ADDR           \
	MT6363_LDO_VSRAM_CPUM_OP_CFG1
#define PMIC_RG_LDO_VSRAM_CPUM_RC10_OP_CFG_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUM_RC10_OP_CFG_SHIFT          2
#define PMIC_RG_LDO_VSRAM_CPUM_RC11_OP_CFG_ADDR           \
	MT6363_LDO_VSRAM_CPUM_OP_CFG1
#define PMIC_RG_LDO_VSRAM_CPUM_RC11_OP_CFG_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUM_RC11_OP_CFG_SHIFT          3
#define PMIC_RG_LDO_VSRAM_CPUM_RC12_OP_CFG_ADDR           \
	MT6363_LDO_VSRAM_CPUM_OP_CFG1
#define PMIC_RG_LDO_VSRAM_CPUM_RC12_OP_CFG_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUM_RC12_OP_CFG_SHIFT          4
#define PMIC_RG_LDO_VSRAM_CPUM_RC13_OP_CFG_ADDR           \
	MT6363_LDO_VSRAM_CPUM_OP_CFG1
#define PMIC_RG_LDO_VSRAM_CPUM_RC13_OP_CFG_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUM_RC13_OP_CFG_SHIFT          5
#define PMIC_RG_LDO_VSRAM_CPUM_HW0_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_CPUM_OP_CFG2
#define PMIC_RG_LDO_VSRAM_CPUM_HW0_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_CPUM_HW0_OP_CFG_SHIFT           0
#define PMIC_RG_LDO_VSRAM_CPUM_HW1_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_CPUM_OP_CFG2
#define PMIC_RG_LDO_VSRAM_CPUM_HW1_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_CPUM_HW1_OP_CFG_SHIFT           1
#define PMIC_RG_LDO_VSRAM_CPUM_HW2_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_CPUM_OP_CFG2
#define PMIC_RG_LDO_VSRAM_CPUM_HW2_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_CPUM_HW2_OP_CFG_SHIFT           2
#define PMIC_RG_LDO_VSRAM_CPUM_HW3_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_CPUM_OP_CFG2
#define PMIC_RG_LDO_VSRAM_CPUM_HW3_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_CPUM_HW3_OP_CFG_SHIFT           3
#define PMIC_RG_LDO_VSRAM_CPUM_HW4_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_CPUM_OP_CFG2
#define PMIC_RG_LDO_VSRAM_CPUM_HW4_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_CPUM_HW4_OP_CFG_SHIFT           4
#define PMIC_RG_LDO_VSRAM_CPUM_HW5_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_CPUM_OP_CFG2
#define PMIC_RG_LDO_VSRAM_CPUM_HW5_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_CPUM_HW5_OP_CFG_SHIFT           5
#define PMIC_RG_LDO_VSRAM_CPUM_HW6_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_CPUM_OP_CFG2
#define PMIC_RG_LDO_VSRAM_CPUM_HW6_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_CPUM_HW6_OP_CFG_SHIFT           6
#define PMIC_RG_LDO_VSRAM_CPUM_SW_OP_CFG_ADDR             \
	MT6363_LDO_VSRAM_CPUM_OP_CFG2
#define PMIC_RG_LDO_VSRAM_CPUM_SW_OP_CFG_MASK             0x1
#define PMIC_RG_LDO_VSRAM_CPUM_SW_OP_CFG_SHIFT            7
#define PMIC_RG_LDO_VSRAM_CPUM_RC0_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_CPUM_OP_MODE0
#define PMIC_RG_LDO_VSRAM_CPUM_RC0_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUM_RC0_OP_MODE_SHIFT          0
#define PMIC_RG_LDO_VSRAM_CPUM_RC1_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_CPUM_OP_MODE0
#define PMIC_RG_LDO_VSRAM_CPUM_RC1_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUM_RC1_OP_MODE_SHIFT          1
#define PMIC_RG_LDO_VSRAM_CPUM_RC2_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_CPUM_OP_MODE0
#define PMIC_RG_LDO_VSRAM_CPUM_RC2_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUM_RC2_OP_MODE_SHIFT          2
#define PMIC_RG_LDO_VSRAM_CPUM_RC3_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_CPUM_OP_MODE0
#define PMIC_RG_LDO_VSRAM_CPUM_RC3_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUM_RC3_OP_MODE_SHIFT          3
#define PMIC_RG_LDO_VSRAM_CPUM_RC4_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_CPUM_OP_MODE0
#define PMIC_RG_LDO_VSRAM_CPUM_RC4_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUM_RC4_OP_MODE_SHIFT          4
#define PMIC_RG_LDO_VSRAM_CPUM_RC5_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_CPUM_OP_MODE0
#define PMIC_RG_LDO_VSRAM_CPUM_RC5_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUM_RC5_OP_MODE_SHIFT          5
#define PMIC_RG_LDO_VSRAM_CPUM_RC6_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_CPUM_OP_MODE0
#define PMIC_RG_LDO_VSRAM_CPUM_RC6_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUM_RC6_OP_MODE_SHIFT          6
#define PMIC_RG_LDO_VSRAM_CPUM_RC7_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_CPUM_OP_MODE0
#define PMIC_RG_LDO_VSRAM_CPUM_RC7_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUM_RC7_OP_MODE_SHIFT          7
#define PMIC_RG_LDO_VSRAM_CPUM_RC8_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_CPUM_OP_MODE1
#define PMIC_RG_LDO_VSRAM_CPUM_RC8_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUM_RC8_OP_MODE_SHIFT          0
#define PMIC_RG_LDO_VSRAM_CPUM_RC9_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_CPUM_OP_MODE1
#define PMIC_RG_LDO_VSRAM_CPUM_RC9_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUM_RC9_OP_MODE_SHIFT          1
#define PMIC_RG_LDO_VSRAM_CPUM_RC10_OP_MODE_ADDR          \
	MT6363_LDO_VSRAM_CPUM_OP_MODE1
#define PMIC_RG_LDO_VSRAM_CPUM_RC10_OP_MODE_MASK          0x1
#define PMIC_RG_LDO_VSRAM_CPUM_RC10_OP_MODE_SHIFT         2
#define PMIC_RG_LDO_VSRAM_CPUM_RC11_OP_MODE_ADDR          \
	MT6363_LDO_VSRAM_CPUM_OP_MODE1
#define PMIC_RG_LDO_VSRAM_CPUM_RC11_OP_MODE_MASK          0x1
#define PMIC_RG_LDO_VSRAM_CPUM_RC11_OP_MODE_SHIFT         3
#define PMIC_RG_LDO_VSRAM_CPUM_RC12_OP_MODE_ADDR          \
	MT6363_LDO_VSRAM_CPUM_OP_MODE1
#define PMIC_RG_LDO_VSRAM_CPUM_RC12_OP_MODE_MASK          0x1
#define PMIC_RG_LDO_VSRAM_CPUM_RC12_OP_MODE_SHIFT         4
#define PMIC_RG_LDO_VSRAM_CPUM_RC13_OP_MODE_ADDR          \
	MT6363_LDO_VSRAM_CPUM_OP_MODE1
#define PMIC_RG_LDO_VSRAM_CPUM_RC13_OP_MODE_MASK          0x1
#define PMIC_RG_LDO_VSRAM_CPUM_RC13_OP_MODE_SHIFT         5
#define PMIC_RG_LDO_VSRAM_CPUM_HW0_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_CPUM_OP_MODE2
#define PMIC_RG_LDO_VSRAM_CPUM_HW0_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUM_HW0_OP_MODE_SHIFT          0
#define PMIC_RG_LDO_VSRAM_CPUM_HW1_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_CPUM_OP_MODE2
#define PMIC_RG_LDO_VSRAM_CPUM_HW1_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUM_HW1_OP_MODE_SHIFT          1
#define PMIC_RG_LDO_VSRAM_CPUM_HW2_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_CPUM_OP_MODE2
#define PMIC_RG_LDO_VSRAM_CPUM_HW2_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUM_HW2_OP_MODE_SHIFT          2
#define PMIC_RG_LDO_VSRAM_CPUM_HW3_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_CPUM_OP_MODE2
#define PMIC_RG_LDO_VSRAM_CPUM_HW3_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUM_HW3_OP_MODE_SHIFT          3
#define PMIC_RG_LDO_VSRAM_CPUM_HW4_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_CPUM_OP_MODE2
#define PMIC_RG_LDO_VSRAM_CPUM_HW4_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUM_HW4_OP_MODE_SHIFT          4
#define PMIC_RG_LDO_VSRAM_CPUM_HW5_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_CPUM_OP_MODE2
#define PMIC_RG_LDO_VSRAM_CPUM_HW5_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUM_HW5_OP_MODE_SHIFT          5
#define PMIC_RG_LDO_VSRAM_CPUM_HW6_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_CPUM_OP_MODE2
#define PMIC_RG_LDO_VSRAM_CPUM_HW6_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUM_HW6_OP_MODE_SHIFT          6
#define PMIC_LDO_VSRAM3_ANA_ID_ADDR                       \
	MT6363_LDO_VSRAM3_ANA_ID
#define PMIC_LDO_VSRAM3_ANA_ID_MASK                       0xFF
#define PMIC_LDO_VSRAM3_ANA_ID_SHIFT                      0
#define PMIC_LDO_VSRAM3_DIG_ID_ADDR                       \
	MT6363_LDO_VSRAM3_DIG_ID
#define PMIC_LDO_VSRAM3_DIG_ID_MASK                       0xFF
#define PMIC_LDO_VSRAM3_DIG_ID_SHIFT                      0
#define PMIC_LDO_VSRAM3_ANA_MINOR_REV_ADDR                \
	MT6363_LDO_VSRAM3_ANA_REV
#define PMIC_LDO_VSRAM3_ANA_MINOR_REV_MASK                0xF
#define PMIC_LDO_VSRAM3_ANA_MINOR_REV_SHIFT               0
#define PMIC_LDO_VSRAM3_ANA_MAJOR_REV_ADDR                \
	MT6363_LDO_VSRAM3_ANA_REV
#define PMIC_LDO_VSRAM3_ANA_MAJOR_REV_MASK                0xF
#define PMIC_LDO_VSRAM3_ANA_MAJOR_REV_SHIFT               4
#define PMIC_LDO_VSRAM3_DIG_MINOR_REV_ADDR                \
	MT6363_LDO_VSRAM3_DIG_REV
#define PMIC_LDO_VSRAM3_DIG_MINOR_REV_MASK                0xF
#define PMIC_LDO_VSRAM3_DIG_MINOR_REV_SHIFT               0
#define PMIC_LDO_VSRAM3_DIG_MAJOR_REV_ADDR                \
	MT6363_LDO_VSRAM3_DIG_REV
#define PMIC_LDO_VSRAM3_DIG_MAJOR_REV_MASK                0xF
#define PMIC_LDO_VSRAM3_DIG_MAJOR_REV_SHIFT               4
#define PMIC_LDO_VSRAM3_DSN_CBS_ADDR                      \
	MT6363_LDO_VSRAM3_DSN_DBI
#define PMIC_LDO_VSRAM3_DSN_CBS_MASK                      0x3
#define PMIC_LDO_VSRAM3_DSN_CBS_SHIFT                     0
#define PMIC_LDO_VSRAM3_DSN_BIX_ADDR                      \
	MT6363_LDO_VSRAM3_DSN_DBI
#define PMIC_LDO_VSRAM3_DSN_BIX_MASK                      0x3
#define PMIC_LDO_VSRAM3_DSN_BIX_SHIFT                     2
#define PMIC_LDO_VSRAM3_DSN_ESP_ADDR                      \
	MT6363_LDO_VSRAM3_DSN_ESP
#define PMIC_LDO_VSRAM3_DSN_ESP_MASK                      0xFF
#define PMIC_LDO_VSRAM3_DSN_ESP_SHIFT                     0
#define PMIC_LDO_VSRAM3_DSN_FPI_ADDR                      \
	MT6363_LDO_VSRAM3_DSN_DXI
#define PMIC_LDO_VSRAM3_DSN_FPI_MASK                      0xFF
#define PMIC_LDO_VSRAM3_DSN_FPI_SHIFT                     0
#define PMIC_RG_LDO_VSRAM_CPUL_EN_ADDR                    \
	MT6363_LDO_VSRAM_CPUL_CON0
#define PMIC_RG_LDO_VSRAM_CPUL_EN_MASK                    0x1
#define PMIC_RG_LDO_VSRAM_CPUL_EN_SHIFT                   0
#define PMIC_RG_LDO_VSRAM_CPUL_LP_ADDR                    \
	MT6363_LDO_VSRAM_CPUL_CON0
#define PMIC_RG_LDO_VSRAM_CPUL_LP_MASK                    0x1
#define PMIC_RG_LDO_VSRAM_CPUL_LP_SHIFT                   1
#define PMIC_RG_LDO_VSRAM_CPUL_STBTD_ADDR                 \
	MT6363_LDO_VSRAM_CPUL_CON1
#define PMIC_RG_LDO_VSRAM_CPUL_STBTD_MASK                 0x3
#define PMIC_RG_LDO_VSRAM_CPUL_STBTD_SHIFT                0
#define PMIC_RG_LDO_VSRAM_CPUL_ULP_ADDR                   \
	MT6363_LDO_VSRAM_CPUL_CON1
#define PMIC_RG_LDO_VSRAM_CPUL_ULP_MASK                   0x1
#define PMIC_RG_LDO_VSRAM_CPUL_ULP_SHIFT                  2
#define PMIC_RG_LDO_VSRAM_CPUL_ONLV_EN_ADDR               \
	MT6363_LDO_VSRAM_CPUL_CON1
#define PMIC_RG_LDO_VSRAM_CPUL_ONLV_EN_MASK               0x1
#define PMIC_RG_LDO_VSRAM_CPUL_ONLV_EN_SHIFT              3
#define PMIC_RG_LDO_VSRAM_CPUL_OCFB_EN_ADDR               \
	MT6363_LDO_VSRAM_CPUL_CON1
#define PMIC_RG_LDO_VSRAM_CPUL_OCFB_EN_MASK               0x1
#define PMIC_RG_LDO_VSRAM_CPUL_OCFB_EN_SHIFT              4
#define PMIC_RG_LDO_VSRAM_CPUL_OC_MODE_ADDR               \
	MT6363_LDO_VSRAM_CPUL_CON1
#define PMIC_RG_LDO_VSRAM_CPUL_OC_MODE_MASK               0x1
#define PMIC_RG_LDO_VSRAM_CPUL_OC_MODE_SHIFT              5
#define PMIC_RG_LDO_VSRAM_CPUL_OC_TSEL_ADDR               \
	MT6363_LDO_VSRAM_CPUL_CON1
#define PMIC_RG_LDO_VSRAM_CPUL_OC_TSEL_MASK               0x1
#define PMIC_RG_LDO_VSRAM_CPUL_OC_TSEL_SHIFT              6
#define PMIC_RG_LDO_VSRAM_CPUL_DUMMY_LOAD_ADDR            \
	MT6363_LDO_VSRAM_CPUL_CON2
#define PMIC_RG_LDO_VSRAM_CPUL_DUMMY_LOAD_MASK            0x3
#define PMIC_RG_LDO_VSRAM_CPUL_DUMMY_LOAD_SHIFT           0
#define PMIC_RG_LDO_VSRAM_CPUL_R2R_PDN_DIS_ADDR           \
	MT6363_LDO_VSRAM_CPUL_CON2
#define PMIC_RG_LDO_VSRAM_CPUL_R2R_PDN_DIS_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUL_R2R_PDN_DIS_SHIFT          5
#define PMIC_RG_LDO_VSRAM_CPUL_STB_26M_CKEN_EN_ADDR       \
	MT6363_LDO_VSRAM_CPUL_CON2
#define PMIC_RG_LDO_VSRAM_CPUL_STB_26M_CKEN_EN_MASK       0x1
#define PMIC_RG_LDO_VSRAM_CPUL_STB_26M_CKEN_EN_SHIFT      6
#define PMIC_RG_LDO_VSRAM_CPUL_CK_SW_MODE_ADDR            \
	MT6363_LDO_VSRAM_CPUL_CON2
#define PMIC_RG_LDO_VSRAM_CPUL_CK_SW_MODE_MASK            0x1
#define PMIC_RG_LDO_VSRAM_CPUL_CK_SW_MODE_SHIFT           7
#define PMIC_RG_LDO_VSRAM_CPUL_B_STB_FORCE_ADDR           \
	MT6363_LDO_VSRAM_CPUL_TEST_CON0
#define PMIC_RG_LDO_VSRAM_CPUL_B_STB_FORCE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUL_B_STB_FORCE_SHIFT          0
#define PMIC_RG_LDO_VSRAM_CPUL_L_STB_FORCE_ADDR           \
	MT6363_LDO_VSRAM_CPUL_TEST_CON0
#define PMIC_RG_LDO_VSRAM_CPUL_L_STB_FORCE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUL_L_STB_FORCE_SHIFT          1
#define PMIC_DA_VSRAM_CPUL_B_EN_ADDR                      \
	MT6363_LDO_VSRAM_CPUL_MON0
#define PMIC_DA_VSRAM_CPUL_B_EN_MASK                      0x1
#define PMIC_DA_VSRAM_CPUL_B_EN_SHIFT                     0
#define PMIC_DA_VSRAM_CPUL_B_STB_ADDR                     \
	MT6363_LDO_VSRAM_CPUL_MON0
#define PMIC_DA_VSRAM_CPUL_B_STB_MASK                     0x1
#define PMIC_DA_VSRAM_CPUL_B_STB_SHIFT                    1
#define PMIC_DA_VSRAM_CPUL_B_LP_ADDR                      \
	MT6363_LDO_VSRAM_CPUL_MON0
#define PMIC_DA_VSRAM_CPUL_B_LP_MASK                      0x1
#define PMIC_DA_VSRAM_CPUL_B_LP_SHIFT                     2
#define PMIC_DA_VSRAM_CPUL_L_EN_ADDR                      \
	MT6363_LDO_VSRAM_CPUL_MON0
#define PMIC_DA_VSRAM_CPUL_L_EN_MASK                      0x1
#define PMIC_DA_VSRAM_CPUL_L_EN_SHIFT                     3
#define PMIC_DA_VSRAM_CPUL_L_STB_ADDR                     \
	MT6363_LDO_VSRAM_CPUL_MON0
#define PMIC_DA_VSRAM_CPUL_L_STB_MASK                     0x1
#define PMIC_DA_VSRAM_CPUL_L_STB_SHIFT                    4
#define PMIC_DA_VSRAM_CPUL_OCFB_EN_ADDR                   \
	MT6363_LDO_VSRAM_CPUL_MON0
#define PMIC_DA_VSRAM_CPUL_OCFB_EN_MASK                   0x1
#define PMIC_DA_VSRAM_CPUL_OCFB_EN_SHIFT                  5
#define PMIC_DA_VSRAM_CPUL_DUMMY_LOAD_ADDR                \
	MT6363_LDO_VSRAM_CPUL_MON0
#define PMIC_DA_VSRAM_CPUL_DUMMY_LOAD_MASK                0x3
#define PMIC_DA_VSRAM_CPUL_DUMMY_LOAD_SHIFT               6
#define PMIC_DA_VSRAM_CPUL_VSLEEP_SEL_ADDR                \
	MT6363_LDO_VSRAM_CPUL_MON1
#define PMIC_DA_VSRAM_CPUL_VSLEEP_SEL_MASK                0x1
#define PMIC_DA_VSRAM_CPUL_VSLEEP_SEL_SHIFT               0
#define PMIC_DA_VSRAM_CPUL_R2R_PDN_ADDR                   \
	MT6363_LDO_VSRAM_CPUL_MON1
#define PMIC_DA_VSRAM_CPUL_R2R_PDN_MASK                   0x1
#define PMIC_DA_VSRAM_CPUL_R2R_PDN_SHIFT                  1
#define PMIC_DA_VSRAM_CPUL_TRACK_NDIS_EN_ADDR             \
	MT6363_LDO_VSRAM_CPUL_MON1
#define PMIC_DA_VSRAM_CPUL_TRACK_NDIS_EN_MASK             0x1
#define PMIC_DA_VSRAM_CPUL_TRACK_NDIS_EN_SHIFT            2
#define PMIC_DA_VSRAM_CPUL_DVS_UP_ADDR                    \
	MT6363_LDO_VSRAM_CPUL_MON1
#define PMIC_DA_VSRAM_CPUL_DVS_UP_MASK                    0x1
#define PMIC_DA_VSRAM_CPUL_DVS_UP_SHIFT                   3
#define PMIC_RG_LDO_VSRAM_CPUL_VOSEL_SLEEP_ADDR           \
	MT6363_LDO_VSRAM_CPUL_VOSEL0
#define PMIC_RG_LDO_VSRAM_CPUL_VOSEL_SLEEP_MASK           0x7F
#define PMIC_RG_LDO_VSRAM_CPUL_VOSEL_SLEEP_SHIFT          0
#define PMIC_LDO_VSRAM_CPUL_WDTDBG_VOSEL_ADDR             \
	MT6363_LDO_VSRAM_CPUL_VOSEL1
#define PMIC_LDO_VSRAM_CPUL_WDTDBG_VOSEL_MASK             0x7F
#define PMIC_LDO_VSRAM_CPUL_WDTDBG_VOSEL_SHIFT            0
#define PMIC_DA_VSRAM_CPUL_VOSEL_GRAY_ADDR                \
	MT6363_LDO_VSRAM_CPUL_VOSEL2
#define PMIC_DA_VSRAM_CPUL_VOSEL_GRAY_MASK                0x7F
#define PMIC_DA_VSRAM_CPUL_VOSEL_GRAY_SHIFT               0
#define PMIC_DA_VSRAM_CPUL_VOSEL_ADDR                     \
	MT6363_LDO_VSRAM_CPUL_VOSEL3
#define PMIC_DA_VSRAM_CPUL_VOSEL_MASK                     0x7F
#define PMIC_DA_VSRAM_CPUL_VOSEL_SHIFT                    0
#define PMIC_RG_LDO_VSRAM_CPUL_SFCHG_RRATE_ADDR           \
	MT6363_LDO_VSRAM_CPUL_SFCHG0
#define PMIC_RG_LDO_VSRAM_CPUL_SFCHG_RRATE_MASK           0x7F
#define PMIC_RG_LDO_VSRAM_CPUL_SFCHG_RRATE_SHIFT          0
#define PMIC_RG_LDO_VSRAM_CPUL_SFCHG_REN_ADDR             \
	MT6363_LDO_VSRAM_CPUL_SFCHG0
#define PMIC_RG_LDO_VSRAM_CPUL_SFCHG_REN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_CPUL_SFCHG_REN_SHIFT            7
#define PMIC_RG_LDO_VSRAM_CPUL_SFCHG_FRATE_ADDR           \
	MT6363_LDO_VSRAM_CPUL_SFCHG1
#define PMIC_RG_LDO_VSRAM_CPUL_SFCHG_FRATE_MASK           0x7F
#define PMIC_RG_LDO_VSRAM_CPUL_SFCHG_FRATE_SHIFT          0
#define PMIC_RG_LDO_VSRAM_CPUL_SFCHG_FEN_ADDR             \
	MT6363_LDO_VSRAM_CPUL_SFCHG1
#define PMIC_RG_LDO_VSRAM_CPUL_SFCHG_FEN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_CPUL_SFCHG_FEN_SHIFT            7
#define PMIC_RG_LDO_VSRAM_CPUL_DVS_TRANS_TD_ADDR          \
	MT6363_LDO_VSRAM_CPUL_DVS
#define PMIC_RG_LDO_VSRAM_CPUL_DVS_TRANS_TD_MASK          0x3
#define PMIC_RG_LDO_VSRAM_CPUL_DVS_TRANS_TD_SHIFT         0
#define PMIC_RG_LDO_VSRAM_CPUL_DVS_TRANS_CTRL_ADDR        \
	MT6363_LDO_VSRAM_CPUL_DVS
#define PMIC_RG_LDO_VSRAM_CPUL_DVS_TRANS_CTRL_MASK        0x3
#define PMIC_RG_LDO_VSRAM_CPUL_DVS_TRANS_CTRL_SHIFT       4
#define PMIC_RG_LDO_VSRAM_CPUL_DVS_TRANS_ONCE_ADDR        \
	MT6363_LDO_VSRAM_CPUL_DVS
#define PMIC_RG_LDO_VSRAM_CPUL_DVS_TRANS_ONCE_MASK        0x1
#define PMIC_RG_LDO_VSRAM_CPUL_DVS_TRANS_ONCE_SHIFT       6
#define PMIC_RG_LDO_VSRAM_CPUL_RC0_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_CPUL_OP_EN0
#define PMIC_RG_LDO_VSRAM_CPUL_RC0_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_CPUL_RC0_OP_EN_SHIFT            0
#define PMIC_RG_LDO_VSRAM_CPUL_RC1_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_CPUL_OP_EN0
#define PMIC_RG_LDO_VSRAM_CPUL_RC1_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_CPUL_RC1_OP_EN_SHIFT            1
#define PMIC_RG_LDO_VSRAM_CPUL_RC2_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_CPUL_OP_EN0
#define PMIC_RG_LDO_VSRAM_CPUL_RC2_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_CPUL_RC2_OP_EN_SHIFT            2
#define PMIC_RG_LDO_VSRAM_CPUL_RC3_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_CPUL_OP_EN0
#define PMIC_RG_LDO_VSRAM_CPUL_RC3_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_CPUL_RC3_OP_EN_SHIFT            3
#define PMIC_RG_LDO_VSRAM_CPUL_RC4_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_CPUL_OP_EN0
#define PMIC_RG_LDO_VSRAM_CPUL_RC4_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_CPUL_RC4_OP_EN_SHIFT            4
#define PMIC_RG_LDO_VSRAM_CPUL_RC5_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_CPUL_OP_EN0
#define PMIC_RG_LDO_VSRAM_CPUL_RC5_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_CPUL_RC5_OP_EN_SHIFT            5
#define PMIC_RG_LDO_VSRAM_CPUL_RC6_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_CPUL_OP_EN0
#define PMIC_RG_LDO_VSRAM_CPUL_RC6_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_CPUL_RC6_OP_EN_SHIFT            6
#define PMIC_RG_LDO_VSRAM_CPUL_RC7_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_CPUL_OP_EN0
#define PMIC_RG_LDO_VSRAM_CPUL_RC7_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_CPUL_RC7_OP_EN_SHIFT            7
#define PMIC_RG_LDO_VSRAM_CPUL_RC8_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_CPUL_OP_EN1
#define PMIC_RG_LDO_VSRAM_CPUL_RC8_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_CPUL_RC8_OP_EN_SHIFT            0
#define PMIC_RG_LDO_VSRAM_CPUL_RC9_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_CPUL_OP_EN1
#define PMIC_RG_LDO_VSRAM_CPUL_RC9_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_CPUL_RC9_OP_EN_SHIFT            1
#define PMIC_RG_LDO_VSRAM_CPUL_RC10_OP_EN_ADDR            \
	MT6363_LDO_VSRAM_CPUL_OP_EN1
#define PMIC_RG_LDO_VSRAM_CPUL_RC10_OP_EN_MASK            0x1
#define PMIC_RG_LDO_VSRAM_CPUL_RC10_OP_EN_SHIFT           2
#define PMIC_RG_LDO_VSRAM_CPUL_RC11_OP_EN_ADDR            \
	MT6363_LDO_VSRAM_CPUL_OP_EN1
#define PMIC_RG_LDO_VSRAM_CPUL_RC11_OP_EN_MASK            0x1
#define PMIC_RG_LDO_VSRAM_CPUL_RC11_OP_EN_SHIFT           3
#define PMIC_RG_LDO_VSRAM_CPUL_RC12_OP_EN_ADDR            \
	MT6363_LDO_VSRAM_CPUL_OP_EN1
#define PMIC_RG_LDO_VSRAM_CPUL_RC12_OP_EN_MASK            0x1
#define PMIC_RG_LDO_VSRAM_CPUL_RC12_OP_EN_SHIFT           4
#define PMIC_RG_LDO_VSRAM_CPUL_RC13_OP_EN_ADDR            \
	MT6363_LDO_VSRAM_CPUL_OP_EN1
#define PMIC_RG_LDO_VSRAM_CPUL_RC13_OP_EN_MASK            0x1
#define PMIC_RG_LDO_VSRAM_CPUL_RC13_OP_EN_SHIFT           5
#define PMIC_RG_LDO_VSRAM_CPUL_HW0_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_CPUL_OP_EN2
#define PMIC_RG_LDO_VSRAM_CPUL_HW0_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_CPUL_HW0_OP_EN_SHIFT            0
#define PMIC_RG_LDO_VSRAM_CPUL_HW1_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_CPUL_OP_EN2
#define PMIC_RG_LDO_VSRAM_CPUL_HW1_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_CPUL_HW1_OP_EN_SHIFT            1
#define PMIC_RG_LDO_VSRAM_CPUL_HW2_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_CPUL_OP_EN2
#define PMIC_RG_LDO_VSRAM_CPUL_HW2_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_CPUL_HW2_OP_EN_SHIFT            2
#define PMIC_RG_LDO_VSRAM_CPUL_HW3_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_CPUL_OP_EN2
#define PMIC_RG_LDO_VSRAM_CPUL_HW3_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_CPUL_HW3_OP_EN_SHIFT            3
#define PMIC_RG_LDO_VSRAM_CPUL_HW4_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_CPUL_OP_EN2
#define PMIC_RG_LDO_VSRAM_CPUL_HW4_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_CPUL_HW4_OP_EN_SHIFT            4
#define PMIC_RG_LDO_VSRAM_CPUL_HW5_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_CPUL_OP_EN2
#define PMIC_RG_LDO_VSRAM_CPUL_HW5_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_CPUL_HW5_OP_EN_SHIFT            5
#define PMIC_RG_LDO_VSRAM_CPUL_HW6_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_CPUL_OP_EN2
#define PMIC_RG_LDO_VSRAM_CPUL_HW6_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_CPUL_HW6_OP_EN_SHIFT            6
#define PMIC_RG_LDO_VSRAM_CPUL_SW_OP_EN_ADDR              \
	MT6363_LDO_VSRAM_CPUL_OP_EN2
#define PMIC_RG_LDO_VSRAM_CPUL_SW_OP_EN_MASK              0x1
#define PMIC_RG_LDO_VSRAM_CPUL_SW_OP_EN_SHIFT             7
#define PMIC_RG_LDO_VSRAM_CPUL_RC0_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_CPUL_OP_CFG0
#define PMIC_RG_LDO_VSRAM_CPUL_RC0_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_CPUL_RC0_OP_CFG_SHIFT           0
#define PMIC_RG_LDO_VSRAM_CPUL_RC1_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_CPUL_OP_CFG0
#define PMIC_RG_LDO_VSRAM_CPUL_RC1_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_CPUL_RC1_OP_CFG_SHIFT           1
#define PMIC_RG_LDO_VSRAM_CPUL_RC2_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_CPUL_OP_CFG0
#define PMIC_RG_LDO_VSRAM_CPUL_RC2_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_CPUL_RC2_OP_CFG_SHIFT           2
#define PMIC_RG_LDO_VSRAM_CPUL_RC3_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_CPUL_OP_CFG0
#define PMIC_RG_LDO_VSRAM_CPUL_RC3_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_CPUL_RC3_OP_CFG_SHIFT           3
#define PMIC_RG_LDO_VSRAM_CPUL_RC4_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_CPUL_OP_CFG0
#define PMIC_RG_LDO_VSRAM_CPUL_RC4_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_CPUL_RC4_OP_CFG_SHIFT           4
#define PMIC_RG_LDO_VSRAM_CPUL_RC5_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_CPUL_OP_CFG0
#define PMIC_RG_LDO_VSRAM_CPUL_RC5_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_CPUL_RC5_OP_CFG_SHIFT           5
#define PMIC_RG_LDO_VSRAM_CPUL_RC6_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_CPUL_OP_CFG0
#define PMIC_RG_LDO_VSRAM_CPUL_RC6_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_CPUL_RC6_OP_CFG_SHIFT           6
#define PMIC_RG_LDO_VSRAM_CPUL_RC7_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_CPUL_OP_CFG0
#define PMIC_RG_LDO_VSRAM_CPUL_RC7_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_CPUL_RC7_OP_CFG_SHIFT           7
#define PMIC_RG_LDO_VSRAM_CPUL_RC8_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_CPUL_OP_CFG1
#define PMIC_RG_LDO_VSRAM_CPUL_RC8_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_CPUL_RC8_OP_CFG_SHIFT           0
#define PMIC_RG_LDO_VSRAM_CPUL_RC9_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_CPUL_OP_CFG1
#define PMIC_RG_LDO_VSRAM_CPUL_RC9_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_CPUL_RC9_OP_CFG_SHIFT           1
#define PMIC_RG_LDO_VSRAM_CPUL_RC10_OP_CFG_ADDR           \
	MT6363_LDO_VSRAM_CPUL_OP_CFG1
#define PMIC_RG_LDO_VSRAM_CPUL_RC10_OP_CFG_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUL_RC10_OP_CFG_SHIFT          2
#define PMIC_RG_LDO_VSRAM_CPUL_RC11_OP_CFG_ADDR           \
	MT6363_LDO_VSRAM_CPUL_OP_CFG1
#define PMIC_RG_LDO_VSRAM_CPUL_RC11_OP_CFG_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUL_RC11_OP_CFG_SHIFT          3
#define PMIC_RG_LDO_VSRAM_CPUL_RC12_OP_CFG_ADDR           \
	MT6363_LDO_VSRAM_CPUL_OP_CFG1
#define PMIC_RG_LDO_VSRAM_CPUL_RC12_OP_CFG_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUL_RC12_OP_CFG_SHIFT          4
#define PMIC_RG_LDO_VSRAM_CPUL_RC13_OP_CFG_ADDR           \
	MT6363_LDO_VSRAM_CPUL_OP_CFG1
#define PMIC_RG_LDO_VSRAM_CPUL_RC13_OP_CFG_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUL_RC13_OP_CFG_SHIFT          5
#define PMIC_RG_LDO_VSRAM_CPUL_HW0_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_CPUL_OP_CFG2
#define PMIC_RG_LDO_VSRAM_CPUL_HW0_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_CPUL_HW0_OP_CFG_SHIFT           0
#define PMIC_RG_LDO_VSRAM_CPUL_HW1_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_CPUL_OP_CFG2
#define PMIC_RG_LDO_VSRAM_CPUL_HW1_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_CPUL_HW1_OP_CFG_SHIFT           1
#define PMIC_RG_LDO_VSRAM_CPUL_HW2_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_CPUL_OP_CFG2
#define PMIC_RG_LDO_VSRAM_CPUL_HW2_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_CPUL_HW2_OP_CFG_SHIFT           2
#define PMIC_RG_LDO_VSRAM_CPUL_HW3_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_CPUL_OP_CFG2
#define PMIC_RG_LDO_VSRAM_CPUL_HW3_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_CPUL_HW3_OP_CFG_SHIFT           3
#define PMIC_RG_LDO_VSRAM_CPUL_HW4_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_CPUL_OP_CFG2
#define PMIC_RG_LDO_VSRAM_CPUL_HW4_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_CPUL_HW4_OP_CFG_SHIFT           4
#define PMIC_RG_LDO_VSRAM_CPUL_HW5_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_CPUL_OP_CFG2
#define PMIC_RG_LDO_VSRAM_CPUL_HW5_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_CPUL_HW5_OP_CFG_SHIFT           5
#define PMIC_RG_LDO_VSRAM_CPUL_HW6_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_CPUL_OP_CFG2
#define PMIC_RG_LDO_VSRAM_CPUL_HW6_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_CPUL_HW6_OP_CFG_SHIFT           6
#define PMIC_RG_LDO_VSRAM_CPUL_SW_OP_CFG_ADDR             \
	MT6363_LDO_VSRAM_CPUL_OP_CFG2
#define PMIC_RG_LDO_VSRAM_CPUL_SW_OP_CFG_MASK             0x1
#define PMIC_RG_LDO_VSRAM_CPUL_SW_OP_CFG_SHIFT            7
#define PMIC_RG_LDO_VSRAM_CPUL_RC0_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_CPUL_OP_MODE0
#define PMIC_RG_LDO_VSRAM_CPUL_RC0_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUL_RC0_OP_MODE_SHIFT          0
#define PMIC_RG_LDO_VSRAM_CPUL_RC1_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_CPUL_OP_MODE0
#define PMIC_RG_LDO_VSRAM_CPUL_RC1_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUL_RC1_OP_MODE_SHIFT          1
#define PMIC_RG_LDO_VSRAM_CPUL_RC2_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_CPUL_OP_MODE0
#define PMIC_RG_LDO_VSRAM_CPUL_RC2_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUL_RC2_OP_MODE_SHIFT          2
#define PMIC_RG_LDO_VSRAM_CPUL_RC3_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_CPUL_OP_MODE0
#define PMIC_RG_LDO_VSRAM_CPUL_RC3_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUL_RC3_OP_MODE_SHIFT          3
#define PMIC_RG_LDO_VSRAM_CPUL_RC4_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_CPUL_OP_MODE0
#define PMIC_RG_LDO_VSRAM_CPUL_RC4_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUL_RC4_OP_MODE_SHIFT          4
#define PMIC_RG_LDO_VSRAM_CPUL_RC5_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_CPUL_OP_MODE0
#define PMIC_RG_LDO_VSRAM_CPUL_RC5_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUL_RC5_OP_MODE_SHIFT          5
#define PMIC_RG_LDO_VSRAM_CPUL_RC6_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_CPUL_OP_MODE0
#define PMIC_RG_LDO_VSRAM_CPUL_RC6_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUL_RC6_OP_MODE_SHIFT          6
#define PMIC_RG_LDO_VSRAM_CPUL_RC7_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_CPUL_OP_MODE0
#define PMIC_RG_LDO_VSRAM_CPUL_RC7_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUL_RC7_OP_MODE_SHIFT          7
#define PMIC_RG_LDO_VSRAM_CPUL_RC8_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_CPUL_OP_MODE1
#define PMIC_RG_LDO_VSRAM_CPUL_RC8_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUL_RC8_OP_MODE_SHIFT          0
#define PMIC_RG_LDO_VSRAM_CPUL_RC9_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_CPUL_OP_MODE1
#define PMIC_RG_LDO_VSRAM_CPUL_RC9_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUL_RC9_OP_MODE_SHIFT          1
#define PMIC_RG_LDO_VSRAM_CPUL_RC10_OP_MODE_ADDR          \
	MT6363_LDO_VSRAM_CPUL_OP_MODE1
#define PMIC_RG_LDO_VSRAM_CPUL_RC10_OP_MODE_MASK          0x1
#define PMIC_RG_LDO_VSRAM_CPUL_RC10_OP_MODE_SHIFT         2
#define PMIC_RG_LDO_VSRAM_CPUL_RC11_OP_MODE_ADDR          \
	MT6363_LDO_VSRAM_CPUL_OP_MODE1
#define PMIC_RG_LDO_VSRAM_CPUL_RC11_OP_MODE_MASK          0x1
#define PMIC_RG_LDO_VSRAM_CPUL_RC11_OP_MODE_SHIFT         3
#define PMIC_RG_LDO_VSRAM_CPUL_RC12_OP_MODE_ADDR          \
	MT6363_LDO_VSRAM_CPUL_OP_MODE1
#define PMIC_RG_LDO_VSRAM_CPUL_RC12_OP_MODE_MASK          0x1
#define PMIC_RG_LDO_VSRAM_CPUL_RC12_OP_MODE_SHIFT         4
#define PMIC_RG_LDO_VSRAM_CPUL_RC13_OP_MODE_ADDR          \
	MT6363_LDO_VSRAM_CPUL_OP_MODE1
#define PMIC_RG_LDO_VSRAM_CPUL_RC13_OP_MODE_MASK          0x1
#define PMIC_RG_LDO_VSRAM_CPUL_RC13_OP_MODE_SHIFT         5
#define PMIC_RG_LDO_VSRAM_CPUL_HW0_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_CPUL_OP_MODE2
#define PMIC_RG_LDO_VSRAM_CPUL_HW0_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUL_HW0_OP_MODE_SHIFT          0
#define PMIC_RG_LDO_VSRAM_CPUL_HW1_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_CPUL_OP_MODE2
#define PMIC_RG_LDO_VSRAM_CPUL_HW1_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUL_HW1_OP_MODE_SHIFT          1
#define PMIC_RG_LDO_VSRAM_CPUL_HW2_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_CPUL_OP_MODE2
#define PMIC_RG_LDO_VSRAM_CPUL_HW2_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUL_HW2_OP_MODE_SHIFT          2
#define PMIC_RG_LDO_VSRAM_CPUL_HW3_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_CPUL_OP_MODE2
#define PMIC_RG_LDO_VSRAM_CPUL_HW3_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUL_HW3_OP_MODE_SHIFT          3
#define PMIC_RG_LDO_VSRAM_CPUL_HW4_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_CPUL_OP_MODE2
#define PMIC_RG_LDO_VSRAM_CPUL_HW4_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUL_HW4_OP_MODE_SHIFT          4
#define PMIC_RG_LDO_VSRAM_CPUL_HW5_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_CPUL_OP_MODE2
#define PMIC_RG_LDO_VSRAM_CPUL_HW5_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUL_HW5_OP_MODE_SHIFT          5
#define PMIC_RG_LDO_VSRAM_CPUL_HW6_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_CPUL_OP_MODE2
#define PMIC_RG_LDO_VSRAM_CPUL_HW6_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_CPUL_HW6_OP_MODE_SHIFT          6
#define PMIC_RG_LDO_VSRAM_APU_EN_ADDR                     \
	MT6363_LDO_VSRAM_APU_CON0
#define PMIC_RG_LDO_VSRAM_APU_EN_MASK                     0x1
#define PMIC_RG_LDO_VSRAM_APU_EN_SHIFT                    0
#define PMIC_RG_LDO_VSRAM_APU_LP_ADDR                     \
	MT6363_LDO_VSRAM_APU_CON0
#define PMIC_RG_LDO_VSRAM_APU_LP_MASK                     0x1
#define PMIC_RG_LDO_VSRAM_APU_LP_SHIFT                    1
#define PMIC_RG_LDO_VSRAM_APU_STBTD_ADDR                  \
	MT6363_LDO_VSRAM_APU_CON1
#define PMIC_RG_LDO_VSRAM_APU_STBTD_MASK                  0x3
#define PMIC_RG_LDO_VSRAM_APU_STBTD_SHIFT                 0
#define PMIC_RG_LDO_VSRAM_APU_ULP_ADDR                    \
	MT6363_LDO_VSRAM_APU_CON1
#define PMIC_RG_LDO_VSRAM_APU_ULP_MASK                    0x1
#define PMIC_RG_LDO_VSRAM_APU_ULP_SHIFT                   2
#define PMIC_RG_LDO_VSRAM_APU_ONLV_EN_ADDR                \
	MT6363_LDO_VSRAM_APU_CON1
#define PMIC_RG_LDO_VSRAM_APU_ONLV_EN_MASK                0x1
#define PMIC_RG_LDO_VSRAM_APU_ONLV_EN_SHIFT               3
#define PMIC_RG_LDO_VSRAM_APU_OCFB_EN_ADDR                \
	MT6363_LDO_VSRAM_APU_CON1
#define PMIC_RG_LDO_VSRAM_APU_OCFB_EN_MASK                0x1
#define PMIC_RG_LDO_VSRAM_APU_OCFB_EN_SHIFT               4
#define PMIC_RG_LDO_VSRAM_APU_OC_MODE_ADDR                \
	MT6363_LDO_VSRAM_APU_CON1
#define PMIC_RG_LDO_VSRAM_APU_OC_MODE_MASK                0x1
#define PMIC_RG_LDO_VSRAM_APU_OC_MODE_SHIFT               5
#define PMIC_RG_LDO_VSRAM_APU_OC_TSEL_ADDR                \
	MT6363_LDO_VSRAM_APU_CON1
#define PMIC_RG_LDO_VSRAM_APU_OC_TSEL_MASK                0x1
#define PMIC_RG_LDO_VSRAM_APU_OC_TSEL_SHIFT               6
#define PMIC_RG_LDO_VSRAM_APU_DUMMY_LOAD_ADDR             \
	MT6363_LDO_VSRAM_APU_CON2
#define PMIC_RG_LDO_VSRAM_APU_DUMMY_LOAD_MASK             0x3
#define PMIC_RG_LDO_VSRAM_APU_DUMMY_LOAD_SHIFT            0
#define PMIC_RG_LDO_VSRAM_APU_R2R_PDN_DIS_ADDR            \
	MT6363_LDO_VSRAM_APU_CON2
#define PMIC_RG_LDO_VSRAM_APU_R2R_PDN_DIS_MASK            0x1
#define PMIC_RG_LDO_VSRAM_APU_R2R_PDN_DIS_SHIFT           5
#define PMIC_RG_LDO_VSRAM_APU_STB_26M_CKEN_EN_ADDR        \
	MT6363_LDO_VSRAM_APU_CON2
#define PMIC_RG_LDO_VSRAM_APU_STB_26M_CKEN_EN_MASK        0x1
#define PMIC_RG_LDO_VSRAM_APU_STB_26M_CKEN_EN_SHIFT       6
#define PMIC_RG_LDO_VSRAM_APU_CK_SW_MODE_ADDR             \
	MT6363_LDO_VSRAM_APU_CON2
#define PMIC_RG_LDO_VSRAM_APU_CK_SW_MODE_MASK             0x1
#define PMIC_RG_LDO_VSRAM_APU_CK_SW_MODE_SHIFT            7
#define PMIC_RG_LDO_VSRAM_APU_B_STB_FORCE_ADDR            \
	MT6363_LDO_VSRAM_APU_TEST_CON0
#define PMIC_RG_LDO_VSRAM_APU_B_STB_FORCE_MASK            0x1
#define PMIC_RG_LDO_VSRAM_APU_B_STB_FORCE_SHIFT           0
#define PMIC_RG_LDO_VSRAM_APU_L_STB_FORCE_ADDR            \
	MT6363_LDO_VSRAM_APU_TEST_CON0
#define PMIC_RG_LDO_VSRAM_APU_L_STB_FORCE_MASK            0x1
#define PMIC_RG_LDO_VSRAM_APU_L_STB_FORCE_SHIFT           1
#define PMIC_DA_VSRAM_APU_B_EN_ADDR                       \
	MT6363_LDO_VSRAM_APU_MON0
#define PMIC_DA_VSRAM_APU_B_EN_MASK                       0x1
#define PMIC_DA_VSRAM_APU_B_EN_SHIFT                      0
#define PMIC_DA_VSRAM_APU_B_STB_ADDR                      \
	MT6363_LDO_VSRAM_APU_MON0
#define PMIC_DA_VSRAM_APU_B_STB_MASK                      0x1
#define PMIC_DA_VSRAM_APU_B_STB_SHIFT                     1
#define PMIC_DA_VSRAM_APU_B_LP_ADDR                       \
	MT6363_LDO_VSRAM_APU_MON0
#define PMIC_DA_VSRAM_APU_B_LP_MASK                       0x1
#define PMIC_DA_VSRAM_APU_B_LP_SHIFT                      2
#define PMIC_DA_VSRAM_APU_L_EN_ADDR                       \
	MT6363_LDO_VSRAM_APU_MON0
#define PMIC_DA_VSRAM_APU_L_EN_MASK                       0x1
#define PMIC_DA_VSRAM_APU_L_EN_SHIFT                      3
#define PMIC_DA_VSRAM_APU_L_STB_ADDR                      \
	MT6363_LDO_VSRAM_APU_MON0
#define PMIC_DA_VSRAM_APU_L_STB_MASK                      0x1
#define PMIC_DA_VSRAM_APU_L_STB_SHIFT                     4
#define PMIC_DA_VSRAM_APU_OCFB_EN_ADDR                    \
	MT6363_LDO_VSRAM_APU_MON0
#define PMIC_DA_VSRAM_APU_OCFB_EN_MASK                    0x1
#define PMIC_DA_VSRAM_APU_OCFB_EN_SHIFT                   5
#define PMIC_DA_VSRAM_APU_DUMMY_LOAD_ADDR                 \
	MT6363_LDO_VSRAM_APU_MON0
#define PMIC_DA_VSRAM_APU_DUMMY_LOAD_MASK                 0x3
#define PMIC_DA_VSRAM_APU_DUMMY_LOAD_SHIFT                6
#define PMIC_DA_VSRAM_APU_VSLEEP_SEL_ADDR                 \
	MT6363_LDO_VSRAM_APU_MON1
#define PMIC_DA_VSRAM_APU_VSLEEP_SEL_MASK                 0x1
#define PMIC_DA_VSRAM_APU_VSLEEP_SEL_SHIFT                0
#define PMIC_DA_VSRAM_APU_R2R_PDN_ADDR                    \
	MT6363_LDO_VSRAM_APU_MON1
#define PMIC_DA_VSRAM_APU_R2R_PDN_MASK                    0x1
#define PMIC_DA_VSRAM_APU_R2R_PDN_SHIFT                   1
#define PMIC_DA_VSRAM_APU_TRACK_NDIS_EN_ADDR              \
	MT6363_LDO_VSRAM_APU_MON1
#define PMIC_DA_VSRAM_APU_TRACK_NDIS_EN_MASK              0x1
#define PMIC_DA_VSRAM_APU_TRACK_NDIS_EN_SHIFT             2
#define PMIC_DA_VSRAM_APU_DVS_UP_ADDR                     \
	MT6363_LDO_VSRAM_APU_MON1
#define PMIC_DA_VSRAM_APU_DVS_UP_MASK                     0x1
#define PMIC_DA_VSRAM_APU_DVS_UP_SHIFT                    3
#define PMIC_RG_LDO_VSRAM_APU_VOSEL_SLEEP_ADDR            \
	MT6363_LDO_VSRAM_APU_VOSEL0
#define PMIC_RG_LDO_VSRAM_APU_VOSEL_SLEEP_MASK            0x7F
#define PMIC_RG_LDO_VSRAM_APU_VOSEL_SLEEP_SHIFT           0
#define PMIC_LDO_VSRAM_APU_WDTDBG_VOSEL_ADDR              \
	MT6363_LDO_VSRAM_APU_VOSEL1
#define PMIC_LDO_VSRAM_APU_WDTDBG_VOSEL_MASK              0x7F
#define PMIC_LDO_VSRAM_APU_WDTDBG_VOSEL_SHIFT             0
#define PMIC_DA_VSRAM_APU_VOSEL_GRAY_ADDR                 \
	MT6363_LDO_VSRAM_APU_VOSEL2
#define PMIC_DA_VSRAM_APU_VOSEL_GRAY_MASK                 0x7F
#define PMIC_DA_VSRAM_APU_VOSEL_GRAY_SHIFT                0
#define PMIC_DA_VSRAM_APU_VOSEL_ADDR                      \
	MT6363_LDO_VSRAM_APU_VOSEL3
#define PMIC_DA_VSRAM_APU_VOSEL_MASK                      0x7F
#define PMIC_DA_VSRAM_APU_VOSEL_SHIFT                     0
#define PMIC_RG_LDO_VSRAM_APU_SFCHG_RRATE_ADDR            \
	MT6363_LDO_VSRAM_APU_SFCHG0
#define PMIC_RG_LDO_VSRAM_APU_SFCHG_RRATE_MASK            0x7F
#define PMIC_RG_LDO_VSRAM_APU_SFCHG_RRATE_SHIFT           0
#define PMIC_RG_LDO_VSRAM_APU_SFCHG_REN_ADDR              \
	MT6363_LDO_VSRAM_APU_SFCHG0
#define PMIC_RG_LDO_VSRAM_APU_SFCHG_REN_MASK              0x1
#define PMIC_RG_LDO_VSRAM_APU_SFCHG_REN_SHIFT             7
#define PMIC_RG_LDO_VSRAM_APU_SFCHG_FRATE_ADDR            \
	MT6363_LDO_VSRAM_APU_SFCHG1
#define PMIC_RG_LDO_VSRAM_APU_SFCHG_FRATE_MASK            0x7F
#define PMIC_RG_LDO_VSRAM_APU_SFCHG_FRATE_SHIFT           0
#define PMIC_RG_LDO_VSRAM_APU_SFCHG_FEN_ADDR              \
	MT6363_LDO_VSRAM_APU_SFCHG1
#define PMIC_RG_LDO_VSRAM_APU_SFCHG_FEN_MASK              0x1
#define PMIC_RG_LDO_VSRAM_APU_SFCHG_FEN_SHIFT             7
#define PMIC_RG_LDO_VSRAM_APU_DVS_TRANS_TD_ADDR           \
	MT6363_LDO_VSRAM_APU_DVS
#define PMIC_RG_LDO_VSRAM_APU_DVS_TRANS_TD_MASK           0x3
#define PMIC_RG_LDO_VSRAM_APU_DVS_TRANS_TD_SHIFT          0
#define PMIC_RG_LDO_VSRAM_APU_DVS_TRANS_CTRL_ADDR         \
	MT6363_LDO_VSRAM_APU_DVS
#define PMIC_RG_LDO_VSRAM_APU_DVS_TRANS_CTRL_MASK         0x3
#define PMIC_RG_LDO_VSRAM_APU_DVS_TRANS_CTRL_SHIFT        4
#define PMIC_RG_LDO_VSRAM_APU_DVS_TRANS_ONCE_ADDR         \
	MT6363_LDO_VSRAM_APU_DVS
#define PMIC_RG_LDO_VSRAM_APU_DVS_TRANS_ONCE_MASK         0x1
#define PMIC_RG_LDO_VSRAM_APU_DVS_TRANS_ONCE_SHIFT        6
#define PMIC_RG_LDO_VSRAM_APU_RC0_OP_EN_ADDR              \
	MT6363_LDO_VSRAM_APU_OP_EN0
#define PMIC_RG_LDO_VSRAM_APU_RC0_OP_EN_MASK              0x1
#define PMIC_RG_LDO_VSRAM_APU_RC0_OP_EN_SHIFT             0
#define PMIC_RG_LDO_VSRAM_APU_RC1_OP_EN_ADDR              \
	MT6363_LDO_VSRAM_APU_OP_EN0
#define PMIC_RG_LDO_VSRAM_APU_RC1_OP_EN_MASK              0x1
#define PMIC_RG_LDO_VSRAM_APU_RC1_OP_EN_SHIFT             1
#define PMIC_RG_LDO_VSRAM_APU_RC2_OP_EN_ADDR              \
	MT6363_LDO_VSRAM_APU_OP_EN0
#define PMIC_RG_LDO_VSRAM_APU_RC2_OP_EN_MASK              0x1
#define PMIC_RG_LDO_VSRAM_APU_RC2_OP_EN_SHIFT             2
#define PMIC_RG_LDO_VSRAM_APU_RC3_OP_EN_ADDR              \
	MT6363_LDO_VSRAM_APU_OP_EN0
#define PMIC_RG_LDO_VSRAM_APU_RC3_OP_EN_MASK              0x1
#define PMIC_RG_LDO_VSRAM_APU_RC3_OP_EN_SHIFT             3
#define PMIC_RG_LDO_VSRAM_APU_RC4_OP_EN_ADDR              \
	MT6363_LDO_VSRAM_APU_OP_EN0
#define PMIC_RG_LDO_VSRAM_APU_RC4_OP_EN_MASK              0x1
#define PMIC_RG_LDO_VSRAM_APU_RC4_OP_EN_SHIFT             4
#define PMIC_RG_LDO_VSRAM_APU_RC5_OP_EN_ADDR              \
	MT6363_LDO_VSRAM_APU_OP_EN0
#define PMIC_RG_LDO_VSRAM_APU_RC5_OP_EN_MASK              0x1
#define PMIC_RG_LDO_VSRAM_APU_RC5_OP_EN_SHIFT             5
#define PMIC_RG_LDO_VSRAM_APU_RC6_OP_EN_ADDR              \
	MT6363_LDO_VSRAM_APU_OP_EN0
#define PMIC_RG_LDO_VSRAM_APU_RC6_OP_EN_MASK              0x1
#define PMIC_RG_LDO_VSRAM_APU_RC6_OP_EN_SHIFT             6
#define PMIC_RG_LDO_VSRAM_APU_RC7_OP_EN_ADDR              \
	MT6363_LDO_VSRAM_APU_OP_EN0
#define PMIC_RG_LDO_VSRAM_APU_RC7_OP_EN_MASK              0x1
#define PMIC_RG_LDO_VSRAM_APU_RC7_OP_EN_SHIFT             7
#define PMIC_RG_LDO_VSRAM_APU_RC8_OP_EN_ADDR              \
	MT6363_LDO_VSRAM_APU_OP_EN1
#define PMIC_RG_LDO_VSRAM_APU_RC8_OP_EN_MASK              0x1
#define PMIC_RG_LDO_VSRAM_APU_RC8_OP_EN_SHIFT             0
#define PMIC_RG_LDO_VSRAM_APU_RC9_OP_EN_ADDR              \
	MT6363_LDO_VSRAM_APU_OP_EN1
#define PMIC_RG_LDO_VSRAM_APU_RC9_OP_EN_MASK              0x1
#define PMIC_RG_LDO_VSRAM_APU_RC9_OP_EN_SHIFT             1
#define PMIC_RG_LDO_VSRAM_APU_RC10_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_APU_OP_EN1
#define PMIC_RG_LDO_VSRAM_APU_RC10_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_APU_RC10_OP_EN_SHIFT            2
#define PMIC_RG_LDO_VSRAM_APU_RC11_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_APU_OP_EN1
#define PMIC_RG_LDO_VSRAM_APU_RC11_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_APU_RC11_OP_EN_SHIFT            3
#define PMIC_RG_LDO_VSRAM_APU_RC12_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_APU_OP_EN1
#define PMIC_RG_LDO_VSRAM_APU_RC12_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_APU_RC12_OP_EN_SHIFT            4
#define PMIC_RG_LDO_VSRAM_APU_RC13_OP_EN_ADDR             \
	MT6363_LDO_VSRAM_APU_OP_EN1
#define PMIC_RG_LDO_VSRAM_APU_RC13_OP_EN_MASK             0x1
#define PMIC_RG_LDO_VSRAM_APU_RC13_OP_EN_SHIFT            5
#define PMIC_RG_LDO_VSRAM_APU_HW0_OP_EN_ADDR              \
	MT6363_LDO_VSRAM_APU_OP_EN2
#define PMIC_RG_LDO_VSRAM_APU_HW0_OP_EN_MASK              0x1
#define PMIC_RG_LDO_VSRAM_APU_HW0_OP_EN_SHIFT             0
#define PMIC_RG_LDO_VSRAM_APU_HW1_OP_EN_ADDR              \
	MT6363_LDO_VSRAM_APU_OP_EN2
#define PMIC_RG_LDO_VSRAM_APU_HW1_OP_EN_MASK              0x1
#define PMIC_RG_LDO_VSRAM_APU_HW1_OP_EN_SHIFT             1
#define PMIC_RG_LDO_VSRAM_APU_HW2_OP_EN_ADDR              \
	MT6363_LDO_VSRAM_APU_OP_EN2
#define PMIC_RG_LDO_VSRAM_APU_HW2_OP_EN_MASK              0x1
#define PMIC_RG_LDO_VSRAM_APU_HW2_OP_EN_SHIFT             2
#define PMIC_RG_LDO_VSRAM_APU_HW3_OP_EN_ADDR              \
	MT6363_LDO_VSRAM_APU_OP_EN2
#define PMIC_RG_LDO_VSRAM_APU_HW3_OP_EN_MASK              0x1
#define PMIC_RG_LDO_VSRAM_APU_HW3_OP_EN_SHIFT             3
#define PMIC_RG_LDO_VSRAM_APU_HW4_OP_EN_ADDR              \
	MT6363_LDO_VSRAM_APU_OP_EN2
#define PMIC_RG_LDO_VSRAM_APU_HW4_OP_EN_MASK              0x1
#define PMIC_RG_LDO_VSRAM_APU_HW4_OP_EN_SHIFT             4
#define PMIC_RG_LDO_VSRAM_APU_HW5_OP_EN_ADDR              \
	MT6363_LDO_VSRAM_APU_OP_EN2
#define PMIC_RG_LDO_VSRAM_APU_HW5_OP_EN_MASK              0x1
#define PMIC_RG_LDO_VSRAM_APU_HW5_OP_EN_SHIFT             5
#define PMIC_RG_LDO_VSRAM_APU_HW6_OP_EN_ADDR              \
	MT6363_LDO_VSRAM_APU_OP_EN2
#define PMIC_RG_LDO_VSRAM_APU_HW6_OP_EN_MASK              0x1
#define PMIC_RG_LDO_VSRAM_APU_HW6_OP_EN_SHIFT             6
#define PMIC_RG_LDO_VSRAM_APU_SW_OP_EN_ADDR               \
	MT6363_LDO_VSRAM_APU_OP_EN2
#define PMIC_RG_LDO_VSRAM_APU_SW_OP_EN_MASK               0x1
#define PMIC_RG_LDO_VSRAM_APU_SW_OP_EN_SHIFT              7
#define PMIC_RG_LDO_VSRAM_APU_RC0_OP_CFG_ADDR             \
	MT6363_LDO_VSRAM_APU_OP_CFG0
#define PMIC_RG_LDO_VSRAM_APU_RC0_OP_CFG_MASK             0x1
#define PMIC_RG_LDO_VSRAM_APU_RC0_OP_CFG_SHIFT            0
#define PMIC_RG_LDO_VSRAM_APU_RC1_OP_CFG_ADDR             \
	MT6363_LDO_VSRAM_APU_OP_CFG0
#define PMIC_RG_LDO_VSRAM_APU_RC1_OP_CFG_MASK             0x1
#define PMIC_RG_LDO_VSRAM_APU_RC1_OP_CFG_SHIFT            1
#define PMIC_RG_LDO_VSRAM_APU_RC2_OP_CFG_ADDR             \
	MT6363_LDO_VSRAM_APU_OP_CFG0
#define PMIC_RG_LDO_VSRAM_APU_RC2_OP_CFG_MASK             0x1
#define PMIC_RG_LDO_VSRAM_APU_RC2_OP_CFG_SHIFT            2
#define PMIC_RG_LDO_VSRAM_APU_RC3_OP_CFG_ADDR             \
	MT6363_LDO_VSRAM_APU_OP_CFG0
#define PMIC_RG_LDO_VSRAM_APU_RC3_OP_CFG_MASK             0x1
#define PMIC_RG_LDO_VSRAM_APU_RC3_OP_CFG_SHIFT            3
#define PMIC_RG_LDO_VSRAM_APU_RC4_OP_CFG_ADDR             \
	MT6363_LDO_VSRAM_APU_OP_CFG0
#define PMIC_RG_LDO_VSRAM_APU_RC4_OP_CFG_MASK             0x1
#define PMIC_RG_LDO_VSRAM_APU_RC4_OP_CFG_SHIFT            4
#define PMIC_RG_LDO_VSRAM_APU_RC5_OP_CFG_ADDR             \
	MT6363_LDO_VSRAM_APU_OP_CFG0
#define PMIC_RG_LDO_VSRAM_APU_RC5_OP_CFG_MASK             0x1
#define PMIC_RG_LDO_VSRAM_APU_RC5_OP_CFG_SHIFT            5
#define PMIC_RG_LDO_VSRAM_APU_RC6_OP_CFG_ADDR             \
	MT6363_LDO_VSRAM_APU_OP_CFG0
#define PMIC_RG_LDO_VSRAM_APU_RC6_OP_CFG_MASK             0x1
#define PMIC_RG_LDO_VSRAM_APU_RC6_OP_CFG_SHIFT            6
#define PMIC_RG_LDO_VSRAM_APU_RC7_OP_CFG_ADDR             \
	MT6363_LDO_VSRAM_APU_OP_CFG0
#define PMIC_RG_LDO_VSRAM_APU_RC7_OP_CFG_MASK             0x1
#define PMIC_RG_LDO_VSRAM_APU_RC7_OP_CFG_SHIFT            7
#define PMIC_RG_LDO_VSRAM_APU_RC8_OP_CFG_ADDR             \
	MT6363_LDO_VSRAM_APU_OP_CFG1
#define PMIC_RG_LDO_VSRAM_APU_RC8_OP_CFG_MASK             0x1
#define PMIC_RG_LDO_VSRAM_APU_RC8_OP_CFG_SHIFT            0
#define PMIC_RG_LDO_VSRAM_APU_RC9_OP_CFG_ADDR             \
	MT6363_LDO_VSRAM_APU_OP_CFG1
#define PMIC_RG_LDO_VSRAM_APU_RC9_OP_CFG_MASK             0x1
#define PMIC_RG_LDO_VSRAM_APU_RC9_OP_CFG_SHIFT            1
#define PMIC_RG_LDO_VSRAM_APU_RC10_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_APU_OP_CFG1
#define PMIC_RG_LDO_VSRAM_APU_RC10_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_APU_RC10_OP_CFG_SHIFT           2
#define PMIC_RG_LDO_VSRAM_APU_RC11_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_APU_OP_CFG1
#define PMIC_RG_LDO_VSRAM_APU_RC11_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_APU_RC11_OP_CFG_SHIFT           3
#define PMIC_RG_LDO_VSRAM_APU_RC12_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_APU_OP_CFG1
#define PMIC_RG_LDO_VSRAM_APU_RC12_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_APU_RC12_OP_CFG_SHIFT           4
#define PMIC_RG_LDO_VSRAM_APU_RC13_OP_CFG_ADDR            \
	MT6363_LDO_VSRAM_APU_OP_CFG1
#define PMIC_RG_LDO_VSRAM_APU_RC13_OP_CFG_MASK            0x1
#define PMIC_RG_LDO_VSRAM_APU_RC13_OP_CFG_SHIFT           5
#define PMIC_RG_LDO_VSRAM_APU_HW0_OP_CFG_ADDR             \
	MT6363_LDO_VSRAM_APU_OP_CFG2
#define PMIC_RG_LDO_VSRAM_APU_HW0_OP_CFG_MASK             0x1
#define PMIC_RG_LDO_VSRAM_APU_HW0_OP_CFG_SHIFT            0
#define PMIC_RG_LDO_VSRAM_APU_HW1_OP_CFG_ADDR             \
	MT6363_LDO_VSRAM_APU_OP_CFG2
#define PMIC_RG_LDO_VSRAM_APU_HW1_OP_CFG_MASK             0x1
#define PMIC_RG_LDO_VSRAM_APU_HW1_OP_CFG_SHIFT            1
#define PMIC_RG_LDO_VSRAM_APU_HW2_OP_CFG_ADDR             \
	MT6363_LDO_VSRAM_APU_OP_CFG2
#define PMIC_RG_LDO_VSRAM_APU_HW2_OP_CFG_MASK             0x1
#define PMIC_RG_LDO_VSRAM_APU_HW2_OP_CFG_SHIFT            2
#define PMIC_RG_LDO_VSRAM_APU_HW3_OP_CFG_ADDR             \
	MT6363_LDO_VSRAM_APU_OP_CFG2
#define PMIC_RG_LDO_VSRAM_APU_HW3_OP_CFG_MASK             0x1
#define PMIC_RG_LDO_VSRAM_APU_HW3_OP_CFG_SHIFT            3
#define PMIC_RG_LDO_VSRAM_APU_HW4_OP_CFG_ADDR             \
	MT6363_LDO_VSRAM_APU_OP_CFG2
#define PMIC_RG_LDO_VSRAM_APU_HW4_OP_CFG_MASK             0x1
#define PMIC_RG_LDO_VSRAM_APU_HW4_OP_CFG_SHIFT            4
#define PMIC_RG_LDO_VSRAM_APU_HW5_OP_CFG_ADDR             \
	MT6363_LDO_VSRAM_APU_OP_CFG2
#define PMIC_RG_LDO_VSRAM_APU_HW5_OP_CFG_MASK             0x1
#define PMIC_RG_LDO_VSRAM_APU_HW5_OP_CFG_SHIFT            5
#define PMIC_RG_LDO_VSRAM_APU_HW6_OP_CFG_ADDR             \
	MT6363_LDO_VSRAM_APU_OP_CFG2
#define PMIC_RG_LDO_VSRAM_APU_HW6_OP_CFG_MASK             0x1
#define PMIC_RG_LDO_VSRAM_APU_HW6_OP_CFG_SHIFT            6
#define PMIC_RG_LDO_VSRAM_APU_SW_OP_CFG_ADDR              \
	MT6363_LDO_VSRAM_APU_OP_CFG2
#define PMIC_RG_LDO_VSRAM_APU_SW_OP_CFG_MASK              0x1
#define PMIC_RG_LDO_VSRAM_APU_SW_OP_CFG_SHIFT             7
#define PMIC_RG_LDO_VSRAM_APU_RC0_OP_MODE_ADDR            \
	MT6363_LDO_VSRAM_APU_OP_MODE0
#define PMIC_RG_LDO_VSRAM_APU_RC0_OP_MODE_MASK            0x1
#define PMIC_RG_LDO_VSRAM_APU_RC0_OP_MODE_SHIFT           0
#define PMIC_RG_LDO_VSRAM_APU_RC1_OP_MODE_ADDR            \
	MT6363_LDO_VSRAM_APU_OP_MODE0
#define PMIC_RG_LDO_VSRAM_APU_RC1_OP_MODE_MASK            0x1
#define PMIC_RG_LDO_VSRAM_APU_RC1_OP_MODE_SHIFT           1
#define PMIC_RG_LDO_VSRAM_APU_RC2_OP_MODE_ADDR            \
	MT6363_LDO_VSRAM_APU_OP_MODE0
#define PMIC_RG_LDO_VSRAM_APU_RC2_OP_MODE_MASK            0x1
#define PMIC_RG_LDO_VSRAM_APU_RC2_OP_MODE_SHIFT           2
#define PMIC_RG_LDO_VSRAM_APU_RC3_OP_MODE_ADDR            \
	MT6363_LDO_VSRAM_APU_OP_MODE0
#define PMIC_RG_LDO_VSRAM_APU_RC3_OP_MODE_MASK            0x1
#define PMIC_RG_LDO_VSRAM_APU_RC3_OP_MODE_SHIFT           3
#define PMIC_RG_LDO_VSRAM_APU_RC4_OP_MODE_ADDR            \
	MT6363_LDO_VSRAM_APU_OP_MODE0
#define PMIC_RG_LDO_VSRAM_APU_RC4_OP_MODE_MASK            0x1
#define PMIC_RG_LDO_VSRAM_APU_RC4_OP_MODE_SHIFT           4
#define PMIC_RG_LDO_VSRAM_APU_RC5_OP_MODE_ADDR            \
	MT6363_LDO_VSRAM_APU_OP_MODE0
#define PMIC_RG_LDO_VSRAM_APU_RC5_OP_MODE_MASK            0x1
#define PMIC_RG_LDO_VSRAM_APU_RC5_OP_MODE_SHIFT           5
#define PMIC_RG_LDO_VSRAM_APU_RC6_OP_MODE_ADDR            \
	MT6363_LDO_VSRAM_APU_OP_MODE0
#define PMIC_RG_LDO_VSRAM_APU_RC6_OP_MODE_MASK            0x1
#define PMIC_RG_LDO_VSRAM_APU_RC6_OP_MODE_SHIFT           6
#define PMIC_RG_LDO_VSRAM_APU_RC7_OP_MODE_ADDR            \
	MT6363_LDO_VSRAM_APU_OP_MODE0
#define PMIC_RG_LDO_VSRAM_APU_RC7_OP_MODE_MASK            0x1
#define PMIC_RG_LDO_VSRAM_APU_RC7_OP_MODE_SHIFT           7
#define PMIC_RG_LDO_VSRAM_APU_RC8_OP_MODE_ADDR            \
	MT6363_LDO_VSRAM_APU_OP_MODE1
#define PMIC_RG_LDO_VSRAM_APU_RC8_OP_MODE_MASK            0x1
#define PMIC_RG_LDO_VSRAM_APU_RC8_OP_MODE_SHIFT           0
#define PMIC_RG_LDO_VSRAM_APU_RC9_OP_MODE_ADDR            \
	MT6363_LDO_VSRAM_APU_OP_MODE1
#define PMIC_RG_LDO_VSRAM_APU_RC9_OP_MODE_MASK            0x1
#define PMIC_RG_LDO_VSRAM_APU_RC9_OP_MODE_SHIFT           1
#define PMIC_RG_LDO_VSRAM_APU_RC10_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_APU_OP_MODE1
#define PMIC_RG_LDO_VSRAM_APU_RC10_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_APU_RC10_OP_MODE_SHIFT          2
#define PMIC_RG_LDO_VSRAM_APU_RC11_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_APU_OP_MODE1
#define PMIC_RG_LDO_VSRAM_APU_RC11_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_APU_RC11_OP_MODE_SHIFT          3
#define PMIC_RG_LDO_VSRAM_APU_RC12_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_APU_OP_MODE1
#define PMIC_RG_LDO_VSRAM_APU_RC12_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_APU_RC12_OP_MODE_SHIFT          4
#define PMIC_RG_LDO_VSRAM_APU_RC13_OP_MODE_ADDR           \
	MT6363_LDO_VSRAM_APU_OP_MODE1
#define PMIC_RG_LDO_VSRAM_APU_RC13_OP_MODE_MASK           0x1
#define PMIC_RG_LDO_VSRAM_APU_RC13_OP_MODE_SHIFT          5
#define PMIC_RG_LDO_VSRAM_APU_HW0_OP_MODE_ADDR            \
	MT6363_LDO_VSRAM_APU_OP_MODE2
#define PMIC_RG_LDO_VSRAM_APU_HW0_OP_MODE_MASK            0x1
#define PMIC_RG_LDO_VSRAM_APU_HW0_OP_MODE_SHIFT           0
#define PMIC_RG_LDO_VSRAM_APU_HW1_OP_MODE_ADDR            \
	MT6363_LDO_VSRAM_APU_OP_MODE2
#define PMIC_RG_LDO_VSRAM_APU_HW1_OP_MODE_MASK            0x1
#define PMIC_RG_LDO_VSRAM_APU_HW1_OP_MODE_SHIFT           1
#define PMIC_RG_LDO_VSRAM_APU_HW2_OP_MODE_ADDR            \
	MT6363_LDO_VSRAM_APU_OP_MODE2
#define PMIC_RG_LDO_VSRAM_APU_HW2_OP_MODE_MASK            0x1
#define PMIC_RG_LDO_VSRAM_APU_HW2_OP_MODE_SHIFT           2
#define PMIC_RG_LDO_VSRAM_APU_HW3_OP_MODE_ADDR            \
	MT6363_LDO_VSRAM_APU_OP_MODE2
#define PMIC_RG_LDO_VSRAM_APU_HW3_OP_MODE_MASK            0x1
#define PMIC_RG_LDO_VSRAM_APU_HW3_OP_MODE_SHIFT           3
#define PMIC_RG_LDO_VSRAM_APU_HW4_OP_MODE_ADDR            \
	MT6363_LDO_VSRAM_APU_OP_MODE2
#define PMIC_RG_LDO_VSRAM_APU_HW4_OP_MODE_MASK            0x1
#define PMIC_RG_LDO_VSRAM_APU_HW4_OP_MODE_SHIFT           4
#define PMIC_RG_LDO_VSRAM_APU_HW5_OP_MODE_ADDR            \
	MT6363_LDO_VSRAM_APU_OP_MODE2
#define PMIC_RG_LDO_VSRAM_APU_HW5_OP_MODE_MASK            0x1
#define PMIC_RG_LDO_VSRAM_APU_HW5_OP_MODE_SHIFT           5
#define PMIC_RG_LDO_VSRAM_APU_HW6_OP_MODE_ADDR            \
	MT6363_LDO_VSRAM_APU_OP_MODE2
#define PMIC_RG_LDO_VSRAM_APU_HW6_OP_MODE_MASK            0x1
#define PMIC_RG_LDO_VSRAM_APU_HW6_OP_MODE_SHIFT           6
#define PMIC_LDO_ANA0_ANA_ID_ADDR                         \
	MT6363_LDO_ANA0_ANA_ID
#define PMIC_LDO_ANA0_ANA_ID_MASK                         0xFF
#define PMIC_LDO_ANA0_ANA_ID_SHIFT                        0
#define PMIC_LDO_ANA0_DIG_ID_ADDR                         \
	MT6363_LDO_ANA0_DIG_ID
#define PMIC_LDO_ANA0_DIG_ID_MASK                         0xFF
#define PMIC_LDO_ANA0_DIG_ID_SHIFT                        0
#define PMIC_LDO_ANA0_ANA_MINOR_REV_ADDR                  \
	MT6363_LDO_ANA0_ANA_REV
#define PMIC_LDO_ANA0_ANA_MINOR_REV_MASK                  0xF
#define PMIC_LDO_ANA0_ANA_MINOR_REV_SHIFT                 0
#define PMIC_LDO_ANA0_ANA_MAJOR_REV_ADDR                  \
	MT6363_LDO_ANA0_ANA_REV
#define PMIC_LDO_ANA0_ANA_MAJOR_REV_MASK                  0xF
#define PMIC_LDO_ANA0_ANA_MAJOR_REV_SHIFT                 4
#define PMIC_LDO_ANA0_DIG_MINOR_REV_ADDR                  \
	MT6363_LDO_ANA0_DIG_REV
#define PMIC_LDO_ANA0_DIG_MINOR_REV_MASK                  0xF
#define PMIC_LDO_ANA0_DIG_MINOR_REV_SHIFT                 0
#define PMIC_LDO_ANA0_DIG_MAJOR_REV_ADDR                  \
	MT6363_LDO_ANA0_DIG_REV
#define PMIC_LDO_ANA0_DIG_MAJOR_REV_MASK                  0xF
#define PMIC_LDO_ANA0_DIG_MAJOR_REV_SHIFT                 4
#define PMIC_LDO_ANA0_CBS_ADDR                            \
	MT6363_LDO_ANA0_DBI
#define PMIC_LDO_ANA0_CBS_MASK                            0x3
#define PMIC_LDO_ANA0_CBS_SHIFT                           0
#define PMIC_LDO_ANA0_BIX_ADDR                            \
	MT6363_LDO_ANA0_DBI
#define PMIC_LDO_ANA0_BIX_MASK                            0x3
#define PMIC_LDO_ANA0_BIX_SHIFT                           2
#define PMIC_LDO_ANA0_ESP_ADDR                            \
	MT6363_LDO_ANA0_ESP
#define PMIC_LDO_ANA0_ESP_MASK                            0xFF
#define PMIC_LDO_ANA0_ESP_SHIFT                           0
#define PMIC_LDO_ANA0_FPI_ADDR                            \
	MT6363_LDO_ANA0_FPI
#define PMIC_LDO_ANA0_FPI_MASK                            0xFF
#define PMIC_LDO_ANA0_FPI_SHIFT                           0
#define PMIC_LDO_ANA0_DXI_ADDR                            \
	MT6363_LDO_ANA0_DXI
#define PMIC_LDO_ANA0_DXI_MASK                            0xFF
#define PMIC_LDO_ANA0_DXI_SHIFT                           0
#define PMIC_RG_VTREF18_VOCAL_ADDR                        \
	MT6363_VTREF18_ANA_CON0
#define PMIC_RG_VTREF18_VOCAL_MASK                        0xF
#define PMIC_RG_VTREF18_VOCAL_SHIFT                       0
#define PMIC_RG_VTREF18_VOSEL_ADDR                        \
	MT6363_VTREF18_ANA_CON1
#define PMIC_RG_VTREF18_VOSEL_MASK                        0xF
#define PMIC_RG_VTREF18_VOSEL_SHIFT                       0
#define PMIC_RG_VTREF18_NDIS_EN_ADDR                      \
	MT6363_VTREF18_ANA_CON2
#define PMIC_RG_VTREF18_NDIS_EN_MASK                      0x1
#define PMIC_RG_VTREF18_NDIS_EN_SHIFT                     0
#define PMIC_RG_VTREF18_RSV_1_ADDR                        \
	MT6363_VTREF18_ANA_CON2
#define PMIC_RG_VTREF18_RSV_1_MASK                        0x1
#define PMIC_RG_VTREF18_RSV_1_SHIFT                       1
#define PMIC_RG_VTREF18_OC_LP_EN_ADDR                     \
	MT6363_VTREF18_ANA_CON2
#define PMIC_RG_VTREF18_OC_LP_EN_MASK                     0x1
#define PMIC_RG_VTREF18_OC_LP_EN_SHIFT                    2
#define PMIC_RG_VTREF18_ULP_IQ_CLAMP_EN_ADDR              \
	MT6363_VTREF18_ANA_CON2
#define PMIC_RG_VTREF18_ULP_IQ_CLAMP_EN_MASK              0x1
#define PMIC_RG_VTREF18_ULP_IQ_CLAMP_EN_SHIFT             3
#define PMIC_RG_VTREF18_ULP_BIASX2_EN_ADDR                \
	MT6363_VTREF18_ANA_CON2
#define PMIC_RG_VTREF18_ULP_BIASX2_EN_MASK                0x1
#define PMIC_RG_VTREF18_ULP_BIASX2_EN_SHIFT               4
#define PMIC_RG_VTREF18_MEASURE_FT_EN_ADDR                \
	MT6363_VTREF18_ANA_CON2
#define PMIC_RG_VTREF18_MEASURE_FT_EN_MASK                0x1
#define PMIC_RG_VTREF18_MEASURE_FT_EN_SHIFT               5
#define PMIC_RGS_VTREF18_OC_STATUS_ADDR                   \
	MT6363_VTREF18_ANA_CON2
#define PMIC_RGS_VTREF18_OC_STATUS_MASK                   0x1
#define PMIC_RGS_VTREF18_OC_STATUS_SHIFT                  6
#define PMIC_RG_VTREF18_NDIS_SEL_ADDR                     \
	MT6363_VTREF18_ANA_CON3
#define PMIC_RG_VTREF18_NDIS_SEL_MASK                     0x3
#define PMIC_RG_VTREF18_NDIS_SEL_SHIFT                    0
#define PMIC_RGS_VTREF18_PG_STATUS_ADDR                   \
	MT6363_VTREF18_ANA_CON3
#define PMIC_RGS_VTREF18_PG_STATUS_MASK                   0x1
#define PMIC_RGS_VTREF18_PG_STATUS_SHIFT                  2
#define PMIC_RG_VAUX18_VOCAL_ADDR                         \
	MT6363_VAUX18_ANA_CON0
#define PMIC_RG_VAUX18_VOCAL_MASK                         0xF
#define PMIC_RG_VAUX18_VOCAL_SHIFT                        0
#define PMIC_RG_VAUX18_VOSEL_ADDR                         \
	MT6363_VAUX18_ANA_CON1
#define PMIC_RG_VAUX18_VOSEL_MASK                         0xF
#define PMIC_RG_VAUX18_VOSEL_SHIFT                        0
#define PMIC_RG_VAUX18_NDIS_EN_ADDR                       \
	MT6363_VAUX18_ANA_CON2
#define PMIC_RG_VAUX18_NDIS_EN_MASK                       0x1
#define PMIC_RG_VAUX18_NDIS_EN_SHIFT                      0
#define PMIC_RG_VAUX18_RSV_1_ADDR                         \
	MT6363_VAUX18_ANA_CON2
#define PMIC_RG_VAUX18_RSV_1_MASK                         0x1
#define PMIC_RG_VAUX18_RSV_1_SHIFT                        1
#define PMIC_RG_VAUX18_OC_LP_EN_ADDR                      \
	MT6363_VAUX18_ANA_CON2
#define PMIC_RG_VAUX18_OC_LP_EN_MASK                      0x1
#define PMIC_RG_VAUX18_OC_LP_EN_SHIFT                     2
#define PMIC_RG_VAUX18_ULP_IQ_CLAMP_EN_ADDR               \
	MT6363_VAUX18_ANA_CON2
#define PMIC_RG_VAUX18_ULP_IQ_CLAMP_EN_MASK               0x1
#define PMIC_RG_VAUX18_ULP_IQ_CLAMP_EN_SHIFT              3
#define PMIC_RG_VAUX18_ULP_BIASX2_EN_ADDR                 \
	MT6363_VAUX18_ANA_CON2
#define PMIC_RG_VAUX18_ULP_BIASX2_EN_MASK                 0x1
#define PMIC_RG_VAUX18_ULP_BIASX2_EN_SHIFT                4
#define PMIC_RG_VAUX18_MEASURE_FT_EN_ADDR                 \
	MT6363_VAUX18_ANA_CON2
#define PMIC_RG_VAUX18_MEASURE_FT_EN_MASK                 0x1
#define PMIC_RG_VAUX18_MEASURE_FT_EN_SHIFT                5
#define PMIC_RGS_VAUX18_OC_STATUS_ADDR                    \
	MT6363_VAUX18_ANA_CON2
#define PMIC_RGS_VAUX18_OC_STATUS_MASK                    0x1
#define PMIC_RGS_VAUX18_OC_STATUS_SHIFT                   6
#define PMIC_RG_VAUX18_NDIS_SEL_ADDR                      \
	MT6363_VAUX18_ANA_CON3
#define PMIC_RG_VAUX18_NDIS_SEL_MASK                      0x3
#define PMIC_RG_VAUX18_NDIS_SEL_SHIFT                     0
#define PMIC_RGS_VAUX18_PG_STATUS_ADDR                    \
	MT6363_VAUX18_ANA_CON3
#define PMIC_RGS_VAUX18_PG_STATUS_MASK                    0x1
#define PMIC_RGS_VAUX18_PG_STATUS_SHIFT                   2
#define PMIC_RG_VEMC_STB_SEL_ADDR                         \
	MT6363_VEMC_ANA_CON0
#define PMIC_RG_VEMC_STB_SEL_MASK                         0x1
#define PMIC_RG_VEMC_STB_SEL_SHIFT                        0
#define PMIC_RG_VEMC_NDIS_EN_ADDR                         \
	MT6363_VEMC_ANA_CON0
#define PMIC_RG_VEMC_NDIS_EN_MASK                         0x1
#define PMIC_RG_VEMC_NDIS_EN_SHIFT                        1
#define PMIC_RG_VEMC_RSV_1_ADDR                           \
	MT6363_VEMC_ANA_CON0
#define PMIC_RG_VEMC_RSV_1_MASK                           0x1
#define PMIC_RG_VEMC_RSV_1_SHIFT                          2
#define PMIC_RG_VEMC_RSV_0_ADDR                           \
	MT6363_VEMC_ANA_CON0
#define PMIC_RG_VEMC_RSV_0_MASK                           0x3
#define PMIC_RG_VEMC_RSV_0_SHIFT                          3
#define PMIC_RG_VEMC_OC_LP_EN_ADDR                        \
	MT6363_VEMC_ANA_CON0
#define PMIC_RG_VEMC_OC_LP_EN_MASK                        0x1
#define PMIC_RG_VEMC_OC_LP_EN_SHIFT                       5
#define PMIC_RG_VEMC_MEASURE_FT_EN_ADDR                   \
	MT6363_VEMC_ANA_CON0
#define PMIC_RG_VEMC_MEASURE_FT_EN_MASK                   0x1
#define PMIC_RG_VEMC_MEASURE_FT_EN_SHIFT                  6
#define PMIC_RGS_VEMC_OC_STATUS_ADDR                      \
	MT6363_VEMC_ANA_CON0
#define PMIC_RGS_VEMC_OC_STATUS_MASK                      0x1
#define PMIC_RGS_VEMC_OC_STATUS_SHIFT                     7
#define PMIC_RG_VEMC_ULP_IQ_CLAMP_EN_ADDR                 \
	MT6363_VEMC_ANA_CON1
#define PMIC_RG_VEMC_ULP_IQ_CLAMP_EN_MASK                 0x1
#define PMIC_RG_VEMC_ULP_IQ_CLAMP_EN_SHIFT                3
#define PMIC_RG_VEMC_NDIS_SEL_ADDR                        \
	MT6363_VEMC_ANA_CON1
#define PMIC_RG_VEMC_NDIS_SEL_MASK                        0x3
#define PMIC_RG_VEMC_NDIS_SEL_SHIFT                       4
#define PMIC_RGS_VEMC_PG_STATUS_ADDR                      \
	MT6363_VEMC_ANA_CON1
#define PMIC_RGS_VEMC_PG_STATUS_MASK                      0x1
#define PMIC_RGS_VEMC_PG_STATUS_SHIFT                     6
#define PMIC_RG_ADLDO_RSV_ADDR                            \
	MT6363_ADLDO_ANA_CON0
#define PMIC_RG_ADLDO_RSV_MASK                            0x7
#define PMIC_RG_ADLDO_RSV_SHIFT                           0
#define PMIC_RG_ADLDO_MUX_OUT_PULL_L_EN_ADDR              \
	MT6363_ADLDO_ANA_CON0
#define PMIC_RG_ADLDO_MUX_OUT_PULL_L_EN_MASK              0x1
#define PMIC_RG_ADLDO_MUX_OUT_PULL_L_EN_SHIFT             3
#define PMIC_RG_VCN15_VOCAL_ADDR                          \
	MT6363_VCN15_ANA_CON0
#define PMIC_RG_VCN15_VOCAL_MASK                          0xF
#define PMIC_RG_VCN15_VOCAL_SHIFT                         0
#define PMIC_RG_VCN15_VOSEL_ADDR                          \
	MT6363_VCN15_ANA_CON1
#define PMIC_RG_VCN15_VOSEL_MASK                          0xF
#define PMIC_RG_VCN15_VOSEL_SHIFT                         0
#define PMIC_RG_VCN15_NDIS_EN_ADDR                        \
	MT6363_VCN15_ANA_CON2
#define PMIC_RG_VCN15_NDIS_EN_MASK                        0x1
#define PMIC_RG_VCN15_NDIS_EN_SHIFT                       0
#define PMIC_RG_VCN15_RSV_1_ADDR                          \
	MT6363_VCN15_ANA_CON2
#define PMIC_RG_VCN15_RSV_1_MASK                          0x1
#define PMIC_RG_VCN15_RSV_1_SHIFT                         1
#define PMIC_RG_VCN15_OC_LP_EN_ADDR                       \
	MT6363_VCN15_ANA_CON2
#define PMIC_RG_VCN15_OC_LP_EN_MASK                       0x1
#define PMIC_RG_VCN15_OC_LP_EN_SHIFT                      2
#define PMIC_RG_VCN15_ULP_IQ_CLAMP_EN_ADDR                \
	MT6363_VCN15_ANA_CON2
#define PMIC_RG_VCN15_ULP_IQ_CLAMP_EN_MASK                0x1
#define PMIC_RG_VCN15_ULP_IQ_CLAMP_EN_SHIFT               3
#define PMIC_RG_VCN15_ULP_BIASX2_EN_ADDR                  \
	MT6363_VCN15_ANA_CON2
#define PMIC_RG_VCN15_ULP_BIASX2_EN_MASK                  0x1
#define PMIC_RG_VCN15_ULP_BIASX2_EN_SHIFT                 4
#define PMIC_RG_VCN15_MEASURE_FT_EN_ADDR                  \
	MT6363_VCN15_ANA_CON2
#define PMIC_RG_VCN15_MEASURE_FT_EN_MASK                  0x1
#define PMIC_RG_VCN15_MEASURE_FT_EN_SHIFT                 5
#define PMIC_RGS_VCN15_OC_STATUS_ADDR                     \
	MT6363_VCN15_ANA_CON2
#define PMIC_RGS_VCN15_OC_STATUS_MASK                     0x1
#define PMIC_RGS_VCN15_OC_STATUS_SHIFT                    6
#define PMIC_RG_VCN15_NDIS_SEL_ADDR                       \
	MT6363_VCN15_ANA_CON3
#define PMIC_RG_VCN15_NDIS_SEL_MASK                       0x3
#define PMIC_RG_VCN15_NDIS_SEL_SHIFT                      0
#define PMIC_RGS_VCN15_PG_STATUS_ADDR                     \
	MT6363_VCN15_ANA_CON3
#define PMIC_RGS_VCN15_PG_STATUS_MASK                     0x1
#define PMIC_RGS_VCN15_PG_STATUS_SHIFT                    2
#define PMIC_RG_VUFS18_VOCAL_ADDR                         \
	MT6363_VUFS18_ANA_CON0
#define PMIC_RG_VUFS18_VOCAL_MASK                         0xF
#define PMIC_RG_VUFS18_VOCAL_SHIFT                        0
#define PMIC_RG_VUFS18_VOSEL_ADDR                         \
	MT6363_VUFS18_ANA_CON1
#define PMIC_RG_VUFS18_VOSEL_MASK                         0xF
#define PMIC_RG_VUFS18_VOSEL_SHIFT                        0
#define PMIC_RG_VUFS18_NDIS_EN_ADDR                       \
	MT6363_VUFS18_ANA_CON2
#define PMIC_RG_VUFS18_NDIS_EN_MASK                       0x1
#define PMIC_RG_VUFS18_NDIS_EN_SHIFT                      0
#define PMIC_RG_VUFS18_RSV_1_ADDR                         \
	MT6363_VUFS18_ANA_CON2
#define PMIC_RG_VUFS18_RSV_1_MASK                         0x1
#define PMIC_RG_VUFS18_RSV_1_SHIFT                        1
#define PMIC_RG_VUFS18_OC_LP_EN_ADDR                      \
	MT6363_VUFS18_ANA_CON2
#define PMIC_RG_VUFS18_OC_LP_EN_MASK                      0x1
#define PMIC_RG_VUFS18_OC_LP_EN_SHIFT                     2
#define PMIC_RG_VUFS18_ULP_IQ_CLAMP_EN_ADDR               \
	MT6363_VUFS18_ANA_CON2
#define PMIC_RG_VUFS18_ULP_IQ_CLAMP_EN_MASK               0x1
#define PMIC_RG_VUFS18_ULP_IQ_CLAMP_EN_SHIFT              3
#define PMIC_RG_VUFS18_ULP_BIASX2_EN_ADDR                 \
	MT6363_VUFS18_ANA_CON2
#define PMIC_RG_VUFS18_ULP_BIASX2_EN_MASK                 0x1
#define PMIC_RG_VUFS18_ULP_BIASX2_EN_SHIFT                4
#define PMIC_RG_VUFS18_MEASURE_FT_EN_ADDR                 \
	MT6363_VUFS18_ANA_CON2
#define PMIC_RG_VUFS18_MEASURE_FT_EN_MASK                 0x1
#define PMIC_RG_VUFS18_MEASURE_FT_EN_SHIFT                5
#define PMIC_RGS_VUFS18_OC_STATUS_ADDR                    \
	MT6363_VUFS18_ANA_CON2
#define PMIC_RGS_VUFS18_OC_STATUS_MASK                    0x1
#define PMIC_RGS_VUFS18_OC_STATUS_SHIFT                   6
#define PMIC_RG_VUFS18_NDIS_SEL_ADDR                      \
	MT6363_VUFS18_ANA_CON3
#define PMIC_RG_VUFS18_NDIS_SEL_MASK                      0x3
#define PMIC_RG_VUFS18_NDIS_SEL_SHIFT                     0
#define PMIC_RGS_VUFS18_PG_STATUS_ADDR                    \
	MT6363_VUFS18_ANA_CON3
#define PMIC_RGS_VUFS18_PG_STATUS_MASK                    0x1
#define PMIC_RGS_VUFS18_PG_STATUS_SHIFT                   2
#define PMIC_RG_VIO18_VOCAL_ADDR                          \
	MT6363_VIO18_ANA_CON0
#define PMIC_RG_VIO18_VOCAL_MASK                          0xF
#define PMIC_RG_VIO18_VOCAL_SHIFT                         0
#define PMIC_RG_VIO18_VOSEL_ADDR                          \
	MT6363_VIO18_ANA_CON1
#define PMIC_RG_VIO18_VOSEL_MASK                          0xF
#define PMIC_RG_VIO18_VOSEL_SHIFT                         0
#define PMIC_RG_VIO18_NDIS_EN_ADDR                        \
	MT6363_VIO18_ANA_CON2
#define PMIC_RG_VIO18_NDIS_EN_MASK                        0x1
#define PMIC_RG_VIO18_NDIS_EN_SHIFT                       0
#define PMIC_RG_VIO18_RSV_1_ADDR                          \
	MT6363_VIO18_ANA_CON2
#define PMIC_RG_VIO18_RSV_1_MASK                          0x1
#define PMIC_RG_VIO18_RSV_1_SHIFT                         1
#define PMIC_RG_VIO18_OC_LP_EN_ADDR                       \
	MT6363_VIO18_ANA_CON2
#define PMIC_RG_VIO18_OC_LP_EN_MASK                       0x1
#define PMIC_RG_VIO18_OC_LP_EN_SHIFT                      2
#define PMIC_RG_VIO18_ULP_IQ_CLAMP_EN_ADDR                \
	MT6363_VIO18_ANA_CON2
#define PMIC_RG_VIO18_ULP_IQ_CLAMP_EN_MASK                0x1
#define PMIC_RG_VIO18_ULP_IQ_CLAMP_EN_SHIFT               3
#define PMIC_RG_VIO18_ULP_BIASX2_EN_ADDR                  \
	MT6363_VIO18_ANA_CON2
#define PMIC_RG_VIO18_ULP_BIASX2_EN_MASK                  0x1
#define PMIC_RG_VIO18_ULP_BIASX2_EN_SHIFT                 4
#define PMIC_RG_VIO18_MEASURE_FT_EN_ADDR                  \
	MT6363_VIO18_ANA_CON2
#define PMIC_RG_VIO18_MEASURE_FT_EN_MASK                  0x1
#define PMIC_RG_VIO18_MEASURE_FT_EN_SHIFT                 5
#define PMIC_RGS_VIO18_OC_STATUS_ADDR                     \
	MT6363_VIO18_ANA_CON2
#define PMIC_RGS_VIO18_OC_STATUS_MASK                     0x1
#define PMIC_RGS_VIO18_OC_STATUS_SHIFT                    6
#define PMIC_RG_VIO18_NDIS_SEL_ADDR                       \
	MT6363_VIO18_ANA_CON3
#define PMIC_RG_VIO18_NDIS_SEL_MASK                       0x3
#define PMIC_RG_VIO18_NDIS_SEL_SHIFT                      0
#define PMIC_RGS_VIO18_PG_STATUS_ADDR                     \
	MT6363_VIO18_ANA_CON3
#define PMIC_RGS_VIO18_PG_STATUS_MASK                     0x1
#define PMIC_RGS_VIO18_PG_STATUS_SHIFT                    2
#define PMIC_RG_VM18_VOCAL_ADDR                           \
	MT6363_VM18_ANA_CON0
#define PMIC_RG_VM18_VOCAL_MASK                           0xF
#define PMIC_RG_VM18_VOCAL_SHIFT                          0
#define PMIC_RG_VM18_VOCAL_F_ADDR                         \
	MT6363_VM18_ANA_CON0
#define PMIC_RG_VM18_VOCAL_F_MASK                         0x1
#define PMIC_RG_VM18_VOCAL_F_SHIFT                        4
#define PMIC_RG_VM18_VOSEL_ADDR                           \
	MT6363_VM18_ANA_CON1
#define PMIC_RG_VM18_VOSEL_MASK                           0xF
#define PMIC_RG_VM18_VOSEL_SHIFT                          0
#define PMIC_RG_VM18_NDIS_EN_ADDR                         \
	MT6363_VM18_ANA_CON2
#define PMIC_RG_VM18_NDIS_EN_MASK                         0x1
#define PMIC_RG_VM18_NDIS_EN_SHIFT                        0
#define PMIC_RG_VM18_RSV_1_ADDR                           \
	MT6363_VM18_ANA_CON2
#define PMIC_RG_VM18_RSV_1_MASK                           0x1
#define PMIC_RG_VM18_RSV_1_SHIFT                          1
#define PMIC_RG_VM18_OC_LP_EN_ADDR                        \
	MT6363_VM18_ANA_CON2
#define PMIC_RG_VM18_OC_LP_EN_MASK                        0x1
#define PMIC_RG_VM18_OC_LP_EN_SHIFT                       2
#define PMIC_RG_VM18_ULP_IQ_CLAMP_EN_ADDR                 \
	MT6363_VM18_ANA_CON2
#define PMIC_RG_VM18_ULP_IQ_CLAMP_EN_MASK                 0x1
#define PMIC_RG_VM18_ULP_IQ_CLAMP_EN_SHIFT                3
#define PMIC_RG_VM18_ULP_BIASX2_EN_ADDR                   \
	MT6363_VM18_ANA_CON2
#define PMIC_RG_VM18_ULP_BIASX2_EN_MASK                   0x1
#define PMIC_RG_VM18_ULP_BIASX2_EN_SHIFT                  4
#define PMIC_RG_VM18_MEASURE_FT_EN_ADDR                   \
	MT6363_VM18_ANA_CON2
#define PMIC_RG_VM18_MEASURE_FT_EN_MASK                   0x1
#define PMIC_RG_VM18_MEASURE_FT_EN_SHIFT                  5
#define PMIC_RGS_VM18_OC_STATUS_ADDR                      \
	MT6363_VM18_ANA_CON2
#define PMIC_RGS_VM18_OC_STATUS_MASK                      0x1
#define PMIC_RGS_VM18_OC_STATUS_SHIFT                     6
#define PMIC_RG_VM18_NDIS_SEL_ADDR                        \
	MT6363_VM18_ANA_CON3
#define PMIC_RG_VM18_NDIS_SEL_MASK                        0x3
#define PMIC_RG_VM18_NDIS_SEL_SHIFT                       0
#define PMIC_RGS_VM18_PG_STATUS_ADDR                      \
	MT6363_VM18_ANA_CON3
#define PMIC_RGS_VM18_PG_STATUS_MASK                      0x1
#define PMIC_RGS_VM18_PG_STATUS_SHIFT                     2
#define PMIC_RG_VA15_VOCAL_ADDR                           \
	MT6363_VA15_ANA_CON0
#define PMIC_RG_VA15_VOCAL_MASK                           0xF
#define PMIC_RG_VA15_VOCAL_SHIFT                          0
#define PMIC_RG_VA15_VOSEL_ADDR                           \
	MT6363_VA15_ANA_CON1
#define PMIC_RG_VA15_VOSEL_MASK                           0xF
#define PMIC_RG_VA15_VOSEL_SHIFT                          0
#define PMIC_RG_VA15_NDIS_EN_ADDR                         \
	MT6363_VA15_ANA_CON2
#define PMIC_RG_VA15_NDIS_EN_MASK                         0x1
#define PMIC_RG_VA15_NDIS_EN_SHIFT                        0
#define PMIC_RG_VA15_RSV_1_ADDR                           \
	MT6363_VA15_ANA_CON2
#define PMIC_RG_VA15_RSV_1_MASK                           0x1
#define PMIC_RG_VA15_RSV_1_SHIFT                          1
#define PMIC_RG_VA15_OC_LP_EN_ADDR                        \
	MT6363_VA15_ANA_CON2
#define PMIC_RG_VA15_OC_LP_EN_MASK                        0x1
#define PMIC_RG_VA15_OC_LP_EN_SHIFT                       2
#define PMIC_RG_VA15_ULP_IQ_CLAMP_EN_ADDR                 \
	MT6363_VA15_ANA_CON2
#define PMIC_RG_VA15_ULP_IQ_CLAMP_EN_MASK                 0x1
#define PMIC_RG_VA15_ULP_IQ_CLAMP_EN_SHIFT                3
#define PMIC_RG_VA15_ULP_BIASX2_EN_ADDR                   \
	MT6363_VA15_ANA_CON2
#define PMIC_RG_VA15_ULP_BIASX2_EN_MASK                   0x1
#define PMIC_RG_VA15_ULP_BIASX2_EN_SHIFT                  4
#define PMIC_RG_VA15_MEASURE_FT_EN_ADDR                   \
	MT6363_VA15_ANA_CON2
#define PMIC_RG_VA15_MEASURE_FT_EN_MASK                   0x1
#define PMIC_RG_VA15_MEASURE_FT_EN_SHIFT                  5
#define PMIC_RGS_VA15_OC_STATUS_ADDR                      \
	MT6363_VA15_ANA_CON2
#define PMIC_RGS_VA15_OC_STATUS_MASK                      0x1
#define PMIC_RGS_VA15_OC_STATUS_SHIFT                     6
#define PMIC_RG_VA15_NDIS_SEL_ADDR                        \
	MT6363_VA15_ANA_CON3
#define PMIC_RG_VA15_NDIS_SEL_MASK                        0x3
#define PMIC_RG_VA15_NDIS_SEL_SHIFT                       0
#define PMIC_RGS_VA15_PG_STATUS_ADDR                      \
	MT6363_VA15_ANA_CON3
#define PMIC_RGS_VA15_PG_STATUS_MASK                      0x1
#define PMIC_RGS_VA15_PG_STATUS_SHIFT                     2
#define PMIC_RG_VRF18_VOCAL_ADDR                          \
	MT6363_VRF18_ANA_CON0
#define PMIC_RG_VRF18_VOCAL_MASK                          0xF
#define PMIC_RG_VRF18_VOCAL_SHIFT                         0
#define PMIC_RG_VRF18_VOSEL_ADDR                          \
	MT6363_VRF18_ANA_CON1
#define PMIC_RG_VRF18_VOSEL_MASK                          0xF
#define PMIC_RG_VRF18_VOSEL_SHIFT                         0
#define PMIC_RG_VRF18_NDIS_EN_ADDR                        \
	MT6363_VRF18_ANA_CON2
#define PMIC_RG_VRF18_NDIS_EN_MASK                        0x1
#define PMIC_RG_VRF18_NDIS_EN_SHIFT                       0
#define PMIC_RG_VRF18_RSV_1_ADDR                          \
	MT6363_VRF18_ANA_CON2
#define PMIC_RG_VRF18_RSV_1_MASK                          0x1
#define PMIC_RG_VRF18_RSV_1_SHIFT                         1
#define PMIC_RG_VRF18_OC_LP_EN_ADDR                       \
	MT6363_VRF18_ANA_CON2
#define PMIC_RG_VRF18_OC_LP_EN_MASK                       0x1
#define PMIC_RG_VRF18_OC_LP_EN_SHIFT                      2
#define PMIC_RG_VRF18_ULP_IQ_CLAMP_EN_ADDR                \
	MT6363_VRF18_ANA_CON2
#define PMIC_RG_VRF18_ULP_IQ_CLAMP_EN_MASK                0x1
#define PMIC_RG_VRF18_ULP_IQ_CLAMP_EN_SHIFT               3
#define PMIC_RG_VRF18_ULP_BIASX2_EN_ADDR                  \
	MT6363_VRF18_ANA_CON2
#define PMIC_RG_VRF18_ULP_BIASX2_EN_MASK                  0x1
#define PMIC_RG_VRF18_ULP_BIASX2_EN_SHIFT                 4
#define PMIC_RG_VRF18_MEASURE_FT_EN_ADDR                  \
	MT6363_VRF18_ANA_CON2
#define PMIC_RG_VRF18_MEASURE_FT_EN_MASK                  0x1
#define PMIC_RG_VRF18_MEASURE_FT_EN_SHIFT                 5
#define PMIC_RGS_VRF18_OC_STATUS_ADDR                     \
	MT6363_VRF18_ANA_CON2
#define PMIC_RGS_VRF18_OC_STATUS_MASK                     0x1
#define PMIC_RGS_VRF18_OC_STATUS_SHIFT                    6
#define PMIC_RG_VRF18_NDIS_SEL_ADDR                       \
	MT6363_VRF18_ANA_CON3
#define PMIC_RG_VRF18_NDIS_SEL_MASK                       0x3
#define PMIC_RG_VRF18_NDIS_SEL_SHIFT                      0
#define PMIC_RGS_VRF18_PG_STATUS_ADDR                     \
	MT6363_VRF18_ANA_CON3
#define PMIC_RGS_VRF18_PG_STATUS_MASK                     0x1
#define PMIC_RGS_VRF18_PG_STATUS_SHIFT                    2
#define PMIC_RG_VRFIO18_VOCAL_ADDR                        \
	MT6363_VRFIO18_ANA_CON0
#define PMIC_RG_VRFIO18_VOCAL_MASK                        0xF
#define PMIC_RG_VRFIO18_VOCAL_SHIFT                       0
#define PMIC_RG_VRFIO18_VOSEL_ADDR                        \
	MT6363_VRFIO18_ANA_CON1
#define PMIC_RG_VRFIO18_VOSEL_MASK                        0xF
#define PMIC_RG_VRFIO18_VOSEL_SHIFT                       0
#define PMIC_RG_VRFIO18_NDIS_EN_ADDR                      \
	MT6363_VRFIO18_ANA_CON2
#define PMIC_RG_VRFIO18_NDIS_EN_MASK                      0x1
#define PMIC_RG_VRFIO18_NDIS_EN_SHIFT                     0
#define PMIC_RG_VRFIO18_RSV_1_ADDR                        \
	MT6363_VRFIO18_ANA_CON2
#define PMIC_RG_VRFIO18_RSV_1_MASK                        0x1
#define PMIC_RG_VRFIO18_RSV_1_SHIFT                       1
#define PMIC_RG_VRFIO18_OC_LP_EN_ADDR                     \
	MT6363_VRFIO18_ANA_CON2
#define PMIC_RG_VRFIO18_OC_LP_EN_MASK                     0x1
#define PMIC_RG_VRFIO18_OC_LP_EN_SHIFT                    2
#define PMIC_RG_VRFIO18_ULP_IQ_CLAMP_EN_ADDR              \
	MT6363_VRFIO18_ANA_CON2
#define PMIC_RG_VRFIO18_ULP_IQ_CLAMP_EN_MASK              0x1
#define PMIC_RG_VRFIO18_ULP_IQ_CLAMP_EN_SHIFT             3
#define PMIC_RG_VRFIO18_ULP_BIASX2_EN_ADDR                \
	MT6363_VRFIO18_ANA_CON2
#define PMIC_RG_VRFIO18_ULP_BIASX2_EN_MASK                0x1
#define PMIC_RG_VRFIO18_ULP_BIASX2_EN_SHIFT               4
#define PMIC_RG_VRFIO18_MEASURE_FT_EN_ADDR                \
	MT6363_VRFIO18_ANA_CON2
#define PMIC_RG_VRFIO18_MEASURE_FT_EN_MASK                0x1
#define PMIC_RG_VRFIO18_MEASURE_FT_EN_SHIFT               5
#define PMIC_RGS_VRFIO18_OC_STATUS_ADDR                   \
	MT6363_VRFIO18_ANA_CON2
#define PMIC_RGS_VRFIO18_OC_STATUS_MASK                   0x1
#define PMIC_RGS_VRFIO18_OC_STATUS_SHIFT                  6
#define PMIC_RG_VRFIO18_NDIS_SEL_ADDR                     \
	MT6363_VRFIO18_ANA_CON3
#define PMIC_RG_VRFIO18_NDIS_SEL_MASK                     0x3
#define PMIC_RG_VRFIO18_NDIS_SEL_SHIFT                    0
#define PMIC_RGS_VRFIO18_PG_STATUS_ADDR                   \
	MT6363_VRFIO18_ANA_CON3
#define PMIC_RGS_VRFIO18_PG_STATUS_MASK                   0x1
#define PMIC_RGS_VRFIO18_PG_STATUS_SHIFT                  2
#define PMIC_RG_SLDO20_RSV_ADDR                           \
	MT6363_SLDO20_ANA_CON0
#define PMIC_RG_SLDO20_RSV_MASK                           0x3F
#define PMIC_RG_SLDO20_RSV_SHIFT                          0
#define PMIC_RG_SLDO20_MUX_OUT_PULL_L_EN_ADDR             \
	MT6363_SLDO20_ANA_CON0
#define PMIC_RG_SLDO20_MUX_OUT_PULL_L_EN_MASK             0x1
#define PMIC_RG_SLDO20_MUX_OUT_PULL_L_EN_SHIFT            6
#define PMIC_RG_VIO075_RSV_H_ADDR                         \
	MT6363_VIO075_ANA_CON0
#define PMIC_RG_VIO075_RSV_H_MASK                         0x3
#define PMIC_RG_VIO075_RSV_H_SHIFT                        0
#define PMIC_RG_VIO075_RSV_L_ADDR                         \
	MT6363_VIO075_ANA_CON0
#define PMIC_RG_VIO075_RSV_L_MASK                         0x3
#define PMIC_RG_VIO075_RSV_L_SHIFT                        2
#define PMIC_RG_VIO075_NDIS_EN_ADDR                       \
	MT6363_VIO075_ANA_CON0
#define PMIC_RG_VIO075_NDIS_EN_MASK                       0x1
#define PMIC_RG_VIO075_NDIS_EN_SHIFT                      4
#define PMIC_RGS_VIO075_OC_STATUS_ADDR                    \
	MT6363_VIO075_ANA_CON0
#define PMIC_RGS_VIO075_OC_STATUS_MASK                    0x1
#define PMIC_RGS_VIO075_OC_STATUS_SHIFT                   5
#define PMIC_RGS_VIO075_PG_STATUS_ADDR                    \
	MT6363_VIO075_ANA_CON0
#define PMIC_RGS_VIO075_PG_STATUS_MASK                    0x1
#define PMIC_RGS_VIO075_PG_STATUS_SHIFT                   6
#define PMIC_RG_VIO075_CAL_ADDR                           \
	MT6363_VIO075_ANA_CON1
#define PMIC_RG_VIO075_CAL_MASK                           0xF
#define PMIC_RG_VIO075_CAL_SHIFT                          0
#define PMIC_RG_VIO075_VOSEL_ADDR                         \
	MT6363_VIO075_ANA_CON1
#define PMIC_RG_VIO075_VOSEL_MASK                         0x7
#define PMIC_RG_VIO075_VOSEL_SHIFT                        4
#define PMIC_LDO_ANA0_ELR_LEN_ADDR                        \
	MT6363_LDO_ANA0_ELR_NUM
#define PMIC_LDO_ANA0_ELR_LEN_MASK                        0xFF
#define PMIC_LDO_ANA0_ELR_LEN_SHIFT                       0
#define PMIC_RG_VTREF18_VO_F_TRIM_ADDR                    \
	MT6363_VTREF18_ELR_0
#define PMIC_RG_VTREF18_VO_F_TRIM_MASK                    0x1
#define PMIC_RG_VTREF18_VO_F_TRIM_SHIFT                   0
#define PMIC_RG_VTREF18_VOTRIM_ADDR                       \
	MT6363_VTREF18_ELR_0
#define PMIC_RG_VTREF18_VOTRIM_MASK                       0xF
#define PMIC_RG_VTREF18_VOTRIM_SHIFT                      1
#define PMIC_RG_VTREF18_OC_TRIM_ADDR                      \
	MT6363_VTREF18_ELR_0
#define PMIC_RG_VTREF18_OC_TRIM_MASK                      0x7
#define PMIC_RG_VTREF18_OC_TRIM_SHIFT                     5
#define PMIC_RG_VAUX18_VO_F_TRIM_ADDR                     \
	MT6363_VTREF18_ELR_1
#define PMIC_RG_VAUX18_VO_F_TRIM_MASK                     0x1
#define PMIC_RG_VAUX18_VO_F_TRIM_SHIFT                    0
#define PMIC_RG_VAUX18_VOTRIM_ADDR                        \
	MT6363_VTREF18_ELR_1
#define PMIC_RG_VAUX18_VOTRIM_MASK                        0xF
#define PMIC_RG_VAUX18_VOTRIM_SHIFT                       1
#define PMIC_RG_VAUX18_OC_TRIM_ADDR                       \
	MT6363_VTREF18_ELR_1
#define PMIC_RG_VAUX18_OC_TRIM_MASK                       0x7
#define PMIC_RG_VAUX18_OC_TRIM_SHIFT                      5
#define PMIC_RG_VCN15_VO_F_TRIM_ADDR                      \
	MT6363_VTREF18_ELR_2
#define PMIC_RG_VCN15_VO_F_TRIM_MASK                      0x1
#define PMIC_RG_VCN15_VO_F_TRIM_SHIFT                     0
#define PMIC_RG_VCN15_VOTRIM_ADDR                         \
	MT6363_VTREF18_ELR_2
#define PMIC_RG_VCN15_VOTRIM_MASK                         0xF
#define PMIC_RG_VCN15_VOTRIM_SHIFT                        1
#define PMIC_RG_VCN15_OC_TRIM_ADDR                        \
	MT6363_VTREF18_ELR_2
#define PMIC_RG_VCN15_OC_TRIM_MASK                        0x7
#define PMIC_RG_VCN15_OC_TRIM_SHIFT                       5
#define PMIC_RG_VUFS18_VO_F_TRIM_ADDR                     \
	MT6363_VTREF18_ELR_3
#define PMIC_RG_VUFS18_VO_F_TRIM_MASK                     0x1
#define PMIC_RG_VUFS18_VO_F_TRIM_SHIFT                    0
#define PMIC_RG_VUFS18_VOTRIM_ADDR                        \
	MT6363_VTREF18_ELR_3
#define PMIC_RG_VUFS18_VOTRIM_MASK                        0xF
#define PMIC_RG_VUFS18_VOTRIM_SHIFT                       1
#define PMIC_RG_VUFS18_OC_TRIM_ADDR                       \
	MT6363_VTREF18_ELR_3
#define PMIC_RG_VUFS18_OC_TRIM_MASK                       0x7
#define PMIC_RG_VUFS18_OC_TRIM_SHIFT                      5
#define PMIC_RG_VIO18_VO_F_TRIM_ADDR                      \
	MT6363_VTREF18_ELR_4
#define PMIC_RG_VIO18_VO_F_TRIM_MASK                      0x1
#define PMIC_RG_VIO18_VO_F_TRIM_SHIFT                     0
#define PMIC_RG_VIO18_VOTRIM_ADDR                         \
	MT6363_VTREF18_ELR_4
#define PMIC_RG_VIO18_VOTRIM_MASK                         0xF
#define PMIC_RG_VIO18_VOTRIM_SHIFT                        1
#define PMIC_RG_VIO18_OC_TRIM_ADDR                        \
	MT6363_VTREF18_ELR_4
#define PMIC_RG_VIO18_OC_TRIM_MASK                        0x7
#define PMIC_RG_VIO18_OC_TRIM_SHIFT                       5
#define PMIC_RG_VM18_VO_F_TRIM_ADDR                       \
	MT6363_VTREF18_ELR_5
#define PMIC_RG_VM18_VO_F_TRIM_MASK                       0x1
#define PMIC_RG_VM18_VO_F_TRIM_SHIFT                      0
#define PMIC_RG_VM18_VOTRIM_ADDR                          \
	MT6363_VTREF18_ELR_5
#define PMIC_RG_VM18_VOTRIM_MASK                          0xF
#define PMIC_RG_VM18_VOTRIM_SHIFT                         1
#define PMIC_RG_VM18_OC_TRIM_ADDR                         \
	MT6363_VTREF18_ELR_5
#define PMIC_RG_VM18_OC_TRIM_MASK                         0x7
#define PMIC_RG_VM18_OC_TRIM_SHIFT                        5
#define PMIC_RG_VA15_VO_F_TRIM_ADDR                       \
	MT6363_VTREF18_ELR_6
#define PMIC_RG_VA15_VO_F_TRIM_MASK                       0x1
#define PMIC_RG_VA15_VO_F_TRIM_SHIFT                      0
#define PMIC_RG_VA15_VOTRIM_ADDR                          \
	MT6363_VTREF18_ELR_6
#define PMIC_RG_VA15_VOTRIM_MASK                          0xF
#define PMIC_RG_VA15_VOTRIM_SHIFT                         1
#define PMIC_RG_VA15_OC_TRIM_ADDR                         \
	MT6363_VTREF18_ELR_6
#define PMIC_RG_VA15_OC_TRIM_MASK                         0x7
#define PMIC_RG_VA15_OC_TRIM_SHIFT                        5
#define PMIC_RG_VRF18_VO_F_TRIM_ADDR                      \
	MT6363_VTREF18_ELR_7
#define PMIC_RG_VRF18_VO_F_TRIM_MASK                      0x1
#define PMIC_RG_VRF18_VO_F_TRIM_SHIFT                     0
#define PMIC_RG_VRF18_VOTRIM_ADDR                         \
	MT6363_VTREF18_ELR_7
#define PMIC_RG_VRF18_VOTRIM_MASK                         0xF
#define PMIC_RG_VRF18_VOTRIM_SHIFT                        1
#define PMIC_RG_VRF18_OC_TRIM_ADDR                        \
	MT6363_VTREF18_ELR_7
#define PMIC_RG_VRF18_OC_TRIM_MASK                        0x7
#define PMIC_RG_VRF18_OC_TRIM_SHIFT                       5
#define PMIC_RG_VRFIO18_VO_F_TRIM_ADDR                    \
	MT6363_VTREF18_ELR_8
#define PMIC_RG_VRFIO18_VO_F_TRIM_MASK                    0x1
#define PMIC_RG_VRFIO18_VO_F_TRIM_SHIFT                   0
#define PMIC_RG_VRFIO18_VOTRIM_ADDR                       \
	MT6363_VTREF18_ELR_8
#define PMIC_RG_VRFIO18_VOTRIM_MASK                       0xF
#define PMIC_RG_VRFIO18_VOTRIM_SHIFT                      1
#define PMIC_RG_VRFIO18_OC_TRIM_ADDR                      \
	MT6363_VTREF18_ELR_8
#define PMIC_RG_VRFIO18_OC_TRIM_MASK                      0x7
#define PMIC_RG_VRFIO18_OC_TRIM_SHIFT                     5
#define PMIC_RG_VIO075_VOTRIM_ADDR                        \
	MT6363_VTREF18_ELR_9
#define PMIC_RG_VIO075_VOTRIM_MASK                        0x1F
#define PMIC_RG_VIO075_VOTRIM_SHIFT                       0
#define PMIC_RG_VEMC_OC_TRIM_ADDR                         \
	MT6363_VTREF18_ELR_10
#define PMIC_RG_VEMC_OC_TRIM_MASK                         0xF
#define PMIC_RG_VEMC_OC_TRIM_SHIFT                        0
#define PMIC_LDO_ANA1_ANA_ID_ADDR                         \
	MT6363_LDO_ANA1_ANA_ID
#define PMIC_LDO_ANA1_ANA_ID_MASK                         0xFF
#define PMIC_LDO_ANA1_ANA_ID_SHIFT                        0
#define PMIC_LDO_ANA1_DIG_ID_ADDR                         \
	MT6363_LDO_ANA1_DIG_ID
#define PMIC_LDO_ANA1_DIG_ID_MASK                         0xFF
#define PMIC_LDO_ANA1_DIG_ID_SHIFT                        0
#define PMIC_LDO_ANA1_ANA_MINOR_REV_ADDR                  \
	MT6363_LDO_ANA1_ANA_REV
#define PMIC_LDO_ANA1_ANA_MINOR_REV_MASK                  0xF
#define PMIC_LDO_ANA1_ANA_MINOR_REV_SHIFT                 0
#define PMIC_LDO_ANA1_ANA_MAJOR_REV_ADDR                  \
	MT6363_LDO_ANA1_ANA_REV
#define PMIC_LDO_ANA1_ANA_MAJOR_REV_MASK                  0xF
#define PMIC_LDO_ANA1_ANA_MAJOR_REV_SHIFT                 4
#define PMIC_LDO_ANA1_DIG_MINOR_REV_ADDR                  \
	MT6363_LDO_ANA1_DIG_REV
#define PMIC_LDO_ANA1_DIG_MINOR_REV_MASK                  0xF
#define PMIC_LDO_ANA1_DIG_MINOR_REV_SHIFT                 0
#define PMIC_LDO_ANA1_DIG_MAJOR_REV_ADDR                  \
	MT6363_LDO_ANA1_DIG_REV
#define PMIC_LDO_ANA1_DIG_MAJOR_REV_MASK                  0xF
#define PMIC_LDO_ANA1_DIG_MAJOR_REV_SHIFT                 4
#define PMIC_LDO_ANA1_CBS_ADDR                            \
	MT6363_LDO_ANA1_DBI
#define PMIC_LDO_ANA1_CBS_MASK                            0x3
#define PMIC_LDO_ANA1_CBS_SHIFT                           0
#define PMIC_LDO_ANA1_BIX_ADDR                            \
	MT6363_LDO_ANA1_DBI
#define PMIC_LDO_ANA1_BIX_MASK                            0x3
#define PMIC_LDO_ANA1_BIX_SHIFT                           2
#define PMIC_LDO_ANA1_ESP_ADDR                            \
	MT6363_LDO_ANA1_ESP
#define PMIC_LDO_ANA1_ESP_MASK                            0xFF
#define PMIC_LDO_ANA1_ESP_SHIFT                           0
#define PMIC_LDO_ANA1_FPI_ADDR                            \
	MT6363_LDO_ANA1_FPI
#define PMIC_LDO_ANA1_FPI_MASK                            0xFF
#define PMIC_LDO_ANA1_FPI_SHIFT                           0
#define PMIC_LDO_ANA1_DXI_ADDR                            \
	MT6363_LDO_ANA1_DXI
#define PMIC_LDO_ANA1_DXI_MASK                            0xFF
#define PMIC_LDO_ANA1_DXI_SHIFT                           0
#define PMIC_RG_VCN13_VOCAL_ADDR                          \
	MT6363_VCN13_ANA_CON0
#define PMIC_RG_VCN13_VOCAL_MASK                          0xF
#define PMIC_RG_VCN13_VOCAL_SHIFT                         0
#define PMIC_RG_VCN13_NDIS_EN_ADDR                        \
	MT6363_VCN13_ANA_CON1
#define PMIC_RG_VCN13_NDIS_EN_MASK                        0x1
#define PMIC_RG_VCN13_NDIS_EN_SHIFT                       0
#define PMIC_RG_VCN13_RSV_0_ADDR                          \
	MT6363_VCN13_ANA_CON1
#define PMIC_RG_VCN13_RSV_0_MASK                          0x3
#define PMIC_RG_VCN13_RSV_0_SHIFT                         1
#define PMIC_RG_VCN13_RSV_1_ADDR                          \
	MT6363_VCN13_ANA_CON1
#define PMIC_RG_VCN13_RSV_1_MASK                          0x1
#define PMIC_RG_VCN13_RSV_1_SHIFT                         3
#define PMIC_RG_VCN13_OC_LP_EN_ADDR                       \
	MT6363_VCN13_ANA_CON1
#define PMIC_RG_VCN13_OC_LP_EN_MASK                       0x1
#define PMIC_RG_VCN13_OC_LP_EN_SHIFT                      4
#define PMIC_RG_VCN13_ULP_IQ_CLAMP_EN_ADDR                \
	MT6363_VCN13_ANA_CON1
#define PMIC_RG_VCN13_ULP_IQ_CLAMP_EN_MASK                0x1
#define PMIC_RG_VCN13_ULP_IQ_CLAMP_EN_SHIFT               5
#define PMIC_RG_VCN13_ULP_BIASX2_EN_ADDR                  \
	MT6363_VCN13_ANA_CON1
#define PMIC_RG_VCN13_ULP_BIASX2_EN_MASK                  0x1
#define PMIC_RG_VCN13_ULP_BIASX2_EN_SHIFT                 6
#define PMIC_RG_VCN13_MEASURE_FT_EN_ADDR                  \
	MT6363_VCN13_ANA_CON1
#define PMIC_RG_VCN13_MEASURE_FT_EN_MASK                  0x1
#define PMIC_RG_VCN13_MEASURE_FT_EN_SHIFT                 7
#define PMIC_RGS_VCN13_OC_STATUS_ADDR                     \
	MT6363_VCN13_ANA_CON2
#define PMIC_RGS_VCN13_OC_STATUS_MASK                     0x1
#define PMIC_RGS_VCN13_OC_STATUS_SHIFT                    0
#define PMIC_RG_VCN13_NDIS_SEL_ADDR                       \
	MT6363_VCN13_ANA_CON2
#define PMIC_RG_VCN13_NDIS_SEL_MASK                       0x3
#define PMIC_RG_VCN13_NDIS_SEL_SHIFT                      2
#define PMIC_RGS_VCN13_PG_STATUS_ADDR                     \
	MT6363_VCN13_ANA_CON2
#define PMIC_RGS_VCN13_PG_STATUS_MASK                     0x1
#define PMIC_RGS_VCN13_PG_STATUS_SHIFT                    4
#define PMIC_RG_VSRAM_CPUB_NDIS_EN_ADDR                   \
	MT6363_VSRAM_CPUB_ANA_CON0
#define PMIC_RG_VSRAM_CPUB_NDIS_EN_MASK                   0x1
#define PMIC_RG_VSRAM_CPUB_NDIS_EN_SHIFT                  0
#define PMIC_RG_VSRAM_CPUB_RSV_1_ADDR                     \
	MT6363_VSRAM_CPUB_ANA_CON0
#define PMIC_RG_VSRAM_CPUB_RSV_1_MASK                     0x1
#define PMIC_RG_VSRAM_CPUB_RSV_1_SHIFT                    1
#define PMIC_RG_VSRAM_CPUB_NDIS_PLCUR_ADDR                \
	MT6363_VSRAM_CPUB_ANA_CON0
#define PMIC_RG_VSRAM_CPUB_NDIS_PLCUR_MASK                0x3
#define PMIC_RG_VSRAM_CPUB_NDIS_PLCUR_SHIFT               2
#define PMIC_RG_VSRAM_CPUB_OC_LP_EN_ADDR                  \
	MT6363_VSRAM_CPUB_ANA_CON0
#define PMIC_RG_VSRAM_CPUB_OC_LP_EN_MASK                  0x1
#define PMIC_RG_VSRAM_CPUB_OC_LP_EN_SHIFT                 4
#define PMIC_RG_VSRAM_CPUB_ULP_IQ_CLAMP_EN_ADDR           \
	MT6363_VSRAM_CPUB_ANA_CON0
#define PMIC_RG_VSRAM_CPUB_ULP_IQ_CLAMP_EN_MASK           0x1
#define PMIC_RG_VSRAM_CPUB_ULP_IQ_CLAMP_EN_SHIFT          5
#define PMIC_RG_VSRAM_CPUB_ULP_BIASX2_EN_ADDR             \
	MT6363_VSRAM_CPUB_ANA_CON0
#define PMIC_RG_VSRAM_CPUB_ULP_BIASX2_EN_MASK             0x1
#define PMIC_RG_VSRAM_CPUB_ULP_BIASX2_EN_SHIFT            6
#define PMIC_RG_VSRAM_CPUB_MEASURE_FT_EN_ADDR             \
	MT6363_VSRAM_CPUB_ANA_CON0
#define PMIC_RG_VSRAM_CPUB_MEASURE_FT_EN_MASK             0x1
#define PMIC_RG_VSRAM_CPUB_MEASURE_FT_EN_SHIFT            7
#define PMIC_RGS_VSRAM_CPUB_OC_STATUS_ADDR                \
	MT6363_VSRAM_CPUB_ANA_CON1
#define PMIC_RGS_VSRAM_CPUB_OC_STATUS_MASK                0x1
#define PMIC_RGS_VSRAM_CPUB_OC_STATUS_SHIFT               0
#define PMIC_RG_VSRAM_CPUB_NDIS_SEL_ADDR                  \
	MT6363_VSRAM_CPUB_ANA_CON1
#define PMIC_RG_VSRAM_CPUB_NDIS_SEL_MASK                  0x3
#define PMIC_RG_VSRAM_CPUB_NDIS_SEL_SHIFT                 1
#define PMIC_RGS_VSRAM_CPUB_PG_STATUS_ADDR                \
	MT6363_VSRAM_CPUB_ANA_CON1
#define PMIC_RGS_VSRAM_CPUB_PG_STATUS_MASK                0x1
#define PMIC_RGS_VSRAM_CPUB_PG_STATUS_SHIFT               3
#define PMIC_RG_VSRAM_CPUM_NDIS_EN_ADDR                   \
	MT6363_VSRAM_CPUM_ANA_CON0
#define PMIC_RG_VSRAM_CPUM_NDIS_EN_MASK                   0x1
#define PMIC_RG_VSRAM_CPUM_NDIS_EN_SHIFT                  0
#define PMIC_RG_VSRAM_CPUM_RSV_1_ADDR                     \
	MT6363_VSRAM_CPUM_ANA_CON0
#define PMIC_RG_VSRAM_CPUM_RSV_1_MASK                     0x1
#define PMIC_RG_VSRAM_CPUM_RSV_1_SHIFT                    1
#define PMIC_RG_VSRAM_CPUM_NDIS_PLCUR_ADDR                \
	MT6363_VSRAM_CPUM_ANA_CON0
#define PMIC_RG_VSRAM_CPUM_NDIS_PLCUR_MASK                0x3
#define PMIC_RG_VSRAM_CPUM_NDIS_PLCUR_SHIFT               2
#define PMIC_RG_VSRAM_CPUM_OC_LP_EN_ADDR                  \
	MT6363_VSRAM_CPUM_ANA_CON0
#define PMIC_RG_VSRAM_CPUM_OC_LP_EN_MASK                  0x1
#define PMIC_RG_VSRAM_CPUM_OC_LP_EN_SHIFT                 4
#define PMIC_RG_VSRAM_CPUM_ULP_IQ_CLAMP_EN_ADDR           \
	MT6363_VSRAM_CPUM_ANA_CON0
#define PMIC_RG_VSRAM_CPUM_ULP_IQ_CLAMP_EN_MASK           0x1
#define PMIC_RG_VSRAM_CPUM_ULP_IQ_CLAMP_EN_SHIFT          5
#define PMIC_RG_VSRAM_CPUM_ULP_BIASX2_EN_ADDR             \
	MT6363_VSRAM_CPUM_ANA_CON0
#define PMIC_RG_VSRAM_CPUM_ULP_BIASX2_EN_MASK             0x1
#define PMIC_RG_VSRAM_CPUM_ULP_BIASX2_EN_SHIFT            6
#define PMIC_RG_VSRAM_CPUM_MEASURE_FT_EN_ADDR             \
	MT6363_VSRAM_CPUM_ANA_CON0
#define PMIC_RG_VSRAM_CPUM_MEASURE_FT_EN_MASK             0x1
#define PMIC_RG_VSRAM_CPUM_MEASURE_FT_EN_SHIFT            7
#define PMIC_RGS_VSRAM_CPUM_OC_STATUS_ADDR                \
	MT6363_VSRAM_CPUM_ANA_CON1
#define PMIC_RGS_VSRAM_CPUM_OC_STATUS_MASK                0x1
#define PMIC_RGS_VSRAM_CPUM_OC_STATUS_SHIFT               0
#define PMIC_RG_VSRAM_CPUM_NDIS_SEL_ADDR                  \
	MT6363_VSRAM_CPUM_ANA_CON1
#define PMIC_RG_VSRAM_CPUM_NDIS_SEL_MASK                  0x3
#define PMIC_RG_VSRAM_CPUM_NDIS_SEL_SHIFT                 1
#define PMIC_RGS_VSRAM_CPUM_PG_STATUS_ADDR                \
	MT6363_VSRAM_CPUM_ANA_CON1
#define PMIC_RGS_VSRAM_CPUM_PG_STATUS_MASK                0x1
#define PMIC_RGS_VSRAM_CPUM_PG_STATUS_SHIFT               3
#define PMIC_RG_VSRAM_CPUL_NDIS_EN_ADDR                   \
	MT6363_VSRAM_CPUL_ANA_CON0
#define PMIC_RG_VSRAM_CPUL_NDIS_EN_MASK                   0x1
#define PMIC_RG_VSRAM_CPUL_NDIS_EN_SHIFT                  0
#define PMIC_RG_VSRAM_CPUL_RSV_1_ADDR                     \
	MT6363_VSRAM_CPUL_ANA_CON0
#define PMIC_RG_VSRAM_CPUL_RSV_1_MASK                     0x1
#define PMIC_RG_VSRAM_CPUL_RSV_1_SHIFT                    1
#define PMIC_RG_VSRAM_CPUL_NDIS_PLCUR_ADDR                \
	MT6363_VSRAM_CPUL_ANA_CON0
#define PMIC_RG_VSRAM_CPUL_NDIS_PLCUR_MASK                0x3
#define PMIC_RG_VSRAM_CPUL_NDIS_PLCUR_SHIFT               2
#define PMIC_RG_VSRAM_CPUL_OC_LP_EN_ADDR                  \
	MT6363_VSRAM_CPUL_ANA_CON0
#define PMIC_RG_VSRAM_CPUL_OC_LP_EN_MASK                  0x1
#define PMIC_RG_VSRAM_CPUL_OC_LP_EN_SHIFT                 4
#define PMIC_RG_VSRAM_CPUL_ULP_IQ_CLAMP_EN_ADDR           \
	MT6363_VSRAM_CPUL_ANA_CON0
#define PMIC_RG_VSRAM_CPUL_ULP_IQ_CLAMP_EN_MASK           0x1
#define PMIC_RG_VSRAM_CPUL_ULP_IQ_CLAMP_EN_SHIFT          5
#define PMIC_RG_VSRAM_CPUL_ULP_BIASX2_EN_ADDR             \
	MT6363_VSRAM_CPUL_ANA_CON0
#define PMIC_RG_VSRAM_CPUL_ULP_BIASX2_EN_MASK             0x1
#define PMIC_RG_VSRAM_CPUL_ULP_BIASX2_EN_SHIFT            6
#define PMIC_RG_VSRAM_CPUL_MEASURE_FT_EN_ADDR             \
	MT6363_VSRAM_CPUL_ANA_CON0
#define PMIC_RG_VSRAM_CPUL_MEASURE_FT_EN_MASK             0x1
#define PMIC_RG_VSRAM_CPUL_MEASURE_FT_EN_SHIFT            7
#define PMIC_RGS_VSRAM_CPUL_OC_STATUS_ADDR                \
	MT6363_VSRAM_CPUL_ANA_CON1
#define PMIC_RGS_VSRAM_CPUL_OC_STATUS_MASK                0x1
#define PMIC_RGS_VSRAM_CPUL_OC_STATUS_SHIFT               0
#define PMIC_RG_VSRAM_CPUL_NDIS_SEL_ADDR                  \
	MT6363_VSRAM_CPUL_ANA_CON1
#define PMIC_RG_VSRAM_CPUL_NDIS_SEL_MASK                  0x3
#define PMIC_RG_VSRAM_CPUL_NDIS_SEL_SHIFT                 1
#define PMIC_RGS_VSRAM_CPUL_PG_STATUS_ADDR                \
	MT6363_VSRAM_CPUL_ANA_CON1
#define PMIC_RGS_VSRAM_CPUL_PG_STATUS_MASK                0x1
#define PMIC_RGS_VSRAM_CPUL_PG_STATUS_SHIFT               3
#define PMIC_RG_VUFS12_VOCAL_ADDR                         \
	MT6363_VUFS12_ANA_CON0
#define PMIC_RG_VUFS12_VOCAL_MASK                         0xF
#define PMIC_RG_VUFS12_VOCAL_SHIFT                        0
#define PMIC_RG_VUFS12_VOCAL_F_ADDR                       \
	MT6363_VUFS12_ANA_CON0
#define PMIC_RG_VUFS12_VOCAL_F_MASK                       0x1
#define PMIC_RG_VUFS12_VOCAL_F_SHIFT                      4
#define PMIC_RG_VUFS12_VOSEL_ADDR                         \
	MT6363_VUFS12_ANA_CON1
#define PMIC_RG_VUFS12_VOSEL_MASK                         0xF
#define PMIC_RG_VUFS12_VOSEL_SHIFT                        0
#define PMIC_RG_VUFS12_NDIS_EN_ADDR                       \
	MT6363_VUFS12_ANA_CON2
#define PMIC_RG_VUFS12_NDIS_EN_MASK                       0x1
#define PMIC_RG_VUFS12_NDIS_EN_SHIFT                      0
#define PMIC_RG_VUFS12_RSV_1_ADDR                         \
	MT6363_VUFS12_ANA_CON2
#define PMIC_RG_VUFS12_RSV_1_MASK                         0x1
#define PMIC_RG_VUFS12_RSV_1_SHIFT                        1
#define PMIC_RG_VUFS12_OC_LP_EN_ADDR                      \
	MT6363_VUFS12_ANA_CON2
#define PMIC_RG_VUFS12_OC_LP_EN_MASK                      0x1
#define PMIC_RG_VUFS12_OC_LP_EN_SHIFT                     2
#define PMIC_RG_VUFS12_ULP_IQ_CLAMP_EN_ADDR               \
	MT6363_VUFS12_ANA_CON2
#define PMIC_RG_VUFS12_ULP_IQ_CLAMP_EN_MASK               0x1
#define PMIC_RG_VUFS12_ULP_IQ_CLAMP_EN_SHIFT              3
#define PMIC_RG_VUFS12_ULP_BIASX2_EN_ADDR                 \
	MT6363_VUFS12_ANA_CON2
#define PMIC_RG_VUFS12_ULP_BIASX2_EN_MASK                 0x1
#define PMIC_RG_VUFS12_ULP_BIASX2_EN_SHIFT                4
#define PMIC_RG_VUFS12_MEASURE_FT_EN_ADDR                 \
	MT6363_VUFS12_ANA_CON2
#define PMIC_RG_VUFS12_MEASURE_FT_EN_MASK                 0x1
#define PMIC_RG_VUFS12_MEASURE_FT_EN_SHIFT                5
#define PMIC_RGS_VUFS12_OC_STATUS_ADDR                    \
	MT6363_VUFS12_ANA_CON2
#define PMIC_RGS_VUFS12_OC_STATUS_MASK                    0x1
#define PMIC_RGS_VUFS12_OC_STATUS_SHIFT                   6
#define PMIC_RG_VUFS12_NDIS_SEL_ADDR                      \
	MT6363_VUFS12_ANA_CON3
#define PMIC_RG_VUFS12_NDIS_SEL_MASK                      0x3
#define PMIC_RG_VUFS12_NDIS_SEL_SHIFT                     0
#define PMIC_RGS_VUFS12_PG_STATUS_ADDR                    \
	MT6363_VUFS12_ANA_CON3
#define PMIC_RGS_VUFS12_PG_STATUS_MASK                    0x1
#define PMIC_RGS_VUFS12_PG_STATUS_SHIFT                   2
#define PMIC_RG_VA12_1_VOCAL_ADDR                         \
	MT6363_VA12_1_ANA_CON0
#define PMIC_RG_VA12_1_VOCAL_MASK                         0xF
#define PMIC_RG_VA12_1_VOCAL_SHIFT                        0
#define PMIC_RG_VA12_1_VOSEL_ADDR                         \
	MT6363_VA12_1_ANA_CON1
#define PMIC_RG_VA12_1_VOSEL_MASK                         0xF
#define PMIC_RG_VA12_1_VOSEL_SHIFT                        0
#define PMIC_RG_VA12_1_NDIS_EN_ADDR                       \
	MT6363_VA12_1_ANA_CON2
#define PMIC_RG_VA12_1_NDIS_EN_MASK                       0x1
#define PMIC_RG_VA12_1_NDIS_EN_SHIFT                      0
#define PMIC_RG_VA12_1_RSV_1_ADDR                         \
	MT6363_VA12_1_ANA_CON2
#define PMIC_RG_VA12_1_RSV_1_MASK                         0x1
#define PMIC_RG_VA12_1_RSV_1_SHIFT                        1
#define PMIC_RG_VA12_1_OC_LP_EN_ADDR                      \
	MT6363_VA12_1_ANA_CON2
#define PMIC_RG_VA12_1_OC_LP_EN_MASK                      0x1
#define PMIC_RG_VA12_1_OC_LP_EN_SHIFT                     2
#define PMIC_RG_VA12_1_ULP_IQ_CLAMP_EN_ADDR               \
	MT6363_VA12_1_ANA_CON2
#define PMIC_RG_VA12_1_ULP_IQ_CLAMP_EN_MASK               0x1
#define PMIC_RG_VA12_1_ULP_IQ_CLAMP_EN_SHIFT              3
#define PMIC_RG_VA12_1_ULP_BIASX2_EN_ADDR                 \
	MT6363_VA12_1_ANA_CON2
#define PMIC_RG_VA12_1_ULP_BIASX2_EN_MASK                 0x1
#define PMIC_RG_VA12_1_ULP_BIASX2_EN_SHIFT                4
#define PMIC_RG_VA12_1_MEASURE_FT_EN_ADDR                 \
	MT6363_VA12_1_ANA_CON2
#define PMIC_RG_VA12_1_MEASURE_FT_EN_MASK                 0x1
#define PMIC_RG_VA12_1_MEASURE_FT_EN_SHIFT                5
#define PMIC_RGS_VA12_1_OC_STATUS_ADDR                    \
	MT6363_VA12_1_ANA_CON2
#define PMIC_RGS_VA12_1_OC_STATUS_MASK                    0x1
#define PMIC_RGS_VA12_1_OC_STATUS_SHIFT                   6
#define PMIC_RG_VA12_1_NDIS_SEL_ADDR                      \
	MT6363_VA12_1_ANA_CON3
#define PMIC_RG_VA12_1_NDIS_SEL_MASK                      0x3
#define PMIC_RG_VA12_1_NDIS_SEL_SHIFT                     0
#define PMIC_RGS_VA12_1_PG_STATUS_ADDR                    \
	MT6363_VA12_1_ANA_CON3
#define PMIC_RGS_VA12_1_PG_STATUS_MASK                    0x1
#define PMIC_RGS_VA12_1_PG_STATUS_SHIFT                   2
#define PMIC_RG_VA12_2_VOCAL_ADDR                         \
	MT6363_VA12_2_ANA_CON0
#define PMIC_RG_VA12_2_VOCAL_MASK                         0xF
#define PMIC_RG_VA12_2_VOCAL_SHIFT                        0
#define PMIC_RG_VA12_2_VOSEL_ADDR                         \
	MT6363_VA12_2_ANA_CON1
#define PMIC_RG_VA12_2_VOSEL_MASK                         0xF
#define PMIC_RG_VA12_2_VOSEL_SHIFT                        0
#define PMIC_RG_VA12_2_NDIS_EN_ADDR                       \
	MT6363_VA12_2_ANA_CON2
#define PMIC_RG_VA12_2_NDIS_EN_MASK                       0x1
#define PMIC_RG_VA12_2_NDIS_EN_SHIFT                      0
#define PMIC_RG_VA12_2_RSV_1_ADDR                         \
	MT6363_VA12_2_ANA_CON2
#define PMIC_RG_VA12_2_RSV_1_MASK                         0x1
#define PMIC_RG_VA12_2_RSV_1_SHIFT                        1
#define PMIC_RG_VA12_2_OC_LP_EN_ADDR                      \
	MT6363_VA12_2_ANA_CON2
#define PMIC_RG_VA12_2_OC_LP_EN_MASK                      0x1
#define PMIC_RG_VA12_2_OC_LP_EN_SHIFT                     2
#define PMIC_RG_VA12_2_ULP_IQ_CLAMP_EN_ADDR               \
	MT6363_VA12_2_ANA_CON2
#define PMIC_RG_VA12_2_ULP_IQ_CLAMP_EN_MASK               0x1
#define PMIC_RG_VA12_2_ULP_IQ_CLAMP_EN_SHIFT              3
#define PMIC_RG_VA12_2_ULP_BIASX2_EN_ADDR                 \
	MT6363_VA12_2_ANA_CON2
#define PMIC_RG_VA12_2_ULP_BIASX2_EN_MASK                 0x1
#define PMIC_RG_VA12_2_ULP_BIASX2_EN_SHIFT                4
#define PMIC_RG_VA12_2_MEASURE_FT_EN_ADDR                 \
	MT6363_VA12_2_ANA_CON2
#define PMIC_RG_VA12_2_MEASURE_FT_EN_MASK                 0x1
#define PMIC_RG_VA12_2_MEASURE_FT_EN_SHIFT                5
#define PMIC_RGS_VA12_2_OC_STATUS_ADDR                    \
	MT6363_VA12_2_ANA_CON2
#define PMIC_RGS_VA12_2_OC_STATUS_MASK                    0x1
#define PMIC_RGS_VA12_2_OC_STATUS_SHIFT                   6
#define PMIC_RG_VA12_2_NDIS_SEL_ADDR                      \
	MT6363_VA12_2_ANA_CON3
#define PMIC_RG_VA12_2_NDIS_SEL_MASK                      0x3
#define PMIC_RG_VA12_2_NDIS_SEL_SHIFT                     0
#define PMIC_RGS_VA12_2_PG_STATUS_ADDR                    \
	MT6363_VA12_2_ANA_CON3
#define PMIC_RGS_VA12_2_PG_STATUS_MASK                    0x1
#define PMIC_RGS_VA12_2_PG_STATUS_SHIFT                   2
#define PMIC_RG_VRF12_VOCAL_ADDR                          \
	MT6363_VRF12_ANA_CON0
#define PMIC_RG_VRF12_VOCAL_MASK                          0xF
#define PMIC_RG_VRF12_VOCAL_SHIFT                         0
#define PMIC_RG_VRF12_VOSEL_ADDR                          \
	MT6363_VRF12_ANA_CON1
#define PMIC_RG_VRF12_VOSEL_MASK                          0xF
#define PMIC_RG_VRF12_VOSEL_SHIFT                         0
#define PMIC_RG_VRF12_NDIS_EN_ADDR                        \
	MT6363_VRF12_ANA_CON2
#define PMIC_RG_VRF12_NDIS_EN_MASK                        0x1
#define PMIC_RG_VRF12_NDIS_EN_SHIFT                       0
#define PMIC_RG_VRF12_RSV_1_ADDR                          \
	MT6363_VRF12_ANA_CON2
#define PMIC_RG_VRF12_RSV_1_MASK                          0x1
#define PMIC_RG_VRF12_RSV_1_SHIFT                         1
#define PMIC_RG_VRF12_OC_LP_EN_ADDR                       \
	MT6363_VRF12_ANA_CON2
#define PMIC_RG_VRF12_OC_LP_EN_MASK                       0x1
#define PMIC_RG_VRF12_OC_LP_EN_SHIFT                      2
#define PMIC_RG_VRF12_ULP_IQ_CLAMP_EN_ADDR                \
	MT6363_VRF12_ANA_CON2
#define PMIC_RG_VRF12_ULP_IQ_CLAMP_EN_MASK                0x1
#define PMIC_RG_VRF12_ULP_IQ_CLAMP_EN_SHIFT               3
#define PMIC_RG_VRF12_ULP_BIASX2_EN_ADDR                  \
	MT6363_VRF12_ANA_CON2
#define PMIC_RG_VRF12_ULP_BIASX2_EN_MASK                  0x1
#define PMIC_RG_VRF12_ULP_BIASX2_EN_SHIFT                 4
#define PMIC_RG_VRF12_MEASURE_FT_EN_ADDR                  \
	MT6363_VRF12_ANA_CON2
#define PMIC_RG_VRF12_MEASURE_FT_EN_MASK                  0x1
#define PMIC_RG_VRF12_MEASURE_FT_EN_SHIFT                 5
#define PMIC_RGS_VRF12_OC_STATUS_ADDR                     \
	MT6363_VRF12_ANA_CON2
#define PMIC_RGS_VRF12_OC_STATUS_MASK                     0x1
#define PMIC_RGS_VRF12_OC_STATUS_SHIFT                    6
#define PMIC_RG_VRF12_NDIS_SEL_ADDR                       \
	MT6363_VRF12_ANA_CON3
#define PMIC_RG_VRF12_NDIS_SEL_MASK                       0x3
#define PMIC_RG_VRF12_NDIS_SEL_SHIFT                      0
#define PMIC_RGS_VRF12_PG_STATUS_ADDR                     \
	MT6363_VRF12_ANA_CON3
#define PMIC_RGS_VRF12_PG_STATUS_MASK                     0x1
#define PMIC_RGS_VRF12_PG_STATUS_SHIFT                    2
#define PMIC_RG_VRF13_VOCAL_ADDR                          \
	MT6363_VRF13_ANA_CON0
#define PMIC_RG_VRF13_VOCAL_MASK                          0xF
#define PMIC_RG_VRF13_VOCAL_SHIFT                         0
#define PMIC_RG_VRF13_VOSEL_ADDR                          \
	MT6363_VRF13_ANA_CON1
#define PMIC_RG_VRF13_VOSEL_MASK                          0xF
#define PMIC_RG_VRF13_VOSEL_SHIFT                         0
#define PMIC_RG_VRF13_NDIS_EN_ADDR                        \
	MT6363_VRF13_ANA_CON2
#define PMIC_RG_VRF13_NDIS_EN_MASK                        0x1
#define PMIC_RG_VRF13_NDIS_EN_SHIFT                       0
#define PMIC_RG_VRF13_RSV_0_ADDR                          \
	MT6363_VRF13_ANA_CON2
#define PMIC_RG_VRF13_RSV_0_MASK                          0x3
#define PMIC_RG_VRF13_RSV_0_SHIFT                         1
#define PMIC_RG_VRF13_RSV_1_ADDR                          \
	MT6363_VRF13_ANA_CON2
#define PMIC_RG_VRF13_RSV_1_MASK                          0x1
#define PMIC_RG_VRF13_RSV_1_SHIFT                         3
#define PMIC_RG_VRF13_OC_LP_EN_ADDR                       \
	MT6363_VRF13_ANA_CON2
#define PMIC_RG_VRF13_OC_LP_EN_MASK                       0x1
#define PMIC_RG_VRF13_OC_LP_EN_SHIFT                      4
#define PMIC_RG_VRF13_ULP_IQ_CLAMP_EN_ADDR                \
	MT6363_VRF13_ANA_CON2
#define PMIC_RG_VRF13_ULP_IQ_CLAMP_EN_MASK                0x1
#define PMIC_RG_VRF13_ULP_IQ_CLAMP_EN_SHIFT               5
#define PMIC_RG_VRF13_ULP_BIASX2_EN_ADDR                  \
	MT6363_VRF13_ANA_CON2
#define PMIC_RG_VRF13_ULP_BIASX2_EN_MASK                  0x1
#define PMIC_RG_VRF13_ULP_BIASX2_EN_SHIFT                 6
#define PMIC_RG_VRF13_MEASURE_FT_EN_ADDR                  \
	MT6363_VRF13_ANA_CON2
#define PMIC_RG_VRF13_MEASURE_FT_EN_MASK                  0x1
#define PMIC_RG_VRF13_MEASURE_FT_EN_SHIFT                 7
#define PMIC_RGS_VRF13_OC_STATUS_ADDR                     \
	MT6363_VRF13_ANA_CON3
#define PMIC_RGS_VRF13_OC_STATUS_MASK                     0x1
#define PMIC_RGS_VRF13_OC_STATUS_SHIFT                    0
#define PMIC_RG_VRF13_NDIS_SEL_ADDR                       \
	MT6363_VRF13_ANA_CON3
#define PMIC_RG_VRF13_NDIS_SEL_MASK                       0x3
#define PMIC_RG_VRF13_NDIS_SEL_SHIFT                      2
#define PMIC_RGS_VRF13_PG_STATUS_ADDR                     \
	MT6363_VRF13_ANA_CON3
#define PMIC_RGS_VRF13_PG_STATUS_MASK                     0x1
#define PMIC_RGS_VRF13_PG_STATUS_SHIFT                    4
#define PMIC_RG_SLDO14_RSV_ADDR                           \
	MT6363_SLDO14_ANA_CON0
#define PMIC_RG_SLDO14_RSV_MASK                           0x3F
#define PMIC_RG_SLDO14_RSV_SHIFT                          0
#define PMIC_RG_SLDO14_MUX_OUT_PULL_L_EN_ADDR             \
	MT6363_SLDO14_ANA_CON0
#define PMIC_RG_SLDO14_MUX_OUT_PULL_L_EN_MASK             0x1
#define PMIC_RG_SLDO14_MUX_OUT_PULL_L_EN_SHIFT            6
#define PMIC_RG_VSRAM_APU_NDIS_EN_ADDR                    \
	MT6363_VSRAM_APU_ANA_CON0
#define PMIC_RG_VSRAM_APU_NDIS_EN_MASK                    0x1
#define PMIC_RG_VSRAM_APU_NDIS_EN_SHIFT                   0
#define PMIC_RG_VSRAM_APU_RSV_1_ADDR                      \
	MT6363_VSRAM_APU_ANA_CON0
#define PMIC_RG_VSRAM_APU_RSV_1_MASK                      0x1
#define PMIC_RG_VSRAM_APU_RSV_1_SHIFT                     1
#define PMIC_RG_VSRAM_APU_NDIS_PLCUR_ADDR                 \
	MT6363_VSRAM_APU_ANA_CON0
#define PMIC_RG_VSRAM_APU_NDIS_PLCUR_MASK                 0x3
#define PMIC_RG_VSRAM_APU_NDIS_PLCUR_SHIFT                2
#define PMIC_RG_VSRAM_APU_OC_LP_EN_ADDR                   \
	MT6363_VSRAM_APU_ANA_CON0
#define PMIC_RG_VSRAM_APU_OC_LP_EN_MASK                   0x1
#define PMIC_RG_VSRAM_APU_OC_LP_EN_SHIFT                  4
#define PMIC_RG_VSRAM_APU_ULP_IQ_CLAMP_EN_ADDR            \
	MT6363_VSRAM_APU_ANA_CON0
#define PMIC_RG_VSRAM_APU_ULP_IQ_CLAMP_EN_MASK            0x1
#define PMIC_RG_VSRAM_APU_ULP_IQ_CLAMP_EN_SHIFT           5
#define PMIC_RG_VSRAM_APU_ULP_BIASX2_EN_ADDR              \
	MT6363_VSRAM_APU_ANA_CON0
#define PMIC_RG_VSRAM_APU_ULP_BIASX2_EN_MASK              0x1
#define PMIC_RG_VSRAM_APU_ULP_BIASX2_EN_SHIFT             6
#define PMIC_RG_VSRAM_APU_MEASURE_FT_EN_ADDR              \
	MT6363_VSRAM_APU_ANA_CON0
#define PMIC_RG_VSRAM_APU_MEASURE_FT_EN_MASK              0x1
#define PMIC_RG_VSRAM_APU_MEASURE_FT_EN_SHIFT             7
#define PMIC_RGS_VSRAM_APU_OC_STATUS_ADDR                 \
	MT6363_VSRAM_APU_ANA_CON1
#define PMIC_RGS_VSRAM_APU_OC_STATUS_MASK                 0x1
#define PMIC_RGS_VSRAM_APU_OC_STATUS_SHIFT                0
#define PMIC_RG_VSRAM_APU_NDIS_SEL_ADDR                   \
	MT6363_VSRAM_APU_ANA_CON1
#define PMIC_RG_VSRAM_APU_NDIS_SEL_MASK                   0x3
#define PMIC_RG_VSRAM_APU_NDIS_SEL_SHIFT                  1
#define PMIC_RGS_VSRAM_APU_PG_STATUS_ADDR                 \
	MT6363_VSRAM_APU_ANA_CON1
#define PMIC_RGS_VSRAM_APU_PG_STATUS_MASK                 0x1
#define PMIC_RGS_VSRAM_APU_PG_STATUS_SHIFT                3
#define PMIC_RG_VRF09_VOCAL_ADDR                          \
	MT6363_VRF09_ANA_CON0
#define PMIC_RG_VRF09_VOCAL_MASK                          0xF
#define PMIC_RG_VRF09_VOCAL_SHIFT                         0
#define PMIC_RG_VRF09_VOSEL_ADDR                          \
	MT6363_VRF09_ANA_CON1
#define PMIC_RG_VRF09_VOSEL_MASK                          0xF
#define PMIC_RG_VRF09_VOSEL_SHIFT                         0
#define PMIC_RG_VRF09_NDIS_EN_ADDR                        \
	MT6363_VRF09_ANA_CON2
#define PMIC_RG_VRF09_NDIS_EN_MASK                        0x1
#define PMIC_RG_VRF09_NDIS_EN_SHIFT                       0
#define PMIC_RG_VRF09_RSV_0_ADDR                          \
	MT6363_VRF09_ANA_CON2
#define PMIC_RG_VRF09_RSV_0_MASK                          0x3
#define PMIC_RG_VRF09_RSV_0_SHIFT                         1
#define PMIC_RG_VRF09_RSV_1_ADDR                          \
	MT6363_VRF09_ANA_CON2
#define PMIC_RG_VRF09_RSV_1_MASK                          0x1
#define PMIC_RG_VRF09_RSV_1_SHIFT                         3
#define PMIC_RG_VRF09_OC_LP_EN_ADDR                       \
	MT6363_VRF09_ANA_CON2
#define PMIC_RG_VRF09_OC_LP_EN_MASK                       0x1
#define PMIC_RG_VRF09_OC_LP_EN_SHIFT                      4
#define PMIC_RG_VRF09_ULP_IQ_CLAMP_EN_ADDR                \
	MT6363_VRF09_ANA_CON2
#define PMIC_RG_VRF09_ULP_IQ_CLAMP_EN_MASK                0x1
#define PMIC_RG_VRF09_ULP_IQ_CLAMP_EN_SHIFT               5
#define PMIC_RG_VRF09_ULP_BIASX2_EN_ADDR                  \
	MT6363_VRF09_ANA_CON2
#define PMIC_RG_VRF09_ULP_BIASX2_EN_MASK                  0x1
#define PMIC_RG_VRF09_ULP_BIASX2_EN_SHIFT                 6
#define PMIC_RG_VRF09_MEASURE_FT_EN_ADDR                  \
	MT6363_VRF09_ANA_CON2
#define PMIC_RG_VRF09_MEASURE_FT_EN_MASK                  0x1
#define PMIC_RG_VRF09_MEASURE_FT_EN_SHIFT                 7
#define PMIC_RGS_VRF09_OC_STATUS_ADDR                     \
	MT6363_VRF09_ANA_CON3
#define PMIC_RGS_VRF09_OC_STATUS_MASK                     0x1
#define PMIC_RGS_VRF09_OC_STATUS_SHIFT                    0
#define PMIC_RG_VRF09_NDIS_SEL_ADDR                       \
	MT6363_VRF09_ANA_CON3
#define PMIC_RG_VRF09_NDIS_SEL_MASK                       0x3
#define PMIC_RG_VRF09_NDIS_SEL_SHIFT                      2
#define PMIC_RGS_VRF09_PG_STATUS_ADDR                     \
	MT6363_VRF09_ANA_CON3
#define PMIC_RGS_VRF09_PG_STATUS_MASK                     0x1
#define PMIC_RGS_VRF09_PG_STATUS_SHIFT                    4
#define PMIC_RG_VSRAM_DIGRF_NDIS_EN_ADDR                  \
	MT6363_VSRAM_DIGRF_ANA_CON0
#define PMIC_RG_VSRAM_DIGRF_NDIS_EN_MASK                  0x1
#define PMIC_RG_VSRAM_DIGRF_NDIS_EN_SHIFT                 0
#define PMIC_RG_VSRAM_DIGRF_RSV_1_ADDR                    \
	MT6363_VSRAM_DIGRF_ANA_CON0
#define PMIC_RG_VSRAM_DIGRF_RSV_1_MASK                    0x1
#define PMIC_RG_VSRAM_DIGRF_RSV_1_SHIFT                   1
#define PMIC_RG_VSRAM_DIGRF_NDIS_PLCUR_ADDR               \
	MT6363_VSRAM_DIGRF_ANA_CON0
#define PMIC_RG_VSRAM_DIGRF_NDIS_PLCUR_MASK               0x3
#define PMIC_RG_VSRAM_DIGRF_NDIS_PLCUR_SHIFT              2
#define PMIC_RG_VSRAM_DIGRF_OC_LP_EN_ADDR                 \
	MT6363_VSRAM_DIGRF_ANA_CON0
#define PMIC_RG_VSRAM_DIGRF_OC_LP_EN_MASK                 0x1
#define PMIC_RG_VSRAM_DIGRF_OC_LP_EN_SHIFT                4
#define PMIC_RG_VSRAM_DIGRF_ULP_IQ_CLAMP_EN_ADDR          \
	MT6363_VSRAM_DIGRF_ANA_CON0
#define PMIC_RG_VSRAM_DIGRF_ULP_IQ_CLAMP_EN_MASK          0x1
#define PMIC_RG_VSRAM_DIGRF_ULP_IQ_CLAMP_EN_SHIFT         5
#define PMIC_RG_VSRAM_DIGRF_ULP_BIASX2_EN_ADDR            \
	MT6363_VSRAM_DIGRF_ANA_CON0
#define PMIC_RG_VSRAM_DIGRF_ULP_BIASX2_EN_MASK            0x1
#define PMIC_RG_VSRAM_DIGRF_ULP_BIASX2_EN_SHIFT           6
#define PMIC_RG_VSRAM_DIGRF_MEASURE_FT_EN_ADDR            \
	MT6363_VSRAM_DIGRF_ANA_CON0
#define PMIC_RG_VSRAM_DIGRF_MEASURE_FT_EN_MASK            0x1
#define PMIC_RG_VSRAM_DIGRF_MEASURE_FT_EN_SHIFT           7
#define PMIC_RGS_VSRAM_DIGRF_OC_STATUS_ADDR               \
	MT6363_VSRAM_DIGRF_ANA_CON1
#define PMIC_RGS_VSRAM_DIGRF_OC_STATUS_MASK               0x1
#define PMIC_RGS_VSRAM_DIGRF_OC_STATUS_SHIFT              0
#define PMIC_RG_VSRAM_DIGRF_NDIS_SEL_ADDR                 \
	MT6363_VSRAM_DIGRF_ANA_CON1
#define PMIC_RG_VSRAM_DIGRF_NDIS_SEL_MASK                 0x3
#define PMIC_RG_VSRAM_DIGRF_NDIS_SEL_SHIFT                1
#define PMIC_RGS_VSRAM_DIGRF_PG_STATUS_ADDR               \
	MT6363_VSRAM_DIGRF_ANA_CON1
#define PMIC_RGS_VSRAM_DIGRF_PG_STATUS_MASK               0x1
#define PMIC_RGS_VSRAM_DIGRF_PG_STATUS_SHIFT              3
#define PMIC_RG_VSRAM_MDFE_NDIS_EN_ADDR                   \
	MT6363_VSRAM_MDFE_ANA_CON0
#define PMIC_RG_VSRAM_MDFE_NDIS_EN_MASK                   0x1
#define PMIC_RG_VSRAM_MDFE_NDIS_EN_SHIFT                  0
#define PMIC_RG_VSRAM_MDFE_RSV_1_ADDR                     \
	MT6363_VSRAM_MDFE_ANA_CON0
#define PMIC_RG_VSRAM_MDFE_RSV_1_MASK                     0x1
#define PMIC_RG_VSRAM_MDFE_RSV_1_SHIFT                    1
#define PMIC_RG_VSRAM_MDFE_NDIS_PLCUR_ADDR                \
	MT6363_VSRAM_MDFE_ANA_CON0
#define PMIC_RG_VSRAM_MDFE_NDIS_PLCUR_MASK                0x3
#define PMIC_RG_VSRAM_MDFE_NDIS_PLCUR_SHIFT               2
#define PMIC_RG_VSRAM_MDFE_OC_LP_EN_ADDR                  \
	MT6363_VSRAM_MDFE_ANA_CON0
#define PMIC_RG_VSRAM_MDFE_OC_LP_EN_MASK                  0x1
#define PMIC_RG_VSRAM_MDFE_OC_LP_EN_SHIFT                 4
#define PMIC_RG_VSRAM_MDFE_ULP_IQ_CLAMP_EN_ADDR           \
	MT6363_VSRAM_MDFE_ANA_CON0
#define PMIC_RG_VSRAM_MDFE_ULP_IQ_CLAMP_EN_MASK           0x1
#define PMIC_RG_VSRAM_MDFE_ULP_IQ_CLAMP_EN_SHIFT          5
#define PMIC_RG_VSRAM_MDFE_ULP_BIASX2_EN_ADDR             \
	MT6363_VSRAM_MDFE_ANA_CON0
#define PMIC_RG_VSRAM_MDFE_ULP_BIASX2_EN_MASK             0x1
#define PMIC_RG_VSRAM_MDFE_ULP_BIASX2_EN_SHIFT            6
#define PMIC_RG_VSRAM_MDFE_MEASURE_FT_EN_ADDR             \
	MT6363_VSRAM_MDFE_ANA_CON0
#define PMIC_RG_VSRAM_MDFE_MEASURE_FT_EN_MASK             0x1
#define PMIC_RG_VSRAM_MDFE_MEASURE_FT_EN_SHIFT            7
#define PMIC_RGS_VSRAM_MDFE_OC_STATUS_ADDR                \
	MT6363_VSRAM_MDFE_ANA_CON1
#define PMIC_RGS_VSRAM_MDFE_OC_STATUS_MASK                0x1
#define PMIC_RGS_VSRAM_MDFE_OC_STATUS_SHIFT               0
#define PMIC_RG_VSRAM_MDFE_NDIS_SEL_ADDR                  \
	MT6363_VSRAM_MDFE_ANA_CON1
#define PMIC_RG_VSRAM_MDFE_NDIS_SEL_MASK                  0x3
#define PMIC_RG_VSRAM_MDFE_NDIS_SEL_SHIFT                 1
#define PMIC_RGS_VSRAM_MDFE_PG_STATUS_ADDR                \
	MT6363_VSRAM_MDFE_ANA_CON1
#define PMIC_RGS_VSRAM_MDFE_PG_STATUS_MASK                0x1
#define PMIC_RGS_VSRAM_MDFE_PG_STATUS_SHIFT               3
#define PMIC_RG_VSRAM_MODEM_NDIS_EN_ADDR                  \
	MT6363_VSRAM_MODEM_ANA_CON0
#define PMIC_RG_VSRAM_MODEM_NDIS_EN_MASK                  0x1
#define PMIC_RG_VSRAM_MODEM_NDIS_EN_SHIFT                 0
#define PMIC_RG_VSRAM_MODEM_RSV_1_ADDR                    \
	MT6363_VSRAM_MODEM_ANA_CON0
#define PMIC_RG_VSRAM_MODEM_RSV_1_MASK                    0x1
#define PMIC_RG_VSRAM_MODEM_RSV_1_SHIFT                   1
#define PMIC_RG_VSRAM_MODEM_NDIS_PLCUR_ADDR               \
	MT6363_VSRAM_MODEM_ANA_CON0
#define PMIC_RG_VSRAM_MODEM_NDIS_PLCUR_MASK               0x3
#define PMIC_RG_VSRAM_MODEM_NDIS_PLCUR_SHIFT              2
#define PMIC_RG_VSRAM_MODEM_OC_LP_EN_ADDR                 \
	MT6363_VSRAM_MODEM_ANA_CON0
#define PMIC_RG_VSRAM_MODEM_OC_LP_EN_MASK                 0x1
#define PMIC_RG_VSRAM_MODEM_OC_LP_EN_SHIFT                4
#define PMIC_RG_VSRAM_MODEM_ULP_IQ_CLAMP_EN_ADDR          \
	MT6363_VSRAM_MODEM_ANA_CON0
#define PMIC_RG_VSRAM_MODEM_ULP_IQ_CLAMP_EN_MASK          0x1
#define PMIC_RG_VSRAM_MODEM_ULP_IQ_CLAMP_EN_SHIFT         5
#define PMIC_RG_VSRAM_MODEM_ULP_BIASX2_EN_ADDR            \
	MT6363_VSRAM_MODEM_ANA_CON0
#define PMIC_RG_VSRAM_MODEM_ULP_BIASX2_EN_MASK            0x1
#define PMIC_RG_VSRAM_MODEM_ULP_BIASX2_EN_SHIFT           6
#define PMIC_RG_VSRAM_MODEM_MEASURE_FT_EN_ADDR            \
	MT6363_VSRAM_MODEM_ANA_CON0
#define PMIC_RG_VSRAM_MODEM_MEASURE_FT_EN_MASK            0x1
#define PMIC_RG_VSRAM_MODEM_MEASURE_FT_EN_SHIFT           7
#define PMIC_RGS_VSRAM_MODEM_OC_STATUS_ADDR               \
	MT6363_VSRAM_MODEM_ANA_CON1
#define PMIC_RGS_VSRAM_MODEM_OC_STATUS_MASK               0x1
#define PMIC_RGS_VSRAM_MODEM_OC_STATUS_SHIFT              0
#define PMIC_RG_VSRAM_MODEM_NDIS_SEL_ADDR                 \
	MT6363_VSRAM_MODEM_ANA_CON1
#define PMIC_RG_VSRAM_MODEM_NDIS_SEL_MASK                 0x3
#define PMIC_RG_VSRAM_MODEM_NDIS_SEL_SHIFT                1
#define PMIC_RGS_VSRAM_MODEM_PG_STATUS_ADDR               \
	MT6363_VSRAM_MODEM_ANA_CON1
#define PMIC_RGS_VSRAM_MODEM_PG_STATUS_MASK               0x1
#define PMIC_RGS_VSRAM_MODEM_PG_STATUS_SHIFT              3
#define PMIC_RG_SLDO10_RSV_ADDR                           \
	MT6363_SLDO10_ANA_CON0
#define PMIC_RG_SLDO10_RSV_MASK                           0x3F
#define PMIC_RG_SLDO10_RSV_SHIFT                          0
#define PMIC_RG_SLDO10_MUX_OUT_PULL_L_EN_ADDR             \
	MT6363_SLDO10_ANA_CON0
#define PMIC_RG_SLDO10_MUX_OUT_PULL_L_EN_MASK             0x1
#define PMIC_RG_SLDO10_MUX_OUT_PULL_L_EN_SHIFT            6
#define PMIC_LDO_ANA1_ELR_LEN_ADDR                        \
	MT6363_LDO_ANA1_ELR_NUM
#define PMIC_LDO_ANA1_ELR_LEN_MASK                        0xFF
#define PMIC_LDO_ANA1_ELR_LEN_SHIFT                       0
#define PMIC_RG_VCN13_VO_F_TRIM_ADDR                      \
	MT6363_VCN13_ELR_0
#define PMIC_RG_VCN13_VO_F_TRIM_MASK                      0x1
#define PMIC_RG_VCN13_VO_F_TRIM_SHIFT                     0
#define PMIC_RG_VCN13_VOTRIM_ADDR                         \
	MT6363_VCN13_ELR_0
#define PMIC_RG_VCN13_VOTRIM_MASK                         0xF
#define PMIC_RG_VCN13_VOTRIM_SHIFT                        1
#define PMIC_RG_VCN13_OC_TRIM_ADDR                        \
	MT6363_VCN13_ELR_0
#define PMIC_RG_VCN13_OC_TRIM_MASK                        0x7
#define PMIC_RG_VCN13_OC_TRIM_SHIFT                       5
#define PMIC_RG_VUFS12_VO_F_TRIM_ADDR                     \
	MT6363_VCN13_ELR_1
#define PMIC_RG_VUFS12_VO_F_TRIM_MASK                     0x1
#define PMIC_RG_VUFS12_VO_F_TRIM_SHIFT                    0
#define PMIC_RG_VUFS12_VOTRIM_ADDR                        \
	MT6363_VCN13_ELR_1
#define PMIC_RG_VUFS12_VOTRIM_MASK                        0xF
#define PMIC_RG_VUFS12_VOTRIM_SHIFT                       1
#define PMIC_RG_VUFS12_OC_TRIM_ADDR                       \
	MT6363_VCN13_ELR_1
#define PMIC_RG_VUFS12_OC_TRIM_MASK                       0x7
#define PMIC_RG_VUFS12_OC_TRIM_SHIFT                      5
#define PMIC_RG_VA12_1_VO_F_TRIM_ADDR                     \
	MT6363_VCN13_ELR_2
#define PMIC_RG_VA12_1_VO_F_TRIM_MASK                     0x1
#define PMIC_RG_VA12_1_VO_F_TRIM_SHIFT                    0
#define PMIC_RG_VA12_1_VOTRIM_ADDR                        \
	MT6363_VCN13_ELR_2
#define PMIC_RG_VA12_1_VOTRIM_MASK                        0xF
#define PMIC_RG_VA12_1_VOTRIM_SHIFT                       1
#define PMIC_RG_VA12_1_OC_TRIM_ADDR                       \
	MT6363_VCN13_ELR_2
#define PMIC_RG_VA12_1_OC_TRIM_MASK                       0x7
#define PMIC_RG_VA12_1_OC_TRIM_SHIFT                      5
#define PMIC_RG_VA12_2_VO_F_TRIM_ADDR                     \
	MT6363_VCN13_ELR_3
#define PMIC_RG_VA12_2_VO_F_TRIM_MASK                     0x1
#define PMIC_RG_VA12_2_VO_F_TRIM_SHIFT                    0
#define PMIC_RG_VA12_2_VOTRIM_ADDR                        \
	MT6363_VCN13_ELR_3
#define PMIC_RG_VA12_2_VOTRIM_MASK                        0xF
#define PMIC_RG_VA12_2_VOTRIM_SHIFT                       1
#define PMIC_RG_VA12_2_OC_TRIM_ADDR                       \
	MT6363_VCN13_ELR_3
#define PMIC_RG_VA12_2_OC_TRIM_MASK                       0x7
#define PMIC_RG_VA12_2_OC_TRIM_SHIFT                      5
#define PMIC_RG_VRF12_VO_F_TRIM_ADDR                      \
	MT6363_VCN13_ELR_4
#define PMIC_RG_VRF12_VO_F_TRIM_MASK                      0x1
#define PMIC_RG_VRF12_VO_F_TRIM_SHIFT                     0
#define PMIC_RG_VRF12_VOTRIM_ADDR                         \
	MT6363_VCN13_ELR_4
#define PMIC_RG_VRF12_VOTRIM_MASK                         0xF
#define PMIC_RG_VRF12_VOTRIM_SHIFT                        1
#define PMIC_RG_VRF12_OC_TRIM_ADDR                        \
	MT6363_VCN13_ELR_4
#define PMIC_RG_VRF12_OC_TRIM_MASK                        0x7
#define PMIC_RG_VRF12_OC_TRIM_SHIFT                       5
#define PMIC_RG_VRF13_VO_F_TRIM_ADDR                      \
	MT6363_VCN13_ELR_5
#define PMIC_RG_VRF13_VO_F_TRIM_MASK                      0x1
#define PMIC_RG_VRF13_VO_F_TRIM_SHIFT                     0
#define PMIC_RG_VRF13_VOTRIM_ADDR                         \
	MT6363_VCN13_ELR_5
#define PMIC_RG_VRF13_VOTRIM_MASK                         0xF
#define PMIC_RG_VRF13_VOTRIM_SHIFT                        1
#define PMIC_RG_VRF13_OC_TRIM_ADDR                        \
	MT6363_VCN13_ELR_5
#define PMIC_RG_VRF13_OC_TRIM_MASK                        0x7
#define PMIC_RG_VRF13_OC_TRIM_SHIFT                       5
#define PMIC_RG_VRF09_VO_F_TRIM_ADDR                      \
	MT6363_VCN13_ELR_6
#define PMIC_RG_VRF09_VO_F_TRIM_MASK                      0x1
#define PMIC_RG_VRF09_VO_F_TRIM_SHIFT                     0
#define PMIC_RG_VRF09_VOTRIM_ADDR                         \
	MT6363_VCN13_ELR_6
#define PMIC_RG_VRF09_VOTRIM_MASK                         0xF
#define PMIC_RG_VRF09_VOTRIM_SHIFT                        1
#define PMIC_RG_VRF09_OC_TRIM_ADDR                        \
	MT6363_VCN13_ELR_6
#define PMIC_RG_VRF09_OC_TRIM_MASK                        0x7
#define PMIC_RG_VRF09_OC_TRIM_SHIFT                       5
#define PMIC_RG_VSRAM_CPUB_OC_TRIM_ADDR                   \
	MT6363_VCN13_ELR_7
#define PMIC_RG_VSRAM_CPUB_OC_TRIM_MASK                   0x7
#define PMIC_RG_VSRAM_CPUB_OC_TRIM_SHIFT                  0
#define PMIC_RG_VSRAM_CPUM_OC_TRIM_ADDR                   \
	MT6363_VCN13_ELR_7
#define PMIC_RG_VSRAM_CPUM_OC_TRIM_MASK                   0x7
#define PMIC_RG_VSRAM_CPUM_OC_TRIM_SHIFT                  3
#define PMIC_RG_VSRAM_CPUL_OC_TRIM_ADDR                   \
	MT6363_VCN13_ELR_8
#define PMIC_RG_VSRAM_CPUL_OC_TRIM_MASK                   0x7
#define PMIC_RG_VSRAM_CPUL_OC_TRIM_SHIFT                  0
#define PMIC_RG_VSRAM_APU_OC_TRIM_ADDR                    \
	MT6363_VCN13_ELR_8
#define PMIC_RG_VSRAM_APU_OC_TRIM_MASK                    0x7
#define PMIC_RG_VSRAM_APU_OC_TRIM_SHIFT                   3
#define PMIC_RG_VSRAM_DIGRF_OC_TRIM_ADDR                  \
	MT6363_VCN13_ELR_9
#define PMIC_RG_VSRAM_DIGRF_OC_TRIM_MASK                  0x7
#define PMIC_RG_VSRAM_DIGRF_OC_TRIM_SHIFT                 0
#define PMIC_RG_VSRAM_MDFE_OC_TRIM_ADDR                   \
	MT6363_VCN13_ELR_9
#define PMIC_RG_VSRAM_MDFE_OC_TRIM_MASK                   0x7
#define PMIC_RG_VSRAM_MDFE_OC_TRIM_SHIFT                  3
#define PMIC_RG_VSRAM_MODEM_OC_TRIM_ADDR                  \
	MT6363_VCN13_ELR_10
#define PMIC_RG_VSRAM_MODEM_OC_TRIM_MASK                  0x7
#define PMIC_RG_VSRAM_MODEM_OC_TRIM_SHIFT                 0
#define PMIC_XPP_TOP_ANA_ID_ADDR                          \
	MT6363_XPP_TOP_ANA_ID
#define PMIC_XPP_TOP_ANA_ID_MASK                          0xFF
#define PMIC_XPP_TOP_ANA_ID_SHIFT                         0
#define PMIC_XPP_TOP_DIG_ID_ADDR                          \
	MT6363_XPP_TOP_DIG_ID
#define PMIC_XPP_TOP_DIG_ID_MASK                          0xFF
#define PMIC_XPP_TOP_DIG_ID_SHIFT                         0
#define PMIC_XPP_TOP_ANA_MINOR_REV_ADDR                   \
	MT6363_XPP_TOP_REV0
#define PMIC_XPP_TOP_ANA_MINOR_REV_MASK                   0xF
#define PMIC_XPP_TOP_ANA_MINOR_REV_SHIFT                  0
#define PMIC_XPP_TOP_ANA_MAJOR_REV_ADDR                   \
	MT6363_XPP_TOP_REV0
#define PMIC_XPP_TOP_ANA_MAJOR_REV_MASK                   0xF
#define PMIC_XPP_TOP_ANA_MAJOR_REV_SHIFT                  4
#define PMIC_XPP_TOP_DIG_MINOR_REV_ADDR                   \
	MT6363_XPP_TOP_REV1
#define PMIC_XPP_TOP_DIG_MINOR_REV_MASK                   0xF
#define PMIC_XPP_TOP_DIG_MINOR_REV_SHIFT                  0
#define PMIC_XPP_TOP_DIG_MAJOR_REV_ADDR                   \
	MT6363_XPP_TOP_REV1
#define PMIC_XPP_TOP_DIG_MAJOR_REV_MASK                   0xF
#define PMIC_XPP_TOP_DIG_MAJOR_REV_SHIFT                  4
#define PMIC_XPP_TOP_CBS_ADDR                             \
	MT6363_XPP_TOP_DBI
#define PMIC_XPP_TOP_CBS_MASK                             0x3
#define PMIC_XPP_TOP_CBS_SHIFT                            0
#define PMIC_XPP_TOP_BIX_ADDR                             \
	MT6363_XPP_TOP_DBI
#define PMIC_XPP_TOP_BIX_MASK                             0x3
#define PMIC_XPP_TOP_BIX_SHIFT                            2
#define PMIC_XPP_TOP_ESP_ADDR                             \
	MT6363_XPP_TOP_ESP
#define PMIC_XPP_TOP_ESP_MASK                             0xFF
#define PMIC_XPP_TOP_ESP_SHIFT                            0
#define PMIC_XPP_TOP_FPI_ADDR                             \
	MT6363_XPP_TOP_DXI
#define PMIC_XPP_TOP_FPI_MASK                             0xFF
#define PMIC_XPP_TOP_FPI_SHIFT                            0
#define PMIC_XPP_TOP_CLK_OFFSET_ADDR                      \
	MT6363_XPP_TPM0
#define PMIC_XPP_TOP_CLK_OFFSET_MASK                      0xFF
#define PMIC_XPP_TOP_CLK_OFFSET_SHIFT                     0
#define PMIC_XPP_TOP_RST_OFFSET_ADDR                      \
	MT6363_XPP_TPM1
#define PMIC_XPP_TOP_RST_OFFSET_MASK                      0xFF
#define PMIC_XPP_TOP_RST_OFFSET_SHIFT                     0
#define PMIC_XPP_TOP_INT_OFFSET_ADDR                      \
	MT6363_XPP_TPM2
#define PMIC_XPP_TOP_INT_OFFSET_MASK                      0xFF
#define PMIC_XPP_TOP_INT_OFFSET_SHIFT                     0
#define PMIC_XPP_TOP_INT_LEN_ADDR                         \
	MT6363_XPP_TPM3
#define PMIC_XPP_TOP_INT_LEN_MASK                         0xFF
#define PMIC_XPP_TOP_INT_LEN_SHIFT                        0
#define PMIC_XPP_TEST_OUT_ADDR                            \
	MT6363_XPP_TOP_TEST_OUT
#define PMIC_XPP_TEST_OUT_MASK                            0xFF
#define PMIC_XPP_TEST_OUT_SHIFT                           0
#define PMIC_XPP_MON_GRP_SEL_ADDR                         \
	MT6363_XPP_TOP_TEST_CON0
#define PMIC_XPP_MON_GRP_SEL_MASK                         0xFF
#define PMIC_XPP_MON_GRP_SEL_SHIFT                        0
#define PMIC_XPP_MON_FLAG_SEL_ADDR                        \
	MT6363_XPP_TOP_TEST_CON1
#define PMIC_XPP_MON_FLAG_SEL_MASK                        0xFF
#define PMIC_XPP_MON_FLAG_SEL_SHIFT                       0
#define PMIC_RG_DRV_ISINK0_CK_PDN_ADDR                    \
	MT6363_XPP_TOP_CKPDN_CON0
#define PMIC_RG_DRV_ISINK0_CK_PDN_MASK                    0x1
#define PMIC_RG_DRV_ISINK0_CK_PDN_SHIFT                   0
#define PMIC_RG_DRV_ISINK1_CK_PDN_ADDR                    \
	MT6363_XPP_TOP_CKPDN_CON0
#define PMIC_RG_DRV_ISINK1_CK_PDN_MASK                    0x1
#define PMIC_RG_DRV_ISINK1_CK_PDN_SHIFT                   1
#define PMIC_RG_DRV_ISINK2_CK_PDN_ADDR                    \
	MT6363_XPP_TOP_CKPDN_CON0
#define PMIC_RG_DRV_ISINK2_CK_PDN_MASK                    0x1
#define PMIC_RG_DRV_ISINK2_CK_PDN_SHIFT                   2
#define PMIC_RG_DRV_ISINK3_CK_PDN_ADDR                    \
	MT6363_XPP_TOP_CKPDN_CON0
#define PMIC_RG_DRV_ISINK3_CK_PDN_MASK                    0x1
#define PMIC_RG_DRV_ISINK3_CK_PDN_SHIFT                   3
#define PMIC_RG_DRV_128K_CK_PDN_ADDR                      \
	MT6363_XPP_TOP_CKPDN_CON0
#define PMIC_RG_DRV_128K_CK_PDN_MASK                      0x1
#define PMIC_RG_DRV_128K_CK_PDN_SHIFT                     4
#define PMIC_RG_DRV_CHRIND_CK_PDN_ADDR                    \
	MT6363_XPP_TOP_CKPDN_CON0
#define PMIC_RG_DRV_CHRIND_CK_PDN_MASK                    0x1
#define PMIC_RG_DRV_CHRIND_CK_PDN_SHIFT                   5
#define PMIC_RG_DRV_ISINK5_CK_PDN_ADDR                    \
	MT6363_XPP_TOP_CKPDN_CON0
#define PMIC_RG_DRV_ISINK5_CK_PDN_MASK                    0x1
#define PMIC_RG_DRV_ISINK5_CK_PDN_SHIFT                   6
#define PMIC_RG_DRV_ISINK4_CK_PDN_ADDR                    \
	MT6363_XPP_TOP_CKPDN_CON0
#define PMIC_RG_DRV_ISINK4_CK_PDN_MASK                    0x1
#define PMIC_RG_DRV_ISINK4_CK_PDN_SHIFT                   7
#define PMIC_XPP_TOP_CKPDN_CON0_SET_ADDR                  \
	MT6363_XPP_TOP_CKPDN_CON0_SET
#define PMIC_XPP_TOP_CKPDN_CON0_SET_MASK                  0xFF
#define PMIC_XPP_TOP_CKPDN_CON0_SET_SHIFT                 0
#define PMIC_XPP_TOP_CKPDN_CON0_CLR_ADDR                  \
	MT6363_XPP_TOP_CKPDN_CON0_CLR
#define PMIC_XPP_TOP_CKPDN_CON0_CLR_MASK                  0xFF
#define PMIC_XPP_TOP_CKPDN_CON0_CLR_SHIFT                 0
#define PMIC_BST_32K_CK_RSV_ADDR                          \
	MT6363_XPP_TOP_CK_CON0
#define PMIC_BST_32K_CK_RSV_MASK                          0x1
#define PMIC_BST_32K_CK_RSV_SHIFT                         0
#define PMIC_RG_DRIVER_BL_RST_ADDR                        \
	MT6363_XPP_TOP_RST_CON0
#define PMIC_RG_DRIVER_BL_RST_MASK                        0x1
#define PMIC_RG_DRIVER_BL_RST_SHIFT                       0
#define PMIC_RG_DRIVER_CI_RST_ADDR                        \
	MT6363_XPP_TOP_RST_CON0
#define PMIC_RG_DRIVER_CI_RST_MASK                        0x1
#define PMIC_RG_DRIVER_CI_RST_SHIFT                       1
#define PMIC_XPP_TOP_RST_CON0_SET_ADDR                    \
	MT6363_XPP_TOP_RST_CON0_SET
#define PMIC_XPP_TOP_RST_CON0_SET_MASK                    0xFF
#define PMIC_XPP_TOP_RST_CON0_SET_SHIFT                   0
#define PMIC_XPP_TOP_RST_CON0_CLR_ADDR                    \
	MT6363_XPP_TOP_RST_CON0_CLR
#define PMIC_XPP_TOP_RST_CON0_CLR_MASK                    0xFF
#define PMIC_XPP_TOP_RST_CON0_CLR_SHIFT                   0
#define PMIC_RG_DRIVER_BL_BANK_RST_ADDR                   \
	MT6363_XPP_TOP_RST_BANK_CON0
#define PMIC_RG_DRIVER_BL_BANK_RST_MASK                   0x1
#define PMIC_RG_DRIVER_BL_BANK_RST_SHIFT                  0
#define PMIC_RG_DRIVER_CI_BANK_RST_ADDR                   \
	MT6363_XPP_TOP_RST_BANK_CON0
#define PMIC_RG_DRIVER_CI_BANK_RST_MASK                   0x1
#define PMIC_RG_DRIVER_CI_BANK_RST_SHIFT                  1
#define PMIC_RG_DRIVER_DL_BANK_RST_ADDR                   \
	MT6363_XPP_TOP_RST_BANK_CON0
#define PMIC_RG_DRIVER_DL_BANK_RST_MASK                   0x1
#define PMIC_RG_DRIVER_DL_BANK_RST_SHIFT                  2
#define PMIC_XPP_TOP_RST_BANK_CON0_SET_ADDR               \
	MT6363_XPP_TOP_RST_BANK_CON0_SET
#define PMIC_XPP_TOP_RST_BANK_CON0_SET_MASK               0xFF
#define PMIC_XPP_TOP_RST_BANK_CON0_SET_SHIFT              0
#define PMIC_XPP_TOP_RST_BANK_CON0_CLR_ADDR               \
	MT6363_XPP_TOP_RST_BANK_CON0_CLR
#define PMIC_XPP_TOP_RST_BANK_CON0_CLR_MASK               0xFF
#define PMIC_XPP_TOP_RST_BANK_CON0_CLR_SHIFT              0
#define PMIC_DRIVER_DL_ANA_ID_ADDR                        \
	MT6363_DRIVER_DL_DSN_ANA_ID
#define PMIC_DRIVER_DL_ANA_ID_MASK                        0xFF
#define PMIC_DRIVER_DL_ANA_ID_SHIFT                       0
#define PMIC_DRIVER_DL_DIG_ID_ADDR                        \
	MT6363_DRIVER_DL_DSN_DIG_ID
#define PMIC_DRIVER_DL_DIG_ID_MASK                        0xFF
#define PMIC_DRIVER_DL_DIG_ID_SHIFT                       0
#define PMIC_DRIVER_DL_ANA_MINOR_REV_ADDR                 \
	MT6363_DRIVER_DL_DSN_REV0
#define PMIC_DRIVER_DL_ANA_MINOR_REV_MASK                 0xF
#define PMIC_DRIVER_DL_ANA_MINOR_REV_SHIFT                0
#define PMIC_DRIVER_DL_ANA_MAJOR_REV_ADDR                 \
	MT6363_DRIVER_DL_DSN_REV0
#define PMIC_DRIVER_DL_ANA_MAJOR_REV_MASK                 0xF
#define PMIC_DRIVER_DL_ANA_MAJOR_REV_SHIFT                4
#define PMIC_DRIVER_DL_DIG_MINOR_REV_ADDR                 \
	MT6363_DRIVER_DL_DSN_REV1
#define PMIC_DRIVER_DL_DIG_MINOR_REV_MASK                 0xF
#define PMIC_DRIVER_DL_DIG_MINOR_REV_SHIFT                0
#define PMIC_DRIVER_DL_DIG_MAJOR_REV_ADDR                 \
	MT6363_DRIVER_DL_DSN_REV1
#define PMIC_DRIVER_DL_DIG_MAJOR_REV_MASK                 0xF
#define PMIC_DRIVER_DL_DIG_MAJOR_REV_SHIFT                4
#define PMIC_DRIVER_DL_DSN_CBS_ADDR                       \
	MT6363_DRIVER_DL_DSN_DBI
#define PMIC_DRIVER_DL_DSN_CBS_MASK                       0x3
#define PMIC_DRIVER_DL_DSN_CBS_SHIFT                      0
#define PMIC_DRIVER_DL_DSN_BIX_ADDR                       \
	MT6363_DRIVER_DL_DSN_DBI
#define PMIC_DRIVER_DL_DSN_BIX_MASK                       0x3
#define PMIC_DRIVER_DL_DSN_BIX_SHIFT                      2
#define PMIC_DRIVER_DL_DSN_ESP_ADDR                       \
	MT6363_DRIVER_DL_DSN_ESP
#define PMIC_DRIVER_DL_DSN_ESP_MASK                       0xFF
#define PMIC_DRIVER_DL_DSN_ESP_SHIFT                      0
#define PMIC_DRIVER_DL_DSN_FPI_ADDR                       \
	MT6363_DRIVER_DL_DSN_DXI
#define PMIC_DRIVER_DL_DSN_FPI_MASK                       0xFF
#define PMIC_DRIVER_DL_DSN_FPI_SHIFT                      0
#define PMIC_EN0_GPIO_SEL_ADDR                            \
	MT6363_DRIVER_DL_ISINK0_CON0
#define PMIC_EN0_GPIO_SEL_MASK                            0x1
#define PMIC_EN0_GPIO_SEL_SHIFT                           0
#define PMIC_BIAS0_GPIO_SEL_ADDR                          \
	MT6363_DRIVER_DL_ISINK0_CON0
#define PMIC_BIAS0_GPIO_SEL_MASK                          0x1
#define PMIC_BIAS0_GPIO_SEL_SHIFT                         1
#define PMIC_STEP0_GPIO_SEL_ADDR                          \
	MT6363_DRIVER_DL_ISINK0_CON0
#define PMIC_STEP0_GPIO_SEL_MASK                          0x1
#define PMIC_STEP0_GPIO_SEL_SHIFT                         2
#define PMIC_CHOP0_GPIO_SEL_ADDR                          \
	MT6363_DRIVER_DL_ISINK0_CON0
#define PMIC_CHOP0_GPIO_SEL_MASK                          0x1
#define PMIC_CHOP0_GPIO_SEL_SHIFT                         3
#define PMIC_ISINK_CH0_STEP_ADDR                          \
	MT6363_DRIVER_DL_ISINK0_CON0
#define PMIC_ISINK_CH0_STEP_MASK                          0x7
#define PMIC_ISINK_CH0_STEP_SHIFT                         5
#define PMIC_EN1_GPIO_SEL_ADDR                            \
	MT6363_DRIVER_DL_ISINK1_CON0
#define PMIC_EN1_GPIO_SEL_MASK                            0x1
#define PMIC_EN1_GPIO_SEL_SHIFT                           0
#define PMIC_BIAS1_GPIO_SEL_ADDR                          \
	MT6363_DRIVER_DL_ISINK1_CON0
#define PMIC_BIAS1_GPIO_SEL_MASK                          0x1
#define PMIC_BIAS1_GPIO_SEL_SHIFT                         1
#define PMIC_STEP1_GPIO_SEL_ADDR                          \
	MT6363_DRIVER_DL_ISINK1_CON0
#define PMIC_STEP1_GPIO_SEL_MASK                          0x1
#define PMIC_STEP1_GPIO_SEL_SHIFT                         2
#define PMIC_CHOP1_GPIO_SEL_ADDR                          \
	MT6363_DRIVER_DL_ISINK1_CON0
#define PMIC_CHOP1_GPIO_SEL_MASK                          0x1
#define PMIC_CHOP1_GPIO_SEL_SHIFT                         3
#define PMIC_ISINK_CH1_STEP_ADDR                          \
	MT6363_DRIVER_DL_ISINK1_CON0
#define PMIC_ISINK_CH1_STEP_MASK                          0x7
#define PMIC_ISINK_CH1_STEP_SHIFT                         5
#define PMIC_EN2_GPIO_SEL_ADDR                            \
	MT6363_DRIVER_DL_ISINK2_CON0
#define PMIC_EN2_GPIO_SEL_MASK                            0x1
#define PMIC_EN2_GPIO_SEL_SHIFT                           0
#define PMIC_BIAS2_GPIO_SEL_ADDR                          \
	MT6363_DRIVER_DL_ISINK2_CON0
#define PMIC_BIAS2_GPIO_SEL_MASK                          0x1
#define PMIC_BIAS2_GPIO_SEL_SHIFT                         1
#define PMIC_STEP2_GPIO_SEL_ADDR                          \
	MT6363_DRIVER_DL_ISINK2_CON0
#define PMIC_STEP2_GPIO_SEL_MASK                          0x1
#define PMIC_STEP2_GPIO_SEL_SHIFT                         2
#define PMIC_CHOP2_GPIO_SEL_ADDR                          \
	MT6363_DRIVER_DL_ISINK2_CON0
#define PMIC_CHOP2_GPIO_SEL_MASK                          0x1
#define PMIC_CHOP2_GPIO_SEL_SHIFT                         3
#define PMIC_ISINK_CH2_STEP_ADDR                          \
	MT6363_DRIVER_DL_ISINK2_CON0
#define PMIC_ISINK_CH2_STEP_MASK                          0x7
#define PMIC_ISINK_CH2_STEP_SHIFT                         5
#define PMIC_EN3_GPIO_SEL_ADDR                            \
	MT6363_DRIVER_DL_ISINK3_CON0
#define PMIC_EN3_GPIO_SEL_MASK                            0x1
#define PMIC_EN3_GPIO_SEL_SHIFT                           0
#define PMIC_BIAS3_GPIO_SEL_ADDR                          \
	MT6363_DRIVER_DL_ISINK3_CON0
#define PMIC_BIAS3_GPIO_SEL_MASK                          0x1
#define PMIC_BIAS3_GPIO_SEL_SHIFT                         1
#define PMIC_STEP3_GPIO_SEL_ADDR                          \
	MT6363_DRIVER_DL_ISINK3_CON0
#define PMIC_STEP3_GPIO_SEL_MASK                          0x1
#define PMIC_STEP3_GPIO_SEL_SHIFT                         2
#define PMIC_CHOP3_GPIO_SEL_ADDR                          \
	MT6363_DRIVER_DL_ISINK3_CON0
#define PMIC_CHOP3_GPIO_SEL_MASK                          0x1
#define PMIC_CHOP3_GPIO_SEL_SHIFT                         3
#define PMIC_ISINK_CH3_STEP_ADDR                          \
	MT6363_DRIVER_DL_ISINK3_CON0
#define PMIC_ISINK_CH3_STEP_MASK                          0x7
#define PMIC_ISINK_CH3_STEP_SHIFT                         5
#define PMIC_ISINK3_CHOP_EN_ADDR                          \
	MT6363_ISINK_EN_CTRL0
#define PMIC_ISINK3_CHOP_EN_MASK                          0x1
#define PMIC_ISINK3_CHOP_EN_SHIFT                         0
#define PMIC_ISINK2_CHOP_EN_ADDR                          \
	MT6363_ISINK_EN_CTRL0
#define PMIC_ISINK2_CHOP_EN_MASK                          0x1
#define PMIC_ISINK2_CHOP_EN_SHIFT                         1
#define PMIC_ISINK1_CHOP_EN_ADDR                          \
	MT6363_ISINK_EN_CTRL0
#define PMIC_ISINK1_CHOP_EN_MASK                          0x1
#define PMIC_ISINK1_CHOP_EN_SHIFT                         2
#define PMIC_ISINK0_CHOP_EN_ADDR                          \
	MT6363_ISINK_EN_CTRL0
#define PMIC_ISINK0_CHOP_EN_MASK                          0x1
#define PMIC_ISINK0_CHOP_EN_SHIFT                         3
#define PMIC_ISINK_CH3_BIAS_EN_ADDR                       \
	MT6363_ISINK_EN_CTRL0
#define PMIC_ISINK_CH3_BIAS_EN_MASK                       0x1
#define PMIC_ISINK_CH3_BIAS_EN_SHIFT                      4
#define PMIC_ISINK_CH2_BIAS_EN_ADDR                       \
	MT6363_ISINK_EN_CTRL0
#define PMIC_ISINK_CH2_BIAS_EN_MASK                       0x1
#define PMIC_ISINK_CH2_BIAS_EN_SHIFT                      5
#define PMIC_ISINK_CH1_BIAS_EN_ADDR                       \
	MT6363_ISINK_EN_CTRL0
#define PMIC_ISINK_CH1_BIAS_EN_MASK                       0x1
#define PMIC_ISINK_CH1_BIAS_EN_SHIFT                      6
#define PMIC_ISINK_CH0_BIAS_EN_ADDR                       \
	MT6363_ISINK_EN_CTRL0
#define PMIC_ISINK_CH0_BIAS_EN_MASK                       0x1
#define PMIC_ISINK_CH0_BIAS_EN_SHIFT                      7
#define PMIC_ISINK_CH3_EN_ADDR                            \
	MT6363_ISINK_EN_CTRL1
#define PMIC_ISINK_CH3_EN_MASK                            0x1
#define PMIC_ISINK_CH3_EN_SHIFT                           4
#define PMIC_ISINK_CH2_EN_ADDR                            \
	MT6363_ISINK_EN_CTRL1
#define PMIC_ISINK_CH2_EN_MASK                            0x1
#define PMIC_ISINK_CH2_EN_SHIFT                           5
#define PMIC_ISINK_CH1_EN_ADDR                            \
	MT6363_ISINK_EN_CTRL1
#define PMIC_ISINK_CH1_EN_MASK                            0x1
#define PMIC_ISINK_CH1_EN_SHIFT                           6
#define PMIC_ISINK_CH0_EN_ADDR                            \
	MT6363_ISINK_EN_CTRL1
#define PMIC_ISINK_CH0_EN_MASK                            0x1
#define PMIC_ISINK_CH0_EN_SHIFT                           7
#define PMIC_ISINK_DIM_DUTY_RESERVE_SEL_ADDR              \
	MT6363_ISINK_DIM_DUTY_RES
#define PMIC_ISINK_DIM_DUTY_RESERVE_SEL_MASK              0x7
#define PMIC_ISINK_DIM_DUTY_RESERVE_SEL_SHIFT             5
#define PMIC_AD_ISINK3_STATUS_ADDR                        \
	MT6363_ISINK_ANA1
#define PMIC_AD_ISINK3_STATUS_MASK                        0x1
#define PMIC_AD_ISINK3_STATUS_SHIFT                       4
#define PMIC_AD_ISINK2_STATUS_ADDR                        \
	MT6363_ISINK_ANA1
#define PMIC_AD_ISINK2_STATUS_MASK                        0x1
#define PMIC_AD_ISINK2_STATUS_SHIFT                       5
#define PMIC_AD_ISINK1_STATUS_ADDR                        \
	MT6363_ISINK_ANA1
#define PMIC_AD_ISINK1_STATUS_MASK                        0x1
#define PMIC_AD_ISINK1_STATUS_SHIFT                       6
#define PMIC_AD_ISINK0_STATUS_ADDR                        \
	MT6363_ISINK_ANA1
#define PMIC_AD_ISINK0_STATUS_MASK                        0x1
#define PMIC_AD_ISINK0_STATUS_SHIFT                       7
#define PMIC_DA_ISINK0_EN_ADDR                            \
	MT6363_ISINK0_ANA_CON0
#define PMIC_DA_ISINK0_EN_MASK                            0x1
#define PMIC_DA_ISINK0_EN_SHIFT                           0
#define PMIC_DA_ISINK0_BIAS_EN_ADDR                       \
	MT6363_ISINK0_ANA_CON0
#define PMIC_DA_ISINK0_BIAS_EN_MASK                       0x1
#define PMIC_DA_ISINK0_BIAS_EN_SHIFT                      1
#define PMIC_DA_ISINK0_CHOP_CLK_ADDR                      \
	MT6363_ISINK0_ANA_CON0
#define PMIC_DA_ISINK0_CHOP_CLK_MASK                      0x1
#define PMIC_DA_ISINK0_CHOP_CLK_SHIFT                     2
#define PMIC_DA_ISINK0_STEP_ADDR                          \
	MT6363_ISINK0_ANA_CON0
#define PMIC_DA_ISINK0_STEP_MASK                          0x7
#define PMIC_DA_ISINK0_STEP_SHIFT                         3
#define PMIC_DA_ISINK1_EN_ADDR                            \
	MT6363_ISINK1_ANA_CON0
#define PMIC_DA_ISINK1_EN_MASK                            0x1
#define PMIC_DA_ISINK1_EN_SHIFT                           0
#define PMIC_DA_ISINK1_BIAS_EN_ADDR                       \
	MT6363_ISINK1_ANA_CON0
#define PMIC_DA_ISINK1_BIAS_EN_MASK                       0x1
#define PMIC_DA_ISINK1_BIAS_EN_SHIFT                      1
#define PMIC_DA_ISINK1_CHOP_CLK_ADDR                      \
	MT6363_ISINK1_ANA_CON0
#define PMIC_DA_ISINK1_CHOP_CLK_MASK                      0x1
#define PMIC_DA_ISINK1_CHOP_CLK_SHIFT                     2
#define PMIC_DA_ISINK1_STEP_ADDR                          \
	MT6363_ISINK1_ANA_CON0
#define PMIC_DA_ISINK1_STEP_MASK                          0x7
#define PMIC_DA_ISINK1_STEP_SHIFT                         3
#define PMIC_DA_ISINK2_EN_ADDR                            \
	MT6363_ISINK2_ANA_CON0
#define PMIC_DA_ISINK2_EN_MASK                            0x1
#define PMIC_DA_ISINK2_EN_SHIFT                           0
#define PMIC_DA_ISINK2_BIAS_EN_ADDR                       \
	MT6363_ISINK2_ANA_CON0
#define PMIC_DA_ISINK2_BIAS_EN_MASK                       0x1
#define PMIC_DA_ISINK2_BIAS_EN_SHIFT                      1
#define PMIC_DA_ISINK2_CHOP_CLK_ADDR                      \
	MT6363_ISINK2_ANA_CON0
#define PMIC_DA_ISINK2_CHOP_CLK_MASK                      0x1
#define PMIC_DA_ISINK2_CHOP_CLK_SHIFT                     2
#define PMIC_DA_ISINK2_STEP_ADDR                          \
	MT6363_ISINK2_ANA_CON0
#define PMIC_DA_ISINK2_STEP_MASK                          0x7
#define PMIC_DA_ISINK2_STEP_SHIFT                         3
#define PMIC_DA_ISINK3_EN_ADDR                            \
	MT6363_ISINK3_ANA_CON0
#define PMIC_DA_ISINK3_EN_MASK                            0x1
#define PMIC_DA_ISINK3_EN_SHIFT                           0
#define PMIC_DA_ISINK3_BIAS_EN_ADDR                       \
	MT6363_ISINK3_ANA_CON0
#define PMIC_DA_ISINK3_BIAS_EN_MASK                       0x1
#define PMIC_DA_ISINK3_BIAS_EN_SHIFT                      1
#define PMIC_DA_ISINK3_CHOP_CLK_ADDR                      \
	MT6363_ISINK3_ANA_CON0
#define PMIC_DA_ISINK3_CHOP_CLK_MASK                      0x1
#define PMIC_DA_ISINK3_CHOP_CLK_SHIFT                     2
#define PMIC_DA_ISINK3_STEP_ADDR                          \
	MT6363_ISINK3_ANA_CON0
#define PMIC_DA_ISINK3_STEP_MASK                          0x7
#define PMIC_DA_ISINK3_STEP_SHIFT                         3
#define PMIC_RG_ISINK_TRIM_EN_ADDR                        \
	MT6363_DUMMYLOAD_ANA_CON0
#define PMIC_RG_ISINK_TRIM_EN_MASK                        0x1
#define PMIC_RG_ISINK_TRIM_EN_SHIFT                       0
#define PMIC_RG_ISINK_TRIM_SEL_ADDR                       \
	MT6363_DUMMYLOAD_ANA_CON0
#define PMIC_RG_ISINK_TRIM_SEL_MASK                       0x7
#define PMIC_RG_ISINK_TRIM_SEL_SHIFT                      1
#define PMIC_RG_ISINK_RSV_ADDR                            \
	MT6363_DUMMYLOAD_ANA_CON0
#define PMIC_RG_ISINK_RSV_MASK                            0xF
#define PMIC_RG_ISINK_RSV_SHIFT                           4
#define PMIC_RG_ISINK0_CHOP_EN_ADDR                       \
	MT6363_DUMMYLOAD_ANA_CON1
#define PMIC_RG_ISINK0_CHOP_EN_MASK                       0x1
#define PMIC_RG_ISINK0_CHOP_EN_SHIFT                      0
#define PMIC_RG_ISINK1_CHOP_EN_ADDR                       \
	MT6363_DUMMYLOAD_ANA_CON1
#define PMIC_RG_ISINK1_CHOP_EN_MASK                       0x1
#define PMIC_RG_ISINK1_CHOP_EN_SHIFT                      1
#define PMIC_RG_ISINK2_CHOP_EN_ADDR                       \
	MT6363_DUMMYLOAD_ANA_CON1
#define PMIC_RG_ISINK2_CHOP_EN_MASK                       0x1
#define PMIC_RG_ISINK2_CHOP_EN_SHIFT                      2
#define PMIC_RG_ISINK3_CHOP_EN_ADDR                       \
	MT6363_DUMMYLOAD_ANA_CON1
#define PMIC_RG_ISINK3_CHOP_EN_MASK                       0x1
#define PMIC_RG_ISINK3_CHOP_EN_SHIFT                      3
#define PMIC_RG_ISINK0_DOUBLE_ADDR                        \
	MT6363_DUMMYLOAD_ANA_CON1
#define PMIC_RG_ISINK0_DOUBLE_MASK                        0x1
#define PMIC_RG_ISINK0_DOUBLE_SHIFT                       4
#define PMIC_RG_ISINK1_DOUBLE_ADDR                        \
	MT6363_DUMMYLOAD_ANA_CON1
#define PMIC_RG_ISINK1_DOUBLE_MASK                        0x1
#define PMIC_RG_ISINK1_DOUBLE_SHIFT                       5
#define PMIC_RG_ISINK2_DOUBLE_ADDR                        \
	MT6363_DUMMYLOAD_ANA_CON1
#define PMIC_RG_ISINK2_DOUBLE_MASK                        0x1
#define PMIC_RG_ISINK2_DOUBLE_SHIFT                       6
#define PMIC_RG_ISINK3_DOUBLE_ADDR                        \
	MT6363_DUMMYLOAD_ANA_CON1
#define PMIC_RG_ISINK3_DOUBLE_MASK                        0x1
#define PMIC_RG_ISINK3_DOUBLE_SHIFT                       7
#define PMIC_DRIVER_DL_ELR_LEN_ADDR                       \
	MT6363_DRIVER_DL_ELR_NUM
#define PMIC_DRIVER_DL_ELR_LEN_MASK                       0xFF
#define PMIC_DRIVER_DL_ELR_LEN_SHIFT                      0
#define PMIC_RG_ISINK_TRIM_BIAS_ADDR                      \
	MT6363_DUMMYLOAD_ELR_0
#define PMIC_RG_ISINK_TRIM_BIAS_MASK                      0x7
#define PMIC_RG_ISINK_TRIM_BIAS_SHIFT                     0

enum PMU_FLAGS_LIST {
	PMIC_TOP_PSINT_ANA_ID,
	PMIC_TOP_PSINT_DIG_ID,
	PMIC_TOP_PSINT_ANA_MINOR_REV,
	PMIC_TOP_PSINT_ANA_MAJOR_REV,
	PMIC_TOP_PSINT_DIG_MINOR_REV,
	PMIC_TOP_PSINT_DIG_MAJOR_REV,
	PMIC_TOP_PSINT_DSN_CBS,
	PMIC_TOP_PSINT_DSN_BIX,
	PMIC_TOP_PSINT_DSN_ESP,
	PMIC_TOP_PSINT_DSN_FPI,
	PMIC_TOP_PSINT_DSN_DXI,
	PMIC_HWCID0,
	PMIC_HWCID1,
	PMIC_SWCID0,
	PMIC_SWCID1,
	PMIC_STS_PWRKEY,
	PMIC_STS_RTCA,
	PMIC_STS_CHRIN,
	PMIC_STS_SPAR,
	PMIC_STS_RBOOT,
	PMIC_STS_RTC_INT,
	PMIC_STS_BWDT,
	PMIC_STS_DDLO,
	PMIC_STS_WDT,
	PMIC_STS_PUPSRC,
	PMIC_STS_KEYPWR,
	PMIC_STS_PKSP,
	PMIC_STS_OVLO,
	PMIC_STS_UVLO_VBB,
	PMIC_STS_UVLO,
	PMIC_STS_PGFAIL,
	PMIC_STS_PSOC,
	PMIC_STS_THRDN,
	PMIC_STS_WRST,
	PMIC_STS_CRST,
	PMIC_STS_PKEYLP,
	PMIC_STS_NORMOFF,
	PMIC_STS_PMICWDT_TMR2,
	PMIC_STS_PMICWDT_TMR1,
	PMIC_STS_THR_LOC,
	PMIC_STS_PDN_MODE0,
	PMIC_STS_PDN_MODE1,
	PMIC_STS_PDN_MODE2,
	PMIC_RG_POFFSTS_CLR,
	PMIC_RG_PONSTS_CLR,
	PMIC_PMU_THERMAL_DEB,
	PMIC_STRUP_THERMAL_STATUS,
	PMIC_RG_SRCLKEN_IN0_EN,
	PMIC_RG_SRCLKEN_IN0_HW_MODE,
	PMIC_RG_SRCLKEN_IN1_EN,
	PMIC_RG_SRCLKEN_IN1_HW_MODE,
	PMIC_RG_SRCLKEN_IN_SYNC_EN,
	PMIC_RG_OSC_EN_AUTO_OFF,
	PMIC_TEST_OUT0,
	PMIC_TEST_OUT1,
	PMIC_RG_MON_GRP_SEL,
	PMIC_RG_MON_FLAG_SEL,
	PMIC_RG_NANDTREE_MODE,
	PMIC_RG_TEST_AUXADC,
	PMIC_RG_EFUSE_MODE,
	PMIC_RG_TEST_STRUP,
	PMIC_RG_MON_OUT_SEL,
	PMIC_RG_TEST_CON3_RSV,
	PMIC_TESTMODE_SW,
	PMIC_PMU_TEST_MODE_SCAN,
	PMIC_PWRKEY_DEB,
	PMIC_CHRDET_DEB,
	PMIC_HOMEKEY_DEB,
	PMIC_HOMEKEY2_DEB,
	PMIC_STS_SPMI_SEQ_OFF,
	PMIC_RG_PMU_TDSEL,
	PMIC_RG_SPMI_TDSEL,
	PMIC_RG_GPIO_TDSEL,
	PMIC_RG_E32CAL_TDSEL,
	PMIC_RG_PMU_RDSEL,
	PMIC_RG_SPMI_RDSEL,
	PMIC_RG_GPIO_RDSEL,
	PMIC_RG_E32CAL_RDSEL,
	PMIC_RG_SMT_WDTRSTB_IN,
	PMIC_RG_SMT_SRCLKEN_IN0,
	PMIC_RG_SMT_SRCLKEN_IN1,
	PMIC_RG_SMT_RTC_32KIN,
	PMIC_RG_SMT_EINT,
	PMIC_RG_SMT_SPMI_M_SCL,
	PMIC_RG_SMT_SPMI_M_SDA,
	PMIC_RG_SMT_SCP_VREQ_VAO,
	PMIC_RG_SMT_GPIO1,
	PMIC_RG_SMT_GPIO2,
	PMIC_RG_SMT_GPIO3,
	PMIC_RG_SMT_GPIO4,
	PMIC_RG_SMT_GPIO5,
	PMIC_RG_SMT_GPIO6,
	PMIC_RG_SMT_GPIO7,
	PMIC_RG_SMT_GPIO8,
	PMIC_RG_SMT_GPIO9,
	PMIC_RG_TOP_RSV0,
	PMIC_RG_TOP_RSV1,
	PMIC_RG_OCTL_SRCLKEN_IN0,
	PMIC_RG_OCTL_SRCLKEN_IN1,
	PMIC_RG_OCTL_RTC_32KIN,
	PMIC_RG_OCTL_EINT,
	PMIC_RG_OCTL_SCP_VREQ_VAO,
	PMIC_RG_OCTL_GPIO1,
	PMIC_RG_OCTL_GPIO2,
	PMIC_RG_OCTL_GPIO3,
	PMIC_RG_OCTL_GPIO4,
	PMIC_RG_OCTL_GPIO5,
	PMIC_RG_OCTL_GPIO6,
	PMIC_RG_OCTL_GPIO7,
	PMIC_RG_OCTL_GPIO8,
	PMIC_RG_OCTL_GPIO9,
	PMIC_RG_WDTRSTB_IN_FILTER_EN,
	PMIC_RG_SRCLKEN_IN0_FILTER_EN,
	PMIC_RG_SRCLKEN_IN1_FILTER_EN,
	PMIC_RG_RTC_32KIN_FILTER_EN,
	PMIC_RG_EINT_FILTER_EN,
	PMIC_RG_SPMI_M_SCL_FILTER_EN,
	PMIC_RG_SPMI_M_SDA_FILTER_EN,
	PMIC_RG_SCP_VREQ_VAO_FILTER_EN,
	PMIC_RG_GPIO1_FILTER_EN,
	PMIC_RG_GPIO2_FILTER_EN,
	PMIC_RG_GPIO3_FILTER_EN,
	PMIC_RG_GPIO4_FILTER_EN,
	PMIC_RG_GPIO5_FILTER_EN,
	PMIC_RG_GPIO6_FILTER_EN,
	PMIC_RG_GPIO7_FILTER_EN,
	PMIC_RG_GPIO8_FILTER_EN,
	PMIC_RG_GPIO9_FILTER_EN,
	PMIC_RG_WDTRSTB_IN_RCSEL,
	PMIC_RG_SRCLKEN_IN0_RCSEL,
	PMIC_RG_SRCLKEN_IN1_RCSEL,
	PMIC_RG_RTC_32KIN_RCSEL,
	PMIC_RG_EINT_RCSEL,
	PMIC_RG_SPMI_M_SCL_RCSEL,
	PMIC_RG_SPMI_M_SDA_RCSEL,
	PMIC_RG_SCP_VREQ_VAO_RCSEL,
	PMIC_RG_GPIO1_RCSEL,
	PMIC_RG_GPIO2_RCSEL,
	PMIC_RG_GPIO3_RCSEL,
	PMIC_RG_GPIO4_RCSEL,
	PMIC_RG_GPIO5_RCSEL,
	PMIC_RG_GPIO6_RCSEL,
	PMIC_RG_GPIO7_RCSEL,
	PMIC_RG_GPIO8_RCSEL,
	PMIC_RG_GPIO9_RCSEL,
	PMIC_TOP_STATUS,
	PMIC_TOP_STATUS_SET,
	PMIC_TOP_STATUS_CLR,
	PMIC_VM_MODE,
	PMIC_RG_INT_EN_RCS0,
	PMIC_RG_INT_EN_SPMI_CMD_ALERT,
	PMIC_RG_INT_EN_BM_PROTREG,
	PMIC_RG_INT_EN_VRC_PROTREG,
	PMIC_MISC_TOP_INT_CON0_SET,
	PMIC_MISC_TOP_INT_CON0_CLR,
	PMIC_RG_INT_EN_BUCK_PROTREG,
	PMIC_RG_INT_EN_LDO_PROTREG,
	PMIC_RG_INT_EN_PSC_PROTREG,
	PMIC_RG_INT_EN_PLT_PROTREG,
	PMIC_RG_INT_EN_HK_PROTREG,
	PMIC_RG_INT_EN_SCK_PROTREG,
	PMIC_RG_INT_EN_XPP_PROTREG,
	PMIC_RG_INT_EN_TOP_PROTREG,
	PMIC_MISC_TOP_INT_CON1_SET,
	PMIC_MISC_TOP_INT_CON1_CLR,
	PMIC_RG_INT_MASK_RCS0,
	PMIC_RG_INT_MASK_SPMI_CMD_ALERT,
	PMIC_RG_INT_MASK_BM_PROTREG,
	PMIC_RG_INT_MASK_VRC_PROTREG,
	PMIC_MISC_TOP_INT_MASK_CON0_SET,
	PMIC_MISC_TOP_INT_MASK_CON0_CLR,
	PMIC_RG_INT_MASK_BUCK_PROTREG,
	PMIC_RG_INT_MASK_LDO_PROTREG,
	PMIC_RG_INT_MASK_PSC_PROTREG,
	PMIC_RG_INT_MASK_PLT_PROTREG,
	PMIC_RG_INT_MASK_HK_PROTREG,
	PMIC_RG_INT_MASK_SCK_PROTREG,
	PMIC_RG_INT_MASK_XPP_PROTREG,
	PMIC_RG_INT_MASK_TOP_PROTREG,
	PMIC_MISC_TOP_INT_MASK_CON1_SET,
	PMIC_MISC_TOP_INT_MASK_CON1_CLR,
	PMIC_RG_INT_STATUS_RCS0,
	PMIC_RG_INT_STATUS_SPMI_CMD_ALERT,
	PMIC_RG_INT_STATUS_BM_PROTREG,
	PMIC_RG_INT_STATUS_VRC_PROTREG,
	PMIC_RG_INT_STATUS_BUCK_PROTREG,
	PMIC_RG_INT_STATUS_LDO_PROTREG,
	PMIC_RG_INT_STATUS_PSC_PROTREG,
	PMIC_RG_INT_STATUS_PLT_PROTREG,
	PMIC_RG_INT_STATUS_HK_PROTREG,
	PMIC_RG_INT_STATUS_SCK_PROTREG,
	PMIC_RG_INT_STATUS_XPP_PROTREG,
	PMIC_RG_INT_STATUS_TOP_PROTREG,
	PMIC_RG_INT_RAW_STATUS_BM_PROTREG,
	PMIC_RG_INT_RAW_STATUS_VRC_PROTREG,
	PMIC_RG_INT_RAW_STATUS_BUCK_PROTREG,
	PMIC_RG_INT_RAW_STATUS_LDO_PROTREG,
	PMIC_RG_INT_RAW_STATUS_PSC_PROTREG,
	PMIC_RG_INT_RAW_STATUS_PLT_PROTREG,
	PMIC_RG_INT_RAW_STATUS_HK_PROTREG,
	PMIC_RG_INT_RAW_STATUS_SCK_PROTREG,
	PMIC_RG_INT_RAW_STATUS_XPP_PROTREG,
	PMIC_RG_INT_RAW_STATUS_TOP_PROTREG,
	PMIC_RG_INT_MASK_BUCK_TOP,
	PMIC_RG_INT_MASK_LDO_TOP,
	PMIC_RG_INT_MASK_PSC_TOP,
	PMIC_RG_INT_MASK_PLT_TOP,
	PMIC_RG_INT_MASK_HK_TOP,
	PMIC_RG_INT_MASK_SCK_TOP,
	PMIC_RG_INT_MASK_BM_TOP,
	PMIC_RG_INT_MASK_AUD_TOP,
	PMIC_TOP_INT_MASK_CON0_SET,
	PMIC_TOP_INT_MASK_CON0_CLR,
	PMIC_RG_INT_MASK_CHIP_TOP,
	PMIC_TOP_INT_MASK_CON1_SET,
	PMIC_TOP_INT_MASK_CON1_CLR,
	PMIC_INT_STATUS_RCS0,
	PMIC_INT_STATUS_SPMI_CMD_ALERT,
	PMIC_INT_STATUS_TOP_RSV,
	PMIC_INT_STATUS_CHIP_TOP,
	PMIC_INT_STATUS_BUCK_TOP,
	PMIC_INT_STATUS_LDO_TOP,
	PMIC_INT_STATUS_PSC_TOP,
	PMIC_INT_STATUS_PLT_TOP,
	PMIC_INT_STATUS_HK_TOP,
	PMIC_INT_STATUS_SCK_TOP,
	PMIC_INT_STATUS_BM_TOP,
	PMIC_INT_STATUS_AUD_TOP,
	PMIC_INT_RAW_STATUS_RCS0,
	PMIC_INT_RAW_STATUS_SPMI_CMD_ALERT,
	PMIC_INT_RAW_STATUS_TOP_RSV,
	PMIC_INT_RAW_STATUS_CHIP_TOP,
	PMIC_INT_RAW_STATUS_BUCK_TOP,
	PMIC_INT_RAW_STATUS_LDO_TOP,
	PMIC_INT_RAW_STATUS_PSC_TOP,
	PMIC_INT_RAW_STATUS_PLT_TOP,
	PMIC_INT_RAW_STATUS_HK_TOP,
	PMIC_INT_RAW_STATUS_SCK_TOP,
	PMIC_INT_RAW_STATUS_BM_TOP,
	PMIC_INT_RAW_STATUS_AUD_TOP,
	PMIC_RG_INT_POLARITY,
	PMIC_RG_EINT_OPDRAIN_SEL,
	PMIC_RG_VIO18_SWITCH_EN,
	PMIC_RG_RESETB_SWEN,
	PMIC_RG_RESETB_SW,
	PMIC_RG_OSC_SEL_SRCLKEN0_EN,
	PMIC_RG_OSC_SEL_SRCLKEN1_EN,
	PMIC_RG_OSC_SEL_SRCLKEN2_EN,
	PMIC_RG_OSC_SEL_PMRCEN0_EN,
	PMIC_RG_OSC_SEL_DCXO26M_EN,
	PMIC_RG_OSC_SEL_SCP_VREQ_EN,
	PMIC_RG_OSC_SRCLKEN_DEB_TD,
	PMIC_RG_OSC_SRCLKEN0_DEB_EN,
	PMIC_RG_OSC_SRCLKEN2_DEB_EN,
	PMIC_RG_OSC_SPMIACT_EXT_TD,
	PMIC_RG_OSC_SPMIACT_EXT_EN,
	PMIC_RG_OSC_SEL_SMPL_POL,
	PMIC_RG_OSC_SEL_L2H_MASK,
	PMIC_TOP_IO_ANA_ID,
	PMIC_TOP_IO_DIG_ID,
	PMIC_TOP_IO_ANA_MINOR_REV,
	PMIC_TOP_IO_ANA_MAJOR_REV,
	PMIC_TOP_IO_DIG_MINOR_REV,
	PMIC_TOP_IO_DIG_MAJOR_REV,
	PMIC_TOP_IO_DSN_CBS,
	PMIC_TOP_IO_DSN_BIX,
	PMIC_TOP_IO_DSN_ESP,
	PMIC_TOP_IO_DSN_FPI,
	PMIC_TOP_IO_DSN_DXI,
	PMIC_GPIO_DIR0,
	PMIC_GPIO_DIR0_SET,
	PMIC_GPIO_DIR0_CLR,
	PMIC_GPIO_DIR1,
	PMIC_GPIO_DIR1_SET,
	PMIC_GPIO_DIR1_CLR,
	PMIC_GPIO_PULLEN0,
	PMIC_GPIO_PULLEN0_SET,
	PMIC_GPIO_PULLEN0_CLR,
	PMIC_GPIO_PULLEN1,
	PMIC_GPIO_PULLEN1_SET,
	PMIC_GPIO_PULLEN1_CLR,
	PMIC_GPIO_PULLSEL0,
	PMIC_GPIO_PULLSEL0_SET,
	PMIC_GPIO_PULLSEL0_CLR,
	PMIC_GPIO_PULLSEL1,
	PMIC_GPIO_PULLSEL1_SET,
	PMIC_GPIO_PULLSEL1_CLR,
	PMIC_GPIO_DINV0,
	PMIC_GPIO_DINV0_SET,
	PMIC_GPIO_DINV0_CLR,
	PMIC_GPIO_DINV1,
	PMIC_GPIO_DINV1_SET,
	PMIC_GPIO_DINV1_CLR,
	PMIC_GPIO_DOUT0,
	PMIC_GPIO_DOUT0_SET,
	PMIC_GPIO_DOUT0_CLR,
	PMIC_GPIO_DOUT1,
	PMIC_GPIO_DOUT1_SET,
	PMIC_GPIO_DOUT1_CLR,
	PMIC_GPIO_PI0,
	PMIC_GPIO_PI1,
	PMIC_GPIO_POE0,
	PMIC_GPIO_POE1,
	PMIC_GPIO0_MODE,
	PMIC_GPIO1_MODE,
	PMIC_GPIO_MODE0_SET,
	PMIC_GPIO_MODE0_CLR,
	PMIC_GPIO2_MODE,
	PMIC_GPIO3_MODE,
	PMIC_GPIO_MODE1_SET,
	PMIC_GPIO_MODE1_CLR,
	PMIC_GPIO4_MODE,
	PMIC_GPIO5_MODE,
	PMIC_GPIO_MODE2_SET,
	PMIC_GPIO_MODE2_CLR,
	PMIC_GPIO6_MODE,
	PMIC_GPIO7_MODE,
	PMIC_GPIO_MODE3_SET,
	PMIC_GPIO_MODE3_CLR,
	PMIC_GPIO8_MODE,
	PMIC_GPIO9_MODE,
	PMIC_GPIO_MODE4_SET,
	PMIC_GPIO_MODE4_CLR,
	PMIC_GPIO10_MODE,
	PMIC_GPIO11_MODE,
	PMIC_GPIO_MODE5_SET,
	PMIC_GPIO_MODE5_CLR,
	PMIC_GPIO12_MODE,
	PMIC_GPIO13_MODE,
	PMIC_GPIO_MODE6_SET,
	PMIC_GPIO_MODE6_CLR,
	PMIC_GPIO14_MODE,
	PMIC_GPIO15_MODE,
	PMIC_GPIO_MODE7_SET,
	PMIC_GPIO_MODE7_CLR,
	PMIC_GPIO_RSV,
	PMIC_TOP_CFG_ANA_ID,
	PMIC_TOP_CFG_DIG_ID,
	PMIC_TOP_CFG_ANA_MINOR_REV,
	PMIC_TOP_CFG_ANA_MAJOR_REV,
	PMIC_TOP_CFG_DIG_MINOR_REV,
	PMIC_TOP_CFG_DIG_MAJOR_REV,
	PMIC_TOP_CFG_DSN_CBS,
	PMIC_TOP_CFG_DSN_BIX,
	PMIC_TOP_CFG_DSN_ESP,
	PMIC_TOP_CFG_DSN_FPI,
	PMIC_TOP_CFG_DSN_DXI,
	PMIC_TOP_CLK_OFFSET,
	PMIC_TOP_RST_OFFSET,
	PMIC_TOP_INT_OFFSET,
	PMIC_TOP_INT_LEN,
	PMIC_RG_CK_PDN_RSV2,
	PMIC_RG_PMU32K_CK_PDN,
	PMIC_RG_FQMTR_32K_CK_PDN,
	PMIC_RG_FQMTR_CK_PDN,
	PMIC_RG_PMU128K_CK_PDN,
	PMIC_RG_RTC26M_CK_PDN,
	PMIC_RG_RTC32K_CK_PDN,
	PMIC_TOP_CKPDN_CON0_SET,
	PMIC_TOP_CKPDN_CON0_CLR,
	PMIC_RG_TOP26M_CK_PDN,
	PMIC_RG_TOP1M_CK_PDN,
	PMIC_RG_INTRP_CK_PDN,
	PMIC_RG_EFUSE_CK_PDN,
	PMIC_RG_CK_PDN_RSV0,
	PMIC_RG_CK_PDN_RSV1,
	PMIC_RG_SPMI_CK_PDN,
	PMIC_TOP_CKPDN_CON1_SET,
	PMIC_TOP_CKPDN_CON1_CLR,
	PMIC_RG_TRIM_128K_CK_PDN,
	PMIC_RG_BGR_TEST_CK_PDN,
	PMIC_RG_PCHR_TEST_CK_PDN,
	PMIC_TOP_CKPDN_CON2_SET,
	PMIC_TOP_CKPDN_CON2_CLR,
	PMIC_RG_TOP_CKSEL_CON0_RSV,
	PMIC_TOP_CKSEL_CON0_SET,
	PMIC_TOP_CKSEL_CON0_CLR,
	PMIC_RG_FQMTR_CK_CKSEL,
	PMIC_RG_PMU32K_CK_CKSEL,
	PMIC_RG_RTC32K_CK_SW,
	PMIC_RG_RTC32K_CK_SWEN,
	PMIC_RG_RTC32K_CK_SEL_SW,
	PMIC_RG_RTC32K_CK_SEL_SWEN,
	PMIC_TOP_CKSEL_CON1_SET,
	PMIC_TOP_CKSEL_CON1_CLR,
	PMIC_RG_SRCVOLTEN_SW,
	PMIC_RG_VOWEN_SW,
	PMIC_RG_SRCVOLTEN_MODE,
	PMIC_RG_VOWEN_MODE,
	PMIC_RG_TOP_CKSEL_CON2_RSV,
	PMIC_TOP_CKSEL_CON2_SET,
	PMIC_TOP_CKSEL_CON2_CLR,
	PMIC_RG_REG_CK_DIVSEL,
	PMIC_TOP_CKDIVSEL_CON0_RSV,
	PMIC_TOP_CKDIVSEL_CON0_SET,
	PMIC_TOP_CKDIVSEL_CON0_CLR,
	PMIC_RG_EFUSE_CK_PDN_HWEN,
	PMIC_RG_EINT_32K_CK_PDN_HWEN,
	PMIC_RG_RTC26M_CK_PDN_HWEN,
	PMIC_TOP_CKHWEN_CON0_RSV,
	PMIC_TOP_CKHWEN_CON0_SET,
	PMIC_TOP_CKHWEN_CON0_CLR,
	PMIC_TOP_CKTST_CON0_RSV,
	PMIC_RG_PMU128K_CK_TST_DIS,
	PMIC_RG_DCXO_1M_CK_TST_DIS,
	PMIC_RG_DCXO_26M_CK_TST_DIS,
	PMIC_RG_XO_CLK_26M_DIG_TST_DIS,
	PMIC_RG_RTC_26M_CK_TST_DIS,
	PMIC_RG_RTC_32K_CK_TST_DIS,
	PMIC_RG_SMPS_26M_CK_TST_DIS,
	PMIC_RG_PMU_EFUSE_CK_TST_DIS,
	PMIC_RG_BGR_TEST_CK_TSTSEL,
	PMIC_RG_PCHR_TEST_CK_TSTSEL,
	PMIC_RG_FQMTR_CK_TSTSEL,
	PMIC_RG_DCXO1M_TSTCK_SEL,
	PMIC_RG_PMU_EFUSE_CK_TSTSEL,
	PMIC_RG_SMPS_26M_CK_TSTSEL,
	PMIC_RG_PMU128K_CK_TSTSEL,
	PMIC_RG_DCXO_1M_CK_TSTSEL,
	PMIC_RG_DCXO_26M_CK_TSTSEL,
	PMIC_RG_XO_CLK_26M_DIG_TSTSEL,
	PMIC_RG_RTC_26M_CK_TSTSEL,
	PMIC_RG_RTC_32K_CK_TSTSEL,
	PMIC_RG_EFUSE_CK_TSTSEL,
	PMIC_RG_DCXO26M_CKEN_BUCK_SW_SEL,
	PMIC_RG_DCXO26M_CKEN_BUCK_SW,
	PMIC_RG_DCXO26M_CKEN_BM_SW_SEL,
	PMIC_RG_DCXO26M_CKEN_BM_SW,
	PMIC_RG_DCXO26M_CKEN_HK_SW_SEL,
	PMIC_RG_DCXO26M_CKEN_HK_SW,
	PMIC_RG_DCXO26M_CKEN_LDO_SW_SEL,
	PMIC_RG_DCXO26M_CKEN_LDO_SW,
	PMIC_RG_DCXO26M_CKEN_SCK_SW_SEL,
	PMIC_RG_DCXO26M_CKEN_SCK_SW,
	PMIC_RG_DCXO26M_CKEN_MDB_SW_SEL,
	PMIC_RG_DCXO26M_CKEN_MDB_SW,
	PMIC_RG_DCXO1M_CKEN_BUCK_SW_SEL,
	PMIC_RG_DCXO1M_CKEN_BUCK_SW,
	PMIC_RG_DCXO1M_CKEN_LDO_SW_SEL,
	PMIC_RG_DCXO1M_CKEN_LDO_SW,
	PMIC_RG_DCXO1M_CKEN_HK_SW_SEL,
	PMIC_RG_DCXO1M_CKEN_HK_SW,
	PMIC_RG_TOP_MDB_DCM_SW_MODE,
	PMIC_RG_TOP_MDB_DCM_SW_EN,
	PMIC_RG_SCK_MDB_DCM_SW_MODE,
	PMIC_RG_SCK_MDB_DCM_SW_EN,
	PMIC_RG_LDO_MDB_DCM_SW_MODE,
	PMIC_RG_LDO_MDB_DCM_SW_EN,
	PMIC_RG_BUCK_MDB_DCM_SW_MODE,
	PMIC_RG_BUCK_MDB_DCM_SW_EN,
	PMIC_RG_HK_MDB_DCM_SW_MODE,
	PMIC_RG_HK_MDB_DCM_SW_EN,
	PMIC_RG_VRC_M_MDB_DCM_SW_MODE,
	PMIC_RG_VRC_M_MDB_DCM_SW_EN,
	PMIC_RG_VRC_P_MDB_DCM_SW_MODE,
	PMIC_RG_VRC_P_MDB_DCM_SW_EN,
	PMIC_RG_MDB_DCXO26M_DCM_LP_EN,
	PMIC_RG_EFUSE_MAN_RST,
	PMIC_RG_DRIVER_RST,
	PMIC_RG_FQMTR_RST,
	PMIC_RG_RTC_RST,
	PMIC_RG_TYPE_C_CC_RST,
	PMIC_RG_CLK_TRIM_RST,
	PMIC_RG_BUCK_SRCLKEN_RST,
	PMIC_TOP_RST_CON0_SET,
	PMIC_TOP_RST_CON0_CLR,
	PMIC_RG_BUCK_PROT_PMPP_RST,
	PMIC_RG_SPK_RST,
	PMIC_RG_FT_VR_SYSRSTB,
	PMIC_RG_LDO_CALI_RST,
	PMIC_TOP_RST_CON1_RSV,
	PMIC_TOP_RST_CON1_SET,
	PMIC_TOP_RST_CON1_CLR,
	PMIC_RG_CHR_LDO_DET_MODE,
	PMIC_RG_CHR_LDO_DET_SW,
	PMIC_RG_CHRWDT_FLAG_MODE,
	PMIC_RG_CHRWDT_FLAG_SW,
	PMIC_TOP_RST_CON2_RSV,
	PMIC_RG_GPIO_RST_SEL,
	PMIC_RG_PWRKEY_KEY_MODE_RSV,
	PMIC_RG_PWRKEY_RST_EN_RSV,
	PMIC_RG_PWRRST_TMR_DIS_RSV,
	PMIC_RG_PWRKEY_RST_TD_RSV,
	PMIC_TOP_RST_MISC_RSV,
	PMIC_TOP_RST_MISC0_SET,
	PMIC_TOP_RST_MISC0_CLR,
	PMIC_RG_WDTRSTB_EN,
	PMIC_RG_WDTRSTB_MODE,
	PMIC_WDTRSTB_STATUS,
	PMIC_WDTRSTB_STATUS_CLR,
	PMIC_RG_WDTRSTB_FB_EN,
	PMIC_RG_WDTRSTB_DEB,
	PMIC_TOP_RST_MISC1_SET,
	PMIC_TOP_RST_MISC1_CLR,
	PMIC_VPWRIN_RSTB_STATUS,
	PMIC_DDLO_RSTB_STATUS,
	PMIC_UVLO_RSTB_STATUS,
	PMIC_RTC_DDLO_RSTB_STATUS,
	PMIC_CHRWDT_REG_RSTB_STATUS,
	PMIC_CHRDET_REG_RSTB_STATUS,
	PMIC_BWDT_DDLO_RSTB_STATUS,
	PMIC_TOP_RST_STATUS_RSV,
	PMIC_TOP_RST_STATUS_SET,
	PMIC_TOP_RST_STATUS_CLR,
	PMIC_RG_SYSRSTB_SW_SEL,
	PMIC_RG_SYSRSTB_SW,
	PMIC_DCXO26M_CKEN_SCK,
	PMIC_DCXO26M_CKEN_MDB,
	PMIC_DCXO1M_CKEN,
	PMIC_DCXO26M_CKEN,
	PMIC_DCXO1M_CKEN_BUCK,
	PMIC_DCXO1M_CKEN_LDO,
	PMIC_DCXO1M_CKEN_HK,
	PMIC_DCXO26M_CKEN_BUCK,
	PMIC_DCXO26M_CKEN_LDO,
	PMIC_DCXO26M_CKEN_HK,
	PMIC_DCXO26M_CKEN_BM,
	PMIC_RG_DCXO26M_CKEN_SW_SEL,
	PMIC_RG_DCXO26M_CKEN_SW,
	PMIC_RG_DCXO1M_CKEN_SW_SEL,
	PMIC_RG_DCXO1M_CKEN_SW,
	PMIC_RG_SPMI_M_SCL_E22,
	PMIC_RG_SPMI_M_SCL_EA,
	PMIC_RG_SPMI_M_SCL_RSEL,
	PMIC_RG_SPMI_M_SDA_RSEL,
	PMIC_RG_OCTL_SPMI_M_SCL,
	PMIC_TOP_CFG_ELR_LEN,
	PMIC_RG_SPMI_M_SDA_E22,
	PMIC_RG_SPMI_M_SDA_EA,
	PMIC_RG_32K_CK_SEL,
	PMIC_OE_EARLY_ENABLE_B,
	PMIC_RG_OCTL_SPMI_M_SDA,
	PMIC_RG_SLV_ID,
	PMIC_RG_TOP_CFG_RSV0,
	PMIC_RG_TOP_CFG_RSV1,
	PMIC_RG_VM_MODE_DIS,
	PMIC_RG_AGPIO_G1,
	PMIC_RG_AGPIO_G2,
	PMIC_RG_AGPIO_G3,
	PMIC_RG_AGPIO_G4,
	PMIC_RG_AGPIO_G5,
	PMIC_RG_AGPIO_G6,
	PMIC_RG_AGPIO_G7,
	PMIC_TOP_PMRC_ANA_ID,
	PMIC_TOP_PMRC_DIG_ID,
	PMIC_TOP_PMRC_ANA_MINOR_REV,
	PMIC_TOP_PMRC_ANA_MAJOR_REV,
	PMIC_TOP_PMRC_DIG_MINOR_REV,
	PMIC_TOP_PMRC_DIG_MAJOR_REV,
	PMIC_TOP_PMRC_DSN_CBS,
	PMIC_TOP_PMRC_DSN_BIX,
	PMIC_TOP_PMRC_DSN_ESP,
	PMIC_TOP_PMRC_DSN_FPI,
	PMIC_RG_OSC_SEL,
	PMIC_RG_OSC_SEL_HW_MODE,
	PMIC_PMRC_BANK_RSV,
	PMIC_PMRC_EN0,
	PMIC_PMRC_EN1,
	PMIC_TOP_VRCTL_ANA_ID,
	PMIC_TOP_VRCTL_DIG_ID,
	PMIC_TOP_VRCTL_ANA_MINOR_REV,
	PMIC_TOP_VRCTL_ANA_MAJOR_REV,
	PMIC_TOP_VRCTL_DIG_MINOR_REV,
	PMIC_TOP_VRCTL_DIG_MAJOR_REV,
	PMIC_TOP_VRCTL_DSN_CBS,
	PMIC_TOP_VRCTL_DSN_BIX,
	PMIC_TOP_VRCTL_DSN_ESP,
	PMIC_TOP_VRCTL_DSN_FPI,
	PMIC_RG_DEB_CON0_RSV,
	PMIC_STRUP_VBUCK1_PG_STATUS,
	PMIC_STRUP_VBUCK6_PG_STATUS,
	PMIC_STRUP_VBUCK5_PG_STATUS,
	PMIC_STRUP_VBUCK4_PG_STATUS,
	PMIC_STRUP_VBUCK3_PG_STATUS,
	PMIC_STRUP_VBUCK2_PG_STATUS,
	PMIC_STRUP_VBUCK7_PG_STATUS,
	PMIC_STRUP_VS3_PG_STATUS,
	PMIC_STRUP_VA12_2_PG_STATUS,
	PMIC_STRUP_VA12_1_PG_STATUS,
	PMIC_STRUP_VIO075_PG_STATUS,
	PMIC_STRUP_VSRAM_DIGRF_PG_STATUS,
	PMIC_STRUP_VSRAM_MODEM_PG_STATUS,
	PMIC_STRUP_VAUX18_PG_STATUS,
	PMIC_STRUP_VS1_PG_STATUS,
	PMIC_STRUP_VS2_PG_STATUS,
	PMIC_STRUP_VEMC_PG_STATUS,
	PMIC_STRUP_VM18_PG_STATUS,
	PMIC_STRUP_VIO18_PG_STATUS,
	PMIC_STRUP_VA15_PG_STATUS,
	PMIC_STRUP_VUFS18_PG_STATUS,
	PMIC_STRUP_VUFS12_PG_STATUS,
	PMIC_STRUP_VRFIO18_PG_STATUS,
	PMIC_STRUP_VRF12_PG_STATUS,
	PMIC_STRUP_VRF18_PG_STATUS,
	PMIC_STRUP_VRF13_PG_STATUS,
	PMIC_STRUP_VRF09_PG_STATUS,
	PMIC_STRUP_VSRAM_APU_PG_STATUS,
	PMIC_STRUP_VSRAM_MDFE_PG_STATUS,
	PMIC_STRUP_VSRAM_CPUM_PG_STATUS,
	PMIC_STRUP_VSRAM_CPUB_PG_STATUS,
	PMIC_STRUP_VSRAM_CPUL_PG_STATUS,
	PMIC_STRUP_EXT_PMIC_PG_STATUS,
	PMIC_STRUP_VBUCK1_OC_STATUS,
	PMIC_STRUP_VBUCK6_OC_STATUS,
	PMIC_STRUP_VBUCK5_OC_STATUS,
	PMIC_STRUP_VBUCK4_OC_STATUS,
	PMIC_STRUP_VBUCK3_OC_STATUS,
	PMIC_STRUP_VBUCK2_OC_STATUS,
	PMIC_STRUP_VBUCK7_OC_STATUS,
	PMIC_STRUP_VS3_OC_STATUS,
	PMIC_STRUP_VA12_2_OC_STATUS,
	PMIC_STRUP_VA12_1_OC_STATUS,
	PMIC_STRUP_VIO075_OC_STATUS,
	PMIC_STRUP_VSRAM_DIGRF_OC_STATUS,
	PMIC_STRUP_VSRAM_MODEM_OC_STATUS,
	PMIC_STRUP_VAUX18_OC_STATUS,
	PMIC_STRUP_VS1_OC_STATUS,
	PMIC_STRUP_VS2_OC_STATUS,
	PMIC_STRUP_VEMC_OC_STATUS,
	PMIC_STRUP_VM18_OC_STATUS,
	PMIC_STRUP_VIO18_OC_STATUS,
	PMIC_STRUP_VA15_OC_STATUS,
	PMIC_STRUP_VUFS18_OC_STATUS,
	PMIC_STRUP_VUFS12_OC_STATUS,
	PMIC_STRUP_VRFIO18_OC_STATUS,
	PMIC_STRUP_VRF12_OC_STATUS,
	PMIC_STRUP_VRF18_OC_STATUS,
	PMIC_STRUP_VRF13_OC_STATUS,
	PMIC_STRUP_VRF09_OC_STATUS,
	PMIC_STRUP_VSRAM_APU_OC_STATUS,
	PMIC_STRUP_VSRAM_MDFE_OC_STATUS,
	PMIC_STRUP_VSRAM_CPUM_OC_STATUS,
	PMIC_STRUP_VSRAM_CPUB_OC_STATUS,
	PMIC_STRUP_VSRAM_CPUL_OC_STATUS,
	PMIC_STRUP_VBUCK3_MODE_STATUS,
	PMIC_STRUP_VBUCK2_MODE_STATUS,
	PMIC_STRUP_VBUCK7_MODE_STATUS,
	PMIC_STRUP_VS3_MODE_STATUS,
	PMIC_STRUP_VBUCK1_MODE_STATUS,
	PMIC_STRUP_VBUCK6_MODE_STATUS,
	PMIC_STRUP_VBUCK5_MODE_STATUS,
	PMIC_STRUP_VBUCK4_MODE_STATUS,
	PMIC_STRUP_VSRAM_MODEM_MODE_STATUS,
	PMIC_STRUP_VAUX18_MODE_STATUS,
	PMIC_STRUP_VS1_MODE_STATUS,
	PMIC_STRUP_VS2_MODE_STATUS,
	PMIC_STRUP_VA12_2_MODE_STATUS,
	PMIC_STRUP_VA12_1_MODE_STATUS,
	PMIC_STRUP_VIO075_MODE_STATUS,
	PMIC_STRUP_VSRAM_DIGRF_MODE_STATUS,
	PMIC_STRUP_VUFS18_MODE_STATUS,
	PMIC_STRUP_VUFS12_MODE_STATUS,
	PMIC_STRUP_VRFIO18_MODE_STATUS,
	PMIC_STRUP_VRF12_MODE_STATUS,
	PMIC_STRUP_VEMC_MODE_STATUS,
	PMIC_STRUP_VM18_MODE_STATUS,
	PMIC_STRUP_VIO18_MODE_STATUS,
	PMIC_STRUP_VA15_MODE_STATUS,
	PMIC_STRUP_VSRAM_MDFE_MODE_STATUS,
	PMIC_STRUP_VSRAM_CPUM_MODE_STATUS,
	PMIC_STRUP_VSRAM_CPUB_MODE_STATUS,
	PMIC_STRUP_VSRAM_CPUL_MODE_STATUS,
	PMIC_STRUP_VRF18_MODE_STATUS,
	PMIC_STRUP_VRF13_MODE_STATUS,
	PMIC_STRUP_VRF09_MODE_STATUS,
	PMIC_STRUP_VSRAM_APU_MODE_STATUS,
	PMIC_RG_VR_RST_CK_EN,
	PMIC_RG_VRC_1M_CKEN_SW_SEL,
	PMIC_RG_VRC_1M_CKEN_SW,
	PMIC_RG_WDT_VOSEL_DBG_EN,
	PMIC_RG_VRC_ATST_PG_MODE,
	PMIC_RG_TOP_VRCTL_RSV,
	PMIC_RG_APLP_VR_CFG,
	PMIC_RG_BUCK_VS2_EN,
	PMIC_RG_BUCK_VBUCK1_EN,
	PMIC_RG_BUCK_VBUCK2_EN,
	PMIC_RG_BUCK_VBUCK3_EN,
	PMIC_RG_BUCK_VBUCK4_EN,
	PMIC_RG_BUCK_VBUCK5_EN,
	PMIC_RG_BUCK_VBUCK6_EN,
	PMIC_RG_BUCK_VBUCK7_EN,
	PMIC_RG_BUCK_VR0_EN_SET,
	PMIC_RG_BUCK_VR0_EN_CLR,
	PMIC_RG_BUCK_VS1_EN,
	PMIC_RG_BUCK_VS3_EN,
	PMIC_RG_LDO_VSRAM_DIGRF_EN,
	PMIC_RG_LDO_VSRAM_MDFE_EN,
	PMIC_RG_LDO_VSRAM_MODEM_EN,
	PMIC_RG_BUCK_VR1_EN_SET,
	PMIC_RG_BUCK_VR1_EN_CLR,
	PMIC_RG_BUCK_VS2_LP,
	PMIC_RG_BUCK_VBUCK1_LP,
	PMIC_RG_BUCK_VBUCK2_LP,
	PMIC_RG_BUCK_VBUCK3_LP,
	PMIC_RG_BUCK_VBUCK4_LP,
	PMIC_RG_BUCK_VBUCK5_LP,
	PMIC_RG_BUCK_VBUCK6_LP,
	PMIC_RG_BUCK_VBUCK7_LP,
	PMIC_RG_BUCK_VR0_LP_SET,
	PMIC_RG_BUCK_VR0_LP_CLR,
	PMIC_RG_BUCK_VS1_LP,
	PMIC_RG_BUCK_VS3_LP,
	PMIC_RG_LDO_VSRAM_DIGRF_LP,
	PMIC_RG_LDO_VSRAM_MDFE_LP,
	PMIC_RG_LDO_VSRAM_MODEM_LP,
	PMIC_RG_BUCK_VR1_LP_SET,
	PMIC_RG_BUCK_VR1_LP_CLR,
	PMIC_RG_BUCK_VS2_VOSEL,
	PMIC_RG_BUCK_VBUCK1_VOSEL,
	PMIC_RG_BUCK_VBUCK2_VOSEL,
	PMIC_RG_BUCK_VBUCK3_VOSEL,
	PMIC_RG_BUCK_VBUCK4_VOSEL,
	PMIC_RG_BUCK_VBUCK5_VOSEL,
	PMIC_RG_BUCK_VBUCK6_VOSEL,
	PMIC_RG_BUCK_VBUCK7_VOSEL,
	PMIC_RG_BUCK_VS1_VOSEL,
	PMIC_RG_BUCK_VS3_VOSEL,
	PMIC_RG_LDO_VSRAM_DIGRF_VOSEL,
	PMIC_RG_LDO_VSRAM_MDFE_VOSEL,
	PMIC_RG_LDO_VSRAM_MODEM_VOSEL,
	PMIC_RG_TOP_VRCTL_RSV0,
	PMIC_RG_TOP_VRCTL_RSV1,
	PMIC_RG_APLP_VCN13_LP,
	PMIC_RG_APLP_VCN13_EN,
	PMIC_RG_APLP_VCN15_LP,
	PMIC_RG_APLP_VCN15_EN,
	PMIC_RG_APLP_VCN33_1_LP_RSV,
	PMIC_RG_APLP_VCN33_1_EN_RSV,
	PMIC_RG_APLP_VCN33_2_LP_RSV,
	PMIC_RG_APLP_VCN33_2_EN_RSV,
	PMIC_RG_APLP_VANT18_LP_RSV,
	PMIC_RG_APLP_VANT18_EN_RSV,
	PMIC_RG_APLP_CON1_RSV,
	PMIC_TOP_VRCTL_ELR_LEN,
	PMIC_RG_BUCK_VS2_VOSEL_REMAP,
	PMIC_RG_BUCK_VBUCK1_VOSEL_REMAP,
	PMIC_RG_BUCK_VBUCK2_VOSEL_REMAP,
	PMIC_RG_BUCK_VBUCK3_VOSEL_REMAP,
	PMIC_RG_BUCK_VBUCK4_VOSEL_REMAP,
	PMIC_RG_BUCK_VBUCK5_VOSEL_REMAP,
	PMIC_RG_BUCK_VBUCK6_VOSEL_REMAP,
	PMIC_RG_BUCK_VBUCK7_VOSEL_REMAP,
	PMIC_RG_BUCK_VS1_VOSEL_REMAP,
	PMIC_RG_BUCK_VS3_VOSEL_REMAP,
	PMIC_RG_LDO_VSRAM_DIGRF_VOSEL_REMAP,
	PMIC_RG_LDO_VSRAM_MDFE_VOSEL_REMAP,
	PMIC_RG_LDO_VSRAM_MODEM_VOSEL_REMAP,
	PMIC_PLT_CFG_ANA_ID,
	PMIC_PLT_CFG_DIG_ID,
	PMIC_PLT_CFG_ANA_MINOR_REV,
	PMIC_PLT_CFG_ANA_MAJOR_REV,
	PMIC_PLT_CFG_DIG_MINOR_REV,
	PMIC_PLT_CFG_DIG_MAJOR_REV,
	PMIC_PLT_CFG_DSN_CBS,
	PMIC_PLT_CFG_DSN_BIX,
	PMIC_PLT_CFG_DSN_ESP,
	PMIC_PLT_CFG_DSN_FPI,
	PMIC_PLT_CFG_DSN_DXI,
	PMIC_RG_OSC_128K_TRIM_RATE,
	PMIC_DA_OSC_128K_TRIM,
	PMIC_RG_OSC_128K_TRIM_EN,
	PMIC_RG_OTP_OSC_CK_EN_SW,
	PMIC_RG_OTP_OSC_CK_EN_SW_SEL,
	PMIC_RG_OTP_PA,
	PMIC_RG_OTP_PDIN,
	PMIC_RG_OTP_PTM,
	PMIC_RG_OTP_PWE,
	PMIC_RG_OTP_PPROG,
	PMIC_RG_OTP_PWE_SRC,
	PMIC_RG_OTP_PROG_PKEY_L,
	PMIC_RG_OTP_PROG_PKEY_H,
	PMIC_RG_OTP_RD_PKEY_L,
	PMIC_RG_OTP_RD_PKEY_H,
	PMIC_RG_OTP_RD_TRIG,
	PMIC_RG_RD_RDY_BYPASS,
	PMIC_RG_SKIP_OTP_OUT,
	PMIC_RG_OTP_RD_SW,
	PMIC_RG_OTP_DOUT_SW_L,
	PMIC_RG_OTP_DOUT_SW_H,
	PMIC_RG_OTP_RD_BUSY,
	PMIC_RG_OTP_RD_ACK,
	PMIC_RG_OTP_PA_SW,
	PMIC_RG_OTP_CON_RSV0,
	PMIC_TMA_KEY_L,
	PMIC_TMA_KEY_H,
	PMIC_TOP_MDB_RSV0_L,
	PMIC_TOP_MDB_RSV0_H,
	PMIC_TOP_MDB_RSV1_L,
	PMIC_TOP_MDB_RSV1_H,
	PMIC_RG_MDB_DM1_DS_EN,
	PMIC_RG_AUTO_LOAD_FORCE,
	PMIC_RG_OTP_WRITE_SEL,
	PMIC_RG_TOP_MDB_BRIDGE_BYPASS_EN,
	PMIC_RG_SCK_MDB_BRIDGE_BYPASS_EN,
	PMIC_RG_LDO_MDB_BRIDGE_BYPASS_EN,
	PMIC_RG_BUCK_MDB_BRIDGE_BYPASS_EN,
	PMIC_RG_HK_MDB_BRIDGE_BYPASS_EN,
	PMIC_RG_VRC_M_MDB_BRIDGE_BYPASS_EN,
	PMIC_RG_VRC_P_MDB_BRIDGE_BYPASS_EN,
	PMIC_RG_MDB_BRDG_ACS_SUSPEND,
	PMIC_RG_MDB_BRDG_ACS_DEEPIDLE,
	PMIC_PLT_WPK_KEY,
	PMIC_PLT_WPK_KEY_H,
	PMIC_PLT_CFG_ELR_LEN,
	PMIC_RG_OSC_128K_TRIM,
	PMIC_RG_OTP_EFUSE_RSV,
	PMIC_RG_OTP_RDY_DLY_SEL,
	PMIC_RG_ELR_A_RSV,
	PMIC_RG_ELR_D_RSV,
	PMIC_RG_ELR_P_RSV,
	PMIC_SPMI_ANA_ID,
	PMIC_SPMI_DIG_ID,
	PMIC_SPMI_ANA_MINOR_REV,
	PMIC_SPMI_ANA_MAJOR_REV,
	PMIC_SPMI_DIG_MINOR_REV,
	PMIC_SPMI_DIG_MAJOR_REV,
	PMIC_SPMI_DSN_CBS,
	PMIC_SPMI_DSN_BIX,
	PMIC_SPMI_DSN_ESP,
	PMIC_SPMI_DSN_FPI,
	PMIC_SPMI_DSN_DXI,
	PMIC_RG_WDTRSTB_SRC_SEL,
	PMIC_RG_SHUTDOWN_SRC_SEL,
	PMIC_RG_SRCLKEN0_SRC_SEL,
	PMIC_RG_SRCLKEN1_SRC_SEL,
	PMIC_RG_SRCLKEN2_SRC_SEL,
	PMIC_RG_SRCLKEN3_SRC_SEL,
	PMIC_INT_TYPE_CON0_L,
	PMIC_INT_TYPE_CON0_L_SET,
	PMIC_INT_TYPE_CON0_L_CLR,
	PMIC_INT_TYPE_CON0_H,
	PMIC_INT_TYPE_CON0_H_SET,
	PMIC_INT_TYPE_CON0_H_CLR,
	PMIC_CPU_INT_STA,
	PMIC_MD32_INT_STA,
	PMIC_RG_SRCLKEN_IN3_SMPS_CLK_MODE,
	PMIC_RG_SRCLKEN_IN3_EN_SMPS_TEST,
	PMIC_RG_SRCLKEN_IN2_SMPS_CLK_MODE,
	PMIC_RG_SRCLKEN_IN2_EN_SMPS_TEST,
	PMIC_RG_SRCLKEN_IN2_EN,
	PMIC_RG_SRCLKEN_IN3_EN,
	PMIC_RG_EXTADR_EXT_REG_RW,
	PMIC_RG_EXTADR_REG0_W,
	PMIC_RG_EXTADR_REG0_W_H,
	PMIC_RG_EXTADR_REG_RW,
	PMIC_RG_EXTADR_REG_RW_H,
	PMIC_RG_SPMI_RXDATA_MD,
	PMIC_RG_SPMI_DLY_SEL,
	PMIC_RG_RCS_ENABLE,
	PMIC_RG_RCS_ABIT,
	PMIC_RG_RCS_CMD,
	PMIC_RG_RCS_ID,
	PMIC_RG_RCS_ADDR,
	PMIC_RG_INT_RCS0,
	PMIC_RG_INT_RCS1,
	PMIC_RG_INT_RCS1_CLR,
	PMIC_RG_PARTY_ERR_CLR,
	PMIC_RG_RCS_INT_REQ_MODE,
	PMIC_RG_GROUP_ID_EN,
	PMIC_RG_RCS_RVS0,
	PMIC_RGS_RCS_INT_DONE,
	PMIC_RG_SPMI_REG_RSV0,
	PMIC_RG_SPMI_REG_RSV1,
	PMIC_RG_SPMI_REG_RSV2,
	PMIC_RG_ADDR_WR_MATCH,
	PMIC_RG_ADDR_WR_MATCH_H,
	PMIC_RG_ADDR_WR_MASK,
	PMIC_RG_ADDR_WR_MASK_H,
	PMIC_RG_ADDR_RD_MATCH,
	PMIC_RG_ADDR_RD_MATCH_H,
	PMIC_RG_ADDR_RD_MASK,
	PMIC_RG_ADDR_RD_MASK_H,
	PMIC_RG_DATA_WR_MATCH,
	PMIC_RG_DATA_WR_MASK,
	PMIC_RG_DATA_RD_MATCH,
	PMIC_RG_DATA_RD_MASK,
	PMIC_RG_SPMI_DBGMUX_OUT_L,
	PMIC_RG_SPMI_DBGMUX_OUT_H,
	PMIC_RG_SPMI_DBGMUX_SEL,
	PMIC_RG_DEBUG_EN_TRIG,
	PMIC_RG_DEBUG_DIS_TRIG,
	PMIC_RG_DEBUG_EN_RD_CMD,
	PMIC_RG_SPMI_INT_STS,
	PMIC_RG_WR_ADDR_INT_EN,
	PMIC_RG_WR_DATA_INT_EN,
	PMIC_RG_RD_ADDR_INT_EN,
	PMIC_RG_RD_DATA_INT_EN,
	PMIC_RG_SPMI_O_DLY_SEL,
	PMIC_RG_BUS_IDLE_SEL,
	PMIC_RG_BUS_RST_SEL,
	PMIC_RG_NAK_RETRY_EN,
	PMIC_RG_NAK_RETRY_CNT,
	PMIC_RG_SPMI_RSV0,
	PMIC_RG_SPMI_RSV1,
	PMIC_SCK_TOP_ANA_ID,
	PMIC_SCK_TOP_DIG_ID,
	PMIC_SCK_TOP_ANA_MINOR_REV,
	PMIC_SCK_TOP_ANA_MAJOR_REV,
	PMIC_SCK_TOP_DIG_MINOR_REV,
	PMIC_SCK_TOP_DIG_MAJOR_REV,
	PMIC_SCK_TOP_CBS,
	PMIC_SCK_TOP_BIX,
	PMIC_SCK_TOP_ESP,
	PMIC_SCK_TOP_FPI,
	PMIC_SCK_TOP_DXI,
	PMIC_SCK_TOP_CLK_OFFSET,
	PMIC_SCK_TOP_RST_OFFSET,
	PMIC_SCK_TOP_INT_OFFSET,
	PMIC_SCK_TOP_INT_LEN,
	PMIC_FQMTR_TCKSEL,
	PMIC_FQMTR_BUSY,
	PMIC_FQMTR_EN,
	PMIC_FQMTR_WINSET_L,
	PMIC_FQMTR_WINSET_H,
	PMIC_FQMTR_DATA_L,
	PMIC_FQMTR_DATA_H,
	PMIC_PSC_TOP_ANA_ID,
	PMIC_PSC_TOP_DIG_ID,
	PMIC_PSC_TOP_ANA_MINOR_REV,
	PMIC_PSC_TOP_ANA_MAJOR_REV,
	PMIC_PSC_TOP_DIG_MINOR_REV,
	PMIC_PSC_TOP_DIG_MAJOR_REV,
	PMIC_PSC_TOP_CBS,
	PMIC_PSC_TOP_BIX,
	PMIC_PSC_TOP_ESP,
	PMIC_PSC_TOP_FPI,
	PMIC_PSC_TOP_DXI,
	PMIC_PSC_TOP_CLK_OFFSET,
	PMIC_PSC_TOP_RST_OFFSET,
	PMIC_PSC_TOP_INT_OFFSET,
	PMIC_PSC_TOP_INT_LEN,
	PMIC_RG_CHRDET_32K_CK_PDN,
	PMIC_RG_STRUP_LONG_PRESS_RST,
	PMIC_RG_PSEQ_PWRMSK_RST_SEL,
	PMIC_BANK_STRUP_SWRST,
	PMIC_BANK_PSEQ_SWRST,
	PMIC_BANK_CHRDET_SWRST,
	PMIC_RG_CHRDET_RST,
	PMIC_RG_INT_EN_PWRKEY,
	PMIC_RG_INT_EN_HOMEKEY,
	PMIC_RG_INT_EN_HOMEKEY_2,
	PMIC_RG_INT_EN_PWRKEY_R,
	PMIC_RG_INT_EN_HOMEKEY_R,
	PMIC_RG_INT_EN_HOMEKEY_2_R,
	PMIC_RG_INT_EN_NI_LVSYS_INT_FALLING,
	PMIC_RG_INT_EN_NI_LVSYS_INT_RISING,
	PMIC_PSC_INT_CON0_SET,
	PMIC_PSC_INT_CON0_CLR,
	PMIC_RG_INT_EN_CHRDET_EDGE,
	PMIC_RG_INT_EN_CHRDET_LEVEL,
	PMIC_PSC_INT_CON1_SET,
	PMIC_PSC_INT_CON1_CLR,
	PMIC_RG_INT_MASK_PWRKEY,
	PMIC_RG_INT_MASK_HOMEKEY,
	PMIC_RG_INT_MASK_HOMEKEY_2,
	PMIC_RG_INT_MASK_PWRKEY_R,
	PMIC_RG_INT_MASK_HOMEKEY_R,
	PMIC_RG_INT_MASK_HOMEKEY_2_R,
	PMIC_RG_INT_MASK_NI_LVSYS_INT_RISING,
	PMIC_RG_INT_MASK_NI_LVSYS_INT_FALLING,
	PMIC_PSC_INT_MASK_CON0_SET,
	PMIC_PSC_INT_MASK_CON0_CLR,
	PMIC_RG_INT_MASK_CHRDET_EDGE,
	PMIC_RG_INT_MASK_CHRDET_LEVEL,
	PMIC_PSC_INT_MASK_CON1_SET,
	PMIC_PSC_INT_MASK_CON1_CLR,
	PMIC_RG_INT_STATUS_PWRKEY,
	PMIC_RG_INT_STATUS_HOMEKEY,
	PMIC_RG_INT_STATUS_HOMEKEY_2,
	PMIC_RG_INT_STATUS_PWRKEY_R,
	PMIC_RG_INT_STATUS_HOMEKEY_R,
	PMIC_RG_INT_STATUS_HOMEKEY_2_R,
	PMIC_RG_INT_STATUS_NI_LVSYS_INT_RISING,
	PMIC_RG_INT_STATUS_NI_LVSYS_INT_FALLING,
	PMIC_RG_INT_STATUS_CHRDET_EDGE,
	PMIC_RG_INT_STATUS_CHRDET_LEVEL,
	PMIC_RG_INT_RAW_STATUS_PWRKEY,
	PMIC_RG_INT_RAW_STATUS_HOMEKEY,
	PMIC_RG_INT_RAW_STATUS_HOMEKEY_2,
	PMIC_RG_INT_RAW_STATUS_PWRKEY_R,
	PMIC_RG_INT_RAW_STATUS_HOMEKEY_R,
	PMIC_RG_INT_RAW_STATUS_HOMEKEY_2_R,
	PMIC_RG_INT_RAW_STATUS_NI_LVSYS_INT_RISING,
	PMIC_RG_INT_RAW_STATUS_NI_LVSYS_INT_FALLING,
	PMIC_RG_INT_RAW_STATUS_CHRDET_EDGE,
	PMIC_RG_INT_RAW_STATUS_CHRDET_LEVEL,
	PMIC_RG_PSC_INT_POLARITY,
	PMIC_RG_HOMEKEY_2_INT_SEL,
	PMIC_RG_HOMEKEY_INT_SEL,
	PMIC_RG_PWRKEY_INT_SEL,
	PMIC_INT_MISC_CON_SET,
	PMIC_INT_MISC_CON_CLR,
	PMIC_RG_PSC_MON_GRP_SEL,
	PMIC_STRUP_ANA_ID,
	PMIC_STRUP_DIG_ID,
	PMIC_STRUP_ANA_MINOR_REV,
	PMIC_STRUP_ANA_MAJOR_REV,
	PMIC_STRUP_DIG_MINOR_REV,
	PMIC_STRUP_DIG_MAJOR_REV,
	PMIC_STRUP_CBS,
	PMIC_STRUP_BIX,
	PMIC_STRUP_ESP,
	PMIC_STRUP_FPI,
	PMIC_STRUP_DXI,
	PMIC_RG_TM_OUT,
	PMIC_RGS_ANA_CHIP_ID,
	PMIC_RG_THRDET_SEL,
	PMIC_RG_STRUP_THR_SEL,
	PMIC_RG_THR_TMODE,
	PMIC_RG_VREF_BG,
	PMIC_RG_TS_BJT_EN,
	PMIC_RG_RST_DRVSEL,
	PMIC_RG_EXT_EN1_DRVSEL,
	PMIC_RG_EXT_EN2_DRVSEL,
	PMIC_RG_PMU_RSV1,
	PMIC_RG_PMU_RSV2,
	PMIC_STRUP_ELR_LEN,
	PMIC_RG_STRUP_IREF_TRIM,
	PMIC_RG_THR_LOC_SEL,
	PMIC_RG_THR1_140_TRIM,
	PMIC_RG_THR1_110_TRIM,
	PMIC_RG_THR2_140_TRIM,
	PMIC_RG_THR2_110_TRIM,
	PMIC_RG_THR3_140_TRIM,
	PMIC_RG_THR3_110_TRIM,
	PMIC_RG_THR4_140_TRIM,
	PMIC_RG_THR4_110_TRIM,
	PMIC_PSEQ_ANA_ID,
	PMIC_PSEQ_DIG_ID,
	PMIC_PSEQ_ANA_MINOR_REV,
	PMIC_PSEQ_ANA_MAJOR_REV,
	PMIC_PSEQ_DIG_MINOR_REV,
	PMIC_PSEQ_DIG_MAJOR_REV,
	PMIC_PSEQ_CBS,
	PMIC_PSEQ_BIX,
	PMIC_PSEQ_ESP,
	PMIC_PSEQ_FPI,
	PMIC_PSEQ_DXI,
	PMIC_RG_PWRHOLD,
	PMIC_RG_USBDL_MODE,
	PMIC_RG_WDTRST_ACT,
	PMIC_RG_CRST,
	PMIC_RG_WRST,
	PMIC_RG_CRST_INTV,
	PMIC_RG_WRST_INTV,
	PMIC_RG_WDTRST_EN,
	PMIC_RG_KEYPWR_BUCK4_OPT,
	PMIC_RG_KEYPWR_BUCK2_OPT,
	PMIC_RG_KEYPWR_BUCK1_OPT,
	PMIC_RG_KEYPWR_VIO18_OPT,
	PMIC_RG_KEYPWR_VA12_1_OPT,
	PMIC_RG_KEYPWR_VA12_2_OPT,
	PMIC_RG_KEYPWR_VA15_OPT,
	PMIC_RG_RSV_SWREG,
	PMIC_RG_STRUP_THR_CLR,
	PMIC_RG_UVLO_DEC_EN,
	PMIC_RG_PWRKEY_RST_EN,
	PMIC_RG_STRUP_LONG_PRESS_EXT_RTCA_CTRL,
	PMIC_RG_SMART_RST_SDN_EN,
	PMIC_RG_SMART_RST_MODE,
	PMIC_RG_PWRRST_TMR_DIS,
	PMIC_RG_PWRKEY_KEY_MODE,
	PMIC_RG_PWRKEY_RST_TD,
	PMIC_RG_STRUP_LONG_PRESS_EXT_SEL,
	PMIC_RG_STRUP_LONG_PRESS_EXT_TD,
	PMIC_RG_STRUP_LONG_PRESS_EXT_EN,
	PMIC_RG_STRUP_LONG_PRESS_EXT_CHR_CTRL,
	PMIC_RG_STRUP_LONG_PRESS_EXT_PWRKEY_CTRL,
	PMIC_RG_STRUP_LONG_PRESS_EXT_SPAR_CTRL,
	PMIC_RG_STRUP_PWRKEY_COUNT_RESET,
	PMIC_PWRKEY_LONG_PRESS_COUNT,
	PMIC_PWRKEY_LONG_PRESS_COUNT_H,
	PMIC_PUP_PKEY_RELEASE,
	PMIC_RG_SELFWDT_EN,
	PMIC_RG_SELFWDT_TD1,
	PMIC_RG_SELFWDT_TD2,
	PMIC_RG_SELFWDT_OPT,
	PMIC_SELFWDT_CNT0,
	PMIC_SELFWDT_CNT1,
	PMIC_SELFWDT_CNT2,
	PMIC_RG_LVSYS_INT_EN,
	PMIC_RG_LVSYS_INT_FDB_SEL,
	PMIC_RG_LVSYS_INT_RDB_SEL,
	PMIC_RG_POR_FLAG,
	PMIC_USBDL,
	PMIC_JUST_SMART_RST,
	PMIC_JUST_PWRKEY_RST,
	PMIC_RG_CLR_JUST_SMART_RST,
	PMIC_CLR_JUST_RST,
	PMIC_RG_ENVTEM_D,
	PMIC_RG_ENVTEM_EN,
	PMIC_RG_STRUP_THER_DEB_RTD,
	PMIC_RG_STRUP_THER_DEB_FTD,
	PMIC_DA_EXT_PMIC_EN1,
	PMIC_DA_EXT_PMIC_EN2,
	PMIC_RG_EXT_PMIC_PG_DEBTD,
	PMIC_RG_STRUP_EXT_PMIC_EN,
	PMIC_RG_STRUP_EXT_PMIC_SEL,
	PMIC_RGS_EXT_PMIC_PG,
	PMIC_RG_RTC_SPAR_DEB_EN,
	PMIC_RG_RTC_ALARM_DEB_EN,
	PMIC_RG_PSEQ_FORCE_ON,
	PMIC_RG_PSEQ_FORCE_TEST_EN,
	PMIC_RG_PSEQ_BYPASS_DEB,
	PMIC_RG_PSEQ_BYPASS_SEQ,
	PMIC_RG_PSEQ_LPBWDT_ACC,
	PMIC_RG_PSEQ_FORCE_ALL_DOFF,
	PMIC_RG_PSEQ_PG_CK_SEL,
	PMIC_RG_PSEQ_SPAR_XCPT_MASK,
	PMIC_RG_PSEQ_RTCA_XCPT_MASK,
	PMIC_RG_THM_SHDN_EN,
	PMIC_RG_STRUP_UVLO_U1U2_SEL,
	PMIC_RG_STRUP_UVLO_U1U2_SEL_SWCTRL,
	PMIC_RG_OVLO_RDB_TD,
	PMIC_RG_OVLO_RDB_EN,
	PMIC_RG_THR_TEST,
	PMIC_RG_STRUP_ENVTEM,
	PMIC_RG_STRUP_ENVTEM_CTRL,
	PMIC_RG_BIASGEN_FORCE,
	PMIC_RG_STRUP_PWRON,
	PMIC_RG_STRUP_PWRON_SEL,
	PMIC_RG_BIASGEN,
	PMIC_RG_BIASGEN_SEL,
	PMIC_RG_DCXO_PMU_CKEN,
	PMIC_RG_DCXO_PMU_CKEN_SEL,
	PMIC_STRUP_DIG_IO_PG_FORCE,
	PMIC_RG_BGR_EXT_BUF_EN,
	PMIC_RG_BWDT_CHRTD,
	PMIC_DDUVLO_DEB_EN,
	PMIC_RG_STRUP_FT_CTRL,
	PMIC_RG_ATST_PG_CHK,
	PMIC_RG_STRUP_PG_DEB_MODE,
	PMIC_RG_OVLO_FCMPL_SW_SEL,
	PMIC_RG_OVLO_FCMPL_SW,
	PMIC_RG_UVLO_VSYS_VTH_SW_SEL,
	PMIC_RG_UVLO_VSYS_VTH_SW,
	PMIC_RG_STRUP_OSC_EN_SEL,
	PMIC_RG_STRUP_OSC_EN,
	PMIC_RG_STRUP_VBUCK5_PG_H2L_EN,
	PMIC_RG_STRUP_VBUCK4_PG_H2L_EN,
	PMIC_RG_STRUP_VBUCK3_PG_H2L_EN,
	PMIC_RG_STRUP_VBUCK2_PG_H2L_EN,
	PMIC_RG_STRUP_VSRAM_MODEM_PG_H2L_EN,
	PMIC_RG_STRUP_VBUCK7_PG_H2L_EN,
	PMIC_RG_STRUP_VS3_PG_H2L_EN,
	PMIC_RG_STRUP_VAUX18_PG_H2L_EN,
	PMIC_RG_STRUP_VA12_2_PG_H2L_EN,
	PMIC_RG_STRUP_VA12_1_PG_H2L_EN,
	PMIC_RG_STRUP_VIO075_PG_H2L_EN,
	PMIC_RG_STRUP_VS1_PG_H2L_EN,
	PMIC_RG_STRUP_VSRAM_DIGRF_PG_H2L_EN,
	PMIC_RG_STRUP_VS2_PG_H2L_EN,
	PMIC_RG_STRUP_VBUCK1_PG_H2L_EN,
	PMIC_RG_STRUP_VBUCK6_PG_H2L_EN,
	PMIC_RG_STRUP_VEMC_PG_H2L_EN,
	PMIC_RG_STRUP_VM18_PG_H2L_EN,
	PMIC_RG_STRUP_VIO18_PG_H2L_EN,
	PMIC_RG_STRUP_VA15_PG_H2L_EN,
	PMIC_RG_STRUP_VUFS18_PG_H2L_EN,
	PMIC_RG_STRUP_VUFS12_PG_H2L_EN,
	PMIC_RG_STRUP_VRFIO18_PG_H2L_EN,
	PMIC_RG_STRUP_VRF12_PG_H2L_EN,
	PMIC_RG_STRUP_VRF18_PG_H2L_EN,
	PMIC_RG_STRUP_VRF13_PG_H2L_EN,
	PMIC_RG_STRUP_VRF09_PG_H2L_EN,
	PMIC_RG_STRUP_VSRAM_APU_PG_H2L_EN,
	PMIC_RG_STRUP_VSRAM_MDFE_PG_H2L_EN,
	PMIC_RG_STRUP_VSRAM_CPUM_PG_H2L_EN,
	PMIC_RG_STRUP_VSRAM_CPUB_PG_H2L_EN,
	PMIC_RG_STRUP_VSRAM_CPUL_PG_H2L_EN,
	PMIC_RG_STRUP_EXT_PMIC_PG_H2L_EN,
	PMIC_RG_STRUP_VBUCK5_PG_ENB,
	PMIC_RG_STRUP_VBUCK4_PG_ENB,
	PMIC_RG_STRUP_VBUCK3_PG_ENB,
	PMIC_RG_STRUP_VBUCK2_PG_ENB,
	PMIC_RG_STRUP_VSRAM_MODEM_PG_ENB,
	PMIC_RG_STRUP_VBUCK7_PG_ENB,
	PMIC_RG_STRUP_VS3_PG_ENB,
	PMIC_RG_STRUP_VAUX18_PG_ENB,
	PMIC_RG_STRUP_VA12_2_PG_ENB,
	PMIC_RG_STRUP_VA12_1_PG_ENB,
	PMIC_RG_STRUP_VIO075_PG_ENB,
	PMIC_RG_STRUP_VS1_PG_ENB,
	PMIC_RG_STRUP_VSRAM_DIGRF_PG_ENB,
	PMIC_RG_STRUP_VS2_PG_ENB,
	PMIC_RG_STRUP_VBUCK1_PG_ENB,
	PMIC_RG_STRUP_VBUCK6_PG_ENB,
	PMIC_RG_STRUP_VEMC_PG_ENB,
	PMIC_RG_STRUP_VM18_PG_ENB,
	PMIC_RG_STRUP_VIO18_PG_ENB,
	PMIC_RG_STRUP_VA15_PG_ENB,
	PMIC_RG_STRUP_VUFS18_PG_ENB,
	PMIC_RG_STRUP_VUFS12_PG_ENB,
	PMIC_RG_STRUP_VRFIO18_PG_ENB,
	PMIC_RG_STRUP_VRF12_PG_ENB,
	PMIC_RG_STRUP_VRF18_PG_ENB,
	PMIC_RG_STRUP_VRF13_PG_ENB,
	PMIC_RG_STRUP_VRF09_PG_ENB,
	PMIC_RG_STRUP_VSRAM_APU_PG_ENB,
	PMIC_RG_STRUP_VSRAM_MDFE_PG_ENB,
	PMIC_RG_STRUP_VSRAM_CPUM_PG_ENB,
	PMIC_RG_STRUP_VSRAM_CPUB_PG_ENB,
	PMIC_RG_STRUP_VSRAM_CPUL_PG_ENB,
	PMIC_RG_STRUP_VBUCK5_OC_ENB,
	PMIC_RG_STRUP_VBUCK4_OC_ENB,
	PMIC_RG_STRUP_VBUCK3_OC_ENB,
	PMIC_RG_STRUP_VBUCK2_OC_ENB,
	PMIC_RG_STRUP_VSRAM_MODEM_OC_ENB,
	PMIC_RG_STRUP_VBUCK7_OC_ENB,
	PMIC_RG_STRUP_VS3_OC_ENB,
	PMIC_RG_STRUP_VAUX18_OC_ENB,
	PMIC_RG_STRUP_VA12_2_OC_ENB,
	PMIC_RG_STRUP_VA12_1_OC_ENB,
	PMIC_RG_STRUP_VIO075_OC_ENB,
	PMIC_RG_STRUP_VS1_OC_ENB,
	PMIC_RG_STRUP_VSRAM_DIGRF_OC_ENB,
	PMIC_RG_STRUP_VS2_OC_ENB,
	PMIC_RG_STRUP_VBUCK1_OC_ENB,
	PMIC_RG_STRUP_VBUCK6_OC_ENB,
	PMIC_RG_STRUP_VEMC_OC_ENB,
	PMIC_RG_STRUP_VM18_OC_ENB,
	PMIC_RG_STRUP_VIO18_OC_ENB,
	PMIC_RG_STRUP_VA15_OC_ENB,
	PMIC_RG_STRUP_VUFS18_OC_ENB,
	PMIC_RG_STRUP_VUFS12_OC_ENB,
	PMIC_RG_STRUP_VRFIO18_OC_ENB,
	PMIC_RG_STRUP_VRF12_OC_ENB,
	PMIC_RG_STRUP_VRF18_OC_ENB,
	PMIC_RG_STRUP_VRF13_OC_ENB,
	PMIC_RG_STRUP_VRF09_OC_ENB,
	PMIC_RG_STRUP_VSRAM_APU_OC_ENB,
	PMIC_RG_STRUP_VSRAM_MDFE_OC_ENB,
	PMIC_RG_STRUP_VSRAM_CPUM_OC_ENB,
	PMIC_RG_STRUP_VSRAM_CPUB_OC_ENB,
	PMIC_RG_STRUP_VSRAM_CPUL_OC_ENB,
	PMIC_RG_CPS_W_KEY,
	PMIC_RG_CPS_W_KEY_H,
	PMIC_RG_VRF09_USA,
	PMIC_RG_VRF13_USA,
	PMIC_RG_VRF18_USA,
	PMIC_RG_SLOT_INTV_DOWN,
	PMIC_RG_DSEQ_LEN,
	PMIC_RG_VAUX18_DSA,
	PMIC_RG_VS3_DSA,
	PMIC_RG_VBUCK7_DSA,
	PMIC_RG_VSRAM_MODEM_DSA,
	PMIC_RG_VBUCK2_DSA,
	PMIC_RG_VBUCK3_DSA,
	PMIC_RG_VBUCK4_DSA,
	PMIC_RG_VBUCK5_DSA,
	PMIC_RG_VBUCK6_DSA,
	PMIC_RG_VBUCK1_DSA,
	PMIC_RG_VS2_DSA,
	PMIC_RG_VSRAM_DIGRF_DSA,
	PMIC_RG_VS1_DSA,
	PMIC_RG_VIO075_DSA,
	PMIC_RG_VA12_1_DSA,
	PMIC_RG_VA12_2_DSA,
	PMIC_RG_VRF12_DSA,
	PMIC_RG_VRFIO18_DSA,
	PMIC_RG_VUFS12_DSA,
	PMIC_RG_VUFS18_DSA,
	PMIC_RG_VA15_DSA,
	PMIC_RG_VIO18_DSA,
	PMIC_RG_EXT_PMIC_EN1_DSA,
	PMIC_RG_VM18_DSA,
	PMIC_RG_VEMC_DSA,
	PMIC_RG_VSRAM_CPUL_DSA,
	PMIC_RG_VSRAM_CPUB_DSA,
	PMIC_RG_VSRAM_CPUM_DSA,
	PMIC_RG_EXT_PMIC_EN2_DSA,
	PMIC_RG_VSRAM_MDFE_DSA,
	PMIC_RG_VSRAM_APU_DSA,
	PMIC_RG_VRF09_DSA,
	PMIC_RG_VRF13_DSA,
	PMIC_RG_VRF18_DSA,
	PMIC_PSEQ_ELR_LEN,
	PMIC_RG_BWDT_EN,
	PMIC_RG_BWDT_TSEL,
	PMIC_RG_BWDT_CSEL,
	PMIC_RG_BWDT_TD,
	PMIC_RG_PSOC_SHDN_ENB,
	PMIC_RG_PSPG_SHDN_ENB,
	PMIC_RG_PWRKEY_EVENT_MODE,
	PMIC_RG_UVLO2V0_DDLO_EN,
	PMIC_RG_PSEQ_F32K_FORCE,
	PMIC_RG_PUP_PG_CHK,
	PMIC_RG_SMPS_IVGEN_SEL,
	PMIC_RG_STRUP_LONG_PRESS_RESET_EXTEND,
	PMIC_RG_SDN_DLY_ENB,
	PMIC_RG_CHRDET_DEB_TD,
	PMIC_RG_SLOT_INTV_UP,
	PMIC_RG_LDO_PG_STB_MODE,
	PMIC_RG_BUCK_PG_STB_MODE,
	PMIC_RG_STRUP_EXT_PMIC_PG_ENB,
	PMIC_EFUSE_IVGEN_ENB_SEL,
	PMIC_RG_EXT_PMIC_PG_CHK_SEL,
	PMIC_RG_SEQ_LEN,
	PMIC_RG_VAUX18_USA,
	PMIC_RG_VS3_USA,
	PMIC_RG_VBUCK7_USA,
	PMIC_RG_VSRAM_MODEM_USA,
	PMIC_RG_VBUCK2_USA,
	PMIC_RG_VBUCK3_USA,
	PMIC_RG_VBUCK4_USA,
	PMIC_RG_VBUCK5_USA,
	PMIC_RG_VBUCK6_USA,
	PMIC_RG_VBUCK1_USA,
	PMIC_RG_VS2_USA,
	PMIC_RG_VSRAM_DIGRF_USA,
	PMIC_RG_VS1_USA,
	PMIC_RG_VIO075_USA,
	PMIC_RG_VA12_1_USA,
	PMIC_RG_VA12_2_USA,
	PMIC_RG_VRF12_USA,
	PMIC_RG_VRFIO18_USA,
	PMIC_RG_VUFS12_USA,
	PMIC_RG_VUFS18_USA,
	PMIC_RG_VA15_USA,
	PMIC_RG_VIO18_USA,
	PMIC_RG_EXT_PMIC_EN1_USA,
	PMIC_RG_VM18_USA,
	PMIC_RG_VEMC_USA,
	PMIC_RG_VSRAM_CPUL_USA,
	PMIC_RG_VSRAM_CPUB_USA,
	PMIC_RG_VSRAM_CPUM_USA,
	PMIC_RG_EXT_PMIC_EN2_USA,
	PMIC_RG_VSRAM_MDFE_USA,
	PMIC_RG_VSRAM_APU_USA,
	PMIC_VREF_ANA_ID,
	PMIC_VREF_DIG_ID,
	PMIC_VREF_ANA_MINOR_REV,
	PMIC_VREF_ANA_MAJOR_REV,
	PMIC_VREF_DIG_MINOR_REV,
	PMIC_VREF_DIG_MAJOR_REV,
	PMIC_VREF_CBS,
	PMIC_VREF_BIX,
	PMIC_VREF_ESP,
	PMIC_VREF_FPI,
	PMIC_VREF_DXI,
	PMIC_RG_BGR_TEST_RSTB,
	PMIC_RG_BGR_TEST_EN,
	PMIC_RG_BGR_UNCHOP,
	PMIC_RG_BGR_UNCHOP_PH,
	PMIC_RG_VBB_UVLO_VTHL,
	PMIC_RG_VSYS_UVLO_VTHL,
	PMIC_RG_LVSYS_INT_VTHL,
	PMIC_RG_LVSYS_INT_VTHH,
	PMIC_RG_VSYS_OVLO_VTH_SEL,
	PMIC_RG_VBB_OVLO_VTH_SEL,
	PMIC_RG_BATON_EN2,
	PMIC_RGS_VDIG18_PG_STATUS,
	PMIC_RG_QI_UVLO_VTH_SELL,
	PMIC_RG_OVLO_FCMPH,
	PMIC_RG_VDIG18_PG_VTHL,
	PMIC_RG_VDIG18_PG_VTHH,
	PMIC_RGS_VIO18_GPIO_PG_STATUS,
	PMIC_RG_BATON_LT_EN,
	PMIC_RG_PCHR_RV,
	PMIC_VREF_ELR_LEN,
	PMIC_RG_BGR_TRIM,
	PMIC_RG_BGR_TRIM_LSB,
	PMIC_RG_BGR_TRIM_EN,
	PMIC_RG_BGR_RSEL,
	PMIC_RG_VSYS_OVLO_EN,
	PMIC_RG_VBB_OVLO_EN,
	PMIC_RG_VDIG18_PG_DISABLE,
	PMIC_RG_VSYS_UVLO_VTHH,
	PMIC_RG_VBB_UVLO_VTHH,
	PMIC_RG_VDIG18_VREF,
	PMIC_RG_26M_OSC_TRIM,
	PMIC_RG_LDO25_EN,
	PMIC_RG_BGR_RC_TEST,
	PMIC_RG_1M_OSC_TRIM,
	PMIC_RG_VDIG18_VREF_SEL,
	PMIC_RG_FGD_BGR_PCAS_EN,
	PMIC_RG_FGD_BGR_NCAS_EN,
	PMIC_RG_FGD_BGR_EN,
	PMIC_RG_FGD_BGR_BIAS_SELECT,
	PMIC_RG_FGD_BGR_SIZE_SELECT,
	PMIC_RG_FGD_BGR_RSV,
	PMIC_RG_FGD_BGR_CURRENT_TRIM,
	PMIC_BM_TOP_ANA_ID,
	PMIC_BM_TOP_DIG_ID,
	PMIC_BM_TOP_ANA_MINOR_REV,
	PMIC_BM_TOP_ANA_MAJOR_REV,
	PMIC_BM_TOP_DIG_MINOR_REV,
	PMIC_BM_TOP_DIG_MAJOR_REV,
	PMIC_BM_TOP_CBS,
	PMIC_BM_TOP_BIX,
	PMIC_BM_TOP_ESP,
	PMIC_BM_TOP_FPI,
	PMIC_BM_TOP_CLK_OFFSET,
	PMIC_BM_TOP_RST_OFFSET,
	PMIC_BM_TOP_INT_OFFSET,
	PMIC_BM_TOP_INT_LEN,
	PMIC_RG_BM_INTRP_CK_PDN,
	PMIC_RG_BM_TOP_CKPDN_CON0_RSV,
	PMIC_BM_TOP_CKPDN_CON0_SET,
	PMIC_BM_TOP_CKPDN_CON0_CLR,
	PMIC_RG_BATON_32K_CK_PDN,
	PMIC_RG_FGADC_FT_CK_PDN,
	PMIC_RG_FGADC_DIG_CK_PDN,
	PMIC_RG_FGADC_ANA_CK_PDN,
	PMIC_BM_TOP_CKPDN_CON1_SET,
	PMIC_BM_TOP_CKPDN_CON1_CLR,
	PMIC_RG_FGADC_ANA_CK_CKSEL,
	PMIC_BM_TOP_CKSEL_CON0_SET,
	PMIC_BM_TOP_CKSEL_CON0_CLR,
	PMIC_BM_TOP_CKHWEN_CON0_RSV,
	PMIC_BM_TOP_CKHWEN_CON0_SET,
	PMIC_BM_TOP_CKHWEN_CON0_CLR,
	PMIC_RG_FG_CK_TSTSEL,
	PMIC_RG_FGADC_ANA_CK_TSTSEL,
	PMIC_RG_FG_CK_TST_DIS,
	PMIC_RG_BANK_BATON_SWRST,
	PMIC_BM_TOP_RST_CON0_SET,
	PMIC_BM_TOP_RST_CON0_CLR,
	PMIC_RG_FGADC_SWRST,
	PMIC_RG_BATON_SWRST,
	PMIC_RG_BATON_BATDEB_SWRST,
	PMIC_RG_BANK_FGADC_ANA_SWRST,
	PMIC_RG_BANK_FGADC0_SWRST,
	PMIC_RG_BANK_FGADC1_SWRST,
	PMIC_RG_BANK_BATON_ANA_SWRST,
	PMIC_BM_TOP_RST_CON1_SET,
	PMIC_BM_TOP_RST_CON1_CLR,
	PMIC_RG_FGADC_RST_SRC_SEL,
	PMIC_BM_TOP_RST_CON1_RSV,
	PMIC_BM_TOP_RST_CON2_SET,
	PMIC_BM_TOP_RST_CON2_CLR,
	PMIC_RG_INT_EN_FG_BAT_H,
	PMIC_RG_INT_EN_FG_BAT_L,
	PMIC_RG_INT_EN_FG_CUR_H,
	PMIC_RG_INT_EN_FG_CUR_L,
	PMIC_RG_INT_EN_FG_ZCV,
	PMIC_RG_INT_EN_FG_N_CHARGE_L,
	PMIC_BM_TOP_INT_CON0_SET,
	PMIC_BM_TOP_INT_CON0_CLR,
	PMIC_RG_INT_EN_FG_IAVG_H,
	PMIC_RG_INT_EN_FG_IAVG_L,
	PMIC_RG_INT_EN_FG_DISCHARGE,
	PMIC_RG_INT_EN_FG_CHARGE,
	PMIC_RG_BM_INT_EN_CON0_RSV,
	PMIC_BM_TOP_INT_CON1_SET,
	PMIC_BM_TOP_INT_CON1_CLR,
	PMIC_RG_INT_EN_BATON_LV,
	PMIC_RG_INT_EN_BATON_BAT_IN,
	PMIC_RG_INT_EN_BATON_BAT_OUT,
	PMIC_BM_TOP_INT_CON2_SET,
	PMIC_BM_TOP_INT_CON2_CLR,
	PMIC_RG_INT_MASK_FG_BAT_H,
	PMIC_RG_INT_MASK_FG_BAT_L,
	PMIC_RG_INT_MASK_FG_CUR_H,
	PMIC_RG_INT_MASK_FG_CUR_L,
	PMIC_RG_INT_MASK_FG_ZCV,
	PMIC_RG_INT_MASK_FG_N_CHARGE_L,
	PMIC_BM_TOP_INT_MASK_CON0_SET,
	PMIC_BM_TOP_INT_MASK_CON0_CLR,
	PMIC_RG_INT_MASK_FG_IAVG_H,
	PMIC_RG_INT_MASK_FG_IAVG_L,
	PMIC_RG_INT_MASK_FG_DISCHARGE,
	PMIC_RG_INT_MASK_FG_CHARGE,
	PMIC_RG_BM_INT_MASK_CON0_RSV,
	PMIC_BM_TOP_INT_MASK_CON1_SET,
	PMIC_BM_TOP_INT_MASK_CON1_CLR,
	PMIC_RG_INT_MASK_BATON_LV,
	PMIC_RG_INT_MASK_BATON_BAT_IN,
	PMIC_RG_INT_MASK_BATON_BAT_OUT,
	PMIC_BM_TOP_INT_MASK_CON2_SET,
	PMIC_BM_TOP_INT_MASK_CON2_CLR,
	PMIC_RG_INT_STATUS_FG_BAT_H,
	PMIC_RG_INT_STATUS_FG_BAT_L,
	PMIC_RG_INT_STATUS_FG_CUR_H,
	PMIC_RG_INT_STATUS_FG_CUR_L,
	PMIC_RG_INT_STATUS_FG_ZCV,
	PMIC_RG_INT_STATUS_FG_N_CHARGE_L,
	PMIC_RG_INT_STATUS_FG_IAVG_H,
	PMIC_RG_INT_STATUS_FG_IAVG_L,
	PMIC_RG_INT_STATUS_FG_DISCHARGE,
	PMIC_RG_INT_STATUS_FG_CHARGE,
	PMIC_RG_BM_INT_STATUS0_RSV,
	PMIC_RG_INT_STATUS_BATON_LV,
	PMIC_RG_INT_STATUS_BATON_BAT_IN,
	PMIC_RG_INT_STATUS_BATON_BAT_OUT,
	PMIC_RG_INT_RAW_STATUS_FG_BAT_H,
	PMIC_RG_INT_RAW_STATUS_FG_BAT_L,
	PMIC_RG_INT_RAW_STATUS_FG_CUR_H,
	PMIC_RG_INT_RAW_STATUS_FG_CUR_L,
	PMIC_RG_INT_RAW_STATUS_FG_ZCV,
	PMIC_RG_INT_RAW_STATUS_FG_N_CHARGE_L,
	PMIC_RG_INT_RAW_STATUS_FG_IAVG_H,
	PMIC_RG_INT_RAW_STATUS_FG_IAVG_L,
	PMIC_RG_INT_RAW_STATUS_FG_DISCHARGE,
	PMIC_RG_INT_RAW_STATUS_FG_CHARGE,
	PMIC_RG_BM_INT_RAW_STATUS_RSV,
	PMIC_RG_INT_RAW_STATUS_BATON_LV,
	PMIC_RG_INT_RAW_STATUS_BATON_BAT_IN,
	PMIC_RG_INT_RAW_STATUS_BATON_BAT_OUT,
	PMIC_POLARITY,
	PMIC_RG_BM_MON_GRP_SEL,
	PMIC_RG_BM_MON_FLAG_SEL,
	PMIC_RG_BM_TOP_RSV0,
	PMIC_BM_FGADC_KEY_L,
	PMIC_BM_FGADC_KEY_H,
	PMIC_BM_BATON_KEY_L,
	PMIC_BM_BATON_KEY_H,
	PMIC_RG_BATTERY_STATUS_CLEAR,
	PMIC_RGS_BATTERY_STATUS,
	PMIC_RGS_BATTERY_STATUS_GATED,
	PMIC_RGS_BATTERY_STATUS_COUNTER,
	PMIC_RGS_BATTERY_STATUS_VALID,
	PMIC_FGADC_ANA_ANA_ID,
	PMIC_FGADC_ANA_DIG_ID,
	PMIC_FGADC_ANA_ANA_MINOR_REV,
	PMIC_FGADC_ANA_ANA_MAJOR_REV,
	PMIC_FGADC_ANA_DIG_MINOR_REV,
	PMIC_FGADC_ANA_DIG_MAJOR_REV,
	PMIC_FGADC_ANA_DSN_CBS,
	PMIC_FGADC_ANA_DSN_BIX,
	PMIC_FGADC_ANA_DSN_ESP,
	PMIC_FGADC_ANA_DSN_FPI,
	PMIC_FGADC_DXI,
	PMIC_RG_FGANALOGTEST,
	PMIC_RG_FGINTMODE,
	PMIC_RG_CHOP_EN,
	PMIC_RG_FG_RNG_DIGITSEL,
	PMIC_RG_FG_NEGRES_EN,
	PMIC_RG_FG_NEGRES_CHOP_EN,
	PMIC_RG_DWA_EVENLEVEL_EN,
	PMIC_RG_FG_RSV,
	PMIC_RG_SPARE,
	PMIC_FG_DWA_T0,
	PMIC_FG_DWA_T1,
	PMIC_FG_DWA_RST_MODE,
	PMIC_FG_DWA_RST_SW,
	PMIC_DA_DWA_RST,
	PMIC_DA_FG_RST,
	PMIC_DA_FGCAL_EN,
	PMIC_DA_FGADC_EN,
	PMIC_FG_RNG_BIT_MODE,
	PMIC_FG_RNG_BIT_SW,
	PMIC_FG_RNG_EN_MODE,
	PMIC_FG_RNG_EN_SW,
	PMIC_DA_FG_RNG_EN,
	PMIC_DA_FG_RNG_BIT,
	PMIC_FGADC_ANA_ELR_LEN,
	PMIC_RG_FG_GAINERR_SEL,
	PMIC_RG_FG_OFFSET_SWAP,
	PMIC_RG_FG_RCTUNE,
	PMIC_FGADC0_ANA_ID,
	PMIC_FGADC0_DIG_ID,
	PMIC_FGADC0_ANA_MINOR_REV,
	PMIC_FGADC0_ANA_MAJOR_REV,
	PMIC_FGADC0_DIG_MINOR_REV,
	PMIC_FGADC0_DIG_MAJOR_REV,
	PMIC_FGADC0_DSN_CBS,
	PMIC_FGADC0_DSN_BIX,
	PMIC_FGADC0_DSN_ESP,
	PMIC_FGADC0_DSN_FPI,
	PMIC_FG_SON_SLP_EN,
	PMIC_FG_SOFF_SLP_EN,
	PMIC_FG_ZCV_DET_EN,
	PMIC_FG_AUXADC_R,
	PMIC_FG_IAVG_MODE,
	PMIC_FG_ON,
	PMIC_FG_CAL,
	PMIC_FG_AUTOCALRATE,
	PMIC_FG_OFFSET_RST,
	PMIC_FG_TIME_RST,
	PMIC_FG_CHARGE_RST,
	PMIC_FG_N_CHARGE_RST,
	PMIC_FG_SOFF_RST,
	PMIC_FG_VA_ERR_RST,
	PMIC_FG_LATCHDATA_ST,
	PMIC_FG_SW_READ_PRE,
	PMIC_FG_SW_RSTCLR,
	PMIC_FG_SW_CR,
	PMIC_FG_SW_CLEAR,
	PMIC_FG_SON_FP_EN,
	PMIC_FG_SON_SLP_HS,
	PMIC_EVENT_FG_N_CHARGE_L,
	PMIC_EVENT_FG_IAVG_H,
	PMIC_EVENT_FG_IAVG_L,
	PMIC_EVENT_FG_DISCHARGE,
	PMIC_EVENT_FG_CHARGE,
	PMIC_EVENT_FG_BAT_H,
	PMIC_EVENT_FG_BAT_L,
	PMIC_EVENT_FG_CUR_H,
	PMIC_EVENT_FG_CUR_L,
	PMIC_EVENT_FG_ZCV,
	PMIC_FG_OSR1,
	PMIC_FG_OSR2,
	PMIC_FG_SON_SW,
	PMIC_FG_SON_SW_MODE,
	PMIC_PWR_FG_VA_ACK,
	PMIC_PWR_FG_VA_REQ,
	PMIC_FG_VA_ACK_SW,
	PMIC_FG_VA_ACK_SW_MODE,
	PMIC_FG_VA_REQ_SW,
	PMIC_FG_VA_REQ_SW_MODE,
	PMIC_FG_FP_RECAL_EN,
	PMIC_FG_CUR_OV_MULT,
	PMIC_FG_ADJ_OFFSET_EN,
	PMIC_FG_ADC_AUTORST,
	PMIC_FG_ADC_RSTDETECT,
	PMIC_FG_VA_ERR,
	PMIC_FG_VA_AON,
	PMIC_FG_VA_AOFF,
	PMIC_FGADC_CON5_RSV,
	PMIC_FG_RSTB_STATUS,
	PMIC_FG_CAR_15_00_L,
	PMIC_FG_CAR_15_00_H,
	PMIC_FG_CAR_31_16_L,
	PMIC_FG_CAR_31_16_H,
	PMIC_FG_BAT_LTH_15_00_L,
	PMIC_FG_BAT_LTH_15_00_H,
	PMIC_FG_BAT_LTH_31_16_L,
	PMIC_FG_BAT_LTH_31_16_H,
	PMIC_FG_BAT_HTH_15_00_L,
	PMIC_FG_BAT_HTH_15_00_H,
	PMIC_FG_BAT_HTH_31_16_L,
	PMIC_FG_BAT_HTH_31_16_H,
	PMIC_FG_NCAR_15_00_L,
	PMIC_FG_NCAR_15_00_H,
	PMIC_FG_NCAR_31_16_L,
	PMIC_FG_NCAR_31_16_H,
	PMIC_FG_N_CHARGE_LTH_15_00_L,
	PMIC_FG_N_CHARGE_LTH_15_00_H,
	PMIC_FG_N_CHARGE_LTH_31_16_L,
	PMIC_FG_N_CHARGE_LTH_31_16_H,
	PMIC_FG_IAVG_15_00_L,
	PMIC_FG_IAVG_15_00_H,
	PMIC_FG_IAVG_VLD,
	PMIC_FG_IAVG_27_16_L,
	PMIC_FG_IAVG_27_16_H,
	PMIC_FG_IAVG_LTH_15_00_L,
	PMIC_FG_IAVG_LTH_15_00_H,
	PMIC_FG_IAVG_LTH_28_16_L,
	PMIC_FG_IAVG_LTH_28_16_H,
	PMIC_FG_IAVG_HTH_15_00_L,
	PMIC_FG_IAVG_HTH_15_00_H,
	PMIC_FG_IAVG_HTH_28_16_L,
	PMIC_FG_IAVG_HTH_28_16_H,
	PMIC_FG_NTER_15_00_L,
	PMIC_FG_NTER_15_00_H,
	PMIC_FG_NTER_29_16_L,
	PMIC_FG_NTER_29_16_H,
	PMIC_FG_SON_SLP_CUR_TH_L,
	PMIC_FG_SON_SLP_CUR_TH_H,
	PMIC_FG_SON_SLP_TIME_L,
	PMIC_FG_SON_SLP_TIME_H,
	PMIC_FG_SON_DET_TIME_L,
	PMIC_FG_SON_DET_TIME_H,
	PMIC_FG_SOFF_SLP_CUR_TH_L,
	PMIC_FG_SOFF_SLP_CUR_TH_H,
	PMIC_FG_SOFF_SLP_TIME_L,
	PMIC_FG_SOFF_SLP_TIME_H,
	PMIC_FG_SOFF_DET_TIME_L,
	PMIC_FG_SOFF_DET_TIME_H,
	PMIC_FG_SOFF_TIME_15_00_L,
	PMIC_FG_SOFF_TIME_15_00_H,
	PMIC_FG_SOFF,
	PMIC_FG_SOFF_TIME_29_16_L,
	PMIC_FG_SOFF_TIME_29_16_H,
	PMIC_FG_ZCV_DET_IV,
	PMIC_FGADC_ZCV_CON0_RSV,
	PMIC_FG_ZCV_CAR_SW_RST,
	PMIC_FG_ZCV_N_CAR_SW_RST,
	PMIC_FG_ZCV_CURR_L,
	PMIC_FG_ZCV_CURR_H,
	PMIC_FG_ZCV_CAR_15_00_L,
	PMIC_FG_ZCV_CAR_15_00_H,
	PMIC_FG_ZCV_CAR_31_16_L,
	PMIC_FG_ZCV_CAR_31_16_H,
	PMIC_FG_ZCV_CAR_TH_15_00_L,
	PMIC_FG_ZCV_CAR_TH_15_00_H,
	PMIC_FG_ZCV_CAR_TH_30_16_L,
	PMIC_FG_ZCV_CAR_TH_30_16_H,
	PMIC_FG_ZCV_CAR_LATCH0_7_0,
	PMIC_FG_ZCV_CAR_LATCH0_15_8,
	PMIC_FG_ZCV_CAR_LATCH0_23_16,
	PMIC_FG_ZCV_CAR_LATCH0_31_24,
	PMIC_FG_ZCV_CAR_LATCH1_7_0,
	PMIC_FG_ZCV_CAR_LATCH1_15_8,
	PMIC_FG_ZCV_CAR_LATCH1_23_16,
	PMIC_FG_ZCV_CAR_LATCH1_31_24,
	PMIC_FG_ZCV_CAR_LATCH2_7_0,
	PMIC_FG_ZCV_CAR_LATCH2_15_8,
	PMIC_FG_ZCV_CAR_LATCH2_23_16,
	PMIC_FG_ZCV_CAR_LATCH2_31_24,
	PMIC_FG_ZCV_CAR_LATCH3_7_0,
	PMIC_FG_ZCV_CAR_LATCH3_15_8,
	PMIC_FG_ZCV_CAR_LATCH3_23_16,
	PMIC_FG_ZCV_CAR_LATCH3_31_24,
	PMIC_FG_ZCV_NCAR_LATCH0_7_0,
	PMIC_FG_ZCV_NCAR_LATCH0_15_8,
	PMIC_FG_ZCV_NCAR_LATCH0_23_16,
	PMIC_FG_ZCV_NCAR_LATCH0_31_24,
	PMIC_FG_ZCV_NCAR_LATCH1_7_0,
	PMIC_FG_ZCV_NCAR_LATCH1_15_8,
	PMIC_FG_ZCV_NCAR_LATCH1_23_16,
	PMIC_FG_ZCV_NCAR_LATCH1_31_24,
	PMIC_FG_ZCV_NCAR_LATCH2_7_0,
	PMIC_FG_ZCV_NCAR_LATCH2_15_8,
	PMIC_FG_ZCV_NCAR_LATCH2_23_16,
	PMIC_FG_ZCV_NCAR_LATCH2_31_24,
	PMIC_FG_ZCV_NCAR_LATCH3_7_0,
	PMIC_FG_ZCV_NCAR_LATCH3_15_8,
	PMIC_FG_ZCV_NCAR_LATCH3_23_16,
	PMIC_FG_ZCV_NCAR_LATCH3_31_24,
	PMIC_FG_ZCV_NCAR_LATCH4_7_0,
	PMIC_FG_ZCV_NCAR_LATCH4_15_8,
	PMIC_FG_ZCV_NCAR_LATCH4_23_16,
	PMIC_FG_ZCV_NCAR_LATCH4_31_24,
	PMIC_FGADC1_ANA_ID,
	PMIC_FGADC1_DIG_ID,
	PMIC_FGADC1_ANA_MINOR_REV,
	PMIC_FGADC1_ANA_MAJOR_REV,
	PMIC_FGADC1_DIG_MINOR_REV,
	PMIC_FGADC1_DIG_MAJOR_REV,
	PMIC_FGADC1_DSN_CBS,
	PMIC_FGADC1_DSN_BIX,
	PMIC_FGADC1_DSN_ESP,
	PMIC_FGADC1_DSN_FPI,
	PMIC_FG_R_CURR_L,
	PMIC_FG_R_CURR_H,
	PMIC_FG_CURRENT_OUT_L,
	PMIC_FG_CURRENT_OUT_H,
	PMIC_FG_CUR_LTH_L,
	PMIC_FG_CUR_LTH_H,
	PMIC_FG_CUR_HTH_L,
	PMIC_FG_CUR_HTH_H,
	PMIC_FG_CIC2_L,
	PMIC_FG_CIC2_H,
	PMIC_FG_OFFSET_L,
	PMIC_FG_OFFSET_H,
	PMIC_FG_ADJUST_OFFSET_VALUE_L,
	PMIC_FG_ADJUST_OFFSET_VALUE_H,
	PMIC_FG_OFFSET_BACKGROUND_L,
	PMIC_FG_OFFSET_BACKGROUND_H,
	PMIC_FG_SW_CAL_DONE,
	PMIC_FG_GAIN_L,
	PMIC_FG_GAIN_H,
	PMIC_FG_MODE,
	PMIC_FG_RST_SW,
	PMIC_FG_FGCAL_EN_SW,
	PMIC_FG_FGADC_EN_SW,
	PMIC_RG_SYSTEM_INFO_CON0_L,
	PMIC_RG_SYSTEM_INFO_CON0_H,
	PMIC_RG_SYSTEM_INFO_CON1_L,
	PMIC_RG_SYSTEM_INFO_CON1_H,
	PMIC_RG_SYSTEM_INFO_CON2_L,
	PMIC_RG_SYSTEM_INFO_CON2_H,
	PMIC_RG_FG_CAL_AVG,
	PMIC_FG_CAL_SW_EN,
	PMIC_FG_CAL_SW,
	PMIC_FG_SW_CAL_DONE_RST,
	PMIC_FG_OFFSET_SW_SEL,
	PMIC_FG_OFFSET_AVG_SW_RST,
	PMIC_BATON_ANA_ANA_ID,
	PMIC_BATON_ANA_DIG_ID,
	PMIC_BATON_ANA_ANA_MINOR_REV,
	PMIC_BATON_ANA_ANA_MAJOR_REV,
	PMIC_BATON_ANA_DIG_MINOR_REV,
	PMIC_BATON_ANA_DIG_MAJOR_REV,
	PMIC_BATON_ANA_DSN_CBS,
	PMIC_BATON_ANA_DSN_BIX,
	PMIC_BATON_ANA_DSN_ESP,
	PMIC_BATON_ANA_DSN_FPI,
	PMIC_RG_BATON_EN,
	PMIC_RG_QI_BATON_LT_EN,
	PMIC_RG_BATON_HT_EN,
	PMIC_DA_BATON_HT_EN,
	PMIC_AD_BATON_UNDET,
	PMIC_AD_BATON_UNDET_RAW,
	PMIC_BATON_ANA_ID,
	PMIC_BATON_DIG_ID,
	PMIC_BATON_ANA_MINOR_REV,
	PMIC_BATON_ANA_MAJOR_REV,
	PMIC_BATON_DIG_MINOR_REV,
	PMIC_BATON_DIG_MAJOR_REV,
	PMIC_BATON_DSN_CBS,
	PMIC_BATON_DSN_BIX,
	PMIC_BATON_DSN_ESP,
	PMIC_BATON_DSN_FPI,
	PMIC_RG_BATON_DEBOUNCE_WND,
	PMIC_RG_BATON_DEBOUNCE_THD,
	PMIC_RG_BATON_CHRDET_SW,
	PMIC_RG_BATON_UNDET_SW,
	PMIC_RG_BATON_AUXADC_SW,
	PMIC_RG_BATON_FGADC_SW,
	PMIC_RG_BATON_RTC_SW,
	PMIC_RG_BATON_VBIF28_REQ_SW,
	PMIC_RG_BATON_VBIF28_ACK_SW,
	PMIC_RG_BATON_CHRDET_TESTMODE,
	PMIC_RG_BATON_UNDET_TESTMODE,
	PMIC_RG_BATON_AUXADC_TESTMODE,
	PMIC_RG_BATON_FGADC_TESTMODE,
	PMIC_RG_BATON_RTC_TESTMODE,
	PMIC_RG_BATON_VBIF28_REQ_TESTMODE,
	PMIC_RG_BATON_VBIF28_ACK_TESTMODE,
	PMIC_PWR_BATON_VBIF28_ACK,
	PMIC_PWR_BATON_VBIF28_REQ,
	PMIC_BATON_RSV_0,
	PMIC_BATON_DEB,
	PMIC_BATON_AUXADC_SET,
	PMIC_BATON_DEB_VLD,
	PMIC_BATON_RTC_STATUS,
	PMIC_BATON_FGADC_STATUS,
	PMIC_BATON_AUXADC_TRIG,
	PMIC_BATON_CHRDET_DEB,
	PMIC_HK_TOP_ANA_ID,
	PMIC_HK_TOP_DIG_ID,
	PMIC_HK_TOP_ANA_MINOR_REV,
	PMIC_HK_TOP_ANA_MAJOR_REV,
	PMIC_HK_TOP_DIG_MINOR_REV,
	PMIC_HK_TOP_DIG_MAJOR_REV,
	PMIC_HK_TOP_CBS,
	PMIC_HK_TOP_BIX,
	PMIC_HK_TOP_ESP,
	PMIC_HK_TOP_FPI,
	PMIC_HK_TOP_DXI,
	PMIC_HK_CLK_OFFSET,
	PMIC_HK_RST_OFFSET,
	PMIC_HK_INT_OFFSET,
	PMIC_HK_INT_LEN,
	PMIC_RG_AUXADC_26M_CK_PDN_HWEN,
	PMIC_RG_AUXADC_26M_CK_PDN,
	PMIC_RG_AUXADC_CK_PDN_HWEN,
	PMIC_RG_AUXADC_CK_PDN,
	PMIC_RG_AUXADC_RNG_CK_PDN_HWEN,
	PMIC_RG_AUXADC_RNG_CK_PDN,
	PMIC_RG_AUXADC_1M_CK_PDN,
	PMIC_RG_AUXADC_32K_CK_PDN,
	PMIC_RG_HK_INTRP_CK_PDN_HWEN,
	PMIC_RG_HK_INTRP_CK_PDN,
	PMIC_RG_SDMADC_CK_PDN_HWEN,
	PMIC_RG_SDMADC_CK_PDN,
	PMIC_RG_SDMADC_DIG_CK_PDN,
	PMIC_RG_AUXADC_32K_CK_PDN_HWEN,
	PMIC_RG_AUXADC_26M_CK_TSTSEL,
	PMIC_RG_AUXADC_CK_TSTSEL,
	PMIC_RG_AUXADC_RNG_CK_TSTSEL,
	PMIC_RG_AUXADC_1M_CK_TSTSEL,
	PMIC_RG_AUXADC_32K_CK_TSTSEL,
	PMIC_RG_SDMADC_CK_TSTSEL,
	PMIC_RG_HK_INTRP_CK_TSTSEL,
	PMIC_RG_SDM_CK_TSTSEL,
	PMIC_RG_SDM_CK_TST_DIS,
	PMIC_RG_AUXADC_RST,
	PMIC_RG_AUXADC_REG_RST,
	PMIC_BANK_HK_TOP_SWRST,
	PMIC_BANK_AUXADC_SWRST,
	PMIC_BANK_AUXADC_DIG_1_SWRST,
	PMIC_BANK_AUXADC_DIG_2_SWRST,
	PMIC_BANK_AUXADC_DIG_3_SWRST,
	PMIC_BANK_AUXADC_DIG_4_SWRST,
	PMIC_RG_SDMADC_RST,
	PMIC_RG_SDMADC_REG_RST,
	PMIC_RG_INT_EN_BAT_H,
	PMIC_RG_INT_EN_BAT_L,
	PMIC_RG_INT_EN_BAT2_H,
	PMIC_RG_INT_EN_BAT2_L,
	PMIC_RG_INT_EN_BAT_TEMP_H,
	PMIC_RG_INT_EN_BAT_TEMP_L,
	PMIC_RG_INT_EN_THR_H,
	PMIC_RG_INT_EN_THR_L,
	PMIC_HK_INT_CON0_SET,
	PMIC_HK_INT_CON0_CLR,
	PMIC_RG_INT_EN_AUXADC_IMP,
	PMIC_RG_INT_EN_NAG_C_DLTV,
	PMIC_HK_INT_CON1_SET,
	PMIC_HK_INT_CON1_CLR,
	PMIC_RG_INT_MASK_BAT_H,
	PMIC_RG_INT_MASK_BAT_L,
	PMIC_RG_INT_MASK_BAT2_H,
	PMIC_RG_INT_MASK_BAT2_L,
	PMIC_RG_INT_MASK_BAT_TEMP_H,
	PMIC_RG_INT_MASK_BAT_TEMP_L,
	PMIC_RG_INT_MASK_THR_H,
	PMIC_RG_INT_MASK_THR_L,
	PMIC_HK_INT_MASK_CON0_SET,
	PMIC_HK_INT_MASK_CON0_CLR,
	PMIC_RG_INT_MASK_AUXADC_IMP,
	PMIC_RG_INT_MASK_NAG_C_DLTV,
	PMIC_HK_INT_MASK_CON1_SET,
	PMIC_HK_INT_MASK_CON1_CLR,
	PMIC_RG_INT_STATUS_BAT_H,
	PMIC_RG_INT_STATUS_BAT_L,
	PMIC_RG_INT_STATUS_BAT2_H,
	PMIC_RG_INT_STATUS_BAT2_L,
	PMIC_RG_INT_STATUS_BAT_TEMP_H,
	PMIC_RG_INT_STATUS_BAT_TEMP_L,
	PMIC_RG_INT_STATUS_THR_H,
	PMIC_RG_INT_STATUS_THR_L,
	PMIC_RG_INT_STATUS_AUXADC_IMP,
	PMIC_RG_INT_STATUS_NAG_C_DLTV,
	PMIC_RG_INT_RAW_STATUS_BAT_H,
	PMIC_RG_INT_RAW_STATUS_BAT_L,
	PMIC_RG_INT_RAW_STATUS_BAT2_H,
	PMIC_RG_INT_RAW_STATUS_BAT2_L,
	PMIC_RG_INT_RAW_STATUS_BAT_TEMP_H,
	PMIC_RG_INT_RAW_STATUS_BAT_TEMP_L,
	PMIC_RG_INT_RAW_STATUS_THR_H,
	PMIC_RG_INT_RAW_STATUS_THR_L,
	PMIC_RG_INT_RAW_STATUS_AUXADC_IMP,
	PMIC_RG_INT_RAW_STATUS_NAG_C_DLTV,
	PMIC_RG_HK_MON_FLAG_SEL,
	PMIC_RG_HK_MON_GRP_SEL,
	PMIC_RG_ADCIN_VSEN_MUX_EN,
	PMIC_RG_BATON_TDET_EN,
	PMIC_RG_ADCIN_VSEN_EXT_BATON_EN,
	PMIC_RG_ADCIN_VBAT_EN,
	PMIC_RG_ADCIN_VSEN_EN,
	PMIC_RG_ADCIN_CHR_EN,
	PMIC_RG_AUXADC_DIFFBUF_SWEN,
	PMIC_RG_AUXADC_DIFFBUF_EN,
	PMIC_DA_ADCIN_VBAT_EN,
	PMIC_DA_AUXADC_VBAT_EN,
	PMIC_DA_ADCIN_VSEN_MUX_EN,
	PMIC_DA_ADCIN_VSEN_EN,
	PMIC_DA_ADCIN_CHR_EN,
	PMIC_DA_BATON_TDET_EN,
	PMIC_DA_ADCIN_BATID_SW_EN,
	PMIC_DA_AUXADC_DIFFBUF_EN,
	PMIC_RG_HK_STRUP_AUXADC_RPCNT_MAX,
	PMIC_RG_HK_STRUP_AUXADC_START_SW,
	PMIC_RG_HK_STRUP_AUXADC_RSTB_SW,
	PMIC_RG_HK_STRUP_AUXADC_START_SEL,
	PMIC_RG_HK_STRUP_AUXADC_RSTB_SEL,
	PMIC_RG_VAUX18_AUXADC_STB_SWEN,
	PMIC_RG_VAUX18_AUXADC_STB_EN,
	PMIC_RG_VAUX18_AUXADC_ACK_SWEN,
	PMIC_RG_VAUX18_AUXADC_ACK_EN,
	PMIC_RG_VBIF28_AUXADC_STB_SWEN,
	PMIC_RG_VBIF28_AUXADC_STB_EN,
	PMIC_RG_VBIF28_AUXADC_ACK_SWEN,
	PMIC_RG_VBIF28_AUXADC_ACK_EN,
	PMIC_DD_AUXADC_VAUX18_REQ,
	PMIC_DD_VAUX18_AUXADC_STB,
	PMIC_DD_AUXADC_VAUX18_PWDB,
	PMIC_DD_VAUX18_AUXADC_ACK,
	PMIC_DD_AUXADC_VBIF28_REQ,
	PMIC_DD_VBIF28_AUXADC_STB,
	PMIC_DD_AUXADC_VBIF28_PWDB,
	PMIC_DD_VBIF28_AUXADC_ACK,
	PMIC_HK_AUXADC_KEY_L,
	PMIC_HK_AUXADC_KEY_H,
	PMIC_RGS_SDMADC_OUT_CIC_LATCH_RAW_0,
	PMIC_RGS_SDMADC_OUT_CIC_LATCH_RAW_1,
	PMIC_RGS_SDMADC_OUT_CIC_LATCH_RAW_2,
	PMIC_RGS_SDMADC_OUT_CIC_LATCH_LIMIT_0,
	PMIC_RGS_SDMADC_OUT_CIC_LATCH_LIMIT_1,
	PMIC_RGS_SDMADC_OUT_CIC_LATCH_LIMIT_2,
	PMIC_RGS_SDMADC_OUT_CIC_LATCH_PRE_L,
	PMIC_RGS_SDMADC_OUT_CIC_LATCH_PRE_H,
	PMIC_RGS_SDMADC_OUT_CIC_LATCH_L,
	PMIC_RGS_SDMADC_OUT_CIC_LATCH_H,
	PMIC_DA_AUXADC_INTRES_LT_EN,
	PMIC_DA_AUXADC_INTRES_NT_EN,
	PMIC_DA_AUXADC_INTRES_HT_EN,
	PMIC_DA_AUXADC_CH12_VIN1_EN,
	PMIC_DA_AUXADC_CH12_VIN2_EN,
	PMIC_DA_AUXADC_CH12_VIN3_EN,
	PMIC_DA_AUXADC_CH12_VIN4_EN,
	PMIC_DA_AUXADC_CH12_VIN5_EN,
	PMIC_DA_AUXADC_THERMAL_EN,
	PMIC_DA_AUXADC_SDMADC_VREF_EN,
	PMIC_DA_AUXADC_SDMADC_ADC_EN,
	PMIC_DA_AUXADC_SDMADC_INT_RST_EN,
	PMIC_DD_AUXADC_SDMADC_DATAOUT,
	PMIC_AD_AUXADC_SDMADC_DOUT,
	PMIC_RG_SDMADC_DOUT_SWEN,
	PMIC_RG_SDMADC_DOUT,
	PMIC_DA_AUXADC_CH12_VIN6_EN,
	PMIC_DA_AUXADC_CH12_VIN7_EN,
	PMIC_RG_SDMADC_SHADE_PRD,
	PMIC_RG_SDMADC_SHADE_PRD_SWEN,
	PMIC_RG_SDMADC_CONVERT_PRD,
	PMIC_RG_SDMADC_CONVERT_PRD_SWEN,
	PMIC_AUXADC_ANA_ID,
	PMIC_AUXADC_DIG_ID,
	PMIC_AUXADC_ANA_MINOR_REV,
	PMIC_AUXADC_ANA_MAJOR_REV,
	PMIC_AUXADC_DIG_MINOR_REV,
	PMIC_AUXADC_DIG_MAJOR_REV,
	PMIC_AUXADC_DSN_CBS,
	PMIC_AUXADC_DSN_BIX,
	PMIC_AUXADC_DSN_ESP,
	PMIC_AUXADC_DSN_FPI,
	PMIC_AUXADC_DSN_DXI,
	PMIC_RG_AUX_RSV0,
	PMIC_RG_AUX_RSV1,
	PMIC_RG_AUXADC_CALI,
	PMIC_RG_VBUF_BYP,
	PMIC_RG_VBUF_CALEN,
	PMIC_RG_VBUF_EXTEN,
	PMIC_RG_AUXADC_RNG_EN,
	PMIC_RG_AUXADC_NOISE_RES,
	PMIC_RG_AUXADC_INTRES_EN,
	PMIC_AUXADC_ELR_LEN,
	PMIC_RG_AUXADC_INTRES_DCTRIM_LT,
	PMIC_RG_AUXADC_INTRES_DCTRIM_NT,
	PMIC_RG_AUXADC_INTRES_DCTRIM_HT,
	PMIC_RG_AUXADC_INTRES_TCTRIM_LT,
	PMIC_RG_AUXADC_INTRES_TCTRIM_NT,
	PMIC_RG_AUXADC_INTRES_TCTRIM_HT,
	PMIC_AUXADC_DIG_1_ANA_ID,
	PMIC_AUXADC_DIG_1_DIG_ID,
	PMIC_AUXADC_DIG_1_ANA_MINOR_REV,
	PMIC_AUXADC_DIG_1_ANA_MAJOR_REV,
	PMIC_AUXADC_DIG_1_DIG_MINOR_REV,
	PMIC_AUXADC_DIG_1_DIG_MAJOR_REV,
	PMIC_AUXADC_DIG_1_DSN_CBS,
	PMIC_AUXADC_DIG_1_DSN_BIX,
	PMIC_AUXADC_DIG_1_DSN_ESP,
	PMIC_AUXADC_DIG_1_DSN_FPI,
	PMIC_AUXADC_DIG_1_DSN_DXI,
	PMIC_AUXADC_ADC_OUT_CH0_L,
	PMIC_AUXADC_ADC_OUT_CH0_H,
	PMIC_AUXADC_ADC_RDY_CH0,
	PMIC_AUXADC_ADC_OUT_CH1_L,
	PMIC_AUXADC_ADC_OUT_CH1_H,
	PMIC_AUXADC_ADC_RDY_CH1,
	PMIC_AUXADC_ADC_OUT_CH2_L,
	PMIC_AUXADC_ADC_OUT_CH2_H,
	PMIC_AUXADC_ADC_RDY_CH2,
	PMIC_AUXADC_ADC_OUT_CH3_L,
	PMIC_AUXADC_ADC_OUT_CH3_H,
	PMIC_AUXADC_ADC_RDY_CH3,
	PMIC_AUXADC_ADC_OUT_CH4_L,
	PMIC_AUXADC_ADC_OUT_CH4_H,
	PMIC_AUXADC_ADC_RDY_CH4,
	PMIC_AUXADC_ADC_OUT_CH5_L,
	PMIC_AUXADC_ADC_OUT_CH5_H,
	PMIC_AUXADC_ADC_RDY_CH5,
	PMIC_AUXADC_ADC_OUT_CH6_L,
	PMIC_AUXADC_ADC_OUT_CH6_H,
	PMIC_AUXADC_ADC_RDY_CH6,
	PMIC_AUXADC_ADC_OUT_CH7_L,
	PMIC_AUXADC_ADC_OUT_CH7_H,
	PMIC_AUXADC_ADC_RDY_CH7,
	PMIC_AUXADC_ADC_OUT_CH8_L,
	PMIC_AUXADC_ADC_OUT_CH8_H,
	PMIC_AUXADC_ADC_RDY_CH8,
	PMIC_AUXADC_ADC_OUT_CH9_L,
	PMIC_AUXADC_ADC_OUT_CH9_H,
	PMIC_AUXADC_ADC_RDY_CH9,
	PMIC_AUXADC_ADC_OUT_CH10_L,
	PMIC_AUXADC_ADC_OUT_CH10_H,
	PMIC_AUXADC_ADC_RDY_CH10,
	PMIC_AUXADC_ADC_OUT_CH11_L,
	PMIC_AUXADC_ADC_OUT_CH11_H,
	PMIC_AUXADC_ADC_RDY_CH11,
	PMIC_AUXADC_ADC_OUT_CH14_15_L,
	PMIC_AUXADC_ADC_OUT_CH14_15_H,
	PMIC_AUXADC_ADC_RDY_CH14_15,
	PMIC_AUXADC_ADC_OUT_CH7_BY_GPS_L,
	PMIC_AUXADC_ADC_OUT_CH7_BY_GPS_H,
	PMIC_AUXADC_ADC_RDY_CH7_BY_GPS,
	PMIC_AUXADC_ADC_OUT_CH7_BY_MD_L,
	PMIC_AUXADC_ADC_OUT_CH7_BY_MD_H,
	PMIC_AUXADC_ADC_RDY_CH7_BY_MD,
	PMIC_AUXADC_ADC_OUT_CH7_BY_AP_L,
	PMIC_AUXADC_ADC_OUT_CH7_BY_AP_H,
	PMIC_AUXADC_ADC_RDY_CH7_BY_AP,
	PMIC_AUXADC_ADC_OUT_CH4_BY_MD_L,
	PMIC_AUXADC_ADC_OUT_CH4_BY_MD_H,
	PMIC_AUXADC_ADC_RDY_CH4_BY_MD,
	PMIC_AUXADC_ADC_OUT_PWRON_PCHR_L,
	PMIC_AUXADC_ADC_OUT_PWRON_PCHR_H,
	PMIC_AUXADC_ADC_RDY_PWRON_PCHR,
	PMIC_AUXADC_ADC_OUT_WAKEUP_PCHR_L,
	PMIC_AUXADC_ADC_OUT_WAKEUP_PCHR_H,
	PMIC_AUXADC_ADC_RDY_WAKEUP_PCHR,
	PMIC_AUXADC_ADC_OUT_CH0_BY_MD_L,
	PMIC_AUXADC_ADC_OUT_CH0_BY_MD_H,
	PMIC_AUXADC_ADC_RDY_CH0_BY_MD,
	PMIC_AUXADC_ADC_OUT_CH0_BY_AP_L,
	PMIC_AUXADC_ADC_OUT_CH0_BY_AP_H,
	PMIC_AUXADC_ADC_RDY_CH0_BY_AP,
	PMIC_AUXADC_ADC_OUT_CH1_BY_MD_L,
	PMIC_AUXADC_ADC_OUT_CH1_BY_MD_H,
	PMIC_AUXADC_ADC_RDY_CH1_BY_MD,
	PMIC_AUXADC_ADC_OUT_CH1_BY_AP_L,
	PMIC_AUXADC_ADC_OUT_CH1_BY_AP_H,
	PMIC_AUXADC_ADC_RDY_CH1_BY_AP,
	PMIC_AUXADC_ADC_OUT_FGADC_PCHR_L,
	PMIC_AUXADC_ADC_OUT_FGADC_PCHR_H,
	PMIC_AUXADC_ADC_RDY_FGADC_PCHR,
	PMIC_AUXADC_ADC_OUT_BAT_PLUGIN_PCHR_L,
	PMIC_AUXADC_ADC_OUT_BAT_PLUGIN_PCHR_H,
	PMIC_AUXADC_ADC_RDY_BAT_PLUGIN_PCHR,
	PMIC_AUXADC_ADC_OUT_RAW_L,
	PMIC_AUXADC_ADC_OUT_RAW_H,
	PMIC_AUXADC_ADC_OUT_DCXO_BY_GPS_L,
	PMIC_AUXADC_ADC_OUT_DCXO_BY_GPS_H,
	PMIC_AUXADC_ADC_RDY_DCXO_BY_GPS,
	PMIC_AUXADC_ADC_OUT_DCXO_BY_MD_L,
	PMIC_AUXADC_ADC_OUT_DCXO_BY_MD_H,
	PMIC_AUXADC_ADC_RDY_DCXO_BY_MD,
	PMIC_AUXADC_ADC_OUT_DCXO_BY_AP_L,
	PMIC_AUXADC_ADC_OUT_DCXO_BY_AP_H,
	PMIC_AUXADC_ADC_RDY_DCXO_BY_AP,
	PMIC_AUXADC_ADC_OUT_BATID_L,
	PMIC_AUXADC_ADC_OUT_BATID_H,
	PMIC_AUXADC_ADC_RDY_BATID,
	PMIC_AUXADC_ADC_OUT_CH4_BY_THR1_L,
	PMIC_AUXADC_ADC_OUT_CH4_BY_THR1_H,
	PMIC_AUXADC_ADC_RDY_CH4_BY_THR1,
	PMIC_AUXADC_ADC_OUT_CH4_BY_THR2_L,
	PMIC_AUXADC_ADC_OUT_CH4_BY_THR2_H,
	PMIC_AUXADC_ADC_RDY_CH4_BY_THR2,
	PMIC_AUXADC_ADC_OUT_CH4_BY_THR3_L,
	PMIC_AUXADC_ADC_OUT_CH4_BY_THR3_H,
	PMIC_AUXADC_ADC_RDY_CH4_BY_THR3,
	PMIC_AUXADC_ADC_OUT_CH12_NTCT0_L,
	PMIC_AUXADC_ADC_OUT_CH12_NTCT0_H,
	PMIC_AUXADC_ADC_RDY_CH12_NTCT0,
	PMIC_AUXADC_ADC_OUT_CH12_NTCT1_L,
	PMIC_AUXADC_ADC_OUT_CH12_NTCT1_H,
	PMIC_AUXADC_ADC_RDY_CH12_NTCT1,
	PMIC_AUXADC_ADC_OUT_CH12_NTCT2_L,
	PMIC_AUXADC_ADC_OUT_CH12_NTCT2_H,
	PMIC_AUXADC_ADC_RDY_CH12_NTCT2,
	PMIC_AUXADC_ADC_OUT_CH12_NTCT3_L,
	PMIC_AUXADC_ADC_OUT_CH12_NTCT3_H,
	PMIC_AUXADC_ADC_RDY_CH12_NTCT3,
	PMIC_AUXADC_ADC_OUT_CH12_L,
	PMIC_AUXADC_ADC_OUT_CH12_H,
	PMIC_AUXADC_ADC_RDY_CH12,
	PMIC_AUXADC_ADC_OUT_CH13_EXT0_L,
	PMIC_AUXADC_ADC_OUT_CH13_EXT0_H,
	PMIC_AUXADC_ADC_RDY_CH13_EXT0,
	PMIC_AUXADC_ADC_OUT_CH13_EXT1_L,
	PMIC_AUXADC_ADC_OUT_CH13_EXT1_H,
	PMIC_AUXADC_ADC_RDY_CH13_EXT1,
	PMIC_AUXADC_ADC_OUT_CH14_L,
	PMIC_AUXADC_ADC_OUT_CH14_H,
	PMIC_AUXADC_ADC_RDY_CH14,
	PMIC_AUXADC_ADC_OUT_NAG_L,
	PMIC_AUXADC_ADC_OUT_NAG_H,
	PMIC_AUXADC_ADC_RDY_NAG,
	PMIC_AUXADC_ADC_OUT_IMP_L,
	PMIC_AUXADC_ADC_OUT_IMP_H,
	PMIC_AUXADC_ADC_RDY_IMP,
	PMIC_AUXADC_ADC_OUT_IMP_AVG_L,
	PMIC_AUXADC_ADC_OUT_IMP_AVG_H,
	PMIC_AUXADC_ADC_RDY_IMP_AVG,
	PMIC_AUXADC_ADC_OUT_LBAT_L,
	PMIC_AUXADC_ADC_OUT_LBAT_H,
	PMIC_AUXADC_ADC_RDY_LBAT,
	PMIC_AUXADC_ADC_OUT_LBAT2_L,
	PMIC_AUXADC_ADC_OUT_LBAT2_H,
	PMIC_AUXADC_ADC_RDY_LBAT2,
	PMIC_AUXADC_ADC_OUT_BAT_TEMP_L,
	PMIC_AUXADC_ADC_OUT_BAT_TEMP_H,
	PMIC_AUXADC_ADC_RDY_BAT_TEMP,
	PMIC_AUXADC_ADC_OUT_THR_HW_L,
	PMIC_AUXADC_ADC_OUT_THR_HW_H,
	PMIC_AUXADC_ADC_RDY_THR_HW,
	PMIC_AUXADC_ADC_OUT_MDRT_L,
	PMIC_AUXADC_ADC_OUT_MDRT_H,
	PMIC_AUXADC_ADC_RDY_MDRT,
	PMIC_AUXADC_ADC_OUT_DCXO_MDRT_L,
	PMIC_AUXADC_ADC_OUT_DCXO_MDRT_H,
	PMIC_AUXADC_ADC_RDY_DCXO_MDRT,
	PMIC_SDMADC_ADC_OUT_CH0_L,
	PMIC_SDMADC_ADC_OUT_CH0_H,
	PMIC_SDMADC_ADC_RDY_CH0,
	PMIC_AUXADC_ADC_BUSY_IN_L,
	PMIC_AUXADC_ADC_BUSY_IN_H,
	PMIC_AUXADC_ADC_BUSY_IN_WAKEUP,
	PMIC_AUXADC_ADC_BUSY_IN_DCXO_GPS_AP,
	PMIC_AUXADC_ADC_BUSY_IN_DCXO_GPS_MD,
	PMIC_AUXADC_ADC_BUSY_IN_DCXO_GPS,
	PMIC_AUXADC_ADC_BUSY_IN_SHARE,
	PMIC_AUXADC_ADC_BUSY_IN_GPS_AP,
	PMIC_AUXADC_ADC_BUSY_IN_GPS_MD,
	PMIC_AUXADC_ADC_BUSY_IN_GPS,
	PMIC_AUXADC_ADC_BUSY_IN_THR_MD,
	PMIC_AUXADC_ADC_BUSY_IN_BAT_PLUGIN_PCHR,
	PMIC_AUXADC_ADC_BUSY_IN_FGADC_PCHR,
	PMIC_AUXADC_ADC_BUSY_IN_BATID,
	PMIC_AUXADC_ADC_BUSY_IN_PWRON,
	PMIC_AUXADC_ADC_BUSY_IN_THR1,
	PMIC_AUXADC_ADC_BUSY_IN_THR2,
	PMIC_AUXADC_ADC_BUSY_IN_THR3,
	PMIC_AUXADC_ADC_BUSY_IN_DCXO_MDRT,
	PMIC_AUXADC_ADC_BUSY_IN_MDRT,
	PMIC_AUXADC_ADC_BUSY_IN_THR_HW,
	PMIC_AUXADC_ADC_BUSY_IN_LBAT2,
	PMIC_AUXADC_ADC_BUSY_IN_BAT_TEMP,
	PMIC_AUXADC_ADC_BUSY_IN_LBAT,
	PMIC_AUXADC_ADC_BUSY_IN_IMP,
	PMIC_AUXADC_ADC_BUSY_IN_NAG,
	PMIC_AUXADC_ADC_BUSY_IN_CH12_NTCT0,
	PMIC_AUXADC_ADC_BUSY_IN_CH12_NTCT1,
	PMIC_AUXADC_ADC_BUSY_IN_CH12_NTCT2,
	PMIC_AUXADC_ADC_BUSY_IN_CH12_NTCT3,
	PMIC_AUXADC_ADC_BUSY_IN_CH13_EXT0,
	PMIC_AUXADC_ADC_BUSY_IN_CH13_EXT1,
	PMIC_SDMADC_ADC_BUSY_IN_CH0,
	PMIC_AUXADC_DIG_2_ANA_ID,
	PMIC_AUXADC_DIG_2_DIG_ID,
	PMIC_AUXADC_DIG_2_ANA_MINOR_REV,
	PMIC_AUXADC_DIG_2_ANA_MAJOR_REV,
	PMIC_AUXADC_DIG_2_DIG_MINOR_REV,
	PMIC_AUXADC_DIG_2_DIG_MAJOR_REV,
	PMIC_AUXADC_DIG_2_DSN_CBS,
	PMIC_AUXADC_DIG_2_DSN_BIX,
	PMIC_AUXADC_DIG_2_DSN_ESP,
	PMIC_AUXADC_DIG_2_DSN_FPI,
	PMIC_AUXADC_DIG_2_DSN_DXI,
	PMIC_AUXADC_RQST_CH0,
	PMIC_AUXADC_RQST_CH1,
	PMIC_AUXADC_RQST_CH2,
	PMIC_AUXADC_RQST_CH3,
	PMIC_AUXADC_RQST_CH4,
	PMIC_AUXADC_RQST_CH5,
	PMIC_AUXADC_RQST_CH6,
	PMIC_AUXADC_RQST_CH7,
	PMIC_AUXADC_RQST_CH8,
	PMIC_AUXADC_RQST_CH9,
	PMIC_AUXADC_RQST_CH10,
	PMIC_AUXADC_RQST_CH11,
	PMIC_AUXADC_RQST_CH12,
	PMIC_AUXADC_RQST_CH13,
	PMIC_AUXADC_RQST_CH14,
	PMIC_AUXADC_RQST_CH15,
	PMIC_SDMADC_TIA_RSV2,
	PMIC_AUXADC_RQST_CH0_BY_MD,
	PMIC_AUXADC_RQST_CH1_BY_MD,
	PMIC_AUXADC_RQST_CH4_BY_MD,
	PMIC_AUXADC_RQST_CH7_BY_MD,
	PMIC_AUXADC_RQST_CH7_BY_GPS,
	PMIC_AUXADC_RQST_DCXO_BY_MD,
	PMIC_AUXADC_RQST_DCXO_BY_GPS,
	PMIC_AUXADC_RQST_BATID,
	PMIC_AUXADC_RQST_CH4_BY_THR1,
	PMIC_AUXADC_RQST_CH4_BY_THR2,
	PMIC_AUXADC_RQST_CH4_BY_THR3,
	PMIC_AUXADC_RQST_RSV1,
	PMIC_AUXADC_RQST_CH12_NTCT0,
	PMIC_AUXADC_RQST_CH12_NTCT1,
	PMIC_AUXADC_RQST_CH12_NTCT2,
	PMIC_AUXADC_RQST_CH12_NTCT3,
	PMIC_AUXADC_RQST_CH13_EXT0,
	PMIC_AUXADC_RQST_CH13_EXT1,
	PMIC_SDMADC_RQST_CH0,
	PMIC_AUXADC_DIG_3_ANA_ID,
	PMIC_AUXADC_DIG_3_DIG_ID,
	PMIC_AUXADC_DIG_3_ANA_MINOR_REV,
	PMIC_AUXADC_DIG_3_ANA_MAJOR_REV,
	PMIC_AUXADC_DIG_3_DIG_MINOR_REV,
	PMIC_AUXADC_DIG_3_DIG_MAJOR_REV,
	PMIC_AUXADC_DIG_3_DSN_CBS,
	PMIC_AUXADC_DIG_3_DSN_BIX,
	PMIC_AUXADC_DIG_3_DSN_ESP,
	PMIC_AUXADC_DIG_3_DSN_FPI,
	PMIC_AUXADC_DIG_3_DSN_DXI,
	PMIC_AUXADC_ADC_PWDB,
	PMIC_AUXADC_ADC_PWDB_SWCTRL,
	PMIC_AUXADC_STRUP_CK_ON_ENB,
	PMIC_AUXADC_SRCLKEN_CK_EN,
	PMIC_AUXADC_CK_AON_GPS,
	PMIC_AUXADC_CK_AON_MD,
	PMIC_AUXADC_CK_AON,
	PMIC_AUXADC_CK_ON_EXTD,
	PMIC_AUXADC_SRCLKEN_SRC_SEL,
	PMIC_AUXADC_SPL_NUM_SMALL,
	PMIC_AUXADC_SPL_NUM_LARGE,
	PMIC_AUXADC_SPL_NUM_SLEEP,
	PMIC_AUXADC_SPL_NUM_SEL_L,
	PMIC_AUXADC_SPL_NUM_SEL_H,
	PMIC_AUXADC_SPL_NUM_SEL_SHARE,
	PMIC_AUXADC_SPL_NUM_SEL_LBAT,
	PMIC_AUXADC_SPL_NUM_SEL_BAT_TEMP,
	PMIC_AUXADC_SPL_NUM_SEL_WAKEUP,
	PMIC_AUXADC_SPL_NUM_SLEEP_SEL,
	PMIC_AUXADC_SPL_NUM_CH0,
	PMIC_AUXADC_SPL_NUM_CH3,
	PMIC_AUXADC_SPL_NUM_CH7,
	PMIC_AUXADC_SPL_NUM_CH14,
	PMIC_AUXADC_BATBUF_SPL_NUM,
	PMIC_AUXADC_SPL_NUM_30K,
	PMIC_AUXADC_SPL_NUM_100K,
	PMIC_AUXADC_SPL_NUM_400K,
	PMIC_AUXADC_AVG_NUM_SMALL,
	PMIC_AUXADC_AVG_NUM_LARGE,
	PMIC_AUXADC_AVG_NUM_SMALL_CH7_GPS,
	PMIC_AUXADC_AVG_NUM_LARGE_CH7_GPS,
	PMIC_AUXADC_AVG_NUM_SEL_L,
	PMIC_AUXADC_AVG_NUM_SEL_H,
	PMIC_AUXADC_AVG_NUM_SEL_SHARE,
	PMIC_AUXADC_AVG_NUM_SEL_LBAT,
	PMIC_AUXADC_AVG_NUM_SEL_BAT_TEMP,
	PMIC_AUXADC_AVG_NUM_SEL_WAKEUP,
	PMIC_AUXADC_AVG_NUM_CH3,
	PMIC_AUXADC_AVG_NUM_CH0,
	PMIC_AUXADC_AVG_NUM_LBAT,
	PMIC_AUXADC_AVG_NUM_CH7,
	PMIC_AUXADC_AVG_NUM_CH7_WAKEUP,
	PMIC_AUXADC_AVG_NUM_BTMP,
	PMIC_AUXADC_AVG_NUM_HPC,
	PMIC_AUXADC_AVG_NUM_DCXO,
	PMIC_AUXADC_AVG_NUM_CH14,
	PMIC_AUXADC_TRIM_CH0_SEL,
	PMIC_AUXADC_TRIM_CH1_SEL,
	PMIC_AUXADC_TRIM_CH2_SEL,
	PMIC_AUXADC_TRIM_CH3_SEL,
	PMIC_AUXADC_TRIM_CH4_SEL,
	PMIC_AUXADC_TRIM_CH5_SEL,
	PMIC_AUXADC_TRIM_CH6_SEL,
	PMIC_AUXADC_TRIM_CH7_SEL,
	PMIC_AUXADC_TRIM_CH8_SEL,
	PMIC_AUXADC_TRIM_CH9_SEL,
	PMIC_AUXADC_TRIM_CH10_SEL,
	PMIC_AUXADC_TRIM_CH11_SEL,
	PMIC_AUXADC_TRIM_CH12_SEL,
	PMIC_AUXADC_TRIM_CH13_SEL,
	PMIC_AUXADC_TRIM_CH14_SEL,
	PMIC_AUXADC_VBUF_EN,
	PMIC_AUXADC_OUT_SEL,
	PMIC_AUXADC_ADC_TRIM_COMP,
	PMIC_AUXADC_ADC_2S_COMP_ENB,
	PMIC_AUXADC_RNG_EN,
	PMIC_AUXADC_TEST_MODE,
	PMIC_AUXADC_BIT_SEL,
	PMIC_AUXADC_START_SW,
	PMIC_AUXADC_START_SWCTRL,
	PMIC_AUXADC_TS_VBE_SEL,
	PMIC_AUXADC_DA_DAC_SWCTRL,
	PMIC_AD_AUXADC_COMP,
	PMIC_AUXADC_DA_DAC_L,
	PMIC_AUXADC_DA_DAC_H,
	PMIC_AUXADC_ADCIN_BATID_SW_EN,
	PMIC_AUXADC_VXO22_EN,
	PMIC_AUXADC_DIG0_RSV0,
	PMIC_AUXADC_CHSEL,
	PMIC_AUXADC_SWCTRL_EN,
	PMIC_AUXADC_ADCIN_VSEN_EN,
	PMIC_AUXADC_ADCIN_VBAT_EN,
	PMIC_AUXADC_ADCIN_VSEN_MUX_EN,
	PMIC_AUXADC_ADCIN_VSEN_EXT_BATON_EN,
	PMIC_AUXADC_ADCIN_CHR_EN,
	PMIC_AUXADC_ADCIN_BATON_TDET_EN,
	PMIC_AUXADC_ACCDET_ANASWCTRL_EN,
	PMIC_AUXADC_XO_THADC_EN,
	PMIC_AUXADC_EXT1_EN,
	PMIC_AUXADC_EXT2_EN,
	PMIC_AUXADC_EXT3_EN,
	PMIC_AUXADC_EXT4_EN,
	PMIC_AUXADC_EXT5_EN,
	PMIC_AUXADC_EXT6_EN,
	PMIC_AUXADC_VSYSSNS_EN,
	PMIC_AUXADC_SOURCE_LBAT_SEL,
	PMIC_AUXADC_SOURCE_LBAT2_SEL,
	PMIC_AUXADC_DAC_EXTD,
	PMIC_AUXADC_DAC_EXTD_EN,
	PMIC_AUXADC_START_EXTD,
	PMIC_AUXADC_DIG0_RSV1,
	PMIC_AUXADC_START_SHADE_NUM_L,
	PMIC_AUXADC_START_SHADE_NUM_H,
	PMIC_AUXADC_START_SHADE_EN,
	PMIC_AUXADC_START_SHADE_SEL,
	PMIC_AUXADC_ADC_RDY_WAKEUP_CLR,
	PMIC_AUXADC_ADC_RDY_FGADC_CLR,
	PMIC_AUXADC_ADC_RDY_BAT_PLUGIN_CLR,
	PMIC_AUXADC_ADC_RDY_PWRON_CLR,
	PMIC_AUXADC_DATA_REUSE_EN,
	PMIC_AUXADC_CH0_DATA_REUSE_EN,
	PMIC_AUXADC_CH1_DATA_REUSE_EN,
	PMIC_AUXADC_DCXO_DATA_REUSE_EN,
	PMIC_AUXADC_DATA_REUSE_SEL,
	PMIC_AUXADC_CH0_DATA_REUSE_SEL,
	PMIC_AUXADC_CH1_DATA_REUSE_SEL,
	PMIC_AUXADC_DCXO_DATA_REUSE_SEL,
	PMIC_AUXADC_STATE_CS_S,
	PMIC_AUXADC_AUTORPT_EN,
	PMIC_AUXADC_AUTORPT_PRD_L,
	PMIC_AUXADC_AUTORPT_PRD_H,
	PMIC_AUXADC_ACCDET_DIG0_RSV0,
	PMIC_AUXADC_ACCDET_AUTO_SPL,
	PMIC_AUXADC_ACCDET_AUTO_RQST_CLR,
	PMIC_AUXADC_ACCDET_DIG1_RSV0,
	PMIC_AUXADC_DBG_DIG1_RSV2,
	PMIC_AUXADC_DBG_DIG0_RSV2,
	PMIC_AUXADC_FGADC_START_SW,
	PMIC_AUXADC_FGADC_START_SEL,
	PMIC_AUXADC_IMP_FGADC_R_SW,
	PMIC_AUXADC_IMP_FGADC_R_SEL,
	PMIC_AUXADC_BAT_PLUGIN_START_SW,
	PMIC_AUXADC_BAT_PLUGIN_START_SEL,
	PMIC_SDMADC_EXT_THR_SRC_SEL,
	PMIC_SDMADC_EXT_THR_PURES_SEL,
	PMIC_SDMADC_TSX_DCXO_SRC_SEL,
	PMIC_AUXADC_AVG_NUM_SEL_CH12,
	PMIC_SDMADC_TIA_RSV1,
	PMIC_SDMADC_CIC_M1,
	PMIC_SDMADC_CIC_M2,
	PMIC_SDMADC_TRIM_COMP,
	PMIC_SDMADC_2S_COMP_ENB,
	PMIC_SDMADC_SHADE_PRD_SEL,
	PMIC_SDMADC_CONVERT_PRD_SEL,
	PMIC_SDMADC_STATE_CS_S,
	PMIC_SDMADC_SAMPLE_LIST,
	PMIC_AUXADC_DIG_3_ELR_LEN,
	PMIC_EFUSE_GAIN_CH0_TRIM_L,
	PMIC_EFUSE_GAIN_CH0_TRIM_H,
	PMIC_EFUSE_OFFSET_CH0_TRIM_L,
	PMIC_EFUSE_OFFSET_CH0_TRIM_H,
	PMIC_EFUSE_GAIN_CH3_TRIM_L,
	PMIC_EFUSE_GAIN_CH3_TRIM_H,
	PMIC_EFUSE_OFFSET_CH3_TRIM_L,
	PMIC_EFUSE_OFFSET_CH3_TRIM_H,
	PMIC_EFUSE_GAIN_CH4_TRIM_L,
	PMIC_EFUSE_GAIN_CH4_TRIM_H,
	PMIC_EFUSE_OFFSET_CH4_TRIM_L,
	PMIC_EFUSE_OFFSET_CH4_TRIM_H,
	PMIC_EFUSE_GAIN_CH12_TRIM_L,
	PMIC_EFUSE_GAIN_CH12_TRIM_H,
	PMIC_EFUSE_OFFSET_CH12_TRIM_L,
	PMIC_EFUSE_OFFSET_CH12_TRIM_H,
	PMIC_EFUSE_GAIN_CH14_TRIM_L,
	PMIC_EFUSE_GAIN_CH14_TRIM_H,
	PMIC_EFUSE_OFFSET_CH14_TRIM_L,
	PMIC_EFUSE_OFFSET_CH14_TRIM_H,
	PMIC_AUXADC_EFUSE_DEGC_CALI,
	PMIC_AUXADC_EFUSE_ADC_CALI_EN,
	PMIC_AUXADC_EFUSE_ID,
	PMIC_AUXADC_EFUSE_O_VTS_L,
	PMIC_AUXADC_EFUSE_O_VTS_H,
	PMIC_AUXADC_EFUSE_O_VTS_2_M,
	PMIC_AUXADC_EFUSE_O_VTS_2_L,
	PMIC_AUXADC_EFUSE_O_VTS_3_L,
	PMIC_AUXADC_EFUSE_O_VTS_3_H,
	PMIC_AUXADC_EFUSE_O_VTS_2_H,
	PMIC_AUXADC_EFUSE_O_VTS_4_L,
	PMIC_AUXADC_EFUSE_O_VTS_4_H,
	PMIC_AUXADC_EFUSE_RSV4,
	PMIC_AUXADC_EFUSE_VAUX18,
	PMIC_AUXADC_EFUSE_CALI_FROM_EFUSE_EN,
	PMIC_AUXADC_EFUSE_VBG12,
	PMIC_AUXADC_EFUSE_VTREF18,
	PMIC_AUXADC_DIG_4_ANA_ID,
	PMIC_AUXADC_DIG_4_DIG_ID,
	PMIC_AUXADC_DIG_4_ANA_MINOR_REV,
	PMIC_AUXADC_DIG_4_ANA_MAJOR_REV,
	PMIC_AUXADC_DIG_4_DIG_MINOR_REV,
	PMIC_AUXADC_DIG_4_DIG_MAJOR_REV,
	PMIC_AUXADC_DIG_4_DSN_CBS,
	PMIC_AUXADC_DIG_4_DSN_BIX,
	PMIC_AUXADC_DIG_4_DSN_ESP,
	PMIC_AUXADC_DIG_4_DSN_FPI,
	PMIC_AUXADC_DIG_4_DSN_DXI,
	PMIC_AUXADC_IMP_EN,
	PMIC_AUXADC_IMP_PRD_SEL,
	PMIC_AUXADC_IMP_CNT_SEL,
	PMIC_AUXADC_IMPEDANCE_CHSEL,
	PMIC_AUXADC_IMPEDANCE_IRQ_STATUS,
	PMIC_AUXADC_IMP_START,
	PMIC_AUXADC_IMP_STATE,
	PMIC_AUXADC_IMP_COUNT,
	PMIC_AUXADC_IMP_FGADC_R_S,
	PMIC_FGADC_AUXADC_IMP_R_DONE_S,
	PMIC_AUXADC_IMP_CK_SW_EN,
	PMIC_AUXADC_IMP_CK_SW_MODE,
	PMIC_AUXADC_LBAT_EN,
	PMIC_AUXADC_LBAT_DET_PRD_SEL,
	PMIC_AUXADC_LBAT_DEBT_MAX_SEL,
	PMIC_AUXADC_LBAT_DEBT_MIN_SEL,
	PMIC_AUXADC_LBAT_IRQ_EN_MAX,
	PMIC_AUXADC_LBAT_DET_MAX,
	PMIC_AUXADC_LBAT_MAX_IRQ_B,
	PMIC_AUXADC_LBAT_VOLT_MAX_L,
	PMIC_AUXADC_LBAT_VOLT_MAX_H,
	PMIC_AUXADC_LBAT_IRQ_EN_MIN,
	PMIC_AUXADC_LBAT_DET_MIN,
	PMIC_AUXADC_LBAT_MIN_IRQ_B,
	PMIC_AUXADC_LBAT_VOLT_MIN_L,
	PMIC_AUXADC_LBAT_VOLT_MIN_H,
	PMIC_AUXADC_LBAT_DEBOUNCE_COUNT_MAX,
	PMIC_AUXADC_LBAT_DEBOUNCE_COUNT_MIN,
	PMIC_AUXADC_LBAT_STATE,
	PMIC_AUXADC_LBAT_AUXADC_START,
	PMIC_AUXADC_LBAT_CK_SW_EN,
	PMIC_AUXADC_LBAT_CK_SW_MODE,
	PMIC_AUXADC_LBAT2_EN,
	PMIC_AUXADC_LBAT2_DET_PRD_SEL,
	PMIC_AUXADC_LBAT2_DEBT_MAX_SEL,
	PMIC_AUXADC_LBAT2_DEBT_MIN_SEL,
	PMIC_AUXADC_LBAT2_IRQ_EN_MAX,
	PMIC_AUXADC_LBAT2_DET_MAX,
	PMIC_AUXADC_LBAT2_MAX_IRQ_B,
	PMIC_AUXADC_LBAT2_VOLT_MAX_L,
	PMIC_AUXADC_LBAT2_VOLT_MAX_H,
	PMIC_AUXADC_LBAT2_IRQ_EN_MIN,
	PMIC_AUXADC_LBAT2_DET_MIN,
	PMIC_AUXADC_LBAT2_MIN_IRQ_B,
	PMIC_AUXADC_LBAT2_VOLT_MIN_L,
	PMIC_AUXADC_LBAT2_VOLT_MIN_H,
	PMIC_AUXADC_LBAT2_DEBOUNCE_COUNT_MAX,
	PMIC_AUXADC_LBAT2_DEBOUNCE_COUNT_MIN,
	PMIC_AUXADC_LBAT2_STATE,
	PMIC_AUXADC_LBAT2_AUXADC_START,
	PMIC_AUXADC_LBAT2_CK_SW_EN,
	PMIC_AUXADC_LBAT2_CK_SW_MODE,
	PMIC_AUXADC_BAT_TEMP_EN,
	PMIC_AUXADC_BAT_TEMP_FROZE_EN,
	PMIC_AUXADC_BAT_TEMP_DET_PRD_SEL,
	PMIC_AUXADC_BAT_TEMP_DEBT_MAX_SEL,
	PMIC_AUXADC_BAT_TEMP_DEBT_MIN_SEL,
	PMIC_AUXADC_BAT_TEMP_IRQ_EN_MAX,
	PMIC_AUXADC_BAT_TEMP_DET_MAX,
	PMIC_AUXADC_BAT_TEMP_MAX_IRQ_B,
	PMIC_AUXADC_BAT_TEMP_VOLT_MAX_L,
	PMIC_AUXADC_BAT_TEMP_VOLT_MAX_H,
	PMIC_AUXADC_BAT_TEMP_IRQ_EN_MIN,
	PMIC_AUXADC_BAT_TEMP_DET_MIN,
	PMIC_AUXADC_BAT_TEMP_MIN_IRQ_B,
	PMIC_AUXADC_BAT_TEMP_VOLT_MIN_L,
	PMIC_AUXADC_BAT_TEMP_VOLT_MIN_H,
	PMIC_AUXADC_BAT_TEMP_DEBOUNCE_COUNT_MAX,
	PMIC_AUXADC_BAT_TEMP_DEBOUNCE_COUNT_MIN,
	PMIC_AUXADC_BAT_TEMP_STATE,
	PMIC_AUXADC_BAT_TEMP_AUXADC_START,
	PMIC_AUXADC_BAT_TEMP_CK_SW_EN,
	PMIC_AUXADC_BAT_TEMP_CK_SW_MODE,
	PMIC_AUXADC_THR_EN,
	PMIC_AUXADC_THR_DET_PRD_SEL,
	PMIC_AUXADC_THR_DEBT_MAX_SEL,
	PMIC_AUXADC_THR_DEBT_MIN_SEL,
	PMIC_AUXADC_THR_IRQ_EN_MAX,
	PMIC_AUXADC_THR_DET_MAX,
	PMIC_AUXADC_THR_MAX_IRQ_B,
	PMIC_AUXADC_THR_VOLT_MAX_L,
	PMIC_AUXADC_THR_VOLT_MAX_H,
	PMIC_AUXADC_THR_IRQ_EN_MIN,
	PMIC_AUXADC_THR_DET_MIN,
	PMIC_AUXADC_THR_MIN_IRQ_B,
	PMIC_AUXADC_THR_VOLT_MIN_L,
	PMIC_AUXADC_THR_VOLT_MIN_H,
	PMIC_AUXADC_THR_DEBOUNCE_COUNT_MAX,
	PMIC_AUXADC_THR_DEBOUNCE_COUNT_MIN,
	PMIC_AUXADC_THR_STATE,
	PMIC_AUXADC_THR_AUXADC_START,
	PMIC_AUXADC_THR_CK_SW_EN,
	PMIC_AUXADC_THR_CK_SW_MODE,
	PMIC_AUXADC_MDRT_DET_PRD_SEL,
	PMIC_AUXADC_MDRT_DET_EN,
	PMIC_AUXADC_MDRT_DET_WKUP_START_CNT_L,
	PMIC_AUXADC_MDRT_DET_WKUP_START_CNT_H,
	PMIC_AUXADC_MDRT_DET_WKUP_START,
	PMIC_AUXADC_MDRT_DET_WKUP_START_SEL,
	PMIC_AUXADC_MDRT_DET_WKUP_EN,
	PMIC_AUXADC_MDRT_DET_SRCLKEN_IND,
	PMIC_AUXADC_MDRT_DET_WKUP_START_CLR,
	PMIC_AUXADC_MDRT_STATE,
	PMIC_AUXADC_MDRT_START,
	PMIC_AUXADC_MDRT_CK_SW_EN,
	PMIC_AUXADC_MDRT_CK_SW_MODE,
	PMIC_AUXADC_DCXO_MDRT_DET_WKUP_START_CNT_L,
	PMIC_AUXADC_DCXO_MDRT_DET_WKUP_START_CNT_H,
	PMIC_AUXADC_DCXO_MDRT_DET_WKUP_START,
	PMIC_AUXADC_DCXO_MDRT_DET_WKUP_START_SEL,
	PMIC_AUXADC_DCXO_MDRT_DET_WKUP_EN,
	PMIC_AUXADC_DCXO_MDRT_DET_WKUP_START_CLR,
	PMIC_AUXADC_NAG_EN,
	PMIC_AUXADC_NAG_CLR,
	PMIC_AUXADC_NAG_VBAT1_SEL,
	PMIC_AUXADC_NAG_PRD_SEL,
	PMIC_AUXADC_NAG_IRQ_EN,
	PMIC_AUXADC_NAG_C_DLTV_IRQ,
	PMIC_AUXADC_NAG_ZCV_L,
	PMIC_AUXADC_NAG_ZCV_H,
	PMIC_AUXADC_NAG_C_DLTV_TH_7_0,
	PMIC_AUXADC_NAG_C_DLTV_TH_15_8,
	PMIC_AUXADC_NAG_C_DLTV_TH_23_16,
	PMIC_AUXADC_NAG_C_DLTV_TH_26_24,
	PMIC_AUXADC_NAG_CNT_7_0,
	PMIC_AUXADC_NAG_CNT_15_8,
	PMIC_AUXADC_NAG_CNT_23_16,
	PMIC_AUXADC_NAG_CNT_25_24,
	PMIC_AUXADC_NAG_DLTV_L,
	PMIC_AUXADC_NAG_DLTV_H,
	PMIC_AUXADC_NAG_C_DLTV_7_0,
	PMIC_AUXADC_NAG_C_DLTV_15_8,
	PMIC_AUXADC_NAG_C_DLTV_23_16,
	PMIC_AUXADC_NAG_C_DLTV_26_24,
	PMIC_AUXADC_NAG_STATE,
	PMIC_AUXADC_NAG_AUXADC_START,
	PMIC_AUXADC_NAG_CK_SW_EN,
	PMIC_AUXADC_NAG_CK_SW_MODE,
	PMIC_AUXADC_RSV_0,
	PMIC_AUXADC_RSV_1,
	PMIC_AUXADC_SAMPLE_LIST_07_00,
	PMIC_AUXADC_SAMPLE_LIST_15_08,
	PMIC_AUXADC_SAMPLE_LIST_23_16,
	PMIC_AUXADC_SAMPLE_LIST_31_24,
	PMIC_AUXADC_SAMPLE_LIST_33_32,
	PMIC_BUCK_TOP_ANA_ID,
	PMIC_BUCK_TOP_DIG_ID,
	PMIC_BUCK_TOP_ANA_MINOR_REV,
	PMIC_BUCK_TOP_ANA_MAJOR_REV,
	PMIC_BUCK_TOP_DIG_MINOR_REV,
	PMIC_BUCK_TOP_DIG_MAJOR_REV,
	PMIC_BUCK_TOP_CBS,
	PMIC_BUCK_TOP_BIX,
	PMIC_BUCK_TOP_ESP,
	PMIC_BUCK_TOP_FPI,
	PMIC_BUCK_TOP_CLK_OFFSET,
	PMIC_BUCK_TOP_RST_OFFSET,
	PMIC_BUCK_TOP_INT_OFFSET,
	PMIC_BUCK_TOP_INT_LEN,
	PMIC_RG_BUCK32K_CK_PDN,
	PMIC_RG_BUCK1M_CK_PDN,
	PMIC_RG_BUCK26M_CK_PDN,
	PMIC_RG_BUCK_VIO31_ANA_2M_CK_PDN,
	PMIC_RG_BUCK_PHASE26M_CK_PDN,
	PMIC_RG_BUCK_TOP_CLK_CON0_SET,
	PMIC_RG_BUCK_TOP_CLK_CON0_CLR,
	PMIC_RG_BUCK32K_CK_PDN_HWEN,
	PMIC_RG_BUCK1M_CK_PDN_HWEN,
	PMIC_RG_BUCK26M_CK_PDN_HWEN,
	PMIC_RG_BUCK_SLEEP_CTRL_MODE,
	PMIC_RG_BUCK_PHASE26M_CK_PDN_HWEN,
	PMIC_RG_BUCK_ONOFFLP_26M_MODE,
	PMIC_RG_BUCK_DCM_MODE,
	PMIC_RG_BUCK_TOP_CLK_HWEN_CON0_SET,
	PMIC_RG_BUCK_TOP_CLK_HWEN_CON0_CLR,
	PMIC_RG_INT_EN_VS2_OC,
	PMIC_RG_INT_EN_VBUCK1_OC,
	PMIC_RG_INT_EN_VBUCK2_OC,
	PMIC_RG_INT_EN_VBUCK3_OC,
	PMIC_RG_INT_EN_VBUCK4_OC,
	PMIC_RG_INT_EN_VBUCK5_OC,
	PMIC_RG_INT_EN_VBUCK6_OC,
	PMIC_RG_INT_EN_VBUCK7_OC,
	PMIC_RG_BUCK_TOP_INT_EN_CON0_SET,
	PMIC_RG_BUCK_TOP_INT_EN_CON0_CLR,
	PMIC_RG_INT_EN_VS1_OC,
	PMIC_RG_INT_EN_VS3_OC,
	PMIC_RG_BUCK_TOP_INT_EN_CON1_SET,
	PMIC_RG_BUCK_TOP_INT_EN_CON1_CLR,
	PMIC_RG_INT_MASK_VS2_OC,
	PMIC_RG_INT_MASK_VBUCK1_OC,
	PMIC_RG_INT_MASK_VBUCK2_OC,
	PMIC_RG_INT_MASK_VBUCK3_OC,
	PMIC_RG_INT_MASK_VBUCK4_OC,
	PMIC_RG_INT_MASK_VBUCK5_OC,
	PMIC_RG_INT_MASK_VBUCK6_OC,
	PMIC_RG_INT_MASK_VBUCK7_OC,
	PMIC_RG_BUCK_TOP_INT_MASK_CON0_SET,
	PMIC_RG_BUCK_TOP_INT_MASK_CON0_CLR,
	PMIC_RG_INT_MASK_VS1_OC,
	PMIC_RG_INT_MASK_VS3_OC,
	PMIC_RG_BUCK_TOP_INT_MASK_CON1_SET,
	PMIC_RG_BUCK_TOP_INT_MASK_CON1_CLR,
	PMIC_RG_INT_STATUS_VS2_OC,
	PMIC_RG_INT_STATUS_VBUCK1_OC,
	PMIC_RG_INT_STATUS_VBUCK2_OC,
	PMIC_RG_INT_STATUS_VBUCK3_OC,
	PMIC_RG_INT_STATUS_VBUCK4_OC,
	PMIC_RG_INT_STATUS_VBUCK5_OC,
	PMIC_RG_INT_STATUS_VBUCK6_OC,
	PMIC_RG_INT_STATUS_VBUCK7_OC,
	PMIC_RG_INT_STATUS_VS1_OC,
	PMIC_RG_INT_STATUS_VS3_OC,
	PMIC_RG_INT_RAW_STATUS_VS2_OC,
	PMIC_RG_INT_RAW_STATUS_VBUCK1_OC,
	PMIC_RG_INT_RAW_STATUS_VBUCK2_OC,
	PMIC_RG_INT_RAW_STATUS_VBUCK3_OC,
	PMIC_RG_INT_RAW_STATUS_VBUCK4_OC,
	PMIC_RG_INT_RAW_STATUS_VBUCK5_OC,
	PMIC_RG_INT_RAW_STATUS_VBUCK6_OC,
	PMIC_RG_INT_RAW_STATUS_VBUCK7_OC,
	PMIC_RG_INT_RAW_STATUS_VS1_OC,
	PMIC_RG_INT_RAW_STATUS_VS3_OC,
	PMIC_RG_VOW_BUCK_VCORE_DVS_DONE,
	PMIC_RG_VOW_BUCK_VCORE_DVS_SW_MODE,
	PMIC_RG_BUCK_STB_MAX_LO,
	PMIC_RG_BUCK_STB_MAX_HI,
	PMIC_RG_BUCK_VGP2_MINFREQ_LATENCY_MAX,
	PMIC_RG_BUCK_VGP2_MINFREQ_DURATION_MAX,
	PMIC_RG_BUCK_VPA_MINFREQ_LATENCY_MAX,
	PMIC_RG_BUCK_VPA_MINFREQ_DURATION_MAX,
	PMIC_RG_BUCK_VS2_OC_SDN_STATUS,
	PMIC_RG_BUCK_VBUCK1_OC_SDN_STATUS,
	PMIC_RG_BUCK_VBUCK2_OC_SDN_STATUS,
	PMIC_RG_BUCK_VBUCK3_OC_SDN_STATUS,
	PMIC_RG_BUCK_VBUCK4_OC_SDN_STATUS,
	PMIC_RG_BUCK_VBUCK5_OC_SDN_STATUS,
	PMIC_RG_BUCK_VBUCK6_OC_SDN_STATUS,
	PMIC_RG_BUCK_VBUCK7_OC_SDN_STATUS,
	PMIC_RG_BUCK_VS1_OC_SDN_STATUS,
	PMIC_RG_BUCK_VS3_OC_SDN_STATUS,
	PMIC_BUCK_TOP_WRITE_KEY_LO,
	PMIC_BUCK_TOP_WRITE_KEY_HI,
	PMIC_BUCK_VS2_WDTDBG_VOSEL,
	PMIC_BUCK_VBUCK1_WDTDBG_VOSEL,
	PMIC_BUCK_VBUCK2_WDTDBG_VOSEL,
	PMIC_BUCK_VBUCK3_WDTDBG_VOSEL,
	PMIC_BUCK_VBUCK4_WDTDBG_VOSEL,
	PMIC_BUCK_VBUCK5_WDTDBG_VOSEL,
	PMIC_BUCK_VBUCK6_WDTDBG_VOSEL,
	PMIC_BUCK_VBUCK7_WDTDBG_VOSEL,
	PMIC_BUCK_VS1_WDTDBG_VOSEL,
	PMIC_BUCK_VS3_WDTDBG_VOSEL,
	PMIC_RG_BUCK_HWTRK_CK_SW_EN,
	PMIC_RG_BUCK_HWTRK_CK_SW_MODE,
	PMIC_RG_BUCK_HWTRK0_VCORE_MODE,
	PMIC_RG_BUCK_HWTRK1_VCORE_MODE,
	PMIC_RG_BUCK_HWTRK_VOSEL_SEL,
	PMIC_RG_BUCK_HWTRK0_EN,
	PMIC_RG_BUCK_HWTRK0_MODE,
	PMIC_RG_BUCK_HWTRK0_CFG,
	PMIC_RG_BUCK_HWTRK0_VOSEL_DELTA,
	PMIC_RG_BUCK_HWTRK0_VOSEL_OFFSET,
	PMIC_RG_BUCK_HWTRK0_VOSEL_LB,
	PMIC_RG_BUCK_HWTRK0_VOSEL_HB,
	PMIC_RG_BUCK_HWTRK1_EN,
	PMIC_RG_BUCK_HWTRK1_MODE,
	PMIC_RG_BUCK_HWTRK1_CFG,
	PMIC_RG_BUCK_HWTRK1_VOSEL_DELTA,
	PMIC_RG_BUCK_HWTRK1_VOSEL_OFFSET,
	PMIC_RG_BUCK_HWTRK1_VOSEL_LB,
	PMIC_RG_BUCK_HWTRK1_VOSEL_HB,
	PMIC_RG_BUCK_VS2_VOSEL_LIMIT_SEL,
	PMIC_RG_BUCK_VBUCK1_VOSEL_LIMIT_SEL,
	PMIC_RG_BUCK_VBUCK2_VOSEL_LIMIT_SEL,
	PMIC_RG_BUCK_VBUCK3_VOSEL_LIMIT_SEL,
	PMIC_RG_BUCK_VBUCK4_VOSEL_LIMIT_SEL,
	PMIC_RG_BUCK_VBUCK5_VOSEL_LIMIT_SEL,
	PMIC_RG_BUCK_VBUCK6_VOSEL_LIMIT_SEL,
	PMIC_RG_BUCK_VBUCK7_VOSEL_LIMIT_SEL,
	PMIC_RG_BUCK_VS1_VOSEL_LIMIT_SEL,
	PMIC_RG_BUCK_VS3_VOSEL_LIMIT_SEL,
	PMIC_RG_BUCK_VS2_OC_SDN_EN,
	PMIC_RG_BUCK_VBUCK1_OC_SDN_EN,
	PMIC_RG_BUCK_VBUCK2_OC_SDN_EN,
	PMIC_RG_BUCK_VBUCK3_OC_SDN_EN,
	PMIC_RG_BUCK_VBUCK4_OC_SDN_EN,
	PMIC_RG_BUCK_VBUCK5_OC_SDN_EN,
	PMIC_RG_BUCK_VBUCK6_OC_SDN_EN,
	PMIC_RG_BUCK_VBUCK7_OC_SDN_EN,
	PMIC_RG_BUCK_VS1_OC_SDN_EN,
	PMIC_RG_BUCK_VS3_OC_SDN_EN,
	PMIC_RG_BUCK_OC_SDN_RSV0,
	PMIC_BUCK_TOP_ELR_LEN,
	PMIC_RG_BUCK_VS2_ONSC_TD,
	PMIC_RG_BUCK_VBUCK1_ONSC_TD,
	PMIC_RG_BUCK_VBUCK2_ONSC_TD,
	PMIC_RG_BUCK_VBUCK3_ONSC_TD,
	PMIC_RG_BUCK_VBUCK4_ONSC_TD,
	PMIC_RG_BUCK_VBUCK5_ONSC_TD,
	PMIC_RG_BUCK_VBUCK6_ONSC_TD,
	PMIC_RG_BUCK_VBUCK7_ONSC_TD,
	PMIC_RG_BUCK_VS1_ONSC_TD,
	PMIC_RG_BUCK_VS3_ONSC_TD,
	PMIC_RG_BUCK_EFUSE_RSV1,
	PMIC_BUCK_VS2_ANA_ID,
	PMIC_BUCK_VS2_DIG_ID,
	PMIC_BUCK_VS2_ANA_MINOR_REV,
	PMIC_BUCK_VS2_ANA_MAJOR_REV,
	PMIC_BUCK_VS2_DIG_MINOR_REV,
	PMIC_BUCK_VS2_DIG_MAJOR_REV,
	PMIC_BUCK_VS2_DSN_CBS,
	PMIC_BUCK_VS2_DSN_BIX,
	PMIC_BUCK_VS2_DSN_ESP,
	PMIC_BUCK_VS2_DSN_FPI_SSHUB,
	PMIC_BUCK_VS2_DSN_FPI_TRACKING,
	PMIC_BUCK_VS2_DSN_FPI_PREOC,
	PMIC_BUCK_VS2_DSN_FPI_VOTER,
	PMIC_BUCK_VS2_DSN_FPI_ULTRASONIC,
	PMIC_BUCK_VS2_DSN_FPI_DLC,
	PMIC_BUCK_VS2_DSN_FPI_TRAP,
	PMIC_RG_BUCK_VS2_VOSEL_SLEEP,
	PMIC_RG_BUCK_VS2_SELR2R_CTRL,
	PMIC_RG_BUCK_VS2_ONLV_EN,
	PMIC_RG_BUCK_VS2_DVS_EN_MASK,
	PMIC_RG_BUCK_VS2_DVS_UP_MASK,
	PMIC_RG_BUCK_VS2_DVS_DOWN_MASK,
	PMIC_RG_BUCK_VS2_SFCHG_RRATE,
	PMIC_RG_BUCK_VS2_SFCHG_REN,
	PMIC_RG_BUCK_VS2_SFCHG_FRATE,
	PMIC_RG_BUCK_VS2_SFCHG_FEN,
	PMIC_RG_BUCK_VS2_VOSEL_DLY_TD,
	PMIC_RG_BUCK_VS2_RC0_OP_EN,
	PMIC_RG_BUCK_VS2_RC1_OP_EN,
	PMIC_RG_BUCK_VS2_RC2_OP_EN,
	PMIC_RG_BUCK_VS2_RC3_OP_EN,
	PMIC_RG_BUCK_VS2_RC4_OP_EN,
	PMIC_RG_BUCK_VS2_RC5_OP_EN,
	PMIC_RG_BUCK_VS2_RC6_OP_EN,
	PMIC_RG_BUCK_VS2_RC7_OP_EN,
	PMIC_RG_BUCK_VS2_RC8_OP_EN,
	PMIC_RG_BUCK_VS2_RC9_OP_EN,
	PMIC_RG_BUCK_VS2_RC10_OP_EN,
	PMIC_RG_BUCK_VS2_RC11_OP_EN,
	PMIC_RG_BUCK_VS2_RC12_OP_EN,
	PMIC_RG_BUCK_VS2_RC13_OP_EN,
	PMIC_RG_BUCK_VS2_HW0_OP_EN,
	PMIC_RG_BUCK_VS2_HW1_OP_EN,
	PMIC_RG_BUCK_VS2_HW2_OP_EN,
	PMIC_RG_BUCK_VS2_HW3_OP_EN,
	PMIC_RG_BUCK_VS2_HW4_OP_EN,
	PMIC_RG_BUCK_VS2_SW_OP_EN,
	PMIC_RG_BUCK_VS2_RC0_OP_CFG,
	PMIC_RG_BUCK_VS2_RC1_OP_CFG,
	PMIC_RG_BUCK_VS2_RC2_OP_CFG,
	PMIC_RG_BUCK_VS2_RC3_OP_CFG,
	PMIC_RG_BUCK_VS2_RC4_OP_CFG,
	PMIC_RG_BUCK_VS2_RC5_OP_CFG,
	PMIC_RG_BUCK_VS2_RC6_OP_CFG,
	PMIC_RG_BUCK_VS2_RC7_OP_CFG,
	PMIC_RG_BUCK_VS2_RC8_OP_CFG,
	PMIC_RG_BUCK_VS2_RC9_OP_CFG,
	PMIC_RG_BUCK_VS2_RC10_OP_CFG,
	PMIC_RG_BUCK_VS2_RC11_OP_CFG,
	PMIC_RG_BUCK_VS2_RC12_OP_CFG,
	PMIC_RG_BUCK_VS2_RC13_OP_CFG,
	PMIC_RG_BUCK_VS2_HW0_OP_CFG,
	PMIC_RG_BUCK_VS2_HW1_OP_CFG,
	PMIC_RG_BUCK_VS2_HW2_OP_CFG,
	PMIC_RG_BUCK_VS2_HW3_OP_CFG,
	PMIC_RG_BUCK_VS2_HW4_OP_CFG,
	PMIC_RG_BUCK_VS2_RC0_OP_MODE,
	PMIC_RG_BUCK_VS2_RC1_OP_MODE,
	PMIC_RG_BUCK_VS2_RC2_OP_MODE,
	PMIC_RG_BUCK_VS2_RC3_OP_MODE,
	PMIC_RG_BUCK_VS2_RC4_OP_MODE,
	PMIC_RG_BUCK_VS2_RC5_OP_MODE,
	PMIC_RG_BUCK_VS2_RC6_OP_MODE,
	PMIC_RG_BUCK_VS2_RC7_OP_MODE,
	PMIC_RG_BUCK_VS2_RC8_OP_MODE,
	PMIC_RG_BUCK_VS2_RC9_OP_MODE,
	PMIC_RG_BUCK_VS2_RC10_OP_MODE,
	PMIC_RG_BUCK_VS2_RC11_OP_MODE,
	PMIC_RG_BUCK_VS2_RC12_OP_MODE,
	PMIC_RG_BUCK_VS2_RC13_OP_MODE,
	PMIC_RG_BUCK_VS2_HW0_OP_MODE,
	PMIC_RG_BUCK_VS2_HW1_OP_MODE,
	PMIC_RG_BUCK_VS2_HW2_OP_MODE,
	PMIC_RG_BUCK_VS2_HW3_OP_MODE,
	PMIC_RG_BUCK_VS2_HW4_OP_MODE,
	PMIC_DA_VS2_VOSEL,
	PMIC_DA_VS2_VOSEL_GRAY,
	PMIC_DA_VS2_EN,
	PMIC_DA_VS2_SSH,
	PMIC_DA_VS2_LOOP_SEL,
	PMIC_DA_VS2_R2R_PDN,
	PMIC_DA_VS2_DVS_EN,
	PMIC_DA_VS2_DVS_UP,
	PMIC_DA_VS2_DVS_DOWN,
	PMIC_DA_VS2_MINFREQ_DISCHARGE,
	PMIC_RG_BUCK_VS2_CK_SW_MODE,
	PMIC_RG_BUCK_VS2_CK_SW_EN,
	PMIC_RG_BUCK_VS2_VOTER_EN_LO,
	PMIC_RG_BUCK_VS2_VOTER_EN_LO_SET,
	PMIC_RG_BUCK_VS2_VOTER_EN_LO_CLR,
	PMIC_RG_BUCK_VS2_VOTER_EN_HI,
	PMIC_RG_BUCK_VS2_VOTER_EN_HI_SET,
	PMIC_RG_BUCK_VS2_VOTER_EN_HI_CLR,
	PMIC_RG_BUCK_VS2_VOTER_VOSEL,
	PMIC_BUCK_VBUCK1_ANA_ID,
	PMIC_BUCK_VBUCK1_DIG_ID,
	PMIC_BUCK_VBUCK1_ANA_MINOR_REV,
	PMIC_BUCK_VBUCK1_ANA_MAJOR_REV,
	PMIC_BUCK_VBUCK1_DIG_MINOR_REV,
	PMIC_BUCK_VBUCK1_DIG_MAJOR_REV,
	PMIC_BUCK_VBUCK1_DSN_CBS,
	PMIC_BUCK_VBUCK1_DSN_BIX,
	PMIC_BUCK_VBUCK1_DSN_ESP,
	PMIC_BUCK_VBUCK1_DSN_FPI_SSHUB,
	PMIC_BUCK_VBUCK1_DSN_FPI_TRACKING,
	PMIC_BUCK_VBUCK1_DSN_FPI_PREOC,
	PMIC_BUCK_VBUCK1_DSN_FPI_VOTER,
	PMIC_BUCK_VBUCK1_DSN_FPI_ULTRASONIC,
	PMIC_BUCK_VBUCK1_DSN_FPI_DLC,
	PMIC_BUCK_VBUCK1_DSN_FPI_TRAP,
	PMIC_RG_BUCK_VBUCK1_VOSEL_SLEEP,
	PMIC_RG_BUCK_VBUCK1_SELR2R_CTRL,
	PMIC_RG_BUCK_VBUCK1_ONLV_EN,
	PMIC_RG_BUCK_VBUCK1_DVS_EN_MASK,
	PMIC_RG_BUCK_VBUCK1_DVS_UP_MASK,
	PMIC_RG_BUCK_VBUCK1_DVS_DOWN_MASK,
	PMIC_RG_BUCK_VBUCK1_SFCHG_RRATE,
	PMIC_RG_BUCK_VBUCK1_SFCHG_REN,
	PMIC_RG_BUCK_VBUCK1_SFCHG_FRATE,
	PMIC_RG_BUCK_VBUCK1_SFCHG_FEN,
	PMIC_RG_BUCK_VBUCK1_VOSEL_DLY_TD,
	PMIC_RG_BUCK_VBUCK1_RC0_OP_EN,
	PMIC_RG_BUCK_VBUCK1_RC1_OP_EN,
	PMIC_RG_BUCK_VBUCK1_RC2_OP_EN,
	PMIC_RG_BUCK_VBUCK1_RC3_OP_EN,
	PMIC_RG_BUCK_VBUCK1_RC4_OP_EN,
	PMIC_RG_BUCK_VBUCK1_RC5_OP_EN,
	PMIC_RG_BUCK_VBUCK1_RC6_OP_EN,
	PMIC_RG_BUCK_VBUCK1_RC7_OP_EN,
	PMIC_RG_BUCK_VBUCK1_RC8_OP_EN,
	PMIC_RG_BUCK_VBUCK1_RC9_OP_EN,
	PMIC_RG_BUCK_VBUCK1_RC10_OP_EN,
	PMIC_RG_BUCK_VBUCK1_RC11_OP_EN,
	PMIC_RG_BUCK_VBUCK1_RC12_OP_EN,
	PMIC_RG_BUCK_VBUCK1_RC13_OP_EN,
	PMIC_RG_BUCK_VBUCK1_HW0_OP_EN,
	PMIC_RG_BUCK_VBUCK1_HW1_OP_EN,
	PMIC_RG_BUCK_VBUCK1_HW2_OP_EN,
	PMIC_RG_BUCK_VBUCK1_HW3_OP_EN,
	PMIC_RG_BUCK_VBUCK1_SW_OP_EN,
	PMIC_RG_BUCK_VBUCK1_RC0_OP_CFG,
	PMIC_RG_BUCK_VBUCK1_RC1_OP_CFG,
	PMIC_RG_BUCK_VBUCK1_RC2_OP_CFG,
	PMIC_RG_BUCK_VBUCK1_RC3_OP_CFG,
	PMIC_RG_BUCK_VBUCK1_RC4_OP_CFG,
	PMIC_RG_BUCK_VBUCK1_RC5_OP_CFG,
	PMIC_RG_BUCK_VBUCK1_RC6_OP_CFG,
	PMIC_RG_BUCK_VBUCK1_RC7_OP_CFG,
	PMIC_RG_BUCK_VBUCK1_RC8_OP_CFG,
	PMIC_RG_BUCK_VBUCK1_RC9_OP_CFG,
	PMIC_RG_BUCK_VBUCK1_RC10_OP_CFG,
	PMIC_RG_BUCK_VBUCK1_RC11_OP_CFG,
	PMIC_RG_BUCK_VBUCK1_RC12_OP_CFG,
	PMIC_RG_BUCK_VBUCK1_RC13_OP_CFG,
	PMIC_RG_BUCK_VBUCK1_HW0_OP_CFG,
	PMIC_RG_BUCK_VBUCK1_HW1_OP_CFG,
	PMIC_RG_BUCK_VBUCK1_HW2_OP_CFG,
	PMIC_RG_BUCK_VBUCK1_HW3_OP_CFG,
	PMIC_RG_BUCK_VBUCK1_HW4_OP_CFG,
	PMIC_RG_BUCK_VBUCK1_RC0_OP_MODE,
	PMIC_RG_BUCK_VBUCK1_RC1_OP_MODE,
	PMIC_RG_BUCK_VBUCK1_RC2_OP_MODE,
	PMIC_RG_BUCK_VBUCK1_RC3_OP_MODE,
	PMIC_RG_BUCK_VBUCK1_RC4_OP_MODE,
	PMIC_RG_BUCK_VBUCK1_RC5_OP_MODE,
	PMIC_RG_BUCK_VBUCK1_RC6_OP_MODE,
	PMIC_RG_BUCK_VBUCK1_RC7_OP_MODE,
	PMIC_RG_BUCK_VBUCK1_RC8_OP_MODE,
	PMIC_RG_BUCK_VBUCK1_RC9_OP_MODE,
	PMIC_RG_BUCK_VBUCK1_RC10_OP_MODE,
	PMIC_RG_BUCK_VBUCK1_RC11_OP_MODE,
	PMIC_RG_BUCK_VBUCK1_RC12_OP_MODE,
	PMIC_RG_BUCK_VBUCK1_RC13_OP_MODE,
	PMIC_RG_BUCK_VBUCK1_HW0_OP_MODE,
	PMIC_RG_BUCK_VBUCK1_HW1_OP_MODE,
	PMIC_RG_BUCK_VBUCK1_HW2_OP_MODE,
	PMIC_RG_BUCK_VBUCK1_HW3_OP_MODE,
	PMIC_DA_VBUCK1_VOSEL,
	PMIC_DA_VBUCK1_VOSEL_GRAY,
	PMIC_DA_VBUCK1_EN,
	PMIC_DA_VBUCK1_SSH,
	PMIC_DA_VBUCK1_LOOP_SEL,
	PMIC_DA_VBUCK1_R2R_PDN,
	PMIC_DA_VBUCK1_DVS_EN,
	PMIC_DA_VBUCK1_DVS_UP,
	PMIC_DA_VBUCK1_DVS_DOWN,
	PMIC_DA_VBUCK1_MINFREQ_DISCHARGE,
	PMIC_RG_BUCK_VBUCK1_CK_SW_MODE,
	PMIC_RG_BUCK_VBUCK1_CK_SW_EN,
	PMIC_RG_BUCK_VBUCK1_SSHUB_EN,
	PMIC_RG_BUCK_VBUCK1_SSHUB_VOSEL,
	PMIC_RG_BUCK_VBUCK1_TRACK_STALL_BYPASS,
	PMIC_BUCK_VBUCK2_ANA_ID,
	PMIC_BUCK_VBUCK2_DIG_ID,
	PMIC_BUCK_VBUCK2_ANA_MINOR_REV,
	PMIC_BUCK_VBUCK2_ANA_MAJOR_REV,
	PMIC_BUCK_VBUCK2_DIG_MINOR_REV,
	PMIC_BUCK_VBUCK2_DIG_MAJOR_REV,
	PMIC_BUCK_VBUCK2_DSN_CBS,
	PMIC_BUCK_VBUCK2_DSN_BIX,
	PMIC_BUCK_VBUCK2_DSN_ESP,
	PMIC_BUCK_VBUCK2_DSN_FPI_SSHUB,
	PMIC_BUCK_VBUCK2_DSN_FPI_TRACKING,
	PMIC_BUCK_VBUCK2_DSN_FPI_PREOC,
	PMIC_BUCK_VBUCK2_DSN_FPI_VOTER,
	PMIC_BUCK_VBUCK2_DSN_FPI_ULTRASONIC,
	PMIC_BUCK_VBUCK2_DSN_FPI_DLC,
	PMIC_BUCK_VBUCK2_DSN_FPI_TRAP,
	PMIC_RG_BUCK_VBUCK2_VOSEL_SLEEP,
	PMIC_RG_BUCK_VBUCK2_SELR2R_CTRL,
	PMIC_RG_BUCK_VBUCK2_ONLV_EN,
	PMIC_RG_BUCK_VBUCK2_DVS_EN_MASK,
	PMIC_RG_BUCK_VBUCK2_DVS_UP_MASK,
	PMIC_RG_BUCK_VBUCK2_DVS_DOWN_MASK,
	PMIC_RG_BUCK_VBUCK2_SFCHG_RRATE,
	PMIC_RG_BUCK_VBUCK2_SFCHG_REN,
	PMIC_RG_BUCK_VBUCK2_SFCHG_FRATE,
	PMIC_RG_BUCK_VBUCK2_SFCHG_FEN,
	PMIC_RG_BUCK_VBUCK2_VOSEL_DLY_TD,
	PMIC_RG_BUCK_VBUCK2_RC0_OP_EN,
	PMIC_RG_BUCK_VBUCK2_RC1_OP_EN,
	PMIC_RG_BUCK_VBUCK2_RC2_OP_EN,
	PMIC_RG_BUCK_VBUCK2_RC3_OP_EN,
	PMIC_RG_BUCK_VBUCK2_RC4_OP_EN,
	PMIC_RG_BUCK_VBUCK2_RC5_OP_EN,
	PMIC_RG_BUCK_VBUCK2_RC6_OP_EN,
	PMIC_RG_BUCK_VBUCK2_RC7_OP_EN,
	PMIC_RG_BUCK_VBUCK2_RC8_OP_EN,
	PMIC_RG_BUCK_VBUCK2_RC9_OP_EN,
	PMIC_RG_BUCK_VBUCK2_RC10_OP_EN,
	PMIC_RG_BUCK_VBUCK2_RC11_OP_EN,
	PMIC_RG_BUCK_VBUCK2_RC12_OP_EN,
	PMIC_RG_BUCK_VBUCK2_RC13_OP_EN,
	PMIC_RG_BUCK_VBUCK2_HW0_OP_EN,
	PMIC_RG_BUCK_VBUCK2_HW1_OP_EN,
	PMIC_RG_BUCK_VBUCK2_HW2_OP_EN,
	PMIC_RG_BUCK_VBUCK2_HW3_OP_EN,
	PMIC_RG_BUCK_VBUCK2_SW_OP_EN,
	PMIC_RG_BUCK_VBUCK2_RC0_OP_CFG,
	PMIC_RG_BUCK_VBUCK2_RC1_OP_CFG,
	PMIC_RG_BUCK_VBUCK2_RC2_OP_CFG,
	PMIC_RG_BUCK_VBUCK2_RC3_OP_CFG,
	PMIC_RG_BUCK_VBUCK2_RC4_OP_CFG,
	PMIC_RG_BUCK_VBUCK2_RC5_OP_CFG,
	PMIC_RG_BUCK_VBUCK2_RC6_OP_CFG,
	PMIC_RG_BUCK_VBUCK2_RC7_OP_CFG,
	PMIC_RG_BUCK_VBUCK2_RC8_OP_CFG,
	PMIC_RG_BUCK_VBUCK2_RC9_OP_CFG,
	PMIC_RG_BUCK_VBUCK2_RC10_OP_CFG,
	PMIC_RG_BUCK_VBUCK2_RC11_OP_CFG,
	PMIC_RG_BUCK_VBUCK2_RC12_OP_CFG,
	PMIC_RG_BUCK_VBUCK2_RC13_OP_CFG,
	PMIC_RG_BUCK_VBUCK2_HW0_OP_CFG,
	PMIC_RG_BUCK_VBUCK2_HW1_OP_CFG,
	PMIC_RG_BUCK_VBUCK2_HW2_OP_CFG,
	PMIC_RG_BUCK_VBUCK2_HW3_OP_CFG,
	PMIC_RG_BUCK_VBUCK2_RC0_OP_MODE,
	PMIC_RG_BUCK_VBUCK2_RC1_OP_MODE,
	PMIC_RG_BUCK_VBUCK2_RC2_OP_MODE,
	PMIC_RG_BUCK_VBUCK2_RC3_OP_MODE,
	PMIC_RG_BUCK_VBUCK2_RC4_OP_MODE,
	PMIC_RG_BUCK_VBUCK2_RC5_OP_MODE,
	PMIC_RG_BUCK_VBUCK2_RC6_OP_MODE,
	PMIC_RG_BUCK_VBUCK2_RC7_OP_MODE,
	PMIC_RG_BUCK_VBUCK2_RC8_OP_MODE,
	PMIC_RG_BUCK_VBUCK2_RC9_OP_MODE,
	PMIC_RG_BUCK_VBUCK2_RC10_OP_MODE,
	PMIC_RG_BUCK_VBUCK2_RC11_OP_MODE,
	PMIC_RG_BUCK_VBUCK2_RC12_OP_MODE,
	PMIC_RG_BUCK_VBUCK2_RC13_OP_MODE,
	PMIC_RG_BUCK_VBUCK2_HW0_OP_MODE,
	PMIC_RG_BUCK_VBUCK2_HW1_OP_MODE,
	PMIC_RG_BUCK_VBUCK2_HW2_OP_MODE,
	PMIC_RG_BUCK_VBUCK2_HW3_OP_MODE,
	PMIC_DA_VBUCK2_VOSEL,
	PMIC_DA_VBUCK2_VOSEL_GRAY,
	PMIC_DA_VBUCK2_EN,
	PMIC_DA_VBUCK2_SSH,
	PMIC_DA_VBUCK2_LOOP_SEL,
	PMIC_DA_VBUCK2_R2R_PDN,
	PMIC_DA_VBUCK2_DVS_EN,
	PMIC_DA_VBUCK2_DVS_UP,
	PMIC_DA_VBUCK2_DVS_DOWN,
	PMIC_DA_VBUCK2_MINFREQ_DISCHARGE,
	PMIC_RG_BUCK_VBUCK2_CK_SW_MODE,
	PMIC_RG_BUCK_VBUCK2_CK_SW_EN,
	PMIC_RG_BUCK_VBUCK2_SSHUB_EN,
	PMIC_RG_BUCK_VBUCK2_SSHUB_VOSEL,
	PMIC_RG_BUCK_VBUCK2_TRACK_STALL_BYPASS,
	PMIC_BUCK_VBUCK3_ANA_ID,
	PMIC_BUCK_VBUCK3_DIG_ID,
	PMIC_BUCK_VBUCK3_ANA_MINOR_REV,
	PMIC_BUCK_VBUCK3_ANA_MAJOR_REV,
	PMIC_BUCK_VBUCK3_DIG_MINOR_REV,
	PMIC_BUCK_VBUCK3_DIG_MAJOR_REV,
	PMIC_BUCK_VBUCK3_DSN_CBS,
	PMIC_BUCK_VBUCK3_DSN_BIX,
	PMIC_BUCK_VBUCK3_DSN_ESP,
	PMIC_BUCK_VBUCK3_DSN_FPI_SSHUB,
	PMIC_BUCK_VBUCK3_DSN_FPI_TRACKING,
	PMIC_BUCK_VBUCK3_DSN_FPI_PREOC,
	PMIC_BUCK_VBUCK3_DSN_FPI_VOTER,
	PMIC_BUCK_VBUCK3_DSN_FPI_ULTRASONIC,
	PMIC_BUCK_VBUCK3_DSN_FPI_DLC,
	PMIC_BUCK_VBUCK3_DSN_FPI_TRAP,
	PMIC_RG_BUCK_VBUCK3_VOSEL_SLEEP,
	PMIC_RG_BUCK_VBUCK3_SELR2R_CTRL,
	PMIC_RG_BUCK_VBUCK3_ONLV_EN,
	PMIC_RG_BUCK_VBUCK3_DVS_EN_MASK,
	PMIC_RG_BUCK_VBUCK3_DVS_UP_MASK,
	PMIC_RG_BUCK_VBUCK3_DVS_DOWN_MASK,
	PMIC_RG_BUCK_VBUCK3_SFCHG_RRATE,
	PMIC_RG_BUCK_VBUCK3_SFCHG_REN,
	PMIC_RG_BUCK_VBUCK3_SFCHG_FRATE,
	PMIC_RG_BUCK_VBUCK3_SFCHG_FEN,
	PMIC_RG_BUCK_VBUCK3_VOSEL_DLY_TD,
	PMIC_RG_BUCK_VBUCK3_RC0_OP_EN,
	PMIC_RG_BUCK_VBUCK3_RC1_OP_EN,
	PMIC_RG_BUCK_VBUCK3_RC2_OP_EN,
	PMIC_RG_BUCK_VBUCK3_RC3_OP_EN,
	PMIC_RG_BUCK_VBUCK3_RC4_OP_EN,
	PMIC_RG_BUCK_VBUCK3_RC5_OP_EN,
	PMIC_RG_BUCK_VBUCK3_RC6_OP_EN,
	PMIC_RG_BUCK_VBUCK3_RC7_OP_EN,
	PMIC_RG_BUCK_VBUCK3_RC8_OP_EN,
	PMIC_RG_BUCK_VBUCK3_RC9_OP_EN,
	PMIC_RG_BUCK_VBUCK3_RC10_OP_EN,
	PMIC_RG_BUCK_VBUCK3_RC11_OP_EN,
	PMIC_RG_BUCK_VBUCK3_RC12_OP_EN,
	PMIC_RG_BUCK_VBUCK3_RC13_OP_EN,
	PMIC_RG_BUCK_VBUCK3_HW0_OP_EN,
	PMIC_RG_BUCK_VBUCK3_HW1_OP_EN,
	PMIC_RG_BUCK_VBUCK3_HW2_OP_EN,
	PMIC_RG_BUCK_VBUCK3_HW3_OP_EN,
	PMIC_RG_BUCK_VBUCK3_SW_OP_EN,
	PMIC_RG_BUCK_VBUCK3_RC0_OP_CFG,
	PMIC_RG_BUCK_VBUCK3_RC1_OP_CFG,
	PMIC_RG_BUCK_VBUCK3_RC2_OP_CFG,
	PMIC_RG_BUCK_VBUCK3_RC3_OP_CFG,
	PMIC_RG_BUCK_VBUCK3_RC4_OP_CFG,
	PMIC_RG_BUCK_VBUCK3_RC5_OP_CFG,
	PMIC_RG_BUCK_VBUCK3_RC6_OP_CFG,
	PMIC_RG_BUCK_VBUCK3_RC7_OP_CFG,
	PMIC_RG_BUCK_VBUCK3_RC8_OP_CFG,
	PMIC_RG_BUCK_VBUCK3_RC9_OP_CFG,
	PMIC_RG_BUCK_VBUCK3_RC10_OP_CFG,
	PMIC_RG_BUCK_VBUCK3_RC11_OP_CFG,
	PMIC_RG_BUCK_VBUCK3_RC12_OP_CFG,
	PMIC_RG_BUCK_VBUCK3_RC13_OP_CFG,
	PMIC_RG_BUCK_VBUCK3_HW0_OP_CFG,
	PMIC_RG_BUCK_VBUCK3_HW1_OP_CFG,
	PMIC_RG_BUCK_VBUCK3_HW2_OP_CFG,
	PMIC_RG_BUCK_VBUCK3_HW3_OP_CFG,
	PMIC_RG_BUCK_VBUCK3_RC0_OP_MODE,
	PMIC_RG_BUCK_VBUCK3_RC1_OP_MODE,
	PMIC_RG_BUCK_VBUCK3_RC2_OP_MODE,
	PMIC_RG_BUCK_VBUCK3_RC3_OP_MODE,
	PMIC_RG_BUCK_VBUCK3_RC4_OP_MODE,
	PMIC_RG_BUCK_VBUCK3_RC5_OP_MODE,
	PMIC_RG_BUCK_VBUCK3_RC6_OP_MODE,
	PMIC_RG_BUCK_VBUCK3_RC7_OP_MODE,
	PMIC_RG_BUCK_VBUCK3_RC8_OP_MODE,
	PMIC_RG_BUCK_VBUCK3_RC9_OP_MODE,
	PMIC_RG_BUCK_VBUCK3_RC10_OP_MODE,
	PMIC_RG_BUCK_VBUCK3_RC11_OP_MODE,
	PMIC_RG_BUCK_VBUCK3_RC12_OP_MODE,
	PMIC_RG_BUCK_VBUCK3_RC13_OP_MODE,
	PMIC_RG_BUCK_VBUCK3_HW0_OP_MODE,
	PMIC_RG_BUCK_VBUCK3_HW1_OP_MODE,
	PMIC_RG_BUCK_VBUCK3_HW2_OP_MODE,
	PMIC_RG_BUCK_VBUCK3_HW3_OP_MODE,
	PMIC_DA_VBUCK3_VOSEL,
	PMIC_DA_VBUCK3_VOSEL_GRAY,
	PMIC_DA_VBUCK3_EN,
	PMIC_DA_VBUCK3_SSH,
	PMIC_DA_VBUCK3_LOOP_SEL,
	PMIC_DA_VBUCK3_R2R_PDN,
	PMIC_DA_VBUCK3_DVS_EN,
	PMIC_DA_VBUCK3_DVS_UP,
	PMIC_DA_VBUCK3_DVS_DOWN,
	PMIC_DA_VBUCK3_MINFREQ_DISCHARGE,
	PMIC_RG_BUCK_VBUCK3_CK_SW_MODE,
	PMIC_RG_BUCK_VBUCK3_CK_SW_EN,
	PMIC_RG_BUCK_VBUCK3_TRACK_STALL_BYPASS,
	PMIC_BUCK_VBUCK4_ANA_ID,
	PMIC_BUCK_VBUCK4_DIG_ID,
	PMIC_BUCK_VBUCK4_ANA_MINOR_REV,
	PMIC_BUCK_VBUCK4_ANA_MAJOR_REV,
	PMIC_BUCK_VBUCK4_DIG_MINOR_REV,
	PMIC_BUCK_VBUCK4_DIG_MAJOR_REV,
	PMIC_BUCK_VBUCK4_DSN_CBS,
	PMIC_BUCK_VBUCK4_DSN_BIX,
	PMIC_BUCK_VBUCK4_DSN_ESP,
	PMIC_BUCK_VBUCK4_DSN_FPI_SSHUB,
	PMIC_BUCK_VBUCK4_DSN_FPI_TRACKING,
	PMIC_BUCK_VBUCK4_DSN_FPI_PREOC,
	PMIC_BUCK_VBUCK4_DSN_FPI_VOTER,
	PMIC_BUCK_VBUCK4_DSN_FPI_ULTRASONIC,
	PMIC_BUCK_VBUCK4_DSN_FPI_DLC,
	PMIC_BUCK_VBUCK4_DSN_FPI_TRAP,
	PMIC_RG_BUCK_VBUCK4_VOSEL_SLEEP,
	PMIC_RG_BUCK_VBUCK4_SELR2R_CTRL,
	PMIC_RG_BUCK_VBUCK4_ONLV_EN,
	PMIC_RG_BUCK_VBUCK4_DVS_EN_MASK,
	PMIC_RG_BUCK_VBUCK4_DVS_UP_MASK,
	PMIC_RG_BUCK_VBUCK4_DVS_DOWN_MASK,
	PMIC_RG_BUCK_VBUCK4_SFCHG_RRATE,
	PMIC_RG_BUCK_VBUCK4_SFCHG_REN,
	PMIC_RG_BUCK_VBUCK4_SFCHG_FRATE,
	PMIC_RG_BUCK_VBUCK4_SFCHG_FEN,
	PMIC_RG_BUCK_VBUCK4_VOSEL_DLY_TD,
	PMIC_RG_BUCK_VBUCK4_RC0_OP_EN,
	PMIC_RG_BUCK_VBUCK4_RC1_OP_EN,
	PMIC_RG_BUCK_VBUCK4_RC2_OP_EN,
	PMIC_RG_BUCK_VBUCK4_RC3_OP_EN,
	PMIC_RG_BUCK_VBUCK4_RC4_OP_EN,
	PMIC_RG_BUCK_VBUCK4_RC5_OP_EN,
	PMIC_RG_BUCK_VBUCK4_RC6_OP_EN,
	PMIC_RG_BUCK_VBUCK4_RC7_OP_EN,
	PMIC_RG_BUCK_VBUCK4_RC8_OP_EN,
	PMIC_RG_BUCK_VBUCK4_RC9_OP_EN,
	PMIC_RG_BUCK_VBUCK4_RC10_OP_EN,
	PMIC_RG_BUCK_VBUCK4_RC11_OP_EN,
	PMIC_RG_BUCK_VBUCK4_RC12_OP_EN,
	PMIC_RG_BUCK_VBUCK4_RC13_OP_EN,
	PMIC_RG_BUCK_VBUCK4_HW0_OP_EN,
	PMIC_RG_BUCK_VBUCK4_HW1_OP_EN,
	PMIC_RG_BUCK_VBUCK4_HW2_OP_EN,
	PMIC_RG_BUCK_VBUCK4_HW3_OP_EN,
	PMIC_RG_BUCK_VBUCK4_SW_OP_EN,
	PMIC_RG_BUCK_VBUCK4_RC0_OP_CFG,
	PMIC_RG_BUCK_VBUCK4_RC1_OP_CFG,
	PMIC_RG_BUCK_VBUCK4_RC2_OP_CFG,
	PMIC_RG_BUCK_VBUCK4_RC3_OP_CFG,
	PMIC_RG_BUCK_VBUCK4_RC4_OP_CFG,
	PMIC_RG_BUCK_VBUCK4_RC5_OP_CFG,
	PMIC_RG_BUCK_VBUCK4_RC6_OP_CFG,
	PMIC_RG_BUCK_VBUCK4_RC7_OP_CFG,
	PMIC_RG_BUCK_VBUCK4_RC8_OP_CFG,
	PMIC_RG_BUCK_VBUCK4_RC9_OP_CFG,
	PMIC_RG_BUCK_VBUCK4_RC10_OP_CFG,
	PMIC_RG_BUCK_VBUCK4_RC11_OP_CFG,
	PMIC_RG_BUCK_VBUCK4_RC12_OP_CFG,
	PMIC_RG_BUCK_VBUCK4_RC13_OP_CFG,
	PMIC_RG_BUCK_VBUCK4_HW0_OP_CFG,
	PMIC_RG_BUCK_VBUCK4_HW1_OP_CFG,
	PMIC_RG_BUCK_VBUCK4_HW2_OP_CFG,
	PMIC_RG_BUCK_VBUCK4_HW3_OP_CFG,
	PMIC_RG_BUCK_VBUCK4_RC0_OP_MODE,
	PMIC_RG_BUCK_VBUCK4_RC1_OP_MODE,
	PMIC_RG_BUCK_VBUCK4_RC2_OP_MODE,
	PMIC_RG_BUCK_VBUCK4_RC3_OP_MODE,
	PMIC_RG_BUCK_VBUCK4_RC4_OP_MODE,
	PMIC_RG_BUCK_VBUCK4_RC5_OP_MODE,
	PMIC_RG_BUCK_VBUCK4_RC6_OP_MODE,
	PMIC_RG_BUCK_VBUCK4_RC7_OP_MODE,
	PMIC_RG_BUCK_VBUCK4_RC8_OP_MODE,
	PMIC_RG_BUCK_VBUCK4_RC9_OP_MODE,
	PMIC_RG_BUCK_VBUCK4_RC10_OP_MODE,
	PMIC_RG_BUCK_VBUCK4_RC11_OP_MODE,
	PMIC_RG_BUCK_VBUCK4_RC12_OP_MODE,
	PMIC_RG_BUCK_VBUCK4_RC13_OP_MODE,
	PMIC_RG_BUCK_VBUCK4_HW0_OP_MODE,
	PMIC_RG_BUCK_VBUCK4_HW1_OP_MODE,
	PMIC_RG_BUCK_VBUCK4_HW2_OP_MODE,
	PMIC_RG_BUCK_VBUCK4_HW3_OP_MODE,
	PMIC_DA_VBUCK4_VOSEL,
	PMIC_DA_VBUCK4_VOSEL_GRAY,
	PMIC_DA_VBUCK4_EN,
	PMIC_DA_VBUCK4_SSH,
	PMIC_DA_VBUCK4_LOOP_SEL,
	PMIC_DA_VBUCK4_R2R_PDN,
	PMIC_DA_VBUCK4_DVS_EN,
	PMIC_DA_VBUCK4_DVS_UP,
	PMIC_DA_VBUCK4_DVS_DOWN,
	PMIC_DA_VBUCK4_MINFREQ_DISCHARGE,
	PMIC_RG_BUCK_VBUCK4_CK_SW_MODE,
	PMIC_RG_BUCK_VBUCK4_CK_SW_EN,
	PMIC_RG_BUCK_VBUCK4_SSHUB_EN,
	PMIC_RG_BUCK_VBUCK4_SSHUB_VOSEL,
	PMIC_RG_BUCK_VBUCK4_TRACK_STALL_BYPASS,
	PMIC_BUCK_VBUCK5_ANA_ID,
	PMIC_BUCK_VBUCK5_DIG_ID,
	PMIC_BUCK_VBUCK5_ANA_MINOR_REV,
	PMIC_BUCK_VBUCK5_ANA_MAJOR_REV,
	PMIC_BUCK_VBUCK5_DIG_MINOR_REV,
	PMIC_BUCK_VBUCK5_DIG_MAJOR_REV,
	PMIC_BUCK_VBUCK5_DSN_CBS,
	PMIC_BUCK_VBUCK5_DSN_BIX,
	PMIC_BUCK_VBUCK5_DSN_ESP,
	PMIC_BUCK_VBUCK5_DSN_FPI_SSHUB,
	PMIC_BUCK_VBUCK5_DSN_FPI_TRACKING,
	PMIC_BUCK_VBUCK5_DSN_FPI_PREOC,
	PMIC_BUCK_VBUCK5_DSN_FPI_VOTER,
	PMIC_BUCK_VBUCK5_DSN_FPI_ULTRASONIC,
	PMIC_BUCK_VBUCK5_DSN_FPI_DLC,
	PMIC_BUCK_VBUCK5_DSN_FPI_TRAP,
	PMIC_RG_BUCK_VBUCK5_VOSEL_SLEEP,
	PMIC_RG_BUCK_VBUCK5_SELR2R_CTRL,
	PMIC_RG_BUCK_VBUCK5_ONLV_EN,
	PMIC_RG_BUCK_VBUCK5_DVS_EN_MASK,
	PMIC_RG_BUCK_VBUCK5_DVS_UP_MASK,
	PMIC_RG_BUCK_VBUCK5_DVS_DOWN_MASK,
	PMIC_RG_BUCK_VBUCK5_SFCHG_RRATE,
	PMIC_RG_BUCK_VBUCK5_SFCHG_REN,
	PMIC_RG_BUCK_VBUCK5_SFCHG_FRATE,
	PMIC_RG_BUCK_VBUCK5_SFCHG_FEN,
	PMIC_RG_BUCK_VBUCK5_VOSEL_DLY_TD,
	PMIC_RG_BUCK_VBUCK5_RC0_OP_EN,
	PMIC_RG_BUCK_VBUCK5_RC1_OP_EN,
	PMIC_RG_BUCK_VBUCK5_RC2_OP_EN,
	PMIC_RG_BUCK_VBUCK5_RC3_OP_EN,
	PMIC_RG_BUCK_VBUCK5_RC4_OP_EN,
	PMIC_RG_BUCK_VBUCK5_RC5_OP_EN,
	PMIC_RG_BUCK_VBUCK5_RC6_OP_EN,
	PMIC_RG_BUCK_VBUCK5_RC7_OP_EN,
	PMIC_RG_BUCK_VBUCK5_RC8_OP_EN,
	PMIC_RG_BUCK_VBUCK5_RC9_OP_EN,
	PMIC_RG_BUCK_VBUCK5_RC10_OP_EN,
	PMIC_RG_BUCK_VBUCK5_RC11_OP_EN,
	PMIC_RG_BUCK_VBUCK5_RC12_OP_EN,
	PMIC_RG_BUCK_VBUCK5_RC13_OP_EN,
	PMIC_RG_BUCK_VBUCK5_HW0_OP_EN,
	PMIC_RG_BUCK_VBUCK5_HW1_OP_EN,
	PMIC_RG_BUCK_VBUCK5_HW2_OP_EN,
	PMIC_RG_BUCK_VBUCK5_HW3_OP_EN,
	PMIC_RG_BUCK_VBUCK5_SW_OP_EN,
	PMIC_RG_BUCK_VBUCK5_RC0_OP_CFG,
	PMIC_RG_BUCK_VBUCK5_RC1_OP_CFG,
	PMIC_RG_BUCK_VBUCK5_RC2_OP_CFG,
	PMIC_RG_BUCK_VBUCK5_RC3_OP_CFG,
	PMIC_RG_BUCK_VBUCK5_RC4_OP_CFG,
	PMIC_RG_BUCK_VBUCK5_RC5_OP_CFG,
	PMIC_RG_BUCK_VBUCK5_RC6_OP_CFG,
	PMIC_RG_BUCK_VBUCK5_RC7_OP_CFG,
	PMIC_RG_BUCK_VBUCK5_RC8_OP_CFG,
	PMIC_RG_BUCK_VBUCK5_RC9_OP_CFG,
	PMIC_RG_BUCK_VBUCK5_RC10_OP_CFG,
	PMIC_RG_BUCK_VBUCK5_RC11_OP_CFG,
	PMIC_RG_BUCK_VBUCK5_RC12_OP_CFG,
	PMIC_RG_BUCK_VBUCK5_RC13_OP_CFG,
	PMIC_RG_BUCK_VBUCK5_HW0_OP_CFG,
	PMIC_RG_BUCK_VBUCK5_HW1_OP_CFG,
	PMIC_RG_BUCK_VBUCK5_HW2_OP_CFG,
	PMIC_RG_BUCK_VBUCK5_HW3_OP_CFG,
	PMIC_RG_BUCK_VBUCK5_RC0_OP_MODE,
	PMIC_RG_BUCK_VBUCK5_RC1_OP_MODE,
	PMIC_RG_BUCK_VBUCK5_RC2_OP_MODE,
	PMIC_RG_BUCK_VBUCK5_RC3_OP_MODE,
	PMIC_RG_BUCK_VBUCK5_RC4_OP_MODE,
	PMIC_RG_BUCK_VBUCK5_RC5_OP_MODE,
	PMIC_RG_BUCK_VBUCK5_RC6_OP_MODE,
	PMIC_RG_BUCK_VBUCK5_RC7_OP_MODE,
	PMIC_RG_BUCK_VBUCK5_RC8_OP_MODE,
	PMIC_RG_BUCK_VBUCK5_RC9_OP_MODE,
	PMIC_RG_BUCK_VBUCK5_RC10_OP_MODE,
	PMIC_RG_BUCK_VBUCK5_RC11_OP_MODE,
	PMIC_RG_BUCK_VBUCK5_RC12_OP_MODE,
	PMIC_RG_BUCK_VBUCK5_RC13_OP_MODE,
	PMIC_RG_BUCK_VBUCK5_HW0_OP_MODE,
	PMIC_RG_BUCK_VBUCK5_HW1_OP_MODE,
	PMIC_RG_BUCK_VBUCK5_HW2_OP_MODE,
	PMIC_RG_BUCK_VBUCK5_HW3_OP_MODE,
	PMIC_DA_VBUCK5_VOSEL,
	PMIC_DA_VBUCK5_VOSEL_GRAY,
	PMIC_DA_VBUCK5_EN,
	PMIC_DA_VBUCK5_SSH,
	PMIC_DA_VBUCK5_LOOP_SEL,
	PMIC_DA_VBUCK5_R2R_PDN,
	PMIC_DA_VBUCK5_DVS_EN,
	PMIC_DA_VBUCK5_DVS_UP,
	PMIC_DA_VBUCK5_DVS_DOWN,
	PMIC_DA_VBUCK5_MINFREQ_DISCHARGE,
	PMIC_RG_BUCK_VBUCK5_CK_SW_MODE,
	PMIC_RG_BUCK_VBUCK5_CK_SW_EN,
	PMIC_RG_BUCK_VBUCK5_TRACK_STALL_BYPASS,
	PMIC_BUCK_VBUCK6_ANA_ID,
	PMIC_BUCK_VBUCK6_DIG_ID,
	PMIC_BUCK_VBUCK6_ANA_MINOR_REV,
	PMIC_BUCK_VBUCK6_ANA_MAJOR_REV,
	PMIC_BUCK_VBUCK6_DIG_MINOR_REV,
	PMIC_BUCK_VBUCK6_DIG_MAJOR_REV,
	PMIC_BUCK_VBUCK6_DSN_CBS,
	PMIC_BUCK_VBUCK6_DSN_BIX,
	PMIC_BUCK_VBUCK6_DSN_ESP,
	PMIC_BUCK_VBUCK6_DSN_FPI_SSHUB,
	PMIC_BUCK_VBUCK6_DSN_FPI_TRACKING,
	PMIC_BUCK_VBUCK6_DSN_FPI_PREOC,
	PMIC_BUCK_VBUCK6_DSN_FPI_VOTER,
	PMIC_BUCK_VBUCK6_DSN_FPI_ULTRASONIC,
	PMIC_BUCK_VBUCK6_DSN_FPI_DLC,
	PMIC_BUCK_VBUCK6_DSN_FPI_TRAP,
	PMIC_RG_BUCK_VBUCK6_VOSEL_SLEEP,
	PMIC_RG_BUCK_VBUCK6_SELR2R_CTRL,
	PMIC_RG_BUCK_VBUCK6_ONLV_EN,
	PMIC_RG_BUCK_VBUCK6_DVS_EN_MASK,
	PMIC_RG_BUCK_VBUCK6_DVS_UP_MASK,
	PMIC_RG_BUCK_VBUCK6_DVS_DOWN_MASK,
	PMIC_RG_BUCK_VBUCK6_SFCHG_RRATE,
	PMIC_RG_BUCK_VBUCK6_SFCHG_REN,
	PMIC_RG_BUCK_VBUCK6_SFCHG_FRATE,
	PMIC_RG_BUCK_VBUCK6_SFCHG_FEN,
	PMIC_RG_BUCK_VBUCK6_VOSEL_DLY_TD,
	PMIC_RG_BUCK_VBUCK6_RC0_OP_EN,
	PMIC_RG_BUCK_VBUCK6_RC1_OP_EN,
	PMIC_RG_BUCK_VBUCK6_RC2_OP_EN,
	PMIC_RG_BUCK_VBUCK6_RC3_OP_EN,
	PMIC_RG_BUCK_VBUCK6_RC4_OP_EN,
	PMIC_RG_BUCK_VBUCK6_RC5_OP_EN,
	PMIC_RG_BUCK_VBUCK6_RC6_OP_EN,
	PMIC_RG_BUCK_VBUCK6_RC7_OP_EN,
	PMIC_RG_BUCK_VBUCK6_RC8_OP_EN,
	PMIC_RG_BUCK_VBUCK6_RC9_OP_EN,
	PMIC_RG_BUCK_VBUCK6_RC10_OP_EN,
	PMIC_RG_BUCK_VBUCK6_RC11_OP_EN,
	PMIC_RG_BUCK_VBUCK6_RC12_OP_EN,
	PMIC_RG_BUCK_VBUCK6_RC13_OP_EN,
	PMIC_RG_BUCK_VBUCK6_HW0_OP_EN,
	PMIC_RG_BUCK_VBUCK6_HW1_OP_EN,
	PMIC_RG_BUCK_VBUCK6_HW2_OP_EN,
	PMIC_RG_BUCK_VBUCK6_HW3_OP_EN,
	PMIC_RG_BUCK_VBUCK6_SW_OP_EN,
	PMIC_RG_BUCK_VBUCK6_RC0_OP_CFG,
	PMIC_RG_BUCK_VBUCK6_RC1_OP_CFG,
	PMIC_RG_BUCK_VBUCK6_RC2_OP_CFG,
	PMIC_RG_BUCK_VBUCK6_RC3_OP_CFG,
	PMIC_RG_BUCK_VBUCK6_RC4_OP_CFG,
	PMIC_RG_BUCK_VBUCK6_RC5_OP_CFG,
	PMIC_RG_BUCK_VBUCK6_RC6_OP_CFG,
	PMIC_RG_BUCK_VBUCK6_RC7_OP_CFG,
	PMIC_RG_BUCK_VBUCK6_RC8_OP_CFG,
	PMIC_RG_BUCK_VBUCK6_RC9_OP_CFG,
	PMIC_RG_BUCK_VBUCK6_RC10_OP_CFG,
	PMIC_RG_BUCK_VBUCK6_RC11_OP_CFG,
	PMIC_RG_BUCK_VBUCK6_RC12_OP_CFG,
	PMIC_RG_BUCK_VBUCK6_RC13_OP_CFG,
	PMIC_RG_BUCK_VBUCK6_HW0_OP_CFG,
	PMIC_RG_BUCK_VBUCK6_HW1_OP_CFG,
	PMIC_RG_BUCK_VBUCK6_HW2_OP_CFG,
	PMIC_RG_BUCK_VBUCK6_HW3_OP_CFG,
	PMIC_RG_BUCK_VBUCK6_RC0_OP_MODE,
	PMIC_RG_BUCK_VBUCK6_RC1_OP_MODE,
	PMIC_RG_BUCK_VBUCK6_RC2_OP_MODE,
	PMIC_RG_BUCK_VBUCK6_RC3_OP_MODE,
	PMIC_RG_BUCK_VBUCK6_RC4_OP_MODE,
	PMIC_RG_BUCK_VBUCK6_RC5_OP_MODE,
	PMIC_RG_BUCK_VBUCK6_RC6_OP_MODE,
	PMIC_RG_BUCK_VBUCK6_RC7_OP_MODE,
	PMIC_RG_BUCK_VBUCK6_RC8_OP_MODE,
	PMIC_RG_BUCK_VBUCK6_RC9_OP_MODE,
	PMIC_RG_BUCK_VBUCK6_RC10_OP_MODE,
	PMIC_RG_BUCK_VBUCK6_RC11_OP_MODE,
	PMIC_RG_BUCK_VBUCK6_RC12_OP_MODE,
	PMIC_RG_BUCK_VBUCK6_RC13_OP_MODE,
	PMIC_RG_BUCK_VBUCK6_HW0_OP_MODE,
	PMIC_RG_BUCK_VBUCK6_HW1_OP_MODE,
	PMIC_RG_BUCK_VBUCK6_HW2_OP_MODE,
	PMIC_RG_BUCK_VBUCK6_HW3_OP_MODE,
	PMIC_DA_VBUCK6_VOSEL,
	PMIC_DA_VBUCK6_VOSEL_GRAY,
	PMIC_DA_VBUCK6_EN,
	PMIC_DA_VBUCK6_SSH,
	PMIC_DA_VBUCK6_LOOP_SEL,
	PMIC_DA_VBUCK6_R2R_PDN,
	PMIC_DA_VBUCK6_DVS_EN,
	PMIC_DA_VBUCK6_DVS_UP,
	PMIC_DA_VBUCK6_DVS_DOWN,
	PMIC_DA_VBUCK6_MINFREQ_DISCHARGE,
	PMIC_RG_BUCK_VBUCK6_CK_SW_MODE,
	PMIC_RG_BUCK_VBUCK6_CK_SW_EN,
	PMIC_RG_BUCK_VBUCK6_TRACK_STALL_BYPASS,
	PMIC_BUCK_VBUCK7_ANA_ID,
	PMIC_BUCK_VBUCK7_DIG_ID,
	PMIC_BUCK_VBUCK7_ANA_MINOR_REV,
	PMIC_BUCK_VBUCK7_ANA_MAJOR_REV,
	PMIC_BUCK_VBUCK7_DIG_MINOR_REV,
	PMIC_BUCK_VBUCK7_DIG_MAJOR_REV,
	PMIC_BUCK_VBUCK7_DSN_CBS,
	PMIC_BUCK_VBUCK7_DSN_BIX,
	PMIC_BUCK_VBUCK7_DSN_ESP,
	PMIC_BUCK_VBUCK7_DSN_FPI_SSHUB,
	PMIC_BUCK_VBUCK7_DSN_FPI_TRACKING,
	PMIC_BUCK_VBUCK7_DSN_FPI_PREOC,
	PMIC_BUCK_VBUCK7_DSN_FPI_VOTER,
	PMIC_BUCK_VBUCK7_DSN_FPI_ULTRASONIC,
	PMIC_BUCK_VBUCK7_DSN_FPI_DLC,
	PMIC_BUCK_VBUCK7_DSN_FPI_TRAP,
	PMIC_RG_BUCK_VBUCK7_VOSEL_SLEEP,
	PMIC_RG_BUCK_VBUCK7_SELR2R_CTRL,
	PMIC_RG_BUCK_VBUCK7_ONLV_EN,
	PMIC_RG_BUCK_VBUCK7_DVS_EN_MASK,
	PMIC_RG_BUCK_VBUCK7_DVS_UP_MASK,
	PMIC_RG_BUCK_VBUCK7_DVS_DOWN_MASK,
	PMIC_RG_BUCK_VBUCK7_SFCHG_RRATE,
	PMIC_RG_BUCK_VBUCK7_SFCHG_REN,
	PMIC_RG_BUCK_VBUCK7_SFCHG_FRATE,
	PMIC_RG_BUCK_VBUCK7_SFCHG_FEN,
	PMIC_RG_BUCK_VBUCK7_VOSEL_DLY_TD,
	PMIC_RG_BUCK_VBUCK7_RC0_OP_EN,
	PMIC_RG_BUCK_VBUCK7_RC1_OP_EN,
	PMIC_RG_BUCK_VBUCK7_RC2_OP_EN,
	PMIC_RG_BUCK_VBUCK7_RC3_OP_EN,
	PMIC_RG_BUCK_VBUCK7_RC4_OP_EN,
	PMIC_RG_BUCK_VBUCK7_RC5_OP_EN,
	PMIC_RG_BUCK_VBUCK7_RC6_OP_EN,
	PMIC_RG_BUCK_VBUCK7_RC7_OP_EN,
	PMIC_RG_BUCK_VBUCK7_RC8_OP_EN,
	PMIC_RG_BUCK_VBUCK7_RC9_OP_EN,
	PMIC_RG_BUCK_VBUCK7_RC10_OP_EN,
	PMIC_RG_BUCK_VBUCK7_RC11_OP_EN,
	PMIC_RG_BUCK_VBUCK7_RC12_OP_EN,
	PMIC_RG_BUCK_VBUCK7_RC13_OP_EN,
	PMIC_RG_BUCK_VBUCK7_HW0_OP_EN,
	PMIC_RG_BUCK_VBUCK7_HW1_OP_EN,
	PMIC_RG_BUCK_VBUCK7_HW2_OP_EN,
	PMIC_RG_BUCK_VBUCK7_HW3_OP_EN,
	PMIC_RG_BUCK_VBUCK7_SW_OP_EN,
	PMIC_RG_BUCK_VBUCK7_RC0_OP_CFG,
	PMIC_RG_BUCK_VBUCK7_RC1_OP_CFG,
	PMIC_RG_BUCK_VBUCK7_RC2_OP_CFG,
	PMIC_RG_BUCK_VBUCK7_RC3_OP_CFG,
	PMIC_RG_BUCK_VBUCK7_RC4_OP_CFG,
	PMIC_RG_BUCK_VBUCK7_RC5_OP_CFG,
	PMIC_RG_BUCK_VBUCK7_RC6_OP_CFG,
	PMIC_RG_BUCK_VBUCK7_RC7_OP_CFG,
	PMIC_RG_BUCK_VBUCK7_RC8_OP_CFG,
	PMIC_RG_BUCK_VBUCK7_RC9_OP_CFG,
	PMIC_RG_BUCK_VBUCK7_RC10_OP_CFG,
	PMIC_RG_BUCK_VBUCK7_RC11_OP_CFG,
	PMIC_RG_BUCK_VBUCK7_RC12_OP_CFG,
	PMIC_RG_BUCK_VBUCK7_RC13_OP_CFG,
	PMIC_RG_BUCK_VBUCK7_HW0_OP_CFG,
	PMIC_RG_BUCK_VBUCK7_HW1_OP_CFG,
	PMIC_RG_BUCK_VBUCK7_HW2_OP_CFG,
	PMIC_RG_BUCK_VBUCK7_HW3_OP_CFG,
	PMIC_RG_BUCK_VBUCK7_RC0_OP_MODE,
	PMIC_RG_BUCK_VBUCK7_RC1_OP_MODE,
	PMIC_RG_BUCK_VBUCK7_RC2_OP_MODE,
	PMIC_RG_BUCK_VBUCK7_RC3_OP_MODE,
	PMIC_RG_BUCK_VBUCK7_RC4_OP_MODE,
	PMIC_RG_BUCK_VBUCK7_RC5_OP_MODE,
	PMIC_RG_BUCK_VBUCK7_RC6_OP_MODE,
	PMIC_RG_BUCK_VBUCK7_RC7_OP_MODE,
	PMIC_RG_BUCK_VBUCK7_RC8_OP_MODE,
	PMIC_RG_BUCK_VBUCK7_RC9_OP_MODE,
	PMIC_RG_BUCK_VBUCK7_RC10_OP_MODE,
	PMIC_RG_BUCK_VBUCK7_RC11_OP_MODE,
	PMIC_RG_BUCK_VBUCK7_RC12_OP_MODE,
	PMIC_RG_BUCK_VBUCK7_RC13_OP_MODE,
	PMIC_RG_BUCK_VBUCK7_HW0_OP_MODE,
	PMIC_RG_BUCK_VBUCK7_HW1_OP_MODE,
	PMIC_RG_BUCK_VBUCK7_HW2_OP_MODE,
	PMIC_RG_BUCK_VBUCK7_HW3_OP_MODE,
	PMIC_DA_VBUCK7_VOSEL,
	PMIC_DA_VBUCK7_VOSEL_GRAY,
	PMIC_DA_VBUCK7_EN,
	PMIC_DA_VBUCK7_SSH,
	PMIC_DA_VBUCK7_LOOP_SEL,
	PMIC_DA_VBUCK7_R2R_PDN,
	PMIC_DA_VBUCK7_DVS_EN,
	PMIC_DA_VBUCK7_DVS_UP,
	PMIC_DA_VBUCK7_DVS_DOWN,
	PMIC_DA_VBUCK7_MINFREQ_DISCHARGE,
	PMIC_RG_BUCK_VBUCK7_CK_SW_MODE,
	PMIC_RG_BUCK_VBUCK7_CK_SW_EN,
	PMIC_RG_BUCK_VBUCK7_TRACK_STALL_BYPASS,
	PMIC_BUCK_VS1_ANA_ID,
	PMIC_BUCK_VS1_DIG_ID,
	PMIC_BUCK_VS1_ANA_MINOR_REV,
	PMIC_BUCK_VS1_ANA_MAJOR_REV,
	PMIC_BUCK_VS1_DIG_MINOR_REV,
	PMIC_BUCK_VS1_DIG_MAJOR_REV,
	PMIC_BUCK_VS1_DSN_CBS,
	PMIC_BUCK_VS1_DSN_BIX,
	PMIC_BUCK_VS1_DSN_ESP,
	PMIC_BUCK_VS1_DSN_FPI_SSHUB,
	PMIC_BUCK_VS1_DSN_FPI_TRACKING,
	PMIC_BUCK_VS1_DSN_FPI_PREOC,
	PMIC_BUCK_VS1_DSN_FPI_VOTER,
	PMIC_BUCK_VS1_DSN_FPI_ULTRASONIC,
	PMIC_BUCK_VS1_DSN_FPI_DLC,
	PMIC_BUCK_VS1_DSN_FPI_TRAP,
	PMIC_RG_BUCK_VS1_VOSEL_SLEEP,
	PMIC_RG_BUCK_VS1_SELR2R_CTRL,
	PMIC_RG_BUCK_VS1_ONLV_EN,
	PMIC_RG_BUCK_VS1_DVS_EN_MASK,
	PMIC_RG_BUCK_VS1_DVS_UP_MASK,
	PMIC_RG_BUCK_VS1_DVS_DOWN_MASK,
	PMIC_RG_BUCK_VS1_SFCHG_RRATE,
	PMIC_RG_BUCK_VS1_SFCHG_REN,
	PMIC_RG_BUCK_VS1_SFCHG_FRATE,
	PMIC_RG_BUCK_VS1_SFCHG_FEN,
	PMIC_RG_BUCK_VS1_VOSEL_DLY_TD,
	PMIC_RG_BUCK_VS1_RC0_OP_EN,
	PMIC_RG_BUCK_VS1_RC1_OP_EN,
	PMIC_RG_BUCK_VS1_RC2_OP_EN,
	PMIC_RG_BUCK_VS1_RC3_OP_EN,
	PMIC_RG_BUCK_VS1_RC4_OP_EN,
	PMIC_RG_BUCK_VS1_RC5_OP_EN,
	PMIC_RG_BUCK_VS1_RC6_OP_EN,
	PMIC_RG_BUCK_VS1_RC7_OP_EN,
	PMIC_RG_BUCK_VS1_RC8_OP_EN,
	PMIC_RG_BUCK_VS1_RC9_OP_EN,
	PMIC_RG_BUCK_VS1_RC10_OP_EN,
	PMIC_RG_BUCK_VS1_RC11_OP_EN,
	PMIC_RG_BUCK_VS1_RC12_OP_EN,
	PMIC_RG_BUCK_VS1_RC13_OP_EN,
	PMIC_RG_BUCK_VS1_HW0_OP_EN,
	PMIC_RG_BUCK_VS1_HW1_OP_EN,
	PMIC_RG_BUCK_VS1_HW2_OP_EN,
	PMIC_RG_BUCK_VS1_HW3_OP_EN,
	PMIC_RG_BUCK_VS1_HW4_OP_EN,
	PMIC_RG_BUCK_VS1_SW_OP_EN,
	PMIC_RG_BUCK_VS1_RC0_OP_CFG,
	PMIC_RG_BUCK_VS1_RC1_OP_CFG,
	PMIC_RG_BUCK_VS1_RC2_OP_CFG,
	PMIC_RG_BUCK_VS1_RC3_OP_CFG,
	PMIC_RG_BUCK_VS1_RC4_OP_CFG,
	PMIC_RG_BUCK_VS1_RC5_OP_CFG,
	PMIC_RG_BUCK_VS1_RC6_OP_CFG,
	PMIC_RG_BUCK_VS1_RC7_OP_CFG,
	PMIC_RG_BUCK_VS1_RC8_OP_CFG,
	PMIC_RG_BUCK_VS1_RC9_OP_CFG,
	PMIC_RG_BUCK_VS1_RC10_OP_CFG,
	PMIC_RG_BUCK_VS1_RC11_OP_CFG,
	PMIC_RG_BUCK_VS1_RC12_OP_CFG,
	PMIC_RG_BUCK_VS1_RC13_OP_CFG,
	PMIC_RG_BUCK_VS1_HW0_OP_CFG,
	PMIC_RG_BUCK_VS1_HW1_OP_CFG,
	PMIC_RG_BUCK_VS1_HW2_OP_CFG,
	PMIC_RG_BUCK_VS1_HW3_OP_CFG,
	PMIC_RG_BUCK_VS1_HW4_OP_CFG,
	PMIC_RG_BUCK_VS1_RC0_OP_MODE,
	PMIC_RG_BUCK_VS1_RC1_OP_MODE,
	PMIC_RG_BUCK_VS1_RC2_OP_MODE,
	PMIC_RG_BUCK_VS1_RC3_OP_MODE,
	PMIC_RG_BUCK_VS1_RC4_OP_MODE,
	PMIC_RG_BUCK_VS1_RC5_OP_MODE,
	PMIC_RG_BUCK_VS1_RC6_OP_MODE,
	PMIC_RG_BUCK_VS1_RC7_OP_MODE,
	PMIC_RG_BUCK_VS1_RC8_OP_MODE,
	PMIC_RG_BUCK_VS1_RC9_OP_MODE,
	PMIC_RG_BUCK_VS1_RC10_OP_MODE,
	PMIC_RG_BUCK_VS1_RC11_OP_MODE,
	PMIC_RG_BUCK_VS1_RC12_OP_MODE,
	PMIC_RG_BUCK_VS1_RC13_OP_MODE,
	PMIC_RG_BUCK_VS1_HW0_OP_MODE,
	PMIC_RG_BUCK_VS1_HW1_OP_MODE,
	PMIC_RG_BUCK_VS1_HW2_OP_MODE,
	PMIC_RG_BUCK_VS1_HW3_OP_MODE,
	PMIC_RG_BUCK_VS1_HW4_OP_MODE,
	PMIC_DA_VS1_VOSEL,
	PMIC_DA_VS1_VOSEL_GRAY,
	PMIC_DA_VS1_EN,
	PMIC_DA_VS1_SSH,
	PMIC_DA_VS1_LOOP_SEL,
	PMIC_DA_VS1_R2R_PDN,
	PMIC_DA_VS1_DVS_EN,
	PMIC_DA_VS1_DVS_UP,
	PMIC_DA_VS1_DVS_DOWN,
	PMIC_DA_VS1_MINFREQ_DISCHARGE,
	PMIC_RG_BUCK_VS1_CK_SW_MODE,
	PMIC_RG_BUCK_VS1_CK_SW_EN,
	PMIC_RG_BUCK_VS1_VOTER_EN_LO,
	PMIC_RG_BUCK_VS1_VOTER_EN_LO_SET,
	PMIC_RG_BUCK_VS1_VOTER_EN_LO_CLR,
	PMIC_RG_BUCK_VS1_VOTER_EN_HI,
	PMIC_RG_BUCK_VS1_VOTER_EN_HI_SET,
	PMIC_RG_BUCK_VS1_VOTER_EN_HI_CLR,
	PMIC_RG_BUCK_VS1_VOTER_VOSEL,
	PMIC_BUCK_VS3_ANA_ID,
	PMIC_BUCK_VS3_DIG_ID,
	PMIC_BUCK_VS3_ANA_MINOR_REV,
	PMIC_BUCK_VS3_ANA_MAJOR_REV,
	PMIC_BUCK_VS3_DIG_MINOR_REV,
	PMIC_BUCK_VS3_DIG_MAJOR_REV,
	PMIC_BUCK_VS3_DSN_CBS,
	PMIC_BUCK_VS3_DSN_BIX,
	PMIC_BUCK_VS3_DSN_ESP,
	PMIC_BUCK_VS3_DSN_FPI_SSHUB,
	PMIC_BUCK_VS3_DSN_FPI_TRACKING,
	PMIC_BUCK_VS3_DSN_FPI_PREOC,
	PMIC_BUCK_VS3_DSN_FPI_VOTER,
	PMIC_BUCK_VS3_DSN_FPI_ULTRASONIC,
	PMIC_BUCK_VS3_DSN_FPI_DLC,
	PMIC_BUCK_VS3_DSN_FPI_TRAP,
	PMIC_RG_BUCK_VS3_VOSEL_SLEEP,
	PMIC_RG_BUCK_VS3_SELR2R_CTRL,
	PMIC_RG_BUCK_VS3_ONLV_EN,
	PMIC_RG_BUCK_VS3_DVS_EN_MASK,
	PMIC_RG_BUCK_VS3_DVS_UP_MASK,
	PMIC_RG_BUCK_VS3_DVS_DOWN_MASK,
	PMIC_RG_BUCK_VS3_SFCHG_RRATE,
	PMIC_RG_BUCK_VS3_SFCHG_REN,
	PMIC_RG_BUCK_VS3_SFCHG_FRATE,
	PMIC_RG_BUCK_VS3_SFCHG_FEN,
	PMIC_RG_BUCK_VS3_VOSEL_DLY_TD,
	PMIC_RG_BUCK_VS3_RC0_OP_EN,
	PMIC_RG_BUCK_VS3_RC1_OP_EN,
	PMIC_RG_BUCK_VS3_RC2_OP_EN,
	PMIC_RG_BUCK_VS3_RC3_OP_EN,
	PMIC_RG_BUCK_VS3_RC4_OP_EN,
	PMIC_RG_BUCK_VS3_RC5_OP_EN,
	PMIC_RG_BUCK_VS3_RC6_OP_EN,
	PMIC_RG_BUCK_VS3_RC7_OP_EN,
	PMIC_RG_BUCK_VS3_RC8_OP_EN,
	PMIC_RG_BUCK_VS3_RC9_OP_EN,
	PMIC_RG_BUCK_VS3_RC10_OP_EN,
	PMIC_RG_BUCK_VS3_RC11_OP_EN,
	PMIC_RG_BUCK_VS3_RC12_OP_EN,
	PMIC_RG_BUCK_VS3_RC13_OP_EN,
	PMIC_RG_BUCK_VS3_HW0_OP_EN,
	PMIC_RG_BUCK_VS3_HW1_OP_EN,
	PMIC_RG_BUCK_VS3_HW2_OP_EN,
	PMIC_RG_BUCK_VS3_HW3_OP_EN,
	PMIC_RG_BUCK_VS3_HW4_OP_EN,
	PMIC_RG_BUCK_VS3_SW_OP_EN,
	PMIC_RG_BUCK_VS3_RC0_OP_CFG,
	PMIC_RG_BUCK_VS3_RC1_OP_CFG,
	PMIC_RG_BUCK_VS3_RC2_OP_CFG,
	PMIC_RG_BUCK_VS3_RC3_OP_CFG,
	PMIC_RG_BUCK_VS3_RC4_OP_CFG,
	PMIC_RG_BUCK_VS3_RC5_OP_CFG,
	PMIC_RG_BUCK_VS3_RC6_OP_CFG,
	PMIC_RG_BUCK_VS3_RC7_OP_CFG,
	PMIC_RG_BUCK_VS3_RC8_OP_CFG,
	PMIC_RG_BUCK_VS3_RC9_OP_CFG,
	PMIC_RG_BUCK_VS3_RC10_OP_CFG,
	PMIC_RG_BUCK_VS3_RC11_OP_CFG,
	PMIC_RG_BUCK_VS3_RC12_OP_CFG,
	PMIC_RG_BUCK_VS3_RC13_OP_CFG,
	PMIC_RG_BUCK_VS3_HW0_OP_CFG,
	PMIC_RG_BUCK_VS3_HW1_OP_CFG,
	PMIC_RG_BUCK_VS3_HW2_OP_CFG,
	PMIC_RG_BUCK_VS3_HW3_OP_CFG,
	PMIC_RG_BUCK_VS3_HW4_OP_CFG,
	PMIC_RG_BUCK_VS3_RC0_OP_MODE,
	PMIC_RG_BUCK_VS3_RC1_OP_MODE,
	PMIC_RG_BUCK_VS3_RC2_OP_MODE,
	PMIC_RG_BUCK_VS3_RC3_OP_MODE,
	PMIC_RG_BUCK_VS3_RC4_OP_MODE,
	PMIC_RG_BUCK_VS3_RC5_OP_MODE,
	PMIC_RG_BUCK_VS3_RC6_OP_MODE,
	PMIC_RG_BUCK_VS3_RC7_OP_MODE,
	PMIC_RG_BUCK_VS3_RC8_OP_MODE,
	PMIC_RG_BUCK_VS3_RC9_OP_MODE,
	PMIC_RG_BUCK_VS3_RC10_OP_MODE,
	PMIC_RG_BUCK_VS3_RC11_OP_MODE,
	PMIC_RG_BUCK_VS3_RC12_OP_MODE,
	PMIC_RG_BUCK_VS3_RC13_OP_MODE,
	PMIC_RG_BUCK_VS3_HW0_OP_MODE,
	PMIC_RG_BUCK_VS3_HW1_OP_MODE,
	PMIC_RG_BUCK_VS3_HW2_OP_MODE,
	PMIC_RG_BUCK_VS3_HW3_OP_MODE,
	PMIC_RG_BUCK_VS3_HW4_OP_MODE,
	PMIC_DA_VS3_VOSEL,
	PMIC_DA_VS3_VOSEL_GRAY,
	PMIC_DA_VS3_EN,
	PMIC_DA_VS3_SSH,
	PMIC_DA_VS3_LOOP_SEL,
	PMIC_DA_VS3_R2R_PDN,
	PMIC_DA_VS3_DVS_EN,
	PMIC_DA_VS3_DVS_UP,
	PMIC_DA_VS3_DVS_DOWN,
	PMIC_DA_VS3_MINFREQ_DISCHARGE,
	PMIC_RG_BUCK_VS3_CK_SW_MODE,
	PMIC_RG_BUCK_VS3_CK_SW_EN,
	PMIC_RG_BUCK_VS3_VOTER_EN_LO,
	PMIC_RG_BUCK_VS3_VOTER_EN_LO_SET,
	PMIC_RG_BUCK_VS3_VOTER_EN_LO_CLR,
	PMIC_RG_BUCK_VS3_VOTER_EN_HI,
	PMIC_RG_BUCK_VS3_VOTER_EN_HI_SET,
	PMIC_RG_BUCK_VS3_VOTER_EN_HI_CLR,
	PMIC_RG_BUCK_VS3_VOTER_VOSEL,
	PMIC_BUCK_ANA0_ANA_ID,
	PMIC_BUCK_ANA0_DIG_ID,
	PMIC_BUCK_ANA0_ANA_MINOR_REV,
	PMIC_BUCK_ANA0_ANA_MAJOR_REV,
	PMIC_BUCK_ANA0_DIG_MINOR_REV,
	PMIC_BUCK_ANA0_DIG_MAJOR_REV,
	PMIC_BUCK_ANA0_CBS,
	PMIC_BUCK_ANA0_BIX,
	PMIC_BUCK_ANA0_ESP,
	PMIC_BUCK_ANA0_FPI,
	PMIC_BUCK_ANA0_DXI,
	PMIC_RG_SMPS_TESTMODE_B,
	PMIC_RG_AUTOK_RST,
	PMIC_RG_SMPS_DISAUTOK,
	PMIC_RG_VS1_NDIS_EN,
	PMIC_RG_VS1_SLEEP_TIME,
	PMIC_RG_VS1_LOOPSEL_DIS,
	PMIC_RG_VS1_OVP_EN,
	PMIC_RG_VS1_OVP_VREFSEL,
	PMIC_RG_VS1_TB_DIS,
	PMIC_RG_VS1_TB_PFM_OFF,
	PMIC_RG_VS1_TB_VREFSEL,
	PMIC_RG_VS1_TON_EXTEND_EN,
	PMIC_RG_VS1_VBAT_LOW_DIS,
	PMIC_RG_VS1_VBAT_HI_DIS,
	PMIC_RG_VS1_VOUT_HI_DIS,
	PMIC_RG_VS1_FUGON,
	PMIC_RG_VS1_FLGON,
	PMIC_RG_VS1_RAMP_AC,
	PMIC_RG_VS1_URT_EN,
	PMIC_RG_VS1_RETENTION_EN,
	PMIC_RG_VS1_SONIC_EN,
	PMIC_RG_VS1_GROUNDSEL,
	PMIC_RG_VS1_DLC,
	PMIC_RG_VS1_RCB,
	PMIC_RG_VS1_UG_SR,
	PMIC_RG_VS1_LG_SR,
	PMIC_RG_VS1_ECOT_EN,
	PMIC_RG_VS1_OCP,
	PMIC_RG_VS1_OCN,
	PMIC_RG_VS1_DUMMY_LOAD_EN,
	PMIC_RG_VS1_RON_TM,
	PMIC_RG_VS1_DIGMON_SEL,
	PMIC_RGS_VS1_OC_STATUS,
	PMIC_RGS_VS1_DIG_MON,
	PMIC_RG_VS1_UG_ONSR,
	PMIC_RG_VS1_LXRON,
	PMIC_RG_VS1_RSVH,
	PMIC_RG_VS1_RSVL,
	PMIC_RG_VS1_TM,
	PMIC_RG_VS1_TM_KEY,
	PMIC_RG_VS1_TMDL,
	PMIC_RG_VS1_SR_VBAT,
	PMIC_RG_VS1_FCCM,
	PMIC_RGS_VS1_PG_STATUS,
	PMIC_RG_VS1_AZC_DIS,
	PMIC_RG_VS1_AZC_DVS_DIS,
	PMIC_RG_VS1_AZC_SAMPLE_TIME,
	PMIC_RG_VS1_VCB_EN,
	PMIC_RG_VS1_RVCB,
	PMIC_RG_VS1_ECOT_HVO_EN,
	PMIC_RG_VS1_VBATLOW_RAMPRSHORT,
	PMIC_RG_VS1_NEGI_SLOW_SR_EN,
	PMIC_RG_VS1_RSV,
	PMIC_RG_VS1_DVS_DIS_FCCM,
	PMIC_RG_VS1_OC_STATUS_SEL,
	PMIC_RG_VS1_TON_LEVEL_D2_C,
	PMIC_RG_VS1_TON_MINOFF_C,
	PMIC_RG_VS1_TON_DIS_MINOFF_C,
	PMIC_RG_VS1_TON_TRIM_DUTYFF,
	PMIC_RG_VS3_NDIS_EN,
	PMIC_RG_VS3_SLEEP_TIME,
	PMIC_RG_VS3_LOOPSEL_DIS,
	PMIC_RG_VS3_OVP_EN,
	PMIC_RG_VS3_OVP_VREFSEL,
	PMIC_RG_VS3_TB_DIS,
	PMIC_RG_VS3_TB_PFM_OFF,
	PMIC_RG_VS3_TB_VREFSEL,
	PMIC_RG_VS3_TON_EXTEND_EN,
	PMIC_RG_VS3_VBAT_LOW_DIS,
	PMIC_RG_VS3_VBAT_HI_DIS,
	PMIC_RG_VS3_VOUT_HI_DIS,
	PMIC_RG_VS3_FUGON,
	PMIC_RG_VS3_FLGON,
	PMIC_RG_VS3_RAMP_AC,
	PMIC_RG_VS3_URT_EN,
	PMIC_RG_VS3_RETENTION_EN,
	PMIC_RG_VS3_SONIC_EN,
	PMIC_RG_VS3_GROUNDSEL,
	PMIC_RG_VS3_DLC,
	PMIC_RG_VS3_RCB,
	PMIC_RG_VS3_UG_SR,
	PMIC_RG_VS3_LG_SR,
	PMIC_RG_VS3_ECOT_EN,
	PMIC_RG_VS3_OCP,
	PMIC_RG_VS3_OCN,
	PMIC_RG_VS3_DUMMY_LOAD_EN,
	PMIC_RG_VS3_RON_TM,
	PMIC_RG_VS3_DIGMON_SEL,
	PMIC_RGS_VS3_OC_STATUS,
	PMIC_RGS_VS3_DIG_MON,
	PMIC_RG_VS3_UG_ONSR,
	PMIC_RG_VS3_LXRON,
	PMIC_RG_VS3_RSVH,
	PMIC_RG_VS3_RSVL,
	PMIC_RG_VS3_TM,
	PMIC_RG_VS3_TM_KEY,
	PMIC_RG_VS3_TMDL,
	PMIC_RG_VS3_SR_VBAT,
	PMIC_RG_VS3_FCCM,
	PMIC_RGS_VS3_PG_STATUS,
	PMIC_RG_VS3_AZC_DIS,
	PMIC_RG_VS3_AZC_DVS_DIS,
	PMIC_RG_VS3_AZC_SAMPLE_TIME,
	PMIC_RG_VS3_VCB_EN,
	PMIC_RG_VS3_RVCB,
	PMIC_RG_VS3_ECOT_HVO_EN,
	PMIC_RG_VS3_VBATLOW_RAMPRSHORT,
	PMIC_RG_VS3_NEGI_SLOW_SR_EN,
	PMIC_RG_VS3_RSV,
	PMIC_RG_VS3_DVS_DIS_FCCM,
	PMIC_RG_VS3_OC_STATUS_SEL,
	PMIC_RG_VS3_TON_LEVEL_D2_C,
	PMIC_RG_VS3_TON_MINOFF_C,
	PMIC_RG_VS3_TON_DIS_MINOFF_C,
	PMIC_RG_VS3_TON_TRIM_DUTYFF,
	PMIC_BUCK_ANA0_ELR_LEN,
	PMIC_RG_VS1_ZC_TRIM,
	PMIC_RG_VS1_CCOMP,
	PMIC_RG_VS1_RAMP_SLP,
	PMIC_RG_VS1_NLIM_TRIM,
	PMIC_RG_VS1_TON_TRIM,
	PMIC_RG_VS1_FB_D2,
	PMIC_RG_VS1_PFM_PEAK,
	PMIC_RG_VS1_SONIC_PFM_PEAK,
	PMIC_RG_VS1_ECOT_TRIM,
	PMIC_RG_VS1_CSNSLP_TRIM,
	PMIC_RG_VS1_OC_D2P5,
	PMIC_RG_VS1_CSPSLP_TRIM,
	PMIC_RG_VS1_RSV_EFUSE,
	PMIC_RG_VS1_DRIVER_SR_TRIM,
	PMIC_RG_VS1_RAMPR_DIV,
	PMIC_RG_VS1_RAMPC_DIV,
	PMIC_RG_VS1_OC_D3P5,
	PMIC_RG_VS3_ZC_TRIM,
	PMIC_RG_VS3_CCOMP,
	PMIC_RG_VS3_RAMP_SLP,
	PMIC_RG_VS3_NLIM_TRIM,
	PMIC_RG_VS3_TON_TRIM,
	PMIC_RG_VS3_FB_D2,
	PMIC_RG_VS3_PFM_PEAK,
	PMIC_RG_VS3_SONIC_PFM_PEAK,
	PMIC_RG_VS3_ECOT_TRIM,
	PMIC_RG_VS3_CSNSLP_TRIM,
	PMIC_RG_VS3_OC_D2P5,
	PMIC_RG_VS3_CSPSLP_TRIM,
	PMIC_RG_VS3_RSV_EFUSE,
	PMIC_RG_VS3_DRIVER_SR_TRIM,
	PMIC_RG_VS3_RAMPR_DIV,
	PMIC_RG_VS3_RAMPC_DIV,
	PMIC_RG_VS3_OC_D3P5,
	PMIC_RG_VS1_TRIMH,
	PMIC_RG_VS1_RCOMP,
	PMIC_RG_VS2_TRIMH,
	PMIC_RG_VS2_RCOMP,
	PMIC_RG_VS3_TRIMH,
	PMIC_RG_VS3_RCOMP,
	PMIC_RG_VBUCK1_TRIMH,
	PMIC_RG_VBUCK1_RCOMP,
	PMIC_RG_VBUCK2_TRIMH,
	PMIC_RG_VBUCK2_RCOMP,
	PMIC_RG_VBUCK3_TRIMH,
	PMIC_RG_VBUCK3_RCOMP,
	PMIC_RG_VBUCK4_TRIMH,
	PMIC_RG_VBUCK4_RCOMP,
	PMIC_RG_VBUCK5_TRIMH,
	PMIC_RG_VBUCK5_RCOMP,
	PMIC_RG_VBUCK6_TRIMH,
	PMIC_RG_VBUCK6_RCOMP,
	PMIC_RG_VBUCK7_TRIMH,
	PMIC_RG_VBUCK7_RCOMP,
	PMIC_RG_VSRAM_CPUB_TRIMH,
	PMIC_RG_VSRAM_CPUM_TRIMH,
	PMIC_RG_VSRAM_CPUL_TRIMH,
	PMIC_RG_VSRAM_APU_TRIMH,
	PMIC_RG_VSRAM_DIGRF_TRIMH,
	PMIC_RG_VSRAM_MDFE_TRIMH,
	PMIC_RG_VSRAM_MODEM_TRIMH,
	PMIC_BUCK_ANA1_ANA_ID,
	PMIC_BUCK_ANA1_DIG_ID,
	PMIC_BUCK_ANA1_ANA_MINOR_REV,
	PMIC_BUCK_ANA1_ANA_MAJOR_REV,
	PMIC_BUCK_ANA1_DIG_MINOR_REV,
	PMIC_BUCK_ANA1_DIG_MAJOR_REV,
	PMIC_BUCK_ANA1_CBS,
	PMIC_BUCK_ANA1_BIX,
	PMIC_BUCK_ANA1_ESP,
	PMIC_BUCK_ANA1_FPI,
	PMIC_BUCK_ANA1_DXI,
	PMIC_RG_VBUCK1_NDIS_EN,
	PMIC_RG_VBUCK1_SLEEP_TIME,
	PMIC_RG_VBUCK1_LOOPSEL_DIS,
	PMIC_RG_VBUCK1_OVP_EN,
	PMIC_RG_VBUCK1_OVP_VREFSEL,
	PMIC_RG_VBUCK1_TB_DIS,
	PMIC_RG_VBUCK1_TB_PFM_OFF,
	PMIC_RG_VBUCK1_TB_VREFSEL,
	PMIC_RG_VBUCK1_TON_EXTEND_EN,
	PMIC_RG_VBUCK1_VBAT_LOW_DIS,
	PMIC_RG_VBUCK1_VBAT_HI_DIS,
	PMIC_RG_VBUCK1_VOUT_HI_DIS,
	PMIC_RG_VBUCK1_FUGON,
	PMIC_RG_VBUCK1_FLGON,
	PMIC_RG_VBUCK1_RAMP_AC,
	PMIC_RG_VBUCK1_URT_EN,
	PMIC_RG_VBUCK1_RETENTION_EN,
	PMIC_RG_VBUCK1_SONIC_EN,
	PMIC_RG_VBUCK1_GROUNDSEL,
	PMIC_RG_VBUCK1_DLC,
	PMIC_RG_VBUCK1_RCB,
	PMIC_RG_VBUCK1_UG_SR,
	PMIC_RG_VBUCK1_LG_SR,
	PMIC_RG_VBUCK1_ECOT_EN,
	PMIC_RG_VBUCK1_OCP,
	PMIC_RG_VBUCK1_OCN,
	PMIC_RG_VBUCK1_DUMMY_LOAD_EN,
	PMIC_RG_VBUCK1_RON_TM,
	PMIC_RG_VBUCK1_DIGMON_SEL,
	PMIC_RGS_VBUCK1_OC_STATUS,
	PMIC_RGS_VBUCK1_DIG_MON,
	PMIC_RG_VBUCK1_UG_ONSR,
	PMIC_RG_VBUCK1_LXRON,
	PMIC_RG_VBUCK1_RSVH,
	PMIC_RG_VBUCK1_RSVL,
	PMIC_RG_VBUCK1_TM,
	PMIC_RG_VBUCK1_TM_KEY,
	PMIC_RG_VBUCK2_NDIS_EN,
	PMIC_RG_VBUCK2_SLEEP_TIME,
	PMIC_RG_VBUCK2_LOOPSEL_DIS,
	PMIC_RG_VBUCK2_OVP_EN,
	PMIC_RG_VBUCK2_OVP_VREFSEL,
	PMIC_RG_VBUCK2_TB_DIS,
	PMIC_RG_VBUCK2_TB_PFM_OFF,
	PMIC_RG_VBUCK2_TB_VREFSEL,
	PMIC_RG_VBUCK2_TON_EXTEND_EN,
	PMIC_RG_VBUCK2_VBAT_LOW_DIS,
	PMIC_RG_VBUCK2_VBAT_HI_DIS,
	PMIC_RG_VBUCK2_VOUT_HI_DIS,
	PMIC_RG_VBUCK2_FUGON,
	PMIC_RG_VBUCK2_FLGON,
	PMIC_RG_VBUCK2_RAMP_AC,
	PMIC_RG_VBUCK2_URT_EN,
	PMIC_RG_VBUCK2_RETENTION_EN,
	PMIC_RG_VBUCK2_SONIC_EN,
	PMIC_RG_VBUCK2_GROUNDSEL,
	PMIC_RG_VBUCK2_DLC,
	PMIC_RG_VBUCK2_RCB,
	PMIC_RG_VBUCK2_UG_SR,
	PMIC_RG_VBUCK2_LG_SR,
	PMIC_RG_VBUCK2_ECOT_EN,
	PMIC_RG_VBUCK2_OCP,
	PMIC_RG_VBUCK2_OCN,
	PMIC_RG_VBUCK2_DUMMY_LOAD_EN,
	PMIC_RG_VBUCK2_RON_TM,
	PMIC_RG_VBUCK2_DIGMON_SEL,
	PMIC_RGS_VBUCK2_OC_STATUS,
	PMIC_RGS_VBUCK2_DIG_MON,
	PMIC_RG_VBUCK2_UG_ONSR,
	PMIC_RG_VBUCK2_LXRON,
	PMIC_RG_VBUCK2_RSVH,
	PMIC_RG_VBUCK2_RSVL,
	PMIC_RG_VBUCK2_TM,
	PMIC_RG_VBUCK2_TM_KEY,
	PMIC_RG_VBUCK3_NDIS_EN,
	PMIC_RG_VBUCK3_SLEEP_TIME,
	PMIC_RG_VBUCK3_LOOPSEL_DIS,
	PMIC_RG_VBUCK3_OVP_EN,
	PMIC_RG_VBUCK3_OVP_VREFSEL,
	PMIC_RG_VBUCK3_TB_DIS,
	PMIC_RG_VBUCK3_TB_PFM_OFF,
	PMIC_RG_VBUCK3_TB_VREFSEL,
	PMIC_RG_VBUCK3_TON_EXTEND_EN,
	PMIC_RG_VBUCK3_VBAT_LOW_DIS,
	PMIC_RG_VBUCK3_VBAT_HI_DIS,
	PMIC_RG_VBUCK3_VOUT_HI_DIS,
	PMIC_RG_VBUCK3_FUGON,
	PMIC_RG_VBUCK3_FLGON,
	PMIC_RG_VBUCK3_RAMP_AC,
	PMIC_RG_VBUCK3_URT_EN,
	PMIC_RG_VBUCK3_RETENTION_EN,
	PMIC_RG_VBUCK3_SONIC_EN,
	PMIC_RG_VBUCK3_GROUNDSEL,
	PMIC_RG_VBUCK3_DLC,
	PMIC_RG_VBUCK3_RCB,
	PMIC_RG_VBUCK3_UG_SR,
	PMIC_RG_VBUCK3_LG_SR,
	PMIC_RG_VBUCK3_ECOT_EN,
	PMIC_RG_VBUCK3_OCP,
	PMIC_RG_VBUCK3_OCN,
	PMIC_RG_VBUCK3_DUMMY_LOAD_EN,
	PMIC_RG_VBUCK3_RON_TM,
	PMIC_RG_VBUCK3_DIGMON_SEL,
	PMIC_RGS_VBUCK3_OC_STATUS,
	PMIC_RGS_VBUCK3_DIG_MON,
	PMIC_RG_VBUCK3_UG_ONSR,
	PMIC_RG_VBUCK3_LXRON,
	PMIC_RG_VBUCK3_RSVH,
	PMIC_RG_VBUCK3_RSVL,
	PMIC_RG_VBUCK3_TM,
	PMIC_RG_VBUCK3_TM_KEY,
	PMIC_RG_VS2_NDIS_EN,
	PMIC_RG_VS2_SLEEP_TIME,
	PMIC_RG_VS2_LOOPSEL_DIS,
	PMIC_RG_VS2_OVP_EN,
	PMIC_RG_VS2_OVP_VREFSEL,
	PMIC_RG_VS2_TB_DIS,
	PMIC_RG_VS2_TB_PFM_OFF,
	PMIC_RG_VS2_TB_VREFSEL,
	PMIC_RG_VS2_TON_EXTEND_EN,
	PMIC_RG_VS2_VBAT_LOW_DIS,
	PMIC_RG_VS2_VBAT_HI_DIS,
	PMIC_RG_VS2_VOUT_HI_DIS,
	PMIC_RG_VS2_FUGON,
	PMIC_RG_VS2_FLGON,
	PMIC_RG_VS2_RAMP_AC,
	PMIC_RG_VS2_URT_EN,
	PMIC_RG_VS2_RETENTION_EN,
	PMIC_RG_VS2_SONIC_EN,
	PMIC_RG_VS2_GROUNDSEL,
	PMIC_RG_VS2_DLC,
	PMIC_RG_VS2_RCB,
	PMIC_RG_VS2_UG_SR,
	PMIC_RG_VS2_LG_SR,
	PMIC_RG_VS2_ECOT_EN,
	PMIC_RG_VS2_OCP,
	PMIC_RG_VS2_OCN,
	PMIC_RG_VS2_DUMMY_LOAD_EN,
	PMIC_RG_VS2_RON_TM,
	PMIC_RG_VS2_DIGMON_SEL,
	PMIC_RGS_VS2_OC_STATUS,
	PMIC_RGS_VS2_DIG_MON,
	PMIC_RG_VS2_UG_ONSR,
	PMIC_RG_VS2_LXRON,
	PMIC_RG_VS2_RSVH,
	PMIC_RG_VS2_RSVL,
	PMIC_RG_VS2_TM,
	PMIC_RG_VS2_TM_KEY,
	PMIC_RG_VBUCK1234_1_TMDL,
	PMIC_RG_VBUCK1234_1_SR_VBAT,
	PMIC_RG_4PH_1_CONFIG_LAT_RSVH,
	PMIC_RG_4PH_1_RECONFIG_RSVH,
	PMIC_RG_4PH_1_RECONFIG_EN,
	PMIC_RGS_4PH4_VBUCK1_DIGCFG_EN,
	PMIC_RGS_4PH1_VBUCK2_DIGCFG_EN,
	PMIC_RGS_4PH2_VBUCK3_DIGCFG_EN,
	PMIC_RGS_4PH3_VS2_DIGCFG_EN,
	PMIC_RG_VBUCK1_FCCM,
	PMIC_RG_VBUCK2_FCCM,
	PMIC_RG_VBUCK3_FCCM,
	PMIC_RG_VS2_FCCM,
	PMIC_RGS_VBUCK1_PG_STATUS,
	PMIC_RGS_VBUCK2_PG_STATUS,
	PMIC_RGS_VBUCK3_PG_STATUS,
	PMIC_RGS_VS2_PG_STATUS,
	PMIC_RG_VBUCK1_AZC_DIS,
	PMIC_RG_VBUCK2_AZC_DIS,
	PMIC_RG_VBUCK3_AZC_DIS,
	PMIC_RG_VS2_AZC_DIS,
	PMIC_RG_VBUCK1_AZC_DVS_DIS,
	PMIC_RG_VBUCK2_AZC_DVS_DIS,
	PMIC_RG_VBUCK3_AZC_DVS_DIS,
	PMIC_RG_VS2_AZC_DVS_DIS,
	PMIC_RG_VBUCK1_AZC_SAMPLE_TIME,
	PMIC_RG_VBUCK2_AZC_SAMPLE_TIME,
	PMIC_RG_VBUCK3_AZC_SAMPLE_TIME,
	PMIC_RG_VS2_AZC_SAMPLE_TIME,
	PMIC_RG_VBUCK1_VCB_EN,
	PMIC_RG_VBUCK2_VCB_EN,
	PMIC_RG_VBUCK3_VCB_EN,
	PMIC_RG_VS2_VCB_EN,
	PMIC_RG_VBUCK1_RVCB,
	PMIC_RG_VBUCK2_RVCB,
	PMIC_RG_VBUCK3_RVCB,
	PMIC_RG_VS2_RVCB,
	PMIC_RG_VBUCK1_ECOT_HVO_EN,
	PMIC_RG_VBUCK2_ECOT_HVO_EN,
	PMIC_RG_VBUCK3_ECOT_HVO_EN,
	PMIC_RG_VS2_ECOT_HVO_EN,
	PMIC_RG_VBUCK1_VBATLOW_RAMPRSHORT,
	PMIC_RG_VBUCK2_VBATLOW_RAMPRSHORT,
	PMIC_RG_VBUCK3_VBATLOW_RAMPRSHORT,
	PMIC_RG_VS2_VBATLOW_RAMPRSHORT,
	PMIC_RG_VBUCK1_NEGI_SLOW_SR_EN,
	PMIC_RG_VBUCK2_NEGI_SLOW_SR_EN,
	PMIC_RG_VBUCK3_NEGI_SLOW_SR_EN,
	PMIC_RG_VS2_NEGI_SLOW_SR_EN,
	PMIC_RG_VBUCK1_RSV,
	PMIC_RG_VBUCK2_RSV,
	PMIC_RG_VBUCK3_RSV,
	PMIC_RG_VS2_RSV,
	PMIC_RG_VBUCK1_DVS_DIS_FCCM,
	PMIC_RG_VBUCK2_DVS_DIS_FCCM,
	PMIC_RG_VBUCK3_DVS_DIS_FCCM,
	PMIC_RG_VS2_DVS_DIS_FCCM,
	PMIC_RG_VBUCK1_OC_STATUS_SEL,
	PMIC_RG_VBUCK2_OC_STATUS_SEL,
	PMIC_RG_VBUCK3_OC_STATUS_SEL,
	PMIC_RG_VS2_OC_STATUS_SEL,
	PMIC_RG_VBUCK1_TON_LEVEL_D2_C,
	PMIC_RG_VBUCK2_TON_LEVEL_D2_C,
	PMIC_RG_VBUCK3_TON_LEVEL_D2_C,
	PMIC_RG_VS2_TON_LEVEL_D2_C,
	PMIC_RG_VBUCK1_TON_MINOFF_C,
	PMIC_RG_VBUCK2_TON_MINOFF_C,
	PMIC_RG_VBUCK3_TON_MINOFF_C,
	PMIC_RG_VS2_TON_MINOFF_C,
	PMIC_RG_VBUCK1_TON_DIS_MINOFF_C,
	PMIC_RG_VBUCK2_TON_DIS_MINOFF_C,
	PMIC_RG_VBUCK3_TON_DIS_MINOFF_C,
	PMIC_RG_VS2_TON_DIS_MINOFF_C,
	PMIC_RG_VBUCK1_TON_TRIM_DUTYFF,
	PMIC_RG_VBUCK2_TON_TRIM_DUTYFF,
	PMIC_RG_VBUCK3_TON_TRIM_DUTYFF,
	PMIC_RG_VS2_TON_TRIM_DUTYFF,
	PMIC_BUCK_ANA1_ELR_LEN,
	PMIC_RG_VBUCK1_ZC_TRIM,
	PMIC_RG_VBUCK1_CCOMP,
	PMIC_RG_VBUCK1_RAMP_SLP,
	PMIC_RG_VBUCK1_NLIM_TRIM,
	PMIC_RG_VBUCK1_TON_TRIM,
	PMIC_RG_VBUCK1_FB_D2,
	PMIC_RG_VBUCK1_PFM_PEAK,
	PMIC_RG_VBUCK1_SONIC_PFM_PEAK,
	PMIC_RG_VBUCK1_ECOT_TRIM,
	PMIC_RG_VBUCK1_CSNSLP_TRIM,
	PMIC_RG_VBUCK1_OC_D2P5,
	PMIC_RG_VBUCK1_CSPSLP_TRIM,
	PMIC_RG_VBUCK1_RSV_EFUSE,
	PMIC_RG_VBUCK1_DRIVER_SR_TRIM,
	PMIC_RG_VBUCK1_RAMPR_DIV,
	PMIC_RG_VBUCK1_RAMPC_DIV,
	PMIC_RG_VBUCK2_ZC_TRIM,
	PMIC_RG_VBUCK2_CCOMP,
	PMIC_RG_VBUCK2_RAMP_SLP,
	PMIC_RG_VBUCK2_NLIM_TRIM,
	PMIC_RG_VBUCK2_TON_TRIM,
	PMIC_RG_VBUCK2_FB_D2,
	PMIC_RG_VBUCK2_PFM_PEAK,
	PMIC_RG_VBUCK2_SONIC_PFM_PEAK,
	PMIC_RG_VBUCK2_ECOT_TRIM,
	PMIC_RG_VBUCK2_CSNSLP_TRIM,
	PMIC_RG_VBUCK2_OC_D2P5,
	PMIC_RG_VBUCK2_CSPSLP_TRIM,
	PMIC_RG_VBUCK2_RSV_EFUSE,
	PMIC_RG_VBUCK2_DRIVER_SR_TRIM,
	PMIC_RG_VBUCK2_RAMPR_DIV,
	PMIC_RG_VBUCK2_RAMPC_DIV,
	PMIC_RG_VBUCK3_ZC_TRIM,
	PMIC_RG_VBUCK3_CCOMP,
	PMIC_RG_VBUCK3_RAMP_SLP,
	PMIC_RG_VBUCK3_NLIM_TRIM,
	PMIC_RG_VBUCK3_TON_TRIM,
	PMIC_RG_VBUCK3_FB_D2,
	PMIC_RG_VBUCK3_PFM_PEAK,
	PMIC_RG_VBUCK3_SONIC_PFM_PEAK,
	PMIC_RG_VBUCK3_ECOT_TRIM,
	PMIC_RG_VBUCK3_CSNSLP_TRIM,
	PMIC_RG_VBUCK3_OC_D2P5,
	PMIC_RG_VBUCK3_CSPSLP_TRIM,
	PMIC_RG_VBUCK3_RSV_EFUSE,
	PMIC_RG_VBUCK3_DRIVER_SR_TRIM,
	PMIC_RG_VBUCK3_RAMPR_DIV,
	PMIC_RG_VBUCK3_RAMPC_DIV,
	PMIC_RG_VS2_ZC_TRIM,
	PMIC_RG_VS2_CCOMP,
	PMIC_RG_VS2_RAMP_SLP,
	PMIC_RG_VS2_NLIM_TRIM,
	PMIC_RG_VS2_TON_TRIM,
	PMIC_RG_VS2_FB_D2,
	PMIC_RG_VS2_PFM_PEAK,
	PMIC_RG_VS2_SONIC_PFM_PEAK,
	PMIC_RG_VS2_ECOT_TRIM,
	PMIC_RG_VS2_CSNSLP_TRIM,
	PMIC_RG_VS2_OC_D2P5,
	PMIC_RG_VS2_CSPSLP_TRIM,
	PMIC_RG_VS2_RSV_EFUSE,
	PMIC_RG_VS2_DRIVER_SR_TRIM,
	PMIC_RG_VS2_RAMPR_DIV,
	PMIC_RG_VS2_RAMPC_DIV,
	PMIC_RG_4PH_1_CONFIG1,
	PMIC_RG_4PH_1_CONFIG2,
	PMIC_RG_4PH_1_CONFIG3,
	PMIC_RG_VBUCK1_OC_D3P5,
	PMIC_RG_VBUCK2_OC_D3P5,
	PMIC_RG_VBUCK3_OC_D3P5,
	PMIC_RG_VS2_OC_D3P5,
	PMIC_BUCK_ANA2_ANA_ID,
	PMIC_BUCK_ANA2_DIG_ID,
	PMIC_BUCK_ANA2_ANA_MINOR_REV,
	PMIC_BUCK_ANA2_ANA_MAJOR_REV,
	PMIC_BUCK_ANA2_DIG_MINOR_REV,
	PMIC_BUCK_ANA2_DIG_MAJOR_REV,
	PMIC_BUCK_ANA2_CBS,
	PMIC_BUCK_ANA2_BIX,
	PMIC_BUCK_ANA2_ESP,
	PMIC_BUCK_ANA2_FPI,
	PMIC_BUCK_ANA2_DXI,
	PMIC_RG_VBUCK4_NDIS_EN,
	PMIC_RG_VBUCK4_SLEEP_TIME,
	PMIC_RG_VBUCK4_LOOPSEL_DIS,
	PMIC_RG_VBUCK4_OVP_EN,
	PMIC_RG_VBUCK4_OVP_VREFSEL,
	PMIC_RG_VBUCK4_TB_DIS,
	PMIC_RG_VBUCK4_TB_PFM_OFF,
	PMIC_RG_VBUCK4_TB_VREFSEL,
	PMIC_RG_VBUCK4_TON_EXTEND_EN,
	PMIC_RG_VBUCK4_VBAT_LOW_DIS,
	PMIC_RG_VBUCK4_VBAT_HI_DIS,
	PMIC_RG_VBUCK4_VOUT_HI_DIS,
	PMIC_RG_VBUCK4_FUGON,
	PMIC_RG_VBUCK4_FLGON,
	PMIC_RG_VBUCK4_RAMP_AC,
	PMIC_RG_VBUCK4_URT_EN,
	PMIC_RG_VBUCK4_RETENTION_EN,
	PMIC_RG_VBUCK4_SONIC_EN,
	PMIC_RG_VBUCK4_GROUNDSEL,
	PMIC_RG_VBUCK4_DLC,
	PMIC_RG_VBUCK4_RCB,
	PMIC_RG_VBUCK4_UG_SR,
	PMIC_RG_VBUCK4_LG_SR,
	PMIC_RG_VBUCK4_ECOT_EN,
	PMIC_RG_VBUCK4_OCP,
	PMIC_RG_VBUCK4_OCN,
	PMIC_RG_VBUCK4_DUMMY_LOAD_EN,
	PMIC_RG_VBUCK4_RON_TM,
	PMIC_RG_VBUCK4_DIGMON_SEL,
	PMIC_RGS_VBUCK4_OC_STATUS,
	PMIC_RGS_VBUCK4_DIG_MON,
	PMIC_RG_VBUCK4_UG_ONSR,
	PMIC_RG_VBUCK4_LXRON,
	PMIC_RG_VBUCK4_RSVH,
	PMIC_RG_VBUCK4_RSVL,
	PMIC_RG_VBUCK4_TM,
	PMIC_RG_VBUCK4_TM_KEY,
	PMIC_RG_VBUCK5_NDIS_EN,
	PMIC_RG_VBUCK5_SLEEP_TIME,
	PMIC_RG_VBUCK5_LOOPSEL_DIS,
	PMIC_RG_VBUCK5_OVP_EN,
	PMIC_RG_VBUCK5_OVP_VREFSEL,
	PMIC_RG_VBUCK5_TB_DIS,
	PMIC_RG_VBUCK5_TB_PFM_OFF,
	PMIC_RG_VBUCK5_TB_VREFSEL,
	PMIC_RG_VBUCK5_TON_EXTEND_EN,
	PMIC_RG_VBUCK5_VBAT_LOW_DIS,
	PMIC_RG_VBUCK5_VBAT_HI_DIS,
	PMIC_RG_VBUCK5_VOUT_HI_DIS,
	PMIC_RG_VBUCK5_FUGON,
	PMIC_RG_VBUCK5_FLGON,
	PMIC_RG_VBUCK5_RAMP_AC,
	PMIC_RG_VBUCK5_URT_EN,
	PMIC_RG_VBUCK5_RETENTION_EN,
	PMIC_RG_VBUCK5_SONIC_EN,
	PMIC_RG_VBUCK5_GROUNDSEL,
	PMIC_RG_VBUCK5_DLC,
	PMIC_RG_VBUCK5_RCB,
	PMIC_RG_VBUCK5_UG_SR,
	PMIC_RG_VBUCK5_LG_SR,
	PMIC_RG_VBUCK5_ECOT_EN,
	PMIC_RG_VBUCK5_OCP,
	PMIC_RG_VBUCK5_OCN,
	PMIC_RG_VBUCK5_DUMMY_LOAD_EN,
	PMIC_RG_VBUCK5_RON_TM,
	PMIC_RG_VBUCK5_DIGMON_SEL,
	PMIC_RGS_VBUCK5_OC_STATUS,
	PMIC_RGS_VBUCK5_DIG_MON,
	PMIC_RG_VBUCK5_UG_ONSR,
	PMIC_RG_VBUCK5_LXRON,
	PMIC_RG_VBUCK5_RSVH,
	PMIC_RG_VBUCK5_RSVL,
	PMIC_RG_VBUCK5_TM,
	PMIC_RG_VBUCK5_TM_KEY,
	PMIC_RG_VBUCK6_NDIS_EN,
	PMIC_RG_VBUCK6_SLEEP_TIME,
	PMIC_RG_VBUCK6_LOOPSEL_DIS,
	PMIC_RG_VBUCK6_OVP_EN,
	PMIC_RG_VBUCK6_OVP_VREFSEL,
	PMIC_RG_VBUCK6_TB_DIS,
	PMIC_RG_VBUCK6_TB_PFM_OFF,
	PMIC_RG_VBUCK6_TB_VREFSEL,
	PMIC_RG_VBUCK6_TON_EXTEND_EN,
	PMIC_RG_VBUCK6_VBAT_LOW_DIS,
	PMIC_RG_VBUCK6_VBAT_HI_DIS,
	PMIC_RG_VBUCK6_VOUT_HI_DIS,
	PMIC_RG_VBUCK6_FUGON,
	PMIC_RG_VBUCK6_FLGON,
	PMIC_RG_VBUCK6_RAMP_AC,
	PMIC_RG_VBUCK6_URT_EN,
	PMIC_RG_VBUCK6_RETENTION_EN,
	PMIC_RG_VBUCK6_SONIC_EN,
	PMIC_RG_VBUCK6_GROUNDSEL,
	PMIC_RG_VBUCK6_DLC,
	PMIC_RG_VBUCK6_RCB,
	PMIC_RG_VBUCK6_UG_SR,
	PMIC_RG_VBUCK6_LG_SR,
	PMIC_RG_VBUCK6_ECOT_EN,
	PMIC_RG_VBUCK6_OCP,
	PMIC_RG_VBUCK6_OCN,
	PMIC_RG_VBUCK6_DUMMY_LOAD_EN,
	PMIC_RG_VBUCK6_RON_TM,
	PMIC_RG_VBUCK6_DIGMON_SEL,
	PMIC_RGS_VBUCK6_OC_STATUS,
	PMIC_RGS_VBUCK6_DIG_MON,
	PMIC_RG_VBUCK6_UG_ONSR,
	PMIC_RG_VBUCK6_LXRON,
	PMIC_RG_VBUCK6_RSVH,
	PMIC_RG_VBUCK6_RSVL,
	PMIC_RG_VBUCK6_TM,
	PMIC_RG_VBUCK6_TM_KEY,
	PMIC_RG_VBUCK7_NDIS_EN,
	PMIC_RG_VBUCK7_SLEEP_TIME,
	PMIC_RG_VBUCK7_LOOPSEL_DIS,
	PMIC_RG_VBUCK7_OVP_EN,
	PMIC_RG_VBUCK7_OVP_VREFSEL,
	PMIC_RG_VBUCK7_TB_DIS,
	PMIC_RG_VBUCK7_TB_PFM_OFF,
	PMIC_RG_VBUCK7_TB_VREFSEL,
	PMIC_RG_VBUCK7_TON_EXTEND_EN,
	PMIC_RG_VBUCK7_VBAT_LOW_DIS,
	PMIC_RG_VBUCK7_VBAT_HI_DIS,
	PMIC_RG_VBUCK7_VOUT_HI_DIS,
	PMIC_RG_VBUCK7_FUGON,
	PMIC_RG_VBUCK7_FLGON,
	PMIC_RG_VBUCK7_RAMP_AC,
	PMIC_RG_VBUCK7_URT_EN,
	PMIC_RG_VBUCK7_RETENTION_EN,
	PMIC_RG_VBUCK7_SONIC_EN,
	PMIC_RG_VBUCK7_GROUNDSEL,
	PMIC_RG_VBUCK7_DLC,
	PMIC_RG_VBUCK7_RCB,
	PMIC_RG_VBUCK7_UG_SR,
	PMIC_RG_VBUCK7_LG_SR,
	PMIC_RG_VBUCK7_ECOT_EN,
	PMIC_RG_VBUCK7_OCP,
	PMIC_RG_VBUCK7_OCN,
	PMIC_RG_VBUCK7_DUMMY_LOAD_EN,
	PMIC_RG_VBUCK7_RON_TM,
	PMIC_RG_VBUCK7_DIGMON_SEL,
	PMIC_RGS_VBUCK7_OC_STATUS,
	PMIC_RGS_VBUCK7_DIG_MON,
	PMIC_RG_VBUCK7_UG_ONSR,
	PMIC_RG_VBUCK7_LXRON,
	PMIC_RG_VBUCK7_RSVH,
	PMIC_RG_VBUCK7_RSVL,
	PMIC_RG_VBUCK7_TM,
	PMIC_RG_VBUCK7_TM_KEY,
	PMIC_RG_VBUCK1234_2_TMDL,
	PMIC_RG_VBUCK1234_2_SR_VBAT,
	PMIC_RG_4PH_2_CONFIG_LAT_RSVH,
	PMIC_RG_4PH_2_RECONFIG_RSVH,
	PMIC_RG_4PH_2_RECONFIG_EN,
	PMIC_RGS_4PH3_VBUCK4_DIGCFG_EN,
	PMIC_RGS_4PH4_VBUCK5_DIGCFG_EN,
	PMIC_RGS_4PH1_VBUCK6_DIGCFG_EN,
	PMIC_RGS_4PH2_VBUCK7_DIGCFG_EN,
	PMIC_RG_VBUCK4_FCCM,
	PMIC_RG_VBUCK5_FCCM,
	PMIC_RG_VBUCK6_FCCM,
	PMIC_RG_VBUCK7_FCCM,
	PMIC_RGS_VBUCK4_PG_STATUS,
	PMIC_RGS_VBUCK5_PG_STATUS,
	PMIC_RGS_VBUCK6_PG_STATUS,
	PMIC_RGS_VBUCK7_PG_STATUS,
	PMIC_RG_VBUCK4_AZC_DIS,
	PMIC_RG_VBUCK5_AZC_DIS,
	PMIC_RG_VBUCK6_AZC_DIS,
	PMIC_RG_VBUCK7_AZC_DIS,
	PMIC_RG_VBUCK4_AZC_DVS_DIS,
	PMIC_RG_VBUCK5_AZC_DVS_DIS,
	PMIC_RG_VBUCK6_AZC_DVS_DIS,
	PMIC_RG_VBUCK7_AZC_DVS_DIS,
	PMIC_RG_VBUCK4_AZC_SAMPLE_TIME,
	PMIC_RG_VBUCK5_AZC_SAMPLE_TIME,
	PMIC_RG_VBUCK6_AZC_SAMPLE_TIME,
	PMIC_RG_VBUCK7_AZC_SAMPLE_TIME,
	PMIC_RG_VBUCK4_VCB_EN,
	PMIC_RG_VBUCK5_VCB_EN,
	PMIC_RG_VBUCK6_VCB_EN,
	PMIC_RG_VBUCK7_VCB_EN,
	PMIC_RG_VBUCK4_RVCB,
	PMIC_RG_VBUCK5_RVCB,
	PMIC_RG_VBUCK6_RVCB,
	PMIC_RG_VBUCK7_RVCB,
	PMIC_RG_VBUCK4_ECOT_HVO_EN,
	PMIC_RG_VBUCK5_ECOT_HVO_EN,
	PMIC_RG_VBUCK6_ECOT_HVO_EN,
	PMIC_RG_VBUCK7_ECOT_HVO_EN,
	PMIC_RG_VBUCK4_VBATLOW_RAMPRSHORT,
	PMIC_RG_VBUCK5_VBATLOW_RAMPRSHORT,
	PMIC_RG_VBUCK6_VBATLOW_RAMPRSHORT,
	PMIC_RG_VBUCK7_VBATLOW_RAMPRSHORT,
	PMIC_RG_VBUCK4_NEGI_SLOW_SR_EN,
	PMIC_RG_VBUCK5_NEGI_SLOW_SR_EN,
	PMIC_RG_VBUCK6_NEGI_SLOW_SR_EN,
	PMIC_RG_VBUCK7_NEGI_SLOW_SR_EN,
	PMIC_RG_VBUCK4_RSV,
	PMIC_RG_VBUCK5_RSV,
	PMIC_RG_VBUCK6_RSV,
	PMIC_RG_VBUCK7_RSV,
	PMIC_RG_VBUCK4_DVS_DIS_FCCM,
	PMIC_RG_VBUCK5_DVS_DIS_FCCM,
	PMIC_RG_VBUCK6_DVS_DIS_FCCM,
	PMIC_RG_VBUCK7_DVS_DIS_FCCM,
	PMIC_RG_VBUCK4_OC_STATUS_SEL,
	PMIC_RG_VBUCK5_OC_STATUS_SEL,
	PMIC_RG_VBUCK6_OC_STATUS_SEL,
	PMIC_RG_VBUCK7_OC_STATUS_SEL,
	PMIC_RG_VBUCK4_TON_LEVEL_D2_C,
	PMIC_RG_VBUCK5_TON_LEVEL_D2_C,
	PMIC_RG_VBUCK6_TON_LEVEL_D2_C,
	PMIC_RG_VBUCK7_TON_LEVEL_D2_C,
	PMIC_RG_VBUCK4_TON_MINOFF_C,
	PMIC_RG_VBUCK5_TON_MINOFF_C,
	PMIC_RG_VBUCK6_TON_MINOFF_C,
	PMIC_RG_VBUCK7_TON_MINOFF_C,
	PMIC_RG_VBUCK4_TON_DIS_MINOFF_C,
	PMIC_RG_VBUCK5_TON_DIS_MINOFF_C,
	PMIC_RG_VBUCK6_TON_DIS_MINOFF_C,
	PMIC_RG_VBUCK7_TON_DIS_MINOFF_C,
	PMIC_RG_VBUCK4_TON_TRIM_DUTYFF,
	PMIC_RG_VBUCK5_TON_TRIM_DUTYFF,
	PMIC_RG_VBUCK6_TON_TRIM_DUTYFF,
	PMIC_RG_VBUCK7_TON_TRIM_DUTYFF,
	PMIC_BUCK_ANA2_ELR_LEN,
	PMIC_RG_VBUCK4_ZC_TRIM,
	PMIC_RG_VBUCK4_CCOMP,
	PMIC_RG_VBUCK4_RAMP_SLP,
	PMIC_RG_VBUCK4_NLIM_TRIM,
	PMIC_RG_VBUCK4_TON_TRIM,
	PMIC_RG_VBUCK4_FB_D2,
	PMIC_RG_VBUCK4_PFM_PEAK,
	PMIC_RG_VBUCK4_SONIC_PFM_PEAK,
	PMIC_RG_VBUCK4_ECOT_TRIM,
	PMIC_RG_VBUCK4_CSNSLP_TRIM,
	PMIC_RG_VBUCK4_OC_D2P5,
	PMIC_RG_VBUCK4_CSPSLP_TRIM,
	PMIC_RG_VBUCK4_RSV_EFUSE,
	PMIC_RG_VBUCK4_DRIVER_SR_TRIM,
	PMIC_RG_VBUCK4_RAMPR_DIV,
	PMIC_RG_VBUCK4_RAMPC_DIV,
	PMIC_RG_VBUCK5_ZC_TRIM,
	PMIC_RG_VBUCK5_CCOMP,
	PMIC_RG_VBUCK5_RAMP_SLP,
	PMIC_RG_VBUCK5_NLIM_TRIM,
	PMIC_RG_VBUCK5_TON_TRIM,
	PMIC_RG_VBUCK5_FB_D2,
	PMIC_RG_VBUCK5_PFM_PEAK,
	PMIC_RG_VBUCK5_SONIC_PFM_PEAK,
	PMIC_RG_VBUCK5_ECOT_TRIM,
	PMIC_RG_VBUCK5_CSNSLP_TRIM,
	PMIC_RG_VBUCK5_OC_D2P5,
	PMIC_RG_VBUCK5_CSPSLP_TRIM,
	PMIC_RG_VBUCK5_RSV_EFUSE,
	PMIC_RG_VBUCK5_DRIVER_SR_TRIM,
	PMIC_RG_VBUCK5_RAMPR_DIV,
	PMIC_RG_VBUCK5_RAMPC_DIV,
	PMIC_RG_VBUCK6_ZC_TRIM,
	PMIC_RG_VBUCK6_CCOMP,
	PMIC_RG_VBUCK6_RAMP_SLP,
	PMIC_RG_VBUCK6_NLIM_TRIM,
	PMIC_RG_VBUCK6_TON_TRIM,
	PMIC_RG_VBUCK6_FB_D2,
	PMIC_RG_VBUCK6_PFM_PEAK,
	PMIC_RG_VBUCK6_SONIC_PFM_PEAK,
	PMIC_RG_VBUCK6_ECOT_TRIM,
	PMIC_RG_VBUCK6_CSNSLP_TRIM,
	PMIC_RG_VBUCK6_OC_D2P5,
	PMIC_RG_VBUCK6_CSPSLP_TRIM,
	PMIC_RG_VBUCK6_RSV_EFUSE,
	PMIC_RG_VBUCK6_DRIVER_SR_TRIM,
	PMIC_RG_VBUCK6_RAMPR_DIV,
	PMIC_RG_VBUCK6_RAMPC_DIV,
	PMIC_RG_VBUCK7_ZC_TRIM,
	PMIC_RG_VBUCK7_CCOMP,
	PMIC_RG_VBUCK7_RAMP_SLP,
	PMIC_RG_VBUCK7_NLIM_TRIM,
	PMIC_RG_VBUCK7_TON_TRIM,
	PMIC_RG_VBUCK7_FB_D2,
	PMIC_RG_VBUCK7_PFM_PEAK,
	PMIC_RG_VBUCK7_SONIC_PFM_PEAK,
	PMIC_RG_VBUCK7_ECOT_TRIM,
	PMIC_RG_VBUCK7_CSNSLP_TRIM,
	PMIC_RG_VBUCK7_OC_D2P5,
	PMIC_RG_VBUCK7_CSPSLP_TRIM,
	PMIC_RG_VBUCK7_RSV_EFUSE,
	PMIC_RG_VBUCK7_DRIVER_SR_TRIM,
	PMIC_RG_VBUCK7_RAMPR_DIV,
	PMIC_RG_VBUCK7_RAMPC_DIV,
	PMIC_RG_4PH_2_CONFIG1,
	PMIC_RG_4PH_2_CONFIG2,
	PMIC_RG_4PH_2_CONFIG3,
	PMIC_RG_VBUCK4_OC_D3P5,
	PMIC_RG_VBUCK5_OC_D3P5,
	PMIC_RG_VBUCK6_OC_D3P5,
	PMIC_RG_VBUCK7_OC_D3P5,
	PMIC_LDO_TOP_ANA_ID,
	PMIC_LDO_TOP_DIG_ID,
	PMIC_LDO_TOP_ANA_MINOR_REV,
	PMIC_LDO_TOP_ANA_MAJOR_REV,
	PMIC_LDO_TOP_DIG_MINOR_REV,
	PMIC_LDO_TOP_DIG_MAJOR_REV,
	PMIC_LDO_TOP_CBS,
	PMIC_LDO_TOP_BIX,
	PMIC_LDO_TOP_ESP,
	PMIC_LDO_TOP_FPI,
	PMIC_LDO_TOP_DXI,
	PMIC_LDO_TOP_CLK_OFFSET,
	PMIC_LDO_TOP_RST_OFFSET,
	PMIC_LDO_TOP_INT_OFFSET,
	PMIC_LDO_TOP_INT_LEN,
	PMIC_RG_LDO_32K_CK_PDN,
	PMIC_RG_LDO_INTRP_CK_PDN,
	PMIC_RG_LDO_1M_CK_PDN,
	PMIC_RG_LDO_26M_CK_PDN,
	PMIC_RG_LDO_32K_CK_PDN_HWEN,
	PMIC_RG_LDO_INTRP_CK_PDN_HWEN,
	PMIC_RG_LDO_1M_CK_PDN_HWEN,
	PMIC_RG_LDO_26M_CK_PDN_HWEN,
	PMIC_RG_LDO_DCM_MODE,
	PMIC_RG_LDO_VSRAM_CPUB_OSC_SEL_DIS,
	PMIC_RG_LDO_VSRAM_CPUM_OSC_SEL_DIS,
	PMIC_RG_LDO_VSRAM_CPUL_OSC_SEL_DIS,
	PMIC_RG_LDO_VSRAM_APU_OSC_SEL_DIS,
	PMIC_RG_LDO_VSRAM_DIGRF_OSC_SEL_DIS,
	PMIC_RG_LDO_VSRAM_MDFE_OSC_SEL_DIS,
	PMIC_RG_LDO_VSRAM_MODEM_OSC_SEL_DIS,
	PMIC_RG_LDO_VSRAM_MDFE_HWTRK_CK_SW_MODE,
	PMIC_RG_LDO_VSRAM_MDFE_HWTRK_CK_SW_EN,
	PMIC_RG_LDO_VSRAM_MODEM_HWTRK_CK_SW_MODE,
	PMIC_RG_LDO_VSRAM_MODEM_HWTRK_CK_SW_EN,
	PMIC_RG_INT_EN_VCN15_OC,
	PMIC_RG_INT_EN_VCN13_OC,
	PMIC_RG_INT_EN_VRF09_OC,
	PMIC_RG_INT_EN_VRF12_OC,
	PMIC_RG_INT_EN_VRF13_OC,
	PMIC_RG_INT_EN_VRF18_OC,
	PMIC_RG_INT_EN_VRFIO18_OC,
	PMIC_RG_INT_EN_VSRAM_DIGRF_OC,
	PMIC_LDO_INT_CON0_SET,
	PMIC_LDO_INT_CON0_CLR,
	PMIC_RG_INT_EN_VSRAM_MDFE_OC,
	PMIC_RG_INT_EN_VSRAM_MODEM_OC,
	PMIC_RG_INT_EN_VTREF18_OC,
	PMIC_RG_INT_EN_VSRAM_CPUB_OC,
	PMIC_RG_INT_EN_VSRAM_CPUM_OC,
	PMIC_RG_INT_EN_VSRAM_CPUL_OC,
	PMIC_RG_INT_EN_VSRAM_APU_OC,
	PMIC_RG_INT_EN_VAUX18_OC,
	PMIC_LDO_INT_CON1_SET,
	PMIC_LDO_INT_CON1_CLR,
	PMIC_RG_INT_EN_VEMC_OC,
	PMIC_RG_INT_EN_VUFS12_OC,
	PMIC_RG_INT_EN_VUFS18_OC,
	PMIC_RG_INT_EN_VIO18_OC,
	PMIC_RG_INT_EN_VIO075_OC,
	PMIC_RG_INT_EN_VA12_1_OC,
	PMIC_RG_INT_EN_VA12_2_OC,
	PMIC_RG_INT_EN_VA15_OC,
	PMIC_LDO_INT_CON2_SET,
	PMIC_LDO_INT_CON2_CLR,
	PMIC_RG_INT_EN_VM18_OC,
	PMIC_LDO_INT_CON3_SET,
	PMIC_LDO_INT_CON3_CLR,
	PMIC_RG_INT_MASK_VCN15_OC,
	PMIC_RG_INT_MASK_VCN13_OC,
	PMIC_RG_INT_MASK_VRF09_OC,
	PMIC_RG_INT_MASK_VRF12_OC,
	PMIC_RG_INT_MASK_VRF13_OC,
	PMIC_RG_INT_MASK_VRF18_OC,
	PMIC_RG_INT_MASK_VRFIO18_OC,
	PMIC_RG_INT_MASK_VSRAM_DIGRF_OC,
	PMIC_LDO_INT_MASK_CON0_SET,
	PMIC_LDO_INT_MASK_CON0_CLR,
	PMIC_RG_INT_MASK_VSRAM_MDFE_OC,
	PMIC_RG_INT_MASK_VSRAM_MODEM_OC,
	PMIC_RG_INT_MASK_VTREF18_OC,
	PMIC_RG_INT_MASK_VSRAM_CPUB_OC,
	PMIC_RG_INT_MASK_VSRAM_CPUM_OC,
	PMIC_RG_INT_MASK_VSRAM_CPUL_OC,
	PMIC_RG_INT_MASK_VSRAM_APU_OC,
	PMIC_RG_INT_MASK_VAUX18_OC,
	PMIC_LDO_INT_MASK_CON1_SET,
	PMIC_LDO_INT_MASK_CON1_CLR,
	PMIC_RG_INT_MASK_VEMC_OC,
	PMIC_RG_INT_MASK_VUFS12_OC,
	PMIC_RG_INT_MASK_VUFS18_OC,
	PMIC_RG_INT_MASK_VIO18_OC,
	PMIC_RG_INT_MASK_VIO075_OC,
	PMIC_RG_INT_MASK_VA12_1_OC,
	PMIC_RG_INT_MASK_VA12_2_OC,
	PMIC_RG_INT_MASK_VA15_OC,
	PMIC_LDO_INT_MASK_CON2_SET,
	PMIC_LDO_INT_MASK_CON2_CLR,
	PMIC_RG_INT_MASK_VM18_OC,
	PMIC_LDO_INT_MASK_CON3_SET,
	PMIC_LDO_INT_MASK_CON3_CLR,
	PMIC_RG_INT_STATUS_VCN15_OC,
	PMIC_RG_INT_STATUS_VCN13_OC,
	PMIC_RG_INT_STATUS_VRF09_OC,
	PMIC_RG_INT_STATUS_VRF12_OC,
	PMIC_RG_INT_STATUS_VRF13_OC,
	PMIC_RG_INT_STATUS_VRF18_OC,
	PMIC_RG_INT_STATUS_VRFIO18_OC,
	PMIC_RG_INT_STATUS_VSRAM_DIGRF_OC,
	PMIC_RG_INT_STATUS_VSRAM_MDFE_OC,
	PMIC_RG_INT_STATUS_VSRAM_MODEM_OC,
	PMIC_RG_INT_STATUS_VTREF18_OC,
	PMIC_RG_INT_STATUS_VSRAM_CPUB_OC,
	PMIC_RG_INT_STATUS_VSRAM_CPUM_OC,
	PMIC_RG_INT_STATUS_VSRAM_CPUL_OC,
	PMIC_RG_INT_STATUS_VSRAM_APU_OC,
	PMIC_RG_INT_STATUS_VAUX18_OC,
	PMIC_RG_INT_STATUS_VEMC_OC,
	PMIC_RG_INT_STATUS_VUFS12_OC,
	PMIC_RG_INT_STATUS_VUFS18_OC,
	PMIC_RG_INT_STATUS_VIO18_OC,
	PMIC_RG_INT_STATUS_VIO075_OC,
	PMIC_RG_INT_STATUS_VA12_1_OC,
	PMIC_RG_INT_STATUS_VA12_2_OC,
	PMIC_RG_INT_STATUS_VA15_OC,
	PMIC_RG_INT_STATUS_VM18_OC,
	PMIC_RG_INT_RAW_STATUS_VCN15_OC,
	PMIC_RG_INT_RAW_STATUS_VCN13_OC,
	PMIC_RG_INT_RAW_STATUS_VRF09_OC,
	PMIC_RG_INT_RAW_STATUS_VRF12_OC,
	PMIC_RG_INT_RAW_STATUS_VRF13_OC,
	PMIC_RG_INT_RAW_STATUS_VRF18_OC,
	PMIC_RG_INT_RAW_STATUS_VRFIO18_OC,
	PMIC_RG_INT_RAW_STATUS_VSRAM_DIGRF_OC,
	PMIC_RG_INT_RAW_STATUS_VSRAM_MDFE_OC,
	PMIC_RG_INT_RAW_STATUS_VSRAM_MODEM_OC,
	PMIC_RG_INT_RAW_STATUS_VTREF18_OC,
	PMIC_RG_INT_RAW_STATUS_VSRAM_CPUB_OC,
	PMIC_RG_INT_RAW_STATUS_VSRAM_CPUM_OC,
	PMIC_RG_INT_RAW_STATUS_VSRAM_CPUL_OC,
	PMIC_RG_INT_RAW_STATUS_VSRAM_APU_OC,
	PMIC_RG_INT_RAW_STATUS_VAUX18_OC,
	PMIC_RG_INT_RAW_STATUS_VEMC_OC,
	PMIC_RG_INT_RAW_STATUS_VUFS12_OC,
	PMIC_RG_INT_RAW_STATUS_VUFS18_OC,
	PMIC_RG_INT_RAW_STATUS_VIO18_OC,
	PMIC_RG_INT_RAW_STATUS_VIO075_OC,
	PMIC_RG_INT_RAW_STATUS_VA12_1_OC,
	PMIC_RG_INT_RAW_STATUS_VA12_2_OC,
	PMIC_RG_INT_RAW_STATUS_VA15_OC,
	PMIC_RG_INT_RAW_STATUS_VM18_OC,
	PMIC_RG_LDO_MON_FLAG_SEL,
	PMIC_RG_LDO_INT_FLAG_EN,
	PMIC_RG_LDO_MON_GRP_SEL,
	PMIC_RG_LDO_WDT_MODE,
	PMIC_RG_LDO_DUMMY_LOAD_GATED_DIS,
	PMIC_RG_LDO_LP_PROT_DISABLE,
	PMIC_RG_LDO_SLEEP_CTRL_MODE,
	PMIC_RG_LDO_TOP_RSV1,
	PMIC_RG_LDO_TOP_RSV0,
	PMIC_RG_VAUX18_OFF_ACKTIME_SEL,
	PMIC_RG_VAUX18_LP_ACKTIME_SEL,
	PMIC_RG_VTREF18_OFF_ACKTIME_SEL,
	PMIC_RG_VTREF18_LP_ACKTIME_SEL,
	PMIC_RG_LDO_TOP_RSV_BIT_0,
	PMIC_RG_LDO_TOP_RSV_BIT_1,
	PMIC_RG_LDO_HW_LP_CON_RSV,
	PMIC_RG_LDO_VIO075_LP_MODE,
	PMIC_RG_LDO_VIO075_LP_MODE_SEL,
	PMIC_RG_LDO_VSRAM_DIGRF_VOSEL_LIMIT_SEL,
	PMIC_RG_LDO_VSRAM_MDFE_VOSEL_LIMIT_SEL,
	PMIC_RG_LDO_VSRAM_MODEM_VOSEL_LIMIT_SEL,
	PMIC_RG_LDO_VSRAM_CPUB_VOSEL_LIMIT_SEL,
	PMIC_RG_LDO_VSRAM_CPUM_VOSEL_LIMIT_SEL,
	PMIC_RG_LDO_VSRAM_CPUL_VOSEL_LIMIT_SEL,
	PMIC_RG_LDO_VSRAM_APU_VOSEL_LIMIT_SEL,
	PMIC_RG_VRC_LDO_VSRAM_DIGRF_VOSEL,
	PMIC_RG_VRC_LDO_VSRAM_MDFE_VOSEL,
	PMIC_RG_VRC_LDO_VSRAM_MODEM_VOSEL,
	PMIC_RG_VCN13_VOSEL,
	PMIC_RG_VEMC_VOSEL_0,
	PMIC_RG_VEMC_VOSEL_1,
	PMIC_DA_VEMC_VOSEL,
	PMIC_DA_VEMC_VOCAL,
	PMIC_DA_VEMC_VOTRIM,
	PMIC_DA_VEMC_VO_F_TRIM,
	PMIC_LDO_TOP_ELR_LEN,
	PMIC_RG_LDO_VSRAM_CPUB_VOSEL,
	PMIC_RG_LDO_VSRAM_CPUM_VOSEL,
	PMIC_RG_LDO_VSRAM_CPUL_VOSEL,
	PMIC_RG_LDO_VSRAM_APU_VOSEL,
	PMIC_RG_LDO_VRF09_STBTD_1_ELR,
	PMIC_RG_LDO_VRF12_STBTD_1_ELR,
	PMIC_RG_LDO_VRF13_STBTD_1_ELR,
	PMIC_RG_LDO_VRF18_STBTD_1_ELR,
	PMIC_RG_LDO_VRFIO18_STBTD_1_ELR,
	PMIC_RG_LDO_VSRAM_DIGRF_STBTD_1_ELR,
	PMIC_RG_LDO_VSRAM_MDFE_STBTD_1_ELR,
	PMIC_RG_LDO_VSRAM_MODEM_STBTD_1_ELR,
	PMIC_RG_LDO_VSRAM_CPUB_STBTD_1_ELR,
	PMIC_RG_LDO_VSRAM_CPUM_STBTD_1_ELR,
	PMIC_RG_LDO_VSRAM_CPUL_STBTD_1_ELR,
	PMIC_RG_LDO_VSRAM_APU_STBTD_1_ELR,
	PMIC_RG_LDO_VAUX18_STBTD_1_ELR,
	PMIC_RG_LDO_VEMC_STBTD_1_ELR,
	PMIC_RG_LDO_VUFS12_STBTD_1_ELR,
	PMIC_RG_LDO_VUFS18_STBTD_1_ELR,
	PMIC_RG_LDO_VIO18_STBTD_1_ELR,
	PMIC_RG_LDO_VIO075_STBTD_1_ELR,
	PMIC_RG_LDO_VA12_1_STBTD_1_ELR,
	PMIC_RG_LDO_VA12_2_STBTD_1_ELR,
	PMIC_RG_LDO_VA15_STBTD_1_ELR,
	PMIC_RG_LDO_VM18_STBTD_1_ELR,
	PMIC_RG_VEMC_VO_F_TRIM_0,
	PMIC_RG_VEMC_VO_F_TRIM_1,
	PMIC_RG_VEMC_VOCAL_0,
	PMIC_RG_VEMC_VOTRIM_0,
	PMIC_RG_VEMC_VOCAL_1,
	PMIC_RG_VEMC_VOTRIM_1,
	PMIC_LDO_GNR0_ANA_ID,
	PMIC_LDO_GNR0_DIG_ID,
	PMIC_LDO_GNR0_ANA_MINOR_REV,
	PMIC_LDO_GNR0_ANA_MAJOR_REV,
	PMIC_LDO_GNR0_DIG_MINOR_REV,
	PMIC_LDO_GNR0_DIG_MAJOR_REV,
	PMIC_LDO_GNR0_DSN_CBS,
	PMIC_LDO_GNR0_DSN_BIX,
	PMIC_LDO_GNR0_DSN_ESP,
	PMIC_LDO_GNR0_DSN_FPI,
	PMIC_RG_LDO_VCN15_EN,
	PMIC_RG_LDO_VCN15_LP,
	PMIC_RG_LDO_VCN15_STBTD,
	PMIC_RG_LDO_VCN15_ULP,
	PMIC_RG_LDO_VCN15_ONLV_EN,
	PMIC_RG_LDO_VCN15_OCFB_EN,
	PMIC_RG_LDO_VCN15_OC_MODE,
	PMIC_RG_LDO_VCN15_OC_TSEL,
	PMIC_RG_LDO_VCN15_DUMMY_LOAD,
	PMIC_RG_LDO_VCN15_STB_26M_CKEN_EN,
	PMIC_RG_LDO_VCN15_CK_SW_MODE,
	PMIC_RG_LDO_VCN15_B_STB_FORCE,
	PMIC_RG_LDO_VCN15_L_STB_FORCE,
	PMIC_DA_VCN15_B_EN,
	PMIC_DA_VCN15_B_STB,
	PMIC_DA_VCN15_B_LP,
	PMIC_DA_VCN15_L_EN,
	PMIC_DA_VCN15_L_STB,
	PMIC_DA_VCN15_OCFB_EN,
	PMIC_DA_VCN15_DUMMY_LOAD,
	PMIC_RG_LDO_VCN15_RC0_OP_EN,
	PMIC_RG_LDO_VCN15_RC1_OP_EN,
	PMIC_RG_LDO_VCN15_RC2_OP_EN,
	PMIC_RG_LDO_VCN15_RC3_OP_EN,
	PMIC_RG_LDO_VCN15_RC4_OP_EN,
	PMIC_RG_LDO_VCN15_RC5_OP_EN,
	PMIC_RG_LDO_VCN15_RC6_OP_EN,
	PMIC_RG_LDO_VCN15_RC7_OP_EN,
	PMIC_RG_LDO_VCN15_RC8_OP_EN,
	PMIC_RG_LDO_VCN15_RC9_OP_EN,
	PMIC_RG_LDO_VCN15_RC10_OP_EN,
	PMIC_RG_LDO_VCN15_RC11_OP_EN,
	PMIC_RG_LDO_VCN15_RC12_OP_EN,
	PMIC_RG_LDO_VCN15_RC13_OP_EN,
	PMIC_RG_LDO_VCN15_HW0_OP_EN,
	PMIC_RG_LDO_VCN15_HW1_OP_EN,
	PMIC_RG_LDO_VCN15_HW2_OP_EN,
	PMIC_RG_LDO_VCN15_HW3_OP_EN,
	PMIC_RG_LDO_VCN15_HW4_OP_EN,
	PMIC_RG_LDO_VCN15_HW5_OP_EN,
	PMIC_RG_LDO_VCN15_HW6_OP_EN,
	PMIC_RG_LDO_VCN15_SW_OP_EN,
	PMIC_RG_LDO_VCN15_RC0_OP_CFG,
	PMIC_RG_LDO_VCN15_RC1_OP_CFG,
	PMIC_RG_LDO_VCN15_RC2_OP_CFG,
	PMIC_RG_LDO_VCN15_RC3_OP_CFG,
	PMIC_RG_LDO_VCN15_RC4_OP_CFG,
	PMIC_RG_LDO_VCN15_RC5_OP_CFG,
	PMIC_RG_LDO_VCN15_RC6_OP_CFG,
	PMIC_RG_LDO_VCN15_RC7_OP_CFG,
	PMIC_RG_LDO_VCN15_RC8_OP_CFG,
	PMIC_RG_LDO_VCN15_RC9_OP_CFG,
	PMIC_RG_LDO_VCN15_RC10_OP_CFG,
	PMIC_RG_LDO_VCN15_RC11_OP_CFG,
	PMIC_RG_LDO_VCN15_RC12_OP_CFG,
	PMIC_RG_LDO_VCN15_RC13_OP_CFG,
	PMIC_RG_LDO_VCN15_HW0_OP_CFG,
	PMIC_RG_LDO_VCN15_HW1_OP_CFG,
	PMIC_RG_LDO_VCN15_HW2_OP_CFG,
	PMIC_RG_LDO_VCN15_HW3_OP_CFG,
	PMIC_RG_LDO_VCN15_HW4_OP_CFG,
	PMIC_RG_LDO_VCN15_HW5_OP_CFG,
	PMIC_RG_LDO_VCN15_HW6_OP_CFG,
	PMIC_RG_LDO_VCN15_SW_OP_CFG,
	PMIC_RG_LDO_VCN15_RC0_OP_MODE,
	PMIC_RG_LDO_VCN15_RC1_OP_MODE,
	PMIC_RG_LDO_VCN15_RC2_OP_MODE,
	PMIC_RG_LDO_VCN15_RC3_OP_MODE,
	PMIC_RG_LDO_VCN15_RC4_OP_MODE,
	PMIC_RG_LDO_VCN15_RC5_OP_MODE,
	PMIC_RG_LDO_VCN15_RC6_OP_MODE,
	PMIC_RG_LDO_VCN15_RC7_OP_MODE,
	PMIC_RG_LDO_VCN15_RC8_OP_MODE,
	PMIC_RG_LDO_VCN15_RC9_OP_MODE,
	PMIC_RG_LDO_VCN15_RC10_OP_MODE,
	PMIC_RG_LDO_VCN15_RC11_OP_MODE,
	PMIC_RG_LDO_VCN15_RC12_OP_MODE,
	PMIC_RG_LDO_VCN15_RC13_OP_MODE,
	PMIC_RG_LDO_VCN15_HW0_OP_MODE,
	PMIC_RG_LDO_VCN15_HW1_OP_MODE,
	PMIC_RG_LDO_VCN15_HW2_OP_MODE,
	PMIC_RG_LDO_VCN15_HW3_OP_MODE,
	PMIC_RG_LDO_VCN15_HW4_OP_MODE,
	PMIC_RG_LDO_VCN15_HW5_OP_MODE,
	PMIC_RG_LDO_VCN15_HW6_OP_MODE,
	PMIC_RG_LDO_VRF09_EN,
	PMIC_RG_LDO_VRF09_LP,
	PMIC_RG_LDO_VRF09_STBTD,
	PMIC_RG_LDO_VRF09_ULP,
	PMIC_RG_LDO_VRF09_ONLV_EN,
	PMIC_RG_LDO_VRF09_OCFB_EN,
	PMIC_RG_LDO_VRF09_OC_MODE,
	PMIC_RG_LDO_VRF09_OC_TSEL,
	PMIC_RG_LDO_VRF09_DUMMY_LOAD,
	PMIC_RG_LDO_VRF09_STB_26M_CKEN_EN,
	PMIC_RG_LDO_VRF09_CK_SW_MODE,
	PMIC_RG_LDO_VRF09_B_STB_FORCE,
	PMIC_RG_LDO_VRF09_L_STB_FORCE,
	PMIC_DA_VRF09_B_EN,
	PMIC_DA_VRF09_B_STB,
	PMIC_DA_VRF09_B_LP,
	PMIC_DA_VRF09_L_EN,
	PMIC_DA_VRF09_L_STB,
	PMIC_DA_VRF09_OCFB_EN,
	PMIC_DA_VRF09_DUMMY_LOAD,
	PMIC_RG_LDO_VRF09_RC0_OP_EN,
	PMIC_RG_LDO_VRF09_RC1_OP_EN,
	PMIC_RG_LDO_VRF09_RC2_OP_EN,
	PMIC_RG_LDO_VRF09_RC3_OP_EN,
	PMIC_RG_LDO_VRF09_RC4_OP_EN,
	PMIC_RG_LDO_VRF09_RC5_OP_EN,
	PMIC_RG_LDO_VRF09_RC6_OP_EN,
	PMIC_RG_LDO_VRF09_RC7_OP_EN,
	PMIC_RG_LDO_VRF09_RC8_OP_EN,
	PMIC_RG_LDO_VRF09_RC9_OP_EN,
	PMIC_RG_LDO_VRF09_RC10_OP_EN,
	PMIC_RG_LDO_VRF09_RC11_OP_EN,
	PMIC_RG_LDO_VRF09_RC12_OP_EN,
	PMIC_RG_LDO_VRF09_RC13_OP_EN,
	PMIC_RG_LDO_VRF09_HW0_OP_EN,
	PMIC_RG_LDO_VRF09_HW1_OP_EN,
	PMIC_RG_LDO_VRF09_HW2_OP_EN,
	PMIC_RG_LDO_VRF09_HW3_OP_EN,
	PMIC_RG_LDO_VRF09_HW4_OP_EN,
	PMIC_RG_LDO_VRF09_HW5_OP_EN,
	PMIC_RG_LDO_VRF09_HW6_OP_EN,
	PMIC_RG_LDO_VRF09_SW_OP_EN,
	PMIC_RG_LDO_VRF09_RC0_OP_CFG,
	PMIC_RG_LDO_VRF09_RC1_OP_CFG,
	PMIC_RG_LDO_VRF09_RC2_OP_CFG,
	PMIC_RG_LDO_VRF09_RC3_OP_CFG,
	PMIC_RG_LDO_VRF09_RC4_OP_CFG,
	PMIC_RG_LDO_VRF09_RC5_OP_CFG,
	PMIC_RG_LDO_VRF09_RC6_OP_CFG,
	PMIC_RG_LDO_VRF09_RC7_OP_CFG,
	PMIC_RG_LDO_VRF09_RC8_OP_CFG,
	PMIC_RG_LDO_VRF09_RC9_OP_CFG,
	PMIC_RG_LDO_VRF09_RC10_OP_CFG,
	PMIC_RG_LDO_VRF09_RC11_OP_CFG,
	PMIC_RG_LDO_VRF09_RC12_OP_CFG,
	PMIC_RG_LDO_VRF09_RC13_OP_CFG,
	PMIC_RG_LDO_VRF09_HW0_OP_CFG,
	PMIC_RG_LDO_VRF09_HW1_OP_CFG,
	PMIC_RG_LDO_VRF09_HW2_OP_CFG,
	PMIC_RG_LDO_VRF09_HW3_OP_CFG,
	PMIC_RG_LDO_VRF09_HW4_OP_CFG,
	PMIC_RG_LDO_VRF09_HW5_OP_CFG,
	PMIC_RG_LDO_VRF09_HW6_OP_CFG,
	PMIC_RG_LDO_VRF09_SW_OP_CFG,
	PMIC_RG_LDO_VRF09_RC0_OP_MODE,
	PMIC_RG_LDO_VRF09_RC1_OP_MODE,
	PMIC_RG_LDO_VRF09_RC2_OP_MODE,
	PMIC_RG_LDO_VRF09_RC3_OP_MODE,
	PMIC_RG_LDO_VRF09_RC4_OP_MODE,
	PMIC_RG_LDO_VRF09_RC5_OP_MODE,
	PMIC_RG_LDO_VRF09_RC6_OP_MODE,
	PMIC_RG_LDO_VRF09_RC7_OP_MODE,
	PMIC_RG_LDO_VRF09_RC8_OP_MODE,
	PMIC_RG_LDO_VRF09_RC9_OP_MODE,
	PMIC_RG_LDO_VRF09_RC10_OP_MODE,
	PMIC_RG_LDO_VRF09_RC11_OP_MODE,
	PMIC_RG_LDO_VRF09_RC12_OP_MODE,
	PMIC_RG_LDO_VRF09_RC13_OP_MODE,
	PMIC_RG_LDO_VRF09_HW0_OP_MODE,
	PMIC_RG_LDO_VRF09_HW1_OP_MODE,
	PMIC_RG_LDO_VRF09_HW2_OP_MODE,
	PMIC_RG_LDO_VRF09_HW3_OP_MODE,
	PMIC_RG_LDO_VRF09_HW4_OP_MODE,
	PMIC_RG_LDO_VRF09_HW5_OP_MODE,
	PMIC_RG_LDO_VRF09_HW6_OP_MODE,
	PMIC_RG_LDO_VRF12_EN,
	PMIC_RG_LDO_VRF12_LP,
	PMIC_RG_LDO_VRF12_STBTD,
	PMIC_RG_LDO_VRF12_ULP,
	PMIC_RG_LDO_VRF12_ONLV_EN,
	PMIC_RG_LDO_VRF12_OCFB_EN,
	PMIC_RG_LDO_VRF12_OC_MODE,
	PMIC_RG_LDO_VRF12_OC_TSEL,
	PMIC_RG_LDO_VRF12_DUMMY_LOAD,
	PMIC_RG_LDO_VRF12_STB_26M_CKEN_EN,
	PMIC_RG_LDO_VRF12_CK_SW_MODE,
	PMIC_RG_LDO_VRF12_B_STB_FORCE,
	PMIC_RG_LDO_VRF12_L_STB_FORCE,
	PMIC_DA_VRF12_B_EN,
	PMIC_DA_VRF12_B_STB,
	PMIC_DA_VRF12_B_LP,
	PMIC_DA_VRF12_L_EN,
	PMIC_DA_VRF12_L_STB,
	PMIC_DA_VRF12_OCFB_EN,
	PMIC_DA_VRF12_DUMMY_LOAD,
	PMIC_RG_LDO_VRF12_RC0_OP_EN,
	PMIC_RG_LDO_VRF12_RC1_OP_EN,
	PMIC_RG_LDO_VRF12_RC2_OP_EN,
	PMIC_RG_LDO_VRF12_RC3_OP_EN,
	PMIC_RG_LDO_VRF12_RC4_OP_EN,
	PMIC_RG_LDO_VRF12_RC5_OP_EN,
	PMIC_RG_LDO_VRF12_RC6_OP_EN,
	PMIC_RG_LDO_VRF12_RC7_OP_EN,
	PMIC_RG_LDO_VRF12_RC8_OP_EN,
	PMIC_RG_LDO_VRF12_RC9_OP_EN,
	PMIC_RG_LDO_VRF12_RC10_OP_EN,
	PMIC_RG_LDO_VRF12_RC11_OP_EN,
	PMIC_RG_LDO_VRF12_RC12_OP_EN,
	PMIC_RG_LDO_VRF12_RC13_OP_EN,
	PMIC_RG_LDO_VRF12_HW0_OP_EN,
	PMIC_RG_LDO_VRF12_HW1_OP_EN,
	PMIC_RG_LDO_VRF12_HW2_OP_EN,
	PMIC_RG_LDO_VRF12_HW3_OP_EN,
	PMIC_RG_LDO_VRF12_HW4_OP_EN,
	PMIC_RG_LDO_VRF12_HW5_OP_EN,
	PMIC_RG_LDO_VRF12_HW6_OP_EN,
	PMIC_RG_LDO_VRF12_SW_OP_EN,
	PMIC_RG_LDO_VRF12_RC0_OP_CFG,
	PMIC_RG_LDO_VRF12_RC1_OP_CFG,
	PMIC_RG_LDO_VRF12_RC2_OP_CFG,
	PMIC_RG_LDO_VRF12_RC3_OP_CFG,
	PMIC_RG_LDO_VRF12_RC4_OP_CFG,
	PMIC_RG_LDO_VRF12_RC5_OP_CFG,
	PMIC_RG_LDO_VRF12_RC6_OP_CFG,
	PMIC_RG_LDO_VRF12_RC7_OP_CFG,
	PMIC_RG_LDO_VRF12_RC8_OP_CFG,
	PMIC_RG_LDO_VRF12_RC9_OP_CFG,
	PMIC_RG_LDO_VRF12_RC10_OP_CFG,
	PMIC_RG_LDO_VRF12_RC11_OP_CFG,
	PMIC_RG_LDO_VRF12_RC12_OP_CFG,
	PMIC_RG_LDO_VRF12_RC13_OP_CFG,
	PMIC_RG_LDO_VRF12_HW0_OP_CFG,
	PMIC_RG_LDO_VRF12_HW1_OP_CFG,
	PMIC_RG_LDO_VRF12_HW2_OP_CFG,
	PMIC_RG_LDO_VRF12_HW3_OP_CFG,
	PMIC_RG_LDO_VRF12_HW4_OP_CFG,
	PMIC_RG_LDO_VRF12_HW5_OP_CFG,
	PMIC_RG_LDO_VRF12_HW6_OP_CFG,
	PMIC_RG_LDO_VRF12_SW_OP_CFG,
	PMIC_RG_LDO_VRF12_RC0_OP_MODE,
	PMIC_RG_LDO_VRF12_RC1_OP_MODE,
	PMIC_RG_LDO_VRF12_RC2_OP_MODE,
	PMIC_RG_LDO_VRF12_RC3_OP_MODE,
	PMIC_RG_LDO_VRF12_RC4_OP_MODE,
	PMIC_RG_LDO_VRF12_RC5_OP_MODE,
	PMIC_RG_LDO_VRF12_RC6_OP_MODE,
	PMIC_RG_LDO_VRF12_RC7_OP_MODE,
	PMIC_RG_LDO_VRF12_RC8_OP_MODE,
	PMIC_RG_LDO_VRF12_RC9_OP_MODE,
	PMIC_RG_LDO_VRF12_RC10_OP_MODE,
	PMIC_RG_LDO_VRF12_RC11_OP_MODE,
	PMIC_RG_LDO_VRF12_RC12_OP_MODE,
	PMIC_RG_LDO_VRF12_RC13_OP_MODE,
	PMIC_RG_LDO_VRF12_HW0_OP_MODE,
	PMIC_RG_LDO_VRF12_HW1_OP_MODE,
	PMIC_RG_LDO_VRF12_HW2_OP_MODE,
	PMIC_RG_LDO_VRF12_HW3_OP_MODE,
	PMIC_RG_LDO_VRF12_HW4_OP_MODE,
	PMIC_RG_LDO_VRF12_HW5_OP_MODE,
	PMIC_RG_LDO_VRF12_HW6_OP_MODE,
	PMIC_RG_LDO_VRF13_EN,
	PMIC_RG_LDO_VRF13_LP,
	PMIC_RG_LDO_VRF13_STBTD,
	PMIC_RG_LDO_VRF13_ULP,
	PMIC_RG_LDO_VRF13_ONLV_EN,
	PMIC_RG_LDO_VRF13_OCFB_EN,
	PMIC_RG_LDO_VRF13_OC_MODE,
	PMIC_RG_LDO_VRF13_OC_TSEL,
	PMIC_RG_LDO_VRF13_DUMMY_LOAD,
	PMIC_RG_LDO_VRF13_STB_26M_CKEN_EN,
	PMIC_RG_LDO_VRF13_CK_SW_MODE,
	PMIC_RG_LDO_VRF13_B_STB_FORCE,
	PMIC_RG_LDO_VRF13_L_STB_FORCE,
	PMIC_DA_VRF13_B_EN,
	PMIC_DA_VRF13_B_STB,
	PMIC_DA_VRF13_B_LP,
	PMIC_DA_VRF13_L_EN,
	PMIC_DA_VRF13_L_STB,
	PMIC_DA_VRF13_OCFB_EN,
	PMIC_DA_VRF13_DUMMY_LOAD,
	PMIC_RG_LDO_VRF13_RC0_OP_EN,
	PMIC_RG_LDO_VRF13_RC1_OP_EN,
	PMIC_RG_LDO_VRF13_RC2_OP_EN,
	PMIC_RG_LDO_VRF13_RC3_OP_EN,
	PMIC_RG_LDO_VRF13_RC4_OP_EN,
	PMIC_RG_LDO_VRF13_RC5_OP_EN,
	PMIC_RG_LDO_VRF13_RC6_OP_EN,
	PMIC_RG_LDO_VRF13_RC7_OP_EN,
	PMIC_RG_LDO_VRF13_RC8_OP_EN,
	PMIC_RG_LDO_VRF13_RC9_OP_EN,
	PMIC_RG_LDO_VRF13_RC10_OP_EN,
	PMIC_RG_LDO_VRF13_RC11_OP_EN,
	PMIC_RG_LDO_VRF13_RC12_OP_EN,
	PMIC_RG_LDO_VRF13_RC13_OP_EN,
	PMIC_RG_LDO_VRF13_HW0_OP_EN,
	PMIC_RG_LDO_VRF13_HW1_OP_EN,
	PMIC_RG_LDO_VRF13_HW2_OP_EN,
	PMIC_RG_LDO_VRF13_HW3_OP_EN,
	PMIC_RG_LDO_VRF13_HW4_OP_EN,
	PMIC_RG_LDO_VRF13_HW5_OP_EN,
	PMIC_RG_LDO_VRF13_HW6_OP_EN,
	PMIC_RG_LDO_VRF13_SW_OP_EN,
	PMIC_RG_LDO_VRF13_RC0_OP_CFG,
	PMIC_RG_LDO_VRF13_RC1_OP_CFG,
	PMIC_RG_LDO_VRF13_RC2_OP_CFG,
	PMIC_RG_LDO_VRF13_RC3_OP_CFG,
	PMIC_RG_LDO_VRF13_RC4_OP_CFG,
	PMIC_RG_LDO_VRF13_RC5_OP_CFG,
	PMIC_RG_LDO_VRF13_RC6_OP_CFG,
	PMIC_RG_LDO_VRF13_RC7_OP_CFG,
	PMIC_RG_LDO_VRF13_RC8_OP_CFG,
	PMIC_RG_LDO_VRF13_RC9_OP_CFG,
	PMIC_RG_LDO_VRF13_RC10_OP_CFG,
	PMIC_RG_LDO_VRF13_RC11_OP_CFG,
	PMIC_RG_LDO_VRF13_RC12_OP_CFG,
	PMIC_RG_LDO_VRF13_RC13_OP_CFG,
	PMIC_RG_LDO_VRF13_HW0_OP_CFG,
	PMIC_RG_LDO_VRF13_HW1_OP_CFG,
	PMIC_RG_LDO_VRF13_HW2_OP_CFG,
	PMIC_RG_LDO_VRF13_HW3_OP_CFG,
	PMIC_RG_LDO_VRF13_HW4_OP_CFG,
	PMIC_RG_LDO_VRF13_HW5_OP_CFG,
	PMIC_RG_LDO_VRF13_HW6_OP_CFG,
	PMIC_RG_LDO_VRF13_SW_OP_CFG,
	PMIC_RG_LDO_VRF13_RC0_OP_MODE,
	PMIC_RG_LDO_VRF13_RC1_OP_MODE,
	PMIC_RG_LDO_VRF13_RC2_OP_MODE,
	PMIC_RG_LDO_VRF13_RC3_OP_MODE,
	PMIC_RG_LDO_VRF13_RC4_OP_MODE,
	PMIC_RG_LDO_VRF13_RC5_OP_MODE,
	PMIC_RG_LDO_VRF13_RC6_OP_MODE,
	PMIC_RG_LDO_VRF13_RC7_OP_MODE,
	PMIC_RG_LDO_VRF13_RC8_OP_MODE,
	PMIC_RG_LDO_VRF13_RC9_OP_MODE,
	PMIC_RG_LDO_VRF13_RC10_OP_MODE,
	PMIC_RG_LDO_VRF13_RC11_OP_MODE,
	PMIC_RG_LDO_VRF13_RC12_OP_MODE,
	PMIC_RG_LDO_VRF13_RC13_OP_MODE,
	PMIC_RG_LDO_VRF13_HW0_OP_MODE,
	PMIC_RG_LDO_VRF13_HW1_OP_MODE,
	PMIC_RG_LDO_VRF13_HW2_OP_MODE,
	PMIC_RG_LDO_VRF13_HW3_OP_MODE,
	PMIC_RG_LDO_VRF13_HW4_OP_MODE,
	PMIC_RG_LDO_VRF13_HW5_OP_MODE,
	PMIC_RG_LDO_VRF13_HW6_OP_MODE,
	PMIC_RG_LDO_VRF18_EN,
	PMIC_RG_LDO_VRF18_LP,
	PMIC_RG_LDO_VRF18_STBTD,
	PMIC_RG_LDO_VRF18_ULP,
	PMIC_RG_LDO_VRF18_ONLV_EN,
	PMIC_RG_LDO_VRF18_OCFB_EN,
	PMIC_RG_LDO_VRF18_OC_MODE,
	PMIC_RG_LDO_VRF18_OC_TSEL,
	PMIC_RG_LDO_VRF18_DUMMY_LOAD,
	PMIC_RG_LDO_VRF18_STB_26M_CKEN_EN,
	PMIC_RG_LDO_VRF18_CK_SW_MODE,
	PMIC_RG_LDO_VRF18_B_STB_FORCE,
	PMIC_RG_LDO_VRF18_L_STB_FORCE,
	PMIC_DA_VRF18_B_EN,
	PMIC_DA_VRF18_B_STB,
	PMIC_DA_VRF18_B_LP,
	PMIC_DA_VRF18_L_EN,
	PMIC_DA_VRF18_L_STB,
	PMIC_DA_VRF18_OCFB_EN,
	PMIC_DA_VRF18_DUMMY_LOAD,
	PMIC_RG_LDO_VRF18_RC0_OP_EN,
	PMIC_RG_LDO_VRF18_RC1_OP_EN,
	PMIC_RG_LDO_VRF18_RC2_OP_EN,
	PMIC_RG_LDO_VRF18_RC3_OP_EN,
	PMIC_RG_LDO_VRF18_RC4_OP_EN,
	PMIC_RG_LDO_VRF18_RC5_OP_EN,
	PMIC_RG_LDO_VRF18_RC6_OP_EN,
	PMIC_RG_LDO_VRF18_RC7_OP_EN,
	PMIC_RG_LDO_VRF18_RC8_OP_EN,
	PMIC_RG_LDO_VRF18_RC9_OP_EN,
	PMIC_RG_LDO_VRF18_RC10_OP_EN,
	PMIC_RG_LDO_VRF18_RC11_OP_EN,
	PMIC_RG_LDO_VRF18_RC12_OP_EN,
	PMIC_RG_LDO_VRF18_RC13_OP_EN,
	PMIC_RG_LDO_VRF18_HW0_OP_EN,
	PMIC_RG_LDO_VRF18_HW1_OP_EN,
	PMIC_RG_LDO_VRF18_HW2_OP_EN,
	PMIC_RG_LDO_VRF18_HW3_OP_EN,
	PMIC_RG_LDO_VRF18_HW4_OP_EN,
	PMIC_RG_LDO_VRF18_HW5_OP_EN,
	PMIC_RG_LDO_VRF18_HW6_OP_EN,
	PMIC_RG_LDO_VRF18_SW_OP_EN,
	PMIC_RG_LDO_VRF18_RC0_OP_CFG,
	PMIC_RG_LDO_VRF18_RC1_OP_CFG,
	PMIC_RG_LDO_VRF18_RC2_OP_CFG,
	PMIC_RG_LDO_VRF18_RC3_OP_CFG,
	PMIC_RG_LDO_VRF18_RC4_OP_CFG,
	PMIC_RG_LDO_VRF18_RC5_OP_CFG,
	PMIC_RG_LDO_VRF18_RC6_OP_CFG,
	PMIC_RG_LDO_VRF18_RC7_OP_CFG,
	PMIC_RG_LDO_VRF18_RC8_OP_CFG,
	PMIC_RG_LDO_VRF18_RC9_OP_CFG,
	PMIC_RG_LDO_VRF18_RC10_OP_CFG,
	PMIC_RG_LDO_VRF18_RC11_OP_CFG,
	PMIC_RG_LDO_VRF18_RC12_OP_CFG,
	PMIC_RG_LDO_VRF18_RC13_OP_CFG,
	PMIC_RG_LDO_VRF18_HW0_OP_CFG,
	PMIC_RG_LDO_VRF18_HW1_OP_CFG,
	PMIC_RG_LDO_VRF18_HW2_OP_CFG,
	PMIC_RG_LDO_VRF18_HW3_OP_CFG,
	PMIC_RG_LDO_VRF18_HW4_OP_CFG,
	PMIC_RG_LDO_VRF18_HW5_OP_CFG,
	PMIC_RG_LDO_VRF18_HW6_OP_CFG,
	PMIC_RG_LDO_VRF18_SW_OP_CFG,
	PMIC_RG_LDO_VRF18_RC0_OP_MODE,
	PMIC_RG_LDO_VRF18_RC1_OP_MODE,
	PMIC_RG_LDO_VRF18_RC2_OP_MODE,
	PMIC_RG_LDO_VRF18_RC3_OP_MODE,
	PMIC_RG_LDO_VRF18_RC4_OP_MODE,
	PMIC_RG_LDO_VRF18_RC5_OP_MODE,
	PMIC_RG_LDO_VRF18_RC6_OP_MODE,
	PMIC_RG_LDO_VRF18_RC7_OP_MODE,
	PMIC_RG_LDO_VRF18_RC8_OP_MODE,
	PMIC_RG_LDO_VRF18_RC9_OP_MODE,
	PMIC_RG_LDO_VRF18_RC10_OP_MODE,
	PMIC_RG_LDO_VRF18_RC11_OP_MODE,
	PMIC_RG_LDO_VRF18_RC12_OP_MODE,
	PMIC_RG_LDO_VRF18_RC13_OP_MODE,
	PMIC_RG_LDO_VRF18_HW0_OP_MODE,
	PMIC_RG_LDO_VRF18_HW1_OP_MODE,
	PMIC_RG_LDO_VRF18_HW2_OP_MODE,
	PMIC_RG_LDO_VRF18_HW3_OP_MODE,
	PMIC_RG_LDO_VRF18_HW4_OP_MODE,
	PMIC_RG_LDO_VRF18_HW5_OP_MODE,
	PMIC_RG_LDO_VRF18_HW6_OP_MODE,
	PMIC_RG_LDO_VRFIO18_EN,
	PMIC_RG_LDO_VRFIO18_LP,
	PMIC_RG_LDO_VRFIO18_STBTD,
	PMIC_RG_LDO_VRFIO18_ULP,
	PMIC_RG_LDO_VRFIO18_ONLV_EN,
	PMIC_RG_LDO_VRFIO18_OCFB_EN,
	PMIC_RG_LDO_VRFIO18_OC_MODE,
	PMIC_RG_LDO_VRFIO18_OC_TSEL,
	PMIC_RG_LDO_VRFIO18_DUMMY_LOAD,
	PMIC_RG_LDO_VRFIO18_STB_26M_CKEN_EN,
	PMIC_RG_LDO_VRFIO18_CK_SW_MODE,
	PMIC_RG_LDO_VRFIO18_B_STB_FORCE,
	PMIC_RG_LDO_VRFIO18_L_STB_FORCE,
	PMIC_DA_VRFIO18_B_EN,
	PMIC_DA_VRFIO18_B_STB,
	PMIC_DA_VRFIO18_B_LP,
	PMIC_DA_VRFIO18_L_EN,
	PMIC_DA_VRFIO18_L_STB,
	PMIC_DA_VRFIO18_OCFB_EN,
	PMIC_DA_VRFIO18_DUMMY_LOAD,
	PMIC_RG_LDO_VRFIO18_RC0_OP_EN,
	PMIC_RG_LDO_VRFIO18_RC1_OP_EN,
	PMIC_RG_LDO_VRFIO18_RC2_OP_EN,
	PMIC_RG_LDO_VRFIO18_RC3_OP_EN,
	PMIC_RG_LDO_VRFIO18_RC4_OP_EN,
	PMIC_RG_LDO_VRFIO18_RC5_OP_EN,
	PMIC_RG_LDO_VRFIO18_RC6_OP_EN,
	PMIC_RG_LDO_VRFIO18_RC7_OP_EN,
	PMIC_RG_LDO_VRFIO18_RC8_OP_EN,
	PMIC_RG_LDO_VRFIO18_RC9_OP_EN,
	PMIC_RG_LDO_VRFIO18_RC10_OP_EN,
	PMIC_RG_LDO_VRFIO18_RC11_OP_EN,
	PMIC_RG_LDO_VRFIO18_RC12_OP_EN,
	PMIC_RG_LDO_VRFIO18_RC13_OP_EN,
	PMIC_RG_LDO_VRFIO18_HW0_OP_EN,
	PMIC_RG_LDO_VRFIO18_HW1_OP_EN,
	PMIC_RG_LDO_VRFIO18_HW2_OP_EN,
	PMIC_RG_LDO_VRFIO18_HW3_OP_EN,
	PMIC_RG_LDO_VRFIO18_HW4_OP_EN,
	PMIC_RG_LDO_VRFIO18_HW5_OP_EN,
	PMIC_RG_LDO_VRFIO18_HW6_OP_EN,
	PMIC_RG_LDO_VRFIO18_SW_OP_EN,
	PMIC_RG_LDO_VRFIO18_RC0_OP_CFG,
	PMIC_RG_LDO_VRFIO18_RC1_OP_CFG,
	PMIC_RG_LDO_VRFIO18_RC2_OP_CFG,
	PMIC_RG_LDO_VRFIO18_RC3_OP_CFG,
	PMIC_RG_LDO_VRFIO18_RC4_OP_CFG,
	PMIC_RG_LDO_VRFIO18_RC5_OP_CFG,
	PMIC_RG_LDO_VRFIO18_RC6_OP_CFG,
	PMIC_RG_LDO_VRFIO18_RC7_OP_CFG,
	PMIC_RG_LDO_VRFIO18_RC8_OP_CFG,
	PMIC_RG_LDO_VRFIO18_RC9_OP_CFG,
	PMIC_RG_LDO_VRFIO18_RC10_OP_CFG,
	PMIC_RG_LDO_VRFIO18_RC11_OP_CFG,
	PMIC_RG_LDO_VRFIO18_RC12_OP_CFG,
	PMIC_RG_LDO_VRFIO18_RC13_OP_CFG,
	PMIC_RG_LDO_VRFIO18_HW0_OP_CFG,
	PMIC_RG_LDO_VRFIO18_HW1_OP_CFG,
	PMIC_RG_LDO_VRFIO18_HW2_OP_CFG,
	PMIC_RG_LDO_VRFIO18_HW3_OP_CFG,
	PMIC_RG_LDO_VRFIO18_HW4_OP_CFG,
	PMIC_RG_LDO_VRFIO18_HW5_OP_CFG,
	PMIC_RG_LDO_VRFIO18_HW6_OP_CFG,
	PMIC_RG_LDO_VRFIO18_SW_OP_CFG,
	PMIC_RG_LDO_VRFIO18_RC0_OP_MODE,
	PMIC_RG_LDO_VRFIO18_RC1_OP_MODE,
	PMIC_RG_LDO_VRFIO18_RC2_OP_MODE,
	PMIC_RG_LDO_VRFIO18_RC3_OP_MODE,
	PMIC_RG_LDO_VRFIO18_RC4_OP_MODE,
	PMIC_RG_LDO_VRFIO18_RC5_OP_MODE,
	PMIC_RG_LDO_VRFIO18_RC6_OP_MODE,
	PMIC_RG_LDO_VRFIO18_RC7_OP_MODE,
	PMIC_RG_LDO_VRFIO18_RC8_OP_MODE,
	PMIC_RG_LDO_VRFIO18_RC9_OP_MODE,
	PMIC_RG_LDO_VRFIO18_RC10_OP_MODE,
	PMIC_RG_LDO_VRFIO18_RC11_OP_MODE,
	PMIC_RG_LDO_VRFIO18_RC12_OP_MODE,
	PMIC_RG_LDO_VRFIO18_RC13_OP_MODE,
	PMIC_RG_LDO_VRFIO18_HW0_OP_MODE,
	PMIC_RG_LDO_VRFIO18_HW1_OP_MODE,
	PMIC_RG_LDO_VRFIO18_HW2_OP_MODE,
	PMIC_RG_LDO_VRFIO18_HW3_OP_MODE,
	PMIC_RG_LDO_VRFIO18_HW4_OP_MODE,
	PMIC_RG_LDO_VRFIO18_HW5_OP_MODE,
	PMIC_RG_LDO_VRFIO18_HW6_OP_MODE,
	PMIC_LDO_GNR1_ANA_ID,
	PMIC_LDO_GNR1_DIG_ID,
	PMIC_LDO_GNR1_ANA_MINOR_REV,
	PMIC_LDO_GNR1_ANA_MAJOR_REV,
	PMIC_LDO_GNR1_DIG_MINOR_REV,
	PMIC_LDO_GNR1_DIG_MAJOR_REV,
	PMIC_LDO_GNR1_DSN_CBS,
	PMIC_LDO_GNR1_DSN_BIX,
	PMIC_LDO_GNR1_DSN_ESP,
	PMIC_LDO_GNR1_DSN_FPI,
	PMIC_RG_LDO_VTREF18_EN,
	PMIC_RG_LDO_VTREF18_LP,
	PMIC_RG_LDO_VTREF18_STBTD,
	PMIC_RG_LDO_VTREF18_ULP,
	PMIC_RG_LDO_VTREF18_ONLV_EN,
	PMIC_RG_LDO_VTREF18_OCFB_EN,
	PMIC_RG_LDO_VTREF18_OC_MODE,
	PMIC_RG_LDO_VTREF18_OC_TSEL,
	PMIC_RG_LDO_VTREF18_DUMMY_LOAD,
	PMIC_RG_LDO_VTREF18_STB_26M_CKEN_EN,
	PMIC_RG_LDO_VTREF18_CK_SW_MODE,
	PMIC_RG_LDO_VTREF18_B_STB_FORCE,
	PMIC_RG_LDO_VTREF18_L_STB_FORCE,
	PMIC_DA_VTREF18_B_EN,
	PMIC_DA_VTREF18_B_STB,
	PMIC_DA_VTREF18_B_LP,
	PMIC_DA_VTREF18_L_EN,
	PMIC_DA_VTREF18_L_STB,
	PMIC_DA_VTREF18_OCFB_EN,
	PMIC_DA_VTREF18_DUMMY_LOAD,
	PMIC_RG_LDO_VTREF18_RC0_OP_EN,
	PMIC_RG_LDO_VTREF18_RC1_OP_EN,
	PMIC_RG_LDO_VTREF18_RC2_OP_EN,
	PMIC_RG_LDO_VTREF18_RC3_OP_EN,
	PMIC_RG_LDO_VTREF18_RC4_OP_EN,
	PMIC_RG_LDO_VTREF18_RC5_OP_EN,
	PMIC_RG_LDO_VTREF18_RC6_OP_EN,
	PMIC_RG_LDO_VTREF18_RC7_OP_EN,
	PMIC_RG_LDO_VTREF18_RC8_OP_EN,
	PMIC_RG_LDO_VTREF18_RC9_OP_EN,
	PMIC_RG_LDO_VTREF18_RC10_OP_EN,
	PMIC_RG_LDO_VTREF18_RC11_OP_EN,
	PMIC_RG_LDO_VTREF18_RC12_OP_EN,
	PMIC_RG_LDO_VTREF18_RC13_OP_EN,
	PMIC_RG_LDO_VTREF18_HW0_OP_EN,
	PMIC_RG_LDO_VTREF18_HW1_OP_EN,
	PMIC_RG_LDO_VTREF18_HW2_OP_EN,
	PMIC_RG_LDO_VTREF18_HW3_OP_EN,
	PMIC_RG_LDO_VTREF18_HW4_OP_EN,
	PMIC_RG_LDO_VTREF18_HW5_OP_EN,
	PMIC_RG_LDO_VTREF18_HW6_OP_EN,
	PMIC_RG_LDO_VTREF18_SW_OP_EN,
	PMIC_RG_LDO_VTREF18_RC0_OP_CFG,
	PMIC_RG_LDO_VTREF18_RC1_OP_CFG,
	PMIC_RG_LDO_VTREF18_RC2_OP_CFG,
	PMIC_RG_LDO_VTREF18_RC3_OP_CFG,
	PMIC_RG_LDO_VTREF18_RC4_OP_CFG,
	PMIC_RG_LDO_VTREF18_RC5_OP_CFG,
	PMIC_RG_LDO_VTREF18_RC6_OP_CFG,
	PMIC_RG_LDO_VTREF18_RC7_OP_CFG,
	PMIC_RG_LDO_VTREF18_RC8_OP_CFG,
	PMIC_RG_LDO_VTREF18_RC9_OP_CFG,
	PMIC_RG_LDO_VTREF18_RC10_OP_CFG,
	PMIC_RG_LDO_VTREF18_RC11_OP_CFG,
	PMIC_RG_LDO_VTREF18_RC12_OP_CFG,
	PMIC_RG_LDO_VTREF18_RC13_OP_CFG,
	PMIC_RG_LDO_VTREF18_HW0_OP_CFG,
	PMIC_RG_LDO_VTREF18_HW1_OP_CFG,
	PMIC_RG_LDO_VTREF18_HW2_OP_CFG,
	PMIC_RG_LDO_VTREF18_HW3_OP_CFG,
	PMIC_RG_LDO_VTREF18_HW4_OP_CFG,
	PMIC_RG_LDO_VTREF18_HW5_OP_CFG,
	PMIC_RG_LDO_VTREF18_HW6_OP_CFG,
	PMIC_RG_LDO_VTREF18_SW_OP_CFG,
	PMIC_RG_LDO_VTREF18_RC0_OP_MODE,
	PMIC_RG_LDO_VTREF18_RC1_OP_MODE,
	PMIC_RG_LDO_VTREF18_RC2_OP_MODE,
	PMIC_RG_LDO_VTREF18_RC3_OP_MODE,
	PMIC_RG_LDO_VTREF18_RC4_OP_MODE,
	PMIC_RG_LDO_VTREF18_RC5_OP_MODE,
	PMIC_RG_LDO_VTREF18_RC6_OP_MODE,
	PMIC_RG_LDO_VTREF18_RC7_OP_MODE,
	PMIC_RG_LDO_VTREF18_RC8_OP_MODE,
	PMIC_RG_LDO_VTREF18_RC9_OP_MODE,
	PMIC_RG_LDO_VTREF18_RC10_OP_MODE,
	PMIC_RG_LDO_VTREF18_RC11_OP_MODE,
	PMIC_RG_LDO_VTREF18_RC12_OP_MODE,
	PMIC_RG_LDO_VTREF18_RC13_OP_MODE,
	PMIC_RG_LDO_VTREF18_HW0_OP_MODE,
	PMIC_RG_LDO_VTREF18_HW1_OP_MODE,
	PMIC_RG_LDO_VTREF18_HW2_OP_MODE,
	PMIC_RG_LDO_VTREF18_HW3_OP_MODE,
	PMIC_RG_LDO_VTREF18_HW4_OP_MODE,
	PMIC_RG_LDO_VTREF18_HW5_OP_MODE,
	PMIC_RG_LDO_VTREF18_HW6_OP_MODE,
	PMIC_RG_LDO_VAUX18_EN,
	PMIC_RG_LDO_VAUX18_LP,
	PMIC_RG_LDO_VAUX18_STBTD,
	PMIC_RG_LDO_VAUX18_ULP,
	PMIC_RG_LDO_VAUX18_ONLV_EN,
	PMIC_RG_LDO_VAUX18_OCFB_EN,
	PMIC_RG_LDO_VAUX18_OC_MODE,
	PMIC_RG_LDO_VAUX18_OC_TSEL,
	PMIC_RG_LDO_VAUX18_DUMMY_LOAD,
	PMIC_RG_LDO_VAUX18_STB_26M_CKEN_EN,
	PMIC_RG_LDO_VAUX18_CK_SW_MODE,
	PMIC_RG_LDO_VAUX18_B_STB_FORCE,
	PMIC_RG_LDO_VAUX18_L_STB_FORCE,
	PMIC_DA_VAUX18_B_EN,
	PMIC_DA_VAUX18_B_STB,
	PMIC_DA_VAUX18_B_LP,
	PMIC_DA_VAUX18_L_EN,
	PMIC_DA_VAUX18_L_STB,
	PMIC_DA_VAUX18_OCFB_EN,
	PMIC_DA_VAUX18_DUMMY_LOAD,
	PMIC_RG_LDO_VAUX18_RC0_OP_EN,
	PMIC_RG_LDO_VAUX18_RC1_OP_EN,
	PMIC_RG_LDO_VAUX18_RC2_OP_EN,
	PMIC_RG_LDO_VAUX18_RC3_OP_EN,
	PMIC_RG_LDO_VAUX18_RC4_OP_EN,
	PMIC_RG_LDO_VAUX18_RC5_OP_EN,
	PMIC_RG_LDO_VAUX18_RC6_OP_EN,
	PMIC_RG_LDO_VAUX18_RC7_OP_EN,
	PMIC_RG_LDO_VAUX18_RC8_OP_EN,
	PMIC_RG_LDO_VAUX18_RC9_OP_EN,
	PMIC_RG_LDO_VAUX18_RC10_OP_EN,
	PMIC_RG_LDO_VAUX18_RC11_OP_EN,
	PMIC_RG_LDO_VAUX18_RC12_OP_EN,
	PMIC_RG_LDO_VAUX18_RC13_OP_EN,
	PMIC_RG_LDO_VAUX18_HW0_OP_EN,
	PMIC_RG_LDO_VAUX18_HW1_OP_EN,
	PMIC_RG_LDO_VAUX18_HW2_OP_EN,
	PMIC_RG_LDO_VAUX18_HW3_OP_EN,
	PMIC_RG_LDO_VAUX18_HW4_OP_EN,
	PMIC_RG_LDO_VAUX18_HW5_OP_EN,
	PMIC_RG_LDO_VAUX18_HW6_OP_EN,
	PMIC_RG_LDO_VAUX18_SW_OP_EN,
	PMIC_RG_LDO_VAUX18_RC0_OP_CFG,
	PMIC_RG_LDO_VAUX18_RC1_OP_CFG,
	PMIC_RG_LDO_VAUX18_RC2_OP_CFG,
	PMIC_RG_LDO_VAUX18_RC3_OP_CFG,
	PMIC_RG_LDO_VAUX18_RC4_OP_CFG,
	PMIC_RG_LDO_VAUX18_RC5_OP_CFG,
	PMIC_RG_LDO_VAUX18_RC6_OP_CFG,
	PMIC_RG_LDO_VAUX18_RC7_OP_CFG,
	PMIC_RG_LDO_VAUX18_RC8_OP_CFG,
	PMIC_RG_LDO_VAUX18_RC9_OP_CFG,
	PMIC_RG_LDO_VAUX18_RC10_OP_CFG,
	PMIC_RG_LDO_VAUX18_RC11_OP_CFG,
	PMIC_RG_LDO_VAUX18_RC12_OP_CFG,
	PMIC_RG_LDO_VAUX18_RC13_OP_CFG,
	PMIC_RG_LDO_VAUX18_HW0_OP_CFG,
	PMIC_RG_LDO_VAUX18_HW1_OP_CFG,
	PMIC_RG_LDO_VAUX18_HW2_OP_CFG,
	PMIC_RG_LDO_VAUX18_HW3_OP_CFG,
	PMIC_RG_LDO_VAUX18_HW4_OP_CFG,
	PMIC_RG_LDO_VAUX18_HW5_OP_CFG,
	PMIC_RG_LDO_VAUX18_HW6_OP_CFG,
	PMIC_RG_LDO_VAUX18_SW_OP_CFG,
	PMIC_RG_LDO_VAUX18_RC0_OP_MODE,
	PMIC_RG_LDO_VAUX18_RC1_OP_MODE,
	PMIC_RG_LDO_VAUX18_RC2_OP_MODE,
	PMIC_RG_LDO_VAUX18_RC3_OP_MODE,
	PMIC_RG_LDO_VAUX18_RC4_OP_MODE,
	PMIC_RG_LDO_VAUX18_RC5_OP_MODE,
	PMIC_RG_LDO_VAUX18_RC6_OP_MODE,
	PMIC_RG_LDO_VAUX18_RC7_OP_MODE,
	PMIC_RG_LDO_VAUX18_RC8_OP_MODE,
	PMIC_RG_LDO_VAUX18_RC9_OP_MODE,
	PMIC_RG_LDO_VAUX18_RC10_OP_MODE,
	PMIC_RG_LDO_VAUX18_RC11_OP_MODE,
	PMIC_RG_LDO_VAUX18_RC12_OP_MODE,
	PMIC_RG_LDO_VAUX18_RC13_OP_MODE,
	PMIC_RG_LDO_VAUX18_HW0_OP_MODE,
	PMIC_RG_LDO_VAUX18_HW1_OP_MODE,
	PMIC_RG_LDO_VAUX18_HW2_OP_MODE,
	PMIC_RG_LDO_VAUX18_HW3_OP_MODE,
	PMIC_RG_LDO_VAUX18_HW4_OP_MODE,
	PMIC_RG_LDO_VAUX18_HW5_OP_MODE,
	PMIC_RG_LDO_VAUX18_HW6_OP_MODE,
	PMIC_RG_LDO_VEMC_EN,
	PMIC_RG_LDO_VEMC_LP,
	PMIC_RG_LDO_VEMC_STBTD,
	PMIC_RG_LDO_VEMC_ULP,
	PMIC_RG_LDO_VEMC_ONLV_EN,
	PMIC_RG_LDO_VEMC_OCFB_EN,
	PMIC_RG_LDO_VEMC_OC_MODE,
	PMIC_RG_LDO_VEMC_OC_TSEL,
	PMIC_RG_LDO_VEMC_DUMMY_LOAD,
	PMIC_RG_LDO_VEMC_STB_26M_CKEN_EN,
	PMIC_RG_LDO_VEMC_CK_SW_MODE,
	PMIC_RG_LDO_VEMC_B_STB_FORCE,
	PMIC_RG_LDO_VEMC_L_STB_FORCE,
	PMIC_DA_VEMC_B_EN,
	PMIC_DA_VEMC_B_STB,
	PMIC_DA_VEMC_B_LP,
	PMIC_DA_VEMC_L_EN,
	PMIC_DA_VEMC_L_STB,
	PMIC_DA_VEMC_OCFB_EN,
	PMIC_DA_VEMC_DUMMY_LOAD,
	PMIC_RG_LDO_VEMC_RC0_OP_EN,
	PMIC_RG_LDO_VEMC_RC1_OP_EN,
	PMIC_RG_LDO_VEMC_RC2_OP_EN,
	PMIC_RG_LDO_VEMC_RC3_OP_EN,
	PMIC_RG_LDO_VEMC_RC4_OP_EN,
	PMIC_RG_LDO_VEMC_RC5_OP_EN,
	PMIC_RG_LDO_VEMC_RC6_OP_EN,
	PMIC_RG_LDO_VEMC_RC7_OP_EN,
	PMIC_RG_LDO_VEMC_RC8_OP_EN,
	PMIC_RG_LDO_VEMC_RC9_OP_EN,
	PMIC_RG_LDO_VEMC_RC10_OP_EN,
	PMIC_RG_LDO_VEMC_RC11_OP_EN,
	PMIC_RG_LDO_VEMC_RC12_OP_EN,
	PMIC_RG_LDO_VEMC_RC13_OP_EN,
	PMIC_RG_LDO_VEMC_HW0_OP_EN,
	PMIC_RG_LDO_VEMC_HW1_OP_EN,
	PMIC_RG_LDO_VEMC_HW2_OP_EN,
	PMIC_RG_LDO_VEMC_HW3_OP_EN,
	PMIC_RG_LDO_VEMC_HW4_OP_EN,
	PMIC_RG_LDO_VEMC_HW5_OP_EN,
	PMIC_RG_LDO_VEMC_HW6_OP_EN,
	PMIC_RG_LDO_VEMC_SW_OP_EN,
	PMIC_RG_LDO_VEMC_RC0_OP_CFG,
	PMIC_RG_LDO_VEMC_RC1_OP_CFG,
	PMIC_RG_LDO_VEMC_RC2_OP_CFG,
	PMIC_RG_LDO_VEMC_RC3_OP_CFG,
	PMIC_RG_LDO_VEMC_RC4_OP_CFG,
	PMIC_RG_LDO_VEMC_RC5_OP_CFG,
	PMIC_RG_LDO_VEMC_RC6_OP_CFG,
	PMIC_RG_LDO_VEMC_RC7_OP_CFG,
	PMIC_RG_LDO_VEMC_RC8_OP_CFG,
	PMIC_RG_LDO_VEMC_RC9_OP_CFG,
	PMIC_RG_LDO_VEMC_RC10_OP_CFG,
	PMIC_RG_LDO_VEMC_RC11_OP_CFG,
	PMIC_RG_LDO_VEMC_RC12_OP_CFG,
	PMIC_RG_LDO_VEMC_RC13_OP_CFG,
	PMIC_RG_LDO_VEMC_HW0_OP_CFG,
	PMIC_RG_LDO_VEMC_HW1_OP_CFG,
	PMIC_RG_LDO_VEMC_HW2_OP_CFG,
	PMIC_RG_LDO_VEMC_HW3_OP_CFG,
	PMIC_RG_LDO_VEMC_HW4_OP_CFG,
	PMIC_RG_LDO_VEMC_HW5_OP_CFG,
	PMIC_RG_LDO_VEMC_HW6_OP_CFG,
	PMIC_RG_LDO_VEMC_SW_OP_CFG,
	PMIC_RG_LDO_VEMC_RC0_OP_MODE,
	PMIC_RG_LDO_VEMC_RC1_OP_MODE,
	PMIC_RG_LDO_VEMC_RC2_OP_MODE,
	PMIC_RG_LDO_VEMC_RC3_OP_MODE,
	PMIC_RG_LDO_VEMC_RC4_OP_MODE,
	PMIC_RG_LDO_VEMC_RC5_OP_MODE,
	PMIC_RG_LDO_VEMC_RC6_OP_MODE,
	PMIC_RG_LDO_VEMC_RC7_OP_MODE,
	PMIC_RG_LDO_VEMC_RC8_OP_MODE,
	PMIC_RG_LDO_VEMC_RC9_OP_MODE,
	PMIC_RG_LDO_VEMC_RC10_OP_MODE,
	PMIC_RG_LDO_VEMC_RC11_OP_MODE,
	PMIC_RG_LDO_VEMC_RC12_OP_MODE,
	PMIC_RG_LDO_VEMC_RC13_OP_MODE,
	PMIC_RG_LDO_VEMC_HW0_OP_MODE,
	PMIC_RG_LDO_VEMC_HW1_OP_MODE,
	PMIC_RG_LDO_VEMC_HW2_OP_MODE,
	PMIC_RG_LDO_VEMC_HW3_OP_MODE,
	PMIC_RG_LDO_VEMC_HW4_OP_MODE,
	PMIC_RG_LDO_VEMC_HW5_OP_MODE,
	PMIC_RG_LDO_VEMC_HW6_OP_MODE,
	PMIC_RG_LDO_VUFS12_EN,
	PMIC_RG_LDO_VUFS12_LP,
	PMIC_RG_LDO_VUFS12_STBTD,
	PMIC_RG_LDO_VUFS12_ULP,
	PMIC_RG_LDO_VUFS12_ONLV_EN,
	PMIC_RG_LDO_VUFS12_OCFB_EN,
	PMIC_RG_LDO_VUFS12_OC_MODE,
	PMIC_RG_LDO_VUFS12_OC_TSEL,
	PMIC_RG_LDO_VUFS12_DUMMY_LOAD,
	PMIC_RG_LDO_VUFS12_STB_26M_CKEN_EN,
	PMIC_RG_LDO_VUFS12_CK_SW_MODE,
	PMIC_RG_LDO_VUFS12_B_STB_FORCE,
	PMIC_RG_LDO_VUFS12_L_STB_FORCE,
	PMIC_DA_VUFS12_B_EN,
	PMIC_DA_VUFS12_B_STB,
	PMIC_DA_VUFS12_B_LP,
	PMIC_DA_VUFS12_L_EN,
	PMIC_DA_VUFS12_L_STB,
	PMIC_DA_VUFS12_OCFB_EN,
	PMIC_DA_VUFS12_DUMMY_LOAD,
	PMIC_RG_LDO_VUFS12_RC0_OP_EN,
	PMIC_RG_LDO_VUFS12_RC1_OP_EN,
	PMIC_RG_LDO_VUFS12_RC2_OP_EN,
	PMIC_RG_LDO_VUFS12_RC3_OP_EN,
	PMIC_RG_LDO_VUFS12_RC4_OP_EN,
	PMIC_RG_LDO_VUFS12_RC5_OP_EN,
	PMIC_RG_LDO_VUFS12_RC6_OP_EN,
	PMIC_RG_LDO_VUFS12_RC7_OP_EN,
	PMIC_RG_LDO_VUFS12_RC8_OP_EN,
	PMIC_RG_LDO_VUFS12_RC9_OP_EN,
	PMIC_RG_LDO_VUFS12_RC10_OP_EN,
	PMIC_RG_LDO_VUFS12_RC11_OP_EN,
	PMIC_RG_LDO_VUFS12_RC12_OP_EN,
	PMIC_RG_LDO_VUFS12_RC13_OP_EN,
	PMIC_RG_LDO_VUFS12_HW0_OP_EN,
	PMIC_RG_LDO_VUFS12_HW1_OP_EN,
	PMIC_RG_LDO_VUFS12_HW2_OP_EN,
	PMIC_RG_LDO_VUFS12_HW3_OP_EN,
	PMIC_RG_LDO_VUFS12_HW4_OP_EN,
	PMIC_RG_LDO_VUFS12_HW5_OP_EN,
	PMIC_RG_LDO_VUFS12_HW6_OP_EN,
	PMIC_RG_LDO_VUFS12_SW_OP_EN,
	PMIC_RG_LDO_VUFS12_RC0_OP_CFG,
	PMIC_RG_LDO_VUFS12_RC1_OP_CFG,
	PMIC_RG_LDO_VUFS12_RC2_OP_CFG,
	PMIC_RG_LDO_VUFS12_RC3_OP_CFG,
	PMIC_RG_LDO_VUFS12_RC4_OP_CFG,
	PMIC_RG_LDO_VUFS12_RC5_OP_CFG,
	PMIC_RG_LDO_VUFS12_RC6_OP_CFG,
	PMIC_RG_LDO_VUFS12_RC7_OP_CFG,
	PMIC_RG_LDO_VUFS12_RC8_OP_CFG,
	PMIC_RG_LDO_VUFS12_RC9_OP_CFG,
	PMIC_RG_LDO_VUFS12_RC10_OP_CFG,
	PMIC_RG_LDO_VUFS12_RC11_OP_CFG,
	PMIC_RG_LDO_VUFS12_RC12_OP_CFG,
	PMIC_RG_LDO_VUFS12_RC13_OP_CFG,
	PMIC_RG_LDO_VUFS12_HW0_OP_CFG,
	PMIC_RG_LDO_VUFS12_HW1_OP_CFG,
	PMIC_RG_LDO_VUFS12_HW2_OP_CFG,
	PMIC_RG_LDO_VUFS12_HW3_OP_CFG,
	PMIC_RG_LDO_VUFS12_HW4_OP_CFG,
	PMIC_RG_LDO_VUFS12_HW5_OP_CFG,
	PMIC_RG_LDO_VUFS12_HW6_OP_CFG,
	PMIC_RG_LDO_VUFS12_SW_OP_CFG,
	PMIC_RG_LDO_VUFS12_RC0_OP_MODE,
	PMIC_RG_LDO_VUFS12_RC1_OP_MODE,
	PMIC_RG_LDO_VUFS12_RC2_OP_MODE,
	PMIC_RG_LDO_VUFS12_RC3_OP_MODE,
	PMIC_RG_LDO_VUFS12_RC4_OP_MODE,
	PMIC_RG_LDO_VUFS12_RC5_OP_MODE,
	PMIC_RG_LDO_VUFS12_RC6_OP_MODE,
	PMIC_RG_LDO_VUFS12_RC7_OP_MODE,
	PMIC_RG_LDO_VUFS12_RC8_OP_MODE,
	PMIC_RG_LDO_VUFS12_RC9_OP_MODE,
	PMIC_RG_LDO_VUFS12_RC10_OP_MODE,
	PMIC_RG_LDO_VUFS12_RC11_OP_MODE,
	PMIC_RG_LDO_VUFS12_RC12_OP_MODE,
	PMIC_RG_LDO_VUFS12_RC13_OP_MODE,
	PMIC_RG_LDO_VUFS12_HW0_OP_MODE,
	PMIC_RG_LDO_VUFS12_HW1_OP_MODE,
	PMIC_RG_LDO_VUFS12_HW2_OP_MODE,
	PMIC_RG_LDO_VUFS12_HW3_OP_MODE,
	PMIC_RG_LDO_VUFS12_HW4_OP_MODE,
	PMIC_RG_LDO_VUFS12_HW5_OP_MODE,
	PMIC_RG_LDO_VUFS12_HW6_OP_MODE,
	PMIC_RG_LDO_VUFS18_EN,
	PMIC_RG_LDO_VUFS18_LP,
	PMIC_RG_LDO_VUFS18_STBTD,
	PMIC_RG_LDO_VUFS18_ULP,
	PMIC_RG_LDO_VUFS18_ONLV_EN,
	PMIC_RG_LDO_VUFS18_OCFB_EN,
	PMIC_RG_LDO_VUFS18_OC_MODE,
	PMIC_RG_LDO_VUFS18_OC_TSEL,
	PMIC_RG_LDO_VUFS18_DUMMY_LOAD,
	PMIC_RG_LDO_VUFS18_STB_26M_CKEN_EN,
	PMIC_RG_LDO_VUFS18_CK_SW_MODE,
	PMIC_RG_LDO_VUFS18_B_STB_FORCE,
	PMIC_RG_LDO_VUFS18_L_STB_FORCE,
	PMIC_DA_VUFS18_B_EN,
	PMIC_DA_VUFS18_B_STB,
	PMIC_DA_VUFS18_B_LP,
	PMIC_DA_VUFS18_L_EN,
	PMIC_DA_VUFS18_L_STB,
	PMIC_DA_VUFS18_OCFB_EN,
	PMIC_DA_VUFS18_DUMMY_LOAD,
	PMIC_RG_LDO_VUFS18_RC0_OP_EN,
	PMIC_RG_LDO_VUFS18_RC1_OP_EN,
	PMIC_RG_LDO_VUFS18_RC2_OP_EN,
	PMIC_RG_LDO_VUFS18_RC3_OP_EN,
	PMIC_RG_LDO_VUFS18_RC4_OP_EN,
	PMIC_RG_LDO_VUFS18_RC5_OP_EN,
	PMIC_RG_LDO_VUFS18_RC6_OP_EN,
	PMIC_RG_LDO_VUFS18_RC7_OP_EN,
	PMIC_RG_LDO_VUFS18_RC8_OP_EN,
	PMIC_RG_LDO_VUFS18_RC9_OP_EN,
	PMIC_RG_LDO_VUFS18_RC10_OP_EN,
	PMIC_RG_LDO_VUFS18_RC11_OP_EN,
	PMIC_RG_LDO_VUFS18_RC12_OP_EN,
	PMIC_RG_LDO_VUFS18_RC13_OP_EN,
	PMIC_RG_LDO_VUFS18_HW0_OP_EN,
	PMIC_RG_LDO_VUFS18_HW1_OP_EN,
	PMIC_RG_LDO_VUFS18_HW2_OP_EN,
	PMIC_RG_LDO_VUFS18_HW3_OP_EN,
	PMIC_RG_LDO_VUFS18_HW4_OP_EN,
	PMIC_RG_LDO_VUFS18_HW5_OP_EN,
	PMIC_RG_LDO_VUFS18_HW6_OP_EN,
	PMIC_RG_LDO_VUFS18_SW_OP_EN,
	PMIC_RG_LDO_VUFS18_RC0_OP_CFG,
	PMIC_RG_LDO_VUFS18_RC1_OP_CFG,
	PMIC_RG_LDO_VUFS18_RC2_OP_CFG,
	PMIC_RG_LDO_VUFS18_RC3_OP_CFG,
	PMIC_RG_LDO_VUFS18_RC4_OP_CFG,
	PMIC_RG_LDO_VUFS18_RC5_OP_CFG,
	PMIC_RG_LDO_VUFS18_RC6_OP_CFG,
	PMIC_RG_LDO_VUFS18_RC7_OP_CFG,
	PMIC_RG_LDO_VUFS18_RC8_OP_CFG,
	PMIC_RG_LDO_VUFS18_RC9_OP_CFG,
	PMIC_RG_LDO_VUFS18_RC10_OP_CFG,
	PMIC_RG_LDO_VUFS18_RC11_OP_CFG,
	PMIC_RG_LDO_VUFS18_RC12_OP_CFG,
	PMIC_RG_LDO_VUFS18_RC13_OP_CFG,
	PMIC_RG_LDO_VUFS18_HW0_OP_CFG,
	PMIC_RG_LDO_VUFS18_HW1_OP_CFG,
	PMIC_RG_LDO_VUFS18_HW2_OP_CFG,
	PMIC_RG_LDO_VUFS18_HW3_OP_CFG,
	PMIC_RG_LDO_VUFS18_HW4_OP_CFG,
	PMIC_RG_LDO_VUFS18_HW5_OP_CFG,
	PMIC_RG_LDO_VUFS18_HW6_OP_CFG,
	PMIC_RG_LDO_VUFS18_SW_OP_CFG,
	PMIC_RG_LDO_VUFS18_RC0_OP_MODE,
	PMIC_RG_LDO_VUFS18_RC1_OP_MODE,
	PMIC_RG_LDO_VUFS18_RC2_OP_MODE,
	PMIC_RG_LDO_VUFS18_RC3_OP_MODE,
	PMIC_RG_LDO_VUFS18_RC4_OP_MODE,
	PMIC_RG_LDO_VUFS18_RC5_OP_MODE,
	PMIC_RG_LDO_VUFS18_RC6_OP_MODE,
	PMIC_RG_LDO_VUFS18_RC7_OP_MODE,
	PMIC_RG_LDO_VUFS18_RC8_OP_MODE,
	PMIC_RG_LDO_VUFS18_RC9_OP_MODE,
	PMIC_RG_LDO_VUFS18_RC10_OP_MODE,
	PMIC_RG_LDO_VUFS18_RC11_OP_MODE,
	PMIC_RG_LDO_VUFS18_RC12_OP_MODE,
	PMIC_RG_LDO_VUFS18_RC13_OP_MODE,
	PMIC_RG_LDO_VUFS18_HW0_OP_MODE,
	PMIC_RG_LDO_VUFS18_HW1_OP_MODE,
	PMIC_RG_LDO_VUFS18_HW2_OP_MODE,
	PMIC_RG_LDO_VUFS18_HW3_OP_MODE,
	PMIC_RG_LDO_VUFS18_HW4_OP_MODE,
	PMIC_RG_LDO_VUFS18_HW5_OP_MODE,
	PMIC_RG_LDO_VUFS18_HW6_OP_MODE,
	PMIC_RG_LDO_VIO18_EN,
	PMIC_RG_LDO_VIO18_LP,
	PMIC_RG_LDO_VIO18_STBTD,
	PMIC_RG_LDO_VIO18_ULP,
	PMIC_RG_LDO_VIO18_ONLV_EN,
	PMIC_RG_LDO_VIO18_OCFB_EN,
	PMIC_RG_LDO_VIO18_OC_MODE,
	PMIC_RG_LDO_VIO18_OC_TSEL,
	PMIC_RG_LDO_VIO18_DUMMY_LOAD,
	PMIC_RG_LDO_VIO18_STB_26M_CKEN_EN,
	PMIC_RG_LDO_VIO18_CK_SW_MODE,
	PMIC_RG_LDO_VIO18_B_STB_FORCE,
	PMIC_RG_LDO_VIO18_L_STB_FORCE,
	PMIC_DA_VIO18_B_EN,
	PMIC_DA_VIO18_B_STB,
	PMIC_DA_VIO18_B_LP,
	PMIC_DA_VIO18_L_EN,
	PMIC_DA_VIO18_L_STB,
	PMIC_DA_VIO18_OCFB_EN,
	PMIC_DA_VIO18_DUMMY_LOAD,
	PMIC_RG_LDO_VIO18_RC0_OP_EN,
	PMIC_RG_LDO_VIO18_RC1_OP_EN,
	PMIC_RG_LDO_VIO18_RC2_OP_EN,
	PMIC_RG_LDO_VIO18_RC3_OP_EN,
	PMIC_RG_LDO_VIO18_RC4_OP_EN,
	PMIC_RG_LDO_VIO18_RC5_OP_EN,
	PMIC_RG_LDO_VIO18_RC6_OP_EN,
	PMIC_RG_LDO_VIO18_RC7_OP_EN,
	PMIC_RG_LDO_VIO18_RC8_OP_EN,
	PMIC_RG_LDO_VIO18_RC9_OP_EN,
	PMIC_RG_LDO_VIO18_RC10_OP_EN,
	PMIC_RG_LDO_VIO18_RC11_OP_EN,
	PMIC_RG_LDO_VIO18_RC12_OP_EN,
	PMIC_RG_LDO_VIO18_RC13_OP_EN,
	PMIC_RG_LDO_VIO18_HW0_OP_EN,
	PMIC_RG_LDO_VIO18_HW1_OP_EN,
	PMIC_RG_LDO_VIO18_HW2_OP_EN,
	PMIC_RG_LDO_VIO18_HW3_OP_EN,
	PMIC_RG_LDO_VIO18_HW4_OP_EN,
	PMIC_RG_LDO_VIO18_HW5_OP_EN,
	PMIC_RG_LDO_VIO18_HW6_OP_EN,
	PMIC_RG_LDO_VIO18_SW_OP_EN,
	PMIC_RG_LDO_VIO18_RC0_OP_CFG,
	PMIC_RG_LDO_VIO18_RC1_OP_CFG,
	PMIC_RG_LDO_VIO18_RC2_OP_CFG,
	PMIC_RG_LDO_VIO18_RC3_OP_CFG,
	PMIC_RG_LDO_VIO18_RC4_OP_CFG,
	PMIC_RG_LDO_VIO18_RC5_OP_CFG,
	PMIC_RG_LDO_VIO18_RC6_OP_CFG,
	PMIC_RG_LDO_VIO18_RC7_OP_CFG,
	PMIC_RG_LDO_VIO18_RC8_OP_CFG,
	PMIC_RG_LDO_VIO18_RC9_OP_CFG,
	PMIC_RG_LDO_VIO18_RC10_OP_CFG,
	PMIC_RG_LDO_VIO18_RC11_OP_CFG,
	PMIC_RG_LDO_VIO18_RC12_OP_CFG,
	PMIC_RG_LDO_VIO18_RC13_OP_CFG,
	PMIC_RG_LDO_VIO18_HW0_OP_CFG,
	PMIC_RG_LDO_VIO18_HW1_OP_CFG,
	PMIC_RG_LDO_VIO18_HW2_OP_CFG,
	PMIC_RG_LDO_VIO18_HW3_OP_CFG,
	PMIC_RG_LDO_VIO18_HW4_OP_CFG,
	PMIC_RG_LDO_VIO18_HW5_OP_CFG,
	PMIC_RG_LDO_VIO18_HW6_OP_CFG,
	PMIC_RG_LDO_VIO18_SW_OP_CFG,
	PMIC_RG_LDO_VIO18_RC0_OP_MODE,
	PMIC_RG_LDO_VIO18_RC1_OP_MODE,
	PMIC_RG_LDO_VIO18_RC2_OP_MODE,
	PMIC_RG_LDO_VIO18_RC3_OP_MODE,
	PMIC_RG_LDO_VIO18_RC4_OP_MODE,
	PMIC_RG_LDO_VIO18_RC5_OP_MODE,
	PMIC_RG_LDO_VIO18_RC6_OP_MODE,
	PMIC_RG_LDO_VIO18_RC7_OP_MODE,
	PMIC_RG_LDO_VIO18_RC8_OP_MODE,
	PMIC_RG_LDO_VIO18_RC9_OP_MODE,
	PMIC_RG_LDO_VIO18_RC10_OP_MODE,
	PMIC_RG_LDO_VIO18_RC11_OP_MODE,
	PMIC_RG_LDO_VIO18_RC12_OP_MODE,
	PMIC_RG_LDO_VIO18_RC13_OP_MODE,
	PMIC_RG_LDO_VIO18_HW0_OP_MODE,
	PMIC_RG_LDO_VIO18_HW1_OP_MODE,
	PMIC_RG_LDO_VIO18_HW2_OP_MODE,
	PMIC_RG_LDO_VIO18_HW3_OP_MODE,
	PMIC_RG_LDO_VIO18_HW4_OP_MODE,
	PMIC_RG_LDO_VIO18_HW5_OP_MODE,
	PMIC_RG_LDO_VIO18_HW6_OP_MODE,
	PMIC_LDO_GNR2_ANA_ID,
	PMIC_LDO_GNR2_DIG_ID,
	PMIC_LDO_GNR2_ANA_MINOR_REV,
	PMIC_LDO_GNR2_ANA_MAJOR_REV,
	PMIC_LDO_GNR2_DIG_MINOR_REV,
	PMIC_LDO_GNR2_DIG_MAJOR_REV,
	PMIC_LDO_GNR2_DSN_CBS,
	PMIC_LDO_GNR2_DSN_BIX,
	PMIC_LDO_GNR2_DSN_ESP,
	PMIC_LDO_GNR2_DSN_FPI,
	PMIC_RG_LDO_VIO075_EN,
	PMIC_RG_LDO_VIO075_LP,
	PMIC_RG_LDO_VIO075_STBTD,
	PMIC_RG_LDO_VIO075_ULP,
	PMIC_RG_LDO_VIO075_ONLV_EN,
	PMIC_RG_LDO_VIO075_OCFB_EN,
	PMIC_RG_LDO_VIO075_OC_MODE,
	PMIC_RG_LDO_VIO075_OC_TSEL,
	PMIC_RG_LDO_VIO075_DUMMY_LOAD,
	PMIC_RG_LDO_VIO075_STB_26M_CKEN_EN,
	PMIC_RG_LDO_VIO075_CK_SW_MODE,
	PMIC_RG_LDO_VIO075_B_STB_FORCE,
	PMIC_RG_LDO_VIO075_L_STB_FORCE,
	PMIC_DA_VIO075_B_EN,
	PMIC_DA_VIO075_B_STB,
	PMIC_DA_VIO075_B_LP,
	PMIC_DA_VIO075_L_EN,
	PMIC_DA_VIO075_L_STB,
	PMIC_DA_VIO075_OCFB_EN,
	PMIC_DA_VIO075_DUMMY_LOAD,
	PMIC_RG_LDO_VIO075_RC0_OP_EN,
	PMIC_RG_LDO_VIO075_RC1_OP_EN,
	PMIC_RG_LDO_VIO075_RC2_OP_EN,
	PMIC_RG_LDO_VIO075_RC3_OP_EN,
	PMIC_RG_LDO_VIO075_RC4_OP_EN,
	PMIC_RG_LDO_VIO075_RC5_OP_EN,
	PMIC_RG_LDO_VIO075_RC6_OP_EN,
	PMIC_RG_LDO_VIO075_RC7_OP_EN,
	PMIC_RG_LDO_VIO075_RC8_OP_EN,
	PMIC_RG_LDO_VIO075_RC9_OP_EN,
	PMIC_RG_LDO_VIO075_RC10_OP_EN,
	PMIC_RG_LDO_VIO075_RC11_OP_EN,
	PMIC_RG_LDO_VIO075_RC12_OP_EN,
	PMIC_RG_LDO_VIO075_RC13_OP_EN,
	PMIC_RG_LDO_VIO075_HW0_OP_EN,
	PMIC_RG_LDO_VIO075_HW1_OP_EN,
	PMIC_RG_LDO_VIO075_HW2_OP_EN,
	PMIC_RG_LDO_VIO075_HW3_OP_EN,
	PMIC_RG_LDO_VIO075_HW4_OP_EN,
	PMIC_RG_LDO_VIO075_HW5_OP_EN,
	PMIC_RG_LDO_VIO075_HW6_OP_EN,
	PMIC_RG_LDO_VIO075_SW_OP_EN,
	PMIC_RG_LDO_VIO075_RC0_OP_CFG,
	PMIC_RG_LDO_VIO075_RC1_OP_CFG,
	PMIC_RG_LDO_VIO075_RC2_OP_CFG,
	PMIC_RG_LDO_VIO075_RC3_OP_CFG,
	PMIC_RG_LDO_VIO075_RC4_OP_CFG,
	PMIC_RG_LDO_VIO075_RC5_OP_CFG,
	PMIC_RG_LDO_VIO075_RC6_OP_CFG,
	PMIC_RG_LDO_VIO075_RC7_OP_CFG,
	PMIC_RG_LDO_VIO075_RC8_OP_CFG,
	PMIC_RG_LDO_VIO075_RC9_OP_CFG,
	PMIC_RG_LDO_VIO075_RC10_OP_CFG,
	PMIC_RG_LDO_VIO075_RC11_OP_CFG,
	PMIC_RG_LDO_VIO075_RC12_OP_CFG,
	PMIC_RG_LDO_VIO075_RC13_OP_CFG,
	PMIC_RG_LDO_VIO075_HW0_OP_CFG,
	PMIC_RG_LDO_VIO075_HW1_OP_CFG,
	PMIC_RG_LDO_VIO075_HW2_OP_CFG,
	PMIC_RG_LDO_VIO075_HW3_OP_CFG,
	PMIC_RG_LDO_VIO075_HW4_OP_CFG,
	PMIC_RG_LDO_VIO075_HW5_OP_CFG,
	PMIC_RG_LDO_VIO075_HW6_OP_CFG,
	PMIC_RG_LDO_VIO075_SW_OP_CFG,
	PMIC_RG_LDO_VIO075_RC0_OP_MODE,
	PMIC_RG_LDO_VIO075_RC1_OP_MODE,
	PMIC_RG_LDO_VIO075_RC2_OP_MODE,
	PMIC_RG_LDO_VIO075_RC3_OP_MODE,
	PMIC_RG_LDO_VIO075_RC4_OP_MODE,
	PMIC_RG_LDO_VIO075_RC5_OP_MODE,
	PMIC_RG_LDO_VIO075_RC6_OP_MODE,
	PMIC_RG_LDO_VIO075_RC7_OP_MODE,
	PMIC_RG_LDO_VIO075_RC8_OP_MODE,
	PMIC_RG_LDO_VIO075_RC9_OP_MODE,
	PMIC_RG_LDO_VIO075_RC10_OP_MODE,
	PMIC_RG_LDO_VIO075_RC11_OP_MODE,
	PMIC_RG_LDO_VIO075_RC12_OP_MODE,
	PMIC_RG_LDO_VIO075_RC13_OP_MODE,
	PMIC_RG_LDO_VIO075_HW0_OP_MODE,
	PMIC_RG_LDO_VIO075_HW1_OP_MODE,
	PMIC_RG_LDO_VIO075_HW2_OP_MODE,
	PMIC_RG_LDO_VIO075_HW3_OP_MODE,
	PMIC_RG_LDO_VIO075_HW4_OP_MODE,
	PMIC_RG_LDO_VIO075_HW5_OP_MODE,
	PMIC_RG_LDO_VIO075_HW6_OP_MODE,
	PMIC_RG_LDO_VA12_1_EN,
	PMIC_RG_LDO_VA12_1_LP,
	PMIC_RG_LDO_VA12_1_STBTD,
	PMIC_RG_LDO_VA12_1_ULP,
	PMIC_RG_LDO_VA12_1_ONLV_EN,
	PMIC_RG_LDO_VA12_1_OCFB_EN,
	PMIC_RG_LDO_VA12_1_OC_MODE,
	PMIC_RG_LDO_VA12_1_OC_TSEL,
	PMIC_RG_LDO_VA12_1_DUMMY_LOAD,
	PMIC_RG_LDO_VA12_1_STB_26M_CKEN_EN,
	PMIC_RG_LDO_VA12_1_CK_SW_MODE,
	PMIC_RG_LDO_VA12_1_B_STB_FORCE,
	PMIC_RG_LDO_VA12_1_L_STB_FORCE,
	PMIC_DA_VA12_1_B_EN,
	PMIC_DA_VA12_1_B_STB,
	PMIC_DA_VA12_1_B_LP,
	PMIC_DA_VA12_1_L_EN,
	PMIC_DA_VA12_1_L_STB,
	PMIC_DA_VA12_1_OCFB_EN,
	PMIC_DA_VA12_1_DUMMY_LOAD,
	PMIC_RG_LDO_VA12_1_RC0_OP_EN,
	PMIC_RG_LDO_VA12_1_RC1_OP_EN,
	PMIC_RG_LDO_VA12_1_RC2_OP_EN,
	PMIC_RG_LDO_VA12_1_RC3_OP_EN,
	PMIC_RG_LDO_VA12_1_RC4_OP_EN,
	PMIC_RG_LDO_VA12_1_RC5_OP_EN,
	PMIC_RG_LDO_VA12_1_RC6_OP_EN,
	PMIC_RG_LDO_VA12_1_RC7_OP_EN,
	PMIC_RG_LDO_VA12_1_RC8_OP_EN,
	PMIC_RG_LDO_VA12_1_RC9_OP_EN,
	PMIC_RG_LDO_VA12_1_RC10_OP_EN,
	PMIC_RG_LDO_VA12_1_RC11_OP_EN,
	PMIC_RG_LDO_VA12_1_RC12_OP_EN,
	PMIC_RG_LDO_VA12_1_RC13_OP_EN,
	PMIC_RG_LDO_VA12_1_HW0_OP_EN,
	PMIC_RG_LDO_VA12_1_HW1_OP_EN,
	PMIC_RG_LDO_VA12_1_HW2_OP_EN,
	PMIC_RG_LDO_VA12_1_HW3_OP_EN,
	PMIC_RG_LDO_VA12_1_HW4_OP_EN,
	PMIC_RG_LDO_VA12_1_HW5_OP_EN,
	PMIC_RG_LDO_VA12_1_HW6_OP_EN,
	PMIC_RG_LDO_VA12_1_SW_OP_EN,
	PMIC_RG_LDO_VA12_1_RC0_OP_CFG,
	PMIC_RG_LDO_VA12_1_RC1_OP_CFG,
	PMIC_RG_LDO_VA12_1_RC2_OP_CFG,
	PMIC_RG_LDO_VA12_1_RC3_OP_CFG,
	PMIC_RG_LDO_VA12_1_RC4_OP_CFG,
	PMIC_RG_LDO_VA12_1_RC5_OP_CFG,
	PMIC_RG_LDO_VA12_1_RC6_OP_CFG,
	PMIC_RG_LDO_VA12_1_RC7_OP_CFG,
	PMIC_RG_LDO_VA12_1_RC8_OP_CFG,
	PMIC_RG_LDO_VA12_1_RC9_OP_CFG,
	PMIC_RG_LDO_VA12_1_RC10_OP_CFG,
	PMIC_RG_LDO_VA12_1_RC11_OP_CFG,
	PMIC_RG_LDO_VA12_1_RC12_OP_CFG,
	PMIC_RG_LDO_VA12_1_RC13_OP_CFG,
	PMIC_RG_LDO_VA12_1_HW0_OP_CFG,
	PMIC_RG_LDO_VA12_1_HW1_OP_CFG,
	PMIC_RG_LDO_VA12_1_HW2_OP_CFG,
	PMIC_RG_LDO_VA12_1_HW3_OP_CFG,
	PMIC_RG_LDO_VA12_1_HW4_OP_CFG,
	PMIC_RG_LDO_VA12_1_HW5_OP_CFG,
	PMIC_RG_LDO_VA12_1_HW6_OP_CFG,
	PMIC_RG_LDO_VA12_1_SW_OP_CFG,
	PMIC_RG_LDO_VA12_1_RC0_OP_MODE,
	PMIC_RG_LDO_VA12_1_RC1_OP_MODE,
	PMIC_RG_LDO_VA12_1_RC2_OP_MODE,
	PMIC_RG_LDO_VA12_1_RC3_OP_MODE,
	PMIC_RG_LDO_VA12_1_RC4_OP_MODE,
	PMIC_RG_LDO_VA12_1_RC5_OP_MODE,
	PMIC_RG_LDO_VA12_1_RC6_OP_MODE,
	PMIC_RG_LDO_VA12_1_RC7_OP_MODE,
	PMIC_RG_LDO_VA12_1_RC8_OP_MODE,
	PMIC_RG_LDO_VA12_1_RC9_OP_MODE,
	PMIC_RG_LDO_VA12_1_RC10_OP_MODE,
	PMIC_RG_LDO_VA12_1_RC11_OP_MODE,
	PMIC_RG_LDO_VA12_1_RC12_OP_MODE,
	PMIC_RG_LDO_VA12_1_RC13_OP_MODE,
	PMIC_RG_LDO_VA12_1_HW0_OP_MODE,
	PMIC_RG_LDO_VA12_1_HW1_OP_MODE,
	PMIC_RG_LDO_VA12_1_HW2_OP_MODE,
	PMIC_RG_LDO_VA12_1_HW3_OP_MODE,
	PMIC_RG_LDO_VA12_1_HW4_OP_MODE,
	PMIC_RG_LDO_VA12_1_HW5_OP_MODE,
	PMIC_RG_LDO_VA12_1_HW6_OP_MODE,
	PMIC_RG_LDO_VA12_2_EN,
	PMIC_RG_LDO_VA12_2_LP,
	PMIC_RG_LDO_VA12_2_STBTD,
	PMIC_RG_LDO_VA12_2_ULP,
	PMIC_RG_LDO_VA12_2_ONLV_EN,
	PMIC_RG_LDO_VA12_2_OCFB_EN,
	PMIC_RG_LDO_VA12_2_OC_MODE,
	PMIC_RG_LDO_VA12_2_OC_TSEL,
	PMIC_RG_LDO_VA12_2_DUMMY_LOAD,
	PMIC_RG_LDO_VA12_2_STB_26M_CKEN_EN,
	PMIC_RG_LDO_VA12_2_CK_SW_MODE,
	PMIC_RG_LDO_VA12_2_B_STB_FORCE,
	PMIC_RG_LDO_VA12_2_L_STB_FORCE,
	PMIC_DA_VA12_2_B_EN,
	PMIC_DA_VA12_2_B_STB,
	PMIC_DA_VA12_2_B_LP,
	PMIC_DA_VA12_2_L_EN,
	PMIC_DA_VA12_2_L_STB,
	PMIC_DA_VA12_2_OCFB_EN,
	PMIC_DA_VA12_2_DUMMY_LOAD,
	PMIC_RG_LDO_VA12_2_RC0_OP_EN,
	PMIC_RG_LDO_VA12_2_RC1_OP_EN,
	PMIC_RG_LDO_VA12_2_RC2_OP_EN,
	PMIC_RG_LDO_VA12_2_RC3_OP_EN,
	PMIC_RG_LDO_VA12_2_RC4_OP_EN,
	PMIC_RG_LDO_VA12_2_RC5_OP_EN,
	PMIC_RG_LDO_VA12_2_RC6_OP_EN,
	PMIC_RG_LDO_VA12_2_RC7_OP_EN,
	PMIC_RG_LDO_VA12_2_RC8_OP_EN,
	PMIC_RG_LDO_VA12_2_RC9_OP_EN,
	PMIC_RG_LDO_VA12_2_RC10_OP_EN,
	PMIC_RG_LDO_VA12_2_RC11_OP_EN,
	PMIC_RG_LDO_VA12_2_RC12_OP_EN,
	PMIC_RG_LDO_VA12_2_RC13_OP_EN,
	PMIC_RG_LDO_VA12_2_HW0_OP_EN,
	PMIC_RG_LDO_VA12_2_HW1_OP_EN,
	PMIC_RG_LDO_VA12_2_HW2_OP_EN,
	PMIC_RG_LDO_VA12_2_HW3_OP_EN,
	PMIC_RG_LDO_VA12_2_HW4_OP_EN,
	PMIC_RG_LDO_VA12_2_HW5_OP_EN,
	PMIC_RG_LDO_VA12_2_HW6_OP_EN,
	PMIC_RG_LDO_VA12_2_SW_OP_EN,
	PMIC_RG_LDO_VA12_2_RC0_OP_CFG,
	PMIC_RG_LDO_VA12_2_RC1_OP_CFG,
	PMIC_RG_LDO_VA12_2_RC2_OP_CFG,
	PMIC_RG_LDO_VA12_2_RC3_OP_CFG,
	PMIC_RG_LDO_VA12_2_RC4_OP_CFG,
	PMIC_RG_LDO_VA12_2_RC5_OP_CFG,
	PMIC_RG_LDO_VA12_2_RC6_OP_CFG,
	PMIC_RG_LDO_VA12_2_RC7_OP_CFG,
	PMIC_RG_LDO_VA12_2_RC8_OP_CFG,
	PMIC_RG_LDO_VA12_2_RC9_OP_CFG,
	PMIC_RG_LDO_VA12_2_RC10_OP_CFG,
	PMIC_RG_LDO_VA12_2_RC11_OP_CFG,
	PMIC_RG_LDO_VA12_2_RC12_OP_CFG,
	PMIC_RG_LDO_VA12_2_RC13_OP_CFG,
	PMIC_RG_LDO_VA12_2_HW0_OP_CFG,
	PMIC_RG_LDO_VA12_2_HW1_OP_CFG,
	PMIC_RG_LDO_VA12_2_HW2_OP_CFG,
	PMIC_RG_LDO_VA12_2_HW3_OP_CFG,
	PMIC_RG_LDO_VA12_2_HW4_OP_CFG,
	PMIC_RG_LDO_VA12_2_HW5_OP_CFG,
	PMIC_RG_LDO_VA12_2_HW6_OP_CFG,
	PMIC_RG_LDO_VA12_2_SW_OP_CFG,
	PMIC_RG_LDO_VA12_2_RC0_OP_MODE,
	PMIC_RG_LDO_VA12_2_RC1_OP_MODE,
	PMIC_RG_LDO_VA12_2_RC2_OP_MODE,
	PMIC_RG_LDO_VA12_2_RC3_OP_MODE,
	PMIC_RG_LDO_VA12_2_RC4_OP_MODE,
	PMIC_RG_LDO_VA12_2_RC5_OP_MODE,
	PMIC_RG_LDO_VA12_2_RC6_OP_MODE,
	PMIC_RG_LDO_VA12_2_RC7_OP_MODE,
	PMIC_RG_LDO_VA12_2_RC8_OP_MODE,
	PMIC_RG_LDO_VA12_2_RC9_OP_MODE,
	PMIC_RG_LDO_VA12_2_RC10_OP_MODE,
	PMIC_RG_LDO_VA12_2_RC11_OP_MODE,
	PMIC_RG_LDO_VA12_2_RC12_OP_MODE,
	PMIC_RG_LDO_VA12_2_RC13_OP_MODE,
	PMIC_RG_LDO_VA12_2_HW0_OP_MODE,
	PMIC_RG_LDO_VA12_2_HW1_OP_MODE,
	PMIC_RG_LDO_VA12_2_HW2_OP_MODE,
	PMIC_RG_LDO_VA12_2_HW3_OP_MODE,
	PMIC_RG_LDO_VA12_2_HW4_OP_MODE,
	PMIC_RG_LDO_VA12_2_HW5_OP_MODE,
	PMIC_RG_LDO_VA12_2_HW6_OP_MODE,
	PMIC_RG_LDO_VA15_EN,
	PMIC_RG_LDO_VA15_LP,
	PMIC_RG_LDO_VA15_STBTD,
	PMIC_RG_LDO_VA15_ULP,
	PMIC_RG_LDO_VA15_ONLV_EN,
	PMIC_RG_LDO_VA15_OCFB_EN,
	PMIC_RG_LDO_VA15_OC_MODE,
	PMIC_RG_LDO_VA15_OC_TSEL,
	PMIC_RG_LDO_VA15_DUMMY_LOAD,
	PMIC_RG_LDO_VA15_STB_26M_CKEN_EN,
	PMIC_RG_LDO_VA15_CK_SW_MODE,
	PMIC_RG_LDO_VA15_B_STB_FORCE,
	PMIC_RG_LDO_VA15_L_STB_FORCE,
	PMIC_DA_VA15_B_EN,
	PMIC_DA_VA15_B_STB,
	PMIC_DA_VA15_B_LP,
	PMIC_DA_VA15_L_EN,
	PMIC_DA_VA15_L_STB,
	PMIC_DA_VA15_OCFB_EN,
	PMIC_DA_VA15_DUMMY_LOAD,
	PMIC_RG_LDO_VA15_RC0_OP_EN,
	PMIC_RG_LDO_VA15_RC1_OP_EN,
	PMIC_RG_LDO_VA15_RC2_OP_EN,
	PMIC_RG_LDO_VA15_RC3_OP_EN,
	PMIC_RG_LDO_VA15_RC4_OP_EN,
	PMIC_RG_LDO_VA15_RC5_OP_EN,
	PMIC_RG_LDO_VA15_RC6_OP_EN,
	PMIC_RG_LDO_VA15_RC7_OP_EN,
	PMIC_RG_LDO_VA15_RC8_OP_EN,
	PMIC_RG_LDO_VA15_RC9_OP_EN,
	PMIC_RG_LDO_VA15_RC10_OP_EN,
	PMIC_RG_LDO_VA15_RC11_OP_EN,
	PMIC_RG_LDO_VA15_RC12_OP_EN,
	PMIC_RG_LDO_VA15_RC13_OP_EN,
	PMIC_RG_LDO_VA15_HW0_OP_EN,
	PMIC_RG_LDO_VA15_HW1_OP_EN,
	PMIC_RG_LDO_VA15_HW2_OP_EN,
	PMIC_RG_LDO_VA15_HW3_OP_EN,
	PMIC_RG_LDO_VA15_HW4_OP_EN,
	PMIC_RG_LDO_VA15_HW5_OP_EN,
	PMIC_RG_LDO_VA15_HW6_OP_EN,
	PMIC_RG_LDO_VA15_SW_OP_EN,
	PMIC_RG_LDO_VA15_RC0_OP_CFG,
	PMIC_RG_LDO_VA15_RC1_OP_CFG,
	PMIC_RG_LDO_VA15_RC2_OP_CFG,
	PMIC_RG_LDO_VA15_RC3_OP_CFG,
	PMIC_RG_LDO_VA15_RC4_OP_CFG,
	PMIC_RG_LDO_VA15_RC5_OP_CFG,
	PMIC_RG_LDO_VA15_RC6_OP_CFG,
	PMIC_RG_LDO_VA15_RC7_OP_CFG,
	PMIC_RG_LDO_VA15_RC8_OP_CFG,
	PMIC_RG_LDO_VA15_RC9_OP_CFG,
	PMIC_RG_LDO_VA15_RC10_OP_CFG,
	PMIC_RG_LDO_VA15_RC11_OP_CFG,
	PMIC_RG_LDO_VA15_RC12_OP_CFG,
	PMIC_RG_LDO_VA15_RC13_OP_CFG,
	PMIC_RG_LDO_VA15_HW0_OP_CFG,
	PMIC_RG_LDO_VA15_HW1_OP_CFG,
	PMIC_RG_LDO_VA15_HW2_OP_CFG,
	PMIC_RG_LDO_VA15_HW3_OP_CFG,
	PMIC_RG_LDO_VA15_HW4_OP_CFG,
	PMIC_RG_LDO_VA15_HW5_OP_CFG,
	PMIC_RG_LDO_VA15_HW6_OP_CFG,
	PMIC_RG_LDO_VA15_SW_OP_CFG,
	PMIC_RG_LDO_VA15_RC0_OP_MODE,
	PMIC_RG_LDO_VA15_RC1_OP_MODE,
	PMIC_RG_LDO_VA15_RC2_OP_MODE,
	PMIC_RG_LDO_VA15_RC3_OP_MODE,
	PMIC_RG_LDO_VA15_RC4_OP_MODE,
	PMIC_RG_LDO_VA15_RC5_OP_MODE,
	PMIC_RG_LDO_VA15_RC6_OP_MODE,
	PMIC_RG_LDO_VA15_RC7_OP_MODE,
	PMIC_RG_LDO_VA15_RC8_OP_MODE,
	PMIC_RG_LDO_VA15_RC9_OP_MODE,
	PMIC_RG_LDO_VA15_RC10_OP_MODE,
	PMIC_RG_LDO_VA15_RC11_OP_MODE,
	PMIC_RG_LDO_VA15_RC12_OP_MODE,
	PMIC_RG_LDO_VA15_RC13_OP_MODE,
	PMIC_RG_LDO_VA15_HW0_OP_MODE,
	PMIC_RG_LDO_VA15_HW1_OP_MODE,
	PMIC_RG_LDO_VA15_HW2_OP_MODE,
	PMIC_RG_LDO_VA15_HW3_OP_MODE,
	PMIC_RG_LDO_VA15_HW4_OP_MODE,
	PMIC_RG_LDO_VA15_HW5_OP_MODE,
	PMIC_RG_LDO_VA15_HW6_OP_MODE,
	PMIC_RG_LDO_VM18_EN,
	PMIC_RG_LDO_VM18_LP,
	PMIC_RG_LDO_VM18_STBTD,
	PMIC_RG_LDO_VM18_ULP,
	PMIC_RG_LDO_VM18_ONLV_EN,
	PMIC_RG_LDO_VM18_OCFB_EN,
	PMIC_RG_LDO_VM18_OC_MODE,
	PMIC_RG_LDO_VM18_OC_TSEL,
	PMIC_RG_LDO_VM18_DUMMY_LOAD,
	PMIC_RG_LDO_VM18_STB_26M_CKEN_EN,
	PMIC_RG_LDO_VM18_CK_SW_MODE,
	PMIC_RG_LDO_VM18_B_STB_FORCE,
	PMIC_RG_LDO_VM18_L_STB_FORCE,
	PMIC_DA_VM18_B_EN,
	PMIC_DA_VM18_B_STB,
	PMIC_DA_VM18_B_LP,
	PMIC_DA_VM18_L_EN,
	PMIC_DA_VM18_L_STB,
	PMIC_DA_VM18_OCFB_EN,
	PMIC_DA_VM18_DUMMY_LOAD,
	PMIC_RG_LDO_VM18_RC0_OP_EN,
	PMIC_RG_LDO_VM18_RC1_OP_EN,
	PMIC_RG_LDO_VM18_RC2_OP_EN,
	PMIC_RG_LDO_VM18_RC3_OP_EN,
	PMIC_RG_LDO_VM18_RC4_OP_EN,
	PMIC_RG_LDO_VM18_RC5_OP_EN,
	PMIC_RG_LDO_VM18_RC6_OP_EN,
	PMIC_RG_LDO_VM18_RC7_OP_EN,
	PMIC_RG_LDO_VM18_RC8_OP_EN,
	PMIC_RG_LDO_VM18_RC9_OP_EN,
	PMIC_RG_LDO_VM18_RC10_OP_EN,
	PMIC_RG_LDO_VM18_RC11_OP_EN,
	PMIC_RG_LDO_VM18_RC12_OP_EN,
	PMIC_RG_LDO_VM18_RC13_OP_EN,
	PMIC_RG_LDO_VM18_HW0_OP_EN,
	PMIC_RG_LDO_VM18_HW1_OP_EN,
	PMIC_RG_LDO_VM18_HW2_OP_EN,
	PMIC_RG_LDO_VM18_HW3_OP_EN,
	PMIC_RG_LDO_VM18_HW4_OP_EN,
	PMIC_RG_LDO_VM18_HW5_OP_EN,
	PMIC_RG_LDO_VM18_HW6_OP_EN,
	PMIC_RG_LDO_VM18_SW_OP_EN,
	PMIC_RG_LDO_VM18_RC0_OP_CFG,
	PMIC_RG_LDO_VM18_RC1_OP_CFG,
	PMIC_RG_LDO_VM18_RC2_OP_CFG,
	PMIC_RG_LDO_VM18_RC3_OP_CFG,
	PMIC_RG_LDO_VM18_RC4_OP_CFG,
	PMIC_RG_LDO_VM18_RC5_OP_CFG,
	PMIC_RG_LDO_VM18_RC6_OP_CFG,
	PMIC_RG_LDO_VM18_RC7_OP_CFG,
	PMIC_RG_LDO_VM18_RC8_OP_CFG,
	PMIC_RG_LDO_VM18_RC9_OP_CFG,
	PMIC_RG_LDO_VM18_RC10_OP_CFG,
	PMIC_RG_LDO_VM18_RC11_OP_CFG,
	PMIC_RG_LDO_VM18_RC12_OP_CFG,
	PMIC_RG_LDO_VM18_RC13_OP_CFG,
	PMIC_RG_LDO_VM18_HW0_OP_CFG,
	PMIC_RG_LDO_VM18_HW1_OP_CFG,
	PMIC_RG_LDO_VM18_HW2_OP_CFG,
	PMIC_RG_LDO_VM18_HW3_OP_CFG,
	PMIC_RG_LDO_VM18_HW4_OP_CFG,
	PMIC_RG_LDO_VM18_HW5_OP_CFG,
	PMIC_RG_LDO_VM18_HW6_OP_CFG,
	PMIC_RG_LDO_VM18_SW_OP_CFG,
	PMIC_RG_LDO_VM18_RC0_OP_MODE,
	PMIC_RG_LDO_VM18_RC1_OP_MODE,
	PMIC_RG_LDO_VM18_RC2_OP_MODE,
	PMIC_RG_LDO_VM18_RC3_OP_MODE,
	PMIC_RG_LDO_VM18_RC4_OP_MODE,
	PMIC_RG_LDO_VM18_RC5_OP_MODE,
	PMIC_RG_LDO_VM18_RC6_OP_MODE,
	PMIC_RG_LDO_VM18_RC7_OP_MODE,
	PMIC_RG_LDO_VM18_RC8_OP_MODE,
	PMIC_RG_LDO_VM18_RC9_OP_MODE,
	PMIC_RG_LDO_VM18_RC10_OP_MODE,
	PMIC_RG_LDO_VM18_RC11_OP_MODE,
	PMIC_RG_LDO_VM18_RC12_OP_MODE,
	PMIC_RG_LDO_VM18_RC13_OP_MODE,
	PMIC_RG_LDO_VM18_HW0_OP_MODE,
	PMIC_RG_LDO_VM18_HW1_OP_MODE,
	PMIC_RG_LDO_VM18_HW2_OP_MODE,
	PMIC_RG_LDO_VM18_HW3_OP_MODE,
	PMIC_RG_LDO_VM18_HW4_OP_MODE,
	PMIC_RG_LDO_VM18_HW5_OP_MODE,
	PMIC_RG_LDO_VM18_HW6_OP_MODE,
	PMIC_LDO_VSRAM0_ANA_ID,
	PMIC_LDO_VSRAM0_DIG_ID,
	PMIC_LDO_VSRAM0_ANA_MINOR_REV,
	PMIC_LDO_VSRAM0_ANA_MAJOR_REV,
	PMIC_LDO_VSRAM0_DIG_MINOR_REV,
	PMIC_LDO_VSRAM0_DIG_MAJOR_REV,
	PMIC_LDO_VSRAM0_DSN_CBS,
	PMIC_LDO_VSRAM0_DSN_BIX,
	PMIC_LDO_VSRAM0_DSN_ESP,
	PMIC_LDO_VSRAM0_DSN_FPI,
	PMIC_RG_LDO_VCN13_EN,
	PMIC_RG_LDO_VCN13_LP,
	PMIC_RG_LDO_VCN13_STBTD,
	PMIC_RG_LDO_VCN13_ULP,
	PMIC_RG_LDO_VCN13_ONLV_EN,
	PMIC_RG_LDO_VCN13_OCFB_EN,
	PMIC_RG_LDO_VCN13_OC_MODE,
	PMIC_RG_LDO_VCN13_OC_TSEL,
	PMIC_RG_LDO_VCN13_DUMMY_LOAD,
	PMIC_RG_LDO_VCN13_R2R_PDN_DIS,
	PMIC_RG_LDO_VCN13_STB_26M_CKEN_EN,
	PMIC_RG_LDO_VCN13_CK_SW_MODE,
	PMIC_RG_LDO_VCN13_B_STB_FORCE,
	PMIC_RG_LDO_VCN13_L_STB_FORCE,
	PMIC_DA_VCN13_B_EN,
	PMIC_DA_VCN13_B_STB,
	PMIC_DA_VCN13_B_LP,
	PMIC_DA_VCN13_L_EN,
	PMIC_DA_VCN13_L_STB,
	PMIC_DA_VCN13_OCFB_EN,
	PMIC_DA_VCN13_DUMMY_LOAD,
	PMIC_DA_VCN13_VSLEEP_SEL,
	PMIC_DA_VCN13_R2R_PDN,
	PMIC_DA_VCN13_TRACK_NDIS_EN,
	PMIC_DA_VCN13_DVS_UP,
	PMIC_RG_LDO_VCN13_VOSEL_SLEEP,
	PMIC_LDO_VCN13_WDTDBG_VOSEL,
	PMIC_DA_VCN13_VOSEL_GRAY,
	PMIC_DA_VCN13_VOSEL,
	PMIC_RG_LDO_VCN13_SFCHG_RRATE,
	PMIC_RG_LDO_VCN13_SFCHG_REN,
	PMIC_RG_LDO_VCN13_SFCHG_FRATE,
	PMIC_RG_LDO_VCN13_SFCHG_FEN,
	PMIC_RG_LDO_VCN13_DVS_TRANS_TD,
	PMIC_RG_LDO_VCN13_DVS_TRANS_CTRL,
	PMIC_RG_LDO_VCN13_DVS_TRANS_ONCE,
	PMIC_RG_LDO_VCN13_RC0_OP_EN,
	PMIC_RG_LDO_VCN13_RC1_OP_EN,
	PMIC_RG_LDO_VCN13_RC2_OP_EN,
	PMIC_RG_LDO_VCN13_RC3_OP_EN,
	PMIC_RG_LDO_VCN13_RC4_OP_EN,
	PMIC_RG_LDO_VCN13_RC5_OP_EN,
	PMIC_RG_LDO_VCN13_RC6_OP_EN,
	PMIC_RG_LDO_VCN13_RC7_OP_EN,
	PMIC_RG_LDO_VCN13_RC8_OP_EN,
	PMIC_RG_LDO_VCN13_RC9_OP_EN,
	PMIC_RG_LDO_VCN13_RC10_OP_EN,
	PMIC_RG_LDO_VCN13_RC11_OP_EN,
	PMIC_RG_LDO_VCN13_RC12_OP_EN,
	PMIC_RG_LDO_VCN13_RC13_OP_EN,
	PMIC_RG_LDO_VCN13_HW0_OP_EN,
	PMIC_RG_LDO_VCN13_HW1_OP_EN,
	PMIC_RG_LDO_VCN13_HW2_OP_EN,
	PMIC_RG_LDO_VCN13_HW3_OP_EN,
	PMIC_RG_LDO_VCN13_HW4_OP_EN,
	PMIC_RG_LDO_VCN13_HW5_OP_EN,
	PMIC_RG_LDO_VCN13_HW6_OP_EN,
	PMIC_RG_LDO_VCN13_SW_OP_EN,
	PMIC_RG_LDO_VCN13_RC0_OP_CFG,
	PMIC_RG_LDO_VCN13_RC1_OP_CFG,
	PMIC_RG_LDO_VCN13_RC2_OP_CFG,
	PMIC_RG_LDO_VCN13_RC3_OP_CFG,
	PMIC_RG_LDO_VCN13_RC4_OP_CFG,
	PMIC_RG_LDO_VCN13_RC5_OP_CFG,
	PMIC_RG_LDO_VCN13_RC6_OP_CFG,
	PMIC_RG_LDO_VCN13_RC7_OP_CFG,
	PMIC_RG_LDO_VCN13_RC8_OP_CFG,
	PMIC_RG_LDO_VCN13_RC9_OP_CFG,
	PMIC_RG_LDO_VCN13_RC10_OP_CFG,
	PMIC_RG_LDO_VCN13_RC11_OP_CFG,
	PMIC_RG_LDO_VCN13_RC12_OP_CFG,
	PMIC_RG_LDO_VCN13_RC13_OP_CFG,
	PMIC_RG_LDO_VCN13_HW0_OP_CFG,
	PMIC_RG_LDO_VCN13_HW1_OP_CFG,
	PMIC_RG_LDO_VCN13_HW2_OP_CFG,
	PMIC_RG_LDO_VCN13_HW3_OP_CFG,
	PMIC_RG_LDO_VCN13_HW4_OP_CFG,
	PMIC_RG_LDO_VCN13_HW5_OP_CFG,
	PMIC_RG_LDO_VCN13_HW6_OP_CFG,
	PMIC_RG_LDO_VCN13_SW_OP_CFG,
	PMIC_RG_LDO_VCN13_RC0_OP_MODE,
	PMIC_RG_LDO_VCN13_RC1_OP_MODE,
	PMIC_RG_LDO_VCN13_RC2_OP_MODE,
	PMIC_RG_LDO_VCN13_RC3_OP_MODE,
	PMIC_RG_LDO_VCN13_RC4_OP_MODE,
	PMIC_RG_LDO_VCN13_RC5_OP_MODE,
	PMIC_RG_LDO_VCN13_RC6_OP_MODE,
	PMIC_RG_LDO_VCN13_RC7_OP_MODE,
	PMIC_RG_LDO_VCN13_RC8_OP_MODE,
	PMIC_RG_LDO_VCN13_RC9_OP_MODE,
	PMIC_RG_LDO_VCN13_RC10_OP_MODE,
	PMIC_RG_LDO_VCN13_RC11_OP_MODE,
	PMIC_RG_LDO_VCN13_RC12_OP_MODE,
	PMIC_RG_LDO_VCN13_RC13_OP_MODE,
	PMIC_RG_LDO_VCN13_HW0_OP_MODE,
	PMIC_RG_LDO_VCN13_HW1_OP_MODE,
	PMIC_RG_LDO_VCN13_HW2_OP_MODE,
	PMIC_RG_LDO_VCN13_HW3_OP_MODE,
	PMIC_RG_LDO_VCN13_HW4_OP_MODE,
	PMIC_RG_LDO_VCN13_HW5_OP_MODE,
	PMIC_RG_LDO_VCN13_HW6_OP_MODE,
	PMIC_RG_VRC_LDO_VSRAM_DIGRF_EN,
	PMIC_RG_VRC_LDO_VSRAM_DIGRF_LP,
	PMIC_RG_LDO_VSRAM_DIGRF_STBTD,
	PMIC_RG_LDO_VSRAM_DIGRF_ULP,
	PMIC_RG_LDO_VSRAM_DIGRF_ONLV_EN,
	PMIC_RG_LDO_VSRAM_DIGRF_OCFB_EN,
	PMIC_RG_LDO_VSRAM_DIGRF_OC_MODE,
	PMIC_RG_LDO_VSRAM_DIGRF_OC_TSEL,
	PMIC_RG_LDO_VSRAM_DIGRF_DUMMY_LOAD,
	PMIC_RG_LDO_VSRAM_DIGRF_R2R_PDN_DIS,
	PMIC_RG_LDO_VSRAM_DIGRF_STB_26M_CKEN_EN,
	PMIC_RG_LDO_VSRAM_DIGRF_CK_SW_MODE,
	PMIC_RG_LDO_VSRAM_DIGRF_B_STB_FORCE,
	PMIC_RG_LDO_VSRAM_DIGRF_L_STB_FORCE,
	PMIC_DA_VSRAM_DIGRF_B_EN,
	PMIC_DA_VSRAM_DIGRF_B_STB,
	PMIC_DA_VSRAM_DIGRF_B_LP,
	PMIC_DA_VSRAM_DIGRF_L_EN,
	PMIC_DA_VSRAM_DIGRF_L_STB,
	PMIC_DA_VSRAM_DIGRF_OCFB_EN,
	PMIC_DA_VSRAM_DIGRF_DUMMY_LOAD,
	PMIC_DA_VSRAM_DIGRF_VSLEEP_SEL,
	PMIC_DA_VSRAM_DIGRF_R2R_PDN,
	PMIC_DA_VSRAM_DIGRF_TRACK_NDIS_EN,
	PMIC_DA_VSRAM_DIGRF_DVS_UP,
	PMIC_RG_LDO_VSRAM_DIGRF_VOSEL_SLEEP,
	PMIC_LDO_VSRAM_DIGRF_WDTDBG_VOSEL,
	PMIC_DA_VSRAM_DIGRF_VOSEL_GRAY,
	PMIC_DA_VSRAM_DIGRF_VOSEL,
	PMIC_RG_LDO_VSRAM_DIGRF_SFCHG_RRATE,
	PMIC_RG_LDO_VSRAM_DIGRF_SFCHG_REN,
	PMIC_RG_LDO_VSRAM_DIGRF_SFCHG_FRATE,
	PMIC_RG_LDO_VSRAM_DIGRF_SFCHG_FEN,
	PMIC_RG_LDO_VSRAM_DIGRF_DVS_TRANS_TD,
	PMIC_RG_LDO_VSRAM_DIGRF_DVS_TRANS_CTRL,
	PMIC_RG_LDO_VSRAM_DIGRF_DVS_TRANS_ONCE,
	PMIC_RG_LDO_VSRAM_DIGRF_RC0_OP_EN,
	PMIC_RG_LDO_VSRAM_DIGRF_RC1_OP_EN,
	PMIC_RG_LDO_VSRAM_DIGRF_RC2_OP_EN,
	PMIC_RG_LDO_VSRAM_DIGRF_RC3_OP_EN,
	PMIC_RG_LDO_VSRAM_DIGRF_RC4_OP_EN,
	PMIC_RG_LDO_VSRAM_DIGRF_RC5_OP_EN,
	PMIC_RG_LDO_VSRAM_DIGRF_RC6_OP_EN,
	PMIC_RG_LDO_VSRAM_DIGRF_RC7_OP_EN,
	PMIC_RG_LDO_VSRAM_DIGRF_RC8_OP_EN,
	PMIC_RG_LDO_VSRAM_DIGRF_RC9_OP_EN,
	PMIC_RG_LDO_VSRAM_DIGRF_RC10_OP_EN,
	PMIC_RG_LDO_VSRAM_DIGRF_RC11_OP_EN,
	PMIC_RG_LDO_VSRAM_DIGRF_RC12_OP_EN,
	PMIC_RG_LDO_VSRAM_DIGRF_RC13_OP_EN,
	PMIC_RG_LDO_VSRAM_DIGRF_HW0_OP_EN,
	PMIC_RG_LDO_VSRAM_DIGRF_HW1_OP_EN,
	PMIC_RG_LDO_VSRAM_DIGRF_HW2_OP_EN,
	PMIC_RG_LDO_VSRAM_DIGRF_HW3_OP_EN,
	PMIC_RG_LDO_VSRAM_DIGRF_HW4_OP_EN,
	PMIC_RG_LDO_VSRAM_DIGRF_HW5_OP_EN,
	PMIC_RG_LDO_VSRAM_DIGRF_HW6_OP_EN,
	PMIC_RG_LDO_VSRAM_DIGRF_SW_OP_EN,
	PMIC_RG_LDO_VSRAM_DIGRF_RC0_OP_CFG,
	PMIC_RG_LDO_VSRAM_DIGRF_RC1_OP_CFG,
	PMIC_RG_LDO_VSRAM_DIGRF_RC2_OP_CFG,
	PMIC_RG_LDO_VSRAM_DIGRF_RC3_OP_CFG,
	PMIC_RG_LDO_VSRAM_DIGRF_RC4_OP_CFG,
	PMIC_RG_LDO_VSRAM_DIGRF_RC5_OP_CFG,
	PMIC_RG_LDO_VSRAM_DIGRF_RC6_OP_CFG,
	PMIC_RG_LDO_VSRAM_DIGRF_RC7_OP_CFG,
	PMIC_RG_LDO_VSRAM_DIGRF_RC8_OP_CFG,
	PMIC_RG_LDO_VSRAM_DIGRF_RC9_OP_CFG,
	PMIC_RG_LDO_VSRAM_DIGRF_RC10_OP_CFG,
	PMIC_RG_LDO_VSRAM_DIGRF_RC11_OP_CFG,
	PMIC_RG_LDO_VSRAM_DIGRF_RC12_OP_CFG,
	PMIC_RG_LDO_VSRAM_DIGRF_RC13_OP_CFG,
	PMIC_RG_LDO_VSRAM_DIGRF_HW0_OP_CFG,
	PMIC_RG_LDO_VSRAM_DIGRF_HW1_OP_CFG,
	PMIC_RG_LDO_VSRAM_DIGRF_HW2_OP_CFG,
	PMIC_RG_LDO_VSRAM_DIGRF_HW3_OP_CFG,
	PMIC_RG_LDO_VSRAM_DIGRF_HW4_OP_CFG,
	PMIC_RG_LDO_VSRAM_DIGRF_HW5_OP_CFG,
	PMIC_RG_LDO_VSRAM_DIGRF_HW6_OP_CFG,
	PMIC_RG_LDO_VSRAM_DIGRF_SW_OP_CFG,
	PMIC_RG_LDO_VSRAM_DIGRF_RC0_OP_MODE,
	PMIC_RG_LDO_VSRAM_DIGRF_RC1_OP_MODE,
	PMIC_RG_LDO_VSRAM_DIGRF_RC2_OP_MODE,
	PMIC_RG_LDO_VSRAM_DIGRF_RC3_OP_MODE,
	PMIC_RG_LDO_VSRAM_DIGRF_RC4_OP_MODE,
	PMIC_RG_LDO_VSRAM_DIGRF_RC5_OP_MODE,
	PMIC_RG_LDO_VSRAM_DIGRF_RC6_OP_MODE,
	PMIC_RG_LDO_VSRAM_DIGRF_RC7_OP_MODE,
	PMIC_RG_LDO_VSRAM_DIGRF_RC8_OP_MODE,
	PMIC_RG_LDO_VSRAM_DIGRF_RC9_OP_MODE,
	PMIC_RG_LDO_VSRAM_DIGRF_RC10_OP_MODE,
	PMIC_RG_LDO_VSRAM_DIGRF_RC11_OP_MODE,
	PMIC_RG_LDO_VSRAM_DIGRF_RC12_OP_MODE,
	PMIC_RG_LDO_VSRAM_DIGRF_RC13_OP_MODE,
	PMIC_RG_LDO_VSRAM_DIGRF_HW0_OP_MODE,
	PMIC_RG_LDO_VSRAM_DIGRF_HW1_OP_MODE,
	PMIC_RG_LDO_VSRAM_DIGRF_HW2_OP_MODE,
	PMIC_RG_LDO_VSRAM_DIGRF_HW3_OP_MODE,
	PMIC_RG_LDO_VSRAM_DIGRF_HW4_OP_MODE,
	PMIC_RG_LDO_VSRAM_DIGRF_HW5_OP_MODE,
	PMIC_RG_LDO_VSRAM_DIGRF_HW6_OP_MODE,
	PMIC_LDO_VSRAM1_ANA_ID,
	PMIC_LDO_VSRAM1_DIG_ID,
	PMIC_LDO_VSRAM1_ANA_MINOR_REV,
	PMIC_LDO_VSRAM1_ANA_MAJOR_REV,
	PMIC_LDO_VSRAM1_DIG_MINOR_REV,
	PMIC_LDO_VSRAM1_DIG_MAJOR_REV,
	PMIC_LDO_VSRAM1_DSN_CBS,
	PMIC_LDO_VSRAM1_DSN_BIX,
	PMIC_LDO_VSRAM1_DSN_ESP,
	PMIC_LDO_VSRAM1_DSN_FPI,
	PMIC_RG_VRC_LDO_VSRAM_MDFE_EN,
	PMIC_RG_VRC_LDO_VSRAM_MDFE_LP,
	PMIC_RG_LDO_VSRAM_MDFE_STBTD,
	PMIC_RG_LDO_VSRAM_MDFE_ULP,
	PMIC_RG_LDO_VSRAM_MDFE_ONLV_EN,
	PMIC_RG_LDO_VSRAM_MDFE_OCFB_EN,
	PMIC_RG_LDO_VSRAM_MDFE_OC_MODE,
	PMIC_RG_LDO_VSRAM_MDFE_OC_TSEL,
	PMIC_RG_LDO_VSRAM_MDFE_DUMMY_LOAD,
	PMIC_RG_LDO_VSRAM_MDFE_R2R_PDN_DIS,
	PMIC_RG_LDO_VSRAM_MDFE_STB_26M_CKEN_EN,
	PMIC_RG_LDO_VSRAM_MDFE_CK_SW_MODE,
	PMIC_RG_LDO_VSRAM_MDFE_B_STB_FORCE,
	PMIC_RG_LDO_VSRAM_MDFE_L_STB_FORCE,
	PMIC_DA_VSRAM_MDFE_B_EN,
	PMIC_DA_VSRAM_MDFE_B_STB,
	PMIC_DA_VSRAM_MDFE_B_LP,
	PMIC_DA_VSRAM_MDFE_L_EN,
	PMIC_DA_VSRAM_MDFE_L_STB,
	PMIC_DA_VSRAM_MDFE_OCFB_EN,
	PMIC_DA_VSRAM_MDFE_DUMMY_LOAD,
	PMIC_DA_VSRAM_MDFE_VSLEEP_SEL,
	PMIC_DA_VSRAM_MDFE_R2R_PDN,
	PMIC_DA_VSRAM_MDFE_TRACK_NDIS_EN,
	PMIC_DA_VSRAM_MDFE_DVS_UP,
	PMIC_RG_LDO_VSRAM_MDFE_VOSEL_SLEEP,
	PMIC_LDO_VSRAM_MDFE_WDTDBG_VOSEL,
	PMIC_DA_VSRAM_MDFE_VOSEL_GRAY,
	PMIC_DA_VSRAM_MDFE_VOSEL,
	PMIC_RG_LDO_VSRAM_MDFE_SFCHG_RRATE,
	PMIC_RG_LDO_VSRAM_MDFE_SFCHG_REN,
	PMIC_RG_LDO_VSRAM_MDFE_SFCHG_FRATE,
	PMIC_RG_LDO_VSRAM_MDFE_SFCHG_FEN,
	PMIC_RG_LDO_VSRAM_MDFE_DVS_TRANS_TD,
	PMIC_RG_LDO_VSRAM_MDFE_DVS_TRANS_CTRL,
	PMIC_RG_LDO_VSRAM_MDFE_DVS_TRANS_ONCE,
	PMIC_RG_LDO_VSRAM_MDFE_RC0_OP_EN,
	PMIC_RG_LDO_VSRAM_MDFE_RC1_OP_EN,
	PMIC_RG_LDO_VSRAM_MDFE_RC2_OP_EN,
	PMIC_RG_LDO_VSRAM_MDFE_RC3_OP_EN,
	PMIC_RG_LDO_VSRAM_MDFE_RC4_OP_EN,
	PMIC_RG_LDO_VSRAM_MDFE_RC5_OP_EN,
	PMIC_RG_LDO_VSRAM_MDFE_RC6_OP_EN,
	PMIC_RG_LDO_VSRAM_MDFE_RC7_OP_EN,
	PMIC_RG_LDO_VSRAM_MDFE_RC8_OP_EN,
	PMIC_RG_LDO_VSRAM_MDFE_RC9_OP_EN,
	PMIC_RG_LDO_VSRAM_MDFE_RC10_OP_EN,
	PMIC_RG_LDO_VSRAM_MDFE_RC11_OP_EN,
	PMIC_RG_LDO_VSRAM_MDFE_RC12_OP_EN,
	PMIC_RG_LDO_VSRAM_MDFE_RC13_OP_EN,
	PMIC_RG_LDO_VSRAM_MDFE_HW0_OP_EN,
	PMIC_RG_LDO_VSRAM_MDFE_HW1_OP_EN,
	PMIC_RG_LDO_VSRAM_MDFE_HW2_OP_EN,
	PMIC_RG_LDO_VSRAM_MDFE_HW3_OP_EN,
	PMIC_RG_LDO_VSRAM_MDFE_HW4_OP_EN,
	PMIC_RG_LDO_VSRAM_MDFE_HW5_OP_EN,
	PMIC_RG_LDO_VSRAM_MDFE_HW6_OP_EN,
	PMIC_RG_LDO_VSRAM_MDFE_SW_OP_EN,
	PMIC_RG_LDO_VSRAM_MDFE_RC0_OP_CFG,
	PMIC_RG_LDO_VSRAM_MDFE_RC1_OP_CFG,
	PMIC_RG_LDO_VSRAM_MDFE_RC2_OP_CFG,
	PMIC_RG_LDO_VSRAM_MDFE_RC3_OP_CFG,
	PMIC_RG_LDO_VSRAM_MDFE_RC4_OP_CFG,
	PMIC_RG_LDO_VSRAM_MDFE_RC5_OP_CFG,
	PMIC_RG_LDO_VSRAM_MDFE_RC6_OP_CFG,
	PMIC_RG_LDO_VSRAM_MDFE_RC7_OP_CFG,
	PMIC_RG_LDO_VSRAM_MDFE_RC8_OP_CFG,
	PMIC_RG_LDO_VSRAM_MDFE_RC9_OP_CFG,
	PMIC_RG_LDO_VSRAM_MDFE_RC10_OP_CFG,
	PMIC_RG_LDO_VSRAM_MDFE_RC11_OP_CFG,
	PMIC_RG_LDO_VSRAM_MDFE_RC12_OP_CFG,
	PMIC_RG_LDO_VSRAM_MDFE_RC13_OP_CFG,
	PMIC_RG_LDO_VSRAM_MDFE_HW0_OP_CFG,
	PMIC_RG_LDO_VSRAM_MDFE_HW1_OP_CFG,
	PMIC_RG_LDO_VSRAM_MDFE_HW2_OP_CFG,
	PMIC_RG_LDO_VSRAM_MDFE_HW3_OP_CFG,
	PMIC_RG_LDO_VSRAM_MDFE_HW4_OP_CFG,
	PMIC_RG_LDO_VSRAM_MDFE_HW5_OP_CFG,
	PMIC_RG_LDO_VSRAM_MDFE_HW6_OP_CFG,
	PMIC_RG_LDO_VSRAM_MDFE_SW_OP_CFG,
	PMIC_RG_LDO_VSRAM_MDFE_RC0_OP_MODE,
	PMIC_RG_LDO_VSRAM_MDFE_RC1_OP_MODE,
	PMIC_RG_LDO_VSRAM_MDFE_RC2_OP_MODE,
	PMIC_RG_LDO_VSRAM_MDFE_RC3_OP_MODE,
	PMIC_RG_LDO_VSRAM_MDFE_RC4_OP_MODE,
	PMIC_RG_LDO_VSRAM_MDFE_RC5_OP_MODE,
	PMIC_RG_LDO_VSRAM_MDFE_RC6_OP_MODE,
	PMIC_RG_LDO_VSRAM_MDFE_RC7_OP_MODE,
	PMIC_RG_LDO_VSRAM_MDFE_RC8_OP_MODE,
	PMIC_RG_LDO_VSRAM_MDFE_RC9_OP_MODE,
	PMIC_RG_LDO_VSRAM_MDFE_RC10_OP_MODE,
	PMIC_RG_LDO_VSRAM_MDFE_RC11_OP_MODE,
	PMIC_RG_LDO_VSRAM_MDFE_RC12_OP_MODE,
	PMIC_RG_LDO_VSRAM_MDFE_RC13_OP_MODE,
	PMIC_RG_LDO_VSRAM_MDFE_HW0_OP_MODE,
	PMIC_RG_LDO_VSRAM_MDFE_HW1_OP_MODE,
	PMIC_RG_LDO_VSRAM_MDFE_HW2_OP_MODE,
	PMIC_RG_LDO_VSRAM_MDFE_HW3_OP_MODE,
	PMIC_RG_LDO_VSRAM_MDFE_HW4_OP_MODE,
	PMIC_RG_LDO_VSRAM_MDFE_HW5_OP_MODE,
	PMIC_RG_LDO_VSRAM_MDFE_HW6_OP_MODE,
	PMIC_RG_LDO_VSRAM_MDFE_TRACK_EN,
	PMIC_RG_LDO_VSRAM_MDFE_TRACK_MODE,
	PMIC_RG_LDO_VSRAM_MDFE_TRACK_SEL,
	PMIC_RG_LDO_VSRAM_MDFE_VOSEL_DELTA,
	PMIC_RG_LDO_VSRAM_MDFE_VOSEL_OFFSET,
	PMIC_RG_LDO_VSRAM_MDFE_VOSEL_LB,
	PMIC_RG_LDO_VSRAM_MDFE_VOSEL_HB,
	PMIC_RG_VRC_LDO_VSRAM_MODEM_EN,
	PMIC_RG_VRC_LDO_VSRAM_MODEM_LP,
	PMIC_RG_LDO_VSRAM_MODEM_STBTD,
	PMIC_RG_LDO_VSRAM_MODEM_ULP,
	PMIC_RG_LDO_VSRAM_MODEM_ONLV_EN,
	PMIC_RG_LDO_VSRAM_MODEM_OCFB_EN,
	PMIC_RG_LDO_VSRAM_MODEM_OC_MODE,
	PMIC_RG_LDO_VSRAM_MODEM_OC_TSEL,
	PMIC_RG_LDO_VSRAM_MODEM_DUMMY_LOAD,
	PMIC_RG_LDO_VSRAM_MODEM_R2R_PDN_DIS,
	PMIC_RG_LDO_VSRAM_MODEM_STB_26M_CKEN_EN,
	PMIC_RG_LDO_VSRAM_MODEM_CK_SW_MODE,
	PMIC_RG_LDO_VSRAM_MODEM_B_STB_FORCE,
	PMIC_RG_LDO_VSRAM_MODEM_L_STB_FORCE,
	PMIC_DA_VSRAM_MODEM_B_EN,
	PMIC_DA_VSRAM_MODEM_B_STB,
	PMIC_DA_VSRAM_MODEM_B_LP,
	PMIC_DA_VSRAM_MODEM_L_EN,
	PMIC_DA_VSRAM_MODEM_L_STB,
	PMIC_DA_VSRAM_MODEM_OCFB_EN,
	PMIC_DA_VSRAM_MODEM_DUMMY_LOAD,
	PMIC_DA_VSRAM_MODEM_VSLEEP_SEL,
	PMIC_DA_VSRAM_MODEM_R2R_PDN,
	PMIC_DA_VSRAM_MODEM_TRACK_NDIS_EN,
	PMIC_DA_VSRAM_MODEM_DVS_UP,
	PMIC_RG_LDO_VSRAM_MODEM_VOSEL_SLEEP,
	PMIC_LDO_VSRAM_MODEM_WDTDBG_VOSEL,
	PMIC_DA_VSRAM_MODEM_VOSEL_GRAY,
	PMIC_DA_VSRAM_MODEM_VOSEL,
	PMIC_RG_LDO_VSRAM_MODEM_SFCHG_RRATE,
	PMIC_RG_LDO_VSRAM_MODEM_SFCHG_REN,
	PMIC_RG_LDO_VSRAM_MODEM_SFCHG_FRATE,
	PMIC_RG_LDO_VSRAM_MODEM_SFCHG_FEN,
	PMIC_RG_LDO_VSRAM_MODEM_DVS_TRANS_TD,
	PMIC_RG_LDO_VSRAM_MODEM_DVS_TRANS_CTRL,
	PMIC_RG_LDO_VSRAM_MODEM_DVS_TRANS_ONCE,
	PMIC_RG_LDO_VSRAM_MODEM_RC0_OP_EN,
	PMIC_RG_LDO_VSRAM_MODEM_RC1_OP_EN,
	PMIC_RG_LDO_VSRAM_MODEM_RC2_OP_EN,
	PMIC_RG_LDO_VSRAM_MODEM_RC3_OP_EN,
	PMIC_RG_LDO_VSRAM_MODEM_RC4_OP_EN,
	PMIC_RG_LDO_VSRAM_MODEM_RC5_OP_EN,
	PMIC_RG_LDO_VSRAM_MODEM_RC6_OP_EN,
	PMIC_RG_LDO_VSRAM_MODEM_RC7_OP_EN,
	PMIC_RG_LDO_VSRAM_MODEM_RC8_OP_EN,
	PMIC_RG_LDO_VSRAM_MODEM_RC9_OP_EN,
	PMIC_RG_LDO_VSRAM_MODEM_RC10_OP_EN,
	PMIC_RG_LDO_VSRAM_MODEM_RC11_OP_EN,
	PMIC_RG_LDO_VSRAM_MODEM_RC12_OP_EN,
	PMIC_RG_LDO_VSRAM_MODEM_RC13_OP_EN,
	PMIC_RG_LDO_VSRAM_MODEM_HW0_OP_EN,
	PMIC_RG_LDO_VSRAM_MODEM_HW1_OP_EN,
	PMIC_RG_LDO_VSRAM_MODEM_HW2_OP_EN,
	PMIC_RG_LDO_VSRAM_MODEM_HW3_OP_EN,
	PMIC_RG_LDO_VSRAM_MODEM_HW4_OP_EN,
	PMIC_RG_LDO_VSRAM_MODEM_HW5_OP_EN,
	PMIC_RG_LDO_VSRAM_MODEM_HW6_OP_EN,
	PMIC_RG_LDO_VSRAM_MODEM_SW_OP_EN,
	PMIC_RG_LDO_VSRAM_MODEM_RC0_OP_CFG,
	PMIC_RG_LDO_VSRAM_MODEM_RC1_OP_CFG,
	PMIC_RG_LDO_VSRAM_MODEM_RC2_OP_CFG,
	PMIC_RG_LDO_VSRAM_MODEM_RC3_OP_CFG,
	PMIC_RG_LDO_VSRAM_MODEM_RC4_OP_CFG,
	PMIC_RG_LDO_VSRAM_MODEM_RC5_OP_CFG,
	PMIC_RG_LDO_VSRAM_MODEM_RC6_OP_CFG,
	PMIC_RG_LDO_VSRAM_MODEM_RC7_OP_CFG,
	PMIC_RG_LDO_VSRAM_MODEM_RC8_OP_CFG,
	PMIC_RG_LDO_VSRAM_MODEM_RC9_OP_CFG,
	PMIC_RG_LDO_VSRAM_MODEM_RC10_OP_CFG,
	PMIC_RG_LDO_VSRAM_MODEM_RC11_OP_CFG,
	PMIC_RG_LDO_VSRAM_MODEM_RC12_OP_CFG,
	PMIC_RG_LDO_VSRAM_MODEM_RC13_OP_CFG,
	PMIC_RG_LDO_VSRAM_MODEM_HW0_OP_CFG,
	PMIC_RG_LDO_VSRAM_MODEM_HW1_OP_CFG,
	PMIC_RG_LDO_VSRAM_MODEM_HW2_OP_CFG,
	PMIC_RG_LDO_VSRAM_MODEM_HW3_OP_CFG,
	PMIC_RG_LDO_VSRAM_MODEM_HW4_OP_CFG,
	PMIC_RG_LDO_VSRAM_MODEM_HW5_OP_CFG,
	PMIC_RG_LDO_VSRAM_MODEM_HW6_OP_CFG,
	PMIC_RG_LDO_VSRAM_MODEM_SW_OP_CFG,
	PMIC_RG_LDO_VSRAM_MODEM_RC0_OP_MODE,
	PMIC_RG_LDO_VSRAM_MODEM_RC1_OP_MODE,
	PMIC_RG_LDO_VSRAM_MODEM_RC2_OP_MODE,
	PMIC_RG_LDO_VSRAM_MODEM_RC3_OP_MODE,
	PMIC_RG_LDO_VSRAM_MODEM_RC4_OP_MODE,
	PMIC_RG_LDO_VSRAM_MODEM_RC5_OP_MODE,
	PMIC_RG_LDO_VSRAM_MODEM_RC6_OP_MODE,
	PMIC_RG_LDO_VSRAM_MODEM_RC7_OP_MODE,
	PMIC_RG_LDO_VSRAM_MODEM_RC8_OP_MODE,
	PMIC_RG_LDO_VSRAM_MODEM_RC9_OP_MODE,
	PMIC_RG_LDO_VSRAM_MODEM_RC10_OP_MODE,
	PMIC_RG_LDO_VSRAM_MODEM_RC11_OP_MODE,
	PMIC_RG_LDO_VSRAM_MODEM_RC12_OP_MODE,
	PMIC_RG_LDO_VSRAM_MODEM_RC13_OP_MODE,
	PMIC_RG_LDO_VSRAM_MODEM_HW0_OP_MODE,
	PMIC_RG_LDO_VSRAM_MODEM_HW1_OP_MODE,
	PMIC_RG_LDO_VSRAM_MODEM_HW2_OP_MODE,
	PMIC_RG_LDO_VSRAM_MODEM_HW3_OP_MODE,
	PMIC_RG_LDO_VSRAM_MODEM_HW4_OP_MODE,
	PMIC_RG_LDO_VSRAM_MODEM_HW5_OP_MODE,
	PMIC_RG_LDO_VSRAM_MODEM_HW6_OP_MODE,
	PMIC_RG_LDO_VSRAM_MODEM_TRACK_EN,
	PMIC_RG_LDO_VSRAM_MODEM_TRACK_MODE,
	PMIC_RG_LDO_VSRAM_MODEM_TRACK_SEL,
	PMIC_RG_LDO_VSRAM_MODEM_VOSEL_DELTA,
	PMIC_RG_LDO_VSRAM_MODEM_VOSEL_OFFSET,
	PMIC_RG_LDO_VSRAM_MODEM_VOSEL_LB,
	PMIC_RG_LDO_VSRAM_MODEM_VOSEL_HB,
	PMIC_LDO_VSRAM2_ANA_ID,
	PMIC_LDO_VSRAM2_DIG_ID,
	PMIC_LDO_VSRAM2_ANA_MINOR_REV,
	PMIC_LDO_VSRAM2_ANA_MAJOR_REV,
	PMIC_LDO_VSRAM2_DIG_MINOR_REV,
	PMIC_LDO_VSRAM2_DIG_MAJOR_REV,
	PMIC_LDO_VSRAM2_DSN_CBS,
	PMIC_LDO_VSRAM2_DSN_BIX,
	PMIC_LDO_VSRAM2_DSN_ESP,
	PMIC_LDO_VSRAM2_DSN_FPI,
	PMIC_RG_LDO_VSRAM_CPUB_EN,
	PMIC_RG_LDO_VSRAM_CPUB_LP,
	PMIC_RG_LDO_VSRAM_CPUB_STBTD,
	PMIC_RG_LDO_VSRAM_CPUB_ULP,
	PMIC_RG_LDO_VSRAM_CPUB_ONLV_EN,
	PMIC_RG_LDO_VSRAM_CPUB_OCFB_EN,
	PMIC_RG_LDO_VSRAM_CPUB_OC_MODE,
	PMIC_RG_LDO_VSRAM_CPUB_OC_TSEL,
	PMIC_RG_LDO_VSRAM_CPUB_DUMMY_LOAD,
	PMIC_RG_LDO_VSRAM_CPUB_R2R_PDN_DIS,
	PMIC_RG_LDO_VSRAM_CPUB_STB_26M_CKEN_EN,
	PMIC_RG_LDO_VSRAM_CPUB_CK_SW_MODE,
	PMIC_RG_LDO_VSRAM_CPUB_B_STB_FORCE,
	PMIC_RG_LDO_VSRAM_CPUB_L_STB_FORCE,
	PMIC_DA_VSRAM_CPUB_B_EN,
	PMIC_DA_VSRAM_CPUB_B_STB,
	PMIC_DA_VSRAM_CPUB_B_LP,
	PMIC_DA_VSRAM_CPUB_L_EN,
	PMIC_DA_VSRAM_CPUB_L_STB,
	PMIC_DA_VSRAM_CPUB_OCFB_EN,
	PMIC_DA_VSRAM_CPUB_DUMMY_LOAD,
	PMIC_DA_VSRAM_CPUB_VSLEEP_SEL,
	PMIC_DA_VSRAM_CPUB_R2R_PDN,
	PMIC_DA_VSRAM_CPUB_TRACK_NDIS_EN,
	PMIC_DA_VSRAM_CPUB_DVS_UP,
	PMIC_RG_LDO_VSRAM_CPUB_VOSEL_SLEEP,
	PMIC_LDO_VSRAM_CPUB_WDTDBG_VOSEL,
	PMIC_DA_VSRAM_CPUB_VOSEL_GRAY,
	PMIC_DA_VSRAM_CPUB_VOSEL,
	PMIC_RG_LDO_VSRAM_CPUB_SFCHG_RRATE,
	PMIC_RG_LDO_VSRAM_CPUB_SFCHG_REN,
	PMIC_RG_LDO_VSRAM_CPUB_SFCHG_FRATE,
	PMIC_RG_LDO_VSRAM_CPUB_SFCHG_FEN,
	PMIC_RG_LDO_VSRAM_CPUB_DVS_TRANS_TD,
	PMIC_RG_LDO_VSRAM_CPUB_DVS_TRANS_CTRL,
	PMIC_RG_LDO_VSRAM_CPUB_DVS_TRANS_ONCE,
	PMIC_RG_LDO_VSRAM_CPUB_RC0_OP_EN,
	PMIC_RG_LDO_VSRAM_CPUB_RC1_OP_EN,
	PMIC_RG_LDO_VSRAM_CPUB_RC2_OP_EN,
	PMIC_RG_LDO_VSRAM_CPUB_RC3_OP_EN,
	PMIC_RG_LDO_VSRAM_CPUB_RC4_OP_EN,
	PMIC_RG_LDO_VSRAM_CPUB_RC5_OP_EN,
	PMIC_RG_LDO_VSRAM_CPUB_RC6_OP_EN,
	PMIC_RG_LDO_VSRAM_CPUB_RC7_OP_EN,
	PMIC_RG_LDO_VSRAM_CPUB_RC8_OP_EN,
	PMIC_RG_LDO_VSRAM_CPUB_RC9_OP_EN,
	PMIC_RG_LDO_VSRAM_CPUB_RC10_OP_EN,
	PMIC_RG_LDO_VSRAM_CPUB_RC11_OP_EN,
	PMIC_RG_LDO_VSRAM_CPUB_RC12_OP_EN,
	PMIC_RG_LDO_VSRAM_CPUB_RC13_OP_EN,
	PMIC_RG_LDO_VSRAM_CPUB_HW0_OP_EN,
	PMIC_RG_LDO_VSRAM_CPUB_HW1_OP_EN,
	PMIC_RG_LDO_VSRAM_CPUB_HW2_OP_EN,
	PMIC_RG_LDO_VSRAM_CPUB_HW3_OP_EN,
	PMIC_RG_LDO_VSRAM_CPUB_HW4_OP_EN,
	PMIC_RG_LDO_VSRAM_CPUB_HW5_OP_EN,
	PMIC_RG_LDO_VSRAM_CPUB_HW6_OP_EN,
	PMIC_RG_LDO_VSRAM_CPUB_SW_OP_EN,
	PMIC_RG_LDO_VSRAM_CPUB_RC0_OP_CFG,
	PMIC_RG_LDO_VSRAM_CPUB_RC1_OP_CFG,
	PMIC_RG_LDO_VSRAM_CPUB_RC2_OP_CFG,
	PMIC_RG_LDO_VSRAM_CPUB_RC3_OP_CFG,
	PMIC_RG_LDO_VSRAM_CPUB_RC4_OP_CFG,
	PMIC_RG_LDO_VSRAM_CPUB_RC5_OP_CFG,
	PMIC_RG_LDO_VSRAM_CPUB_RC6_OP_CFG,
	PMIC_RG_LDO_VSRAM_CPUB_RC7_OP_CFG,
	PMIC_RG_LDO_VSRAM_CPUB_RC8_OP_CFG,
	PMIC_RG_LDO_VSRAM_CPUB_RC9_OP_CFG,
	PMIC_RG_LDO_VSRAM_CPUB_RC10_OP_CFG,
	PMIC_RG_LDO_VSRAM_CPUB_RC11_OP_CFG,
	PMIC_RG_LDO_VSRAM_CPUB_RC12_OP_CFG,
	PMIC_RG_LDO_VSRAM_CPUB_RC13_OP_CFG,
	PMIC_RG_LDO_VSRAM_CPUB_HW0_OP_CFG,
	PMIC_RG_LDO_VSRAM_CPUB_HW1_OP_CFG,
	PMIC_RG_LDO_VSRAM_CPUB_HW2_OP_CFG,
	PMIC_RG_LDO_VSRAM_CPUB_HW3_OP_CFG,
	PMIC_RG_LDO_VSRAM_CPUB_HW4_OP_CFG,
	PMIC_RG_LDO_VSRAM_CPUB_HW5_OP_CFG,
	PMIC_RG_LDO_VSRAM_CPUB_HW6_OP_CFG,
	PMIC_RG_LDO_VSRAM_CPUB_SW_OP_CFG,
	PMIC_RG_LDO_VSRAM_CPUB_RC0_OP_MODE,
	PMIC_RG_LDO_VSRAM_CPUB_RC1_OP_MODE,
	PMIC_RG_LDO_VSRAM_CPUB_RC2_OP_MODE,
	PMIC_RG_LDO_VSRAM_CPUB_RC3_OP_MODE,
	PMIC_RG_LDO_VSRAM_CPUB_RC4_OP_MODE,
	PMIC_RG_LDO_VSRAM_CPUB_RC5_OP_MODE,
	PMIC_RG_LDO_VSRAM_CPUB_RC6_OP_MODE,
	PMIC_RG_LDO_VSRAM_CPUB_RC7_OP_MODE,
	PMIC_RG_LDO_VSRAM_CPUB_RC8_OP_MODE,
	PMIC_RG_LDO_VSRAM_CPUB_RC9_OP_MODE,
	PMIC_RG_LDO_VSRAM_CPUB_RC10_OP_MODE,
	PMIC_RG_LDO_VSRAM_CPUB_RC11_OP_MODE,
	PMIC_RG_LDO_VSRAM_CPUB_RC12_OP_MODE,
	PMIC_RG_LDO_VSRAM_CPUB_RC13_OP_MODE,
	PMIC_RG_LDO_VSRAM_CPUB_HW0_OP_MODE,
	PMIC_RG_LDO_VSRAM_CPUB_HW1_OP_MODE,
	PMIC_RG_LDO_VSRAM_CPUB_HW2_OP_MODE,
	PMIC_RG_LDO_VSRAM_CPUB_HW3_OP_MODE,
	PMIC_RG_LDO_VSRAM_CPUB_HW4_OP_MODE,
	PMIC_RG_LDO_VSRAM_CPUB_HW5_OP_MODE,
	PMIC_RG_LDO_VSRAM_CPUB_HW6_OP_MODE,
	PMIC_RG_LDO_VSRAM_CPUM_EN,
	PMIC_RG_LDO_VSRAM_CPUM_LP,
	PMIC_RG_LDO_VSRAM_CPUM_STBTD,
	PMIC_RG_LDO_VSRAM_CPUM_ULP,
	PMIC_RG_LDO_VSRAM_CPUM_ONLV_EN,
	PMIC_RG_LDO_VSRAM_CPUM_OCFB_EN,
	PMIC_RG_LDO_VSRAM_CPUM_OC_MODE,
	PMIC_RG_LDO_VSRAM_CPUM_OC_TSEL,
	PMIC_RG_LDO_VSRAM_CPUM_DUMMY_LOAD,
	PMIC_RG_LDO_VSRAM_CPUM_R2R_PDN_DIS,
	PMIC_RG_LDO_VSRAM_CPUM_STB_26M_CKEN_EN,
	PMIC_RG_LDO_VSRAM_CPUM_CK_SW_MODE,
	PMIC_RG_LDO_VSRAM_CPUM_B_STB_FORCE,
	PMIC_RG_LDO_VSRAM_CPUM_L_STB_FORCE,
	PMIC_DA_VSRAM_CPUM_B_EN,
	PMIC_DA_VSRAM_CPUM_B_STB,
	PMIC_DA_VSRAM_CPUM_B_LP,
	PMIC_DA_VSRAM_CPUM_L_EN,
	PMIC_DA_VSRAM_CPUM_L_STB,
	PMIC_DA_VSRAM_CPUM_OCFB_EN,
	PMIC_DA_VSRAM_CPUM_DUMMY_LOAD,
	PMIC_DA_VSRAM_CPUM_VSLEEP_SEL,
	PMIC_DA_VSRAM_CPUM_R2R_PDN,
	PMIC_DA_VSRAM_CPUM_TRACK_NDIS_EN,
	PMIC_DA_VSRAM_CPUM_DVS_UP,
	PMIC_RG_LDO_VSRAM_CPUM_VOSEL_SLEEP,
	PMIC_LDO_VSRAM_CPUM_WDTDBG_VOSEL,
	PMIC_DA_VSRAM_CPUM_VOSEL_GRAY,
	PMIC_DA_VSRAM_CPUM_VOSEL,
	PMIC_RG_LDO_VSRAM_CPUM_SFCHG_RRATE,
	PMIC_RG_LDO_VSRAM_CPUM_SFCHG_REN,
	PMIC_RG_LDO_VSRAM_CPUM_SFCHG_FRATE,
	PMIC_RG_LDO_VSRAM_CPUM_SFCHG_FEN,
	PMIC_RG_LDO_VSRAM_CPUM_DVS_TRANS_TD,
	PMIC_RG_LDO_VSRAM_CPUM_DVS_TRANS_CTRL,
	PMIC_RG_LDO_VSRAM_CPUM_DVS_TRANS_ONCE,
	PMIC_RG_LDO_VSRAM_CPUM_RC0_OP_EN,
	PMIC_RG_LDO_VSRAM_CPUM_RC1_OP_EN,
	PMIC_RG_LDO_VSRAM_CPUM_RC2_OP_EN,
	PMIC_RG_LDO_VSRAM_CPUM_RC3_OP_EN,
	PMIC_RG_LDO_VSRAM_CPUM_RC4_OP_EN,
	PMIC_RG_LDO_VSRAM_CPUM_RC5_OP_EN,
	PMIC_RG_LDO_VSRAM_CPUM_RC6_OP_EN,
	PMIC_RG_LDO_VSRAM_CPUM_RC7_OP_EN,
	PMIC_RG_LDO_VSRAM_CPUM_RC8_OP_EN,
	PMIC_RG_LDO_VSRAM_CPUM_RC9_OP_EN,
	PMIC_RG_LDO_VSRAM_CPUM_RC10_OP_EN,
	PMIC_RG_LDO_VSRAM_CPUM_RC11_OP_EN,
	PMIC_RG_LDO_VSRAM_CPUM_RC12_OP_EN,
	PMIC_RG_LDO_VSRAM_CPUM_RC13_OP_EN,
	PMIC_RG_LDO_VSRAM_CPUM_HW0_OP_EN,
	PMIC_RG_LDO_VSRAM_CPUM_HW1_OP_EN,
	PMIC_RG_LDO_VSRAM_CPUM_HW2_OP_EN,
	PMIC_RG_LDO_VSRAM_CPUM_HW3_OP_EN,
	PMIC_RG_LDO_VSRAM_CPUM_HW4_OP_EN,
	PMIC_RG_LDO_VSRAM_CPUM_HW5_OP_EN,
	PMIC_RG_LDO_VSRAM_CPUM_HW6_OP_EN,
	PMIC_RG_LDO_VSRAM_CPUM_SW_OP_EN,
	PMIC_RG_LDO_VSRAM_CPUM_RC0_OP_CFG,
	PMIC_RG_LDO_VSRAM_CPUM_RC1_OP_CFG,
	PMIC_RG_LDO_VSRAM_CPUM_RC2_OP_CFG,
	PMIC_RG_LDO_VSRAM_CPUM_RC3_OP_CFG,
	PMIC_RG_LDO_VSRAM_CPUM_RC4_OP_CFG,
	PMIC_RG_LDO_VSRAM_CPUM_RC5_OP_CFG,
	PMIC_RG_LDO_VSRAM_CPUM_RC6_OP_CFG,
	PMIC_RG_LDO_VSRAM_CPUM_RC7_OP_CFG,
	PMIC_RG_LDO_VSRAM_CPUM_RC8_OP_CFG,
	PMIC_RG_LDO_VSRAM_CPUM_RC9_OP_CFG,
	PMIC_RG_LDO_VSRAM_CPUM_RC10_OP_CFG,
	PMIC_RG_LDO_VSRAM_CPUM_RC11_OP_CFG,
	PMIC_RG_LDO_VSRAM_CPUM_RC12_OP_CFG,
	PMIC_RG_LDO_VSRAM_CPUM_RC13_OP_CFG,
	PMIC_RG_LDO_VSRAM_CPUM_HW0_OP_CFG,
	PMIC_RG_LDO_VSRAM_CPUM_HW1_OP_CFG,
	PMIC_RG_LDO_VSRAM_CPUM_HW2_OP_CFG,
	PMIC_RG_LDO_VSRAM_CPUM_HW3_OP_CFG,
	PMIC_RG_LDO_VSRAM_CPUM_HW4_OP_CFG,
	PMIC_RG_LDO_VSRAM_CPUM_HW5_OP_CFG,
	PMIC_RG_LDO_VSRAM_CPUM_HW6_OP_CFG,
	PMIC_RG_LDO_VSRAM_CPUM_SW_OP_CFG,
	PMIC_RG_LDO_VSRAM_CPUM_RC0_OP_MODE,
	PMIC_RG_LDO_VSRAM_CPUM_RC1_OP_MODE,
	PMIC_RG_LDO_VSRAM_CPUM_RC2_OP_MODE,
	PMIC_RG_LDO_VSRAM_CPUM_RC3_OP_MODE,
	PMIC_RG_LDO_VSRAM_CPUM_RC4_OP_MODE,
	PMIC_RG_LDO_VSRAM_CPUM_RC5_OP_MODE,
	PMIC_RG_LDO_VSRAM_CPUM_RC6_OP_MODE,
	PMIC_RG_LDO_VSRAM_CPUM_RC7_OP_MODE,
	PMIC_RG_LDO_VSRAM_CPUM_RC8_OP_MODE,
	PMIC_RG_LDO_VSRAM_CPUM_RC9_OP_MODE,
	PMIC_RG_LDO_VSRAM_CPUM_RC10_OP_MODE,
	PMIC_RG_LDO_VSRAM_CPUM_RC11_OP_MODE,
	PMIC_RG_LDO_VSRAM_CPUM_RC12_OP_MODE,
	PMIC_RG_LDO_VSRAM_CPUM_RC13_OP_MODE,
	PMIC_RG_LDO_VSRAM_CPUM_HW0_OP_MODE,
	PMIC_RG_LDO_VSRAM_CPUM_HW1_OP_MODE,
	PMIC_RG_LDO_VSRAM_CPUM_HW2_OP_MODE,
	PMIC_RG_LDO_VSRAM_CPUM_HW3_OP_MODE,
	PMIC_RG_LDO_VSRAM_CPUM_HW4_OP_MODE,
	PMIC_RG_LDO_VSRAM_CPUM_HW5_OP_MODE,
	PMIC_RG_LDO_VSRAM_CPUM_HW6_OP_MODE,
	PMIC_LDO_VSRAM3_ANA_ID,
	PMIC_LDO_VSRAM3_DIG_ID,
	PMIC_LDO_VSRAM3_ANA_MINOR_REV,
	PMIC_LDO_VSRAM3_ANA_MAJOR_REV,
	PMIC_LDO_VSRAM3_DIG_MINOR_REV,
	PMIC_LDO_VSRAM3_DIG_MAJOR_REV,
	PMIC_LDO_VSRAM3_DSN_CBS,
	PMIC_LDO_VSRAM3_DSN_BIX,
	PMIC_LDO_VSRAM3_DSN_ESP,
	PMIC_LDO_VSRAM3_DSN_FPI,
	PMIC_RG_LDO_VSRAM_CPUL_EN,
	PMIC_RG_LDO_VSRAM_CPUL_LP,
	PMIC_RG_LDO_VSRAM_CPUL_STBTD,
	PMIC_RG_LDO_VSRAM_CPUL_ULP,
	PMIC_RG_LDO_VSRAM_CPUL_ONLV_EN,
	PMIC_RG_LDO_VSRAM_CPUL_OCFB_EN,
	PMIC_RG_LDO_VSRAM_CPUL_OC_MODE,
	PMIC_RG_LDO_VSRAM_CPUL_OC_TSEL,
	PMIC_RG_LDO_VSRAM_CPUL_DUMMY_LOAD,
	PMIC_RG_LDO_VSRAM_CPUL_R2R_PDN_DIS,
	PMIC_RG_LDO_VSRAM_CPUL_STB_26M_CKEN_EN,
	PMIC_RG_LDO_VSRAM_CPUL_CK_SW_MODE,
	PMIC_RG_LDO_VSRAM_CPUL_B_STB_FORCE,
	PMIC_RG_LDO_VSRAM_CPUL_L_STB_FORCE,
	PMIC_DA_VSRAM_CPUL_B_EN,
	PMIC_DA_VSRAM_CPUL_B_STB,
	PMIC_DA_VSRAM_CPUL_B_LP,
	PMIC_DA_VSRAM_CPUL_L_EN,
	PMIC_DA_VSRAM_CPUL_L_STB,
	PMIC_DA_VSRAM_CPUL_OCFB_EN,
	PMIC_DA_VSRAM_CPUL_DUMMY_LOAD,
	PMIC_DA_VSRAM_CPUL_VSLEEP_SEL,
	PMIC_DA_VSRAM_CPUL_R2R_PDN,
	PMIC_DA_VSRAM_CPUL_TRACK_NDIS_EN,
	PMIC_DA_VSRAM_CPUL_DVS_UP,
	PMIC_RG_LDO_VSRAM_CPUL_VOSEL_SLEEP,
	PMIC_LDO_VSRAM_CPUL_WDTDBG_VOSEL,
	PMIC_DA_VSRAM_CPUL_VOSEL_GRAY,
	PMIC_DA_VSRAM_CPUL_VOSEL,
	PMIC_RG_LDO_VSRAM_CPUL_SFCHG_RRATE,
	PMIC_RG_LDO_VSRAM_CPUL_SFCHG_REN,
	PMIC_RG_LDO_VSRAM_CPUL_SFCHG_FRATE,
	PMIC_RG_LDO_VSRAM_CPUL_SFCHG_FEN,
	PMIC_RG_LDO_VSRAM_CPUL_DVS_TRANS_TD,
	PMIC_RG_LDO_VSRAM_CPUL_DVS_TRANS_CTRL,
	PMIC_RG_LDO_VSRAM_CPUL_DVS_TRANS_ONCE,
	PMIC_RG_LDO_VSRAM_CPUL_RC0_OP_EN,
	PMIC_RG_LDO_VSRAM_CPUL_RC1_OP_EN,
	PMIC_RG_LDO_VSRAM_CPUL_RC2_OP_EN,
	PMIC_RG_LDO_VSRAM_CPUL_RC3_OP_EN,
	PMIC_RG_LDO_VSRAM_CPUL_RC4_OP_EN,
	PMIC_RG_LDO_VSRAM_CPUL_RC5_OP_EN,
	PMIC_RG_LDO_VSRAM_CPUL_RC6_OP_EN,
	PMIC_RG_LDO_VSRAM_CPUL_RC7_OP_EN,
	PMIC_RG_LDO_VSRAM_CPUL_RC8_OP_EN,
	PMIC_RG_LDO_VSRAM_CPUL_RC9_OP_EN,
	PMIC_RG_LDO_VSRAM_CPUL_RC10_OP_EN,
	PMIC_RG_LDO_VSRAM_CPUL_RC11_OP_EN,
	PMIC_RG_LDO_VSRAM_CPUL_RC12_OP_EN,
	PMIC_RG_LDO_VSRAM_CPUL_RC13_OP_EN,
	PMIC_RG_LDO_VSRAM_CPUL_HW0_OP_EN,
	PMIC_RG_LDO_VSRAM_CPUL_HW1_OP_EN,
	PMIC_RG_LDO_VSRAM_CPUL_HW2_OP_EN,
	PMIC_RG_LDO_VSRAM_CPUL_HW3_OP_EN,
	PMIC_RG_LDO_VSRAM_CPUL_HW4_OP_EN,
	PMIC_RG_LDO_VSRAM_CPUL_HW5_OP_EN,
	PMIC_RG_LDO_VSRAM_CPUL_HW6_OP_EN,
	PMIC_RG_LDO_VSRAM_CPUL_SW_OP_EN,
	PMIC_RG_LDO_VSRAM_CPUL_RC0_OP_CFG,
	PMIC_RG_LDO_VSRAM_CPUL_RC1_OP_CFG,
	PMIC_RG_LDO_VSRAM_CPUL_RC2_OP_CFG,
	PMIC_RG_LDO_VSRAM_CPUL_RC3_OP_CFG,
	PMIC_RG_LDO_VSRAM_CPUL_RC4_OP_CFG,
	PMIC_RG_LDO_VSRAM_CPUL_RC5_OP_CFG,
	PMIC_RG_LDO_VSRAM_CPUL_RC6_OP_CFG,
	PMIC_RG_LDO_VSRAM_CPUL_RC7_OP_CFG,
	PMIC_RG_LDO_VSRAM_CPUL_RC8_OP_CFG,
	PMIC_RG_LDO_VSRAM_CPUL_RC9_OP_CFG,
	PMIC_RG_LDO_VSRAM_CPUL_RC10_OP_CFG,
	PMIC_RG_LDO_VSRAM_CPUL_RC11_OP_CFG,
	PMIC_RG_LDO_VSRAM_CPUL_RC12_OP_CFG,
	PMIC_RG_LDO_VSRAM_CPUL_RC13_OP_CFG,
	PMIC_RG_LDO_VSRAM_CPUL_HW0_OP_CFG,
	PMIC_RG_LDO_VSRAM_CPUL_HW1_OP_CFG,
	PMIC_RG_LDO_VSRAM_CPUL_HW2_OP_CFG,
	PMIC_RG_LDO_VSRAM_CPUL_HW3_OP_CFG,
	PMIC_RG_LDO_VSRAM_CPUL_HW4_OP_CFG,
	PMIC_RG_LDO_VSRAM_CPUL_HW5_OP_CFG,
	PMIC_RG_LDO_VSRAM_CPUL_HW6_OP_CFG,
	PMIC_RG_LDO_VSRAM_CPUL_SW_OP_CFG,
	PMIC_RG_LDO_VSRAM_CPUL_RC0_OP_MODE,
	PMIC_RG_LDO_VSRAM_CPUL_RC1_OP_MODE,
	PMIC_RG_LDO_VSRAM_CPUL_RC2_OP_MODE,
	PMIC_RG_LDO_VSRAM_CPUL_RC3_OP_MODE,
	PMIC_RG_LDO_VSRAM_CPUL_RC4_OP_MODE,
	PMIC_RG_LDO_VSRAM_CPUL_RC5_OP_MODE,
	PMIC_RG_LDO_VSRAM_CPUL_RC6_OP_MODE,
	PMIC_RG_LDO_VSRAM_CPUL_RC7_OP_MODE,
	PMIC_RG_LDO_VSRAM_CPUL_RC8_OP_MODE,
	PMIC_RG_LDO_VSRAM_CPUL_RC9_OP_MODE,
	PMIC_RG_LDO_VSRAM_CPUL_RC10_OP_MODE,
	PMIC_RG_LDO_VSRAM_CPUL_RC11_OP_MODE,
	PMIC_RG_LDO_VSRAM_CPUL_RC12_OP_MODE,
	PMIC_RG_LDO_VSRAM_CPUL_RC13_OP_MODE,
	PMIC_RG_LDO_VSRAM_CPUL_HW0_OP_MODE,
	PMIC_RG_LDO_VSRAM_CPUL_HW1_OP_MODE,
	PMIC_RG_LDO_VSRAM_CPUL_HW2_OP_MODE,
	PMIC_RG_LDO_VSRAM_CPUL_HW3_OP_MODE,
	PMIC_RG_LDO_VSRAM_CPUL_HW4_OP_MODE,
	PMIC_RG_LDO_VSRAM_CPUL_HW5_OP_MODE,
	PMIC_RG_LDO_VSRAM_CPUL_HW6_OP_MODE,
	PMIC_RG_LDO_VSRAM_APU_EN,
	PMIC_RG_LDO_VSRAM_APU_LP,
	PMIC_RG_LDO_VSRAM_APU_STBTD,
	PMIC_RG_LDO_VSRAM_APU_ULP,
	PMIC_RG_LDO_VSRAM_APU_ONLV_EN,
	PMIC_RG_LDO_VSRAM_APU_OCFB_EN,
	PMIC_RG_LDO_VSRAM_APU_OC_MODE,
	PMIC_RG_LDO_VSRAM_APU_OC_TSEL,
	PMIC_RG_LDO_VSRAM_APU_DUMMY_LOAD,
	PMIC_RG_LDO_VSRAM_APU_R2R_PDN_DIS,
	PMIC_RG_LDO_VSRAM_APU_STB_26M_CKEN_EN,
	PMIC_RG_LDO_VSRAM_APU_CK_SW_MODE,
	PMIC_RG_LDO_VSRAM_APU_B_STB_FORCE,
	PMIC_RG_LDO_VSRAM_APU_L_STB_FORCE,
	PMIC_DA_VSRAM_APU_B_EN,
	PMIC_DA_VSRAM_APU_B_STB,
	PMIC_DA_VSRAM_APU_B_LP,
	PMIC_DA_VSRAM_APU_L_EN,
	PMIC_DA_VSRAM_APU_L_STB,
	PMIC_DA_VSRAM_APU_OCFB_EN,
	PMIC_DA_VSRAM_APU_DUMMY_LOAD,
	PMIC_DA_VSRAM_APU_VSLEEP_SEL,
	PMIC_DA_VSRAM_APU_R2R_PDN,
	PMIC_DA_VSRAM_APU_TRACK_NDIS_EN,
	PMIC_DA_VSRAM_APU_DVS_UP,
	PMIC_RG_LDO_VSRAM_APU_VOSEL_SLEEP,
	PMIC_LDO_VSRAM_APU_WDTDBG_VOSEL,
	PMIC_DA_VSRAM_APU_VOSEL_GRAY,
	PMIC_DA_VSRAM_APU_VOSEL,
	PMIC_RG_LDO_VSRAM_APU_SFCHG_RRATE,
	PMIC_RG_LDO_VSRAM_APU_SFCHG_REN,
	PMIC_RG_LDO_VSRAM_APU_SFCHG_FRATE,
	PMIC_RG_LDO_VSRAM_APU_SFCHG_FEN,
	PMIC_RG_LDO_VSRAM_APU_DVS_TRANS_TD,
	PMIC_RG_LDO_VSRAM_APU_DVS_TRANS_CTRL,
	PMIC_RG_LDO_VSRAM_APU_DVS_TRANS_ONCE,
	PMIC_RG_LDO_VSRAM_APU_RC0_OP_EN,
	PMIC_RG_LDO_VSRAM_APU_RC1_OP_EN,
	PMIC_RG_LDO_VSRAM_APU_RC2_OP_EN,
	PMIC_RG_LDO_VSRAM_APU_RC3_OP_EN,
	PMIC_RG_LDO_VSRAM_APU_RC4_OP_EN,
	PMIC_RG_LDO_VSRAM_APU_RC5_OP_EN,
	PMIC_RG_LDO_VSRAM_APU_RC6_OP_EN,
	PMIC_RG_LDO_VSRAM_APU_RC7_OP_EN,
	PMIC_RG_LDO_VSRAM_APU_RC8_OP_EN,
	PMIC_RG_LDO_VSRAM_APU_RC9_OP_EN,
	PMIC_RG_LDO_VSRAM_APU_RC10_OP_EN,
	PMIC_RG_LDO_VSRAM_APU_RC11_OP_EN,
	PMIC_RG_LDO_VSRAM_APU_RC12_OP_EN,
	PMIC_RG_LDO_VSRAM_APU_RC13_OP_EN,
	PMIC_RG_LDO_VSRAM_APU_HW0_OP_EN,
	PMIC_RG_LDO_VSRAM_APU_HW1_OP_EN,
	PMIC_RG_LDO_VSRAM_APU_HW2_OP_EN,
	PMIC_RG_LDO_VSRAM_APU_HW3_OP_EN,
	PMIC_RG_LDO_VSRAM_APU_HW4_OP_EN,
	PMIC_RG_LDO_VSRAM_APU_HW5_OP_EN,
	PMIC_RG_LDO_VSRAM_APU_HW6_OP_EN,
	PMIC_RG_LDO_VSRAM_APU_SW_OP_EN,
	PMIC_RG_LDO_VSRAM_APU_RC0_OP_CFG,
	PMIC_RG_LDO_VSRAM_APU_RC1_OP_CFG,
	PMIC_RG_LDO_VSRAM_APU_RC2_OP_CFG,
	PMIC_RG_LDO_VSRAM_APU_RC3_OP_CFG,
	PMIC_RG_LDO_VSRAM_APU_RC4_OP_CFG,
	PMIC_RG_LDO_VSRAM_APU_RC5_OP_CFG,
	PMIC_RG_LDO_VSRAM_APU_RC6_OP_CFG,
	PMIC_RG_LDO_VSRAM_APU_RC7_OP_CFG,
	PMIC_RG_LDO_VSRAM_APU_RC8_OP_CFG,
	PMIC_RG_LDO_VSRAM_APU_RC9_OP_CFG,
	PMIC_RG_LDO_VSRAM_APU_RC10_OP_CFG,
	PMIC_RG_LDO_VSRAM_APU_RC11_OP_CFG,
	PMIC_RG_LDO_VSRAM_APU_RC12_OP_CFG,
	PMIC_RG_LDO_VSRAM_APU_RC13_OP_CFG,
	PMIC_RG_LDO_VSRAM_APU_HW0_OP_CFG,
	PMIC_RG_LDO_VSRAM_APU_HW1_OP_CFG,
	PMIC_RG_LDO_VSRAM_APU_HW2_OP_CFG,
	PMIC_RG_LDO_VSRAM_APU_HW3_OP_CFG,
	PMIC_RG_LDO_VSRAM_APU_HW4_OP_CFG,
	PMIC_RG_LDO_VSRAM_APU_HW5_OP_CFG,
	PMIC_RG_LDO_VSRAM_APU_HW6_OP_CFG,
	PMIC_RG_LDO_VSRAM_APU_SW_OP_CFG,
	PMIC_RG_LDO_VSRAM_APU_RC0_OP_MODE,
	PMIC_RG_LDO_VSRAM_APU_RC1_OP_MODE,
	PMIC_RG_LDO_VSRAM_APU_RC2_OP_MODE,
	PMIC_RG_LDO_VSRAM_APU_RC3_OP_MODE,
	PMIC_RG_LDO_VSRAM_APU_RC4_OP_MODE,
	PMIC_RG_LDO_VSRAM_APU_RC5_OP_MODE,
	PMIC_RG_LDO_VSRAM_APU_RC6_OP_MODE,
	PMIC_RG_LDO_VSRAM_APU_RC7_OP_MODE,
	PMIC_RG_LDO_VSRAM_APU_RC8_OP_MODE,
	PMIC_RG_LDO_VSRAM_APU_RC9_OP_MODE,
	PMIC_RG_LDO_VSRAM_APU_RC10_OP_MODE,
	PMIC_RG_LDO_VSRAM_APU_RC11_OP_MODE,
	PMIC_RG_LDO_VSRAM_APU_RC12_OP_MODE,
	PMIC_RG_LDO_VSRAM_APU_RC13_OP_MODE,
	PMIC_RG_LDO_VSRAM_APU_HW0_OP_MODE,
	PMIC_RG_LDO_VSRAM_APU_HW1_OP_MODE,
	PMIC_RG_LDO_VSRAM_APU_HW2_OP_MODE,
	PMIC_RG_LDO_VSRAM_APU_HW3_OP_MODE,
	PMIC_RG_LDO_VSRAM_APU_HW4_OP_MODE,
	PMIC_RG_LDO_VSRAM_APU_HW5_OP_MODE,
	PMIC_RG_LDO_VSRAM_APU_HW6_OP_MODE,
	PMIC_LDO_ANA0_ANA_ID,
	PMIC_LDO_ANA0_DIG_ID,
	PMIC_LDO_ANA0_ANA_MINOR_REV,
	PMIC_LDO_ANA0_ANA_MAJOR_REV,
	PMIC_LDO_ANA0_DIG_MINOR_REV,
	PMIC_LDO_ANA0_DIG_MAJOR_REV,
	PMIC_LDO_ANA0_CBS,
	PMIC_LDO_ANA0_BIX,
	PMIC_LDO_ANA0_ESP,
	PMIC_LDO_ANA0_FPI,
	PMIC_LDO_ANA0_DXI,
	PMIC_RG_VTREF18_VOCAL,
	PMIC_RG_VTREF18_VOSEL,
	PMIC_RG_VTREF18_NDIS_EN,
	PMIC_RG_VTREF18_RSV_1,
	PMIC_RG_VTREF18_OC_LP_EN,
	PMIC_RG_VTREF18_ULP_IQ_CLAMP_EN,
	PMIC_RG_VTREF18_ULP_BIASX2_EN,
	PMIC_RG_VTREF18_MEASURE_FT_EN,
	PMIC_RGS_VTREF18_OC_STATUS,
	PMIC_RG_VTREF18_NDIS_SEL,
	PMIC_RGS_VTREF18_PG_STATUS,
	PMIC_RG_VAUX18_VOCAL,
	PMIC_RG_VAUX18_VOSEL,
	PMIC_RG_VAUX18_NDIS_EN,
	PMIC_RG_VAUX18_RSV_1,
	PMIC_RG_VAUX18_OC_LP_EN,
	PMIC_RG_VAUX18_ULP_IQ_CLAMP_EN,
	PMIC_RG_VAUX18_ULP_BIASX2_EN,
	PMIC_RG_VAUX18_MEASURE_FT_EN,
	PMIC_RGS_VAUX18_OC_STATUS,
	PMIC_RG_VAUX18_NDIS_SEL,
	PMIC_RGS_VAUX18_PG_STATUS,
	PMIC_RG_VEMC_STB_SEL,
	PMIC_RG_VEMC_NDIS_EN,
	PMIC_RG_VEMC_RSV_1,
	PMIC_RG_VEMC_RSV_0,
	PMIC_RG_VEMC_OC_LP_EN,
	PMIC_RG_VEMC_MEASURE_FT_EN,
	PMIC_RGS_VEMC_OC_STATUS,
	PMIC_RG_VEMC_ULP_IQ_CLAMP_EN,
	PMIC_RG_VEMC_NDIS_SEL,
	PMIC_RGS_VEMC_PG_STATUS,
	PMIC_RG_ADLDO_RSV,
	PMIC_RG_ADLDO_MUX_OUT_PULL_L_EN,
	PMIC_RG_VCN15_VOCAL,
	PMIC_RG_VCN15_VOSEL,
	PMIC_RG_VCN15_NDIS_EN,
	PMIC_RG_VCN15_RSV_1,
	PMIC_RG_VCN15_OC_LP_EN,
	PMIC_RG_VCN15_ULP_IQ_CLAMP_EN,
	PMIC_RG_VCN15_ULP_BIASX2_EN,
	PMIC_RG_VCN15_MEASURE_FT_EN,
	PMIC_RGS_VCN15_OC_STATUS,
	PMIC_RG_VCN15_NDIS_SEL,
	PMIC_RGS_VCN15_PG_STATUS,
	PMIC_RG_VUFS18_VOCAL,
	PMIC_RG_VUFS18_VOSEL,
	PMIC_RG_VUFS18_NDIS_EN,
	PMIC_RG_VUFS18_RSV_1,
	PMIC_RG_VUFS18_OC_LP_EN,
	PMIC_RG_VUFS18_ULP_IQ_CLAMP_EN,
	PMIC_RG_VUFS18_ULP_BIASX2_EN,
	PMIC_RG_VUFS18_MEASURE_FT_EN,
	PMIC_RGS_VUFS18_OC_STATUS,
	PMIC_RG_VUFS18_NDIS_SEL,
	PMIC_RGS_VUFS18_PG_STATUS,
	PMIC_RG_VIO18_VOCAL,
	PMIC_RG_VIO18_VOSEL,
	PMIC_RG_VIO18_NDIS_EN,
	PMIC_RG_VIO18_RSV_1,
	PMIC_RG_VIO18_OC_LP_EN,
	PMIC_RG_VIO18_ULP_IQ_CLAMP_EN,
	PMIC_RG_VIO18_ULP_BIASX2_EN,
	PMIC_RG_VIO18_MEASURE_FT_EN,
	PMIC_RGS_VIO18_OC_STATUS,
	PMIC_RG_VIO18_NDIS_SEL,
	PMIC_RGS_VIO18_PG_STATUS,
	PMIC_RG_VM18_VOCAL,
	PMIC_RG_VM18_VOCAL_F,
	PMIC_RG_VM18_VOSEL,
	PMIC_RG_VM18_NDIS_EN,
	PMIC_RG_VM18_RSV_1,
	PMIC_RG_VM18_OC_LP_EN,
	PMIC_RG_VM18_ULP_IQ_CLAMP_EN,
	PMIC_RG_VM18_ULP_BIASX2_EN,
	PMIC_RG_VM18_MEASURE_FT_EN,
	PMIC_RGS_VM18_OC_STATUS,
	PMIC_RG_VM18_NDIS_SEL,
	PMIC_RGS_VM18_PG_STATUS,
	PMIC_RG_VA15_VOCAL,
	PMIC_RG_VA15_VOSEL,
	PMIC_RG_VA15_NDIS_EN,
	PMIC_RG_VA15_RSV_1,
	PMIC_RG_VA15_OC_LP_EN,
	PMIC_RG_VA15_ULP_IQ_CLAMP_EN,
	PMIC_RG_VA15_ULP_BIASX2_EN,
	PMIC_RG_VA15_MEASURE_FT_EN,
	PMIC_RGS_VA15_OC_STATUS,
	PMIC_RG_VA15_NDIS_SEL,
	PMIC_RGS_VA15_PG_STATUS,
	PMIC_RG_VRF18_VOCAL,
	PMIC_RG_VRF18_VOSEL,
	PMIC_RG_VRF18_NDIS_EN,
	PMIC_RG_VRF18_RSV_1,
	PMIC_RG_VRF18_OC_LP_EN,
	PMIC_RG_VRF18_ULP_IQ_CLAMP_EN,
	PMIC_RG_VRF18_ULP_BIASX2_EN,
	PMIC_RG_VRF18_MEASURE_FT_EN,
	PMIC_RGS_VRF18_OC_STATUS,
	PMIC_RG_VRF18_NDIS_SEL,
	PMIC_RGS_VRF18_PG_STATUS,
	PMIC_RG_VRFIO18_VOCAL,
	PMIC_RG_VRFIO18_VOSEL,
	PMIC_RG_VRFIO18_NDIS_EN,
	PMIC_RG_VRFIO18_RSV_1,
	PMIC_RG_VRFIO18_OC_LP_EN,
	PMIC_RG_VRFIO18_ULP_IQ_CLAMP_EN,
	PMIC_RG_VRFIO18_ULP_BIASX2_EN,
	PMIC_RG_VRFIO18_MEASURE_FT_EN,
	PMIC_RGS_VRFIO18_OC_STATUS,
	PMIC_RG_VRFIO18_NDIS_SEL,
	PMIC_RGS_VRFIO18_PG_STATUS,
	PMIC_RG_SLDO20_RSV,
	PMIC_RG_SLDO20_MUX_OUT_PULL_L_EN,
	PMIC_RG_VIO075_RSV_H,
	PMIC_RG_VIO075_RSV_L,
	PMIC_RG_VIO075_NDIS_EN,
	PMIC_RGS_VIO075_OC_STATUS,
	PMIC_RGS_VIO075_PG_STATUS,
	PMIC_RG_VIO075_CAL,
	PMIC_RG_VIO075_VOSEL,
	PMIC_LDO_ANA0_ELR_LEN,
	PMIC_RG_VTREF18_VO_F_TRIM,
	PMIC_RG_VTREF18_VOTRIM,
	PMIC_RG_VTREF18_OC_TRIM,
	PMIC_RG_VAUX18_VO_F_TRIM,
	PMIC_RG_VAUX18_VOTRIM,
	PMIC_RG_VAUX18_OC_TRIM,
	PMIC_RG_VCN15_VO_F_TRIM,
	PMIC_RG_VCN15_VOTRIM,
	PMIC_RG_VCN15_OC_TRIM,
	PMIC_RG_VUFS18_VO_F_TRIM,
	PMIC_RG_VUFS18_VOTRIM,
	PMIC_RG_VUFS18_OC_TRIM,
	PMIC_RG_VIO18_VO_F_TRIM,
	PMIC_RG_VIO18_VOTRIM,
	PMIC_RG_VIO18_OC_TRIM,
	PMIC_RG_VM18_VO_F_TRIM,
	PMIC_RG_VM18_VOTRIM,
	PMIC_RG_VM18_OC_TRIM,
	PMIC_RG_VA15_VO_F_TRIM,
	PMIC_RG_VA15_VOTRIM,
	PMIC_RG_VA15_OC_TRIM,
	PMIC_RG_VRF18_VO_F_TRIM,
	PMIC_RG_VRF18_VOTRIM,
	PMIC_RG_VRF18_OC_TRIM,
	PMIC_RG_VRFIO18_VO_F_TRIM,
	PMIC_RG_VRFIO18_VOTRIM,
	PMIC_RG_VRFIO18_OC_TRIM,
	PMIC_RG_VIO075_VOTRIM,
	PMIC_RG_VEMC_OC_TRIM,
	PMIC_LDO_ANA1_ANA_ID,
	PMIC_LDO_ANA1_DIG_ID,
	PMIC_LDO_ANA1_ANA_MINOR_REV,
	PMIC_LDO_ANA1_ANA_MAJOR_REV,
	PMIC_LDO_ANA1_DIG_MINOR_REV,
	PMIC_LDO_ANA1_DIG_MAJOR_REV,
	PMIC_LDO_ANA1_CBS,
	PMIC_LDO_ANA1_BIX,
	PMIC_LDO_ANA1_ESP,
	PMIC_LDO_ANA1_FPI,
	PMIC_LDO_ANA1_DXI,
	PMIC_RG_VCN13_VOCAL,
	PMIC_RG_VCN13_NDIS_EN,
	PMIC_RG_VCN13_RSV_0,
	PMIC_RG_VCN13_RSV_1,
	PMIC_RG_VCN13_OC_LP_EN,
	PMIC_RG_VCN13_ULP_IQ_CLAMP_EN,
	PMIC_RG_VCN13_ULP_BIASX2_EN,
	PMIC_RG_VCN13_MEASURE_FT_EN,
	PMIC_RGS_VCN13_OC_STATUS,
	PMIC_RG_VCN13_NDIS_SEL,
	PMIC_RGS_VCN13_PG_STATUS,
	PMIC_RG_VSRAM_CPUB_NDIS_EN,
	PMIC_RG_VSRAM_CPUB_RSV_1,
	PMIC_RG_VSRAM_CPUB_NDIS_PLCUR,
	PMIC_RG_VSRAM_CPUB_OC_LP_EN,
	PMIC_RG_VSRAM_CPUB_ULP_IQ_CLAMP_EN,
	PMIC_RG_VSRAM_CPUB_ULP_BIASX2_EN,
	PMIC_RG_VSRAM_CPUB_MEASURE_FT_EN,
	PMIC_RGS_VSRAM_CPUB_OC_STATUS,
	PMIC_RG_VSRAM_CPUB_NDIS_SEL,
	PMIC_RGS_VSRAM_CPUB_PG_STATUS,
	PMIC_RG_VSRAM_CPUM_NDIS_EN,
	PMIC_RG_VSRAM_CPUM_RSV_1,
	PMIC_RG_VSRAM_CPUM_NDIS_PLCUR,
	PMIC_RG_VSRAM_CPUM_OC_LP_EN,
	PMIC_RG_VSRAM_CPUM_ULP_IQ_CLAMP_EN,
	PMIC_RG_VSRAM_CPUM_ULP_BIASX2_EN,
	PMIC_RG_VSRAM_CPUM_MEASURE_FT_EN,
	PMIC_RGS_VSRAM_CPUM_OC_STATUS,
	PMIC_RG_VSRAM_CPUM_NDIS_SEL,
	PMIC_RGS_VSRAM_CPUM_PG_STATUS,
	PMIC_RG_VSRAM_CPUL_NDIS_EN,
	PMIC_RG_VSRAM_CPUL_RSV_1,
	PMIC_RG_VSRAM_CPUL_NDIS_PLCUR,
	PMIC_RG_VSRAM_CPUL_OC_LP_EN,
	PMIC_RG_VSRAM_CPUL_ULP_IQ_CLAMP_EN,
	PMIC_RG_VSRAM_CPUL_ULP_BIASX2_EN,
	PMIC_RG_VSRAM_CPUL_MEASURE_FT_EN,
	PMIC_RGS_VSRAM_CPUL_OC_STATUS,
	PMIC_RG_VSRAM_CPUL_NDIS_SEL,
	PMIC_RGS_VSRAM_CPUL_PG_STATUS,
	PMIC_RG_VUFS12_VOCAL,
	PMIC_RG_VUFS12_VOCAL_F,
	PMIC_RG_VUFS12_VOSEL,
	PMIC_RG_VUFS12_NDIS_EN,
	PMIC_RG_VUFS12_RSV_1,
	PMIC_RG_VUFS12_OC_LP_EN,
	PMIC_RG_VUFS12_ULP_IQ_CLAMP_EN,
	PMIC_RG_VUFS12_ULP_BIASX2_EN,
	PMIC_RG_VUFS12_MEASURE_FT_EN,
	PMIC_RGS_VUFS12_OC_STATUS,
	PMIC_RG_VUFS12_NDIS_SEL,
	PMIC_RGS_VUFS12_PG_STATUS,
	PMIC_RG_VA12_1_VOCAL,
	PMIC_RG_VA12_1_VOSEL,
	PMIC_RG_VA12_1_NDIS_EN,
	PMIC_RG_VA12_1_RSV_1,
	PMIC_RG_VA12_1_OC_LP_EN,
	PMIC_RG_VA12_1_ULP_IQ_CLAMP_EN,
	PMIC_RG_VA12_1_ULP_BIASX2_EN,
	PMIC_RG_VA12_1_MEASURE_FT_EN,
	PMIC_RGS_VA12_1_OC_STATUS,
	PMIC_RG_VA12_1_NDIS_SEL,
	PMIC_RGS_VA12_1_PG_STATUS,
	PMIC_RG_VA12_2_VOCAL,
	PMIC_RG_VA12_2_VOSEL,
	PMIC_RG_VA12_2_NDIS_EN,
	PMIC_RG_VA12_2_RSV_1,
	PMIC_RG_VA12_2_OC_LP_EN,
	PMIC_RG_VA12_2_ULP_IQ_CLAMP_EN,
	PMIC_RG_VA12_2_ULP_BIASX2_EN,
	PMIC_RG_VA12_2_MEASURE_FT_EN,
	PMIC_RGS_VA12_2_OC_STATUS,
	PMIC_RG_VA12_2_NDIS_SEL,
	PMIC_RGS_VA12_2_PG_STATUS,
	PMIC_RG_VRF12_VOCAL,
	PMIC_RG_VRF12_VOSEL,
	PMIC_RG_VRF12_NDIS_EN,
	PMIC_RG_VRF12_RSV_1,
	PMIC_RG_VRF12_OC_LP_EN,
	PMIC_RG_VRF12_ULP_IQ_CLAMP_EN,
	PMIC_RG_VRF12_ULP_BIASX2_EN,
	PMIC_RG_VRF12_MEASURE_FT_EN,
	PMIC_RGS_VRF12_OC_STATUS,
	PMIC_RG_VRF12_NDIS_SEL,
	PMIC_RGS_VRF12_PG_STATUS,
	PMIC_RG_VRF13_VOCAL,
	PMIC_RG_VRF13_VOSEL,
	PMIC_RG_VRF13_NDIS_EN,
	PMIC_RG_VRF13_RSV_0,
	PMIC_RG_VRF13_RSV_1,
	PMIC_RG_VRF13_OC_LP_EN,
	PMIC_RG_VRF13_ULP_IQ_CLAMP_EN,
	PMIC_RG_VRF13_ULP_BIASX2_EN,
	PMIC_RG_VRF13_MEASURE_FT_EN,
	PMIC_RGS_VRF13_OC_STATUS,
	PMIC_RG_VRF13_NDIS_SEL,
	PMIC_RGS_VRF13_PG_STATUS,
	PMIC_RG_SLDO14_RSV,
	PMIC_RG_SLDO14_MUX_OUT_PULL_L_EN,
	PMIC_RG_VSRAM_APU_NDIS_EN,
	PMIC_RG_VSRAM_APU_RSV_1,
	PMIC_RG_VSRAM_APU_NDIS_PLCUR,
	PMIC_RG_VSRAM_APU_OC_LP_EN,
	PMIC_RG_VSRAM_APU_ULP_IQ_CLAMP_EN,
	PMIC_RG_VSRAM_APU_ULP_BIASX2_EN,
	PMIC_RG_VSRAM_APU_MEASURE_FT_EN,
	PMIC_RGS_VSRAM_APU_OC_STATUS,
	PMIC_RG_VSRAM_APU_NDIS_SEL,
	PMIC_RGS_VSRAM_APU_PG_STATUS,
	PMIC_RG_VRF09_VOCAL,
	PMIC_RG_VRF09_VOSEL,
	PMIC_RG_VRF09_NDIS_EN,
	PMIC_RG_VRF09_RSV_0,
	PMIC_RG_VRF09_RSV_1,
	PMIC_RG_VRF09_OC_LP_EN,
	PMIC_RG_VRF09_ULP_IQ_CLAMP_EN,
	PMIC_RG_VRF09_ULP_BIASX2_EN,
	PMIC_RG_VRF09_MEASURE_FT_EN,
	PMIC_RGS_VRF09_OC_STATUS,
	PMIC_RG_VRF09_NDIS_SEL,
	PMIC_RGS_VRF09_PG_STATUS,
	PMIC_RG_VSRAM_DIGRF_NDIS_EN,
	PMIC_RG_VSRAM_DIGRF_RSV_1,
	PMIC_RG_VSRAM_DIGRF_NDIS_PLCUR,
	PMIC_RG_VSRAM_DIGRF_OC_LP_EN,
	PMIC_RG_VSRAM_DIGRF_ULP_IQ_CLAMP_EN,
	PMIC_RG_VSRAM_DIGRF_ULP_BIASX2_EN,
	PMIC_RG_VSRAM_DIGRF_MEASURE_FT_EN,
	PMIC_RGS_VSRAM_DIGRF_OC_STATUS,
	PMIC_RG_VSRAM_DIGRF_NDIS_SEL,
	PMIC_RGS_VSRAM_DIGRF_PG_STATUS,
	PMIC_RG_VSRAM_MDFE_NDIS_EN,
	PMIC_RG_VSRAM_MDFE_RSV_1,
	PMIC_RG_VSRAM_MDFE_NDIS_PLCUR,
	PMIC_RG_VSRAM_MDFE_OC_LP_EN,
	PMIC_RG_VSRAM_MDFE_ULP_IQ_CLAMP_EN,
	PMIC_RG_VSRAM_MDFE_ULP_BIASX2_EN,
	PMIC_RG_VSRAM_MDFE_MEASURE_FT_EN,
	PMIC_RGS_VSRAM_MDFE_OC_STATUS,
	PMIC_RG_VSRAM_MDFE_NDIS_SEL,
	PMIC_RGS_VSRAM_MDFE_PG_STATUS,
	PMIC_RG_VSRAM_MODEM_NDIS_EN,
	PMIC_RG_VSRAM_MODEM_RSV_1,
	PMIC_RG_VSRAM_MODEM_NDIS_PLCUR,
	PMIC_RG_VSRAM_MODEM_OC_LP_EN,
	PMIC_RG_VSRAM_MODEM_ULP_IQ_CLAMP_EN,
	PMIC_RG_VSRAM_MODEM_ULP_BIASX2_EN,
	PMIC_RG_VSRAM_MODEM_MEASURE_FT_EN,
	PMIC_RGS_VSRAM_MODEM_OC_STATUS,
	PMIC_RG_VSRAM_MODEM_NDIS_SEL,
	PMIC_RGS_VSRAM_MODEM_PG_STATUS,
	PMIC_RG_SLDO10_RSV,
	PMIC_RG_SLDO10_MUX_OUT_PULL_L_EN,
	PMIC_LDO_ANA1_ELR_LEN,
	PMIC_RG_VCN13_VO_F_TRIM,
	PMIC_RG_VCN13_VOTRIM,
	PMIC_RG_VCN13_OC_TRIM,
	PMIC_RG_VUFS12_VO_F_TRIM,
	PMIC_RG_VUFS12_VOTRIM,
	PMIC_RG_VUFS12_OC_TRIM,
	PMIC_RG_VA12_1_VO_F_TRIM,
	PMIC_RG_VA12_1_VOTRIM,
	PMIC_RG_VA12_1_OC_TRIM,
	PMIC_RG_VA12_2_VO_F_TRIM,
	PMIC_RG_VA12_2_VOTRIM,
	PMIC_RG_VA12_2_OC_TRIM,
	PMIC_RG_VRF12_VO_F_TRIM,
	PMIC_RG_VRF12_VOTRIM,
	PMIC_RG_VRF12_OC_TRIM,
	PMIC_RG_VRF13_VO_F_TRIM,
	PMIC_RG_VRF13_VOTRIM,
	PMIC_RG_VRF13_OC_TRIM,
	PMIC_RG_VRF09_VO_F_TRIM,
	PMIC_RG_VRF09_VOTRIM,
	PMIC_RG_VRF09_OC_TRIM,
	PMIC_RG_VSRAM_CPUB_OC_TRIM,
	PMIC_RG_VSRAM_CPUM_OC_TRIM,
	PMIC_RG_VSRAM_CPUL_OC_TRIM,
	PMIC_RG_VSRAM_APU_OC_TRIM,
	PMIC_RG_VSRAM_DIGRF_OC_TRIM,
	PMIC_RG_VSRAM_MDFE_OC_TRIM,
	PMIC_RG_VSRAM_MODEM_OC_TRIM,
	PMIC_XPP_TOP_ANA_ID,
	PMIC_XPP_TOP_DIG_ID,
	PMIC_XPP_TOP_ANA_MINOR_REV,
	PMIC_XPP_TOP_ANA_MAJOR_REV,
	PMIC_XPP_TOP_DIG_MINOR_REV,
	PMIC_XPP_TOP_DIG_MAJOR_REV,
	PMIC_XPP_TOP_CBS,
	PMIC_XPP_TOP_BIX,
	PMIC_XPP_TOP_ESP,
	PMIC_XPP_TOP_FPI,
	PMIC_XPP_TOP_CLK_OFFSET,
	PMIC_XPP_TOP_RST_OFFSET,
	PMIC_XPP_TOP_INT_OFFSET,
	PMIC_XPP_TOP_INT_LEN,
	PMIC_XPP_TEST_OUT,
	PMIC_XPP_MON_GRP_SEL,
	PMIC_XPP_MON_FLAG_SEL,
	PMIC_RG_DRV_ISINK0_CK_PDN,
	PMIC_RG_DRV_ISINK1_CK_PDN,
	PMIC_RG_DRV_ISINK2_CK_PDN,
	PMIC_RG_DRV_ISINK3_CK_PDN,
	PMIC_RG_DRV_128K_CK_PDN,
	PMIC_RG_DRV_CHRIND_CK_PDN,
	PMIC_RG_DRV_ISINK5_CK_PDN,
	PMIC_RG_DRV_ISINK4_CK_PDN,
	PMIC_XPP_TOP_CKPDN_CON0_SET,
	PMIC_XPP_TOP_CKPDN_CON0_CLR,
	PMIC_BST_32K_CK_RSV,
	PMIC_RG_DRIVER_BL_RST,
	PMIC_RG_DRIVER_CI_RST,
	PMIC_XPP_TOP_RST_CON0_SET,
	PMIC_XPP_TOP_RST_CON0_CLR,
	PMIC_RG_DRIVER_BL_BANK_RST,
	PMIC_RG_DRIVER_CI_BANK_RST,
	PMIC_RG_DRIVER_DL_BANK_RST,
	PMIC_XPP_TOP_RST_BANK_CON0_SET,
	PMIC_XPP_TOP_RST_BANK_CON0_CLR,
	PMIC_DRIVER_DL_ANA_ID,
	PMIC_DRIVER_DL_DIG_ID,
	PMIC_DRIVER_DL_ANA_MINOR_REV,
	PMIC_DRIVER_DL_ANA_MAJOR_REV,
	PMIC_DRIVER_DL_DIG_MINOR_REV,
	PMIC_DRIVER_DL_DIG_MAJOR_REV,
	PMIC_DRIVER_DL_DSN_CBS,
	PMIC_DRIVER_DL_DSN_BIX,
	PMIC_DRIVER_DL_DSN_ESP,
	PMIC_DRIVER_DL_DSN_FPI,
	PMIC_EN0_GPIO_SEL,
	PMIC_BIAS0_GPIO_SEL,
	PMIC_STEP0_GPIO_SEL,
	PMIC_CHOP0_GPIO_SEL,
	PMIC_ISINK_CH0_STEP,
	PMIC_EN1_GPIO_SEL,
	PMIC_BIAS1_GPIO_SEL,
	PMIC_STEP1_GPIO_SEL,
	PMIC_CHOP1_GPIO_SEL,
	PMIC_ISINK_CH1_STEP,
	PMIC_EN2_GPIO_SEL,
	PMIC_BIAS2_GPIO_SEL,
	PMIC_STEP2_GPIO_SEL,
	PMIC_CHOP2_GPIO_SEL,
	PMIC_ISINK_CH2_STEP,
	PMIC_EN3_GPIO_SEL,
	PMIC_BIAS3_GPIO_SEL,
	PMIC_STEP3_GPIO_SEL,
	PMIC_CHOP3_GPIO_SEL,
	PMIC_ISINK_CH3_STEP,
	PMIC_ISINK3_CHOP_EN,
	PMIC_ISINK2_CHOP_EN,
	PMIC_ISINK1_CHOP_EN,
	PMIC_ISINK0_CHOP_EN,
	PMIC_ISINK_CH3_BIAS_EN,
	PMIC_ISINK_CH2_BIAS_EN,
	PMIC_ISINK_CH1_BIAS_EN,
	PMIC_ISINK_CH0_BIAS_EN,
	PMIC_ISINK_CH3_EN,
	PMIC_ISINK_CH2_EN,
	PMIC_ISINK_CH1_EN,
	PMIC_ISINK_CH0_EN,
	PMIC_ISINK_DIM_DUTY_RESERVE_SEL,
	PMIC_AD_ISINK3_STATUS,
	PMIC_AD_ISINK2_STATUS,
	PMIC_AD_ISINK1_STATUS,
	PMIC_AD_ISINK0_STATUS,
	PMIC_DA_ISINK0_EN,
	PMIC_DA_ISINK0_BIAS_EN,
	PMIC_DA_ISINK0_CHOP_CLK,
	PMIC_DA_ISINK0_STEP,
	PMIC_DA_ISINK1_EN,
	PMIC_DA_ISINK1_BIAS_EN,
	PMIC_DA_ISINK1_CHOP_CLK,
	PMIC_DA_ISINK1_STEP,
	PMIC_DA_ISINK2_EN,
	PMIC_DA_ISINK2_BIAS_EN,
	PMIC_DA_ISINK2_CHOP_CLK,
	PMIC_DA_ISINK2_STEP,
	PMIC_DA_ISINK3_EN,
	PMIC_DA_ISINK3_BIAS_EN,
	PMIC_DA_ISINK3_CHOP_CLK,
	PMIC_DA_ISINK3_STEP,
	PMIC_RG_ISINK_TRIM_EN,
	PMIC_RG_ISINK_TRIM_SEL,
	PMIC_RG_ISINK_RSV,
	PMIC_RG_ISINK0_CHOP_EN,
	PMIC_RG_ISINK1_CHOP_EN,
	PMIC_RG_ISINK2_CHOP_EN,
	PMIC_RG_ISINK3_CHOP_EN,
	PMIC_RG_ISINK0_DOUBLE,
	PMIC_RG_ISINK1_DOUBLE,
	PMIC_RG_ISINK2_DOUBLE,
	PMIC_RG_ISINK3_DOUBLE,
	PMIC_DRIVER_DL_ELR_LEN,
	PMIC_RG_ISINK_TRIM_BIAS,
	PMU_COMMAND_MAX
};

struct pmu_flag_table_entry_t {
	enum PMU_FLAGS_LIST flagname;
	unsigned short offset;
	unsigned short mask;
	unsigned char shift;
};

#endif		/* _MT_PMIC_UPMU_HW_MT6363_H_ */
