
# synthesis script

sh date


analyze -format verilog accuracy_configurable_adder_32bit.v

elaborate accuracy_configurable_adder_32bit


set clock clk

create_clock -period 3.5 $clock

set_clock_uncertainty 0.2 $clock


set_max_area 0


compile -map_effort high -scan


redirect area_report { report_area }

redirect timing_report { report_timing -max_paths 5 }


write -format verilog -hier -output accuracy_configurable_adder_32bit.vnetlist


sh date


quit

