Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9516c26b410b4b3796956a9e5f827e39 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_0 -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_20 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_15 -L blk_mem_gen_v8_4_2 -L mdm_v3_2_15 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_18 -L fifo_generator_v13_2_3 -L axi_data_fifo_v2_1_17 -L axi_crossbar_v2_1_19 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rlc_design_tb_behav xil_defaultlib.rlc_design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/MicroBlaze/RLC_M/RLC_M.ip_user_files/bd/rlc_design/ipshared/4119/hdl/rlc_coder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/MicroBlaze/RLC_M/RLC_M.ip_user_files/bd/rlc_design/ipshared/4119/hdl/rlc_coder_rtl.sv:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/MicroBlaze/RLC_M/RLC_M.ip_user_files/bd/rlc_design/ipshared/4119/hdl/rlc_coder_rtl.sv:67]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/MicroBlaze/RLC_M/RLC_M.ip_user_files/bd/rlc_design/ipshared/c05e/hdl/rlc_decoder_rtl.sv:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/MicroBlaze/RLC_M/RLC_M.ip_user_files/bd/rlc_design/ipshared/c05e/hdl/rlc_decoder_rtl.sv:62]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/MicroBlaze/RLC_M/RLC_M.ip_user_files/bd/rlc_design/ipshared/c05e/hdl/rlc_decoder_rtl.sv:63]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/MicroBlaze/RLC_M/RLC_M.ip_user_files/bd/rlc_design/ipshared/c05e/hdl/rlc_decoder_rtl.sv:64]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/MicroBlaze/RLC_M/RLC_M.ip_user_files/bd/rlc_design/ipshared/c05e/hdl/rlc_decoder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/MicroBlaze/RLC_M/RLC_M.ip_user_files/bd/rlc_design/ipshared/c05e/hdl/rlc_decoder_rtl.sv:66]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
