{"sha": "84c2f4b068c5d221aea57334b38cdb78069b7dcf", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ODRjMmY0YjA2OGM1ZDIyMWFlYTU3MzM0YjM4Y2RiNzgwNjliN2RjZg==", "commit": {"author": {"name": "Richard Henderson", "email": "rth@redhat.com", "date": "2014-04-02T17:49:36Z"}, "committer": {"name": "Richard Henderson", "email": "rth@gcc.gnu.org", "date": "2014-04-02T17:49:36Z"}, "message": "libitm: Remove unused PAGE_SIZE macros\n\n        * config/alpha/target.h (PAGE_SIZE, FIXED_PAGE_SIZE): Remove.\n        * config/arm/target.h, config/sh/target.h: Likewise.\n        * config/sparc/target.h, config/x86/target.h: Likewise.\n\nFrom-SVN: r209027", "tree": {"sha": "af7d67007a5de62af628f32bbe3a9006c9d7bb43", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/af7d67007a5de62af628f32bbe3a9006c9d7bb43"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/84c2f4b068c5d221aea57334b38cdb78069b7dcf", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/84c2f4b068c5d221aea57334b38cdb78069b7dcf", "html_url": "https://github.com/Rust-GCC/gccrs/commit/84c2f4b068c5d221aea57334b38cdb78069b7dcf", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/84c2f4b068c5d221aea57334b38cdb78069b7dcf/comments", "author": null, "committer": null, "parents": [{"sha": "690c229f467233ded7028f6be3775cf119451b68", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/690c229f467233ded7028f6be3775cf119451b68", "html_url": "https://github.com/Rust-GCC/gccrs/commit/690c229f467233ded7028f6be3775cf119451b68"}], "stats": {"total": 26, "additions": 6, "deletions": 20}, "files": [{"sha": "6aca5d2ac3884bf6988f231164b0c4ede0586a05", "filename": "libitm/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/84c2f4b068c5d221aea57334b38cdb78069b7dcf/libitm%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/84c2f4b068c5d221aea57334b38cdb78069b7dcf/libitm%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/libitm%2FChangeLog?ref=84c2f4b068c5d221aea57334b38cdb78069b7dcf", "patch": "@@ -1,3 +1,9 @@\n+2013-04-02  Richard Henderson  <rth@redhat.com>\n+\n+\t* config/alpha/target.h (PAGE_SIZE, FIXED_PAGE_SIZE): Remove.\n+\t* config/arm/target.h, config/sh/target.h: Likewise.\n+\t* config/sparc/target.h, config/x86/target.h: Likewise.\n+\n 2014-03-26  Jakub Jelinek  <jakub@redhat.com>\n \n \t* config/linux/futex_bits.h: Include errno.h."}, {"sha": "e33f1e1ac375b7dd5eeb6657788ed71c70f15733", "filename": "libitm/config/alpha/target.h", "status": "modified", "additions": 0, "deletions": 4, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/84c2f4b068c5d221aea57334b38cdb78069b7dcf/libitm%2Fconfig%2Falpha%2Ftarget.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/84c2f4b068c5d221aea57334b38cdb78069b7dcf/libitm%2Fconfig%2Falpha%2Ftarget.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/libitm%2Fconfig%2Falpha%2Ftarget.h?ref=84c2f4b068c5d221aea57334b38cdb78069b7dcf", "patch": "@@ -32,10 +32,6 @@ typedef struct gtm_jmpbuf\n   unsigned long f[8];\n } gtm_jmpbuf;\n \n-/* Alpha generally uses a fixed page size of 8K.  */\n-#define PAGE_SIZE\t8192\n-#define FIXED_PAGE_SIZE\t1\n-\n /* The size of one line in hardware caches (in bytes). */\n #define HW_CACHELINE_SIZE 64\n "}, {"sha": "a909e140ecfb91747e0b383fb9712b26a839c740", "filename": "libitm/config/arm/target.h", "status": "modified", "additions": 0, "deletions": 4, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/84c2f4b068c5d221aea57334b38cdb78069b7dcf/libitm%2Fconfig%2Farm%2Ftarget.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/84c2f4b068c5d221aea57334b38cdb78069b7dcf/libitm%2Fconfig%2Farm%2Ftarget.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/libitm%2Fconfig%2Farm%2Ftarget.h?ref=84c2f4b068c5d221aea57334b38cdb78069b7dcf", "patch": "@@ -33,10 +33,6 @@ typedef struct gtm_jmpbuf\n   unsigned long pc;\n } gtm_jmpbuf;\n \n-/* ARM generally uses a fixed page size of 4K.  */\n-#define PAGE_SIZE\t4096\n-#define FIXED_PAGE_SIZE\t1\n-\n /* ??? The size of one line in hardware caches (in bytes). */\n #define HW_CACHELINE_SIZE 64\n "}, {"sha": "fbc804c33c2ff831ff832596b558bae98d04ca52", "filename": "libitm/config/sh/target.h", "status": "modified", "additions": 0, "deletions": 4, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/84c2f4b068c5d221aea57334b38cdb78069b7dcf/libitm%2Fconfig%2Fsh%2Ftarget.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/84c2f4b068c5d221aea57334b38cdb78069b7dcf/libitm%2Fconfig%2Fsh%2Ftarget.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/libitm%2Fconfig%2Fsh%2Ftarget.h?ref=84c2f4b068c5d221aea57334b38cdb78069b7dcf", "patch": "@@ -35,10 +35,6 @@ typedef struct gtm_jmpbuf\n #endif\n } gtm_jmpbuf;\n \n-/* SH generally uses a fixed page size of 4K.  */\n-#define PAGE_SIZE\t4096\n-#define FIXED_PAGE_SIZE\t1\n-\n /* ??? The size of one line in hardware caches (in bytes). */\n #define HW_CACHELINE_SIZE 32\n "}, {"sha": "309dac1b36d6c8a1053af0ce372b35b6d7b7aec6", "filename": "libitm/config/sparc/target.h", "status": "modified", "additions": 0, "deletions": 4, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/84c2f4b068c5d221aea57334b38cdb78069b7dcf/libitm%2Fconfig%2Fsparc%2Ftarget.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/84c2f4b068c5d221aea57334b38cdb78069b7dcf/libitm%2Fconfig%2Fsparc%2Ftarget.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/libitm%2Fconfig%2Fsparc%2Ftarget.h?ref=84c2f4b068c5d221aea57334b38cdb78069b7dcf", "patch": "@@ -29,10 +29,6 @@ typedef struct gtm_jmpbuf\n   unsigned long pc;\n } gtm_jmpbuf;\n \n-/* UltraSPARC processors generally use a fixed page size of 8K.  */\n-#define PAGE_SIZE\t8192\n-#define FIXED_PAGE_SIZE\t1\n-\n /* The size of one line in hardware caches (in bytes).  We use the primary\n    cache line size documented for the UltraSPARC T1/T2.  */\n #define HW_CACHELINE_SIZE 16"}, {"sha": "78a58e7ecf1f36868a8e32189718bebead46773b", "filename": "libitm/config/x86/target.h", "status": "modified", "additions": 0, "deletions": 4, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/84c2f4b068c5d221aea57334b38cdb78069b7dcf/libitm%2Fconfig%2Fx86%2Ftarget.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/84c2f4b068c5d221aea57334b38cdb78069b7dcf/libitm%2Fconfig%2Fx86%2Ftarget.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/libitm%2Fconfig%2Fx86%2Ftarget.h?ref=84c2f4b068c5d221aea57334b38cdb78069b7dcf", "patch": "@@ -52,10 +52,6 @@ typedef struct gtm_jmpbuf\n /* x86 doesn't require strict alignment for the basic types.  */\n #define STRICT_ALIGNMENT 0\n \n-/* x86 uses a fixed page size of 4K.  */\n-#define PAGE_SIZE       4096\n-#define FIXED_PAGE_SIZE 1\n-\n /* The size of one line in hardware caches (in bytes). */\n #define HW_CACHELINE_SIZE 64\n "}]}