{
  "module_name": "tegra30_i2s.c",
  "hash_id": "509a520452f6fa98db355b58542a393b4a096ec6e3ebc617393ed82fb5e03ad0",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/tegra/tegra30_i2s.c",
  "human_readable_source": "\n \n\n#include <linux/clk.h>\n#include <linux/device.h>\n#include <linux/io.h>\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/of_device.h>\n#include <linux/platform_device.h>\n#include <linux/pm_runtime.h>\n#include <linux/regmap.h>\n#include <linux/reset.h>\n#include <linux/slab.h>\n#include <sound/core.h>\n#include <sound/pcm.h>\n#include <sound/pcm_params.h>\n#include <sound/soc.h>\n#include <sound/dmaengine_pcm.h>\n\n#include \"tegra30_ahub.h\"\n#include \"tegra30_i2s.h\"\n\n#define DRV_NAME \"tegra30-i2s\"\n\nstatic __maybe_unused int tegra30_i2s_runtime_suspend(struct device *dev)\n{\n\tstruct tegra30_i2s *i2s = dev_get_drvdata(dev);\n\n\tregcache_cache_only(i2s->regmap, true);\n\n\tclk_disable_unprepare(i2s->clk_i2s);\n\n\treturn 0;\n}\n\nstatic __maybe_unused int tegra30_i2s_runtime_resume(struct device *dev)\n{\n\tstruct tegra30_i2s *i2s = dev_get_drvdata(dev);\n\tint ret;\n\n\tret = clk_prepare_enable(i2s->clk_i2s);\n\tif (ret) {\n\t\tdev_err(dev, \"clk_enable failed: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\tregcache_cache_only(i2s->regmap, false);\n\tregcache_mark_dirty(i2s->regmap);\n\n\tret = regcache_sync(i2s->regmap);\n\tif (ret)\n\t\tgoto disable_clocks;\n\n\treturn 0;\n\ndisable_clocks:\n\tclk_disable_unprepare(i2s->clk_i2s);\n\n\treturn ret;\n}\n\nstatic int tegra30_i2s_set_fmt(struct snd_soc_dai *dai,\n\t\t\t\tunsigned int fmt)\n{\n\tstruct tegra30_i2s *i2s = snd_soc_dai_get_drvdata(dai);\n\tunsigned int mask = 0, val = 0;\n\n\tswitch (fmt & SND_SOC_DAIFMT_INV_MASK) {\n\tcase SND_SOC_DAIFMT_NB_NF:\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tmask |= TEGRA30_I2S_CTRL_MASTER_ENABLE;\n\tswitch (fmt & SND_SOC_DAIFMT_CLOCK_PROVIDER_MASK) {\n\tcase SND_SOC_DAIFMT_BP_FP:\n\t\tval |= TEGRA30_I2S_CTRL_MASTER_ENABLE;\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_BC_FC:\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tmask |= TEGRA30_I2S_CTRL_FRAME_FORMAT_MASK |\n\t\tTEGRA30_I2S_CTRL_LRCK_MASK;\n\tswitch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {\n\tcase SND_SOC_DAIFMT_DSP_A:\n\t\tval |= TEGRA30_I2S_CTRL_FRAME_FORMAT_FSYNC;\n\t\tval |= TEGRA30_I2S_CTRL_LRCK_L_LOW;\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_DSP_B:\n\t\tval |= TEGRA30_I2S_CTRL_FRAME_FORMAT_FSYNC;\n\t\tval |= TEGRA30_I2S_CTRL_LRCK_R_LOW;\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_I2S:\n\t\tval |= TEGRA30_I2S_CTRL_FRAME_FORMAT_LRCK;\n\t\tval |= TEGRA30_I2S_CTRL_LRCK_L_LOW;\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_RIGHT_J:\n\t\tval |= TEGRA30_I2S_CTRL_FRAME_FORMAT_LRCK;\n\t\tval |= TEGRA30_I2S_CTRL_LRCK_L_LOW;\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_LEFT_J:\n\t\tval |= TEGRA30_I2S_CTRL_FRAME_FORMAT_LRCK;\n\t\tval |= TEGRA30_I2S_CTRL_LRCK_L_LOW;\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tpm_runtime_get_sync(dai->dev);\n\tregmap_update_bits(i2s->regmap, TEGRA30_I2S_CTRL, mask, val);\n\tpm_runtime_put(dai->dev);\n\n\treturn 0;\n}\n\nstatic int tegra30_i2s_hw_params(struct snd_pcm_substream *substream,\n\t\t\t\t struct snd_pcm_hw_params *params,\n\t\t\t\t struct snd_soc_dai *dai)\n{\n\tstruct device *dev = dai->dev;\n\tstruct tegra30_i2s *i2s = snd_soc_dai_get_drvdata(dai);\n\tunsigned int mask, val, reg;\n\tint ret, sample_size, srate, i2sclock, bitcnt;\n\tstruct tegra30_ahub_cif_conf cif_conf;\n\n\tif (params_channels(params) != 2)\n\t\treturn -EINVAL;\n\n\tmask = TEGRA30_I2S_CTRL_BIT_SIZE_MASK;\n\tswitch (params_format(params)) {\n\tcase SNDRV_PCM_FORMAT_S16_LE:\n\t\tval = TEGRA30_I2S_CTRL_BIT_SIZE_16;\n\t\tsample_size = 16;\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tregmap_update_bits(i2s->regmap, TEGRA30_I2S_CTRL, mask, val);\n\n\tsrate = params_rate(params);\n\n\t \n\ti2sclock = srate * params_channels(params) * sample_size * 2;\n\n\tbitcnt = (i2sclock / (2 * srate)) - 1;\n\tif (bitcnt < 0 || bitcnt > TEGRA30_I2S_TIMING_CHANNEL_BIT_COUNT_MASK_US)\n\t\treturn -EINVAL;\n\n\tret = clk_set_rate(i2s->clk_i2s, i2sclock);\n\tif (ret) {\n\t\tdev_err(dev, \"Can't set I2S clock rate: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\tval = bitcnt << TEGRA30_I2S_TIMING_CHANNEL_BIT_COUNT_SHIFT;\n\n\tif (i2sclock % (2 * srate))\n\t\tval |= TEGRA30_I2S_TIMING_NON_SYM_ENABLE;\n\n\tregmap_write(i2s->regmap, TEGRA30_I2S_TIMING, val);\n\n\tcif_conf.threshold = 0;\n\tcif_conf.audio_channels = 2;\n\tcif_conf.client_channels = 2;\n\tcif_conf.audio_bits = TEGRA30_AUDIOCIF_BITS_16;\n\tcif_conf.client_bits = TEGRA30_AUDIOCIF_BITS_16;\n\tcif_conf.expand = 0;\n\tcif_conf.stereo_conv = 0;\n\tcif_conf.replicate = 0;\n\tcif_conf.truncate = 0;\n\tcif_conf.mono_conv = 0;\n\n\tif (substream->stream == SNDRV_PCM_STREAM_PLAYBACK) {\n\t\tcif_conf.direction = TEGRA30_AUDIOCIF_DIRECTION_RX;\n\t\treg = TEGRA30_I2S_CIF_RX_CTRL;\n\t} else {\n\t\tcif_conf.direction = TEGRA30_AUDIOCIF_DIRECTION_TX;\n\t\treg = TEGRA30_I2S_CIF_TX_CTRL;\n\t}\n\n\ti2s->soc_data->set_audio_cif(i2s->regmap, reg, &cif_conf);\n\n\tval = (1 << TEGRA30_I2S_OFFSET_RX_DATA_OFFSET_SHIFT) |\n\t      (1 << TEGRA30_I2S_OFFSET_TX_DATA_OFFSET_SHIFT);\n\tregmap_write(i2s->regmap, TEGRA30_I2S_OFFSET, val);\n\n\treturn 0;\n}\n\nstatic void tegra30_i2s_start_playback(struct tegra30_i2s *i2s)\n{\n\ttegra30_ahub_enable_tx_fifo(i2s->playback_fifo_cif);\n\tregmap_update_bits(i2s->regmap, TEGRA30_I2S_CTRL,\n\t\t\t   TEGRA30_I2S_CTRL_XFER_EN_TX,\n\t\t\t   TEGRA30_I2S_CTRL_XFER_EN_TX);\n}\n\nstatic void tegra30_i2s_stop_playback(struct tegra30_i2s *i2s)\n{\n\ttegra30_ahub_disable_tx_fifo(i2s->playback_fifo_cif);\n\tregmap_update_bits(i2s->regmap, TEGRA30_I2S_CTRL,\n\t\t\t   TEGRA30_I2S_CTRL_XFER_EN_TX, 0);\n}\n\nstatic void tegra30_i2s_start_capture(struct tegra30_i2s *i2s)\n{\n\ttegra30_ahub_enable_rx_fifo(i2s->capture_fifo_cif);\n\tregmap_update_bits(i2s->regmap, TEGRA30_I2S_CTRL,\n\t\t\t   TEGRA30_I2S_CTRL_XFER_EN_RX,\n\t\t\t   TEGRA30_I2S_CTRL_XFER_EN_RX);\n}\n\nstatic void tegra30_i2s_stop_capture(struct tegra30_i2s *i2s)\n{\n\tregmap_update_bits(i2s->regmap, TEGRA30_I2S_CTRL,\n\t\t\t   TEGRA30_I2S_CTRL_XFER_EN_RX, 0);\n\ttegra30_ahub_disable_rx_fifo(i2s->capture_fifo_cif);\n}\n\nstatic int tegra30_i2s_trigger(struct snd_pcm_substream *substream, int cmd,\n\t\t\t\tstruct snd_soc_dai *dai)\n{\n\tstruct tegra30_i2s *i2s = snd_soc_dai_get_drvdata(dai);\n\n\tswitch (cmd) {\n\tcase SNDRV_PCM_TRIGGER_START:\n\tcase SNDRV_PCM_TRIGGER_PAUSE_RELEASE:\n\tcase SNDRV_PCM_TRIGGER_RESUME:\n\t\tif (substream->stream == SNDRV_PCM_STREAM_PLAYBACK)\n\t\t\ttegra30_i2s_start_playback(i2s);\n\t\telse\n\t\t\ttegra30_i2s_start_capture(i2s);\n\t\tbreak;\n\tcase SNDRV_PCM_TRIGGER_STOP:\n\tcase SNDRV_PCM_TRIGGER_PAUSE_PUSH:\n\tcase SNDRV_PCM_TRIGGER_SUSPEND:\n\t\tif (substream->stream == SNDRV_PCM_STREAM_PLAYBACK)\n\t\t\ttegra30_i2s_stop_playback(i2s);\n\t\telse\n\t\t\ttegra30_i2s_stop_capture(i2s);\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\treturn 0;\n}\n\nstatic int tegra30_i2s_set_tdm(struct snd_soc_dai *dai,\n\t\t\t       unsigned int tx_mask, unsigned int rx_mask,\n\t\t\t       int slots, int slot_width)\n{\n\tstruct tegra30_i2s *i2s = snd_soc_dai_get_drvdata(dai);\n\tunsigned int mask, val;\n\n\tdev_dbg(dai->dev, \"%s: txmask=0x%08x rxmask=0x%08x slots=%d width=%d\\n\",\n\t\t __func__, tx_mask, rx_mask, slots, slot_width);\n\n\tmask = TEGRA30_I2S_SLOT_CTRL_TOTAL_SLOTS_MASK |\n\t       TEGRA30_I2S_SLOT_CTRL_RX_SLOT_ENABLES_MASK |\n\t       TEGRA30_I2S_SLOT_CTRL_TX_SLOT_ENABLES_MASK;\n\n\tval = (tx_mask << TEGRA30_I2S_SLOT_CTRL_TX_SLOT_ENABLES_SHIFT) |\n\t      (rx_mask << TEGRA30_I2S_SLOT_CTRL_RX_SLOT_ENABLES_SHIFT) |\n\t      ((slots - 1) << TEGRA30_I2S_SLOT_CTRL_TOTAL_SLOTS_SHIFT);\n\n\tpm_runtime_get_sync(dai->dev);\n\tregmap_update_bits(i2s->regmap, TEGRA30_I2S_SLOT_CTRL, mask, val);\n\t \n\tregmap_update_bits(i2s->regmap, TEGRA30_I2S_CH_CTRL,\n\t\t\t   TEGRA30_I2S_CH_CTRL_FSYNC_WIDTH_MASK, 0x0);\n\tpm_runtime_put(dai->dev);\n\n\treturn 0;\n}\n\nstatic int tegra30_i2s_probe(struct snd_soc_dai *dai)\n{\n\tstruct tegra30_i2s *i2s = snd_soc_dai_get_drvdata(dai);\n\n\tsnd_soc_dai_init_dma_data(dai,\t&i2s->playback_dma_data,\n\t\t\t\t\t&i2s->capture_dma_data);\n\n\treturn 0;\n}\n\nstatic const struct snd_soc_dai_ops tegra30_i2s_dai_ops = {\n\t.probe\t\t= tegra30_i2s_probe,\n\t.set_fmt\t= tegra30_i2s_set_fmt,\n\t.hw_params\t= tegra30_i2s_hw_params,\n\t.trigger\t= tegra30_i2s_trigger,\n\t.set_tdm_slot\t= tegra30_i2s_set_tdm,\n};\n\nstatic const struct snd_soc_dai_driver tegra30_i2s_dai_template = {\n\t.playback = {\n\t\t.stream_name = \"Playback\",\n\t\t.channels_min = 2,\n\t\t.channels_max = 2,\n\t\t.rates = SNDRV_PCM_RATE_8000_96000,\n\t\t.formats = SNDRV_PCM_FMTBIT_S16_LE,\n\t},\n\t.capture = {\n\t\t.stream_name = \"Capture\",\n\t\t.channels_min = 2,\n\t\t.channels_max = 2,\n\t\t.rates = SNDRV_PCM_RATE_8000_96000,\n\t\t.formats = SNDRV_PCM_FMTBIT_S16_LE,\n\t},\n\t.ops = &tegra30_i2s_dai_ops,\n\t.symmetric_rate = 1,\n};\n\nstatic const struct snd_soc_component_driver tegra30_i2s_component = {\n\t.name\t\t\t= DRV_NAME,\n\t.legacy_dai_naming\t= 1,\n};\n\nstatic bool tegra30_i2s_wr_rd_reg(struct device *dev, unsigned int reg)\n{\n\tswitch (reg) {\n\tcase TEGRA30_I2S_CTRL:\n\tcase TEGRA30_I2S_TIMING:\n\tcase TEGRA30_I2S_OFFSET:\n\tcase TEGRA30_I2S_CH_CTRL:\n\tcase TEGRA30_I2S_SLOT_CTRL:\n\tcase TEGRA30_I2S_CIF_RX_CTRL:\n\tcase TEGRA30_I2S_CIF_TX_CTRL:\n\tcase TEGRA30_I2S_FLOWCTL:\n\tcase TEGRA30_I2S_TX_STEP:\n\tcase TEGRA30_I2S_FLOW_STATUS:\n\tcase TEGRA30_I2S_FLOW_TOTAL:\n\tcase TEGRA30_I2S_FLOW_OVER:\n\tcase TEGRA30_I2S_FLOW_UNDER:\n\tcase TEGRA30_I2S_LCOEF_1_4_0:\n\tcase TEGRA30_I2S_LCOEF_1_4_1:\n\tcase TEGRA30_I2S_LCOEF_1_4_2:\n\tcase TEGRA30_I2S_LCOEF_1_4_3:\n\tcase TEGRA30_I2S_LCOEF_1_4_4:\n\tcase TEGRA30_I2S_LCOEF_1_4_5:\n\tcase TEGRA30_I2S_LCOEF_2_4_0:\n\tcase TEGRA30_I2S_LCOEF_2_4_1:\n\tcase TEGRA30_I2S_LCOEF_2_4_2:\n\t\treturn true;\n\tdefault:\n\t\treturn false;\n\t}\n}\n\nstatic bool tegra30_i2s_volatile_reg(struct device *dev, unsigned int reg)\n{\n\tswitch (reg) {\n\tcase TEGRA30_I2S_FLOW_STATUS:\n\tcase TEGRA30_I2S_FLOW_TOTAL:\n\tcase TEGRA30_I2S_FLOW_OVER:\n\tcase TEGRA30_I2S_FLOW_UNDER:\n\t\treturn true;\n\tdefault:\n\t\treturn false;\n\t}\n}\n\nstatic const struct regmap_config tegra30_i2s_regmap_config = {\n\t.reg_bits = 32,\n\t.reg_stride = 4,\n\t.val_bits = 32,\n\t.max_register = TEGRA30_I2S_LCOEF_2_4_2,\n\t.writeable_reg = tegra30_i2s_wr_rd_reg,\n\t.readable_reg = tegra30_i2s_wr_rd_reg,\n\t.volatile_reg = tegra30_i2s_volatile_reg,\n\t.cache_type = REGCACHE_FLAT,\n};\n\nstatic const struct tegra30_i2s_soc_data tegra30_i2s_config = {\n\t.set_audio_cif = tegra30_ahub_set_cif,\n};\n\nstatic const struct tegra30_i2s_soc_data tegra124_i2s_config = {\n\t.set_audio_cif = tegra124_ahub_set_cif,\n};\n\nstatic const struct of_device_id tegra30_i2s_of_match[] = {\n\t{ .compatible = \"nvidia,tegra124-i2s\", .data = &tegra124_i2s_config },\n\t{ .compatible = \"nvidia,tegra30-i2s\", .data = &tegra30_i2s_config },\n\t{},\n};\n\nstatic int tegra30_i2s_platform_probe(struct platform_device *pdev)\n{\n\tstruct tegra30_i2s *i2s;\n\tconst struct tegra30_i2s_soc_data *soc_data;\n\tu32 cif_ids[2];\n\tvoid __iomem *regs;\n\tint ret;\n\n\ti2s = devm_kzalloc(&pdev->dev, sizeof(struct tegra30_i2s), GFP_KERNEL);\n\tif (!i2s) {\n\t\tret = -ENOMEM;\n\t\tgoto err;\n\t}\n\tdev_set_drvdata(&pdev->dev, i2s);\n\n\tsoc_data = of_device_get_match_data(&pdev->dev);\n\tif (!soc_data) {\n\t\tdev_err(&pdev->dev, \"Error: No device match found\\n\");\n\t\tret = -ENODEV;\n\t\tgoto err;\n\t}\n\ti2s->soc_data = soc_data;\n\n\ti2s->dai = tegra30_i2s_dai_template;\n\ti2s->dai.name = dev_name(&pdev->dev);\n\n\tret = of_property_read_u32_array(pdev->dev.of_node,\n\t\t\t\t\t \"nvidia,ahub-cif-ids\", cif_ids,\n\t\t\t\t\t ARRAY_SIZE(cif_ids));\n\tif (ret < 0)\n\t\tgoto err;\n\n\ti2s->playback_i2s_cif = cif_ids[0];\n\ti2s->capture_i2s_cif = cif_ids[1];\n\n\ti2s->clk_i2s = devm_clk_get(&pdev->dev, NULL);\n\tif (IS_ERR(i2s->clk_i2s)) {\n\t\tdev_err(&pdev->dev, \"Can't retrieve i2s clock\\n\");\n\t\tret = PTR_ERR(i2s->clk_i2s);\n\t\tgoto err;\n\t}\n\n\tregs = devm_platform_ioremap_resource(pdev, 0);\n\tif (IS_ERR(regs)) {\n\t\tret = PTR_ERR(regs);\n\t\tgoto err;\n\t}\n\n\ti2s->regmap = devm_regmap_init_mmio(&pdev->dev, regs,\n\t\t\t\t\t    &tegra30_i2s_regmap_config);\n\tif (IS_ERR(i2s->regmap)) {\n\t\tdev_err(&pdev->dev, \"regmap init failed\\n\");\n\t\tret = PTR_ERR(i2s->regmap);\n\t\tgoto err;\n\t}\n\tregcache_cache_only(i2s->regmap, true);\n\n\tpm_runtime_enable(&pdev->dev);\n\n\ti2s->playback_dma_data.addr_width = DMA_SLAVE_BUSWIDTH_4_BYTES;\n\ti2s->playback_dma_data.maxburst = 4;\n\tret = tegra30_ahub_allocate_tx_fifo(&i2s->playback_fifo_cif,\n\t\t\t\t\t    i2s->playback_dma_chan,\n\t\t\t\t\t    sizeof(i2s->playback_dma_chan),\n\t\t\t\t\t    &i2s->playback_dma_data.addr);\n\tif (ret) {\n\t\tdev_err(&pdev->dev, \"Could not alloc TX FIFO: %d\\n\", ret);\n\t\tgoto err_pm_disable;\n\t}\n\tret = tegra30_ahub_set_rx_cif_source(i2s->playback_i2s_cif,\n\t\t\t\t\t     i2s->playback_fifo_cif);\n\tif (ret) {\n\t\tdev_err(&pdev->dev, \"Could not route TX FIFO: %d\\n\", ret);\n\t\tgoto err_free_tx_fifo;\n\t}\n\n\ti2s->capture_dma_data.addr_width = DMA_SLAVE_BUSWIDTH_4_BYTES;\n\ti2s->capture_dma_data.maxburst = 4;\n\tret = tegra30_ahub_allocate_rx_fifo(&i2s->capture_fifo_cif,\n\t\t\t\t\t    i2s->capture_dma_chan,\n\t\t\t\t\t    sizeof(i2s->capture_dma_chan),\n\t\t\t\t\t    &i2s->capture_dma_data.addr);\n\tif (ret) {\n\t\tdev_err(&pdev->dev, \"Could not alloc RX FIFO: %d\\n\", ret);\n\t\tgoto err_unroute_tx_fifo;\n\t}\n\tret = tegra30_ahub_set_rx_cif_source(i2s->capture_fifo_cif,\n\t\t\t\t\t     i2s->capture_i2s_cif);\n\tif (ret) {\n\t\tdev_err(&pdev->dev, \"Could not route TX FIFO: %d\\n\", ret);\n\t\tgoto err_free_rx_fifo;\n\t}\n\n\tret = snd_soc_register_component(&pdev->dev, &tegra30_i2s_component,\n\t\t\t\t   &i2s->dai, 1);\n\tif (ret) {\n\t\tdev_err(&pdev->dev, \"Could not register DAI: %d\\n\", ret);\n\t\tret = -ENOMEM;\n\t\tgoto err_unroute_rx_fifo;\n\t}\n\n\tret = tegra_pcm_platform_register_with_chan_names(&pdev->dev,\n\t\t\t\t&i2s->dma_config, i2s->playback_dma_chan,\n\t\t\t\ti2s->capture_dma_chan);\n\tif (ret) {\n\t\tdev_err(&pdev->dev, \"Could not register PCM: %d\\n\", ret);\n\t\tgoto err_unregister_component;\n\t}\n\n\treturn 0;\n\nerr_unregister_component:\n\tsnd_soc_unregister_component(&pdev->dev);\nerr_unroute_rx_fifo:\n\ttegra30_ahub_unset_rx_cif_source(i2s->capture_fifo_cif);\nerr_free_rx_fifo:\n\ttegra30_ahub_free_rx_fifo(i2s->capture_fifo_cif);\nerr_unroute_tx_fifo:\n\ttegra30_ahub_unset_rx_cif_source(i2s->playback_i2s_cif);\nerr_free_tx_fifo:\n\ttegra30_ahub_free_tx_fifo(i2s->playback_fifo_cif);\nerr_pm_disable:\n\tpm_runtime_disable(&pdev->dev);\nerr:\n\treturn ret;\n}\n\nstatic void tegra30_i2s_platform_remove(struct platform_device *pdev)\n{\n\tstruct tegra30_i2s *i2s = dev_get_drvdata(&pdev->dev);\n\n\ttegra_pcm_platform_unregister(&pdev->dev);\n\tsnd_soc_unregister_component(&pdev->dev);\n\n\ttegra30_ahub_unset_rx_cif_source(i2s->capture_fifo_cif);\n\ttegra30_ahub_free_rx_fifo(i2s->capture_fifo_cif);\n\n\ttegra30_ahub_unset_rx_cif_source(i2s->playback_i2s_cif);\n\ttegra30_ahub_free_tx_fifo(i2s->playback_fifo_cif);\n\n\tpm_runtime_disable(&pdev->dev);\n}\n\nstatic const struct dev_pm_ops tegra30_i2s_pm_ops = {\n\tSET_RUNTIME_PM_OPS(tegra30_i2s_runtime_suspend,\n\t\t\t   tegra30_i2s_runtime_resume, NULL)\n\tSET_SYSTEM_SLEEP_PM_OPS(pm_runtime_force_suspend,\n\t\t\t\tpm_runtime_force_resume)\n};\n\nstatic struct platform_driver tegra30_i2s_driver = {\n\t.driver = {\n\t\t.name = DRV_NAME,\n\t\t.of_match_table = tegra30_i2s_of_match,\n\t\t.pm = &tegra30_i2s_pm_ops,\n\t},\n\t.probe = tegra30_i2s_platform_probe,\n\t.remove_new = tegra30_i2s_platform_remove,\n};\nmodule_platform_driver(tegra30_i2s_driver);\n\nMODULE_AUTHOR(\"Stephen Warren <swarren@nvidia.com>\");\nMODULE_DESCRIPTION(\"Tegra30 I2S ASoC driver\");\nMODULE_LICENSE(\"GPL\");\nMODULE_ALIAS(\"platform:\" DRV_NAME);\nMODULE_DEVICE_TABLE(of, tegra30_i2s_of_match);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}