# Synchronous-FIFO
Implemented a synchronous FIFO in verilog with configurable data width and depth
Incorporated circular buffer logic for efficient memory utilization and consistent data throughput.
Developed robust control logic for read/write operations with overflow and underflow protection.
Verified functionality through simulation-based testing ensuring reliable performance under various operating conditions.
