9f954303ac6a3c83a4e9015250b0627e886f573c
up_clock_mon: Fix stopped clock detection logic
diff --git a/library/common/up_clock_mon.v b/library/common/up_clock_mon.v
index 0c856c62..0e729aa2 100644
--- a/library/common/up_clock_mon.v
+++ b/library/common/up_clock_mon.v
@@ -97,14 +97,14 @@ module up_clock_mon #(
 
       if (up_count_capture_s == 1'b1) begin
         up_d_count <= d_count;
-      end else if (up_count == 'h00 && up_count_running_m3 == 1'b0) begin
+      end else if (up_count == 'h00 && up_count_run != up_count_running_m3) begin
         up_d_count <= 'h00;
       end
     end
   end
 
   always @(posedge up_clk) begin
-    if (up_count_run == 1'b0) begin
+    if (up_count_run == 1'b0 && up_count_running_m3 == 1'b0) begin
       up_count <= 'h01;
     end else begin
       up_count <= up_count + 1'b1;