

================================================================
== Vitis HLS Report for 'conv2d'
================================================================
* Date:           Sun Dec 18 20:00:50 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        conv2d_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                              |                                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                   Instance                   |               Module              |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_conv2d_Pipeline_in_channels_kh_kw_fu_147  |conv2d_Pipeline_in_channels_kh_kw  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- out_channels_height_width  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    772|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   23|    2316|   2378|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    138|    -|
|Register         |        -|    -|     915|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   23|    3231|   3288|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   10|       3|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------+-----------------------------------+---------+----+-----+------+-----+
    |                   Instance                   |               Module              | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------------------------------+-----------------------------------+---------+----+-----+------+-----+
    |grp_conv2d_Pipeline_in_channels_kh_kw_fu_147  |conv2d_Pipeline_in_channels_kh_kw  |        0|   0|  756|  1055|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U15            |fadd_32ns_32ns_32_5_full_dsp_1     |        0|   2|  205|   390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U16             |fmul_32ns_32ns_32_4_max_dsp_1      |        0|   3|  143|   321|    0|
    |mul_32ns_32ns_64_2_1_U17                      |mul_32ns_32ns_64_2_1               |        0|   3|  165|    50|    0|
    |mul_32ns_32ns_64_2_1_U18                      |mul_32ns_32ns_64_2_1               |        0|   3|  165|    50|    0|
    |mul_32ns_64ns_96_5_1_U19                      |mul_32ns_64ns_96_5_1               |        0|   6|  441|   256|    0|
    |mul_32ns_64ns_96_5_1_U20                      |mul_32ns_64ns_96_5_1               |        0|   6|  441|   256|    0|
    +----------------------------------------------+-----------------------------------+---------+----+-----+------+-----+
    |Total                                         |                                   |        0|  23| 2316|  2378|    0|
    +----------------------------------------------+-----------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+-----+------------+------------+
    |add_ln23_fu_346_p2       |         +|   0|  0|  103|          96|           1|
    |add_ln25_1_fu_408_p2     |         +|   0|  0|   71|          64|           1|
    |add_ln25_fu_386_p2       |         +|   0|  0|   38|          31|           1|
    |add_ln27_fu_472_p2       |         +|   0|  0|   38|          31|           1|
    |p_neg_fu_270_p2          |         -|   0|  0|   39|           1|          32|
    |p_neg_t_fu_289_p2        |         -|   0|  0|   39|           1|          32|
    |sub_ln25_fu_435_p2       |         -|   0|  0|   40|          33|          33|
    |sub_ln38_fu_449_p2       |         -|   0|  0|   40|          33|          33|
    |icmp_ln23_fu_341_p2      |      icmp|   0|  0|   39|          96|          96|
    |icmp_ln25_fu_358_p2      |      icmp|   0|  0|   29|          64|          64|
    |icmp_ln27_1_fu_316_p2    |      icmp|   0|  0|   18|          32|           1|
    |icmp_ln27_fu_336_p2      |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln35_fu_321_p2      |      icmp|   0|  0|   18|          32|           1|
    |slt_fu_460_p2            |      icmp|   0|  0|   18|          33|          33|
    |div_fu_298_p3            |    select|   0|  0|   32|           1|          32|
    |select_ln23_1_fu_371_p3  |    select|   0|  0|   31|           1|           1|
    |select_ln23_2_fu_379_p3  |    select|   0|  0|    2|           1|           1|
    |select_ln23_fu_363_p3    |    select|   0|  0|   31|           1|           1|
    |select_ln25_1_fu_400_p3  |    select|   0|  0|   31|           1|          31|
    |select_ln25_2_fu_414_p3  |    select|   0|  0|   64|           1|           1|
    |select_ln25_fu_392_p3    |    select|   0|  0|   31|           1|          31|
    |rev94_fu_465_p2          |       xor|   0|  0|    2|           1|           2|
    +-------------------------+----------+----+---+-----+------------+------------+
    |Total                    |          |   0|  0|  772|         587|         461|
    +-------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  65|         16|    1|         16|
    |grp_fu_164_ce           |   9|          2|    1|          2|
    |grp_fu_164_p0           |  14|          3|   32|         96|
    |grp_fu_164_p1           |  14|          3|   32|         96|
    |h_fu_76                 |   9|          2|   31|         62|
    |indvar_flatten42_fu_80  |   9|          2|   64|        128|
    |indvar_flatten67_fu_84  |   9|          2|   96|        192|
    |w_fu_72                 |   9|          2|   31|         62|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 138|         32|  288|        654|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+----+----+-----+-----------+
    |                            Name                           | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                  |  15|   0|   15|          0|
    |empty_reg_628                                              |  32|   0|   32|          0|
    |grp_conv2d_Pipeline_in_channels_kh_kw_fu_147_ap_start_reg  |   1|   0|    1|          0|
    |h_fu_76                                                    |  31|   0|   31|          0|
    |height_cast_reg_623                                        |  33|   0|   33|          0|
    |icmp_ln27_1_reg_648                                        |   1|   0|    1|          0|
    |icmp_ln35_reg_653                                          |   1|   0|    1|          0|
    |indvar_flatten42_fu_80                                     |  64|   0|   64|          0|
    |indvar_flatten67_fu_84                                     |  96|   0|   96|          0|
    |mul_ln20_1_reg_638                                         |  96|   0|   96|          0|
    |mul_ln20_2_reg_581                                         |  64|   0|   64|          0|
    |mul_ln20_3_reg_643                                         |  96|   0|   96|          0|
    |mul_ln20_reg_575                                           |  64|   0|   64|          0|
    |mul_reg_633                                                |  32|   0|   32|          0|
    |p_lshr_f_reg_554                                           |  31|   0|   31|          0|
    |rev94_reg_693                                              |   1|   0|    1|          0|
    |select_ln25_1_reg_667                                      |  31|   0|   31|          0|
    |select_ln25_reg_661                                        |  31|   0|   31|          0|
    |sext_ln23_reg_617                                          |  33|   0|   33|          0|
    |sub_ln25_reg_673                                           |  33|   0|   33|          0|
    |sub_ln38_reg_683                                           |  33|   0|   33|          0|
    |tmp_reg_549                                                |   1|   0|    1|          0|
    |trunc_ln25_reg_678                                         |  32|   0|   32|          0|
    |trunc_ln38_reg_688                                         |  32|   0|   32|          0|
    |w_fu_72                                                    |  31|   0|   31|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                      | 915|   0|  915|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|        conv2d|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|        conv2d|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|        conv2d|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|        conv2d|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|        conv2d|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|        conv2d|  return value|
|x             |   in|   32|     ap_none|             x|       pointer|
|weight        |   in|   32|     ap_none|        weight|       pointer|
|bias          |   in|   32|     ap_none|          bias|       pointer|
|width         |   in|   32|     ap_none|         width|        scalar|
|height        |   in|   32|     ap_none|        height|        scalar|
|in_channels   |   in|   32|     ap_none|   in_channels|        scalar|
|out_channels  |   in|   32|     ap_none|  out_channels|        scalar|
|ksize         |   in|   32|     ap_none|         ksize|        scalar|
|y             |  out|   32|      ap_vld|             y|       pointer|
|y_ap_vld      |  out|    1|      ap_vld|             y|       pointer|
+--------------+-----+-----+------------+--------------+--------------+

