<stg><name>getParallelogramsAndAcceptanceCorners</name>


<trans_list>

<trans id="115" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="4" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8 %wp_superpoints_0_15_1_read_2 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %wp_superpoints_0_15_1_read

]]></Node>
<StgValue><ssdm name="wp_superpoints_0_15_1_read_2"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9 %wp_superpoints_0_0_1_read_2 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %wp_superpoints_0_0_1_read

]]></Node>
<StgValue><ssdm name="wp_superpoints_0_0_1_read_2"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10 %icmp_ln13 = icmp_slt  i32 %wp_superpoints_0_0_1_read_2, i32 4272967196

]]></Node>
<StgValue><ssdm name="icmp_ln13"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11 %z1_min = select i1 %icmp_ln13, i32 4272967196, i32 %wp_superpoints_0_0_1_read_2

]]></Node>
<StgValue><ssdm name="z1_min"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="26" op_0_bw="32">
<![CDATA[
:12 %trunc_ln13 = trunc i32 %z1_min

]]></Node>
<StgValue><ssdm name="trunc_ln13"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13 %icmp_ln14 = icmp_slt  i32 %wp_superpoints_0_15_1_read_2, i32 22000100

]]></Node>
<StgValue><ssdm name="icmp_ln14"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14 %z1_max = select i1 %icmp_ln14, i32 %wp_superpoints_0_15_1_read_2, i32 22000100

]]></Node>
<StgValue><ssdm name="z1_max"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="26" op_0_bw="32">
<![CDATA[
:15 %trunc_ln14 = trunc i32 %z1_max

]]></Node>
<StgValue><ssdm name="trunc_ln14"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16 %icmp_ln22 = icmp_sgt  i32 %z1_min, i32 %z1_max

]]></Node>
<StgValue><ssdm name="icmp_ln22"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %wp_superpoints_4_15_1_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %wp_superpoints_4_15_1_read

]]></Node>
<StgValue><ssdm name="wp_superpoints_4_15_1_read_1"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %wp_superpoints_4_0_1_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %wp_superpoints_4_0_1_read

]]></Node>
<StgValue><ssdm name="wp_superpoints_4_0_1_read_1"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %wp_superpoints_3_15_1_read_2 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %wp_superpoints_3_15_1_read

]]></Node>
<StgValue><ssdm name="wp_superpoints_3_15_1_read_2"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %wp_superpoints_3_0_1_read_2 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %wp_superpoints_3_0_1_read

]]></Node>
<StgValue><ssdm name="wp_superpoints_3_0_1_read_2"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %wp_superpoints_2_15_1_read_2 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %wp_superpoints_2_15_1_read

]]></Node>
<StgValue><ssdm name="wp_superpoints_2_15_1_read_2"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %wp_superpoints_2_0_1_read_2 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %wp_superpoints_2_0_1_read

]]></Node>
<StgValue><ssdm name="wp_superpoints_2_0_1_read_2"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %wp_superpoints_1_15_1_read_2 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %wp_superpoints_1_15_1_read

]]></Node>
<StgValue><ssdm name="wp_superpoints_1_15_1_read_2"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %wp_superpoints_1_0_1_read_2 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %wp_superpoints_1_0_1_read

]]></Node>
<StgValue><ssdm name="wp_superpoints_1_0_1_read_2"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
:17 %z1_max_1 = select i1 %icmp_ln22, i26 23000100, i26 %trunc_ln14

]]></Node>
<StgValue><ssdm name="z1_max_1"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="26">
<![CDATA[
:18 %sext_ln22 = sext i26 %z1_max_1

]]></Node>
<StgValue><ssdm name="sext_ln22"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
:19 %z1_min_1 = select i1 %icmp_ln22, i26 23000100, i26 %trunc_ln13

]]></Node>
<StgValue><ssdm name="z1_min_1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="26">
<![CDATA[
:20 %sext_ln13 = sext i26 %z1_min_1

]]></Node>
<StgValue><ssdm name="sext_ln13"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
:21 %a = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln13, i32 %wp_superpoints_1_15_1_read_2, i3 1, i3 2, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
:22 %b = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln22, i32 %wp_superpoints_1_15_1_read_2, i3 1, i3 2, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
:23 %c = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln13, i32 %wp_superpoints_1_0_1_read_2, i3 1, i3 2, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
:24 %d = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln22, i32 %wp_superpoints_1_0_1_read_2, i3 1, i3 2, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
:25 %a_2 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln13, i32 %wp_superpoints_2_15_1_read_2, i3 1, i3 3, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="a_2"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
:26 %b_1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln22, i32 %wp_superpoints_2_15_1_read_2, i3 1, i3 3, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="b_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
:27 %c_1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln13, i32 %wp_superpoints_2_0_1_read_2, i3 1, i3 3, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="c_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
:28 %d_1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln22, i32 %wp_superpoints_2_0_1_read_2, i3 1, i3 3, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="d_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
:29 %a_3 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln13, i32 %wp_superpoints_3_15_1_read_2, i3 1, i3 4, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="a_3"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
:30 %b_2 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln22, i32 %wp_superpoints_3_15_1_read_2, i3 1, i3 4, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="b_2"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
:31 %c_2 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln13, i32 %wp_superpoints_3_0_1_read_2, i3 1, i3 4, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="c_2"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
:32 %d_2 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln22, i32 %wp_superpoints_3_0_1_read_2, i3 1, i3 4, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="d_2"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
:33 %a_4 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln13, i32 %wp_superpoints_4_15_1_read_1, i3 1, i3 5, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="a_4"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
:34 %b_3 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln22, i32 %wp_superpoints_4_15_1_read_1, i3 1, i3 5, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="b_3"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
:35 %c_3 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln13, i32 %wp_superpoints_4_0_1_read_1, i3 1, i3 5, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="c_3"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
:36 %d_3 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln22, i32 %wp_superpoints_4_0_1_read_1, i3 1, i3 5, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="d_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="42" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
:21 %a = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln13, i32 %wp_superpoints_1_15_1_read_2, i3 1, i3 2, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
:22 %b = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln22, i32 %wp_superpoints_1_15_1_read_2, i3 1, i3 2, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
:23 %c = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln13, i32 %wp_superpoints_1_0_1_read_2, i3 1, i3 2, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
:24 %d = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln22, i32 %wp_superpoints_1_0_1_read_2, i3 1, i3 2, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
:25 %a_2 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln13, i32 %wp_superpoints_2_15_1_read_2, i3 1, i3 3, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="a_2"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
:26 %b_1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln22, i32 %wp_superpoints_2_15_1_read_2, i3 1, i3 3, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="b_1"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
:27 %c_1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln13, i32 %wp_superpoints_2_0_1_read_2, i3 1, i3 3, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="c_1"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
:28 %d_1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln22, i32 %wp_superpoints_2_0_1_read_2, i3 1, i3 3, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="d_1"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
:29 %a_3 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln13, i32 %wp_superpoints_3_15_1_read_2, i3 1, i3 4, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="a_3"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
:30 %b_2 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln22, i32 %wp_superpoints_3_15_1_read_2, i3 1, i3 4, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="b_2"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
:31 %c_2 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln13, i32 %wp_superpoints_3_0_1_read_2, i3 1, i3 4, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="c_2"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
:32 %d_2 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln22, i32 %wp_superpoints_3_0_1_read_2, i3 1, i3 4, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="d_2"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
:33 %a_4 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln13, i32 %wp_superpoints_4_15_1_read_1, i3 1, i3 5, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="a_4"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
:34 %b_3 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln22, i32 %wp_superpoints_4_15_1_read_1, i3 1, i3 5, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="b_3"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
:35 %c_3 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln13, i32 %wp_superpoints_4_0_1_read_1, i3 1, i3 5, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="c_3"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
:36 %d_3 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln22, i32 %wp_superpoints_4_0_1_read_1, i3 1, i3 5, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="d_3"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
:37 %br_ln60 = br void

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i = phi i3 0, void, i3 %add_ln60, void %.split

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %d_corner_max_1 = phi i32 %d, void, i32 %d_corner_max_4, void %.split

]]></Node>
<StgValue><ssdm name="d_corner_max_1"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2 %c_corner_max_1 = phi i32 %c, void, i32 %c_corner_max_2, void %.split

]]></Node>
<StgValue><ssdm name="c_corner_max_1"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3 %b_corner_min_1 = phi i32 %b, void, i32 %b_corner_min_4, void %.split

]]></Node>
<StgValue><ssdm name="b_corner_min_1"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4 %a_corner_min_1 = phi i32 %a, void, i32 %a_corner_min_2, void %.split

]]></Node>
<StgValue><ssdm name="a_corner_min_1"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5 %add_ln60 = add i3 %i, i3 1

]]></Node>
<StgValue><ssdm name="add_ln60"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:6 %icmp_ln60 = icmp_eq  i3 %i, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln60"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:7 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln60 = br i1 %icmp_ln60, void %.split, void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln54"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="2" op_0_bw="3">
<![CDATA[
.split:1 %trunc_ln62 = trunc i3 %i

]]></Node>
<StgValue><ssdm name="trunc_ln62"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split:2 %tmp = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %a, i32 %a_2, i32 %a_3, i32 %a_4, i2 %trunc_ln62

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:3 %icmp_ln62 = icmp_slt  i32 %tmp, i32 %a_corner_min_1

]]></Node>
<StgValue><ssdm name="icmp_ln62"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:4 %a_corner_min_2 = select i1 %icmp_ln62, i32 %tmp, i32 %a_corner_min_1

]]></Node>
<StgValue><ssdm name="a_corner_min_2"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split:5 %b_corner_min_3 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %b, i32 %b_1, i32 %b_2, i32 %b_3, i2 %trunc_ln62

]]></Node>
<StgValue><ssdm name="b_corner_min_3"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:6 %icmp_ln66 = icmp_slt  i32 %b_corner_min_3, i32 %b_corner_min_1

]]></Node>
<StgValue><ssdm name="icmp_ln66"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:7 %b_corner_min_4 = select i1 %icmp_ln66, i32 %b_corner_min_3, i32 %b_corner_min_1

]]></Node>
<StgValue><ssdm name="b_corner_min_4"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split:8 %tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %c, i32 %c_1, i32 %c_2, i32 %c_3, i2 %trunc_ln62

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:9 %icmp_ln70 = icmp_sgt  i32 %tmp_s, i32 %c_corner_max_1

]]></Node>
<StgValue><ssdm name="icmp_ln70"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:10 %c_corner_max_2 = select i1 %icmp_ln70, i32 %tmp_s, i32 %c_corner_max_1

]]></Node>
<StgValue><ssdm name="c_corner_max_2"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split:11 %d_corner_max_3 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %d, i32 %d_1, i32 %d_2, i32 %d_3, i2 %trunc_ln62

]]></Node>
<StgValue><ssdm name="d_corner_max_3"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:12 %icmp_ln74 = icmp_sgt  i32 %d_corner_max_3, i32 %d_corner_max_1

]]></Node>
<StgValue><ssdm name="icmp_ln74"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:13 %d_corner_max_4 = select i1 %icmp_ln74, i32 %d_corner_max_3, i32 %d_corner_max_1

]]></Node>
<StgValue><ssdm name="d_corner_max_4"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
.split:14 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:0 %icmp_ln89 = icmp_eq  i32 %a_corner_min_1, i32 %a_4

]]></Node>
<StgValue><ssdm name="icmp_ln89"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1 %icmp_ln94 = icmp_eq  i32 %b_corner_min_1, i32 %b_3

]]></Node>
<StgValue><ssdm name="icmp_ln94"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:2 %and_ln94 = and i1 %icmp_ln94, i1 %icmp_ln89

]]></Node>
<StgValue><ssdm name="and_ln94"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge:3 %zext_ln99 = zext i1 %and_ln94

]]></Node>
<StgValue><ssdm name="zext_ln99"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:4 %icmp_ln99 = icmp_eq  i32 %c_corner_max_1, i32 %c_3

]]></Node>
<StgValue><ssdm name="icmp_ln99"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:5 %and_ln99 = and i1 %icmp_ln99, i1 %and_ln94

]]></Node>
<StgValue><ssdm name="and_ln99"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:6 %icmp_ln104 = icmp_eq  i32 %d_corner_max_1, i32 %d_3

]]></Node>
<StgValue><ssdm name="icmp_ln104"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:7 %and_ln104 = and i1 %icmp_ln104, i1 %icmp_ln99

]]></Node>
<StgValue><ssdm name="and_ln104"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge:8 %zext_ln104 = zext i1 %and_ln104

]]></Node>
<StgValue><ssdm name="zext_ln104"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:9 %and_ln104_1 = and i1 %icmp_ln104, i1 %and_ln99

]]></Node>
<StgValue><ssdm name="and_ln104_1"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge:10 %zext_ln110 = zext i1 %and_ln104_1

]]></Node>
<StgValue><ssdm name="zext_ln110"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:11 %icmp_ln110 = icmp_sgt  i32 %c_corner_max_1, i32 %a_corner_min_1

]]></Node>
<StgValue><ssdm name="icmp_ln110"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:12 %select_ln110 = select i1 %icmp_ln110, i32 %b_corner_min_1, i32 %c_corner_max_1

]]></Node>
<StgValue><ssdm name="select_ln110"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:13 %select_ln110_1 = select i1 %icmp_ln110, i32 %b_corner_min_1, i32 %a_corner_min_1

]]></Node>
<StgValue><ssdm name="select_ln110_1"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:14 %icmp_ln117 = icmp_slt  i32 %b_corner_min_1, i32 %d_corner_max_1

]]></Node>
<StgValue><ssdm name="icmp_ln117"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:15 %b_corner_min = select i1 %icmp_ln117, i32 %select_ln110, i32 %b_corner_min_1

]]></Node>
<StgValue><ssdm name="b_corner_min"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:16 %d_corner_max = select i1 %icmp_ln117, i32 %select_ln110, i32 %d_corner_max_1

]]></Node>
<StgValue><ssdm name="d_corner_max"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:17 %or_ln117 = or i1 %icmp_ln117, i1 %icmp_ln110

]]></Node>
<StgValue><ssdm name="or_ln117"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge:18 %zext_ln117 = zext i1 %or_ln117

]]></Node>
<StgValue><ssdm name="zext_ln117"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="384" op_0_bw="384" op_1_bw="32">
<![CDATA[
._crit_edge:19 %mrv = insertvalue i384 <undef>, i32 %sext_ln13

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="384" op_0_bw="384" op_1_bw="32">
<![CDATA[
._crit_edge:20 %mrv_1 = insertvalue i384 %mrv, i32 %select_ln110_1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="384" op_0_bw="384" op_1_bw="32">
<![CDATA[
._crit_edge:21 %mrv_2 = insertvalue i384 %mrv_1, i32 %sext_ln22

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="384" op_0_bw="384" op_1_bw="32">
<![CDATA[
._crit_edge:22 %mrv_3 = insertvalue i384 %mrv_2, i32 %b_corner_min

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="384" op_0_bw="384" op_1_bw="32">
<![CDATA[
._crit_edge:23 %mrv_4 = insertvalue i384 %mrv_3, i32 %sext_ln13

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="384" op_0_bw="384" op_1_bw="32">
<![CDATA[
._crit_edge:24 %mrv_5 = insertvalue i384 %mrv_4, i32 %select_ln110

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="384" op_0_bw="384" op_1_bw="32">
<![CDATA[
._crit_edge:25 %mrv_6 = insertvalue i384 %mrv_5, i32 %sext_ln22

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="384" op_0_bw="384" op_1_bw="32">
<![CDATA[
._crit_edge:26 %mrv_7 = insertvalue i384 %mrv_6, i32 %d_corner_max

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="384" op_0_bw="384" op_1_bw="32">
<![CDATA[
._crit_edge:27 %mrv_8 = insertvalue i384 %mrv_7, i32 %zext_ln104

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="384" op_0_bw="384" op_1_bw="32">
<![CDATA[
._crit_edge:28 %mrv_9 = insertvalue i384 %mrv_8, i32 %zext_ln99

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="384" op_0_bw="384" op_1_bw="32">
<![CDATA[
._crit_edge:29 %mrv_10 = insertvalue i384 %mrv_9, i32 %zext_ln110

]]></Node>
<StgValue><ssdm name="mrv_10"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="384" op_0_bw="384" op_1_bw="32">
<![CDATA[
._crit_edge:30 %mrv_11 = insertvalue i384 %mrv_10, i32 %zext_ln117

]]></Node>
<StgValue><ssdm name="mrv_11"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="384">
<![CDATA[
._crit_edge:31 %ret_ln123 = ret i384 %mrv_11

]]></Node>
<StgValue><ssdm name="ret_ln123"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
