# CMOS design of a low power 8x8 hybrid Dadda Vedic multiplier on 28nm technology
This repository presents the CMOS design of a low power 8Ã—8 hybrid Dadda-Vedic multiplier on 28nm technology using Synopsys Custom compiler
