// Seed: 4223891232
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  assign module_1.id_2 = 0;
  input wire id_1;
  wire id_7;
endmodule
module module_1 #(
    parameter id_2 = 32'd1
) (
    id_1,
    _id_2,
    id_3
);
  output wire id_3;
  output wire _id_2;
  inout wire id_1;
  wire id_4;
  ;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_1,
      id_1,
      id_4,
      id_1
  );
  logic [id_2  -  -1 : 'b0] id_5;
  ;
  always begin : LABEL_0
    if (1) id_5 = id_1;
  end
endmodule
