/*
 * Generated by Bluespec Compiler, version 2013.12.beta1 (build 33034, 2013-12-02)
 * 
 * On Thu Jul  3 14:49:24 EDT 2014
 * 
 */

/* Generation options: */
#ifndef __mkInterfaceIndicationProxySynth_h__
#define __mkInterfaceIndicationProxySynth_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"


/* Class declaration for the mkInterfaceIndicationProxySynth module */
class MOD_mkInterfaceIndicationProxySynth : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Reg<tUInt32> INST_hexdumpresponseFifo_count;
  MOD_Fifo<tUInt64> INST_hexdumpresponseFifo_fifo;
  MOD_Reg<tUInt8> INST_interruptEnableReg;
  MOD_Reg<tUInt32> INST_outOfRangeReadCountReg;
  MOD_Reg<tUInt32> INST_outOfRangeWriteCount;
  MOD_Reg<tUInt32> INST_p_outOfRangeWriteCount;
  MOD_Reg<tUInt8> INST_p_putEnable;
  MOD_Reg<tUInt32> INST_p_putFailedrequestFifo_count;
  MOD_Reg<tUInt32> INST_p_putFailedrequestFifo_fbnbuff;
  MOD_Fifo<tUInt32> INST_p_putFailedrequestFifo_fifo;
  MOD_Reg<tUInt32> INST_p_requestFiredCount;
  MOD_Wire<tUInt8> INST_p_requestFiredPulse;
  MOD_Reg<tUInt32> INST_pageReadDoneresponseFifo_count;
  MOD_Fifo<tUInt32> INST_pageReadDoneresponseFifo_fifo;
  MOD_Reg<tUInt32> INST_pageWriteDoneresponseFifo_count;
  MOD_Fifo<tUInt32> INST_pageWriteDoneresponseFifo_fifo;
  MOD_Reg<tUInt32> INST_pageWriteFailresponseFifo_count;
  MOD_Fifo<tUInt32> INST_pageWriteFailresponseFifo_fifo;
  MOD_Fifo<tUInt32> INST_req_ar_fifo;
  MOD_Fifo<tUInt32> INST_req_aw_fifo;
  MOD_Fifo<tUInt8> INST_slaveBrespFifo;
  MOD_Reg<tUInt8> INST_slaveRS;
  MOD_Fifo<tUInt32> INST_slaveReadAddrFifos_0;
  MOD_Fifo<tUInt32> INST_slaveReadAddrFifos_1;
  MOD_Reg<tUInt32> INST_slaveReadAddrReg;
  MOD_Reg<tUInt8> INST_slaveReadBurstCountReg;
  MOD_Fifo<tUInt32> INST_slaveReadDataFifos_0;
  MOD_Fifo<tUInt32> INST_slaveReadDataFifos_1;
  MOD_Fifo<tUInt8> INST_slaveReadReqInfoFifo;
  MOD_Reg<tUInt8> INST_slaveReadTagReg;
  MOD_Reg<tUInt8> INST_slaveWS;
  MOD_Fifo<tUInt32> INST_slaveWriteAddrFifos_0;
  MOD_Fifo<tUInt32> INST_slaveWriteAddrFifos_1;
  MOD_Reg<tUInt32> INST_slaveWriteAddrReg;
  MOD_Reg<tUInt8> INST_slaveWriteBurstCountReg;
  MOD_Fifo<tUInt32> INST_slaveWriteDataFifos_0;
  MOD_Fifo<tUInt32> INST_slaveWriteDataFifos_1;
  MOD_Reg<tUInt8> INST_slaveWriteTagReg;
  MOD_Reg<tUInt32> INST_underflowReadCountReg;
  MOD_Reg<tUInt32> INST_writeRawWordresponseFifo_count;
  MOD_Fifo<tUInt64> INST_writeRawWordresponseFifo_fifo;
 
 /* Constructor */
 public:
  MOD_mkInterfaceIndicationProxySynth(tSimStateHdl simHdl,
				      char const *name,
				      Module *parent,
				      tUInt32 ARG_id);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUInt32 PORT_id;
 
 /* Publicly accessible definitions */
 public:
  tUInt32 DEF_slaveReadAddrFifos_1_first____d100;
  tUInt32 DEF_slaveReadAddrFifos_0_first____d44;
  tUInt32 DEF_slaveWriteAddrFifos_1_first____d81;
  tUInt32 DEF_slaveWriteAddrFifos_0_first____d34;
  tUInt8 DEF_p_putFailedrequestFifo_count_6_EQ_0___d57;
  tUInt8 DEF_slaveReadBurstCountReg_EQ_0___d2;
  tUInt8 DEF_pageReadDoneresponseFifo_fifo_notEmpty____d94;
  tUInt32 DEF__read__h3511;
  tUInt32 DEF_req_aw_fifo_first____d249;
  tUInt8 DEF_x__h8620;
  tUInt8 DEF__read__h415;
  tUInt8 DEF_slaveReadReqInfoFifo_first____d234;
  tUInt8 DEF_writeRawWordresponseFifo_fifo_notEmpty____d177;
  tUInt8 DEF_hexdumpresponseFifo_fifo_notEmpty____d157;
  tUInt8 DEF_pageWriteFailresponseFifo_fifo_notEmpty____d138;
  tUInt8 DEF_pageWriteDoneresponseFifo_fifo_notEmpty____d119;
  tUInt8 DEF_ws__h8607;
  tUInt8 DEF_x_select__h2373;
  tUInt8 DEF_ws__h8699;
  tUInt8 DEF_x__h8536;
  tUInt8 DEF_y_avValue_snd_snd_fst__h8767;
  tUInt8 DEF_y_avValue_snd_fst__h8762;
  tUInt8 DEF_slaveWriteBurstCountReg_47_EQ_0___d248;
  tUInt8 DEF_wbc__h8701;
  tUInt8 DEF_IF_slaveWriteBurstCountReg_47_EQ_0_48_THEN_req_ETC___d263;
  tUInt8 DEF_NOT_writeRawWordresponseFifo_fifo_notEmpty__77___d178;
  tUInt8 DEF_NOT_hexdumpresponseFifo_fifo_notEmpty__57___d158;
  tUInt8 DEF_NOT_pageWriteFailresponseFifo_fifo_notEmpty__38___d139;
  tUInt8 DEF_NOT_pageWriteDoneresponseFifo_fifo_notEmpty__19___d120;
  tUInt8 DEF_NOT_pageReadDoneresponseFifo_fifo_notEmpty__4___d95;
 
 /* Local definitions */
 private:
  tUInt32 DEF_x__h4026;
  tUInt8 DEF_writeRawWordresponseFifo_fifo_notEmpty__77_OR__ETC___d204;
  tUInt32 DEF_v___1__h3329;
  tUInt32 DEF_x__h3814;
  tUInt32 DEF_v___1__h8175;
  tUInt32 DEF_x__h8326;
  tUInt32 DEF_v___1__h8180;
  tUInt8 DEF_interruptEnableReg__h8187;
  tUInt32 DEF_x__h7179;
 
 /* Rules */
 public:
  void RL_slaveReadAddressGenerator();
  void RL_p_requestFiredIncrement();
  void RL_p_writeCtrlReg();
  void RL_p_readCtrlReg();
  void RL_p_readWriteFifo();
  void RL_p_slaveWriteputFailed();
  void RL_p_handleputFailedrequest();
  void RL_p_handleputFailedrequestFailure();
  void RL_p_outOfRangeWrite();
  void RL_writeCtrlReg();
  void RL_writeIndicatorFifo();
  void RL_pageReadDoneread();
  void RL_pageWriteDoneread();
  void RL_pageWriteFailread();
  void RL_hexdumpread();
  void RL_writeRawWordread();
  void RL_readCtrlReg();
  void RL_outOfRangeRead();
 
 /* Methods */
 public:
  tUInt32 METH_portalIfc_ifcType();
  tUInt8 METH_RDY_portalIfc_ifcType();
  tUInt32 METH_portalIfc_ifcId();
  tUInt8 METH_RDY_portalIfc_ifcId();
  void METH_portalIfc_slave_read_server_readReq_put(tUInt32 ARG_portalIfc_slave_read_server_readReq_put);
  tUInt8 METH_RDY_portalIfc_slave_read_server_readReq_put();
  tUInt64 METH_portalIfc_slave_read_server_readData_get();
  tUInt8 METH_RDY_portalIfc_slave_read_server_readData_get();
  void METH_portalIfc_slave_write_server_writeReq_put(tUInt32 ARG_portalIfc_slave_write_server_writeReq_put);
  tUInt8 METH_RDY_portalIfc_slave_write_server_writeReq_put();
  void METH_portalIfc_slave_write_server_writeData_put(tUInt64 ARG_portalIfc_slave_write_server_writeData_put);
  tUInt8 METH_RDY_portalIfc_slave_write_server_writeData_put();
  tUInt8 METH_portalIfc_slave_write_server_writeDone_get();
  tUInt8 METH_RDY_portalIfc_slave_write_server_writeDone_get();
  tUInt8 METH_portalIfc_interrupt__read();
  tUInt8 METH_RDY_portalIfc_interrupt__read();
  void METH_ifc_pageReadDone(tUInt32 ARG_ifc_pageReadDone_tag);
  tUInt8 METH_RDY_ifc_pageReadDone();
  void METH_ifc_pageWriteDone(tUInt32 ARG_ifc_pageWriteDone_tag);
  tUInt8 METH_RDY_ifc_pageWriteDone();
  void METH_ifc_pageWriteFail(tUInt32 ARG_ifc_pageWriteFail_tag);
  tUInt8 METH_RDY_ifc_pageWriteFail();
  void METH_ifc_hexdump(tUInt32 ARG_ifc_hexdump_a, tUInt32 ARG_ifc_hexdump_b);
  tUInt8 METH_RDY_ifc_hexdump();
  void METH_ifc_writeRawWord(tUInt64 ARG_ifc_writeRawWord_data);
  tUInt8 METH_RDY_ifc_writeRawWord();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkInterfaceIndicationProxySynth &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkInterfaceIndicationProxySynth &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkInterfaceIndicationProxySynth &backing);
};

#endif /* ifndef __mkInterfaceIndicationProxySynth_h__ */
