{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635886936997 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635886936998 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov  2 18:02:16 2021 " "Processing started: Tue Nov  2 18:02:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635886936998 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635886936998 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS_Aula15 -c MIPS_Aula15 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_Aula15 -c MIPS_Aula15" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635886936998 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1635886938084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaConstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaConstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635886948563 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635886948563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635886948563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "somadorGenerico.vhd" "" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/somadorGenerico.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635886948567 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "somadorGenerico.vhd" "" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/somadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635886948567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635886948567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-comportamento " "Found design unit 1: ULA-comportamento" {  } { { "ULA.vhd" "" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/ULA.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635886948569 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635886948569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635886948569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULASomaSub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULASomaSub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/ULASomaSub.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635886948588 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635886948588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635886948588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-assincrona " "Found design unit 1: ROM-assincrona" {  } { { "ROM.vhd" "" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/ROM.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635886948598 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/ROM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635886948598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635886948598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635886948613 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635886948613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635886948613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM_MIPS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RAM_MIPS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_MIPS-assincrona " "Found design unit 1: RAM_MIPS-assincrona" {  } { { "RAM_MIPS.vhd" "" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/RAM_MIPS.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635886948616 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_MIPS " "Found entity 1: RAM_MIPS" {  } { { "RAM_MIPS.vhd" "" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/RAM_MIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635886948616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635886948616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635886948618 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635886948618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635886948618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estensorSinalGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estensorSinalGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estensorSinalGenerico-comportamento " "Found design unit 1: estensorSinalGenerico-comportamento" {  } { { "estensorSinalGenerico.vhd" "" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/estensorSinalGenerico.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635886948621 ""} { "Info" "ISGN_ENTITY_NAME" "1 estensorSinalGenerico " "Found entity 1: estensorSinalGenerico" {  } { { "estensorSinalGenerico.vhd" "" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/estensorSinalGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635886948621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635886948621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MIPS_Aula15.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MIPS_Aula15.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_Aula15-arquitetura " "Found design unit 1: MIPS_Aula15-arquitetura" {  } { { "MIPS_Aula15.vhd" "" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/MIPS_Aula15.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635886948624 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Aula15 " "Found entity 1: MIPS_Aula15" {  } { { "MIPS_Aula15.vhd" "" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/MIPS_Aula15.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635886948624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635886948624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deslocadorSinal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deslocadorSinal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deslocadorSinal-componente " "Found design unit 1: deslocadorSinal-componente" {  } { { "deslocadorSinal.vhd" "" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/deslocadorSinal.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635886948630 ""} { "Info" "ISGN_ENTITY_NAME" "1 deslocadorSinal " "Found entity 1: deslocadorSinal" {  } { { "deslocadorSinal.vhd" "" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/deslocadorSinal.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635886948630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635886948630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder-arch_name " "Found design unit 1: Decoder-arch_name" {  } { { "Decoder.vhd" "" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/Decoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635886948633 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.vhd" "" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/Decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635886948633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635886948633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoRegistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoRegistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-comportamento " "Found design unit 1: bancoRegistradores-comportamento" {  } { { "bancoRegistradores.vhd" "" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/bancoRegistradores.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635886948635 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.vhd" "" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/bancoRegistradores.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635886948635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635886948635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deslocadorSinalJMP.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deslocadorSinalJMP.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deslocadorSinalJMP-componente " "Found design unit 1: deslocadorSinalJMP-componente" {  } { { "deslocadorSinalJMP.vhd" "" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/deslocadorSinalJMP.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635886948642 ""} { "Info" "ISGN_ENTITY_NAME" "1 deslocadorSinalJMP " "Found entity 1: deslocadorSinalJMP" {  } { { "deslocadorSinalJMP.vhd" "" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/deslocadorSinalJMP.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635886948642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635886948642 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_Aula15 " "Elaborating entity \"MIPS_Aula15\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1635886948805 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "saidaMuxULA MIPS_Aula15.vhd(55) " "Verilog HDL or VHDL warning at MIPS_Aula15.vhd(55): object \"saidaMuxULA\" assigned a value but never read" {  } { { "MIPS_Aula15.vhd" "" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/MIPS_Aula15.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1635886948810 "|MIPS_Aula15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:PC\"" {  } { { "MIPS_Aula15.vhd" "PC" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/MIPS_Aula15.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635886949033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MUX_JMP_BEQ " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MUX_JMP_BEQ\"" {  } { { "MIPS_Aula15.vhd" "MUX_JMP_BEQ" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/MIPS_Aula15.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635886949038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deslocadorSinalJMP deslocadorSinalJMP:DESLOCADOR_JMP " "Elaborating entity \"deslocadorSinalJMP\" for hierarchy \"deslocadorSinalJMP:DESLOCADOR_JMP\"" {  } { { "MIPS_Aula15.vhd" "DESLOCADOR_JMP" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/MIPS_Aula15.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635886949042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante somaConstante:somadorConstante " "Elaborating entity \"somaConstante\" for hierarchy \"somaConstante:somadorConstante\"" {  } { { "MIPS_Aula15.vhd" "somadorConstante" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/MIPS_Aula15.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635886949064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico somadorGenerico:somadorMux " "Elaborating entity \"somadorGenerico\" for hierarchy \"somadorGenerico:somadorMux\"" {  } { { "MIPS_Aula15.vhd" "somadorMux" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/MIPS_Aula15.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635886949068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MUX_RtRd " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MUX_RtRd\"" {  } { { "MIPS_Aula15.vhd" "MUX_RtRd" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/MIPS_Aula15.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635886949073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores bancoRegistradores:Banco_Registradores " "Elaborating entity \"bancoRegistradores\" for hierarchy \"bancoRegistradores:Banco_Registradores\"" {  } { { "MIPS_Aula15.vhd" "Banco_Registradores" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/MIPS_Aula15.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635886949076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deslocadorSinal deslocadorSinal:DESLOCADOR " "Elaborating entity \"deslocadorSinal\" for hierarchy \"deslocadorSinal:DESLOCADOR\"" {  } { { "MIPS_Aula15.vhd" "DESLOCADOR" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/MIPS_Aula15.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635886949081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:ROM1 " "Elaborating entity \"ROM\" for hierarchy \"ROM:ROM1\"" {  } { { "MIPS_Aula15.vhd" "ROM1" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/MIPS_Aula15.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635886949083 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memROM ROM.vhd(22) " "VHDL Signal Declaration warning at ROM.vhd(22): used implicit default value for signal \"memROM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ROM.vhd" "" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/ROM.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1635886949084 "|MIPS_Aula15|ROM:ROM1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_MIPS RAM_MIPS:RAM_MIPS " "Elaborating entity \"RAM_MIPS\" for hierarchy \"RAM_MIPS:RAM_MIPS\"" {  } { { "MIPS_Aula15.vhd" "RAM_MIPS" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/MIPS_Aula15.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635886949085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ULA1 " "Elaborating entity \"ULA\" for hierarchy \"ULA:ULA1\"" {  } { { "MIPS_Aula15.vhd" "ULA1" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/MIPS_Aula15.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635886949087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estensorSinalGenerico estensorSinalGenerico:estensorSinal " "Elaborating entity \"estensorSinalGenerico\" for hierarchy \"estensorSinalGenerico:estensorSinal\"" {  } { { "MIPS_Aula15.vhd" "estensorSinal" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/MIPS_Aula15.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635886949091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:Decoder " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:Decoder\"" {  } { { "MIPS_Aula15.vhd" "Decoder" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/MIPS_Aula15.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635886949092 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RAM_MIPS:RAM_MIPS\|memRAM " "RAM logic \"RAM_MIPS:RAM_MIPS\|memRAM\" is uninferred due to asynchronous read logic" {  } { { "RAM_MIPS.vhd" "memRAM" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/RAM_MIPS.vhd" 22 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1635886949988 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROM:ROM1\|memROM " "RAM logic \"ROM:ROM1\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "ROM.vhd" "memROM" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/ROM.vhd" 22 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1635886949988 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bancoRegistradores:Banco_Registradores\|registrador " "RAM logic \"bancoRegistradores:Banco_Registradores\|registrador\" is uninferred due to asynchronous read logic" {  } { { "bancoRegistradores.vhd" "registrador" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/bancoRegistradores.vhd" 50 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1635886949988 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1635886949988 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM_MIPS:RAM_MIPS\|Dado_out\[12\] " "Converted tri-state buffer \"RAM_MIPS:RAM_MIPS\|Dado_out\[12\]\" feeding internal logic into a wire" {  } { { "RAM_MIPS.vhd" "" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/RAM_MIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635886950010 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM_MIPS:RAM_MIPS\|Dado_out\[11\] " "Converted tri-state buffer \"RAM_MIPS:RAM_MIPS\|Dado_out\[11\]\" feeding internal logic into a wire" {  } { { "RAM_MIPS.vhd" "" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/RAM_MIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635886950010 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM_MIPS:RAM_MIPS\|Dado_out\[10\] " "Converted tri-state buffer \"RAM_MIPS:RAM_MIPS\|Dado_out\[10\]\" feeding internal logic into a wire" {  } { { "RAM_MIPS.vhd" "" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/RAM_MIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635886950010 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM_MIPS:RAM_MIPS\|Dado_out\[9\] " "Converted tri-state buffer \"RAM_MIPS:RAM_MIPS\|Dado_out\[9\]\" feeding internal logic into a wire" {  } { { "RAM_MIPS.vhd" "" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/RAM_MIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635886950010 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM_MIPS:RAM_MIPS\|Dado_out\[8\] " "Converted tri-state buffer \"RAM_MIPS:RAM_MIPS\|Dado_out\[8\]\" feeding internal logic into a wire" {  } { { "RAM_MIPS.vhd" "" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/RAM_MIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635886950010 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM_MIPS:RAM_MIPS\|Dado_out\[7\] " "Converted tri-state buffer \"RAM_MIPS:RAM_MIPS\|Dado_out\[7\]\" feeding internal logic into a wire" {  } { { "RAM_MIPS.vhd" "" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/RAM_MIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635886950010 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM_MIPS:RAM_MIPS\|Dado_out\[6\] " "Converted tri-state buffer \"RAM_MIPS:RAM_MIPS\|Dado_out\[6\]\" feeding internal logic into a wire" {  } { { "RAM_MIPS.vhd" "" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/RAM_MIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635886950010 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM_MIPS:RAM_MIPS\|Dado_out\[5\] " "Converted tri-state buffer \"RAM_MIPS:RAM_MIPS\|Dado_out\[5\]\" feeding internal logic into a wire" {  } { { "RAM_MIPS.vhd" "" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/RAM_MIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635886950010 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM_MIPS:RAM_MIPS\|Dado_out\[4\] " "Converted tri-state buffer \"RAM_MIPS:RAM_MIPS\|Dado_out\[4\]\" feeding internal logic into a wire" {  } { { "RAM_MIPS.vhd" "" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/RAM_MIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635886950010 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM_MIPS:RAM_MIPS\|Dado_out\[3\] " "Converted tri-state buffer \"RAM_MIPS:RAM_MIPS\|Dado_out\[3\]\" feeding internal logic into a wire" {  } { { "RAM_MIPS.vhd" "" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/RAM_MIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635886950010 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM_MIPS:RAM_MIPS\|Dado_out\[2\] " "Converted tri-state buffer \"RAM_MIPS:RAM_MIPS\|Dado_out\[2\]\" feeding internal logic into a wire" {  } { { "RAM_MIPS.vhd" "" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/RAM_MIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635886950010 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM_MIPS:RAM_MIPS\|Dado_out\[1\] " "Converted tri-state buffer \"RAM_MIPS:RAM_MIPS\|Dado_out\[1\]\" feeding internal logic into a wire" {  } { { "RAM_MIPS.vhd" "" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/RAM_MIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635886950010 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM_MIPS:RAM_MIPS\|Dado_out\[0\] " "Converted tri-state buffer \"RAM_MIPS:RAM_MIPS\|Dado_out\[0\]\" feeding internal logic into a wire" {  } { { "RAM_MIPS.vhd" "" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/RAM_MIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635886950010 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM_MIPS:RAM_MIPS\|Dado_out\[13\] " "Converted tri-state buffer \"RAM_MIPS:RAM_MIPS\|Dado_out\[13\]\" feeding internal logic into a wire" {  } { { "RAM_MIPS.vhd" "" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/RAM_MIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635886950010 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM_MIPS:RAM_MIPS\|Dado_out\[14\] " "Converted tri-state buffer \"RAM_MIPS:RAM_MIPS\|Dado_out\[14\]\" feeding internal logic into a wire" {  } { { "RAM_MIPS.vhd" "" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/RAM_MIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635886950010 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM_MIPS:RAM_MIPS\|Dado_out\[15\] " "Converted tri-state buffer \"RAM_MIPS:RAM_MIPS\|Dado_out\[15\]\" feeding internal logic into a wire" {  } { { "RAM_MIPS.vhd" "" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/RAM_MIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635886950010 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM_MIPS:RAM_MIPS\|Dado_out\[16\] " "Converted tri-state buffer \"RAM_MIPS:RAM_MIPS\|Dado_out\[16\]\" feeding internal logic into a wire" {  } { { "RAM_MIPS.vhd" "" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/RAM_MIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635886950010 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM_MIPS:RAM_MIPS\|Dado_out\[17\] " "Converted tri-state buffer \"RAM_MIPS:RAM_MIPS\|Dado_out\[17\]\" feeding internal logic into a wire" {  } { { "RAM_MIPS.vhd" "" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/RAM_MIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635886950010 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM_MIPS:RAM_MIPS\|Dado_out\[18\] " "Converted tri-state buffer \"RAM_MIPS:RAM_MIPS\|Dado_out\[18\]\" feeding internal logic into a wire" {  } { { "RAM_MIPS.vhd" "" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/RAM_MIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635886950010 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM_MIPS:RAM_MIPS\|Dado_out\[19\] " "Converted tri-state buffer \"RAM_MIPS:RAM_MIPS\|Dado_out\[19\]\" feeding internal logic into a wire" {  } { { "RAM_MIPS.vhd" "" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/RAM_MIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635886950010 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM_MIPS:RAM_MIPS\|Dado_out\[20\] " "Converted tri-state buffer \"RAM_MIPS:RAM_MIPS\|Dado_out\[20\]\" feeding internal logic into a wire" {  } { { "RAM_MIPS.vhd" "" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/RAM_MIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635886950010 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM_MIPS:RAM_MIPS\|Dado_out\[21\] " "Converted tri-state buffer \"RAM_MIPS:RAM_MIPS\|Dado_out\[21\]\" feeding internal logic into a wire" {  } { { "RAM_MIPS.vhd" "" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/RAM_MIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635886950010 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM_MIPS:RAM_MIPS\|Dado_out\[22\] " "Converted tri-state buffer \"RAM_MIPS:RAM_MIPS\|Dado_out\[22\]\" feeding internal logic into a wire" {  } { { "RAM_MIPS.vhd" "" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/RAM_MIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635886950010 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM_MIPS:RAM_MIPS\|Dado_out\[23\] " "Converted tri-state buffer \"RAM_MIPS:RAM_MIPS\|Dado_out\[23\]\" feeding internal logic into a wire" {  } { { "RAM_MIPS.vhd" "" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/RAM_MIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635886950010 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM_MIPS:RAM_MIPS\|Dado_out\[24\] " "Converted tri-state buffer \"RAM_MIPS:RAM_MIPS\|Dado_out\[24\]\" feeding internal logic into a wire" {  } { { "RAM_MIPS.vhd" "" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/RAM_MIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635886950010 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM_MIPS:RAM_MIPS\|Dado_out\[25\] " "Converted tri-state buffer \"RAM_MIPS:RAM_MIPS\|Dado_out\[25\]\" feeding internal logic into a wire" {  } { { "RAM_MIPS.vhd" "" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/RAM_MIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635886950010 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM_MIPS:RAM_MIPS\|Dado_out\[26\] " "Converted tri-state buffer \"RAM_MIPS:RAM_MIPS\|Dado_out\[26\]\" feeding internal logic into a wire" {  } { { "RAM_MIPS.vhd" "" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/RAM_MIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635886950010 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM_MIPS:RAM_MIPS\|Dado_out\[27\] " "Converted tri-state buffer \"RAM_MIPS:RAM_MIPS\|Dado_out\[27\]\" feeding internal logic into a wire" {  } { { "RAM_MIPS.vhd" "" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/RAM_MIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635886950010 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM_MIPS:RAM_MIPS\|Dado_out\[28\] " "Converted tri-state buffer \"RAM_MIPS:RAM_MIPS\|Dado_out\[28\]\" feeding internal logic into a wire" {  } { { "RAM_MIPS.vhd" "" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/RAM_MIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635886950010 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM_MIPS:RAM_MIPS\|Dado_out\[29\] " "Converted tri-state buffer \"RAM_MIPS:RAM_MIPS\|Dado_out\[29\]\" feeding internal logic into a wire" {  } { { "RAM_MIPS.vhd" "" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/RAM_MIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635886950010 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM_MIPS:RAM_MIPS\|Dado_out\[30\] " "Converted tri-state buffer \"RAM_MIPS:RAM_MIPS\|Dado_out\[30\]\" feeding internal logic into a wire" {  } { { "RAM_MIPS.vhd" "" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/RAM_MIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635886950010 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM_MIPS:RAM_MIPS\|Dado_out\[31\] " "Converted tri-state buffer \"RAM_MIPS:RAM_MIPS\|Dado_out\[31\]\" feeding internal logic into a wire" {  } { { "RAM_MIPS.vhd" "" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/RAM_MIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635886950010 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1635886950010 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "64 256 /home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/RAMcontent.mif " "Memory depth (64) in the design file differs from memory depth (256) in the Memory Initialization File \"/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/RAMcontent.mif\" -- truncated remaining initial content value to fit RAM" {  } {  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Analysis & Synthesis" 0 -1 1635886950117 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Operacao_ULA_OUT\[1\] GND " "Pin \"Operacao_ULA_OUT\[1\]\" is stuck at GND" {  } { { "MIPS_Aula15.vhd" "" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/MIPS_Aula15.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635886951303 "|MIPS_Aula15|Operacao_ULA_OUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Operacao_ULA_OUT\[2\] GND " "Pin \"Operacao_ULA_OUT\[2\]\" is stuck at GND" {  } { { "MIPS_Aula15.vhd" "" { Text "/home/antonio/Desktop/6_semestre/descomp/MIPS/MIPS_Aula15/MIPS_Aula15.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635886951303 "|MIPS_Aula15|Operacao_ULA_OUT[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1635886951303 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1635886951616 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "824 " "824 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1635886952614 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1635886953383 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635886953383 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3203 " "Implemented 3203 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1635886954591 ""} { "Info" "ICUT_CUT_TM_OPINS" "99 " "Implemented 99 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1635886954591 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3103 " "Implemented 3103 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1635886954591 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1635886954591 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "488 " "Peak virtual memory: 488 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635886954610 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov  2 18:02:34 2021 " "Processing ended: Tue Nov  2 18:02:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635886954610 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635886954610 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635886954610 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1635886954610 ""}
