// Seed: 3172602321
`define pp_2 0
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  logic id_2, id_3;
endmodule
`timescale 1ps / 1ps
`define pp_3 0
`default_nettype wire
