Reading OpenROAD database at '/home/asic/workspace/asic_project/runs/RUN_2025-05-13_10-43-45/43-openroad-resizertimingpostgrt/dynamic_noise_reduction.odb'…
Reading library file at '/foss/pdks/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/usr/local/lib/python3.12/dist-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 2
[INFO] Setting input delay to: 2
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   dynamic_noise_reduction
Die area:                 ( 0 0 ) ( 256935 267655 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     4391
Number of terminals:      52
Number of snets:          2
Number of nets:           3412

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 369.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 101320.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 9897.
[INFO DRT-0033] via shape region query size = 910.
[INFO DRT-0033] met2 shape region query size = 580.
[INFO DRT-0033] via2 shape region query size = 728.
[INFO DRT-0033] met3 shape region query size = 562.
[INFO DRT-0033] via3 shape region query size = 728.
[INFO DRT-0033] met4 shape region query size = 198.
[INFO DRT-0033] via4 shape region query size = 8.
[INFO DRT-0033] met5 shape region query size = 16.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1419 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 363 unique inst patterns.
[INFO DRT-0084]   Complete 1783 groups.
#scanned instances     = 4391
#unique  instances     = 369
#stdCellGenAp          = 10799
#stdCellValidPlanarAp  = 76
#stdCellValidViaAp     = 8155
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 11804
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:03:13, elapsed time = 00:00:25, memory = 159.80 (MB), peak = 159.80 (MB)

[INFO DRT-0157] Number of guides:     22608

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 37 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 38 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 8397.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 6321.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 3042.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 141.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 38.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 11477 vertical wires in 1 frboxes and 6462 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 963 vertical wires in 1 frboxes and 1845 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 226.66 (MB), peak = 226.66 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 229.24 (MB), peak = 229.24 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:02, memory = 412.75 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:06, memory = 335.80 (MB).
    Completing 30% with 289 violations.
    elapsed time = 00:00:06, memory = 460.02 (MB).
    Completing 40% with 289 violations.
    elapsed time = 00:00:10, memory = 483.48 (MB).
    Completing 50% with 289 violations.
    elapsed time = 00:00:12, memory = 390.56 (MB).
    Completing 60% with 531 violations.
    elapsed time = 00:00:14, memory = 469.45 (MB).
    Completing 70% with 531 violations.
    elapsed time = 00:00:18, memory = 477.95 (MB).
    Completing 80% with 905 violations.
    elapsed time = 00:00:18, memory = 530.03 (MB).
    Completing 90% with 905 violations.
    elapsed time = 00:00:20, memory = 562.00 (MB).
    Completing 100% with 1137 violations.
    elapsed time = 00:00:23, memory = 530.25 (MB).
[INFO DRT-0199]   Number of violations = 1258.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4
Cut Spacing          0      2      0      0      0      0      0
Metal Spacing       44      0    274      0     31      8      0
Min Hole             0      0      1      0      0      0      0
Recheck              1      0     78      0     37      4      1
Short                0      2    739      1     35      0      0
[INFO DRT-0267] cpu time = 00:01:44, elapsed time = 00:00:24, memory = 830.66 (MB), peak = 830.66 (MB)
Total wire length = 81174 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 36438 um.
Total wire length on LAYER met2 = 39129 um.
Total wire length on LAYER met3 = 3405 um.
Total wire length on LAYER met4 = 2200 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 23490.
Up-via summary (total 23490):

------------------------
 FR_MASTERSLICE        0
            li1    11748
           met1    11405
           met2      266
           met3       71
           met4        0
------------------------
                   23490


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 1258 violations.
    elapsed time = 00:00:01, memory = 861.59 (MB).
    Completing 20% with 1258 violations.
    elapsed time = 00:00:05, memory = 879.63 (MB).
    Completing 30% with 1172 violations.
    elapsed time = 00:00:07, memory = 913.15 (MB).
    Completing 40% with 1172 violations.
    elapsed time = 00:00:08, memory = 913.15 (MB).
    Completing 50% with 1172 violations.
    elapsed time = 00:00:10, memory = 879.88 (MB).
    Completing 60% with 1056 violations.
    elapsed time = 00:00:12, memory = 882.97 (MB).
    Completing 70% with 1056 violations.
    elapsed time = 00:00:15, memory = 886.32 (MB).
    Completing 80% with 886 violations.
    elapsed time = 00:00:17, memory = 904.03 (MB).
    Completing 90% with 886 violations.
    elapsed time = 00:00:19, memory = 904.03 (MB).
    Completing 100% with 783 violations.
    elapsed time = 00:00:23, memory = 904.03 (MB).
[INFO DRT-0199]   Number of violations = 783.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          1      0      0      0
Metal Spacing        0    176     14      4
Short                0    570     18      0
[INFO DRT-0267] cpu time = 00:01:41, elapsed time = 00:00:23, memory = 907.12 (MB), peak = 913.15 (MB)
Total wire length = 80668 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 36207 um.
Total wire length on LAYER met2 = 38822 um.
Total wire length on LAYER met3 = 3443 um.
Total wire length on LAYER met4 = 2195 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 23390.
Up-via summary (total 23390):

------------------------
 FR_MASTERSLICE        0
            li1    11738
           met1    11313
           met2      270
           met3       69
           met4        0
------------------------
                   23390


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 783 violations.
    elapsed time = 00:00:00, memory = 907.12 (MB).
    Completing 20% with 783 violations.
    elapsed time = 00:00:01, memory = 942.69 (MB).
    Completing 30% with 777 violations.
    elapsed time = 00:00:05, memory = 912.79 (MB).
    Completing 40% with 777 violations.
    elapsed time = 00:00:08, memory = 946.04 (MB).
    Completing 50% with 777 violations.
    elapsed time = 00:00:11, memory = 912.79 (MB).
    Completing 60% with 779 violations.
    elapsed time = 00:00:11, memory = 912.79 (MB).
    Completing 70% with 779 violations.
    elapsed time = 00:00:14, memory = 976.98 (MB).
    Completing 80% with 738 violations.
    elapsed time = 00:00:17, memory = 944.87 (MB).
    Completing 90% with 738 violations.
    elapsed time = 00:00:20, memory = 945.13 (MB).
    Completing 100% with 686 violations.
    elapsed time = 00:00:25, memory = 918.06 (MB).
[INFO DRT-0199]   Number of violations = 686.
Viol/Layer        mcon   met1   met2
Cut Spacing          3      0      0
Metal Spacing        0    193     13
Min Hole             0      2      0
Short                0    444     31
[INFO DRT-0267] cpu time = 00:01:36, elapsed time = 00:00:26, memory = 918.06 (MB), peak = 976.98 (MB)
Total wire length = 80567 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 36074 um.
Total wire length on LAYER met2 = 38881 um.
Total wire length on LAYER met3 = 3436 um.
Total wire length on LAYER met4 = 2174 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 23384.
Up-via summary (total 23384):

------------------------
 FR_MASTERSLICE        0
            li1    11738
           met1    11298
           met2      278
           met3       70
           met4        0
------------------------
                   23384


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 686 violations.
    elapsed time = 00:00:01, memory = 920.64 (MB).
    Completing 20% with 686 violations.
    elapsed time = 00:00:03, memory = 928.81 (MB).
    Completing 30% with 476 violations.
    elapsed time = 00:00:03, memory = 928.81 (MB).
    Completing 40% with 476 violations.
    elapsed time = 00:00:06, memory = 928.83 (MB).
    Completing 50% with 476 violations.
    elapsed time = 00:00:08, memory = 928.83 (MB).
    Completing 60% with 313 violations.
    elapsed time = 00:00:09, memory = 928.83 (MB).
    Completing 70% with 313 violations.
    elapsed time = 00:00:12, memory = 929.60 (MB).
    Completing 80% with 177 violations.
    elapsed time = 00:00:12, memory = 932.18 (MB).
    Completing 90% with 177 violations.
    elapsed time = 00:00:14, memory = 932.43 (MB).
    Completing 100% with 107 violations.
    elapsed time = 00:00:15, memory = 934.75 (MB).
[INFO DRT-0199]   Number of violations = 107.
Viol/Layer        mcon   met1   met2
Cut Spacing          1      0      0
Metal Spacing        0     24      5
Short                0     75      2
[INFO DRT-0267] cpu time = 00:00:58, elapsed time = 00:00:16, memory = 934.75 (MB), peak = 976.98 (MB)
Total wire length = 80458 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 34716 um.
Total wire length on LAYER met2 = 38828 um.
Total wire length on LAYER met3 = 4710 um.
Total wire length on LAYER met4 = 2203 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 23753.
Up-via summary (total 23753):

------------------------
 FR_MASTERSLICE        0
            li1    11738
           met1    11409
           met2      532
           met3       74
           met4        0
------------------------
                   23753


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 107 violations.
    elapsed time = 00:00:00, memory = 934.75 (MB).
    Completing 20% with 107 violations.
    elapsed time = 00:00:01, memory = 935.26 (MB).
    Completing 30% with 36 violations.
    elapsed time = 00:00:03, memory = 939.64 (MB).
    Completing 40% with 36 violations.
    elapsed time = 00:00:03, memory = 939.64 (MB).
    Completing 50% with 36 violations.
    elapsed time = 00:00:03, memory = 939.71 (MB).
    Completing 60% with 34 violations.
    elapsed time = 00:00:03, memory = 939.71 (MB).
    Completing 70% with 34 violations.
    elapsed time = 00:00:03, memory = 939.71 (MB).
    Completing 80% with 34 violations.
    elapsed time = 00:00:03, memory = 939.71 (MB).
    Completing 90% with 34 violations.
    elapsed time = 00:00:03, memory = 939.71 (MB).
    Completing 100% with 7 violations.
    elapsed time = 00:00:04, memory = 939.81 (MB).
[INFO DRT-0199]   Number of violations = 7.
Viol/Layer        met1
Metal Spacing        5
Short                2
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:05, memory = 939.81 (MB), peak = 976.98 (MB)
Total wire length = 80436 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 34663 um.
Total wire length on LAYER met2 = 38819 um.
Total wire length on LAYER met3 = 4750 um.
Total wire length on LAYER met4 = 2203 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 23743.
Up-via summary (total 23743):

------------------------
 FR_MASTERSLICE        0
            li1    11738
           met1    11401
           met2      530
           met3       74
           met4        0
------------------------
                   23743


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 7 violations.
    elapsed time = 00:00:00, memory = 939.81 (MB).
    Completing 20% with 7 violations.
    elapsed time = 00:00:00, memory = 939.81 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:02, memory = 939.81 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:02, memory = 939.81 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:03, memory = 939.81 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:03, memory = 939.81 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:03, memory = 939.81 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:03, memory = 939.81 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:03, memory = 939.81 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:03, memory = 939.81 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:03, memory = 939.81 (MB), peak = 976.98 (MB)
Total wire length = 80434 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 34653 um.
Total wire length on LAYER met2 = 38821 um.
Total wire length on LAYER met3 = 4755 um.
Total wire length on LAYER met4 = 2203 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 23747.
Up-via summary (total 23747):

------------------------
 FR_MASTERSLICE        0
            li1    11738
           met1    11404
           met2      531
           met3       74
           met4        0
------------------------
                   23747


[INFO DRT-0198] Complete detail routing.
Total wire length = 80434 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 34653 um.
Total wire length on LAYER met2 = 38821 um.
Total wire length on LAYER met3 = 4755 um.
Total wire length on LAYER met4 = 2203 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 23747.
Up-via summary (total 23747):

------------------------
 FR_MASTERSLICE        0
            li1    11738
           met1    11404
           met2      531
           met3       74
           met4        0
------------------------
                   23747


[INFO DRT-0267] cpu time = 00:06:14, elapsed time = 00:01:38, memory = 939.81 (MB), peak = 976.98 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                               180     675.65
  Tap cell                                828    1035.99
  Antenna cell                              4      10.01
  Clock buffer                              4      88.84
  Timing Repair Buffer                    381    2700.09
  Inverter                                 68     267.76
  Sequential cell                          16     415.40
  Multi-Input combinational cell         2910   23054.61
  Total                                  4391   28248.34
Writing OpenROAD database to '/home/asic/workspace/asic_project/runs/RUN_2025-05-13_10-43-45/45-openroad-detailedrouting/dynamic_noise_reduction.odb'…
Writing netlist to '/home/asic/workspace/asic_project/runs/RUN_2025-05-13_10-43-45/45-openroad-detailedrouting/dynamic_noise_reduction.nl.v'…
Writing powered netlist to '/home/asic/workspace/asic_project/runs/RUN_2025-05-13_10-43-45/45-openroad-detailedrouting/dynamic_noise_reduction.pnl.v'…
Writing layout to '/home/asic/workspace/asic_project/runs/RUN_2025-05-13_10-43-45/45-openroad-detailedrouting/dynamic_noise_reduction.def'…
Writing timing constraints to '/home/asic/workspace/asic_project/runs/RUN_2025-05-13_10-43-45/45-openroad-detailedrouting/dynamic_noise_reduction.sdc'…
