# ------------------------------------------------------------------------------
# Single Byte Instructions
# ------------------------------------------------------------------------------

- name: NOP
  mode:
    - name: imp
      cycle: 2
      input:
        reg: {A: 0x11, X: 0x22, Y: 0x33, S: 0xff, P: 0x00, AB: 0x0000, PC: 0x0000}
        mem: {0x0000: 0xea}
      expected:
        reg: {A: 0x11, X: 0x22, Y: 0x33, S: 0xff, P: 0x00, AB: 0x0002, PC: 0x0002}
        mem: {0x0000: 0xea}

- name: SEC
  mode:
    - name: imp
      cycle: 2
      input:
        reg: {A: 0x11, X: 0x22, Y: 0x33, S: 0xff, P: 0x00, AB: 0x0000, PC: 0x0000}
        mem: {0x0000: 0x38}
      expected:
        reg: {A: 0x11, X: 0x22, Y: 0x33, S: 0xff, P: 0x01, AB: 0x0002, PC: 0x0002}
        mem: {0x0000: 0x38}

- name: SED
  mode:
    - name: imp
      cycle: 2
      input:
        reg: {A: 0x11, X: 0x22, Y: 0x33, S: 0xff, P: 0x00, AB: 0x0000, PC: 0x0000}
        mem: {0x0000: 0xf8}
      expected:
        reg: {A: 0x11, X: 0x22, Y: 0x33, S: 0xff, P: 0x08, AB: 0x0002, PC: 0x0002}
        mem: {0x0000: 0xf8}

- name: SEI
  mode:
    - name: imp
      cycle: 2
      input:
        reg: {A: 0x11, X: 0x22, Y: 0x33, S: 0xff, P: 0x00, AB: 0x0000, PC: 0x0000}
        mem: {0x0000: 0x78}
      expected:
        reg: {A: 0x11, X: 0x22, Y: 0x33, S: 0xff, P: 0x04, AB: 0x0002, PC: 0x0002}
        mem: {0x0000: 0x78}

- name: CLC
  mode:
    - name: imp
      cycle: 2
      input:
        reg: {A: 0x11, X: 0x22, Y: 0x33, S: 0xff, P: 0x21, AB: 0x0000, PC: 0x0000}
        mem: {0x0000: 0x18}
      expected:
        reg: {A: 0x11, X: 0x22, Y: 0x33, S: 0xff, P: 0x20, AB: 0x0002, PC: 0x0002}
        mem: {0x0000: 0x18}

- name: CLD
  mode:
    - name: imp
      cycle: 2
      input:
        reg: {A: 0x11, X: 0x22, Y: 0x33, S: 0xff, P: 0x28, AB: 0x0000, PC: 0x0000}
        mem: {0x0000: 0xd8}
      expected:
        reg: {A: 0x11, X: 0x22, Y: 0x33, S: 0xff, P: 0x20, AB: 0x0002, PC: 0x0002}
        mem: {0x0000: 0xd8}

- name: CLI
  mode:
    - name: imp
      cycle: 2
      input:
        reg: {A: 0x11, X: 0x22, Y: 0x33, S: 0xff, P: 0x24, AB: 0x0000, PC: 0x0000}
        mem: {0x0000: 0x58}
      expected:
        reg: {A: 0x11, X: 0x22, Y: 0x33, S: 0xff, P: 0x20, AB: 0x0002, PC: 0x0002}
        mem: {0x0000: 0x58}

- name: CLV
  mode:
    - name: imp
      cycle: 2
      input:
        reg: {A: 0x11, X: 0x22, Y: 0x33, S: 0xff, P: 0x60, AB: 0x0000, PC: 0x0000}
        mem: {0x0000: 0xb8}
      expected:
        reg: {A: 0x11, X: 0x22, Y: 0x33, S: 0xff, P: 0x20, AB: 0x0002, PC: 0x0002}
        mem: {0x0000: 0xb8}

- name: TAX
  mode:
    - name: imp
      cycle: 2
      input:
        reg: {A: 0x11, X: 0x22, Y: 0x33, S: 0xff, P: 0x00, AB: 0x0000, PC: 0x0000}
        mem: {0x0000: 0xaa}
      expected:
        reg: {A: 0x11, X: 0x11, Y: 0x33, S: 0xff, P: 0x00, AB: 0x0002, PC: 0x0002}
        mem: {0x0000: 0xaa}

- name: TAY
  mode:
    - name: imp
      cycle: 2
      input:
        reg: {A: 0x11, X: 0x22, Y: 0x33, S: 0xff, P: 0x00, AB: 0x0000, PC: 0x0000}
        mem: {0x0000: 0xa8}
      expected:
        reg: {A: 0x11, X: 0x22, Y: 0x11, S: 0xff, P: 0x00, AB: 0x0002, PC: 0x0002}
        mem: {0x0000: 0xa8}

- name: TSX
  mode:
    - name: imp
      cycle: 2
      input:
        reg: {A: 0x11, X: 0x22, Y: 0x33, S: 0xff, P: 0x00, AB: 0x0000, PC: 0x0000}
        mem: {0x0000: 0xba}
      expected:
        reg: {A: 0x11, X: 0xff, Y: 0x33, S: 0xff, P: 0x00, AB: 0x0002, PC: 0x0002}
        mem: {0x0000: 0xba}

- name: TXA
  mode:
    - name: imp
      cycle: 2
      input:
        reg: {A: 0x11, X: 0x22, Y: 0x33, S: 0xff, P: 0x00, AB: 0x0000, PC: 0x0000}
        mem: {0x0000: 0x8a}
      expected:
        reg: {A: 0x22, X: 0x22, Y: 0x33, S: 0xff, P: 0x00, AB: 0x0002, PC: 0x0002}
        mem: {0x0000: 0x8a}

- name: TXS
  mode:
    - name: imp
      cycle: 2
      input:
        reg: {A: 0x11, X: 0x22, Y: 0x33, S: 0xff, P: 0x00, AB: 0x0000, PC: 0x0000}
        mem: {0x0000: 0x9a}
      expected:
        reg: {A: 0x11, X: 0x22, Y: 0x33, S: 0x22, P: 0x00, AB: 0x0002, PC: 0x0002}
        mem: {0x0000: 0x9a}

- name: TYA
  mode:
    - name: imp
      cycle: 2
      input:
        reg: {A: 0x11, X: 0x22, Y: 0x33, S: 0xff, P: 0x00, AB: 0x0000, PC: 0x0000}
        mem: {0x0000: 0x98}
      expected:
        reg: {A: 0x33, X: 0x22, Y: 0x33, S: 0xff, P: 0x00, AB: 0x0002, PC: 0x0002}
        mem: {0x0000: 0x98}

- name: DEX
  mode:
    - name: imp
      cycle: 2
      input:
        reg: {A: 0x11, X: 0x22, Y: 0x33, S: 0xff, P: 0x00, AB: 0x0000, PC: 0x0000}
        mem: {0x0000: 0xca}
      expected:
        reg: {A: 0x11, X: 0x21, Y: 0x33, S: 0xff, P: 0x00, AB: 0x0002, PC: 0x0002}
        mem: {0x0000: 0xca}

- name: DEY
  mode:
    - name: imp
      cycle: 2
      input:
        reg: {A: 0x11, X: 0x22, Y: 0x33, S: 0xff, P: 0x00, AB: 0x0000, PC: 0x0000}
        mem: {0x0000: 0x88}
      expected:
        reg: {A: 0x11, X: 0x22, Y: 0x32, S: 0xff, P: 0x00, AB: 0x0002, PC: 0x0002}
        mem: {0x0000: 0x88}

- name: INX
  mode:
    - name: imp
      cycle: 2
      input:
        reg: {A: 0x11, X: 0x22, Y: 0x33, S: 0xff, P: 0x00, AB: 0x0000, PC: 0x0000}
        mem: {0x0000: 0xe8}
      expected:
        reg: {A: 0x11, X: 0x23, Y: 0x33, S: 0xff, P: 0x00, AB: 0x0002, PC: 0x0002}
        mem: {0x0000: 0xe8}

- name: INY
  mode:
    - name: imp
      cycle: 2
      input:
        reg: {A: 0x11, X: 0x22, Y: 0x33, S: 0xff, P: 0x00, AB: 0x0000, PC: 0x0000}
        mem: {0x0000: 0xc8}
      expected:
        reg: {A: 0x11, X: 0x22, Y: 0x34, S: 0xff, P: 0x00, AB: 0x0002, PC: 0x0002}
        mem: {0x0000: 0xc8}

- name: ASL
  mode:
    - name: acc
      cycle: 2
      input:
        reg: {A: 0x11, X: 0x22, Y: 0x33, S: 0xff, P: 0x00, AB: 0x0000, PC: 0x0000}
        mem: {0x0000: 0x0a}
      expected:
        reg: {A: 0x22, X: 0x22, Y: 0x33, S: 0xff, P: 0x00, AB: 0x0002, PC: 0x0002}
        mem: {0x0000: 0x0a}

- name: LSR
  mode:
    - name: acc
      cycle: 2
      input:
        reg: {A: 0x22, X: 0x22, Y: 0x33, S: 0xff, P: 0x00, AB: 0x0000, PC: 0x0000}
        mem: {0x0000: 0x4a}
      expected:
        reg: {A: 0x11, X: 0x22, Y: 0x33, S: 0xff, P: 0x00, AB: 0x0002, PC: 0x0002}
        mem: {0x0000: 0x4a}

- name: ROL
  mode:
    - name: acc
      cycle: 2
      input:
        reg: {A: 0x11, X: 0x22, Y: 0x33, S: 0xff, P: 0x00, AB: 0x0000, PC: 0x0000}
        mem: {0x0000: 0x2a}
      expected:
        reg: {A: 0x22, X: 0x22, Y: 0x33, S: 0xff, P: 0x00, AB: 0x0002, PC: 0x0002}
        mem: {0x0000: 0x2a}

- name: ROR
  mode:
    - name: acc
      cycle: 2
      input:
        reg: {A: 0x22, X: 0x22, Y: 0x33, S: 0xff, P: 0x00, AB: 0x0000, PC: 0x0000}
        mem: {0x0000: 0x6a}
      expected:
        reg: {A: 0x11, X: 0x22, Y: 0x33, S: 0xff, P: 0x00, AB: 0x0002, PC: 0x0002}
        mem: {0x0000: 0x6a}
