;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 8/17/2017 4:29:44 AM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2001  	537001980
0x0004	0x39B50000  	14773
0x0008	0x3DA90000  	15785
0x000C	0x3DA90000  	15785
0x0010	0x3DA90000  	15785
0x0014	0x3DA90000  	15785
0x0018	0x3DA90000  	15785
0x001C	0x3DA90000  	15785
0x0020	0x3DA90000  	15785
0x0024	0x3DA90000  	15785
0x0028	0x3DA90000  	15785
0x002C	0x3DA90000  	15785
0x0030	0x3DA90000  	15785
0x0034	0x3DA90000  	15785
0x0038	0x3DA90000  	15785
0x003C	0x3DA90000  	15785
0x0040	0x3DA90000  	15785
0x0044	0x3DA90000  	15785
0x0048	0x3DA90000  	15785
0x004C	0x3DA90000  	15785
0x0050	0x3DA90000  	15785
0x0054	0x3DA90000  	15785
0x0058	0x3DA90000  	15785
0x005C	0x3DA90000  	15785
0x0060	0x3DA90000  	15785
0x0064	0x3DA90000  	15785
0x0068	0x3DA90000  	15785
0x006C	0x3DA90000  	15785
0x0070	0x3DA90000  	15785
0x0074	0x3DA90000  	15785
0x0078	0x3DA90000  	15785
0x007C	0x3DA90000  	15785
0x0080	0x3DA90000  	15785
0x0084	0x3DA90000  	15785
0x0088	0x3DA90000  	15785
0x008C	0x3DA90000  	15785
0x0090	0x3DA90000  	15785
0x0094	0x3DA90000  	15785
0x0098	0x3DA90000  	15785
0x009C	0x3DA90000  	15785
0x00A0	0x3DA90000  	15785
0x00A4	0x3DA90000  	15785
0x00A8	0x3DA90000  	15785
0x00AC	0x3DA90000  	15785
0x00B0	0x3DB10000  	15793
0x00B4	0x3DA90000  	15785
0x00B8	0x3DA90000  	15785
0x00BC	0x3DA90000  	15785
0x00C0	0x3DA90000  	15785
0x00C4	0x3DA90000  	15785
0x00C8	0x3DA90000  	15785
0x00CC	0x3DA90000  	15785
0x00D0	0x3DA90000  	15785
0x00D4	0x3DA90000  	15785
0x00D8	0x3DA90000  	15785
0x00DC	0x3DA90000  	15785
0x00E0	0x3DA90000  	15785
0x00E4	0x3DA90000  	15785
0x00E8	0x3DA90000  	15785
0x00EC	0x3DA90000  	15785
0x00F0	0x3DA90000  	15785
0x00F4	0x3DA90000  	15785
0x00F8	0x3DA90000  	15785
0x00FC	0x3DA90000  	15785
0x0100	0x3DA90000  	15785
0x0104	0x3DA90000  	15785
0x0108	0x3DA90000  	15785
0x010C	0x3DA90000  	15785
0x0110	0x3DA90000  	15785
0x0114	0x3DA90000  	15785
0x0118	0x3DA90000  	15785
0x011C	0x3DA90000  	15785
0x0120	0x3DA90000  	15785
0x0124	0x3DA90000  	15785
0x0128	0x3DA90000  	15785
0x012C	0x3DA90000  	15785
0x0130	0x3DA90000  	15785
0x0134	0x3DA90000  	15785
0x0138	0x3DA90000  	15785
0x013C	0x3DA90000  	15785
0x0140	0x3DA90000  	15785
0x0144	0x3DA90000  	15785
0x0148	0x3DA90000  	15785
0x014C	0x3DA90000  	15785
0x0150	0x3DA90000  	15785
0x0154	0x3DA90000  	15785
0x0158	0x3DA90000  	15785
0x015C	0x3DA90000  	15785
0x0160	0x3DA90000  	15785
0x0164	0x3DA90000  	15785
0x0168	0x3DA90000  	15785
0x016C	0x3DA90000  	15785
0x0170	0x3DA90000  	15785
0x0174	0x3DA90000  	15785
0x0178	0x3DA90000  	15785
0x017C	0x3DA90000  	15785
0x0180	0x3DA90000  	15785
0x0184	0x3DA90000  	15785
; end of ____SysVT
_main:
;clicker_2_STM32.c, 430 :: 		void main() {
0x39B4	0xF000F848  BL	14920
0x39B8	0xF000FA2E  BL	15896
0x39BC	0xF000FC0E  BL	16860
0x39C0	0xF000F830  BL	14884
0x39C4	0xF000FBCA  BL	16732
;clicker_2_STM32.c, 432 :: 		GPIO_Digital_Output(&GPIOE_BASE, _GPIO_PINMASK_12 | _GPIO_PINMASK_15);
0x39C8	0xF2490100  MOVW	R1, #36864
0x39CC	0x4812    LDR	R0, [PC, #72]
0x39CE	0xF7FFFFBD  BL	_GPIO_Digital_Output+0
;clicker_2_STM32.c, 433 :: 		LD1 = 0;
0x39D2	0x2100    MOVS	R1, #0
0x39D4	0xB249    SXTB	R1, R1
0x39D6	0x4811    LDR	R0, [PC, #68]
0x39D8	0x6001    STR	R1, [R0, #0]
;clicker_2_STM32.c, 434 :: 		LD2 = 0;
0x39DA	0x4811    LDR	R0, [PC, #68]
0x39DC	0x6001    STR	R1, [R0, #0]
;clicker_2_STM32.c, 436 :: 		init_uart4();
0x39DE	0xF7FFF9DF  BL	_init_uart4+0
;clicker_2_STM32.c, 437 :: 		init_i2c2();
0x39E2	0xF7FFF9FF  BL	_init_i2c2+0
;clicker_2_STM32.c, 439 :: 		if (checkMPU6050() == 1) {
0x39E6	0xF7FFFA0D  BL	_checkMPU6050+0
0x39EA	0x2801    CMP	R0, #1
0x39EC	0xD100    BNE	L_main37
;clicker_2_STM32.c, 440 :: 		return;
0x39EE	0xE011    B	L_end_main
;clicker_2_STM32.c, 441 :: 		}
L_main37:
;clicker_2_STM32.c, 443 :: 		if (selfTestMPU6050() == 1) {
0x39F0	0xF7FFFDD6  BL	_selfTestMPU6050+0
0x39F4	0x2801    CMP	R0, #1
0x39F6	0xD100    BNE	L_main38
;clicker_2_STM32.c, 444 :: 		return;
0x39F8	0xE00C    B	L_end_main
;clicker_2_STM32.c, 445 :: 		}
L_main38:
;clicker_2_STM32.c, 447 :: 		calculateAccelAndGyroBiases();
0x39FA	0xF7FFFB39  BL	_calculateAccelAndGyroBiases+0
;clicker_2_STM32.c, 449 :: 		initMPU6050();
0x39FE	0xF7FFFA9F  BL	_initMPU6050+0
;clicker_2_STM32.c, 450 :: 		initTimer2();
0x3A02	0xF7FFFB07  BL	_initTimer2+0
;clicker_2_STM32.c, 452 :: 		LD1 = 1;
0x3A06	0x2101    MOVS	R1, #1
0x3A08	0xB249    SXTB	R1, R1
0x3A0A	0x4804    LDR	R0, [PC, #16]
0x3A0C	0x6001    STR	R1, [R0, #0]
;clicker_2_STM32.c, 453 :: 		LD2 = 1;
0x3A0E	0x4804    LDR	R0, [PC, #16]
0x3A10	0x6001    STR	R1, [R0, #0]
;clicker_2_STM32.c, 454 :: 		while(1);
L_main39:
0x3A12	0xE7FE    B	L_main39
;clicker_2_STM32.c, 455 :: 		}
L_end_main:
L__main_end_loop:
0x3A14	0xE7FE    B	L__main_end_loop
0x3A16	0xBF00    NOP
0x3A18	0x10004002  	GPIOE_BASE+0
0x3A1C	0x02B04242  	ODR12_GPIOE_ODR_bit+0
0x3A20	0x02BC4242  	ODR15_GPIOE_ODR_bit+0
; end of _main
_GPIO_Digital_Output:
;__Lib_GPIO_32F4xx.c, 233 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x394C	0xB081    SUB	SP, SP, #4
0x394E	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 234 :: 		
0x3952	0x4A04    LDR	R2, [PC, #16]
0x3954	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x3956	0xF7FFF87D  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 235 :: 		
L_end_GPIO_Digital_Output:
0x395A	0xF8DDE000  LDR	LR, [SP, #0]
0x395E	0xB001    ADD	SP, SP, #4
0x3960	0x4770    BX	LR
0x3962	0xBF00    NOP
0x3964	0x00140008  	#524308
; end of _GPIO_Digital_Output
_GPIO_Config:
;__Lib_GPIO_32F4xx.c, 74 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x2A54	0xB084    SUB	SP, SP, #16
0x2A56	0xF8CDE000  STR	LR, [SP, #0]
0x2A5A	0xB28D    UXTH	R5, R1
0x2A5C	0x4616    MOV	R6, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 20 (R5)
; config start address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 75 :: 		
;__Lib_GPIO_32F4xx.c, 76 :: 		
;__Lib_GPIO_32F4xx.c, 80 :: 		
0x2A5E	0x4B86    LDR	R3, [PC, #536]
0x2A60	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 28 (R7)
0x2A64	0x461F    MOV	R7, R3
;__Lib_GPIO_32F4xx.c, 82 :: 		
0x2A66	0x4618    MOV	R0, R3
0x2A68	0xF7FFFDC4  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F4xx.c, 85 :: 		
0x2A6C	0xF1B50FFF  CMP	R5, #255
0x2A70	0xD120    BNE	L_GPIO_Config22
;__Lib_GPIO_32F4xx.c, 86 :: 		
0x2A72	0x683C    LDR	R4, [R7, #0]
;__Lib_GPIO_32F4xx.c, 87 :: 		
0x2A74	0x4B81    LDR	R3, [PC, #516]
0x2A76	0xEA040303  AND	R3, R4, R3, LSL #0
; tmp start address is: 0 (R0)
0x2A7A	0x4618    MOV	R0, R3
;__Lib_GPIO_32F4xx.c, 88 :: 		
0x2A7C	0x4B80    LDR	R3, [PC, #512]
0x2A7E	0x429E    CMP	R6, R3
0x2A80	0xD114    BNE	L_GPIO_Config23
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 89 :: 		
0x2A82	0xF2455355  MOVW	R3, #21845
0x2A86	0xEA400303  ORR	R3, R0, R3, LSL #0
; tmp end address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 90 :: 		
0x2A8A	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 91 :: 		
0x2A8C	0x1D3D    ADDS	R5, R7, #4
0x2A8E	0x682C    LDR	R4, [R5, #0]
0x2A90	0xF06F03FF  MVN	R3, #255
0x2A94	0xEA040303  AND	R3, R4, R3, LSL #0
0x2A98	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 92 :: 		
0x2A9A	0xF2070508  ADDW	R5, R7, #8
; port end address is: 28 (R7)
0x2A9E	0x682C    LDR	R4, [R5, #0]
0x2AA0	0xF64F73FF  MOVW	R3, #65535
0x2AA4	0xEA440303  ORR	R3, R4, R3, LSL #0
0x2AA8	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 93 :: 		
0x2AAA	0xE0E1    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 94 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F4xx.c, 95 :: 		
; port start address is: 28 (R7)
; tmp start address is: 0 (R0)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x2AAC	0x2E42    CMP	R6, #66
0x2AAE	0xD101    BNE	L_GPIO_Config24
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 96 :: 		
0x2AB0	0x6038    STR	R0, [R7, #0]
; tmp end address is: 0 (R0)
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 97 :: 		
0x2AB2	0xE0DD    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 98 :: 		
L_GPIO_Config24:
;__Lib_GPIO_32F4xx.c, 99 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config22:
;__Lib_GPIO_32F4xx.c, 101 :: 		
0x2AB4	0xF64F73FF  MOVW	R3, #65535
0x2AB8	0x429D    CMP	R5, R3
0x2ABA	0xD113    BNE	L_GPIO_Config25
;__Lib_GPIO_32F4xx.c, 102 :: 		
0x2ABC	0x4B70    LDR	R3, [PC, #448]
0x2ABE	0x429E    CMP	R6, R3
0x2AC0	0xD10B    BNE	L_GPIO_Config26
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 103 :: 		
0x2AC2	0xF04F3355  MOV	R3, #1431655765
0x2AC6	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 104 :: 		
0x2AC8	0x1D3C    ADDS	R4, R7, #4
0x2ACA	0x2300    MOVS	R3, #0
0x2ACC	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 105 :: 		
0x2ACE	0xF2070408  ADDW	R4, R7, #8
; port end address is: 28 (R7)
0x2AD2	0xF04F33FF  MOV	R3, #-1
0x2AD6	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 106 :: 		
0x2AD8	0xE0CA    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 107 :: 		
L_GPIO_Config26:
;__Lib_GPIO_32F4xx.c, 108 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x2ADA	0x2E42    CMP	R6, #66
0x2ADC	0xD102    BNE	L_GPIO_Config27
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 109 :: 		
0x2ADE	0x2300    MOVS	R3, #0
0x2AE0	0x603B    STR	R3, [R7, #0]
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 110 :: 		
0x2AE2	0xE0C5    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 111 :: 		
L_GPIO_Config27:
;__Lib_GPIO_32F4xx.c, 112 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config25:
;__Lib_GPIO_32F4xx.c, 114 :: 		
0x2AE4	0xF0060301  AND	R3, R6, #1
0x2AE8	0xB10B    CBZ	R3, L_GPIO_Config28
;__Lib_GPIO_32F4xx.c, 115 :: 		
; mode start address is: 0 (R0)
0x2AEA	0x2003    MOVS	R0, #3
; mode end address is: 0 (R0)
0x2AEC	0xE00A    B	L_GPIO_Config29
L_GPIO_Config28:
;__Lib_GPIO_32F4xx.c, 116 :: 		
0x2AEE	0xF0060308  AND	R3, R6, #8
0x2AF2	0xB10B    CBZ	R3, L_GPIO_Config30
;__Lib_GPIO_32F4xx.c, 117 :: 		
; mode start address is: 0 (R0)
0x2AF4	0x2002    MOVS	R0, #2
; mode end address is: 0 (R0)
0x2AF6	0xE005    B	L_GPIO_Config31
L_GPIO_Config30:
;__Lib_GPIO_32F4xx.c, 118 :: 		
0x2AF8	0xF0060304  AND	R3, R6, #4
0x2AFC	0xB10B    CBZ	R3, L_GPIO_Config32
;__Lib_GPIO_32F4xx.c, 119 :: 		
; mode start address is: 0 (R0)
0x2AFE	0x2001    MOVS	R0, #1
; mode end address is: 0 (R0)
0x2B00	0xE000    B	L_GPIO_Config33
L_GPIO_Config32:
;__Lib_GPIO_32F4xx.c, 121 :: 		
; mode start address is: 0 (R0)
0x2B02	0x2000    MOVS	R0, #0
; mode end address is: 0 (R0)
L_GPIO_Config33:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config31:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config29:
;__Lib_GPIO_32F4xx.c, 123 :: 		
; mode start address is: 0 (R0)
0x2B04	0xF4062301  AND	R3, R6, #528384
0x2B08	0xB10B    CBZ	R3, L_GPIO_Config34
;__Lib_GPIO_32F4xx.c, 124 :: 		
; speed start address is: 4 (R1)
0x2B0A	0x2103    MOVS	R1, #3
; speed end address is: 4 (R1)
0x2B0C	0xE00A    B	L_GPIO_Config35
L_GPIO_Config34:
;__Lib_GPIO_32F4xx.c, 125 :: 		
0x2B0E	0xF4066300  AND	R3, R6, #2048
0x2B12	0xB10B    CBZ	R3, L_GPIO_Config36
;__Lib_GPIO_32F4xx.c, 126 :: 		
; speed start address is: 4 (R1)
0x2B14	0x2102    MOVS	R1, #2
; speed end address is: 4 (R1)
0x2B16	0xE005    B	L_GPIO_Config37
L_GPIO_Config36:
;__Lib_GPIO_32F4xx.c, 127 :: 		
0x2B18	0xF4066380  AND	R3, R6, #1024
0x2B1C	0xB10B    CBZ	R3, L_GPIO_Config38
;__Lib_GPIO_32F4xx.c, 128 :: 		
; speed start address is: 4 (R1)
0x2B1E	0x2101    MOVS	R1, #1
; speed end address is: 4 (R1)
0x2B20	0xE000    B	L_GPIO_Config39
L_GPIO_Config38:
;__Lib_GPIO_32F4xx.c, 130 :: 		
; speed start address is: 4 (R1)
0x2B22	0x2100    MOVS	R1, #0
; speed end address is: 4 (R1)
L_GPIO_Config39:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config37:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config35:
;__Lib_GPIO_32F4xx.c, 132 :: 		
; speed start address is: 4 (R1)
0x2B24	0xF0060320  AND	R3, R6, #32
0x2B28	0xB10B    CBZ	R3, L_GPIO_Config40
;__Lib_GPIO_32F4xx.c, 133 :: 		
; otype start address is: 8 (R2)
0x2B2A	0x2201    MOVS	R2, #1
; otype end address is: 8 (R2)
0x2B2C	0xE000    B	L_GPIO_Config41
L_GPIO_Config40:
;__Lib_GPIO_32F4xx.c, 135 :: 		
; otype start address is: 8 (R2)
0x2B2E	0x2200    MOVS	R2, #0
; otype end address is: 8 (R2)
L_GPIO_Config41:
;__Lib_GPIO_32F4xx.c, 137 :: 		
; otype start address is: 8 (R2)
0x2B30	0xF4067380  AND	R3, R6, #256
0x2B34	0xB10B    CBZ	R3, L_GPIO_Config42
;__Lib_GPIO_32F4xx.c, 138 :: 		
; pull start address is: 12 (R3)
0x2B36	0x2302    MOVS	R3, #2
; pull end address is: 12 (R3)
0x2B38	0xE005    B	L_GPIO_Config43
L_GPIO_Config42:
;__Lib_GPIO_32F4xx.c, 139 :: 		
0x2B3A	0xF0060380  AND	R3, R6, #128
0x2B3E	0xB10B    CBZ	R3, L_GPIO_Config44
;__Lib_GPIO_32F4xx.c, 140 :: 		
; pull start address is: 12 (R3)
0x2B40	0x2301    MOVS	R3, #1
; pull end address is: 12 (R3)
0x2B42	0xE000    B	L_GPIO_Config45
L_GPIO_Config44:
;__Lib_GPIO_32F4xx.c, 142 :: 		
; pull start address is: 12 (R3)
0x2B44	0x2300    MOVS	R3, #0
; pull end address is: 12 (R3)
L_GPIO_Config45:
; pull start address is: 12 (R3)
; pull end address is: 12 (R3)
L_GPIO_Config43:
;__Lib_GPIO_32F4xx.c, 146 :: 		
; pull start address is: 12 (R3)
; pinpos start address is: 40 (R10)
0x2B46	0xF2400A00  MOVW	R10, #0
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
; mode end address is: 0 (R0)
; speed end address is: 4 (R1)
; otype end address is: 8 (R2)
; pull end address is: 12 (R3)
; pinpos end address is: 40 (R10)
0x2B4A	0x9201    STR	R2, [SP, #4]
0x2B4C	0xFA1FF985  UXTH	R9, R5
0x2B50	0x46B0    MOV	R8, R6
0x2B52	0x4606    MOV	R6, R0
0x2B54	0x4618    MOV	R0, R3
0x2B56	0x460A    MOV	R2, R1
0x2B58	0x9901    LDR	R1, [SP, #4]
L_GPIO_Config46:
; pinpos start address is: 40 (R10)
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
; pull start address is: 0 (R0)
; pull end address is: 0 (R0)
; otype start address is: 4 (R1)
; otype end address is: 4 (R1)
; speed start address is: 8 (R2)
; speed end address is: 8 (R2)
; mode start address is: 24 (R6)
; mode end address is: 24 (R6)
; port start address is: 28 (R7)
; port end address is: 28 (R7)
; config start address is: 32 (R8)
; config end address is: 32 (R8)
; pin_mask start address is: 36 (R9)
; pin_mask end address is: 36 (R9)
0x2B5A	0xF1BA0F10  CMP	R10, #16
0x2B5E	0xF0808087  BCS	L_GPIO_Config47
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
;__Lib_GPIO_32F4xx.c, 148 :: 		
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; port start address is: 28 (R7)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
0x2B62	0xF04F0301  MOV	R3, #1
0x2B66	0xFA03F40A  LSL	R4, R3, R10
;__Lib_GPIO_32F4xx.c, 150 :: 		
0x2B6A	0xEA090304  AND	R3, R9, R4, LSL #0
;__Lib_GPIO_32F4xx.c, 152 :: 		
0x2B6E	0x42A3    CMP	R3, R4
0x2B70	0xF040807B  BNE	L_GPIO_Config49
;__Lib_GPIO_32F4xx.c, 154 :: 		
0x2B74	0xEA4F044A  LSL	R4, R10, #1
0x2B78	0xF04F0303  MOV	R3, #3
0x2B7C	0x40A3    LSLS	R3, R4
0x2B7E	0x43DC    MVN	R4, R3
0x2B80	0x683B    LDR	R3, [R7, #0]
0x2B82	0x4023    ANDS	R3, R4
0x2B84	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 155 :: 		
0x2B86	0xEA4F034A  LSL	R3, R10, #1
0x2B8A	0xFA06F403  LSL	R4, R6, R3
0x2B8E	0x683B    LDR	R3, [R7, #0]
0x2B90	0x4323    ORRS	R3, R4
0x2B92	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 157 :: 		
0x2B94	0xF008030C  AND	R3, R8, #12
0x2B98	0xB33B    CBZ	R3, L_GPIO_Config50
;__Lib_GPIO_32F4xx.c, 160 :: 		
0x2B9A	0xF2070508  ADDW	R5, R7, #8
0x2B9E	0xEA4F044A  LSL	R4, R10, #1
0x2BA2	0xF04F0303  MOV	R3, #3
0x2BA6	0x40A3    LSLS	R3, R4
0x2BA8	0x43DC    MVN	R4, R3
0x2BAA	0x682B    LDR	R3, [R5, #0]
0x2BAC	0x4023    ANDS	R3, R4
0x2BAE	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 161 :: 		
0x2BB0	0xF2070508  ADDW	R5, R7, #8
0x2BB4	0xEA4F034A  LSL	R3, R10, #1
0x2BB8	0xFA02F403  LSL	R4, R2, R3
0x2BBC	0x682B    LDR	R3, [R5, #0]
0x2BBE	0x4323    ORRS	R3, R4
0x2BC0	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 164 :: 		
0x2BC2	0x1D3D    ADDS	R5, R7, #4
0x2BC4	0xFA1FF48A  UXTH	R4, R10
0x2BC8	0xF04F0301  MOV	R3, #1
0x2BCC	0x40A3    LSLS	R3, R4
0x2BCE	0x43DC    MVN	R4, R3
0x2BD0	0x682B    LDR	R3, [R5, #0]
0x2BD2	0x4023    ANDS	R3, R4
0x2BD4	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 165 :: 		
0x2BD6	0x1D3D    ADDS	R5, R7, #4
0x2BD8	0xFA1FF48A  UXTH	R4, R10
0x2BDC	0xB28B    UXTH	R3, R1
0x2BDE	0xFA03F404  LSL	R4, R3, R4
0x2BE2	0xB2A4    UXTH	R4, R4
0x2BE4	0x682B    LDR	R3, [R5, #0]
0x2BE6	0x4323    ORRS	R3, R4
0x2BE8	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 166 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F4xx.c, 169 :: 		
0x2BEA	0xF207050C  ADDW	R5, R7, #12
0x2BEE	0xFA1FF38A  UXTH	R3, R10
0x2BF2	0x005C    LSLS	R4, R3, #1
0x2BF4	0xB2A4    UXTH	R4, R4
0x2BF6	0xF04F0303  MOV	R3, #3
0x2BFA	0x40A3    LSLS	R3, R4
0x2BFC	0x43DC    MVN	R4, R3
0x2BFE	0x682B    LDR	R3, [R5, #0]
0x2C00	0x4023    ANDS	R3, R4
0x2C02	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 170 :: 		
0x2C04	0xF207050C  ADDW	R5, R7, #12
0x2C08	0xEA4F034A  LSL	R3, R10, #1
0x2C0C	0xFA00F403  LSL	R4, R0, R3
0x2C10	0x682B    LDR	R3, [R5, #0]
0x2C12	0x4323    ORRS	R3, R4
0x2C14	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 172 :: 		
0x2C16	0xF0080308  AND	R3, R8, #8
0x2C1A	0xB333    CBZ	R3, L_GPIO_Config51
;__Lib_GPIO_32F4xx.c, 173 :: 		
0x2C1C	0xF4080370  AND	R3, R8, #15728640
0x2C20	0x0D1B    LSRS	R3, R3, #20
0x2C22	0xF88D300C  STRB	R3, [SP, #12]
;__Lib_GPIO_32F4xx.c, 174 :: 		
0x2C26	0xF1BA0F07  CMP	R10, #7
0x2C2A	0xD905    BLS	L_GPIO_Config52
;__Lib_GPIO_32F4xx.c, 175 :: 		
0x2C2C	0xF2070324  ADDW	R3, R7, #36
0x2C30	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 176 :: 		
0x2C32	0xF1AA0508  SUB	R5, R10, #8
; pos start address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 177 :: 		
; pos end address is: 20 (R5)
0x2C36	0xE003    B	L_GPIO_Config53
L_GPIO_Config52:
;__Lib_GPIO_32F4xx.c, 178 :: 		
0x2C38	0xF2070320  ADDW	R3, R7, #32
0x2C3C	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 179 :: 		
; pos start address is: 20 (R5)
0x2C3E	0x4655    MOV	R5, R10
; pos end address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 180 :: 		
L_GPIO_Config53:
;__Lib_GPIO_32F4xx.c, 181 :: 		
; pos start address is: 20 (R5)
0x2C40	0x00AC    LSLS	R4, R5, #2
0x2C42	0xF04F030F  MOV	R3, #15
0x2C46	0x40A3    LSLS	R3, R4
0x2C48	0x43DC    MVN	R4, R3
0x2C4A	0x9B02    LDR	R3, [SP, #8]
0x2C4C	0x681B    LDR	R3, [R3, #0]
0x2C4E	0xEA030404  AND	R4, R3, R4, LSL #0
0x2C52	0x9B02    LDR	R3, [SP, #8]
0x2C54	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 182 :: 		
0x2C56	0xF89D400C  LDRB	R4, [SP, #12]
0x2C5A	0x00AB    LSLS	R3, R5, #2
; pos end address is: 20 (R5)
0x2C5C	0x409C    LSLS	R4, R3
0x2C5E	0x9B02    LDR	R3, [SP, #8]
0x2C60	0x681B    LDR	R3, [R3, #0]
0x2C62	0xEA430404  ORR	R4, R3, R4, LSL #0
0x2C66	0x9B02    LDR	R3, [SP, #8]
0x2C68	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 183 :: 		
L_GPIO_Config51:
;__Lib_GPIO_32F4xx.c, 185 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F4xx.c, 146 :: 		
0x2C6A	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F4xx.c, 186 :: 		
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
; pinpos end address is: 40 (R10)
0x2C6E	0xE774    B	L_GPIO_Config46
L_GPIO_Config47:
;__Lib_GPIO_32F4xx.c, 187 :: 		
L_end_GPIO_Config:
0x2C70	0xF8DDE000  LDR	LR, [SP, #0]
0x2C74	0xB004    ADD	SP, SP, #16
0x2C76	0x4770    BX	LR
0x2C78	0xFC00FFFF  	#-1024
0x2C7C	0x0000FFFF  	#-65536
0x2C80	0x00140008  	#524308
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F4xx.c, 26 :: 		
; gpio_port start address is: 0 (R0)
0x25F4	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 28 :: 		
0x25F6	0x491E    LDR	R1, [PC, #120]
0x25F8	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x25FC	0x4608    MOV	R0, R1
;__Lib_GPIO_32F4xx.c, 29 :: 		
; pos start address is: 8 (R2)
0x25FE	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F4xx.c, 30 :: 		
0x2600	0xE012    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F4xx.c, 31 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x2602	0x2001    MOVS	R0, #1
; pos end address is: 0 (R0)
0x2604	0xE02C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 32 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x2606	0x2002    MOVS	R0, #2
; pos end address is: 0 (R0)
0x2608	0xE02A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 33 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x260A	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x260C	0xE028    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 34 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x260E	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x2610	0xE026    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 35 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x2612	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x2614	0xE024    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 36 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x2616	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x2618	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 37 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x261A	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x261C	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 38 :: 		
L_GPIO_Clk_Enable9:
; pos start address is: 0 (R0)
0x261E	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x2620	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 39 :: 		
L_GPIO_Clk_Enable10:
; pos start address is: 0 (R0)
0x2622	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x2626	0xE01B    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 40 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x2628	0x4912    LDR	R1, [PC, #72]
0x262A	0x4288    CMP	R0, R1
0x262C	0xD0E9    BEQ	L_GPIO_Clk_Enable2
0x262E	0x4912    LDR	R1, [PC, #72]
0x2630	0x4288    CMP	R0, R1
0x2632	0xD0E8    BEQ	L_GPIO_Clk_Enable3
0x2634	0x4911    LDR	R1, [PC, #68]
0x2636	0x4288    CMP	R0, R1
0x2638	0xD0E7    BEQ	L_GPIO_Clk_Enable4
0x263A	0x4911    LDR	R1, [PC, #68]
0x263C	0x4288    CMP	R0, R1
0x263E	0xD0E6    BEQ	L_GPIO_Clk_Enable5
0x2640	0x4910    LDR	R1, [PC, #64]
0x2642	0x4288    CMP	R0, R1
0x2644	0xD0E5    BEQ	L_GPIO_Clk_Enable6
0x2646	0x4910    LDR	R1, [PC, #64]
0x2648	0x4288    CMP	R0, R1
0x264A	0xD0E4    BEQ	L_GPIO_Clk_Enable7
0x264C	0x490F    LDR	R1, [PC, #60]
0x264E	0x4288    CMP	R0, R1
0x2650	0xD0E3    BEQ	L_GPIO_Clk_Enable8
0x2652	0x490F    LDR	R1, [PC, #60]
0x2654	0x4288    CMP	R0, R1
0x2656	0xD0E2    BEQ	L_GPIO_Clk_Enable9
0x2658	0x490E    LDR	R1, [PC, #56]
0x265A	0x4288    CMP	R0, R1
0x265C	0xD0E1    BEQ	L_GPIO_Clk_Enable10
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x265E	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F4xx.c, 42 :: 		
; pos start address is: 0 (R0)
0x2660	0x490D    LDR	R1, [PC, #52]
0x2662	0x6809    LDR	R1, [R1, #0]
0x2664	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x2668	0x490B    LDR	R1, [PC, #44]
0x266A	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 43 :: 		
L_end_GPIO_Clk_Enable:
0x266C	0xB001    ADD	SP, SP, #4
0x266E	0x4770    BX	LR
0x2670	0xFC00FFFF  	#-1024
0x2674	0x00004002  	#1073872896
0x2678	0x04004002  	#1073873920
0x267C	0x08004002  	#1073874944
0x2680	0x0C004002  	#1073875968
0x2684	0x10004002  	#1073876992
0x2688	0x14004002  	#1073878016
0x268C	0x18004002  	#1073879040
0x2690	0x1C004002  	#1073880064
0x2694	0x20004002  	#1073881088
0x2698	0x38304002  	RCC_AHB1ENR+0
; end of _GPIO_Clk_Enable
_init_uart4:
;clicker_2_STM32.c, 61 :: 		void init_uart4() {
0x2DA0	0xB081    SUB	SP, SP, #4
0x2DA2	0xF8CDE000  STR	LR, [SP, #0]
;clicker_2_STM32.c, 62 :: 		UART4_Init_Advanced(9600, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_UART4_PA01);
0x2DA6	0x480E    LDR	R0, [PC, #56]
0x2DA8	0xB401    PUSH	(R0)
0x2DAA	0xF2400300  MOVW	R3, #0
0x2DAE	0xF2400200  MOVW	R2, #0
0x2DB2	0xF2400100  MOVW	R1, #0
0x2DB6	0xF2425080  MOVW	R0, #9600
0x2DBA	0xF7FFFF63  BL	_UART4_Init_Advanced+0
0x2DBE	0xB001    ADD	SP, SP, #4
;clicker_2_STM32.c, 63 :: 		Delay_ms(200);
0x2DC0	0xF24117FE  MOVW	R7, #4606
0x2DC4	0xF2C0077A  MOVT	R7, #122
L_init_uart40:
0x2DC8	0x1E7F    SUBS	R7, R7, #1
0x2DCA	0xD1FD    BNE	L_init_uart40
0x2DCC	0xBF00    NOP
0x2DCE	0xBF00    NOP
0x2DD0	0xBF00    NOP
0x2DD2	0xBF00    NOP
0x2DD4	0xBF00    NOP
;clicker_2_STM32.c, 64 :: 		}
L_end_init_uart4:
0x2DD6	0xF8DDE000  LDR	LR, [SP, #0]
0x2DDA	0xB001    ADD	SP, SP, #4
0x2DDC	0x4770    BX	LR
0x2DDE	0xBF00    NOP
0x2DE0	0x3E440000  	__GPIO_MODULE_UART4_PA01+0
; end of _init_uart4
_UART4_Init_Advanced:
;__Lib_UART_123_45_6.c, 422 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x2C84	0xB081    SUB	SP, SP, #4
0x2C86	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x2C8A	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123_45_6.c, 424 :: 		
0x2C8C	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x2C8E	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x2C90	0xB408    PUSH	(R3)
0x2C92	0xB293    UXTH	R3, R2
0x2C94	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x2C96	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x2C98	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x2C9A	0xF7FFFA31  BL	__Lib_UART_123_45_6_UARTx_Init_Advanced+0
0x2C9E	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45_6.c, 425 :: 		
L_end_UART4_Init_Advanced:
0x2CA0	0xF8DDE000  LDR	LR, [SP, #0]
0x2CA4	0xB001    ADD	SP, SP, #4
0x2CA6	0x4770    BX	LR
0x2CA8	0x4C004000  	UART4_SR+0
; end of _UART4_Init_Advanced
__Lib_UART_123_45_6_UARTx_Init_Advanced:
;__Lib_UART_123_45_6.c, 319 :: 		
; parity start address is: 12 (R3)
; baud_rate start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x2100	0xB08B    SUB	SP, SP, #44
0x2102	0xF8CDE000  STR	LR, [SP, #0]
0x2106	0xB29A    UXTH	R2, R3
; parity end address is: 12 (R3)
; baud_rate end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; baud_rate start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
0x2108	0xF8BD302C  LDRH	R3, [SP, #44]
; module start address is: 24 (R6)
0x210C	0x9E0C    LDR	R6, [SP, #48]
;__Lib_UART_123_45_6.c, 323 :: 		
0x210E	0xAC06    ADD	R4, SP, #24
0x2110	0xF8AD3004  STRH	R3, [SP, #4]
0x2114	0xF8AD2008  STRH	R2, [SP, #8]
0x2118	0x9103    STR	R1, [SP, #12]
0x211A	0x9004    STR	R0, [SP, #16]
0x211C	0x4620    MOV	R0, R4
0x211E	0xF7FEFCAF  BL	_RCC_GetClocksFrequency+0
0x2122	0x9804    LDR	R0, [SP, #16]
0x2124	0x9903    LDR	R1, [SP, #12]
0x2126	0xF8BD2008  LDRH	R2, [SP, #8]
0x212A	0xF8BD3004  LDRH	R3, [SP, #4]
;__Lib_UART_123_45_6.c, 325 :: 		
0x212E	0x4C71    LDR	R4, [PC, #452]
0x2130	0x42A0    CMP	R0, R4
0x2132	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced15
;__Lib_UART_123_45_6.c, 326 :: 		
0x2134	0x2501    MOVS	R5, #1
0x2136	0xB26D    SXTB	R5, R5
0x2138	0x4C6F    LDR	R4, [PC, #444]
0x213A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 327 :: 		
0x213C	0x4D6F    LDR	R5, [PC, #444]
0x213E	0x4C70    LDR	R4, [PC, #448]
0x2140	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 328 :: 		
0x2142	0x4D70    LDR	R5, [PC, #448]
0x2144	0x4C70    LDR	R4, [PC, #448]
0x2146	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 329 :: 		
0x2148	0x4D70    LDR	R5, [PC, #448]
0x214A	0x4C71    LDR	R4, [PC, #452]
0x214C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 330 :: 		
0x214E	0x4D71    LDR	R5, [PC, #452]
0x2150	0x4C71    LDR	R4, [PC, #452]
0x2152	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 331 :: 		
0x2154	0x9C09    LDR	R4, [SP, #36]
0x2156	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 332 :: 		
0x2158	0xE06C    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced16
L___Lib_UART_123_45_6_UARTx_Init_Advanced15:
;__Lib_UART_123_45_6.c, 333 :: 		
0x215A	0x4C70    LDR	R4, [PC, #448]
0x215C	0x42A0    CMP	R0, R4
0x215E	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced17
;__Lib_UART_123_45_6.c, 334 :: 		
0x2160	0x2501    MOVS	R5, #1
0x2162	0xB26D    SXTB	R5, R5
0x2164	0x4C6E    LDR	R4, [PC, #440]
0x2166	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 335 :: 		
0x2168	0x4D6E    LDR	R5, [PC, #440]
0x216A	0x4C65    LDR	R4, [PC, #404]
0x216C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 336 :: 		
0x216E	0x4D6E    LDR	R5, [PC, #440]
0x2170	0x4C65    LDR	R4, [PC, #404]
0x2172	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 337 :: 		
0x2174	0x4D6D    LDR	R5, [PC, #436]
0x2176	0x4C66    LDR	R4, [PC, #408]
0x2178	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 338 :: 		
0x217A	0x4D6D    LDR	R5, [PC, #436]
0x217C	0x4C66    LDR	R4, [PC, #408]
0x217E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 339 :: 		
0x2180	0x9C08    LDR	R4, [SP, #32]
0x2182	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 340 :: 		
0x2184	0xE056    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced18
L___Lib_UART_123_45_6_UARTx_Init_Advanced17:
;__Lib_UART_123_45_6.c, 341 :: 		
0x2186	0x4C6B    LDR	R4, [PC, #428]
0x2188	0x42A0    CMP	R0, R4
0x218A	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced19
;__Lib_UART_123_45_6.c, 342 :: 		
0x218C	0x2501    MOVS	R5, #1
0x218E	0xB26D    SXTB	R5, R5
0x2190	0x4C69    LDR	R4, [PC, #420]
0x2192	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 343 :: 		
0x2194	0x4D69    LDR	R5, [PC, #420]
0x2196	0x4C5A    LDR	R4, [PC, #360]
0x2198	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 344 :: 		
0x219A	0x4D69    LDR	R5, [PC, #420]
0x219C	0x4C5A    LDR	R4, [PC, #360]
0x219E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 345 :: 		
0x21A0	0x4D68    LDR	R5, [PC, #416]
0x21A2	0x4C5B    LDR	R4, [PC, #364]
0x21A4	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 346 :: 		
0x21A6	0x4D68    LDR	R5, [PC, #416]
0x21A8	0x4C5B    LDR	R4, [PC, #364]
0x21AA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 347 :: 		
0x21AC	0x9C08    LDR	R4, [SP, #32]
0x21AE	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 348 :: 		
0x21B0	0xE040    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced20
L___Lib_UART_123_45_6_UARTx_Init_Advanced19:
;__Lib_UART_123_45_6.c, 349 :: 		
0x21B2	0x4C66    LDR	R4, [PC, #408]
0x21B4	0x42A0    CMP	R0, R4
0x21B6	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced21
;__Lib_UART_123_45_6.c, 350 :: 		
0x21B8	0x2501    MOVS	R5, #1
0x21BA	0xB26D    SXTB	R5, R5
0x21BC	0x4C64    LDR	R4, [PC, #400]
0x21BE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 351 :: 		
0x21C0	0x4D64    LDR	R5, [PC, #400]
0x21C2	0x4C4F    LDR	R4, [PC, #316]
0x21C4	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 352 :: 		
0x21C6	0x4D64    LDR	R5, [PC, #400]
0x21C8	0x4C4F    LDR	R4, [PC, #316]
0x21CA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 353 :: 		
0x21CC	0x4D63    LDR	R5, [PC, #396]
0x21CE	0x4C50    LDR	R4, [PC, #320]
0x21D0	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 354 :: 		
0x21D2	0x4D63    LDR	R5, [PC, #396]
0x21D4	0x4C50    LDR	R4, [PC, #320]
0x21D6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 355 :: 		
0x21D8	0x9C08    LDR	R4, [SP, #32]
0x21DA	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 356 :: 		
0x21DC	0xE02A    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced22
L___Lib_UART_123_45_6_UARTx_Init_Advanced21:
;__Lib_UART_123_45_6.c, 357 :: 		
0x21DE	0x4C61    LDR	R4, [PC, #388]
0x21E0	0x42A0    CMP	R0, R4
0x21E2	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced23
;__Lib_UART_123_45_6.c, 358 :: 		
0x21E4	0x2501    MOVS	R5, #1
0x21E6	0xB26D    SXTB	R5, R5
0x21E8	0x4C5F    LDR	R4, [PC, #380]
0x21EA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 359 :: 		
0x21EC	0x4D5F    LDR	R5, [PC, #380]
0x21EE	0x4C44    LDR	R4, [PC, #272]
0x21F0	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 360 :: 		
0x21F2	0x4D5F    LDR	R5, [PC, #380]
0x21F4	0x4C44    LDR	R4, [PC, #272]
0x21F6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 361 :: 		
0x21F8	0x4D5E    LDR	R5, [PC, #376]
0x21FA	0x4C45    LDR	R4, [PC, #276]
0x21FC	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 362 :: 		
0x21FE	0x4D5E    LDR	R5, [PC, #376]
0x2200	0x4C45    LDR	R4, [PC, #276]
0x2202	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 363 :: 		
0x2204	0x9C08    LDR	R4, [SP, #32]
0x2206	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 364 :: 		
0x2208	0xE014    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced24
L___Lib_UART_123_45_6_UARTx_Init_Advanced23:
;__Lib_UART_123_45_6.c, 365 :: 		
0x220A	0x4C5C    LDR	R4, [PC, #368]
0x220C	0x42A0    CMP	R0, R4
0x220E	0xD111    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced25
;__Lib_UART_123_45_6.c, 366 :: 		
0x2210	0x2501    MOVS	R5, #1
0x2212	0xB26D    SXTB	R5, R5
0x2214	0x4C5A    LDR	R4, [PC, #360]
0x2216	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 367 :: 		
0x2218	0x4D5A    LDR	R5, [PC, #360]
0x221A	0x4C39    LDR	R4, [PC, #228]
0x221C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 368 :: 		
0x221E	0x4D5A    LDR	R5, [PC, #360]
0x2220	0x4C39    LDR	R4, [PC, #228]
0x2222	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 369 :: 		
0x2224	0x4D59    LDR	R5, [PC, #356]
0x2226	0x4C3A    LDR	R4, [PC, #232]
0x2228	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 370 :: 		
0x222A	0x4D59    LDR	R5, [PC, #356]
0x222C	0x4C3A    LDR	R4, [PC, #232]
0x222E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 371 :: 		
0x2230	0x9C09    LDR	R4, [SP, #36]
0x2232	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 372 :: 		
L___Lib_UART_123_45_6_UARTx_Init_Advanced25:
L___Lib_UART_123_45_6_UARTx_Init_Advanced24:
L___Lib_UART_123_45_6_UARTx_Init_Advanced22:
L___Lib_UART_123_45_6_UARTx_Init_Advanced20:
L___Lib_UART_123_45_6_UARTx_Init_Advanced18:
L___Lib_UART_123_45_6_UARTx_Init_Advanced16:
;__Lib_UART_123_45_6.c, 374 :: 		
0x2234	0xF8AD3004  STRH	R3, [SP, #4]
; module end address is: 24 (R6)
0x2238	0xF8AD2008  STRH	R2, [SP, #8]
0x223C	0x9103    STR	R1, [SP, #12]
0x223E	0x9004    STR	R0, [SP, #16]
0x2240	0x4630    MOV	R0, R6
0x2242	0xF7FEFC6B  BL	_GPIO_Alternate_Function_Enable+0
0x2246	0x9804    LDR	R0, [SP, #16]
0x2248	0x9903    LDR	R1, [SP, #12]
0x224A	0xF8BD2008  LDRH	R2, [SP, #8]
0x224E	0xF8BD3004  LDRH	R3, [SP, #4]
;__Lib_UART_123_45_6.c, 376 :: 		
0x2252	0xF2000510  ADDW	R5, R0, #16
0x2256	0x2400    MOVS	R4, #0
0x2258	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 377 :: 		
0x225A	0xF2000510  ADDW	R5, R0, #16
0x225E	0x682C    LDR	R4, [R5, #0]
0x2260	0x431C    ORRS	R4, R3
; stop_bits end address is: 12 (R3)
0x2262	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 378 :: 		
0x2264	0xF200050C  ADDW	R5, R0, #12
0x2268	0x2400    MOVS	R4, #0
0x226A	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 380 :: 		
0x226C	0xB11A    CBZ	R2, L___Lib_UART_123_45_6_UARTx_Init_Advanced40
;__Lib_UART_123_45_6.c, 381 :: 		
0x226E	0xF4426280  ORR	R2, R2, #1024
0x2272	0xB292    UXTH	R2, R2
; parity end address is: 8 (R2)
;__Lib_UART_123_45_6.c, 382 :: 		
0x2274	0xE7FF    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced26
L___Lib_UART_123_45_6_UARTx_Init_Advanced40:
;__Lib_UART_123_45_6.c, 380 :: 		
;__Lib_UART_123_45_6.c, 382 :: 		
L___Lib_UART_123_45_6_UARTx_Init_Advanced26:
;__Lib_UART_123_45_6.c, 384 :: 		
; parity start address is: 8 (R2)
0x2276	0xF200050C  ADDW	R5, R0, #12
0x227A	0x682C    LDR	R4, [R5, #0]
0x227C	0x4314    ORRS	R4, R2
; parity end address is: 8 (R2)
0x227E	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 386 :: 		
0x2280	0xF200060C  ADDW	R6, R0, #12
0x2284	0x2501    MOVS	R5, #1
0x2286	0x6834    LDR	R4, [R6, #0]
0x2288	0xF365344D  BFI	R4, R5, #13, #1
0x228C	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 387 :: 		
0x228E	0xF200060C  ADDW	R6, R0, #12
0x2292	0x2501    MOVS	R5, #1
0x2294	0x6834    LDR	R4, [R6, #0]
0x2296	0xF36504C3  BFI	R4, R5, #3, #1
0x229A	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 388 :: 		
0x229C	0xF200060C  ADDW	R6, R0, #12
0x22A0	0x2501    MOVS	R5, #1
0x22A2	0x6834    LDR	R4, [R6, #0]
0x22A4	0xF3650482  BFI	R4, R5, #2, #1
0x22A8	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 389 :: 		
0x22AA	0xF2000514  ADDW	R5, R0, #20
0x22AE	0x2400    MOVS	R4, #0
0x22B0	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 394 :: 		
0x22B2	0x9D05    LDR	R5, [SP, #20]
0x22B4	0x2419    MOVS	R4, #25
0x22B6	0x4365    MULS	R5, R4, R5
0x22B8	0x008C    LSLS	R4, R1, #2
; baud_rate end address is: 4 (R1)
0x22BA	0xFBB5F7F4  UDIV	R7, R5, R4
;__Lib_UART_123_45_6.c, 395 :: 		
0x22BE	0x2464    MOVS	R4, #100
0x22C0	0xFBB7F4F4  UDIV	R4, R7, R4
0x22C4	0x0126    LSLS	R6, R4, #4
;__Lib_UART_123_45_6.c, 397 :: 		
0x22C6	0x0935    LSRS	R5, R6, #4
0x22C8	0x2464    MOVS	R4, #100
0x22CA	0x436C    MULS	R4, R5, R4
0x22CC	0x1B3C    SUB	R4, R7, R4
;__Lib_UART_123_45_6.c, 398 :: 		
0x22CE	0x0124    LSLS	R4, R4, #4
0x22D0	0xF2040532  ADDW	R5, R4, #50
0x22D4	0x2464    MOVS	R4, #100
0x22D6	0xFBB5F4F4  UDIV	R4, R5, R4
0x22DA	0xF004040F  AND	R4, R4, #15
0x22DE	0xEA460404  ORR	R4, R6, R4, LSL #0
;__Lib_UART_123_45_6.c, 400 :: 		
0x22E2	0xF2000508  ADDW	R5, R0, #8
; UART_Base end address is: 0 (R0)
0x22E6	0xB2A4    UXTH	R4, R4
0x22E8	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 401 :: 		
L_end_UARTx_Init_Advanced:
0x22EA	0xF8DDE000  LDR	LR, [SP, #0]
0x22EE	0xB00B    ADD	SP, SP, #44
0x22F0	0x4770    BX	LR
0x22F2	0xBF00    NOP
0x22F4	0x10004001  	USART1_SR+0
0x22F8	0x08904247  	RCC_APB2ENR+0
0x22FC	0xFFFFFFFF  	_UART1_Write+0
0x2300	0x00942000  	_UART_Wr_Ptr+0
0x2304	0xFFFFFFFF  	_UART1_Read+0
0x2308	0x00982000  	_UART_Rd_Ptr+0
0x230C	0xFFFFFFFF  	_UART1_Data_Ready+0
0x2310	0x009C2000  	_UART_Rdy_Ptr+0
0x2314	0xFFFFFFFF  	_UART1_Tx_Idle+0
0x2318	0x00A02000  	_UART_Tx_Idle_Ptr+0
0x231C	0x44004000  	USART2_SR+0
0x2320	0x08444247  	RCC_APB1ENR+0
0x2324	0xFFFFFFFF  	_UART2_Write+0
0x2328	0xFFFFFFFF  	_UART2_Read+0
0x232C	0xFFFFFFFF  	_UART2_Data_Ready+0
0x2330	0xFFFFFFFF  	_UART2_Tx_Idle+0
0x2334	0x48004000  	USART3_SR+0
0x2338	0x08484247  	RCC_APB1ENR+0
0x233C	0xFFFFFFFF  	_UART3_Write+0
0x2340	0xFFFFFFFF  	_UART3_Read+0
0x2344	0xFFFFFFFF  	_UART3_Data_Ready+0
0x2348	0xFFFFFFFF  	_UART3_Tx_Idle+0
0x234C	0x4C004000  	UART4_SR+0
0x2350	0x084C4247  	RCC_APB1ENR+0
0x2354	0xFFFFFFFF  	_UART4_Write+0
0x2358	0xFFFFFFFF  	_UART4_Read+0
0x235C	0xFFFFFFFF  	_UART4_Data_Ready+0
0x2360	0xFFFFFFFF  	_UART4_Tx_Idle+0
0x2364	0x50004000  	UART5_SR+0
0x2368	0x08504247  	RCC_APB1ENR+0
0x236C	0xFFFFFFFF  	_UART5_Write+0
0x2370	0xFFFFFFFF  	_UART5_Read+0
0x2374	0xFFFFFFFF  	_UART5_Data_Ready+0
0x2378	0xFFFFFFFF  	_UART5_Tx_Idle+0
0x237C	0x14004001  	USART6_SR+0
0x2380	0x08944247  	RCC_APB2ENR+0
0x2384	0xFFFFFFFF  	_UART6_Write+0
0x2388	0xFFFFFFFF  	_UART6_Read+0
0x238C	0xFFFFFFFF  	_UART6_Data_Ready+0
0x2390	0xFFFFFFFF  	_UART6_Tx_Idle+0
; end of __Lib_UART_123_45_6_UARTx_Init_Advanced
_RCC_GetClocksFrequency:
;__Lib_System_4XX.c, 389 :: 		
; RCC_Clocks start address is: 0 (R0)
0x0A80	0xB082    SUB	SP, SP, #8
0x0A82	0xF8CDE000  STR	LR, [SP, #0]
0x0A86	0x4603    MOV	R3, R0
; RCC_Clocks end address is: 0 (R0)
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_4XX.c, 391 :: 		
;__Lib_System_4XX.c, 393 :: 		
0x0A88	0x4619    MOV	R1, R3
0x0A8A	0x9101    STR	R1, [SP, #4]
0x0A8C	0xF7FFFDF6  BL	_Get_Fosc_kHz+0
0x0A90	0xF24031E8  MOVW	R1, #1000
0x0A94	0xFB00F201  MUL	R2, R0, R1
0x0A98	0x9901    LDR	R1, [SP, #4]
0x0A9A	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 396 :: 		
0x0A9C	0x4917    LDR	R1, [PC, #92]
0x0A9E	0x6809    LDR	R1, [R1, #0]
0x0AA0	0xF00101F0  AND	R1, R1, #240
;__Lib_System_4XX.c, 397 :: 		
0x0AA4	0x090A    LSRS	R2, R1, #4
;__Lib_System_4XX.c, 398 :: 		
0x0AA6	0x4916    LDR	R1, [PC, #88]
0x0AA8	0x1889    ADDS	R1, R1, R2
0x0AAA	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0AAC	0xB2C0    UXTB	R0, R0
;__Lib_System_4XX.c, 400 :: 		
0x0AAE	0x1D1A    ADDS	R2, R3, #4
0x0AB0	0x6819    LDR	R1, [R3, #0]
0x0AB2	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0AB4	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 403 :: 		
0x0AB6	0x4911    LDR	R1, [PC, #68]
0x0AB8	0x6809    LDR	R1, [R1, #0]
0x0ABA	0xF40151E0  AND	R1, R1, #7168
;__Lib_System_4XX.c, 404 :: 		
0x0ABE	0x0A8A    LSRS	R2, R1, #10
;__Lib_System_4XX.c, 405 :: 		
0x0AC0	0x490F    LDR	R1, [PC, #60]
0x0AC2	0x1889    ADDS	R1, R1, R2
0x0AC4	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0AC6	0xB2C0    UXTB	R0, R0
;__Lib_System_4XX.c, 407 :: 		
0x0AC8	0xF2030208  ADDW	R2, R3, #8
0x0ACC	0x1D19    ADDS	R1, R3, #4
0x0ACE	0x6809    LDR	R1, [R1, #0]
0x0AD0	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0AD2	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 410 :: 		
0x0AD4	0x4909    LDR	R1, [PC, #36]
0x0AD6	0x6809    LDR	R1, [R1, #0]
0x0AD8	0xF4014160  AND	R1, R1, #57344
;__Lib_System_4XX.c, 411 :: 		
0x0ADC	0x0B4A    LSRS	R2, R1, #13
;__Lib_System_4XX.c, 412 :: 		
0x0ADE	0x4908    LDR	R1, [PC, #32]
0x0AE0	0x1889    ADDS	R1, R1, R2
0x0AE2	0x7809    LDRB	R1, [R1, #0]
; presc start address is: 0 (R0)
0x0AE4	0xB2C8    UXTB	R0, R1
;__Lib_System_4XX.c, 414 :: 		
0x0AE6	0xF203020C  ADDW	R2, R3, #12
0x0AEA	0x1D19    ADDS	R1, R3, #4
; RCC_Clocks end address is: 12 (R3)
0x0AEC	0x6809    LDR	R1, [R1, #0]
0x0AEE	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0AF0	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 415 :: 		
L_end_RCC_GetClocksFrequency:
0x0AF2	0xF8DDE000  LDR	LR, [SP, #0]
0x0AF6	0xB002    ADD	SP, SP, #8
0x0AF8	0x4770    BX	LR
0x0AFA	0xBF00    NOP
0x0AFC	0x38084002  	RCC_CFGR+0
0x0B00	0x004C2000  	__Lib_System_4XX_APBAHBPrescTable+0
; end of _RCC_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x067C	0x4801    LDR	R0, [PC, #4]
0x067E	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x0680	0x4770    BX	LR
0x0682	0xBF00    NOP
0x0684	0x00802000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F4xx.c, 223 :: 		
; module start address is: 0 (R0)
0x0B1C	0xB083    SUB	SP, SP, #12
0x0B1E	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 226 :: 		
; i start address is: 16 (R4)
0x0B22	0x2400    MOVS	R4, #0
; module end address is: 0 (R0)
; i end address is: 16 (R4)
;__Lib_GPIO_32F4xx.c, 227 :: 		
L_GPIO_Alternate_Function_Enable66:
; i start address is: 16 (R4)
; module start address is: 0 (R0)
0x0B24	0x00A1    LSLS	R1, R4, #2
0x0B26	0x1841    ADDS	R1, R0, R1
0x0B28	0x6809    LDR	R1, [R1, #0]
0x0B2A	0xF1B13FFF  CMP	R1, #-1
0x0B2E	0xD014    BEQ	L_GPIO_Alternate_Function_Enable67
;__Lib_GPIO_32F4xx.c, 228 :: 		
0x0B30	0xF2000134  ADDW	R1, R0, #52
0x0B34	0x00A3    LSLS	R3, R4, #2
0x0B36	0x18C9    ADDS	R1, R1, R3
0x0B38	0x6809    LDR	R1, [R1, #0]
0x0B3A	0x460A    MOV	R2, R1
0x0B3C	0x18C1    ADDS	R1, R0, R3
0x0B3E	0x6809    LDR	R1, [R1, #0]
0x0B40	0x9001    STR	R0, [SP, #4]
0x0B42	0xF8AD4008  STRH	R4, [SP, #8]
0x0B46	0x4608    MOV	R0, R1
0x0B48	0x4611    MOV	R1, R2
0x0B4A	0xF7FFFC9D  BL	__Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function+0
0x0B4E	0xF8BD4008  LDRH	R4, [SP, #8]
0x0B52	0x9801    LDR	R0, [SP, #4]
;__Lib_GPIO_32F4xx.c, 229 :: 		
0x0B54	0x1C64    ADDS	R4, R4, #1
0x0B56	0xB2A4    UXTH	R4, R4
;__Lib_GPIO_32F4xx.c, 230 :: 		
; module end address is: 0 (R0)
; i end address is: 16 (R4)
0x0B58	0xE7E4    B	L_GPIO_Alternate_Function_Enable66
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F4xx.c, 231 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x0B5A	0xF8DDE000  LDR	LR, [SP, #0]
0x0B5E	0xB003    ADD	SP, SP, #12
0x0B60	0x4770    BX	LR
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function:
;__Lib_GPIO_32F4xx.c, 190 :: 		
; configs start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x0488	0xB083    SUB	SP, SP, #12
0x048A	0xF8CDE000  STR	LR, [SP, #0]
0x048E	0x4604    MOV	R4, R0
; configs end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 16 (R4)
; configs start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 195 :: 		
0x0490	0xF00403FF  AND	R3, R4, #255
0x0494	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x0496	0x4610    MOV	R0, R2
;__Lib_GPIO_32F4xx.c, 196 :: 		
0x0498	0xF003020F  AND	R2, R3, #15
; pin start address is: 48 (R12)
0x049C	0x4694    MOV	R12, R2
;__Lib_GPIO_32F4xx.c, 197 :: 		
0x049E	0x0A22    LSRS	R2, R4, #8
; af_pin end address is: 16 (R4)
0x04A0	0xF002020F  AND	R2, R2, #15
; af start address is: 44 (R11)
0x04A4	0x4693    MOV	R11, R2
;__Lib_GPIO_32F4xx.c, 199 :: 		
0x04A6	0xE01A    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function54
; port end address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 200 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function56:
0x04A8	0x4A2D    LDR	R2, [PC, #180]
0x04AA	0x9202    STR	R2, [SP, #8]
0x04AC	0xE029    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 201 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function57:
0x04AE	0x4A2D    LDR	R2, [PC, #180]
0x04B0	0x9202    STR	R2, [SP, #8]
0x04B2	0xE026    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 202 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function58:
0x04B4	0x4A2C    LDR	R2, [PC, #176]
0x04B6	0x9202    STR	R2, [SP, #8]
0x04B8	0xE023    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 203 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function59:
0x04BA	0x4A2C    LDR	R2, [PC, #176]
0x04BC	0x9202    STR	R2, [SP, #8]
0x04BE	0xE020    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 204 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function60:
0x04C0	0x4A2B    LDR	R2, [PC, #172]
0x04C2	0x9202    STR	R2, [SP, #8]
0x04C4	0xE01D    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 205 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function61:
0x04C6	0x4A2B    LDR	R2, [PC, #172]
0x04C8	0x9202    STR	R2, [SP, #8]
0x04CA	0xE01A    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 206 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function62:
0x04CC	0x4A2A    LDR	R2, [PC, #168]
0x04CE	0x9202    STR	R2, [SP, #8]
0x04D0	0xE017    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 207 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function63:
0x04D2	0x4A2A    LDR	R2, [PC, #168]
0x04D4	0x9202    STR	R2, [SP, #8]
0x04D6	0xE014    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 208 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function64:
0x04D8	0x4A29    LDR	R2, [PC, #164]
0x04DA	0x9202    STR	R2, [SP, #8]
0x04DC	0xE011    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 209 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function54:
; port start address is: 0 (R0)
0x04DE	0x2800    CMP	R0, #0
0x04E0	0xD0E2    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function56
0x04E2	0x2801    CMP	R0, #1
0x04E4	0xD0E3    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function57
0x04E6	0x2802    CMP	R0, #2
0x04E8	0xD0E4    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function58
0x04EA	0x2803    CMP	R0, #3
0x04EC	0xD0E5    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function59
0x04EE	0x2804    CMP	R0, #4
0x04F0	0xD0E6    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function60
0x04F2	0x2805    CMP	R0, #5
0x04F4	0xD0E7    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function61
0x04F6	0x2806    CMP	R0, #6
0x04F8	0xD0E8    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function62
0x04FA	0x2807    CMP	R0, #7
0x04FC	0xD0E9    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function63
0x04FE	0x2808    CMP	R0, #8
0x0500	0xD0EA    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function64
; port end address is: 0 (R0)
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55:
;__Lib_GPIO_32F4xx.c, 211 :: 		
0x0502	0x2201    MOVS	R2, #1
0x0504	0xB212    SXTH	R2, R2
0x0506	0xFA02F20C  LSL	R2, R2, R12
0x050A	0xF8AD2004  STRH	R2, [SP, #4]
; configs end address is: 4 (R1)
0x050E	0x9802    LDR	R0, [SP, #8]
0x0510	0x460A    MOV	R2, R1
0x0512	0xF8BD1004  LDRH	R1, [SP, #4]
0x0516	0xF002FA9D  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 213 :: 		
0x051A	0x9A02    LDR	R2, [SP, #8]
0x051C	0xF2020120  ADDW	R1, R2, #32
; tmp_ptr start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 214 :: 		
0x0520	0xF1BC0F07  CMP	R12, #7
0x0524	0xD908    BLS	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function90
;__Lib_GPIO_32F4xx.c, 215 :: 		
0x0526	0x1D0A    ADDS	R2, R1, #4
; tmp_ptr end address is: 4 (R1)
; tmp_ptr start address is: 0 (R0)
0x0528	0x4610    MOV	R0, R2
;__Lib_GPIO_32F4xx.c, 216 :: 		
0x052A	0xF1AC0208  SUB	R2, R12, #8
; pin end address is: 48 (R12)
; pin start address is: 4 (R1)
0x052E	0x4611    MOV	R1, R2
; tmp_ptr end address is: 0 (R0)
; pin end address is: 4 (R1)
0x0530	0x9101    STR	R1, [SP, #4]
0x0532	0x4601    MOV	R1, R0
0x0534	0x9801    LDR	R0, [SP, #4]
;__Lib_GPIO_32F4xx.c, 217 :: 		
0x0536	0xE000    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function65
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function90:
;__Lib_GPIO_32F4xx.c, 214 :: 		
0x0538	0x4660    MOV	R0, R12
;__Lib_GPIO_32F4xx.c, 217 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function65:
;__Lib_GPIO_32F4xx.c, 218 :: 		
; pin start address is: 0 (R0)
; tmp_ptr start address is: 4 (R1)
0x053A	0x0083    LSLS	R3, R0, #2
0x053C	0xF04F020F  MOV	R2, #15
0x0540	0x409A    LSLS	R2, R3
0x0542	0x43D3    MVN	R3, R2
0x0544	0x680A    LDR	R2, [R1, #0]
0x0546	0x401A    ANDS	R2, R3
0x0548	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 219 :: 		
0x054A	0x0082    LSLS	R2, R0, #2
; pin end address is: 0 (R0)
0x054C	0xFA0BF302  LSL	R3, R11, R2
; af end address is: 44 (R11)
0x0550	0x680A    LDR	R2, [R1, #0]
0x0552	0x431A    ORRS	R2, R3
0x0554	0x600A    STR	R2, [R1, #0]
; tmp_ptr end address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 220 :: 		
L_end_GPIO_Config_Pin_Alternate_Function:
0x0556	0xF8DDE000  LDR	LR, [SP, #0]
0x055A	0xB003    ADD	SP, SP, #12
0x055C	0x4770    BX	LR
0x055E	0xBF00    NOP
0x0560	0x00004002  	#1073872896
0x0564	0x04004002  	#1073873920
0x0568	0x08004002  	#1073874944
0x056C	0x0C004002  	#1073875968
0x0570	0x10004002  	#1073876992
0x0574	0x14004002  	#1073878016
0x0578	0x18004002  	#1073879040
0x057C	0x1C004002  	#1073880064
0x0580	0x20004002  	#1073881088
; end of __Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function
_init_i2c2:
;clicker_2_STM32.c, 67 :: 		void init_i2c2() {
0x2DE4	0xB081    SUB	SP, SP, #4
0x2DE6	0xF8CDE000  STR	LR, [SP, #0]
;clicker_2_STM32.c, 68 :: 		I2C2_Init_Advanced(100000, &_GPIO_MODULE_I2C2_PB10_11);
0x2DEA	0x4904    LDR	R1, [PC, #16]
0x2DEC	0x4804    LDR	R0, [PC, #16]
0x2DEE	0xF7FFFF73  BL	_I2C2_Init_Advanced+0
;clicker_2_STM32.c, 69 :: 		}
L_end_init_i2c2:
0x2DF2	0xF8DDE000  LDR	LR, [SP, #0]
0x2DF6	0xB001    ADD	SP, SP, #4
0x2DF8	0x4770    BX	LR
0x2DFA	0xBF00    NOP
0x2DFC	0x3EB00000  	__GPIO_MODULE_I2C2_PB10_11+0
0x2E00	0x86A00001  	#100000
; end of _init_i2c2
_I2C2_Init_Advanced:
;__Lib_I2C_123.c, 338 :: 		
; module start address is: 4 (R1)
; I2C_ClockSpeed start address is: 0 (R0)
0x2CD8	0xB081    SUB	SP, SP, #4
0x2CDA	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 4 (R1)
; I2C_ClockSpeed end address is: 0 (R0)
; I2C_ClockSpeed start address is: 0 (R0)
; module start address is: 4 (R1)
;__Lib_I2C_123.c, 339 :: 		
0x2CDE	0x460A    MOV	R2, R1
; module end address is: 4 (R1)
0x2CE0	0x4601    MOV	R1, R0
; I2C_ClockSpeed end address is: 0 (R0)
0x2CE2	0x4803    LDR	R0, [PC, #12]
0x2CE4	0xF7FFFB70  BL	_I2Cx_Init_Advanced+0
;__Lib_I2C_123.c, 340 :: 		
L_end_I2C2_Init_Advanced:
0x2CE8	0xF8DDE000  LDR	LR, [SP, #0]
0x2CEC	0xB001    ADD	SP, SP, #4
0x2CEE	0x4770    BX	LR
0x2CF0	0x58004000  	I2C2_CR1+0
; end of _I2C2_Init_Advanced
_I2Cx_Init_Advanced:
;__Lib_I2C_123.c, 388 :: 		
; module start address is: 8 (R2)
; I2C_ClockSpeed start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x23C8	0xB088    SUB	SP, SP, #32
0x23CA	0xF8CDE000  STR	LR, [SP, #0]
0x23CE	0x460E    MOV	R6, R1
; module end address is: 8 (R2)
; I2C_ClockSpeed end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; I2C_ClockSpeed start address is: 24 (R6)
; module start address is: 8 (R2)
;__Lib_I2C_123.c, 390 :: 		
;__Lib_I2C_123.c, 397 :: 		
0x23D0	0x4B5E    LDR	R3, [PC, #376]
0x23D2	0x4298    CMP	R0, R3
0x23D4	0xD10D    BNE	L_I2Cx_Init_Advanced61
;__Lib_I2C_123.c, 398 :: 		
0x23D6	0x2401    MOVS	R4, #1
0x23D8	0xB264    SXTB	R4, R4
0x23DA	0x4B5D    LDR	R3, [PC, #372]
0x23DC	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 399 :: 		
0x23DE	0x4C5D    LDR	R4, [PC, #372]
0x23E0	0x4B5D    LDR	R3, [PC, #372]
0x23E2	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 400 :: 		
0x23E4	0x4C5D    LDR	R4, [PC, #372]
0x23E6	0x4B5E    LDR	R3, [PC, #376]
0x23E8	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 401 :: 		
0x23EA	0x4C5E    LDR	R4, [PC, #376]
0x23EC	0x4B5E    LDR	R3, [PC, #376]
0x23EE	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 402 :: 		
0x23F0	0xE020    B	L_I2Cx_Init_Advanced62
L_I2Cx_Init_Advanced61:
;__Lib_I2C_123.c, 403 :: 		
0x23F2	0x4B5E    LDR	R3, [PC, #376]
0x23F4	0x4298    CMP	R0, R3
0x23F6	0xD10D    BNE	L_I2Cx_Init_Advanced63
;__Lib_I2C_123.c, 404 :: 		
0x23F8	0x2401    MOVS	R4, #1
0x23FA	0xB264    SXTB	R4, R4
0x23FC	0x4B5C    LDR	R3, [PC, #368]
0x23FE	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 405 :: 		
0x2400	0x4C5C    LDR	R4, [PC, #368]
0x2402	0x4B55    LDR	R3, [PC, #340]
0x2404	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 406 :: 		
0x2406	0x4C5C    LDR	R4, [PC, #368]
0x2408	0x4B55    LDR	R3, [PC, #340]
0x240A	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 407 :: 		
0x240C	0x4C5B    LDR	R4, [PC, #364]
0x240E	0x4B56    LDR	R3, [PC, #344]
0x2410	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 408 :: 		
0x2412	0xE00F    B	L_I2Cx_Init_Advanced64
L_I2Cx_Init_Advanced63:
0x2414	0x4B5A    LDR	R3, [PC, #360]
0x2416	0x4298    CMP	R0, R3
0x2418	0xD10C    BNE	L_I2Cx_Init_Advanced65
;__Lib_I2C_123.c, 409 :: 		
0x241A	0x2401    MOVS	R4, #1
0x241C	0xB264    SXTB	R4, R4
0x241E	0x4B59    LDR	R3, [PC, #356]
0x2420	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 410 :: 		
0x2422	0x4C59    LDR	R4, [PC, #356]
0x2424	0x4B4C    LDR	R3, [PC, #304]
0x2426	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 411 :: 		
0x2428	0x4C58    LDR	R4, [PC, #352]
0x242A	0x4B4D    LDR	R3, [PC, #308]
0x242C	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 412 :: 		
0x242E	0x4C58    LDR	R4, [PC, #352]
0x2430	0x4B4D    LDR	R3, [PC, #308]
0x2432	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 413 :: 		
L_I2Cx_Init_Advanced65:
L_I2Cx_Init_Advanced64:
L_I2Cx_Init_Advanced62:
;__Lib_I2C_123.c, 414 :: 		
0x2434	0x9601    STR	R6, [SP, #4]
; module end address is: 8 (R2)
0x2436	0x9002    STR	R0, [SP, #8]
0x2438	0x4610    MOV	R0, R2
0x243A	0xF7FEFB6F  BL	_GPIO_Alternate_Function_Enable+0
0x243E	0x9802    LDR	R0, [SP, #8]
0x2440	0x9E01    LDR	R6, [SP, #4]
;__Lib_I2C_123.c, 419 :: 		
0x2442	0x1D03    ADDS	R3, R0, #4
0x2444	0x681B    LDR	R3, [R3, #0]
;__Lib_I2C_123.c, 421 :: 		
0x2446	0xB29C    UXTH	R4, R3
0x2448	0xF06F033F  MVN	R3, #63
0x244C	0xEA040303  AND	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x2450	0xB29D    UXTH	R5, R3
;__Lib_I2C_123.c, 423 :: 		
0x2452	0xAB03    ADD	R3, SP, #12
0x2454	0x9001    STR	R0, [SP, #4]
0x2456	0x4618    MOV	R0, R3
0x2458	0xF7FEFB12  BL	_RCC_GetClocksFrequency+0
0x245C	0x9801    LDR	R0, [SP, #4]
;__Lib_I2C_123.c, 424 :: 		
; pclk1 start address is: 28 (R7)
0x245E	0x9F05    LDR	R7, [SP, #20]
;__Lib_I2C_123.c, 426 :: 		
0x2460	0x9C05    LDR	R4, [SP, #20]
0x2462	0x4B4C    LDR	R3, [PC, #304]
0x2464	0xFBB4F3F3  UDIV	R3, R4, R3
; freqrange start address is: 4 (R1)
0x2468	0xB299    UXTH	R1, R3
;__Lib_I2C_123.c, 427 :: 		
0x246A	0xB29B    UXTH	R3, R3
0x246C	0xEA450403  ORR	R4, R5, R3, LSL #0
0x2470	0xB2A4    UXTH	R4, R4
; tmpreg end address is: 20 (R5)
;__Lib_I2C_123.c, 429 :: 		
0x2472	0x1D03    ADDS	R3, R0, #4
0x2474	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 433 :: 		
0x2476	0x2400    MOVS	R4, #0
0x2478	0x6803    LDR	R3, [R0, #0]
0x247A	0xF3640300  BFI	R3, R4, #0, #1
0x247E	0x6003    STR	R3, [R0, #0]
;__Lib_I2C_123.c, 436 :: 		
; tmpreg start address is: 8 (R2)
0x2480	0x2200    MOVS	R2, #0
;__Lib_I2C_123.c, 439 :: 		
0x2482	0x4B45    LDR	R3, [PC, #276]
0x2484	0x429E    CMP	R6, R3
0x2486	0xD812    BHI	L_I2Cx_Init_Advanced66
;__Lib_I2C_123.c, 442 :: 		
0x2488	0x0073    LSLS	R3, R6, #1
; I2C_ClockSpeed end address is: 24 (R6)
0x248A	0xFBB7F4F3  UDIV	R4, R7, R3
; pclk1 end address is: 28 (R7)
; result start address is: 16 (R4)
0x248E	0xB2A4    UXTH	R4, R4
;__Lib_I2C_123.c, 444 :: 		
0x2490	0x2C04    CMP	R4, #4
0x2492	0xD202    BCS	L__I2Cx_Init_Advanced72
; result end address is: 16 (R4)
;__Lib_I2C_123.c, 447 :: 		
; result start address is: 12 (R3)
0x2494	0x2304    MOVS	R3, #4
; result end address is: 12 (R3)
0x2496	0x461C    MOV	R4, R3
;__Lib_I2C_123.c, 448 :: 		
0x2498	0xE7FF    B	L_I2Cx_Init_Advanced67
L__I2Cx_Init_Advanced72:
;__Lib_I2C_123.c, 444 :: 		
;__Lib_I2C_123.c, 448 :: 		
L_I2Cx_Init_Advanced67:
;__Lib_I2C_123.c, 450 :: 		
; result start address is: 16 (R4)
0x249A	0xEA420304  ORR	R3, R2, R4, LSL #0
; result end address is: 16 (R4)
0x249E	0xB29A    UXTH	R2, R3
;__Lib_I2C_123.c, 452 :: 		
0x24A0	0xF2000420  ADDW	R4, R0, #32
0x24A4	0x1C4B    ADDS	R3, R1, #1
0x24A6	0xB29B    UXTH	R3, R3
; freqrange end address is: 4 (R1)
0x24A8	0x6023    STR	R3, [R4, #0]
;__Lib_I2C_123.c, 453 :: 		
0x24AA	0xB291    UXTH	R1, R2
0x24AC	0xE03F    B	L_I2Cx_Init_Advanced68
L_I2Cx_Init_Advanced66:
;__Lib_I2C_123.c, 458 :: 		
; freqrange start address is: 4 (R1)
; pclk1 start address is: 28 (R7)
; I2C_ClockSpeed start address is: 24 (R6)
0x24AE	0x2303    MOVS	R3, #3
0x24B0	0xFB06F403  MUL	R4, R6, R3
0x24B4	0xFBB7F3F4  UDIV	R3, R7, R4
; result start address is: 32 (R8)
0x24B8	0xFA1FF883  UXTH	R8, R3
;__Lib_I2C_123.c, 461 :: 		
0x24BC	0x2319    MOVS	R3, #25
0x24BE	0xFB06F503  MUL	R5, R6, R3
0x24C2	0xFBB7F3F5  UDIV	R3, R7, R5
; result25 start address is: 36 (R9)
0x24C6	0xFA1FF983  UXTH	R9, R3
;__Lib_I2C_123.c, 463 :: 		
0x24CA	0xFB08F404  MUL	R4, R8, R4
; result end address is: 32 (R8)
;__Lib_I2C_123.c, 465 :: 		
0x24CE	0xFB09F305  MUL	R3, R9, R5
; result25 end address is: 36 (R9)
;__Lib_I2C_123.c, 467 :: 		
0x24D2	0x1B3C    SUB	R4, R7, R4
0x24D4	0x1AFB    SUB	R3, R7, R3
0x24D6	0x429C    CMP	R4, R3
0x24D8	0xD205    BCS	L_I2Cx_Init_Advanced69
;__Lib_I2C_123.c, 468 :: 		
0x24DA	0x2303    MOVS	R3, #3
0x24DC	0x4373    MULS	R3, R6, R3
; I2C_ClockSpeed end address is: 24 (R6)
0x24DE	0xFBB7F4F3  UDIV	R4, R7, R3
; pclk1 end address is: 28 (R7)
; result start address is: 16 (R4)
0x24E2	0xB2A4    UXTH	R4, R4
;__Lib_I2C_123.c, 469 :: 		
; result end address is: 16 (R4)
0x24E4	0xE006    B	L_I2Cx_Init_Advanced70
L_I2Cx_Init_Advanced69:
;__Lib_I2C_123.c, 471 :: 		
; pclk1 start address is: 28 (R7)
; I2C_ClockSpeed start address is: 24 (R6)
0x24E6	0x2319    MOVS	R3, #25
0x24E8	0x4373    MULS	R3, R6, R3
; I2C_ClockSpeed end address is: 24 (R6)
0x24EA	0xFBB7F4F3  UDIV	R4, R7, R3
; pclk1 end address is: 28 (R7)
; result start address is: 16 (R4)
0x24EE	0xB2A4    UXTH	R4, R4
;__Lib_I2C_123.c, 472 :: 		
0x24F0	0xF4444480  ORR	R4, R4, #16384
; result end address is: 16 (R4)
;__Lib_I2C_123.c, 473 :: 		
L_I2Cx_Init_Advanced70:
;__Lib_I2C_123.c, 476 :: 		
; result start address is: 16 (R4)
0x24F4	0xF64073FF  MOVW	R3, #4095
0x24F8	0xEA040303  AND	R3, R4, R3, LSL #0
0x24FC	0xB913    CBNZ	R3, L__I2Cx_Init_Advanced73
;__Lib_I2C_123.c, 479 :: 		
0x24FE	0xF0440401  ORR	R4, R4, #1
; result end address is: 16 (R4)
;__Lib_I2C_123.c, 480 :: 		
0x2502	0xE7FF    B	L_I2Cx_Init_Advanced71
L__I2Cx_Init_Advanced73:
;__Lib_I2C_123.c, 476 :: 		
;__Lib_I2C_123.c, 480 :: 		
L_I2Cx_Init_Advanced71:
;__Lib_I2C_123.c, 482 :: 		
; result start address is: 16 (R4)
0x2504	0xF4444300  ORR	R3, R4, #32768
; result end address is: 16 (R4)
0x2508	0xB29B    UXTH	R3, R3
0x250A	0x431A    ORRS	R2, R3
0x250C	0xB292    UXTH	R2, R2
;__Lib_I2C_123.c, 484 :: 		
0x250E	0xF2000520  ADDW	R5, R0, #32
0x2512	0xF240132C  MOVW	R3, #300
0x2516	0xFB01F403  MUL	R4, R1, R3
0x251A	0xB2A4    UXTH	R4, R4
; freqrange end address is: 4 (R1)
0x251C	0xF24033E8  MOVW	R3, #1000
0x2520	0xFBB4F3F3  UDIV	R3, R4, R3
0x2524	0xB29B    UXTH	R3, R3
0x2526	0x1C5B    ADDS	R3, R3, #1
0x2528	0xB29B    UXTH	R3, R3
0x252A	0x602B    STR	R3, [R5, #0]
; tmpreg end address is: 8 (R2)
0x252C	0xB291    UXTH	R1, R2
;__Lib_I2C_123.c, 485 :: 		
L_I2Cx_Init_Advanced68:
;__Lib_I2C_123.c, 487 :: 		
; tmpreg start address is: 4 (R1)
0x252E	0xF200031C  ADDW	R3, R0, #28
0x2532	0x6019    STR	R1, [R3, #0]
; tmpreg end address is: 4 (R1)
;__Lib_I2C_123.c, 489 :: 		
0x2534	0x2300    MOVS	R3, #0
0x2536	0x6003    STR	R3, [R0, #0]
;__Lib_I2C_123.c, 490 :: 		
0x2538	0x2401    MOVS	R4, #1
0x253A	0x6803    LDR	R3, [R0, #0]
0x253C	0xF3640300  BFI	R3, R4, #0, #1
0x2540	0x6003    STR	R3, [R0, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_123.c, 491 :: 		
L_end_I2Cx_Init_Advanced:
0x2542	0xF8DDE000  LDR	LR, [SP, #0]
0x2546	0xB008    ADD	SP, SP, #32
0x2548	0x4770    BX	LR
0x254A	0xBF00    NOP
0x254C	0x54004000  	I2C1_CR1+0
0x2550	0x08544247  	RCC_APB1ENR+0
0x2554	0xFFFFFFFF  	_I2C1_Start+0
0x2558	0x00842000  	_I2C_Start_Ptr+0
0x255C	0xFFFFFFFF  	_I2C1_Read+0
0x2560	0x00882000  	_I2C_Read_Ptr+0
0x2564	0xFFFFFFFF  	_I2C1_Write+0
0x2568	0x008C2000  	_I2C_Write_Ptr+0
0x256C	0x58004000  	I2C2_CR1+0
0x2570	0x08584247  	RCC_APB1ENR+0
0x2574	0x0B050000  	_I2C2_Start+0
0x2578	0x0A5D0000  	_I2C2_Read+0
0x257C	0x07490000  	_I2C2_Write+0
0x2580	0x5C004000  	I2C3_CR1+0
0x2584	0x085C4247  	RCC_APB1ENR+0
0x2588	0xFFFFFFFF  	_I2C3_Start+0
0x258C	0xFFFFFFFF  	_I2C3_Read+0
0x2590	0xFFFFFFFF  	_I2C3_Write+0
0x2594	0x4240000F  	#1000000
0x2598	0x86A00001  	#100000
; end of _I2Cx_Init_Advanced
_checkMPU6050:
;clicker_2_STM32.c, 156 :: 		int checkMPU6050() {
0x2E04	0xB081    SUB	SP, SP, #4
0x2E06	0xF8CDE000  STR	LR, [SP, #0]
;clicker_2_STM32.c, 157 :: 		if (readByte(WHO_AM_I) !=  'h') { // Ascii for 'h' is 0x68
0x2E0A	0x2075    MOVS	R0, #117
0x2E0C	0xF7FFFE06  BL	_readByte+0
0x2E10	0x2868    CMP	R0, #104
0x2E12	0xD005    BEQ	L_checkMPU605014
;clicker_2_STM32.c, 158 :: 		UART4_Write_Text("Failed to read 'WHO AM I' from MPU6050\r\n");
0x2E14	0x4807    LDR	R0, [PC, #28]
0x2E16	0xF7FFFDF3  BL	_UART4_Write_Text+0
;clicker_2_STM32.c, 159 :: 		return 1;
0x2E1A	0x2001    MOVS	R0, #1
0x2E1C	0xB200    SXTH	R0, R0
0x2E1E	0xE004    B	L_end_checkMPU6050
;clicker_2_STM32.c, 160 :: 		}
L_checkMPU605014:
;clicker_2_STM32.c, 162 :: 		UART4_Write_Text("Read 'WHO AM I' from MPU6050\r\n");
0x2E20	0x4805    LDR	R0, [PC, #20]
0x2E22	0xF7FFFDED  BL	_UART4_Write_Text+0
;clicker_2_STM32.c, 163 :: 		return 0;
0x2E26	0x2000    MOVS	R0, #0
0x2E28	0xB200    SXTH	R0, R0
;clicker_2_STM32.c, 164 :: 		}
L_end_checkMPU6050:
0x2E2A	0xF8DDE000  LDR	LR, [SP, #0]
0x2E2E	0xB001    ADD	SP, SP, #4
0x2E30	0x4770    BX	LR
0x2E32	0xBF00    NOP
0x2E34	0x00002000  	?lstr1_clicker_2_STM32+0
0x2E38	0x00292000  	?lstr2_clicker_2_STM32+0
; end of _checkMPU6050
_readByte:
;clicker_2_STM32.c, 71 :: 		unsigned char readByte(unsigned char registerAddress) {
; registerAddress start address is: 0 (R0)
0x2A1C	0xB082    SUB	SP, SP, #8
0x2A1E	0xF8CDE000  STR	LR, [SP, #0]
; registerAddress end address is: 0 (R0)
; registerAddress start address is: 0 (R0)
;clicker_2_STM32.c, 73 :: 		read_data[0] = registerAddress;
0x2A22	0xA901    ADD	R1, SP, #4
0x2A24	0x7008    STRB	R0, [R1, #0]
; registerAddress end address is: 0 (R0)
;clicker_2_STM32.c, 75 :: 		I2C2_Start();
0x2A26	0xF7FEF86D  BL	_I2C2_Start+0
;clicker_2_STM32.c, 76 :: 		I2C2_Write(MPU6050_ADDRESS, read_data, 1, END_MODE_RESTART);
0x2A2A	0xA901    ADD	R1, SP, #4
0x2A2C	0xF2400300  MOVW	R3, #0
0x2A30	0x2201    MOVS	R2, #1
0x2A32	0x2068    MOVS	R0, #104
0x2A34	0xF7FDFE88  BL	_I2C2_Write+0
;clicker_2_STM32.c, 77 :: 		I2C2_Read(MPU6050_ADDRESS, read_data, 1, END_MODE_STOP);
0x2A38	0xA901    ADD	R1, SP, #4
0x2A3A	0xF2400301  MOVW	R3, #1
0x2A3E	0x2201    MOVS	R2, #1
0x2A40	0x2068    MOVS	R0, #104
0x2A42	0xF7FEF80B  BL	_I2C2_Read+0
;clicker_2_STM32.c, 79 :: 		return read_data[0];
0x2A46	0xA901    ADD	R1, SP, #4
0x2A48	0x7809    LDRB	R1, [R1, #0]
0x2A4A	0xB2C8    UXTB	R0, R1
;clicker_2_STM32.c, 80 :: 		}
L_end_readByte:
0x2A4C	0xF8DDE000  LDR	LR, [SP, #0]
0x2A50	0xB002    ADD	SP, SP, #8
0x2A52	0x4770    BX	LR
; end of _readByte
_I2C2_Start:
;__Lib_I2C_123.c, 330 :: 		
0x0B04	0xB081    SUB	SP, SP, #4
0x0B06	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_123.c, 331 :: 		
0x0B0A	0x4803    LDR	R0, [PC, #12]
0x0B0C	0xF7FFFD3A  BL	_I2Cx_Start+0
;__Lib_I2C_123.c, 332 :: 		
L_end_I2C2_Start:
0x0B10	0xF8DDE000  LDR	LR, [SP, #0]
0x0B14	0xB001    ADD	SP, SP, #4
0x0B16	0x4770    BX	LR
0x0B18	0x58004000  	I2C2_CR1+0
; end of _I2C2_Start
_I2Cx_Start:
;__Lib_I2C_123.c, 157 :: 		
; I2C_BASE start address is: 0 (R0)
0x0584	0xB081    SUB	SP, SP, #4
0x0586	0xF8CDE000  STR	LR, [SP, #0]
0x058A	0x4604    MOV	R4, R0
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 16 (R4)
;__Lib_I2C_123.c, 158 :: 		
0x058C	0x4620    MOV	R0, R4
0x058E	0xF7FFFE15  BL	__Lib_I2C_123_I2Cx_Wait_For_Idle+0
;__Lib_I2C_123.c, 161 :: 		
0x0592	0x2201    MOVS	R2, #1
0x0594	0x6821    LDR	R1, [R4, #0]
0x0596	0xF3622108  BFI	R1, R2, #8, #1
0x059A	0x6021    STR	R1, [R4, #0]
;__Lib_I2C_123.c, 163 :: 		
0x059C	0xF2040114  ADDW	R1, R4, #20
0x05A0	0x680A    LDR	R2, [R1, #0]
0x05A2	0xF3C22140  UBFX	R1, R2, #9, #1
0x05A6	0xB111    CBZ	R1, L_I2Cx_Start2
; I2C_BASE end address is: 16 (R4)
;__Lib_I2C_123.c, 164 :: 		
0x05A8	0xF64F70FF  MOVW	R0, #65535
0x05AC	0xE006    B	L_end_I2Cx_Start
;__Lib_I2C_123.c, 165 :: 		
L_I2Cx_Start2:
;__Lib_I2C_123.c, 166 :: 		
; I2C_BASE start address is: 16 (R4)
L_I2Cx_Start3:
; I2C_BASE end address is: 16 (R4)
; I2C_BASE start address is: 16 (R4)
0x05AE	0x4905    LDR	R1, [PC, #20]
0x05B0	0x4620    MOV	R0, R4
0x05B2	0xF7FFFE11  BL	_ChekXForEvent+0
0x05B6	0xB900    CBNZ	R0, L_I2Cx_Start4
;__Lib_I2C_123.c, 167 :: 		
; I2C_BASE end address is: 16 (R4)
0x05B8	0xE7F9    B	L_I2Cx_Start3
L_I2Cx_Start4:
;__Lib_I2C_123.c, 168 :: 		
0x05BA	0x2000    MOVS	R0, #0
;__Lib_I2C_123.c, 169 :: 		
L_end_I2Cx_Start:
0x05BC	0xF8DDE000  LDR	LR, [SP, #0]
0x05C0	0xB001    ADD	SP, SP, #4
0x05C2	0x4770    BX	LR
0x05C4	0x00010003  	#196609
; end of _I2Cx_Start
__Lib_I2C_123_I2Cx_Wait_For_Idle:
;__Lib_I2C_123.c, 147 :: 		
; I2C_BASE start address is: 0 (R0)
0x01BC	0xB081    SUB	SP, SP, #4
0x01BE	0xF8CDE000  STR	LR, [SP, #0]
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
0x01C2	0x4603    MOV	R3, R0
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_123.c, 148 :: 		
L___Lib_I2C_123_I2Cx_Wait_For_Idle0:
; I2C_BASE start address is: 12 (R3)
0x01C4	0x4618    MOV	R0, R3
0x01C6	0xF7FFFFDF  BL	_I2Cx_Is_Idle+0
0x01CA	0xB900    CBNZ	R0, L___Lib_I2C_123_I2Cx_Wait_For_Idle1
;__Lib_I2C_123.c, 149 :: 		
; I2C_BASE end address is: 12 (R3)
0x01CC	0xE7FA    B	L___Lib_I2C_123_I2Cx_Wait_For_Idle0
L___Lib_I2C_123_I2Cx_Wait_For_Idle1:
;__Lib_I2C_123.c, 150 :: 		
L_end_I2Cx_Wait_For_Idle:
0x01CE	0xF8DDE000  LDR	LR, [SP, #0]
0x01D2	0xB001    ADD	SP, SP, #4
0x01D4	0x4770    BX	LR
; end of __Lib_I2C_123_I2Cx_Wait_For_Idle
_I2Cx_Is_Idle:
;__Lib_I2C_123.c, 142 :: 		
; I2C_BASE start address is: 0 (R0)
0x0188	0xB081    SUB	SP, SP, #4
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_123.c, 143 :: 		
0x018A	0xF2000118  ADDW	R1, R0, #24
; I2C_BASE end address is: 0 (R0)
0x018E	0x680A    LDR	R2, [R1, #0]
0x0190	0xF3C20140  UBFX	R1, R2, #1, #1
0x0194	0xF0810101  EOR	R1, R1, #1
0x0198	0xB2C9    UXTB	R1, R1
0x019A	0xB2C8    UXTB	R0, R1
;__Lib_I2C_123.c, 144 :: 		
L_end_I2Cx_Is_Idle:
0x019C	0xB001    ADD	SP, SP, #4
0x019E	0x4770    BX	LR
; end of _I2Cx_Is_Idle
_ChekXForEvent:
;__Lib_I2C_123.c, 152 :: 		
; Event start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x01D8	0xB081    SUB	SP, SP, #4
0x01DA	0xF8CDE000  STR	LR, [SP, #0]
0x01DE	0x460B    MOV	R3, R1
; Event end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; Event start address is: 12 (R3)
;__Lib_I2C_123.c, 153 :: 		
; I2C_BASE end address is: 0 (R0)
0x01E0	0xF7FFFFDE  BL	_I2Cx_Get_Status+0
0x01E4	0xEA000203  AND	R2, R0, R3, LSL #0
0x01E8	0x429A    CMP	R2, R3
0x01EA	0xF2400200  MOVW	R2, #0
0x01EE	0xD100    BNE	L__ChekXForEvent82
0x01F0	0x2201    MOVS	R2, #1
L__ChekXForEvent82:
; Event end address is: 12 (R3)
0x01F2	0xB2D0    UXTB	R0, R2
;__Lib_I2C_123.c, 154 :: 		
L_end_ChekXForEvent:
0x01F4	0xF8DDE000  LDR	LR, [SP, #0]
0x01F8	0xB001    ADD	SP, SP, #4
0x01FA	0x4770    BX	LR
; end of _ChekXForEvent
_I2Cx_Get_Status:
;__Lib_I2C_123.c, 129 :: 		
; I2C_BASE start address is: 0 (R0)
0x01A0	0xB081    SUB	SP, SP, #4
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_123.c, 132 :: 		
0x01A2	0xF2000114  ADDW	R1, R0, #20
0x01A6	0x680A    LDR	R2, [R1, #0]
;__Lib_I2C_123.c, 133 :: 		
0x01A8	0xF2000118  ADDW	R1, R0, #24
; I2C_BASE end address is: 0 (R0)
0x01AC	0x6809    LDR	R1, [R1, #0]
;__Lib_I2C_123.c, 135 :: 		
0x01AE	0x0409    LSLS	R1, R1, #16
0x01B0	0xEA420101  ORR	R1, R2, R1, LSL #0
0x01B4	0x4608    MOV	R0, R1
;__Lib_I2C_123.c, 136 :: 		
L_end_I2Cx_Get_Status:
0x01B6	0xB001    ADD	SP, SP, #4
0x01B8	0x4770    BX	LR
; end of _I2Cx_Get_Status
_I2C2_Write:
;__Lib_I2C_123.c, 351 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x0748	0xB081    SUB	SP, SP, #4
0x074A	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_123.c, 352 :: 		
0x074E	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x0750	0x4613    MOV	R3, R2
0x0752	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x0754	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x0756	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x0758	0xF7FFFF36  BL	_I2Cx_Write+0
0x075C	0xB001    ADD	SP, SP, #4
;__Lib_I2C_123.c, 353 :: 		
L_end_I2C2_Write:
0x075E	0xF8DDE000  LDR	LR, [SP, #0]
0x0762	0xB001    ADD	SP, SP, #4
0x0764	0x4770    BX	LR
0x0766	0xBF00    NOP
0x0768	0x58004000  	I2C2_CR1+0
; end of _I2C2_Write
_I2Cx_Write:
;__Lib_I2C_123.c, 175 :: 		
; count start address is: 12 (R3)
; buf start address is: 8 (R2)
; slave_address start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x05C8	0xB081    SUB	SP, SP, #4
0x05CA	0xF8CDE000  STR	LR, [SP, #0]
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; slave_address end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; slave_address start address is: 4 (R1)
; buf start address is: 8 (R2)
; count start address is: 12 (R3)
; END_mode start address is: 24 (R6)
0x05CE	0x9E01    LDR	R6, [SP, #4]
;__Lib_I2C_123.c, 177 :: 		
0x05D0	0xF2000510  ADDW	R5, R0, #16
0x05D4	0x004C    LSLS	R4, R1, #1
0x05D6	0xB2A4    UXTH	R4, R4
; slave_address end address is: 4 (R1)
0x05D8	0x602C    STR	R4, [R5, #0]
; I2C_BASE end address is: 0 (R0)
; buf end address is: 8 (R2)
; count end address is: 12 (R3)
; END_mode end address is: 24 (R6)
0x05DA	0x4634    MOV	R4, R6
0x05DC	0x4606    MOV	R6, R0
0x05DE	0x4690    MOV	R8, R2
0x05E0	0x461F    MOV	R7, R3
;__Lib_I2C_123.c, 178 :: 		
L_I2Cx_Write5:
; END_mode start address is: 16 (R4)
; count start address is: 28 (R7)
; buf start address is: 32 (R8)
; I2C_BASE start address is: 24 (R6)
0x05E2	0x4922    LDR	R1, [PC, #136]
0x05E4	0x4630    MOV	R0, R6
0x05E6	0xF7FFFDF7  BL	_ChekXForEvent+0
0x05EA	0xB900    CBNZ	R0, L_I2Cx_Write6
;__Lib_I2C_123.c, 179 :: 		
0x05EC	0xE7F9    B	L_I2Cx_Write5
L_I2Cx_Write6:
;__Lib_I2C_123.c, 180 :: 		
; i start address is: 0 (R0)
0x05EE	0x2000    MOVS	R0, #0
; count end address is: 28 (R7)
; buf end address is: 32 (R8)
; i end address is: 0 (R0)
; END_mode end address is: 16 (R4)
; I2C_BASE end address is: 24 (R6)
0x05F0	0x4621    MOV	R1, R4
L_I2Cx_Write7:
; i start address is: 0 (R0)
; I2C_BASE start address is: 24 (R6)
; buf start address is: 32 (R8)
; count start address is: 28 (R7)
; END_mode start address is: 4 (R1)
0x05F2	0x1E7C    SUBS	R4, R7, #1
0x05F4	0x42A0    CMP	R0, R4
0x05F6	0xD212    BCS	L_I2Cx_Write8
;__Lib_I2C_123.c, 181 :: 		
0x05F8	0xF2060510  ADDW	R5, R6, #16
0x05FC	0xEB080400  ADD	R4, R8, R0, LSL #0
0x0600	0x7824    LDRB	R4, [R4, #0]
0x0602	0x602C    STR	R4, [R5, #0]
; END_mode end address is: 4 (R1)
; count end address is: 28 (R7)
; buf end address is: 32 (R8)
; i end address is: 0 (R0)
; I2C_BASE end address is: 24 (R6)
0x0604	0x4681    MOV	R9, R0
0x0606	0x460D    MOV	R5, R1
;__Lib_I2C_123.c, 182 :: 		
L_I2Cx_Write10:
; END_mode start address is: 20 (R5)
; count start address is: 28 (R7)
; buf start address is: 32 (R8)
; I2C_BASE start address is: 24 (R6)
; i start address is: 36 (R9)
0x0608	0x4919    LDR	R1, [PC, #100]
0x060A	0x4630    MOV	R0, R6
0x060C	0xF7FFFDE4  BL	_ChekXForEvent+0
0x0610	0xB900    CBNZ	R0, L_I2Cx_Write11
;__Lib_I2C_123.c, 183 :: 		
0x0612	0xE7F9    B	L_I2Cx_Write10
L_I2Cx_Write11:
;__Lib_I2C_123.c, 180 :: 		
0x0614	0xF1090401  ADD	R4, R9, #1
; i end address is: 36 (R9)
; i start address is: 0 (R0)
0x0618	0x4620    MOV	R0, R4
;__Lib_I2C_123.c, 184 :: 		
0x061A	0x4629    MOV	R1, R5
; END_mode end address is: 20 (R5)
; count end address is: 28 (R7)
0x061C	0xE7E9    B	L_I2Cx_Write7
L_I2Cx_Write8:
;__Lib_I2C_123.c, 186 :: 		
; END_mode start address is: 4 (R1)
0x061E	0xF2060510  ADDW	R5, R6, #16
0x0622	0xEB080400  ADD	R4, R8, R0, LSL #0
; buf end address is: 32 (R8)
; i end address is: 0 (R0)
0x0626	0x7824    LDRB	R4, [R4, #0]
0x0628	0x602C    STR	R4, [R5, #0]
; END_mode end address is: 4 (R1)
; I2C_BASE end address is: 24 (R6)
0x062A	0x460C    MOV	R4, R1
;__Lib_I2C_123.c, 187 :: 		
L_I2Cx_Write12:
; END_mode start address is: 16 (R4)
; I2C_BASE start address is: 24 (R6)
0x062C	0x4911    LDR	R1, [PC, #68]
0x062E	0x4630    MOV	R0, R6
0x0630	0xF7FFFDD2  BL	_ChekXForEvent+0
0x0634	0xB900    CBNZ	R0, L_I2Cx_Write13
;__Lib_I2C_123.c, 188 :: 		
0x0636	0xE7F9    B	L_I2Cx_Write12
L_I2Cx_Write13:
;__Lib_I2C_123.c, 189 :: 		
0x0638	0x2C01    CMP	R4, #1
0x063A	0xD105    BNE	L_I2Cx_Write14
; END_mode end address is: 16 (R4)
;__Lib_I2C_123.c, 190 :: 		
0x063C	0x2501    MOVS	R5, #1
0x063E	0x6834    LDR	R4, [R6, #0]
0x0640	0xF3652449  BFI	R4, R5, #9, #1
0x0644	0x6034    STR	R4, [R6, #0]
; I2C_BASE end address is: 24 (R6)
0x0646	0xE00B    B	L_I2Cx_Write15
L_I2Cx_Write14:
;__Lib_I2C_123.c, 192 :: 		
; I2C_BASE start address is: 24 (R6)
0x0648	0x2501    MOVS	R5, #1
0x064A	0x6834    LDR	R4, [R6, #0]
0x064C	0xF3652408  BFI	R4, R5, #8, #1
0x0650	0x6034    STR	R4, [R6, #0]
; I2C_BASE end address is: 24 (R6)
0x0652	0x4634    MOV	R4, R6
;__Lib_I2C_123.c, 193 :: 		
L_I2Cx_Write16:
; I2C_BASE start address is: 16 (R4)
0x0654	0x4908    LDR	R1, [PC, #32]
0x0656	0x4620    MOV	R0, R4
0x0658	0xF7FFFDBE  BL	_ChekXForEvent+0
0x065C	0xB900    CBNZ	R0, L_I2Cx_Write17
;__Lib_I2C_123.c, 194 :: 		
; I2C_BASE end address is: 16 (R4)
0x065E	0xE7F9    B	L_I2Cx_Write16
L_I2Cx_Write17:
;__Lib_I2C_123.c, 195 :: 		
L_I2Cx_Write15:
;__Lib_I2C_123.c, 196 :: 		
0x0660	0x2000    MOVS	R0, #0
;__Lib_I2C_123.c, 197 :: 		
L_end_I2Cx_Write:
0x0662	0xF8DDE000  LDR	LR, [SP, #0]
0x0666	0xB001    ADD	SP, SP, #4
0x0668	0x4770    BX	LR
0x066A	0xBF00    NOP
0x066C	0x00820007  	#458882
0x0670	0x00800007  	#458880
0x0674	0x00840007  	#458884
0x0678	0x00010003  	#196609
; end of _I2Cx_Write
_I2C2_Read:
;__Lib_I2C_123.c, 347 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x0A5C	0xB081    SUB	SP, SP, #4
0x0A5E	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_123.c, 348 :: 		
0x0A62	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x0A64	0x4613    MOV	R3, R2
0x0A66	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x0A68	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x0A6A	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x0A6C	0xF7FFFBC6  BL	_I2Cx_Read+0
0x0A70	0xB001    ADD	SP, SP, #4
;__Lib_I2C_123.c, 349 :: 		
L_end_I2C2_Read:
0x0A72	0xF8DDE000  LDR	LR, [SP, #0]
0x0A76	0xB001    ADD	SP, SP, #4
0x0A78	0x4770    BX	LR
0x0A7A	0xBF00    NOP
0x0A7C	0x58004000  	I2C2_CR1+0
; end of _I2C2_Read
_I2Cx_Read:
;__Lib_I2C_123.c, 201 :: 		
; count start address is: 12 (R3)
; buf start address is: 8 (R2)
; slave_address start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x01FC	0xB082    SUB	SP, SP, #8
0x01FE	0xF8CDE000  STR	LR, [SP, #0]
0x0202	0x461F    MOV	R7, R3
0x0204	0xB2CB    UXTB	R3, R1
0x0206	0x4601    MOV	R1, R0
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; slave_address end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 4 (R1)
; slave_address start address is: 12 (R3)
; buf start address is: 8 (R2)
; count start address is: 28 (R7)
; END_mode start address is: 24 (R6)
0x0208	0x9E02    LDR	R6, [SP, #8]
;__Lib_I2C_123.c, 203 :: 		
; i start address is: 32 (R8)
0x020A	0xF04F0800  MOV	R8, #0
;__Lib_I2C_123.c, 204 :: 		
0x020E	0xE129    B	L_I2Cx_Read18
; count end address is: 28 (R7)
;__Lib_I2C_123.c, 205 :: 		
L_I2Cx_Read20:
;__Lib_I2C_123.c, 206 :: 		
0x0210	0xF2010510  ADDW	R5, R1, #16
0x0214	0x005C    LSLS	R4, R3, #1
0x0216	0xB2A4    UXTH	R4, R4
; slave_address end address is: 12 (R3)
0x0218	0xF0440401  ORR	R4, R4, #1
0x021C	0xB2A4    UXTH	R4, R4
0x021E	0x602C    STR	R4, [R5, #0]
; END_mode end address is: 24 (R6)
; buf end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
; i end address is: 32 (R8)
0x0220	0x4633    MOV	R3, R6
0x0222	0x4616    MOV	R6, R2
0x0224	0x4642    MOV	R2, R8
;__Lib_I2C_123.c, 207 :: 		
L_I2Cx_Read21:
; i start address is: 8 (R2)
; END_mode start address is: 12 (R3)
; buf start address is: 24 (R6)
; I2C_BASE start address is: 4 (R1)
0x0226	0xF2010414  ADDW	R4, R1, #20
0x022A	0x6825    LDR	R5, [R4, #0]
0x022C	0xF3C50440  UBFX	R4, R5, #1, #1
0x0230	0xB904    CBNZ	R4, L_I2Cx_Read22
;__Lib_I2C_123.c, 208 :: 		
0x0232	0xE7F8    B	L_I2Cx_Read21
L_I2Cx_Read22:
;__Lib_I2C_123.c, 209 :: 		
0x0234	0x2500    MOVS	R5, #0
0x0236	0x680C    LDR	R4, [R1, #0]
0x0238	0xF365248A  BFI	R4, R5, #10, #1
0x023C	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_123.c, 210 :: 		
0x023E	0xF2010414  ADDW	R4, R1, #20
0x0242	0x6820    LDR	R0, [R4, #0]
; temp start address is: 0 (R0)
;__Lib_I2C_123.c, 211 :: 		
0x0244	0xBF00    NOP
;__Lib_I2C_123.c, 212 :: 		
0x0246	0xF2010418  ADDW	R4, R1, #24
0x024A	0x6824    LDR	R4, [R4, #0]
0x024C	0x0424    LSLS	R4, R4, #16
0x024E	0xEA400404  ORR	R4, R0, R4, LSL #0
0x0252	0x4620    MOV	R0, R4
; temp end address is: 0 (R0)
;__Lib_I2C_123.c, 213 :: 		
0x0254	0x2B01    CMP	R3, #1
0x0256	0xD105    BNE	L_I2Cx_Read23
;__Lib_I2C_123.c, 214 :: 		
0x0258	0x2501    MOVS	R5, #1
0x025A	0x680C    LDR	R4, [R1, #0]
0x025C	0xF3652449  BFI	R4, R5, #9, #1
0x0260	0x600C    STR	R4, [R1, #0]
0x0262	0xE004    B	L_I2Cx_Read24
L_I2Cx_Read23:
;__Lib_I2C_123.c, 216 :: 		
0x0264	0x2501    MOVS	R5, #1
0x0266	0x680C    LDR	R4, [R1, #0]
0x0268	0xF3652408  BFI	R4, R5, #8, #1
0x026C	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_123.c, 217 :: 		
L_I2Cx_Read24:
;__Lib_I2C_123.c, 218 :: 		
0x026E	0x4690    MOV	R8, R2
; END_mode end address is: 12 (R3)
; buf end address is: 24 (R6)
; I2C_BASE end address is: 4 (R1)
0x0270	0x461F    MOV	R7, R3
0x0272	0x4634    MOV	R4, R6
0x0274	0x460E    MOV	R6, R1
L_I2Cx_Read25:
; i end address is: 8 (R2)
; I2C_BASE start address is: 24 (R6)
; buf start address is: 16 (R4)
; END_mode start address is: 28 (R7)
; i start address is: 32 (R8)
0x0276	0x4981    LDR	R1, [PC, #516]
0x0278	0x4630    MOV	R0, R6
0x027A	0xF7FFFFAD  BL	_ChekXForEvent+0
0x027E	0xB900    CBNZ	R0, L_I2Cx_Read26
;__Lib_I2C_123.c, 219 :: 		
0x0280	0xE7F9    B	L_I2Cx_Read25
L_I2Cx_Read26:
;__Lib_I2C_123.c, 220 :: 		
0x0282	0xEB040508  ADD	R5, R4, R8, LSL #0
; buf end address is: 16 (R4)
; i end address is: 32 (R8)
0x0286	0xF2060410  ADDW	R4, R6, #16
0x028A	0x6824    LDR	R4, [R4, #0]
0x028C	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_123.c, 221 :: 		
0x028E	0x2F01    CMP	R7, #1
0x0290	0xD107    BNE	L_I2Cx_Read27
; I2C_BASE end address is: 24 (R6)
; END_mode end address is: 28 (R7)
0x0292	0x4630    MOV	R0, R6
;__Lib_I2C_123.c, 222 :: 		
L_I2Cx_Read28:
; I2C_BASE start address is: 0 (R0)
0x0294	0x6805    LDR	R5, [R0, #0]
0x0296	0xF3C52440  UBFX	R4, R5, #9, #1
0x029A	0x2C00    CMP	R4, #0
0x029C	0xD100    BNE	L_I2Cx_Read29
;__Lib_I2C_123.c, 223 :: 		
; I2C_BASE end address is: 0 (R0)
0x029E	0xE7F9    B	L_I2Cx_Read28
L_I2Cx_Read29:
;__Lib_I2C_123.c, 224 :: 		
0x02A0	0xE006    B	L_I2Cx_Read30
L_I2Cx_Read27:
;__Lib_I2C_123.c, 226 :: 		
; I2C_BASE start address is: 24 (R6)
0x02A2	0x4630    MOV	R0, R6
L_I2Cx_Read31:
; I2C_BASE end address is: 24 (R6)
; I2C_BASE start address is: 0 (R0)
0x02A4	0x6805    LDR	R5, [R0, #0]
0x02A6	0xF3C52400  UBFX	R4, R5, #8, #1
0x02AA	0x2C00    CMP	R4, #0
0x02AC	0xD100    BNE	L_I2Cx_Read32
;__Lib_I2C_123.c, 227 :: 		
; I2C_BASE end address is: 0 (R0)
0x02AE	0xE7F9    B	L_I2Cx_Read31
L_I2Cx_Read32:
;__Lib_I2C_123.c, 228 :: 		
L_I2Cx_Read30:
;__Lib_I2C_123.c, 229 :: 		
0x02B0	0xE0DF    B	L_I2Cx_Read19
;__Lib_I2C_123.c, 231 :: 		
L_I2Cx_Read33:
;__Lib_I2C_123.c, 232 :: 		
; i start address is: 32 (R8)
; I2C_BASE start address is: 4 (R1)
; buf start address is: 8 (R2)
; END_mode start address is: 24 (R6)
; slave_address start address is: 12 (R3)
0x02B2	0x2501    MOVS	R5, #1
0x02B4	0x680C    LDR	R4, [R1, #0]
0x02B6	0xF365248A  BFI	R4, R5, #10, #1
0x02BA	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_123.c, 233 :: 		
0x02BC	0x2501    MOVS	R5, #1
0x02BE	0x680C    LDR	R4, [R1, #0]
0x02C0	0xF36524CB  BFI	R4, R5, #11, #1
0x02C4	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_123.c, 234 :: 		
0x02C6	0xF2010510  ADDW	R5, R1, #16
0x02CA	0x005C    LSLS	R4, R3, #1
0x02CC	0xB2A4    UXTH	R4, R4
; slave_address end address is: 12 (R3)
0x02CE	0xF0440401  ORR	R4, R4, #1
0x02D2	0xB2A4    UXTH	R4, R4
0x02D4	0x602C    STR	R4, [R5, #0]
; END_mode end address is: 24 (R6)
; buf end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
; i end address is: 32 (R8)
0x02D6	0x4643    MOV	R3, R8
;__Lib_I2C_123.c, 235 :: 		
L_I2Cx_Read34:
; i start address is: 12 (R3)
; END_mode start address is: 24 (R6)
; buf start address is: 8 (R2)
; I2C_BASE start address is: 4 (R1)
0x02D8	0xF2010414  ADDW	R4, R1, #20
0x02DC	0x6825    LDR	R5, [R4, #0]
0x02DE	0xF3C50440  UBFX	R4, R5, #1, #1
0x02E2	0xB904    CBNZ	R4, L_I2Cx_Read35
;__Lib_I2C_123.c, 236 :: 		
0x02E4	0xE7F8    B	L_I2Cx_Read34
L_I2Cx_Read35:
;__Lib_I2C_123.c, 237 :: 		
0x02E6	0xF2010414  ADDW	R4, R1, #20
0x02EA	0x6820    LDR	R0, [R4, #0]
; temp start address is: 0 (R0)
;__Lib_I2C_123.c, 238 :: 		
0x02EC	0xBF00    NOP
;__Lib_I2C_123.c, 239 :: 		
0x02EE	0xF2010418  ADDW	R4, R1, #24
0x02F2	0x6824    LDR	R4, [R4, #0]
0x02F4	0x0424    LSLS	R4, R4, #16
0x02F6	0x4320    ORRS	R0, R4
; temp end address is: 0 (R0)
;__Lib_I2C_123.c, 240 :: 		
0x02F8	0x2500    MOVS	R5, #0
0x02FA	0x680C    LDR	R4, [R1, #0]
0x02FC	0xF365248A  BFI	R4, R5, #10, #1
0x0300	0x600C    STR	R4, [R1, #0]
; i end address is: 12 (R3)
; END_mode end address is: 24 (R6)
; buf end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
0x0302	0x9601    STR	R6, [SP, #4]
0x0304	0x461E    MOV	R6, R3
0x0306	0x9B01    LDR	R3, [SP, #4]
;__Lib_I2C_123.c, 241 :: 		
L_I2Cx_Read36:
; I2C_BASE start address is: 4 (R1)
; buf start address is: 8 (R2)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
0x0308	0xF2010414  ADDW	R4, R1, #20
0x030C	0x6825    LDR	R5, [R4, #0]
0x030E	0xF3C50480  UBFX	R4, R5, #2, #1
0x0312	0xB904    CBNZ	R4, L_I2Cx_Read37
;__Lib_I2C_123.c, 242 :: 		
0x0314	0xE7F8    B	L_I2Cx_Read36
L_I2Cx_Read37:
;__Lib_I2C_123.c, 243 :: 		
0x0316	0x2B01    CMP	R3, #1
0x0318	0xD105    BNE	L_I2Cx_Read38
;__Lib_I2C_123.c, 244 :: 		
0x031A	0x2501    MOVS	R5, #1
0x031C	0x680C    LDR	R4, [R1, #0]
0x031E	0xF3652449  BFI	R4, R5, #9, #1
0x0322	0x600C    STR	R4, [R1, #0]
0x0324	0xE004    B	L_I2Cx_Read39
L_I2Cx_Read38:
;__Lib_I2C_123.c, 246 :: 		
0x0326	0x2501    MOVS	R5, #1
0x0328	0x680C    LDR	R4, [R1, #0]
0x032A	0xF3652408  BFI	R4, R5, #8, #1
0x032E	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_123.c, 247 :: 		
L_I2Cx_Read39:
;__Lib_I2C_123.c, 248 :: 		
0x0330	0x1995    ADDS	R5, R2, R6
0x0332	0xF2010410  ADDW	R4, R1, #16
0x0336	0x6824    LDR	R4, [R4, #0]
0x0338	0x702C    STRB	R4, [R5, #0]
0x033A	0x1C74    ADDS	R4, R6, #1
; i end address is: 24 (R6)
;__Lib_I2C_123.c, 249 :: 		
0x033C	0x1915    ADDS	R5, R2, R4
; buf end address is: 8 (R2)
0x033E	0xF2010410  ADDW	R4, R1, #16
0x0342	0x6824    LDR	R4, [R4, #0]
0x0344	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_123.c, 250 :: 		
0x0346	0x2B01    CMP	R3, #1
0x0348	0xD106    BNE	L_I2Cx_Read40
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_123.c, 251 :: 		
L_I2Cx_Read41:
; I2C_BASE start address is: 4 (R1)
0x034A	0x680D    LDR	R5, [R1, #0]
0x034C	0xF3C52440  UBFX	R4, R5, #9, #1
0x0350	0xB904    CBNZ	R4, L_I2Cx_Read42
;__Lib_I2C_123.c, 252 :: 		
0x0352	0xE7FA    B	L_I2Cx_Read41
L_I2Cx_Read42:
;__Lib_I2C_123.c, 253 :: 		
0x0354	0x4608    MOV	R0, R1
0x0356	0xE005    B	L_I2Cx_Read43
L_I2Cx_Read40:
;__Lib_I2C_123.c, 255 :: 		
L_I2Cx_Read44:
; I2C_BASE end address is: 4 (R1)
; I2C_BASE start address is: 4 (R1)
0x0358	0x680D    LDR	R5, [R1, #0]
0x035A	0xF3C52400  UBFX	R4, R5, #8, #1
0x035E	0xB904    CBNZ	R4, L_I2Cx_Read45
;__Lib_I2C_123.c, 256 :: 		
0x0360	0xE7FA    B	L_I2Cx_Read44
L_I2Cx_Read45:
;__Lib_I2C_123.c, 257 :: 		
0x0362	0x4608    MOV	R0, R1
L_I2Cx_Read43:
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_123.c, 259 :: 		
; I2C_BASE start address is: 0 (R0)
0x0364	0x2500    MOVS	R5, #0
0x0366	0x6804    LDR	R4, [R0, #0]
0x0368	0xF36524CB  BFI	R4, R5, #11, #1
0x036C	0x6004    STR	R4, [R0, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_123.c, 261 :: 		
0x036E	0xE080    B	L_I2Cx_Read19
;__Lib_I2C_123.c, 263 :: 		
L_I2Cx_Read46:
;__Lib_I2C_123.c, 264 :: 		
; I2C_BASE start address is: 4 (R1)
; buf start address is: 8 (R2)
; END_mode start address is: 24 (R6)
; count start address is: 28 (R7)
; slave_address start address is: 12 (R3)
0x0370	0x2501    MOVS	R5, #1
0x0372	0x680C    LDR	R4, [R1, #0]
0x0374	0xF365248A  BFI	R4, R5, #10, #1
0x0378	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_123.c, 265 :: 		
0x037A	0xF2010510  ADDW	R5, R1, #16
0x037E	0x005C    LSLS	R4, R3, #1
0x0380	0xB2A4    UXTH	R4, R4
; slave_address end address is: 12 (R3)
0x0382	0xF0440401  ORR	R4, R4, #1
0x0386	0xB2A4    UXTH	R4, R4
0x0388	0x602C    STR	R4, [R5, #0]
; count end address is: 28 (R7)
; END_mode end address is: 24 (R6)
; buf end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
0x038A	0x460D    MOV	R5, R1
0x038C	0x4614    MOV	R4, R2
0x038E	0x46B9    MOV	R9, R7
0x0390	0x46B0    MOV	R8, R6
;__Lib_I2C_123.c, 266 :: 		
L_I2Cx_Read47:
; END_mode start address is: 32 (R8)
; count start address is: 36 (R9)
; buf start address is: 16 (R4)
; I2C_BASE start address is: 20 (R5)
0x0392	0x493B    LDR	R1, [PC, #236]
0x0394	0x4628    MOV	R0, R5
0x0396	0xF7FFFF1F  BL	_ChekXForEvent+0
0x039A	0xB900    CBNZ	R0, L_I2Cx_Read48
;__Lib_I2C_123.c, 267 :: 		
0x039C	0xE7F9    B	L_I2Cx_Read47
L_I2Cx_Read48:
;__Lib_I2C_123.c, 268 :: 		
; i start address is: 4 (R1)
0x039E	0x2100    MOVS	R1, #0
; END_mode end address is: 32 (R8)
; count end address is: 36 (R9)
; i end address is: 4 (R1)
; I2C_BASE end address is: 20 (R5)
; buf end address is: 16 (R4)
0x03A0	0x4623    MOV	R3, R4
0x03A2	0x462A    MOV	R2, R5
;__Lib_I2C_123.c, 269 :: 		
L_I2Cx_Read49:
; i start address is: 4 (R1)
; I2C_BASE start address is: 8 (R2)
; buf start address is: 12 (R3)
; count start address is: 36 (R9)
; END_mode start address is: 32 (R8)
0x03A4	0xF1A90403  SUB	R4, R9, #3
0x03A8	0x42A1    CMP	R1, R4
0x03AA	0xD214    BCS	L_I2Cx_Read50
; buf end address is: 12 (R3)
; END_mode end address is: 32 (R8)
; count end address is: 36 (R9)
; i end address is: 4 (R1)
; I2C_BASE end address is: 8 (R2)
0x03AC	0x468A    MOV	R10, R1
0x03AE	0x4617    MOV	R7, R2
0x03B0	0x461E    MOV	R6, R3
;__Lib_I2C_123.c, 270 :: 		
L_I2Cx_Read51:
; END_mode start address is: 32 (R8)
; count start address is: 36 (R9)
; buf start address is: 24 (R6)
; I2C_BASE start address is: 28 (R7)
; i start address is: 40 (R10)
0x03B2	0x4932    LDR	R1, [PC, #200]
0x03B4	0x4638    MOV	R0, R7
0x03B6	0xF7FFFF0F  BL	_ChekXForEvent+0
0x03BA	0xB900    CBNZ	R0, L_I2Cx_Read52
;__Lib_I2C_123.c, 271 :: 		
0x03BC	0xE7F9    B	L_I2Cx_Read51
L_I2Cx_Read52:
;__Lib_I2C_123.c, 272 :: 		
0x03BE	0xEB06050A  ADD	R5, R6, R10, LSL #0
0x03C2	0xF2070410  ADDW	R4, R7, #16
0x03C6	0x6824    LDR	R4, [R4, #0]
0x03C8	0x702C    STRB	R4, [R5, #0]
0x03CA	0xF10A0401  ADD	R4, R10, #1
; i end address is: 40 (R10)
; i start address is: 4 (R1)
0x03CE	0x4621    MOV	R1, R4
;__Lib_I2C_123.c, 273 :: 		
; count end address is: 36 (R9)
; I2C_BASE end address is: 28 (R7)
; buf end address is: 24 (R6)
0x03D0	0x4633    MOV	R3, R6
0x03D2	0x463A    MOV	R2, R7
0x03D4	0xE7E6    B	L_I2Cx_Read49
L_I2Cx_Read50:
;__Lib_I2C_123.c, 274 :: 		
; I2C_BASE start address is: 8 (R2)
; buf start address is: 12 (R3)
0x03D6	0x9301    STR	R3, [SP, #4]
; END_mode end address is: 32 (R8)
; i end address is: 4 (R1)
; I2C_BASE end address is: 8 (R2)
0x03D8	0x460B    MOV	R3, R1
0x03DA	0x4616    MOV	R6, R2
0x03DC	0x4642    MOV	R2, R8
0x03DE	0x9901    LDR	R1, [SP, #4]
L_I2Cx_Read53:
; buf end address is: 12 (R3)
; END_mode start address is: 8 (R2)
; buf start address is: 4 (R1)
; I2C_BASE start address is: 24 (R6)
; i start address is: 12 (R3)
0x03E0	0xF2060414  ADDW	R4, R6, #20
0x03E4	0x6825    LDR	R5, [R4, #0]
0x03E6	0xF3C50480  UBFX	R4, R5, #2, #1
0x03EA	0xB904    CBNZ	R4, L_I2Cx_Read54
;__Lib_I2C_123.c, 275 :: 		
0x03EC	0xE7F8    B	L_I2Cx_Read53
L_I2Cx_Read54:
;__Lib_I2C_123.c, 276 :: 		
0x03EE	0x2500    MOVS	R5, #0
0x03F0	0x6834    LDR	R4, [R6, #0]
0x03F2	0xF365248A  BFI	R4, R5, #10, #1
0x03F6	0x6034    STR	R4, [R6, #0]
;__Lib_I2C_123.c, 277 :: 		
0x03F8	0x18CD    ADDS	R5, R1, R3
0x03FA	0xF2060410  ADDW	R4, R6, #16
0x03FE	0x6824    LDR	R4, [R4, #0]
0x0400	0x702C    STRB	R4, [R5, #0]
0x0402	0x1C58    ADDS	R0, R3, #1
; i end address is: 12 (R3)
; i start address is: 0 (R0)
; END_mode end address is: 8 (R2)
; i end address is: 0 (R0)
; buf end address is: 4 (R1)
; I2C_BASE end address is: 24 (R6)
0x0404	0x4613    MOV	R3, R2
0x0406	0x4602    MOV	R2, R0
;__Lib_I2C_123.c, 278 :: 		
L_I2Cx_Read55:
; i start address is: 8 (R2)
; I2C_BASE start address is: 24 (R6)
; buf start address is: 4 (R1)
; END_mode start address is: 12 (R3)
0x0408	0xF2060414  ADDW	R4, R6, #20
0x040C	0x6825    LDR	R5, [R4, #0]
0x040E	0xF3C50480  UBFX	R4, R5, #2, #1
0x0412	0xB904    CBNZ	R4, L_I2Cx_Read56
;__Lib_I2C_123.c, 279 :: 		
0x0414	0xE7F8    B	L_I2Cx_Read55
L_I2Cx_Read56:
;__Lib_I2C_123.c, 280 :: 		
0x0416	0x2B01    CMP	R3, #1
0x0418	0xD107    BNE	L_I2Cx_Read57
; END_mode end address is: 12 (R3)
;__Lib_I2C_123.c, 281 :: 		
0x041A	0x2501    MOVS	R5, #1
0x041C	0x6834    LDR	R4, [R6, #0]
0x041E	0xF3652449  BFI	R4, R5, #9, #1
0x0422	0x6034    STR	R4, [R6, #0]
0x0424	0x4610    MOV	R0, R2
0x0426	0x4632    MOV	R2, R6
0x0428	0xE010    B	L_I2Cx_Read58
L_I2Cx_Read57:
;__Lib_I2C_123.c, 283 :: 		
0x042A	0x2501    MOVS	R5, #1
0x042C	0x6834    LDR	R4, [R6, #0]
0x042E	0xF3652408  BFI	R4, R5, #8, #1
0x0432	0x6034    STR	R4, [R6, #0]
; buf end address is: 4 (R1)
; i end address is: 8 (R2)
; I2C_BASE end address is: 24 (R6)
0x0434	0x4635    MOV	R5, R6
0x0436	0x4616    MOV	R6, R2
0x0438	0x460C    MOV	R4, R1
;__Lib_I2C_123.c, 284 :: 		
L_I2Cx_Read59:
; buf start address is: 16 (R4)
; I2C_BASE start address is: 20 (R5)
; i start address is: 24 (R6)
0x043A	0x4912    LDR	R1, [PC, #72]
0x043C	0x4628    MOV	R0, R5
0x043E	0xF7FFFECB  BL	_ChekXForEvent+0
0x0442	0xB900    CBNZ	R0, L_I2Cx_Read60
;__Lib_I2C_123.c, 285 :: 		
0x0444	0xE7F9    B	L_I2Cx_Read59
L_I2Cx_Read60:
;__Lib_I2C_123.c, 286 :: 		
0x0446	0x4621    MOV	R1, R4
; i end address is: 24 (R6)
; buf end address is: 16 (R4)
0x0448	0x462A    MOV	R2, R5
0x044A	0x4630    MOV	R0, R6
L_I2Cx_Read58:
; I2C_BASE end address is: 20 (R5)
;__Lib_I2C_123.c, 287 :: 		
; i start address is: 0 (R0)
; I2C_BASE start address is: 8 (R2)
; buf start address is: 4 (R1)
0x044C	0x180D    ADDS	R5, R1, R0
0x044E	0xF2020410  ADDW	R4, R2, #16
0x0452	0x6824    LDR	R4, [R4, #0]
0x0454	0x702C    STRB	R4, [R5, #0]
0x0456	0x1C44    ADDS	R4, R0, #1
; i end address is: 0 (R0)
;__Lib_I2C_123.c, 288 :: 		
0x0458	0x190D    ADDS	R5, R1, R4
; buf end address is: 4 (R1)
0x045A	0xF2020410  ADDW	R4, R2, #16
; I2C_BASE end address is: 8 (R2)
0x045E	0x6824    LDR	R4, [R4, #0]
0x0460	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_123.c, 289 :: 		
0x0462	0xE006    B	L_I2Cx_Read19
;__Lib_I2C_123.c, 291 :: 		
L_I2Cx_Read18:
; i start address is: 32 (R8)
; I2C_BASE start address is: 4 (R1)
; buf start address is: 8 (R2)
; END_mode start address is: 24 (R6)
; count start address is: 28 (R7)
; slave_address start address is: 12 (R3)
0x0464	0x2F01    CMP	R7, #1
0x0466	0xF43FAED3  BEQ	L_I2Cx_Read20
0x046A	0x2F02    CMP	R7, #2
0x046C	0xF43FAF21  BEQ	L_I2Cx_Read33
; i end address is: 32 (R8)
0x0470	0xE77E    B	L_I2Cx_Read46
; slave_address end address is: 12 (R3)
; count end address is: 28 (R7)
; END_mode end address is: 24 (R6)
; buf end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
L_I2Cx_Read19:
;__Lib_I2C_123.c, 292 :: 		
L_end_I2Cx_Read:
0x0472	0xF8DDE000  LDR	LR, [SP, #0]
0x0476	0xB002    ADD	SP, SP, #8
0x0478	0x4770    BX	LR
0x047A	0xBF00    NOP
0x047C	0x00400003  	#196672
0x0480	0x00020003  	#196610
0x0484	0x00010003  	#196609
; end of _I2Cx_Read
_UART4_Write_Text:
;__Lib_UART_123_45_6.c, 90 :: 		
; uart_text start address is: 0 (R0)
0x2A00	0xB081    SUB	SP, SP, #4
0x2A02	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 0 (R0)
; uart_text start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 91 :: 		
0x2A06	0x4601    MOV	R1, R0
; uart_text end address is: 0 (R0)
0x2A08	0x4803    LDR	R0, [PC, #12]
0x2A0A	0xF7FFFCC3  BL	__Lib_UART_123_45_6_UARTx_Write_Text+0
;__Lib_UART_123_45_6.c, 92 :: 		
L_end_UART4_Write_Text:
0x2A0E	0xF8DDE000  LDR	LR, [SP, #0]
0x2A12	0xB001    ADD	SP, SP, #4
0x2A14	0x4770    BX	LR
0x2A16	0xBF00    NOP
0x2A18	0x4C004000  	UART4_SR+0
; end of _UART4_Write_Text
__Lib_UART_123_45_6_UARTx_Write_Text:
;__Lib_UART_123_45_6.c, 67 :: 		
; uart_text start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x2394	0xB081    SUB	SP, SP, #4
0x2396	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; uart_text start address is: 4 (R1)
;__Lib_UART_123_45_6.c, 68 :: 		
; counter start address is: 24 (R6)
0x239A	0x2600    MOVS	R6, #0
;__Lib_UART_123_45_6.c, 70 :: 		
0x239C	0x780A    LDRB	R2, [R1, #0]
; data_ start address is: 12 (R3)
0x239E	0xB2D3    UXTB	R3, R2
; UART_Base end address is: 0 (R0)
; uart_text end address is: 4 (R1)
; data_ end address is: 12 (R3)
; counter end address is: 24 (R6)
0x23A0	0x4605    MOV	R5, R0
0x23A2	0xB2D8    UXTB	R0, R3
0x23A4	0x460C    MOV	R4, R1
;__Lib_UART_123_45_6.c, 71 :: 		
L___Lib_UART_123_45_6_UARTx_Write_Text2:
; data_ start address is: 0 (R0)
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
; counter start address is: 24 (R6)
; uart_text start address is: 16 (R4)
; uart_text end address is: 16 (R4)
; UART_Base start address is: 20 (R5)
; UART_Base end address is: 20 (R5)
0x23A6	0xB150    CBZ	R0, L___Lib_UART_123_45_6_UARTx_Write_Text3
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
;__Lib_UART_123_45_6.c, 72 :: 		
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
0x23A8	0xB2C1    UXTB	R1, R0
; data_ end address is: 0 (R0)
0x23AA	0x4628    MOV	R0, R5
0x23AC	0xF7FEFB10  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 73 :: 		
0x23B0	0x1C72    ADDS	R2, R6, #1
0x23B2	0xB2D2    UXTB	R2, R2
0x23B4	0xB2D6    UXTB	R6, R2
;__Lib_UART_123_45_6.c, 74 :: 		
0x23B6	0x18A2    ADDS	R2, R4, R2
0x23B8	0x7812    LDRB	R2, [R2, #0]
; data_ start address is: 0 (R0)
0x23BA	0xB2D0    UXTB	R0, R2
;__Lib_UART_123_45_6.c, 75 :: 		
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
; counter end address is: 24 (R6)
; data_ end address is: 0 (R0)
0x23BC	0xE7F3    B	L___Lib_UART_123_45_6_UARTx_Write_Text2
L___Lib_UART_123_45_6_UARTx_Write_Text3:
;__Lib_UART_123_45_6.c, 76 :: 		
L_end_UARTx_Write_Text:
0x23BE	0xF8DDE000  LDR	LR, [SP, #0]
0x23C2	0xB001    ADD	SP, SP, #4
0x23C4	0x4770    BX	LR
; end of __Lib_UART_123_45_6_UARTx_Write_Text
__Lib_UART_123_45_6_UARTx_Write:
;__Lib_UART_123_45_6.c, 35 :: 		
; _data start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x09D0	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; _data start address is: 4 (R1)
0x09D2	0xF8AD1000  STRH	R1, [SP, #0]
; UART_Base end address is: 0 (R0)
; _data end address is: 4 (R1)
0x09D6	0x4601    MOV	R1, R0
0x09D8	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_123_45_6.c, 36 :: 		
L___Lib_UART_123_45_6_UARTx_Write0:
; _data start address is: 0 (R0)
; UART_Base start address is: 4 (R1)
0x09DC	0x680B    LDR	R3, [R1, #0]
0x09DE	0xF3C312C0  UBFX	R2, R3, #7, #1
0x09E2	0xB902    CBNZ	R2, L___Lib_UART_123_45_6_UARTx_Write1
;__Lib_UART_123_45_6.c, 37 :: 		
0x09E4	0xE7FA    B	L___Lib_UART_123_45_6_UARTx_Write0
L___Lib_UART_123_45_6_UARTx_Write1:
;__Lib_UART_123_45_6.c, 38 :: 		
0x09E6	0x1D0A    ADDS	R2, R1, #4
; UART_Base end address is: 4 (R1)
0x09E8	0x6010    STR	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_123_45_6.c, 39 :: 		
L_end_UARTx_Write:
0x09EA	0xB001    ADD	SP, SP, #4
0x09EC	0x4770    BX	LR
; end of __Lib_UART_123_45_6_UARTx_Write
_selfTestMPU6050:
;clicker_2_STM32.c, 167 :: 		int selfTestMPU6050() {
0x35A0	0xB082    SUB	SP, SP, #8
0x35A2	0xF8CDE000  STR	LR, [SP, #0]
;clicker_2_STM32.c, 174 :: 		writeByte(ACCEL_CONFIG, 0xF0);
0x35A6	0x21F0    MOVS	R1, #240
0x35A8	0x201C    MOVS	R0, #28
0x35AA	0xF7FFFB7F  BL	_writeByte+0
;clicker_2_STM32.c, 175 :: 		writeByte(GYRO_CONFIG, 0xE0);
0x35AE	0x21E0    MOVS	R1, #224
0x35B0	0x201B    MOVS	R0, #27
0x35B2	0xF7FFFB7B  BL	_writeByte+0
;clicker_2_STM32.c, 176 :: 		Delay_ms(250);
0x35B6	0xF249677E  MOVW	R7, #38526
0x35BA	0xF2C00798  MOVT	R7, #152
0x35BE	0xBF00    NOP
0x35C0	0xBF00    NOP
L_selfTestMPU605015:
0x35C2	0x1E7F    SUBS	R7, R7, #1
0x35C4	0xD1FD    BNE	L_selfTestMPU605015
0x35C6	0xBF00    NOP
0x35C8	0xBF00    NOP
0x35CA	0xBF00    NOP
;clicker_2_STM32.c, 179 :: 		rdx = readByte(SELF_TEST_X);
0x35CC	0x200D    MOVS	R0, #13
0x35CE	0xF7FFFA25  BL	_readByte+0
; rdx start address is: 48 (R12)
0x35D2	0xFA5FFC80  UXTB	R12, R0
;clicker_2_STM32.c, 180 :: 		rdy = readByte(SELF_TEST_Y);
0x35D6	0x200E    MOVS	R0, #14
0x35D8	0xF7FFFA20  BL	_readByte+0
; rdy start address is: 44 (R11)
0x35DC	0xFA5FFB80  UXTB	R11, R0
;clicker_2_STM32.c, 181 :: 		rdz = readByte(SELF_TEST_Z);
0x35E0	0x200F    MOVS	R0, #15
0x35E2	0xF7FFFA1B  BL	_readByte+0
; rdz start address is: 16 (R4)
0x35E6	0xB2C4    UXTB	R4, R0
;clicker_2_STM32.c, 182 :: 		rda = readByte(SELF_TEST_A);
0x35E8	0xF88D4004  STRB	R4, [SP, #4]
0x35EC	0x2010    MOVS	R0, #16
0x35EE	0xF7FFFA15  BL	_readByte+0
0x35F2	0xF89D4004  LDRB	R4, [SP, #4]
;clicker_2_STM32.c, 185 :: 		stax = ((rdx >> 3) & 0x1C) | ((rda >> 4) & 0x03);
0x35F6	0xEA4F01DC  LSR	R1, R12, #3
0x35FA	0xB2C9    UXTB	R1, R1
0x35FC	0xF001021C  AND	R2, R1, #28
0x3600	0xB2D2    UXTB	R2, R2
0x3602	0x0901    LSRS	R1, R0, #4
0x3604	0xB2C9    UXTB	R1, R1
0x3606	0xF0010103  AND	R1, R1, #3
0x360A	0xB2C9    UXTB	R1, R1
0x360C	0xEA420301  ORR	R3, R2, R1, LSL #0
0x3610	0xB2DB    UXTB	R3, R3
; stax start address is: 24 (R6)
0x3612	0xB2DE    UXTB	R6, R3
;clicker_2_STM32.c, 186 :: 		stay = ((rdy >> 3) & 0x1C) | ((rda >> 2) & 0x03);
0x3614	0xEA4F01DB  LSR	R1, R11, #3
0x3618	0xB2C9    UXTB	R1, R1
0x361A	0xF001021C  AND	R2, R1, #28
0x361E	0xB2D2    UXTB	R2, R2
0x3620	0x0881    LSRS	R1, R0, #2
0x3622	0xB2C9    UXTB	R1, R1
0x3624	0xF0010103  AND	R1, R1, #3
0x3628	0xB2C9    UXTB	R1, R1
0x362A	0xEA420101  ORR	R1, R2, R1, LSL #0
; stay start address is: 28 (R7)
0x362E	0xB2CF    UXTB	R7, R1
;clicker_2_STM32.c, 187 :: 		staz = ((rdz >> 3) & 0x1C) | ((rda >> 0) & 0x03);
0x3630	0x08E1    LSRS	R1, R4, #3
0x3632	0xB2C9    UXTB	R1, R1
; rdz end address is: 16 (R4)
0x3634	0xF001011C  AND	R1, R1, #28
0x3638	0xB2C9    UXTB	R1, R1
0x363A	0xF0000003  AND	R0, R0, #3
0x363E	0xB2C0    UXTB	R0, R0
0x3640	0xEA410000  ORR	R0, R1, R0, LSL #0
; staz start address is: 32 (R8)
0x3644	0xFA5FF880  UXTB	R8, R0
;clicker_2_STM32.c, 190 :: 		stgx = rdx & 0x1F;
0x3648	0xF00C001F  AND	R0, R12, #31
; rdx end address is: 48 (R12)
; stgx start address is: 36 (R9)
0x364C	0xFA5FF980  UXTB	R9, R0
;clicker_2_STM32.c, 191 :: 		stgy = rdy & 0x1F;
0x3650	0xF00B001F  AND	R0, R11, #31
; rdy end address is: 44 (R11)
; stgy start address is: 40 (R10)
0x3654	0xFA5FFA80  UXTB	R10, R0
;clicker_2_STM32.c, 192 :: 		stgz = rdy & 0x1F;
; stgz start address is: 44 (R11)
0x3658	0xFA5FFB80  UXTB	R11, R0
;clicker_2_STM32.c, 195 :: 		ftax = (4096.0*0.34)*(pow((0.92/0.34), (((float)stax - 1.0)/30.0)));
0x365C	0xEE003A90  VMOV	S1, R3
0x3660	0xEEF80A60  VCVT.F32.U32	S1, S1
0x3664	0xEEB70A00  VMOV.F32	S0, #1
0x3668	0xEE700AC0  VSUB.F32	S1, S1, S0
0x366C	0xEEB30A0E  VMOV.F32	S0, #30
0x3670	0xEE800A80  VDIV.F32	S0, S1, S0
0x3674	0x489C    LDR	R0, [PC, #624]
0x3676	0xEEF00A40  VMOV.F32	S1, S0
0x367A	0xEE000A10  VMOV	S0, R0
0x367E	0xF7FFFB39  BL	_pow+0
0x3682	0x489A    LDR	R0, [PC, #616]
0x3684	0xEE000A90  VMOV	S1, R0
0x3688	0xEE200A80  VMUL.F32	S0, S1, S0
; ftax start address is: 28 (S7)
0x368C	0xEEF03A40  VMOV.F32	S7, S0
;clicker_2_STM32.c, 196 :: 		ftay = (4096.0*0.34)*(pow((0.92/0.34), (((float)stay - 1.0)/30.0)));
0x3690	0xEE007A90  VMOV	S1, R7
0x3694	0xEEF80A60  VCVT.F32.U32	S1, S1
0x3698	0xEEB70A00  VMOV.F32	S0, #1
0x369C	0xEE700AC0  VSUB.F32	S1, S1, S0
0x36A0	0xEEB30A0E  VMOV.F32	S0, #30
0x36A4	0xEE800A80  VDIV.F32	S0, S1, S0
0x36A8	0x488F    LDR	R0, [PC, #572]
0x36AA	0xEEF00A40  VMOV.F32	S1, S0
0x36AE	0xEE000A10  VMOV	S0, R0
0x36B2	0xF7FFFB1F  BL	_pow+0
0x36B6	0x488D    LDR	R0, [PC, #564]
0x36B8	0xEE000A90  VMOV	S1, R0
0x36BC	0xEE200A80  VMUL.F32	S0, S1, S0
; ftay start address is: 24 (S6)
0x36C0	0xEEB03A40  VMOV.F32	S6, S0
;clicker_2_STM32.c, 197 :: 		ftaz = (4096.0*0.34)*(pow((0.92/0.34), (((float)staz - 1.0)/30.0)));
0x36C4	0xEE008A90  VMOV	S1, R8
0x36C8	0xEEF80A60  VCVT.F32.U32	S1, S1
0x36CC	0xEEB70A00  VMOV.F32	S0, #1
0x36D0	0xEE700AC0  VSUB.F32	S1, S1, S0
0x36D4	0xEEB30A0E  VMOV.F32	S0, #30
0x36D8	0xEE800A80  VDIV.F32	S0, S1, S0
0x36DC	0x4882    LDR	R0, [PC, #520]
0x36DE	0xEEF00A40  VMOV.F32	S1, S0
0x36E2	0xEE000A10  VMOV	S0, R0
0x36E6	0xF7FFFB05  BL	_pow+0
0x36EA	0x4880    LDR	R0, [PC, #512]
0x36EC	0xEE000A90  VMOV	S1, R0
0x36F0	0xEE200A80  VMUL.F32	S0, S1, S0
; ftaz start address is: 40 (S10)
0x36F4	0xEEB05A40  VMOV.F32	S10, S0
;clicker_2_STM32.c, 200 :: 		ftgx =  ( 25.0*131.0)*(pow(1.046, ((float)stgx - 1.0)));
0x36F8	0xEE009A90  VMOV	S1, R9
0x36FC	0xEEF80A60  VCVT.F32.U32	S1, S1
0x3700	0xEEB70A00  VMOV.F32	S0, #1
0x3704	0xEE300AC0  VSUB.F32	S0, S1, S0
0x3708	0x4879    LDR	R0, [PC, #484]
0x370A	0xEEF00A40  VMOV.F32	S1, S0
0x370E	0xEE000A10  VMOV	S0, R0
0x3712	0xF7FFFAEF  BL	_pow+0
0x3716	0x4877    LDR	R0, [PC, #476]
0x3718	0xEE000A90  VMOV	S1, R0
0x371C	0xEE200A80  VMUL.F32	S0, S1, S0
; ftgx start address is: 36 (S9)
0x3720	0xEEF04A40  VMOV.F32	S9, S0
;clicker_2_STM32.c, 201 :: 		ftgy =  (-25.0*131.0)*(pow(1.046, ((float)stgy - 1.0)));
0x3724	0xEE00AA90  VMOV	S1, R10
0x3728	0xEEF80A60  VCVT.F32.U32	S1, S1
0x372C	0xEEB70A00  VMOV.F32	S0, #1
0x3730	0xEE300AC0  VSUB.F32	S0, S1, S0
0x3734	0x486E    LDR	R0, [PC, #440]
0x3736	0xEEF00A40  VMOV.F32	S1, S0
0x373A	0xEE000A10  VMOV	S0, R0
0x373E	0xF7FFFAD9  BL	_pow+0
0x3742	0x486D    LDR	R0, [PC, #436]
0x3744	0xEE000A90  VMOV	S1, R0
0x3748	0xEE200A80  VMUL.F32	S0, S1, S0
; ftgy start address is: 32 (S8)
0x374C	0xEEB04A40  VMOV.F32	S8, S0
;clicker_2_STM32.c, 202 :: 		ftgz =  ( 25.0*131.0)*(pow(1.046, ((float)stgz - 1.0)));
0x3750	0xEE00BA90  VMOV	S1, R11
0x3754	0xEEF80A60  VCVT.F32.U32	S1, S1
0x3758	0xEEB70A00  VMOV.F32	S0, #1
0x375C	0xEE300AC0  VSUB.F32	S0, S1, S0
0x3760	0x4863    LDR	R0, [PC, #396]
0x3762	0xEEF00A40  VMOV.F32	S1, S0
0x3766	0xEE000A10  VMOV	S0, R0
0x376A	0xF7FFFAC3  BL	_pow+0
0x376E	0x4861    LDR	R0, [PC, #388]
0x3770	0xEE000A90  VMOV	S1, R0
0x3774	0xEE201A80  VMUL.F32	S2, S1, S0
;clicker_2_STM32.c, 205 :: 		dpax = 100.0 + 100.0*((float)stax - ftax)/ftax;
0x3778	0xEE006A10  VMOV	S0, R6
0x377C	0xEEB80A40  VCVT.F32.U32	S0, S0
; stax end address is: 24 (R6)
0x3780	0xEE700A63  VSUB.F32	S1, S0, S7
0x3784	0x485D    LDR	R0, [PC, #372]
0x3786	0xEE000A10  VMOV	S0, R0
0x378A	0xEE200A20  VMUL.F32	S0, S0, S1
0x378E	0xEEC00A23  VDIV.F32	S1, S0, S7
; ftax end address is: 28 (S7)
0x3792	0x485A    LDR	R0, [PC, #360]
0x3794	0xEE000A10  VMOV	S0, R0
0x3798	0xEE703A20  VADD.F32	S7, S0, S1
;clicker_2_STM32.c, 206 :: 		dpay = 100.0 + 100.0*((float)stay - ftay)/ftay;
0x379C	0xEE007A10  VMOV	S0, R7
0x37A0	0xEEB80A40  VCVT.F32.U32	S0, S0
; stay end address is: 28 (R7)
0x37A4	0xEE700A43  VSUB.F32	S1, S0, S6
0x37A8	0x4854    LDR	R0, [PC, #336]
0x37AA	0xEE000A10  VMOV	S0, R0
0x37AE	0xEE200A20  VMUL.F32	S0, S0, S1
0x37B2	0xEEC00A03  VDIV.F32	S1, S0, S6
; ftay end address is: 24 (S6)
0x37B6	0x4851    LDR	R0, [PC, #324]
0x37B8	0xEE000A10  VMOV	S0, R0
0x37BC	0xEE303A20  VADD.F32	S6, S0, S1
;clicker_2_STM32.c, 207 :: 		dpaz = 100.0 + 100.0*((float)staz - ftaz)/ftaz;
0x37C0	0xEE008A10  VMOV	S0, R8
0x37C4	0xEEB80A40  VCVT.F32.U32	S0, S0
; staz end address is: 32 (R8)
0x37C8	0xEE700A45  VSUB.F32	S1, S0, S10
0x37CC	0x484B    LDR	R0, [PC, #300]
0x37CE	0xEE000A10  VMOV	S0, R0
0x37D2	0xEE200A20  VMUL.F32	S0, S0, S1
0x37D6	0xEEC00A05  VDIV.F32	S1, S0, S10
; ftaz end address is: 40 (S10)
0x37DA	0x4848    LDR	R0, [PC, #288]
0x37DC	0xEE000A10  VMOV	S0, R0
0x37E0	0xEE702A20  VADD.F32	S5, S0, S1
;clicker_2_STM32.c, 208 :: 		dpgx = 100.0 + 100.0*((float)stgx - ftgx)/ftgx;
0x37E4	0xEE009A10  VMOV	S0, R9
0x37E8	0xEEB80A40  VCVT.F32.U32	S0, S0
; stgx end address is: 36 (R9)
0x37EC	0xEE700A64  VSUB.F32	S1, S0, S9
0x37F0	0x4842    LDR	R0, [PC, #264]
0x37F2	0xEE000A10  VMOV	S0, R0
0x37F6	0xEE200A20  VMUL.F32	S0, S0, S1
0x37FA	0xEEC00A24  VDIV.F32	S1, S0, S9
; ftgx end address is: 36 (S9)
0x37FE	0x483F    LDR	R0, [PC, #252]
0x3800	0xEE000A10  VMOV	S0, R0
0x3804	0xEE302A20  VADD.F32	S4, S0, S1
;clicker_2_STM32.c, 209 :: 		dpgy = 100.0 + 100.0*((float)stgy - ftgy)/ftgy;
0x3808	0xEE00AA10  VMOV	S0, R10
0x380C	0xEEB80A40  VCVT.F32.U32	S0, S0
; stgy end address is: 40 (R10)
0x3810	0xEE700A44  VSUB.F32	S1, S0, S8
0x3814	0x4839    LDR	R0, [PC, #228]
0x3816	0xEE000A10  VMOV	S0, R0
0x381A	0xEE200A20  VMUL.F32	S0, S0, S1
0x381E	0xEEC00A04  VDIV.F32	S1, S0, S8
; ftgy end address is: 32 (S8)
0x3822	0x4836    LDR	R0, [PC, #216]
0x3824	0xEE000A10  VMOV	S0, R0
0x3828	0xEE701A20  VADD.F32	S3, S0, S1
;clicker_2_STM32.c, 210 :: 		dpgz = 100.0 + 100.0*((float)stgz - ftgz)/ftgz;
0x382C	0xEE00BA10  VMOV	S0, R11
0x3830	0xEEB80A40  VCVT.F32.U32	S0, S0
; stgz end address is: 44 (R11)
0x3834	0xEE700A41  VSUB.F32	S1, S0, S2
0x3838	0x4830    LDR	R0, [PC, #192]
0x383A	0xEE000A10  VMOV	S0, R0
0x383E	0xEE200A20  VMUL.F32	S0, S0, S1
0x3842	0xEEC00A01  VDIV.F32	S1, S0, S2
0x3846	0x482D    LDR	R0, [PC, #180]
0x3848	0xEE000A10  VMOV	S0, R0
0x384C	0xEE700A20  VADD.F32	S1, S0, S1
;clicker_2_STM32.c, 213 :: 		if (dpax > 1f | dpay > 1f | dpaz > 1f | dpgx > 1f | dpgy > 1f | dpgz > 1f) {
0x3850	0xEEB70A00  VMOV.F32	S0, #1
0x3854	0xEEF43AC0  VCMPE.F32	S7, S0
0x3858	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x385C	0xF2400100  MOVW	R1, #0
0x3860	0xDD00    BLE	L__selfTestMPU605052
0x3862	0x2101    MOVS	R1, #1
L__selfTestMPU605052:
0x3864	0xEEB70A00  VMOV.F32	S0, #1
0x3868	0xEEB43AC0  VCMPE.F32	S6, S0
0x386C	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x3870	0xF2400000  MOVW	R0, #0
0x3874	0xDD00    BLE	L__selfTestMPU605053
0x3876	0x2001    MOVS	R0, #1
L__selfTestMPU605053:
0x3878	0x4301    ORRS	R1, R0
0x387A	0xEEB70A00  VMOV.F32	S0, #1
0x387E	0xEEF42AC0  VCMPE.F32	S5, S0
0x3882	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x3886	0xF2400000  MOVW	R0, #0
0x388A	0xDD00    BLE	L__selfTestMPU605054
0x388C	0x2001    MOVS	R0, #1
L__selfTestMPU605054:
0x388E	0x4301    ORRS	R1, R0
0x3890	0xEEB70A00  VMOV.F32	S0, #1
0x3894	0xEEB42AC0  VCMPE.F32	S4, S0
0x3898	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x389C	0xF2400000  MOVW	R0, #0
0x38A0	0xDD00    BLE	L__selfTestMPU605055
0x38A2	0x2001    MOVS	R0, #1
L__selfTestMPU605055:
0x38A4	0x4301    ORRS	R1, R0
0x38A6	0xEEB70A00  VMOV.F32	S0, #1
0x38AA	0xEEF41AC0  VCMPE.F32	S3, S0
0x38AE	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x38B2	0xF2400000  MOVW	R0, #0
0x38B6	0xDD00    BLE	L__selfTestMPU605056
0x38B8	0x2001    MOVS	R0, #1
L__selfTestMPU605056:
0x38BA	0x4301    ORRS	R1, R0
0x38BC	0xEEB70A00  VMOV.F32	S0, #1
0x38C0	0xEEF40AC0  VCMPE.F32	S1, S0
0x38C4	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x38C8	0xF2400000  MOVW	R0, #0
0x38CC	0xDD00    BLE	L__selfTestMPU605057
0x38CE	0x2001    MOVS	R0, #1
L__selfTestMPU605057:
0x38D0	0xEA410000  ORR	R0, R1, R0, LSL #0
0x38D4	0xB110    CBZ	R0, L_selfTestMPU605017
;clicker_2_STM32.c, 214 :: 		return 1;
0x38D6	0x2001    MOVS	R0, #1
0x38D8	0xB200    SXTH	R0, R0
0x38DA	0xE001    B	L_end_selfTestMPU6050
;clicker_2_STM32.c, 215 :: 		}
L_selfTestMPU605017:
;clicker_2_STM32.c, 217 :: 		return 0;
0x38DC	0x2000    MOVS	R0, #0
0x38DE	0xB200    SXTH	R0, R0
;clicker_2_STM32.c, 218 :: 		}
L_end_selfTestMPU6050:
0x38E0	0xF8DDE000  LDR	LR, [SP, #0]
0x38E4	0xB002    ADD	SP, SP, #8
0x38E6	0x4770    BX	LR
0x38E8	0x2D2D402D  	#1076702509
0x38EC	0x147B44AE  	#1152259195
0x38F0	0xE3543F85  	#1065739092
0x38F4	0xB000454C  	#1162653696
0x38F8	0xB000C54C  	#-984829952
0x38FC	0x000042C8  	#1120403456
; end of _selfTestMPU6050
_writeByte:
;clicker_2_STM32.c, 90 :: 		void writeByte(unsigned char registerAddress, unsigned char byte){
; byte start address is: 4 (R1)
; registerAddress start address is: 0 (R0)
0x2CAC	0xB082    SUB	SP, SP, #8
0x2CAE	0xF8CDE000  STR	LR, [SP, #0]
; byte end address is: 4 (R1)
; registerAddress end address is: 0 (R0)
; registerAddress start address is: 0 (R0)
; byte start address is: 4 (R1)
;clicker_2_STM32.c, 92 :: 		write_data[0] = registerAddress;
0x2CB2	0xAA01    ADD	R2, SP, #4
0x2CB4	0x7010    STRB	R0, [R2, #0]
; registerAddress end address is: 0 (R0)
;clicker_2_STM32.c, 93 :: 		write_data[1] = byte;
0x2CB6	0x1C52    ADDS	R2, R2, #1
0x2CB8	0x7011    STRB	R1, [R2, #0]
; byte end address is: 4 (R1)
;clicker_2_STM32.c, 95 :: 		I2C2_Start();
0x2CBA	0xF7FDFF23  BL	_I2C2_Start+0
;clicker_2_STM32.c, 96 :: 		I2C2_Write(MPU6050_ADDRESS, write_data, 2, END_MODE_STOP);
0x2CBE	0xAA01    ADD	R2, SP, #4
0x2CC0	0xF2400301  MOVW	R3, #1
0x2CC4	0x4611    MOV	R1, R2
0x2CC6	0x2202    MOVS	R2, #2
0x2CC8	0x2068    MOVS	R0, #104
0x2CCA	0xF7FDFD3D  BL	_I2C2_Write+0
;clicker_2_STM32.c, 97 :: 		}
L_end_writeByte:
0x2CCE	0xF8DDE000  LDR	LR, [SP, #0]
0x2CD2	0xB002    ADD	SP, SP, #8
0x2CD4	0x4770    BX	LR
; end of _writeByte
_pow:
;__Lib_CMath.c, 397 :: 		
0x2CF4	0xB082    SUB	SP, SP, #8
0x2CF6	0xF8CDE000  STR	LR, [SP, #0]
; y start address is: 4 (S1)
; x start address is: 0 (S0)
0x2CFA	0xEEF02A40  VMOV.F32	S5, S0
0x2CFE	0xEEB02A60  VMOV.F32	S4, S1
; y end address is: 4 (S1)
; x end address is: 0 (S0)
; x start address is: 20 (S5)
; y start address is: 16 (S4)
;__Lib_CMath.c, 398 :: 		
; sign start address is: 0 (R0)
0x2D02	0x2000    MOVS	R0, #0
;__Lib_CMath.c, 402 :: 		
0x2D04	0xEEB52AC0  VCMPE.F32	S4, #0.0
0x2D08	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x2D0C	0xD102    BNE	L_pow60
; x end address is: 20 (S5)
; y end address is: 16 (S4)
; sign end address is: 0 (R0)
;__Lib_CMath.c, 403 :: 		
0x2D0E	0xEEB70A00  VMOV.F32	S0, #1
0x2D12	0xE03E    B	L_end_pow
L_pow60:
;__Lib_CMath.c, 404 :: 		
; sign start address is: 0 (R0)
; y start address is: 16 (S4)
; x start address is: 20 (S5)
0x2D14	0xEEF52AC0  VCMPE.F32	S5, #0.0
0x2D18	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x2D1C	0xD104    BNE	L_pow61
; x end address is: 20 (S5)
; y end address is: 16 (S4)
; sign end address is: 0 (R0)
;__Lib_CMath.c, 405 :: 		
0x2D1E	0xF04F0200  MOV	R2, #0
0x2D22	0xEE002A10  VMOV	S0, R2
0x2D26	0xE034    B	L_end_pow
L_pow61:
;__Lib_CMath.c, 406 :: 		
; sign start address is: 0 (R0)
; y start address is: 16 (S4)
; x start address is: 20 (S5)
0x2D28	0xEEF52AC0  VCMPE.F32	S5, #0.0
0x2D2C	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x2D30	0xDA1B    BGE	L__pow80
; sign end address is: 0 (R0)
;__Lib_CMath.c, 407 :: 		
0x2D32	0xEEBD0A42  VCVT.S32.F32	S0, S4
0x2D36	0xEE102A10  VMOV	R2, S0
; yi start address is: 0 (R0)
0x2D3A	0x4610    MOV	R0, R2
;__Lib_CMath.c, 408 :: 		
0x2D3C	0xEE002A10  VMOV	S0, R2
0x2D40	0xEEB80AC0  VCVT.F32.S32	S0, S0
0x2D44	0xEEB40AC2  VCMPE.F32	S0, S4
0x2D48	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x2D4C	0xD004    BEQ	L_pow63
; x end address is: 20 (S5)
; y end address is: 16 (S4)
; yi end address is: 0 (R0)
;__Lib_CMath.c, 409 :: 		
0x2D4E	0xF04F0200  MOV	R2, #0
0x2D52	0xEE002A10  VMOV	S0, R2
0x2D56	0xE01C    B	L_end_pow
L_pow63:
;__Lib_CMath.c, 410 :: 		
; yi start address is: 0 (R0)
; y start address is: 16 (S4)
; x start address is: 20 (S5)
0x2D58	0xF0000201  AND	R2, R0, #1
; yi end address is: 0 (R0)
; sign start address is: 0 (R0)
0x2D5C	0xB2D0    UXTB	R0, R2
;__Lib_CMath.c, 411 :: 		
0x2D5E	0xEEF10A62  VNEG.F32	S1, S5
; x end address is: 20 (S5)
; x start address is: 4 (S1)
; sign end address is: 0 (R0)
; x end address is: 4 (S1)
0x2D62	0xB2C5    UXTB	R5, R0
0x2D64	0xEEB00A60  VMOV.F32	S0, S1
;__Lib_CMath.c, 412 :: 		
0x2D68	0xE005    B	L_pow62
L__pow80:
;__Lib_CMath.c, 406 :: 		
0x2D6A	0xF88D0004  STRB	R0, [SP, #4]
0x2D6E	0xEEB00A62  VMOV.F32	S0, S5
0x2D72	0xF89D5004  LDRB	R5, [SP, #4]
;__Lib_CMath.c, 412 :: 		
L_pow62:
;__Lib_CMath.c, 413 :: 		
; x start address is: 0 (S0)
; sign start address is: 20 (R5)
; x end address is: 0 (S0)
0x2D76	0xF7FDFF13  BL	_log+0
;__Lib_CMath.c, 414 :: 		
0x2D7A	0xEE200A02  VMUL.F32	S0, S0, S4
; y end address is: 16 (S4)
;__Lib_CMath.c, 415 :: 		
0x2D7E	0xF7FFF947  BL	_exp+0
; x start address is: 4 (S1)
0x2D82	0xEEF00A40  VMOV.F32	S1, S0
;__Lib_CMath.c, 417 :: 		
0x2D86	0xB115    CBZ	R5, L_pow64
; sign end address is: 20 (R5)
;__Lib_CMath.c, 418 :: 		
0x2D88	0xEEB10A60  VNEG.F32	S0, S1
; x end address is: 4 (S1)
0x2D8C	0xE001    B	L_end_pow
L_pow64:
;__Lib_CMath.c, 419 :: 		
; x start address is: 4 (S1)
0x2D8E	0xEEB00A60  VMOV.F32	S0, S1
; x end address is: 4 (S1)
;__Lib_CMath.c, 420 :: 		
L_end_pow:
0x2D92	0xF8DDE000  LDR	LR, [SP, #0]
0x2D96	0xB002    ADD	SP, SP, #8
0x2D98	0x4770    BX	LR
; end of _pow
_log:
;__Lib_CMath.c, 365 :: 		
0x0BA0	0xB082    SUB	SP, SP, #8
0x0BA2	0xF8CDE000  STR	LR, [SP, #0]
; x start address is: 0 (S0)
; x end address is: 0 (S0)
; x start address is: 0 (S0)
;__Lib_CMath.c, 381 :: 		
0x0BA6	0xEEB50AC0  VCMPE.F32	S0, #0.0
0x0BAA	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x0BAE	0xDC04    BGT	L_log59
; x end address is: 0 (S0)
;__Lib_CMath.c, 382 :: 		
0x0BB0	0xF04F0100  MOV	R1, #0
0x0BB4	0xEE001A10  VMOV	S0, R1
0x0BB8	0xE022    B	L_end_log
L_log59:
;__Lib_CMath.c, 383 :: 		
; x start address is: 0 (S0)
0x0BBA	0xA901    ADD	R1, SP, #4
0x0BBC	0x4608    MOV	R0, R1
; x end address is: 0 (S0)
0x0BBE	0xF7FFFF17  BL	_frexp+0
0x0BC2	0xEEF00A00  VMOV.F32	S1, #2
0x0BC6	0xEE600A20  VMUL.F32	S1, S0, S1
0x0BCA	0xEEB70A00  VMOV.F32	S0, #1
0x0BCE	0xEE300AC0  VSUB.F32	S0, S1, S0
;__Lib_CMath.c, 384 :: 		
0x0BD2	0xF9BD1004  LDRSH	R1, [SP, #4]
0x0BD6	0x1E49    SUBS	R1, R1, #1
0x0BD8	0xF8AD1004  STRH	R1, [SP, #4]
;__Lib_CMath.c, 385 :: 		
0x0BDC	0x2108    MOVS	R1, #8
0x0BDE	0xB209    SXTH	R1, R1
0x0BE0	0x4809    LDR	R0, [PC, #36]
0x0BE2	0xF7FFFF1B  BL	__Lib_CMath_eval_poly+0
;__Lib_CMath.c, 386 :: 		
0x0BE6	0xF9BD1004  LDRSH	R1, [SP, #4]
0x0BEA	0xEE011A10  VMOV	S2, R1
0x0BEE	0xEEB81AC1  VCVT.F32.S32	S2, S2
0x0BF2	0x4906    LDR	R1, [PC, #24]
0x0BF4	0xEE001A90  VMOV	S1, R1
0x0BF8	0xEE600A81  VMUL.F32	S1, S1, S2
0x0BFC	0xEE300A20  VADD.F32	S0, S0, S1
;__Lib_CMath.c, 388 :: 		
L_end_log:
0x0C00	0xF8DDE000  LDR	LR, [SP, #0]
0x0C04	0xB002    ADD	SP, SP, #8
0x0C06	0x4770    BX	LR
0x0C08	0x40A80000  	log_coeff_L0+0
0x0C0C	0x72183F31  	#1060205080
; end of _log
_frexp:
;__Lib_CMath.c, 79 :: 		
; eptr start address is: 0 (R0)
0x09F0	0xB082    SUB	SP, SP, #8
; value start address is: 0 (S0)
; eptr end address is: 0 (R0)
; value end address is: 0 (S0)
; value start address is: 0 (S0)
; eptr start address is: 0 (R0)
;__Lib_CMath.c, 83 :: 		
0x09F2	0xED8D0A01  VSTR.32	S0, [SP, #4]
; value end address is: 0 (S0)
;__Lib_CMath.c, 84 :: 		
0x09F6	0xF8BD1006  LDRH	R1, [SP, #6]
0x09FA	0xF3C111C7  UBFX	R1, R1, #7, #8
0x09FE	0x397E    SUBS	R1, #126
; bb start address is: 4 (R1)
0x0A00	0xB209    SXTH	R1, R1
;__Lib_CMath.c, 85 :: 		
0x0A02	0x8001    STRH	R1, [R0, #0]
; eptr end address is: 0 (R0)
; bb end address is: 4 (R1)
;__Lib_CMath.c, 86 :: 		
0x0A04	0x227E    MOVS	R2, #126
0x0A06	0xF8BD1006  LDRH	R1, [SP, #6]
0x0A0A	0xF36211CE  BFI	R1, R2, #7, #8
0x0A0E	0xF8AD1006  STRH	R1, [SP, #6]
;__Lib_CMath.c, 87 :: 		
0x0A12	0xED9D0A01  VLDR.32	S0, [SP, #4]
;__Lib_CMath.c, 94 :: 		
L_end_frexp:
0x0A16	0xB002    ADD	SP, SP, #8
0x0A18	0x4770    BX	LR
; end of _frexp
__Lib_CMath_eval_poly:
;__Lib_CMath.c, 117 :: 		
; n start address is: 4 (R1)
; d start address is: 0 (R0)
0x0A1C	0xB081    SUB	SP, SP, #4
; x start address is: 0 (S0)
0x0A1E	0xEEF00A40  VMOV.F32	S1, S0
; n end address is: 4 (R1)
; d end address is: 0 (R0)
; x end address is: 0 (S0)
; x start address is: 4 (S1)
; d start address is: 0 (R0)
; n start address is: 4 (R1)
;__Lib_CMath.c, 120 :: 		
0x0A22	0x008A    LSLS	R2, R1, #2
0x0A24	0x1882    ADDS	R2, R0, R2
0x0A26	0xED120A00  VLDR.32	S0, [R2, #0]
; res start address is: 8 (S2)
0x0A2A	0xEEB01A40  VMOV.F32	S2, S0
; x end address is: 4 (S1)
; res end address is: 8 (S2)
; n end address is: 4 (R1)
0x0A2E	0xEEB00A41  VMOV.F32	S0, S2
0x0A32	0xEEB01A60  VMOV.F32	S2, S1
;__Lib_CMath.c, 121 :: 		
L___Lib_CMath_eval_poly17:
; res start address is: 0 (S0)
; x start address is: 8 (S2)
; n start address is: 4 (R1)
; d start address is: 0 (R0)
; d end address is: 0 (R0)
; x start address is: 8 (S2)
; x end address is: 8 (S2)
0x0A36	0xB179    CBZ	R1, L___Lib_CMath_eval_poly18
; d end address is: 0 (R0)
; x end address is: 8 (S2)
;__Lib_CMath.c, 122 :: 		
; x start address is: 8 (S2)
; d start address is: 0 (R0)
0x0A38	0xEE610A00  VMUL.F32	S1, S2, S0
; res end address is: 0 (S0)
0x0A3C	0x1E4A    SUBS	R2, R1, #1
0x0A3E	0xB212    SXTH	R2, R2
0x0A40	0xB211    SXTH	R1, R2
0x0A42	0x0092    LSLS	R2, R2, #2
0x0A44	0x1882    ADDS	R2, R0, R2
0x0A46	0xED120A00  VLDR.32	S0, [R2, #0]
0x0A4A	0xEE300A80  VADD.F32	S0, S1, S0
; res start address is: 0 (S0)
0x0A4E	0xED0D0A00  VSTR.32	S0, [SP, #0]
; d end address is: 0 (R0)
; x end address is: 8 (S2)
; n end address is: 4 (R1)
0x0A52	0xED1D0A00  VLDR.32	S0, [SP, #0]
0x0A56	0xE7EE    B	L___Lib_CMath_eval_poly17
L___Lib_CMath_eval_poly18:
;__Lib_CMath.c, 124 :: 		
; res end address is: 0 (S0)
;__Lib_CMath.c, 125 :: 		
L_end_eval_poly:
0x0A58	0xB001    ADD	SP, SP, #4
0x0A5A	0x4770    BX	LR
; end of __Lib_CMath_eval_poly
_exp:
;__Lib_CMath.c, 324 :: 		
0x2010	0xB081    SUB	SP, SP, #4
0x2012	0xF8CDE000  STR	LR, [SP, #0]
; x start address is: 0 (S0)
0x2016	0xEEF01A40  VMOV.F32	S3, S0
; x end address is: 0 (S0)
; x start address is: 12 (S3)
;__Lib_CMath.c, 342 :: 		
0x201A	0xEEF51AC0  VCMPE.F32	S3, #0.0
0x201E	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x2022	0xD102    BNE	L_exp53
; x end address is: 12 (S3)
;__Lib_CMath.c, 343 :: 		
0x2024	0xEEB70A00  VMOV.F32	S0, #1
0x2028	0xE05C    B	L_end_exp
L_exp53:
;__Lib_CMath.c, 344 :: 		
; x start address is: 12 (S3)
0x202A	0x4930    LDR	R1, [PC, #192]
0x202C	0xEE001A10  VMOV	S0, R1
0x2030	0xEEF41AC0  VCMPE.F32	S3, S0
0x2034	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x2038	0xDD03    BLE	L_exp54
; x end address is: 12 (S3)
;__Lib_CMath.c, 345 :: 		
0x203A	0x492D    LDR	R1, [PC, #180]
0x203C	0xEE001A10  VMOV	S0, R1
0x2040	0xE050    B	L_end_exp
L_exp54:
;__Lib_CMath.c, 346 :: 		
; x start address is: 12 (S3)
0x2042	0x492C    LDR	R1, [PC, #176]
0x2044	0xEE001A10  VMOV	S0, R1
0x2048	0xEEF41AC0  VCMPE.F32	S3, S0
0x204C	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x2050	0xDA04    BGE	L_exp55
; x end address is: 12 (S3)
;__Lib_CMath.c, 347 :: 		
0x2052	0xF04F0100  MOV	R1, #0
0x2056	0xEE001A10  VMOV	S0, R1
0x205A	0xE043    B	L_end_exp
L_exp55:
;__Lib_CMath.c, 348 :: 		
; x start address is: 12 (S3)
0x205C	0xEEF51AC0  VCMPE.F32	S3, #0.0
0x2060	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x2064	0xF2400100  MOVW	R1, #0
0x2068	0xDA00    BGE	L__exp99
0x206A	0x2101    MOVS	R1, #1
L__exp99:
; sign start address is: 12 (R3)
0x206C	0xB2CB    UXTB	R3, R1
;__Lib_CMath.c, 349 :: 		
0x206E	0xB2C9    UXTB	R1, R1
0x2070	0xB111    CBZ	R1, L__exp79
;__Lib_CMath.c, 350 :: 		
0x2072	0xEEF10A61  VNEG.F32	S1, S3
; x end address is: 12 (S3)
; x start address is: 4 (S1)
; x end address is: 4 (S1)
0x2076	0xE001    B	L_exp56
L__exp79:
;__Lib_CMath.c, 349 :: 		
0x2078	0xEEF00A61  VMOV.F32	S1, S3
;__Lib_CMath.c, 350 :: 		
L_exp56:
;__Lib_CMath.c, 351 :: 		
; x start address is: 4 (S1)
0x207C	0x491E    LDR	R1, [PC, #120]
0x207E	0xEE001A10  VMOV	S0, R1
0x2082	0xEE200A80  VMUL.F32	S0, S1, S0
; x end address is: 4 (S1)
; x start address is: 12 (S3)
0x2086	0xEEF01A40  VMOV.F32	S3, S0
;__Lib_CMath.c, 352 :: 		
0x208A	0xF7FEFC31  BL	_floor+0
0x208E	0xEEBD0A40  VCVT.S32.F32	S0, S0
0x2092	0xEE101A10  VMOV	R1, S0
0x2096	0xB209    SXTH	R1, R1
; exp start address is: 16 (R4)
0x2098	0xB20C    SXTH	R4, R1
;__Lib_CMath.c, 353 :: 		
0x209A	0xEE001A10  VMOV	S0, R1
0x209E	0xEEB80AC0  VCVT.F32.S32	S0, S0
0x20A2	0xEE310AC0  VSUB.F32	S0, S3, S0
; x end address is: 12 (S3)
;__Lib_CMath.c, 354 :: 		
0x20A6	0x2109    MOVS	R1, #9
0x20A8	0xB209    SXTH	R1, R1
0x20AA	0x4814    LDR	R0, [PC, #80]
0x20AC	0xF7FEFCB6  BL	__Lib_CMath_eval_poly+0
0x20B0	0xB220    SXTH	R0, R4
; exp end address is: 16 (R4)
0x20B2	0xF7FEFC5D  BL	_ldexp+0
; x start address is: 4 (S1)
0x20B6	0xEEF00A40  VMOV.F32	S1, S0
;__Lib_CMath.c, 355 :: 		
0x20BA	0xB18B    CBZ	R3, L_exp57
; sign end address is: 12 (R3)
;__Lib_CMath.c, 356 :: 		
0x20BC	0x490C    LDR	R1, [PC, #48]
0x20BE	0xEE001A10  VMOV	S0, R1
0x20C2	0xEEF40AC0  VCMPE.F32	S1, S0
0x20C6	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x20CA	0xD104    BNE	L_exp58
; x end address is: 4 (S1)
;__Lib_CMath.c, 357 :: 		
0x20CC	0xF04F0100  MOV	R1, #0
0x20D0	0xEE001A10  VMOV	S0, R1
0x20D4	0xE006    B	L_end_exp
L_exp58:
;__Lib_CMath.c, 358 :: 		
; x start address is: 4 (S1)
0x20D6	0xEEB70A00  VMOV.F32	S0, #1
0x20DA	0xEE800A20  VDIV.F32	S0, S0, S1
; x end address is: 4 (S1)
0x20DE	0xE001    B	L_end_exp
;__Lib_CMath.c, 359 :: 		
L_exp57:
;__Lib_CMath.c, 360 :: 		
; x start address is: 4 (S1)
0x20E0	0xEEB00A60  VMOV.F32	S0, S1
; x end address is: 4 (S1)
;__Lib_CMath.c, 361 :: 		
L_end_exp:
0x20E4	0xF8DDE000  LDR	LR, [SP, #0]
0x20E8	0xB001    ADD	SP, SP, #4
0x20EA	0x4770    BX	LR
0x20EC	0xD4FE42B2  	#1119016190
0x20F0	0xFFFF7F7F  	#2139095039
0x20F4	0xAC50C2AE  	#-1028740016
0x20F8	0xAA3B3FB8  	#1069066811
0x20FC	0x40800000  	exp_coeff_L0+0
; end of _exp
_floor:
;__Lib_CMath.c, 38 :: 		
0x08F0	0xB082    SUB	SP, SP, #8
0x08F2	0xED8D0A01  VSTR.32	S0, [SP, #4]
;__Lib_CMath.c, 42 :: 		
0x08F6	0xA901    ADD	R1, SP, #4
0x08F8	0x6809    LDR	R1, [R1, #0]
0x08FA	0x0DC9    LSRS	R1, R1, #23
0x08FC	0xF00101FF  AND	R1, R1, #255
;__Lib_CMath.c, 43 :: 		
0x0900	0xB209    SXTH	R1, R1
0x0902	0x397F    SUBS	R1, #127
0x0904	0xB209    SXTH	R1, R1
; expon start address is: 0 (R0)
0x0906	0xB208    SXTH	R0, R1
;__Lib_CMath.c, 44 :: 		
0x0908	0x2900    CMP	R1, #0
0x090A	0xDA0E    BGE	L_floor1
; expon end address is: 0 (R0)
;__Lib_CMath.c, 45 :: 		
0x090C	0xED9D0A01  VLDR.32	S0, [SP, #4]
0x0910	0xEEB50AC0  VCMPE.F32	S0, #0.0
0x0914	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x0918	0xDA02    BGE	L_floor2
;__Lib_CMath.c, 46 :: 		
0x091A	0xEEBF0A00  VMOV.F32	S0, #-1
0x091E	0xE024    B	L_end_floor
L_floor2:
;__Lib_CMath.c, 48 :: 		
0x0920	0xF04F0100  MOV	R1, #0
0x0924	0xEE001A10  VMOV	S0, R1
0x0928	0xE01F    B	L_end_floor
L_floor1:
;__Lib_CMath.c, 49 :: 		
; expon start address is: 0 (R0)
0x092A	0xB281    UXTH	R1, R0
; expon end address is: 0 (R0)
0x092C	0x2918    CMP	R1, #24
0x092E	0xD902    BLS	L_floor4
;__Lib_CMath.c, 50 :: 		
0x0930	0xED9D0A01  VLDR.32	S0, [SP, #4]
0x0934	0xE019    B	L_end_floor
L_floor4:
;__Lib_CMath.c, 51 :: 		
0x0936	0xED9D0A01  VLDR.32	S0, [SP, #4]
0x093A	0xEEBD0A40  VCVT.S32.F32	S0, S0
0x093E	0xEE101A10  VMOV	R1, S0
0x0942	0xEE001A90  VMOV	S1, R1
0x0946	0xEEF80AE0  VCVT.F32.S32	S1, S1
; i start address is: 8 (S2)
0x094A	0xEEB01A60  VMOV.F32	S2, S1
;__Lib_CMath.c, 53 :: 		
0x094E	0xED9D0A01  VLDR.32	S0, [SP, #4]
0x0952	0xEEF40AC0  VCMPE.F32	S1, S0
0x0956	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x095A	0xDD04    BLE	L_floor5
;__Lib_CMath.c, 54 :: 		
0x095C	0xEEB70A00  VMOV.F32	S0, #1
0x0960	0xEE310A40  VSUB.F32	S0, S2, S0
; i end address is: 8 (S2)
0x0964	0xE001    B	L_end_floor
L_floor5:
;__Lib_CMath.c, 55 :: 		
; i start address is: 8 (S2)
0x0966	0xEEB00A41  VMOV.F32	S0, S2
; i end address is: 8 (S2)
;__Lib_CMath.c, 56 :: 		
L_end_floor:
0x096A	0xB002    ADD	SP, SP, #8
0x096C	0x4770    BX	LR
; end of _floor
_ldexp:
;__Lib_CMath.c, 97 :: 		
; newexp start address is: 0 (R0)
0x0970	0xB082    SUB	SP, SP, #8
; value start address is: 0 (S0)
; newexp end address is: 0 (R0)
; value end address is: 0 (S0)
; value start address is: 0 (S0)
; newexp start address is: 0 (R0)
;__Lib_CMath.c, 100 :: 		
0x0972	0xED8D0A01  VSTR.32	S0, [SP, #4]
;__Lib_CMath.c, 101 :: 		
0x0976	0xF8BD1006  LDRH	R1, [SP, #6]
0x097A	0xF3C111C7  UBFX	R1, R1, #7, #8
0x097E	0x1841    ADDS	R1, R0, R1
0x0980	0xB208    SXTH	R0, R1
;__Lib_CMath.c, 102 :: 		
0x0982	0xB209    SXTH	R1, R1
0x0984	0x2900    CMP	R1, #0
0x0986	0xDA04    BGE	L_ldexp11
; value end address is: 0 (S0)
; newexp end address is: 0 (R0)
;__Lib_CMath.c, 103 :: 		
0x0988	0xF04F0100  MOV	R1, #0
0x098C	0xEE001A10  VMOV	S0, R1
0x0990	0xE019    B	L_end_ldexp
L_ldexp11:
;__Lib_CMath.c, 105 :: 		
; newexp start address is: 0 (R0)
; value start address is: 0 (S0)
0x0992	0xF1B00FFF  CMP	R0, #255
0x0996	0xDD0D    BLE	L_ldexp13
; newexp end address is: 0 (R0)
;__Lib_CMath.c, 106 :: 		
0x0998	0xEEB50AC0  VCMPE.F32	S0, #0.0
0x099C	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x09A0	0xDA04    BGE	L_ldexp14
; value end address is: 0 (S0)
;__Lib_CMath.c, 107 :: 		
0x09A2	0xF46F0100  MVN	R1, #8388608
0x09A6	0xEE001A10  VMOV	S0, R1
0x09AA	0xE00C    B	L_end_ldexp
L_ldexp14:
;__Lib_CMath.c, 109 :: 		
0x09AC	0x4907    LDR	R1, [PC, #28]
0x09AE	0xEE001A10  VMOV	S0, R1
0x09B2	0xE008    B	L_end_ldexp
L_ldexp13:
;__Lib_CMath.c, 111 :: 		
; newexp start address is: 0 (R0)
0x09B4	0xB282    UXTH	R2, R0
; newexp end address is: 0 (R0)
0x09B6	0xF8BD1006  LDRH	R1, [SP, #6]
0x09BA	0xF36211CE  BFI	R1, R2, #7, #8
0x09BE	0xF8AD1006  STRH	R1, [SP, #6]
;__Lib_CMath.c, 112 :: 		
0x09C2	0xED9D0A01  VLDR.32	S0, [SP, #4]
;__Lib_CMath.c, 114 :: 		
L_end_ldexp:
0x09C6	0xB002    ADD	SP, SP, #8
0x09C8	0x4770    BX	LR
0x09CA	0xBF00    NOP
0x09CC	0xFFFF7F7F  	#2139095039
; end of _ldexp
_calculateAccelAndGyroBiases:
;clicker_2_STM32.c, 220 :: 		void calculateAccelAndGyroBiases() {
0x3070	0xB096    SUB	SP, SP, #88
0x3072	0xF8CDE000  STR	LR, [SP, #0]
;clicker_2_STM32.c, 223 :: 		int32_t gyro_bias[3] = {0, 0, 0}, accel_bias[3] = {0, 0, 0};
0x3076	0xF10D0B20  ADD	R11, SP, #32
0x307A	0xF10B0A2F  ADD	R10, R11, #47
0x307E	0xF8DFC3E4  LDR	R12, [PC, #996]
0x3082	0xF7FFFCB3  BL	___CC2DW+0
;clicker_2_STM32.c, 224 :: 		uint16_t  accelsensitivity = 16384;
;clicker_2_STM32.c, 225 :: 		uint16_t  gyrosensitivity  = 131;   // = 131 LSB/degrees/sec
;clicker_2_STM32.c, 226 :: 		int32_t accel_bias_reg[3] = {0, 0, 0}; // A place to hold the factory accelerometer trim biases
;clicker_2_STM32.c, 227 :: 		uint32_t mask = 1uL; // Define mask for temperature compensation bit 0 of lower byte of accelerometer bias registers
;clicker_2_STM32.c, 228 :: 		uint8_t mask_bit[3] = {0, 0, 0}; // Define array to hold mask bit for each accelerometer bias axis
;clicker_2_STM32.c, 231 :: 		writeByte(PWR_MGMT_1, 0x80);   // Reset MPU6050
0x3086	0x2180    MOVS	R1, #128
0x3088	0x206B    MOVS	R0, #107
0x308A	0xF7FFFE0F  BL	_writeByte+0
;clicker_2_STM32.c, 232 :: 		Delay_ms(100);
0x308E	0xF64007FE  MOVW	R7, #2302
0x3092	0xF2C0073D  MOVT	R7, #61
0x3096	0xBF00    NOP
0x3098	0xBF00    NOP
L_calculateAccelAndGyroBiases18:
0x309A	0x1E7F    SUBS	R7, R7, #1
0x309C	0xD1FD    BNE	L_calculateAccelAndGyroBiases18
0x309E	0xBF00    NOP
0x30A0	0xBF00    NOP
0x30A2	0xBF00    NOP
;clicker_2_STM32.c, 234 :: 		writeByte(PWR_MGMT_1, 0x01);   // Set clock source to gyro x-axis
0x30A4	0x2101    MOVS	R1, #1
0x30A6	0x206B    MOVS	R0, #107
0x30A8	0xF7FFFE00  BL	_writeByte+0
;clicker_2_STM32.c, 235 :: 		writeByte(PWR_MGMT_2, 0x00);   // Set low power sleep mode wake up frequency to 1.25Hz
0x30AC	0x2100    MOVS	R1, #0
0x30AE	0x206C    MOVS	R0, #108
0x30B0	0xF7FFFDFC  BL	_writeByte+0
;clicker_2_STM32.c, 236 :: 		Delay_ms(200);
0x30B4	0xF24117FE  MOVW	R7, #4606
0x30B8	0xF2C0077A  MOVT	R7, #122
0x30BC	0xBF00    NOP
0x30BE	0xBF00    NOP
L_calculateAccelAndGyroBiases20:
0x30C0	0x1E7F    SUBS	R7, R7, #1
0x30C2	0xD1FD    BNE	L_calculateAccelAndGyroBiases20
0x30C4	0xBF00    NOP
0x30C6	0xBF00    NOP
0x30C8	0xBF00    NOP
;clicker_2_STM32.c, 239 :: 		writeByte(INT_ENABLE, 0x00);   // Disable all interrupts
0x30CA	0x2100    MOVS	R1, #0
0x30CC	0x2038    MOVS	R0, #56
0x30CE	0xF7FFFDED  BL	_writeByte+0
;clicker_2_STM32.c, 240 :: 		writeByte(FIFO_EN, 0x00);      // Disable FIFO
0x30D2	0x2100    MOVS	R1, #0
0x30D4	0x2023    MOVS	R0, #35
0x30D6	0xF7FFFDE9  BL	_writeByte+0
;clicker_2_STM32.c, 241 :: 		writeByte(PWR_MGMT_1, 0x00);   // Turn on internal clock source
0x30DA	0x2100    MOVS	R1, #0
0x30DC	0x206B    MOVS	R0, #107
0x30DE	0xF7FFFDE5  BL	_writeByte+0
;clicker_2_STM32.c, 242 :: 		writeByte(I2C_MST_CTRL, 0x00); // Disable I2C master
0x30E2	0x2100    MOVS	R1, #0
0x30E4	0x2024    MOVS	R0, #36
0x30E6	0xF7FFFDE1  BL	_writeByte+0
;clicker_2_STM32.c, 243 :: 		writeByte(USER_CTRL, 0x00);    // Disable FIFO and I2C master modes
0x30EA	0x2100    MOVS	R1, #0
0x30EC	0x206A    MOVS	R0, #106
0x30EE	0xF7FFFDDD  BL	_writeByte+0
;clicker_2_STM32.c, 244 :: 		writeByte(USER_CTRL, 0x0C);    // Reset FIFO and DMP
0x30F2	0x210C    MOVS	R1, #12
0x30F4	0x206A    MOVS	R0, #106
0x30F6	0xF7FFFDD9  BL	_writeByte+0
;clicker_2_STM32.c, 245 :: 		Delay_ms(15);
0x30FA	0xF24277BE  MOVW	R7, #10174
0x30FE	0xF2C00709  MOVT	R7, #9
L_calculateAccelAndGyroBiases22:
0x3102	0x1E7F    SUBS	R7, R7, #1
0x3104	0xD1FD    BNE	L_calculateAccelAndGyroBiases22
0x3106	0xBF00    NOP
0x3108	0xBF00    NOP
0x310A	0xBF00    NOP
0x310C	0xBF00    NOP
0x310E	0xBF00    NOP
;clicker_2_STM32.c, 248 :: 		writeByte(CONFIG, 0x01);       // Set low-pass filter to 188 Hz
0x3110	0x2101    MOVS	R1, #1
0x3112	0x201A    MOVS	R0, #26
0x3114	0xF7FFFDCA  BL	_writeByte+0
;clicker_2_STM32.c, 249 :: 		writeByte(SMPLRT_DIV, 0x00);   // Set sample rate to 1 kHz
0x3118	0x2100    MOVS	R1, #0
0x311A	0x2019    MOVS	R0, #25
0x311C	0xF7FFFDC6  BL	_writeByte+0
;clicker_2_STM32.c, 250 :: 		writeByte(GYRO_CONFIG, 0x00);  // Set gyro full-scale to 250 degrees per second, maximum sensitivity
0x3120	0x2100    MOVS	R1, #0
0x3122	0x201B    MOVS	R0, #27
0x3124	0xF7FFFDC2  BL	_writeByte+0
;clicker_2_STM32.c, 251 :: 		writeByte(ACCEL_CONFIG, 0x00); // Set accelerometer full-scale to 2 g, maximum sensitivity
0x3128	0x2100    MOVS	R1, #0
0x312A	0x201C    MOVS	R0, #28
0x312C	0xF7FFFDBE  BL	_writeByte+0
;clicker_2_STM32.c, 254 :: 		writeByte(USER_CTRL, 0x40);    // Enable FIFO
0x3130	0x2140    MOVS	R1, #64
0x3132	0x206A    MOVS	R0, #106
0x3134	0xF7FFFDBA  BL	_writeByte+0
;clicker_2_STM32.c, 255 :: 		writeByte(FIFO_EN, 0x78);      // Enable gyro and accelerometer sensors for FIFO  (max size 1024 bytes in MPU-6050)
0x3138	0x2178    MOVS	R1, #120
0x313A	0x2023    MOVS	R0, #35
0x313C	0xF7FFFDB6  BL	_writeByte+0
;clicker_2_STM32.c, 256 :: 		Delay_ms(80);                  // Capture 80 samples
0x3140	0xF24D37FE  MOVW	R7, #54270
0x3144	0xF2C00730  MOVT	R7, #48
L_calculateAccelAndGyroBiases24:
0x3148	0x1E7F    SUBS	R7, R7, #1
0x314A	0xD1FD    BNE	L_calculateAccelAndGyroBiases24
0x314C	0xBF00    NOP
0x314E	0xBF00    NOP
0x3150	0xBF00    NOP
0x3152	0xBF00    NOP
0x3154	0xBF00    NOP
;clicker_2_STM32.c, 259 :: 		writeByte(FIFO_EN, 0x00);             // Disable gyro and accelerometer sensors for FIFO
0x3156	0x2100    MOVS	R1, #0
0x3158	0x2023    MOVS	R0, #35
0x315A	0xF7FFFDA7  BL	_writeByte+0
;clicker_2_STM32.c, 260 :: 		readBytes(FIFO_COUNTH, 2, &data_[0]); // read FIFO sample count
0x315E	0xA802    ADD	R0, SP, #8
0x3160	0x4602    MOV	R2, R0
0x3162	0x2102    MOVS	R1, #2
0x3164	0xB209    SXTH	R1, R1
0x3166	0x2072    MOVS	R0, #114
0x3168	0xF7FDFCFC  BL	_readBytes+0
;clicker_2_STM32.c, 261 :: 		fifo_count = ((uint16_t)data_[0] << 8) | data_[1];
0x316C	0xAA02    ADD	R2, SP, #8
0x316E	0x7810    LDRB	R0, [R2, #0]
0x3170	0x0201    LSLS	R1, R0, #8
0x3172	0xB289    UXTH	R1, R1
0x3174	0x1C50    ADDS	R0, R2, #1
0x3176	0x7800    LDRB	R0, [R0, #0]
0x3178	0x4301    ORRS	R1, R0
0x317A	0xB289    UXTH	R1, R1
;clicker_2_STM32.c, 262 :: 		packet_count = fifo_count/12;          // How many sets of full gyro and accelerometer data for averaging
0x317C	0x200C    MOVS	R0, #12
0x317E	0xFBB1F0F0  UDIV	R0, R1, R0
; packet_count start address is: 32 (R8)
0x3182	0xFA1FF880  UXTH	R8, R0
;clicker_2_STM32.c, 264 :: 		for (ii = 0; ii < packet_count; ii++) {
; ii start address is: 40 (R10)
0x3186	0xF2400A00  MOVW	R10, #0
; packet_count end address is: 32 (R8)
; ii end address is: 40 (R10)
0x318A	0xFA1FF788  UXTH	R7, R8
0x318E	0xFA1FF68A  UXTH	R6, R10
L_calculateAccelAndGyroBiases26:
; ii start address is: 24 (R6)
; packet_count start address is: 28 (R7)
0x3192	0x42BE    CMP	R6, R7
0x3194	0xF0808090  BCS	L_calculateAccelAndGyroBiases27
;clicker_2_STM32.c, 265 :: 		int16_t accel_temp[3] = {0, 0, 0}, gyro_temp[3] = {0, 0, 0};
0x3198	0xF10D0B14  ADD	R11, SP, #20
0x319C	0xF10B0A0C  ADD	R10, R11, #12
0x31A0	0xF8DFC2C4  LDR	R12, [PC, #708]
0x31A4	0xF7FFFC22  BL	___CC2DW+0
;clicker_2_STM32.c, 267 :: 		readBytes(FIFO_R_W, 12, &data_[0]); // read data for averaging
0x31A8	0xA802    ADD	R0, SP, #8
0x31AA	0x9015    STR	R0, [SP, #84]
0x31AC	0xF8AD7004  STRH	R7, [SP, #4]
0x31B0	0xF8AD6006  STRH	R6, [SP, #6]
0x31B4	0x4602    MOV	R2, R0
0x31B6	0x210C    MOVS	R1, #12
0x31B8	0xB209    SXTH	R1, R1
0x31BA	0x2074    MOVS	R0, #116
0x31BC	0xF7FDFCD2  BL	_readBytes+0
0x31C0	0xF8BD6006  LDRH	R6, [SP, #6]
0x31C4	0xF8BD7004  LDRH	R7, [SP, #4]
;clicker_2_STM32.c, 269 :: 		accel_temp[0] = (int16_t) (((int16_t)data_[0] << 8) | data_[1]  ) ;  // Form signed 16-bit integer for each sample in FIFO
0x31C8	0xAD05    ADD	R5, SP, #20
0x31CA	0xAA02    ADD	R2, SP, #8
0x31CC	0x7810    LDRB	R0, [R2, #0]
0x31CE	0x0201    LSLS	R1, R0, #8
0x31D0	0xB209    SXTH	R1, R1
0x31D2	0x1C50    ADDS	R0, R2, #1
0x31D4	0x7800    LDRB	R0, [R0, #0]
0x31D6	0xEA410000  ORR	R0, R1, R0, LSL #0
0x31DA	0x8028    STRH	R0, [R5, #0]
;clicker_2_STM32.c, 270 :: 		accel_temp[1] = (int16_t) (((int16_t)data_[2] << 8) | data_[3]  ) ;
0x31DC	0x1CAA    ADDS	R2, R5, #2
0x31DE	0x9B15    LDR	R3, [SP, #84]
0x31E0	0x1C98    ADDS	R0, R3, #2
0x31E2	0x7800    LDRB	R0, [R0, #0]
0x31E4	0x0201    LSLS	R1, R0, #8
0x31E6	0xB209    SXTH	R1, R1
0x31E8	0x1CD8    ADDS	R0, R3, #3
0x31EA	0x7800    LDRB	R0, [R0, #0]
0x31EC	0xEA410000  ORR	R0, R1, R0, LSL #0
0x31F0	0x8010    STRH	R0, [R2, #0]
;clicker_2_STM32.c, 271 :: 		accel_temp[2] = (int16_t) (((int16_t)data_[4] << 8) | data_[5]  ) ;
0x31F2	0x1D2A    ADDS	R2, R5, #4
0x31F4	0x1D18    ADDS	R0, R3, #4
0x31F6	0x7800    LDRB	R0, [R0, #0]
0x31F8	0x0201    LSLS	R1, R0, #8
0x31FA	0xB209    SXTH	R1, R1
0x31FC	0x1D58    ADDS	R0, R3, #5
0x31FE	0x7800    LDRB	R0, [R0, #0]
0x3200	0xEA410000  ORR	R0, R1, R0, LSL #0
0x3204	0x8010    STRH	R0, [R2, #0]
;clicker_2_STM32.c, 272 :: 		gyro_temp[0]  = (int16_t) (((int16_t)data_[6] << 8) | data_[7]  ) ;
0x3206	0xF10D041A  ADD	R4, SP, #26
0x320A	0x1D98    ADDS	R0, R3, #6
0x320C	0x7800    LDRB	R0, [R0, #0]
0x320E	0x0201    LSLS	R1, R0, #8
0x3210	0xB209    SXTH	R1, R1
0x3212	0x1DD8    ADDS	R0, R3, #7
0x3214	0x7800    LDRB	R0, [R0, #0]
0x3216	0xEA410000  ORR	R0, R1, R0, LSL #0
0x321A	0x8020    STRH	R0, [R4, #0]
;clicker_2_STM32.c, 273 :: 		gyro_temp[1]  = (int16_t) (((int16_t)data_[8] << 8) | data_[9]  ) ;
0x321C	0x1CA2    ADDS	R2, R4, #2
0x321E	0xF2030008  ADDW	R0, R3, #8
0x3222	0x7800    LDRB	R0, [R0, #0]
0x3224	0x0201    LSLS	R1, R0, #8
0x3226	0xB209    SXTH	R1, R1
0x3228	0xF2030009  ADDW	R0, R3, #9
0x322C	0x7800    LDRB	R0, [R0, #0]
0x322E	0xEA410000  ORR	R0, R1, R0, LSL #0
0x3232	0x8010    STRH	R0, [R2, #0]
;clicker_2_STM32.c, 274 :: 		gyro_temp[2]  = (int16_t) (((int16_t)data_[10] << 8) | data_[11]) ;
0x3234	0x1D22    ADDS	R2, R4, #4
0x3236	0xF203000A  ADDW	R0, R3, #10
0x323A	0x7800    LDRB	R0, [R0, #0]
0x323C	0x0201    LSLS	R1, R0, #8
0x323E	0xB209    SXTH	R1, R1
0x3240	0xF203000B  ADDW	R0, R3, #11
0x3244	0x7800    LDRB	R0, [R0, #0]
0x3246	0xEA410000  ORR	R0, R1, R0, LSL #0
0x324A	0x8010    STRH	R0, [R2, #0]
;clicker_2_STM32.c, 276 :: 		accel_bias[0] += (int32_t) accel_temp[0]; // Sum individual signed 16-bit biases to get accumulated signed 32-bit biases
0x324C	0xAB0B    ADD	R3, SP, #44
0x324E	0xF9B50000  LDRSH	R0, [R5, #0]
0x3252	0xB201    SXTH	R1, R0
0x3254	0x6818    LDR	R0, [R3, #0]
0x3256	0x1840    ADDS	R0, R0, R1
0x3258	0x6018    STR	R0, [R3, #0]
;clicker_2_STM32.c, 277 :: 		accel_bias[1] += (int32_t) accel_temp[1];
0x325A	0x1D1A    ADDS	R2, R3, #4
0x325C	0x1CA8    ADDS	R0, R5, #2
0x325E	0xF9B00000  LDRSH	R0, [R0, #0]
0x3262	0xB201    SXTH	R1, R0
0x3264	0x6810    LDR	R0, [R2, #0]
0x3266	0x1840    ADDS	R0, R0, R1
0x3268	0x6010    STR	R0, [R2, #0]
;clicker_2_STM32.c, 278 :: 		accel_bias[2] += (int32_t) accel_temp[2];
0x326A	0xF2030208  ADDW	R2, R3, #8
0x326E	0x1D28    ADDS	R0, R5, #4
0x3270	0xF9B00000  LDRSH	R0, [R0, #0]
0x3274	0xB201    SXTH	R1, R0
0x3276	0x6810    LDR	R0, [R2, #0]
0x3278	0x1840    ADDS	R0, R0, R1
0x327A	0x6010    STR	R0, [R2, #0]
;clicker_2_STM32.c, 279 :: 		gyro_bias[0]  += (int32_t) gyro_temp[0];
0x327C	0xAB08    ADD	R3, SP, #32
0x327E	0xF9B40000  LDRSH	R0, [R4, #0]
0x3282	0xB201    SXTH	R1, R0
0x3284	0x6818    LDR	R0, [R3, #0]
0x3286	0x1840    ADDS	R0, R0, R1
0x3288	0x6018    STR	R0, [R3, #0]
;clicker_2_STM32.c, 280 :: 		gyro_bias[1]  += (int32_t) gyro_temp[1];
0x328A	0x1D1A    ADDS	R2, R3, #4
0x328C	0x1CA0    ADDS	R0, R4, #2
0x328E	0xF9B00000  LDRSH	R0, [R0, #0]
0x3292	0xB201    SXTH	R1, R0
0x3294	0x6810    LDR	R0, [R2, #0]
0x3296	0x1840    ADDS	R0, R0, R1
0x3298	0x6010    STR	R0, [R2, #0]
;clicker_2_STM32.c, 281 :: 		gyro_bias[2]  += (int32_t) gyro_temp[2];
0x329A	0xF2030208  ADDW	R2, R3, #8
0x329E	0x1D20    ADDS	R0, R4, #4
0x32A0	0xF9B00000  LDRSH	R0, [R0, #0]
0x32A4	0xB201    SXTH	R1, R0
0x32A6	0x6810    LDR	R0, [R2, #0]
0x32A8	0x1840    ADDS	R0, R0, R1
0x32AA	0x6010    STR	R0, [R2, #0]
;clicker_2_STM32.c, 264 :: 		for (ii = 0; ii < packet_count; ii++) {
0x32AC	0x1C70    ADDS	R0, R6, #1
; ii end address is: 24 (R6)
; ii start address is: 40 (R10)
0x32AE	0xFA1FFA80  UXTH	R10, R0
;clicker_2_STM32.c, 282 :: 		}
; ii end address is: 40 (R10)
0x32B2	0xFA1FF68A  UXTH	R6, R10
0x32B6	0xE76C    B	L_calculateAccelAndGyroBiases26
L_calculateAccelAndGyroBiases27:
;clicker_2_STM32.c, 284 :: 		accel_bias[0] /= (int32_t) packet_count; // Normalize sums to get average count biases
0x32B8	0xAC0B    ADD	R4, SP, #44
0x32BA	0xB2B9    UXTH	R1, R7
0x32BC	0x6820    LDR	R0, [R4, #0]
0x32BE	0xFB90F0F1  SDIV	R0, R0, R1
0x32C2	0x6020    STR	R0, [R4, #0]
;clicker_2_STM32.c, 285 :: 		accel_bias[1] /= (int32_t) packet_count;
0x32C4	0x1D22    ADDS	R2, R4, #4
0x32C6	0xB2B9    UXTH	R1, R7
0x32C8	0x6810    LDR	R0, [R2, #0]
0x32CA	0xFB90F0F1  SDIV	R0, R0, R1
0x32CE	0x6010    STR	R0, [R2, #0]
;clicker_2_STM32.c, 286 :: 		accel_bias[2] /= (int32_t) packet_count;
0x32D0	0xF2040208  ADDW	R2, R4, #8
0x32D4	0xB2B9    UXTH	R1, R7
0x32D6	0x6810    LDR	R0, [R2, #0]
0x32D8	0xFB90F0F1  SDIV	R0, R0, R1
0x32DC	0x6010    STR	R0, [R2, #0]
;clicker_2_STM32.c, 287 :: 		gyro_bias[0]  /= (int32_t) packet_count;
0x32DE	0xAB08    ADD	R3, SP, #32
0x32E0	0xB2B9    UXTH	R1, R7
0x32E2	0x6818    LDR	R0, [R3, #0]
0x32E4	0xFB90F0F1  SDIV	R0, R0, R1
0x32E8	0x6018    STR	R0, [R3, #0]
;clicker_2_STM32.c, 288 :: 		gyro_bias[1]  /= (int32_t) packet_count;
0x32EA	0x1D1A    ADDS	R2, R3, #4
0x32EC	0xB2B9    UXTH	R1, R7
0x32EE	0x6810    LDR	R0, [R2, #0]
0x32F0	0xFB90F0F1  SDIV	R0, R0, R1
0x32F4	0x6010    STR	R0, [R2, #0]
;clicker_2_STM32.c, 289 :: 		gyro_bias[2]  /= (int32_t) packet_count;
0x32F6	0xF2030208  ADDW	R2, R3, #8
0x32FA	0xB2B9    UXTH	R1, R7
; packet_count end address is: 28 (R7)
0x32FC	0x6810    LDR	R0, [R2, #0]
0x32FE	0xFB90F0F1  SDIV	R0, R0, R1
0x3302	0x6010    STR	R0, [R2, #0]
;clicker_2_STM32.c, 291 :: 		if(accel_bias[2] > 0L) {accel_bias[2] -= (int32_t) accelsensitivity;}  // Remove gravity from the z-axis accelerometer bias calculation
0x3304	0xF2040008  ADDW	R0, R4, #8
0x3308	0x6800    LDR	R0, [R0, #0]
0x330A	0x2800    CMP	R0, #0
0x330C	0xDD08    BLE	L_calculateAccelAndGyroBiases29
0x330E	0xA80B    ADD	R0, SP, #44
0x3310	0xF2000208  ADDW	R2, R0, #8
0x3314	0xF8BD1038  LDRH	R1, [SP, #56]
0x3318	0x6810    LDR	R0, [R2, #0]
0x331A	0x1A40    SUB	R0, R0, R1
0x331C	0x6010    STR	R0, [R2, #0]
0x331E	0xE007    B	L_calculateAccelAndGyroBiases30
L_calculateAccelAndGyroBiases29:
;clicker_2_STM32.c, 292 :: 		else {accel_bias[2] += (int32_t) accelsensitivity;}
0x3320	0xA80B    ADD	R0, SP, #44
0x3322	0xF2000208  ADDW	R2, R0, #8
0x3326	0xF8BD1038  LDRH	R1, [SP, #56]
0x332A	0x6810    LDR	R0, [R2, #0]
0x332C	0x1840    ADDS	R0, R0, R1
0x332E	0x6010    STR	R0, [R2, #0]
L_calculateAccelAndGyroBiases30:
;clicker_2_STM32.c, 295 :: 		data_[0] = (-gyro_bias[0]/4  >> 8) & 0xFF; // Divide by 4 to get 32.9 LSB per deg/s to conform to expected bias input format
0x3330	0xAB02    ADD	R3, SP, #8
0x3332	0x9315    STR	R3, [SP, #84]
0x3334	0xAA08    ADD	R2, SP, #32
0x3336	0x6810    LDR	R0, [R2, #0]
0x3338	0x4240    RSBS	R0, R0, #0
0x333A	0x1080    ASRS	R0, R0, #2
0x333C	0x1200    ASRS	R0, R0, #8
0x333E	0xF00000FF  AND	R0, R0, #255
0x3342	0x7018    STRB	R0, [R3, #0]
;clicker_2_STM32.c, 296 :: 		data_[1] = (-gyro_bias[0]/4)       & 0xFF; // Biases are additive, so change sign on calculated average gyro biases
0x3344	0x1C59    ADDS	R1, R3, #1
0x3346	0x6810    LDR	R0, [R2, #0]
0x3348	0x4240    RSBS	R0, R0, #0
0x334A	0x1080    ASRS	R0, R0, #2
0x334C	0xF00000FF  AND	R0, R0, #255
0x3350	0x7008    STRB	R0, [R1, #0]
;clicker_2_STM32.c, 297 :: 		data_[2] = (-gyro_bias[1]/4  >> 8) & 0xFF;
0x3352	0x1C99    ADDS	R1, R3, #2
0x3354	0x1D10    ADDS	R0, R2, #4
0x3356	0x6800    LDR	R0, [R0, #0]
0x3358	0x4240    RSBS	R0, R0, #0
0x335A	0x1080    ASRS	R0, R0, #2
0x335C	0x1200    ASRS	R0, R0, #8
0x335E	0xF00000FF  AND	R0, R0, #255
0x3362	0x7008    STRB	R0, [R1, #0]
;clicker_2_STM32.c, 298 :: 		data_[3] = (-gyro_bias[1]/4)       & 0xFF;
0x3364	0x1CD9    ADDS	R1, R3, #3
0x3366	0x1D10    ADDS	R0, R2, #4
0x3368	0x6800    LDR	R0, [R0, #0]
0x336A	0x4240    RSBS	R0, R0, #0
0x336C	0x1080    ASRS	R0, R0, #2
0x336E	0xF00000FF  AND	R0, R0, #255
0x3372	0x7008    STRB	R0, [R1, #0]
;clicker_2_STM32.c, 299 :: 		data_[4] = (-gyro_bias[2]/4  >> 8) & 0xFF;
0x3374	0x1D19    ADDS	R1, R3, #4
0x3376	0xF2020008  ADDW	R0, R2, #8
0x337A	0x6800    LDR	R0, [R0, #0]
0x337C	0x4240    RSBS	R0, R0, #0
0x337E	0x1080    ASRS	R0, R0, #2
0x3380	0x1200    ASRS	R0, R0, #8
0x3382	0xF00000FF  AND	R0, R0, #255
0x3386	0x7008    STRB	R0, [R1, #0]
;clicker_2_STM32.c, 300 :: 		data_[5] = (-gyro_bias[2]/4)       & 0xFF;
0x3388	0x1D59    ADDS	R1, R3, #5
0x338A	0xF2020008  ADDW	R0, R2, #8
0x338E	0x6800    LDR	R0, [R0, #0]
0x3390	0x4240    RSBS	R0, R0, #0
0x3392	0x1080    ASRS	R0, R0, #2
0x3394	0xF00000FF  AND	R0, R0, #255
0x3398	0x7008    STRB	R0, [R1, #0]
;clicker_2_STM32.c, 302 :: 		bgx = (float) gyro_bias[0]/(float) gyrosensitivity; // construct gyro bias in deg/s for later manual subtraction
0x339A	0x6810    LDR	R0, [R2, #0]
0x339C	0xEE000A10  VMOV	S0, R0
0x33A0	0xEEB80AC0  VCVT.F32.S32	S0, S0
0x33A4	0xF8BD003A  LDRH	R0, [SP, #58]
0x33A8	0xEE000A90  VMOV	S1, R0
0x33AC	0xEEF80A60  VCVT.F32.U32	S1, S1
0x33B0	0xEE800A20  VDIV.F32	S0, S0, S1
0x33B4	0x482D    LDR	R0, [PC, #180]
0x33B6	0xED000A00  VSTR.32	S0, [R0, #0]
;clicker_2_STM32.c, 303 :: 		bgy = (float) gyro_bias[1]/(float) gyrosensitivity;
0x33BA	0x1D10    ADDS	R0, R2, #4
0x33BC	0x6800    LDR	R0, [R0, #0]
0x33BE	0xEE000A10  VMOV	S0, R0
0x33C2	0xEEB80AC0  VCVT.F32.S32	S0, S0
0x33C6	0xEE800A20  VDIV.F32	S0, S0, S1
0x33CA	0x4829    LDR	R0, [PC, #164]
0x33CC	0xED000A00  VSTR.32	S0, [R0, #0]
;clicker_2_STM32.c, 304 :: 		bgz = (float) gyro_bias[2]/(float) gyrosensitivity;
0x33D0	0xF2020008  ADDW	R0, R2, #8
0x33D4	0x6800    LDR	R0, [R0, #0]
0x33D6	0xEE000A10  VMOV	S0, R0
0x33DA	0xEEB80AC0  VCVT.F32.S32	S0, S0
0x33DE	0xEE800A20  VDIV.F32	S0, S0, S1
0x33E2	0x4824    LDR	R0, [PC, #144]
0x33E4	0xED000A00  VSTR.32	S0, [R0, #0]
;clicker_2_STM32.c, 312 :: 		readBytes(XA_OFFSET_H, 2, &data_[0]); // Read factory accelerometer trim values
0x33E8	0x461A    MOV	R2, R3
0x33EA	0x2102    MOVS	R1, #2
0x33EC	0xB209    SXTH	R1, R1
0x33EE	0x2006    MOVS	R0, #6
0x33F0	0xF7FDFBB8  BL	_readBytes+0
;clicker_2_STM32.c, 313 :: 		accel_bias_reg[0] = (int16_t) ((int16_t)data_[0] << 8) | data_[1];
0x33F4	0xAB0F    ADD	R3, SP, #60
0x33F6	0xAA02    ADD	R2, SP, #8
0x33F8	0x7810    LDRB	R0, [R2, #0]
0x33FA	0x0201    LSLS	R1, R0, #8
0x33FC	0xB209    SXTH	R1, R1
0x33FE	0x1C50    ADDS	R0, R2, #1
0x3400	0x7800    LDRB	R0, [R0, #0]
0x3402	0xEA410000  ORR	R0, R1, R0, LSL #0
0x3406	0xB200    SXTH	R0, R0
0x3408	0x6018    STR	R0, [R3, #0]
;clicker_2_STM32.c, 314 :: 		readBytes(YA_OFFSET_H, 2, &data_[0]);
0x340A	0x9815    LDR	R0, [SP, #84]
0x340C	0x4602    MOV	R2, R0
0x340E	0x2102    MOVS	R1, #2
0x3410	0xB209    SXTH	R1, R1
0x3412	0x2008    MOVS	R0, #8
0x3414	0xF7FDFBA6  BL	_readBytes+0
;clicker_2_STM32.c, 315 :: 		accel_bias_reg[1] = (int16_t) ((int16_t)data_[0] << 8) | data_[1];
0x3418	0xA80F    ADD	R0, SP, #60
0x341A	0x1D03    ADDS	R3, R0, #4
0x341C	0xAA02    ADD	R2, SP, #8
0x341E	0x7810    LDRB	R0, [R2, #0]
0x3420	0x0201    LSLS	R1, R0, #8
0x3422	0xB209    SXTH	R1, R1
0x3424	0x1C50    ADDS	R0, R2, #1
0x3426	0x7800    LDRB	R0, [R0, #0]
0x3428	0xEA410000  ORR	R0, R1, R0, LSL #0
0x342C	0xB200    SXTH	R0, R0
0x342E	0x6018    STR	R0, [R3, #0]
;clicker_2_STM32.c, 316 :: 		readBytes(ZA_OFFSET_H, 2, &data_[0]);
0x3430	0x9815    LDR	R0, [SP, #84]
0x3432	0x4602    MOV	R2, R0
0x3434	0x2102    MOVS	R1, #2
0x3436	0xB209    SXTH	R1, R1
0x3438	0x200A    MOVS	R0, #10
0x343A	0xF7FDFB93  BL	_readBytes+0
;clicker_2_STM32.c, 317 :: 		accel_bias_reg[2] = (int16_t) ((int16_t)data_[0] << 8) | data_[1];
0x343E	0xA80F    ADD	R0, SP, #60
0x3440	0xF2000308  ADDW	R3, R0, #8
0x3444	0xAA02    ADD	R2, SP, #8
0x3446	0x7810    LDRB	R0, [R2, #0]
0x3448	0x0201    LSLS	R1, R0, #8
0x344A	0xB209    SXTH	R1, R1
0x344C	0x1C50    ADDS	R0, R2, #1
0x344E	0x7800    LDRB	R0, [R0, #0]
0x3450	0xEA410000  ORR	R0, R1, R0, LSL #0
0x3454	0xB200    SXTH	R0, R0
0x3456	0x6018    STR	R0, [R3, #0]
;clicker_2_STM32.c, 319 :: 		for(ii = 0; ii < 3; ii++) {
; ii start address is: 12 (R3)
0x3458	0x2300    MOVS	R3, #0
; ii end address is: 12 (R3)
0x345A	0xB29A    UXTH	R2, R3
L_calculateAccelAndGyroBiases31:
; ii start address is: 8 (R2)
0x345C	0x2A03    CMP	R2, #3
0x345E	0xD21A    BCS	L_calculateAccelAndGyroBiases32
;clicker_2_STM32.c, 320 :: 		if(accel_bias_reg[ii] & mask) mask_bit[ii] = 0x01; // If temperature compensation bit is set, record that fact in mask_bit
0x3460	0xA90F    ADD	R1, SP, #60
0x3462	0xE009    B	#18
0x3464	0x3F8E0000  	?ICScalculateAccelAndGyroBiases_gyro_bias_L0+0
0x3468	0x3F820000  	?ICScalculateAccelAndGyroBiases_accel_temp_L1+0
0x346C	0x00682000  	_bgx+0
0x3470	0x006C2000  	_bgy+0
0x3474	0x00702000  	_bgz+0
0x3478	0x0090    LSLS	R0, R2, #2
0x347A	0x1808    ADDS	R0, R1, R0
0x347C	0x6801    LDR	R1, [R0, #0]
0x347E	0x9812    LDR	R0, [SP, #72]
0x3480	0xEA010000  AND	R0, R1, R0, LSL #0
0x3484	0xB118    CBZ	R0, L_calculateAccelAndGyroBiases34
0x3486	0xA813    ADD	R0, SP, #76
0x3488	0x1881    ADDS	R1, R0, R2
0x348A	0x2001    MOVS	R0, #1
0x348C	0x7008    STRB	R0, [R1, #0]
L_calculateAccelAndGyroBiases34:
;clicker_2_STM32.c, 319 :: 		for(ii = 0; ii < 3; ii++) {
0x348E	0x1C50    ADDS	R0, R2, #1
; ii end address is: 8 (R2)
; ii start address is: 12 (R3)
0x3490	0xB283    UXTH	R3, R0
;clicker_2_STM32.c, 321 :: 		}
0x3492	0xB29A    UXTH	R2, R3
; ii end address is: 12 (R3)
0x3494	0xE7E2    B	L_calculateAccelAndGyroBiases31
L_calculateAccelAndGyroBiases32:
;clicker_2_STM32.c, 324 :: 		accel_bias_reg[0] -= (accel_bias[0]/8); // Subtract calculated averaged accelerometer bias scaled to 2048 LSB/g (16 g full scale)
0x3496	0xAE0F    ADD	R6, SP, #60
0x3498	0xAD0B    ADD	R5, SP, #44
0x349A	0x6828    LDR	R0, [R5, #0]
0x349C	0x10C1    ASRS	R1, R0, #3
0x349E	0x6830    LDR	R0, [R6, #0]
0x34A0	0x1A40    SUB	R0, R0, R1
0x34A2	0x6030    STR	R0, [R6, #0]
;clicker_2_STM32.c, 325 :: 		accel_bias_reg[1] -= (accel_bias[1]/8);
0x34A4	0x1D32    ADDS	R2, R6, #4
0x34A6	0x1D28    ADDS	R0, R5, #4
0x34A8	0x6800    LDR	R0, [R0, #0]
0x34AA	0x10C1    ASRS	R1, R0, #3
0x34AC	0x6810    LDR	R0, [R2, #0]
0x34AE	0x1A40    SUB	R0, R0, R1
0x34B0	0x6010    STR	R0, [R2, #0]
;clicker_2_STM32.c, 326 :: 		accel_bias_reg[2] -= (accel_bias[2]/8);
0x34B2	0xF2060208  ADDW	R2, R6, #8
0x34B6	0xF2050008  ADDW	R0, R5, #8
0x34BA	0x6800    LDR	R0, [R0, #0]
0x34BC	0x10C1    ASRS	R1, R0, #3
0x34BE	0x6810    LDR	R0, [R2, #0]
0x34C0	0x1A40    SUB	R0, R0, R1
0x34C2	0x6010    STR	R0, [R2, #0]
;clicker_2_STM32.c, 328 :: 		data_[0] = (accel_bias_reg[0] >> 8) & 0xFF;
0x34C4	0xAC02    ADD	R4, SP, #8
0x34C6	0x6830    LDR	R0, [R6, #0]
0x34C8	0x1200    ASRS	R0, R0, #8
0x34CA	0xF00000FF  AND	R0, R0, #255
0x34CE	0x7020    STRB	R0, [R4, #0]
;clicker_2_STM32.c, 329 :: 		data_[1] = (accel_bias_reg[0])      & 0xFF;
0x34D0	0x1C61    ADDS	R1, R4, #1
0x34D2	0x6830    LDR	R0, [R6, #0]
0x34D4	0xF00000FF  AND	R0, R0, #255
0x34D8	0x7008    STRB	R0, [R1, #0]
;clicker_2_STM32.c, 330 :: 		data_[1] = data_[1] | mask_bit[0]; // preserve temperature compensation bit when writing back to accelerometer bias registers
0x34DA	0x1C62    ADDS	R2, R4, #1
0x34DC	0x7811    LDRB	R1, [R2, #0]
0x34DE	0xAB13    ADD	R3, SP, #76
0x34E0	0x7818    LDRB	R0, [R3, #0]
0x34E2	0xEA410000  ORR	R0, R1, R0, LSL #0
0x34E6	0x7010    STRB	R0, [R2, #0]
;clicker_2_STM32.c, 331 :: 		data_[2] = (accel_bias_reg[1] >> 8) & 0xFF;
0x34E8	0x1CA1    ADDS	R1, R4, #2
0x34EA	0x1D30    ADDS	R0, R6, #4
0x34EC	0x6800    LDR	R0, [R0, #0]
0x34EE	0x1200    ASRS	R0, R0, #8
0x34F0	0xF00000FF  AND	R0, R0, #255
0x34F4	0x7008    STRB	R0, [R1, #0]
;clicker_2_STM32.c, 332 :: 		data_[3] = (accel_bias_reg[1])      & 0xFF;
0x34F6	0x1CE1    ADDS	R1, R4, #3
0x34F8	0x1D30    ADDS	R0, R6, #4
0x34FA	0x6800    LDR	R0, [R0, #0]
0x34FC	0xF00000FF  AND	R0, R0, #255
0x3500	0x7008    STRB	R0, [R1, #0]
;clicker_2_STM32.c, 333 :: 		data_[3] = data_[3] | mask_bit[1]; // preserve temperature compensation bit when writing back to accelerometer bias registers
0x3502	0x1CE2    ADDS	R2, R4, #3
0x3504	0x7811    LDRB	R1, [R2, #0]
0x3506	0x1C58    ADDS	R0, R3, #1
0x3508	0x7800    LDRB	R0, [R0, #0]
0x350A	0xEA410000  ORR	R0, R1, R0, LSL #0
0x350E	0x7010    STRB	R0, [R2, #0]
;clicker_2_STM32.c, 334 :: 		data_[4] = (accel_bias_reg[2] >> 8) & 0xFF;
0x3510	0x1D21    ADDS	R1, R4, #4
0x3512	0xF2060008  ADDW	R0, R6, #8
0x3516	0x6800    LDR	R0, [R0, #0]
0x3518	0x1200    ASRS	R0, R0, #8
0x351A	0xF00000FF  AND	R0, R0, #255
0x351E	0x7008    STRB	R0, [R1, #0]
;clicker_2_STM32.c, 335 :: 		data_[5] = (accel_bias_reg[2])      & 0xFF;
0x3520	0x1D61    ADDS	R1, R4, #5
0x3522	0xF2060008  ADDW	R0, R6, #8
0x3526	0x6800    LDR	R0, [R0, #0]
0x3528	0xF00000FF  AND	R0, R0, #255
0x352C	0x7008    STRB	R0, [R1, #0]
;clicker_2_STM32.c, 336 :: 		data_[5] = data_[5] | mask_bit[2]; // preserve temperature compensation bit when writing back to accelerometer bias registers
0x352E	0x1D62    ADDS	R2, R4, #5
0x3530	0x7811    LDRB	R1, [R2, #0]
0x3532	0x1C98    ADDS	R0, R3, #2
0x3534	0x7800    LDRB	R0, [R0, #0]
0x3536	0xEA410000  ORR	R0, R1, R0, LSL #0
0x353A	0x7010    STRB	R0, [R2, #0]
;clicker_2_STM32.c, 340 :: 		bax = (float)accel_bias[0]/(float)accelsensitivity;
0x353C	0x6828    LDR	R0, [R5, #0]
0x353E	0xEE000A10  VMOV	S0, R0
0x3542	0xEEB80AC0  VCVT.F32.S32	S0, S0
0x3546	0xF8BD0038  LDRH	R0, [SP, #56]
0x354A	0xEE000A90  VMOV	S1, R0
0x354E	0xEEF80A60  VCVT.F32.U32	S1, S1
0x3552	0xEE800A20  VDIV.F32	S0, S0, S1
0x3556	0x480F    LDR	R0, [PC, #60]
0x3558	0xED000A00  VSTR.32	S0, [R0, #0]
;clicker_2_STM32.c, 341 :: 		bay = (float)accel_bias[1]/(float)accelsensitivity;
0x355C	0x1D28    ADDS	R0, R5, #4
0x355E	0x6800    LDR	R0, [R0, #0]
0x3560	0xEE000A10  VMOV	S0, R0
0x3564	0xEEB80AC0  VCVT.F32.S32	S0, S0
0x3568	0xEE800A20  VDIV.F32	S0, S0, S1
0x356C	0x480A    LDR	R0, [PC, #40]
0x356E	0xED000A00  VSTR.32	S0, [R0, #0]
;clicker_2_STM32.c, 342 :: 		baz = (float)accel_bias[2]/(float)accelsensitivity;
0x3572	0xF2050008  ADDW	R0, R5, #8
0x3576	0x6800    LDR	R0, [R0, #0]
0x3578	0xEE000A10  VMOV	S0, R0
0x357C	0xEEB80AC0  VCVT.F32.S32	S0, S0
0x3580	0xEE800A20  VDIV.F32	S0, S0, S1
0x3584	0x4805    LDR	R0, [PC, #20]
0x3586	0xED000A00  VSTR.32	S0, [R0, #0]
;clicker_2_STM32.c, 343 :: 		}
L_end_calculateAccelAndGyroBiases:
0x358A	0xF8DDE000  LDR	LR, [SP, #0]
0x358E	0xB016    ADD	SP, SP, #88
0x3590	0x4770    BX	LR
0x3592	0xBF00    NOP
0x3594	0x00742000  	_bax+0
0x3598	0x00782000  	_bay+0
0x359C	0x007C2000  	_baz+0
; end of _calculateAccelAndGyroBiases
_readBytes:
;clicker_2_STM32.c, 82 :: 		void readBytes(unsigned char registerAddress, int count, unsigned char *buffer) {
; buffer start address is: 8 (R2)
; count start address is: 4 (R1)
; registerAddress start address is: 0 (R0)
0x0B64	0xB081    SUB	SP, SP, #4
0x0B66	0xF8CDE000  STR	LR, [SP, #0]
0x0B6A	0xFA0FFA81  SXTH	R10, R1
0x0B6E	0x4693    MOV	R11, R2
; buffer end address is: 8 (R2)
; count end address is: 4 (R1)
; registerAddress end address is: 0 (R0)
; registerAddress start address is: 0 (R0)
; count start address is: 40 (R10)
; buffer start address is: 44 (R11)
;clicker_2_STM32.c, 83 :: 		buffer[0] = registerAddress;
0x0B70	0xF88B0000  STRB	R0, [R11, #0]
; registerAddress end address is: 0 (R0)
;clicker_2_STM32.c, 85 :: 		I2C2_Start();
0x0B74	0xF7FFFFC6  BL	_I2C2_Start+0
;clicker_2_STM32.c, 86 :: 		I2C2_Write(MPU6050_ADDRESS, buffer, 1, END_MODE_RESTART);
0x0B78	0xF2400300  MOVW	R3, #0
0x0B7C	0x2201    MOVS	R2, #1
0x0B7E	0x4659    MOV	R1, R11
0x0B80	0x2068    MOVS	R0, #104
0x0B82	0xF7FFFDE1  BL	_I2C2_Write+0
;clicker_2_STM32.c, 87 :: 		I2C2_Read(MPU6050_ADDRESS, buffer, count, END_MODE_STOP);
0x0B86	0xF2400301  MOVW	R3, #1
0x0B8A	0xFA0FF28A  SXTH	R2, R10
; count end address is: 40 (R10)
0x0B8E	0x4659    MOV	R1, R11
; buffer end address is: 44 (R11)
0x0B90	0x2068    MOVS	R0, #104
0x0B92	0xF7FFFF63  BL	_I2C2_Read+0
;clicker_2_STM32.c, 88 :: 		}
L_end_readBytes:
0x0B96	0xF8DDE000  LDR	LR, [SP, #0]
0x0B9A	0xB001    ADD	SP, SP, #4
0x0B9C	0x4770    BX	LR
; end of _readBytes
___CC2DW:
;__Lib_System_4XX.c, 43 :: 		
0x29EC	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 45 :: 		
L_loopDW:
;__Lib_System_4XX.c, 46 :: 		
0x29EE	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_4XX.c, 47 :: 		
0x29F2	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_4XX.c, 48 :: 		
0x29F6	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 49 :: 		
0x29FA	0xD1F8    BNE	L_loopDW
;__Lib_System_4XX.c, 51 :: 		
L_end___CC2DW:
0x29FC	0xB001    ADD	SP, SP, #4
0x29FE	0x4770    BX	LR
; end of ___CC2DW
_initMPU6050:
;clicker_2_STM32.c, 345 :: 		void initMPU6050() {
0x2F40	0xB081    SUB	SP, SP, #4
0x2F42	0xF8CDE000  STR	LR, [SP, #0]
;clicker_2_STM32.c, 347 :: 		writeByte(PWR_MGMT_1, 0x09);              // Also disable temperature sensor
0x2F46	0x2109    MOVS	R1, #9
0x2F48	0x206B    MOVS	R0, #107
0x2F4A	0xF7FFFEAF  BL	_writeByte+0
;clicker_2_STM32.c, 348 :: 		writeByte(CONFIG, 0x06);
0x2F4E	0x2106    MOVS	R1, #6
0x2F50	0x201A    MOVS	R0, #26
0x2F52	0xF7FFFEAB  BL	_writeByte+0
;clicker_2_STM32.c, 349 :: 		writeByte(SMPLRT_DIV, 0x04);
0x2F56	0x2104    MOVS	R1, #4
0x2F58	0x2019    MOVS	R0, #25
0x2F5A	0xF7FFFEA7  BL	_writeByte+0
;clicker_2_STM32.c, 350 :: 		c =  readByte(GYRO_CONFIG);
0x2F5E	0x201B    MOVS	R0, #27
0x2F60	0xF7FFFD5C  BL	_readByte+0
; c start address is: 40 (R10)
0x2F64	0xFA5FFA80  UXTB	R10, R0
;clicker_2_STM32.c, 351 :: 		writeByte(GYRO_CONFIG, c & ~0xE0);        // Clear self-test bits [7:5]
0x2F68	0xF000001F  AND	R0, R0, #31
0x2F6C	0xB2C1    UXTB	R1, R0
0x2F6E	0x201B    MOVS	R0, #27
0x2F70	0xF7FFFE9C  BL	_writeByte+0
;clicker_2_STM32.c, 352 :: 		writeByte(GYRO_CONFIG, c & ~0x18);        // Clear AFS bits [4:3]
0x2F74	0xF64F70E7  MOVW	R0, #65511
0x2F78	0xB200    SXTH	R0, R0
0x2F7A	0xEA0A0000  AND	R0, R10, R0, LSL #0
0x2F7E	0xB2C1    UXTB	R1, R0
0x2F80	0x201B    MOVS	R0, #27
0x2F82	0xF7FFFE93  BL	_writeByte+0
;clicker_2_STM32.c, 353 :: 		writeByte(GYRO_CONFIG, c | Gscale << 3);  // Set full scale range for the gyro
0x2F86	0x4821    LDR	R0, [PC, #132]
0x2F88	0xF9B00000  LDRSH	R0, [R0, #0]
0x2F8C	0x00C0    LSLS	R0, R0, #3
0x2F8E	0xB200    SXTH	R0, R0
0x2F90	0xEA4A0000  ORR	R0, R10, R0, LSL #0
; c end address is: 40 (R10)
0x2F94	0xB2C1    UXTB	R1, R0
0x2F96	0x201B    MOVS	R0, #27
0x2F98	0xF7FFFE88  BL	_writeByte+0
;clicker_2_STM32.c, 355 :: 		c =  readByte(ACCEL_CONFIG);
0x2F9C	0x201C    MOVS	R0, #28
0x2F9E	0xF7FFFD3D  BL	_readByte+0
; c start address is: 40 (R10)
0x2FA2	0xFA5FFA80  UXTB	R10, R0
;clicker_2_STM32.c, 356 :: 		writeByte(ACCEL_CONFIG, c & ~0xE0);       // Clear self-test bits [7:5]
0x2FA6	0xF000001F  AND	R0, R0, #31
0x2FAA	0xB2C1    UXTB	R1, R0
0x2FAC	0x201C    MOVS	R0, #28
0x2FAE	0xF7FFFE7D  BL	_writeByte+0
;clicker_2_STM32.c, 357 :: 		writeByte(ACCEL_CONFIG, c & ~0x18);       // Clear AFS bits [4:3]
0x2FB2	0xF64F70E7  MOVW	R0, #65511
0x2FB6	0xB200    SXTH	R0, R0
0x2FB8	0xEA0A0000  AND	R0, R10, R0, LSL #0
0x2FBC	0xB2C1    UXTB	R1, R0
0x2FBE	0x201C    MOVS	R0, #28
0x2FC0	0xF7FFFE74  BL	_writeByte+0
;clicker_2_STM32.c, 358 :: 		writeByte(ACCEL_CONFIG, c | Ascale << 3); // Set full scale range for the accelerometer
0x2FC4	0x4812    LDR	R0, [PC, #72]
0x2FC6	0xF9B00000  LDRSH	R0, [R0, #0]
0x2FCA	0x00C0    LSLS	R0, R0, #3
0x2FCC	0xB200    SXTH	R0, R0
0x2FCE	0xEA4A0000  ORR	R0, R10, R0, LSL #0
; c end address is: 40 (R10)
0x2FD2	0xB2C1    UXTB	R1, R0
0x2FD4	0x201C    MOVS	R0, #28
0x2FD6	0xF7FFFE69  BL	_writeByte+0
;clicker_2_STM32.c, 360 :: 		writeByte(INT_PIN_CFG, 0xA0);
0x2FDA	0x21A0    MOVS	R1, #160
0x2FDC	0x2037    MOVS	R0, #55
0x2FDE	0xF7FFFE65  BL	_writeByte+0
;clicker_2_STM32.c, 361 :: 		writeByte(MOT_THR, 0x14);
0x2FE2	0x2114    MOVS	R1, #20
0x2FE4	0x201F    MOVS	R0, #31
0x2FE6	0xF7FFFE61  BL	_writeByte+0
;clicker_2_STM32.c, 362 :: 		writeByte(MOT_DUR, 0x28);
0x2FEA	0x2128    MOVS	R1, #40
0x2FEC	0x2020    MOVS	R0, #32
0x2FEE	0xF7FFFE5D  BL	_writeByte+0
;clicker_2_STM32.c, 363 :: 		writeByte(MOT_DETECT_CTRL, 0x15);
0x2FF2	0x2115    MOVS	R1, #21
0x2FF4	0x2069    MOVS	R0, #105
0x2FF6	0xF7FFFE59  BL	_writeByte+0
;clicker_2_STM32.c, 364 :: 		writeByte(INT_ENABLE, 0x40);
0x2FFA	0x2140    MOVS	R1, #64
0x2FFC	0x2038    MOVS	R0, #56
0x2FFE	0xF7FFFE55  BL	_writeByte+0
;clicker_2_STM32.c, 365 :: 		}
L_end_initMPU6050:
0x3002	0xF8DDE000  LDR	LR, [SP, #0]
0x3006	0xB001    ADD	SP, SP, #4
0x3008	0x4770    BX	LR
0x300A	0xBF00    NOP
0x300C	0x00482000  	_Gscale+0
0x3010	0x004A2000  	_Ascale+0
; end of _initMPU6050
_initTimer2:
;clicker_2_STM32.c, 400 :: 		void initTimer2() {
0x3014	0xB081    SUB	SP, SP, #4
0x3016	0xF8CDE000  STR	LR, [SP, #0]
;clicker_2_STM32.c, 401 :: 		RCC_APB1ENR.TIM2EN = 1;
0x301A	0x2101    MOVS	R1, #1
0x301C	0xB249    SXTB	R1, R1
0x301E	0x480E    LDR	R0, [PC, #56]
0x3020	0x6001    STR	R1, [R0, #0]
;clicker_2_STM32.c, 402 :: 		TIM2_CR1.CEN = 0;
0x3022	0x2100    MOVS	R1, #0
0x3024	0xB249    SXTB	R1, R1
0x3026	0x480D    LDR	R0, [PC, #52]
0x3028	0x6001    STR	R1, [R0, #0]
;clicker_2_STM32.c, 403 :: 		TIM2_PSC = 959;
0x302A	0xF24031BF  MOVW	R1, #959
0x302E	0x480C    LDR	R0, [PC, #48]
0x3030	0x6001    STR	R1, [R0, #0]
;clicker_2_STM32.c, 404 :: 		TIM2_ARR = 62499;
0x3032	0xF24F4123  MOVW	R1, #62499
0x3036	0x480B    LDR	R0, [PC, #44]
0x3038	0x6001    STR	R1, [R0, #0]
;clicker_2_STM32.c, 405 :: 		NVIC_IntEnable(IVT_INT_TIM2);
0x303A	0xF240002C  MOVW	R0, #44
0x303E	0xF7FFFBF7  BL	_NVIC_IntEnable+0
;clicker_2_STM32.c, 406 :: 		TIM2_DIER.UIE = 1;
0x3042	0x2101    MOVS	R1, #1
0x3044	0xB249    SXTB	R1, R1
0x3046	0x4808    LDR	R0, [PC, #32]
0x3048	0x6001    STR	R1, [R0, #0]
;clicker_2_STM32.c, 407 :: 		TIM2_CR1.CEN = 1;
0x304A	0x4804    LDR	R0, [PC, #16]
0x304C	0x6001    STR	R1, [R0, #0]
;clicker_2_STM32.c, 408 :: 		}
L_end_initTimer2:
0x304E	0xF8DDE000  LDR	LR, [SP, #0]
0x3052	0xB001    ADD	SP, SP, #4
0x3054	0x4770    BX	LR
0x3056	0xBF00    NOP
0x3058	0x08004247  	RCC_APB1ENR+0
0x305C	0x00004200  	TIM2_CR1+0
0x3060	0x00284000  	TIM2_PSC+0
0x3064	0x002C4000  	TIM2_ARR+0
0x3068	0x01804200  	TIM2_DIER+0
; end of _initTimer2
_NVIC_IntEnable:
;__Lib_System_4XX.c, 171 :: 		
; ivt start address is: 0 (R0)
0x2830	0xB081    SUB	SP, SP, #4
; ivt end address is: 0 (R0)
; ivt start address is: 0 (R0)
;__Lib_System_4XX.c, 183 :: 		
0x2832	0x2804    CMP	R0, #4
0x2834	0xD106    BNE	L_NVIC_IntEnable6
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 188 :: 		
0x2836	0x4919    LDR	R1, [PC, #100]
0x2838	0x6809    LDR	R1, [R1, #0]
0x283A	0xF4413280  ORR	R2, R1, #65536
0x283E	0x4917    LDR	R1, [PC, #92]
0x2840	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 189 :: 		
0x2842	0xE028    B	L_NVIC_IntEnable7
L_NVIC_IntEnable6:
;__Lib_System_4XX.c, 190 :: 		
; ivt start address is: 0 (R0)
0x2844	0x2805    CMP	R0, #5
0x2846	0xD106    BNE	L_NVIC_IntEnable8
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 195 :: 		
0x2848	0x4914    LDR	R1, [PC, #80]
0x284A	0x6809    LDR	R1, [R1, #0]
0x284C	0xF4413200  ORR	R2, R1, #131072
0x2850	0x4912    LDR	R1, [PC, #72]
0x2852	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 196 :: 		
0x2854	0xE01F    B	L_NVIC_IntEnable9
L_NVIC_IntEnable8:
;__Lib_System_4XX.c, 197 :: 		
; ivt start address is: 0 (R0)
0x2856	0x2806    CMP	R0, #6
0x2858	0xD106    BNE	L_NVIC_IntEnable10
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 202 :: 		
0x285A	0x4910    LDR	R1, [PC, #64]
0x285C	0x6809    LDR	R1, [R1, #0]
0x285E	0xF4412280  ORR	R2, R1, #262144
0x2862	0x490E    LDR	R1, [PC, #56]
0x2864	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 203 :: 		
0x2866	0xE016    B	L_NVIC_IntEnable11
L_NVIC_IntEnable10:
;__Lib_System_4XX.c, 204 :: 		
; ivt start address is: 0 (R0)
0x2868	0x280F    CMP	R0, #15
0x286A	0xD106    BNE	L_NVIC_IntEnable12
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 209 :: 		
0x286C	0x490C    LDR	R1, [PC, #48]
0x286E	0x6809    LDR	R1, [R1, #0]
0x2870	0xF0410202  ORR	R2, R1, #2
0x2874	0x490A    LDR	R1, [PC, #40]
0x2876	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 210 :: 		
0x2878	0xE00D    B	L_NVIC_IntEnable13
L_NVIC_IntEnable12:
;__Lib_System_4XX.c, 211 :: 		
; ivt start address is: 0 (R0)
0x287A	0x2810    CMP	R0, #16
0x287C	0xD30B    BCC	L_NVIC_IntEnable14
;__Lib_System_4XX.c, 216 :: 		
0x287E	0xF2A00410  SUBW	R4, R0, #16
; ivt end address is: 0 (R0)
0x2882	0x0961    LSRS	R1, R4, #5
0x2884	0x008A    LSLS	R2, R1, #2
0x2886	0x4907    LDR	R1, [PC, #28]
0x2888	0x188B    ADDS	R3, R1, R2
;__Lib_System_4XX.c, 217 :: 		
0x288A	0xF004021F  AND	R2, R4, #31
0x288E	0xF04F0101  MOV	R1, #1
0x2892	0x4091    LSLS	R1, R2
0x2894	0x6019    STR	R1, [R3, #0]
;__Lib_System_4XX.c, 218 :: 		
L_NVIC_IntEnable14:
L_NVIC_IntEnable13:
L_NVIC_IntEnable11:
L_NVIC_IntEnable9:
L_NVIC_IntEnable7:
;__Lib_System_4XX.c, 219 :: 		
L_end_NVIC_IntEnable:
0x2896	0xB001    ADD	SP, SP, #4
0x2898	0x4770    BX	LR
0x289A	0xBF00    NOP
0x289C	0xED24E000  	NVIC_SHCSR+0
0x28A0	0xE010E000  	NVIC_SYSTICKCSR+0
0x28A4	0xE100E000  	NVIC_SETENA0+0
; end of _NVIC_IntEnable
___FillZeros:
;__Lib_System_4XX.c, 85 :: 		
0x3968	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 87 :: 		
0x396A	0xF04F0900  MOV	R9, #0
;__Lib_System_4XX.c, 88 :: 		
0x396E	0xF04F0C00  MOV	R12, #0
;__Lib_System_4XX.c, 89 :: 		
0x3972	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_4XX.c, 90 :: 		
0x3976	0xDC04    BGT	L_loopFZs
;__Lib_System_4XX.c, 91 :: 		
0x3978	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_4XX.c, 92 :: 		
0x397C	0xDB01    BLT	L_loopFZs
;__Lib_System_4XX.c, 93 :: 		
0x397E	0x46D4    MOV	R12, R10
;__Lib_System_4XX.c, 94 :: 		
0x3980	0x46EA    MOV	R10, SP
;__Lib_System_4XX.c, 95 :: 		
L_loopFZs:
;__Lib_System_4XX.c, 96 :: 		
0x3982	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_4XX.c, 97 :: 		
0x3986	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 98 :: 		
0x398A	0xD1FA    BNE	L_loopFZs
;__Lib_System_4XX.c, 99 :: 		
0x398C	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_4XX.c, 100 :: 		
0x3990	0xDD05    BLE	L_norep
;__Lib_System_4XX.c, 101 :: 		
0x3992	0x46E2    MOV	R10, R12
;__Lib_System_4XX.c, 102 :: 		
0x3994	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_4XX.c, 103 :: 		
0x3998	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_4XX.c, 104 :: 		
0x399C	0xE7F1    B	L_loopFZs
;__Lib_System_4XX.c, 105 :: 		
L_norep:
;__Lib_System_4XX.c, 107 :: 		
L_end___FillZeros:
0x399E	0xB001    ADD	SP, SP, #4
0x39A0	0x4770    BX	LR
; end of ___FillZeros
__Lib_System_4XX_InitialSetUpRCCRCC2:
;__Lib_System_4XX.c, 452 :: 		
0x3A48	0xB082    SUB	SP, SP, #8
0x3A4A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_4XX.c, 455 :: 		
; ulRCC_CR start address is: 8 (R2)
0x3A4E	0x4A92    LDR	R2, [PC, #584]
;__Lib_System_4XX.c, 456 :: 		
; ulRCC_PLLCFGR start address is: 12 (R3)
0x3A50	0x4B92    LDR	R3, [PC, #584]
;__Lib_System_4XX.c, 457 :: 		
; ulRCC_CFGR start address is: 16 (R4)
0x3A52	0x4C93    LDR	R4, [PC, #588]
;__Lib_System_4XX.c, 458 :: 		
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x3A54	0x4893    LDR	R0, [PC, #588]
;__Lib_System_4XX.c, 459 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3A56	0x4994    LDR	R1, [PC, #592]
;__Lib_System_4XX.c, 461 :: 		
0x3A58	0x2803    CMP	R0, #3
0x3A5A	0xF040803C  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC231
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 462 :: 		
0x3A5E	0x4893    LDR	R0, [PC, #588]
0x3A60	0x4281    CMP	R1, R0
0x3A62	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC232
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 463 :: 		
0x3A64	0x4892    LDR	R0, [PC, #584]
0x3A66	0x6800    LDR	R0, [R0, #0]
0x3A68	0xF0400105  ORR	R1, R0, #5
0x3A6C	0x4890    LDR	R0, [PC, #576]
0x3A6E	0x6001    STR	R1, [R0, #0]
0x3A70	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC233
L___Lib_System_4XX_InitialSetUpRCCRCC232:
;__Lib_System_4XX.c, 464 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3A72	0x4890    LDR	R0, [PC, #576]
0x3A74	0x4281    CMP	R1, R0
0x3A76	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC234
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 465 :: 		
0x3A78	0x488D    LDR	R0, [PC, #564]
0x3A7A	0x6800    LDR	R0, [R0, #0]
0x3A7C	0xF0400104  ORR	R1, R0, #4
0x3A80	0x488B    LDR	R0, [PC, #556]
0x3A82	0x6001    STR	R1, [R0, #0]
0x3A84	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC235
L___Lib_System_4XX_InitialSetUpRCCRCC234:
;__Lib_System_4XX.c, 466 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3A86	0x488C    LDR	R0, [PC, #560]
0x3A88	0x4281    CMP	R1, R0
0x3A8A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC236
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 467 :: 		
0x3A8C	0x4888    LDR	R0, [PC, #544]
0x3A8E	0x6800    LDR	R0, [R0, #0]
0x3A90	0xF0400103  ORR	R1, R0, #3
0x3A94	0x4886    LDR	R0, [PC, #536]
0x3A96	0x6001    STR	R1, [R0, #0]
0x3A98	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC237
L___Lib_System_4XX_InitialSetUpRCCRCC236:
;__Lib_System_4XX.c, 468 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3A9A	0xF64E2060  MOVW	R0, #60000
0x3A9E	0x4281    CMP	R1, R0
0x3AA0	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC238
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 469 :: 		
0x3AA2	0x4883    LDR	R0, [PC, #524]
0x3AA4	0x6800    LDR	R0, [R0, #0]
0x3AA6	0xF0400102  ORR	R1, R0, #2
0x3AAA	0x4881    LDR	R0, [PC, #516]
0x3AAC	0x6001    STR	R1, [R0, #0]
0x3AAE	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC239
L___Lib_System_4XX_InitialSetUpRCCRCC238:
;__Lib_System_4XX.c, 470 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3AB0	0xF2475030  MOVW	R0, #30000
0x3AB4	0x4281    CMP	R1, R0
0x3AB6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC240
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 471 :: 		
0x3AB8	0x487D    LDR	R0, [PC, #500]
0x3ABA	0x6800    LDR	R0, [R0, #0]
0x3ABC	0xF0400101  ORR	R1, R0, #1
0x3AC0	0x487B    LDR	R0, [PC, #492]
0x3AC2	0x6001    STR	R1, [R0, #0]
0x3AC4	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC241
L___Lib_System_4XX_InitialSetUpRCCRCC240:
;__Lib_System_4XX.c, 473 :: 		
0x3AC6	0x487A    LDR	R0, [PC, #488]
0x3AC8	0x6801    LDR	R1, [R0, #0]
0x3ACA	0xF06F0007  MVN	R0, #7
0x3ACE	0x4001    ANDS	R1, R0
0x3AD0	0x4877    LDR	R0, [PC, #476]
0x3AD2	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC241:
L___Lib_System_4XX_InitialSetUpRCCRCC239:
L___Lib_System_4XX_InitialSetUpRCCRCC237:
L___Lib_System_4XX_InitialSetUpRCCRCC235:
L___Lib_System_4XX_InitialSetUpRCCRCC233:
;__Lib_System_4XX.c, 474 :: 		
0x3AD4	0xE10C    B	L___Lib_System_4XX_InitialSetUpRCCRCC242
L___Lib_System_4XX_InitialSetUpRCCRCC231:
;__Lib_System_4XX.c, 475 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x3AD6	0x2802    CMP	R0, #2
0x3AD8	0xF0408046  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC243
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 476 :: 		
0x3ADC	0x4877    LDR	R0, [PC, #476]
0x3ADE	0x4281    CMP	R1, R0
0x3AE0	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC244
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 477 :: 		
0x3AE2	0x4873    LDR	R0, [PC, #460]
0x3AE4	0x6800    LDR	R0, [R0, #0]
0x3AE6	0xF0400106  ORR	R1, R0, #6
0x3AEA	0x4871    LDR	R0, [PC, #452]
0x3AEC	0x6001    STR	R1, [R0, #0]
0x3AEE	0xE03A    B	L___Lib_System_4XX_InitialSetUpRCCRCC245
L___Lib_System_4XX_InitialSetUpRCCRCC244:
;__Lib_System_4XX.c, 478 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3AF0	0x4870    LDR	R0, [PC, #448]
0x3AF2	0x4281    CMP	R1, R0
0x3AF4	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC246
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 479 :: 		
0x3AF6	0x486E    LDR	R0, [PC, #440]
0x3AF8	0x6800    LDR	R0, [R0, #0]
0x3AFA	0xF0400105  ORR	R1, R0, #5
0x3AFE	0x486C    LDR	R0, [PC, #432]
0x3B00	0x6001    STR	R1, [R0, #0]
0x3B02	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC247
L___Lib_System_4XX_InitialSetUpRCCRCC246:
;__Lib_System_4XX.c, 480 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3B04	0x486E    LDR	R0, [PC, #440]
0x3B06	0x4281    CMP	R1, R0
0x3B08	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC248
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 481 :: 		
0x3B0A	0x4869    LDR	R0, [PC, #420]
0x3B0C	0x6800    LDR	R0, [R0, #0]
0x3B0E	0xF0400104  ORR	R1, R0, #4
0x3B12	0x4867    LDR	R0, [PC, #412]
0x3B14	0x6001    STR	R1, [R0, #0]
0x3B16	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC249
L___Lib_System_4XX_InitialSetUpRCCRCC248:
;__Lib_System_4XX.c, 482 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3B18	0x486A    LDR	R0, [PC, #424]
0x3B1A	0x4281    CMP	R1, R0
0x3B1C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC250
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 483 :: 		
0x3B1E	0x4864    LDR	R0, [PC, #400]
0x3B20	0x6800    LDR	R0, [R0, #0]
0x3B22	0xF0400103  ORR	R1, R0, #3
0x3B26	0x4862    LDR	R0, [PC, #392]
0x3B28	0x6001    STR	R1, [R0, #0]
0x3B2A	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC251
L___Lib_System_4XX_InitialSetUpRCCRCC250:
;__Lib_System_4XX.c, 484 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3B2C	0xF64B3080  MOVW	R0, #48000
0x3B30	0x4281    CMP	R1, R0
0x3B32	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC252
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 485 :: 		
0x3B34	0x485E    LDR	R0, [PC, #376]
0x3B36	0x6800    LDR	R0, [R0, #0]
0x3B38	0xF0400102  ORR	R1, R0, #2
0x3B3C	0x485C    LDR	R0, [PC, #368]
0x3B3E	0x6001    STR	R1, [R0, #0]
0x3B40	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC253
L___Lib_System_4XX_InitialSetUpRCCRCC252:
;__Lib_System_4XX.c, 486 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3B42	0xF64550C0  MOVW	R0, #24000
0x3B46	0x4281    CMP	R1, R0
0x3B48	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC254
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 487 :: 		
0x3B4A	0x4859    LDR	R0, [PC, #356]
0x3B4C	0x6800    LDR	R0, [R0, #0]
0x3B4E	0xF0400101  ORR	R1, R0, #1
0x3B52	0x4857    LDR	R0, [PC, #348]
0x3B54	0x6001    STR	R1, [R0, #0]
0x3B56	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC255
L___Lib_System_4XX_InitialSetUpRCCRCC254:
;__Lib_System_4XX.c, 489 :: 		
0x3B58	0x4855    LDR	R0, [PC, #340]
0x3B5A	0x6801    LDR	R1, [R0, #0]
0x3B5C	0xF06F0007  MVN	R0, #7
0x3B60	0x4001    ANDS	R1, R0
0x3B62	0x4853    LDR	R0, [PC, #332]
0x3B64	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC255:
L___Lib_System_4XX_InitialSetUpRCCRCC253:
L___Lib_System_4XX_InitialSetUpRCCRCC251:
L___Lib_System_4XX_InitialSetUpRCCRCC249:
L___Lib_System_4XX_InitialSetUpRCCRCC247:
L___Lib_System_4XX_InitialSetUpRCCRCC245:
;__Lib_System_4XX.c, 490 :: 		
0x3B66	0xE0C3    B	L___Lib_System_4XX_InitialSetUpRCCRCC256
L___Lib_System_4XX_InitialSetUpRCCRCC243:
;__Lib_System_4XX.c, 491 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x3B68	0x2801    CMP	R0, #1
0x3B6A	0xF0408051  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC257
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 492 :: 		
0x3B6E	0x4851    LDR	R0, [PC, #324]
0x3B70	0x4281    CMP	R1, R0
0x3B72	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC258
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 493 :: 		
0x3B74	0x484E    LDR	R0, [PC, #312]
0x3B76	0x6800    LDR	R0, [R0, #0]
0x3B78	0xF0400107  ORR	R1, R0, #7
0x3B7C	0x484C    LDR	R0, [PC, #304]
0x3B7E	0x6001    STR	R1, [R0, #0]
0x3B80	0xE045    B	L___Lib_System_4XX_InitialSetUpRCCRCC259
L___Lib_System_4XX_InitialSetUpRCCRCC258:
;__Lib_System_4XX.c, 494 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3B82	0x4851    LDR	R0, [PC, #324]
0x3B84	0x4281    CMP	R1, R0
0x3B86	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC260
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 495 :: 		
0x3B88	0x4849    LDR	R0, [PC, #292]
0x3B8A	0x6800    LDR	R0, [R0, #0]
0x3B8C	0xF0400106  ORR	R1, R0, #6
0x3B90	0x4847    LDR	R0, [PC, #284]
0x3B92	0x6001    STR	R1, [R0, #0]
0x3B94	0xE03B    B	L___Lib_System_4XX_InitialSetUpRCCRCC261
L___Lib_System_4XX_InitialSetUpRCCRCC260:
;__Lib_System_4XX.c, 496 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3B96	0x4848    LDR	R0, [PC, #288]
0x3B98	0x4281    CMP	R1, R0
0x3B9A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC262
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 497 :: 		
0x3B9C	0x4844    LDR	R0, [PC, #272]
0x3B9E	0x6800    LDR	R0, [R0, #0]
0x3BA0	0xF0400105  ORR	R1, R0, #5
0x3BA4	0x4842    LDR	R0, [PC, #264]
0x3BA6	0x6001    STR	R1, [R0, #0]
0x3BA8	0xE031    B	L___Lib_System_4XX_InitialSetUpRCCRCC263
L___Lib_System_4XX_InitialSetUpRCCRCC262:
;__Lib_System_4XX.c, 498 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3BAA	0x4846    LDR	R0, [PC, #280]
0x3BAC	0x4281    CMP	R1, R0
0x3BAE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC264
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 499 :: 		
0x3BB0	0x483F    LDR	R0, [PC, #252]
0x3BB2	0x6800    LDR	R0, [R0, #0]
0x3BB4	0xF0400104  ORR	R1, R0, #4
0x3BB8	0x483D    LDR	R0, [PC, #244]
0x3BBA	0x6001    STR	R1, [R0, #0]
0x3BBC	0xE027    B	L___Lib_System_4XX_InitialSetUpRCCRCC265
L___Lib_System_4XX_InitialSetUpRCCRCC264:
;__Lib_System_4XX.c, 500 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3BBE	0xF24D20F0  MOVW	R0, #54000
0x3BC2	0x4281    CMP	R1, R0
0x3BC4	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC266
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 501 :: 		
0x3BC6	0x483A    LDR	R0, [PC, #232]
0x3BC8	0x6800    LDR	R0, [R0, #0]
0x3BCA	0xF0400103  ORR	R1, R0, #3
0x3BCE	0x4838    LDR	R0, [PC, #224]
0x3BD0	0x6001    STR	R1, [R0, #0]
0x3BD2	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC267
L___Lib_System_4XX_InitialSetUpRCCRCC266:
;__Lib_System_4XX.c, 502 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3BD4	0xF64840A0  MOVW	R0, #36000
0x3BD8	0x4281    CMP	R1, R0
0x3BDA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC268
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 503 :: 		
0x3BDC	0x4834    LDR	R0, [PC, #208]
0x3BDE	0x6800    LDR	R0, [R0, #0]
0x3BE0	0xF0400102  ORR	R1, R0, #2
0x3BE4	0x4832    LDR	R0, [PC, #200]
0x3BE6	0x6001    STR	R1, [R0, #0]
0x3BE8	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC269
L___Lib_System_4XX_InitialSetUpRCCRCC268:
;__Lib_System_4XX.c, 504 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3BEA	0xF2446050  MOVW	R0, #18000
0x3BEE	0x4281    CMP	R1, R0
0x3BF0	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC270
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 505 :: 		
0x3BF2	0x482F    LDR	R0, [PC, #188]
0x3BF4	0x6800    LDR	R0, [R0, #0]
0x3BF6	0xF0400101  ORR	R1, R0, #1
0x3BFA	0x482D    LDR	R0, [PC, #180]
0x3BFC	0x6001    STR	R1, [R0, #0]
0x3BFE	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC271
L___Lib_System_4XX_InitialSetUpRCCRCC270:
;__Lib_System_4XX.c, 507 :: 		
0x3C00	0x482B    LDR	R0, [PC, #172]
0x3C02	0x6801    LDR	R1, [R0, #0]
0x3C04	0xF06F0007  MVN	R0, #7
0x3C08	0x4001    ANDS	R1, R0
0x3C0A	0x4829    LDR	R0, [PC, #164]
0x3C0C	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC271:
L___Lib_System_4XX_InitialSetUpRCCRCC269:
L___Lib_System_4XX_InitialSetUpRCCRCC267:
L___Lib_System_4XX_InitialSetUpRCCRCC265:
L___Lib_System_4XX_InitialSetUpRCCRCC263:
L___Lib_System_4XX_InitialSetUpRCCRCC261:
L___Lib_System_4XX_InitialSetUpRCCRCC259:
;__Lib_System_4XX.c, 508 :: 		
0x3C0E	0xE06F    B	L___Lib_System_4XX_InitialSetUpRCCRCC272
L___Lib_System_4XX_InitialSetUpRCCRCC257:
;__Lib_System_4XX.c, 509 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x3C10	0x2800    CMP	R0, #0
0x3C12	0xF040806D  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC273
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 510 :: 		
0x3C16	0x482D    LDR	R0, [PC, #180]
0x3C18	0x4281    CMP	R1, R0
0x3C1A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC274
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 511 :: 		
0x3C1C	0x4824    LDR	R0, [PC, #144]
0x3C1E	0x6800    LDR	R0, [R0, #0]
0x3C20	0xF0400107  ORR	R1, R0, #7
0x3C24	0x4822    LDR	R0, [PC, #136]
0x3C26	0x6001    STR	R1, [R0, #0]
0x3C28	0xE062    B	L___Lib_System_4XX_InitialSetUpRCCRCC275
L___Lib_System_4XX_InitialSetUpRCCRCC274:
;__Lib_System_4XX.c, 512 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3C2A	0x4825    LDR	R0, [PC, #148]
0x3C2C	0x4281    CMP	R1, R0
0x3C2E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC276
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 513 :: 		
0x3C30	0x481F    LDR	R0, [PC, #124]
0x3C32	0x6800    LDR	R0, [R0, #0]
0x3C34	0xF0400106  ORR	R1, R0, #6
0x3C38	0x481D    LDR	R0, [PC, #116]
0x3C3A	0x6001    STR	R1, [R0, #0]
0x3C3C	0xE058    B	L___Lib_System_4XX_InitialSetUpRCCRCC277
L___Lib_System_4XX_InitialSetUpRCCRCC276:
;__Lib_System_4XX.c, 514 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3C3E	0x4824    LDR	R0, [PC, #144]
0x3C40	0x4281    CMP	R1, R0
0x3C42	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC278
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 515 :: 		
0x3C44	0x481A    LDR	R0, [PC, #104]
0x3C46	0x6800    LDR	R0, [R0, #0]
0x3C48	0xF0400105  ORR	R1, R0, #5
0x3C4C	0x4818    LDR	R0, [PC, #96]
0x3C4E	0x6001    STR	R1, [R0, #0]
0x3C50	0xE04E    B	L___Lib_System_4XX_InitialSetUpRCCRCC279
L___Lib_System_4XX_InitialSetUpRCCRCC278:
;__Lib_System_4XX.c, 516 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3C52	0xF5B14F7A  CMP	R1, #64000
0x3C56	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC280
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 517 :: 		
0x3C58	0x4815    LDR	R0, [PC, #84]
0x3C5A	0x6800    LDR	R0, [R0, #0]
0x3C5C	0xF0400104  ORR	R1, R0, #4
0x3C60	0x4813    LDR	R0, [PC, #76]
0x3C62	0x6001    STR	R1, [R0, #0]
0x3C64	0xE044    B	L___Lib_System_4XX_InitialSetUpRCCRCC281
L___Lib_System_4XX_InitialSetUpRCCRCC280:
;__Lib_System_4XX.c, 518 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3C66	0xF64B3080  MOVW	R0, #48000
0x3C6A	0x4281    CMP	R1, R0
0x3C6C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC282
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 519 :: 		
0x3C6E	0x4810    LDR	R0, [PC, #64]
0x3C70	0x6800    LDR	R0, [R0, #0]
0x3C72	0xF0400103  ORR	R1, R0, #3
0x3C76	0x480E    LDR	R0, [PC, #56]
0x3C78	0x6001    STR	R1, [R0, #0]
0x3C7A	0xE039    B	L___Lib_System_4XX_InitialSetUpRCCRCC283
L___Lib_System_4XX_InitialSetUpRCCRCC282:
;__Lib_System_4XX.c, 520 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3C7C	0xF5B14FFA  CMP	R1, #32000
0x3C80	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC284
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 521 :: 		
0x3C82	0x480B    LDR	R0, [PC, #44]
0x3C84	0x6800    LDR	R0, [R0, #0]
0x3C86	0xF0400102  ORR	R1, R0, #2
0x3C8A	0x4809    LDR	R0, [PC, #36]
0x3C8C	0x6001    STR	R1, [R0, #0]
0x3C8E	0xE02F    B	L___Lib_System_4XX_InitialSetUpRCCRCC285
L___Lib_System_4XX_InitialSetUpRCCRCC284:
;__Lib_System_4XX.c, 522 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3C90	0xF5B15F7A  CMP	R1, #16000
0x3C94	0xD925    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC286
0x3C96	0xE01D    B	#58
0x3C98	0x00810100  	#16777345
0x3C9C	0x1E080500  	#83893768
0x3CA0	0x94020000  	#37890
0x3CA4	0x00030000  	#3
0x3CA8	0xD4C00001  	#120000
0x3CAC	0x49F00002  	#150000
0x3CB0	0x3C004002  	FLASH_ACR+0
0x3CB4	0xD4C00001  	#120000
0x3CB8	0x5F900001  	#90000
0x3CBC	0x32800002  	#144000
0x3CC0	0x77000001  	#96000
0x3CC4	0x19400001  	#72000
0x3CC8	0xA5E00001  	#108000
0x3CCC	0xB5800001  	#112000
0x3CD0	0x38800001  	#80000
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 523 :: 		
0x3CD4	0x482D    LDR	R0, [PC, #180]
0x3CD6	0x6800    LDR	R0, [R0, #0]
0x3CD8	0xF0400101  ORR	R1, R0, #1
0x3CDC	0x482B    LDR	R0, [PC, #172]
0x3CDE	0x6001    STR	R1, [R0, #0]
0x3CE0	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC287
L___Lib_System_4XX_InitialSetUpRCCRCC286:
;__Lib_System_4XX.c, 525 :: 		
0x3CE2	0x482A    LDR	R0, [PC, #168]
0x3CE4	0x6801    LDR	R1, [R0, #0]
0x3CE6	0xF06F0007  MVN	R0, #7
0x3CEA	0x4001    ANDS	R1, R0
0x3CEC	0x4827    LDR	R0, [PC, #156]
0x3CEE	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC287:
L___Lib_System_4XX_InitialSetUpRCCRCC285:
L___Lib_System_4XX_InitialSetUpRCCRCC283:
L___Lib_System_4XX_InitialSetUpRCCRCC281:
L___Lib_System_4XX_InitialSetUpRCCRCC279:
L___Lib_System_4XX_InitialSetUpRCCRCC277:
L___Lib_System_4XX_InitialSetUpRCCRCC275:
;__Lib_System_4XX.c, 526 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC273:
L___Lib_System_4XX_InitialSetUpRCCRCC272:
L___Lib_System_4XX_InitialSetUpRCCRCC256:
L___Lib_System_4XX_InitialSetUpRCCRCC242:
;__Lib_System_4XX.c, 528 :: 		
0x3CF0	0x2101    MOVS	R1, #1
0x3CF2	0xB249    SXTB	R1, R1
0x3CF4	0x4826    LDR	R0, [PC, #152]
0x3CF6	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 529 :: 		
0x3CF8	0x4826    LDR	R0, [PC, #152]
0x3CFA	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 531 :: 		
0x3CFC	0xF7FFFE00  BL	__Lib_System_4XX_SystemClockSetDefault+0
;__Lib_System_4XX.c, 533 :: 		
0x3D00	0x4825    LDR	R0, [PC, #148]
0x3D02	0x6003    STR	R3, [R0, #0]
; ulRCC_PLLCFGR end address is: 12 (R3)
;__Lib_System_4XX.c, 534 :: 		
0x3D04	0x4825    LDR	R0, [PC, #148]
0x3D06	0x6004    STR	R4, [R0, #0]
;__Lib_System_4XX.c, 535 :: 		
0x3D08	0x4825    LDR	R0, [PC, #148]
0x3D0A	0xEA020100  AND	R1, R2, R0, LSL #0
0x3D0E	0x4825    LDR	R0, [PC, #148]
0x3D10	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 537 :: 		
0x3D12	0xF0020001  AND	R0, R2, #1
0x3D16	0xB140    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC299
; ulRCC_CFGR end address is: 16 (R4)
; ulRCC_CR end address is: 8 (R2)
0x3D18	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 538 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC289:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x3D1A	0x4822    LDR	R0, [PC, #136]
0x3D1C	0x6800    LDR	R0, [R0, #0]
0x3D1E	0xF0000002  AND	R0, R0, #2
0x3D22	0x2800    CMP	R0, #0
0x3D24	0xD100    BNE	L___Lib_System_4XX_InitialSetUpRCCRCC290
;__Lib_System_4XX.c, 539 :: 		
0x3D26	0xE7F8    B	L___Lib_System_4XX_InitialSetUpRCCRCC289
L___Lib_System_4XX_InitialSetUpRCCRCC290:
;__Lib_System_4XX.c, 540 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x3D28	0xE000    B	L___Lib_System_4XX_InitialSetUpRCCRCC288
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC299:
;__Lib_System_4XX.c, 537 :: 		
0x3D2A	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 540 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC288:
;__Lib_System_4XX.c, 542 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x3D2C	0xF4023080  AND	R0, R2, #65536
0x3D30	0xB148    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2100
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_4XX.c, 543 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC292:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x3D32	0x481C    LDR	R0, [PC, #112]
0x3D34	0x6800    LDR	R0, [R0, #0]
0x3D36	0xF4003000  AND	R0, R0, #131072
0x3D3A	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC293
;__Lib_System_4XX.c, 544 :: 		
0x3D3C	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC292
L___Lib_System_4XX_InitialSetUpRCCRCC293:
;__Lib_System_4XX.c, 545 :: 		
0x3D3E	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x3D40	0x460A    MOV	R2, R1
0x3D42	0x9901    LDR	R1, [SP, #4]
0x3D44	0xE002    B	L___Lib_System_4XX_InitialSetUpRCCRCC291
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2100:
;__Lib_System_4XX.c, 542 :: 		
0x3D46	0x9101    STR	R1, [SP, #4]
0x3D48	0x4611    MOV	R1, R2
0x3D4A	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_4XX.c, 545 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC291:
;__Lib_System_4XX.c, 547 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x3D4C	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x3D50	0xB170    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2101
;__Lib_System_4XX.c, 548 :: 		
0x3D52	0x4814    LDR	R0, [PC, #80]
0x3D54	0x6800    LDR	R0, [R0, #0]
0x3D56	0xF0407180  ORR	R1, R0, #16777216
0x3D5A	0x4812    LDR	R0, [PC, #72]
0x3D5C	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x3D5E	0x4611    MOV	R1, R2
;__Lib_System_4XX.c, 549 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC295:
; ulRCC_CFGR start address is: 4 (R1)
0x3D60	0x4810    LDR	R0, [PC, #64]
0x3D62	0x6800    LDR	R0, [R0, #0]
0x3D64	0xF0007000  AND	R0, R0, #33554432
0x3D68	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC296
;__Lib_System_4XX.c, 550 :: 		
0x3D6A	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC295
L___Lib_System_4XX_InitialSetUpRCCRCC296:
;__Lib_System_4XX.c, 551 :: 		
0x3D6C	0x460A    MOV	R2, R1
0x3D6E	0xE7FF    B	L___Lib_System_4XX_InitialSetUpRCCRCC294
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_4XX_InitialSetUpRCCRCC2101:
;__Lib_System_4XX.c, 547 :: 		
;__Lib_System_4XX.c, 551 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC294:
;__Lib_System_4XX.c, 554 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC297:
; ulRCC_CFGR start address is: 8 (R2)
0x3D70	0x480A    LDR	R0, [PC, #40]
0x3D72	0x6800    LDR	R0, [R0, #0]
0x3D74	0xF000010C  AND	R1, R0, #12
0x3D78	0x0090    LSLS	R0, R2, #2
0x3D7A	0xF000000C  AND	R0, R0, #12
0x3D7E	0x4281    CMP	R1, R0
0x3D80	0xD000    BEQ	L___Lib_System_4XX_InitialSetUpRCCRCC298
;__Lib_System_4XX.c, 555 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x3D82	0xE7F5    B	L___Lib_System_4XX_InitialSetUpRCCRCC297
L___Lib_System_4XX_InitialSetUpRCCRCC298:
;__Lib_System_4XX.c, 557 :: 		
L_end_InitialSetUpRCCRCC2:
0x3D84	0xF8DDE000  LDR	LR, [SP, #0]
0x3D88	0xB002    ADD	SP, SP, #8
0x3D8A	0x4770    BX	LR
0x3D8C	0x3C004002  	FLASH_ACR+0
0x3D90	0x80204247  	FLASH_ACR+0
0x3D94	0x80244247  	FLASH_ACR+0
0x3D98	0x38044002  	RCC_PLLCFGR+0
0x3D9C	0x38084002  	RCC_CFGR+0
0x3DA0	0xFFFF000F  	#1048575
0x3DA4	0x38004002  	RCC_CR+0
; end of __Lib_System_4XX_InitialSetUpRCCRCC2
__Lib_System_4XX_SystemClockSetDefault:
;__Lib_System_4XX.c, 431 :: 		
0x3900	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 434 :: 		
0x3902	0x480D    LDR	R0, [PC, #52]
0x3904	0x6800    LDR	R0, [R0, #0]
0x3906	0xF0400101  ORR	R1, R0, #1
0x390A	0x480B    LDR	R0, [PC, #44]
0x390C	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 437 :: 		
0x390E	0x2100    MOVS	R1, #0
0x3910	0x480A    LDR	R0, [PC, #40]
0x3912	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 440 :: 		
0x3914	0x4808    LDR	R0, [PC, #32]
0x3916	0x6801    LDR	R1, [R0, #0]
0x3918	0x4809    LDR	R0, [PC, #36]
0x391A	0x4001    ANDS	R1, R0
0x391C	0x4806    LDR	R0, [PC, #24]
0x391E	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 443 :: 		
0x3920	0x4908    LDR	R1, [PC, #32]
0x3922	0x4809    LDR	R0, [PC, #36]
0x3924	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 446 :: 		
0x3926	0x4804    LDR	R0, [PC, #16]
0x3928	0x6801    LDR	R1, [R0, #0]
0x392A	0xF46F2080  MVN	R0, #262144
0x392E	0x4001    ANDS	R1, R0
0x3930	0x4801    LDR	R0, [PC, #4]
0x3932	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 450 :: 		
L_end_SystemClockSetDefault:
0x3934	0xB001    ADD	SP, SP, #4
0x3936	0x4770    BX	LR
0x3938	0x38004002  	RCC_CR+0
0x393C	0x38084002  	RCC_CFGR+0
0x3940	0xFFFFFEF6  	#-17367041
0x3944	0x30102400  	#603992080
0x3948	0x38044002  	RCC_PLLCFGR+0
; end of __Lib_System_4XX_SystemClockSetDefault
__Lib_System_4XX_InitialSetUpFosc:
;__Lib_System_4XX.c, 369 :: 		
0x3A24	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 370 :: 		
0x3A26	0x4904    LDR	R1, [PC, #16]
0x3A28	0x4804    LDR	R0, [PC, #16]
0x3A2A	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 371 :: 		
0x3A2C	0x4904    LDR	R1, [PC, #16]
0x3A2E	0x4805    LDR	R0, [PC, #20]
0x3A30	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 372 :: 		
L_end_InitialSetUpFosc:
0x3A32	0xB001    ADD	SP, SP, #4
0x3A34	0x4770    BX	LR
0x3A36	0xBF00    NOP
0x3A38	0xD4C00001  	#120000
0x3A3C	0x00802000  	___System_CLOCK_IN_KHZ+0
0x3A40	0x00030000  	#3
0x3A44	0x00902000  	__VOLTAGE_RANGE+0
; end of __Lib_System_4XX_InitialSetUpFosc
___GenExcept:
;__Lib_System_4XX.c, 314 :: 		
0x3DA8	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 315 :: 		
L___GenExcept27:
0x3DAA	0xE7FE    B	L___GenExcept27
;__Lib_System_4XX.c, 316 :: 		
L_end___GenExcept:
0x3DAC	0xB001    ADD	SP, SP, #4
0x3DAE	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System_4XX.c, 347 :: 		
0x3E18	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 350 :: 		
0x3E1A	0xF64E5088  MOVW	R0, #60808
;__Lib_System_4XX.c, 351 :: 		
0x3E1E	0xF2CE0000  MOVT	R0, #57344
;__Lib_System_4XX.c, 353 :: 		
0x3E22	0x6801    LDR	R1, [R0, #0]
;__Lib_System_4XX.c, 355 :: 		
0x3E24	0xF4410170  ORR	R1, R1, #15728640
;__Lib_System_4XX.c, 357 :: 		
0x3E28	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 359 :: 		
0x3E2A	0xBF00    NOP
;__Lib_System_4XX.c, 360 :: 		
0x3E2C	0xBF00    NOP
;__Lib_System_4XX.c, 361 :: 		
0x3E2E	0xBF00    NOP
;__Lib_System_4XX.c, 362 :: 		
0x3E30	0xBF00    NOP
;__Lib_System_4XX.c, 364 :: 		
0x3E32	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System_4XX.c, 365 :: 		
0x3E36	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System_4XX.c, 366 :: 		
0x3E3A	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System_4XX.c, 367 :: 		
L_end___EnableFPU:
0x3E3E	0xB001    ADD	SP, SP, #4
0x3E40	0x4770    BX	LR
; end of ___EnableFPU
0x415C	0xB500    PUSH	(R14)
0x415E	0xF8DFB014  LDR	R11, [PC, #20]
0x4162	0xF8DFA014  LDR	R10, [PC, #20]
0x4166	0xF8DFC014  LDR	R12, [PC, #20]
0x416A	0xF7FEFC3F  BL	10732
0x416E	0xBD00    POP	(R15)
0x4170	0x4770    BX	LR
0x4172	0xBF00    NOP
0x4174	0x00002000  	#536870912
0x4178	0x00652000  	#536871013
0x417C	0x3F1C0000  	#16156
0x41DC	0xB500    PUSH	(R14)
0x41DE	0xF8DFB010  LDR	R11, [PC, #16]
0x41E2	0xF8DFA010  LDR	R10, [PC, #16]
0x41E6	0xF7FFFBBF  BL	14696
0x41EA	0xBD00    POP	(R15)
0x41EC	0x4770    BX	LR
0x41EE	0xBF00    NOP
0x41F0	0x00002000  	#536870912
0x41F4	0x00B42000  	#536871092
_Timer2_interrupt:
;clicker_2_STM32.c, 412 :: 		void Timer2_interrupt() iv IVT_INT_TIM2 {
0x3DB0	0xE92D0FF0  PUSH	(R4, R5, R6, R7, R8, R9, R10, R11)
0x3DB4	0xB081    SUB	SP, SP, #4
0x3DB6	0xF8CDE000  STR	LR, [SP, #0]
;clicker_2_STM32.c, 413 :: 		DisableInterrupts();
0x3DBA	0xF7FFF8B9  BL	_DisableInterrupts+0
;clicker_2_STM32.c, 414 :: 		TIM2_SR.UIF = 0;
0x3DBE	0x2100    MOVS	R1, #0
0x3DC0	0xB249    SXTB	R1, R1
0x3DC2	0x4811    LDR	R0, [PC, #68]
0x3DC4	0x6001    STR	R1, [R0, #0]
;clicker_2_STM32.c, 416 :: 		if (pair == 1) {
0x3DC6	0x4811    LDR	R0, [PC, #68]
0x3DC8	0xF9B00000  LDRSH	R0, [R0, #0]
0x3DCC	0x2801    CMP	R0, #1
0x3DCE	0xD106    BNE	L_Timer2_interrupt35
;clicker_2_STM32.c, 417 :: 		pair = 0;
0x3DD0	0x2100    MOVS	R1, #0
0x3DD2	0xB209    SXTH	R1, R1
0x3DD4	0x480D    LDR	R0, [PC, #52]
0x3DD6	0x8001    STRH	R1, [R0, #0]
;clicker_2_STM32.c, 418 :: 		THE_FUNCTION();        // THE_FUNCTION executes every 1s
0x3DD8	0xF7FFF830  BL	_THE_FUNCTION+0
;clicker_2_STM32.c, 419 :: 		} else {
0x3DDC	0xE003    B	L_Timer2_interrupt36
L_Timer2_interrupt35:
;clicker_2_STM32.c, 420 :: 		pair = 1;
0x3DDE	0x2101    MOVS	R1, #1
0x3DE0	0xB209    SXTH	R1, R1
0x3DE2	0x480A    LDR	R0, [PC, #40]
0x3DE4	0x8001    STRH	R1, [R0, #0]
;clicker_2_STM32.c, 421 :: 		}
L_Timer2_interrupt36:
;clicker_2_STM32.c, 423 :: 		TIM2_PSC = 960;           // Set Timer2 Interrupt time to 500ms
0x3DE6	0xF24031C0  MOVW	R1, #960
0x3DEA	0x4809    LDR	R0, [PC, #36]
0x3DEC	0x6001    STR	R1, [R0, #0]
;clicker_2_STM32.c, 424 :: 		TIM2_ARR = 62499;
0x3DEE	0xF24F4123  MOVW	R1, #62499
0x3DF2	0x4808    LDR	R0, [PC, #32]
0x3DF4	0x6001    STR	R1, [R0, #0]
;clicker_2_STM32.c, 425 :: 		EnableInterrupts();
0x3DF6	0xF7FFFDD5  BL	_EnableInterrupts+0
;clicker_2_STM32.c, 426 :: 		}
L_end_Timer2_interrupt:
0x3DFA	0xF8DDE000  LDR	LR, [SP, #0]
0x3DFE	0xB001    ADD	SP, SP, #4
0x3E00	0xE8BD0FF0  POP	(R4, R5, R6, R7, R8, R9, R10, R11)
0x3E04	0x4770    BX	LR
0x3E06	0xBF00    NOP
0x3E08	0x02004200  	TIM2_SR+0
0x3E0C	0x005C2000  	_pair+0
0x3E10	0x00284000  	TIM2_PSC+0
0x3E14	0x002C4000  	TIM2_ARR+0
; end of _Timer2_interrupt
_DisableInterrupts:
;__Lib_System_4XX.c, 142 :: 		
0x2F30	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 145 :: 		
0x2F32	0xF3EF8C10  MRS	R12, #16
0x2F36	0x4660    MOV	R0, R12
; result start address is: 0 (R0)
;__Lib_System_4XX.c, 146 :: 		
0x2F38	0xB672    CPSID	i
;__Lib_System_4XX.c, 148 :: 		
; result end address is: 0 (R0)
;__Lib_System_4XX.c, 149 :: 		
L_end_DisableInterrupts:
0x2F3A	0xB001    ADD	SP, SP, #4
0x2F3C	0x4770    BX	LR
; end of _DisableInterrupts
_THE_FUNCTION:
;clicker_2_STM32.c, 373 :: 		void THE_FUNCTION() {
0x2E3C	0xB087    SUB	SP, SP, #28
0x2E3E	0xF8CDE000  STR	LR, [SP, #0]
;clicker_2_STM32.c, 377 :: 		readAccelData(accelData);
0x2E42	0xA801    ADD	R0, SP, #4
0x2E44	0xF7FFFC5A  BL	_readAccelData+0
;clicker_2_STM32.c, 378 :: 		readGyroData(gyroData);
0x2E48	0xA804    ADD	R0, SP, #16
0x2E4A	0xF7FFFD47  BL	_readGyroData+0
;clicker_2_STM32.c, 380 :: 		sprintf(buffer, "\r\n%f x m/s2\r\n", accelData[0]);
0x2E4E	0xA801    ADD	R0, SP, #4
0x2E50	0xED100A00  VLDR.32	S0, [R0, #0]
0x2E54	0x492F    LDR	R1, [PC, #188]
0x2E56	0x4830    LDR	R0, [PC, #192]
0x2E58	0xED2D0A01  VPUSH	(S0)
0x2E5C	0xB402    PUSH	(R1)
0x2E5E	0xB401    PUSH	(R0)
0x2E60	0xF7FFFD22  BL	_sprintf+0
0x2E64	0xB003    ADD	SP, SP, #12
;clicker_2_STM32.c, 381 :: 		UART4_Write_Text(buffer);
0x2E66	0x482C    LDR	R0, [PC, #176]
0x2E68	0xF7FFFDCA  BL	_UART4_Write_Text+0
;clicker_2_STM32.c, 382 :: 		sprintf(buffer, "%f y m/s2\r\n", accelData[1]);
0x2E6C	0xA801    ADD	R0, SP, #4
0x2E6E	0x1D00    ADDS	R0, R0, #4
0x2E70	0xED100A00  VLDR.32	S0, [R0, #0]
0x2E74	0x4929    LDR	R1, [PC, #164]
0x2E76	0x4828    LDR	R0, [PC, #160]
0x2E78	0xED2D0A01  VPUSH	(S0)
0x2E7C	0xB402    PUSH	(R1)
0x2E7E	0xB401    PUSH	(R0)
0x2E80	0xF7FFFD12  BL	_sprintf+0
0x2E84	0xB003    ADD	SP, SP, #12
;clicker_2_STM32.c, 383 :: 		UART4_Write_Text(buffer);
0x2E86	0x4824    LDR	R0, [PC, #144]
0x2E88	0xF7FFFDBA  BL	_UART4_Write_Text+0
;clicker_2_STM32.c, 384 :: 		sprintf(buffer, "%f z m/s2\r\n", accelData[2]);
0x2E8C	0xA801    ADD	R0, SP, #4
0x2E8E	0x3008    ADDS	R0, #8
0x2E90	0xED100A00  VLDR.32	S0, [R0, #0]
0x2E94	0x4922    LDR	R1, [PC, #136]
0x2E96	0x4820    LDR	R0, [PC, #128]
0x2E98	0xED2D0A01  VPUSH	(S0)
0x2E9C	0xB402    PUSH	(R1)
0x2E9E	0xB401    PUSH	(R0)
0x2EA0	0xF7FFFD02  BL	_sprintf+0
0x2EA4	0xB003    ADD	SP, SP, #12
;clicker_2_STM32.c, 385 :: 		UART4_Write_Text(buffer);
0x2EA6	0x481C    LDR	R0, [PC, #112]
0x2EA8	0xF7FFFDAA  BL	_UART4_Write_Text+0
;clicker_2_STM32.c, 387 :: 		sprintf(buffer, "%f x deg/s\r\n", gyroData[0]);
0x2EAC	0xA804    ADD	R0, SP, #16
0x2EAE	0xED100A00  VLDR.32	S0, [R0, #0]
0x2EB2	0x491C    LDR	R1, [PC, #112]
0x2EB4	0x4818    LDR	R0, [PC, #96]
0x2EB6	0xED2D0A01  VPUSH	(S0)
0x2EBA	0xB402    PUSH	(R1)
0x2EBC	0xB401    PUSH	(R0)
0x2EBE	0xF7FFFCF3  BL	_sprintf+0
0x2EC2	0xB003    ADD	SP, SP, #12
;clicker_2_STM32.c, 388 :: 		UART4_Write_Text(buffer);
0x2EC4	0x4814    LDR	R0, [PC, #80]
0x2EC6	0xF7FFFD9B  BL	_UART4_Write_Text+0
;clicker_2_STM32.c, 389 :: 		sprintf(buffer, "%f y deg/s\r\n", gyroData[1]);
0x2ECA	0xA804    ADD	R0, SP, #16
0x2ECC	0x1D00    ADDS	R0, R0, #4
0x2ECE	0xED100A00  VLDR.32	S0, [R0, #0]
0x2ED2	0x4915    LDR	R1, [PC, #84]
0x2ED4	0x4810    LDR	R0, [PC, #64]
0x2ED6	0xED2D0A01  VPUSH	(S0)
0x2EDA	0xB402    PUSH	(R1)
0x2EDC	0xB401    PUSH	(R0)
0x2EDE	0xF7FFFCE3  BL	_sprintf+0
0x2EE2	0xB003    ADD	SP, SP, #12
;clicker_2_STM32.c, 390 :: 		UART4_Write_Text(buffer);
0x2EE4	0x480C    LDR	R0, [PC, #48]
0x2EE6	0xF7FFFD8B  BL	_UART4_Write_Text+0
;clicker_2_STM32.c, 391 :: 		sprintf(buffer, "%f z deg/s\r\n", gyroData[2]);
0x2EEA	0xA804    ADD	R0, SP, #16
0x2EEC	0x3008    ADDS	R0, #8
0x2EEE	0xED100A00  VLDR.32	S0, [R0, #0]
0x2EF2	0x490E    LDR	R1, [PC, #56]
0x2EF4	0x4808    LDR	R0, [PC, #32]
0x2EF6	0xED2D0A01  VPUSH	(S0)
0x2EFA	0xB402    PUSH	(R1)
0x2EFC	0xB401    PUSH	(R0)
0x2EFE	0xF7FFFCD3  BL	_sprintf+0
0x2F02	0xB003    ADD	SP, SP, #12
;clicker_2_STM32.c, 392 :: 		UART4_Write_Text(buffer);
0x2F04	0x4804    LDR	R0, [PC, #16]
0x2F06	0xF7FFFD7B  BL	_UART4_Write_Text+0
;clicker_2_STM32.c, 393 :: 		}
L_end_THE_FUNCTION:
0x2F0A	0xF8DDE000  LDR	LR, [SP, #0]
0x2F0E	0xB007    ADD	SP, SP, #28
0x2F10	0x4770    BX	LR
0x2F12	0xBF00    NOP
0x2F14	0x410E0000  	?lstr_3_clicker_2_STM32+0
0x2F18	0x00A42000  	_buffer+0
0x2F1C	0x41430000  	?lstr_4_clicker_2_STM32+0
0x2F20	0x414F0000  	?lstr_5_clicker_2_STM32+0
0x2F24	0x411C0000  	?lstr_6_clicker_2_STM32+0
0x2F28	0x41290000  	?lstr_7_clicker_2_STM32+0
0x2F2C	0x41360000  	?lstr_8_clicker_2_STM32+0
; end of _THE_FUNCTION
_readAccelData:
;clicker_2_STM32.c, 120 :: 		void readAccelData(float * destination){
; destination start address is: 0 (R0)
0x26FC	0xB087    SUB	SP, SP, #28
0x26FE	0xF8CDE000  STR	LR, [SP, #0]
0x2702	0x4684    MOV	R12, R0
; destination end address is: 0 (R0)
; destination start address is: 48 (R12)
;clicker_2_STM32.c, 124 :: 		readBytes(ACCEL_XOUT_H, 6, &rawData[0]);                   // Read the six raw data registers into data array
0x2704	0xA901    ADD	R1, SP, #4
0x2706	0x9104    STR	R1, [SP, #16]
0x2708	0x460A    MOV	R2, R1
0x270A	0x2106    MOVS	R1, #6
0x270C	0xB209    SXTH	R1, R1
0x270E	0x203B    MOVS	R0, #59
0x2710	0xF7FEFA28  BL	_readBytes+0
;clicker_2_STM32.c, 126 :: 		temp[0] = (int16_t)((rawData[0] << 8) | rawData[1]) ;      // Turn the MSB and LSB into a signed 16-bit value
0x2714	0xF10D050A  ADD	R5, SP, #10
0x2718	0x9506    STR	R5, [SP, #24]
0x271A	0xAB01    ADD	R3, SP, #4
0x271C	0x7819    LDRB	R1, [R3, #0]
0x271E	0x020A    LSLS	R2, R1, #8
0x2720	0xB292    UXTH	R2, R2
0x2722	0x1C59    ADDS	R1, R3, #1
0x2724	0x7809    LDRB	R1, [R1, #0]
0x2726	0xEA420101  ORR	R1, R2, R1, LSL #0
0x272A	0xB209    SXTH	R1, R1
0x272C	0x8029    STRH	R1, [R5, #0]
;clicker_2_STM32.c, 127 :: 		temp[1] = (int16_t)((rawData[2] << 8) | rawData[3]) ;
0x272E	0x1CAB    ADDS	R3, R5, #2
0x2730	0x9C04    LDR	R4, [SP, #16]
0x2732	0x1CA1    ADDS	R1, R4, #2
0x2734	0x7809    LDRB	R1, [R1, #0]
0x2736	0x020A    LSLS	R2, R1, #8
0x2738	0xB292    UXTH	R2, R2
0x273A	0x1CE1    ADDS	R1, R4, #3
0x273C	0x7809    LDRB	R1, [R1, #0]
0x273E	0xEA420101  ORR	R1, R2, R1, LSL #0
0x2742	0xB209    SXTH	R1, R1
0x2744	0x8019    STRH	R1, [R3, #0]
;clicker_2_STM32.c, 128 :: 		temp[2] = (int16_t)((rawData[4] << 8) | rawData[5]) ;
0x2746	0x1D2B    ADDS	R3, R5, #4
0x2748	0x1D21    ADDS	R1, R4, #4
0x274A	0x7809    LDRB	R1, [R1, #0]
0x274C	0x020A    LSLS	R2, R1, #8
0x274E	0xB292    UXTH	R2, R2
0x2750	0x1D61    ADDS	R1, R4, #5
0x2752	0x7809    LDRB	R1, [R1, #0]
0x2754	0xEA420101  ORR	R1, R2, R1, LSL #0
0x2758	0xB209    SXTH	R1, R1
0x275A	0x8019    STRH	R1, [R3, #0]
;clicker_2_STM32.c, 130 :: 		destination[0] = ((float)temp[0]*getAres() - bax) * 9.81;  // Get accel value in m/s2, this depends on scale being set
0x275C	0x4661    MOV	R1, R12
0x275E	0x9105    STR	R1, [SP, #20]
0x2760	0xF9B51000  LDRSH	R1, [R5, #0]
0x2764	0xEE001A10  VMOV	S0, R1
0x2768	0xEEB80AC0  VCVT.F32.S32	S0, S0
0x276C	0xED8D0A04  VSTR.32	S0, [SP, #16]
0x2770	0xF7FFFF14  BL	_getAres+0
0x2774	0xEDDD0A04  VLDR.32	S1, [SP, #16]
0x2778	0xEE600A80  VMUL.F32	S1, S1, S0
0x277C	0x4928    LDR	R1, [PC, #160]
0x277E	0xED110A00  VLDR.32	S0, [R1, #0]
0x2782	0xEE700AC0  VSUB.F32	S1, S1, S0
0x2786	0x4927    LDR	R1, [PC, #156]
0x2788	0xEE001A10  VMOV	S0, R1
0x278C	0xEE200A80  VMUL.F32	S0, S1, S0
0x2790	0x9905    LDR	R1, [SP, #20]
0x2792	0xED010A00  VSTR.32	S0, [R1, #0]
;clicker_2_STM32.c, 131 :: 		destination[1] = ((float)temp[1]*getAres() - bay) * 9.81;
0x2796	0xF10C0204  ADD	R2, R12, #4
0x279A	0x9906    LDR	R1, [SP, #24]
0x279C	0x9205    STR	R2, [SP, #20]
0x279E	0x1C89    ADDS	R1, R1, #2
0x27A0	0xF9B11000  LDRSH	R1, [R1, #0]
0x27A4	0xEE001A10  VMOV	S0, R1
0x27A8	0xEEB80AC0  VCVT.F32.S32	S0, S0
0x27AC	0xED8D0A04  VSTR.32	S0, [SP, #16]
0x27B0	0xF7FFFEF4  BL	_getAres+0
0x27B4	0xEDDD0A04  VLDR.32	S1, [SP, #16]
0x27B8	0xEE600A80  VMUL.F32	S1, S1, S0
0x27BC	0x491A    LDR	R1, [PC, #104]
0x27BE	0xED110A00  VLDR.32	S0, [R1, #0]
0x27C2	0xEE700AC0  VSUB.F32	S1, S1, S0
0x27C6	0x4917    LDR	R1, [PC, #92]
0x27C8	0xEE001A10  VMOV	S0, R1
0x27CC	0xEE200A80  VMUL.F32	S0, S1, S0
0x27D0	0x9905    LDR	R1, [SP, #20]
0x27D2	0xED010A00  VSTR.32	S0, [R1, #0]
;clicker_2_STM32.c, 132 :: 		destination[2] = ((float)temp[2]*getAres() - baz) * 9.81;
0x27D6	0xF10C0208  ADD	R2, R12, #8
; destination end address is: 48 (R12)
0x27DA	0x9906    LDR	R1, [SP, #24]
0x27DC	0x9205    STR	R2, [SP, #20]
0x27DE	0x1D09    ADDS	R1, R1, #4
0x27E0	0xF9B11000  LDRSH	R1, [R1, #0]
0x27E4	0xEE001A10  VMOV	S0, R1
0x27E8	0xEEB80AC0  VCVT.F32.S32	S0, S0
0x27EC	0xED8D0A04  VSTR.32	S0, [SP, #16]
0x27F0	0xF7FFFED4  BL	_getAres+0
0x27F4	0xEDDD0A04  VLDR.32	S1, [SP, #16]
0x27F8	0xEE600A80  VMUL.F32	S1, S1, S0
0x27FC	0x490B    LDR	R1, [PC, #44]
0x27FE	0xED110A00  VLDR.32	S0, [R1, #0]
0x2802	0xEE700AC0  VSUB.F32	S1, S1, S0
0x2806	0x4907    LDR	R1, [PC, #28]
0x2808	0xEE001A10  VMOV	S0, R1
0x280C	0xEE200A80  VMUL.F32	S0, S1, S0
0x2810	0x9905    LDR	R1, [SP, #20]
0x2812	0xED010A00  VSTR.32	S0, [R1, #0]
;clicker_2_STM32.c, 133 :: 		}
L_end_readAccelData:
0x2816	0xF8DDE000  LDR	LR, [SP, #0]
0x281A	0xB007    ADD	SP, SP, #28
0x281C	0x4770    BX	LR
0x281E	0xBF00    NOP
0x2820	0x00742000  	_bax+0
0x2824	0xF5C3411C  	#1092416963
0x2828	0x00782000  	_bay+0
0x282C	0x007C2000  	_baz+0
; end of _readAccelData
_getAres:
;clicker_2_STM32.c, 110 :: 		float getAres() {
;clicker_2_STM32.c, 111 :: 		switch (Ascale){
0x259C	0xE013    B	L_getAres8
;clicker_2_STM32.c, 112 :: 		case AFS_2G: return 2.0/32768.0;
L_getAres10:
0x259E	0xF04F5062  MOV	R0, #947912704
0x25A2	0xEE000A10  VMOV	S0, R0
0x25A6	0xE022    B	L_end_getAres
;clicker_2_STM32.c, 113 :: 		case AFS_4G: return 4.0/32768.0;
L_getAres11:
0x25A8	0xF04F5064  MOV	R0, #956301312
0x25AC	0xEE000A10  VMOV	S0, R0
0x25B0	0xE01D    B	L_end_getAres
;clicker_2_STM32.c, 114 :: 		case AFS_8G: return 8.0/32768.0;
L_getAres12:
0x25B2	0xF04F5066  MOV	R0, #964689920
0x25B6	0xEE000A10  VMOV	S0, R0
0x25BA	0xE018    B	L_end_getAres
;clicker_2_STM32.c, 115 :: 		case AFS_16G: return 16.0/32768.0;
L_getAres13:
0x25BC	0xF04F5068  MOV	R0, #973078528
0x25C0	0xEE000A10  VMOV	S0, R0
0x25C4	0xE013    B	L_end_getAres
;clicker_2_STM32.c, 116 :: 		}
L_getAres8:
0x25C6	0x480A    LDR	R0, [PC, #40]
0x25C8	0xF9B00000  LDRSH	R0, [R0, #0]
0x25CC	0x2800    CMP	R0, #0
0x25CE	0xD0E6    BEQ	L_getAres10
0x25D0	0x4807    LDR	R0, [PC, #28]
0x25D2	0xF9B00000  LDRSH	R0, [R0, #0]
0x25D6	0x2801    CMP	R0, #1
0x25D8	0xD0E6    BEQ	L_getAres11
0x25DA	0x4805    LDR	R0, [PC, #20]
0x25DC	0xF9B00000  LDRSH	R0, [R0, #0]
0x25E0	0x2802    CMP	R0, #2
0x25E2	0xD0E6    BEQ	L_getAres12
0x25E4	0x4802    LDR	R0, [PC, #8]
0x25E6	0xF9B00000  LDRSH	R0, [R0, #0]
0x25EA	0x2803    CMP	R0, #3
0x25EC	0xD0E6    BEQ	L_getAres13
;clicker_2_STM32.c, 117 :: 		}
L_end_getAres:
0x25EE	0x4770    BX	LR
0x25F0	0x004A2000  	_Ascale+0
; end of _getAres
_readGyroData:
;clicker_2_STM32.c, 136 :: 		void readGyroData(float * destination){
; destination start address is: 0 (R0)
0x28DC	0xB087    SUB	SP, SP, #28
0x28DE	0xF8CDE000  STR	LR, [SP, #0]
0x28E2	0x4684    MOV	R12, R0
; destination end address is: 0 (R0)
; destination start address is: 48 (R12)
;clicker_2_STM32.c, 140 :: 		readBytes(GYRO_XOUT_H, 6, &rawData[0]);                    // Read the six raw data registers sequentially into data array
0x28E4	0xA901    ADD	R1, SP, #4
0x28E6	0x9104    STR	R1, [SP, #16]
0x28E8	0x460A    MOV	R2, R1
0x28EA	0x2106    MOVS	R1, #6
0x28EC	0xB209    SXTH	R1, R1
0x28EE	0x2043    MOVS	R0, #67
0x28F0	0xF7FEF938  BL	_readBytes+0
;clicker_2_STM32.c, 142 :: 		temp[0] = (int16_t)((rawData[0] << 8) | rawData[1]) ;      // Turn the MSB and LSB into a signed 16-bit value
0x28F4	0xF10D050A  ADD	R5, SP, #10
0x28F8	0x9506    STR	R5, [SP, #24]
0x28FA	0xAB01    ADD	R3, SP, #4
0x28FC	0x7819    LDRB	R1, [R3, #0]
0x28FE	0x020A    LSLS	R2, R1, #8
0x2900	0xB292    UXTH	R2, R2
0x2902	0x1C59    ADDS	R1, R3, #1
0x2904	0x7809    LDRB	R1, [R1, #0]
0x2906	0xEA420101  ORR	R1, R2, R1, LSL #0
0x290A	0xB209    SXTH	R1, R1
0x290C	0x8029    STRH	R1, [R5, #0]
;clicker_2_STM32.c, 143 :: 		temp[1] = (int16_t)((rawData[2] << 8) | rawData[3]) ;
0x290E	0x1CAB    ADDS	R3, R5, #2
0x2910	0x9C04    LDR	R4, [SP, #16]
0x2912	0x1CA1    ADDS	R1, R4, #2
0x2914	0x7809    LDRB	R1, [R1, #0]
0x2916	0x020A    LSLS	R2, R1, #8
0x2918	0xB292    UXTH	R2, R2
0x291A	0x1CE1    ADDS	R1, R4, #3
0x291C	0x7809    LDRB	R1, [R1, #0]
0x291E	0xEA420101  ORR	R1, R2, R1, LSL #0
0x2922	0xB209    SXTH	R1, R1
0x2924	0x8019    STRH	R1, [R3, #0]
;clicker_2_STM32.c, 144 :: 		temp[2] = (int16_t)((rawData[4] << 8) | rawData[5]) ;
0x2926	0x1D2B    ADDS	R3, R5, #4
0x2928	0x1D21    ADDS	R1, R4, #4
0x292A	0x7809    LDRB	R1, [R1, #0]
0x292C	0x020A    LSLS	R2, R1, #8
0x292E	0xB292    UXTH	R2, R2
0x2930	0x1D61    ADDS	R1, R4, #5
0x2932	0x7809    LDRB	R1, [R1, #0]
0x2934	0xEA420101  ORR	R1, R2, R1, LSL #0
0x2938	0xB209    SXTH	R1, R1
0x293A	0x8019    STRH	R1, [R3, #0]
;clicker_2_STM32.c, 146 :: 		destination[0] = (float)temp[0]*getGres() - bgx;           // Get gyro value in degrees per second, this depends on scale being set
0x293C	0x4661    MOV	R1, R12
0x293E	0x9105    STR	R1, [SP, #20]
0x2940	0xF9B51000  LDRSH	R1, [R5, #0]
0x2944	0xEE001A10  VMOV	S0, R1
0x2948	0xEEB80AC0  VCVT.F32.S32	S0, S0
0x294C	0xED8D0A04  VSTR.32	S0, [SP, #16]
0x2950	0xF7FFFEA4  BL	_getGres+0
0x2954	0xEDDD0A04  VLDR.32	S1, [SP, #16]
0x2958	0xEE600A80  VMUL.F32	S1, S1, S0
0x295C	0x4920    LDR	R1, [PC, #128]
0x295E	0xED110A00  VLDR.32	S0, [R1, #0]
0x2962	0xEE300AC0  VSUB.F32	S0, S1, S0
0x2966	0x9905    LDR	R1, [SP, #20]
0x2968	0xED010A00  VSTR.32	S0, [R1, #0]
;clicker_2_STM32.c, 147 :: 		destination[1] = (float)temp[1]*getGres() - bgy;
0x296C	0xF10C0204  ADD	R2, R12, #4
0x2970	0x9906    LDR	R1, [SP, #24]
0x2972	0x9205    STR	R2, [SP, #20]
0x2974	0x1C89    ADDS	R1, R1, #2
0x2976	0xF9B11000  LDRSH	R1, [R1, #0]
0x297A	0xEE001A10  VMOV	S0, R1
0x297E	0xEEB80AC0  VCVT.F32.S32	S0, S0
0x2982	0xED8D0A04  VSTR.32	S0, [SP, #16]
0x2986	0xF7FFFE89  BL	_getGres+0
0x298A	0xEDDD0A04  VLDR.32	S1, [SP, #16]
0x298E	0xEE600A80  VMUL.F32	S1, S1, S0
0x2992	0x4914    LDR	R1, [PC, #80]
0x2994	0xED110A00  VLDR.32	S0, [R1, #0]
0x2998	0xEE300AC0  VSUB.F32	S0, S1, S0
0x299C	0x9905    LDR	R1, [SP, #20]
0x299E	0xED010A00  VSTR.32	S0, [R1, #0]
;clicker_2_STM32.c, 148 :: 		destination[2] = (float)temp[2]*getGres() - bgz;
0x29A2	0xF10C0208  ADD	R2, R12, #8
; destination end address is: 48 (R12)
0x29A6	0x9906    LDR	R1, [SP, #24]
0x29A8	0x9205    STR	R2, [SP, #20]
0x29AA	0x1D09    ADDS	R1, R1, #4
0x29AC	0xF9B11000  LDRSH	R1, [R1, #0]
0x29B0	0xEE001A10  VMOV	S0, R1
0x29B4	0xEEB80AC0  VCVT.F32.S32	S0, S0
0x29B8	0xED8D0A04  VSTR.32	S0, [SP, #16]
0x29BC	0xF7FFFE6E  BL	_getGres+0
0x29C0	0xEDDD0A04  VLDR.32	S1, [SP, #16]
0x29C4	0xEE600A80  VMUL.F32	S1, S1, S0
0x29C8	0x4907    LDR	R1, [PC, #28]
0x29CA	0xED110A00  VLDR.32	S0, [R1, #0]
0x29CE	0xEE300AC0  VSUB.F32	S0, S1, S0
0x29D2	0x9905    LDR	R1, [SP, #20]
0x29D4	0xED010A00  VSTR.32	S0, [R1, #0]
;clicker_2_STM32.c, 149 :: 		}
L_end_readGyroData:
0x29D8	0xF8DDE000  LDR	LR, [SP, #0]
0x29DC	0xB007    ADD	SP, SP, #28
0x29DE	0x4770    BX	LR
0x29E0	0x00682000  	_bgx+0
0x29E4	0x006C2000  	_bgy+0
0x29E8	0x00702000  	_bgz+0
; end of _readGyroData
_getGres:
;clicker_2_STM32.c, 100 :: 		float getGres() {
;clicker_2_STM32.c, 101 :: 		switch (Gscale) {
0x269C	0xE00F    B	L_getGres2
;clicker_2_STM32.c, 102 :: 		case GFS_250DPS: return 250.0/32768.0;
L_getGres4:
0x269E	0x4812    LDR	R0, [PC, #72]
0x26A0	0xEE000A10  VMOV	S0, R0
0x26A4	0xE01F    B	L_end_getGres
;clicker_2_STM32.c, 103 :: 		case GFS_500DPS: return 500.0/32768.0;
L_getGres5:
0x26A6	0x4811    LDR	R0, [PC, #68]
0x26A8	0xEE000A10  VMOV	S0, R0
0x26AC	0xE01B    B	L_end_getGres
;clicker_2_STM32.c, 104 :: 		case GFS_1000DPS: return 1000.0/32768.0;
L_getGres6:
0x26AE	0x4810    LDR	R0, [PC, #64]
0x26B0	0xEE000A10  VMOV	S0, R0
0x26B4	0xE017    B	L_end_getGres
;clicker_2_STM32.c, 105 :: 		case GFS_2000DPS: return 2000.0/32768.0;
L_getGres7:
0x26B6	0x480F    LDR	R0, [PC, #60]
0x26B8	0xEE000A10  VMOV	S0, R0
0x26BC	0xE013    B	L_end_getGres
;clicker_2_STM32.c, 106 :: 		}
L_getGres2:
0x26BE	0x480E    LDR	R0, [PC, #56]
0x26C0	0xF9B00000  LDRSH	R0, [R0, #0]
0x26C4	0x2800    CMP	R0, #0
0x26C6	0xD0EA    BEQ	L_getGres4
0x26C8	0x480B    LDR	R0, [PC, #44]
0x26CA	0xF9B00000  LDRSH	R0, [R0, #0]
0x26CE	0x2801    CMP	R0, #1
0x26D0	0xD0E9    BEQ	L_getGres5
0x26D2	0x4809    LDR	R0, [PC, #36]
0x26D4	0xF9B00000  LDRSH	R0, [R0, #0]
0x26D8	0x2802    CMP	R0, #2
0x26DA	0xD0E8    BEQ	L_getGres6
0x26DC	0x4806    LDR	R0, [PC, #24]
0x26DE	0xF9B00000  LDRSH	R0, [R0, #0]
0x26E2	0x2803    CMP	R0, #3
0x26E4	0xD0E7    BEQ	L_getGres7
;clicker_2_STM32.c, 107 :: 		}
L_end_getGres:
0x26E6	0x4770    BX	LR
0x26E8	0x00003BFA  	#1006239744
0x26EC	0x00003C7A  	#1014628352
0x26F0	0x00003CFA  	#1023016960
0x26F4	0x00003D7A  	#1031405568
0x26F8	0x00482000  	_Gscale+0
; end of _getGres
_sprintf:
;__Lib_Sprintf.c, 727 :: 		
0x28A8	0xB083    SUB	SP, SP, #12
0x28AA	0xF8CDE000  STR	LR, [SP, #0]
; wh start address is: 8 (R2)
0x28AE	0x9A03    LDR	R2, [SP, #12]
0x28B0	0x9804    LDR	R0, [SP, #16]
0x28B2	0x9004    STR	R0, [SP, #16]
;__Lib_Sprintf.c, 732 :: 		
0x28B4	0xA902    ADD	R1, SP, #8
0x28B6	0xA804    ADD	R0, SP, #16
0x28B8	0x1D00    ADDS	R0, R0, #4
0x28BA	0x6008    STR	R0, [R1, #0]
;__Lib_Sprintf.c, 733 :: 		
0x28BC	0x9201    STR	R2, [SP, #4]
0x28BE	0x4610    MOV	R0, R2
0x28C0	0x460A    MOV	R2, R1
0x28C2	0x9904    LDR	R1, [SP, #16]
0x28C4	0xF7FEF9A4  BL	__Lib_Sprintf__doprntf+0
0x28C8	0x9A01    LDR	R2, [SP, #4]
; cnt start address is: 12 (R3)
0x28CA	0xB203    SXTH	R3, R0
;__Lib_Sprintf.c, 734 :: 		
0x28CC	0x1811    ADDS	R1, R2, R0
; wh end address is: 8 (R2)
0x28CE	0x2000    MOVS	R0, #0
0x28D0	0x7008    STRB	R0, [R1, #0]
;__Lib_Sprintf.c, 735 :: 		
0x28D2	0xB218    SXTH	R0, R3
; cnt end address is: 12 (R3)
;__Lib_Sprintf.c, 736 :: 		
L_end_sprintf:
0x28D4	0xF8DDE000  LDR	LR, [SP, #0]
0x28D8	0xB003    ADD	SP, SP, #12
0x28DA	0x4770    BX	LR
; end of _sprintf
__Lib_Sprintf__doprntf:
;__Lib_Sprintf.c, 187 :: 		
; ap start address is: 8 (R2)
; f start address is: 4 (R1)
; pb start address is: 0 (R0)
0x0C10	0xB08B    SUB	SP, SP, #44
0x0C12	0xF8CDE000  STR	LR, [SP, #0]
; ap end address is: 8 (R2)
; f end address is: 4 (R1)
; pb end address is: 0 (R0)
; pb start address is: 0 (R0)
; f start address is: 4 (R1)
; ap start address is: 8 (R2)
;__Lib_Sprintf.c, 193 :: 		
; ccnt start address is: 24 (R6)
0x0C16	0xF2400600  MOVW	R6, #0
0x0C1A	0xB236    SXTH	R6, R6
; pb end address is: 0 (R0)
; ap end address is: 8 (R2)
; ccnt end address is: 24 (R6)
; f end address is: 4 (R1)
0x0C1C	0x4615    MOV	R5, R2
0x0C1E	0x4602    MOV	R2, R0
0x0C20	0x4608    MOV	R0, R1
;__Lib_Sprintf.c, 223 :: 		
L___Lib_Sprintf__doprntf10:
; f start address is: 28 (R7)
; ccnt start address is: 24 (R6)
; ap start address is: 20 (R5)
; ap start address is: 20 (R5)
; ap end address is: 20 (R5)
; f start address is: 0 (R0)
; pb start address is: 8 (R2)
0x0C22	0x4604    MOV	R4, R0
0x0C24	0x1C47    ADDS	R7, R0, #1
; f end address is: 0 (R0)
; f start address is: 28 (R7)
; f end address is: 28 (R7)
0x0C26	0x7823    LDRB	R3, [R4, #0]
0x0C28	0xF88D3014  STRB	R3, [SP, #20]
0x0C2C	0x2B00    CMP	R3, #0
0x0C2E	0xF00181E9  BEQ	L___Lib_Sprintf__doprntf11
; ap end address is: 20 (R5)
; f end address is: 28 (R7)
;__Lib_Sprintf.c, 224 :: 		
; f start address is: 28 (R7)
; ap start address is: 20 (R5)
0x0C32	0xF89D3014  LDRB	R3, [SP, #20]
0x0C36	0x2B25    CMP	R3, #37
0x0C38	0xD007    BEQ	L___Lib_Sprintf__doprntf12
;__Lib_Sprintf.c, 225 :: 		
0x0C3A	0xF89D3014  LDRB	R3, [SP, #20]
0x0C3E	0x7013    STRB	R3, [R2, #0]
0x0C40	0x1C52    ADDS	R2, R2, #1
0x0C42	0x1C76    ADDS	R6, R6, #1
0x0C44	0xB236    SXTH	R6, R6
;__Lib_Sprintf.c, 226 :: 		
0x0C46	0x4638    MOV	R0, R7
0x0C48	0xE7EB    B	L___Lib_Sprintf__doprntf10
;__Lib_Sprintf.c, 227 :: 		
L___Lib_Sprintf__doprntf12:
;__Lib_Sprintf.c, 228 :: 		
; width start address is: 16 (R4)
0x0C4A	0x2400    MOVS	R4, #0
0x0C4C	0xB224    SXTH	R4, R4
;__Lib_Sprintf.c, 229 :: 		
; flag start address is: 0 (R0)
0x0C4E	0x2000    MOVS	R0, #0
; f end address is: 28 (R7)
; flag end address is: 0 (R0)
;__Lib_Sprintf.c, 230 :: 		
L___Lib_Sprintf__doprntf13:
;__Lib_Sprintf.c, 231 :: 		
; flag start address is: 0 (R0)
; width start address is: 16 (R4)
; width end address is: 16 (R4)
; f start address is: 28 (R7)
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
; ap start address is: 20 (R5)
; ap end address is: 20 (R5)
; ccnt start address is: 24 (R6)
; ccnt end address is: 24 (R6)
0x0C50	0xE01E    B	L___Lib_Sprintf__doprntf16
; width end address is: 16 (R4)
; ap end address is: 20 (R5)
; pb end address is: 8 (R2)
; ccnt end address is: 24 (R6)
;__Lib_Sprintf.c, 232 :: 		
L___Lib_Sprintf__doprntf18:
;__Lib_Sprintf.c, 233 :: 		
; ccnt start address is: 24 (R6)
; pb start address is: 8 (R2)
; ap start address is: 20 (R5)
; width start address is: 16 (R4)
0x0C52	0xF0400008  ORR	R0, R0, #8
0x0C56	0xB280    UXTH	R0, R0
;__Lib_Sprintf.c, 234 :: 		
0x0C58	0x1C7B    ADDS	R3, R7, #1
; f end address is: 28 (R7)
; f start address is: 4 (R1)
0x0C5A	0x4619    MOV	R1, R3
;__Lib_Sprintf.c, 235 :: 		
; f end address is: 4 (R1)
0x0C5C	0x460F    MOV	R7, R1
0x0C5E	0xE027    B	L___Lib_Sprintf__doprntf15
;__Lib_Sprintf.c, 237 :: 		
L___Lib_Sprintf__doprntf19:
;__Lib_Sprintf.c, 238 :: 		
; f start address is: 28 (R7)
0x0C60	0xF0400001  ORR	R0, R0, #1
0x0C64	0xB280    UXTH	R0, R0
;__Lib_Sprintf.c, 239 :: 		
0x0C66	0x1C79    ADDS	R1, R7, #1
; f end address is: 28 (R7)
; f start address is: 4 (R1)
;__Lib_Sprintf.c, 240 :: 		
; f end address is: 4 (R1)
0x0C68	0x460F    MOV	R7, R1
0x0C6A	0xE021    B	L___Lib_Sprintf__doprntf15
;__Lib_Sprintf.c, 242 :: 		
L___Lib_Sprintf__doprntf20:
;__Lib_Sprintf.c, 243 :: 		
; f start address is: 28 (R7)
0x0C6C	0xF0400002  ORR	R0, R0, #2
0x0C70	0xB280    UXTH	R0, R0
;__Lib_Sprintf.c, 244 :: 		
0x0C72	0x1C79    ADDS	R1, R7, #1
; f end address is: 28 (R7)
; f start address is: 4 (R1)
;__Lib_Sprintf.c, 245 :: 		
; f end address is: 4 (R1)
0x0C74	0x460F    MOV	R7, R1
0x0C76	0xE01B    B	L___Lib_Sprintf__doprntf15
;__Lib_Sprintf.c, 247 :: 		
L___Lib_Sprintf__doprntf21:
;__Lib_Sprintf.c, 248 :: 		
; f start address is: 28 (R7)
0x0C78	0xF4406000  ORR	R0, R0, #2048
0x0C7C	0xB280    UXTH	R0, R0
;__Lib_Sprintf.c, 249 :: 		
0x0C7E	0x1C79    ADDS	R1, R7, #1
; f end address is: 28 (R7)
; f start address is: 4 (R1)
;__Lib_Sprintf.c, 250 :: 		
; f end address is: 4 (R1)
0x0C80	0x460F    MOV	R7, R1
0x0C82	0xE015    B	L___Lib_Sprintf__doprntf15
;__Lib_Sprintf.c, 252 :: 		
L___Lib_Sprintf__doprntf22:
;__Lib_Sprintf.c, 253 :: 		
; f start address is: 28 (R7)
0x0C84	0xF0400004  ORR	R0, R0, #4
0x0C88	0xB280    UXTH	R0, R0
;__Lib_Sprintf.c, 254 :: 		
0x0C8A	0x1C79    ADDS	R1, R7, #1
; f end address is: 28 (R7)
; f start address is: 4 (R1)
;__Lib_Sprintf.c, 255 :: 		
; f end address is: 4 (R1)
0x0C8C	0x460F    MOV	R7, R1
0x0C8E	0xE00F    B	L___Lib_Sprintf__doprntf15
;__Lib_Sprintf.c, 256 :: 		
L___Lib_Sprintf__doprntf16:
; f start address is: 28 (R7)
0x0C90	0x783B    LDRB	R3, [R7, #0]
0x0C92	0x2B2D    CMP	R3, #45
0x0C94	0xD0DD    BEQ	L___Lib_Sprintf__doprntf18
0x0C96	0x783B    LDRB	R3, [R7, #0]
0x0C98	0x2B20    CMP	R3, #32
0x0C9A	0xD0E1    BEQ	L___Lib_Sprintf__doprntf19
0x0C9C	0x783B    LDRB	R3, [R7, #0]
0x0C9E	0x2B2B    CMP	R3, #43
0x0CA0	0xD0E4    BEQ	L___Lib_Sprintf__doprntf20
0x0CA2	0x783B    LDRB	R3, [R7, #0]
0x0CA4	0x2B23    CMP	R3, #35
0x0CA6	0xD0E7    BEQ	L___Lib_Sprintf__doprntf21
0x0CA8	0x783B    LDRB	R3, [R7, #0]
0x0CAA	0x2B30    CMP	R3, #48
0x0CAC	0xD0EA    BEQ	L___Lib_Sprintf__doprntf22
;__Lib_Sprintf.c, 257 :: 		
0x0CAE	0xE000    B	L___Lib_Sprintf__doprntf14
; f end address is: 28 (R7)
; flag end address is: 0 (R0)
;__Lib_Sprintf.c, 258 :: 		
L___Lib_Sprintf__doprntf15:
; f start address is: 28 (R7)
; flag start address is: 0 (R0)
0x0CB0	0xE7CE    B	L___Lib_Sprintf__doprntf13
L___Lib_Sprintf__doprntf14:
;__Lib_Sprintf.c, 259 :: 		
0x0CB2	0xF0000302  AND	R3, R0, #2
0x0CB6	0xB29B    UXTH	R3, R3
0x0CB8	0xB133    CBZ	R3, L___Lib_Sprintf__doprntf354
;__Lib_Sprintf.c, 260 :: 		
0x0CBA	0xF64F73FE  MOVW	R3, #65534
0x0CBE	0x4018    ANDS	R0, R3
0x0CC0	0xB280    UXTH	R0, R0
; flag end address is: 0 (R0)
0x0CC2	0xFA1FF880  UXTH	R8, R0
0x0CC6	0xE001    B	L___Lib_Sprintf__doprntf23
L___Lib_Sprintf__doprntf354:
;__Lib_Sprintf.c, 259 :: 		
0x0CC8	0xFA1FF880  UXTH	R8, R0
;__Lib_Sprintf.c, 260 :: 		
L___Lib_Sprintf__doprntf23:
;__Lib_Sprintf.c, 261 :: 		
; flag start address is: 32 (R8)
0x0CCC	0xF0080308  AND	R3, R8, #8
0x0CD0	0xB29B    UXTH	R3, R3
0x0CD2	0xB133    CBZ	R3, L___Lib_Sprintf__doprntf355
;__Lib_Sprintf.c, 262 :: 		
0x0CD4	0xF64F73FB  MOVW	R3, #65531
0x0CD8	0xEA080803  AND	R8, R8, R3, LSL #0
0x0CDC	0xFA1FF888  UXTH	R8, R8
; flag end address is: 32 (R8)
0x0CE0	0xE7FF    B	L___Lib_Sprintf__doprntf24
L___Lib_Sprintf__doprntf355:
;__Lib_Sprintf.c, 261 :: 		
;__Lib_Sprintf.c, 262 :: 		
L___Lib_Sprintf__doprntf24:
;__Lib_Sprintf.c, 263 :: 		
; flag start address is: 32 (R8)
0x0CE2	0x783B    LDRB	R3, [R7, #0]
0x0CE4	0xB2D8    UXTB	R0, R3
0x0CE6	0xF7FFFDF7  BL	_isdigit+0
0x0CEA	0xB328    CBZ	R0, L___Lib_Sprintf__doprntf25
; width end address is: 16 (R4)
;__Lib_Sprintf.c, 264 :: 		
; width start address is: 0 (R0)
0x0CEC	0x2000    MOVS	R0, #0
0x0CEE	0xB200    SXTH	R0, R0
; width end address is: 0 (R0)
; f end address is: 28 (R7)
0x0CF0	0x4639    MOV	R1, R7
;__Lib_Sprintf.c, 265 :: 		
0x0CF2	0xE001    B	L___Lib_Sprintf__doprntf26
L___Lib_Sprintf__doprntf356:
;__Lib_Sprintf.c, 267 :: 		
0x0CF4	0xB238    SXTH	R0, R7
0x0CF6	0x4649    MOV	R1, R9
;__Lib_Sprintf.c, 265 :: 		
L___Lib_Sprintf__doprntf26:
;__Lib_Sprintf.c, 266 :: 		
; width start address is: 28 (R7)
; width start address is: 0 (R0)
; f start address is: 36 (R9)
; flag start address is: 32 (R8)
; flag end address is: 32 (R8)
; ccnt start address is: 24 (R6)
; ccnt end address is: 24 (R6)
; ap start address is: 20 (R5)
; ap end address is: 20 (R5)
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
; f start address is: 4 (R1)
0x0CF8	0x230A    MOVS	R3, #10
0x0CFA	0xB21B    SXTH	R3, R3
0x0CFC	0xFB00F703  MUL	R7, R0, R3
0x0D00	0xB23F    SXTH	R7, R7
; width end address is: 0 (R0)
0x0D02	0x780B    LDRB	R3, [R1, #0]
0x0D04	0x18FF    ADDS	R7, R7, R3
0x0D06	0xB23F    SXTH	R7, R7
0x0D08	0x3F30    SUBS	R7, #48
0x0D0A	0xB23F    SXTH	R7, R7
; width start address is: 28 (R7)
; width end address is: 28 (R7)
0x0D0C	0x1C4B    ADDS	R3, R1, #1
; f end address is: 4 (R1)
; f start address is: 36 (R9)
0x0D0E	0x4699    MOV	R9, R3
; f end address is: 36 (R9)
;__Lib_Sprintf.c, 267 :: 		
0x0D10	0x781B    LDRB	R3, [R3, #0]
0x0D12	0xB2D8    UXTB	R0, R3
0x0D14	0xF7FFFDE0  BL	_isdigit+0
0x0D18	0x2800    CMP	R0, #0
0x0D1A	0xD1EB    BNE	L___Lib_Sprintf__doprntf356
; f end address is: 36 (R9)
; width end address is: 28 (R7)
; flag end address is: 32 (R8)
; ap end address is: 20 (R5)
; pb end address is: 8 (R2)
; ccnt end address is: 24 (R6)
;__Lib_Sprintf.c, 268 :: 		
; ccnt start address is: 24 (R6)
; pb start address is: 8 (R2)
; ap start address is: 20 (R5)
; flag start address is: 32 (R8)
; width start address is: 28 (R7)
; f start address is: 36 (R9)
0x0D1C	0xF8AD6004  STRH	R6, [SP, #4]
; f end address is: 36 (R9)
; width end address is: 28 (R7)
0x0D20	0xF8AD7006  STRH	R7, [SP, #6]
0x0D24	0x4617    MOV	R7, R2
0x0D26	0x462E    MOV	R6, R5
0x0D28	0xFA1FF088  UXTH	R0, R8
0x0D2C	0x4649    MOV	R1, R9
0x0D2E	0xF9BD2006  LDRSH	R2, [SP, #6]
0x0D32	0xF9BD5004  LDRSH	R5, [SP, #4]
0x0D36	0xE014    B	L___Lib_Sprintf__doprntf29
L___Lib_Sprintf__doprntf25:
;__Lib_Sprintf.c, 270 :: 		
; f start address is: 28 (R7)
; width start address is: 16 (R4)
0x0D38	0x783B    LDRB	R3, [R7, #0]
0x0D3A	0x2B2A    CMP	R3, #42
0x0D3C	0xD106    BNE	L___Lib_Sprintf__doprntf357
; width end address is: 16 (R4)
;__Lib_Sprintf.c, 271 :: 		
0x0D3E	0x682C    LDR	R4, [R5, #0]
0x0D40	0x1D23    ADDS	R3, R4, #4
0x0D42	0x602B    STR	R3, [R5, #0]
0x0D44	0xF9B40000  LDRSH	R0, [R4, #0]
; width start address is: 0 (R0)
;__Lib_Sprintf.c, 272 :: 		
0x0D48	0x1C79    ADDS	R1, R7, #1
; f end address is: 28 (R7)
; f start address is: 4 (R1)
; width end address is: 0 (R0)
; f end address is: 4 (R1)
;__Lib_Sprintf.c, 273 :: 		
0x0D4A	0xE001    B	L___Lib_Sprintf__doprntf30
L___Lib_Sprintf__doprntf357:
;__Lib_Sprintf.c, 270 :: 		
0x0D4C	0x4639    MOV	R1, R7
0x0D4E	0xB220    SXTH	R0, R4
;__Lib_Sprintf.c, 273 :: 		
L___Lib_Sprintf__doprntf30:
; f start address is: 4 (R1)
; width start address is: 0 (R0)
0x0D50	0xF8AD6004  STRH	R6, [SP, #4]
; width end address is: 0 (R0)
; flag end address is: 32 (R8)
; ap end address is: 20 (R5)
; pb end address is: 8 (R2)
; ccnt end address is: 24 (R6)
; f end address is: 4 (R1)
0x0D54	0x4617    MOV	R7, R2
0x0D56	0xB202    SXTH	R2, R0
0x0D58	0xFA1FF088  UXTH	R0, R8
0x0D5C	0x462E    MOV	R6, R5
0x0D5E	0xF9BD5004  LDRSH	R5, [SP, #4]
L___Lib_Sprintf__doprntf29:
;__Lib_Sprintf.c, 274 :: 		
; width start address is: 8 (R2)
; f start address is: 4 (R1)
; flag start address is: 0 (R0)
; ccnt start address is: 20 (R5)
; ap start address is: 24 (R6)
; pb start address is: 28 (R7)
0x0D62	0x780B    LDRB	R3, [R1, #0]
0x0D64	0x2B2E    CMP	R3, #46
0x0D66	0xD146    BNE	L___Lib_Sprintf__doprntf31
;__Lib_Sprintf.c, 275 :: 		
0x0D68	0x1C4B    ADDS	R3, R1, #1
; f end address is: 4 (R1)
; f start address is: 32 (R8)
0x0D6A	0x4698    MOV	R8, R3
0x0D6C	0x781B    LDRB	R3, [R3, #0]
0x0D6E	0x2B2A    CMP	R3, #42
0x0D70	0xD110    BNE	L___Lib_Sprintf__doprntf32
;__Lib_Sprintf.c, 276 :: 		
0x0D72	0x6834    LDR	R4, [R6, #0]
0x0D74	0x1D23    ADDS	R3, R4, #4
0x0D76	0x6033    STR	R3, [R6, #0]
0x0D78	0xF9B41000  LDRSH	R1, [R4, #0]
; prec start address is: 4 (R1)
;__Lib_Sprintf.c, 277 :: 		
0x0D7C	0xF1080301  ADD	R3, R8, #1
; f end address is: 32 (R8)
; f start address is: 12 (R3)
;__Lib_Sprintf.c, 278 :: 		
0x0D80	0xF8AD2004  STRH	R2, [SP, #4]
; prec end address is: 4 (R1)
; f end address is: 12 (R3)
0x0D84	0xB22A    SXTH	R2, R5
0x0D86	0x461D    MOV	R5, R3
0x0D88	0x4633    MOV	R3, R6
0x0D8A	0xB20E    SXTH	R6, R1
0x0D8C	0x463C    MOV	R4, R7
0x0D8E	0xF9BD1004  LDRSH	R1, [SP, #4]
0x0D92	0xE027    B	L___Lib_Sprintf__doprntf33
L___Lib_Sprintf__doprntf32:
;__Lib_Sprintf.c, 279 :: 		
; prec start address is: 36 (R9)
; f start address is: 32 (R8)
0x0D94	0xF2400900  MOVW	R9, #0
0x0D98	0xFA0FF989  SXTH	R9, R9
; f end address is: 32 (R8)
; width end address is: 8 (R2)
; ap end address is: 24 (R6)
; prec end address is: 36 (R9)
; pb end address is: 28 (R7)
; ccnt end address is: 20 (R5)
; flag end address is: 0 (R0)
0x0D9C	0xFA1FFA80  UXTH	R10, R0
;__Lib_Sprintf.c, 280 :: 		
L___Lib_Sprintf__doprntf34:
; prec start address is: 36 (R9)
; f start address is: 32 (R8)
; pb start address is: 28 (R7)
; ap start address is: 24 (R6)
; ccnt start address is: 20 (R5)
; flag start address is: 40 (R10)
; width start address is: 8 (R2)
0x0DA0	0xF8983000  LDRB	R3, [R8, #0]
0x0DA4	0xB2D8    UXTB	R0, R3
0x0DA6	0xF7FFFD97  BL	_isdigit+0
0x0DAA	0xB190    CBZ	R0, L___Lib_Sprintf__doprntf35
;__Lib_Sprintf.c, 281 :: 		
0x0DAC	0x230A    MOVS	R3, #10
0x0DAE	0xB21B    SXTH	R3, R3
0x0DB0	0xFB03F909  MUL	R9, R3, R9
0x0DB4	0xFA0FF989  SXTH	R9, R9
; prec end address is: 36 (R9)
0x0DB8	0xF8983000  LDRB	R3, [R8, #0]
0x0DBC	0xEB090903  ADD	R9, R9, R3, LSL #0
0x0DC0	0xFA0FF989  SXTH	R9, R9
0x0DC4	0xF1A90930  SUB	R9, R9, #48
0x0DC8	0xFA0FF989  SXTH	R9, R9
; prec start address is: 36 (R9)
0x0DCC	0xF1080801  ADD	R8, R8, #1
0x0DD0	0xE7E6    B	L___Lib_Sprintf__doprntf34
L___Lib_Sprintf__doprntf35:
;__Lib_Sprintf.c, 282 :: 		
0x0DD2	0x4633    MOV	R3, R6
; f end address is: 32 (R8)
; width end address is: 8 (R2)
; ap end address is: 24 (R6)
; prec end address is: 36 (R9)
; pb end address is: 28 (R7)
; ccnt end address is: 20 (R5)
0x0DD4	0xFA0FF689  SXTH	R6, R9
0x0DD8	0xB211    SXTH	R1, R2
0x0DDA	0xB22A    SXTH	R2, R5
0x0DDC	0x4645    MOV	R5, R8
0x0DDE	0x463C    MOV	R4, R7
0x0DE0	0xFA1FF08A  UXTH	R0, R10
L___Lib_Sprintf__doprntf33:
; flag end address is: 40 (R10)
; width start address is: 4 (R1)
; flag start address is: 0 (R0)
; ccnt start address is: 8 (R2)
; ap start address is: 12 (R3)
; pb start address is: 16 (R4)
; f start address is: 20 (R5)
; prec start address is: 24 (R6)
0x0DE4	0x9501    STR	R5, [SP, #4]
; ap end address is: 12 (R3)
; prec end address is: 24 (R6)
; width end address is: 4 (R1)
; ccnt end address is: 8 (R2)
; pb end address is: 16 (R4)
; f end address is: 20 (R5)
0x0DE6	0xB285    UXTH	R5, R0
0x0DE8	0xB230    SXTH	R0, R6
0x0DEA	0xB20E    SXTH	R6, R1
0x0DEC	0xB217    SXTH	R7, R2
0x0DEE	0x4698    MOV	R8, R3
0x0DF0	0x46A1    MOV	R9, R4
0x0DF2	0x9901    LDR	R1, [SP, #4]
0x0DF4	0xE00A    B	L___Lib_Sprintf__doprntf36
L___Lib_Sprintf__doprntf31:
;__Lib_Sprintf.c, 284 :: 		
; f start address is: 4 (R1)
; ccnt start address is: 20 (R5)
; pb start address is: 28 (R7)
; prec start address is: 16 (R4)
; ap start address is: 24 (R6)
; width start address is: 8 (R2)
0x0DF6	0x2400    MOVS	R4, #0
0x0DF8	0xB224    SXTH	R4, R4
;__Lib_Sprintf.c, 286 :: 		
0x0DFA	0xF4405080  ORR	R0, R0, #4096
0x0DFE	0xB280    UXTH	R0, R0
; width end address is: 8 (R2)
; ap end address is: 24 (R6)
; prec end address is: 16 (R4)
; pb end address is: 28 (R7)
; ccnt end address is: 20 (R5)
; f end address is: 4 (R1)
; flag end address is: 0 (R0)
0x0E00	0x46B0    MOV	R8, R6
0x0E02	0xB216    SXTH	R6, R2
0x0E04	0x46B9    MOV	R9, R7
0x0E06	0xB22F    SXTH	R7, R5
0x0E08	0xB285    UXTH	R5, R0
0x0E0A	0xB220    SXTH	R0, R4
;__Lib_Sprintf.c, 288 :: 		
L___Lib_Sprintf__doprntf36:
;__Lib_Sprintf.c, 290 :: 		
; flag start address is: 20 (R5)
; prec start address is: 0 (R0)
; pb start address is: 36 (R9)
; ap start address is: 32 (R8)
; ccnt start address is: 28 (R7)
; f start address is: 4 (R1)
; width start address is: 24 (R6)
; width start address is: 24 (R6)
; width end address is: 24 (R6)
; flag end address is: 20 (R5)
; f end address is: 4 (R1)
____doprntf_loop:
;__Lib_Sprintf.c, 292 :: 		
; width start address is: 24 (R6)
; f start address is: 40 (R10)
; width end address is: 24 (R6)
; f start address is: 4 (R1)
; ccnt start address is: 28 (R7)
; ccnt end address is: 28 (R7)
; ap start address is: 32 (R8)
; ap end address is: 32 (R8)
; pb start address is: 36 (R9)
; pb end address is: 36 (R9)
; prec start address is: 0 (R0)
; prec end address is: 0 (R0)
; flag start address is: 20 (R5)
0x0E0C	0x460C    MOV	R4, R1
0x0E0E	0xF1010A01  ADD	R10, R1, #1
; f end address is: 4 (R1)
; f start address is: 40 (R10)
; f end address is: 40 (R10)
0x0E12	0x7823    LDRB	R3, [R4, #0]
0x0E14	0xF88D3014  STRB	R3, [SP, #20]
0x0E18	0xE0CB    B	L___Lib_Sprintf__doprntf37
; f end address is: 40 (R10)
; pb end address is: 36 (R9)
; ap end address is: 32 (R8)
; ccnt end address is: 28 (R7)
; width end address is: 24 (R6)
; prec end address is: 0 (R0)
; flag end address is: 20 (R5)
;__Lib_Sprintf.c, 293 :: 		
L___Lib_Sprintf__doprntf39:
;__Lib_Sprintf.c, 294 :: 		
; ccnt start address is: 28 (R7)
0x0E1A	0xB238    SXTH	R0, R7
; ccnt end address is: 28 (R7)
0x0E1C	0xF001B8F3  B	L_end__doprntf
;__Lib_Sprintf.c, 295 :: 		
L___Lib_Sprintf__doprntf40:
;__Lib_Sprintf.c, 296 :: 		
; flag start address is: 20 (R5)
; prec start address is: 0 (R0)
; width start address is: 24 (R6)
; ccnt start address is: 28 (R7)
; ap start address is: 32 (R8)
; pb start address is: 36 (R9)
; f start address is: 40 (R10)
L___Lib_Sprintf__doprntf41:
;__Lib_Sprintf.c, 298 :: 		
0x0E20	0xF0450510  ORR	R5, R5, #16
0x0E24	0xB2AD    UXTH	R5, R5
;__Lib_Sprintf.c, 299 :: 		
0x0E26	0x4651    MOV	R1, R10
0x0E28	0xE7F0    B	____doprntf_loop
;__Lib_Sprintf.c, 313 :: 		
L___Lib_Sprintf__doprntf42:
;__Lib_Sprintf.c, 314 :: 		
0x0E2A	0xF4456B80  ORR	R11, R5, #1024
0x0E2E	0xFA1FFB8B  UXTH	R11, R11
; flag end address is: 20 (R5)
; flag start address is: 44 (R11)
;__Lib_Sprintf.c, 315 :: 		
; flag end address is: 44 (R11)
0x0E32	0xE10D    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 317 :: 		
L___Lib_Sprintf__doprntf43:
;__Lib_Sprintf.c, 318 :: 		
; flag start address is: 20 (R5)
0x0E34	0xF0450120  ORR	R1, R5, #32
0x0E38	0xB289    UXTH	R1, R1
; flag end address is: 20 (R5)
; flag start address is: 4 (R1)
; flag end address is: 4 (R1)
;__Lib_Sprintf.c, 319 :: 		
0x0E3A	0xE000    B	L___Lib_Sprintf__doprntf44
L___Lib_Sprintf__doprntf358:
;__Lib_Sprintf.c, 380 :: 		
0x0E3C	0xB2A9    UXTH	R1, R5
;__Lib_Sprintf.c, 319 :: 		
L___Lib_Sprintf__doprntf44:
;__Lib_Sprintf.c, 320 :: 		
; flag start address is: 4 (R1)
0x0E3E	0xF4417B80  ORR	R11, R1, #256
0x0E42	0xFA1FFB8B  UXTH	R11, R11
; flag end address is: 4 (R1)
; flag start address is: 44 (R11)
;__Lib_Sprintf.c, 321 :: 		
; flag end address is: 44 (R11)
0x0E46	0xE103    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 322 :: 		
L___Lib_Sprintf__doprntf45:
;__Lib_Sprintf.c, 323 :: 		
; flag start address is: 20 (R5)
0x0E48	0xF4457B00  ORR	R11, R5, #512
0x0E4C	0xFA1FFB8B  UXTH	R11, R11
; flag end address is: 20 (R5)
; flag start address is: 44 (R11)
;__Lib_Sprintf.c, 324 :: 		
; flag end address is: 44 (R11)
0x0E50	0xE0FE    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 326 :: 		
L___Lib_Sprintf__doprntf46:
;__Lib_Sprintf.c, 327 :: 		
; flag start address is: 20 (R5)
0x0E52	0xF0450B40  ORR	R11, R5, #64
0x0E56	0xFA1FFB8B  UXTH	R11, R11
; flag end address is: 20 (R5)
; flag start address is: 44 (R11)
;__Lib_Sprintf.c, 328 :: 		
; flag end address is: 44 (R11)
0x0E5A	0xE0F9    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 330 :: 		
L___Lib_Sprintf__doprntf47:
;__Lib_Sprintf.c, 331 :: 		
; flag start address is: 20 (R5)
L___Lib_Sprintf__doprntf48:
;__Lib_Sprintf.c, 332 :: 		
0x0E5C	0xFA1FFB85  UXTH	R11, R5
0x0E60	0xE0F6    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 334 :: 		
L___Lib_Sprintf__doprntf49:
;__Lib_Sprintf.c, 336 :: 		
L___Lib_Sprintf__doprntf50:
;__Lib_Sprintf.c, 337 :: 		
0x0E62	0xF0450120  ORR	R1, R5, #32
0x0E66	0xB289    UXTH	R1, R1
; flag end address is: 20 (R5)
; flag start address is: 4 (R1)
; flag end address is: 4 (R1)
;__Lib_Sprintf.c, 338 :: 		
0x0E68	0xE000    B	L___Lib_Sprintf__doprntf51
L___Lib_Sprintf__doprntf359:
;__Lib_Sprintf.c, 380 :: 		
0x0E6A	0xB2A9    UXTH	R1, R5
;__Lib_Sprintf.c, 338 :: 		
L___Lib_Sprintf__doprntf51:
;__Lib_Sprintf.c, 339 :: 		
; flag start address is: 4 (R1)
0x0E6C	0xF0410B80  ORR	R11, R1, #128
0x0E70	0xFA1FFB8B  UXTH	R11, R11
; flag end address is: 4 (R1)
; flag start address is: 44 (R11)
;__Lib_Sprintf.c, 340 :: 		
; flag end address is: 44 (R11)
0x0E74	0xE0EC    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 342 :: 		
L___Lib_Sprintf__doprntf52:
;__Lib_Sprintf.c, 343 :: 		
; flag start address is: 20 (R5)
0x0E76	0xF8D84000  LDR	R4, [R8, #0]
0x0E7A	0x1D23    ADDS	R3, R4, #4
0x0E7C	0xF8C83000  STR	R3, [R8, #0]
0x0E80	0x6823    LDR	R3, [R4, #0]
0x0E82	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 347 :: 		
0x0E84	0xB90B    CBNZ	R3, L___Lib_Sprintf__doprntf53
;__Lib_Sprintf.c, 348 :: 		
0x0E86	0x4BFC    LDR	R3, [PC, #1008]
0x0E88	0x9308    STR	R3, [SP, #32]
L___Lib_Sprintf__doprntf53:
;__Lib_Sprintf.c, 349 :: 		
0x0E8A	0x2300    MOVS	R3, #0
0x0E8C	0xF8AD3024  STRH	R3, [SP, #36]
; f end address is: 40 (R10)
; pb end address is: 36 (R9)
; ap end address is: 32 (R8)
; ccnt end address is: 28 (R7)
; width end address is: 24 (R6)
; prec end address is: 0 (R0)
; flag end address is: 20 (R5)
0x0E90	0xB2AA    UXTH	R2, R5
0x0E92	0x464D    MOV	R5, R9
0x0E94	0x4651    MOV	R1, R10
;__Lib_Sprintf.c, 350 :: 		
L___Lib_Sprintf__doprntf54:
; f start address is: 4 (R1)
; flag start address is: 8 (R2)
; prec start address is: 0 (R0)
; pb start address is: 20 (R5)
; ap start address is: 32 (R8)
; ccnt start address is: 28 (R7)
; width start address is: 24 (R6)
0x0E96	0xF8BD4024  LDRH	R4, [SP, #36]
0x0E9A	0x9B08    LDR	R3, [SP, #32]
0x0E9C	0x191B    ADDS	R3, R3, R4
0x0E9E	0x781B    LDRB	R3, [R3, #0]
0x0EA0	0xB12B    CBZ	R3, L___Lib_Sprintf__doprntf55
;__Lib_Sprintf.c, 351 :: 		
0x0EA2	0xF8BD3024  LDRH	R3, [SP, #36]
0x0EA6	0x1C5B    ADDS	R3, R3, #1
0x0EA8	0xF8AD3024  STRH	R3, [SP, #36]
0x0EAC	0xE7F3    B	L___Lib_Sprintf__doprntf54
L___Lib_Sprintf__doprntf55:
;__Lib_Sprintf.c, 352 :: 		
0x0EAE	0x462C    MOV	R4, R5
; ccnt end address is: 28 (R7)
; width end address is: 24 (R6)
; flag end address is: 8 (R2)
; pb end address is: 20 (R5)
; prec end address is: 0 (R0)
; f end address is: 4 (R1)
0x0EB0	0x460D    MOV	R5, R1
0x0EB2	0xB239    SXTH	R1, R7
0x0EB4	0xB207    SXTH	R7, R0
0x0EB6	0xB290    UXTH	R0, R2
0x0EB8	0x4642    MOV	R2, R8
____doprntf_dostring:
; ap end address is: 32 (R8)
;__Lib_Sprintf.c, 353 :: 		
; width start address is: 24 (R6)
; ccnt start address is: 4 (R1)
; ap start address is: 8 (R2)
; pb start address is: 16 (R4)
; prec start address is: 28 (R7)
; flag start address is: 0 (R0)
; f start address is: 20 (R5)
0x0EBA	0xB12F    CBZ	R7, L___Lib_Sprintf__doprntf318
0x0EBC	0xF8BD3024  LDRH	R3, [SP, #36]
0x0EC0	0x429F    CMP	R7, R3
0x0EC2	0xD201    BCS	L___Lib_Sprintf__doprntf317
L___Lib_Sprintf__doprntf316:
;__Lib_Sprintf.c, 354 :: 		
0x0EC4	0xF8AD7024  STRH	R7, [SP, #36]
; prec end address is: 28 (R7)
;__Lib_Sprintf.c, 353 :: 		
L___Lib_Sprintf__doprntf318:
L___Lib_Sprintf__doprntf317:
;__Lib_Sprintf.c, 355 :: 		
0x0EC8	0xF8BD3024  LDRH	R3, [SP, #36]
0x0ECC	0x429E    CMP	R6, R3
0x0ECE	0xD904    BLS	L___Lib_Sprintf__doprntf59
;__Lib_Sprintf.c, 356 :: 		
0x0ED0	0xF8BD3024  LDRH	R3, [SP, #36]
0x0ED4	0x1AF6    SUB	R6, R6, R3
0x0ED6	0xB236    SXTH	R6, R6
; width end address is: 24 (R6)
0x0ED8	0xE001    B	L___Lib_Sprintf__doprntf60
L___Lib_Sprintf__doprntf59:
;__Lib_Sprintf.c, 358 :: 		
; width start address is: 24 (R6)
0x0EDA	0x2600    MOVS	R6, #0
0x0EDC	0xB236    SXTH	R6, R6
; width end address is: 24 (R6)
L___Lib_Sprintf__doprntf60:
;__Lib_Sprintf.c, 359 :: 		
; width start address is: 24 (R6)
0x0EDE	0xF0000308  AND	R3, R0, #8
0x0EE2	0xB29B    UXTH	R3, R3
0x0EE4	0xB9AB    CBNZ	R3, L___Lib_Sprintf__doprntf360
; width end address is: 24 (R6)
; pb end address is: 16 (R4)
; ccnt end address is: 4 (R1)
; f end address is: 20 (R5)
; ap end address is: 8 (R2)
; flag end address is: 0 (R0)
0x0EE6	0x4627    MOV	R7, R4
;__Lib_Sprintf.c, 360 :: 		
L___Lib_Sprintf__doprntf62:
; width start address is: 24 (R6)
; f start address is: 20 (R5)
; flag start address is: 0 (R0)
; pb start address is: 28 (R7)
; ap start address is: 8 (R2)
; ccnt start address is: 4 (R1)
0x0EE8	0xB234    SXTH	R4, R6
0x0EEA	0x1E76    SUBS	R6, R6, #1
0x0EEC	0xB236    SXTH	R6, R6
0x0EEE	0xB12C    CBZ	R4, L___Lib_Sprintf__doprntf63
;__Lib_Sprintf.c, 361 :: 		
0x0EF0	0x2320    MOVS	R3, #32
0x0EF2	0x703B    STRB	R3, [R7, #0]
0x0EF4	0x1C7F    ADDS	R7, R7, #1
0x0EF6	0x1C49    ADDS	R1, R1, #1
0x0EF8	0xB209    SXTH	R1, R1
0x0EFA	0xE7F5    B	L___Lib_Sprintf__doprntf62
L___Lib_Sprintf__doprntf63:
0x0EFC	0xF8AD6004  STRH	R6, [SP, #4]
; pb end address is: 28 (R7)
; ccnt end address is: 4 (R1)
; f end address is: 20 (R5)
; ap end address is: 8 (R2)
; flag end address is: 0 (R0)
0x0F00	0x9202    STR	R2, [SP, #8]
0x0F02	0x462A    MOV	R2, R5
0x0F04	0xB285    UXTH	R5, R0
0x0F06	0xB208    SXTH	R0, R1
0x0F08	0x463E    MOV	R6, R7
0x0F0A	0x9902    LDR	R1, [SP, #8]
0x0F0C	0xF9BD7004  LDRSH	R7, [SP, #4]
0x0F10	0xE008    B	L___Lib_Sprintf__doprntf61
; width end address is: 24 (R6)
L___Lib_Sprintf__doprntf360:
;__Lib_Sprintf.c, 359 :: 		
0x0F12	0xF8AD0004  STRH	R0, [SP, #4]
0x0F16	0xB237    SXTH	R7, R6
0x0F18	0x4626    MOV	R6, R4
0x0F1A	0xB208    SXTH	R0, R1
0x0F1C	0x4611    MOV	R1, R2
0x0F1E	0x462A    MOV	R2, R5
0x0F20	0xF8BD5004  LDRH	R5, [SP, #4]
;__Lib_Sprintf.c, 361 :: 		
L___Lib_Sprintf__doprntf61:
;__Lib_Sprintf.c, 362 :: 		
; width start address is: 28 (R7)
; f start address is: 8 (R2)
; flag start address is: 20 (R5)
; pb start address is: 24 (R6)
; ap start address is: 4 (R1)
; ccnt start address is: 0 (R0)
; ap end address is: 4 (R1)
; width end address is: 28 (R7)
; f end address is: 8 (R2)
; pb end address is: 24 (R6)
; ccnt end address is: 0 (R0)
; flag end address is: 20 (R5)
L___Lib_Sprintf__doprntf64:
; ccnt start address is: 0 (R0)
; ap start address is: 4 (R1)
; pb start address is: 24 (R6)
; flag start address is: 20 (R5)
; f start address is: 8 (R2)
; width start address is: 28 (R7)
0x0F24	0xF8BD4024  LDRH	R4, [SP, #36]
0x0F28	0xF8BD3024  LDRH	R3, [SP, #36]
0x0F2C	0x1E5B    SUBS	R3, R3, #1
0x0F2E	0xF8AD3024  STRH	R3, [SP, #36]
0x0F32	0xB14C    CBZ	R4, L___Lib_Sprintf__doprntf65
;__Lib_Sprintf.c, 363 :: 		
0x0F34	0x9B08    LDR	R3, [SP, #32]
0x0F36	0x781B    LDRB	R3, [R3, #0]
0x0F38	0x7033    STRB	R3, [R6, #0]
0x0F3A	0x1C76    ADDS	R6, R6, #1
0x0F3C	0x9B08    LDR	R3, [SP, #32]
0x0F3E	0x1C5B    ADDS	R3, R3, #1
0x0F40	0x9308    STR	R3, [SP, #32]
0x0F42	0x1C40    ADDS	R0, R0, #1
0x0F44	0xB200    SXTH	R0, R0
0x0F46	0xE7ED    B	L___Lib_Sprintf__doprntf64
L___Lib_Sprintf__doprntf65:
;__Lib_Sprintf.c, 365 :: 		
0x0F48	0xF0050308  AND	R3, R5, #8
0x0F4C	0xB29B    UXTH	R3, R3
; flag end address is: 20 (R5)
0x0F4E	0xB183    CBZ	R3, L___Lib_Sprintf__doprntf361
; ap end address is: 4 (R1)
; width end address is: 28 (R7)
; f end address is: 8 (R2)
; pb end address is: 24 (R6)
; ccnt end address is: 0 (R0)
0x0F50	0xB23D    SXTH	R5, R7
;__Lib_Sprintf.c, 366 :: 		
L___Lib_Sprintf__doprntf67:
; width start address is: 20 (R5)
; width start address is: 20 (R5)
; f start address is: 8 (R2)
; pb start address is: 24 (R6)
; ap start address is: 4 (R1)
; ccnt start address is: 0 (R0)
0x0F52	0xB22C    SXTH	R4, R5
0x0F54	0x1E6D    SUBS	R5, R5, #1
0x0F56	0xB22D    SXTH	R5, R5
; width end address is: 20 (R5)
0x0F58	0xB12C    CBZ	R4, L___Lib_Sprintf__doprntf68
; width end address is: 20 (R5)
;__Lib_Sprintf.c, 367 :: 		
; width start address is: 20 (R5)
0x0F5A	0x2320    MOVS	R3, #32
0x0F5C	0x7033    STRB	R3, [R6, #0]
0x0F5E	0x1C76    ADDS	R6, R6, #1
0x0F60	0x1C40    ADDS	R0, R0, #1
0x0F62	0xB200    SXTH	R0, R0
; width end address is: 20 (R5)
0x0F64	0xE7F5    B	L___Lib_Sprintf__doprntf67
L___Lib_Sprintf__doprntf68:
0x0F66	0x9201    STR	R2, [SP, #4]
; f end address is: 8 (R2)
; pb end address is: 24 (R6)
; ccnt end address is: 0 (R0)
0x0F68	0x4632    MOV	R2, R6
0x0F6A	0xB206    SXTH	R6, R0
0x0F6C	0x460D    MOV	R5, R1
0x0F6E	0x9801    LDR	R0, [SP, #4]
0x0F70	0xE004    B	L___Lib_Sprintf__doprntf66
; ap end address is: 4 (R1)
L___Lib_Sprintf__doprntf361:
;__Lib_Sprintf.c, 365 :: 		
0x0F72	0x9601    STR	R6, [SP, #4]
0x0F74	0xB206    SXTH	R6, R0
0x0F76	0x4610    MOV	R0, R2
0x0F78	0x460D    MOV	R5, R1
0x0F7A	0x9A01    LDR	R2, [SP, #4]
;__Lib_Sprintf.c, 367 :: 		
L___Lib_Sprintf__doprntf66:
;__Lib_Sprintf.c, 368 :: 		
; f start address is: 0 (R0)
; pb start address is: 8 (R2)
; ap start address is: 20 (R5)
; ccnt start address is: 24 (R6)
; f end address is: 0 (R0)
; ap end address is: 20 (R5)
; pb end address is: 8 (R2)
; ccnt end address is: 24 (R6)
0x0F7C	0xE651    B	L___Lib_Sprintf__doprntf10
;__Lib_Sprintf.c, 369 :: 		
L___Lib_Sprintf__doprntf69:
;__Lib_Sprintf.c, 370 :: 		
; flag start address is: 20 (R5)
; prec start address is: 0 (R0)
; width start address is: 24 (R6)
; ccnt start address is: 28 (R7)
; ap start address is: 32 (R8)
; pb start address is: 36 (R9)
; f start address is: 40 (R10)
0x0F7E	0xF8D84000  LDR	R4, [R8, #0]
0x0F82	0x1D23    ADDS	R3, R4, #4
0x0F84	0xF8C83000  STR	R3, [R8, #0]
0x0F88	0xF9B43000  LDRSH	R3, [R4, #0]
0x0F8C	0xF88D3014  STRB	R3, [SP, #20]
;__Lib_Sprintf.c, 371 :: 		
L___Lib_Sprintf__doprntf70:
;__Lib_Sprintf.c, 372 :: 		
0x0F90	0xAB05    ADD	R3, SP, #20
0x0F92	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 373 :: 		
0x0F94	0x2301    MOVS	R3, #1
0x0F96	0xF8AD3024  STRH	R3, [SP, #36]
;__Lib_Sprintf.c, 374 :: 		
0x0F9A	0xB239    SXTH	R1, R7
0x0F9C	0xB207    SXTH	R7, R0
0x0F9E	0xB2A8    UXTH	R0, R5
0x0FA0	0x4655    MOV	R5, R10
0x0FA2	0x464C    MOV	R4, R9
0x0FA4	0x4642    MOV	R2, R8
0x0FA6	0xE788    B	____doprntf_dostring
;__Lib_Sprintf.c, 376 :: 		
L___Lib_Sprintf__doprntf71:
;__Lib_Sprintf.c, 377 :: 		
0x0FA8	0xF0450BC0  ORR	R11, R5, #192
0x0FAC	0xFA1FFB8B  UXTH	R11, R11
; flag end address is: 20 (R5)
; flag start address is: 44 (R11)
;__Lib_Sprintf.c, 378 :: 		
; flag end address is: 44 (R11)
0x0FB0	0xE04E    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 380 :: 		
L___Lib_Sprintf__doprntf37:
; flag start address is: 20 (R5)
0x0FB2	0xF89D3014  LDRB	R3, [SP, #20]
0x0FB6	0x2B00    CMP	R3, #0
0x0FB8	0xF43FAF2F  BEQ	L___Lib_Sprintf__doprntf39
0x0FBC	0xF89D3014  LDRB	R3, [SP, #20]
0x0FC0	0x2B6C    CMP	R3, #108
0x0FC2	0xF43FAF2D  BEQ	L___Lib_Sprintf__doprntf40
0x0FC6	0xF89D3014  LDRB	R3, [SP, #20]
0x0FCA	0x2B4C    CMP	R3, #76
0x0FCC	0xF43FAF28  BEQ	L___Lib_Sprintf__doprntf41
0x0FD0	0xF89D3014  LDRB	R3, [SP, #20]
0x0FD4	0x2B66    CMP	R3, #102
0x0FD6	0xF43FAF28  BEQ	L___Lib_Sprintf__doprntf42
0x0FDA	0xF89D3014  LDRB	R3, [SP, #20]
0x0FDE	0x2B45    CMP	R3, #69
0x0FE0	0xF43FAF28  BEQ	L___Lib_Sprintf__doprntf43
0x0FE4	0xF89D3014  LDRB	R3, [SP, #20]
0x0FE8	0x2B65    CMP	R3, #101
0x0FEA	0xF43FAF27  BEQ	L___Lib_Sprintf__doprntf358
0x0FEE	0xF89D3014  LDRB	R3, [SP, #20]
0x0FF2	0x2B67    CMP	R3, #103
0x0FF4	0xF43FAF28  BEQ	L___Lib_Sprintf__doprntf45
0x0FF8	0xF89D3014  LDRB	R3, [SP, #20]
0x0FFC	0x2B6F    CMP	R3, #111
0x0FFE	0xF43FAF28  BEQ	L___Lib_Sprintf__doprntf46
0x1002	0xF89D3014  LDRB	R3, [SP, #20]
0x1006	0x2B64    CMP	R3, #100
0x1008	0xF43FAF28  BEQ	L___Lib_Sprintf__doprntf47
0x100C	0xF89D3014  LDRB	R3, [SP, #20]
0x1010	0x2B69    CMP	R3, #105
0x1012	0xF43FAF23  BEQ	L___Lib_Sprintf__doprntf48
0x1016	0xF89D3014  LDRB	R3, [SP, #20]
0x101A	0x2B70    CMP	R3, #112
0x101C	0xF43FAF21  BEQ	L___Lib_Sprintf__doprntf49
0x1020	0xF89D3014  LDRB	R3, [SP, #20]
0x1024	0x2B58    CMP	R3, #88
0x1026	0xF43FAF1C  BEQ	L___Lib_Sprintf__doprntf50
0x102A	0xF89D3014  LDRB	R3, [SP, #20]
0x102E	0x2B78    CMP	R3, #120
0x1030	0xF43FAF1B  BEQ	L___Lib_Sprintf__doprntf359
0x1034	0xF89D3014  LDRB	R3, [SP, #20]
0x1038	0x2B73    CMP	R3, #115
0x103A	0xF43FAF1C  BEQ	L___Lib_Sprintf__doprntf52
0x103E	0xF89D3014  LDRB	R3, [SP, #20]
0x1042	0x2B63    CMP	R3, #99
0x1044	0xD09B    BEQ	L___Lib_Sprintf__doprntf69
0x1046	0xF89D3014  LDRB	R3, [SP, #20]
0x104A	0x2B75    CMP	R3, #117
0x104C	0xD0AC    BEQ	L___Lib_Sprintf__doprntf71
0x104E	0xE79F    B	L___Lib_Sprintf__doprntf70
; flag end address is: 20 (R5)
L___Lib_Sprintf__doprntf38:
;__Lib_Sprintf.c, 382 :: 		
; flag start address is: 44 (R11)
0x1050	0xF40B63E0  AND	R3, R11, #1792
0x1054	0xB29B    UXTH	R3, R3
0x1056	0x2B00    CMP	R3, #0
0x1058	0xF0008558  BEQ	L___Lib_Sprintf__doprntf72
;__Lib_Sprintf.c, 383 :: 		
0x105C	0xF40B5380  AND	R3, R11, #4096
0x1060	0xB29B    UXTH	R3, R3
0x1062	0xB123    CBZ	R3, L___Lib_Sprintf__doprntf362
;__Lib_Sprintf.c, 384 :: 		
0x1064	0x2006    MOVS	R0, #6
0x1066	0xB200    SXTH	R0, R0
; prec end address is: 0 (R0)
0x1068	0xFA0FFC80  SXTH	R12, R0
0x106C	0xE001    B	L___Lib_Sprintf__doprntf73
L___Lib_Sprintf__doprntf362:
;__Lib_Sprintf.c, 383 :: 		
0x106E	0xFA0FFC80  SXTH	R12, R0
;__Lib_Sprintf.c, 384 :: 		
L___Lib_Sprintf__doprntf73:
;__Lib_Sprintf.c, 385 :: 		
; prec start address is: 48 (R12)
0x1072	0xF8D84000  LDR	R4, [R8, #0]
0x1076	0x1D23    ADDS	R3, R4, #4
0x1078	0xF8C83000  STR	R3, [R8, #0]
0x107C	0xED140A00  VLDR.32	S0, [R4, #0]
0x1080	0xED8D0A06  VSTR.32	S0, [SP, #24]
;__Lib_Sprintf.c, 386 :: 		
0x1084	0xEEB50AC0  VCMPE.F32	S0, #0.0
0x1088	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x108C	0xDA0A    BGE	L___Lib_Sprintf__doprntf363
;__Lib_Sprintf.c, 387 :: 		
0x108E	0xED9D0A06  VLDR.32	S0, [SP, #24]
0x1092	0xEEB10A40  VNEG.F32	S0, S0
0x1096	0xED8D0A06  VSTR.32	S0, [SP, #24]
;__Lib_Sprintf.c, 388 :: 		
0x109A	0xF04B0B03  ORR	R11, R11, #3
0x109E	0xFA1FFB8B  UXTH	R11, R11
; flag end address is: 44 (R11)
;__Lib_Sprintf.c, 389 :: 		
0x10A2	0xE7FF    B	L___Lib_Sprintf__doprntf74
L___Lib_Sprintf__doprntf363:
;__Lib_Sprintf.c, 386 :: 		
;__Lib_Sprintf.c, 389 :: 		
L___Lib_Sprintf__doprntf74:
;__Lib_Sprintf.c, 390 :: 		
; flag start address is: 44 (R11)
0x10A4	0x2300    MOVS	R3, #0
0x10A6	0xB21B    SXTH	R3, R3
0x10A8	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 391 :: 		
0x10AC	0xED9D0A06  VLDR.32	S0, [SP, #24]
0x10B0	0xEEB50AC0  VCMPE.F32	S0, #0.0
0x10B4	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x10B8	0xD04A    BEQ	L___Lib_Sprintf__doprntf75
;__Lib_Sprintf.c, 392 :: 		
0x10BA	0xAC07    ADD	R4, SP, #28
0x10BC	0xAB06    ADD	R3, SP, #24
0x10BE	0x681B    LDR	R3, [R3, #0]
0x10C0	0x0DDB    LSRS	R3, R3, #23
0x10C2	0xF00303FF  AND	R3, R3, #255
0x10C6	0x3B7E    SUBS	R3, #126
0x10C8	0x8023    STRH	R3, [R4, #0]
;__Lib_Sprintf.c, 393 :: 		
0x10CA	0xF9BD301C  LDRSH	R3, [SP, #28]
0x10CE	0x1E5C    SUBS	R4, R3, #1
0x10D0	0xB224    SXTH	R4, R4
0x10D2	0xF8AD401C  STRH	R4, [SP, #28]
;__Lib_Sprintf.c, 394 :: 		
0x10D6	0x2303    MOVS	R3, #3
0x10D8	0xB21B    SXTH	R3, R3
0x10DA	0x435C    MULS	R4, R3, R4
0x10DC	0xB224    SXTH	R4, R4
0x10DE	0xF8AD401C  STRH	R4, [SP, #28]
;__Lib_Sprintf.c, 395 :: 		
0x10E2	0x230A    MOVS	R3, #10
0x10E4	0xB21B    SXTH	R3, R3
0x10E6	0xFB94F3F3  SDIV	R3, R4, R3
0x10EA	0xB21B    SXTH	R3, R3
0x10EC	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 396 :: 		
0x10F0	0x2B00    CMP	R3, #0
0x10F2	0xDA04    BGE	L___Lib_Sprintf__doprntf76
;__Lib_Sprintf.c, 397 :: 		
0x10F4	0xF9BD301C  LDRSH	R3, [SP, #28]
0x10F8	0x1E5B    SUBS	R3, R3, #1
0x10FA	0xF8AD301C  STRH	R3, [SP, #28]
L___Lib_Sprintf__doprntf76:
;__Lib_Sprintf.c, 398 :: 		
0x10FE	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1102	0x425B    RSBS	R3, R3, #0
0x1104	0xB258    SXTB	R0, R3
0x1106	0xF7FFFB31  BL	__Lib_Sprintf_scale+0
0x110A	0xEDDD0A06  VLDR.32	S1, [SP, #24]
0x110E	0xEE200A80  VMUL.F32	S0, S1, S0
0x1112	0xED8D0A08  VSTR.32	S0, [SP, #32]
;__Lib_Sprintf.c, 399 :: 		
0x1116	0xEDDD0A08  VLDR.32	S1, [SP, #32]
0x111A	0xEEB70A00  VMOV.F32	S0, #1
0x111E	0xEEF40AC0  VCMPE.F32	S1, S0
0x1122	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1126	0xDA05    BGE	L___Lib_Sprintf__doprntf77
;__Lib_Sprintf.c, 400 :: 		
0x1128	0xF9BD301C  LDRSH	R3, [SP, #28]
0x112C	0x1E5B    SUBS	R3, R3, #1
0x112E	0xF8AD301C  STRH	R3, [SP, #28]
0x1132	0xE00D    B	L___Lib_Sprintf__doprntf78
L___Lib_Sprintf__doprntf77:
;__Lib_Sprintf.c, 402 :: 		
0x1134	0xEDDD0A08  VLDR.32	S1, [SP, #32]
0x1138	0xEEB20A04  VMOV.F32	S0, #10
0x113C	0xEEF40AC0  VCMPE.F32	S1, S0
0x1140	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1144	0xDB04    BLT	L___Lib_Sprintf__doprntf79
;__Lib_Sprintf.c, 403 :: 		
0x1146	0xF9BD301C  LDRSH	R3, [SP, #28]
0x114A	0x1C5B    ADDS	R3, R3, #1
0x114C	0xF8AD301C  STRH	R3, [SP, #28]
L___Lib_Sprintf__doprntf79:
L___Lib_Sprintf__doprntf78:
;__Lib_Sprintf.c, 404 :: 		
L___Lib_Sprintf__doprntf75:
;__Lib_Sprintf.c, 405 :: 		
0x1150	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1154	0x2B00    CMP	R3, #0
0x1156	0xDC03    BGT	L___Lib_Sprintf__doprntf80
;__Lib_Sprintf.c, 406 :: 		
0x1158	0x2301    MOVS	R3, #1
0x115A	0xF88D3014  STRB	R3, [SP, #20]
0x115E	0xE003    B	L___Lib_Sprintf__doprntf81
L___Lib_Sprintf__doprntf80:
;__Lib_Sprintf.c, 408 :: 		
0x1160	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1164	0xF88D3014  STRB	R3, [SP, #20]
L___Lib_Sprintf__doprntf81:
;__Lib_Sprintf.c, 409 :: 		
0x1168	0xF40B7380  AND	R3, R11, #256
0x116C	0xB29B    UXTH	R3, R3
0x116E	0xB983    CBNZ	R3, L___Lib_Sprintf__doprntf322
0x1170	0xF40B7300  AND	R3, R11, #512
0x1174	0xB29B    UXTH	R3, R3
0x1176	0xB15B    CBZ	R3, L___Lib_Sprintf__doprntf321
0x1178	0xF9BD401C  LDRSH	R4, [SP, #28]
0x117C	0xF06F0303  MVN	R3, #3
0x1180	0x429C    CMP	R4, R3
0x1182	0xDB04    BLT	L___Lib_Sprintf__doprntf320
0x1184	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1188	0x4563    CMP	R3, R12
0x118A	0xDA00    BGE	L___Lib_Sprintf__doprntf319
0x118C	0xE000    B	L___Lib_Sprintf__doprntf314
L___Lib_Sprintf__doprntf320:
L___Lib_Sprintf__doprntf319:
0x118E	0xE000    B	L___Lib_Sprintf__doprntf313
L___Lib_Sprintf__doprntf314:
L___Lib_Sprintf__doprntf321:
0x1190	0xE258    B	L___Lib_Sprintf__doprntf88
L___Lib_Sprintf__doprntf313:
L___Lib_Sprintf__doprntf322:
;__Lib_Sprintf.c, 410 :: 		
0x1192	0xF1BC0F00  CMP	R12, #0
0x1196	0xD009    BEQ	L___Lib_Sprintf__doprntf364
0x1198	0xF40B7300  AND	R3, R11, #512
0x119C	0xB29B    UXTH	R3, R3
0x119E	0xB133    CBZ	R3, L___Lib_Sprintf__doprntf365
L___Lib_Sprintf__doprntf312:
;__Lib_Sprintf.c, 411 :: 		
0x11A0	0xF1AC0001  SUB	R0, R12, #1
0x11A4	0xB200    SXTH	R0, R0
; prec end address is: 48 (R12)
; prec start address is: 0 (R0)
; prec end address is: 0 (R0)
0x11A6	0xFA0FFC80  SXTH	R12, R0
;__Lib_Sprintf.c, 410 :: 		
0x11AA	0xE7FF    B	L___Lib_Sprintf__doprntf324
L___Lib_Sprintf__doprntf364:
L___Lib_Sprintf__doprntf324:
; prec start address is: 48 (R12)
; prec end address is: 48 (R12)
0x11AC	0xE7FF    B	L___Lib_Sprintf__doprntf323
L___Lib_Sprintf__doprntf365:
L___Lib_Sprintf__doprntf323:
;__Lib_Sprintf.c, 412 :: 		
; prec start address is: 48 (R12)
0x11AE	0xFA1FF38C  UXTH	R3, R12
0x11B2	0x2B08    CMP	R3, #8
0x11B4	0xD903    BLS	L___Lib_Sprintf__doprntf92
;__Lib_Sprintf.c, 413 :: 		
0x11B6	0x2308    MOVS	R3, #8
0x11B8	0xF88D3014  STRB	R3, [SP, #20]
0x11BC	0xE001    B	L___Lib_Sprintf__doprntf93
L___Lib_Sprintf__doprntf92:
;__Lib_Sprintf.c, 415 :: 		
0x11BE	0xF88DC014  STRB	R12, [SP, #20]
L___Lib_Sprintf__doprntf93:
;__Lib_Sprintf.c, 416 :: 		
0x11C2	0xED9D0A06  VLDR.32	S0, [SP, #24]
0x11C6	0xEEB50AC0  VCMPE.F32	S0, #0.0
0x11CA	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x11CE	0xD070    BEQ	L___Lib_Sprintf__doprntf94
;__Lib_Sprintf.c, 417 :: 		
0x11D0	0xF9BD001C  LDRSH	R0, [SP, #28]
0x11D4	0xF7FFFACA  BL	__Lib_Sprintf_scale+0
0x11D8	0xEDDD0A06  VLDR.32	S1, [SP, #24]
0x11DC	0xEE800A80  VDIV.F32	S0, S1, S0
0x11E0	0xED8D0A06  VSTR.32	S0, [SP, #24]
;__Lib_Sprintf.c, 418 :: 		
0x11E4	0xF89D3014  LDRB	R3, [SP, #20]
0x11E8	0x425B    RSBS	R3, R3, #0
0x11EA	0xB258    SXTB	R0, R3
0x11EC	0xF7FFFABE  BL	__Lib_Sprintf_scale+0
0x11F0	0xEDDD0A06  VLDR.32	S1, [SP, #24]
0x11F4	0xEEC00A80  VDIV.F32	S1, S1, S0
0x11F8	0xEDCD0A06  VSTR.32	S1, [SP, #24]
;__Lib_Sprintf.c, 419 :: 		
0x11FC	0xEEBC0A60  VCVT.U32.F32	S0, S1
0x1200	0xEE103A10  VMOV	R3, S0
0x1204	0xEE003A10  VMOV	S0, R3
0x1208	0xEEB80A40  VCVT.F32.U32	S0, S0
0x120C	0xEE700AC0  VSUB.F32	S1, S1, S0
0x1210	0xEEB60A00  VMOV.F32	S0, #0.5
0x1214	0xEEF40AC0  VCMPE.F32	S1, S0
0x1218	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x121C	0xDB07    BLT	L___Lib_Sprintf__doprntf95
;__Lib_Sprintf.c, 420 :: 		
0x121E	0xEDDD0A06  VLDR.32	S1, [SP, #24]
0x1222	0xEEB60A00  VMOV.F32	S0, #0.5
0x1226	0xEE300A80  VADD.F32	S0, S1, S0
0x122A	0xED8D0A06  VSTR.32	S0, [SP, #24]
L___Lib_Sprintf__doprntf95:
;__Lib_Sprintf.c, 421 :: 		
0x122E	0xED9D0A06  VLDR.32	S0, [SP, #24]
0x1232	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x1236	0xEE105A10  VMOV	R5, S0
0x123A	0xF89D3014  LDRB	R3, [SP, #20]
0x123E	0x1C5B    ADDS	R3, R3, #1
0x1240	0xB21B    SXTH	R3, R3
0x1242	0x009C    LSLS	R4, R3, #2
0x1244	0x4B0D    LDR	R3, [PC, #52]
0x1246	0x191B    ADDS	R3, R3, R4
0x1248	0x681B    LDR	R3, [R3, #0]
0x124A	0x429D    CMP	R5, R3
0x124C	0xD30E    BCC	L___Lib_Sprintf__doprntf96
;__Lib_Sprintf.c, 422 :: 		
0x124E	0xEDDD0A06  VLDR.32	S1, [SP, #24]
0x1252	0x4B0B    LDR	R3, [PC, #44]
0x1254	0xEE003A10  VMOV	S0, R3
0x1258	0xEE200A80  VMUL.F32	S0, S1, S0
0x125C	0xED8D0A06  VSTR.32	S0, [SP, #24]
;__Lib_Sprintf.c, 423 :: 		
0x1260	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1264	0x1C5B    ADDS	R3, R3, #1
0x1266	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 424 :: 		
0x126A	0xE022    B	L___Lib_Sprintf__doprntf97
L___Lib_Sprintf__doprntf96:
;__Lib_Sprintf.c, 426 :: 		
0x126C	0xED9D0A06  VLDR.32	S0, [SP, #24]
0x1270	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x1274	0xF000B806  B	#12
0x1278	0x005E2000  	?lstr1___Lib_Sprintf+0
0x127C	0x40580000  	__Lib_Sprintf_dpowers+0
0x1280	0xCCCD3DCC  	#1036831949
0x1284	0xEE105A10  VMOV	R5, S0
0x1288	0xF89D3014  LDRB	R3, [SP, #20]
0x128C	0x009C    LSLS	R4, R3, #2
0x128E	0x4BFB    LDR	R3, [PC, #1004]
0x1290	0x191B    ADDS	R3, R3, R4
0x1292	0x681B    LDR	R3, [R3, #0]
0x1294	0x429D    CMP	R5, R3
0x1296	0xD20C    BCS	L___Lib_Sprintf__doprntf98
;__Lib_Sprintf.c, 427 :: 		
0x1298	0xEDDD0A06  VLDR.32	S1, [SP, #24]
0x129C	0xEEB20A04  VMOV.F32	S0, #10
0x12A0	0xEE200A80  VMUL.F32	S0, S1, S0
0x12A4	0xED8D0A06  VSTR.32	S0, [SP, #24]
;__Lib_Sprintf.c, 428 :: 		
0x12A8	0xF9BD301C  LDRSH	R3, [SP, #28]
0x12AC	0x1E5B    SUBS	R3, R3, #1
0x12AE	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 429 :: 		
L___Lib_Sprintf__doprntf98:
L___Lib_Sprintf__doprntf97:
;__Lib_Sprintf.c, 430 :: 		
L___Lib_Sprintf__doprntf94:
;__Lib_Sprintf.c, 431 :: 		
0x12B2	0xF40B7300  AND	R3, R11, #512
0x12B6	0xB29B    UXTH	R3, R3
0x12B8	0x2B00    CMP	R3, #0
0x12BA	0xD041    BEQ	L___Lib_Sprintf__doprntf367
0x12BC	0xF40B6300  AND	R3, R11, #2048
0x12C0	0xB29B    UXTH	R3, R3
0x12C2	0x2B00    CMP	R3, #0
0x12C4	0xD145    BNE	L___Lib_Sprintf__doprntf368
L___Lib_Sprintf__doprntf311:
;__Lib_Sprintf.c, 432 :: 		
0x12C6	0xF1BC0F0A  CMP	R12, #10
0x12CA	0xDD04    BLE	L___Lib_Sprintf__doprntf366
; prec end address is: 48 (R12)
;__Lib_Sprintf.c, 433 :: 		
; prec start address is: 0 (R0)
0x12CC	0x200A    MOVS	R0, #10
0x12CE	0xB200    SXTH	R0, R0
; prec end address is: 0 (R0)
0x12D0	0xFA0FFC80  SXTH	R12, R0
0x12D4	0xE7FF    B	L___Lib_Sprintf__doprntf102
L___Lib_Sprintf__doprntf366:
;__Lib_Sprintf.c, 432 :: 		
;__Lib_Sprintf.c, 433 :: 		
L___Lib_Sprintf__doprntf102:
;__Lib_Sprintf.c, 434 :: 		
; prec start address is: 48 (R12)
0x12D6	0xED9D0A06  VLDR.32	S0, [SP, #24]
0x12DA	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x12DE	0xEE103A10  VMOV	R3, S0
0x12E2	0x9308    STR	R3, [SP, #32]
; flag end address is: 44 (R11)
; f end address is: 40 (R10)
; prec end address is: 48 (R12)
; pb end address is: 36 (R9)
; ap end address is: 32 (R8)
; ccnt end address is: 28 (R7)
; width end address is: 24 (R6)
;__Lib_Sprintf.c, 435 :: 		
L___Lib_Sprintf__doprntf103:
; prec start address is: 48 (R12)
; flag start address is: 44 (R11)
; f start address is: 40 (R10)
; pb start address is: 36 (R9)
; ap start address is: 32 (R8)
; ccnt start address is: 28 (R7)
; width start address is: 24 (R6)
0x12E4	0x9B08    LDR	R3, [SP, #32]
0x12E6	0xB183    CBZ	R3, L___Lib_Sprintf__doprntf326
0x12E8	0x9D08    LDR	R5, [SP, #32]
0x12EA	0x240A    MOVS	R4, #10
0x12EC	0xFBB5F3F4  UDIV	R3, R5, R4
0x12F0	0xFB045313  MLS	R3, R4, R3, R5
0x12F4	0xB94B    CBNZ	R3, L___Lib_Sprintf__doprntf325
L___Lib_Sprintf__doprntf310:
;__Lib_Sprintf.c, 436 :: 		
0x12F6	0xF1AC0C01  SUB	R12, R12, #1
0x12FA	0xFA0FFC8C  SXTH	R12, R12
;__Lib_Sprintf.c, 437 :: 		
0x12FE	0x9C08    LDR	R4, [SP, #32]
0x1300	0x230A    MOVS	R3, #10
0x1302	0xFBB4F3F3  UDIV	R3, R4, R3
0x1306	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 438 :: 		
0x1308	0xE7EC    B	L___Lib_Sprintf__doprntf103
;__Lib_Sprintf.c, 435 :: 		
L___Lib_Sprintf__doprntf326:
L___Lib_Sprintf__doprntf325:
;__Lib_Sprintf.c, 439 :: 		
0x130A	0xF89D3014  LDRB	R3, [SP, #20]
0x130E	0x459C    CMP	R12, R3
0x1310	0xDA0E    BGE	L___Lib_Sprintf__doprntf107
;__Lib_Sprintf.c, 440 :: 		
0x1312	0xF89D3014  LDRB	R3, [SP, #20]
0x1316	0xEBA3030C  SUB	R3, R3, R12, LSL #0
0x131A	0xB258    SXTB	R0, R3
0x131C	0xF7FFFA26  BL	__Lib_Sprintf_scale+0
0x1320	0xEDDD0A06  VLDR.32	S1, [SP, #24]
0x1324	0xEE800A80  VDIV.F32	S0, S1, S0
0x1328	0xED8D0A06  VSTR.32	S0, [SP, #24]
;__Lib_Sprintf.c, 441 :: 		
0x132C	0xF88DC014  STRB	R12, [SP, #20]
;__Lib_Sprintf.c, 442 :: 		
L___Lib_Sprintf__doprntf107:
;__Lib_Sprintf.c, 431 :: 		
0x1330	0xB233    SXTH	R3, R6
; f end address is: 40 (R10)
; prec end address is: 48 (R12)
; pb end address is: 36 (R9)
; ap end address is: 32 (R8)
; ccnt end address is: 28 (R7)
; width end address is: 24 (R6)
0x1332	0x4644    MOV	R4, R8
0x1334	0x4652    MOV	R2, R10
0x1336	0xFA1FF08B  UXTH	R0, R11
0x133A	0xFA0FF18C  SXTH	R1, R12
0x133E	0xE006    B	L___Lib_Sprintf__doprntf328
; flag end address is: 44 (R11)
L___Lib_Sprintf__doprntf367:
0x1340	0xFA0FF18C  SXTH	R1, R12
0x1344	0xFA1FF08B  UXTH	R0, R11
0x1348	0x4652    MOV	R2, R10
0x134A	0x4644    MOV	R4, R8
0x134C	0xB233    SXTH	R3, R6
L___Lib_Sprintf__doprntf328:
; prec start address is: 4 (R1)
; flag start address is: 0 (R0)
; f start address is: 8 (R2)
; pb start address is: 36 (R9)
; ap start address is: 16 (R4)
; ccnt start address is: 28 (R7)
; width start address is: 12 (R3)
0x134E	0xB21D    SXTH	R5, R3
; prec end address is: 4 (R1)
; ap end address is: 16 (R4)
; f end address is: 8 (R2)
; pb end address is: 36 (R9)
; ccnt end address is: 28 (R7)
; width end address is: 12 (R3)
; flag end address is: 0 (R0)
0x1350	0xE006    B	L___Lib_Sprintf__doprntf327
L___Lib_Sprintf__doprntf368:
0x1352	0xFA0FF18C  SXTH	R1, R12
0x1356	0xFA1FF08B  UXTH	R0, R11
0x135A	0x4652    MOV	R2, R10
0x135C	0x4644    MOV	R4, R8
0x135E	0xB235    SXTH	R5, R6
L___Lib_Sprintf__doprntf327:
;__Lib_Sprintf.c, 444 :: 		
; prec start address is: 4 (R1)
; flag start address is: 0 (R0)
; f start address is: 8 (R2)
; pb start address is: 36 (R9)
; ap start address is: 16 (R4)
; ccnt start address is: 28 (R7)
; width start address is: 20 (R5)
0x1360	0x1D4B    ADDS	R3, R1, #5
0x1362	0xB21B    SXTH	R3, R3
0x1364	0x1AED    SUB	R5, R5, R3
0x1366	0xB22D    SXTH	R5, R5
;__Lib_Sprintf.c, 445 :: 		
0x1368	0xB921    CBNZ	R1, L___Lib_Sprintf__doprntf330
0x136A	0xF4006300  AND	R3, R0, #2048
0x136E	0xB29B    UXTH	R3, R3
0x1370	0xB903    CBNZ	R3, L___Lib_Sprintf__doprntf329
0x1372	0xE001    B	L___Lib_Sprintf__doprntf110
L___Lib_Sprintf__doprntf330:
L___Lib_Sprintf__doprntf329:
;__Lib_Sprintf.c, 446 :: 		
0x1374	0x1E6D    SUBS	R5, R5, #1
0x1376	0xB22D    SXTH	R5, R5
; width end address is: 20 (R5)
L___Lib_Sprintf__doprntf110:
;__Lib_Sprintf.c, 447 :: 		
; width start address is: 20 (R5)
0x1378	0xF0000303  AND	R3, R0, #3
0x137C	0xB29B    UXTH	R3, R3
0x137E	0xB113    CBZ	R3, L___Lib_Sprintf__doprntf369
;__Lib_Sprintf.c, 448 :: 		
0x1380	0x1E6D    SUBS	R5, R5, #1
0x1382	0xB22D    SXTH	R5, R5
; width end address is: 20 (R5)
0x1384	0xE7FF    B	L___Lib_Sprintf__doprntf111
L___Lib_Sprintf__doprntf369:
;__Lib_Sprintf.c, 447 :: 		
;__Lib_Sprintf.c, 448 :: 		
L___Lib_Sprintf__doprntf111:
;__Lib_Sprintf.c, 449 :: 		
; width start address is: 20 (R5)
0x1386	0xF0000304  AND	R3, R0, #4
0x138A	0xB29B    UXTH	R3, R3
0x138C	0x2B00    CMP	R3, #0
0x138E	0xD03E    BEQ	L___Lib_Sprintf__doprntf112
;__Lib_Sprintf.c, 450 :: 		
0x1390	0xF0000302  AND	R3, R0, #2
0x1394	0xB29B    UXTH	R3, R3
0x1396	0xB1AB    CBZ	R3, L___Lib_Sprintf__doprntf113
;__Lib_Sprintf.c, 451 :: 		
0x1398	0xF0000301  AND	R3, R0, #1
0x139C	0xB29B    UXTH	R3, R3
0x139E	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf114
0x13A0	0x232D    MOVS	R3, #45
0x13A2	0xF88D300C  STRB	R3, [SP, #12]
0x13A6	0xE002    B	L___Lib_Sprintf__doprntf115
L___Lib_Sprintf__doprntf114:
0x13A8	0x232B    MOVS	R3, #43
0x13AA	0xF88D300C  STRB	R3, [SP, #12]
L___Lib_Sprintf__doprntf115:
0x13AE	0xF89D300C  LDRB	R3, [SP, #12]
0x13B2	0xF8893000  STRB	R3, [R9, #0]
0x13B6	0xF1090601  ADD	R6, R9, #1
; pb end address is: 36 (R9)
; pb start address is: 24 (R6)
0x13BA	0x1C7B    ADDS	R3, R7, #1
0x13BC	0xB21B    SXTH	R3, R3
; ccnt end address is: 28 (R7)
; ccnt start address is: 12 (R3)
0x13BE	0x4637    MOV	R7, R6
; pb end address is: 24 (R6)
; ccnt end address is: 12 (R3)
0x13C0	0xB21E    SXTH	R6, R3
0x13C2	0xE010    B	L___Lib_Sprintf__doprntf116
L___Lib_Sprintf__doprntf113:
;__Lib_Sprintf.c, 453 :: 		
; ccnt start address is: 28 (R7)
; pb start address is: 36 (R9)
0x13C4	0xF0000301  AND	R3, R0, #1
0x13C8	0xB29B    UXTH	R3, R3
0x13CA	0xB143    CBZ	R3, L___Lib_Sprintf__doprntf370
;__Lib_Sprintf.c, 454 :: 		
0x13CC	0x2320    MOVS	R3, #32
0x13CE	0xF8893000  STRB	R3, [R9, #0]
0x13D2	0xF1090601  ADD	R6, R9, #1
; pb end address is: 36 (R9)
; pb start address is: 24 (R6)
0x13D6	0x1C7F    ADDS	R7, R7, #1
0x13D8	0xB23F    SXTH	R7, R7
; pb end address is: 24 (R6)
; ccnt end address is: 28 (R7)
0x13DA	0xB23B    SXTH	R3, R7
0x13DC	0xE001    B	L___Lib_Sprintf__doprntf117
L___Lib_Sprintf__doprntf370:
;__Lib_Sprintf.c, 453 :: 		
0x13DE	0xB23B    SXTH	R3, R7
0x13E0	0x464E    MOV	R6, R9
;__Lib_Sprintf.c, 454 :: 		
L___Lib_Sprintf__doprntf117:
; ccnt start address is: 12 (R3)
; pb start address is: 24 (R6)
0x13E2	0x4637    MOV	R7, R6
; pb end address is: 24 (R6)
; ccnt end address is: 12 (R3)
0x13E4	0xB21E    SXTH	R6, R3
L___Lib_Sprintf__doprntf116:
;__Lib_Sprintf.c, 455 :: 		
; pb start address is: 28 (R7)
; ccnt start address is: 24 (R6)
; prec end address is: 4 (R1)
; ap end address is: 16 (R4)
; f end address is: 8 (R2)
; width end address is: 20 (R5)
; pb end address is: 28 (R7)
; ccnt end address is: 24 (R6)
; flag end address is: 0 (R0)
L___Lib_Sprintf__doprntf118:
; ccnt start address is: 24 (R6)
; pb start address is: 28 (R7)
; width start address is: 20 (R5)
; ap start address is: 16 (R4)
; f start address is: 8 (R2)
; flag start address is: 0 (R0)
; prec start address is: 4 (R1)
0x13E6	0x2D00    CMP	R5, #0
0x13E8	0xDD07    BLE	L___Lib_Sprintf__doprntf119
;__Lib_Sprintf.c, 456 :: 		
0x13EA	0x2330    MOVS	R3, #48
0x13EC	0x703B    STRB	R3, [R7, #0]
0x13EE	0x1C7F    ADDS	R7, R7, #1
0x13F0	0x1C76    ADDS	R6, R6, #1
0x13F2	0xB236    SXTH	R6, R6
;__Lib_Sprintf.c, 457 :: 		
0x13F4	0x1E6D    SUBS	R5, R5, #1
0x13F6	0xB22D    SXTH	R5, R5
;__Lib_Sprintf.c, 458 :: 		
0x13F8	0xE7F5    B	L___Lib_Sprintf__doprntf118
L___Lib_Sprintf__doprntf119:
;__Lib_Sprintf.c, 459 :: 		
0x13FA	0xF8AD1004  STRH	R1, [SP, #4]
; pb end address is: 28 (R7)
; ccnt end address is: 24 (R6)
0x13FE	0x4611    MOV	R1, R2
0x1400	0xB22A    SXTH	R2, R5
0x1402	0x46B8    MOV	R8, R7
0x1404	0xB287    UXTH	R7, R0
0x1406	0x4620    MOV	R0, R4
0x1408	0xF9BD5004  LDRSH	R5, [SP, #4]
0x140C	0xE050    B	L___Lib_Sprintf__doprntf120
L___Lib_Sprintf__doprntf112:
;__Lib_Sprintf.c, 461 :: 		
; ccnt start address is: 28 (R7)
; pb start address is: 36 (R9)
0x140E	0xF0000308  AND	R3, R0, #8
0x1412	0xB29B    UXTH	R3, R3
0x1414	0xB9B3    CBNZ	R3, L___Lib_Sprintf__doprntf371
; prec end address is: 4 (R1)
; ap end address is: 16 (R4)
; f end address is: 8 (R2)
; width end address is: 20 (R5)
; pb end address is: 36 (R9)
; ccnt end address is: 28 (R7)
; flag end address is: 0 (R0)
0x1416	0xB23E    SXTH	R6, R7
0x1418	0xB287    UXTH	R7, R0
0x141A	0xB208    SXTH	R0, R1
0x141C	0x46C8    MOV	R8, R9
;__Lib_Sprintf.c, 462 :: 		
L___Lib_Sprintf__doprntf122:
; width start address is: 20 (R5)
; ccnt start address is: 24 (R6)
; ap start address is: 16 (R4)
; pb start address is: 32 (R8)
; f start address is: 8 (R2)
; flag start address is: 28 (R7)
; prec start address is: 0 (R0)
0x141E	0x2D00    CMP	R5, #0
0x1420	0xDD09    BLE	L___Lib_Sprintf__doprntf123
;__Lib_Sprintf.c, 463 :: 		
0x1422	0x2320    MOVS	R3, #32
0x1424	0xF8883000  STRB	R3, [R8, #0]
0x1428	0xF1080801  ADD	R8, R8, #1
0x142C	0x1C76    ADDS	R6, R6, #1
0x142E	0xB236    SXTH	R6, R6
;__Lib_Sprintf.c, 464 :: 		
0x1430	0x1E6D    SUBS	R5, R5, #1
0x1432	0xB22D    SXTH	R5, R5
;__Lib_Sprintf.c, 465 :: 		
0x1434	0xE7F3    B	L___Lib_Sprintf__doprntf122
L___Lib_Sprintf__doprntf123:
0x1436	0x9401    STR	R4, [SP, #4]
; f end address is: 8 (R2)
; flag end address is: 28 (R7)
; pb end address is: 32 (R8)
; width end address is: 20 (R5)
; prec end address is: 0 (R0)
; ccnt end address is: 24 (R6)
0x1438	0x4614    MOV	R4, R2
0x143A	0xB229    SXTH	R1, R5
0x143C	0xB235    SXTH	R5, R6
0x143E	0x4646    MOV	R6, R8
0x1440	0x9A01    LDR	R2, [SP, #4]
0x1442	0xE00A    B	L___Lib_Sprintf__doprntf121
; ap end address is: 16 (R4)
L___Lib_Sprintf__doprntf371:
;__Lib_Sprintf.c, 461 :: 		
0x1444	0x9201    STR	R2, [SP, #4]
0x1446	0xF8AD7008  STRH	R7, [SP, #8]
0x144A	0xB287    UXTH	R7, R0
0x144C	0xB208    SXTH	R0, R1
0x144E	0xB229    SXTH	R1, R5
0x1450	0x4622    MOV	R2, R4
0x1452	0x464E    MOV	R6, R9
0x1454	0xF9BD5008  LDRSH	R5, [SP, #8]
0x1458	0x9C01    LDR	R4, [SP, #4]
;__Lib_Sprintf.c, 465 :: 		
L___Lib_Sprintf__doprntf121:
;__Lib_Sprintf.c, 466 :: 		
; width start address is: 4 (R1)
; ccnt start address is: 20 (R5)
; ap start address is: 8 (R2)
; pb start address is: 24 (R6)
; f start address is: 16 (R4)
; flag start address is: 28 (R7)
; prec start address is: 0 (R0)
0x145A	0xF0070302  AND	R3, R7, #2
0x145E	0xB29B    UXTH	R3, R3
0x1460	0xB19B    CBZ	R3, L___Lib_Sprintf__doprntf124
;__Lib_Sprintf.c, 467 :: 		
0x1462	0xF0070301  AND	R3, R7, #1
0x1466	0xB29B    UXTH	R3, R3
0x1468	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf125
0x146A	0x232D    MOVS	R3, #45
0x146C	0xF88D300D  STRB	R3, [SP, #13]
0x1470	0xE002    B	L___Lib_Sprintf__doprntf126
L___Lib_Sprintf__doprntf125:
0x1472	0x232B    MOVS	R3, #43
0x1474	0xF88D300D  STRB	R3, [SP, #13]
L___Lib_Sprintf__doprntf126:
0x1478	0xF89D300D  LDRB	R3, [SP, #13]
0x147C	0x7033    STRB	R3, [R6, #0]
0x147E	0x1C76    ADDS	R6, R6, #1
0x1480	0x1C6B    ADDS	R3, R5, #1
0x1482	0xB21B    SXTH	R3, R3
; ccnt end address is: 20 (R5)
; ccnt start address is: 12 (R3)
0x1484	0x46B0    MOV	R8, R6
; ccnt end address is: 12 (R3)
0x1486	0xB21E    SXTH	R6, R3
0x1488	0xE00E    B	L___Lib_Sprintf__doprntf127
L___Lib_Sprintf__doprntf124:
;__Lib_Sprintf.c, 469 :: 		
; ccnt start address is: 20 (R5)
0x148A	0xF0070301  AND	R3, R7, #1
0x148E	0xB29B    UXTH	R3, R3
0x1490	0xB13B    CBZ	R3, L___Lib_Sprintf__doprntf372
;__Lib_Sprintf.c, 470 :: 		
0x1492	0x2320    MOVS	R3, #32
0x1494	0x7033    STRB	R3, [R6, #0]
0x1496	0x1C76    ADDS	R6, R6, #1
0x1498	0x1C6D    ADDS	R5, R5, #1
0x149A	0xB22D    SXTH	R5, R5
; pb end address is: 24 (R6)
; ccnt end address is: 20 (R5)
0x149C	0x4633    MOV	R3, R6
0x149E	0xB22E    SXTH	R6, R5
0x14A0	0xE001    B	L___Lib_Sprintf__doprntf128
L___Lib_Sprintf__doprntf372:
;__Lib_Sprintf.c, 469 :: 		
0x14A2	0x4633    MOV	R3, R6
0x14A4	0xB22E    SXTH	R6, R5
;__Lib_Sprintf.c, 470 :: 		
L___Lib_Sprintf__doprntf128:
; ccnt start address is: 24 (R6)
; pb start address is: 12 (R3)
; pb end address is: 12 (R3)
; ccnt end address is: 24 (R6)
0x14A6	0x4698    MOV	R8, R3
L___Lib_Sprintf__doprntf127:
;__Lib_Sprintf.c, 471 :: 		
; pb start address is: 32 (R8)
; ccnt start address is: 24 (R6)
0x14A8	0xB205    SXTH	R5, R0
; f end address is: 16 (R4)
; width end address is: 4 (R1)
; flag end address is: 28 (R7)
; pb end address is: 32 (R8)
; prec end address is: 0 (R0)
; ap end address is: 8 (R2)
; ccnt end address is: 24 (R6)
0x14AA	0x4610    MOV	R0, R2
0x14AC	0xB20A    SXTH	R2, R1
0x14AE	0x4621    MOV	R1, R4
L___Lib_Sprintf__doprntf120:
;__Lib_Sprintf.c, 472 :: 		
; ccnt start address is: 24 (R6)
; pb start address is: 32 (R8)
; prec start address is: 20 (R5)
; flag start address is: 28 (R7)
; f start address is: 4 (R1)
; ap start address is: 0 (R0)
; width start address is: 8 (R2)
0x14B0	0xED9D0A06  VLDR.32	S0, [SP, #24]
0x14B4	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x14B8	0xEE103A10  VMOV	R3, S0
0x14BC	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 473 :: 		
0x14BE	0xF89D3014  LDRB	R3, [SP, #20]
0x14C2	0x009C    LSLS	R4, R3, #2
0x14C4	0x4B6D    LDR	R3, [PC, #436]
0x14C6	0x191B    ADDS	R3, R3, R4
0x14C8	0x681C    LDR	R4, [R3, #0]
0x14CA	0x9B08    LDR	R3, [SP, #32]
0x14CC	0xFBB3F3F4  UDIV	R3, R3, R4
0x14D0	0x3330    ADDS	R3, #48
0x14D2	0xF8883000  STRB	R3, [R8, #0]
0x14D6	0xF1080801  ADD	R8, R8, #1
0x14DA	0x1C74    ADDS	R4, R6, #1
0x14DC	0xB224    SXTH	R4, R4
; ccnt end address is: 24 (R6)
; ccnt start address is: 16 (R4)
;__Lib_Sprintf.c, 474 :: 		
0x14DE	0xB92D    CBNZ	R5, L___Lib_Sprintf__doprntf332
0x14E0	0xF4076300  AND	R3, R7, #2048
0x14E4	0xB29B    UXTH	R3, R3
0x14E6	0xB90B    CBNZ	R3, L___Lib_Sprintf__doprntf331
; prec end address is: 20 (R5)
0x14E8	0x4645    MOV	R5, R8
0x14EA	0xE041    B	L___Lib_Sprintf__doprntf131
L___Lib_Sprintf__doprntf332:
; prec start address is: 20 (R5)
L___Lib_Sprintf__doprntf331:
;__Lib_Sprintf.c, 475 :: 		
0x14EC	0x232E    MOVS	R3, #46
0x14EE	0xF8883000  STRB	R3, [R8, #0]
0x14F2	0xF1080901  ADD	R9, R8, #1
; pb end address is: 32 (R8)
; pb start address is: 36 (R9)
0x14F6	0xF1040801  ADD	R8, R4, #1
0x14FA	0xFA0FF888  SXTH	R8, R8
; ccnt end address is: 16 (R4)
; ccnt start address is: 32 (R8)
;__Lib_Sprintf.c, 476 :: 		
0x14FE	0xF89D3014  LDRB	R3, [SP, #20]
0x1502	0x1AEC    SUB	R4, R5, R3
0x1504	0xB224    SXTH	R4, R4
; prec end address is: 20 (R5)
; prec start address is: 16 (R4)
; width end address is: 8 (R2)
; flag end address is: 28 (R7)
; pb end address is: 36 (R9)
; ccnt end address is: 32 (R8)
; prec end address is: 16 (R4)
; ap end address is: 0 (R0)
; f end address is: 4 (R1)
0x1506	0x460E    MOV	R6, R1
0x1508	0xB211    SXTH	R1, R2
0x150A	0x4602    MOV	R2, R0
0x150C	0xB220    SXTH	R0, R4
;__Lib_Sprintf.c, 477 :: 		
L___Lib_Sprintf__doprntf132:
; prec start address is: 0 (R0)
; ccnt start address is: 32 (R8)
; pb start address is: 36 (R9)
; width start address is: 4 (R1)
; ap start address is: 8 (R2)
; f start address is: 24 (R6)
; flag start address is: 28 (R7)
0x150E	0xF89D3014  LDRB	R3, [SP, #20]
0x1512	0xB1DB    CBZ	R3, L___Lib_Sprintf__doprntf133
;__Lib_Sprintf.c, 478 :: 		
0x1514	0xF89D3014  LDRB	R3, [SP, #20]
0x1518	0x1E5B    SUBS	R3, R3, #1
0x151A	0xB2DB    UXTB	R3, R3
0x151C	0xF88D3014  STRB	R3, [SP, #20]
0x1520	0x009C    LSLS	R4, R3, #2
0x1522	0x4B56    LDR	R3, [PC, #344]
0x1524	0x191B    ADDS	R3, R3, R4
0x1526	0x681C    LDR	R4, [R3, #0]
0x1528	0x9B08    LDR	R3, [SP, #32]
0x152A	0xFBB3F5F4  UDIV	R5, R3, R4
0x152E	0x240A    MOVS	R4, #10
0x1530	0xFBB5F3F4  UDIV	R3, R5, R4
0x1534	0xFB045313  MLS	R3, R4, R3, R5
0x1538	0x3330    ADDS	R3, #48
0x153A	0xF8893000  STRB	R3, [R9, #0]
0x153E	0xF1090901  ADD	R9, R9, #1
0x1542	0xF1080801  ADD	R8, R8, #1
0x1546	0xFA0FF888  SXTH	R8, R8
;__Lib_Sprintf.c, 479 :: 		
0x154A	0xE7E0    B	L___Lib_Sprintf__doprntf132
L___Lib_Sprintf__doprntf133:
;__Lib_Sprintf.c, 480 :: 		
0x154C	0xB204    SXTH	R4, R0
; f end address is: 24 (R6)
; flag end address is: 28 (R7)
; pb end address is: 36 (R9)
; ccnt end address is: 32 (R8)
; prec end address is: 0 (R0)
; ap end address is: 8 (R2)
0x154E	0x4610    MOV	R0, R2
0x1550	0xB20A    SXTH	R2, R1
0x1552	0x4631    MOV	R1, R6
0x1554	0x464E    MOV	R6, R9
0x1556	0xFA0FF588  SXTH	R5, R8
L___Lib_Sprintf__doprntf134:
; width end address is: 4 (R1)
; flag start address is: 28 (R7)
; f start address is: 4 (R1)
; ap start address is: 0 (R0)
; width start address is: 8 (R2)
; pb start address is: 24 (R6)
; ccnt start address is: 20 (R5)
; prec start address is: 16 (R4)
0x155A	0xB13C    CBZ	R4, L___Lib_Sprintf__doprntf135
;__Lib_Sprintf.c, 481 :: 		
0x155C	0x2330    MOVS	R3, #48
0x155E	0x7033    STRB	R3, [R6, #0]
0x1560	0x1C76    ADDS	R6, R6, #1
0x1562	0x1C6D    ADDS	R5, R5, #1
0x1564	0xB22D    SXTH	R5, R5
;__Lib_Sprintf.c, 482 :: 		
0x1566	0x1E64    SUBS	R4, R4, #1
0x1568	0xB224    SXTH	R4, R4
;__Lib_Sprintf.c, 483 :: 		
; prec end address is: 16 (R4)
0x156A	0xE7F6    B	L___Lib_Sprintf__doprntf134
L___Lib_Sprintf__doprntf135:
;__Lib_Sprintf.c, 484 :: 		
; width end address is: 8 (R2)
; flag end address is: 28 (R7)
; ap end address is: 0 (R0)
; ccnt end address is: 20 (R5)
; f end address is: 4 (R1)
0x156C	0xB22C    SXTH	R4, R5
0x156E	0x4635    MOV	R5, R6
L___Lib_Sprintf__doprntf131:
; pb end address is: 24 (R6)
;__Lib_Sprintf.c, 485 :: 		
; ccnt start address is: 16 (R4)
; pb start address is: 20 (R5)
; width start address is: 8 (R2)
; ap start address is: 0 (R0)
; f start address is: 4 (R1)
; flag start address is: 28 (R7)
0x1570	0xF0070320  AND	R3, R7, #32
0x1574	0xB29B    UXTH	R3, R3
0x1576	0xB12B    CBZ	R3, L___Lib_Sprintf__doprntf136
;__Lib_Sprintf.c, 486 :: 		
0x1578	0x2345    MOVS	R3, #69
0x157A	0x702B    STRB	R3, [R5, #0]
0x157C	0x1C6D    ADDS	R5, R5, #1
0x157E	0x1C64    ADDS	R4, R4, #1
0x1580	0xB224    SXTH	R4, R4
0x1582	0xE004    B	L___Lib_Sprintf__doprntf137
L___Lib_Sprintf__doprntf136:
;__Lib_Sprintf.c, 488 :: 		
0x1584	0x2365    MOVS	R3, #101
0x1586	0x702B    STRB	R3, [R5, #0]
0x1588	0x1C6D    ADDS	R5, R5, #1
0x158A	0x1C64    ADDS	R4, R4, #1
0x158C	0xB224    SXTH	R4, R4
; ccnt end address is: 16 (R4)
; pb end address is: 20 (R5)
L___Lib_Sprintf__doprntf137:
;__Lib_Sprintf.c, 489 :: 		
; ccnt start address is: 16 (R4)
; pb start address is: 20 (R5)
0x158E	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1592	0x2B00    CMP	R3, #0
0x1594	0xDA0B    BGE	L___Lib_Sprintf__doprntf138
;__Lib_Sprintf.c, 490 :: 		
0x1596	0xF9BD301C  LDRSH	R3, [SP, #28]
0x159A	0x425B    RSBS	R3, R3, #0
0x159C	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 491 :: 		
0x15A0	0x232D    MOVS	R3, #45
0x15A2	0x702B    STRB	R3, [R5, #0]
0x15A4	0xF1050801  ADD	R8, R5, #1
; pb end address is: 20 (R5)
; pb start address is: 32 (R8)
0x15A8	0x1C65    ADDS	R5, R4, #1
0x15AA	0xB22D    SXTH	R5, R5
; ccnt end address is: 16 (R4)
; ccnt start address is: 20 (R5)
;__Lib_Sprintf.c, 492 :: 		
; pb end address is: 32 (R8)
; ccnt end address is: 20 (R5)
0x15AC	0xE005    B	L___Lib_Sprintf__doprntf139
L___Lib_Sprintf__doprntf138:
;__Lib_Sprintf.c, 494 :: 		
; pb start address is: 20 (R5)
; ccnt start address is: 16 (R4)
0x15AE	0x232B    MOVS	R3, #43
0x15B0	0x702B    STRB	R3, [R5, #0]
0x15B2	0xF1050801  ADD	R8, R5, #1
; pb end address is: 20 (R5)
; pb start address is: 32 (R8)
0x15B6	0x1C65    ADDS	R5, R4, #1
0x15B8	0xB22D    SXTH	R5, R5
; ccnt end address is: 16 (R4)
; ccnt start address is: 20 (R5)
; pb end address is: 32 (R8)
; ccnt end address is: 20 (R5)
L___Lib_Sprintf__doprntf139:
;__Lib_Sprintf.c, 495 :: 		
; ccnt start address is: 20 (R5)
; pb start address is: 32 (R8)
0x15BA	0xF9BD401C  LDRSH	R4, [SP, #28]
0x15BE	0x230A    MOVS	R3, #10
0x15C0	0xB21B    SXTH	R3, R3
0x15C2	0xFB94F3F3  SDIV	R3, R4, R3
0x15C6	0xB21B    SXTH	R3, R3
0x15C8	0x3330    ADDS	R3, #48
0x15CA	0xF8883000  STRB	R3, [R8, #0]
0x15CE	0xF1080601  ADD	R6, R8, #1
; pb end address is: 32 (R8)
; pb start address is: 36 (R9)
0x15D2	0x46B1    MOV	R9, R6
0x15D4	0xF1050801  ADD	R8, R5, #1
0x15D8	0xFA0FF888  SXTH	R8, R8
; ccnt end address is: 20 (R5)
; ccnt start address is: 32 (R8)
;__Lib_Sprintf.c, 496 :: 		
0x15DC	0xF9BD501C  LDRSH	R5, [SP, #28]
0x15E0	0x240A    MOVS	R4, #10
0x15E2	0xB224    SXTH	R4, R4
0x15E4	0xFB95F3F4  SDIV	R3, R5, R4
0x15E8	0xFB045313  MLS	R3, R4, R3, R5
0x15EC	0xB21B    SXTH	R3, R3
0x15EE	0x3330    ADDS	R3, #48
0x15F0	0x7033    STRB	R3, [R6, #0]
0x15F2	0xF1090401  ADD	R4, R9, #1
; pb end address is: 36 (R9)
; pb start address is: 16 (R4)
0x15F6	0xF1080501  ADD	R5, R8, #1
0x15FA	0xB22D    SXTH	R5, R5
; ccnt end address is: 32 (R8)
; ccnt start address is: 20 (R5)
;__Lib_Sprintf.c, 497 :: 		
0x15FC	0xF0070308  AND	R3, R7, #8
0x1600	0xB29B    UXTH	R3, R3
; flag end address is: 28 (R7)
0x1602	0xB19B    CBZ	R3, L___Lib_Sprintf__doprntf374
0x1604	0x2A00    CMP	R2, #0
0x1606	0xDD17    BLE	L___Lib_Sprintf__doprntf375
L___Lib_Sprintf__doprntf307:
;__Lib_Sprintf.c, 498 :: 		
0x1608	0xF8AD5004  STRH	R5, [SP, #4]
; ccnt end address is: 20 (R5)
0x160C	0xB215    SXTH	R5, R2
0x160E	0xF9BD2004  LDRSH	R2, [SP, #4]
0x1612	0xE7FF    B	L___Lib_Sprintf__doprntf143
; width end address is: 8 (R2)
L___Lib_Sprintf__doprntf373:
;__Lib_Sprintf.c, 500 :: 		
;__Lib_Sprintf.c, 498 :: 		
L___Lib_Sprintf__doprntf143:
;__Lib_Sprintf.c, 499 :: 		
; ccnt start address is: 8 (R2)
; ccnt start address is: 8 (R2)
; width start address is: 20 (R5)
; pb start address is: 16 (R4)
; f start address is: 4 (R1)
; f end address is: 4 (R1)
; ap start address is: 0 (R0)
; ap end address is: 0 (R0)
; width start address is: 20 (R5)
0x1614	0x2320    MOVS	R3, #32
0x1616	0x7023    STRB	R3, [R4, #0]
0x1618	0x1C64    ADDS	R4, R4, #1
; pb end address is: 16 (R4)
0x161A	0x1C52    ADDS	R2, R2, #1
0x161C	0xB212    SXTH	R2, R2
; ccnt end address is: 8 (R2)
;__Lib_Sprintf.c, 500 :: 		
0x161E	0x1E6B    SUBS	R3, R5, #1
0x1620	0xB21B    SXTH	R3, R3
0x1622	0xB21D    SXTH	R5, R3
; width end address is: 20 (R5)
0x1624	0x2B00    CMP	R3, #0
0x1626	0xD1F5    BNE	L___Lib_Sprintf__doprntf373
; width end address is: 20 (R5)
; ccnt end address is: 8 (R2)
; ap end address is: 0 (R0)
; pb end address is: 16 (R4)
; f end address is: 4 (R1)
0x1628	0x4623    MOV	R3, R4
;__Lib_Sprintf.c, 497 :: 		
0x162A	0xE001    B	L___Lib_Sprintf__doprntf334
L___Lib_Sprintf__doprntf374:
0x162C	0xB22A    SXTH	R2, R5
0x162E	0x4623    MOV	R3, R4
L___Lib_Sprintf__doprntf334:
; ccnt start address is: 8 (R2)
; pb start address is: 12 (R3)
; f start address is: 4 (R1)
; ap start address is: 0 (R0)
0x1630	0x4605    MOV	R5, R0
; ccnt end address is: 8 (R2)
; ap end address is: 0 (R0)
; pb end address is: 12 (R3)
; f end address is: 4 (R1)
0x1632	0xB216    SXTH	R6, R2
0x1634	0x461A    MOV	R2, R3
0x1636	0xE002    B	L___Lib_Sprintf__doprntf333
L___Lib_Sprintf__doprntf375:
0x1638	0xB22E    SXTH	R6, R5
0x163A	0x4605    MOV	R5, R0
0x163C	0x4622    MOV	R2, R4
L___Lib_Sprintf__doprntf333:
;__Lib_Sprintf.c, 501 :: 		
; ccnt start address is: 24 (R6)
; pb start address is: 8 (R2)
; f start address is: 4 (R1)
; ap start address is: 20 (R5)
; ap end address is: 20 (R5)
; pb end address is: 8 (R2)
; ccnt end address is: 24 (R6)
; f end address is: 4 (R1)
0x163E	0x4608    MOV	R0, R1
0x1640	0xF7FFBAEF  B	L___Lib_Sprintf__doprntf10
;__Lib_Sprintf.c, 502 :: 		
L___Lib_Sprintf__doprntf88:
;__Lib_Sprintf.c, 505 :: 		
; width start address is: 24 (R6)
; ccnt start address is: 28 (R7)
; ap start address is: 32 (R8)
; pb start address is: 36 (R9)
; prec start address is: 48 (R12)
; f start address is: 40 (R10)
; flag start address is: 44 (R11)
0x1644	0xF40B7300  AND	R3, R11, #512
0x1648	0xB29B    UXTH	R3, R3
0x164A	0x2B00    CMP	R3, #0
0x164C	0xF0008073  BEQ	L___Lib_Sprintf__doprntf377
;__Lib_Sprintf.c, 506 :: 		
0x1650	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1654	0x2B00    CMP	R3, #0
0x1656	0xDA07    BGE	L___Lib_Sprintf__doprntf376
;__Lib_Sprintf.c, 507 :: 		
0x1658	0xF9BD301C  LDRSH	R3, [SP, #28]
0x165C	0x1E5B    SUBS	R3, R3, #1
0x165E	0xB21B    SXTH	R3, R3
0x1660	0xEBAC0003  SUB	R0, R12, R3, LSL #0
0x1664	0xB200    SXTH	R0, R0
; prec end address is: 48 (R12)
; prec start address is: 0 (R0)
; prec end address is: 0 (R0)
0x1666	0xE001    B	L___Lib_Sprintf__doprntf147
L___Lib_Sprintf__doprntf376:
;__Lib_Sprintf.c, 506 :: 		
0x1668	0xFA0FF08C  SXTH	R0, R12
;__Lib_Sprintf.c, 507 :: 		
L___Lib_Sprintf__doprntf147:
;__Lib_Sprintf.c, 508 :: 		
; prec start address is: 0 (R0)
0x166C	0xED9D0A06  VLDR.32	S0, [SP, #24]
0x1670	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x1674	0xEE103A10  VMOV	R3, S0
0x1678	0x9308    STR	R3, [SP, #32]
0x167A	0xE001    B	#2
0x167C	0x40580000  	__Lib_Sprintf_dpowers+0
;__Lib_Sprintf.c, 509 :: 		
0x1680	0x2301    MOVS	R3, #1
0x1682	0xF88D3014  STRB	R3, [SP, #20]
; flag end address is: 44 (R11)
; f end address is: 40 (R10)
; pb end address is: 36 (R9)
; ap end address is: 32 (R8)
; ccnt end address is: 28 (R7)
; width end address is: 24 (R6)
; prec end address is: 0 (R0)
0x1686	0xFA1FF58B  UXTH	R5, R11
L___Lib_Sprintf__doprntf148:
; prec start address is: 0 (R0)
; flag start address is: 20 (R5)
; f start address is: 40 (R10)
; pb start address is: 36 (R9)
; ap start address is: 32 (R8)
; ccnt start address is: 28 (R7)
; width start address is: 24 (R6)
0x168A	0xF89D3014  LDRB	R3, [SP, #20]
0x168E	0x2B0A    CMP	R3, #10
0x1690	0xD00F    BEQ	L___Lib_Sprintf__doprntf149
;__Lib_Sprintf.c, 510 :: 		
0x1692	0xF89D3014  LDRB	R3, [SP, #20]
0x1696	0x009C    LSLS	R4, R3, #2
0x1698	0x4BF8    LDR	R3, [PC, #992]
0x169A	0x191B    ADDS	R3, R3, R4
0x169C	0x681C    LDR	R4, [R3, #0]
0x169E	0x9B08    LDR	R3, [SP, #32]
0x16A0	0x42A3    CMP	R3, R4
0x16A2	0xD200    BCS	L___Lib_Sprintf__doprntf151
;__Lib_Sprintf.c, 511 :: 		
0x16A4	0xE005    B	L___Lib_Sprintf__doprntf149
L___Lib_Sprintf__doprntf151:
;__Lib_Sprintf.c, 509 :: 		
0x16A6	0xF89D3014  LDRB	R3, [SP, #20]
0x16AA	0x1C5B    ADDS	R3, R3, #1
0x16AC	0xF88D3014  STRB	R3, [SP, #20]
;__Lib_Sprintf.c, 511 :: 		
0x16B0	0xE7EB    B	L___Lib_Sprintf__doprntf148
L___Lib_Sprintf__doprntf149:
;__Lib_Sprintf.c, 512 :: 		
0x16B2	0xF89D3014  LDRB	R3, [SP, #20]
0x16B6	0x1AC4    SUB	R4, R0, R3
; prec end address is: 0 (R0)
; prec start address is: 44 (R11)
0x16B8	0xFA0FFB84  SXTH	R11, R4
;__Lib_Sprintf.c, 513 :: 		
0x16BC	0xED9D0A08  VLDR.32	S0, [SP, #32]
0x16C0	0xEEF80A40  VCVT.F32.U32	S1, S0
0x16C4	0xED9D0A06  VLDR.32	S0, [SP, #24]
0x16C8	0xEE300A60  VSUB.F32	S0, S0, S1
0x16CC	0xED8D0A0A  VSTR.32	S0, [SP, #40]
0x16D0	0xB260    SXTB	R0, R4
0x16D2	0xF7FFF84B  BL	__Lib_Sprintf_scale+0
0x16D6	0xEDDD0A0A  VLDR.32	S1, [SP, #40]
0x16DA	0xEE600A80  VMUL.F32	S1, S1, S0
0x16DE	0xEEB60A00  VMOV.F32	S0, #0.5
0x16E2	0xEE300A80  VADD.F32	S0, S1, S0
0x16E6	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x16EA	0xEE103A10  VMOV	R3, S0
0x16EE	0x9308    STR	R3, [SP, #32]
; prec end address is: 44 (R11)
; f end address is: 40 (R10)
; pb end address is: 36 (R9)
; ap end address is: 32 (R8)
; ccnt end address is: 28 (R7)
; width end address is: 24 (R6)
; flag end address is: 20 (R5)
0x16F0	0xB239    SXTH	R1, R7
0x16F2	0xB2AF    UXTH	R7, R5
0x16F4	0xB230    SXTH	R0, R6
0x16F6	0x464E    MOV	R6, R9
0x16F8	0x4642    MOV	R2, R8
0x16FA	0xFA0FF88B  SXTH	R8, R11
;__Lib_Sprintf.c, 514 :: 		
L___Lib_Sprintf__doprntf152:
; prec start address is: 32 (R8)
; width start address is: 0 (R0)
; ccnt start address is: 4 (R1)
; ap start address is: 8 (R2)
; pb start address is: 24 (R6)
; f start address is: 40 (R10)
; flag start address is: 28 (R7)
0x16FE	0xF1B80F00  CMP	R8, #0
0x1702	0xD010    BEQ	L___Lib_Sprintf__doprntf336
0x1704	0x9D08    LDR	R5, [SP, #32]
0x1706	0x240A    MOVS	R4, #10
0x1708	0xFBB5F3F4  UDIV	R3, R5, R4
0x170C	0xFB045313  MLS	R3, R4, R3, R5
0x1710	0xB94B    CBNZ	R3, L___Lib_Sprintf__doprntf335
L___Lib_Sprintf__doprntf306:
;__Lib_Sprintf.c, 515 :: 		
0x1712	0x9C08    LDR	R4, [SP, #32]
0x1714	0x230A    MOVS	R3, #10
0x1716	0xFBB4F3F3  UDIV	R3, R4, R3
0x171A	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 516 :: 		
0x171C	0xF1A80801  SUB	R8, R8, #1
0x1720	0xFA0FF888  SXTH	R8, R8
;__Lib_Sprintf.c, 517 :: 		
0x1724	0xE7EB    B	L___Lib_Sprintf__doprntf152
;__Lib_Sprintf.c, 514 :: 		
L___Lib_Sprintf__doprntf336:
L___Lib_Sprintf__doprntf335:
;__Lib_Sprintf.c, 518 :: 		
0x1726	0x46B1    MOV	R9, R6
; prec end address is: 32 (R8)
; f end address is: 40 (R10)
; pb end address is: 24 (R6)
; flag end address is: 28 (R7)
; ccnt end address is: 4 (R1)
; ap end address is: 8 (R2)
0x1728	0xB206    SXTH	R6, R0
0x172A	0xB2BD    UXTH	R5, R7
0x172C	0xB20F    SXTH	R7, R1
0x172E	0xFA0FF488  SXTH	R4, R8
0x1732	0x4690    MOV	R8, R2
0x1734	0xE003    B	L___Lib_Sprintf__doprntf146
; width end address is: 0 (R0)
L___Lib_Sprintf__doprntf377:
;__Lib_Sprintf.c, 505 :: 		
0x1736	0xFA1FF58B  UXTH	R5, R11
0x173A	0xFA0FF48C  SXTH	R4, R12
;__Lib_Sprintf.c, 518 :: 		
L___Lib_Sprintf__doprntf146:
;__Lib_Sprintf.c, 519 :: 		
; flag start address is: 20 (R5)
; prec start address is: 16 (R4)
; f start address is: 40 (R10)
; pb start address is: 36 (R9)
; ap start address is: 32 (R8)
; ccnt start address is: 28 (R7)
; width start address is: 24 (R6)
0x173E	0x2C0C    CMP	R4, #12
0x1740	0xDC08    BGT	L___Lib_Sprintf__doprntf156
;__Lib_Sprintf.c, 520 :: 		
0x1742	0xB2E0    UXTB	R0, R4
0x1744	0xF7FEFFA0  BL	__Lib_Sprintf_fround+0
0x1748	0xEDDD0A06  VLDR.32	S1, [SP, #24]
0x174C	0xEE300A80  VADD.F32	S0, S1, S0
0x1750	0xED8D0A06  VSTR.32	S0, [SP, #24]
L___Lib_Sprintf__doprntf156:
;__Lib_Sprintf.c, 523 :: 		
0x1754	0xED9D0A06  VLDR.32	S0, [SP, #24]
0x1758	0xEEB50AC0  VCMPE.F32	S0, #0.0
0x175C	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1760	0xD039    BEQ	L___Lib_Sprintf__doprntf339
0x1762	0xED9D0A06  VLDR.32	S0, [SP, #24]
0x1766	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x176A	0xEE103A10  VMOV	R3, S0
0x176E	0xBB93    CBNZ	R3, L___Lib_Sprintf__doprntf338
0x1770	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1774	0x2B01    CMP	R3, #1
0x1776	0xDD2E    BLE	L___Lib_Sprintf__doprntf337
L___Lib_Sprintf__doprntf305:
;__Lib_Sprintf.c, 526 :: 		
0x1778	0xF9BD001C  LDRSH	R0, [SP, #28]
0x177C	0xF7FEFFF6  BL	__Lib_Sprintf_scale+0
0x1780	0xEDDD0A06  VLDR.32	S1, [SP, #24]
0x1784	0xEEC00A80  VDIV.F32	S1, S1, S0
0x1788	0x4BBD    LDR	R3, [PC, #756]
0x178A	0xEE003A10  VMOV	S0, R3
0x178E	0xEEF40AC0  VCMPE.F32	S1, S0
0x1792	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1796	0xDA05    BGE	L___Lib_Sprintf__doprntf160
;__Lib_Sprintf.c, 527 :: 		
0x1798	0xF9BD301C  LDRSH	R3, [SP, #28]
0x179C	0x3B09    SUBS	R3, #9
0x179E	0xF8AD301C  STRH	R3, [SP, #28]
0x17A2	0xE004    B	L___Lib_Sprintf__doprntf161
L___Lib_Sprintf__doprntf160:
;__Lib_Sprintf.c, 529 :: 		
0x17A4	0xF9BD301C  LDRSH	R3, [SP, #28]
0x17A8	0x3B08    SUBS	R3, #8
0x17AA	0xF8AD301C  STRH	R3, [SP, #28]
L___Lib_Sprintf__doprntf161:
;__Lib_Sprintf.c, 530 :: 		
0x17AE	0xF9BD001C  LDRSH	R0, [SP, #28]
0x17B2	0xF7FEFFDB  BL	__Lib_Sprintf_scale+0
0x17B6	0xEDDD0A06  VLDR.32	S1, [SP, #24]
0x17BA	0xEE800A80  VDIV.F32	S0, S1, S0
0x17BE	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x17C2	0xEE103A10  VMOV	R3, S0
0x17C6	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 531 :: 		
0x17C8	0xF04F0300  MOV	R3, #0
0x17CC	0xEE003A10  VMOV	S0, R3
0x17D0	0xED8D0A06  VSTR.32	S0, [SP, #24]
;__Lib_Sprintf.c, 532 :: 		
0x17D4	0xE014    B	L___Lib_Sprintf__doprntf162
;__Lib_Sprintf.c, 523 :: 		
L___Lib_Sprintf__doprntf339:
L___Lib_Sprintf__doprntf338:
L___Lib_Sprintf__doprntf337:
;__Lib_Sprintf.c, 534 :: 		
0x17D6	0xED9D0A06  VLDR.32	S0, [SP, #24]
0x17DA	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x17DE	0xEE103A10  VMOV	R3, S0
0x17E2	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 535 :: 		
0x17E4	0xED9D0A08  VLDR.32	S0, [SP, #32]
0x17E8	0xEEF80A40  VCVT.F32.U32	S1, S0
0x17EC	0xED9D0A06  VLDR.32	S0, [SP, #24]
0x17F0	0xEE300A60  VSUB.F32	S0, S0, S1
0x17F4	0xED8D0A06  VSTR.32	S0, [SP, #24]
;__Lib_Sprintf.c, 536 :: 		
0x17F8	0x2300    MOVS	R3, #0
0x17FA	0xB21B    SXTH	R3, R3
0x17FC	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 537 :: 		
L___Lib_Sprintf__doprntf162:
;__Lib_Sprintf.c, 538 :: 		
0x1800	0x2301    MOVS	R3, #1
0x1802	0xF88D3014  STRB	R3, [SP, #20]
; f end address is: 40 (R10)
; pb end address is: 36 (R9)
; ap end address is: 32 (R8)
; ccnt end address is: 28 (R7)
; width end address is: 24 (R6)
; prec end address is: 16 (R4)
; flag end address is: 20 (R5)
0x1806	0xB222    SXTH	R2, R4
0x1808	0x4651    MOV	R1, R10
0x180A	0x4640    MOV	R0, R8
0x180C	0xFA0FF886  SXTH	R8, R6
0x1810	0xB23E    SXTH	R6, R7
0x1812	0x464F    MOV	R7, R9
L___Lib_Sprintf__doprntf163:
; width start address is: 32 (R8)
; ccnt start address is: 24 (R6)
; ap start address is: 0 (R0)
; pb start address is: 28 (R7)
; f start address is: 4 (R1)
; prec start address is: 8 (R2)
; flag start address is: 20 (R5)
0x1814	0xF89D3014  LDRB	R3, [SP, #20]
0x1818	0x2B0A    CMP	R3, #10
0x181A	0xD00F    BEQ	L___Lib_Sprintf__doprntf164
;__Lib_Sprintf.c, 539 :: 		
0x181C	0xF89D3014  LDRB	R3, [SP, #20]
0x1820	0x009C    LSLS	R4, R3, #2
0x1822	0x4B96    LDR	R3, [PC, #600]
0x1824	0x191B    ADDS	R3, R3, R4
0x1826	0x681C    LDR	R4, [R3, #0]
0x1828	0x9B08    LDR	R3, [SP, #32]
0x182A	0x42A3    CMP	R3, R4
0x182C	0xD200    BCS	L___Lib_Sprintf__doprntf166
;__Lib_Sprintf.c, 540 :: 		
0x182E	0xE005    B	L___Lib_Sprintf__doprntf164
L___Lib_Sprintf__doprntf166:
;__Lib_Sprintf.c, 538 :: 		
0x1830	0xF89D3014  LDRB	R3, [SP, #20]
0x1834	0x1C5B    ADDS	R3, R3, #1
0x1836	0xF88D3014  STRB	R3, [SP, #20]
;__Lib_Sprintf.c, 540 :: 		
0x183A	0xE7EB    B	L___Lib_Sprintf__doprntf163
L___Lib_Sprintf__doprntf164:
;__Lib_Sprintf.c, 541 :: 		
0x183C	0xF89D3014  LDRB	R3, [SP, #20]
0x1840	0x18D4    ADDS	R4, R2, R3
0x1842	0xB224    SXTH	R4, R4
0x1844	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1848	0x18E3    ADDS	R3, R4, R3
0x184A	0xB21B    SXTH	R3, R3
0x184C	0xEBA80403  SUB	R4, R8, R3, LSL #0
0x1850	0xB224    SXTH	R4, R4
; width end address is: 32 (R8)
; width start address is: 16 (R4)
;__Lib_Sprintf.c, 542 :: 		
0x1852	0xF4056300  AND	R3, R5, #2048
0x1856	0xB29B    UXTH	R3, R3
0x1858	0xB90B    CBNZ	R3, L___Lib_Sprintf__doprntf341
0x185A	0xB902    CBNZ	R2, L___Lib_Sprintf__doprntf340
0x185C	0xE001    B	L___Lib_Sprintf__doprntf169
L___Lib_Sprintf__doprntf341:
L___Lib_Sprintf__doprntf340:
;__Lib_Sprintf.c, 543 :: 		
0x185E	0x1E64    SUBS	R4, R4, #1
0x1860	0xB224    SXTH	R4, R4
; width end address is: 16 (R4)
L___Lib_Sprintf__doprntf169:
;__Lib_Sprintf.c, 544 :: 		
; width start address is: 16 (R4)
0x1862	0xF0050303  AND	R3, R5, #3
0x1866	0xB29B    UXTH	R3, R3
0x1868	0xB113    CBZ	R3, L___Lib_Sprintf__doprntf378
;__Lib_Sprintf.c, 545 :: 		
0x186A	0x1E64    SUBS	R4, R4, #1
0x186C	0xB224    SXTH	R4, R4
; width end address is: 16 (R4)
0x186E	0xE7FF    B	L___Lib_Sprintf__doprntf170
L___Lib_Sprintf__doprntf378:
;__Lib_Sprintf.c, 544 :: 		
;__Lib_Sprintf.c, 545 :: 		
L___Lib_Sprintf__doprntf170:
;__Lib_Sprintf.c, 546 :: 		
; width start address is: 16 (R4)
0x1870	0xF0050304  AND	R3, R5, #4
0x1874	0xB29B    UXTH	R3, R3
0x1876	0x2B00    CMP	R3, #0
0x1878	0xD038    BEQ	L___Lib_Sprintf__doprntf171
;__Lib_Sprintf.c, 547 :: 		
0x187A	0xF0050302  AND	R3, R5, #2
0x187E	0xB29B    UXTH	R3, R3
0x1880	0xB18B    CBZ	R3, L___Lib_Sprintf__doprntf172
;__Lib_Sprintf.c, 548 :: 		
0x1882	0xF0050301  AND	R3, R5, #1
0x1886	0xB29B    UXTH	R3, R3
0x1888	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf173
0x188A	0x232D    MOVS	R3, #45
0x188C	0xF88D300E  STRB	R3, [SP, #14]
0x1890	0xE002    B	L___Lib_Sprintf__doprntf174
L___Lib_Sprintf__doprntf173:
0x1892	0x232B    MOVS	R3, #43
0x1894	0xF88D300E  STRB	R3, [SP, #14]
L___Lib_Sprintf__doprntf174:
0x1898	0xF89D300E  LDRB	R3, [SP, #14]
0x189C	0x703B    STRB	R3, [R7, #0]
0x189E	0x1C7F    ADDS	R7, R7, #1
0x18A0	0x1C76    ADDS	R6, R6, #1
0x18A2	0xB236    SXTH	R6, R6
0x18A4	0xE00F    B	L___Lib_Sprintf__doprntf175
L___Lib_Sprintf__doprntf172:
;__Lib_Sprintf.c, 550 :: 		
0x18A6	0xF0050301  AND	R3, R5, #1
0x18AA	0xB29B    UXTH	R3, R3
0x18AC	0xB13B    CBZ	R3, L___Lib_Sprintf__doprntf379
;__Lib_Sprintf.c, 551 :: 		
0x18AE	0x2320    MOVS	R3, #32
0x18B0	0x703B    STRB	R3, [R7, #0]
0x18B2	0x1C7F    ADDS	R7, R7, #1
0x18B4	0x1C76    ADDS	R6, R6, #1
0x18B6	0xB236    SXTH	R6, R6
; pb end address is: 28 (R7)
; ccnt end address is: 24 (R6)
0x18B8	0xB233    SXTH	R3, R6
0x18BA	0x463E    MOV	R6, R7
0x18BC	0xE001    B	L___Lib_Sprintf__doprntf176
L___Lib_Sprintf__doprntf379:
;__Lib_Sprintf.c, 550 :: 		
0x18BE	0xB233    SXTH	R3, R6
0x18C0	0x463E    MOV	R6, R7
;__Lib_Sprintf.c, 551 :: 		
L___Lib_Sprintf__doprntf176:
; ccnt start address is: 12 (R3)
; pb start address is: 24 (R6)
0x18C2	0x4637    MOV	R7, R6
; pb end address is: 24 (R6)
; ccnt end address is: 12 (R3)
0x18C4	0xB21E    SXTH	R6, R3
L___Lib_Sprintf__doprntf175:
;__Lib_Sprintf.c, 552 :: 		
; pb start address is: 28 (R7)
; ccnt start address is: 24 (R6)
; prec end address is: 8 (R2)
; ap end address is: 0 (R0)
; pb end address is: 28 (R7)
; width end address is: 16 (R4)
; ccnt end address is: 24 (R6)
; flag end address is: 20 (R5)
; f end address is: 4 (R1)
L___Lib_Sprintf__doprntf177:
; ccnt start address is: 24 (R6)
; pb start address is: 28 (R7)
; width start address is: 16 (R4)
; flag start address is: 20 (R5)
; prec start address is: 8 (R2)
; f start address is: 4 (R1)
; ap start address is: 0 (R0)
0x18C6	0x2C00    CMP	R4, #0
0x18C8	0xDD07    BLE	L___Lib_Sprintf__doprntf178
;__Lib_Sprintf.c, 553 :: 		
0x18CA	0x2330    MOVS	R3, #48
0x18CC	0x703B    STRB	R3, [R7, #0]
0x18CE	0x1C7F    ADDS	R7, R7, #1
0x18D0	0x1C76    ADDS	R6, R6, #1
0x18D2	0xB236    SXTH	R6, R6
;__Lib_Sprintf.c, 554 :: 		
0x18D4	0x1E64    SUBS	R4, R4, #1
0x18D6	0xB224    SXTH	R4, R4
;__Lib_Sprintf.c, 555 :: 		
0x18D8	0xE7F5    B	L___Lib_Sprintf__doprntf177
L___Lib_Sprintf__doprntf178:
;__Lib_Sprintf.c, 556 :: 		
0x18DA	0x9001    STR	R0, [SP, #4]
0x18DC	0x46B9    MOV	R9, R7
0x18DE	0xB227    SXTH	R7, R4
0x18E0	0xFA0FF886  SXTH	R8, R6
0x18E4	0xB2AE    UXTH	R6, R5
0x18E6	0xB210    SXTH	R0, R2
0x18E8	0x9A01    LDR	R2, [SP, #4]
0x18EA	0xE048    B	L___Lib_Sprintf__doprntf179
L___Lib_Sprintf__doprntf171:
;__Lib_Sprintf.c, 558 :: 		
0x18EC	0xF0050308  AND	R3, R5, #8
0x18F0	0xB29B    UXTH	R3, R3
0x18F2	0xB98B    CBNZ	R3, L___Lib_Sprintf__doprntf380
; prec end address is: 8 (R2)
; ap end address is: 0 (R0)
; pb end address is: 28 (R7)
; width end address is: 16 (R4)
; ccnt end address is: 24 (R6)
; flag end address is: 20 (R5)
; f end address is: 4 (R1)
;__Lib_Sprintf.c, 559 :: 		
L___Lib_Sprintf__doprntf181:
; width start address is: 16 (R4)
; flag start address is: 20 (R5)
; prec start address is: 8 (R2)
; f start address is: 4 (R1)
; pb start address is: 28 (R7)
; ap start address is: 0 (R0)
; ccnt start address is: 24 (R6)
0x18F4	0x2C00    CMP	R4, #0
0x18F6	0xDD07    BLE	L___Lib_Sprintf__doprntf182
;__Lib_Sprintf.c, 560 :: 		
0x18F8	0x2320    MOVS	R3, #32
0x18FA	0x703B    STRB	R3, [R7, #0]
0x18FC	0x1C7F    ADDS	R7, R7, #1
0x18FE	0x1C76    ADDS	R6, R6, #1
0x1900	0xB236    SXTH	R6, R6
;__Lib_Sprintf.c, 561 :: 		
0x1902	0x1E64    SUBS	R4, R4, #1
0x1904	0xB224    SXTH	R4, R4
;__Lib_Sprintf.c, 562 :: 		
0x1906	0xE7F5    B	L___Lib_Sprintf__doprntf181
L___Lib_Sprintf__doprntf182:
0x1908	0xF8AD4004  STRH	R4, [SP, #4]
; ap end address is: 0 (R0)
; pb end address is: 28 (R7)
; width end address is: 16 (R4)
; ccnt end address is: 24 (R6)
; flag end address is: 20 (R5)
; f end address is: 4 (R1)
0x190C	0x460C    MOV	R4, R1
0x190E	0xB2A9    UXTH	R1, R5
0x1910	0x4605    MOV	R5, R0
0x1912	0xF9BD0004  LDRSH	R0, [SP, #4]
0x1916	0xE004    B	L___Lib_Sprintf__doprntf180
; prec end address is: 8 (R2)
L___Lib_Sprintf__doprntf380:
;__Lib_Sprintf.c, 558 :: 		
0x1918	0x9101    STR	R1, [SP, #4]
0x191A	0xB2A9    UXTH	R1, R5
0x191C	0x4605    MOV	R5, R0
0x191E	0xB220    SXTH	R0, R4
0x1920	0x9C01    LDR	R4, [SP, #4]
;__Lib_Sprintf.c, 562 :: 		
L___Lib_Sprintf__doprntf180:
;__Lib_Sprintf.c, 563 :: 		
; width start address is: 0 (R0)
; flag start address is: 4 (R1)
; prec start address is: 8 (R2)
; f start address is: 16 (R4)
; pb start address is: 28 (R7)
; ap start address is: 20 (R5)
; ccnt start address is: 24 (R6)
0x1922	0xF0010302  AND	R3, R1, #2
0x1926	0xB29B    UXTH	R3, R3
0x1928	0xB193    CBZ	R3, L___Lib_Sprintf__doprntf183
;__Lib_Sprintf.c, 564 :: 		
0x192A	0xF0010301  AND	R3, R1, #1
0x192E	0xB29B    UXTH	R3, R3
0x1930	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf184
0x1932	0x232D    MOVS	R3, #45
0x1934	0xF88D300F  STRB	R3, [SP, #15]
0x1938	0xE002    B	L___Lib_Sprintf__doprntf185
L___Lib_Sprintf__doprntf184:
0x193A	0x232B    MOVS	R3, #43
0x193C	0xF88D300F  STRB	R3, [SP, #15]
L___Lib_Sprintf__doprntf185:
0x1940	0xF89D300F  LDRB	R3, [SP, #15]
0x1944	0x703B    STRB	R3, [R7, #0]
0x1946	0x1C7F    ADDS	R7, R7, #1
0x1948	0x1C73    ADDS	R3, R6, #1
0x194A	0xB21B    SXTH	R3, R3
; ccnt end address is: 24 (R6)
; ccnt start address is: 12 (R3)
; ccnt end address is: 12 (R3)
0x194C	0x463E    MOV	R6, R7
0x194E	0xE00E    B	L___Lib_Sprintf__doprntf186
L___Lib_Sprintf__doprntf183:
;__Lib_Sprintf.c, 566 :: 		
; ccnt start address is: 24 (R6)
0x1950	0xF0010301  AND	R3, R1, #1
0x1954	0xB29B    UXTH	R3, R3
0x1956	0xB133    CBZ	R3, L___Lib_Sprintf__doprntf381
;__Lib_Sprintf.c, 567 :: 		
0x1958	0x2320    MOVS	R3, #32
0x195A	0x703B    STRB	R3, [R7, #0]
0x195C	0x1C7F    ADDS	R7, R7, #1
0x195E	0x1C76    ADDS	R6, R6, #1
0x1960	0xB236    SXTH	R6, R6
; pb end address is: 28 (R7)
; ccnt end address is: 24 (R6)
0x1962	0x463B    MOV	R3, R7
0x1964	0xE000    B	L___Lib_Sprintf__doprntf187
L___Lib_Sprintf__doprntf381:
;__Lib_Sprintf.c, 566 :: 		
0x1966	0x463B    MOV	R3, R7
;__Lib_Sprintf.c, 567 :: 		
L___Lib_Sprintf__doprntf187:
; ccnt start address is: 24 (R6)
; pb start address is: 12 (R3)
0x1968	0x9301    STR	R3, [SP, #4]
; pb end address is: 12 (R3)
; ccnt end address is: 24 (R6)
0x196A	0xB233    SXTH	R3, R6
0x196C	0x9E01    LDR	R6, [SP, #4]
L___Lib_Sprintf__doprntf186:
;__Lib_Sprintf.c, 568 :: 		
; pb start address is: 24 (R6)
; ccnt start address is: 12 (R3)
0x196E	0xB207    SXTH	R7, R0
; width end address is: 0 (R0)
; prec end address is: 8 (R2)
; f end address is: 16 (R4)
; pb end address is: 24 (R6)
; flag end address is: 4 (R1)
; ccnt end address is: 12 (R3)
; ap end address is: 20 (R5)
0x1970	0xB210    SXTH	R0, R2
0x1972	0x462A    MOV	R2, R5
0x1974	0x46B1    MOV	R9, R6
0x1976	0xB28E    UXTH	R6, R1
0x1978	0x4621    MOV	R1, R4
0x197A	0xFA0FF883  SXTH	R8, R3
L___Lib_Sprintf__doprntf179:
;__Lib_Sprintf.c, 569 :: 		
; ccnt start address is: 32 (R8)
; pb start address is: 36 (R9)
; ap start address is: 8 (R2)
; f start address is: 4 (R1)
; prec start address is: 0 (R0)
; flag start address is: 24 (R6)
; width start address is: 28 (R7)
; flag end address is: 24 (R6)
; width end address is: 28 (R7)
; pb end address is: 36 (R9)
; ccnt end address is: 32 (R8)
; prec end address is: 0 (R0)
; ap end address is: 8 (R2)
; f end address is: 4 (R1)
L___Lib_Sprintf__doprntf188:
; width start address is: 28 (R7)
; flag start address is: 24 (R6)
; prec start address is: 0 (R0)
; f start address is: 4 (R1)
; ap start address is: 8 (R2)
; pb start address is: 36 (R9)
; ccnt start address is: 32 (R8)
0x197E	0xF89D4014  LDRB	R4, [SP, #20]
0x1982	0xF89D3014  LDRB	R3, [SP, #20]
0x1986	0x1E5B    SUBS	R3, R3, #1
0x1988	0xF88D3014  STRB	R3, [SP, #20]
0x198C	0xB1BC    CBZ	R4, L___Lib_Sprintf__doprntf189
;__Lib_Sprintf.c, 570 :: 		
0x198E	0xF89D3014  LDRB	R3, [SP, #20]
0x1992	0x009C    LSLS	R4, R3, #2
0x1994	0x4B39    LDR	R3, [PC, #228]
0x1996	0x191B    ADDS	R3, R3, R4
0x1998	0x681C    LDR	R4, [R3, #0]
0x199A	0x9B08    LDR	R3, [SP, #32]
0x199C	0xFBB3F5F4  UDIV	R5, R3, R4
0x19A0	0x240A    MOVS	R4, #10
0x19A2	0xFBB5F3F4  UDIV	R3, R5, R4
0x19A6	0xFB045313  MLS	R3, R4, R3, R5
0x19AA	0x3330    ADDS	R3, #48
0x19AC	0xF8893000  STRB	R3, [R9, #0]
0x19B0	0xF1090901  ADD	R9, R9, #1
0x19B4	0xF1080801  ADD	R8, R8, #1
0x19B8	0xFA0FF888  SXTH	R8, R8
0x19BC	0xE7DF    B	L___Lib_Sprintf__doprntf188
L___Lib_Sprintf__doprntf189:
;__Lib_Sprintf.c, 571 :: 		
; width end address is: 28 (R7)
; pb end address is: 36 (R9)
; ccnt end address is: 32 (R8)
; prec end address is: 0 (R0)
; ap end address is: 8 (R2)
; f end address is: 4 (R1)
0x19BE	0x460D    MOV	R5, R1
0x19C0	0x4614    MOV	R4, R2
0x19C2	0x46CA    MOV	R10, R9
0x19C4	0xFA0FF988  SXTH	R9, R8
L___Lib_Sprintf__doprntf190:
; flag end address is: 24 (R6)
; ccnt start address is: 36 (R9)
; pb start address is: 40 (R10)
; ap start address is: 16 (R4)
; f start address is: 20 (R5)
; prec start address is: 0 (R0)
; flag start address is: 24 (R6)
; width start address is: 28 (R7)
0x19C8	0xF9BD301C  LDRSH	R3, [SP, #28]
0x19CC	0x2B00    CMP	R3, #0
0x19CE	0xDD0E    BLE	L___Lib_Sprintf__doprntf191
;__Lib_Sprintf.c, 572 :: 		
0x19D0	0x2330    MOVS	R3, #48
0x19D2	0xF88A3000  STRB	R3, [R10, #0]
0x19D6	0xF10A0A01  ADD	R10, R10, #1
0x19DA	0xF1090901  ADD	R9, R9, #1
0x19DE	0xFA0FF989  SXTH	R9, R9
;__Lib_Sprintf.c, 573 :: 		
0x19E2	0xF9BD301C  LDRSH	R3, [SP, #28]
0x19E6	0x1E5B    SUBS	R3, R3, #1
0x19E8	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 574 :: 		
0x19EC	0xE7EC    B	L___Lib_Sprintf__doprntf190
L___Lib_Sprintf__doprntf191:
;__Lib_Sprintf.c, 575 :: 		
0x19EE	0x2808    CMP	R0, #8
0x19F0	0xDD03    BLE	L___Lib_Sprintf__doprntf192
;__Lib_Sprintf.c, 576 :: 		
0x19F2	0x2308    MOVS	R3, #8
0x19F4	0xF88D3014  STRB	R3, [SP, #20]
0x19F8	0xE001    B	L___Lib_Sprintf__doprntf193
L___Lib_Sprintf__doprntf192:
;__Lib_Sprintf.c, 578 :: 		
0x19FA	0xF88D0014  STRB	R0, [SP, #20]
L___Lib_Sprintf__doprntf193:
;__Lib_Sprintf.c, 579 :: 		
0x19FE	0xF89D3014  LDRB	R3, [SP, #20]
0x1A02	0x1AC3    SUB	R3, R0, R3
; prec end address is: 0 (R0)
; prec start address is: 32 (R8)
0x1A04	0xFA0FF883  SXTH	R8, R3
;__Lib_Sprintf.c, 580 :: 		
0x1A08	0xF89D3014  LDRB	R3, [SP, #20]
0x1A0C	0xB923    CBNZ	R3, L___Lib_Sprintf__doprntf343
0x1A0E	0xF4066300  AND	R3, R6, #2048
0x1A12	0xB29B    UXTH	R3, R3
0x1A14	0xB903    CBNZ	R3, L___Lib_Sprintf__doprntf342
0x1A16	0xE00A    B	L___Lib_Sprintf__doprntf196
L___Lib_Sprintf__doprntf343:
L___Lib_Sprintf__doprntf342:
;__Lib_Sprintf.c, 581 :: 		
0x1A18	0x232E    MOVS	R3, #46
0x1A1A	0xF88A3000  STRB	R3, [R10, #0]
0x1A1E	0xF10A0301  ADD	R3, R10, #1
; pb end address is: 40 (R10)
; pb start address is: 0 (R0)
0x1A22	0x4618    MOV	R0, R3
0x1A24	0xF1090901  ADD	R9, R9, #1
0x1A28	0xFA0FF989  SXTH	R9, R9
; pb end address is: 0 (R0)
; ccnt end address is: 36 (R9)
0x1A2C	0x4682    MOV	R10, R0
L___Lib_Sprintf__doprntf196:
;__Lib_Sprintf.c, 583 :: 		
; ccnt start address is: 36 (R9)
; pb start address is: 40 (R10)
0x1A2E	0xF89D0014  LDRB	R0, [SP, #20]
0x1A32	0xF7FEFE9B  BL	__Lib_Sprintf_scale+0
0x1A36	0xEDDD0A06  VLDR.32	S1, [SP, #24]
0x1A3A	0xEE200A80  VMUL.F32	S0, S1, S0
0x1A3E	0xEEBD0A40  VCVT.S32.F32	S0, S0
0x1A42	0xEE103A10  VMOV	R3, S0
0x1A46	0x9308    STR	R3, [SP, #32]
; flag end address is: 24 (R6)
; width end address is: 28 (R7)
; prec end address is: 32 (R8)
; ccnt end address is: 36 (R9)
; pb end address is: 40 (R10)
; ap end address is: 16 (R4)
; f end address is: 20 (R5)
0x1A48	0xB239    SXTH	R1, R7
0x1A4A	0x4627    MOV	R7, R4
0x1A4C	0xB2B2    UXTH	R2, R6
0x1A4E	0x462E    MOV	R6, R5
0x1A50	0xFA0FF088  SXTH	R0, R8
0x1A54	0xFA0FF889  SXTH	R8, R9
0x1A58	0x46D1    MOV	R9, R10
;__Lib_Sprintf.c, 584 :: 		
L___Lib_Sprintf__doprntf197:
; pb start address is: 36 (R9)
; ccnt start address is: 32 (R8)
; prec start address is: 0 (R0)
; width start address is: 4 (R1)
; flag start address is: 8 (R2)
; f start address is: 24 (R6)
; ap start address is: 28 (R7)
0x1A5A	0xF89D3014  LDRB	R3, [SP, #20]
0x1A5E	0xB303    CBZ	R3, L___Lib_Sprintf__doprntf198
;__Lib_Sprintf.c, 585 :: 		
0x1A60	0xF89D3014  LDRB	R3, [SP, #20]
0x1A64	0x1E5B    SUBS	R3, R3, #1
0x1A66	0xB2DB    UXTB	R3, R3
0x1A68	0xF88D3014  STRB	R3, [SP, #20]
0x1A6C	0x009C    LSLS	R4, R3, #2
0x1A6E	0x4B03    LDR	R3, [PC, #12]
0x1A70	0x191B    ADDS	R3, R3, R4
0x1A72	0x681C    LDR	R4, [R3, #0]
0x1A74	0x9B08    LDR	R3, [SP, #32]
0x1A76	0xFBB3F5F4  UDIV	R5, R3, R4
0x1A7A	0xE003    B	#6
0x1A7C	0x40580000  	__Lib_Sprintf_dpowers+0
0x1A80	0x705F4089  	#1082749023
0x1A84	0x240A    MOVS	R4, #10
0x1A86	0xFBB5F3F4  UDIV	R3, R5, R4
0x1A8A	0xFB045313  MLS	R3, R4, R3, R5
0x1A8E	0x3330    ADDS	R3, #48
0x1A90	0xF8893000  STRB	R3, [R9, #0]
0x1A94	0xF1090901  ADD	R9, R9, #1
0x1A98	0xF1080801  ADD	R8, R8, #1
0x1A9C	0xFA0FF888  SXTH	R8, R8
0x1AA0	0xE7DB    B	L___Lib_Sprintf__doprntf197
L___Lib_Sprintf__doprntf198:
;__Lib_Sprintf.c, 587 :: 		
0x1AA2	0xB20D    SXTH	R5, R1
; width end address is: 4 (R1)
; f end address is: 24 (R6)
; pb end address is: 36 (R9)
; ccnt end address is: 32 (R8)
; flag end address is: 8 (R2)
; prec end address is: 0 (R0)
0x1AA4	0x4631    MOV	R1, R6
0x1AA6	0xB206    SXTH	R6, R0
0x1AA8	0x4638    MOV	R0, R7
0x1AAA	0x464F    MOV	R7, R9
0x1AAC	0xB294    UXTH	R4, R2
0x1AAE	0xFA0FF288  SXTH	R2, R8
L___Lib_Sprintf__doprntf199:
; ap end address is: 28 (R7)
; ap start address is: 0 (R0)
; f start address is: 4 (R1)
; flag start address is: 16 (R4)
; width start address is: 20 (R5)
; prec start address is: 24 (R6)
; ccnt start address is: 8 (R2)
; pb start address is: 28 (R7)
0x1AB2	0xB13E    CBZ	R6, L___Lib_Sprintf__doprntf200
;__Lib_Sprintf.c, 588 :: 		
0x1AB4	0x2330    MOVS	R3, #48
0x1AB6	0x703B    STRB	R3, [R7, #0]
0x1AB8	0x1C7F    ADDS	R7, R7, #1
0x1ABA	0x1C52    ADDS	R2, R2, #1
0x1ABC	0xB212    SXTH	R2, R2
;__Lib_Sprintf.c, 589 :: 		
0x1ABE	0x1E76    SUBS	R6, R6, #1
0x1AC0	0xB236    SXTH	R6, R6
;__Lib_Sprintf.c, 590 :: 		
; prec end address is: 24 (R6)
0x1AC2	0xE7F6    B	L___Lib_Sprintf__doprntf199
L___Lib_Sprintf__doprntf200:
;__Lib_Sprintf.c, 591 :: 		
0x1AC4	0xF0040308  AND	R3, R4, #8
0x1AC8	0xB29B    UXTH	R3, R3
; flag end address is: 16 (R4)
0x1ACA	0xB193    CBZ	R3, L___Lib_Sprintf__doprntf383
0x1ACC	0x2D00    CMP	R5, #0
0x1ACE	0xDD16    BLE	L___Lib_Sprintf__doprntf384
L___Lib_Sprintf__doprntf302:
;__Lib_Sprintf.c, 592 :: 		
; ccnt end address is: 8 (R2)
; pb end address is: 28 (R7)
0x1AD0	0xB214    SXTH	R4, R2
0x1AD2	0xB22A    SXTH	R2, R5
0x1AD4	0x463D    MOV	R5, R7
0x1AD6	0xE7FF    B	L___Lib_Sprintf__doprntf204
; width end address is: 20 (R5)
L___Lib_Sprintf__doprntf382:
;__Lib_Sprintf.c, 594 :: 		
;__Lib_Sprintf.c, 592 :: 		
L___Lib_Sprintf__doprntf204:
;__Lib_Sprintf.c, 593 :: 		
; pb start address is: 20 (R5)
; pb start address is: 20 (R5)
; ccnt start address is: 16 (R4)
; width start address is: 8 (R2)
; ccnt start address is: 16 (R4)
; width start address is: 8 (R2)
; f start address is: 4 (R1)
; f end address is: 4 (R1)
; ap start address is: 0 (R0)
; ap end address is: 0 (R0)
0x1AD8	0x2320    MOVS	R3, #32
0x1ADA	0x702B    STRB	R3, [R5, #0]
0x1ADC	0x1C6D    ADDS	R5, R5, #1
; pb end address is: 20 (R5)
0x1ADE	0x1C64    ADDS	R4, R4, #1
0x1AE0	0xB224    SXTH	R4, R4
; ccnt end address is: 16 (R4)
;__Lib_Sprintf.c, 594 :: 		
0x1AE2	0x1E53    SUBS	R3, R2, #1
0x1AE4	0xB21B    SXTH	R3, R3
0x1AE6	0xB21A    SXTH	R2, R3
; width end address is: 8 (R2)
0x1AE8	0x2B00    CMP	R3, #0
0x1AEA	0xD1F5    BNE	L___Lib_Sprintf__doprntf382
; width end address is: 8 (R2)
; ccnt end address is: 16 (R4)
; ap end address is: 0 (R0)
; pb end address is: 20 (R5)
; f end address is: 4 (R1)
0x1AEC	0xB223    SXTH	R3, R4
0x1AEE	0x462A    MOV	R2, R5
;__Lib_Sprintf.c, 591 :: 		
0x1AF0	0xE001    B	L___Lib_Sprintf__doprntf345
L___Lib_Sprintf__doprntf383:
0x1AF2	0xB213    SXTH	R3, R2
0x1AF4	0x463A    MOV	R2, R7
L___Lib_Sprintf__doprntf345:
; pb start address is: 8 (R2)
; ccnt start address is: 12 (R3)
; f start address is: 4 (R1)
; ap start address is: 0 (R0)
0x1AF6	0x4605    MOV	R5, R0
; ap end address is: 0 (R0)
; ccnt end address is: 12 (R3)
; pb end address is: 8 (R2)
; f end address is: 4 (R1)
0x1AF8	0xB21E    SXTH	R6, R3
0x1AFA	0x4613    MOV	R3, R2
0x1AFC	0xE002    B	L___Lib_Sprintf__doprntf344
L___Lib_Sprintf__doprntf384:
0x1AFE	0x463B    MOV	R3, R7
0x1B00	0xB216    SXTH	R6, R2
0x1B02	0x4605    MOV	R5, R0
L___Lib_Sprintf__doprntf344:
;__Lib_Sprintf.c, 595 :: 		
; pb start address is: 12 (R3)
; ccnt start address is: 24 (R6)
; f start address is: 4 (R1)
; ap start address is: 20 (R5)
0x1B04	0x461A    MOV	R2, R3
; pb end address is: 12 (R3)
; ap end address is: 20 (R5)
; ccnt end address is: 24 (R6)
; f end address is: 4 (R1)
0x1B06	0x4608    MOV	R0, R1
0x1B08	0xF7FFB88B  B	L___Lib_Sprintf__doprntf10
;__Lib_Sprintf.c, 596 :: 		
L___Lib_Sprintf__doprntf72:
;__Lib_Sprintf.c, 598 :: 		
; prec start address is: 0 (R0)
; width start address is: 24 (R6)
; ccnt start address is: 28 (R7)
; ap start address is: 32 (R8)
; pb start address is: 36 (R9)
; f start address is: 40 (R10)
; flag start address is: 44 (R11)
0x1B0C	0xF00B03C0  AND	R3, R11, #192
0x1B10	0xB29B    UXTH	R3, R3
0x1B12	0xBB0B    CBNZ	R3, L___Lib_Sprintf__doprntf207
;__Lib_Sprintf.c, 600 :: 		
0x1B14	0xF00B0310  AND	R3, R11, #16
0x1B18	0xB29B    UXTH	R3, R3
0x1B1A	0xB13B    CBZ	R3, L___Lib_Sprintf__doprntf208
;__Lib_Sprintf.c, 601 :: 		
0x1B1C	0xF8D84000  LDR	R4, [R8, #0]
0x1B20	0x1D23    ADDS	R3, R4, #4
0x1B22	0xF8C83000  STR	R3, [R8, #0]
0x1B26	0x6823    LDR	R3, [R4, #0]
0x1B28	0x9308    STR	R3, [SP, #32]
0x1B2A	0xE007    B	L___Lib_Sprintf__doprntf209
L___Lib_Sprintf__doprntf208:
;__Lib_Sprintf.c, 604 :: 		
0x1B2C	0xF8D84000  LDR	R4, [R8, #0]
0x1B30	0x1D23    ADDS	R3, R4, #4
0x1B32	0xF8C83000  STR	R3, [R8, #0]
0x1B36	0xF9B43000  LDRSH	R3, [R4, #0]
0x1B3A	0x9308    STR	R3, [SP, #32]
L___Lib_Sprintf__doprntf209:
;__Lib_Sprintf.c, 605 :: 		
0x1B3C	0x9B08    LDR	R3, [SP, #32]
0x1B3E	0x2B00    CMP	R3, #0
0x1B40	0xDA07    BGE	L___Lib_Sprintf__doprntf385
;__Lib_Sprintf.c, 606 :: 		
0x1B42	0xF04B0303  ORR	R3, R11, #3
; flag end address is: 44 (R11)
; flag start address is: 4 (R1)
0x1B46	0xB299    UXTH	R1, R3
;__Lib_Sprintf.c, 607 :: 		
0x1B48	0x9B08    LDR	R3, [SP, #32]
0x1B4A	0x425B    RSBS	R3, R3, #0
0x1B4C	0x9308    STR	R3, [SP, #32]
; flag end address is: 4 (R1)
0x1B4E	0xB28A    UXTH	R2, R1
;__Lib_Sprintf.c, 608 :: 		
0x1B50	0xE001    B	L___Lib_Sprintf__doprntf210
L___Lib_Sprintf__doprntf385:
;__Lib_Sprintf.c, 605 :: 		
0x1B52	0xFA1FF28B  UXTH	R2, R11
;__Lib_Sprintf.c, 608 :: 		
L___Lib_Sprintf__doprntf210:
;__Lib_Sprintf.c, 609 :: 		
; flag start address is: 8 (R2)
; flag end address is: 8 (R2)
0x1B56	0xE014    B	L___Lib_Sprintf__doprntf211
L___Lib_Sprintf__doprntf207:
;__Lib_Sprintf.c, 612 :: 		
; flag start address is: 44 (R11)
0x1B58	0xF00B0310  AND	R3, R11, #16
0x1B5C	0xB29B    UXTH	R3, R3
0x1B5E	0xB13B    CBZ	R3, L___Lib_Sprintf__doprntf212
;__Lib_Sprintf.c, 613 :: 		
0x1B60	0xF8D84000  LDR	R4, [R8, #0]
0x1B64	0x1D23    ADDS	R3, R4, #4
0x1B66	0xF8C83000  STR	R3, [R8, #0]
0x1B6A	0x6823    LDR	R3, [R4, #0]
0x1B6C	0x9308    STR	R3, [SP, #32]
0x1B6E	0xE006    B	L___Lib_Sprintf__doprntf213
L___Lib_Sprintf__doprntf212:
;__Lib_Sprintf.c, 616 :: 		
0x1B70	0xF8D84000  LDR	R4, [R8, #0]
0x1B74	0x1D23    ADDS	R3, R4, #4
0x1B76	0xF8C83000  STR	R3, [R8, #0]
0x1B7A	0x8823    LDRH	R3, [R4, #0]
0x1B7C	0x9308    STR	R3, [SP, #32]
L___Lib_Sprintf__doprntf213:
;__Lib_Sprintf.c, 617 :: 		
0x1B7E	0xFA1FF28B  UXTH	R2, R11
L___Lib_Sprintf__doprntf211:
; flag end address is: 44 (R11)
;__Lib_Sprintf.c, 618 :: 		
; flag start address is: 8 (R2)
0x1B82	0xB928    CBNZ	R0, L___Lib_Sprintf__doprntf386
0x1B84	0x9B08    LDR	R3, [SP, #32]
0x1B86	0xB92B    CBNZ	R3, L___Lib_Sprintf__doprntf387
L___Lib_Sprintf__doprntf301:
;__Lib_Sprintf.c, 619 :: 		
0x1B88	0x1C40    ADDS	R0, R0, #1
0x1B8A	0xB200    SXTH	R0, R0
; prec end address is: 0 (R0)
0x1B8C	0xB204    SXTH	R4, R0
;__Lib_Sprintf.c, 618 :: 		
0x1B8E	0xE000    B	L___Lib_Sprintf__doprntf347
L___Lib_Sprintf__doprntf386:
0x1B90	0xB204    SXTH	R4, R0
L___Lib_Sprintf__doprntf347:
; prec start address is: 16 (R4)
; prec end address is: 16 (R4)
0x1B92	0xE000    B	L___Lib_Sprintf__doprntf346
L___Lib_Sprintf__doprntf387:
0x1B94	0xB204    SXTH	R4, R0
L___Lib_Sprintf__doprntf346:
;__Lib_Sprintf.c, 620 :: 		
; prec start address is: 16 (R4)
0x1B96	0xF00203C0  AND	R3, R2, #192
0x1B9A	0xB2DD    UXTB	R5, R3
0x1B9C	0xE063    B	L___Lib_Sprintf__doprntf217
;__Lib_Sprintf.c, 621 :: 		
L___Lib_Sprintf__doprntf219:
;__Lib_Sprintf.c, 622 :: 		
L___Lib_Sprintf__doprntf220:
;__Lib_Sprintf.c, 623 :: 		
0x1B9E	0x2301    MOVS	R3, #1
0x1BA0	0xF88D3014  STRB	R3, [SP, #20]
; f end address is: 40 (R10)
; pb end address is: 36 (R9)
; ap end address is: 32 (R8)
; ccnt end address is: 28 (R7)
; width end address is: 24 (R6)
; prec end address is: 16 (R4)
; flag end address is: 8 (R2)
0x1BA4	0xF8CD8004  STR	R8, [SP, #4]
0x1BA8	0xFA0FF887  SXTH	R8, R7
0x1BAC	0x464F    MOV	R7, R9
0x1BAE	0xFA0FF986  SXTH	R9, R6
0x1BB2	0x4651    MOV	R1, R10
0x1BB4	0xB220    SXTH	R0, R4
0x1BB6	0x9E01    LDR	R6, [SP, #4]
L___Lib_Sprintf__doprntf221:
; prec start address is: 0 (R0)
; flag start address is: 8 (R2)
; f start address is: 4 (R1)
; pb start address is: 28 (R7)
; ap start address is: 24 (R6)
; ccnt start address is: 32 (R8)
; width start address is: 36 (R9)
0x1BB8	0xF89D3014  LDRB	R3, [SP, #20]
0x1BBC	0x2B0A    CMP	R3, #10
0x1BBE	0xD00F    BEQ	L___Lib_Sprintf__doprntf222
;__Lib_Sprintf.c, 624 :: 		
0x1BC0	0xF89D3014  LDRB	R3, [SP, #20]
0x1BC4	0x009C    LSLS	R4, R3, #2
0x1BC6	0x4BF2    LDR	R3, [PC, #968]
0x1BC8	0x191B    ADDS	R3, R3, R4
0x1BCA	0x681C    LDR	R4, [R3, #0]
0x1BCC	0x9B08    LDR	R3, [SP, #32]
0x1BCE	0x42A3    CMP	R3, R4
0x1BD0	0xD200    BCS	L___Lib_Sprintf__doprntf224
;__Lib_Sprintf.c, 625 :: 		
0x1BD2	0xE005    B	L___Lib_Sprintf__doprntf222
L___Lib_Sprintf__doprntf224:
;__Lib_Sprintf.c, 623 :: 		
0x1BD4	0xF89D3014  LDRB	R3, [SP, #20]
0x1BD8	0x1C5B    ADDS	R3, R3, #1
0x1BDA	0xF88D3014  STRB	R3, [SP, #20]
;__Lib_Sprintf.c, 625 :: 		
0x1BDE	0xE7EB    B	L___Lib_Sprintf__doprntf221
L___Lib_Sprintf__doprntf222:
;__Lib_Sprintf.c, 626 :: 		
0x1BE0	0xB204    SXTH	R4, R0
; ap end address is: 24 (R6)
; ccnt end address is: 32 (R8)
; pb end address is: 28 (R7)
; prec end address is: 0 (R0)
; width end address is: 36 (R9)
; f end address is: 4 (R1)
0x1BE2	0x4630    MOV	R0, R6
0x1BE4	0xFA0FF689  SXTH	R6, R9
0x1BE8	0xFA0FF588  SXTH	R5, R8
0x1BEC	0xE047    B	L___Lib_Sprintf__doprntf218
;__Lib_Sprintf.c, 628 :: 		
L___Lib_Sprintf__doprntf225:
;__Lib_Sprintf.c, 629 :: 		
; prec start address is: 16 (R4)
; width start address is: 24 (R6)
; ccnt start address is: 28 (R7)
; ap start address is: 32 (R8)
; pb start address is: 36 (R9)
; f start address is: 40 (R10)
0x1BEE	0x2301    MOVS	R3, #1
0x1BF0	0xF88D3014  STRB	R3, [SP, #20]
; f end address is: 40 (R10)
; pb end address is: 36 (R9)
; ap end address is: 32 (R8)
; ccnt end address is: 28 (R7)
; width end address is: 24 (R6)
; prec end address is: 16 (R4)
; flag end address is: 8 (R2)
0x1BF4	0x4651    MOV	R1, R10
0x1BF6	0xB220    SXTH	R0, R4
L___Lib_Sprintf__doprntf226:
; prec start address is: 0 (R0)
; flag start address is: 8 (R2)
; f start address is: 4 (R1)
; pb start address is: 36 (R9)
; ap start address is: 32 (R8)
; ccnt start address is: 28 (R7)
; width start address is: 24 (R6)
0x1BF8	0xF89D3014  LDRB	R3, [SP, #20]
0x1BFC	0x2B08    CMP	R3, #8
0x1BFE	0xD00F    BEQ	L___Lib_Sprintf__doprntf227
;__Lib_Sprintf.c, 630 :: 		
0x1C00	0xF89D3014  LDRB	R3, [SP, #20]
0x1C04	0x009C    LSLS	R4, R3, #2
0x1C06	0x4BE3    LDR	R3, [PC, #908]
0x1C08	0x191B    ADDS	R3, R3, R4
0x1C0A	0x681C    LDR	R4, [R3, #0]
0x1C0C	0x9B08    LDR	R3, [SP, #32]
0x1C0E	0x42A3    CMP	R3, R4
0x1C10	0xD200    BCS	L___Lib_Sprintf__doprntf229
;__Lib_Sprintf.c, 631 :: 		
0x1C12	0xE005    B	L___Lib_Sprintf__doprntf227
L___Lib_Sprintf__doprntf229:
;__Lib_Sprintf.c, 629 :: 		
0x1C14	0xF89D3014  LDRB	R3, [SP, #20]
0x1C18	0x1C5B    ADDS	R3, R3, #1
0x1C1A	0xF88D3014  STRB	R3, [SP, #20]
;__Lib_Sprintf.c, 631 :: 		
0x1C1E	0xE7EB    B	L___Lib_Sprintf__doprntf226
L___Lib_Sprintf__doprntf227:
;__Lib_Sprintf.c, 632 :: 		
0x1C20	0xB204    SXTH	R4, R0
; prec end address is: 0 (R0)
; f end address is: 4 (R1)
0x1C22	0x4640    MOV	R0, R8
0x1C24	0xB23D    SXTH	R5, R7
0x1C26	0x464F    MOV	R7, R9
0x1C28	0xE029    B	L___Lib_Sprintf__doprntf218
;__Lib_Sprintf.c, 634 :: 		
L___Lib_Sprintf__doprntf230:
;__Lib_Sprintf.c, 635 :: 		
; prec start address is: 16 (R4)
; f start address is: 40 (R10)
0x1C2A	0x2301    MOVS	R3, #1
0x1C2C	0xF88D3014  STRB	R3, [SP, #20]
; f end address is: 40 (R10)
; pb end address is: 36 (R9)
; ap end address is: 32 (R8)
; ccnt end address is: 28 (R7)
; width end address is: 24 (R6)
; prec end address is: 16 (R4)
; flag end address is: 8 (R2)
0x1C30	0x4651    MOV	R1, R10
0x1C32	0xB220    SXTH	R0, R4
L___Lib_Sprintf__doprntf231:
; prec start address is: 0 (R0)
; flag start address is: 8 (R2)
; f start address is: 4 (R1)
; pb start address is: 36 (R9)
; ap start address is: 32 (R8)
; ccnt start address is: 28 (R7)
; width start address is: 24 (R6)
0x1C34	0xF89D3014  LDRB	R3, [SP, #20]
0x1C38	0x2B0C    CMP	R3, #12
0x1C3A	0xD00F    BEQ	L___Lib_Sprintf__doprntf232
;__Lib_Sprintf.c, 636 :: 		
0x1C3C	0xF89D3014  LDRB	R3, [SP, #20]
0x1C40	0x009C    LSLS	R4, R3, #2
0x1C42	0x4BD5    LDR	R3, [PC, #852]
0x1C44	0x191B    ADDS	R3, R3, R4
0x1C46	0x681C    LDR	R4, [R3, #0]
0x1C48	0x9B08    LDR	R3, [SP, #32]
0x1C4A	0x42A3    CMP	R3, R4
0x1C4C	0xD200    BCS	L___Lib_Sprintf__doprntf234
;__Lib_Sprintf.c, 637 :: 		
0x1C4E	0xE005    B	L___Lib_Sprintf__doprntf232
L___Lib_Sprintf__doprntf234:
;__Lib_Sprintf.c, 635 :: 		
0x1C50	0xF89D3014  LDRB	R3, [SP, #20]
0x1C54	0x1C5B    ADDS	R3, R3, #1
0x1C56	0xF88D3014  STRB	R3, [SP, #20]
;__Lib_Sprintf.c, 637 :: 		
0x1C5A	0xE7EB    B	L___Lib_Sprintf__doprntf231
L___Lib_Sprintf__doprntf232:
;__Lib_Sprintf.c, 638 :: 		
0x1C5C	0xB204    SXTH	R4, R0
; prec end address is: 0 (R0)
; f end address is: 4 (R1)
0x1C5E	0x4640    MOV	R0, R8
0x1C60	0xB23D    SXTH	R5, R7
0x1C62	0x464F    MOV	R7, R9
0x1C64	0xE00B    B	L___Lib_Sprintf__doprntf218
;__Lib_Sprintf.c, 639 :: 		
L___Lib_Sprintf__doprntf217:
; prec start address is: 16 (R4)
; f start address is: 40 (R10)
0x1C66	0x2D00    CMP	R5, #0
0x1C68	0xD099    BEQ	L___Lib_Sprintf__doprntf219
0x1C6A	0x2DC0    CMP	R5, #192
0x1C6C	0xD097    BEQ	L___Lib_Sprintf__doprntf220
0x1C6E	0x2D80    CMP	R5, #128
0x1C70	0xD0BD    BEQ	L___Lib_Sprintf__doprntf225
0x1C72	0x2D40    CMP	R5, #64
0x1C74	0xD0D9    BEQ	L___Lib_Sprintf__doprntf230
; f end address is: 40 (R10)
; pb end address is: 36 (R9)
; ap end address is: 32 (R8)
; ccnt end address is: 28 (R7)
; width end address is: 24 (R6)
; prec end address is: 16 (R4)
; flag end address is: 8 (R2)
0x1C76	0x4651    MOV	R1, R10
0x1C78	0xB23D    SXTH	R5, R7
0x1C7A	0x464F    MOV	R7, R9
0x1C7C	0x4640    MOV	R0, R8
L___Lib_Sprintf__doprntf218:
;__Lib_Sprintf.c, 640 :: 		
; width start address is: 24 (R6)
; ccnt start address is: 20 (R5)
; ap start address is: 0 (R0)
; pb start address is: 28 (R7)
; f start address is: 4 (R1)
; flag start address is: 8 (R2)
; prec start address is: 16 (R4)
0x1C7E	0xF89D3014  LDRB	R3, [SP, #20]
0x1C82	0x42A3    CMP	R3, R4
0x1C84	0xDA02    BGE	L___Lib_Sprintf__doprntf235
;__Lib_Sprintf.c, 641 :: 		
0x1C86	0xF88D4014  STRB	R4, [SP, #20]
0x1C8A	0xE007    B	L___Lib_Sprintf__doprntf236
L___Lib_Sprintf__doprntf235:
;__Lib_Sprintf.c, 643 :: 		
0x1C8C	0xF89D3014  LDRB	R3, [SP, #20]
0x1C90	0x429C    CMP	R4, R3
0x1C92	0xDA03    BGE	L___Lib_Sprintf__doprntf388
; prec end address is: 16 (R4)
;__Lib_Sprintf.c, 644 :: 		
; prec start address is: 12 (R3)
0x1C94	0xF89D3014  LDRB	R3, [SP, #20]
; prec end address is: 12 (R3)
0x1C98	0xB21C    SXTH	R4, R3
0x1C9A	0xE7FF    B	L___Lib_Sprintf__doprntf237
L___Lib_Sprintf__doprntf388:
;__Lib_Sprintf.c, 643 :: 		
;__Lib_Sprintf.c, 644 :: 		
L___Lib_Sprintf__doprntf237:
; prec start address is: 16 (R4)
; prec end address is: 16 (R4)
L___Lib_Sprintf__doprntf236:
;__Lib_Sprintf.c, 645 :: 		
; prec start address is: 16 (R4)
0x1C9C	0xB136    CBZ	R6, L___Lib_Sprintf__doprntf389
0x1C9E	0xF0020303  AND	R3, R2, #3
0x1CA2	0xB29B    UXTH	R3, R3
0x1CA4	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf390
L___Lib_Sprintf__doprntf300:
;__Lib_Sprintf.c, 646 :: 		
0x1CA6	0x1E76    SUBS	R6, R6, #1
0x1CA8	0xB236    SXTH	R6, R6
; width end address is: 24 (R6)
;__Lib_Sprintf.c, 645 :: 		
0x1CAA	0xE7FF    B	L___Lib_Sprintf__doprntf349
L___Lib_Sprintf__doprntf389:
L___Lib_Sprintf__doprntf349:
; width start address is: 24 (R6)
; width end address is: 24 (R6)
0x1CAC	0xE7FF    B	L___Lib_Sprintf__doprntf348
L___Lib_Sprintf__doprntf390:
L___Lib_Sprintf__doprntf348:
;__Lib_Sprintf.c, 647 :: 		
; width start address is: 24 (R6)
0x1CAE	0x42A6    CMP	R6, R4
0x1CB0	0xDD02    BLE	L___Lib_Sprintf__doprntf241
;__Lib_Sprintf.c, 648 :: 		
0x1CB2	0x1B36    SUB	R6, R6, R4
0x1CB4	0xB236    SXTH	R6, R6
; width end address is: 24 (R6)
0x1CB6	0xE001    B	L___Lib_Sprintf__doprntf242
L___Lib_Sprintf__doprntf241:
;__Lib_Sprintf.c, 650 :: 		
; width start address is: 24 (R6)
0x1CB8	0x2600    MOVS	R6, #0
0x1CBA	0xB236    SXTH	R6, R6
; width end address is: 24 (R6)
L___Lib_Sprintf__doprntf242:
;__Lib_Sprintf.c, 651 :: 		
; width start address is: 24 (R6)
0x1CBC	0xF64003C4  MOVW	R3, #2244
0x1CC0	0xEA020303  AND	R3, R2, R3, LSL #0
0x1CC4	0xB29B    UXTH	R3, R3
0x1CC6	0xF5B36F04  CMP	R3, #2112
0x1CCA	0xD104    BNE	L___Lib_Sprintf__doprntf243
;__Lib_Sprintf.c, 652 :: 		
0x1CCC	0xB116    CBZ	R6, L___Lib_Sprintf__doprntf391
;__Lib_Sprintf.c, 653 :: 		
0x1CCE	0x1E76    SUBS	R6, R6, #1
0x1CD0	0xB236    SXTH	R6, R6
; width end address is: 24 (R6)
0x1CD2	0xE7FF    B	L___Lib_Sprintf__doprntf244
L___Lib_Sprintf__doprntf391:
;__Lib_Sprintf.c, 652 :: 		
;__Lib_Sprintf.c, 653 :: 		
L___Lib_Sprintf__doprntf244:
;__Lib_Sprintf.c, 654 :: 		
; width start address is: 24 (R6)
0x1CD4	0xE00E    B	L___Lib_Sprintf__doprntf245
L___Lib_Sprintf__doprntf243:
;__Lib_Sprintf.c, 656 :: 		
0x1CD6	0xF402630C  AND	R3, R2, #2240
0x1CDA	0xB29B    UXTH	R3, R3
0x1CDC	0xF5B36F08  CMP	R3, #2176
0x1CE0	0xD108    BNE	L___Lib_Sprintf__doprntf392
;__Lib_Sprintf.c, 657 :: 		
0x1CE2	0x2E02    CMP	R6, #2
0x1CE4	0xDD02    BLE	L___Lib_Sprintf__doprntf247
;__Lib_Sprintf.c, 658 :: 		
0x1CE6	0x1EB3    SUBS	R3, R6, #2
0x1CE8	0xB21B    SXTH	R3, R3
; width end address is: 24 (R6)
; width start address is: 12 (R3)
; width end address is: 12 (R3)
0x1CEA	0xE001    B	L___Lib_Sprintf__doprntf248
L___Lib_Sprintf__doprntf247:
;__Lib_Sprintf.c, 660 :: 		
; width start address is: 12 (R3)
0x1CEC	0x2300    MOVS	R3, #0
0x1CEE	0xB21B    SXTH	R3, R3
; width end address is: 12 (R3)
L___Lib_Sprintf__doprntf248:
;__Lib_Sprintf.c, 661 :: 		
; width start address is: 12 (R3)
0x1CF0	0xB21E    SXTH	R6, R3
; width end address is: 12 (R3)
0x1CF2	0xE7FF    B	L___Lib_Sprintf__doprntf246
L___Lib_Sprintf__doprntf392:
;__Lib_Sprintf.c, 656 :: 		
;__Lib_Sprintf.c, 661 :: 		
L___Lib_Sprintf__doprntf246:
; width start address is: 24 (R6)
; width end address is: 24 (R6)
L___Lib_Sprintf__doprntf245:
;__Lib_Sprintf.c, 662 :: 		
; width start address is: 24 (R6)
0x1CF4	0xF0020304  AND	R3, R2, #4
0x1CF8	0xB29B    UXTH	R3, R3
0x1CFA	0x2B00    CMP	R3, #0
0x1CFC	0xF0008079  BEQ	L___Lib_Sprintf__doprntf249
;__Lib_Sprintf.c, 663 :: 		
0x1D00	0xF0020302  AND	R3, R2, #2
0x1D04	0xB29B    UXTH	R3, R3
0x1D06	0xB1A3    CBZ	R3, L___Lib_Sprintf__doprntf250
;__Lib_Sprintf.c, 664 :: 		
0x1D08	0xF0020301  AND	R3, R2, #1
0x1D0C	0xB29B    UXTH	R3, R3
0x1D0E	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf251
0x1D10	0x232D    MOVS	R3, #45
0x1D12	0xF88D3010  STRB	R3, [SP, #16]
0x1D16	0xE002    B	L___Lib_Sprintf__doprntf252
L___Lib_Sprintf__doprntf251:
0x1D18	0x232B    MOVS	R3, #43
0x1D1A	0xF88D3010  STRB	R3, [SP, #16]
L___Lib_Sprintf__doprntf252:
0x1D1E	0xF89D3010  LDRB	R3, [SP, #16]
0x1D22	0x703B    STRB	R3, [R7, #0]
0x1D24	0x1C7F    ADDS	R7, R7, #1
0x1D26	0xF1050A01  ADD	R10, R5, #1
0x1D2A	0xFA0FFA8A  SXTH	R10, R10
; ccnt end address is: 20 (R5)
; ccnt start address is: 40 (R10)
0x1D2E	0x463B    MOV	R3, R7
; ccnt end address is: 40 (R10)
0x1D30	0xE02E    B	L___Lib_Sprintf__doprntf253
L___Lib_Sprintf__doprntf250:
;__Lib_Sprintf.c, 666 :: 		
; ccnt start address is: 20 (R5)
0x1D32	0xF0020301  AND	R3, R2, #1
0x1D36	0xB29B    UXTH	R3, R3
0x1D38	0xB133    CBZ	R3, L___Lib_Sprintf__doprntf254
;__Lib_Sprintf.c, 667 :: 		
0x1D3A	0x2320    MOVS	R3, #32
0x1D3C	0x703B    STRB	R3, [R7, #0]
0x1D3E	0x1C7F    ADDS	R7, R7, #1
0x1D40	0x1C6B    ADDS	R3, R5, #1
0x1D42	0xB21B    SXTH	R3, R3
; ccnt end address is: 20 (R5)
; ccnt start address is: 12 (R3)
; ccnt end address is: 12 (R3)
0x1D44	0x463D    MOV	R5, R7
0x1D46	0xE020    B	L___Lib_Sprintf__doprntf255
L___Lib_Sprintf__doprntf254:
;__Lib_Sprintf.c, 669 :: 		
; ccnt start address is: 20 (R5)
0x1D48	0xF402630C  AND	R3, R2, #2240
0x1D4C	0xB29B    UXTH	R3, R3
0x1D4E	0xF5B36F08  CMP	R3, #2176
0x1D52	0xD118    BNE	L___Lib_Sprintf__doprntf393
;__Lib_Sprintf.c, 670 :: 		
0x1D54	0x2330    MOVS	R3, #48
0x1D56	0x703B    STRB	R3, [R7, #0]
0x1D58	0x1C7F    ADDS	R7, R7, #1
0x1D5A	0x1C6D    ADDS	R5, R5, #1
0x1D5C	0xB22D    SXTH	R5, R5
;__Lib_Sprintf.c, 671 :: 		
0x1D5E	0xF0020320  AND	R3, R2, #32
0x1D62	0xB29B    UXTH	R3, R3
0x1D64	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf257
0x1D66	0x2358    MOVS	R3, #88
0x1D68	0xF88D3011  STRB	R3, [SP, #17]
0x1D6C	0xE002    B	L___Lib_Sprintf__doprntf258
L___Lib_Sprintf__doprntf257:
0x1D6E	0x2378    MOVS	R3, #120
0x1D70	0xF88D3011  STRB	R3, [SP, #17]
L___Lib_Sprintf__doprntf258:
0x1D74	0xF89D3011  LDRB	R3, [SP, #17]
0x1D78	0x703B    STRB	R3, [R7, #0]
0x1D7A	0x1C7F    ADDS	R7, R7, #1
0x1D7C	0x1C6D    ADDS	R5, R5, #1
0x1D7E	0xB22D    SXTH	R5, R5
; pb end address is: 28 (R7)
; ccnt end address is: 20 (R5)
0x1D80	0xB22B    SXTH	R3, R5
0x1D82	0x463D    MOV	R5, R7
;__Lib_Sprintf.c, 672 :: 		
0x1D84	0xE001    B	L___Lib_Sprintf__doprntf256
L___Lib_Sprintf__doprntf393:
;__Lib_Sprintf.c, 669 :: 		
0x1D86	0xB22B    SXTH	R3, R5
0x1D88	0x463D    MOV	R5, R7
;__Lib_Sprintf.c, 672 :: 		
L___Lib_Sprintf__doprntf256:
; ccnt start address is: 12 (R3)
; pb start address is: 20 (R5)
; pb end address is: 20 (R5)
; ccnt end address is: 12 (R3)
L___Lib_Sprintf__doprntf255:
; pb start address is: 20 (R5)
; ccnt start address is: 12 (R3)
0x1D8A	0xFA0FFA83  SXTH	R10, R3
; pb end address is: 20 (R5)
; ccnt end address is: 12 (R3)
0x1D8E	0x462B    MOV	R3, R5
L___Lib_Sprintf__doprntf253:
;__Lib_Sprintf.c, 673 :: 		
; ccnt start address is: 40 (R10)
; pb start address is: 12 (R3)
0x1D90	0xB326    CBZ	R6, L___Lib_Sprintf__doprntf395
; width end address is: 24 (R6)
; prec end address is: 16 (R4)
; flag end address is: 8 (R2)
; ap end address is: 0 (R0)
; pb end address is: 12 (R3)
; f end address is: 4 (R1)
0x1D92	0x4605    MOV	R5, R0
0x1D94	0x460F    MOV	R7, R1
0x1D96	0xFA1FF882  UXTH	R8, R2
0x1D9A	0xFA0FF984  SXTH	R9, R4
0x1D9E	0x469B    MOV	R11, R3
;__Lib_Sprintf.c, 674 :: 		
0x1DA0	0xE002    B	L___Lib_Sprintf__doprntf260
L___Lib_Sprintf__doprntf394:
;__Lib_Sprintf.c, 676 :: 		
0x1DA2	0xFA0FF68B  SXTH	R6, R11
0x1DA6	0x46E3    MOV	R11, R12
;__Lib_Sprintf.c, 674 :: 		
L___Lib_Sprintf__doprntf260:
;__Lib_Sprintf.c, 675 :: 		
; f start address is: 28 (R7)
; ap start address is: 20 (R5)
; flag start address is: 32 (R8)
; width start address is: 44 (R11)
; pb start address is: 48 (R12)
; prec start address is: 36 (R9)
; pb start address is: 44 (R11)
; ccnt start address is: 40 (R10)
; width start address is: 24 (R6)
; prec start address is: 36 (R9)
; prec end address is: 36 (R9)
; flag start address is: 32 (R8)
; flag end address is: 32 (R8)
; f start address is: 28 (R7)
; f end address is: 28 (R7)
; ap start address is: 20 (R5)
; ap end address is: 20 (R5)
0x1DA8	0x2330    MOVS	R3, #48
0x1DAA	0xF88B3000  STRB	R3, [R11, #0]
0x1DAE	0xF10B0301  ADD	R3, R11, #1
; pb end address is: 44 (R11)
; pb start address is: 48 (R12)
0x1DB2	0x469C    MOV	R12, R3
; pb end address is: 48 (R12)
0x1DB4	0xF10A0A01  ADD	R10, R10, #1
0x1DB8	0xFA0FFA8A  SXTH	R10, R10
; ccnt end address is: 40 (R10)
;__Lib_Sprintf.c, 676 :: 		
0x1DBC	0x1E73    SUBS	R3, R6, #1
0x1DBE	0xB21B    SXTH	R3, R3
; width end address is: 24 (R6)
; width start address is: 44 (R11)
0x1DC0	0xFA0FFB83  SXTH	R11, R3
; width end address is: 44 (R11)
0x1DC4	0x2B00    CMP	R3, #0
0x1DC6	0xD1EC    BNE	L___Lib_Sprintf__doprntf394
; prec end address is: 36 (R9)
; pb end address is: 48 (R12)
; width end address is: 44 (R11)
; ccnt end address is: 40 (R10)
; flag end address is: 32 (R8)
; ap end address is: 20 (R5)
; f end address is: 28 (R7)
0x1DC8	0x4628    MOV	R0, R5
0x1DCA	0x4639    MOV	R1, R7
0x1DCC	0xFA1FF288  UXTH	R2, R8
0x1DD0	0xFA0FF489  SXTH	R4, R9
0x1DD4	0xFA0FF68B  SXTH	R6, R11
0x1DD8	0x4663    MOV	R3, R12
0x1DDA	0xE7FF    B	L___Lib_Sprintf__doprntf259
L___Lib_Sprintf__doprntf395:
;__Lib_Sprintf.c, 673 :: 		
;__Lib_Sprintf.c, 676 :: 		
L___Lib_Sprintf__doprntf259:
;__Lib_Sprintf.c, 677 :: 		
; pb start address is: 12 (R3)
; ccnt start address is: 40 (R10)
; width start address is: 24 (R6)
; prec start address is: 16 (R4)
; flag start address is: 8 (R2)
; f start address is: 4 (R1)
; ap start address is: 0 (R0)
0x1DDC	0xFA0FF986  SXTH	R9, R6
; ccnt end address is: 40 (R10)
; pb end address is: 12 (R3)
0x1DE0	0xFA1FF882  UXTH	R8, R2
0x1DE4	0x4602    MOV	R2, R0
0x1DE6	0xB220    SXTH	R0, R4
0x1DE8	0x461C    MOV	R4, R3
0x1DEA	0x460F    MOV	R7, R1
0x1DEC	0xFA0FF18A  SXTH	R1, R10
0x1DF0	0xE06E    B	L___Lib_Sprintf__doprntf263
L___Lib_Sprintf__doprntf249:
;__Lib_Sprintf.c, 679 :: 		
; ccnt start address is: 20 (R5)
; pb start address is: 28 (R7)
0x1DF2	0xB1A6    CBZ	R6, L___Lib_Sprintf__doprntf397
0x1DF4	0xF0020308  AND	R3, R2, #8
0x1DF8	0xB29B    UXTH	R3, R3
0x1DFA	0xB98B    CBNZ	R3, L___Lib_Sprintf__doprntf398
L___Lib_Sprintf__doprntf299:
;__Lib_Sprintf.c, 680 :: 		
0x1DFC	0xE001    B	L___Lib_Sprintf__doprntf267
; width end address is: 24 (R6)
L___Lib_Sprintf__doprntf396:
;__Lib_Sprintf.c, 682 :: 		
0x1DFE	0xFA0FF688  SXTH	R6, R8
;__Lib_Sprintf.c, 680 :: 		
L___Lib_Sprintf__doprntf267:
;__Lib_Sprintf.c, 681 :: 		
; width start address is: 24 (R6)
; width start address is: 32 (R8)
; prec start address is: 16 (R4)
; prec end address is: 16 (R4)
; flag start address is: 8 (R2)
; flag end address is: 8 (R2)
; f start address is: 4 (R1)
; f end address is: 4 (R1)
; pb start address is: 28 (R7)
; ap start address is: 0 (R0)
; ap end address is: 0 (R0)
; ccnt start address is: 20 (R5)
0x1E02	0x2320    MOVS	R3, #32
0x1E04	0x703B    STRB	R3, [R7, #0]
0x1E06	0x1C7F    ADDS	R7, R7, #1
; pb end address is: 28 (R7)
0x1E08	0x1C6D    ADDS	R5, R5, #1
0x1E0A	0xB22D    SXTH	R5, R5
; ccnt end address is: 20 (R5)
;__Lib_Sprintf.c, 682 :: 		
0x1E0C	0x1E73    SUBS	R3, R6, #1
0x1E0E	0xB21B    SXTH	R3, R3
; width end address is: 24 (R6)
; width start address is: 32 (R8)
0x1E10	0xFA0FF883  SXTH	R8, R3
; width end address is: 32 (R8)
0x1E14	0x2B00    CMP	R3, #0
0x1E16	0xD1F2    BNE	L___Lib_Sprintf__doprntf396
; width end address is: 32 (R8)
; prec end address is: 16 (R4)
; flag end address is: 8 (R2)
; ap end address is: 0 (R0)
; pb end address is: 28 (R7)
; ccnt end address is: 20 (R5)
; f end address is: 4 (R1)
0x1E18	0xFA0FF688  SXTH	R6, R8
;__Lib_Sprintf.c, 679 :: 		
0x1E1C	0xE7FF    B	L___Lib_Sprintf__doprntf351
L___Lib_Sprintf__doprntf397:
L___Lib_Sprintf__doprntf351:
; width start address is: 24 (R6)
; prec start address is: 16 (R4)
; flag start address is: 8 (R2)
; f start address is: 4 (R1)
; pb start address is: 28 (R7)
; ap start address is: 0 (R0)
; ccnt start address is: 20 (R5)
; width end address is: 24 (R6)
; prec end address is: 16 (R4)
; flag end address is: 8 (R2)
; ap end address is: 0 (R0)
; pb end address is: 28 (R7)
; ccnt end address is: 20 (R5)
; f end address is: 4 (R1)
0x1E1E	0xE7FF    B	L___Lib_Sprintf__doprntf350
L___Lib_Sprintf__doprntf398:
L___Lib_Sprintf__doprntf350:
;__Lib_Sprintf.c, 683 :: 		
; width start address is: 24 (R6)
; prec start address is: 16 (R4)
; flag start address is: 8 (R2)
; f start address is: 4 (R1)
; pb start address is: 28 (R7)
; ap start address is: 0 (R0)
; ccnt start address is: 20 (R5)
0x1E20	0xF0020302  AND	R3, R2, #2
0x1E24	0xB29B    UXTH	R3, R3
0x1E26	0xB18B    CBZ	R3, L___Lib_Sprintf__doprntf270
;__Lib_Sprintf.c, 684 :: 		
0x1E28	0xF0020301  AND	R3, R2, #1
0x1E2C	0xB29B    UXTH	R3, R3
0x1E2E	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf271
0x1E30	0x232D    MOVS	R3, #45
0x1E32	0xF88D3012  STRB	R3, [SP, #18]
0x1E36	0xE002    B	L___Lib_Sprintf__doprntf272
L___Lib_Sprintf__doprntf271:
0x1E38	0x232B    MOVS	R3, #43
0x1E3A	0xF88D3012  STRB	R3, [SP, #18]
L___Lib_Sprintf__doprntf272:
0x1E3E	0xF89D3012  LDRB	R3, [SP, #18]
0x1E42	0x703B    STRB	R3, [R7, #0]
0x1E44	0x1C7F    ADDS	R7, R7, #1
0x1E46	0x1C6D    ADDS	R5, R5, #1
0x1E48	0xB22D    SXTH	R5, R5
0x1E4A	0xE009    B	L___Lib_Sprintf__doprntf273
L___Lib_Sprintf__doprntf270:
;__Lib_Sprintf.c, 686 :: 		
0x1E4C	0xF0020301  AND	R3, R2, #1
0x1E50	0xB29B    UXTH	R3, R3
0x1E52	0xB12B    CBZ	R3, L___Lib_Sprintf__doprntf399
;__Lib_Sprintf.c, 687 :: 		
0x1E54	0x2320    MOVS	R3, #32
0x1E56	0x703B    STRB	R3, [R7, #0]
0x1E58	0x1C7F    ADDS	R7, R7, #1
0x1E5A	0x1C6D    ADDS	R5, R5, #1
0x1E5C	0xB22D    SXTH	R5, R5
; pb end address is: 28 (R7)
; ccnt end address is: 20 (R5)
0x1E5E	0xE7FF    B	L___Lib_Sprintf__doprntf274
L___Lib_Sprintf__doprntf399:
;__Lib_Sprintf.c, 686 :: 		
;__Lib_Sprintf.c, 687 :: 		
L___Lib_Sprintf__doprntf274:
; ccnt start address is: 20 (R5)
; pb start address is: 28 (R7)
; pb end address is: 28 (R7)
; ccnt end address is: 20 (R5)
L___Lib_Sprintf__doprntf273:
;__Lib_Sprintf.c, 688 :: 		
; pb start address is: 28 (R7)
; ccnt start address is: 20 (R5)
0x1E60	0xF402630C  AND	R3, R2, #2240
0x1E64	0xB29B    UXTH	R3, R3
0x1E66	0xF5B36F04  CMP	R3, #2112
0x1E6A	0xD106    BNE	L___Lib_Sprintf__doprntf275
;__Lib_Sprintf.c, 689 :: 		
0x1E6C	0x2330    MOVS	R3, #48
0x1E6E	0x703B    STRB	R3, [R7, #0]
0x1E70	0x1C7F    ADDS	R7, R7, #1
0x1E72	0x1C6B    ADDS	R3, R5, #1
0x1E74	0xB21B    SXTH	R3, R3
; ccnt end address is: 20 (R5)
; ccnt start address is: 12 (R3)
; ccnt end address is: 12 (R3)
0x1E76	0x463D    MOV	R5, R7
0x1E78	0xE021    B	L___Lib_Sprintf__doprntf276
L___Lib_Sprintf__doprntf275:
;__Lib_Sprintf.c, 691 :: 		
; ccnt start address is: 20 (R5)
0x1E7A	0xF402630C  AND	R3, R2, #2240
0x1E7E	0xB29B    UXTH	R3, R3
0x1E80	0xF5B36F08  CMP	R3, #2176
0x1E84	0xD117    BNE	L___Lib_Sprintf__doprntf400
;__Lib_Sprintf.c, 692 :: 		
0x1E86	0x2330    MOVS	R3, #48
0x1E88	0x703B    STRB	R3, [R7, #0]
0x1E8A	0x1C7F    ADDS	R7, R7, #1
0x1E8C	0x1C6D    ADDS	R5, R5, #1
0x1E8E	0xB22D    SXTH	R5, R5
;__Lib_Sprintf.c, 693 :: 		
0x1E90	0xF0020320  AND	R3, R2, #32
0x1E94	0xB29B    UXTH	R3, R3
0x1E96	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf278
0x1E98	0x2358    MOVS	R3, #88
0x1E9A	0xF88D3013  STRB	R3, [SP, #19]
0x1E9E	0xE002    B	L___Lib_Sprintf__doprntf279
L___Lib_Sprintf__doprntf278:
0x1EA0	0x2378    MOVS	R3, #120
0x1EA2	0xF88D3013  STRB	R3, [SP, #19]
L___Lib_Sprintf__doprntf279:
0x1EA6	0xF89D3013  LDRB	R3, [SP, #19]
0x1EAA	0x703B    STRB	R3, [R7, #0]
0x1EAC	0x1C7F    ADDS	R7, R7, #1
0x1EAE	0x1C6D    ADDS	R5, R5, #1
0x1EB0	0xB22D    SXTH	R5, R5
; pb end address is: 28 (R7)
; ccnt end address is: 20 (R5)
0x1EB2	0x463B    MOV	R3, R7
;__Lib_Sprintf.c, 694 :: 		
0x1EB4	0xE000    B	L___Lib_Sprintf__doprntf277
L___Lib_Sprintf__doprntf400:
;__Lib_Sprintf.c, 691 :: 		
0x1EB6	0x463B    MOV	R3, R7
;__Lib_Sprintf.c, 694 :: 		
L___Lib_Sprintf__doprntf277:
; ccnt start address is: 20 (R5)
; pb start address is: 12 (R3)
0x1EB8	0x9301    STR	R3, [SP, #4]
; ccnt end address is: 20 (R5)
; pb end address is: 12 (R3)
0x1EBA	0xB22B    SXTH	R3, R5
0x1EBC	0x9D01    LDR	R5, [SP, #4]
L___Lib_Sprintf__doprntf276:
;__Lib_Sprintf.c, 695 :: 		
; pb start address is: 20 (R5)
; ccnt start address is: 12 (R3)
0x1EBE	0xFA0FF986  SXTH	R9, R6
; width end address is: 24 (R6)
; prec end address is: 16 (R4)
; flag end address is: 8 (R2)
; ap end address is: 0 (R0)
; pb end address is: 20 (R5)
; ccnt end address is: 12 (R3)
; f end address is: 4 (R1)
0x1EC2	0xFA1FF882  UXTH	R8, R2
0x1EC6	0x4602    MOV	R2, R0
0x1EC8	0xB220    SXTH	R0, R4
0x1ECA	0x462C    MOV	R4, R5
0x1ECC	0x460F    MOV	R7, R1
0x1ECE	0xB219    SXTH	R1, R3
L___Lib_Sprintf__doprntf263:
;__Lib_Sprintf.c, 696 :: 		
; ccnt start address is: 4 (R1)
; pb start address is: 16 (R4)
; ap start address is: 8 (R2)
; f start address is: 28 (R7)
; flag start address is: 32 (R8)
; prec start address is: 0 (R0)
; width start address is: 36 (R9)
; prec end address is: 0 (R0)
; pb end address is: 16 (R4)
; ccnt end address is: 4 (R1)
; flag end address is: 32 (R8)
; width end address is: 36 (R9)
; ap end address is: 8 (R2)
; f end address is: 28 (R7)
L___Lib_Sprintf__doprntf280:
; width start address is: 36 (R9)
; prec start address is: 0 (R0)
; flag start address is: 32 (R8)
; f start address is: 28 (R7)
; ap start address is: 8 (R2)
; pb start address is: 16 (R4)
; ccnt start address is: 4 (R1)
0x1ED0	0xF89D3014  LDRB	R3, [SP, #20]
0x1ED4	0x4298    CMP	R0, R3
0x1ED6	0xDD05    BLE	L___Lib_Sprintf__doprntf281
;__Lib_Sprintf.c, 697 :: 		
0x1ED8	0x2330    MOVS	R3, #48
0x1EDA	0x7023    STRB	R3, [R4, #0]
0x1EDC	0x1C64    ADDS	R4, R4, #1
0x1EDE	0x1C49    ADDS	R1, R1, #1
0x1EE0	0xB209    SXTH	R1, R1
0x1EE2	0xE7F5    B	L___Lib_Sprintf__doprntf280
L___Lib_Sprintf__doprntf281:
;__Lib_Sprintf.c, 698 :: 		
; pb end address is: 16 (R4)
; ccnt end address is: 4 (R1)
; flag end address is: 32 (R8)
; width end address is: 36 (R9)
; ap end address is: 8 (R2)
; f end address is: 28 (R7)
0x1EE4	0xB205    SXTH	R5, R0
0x1EE6	0xB208    SXTH	R0, R1
0x1EE8	0x4621    MOV	R1, R4
L___Lib_Sprintf__doprntf282:
; prec end address is: 0 (R0)
; ccnt start address is: 0 (R0)
; prec start address is: 40 (R10)
; pb start address is: 4 (R1)
; ap start address is: 8 (R2)
; f start address is: 28 (R7)
; flag start address is: 32 (R8)
; prec start address is: 20 (R5)
; width start address is: 36 (R9)
0x1EEA	0xB22C    SXTH	R4, R5
0x1EEC	0x1E6B    SUBS	R3, R5, #1
; prec end address is: 20 (R5)
; prec start address is: 40 (R10)
0x1EEE	0xFA0FFA83  SXTH	R10, R3
; prec end address is: 40 (R10)
0x1EF2	0x2C00    CMP	R4, #0
0x1EF4	0xF0008063  BEQ	L___Lib_Sprintf__doprntf283
; prec end address is: 40 (R10)
;__Lib_Sprintf.c, 699 :: 		
; prec start address is: 40 (R10)
0x1EF8	0xF00803C0  AND	R3, R8, #192
0x1EFC	0xB2DE    UXTB	R6, R3
0x1EFE	0xE042    B	L___Lib_Sprintf__doprntf284
;__Lib_Sprintf.c, 700 :: 		
L___Lib_Sprintf__doprntf286:
;__Lib_Sprintf.c, 701 :: 		
L___Lib_Sprintf__doprntf287:
;__Lib_Sprintf.c, 702 :: 		
0x1F00	0xEA4F048A  LSL	R4, R10, #2
0x1F04	0x4B22    LDR	R3, [PC, #136]
0x1F06	0x191B    ADDS	R3, R3, R4
0x1F08	0x681C    LDR	R4, [R3, #0]
0x1F0A	0x9B08    LDR	R3, [SP, #32]
0x1F0C	0xFBB3F5F4  UDIV	R5, R3, R4
0x1F10	0x240A    MOVS	R4, #10
0x1F12	0xFBB5F3F4  UDIV	R3, R5, R4
0x1F16	0xFB045313  MLS	R3, R4, R3, R5
0x1F1A	0x3330    ADDS	R3, #48
0x1F1C	0xF88D3014  STRB	R3, [SP, #20]
;__Lib_Sprintf.c, 703 :: 		
0x1F20	0xE044    B	L___Lib_Sprintf__doprntf285
;__Lib_Sprintf.c, 705 :: 		
L___Lib_Sprintf__doprntf288:
;__Lib_Sprintf.c, 706 :: 		
0x1F22	0xF0080320  AND	R3, R8, #32
0x1F26	0xB29B    UXTH	R3, R3
0x1F28	0xB17B    CBZ	R3, L___Lib_Sprintf__doprntf289
;__Lib_Sprintf.c, 707 :: 		
0x1F2A	0xEA4F048A  LSL	R4, R10, #2
0x1F2E	0x4B19    LDR	R3, [PC, #100]
0x1F30	0x191B    ADDS	R3, R3, R4
0x1F32	0x681C    LDR	R4, [R3, #0]
0x1F34	0x9B08    LDR	R3, [SP, #32]
0x1F36	0xFBB3F3F4  UDIV	R3, R3, R4
0x1F3A	0xF003040F  AND	R4, R3, #15
0x1F3E	0x4B17    LDR	R3, [PC, #92]
0x1F40	0x191B    ADDS	R3, R3, R4
0x1F42	0x781B    LDRB	R3, [R3, #0]
0x1F44	0xF88D3014  STRB	R3, [SP, #20]
0x1F48	0xE00E    B	L___Lib_Sprintf__doprntf290
L___Lib_Sprintf__doprntf289:
;__Lib_Sprintf.c, 709 :: 		
0x1F4A	0xEA4F048A  LSL	R4, R10, #2
0x1F4E	0x4B11    LDR	R3, [PC, #68]
0x1F50	0x191B    ADDS	R3, R3, R4
0x1F52	0x681C    LDR	R4, [R3, #0]
0x1F54	0x9B08    LDR	R3, [SP, #32]
0x1F56	0xFBB3F3F4  UDIV	R3, R3, R4
0x1F5A	0xF003040F  AND	R4, R3, #15
0x1F5E	0x4B10    LDR	R3, [PC, #64]
0x1F60	0x191B    ADDS	R3, R3, R4
0x1F62	0x781B    LDRB	R3, [R3, #0]
0x1F64	0xF88D3014  STRB	R3, [SP, #20]
L___Lib_Sprintf__doprntf290:
;__Lib_Sprintf.c, 710 :: 		
0x1F68	0xE020    B	L___Lib_Sprintf__doprntf285
;__Lib_Sprintf.c, 712 :: 		
L___Lib_Sprintf__doprntf291:
;__Lib_Sprintf.c, 713 :: 		
0x1F6A	0xEA4F048A  LSL	R4, R10, #2
0x1F6E	0x4B0A    LDR	R3, [PC, #40]
0x1F70	0x191B    ADDS	R3, R3, R4
0x1F72	0x681C    LDR	R4, [R3, #0]
0x1F74	0x9B08    LDR	R3, [SP, #32]
0x1F76	0xFBB3F3F4  UDIV	R3, R3, R4
0x1F7A	0xF0030307  AND	R3, R3, #7
0x1F7E	0x3330    ADDS	R3, #48
0x1F80	0xF88D3014  STRB	R3, [SP, #20]
;__Lib_Sprintf.c, 714 :: 		
0x1F84	0xE012    B	L___Lib_Sprintf__doprntf285
;__Lib_Sprintf.c, 715 :: 		
L___Lib_Sprintf__doprntf284:
0x1F86	0x2E00    CMP	R6, #0
0x1F88	0xD0BA    BEQ	L___Lib_Sprintf__doprntf286
0x1F8A	0x2EC0    CMP	R6, #192
0x1F8C	0xD0B8    BEQ	L___Lib_Sprintf__doprntf287
0x1F8E	0xE009    B	#18
0x1F90	0x40580000  	__Lib_Sprintf_dpowers+0
0x1F94	0x40CC0000  	__Lib_Sprintf_hexpowers+0
0x1F98	0x40280000  	__Lib_Sprintf_octpowers+0
0x1F9C	0x40FD0000  	__Lib_Sprintf_hexb+0
0x1FA0	0x40EC0000  	__Lib_Sprintf_hexs+0
0x1FA4	0x2E80    CMP	R6, #128
0x1FA6	0xD0BC    BEQ	L___Lib_Sprintf__doprntf288
0x1FA8	0x2E40    CMP	R6, #64
0x1FAA	0xD0DE    BEQ	L___Lib_Sprintf__doprntf291
L___Lib_Sprintf__doprntf285:
;__Lib_Sprintf.c, 716 :: 		
0x1FAC	0xF89D3014  LDRB	R3, [SP, #20]
0x1FB0	0x700B    STRB	R3, [R1, #0]
0x1FB2	0x1C49    ADDS	R1, R1, #1
0x1FB4	0x1C40    ADDS	R0, R0, #1
0x1FB6	0xB200    SXTH	R0, R0
;__Lib_Sprintf.c, 717 :: 		
; prec end address is: 40 (R10)
0x1FB8	0xFA0FF58A  SXTH	R5, R10
0x1FBC	0xE795    B	L___Lib_Sprintf__doprntf282
L___Lib_Sprintf__doprntf283:
;__Lib_Sprintf.c, 718 :: 		
0x1FBE	0xF0080308  AND	R3, R8, #8
0x1FC2	0xB29B    UXTH	R3, R3
; flag end address is: 32 (R8)
0x1FC4	0xB193    CBZ	R3, L___Lib_Sprintf__doprntf402
0x1FC6	0xF1B90F00  CMP	R9, #0
0x1FCA	0xDD14    BLE	L___Lib_Sprintf__doprntf403
L___Lib_Sprintf__doprntf298:
;__Lib_Sprintf.c, 719 :: 		
; f end address is: 28 (R7)
0x1FCC	0x463D    MOV	R5, R7
0x1FCE	0xFA0FF489  SXTH	R4, R9
0x1FD2	0xE7FF    B	L___Lib_Sprintf__doprntf295
; width end address is: 36 (R9)
L___Lib_Sprintf__doprntf401:
;__Lib_Sprintf.c, 721 :: 		
;__Lib_Sprintf.c, 719 :: 		
L___Lib_Sprintf__doprntf295:
;__Lib_Sprintf.c, 720 :: 		
; width start address is: 16 (R4)
; f start address is: 20 (R5)
; width start address is: 16 (R4)
; f start address is: 20 (R5)
; f end address is: 20 (R5)
; ap start address is: 8 (R2)
; ap end address is: 8 (R2)
; pb start address is: 4 (R1)
; ccnt start address is: 0 (R0)
0x1FD4	0x2320    MOVS	R3, #32
0x1FD6	0x700B    STRB	R3, [R1, #0]
0x1FD8	0x1C49    ADDS	R1, R1, #1
; pb end address is: 4 (R1)
0x1FDA	0x1C40    ADDS	R0, R0, #1
0x1FDC	0xB200    SXTH	R0, R0
; ccnt end address is: 0 (R0)
;__Lib_Sprintf.c, 721 :: 		
0x1FDE	0x1E63    SUBS	R3, R4, #1
0x1FE0	0xB21B    SXTH	R3, R3
0x1FE2	0xB21C    SXTH	R4, R3
; width end address is: 16 (R4)
0x1FE4	0x2B00    CMP	R3, #0
0x1FE6	0xD1F5    BNE	L___Lib_Sprintf__doprntf401
; f end address is: 20 (R5)
; width end address is: 16 (R4)
; ap end address is: 8 (R2)
; pb end address is: 4 (R1)
; ccnt end address is: 0 (R0)
0x1FE8	0x462B    MOV	R3, R5
;__Lib_Sprintf.c, 718 :: 		
0x1FEA	0xE000    B	L___Lib_Sprintf__doprntf353
L___Lib_Sprintf__doprntf402:
0x1FEC	0x463B    MOV	R3, R7
L___Lib_Sprintf__doprntf353:
; f start address is: 12 (R3)
; ap start address is: 8 (R2)
; pb start address is: 4 (R1)
; ccnt start address is: 0 (R0)
0x1FEE	0xB206    SXTH	R6, R0
; ap end address is: 8 (R2)
; pb end address is: 4 (R1)
; ccnt end address is: 0 (R0)
; f end address is: 12 (R3)
0x1FF0	0x4615    MOV	R5, R2
0x1FF2	0x460A    MOV	R2, R1
0x1FF4	0xE003    B	L___Lib_Sprintf__doprntf352
L___Lib_Sprintf__doprntf403:
0x1FF6	0x463B    MOV	R3, R7
0x1FF8	0x4615    MOV	R5, R2
0x1FFA	0x460A    MOV	R2, R1
0x1FFC	0xB206    SXTH	R6, R0
L___Lib_Sprintf__doprntf352:
;__Lib_Sprintf.c, 722 :: 		
; f start address is: 12 (R3)
; ap start address is: 20 (R5)
; pb start address is: 8 (R2)
; ccnt start address is: 24 (R6)
; f end address is: 12 (R3)
; ap end address is: 20 (R5)
; pb end address is: 8 (R2)
0x1FFE	0x4618    MOV	R0, R3
0x2000	0xF7FEBE0F  B	L___Lib_Sprintf__doprntf10
L___Lib_Sprintf__doprntf11:
;__Lib_Sprintf.c, 723 :: 		
0x2004	0xB230    SXTH	R0, R6
; ccnt end address is: 24 (R6)
;__Lib_Sprintf.c, 725 :: 		
L_end__doprntf:
0x2006	0xF8DDE000  LDR	LR, [SP, #0]
0x200A	0xB00B    ADD	SP, SP, #44
0x200C	0x4770    BX	LR
; end of __Lib_Sprintf__doprntf
_isdigit:
;__Lib_CType.c, 23 :: 		
; character start address is: 0 (R0)
0x08D8	0xB081    SUB	SP, SP, #4
; character end address is: 0 (R0)
; character start address is: 0 (R0)
;__Lib_CType.c, 24 :: 		
0x08DA	0x2839    CMP	R0, #57
0x08DC	0xD803    BHI	L_isdigit9
0x08DE	0x2830    CMP	R0, #48
0x08E0	0xD301    BCC	L_isdigit9
; character end address is: 0 (R0)
0x08E2	0x2101    MOVS	R1, #1
0x08E4	0xE000    B	L_isdigit8
L_isdigit9:
0x08E6	0x2100    MOVS	R1, #0
L_isdigit8:
0x08E8	0xB2C8    UXTB	R0, R1
;__Lib_CType.c, 25 :: 		
L_end_isdigit:
0x08EA	0xB001    ADD	SP, SP, #4
0x08EC	0x4770    BX	LR
; end of _isdigit
__Lib_Sprintf_scale:
;__Lib_Sprintf.c, 145 :: 		
; scl start address is: 0 (R0)
0x076C	0xB081    SUB	SP, SP, #4
; scl end address is: 0 (R0)
; scl start address is: 0 (R0)
;__Lib_Sprintf.c, 146 :: 		
0x076E	0x2800    CMP	R0, #0
0x0770	0xDA57    BGE	L___Lib_Sprintf_scale3
;__Lib_Sprintf.c, 147 :: 		
0x0772	0x4241    RSBS	R1, R0, #0
0x0774	0xB248    SXTB	R0, R1
;__Lib_Sprintf.c, 148 :: 		
0x0776	0xB249    SXTB	R1, R1
0x0778	0x296E    CMP	R1, #110
0x077A	0xDB2F    BLT	L___Lib_Sprintf_scale4
;__Lib_Sprintf.c, 149 :: 		
0x077C	0x2164    MOVS	R1, #100
0x077E	0xB249    SXTB	R1, R1
0x0780	0xFB90F1F1  SDIV	R1, R0, R1
0x0784	0xB249    SXTB	R1, R1
0x0786	0x3112    ADDS	R1, #18
0x0788	0xB209    SXTH	R1, R1
0x078A	0x008A    LSLS	R2, R1, #2
0x078C	0x4950    LDR	R1, [PC, #320]
0x078E	0x1889    ADDS	R1, R1, R2
0x0790	0xED510A00  VLDR.32	S1, [R1, #0]
0x0794	0x2164    MOVS	R1, #100
0x0796	0xB249    SXTB	R1, R1
0x0798	0xFB90F2F1  SDIV	R2, R0, R1
0x079C	0xFB010212  MLS	R2, R1, R2, R0
0x07A0	0xB252    SXTB	R2, R2
0x07A2	0x210A    MOVS	R1, #10
0x07A4	0xB249    SXTB	R1, R1
0x07A6	0xFB92F1F1  SDIV	R1, R2, R1
0x07AA	0xB249    SXTB	R1, R1
0x07AC	0x3109    ADDS	R1, #9
0x07AE	0xB209    SXTH	R1, R1
0x07B0	0x008A    LSLS	R2, R1, #2
0x07B2	0x4947    LDR	R1, [PC, #284]
0x07B4	0x1889    ADDS	R1, R1, R2
0x07B6	0xED110A00  VLDR.32	S0, [R1, #0]
0x07BA	0xEE600A80  VMUL.F32	S1, S1, S0
0x07BE	0x220A    MOVS	R2, #10
0x07C0	0xB252    SXTB	R2, R2
0x07C2	0xFB90F1F2  SDIV	R1, R0, R2
0x07C6	0xFB020111  MLS	R1, R2, R1, R0
0x07CA	0xB249    SXTB	R1, R1
; scl end address is: 0 (R0)
0x07CC	0x008A    LSLS	R2, R1, #2
0x07CE	0x4940    LDR	R1, [PC, #256]
0x07D0	0x1889    ADDS	R1, R1, R2
0x07D2	0xED110A00  VLDR.32	S0, [R1, #0]
0x07D6	0xEE200A80  VMUL.F32	S0, S1, S0
0x07DA	0xE076    B	L_end_scale
L___Lib_Sprintf_scale4:
;__Lib_Sprintf.c, 151 :: 		
; scl start address is: 0 (R0)
0x07DC	0x280A    CMP	R0, #10
0x07DE	0xDD1A    BLE	L___Lib_Sprintf_scale6
;__Lib_Sprintf.c, 152 :: 		
0x07E0	0x210A    MOVS	R1, #10
0x07E2	0xB249    SXTB	R1, R1
0x07E4	0xFB90F1F1  SDIV	R1, R0, R1
0x07E8	0xB249    SXTB	R1, R1
0x07EA	0x3109    ADDS	R1, #9
0x07EC	0xB209    SXTH	R1, R1
0x07EE	0x008A    LSLS	R2, R1, #2
0x07F0	0x4937    LDR	R1, [PC, #220]
0x07F2	0x1889    ADDS	R1, R1, R2
0x07F4	0xED510A00  VLDR.32	S1, [R1, #0]
0x07F8	0x220A    MOVS	R2, #10
0x07FA	0xB252    SXTB	R2, R2
0x07FC	0xFB90F1F2  SDIV	R1, R0, R2
0x0800	0xFB020111  MLS	R1, R2, R1, R0
0x0804	0xB249    SXTB	R1, R1
; scl end address is: 0 (R0)
0x0806	0x008A    LSLS	R2, R1, #2
0x0808	0x4931    LDR	R1, [PC, #196]
0x080A	0x1889    ADDS	R1, R1, R2
0x080C	0xED110A00  VLDR.32	S0, [R1, #0]
0x0810	0xEE200A80  VMUL.F32	S0, S1, S0
0x0814	0xE059    B	L_end_scale
L___Lib_Sprintf_scale6:
;__Lib_Sprintf.c, 153 :: 		
; scl start address is: 0 (R0)
0x0816	0x0082    LSLS	R2, R0, #2
; scl end address is: 0 (R0)
0x0818	0x492D    LDR	R1, [PC, #180]
0x081A	0x1889    ADDS	R1, R1, R2
0x081C	0xED110A00  VLDR.32	S0, [R1, #0]
0x0820	0xE053    B	L_end_scale
;__Lib_Sprintf.c, 154 :: 		
L___Lib_Sprintf_scale3:
;__Lib_Sprintf.c, 155 :: 		
; scl start address is: 0 (R0)
0x0822	0x286E    CMP	R0, #110
0x0824	0xDB2F    BLT	L___Lib_Sprintf_scale7
;__Lib_Sprintf.c, 156 :: 		
0x0826	0x2164    MOVS	R1, #100
0x0828	0xB249    SXTB	R1, R1
0x082A	0xFB90F1F1  SDIV	R1, R0, R1
0x082E	0xB249    SXTB	R1, R1
0x0830	0x3112    ADDS	R1, #18
0x0832	0xB209    SXTH	R1, R1
0x0834	0x008A    LSLS	R2, R1, #2
0x0836	0x4927    LDR	R1, [PC, #156]
0x0838	0x1889    ADDS	R1, R1, R2
0x083A	0xED510A00  VLDR.32	S1, [R1, #0]
0x083E	0x2164    MOVS	R1, #100
0x0840	0xB249    SXTB	R1, R1
0x0842	0xFB90F2F1  SDIV	R2, R0, R1
0x0846	0xFB010212  MLS	R2, R1, R2, R0
0x084A	0xB252    SXTB	R2, R2
0x084C	0x210A    MOVS	R1, #10
0x084E	0xB249    SXTB	R1, R1
0x0850	0xFB92F1F1  SDIV	R1, R2, R1
0x0854	0xB249    SXTB	R1, R1
0x0856	0x3109    ADDS	R1, #9
0x0858	0xB209    SXTH	R1, R1
0x085A	0x008A    LSLS	R2, R1, #2
0x085C	0x491D    LDR	R1, [PC, #116]
0x085E	0x1889    ADDS	R1, R1, R2
0x0860	0xED110A00  VLDR.32	S0, [R1, #0]
0x0864	0xEE600A80  VMUL.F32	S1, S1, S0
0x0868	0x220A    MOVS	R2, #10
0x086A	0xB252    SXTB	R2, R2
0x086C	0xFB90F1F2  SDIV	R1, R0, R2
0x0870	0xFB020111  MLS	R1, R2, R1, R0
0x0874	0xB249    SXTB	R1, R1
; scl end address is: 0 (R0)
0x0876	0x008A    LSLS	R2, R1, #2
0x0878	0x4916    LDR	R1, [PC, #88]
0x087A	0x1889    ADDS	R1, R1, R2
0x087C	0xED110A00  VLDR.32	S0, [R1, #0]
0x0880	0xEE200A80  VMUL.F32	S0, S1, S0
0x0884	0xE021    B	L_end_scale
L___Lib_Sprintf_scale7:
;__Lib_Sprintf.c, 158 :: 		
; scl start address is: 0 (R0)
0x0886	0x280A    CMP	R0, #10
0x0888	0xDD1A    BLE	L___Lib_Sprintf_scale9
;__Lib_Sprintf.c, 159 :: 		
0x088A	0x210A    MOVS	R1, #10
0x088C	0xB249    SXTB	R1, R1
0x088E	0xFB90F1F1  SDIV	R1, R0, R1
0x0892	0xB249    SXTB	R1, R1
0x0894	0x3109    ADDS	R1, #9
0x0896	0xB209    SXTH	R1, R1
0x0898	0x008A    LSLS	R2, R1, #2
0x089A	0x490E    LDR	R1, [PC, #56]
0x089C	0x1889    ADDS	R1, R1, R2
0x089E	0xED510A00  VLDR.32	S1, [R1, #0]
0x08A2	0x220A    MOVS	R2, #10
0x08A4	0xB252    SXTB	R2, R2
0x08A6	0xFB90F1F2  SDIV	R1, R0, R2
0x08AA	0xFB020111  MLS	R1, R2, R1, R0
0x08AE	0xB249    SXTB	R1, R1
; scl end address is: 0 (R0)
0x08B0	0x008A    LSLS	R2, R1, #2
0x08B2	0x4908    LDR	R1, [PC, #32]
0x08B4	0x1889    ADDS	R1, R1, R2
0x08B6	0xED110A00  VLDR.32	S0, [R1, #0]
0x08BA	0xEE200A80  VMUL.F32	S0, S1, S0
0x08BE	0xE004    B	L_end_scale
L___Lib_Sprintf_scale9:
;__Lib_Sprintf.c, 160 :: 		
; scl start address is: 0 (R0)
0x08C0	0x0082    LSLS	R2, R0, #2
; scl end address is: 0 (R0)
0x08C2	0x4904    LDR	R1, [PC, #16]
0x08C4	0x1889    ADDS	R1, R1, R2
0x08C6	0xED110A00  VLDR.32	S0, [R1, #0]
;__Lib_Sprintf.c, 161 :: 		
L_end_scale:
0x08CA	0xB001    ADD	SP, SP, #4
0x08CC	0x4770    BX	LR
0x08CE	0xBF00    NOP
0x08D0	0x3FF40000  	__Lib_Sprintf__npowers_+0
0x08D4	0x3FC00000  	__Lib_Sprintf__powers_+0
; end of __Lib_Sprintf_scale
__Lib_Sprintf_fround:
;__Lib_Sprintf.c, 132 :: 		
; prec start address is: 0 (R0)
0x0688	0xB081    SUB	SP, SP, #4
; prec end address is: 0 (R0)
; prec start address is: 0 (R0)
;__Lib_Sprintf.c, 134 :: 		
0x068A	0x286E    CMP	R0, #110
0x068C	0xD32F    BCC	L___Lib_Sprintf_fround0
;__Lib_Sprintf.c, 135 :: 		
0x068E	0x2164    MOVS	R1, #100
0x0690	0xFBB0F1F1  UDIV	R1, R0, R1
0x0694	0xB2C9    UXTB	R1, R1
0x0696	0x3112    ADDS	R1, #18
0x0698	0xB209    SXTH	R1, R1
0x069A	0x008A    LSLS	R2, R1, #2
0x069C	0x4929    LDR	R1, [PC, #164]
0x069E	0x1889    ADDS	R1, R1, R2
0x06A0	0xED510A00  VLDR.32	S1, [R1, #0]
0x06A4	0xEEB60A00  VMOV.F32	S0, #0.5
0x06A8	0xEE600A20  VMUL.F32	S1, S0, S1
0x06AC	0x2164    MOVS	R1, #100
0x06AE	0xFBB0F2F1  UDIV	R2, R0, R1
0x06B2	0xFB010212  MLS	R2, R1, R2, R0
0x06B6	0xB2D2    UXTB	R2, R2
0x06B8	0x210A    MOVS	R1, #10
0x06BA	0xFBB2F1F1  UDIV	R1, R2, R1
0x06BE	0xB2C9    UXTB	R1, R1
0x06C0	0x3109    ADDS	R1, #9
0x06C2	0xB209    SXTH	R1, R1
0x06C4	0x008A    LSLS	R2, R1, #2
0x06C6	0x491F    LDR	R1, [PC, #124]
0x06C8	0x1889    ADDS	R1, R1, R2
0x06CA	0xED110A00  VLDR.32	S0, [R1, #0]
0x06CE	0xEE600A80  VMUL.F32	S1, S1, S0
0x06D2	0x220A    MOVS	R2, #10
0x06D4	0xFBB0F1F2  UDIV	R1, R0, R2
0x06D8	0xFB020111  MLS	R1, R2, R1, R0
0x06DC	0xB2C9    UXTB	R1, R1
; prec end address is: 0 (R0)
0x06DE	0x008A    LSLS	R2, R1, #2
0x06E0	0x4918    LDR	R1, [PC, #96]
0x06E2	0x1889    ADDS	R1, R1, R2
0x06E4	0xED110A00  VLDR.32	S0, [R1, #0]
0x06E8	0xEE200A80  VMUL.F32	S0, S1, S0
0x06EC	0xE027    B	L_end_fround
L___Lib_Sprintf_fround0:
;__Lib_Sprintf.c, 137 :: 		
; prec start address is: 0 (R0)
0x06EE	0x280A    CMP	R0, #10
0x06F0	0xD91C    BLS	L___Lib_Sprintf_fround2
;__Lib_Sprintf.c, 138 :: 		
0x06F2	0x210A    MOVS	R1, #10
0x06F4	0xFBB0F1F1  UDIV	R1, R0, R1
0x06F8	0xB2C9    UXTB	R1, R1
0x06FA	0x3109    ADDS	R1, #9
0x06FC	0xB209    SXTH	R1, R1
0x06FE	0x008A    LSLS	R2, R1, #2
0x0700	0x4910    LDR	R1, [PC, #64]
0x0702	0x1889    ADDS	R1, R1, R2
0x0704	0xED510A00  VLDR.32	S1, [R1, #0]
0x0708	0xEEB60A00  VMOV.F32	S0, #0.5
0x070C	0xEE600A20  VMUL.F32	S1, S0, S1
0x0710	0x220A    MOVS	R2, #10
0x0712	0xFBB0F1F2  UDIV	R1, R0, R2
0x0716	0xFB020111  MLS	R1, R2, R1, R0
0x071A	0xB2C9    UXTB	R1, R1
; prec end address is: 0 (R0)
0x071C	0x008A    LSLS	R2, R1, #2
0x071E	0x4909    LDR	R1, [PC, #36]
0x0720	0x1889    ADDS	R1, R1, R2
0x0722	0xED110A00  VLDR.32	S0, [R1, #0]
0x0726	0xEE200A80  VMUL.F32	S0, S1, S0
0x072A	0xE008    B	L_end_fround
L___Lib_Sprintf_fround2:
;__Lib_Sprintf.c, 139 :: 		
; prec start address is: 0 (R0)
0x072C	0x0082    LSLS	R2, R0, #2
; prec end address is: 0 (R0)
0x072E	0x4905    LDR	R1, [PC, #20]
0x0730	0x1889    ADDS	R1, R1, R2
0x0732	0xED510A00  VLDR.32	S1, [R1, #0]
0x0736	0xEEB60A00  VMOV.F32	S0, #0.5
0x073A	0xEE200A20  VMUL.F32	S0, S0, S1
;__Lib_Sprintf.c, 140 :: 		
L_end_fround:
0x073E	0xB001    ADD	SP, SP, #4
0x0740	0x4770    BX	LR
0x0742	0xBF00    NOP
0x0744	0x3FF40000  	__Lib_Sprintf__npowers_+0
; end of __Lib_Sprintf_fround
_EnableInterrupts:
;__Lib_System_4XX.c, 122 :: 		
0x39A4	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 125 :: 		
0x39A6	0xF3EF8C10  MRS	R12, #16
0x39AA	0x4660    MOV	R0, R12
; result start address is: 0 (R0)
;__Lib_System_4XX.c, 126 :: 		
0x39AC	0xB662    CPSIE	i
;__Lib_System_4XX.c, 128 :: 		
; result end address is: 0 (R0)
;__Lib_System_4XX.c, 129 :: 		
L_end_EnableInterrupts:
0x39AE	0xB001    ADD	SP, SP, #4
0x39B0	0x4770    BX	LR
; end of _EnableInterrupts
;__Lib_GPIO_32F4xx_Defs.c,821 :: __GPIO_MODULE_UART4_PA01 [108]
0x3E44	0x00000800 ;__GPIO_MODULE_UART4_PA01+0
0x3E48	0x00000801 ;__GPIO_MODULE_UART4_PA01+4
0x3E4C	0xFFFFFFFF ;__GPIO_MODULE_UART4_PA01+8
0x3E50	0x00000000 ;__GPIO_MODULE_UART4_PA01+12
0x3E54	0x00000000 ;__GPIO_MODULE_UART4_PA01+16
0x3E58	0x00000000 ;__GPIO_MODULE_UART4_PA01+20
0x3E5C	0x00000000 ;__GPIO_MODULE_UART4_PA01+24
0x3E60	0x00000000 ;__GPIO_MODULE_UART4_PA01+28
0x3E64	0x00000000 ;__GPIO_MODULE_UART4_PA01+32
0x3E68	0x00000000 ;__GPIO_MODULE_UART4_PA01+36
0x3E6C	0x00000000 ;__GPIO_MODULE_UART4_PA01+40
0x3E70	0x00000000 ;__GPIO_MODULE_UART4_PA01+44
0x3E74	0x00000000 ;__GPIO_MODULE_UART4_PA01+48
0x3E78	0x00001018 ;__GPIO_MODULE_UART4_PA01+52
0x3E7C	0x00001018 ;__GPIO_MODULE_UART4_PA01+56
0x3E80	0x00000000 ;__GPIO_MODULE_UART4_PA01+60
0x3E84	0x00000000 ;__GPIO_MODULE_UART4_PA01+64
0x3E88	0x00000000 ;__GPIO_MODULE_UART4_PA01+68
0x3E8C	0x00000000 ;__GPIO_MODULE_UART4_PA01+72
0x3E90	0x00000000 ;__GPIO_MODULE_UART4_PA01+76
0x3E94	0x00000000 ;__GPIO_MODULE_UART4_PA01+80
0x3E98	0x00000000 ;__GPIO_MODULE_UART4_PA01+84
0x3E9C	0x00000000 ;__GPIO_MODULE_UART4_PA01+88
0x3EA0	0x00000000 ;__GPIO_MODULE_UART4_PA01+92
0x3EA4	0x00000000 ;__GPIO_MODULE_UART4_PA01+96
0x3EA8	0x00000000 ;__GPIO_MODULE_UART4_PA01+100
0x3EAC	0x00000000 ;__GPIO_MODULE_UART4_PA01+104
; end of __GPIO_MODULE_UART4_PA01
;__Lib_GPIO_32F4xx_Defs.c,769 :: __GPIO_MODULE_I2C2_PB10_11 [108]
0x3EB0	0x0000041A ;__GPIO_MODULE_I2C2_PB10_11+0
0x3EB4	0x0000041B ;__GPIO_MODULE_I2C2_PB10_11+4
0x3EB8	0xFFFFFFFF ;__GPIO_MODULE_I2C2_PB10_11+8
0x3EBC	0x00000000 ;__GPIO_MODULE_I2C2_PB10_11+12
0x3EC0	0x00000000 ;__GPIO_MODULE_I2C2_PB10_11+16
0x3EC4	0x00000000 ;__GPIO_MODULE_I2C2_PB10_11+20
0x3EC8	0x00000000 ;__GPIO_MODULE_I2C2_PB10_11+24
0x3ECC	0x00000000 ;__GPIO_MODULE_I2C2_PB10_11+28
0x3ED0	0x00000000 ;__GPIO_MODULE_I2C2_PB10_11+32
0x3ED4	0x00000000 ;__GPIO_MODULE_I2C2_PB10_11+36
0x3ED8	0x00000000 ;__GPIO_MODULE_I2C2_PB10_11+40
0x3EDC	0x00000000 ;__GPIO_MODULE_I2C2_PB10_11+44
0x3EE0	0x00000000 ;__GPIO_MODULE_I2C2_PB10_11+48
0x3EE4	0x00001028 ;__GPIO_MODULE_I2C2_PB10_11+52
0x3EE8	0x00001028 ;__GPIO_MODULE_I2C2_PB10_11+56
0x3EEC	0x00000000 ;__GPIO_MODULE_I2C2_PB10_11+60
0x3EF0	0x00000000 ;__GPIO_MODULE_I2C2_PB10_11+64
0x3EF4	0x00000000 ;__GPIO_MODULE_I2C2_PB10_11+68
0x3EF8	0x00000000 ;__GPIO_MODULE_I2C2_PB10_11+72
0x3EFC	0x00000000 ;__GPIO_MODULE_I2C2_PB10_11+76
0x3F00	0x00000000 ;__GPIO_MODULE_I2C2_PB10_11+80
0x3F04	0x00000000 ;__GPIO_MODULE_I2C2_PB10_11+84
0x3F08	0x00000000 ;__GPIO_MODULE_I2C2_PB10_11+88
0x3F0C	0x00000000 ;__GPIO_MODULE_I2C2_PB10_11+92
0x3F10	0x00000000 ;__GPIO_MODULE_I2C2_PB10_11+96
0x3F14	0x00000000 ;__GPIO_MODULE_I2C2_PB10_11+100
0x3F18	0x00000000 ;__GPIO_MODULE_I2C2_PB10_11+104
; end of __GPIO_MODULE_I2C2_PB10_11
;,0 :: _initBlock_2 [72]
; Containing: ?ICS?lstr1_clicker_2_STM32 [41]
;             ?ICS?lstr2_clicker_2_STM32 [31]
0x3F1C	0x6C696146 ;_initBlock_2+0 : ?ICS?lstr1_clicker_2_STM32 at 0x3F1C
0x3F20	0x74206465 ;_initBlock_2+4
0x3F24	0x6572206F ;_initBlock_2+8
0x3F28	0x27206461 ;_initBlock_2+12
0x3F2C	0x204F4857 ;_initBlock_2+16
0x3F30	0x49204D41 ;_initBlock_2+20
0x3F34	0x72662027 ;_initBlock_2+24
0x3F38	0x4D206D6F ;_initBlock_2+28
0x3F3C	0x30365550 ;_initBlock_2+32
0x3F40	0x0A0D3035 ;_initBlock_2+36
0x3F44	0x61655200 ;_initBlock_2+40 : ?ICS?lstr2_clicker_2_STM32 at 0x3F45
0x3F48	0x57272064 ;_initBlock_2+44
0x3F4C	0x41204F48 ;_initBlock_2+48
0x3F50	0x2749204D ;_initBlock_2+52
0x3F54	0x6F726620 ;_initBlock_2+56
0x3F58	0x504D206D ;_initBlock_2+60
0x3F5C	0x35303655 ;_initBlock_2+64
0x3F60	0x000A0D30 ;_initBlock_2+68
; end of _initBlock_2
;clicker_2_STM32.c,0 :: ?ICS_Gscale [2]
0x3F64	0x0000 ;?ICS_Gscale+0
; end of ?ICS_Gscale
;clicker_2_STM32.c,0 :: ?ICS_Ascale [2]
0x3F66	0x0000 ;?ICS_Ascale+0
; end of ?ICS_Ascale
;__Lib_System_4XX.c,0 :: ?ICS__Lib_System_4XX_APBAHBPrescTable [16]
0x3F68	0x00000000 ;?ICS__Lib_System_4XX_APBAHBPrescTable+0
0x3F6C	0x04030201 ;?ICS__Lib_System_4XX_APBAHBPrescTable+4
0x3F70	0x04030201 ;?ICS__Lib_System_4XX_APBAHBPrescTable+8
0x3F74	0x09080706 ;?ICS__Lib_System_4XX_APBAHBPrescTable+12
; end of ?ICS__Lib_System_4XX_APBAHBPrescTable
;clicker_2_STM32.c,0 :: ?ICS_pair [2]
0x3F78	0x0000 ;?ICS_pair+0
; end of ?ICS_pair
;__Lib_Sprintf.c,0 :: ?ICS?lstr1___Lib_Sprintf [7]
0x3F7A	0x6C756E28 ;?ICS?lstr1___Lib_Sprintf+0
0x3F7E	0x00296C ;?ICS?lstr1___Lib_Sprintf+4
; end of ?ICS?lstr1___Lib_Sprintf
;clicker_2_STM32.c,0 :: ?ICScalculateAccelAndGyroBiases_accel_temp_L1 [6]
0x3F82	0x00000000 ;?ICScalculateAccelAndGyroBiases_accel_temp_L1+0
0x3F86	0x0000 ;?ICScalculateAccelAndGyroBiases_accel_temp_L1+4
; end of ?ICScalculateAccelAndGyroBiases_accel_temp_L1
;clicker_2_STM32.c,0 :: ?ICScalculateAccelAndGyroBiases_gyro_temp_L1 [6]
0x3F88	0x00000000 ;?ICScalculateAccelAndGyroBiases_gyro_temp_L1+0
0x3F8C	0x0000 ;?ICScalculateAccelAndGyroBiases_gyro_temp_L1+4
; end of ?ICScalculateAccelAndGyroBiases_gyro_temp_L1
;clicker_2_STM32.c,0 :: ?ICScalculateAccelAndGyroBiases_gyro_bias_L0 [12]
0x3F8E	0x00000000 ;?ICScalculateAccelAndGyroBiases_gyro_bias_L0+0
0x3F92	0x00000000 ;?ICScalculateAccelAndGyroBiases_gyro_bias_L0+4
0x3F96	0x00000000 ;?ICScalculateAccelAndGyroBiases_gyro_bias_L0+8
; end of ?ICScalculateAccelAndGyroBiases_gyro_bias_L0
;clicker_2_STM32.c,0 :: ?ICScalculateAccelAndGyroBiases_accel_bias_L0 [12]
0x3F9A	0x00000000 ;?ICScalculateAccelAndGyroBiases_accel_bias_L0+0
0x3F9E	0x00000000 ;?ICScalculateAccelAndGyroBiases_accel_bias_L0+4
0x3FA2	0x00000000 ;?ICScalculateAccelAndGyroBiases_accel_bias_L0+8
; end of ?ICScalculateAccelAndGyroBiases_accel_bias_L0
;clicker_2_STM32.c,0 :: ?ICScalculateAccelAndGyroBiases_accelsensitivity_L0 [2]
0x3FA6	0x4000 ;?ICScalculateAccelAndGyroBiases_accelsensitivity_L0+0
; end of ?ICScalculateAccelAndGyroBiases_accelsensitivity_L0
;clicker_2_STM32.c,0 :: ?ICScalculateAccelAndGyroBiases_gyrosensitivity_L0 [2]
0x3FA8	0x0083 ;?ICScalculateAccelAndGyroBiases_gyrosensitivity_L0+0
; end of ?ICScalculateAccelAndGyroBiases_gyrosensitivity_L0
;clicker_2_STM32.c,0 :: ?ICScalculateAccelAndGyroBiases_accel_bias_reg_L0 [12]
0x3FAA	0x00000000 ;?ICScalculateAccelAndGyroBiases_accel_bias_reg_L0+0
0x3FAE	0x00000000 ;?ICScalculateAccelAndGyroBiases_accel_bias_reg_L0+4
0x3FB2	0x00000000 ;?ICScalculateAccelAndGyroBiases_accel_bias_reg_L0+8
; end of ?ICScalculateAccelAndGyroBiases_accel_bias_reg_L0
;clicker_2_STM32.c,0 :: ?ICScalculateAccelAndGyroBiases_mask_L0 [4]
0x3FB6	0x00000001 ;?ICScalculateAccelAndGyroBiases_mask_L0+0
; end of ?ICScalculateAccelAndGyroBiases_mask_L0
;clicker_2_STM32.c,0 :: ?ICScalculateAccelAndGyroBiases_mask_bit_L0 [3]
0x3FBA	0x000000 ;?ICScalculateAccelAndGyroBiases_mask_bit_L0+0
; end of ?ICScalculateAccelAndGyroBiases_mask_bit_L0
;__Lib_Sprintf.c,66 :: __Lib_Sprintf__powers_ [52]
0x3FC0	0x3F800000 ;__Lib_Sprintf__powers_+0
0x3FC4	0x41200000 ;__Lib_Sprintf__powers_+4
0x3FC8	0x42C80000 ;__Lib_Sprintf__powers_+8
0x3FCC	0x447A0000 ;__Lib_Sprintf__powers_+12
0x3FD0	0x461C4000 ;__Lib_Sprintf__powers_+16
0x3FD4	0x47C35000 ;__Lib_Sprintf__powers_+20
0x3FD8	0x49742400 ;__Lib_Sprintf__powers_+24
0x3FDC	0x4B189680 ;__Lib_Sprintf__powers_+28
0x3FE0	0x4CBEBC20 ;__Lib_Sprintf__powers_+32
0x3FE4	0x4E6E6B28 ;__Lib_Sprintf__powers_+36
0x3FE8	0x501502F9 ;__Lib_Sprintf__powers_+40
0x3FEC	0x60AD78EC ;__Lib_Sprintf__powers_+44
0x3FF0	0x7149F2CA ;__Lib_Sprintf__powers_+48
; end of __Lib_Sprintf__powers_
;__Lib_Sprintf.c,83 :: __Lib_Sprintf__npowers_ [52]
0x3FF4	0x3F800000 ;__Lib_Sprintf__npowers_+0
0x3FF8	0x3DCCCCCD ;__Lib_Sprintf__npowers_+4
0x3FFC	0x3C23D70A ;__Lib_Sprintf__npowers_+8
0x4000	0x3A83126F ;__Lib_Sprintf__npowers_+12
0x4004	0x38D1B717 ;__Lib_Sprintf__npowers_+16
0x4008	0x3727C5AC ;__Lib_Sprintf__npowers_+20
0x400C	0x358637BD ;__Lib_Sprintf__npowers_+24
0x4010	0x33D6BF95 ;__Lib_Sprintf__npowers_+28
0x4014	0x322BCC77 ;__Lib_Sprintf__npowers_+32
0x4018	0x3089705F ;__Lib_Sprintf__npowers_+36
0x401C	0x2EDBE6FF ;__Lib_Sprintf__npowers_+40
0x4020	0x1E3CE508 ;__Lib_Sprintf__npowers_+44
0x4024	0x0DA24260 ;__Lib_Sprintf__npowers_+48
; end of __Lib_Sprintf__npowers_
;__Lib_Sprintf.c,115 :: __Lib_Sprintf_octpowers [48]
0x4028	0x00000001 ;__Lib_Sprintf_octpowers+0
0x402C	0x00000008 ;__Lib_Sprintf_octpowers+4
0x4030	0x00000040 ;__Lib_Sprintf_octpowers+8
0x4034	0x00000200 ;__Lib_Sprintf_octpowers+12
0x4038	0x00001000 ;__Lib_Sprintf_octpowers+16
0x403C	0x00008000 ;__Lib_Sprintf_octpowers+20
0x4040	0x00040000 ;__Lib_Sprintf_octpowers+24
0x4044	0x00200000 ;__Lib_Sprintf_octpowers+28
0x4048	0x01000000 ;__Lib_Sprintf_octpowers+32
0x404C	0x08000000 ;__Lib_Sprintf_octpowers+36
0x4050	0x40000000 ;__Lib_Sprintf_octpowers+40
0x4054	0x00000000 ;__Lib_Sprintf_octpowers+44
; end of __Lib_Sprintf_octpowers
;__Lib_Sprintf.c,104 :: __Lib_Sprintf_dpowers [40]
0x4058	0x00000001 ;__Lib_Sprintf_dpowers+0
0x405C	0x0000000A ;__Lib_Sprintf_dpowers+4
0x4060	0x00000064 ;__Lib_Sprintf_dpowers+8
0x4064	0x000003E8 ;__Lib_Sprintf_dpowers+12
0x4068	0x00002710 ;__Lib_Sprintf_dpowers+16
0x406C	0x000186A0 ;__Lib_Sprintf_dpowers+20
0x4070	0x000F4240 ;__Lib_Sprintf_dpowers+24
0x4074	0x00989680 ;__Lib_Sprintf_dpowers+28
0x4078	0x05F5E100 ;__Lib_Sprintf_dpowers+32
0x407C	0x3B9ACA00 ;__Lib_Sprintf_dpowers+36
; end of __Lib_Sprintf_dpowers
;__Lib_CMath.c,329 :: exp_coeff_L0 [40]
0x4080	0x3F800000 ;exp_coeff_L0+0
0x4084	0x3F317218 ;exp_coeff_L0+4
0x4088	0x3E75FDF0 ;exp_coeff_L0+8
0x408C	0x3D635847 ;exp_coeff_L0+12
0x4090	0x3C1D9558 ;exp_coeff_L0+16
0x4094	0x3AAEC482 ;exp_coeff_L0+20
0x4098	0x392178A8 ;exp_coeff_L0+24
0x409C	0x378093EF ;exp_coeff_L0+28
0x40A0	0x35A792A0 ;exp_coeff_L0+32
0x40A4	0x34155646 ;exp_coeff_L0+36
; end of exp_coeff_L0
;__Lib_CMath.c,367 :: log_coeff_L0 [36]
0x40A8	0x2EDBE6FF ;log_coeff_L0+0
0x40AC	0x3F7FFFC4 ;log_coeff_L0+4
0x40B0	0xBEFFEF80 ;log_coeff_L0+8
0x40B4	0x3EA9E190 ;log_coeff_L0+12
0x40B8	0xBE7682EC ;log_coeff_L0+16
0x40BC	0x3E2BAD82 ;log_coeff_L0+20
0x40C0	0xBDC33C0E ;log_coeff_L0+24
0x40C4	0x3D13D187 ;log_coeff_L0+28
0x40C8	0xBBD37841 ;log_coeff_L0+32
; end of log_coeff_L0
;__Lib_Sprintf.c,110 :: __Lib_Sprintf_hexpowers [32]
0x40CC	0x00000001 ;__Lib_Sprintf_hexpowers+0
0x40D0	0x00000010 ;__Lib_Sprintf_hexpowers+4
0x40D4	0x00000100 ;__Lib_Sprintf_hexpowers+8
0x40D8	0x00001000 ;__Lib_Sprintf_hexpowers+12
0x40DC	0x00010000 ;__Lib_Sprintf_hexpowers+16
0x40E0	0x00100000 ;__Lib_Sprintf_hexpowers+20
0x40E4	0x01000000 ;__Lib_Sprintf_hexpowers+24
0x40E8	0x10000000 ;__Lib_Sprintf_hexpowers+28
; end of __Lib_Sprintf_hexpowers
;,0 :: _initBlock_24 [34]
; Containing: hexs [17]
;             hexb [17]
0x40EC	0x33323130 ;_initBlock_24+0 : hexs at 0x40EC
0x40F0	0x37363534 ;_initBlock_24+4
0x40F4	0x62613938 ;_initBlock_24+8
0x40F8	0x66656463 ;_initBlock_24+12
0x40FC	0x32313000 ;_initBlock_24+16 : hexb at 0x40FD
0x4100	0x36353433 ;_initBlock_24+20
0x4104	0x41393837 ;_initBlock_24+24
0x4108	0x45444342 ;_initBlock_24+28
0x410C	0x0046 ;_initBlock_24+32
; end of _initBlock_24
;clicker_2_STM32.c,0 :: ?lstr_3_clicker_2_STM32 [14]
0x410E	0x66250A0D ;?lstr_3_clicker_2_STM32+0
0x4112	0x6D207820 ;?lstr_3_clicker_2_STM32+4
0x4116	0x0D32732F ;?lstr_3_clicker_2_STM32+8
0x411A	0x000A ;?lstr_3_clicker_2_STM32+12
; end of ?lstr_3_clicker_2_STM32
;,0 :: _initBlock_26 [26]
; Containing: ?lstr_6_clicker_2_STM32 [13]
;             ?lstr_7_clicker_2_STM32 [13]
0x411C	0x78206625 ;_initBlock_26+0 : ?lstr_6_clicker_2_STM32 at 0x411C
0x4120	0x67656420 ;_initBlock_26+4
0x4124	0x0A0D732F ;_initBlock_26+8
0x4128	0x20662500 ;_initBlock_26+12 : ?lstr_7_clicker_2_STM32 at 0x4129
0x412C	0x65642079 ;_initBlock_26+16
0x4130	0x0D732F67 ;_initBlock_26+20
0x4134	0x000A ;_initBlock_26+24
; end of _initBlock_26
;,0 :: _initBlock_27 [37]
; Containing: ?lstr_8_clicker_2_STM32 [13]
;             ?lstr_4_clicker_2_STM32 [12]
;             ?lstr_5_clicker_2_STM32 [12]
0x4136	0x7A206625 ;_initBlock_27+0 : ?lstr_8_clicker_2_STM32 at 0x4136
0x413A	0x67656420 ;_initBlock_27+4
0x413E	0x0A0D732F ;_initBlock_27+8
0x4142	0x20662500 ;_initBlock_27+12 : ?lstr_4_clicker_2_STM32 at 0x4143
0x4146	0x2F6D2079 ;_initBlock_27+16
0x414A	0x0A0D3273 ;_initBlock_27+20
0x414E	0x20662500 ;_initBlock_27+24 : ?lstr_5_clicker_2_STM32 at 0x414F
0x4152	0x2F6D207A ;_initBlock_27+28
0x4156	0x0A0D3273 ;_initBlock_27+32
0x415A	0x00 ;_initBlock_27+36
; end of _initBlock_27
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0188      [24]    _I2Cx_Is_Idle
0x01A0      [26]    _I2Cx_Get_Status
0x01BC      [26]    __Lib_I2C_123_I2Cx_Wait_For_Idle
0x01D8      [36]    _ChekXForEvent
0x01FC     [652]    _I2Cx_Read
0x0488     [252]    __Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function
0x0584      [68]    _I2Cx_Start
0x05C8     [180]    _I2Cx_Write
0x067C      [12]    _Get_Fosc_kHz
0x0688     [192]    __Lib_Sprintf_fround
0x0748      [36]    _I2C2_Write
0x076C     [364]    __Lib_Sprintf_scale
0x08D8      [22]    _isdigit
0x08F0     [126]    _floor
0x0970      [96]    _ldexp
0x09D0      [30]    __Lib_UART_123_45_6_UARTx_Write
0x09F0      [42]    _frexp
0x0A1C      [64]    __Lib_CMath_eval_poly
0x0A5C      [36]    _I2C2_Read
0x0A80     [132]    _RCC_GetClocksFrequency
0x0B04      [24]    _I2C2_Start
0x0B1C      [70]    _GPIO_Alternate_Function_Enable
0x0B64      [58]    _readBytes
0x0BA0     [112]    _log
0x0C10    [5118]    __Lib_Sprintf__doprntf
0x2010     [240]    _exp
0x2100     [660]    __Lib_UART_123_45_6_UARTx_Init_Advanced
0x2394      [50]    __Lib_UART_123_45_6_UARTx_Write_Text
0x23C8     [468]    _I2Cx_Init_Advanced
0x259C      [88]    _getAres
0x25F4     [168]    _GPIO_Clk_Enable
0x269C      [96]    _getGres
0x26FC     [308]    _readAccelData
0x2830     [120]    _NVIC_IntEnable
0x28A8      [52]    _sprintf
0x28DC     [272]    _readGyroData
0x29EC      [20]    ___CC2DW
0x2A00      [28]    _UART4_Write_Text
0x2A1C      [56]    _readByte
0x2A54     [560]    _GPIO_Config
0x2C84      [40]    _UART4_Init_Advanced
0x2CAC      [42]    _writeByte
0x2CD8      [28]    _I2C2_Init_Advanced
0x2CF4     [166]    _pow
0x2DA0      [68]    _init_uart4
0x2DE4      [32]    _init_i2c2
0x2E04      [56]    _checkMPU6050
0x2E3C     [244]    _THE_FUNCTION
0x2F30      [14]    _DisableInterrupts
0x2F40     [212]    _initMPU6050
0x3014      [88]    _initTimer2
0x3070    [1328]    _calculateAccelAndGyroBiases
0x35A0     [864]    _selfTestMPU6050
0x3900      [76]    __Lib_System_4XX_SystemClockSetDefault
0x394C      [28]    _GPIO_Digital_Output
0x3968      [58]    ___FillZeros
0x39A4      [14]    _EnableInterrupts
0x39B4     [112]    _main
0x3A24      [36]    __Lib_System_4XX_InitialSetUpFosc
0x3A48     [864]    __Lib_System_4XX_InitialSetUpRCCRCC2
0x3DA8       [8]    ___GenExcept
0x3DB0     [104]    _Timer2_interrupt
0x3E18      [42]    ___EnableFPU
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [4]    FARG_atan_f
0x0000       [4]    FARG_asin_x
0x0000       [4]    FARG_sqrt_x
0x0000       [4]    FARG_sin_f
0x0000       [4]    FARG_cos_f
0x0000       [4]    FARG_acos_x
0x0000       [4]    FARG_atan2_y
0x0000       [4]    FARG_ldexp_value
0x0000       [4]    FARG_ceil_x
0x0000       [4]    FARG_frexp_value
0x0000       [4]    FARG_modf_val
0x0000       [4]    FARG___Lib_CMath_eval_poly_x
0x0000       [4]    FARG_log_x
0x0000       [4]    FARG_log10_x
0x0000       [4]    FARG_tan_x
0x0000       [4]    FARG_exp_x
0x0000       [4]    FARG_cosh_x
0x0000       [4]    FARG_tanh_x
0x0000       [4]    FARG_pow_x
0x0000       [4]    FARG_sinh_x
0x0000       [4]    FARG_fabs_d
0x0000       [4]    FARG_floor_x
0x0004       [4]    FARG_pow_y
0x0004       [4]    FARG_atan2_x
0x20000000      [41]    ?lstr1_clicker_2_STM32
0x20000029      [31]    ?lstr2_clicker_2_STM32
0x20000048       [2]    _Gscale
0x2000004A       [2]    _Ascale
0x2000004C      [16]    __Lib_System_4XX_APBAHBPrescTable
0x2000005C       [2]    _pair
0x2000005E       [7]    ?lstr1___Lib_Sprintf
0x20000068       [4]    _bgx
0x2000006C       [4]    _bgy
0x20000070       [4]    _bgz
0x20000074       [4]    _bax
0x20000078       [4]    _bay
0x2000007C       [4]    _baz
0x20000080       [4]    ___System_CLOCK_IN_KHZ
0x20000084       [4]    _I2C_Start_Ptr
0x20000088       [4]    _I2C_Read_Ptr
0x2000008C       [4]    _I2C_Write_Ptr
0x20000090       [4]    __VOLTAGE_RANGE
0x20000094       [4]    _UART_Wr_Ptr
0x20000098       [4]    _UART_Rd_Ptr
0x2000009C       [4]    _UART_Rdy_Ptr
0x200000A0       [4]    _UART_Tx_Idle_Ptr
0x200000A4      [16]    _buffer
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x3E44     [108]    __GPIO_MODULE_UART4_PA01
0x3EB0     [108]    __GPIO_MODULE_I2C2_PB10_11
0x3F1C      [41]    ?ICS?lstr1_clicker_2_STM32
0x3F45      [31]    ?ICS?lstr2_clicker_2_STM32
0x3F64       [2]    ?ICS_Gscale
0x3F66       [2]    ?ICS_Ascale
0x3F68      [16]    ?ICS__Lib_System_4XX_APBAHBPrescTable
0x3F78       [2]    ?ICS_pair
0x3F7A       [7]    ?ICS?lstr1___Lib_Sprintf
0x3F82       [6]    ?ICScalculateAccelAndGyroBiases_accel_temp_L1
0x3F88       [6]    ?ICScalculateAccelAndGyroBiases_gyro_temp_L1
0x3F8E      [12]    ?ICScalculateAccelAndGyroBiases_gyro_bias_L0
0x3F9A      [12]    ?ICScalculateAccelAndGyroBiases_accel_bias_L0
0x3FA6       [2]    ?ICScalculateAccelAndGyroBiases_accelsensitivity_L0
0x3FA8       [2]    ?ICScalculateAccelAndGyroBiases_gyrosensitivity_L0
0x3FAA      [12]    ?ICScalculateAccelAndGyroBiases_accel_bias_reg_L0
0x3FB6       [4]    ?ICScalculateAccelAndGyroBiases_mask_L0
0x3FBA       [3]    ?ICScalculateAccelAndGyroBiases_mask_bit_L0
0x3FC0      [52]    __Lib_Sprintf__powers_
0x3FF4      [52]    __Lib_Sprintf__npowers_
0x4028      [48]    __Lib_Sprintf_octpowers
0x4058      [40]    __Lib_Sprintf_dpowers
0x4080      [40]    exp_coeff_L0
0x40A8      [36]    log_coeff_L0
0x40CC      [32]    __Lib_Sprintf_hexpowers
0x40EC      [17]    __Lib_Sprintf_hexs
0x40FD      [17]    __Lib_Sprintf_hexb
0x410E      [14]    ?lstr_3_clicker_2_STM32
0x411C      [13]    ?lstr_6_clicker_2_STM32
0x4129      [13]    ?lstr_7_clicker_2_STM32
0x4136      [13]    ?lstr_8_clicker_2_STM32
0x4143      [12]    ?lstr_4_clicker_2_STM32
0x414F      [12]    ?lstr_5_clicker_2_STM32
