<!-- start of generated html code-->
<tr><td align=center><span class=mars4t><b><br><br><br>Theses<br></b></span></td></tr>
<tr><td><table width=100%>
<tr><td colspan=2 align=center><span class=mars4t><br><b>Ph.D.</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_></span></td><td align='justify'><span class=mars4_>Dong Hyuk Woo. "<b>Designing Heterogeneous Many-Core Processors to Provide High Performance under Limited Chip Power Budget</b>." School of Electrical and Computer Engineering, Georgia Institute of Technology, 2010.<br>[<a href='/pub/woo.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_></span></td><td align='justify'><span class=mars4_>Mrinmoy Ghosh. "<b>Microarchitectual Techniques to Reduce Energy Consumption in the Memory Hierarchy</b>." School of Electrical and Computer Engineering, Georgia Institute of Technology, 2009.<br>[<a href='/pub/ghosh.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_></span></td><td align='justify'><span class=mars4_>Chinnakrishnan S. Ballapuram. "<b>Semantics-Oriented Low Power Architecture</b>." School of Electrical and Computer Engineering, Georgia Institute of Technology, 2008.</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_></span></td><td align='justify'><span class=mars4_>Taeweon Suh. "<b>Integration and Evaluation of Cache Coherence Protocols for Multiprocessor SoCs</b>." School of Electrical and Computer Engineering, Georgia Institute of Technology, 2006.<br>[<a href='/pub/tsuh.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_></span></td><td align='justify'><span class=mars4_>Weidong Shi. "<b>Architectural Support for Protecting Memory Integrity and Confidentiality</b>." College of Computing, Georgia Institute of Technology, 2006.<br>[<a href='/pub/shi.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_></span></td><td align='justify'><span class=mars4_>Joshua Bruce Fryman. "<b>SoftCache Architecture</b>." College of Computing, Georgia Institute of Technology, 2005.<br>[<a href='/pub/softcache.pdf'>pdf</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>M.S.</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_></span></td><td align='justify'><span class=mars4_>Manoj B. Athreya. "<b>Subverting Linux On-the-fly Using Hardware Virtualization Technology</b>." School of Electrical and Computer Engineering, Georgia Institute of Technology, 2010.<br>[<a href='/pub/athreya.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_></span></td><td align='justify'><span class=mars4_>Vikas R. Vasisht. "<b>Architectural Support for Autonomic Protection Against Stealth by Rootkit Exploits</b>." School of Electrical and Computer Engineering, Georgia Institute of Technology, 2008.<br>[<a href='/pub/vasisht.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_></span></td><td align='justify'><span class=mars4_>Pratik M. Marolia. "<b>Watermarking FPGA Bitstream for IP Protection</b>." School of Electrical and Computer Engineering, Georgia Institute of Technology, 2008.<br>[<a href='/pub/marolia.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_></span></td><td align='justify'><span class=mars4_>Richard M. Yoo. "<b>Adaptive Transaction Scheduling for Transactional Memory Systems</b>." School of Electrical and Computer Engineering, Georgia Institute of Technology, 2008.<br>[<a href='/pub/yoo.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_></span></td><td align='justify'><span class=mars4_>Fayez Mohamood. "<b>DLL-Conscious Instruction Fetch Optimization for SMT Processors</b>." School of Electrical and Computer Engineering, Georgia Institute of Technology, 2006.<br>[<a href='/pub/mohamood.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_></span></td><td align='justify'><span class=mars4_>Prateek Tandon. "<b>High-Performance Advanced encryption Standard (AES) Security Co-Processor Design</b>." School of Electrical and Computer Engineering, Georgia Institute of Technology, 2003.<br>[<a href='/pub/tandon.pdf'>pdf</a>]</span></td></tr>
</table></td></tr>
<!-- end of generated html code-->
