#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Jan 23 19:05:55 2020
# Process ID: 1644
# Current directory: C:/EGR_224/Lab3/labtest
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8984 C:\EGR_224\Lab3\labtest\labtest.xpr
# Log file: C:/EGR_224/Lab3/labtest/vivado.log
# Journal file: C:/EGR_224/Lab3/labtest\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/EGR_224/Lab3/labtest/labtest.xpr
INFO: [Project 1-313] Project file moved from 'W:/EGR_224/Lab3/labtest' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 741.699 ; gain = 138.043
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/EGR_224/Lab3/labtest/labtest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/EGR_224/Lab3/labtest/labtest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'labtest_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/EGR_224/Lab3/labtest/labtest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj labtest_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/EGR_224/Lab3/labtest/labtest.ip_user_files/bd/design_1/ipshared/7bd1/xup_xor2.srcs/sources_1/new/xup_xor2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_xor2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/EGR_224/Lab3/labtest/labtest.ip_user_files/bd/design_1/ip/design_1_xup_xor2_0_0/sim/design_1_xup_xor2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xup_xor2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/EGR_224/Lab3/labtest/labtest.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/EGR_224/Lab3/labtest/labtest.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/EGR_224/Lab3/labtest/labtest.srcs/sim_1/new/labtest_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module labtest_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/EGR_224/Lab3/labtest/labtest.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/EGR_224/Lab3/labtest/labtest.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d84ae2f3cbdb49c7a8126ca1d9a4f811 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot labtest_tb_behav xil_defaultlib.labtest_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.xup_xor2
Compiling module xil_defaultlib.design_1_xup_xor2_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.labtest_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot labtest_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/EGR_224/Lab3/labtest/labtest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "labtest_tb_behav -key {Behavioral:sim_1:Functional:labtest_tb} -tclbatch {labtest_tb.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
source labtest_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 1 us : File "C:/EGR_224/Lab3/labtest/labtest.srcs/sim_1/new/labtest_tb.v" Line 22
INFO: [USF-XSim-96] XSim completed. Design snapshot 'labtest_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 892.617 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/EGR_224/Lab3/labtest/labtest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/EGR_224/Lab3/labtest/labtest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'labtest_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/EGR_224/Lab3/labtest/labtest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj labtest_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/EGR_224/Lab3/labtest/labtest.ip_user_files/bd/design_1/ipshared/7bd1/xup_xor2.srcs/sources_1/new/xup_xor2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_xor2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/EGR_224/Lab3/labtest/labtest.ip_user_files/bd/design_1/ip/design_1_xup_xor2_0_0/sim/design_1_xup_xor2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xup_xor2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/EGR_224/Lab3/labtest/labtest.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/EGR_224/Lab3/labtest/labtest.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/EGR_224/Lab3/labtest/labtest.srcs/sim_1/new/labtest_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module labtest_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/EGR_224/Lab3/labtest/labtest.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d84ae2f3cbdb49c7a8126ca1d9a4f811 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot labtest_tb_behav xil_defaultlib.labtest_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.xup_xor2
Compiling module xil_defaultlib.design_1_xup_xor2_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.labtest_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot labtest_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/EGR_224/Lab3/labtest/labtest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "labtest_tb_behav -key {Behavioral:sim_1:Functional:labtest_tb} -tclbatch {labtest_tb.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
source labtest_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 1 us : File "C:/EGR_224/Lab3/labtest/labtest.srcs/sim_1/new/labtest_tb.v" Line 26
INFO: [USF-XSim-96] XSim completed. Design snapshot 'labtest_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
open_bd_design {C:/EGR_224/Lab3/labtest/labtest.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:xup:xup_xor2:1.0 - xup_xor2_0
Successfully read diagram <design_1> from BD file <C:/EGR_224/Lab3/labtest/labtest.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 892.617 ; gain = 0.000
startgroup
set_property -dict [list CONFIG.DELAY {0}] [get_bd_cells xup_xor2_0]
endgroup
generate_target all [get_files  C:/EGR_224/Lab3/labtest/labtest.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <C:\EGR_224\Lab3\labtest\labtest.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/EGR_224/Lab3/labtest/labtest.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/EGR_224/Lab3/labtest/labtest.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/EGR_224/Lab3/labtest/labtest.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_xor2_0 .
Exporting to file C:/EGR_224/Lab3/labtest/labtest.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/EGR_224/Lab3/labtest/labtest.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/EGR_224/Lab3/labtest/labtest.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_xup_xor2_0_0] }
export_ip_user_files -of_objects [get_files C:/EGR_224/Lab3/labtest/labtest.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/EGR_224/Lab3/labtest/labtest.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 2 design_1_xup_xor2_0_0_synth_1
[Thu Jan 23 19:27:33 2020] Launched design_1_xup_xor2_0_0_synth_1...
Run output will be captured here: C:/EGR_224/Lab3/labtest/labtest.runs/design_1_xup_xor2_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/EGR_224/Lab3/labtest/labtest.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/EGR_224/Lab3/labtest/labtest.ip_user_files/sim_scripts -ip_user_files_dir C:/EGR_224/Lab3/labtest/labtest.ip_user_files -ipstatic_source_dir C:/EGR_224/Lab3/labtest/labtest.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/EGR_224/Lab3/labtest/labtest.cache/compile_simlib/modelsim} {questa=C:/EGR_224/Lab3/labtest/labtest.cache/compile_simlib/questa} {riviera=C:/EGR_224/Lab3/labtest/labtest.cache/compile_simlib/riviera} {activehdl=C:/EGR_224/Lab3/labtest/labtest.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/EGR_224/Lab3/labtest/labtest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/EGR_224/Lab3/labtest/labtest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'labtest_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/EGR_224/Lab3/labtest/labtest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj labtest_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/EGR_224/Lab3/labtest/labtest.ip_user_files/bd/design_1/ipshared/7bd1/xup_xor2.srcs/sources_1/new/xup_xor2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_xor2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/EGR_224/Lab3/labtest/labtest.ip_user_files/bd/design_1/ip/design_1_xup_xor2_0_0/sim/design_1_xup_xor2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xup_xor2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/EGR_224/Lab3/labtest/labtest.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/EGR_224/Lab3/labtest/labtest.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/EGR_224/Lab3/labtest/labtest.srcs/sim_1/new/labtest_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module labtest_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/EGR_224/Lab3/labtest/labtest.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d84ae2f3cbdb49c7a8126ca1d9a4f811 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot labtest_tb_behav xil_defaultlib.labtest_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.xup_xor2(DELAY=0)
Compiling module xil_defaultlib.design_1_xup_xor2_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.labtest_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot labtest_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/EGR_224/Lab3/labtest/labtest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "labtest_tb_behav -key {Behavioral:sim_1:Functional:labtest_tb} -tclbatch {labtest_tb.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
source labtest_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 1 us : File "C:/EGR_224/Lab3/labtest/labtest.srcs/sim_1/new/labtest_tb.v" Line 26
INFO: [USF-XSim-96] XSim completed. Design snapshot 'labtest_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jan 23 19:39:18 2020...
