Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Apr  4 19:57:43 2024
| Host         : SureWin running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 204 register/latch pins with no clock driven by root clock pin: flexible_clock_module_1000/my_clk_reg/Q (HIGH)

 There are 573 register/latch pins with no clock driven by root clock pin: flexible_clock_module_25m/my_clk_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: flexible_clock_module_6p25m/my_clk_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: game/flexible_clock_1000/my_clk_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: game_over_lose_menu/flexible_clock_module_10/my_clk_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: game_over_lose_menu/flexible_clock_module_25m/my_clk_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: game_over_win_menu/flexible_clock_module_10/my_clk_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: game_over_win_menu/flexible_clock_module_25m/my_clk_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line121/flexible_clock_module_1/my_clk_reg/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: nolabel_line121/flexible_clock_module_25m/my_clk_reg/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: nolabel_line127/flexible_clock_module_1000/my_clk_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: nolabel_line127/flexible_clock_module_25m/my_clk_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: nolabel_line168/flexible_clock_module_10/my_clk_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: nolabel_line168/flexible_clock_module_25m/my_clk_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: nolabel_line173/flexible_clock_module_10/my_clk_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: nolabel_line173/flexible_clock_module_25m/my_clk_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: timer/flexible_clock_module_100Hz/my_clk_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: timer/flexible_clock_module_1Hz/my_clk_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: unit/flexible_clock_module_10Hz/my_clk_reg/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: unit/flexible_clock_module_10kHz/my_clk_reg/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: unit/flexible_clock_module_1Hz/my_clk_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: wipe_main_settings/flexible_clock_module_10/my_clk_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: wipe_main_settings/flexible_clock_module_25m/my_clk_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: wipe_settings_main/flexible_clock_module_10/my_clk_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: wipe_settings_main/flexible_clock_module_25m/my_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2703 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.922        0.000                      0                 2182        0.073        0.000                      0                 2182        4.500        0.000                       0                  1345  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.922        0.000                      0                 2182        0.073        0.000                      0                 2182        4.500        0.000                       0                  1345  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.922ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.922ns  (required time - arrival time)
  Source:                 nolabel_line86/xpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line121/rectangle_border_x_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.249ns  (logic 1.711ns (23.604%)  route 5.538ns (76.396%))
  Logic Levels:           8  (LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        1.804     5.325    nolabel_line86/clk_IBUF_BUFG
    SLICE_X4Y112         FDRE                                         r  nolabel_line86/xpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y112         FDRE (Prop_fdre_C_Q)         0.456     5.781 r  nolabel_line86/xpos_reg[4]/Q
                         net (fo=23, routed)          1.762     7.544    nolabel_line86/xpos[4]
    SLICE_X10Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.668 f  nolabel_line86/rectangle_border_x[6]_i_8/O
                         net (fo=1, routed)           0.000     7.668    nolabel_line86/rectangle_border_x[6]_i_8_n_0
    SLICE_X10Y95         MUXF7 (Prop_muxf7_I1_O)      0.214     7.882 f  nolabel_line86/rectangle_border_x_reg[6]_i_5/O
                         net (fo=1, routed)           0.607     8.488    nolabel_line86/rectangle_border_x_reg[6]_i_5_n_0
    SLICE_X14Y93         LUT6 (Prop_lut6_I0_O)        0.297     8.785 f  nolabel_line86/rectangle_border_x[6]_i_2/O
                         net (fo=5, routed)           0.974     9.759    nolabel_line121/ypos_reg[2]
    SLICE_X38Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.883 f  nolabel_line121/rectangle_border_a[3]_i_5/O
                         net (fo=2, routed)           0.173    10.056    nolabel_line121/rectangle_border_a[3]_i_5_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I5_O)        0.124    10.180 r  nolabel_line121/rectangle_border_x[7]_i_2__1/O
                         net (fo=3, routed)           0.478    10.658    nolabel_line121/rectangle_border_x[7]_i_2__1_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I0_O)        0.124    10.782 r  nolabel_line121/rectangle_border_y[7]_i_9/O
                         net (fo=3, routed)           0.321    11.103    nolabel_line121/rectangle_border_y[7]_i_9_n_0
    SLICE_X38Y91         LUT6 (Prop_lut6_I5_O)        0.124    11.227 r  nolabel_line121/rectangle_border_y[7]_i_3/O
                         net (fo=8, routed)           0.510    11.737    nolabel_line121/rectangle_border_x[5]_i_1__1_n_0
    SLICE_X40Y91         LUT4 (Prop_lut4_I0_O)        0.124    11.861 r  nolabel_line121/rectangle_border_y[7]_i_1__2/O
                         net (fo=7, routed)           0.712    12.574    nolabel_line121/rectangle_border_y[7]_i_1__2_n_0
    SLICE_X39Y90         FDSE                                         r  nolabel_line121/rectangle_border_x_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        1.433    14.774    nolabel_line121/clk_IBUF_BUFG
    SLICE_X39Y90         FDSE                                         r  nolabel_line121/rectangle_border_x_reg[7]/C
                         clock pessimism              0.187    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X39Y90         FDSE (Setup_fdse_C_S)       -0.429    14.496    nolabel_line121/rectangle_border_x_reg[7]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                         -12.574    
  -------------------------------------------------------------------
                         slack                                  1.922    

Slack (MET) :             2.073ns  (required time - arrival time)
  Source:                 nolabel_line86/xpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line121/rectangle_border_x_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.099ns  (logic 1.711ns (24.102%)  route 5.388ns (75.898%))
  Logic Levels:           8  (LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        1.804     5.325    nolabel_line86/clk_IBUF_BUFG
    SLICE_X4Y112         FDRE                                         r  nolabel_line86/xpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y112         FDRE (Prop_fdre_C_Q)         0.456     5.781 r  nolabel_line86/xpos_reg[4]/Q
                         net (fo=23, routed)          1.762     7.544    nolabel_line86/xpos[4]
    SLICE_X10Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.668 f  nolabel_line86/rectangle_border_x[6]_i_8/O
                         net (fo=1, routed)           0.000     7.668    nolabel_line86/rectangle_border_x[6]_i_8_n_0
    SLICE_X10Y95         MUXF7 (Prop_muxf7_I1_O)      0.214     7.882 f  nolabel_line86/rectangle_border_x_reg[6]_i_5/O
                         net (fo=1, routed)           0.607     8.488    nolabel_line86/rectangle_border_x_reg[6]_i_5_n_0
    SLICE_X14Y93         LUT6 (Prop_lut6_I0_O)        0.297     8.785 f  nolabel_line86/rectangle_border_x[6]_i_2/O
                         net (fo=5, routed)           0.974     9.759    nolabel_line121/ypos_reg[2]
    SLICE_X38Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.883 f  nolabel_line121/rectangle_border_a[3]_i_5/O
                         net (fo=2, routed)           0.173    10.056    nolabel_line121/rectangle_border_a[3]_i_5_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I5_O)        0.124    10.180 r  nolabel_line121/rectangle_border_x[7]_i_2__1/O
                         net (fo=3, routed)           0.478    10.658    nolabel_line121/rectangle_border_x[7]_i_2__1_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I0_O)        0.124    10.782 r  nolabel_line121/rectangle_border_y[7]_i_9/O
                         net (fo=3, routed)           0.321    11.103    nolabel_line121/rectangle_border_y[7]_i_9_n_0
    SLICE_X38Y91         LUT6 (Prop_lut6_I5_O)        0.124    11.227 r  nolabel_line121/rectangle_border_y[7]_i_3/O
                         net (fo=8, routed)           0.510    11.737    nolabel_line121/rectangle_border_x[5]_i_1__1_n_0
    SLICE_X40Y91         LUT4 (Prop_lut4_I0_O)        0.124    11.861 r  nolabel_line121/rectangle_border_y[7]_i_1__2/O
                         net (fo=7, routed)           0.563    12.424    nolabel_line121/rectangle_border_y[7]_i_1__2_n_0
    SLICE_X39Y91         FDRE                                         r  nolabel_line121/rectangle_border_x_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        1.434    14.775    nolabel_line121/clk_IBUF_BUFG
    SLICE_X39Y91         FDRE                                         r  nolabel_line121/rectangle_border_x_reg[0]/C
                         clock pessimism              0.187    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X39Y91         FDRE (Setup_fdre_C_R)       -0.429    14.497    nolabel_line121/rectangle_border_x_reg[0]
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                         -12.424    
  -------------------------------------------------------------------
                         slack                                  2.073    

Slack (MET) :             2.073ns  (required time - arrival time)
  Source:                 nolabel_line86/xpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line121/rectangle_border_x_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.099ns  (logic 1.711ns (24.102%)  route 5.388ns (75.898%))
  Logic Levels:           8  (LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        1.804     5.325    nolabel_line86/clk_IBUF_BUFG
    SLICE_X4Y112         FDRE                                         r  nolabel_line86/xpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y112         FDRE (Prop_fdre_C_Q)         0.456     5.781 r  nolabel_line86/xpos_reg[4]/Q
                         net (fo=23, routed)          1.762     7.544    nolabel_line86/xpos[4]
    SLICE_X10Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.668 f  nolabel_line86/rectangle_border_x[6]_i_8/O
                         net (fo=1, routed)           0.000     7.668    nolabel_line86/rectangle_border_x[6]_i_8_n_0
    SLICE_X10Y95         MUXF7 (Prop_muxf7_I1_O)      0.214     7.882 f  nolabel_line86/rectangle_border_x_reg[6]_i_5/O
                         net (fo=1, routed)           0.607     8.488    nolabel_line86/rectangle_border_x_reg[6]_i_5_n_0
    SLICE_X14Y93         LUT6 (Prop_lut6_I0_O)        0.297     8.785 f  nolabel_line86/rectangle_border_x[6]_i_2/O
                         net (fo=5, routed)           0.974     9.759    nolabel_line121/ypos_reg[2]
    SLICE_X38Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.883 f  nolabel_line121/rectangle_border_a[3]_i_5/O
                         net (fo=2, routed)           0.173    10.056    nolabel_line121/rectangle_border_a[3]_i_5_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I5_O)        0.124    10.180 r  nolabel_line121/rectangle_border_x[7]_i_2__1/O
                         net (fo=3, routed)           0.478    10.658    nolabel_line121/rectangle_border_x[7]_i_2__1_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I0_O)        0.124    10.782 r  nolabel_line121/rectangle_border_y[7]_i_9/O
                         net (fo=3, routed)           0.321    11.103    nolabel_line121/rectangle_border_y[7]_i_9_n_0
    SLICE_X38Y91         LUT6 (Prop_lut6_I5_O)        0.124    11.227 r  nolabel_line121/rectangle_border_y[7]_i_3/O
                         net (fo=8, routed)           0.510    11.737    nolabel_line121/rectangle_border_x[5]_i_1__1_n_0
    SLICE_X40Y91         LUT4 (Prop_lut4_I0_O)        0.124    11.861 r  nolabel_line121/rectangle_border_y[7]_i_1__2/O
                         net (fo=7, routed)           0.563    12.424    nolabel_line121/rectangle_border_y[7]_i_1__2_n_0
    SLICE_X39Y91         FDRE                                         r  nolabel_line121/rectangle_border_x_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        1.434    14.775    nolabel_line121/clk_IBUF_BUFG
    SLICE_X39Y91         FDRE                                         r  nolabel_line121/rectangle_border_x_reg[5]/C
                         clock pessimism              0.187    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X39Y91         FDRE (Setup_fdre_C_R)       -0.429    14.497    nolabel_line121/rectangle_border_x_reg[5]
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                         -12.424    
  -------------------------------------------------------------------
                         slack                                  2.073    

Slack (MET) :             2.073ns  (required time - arrival time)
  Source:                 nolabel_line86/xpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line121/rectangle_border_x_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.099ns  (logic 1.711ns (24.102%)  route 5.388ns (75.898%))
  Logic Levels:           8  (LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        1.804     5.325    nolabel_line86/clk_IBUF_BUFG
    SLICE_X4Y112         FDRE                                         r  nolabel_line86/xpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y112         FDRE (Prop_fdre_C_Q)         0.456     5.781 r  nolabel_line86/xpos_reg[4]/Q
                         net (fo=23, routed)          1.762     7.544    nolabel_line86/xpos[4]
    SLICE_X10Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.668 f  nolabel_line86/rectangle_border_x[6]_i_8/O
                         net (fo=1, routed)           0.000     7.668    nolabel_line86/rectangle_border_x[6]_i_8_n_0
    SLICE_X10Y95         MUXF7 (Prop_muxf7_I1_O)      0.214     7.882 f  nolabel_line86/rectangle_border_x_reg[6]_i_5/O
                         net (fo=1, routed)           0.607     8.488    nolabel_line86/rectangle_border_x_reg[6]_i_5_n_0
    SLICE_X14Y93         LUT6 (Prop_lut6_I0_O)        0.297     8.785 f  nolabel_line86/rectangle_border_x[6]_i_2/O
                         net (fo=5, routed)           0.974     9.759    nolabel_line121/ypos_reg[2]
    SLICE_X38Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.883 f  nolabel_line121/rectangle_border_a[3]_i_5/O
                         net (fo=2, routed)           0.173    10.056    nolabel_line121/rectangle_border_a[3]_i_5_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I5_O)        0.124    10.180 r  nolabel_line121/rectangle_border_x[7]_i_2__1/O
                         net (fo=3, routed)           0.478    10.658    nolabel_line121/rectangle_border_x[7]_i_2__1_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I0_O)        0.124    10.782 r  nolabel_line121/rectangle_border_y[7]_i_9/O
                         net (fo=3, routed)           0.321    11.103    nolabel_line121/rectangle_border_y[7]_i_9_n_0
    SLICE_X38Y91         LUT6 (Prop_lut6_I5_O)        0.124    11.227 r  nolabel_line121/rectangle_border_y[7]_i_3/O
                         net (fo=8, routed)           0.510    11.737    nolabel_line121/rectangle_border_x[5]_i_1__1_n_0
    SLICE_X40Y91         LUT4 (Prop_lut4_I0_O)        0.124    11.861 r  nolabel_line121/rectangle_border_y[7]_i_1__2/O
                         net (fo=7, routed)           0.563    12.424    nolabel_line121/rectangle_border_y[7]_i_1__2_n_0
    SLICE_X39Y91         FDRE                                         r  nolabel_line121/rectangle_border_x_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        1.434    14.775    nolabel_line121/clk_IBUF_BUFG
    SLICE_X39Y91         FDRE                                         r  nolabel_line121/rectangle_border_x_reg[6]/C
                         clock pessimism              0.187    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X39Y91         FDRE (Setup_fdre_C_R)       -0.429    14.497    nolabel_line121/rectangle_border_x_reg[6]
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                         -12.424    
  -------------------------------------------------------------------
                         slack                                  2.073    

Slack (MET) :             2.081ns  (required time - arrival time)
  Source:                 nolabel_line86/xpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line121/rectangle_border_y_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.093ns  (logic 1.711ns (24.123%)  route 5.382ns (75.877%))
  Logic Levels:           8  (LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        1.804     5.325    nolabel_line86/clk_IBUF_BUFG
    SLICE_X4Y112         FDRE                                         r  nolabel_line86/xpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y112         FDRE (Prop_fdre_C_Q)         0.456     5.781 r  nolabel_line86/xpos_reg[4]/Q
                         net (fo=23, routed)          1.762     7.544    nolabel_line86/xpos[4]
    SLICE_X10Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.668 f  nolabel_line86/rectangle_border_x[6]_i_8/O
                         net (fo=1, routed)           0.000     7.668    nolabel_line86/rectangle_border_x[6]_i_8_n_0
    SLICE_X10Y95         MUXF7 (Prop_muxf7_I1_O)      0.214     7.882 f  nolabel_line86/rectangle_border_x_reg[6]_i_5/O
                         net (fo=1, routed)           0.607     8.488    nolabel_line86/rectangle_border_x_reg[6]_i_5_n_0
    SLICE_X14Y93         LUT6 (Prop_lut6_I0_O)        0.297     8.785 f  nolabel_line86/rectangle_border_x[6]_i_2/O
                         net (fo=5, routed)           0.974     9.759    nolabel_line121/ypos_reg[2]
    SLICE_X38Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.883 f  nolabel_line121/rectangle_border_a[3]_i_5/O
                         net (fo=2, routed)           0.173    10.056    nolabel_line121/rectangle_border_a[3]_i_5_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I5_O)        0.124    10.180 r  nolabel_line121/rectangle_border_x[7]_i_2__1/O
                         net (fo=3, routed)           0.478    10.658    nolabel_line121/rectangle_border_x[7]_i_2__1_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I0_O)        0.124    10.782 r  nolabel_line121/rectangle_border_y[7]_i_9/O
                         net (fo=3, routed)           0.321    11.103    nolabel_line121/rectangle_border_y[7]_i_9_n_0
    SLICE_X38Y91         LUT6 (Prop_lut6_I5_O)        0.124    11.227 r  nolabel_line121/rectangle_border_y[7]_i_3/O
                         net (fo=8, routed)           0.510    11.737    nolabel_line121/rectangle_border_x[5]_i_1__1_n_0
    SLICE_X40Y91         LUT4 (Prop_lut4_I0_O)        0.124    11.861 r  nolabel_line121/rectangle_border_y[7]_i_1__2/O
                         net (fo=7, routed)           0.557    12.418    nolabel_line121/rectangle_border_y[7]_i_1__2_n_0
    SLICE_X40Y92         FDRE                                         r  nolabel_line121/rectangle_border_y_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        1.436    14.777    nolabel_line121/clk_IBUF_BUFG
    SLICE_X40Y92         FDRE                                         r  nolabel_line121/rectangle_border_y_reg[5]/C
                         clock pessimism              0.187    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X40Y92         FDRE (Setup_fdre_C_R)       -0.429    14.499    nolabel_line121/rectangle_border_y_reg[5]
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                         -12.418    
  -------------------------------------------------------------------
                         slack                                  2.081    

Slack (MET) :             2.081ns  (required time - arrival time)
  Source:                 nolabel_line86/xpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line121/rectangle_border_y_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.093ns  (logic 1.711ns (24.123%)  route 5.382ns (75.877%))
  Logic Levels:           8  (LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        1.804     5.325    nolabel_line86/clk_IBUF_BUFG
    SLICE_X4Y112         FDRE                                         r  nolabel_line86/xpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y112         FDRE (Prop_fdre_C_Q)         0.456     5.781 r  nolabel_line86/xpos_reg[4]/Q
                         net (fo=23, routed)          1.762     7.544    nolabel_line86/xpos[4]
    SLICE_X10Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.668 f  nolabel_line86/rectangle_border_x[6]_i_8/O
                         net (fo=1, routed)           0.000     7.668    nolabel_line86/rectangle_border_x[6]_i_8_n_0
    SLICE_X10Y95         MUXF7 (Prop_muxf7_I1_O)      0.214     7.882 f  nolabel_line86/rectangle_border_x_reg[6]_i_5/O
                         net (fo=1, routed)           0.607     8.488    nolabel_line86/rectangle_border_x_reg[6]_i_5_n_0
    SLICE_X14Y93         LUT6 (Prop_lut6_I0_O)        0.297     8.785 f  nolabel_line86/rectangle_border_x[6]_i_2/O
                         net (fo=5, routed)           0.974     9.759    nolabel_line121/ypos_reg[2]
    SLICE_X38Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.883 f  nolabel_line121/rectangle_border_a[3]_i_5/O
                         net (fo=2, routed)           0.173    10.056    nolabel_line121/rectangle_border_a[3]_i_5_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I5_O)        0.124    10.180 r  nolabel_line121/rectangle_border_x[7]_i_2__1/O
                         net (fo=3, routed)           0.478    10.658    nolabel_line121/rectangle_border_x[7]_i_2__1_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I0_O)        0.124    10.782 r  nolabel_line121/rectangle_border_y[7]_i_9/O
                         net (fo=3, routed)           0.321    11.103    nolabel_line121/rectangle_border_y[7]_i_9_n_0
    SLICE_X38Y91         LUT6 (Prop_lut6_I5_O)        0.124    11.227 r  nolabel_line121/rectangle_border_y[7]_i_3/O
                         net (fo=8, routed)           0.510    11.737    nolabel_line121/rectangle_border_x[5]_i_1__1_n_0
    SLICE_X40Y91         LUT4 (Prop_lut4_I0_O)        0.124    11.861 r  nolabel_line121/rectangle_border_y[7]_i_1__2/O
                         net (fo=7, routed)           0.557    12.418    nolabel_line121/rectangle_border_y[7]_i_1__2_n_0
    SLICE_X40Y92         FDSE                                         r  nolabel_line121/rectangle_border_y_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        1.436    14.777    nolabel_line121/clk_IBUF_BUFG
    SLICE_X40Y92         FDSE                                         r  nolabel_line121/rectangle_border_y_reg[7]/C
                         clock pessimism              0.187    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X40Y92         FDSE (Setup_fdse_C_S)       -0.429    14.499    nolabel_line121/rectangle_border_y_reg[7]
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                         -12.418    
  -------------------------------------------------------------------
                         slack                                  2.081    

Slack (MET) :             2.218ns  (required time - arrival time)
  Source:                 nolabel_line86/xpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line121/rectangle_border_b_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.178ns  (logic 1.711ns (23.835%)  route 5.467ns (76.165%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        1.804     5.325    nolabel_line86/clk_IBUF_BUFG
    SLICE_X4Y112         FDRE                                         r  nolabel_line86/xpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y112         FDRE (Prop_fdre_C_Q)         0.456     5.781 f  nolabel_line86/xpos_reg[4]/Q
                         net (fo=23, routed)          1.762     7.544    nolabel_line86/xpos[4]
    SLICE_X10Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.668 r  nolabel_line86/rectangle_border_x[6]_i_8/O
                         net (fo=1, routed)           0.000     7.668    nolabel_line86/rectangle_border_x[6]_i_8_n_0
    SLICE_X10Y95         MUXF7 (Prop_muxf7_I1_O)      0.214     7.882 r  nolabel_line86/rectangle_border_x_reg[6]_i_5/O
                         net (fo=1, routed)           0.607     8.488    nolabel_line86/rectangle_border_x_reg[6]_i_5_n_0
    SLICE_X14Y93         LUT6 (Prop_lut6_I0_O)        0.297     8.785 r  nolabel_line86/rectangle_border_x[6]_i_2/O
                         net (fo=5, routed)           0.974     9.759    nolabel_line121/ypos_reg[2]
    SLICE_X38Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.883 r  nolabel_line121/rectangle_border_a[3]_i_5/O
                         net (fo=2, routed)           0.173    10.056    nolabel_line121/rectangle_border_a[3]_i_5_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I5_O)        0.124    10.180 f  nolabel_line121/rectangle_border_x[7]_i_2__1/O
                         net (fo=3, routed)           0.478    10.658    nolabel_line121/rectangle_border_x[7]_i_2__1_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I0_O)        0.124    10.782 f  nolabel_line121/rectangle_border_y[7]_i_9/O
                         net (fo=3, routed)           0.330    11.112    nolabel_line121/rectangle_border_y[7]_i_9_n_0
    SLICE_X38Y91         LUT3 (Prop_lut3_I2_O)        0.124    11.236 r  nolabel_line121/rectangle_border_y[7]_i_6/O
                         net (fo=3, routed)           0.602    11.839    nolabel_line121/rectangle_border_y[7]
    SLICE_X40Y91         LUT5 (Prop_lut5_I0_O)        0.124    11.963 r  nolabel_line121/rectangle_border_a[3]_i_1__1/O
                         net (fo=4, routed)           0.541    12.504    nolabel_line121/b0
    SLICE_X40Y90         FDRE                                         r  nolabel_line121/rectangle_border_b_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        1.435    14.776    nolabel_line121/clk_IBUF_BUFG
    SLICE_X40Y90         FDRE                                         r  nolabel_line121/rectangle_border_b_reg[2]/C
                         clock pessimism              0.187    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X40Y90         FDRE (Setup_fdre_C_CE)      -0.205    14.722    nolabel_line121/rectangle_border_b_reg[2]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                         -12.504    
  -------------------------------------------------------------------
                         slack                                  2.218    

Slack (MET) :             2.218ns  (required time - arrival time)
  Source:                 nolabel_line86/xpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line121/rectangle_border_b_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.178ns  (logic 1.711ns (23.835%)  route 5.467ns (76.165%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        1.804     5.325    nolabel_line86/clk_IBUF_BUFG
    SLICE_X4Y112         FDRE                                         r  nolabel_line86/xpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y112         FDRE (Prop_fdre_C_Q)         0.456     5.781 f  nolabel_line86/xpos_reg[4]/Q
                         net (fo=23, routed)          1.762     7.544    nolabel_line86/xpos[4]
    SLICE_X10Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.668 r  nolabel_line86/rectangle_border_x[6]_i_8/O
                         net (fo=1, routed)           0.000     7.668    nolabel_line86/rectangle_border_x[6]_i_8_n_0
    SLICE_X10Y95         MUXF7 (Prop_muxf7_I1_O)      0.214     7.882 r  nolabel_line86/rectangle_border_x_reg[6]_i_5/O
                         net (fo=1, routed)           0.607     8.488    nolabel_line86/rectangle_border_x_reg[6]_i_5_n_0
    SLICE_X14Y93         LUT6 (Prop_lut6_I0_O)        0.297     8.785 r  nolabel_line86/rectangle_border_x[6]_i_2/O
                         net (fo=5, routed)           0.974     9.759    nolabel_line121/ypos_reg[2]
    SLICE_X38Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.883 r  nolabel_line121/rectangle_border_a[3]_i_5/O
                         net (fo=2, routed)           0.173    10.056    nolabel_line121/rectangle_border_a[3]_i_5_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I5_O)        0.124    10.180 f  nolabel_line121/rectangle_border_x[7]_i_2__1/O
                         net (fo=3, routed)           0.478    10.658    nolabel_line121/rectangle_border_x[7]_i_2__1_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I0_O)        0.124    10.782 f  nolabel_line121/rectangle_border_y[7]_i_9/O
                         net (fo=3, routed)           0.330    11.112    nolabel_line121/rectangle_border_y[7]_i_9_n_0
    SLICE_X38Y91         LUT3 (Prop_lut3_I2_O)        0.124    11.236 r  nolabel_line121/rectangle_border_y[7]_i_6/O
                         net (fo=3, routed)           0.602    11.839    nolabel_line121/rectangle_border_y[7]
    SLICE_X40Y91         LUT5 (Prop_lut5_I0_O)        0.124    11.963 r  nolabel_line121/rectangle_border_a[3]_i_1__1/O
                         net (fo=4, routed)           0.541    12.504    nolabel_line121/b0
    SLICE_X40Y90         FDRE                                         r  nolabel_line121/rectangle_border_b_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        1.435    14.776    nolabel_line121/clk_IBUF_BUFG
    SLICE_X40Y90         FDRE                                         r  nolabel_line121/rectangle_border_b_reg[7]/C
                         clock pessimism              0.187    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X40Y90         FDRE (Setup_fdre_C_CE)      -0.205    14.722    nolabel_line121/rectangle_border_b_reg[7]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                         -12.504    
  -------------------------------------------------------------------
                         slack                                  2.218    

Slack (MET) :             2.332ns  (required time - arrival time)
  Source:                 nolabel_line86/xpos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_over_lose_menu/rectangle_border_b_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.200ns  (logic 1.492ns (20.722%)  route 5.708ns (79.278%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        1.735     5.256    nolabel_line86/clk_IBUF_BUFG
    SLICE_X8Y114         FDRE                                         r  nolabel_line86/xpos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.518     5.774 f  nolabel_line86/xpos_reg[9]/Q
                         net (fo=13, routed)          1.421     7.195    nolabel_line86/xpos[9]
    SLICE_X8Y99          LUT2 (Prop_lut2_I1_O)        0.150     7.345 f  nolabel_line86/rectangle_border_x[7]_i_20/O
                         net (fo=1, routed)           0.711     8.056    nolabel_line86/rectangle_border_x[7]_i_20_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I2_O)        0.328     8.384 f  nolabel_line86/rectangle_border_x[7]_i_14__0/O
                         net (fo=1, routed)           0.670     9.055    nolabel_line86/rectangle_border_x[7]_i_14__0_n_0
    SLICE_X8Y95          LUT5 (Prop_lut5_I1_O)        0.124     9.179 r  nolabel_line86/rectangle_border_x[7]_i_10__0/O
                         net (fo=3, routed)           0.957    10.135    game_over_lose_menu/ypos_reg[0]
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124    10.259 f  game_over_lose_menu/rectangle_border_x[7]_i_9__0/O
                         net (fo=1, routed)           0.466    10.725    nolabel_line86/btn_out_reg_0
    SLICE_X6Y84          LUT2 (Prop_lut2_I1_O)        0.124    10.849 r  nolabel_line86/rectangle_border_x[7]_i_4__0/O
                         net (fo=12, routed)          0.903    11.752    game_over_lose_menu/ypos_reg[4]
    SLICE_X7Y84          LUT6 (Prop_lut6_I1_O)        0.124    11.876 r  game_over_lose_menu/rectangle_border_a[3]_i_1__0/O
                         net (fo=4, routed)           0.580    12.456    game_over_lose_menu/b0
    SLICE_X7Y84          FDRE                                         r  game_over_lose_menu/rectangle_border_b_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        1.501    14.842    game_over_lose_menu/clk_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  game_over_lose_menu/rectangle_border_b_reg[2]/C
                         clock pessimism              0.187    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X7Y84          FDRE (Setup_fdre_C_CE)      -0.205    14.788    game_over_lose_menu/rectangle_border_b_reg[2]
  -------------------------------------------------------------------
                         required time                         14.788    
                         arrival time                         -12.456    
  -------------------------------------------------------------------
                         slack                                  2.332    

Slack (MET) :             2.332ns  (required time - arrival time)
  Source:                 nolabel_line86/xpos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_over_lose_menu/rectangle_border_b_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.200ns  (logic 1.492ns (20.722%)  route 5.708ns (79.278%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        1.735     5.256    nolabel_line86/clk_IBUF_BUFG
    SLICE_X8Y114         FDRE                                         r  nolabel_line86/xpos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.518     5.774 f  nolabel_line86/xpos_reg[9]/Q
                         net (fo=13, routed)          1.421     7.195    nolabel_line86/xpos[9]
    SLICE_X8Y99          LUT2 (Prop_lut2_I1_O)        0.150     7.345 f  nolabel_line86/rectangle_border_x[7]_i_20/O
                         net (fo=1, routed)           0.711     8.056    nolabel_line86/rectangle_border_x[7]_i_20_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I2_O)        0.328     8.384 f  nolabel_line86/rectangle_border_x[7]_i_14__0/O
                         net (fo=1, routed)           0.670     9.055    nolabel_line86/rectangle_border_x[7]_i_14__0_n_0
    SLICE_X8Y95          LUT5 (Prop_lut5_I1_O)        0.124     9.179 r  nolabel_line86/rectangle_border_x[7]_i_10__0/O
                         net (fo=3, routed)           0.957    10.135    game_over_lose_menu/ypos_reg[0]
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124    10.259 f  game_over_lose_menu/rectangle_border_x[7]_i_9__0/O
                         net (fo=1, routed)           0.466    10.725    nolabel_line86/btn_out_reg_0
    SLICE_X6Y84          LUT2 (Prop_lut2_I1_O)        0.124    10.849 r  nolabel_line86/rectangle_border_x[7]_i_4__0/O
                         net (fo=12, routed)          0.903    11.752    game_over_lose_menu/ypos_reg[4]
    SLICE_X7Y84          LUT6 (Prop_lut6_I1_O)        0.124    11.876 r  game_over_lose_menu/rectangle_border_a[3]_i_1__0/O
                         net (fo=4, routed)           0.580    12.456    game_over_lose_menu/b0
    SLICE_X7Y84          FDRE                                         r  game_over_lose_menu/rectangle_border_b_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        1.501    14.842    game_over_lose_menu/clk_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  game_over_lose_menu/rectangle_border_b_reg[7]/C
                         clock pessimism              0.187    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X7Y84          FDRE (Setup_fdre_C_CE)      -0.205    14.788    game_over_lose_menu/rectangle_border_b_reg[7]
  -------------------------------------------------------------------
                         required time                         14.788    
                         arrival time                         -12.456    
  -------------------------------------------------------------------
                         slack                                  2.332    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 game_over_lose_menu/flexible_clock_module_25m/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_over_lose_menu/flexible_clock_module_25m/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.394ns (74.572%)  route 0.134ns (25.428%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        0.562     1.445    game_over_lose_menu/flexible_clock_module_25m/clk_IBUF_BUFG
    SLICE_X40Y98         FDRE                                         r  game_over_lose_menu/flexible_clock_module_25m/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  game_over_lose_menu/flexible_clock_module_25m/count_reg[2]/Q
                         net (fo=2, routed)           0.134     1.720    game_over_lose_menu/flexible_clock_module_25m/count_reg[2]
    SLICE_X40Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.880 r  game_over_lose_menu/flexible_clock_module_25m/count_reg[0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     1.880    game_over_lose_menu/flexible_clock_module_25m/count_reg[0]_i_2__2_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.919 r  game_over_lose_menu/flexible_clock_module_25m/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.920    game_over_lose_menu/flexible_clock_module_25m/count_reg[4]_i_1__2_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.974 r  game_over_lose_menu/flexible_clock_module_25m/count_reg[8]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.974    game_over_lose_menu/flexible_clock_module_25m/count_reg[8]_i_1__2_n_7
    SLICE_X40Y100        FDRE                                         r  game_over_lose_menu/flexible_clock_module_25m/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        0.917     2.045    game_over_lose_menu/flexible_clock_module_25m/clk_IBUF_BUFG
    SLICE_X40Y100        FDRE                                         r  game_over_lose_menu/flexible_clock_module_25m/count_reg[8]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X40Y100        FDRE (Hold_fdre_C_D)         0.105     1.901    game_over_lose_menu/flexible_clock_module_25m/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 game_over_lose_menu/flexible_clock_module_25m/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_over_lose_menu/flexible_clock_module_25m/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.405ns (75.091%)  route 0.134ns (24.909%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        0.562     1.445    game_over_lose_menu/flexible_clock_module_25m/clk_IBUF_BUFG
    SLICE_X40Y98         FDRE                                         r  game_over_lose_menu/flexible_clock_module_25m/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  game_over_lose_menu/flexible_clock_module_25m/count_reg[2]/Q
                         net (fo=2, routed)           0.134     1.720    game_over_lose_menu/flexible_clock_module_25m/count_reg[2]
    SLICE_X40Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.880 r  game_over_lose_menu/flexible_clock_module_25m/count_reg[0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     1.880    game_over_lose_menu/flexible_clock_module_25m/count_reg[0]_i_2__2_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.919 r  game_over_lose_menu/flexible_clock_module_25m/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.920    game_over_lose_menu/flexible_clock_module_25m/count_reg[4]_i_1__2_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.985 r  game_over_lose_menu/flexible_clock_module_25m/count_reg[8]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     1.985    game_over_lose_menu/flexible_clock_module_25m/count_reg[8]_i_1__2_n_5
    SLICE_X40Y100        FDRE                                         r  game_over_lose_menu/flexible_clock_module_25m/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        0.917     2.045    game_over_lose_menu/flexible_clock_module_25m/clk_IBUF_BUFG
    SLICE_X40Y100        FDRE                                         r  game_over_lose_menu/flexible_clock_module_25m/count_reg[10]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X40Y100        FDRE (Hold_fdre_C_D)         0.105     1.901    game_over_lose_menu/flexible_clock_module_25m/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 game_over_win_menu/flexible_clock_module_25m/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_over_win_menu/flexible_clock_module_25m/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.355ns (64.542%)  route 0.195ns (35.458%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        0.565     1.448    game_over_win_menu/flexible_clock_module_25m/clk_IBUF_BUFG
    SLICE_X48Y99         FDRE                                         r  game_over_win_menu/flexible_clock_module_25m/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  game_over_win_menu/flexible_clock_module_25m/count_reg[3]/Q
                         net (fo=2, routed)           0.194     1.784    game_over_win_menu/flexible_clock_module_25m/count_reg[3]
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.944 r  game_over_win_menu/flexible_clock_module_25m/count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001     1.944    game_over_win_menu/flexible_clock_module_25m/count_reg[0]_i_2__0_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.998 r  game_over_win_menu/flexible_clock_module_25m/count_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.998    game_over_win_menu/flexible_clock_module_25m/count_reg[4]_i_1__0_n_7
    SLICE_X48Y100        FDRE                                         r  game_over_win_menu/flexible_clock_module_25m/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        0.920     2.048    game_over_win_menu/flexible_clock_module_25m/clk_IBUF_BUFG
    SLICE_X48Y100        FDRE                                         r  game_over_win_menu/flexible_clock_module_25m/count_reg[4]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105     1.904    game_over_win_menu/flexible_clock_module_25m/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 game_over_lose_menu/flexible_clock_module_25m/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_over_lose_menu/flexible_clock_module_25m/my_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.231ns (42.565%)  route 0.312ns (57.435%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        0.562     1.445    game_over_lose_menu/flexible_clock_module_25m/clk_IBUF_BUFG
    SLICE_X40Y99         FDRE                                         r  game_over_lose_menu/flexible_clock_module_25m/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  game_over_lose_menu/flexible_clock_module_25m/count_reg[4]/Q
                         net (fo=2, routed)           0.116     1.702    game_over_lose_menu/flexible_clock_module_25m/count_reg[4]
    SLICE_X42Y99         LUT6 (Prop_lut6_I0_O)        0.045     1.747 r  game_over_lose_menu/flexible_clock_module_25m/count[0]_i_3__2/O
                         net (fo=2, routed)           0.196     1.943    game_over_lose_menu/flexible_clock_module_25m/count[0]_i_3__2_n_0
    SLICE_X41Y102        LUT6 (Prop_lut6_I2_O)        0.045     1.988 r  game_over_lose_menu/flexible_clock_module_25m/my_clk_i_1__2/O
                         net (fo=1, routed)           0.000     1.988    game_over_lose_menu/flexible_clock_module_25m/my_clk_i_1__2_n_0
    SLICE_X41Y102        FDRE                                         r  game_over_lose_menu/flexible_clock_module_25m/my_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        0.917     2.045    game_over_lose_menu/flexible_clock_module_25m/clk_IBUF_BUFG
    SLICE_X41Y102        FDRE                                         r  game_over_lose_menu/flexible_clock_module_25m/my_clk_reg/C
                         clock pessimism             -0.249     1.796    
    SLICE_X41Y102        FDRE (Hold_fdre_C_D)         0.091     1.887    game_over_lose_menu/flexible_clock_module_25m/my_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 game/flexible_clock_1000/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/flexible_clock_1000/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        0.569     1.452    game/flexible_clock_1000/clk_IBUF_BUFG
    SLICE_X57Y49         FDRE                                         r  game/flexible_clock_1000/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  game/flexible_clock_1000/count_reg[23]/Q
                         net (fo=2, routed)           0.120     1.713    game/flexible_clock_1000/count_reg[23]
    SLICE_X57Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.873 r  game/flexible_clock_1000/count_reg[20]_i_1__8/CO[3]
                         net (fo=1, routed)           0.001     1.874    game/flexible_clock_1000/count_reg[20]_i_1__8_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.928 r  game/flexible_clock_1000/count_reg[24]_i_1__8/O[0]
                         net (fo=1, routed)           0.000     1.928    game/flexible_clock_1000/count_reg[24]_i_1__8_n_7
    SLICE_X57Y50         FDRE                                         r  game/flexible_clock_1000/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        0.835     1.963    game/flexible_clock_1000/clk_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  game/flexible_clock_1000/count_reg[24]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X57Y50         FDRE (Hold_fdre_C_D)         0.105     1.824    game/flexible_clock_1000/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 game_over_win_menu/flexible_clock_module_25m/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_over_win_menu/flexible_clock_module_25m/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.366ns (65.237%)  route 0.195ns (34.763%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        0.565     1.448    game_over_win_menu/flexible_clock_module_25m/clk_IBUF_BUFG
    SLICE_X48Y99         FDRE                                         r  game_over_win_menu/flexible_clock_module_25m/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  game_over_win_menu/flexible_clock_module_25m/count_reg[3]/Q
                         net (fo=2, routed)           0.194     1.784    game_over_win_menu/flexible_clock_module_25m/count_reg[3]
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.944 r  game_over_win_menu/flexible_clock_module_25m/count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001     1.944    game_over_win_menu/flexible_clock_module_25m/count_reg[0]_i_2__0_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.009 r  game_over_win_menu/flexible_clock_module_25m/count_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.009    game_over_win_menu/flexible_clock_module_25m/count_reg[4]_i_1__0_n_5
    SLICE_X48Y100        FDRE                                         r  game_over_win_menu/flexible_clock_module_25m/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        0.920     2.048    game_over_win_menu/flexible_clock_module_25m/clk_IBUF_BUFG
    SLICE_X48Y100        FDRE                                         r  game_over_win_menu/flexible_clock_module_25m/count_reg[6]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105     1.904    game_over_win_menu/flexible_clock_module_25m/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 nolabel_line173/flexible_clock_module_10/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line173/flexible_clock_module_10/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.373ns (73.043%)  route 0.138ns (26.957%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        0.596     1.479    nolabel_line173/flexible_clock_module_10/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  nolabel_line173/flexible_clock_module_10/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  nolabel_line173/flexible_clock_module_10/count_reg[6]/Q
                         net (fo=3, routed)           0.137     1.780    nolabel_line173/flexible_clock_module_10/count_reg[6]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.936 r  nolabel_line173/flexible_clock_module_10/count_reg[4]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.937    nolabel_line173/flexible_clock_module_10/count_reg[4]_i_1__6_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.990 r  nolabel_line173/flexible_clock_module_10/count_reg[8]_i_1__6/O[0]
                         net (fo=1, routed)           0.000     1.990    nolabel_line173/flexible_clock_module_10/count_reg[8]_i_1__6_n_7
    SLICE_X64Y50         FDRE                                         r  nolabel_line173/flexible_clock_module_10/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        0.864     1.992    nolabel_line173/flexible_clock_module_10/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  nolabel_line173/flexible_clock_module_10/count_reg[8]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.882    nolabel_line173/flexible_clock_module_10/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 game_over_lose_menu/flexible_clock_module_25m/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_over_lose_menu/flexible_clock_module_25m/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.430ns (76.194%)  route 0.134ns (23.806%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        0.562     1.445    game_over_lose_menu/flexible_clock_module_25m/clk_IBUF_BUFG
    SLICE_X40Y98         FDRE                                         r  game_over_lose_menu/flexible_clock_module_25m/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  game_over_lose_menu/flexible_clock_module_25m/count_reg[2]/Q
                         net (fo=2, routed)           0.134     1.720    game_over_lose_menu/flexible_clock_module_25m/count_reg[2]
    SLICE_X40Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.880 r  game_over_lose_menu/flexible_clock_module_25m/count_reg[0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     1.880    game_over_lose_menu/flexible_clock_module_25m/count_reg[0]_i_2__2_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.919 r  game_over_lose_menu/flexible_clock_module_25m/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.920    game_over_lose_menu/flexible_clock_module_25m/count_reg[4]_i_1__2_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.010 r  game_over_lose_menu/flexible_clock_module_25m/count_reg[8]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     2.010    game_over_lose_menu/flexible_clock_module_25m/count_reg[8]_i_1__2_n_4
    SLICE_X40Y100        FDRE                                         r  game_over_lose_menu/flexible_clock_module_25m/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        0.917     2.045    game_over_lose_menu/flexible_clock_module_25m/clk_IBUF_BUFG
    SLICE_X40Y100        FDRE                                         r  game_over_lose_menu/flexible_clock_module_25m/count_reg[11]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X40Y100        FDRE (Hold_fdre_C_D)         0.105     1.901    game_over_lose_menu/flexible_clock_module_25m/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 game_over_lose_menu/flexible_clock_module_25m/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_over_lose_menu/flexible_clock_module_25m/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.430ns (76.194%)  route 0.134ns (23.806%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        0.562     1.445    game_over_lose_menu/flexible_clock_module_25m/clk_IBUF_BUFG
    SLICE_X40Y98         FDRE                                         r  game_over_lose_menu/flexible_clock_module_25m/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  game_over_lose_menu/flexible_clock_module_25m/count_reg[2]/Q
                         net (fo=2, routed)           0.134     1.720    game_over_lose_menu/flexible_clock_module_25m/count_reg[2]
    SLICE_X40Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.880 r  game_over_lose_menu/flexible_clock_module_25m/count_reg[0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     1.880    game_over_lose_menu/flexible_clock_module_25m/count_reg[0]_i_2__2_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.919 r  game_over_lose_menu/flexible_clock_module_25m/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.920    game_over_lose_menu/flexible_clock_module_25m/count_reg[4]_i_1__2_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.010 r  game_over_lose_menu/flexible_clock_module_25m/count_reg[8]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     2.010    game_over_lose_menu/flexible_clock_module_25m/count_reg[8]_i_1__2_n_6
    SLICE_X40Y100        FDRE                                         r  game_over_lose_menu/flexible_clock_module_25m/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        0.917     2.045    game_over_lose_menu/flexible_clock_module_25m/clk_IBUF_BUFG
    SLICE_X40Y100        FDRE                                         r  game_over_lose_menu/flexible_clock_module_25m/count_reg[9]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X40Y100        FDRE (Hold_fdre_C_D)         0.105     1.901    game_over_lose_menu/flexible_clock_module_25m/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 game_over_lose_menu/flexible_clock_module_25m/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_over_lose_menu/flexible_clock_module_25m/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.433ns (76.320%)  route 0.134ns (23.680%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        0.562     1.445    game_over_lose_menu/flexible_clock_module_25m/clk_IBUF_BUFG
    SLICE_X40Y98         FDRE                                         r  game_over_lose_menu/flexible_clock_module_25m/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  game_over_lose_menu/flexible_clock_module_25m/count_reg[2]/Q
                         net (fo=2, routed)           0.134     1.720    game_over_lose_menu/flexible_clock_module_25m/count_reg[2]
    SLICE_X40Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.880 r  game_over_lose_menu/flexible_clock_module_25m/count_reg[0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     1.880    game_over_lose_menu/flexible_clock_module_25m/count_reg[0]_i_2__2_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.919 r  game_over_lose_menu/flexible_clock_module_25m/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.920    game_over_lose_menu/flexible_clock_module_25m/count_reg[4]_i_1__2_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.959 r  game_over_lose_menu/flexible_clock_module_25m/count_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.959    game_over_lose_menu/flexible_clock_module_25m/count_reg[8]_i_1__2_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.013 r  game_over_lose_menu/flexible_clock_module_25m/count_reg[12]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     2.013    game_over_lose_menu/flexible_clock_module_25m/count_reg[12]_i_1__2_n_7
    SLICE_X40Y101        FDRE                                         r  game_over_lose_menu/flexible_clock_module_25m/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1344, routed)        0.917     2.045    game_over_lose_menu/flexible_clock_module_25m/clk_IBUF_BUFG
    SLICE_X40Y101        FDRE                                         r  game_over_lose_menu/flexible_clock_module_25m/count_reg[12]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X40Y101        FDRE (Hold_fdre_C_D)         0.105     1.901    game_over_lose_menu/flexible_clock_module_25m/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y63   fade_lose_main_active_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y65   fade_win_main_active_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y27   flexible_clock_module_1000/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y29   flexible_clock_module_1000/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y29   flexible_clock_module_1000/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y30   flexible_clock_module_1000/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y30   flexible_clock_module_1000/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y30   flexible_clock_module_1000/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y30   flexible_clock_module_1000/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y33   flexible_clock_module_1000/count_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y33   flexible_clock_module_1000/count_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y33   flexible_clock_module_1000/count_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y33   flexible_clock_module_1000/count_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y34   flexible_clock_module_1000/count_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y34   flexible_clock_module_1000/count_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y34   flexible_clock_module_1000/count_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y34   flexible_clock_module_1000/count_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y34   flexible_clock_module_1000/my_clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y30   flexible_clock_module_6p25m/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y63   fade_lose_main_active_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y27   flexible_clock_module_1000/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y29   flexible_clock_module_1000/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y29   flexible_clock_module_1000/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y30   flexible_clock_module_1000/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y30   flexible_clock_module_1000/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y30   flexible_clock_module_1000/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y30   flexible_clock_module_1000/count_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y27   flexible_clock_module_1000/count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y32   flexible_clock_module_1000/count_reg[20]/C



