{"vcs1":{"timestamp_begin":1682278118.481166330, "rt":0.71, "ut":0.26, "st":0.14}}
{"vcselab":{"timestamp_begin":1682278119.253757334, "rt":1.09, "ut":0.22, "st":0.26}}
{"link":{"timestamp_begin":1682278120.404080426, "rt":1.69, "ut":0.07, "st":1.28}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682278118.181075732}
{"VCS_COMP_START_TIME": 1682278118.181075732}
{"VCS_COMP_END_TIME": 1682278122.753858105}
{"VCS_USER_OPTIONS": "-sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 341176}}
{"stitch_vcselab": {"peak_mem": 238988}}
