<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Module Communication Protocol Wrapper - MCPW: Pdmic Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">Module Communication Protocol Wrapper - MCPW
        </div>
        <div id="projectbrief" class="col-sm-12">Host side implementation of MCP</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_pdmic-members.xhtml">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">Pdmic Struct Reference<div class="ingroups"><a class="el" href="group___s_a_m_g55___p_d_m_i_c.xhtml">Pulse Density Modulation Interface Controller</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="struct_pdmic.xhtml" title="Pdmic hardware registers. ">Pdmic</a> hardware registers.  
 <a href="struct_pdmic.xhtml#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="pdmic_8h_source.xhtml">pdmic.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:aa745e4230fbd6fe679a3115fbaea9913"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pdmic.xhtml#aa745e4230fbd6fe679a3115fbaea9913">PDMIC_CR</a></td></tr>
<tr class="memdesc:aa745e4230fbd6fe679a3115fbaea9913"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pdmic.xhtml" title="Pdmic hardware registers. ">Pdmic</a> Offset: 0x00) Control Register  <a href="#aa745e4230fbd6fe679a3115fbaea9913">More...</a><br /></td></tr>
<tr class="separator:aa745e4230fbd6fe679a3115fbaea9913"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab07306631e5dcbe180d0015116fe3d94"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pdmic.xhtml#ab07306631e5dcbe180d0015116fe3d94">PDMIC_MR</a></td></tr>
<tr class="memdesc:ab07306631e5dcbe180d0015116fe3d94"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pdmic.xhtml" title="Pdmic hardware registers. ">Pdmic</a> Offset: 0x04) Mode Register  <a href="#ab07306631e5dcbe180d0015116fe3d94">More...</a><br /></td></tr>
<tr class="separator:ab07306631e5dcbe180d0015116fe3d94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a674684b41107cf6ed4088fd9eafb1634"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pdmic.xhtml#a674684b41107cf6ed4088fd9eafb1634">Reserved1</a> [3]</td></tr>
<tr class="separator:a674684b41107cf6ed4088fd9eafb1634"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3aaa54cdf828f2798c32a0c6c4e01aa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pdmic.xhtml#ac3aaa54cdf828f2798c32a0c6c4e01aa">PDMIC_CDR</a></td></tr>
<tr class="memdesc:ac3aaa54cdf828f2798c32a0c6c4e01aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pdmic.xhtml" title="Pdmic hardware registers. ">Pdmic</a> Offset: 0x14) Converted Data Register  <a href="#ac3aaa54cdf828f2798c32a0c6c4e01aa">More...</a><br /></td></tr>
<tr class="separator:ac3aaa54cdf828f2798c32a0c6c4e01aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2498cb0d7c9cfb0c790043cfdab2c80c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pdmic.xhtml#a2498cb0d7c9cfb0c790043cfdab2c80c">PDMIC_IER</a></td></tr>
<tr class="memdesc:a2498cb0d7c9cfb0c790043cfdab2c80c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pdmic.xhtml" title="Pdmic hardware registers. ">Pdmic</a> Offset: 0x18) Interrupt Enable Register  <a href="#a2498cb0d7c9cfb0c790043cfdab2c80c">More...</a><br /></td></tr>
<tr class="separator:a2498cb0d7c9cfb0c790043cfdab2c80c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae895e7fc4bf7d834069096ef0997fc19"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pdmic.xhtml#ae895e7fc4bf7d834069096ef0997fc19">PDMIC_IDR</a></td></tr>
<tr class="memdesc:ae895e7fc4bf7d834069096ef0997fc19"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pdmic.xhtml" title="Pdmic hardware registers. ">Pdmic</a> Offset: 0x1C) Interrupt Disable Register  <a href="#ae895e7fc4bf7d834069096ef0997fc19">More...</a><br /></td></tr>
<tr class="separator:ae895e7fc4bf7d834069096ef0997fc19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4261d2d6089a0f21bb109c2d1baa81d8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pdmic.xhtml#a4261d2d6089a0f21bb109c2d1baa81d8">PDMIC_IMR</a></td></tr>
<tr class="memdesc:a4261d2d6089a0f21bb109c2d1baa81d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pdmic.xhtml" title="Pdmic hardware registers. ">Pdmic</a> Offset: 0x20) Interrupt Mask Register  <a href="#a4261d2d6089a0f21bb109c2d1baa81d8">More...</a><br /></td></tr>
<tr class="separator:a4261d2d6089a0f21bb109c2d1baa81d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7287061a4121e66d28681ea1edc8d083"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pdmic.xhtml#a7287061a4121e66d28681ea1edc8d083">PDMIC_ISR</a></td></tr>
<tr class="memdesc:a7287061a4121e66d28681ea1edc8d083"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pdmic.xhtml" title="Pdmic hardware registers. ">Pdmic</a> Offset: 0x24) Interrupt Status Register  <a href="#a7287061a4121e66d28681ea1edc8d083">More...</a><br /></td></tr>
<tr class="separator:a7287061a4121e66d28681ea1edc8d083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f67a03857a6120696a818ec1ff3b938"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pdmic.xhtml#a6f67a03857a6120696a818ec1ff3b938">Reserved2</a> [12]</td></tr>
<tr class="separator:a6f67a03857a6120696a818ec1ff3b938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a138c5cd28463e60029ef2141dd81211f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pdmic.xhtml#a138c5cd28463e60029ef2141dd81211f">PDMIC_DSPR0</a></td></tr>
<tr class="memdesc:a138c5cd28463e60029ef2141dd81211f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pdmic.xhtml" title="Pdmic hardware registers. ">Pdmic</a> Offset: 0x58) DSP Configuration Register 0  <a href="#a138c5cd28463e60029ef2141dd81211f">More...</a><br /></td></tr>
<tr class="separator:a138c5cd28463e60029ef2141dd81211f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af69757061654d76e060475ac624cabd8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pdmic.xhtml#af69757061654d76e060475ac624cabd8">PDMIC_DSPR1</a></td></tr>
<tr class="memdesc:af69757061654d76e060475ac624cabd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pdmic.xhtml" title="Pdmic hardware registers. ">Pdmic</a> Offset: 0x5C) DSP Configuration Register 1  <a href="#af69757061654d76e060475ac624cabd8">More...</a><br /></td></tr>
<tr class="separator:af69757061654d76e060475ac624cabd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ca36e3d5e12aa9de3fbe257581195b1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pdmic.xhtml#a7ca36e3d5e12aa9de3fbe257581195b1">Reserved3</a> [33]</td></tr>
<tr class="separator:a7ca36e3d5e12aa9de3fbe257581195b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19342ff2324046b99a9c3204fbc99557"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pdmic.xhtml#a19342ff2324046b99a9c3204fbc99557">PDMIC_WPMR</a></td></tr>
<tr class="memdesc:a19342ff2324046b99a9c3204fbc99557"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pdmic.xhtml" title="Pdmic hardware registers. ">Pdmic</a> Offset: 0xE4) Write Protection Mode Register  <a href="#a19342ff2324046b99a9c3204fbc99557">More...</a><br /></td></tr>
<tr class="separator:a19342ff2324046b99a9c3204fbc99557"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a374125cfedfa9d771548101c42ba3ae0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pdmic.xhtml#a374125cfedfa9d771548101c42ba3ae0">PDMIC_WPSR</a></td></tr>
<tr class="memdesc:a374125cfedfa9d771548101c42ba3ae0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pdmic.xhtml" title="Pdmic hardware registers. ">Pdmic</a> Offset: 0xE8) Write Protection Status Register  <a href="#a374125cfedfa9d771548101c42ba3ae0">More...</a><br /></td></tr>
<tr class="separator:a374125cfedfa9d771548101c42ba3ae0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a558c30d5c788055d58e682e8315ed80e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pdmic.xhtml#a558c30d5c788055d58e682e8315ed80e">Reserved4</a> [5]</td></tr>
<tr class="separator:a558c30d5c788055d58e682e8315ed80e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7623eafafd7365dd89fe216503174503"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pdmic.xhtml#a7623eafafd7365dd89fe216503174503">PDMIC_RPR</a></td></tr>
<tr class="memdesc:a7623eafafd7365dd89fe216503174503"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pdmic.xhtml" title="Pdmic hardware registers. ">Pdmic</a> Offset: 0x100) Receive Pointer Register  <a href="#a7623eafafd7365dd89fe216503174503">More...</a><br /></td></tr>
<tr class="separator:a7623eafafd7365dd89fe216503174503"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a470ac93fff16c8cb84eb60b478689fba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pdmic.xhtml#a470ac93fff16c8cb84eb60b478689fba">PDMIC_RCR</a></td></tr>
<tr class="memdesc:a470ac93fff16c8cb84eb60b478689fba"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pdmic.xhtml" title="Pdmic hardware registers. ">Pdmic</a> Offset: 0x104) Receive Counter Register  <a href="#a470ac93fff16c8cb84eb60b478689fba">More...</a><br /></td></tr>
<tr class="separator:a470ac93fff16c8cb84eb60b478689fba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab24b15017fdb82d69a07b28a76058fe4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pdmic.xhtml#ab24b15017fdb82d69a07b28a76058fe4">Reserved5</a> [2]</td></tr>
<tr class="separator:ab24b15017fdb82d69a07b28a76058fe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb9a2a9eff464632dabd635a5bdf592e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pdmic.xhtml#aeb9a2a9eff464632dabd635a5bdf592e">PDMIC_RNPR</a></td></tr>
<tr class="memdesc:aeb9a2a9eff464632dabd635a5bdf592e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pdmic.xhtml" title="Pdmic hardware registers. ">Pdmic</a> Offset: 0x110) Receive Next Pointer Register  <a href="#aeb9a2a9eff464632dabd635a5bdf592e">More...</a><br /></td></tr>
<tr class="separator:aeb9a2a9eff464632dabd635a5bdf592e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ffd0d6236b61396ccd9d79a30944a65"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pdmic.xhtml#a3ffd0d6236b61396ccd9d79a30944a65">PDMIC_RNCR</a></td></tr>
<tr class="memdesc:a3ffd0d6236b61396ccd9d79a30944a65"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pdmic.xhtml" title="Pdmic hardware registers. ">Pdmic</a> Offset: 0x114) Receive Next Counter Register  <a href="#a3ffd0d6236b61396ccd9d79a30944a65">More...</a><br /></td></tr>
<tr class="separator:a3ffd0d6236b61396ccd9d79a30944a65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6c78342bdb063cc8dbb9c49fc5f4dd1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pdmic.xhtml#ad6c78342bdb063cc8dbb9c49fc5f4dd1">Reserved6</a> [2]</td></tr>
<tr class="separator:ad6c78342bdb063cc8dbb9c49fc5f4dd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8ea71d8d9bf8527e1dab04d5f02f594"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pdmic.xhtml#aa8ea71d8d9bf8527e1dab04d5f02f594">PDMIC_PTCR</a></td></tr>
<tr class="memdesc:aa8ea71d8d9bf8527e1dab04d5f02f594"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pdmic.xhtml" title="Pdmic hardware registers. ">Pdmic</a> Offset: 0x120) Transfer Control Register  <a href="#aa8ea71d8d9bf8527e1dab04d5f02f594">More...</a><br /></td></tr>
<tr class="separator:aa8ea71d8d9bf8527e1dab04d5f02f594"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e952309a5cd8c2bca10de5eef17676a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pdmic.xhtml#a3e952309a5cd8c2bca10de5eef17676a">PDMIC_PTSR</a></td></tr>
<tr class="memdesc:a3e952309a5cd8c2bca10de5eef17676a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pdmic.xhtml" title="Pdmic hardware registers. ">Pdmic</a> Offset: 0x124) Transfer Status Register  <a href="#a3e952309a5cd8c2bca10de5eef17676a">More...</a><br /></td></tr>
<tr class="separator:a3e952309a5cd8c2bca10de5eef17676a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="struct_pdmic.xhtml" title="Pdmic hardware registers. ">Pdmic</a> hardware registers. </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="ac3aaa54cdf828f2798c32a0c6c4e01aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3aaa54cdf828f2798c32a0c6c4e01aa">&sect;&nbsp;</a></span>PDMIC_CDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Pdmic::PDMIC_CDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pdmic.xhtml" title="Pdmic hardware registers. ">Pdmic</a> Offset: 0x14) Converted Data Register </p>

</div>
</div>
<a id="aa745e4230fbd6fe679a3115fbaea9913"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa745e4230fbd6fe679a3115fbaea9913">&sect;&nbsp;</a></span>PDMIC_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Pdmic::PDMIC_CR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pdmic.xhtml" title="Pdmic hardware registers. ">Pdmic</a> Offset: 0x00) Control Register </p>

</div>
</div>
<a id="a138c5cd28463e60029ef2141dd81211f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a138c5cd28463e60029ef2141dd81211f">&sect;&nbsp;</a></span>PDMIC_DSPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Pdmic::PDMIC_DSPR0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pdmic.xhtml" title="Pdmic hardware registers. ">Pdmic</a> Offset: 0x58) DSP Configuration Register 0 </p>

</div>
</div>
<a id="af69757061654d76e060475ac624cabd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af69757061654d76e060475ac624cabd8">&sect;&nbsp;</a></span>PDMIC_DSPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Pdmic::PDMIC_DSPR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pdmic.xhtml" title="Pdmic hardware registers. ">Pdmic</a> Offset: 0x5C) DSP Configuration Register 1 </p>

</div>
</div>
<a id="ae895e7fc4bf7d834069096ef0997fc19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae895e7fc4bf7d834069096ef0997fc19">&sect;&nbsp;</a></span>PDMIC_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Pdmic::PDMIC_IDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pdmic.xhtml" title="Pdmic hardware registers. ">Pdmic</a> Offset: 0x1C) Interrupt Disable Register </p>

</div>
</div>
<a id="a2498cb0d7c9cfb0c790043cfdab2c80c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2498cb0d7c9cfb0c790043cfdab2c80c">&sect;&nbsp;</a></span>PDMIC_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Pdmic::PDMIC_IER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pdmic.xhtml" title="Pdmic hardware registers. ">Pdmic</a> Offset: 0x18) Interrupt Enable Register </p>

</div>
</div>
<a id="a4261d2d6089a0f21bb109c2d1baa81d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4261d2d6089a0f21bb109c2d1baa81d8">&sect;&nbsp;</a></span>PDMIC_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Pdmic::PDMIC_IMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pdmic.xhtml" title="Pdmic hardware registers. ">Pdmic</a> Offset: 0x20) Interrupt Mask Register </p>

</div>
</div>
<a id="a7287061a4121e66d28681ea1edc8d083"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7287061a4121e66d28681ea1edc8d083">&sect;&nbsp;</a></span>PDMIC_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Pdmic::PDMIC_ISR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pdmic.xhtml" title="Pdmic hardware registers. ">Pdmic</a> Offset: 0x24) Interrupt Status Register </p>

</div>
</div>
<a id="ab07306631e5dcbe180d0015116fe3d94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab07306631e5dcbe180d0015116fe3d94">&sect;&nbsp;</a></span>PDMIC_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Pdmic::PDMIC_MR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pdmic.xhtml" title="Pdmic hardware registers. ">Pdmic</a> Offset: 0x04) Mode Register </p>

</div>
</div>
<a id="aa8ea71d8d9bf8527e1dab04d5f02f594"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8ea71d8d9bf8527e1dab04d5f02f594">&sect;&nbsp;</a></span>PDMIC_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Pdmic::PDMIC_PTCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pdmic.xhtml" title="Pdmic hardware registers. ">Pdmic</a> Offset: 0x120) Transfer Control Register </p>

</div>
</div>
<a id="a3e952309a5cd8c2bca10de5eef17676a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e952309a5cd8c2bca10de5eef17676a">&sect;&nbsp;</a></span>PDMIC_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Pdmic::PDMIC_PTSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pdmic.xhtml" title="Pdmic hardware registers. ">Pdmic</a> Offset: 0x124) Transfer Status Register </p>

</div>
</div>
<a id="a470ac93fff16c8cb84eb60b478689fba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a470ac93fff16c8cb84eb60b478689fba">&sect;&nbsp;</a></span>PDMIC_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Pdmic::PDMIC_RCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pdmic.xhtml" title="Pdmic hardware registers. ">Pdmic</a> Offset: 0x104) Receive Counter Register </p>

</div>
</div>
<a id="a3ffd0d6236b61396ccd9d79a30944a65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ffd0d6236b61396ccd9d79a30944a65">&sect;&nbsp;</a></span>PDMIC_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Pdmic::PDMIC_RNCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pdmic.xhtml" title="Pdmic hardware registers. ">Pdmic</a> Offset: 0x114) Receive Next Counter Register </p>

</div>
</div>
<a id="aeb9a2a9eff464632dabd635a5bdf592e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb9a2a9eff464632dabd635a5bdf592e">&sect;&nbsp;</a></span>PDMIC_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Pdmic::PDMIC_RNPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pdmic.xhtml" title="Pdmic hardware registers. ">Pdmic</a> Offset: 0x110) Receive Next Pointer Register </p>

</div>
</div>
<a id="a7623eafafd7365dd89fe216503174503"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7623eafafd7365dd89fe216503174503">&sect;&nbsp;</a></span>PDMIC_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Pdmic::PDMIC_RPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pdmic.xhtml" title="Pdmic hardware registers. ">Pdmic</a> Offset: 0x100) Receive Pointer Register </p>

</div>
</div>
<a id="a19342ff2324046b99a9c3204fbc99557"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19342ff2324046b99a9c3204fbc99557">&sect;&nbsp;</a></span>PDMIC_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Pdmic::PDMIC_WPMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pdmic.xhtml" title="Pdmic hardware registers. ">Pdmic</a> Offset: 0xE4) Write Protection Mode Register </p>

</div>
</div>
<a id="a374125cfedfa9d771548101c42ba3ae0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a374125cfedfa9d771548101c42ba3ae0">&sect;&nbsp;</a></span>PDMIC_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Pdmic::PDMIC_WPSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pdmic.xhtml" title="Pdmic hardware registers. ">Pdmic</a> Offset: 0xE8) Write Protection Status Register </p>

</div>
</div>
<a id="a674684b41107cf6ed4088fd9eafb1634"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a674684b41107cf6ed4088fd9eafb1634">&sect;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Pdmic::Reserved1[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6f67a03857a6120696a818ec1ff3b938"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f67a03857a6120696a818ec1ff3b938">&sect;&nbsp;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Pdmic::Reserved2[12]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ca36e3d5e12aa9de3fbe257581195b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ca36e3d5e12aa9de3fbe257581195b1">&sect;&nbsp;</a></span>Reserved3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Pdmic::Reserved3[33]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a558c30d5c788055d58e682e8315ed80e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a558c30d5c788055d58e682e8315ed80e">&sect;&nbsp;</a></span>Reserved4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Pdmic::Reserved4[5]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab24b15017fdb82d69a07b28a76058fe4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab24b15017fdb82d69a07b28a76058fe4">&sect;&nbsp;</a></span>Reserved5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Pdmic::Reserved5[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad6c78342bdb063cc8dbb9c49fc5f4dd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6c78342bdb063cc8dbb9c49fc5f4dd1">&sect;&nbsp;</a></span>Reserved6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Pdmic::Reserved6[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>examples/atmel_samg55/src/ASF/sam/utils/cmsis/samg/samg55/include/component/<a class="el" href="pdmic_8h_source.xhtml">pdmic.h</a></li>
</ul>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
