# ----------------------------------------
# Jasper Version Info
# tool      : Jasper 2024.03
# platform  : Linux 4.18.0-513.24.1.el8_9.x86_64
# version   : 2024.03 FCS 64 bits
# build date: 2024.03.27 15:42:27 UTC
# ----------------------------------------
# started   : 2024-04-24 11:42:36 CDT
# hostname  : pal-achieve-08.(none)
# pid       : 58642
# arguments : '-label' 'session_0' '-console' '//127.0.0.1:46753' '-nowindow' '-style' 'windows' '-data' 'AAABLnicdY7BCsIwEESnikU8+B0i6Bf07LWK4FXERq3YpthWwYt+qn8SX4oVenCW7G5mdrIJJEVP55wa9B+kULEWxA/B+9tEgbrw916XWb06VRq05nYk5Iw1Uy6rrY6qlcJMYXa6EFZ3+Bq9JBeE1VWVjBL4WGumh0wfUG70E/661AbNMHWiluQUvcJn2DCn2/OyNMJXwFqdm53/HP5fFkeiDD6H8/gAz/Anpg==' '-proj' '/data/vpulav2/Work/Jasper/eth_shiftreg/eth_shiftreg_goldmine/sessionLogs/session_0' '-init' '-hidden' '/data/vpulav2/Work/Jasper/eth_shiftreg/eth_shiftreg_goldmine/.tmp/.initCmds.tcl' 'FPV_eth_shiftreg.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2024 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /data/vpulav2/Work/Jasper/eth_shiftreg/eth_shiftreg_goldmine/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_interactive" and "jasper_fao".
INFO: reading configuration file "/home/vpulav2/.config/cadence/jasper.conf".
% 
% 
% # Analyze design under verification files
% set ROOT_PATH ./
./
% set RTL_PATH ${ROOT_PATH}
./
% set PROP_PATH ${ROOT_PATH}
./
% 
% analyze -v2k \
  ${RTL_PATH}/eth_shiftreg.v
[-- (VERI-1482)] Analyzing Verilog file './/eth_shiftreg.v'
% 
% # Analyze property files
% analyze -sva \
  ${RTL_PATH}/bindings.sva \
  ${RTL_PATH}/property_goldmine.sva
[-- (VERI-1482)] Analyzing Verilog file '/tools/Cadence/Jasper/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './/bindings.sva'
[-- (VERI-1482)] Analyzing Verilog file './/property_goldmine.sva'
% 
% # Elaborate design and properties
% elaborate -top eth_shiftreg
INFO (ISW003): Top module name is "eth_shiftreg".
[INFO (HIER-8002)] .//eth_shiftreg.v(161): Disabling old hierarchical reference handler
[INFO (VERI-1018)] .//property_goldmine.sva(1): compiling module 'i_eth_shiftreg'
[INFO (VERI-1018)] .//eth_shiftreg.v(87): compiling module 'eth_shiftreg'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          3 (1 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      3 (3 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
eth_shiftreg
[<embedded>] % 
[<embedded>] % # Set up Clocks and Resets
[<embedded>] % clock Clk
[<embedded>] % reset Reset
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "Reset".
[<embedded>] % 
[<embedded>] % # Get design information to check general complexity
[<embedded>] % get_design_info
Statistics [for instance "eth_shiftreg"]
---------------------------
# Flops:         3 (409) (384 property flop bits)
# Latches:       0 (0)
# Gates:         5438 (26507)
# Nets:          5696
# Ports:         13
# RTL Lines:     1169
# RTL Instances: 2
# Embedded Assumptions: 0
# Embedded Assertions:  215
# Embedded Covers:      215
409
[<embedded>] % 
[<embedded>] % # Prove properties
[<embedded>] % prove -all
Ncustom1: Custom engine code is hT3Ng7hPPfiYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSl+CwjiTMAQA
Bcustom2: Custom engine code is hT3Nm7hPr1Vp3Di1Ra2USNIGL4JypRnLKLAdF6JAyuavO2JfGCiY9OZJhcAcOUnLx5xwNdhILGrAWX9s+z2WDkKwNR7tAfClBEjRFVQeq6DU54boFgEA
AMcustom3: Custom engine code is hT3Ng7hP/feYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSmmqwm7g9AQA
Mpcustom4: Custom engine code is hT3NZbhP9fmY2AbBQnsjfOxn6c+6e6yL+/e8fZFmaQrnlgEA
INFO (IPF036): Starting proof on task: "<embedded>", 430 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 25 of 25 design flops, 0 of 0 design latches, 814 of 814 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.PRE: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.PRE: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a109:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a181:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 3	[0.02 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
AMcustom5: Custom engine code is hT3N1rhP11/52HrFRS21ROp2LOjVTgPvT8L8BGXHgLhaIuqtT4nARFjUqrBL+7pLmaTOzBepZW/Jm8SSrHDybSQtoNiO3y43wk+dEoWlsZizu97Fih6O6lPVG/LpWP5SsUPwlGagLNa1FKEFvwVXyX7//8prySbvSxIHXr5er+z4RAEA
Ncustom6: Custom engine code is hT3OXrhPByJp3TrFSTLhUmMH4KVtJgmTCnNDF46yMXOKY48m4LS5nE7yBzFjA7kDuwO/GhGUpEPiky3p3wmPn3dJZHxFMsafSoObRzSC+tn7sEY0WbTdZ/FV4hL3MYH/b1CIUvXSWR4wqEoVLsmMOD4xIPT4lI1LO6ZCO7PnnWQuLwetnvKlrXx6wCW/A+x+enqslg1YPobi4wEF/EvbzOvcTYdJvl2s4H2yZg2b2ofAVN5WvhWk1HoBAA
ADcustom7: Custom engine code is hT3Nv7hPv1752HrFRa2kROx2f/ECJeZB2AZsLdlO8VwmIuqtT4nIDFXclhg+O+o+DMmQCekbheGk0kK28laA9gaOFDXsQp29J3X615HY1IPHJWd6FUFvCHjO+p1k652b5JJvZlShNpGlGSXAiQe/mEAj6tEBAA
Tricustom8: Custom engine code is hT3Nu7hPt1752DvFRa0kNDiyIV97VyejwM9C/jCLJjdPvusZONHY42VYUy0Q1ZotnhcVtNc56tJ5wbxv6V2+XpdsaSlHck5vfnbYjdwj1OECy9U+7oSQ0SZE3g5ayD+Phuh4odCJTjeKa2k4elM9ldQfkAEA
Gcustom9: Custom engine code is hT3NibhPDfeYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncipMGcUXqAadachREE9F2PwhBUZUNw5kHnd4JdXkamORRgEA
C2custom10: Custom engine code is hT3NirhPjfWYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncgkrYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuG86XYVV00BAA
AGcustom11: Custom engine code is hT3NirhP/fmYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInnckcwYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuHEZnZByh0BAA
Bcustom12: Custom engine code is hT3NjrhPDfiYQADBZnYcglOvK9PfWxFtenjIyBqfrgr7if/jL/yPOuK1BAflEcW0DxNH2eDIoezN2gxlQFg81RZtiWXh7aiTAidvAQA
Ncustom13: Custom engine code is hT3NR7hPByFp3TrFSTLhUmMH4KWtJglTyV/c51BHEeZWamnJv767nE6PCak26bd3gf3XGN3rIRheufhDieCJQVISo+gNYUKhiUedBKGtsP/a18svAnlMJZudHxDFwK5ufsyoxsIyiAeSY2oi3tEuoDHr5gw42DFKAG3PqO3CEsl8Azzdt3pl5nGA1Ifv2H02eYsFzWb/nfp8PMb3F0krE/EgBcm8TD9Div8BAA
Tricustom14: Custom engine code is hT3Nu7hP3fiYQADBZnYcglNHp9bfd7EOeniIqP/ji8sGLQu8yhsFO+wxJ+O+R0bU8g/IewXFomyos+viQnWc2xYNYmMqpo3i40O7DaZR7qfp4YqNx26KRvQ/qx0BAA
0.0.PRE: Proof Simplification completed in 0.06 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 428
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: pal-achieve-08: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.Hp: pal-achieve-08: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.N: Proofgrid shell started at 58714@pal-achieve-08(local) jg_58642_pal-achieve-08_1
0.0.Hp: Proofgrid shell started at 58715@pal-achieve-08(local) jg_58642_pal-achieve-08_1
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "eth_shiftreg.v_eth_shiftreg.assert_a120"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 512 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 512 was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a120" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a120" in 0.02 s.
INFO (IPF047): 0.0.N: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a120:precondition1" was covered in 2 cycles in 0.02 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a120".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a118" in 0.02 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a120".
INFO (IPF047): 0.0.N: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a118:precondition1" was covered in 2 cycles in 0.02 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a120".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a143" in 0.02 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a120".
INFO (IPF047): 0.0.N: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a143:precondition1" was covered in 2 cycles in 0.02 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a120".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a117" in 0.02 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a120".
INFO (IPF047): 0.0.N: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a117:precondition1" was covered in 2 cycles in 0.02 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a120".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a205" in 0.02 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a120".
INFO (IPF047): 0.0.N: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a205:precondition1" was covered in 2 cycles in 0.02 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a120".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a127" in 0.02 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a120".
INFO (IPF047): 0.0.N: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a127:precondition1" was covered in 2 cycles in 0.02 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a120".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a135" in 0.02 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a120".
INFO (IPF047): 0.0.N: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a135:precondition1" was covered in 2 cycles in 0.02 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a120".
0.0.N: Stopped processing property "eth_shiftreg.v_eth_shiftreg.assert_a120"	[0.02 s].
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Starting proof for property "eth_shiftreg.v_eth_shiftreg.assert_a119"	[0.00 s].
0: ProofGrid usable level: 414
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 512 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 512 was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a119" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a119" in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a119:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a119".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a187" in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a119".
INFO (IPF047): 0.0.N: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a187:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a119".
0.0.N: Stopped processing property "eth_shiftreg.v_eth_shiftreg.assert_a119"	[0.00 s].
0.0.Hp: Trace Attempt  1	[0.05 s]
0.0.Hp: A trace with 1 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a203:precondition1" was covered in 1 cycles in 0.07 s.
0.0.Hp: A trace with 1 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a196:precondition1" was covered in 1 cycles in 0.07 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a189:precondition1" was covered in 1 cycles in 0.07 s.
0.0.Hp: A trace with 1 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a197:precondition1" was covered in 1 cycles in 0.07 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a199:precondition1" was covered in 1 cycles in 0.07 s.
0.0.Hp: A trace with 1 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a188:precondition1" was covered in 1 cycles in 0.07 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a110:precondition1" was covered in 1 cycles in 0.08 s.
0: ProofGrid usable level: 403
0.0.Hp: A trace with 1 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a102:precondition1" was covered in 1 cycles in 0.09 s.
0.0.Hp: A trace with 1 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a186:precondition1" was covered in 1 cycles in 0.10 s.
INFO (IPF047): 0.0.Hp: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a184:precondition1" was covered in 1 cycles in 0.10 s.
0.0.Hp: A trace with 1 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a113:precondition1" was covered in 1 cycles in 0.10 s.
0.0.Hp: A trace with 1 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a114:precondition1" was covered in 1 cycles in 0.10 s.
0.0.Hp: A trace with 1 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a91:precondition1" was covered in 1 cycles in 0.10 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Hp: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a108:precondition1" was covered in 1 cycles in 0.10 s.
0: ProofGrid usable level: 396
0.0.N: Starting proof for property "eth_shiftreg.v_eth_shiftreg.assert_a16"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 512 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 512 was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a16" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.N: The property "eth_shiftreg.v_eth_shiftreg.assert_a16" was proven in 0.00 s.
0.0.N: Stopped processing property "eth_shiftreg.v_eth_shiftreg.assert_a16"	[0.00 s].
0.0.N: Starting proof for property "eth_shiftreg.v_eth_shiftreg.assert_a16:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 256 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 256 was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a16:precondition1" in 0.01 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a16:precondition1" was covered in 2 cycles in 0.01 s.
INFO (IPF047): 0.0.N: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a5:precondition1" was covered in 2 cycles in 0.01 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a16:precondition1".
INFO (IPF047): 0.0.N: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a37:precondition1" was covered in 2 cycles in 0.01 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a16:precondition1".
INFO (IPF047): 0.0.N: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a43:precondition1" was covered in 2 cycles in 0.01 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a16:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a160" in 0.01 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a16:precondition1".
INFO (IPF047): 0.0.N: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a160:precondition1" was covered in 2 cycles in 0.01 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a16:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a188" in 0.01 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a16:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a186" in 0.01 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a16:precondition1".
INFO (IPF047): 0.0.N: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a24:precondition1" was covered in 2 cycles in 0.01 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a16:precondition1".
INFO (IPF047): 0.0.N: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a26:precondition1" was covered in 2 cycles in 0.01 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a16:precondition1".
INFO (IPF047): 0.0.N: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a29:precondition1" was covered in 2 cycles in 0.01 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a16:precondition1".
INFO (IPF047): 0.0.N: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a7:precondition1" was covered in 2 cycles in 0.01 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a16:precondition1".
INFO (IPF047): 0.0.N: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a105:precondition1" was covered in 2 cycles in 0.01 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a16:precondition1".
INFO (IPF047): 0.0.N: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a48:precondition1" was covered in 2 cycles in 0.01 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a16:precondition1".
INFO (IPF047): 0.0.N: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a89:precondition1" was covered in 2 cycles in 0.01 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a16:precondition1".
0.0.N: Stopped processing property "eth_shiftreg.v_eth_shiftreg.assert_a16:precondition1"	[0.01 s].
0.0.Ht: pal-achieve-08: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.N: Starting proof for property "eth_shiftreg.v_eth_shiftreg.assert_a86"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 512 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 512 was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a86" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a86" in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a86:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a86".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a101" in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a86".
INFO (IPF047): 0.0.N: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a101:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a86".
INFO (IPF047): 0.0.N: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a161:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a86".
INFO (IPF047): 0.0.N: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a153:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a86".
INFO (IPF047): 0.0.N: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a137:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a86".
INFO (IPF047): 0.0.N: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a152:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a86".
0.0.N: Stopped processing property "eth_shiftreg.v_eth_shiftreg.assert_a86"	[0.00 s].
0.0.N: Starting proof for property "eth_shiftreg.v_eth_shiftreg.assert_a1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 512 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 512 was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a1" in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a1:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a94" in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a1".
INFO (IPF047): 0.0.N: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a94:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a53" in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a1".
INFO (IPF047): 0.0.N: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a53:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a46" in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a1".
INFO (IPF047): 0.0.N: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a46:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a3" in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a1".
INFO (IPF047): 0.0.N: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a3:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a7" in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a17" in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a1".
INFO (IPF047): 0.0.N: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a17:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a48" in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a18" in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a1".
INFO (IPF047): 0.0.N: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a18:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a49" in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a1".
INFO (IPF047): 0.0.N: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a49:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a19" in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a1".
INFO (IPF047): 0.0.N: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a19:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a38" in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a1".
INFO (IPF047): 0.0.N: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a38:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a40" in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a1".
INFO (IPF047): 0.0.N: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a40:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a1".
0.0.N: Stopped processing property "eth_shiftreg.v_eth_shiftreg.assert_a1"	[0.00 s].
0.0.N: Starting proof for property "eth_shiftreg.v_eth_shiftreg.assert_a14"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 512 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 512 was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a14" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a14" in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a14:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a14".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a105" in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a14".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a13" in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a14".
INFO (IPF047): 0.0.N: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a13:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a14".
INFO (IPF047): 0.0.N: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a180:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a14".
0.0.N: Stopped processing property "eth_shiftreg.v_eth_shiftreg.assert_a14"	[0.00 s].
0.0.N: Starting proof for property "eth_shiftreg.v_eth_shiftreg.assert_a148"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 512 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 512 was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a148" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a148" in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a148:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a148".
INFO (IPF047): 0.0.N: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a87:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a148".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a156" in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a148".
INFO (IPF047): 0.0.N: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a156:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a148".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a202" in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a148".
INFO (IPF047): 0.0.N: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a202:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a148".
INFO (IPF047): 0.0.N: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a32:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a148".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a149" in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a148".
INFO (IPF047): 0.0.N: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a149:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a148".
0.0.N: Stopped processing property "eth_shiftreg.v_eth_shiftreg.assert_a148"	[0.00 s].
0.0.N: Starting proof for property "eth_shiftreg.v_eth_shiftreg.assert_a107"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 512 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 512 was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a107" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a107" in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a107:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a107".
INFO (IPF047): 0.0.N: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a178:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a107".
0.0.N: Stopped processing property "eth_shiftreg.v_eth_shiftreg.assert_a107"	[0.00 s].
0.0.N: Starting proof for property "eth_shiftreg.v_eth_shiftreg.assert_a106"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 512 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 512 was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a106" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a106" in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a106:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a106".
INFO (IPF047): 0.0.N: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a131:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a106".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a87" in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a106".
0.0.N: Stopped processing property "eth_shiftreg.v_eth_shiftreg.assert_a106"	[0.00 s].
0.0.N: Starting proof for property "eth_shiftreg.v_eth_shiftreg.assert_a204"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 512 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 512 was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a204" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a204" in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a204:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a204".
INFO (IPF047): 0.0.N: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a74:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a204".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a122" in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a204".
INFO (IPF047): 0.0.N: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a122:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a204".
0.0.N: Stopped processing property "eth_shiftreg.v_eth_shiftreg.assert_a204"	[0.00 s].
0.0.N: Starting proof for property "eth_shiftreg.v_eth_shiftreg.assert_a175"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 512 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 512 was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a175" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a175" in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a175:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a175".
0.0.N: Stopped processing property "eth_shiftreg.v_eth_shiftreg.assert_a175"	[0.00 s].
0.0.N: Starting proof for property "eth_shiftreg.v_eth_shiftreg.assert_a138"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 512 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 512 was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a138" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a138" in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a138:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a138".
INFO (IPF047): 0.0.N: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a172:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a138".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a184" in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a138".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a161" in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a138".
0.0.N: Stopped processing property "eth_shiftreg.v_eth_shiftreg.assert_a138"	[0.00 s].
0.0.N: Starting proof for property "eth_shiftreg.v_eth_shiftreg.assert_a5"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 512 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 512 was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a5" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.N: The property "eth_shiftreg.v_eth_shiftreg.assert_a5" was proven in 0.00 s.
0.0.N: Stopped processing property "eth_shiftreg.v_eth_shiftreg.assert_a5"	[0.00 s].
0.0.N: Starting proof for property "eth_shiftreg.v_eth_shiftreg.assert_a183"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 512 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 512 was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a183" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a183" in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a183:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a183".
INFO (IPF047): 0.0.N: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a64:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a183".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a145" in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a183".
INFO (IPF047): 0.0.N: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a145:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a183".
INFO (IPF047): 0.0.N: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a208:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a183".
0.0.N: Stopped processing property "eth_shiftreg.v_eth_shiftreg.assert_a183"	[0.00 s].
0.0.Bm: pal-achieve-08: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.N: Starting proof for property "eth_shiftreg.v_eth_shiftreg.assert_a124"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 512 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 512 was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a124" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a124" in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a124:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a124".
0.0.N: Stopped processing property "eth_shiftreg.v_eth_shiftreg.assert_a124"	[0.00 s].
0.0.Ht: Proofgrid shell started at 58737@pal-achieve-08(local) jg_58642_pal-achieve-08_1
0.0.Mpcustom4: pal-achieve-08: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.N: Starting proof for property "eth_shiftreg.v_eth_shiftreg.assert_a52"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 512 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 512 was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a52" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a52" in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a52:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a52".
INFO (IPF047): 0.0.N: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a133:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a52".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a111" in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a52".
INFO (IPF047): 0.0.N: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a111:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a52".
INFO (IPF047): 0.0.N: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a201:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a52".
INFO (IPF047): 0.0.N: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a121:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a52".
0.0.N: Stopped processing property "eth_shiftreg.v_eth_shiftreg.assert_a52"	[0.00 s].
0.0.Ht: Trace Attempt  1	[0.00 s]
0.0.Ht: Trace Attempt  2	[0.01 s]
0.0.N: Starting proof for property "eth_shiftreg.v_eth_shiftreg.assert_a200"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 512 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 512 was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a200" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a200" in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a200:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a200".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a189" in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a200".
0.0.N: Stopped processing property "eth_shiftreg.v_eth_shiftreg.assert_a200"	[0.00 s].
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a190:precondition1" was covered in 2 cycles in 0.01 s.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a203" in 0.01 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a182" in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a182:precondition1" was covered in 2 cycles in 0.01 s.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a93" in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a93:precondition1" was covered in 2 cycles in 0.01 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a42" in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a42:precondition1" was covered in 2 cycles in 0.01 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a76" in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a76:precondition1" was covered in 2 cycles in 0.01 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a59" in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a59:precondition1" was covered in 2 cycles in 0.01 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a31" in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a31:precondition1" was covered in 2 cycles in 0.01 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a24" in 0.01 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a26" in 0.01 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a21" in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a21:precondition1" was covered in 2 cycles in 0.01 s.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a196" in 0.02 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a193" in 0.02 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a193:precondition1" was covered in 2 cycles in 0.02 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a189" in 0.02 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a55" in 0.02 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a55:precondition1" was covered in 2 cycles in 0.02 s.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a198:precondition1" was covered in 2 cycles in 0.02 s.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a8" in 0.02 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a8:precondition1" was covered in 2 cycles in 0.02 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a22" in 0.02 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a22:precondition1" was covered in 2 cycles in 0.02 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a32" in 0.02 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a15" in 0.02 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a15:precondition1" was covered in 2 cycles in 0.02 s.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a11:precondition1" was covered in 2 cycles in 0.03 s.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a167" in 0.03 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a167:precondition1" was covered in 2 cycles in 0.03 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a132" in 0.03 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a132:precondition1" was covered in 2 cycles in 0.03 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a81:precondition1" was covered in 2 cycles in 0.03 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a168" in 0.03 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a168:precondition1" was covered in 2 cycles in 0.03 s.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a197" in 0.03 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a210" in 0.03 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a210:precondition1" was covered in 2 cycles in 0.03 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a206" in 0.03 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a206:precondition1" was covered in 2 cycles in 0.03 s.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a43" in 0.04 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a10" in 0.04 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a10:precondition1" was covered in 2 cycles in 0.04 s.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a192" in 0.04 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a192:precondition1" was covered in 2 cycles in 0.04 s.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a60" in 0.04 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a60:precondition1" was covered in 2 cycles in 0.04 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a62" in 0.04 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a62:precondition1" was covered in 2 cycles in 0.04 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a110" in 0.04 s.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a102" in 0.04 s.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a28" in 0.05 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a28:precondition1" was covered in 2 cycles in 0.05 s.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a153" in 0.05 s.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a104" in 0.05 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a104:precondition1" was covered in 2 cycles in 0.05 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a30" in 0.05 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a30:precondition1" was covered in 2 cycles in 0.05 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a162" in 0.05 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a162:precondition1" was covered in 2 cycles in 0.05 s.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a83" in 0.06 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a83:precondition1" was covered in 2 cycles in 0.06 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a4" in 0.06 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a4:precondition1" was covered in 2 cycles in 0.06 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a6" in 0.06 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a6:precondition1" was covered in 2 cycles in 0.06 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a9" in 0.06 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a9:precondition1" was covered in 2 cycles in 0.06 s.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a64" in 0.06 s.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a27" in 0.06 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a27:precondition1" was covered in 2 cycles in 0.06 s.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a112:precondition1" was covered in 2 cycles in 0.06 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a100:precondition1" was covered in 2 cycles in 0.06 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a99:precondition1" was covered in 2 cycles in 0.06 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a214" in 0.06 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a214:precondition1" was covered in 2 cycles in 0.06 s.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a209" in 0.07 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a209:precondition1" was covered in 2 cycles in 0.07 s.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a98:precondition1" was covered in 2 cycles in 0.07 s.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a213:precondition1" was covered in 2 cycles in 0.07 s.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a169:precondition1" was covered in 2 cycles in 0.07 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a157:precondition1" was covered in 2 cycles in 0.09 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a195" in 0.09 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a195:precondition1" was covered in 2 cycles in 0.09 s.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a128" in 0.09 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a128:precondition1" was covered in 2 cycles in 0.09 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a207" in 0.09 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a207:precondition1" was covered in 2 cycles in 0.09 s.
0.0.Bm: Proofgrid shell started at 58745@pal-achieve-08(local) jg_58642_pal-achieve-08_1
0.0.Mpcustom4: Proofgrid shell started at 58746@pal-achieve-08(local) jg_58642_pal-achieve-08_1
0.0.Oh: pal-achieve-08: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.L: pal-achieve-08: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.L: Proofgrid shell started at 58748@pal-achieve-08(local) jg_58642_pal-achieve-08_1
0.0.B: pal-achieve-08: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.AM: pal-achieve-08: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.N: Starting proof for property "eth_shiftreg.v_eth_shiftreg.assert_a85"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 512 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 512 was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a85" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  8	[0.00 s]
0.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.N: The property "eth_shiftreg.v_eth_shiftreg.assert_a85" was proven in 0.00 s.
0.0.N: Stopped processing property "eth_shiftreg.v_eth_shiftreg.assert_a85"	[0.00 s].
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a176:precondition1" was covered in 2 cycles in 0.10 s.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a166" in 0.10 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a166:precondition1" was covered in 2 cycles in 0.10 s.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a63:precondition1" was covered in 2 cycles in 0.11 s.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a96:precondition1" was covered in 2 cycles in 0.11 s.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a171:precondition1" was covered in 2 cycles in 0.11 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a170:precondition1" was covered in 2 cycles in 0.11 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a199" in 0.11 s.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a146" in 0.11 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a146:precondition1" was covered in 2 cycles in 0.11 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a180" in 0.11 s.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a77:precondition1" was covered in 2 cycles in 0.12 s.
0.0.Ht: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a97:precondition1" was covered in 2 cycles in 0.12 s.
0.0.Ht: A trace with 2 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a181" in 0.12 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 2 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a29" in 0.12 s.
0.0.Ht: A trace with 2 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a125" in 0.13 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a125:precondition1" was covered in 2 cycles in 0.13 s.
0.0.Ht: A trace with 2 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a178" in 0.13 s.
0.0.Ht: A trace with 2 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a89" in 0.13 s.
0.0.Ht: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a69:precondition1" was covered in 2 cycles in 0.13 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 2 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a20" in 0.13 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a20:precondition1" was covered in 2 cycles in 0.13 s.
0.0.Ht: A trace with 2 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a61" in 0.14 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a61:precondition1" was covered in 2 cycles in 0.14 s.
0.0.Ht: A trace with 2 cycles was found. [0.09 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a147" in 0.14 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a147:precondition1" was covered in 2 cycles in 0.14 s.
0.0.Ht: A trace with 2 cycles was found. [0.09 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a68" in 0.14 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a68:precondition1" was covered in 2 cycles in 0.14 s.
0.0.Ht: A trace with 2 cycles was found. [0.09 s]
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a211:precondition1" was covered in 2 cycles in 0.14 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 2 cycles was found. [0.09 s]
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a164:precondition1" was covered in 2 cycles in 0.14 s.
0.0.Ht: Trace Attempt  3	[0.09 s]
0.0.Ht: A trace with 3 cycles was found. [0.09 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a74" in 0.15 s.
0.0.Ht: A trace with 3 cycles was found. [0.09 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a0" in 0.15 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a0:precondition1" was covered in 3 cycles in 0.15 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a12" in 0.15 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a12:precondition1" was covered in 3 cycles in 0.15 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a50" in 0.15 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a50:precondition1" was covered in 3 cycles in 0.15 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a41" in 0.15 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a41:precondition1" was covered in 3 cycles in 0.15 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a35" in 0.15 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a35:precondition1" was covered in 3 cycles in 0.15 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a36" in 0.15 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a36:precondition1" was covered in 3 cycles in 0.15 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a51" in 0.15 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a51:precondition1" was covered in 3 cycles in 0.15 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a2" in 0.15 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a2:precondition1" was covered in 3 cycles in 0.15 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a25" in 0.15 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a25:precondition1" was covered in 3 cycles in 0.15 s.
0.0.Ht: A trace with 3 cycles was found. [0.09 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a79" in 0.15 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a79:precondition1" was covered in 3 cycles in 0.15 s.
0.0.Ht: A trace with 3 cycles was found. [0.09 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a130" in 0.15 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a130:precondition1" was covered in 3 cycles in 0.15 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a129" in 0.15 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a129:precondition1" was covered in 3 cycles in 0.15 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a137" in 0.15 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a142" in 0.15 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a142:precondition1" was covered in 3 cycles in 0.15 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a164" in 0.15 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 3 cycles was found. [0.09 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a37" in 0.16 s.
0.0.Ht: A trace with 3 cycles was found. [0.09 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a133" in 0.16 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a121" in 0.16 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a211" in 0.16 s.
0.0.Ht: A trace with 3 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a80" in 0.16 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a80:precondition1" was covered in 3 cycles in 0.16 s.
0.0.Ht: A trace with 3 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a198" in 0.16 s.
0.0.Ht: A trace with 3 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a73" in 0.16 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a73:precondition1" was covered in 3 cycles in 0.16 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a65" in 0.16 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a65:precondition1" was covered in 3 cycles in 0.16 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 3 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a54" in 0.17 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a54:precondition1" was covered in 3 cycles in 0.17 s.
0.0.Ht: A trace with 3 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a11" in 0.17 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a47" in 0.17 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a47:precondition1" was covered in 3 cycles in 0.17 s.
0.0.Ht: A trace with 3 cycles was found. [0.10 s]
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a78:precondition1" was covered in 3 cycles in 0.17 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a179" in 0.17 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a179:precondition1" was covered in 3 cycles in 0.17 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a67:precondition1" was covered in 3 cycles in 0.17 s.
0.0.Ht: A trace with 3 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a82" in 0.17 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a82:precondition1" was covered in 3 cycles in 0.17 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a155:precondition1" was covered in 3 cycles in 0.17 s.
0.0.Ht: A trace with 3 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a172" in 0.17 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a155" in 0.17 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 3 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a131" in 0.18 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a34:precondition1" was covered in 3 cycles in 0.18 s.
0.0.Ht: A trace with 3 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a163" in 0.18 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a163:precondition1" was covered in 3 cycles in 0.18 s.
0.0.Ht: A trace with 3 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a177" in 0.18 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a177:precondition1" was covered in 3 cycles in 0.18 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a157" in 0.18 s.
0.0.Ht: A trace with 3 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a136" in 0.18 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a136:precondition1" was covered in 3 cycles in 0.18 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a158" in 0.18 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a158:precondition1" was covered in 3 cycles in 0.18 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a176" in 0.18 s.
0.0.Ht: A trace with 3 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a140" in 0.18 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a140:precondition1" was covered in 3 cycles in 0.18 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a171" in 0.18 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 3 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a44" in 0.19 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a44:precondition1" was covered in 3 cycles in 0.19 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a139:precondition1" was covered in 3 cycles in 0.19 s.
0.0.Ht: A trace with 3 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a95" in 0.19 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a95:precondition1" was covered in 3 cycles in 0.19 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a126:precondition1" was covered in 3 cycles in 0.19 s.
0.0.Ht: A trace with 3 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a113" in 0.19 s.
0.0.Ht: A trace with 3 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a151" in 0.19 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a151:precondition1" was covered in 3 cycles in 0.19 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a123" in 0.19 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a123:precondition1" was covered in 3 cycles in 0.19 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a116" in 0.19 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a116:precondition1" was covered in 3 cycles in 0.19 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a154" in 0.19 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a154:precondition1" was covered in 3 cycles in 0.19 s.
0.0.Ht: A trace with 3 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a92" in 0.19 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a92:precondition1" was covered in 3 cycles in 0.19 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 3 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a201" in 0.20 s.
0.0.Ht: A trace with 3 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a34" in 0.20 s.
0.0.Ht: A trace with 3 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a174" in 0.20 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a174:precondition1" was covered in 3 cycles in 0.20 s.
0.0.Ht: A trace with 3 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a109" in 0.20 s.
0.0.Ht: A trace with 3 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a33" in 0.20 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a33:precondition1" was covered in 3 cycles in 0.20 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 3 cycles was found. [0.11 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a115" in 0.21 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a115:precondition1" was covered in 3 cycles in 0.21 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a63" in 0.21 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a23" in 0.21 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a23:precondition1" was covered in 3 cycles in 0.21 s.
0.0.Ht: A trace with 3 cycles was found. [0.11 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a66" in 0.21 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a66:precondition1" was covered in 3 cycles in 0.21 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a75" in 0.21 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a75:precondition1" was covered in 3 cycles in 0.21 s.
0.0.Ht: A trace with 3 cycles was found. [0.11 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a112" in 0.21 s.
0.0.Ht: A trace with 3 cycles was found. [0.11 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a134" in 0.21 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a134:precondition1" was covered in 3 cycles in 0.21 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a126" in 0.21 s.
0.0.Ht: A trace with 3 cycles was found. [0.11 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a165" in 0.21 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a165:precondition1" was covered in 3 cycles in 0.21 s.
0: Running jobs with 5 threads on "pal-achieve-08" with 4 cores.
0: Running jobs with 5 threads on "pal-achieve-08" with 4 cores.
0.0.Oh: Proofgrid shell started at 58747@pal-achieve-08(local) jg_58642_pal-achieve-08_1
0: Running jobs with 6 threads on "pal-achieve-08" with 4 cores.
0: Running jobs with 6 threads on "pal-achieve-08" with 4 cores.
0.0.B: Proofgrid shell started at 58757@pal-achieve-08(local) jg_58642_pal-achieve-08_1
0.0.AM: Proofgrid shell started at 58759@pal-achieve-08(local) jg_58642_pal-achieve-08_1
0.0.N: Starting proof for property "eth_shiftreg.v_eth_shiftreg.assert_a85:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 128 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 128 was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a85:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  8	[0.00 s]
0.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.N: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a85:precondition1" was proven unreachable in 0.00 s.
0.0.N: Stopped processing property "eth_shiftreg.v_eth_shiftreg.assert_a85:precondition1"	[0.00 s].
0.0.Hp: A proof was found: No trace exists. [0.45 s]
INFO (IPF057): 0.0.Hp: The property "eth_shiftreg.v_eth_shiftreg.assert_a88" was proven in 0.49 s.
0.0.Hp: A proof was found: No trace exists. [0.45 s]
INFO (IPF051): 0.0.Hp: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a88:precondition1" was proven unreachable in 0.49 s.
0.0.Hp: A proof was found: No trace exists. [0.45 s]
INFO (IPF057): 0.0.Hp: The property "eth_shiftreg.v_eth_shiftreg.assert_a81" was proven in 0.49 s.
0.0.Hp: A proof was found: No trace exists. [0.45 s]
INFO (IPF057): 0.0.Hp: The property "eth_shiftreg.v_eth_shiftreg.assert_a78" was proven in 0.49 s.
0.0.Hp: A proof was found: No trace exists. [0.45 s]
INFO (IPF057): 0.0.Hp: The property "eth_shiftreg.v_eth_shiftreg.assert_a90" was proven in 0.49 s.
0.0.Hp: A proof was found: No trace exists. [0.45 s]
INFO (IPF051): 0.0.Hp: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a90:precondition1" was proven unreachable in 0.49 s.
0.0.Hp: A proof was found: No trace exists. [0.45 s]
INFO (IPF057): 0.0.Hp: The property "eth_shiftreg.v_eth_shiftreg.assert_a114" was proven in 0.49 s.
0.0.Hp: Trace Attempt  2	[0.45 s]
0.0.Ht: A trace with 3 cycles was found. [0.11 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a191" in 0.22 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a191:precondition1" was covered in 3 cycles in 0.22 s.
0.0.Ht: A trace with 3 cycles was found. [0.11 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a173" in 0.22 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a173:precondition1" was covered in 3 cycles in 0.22 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a194" in 0.22 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a194:precondition1" was covered in 3 cycles in 0.22 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a170" in 0.22 s.
0.0.Ht: A trace with 3 cycles was found. [0.11 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a185" in 0.22 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a185:precondition1" was covered in 3 cycles in 0.22 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a152" in 0.22 s.
0.0.Ht: A trace with 3 cycles was found. [0.11 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a91" in 0.22 s.
0.0.Ht: A trace with 3 cycles was found. [0.11 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a100" in 0.22 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a99" in 0.22 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 3 cycles was found. [0.11 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a98" in 0.23 s.
0.0.Ht: A trace with 3 cycles was found. [0.11 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a213" in 0.23 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a144" in 0.23 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a144:precondition1" was covered in 3 cycles in 0.23 s.
0.0.Ht: A trace with 3 cycles was found. [0.11 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a169" in 0.23 s.
0.0.Ht: A trace with 3 cycles was found. [0.11 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a84" in 0.23 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a84:precondition1" was covered in 3 cycles in 0.23 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a58" in 0.23 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a58:precondition1" was covered in 3 cycles in 0.23 s.
0.0.Ht: A trace with 3 cycles was found. [0.11 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a71" in 0.23 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a71:precondition1" was covered in 3 cycles in 0.23 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 3 cycles was found. [0.11 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a45" in 0.24 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a45:precondition1" was covered in 3 cycles in 0.24 s.
0.0.Ht: A trace with 3 cycles was found. [0.11 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a57" in 0.24 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a57:precondition1" was covered in 3 cycles in 0.24 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a72" in 0.24 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a72:precondition1" was covered in 3 cycles in 0.24 s.
0.0.Ht: A trace with 3 cycles was found. [0.11 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a96" in 0.24 s.
0.0.Ht: A trace with 3 cycles was found. [0.11 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a56" in 0.24 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a56:precondition1" was covered in 3 cycles in 0.24 s.
0.0.Ht: A trace with 3 cycles was found. [0.11 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a108" in 0.24 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 3 cycles was found. [0.11 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a77" in 0.25 s.
0.0.Ht: A trace with 3 cycles was found. [0.11 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a208" in 0.25 s.
0.0.Ht: A trace with 3 cycles was found. [0.21 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a97" in 0.25 s.
0.0.Ht: A trace with 3 cycles was found. [0.21 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a141" in 0.25 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a141:precondition1" was covered in 3 cycles in 0.25 s.
0.0.Ht: A trace with 3 cycles was found. [0.21 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a39" in 0.25 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a39:precondition1" was covered in 3 cycles in 0.25 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 3 cycles was found. [0.22 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a70" in 0.26 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a70:precondition1" was covered in 3 cycles in 0.26 s.
0.0.Bm: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bm: Trace Attempt  1	[0.12 s]
0.0.Bm: Trace Attempt  2	[0.12 s]
0.0.Bm: Trace Attempt  3	[0.12 s]
0.0.Bm: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Bm: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a172:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.Bm: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a208:precondition1" was covered in 2 cycles in 0.00 s.
0.0.Bm: A trace with 3 cycles was found. [0.12 s]
INFO (IPF047): 0.0.Bm: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a178:precondition1" was covered in 2 cycles in 0.00 s.
0.0.Bm: A trace with 3 cycles was found. [0.12 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a67" in 0.00 s.
0.0.Bm: A trace with 3 cycles was found. [0.12 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a103" in 0.00 s.
INFO (IPF047): 0.0.Bm: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a103:precondition1" was covered in 3 cycles in 0.00 s.
0.0.Bm: A trace with 3 cycles was found. [0.12 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a69" in 0.00 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Bm: A trace with 3 cycles was found. [0.12 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a212" in 0.01 s.
INFO (IPF047): 0.0.Bm: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a212:precondition1" was covered in 3 cycles in 0.01 s.
0.0.Bm: A trace with 3 cycles was found. [0.12 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a150" in 0.01 s.
INFO (IPF047): 0.0.Bm: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a150:precondition1" was covered in 3 cycles in 0.01 s.
0.0.Bm: A trace with 3 cycles was found. [0.12 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a190" in 0.01 s.
0.0.Bm: A trace with 3 cycles was found. [0.12 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a159" in 0.01 s.
INFO (IPF047): 0.0.Bm: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a159:precondition1" was covered in 3 cycles in 0.01 s.
0.0.N: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
0.0.L: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.58 s]
0.0.Bm: A trace with 3 cycles was found. [0.12 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 3 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a139" in 0.02 s.
0.0.Bm: All properties determined. [0.15 s]
0.0.Mpcustom4: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Mpcustom4: Trace Attempt  1	[0.12 s]
0.0.Mpcustom4: Trace Attempt  2	[0.12 s]
0.0.Mpcustom4: Trace Attempt  3	[0.13 s]
0.0.Mpcustom4: Trace Attempt  3	[0.13 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Mpcustom4: A trace with 3 cycles was found. [0.14 s]
INFO (IPF047): 0.0.Mpcustom4: The cover property "eth_shiftreg.v_eth_shiftreg.assert_a180:precondition1" was covered in 2 cycles in 0.00 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Mpcustom4: All properties determined. [0.16 s]
0.0.Oh: Requesting engine job to terminate
0.0.L: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.L: Using trace diversification with seed 1 (0.05)
0.0.L: Using LRU state removal heuristic
0.0.L: Using states from traces to { (reset) }
0.0.L: Trace Attempt  3	[0.11 s]
0.0.L: Using states from traces to { eth_shiftreg.v_eth_shiftreg.assert_a119 <2> }
0.0.L: Trace Attempt  3	[0.12 s]
0.0.L: Using states from traces to { eth_shiftreg.v_eth_shiftreg.assert_a145:precondition1 (3) }
0.0.L: Trace Attempt  3	[0.12 s]
0.0.L: Using states from traces to { eth_shiftreg.v_eth_shiftreg.assert_a120:precondition1 (4) }
0.0.L: Trace Attempt  3	[0.13 s]
0.0.L: Using states from traces to { eth_shiftreg.v_eth_shiftreg.assert_a104 <5> }
0.0.L: Trace Attempt  3	[0.13 s]
0.0.L: Using states from traces to { eth_shiftreg.v_eth_shiftreg.assert_a193:precondition1 (6) }
0.0.L: Trace Attempt  3	[0.14 s]
0.0.L: Using states from traces to { eth_shiftreg.v_eth_shiftreg.assert_a158:precondition1 (7) }
0.0.L: Trace Attempt  3	[0.14 s]
0.0.L: Using states from traces to { eth_shiftreg.v_eth_shiftreg.assert_a93 <8> }
0.0.L: Trace Attempt  3	[0.15 s]
0.0.L: Using states from traces to { eth_shiftreg.v_eth_shiftreg.assert_a172:precondition1 (9) }
0.0.L: Trace Attempt  3	[0.15 s]
0.0.L: Using states from traces to { eth_shiftreg.v_eth_shiftreg.assert_a83:precondition1 (10) }
0.0.B: Requesting engine job to terminate
0.0.AM: Requesting engine job to terminate
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "eth_shiftreg.v_eth_shiftreg.assert_a57"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "eth_shiftreg.v_eth_shiftreg.assert_a57"	[0.00 s].
0.0.N: Starting proof for property "eth_shiftreg.v_eth_shiftreg.assert_a208"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a184" in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a184".
0.0.N: Stopped processing property "eth_shiftreg.v_eth_shiftreg.assert_a208"	[0.00 s].
0.0.N: Starting proof for property "eth_shiftreg.v_eth_shiftreg.assert_a67"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "eth_shiftreg.v_eth_shiftreg.assert_a67"	[0.00 s].
0.0.Hp: Trace Attempt  3	[0.54 s]
0.0.Hp: All properties determined. [0.57 s]
0.0.Ht: Trace Attempt  4	[0.22 s]
0.0.Ht: Trace Attempt  5	[0.22 s]
0.0.Ht: Trace Attempt  7	[0.22 s]
0.0.Ht: All properties determined. [0.22 s]
0.0.Bm: Exited with Success (@ 0.60 s)
0: ProofGrid usable level: 0
0.0.Oh: All properties determined. [0.06 s]
0.0.L: Trace Attempt  3	[0.16 s]
0.0.L: Using states from traces to { eth_shiftreg.v_eth_shiftreg.assert_a155:precondition1 (11) }
0.0.L: Trace Attempt  3	[0.16 s]
0.0.L: Using states from traces to { eth_shiftreg.v_eth_shiftreg.assert_a134 <12> }
0.0.L: Trace Attempt  3	[0.17 s]
0.0.L: All properties determined. [0.17 s]
0.0.B: All properties determined. [0.05 s]
0.0.AM: All properties determined. [0.06 s]
0.0.N: Starting proof for property "eth_shiftreg.v_eth_shiftreg.assert_a150"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "eth_shiftreg.v_eth_shiftreg.assert_a161" in 0.00 s by the incidental trace "eth_shiftreg.v_eth_shiftreg.assert_a161".
0.0.N: Stopped processing property "eth_shiftreg.v_eth_shiftreg.assert_a150"	[0.00 s].
0.0.N: All properties determined. [0.01 s]
0.0.Hp: Exited with Success (@ 0.60 s)
0.0.Ht: Exited with Success (@ 0.60 s)
0.0.Mpcustom4: Exited with Success (@ 0.60 s)
0.0.Oh: Exited with Success (@ 0.60 s)
0.0.L: Exited with Success (@ 0.60 s)
0.0.B: Exited with Success (@ 0.60 s)
0.0.AM: Exited with Success (@ 0.60 s)
0.0.N: Exited with Success (@ 0.60 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 34.05 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.16        0.58        0.00       78.27 %
     Hp        0.16        0.58        0.00       78.31 %
     Ht        0.35        0.28        0.00       44.80 %
     Bm        0.41        0.06        0.00       13.65 %
    Mpcustom4        0.41        0.06        0.00       13.60 %
     Oh        0.51        0.00        0.00        0.00 %
      L        0.36        0.06        0.00       14.89 %
      B        0.42        0.00        0.00        0.00 %
     AM        0.39        0.00        0.00        0.00 %
    all        0.35        0.18        0.00       34.05 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               3.17        1.64        0.00

    Data read    : 766.87 kiB
    Data written : 83.14 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 25 times for a total of 0.285 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 430
                 assertions                   : 215
                  - proven                    : 8 (3.72093%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 207 (96.2791%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 215
                  - unreachable               : 3 (1.39535%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 212 (98.6047%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
determined
[<embedded>] % 
[<embedded>] % # Report proof results
[<embedded>] % report

==============================================================
    Jasper Verification Results
==============================================================
    2024.03 FCS 64 bits for Linux64 3.10.0-1160.21.1.el7.x86_64
    Host Name: pal-achieve-08.uic.edu
    User Name: vpulav2
    Printed on: Wednesday, Apr24, 2024 11:42:39 AM CDT
    Working Directory: /data/vpulav2/Work/Jasper/eth_shiftreg


==============================================================
RESULTS
==============================================================

------------------------------------------------------------------------------------------------------------------
       Name                                                      |    Result    |  Engine  |  Bound  |  Time    
------------------------------------------------------------------------------------------------------------------

---[ <embedded> ]-------------------------------------------------------------------------------------------------
[1]   eth_shiftreg.v_eth_shiftreg.assert_a120                         cex             N             2    0.022 s      
[2]   eth_shiftreg.v_eth_shiftreg.assert_a120:precondition1           covered         N             2    0.022 s      
[3]   eth_shiftreg.v_eth_shiftreg.assert_a119                         cex             N             2    0.001 s      
[4]   eth_shiftreg.v_eth_shiftreg.assert_a119:precondition1           covered         N             2    0.001 s      
[5]   eth_shiftreg.v_eth_shiftreg.assert_a118                         cex             N             2    0.022 s      
[6]   eth_shiftreg.v_eth_shiftreg.assert_a118:precondition1           covered         N             2    0.022 s      
[7]   eth_shiftreg.v_eth_shiftreg.assert_a16                          proven          N      Infinite    0.000 s      
[8]   eth_shiftreg.v_eth_shiftreg.assert_a16:precondition1            covered         N             2    0.013 s      
[9]   eth_shiftreg.v_eth_shiftreg.assert_a86                          cex             N             3    0.001 s      
[10]  eth_shiftreg.v_eth_shiftreg.assert_a86:precondition1            covered         N             3    0.001 s      
[11]  eth_shiftreg.v_eth_shiftreg.assert_a1                           cex             N             2    0.001 s      
[12]  eth_shiftreg.v_eth_shiftreg.assert_a1:precondition1             covered         N             2    0.001 s      
[13]  eth_shiftreg.v_eth_shiftreg.assert_a14                          cex             N             3    0.001 s      
[14]  eth_shiftreg.v_eth_shiftreg.assert_a14:precondition1            covered         N         2 - 3    0.001 s      
[15]  eth_shiftreg.v_eth_shiftreg.assert_a148                         cex             N             3    0.001 s      
[16]  eth_shiftreg.v_eth_shiftreg.assert_a148:precondition1           covered         N         2 - 3    0.001 s      
[17]  eth_shiftreg.v_eth_shiftreg.assert_a107                         cex             N             3    0.001 s      
[18]  eth_shiftreg.v_eth_shiftreg.assert_a107:precondition1           covered         N         2 - 3    0.001 s      
[19]  eth_shiftreg.v_eth_shiftreg.assert_a143                         cex             N             2    0.022 s      
[20]  eth_shiftreg.v_eth_shiftreg.assert_a143:precondition1           covered         N             2    0.022 s      
[21]  eth_shiftreg.v_eth_shiftreg.assert_a117                         cex             N             2    0.022 s      
[22]  eth_shiftreg.v_eth_shiftreg.assert_a117:precondition1           covered         N             2    0.022 s      
[23]  eth_shiftreg.v_eth_shiftreg.assert_a106                         cex             N             3    0.001 s      
[24]  eth_shiftreg.v_eth_shiftreg.assert_a106:precondition1           covered         N         2 - 3    0.001 s      
[25]  eth_shiftreg.v_eth_shiftreg.assert_a204                         cex             N             3    0.001 s      
[26]  eth_shiftreg.v_eth_shiftreg.assert_a204:precondition1           covered         N             3    0.001 s      
[27]  eth_shiftreg.v_eth_shiftreg.assert_a175                         cex             N             2    0.001 s      
[28]  eth_shiftreg.v_eth_shiftreg.assert_a175:precondition1           covered         N             2    0.001 s      
[29]  eth_shiftreg.v_eth_shiftreg.assert_a138                         cex             N             3    0.001 s      
[30]  eth_shiftreg.v_eth_shiftreg.assert_a138:precondition1           covered         N         2 - 3    0.001 s      
[31]  eth_shiftreg.v_eth_shiftreg.assert_a5                           proven          N      Infinite    0.001 s      
[32]  eth_shiftreg.v_eth_shiftreg.assert_a5:precondition1             covered         N             2    0.013 s      
[33]  eth_shiftreg.v_eth_shiftreg.assert_a183                         cex             N             3    0.001 s      
[34]  eth_shiftreg.v_eth_shiftreg.assert_a183:precondition1           covered         N             2    0.001 s      
[35]  eth_shiftreg.v_eth_shiftreg.assert_a124                         cex             N             2    0.001 s      
[36]  eth_shiftreg.v_eth_shiftreg.assert_a124:precondition1           covered         N             2    0.001 s      
[37]  eth_shiftreg.v_eth_shiftreg.assert_a52                          cex             N             3    0.003 s      
[38]  eth_shiftreg.v_eth_shiftreg.assert_a52:precondition1            covered         N             3    0.003 s      
[39]  eth_shiftreg.v_eth_shiftreg.assert_a200                         cex             N             3    0.001 s      
[40]  eth_shiftreg.v_eth_shiftreg.assert_a200:precondition1           covered         N             2    0.001 s      
[41]  eth_shiftreg.v_eth_shiftreg.assert_a203                         cex             Ht            2    0.011 s      
[42]  eth_shiftreg.v_eth_shiftreg.assert_a203:precondition1           covered         Hp            1    0.067 s      
[43]  eth_shiftreg.v_eth_shiftreg.assert_a85                          proven          N      Infinite    0.000 s      
[44]  eth_shiftreg.v_eth_shiftreg.assert_a85:precondition1            unreachable     N      Infinite    0.000 s      
[45]  eth_shiftreg.v_eth_shiftreg.assert_a74                          cex             Ht            3    0.146 s      
[46]  eth_shiftreg.v_eth_shiftreg.assert_a74:precondition1            covered         N         2 - 3    0.001 s      
[47]  eth_shiftreg.v_eth_shiftreg.assert_a0                           cex             Ht            3    0.147 s      
[48]  eth_shiftreg.v_eth_shiftreg.assert_a0:precondition1             covered         Ht            3    0.147 s      
[49]  eth_shiftreg.v_eth_shiftreg.assert_a88                          proven          Hp     Infinite    0.494 s      
[50]  eth_shiftreg.v_eth_shiftreg.assert_a88:precondition1            unreachable     Hp     Infinite    0.494 s      
[51]  eth_shiftreg.v_eth_shiftreg.assert_a93                          cex             Ht            2    0.013 s      
[52]  eth_shiftreg.v_eth_shiftreg.assert_a93:precondition1            covered         Ht            2    0.013 s      
[53]  eth_shiftreg.v_eth_shiftreg.assert_a79                          cex             Ht            3    0.150 s      
[54]  eth_shiftreg.v_eth_shiftreg.assert_a79:precondition1            covered         Ht            3    0.150 s      
[55]  eth_shiftreg.v_eth_shiftreg.assert_a196                         cex             Ht            2    0.015 s      
[56]  eth_shiftreg.v_eth_shiftreg.assert_a196:precondition1           covered         Hp            1    0.068 s      
[57]  eth_shiftreg.v_eth_shiftreg.assert_a42                          cex             Ht            2    0.013 s      
[58]  eth_shiftreg.v_eth_shiftreg.assert_a42:precondition1            covered         Ht            2    0.013 s      
[59]  eth_shiftreg.v_eth_shiftreg.assert_a76                          cex             Ht            2    0.013 s      
[60]  eth_shiftreg.v_eth_shiftreg.assert_a76:precondition1            covered         Ht            2    0.013 s      
[61]  eth_shiftreg.v_eth_shiftreg.assert_a130                         cex             Ht            3    0.151 s      
[62]  eth_shiftreg.v_eth_shiftreg.assert_a130:precondition1           covered         Ht            3    0.151 s      
[63]  eth_shiftreg.v_eth_shiftreg.assert_a55                          cex             Ht            2    0.021 s      
[64]  eth_shiftreg.v_eth_shiftreg.assert_a55:precondition1            covered         Ht            2    0.021 s      
[65]  eth_shiftreg.v_eth_shiftreg.assert_a182                         cex             Ht            2    0.011 s      
[66]  eth_shiftreg.v_eth_shiftreg.assert_a182:precondition1           covered         Ht            2    0.011 s      
[67]  eth_shiftreg.v_eth_shiftreg.assert_a37                          cex             Ht            3    0.155 s      
[68]  eth_shiftreg.v_eth_shiftreg.assert_a37:precondition1            covered         N             2    0.013 s      
[69]  eth_shiftreg.v_eth_shiftreg.assert_a193                         cex             Ht            2    0.015 s      
[70]  eth_shiftreg.v_eth_shiftreg.assert_a193:precondition1           covered         Ht            2    0.015 s      
[71]  eth_shiftreg.v_eth_shiftreg.assert_a129                         cex             Ht            3    0.151 s      
[72]  eth_shiftreg.v_eth_shiftreg.assert_a129:precondition1           covered         Ht            3    0.151 s      
[73]  eth_shiftreg.v_eth_shiftreg.assert_a12                          cex             Ht            3    0.147 s      
[74]  eth_shiftreg.v_eth_shiftreg.assert_a12:precondition1            covered         Ht            3    0.147 s      
[75]  eth_shiftreg.v_eth_shiftreg.assert_a133                         cex             Ht            3    0.156 s      
[76]  eth_shiftreg.v_eth_shiftreg.assert_a133:precondition1           covered         N             3    0.003 s      
[77]  eth_shiftreg.v_eth_shiftreg.assert_a80                          cex             Ht            3    0.157 s      
[78]  eth_shiftreg.v_eth_shiftreg.assert_a80:precondition1            covered         Ht            3    0.157 s      
[79]  eth_shiftreg.v_eth_shiftreg.assert_a198                         cex             Ht            3    0.158 s      
[80]  eth_shiftreg.v_eth_shiftreg.assert_a198:precondition1           covered         Ht            2    0.022 s      
[81]  eth_shiftreg.v_eth_shiftreg.assert_a189                         cex             N             2    0.001 s      
[82]  eth_shiftreg.v_eth_shiftreg.assert_a189:precondition1           covered         Hp            1    0.068 s      
[83]  eth_shiftreg.v_eth_shiftreg.assert_a101                         cex             N             3    0.001 s      
[84]  eth_shiftreg.v_eth_shiftreg.assert_a101:precondition1           covered         N             3    0.001 s      
[85]  eth_shiftreg.v_eth_shiftreg.assert_a73                          cex             Ht            3    0.159 s      
[86]  eth_shiftreg.v_eth_shiftreg.assert_a73:precondition1            covered         Ht            3    0.159 s      
[87]  eth_shiftreg.v_eth_shiftreg.assert_a8                           cex             Ht            2    0.024 s      
[88]  eth_shiftreg.v_eth_shiftreg.assert_a8:precondition1             covered         Ht            2    0.024 s      
[89]  eth_shiftreg.v_eth_shiftreg.assert_a50                          cex             Ht            3    0.147 s      
[90]  eth_shiftreg.v_eth_shiftreg.assert_a50:precondition1            covered         Ht            3    0.147 s      
[91]  eth_shiftreg.v_eth_shiftreg.assert_a54                          cex             Ht            3    0.166 s      
[92]  eth_shiftreg.v_eth_shiftreg.assert_a54:precondition1            covered         Ht            3    0.166 s      
[93]  eth_shiftreg.v_eth_shiftreg.assert_a11                          cex             Ht            3    0.167 s      
[94]  eth_shiftreg.v_eth_shiftreg.assert_a11:precondition1            covered         Ht            2    0.026 s      
[95]  eth_shiftreg.v_eth_shiftreg.assert_a167                         cex             Ht            2    0.027 s      
[96]  eth_shiftreg.v_eth_shiftreg.assert_a167:precondition1           covered         Ht            2    0.027 s      
[97]  eth_shiftreg.v_eth_shiftreg.assert_a81                          proven          Hp     Infinite    0.494 s      
[98]  eth_shiftreg.v_eth_shiftreg.assert_a81:precondition1            covered         Ht            2    0.033 s      
[99]  eth_shiftreg.v_eth_shiftreg.assert_a132                         cex             Ht            2    0.027 s      
[100] eth_shiftreg.v_eth_shiftreg.assert_a132:precondition1           covered         Ht            2    0.027 s      
[101] eth_shiftreg.v_eth_shiftreg.assert_a78                          proven          Hp     Infinite    0.494 s      
[102] eth_shiftreg.v_eth_shiftreg.assert_a78:precondition1            covered         Ht            3    0.168 s      
[103] eth_shiftreg.v_eth_shiftreg.assert_a197                         cex             Ht            2    0.034 s      
[104] eth_shiftreg.v_eth_shiftreg.assert_a197:precondition1           covered         Hp            1    0.069 s      
[105] eth_shiftreg.v_eth_shiftreg.assert_a111                         cex             N             3    0.003 s      
[106] eth_shiftreg.v_eth_shiftreg.assert_a111:precondition1           covered         N             2    0.003 s      
[107] eth_shiftreg.v_eth_shiftreg.assert_a43                          cex             Ht            2    0.036 s      
[108] eth_shiftreg.v_eth_shiftreg.assert_a43:precondition1            covered         N             2    0.013 s      
[109] eth_shiftreg.v_eth_shiftreg.assert_a90                          proven          Hp     Infinite    0.494 s      
[110] eth_shiftreg.v_eth_shiftreg.assert_a90:precondition1            unreachable     Hp     Infinite    0.494 s      
[111] eth_shiftreg.v_eth_shiftreg.assert_a82                          cex             Ht            3    0.169 s      
[112] eth_shiftreg.v_eth_shiftreg.assert_a82:precondition1            covered         Ht            3    0.169 s      
[113] eth_shiftreg.v_eth_shiftreg.assert_a172                         cex             Ht            3    0.170 s      
[114] eth_shiftreg.v_eth_shiftreg.assert_a172:precondition1           covered         N             2    0.001 s      
[115] eth_shiftreg.v_eth_shiftreg.assert_a131                         cex             Ht            3    0.177 s      
[116] eth_shiftreg.v_eth_shiftreg.assert_a131:precondition1           covered         N         2 - 3    0.001 s      
[117] eth_shiftreg.v_eth_shiftreg.assert_a163                         cex             Ht            3    0.178 s      
[118] eth_shiftreg.v_eth_shiftreg.assert_a163:precondition1           covered         Ht            3    0.178 s      
[119] eth_shiftreg.v_eth_shiftreg.assert_a160                         cex             N             2    0.013 s      
[120] eth_shiftreg.v_eth_shiftreg.assert_a160:precondition1           covered         N             2    0.013 s      
[121] eth_shiftreg.v_eth_shiftreg.assert_a177                         cex             Ht            3    0.178 s      
[122] eth_shiftreg.v_eth_shiftreg.assert_a177:precondition1           covered         Ht            3    0.178 s      
[123] eth_shiftreg.v_eth_shiftreg.assert_a94                          cex             N             2    0.001 s      
[124] eth_shiftreg.v_eth_shiftreg.assert_a94:precondition1            covered         N             2    0.001 s      
[125] eth_shiftreg.v_eth_shiftreg.assert_a192                         cex             Ht            2    0.038 s      
[126] eth_shiftreg.v_eth_shiftreg.assert_a192:precondition1           covered         Ht            2    0.038 s      
[127] eth_shiftreg.v_eth_shiftreg.assert_a136                         cex             Ht            3    0.179 s      
[128] eth_shiftreg.v_eth_shiftreg.assert_a136:precondition1           covered         Ht            3    0.179 s      
[129] eth_shiftreg.v_eth_shiftreg.assert_a41                          cex             Ht            3    0.147 s      
[130] eth_shiftreg.v_eth_shiftreg.assert_a41:precondition1            covered         Ht            3    0.147 s      
[131] eth_shiftreg.v_eth_shiftreg.assert_a188                         cex             N             2    0.013 s      
[132] eth_shiftreg.v_eth_shiftreg.assert_a188:precondition1           covered         Hp            1    0.069 s      
[133] eth_shiftreg.v_eth_shiftreg.assert_a140                         cex             Ht            3    0.180 s      
[134] eth_shiftreg.v_eth_shiftreg.assert_a140:precondition1           covered         Ht            3    0.180 s      
[135] eth_shiftreg.v_eth_shiftreg.assert_a158                         cex             Ht            3    0.179 s      
[136] eth_shiftreg.v_eth_shiftreg.assert_a158:precondition1           covered         Ht            3    0.179 s      
[137] eth_shiftreg.v_eth_shiftreg.assert_a60                          cex             Ht            2    0.039 s      
[138] eth_shiftreg.v_eth_shiftreg.assert_a60:precondition1            covered         Ht            2    0.039 s      
[139] eth_shiftreg.v_eth_shiftreg.assert_a59                          cex             Ht            2    0.013 s      
[140] eth_shiftreg.v_eth_shiftreg.assert_a59:precondition1            covered         Ht            2    0.013 s      
[141] eth_shiftreg.v_eth_shiftreg.assert_a65                          cex             Ht            3    0.159 s      
[142] eth_shiftreg.v_eth_shiftreg.assert_a65:precondition1            covered         Ht            3    0.159 s      
[143] eth_shiftreg.v_eth_shiftreg.assert_a110                         cex             Ht            2    0.044 s      
[144] eth_shiftreg.v_eth_shiftreg.assert_a110:precondition1           covered         Hp            1    0.078 s      
[145] eth_shiftreg.v_eth_shiftreg.assert_a35                          cex             Ht            3    0.147 s      
[146] eth_shiftreg.v_eth_shiftreg.assert_a35:precondition1            covered         Ht            3    0.147 s      
[147] eth_shiftreg.v_eth_shiftreg.assert_a53                          cex             N             2    0.001 s      
[148] eth_shiftreg.v_eth_shiftreg.assert_a53:precondition1            covered         N             2    0.001 s      
[149] eth_shiftreg.v_eth_shiftreg.assert_a155                         cex             Ht            3    0.170 s      
[150] eth_shiftreg.v_eth_shiftreg.assert_a155:precondition1           covered         Ht            3    0.169 s      
[151] eth_shiftreg.v_eth_shiftreg.assert_a44                          cex             Ht            3    0.187 s      
[152] eth_shiftreg.v_eth_shiftreg.assert_a44:precondition1            covered         Ht            3    0.187 s      
[153] eth_shiftreg.v_eth_shiftreg.assert_a102                         cex             Ht            2    0.045 s      
[154] eth_shiftreg.v_eth_shiftreg.assert_a102:precondition1           covered         Hp            1    0.095 s      
[155] eth_shiftreg.v_eth_shiftreg.assert_a186                         cex             N             2    0.013 s      
[156] eth_shiftreg.v_eth_shiftreg.assert_a186:precondition1           covered         Hp            1    0.095 s      
[157] eth_shiftreg.v_eth_shiftreg.assert_a184                         cex             N             2    0.001 s      
[158] eth_shiftreg.v_eth_shiftreg.assert_a184:precondition1           covered         Hp            1    0.095 s      
[159] eth_shiftreg.v_eth_shiftreg.assert_a95                          cex             Ht            3    0.188 s      
[160] eth_shiftreg.v_eth_shiftreg.assert_a95:precondition1            covered         Ht            3    0.188 s      
[161] eth_shiftreg.v_eth_shiftreg.assert_a28                          cex             Ht            2    0.046 s      
[162] eth_shiftreg.v_eth_shiftreg.assert_a28:precondition1            covered         Ht            2    0.046 s      
[163] eth_shiftreg.v_eth_shiftreg.assert_a161                         cex             N             2    0.001 s      
[164] eth_shiftreg.v_eth_shiftreg.assert_a161:precondition1           covered         N             2    0.001 s      
[165] eth_shiftreg.v_eth_shiftreg.assert_a113                         cex             Ht            3    0.189 s      
[166] eth_shiftreg.v_eth_shiftreg.assert_a113:precondition1           covered         Hp            1    0.096 s      
[167] eth_shiftreg.v_eth_shiftreg.assert_a187                         cex             N             2    0.001 s      
[168] eth_shiftreg.v_eth_shiftreg.assert_a187:precondition1           covered         N             2    0.001 s      
[169] eth_shiftreg.v_eth_shiftreg.assert_a151                         cex             Ht            3    0.190 s      
[170] eth_shiftreg.v_eth_shiftreg.assert_a151:precondition1           covered         Ht            3    0.190 s      
[171] eth_shiftreg.v_eth_shiftreg.assert_a92                          cex             Ht            3    0.191 s      
[172] eth_shiftreg.v_eth_shiftreg.assert_a92:precondition1            covered         Ht            3    0.191 s      
[173] eth_shiftreg.v_eth_shiftreg.assert_a201                         cex             Ht            3    0.198 s      
[174] eth_shiftreg.v_eth_shiftreg.assert_a201:precondition1           covered         N             3    0.003 s      
[175] eth_shiftreg.v_eth_shiftreg.assert_a121                         cex             Ht            3    0.156 s      
[176] eth_shiftreg.v_eth_shiftreg.assert_a121:precondition1           covered         N             3    0.003 s      
[177] eth_shiftreg.v_eth_shiftreg.assert_a153                         cex             Ht            2    0.047 s      
[178] eth_shiftreg.v_eth_shiftreg.assert_a153:precondition1           covered         N         2 - 3    0.001 s      
[179] eth_shiftreg.v_eth_shiftreg.assert_a36                          cex             Ht            3    0.147 s      
[180] eth_shiftreg.v_eth_shiftreg.assert_a36:precondition1            covered         Ht            3    0.147 s      
[181] eth_shiftreg.v_eth_shiftreg.assert_a51                          cex             Ht            3    0.147 s      
[182] eth_shiftreg.v_eth_shiftreg.assert_a51:precondition1            covered         Ht            3    0.147 s      
[183] eth_shiftreg.v_eth_shiftreg.assert_a34                          cex             Ht            3    0.199 s      
[184] eth_shiftreg.v_eth_shiftreg.assert_a34:precondition1            covered         Ht            3    0.177 s      
[185] eth_shiftreg.v_eth_shiftreg.assert_a104                         cex             Ht            2    0.048 s      
[186] eth_shiftreg.v_eth_shiftreg.assert_a104:precondition1           covered         Ht            2    0.048 s      
[187] eth_shiftreg.v_eth_shiftreg.assert_a174                         cex             Ht            3    0.199 s      
[188] eth_shiftreg.v_eth_shiftreg.assert_a174:precondition1           covered         Ht            3    0.199 s      
[189] eth_shiftreg.v_eth_shiftreg.assert_a114                         proven          Hp     Infinite    0.495 s      
[190] eth_shiftreg.v_eth_shiftreg.assert_a114:precondition1           covered         Hp            1    0.097 s      
[191] eth_shiftreg.v_eth_shiftreg.assert_a205                         cex             N             2    0.022 s      
[192] eth_shiftreg.v_eth_shiftreg.assert_a205:precondition1           covered         N             2    0.022 s      
[193] eth_shiftreg.v_eth_shiftreg.assert_a162                         cex             Ht            2    0.054 s      
[194] eth_shiftreg.v_eth_shiftreg.assert_a162:precondition1           covered         Ht            2    0.054 s      
[195] eth_shiftreg.v_eth_shiftreg.assert_a109                         cex             Ht            3    0.200 s      
[196] eth_shiftreg.v_eth_shiftreg.assert_a109:precondition1           covered         PRE           2    0.000 s      
[197] eth_shiftreg.v_eth_shiftreg.assert_a47                          cex             Ht            3    0.167 s      
[198] eth_shiftreg.v_eth_shiftreg.assert_a47:precondition1            covered         Ht            3    0.167 s      
[199] eth_shiftreg.v_eth_shiftreg.assert_a83                          cex             Ht            2    0.056 s      
[200] eth_shiftreg.v_eth_shiftreg.assert_a83:precondition1            covered         Ht            2    0.056 s      
[201] eth_shiftreg.v_eth_shiftreg.assert_a64                          cex             Ht            2    0.058 s      
[202] eth_shiftreg.v_eth_shiftreg.assert_a64:precondition1            covered         N         2 - 3    0.001 s      
[203] eth_shiftreg.v_eth_shiftreg.assert_a210                         cex             Ht            2    0.034 s      
[204] eth_shiftreg.v_eth_shiftreg.assert_a210:precondition1           covered         Ht            2    0.034 s      
[205] eth_shiftreg.v_eth_shiftreg.assert_a33                          cex             Ht            3    0.201 s      
[206] eth_shiftreg.v_eth_shiftreg.assert_a33:precondition1            covered         Ht            3    0.201 s      
[207] eth_shiftreg.v_eth_shiftreg.assert_a168                         cex             Ht            2    0.033 s      
[208] eth_shiftreg.v_eth_shiftreg.assert_a168:precondition1           covered         Ht            2    0.033 s      
[209] eth_shiftreg.v_eth_shiftreg.assert_a115                         cex             Ht            3    0.208 s      
[210] eth_shiftreg.v_eth_shiftreg.assert_a115:precondition1           covered         Ht            3    0.208 s      
[211] eth_shiftreg.v_eth_shiftreg.assert_a66                          cex             Ht            3    0.210 s      
[212] eth_shiftreg.v_eth_shiftreg.assert_a66:precondition1            covered         Ht            3    0.210 s      
[213] eth_shiftreg.v_eth_shiftreg.assert_a27                          cex             Ht            2    0.059 s      
[214] eth_shiftreg.v_eth_shiftreg.assert_a27:precondition1            covered         Ht            2    0.059 s      
[215] eth_shiftreg.v_eth_shiftreg.assert_a112                         cex             Ht            3    0.211 s      
[216] eth_shiftreg.v_eth_shiftreg.assert_a112:precondition1           covered         Ht            2    0.060 s      
[217] eth_shiftreg.v_eth_shiftreg.assert_a87                          cex             N             3    0.001 s      
[218] eth_shiftreg.v_eth_shiftreg.assert_a87:precondition1            covered         N             3    0.001 s      
[219] eth_shiftreg.v_eth_shiftreg.assert_a134                         cex             Ht            3    0.211 s      
[220] eth_shiftreg.v_eth_shiftreg.assert_a134:precondition1           covered         Ht            3    0.211 s      
[221] eth_shiftreg.v_eth_shiftreg.assert_a165                         cex             Ht            3    0.212 s      
[222] eth_shiftreg.v_eth_shiftreg.assert_a165:precondition1           covered         Ht            3    0.212 s      
[223] eth_shiftreg.v_eth_shiftreg.assert_a191                         cex             Ht            3    0.217 s      
[224] eth_shiftreg.v_eth_shiftreg.assert_a191:precondition1           covered         Ht            3    0.217 s      
[225] eth_shiftreg.v_eth_shiftreg.assert_a173                         cex             Ht            3    0.218 s      
[226] eth_shiftreg.v_eth_shiftreg.assert_a173:precondition1           covered         Ht            3    0.218 s      
[227] eth_shiftreg.v_eth_shiftreg.assert_a185                         cex             Ht            3    0.219 s      
[228] eth_shiftreg.v_eth_shiftreg.assert_a185:precondition1           covered         Ht            3    0.219 s      
[229] eth_shiftreg.v_eth_shiftreg.assert_a91                          cex             Ht            3    0.220 s      
[230] eth_shiftreg.v_eth_shiftreg.assert_a91:precondition1            covered         Hp            1    0.097 s      
[231] eth_shiftreg.v_eth_shiftreg.assert_a100                         cex             Ht            3    0.220 s      
[232] eth_shiftreg.v_eth_shiftreg.assert_a100:precondition1           covered         Ht            2    0.065 s      
[233] eth_shiftreg.v_eth_shiftreg.assert_a209                         cex             Ht            2    0.066 s      
[234] eth_shiftreg.v_eth_shiftreg.assert_a209:precondition1           covered         Ht            2    0.066 s      
[235] eth_shiftreg.v_eth_shiftreg.assert_a98                          cex             Ht            3    0.231 s      
[236] eth_shiftreg.v_eth_shiftreg.assert_a98:precondition1            covered         Ht            2    0.067 s      
[237] eth_shiftreg.v_eth_shiftreg.assert_a213                         cex             Ht            3    0.232 s      
[238] eth_shiftreg.v_eth_shiftreg.assert_a213:precondition1           covered         Ht            2    0.068 s      
[239] eth_shiftreg.v_eth_shiftreg.assert_a99                          cex             Ht            3    0.220 s      
[240] eth_shiftreg.v_eth_shiftreg.assert_a99:precondition1            covered         Ht            2    0.065 s      
[241] eth_shiftreg.v_eth_shiftreg.assert_a137                         cex             Ht            3    0.151 s      
[242] eth_shiftreg.v_eth_shiftreg.assert_a137:precondition1           covered         N         2 - 3    0.001 s      
[243] eth_shiftreg.v_eth_shiftreg.assert_a214                         cex             Ht            2    0.065 s      
[244] eth_shiftreg.v_eth_shiftreg.assert_a214:precondition1           covered         Ht            2    0.065 s      
[245] eth_shiftreg.v_eth_shiftreg.assert_a169                         cex             Ht            3    0.233 s      
[246] eth_shiftreg.v_eth_shiftreg.assert_a169:precondition1           covered         Ht            2    0.069 s      
[247] eth_shiftreg.v_eth_shiftreg.assert_a152                         cex             Ht            3    0.219 s      
[248] eth_shiftreg.v_eth_shiftreg.assert_a152:precondition1           covered         N         2 - 3    0.001 s      
[249] eth_shiftreg.v_eth_shiftreg.assert_a84                          cex             Ht            3    0.234 s      
[250] eth_shiftreg.v_eth_shiftreg.assert_a84:precondition1            covered         Ht            3    0.234 s      
[251] eth_shiftreg.v_eth_shiftreg.assert_a157                         cex             Ht            3    0.178 s      
[252] eth_shiftreg.v_eth_shiftreg.assert_a157:precondition1           covered         Ht            2    0.093 s      
[253] eth_shiftreg.v_eth_shiftreg.assert_a128                         cex             Ht            2    0.094 s      
[254] eth_shiftreg.v_eth_shiftreg.assert_a128:precondition1           covered         Ht            2    0.094 s      
[255] eth_shiftreg.v_eth_shiftreg.assert_a206                         cex             Ht            2    0.034 s      
[256] eth_shiftreg.v_eth_shiftreg.assert_a206:precondition1           covered         Ht            2    0.034 s      
[257] eth_shiftreg.v_eth_shiftreg.assert_a176                         cex             Ht            3    0.179 s      
[258] eth_shiftreg.v_eth_shiftreg.assert_a176:precondition1           covered         Ht            2    0.104 s      
[259] eth_shiftreg.v_eth_shiftreg.assert_a166                         cex             Ht            2    0.104 s      
[260] eth_shiftreg.v_eth_shiftreg.assert_a166:precondition1           covered         Ht            2    0.104 s      
[261] eth_shiftreg.v_eth_shiftreg.assert_a194                         cex             Ht            3    0.218 s      
[262] eth_shiftreg.v_eth_shiftreg.assert_a194:precondition1           covered         Ht            3    0.218 s      
[263] eth_shiftreg.v_eth_shiftreg.assert_a71                          cex             Ht            3    0.235 s      
[264] eth_shiftreg.v_eth_shiftreg.assert_a71:precondition1            covered         Ht            3    0.235 s      
[265] eth_shiftreg.v_eth_shiftreg.assert_a45                          cex             Ht            3    0.237 s      
[266] eth_shiftreg.v_eth_shiftreg.assert_a45:precondition1            covered         Ht            3    0.237 s      
[267] eth_shiftreg.v_eth_shiftreg.assert_a57                          cex             Ht            3    0.238 s      
[268] eth_shiftreg.v_eth_shiftreg.assert_a57:precondition1            covered         Ht            3    0.238 s      
[269] eth_shiftreg.v_eth_shiftreg.assert_a63                          cex             Ht            3    0.208 s      
[270] eth_shiftreg.v_eth_shiftreg.assert_a63:precondition1            covered         Ht            2    0.105 s      
[271] eth_shiftreg.v_eth_shiftreg.assert_a96                          cex             Ht            3    0.240 s      
[272] eth_shiftreg.v_eth_shiftreg.assert_a96:precondition1            covered         Ht            2    0.106 s      
[273] eth_shiftreg.v_eth_shiftreg.assert_a75                          cex             Ht            3    0.210 s      
[274] eth_shiftreg.v_eth_shiftreg.assert_a75:precondition1            covered         Ht            3    0.210 s      
[275] eth_shiftreg.v_eth_shiftreg.assert_a171                         cex             Ht            3    0.180 s      
[276] eth_shiftreg.v_eth_shiftreg.assert_a171:precondition1           covered         Ht            2    0.107 s      
[277] eth_shiftreg.v_eth_shiftreg.assert_a56                          cex             Ht            3    0.240 s      
[278] eth_shiftreg.v_eth_shiftreg.assert_a56:precondition1            covered         Ht            3    0.240 s      
[279] eth_shiftreg.v_eth_shiftreg.assert_a145                         cex             N             3    0.001 s      
[280] eth_shiftreg.v_eth_shiftreg.assert_a145:precondition1           covered         N             2    0.001 s      
[281] eth_shiftreg.v_eth_shiftreg.assert_a199                         cex             Ht            2    0.114 s      
[282] eth_shiftreg.v_eth_shiftreg.assert_a199:precondition1           covered         Hp            1    0.069 s      
[283] eth_shiftreg.v_eth_shiftreg.assert_a31                          cex             Ht            2    0.013 s      
[284] eth_shiftreg.v_eth_shiftreg.assert_a31:precondition1            covered         Ht            2    0.013 s      
[285] eth_shiftreg.v_eth_shiftreg.assert_a30                          cex             Ht            2    0.048 s      
[286] eth_shiftreg.v_eth_shiftreg.assert_a30:precondition1            covered         Ht            2    0.048 s      
[287] eth_shiftreg.v_eth_shiftreg.assert_a22                          cex             Ht            2    0.024 s      
[288] eth_shiftreg.v_eth_shiftreg.assert_a22:precondition1            covered         Ht            2    0.024 s      
[289] eth_shiftreg.v_eth_shiftreg.assert_a146                         cex             Ht            2    0.115 s      
[290] eth_shiftreg.v_eth_shiftreg.assert_a146:precondition1           covered         Ht            2    0.115 s      
[291] eth_shiftreg.v_eth_shiftreg.assert_a108                         cex             Ht            3    0.241 s      
[292] eth_shiftreg.v_eth_shiftreg.assert_a108:precondition1           covered         Hp            1    0.105 s      
[293] eth_shiftreg.v_eth_shiftreg.assert_a77                          cex             Ht            3    0.248 s      
[294] eth_shiftreg.v_eth_shiftreg.assert_a77:precondition1            covered         Ht            2    0.116 s      
[295] eth_shiftreg.v_eth_shiftreg.assert_a156                         cex             N             3    0.001 s      
[296] eth_shiftreg.v_eth_shiftreg.assert_a156:precondition1           covered         N             3    0.001 s      
[297] eth_shiftreg.v_eth_shiftreg.assert_a208                         cex             Ht            3    0.249 s      
[298] eth_shiftreg.v_eth_shiftreg.assert_a208:precondition1           covered         N             2    0.001 s      
[299] eth_shiftreg.v_eth_shiftreg.assert_a202                         cex             N             2    0.001 s      
[300] eth_shiftreg.v_eth_shiftreg.assert_a202:precondition1           covered         N             2    0.001 s      
[301] eth_shiftreg.v_eth_shiftreg.assert_a195                         cex             Ht            2    0.093 s      
[302] eth_shiftreg.v_eth_shiftreg.assert_a195:precondition1           covered         Ht            2    0.093 s      
[303] eth_shiftreg.v_eth_shiftreg.assert_a97                          cex             Ht            3    0.250 s      
[304] eth_shiftreg.v_eth_shiftreg.assert_a97:precondition1            covered         Ht            2    0.117 s      
[305] eth_shiftreg.v_eth_shiftreg.assert_a181                         cex             Ht            2    0.118 s      
[306] eth_shiftreg.v_eth_shiftreg.assert_a181:precondition1           covered         PRE           2    0.000 s      
[307] eth_shiftreg.v_eth_shiftreg.assert_a24                          cex             Ht            2    0.013 s      
[308] eth_shiftreg.v_eth_shiftreg.assert_a24:precondition1            covered         N             2    0.013 s      
[309] eth_shiftreg.v_eth_shiftreg.assert_a122                         cex             N         2 - 3    0.001 s      
[310] eth_shiftreg.v_eth_shiftreg.assert_a122:precondition1           covered         N         2 - 3    0.001 s      
[311] eth_shiftreg.v_eth_shiftreg.assert_a123                         cex             Ht            3    0.190 s      
[312] eth_shiftreg.v_eth_shiftreg.assert_a123:precondition1           covered         Ht            3    0.190 s      
[313] eth_shiftreg.v_eth_shiftreg.assert_a46                          cex             N             2    0.001 s      
[314] eth_shiftreg.v_eth_shiftreg.assert_a46:precondition1            covered         N             2    0.001 s      
[315] eth_shiftreg.v_eth_shiftreg.assert_a26                          cex             Ht            2    0.013 s      
[316] eth_shiftreg.v_eth_shiftreg.assert_a26:precondition1            covered         N             2    0.013 s      
[317] eth_shiftreg.v_eth_shiftreg.assert_a3                           cex             N             2    0.001 s      
[318] eth_shiftreg.v_eth_shiftreg.assert_a3:precondition1             covered         N             2    0.001 s      
[319] eth_shiftreg.v_eth_shiftreg.assert_a2                           cex             Ht            3    0.147 s      
[320] eth_shiftreg.v_eth_shiftreg.assert_a2:precondition1             covered         Ht            3    0.147 s      
[321] eth_shiftreg.v_eth_shiftreg.assert_a127                         cex             N             2    0.022 s      
[322] eth_shiftreg.v_eth_shiftreg.assert_a127:precondition1           covered         N             2    0.022 s      
[323] eth_shiftreg.v_eth_shiftreg.assert_a29                          cex             Ht            2    0.124 s      
[324] eth_shiftreg.v_eth_shiftreg.assert_a29:precondition1            covered         N             2    0.013 s      
[325] eth_shiftreg.v_eth_shiftreg.assert_a7                           cex             N             2    0.001 s      
[326] eth_shiftreg.v_eth_shiftreg.assert_a7:precondition1             covered         N             2    0.013 s      
[327] eth_shiftreg.v_eth_shiftreg.assert_a141                         cex             Ht            3    0.250 s      
[328] eth_shiftreg.v_eth_shiftreg.assert_a141:precondition1           covered         Ht            3    0.250 s      
[329] eth_shiftreg.v_eth_shiftreg.assert_a23                          cex             Ht            3    0.208 s      
[330] eth_shiftreg.v_eth_shiftreg.assert_a23:precondition1            covered         Ht            3    0.208 s      
[331] eth_shiftreg.v_eth_shiftreg.assert_a142                         cex             Ht            3    0.151 s      
[332] eth_shiftreg.v_eth_shiftreg.assert_a142:precondition1           covered         Ht            3    0.151 s      
[333] eth_shiftreg.v_eth_shiftreg.assert_a32                          cex             Ht            2    0.024 s      
[334] eth_shiftreg.v_eth_shiftreg.assert_a32:precondition1            covered         N             2    0.001 s      
[335] eth_shiftreg.v_eth_shiftreg.assert_a126                         cex             Ht            3    0.211 s      
[336] eth_shiftreg.v_eth_shiftreg.assert_a126:precondition1           covered         Ht            3    0.188 s      
[337] eth_shiftreg.v_eth_shiftreg.assert_a17                          cex             N             2    0.001 s      
[338] eth_shiftreg.v_eth_shiftreg.assert_a17:precondition1            covered         N             2    0.001 s      
[339] eth_shiftreg.v_eth_shiftreg.assert_a144                         cex             Ht            3    0.232 s      
[340] eth_shiftreg.v_eth_shiftreg.assert_a144:precondition1           covered         Ht            3    0.232 s      
[341] eth_shiftreg.v_eth_shiftreg.assert_a116                         cex             Ht            3    0.190 s      
[342] eth_shiftreg.v_eth_shiftreg.assert_a116:precondition1           covered         Ht            3    0.190 s      
[343] eth_shiftreg.v_eth_shiftreg.assert_a105                         cex             N         2 - 3    0.001 s      
[344] eth_shiftreg.v_eth_shiftreg.assert_a105:precondition1           covered         N             2    0.013 s      
[345] eth_shiftreg.v_eth_shiftreg.assert_a13                          cex             N         2 - 3    0.001 s      
[346] eth_shiftreg.v_eth_shiftreg.assert_a13:precondition1            covered         N         2 - 3    0.001 s      
[347] eth_shiftreg.v_eth_shiftreg.assert_a48                          cex             N             2    0.001 s      
[348] eth_shiftreg.v_eth_shiftreg.assert_a48:precondition1            covered         N             2    0.013 s      
[349] eth_shiftreg.v_eth_shiftreg.assert_a39                          cex             Ht            3    0.251 s      
[350] eth_shiftreg.v_eth_shiftreg.assert_a39:precondition1            covered         Ht            3    0.251 s      
[351] eth_shiftreg.v_eth_shiftreg.assert_a25                          cex             Ht            3    0.147 s      
[352] eth_shiftreg.v_eth_shiftreg.assert_a25:precondition1            covered         Ht            3    0.147 s      
[353] eth_shiftreg.v_eth_shiftreg.assert_a70                          cex             Ht            3    0.259 s      
[354] eth_shiftreg.v_eth_shiftreg.assert_a70:precondition1            covered         Ht            3    0.259 s      
[355] eth_shiftreg.v_eth_shiftreg.assert_a125                         cex             Ht            2    0.125 s      
[356] eth_shiftreg.v_eth_shiftreg.assert_a125:precondition1           covered         Ht            2    0.125 s      
[357] eth_shiftreg.v_eth_shiftreg.assert_a178                         cex             Ht            2    0.126 s      
[358] eth_shiftreg.v_eth_shiftreg.assert_a178:precondition1           covered         N             2    0.001 s      
[359] eth_shiftreg.v_eth_shiftreg.assert_a4                           cex             Ht            2    0.056 s      
[360] eth_shiftreg.v_eth_shiftreg.assert_a4:precondition1             covered         Ht            2    0.056 s      
[361] eth_shiftreg.v_eth_shiftreg.assert_a6                           cex             Ht            2    0.056 s      
[362] eth_shiftreg.v_eth_shiftreg.assert_a6:precondition1             covered         Ht            2    0.056 s      
[363] eth_shiftreg.v_eth_shiftreg.assert_a15                          cex             Ht            2    0.024 s      
[364] eth_shiftreg.v_eth_shiftreg.assert_a15:precondition1            covered         Ht            2    0.024 s      
[365] eth_shiftreg.v_eth_shiftreg.assert_a179                         cex             Ht            3    0.168 s      
[366] eth_shiftreg.v_eth_shiftreg.assert_a179:precondition1           covered         Ht            3    0.168 s      
[367] eth_shiftreg.v_eth_shiftreg.assert_a62                          cex             Ht            2    0.039 s      
[368] eth_shiftreg.v_eth_shiftreg.assert_a62:precondition1            covered         Ht            2    0.039 s      
[369] eth_shiftreg.v_eth_shiftreg.assert_a89                          cex             Ht            2    0.127 s      
[370] eth_shiftreg.v_eth_shiftreg.assert_a89:precondition1            covered         N             2    0.013 s      
[371] eth_shiftreg.v_eth_shiftreg.assert_a67                          cex             Bm            3    0.003 s      
[372] eth_shiftreg.v_eth_shiftreg.assert_a67:precondition1            covered         Ht            3    0.168 s      
[373] eth_shiftreg.v_eth_shiftreg.assert_a103                         cex             Bm            3    0.004 s      
[374] eth_shiftreg.v_eth_shiftreg.assert_a103:precondition1           covered         Bm            3    0.004 s      
[375] eth_shiftreg.v_eth_shiftreg.assert_a10                          cex             Ht            2    0.036 s      
[376] eth_shiftreg.v_eth_shiftreg.assert_a10:precondition1            covered         Ht            2    0.036 s      
[377] eth_shiftreg.v_eth_shiftreg.assert_a207                         cex             Ht            2    0.094 s      
[378] eth_shiftreg.v_eth_shiftreg.assert_a207:precondition1           covered         Ht            2    0.094 s      
[379] eth_shiftreg.v_eth_shiftreg.assert_a69                          cex             Bm            3    0.005 s      
[380] eth_shiftreg.v_eth_shiftreg.assert_a69:precondition1            covered         Ht            2    0.127 s      
[381] eth_shiftreg.v_eth_shiftreg.assert_a20                          cex             Ht            2    0.134 s      
[382] eth_shiftreg.v_eth_shiftreg.assert_a20:precondition1            covered         Ht            2    0.134 s      
[383] eth_shiftreg.v_eth_shiftreg.assert_a212                         cex             Bm            3    0.011 s      
[384] eth_shiftreg.v_eth_shiftreg.assert_a212:precondition1           covered         Bm            3    0.011 s      
[385] eth_shiftreg.v_eth_shiftreg.assert_a21                          cex             Ht            2    0.013 s      
[386] eth_shiftreg.v_eth_shiftreg.assert_a21:precondition1            covered         Ht            2    0.013 s      
[387] eth_shiftreg.v_eth_shiftreg.assert_a135                         cex             N             2    0.022 s      
[388] eth_shiftreg.v_eth_shiftreg.assert_a135:precondition1           covered         N             2    0.022 s      
[389] eth_shiftreg.v_eth_shiftreg.assert_a9                           cex             Ht            2    0.056 s      
[390] eth_shiftreg.v_eth_shiftreg.assert_a9:precondition1             covered         Ht            2    0.056 s      
[391] eth_shiftreg.v_eth_shiftreg.assert_a61                          cex             Ht            2    0.135 s      
[392] eth_shiftreg.v_eth_shiftreg.assert_a61:precondition1            covered         Ht            2    0.135 s      
[393] eth_shiftreg.v_eth_shiftreg.assert_a150                         cex             Bm            3    0.012 s      
[394] eth_shiftreg.v_eth_shiftreg.assert_a150:precondition1           covered         Bm            3    0.012 s      
[395] eth_shiftreg.v_eth_shiftreg.assert_a190                         cex             Bm            3    0.013 s      
[396] eth_shiftreg.v_eth_shiftreg.assert_a190:precondition1           covered         Ht            2    0.011 s      
[397] eth_shiftreg.v_eth_shiftreg.assert_a147                         cex             Ht            2    0.136 s      
[398] eth_shiftreg.v_eth_shiftreg.assert_a147:precondition1           covered         Ht            2    0.136 s      
[399] eth_shiftreg.v_eth_shiftreg.assert_a18                          cex             N             2    0.001 s      
[400] eth_shiftreg.v_eth_shiftreg.assert_a18:precondition1            covered         N             2    0.001 s      
[401] eth_shiftreg.v_eth_shiftreg.assert_a159                         cex             Bm            3    0.014 s      
[402] eth_shiftreg.v_eth_shiftreg.assert_a159:precondition1           covered         Bm            3    0.014 s      
[403] eth_shiftreg.v_eth_shiftreg.assert_a154                         cex             Ht            3    0.190 s      
[404] eth_shiftreg.v_eth_shiftreg.assert_a154:precondition1           covered         Ht            3    0.190 s      
[405] eth_shiftreg.v_eth_shiftreg.assert_a58                          cex             Ht            3    0.234 s      
[406] eth_shiftreg.v_eth_shiftreg.assert_a58:precondition1            covered         Ht            3    0.234 s      
[407] eth_shiftreg.v_eth_shiftreg.assert_a139                         cex             Bm            3    0.015 s      
[408] eth_shiftreg.v_eth_shiftreg.assert_a139:precondition1           covered         Ht            3    0.187 s      
[409] eth_shiftreg.v_eth_shiftreg.assert_a170                         cex             Ht            3    0.218 s      
[410] eth_shiftreg.v_eth_shiftreg.assert_a170:precondition1           covered         Ht            2    0.107 s      
[411] eth_shiftreg.v_eth_shiftreg.assert_a49                          cex             N             2    0.001 s      
[412] eth_shiftreg.v_eth_shiftreg.assert_a49:precondition1            covered         N             2    0.001 s      
[413] eth_shiftreg.v_eth_shiftreg.assert_a72                          cex             Ht            3    0.238 s      
[414] eth_shiftreg.v_eth_shiftreg.assert_a72:precondition1            covered         Ht            3    0.238 s      
[415] eth_shiftreg.v_eth_shiftreg.assert_a68                          cex             Ht            2    0.137 s      
[416] eth_shiftreg.v_eth_shiftreg.assert_a68:precondition1            covered         Ht            2    0.137 s      
[417] eth_shiftreg.v_eth_shiftreg.assert_a149                         cex             N             3    0.001 s      
[418] eth_shiftreg.v_eth_shiftreg.assert_a149:precondition1           covered         N             2    0.001 s      
[419] eth_shiftreg.v_eth_shiftreg.assert_a19                          cex             N             2    0.001 s      
[420] eth_shiftreg.v_eth_shiftreg.assert_a19:precondition1            covered         N             2    0.001 s      
[421] eth_shiftreg.v_eth_shiftreg.assert_a38                          cex             N             2    0.001 s      
[422] eth_shiftreg.v_eth_shiftreg.assert_a38:precondition1            covered         N             2    0.001 s      
[423] eth_shiftreg.v_eth_shiftreg.assert_a180                         cex             Ht            2    0.115 s      
[424] eth_shiftreg.v_eth_shiftreg.assert_a180:precondition1           covered         N             2    0.001 s      
[425] eth_shiftreg.v_eth_shiftreg.assert_a211                         cex             Ht            3    0.156 s      
[426] eth_shiftreg.v_eth_shiftreg.assert_a211:precondition1           covered         Ht            2    0.138 s      
[427] eth_shiftreg.v_eth_shiftreg.assert_a40                          cex             N             2    0.001 s      
[428] eth_shiftreg.v_eth_shiftreg.assert_a40:precondition1            covered         N             2    0.001 s      
[429] eth_shiftreg.v_eth_shiftreg.assert_a164                         cex             Ht            3    0.151 s      
[430] eth_shiftreg.v_eth_shiftreg.assert_a164:precondition1           covered         Ht            2    0.145 s      

==============================================================
ASSUMPTIONS
==============================================================

-------------------------------------------------------------------------------
       Name    |  Expression  |  Location     |  Status      |  Dependencies                  
-------------------------------------------------------------------------------
[<embedded>] % 
[<embedded>] % 
[<embedded>] % exit
INFO (IPL005): Received request to exit from the console.
INFO (IPL014): Waiting for the Tcl-thread to exit.
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
INFO (IPL018): The peak resident set memory use for this session was 0.434 GB.
INFO (IPL015): The Tcl-thread exited with status 0.
INFO (IPL016): Exiting the analysis session with status 0.
