

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                 2048 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               ef36522e2d45247004aa03edb85bd63f  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/stencil/build/nvm_default/stencil
Extracting PTX file and ptxas options    1: stencil.1.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/stencil/build/nvm_default/stencil
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/stencil/build/nvm_default/stencil
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/stencil/build/nvm_default/stencil
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/stencil/build/nvm_default/stencil "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/stencil/build/nvm_default/stencil
Extracting specific PTX file named stencil.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvm5ffPfS_iii : hostFun 0x0x403527, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing stencil.1.sm_70.ptx
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x100 to 0x4000100 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x4000100 to 0x4400100 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12naive_kernelffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvmbffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvmoffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvmuffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvm1ffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvm2ffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvmgffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvm3ffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvm4ffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvmiffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvm6ffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvm5ffPfS_iii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file stencil.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from stencil.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvm5ffPfS_iii' : regs=21, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvm6ffPfS_iii' : regs=21, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvmiffPfS_iii' : regs=21, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvm4ffPfS_iii' : regs=23, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvm3ffPfS_iii' : regs=23, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvmgffPfS_iii' : regs=23, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvm2ffPfS_iii' : regs=22, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvm1ffPfS_iii' : regs=22, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvmuffPfS_iii' : regs=20, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvmoffPfS_iii' : regs=20, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvmbffPfS_iii' : regs=20, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z12naive_kernelffPfS_iii' : regs=20, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvm6ffPfS_iii : hostFun 0x0x40332e, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvmiffPfS_iii : hostFun 0x0x403135, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvm4ffPfS_iii : hostFun 0x0x402f3c, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvm3ffPfS_iii : hostFun 0x0x402d43, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvmgffPfS_iii : hostFun 0x0x402b4a, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvm2ffPfS_iii : hostFun 0x0x402951, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvm1ffPfS_iii : hostFun 0x0x402758, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvmuffPfS_iii : hostFun 0x0x40255f, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvmoffPfS_iii : hostFun 0x0x402366, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvmbffPfS_iii : hostFun 0x0x40216d, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z12naive_kernelffPfS_iii : hostFun 0x0x401f74, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6091c0; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x46091c0; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
CUDA accelerated 7 points stencil codes****
Original version by Li-Wen Chang <lchang20@illinois.edu> and I-Jui Sung<sung10@illinois.edu>
This version maintained by Chris Rodrigues  ***********
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff37b34adc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff37b34ad8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff37b34ad0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff37b34ac8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff37b34ac4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff37b34ac0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff37b34abc..

GPGPU-Sim PTX: cudaLaunch for 0x0x40216d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z17naive_kernel_nvmbffPfS_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z17naive_kernel_nvmbffPfS_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17naive_kernel_nvmbffPfS_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17naive_kernel_nvmbffPfS_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17naive_kernel_nvmbffPfS_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17naive_kernel_nvmbffPfS_iii'...
GPGPU-Sim PTX: reconvergence points for _Z17naive_kernel_nvmbffPfS_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1f8 (stencil.1.sm_70.ptx:118) @%p1 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x368 (stencil.1.sm_70.ptx:171) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17naive_kernel_nvmbffPfS_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17naive_kernel_nvmbffPfS_iii'.
GPGPU-Sim PTX: pushing kernel '_Z17naive_kernel_nvmbffPfS_iii' to stream 0, gridDim= (510,62,1) blockDim = (511,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z17naive_kernel_nvmbffPfS_iii'
kernel_name = _Z17naive_kernel_nvmbffPfS_iii 
kernel_launch_uid = 1 
gpu_sim_cycle = 36109
gpu_sim_insn = 62715013
gpu_ipc =    1736.8250
gpu_tot_sim_cycle = 36109
gpu_tot_sim_insn = 62715013
gpu_tot_ipc =    1736.8250
gpu_tot_issued_cta = 2368
gpu_occupancy = 91.6600% 
gpu_tot_occupancy = 91.6600% 
max_total_param_size = 0
gpu_stall_dramfull = 214
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      27.2623
partiton_level_parallism_total  =      27.2623
partiton_level_parallism_util =      32.2040
partiton_level_parallism_util_total  =      32.2040
L2_BW  =     979.2548 GB/Sec
L2_BW_total  =     979.2548 GB/Sec
gpu_total_sim_rate=135161
############## bottleneck_stats #############
cycles: core 36109, icnt 36109, l2 36109, dram 27113
gpu_ipc	1736.825
gpu_tot_issued_cta = 2368, average cycles = 15
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 211549 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 16198 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.174	80
L1D data util	1.431	80	1.488	11
L1D tag util	0.422	80	0.439	68
L2 data util	0.656	64	0.666	44
L2 tag util	0.423	64	0.434	44
n_l2_access	 978278
icnt s2m util	0.000	0	0.000	44	flits per packet: -nan
icnt m2s util	0.000	0	0.000	44	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.318	32	0.321	16

latency_l1_hit:	3555480, num_l1_reqs:	177774
L1 hit latency:	20
latency_l2_hit:	221013476, num_l2_reqs:	628937
L2 hit latency:	351
latency_dram:	319028485, num_dram_reqs:	347041
DRAM latency:	919

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.625
smem size	0.000
thread slot	1.000
TB slot    	0.125
L1I tag util	0.355	80	0.369	21

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.190	80	0.198	68
sp pipe util	0.049	80	0.051	68
sfu pipe util	0.000	0	0.000	68
ldst mem cycle	0.000	0	0.000	68

smem port	0.000	0

n_reg_bank	16
reg port	0.105	16	0.131	11
L1D tag util	0.422	80	0.439	68
L1D fill util	0.291	80	0.303	11
n_l1d_mshr	4096
L1D mshr util	0.041	80
n_l1d_missq	16
L1D missq util	0.021	80
L1D hit rate	0.146
L1D miss rate	0.854
L1D rsfail rate	0.000
L2 tag util	0.423	64	0.434	44
L2 fill util	0.092	64	0.092	7
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.201	64	0.210	7
L2 missq util	0.003	64	0.004	3
L2 hit rate	0.643
L2 miss rate	0.357
L2 rsfail rate	0.000

dram activity	0.475	32	0.486	0

load trans eff	0.934
load trans sz	32.000
load_useful_bytes 32350564, load_transaction_bytes 34620544, icnt_m2s_bytes 0
n_gmem_load_insns 253730, n_gmem_load_accesses 1081892
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.434

run 0.017, fetch 0.003, sync 0.078, control 0.000, data 0.881, struct 0.022
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 14938, Miss = 12743, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 15265, Miss = 12897, Miss_rate = 0.845, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 15349, Miss = 13219, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 15610, Miss = 13398, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 15465, Miss = 13478, Miss_rate = 0.872, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 14914, Miss = 12822, Miss_rate = 0.860, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 15012, Miss = 12739, Miss_rate = 0.849, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 15257, Miss = 12877, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 15220, Miss = 12999, Miss_rate = 0.854, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 15030, Miss = 12798, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 15288, Miss = 12909, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 15602, Miss = 13565, Miss_rate = 0.869, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 15064, Miss = 12609, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 15387, Miss = 13088, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 15464, Miss = 13384, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 15058, Miss = 12875, Miss_rate = 0.855, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 15011, Miss = 12849, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 14860, Miss = 12731, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 15192, Miss = 13072, Miss_rate = 0.860, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 15097, Miss = 12714, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 15607, Miss = 13204, Miss_rate = 0.846, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 15653, Miss = 13148, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 15208, Miss = 13045, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 14987, Miss = 12880, Miss_rate = 0.859, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 14971, Miss = 12806, Miss_rate = 0.855, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 15114, Miss = 13123, Miss_rate = 0.868, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 15221, Miss = 13017, Miss_rate = 0.855, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 15143, Miss = 13057, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 15280, Miss = 13130, Miss_rate = 0.859, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 15487, Miss = 13163, Miss_rate = 0.850, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 15550, Miss = 13463, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 15600, Miss = 13380, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 15160, Miss = 12835, Miss_rate = 0.847, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 15362, Miss = 13179, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 15094, Miss = 12595, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 15456, Miss = 13418, Miss_rate = 0.868, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 15295, Miss = 13115, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 15122, Miss = 12929, Miss_rate = 0.855, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 15380, Miss = 13315, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 15169, Miss = 12996, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 15025, Miss = 12843, Miss_rate = 0.855, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 15028, Miss = 12917, Miss_rate = 0.860, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 14893, Miss = 12867, Miss_rate = 0.864, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 14783, Miss = 12750, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 15147, Miss = 13001, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 15077, Miss = 12772, Miss_rate = 0.847, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 15170, Miss = 12874, Miss_rate = 0.849, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 15186, Miss = 13130, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 14787, Miss = 12562, Miss_rate = 0.850, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 15284, Miss = 13078, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 15300, Miss = 12916, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 15208, Miss = 13033, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 14966, Miss = 12667, Miss_rate = 0.846, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 15402, Miss = 12976, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 15022, Miss = 12780, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 15196, Miss = 13028, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 14539, Miss = 12341, Miss_rate = 0.849, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 14687, Miss = 12419, Miss_rate = 0.846, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 15146, Miss = 12807, Miss_rate = 0.846, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 15516, Miss = 13191, Miss_rate = 0.850, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 15088, Miss = 12988, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 14664, Miss = 12549, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 14996, Miss = 12810, Miss_rate = 0.854, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 15630, Miss = 13245, Miss_rate = 0.847, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 15434, Miss = 13081, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 15452, Miss = 13379, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 15536, Miss = 13114, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 15688, Miss = 13262, Miss_rate = 0.845, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 15841, Miss = 13382, Miss_rate = 0.845, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 14905, Miss = 12670, Miss_rate = 0.850, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 14913, Miss = 12878, Miss_rate = 0.864, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 15507, Miss = 13409, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 15530, Miss = 12923, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 15639, Miss = 13389, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 14960, Miss = 12736, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 15536, Miss = 13229, Miss_rate = 0.852, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 15520, Miss = 13114, Miss_rate = 0.845, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 15472, Miss = 13391, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 14859, Miss = 12875, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 15530, Miss = 13290, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1218004
	L1D_total_cache_misses = 1040230
	L1D_total_cache_miss_rate = 0.8540
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.071
	L1D_cache_fill_port_util = 0.338
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 177774
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 777591
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 125173
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 137466
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1080538
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 137466

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
385, 385, 384, 385, 385, 385, 385, 385, 384, 385, 384, 384, 385, 385, 385, 385, 387, 387, 387, 387, 386, 387, 387, 387, 385, 385, 385, 385, 385, 385, 385, 385, 385, 385, 385, 379, 379, 384, 376, 376, 376, 379, 379, 379, 376, 376, 376, 376, 376, 376, 376, 376, 376, 379, 376, 376, 374, 374, 376, 376, 374, 374, 375, 374, 
gpgpu_n_tot_thrd_icount = 64139168
gpgpu_n_tot_w_icount = 2004349
gpgpu_n_stall_shd_mem = 930819
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 851681
gpgpu_n_mem_write_global = 137458
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8082438
gpgpu_n_store_insn = 1096862
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7219795
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 930819
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1624276	W0_Idle:3256	W0_Scoreboard:6318704	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:227790	W32:1780534
single_issue_nums: WS0:502070	WS1:502088	WS2:502095	WS3:502071	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6813448 {8:851681,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5498320 {40:137458,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 33646080 {40:841152,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1079160 {8:134895,}
maxmflatency = 4599 
max_icnt2mem_latency = 3898 
maxmrqlatency = 444 
max_icnt2sh_latency = 331 
averagemflatency = 552 
avg_icnt2mem_latency = 281 
avg_mrq_latency = 40 
avg_icnt2sh_latency = 18 
mrq_lat_table:44625 	26712 	18333 	18226 	30066 	41708 	29239 	16265 	2533 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	180770 	548907 	162294 	45098 	34868 	4079 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	62089 	123998 	227346 	353504 	151524 	18508 	16673 	30771 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	471057 	148739 	105506 	88125 	79789 	59694 	21805 	1301 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	45 	6 	3 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      5976      6747      6901      7025      7064      7003      8244      8248      9226      9230      9248     12936     13478     13447     13751     13877 
dram[1]:      5906      6930      6939      6974      7092      6911      8094      8098      9376      9380      9397     12920     13483     13430     13792     13872 
dram[2]:      6048      6916      7008      6969      7301      7305      8464      8468      9527      9531      9549     12988     13563     13509     13726     13905 
dram[3]:      6329      6868      6881      6972      7331      7335      8395      8399      9595      9599      9617     12948     13546     13454     13820     13887 
dram[4]:      6550      6921      7017      6981      7545      7549      8657      8661      9718      9722      9757     13061     13598     13529     13804     13976 
dram[5]:      6478      6868      7050      6954      7614      7618      8726      8730      9748      9752      9770     13105     13546     13463     13755     13927 
dram[6]:      6699      6903      7050      7069      7807      7811      8869      8873      9880      9884      9902     13170     13639     13575     13967     14011 
dram[7]:      6730      6929      6982      6997      7875      7879      9009      9013     10033     10037     10055     13049     13615     13607     13903     14001 
dram[8]:      6841      6863      6926      7250      7033      7003      8247      8248      9228      9230     11053     12987     13543     13434     13884     13768 
dram[9]:      6800      6877      6955      7223      6966      6911      8096      8098      9379      9380     11130     13017     13525     13443     13831     13790 
dram[10]:      6829      6800      6896      7361      7304      7305      8467      8468      9529      9531     11142     13054     13612     13533     13892     13776 
dram[11]:      6795      6787      6926      7197      7333      7335      8397      8399      9597      9599     11195     13065     13569     13481     13852     13784 
dram[12]:      6843      6794      6781      7254      7548      7549      8660      8661      9721      9722     11201     13170     13699     13551     14001     13856 
dram[13]:      6827      6821      6998      7222      7617      7618      8729      8730      9750      9752     11218     13149     13599     13470     13912     13816 
dram[14]:      6898      6808      6953      7217      7810      7811      8871      8873      9882      9884     11253     13189     13682     13623     13953     13909 
dram[15]:      6868      6784      6902      7272      7878      7879      9011      9013     10035     10037     11277     13224     13671     13594     13977     13916 
dram[16]:      6996      6837      7008      7222      7002      7003      8247      8248      9228      9230     12816     13004     13571     13470     13859     13807 
dram[17]:      6909      6901      7064      7196      7019      6911      8096      8098      9379      9380     12832     13078     13557     13507     13871     13834 
dram[18]:      7027      6949      7204      7348      7304      7305      8467      8468      9529      9531     12824     13082     13537     13499     13851     13836 
dram[19]:      6888      6751      6979      7241      7333      7335      8397      8399      9597      9599     12876     13070     13541     13493     13907     13839 
dram[20]:      6796      6896      7053      7270      7548      7549      8660      8661      9721      9722     12900     13145     13610     13534     13907     13848 
dram[21]:      7004      6905      7126      7216      7617      7618      8729      8730      9750      9752     13019     13165     13521     13561     13850     13889 
dram[22]:      7072      6933      7106      7401      7810      7811      8871      8873      9882      9884     12952     13181     13747     13585     13975     13955 
dram[23]:      6853      6893      7140      7275      7878      7879      9011      9013     10035     10037     13089     13268     13728     13603     13953     13981 
dram[24]:      6985      7017      7114      7152      7002      7003      8247      8248      9228      9230     12816     12996     13531     13490     13867     13889 
dram[25]:      6976      7032      7077      7359      6910      6911      8096      8098      9379      9380     12808     12945     13541     13538     13807     13892 
dram[26]:      7032      7056      7063      7157      7304      7305      8467      8468      9529      9531     12840     12884     13538     13539     13896     13912 
dram[27]:      6971      6994      7085      7180      7333      7335      8397      8399      9597      9599     12900     12972     13553     13554     13831     13911 
dram[28]:      7049      7100      7178      7177      7548      7549      8660      8661      9721      9722     12880     13022     13602     13611     14035     13913 
dram[29]:      6996      6983      7074      7124      7617      7618      8729      8730      9750      9752     12917     13013     13587     13659     13895     13963 
dram[30]:      7054      7031      7121      7322      7810      7811      8871      8873      9882      9884     12952     13189     13616     13654     14009     14068 
dram[31]:      6915      6992      7002      7073      7878      7879      9011      9013     10035     10037     13029     13162     13598     13635     14071     14072 
average row accesses per activate:
dram[0]: 28.875000 40.166668 27.000000 22.318182 32.000000 32.000000 33.642857 33.428570 46.222221 46.222221 18.086956 27.733334 34.666668 29.714285 29.357143 45.777779 
dram[1]: 28.875000 40.166668 30.000000 25.526316 36.923077 36.923077 36.307693 31.266666 41.599998 52.000000 20.799999 24.470589 29.714285 29.714285 34.166668 45.888889 
dram[2]: 27.235294 40.083332 25.263159 26.888889 32.000000 32.000000 30.666666 29.062500 41.599998 41.599998 18.086956 20.799999 29.714285 29.714285 31.384615 41.299999 
dram[3]: 28.875000 43.636364 25.263159 26.777779 32.000000 32.000000 31.000000 31.466667 41.599998 41.599998 17.333334 23.111111 29.714285 29.714285 33.833332 41.400002 
dram[4]: 30.799999 48.099998 30.062500 26.833334 32.000000 32.000000 35.076923 35.692307 37.818180 46.222221 18.086956 23.111111 32.000000 29.714285 37.000000 41.099998 
dram[5]: 28.937500 43.636364 26.722221 30.125000 34.285713 34.285713 30.866667 30.933332 41.599998 41.599998 18.909090 24.470589 27.733334 27.733334 33.750000 41.400002 
dram[6]: 28.875000 40.166668 24.049999 25.263159 32.000000 32.000000 30.400000 30.933332 41.599998 41.599998 18.909090 23.111111 26.000000 34.666668 36.909092 45.666668 
dram[7]: 28.875000 40.250000 24.049999 25.263159 32.000000 32.000000 30.400000 30.933332 34.666668 41.599998 19.809525 23.111111 29.714285 29.714285 33.833332 41.099998 
dram[8]: 43.636364 40.250000 24.150000 21.954546 32.000000 32.000000 33.142857 29.062500 46.222221 46.222221 21.894737 29.714285 27.733334 23.111111 31.846153 34.000000 
dram[9]: 43.636364 40.333332 25.526316 28.352942 36.923077 36.923077 35.692307 33.214287 41.599998 52.000000 21.894737 26.000000 26.000000 26.000000 31.769230 37.181820 
dram[10]: 43.636364 40.250000 30.250000 25.263159 32.000000 32.000000 30.933332 30.933332 34.666668 41.599998 17.333334 27.733334 27.733334 29.714285 31.769230 40.599998 
dram[11]: 43.636364 40.083332 26.888889 28.235294 32.000000 32.000000 30.933332 29.062500 29.714285 41.599998 20.799999 27.733334 27.733334 21.894737 27.466667 31.461538 
dram[12]: 53.333332 48.400002 34.642857 30.125000 32.000000 32.000000 35.076923 35.692307 46.222221 46.222221 18.909090 24.470589 29.714285 24.470589 29.285715 37.000000 
dram[13]: 40.166668 40.166668 30.187500 26.888889 34.285713 34.285713 30.799999 30.933332 41.599998 34.666668 19.809525 27.733334 23.111111 21.894737 27.333334 34.083332 
dram[14]: 40.166668 40.166668 26.777779 28.235294 32.000000 32.000000 30.400000 27.000000 34.666668 41.599998 18.909090 24.470589 27.733334 24.470589 29.142857 36.909092 
dram[15]: 40.166668 34.500000 26.833334 21.909090 32.000000 32.000000 30.666666 30.466667 34.666668 41.599998 21.894737 26.000000 26.000000 19.809525 29.142857 36.818180 
dram[16]: 40.083332 40.166668 27.111111 26.944445 32.000000 32.000000 33.714287 32.142857 46.222221 46.222221 20.799999 27.733334 24.470589 29.714285 34.583332 41.000000 
dram[17]: 40.166668 40.166668 28.588236 28.411764 36.923077 36.923077 36.307693 35.230770 52.000000 52.000000 20.799999 27.733334 24.470589 34.666668 34.583332 34.166668 
dram[18]: 43.636364 40.166668 24.200001 26.833334 32.000000 32.000000 31.466667 28.062500 41.599998 41.599998 20.799999 27.733334 21.894737 29.714285 29.571428 37.090908 
dram[19]: 40.083332 40.166668 24.150000 26.777779 32.000000 32.000000 31.466667 26.470589 41.599998 41.599998 21.894737 27.733334 19.809525 29.714285 34.416668 37.090908 
dram[20]: 48.099998 53.333332 26.777779 30.250000 32.000000 32.000000 35.461540 34.461540 46.222221 46.222221 21.894737 26.000000 26.000000 29.714285 24.117647 34.000000 
dram[21]: 40.166668 40.083332 24.100000 26.833334 34.285713 34.285713 26.941177 29.866667 41.599998 41.599998 21.894737 27.733334 19.809525 27.733334 25.500000 34.083332 
dram[22]: 40.083332 43.636364 21.863636 30.062500 32.000000 32.000000 30.400000 29.866667 41.599998 41.599998 20.799999 27.733334 24.470589 27.733334 27.200001 37.272728 
dram[23]: 40.083332 43.636364 25.263159 28.235294 32.000000 32.000000 30.666666 29.866667 41.599998 41.599998 19.809525 27.733334 24.470589 29.714285 29.357143 37.181820 
dram[24]: 40.166668 40.166668 26.888889 27.000000 32.000000 32.000000 33.142857 33.142857 46.222221 46.222221 26.000000 27.733334 37.818180 27.733334 34.666668 28.000000 
dram[25]: 43.636364 40.250000 34.285713 32.133335 36.923077 36.923077 35.692307 35.692307 52.000000 52.000000 23.111111 26.000000 37.818180 32.000000 29.571428 30.076923 
dram[26]: 43.636364 40.083332 26.777779 26.833334 32.000000 32.000000 30.933332 30.933332 34.666668 41.599998 23.111111 27.733334 34.666668 29.714285 31.692308 30.076923 
dram[27]: 43.636364 43.636364 32.000000 30.187500 32.000000 32.000000 26.941177 27.352942 34.666668 41.599998 23.111111 23.111111 37.818180 29.714285 29.428572 30.153847 
dram[28]: 48.200001 53.333332 28.235294 34.357143 32.000000 32.000000 35.076923 35.230770 46.222221 46.222221 20.799999 26.000000 34.666668 34.666668 31.461538 24.437500 
dram[29]: 43.636364 40.083332 34.500000 30.187500 34.285713 34.285713 30.400000 30.733334 34.666668 41.599998 23.111111 26.000000 32.000000 29.714285 27.266666 30.000000 
dram[30]: 40.083332 40.166668 28.235294 30.062500 32.000000 32.000000 30.400000 30.400000 34.666668 34.666668 21.894737 27.733334 34.666668 29.642857 34.000000 29.692308 
dram[31]: 40.166668 40.166668 26.722221 30.062500 32.000000 32.000000 30.400000 30.666666 34.666668 34.666668 21.894737 26.000000 29.714285 29.714285 33.916668 27.571428 
average row locality = 227707/7326 = 31.082037
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       432       448       448       448       448       448       439       437       384       384       384       384       384       384       384       384 
dram[1]:       432       448       448       448       448       448       440       436       384       384       384       384       384       384       384       384 
dram[2]:       432       448       448       448       448       448       428       432       384       384       384       384       384       384       384       384 
dram[3]:       432       448       448       448       448       448       433       440       384       384       384       384       384       384       384       384 
dram[4]:       432       448       448       448       448       448       424       432       384       384       384       384       384       384       384       384 
dram[5]:       432       448       448       448       448       448       431       432       384       384       384       384       384       384       384       384 
dram[6]:       432       448       448       448       448       448       424       432       384       384       384       384       384       384       384       384 
dram[7]:       432       448       448       448       448       448       424       432       384       384       384       384       384       384       384       384 
dram[8]:       448       448       448       448       448       448       432       432       384       384       384       384       384       384       384       384 
dram[9]:       448       448       448       448       448       448       432       432       384       384       384       384       384       384       384       384 
dram[10]:       448       448       448       448       448       448       432       432       384       384       384       384       384       384       384       384 
dram[11]:       448       448       448       448       448       448       432       432       384       384       384       384       384       384       384       384 
dram[12]:       448       448       448       448       448       448       424       432       384       384       384       384       384       384       384       384 
dram[13]:       448       448       448       448       448       448       432       432       384       384       384       384       384       384       384       384 
dram[14]:       448       448       448       448       448       448       424       432       384       384       384       384       384       384       384       384 
dram[15]:       448       448       448       448       448       448       428       429       384       384       384       384       384       384       384       384 
dram[16]:       448       448       448       448       448       448       440       420       384       384       384       384       384       384       384       384 
dram[17]:       448       448       448       448       448       448       440       427       384       384       384       384       384       384       384       384 
dram[18]:       448       448       448       448       448       448       440       417       384       384       384       384       384       384       384       384 
dram[19]:       448       448       448       448       448       448       440       420       384       384       384       384       384       384       384       384 
dram[20]:       448       448       448       448       448       448       429       416       384       384       384       384       384       384       384       384 
dram[21]:       448       448       448       448       448       448       432       416       384       384       384       384       384       384       384       384 
dram[22]:       448       448       448       448       448       448       424       416       384       384       384       384       384       384       384       384 
dram[23]:       448       448       448       448       448       448       428       416       384       384       384       384       384       384       384       384 
dram[24]:       448       448       448       448       448       448       432       432       384       384       384       384       384       384       384       368 
dram[25]:       448       448       448       448       448       448       432       432       384       384       384       384       384       384       384       368 
dram[26]:       448       448       448       448       448       448       432       432       384       384       384       384       384       384       384       368 
dram[27]:       448       448       448       448       448       448       429       432       384       384       384       384       384       384       384       368 
dram[28]:       448       448       448       448       448       448       424       429       384       384       384       384       384       384       384       368 
dram[29]:       448       448       448       448       448       448       424       429       384       384       384       384       384       384       384       368 
dram[30]:       448       448       448       448       448       448       424       424       384       384       384       384       384       384       384       368 
dram[31]:       448       448       448       448       448       448       424       428       384       384       384       384       384       384       384       368 
total dram reads = 211549
bank skew: 448/368 = 1.22
chip skew: 6627/6592 = 1.01
number of total write accesses:
dram[0]:       120       136       152       172       128       128       128       128       128       128       128       128       128       128       112       112 
dram[1]:       120       136       128       148       128       128       128       132       128       128       128       128       128       128       104       116 
dram[2]:       124       132       128       144       128       128       128       132       128       128       128       128       128       128        96       116 
dram[3]:       120       128       128       136       128       128       128       128       128       128       128       128       128       128        88       120 
dram[4]:       120       132       132       140       128       128       128       128       128       128       128       128       128       128        92       108 
dram[5]:       124       128       132       136       128       128       128       128       128       128       128       128       128       128        84       120 
dram[6]:       120       136       132       128       128       128       128       128       128       128       128       128       128       128        88       108 
dram[7]:       120       140       132       128       128       128       128       128       128       128       128       128       128       128        88       108 
dram[8]:       128       140       140       140       128       128       128       132       128       128       128       128       128       128       120        96 
dram[9]:       128       144       148       136       128       128       128       132       128       128       128       128       128       128       116       100 
dram[10]:       128       140       144       128       128       128       128       128       128       128       128       128       128       128       116        88 
dram[11]:       128       132       144       128       128       128       128       132       128       128       128       128       128       128       112       100 
dram[12]:       128       144       152       136       128       128       128       128       128       128       128       128       128       128       104        92 
dram[13]:       136       136       140       144       128       128       128       128       128       128       128       128       128       128       104       100 
dram[14]:       136       136       136       128       128       128       128       132       128       128       128       128       128       128        96        88 
dram[15]:       136       140       140       136       128       128       128       128       128       128       128       128       128       128        96        88 
dram[16]:       132       136       160       148       128       128       128       128       128       128       128       128       128       128       124       104 
dram[17]:       136       136       152       140       128       128       128       128       128       128       128       128       128       128       124       104 
dram[18]:       128       136       144       140       128       128       128       132       128       128       128       128       128       128       120        96 
dram[19]:       132       136       140       136       128       128       128       132       128       128       128       128       128       128       116        96 
dram[20]:       132       128       136       144       128       128       128       128       128       128       128       128       128       128       104        96 
dram[21]:       136       132       140       140       128       128       132       128       128       128       128       128       128       128        96       100 
dram[22]:       132       128       132       132       128       128       128       128       128       128       128       128       128       128        96       104 
dram[23]:       132       128       128       128       128       128       128       128       128       128       128       128       128       128       108       100 
dram[24]:       140       136       144       152       128       128       128       128       128       128       128       128       128       128       128        96 
dram[25]:       128       140       128       136       128       128       128       128       128       128       128       128       128       128       120        92 
dram[26]:       128       132       136       140       128       128       128       128       128       128       128       128       128       128       112        92 
dram[27]:       128       128       128       140       128       128       132       132       128       128       128       128       128       128       112        96 
dram[28]:       136       128       128       132       128       128       128       128       128       128       128       128       128       128       100        92 
dram[29]:       128       132       140       140       128       128       128       128       128       128       128       128       128       128       100        88 
dram[30]:       132       136       128       132       128       128       128       128       128       128       128       128       128       124        96        72 
dram[31]:       136       136       132       132       128       128       128       128       128       128       128       128       128       128        92        76 
total dram writes = 64792
bank skew: 172/72 = 2.39
chip skew: 2084/1972 = 1.06
average mf latency per bank:
dram[0]:       1816      1937      1952      1883      2061      2035      2171      2118      2326      2308      1421      1354      1427      1407      1417      1437
dram[1]:       1820      1959      1989      1975      2015      2051      2143      2145      2332      2404      1475      1404      1422      1415      1437      1419
dram[2]:       1835      2025      2054      2099      2121      2107      2274      2176      2383      2395      1488      1450      1458      1516      1491      1519
dram[3]:       1877      2088      2090      2101      2098      2123      2208      2195      2392      2398      1547      1420      1475      1465      1507      1495
dram[4]:       1981      2112      2158      2151      2180      2186      2355      2256      2471      2436      1634      1546      1556      1555      1551      1585
dram[5]:       1959      2095      2158      2144      2163      2207      2315      2251      2483      2455      1623      1487      1516      1502      1597      1475
dram[6]:       2030      2126      2193      2249      2240      2218      2389      2286      2539      2467      1629      1537      1602      1547      1638      1583
dram[7]:       2042      2121      2230      2252      2242      2230      2375      2300      2502      2489      1651      1537      1630      1558      1651      1564
dram[8]:       1904      1902      1991      1993      2058      2057      2141      2167      2316      2315      1351      1343      1410      1410      1415      1430
dram[9]:       1923      1903      2022      2003      2046      2030      2143      2133      2334      2333      1421      1375      1481      1415      1508      1482
dram[10]:       1960      1953      2067      2129      2121      2145      2218      2235      2433      2380      1455      1428      1551      1501      1488      1575
dram[11]:       1974      2053      2071      2150      2117      2139      2199      2226      2378      2379      1457      1447      1533      1469      1518      1533
dram[12]:       2055      2017      2100      2172      2197      2201      2256      2247      2446      2422      1513      1515      1578      1516      1616      1669
dram[13]:       2054      2067      2191      2166      2232      2187      2275      2299      2455      2430      1535      1537      1626      1543      1658      1608
dram[14]:       2056      2161      2194      2301      2265      2260      2314      2311      2457      2479      1537      1611      1621      1621      1683      1796
dram[15]:       2053      2077      2171      2229      2257      2247      2332      2343      2502      2472      1543      1548      1617      1546      1689      1712
dram[16]:       2011      1951      1974      1981      2038      2037      2151      2164      2280      2268      1416      1387      1499      1374      1440      1416
dram[17]:       1976      1955      1961      1982      2040      2033      2154      2150      2282      2278      1421      1378      1481      1382      1408      1445
dram[18]:       2123      1981      2098      2031      2124      2129      2223      2213      2346      2270      1505      1418      1562      1414      1545      1488
dram[19]:       2088      2003      2100      2087      2096      2165      2184      2233      2357      2352      1515      1457      1559      1439      1536      1507
dram[20]:       2106      2101      2149      2107      2192      2237      2293      2314      2408      2352      1546      1469      1544      1484      1589      1551
dram[21]:       2071      2128      2149      2152      2198      2193      2251      2329      2411      2344      1500      1512      1522      1551      1606      1609
dram[22]:       2213      2155      2279      2206      2270      2254      2353      2348      2441      2400      1572      1483      1611      1520      1720      1551
dram[23]:       2183      2229      2242      2275      2273      2282      2381      2359      2439      2412      1574      1569      1556      1597      1622      1639
dram[24]:       1900      1957      1936      1945      2036      2052      2162      2179      2350      2224      1363      1336      1381      1403      1357      1353
dram[25]:       1988      1947      1990      2021      2025      2041      2161      2173      2354      2241      1386      1356      1423      1455      1399      1435
dram[26]:       2019      2051      2039      2100      2085      2134      2202      2195      2393      2307      1441      1461      1479      1494      1473      1474
dram[27]:       2047      2136      2103      2147      2110      2135      2203      2255      2400      2334      1437      1449      1446      1498      1447      1495
dram[28]:       2100      2168      2165      2246      2162      2205      2302      2287      2462      2397      1512      1570      1558      1543      1630      1532
dram[29]:       2120      2112      2126      2155      2199      2217      2308      2313      2478      2394      1514      1476      1553      1530      1594      1503
dram[30]:       2119      2121      2220      2249      2239      2259      2339      2331      2534      2458      1490      1532      1587      1525      1632      1590
dram[31]:       2146      2167      2208      2275      2241      2260      2370      2308      2570      2474      1582      1555      1607      1572      1667      1614
maximum mf latency per bank:
dram[0]:       4152      4179      4220      4245      3537      3519      3718      3722      3780      3852      3744      1233      1177      1302      1119      1198
dram[1]:       4192      4220      4258      4284      3606      3579      3852      3856      3890      3958      3888      1230      1188      1384      1040      1188
dram[2]:       4113      4138      4195      4203      3373      3366      3980      3984      4065      4128      4013      1267      1184      1367      1140      1392
dram[3]:       3820      3848      3904      3913      3383      3386      4061      4065      4126      4159      4104      1309      1186      1371      1225      1273
dram[4]:       3724      3759      3742      3769      3209      3261      4250      4254      4301      4314      4292      1359      1226      1477      1145      1386
dram[5]:       3832      3859      3849      3857      3260      3264      4161      4165      4246      4309      4194      1332      1243      1347      1179      1267
dram[6]:       3703      3728      3679      3627      3455      3459      4393      4397      4470      4485      4434      1319      1264      1452      1312      1421
dram[7]:       3703      3737      3675      3617      3526      3530      4422      4426      4507      4572      4455      1374      1283      1485      1320      1379
dram[8]:       4178      4166      4250      4236      3470      3496      3720      3722      3806      3828      1585      1094      1130      1221      1091      1085
dram[9]:       4216      4206      4267      4279      3546      3538      3855      3856      3908      3942      1440      1087      1201      1142      1141      1235
dram[10]:       4136      4125      4134      4195      3269      3330      3983      3987      4092      4125      1400      1084      1246      1190      1162      1131
dram[11]:       3868      3848      3807      3805      3292      3337      4064      4065      4128      4151      1371      1198      1173      1161      1209      1165
dram[12]:       3728      3725      3653      3541      3209      3209      4249      4250      4300      4309      1249      1222      1223      1222      1227      1227
dram[13]:       3844      3841      3742      3713      3262      3264      4164      4168      4274      4306      1259      1159      1357      1316      1176      1211
dram[14]:       3689      3689      3551      3532      3458      3459      4396      4397      4462      4482      1234      1273      1254      1270      1301      1386
dram[15]:       3682      3705      3545      3521      3529      3530      4425      4429      4534      4599      1231      1237      1333      1363      1338      1352
dram[16]:       4172      4166      4242      4235      3516      3507      3720      3722      3806      3828      1073      1170      1137      1156      1196      1225
dram[17]:       4210      4205      4283      4277      3573      3558      3855      3856      3908      3942      1125      1365      1195      1204      1208      1165
dram[18]:       4129      4123      4202      4196      3366      3343      3983      3987      4092      4125      1200      1332      1148      1332      1175      1207
dram[19]:       3842      3834      3911      3906      3352      3349      4064      4065      4128      4151      1141      1308      1164      1308      1204      1230
dram[20]:       3740      3744      3734      3766      3211      3209      4249      4250      4300      4309      1208      1317      1113      1286      1311      1239
dram[21]:       3850      3845      3853      3842      3262      3264      4164      4168      4274      4306      1162      1293      1170      1250      1229      1259
dram[22]:       3718      3715      3612      3611      3458      3459      4396      4397      4462      4482      1223      1427      1221      1246      1360      1218
dram[23]:       3720      3722      3613      3608      3529      3530      4425      4429      4534      4567      1197      1466      1166      1271      1261      1252
dram[24]:       4172      4166      4242      4235      3516      3507      3720      3722      3806      3828      1159      1172      1298      1059      1192      1214
dram[25]:       4210      4205      4283      4277      3613      3558      3855      3856      3908      3942      1119      1091      1345      1099      1167      1145
dram[26]:       4129      4123      4202      4196      3390      3343      3983      3987      4092      4125      1304      1208      1370      1112      1215      1125
dram[27]:       3842      3834      3911      3906      3357      3349      4064      4065      4128      4151      1245      1256      1350      1122      1146      1177
dram[28]:       3740      3744      3747      3766      3211      3209      4249      4250      4300      4309      1277      1338      1375      1199      1338      1373
dram[29]:       3850      3845      3853      3842      3262      3264      4164      4168      4274      4306      1398      1354      1504      1215      1332      1320
dram[30]:       3718      3715      3612      3611      3458      3459      4396      4397      4462      4482      1248      1298      1435      1282      1327      1363
dram[31]:       3720      3722      3613      3608      3529      3530      4425      4429      4534      4567      1252      1276      1541      1202      1282      1215
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 102): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27113 n_nop=18216 n_act=231 n_pre=215 n_ref_event=0 n_req=7141 n_rd=6618 n_rd_L2_A=0 n_write=0 n_wr_bk=2076 bw_util=0.3207
n_activity=15089 dram_eff=0.5762
bk0: 432a 25449i bk1: 448a 25092i bk2: 448a 24956i bk3: 448a 24883i bk4: 448a 25353i bk5: 448a 25029i bk6: 438a 25500i bk7: 436a 25378i bk8: 384a 25352i bk9: 384a 25571i bk10: 384a 25227i bk11: 384a 25469i bk12: 384a 25496i bk13: 384a 25267i bk14: 384a 25093i bk15: 384a 25142i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967643
Row_Buffer_Locality_read = 0.971295
Row_Buffer_Locality_write = 0.921154
Bank_Level_Parallism = 2.782767
Bank_Level_Parallism_Col = 2.646980
Bank_Level_Parallism_Ready = 1.492064
write_to_read_ratio_blp_rw_average = 0.313994
GrpLevelPara = 2.171588 

BW Util details:
bwutil = 0.320658 
total_CMD = 27113 
util_bw = 8694 
Wasted_Col = 4050 
Wasted_Row = 440 
Idle = 13929 

BW Util Bottlenecks: 
RCDc_limit = 957 
RCDWRc_limit = 201 
WTRc_limit = 1457 
RTWc_limit = 3325 
CCDLc_limit = 2824 
rwq = 0 
CCDLc_limit_alone = 2265 
WTRc_limit_alone = 1238 
RTWc_limit_alone = 2985 

Commands details: 
total_CMD = 27113 
n_nop = 18216 
Read = 6618 
Write = 0 
L2_Alloc = 0 
L2_WB = 2076 
n_act = 231 
n_pre = 215 
n_ref = 0 
n_req = 7141 
total_req = 8694 

Dual Bus Interface Util: 
issued_total_row = 446 
issued_total_col = 8694 
Row_Bus_Util =  0.016450 
CoL_Bus_Util = 0.320658 
Either_Row_CoL_Bus_Util = 0.328145 
Issued_on_Two_Bus_Simul_Util = 0.008962 
issued_two_Eff = 0.027313 
queue_avg = 7.109910 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.10991
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 114): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27113 n_nop=18255 n_act=221 n_pre=205 n_ref_event=0 n_req=7129 n_rd=6619 n_rd_L2_A=0 n_write=0 n_wr_bk=2032 bw_util=0.3191
n_activity=15102 dram_eff=0.5728
bk0: 432a 25225i bk1: 448a 25244i bk2: 448a 24992i bk3: 448a 25013i bk4: 448a 24991i bk5: 448a 25152i bk6: 440a 25326i bk7: 435a 25197i bk8: 384a 25330i bk9: 384a 25599i bk10: 384a 25363i bk11: 384a 25384i bk12: 384a 25377i bk13: 384a 25285i bk14: 384a 25411i bk15: 384a 25205i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969000
Row_Buffer_Locality_read = 0.972810
Row_Buffer_Locality_write = 0.919450
Bank_Level_Parallism = 2.821984
Bank_Level_Parallism_Col = 2.681627
Bank_Level_Parallism_Ready = 1.512889
write_to_read_ratio_blp_rw_average = 0.300226
GrpLevelPara = 2.186187 

BW Util details:
bwutil = 0.319072 
total_CMD = 27113 
util_bw = 8651 
Wasted_Col = 4003 
Wasted_Row = 401 
Idle = 14058 

BW Util Bottlenecks: 
RCDc_limit = 952 
RCDWRc_limit = 219 
WTRc_limit = 1779 
RTWc_limit = 3277 
CCDLc_limit = 2802 
rwq = 0 
CCDLc_limit_alone = 2215 
WTRc_limit_alone = 1476 
RTWc_limit_alone = 2993 

Commands details: 
total_CMD = 27113 
n_nop = 18255 
Read = 6619 
Write = 0 
L2_Alloc = 0 
L2_WB = 2032 
n_act = 221 
n_pre = 205 
n_ref = 0 
n_req = 7129 
total_req = 8651 

Dual Bus Interface Util: 
issued_total_row = 426 
issued_total_col = 8651 
Row_Bus_Util =  0.015712 
CoL_Bus_Util = 0.319072 
Either_Row_CoL_Bus_Util = 0.326707 
Issued_on_Two_Bus_Simul_Util = 0.008077 
issued_two_Eff = 0.024723 
queue_avg = 7.434920 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.43492
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 120): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27113 n_nop=18267 n_act=241 n_pre=225 n_ref_event=0 n_req=7110 n_rd=6604 n_rd_L2_A=0 n_write=0 n_wr_bk=2024 bw_util=0.3182
n_activity=15182 dram_eff=0.5683
bk0: 432a 25301i bk1: 448a 25310i bk2: 448a 25006i bk3: 448a 24971i bk4: 448a 25438i bk5: 448a 24669i bk6: 428a 25348i bk7: 432a 25256i bk8: 384a 25012i bk9: 384a 25213i bk10: 384a 24967i bk11: 384a 25415i bk12: 384a 25269i bk13: 384a 25283i bk14: 384a 25275i bk15: 384a 25113i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966104
Row_Buffer_Locality_read = 0.969715
Row_Buffer_Locality_write = 0.918972
Bank_Level_Parallism = 2.898515
Bank_Level_Parallism_Col = 2.751403
Bank_Level_Parallism_Ready = 1.540334
write_to_read_ratio_blp_rw_average = 0.292700
GrpLevelPara = 2.202213 

BW Util details:
bwutil = 0.318224 
total_CMD = 27113 
util_bw = 8628 
Wasted_Col = 4071 
Wasted_Row = 436 
Idle = 13978 

BW Util Bottlenecks: 
RCDc_limit = 1025 
RCDWRc_limit = 208 
WTRc_limit = 1709 
RTWc_limit = 3433 
CCDLc_limit = 3052 
rwq = 0 
CCDLc_limit_alone = 2377 
WTRc_limit_alone = 1437 
RTWc_limit_alone = 3030 

Commands details: 
total_CMD = 27113 
n_nop = 18267 
Read = 6604 
Write = 0 
L2_Alloc = 0 
L2_WB = 2024 
n_act = 241 
n_pre = 225 
n_ref = 0 
n_req = 7110 
total_req = 8628 

Dual Bus Interface Util: 
issued_total_row = 466 
issued_total_col = 8628 
Row_Bus_Util =  0.017187 
CoL_Bus_Util = 0.318224 
Either_Row_CoL_Bus_Util = 0.326264 
Issued_on_Two_Bus_Simul_Util = 0.009147 
issued_two_Eff = 0.028035 
queue_avg = 7.822484 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.82248
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 116): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27113 n_nop=18271 n_act=236 n_pre=220 n_ref_event=0 n_req=7117 n_rd=6617 n_rd_L2_A=0 n_write=0 n_wr_bk=2000 bw_util=0.3178
n_activity=14987 dram_eff=0.575
bk0: 432a 24811i bk1: 448a 24956i bk2: 448a 24996i bk3: 448a 24812i bk4: 448a 25173i bk5: 448a 25057i bk6: 433a 25513i bk7: 440a 25147i bk8: 384a 25636i bk9: 384a 25517i bk10: 384a 25096i bk11: 384a 25170i bk12: 384a 25093i bk13: 384a 24983i bk14: 384a 25177i bk15: 384a 25222i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966840
Row_Buffer_Locality_read = 0.970077
Row_Buffer_Locality_write = 0.924000
Bank_Level_Parallism = 2.978990
Bank_Level_Parallism_Col = 2.831639
Bank_Level_Parallism_Ready = 1.599397
write_to_read_ratio_blp_rw_average = 0.288840
GrpLevelPara = 2.258426 

BW Util details:
bwutil = 0.317818 
total_CMD = 27113 
util_bw = 8617 
Wasted_Col = 3915 
Wasted_Row = 414 
Idle = 14167 

BW Util Bottlenecks: 
RCDc_limit = 997 
RCDWRc_limit = 213 
WTRc_limit = 1392 
RTWc_limit = 3857 
CCDLc_limit = 2703 
rwq = 0 
CCDLc_limit_alone = 2116 
WTRc_limit_alone = 1209 
RTWc_limit_alone = 3453 

Commands details: 
total_CMD = 27113 
n_nop = 18271 
Read = 6617 
Write = 0 
L2_Alloc = 0 
L2_WB = 2000 
n_act = 236 
n_pre = 220 
n_ref = 0 
n_req = 7117 
total_req = 8617 

Dual Bus Interface Util: 
issued_total_row = 456 
issued_total_col = 8617 
Row_Bus_Util =  0.016819 
CoL_Bus_Util = 0.317818 
Either_Row_CoL_Bus_Util = 0.326117 
Issued_on_Two_Bus_Simul_Util = 0.008520 
issued_two_Eff = 0.026125 
queue_avg = 7.816841 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.81684
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 83): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27113 n_nop=18310 n_act=224 n_pre=208 n_ref_event=0 n_req=7101 n_rd=6600 n_rd_L2_A=0 n_write=0 n_wr_bk=2004 bw_util=0.3173
n_activity=14986 dram_eff=0.5741
bk0: 432a 24818i bk1: 448a 25047i bk2: 448a 24895i bk3: 448a 24802i bk4: 448a 25053i bk5: 448a 24608i bk6: 424a 25358i bk7: 432a 25323i bk8: 384a 24953i bk9: 384a 25252i bk10: 384a 25165i bk11: 384a 25536i bk12: 384a 25097i bk13: 384a 25150i bk14: 384a 25282i bk15: 384a 25138i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968455
Row_Buffer_Locality_read = 0.972273
Row_Buffer_Locality_write = 0.918164
Bank_Level_Parallism = 3.043767
Bank_Level_Parallism_Col = 2.912240
Bank_Level_Parallism_Ready = 1.628893
write_to_read_ratio_blp_rw_average = 0.310503
GrpLevelPara = 2.277120 

BW Util details:
bwutil = 0.317339 
total_CMD = 27113 
util_bw = 8604 
Wasted_Col = 3937 
Wasted_Row = 414 
Idle = 14158 

BW Util Bottlenecks: 
RCDc_limit = 957 
RCDWRc_limit = 222 
WTRc_limit = 1337 
RTWc_limit = 4485 
CCDLc_limit = 2761 
rwq = 0 
CCDLc_limit_alone = 2085 
WTRc_limit_alone = 1101 
RTWc_limit_alone = 4045 

Commands details: 
total_CMD = 27113 
n_nop = 18310 
Read = 6600 
Write = 0 
L2_Alloc = 0 
L2_WB = 2004 
n_act = 224 
n_pre = 208 
n_ref = 0 
n_req = 7101 
total_req = 8604 

Dual Bus Interface Util: 
issued_total_row = 432 
issued_total_col = 8604 
Row_Bus_Util =  0.015933 
CoL_Bus_Util = 0.317339 
Either_Row_CoL_Bus_Util = 0.324678 
Issued_on_Two_Bus_Simul_Util = 0.008594 
issued_two_Eff = 0.026468 
queue_avg = 7.318371 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.31837
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 83): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27113 n_nop=18293 n_act=230 n_pre=214 n_ref_event=0 n_req=7108 n_rd=6607 n_rd_L2_A=0 n_write=0 n_wr_bk=2004 bw_util=0.3176
n_activity=15032 dram_eff=0.5728
bk0: 432a 25006i bk1: 448a 25354i bk2: 448a 24927i bk3: 448a 25065i bk4: 448a 25102i bk5: 448a 24883i bk6: 431a 25253i bk7: 432a 25079i bk8: 384a 25231i bk9: 384a 25187i bk10: 384a 25294i bk11: 384a 25302i bk12: 384a 25187i bk13: 384a 25347i bk14: 384a 25170i bk15: 384a 25187i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967642
Row_Buffer_Locality_read = 0.971091
Row_Buffer_Locality_write = 0.922156
Bank_Level_Parallism = 2.944176
Bank_Level_Parallism_Col = 2.797222
Bank_Level_Parallism_Ready = 1.556614
write_to_read_ratio_blp_rw_average = 0.300270
GrpLevelPara = 2.247460 

BW Util details:
bwutil = 0.317597 
total_CMD = 27113 
util_bw = 8611 
Wasted_Col = 4027 
Wasted_Row = 385 
Idle = 14090 

BW Util Bottlenecks: 
RCDc_limit = 958 
RCDWRc_limit = 204 
WTRc_limit = 1781 
RTWc_limit = 3590 
CCDLc_limit = 3096 
rwq = 0 
CCDLc_limit_alone = 2414 
WTRc_limit_alone = 1528 
RTWc_limit_alone = 3161 

Commands details: 
total_CMD = 27113 
n_nop = 18293 
Read = 6607 
Write = 0 
L2_Alloc = 0 
L2_WB = 2004 
n_act = 230 
n_pre = 214 
n_ref = 0 
n_req = 7108 
total_req = 8611 

Dual Bus Interface Util: 
issued_total_row = 444 
issued_total_col = 8611 
Row_Bus_Util =  0.016376 
CoL_Bus_Util = 0.317597 
Either_Row_CoL_Bus_Util = 0.325305 
Issued_on_Two_Bus_Simul_Util = 0.008667 
issued_two_Eff = 0.026644 
queue_avg = 7.708405 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.70841
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 67): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27113 n_nop=18302 n_act=235 n_pre=219 n_ref_event=0 n_req=7098 n_rd=6600 n_rd_L2_A=0 n_write=0 n_wr_bk=1992 bw_util=0.3169
n_activity=14678 dram_eff=0.5854
bk0: 432a 24945i bk1: 448a 25043i bk2: 448a 24860i bk3: 448a 24859i bk4: 448a 25038i bk5: 448a 24805i bk6: 424a 25603i bk7: 432a 25396i bk8: 384a 25303i bk9: 384a 25453i bk10: 384a 25329i bk11: 384a 25338i bk12: 384a 25346i bk13: 384a 25195i bk14: 384a 25459i bk15: 384a 25058i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966892
Row_Buffer_Locality_read = 0.970455
Row_Buffer_Locality_write = 0.919679
Bank_Level_Parallism = 2.979781
Bank_Level_Parallism_Col = 2.814246
Bank_Level_Parallism_Ready = 1.579376
write_to_read_ratio_blp_rw_average = 0.298591
GrpLevelPara = 2.274773 

BW Util details:
bwutil = 0.316896 
total_CMD = 27113 
util_bw = 8592 
Wasted_Col = 3755 
Wasted_Row = 364 
Idle = 14402 

BW Util Bottlenecks: 
RCDc_limit = 974 
RCDWRc_limit = 211 
WTRc_limit = 1630 
RTWc_limit = 3249 
CCDLc_limit = 2819 
rwq = 0 
CCDLc_limit_alone = 2187 
WTRc_limit_alone = 1383 
RTWc_limit_alone = 2864 

Commands details: 
total_CMD = 27113 
n_nop = 18302 
Read = 6600 
Write = 0 
L2_Alloc = 0 
L2_WB = 1992 
n_act = 235 
n_pre = 219 
n_ref = 0 
n_req = 7098 
total_req = 8592 

Dual Bus Interface Util: 
issued_total_row = 454 
issued_total_col = 8592 
Row_Bus_Util =  0.016745 
CoL_Bus_Util = 0.316896 
Either_Row_CoL_Bus_Util = 0.324973 
Issued_on_Two_Bus_Simul_Util = 0.008667 
issued_two_Eff = 0.026671 
queue_avg = 7.304540 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.30454
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 75): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27113 n_nop=18318 n_act=238 n_pre=222 n_ref_event=0 n_req=7099 n_rd=6600 n_rd_L2_A=0 n_write=0 n_wr_bk=1996 bw_util=0.317
n_activity=15190 dram_eff=0.5659
bk0: 432a 24929i bk1: 448a 25066i bk2: 448a 25097i bk3: 448a 24728i bk4: 448a 25011i bk5: 448a 25120i bk6: 424a 25306i bk7: 432a 24965i bk8: 384a 25230i bk9: 384a 25375i bk10: 384a 25350i bk11: 384a 25179i bk12: 384a 25194i bk13: 384a 24956i bk14: 384a 25330i bk15: 384a 25153i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966474
Row_Buffer_Locality_read = 0.970152
Row_Buffer_Locality_write = 0.917836
Bank_Level_Parallism = 2.962247
Bank_Level_Parallism_Col = 2.819589
Bank_Level_Parallism_Ready = 1.567124
write_to_read_ratio_blp_rw_average = 0.310817
GrpLevelPara = 2.229779 

BW Util details:
bwutil = 0.317043 
total_CMD = 27113 
util_bw = 8596 
Wasted_Col = 4104 
Wasted_Row = 438 
Idle = 13975 

BW Util Bottlenecks: 
RCDc_limit = 991 
RCDWRc_limit = 194 
WTRc_limit = 1639 
RTWc_limit = 3854 
CCDLc_limit = 2980 
rwq = 0 
CCDLc_limit_alone = 2337 
WTRc_limit_alone = 1333 
RTWc_limit_alone = 3517 

Commands details: 
total_CMD = 27113 
n_nop = 18318 
Read = 6600 
Write = 0 
L2_Alloc = 0 
L2_WB = 1996 
n_act = 238 
n_pre = 222 
n_ref = 0 
n_req = 7099 
total_req = 8596 

Dual Bus Interface Util: 
issued_total_row = 460 
issued_total_col = 8596 
Row_Bus_Util =  0.016966 
CoL_Bus_Util = 0.317043 
Either_Row_CoL_Bus_Util = 0.324383 
Issued_on_Two_Bus_Simul_Util = 0.009626 
issued_two_Eff = 0.029676 
queue_avg = 7.759414 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.75941
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 116): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27113 n_nop=18236 n_act=234 n_pre=218 n_ref_event=0 n_req=7136 n_rd=6624 n_rd_L2_A=0 n_write=0 n_wr_bk=2048 bw_util=0.3198
n_activity=14905 dram_eff=0.5818
bk0: 448a 25298i bk1: 448a 24995i bk2: 448a 25181i bk3: 448a 24846i bk4: 448a 24981i bk5: 448a 25145i bk6: 432a 25303i bk7: 432a 25370i bk8: 384a 25033i bk9: 384a 25338i bk10: 384a 25221i bk11: 384a 25081i bk12: 384a 25390i bk13: 384a 25106i bk14: 384a 25278i bk15: 384a 25741i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967209
Row_Buffer_Locality_read = 0.970864
Row_Buffer_Locality_write = 0.919922
Bank_Level_Parallism = 2.894708
Bank_Level_Parallism_Col = 2.752337
Bank_Level_Parallism_Ready = 1.551430
write_to_read_ratio_blp_rw_average = 0.313375
GrpLevelPara = 2.231605 

BW Util details:
bwutil = 0.319847 
total_CMD = 27113 
util_bw = 8672 
Wasted_Col = 3888 
Wasted_Row = 442 
Idle = 14111 

BW Util Bottlenecks: 
RCDc_limit = 957 
RCDWRc_limit = 215 
WTRc_limit = 1400 
RTWc_limit = 3615 
CCDLc_limit = 2697 
rwq = 0 
CCDLc_limit_alone = 2088 
WTRc_limit_alone = 1189 
RTWc_limit_alone = 3217 

Commands details: 
total_CMD = 27113 
n_nop = 18236 
Read = 6624 
Write = 0 
L2_Alloc = 0 
L2_WB = 2048 
n_act = 234 
n_pre = 218 
n_ref = 0 
n_req = 7136 
total_req = 8672 

Dual Bus Interface Util: 
issued_total_row = 452 
issued_total_col = 8672 
Row_Bus_Util =  0.016671 
CoL_Bus_Util = 0.319847 
Either_Row_CoL_Bus_Util = 0.327408 
Issued_on_Two_Bus_Simul_Util = 0.009110 
issued_two_Eff = 0.027825 
queue_avg = 7.366282 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.36628
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 106): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27113 n_nop=18251 n_act=221 n_pre=205 n_ref_event=0 n_req=7138 n_rd=6624 n_rd_L2_A=0 n_write=0 n_wr_bk=2056 bw_util=0.3201
n_activity=14984 dram_eff=0.5793
bk0: 448a 25260i bk1: 448a 24855i bk2: 448a 25051i bk3: 448a 25205i bk4: 448a 25075i bk5: 448a 25300i bk6: 432a 25544i bk7: 432a 25542i bk8: 384a 25365i bk9: 384a 25571i bk10: 384a 25527i bk11: 384a 25682i bk12: 384a 25114i bk13: 384a 25078i bk14: 384a 24926i bk15: 384a 25101i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969039
Row_Buffer_Locality_read = 0.972675
Row_Buffer_Locality_write = 0.922179
Bank_Level_Parallism = 2.845088
Bank_Level_Parallism_Col = 2.703885
Bank_Level_Parallism_Ready = 1.518203
write_to_read_ratio_blp_rw_average = 0.312405
GrpLevelPara = 2.222427 

BW Util details:
bwutil = 0.320142 
total_CMD = 27113 
util_bw = 8680 
Wasted_Col = 3846 
Wasted_Row = 391 
Idle = 14196 

BW Util Bottlenecks: 
RCDc_limit = 882 
RCDWRc_limit = 225 
WTRc_limit = 1428 
RTWc_limit = 3339 
CCDLc_limit = 2660 
rwq = 0 
CCDLc_limit_alone = 2090 
WTRc_limit_alone = 1214 
RTWc_limit_alone = 2983 

Commands details: 
total_CMD = 27113 
n_nop = 18251 
Read = 6624 
Write = 0 
L2_Alloc = 0 
L2_WB = 2056 
n_act = 221 
n_pre = 205 
n_ref = 0 
n_req = 7138 
total_req = 8680 

Dual Bus Interface Util: 
issued_total_row = 426 
issued_total_col = 8680 
Row_Bus_Util =  0.015712 
CoL_Bus_Util = 0.320142 
Either_Row_CoL_Bus_Util = 0.326854 
Issued_on_Two_Bus_Simul_Util = 0.008999 
issued_two_Eff = 0.027533 
queue_avg = 7.029137 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.02914
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 91): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27113 n_nop=18278 n_act=231 n_pre=215 n_ref_event=0 n_req=7130 n_rd=6624 n_rd_L2_A=0 n_write=0 n_wr_bk=2024 bw_util=0.319
n_activity=14833 dram_eff=0.583
bk0: 448a 25149i bk1: 448a 24751i bk2: 448a 25111i bk3: 448a 24780i bk4: 448a 25175i bk5: 448a 25005i bk6: 432a 25437i bk7: 432a 25273i bk8: 384a 25083i bk9: 384a 25465i bk10: 384a 25350i bk11: 384a 25620i bk12: 384a 25426i bk13: 384a 25294i bk14: 384a 25011i bk15: 384a 25379i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967602
Row_Buffer_Locality_read = 0.970713
Row_Buffer_Locality_write = 0.926877
Bank_Level_Parallism = 2.944366
Bank_Level_Parallism_Col = 2.799643
Bank_Level_Parallism_Ready = 1.592391
write_to_read_ratio_blp_rw_average = 0.292203
GrpLevelPara = 2.282953 

BW Util details:
bwutil = 0.318961 
total_CMD = 27113 
util_bw = 8648 
Wasted_Col = 3709 
Wasted_Row = 423 
Idle = 14333 

BW Util Bottlenecks: 
RCDc_limit = 944 
RCDWRc_limit = 173 
WTRc_limit = 1346 
RTWc_limit = 3294 
CCDLc_limit = 2504 
rwq = 0 
CCDLc_limit_alone = 1969 
WTRc_limit_alone = 1158 
RTWc_limit_alone = 2947 

Commands details: 
total_CMD = 27113 
n_nop = 18278 
Read = 6624 
Write = 0 
L2_Alloc = 0 
L2_WB = 2024 
n_act = 231 
n_pre = 215 
n_ref = 0 
n_req = 7130 
total_req = 8648 

Dual Bus Interface Util: 
issued_total_row = 446 
issued_total_col = 8648 
Row_Bus_Util =  0.016450 
CoL_Bus_Util = 0.318961 
Either_Row_CoL_Bus_Util = 0.325858 
Issued_on_Two_Bus_Simul_Util = 0.009553 
issued_two_Eff = 0.029315 
queue_avg = 7.573489 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.57349
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 80): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27113 n_nop=18248 n_act=240 n_pre=224 n_ref_event=0 n_req=7131 n_rd=6624 n_rd_L2_A=0 n_write=0 n_wr_bk=2028 bw_util=0.3191
n_activity=14909 dram_eff=0.5803
bk0: 448a 25352i bk1: 448a 25268i bk2: 448a 25207i bk3: 448a 24824i bk4: 448a 25309i bk5: 448a 25051i bk6: 432a 25452i bk7: 432a 25360i bk8: 384a 25137i bk9: 384a 25180i bk10: 384a 25445i bk11: 384a 25170i bk12: 384a 25470i bk13: 384a 24925i bk14: 384a 25552i bk15: 384a 25439i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966344
Row_Buffer_Locality_read = 0.969656
Row_Buffer_Locality_write = 0.923077
Bank_Level_Parallism = 2.848363
Bank_Level_Parallism_Col = 2.682960
Bank_Level_Parallism_Ready = 1.538835
write_to_read_ratio_blp_rw_average = 0.291181
GrpLevelPara = 2.217520 

BW Util details:
bwutil = 0.319109 
total_CMD = 27113 
util_bw = 8652 
Wasted_Col = 3887 
Wasted_Row = 380 
Idle = 14194 

BW Util Bottlenecks: 
RCDc_limit = 918 
RCDWRc_limit = 208 
WTRc_limit = 1508 
RTWc_limit = 2740 
CCDLc_limit = 2656 
rwq = 0 
CCDLc_limit_alone = 2185 
WTRc_limit_alone = 1270 
RTWc_limit_alone = 2507 

Commands details: 
total_CMD = 27113 
n_nop = 18248 
Read = 6624 
Write = 0 
L2_Alloc = 0 
L2_WB = 2028 
n_act = 240 
n_pre = 224 
n_ref = 0 
n_req = 7131 
total_req = 8652 

Dual Bus Interface Util: 
issued_total_row = 464 
issued_total_col = 8652 
Row_Bus_Util =  0.017114 
CoL_Bus_Util = 0.319109 
Either_Row_CoL_Bus_Util = 0.326965 
Issued_on_Two_Bus_Simul_Util = 0.009258 
issued_two_Eff = 0.028314 
queue_avg = 7.288054 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.28805
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 64): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27113 n_nop=18284 n_act=218 n_pre=202 n_ref_event=0 n_req=7125 n_rd=6615 n_rd_L2_A=0 n_write=0 n_wr_bk=2028 bw_util=0.3188
n_activity=14822 dram_eff=0.5831
bk0: 448a 25298i bk1: 448a 25119i bk2: 448a 25195i bk3: 448a 24626i bk4: 448a 24907i bk5: 448a 24742i bk6: 424a 25699i bk7: 431a 25339i bk8: 384a 25358i bk9: 384a 25449i bk10: 384a 25001i bk11: 384a 24992i bk12: 384a 25251i bk13: 384a 24985i bk14: 384a 25487i bk15: 384a 25417i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969399
Row_Buffer_Locality_read = 0.972642
Row_Buffer_Locality_write = 0.927165
Bank_Level_Parallism = 2.970347
Bank_Level_Parallism_Col = 2.833266
Bank_Level_Parallism_Ready = 1.576305
write_to_read_ratio_blp_rw_average = 0.296693
GrpLevelPara = 2.254991 

BW Util details:
bwutil = 0.318777 
total_CMD = 27113 
util_bw = 8643 
Wasted_Col = 3767 
Wasted_Row = 405 
Idle = 14298 

BW Util Bottlenecks: 
RCDc_limit = 889 
RCDWRc_limit = 211 
WTRc_limit = 1386 
RTWc_limit = 3626 
CCDLc_limit = 2557 
rwq = 0 
CCDLc_limit_alone = 1940 
WTRc_limit_alone = 1169 
RTWc_limit_alone = 3226 

Commands details: 
total_CMD = 27113 
n_nop = 18284 
Read = 6615 
Write = 0 
L2_Alloc = 0 
L2_WB = 2028 
n_act = 218 
n_pre = 202 
n_ref = 0 
n_req = 7125 
total_req = 8643 

Dual Bus Interface Util: 
issued_total_row = 420 
issued_total_col = 8643 
Row_Bus_Util =  0.015491 
CoL_Bus_Util = 0.318777 
Either_Row_CoL_Bus_Util = 0.325637 
Issued_on_Two_Bus_Simul_Util = 0.008631 
issued_two_Eff = 0.026504 
queue_avg = 7.300631 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.30063
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 55): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27113 n_nop=18270 n_act=238 n_pre=222 n_ref_event=0 n_req=7134 n_rd=6621 n_rd_L2_A=0 n_write=0 n_wr_bk=2036 bw_util=0.3193
n_activity=14831 dram_eff=0.5837
bk0: 448a 25166i bk1: 448a 24773i bk2: 448a 25000i bk3: 448a 24725i bk4: 448a 25067i bk5: 448a 25066i bk6: 429a 25269i bk7: 432a 25287i bk8: 384a 25308i bk9: 384a 25211i bk10: 384a 25156i bk11: 384a 25118i bk12: 384a 25197i bk13: 384a 25137i bk14: 384a 24930i bk15: 384a 25038i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966629
Row_Buffer_Locality_read = 0.970100
Row_Buffer_Locality_write = 0.921569
Bank_Level_Parallism = 3.110429
Bank_Level_Parallism_Col = 2.958316
Bank_Level_Parallism_Ready = 1.580917
write_to_read_ratio_blp_rw_average = 0.292870
GrpLevelPara = 2.301085 

BW Util details:
bwutil = 0.319293 
total_CMD = 27113 
util_bw = 8657 
Wasted_Col = 3643 
Wasted_Row = 396 
Idle = 14417 

BW Util Bottlenecks: 
RCDc_limit = 932 
RCDWRc_limit = 186 
WTRc_limit = 1505 
RTWc_limit = 3689 
CCDLc_limit = 2589 
rwq = 0 
CCDLc_limit_alone = 1952 
WTRc_limit_alone = 1281 
RTWc_limit_alone = 3276 

Commands details: 
total_CMD = 27113 
n_nop = 18270 
Read = 6621 
Write = 0 
L2_Alloc = 0 
L2_WB = 2036 
n_act = 238 
n_pre = 222 
n_ref = 0 
n_req = 7134 
total_req = 8657 

Dual Bus Interface Util: 
issued_total_row = 460 
issued_total_col = 8657 
Row_Bus_Util =  0.016966 
CoL_Bus_Util = 0.319293 
Either_Row_CoL_Bus_Util = 0.326154 
Issued_on_Two_Bus_Simul_Util = 0.010106 
issued_two_Eff = 0.030985 
queue_avg = 7.094862 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.09486
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 45): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27113 n_nop=18296 n_act=239 n_pre=223 n_ref_event=0 n_req=7117 n_rd=6609 n_rd_L2_A=0 n_write=0 n_wr_bk=2004 bw_util=0.3177
n_activity=14822 dram_eff=0.5811
bk0: 448a 24902i bk1: 448a 24885i bk2: 448a 24996i bk3: 448a 24845i bk4: 448a 25088i bk5: 448a 25419i bk6: 424a 25566i bk7: 425a 25247i bk8: 384a 25087i bk9: 384a 25444i bk10: 384a 24769i bk11: 384a 24788i bk12: 384a 25446i bk13: 384a 25103i bk14: 384a 25385i bk15: 384a 25180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966390
Row_Buffer_Locality_read = 0.969894
Row_Buffer_Locality_write = 0.920160
Bank_Level_Parallism = 3.060793
Bank_Level_Parallism_Col = 2.918663
Bank_Level_Parallism_Ready = 1.623592
write_to_read_ratio_blp_rw_average = 0.285228
GrpLevelPara = 2.296287 

BW Util details:
bwutil = 0.317670 
total_CMD = 27113 
util_bw = 8613 
Wasted_Col = 3581 
Wasted_Row = 472 
Idle = 14447 

BW Util Bottlenecks: 
RCDc_limit = 992 
RCDWRc_limit = 196 
WTRc_limit = 1153 
RTWc_limit = 3290 
CCDLc_limit = 2371 
rwq = 0 
CCDLc_limit_alone = 1968 
WTRc_limit_alone = 1027 
RTWc_limit_alone = 3013 

Commands details: 
total_CMD = 27113 
n_nop = 18296 
Read = 6609 
Write = 0 
L2_Alloc = 0 
L2_WB = 2004 
n_act = 239 
n_pre = 223 
n_ref = 0 
n_req = 7117 
total_req = 8613 

Dual Bus Interface Util: 
issued_total_row = 462 
issued_total_col = 8613 
Row_Bus_Util =  0.017040 
CoL_Bus_Util = 0.317670 
Either_Row_CoL_Bus_Util = 0.325195 
Issued_on_Two_Bus_Simul_Util = 0.009516 
issued_two_Eff = 0.029262 
queue_avg = 7.772766 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.77277
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 42): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27113 n_nop=18278 n_act=245 n_pre=229 n_ref_event=0 n_req=7121 n_rd=6612 n_rd_L2_A=0 n_write=0 n_wr_bk=2012 bw_util=0.3181
n_activity=14937 dram_eff=0.5774
bk0: 448a 24919i bk1: 448a 24513i bk2: 448a 24914i bk3: 448a 24322i bk4: 448a 25136i bk5: 448a 25096i bk6: 428a 25488i bk7: 424a 25448i bk8: 384a 25306i bk9: 384a 25214i bk10: 384a 25421i bk11: 384a 25086i bk12: 384a 25220i bk13: 384a 24888i bk14: 384a 25046i bk15: 384a 24930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965571
Row_Buffer_Locality_read = 0.969303
Row_Buffer_Locality_write = 0.916501
Bank_Level_Parallism = 3.122881
Bank_Level_Parallism_Col = 2.959103
Bank_Level_Parallism_Ready = 1.612245
write_to_read_ratio_blp_rw_average = 0.289012
GrpLevelPara = 2.331147 

BW Util details:
bwutil = 0.318076 
total_CMD = 27113 
util_bw = 8624 
Wasted_Col = 3760 
Wasted_Row = 417 
Idle = 14312 

BW Util Bottlenecks: 
RCDc_limit = 935 
RCDWRc_limit = 232 
WTRc_limit = 1500 
RTWc_limit = 3651 
CCDLc_limit = 2684 
rwq = 0 
CCDLc_limit_alone = 2035 
WTRc_limit_alone = 1257 
RTWc_limit_alone = 3245 

Commands details: 
total_CMD = 27113 
n_nop = 18278 
Read = 6612 
Write = 0 
L2_Alloc = 0 
L2_WB = 2012 
n_act = 245 
n_pre = 229 
n_ref = 0 
n_req = 7121 
total_req = 8624 

Dual Bus Interface Util: 
issued_total_row = 474 
issued_total_col = 8624 
Row_Bus_Util =  0.017482 
CoL_Bus_Util = 0.318076 
Either_Row_CoL_Bus_Util = 0.325858 
Issued_on_Two_Bus_Simul_Util = 0.009700 
issued_two_Eff = 0.029768 
queue_avg = 7.982886 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.98289
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 110): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27113 n_nop=18221 n_act=224 n_pre=208 n_ref_event=0 n_req=7141 n_rd=6618 n_rd_L2_A=0 n_write=0 n_wr_bk=2084 bw_util=0.321
n_activity=15105 dram_eff=0.5761
bk0: 448a 25155i bk1: 448a 24957i bk2: 448a 24799i bk3: 448a 24828i bk4: 448a 24887i bk5: 448a 25150i bk6: 440a 25487i bk7: 418a 25388i bk8: 384a 25082i bk9: 384a 25100i bk10: 384a 24942i bk11: 384a 25375i bk12: 384a 25288i bk13: 384a 25064i bk14: 384a 25094i bk15: 384a 25504i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968623
Row_Buffer_Locality_read = 0.971895
Row_Buffer_Locality_write = 0.927063
Bank_Level_Parallism = 2.976782
Bank_Level_Parallism_Col = 2.850406
Bank_Level_Parallism_Ready = 1.586532
write_to_read_ratio_blp_rw_average = 0.300164
GrpLevelPara = 2.288593 

BW Util details:
bwutil = 0.320953 
total_CMD = 27113 
util_bw = 8702 
Wasted_Col = 3894 
Wasted_Row = 454 
Idle = 14063 

BW Util Bottlenecks: 
RCDc_limit = 955 
RCDWRc_limit = 188 
WTRc_limit = 1439 
RTWc_limit = 3929 
CCDLc_limit = 2828 
rwq = 0 
CCDLc_limit_alone = 2115 
WTRc_limit_alone = 1213 
RTWc_limit_alone = 3442 

Commands details: 
total_CMD = 27113 
n_nop = 18221 
Read = 6618 
Write = 0 
L2_Alloc = 0 
L2_WB = 2084 
n_act = 224 
n_pre = 208 
n_ref = 0 
n_req = 7141 
total_req = 8702 

Dual Bus Interface Util: 
issued_total_row = 432 
issued_total_col = 8702 
Row_Bus_Util =  0.015933 
CoL_Bus_Util = 0.320953 
Either_Row_CoL_Bus_Util = 0.327961 
Issued_on_Two_Bus_Simul_Util = 0.008926 
issued_two_Eff = 0.027215 
queue_avg = 7.468484 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.46848
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 90): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27113 n_nop=18224 n_act=214 n_pre=198 n_ref_event=0 n_req=7145 n_rd=6626 n_rd_L2_A=0 n_write=0 n_wr_bk=2064 bw_util=0.3205
n_activity=14787 dram_eff=0.5877
bk0: 448a 25154i bk1: 448a 25067i bk2: 448a 24870i bk3: 448a 24847i bk4: 448a 25206i bk5: 448a 25247i bk6: 440a 25090i bk7: 426a 25058i bk8: 384a 25593i bk9: 384a 25393i bk10: 384a 25434i bk11: 384a 25829i bk12: 384a 25473i bk13: 384a 25354i bk14: 384a 25292i bk15: 384a 25365i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970045
Row_Buffer_Locality_read = 0.973438
Row_Buffer_Locality_write = 0.926641
Bank_Level_Parallism = 2.867709
Bank_Level_Parallism_Col = 2.737132
Bank_Level_Parallism_Ready = 1.561565
write_to_read_ratio_blp_rw_average = 0.275361
GrpLevelPara = 2.241225 

BW Util details:
bwutil = 0.320510 
total_CMD = 27113 
util_bw = 8690 
Wasted_Col = 3688 
Wasted_Row = 412 
Idle = 14323 

BW Util Bottlenecks: 
RCDc_limit = 941 
RCDWRc_limit = 206 
WTRc_limit = 1579 
RTWc_limit = 2859 
CCDLc_limit = 2556 
rwq = 0 
CCDLc_limit_alone = 2083 
WTRc_limit_alone = 1322 
RTWc_limit_alone = 2643 

Commands details: 
total_CMD = 27113 
n_nop = 18224 
Read = 6626 
Write = 0 
L2_Alloc = 0 
L2_WB = 2064 
n_act = 214 
n_pre = 198 
n_ref = 0 
n_req = 7145 
total_req = 8690 

Dual Bus Interface Util: 
issued_total_row = 412 
issued_total_col = 8690 
Row_Bus_Util =  0.015196 
CoL_Bus_Util = 0.320510 
Either_Row_CoL_Bus_Util = 0.327850 
Issued_on_Two_Bus_Simul_Util = 0.007856 
issued_two_Eff = 0.023962 
queue_avg = 8.197470 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.19747
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 87): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27113 n_nop=18247 n_act=234 n_pre=219 n_ref_event=0 n_req=7129 n_rd=6616 n_rd_L2_A=0 n_write=0 n_wr_bk=2044 bw_util=0.3194
n_activity=15182 dram_eff=0.5704
bk0: 448a 25068i bk1: 448a 25158i bk2: 448a 25009i bk3: 448a 24753i bk4: 448a 25224i bk5: 448a 25200i bk6: 440a 25470i bk7: 416a 25321i bk8: 384a 25296i bk9: 384a 24957i bk10: 384a 25194i bk11: 384a 25469i bk12: 384a 25047i bk13: 384a 25069i bk14: 384a 25001i bk15: 384a 24922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967031
Row_Buffer_Locality_read = 0.970375
Row_Buffer_Locality_write = 0.923828
Bank_Level_Parallism = 2.982617
Bank_Level_Parallism_Col = 2.855000
Bank_Level_Parallism_Ready = 1.620901
write_to_read_ratio_blp_rw_average = 0.293401
GrpLevelPara = 2.272115 

BW Util details:
bwutil = 0.319404 
total_CMD = 27113 
util_bw = 8660 
Wasted_Col = 3863 
Wasted_Row = 478 
Idle = 14112 

BW Util Bottlenecks: 
RCDc_limit = 986 
RCDWRc_limit = 197 
WTRc_limit = 1468 
RTWc_limit = 3236 
CCDLc_limit = 2572 
rwq = 0 
CCDLc_limit_alone = 2062 
WTRc_limit_alone = 1276 
RTWc_limit_alone = 2918 

Commands details: 
total_CMD = 27113 
n_nop = 18247 
Read = 6616 
Write = 0 
L2_Alloc = 0 
L2_WB = 2044 
n_act = 234 
n_pre = 219 
n_ref = 0 
n_req = 7129 
total_req = 8660 

Dual Bus Interface Util: 
issued_total_row = 453 
issued_total_col = 8660 
Row_Bus_Util =  0.016708 
CoL_Bus_Util = 0.319404 
Either_Row_CoL_Bus_Util = 0.327002 
Issued_on_Two_Bus_Simul_Util = 0.009110 
issued_two_Eff = 0.027859 
queue_avg = 7.603511 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.60351
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 93): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27113 n_nop=18257 n_act=236 n_pre=220 n_ref_event=0 n_req=7130 n_rd=6616 n_rd_L2_A=0 n_write=0 n_wr_bk=2036 bw_util=0.3191
n_activity=14916 dram_eff=0.58
bk0: 448a 25166i bk1: 448a 24819i bk2: 448a 25042i bk3: 448a 24743i bk4: 448a 25236i bk5: 448a 25239i bk6: 440a 25554i bk7: 416a 25328i bk8: 384a 25411i bk9: 384a 25246i bk10: 384a 25315i bk11: 384a 25678i bk12: 384a 25422i bk13: 384a 25210i bk14: 384a 25116i bk15: 384a 25186i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966886
Row_Buffer_Locality_read = 0.970379
Row_Buffer_Locality_write = 0.921569
Bank_Level_Parallism = 2.889234
Bank_Level_Parallism_Col = 2.723825
Bank_Level_Parallism_Ready = 1.541609
write_to_read_ratio_blp_rw_average = 0.278725
GrpLevelPara = 2.260828 

BW Util details:
bwutil = 0.319109 
total_CMD = 27113 
util_bw = 8652 
Wasted_Col = 3837 
Wasted_Row = 394 
Idle = 14230 

BW Util Bottlenecks: 
RCDc_limit = 967 
RCDWRc_limit = 223 
WTRc_limit = 1632 
RTWc_limit = 2984 
CCDLc_limit = 2704 
rwq = 0 
CCDLc_limit_alone = 2146 
WTRc_limit_alone = 1392 
RTWc_limit_alone = 2666 

Commands details: 
total_CMD = 27113 
n_nop = 18257 
Read = 6616 
Write = 0 
L2_Alloc = 0 
L2_WB = 2036 
n_act = 236 
n_pre = 220 
n_ref = 0 
n_req = 7130 
total_req = 8652 

Dual Bus Interface Util: 
issued_total_row = 456 
issued_total_col = 8652 
Row_Bus_Util =  0.016819 
CoL_Bus_Util = 0.319109 
Either_Row_CoL_Bus_Util = 0.326633 
Issued_on_Two_Bus_Simul_Util = 0.009294 
issued_two_Eff = 0.028455 
queue_avg = 8.197655 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.19765
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 99): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27113 n_nop=18302 n_act=221 n_pre=205 n_ref_event=0 n_req=7110 n_rd=6605 n_rd_L2_A=0 n_write=0 n_wr_bk=2020 bw_util=0.3181
n_activity=14843 dram_eff=0.5811
bk0: 448a 25247i bk1: 448a 24928i bk2: 448a 25040i bk3: 448a 24665i bk4: 448a 24959i bk5: 448a 25064i bk6: 429a 25558i bk7: 416a 25427i bk8: 384a 25359i bk9: 384a 24972i bk10: 384a 25180i bk11: 384a 25661i bk12: 384a 25434i bk13: 384a 25094i bk14: 384a 25360i bk15: 384a 25175i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968917
Row_Buffer_Locality_read = 0.972294
Row_Buffer_Locality_write = 0.924752
Bank_Level_Parallism = 2.983031
Bank_Level_Parallism_Col = 2.829439
Bank_Level_Parallism_Ready = 1.593391
write_to_read_ratio_blp_rw_average = 0.292377
GrpLevelPara = 2.249613 

BW Util details:
bwutil = 0.318113 
total_CMD = 27113 
util_bw = 8625 
Wasted_Col = 3698 
Wasted_Row = 347 
Idle = 14443 

BW Util Bottlenecks: 
RCDc_limit = 883 
RCDWRc_limit = 182 
WTRc_limit = 1251 
RTWc_limit = 3499 
CCDLc_limit = 2687 
rwq = 0 
CCDLc_limit_alone = 2094 
WTRc_limit_alone = 1082 
RTWc_limit_alone = 3075 

Commands details: 
total_CMD = 27113 
n_nop = 18302 
Read = 6605 
Write = 0 
L2_Alloc = 0 
L2_WB = 2020 
n_act = 221 
n_pre = 205 
n_ref = 0 
n_req = 7110 
total_req = 8625 

Dual Bus Interface Util: 
issued_total_row = 426 
issued_total_col = 8625 
Row_Bus_Util =  0.015712 
CoL_Bus_Util = 0.318113 
Either_Row_CoL_Bus_Util = 0.324973 
Issued_on_Two_Bus_Simul_Util = 0.008852 
issued_two_Eff = 0.027239 
queue_avg = 7.767086 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.76709
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 98): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27113 n_nop=18294 n_act=240 n_pre=224 n_ref_event=0 n_req=7115 n_rd=6600 n_rd_L2_A=0 n_write=0 n_wr_bk=2021 bw_util=0.318
n_activity=14891 dram_eff=0.5789
bk0: 448a 24962i bk1: 448a 24825i bk2: 448a 24917i bk3: 448a 24824i bk4: 448a 25385i bk5: 448a 25178i bk6: 424a 25596i bk7: 416a 25519i bk8: 384a 25484i bk9: 384a 25180i bk10: 384a 25115i bk11: 384a 25561i bk12: 384a 25083i bk13: 384a 25099i bk14: 384a 25118i bk15: 384a 25249i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966230
Row_Buffer_Locality_read = 0.970005
Row_Buffer_Locality_write = 0.916996
Bank_Level_Parallism = 2.953147
Bank_Level_Parallism_Col = 2.791495
Bank_Level_Parallism_Ready = 1.599814
write_to_read_ratio_blp_rw_average = 0.300386
GrpLevelPara = 2.265208 

BW Util details:
bwutil = 0.317966 
total_CMD = 27113 
util_bw = 8621 
Wasted_Col = 3768 
Wasted_Row = 417 
Idle = 14307 

BW Util Bottlenecks: 
RCDc_limit = 1001 
RCDWRc_limit = 211 
WTRc_limit = 1346 
RTWc_limit = 3184 
CCDLc_limit = 2615 
rwq = 0 
CCDLc_limit_alone = 2080 
WTRc_limit_alone = 1170 
RTWc_limit_alone = 2825 

Commands details: 
total_CMD = 27113 
n_nop = 18294 
Read = 6600 
Write = 0 
L2_Alloc = 0 
L2_WB = 2021 
n_act = 240 
n_pre = 224 
n_ref = 0 
n_req = 7115 
total_req = 8621 

Dual Bus Interface Util: 
issued_total_row = 464 
issued_total_col = 8621 
Row_Bus_Util =  0.017114 
CoL_Bus_Util = 0.317966 
Either_Row_CoL_Bus_Util = 0.325268 
Issued_on_Two_Bus_Simul_Util = 0.009811 
issued_two_Eff = 0.030162 
queue_avg = 7.361598 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.3616
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 95): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27113 n_nop=18305 n_act=234 n_pre=218 n_ref_event=0 n_req=7101 n_rd=6600 n_rd_L2_A=0 n_write=0 n_wr_bk=1999 bw_util=0.3172
n_activity=14659 dram_eff=0.5866
bk0: 448a 25044i bk1: 448a 25058i bk2: 448a 24677i bk3: 448a 24657i bk4: 448a 25189i bk5: 448a 24942i bk6: 424a 25449i bk7: 416a 25102i bk8: 384a 24964i bk9: 384a 24979i bk10: 384a 25286i bk11: 384a 25369i bk12: 384a 25385i bk13: 384a 25087i bk14: 384a 25292i bk15: 384a 25011i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967047
Row_Buffer_Locality_read = 0.970303
Row_Buffer_Locality_write = 0.924152
Bank_Level_Parallism = 3.096308
Bank_Level_Parallism_Col = 2.957190
Bank_Level_Parallism_Ready = 1.581463
write_to_read_ratio_blp_rw_average = 0.306163
GrpLevelPara = 2.305474 

BW Util details:
bwutil = 0.317154 
total_CMD = 27113 
util_bw = 8599 
Wasted_Col = 3690 
Wasted_Row = 441 
Idle = 14383 

BW Util Bottlenecks: 
RCDc_limit = 985 
RCDWRc_limit = 187 
WTRc_limit = 1376 
RTWc_limit = 3619 
CCDLc_limit = 2615 
rwq = 0 
CCDLc_limit_alone = 2026 
WTRc_limit_alone = 1174 
RTWc_limit_alone = 3232 

Commands details: 
total_CMD = 27113 
n_nop = 18305 
Read = 6600 
Write = 0 
L2_Alloc = 0 
L2_WB = 1999 
n_act = 234 
n_pre = 218 
n_ref = 0 
n_req = 7101 
total_req = 8599 

Dual Bus Interface Util: 
issued_total_row = 452 
issued_total_col = 8599 
Row_Bus_Util =  0.016671 
CoL_Bus_Util = 0.317154 
Either_Row_CoL_Bus_Util = 0.324863 
Issued_on_Two_Bus_Simul_Util = 0.008962 
issued_two_Eff = 0.027589 
queue_avg = 7.685059 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.68506
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 106): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27113 n_nop=18324 n_act=231 n_pre=215 n_ref_event=0 n_req=7105 n_rd=6604 n_rd_L2_A=0 n_write=0 n_wr_bk=2004 bw_util=0.3175
n_activity=14767 dram_eff=0.5829
bk0: 448a 25270i bk1: 448a 25076i bk2: 448a 24996i bk3: 448a 24590i bk4: 448a 25307i bk5: 448a 25093i bk6: 428a 25488i bk7: 416a 25574i bk8: 384a 25164i bk9: 384a 25157i bk10: 384a 25133i bk11: 384a 25238i bk12: 384a 25619i bk13: 384a 25086i bk14: 384a 25341i bk15: 384a 25356i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967488
Row_Buffer_Locality_read = 0.970472
Row_Buffer_Locality_write = 0.928144
Bank_Level_Parallism = 2.967412
Bank_Level_Parallism_Col = 2.816241
Bank_Level_Parallism_Ready = 1.574466
write_to_read_ratio_blp_rw_average = 0.280734
GrpLevelPara = 2.240496 

BW Util details:
bwutil = 0.317486 
total_CMD = 27113 
util_bw = 8608 
Wasted_Col = 3608 
Wasted_Row = 396 
Idle = 14501 

BW Util Bottlenecks: 
RCDc_limit = 932 
RCDWRc_limit = 166 
WTRc_limit = 1560 
RTWc_limit = 2500 
CCDLc_limit = 2621 
rwq = 0 
CCDLc_limit_alone = 2140 
WTRc_limit_alone = 1336 
RTWc_limit_alone = 2243 

Commands details: 
total_CMD = 27113 
n_nop = 18324 
Read = 6604 
Write = 0 
L2_Alloc = 0 
L2_WB = 2004 
n_act = 231 
n_pre = 215 
n_ref = 0 
n_req = 7105 
total_req = 8608 

Dual Bus Interface Util: 
issued_total_row = 446 
issued_total_col = 8608 
Row_Bus_Util =  0.016450 
CoL_Bus_Util = 0.317486 
Either_Row_CoL_Bus_Util = 0.324162 
Issued_on_Two_Bus_Simul_Util = 0.009774 
issued_two_Eff = 0.030151 
queue_avg = 8.063585 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.06359
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 112): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27113 n_nop=18237 n_act=219 n_pre=203 n_ref_event=0 n_req=7127 n_rd=6608 n_rd_L2_A=0 n_write=0 n_wr_bk=2070 bw_util=0.3201
n_activity=14984 dram_eff=0.5792
bk0: 448a 25056i bk1: 448a 24909i bk2: 448a 24683i bk3: 448a 24641i bk4: 448a 25123i bk5: 448a 25190i bk6: 432a 25664i bk7: 432a 25023i bk8: 384a 25329i bk9: 384a 25270i bk10: 384a 25467i bk11: 384a 25527i bk12: 384a 25561i bk13: 384a 25220i bk14: 384a 24894i bk15: 368a 25198i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969267
Row_Buffer_Locality_read = 0.972609
Row_Buffer_Locality_write = 0.926641
Bank_Level_Parallism = 2.912350
Bank_Level_Parallism_Col = 2.787286
Bank_Level_Parallism_Ready = 1.570869
write_to_read_ratio_blp_rw_average = 0.311336
GrpLevelPara = 2.229576 

BW Util details:
bwutil = 0.320068 
total_CMD = 27113 
util_bw = 8678 
Wasted_Col = 4001 
Wasted_Row = 430 
Idle = 14004 

BW Util Bottlenecks: 
RCDc_limit = 974 
RCDWRc_limit = 210 
WTRc_limit = 1417 
RTWc_limit = 3598 
CCDLc_limit = 3020 
rwq = 0 
CCDLc_limit_alone = 2301 
WTRc_limit_alone = 1187 
RTWc_limit_alone = 3109 

Commands details: 
total_CMD = 27113 
n_nop = 18237 
Read = 6608 
Write = 0 
L2_Alloc = 0 
L2_WB = 2070 
n_act = 219 
n_pre = 203 
n_ref = 0 
n_req = 7127 
total_req = 8678 

Dual Bus Interface Util: 
issued_total_row = 422 
issued_total_col = 8678 
Row_Bus_Util =  0.015564 
CoL_Bus_Util = 0.320068 
Either_Row_CoL_Bus_Util = 0.327371 
Issued_on_Two_Bus_Simul_Util = 0.008262 
issued_two_Eff = 0.025237 
queue_avg = 7.763103 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.7631
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 108): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27113 n_nop=18277 n_act=205 n_pre=189 n_ref_event=0 n_req=7114 n_rd=6608 n_rd_L2_A=0 n_write=0 n_wr_bk=2020 bw_util=0.3182
n_activity=14919 dram_eff=0.5783
bk0: 448a 25339i bk1: 448a 24788i bk2: 448a 25023i bk3: 448a 24735i bk4: 448a 25523i bk5: 448a 25314i bk6: 432a 25585i bk7: 432a 25311i bk8: 384a 25257i bk9: 384a 25443i bk10: 384a 25254i bk11: 384a 25399i bk12: 384a 25500i bk13: 384a 25068i bk14: 384a 25359i bk15: 368a 25413i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971184
Row_Buffer_Locality_read = 0.974122
Row_Buffer_Locality_write = 0.932806
Bank_Level_Parallism = 2.812260
Bank_Level_Parallism_Col = 2.697730
Bank_Level_Parallism_Ready = 1.572323
write_to_read_ratio_blp_rw_average = 0.295779
GrpLevelPara = 2.189008 

BW Util details:
bwutil = 0.318224 
total_CMD = 27113 
util_bw = 8628 
Wasted_Col = 3974 
Wasted_Row = 416 
Idle = 14095 

BW Util Bottlenecks: 
RCDc_limit = 981 
RCDWRc_limit = 210 
WTRc_limit = 1349 
RTWc_limit = 3341 
CCDLc_limit = 2722 
rwq = 0 
CCDLc_limit_alone = 2178 
WTRc_limit_alone = 1152 
RTWc_limit_alone = 2994 

Commands details: 
total_CMD = 27113 
n_nop = 18277 
Read = 6608 
Write = 0 
L2_Alloc = 0 
L2_WB = 2020 
n_act = 205 
n_pre = 189 
n_ref = 0 
n_req = 7114 
total_req = 8628 

Dual Bus Interface Util: 
issued_total_row = 394 
issued_total_col = 8628 
Row_Bus_Util =  0.014532 
CoL_Bus_Util = 0.318224 
Either_Row_CoL_Bus_Util = 0.325895 
Issued_on_Two_Bus_Simul_Util = 0.006860 
issued_two_Eff = 0.021050 
queue_avg = 7.625567 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.62557
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 86): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27113 n_nop=18296 n_act=226 n_pre=210 n_ref_event=0 n_req=7113 n_rd=6608 n_rd_L2_A=0 n_write=0 n_wr_bk=2012 bw_util=0.3179
n_activity=14910 dram_eff=0.5781
bk0: 448a 24923i bk1: 448a 25037i bk2: 448a 24872i bk3: 448a 24434i bk4: 448a 25039i bk5: 448a 24801i bk6: 432a 25333i bk7: 432a 25158i bk8: 384a 25365i bk9: 384a 25471i bk10: 384a 25195i bk11: 384a 25520i bk12: 384a 25371i bk13: 384a 25096i bk14: 384a 25195i bk15: 368a 25060i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968227
Row_Buffer_Locality_read = 0.971550
Row_Buffer_Locality_write = 0.924752
Bank_Level_Parallism = 3.049750
Bank_Level_Parallism_Col = 2.916208
Bank_Level_Parallism_Ready = 1.606729
write_to_read_ratio_blp_rw_average = 0.295559
GrpLevelPara = 2.312075 

BW Util details:
bwutil = 0.317929 
total_CMD = 27113 
util_bw = 8620 
Wasted_Col = 3756 
Wasted_Row = 428 
Idle = 14309 

BW Util Bottlenecks: 
RCDc_limit = 987 
RCDWRc_limit = 184 
WTRc_limit = 1578 
RTWc_limit = 3584 
CCDLc_limit = 2867 
rwq = 0 
CCDLc_limit_alone = 2134 
WTRc_limit_alone = 1335 
RTWc_limit_alone = 3094 

Commands details: 
total_CMD = 27113 
n_nop = 18296 
Read = 6608 
Write = 0 
L2_Alloc = 0 
L2_WB = 2012 
n_act = 226 
n_pre = 210 
n_ref = 0 
n_req = 7113 
total_req = 8620 

Dual Bus Interface Util: 
issued_total_row = 436 
issued_total_col = 8620 
Row_Bus_Util =  0.016081 
CoL_Bus_Util = 0.317929 
Either_Row_CoL_Bus_Util = 0.325195 
Issued_on_Two_Bus_Simul_Util = 0.008815 
issued_two_Eff = 0.027107 
queue_avg = 8.148194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.14819
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 105): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27113 n_nop=18289 n_act=227 n_pre=211 n_ref_event=0 n_req=7110 n_rd=6600 n_rd_L2_A=0 n_write=0 n_wr_bk=2020 bw_util=0.3179
n_activity=15043 dram_eff=0.573
bk0: 448a 25056i bk1: 448a 24700i bk2: 448a 24821i bk3: 448a 24609i bk4: 448a 25310i bk5: 448a 25210i bk6: 424a 25097i bk7: 432a 25028i bk8: 384a 25245i bk9: 384a 25115i bk10: 384a 25162i bk11: 384a 25424i bk12: 384a 25225i bk13: 384a 25010i bk14: 384a 25391i bk15: 368a 25288i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968055
Row_Buffer_Locality_read = 0.971065
Row_Buffer_Locality_write = 0.928713
Bank_Level_Parallism = 3.003676
Bank_Level_Parallism_Col = 2.879049
Bank_Level_Parallism_Ready = 1.632947
write_to_read_ratio_blp_rw_average = 0.310374
GrpLevelPara = 2.232807 

BW Util details:
bwutil = 0.317929 
total_CMD = 27113 
util_bw = 8620 
Wasted_Col = 3958 
Wasted_Row = 480 
Idle = 14055 

BW Util Bottlenecks: 
RCDc_limit = 1000 
RCDWRc_limit = 198 
WTRc_limit = 1438 
RTWc_limit = 3430 
CCDLc_limit = 2907 
rwq = 0 
CCDLc_limit_alone = 2268 
WTRc_limit_alone = 1236 
RTWc_limit_alone = 2993 

Commands details: 
total_CMD = 27113 
n_nop = 18289 
Read = 6600 
Write = 0 
L2_Alloc = 0 
L2_WB = 2020 
n_act = 227 
n_pre = 211 
n_ref = 0 
n_req = 7110 
total_req = 8620 

Dual Bus Interface Util: 
issued_total_row = 438 
issued_total_col = 8620 
Row_Bus_Util =  0.016155 
CoL_Bus_Util = 0.317929 
Either_Row_CoL_Bus_Util = 0.325453 
Issued_on_Two_Bus_Simul_Util = 0.008631 
issued_two_Eff = 0.026519 
queue_avg = 7.830930 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.83093
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 76): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27113 n_nop=18346 n_act=213 n_pre=197 n_ref_event=0 n_req=7096 n_rd=6593 n_rd_L2_A=0 n_write=0 n_wr_bk=1996 bw_util=0.3168
n_activity=14836 dram_eff=0.5789
bk0: 448a 25143i bk1: 448a 24927i bk2: 448a 25073i bk3: 448a 24616i bk4: 448a 25172i bk5: 448a 24988i bk6: 424a 25402i bk7: 425a 25018i bk8: 384a 25135i bk9: 384a 24936i bk10: 384a 25229i bk11: 384a 25506i bk12: 384a 25504i bk13: 384a 25036i bk14: 384a 25179i bk15: 368a 25212i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969970
Row_Buffer_Locality_read = 0.973157
Row_Buffer_Locality_write = 0.927856
Bank_Level_Parallism = 3.047410
Bank_Level_Parallism_Col = 2.924378
Bank_Level_Parallism_Ready = 1.593783
write_to_read_ratio_blp_rw_average = 0.314370
GrpLevelPara = 2.268824 

BW Util details:
bwutil = 0.316785 
total_CMD = 27113 
util_bw = 8589 
Wasted_Col = 3744 
Wasted_Row = 407 
Idle = 14373 

BW Util Bottlenecks: 
RCDc_limit = 876 
RCDWRc_limit = 150 
WTRc_limit = 1174 
RTWc_limit = 3899 
CCDLc_limit = 2821 
rwq = 0 
CCDLc_limit_alone = 2125 
WTRc_limit_alone = 977 
RTWc_limit_alone = 3400 

Commands details: 
total_CMD = 27113 
n_nop = 18346 
Read = 6593 
Write = 0 
L2_Alloc = 0 
L2_WB = 1996 
n_act = 213 
n_pre = 197 
n_ref = 0 
n_req = 7096 
total_req = 8589 

Dual Bus Interface Util: 
issued_total_row = 410 
issued_total_col = 8589 
Row_Bus_Util =  0.015122 
CoL_Bus_Util = 0.316785 
Either_Row_CoL_Bus_Util = 0.323350 
Issued_on_Two_Bus_Simul_Util = 0.008557 
issued_two_Eff = 0.026463 
queue_avg = 7.679194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.67919
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 86): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27113 n_nop=18308 n_act=222 n_pre=206 n_ref_event=0 n_req=7099 n_rd=6597 n_rd_L2_A=0 n_write=0 n_wr_bk=2004 bw_util=0.3172
n_activity=14773 dram_eff=0.5822
bk0: 448a 25234i bk1: 448a 24580i bk2: 448a 24909i bk3: 448a 24558i bk4: 448a 25018i bk5: 448a 24923i bk6: 424a 25681i bk7: 429a 25334i bk8: 384a 24994i bk9: 384a 24935i bk10: 384a 25123i bk11: 384a 25395i bk12: 384a 25283i bk13: 384a 25147i bk14: 384a 25327i bk15: 368a 25316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968728
Row_Buffer_Locality_read = 0.971957
Row_Buffer_Locality_write = 0.926295
Bank_Level_Parallism = 3.067623
Bank_Level_Parallism_Col = 2.941210
Bank_Level_Parallism_Ready = 1.599349
write_to_read_ratio_blp_rw_average = 0.305671
GrpLevelPara = 2.254106 

BW Util details:
bwutil = 0.317228 
total_CMD = 27113 
util_bw = 8601 
Wasted_Col = 3737 
Wasted_Row = 424 
Idle = 14351 

BW Util Bottlenecks: 
RCDc_limit = 976 
RCDWRc_limit = 202 
WTRc_limit = 1146 
RTWc_limit = 3921 
CCDLc_limit = 2754 
rwq = 0 
CCDLc_limit_alone = 2089 
WTRc_limit_alone = 950 
RTWc_limit_alone = 3452 

Commands details: 
total_CMD = 27113 
n_nop = 18308 
Read = 6597 
Write = 0 
L2_Alloc = 0 
L2_WB = 2004 
n_act = 222 
n_pre = 206 
n_ref = 0 
n_req = 7099 
total_req = 8601 

Dual Bus Interface Util: 
issued_total_row = 428 
issued_total_col = 8601 
Row_Bus_Util =  0.015786 
CoL_Bus_Util = 0.317228 
Either_Row_CoL_Bus_Util = 0.324752 
Issued_on_Two_Bus_Simul_Util = 0.008262 
issued_two_Eff = 0.025440 
queue_avg = 7.424151 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.42415
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 76): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27113 n_nop=18341 n_act=225 n_pre=210 n_ref_event=0 n_req=7085 n_rd=6592 n_rd_L2_A=0 n_write=0 n_wr_bk=1966 bw_util=0.3156
n_activity=14710 dram_eff=0.5818
bk0: 448a 25095i bk1: 448a 25063i bk2: 448a 24533i bk3: 448a 24455i bk4: 448a 24588i bk5: 448a 25120i bk6: 424a 25291i bk7: 424a 24983i bk8: 384a 24908i bk9: 384a 24899i bk10: 384a 25148i bk11: 384a 25383i bk12: 384a 25317i bk13: 384a 25125i bk14: 384a 25494i bk15: 368a 25361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968102
Row_Buffer_Locality_read = 0.971481
Row_Buffer_Locality_write = 0.922921
Bank_Level_Parallism = 3.171422
Bank_Level_Parallism_Col = 3.040972
Bank_Level_Parallism_Ready = 1.659734
write_to_read_ratio_blp_rw_average = 0.297310
GrpLevelPara = 2.272929 

BW Util details:
bwutil = 0.315642 
total_CMD = 27113 
util_bw = 8558 
Wasted_Col = 3664 
Wasted_Row = 431 
Idle = 14460 

BW Util Bottlenecks: 
RCDc_limit = 984 
RCDWRc_limit = 191 
WTRc_limit = 1296 
RTWc_limit = 3859 
CCDLc_limit = 2666 
rwq = 0 
CCDLc_limit_alone = 2012 
WTRc_limit_alone = 1119 
RTWc_limit_alone = 3382 

Commands details: 
total_CMD = 27113 
n_nop = 18341 
Read = 6592 
Write = 0 
L2_Alloc = 0 
L2_WB = 1966 
n_act = 225 
n_pre = 210 
n_ref = 0 
n_req = 7085 
total_req = 8558 

Dual Bus Interface Util: 
issued_total_row = 435 
issued_total_col = 8558 
Row_Bus_Util =  0.016044 
CoL_Bus_Util = 0.315642 
Either_Row_CoL_Bus_Util = 0.323535 
Issued_on_Two_Bus_Simul_Util = 0.008151 
issued_two_Eff = 0.025194 
queue_avg = 7.977834 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.97783
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 66): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27113 n_nop=18329 n_act=231 n_pre=215 n_ref_event=0 n_req=7092 n_rd=6596 n_rd_L2_A=0 n_write=0 n_wr_bk=1979 bw_util=0.3163
n_activity=14728 dram_eff=0.5822
bk0: 448a 24824i bk1: 448a 24822i bk2: 448a 24857i bk3: 448a 24656i bk4: 448a 24964i bk5: 448a 25107i bk6: 424a 25376i bk7: 428a 25106i bk8: 384a 24962i bk9: 384a 25077i bk10: 384a 25140i bk11: 384a 25407i bk12: 384a 25166i bk13: 384a 24931i bk14: 384a 25122i bk15: 368a 25211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967423
Row_Buffer_Locality_read = 0.970891
Row_Buffer_Locality_write = 0.921212
Bank_Level_Parallism = 3.150588
Bank_Level_Parallism_Col = 3.017604
Bank_Level_Parallism_Ready = 1.695860
write_to_read_ratio_blp_rw_average = 0.296752
GrpLevelPara = 2.332274 

BW Util details:
bwutil = 0.316269 
total_CMD = 27113 
util_bw = 8575 
Wasted_Col = 3738 
Wasted_Row = 437 
Idle = 14363 

BW Util Bottlenecks: 
RCDc_limit = 940 
RCDWRc_limit = 194 
WTRc_limit = 1263 
RTWc_limit = 3677 
CCDLc_limit = 2635 
rwq = 0 
CCDLc_limit_alone = 2046 
WTRc_limit_alone = 1074 
RTWc_limit_alone = 3277 

Commands details: 
total_CMD = 27113 
n_nop = 18329 
Read = 6596 
Write = 0 
L2_Alloc = 0 
L2_WB = 1979 
n_act = 231 
n_pre = 215 
n_ref = 0 
n_req = 7092 
total_req = 8575 

Dual Bus Interface Util: 
issued_total_row = 446 
issued_total_col = 8575 
Row_Bus_Util =  0.016450 
CoL_Bus_Util = 0.316269 
Either_Row_CoL_Bus_Util = 0.323977 
Issued_on_Two_Bus_Simul_Util = 0.008741 
issued_two_Eff = 0.026981 
queue_avg = 7.821967 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.82197

========= L2 cache stats =========
L2_cache_bank[0]: Access = 14918, Miss = 5452, Miss_rate = 0.365, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 14913, Miss = 5504, Miss_rate = 0.369, Pending_hits = 12, Reservation_fails = 36
L2_cache_bank[2]: Access = 15011, Miss = 5432, Miss_rate = 0.362, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 15164, Miss = 5500, Miss_rate = 0.363, Pending_hits = 16, Reservation_fails = 10
L2_cache_bank[4]: Access = 15162, Miss = 5444, Miss_rate = 0.359, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 15200, Miss = 5468, Miss_rate = 0.360, Pending_hits = 10, Reservation_fails = 4
L2_cache_bank[6]: Access = 15253, Miss = 5432, Miss_rate = 0.356, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 15353, Miss = 5476, Miss_rate = 0.357, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[8]: Access = 15328, Miss = 5405, Miss_rate = 0.353, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 15339, Miss = 5436, Miss_rate = 0.354, Pending_hits = 20, Reservation_fails = 40
L2_cache_bank[10]: Access = 15249, Miss = 5392, Miss_rate = 0.354, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 15384, Miss = 5460, Miss_rate = 0.355, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[12]: Access = 15340, Miss = 5383, Miss_rate = 0.351, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 15501, Miss = 5432, Miss_rate = 0.350, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[14]: Access = 15276, Miss = 5388, Miss_rate = 0.353, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 15366, Miss = 5425, Miss_rate = 0.353, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[16]: Access = 15113, Miss = 5492, Miss_rate = 0.363, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 15046, Miss = 5489, Miss_rate = 0.365, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[18]: Access = 15261, Miss = 5518, Miss_rate = 0.362, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 15167, Miss = 5475, Miss_rate = 0.361, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 15366, Miss = 5455, Miss_rate = 0.355, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[21]: Access = 15340, Miss = 5462, Miss_rate = 0.356, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[22]: Access = 15212, Miss = 5436, Miss_rate = 0.357, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[23]: Access = 15337, Miss = 5460, Miss_rate = 0.356, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[24]: Access = 15485, Miss = 5428, Miss_rate = 0.351, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[25]: Access = 15450, Miss = 5438, Miss_rate = 0.352, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 15465, Miss = 5432, Miss_rate = 0.351, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[27]: Access = 15445, Miss = 5452, Miss_rate = 0.353, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 15425, Miss = 5408, Miss_rate = 0.351, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[29]: Access = 15563, Miss = 5428, Miss_rate = 0.349, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[30]: Access = 15435, Miss = 5415, Miss_rate = 0.351, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 15533, Miss = 5432, Miss_rate = 0.350, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 15179, Miss = 5484, Miss_rate = 0.361, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[33]: Access = 14977, Miss = 5484, Miss_rate = 0.366, Pending_hits = 19, Reservation_fails = 7
L2_cache_bank[34]: Access = 15432, Miss = 5475, Miss_rate = 0.355, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[35]: Access = 15014, Miss = 5441, Miss_rate = 0.362, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[36]: Access = 15457, Miss = 5459, Miss_rate = 0.353, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[37]: Access = 15163, Miss = 5440, Miss_rate = 0.359, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[38]: Access = 15443, Miss = 5472, Miss_rate = 0.354, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[39]: Access = 15226, Miss = 5455, Miss_rate = 0.358, Pending_hits = 12, Reservation_fails = 37
L2_cache_bank[40]: Access = 15514, Miss = 5456, Miss_rate = 0.352, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[41]: Access = 15262, Miss = 5424, Miss_rate = 0.355, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[42]: Access = 15542, Miss = 5472, Miss_rate = 0.352, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[43]: Access = 15389, Miss = 5436, Miss_rate = 0.353, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[44]: Access = 15656, Miss = 5444, Miss_rate = 0.348, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[45]: Access = 15353, Miss = 5408, Miss_rate = 0.352, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[46]: Access = 15534, Miss = 5456, Miss_rate = 0.351, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[47]: Access = 15419, Miss = 5424, Miss_rate = 0.352, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[48]: Access = 15020, Miss = 5528, Miss_rate = 0.368, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[49]: Access = 14743, Miss = 5468, Miss_rate = 0.371, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[50]: Access = 15154, Miss = 5476, Miss_rate = 0.361, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[51]: Access = 14837, Miss = 5420, Miss_rate = 0.365, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[52]: Access = 15255, Miss = 5445, Miss_rate = 0.357, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[53]: Access = 14905, Miss = 5424, Miss_rate = 0.364, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[54]: Access = 15290, Miss = 5467, Miss_rate = 0.358, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[55]: Access = 15111, Miss = 5421, Miss_rate = 0.359, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 15336, Miss = 5407, Miss_rate = 0.353, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[57]: Access = 15297, Miss = 5421, Miss_rate = 0.354, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[58]: Access = 15366, Miss = 5431, Miss_rate = 0.353, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[59]: Access = 15247, Miss = 5412, Miss_rate = 0.355, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 15501, Miss = 5392, Miss_rate = 0.348, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[61]: Access = 15319, Miss = 5388, Miss_rate = 0.352, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 15497, Miss = 5400, Miss_rate = 0.348, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[63]: Access = 15306, Miss = 5376, Miss_rate = 0.351, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 978144
L2_total_cache_misses = 348355
L2_total_cache_miss_rate = 0.3561
L2_total_cache_pending_hits = 704
L2_total_cache_reservation_fails = 134
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 629085
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 704
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53360
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 134
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 160063
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 33744
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 101188
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 843212
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 134932
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 134
L2_cache_data_port_util = 0.287
L2_cache_fill_port_util = 0.092

icnt_total_pkts_mem_to_simt=976047
icnt_total_pkts_simt_to_mem=989139
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 989139
Req_Network_cycles = 36109
Req_Network_injected_packets_per_cycle =      27.3931 
Req_Network_conflicts_per_cycle =      37.2243
Req_Network_conflicts_per_cycle_util =      43.9704
Req_Bank_Level_Parallism =      32.2041
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      86.9711
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.4312

Reply_Network_injected_packets_num = 976146
Reply_Network_cycles = 36109
Reply_Network_injected_packets_per_cycle =       27.0333
Reply_Network_conflicts_per_cycle =       12.2936
Reply_Network_conflicts_per_cycle_util =      15.1226
Reply_Bank_Level_Parallism =      33.2520
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       6.9242
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.3379
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 44 sec (464 sec)
gpgpu_simulation_rate = 135161 (inst/sec)
gpgpu_simulation_rate = 77 (cycle/sec)
gpgpu_silicon_slowdown = 14701298x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: ** break due to reaching the maximum cycles (or instructions) **
GPGPU-Sim: *** exit detected ***
