Loading plugins phase: Elapsed time ==> 0s.294ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\ben\Documents\PSoC Creator\CHEAP_PWM_PSOC\Design01.cydsn\Design01.cyprj -d CY8C5868AXI-LP035 -s C:\Users\ben\Documents\PSoC Creator\CHEAP_PWM_PSOC\Design01.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.015ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.046ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ben\Documents\PSoC Creator\CHEAP_PWM_PSOC\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ben\Documents\PSoC Creator\CHEAP_PWM_PSOC\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ben\Documents\PSoC Creator\CHEAP_PWM_PSOC\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Apr 12 14:47:38 2017


======================================================================
Compiling:  Design01.v
Program  :   vpp
Options  :    -yv2 -q10 Design01.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Apr 12 14:47:38 2017

Flattening file 'C:\Users\ben\Documents\PSoC Creator\CHEAP_PWM_PSOC\Design01.cydsn\cheap_pwm\cheap_pwm.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Design01.ctl'.
C:\Users\ben\Documents\PSoC Creator\CHEAP_PWM_PSOC\Design01.cydsn\cheap_pwm\cheap_pwm.v (line 37, col 57):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Users\ben\Documents\PSoC Creator\CHEAP_PWM_PSOC\Design01.cydsn\cheap_pwm\cheap_pwm.v (line 42, col 39):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Users\ben\Documents\PSoC Creator\CHEAP_PWM_PSOC\Design01.cydsn\cheap_pwm\cheap_pwm.v (line 44, col 43):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Users\ben\Documents\PSoC Creator\CHEAP_PWM_PSOC\Design01.cydsn\cheap_pwm\cheap_pwm.v (line 45, col 41):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Users\ben\Documents\PSoC Creator\CHEAP_PWM_PSOC\Design01.cydsn\cheap_pwm\cheap_pwm.v (line 49, col 49):  Note: Substituting module 'cmp_vv_vv' for '>='.
C:\Users\ben\Documents\PSoC Creator\CHEAP_PWM_PSOC\Design01.cydsn\cheap_pwm\cheap_pwm.v (line 50, col 42):  Note: Substituting module 'cmp_vv_vv' for '>='.

vlogfe:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ben\Documents\PSoC Creator\CHEAP_PWM_PSOC\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Apr 12 14:47:38 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\ben\Documents\PSoC Creator\CHEAP_PWM_PSOC\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Users\ben\Documents\PSoC Creator\CHEAP_PWM_PSOC\Design01.cydsn\cheap_pwm\cheap_pwm.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\ben\Documents\PSoC Creator\CHEAP_PWM_PSOC\Design01.cydsn\codegentemp\Design01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\madd_sub.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ben\Documents\PSoC Creator\CHEAP_PWM_PSOC\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Apr 12 14:47:39 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\ben\Documents\PSoC Creator\CHEAP_PWM_PSOC\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Users\ben\Documents\PSoC Creator\CHEAP_PWM_PSOC\Design01.cydsn\cheap_pwm\cheap_pwm.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\ben\Documents\PSoC Creator\CHEAP_PWM_PSOC\Design01.cydsn\codegentemp\Design01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\madd_sub.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\cheap_pwm_1:MODULE_1:g2:a0:b_4\
	\cheap_pwm_1:MODULE_1:g2:a0:b_3\
	\cheap_pwm_1:MODULE_1:g2:a0:b_2\
	\cheap_pwm_1:MODULE_1:g2:a0:b_1\
	\cheap_pwm_1:MODULE_1:g2:a0:b_0\
	\cheap_pwm_1:MODULE_2:g2:a0:b_6\
	\cheap_pwm_1:MODULE_2:g2:a0:b_5\
	\cheap_pwm_1:MODULE_2:g2:a0:b_4\
	\cheap_pwm_1:MODULE_2:g2:a0:b_3\
	\cheap_pwm_1:MODULE_2:g2:a0:b_2\
	\cheap_pwm_1:MODULE_2:g2:a0:b_1\
	\cheap_pwm_1:MODULE_2:g2:a0:b_0\
	\cheap_pwm_1:MODULE_3:g2:a0:b_6\
	\cheap_pwm_1:MODULE_3:g2:a0:b_5\
	\cheap_pwm_1:MODULE_3:g2:a0:b_4\
	\cheap_pwm_1:MODULE_3:g2:a0:b_3\
	\cheap_pwm_1:MODULE_3:g2:a0:b_2\
	\cheap_pwm_1:MODULE_3:g2:a0:b_1\
	\cheap_pwm_1:MODULE_3:g2:a0:b_0\
	\cheap_pwm_1:MODULE_4:g1:a0:g0:u0:switch\
	\cheap_pwm_1:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_8\
	\cheap_pwm_1:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_8\
	\cheap_pwm_1:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:c_8\
	\cheap_pwm_1:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:c_7\
	\cheap_pwm_1:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:c_6\
	\cheap_pwm_1:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:c_5\
	\cheap_pwm_1:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:c_4\
	\cheap_pwm_1:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:c_3\
	\cheap_pwm_1:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:c_2\
	\cheap_pwm_1:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:c_1\
	\cheap_pwm_1:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:c_0\
	\cheap_pwm_1:MODULE_4:g1:a0:g0:u0:c(0)_0\
	\cheap_pwm_1:MODULE_4:g1:a0:g0:u0:c(1)_0\
	\cheap_pwm_1:MODULE_4:g1:a0:g0:u0:cout\
	\cheap_pwm_1:MODULE_4:g1:a0:g0:u0:aov\
	\cheap_pwm_1:MODULE_4:g1:a0:g0:u0:bov\
	\cheap_pwm_1:MODULE_4:g1:a0:g0:u0:sov\
	\cheap_pwm_1:MODULE_4:g1:a0:g0:u0:overflow\
	\cheap_pwm_1:MODULE_5:g1:a0:gx:u0:xnor_array_3\
	\cheap_pwm_1:MODULE_5:g1:a0:gx:u0:xnor_array_0\
	\cheap_pwm_1:MODULE_5:g1:a0:gx:u0:aeqb_0\
	\cheap_pwm_1:MODULE_5:g1:a0:gx:u0:eq_0\
	\cheap_pwm_1:MODULE_5:g1:a0:gx:u0:eq_1\
	\cheap_pwm_1:MODULE_5:g1:a0:gx:u0:eq_2\
	\cheap_pwm_1:MODULE_5:g1:a0:gx:u0:eq_3\
	\cheap_pwm_1:MODULE_5:g1:a0:gx:u0:eq_4\
	\cheap_pwm_1:MODULE_5:g1:a0:gx:u0:eqi_0\
	\cheap_pwm_1:MODULE_5:g1:a0:gx:u0:aeqb_1\
	\cheap_pwm_1:MODULE_5:g1:a0:gx:u0:agbi_0\
	\cheap_pwm_1:MODULE_5:g1:a0:xeq\
	\cheap_pwm_1:MODULE_5:g1:a0:xneq\
	\cheap_pwm_1:MODULE_5:g1:a0:xlt\
	\cheap_pwm_1:MODULE_5:g1:a0:xlte\
	\cheap_pwm_1:MODULE_5:g1:a0:xgt\
	\cheap_pwm_1:MODULE_5:lt\
	\cheap_pwm_1:MODULE_5:eq\
	\cheap_pwm_1:MODULE_5:gt\
	\cheap_pwm_1:MODULE_5:lte\
	\cheap_pwm_1:MODULE_5:neq\
	\cheap_pwm_1:MODULE_6:g1:a0:gx:u0:xnor_array_3\
	\cheap_pwm_1:MODULE_6:g1:a0:gx:u0:xnor_array_0\
	\cheap_pwm_1:MODULE_6:g1:a0:gx:u0:aeqb_0\
	\cheap_pwm_1:MODULE_6:g1:a0:gx:u0:eq_0\
	\cheap_pwm_1:MODULE_6:g1:a0:gx:u0:eq_1\
	\cheap_pwm_1:MODULE_6:g1:a0:gx:u0:eq_2\
	\cheap_pwm_1:MODULE_6:g1:a0:gx:u0:eq_3\
	\cheap_pwm_1:MODULE_6:g1:a0:gx:u0:eq_4\
	\cheap_pwm_1:MODULE_6:g1:a0:gx:u0:eqi_0\
	\cheap_pwm_1:MODULE_6:g1:a0:gx:u0:aeqb_1\
	\cheap_pwm_1:MODULE_6:g1:a0:gx:u0:agbi_0\
	\cheap_pwm_1:MODULE_6:g1:a0:xeq\
	\cheap_pwm_1:MODULE_6:g1:a0:xneq\
	\cheap_pwm_1:MODULE_6:g1:a0:xlt\
	\cheap_pwm_1:MODULE_6:g1:a0:xlte\
	\cheap_pwm_1:MODULE_6:g1:a0:xgt\
	\cheap_pwm_1:MODULE_6:lt\
	\cheap_pwm_1:MODULE_6:eq\
	\cheap_pwm_1:MODULE_6:gt\
	\cheap_pwm_1:MODULE_6:lte\
	\cheap_pwm_1:MODULE_6:neq\


Deleted 80 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing Net_55_2 to Net_55_3
Aliasing Net_55_1 to Net_55_3
Aliasing Net_55_0 to Net_56
Aliasing Net_2_3 to Net_55_3
Aliasing Net_2_2 to Net_55_3
Aliasing Net_2_1 to Net_56
Aliasing Net_2_0 to Net_55_3
Aliasing \cheap_pwm_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to Net_56
Aliasing \cheap_pwm_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to Net_56
Aliasing \cheap_pwm_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to Net_56
Aliasing \cheap_pwm_1:MODULE_4:g1:a0:a_7\ to Net_55_3
Aliasing \cheap_pwm_1:MODIN4_6\ to \cheap_pwm_1:MODIN2_6\
Aliasing \cheap_pwm_1:MODIN4_5\ to \cheap_pwm_1:MODIN2_5\
Aliasing \cheap_pwm_1:MODIN4_4\ to \cheap_pwm_1:MODIN2_4\
Aliasing \cheap_pwm_1:MODIN4_3\ to \cheap_pwm_1:MODIN2_3\
Aliasing \cheap_pwm_1:MODIN4_2\ to \cheap_pwm_1:MODIN2_2\
Aliasing \cheap_pwm_1:MODIN4_1\ to \cheap_pwm_1:MODIN2_1\
Aliasing \cheap_pwm_1:MODIN4_0\ to \cheap_pwm_1:MODIN2_0\
Aliasing \cheap_pwm_1:MODULE_4:g1:a0:b_7\ to Net_55_3
Aliasing \cheap_pwm_1:MODIN5_6\ to \cheap_pwm_1:MODIN3_6\
Aliasing \cheap_pwm_1:MODIN5_5\ to \cheap_pwm_1:MODIN3_5\
Aliasing \cheap_pwm_1:MODIN5_4\ to \cheap_pwm_1:MODIN3_4\
Aliasing \cheap_pwm_1:MODIN5_3\ to \cheap_pwm_1:MODIN3_3\
Aliasing \cheap_pwm_1:MODIN5_2\ to \cheap_pwm_1:MODIN3_2\
Aliasing \cheap_pwm_1:MODIN5_1\ to \cheap_pwm_1:MODIN3_1\
Aliasing \cheap_pwm_1:MODIN5_0\ to \cheap_pwm_1:MODIN3_0\
Aliasing \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:ci_0\ to Net_55_3
Aliasing \cheap_pwm_1:MODIN6_4\ to \cheap_pwm_1:MODIN1_4\
Aliasing \cheap_pwm_1:MODIN6_3\ to \cheap_pwm_1:MODIN1_3\
Aliasing \cheap_pwm_1:MODIN6_2\ to \cheap_pwm_1:MODIN1_2\
Aliasing \cheap_pwm_1:MODIN6_1\ to \cheap_pwm_1:MODIN1_1\
Aliasing \cheap_pwm_1:MODIN6_0\ to \cheap_pwm_1:MODIN1_0\
Aliasing \cheap_pwm_1:MODULE_5:g1:a0:newb_4\ to Net_55_3
Aliasing \cheap_pwm_1:MODULE_5:g1:a0:gx:u0:albi_2\ to Net_55_3
Aliasing \cheap_pwm_1:MODULE_5:g1:a0:gx:u0:agbi_2\ to Net_55_3
Aliasing \cheap_pwm_1:MODULE_6:g1:a0:newa_4\ to Net_55_3
Aliasing \cheap_pwm_1:MODIN8_3\ to \cheap_pwm_1:MODIN7_3\
Aliasing \cheap_pwm_1:MODIN8_2\ to \cheap_pwm_1:MODIN7_2\
Aliasing \cheap_pwm_1:MODIN8_1\ to \cheap_pwm_1:MODIN7_1\
Aliasing \cheap_pwm_1:MODIN8_0\ to \cheap_pwm_1:MODIN7_0\
Aliasing \cheap_pwm_1:MODIN9_4\ to \cheap_pwm_1:MODIN1_4\
Aliasing \cheap_pwm_1:MODIN9_3\ to \cheap_pwm_1:MODIN1_3\
Aliasing \cheap_pwm_1:MODIN9_2\ to \cheap_pwm_1:MODIN1_2\
Aliasing \cheap_pwm_1:MODIN9_1\ to \cheap_pwm_1:MODIN1_1\
Aliasing \cheap_pwm_1:MODIN9_0\ to \cheap_pwm_1:MODIN1_0\
Aliasing \cheap_pwm_1:MODULE_6:g1:a0:gx:u0:albi_2\ to Net_55_3
Aliasing \cheap_pwm_1:MODULE_6:g1:a0:gx:u0:agbi_2\ to Net_55_3
Aliasing tmpOE__PWM_OUT_net_0 to Net_56
Aliasing zero to Net_55_3
Aliasing one to Net_56
Aliasing tmpOE__Pin_2_net_0 to Net_56
Removing Lhs of wire Net_55_2[4] = Net_55_3[3]
Removing Lhs of wire Net_55_1[5] = Net_55_3[3]
Removing Lhs of wire Net_55_0[6] = Net_56[2]
Removing Lhs of wire \cheap_pwm_1:add_vv_vv_MODGEN_1_4\[7] = \cheap_pwm_1:MODULE_1:g2:a0:s_4\[84]
Removing Lhs of wire \cheap_pwm_1:add_vv_vv_MODGEN_1_3\[9] = \cheap_pwm_1:MODULE_1:g2:a0:s_3\[85]
Removing Lhs of wire \cheap_pwm_1:add_vv_vv_MODGEN_1_2\[11] = \cheap_pwm_1:MODULE_1:g2:a0:s_2\[86]
Removing Lhs of wire \cheap_pwm_1:add_vv_vv_MODGEN_1_1\[13] = \cheap_pwm_1:MODULE_1:g2:a0:s_1\[87]
Removing Lhs of wire \cheap_pwm_1:add_vv_vv_MODGEN_1_0\[15] = \cheap_pwm_1:MODULE_1:g2:a0:s_0\[88]
Removing Lhs of wire \cheap_pwm_1:add_vv_vv_MODGEN_2_6\[18] = \cheap_pwm_1:MODULE_2:g2:a0:s_6\[116]
Removing Lhs of wire \cheap_pwm_1:add_vv_vv_MODGEN_2_5\[20] = \cheap_pwm_1:MODULE_2:g2:a0:s_5\[117]
Removing Lhs of wire \cheap_pwm_1:add_vv_vv_MODGEN_2_4\[22] = \cheap_pwm_1:MODULE_2:g2:a0:s_4\[118]
Removing Lhs of wire \cheap_pwm_1:add_vv_vv_MODGEN_2_3\[24] = \cheap_pwm_1:MODULE_2:g2:a0:s_3\[119]
Removing Lhs of wire \cheap_pwm_1:add_vv_vv_MODGEN_2_2\[26] = \cheap_pwm_1:MODULE_2:g2:a0:s_2\[120]
Removing Lhs of wire \cheap_pwm_1:add_vv_vv_MODGEN_2_1\[28] = \cheap_pwm_1:MODULE_2:g2:a0:s_1\[121]
Removing Lhs of wire \cheap_pwm_1:add_vv_vv_MODGEN_2_0\[30] = \cheap_pwm_1:MODULE_2:g2:a0:s_0\[122]
Removing Lhs of wire \cheap_pwm_1:add_vv_vv_MODGEN_3_6\[32] = \cheap_pwm_1:MODULE_3:g2:a0:s_6\[152]
Removing Lhs of wire \cheap_pwm_1:add_vv_vv_MODGEN_3_5\[34] = \cheap_pwm_1:MODULE_3:g2:a0:s_5\[153]
Removing Lhs of wire \cheap_pwm_1:add_vv_vv_MODGEN_3_4\[36] = \cheap_pwm_1:MODULE_3:g2:a0:s_4\[154]
Removing Lhs of wire \cheap_pwm_1:add_vv_vv_MODGEN_3_3\[38] = \cheap_pwm_1:MODULE_3:g2:a0:s_3\[155]
Removing Lhs of wire \cheap_pwm_1:add_vv_vv_MODGEN_3_2\[40] = \cheap_pwm_1:MODULE_3:g2:a0:s_2\[156]
Removing Lhs of wire \cheap_pwm_1:add_vv_vv_MODGEN_3_1\[42] = \cheap_pwm_1:MODULE_3:g2:a0:s_1\[157]
Removing Lhs of wire \cheap_pwm_1:add_vv_vv_MODGEN_3_0\[44] = \cheap_pwm_1:MODULE_3:g2:a0:s_0\[158]
Removing Lhs of wire \cheap_pwm_1:add_vv_vv_MODGEN_4_7\[46] = \cheap_pwm_1:MODULE_4:g1:a0:s_7\[197]
Removing Lhs of wire \cheap_pwm_1:add_vv_vv_MODGEN_4_6\[48] = \cheap_pwm_1:MODULE_4:g1:a0:s_6\[198]
Removing Lhs of wire \cheap_pwm_1:add_vv_vv_MODGEN_4_5\[50] = \cheap_pwm_1:MODULE_4:g1:a0:s_5\[199]
Removing Lhs of wire \cheap_pwm_1:add_vv_vv_MODGEN_4_4\[52] = \cheap_pwm_1:MODULE_4:g1:a0:s_4\[200]
Removing Lhs of wire \cheap_pwm_1:add_vv_vv_MODGEN_4_3\[54] = \cheap_pwm_1:MODULE_4:g1:a0:s_3\[201]
Removing Lhs of wire \cheap_pwm_1:add_vv_vv_MODGEN_4_2\[56] = \cheap_pwm_1:MODULE_4:g1:a0:s_2\[202]
Removing Lhs of wire \cheap_pwm_1:add_vv_vv_MODGEN_4_1\[58] = \cheap_pwm_1:MODULE_4:g1:a0:s_1\[203]
Removing Lhs of wire \cheap_pwm_1:add_vv_vv_MODGEN_4_0\[60] = \cheap_pwm_1:MODULE_4:g1:a0:s_0\[204]
Removing Lhs of wire \cheap_pwm_1:cmp_vv_vv_MODGEN_5\[62] = \cheap_pwm_1:MODULE_5:g1:a0:xgte\[425]
Removing Lhs of wire Net_2_3[63] = Net_55_3[3]
Removing Lhs of wire Net_2_2[64] = Net_55_3[3]
Removing Lhs of wire Net_2_1[65] = Net_56[2]
Removing Lhs of wire Net_2_0[66] = Net_55_3[3]
Removing Lhs of wire \cheap_pwm_1:cmp_vv_vv_MODGEN_6\[67] = \cheap_pwm_1:MODULE_6:g1:a0:xgte\[510]
Removing Lhs of wire \cheap_pwm_1:MODULE_1:g2:a0:a_4\[69] = \cheap_pwm_1:MODIN1_4\[70]
Removing Lhs of wire \cheap_pwm_1:MODIN1_4\[70] = \cheap_pwm_1:period_counter_4\[1]
Removing Lhs of wire \cheap_pwm_1:MODULE_1:g2:a0:a_3\[71] = \cheap_pwm_1:MODIN1_3\[72]
Removing Lhs of wire \cheap_pwm_1:MODIN1_3\[72] = \cheap_pwm_1:period_counter_3\[8]
Removing Lhs of wire \cheap_pwm_1:MODULE_1:g2:a0:a_2\[73] = \cheap_pwm_1:MODIN1_2\[74]
Removing Lhs of wire \cheap_pwm_1:MODIN1_2\[74] = \cheap_pwm_1:period_counter_2\[10]
Removing Lhs of wire \cheap_pwm_1:MODULE_1:g2:a0:a_1\[75] = \cheap_pwm_1:MODIN1_1\[76]
Removing Lhs of wire \cheap_pwm_1:MODIN1_1\[76] = \cheap_pwm_1:period_counter_1\[12]
Removing Lhs of wire \cheap_pwm_1:MODULE_1:g2:a0:a_0\[77] = \cheap_pwm_1:MODIN1_0\[78]
Removing Lhs of wire \cheap_pwm_1:MODIN1_0\[78] = \cheap_pwm_1:period_counter_0\[14]
Removing Lhs of wire \cheap_pwm_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[93] = Net_56[2]
Removing Lhs of wire \cheap_pwm_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[94] = Net_56[2]
Removing Lhs of wire \cheap_pwm_1:MODULE_2:g2:a0:a_6\[95] = \cheap_pwm_1:MODIN2_6\[96]
Removing Lhs of wire \cheap_pwm_1:MODIN2_6\[96] = \cheap_pwm_1:up_time_6\[16]
Removing Lhs of wire \cheap_pwm_1:MODULE_2:g2:a0:a_5\[97] = \cheap_pwm_1:MODIN2_5\[98]
Removing Lhs of wire \cheap_pwm_1:MODIN2_5\[98] = \cheap_pwm_1:up_time_5\[19]
Removing Lhs of wire \cheap_pwm_1:MODULE_2:g2:a0:a_4\[99] = \cheap_pwm_1:MODIN2_4\[100]
Removing Lhs of wire \cheap_pwm_1:MODIN2_4\[100] = \cheap_pwm_1:up_time_4\[21]
Removing Lhs of wire \cheap_pwm_1:MODULE_2:g2:a0:a_3\[101] = \cheap_pwm_1:MODIN2_3\[102]
Removing Lhs of wire \cheap_pwm_1:MODIN2_3\[102] = \cheap_pwm_1:up_time_3\[23]
Removing Lhs of wire \cheap_pwm_1:MODULE_2:g2:a0:a_2\[103] = \cheap_pwm_1:MODIN2_2\[104]
Removing Lhs of wire \cheap_pwm_1:MODIN2_2\[104] = \cheap_pwm_1:up_time_2\[25]
Removing Lhs of wire \cheap_pwm_1:MODULE_2:g2:a0:a_1\[105] = \cheap_pwm_1:MODIN2_1\[106]
Removing Lhs of wire \cheap_pwm_1:MODIN2_1\[106] = \cheap_pwm_1:up_time_1\[27]
Removing Lhs of wire \cheap_pwm_1:MODULE_2:g2:a0:a_0\[107] = \cheap_pwm_1:MODIN2_0\[108]
Removing Lhs of wire \cheap_pwm_1:MODIN2_0\[108] = \cheap_pwm_1:up_time_0\[29]
Removing Lhs of wire \cheap_pwm_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[129] = Net_56[2]
Removing Lhs of wire \cheap_pwm_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[130] = Net_56[2]
Removing Lhs of wire \cheap_pwm_1:MODULE_3:g2:a0:a_6\[131] = \cheap_pwm_1:MODIN3_6\[132]
Removing Lhs of wire \cheap_pwm_1:MODIN3_6\[132] = \cheap_pwm_1:down_time_6\[31]
Removing Lhs of wire \cheap_pwm_1:MODULE_3:g2:a0:a_5\[133] = \cheap_pwm_1:MODIN3_5\[134]
Removing Lhs of wire \cheap_pwm_1:MODIN3_5\[134] = \cheap_pwm_1:down_time_5\[33]
Removing Lhs of wire \cheap_pwm_1:MODULE_3:g2:a0:a_4\[135] = \cheap_pwm_1:MODIN3_4\[136]
Removing Lhs of wire \cheap_pwm_1:MODIN3_4\[136] = \cheap_pwm_1:down_time_4\[35]
Removing Lhs of wire \cheap_pwm_1:MODULE_3:g2:a0:a_3\[137] = \cheap_pwm_1:MODIN3_3\[138]
Removing Lhs of wire \cheap_pwm_1:MODIN3_3\[138] = \cheap_pwm_1:down_time_3\[37]
Removing Lhs of wire \cheap_pwm_1:MODULE_3:g2:a0:a_2\[139] = \cheap_pwm_1:MODIN3_2\[140]
Removing Lhs of wire \cheap_pwm_1:MODIN3_2\[140] = \cheap_pwm_1:down_time_2\[39]
Removing Lhs of wire \cheap_pwm_1:MODULE_3:g2:a0:a_1\[141] = \cheap_pwm_1:MODIN3_1\[142]
Removing Lhs of wire \cheap_pwm_1:MODIN3_1\[142] = \cheap_pwm_1:down_time_1\[41]
Removing Lhs of wire \cheap_pwm_1:MODULE_3:g2:a0:a_0\[143] = \cheap_pwm_1:MODIN3_0\[144]
Removing Lhs of wire \cheap_pwm_1:MODIN3_0\[144] = \cheap_pwm_1:down_time_0\[43]
Removing Lhs of wire \cheap_pwm_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[165] = Net_56[2]
Removing Lhs of wire \cheap_pwm_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[166] = Net_56[2]
Removing Lhs of wire \cheap_pwm_1:MODULE_4:g1:a0:a_7\[167] = Net_55_3[3]
Removing Lhs of wire \cheap_pwm_1:MODULE_4:g1:a0:a_6\[168] = \cheap_pwm_1:up_time_6\[16]
Removing Lhs of wire \cheap_pwm_1:MODIN4_6\[169] = \cheap_pwm_1:up_time_6\[16]
Removing Lhs of wire \cheap_pwm_1:MODULE_4:g1:a0:a_5\[170] = \cheap_pwm_1:up_time_5\[19]
Removing Lhs of wire \cheap_pwm_1:MODIN4_5\[171] = \cheap_pwm_1:up_time_5\[19]
Removing Lhs of wire \cheap_pwm_1:MODULE_4:g1:a0:a_4\[172] = \cheap_pwm_1:up_time_4\[21]
Removing Lhs of wire \cheap_pwm_1:MODIN4_4\[173] = \cheap_pwm_1:up_time_4\[21]
Removing Lhs of wire \cheap_pwm_1:MODULE_4:g1:a0:a_3\[174] = \cheap_pwm_1:up_time_3\[23]
Removing Lhs of wire \cheap_pwm_1:MODIN4_3\[175] = \cheap_pwm_1:up_time_3\[23]
Removing Lhs of wire \cheap_pwm_1:MODULE_4:g1:a0:a_2\[176] = \cheap_pwm_1:up_time_2\[25]
Removing Lhs of wire \cheap_pwm_1:MODIN4_2\[177] = \cheap_pwm_1:up_time_2\[25]
Removing Lhs of wire \cheap_pwm_1:MODULE_4:g1:a0:a_1\[178] = \cheap_pwm_1:up_time_1\[27]
Removing Lhs of wire \cheap_pwm_1:MODIN4_1\[179] = \cheap_pwm_1:up_time_1\[27]
Removing Lhs of wire \cheap_pwm_1:MODULE_4:g1:a0:a_0\[180] = \cheap_pwm_1:up_time_0\[29]
Removing Lhs of wire \cheap_pwm_1:MODIN4_0\[181] = \cheap_pwm_1:up_time_0\[29]
Removing Lhs of wire \cheap_pwm_1:MODULE_4:g1:a0:b_7\[182] = Net_55_3[3]
Removing Lhs of wire \cheap_pwm_1:MODULE_4:g1:a0:b_6\[183] = \cheap_pwm_1:down_time_6\[31]
Removing Lhs of wire \cheap_pwm_1:MODIN5_6\[184] = \cheap_pwm_1:down_time_6\[31]
Removing Lhs of wire \cheap_pwm_1:MODULE_4:g1:a0:b_5\[185] = \cheap_pwm_1:down_time_5\[33]
Removing Lhs of wire \cheap_pwm_1:MODIN5_5\[186] = \cheap_pwm_1:down_time_5\[33]
Removing Lhs of wire \cheap_pwm_1:MODULE_4:g1:a0:b_4\[187] = \cheap_pwm_1:down_time_4\[35]
Removing Lhs of wire \cheap_pwm_1:MODIN5_4\[188] = \cheap_pwm_1:down_time_4\[35]
Removing Lhs of wire \cheap_pwm_1:MODULE_4:g1:a0:b_3\[189] = \cheap_pwm_1:down_time_3\[37]
Removing Lhs of wire \cheap_pwm_1:MODIN5_3\[190] = \cheap_pwm_1:down_time_3\[37]
Removing Lhs of wire \cheap_pwm_1:MODULE_4:g1:a0:b_2\[191] = \cheap_pwm_1:down_time_2\[39]
Removing Lhs of wire \cheap_pwm_1:MODIN5_2\[192] = \cheap_pwm_1:down_time_2\[39]
Removing Lhs of wire \cheap_pwm_1:MODULE_4:g1:a0:b_1\[193] = \cheap_pwm_1:down_time_1\[41]
Removing Lhs of wire \cheap_pwm_1:MODIN5_1\[194] = \cheap_pwm_1:down_time_1\[41]
Removing Lhs of wire \cheap_pwm_1:MODULE_4:g1:a0:b_0\[195] = \cheap_pwm_1:down_time_0\[43]
Removing Lhs of wire \cheap_pwm_1:MODIN5_0\[196] = \cheap_pwm_1:down_time_0\[43]
Removing Rhs of wire \cheap_pwm_1:MODULE_4:g1:a0:s_7\[197] = \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:tmp_sum_7\[333]
Removing Rhs of wire \cheap_pwm_1:MODULE_4:g1:a0:s_7\[197] = \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:s(1)(0)_7\[324]
Removing Rhs of wire \cheap_pwm_1:MODULE_4:g1:a0:s_7\[197] = \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:s(0)(0)_7\[315]
Removing Rhs of wire \cheap_pwm_1:MODULE_4:g1:a0:s_7\[197] = \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_7\[298]
Removing Rhs of wire \cheap_pwm_1:MODULE_4:g1:a0:s_7\[197] = \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_7\[293]
Removing Rhs of wire \cheap_pwm_1:MODULE_4:g1:a0:s_6\[198] = \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:tmp_sum_6\[334]
Removing Rhs of wire \cheap_pwm_1:MODULE_4:g1:a0:s_6\[198] = \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:s(1)(0)_6\[325]
Removing Rhs of wire \cheap_pwm_1:MODULE_4:g1:a0:s_6\[198] = \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:s(0)(0)_6\[316]
Removing Rhs of wire \cheap_pwm_1:MODULE_4:g1:a0:s_6\[198] = \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_6\[299]
Removing Rhs of wire \cheap_pwm_1:MODULE_4:g1:a0:s_6\[198] = \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_6\[290]
Removing Rhs of wire \cheap_pwm_1:MODULE_4:g1:a0:s_5\[199] = \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:tmp_sum_5\[335]
Removing Rhs of wire \cheap_pwm_1:MODULE_4:g1:a0:s_5\[199] = \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:s(1)(0)_5\[326]
Removing Rhs of wire \cheap_pwm_1:MODULE_4:g1:a0:s_5\[199] = \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:s(0)(0)_5\[317]
Removing Rhs of wire \cheap_pwm_1:MODULE_4:g1:a0:s_5\[199] = \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_5\[300]
Removing Rhs of wire \cheap_pwm_1:MODULE_4:g1:a0:s_5\[199] = \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_5\[287]
Removing Rhs of wire \cheap_pwm_1:MODULE_4:g1:a0:s_4\[200] = \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:tmp_sum_4\[336]
Removing Rhs of wire \cheap_pwm_1:MODULE_4:g1:a0:s_4\[200] = \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:s(1)(0)_4\[327]
Removing Rhs of wire \cheap_pwm_1:MODULE_4:g1:a0:s_4\[200] = \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:s(0)(0)_4\[318]
Removing Rhs of wire \cheap_pwm_1:MODULE_4:g1:a0:s_4\[200] = \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_4\[301]
Removing Rhs of wire \cheap_pwm_1:MODULE_4:g1:a0:s_4\[200] = \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_4\[284]
Removing Rhs of wire \cheap_pwm_1:MODULE_4:g1:a0:s_3\[201] = \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:tmp_sum_3\[337]
Removing Rhs of wire \cheap_pwm_1:MODULE_4:g1:a0:s_3\[201] = \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:s(1)(0)_3\[328]
Removing Rhs of wire \cheap_pwm_1:MODULE_4:g1:a0:s_3\[201] = \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:s(0)(0)_3\[319]
Removing Rhs of wire \cheap_pwm_1:MODULE_4:g1:a0:s_3\[201] = \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_3\[302]
Removing Rhs of wire \cheap_pwm_1:MODULE_4:g1:a0:s_3\[201] = \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_3\[281]
Removing Rhs of wire \cheap_pwm_1:MODULE_4:g1:a0:s_2\[202] = \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:tmp_sum_2\[338]
Removing Rhs of wire \cheap_pwm_1:MODULE_4:g1:a0:s_2\[202] = \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:s(1)(0)_2\[329]
Removing Rhs of wire \cheap_pwm_1:MODULE_4:g1:a0:s_2\[202] = \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:s(0)(0)_2\[320]
Removing Rhs of wire \cheap_pwm_1:MODULE_4:g1:a0:s_2\[202] = \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_2\[303]
Removing Rhs of wire \cheap_pwm_1:MODULE_4:g1:a0:s_2\[202] = \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_2\[278]
Removing Rhs of wire \cheap_pwm_1:MODULE_4:g1:a0:s_1\[203] = \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:tmp_sum_1\[339]
Removing Rhs of wire \cheap_pwm_1:MODULE_4:g1:a0:s_1\[203] = \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:s(1)(0)_1\[330]
Removing Rhs of wire \cheap_pwm_1:MODULE_4:g1:a0:s_1\[203] = \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:s(0)(0)_1\[321]
Removing Rhs of wire \cheap_pwm_1:MODULE_4:g1:a0:s_1\[203] = \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_1\[304]
Removing Rhs of wire \cheap_pwm_1:MODULE_4:g1:a0:s_1\[203] = \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_1\[275]
Removing Rhs of wire \cheap_pwm_1:MODULE_4:g1:a0:s_0\[204] = \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:tmp_sum_0\[340]
Removing Rhs of wire \cheap_pwm_1:MODULE_4:g1:a0:s_0\[204] = \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:s(1)(0)_0\[331]
Removing Rhs of wire \cheap_pwm_1:MODULE_4:g1:a0:s_0\[204] = \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:s(0)(0)_0\[322]
Removing Rhs of wire \cheap_pwm_1:MODULE_4:g1:a0:s_0\[204] = \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_0\[305]
Removing Rhs of wire \cheap_pwm_1:MODULE_4:g1:a0:s_0\[204] = \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_0\[272]
Removing Lhs of wire \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:atmp_7\[206] = Net_55_3[3]
Removing Lhs of wire \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:atmp_6\[207] = \cheap_pwm_1:up_time_6\[16]
Removing Lhs of wire \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:atmp_5\[208] = \cheap_pwm_1:up_time_5\[19]
Removing Lhs of wire \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:atmp_4\[209] = \cheap_pwm_1:up_time_4\[21]
Removing Lhs of wire \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:atmp_3\[210] = \cheap_pwm_1:up_time_3\[23]
Removing Lhs of wire \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:atmp_2\[211] = \cheap_pwm_1:up_time_2\[25]
Removing Lhs of wire \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:atmp_1\[212] = \cheap_pwm_1:up_time_1\[27]
Removing Lhs of wire \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:atmp_0\[213] = \cheap_pwm_1:up_time_0\[29]
Removing Lhs of wire \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:btmp_7\[214] = Net_55_3[3]
Removing Lhs of wire \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:btmp_6\[215] = \cheap_pwm_1:down_time_6\[31]
Removing Lhs of wire \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:btmp_5\[216] = \cheap_pwm_1:down_time_5\[33]
Removing Lhs of wire \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:btmp_4\[217] = \cheap_pwm_1:down_time_4\[35]
Removing Lhs of wire \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:btmp_3\[218] = \cheap_pwm_1:down_time_3\[37]
Removing Lhs of wire \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:btmp_2\[219] = \cheap_pwm_1:down_time_2\[39]
Removing Lhs of wire \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:btmp_1\[220] = \cheap_pwm_1:down_time_1\[41]
Removing Lhs of wire \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:btmp_0\[221] = \cheap_pwm_1:down_time_0\[43]
Removing Lhs of wire \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:ci_0\[222] = Net_55_3[3]
Removing Lhs of wire \cheap_pwm_1:MODULE_5:g1:a0:newa_4\[346] = \cheap_pwm_1:period_counter_4\[1]
Removing Lhs of wire \cheap_pwm_1:MODIN6_4\[347] = \cheap_pwm_1:period_counter_4\[1]
Removing Lhs of wire \cheap_pwm_1:MODULE_5:g1:a0:newa_3\[348] = \cheap_pwm_1:period_counter_3\[8]
Removing Lhs of wire \cheap_pwm_1:MODIN6_3\[349] = \cheap_pwm_1:period_counter_3\[8]
Removing Lhs of wire \cheap_pwm_1:MODULE_5:g1:a0:newa_2\[350] = \cheap_pwm_1:period_counter_2\[10]
Removing Lhs of wire \cheap_pwm_1:MODIN6_2\[351] = \cheap_pwm_1:period_counter_2\[10]
Removing Lhs of wire \cheap_pwm_1:MODULE_5:g1:a0:newa_1\[352] = \cheap_pwm_1:period_counter_1\[12]
Removing Lhs of wire \cheap_pwm_1:MODIN6_1\[353] = \cheap_pwm_1:period_counter_1\[12]
Removing Lhs of wire \cheap_pwm_1:MODULE_5:g1:a0:newa_0\[354] = \cheap_pwm_1:period_counter_0\[14]
Removing Lhs of wire \cheap_pwm_1:MODIN6_0\[355] = \cheap_pwm_1:period_counter_0\[14]
Removing Lhs of wire \cheap_pwm_1:MODULE_5:g1:a0:newb_4\[356] = Net_55_3[3]
Removing Lhs of wire \cheap_pwm_1:MODULE_5:g1:a0:newb_3\[357] = \cheap_pwm_1:MODIN7_3\[358]
Removing Lhs of wire \cheap_pwm_1:MODIN7_3\[358] = Net_55_3[3]
Removing Lhs of wire \cheap_pwm_1:MODULE_5:g1:a0:newb_2\[359] = \cheap_pwm_1:MODIN7_2\[360]
Removing Lhs of wire \cheap_pwm_1:MODIN7_2\[360] = Net_55_3[3]
Removing Lhs of wire \cheap_pwm_1:MODULE_5:g1:a0:newb_1\[361] = \cheap_pwm_1:MODIN7_1\[362]
Removing Lhs of wire \cheap_pwm_1:MODIN7_1\[362] = Net_55_3[3]
Removing Lhs of wire \cheap_pwm_1:MODULE_5:g1:a0:newb_0\[363] = \cheap_pwm_1:MODIN7_0\[364]
Removing Lhs of wire \cheap_pwm_1:MODIN7_0\[364] = Net_56[2]
Removing Lhs of wire \cheap_pwm_1:MODULE_5:g1:a0:dataa_4\[365] = \cheap_pwm_1:period_counter_4\[1]
Removing Lhs of wire \cheap_pwm_1:MODULE_5:g1:a0:dataa_3\[366] = \cheap_pwm_1:period_counter_3\[8]
Removing Lhs of wire \cheap_pwm_1:MODULE_5:g1:a0:dataa_2\[367] = \cheap_pwm_1:period_counter_2\[10]
Removing Lhs of wire \cheap_pwm_1:MODULE_5:g1:a0:dataa_1\[368] = \cheap_pwm_1:period_counter_1\[12]
Removing Lhs of wire \cheap_pwm_1:MODULE_5:g1:a0:dataa_0\[369] = \cheap_pwm_1:period_counter_0\[14]
Removing Lhs of wire \cheap_pwm_1:MODULE_5:g1:a0:datab_4\[370] = Net_55_3[3]
Removing Lhs of wire \cheap_pwm_1:MODULE_5:g1:a0:datab_3\[371] = Net_55_3[3]
Removing Lhs of wire \cheap_pwm_1:MODULE_5:g1:a0:datab_2\[372] = Net_55_3[3]
Removing Lhs of wire \cheap_pwm_1:MODULE_5:g1:a0:datab_1\[373] = Net_55_3[3]
Removing Lhs of wire \cheap_pwm_1:MODULE_5:g1:a0:datab_0\[374] = Net_56[2]
Removing Lhs of wire \cheap_pwm_1:MODULE_5:g1:a0:gx:u0:a_4\[375] = \cheap_pwm_1:period_counter_4\[1]
Removing Lhs of wire \cheap_pwm_1:MODULE_5:g1:a0:gx:u0:a_3\[376] = \cheap_pwm_1:period_counter_3\[8]
Removing Lhs of wire \cheap_pwm_1:MODULE_5:g1:a0:gx:u0:a_2\[377] = \cheap_pwm_1:period_counter_2\[10]
Removing Lhs of wire \cheap_pwm_1:MODULE_5:g1:a0:gx:u0:a_1\[378] = \cheap_pwm_1:period_counter_1\[12]
Removing Lhs of wire \cheap_pwm_1:MODULE_5:g1:a0:gx:u0:a_0\[379] = \cheap_pwm_1:period_counter_0\[14]
Removing Lhs of wire \cheap_pwm_1:MODULE_5:g1:a0:gx:u0:b_4\[380] = Net_55_3[3]
Removing Lhs of wire \cheap_pwm_1:MODULE_5:g1:a0:gx:u0:b_3\[381] = Net_55_3[3]
Removing Lhs of wire \cheap_pwm_1:MODULE_5:g1:a0:gx:u0:b_2\[382] = Net_55_3[3]
Removing Lhs of wire \cheap_pwm_1:MODULE_5:g1:a0:gx:u0:b_1\[383] = Net_55_3[3]
Removing Lhs of wire \cheap_pwm_1:MODULE_5:g1:a0:gx:u0:b_0\[384] = Net_56[2]
Removing Lhs of wire \cheap_pwm_1:MODULE_5:g1:a0:gx:u0:albi_2\[398] = Net_55_3[3]
Removing Lhs of wire \cheap_pwm_1:MODULE_5:g1:a0:gx:u0:agbi_2\[399] = Net_55_3[3]
Removing Lhs of wire \cheap_pwm_1:MODULE_5:g1:a0:gx:u0:lti_1\[404] = \cheap_pwm_1:MODULE_5:g1:a0:gx:u0:lt_4\[402]
Removing Lhs of wire \cheap_pwm_1:MODULE_5:g1:a0:gx:u0:gti_1\[405] = \cheap_pwm_1:MODULE_5:g1:a0:gx:u0:gt_4\[403]
Removing Lhs of wire \cheap_pwm_1:MODULE_6:g1:a0:newa_4\[431] = Net_55_3[3]
Removing Lhs of wire \cheap_pwm_1:MODULE_6:g1:a0:newa_3\[432] = Net_55_3[3]
Removing Lhs of wire \cheap_pwm_1:MODIN8_3\[433] = Net_55_3[3]
Removing Lhs of wire \cheap_pwm_1:MODULE_6:g1:a0:newa_2\[434] = Net_55_3[3]
Removing Lhs of wire \cheap_pwm_1:MODIN8_2\[435] = Net_55_3[3]
Removing Lhs of wire \cheap_pwm_1:MODULE_6:g1:a0:newa_1\[436] = Net_55_3[3]
Removing Lhs of wire \cheap_pwm_1:MODIN8_1\[437] = Net_55_3[3]
Removing Lhs of wire \cheap_pwm_1:MODULE_6:g1:a0:newa_0\[438] = Net_56[2]
Removing Lhs of wire \cheap_pwm_1:MODIN8_0\[439] = Net_56[2]
Removing Lhs of wire \cheap_pwm_1:MODULE_6:g1:a0:newb_4\[440] = \cheap_pwm_1:period_counter_4\[1]
Removing Lhs of wire \cheap_pwm_1:MODIN9_4\[441] = \cheap_pwm_1:period_counter_4\[1]
Removing Lhs of wire \cheap_pwm_1:MODULE_6:g1:a0:newb_3\[442] = \cheap_pwm_1:period_counter_3\[8]
Removing Lhs of wire \cheap_pwm_1:MODIN9_3\[443] = \cheap_pwm_1:period_counter_3\[8]
Removing Lhs of wire \cheap_pwm_1:MODULE_6:g1:a0:newb_2\[444] = \cheap_pwm_1:period_counter_2\[10]
Removing Lhs of wire \cheap_pwm_1:MODIN9_2\[445] = \cheap_pwm_1:period_counter_2\[10]
Removing Lhs of wire \cheap_pwm_1:MODULE_6:g1:a0:newb_1\[446] = \cheap_pwm_1:period_counter_1\[12]
Removing Lhs of wire \cheap_pwm_1:MODIN9_1\[447] = \cheap_pwm_1:period_counter_1\[12]
Removing Lhs of wire \cheap_pwm_1:MODULE_6:g1:a0:newb_0\[448] = \cheap_pwm_1:period_counter_0\[14]
Removing Lhs of wire \cheap_pwm_1:MODIN9_0\[449] = \cheap_pwm_1:period_counter_0\[14]
Removing Lhs of wire \cheap_pwm_1:MODULE_6:g1:a0:dataa_4\[450] = Net_55_3[3]
Removing Lhs of wire \cheap_pwm_1:MODULE_6:g1:a0:dataa_3\[451] = Net_55_3[3]
Removing Lhs of wire \cheap_pwm_1:MODULE_6:g1:a0:dataa_2\[452] = Net_55_3[3]
Removing Lhs of wire \cheap_pwm_1:MODULE_6:g1:a0:dataa_1\[453] = Net_55_3[3]
Removing Lhs of wire \cheap_pwm_1:MODULE_6:g1:a0:dataa_0\[454] = Net_56[2]
Removing Lhs of wire \cheap_pwm_1:MODULE_6:g1:a0:datab_4\[455] = \cheap_pwm_1:period_counter_4\[1]
Removing Lhs of wire \cheap_pwm_1:MODULE_6:g1:a0:datab_3\[456] = \cheap_pwm_1:period_counter_3\[8]
Removing Lhs of wire \cheap_pwm_1:MODULE_6:g1:a0:datab_2\[457] = \cheap_pwm_1:period_counter_2\[10]
Removing Lhs of wire \cheap_pwm_1:MODULE_6:g1:a0:datab_1\[458] = \cheap_pwm_1:period_counter_1\[12]
Removing Lhs of wire \cheap_pwm_1:MODULE_6:g1:a0:datab_0\[459] = \cheap_pwm_1:period_counter_0\[14]
Removing Lhs of wire \cheap_pwm_1:MODULE_6:g1:a0:gx:u0:a_4\[460] = Net_55_3[3]
Removing Lhs of wire \cheap_pwm_1:MODULE_6:g1:a0:gx:u0:a_3\[461] = Net_55_3[3]
Removing Lhs of wire \cheap_pwm_1:MODULE_6:g1:a0:gx:u0:a_2\[462] = Net_55_3[3]
Removing Lhs of wire \cheap_pwm_1:MODULE_6:g1:a0:gx:u0:a_1\[463] = Net_55_3[3]
Removing Lhs of wire \cheap_pwm_1:MODULE_6:g1:a0:gx:u0:a_0\[464] = Net_56[2]
Removing Lhs of wire \cheap_pwm_1:MODULE_6:g1:a0:gx:u0:b_4\[465] = \cheap_pwm_1:period_counter_4\[1]
Removing Lhs of wire \cheap_pwm_1:MODULE_6:g1:a0:gx:u0:b_3\[466] = \cheap_pwm_1:period_counter_3\[8]
Removing Lhs of wire \cheap_pwm_1:MODULE_6:g1:a0:gx:u0:b_2\[467] = \cheap_pwm_1:period_counter_2\[10]
Removing Lhs of wire \cheap_pwm_1:MODULE_6:g1:a0:gx:u0:b_1\[468] = \cheap_pwm_1:period_counter_1\[12]
Removing Lhs of wire \cheap_pwm_1:MODULE_6:g1:a0:gx:u0:b_0\[469] = \cheap_pwm_1:period_counter_0\[14]
Removing Lhs of wire \cheap_pwm_1:MODULE_6:g1:a0:gx:u0:albi_2\[483] = Net_55_3[3]
Removing Lhs of wire \cheap_pwm_1:MODULE_6:g1:a0:gx:u0:agbi_2\[484] = Net_55_3[3]
Removing Lhs of wire \cheap_pwm_1:MODULE_6:g1:a0:gx:u0:lti_1\[489] = \cheap_pwm_1:MODULE_6:g1:a0:gx:u0:lt_4\[487]
Removing Lhs of wire \cheap_pwm_1:MODULE_6:g1:a0:gx:u0:gti_1\[490] = \cheap_pwm_1:MODULE_6:g1:a0:gx:u0:gt_4\[488]
Removing Lhs of wire tmpOE__PWM_OUT_net_0[519] = Net_56[2]
Removing Lhs of wire zero[523] = Net_55_3[3]
Removing Lhs of wire one[524] = Net_56[2]
Removing Lhs of wire tmpOE__Pin_2_net_0[527] = Net_56[2]
Removing Lhs of wire \cheap_pwm_1:all_time_7\\D\[551] = \cheap_pwm_1:MODULE_4:g1:a0:s_7\[197]
Removing Lhs of wire \cheap_pwm_1:all_time_6\\D\[552] = \cheap_pwm_1:MODULE_4:g1:a0:s_6\[198]
Removing Lhs of wire \cheap_pwm_1:all_time_5\\D\[553] = \cheap_pwm_1:MODULE_4:g1:a0:s_5\[199]
Removing Lhs of wire \cheap_pwm_1:all_time_4\\D\[554] = \cheap_pwm_1:MODULE_4:g1:a0:s_4\[200]
Removing Lhs of wire \cheap_pwm_1:all_time_3\\D\[555] = \cheap_pwm_1:MODULE_4:g1:a0:s_3\[201]
Removing Lhs of wire \cheap_pwm_1:all_time_2\\D\[556] = \cheap_pwm_1:MODULE_4:g1:a0:s_2\[202]
Removing Lhs of wire \cheap_pwm_1:all_time_1\\D\[557] = \cheap_pwm_1:MODULE_4:g1:a0:s_1\[203]
Removing Lhs of wire \cheap_pwm_1:all_time_0\\D\[558] = \cheap_pwm_1:MODULE_4:g1:a0:s_0\[204]
Removing Lhs of wire Net_4D[559] = \cheap_pwm_1:pwm\[61]

------------------------------------------------------
Aliased 0 equations, 266 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'Net_56' (cost = 0):
Net_56 <=  ('1') ;

Note:  Expanding virtual equation for 'Net_55_3' (cost = 0):
Net_55_3 <=  ('0') ;

Note:  Expanding virtual equation for '\cheap_pwm_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\cheap_pwm_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\cheap_pwm_1:period_counter_0\);

Note:  Expanding virtual equation for '\cheap_pwm_1:MODULE_1:g2:a0:s_0\' (cost = 0):
\cheap_pwm_1:MODULE_1:g2:a0:s_0\ <= (not \cheap_pwm_1:period_counter_0\);

Note:  Expanding virtual equation for '\cheap_pwm_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\cheap_pwm_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\cheap_pwm_1:up_time_0\);

Note:  Expanding virtual equation for '\cheap_pwm_1:MODULE_2:g2:a0:s_0\' (cost = 0):
\cheap_pwm_1:MODULE_2:g2:a0:s_0\ <= (not \cheap_pwm_1:up_time_0\);

Note:  Expanding virtual equation for '\cheap_pwm_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\cheap_pwm_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\cheap_pwm_1:down_time_0\);

Note:  Expanding virtual equation for '\cheap_pwm_1:MODULE_3:g2:a0:s_0\' (cost = 0):
\cheap_pwm_1:MODULE_3:g2:a0:s_0\ <= (not \cheap_pwm_1:down_time_0\);

Note:  Expanding virtual equation for '\cheap_pwm_1:MODULE_5:g1:a0:gx:u0:xnor_array_4\' (cost = 0):
\cheap_pwm_1:MODULE_5:g1:a0:gx:u0:xnor_array_4\ <= (not \cheap_pwm_1:period_counter_4\);

Note:  Expanding virtual equation for '\cheap_pwm_1:MODULE_5:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\cheap_pwm_1:MODULE_5:g1:a0:gx:u0:xnor_array_2\ <= (not \cheap_pwm_1:period_counter_2\);

Note:  Expanding virtual equation for '\cheap_pwm_1:MODULE_5:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\cheap_pwm_1:MODULE_5:g1:a0:gx:u0:xnor_array_1\ <= (not \cheap_pwm_1:period_counter_1\);

Note:  Expanding virtual equation for '\cheap_pwm_1:MODULE_5:g1:a0:gx:u0:lt_3\' (cost = 0):
\cheap_pwm_1:MODULE_5:g1:a0:gx:u0:lt_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\cheap_pwm_1:MODULE_5:g1:a0:gx:u0:gt_3\' (cost = 0):
\cheap_pwm_1:MODULE_5:g1:a0:gx:u0:gt_3\ <= (\cheap_pwm_1:period_counter_3\);

Note:  Expanding virtual equation for '\cheap_pwm_1:MODULE_5:g1:a0:gx:u0:lt_4\' (cost = 0):
\cheap_pwm_1:MODULE_5:g1:a0:gx:u0:lt_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\cheap_pwm_1:MODULE_5:g1:a0:gx:u0:gt_4\' (cost = 2):
\cheap_pwm_1:MODULE_5:g1:a0:gx:u0:gt_4\ <= (\cheap_pwm_1:period_counter_3\
	OR \cheap_pwm_1:period_counter_4\);

Note:  Expanding virtual equation for '\cheap_pwm_1:MODULE_5:g1:a0:gx:u0:albi_1\' (cost = 0):
\cheap_pwm_1:MODULE_5:g1:a0:gx:u0:albi_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\cheap_pwm_1:MODULE_5:g1:a0:gx:u0:agbi_1\' (cost = 1):
\cheap_pwm_1:MODULE_5:g1:a0:gx:u0:agbi_1\ <= (\cheap_pwm_1:period_counter_3\
	OR \cheap_pwm_1:period_counter_4\);

Note:  Expanding virtual equation for '\cheap_pwm_1:MODULE_5:g1:a0:gx:u0:lt_0\' (cost = 0):
\cheap_pwm_1:MODULE_5:g1:a0:gx:u0:lt_0\ <= (not \cheap_pwm_1:period_counter_0\);

Note:  Expanding virtual equation for '\cheap_pwm_1:MODULE_5:g1:a0:gx:u0:gt_0\' (cost = 0):
\cheap_pwm_1:MODULE_5:g1:a0:gx:u0:gt_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\cheap_pwm_1:MODULE_5:g1:a0:gx:u0:lt_1\' (cost = 1):
\cheap_pwm_1:MODULE_5:g1:a0:gx:u0:lt_1\ <= ((not \cheap_pwm_1:period_counter_1\ and not \cheap_pwm_1:period_counter_0\));

Note:  Expanding virtual equation for '\cheap_pwm_1:MODULE_5:g1:a0:gx:u0:gt_1\' (cost = 0):
\cheap_pwm_1:MODULE_5:g1:a0:gx:u0:gt_1\ <= (\cheap_pwm_1:period_counter_1\);

Note:  Expanding virtual equation for '\cheap_pwm_1:MODULE_5:g1:a0:gx:u0:albi_0\' (cost = 3):
\cheap_pwm_1:MODULE_5:g1:a0:gx:u0:albi_0\ <= ((not \cheap_pwm_1:period_counter_4\ and not \cheap_pwm_1:period_counter_3\ and \cheap_pwm_1:MODULE_5:g1:a0:gx:u0:lti_0\));

Note:  Expanding virtual equation for '\cheap_pwm_1:MODULE_6:g1:a0:gx:u0:xnor_array_4\' (cost = 0):
\cheap_pwm_1:MODULE_6:g1:a0:gx:u0:xnor_array_4\ <= (not \cheap_pwm_1:period_counter_4\);

Note:  Expanding virtual equation for '\cheap_pwm_1:MODULE_6:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\cheap_pwm_1:MODULE_6:g1:a0:gx:u0:xnor_array_2\ <= (not \cheap_pwm_1:period_counter_2\);

Note:  Expanding virtual equation for '\cheap_pwm_1:MODULE_6:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\cheap_pwm_1:MODULE_6:g1:a0:gx:u0:xnor_array_1\ <= (not \cheap_pwm_1:period_counter_1\);

Note:  Expanding virtual equation for '\cheap_pwm_1:MODULE_6:g1:a0:gx:u0:lt_3\' (cost = 0):
\cheap_pwm_1:MODULE_6:g1:a0:gx:u0:lt_3\ <= (\cheap_pwm_1:period_counter_3\);

Note:  Expanding virtual equation for '\cheap_pwm_1:MODULE_6:g1:a0:gx:u0:gt_3\' (cost = 0):
\cheap_pwm_1:MODULE_6:g1:a0:gx:u0:gt_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\cheap_pwm_1:MODULE_6:g1:a0:gx:u0:lt_4\' (cost = 2):
\cheap_pwm_1:MODULE_6:g1:a0:gx:u0:lt_4\ <= (\cheap_pwm_1:period_counter_3\
	OR \cheap_pwm_1:period_counter_4\);

Note:  Expanding virtual equation for '\cheap_pwm_1:MODULE_6:g1:a0:gx:u0:gt_4\' (cost = 0):
\cheap_pwm_1:MODULE_6:g1:a0:gx:u0:gt_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\cheap_pwm_1:MODULE_6:g1:a0:gx:u0:albi_1\' (cost = 2):
\cheap_pwm_1:MODULE_6:g1:a0:gx:u0:albi_1\ <= (\cheap_pwm_1:period_counter_3\
	OR \cheap_pwm_1:period_counter_4\);

Note:  Expanding virtual equation for '\cheap_pwm_1:MODULE_6:g1:a0:gx:u0:agbi_1\' (cost = 0):
\cheap_pwm_1:MODULE_6:g1:a0:gx:u0:agbi_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\cheap_pwm_1:MODULE_6:g1:a0:gx:u0:lt_0\' (cost = 0):
\cheap_pwm_1:MODULE_6:g1:a0:gx:u0:lt_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\cheap_pwm_1:MODULE_6:g1:a0:gx:u0:gt_0\' (cost = 0):
\cheap_pwm_1:MODULE_6:g1:a0:gx:u0:gt_0\ <= (not \cheap_pwm_1:period_counter_0\);

Note:  Expanding virtual equation for '\cheap_pwm_1:MODULE_6:g1:a0:gx:u0:lt_1\' (cost = 0):
\cheap_pwm_1:MODULE_6:g1:a0:gx:u0:lt_1\ <= (\cheap_pwm_1:period_counter_1\);

Note:  Expanding virtual equation for '\cheap_pwm_1:MODULE_6:g1:a0:gx:u0:gt_1\' (cost = 1):
\cheap_pwm_1:MODULE_6:g1:a0:gx:u0:gt_1\ <= ((not \cheap_pwm_1:period_counter_1\ and not \cheap_pwm_1:period_counter_0\));

Note:  Expanding virtual equation for '\cheap_pwm_1:MODULE_6:g1:a0:gx:u0:albi_0\' (cost = 1):
\cheap_pwm_1:MODULE_6:g1:a0:gx:u0:albi_0\ <= (\cheap_pwm_1:MODULE_6:g1:a0:gx:u0:lti_0\
	OR \cheap_pwm_1:period_counter_3\
	OR \cheap_pwm_1:period_counter_4\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\cheap_pwm_1:MODULE_5:g1:a0:xgte\' (cost = 3):
\cheap_pwm_1:MODULE_5:g1:a0:xgte\ <= (not \cheap_pwm_1:MODULE_5:g1:a0:gx:u0:lti_0\
	OR \cheap_pwm_1:period_counter_4\
	OR \cheap_pwm_1:period_counter_3\);

Note:  Expanding virtual equation for '\cheap_pwm_1:MODULE_6:g1:a0:xgte\' (cost = 3):
\cheap_pwm_1:MODULE_6:g1:a0:xgte\ <= ((not \cheap_pwm_1:period_counter_4\ and not \cheap_pwm_1:period_counter_3\ and not \cheap_pwm_1:MODULE_6:g1:a0:gx:u0:lti_0\));

Note:  Expanding virtual equation for '\cheap_pwm_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\cheap_pwm_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\cheap_pwm_1:period_counter_1\ and \cheap_pwm_1:period_counter_0\));

Note:  Expanding virtual equation for '\cheap_pwm_1:MODULE_1:g2:a0:s_1\' (cost = 2):
\cheap_pwm_1:MODULE_1:g2:a0:s_1\ <= ((not \cheap_pwm_1:period_counter_0\ and \cheap_pwm_1:period_counter_1\)
	OR (not \cheap_pwm_1:period_counter_1\ and \cheap_pwm_1:period_counter_0\));

Note:  Expanding virtual equation for '\cheap_pwm_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\cheap_pwm_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\cheap_pwm_1:up_time_1\ and \cheap_pwm_1:up_time_0\));

Note:  Expanding virtual equation for '\cheap_pwm_1:MODULE_2:g2:a0:s_1\' (cost = 2):
\cheap_pwm_1:MODULE_2:g2:a0:s_1\ <= ((not \cheap_pwm_1:up_time_0\ and \cheap_pwm_1:up_time_1\)
	OR (not \cheap_pwm_1:up_time_1\ and \cheap_pwm_1:up_time_0\));

Note:  Expanding virtual equation for '\cheap_pwm_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\cheap_pwm_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\cheap_pwm_1:down_time_1\ and \cheap_pwm_1:down_time_0\));

Note:  Expanding virtual equation for '\cheap_pwm_1:MODULE_3:g2:a0:s_1\' (cost = 2):
\cheap_pwm_1:MODULE_3:g2:a0:s_1\ <= ((not \cheap_pwm_1:down_time_0\ and \cheap_pwm_1:down_time_1\)
	OR (not \cheap_pwm_1:down_time_1\ and \cheap_pwm_1:down_time_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\cheap_pwm_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\cheap_pwm_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((\cheap_pwm_1:period_counter_2\ and \cheap_pwm_1:period_counter_1\ and \cheap_pwm_1:period_counter_0\));

Note:  Expanding virtual equation for '\cheap_pwm_1:MODULE_1:g2:a0:s_2\' (cost = 3):
\cheap_pwm_1:MODULE_1:g2:a0:s_2\ <= ((not \cheap_pwm_1:period_counter_1\ and \cheap_pwm_1:period_counter_2\)
	OR (not \cheap_pwm_1:period_counter_0\ and \cheap_pwm_1:period_counter_2\)
	OR (not \cheap_pwm_1:period_counter_2\ and \cheap_pwm_1:period_counter_1\ and \cheap_pwm_1:period_counter_0\));

Note:  Expanding virtual equation for '\cheap_pwm_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\cheap_pwm_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((\cheap_pwm_1:up_time_2\ and \cheap_pwm_1:up_time_1\ and \cheap_pwm_1:up_time_0\));

Note:  Expanding virtual equation for '\cheap_pwm_1:MODULE_2:g2:a0:s_2\' (cost = 3):
\cheap_pwm_1:MODULE_2:g2:a0:s_2\ <= ((not \cheap_pwm_1:up_time_1\ and \cheap_pwm_1:up_time_2\)
	OR (not \cheap_pwm_1:up_time_0\ and \cheap_pwm_1:up_time_2\)
	OR (not \cheap_pwm_1:up_time_2\ and \cheap_pwm_1:up_time_1\ and \cheap_pwm_1:up_time_0\));

Note:  Expanding virtual equation for '\cheap_pwm_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\cheap_pwm_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((\cheap_pwm_1:down_time_2\ and \cheap_pwm_1:down_time_1\ and \cheap_pwm_1:down_time_0\));

Note:  Expanding virtual equation for '\cheap_pwm_1:MODULE_3:g2:a0:s_2\' (cost = 3):
\cheap_pwm_1:MODULE_3:g2:a0:s_2\ <= ((not \cheap_pwm_1:down_time_1\ and \cheap_pwm_1:down_time_2\)
	OR (not \cheap_pwm_1:down_time_0\ and \cheap_pwm_1:down_time_2\)
	OR (not \cheap_pwm_1:down_time_2\ and \cheap_pwm_1:down_time_1\ and \cheap_pwm_1:down_time_0\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\cheap_pwm_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 5):
\cheap_pwm_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((\cheap_pwm_1:period_counter_3\ and \cheap_pwm_1:period_counter_2\ and \cheap_pwm_1:period_counter_1\ and \cheap_pwm_1:period_counter_0\));

Note:  Expanding virtual equation for '\cheap_pwm_1:MODULE_1:g2:a0:s_3\' (cost = 4):
\cheap_pwm_1:MODULE_1:g2:a0:s_3\ <= ((not \cheap_pwm_1:period_counter_2\ and \cheap_pwm_1:period_counter_3\)
	OR (not \cheap_pwm_1:period_counter_1\ and \cheap_pwm_1:period_counter_3\)
	OR (not \cheap_pwm_1:period_counter_0\ and \cheap_pwm_1:period_counter_3\)
	OR (not \cheap_pwm_1:period_counter_3\ and \cheap_pwm_1:period_counter_2\ and \cheap_pwm_1:period_counter_1\ and \cheap_pwm_1:period_counter_0\));

Note:  Expanding virtual equation for '\cheap_pwm_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\cheap_pwm_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((\cheap_pwm_1:up_time_3\ and \cheap_pwm_1:up_time_2\ and \cheap_pwm_1:up_time_1\ and \cheap_pwm_1:up_time_0\));

Note:  Expanding virtual equation for '\cheap_pwm_1:MODULE_2:g2:a0:s_3\' (cost = 4):
\cheap_pwm_1:MODULE_2:g2:a0:s_3\ <= ((not \cheap_pwm_1:up_time_2\ and \cheap_pwm_1:up_time_3\)
	OR (not \cheap_pwm_1:up_time_1\ and \cheap_pwm_1:up_time_3\)
	OR (not \cheap_pwm_1:up_time_0\ and \cheap_pwm_1:up_time_3\)
	OR (not \cheap_pwm_1:up_time_3\ and \cheap_pwm_1:up_time_2\ and \cheap_pwm_1:up_time_1\ and \cheap_pwm_1:up_time_0\));

Note:  Expanding virtual equation for '\cheap_pwm_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\cheap_pwm_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((\cheap_pwm_1:down_time_3\ and \cheap_pwm_1:down_time_2\ and \cheap_pwm_1:down_time_1\ and \cheap_pwm_1:down_time_0\));

Note:  Expanding virtual equation for '\cheap_pwm_1:MODULE_3:g2:a0:s_3\' (cost = 4):
\cheap_pwm_1:MODULE_3:g2:a0:s_3\ <= ((not \cheap_pwm_1:down_time_2\ and \cheap_pwm_1:down_time_3\)
	OR (not \cheap_pwm_1:down_time_1\ and \cheap_pwm_1:down_time_3\)
	OR (not \cheap_pwm_1:down_time_0\ and \cheap_pwm_1:down_time_3\)
	OR (not \cheap_pwm_1:down_time_3\ and \cheap_pwm_1:down_time_2\ and \cheap_pwm_1:down_time_1\ and \cheap_pwm_1:down_time_0\));


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\cheap_pwm_1:MODULE_1:g2:a0:s_4\' (cost = 5):
\cheap_pwm_1:MODULE_1:g2:a0:s_4\ <= ((not \cheap_pwm_1:period_counter_3\ and \cheap_pwm_1:period_counter_4\)
	OR (not \cheap_pwm_1:period_counter_2\ and \cheap_pwm_1:period_counter_4\)
	OR (not \cheap_pwm_1:period_counter_1\ and \cheap_pwm_1:period_counter_4\)
	OR (not \cheap_pwm_1:period_counter_0\ and \cheap_pwm_1:period_counter_4\)
	OR (not \cheap_pwm_1:period_counter_4\ and \cheap_pwm_1:period_counter_3\ and \cheap_pwm_1:period_counter_2\ and \cheap_pwm_1:period_counter_1\ and \cheap_pwm_1:period_counter_0\));

Note:  Expanding virtual equation for '\cheap_pwm_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\cheap_pwm_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((\cheap_pwm_1:up_time_4\ and \cheap_pwm_1:up_time_3\ and \cheap_pwm_1:up_time_2\ and \cheap_pwm_1:up_time_1\ and \cheap_pwm_1:up_time_0\));

Note:  Expanding virtual equation for '\cheap_pwm_1:MODULE_2:g2:a0:s_4\' (cost = 5):
\cheap_pwm_1:MODULE_2:g2:a0:s_4\ <= ((not \cheap_pwm_1:up_time_3\ and \cheap_pwm_1:up_time_4\)
	OR (not \cheap_pwm_1:up_time_2\ and \cheap_pwm_1:up_time_4\)
	OR (not \cheap_pwm_1:up_time_1\ and \cheap_pwm_1:up_time_4\)
	OR (not \cheap_pwm_1:up_time_0\ and \cheap_pwm_1:up_time_4\)
	OR (not \cheap_pwm_1:up_time_4\ and \cheap_pwm_1:up_time_3\ and \cheap_pwm_1:up_time_2\ and \cheap_pwm_1:up_time_1\ and \cheap_pwm_1:up_time_0\));

Note:  Expanding virtual equation for '\cheap_pwm_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\cheap_pwm_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((\cheap_pwm_1:down_time_4\ and \cheap_pwm_1:down_time_3\ and \cheap_pwm_1:down_time_2\ and \cheap_pwm_1:down_time_1\ and \cheap_pwm_1:down_time_0\));

Note:  Expanding virtual equation for '\cheap_pwm_1:MODULE_3:g2:a0:s_4\' (cost = 5):
\cheap_pwm_1:MODULE_3:g2:a0:s_4\ <= ((not \cheap_pwm_1:down_time_3\ and \cheap_pwm_1:down_time_4\)
	OR (not \cheap_pwm_1:down_time_2\ and \cheap_pwm_1:down_time_4\)
	OR (not \cheap_pwm_1:down_time_1\ and \cheap_pwm_1:down_time_4\)
	OR (not \cheap_pwm_1:down_time_0\ and \cheap_pwm_1:down_time_4\)
	OR (not \cheap_pwm_1:down_time_4\ and \cheap_pwm_1:down_time_3\ and \cheap_pwm_1:down_time_2\ and \cheap_pwm_1:down_time_1\ and \cheap_pwm_1:down_time_0\));


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\cheap_pwm_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 7):
\cheap_pwm_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((\cheap_pwm_1:up_time_5\ and \cheap_pwm_1:up_time_4\ and \cheap_pwm_1:up_time_3\ and \cheap_pwm_1:up_time_2\ and \cheap_pwm_1:up_time_1\ and \cheap_pwm_1:up_time_0\));

Note:  Expanding virtual equation for '\cheap_pwm_1:MODULE_2:g2:a0:s_5\' (cost = 6):
\cheap_pwm_1:MODULE_2:g2:a0:s_5\ <= ((not \cheap_pwm_1:up_time_4\ and \cheap_pwm_1:up_time_5\)
	OR (not \cheap_pwm_1:up_time_3\ and \cheap_pwm_1:up_time_5\)
	OR (not \cheap_pwm_1:up_time_2\ and \cheap_pwm_1:up_time_5\)
	OR (not \cheap_pwm_1:up_time_1\ and \cheap_pwm_1:up_time_5\)
	OR (not \cheap_pwm_1:up_time_0\ and \cheap_pwm_1:up_time_5\)
	OR (not \cheap_pwm_1:up_time_5\ and \cheap_pwm_1:up_time_4\ and \cheap_pwm_1:up_time_3\ and \cheap_pwm_1:up_time_2\ and \cheap_pwm_1:up_time_1\ and \cheap_pwm_1:up_time_0\));

Note:  Expanding virtual equation for '\cheap_pwm_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 7):
\cheap_pwm_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((\cheap_pwm_1:down_time_5\ and \cheap_pwm_1:down_time_4\ and \cheap_pwm_1:down_time_3\ and \cheap_pwm_1:down_time_2\ and \cheap_pwm_1:down_time_1\ and \cheap_pwm_1:down_time_0\));

Note:  Expanding virtual equation for '\cheap_pwm_1:MODULE_3:g2:a0:s_5\' (cost = 6):
\cheap_pwm_1:MODULE_3:g2:a0:s_5\ <= ((not \cheap_pwm_1:down_time_4\ and \cheap_pwm_1:down_time_5\)
	OR (not \cheap_pwm_1:down_time_3\ and \cheap_pwm_1:down_time_5\)
	OR (not \cheap_pwm_1:down_time_2\ and \cheap_pwm_1:down_time_5\)
	OR (not \cheap_pwm_1:down_time_1\ and \cheap_pwm_1:down_time_5\)
	OR (not \cheap_pwm_1:down_time_0\ and \cheap_pwm_1:down_time_5\)
	OR (not \cheap_pwm_1:down_time_5\ and \cheap_pwm_1:down_time_4\ and \cheap_pwm_1:down_time_3\ and \cheap_pwm_1:down_time_2\ and \cheap_pwm_1:down_time_1\ and \cheap_pwm_1:down_time_0\));


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\cheap_pwm_1:MODULE_2:g2:a0:s_6\' (cost = 7):
\cheap_pwm_1:MODULE_2:g2:a0:s_6\ <= ((not \cheap_pwm_1:up_time_5\ and \cheap_pwm_1:up_time_6\)
	OR (not \cheap_pwm_1:up_time_4\ and \cheap_pwm_1:up_time_6\)
	OR (not \cheap_pwm_1:up_time_3\ and \cheap_pwm_1:up_time_6\)
	OR (not \cheap_pwm_1:up_time_2\ and \cheap_pwm_1:up_time_6\)
	OR (not \cheap_pwm_1:up_time_1\ and \cheap_pwm_1:up_time_6\)
	OR (not \cheap_pwm_1:up_time_0\ and \cheap_pwm_1:up_time_6\)
	OR (not \cheap_pwm_1:up_time_6\ and \cheap_pwm_1:up_time_5\ and \cheap_pwm_1:up_time_4\ and \cheap_pwm_1:up_time_3\ and \cheap_pwm_1:up_time_2\ and \cheap_pwm_1:up_time_1\ and \cheap_pwm_1:up_time_0\));

Note:  Expanding virtual equation for '\cheap_pwm_1:MODULE_3:g2:a0:s_6\' (cost = 7):
\cheap_pwm_1:MODULE_3:g2:a0:s_6\ <= ((not \cheap_pwm_1:down_time_5\ and \cheap_pwm_1:down_time_6\)
	OR (not \cheap_pwm_1:down_time_4\ and \cheap_pwm_1:down_time_6\)
	OR (not \cheap_pwm_1:down_time_3\ and \cheap_pwm_1:down_time_6\)
	OR (not \cheap_pwm_1:down_time_2\ and \cheap_pwm_1:down_time_6\)
	OR (not \cheap_pwm_1:down_time_1\ and \cheap_pwm_1:down_time_6\)
	OR (not \cheap_pwm_1:down_time_0\ and \cheap_pwm_1:down_time_6\)
	OR (not \cheap_pwm_1:down_time_6\ and \cheap_pwm_1:down_time_5\ and \cheap_pwm_1:down_time_4\ and \cheap_pwm_1:down_time_3\ and \cheap_pwm_1:down_time_2\ and \cheap_pwm_1:down_time_1\ and \cheap_pwm_1:down_time_0\));


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 67 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \cheap_pwm_1:MODULE_6:g1:a0:gx:u0:lt_2\ to \cheap_pwm_1:MODULE_5:g1:a0:gx:u0:gt_2\
Aliasing \cheap_pwm_1:MODULE_6:g1:a0:gx:u0:gt_2\ to \cheap_pwm_1:MODULE_5:g1:a0:gx:u0:lt_2\
Removing Lhs of wire \cheap_pwm_1:MODULE_6:g1:a0:gx:u0:lt_2\[497] = \cheap_pwm_1:MODULE_5:g1:a0:gx:u0:gt_2\[413]
Removing Lhs of wire \cheap_pwm_1:MODULE_6:g1:a0:gx:u0:gt_2\[498] = \cheap_pwm_1:MODULE_5:g1:a0:gx:u0:lt_2\[412]

------------------------------------------------------
Aliased 0 equations, 2 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\ben\Documents\PSoC Creator\CHEAP_PWM_PSOC\Design01.cydsn\Design01.cyprj" -dcpsoc3 Design01.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.591ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.0.0.432, Family: PSoC3, Started at: Wednesday, 12 April 2017 14:47:39
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ben\Documents\PSoC Creator\CHEAP_PWM_PSOC\Design01.cydsn\Design01.cyprj -d CY8C5868AXI-LP035 Design01.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_7\ kept Net_55_3
    Removed wire end \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_7\ kept Net_55_3
    Removed wire end \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_6\ kept \cheap_pwm_1:up_time_6\
    Removed wire end \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_6\ kept \cheap_pwm_1:down_time_6\
    Removed wire end \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_5\ kept \cheap_pwm_1:up_time_5\
    Removed wire end \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_5\ kept \cheap_pwm_1:down_time_5\
    Removed wire end \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_4\ kept \cheap_pwm_1:up_time_4\
    Removed wire end \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_4\ kept \cheap_pwm_1:down_time_4\
    Removed wire end \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_3\ kept \cheap_pwm_1:up_time_3\
    Removed wire end \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_3\ kept \cheap_pwm_1:down_time_3\
    Removed wire end \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_2\ kept \cheap_pwm_1:up_time_2\
    Removed wire end \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_2\ kept \cheap_pwm_1:down_time_2\
    Removed wire end \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_1\ kept \cheap_pwm_1:up_time_1\
    Removed wire end \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_1\ kept \cheap_pwm_1:down_time_1\
    Removed wire end \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_0\ kept \cheap_pwm_1:up_time_0\
    Removed wire end \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_0\ kept \cheap_pwm_1:down_time_0\
    Removed wire end \cheap_pwm_1:MODULE_5:g1:a0:gx:u0:lti_0\ kept \cheap_pwm_1:MODULE_5:g1:a0:gx:u0:lt_2\
    Removed wire end \cheap_pwm_1:MODULE_5:g1:a0:gx:u0:gti_0\ kept \cheap_pwm_1:MODULE_5:g1:a0:gx:u0:gt_2\
    Removed wire end \cheap_pwm_1:MODULE_6:g1:a0:gx:u0:lti_0\ kept \cheap_pwm_1:MODULE_5:g1:a0:gx:u0:gt_2\
    Removed wire end \cheap_pwm_1:MODULE_6:g1:a0:gx:u0:gti_0\ kept \cheap_pwm_1:MODULE_5:g1:a0:gx:u0:lt_2\
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_2'. Fanout=28, Signal=Net_52
    Digital Clock 1: Automatic-assigning  clock 'Clock_1'. Fanout=15, Signal=Net_35
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = PWM_OUT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_OUT(0)__PA ,
            input => Net_35_local ,
            pad => PWM_OUT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_2(0)__PA ,
            input => Net_4 ,
            pad => Pin_2(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\cheap_pwm_1:MODULE_4:g1:a0:s_0\, Mode=(Combinatorial, Carry-Chain-Start)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Cpt0 Equation   = (\cheap_pwm_1:up_time_0\ * \cheap_pwm_1:down_time_0\)
            Cpt1 Equation   = (!\cheap_pwm_1:up_time_0\ * !\cheap_pwm_1:down_time_0\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\cheap_pwm_1:up_time_0\ * !\cheap_pwm_1:down_time_0\
            + \cheap_pwm_1:up_time_0\ * \cheap_pwm_1:down_time_0\
        );
        Cout = \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_0\
        Output = \cheap_pwm_1:MODULE_4:g1:a0:s_0\ (fanout=0)

    MacroCell: Name=\cheap_pwm_1:MODULE_4:g1:a0:s_1\, Mode=(Combinatorial, Carry-Chain-Continue)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Cpt0 Equation   = (\cheap_pwm_1:up_time_1\ * \cheap_pwm_1:down_time_1\)
            Cpt1 Equation   = (!\cheap_pwm_1:up_time_1\ * !\cheap_pwm_1:down_time_1\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\cheap_pwm_1:up_time_1\ * !\cheap_pwm_1:down_time_1\
            + \cheap_pwm_1:up_time_1\ * \cheap_pwm_1:down_time_1\
        );
        Cin = \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_0\
        Cout = \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_1\
        Output = \cheap_pwm_1:MODULE_4:g1:a0:s_1\ (fanout=0)

    MacroCell: Name=\cheap_pwm_1:MODULE_4:g1:a0:s_2\, Mode=(Combinatorial, Carry-Chain-Continue)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Cpt0 Equation   = (\cheap_pwm_1:up_time_2\ * \cheap_pwm_1:down_time_2\)
            Cpt1 Equation   = (!\cheap_pwm_1:up_time_2\ * !\cheap_pwm_1:down_time_2\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\cheap_pwm_1:up_time_2\ * !\cheap_pwm_1:down_time_2\
            + \cheap_pwm_1:up_time_2\ * \cheap_pwm_1:down_time_2\
        );
        Cin = \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_1\
        Cout = \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_2\
        Output = \cheap_pwm_1:MODULE_4:g1:a0:s_2\ (fanout=0)

    MacroCell: Name=\cheap_pwm_1:MODULE_4:g1:a0:s_3\, Mode=(Combinatorial, Carry-Chain-Continue)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Cpt0 Equation   = (\cheap_pwm_1:up_time_3\ * \cheap_pwm_1:down_time_3\)
            Cpt1 Equation   = (!\cheap_pwm_1:up_time_3\ * !\cheap_pwm_1:down_time_3\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\cheap_pwm_1:up_time_3\ * !\cheap_pwm_1:down_time_3\
            + \cheap_pwm_1:up_time_3\ * \cheap_pwm_1:down_time_3\
        );
        Cin = \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_2\
        Cout = \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_3\
        Output = \cheap_pwm_1:MODULE_4:g1:a0:s_3\ (fanout=0)

    MacroCell: Name=\cheap_pwm_1:MODULE_4:g1:a0:s_4\, Mode=(Combinatorial, Carry-Chain-Continue)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Cpt0 Equation   = (\cheap_pwm_1:up_time_4\ * \cheap_pwm_1:down_time_4\)
            Cpt1 Equation   = (!\cheap_pwm_1:up_time_4\ * !\cheap_pwm_1:down_time_4\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\cheap_pwm_1:up_time_4\ * !\cheap_pwm_1:down_time_4\
            + \cheap_pwm_1:up_time_4\ * \cheap_pwm_1:down_time_4\
        );
        Cin = \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_3\
        Cout = \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_4\
        Output = \cheap_pwm_1:MODULE_4:g1:a0:s_4\ (fanout=0)

    MacroCell: Name=\cheap_pwm_1:MODULE_4:g1:a0:s_5\, Mode=(Combinatorial, Carry-Chain-Continue)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Cpt0 Equation   = (\cheap_pwm_1:up_time_5\ * \cheap_pwm_1:down_time_5\)
            Cpt1 Equation   = (!\cheap_pwm_1:up_time_5\ * !\cheap_pwm_1:down_time_5\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\cheap_pwm_1:up_time_5\ * !\cheap_pwm_1:down_time_5\
            + \cheap_pwm_1:up_time_5\ * \cheap_pwm_1:down_time_5\
        );
        Cin = \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_4\
        Cout = \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_5\
        Output = \cheap_pwm_1:MODULE_4:g1:a0:s_5\ (fanout=0)

    MacroCell: Name=\cheap_pwm_1:MODULE_4:g1:a0:s_6\, Mode=(Combinatorial, Carry-Chain-Continue)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Cpt0 Equation   = (\cheap_pwm_1:up_time_6\ * \cheap_pwm_1:down_time_6\)
            Cpt1 Equation   = (!\cheap_pwm_1:up_time_6\ * !\cheap_pwm_1:down_time_6\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\cheap_pwm_1:up_time_6\ * !\cheap_pwm_1:down_time_6\
            + \cheap_pwm_1:up_time_6\ * \cheap_pwm_1:down_time_6\
        );
        Cin = \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_5\
        Cout = \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_6\
        Output = \cheap_pwm_1:MODULE_4:g1:a0:s_6\ (fanout=0)

    MacroCell: Name=\cheap_pwm_1:MODULE_4:g1:a0:s_7\, Mode=(Combinatorial, Carry-Chain-Last)
        Total # of inputs        : 0
        Total # of product terms : 2
        List of special equations: 
            Cpt0 Equation   = (0)
            Cpt1 Equation   = (1)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Cin = \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_6\
        Cout = \cheap_pwm_1:MODULE_4:g1:a0:s_7_cout\
        Output = \cheap_pwm_1:MODULE_4:g1:a0:s_7\ (fanout=0)

    MacroCell: Name=\cheap_pwm_1:MODULE_5:g1:a0:gx:u0:lt_2\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\cheap_pwm_1:period_counter_2\ * 
              !\cheap_pwm_1:period_counter_1\ * 
              !\cheap_pwm_1:period_counter_0\
        );
        Output = \cheap_pwm_1:MODULE_5:g1:a0:gx:u0:lt_2\ (fanout=1)

    MacroCell: Name=\cheap_pwm_1:MODULE_5:g1:a0:gx:u0:gt_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\cheap_pwm_1:period_counter_2\ * 
              !\cheap_pwm_1:period_counter_1\
        );
        Output = \cheap_pwm_1:MODULE_5:g1:a0:gx:u0:gt_2\ (fanout=1)

    MacroCell: Name=\cheap_pwm_1:period_counter_4\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \cheap_pwm_1:period_counter_3\ * \cheap_pwm_1:period_counter_2\ * 
              \cheap_pwm_1:period_counter_1\ * \cheap_pwm_1:period_counter_0\
        );
        Output = \cheap_pwm_1:period_counter_4\ (fanout=1)

    MacroCell: Name=\cheap_pwm_1:period_counter_3\, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \cheap_pwm_1:period_counter_2\ * \cheap_pwm_1:period_counter_1\ * 
              \cheap_pwm_1:period_counter_0\
        );
        Output = \cheap_pwm_1:period_counter_3\ (fanout=2)

    MacroCell: Name=\cheap_pwm_1:period_counter_2\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \cheap_pwm_1:period_counter_1\ * \cheap_pwm_1:period_counter_0\
        );
        Output = \cheap_pwm_1:period_counter_2\ (fanout=4)

    MacroCell: Name=\cheap_pwm_1:period_counter_1\, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \cheap_pwm_1:period_counter_0\
        );
        Output = \cheap_pwm_1:period_counter_1\ (fanout=5)

    MacroCell: Name=\cheap_pwm_1:period_counter_0\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \cheap_pwm_1:period_counter_0\ (fanout=5)

    MacroCell: Name=\cheap_pwm_1:up_time_6\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \cheap_pwm_1:up_time_5\ * \cheap_pwm_1:up_time_4\ * 
              \cheap_pwm_1:up_time_3\ * \cheap_pwm_1:up_time_2\ * 
              \cheap_pwm_1:up_time_1\ * \cheap_pwm_1:up_time_0\ * 
              Net_35_local
        );
        Output = \cheap_pwm_1:up_time_6\ (fanout=3)

    MacroCell: Name=\cheap_pwm_1:up_time_5\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \cheap_pwm_1:up_time_4\ * \cheap_pwm_1:up_time_3\ * 
              \cheap_pwm_1:up_time_2\ * \cheap_pwm_1:up_time_1\ * 
              \cheap_pwm_1:up_time_0\ * Net_35_local
        );
        Output = \cheap_pwm_1:up_time_5\ (fanout=4)

    MacroCell: Name=\cheap_pwm_1:up_time_4\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \cheap_pwm_1:up_time_3\ * \cheap_pwm_1:up_time_2\ * 
              \cheap_pwm_1:up_time_1\ * \cheap_pwm_1:up_time_0\ * 
              Net_35_local
        );
        Output = \cheap_pwm_1:up_time_4\ (fanout=5)

    MacroCell: Name=\cheap_pwm_1:up_time_3\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \cheap_pwm_1:up_time_2\ * \cheap_pwm_1:up_time_1\ * 
              \cheap_pwm_1:up_time_0\ * Net_35_local
        );
        Output = \cheap_pwm_1:up_time_3\ (fanout=6)

    MacroCell: Name=\cheap_pwm_1:up_time_2\, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \cheap_pwm_1:up_time_1\ * \cheap_pwm_1:up_time_0\ * 
              Net_35_local
        );
        Output = \cheap_pwm_1:up_time_2\ (fanout=7)

    MacroCell: Name=\cheap_pwm_1:up_time_1\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \cheap_pwm_1:up_time_0\ * Net_35_local
        );
        Output = \cheap_pwm_1:up_time_1\ (fanout=8)

    MacroCell: Name=\cheap_pwm_1:up_time_0\, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_35_local
        );
        Output = \cheap_pwm_1:up_time_0\ (fanout=9)

    MacroCell: Name=\cheap_pwm_1:down_time_6\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \cheap_pwm_1:down_time_5\ * \cheap_pwm_1:down_time_4\ * 
              \cheap_pwm_1:down_time_3\ * \cheap_pwm_1:down_time_2\ * 
              \cheap_pwm_1:down_time_1\ * \cheap_pwm_1:down_time_0\ * 
              !Net_35_local
        );
        Output = \cheap_pwm_1:down_time_6\ (fanout=3)

    MacroCell: Name=\cheap_pwm_1:down_time_5\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \cheap_pwm_1:down_time_4\ * \cheap_pwm_1:down_time_3\ * 
              \cheap_pwm_1:down_time_2\ * \cheap_pwm_1:down_time_1\ * 
              \cheap_pwm_1:down_time_0\ * !Net_35_local
        );
        Output = \cheap_pwm_1:down_time_5\ (fanout=4)

    MacroCell: Name=\cheap_pwm_1:down_time_4\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \cheap_pwm_1:down_time_3\ * \cheap_pwm_1:down_time_2\ * 
              \cheap_pwm_1:down_time_1\ * \cheap_pwm_1:down_time_0\ * 
              !Net_35_local
        );
        Output = \cheap_pwm_1:down_time_4\ (fanout=5)

    MacroCell: Name=\cheap_pwm_1:down_time_3\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \cheap_pwm_1:down_time_2\ * \cheap_pwm_1:down_time_1\ * 
              \cheap_pwm_1:down_time_0\ * !Net_35_local
        );
        Output = \cheap_pwm_1:down_time_3\ (fanout=6)

    MacroCell: Name=\cheap_pwm_1:down_time_2\, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \cheap_pwm_1:down_time_1\ * \cheap_pwm_1:down_time_0\ * 
              !Net_35_local
        );
        Output = \cheap_pwm_1:down_time_2\ (fanout=7)

    MacroCell: Name=\cheap_pwm_1:down_time_1\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \cheap_pwm_1:down_time_0\ * !Net_35_local
        );
        Output = \cheap_pwm_1:down_time_1\ (fanout=8)

    MacroCell: Name=\cheap_pwm_1:down_time_0\, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_35_local
        );
        Output = \cheap_pwm_1:down_time_0\ (fanout=9)

    MacroCell: Name=Net_4, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\cheap_pwm_1:period_counter_4\ * 
              !\cheap_pwm_1:period_counter_3\ * 
              \cheap_pwm_1:MODULE_5:g1:a0:gx:u0:lt_2\ * 
              !\cheap_pwm_1:MODULE_5:g1:a0:gx:u0:gt_2\
        );
        Output = Net_4 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    6 :    8 : 25.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    0 :   32 :   32 :  0.00 %
IO                            :    5 :   67 :   72 :  6.94 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   30 :  162 :  192 : 15.63 %
  Unique P-terms              :   36 :  348 :  384 :  9.38 %
  Total P-terms               :   36 :      :      :        
  Datapath Cells              :    0 :   24 :   24 :  0.00 %
  Status Cells                :    0 :   24 :   24 :  0.00 %
  Control Cells               :    0 :   24 :   24 :  0.00 %
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.031ms
Tech Mapping phase: Elapsed time ==> 0s.140ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(0)][IoId=(0)] : PWM_OUT(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Pin_2(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.468ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.8 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    8 :   40 :   48 :  16.67%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.63
                   Pterms :            4.63
               Macrocells :            3.75
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :       8.75 :       7.50
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\cheap_pwm_1:down_time_6\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \cheap_pwm_1:down_time_5\ * \cheap_pwm_1:down_time_4\ * 
              \cheap_pwm_1:down_time_3\ * \cheap_pwm_1:down_time_2\ * 
              \cheap_pwm_1:down_time_1\ * \cheap_pwm_1:down_time_0\ * 
              !Net_35_local
        );
        Output = \cheap_pwm_1:down_time_6\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\cheap_pwm_1:down_time_5\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \cheap_pwm_1:down_time_4\ * \cheap_pwm_1:down_time_3\ * 
              \cheap_pwm_1:down_time_2\ * \cheap_pwm_1:down_time_1\ * 
              \cheap_pwm_1:down_time_0\ * !Net_35_local
        );
        Output = \cheap_pwm_1:down_time_5\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\cheap_pwm_1:down_time_4\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \cheap_pwm_1:down_time_3\ * \cheap_pwm_1:down_time_2\ * 
              \cheap_pwm_1:down_time_1\ * \cheap_pwm_1:down_time_0\ * 
              !Net_35_local
        );
        Output = \cheap_pwm_1:down_time_4\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\cheap_pwm_1:down_time_3\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \cheap_pwm_1:down_time_2\ * \cheap_pwm_1:down_time_1\ * 
              \cheap_pwm_1:down_time_0\ * !Net_35_local
        );
        Output = \cheap_pwm_1:down_time_3\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\cheap_pwm_1:down_time_2\, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \cheap_pwm_1:down_time_1\ * \cheap_pwm_1:down_time_0\ * 
              !Net_35_local
        );
        Output = \cheap_pwm_1:down_time_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\cheap_pwm_1:down_time_1\, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \cheap_pwm_1:down_time_0\ * !Net_35_local
        );
        Output = \cheap_pwm_1:down_time_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\cheap_pwm_1:down_time_0\, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_35_local
        );
        Output = \cheap_pwm_1:down_time_0\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_4, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\cheap_pwm_1:period_counter_4\ * 
              !\cheap_pwm_1:period_counter_3\ * 
              \cheap_pwm_1:MODULE_5:g1:a0:gx:u0:lt_2\ * 
              !\cheap_pwm_1:MODULE_5:g1:a0:gx:u0:gt_2\
        );
        Output = Net_4 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\cheap_pwm_1:MODULE_5:g1:a0:gx:u0:gt_2\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\cheap_pwm_1:period_counter_2\ * 
              !\cheap_pwm_1:period_counter_1\
        );
        Output = \cheap_pwm_1:MODULE_5:g1:a0:gx:u0:gt_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\cheap_pwm_1:MODULE_5:g1:a0:gx:u0:lt_2\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\cheap_pwm_1:period_counter_2\ * 
              !\cheap_pwm_1:period_counter_1\ * 
              !\cheap_pwm_1:period_counter_0\
        );
        Output = \cheap_pwm_1:MODULE_5:g1:a0:gx:u0:lt_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\cheap_pwm_1:period_counter_2\, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \cheap_pwm_1:period_counter_1\ * \cheap_pwm_1:period_counter_0\
        );
        Output = \cheap_pwm_1:period_counter_2\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=4, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\cheap_pwm_1:period_counter_1\, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \cheap_pwm_1:period_counter_0\
        );
        Output = \cheap_pwm_1:period_counter_1\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\cheap_pwm_1:period_counter_0\, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \cheap_pwm_1:period_counter_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\cheap_pwm_1:period_counter_4\, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \cheap_pwm_1:period_counter_3\ * \cheap_pwm_1:period_counter_2\ * 
              \cheap_pwm_1:period_counter_1\ * \cheap_pwm_1:period_counter_0\
        );
        Output = \cheap_pwm_1:period_counter_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\cheap_pwm_1:period_counter_3\, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \cheap_pwm_1:period_counter_2\ * \cheap_pwm_1:period_counter_1\ * 
              \cheap_pwm_1:period_counter_0\
        );
        Output = \cheap_pwm_1:period_counter_3\ (fanout=2)
        Properties               : 
        {
        }
}

UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\cheap_pwm_1:MODULE_4:g1:a0:s_0\, Mode=(Combinatorial, Carry-Chain-Start (next @ [UDB=(1,3)][LB=0][MC=1])) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Cpt0 Equation   = (\cheap_pwm_1:up_time_0\ * \cheap_pwm_1:down_time_0\)
            Cpt1 Equation   = (!\cheap_pwm_1:up_time_0\ * !\cheap_pwm_1:down_time_0\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\cheap_pwm_1:up_time_0\ * !\cheap_pwm_1:down_time_0\
            + \cheap_pwm_1:up_time_0\ * \cheap_pwm_1:down_time_0\
        );
        Cout = \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_0\
        Output = \cheap_pwm_1:MODULE_4:g1:a0:s_0\ (fanout=0)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\cheap_pwm_1:MODULE_4:g1:a0:s_1\, Mode=(Combinatorial, Carry-Chain-Continue (next @ [UDB=(1,3)][LB=0][MC=2])) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Cpt0 Equation   = (\cheap_pwm_1:up_time_1\ * \cheap_pwm_1:down_time_1\)
            Cpt1 Equation   = (!\cheap_pwm_1:up_time_1\ * !\cheap_pwm_1:down_time_1\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\cheap_pwm_1:up_time_1\ * !\cheap_pwm_1:down_time_1\
            + \cheap_pwm_1:up_time_1\ * \cheap_pwm_1:down_time_1\
        );
        Cin = \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_0\
        Cout = \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_1\
        Output = \cheap_pwm_1:MODULE_4:g1:a0:s_1\ (fanout=0)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\cheap_pwm_1:MODULE_4:g1:a0:s_2\, Mode=(Combinatorial, Carry-Chain-Continue (next @ [UDB=(1,3)][LB=0][MC=3])) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Cpt0 Equation   = (\cheap_pwm_1:up_time_2\ * \cheap_pwm_1:down_time_2\)
            Cpt1 Equation   = (!\cheap_pwm_1:up_time_2\ * !\cheap_pwm_1:down_time_2\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\cheap_pwm_1:up_time_2\ * !\cheap_pwm_1:down_time_2\
            + \cheap_pwm_1:up_time_2\ * \cheap_pwm_1:down_time_2\
        );
        Cin = \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_1\
        Cout = \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_2\
        Output = \cheap_pwm_1:MODULE_4:g1:a0:s_2\ (fanout=0)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\cheap_pwm_1:MODULE_4:g1:a0:s_3\, Mode=(Combinatorial, Carry-Chain-Continue (next @ [UDB=(1,3)][LB=1][MC=0])) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Cpt0 Equation   = (\cheap_pwm_1:up_time_3\ * \cheap_pwm_1:down_time_3\)
            Cpt1 Equation   = (!\cheap_pwm_1:up_time_3\ * !\cheap_pwm_1:down_time_3\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\cheap_pwm_1:up_time_3\ * !\cheap_pwm_1:down_time_3\
            + \cheap_pwm_1:up_time_3\ * \cheap_pwm_1:down_time_3\
        );
        Cin = \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_2\
        Cout = \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_3\
        Output = \cheap_pwm_1:MODULE_4:g1:a0:s_3\ (fanout=0)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\cheap_pwm_1:MODULE_4:g1:a0:s_4\, Mode=(Combinatorial, Carry-Chain-Continue (next @ [UDB=(1,3)][LB=1][MC=1])) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Cpt0 Equation   = (\cheap_pwm_1:up_time_4\ * \cheap_pwm_1:down_time_4\)
            Cpt1 Equation   = (!\cheap_pwm_1:up_time_4\ * !\cheap_pwm_1:down_time_4\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\cheap_pwm_1:up_time_4\ * !\cheap_pwm_1:down_time_4\
            + \cheap_pwm_1:up_time_4\ * \cheap_pwm_1:down_time_4\
        );
        Cin = \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_3\
        Cout = \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_4\
        Output = \cheap_pwm_1:MODULE_4:g1:a0:s_4\ (fanout=0)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\cheap_pwm_1:MODULE_4:g1:a0:s_5\, Mode=(Combinatorial, Carry-Chain-Continue (next @ [UDB=(1,3)][LB=1][MC=2])) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Cpt0 Equation   = (\cheap_pwm_1:up_time_5\ * \cheap_pwm_1:down_time_5\)
            Cpt1 Equation   = (!\cheap_pwm_1:up_time_5\ * !\cheap_pwm_1:down_time_5\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\cheap_pwm_1:up_time_5\ * !\cheap_pwm_1:down_time_5\
            + \cheap_pwm_1:up_time_5\ * \cheap_pwm_1:down_time_5\
        );
        Cin = \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_4\
        Cout = \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_5\
        Output = \cheap_pwm_1:MODULE_4:g1:a0:s_5\ (fanout=0)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\cheap_pwm_1:MODULE_4:g1:a0:s_6\, Mode=(Combinatorial, Carry-Chain-Continue (next @ [UDB=(1,3)][LB=1][MC=3])) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Cpt0 Equation   = (\cheap_pwm_1:up_time_6\ * \cheap_pwm_1:down_time_6\)
            Cpt1 Equation   = (!\cheap_pwm_1:up_time_6\ * !\cheap_pwm_1:down_time_6\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\cheap_pwm_1:up_time_6\ * !\cheap_pwm_1:down_time_6\
            + \cheap_pwm_1:up_time_6\ * \cheap_pwm_1:down_time_6\
        );
        Cin = \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_5\
        Cout = \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_6\
        Output = \cheap_pwm_1:MODULE_4:g1:a0:s_6\ (fanout=0)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\cheap_pwm_1:MODULE_4:g1:a0:s_7\, Mode=(Combinatorial, Carry-Chain-Last) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 2
        List of special equations: 
            Cpt0 Equation   = (0)
            Cpt1 Equation   = (1)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Cin = \cheap_pwm_1:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_6\
        Cout = \cheap_pwm_1:MODULE_4:g1:a0:s_7_cout\
        Output = \cheap_pwm_1:MODULE_4:g1:a0:s_7\ (fanout=0)
        Properties               : 
        {
        }
}

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\cheap_pwm_1:up_time_6\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \cheap_pwm_1:up_time_5\ * \cheap_pwm_1:up_time_4\ * 
              \cheap_pwm_1:up_time_3\ * \cheap_pwm_1:up_time_2\ * 
              \cheap_pwm_1:up_time_1\ * \cheap_pwm_1:up_time_0\ * 
              Net_35_local
        );
        Output = \cheap_pwm_1:up_time_6\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\cheap_pwm_1:up_time_5\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \cheap_pwm_1:up_time_4\ * \cheap_pwm_1:up_time_3\ * 
              \cheap_pwm_1:up_time_2\ * \cheap_pwm_1:up_time_1\ * 
              \cheap_pwm_1:up_time_0\ * Net_35_local
        );
        Output = \cheap_pwm_1:up_time_5\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\cheap_pwm_1:up_time_4\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \cheap_pwm_1:up_time_3\ * \cheap_pwm_1:up_time_2\ * 
              \cheap_pwm_1:up_time_1\ * \cheap_pwm_1:up_time_0\ * 
              Net_35_local
        );
        Output = \cheap_pwm_1:up_time_4\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\cheap_pwm_1:up_time_3\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \cheap_pwm_1:up_time_2\ * \cheap_pwm_1:up_time_1\ * 
              \cheap_pwm_1:up_time_0\ * Net_35_local
        );
        Output = \cheap_pwm_1:up_time_3\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\cheap_pwm_1:up_time_2\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \cheap_pwm_1:up_time_1\ * \cheap_pwm_1:up_time_0\ * 
              Net_35_local
        );
        Output = \cheap_pwm_1:up_time_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\cheap_pwm_1:up_time_1\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \cheap_pwm_1:up_time_0\ * Net_35_local
        );
        Output = \cheap_pwm_1:up_time_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\cheap_pwm_1:up_time_0\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_52) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_35_local
        );
        Output = \cheap_pwm_1:up_time_0\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: empty
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = PWM_OUT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_OUT(0)__PA ,
        input => Net_35_local ,
        pad => PWM_OUT(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_2(0)__PA ,
        input => Net_4 ,
        pad => Pin_2(0)_PAD );
    Properties:
    {
    }

Port 1 is empty
Port 2 is empty
Port 3 is empty
Port 4 is empty
Port 5 is empty
Port 6 is empty
Port 12 is empty
Port 15 is empty
ARM group 0: empty
CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_52 ,
            dclk_0 => Net_52_local ,
            dclk_glb_1 => Net_35 ,
            dclk_1 => Net_35_local );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |            | 
Port | Pin | Fixed |      Type |       Drive Mode |       Name | Connections
-----+-----+-------+-----------+------------------+------------+-----------------
   0 |   0 |     * |      NONE |         CMOS_OUT | PWM_OUT(0) | In(Net_35_local)
     |   1 |     * |      NONE |         CMOS_OUT |   Pin_2(0) | In(Net_4)
---------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.000ms
Digital Placement phase: Elapsed time ==> 1s.218ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.281ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.046ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0021: Design01_timing.html: Warning-1350: Asynchronous path(s) exist from "Clock_1(routed)" to "Clock_2". See the timing report for details. (File=C:\Users\ben\Documents\PSoC Creator\CHEAP_PWM_PSOC\Design01.cydsn\Design01_timing.html)
Timing report is in Design01_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.390ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.234ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 4s.844ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.844ms
API generation phase: Elapsed time ==> 1s.312ms
Dependency generation phase: Elapsed time ==> 0s.015ms
Cleanup phase: Elapsed time ==> 0s.000ms
