INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hun/factorial/factorial.srcs/sources_1/new/BUF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BUFFER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hun/factorial/factorial.srcs/sources_1/new/CMP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CMP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hun/factorial/factorial.srcs/sources_1/new/CNT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hun/140L8/140L8.srcs/sources_1/new/FMUX2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FMUX2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hun/factorial/factorial.srcs/sources_1/new/MUL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hun/factorial/factorial.srcs/sources_1/new/REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hun/140L8/140L8.srcs/sources_1/new/SR_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SR_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hun/factorial/factorial.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hun/factorial/factorial.srcs/sources_1/new/dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hun/140L8/140L8.srcs/sources_1/new/fact_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hun/140L8/140L8.srcs/sources_1/new/fact_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hun/factorial/factorial.srcs/sources_1/new/factorial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module factorial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hun/L5MIPS/L5MIPS.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hun/140L8/140L8.srcs/sim_1/new/fact_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_tb
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/Hun/140L8/140L8.srcs/sim_1/new/fact_tb.v:48]
