Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Daichi\hubiC\ELN\FPGA\Projects\qsys\blinker.qsys --block-symbol-file --output-directory=C:\Users\Daichi\hubiC\ELN\FPGA\Projects\qsys\blinker --family="Cyclone V" --part=5CGXFC5C6F27C7
Progress: Loading qsys/blinker.qsys
Progress: Reading input file
Progress: Adding clk_main [clock_source 15.0]
Progress: Parameterizing module clk_main
Progress: Adding led [altera_avalon_pio 15.0]
Progress: Parameterizing module led
Progress: Adding nios2_proc [altera_nios2_gen2 15.0]
Progress: Parameterizing module nios2_proc
Progress: Adding onchip_memory [altera_avalon_new_sdram_controller 15.0]
Progress: Parameterizing module onchip_memory
Progress: Adding switcher [altera_avalon_pio 15.0]
Progress: Parameterizing module switcher
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 15.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: blinker.switcher: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: blinker.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: blinker.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Warning: blinker.onchip_memory: onchip_memory.wire must be exported, or connected to a matching conduit.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Daichi\hubiC\ELN\FPGA\Projects\qsys\blinker.qsys --synthesis=VHDL --output-directory=C:\Users\Daichi\hubiC\ELN\FPGA\Projects\qsys\blinker\synthesis --family="Cyclone V" --part=5CGXFC5C6F27C7
Progress: Loading qsys/blinker.qsys
Progress: Reading input file
Progress: Adding clk_main [clock_source 15.0]
Progress: Parameterizing module clk_main
Progress: Adding led [altera_avalon_pio 15.0]
Progress: Parameterizing module led
Progress: Adding nios2_proc [altera_nios2_gen2 15.0]
Progress: Parameterizing module nios2_proc
Progress: Adding onchip_memory [altera_avalon_new_sdram_controller 15.0]
Progress: Parameterizing module onchip_memory
Progress: Adding switcher [altera_avalon_pio 15.0]
Progress: Parameterizing module switcher
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 15.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: blinker.switcher: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: blinker.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: blinker.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Warning: blinker.onchip_memory: onchip_memory.wire must be exported, or connected to a matching conduit.
Info: blinker: Generating blinker "blinker" for QUARTUS_SYNTH
Info: led: Starting RTL generation for module 'blinker_led'
Info: led:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=blinker_led --dir=C:/Users/Daichi/AppData/Local/Temp/alt6786_6188002049926671821.dir/0029_led_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Daichi/AppData/Local/Temp/alt6786_6188002049926671821.dir/0029_led_gen//blinker_led_component_configuration.pl  --do_build_sim=0  ]
Info: led: Done RTL generation for module 'blinker_led'
Info: led: "blinker" instantiated altera_avalon_pio "led"
Info: nios2_proc: "blinker" instantiated altera_nios2_gen2 "nios2_proc"
Info: onchip_memory: Starting RTL generation for module 'blinker_onchip_memory'
Info: onchip_memory:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=blinker_onchip_memory --dir=C:/Users/Daichi/AppData/Local/Temp/alt6786_6188002049926671821.dir/0030_onchip_memory_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Daichi/AppData/Local/Temp/alt6786_6188002049926671821.dir/0030_onchip_memory_gen//blinker_onchip_memory_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory: Done RTL generation for module 'blinker_onchip_memory'
Info: onchip_memory: "blinker" instantiated altera_avalon_new_sdram_controller "onchip_memory"
Info: switcher: Starting RTL generation for module 'blinker_switcher'
Info: switcher:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=blinker_switcher --dir=C:/Users/Daichi/AppData/Local/Temp/alt6786_6188002049926671821.dir/0031_switcher_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Daichi/AppData/Local/Temp/alt6786_6188002049926671821.dir/0031_switcher_gen//blinker_switcher_component_configuration.pl  --do_build_sim=0  ]
Info: switcher: Done RTL generation for module 'blinker_switcher'
Info: switcher: "blinker" instantiated altera_avalon_pio "switcher"
Info: sysid_qsys_0: "blinker" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "blinker" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "blinker" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "blinker" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'blinker_nios2_proc_cpu'
Info: cpu:   Generation command is [exec C:/altera/15.0/quartus/bin64/eperlcmd.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=blinker_nios2_proc_cpu --dir=C:/Users/Daichi/AppData/Local/Temp/alt6786_6188002049926671821.dir/0035_cpu_gen/ --quartus_bindir=C:/altera/15.0/quartus/bin64 --verilog --config=C:/Users/Daichi/AppData/Local/Temp/alt6786_6188002049926671821.dir/0035_cpu_gen//blinker_nios2_proc_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2015.12.17 13:15:41 (*) Starting Nios II generation
Info: cpu: # 2015.12.17 13:15:41 (*)   Checking for plaintext license.
Info: cpu: # 2015.12.17 13:15:42 (*)   Couldn't query license setup in Quartus directory C:/altera/15.0/quartus/bin64
Info: cpu: # 2015.12.17 13:15:42 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2015.12.17 13:15:42 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2015.12.17 13:15:42 (*)   Plaintext license not found.
Info: cpu: # 2015.12.17 13:15:42 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2015.12.17 13:15:43 (*)   Couldn't query license setup in Quartus directory C:/altera/15.0/quartus/bin64
Info: cpu: # 2015.12.17 13:15:43 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2015.12.17 13:15:43 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2015.12.17 13:15:43 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2015.12.17 13:15:43 (*)   Elaborating CPU configuration settings
Info: cpu: # 2015.12.17 13:15:43 (*)   Creating all objects for CPU
Info: cpu: # 2015.12.17 13:15:43 (*)     Testbench
Info: cpu: # 2015.12.17 13:15:44 (*)     Instruction decoding
Info: cpu: # 2015.12.17 13:15:44 (*)       Instruction fields
Info: cpu: # 2015.12.17 13:15:44 (*)       Instruction decodes
Info: cpu: # 2015.12.17 13:15:45 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2015.12.17 13:15:45 (*)       Instruction controls
Info: cpu: # 2015.12.17 13:15:45 (*)     Pipeline frontend
Info: cpu: # 2015.12.17 13:15:45 (*)     Pipeline backend
Info: cpu: # 2015.12.17 13:15:48 (*)   Generating RTL from CPU objects
Info: cpu: # 2015.12.17 13:15:51 (*)   Creating encrypted RTL
Info: cpu: # 2015.12.17 13:15:52 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'blinker_nios2_proc_cpu'
Info: cpu: "nios2_proc" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_proc_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_proc_data_master_translator"
Info: sysid_qsys_0_control_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "sysid_qsys_0_control_slave_translator"
Info: nios2_proc_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_proc_data_master_agent"
Info: sysid_qsys_0_control_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "sysid_qsys_0_control_slave_agent"
Info: sysid_qsys_0_control_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "sysid_qsys_0_control_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: nios2_proc_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_proc_data_master_limiter"
Info: Reusing file C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/altera_merlin_arbitrator.sv
Info: onchip_memory_s1_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "onchip_memory_s1_cmd_width_adapter"
Info: Reusing file C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_002: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_002"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_002" instantiated error_adapter "error_adapter_0"
Info: blinker: Done "blinker" with 34 modules, 56 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
