{
  "Top": "hls_db_insert_sort_function",
  "RtlTop": "hls_db_insert_sort_function",
  "RtlPrefix": "",
  "RtlSubPrefix": "hls_db_insert_sort_function_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplushbm",
    "Device": "xcu50",
    "Package": "-fsvh2104",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "din_strm": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<unsigned int, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "din_strm_V",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "kin_strm": {
      "index": "1",
      "direction": "in",
      "srcType": "stream<unsigned int, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "kin_strm_V",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "strm_in_end": {
      "index": "2",
      "direction": "in",
      "srcType": "stream<bool, 0>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "interface",
          "interface": "strm_in_end_V",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "dout_strm": {
      "index": "3",
      "direction": "out",
      "srcType": "stream<unsigned int, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "dout_strm_V",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "kout_strm": {
      "index": "4",
      "direction": "out",
      "srcType": "stream<unsigned int, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "kout_strm_V",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "strm_out_end": {
      "index": "5",
      "direction": "out",
      "srcType": "stream<bool, 0>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "interface",
          "interface": "strm_out_end_V",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "sign": {
      "index": "6",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "sign",
          "name": "sign",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top hls_db_insert_sort_function -name hls_db_insert_sort_function"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "hls_db_insert_sort_function"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "3.33",
    "Uncertainty": "0.8991",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 3.330 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "hls_db_insert_sort_function",
    "Version": "1.0",
    "DisplayName": "Hls_db_insert_sort_function",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_hls_db_insert_sort_function_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/top.cpp"],
    "Vhdl": [
      "impl\/vhdl\/hls_db_insert_sort_function_insert_sort_top_unsigned_int_unsigned_int_4_s.vhd",
      "impl\/vhdl\/hls_db_insert_sort_function.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/hls_db_insert_sort_function_insert_sort_top_unsigned_int_unsigned_int_4_s.v",
      "impl\/verilog\/hls_db_insert_sort_function.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/hls_db_insert_sort_function.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["\/home\/lduac\/Projects\/CCC-Pragma_OK\/problems\/sort1\/insert_sort.prj\/solution1\/.debug\/hls_db_insert_sort_function.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "din_strm_V": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "din_strm_V_",
      "portMap": {
        "din_strm_V_dout": "RD_DATA",
        "din_strm_V_empty_n": "EMPTY_N",
        "din_strm_V_read": "RD_EN"
      },
      "ports": [
        "din_strm_V_dout",
        "din_strm_V_empty_n",
        "din_strm_V_read"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "din_strm"
        }]
    },
    "dout_strm_V": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "dout_strm_V_",
      "portMap": {
        "dout_strm_V_din": "WR_DATA",
        "dout_strm_V_full_n": "FULL_N",
        "dout_strm_V_write": "WR_EN"
      },
      "ports": [
        "dout_strm_V_din",
        "dout_strm_V_full_n",
        "dout_strm_V_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "dout_strm"
        }]
    },
    "kin_strm_V": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "kin_strm_V_",
      "portMap": {
        "kin_strm_V_dout": "RD_DATA",
        "kin_strm_V_empty_n": "EMPTY_N",
        "kin_strm_V_read": "RD_EN"
      },
      "ports": [
        "kin_strm_V_dout",
        "kin_strm_V_empty_n",
        "kin_strm_V_read"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "kin_strm"
        }]
    },
    "kout_strm_V": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "kout_strm_V_",
      "portMap": {
        "kout_strm_V_din": "WR_DATA",
        "kout_strm_V_full_n": "FULL_N",
        "kout_strm_V_write": "WR_EN"
      },
      "ports": [
        "kout_strm_V_din",
        "kout_strm_V_full_n",
        "kout_strm_V_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "kout_strm"
        }]
    },
    "sign": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"sign": "DATA"},
      "ports": ["sign"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "sign"
        }]
    },
    "strm_in_end_V": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "dataWidth": "1",
      "portPrefix": "strm_in_end_V_",
      "portMap": {
        "strm_in_end_V_dout": "RD_DATA",
        "strm_in_end_V_empty_n": "EMPTY_N",
        "strm_in_end_V_read": "RD_EN"
      },
      "ports": [
        "strm_in_end_V_dout",
        "strm_in_end_V_empty_n",
        "strm_in_end_V_read"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "strm_in_end"
        }]
    },
    "strm_out_end_V": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "dataWidth": "1",
      "portPrefix": "strm_out_end_V_",
      "portMap": {
        "strm_out_end_V_din": "WR_DATA",
        "strm_out_end_V_full_n": "FULL_N",
        "strm_out_end_V_write": "WR_EN"
      },
      "ports": [
        "strm_out_end_V_din",
        "strm_out_end_V_full_n",
        "strm_out_end_V_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "strm_out_end"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "din_strm_V_dout": {
      "dir": "in",
      "width": "32"
    },
    "din_strm_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "din_strm_V_read": {
      "dir": "out",
      "width": "1"
    },
    "kin_strm_V_dout": {
      "dir": "in",
      "width": "32"
    },
    "kin_strm_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "kin_strm_V_read": {
      "dir": "out",
      "width": "1"
    },
    "strm_in_end_V_dout": {
      "dir": "in",
      "width": "1"
    },
    "strm_in_end_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "strm_in_end_V_read": {
      "dir": "out",
      "width": "1"
    },
    "dout_strm_V_din": {
      "dir": "out",
      "width": "32"
    },
    "dout_strm_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "dout_strm_V_write": {
      "dir": "out",
      "width": "1"
    },
    "kout_strm_V_din": {
      "dir": "out",
      "width": "32"
    },
    "kout_strm_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "kout_strm_V_write": {
      "dir": "out",
      "width": "1"
    },
    "strm_out_end_V_din": {
      "dir": "out",
      "width": "1"
    },
    "strm_out_end_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "strm_out_end_V_write": {
      "dir": "out",
      "width": "1"
    },
    "sign": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "hls_db_insert_sort_function",
      "Instances": [{
          "ModuleName": "insert_sort_top_unsigned_int_unsigned_int_4_s",
          "InstanceName": "grp_insert_sort_top_unsigned_int_unsigned_int_4_s_fu_40"
        }]
    },
    "Info": {
      "insert_sort_top_unsigned_int_unsigned_int_4_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "hls_db_insert_sort_function": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "insert_sort_top_unsigned_int_unsigned_int_4_s": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.013"
        },
        "Loops": [{
            "Name": "insert_loop",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "400",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "1303",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "hls_db_insert_sort_function": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.013"
        },
        "Area": {
          "FF": "403",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "1371",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-06-02 21:25:53 HKT",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
