$date
	Sun Oct 23 06:37:12 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#611279
b1110 !
1"
#611282
b1110 &
b1110 %
1$
#611283
0"
#611286
b111 &
b111 %
#611290
b10110 &
b10110 %
#611294
b1011 &
b1011 %
#611298
b100010 &
b100010 %
#611302
b10001 &
b10001 %
#611306
b110100 &
b110100 %
#611310
b11010 &
b11010 %
#611314
b1101 &
b1101 %
#611318
b101000 &
b101000 %
#611322
b10100 &
b10100 %
#611326
b1010 &
b1010 %
#611330
b101 &
b101 %
#611334
b10000 &
b10000 %
#611338
b1000 &
b1000 %
#611342
b100 &
b100 %
#611346
b10 &
b10 %
#611350
b1 &
1#
b1 %
#611354
b0 &
b0 %
0#
0$
#1586239
b101 !
1"
#1586242
b101 &
b101 %
1$
#1586243
0"
#1586246
b10000 &
b10000 %
#1586250
b1000 &
b1000 %
#1586254
b100 &
b100 %
#1586258
b10 &
b10 %
#1586262
b1 &
1#
b1 %
#1586266
b0 &
b0 %
0#
0$
#2596744
b10000 !
1"
#2596746
b10000 &
b10000 %
1$
#2596747
0"
#2596750
b1000 &
b1000 %
#2596754
b100 &
b100 %
#2596758
b10 &
b10 %
#2596762
b1 &
b1 %
1#
#2596766
b0 &
0#
b0 %
0$
#4500012
