#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Fri Jan 13 22:18:38 2023
# Process ID: 14452
# Current directory: D:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.runs/design_1_top_0_1_synth_1
# Command line: vivado.exe -log design_1_top_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_top_0_1.tcl
# Log file: D:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.runs/design_1_top_0_1_synth_1/design_1_top_0_1.vds
# Journal file: D:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.runs/design_1_top_0_1_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_top_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/BUFGmanager'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/iprepo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.cache/ip 
Command: synth_design -top design_1_top_0_1 -part xck26-sfvc784-2LV-c -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17940
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_tx with formal parameter declaration list [d:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.gen/sources_1/bd/design_1/ipshared/f03f/src/uartTX.v:47]
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_tx with formal parameter declaration list [d:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.gen/sources_1/bd/design_1/ipshared/f03f/src/uartTX.v:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_tx with formal parameter declaration list [d:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.gen/sources_1/bd/design_1/ipshared/f03f/src/uartTX.v:49]
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_tx with formal parameter declaration list [d:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.gen/sources_1/bd/design_1/ipshared/f03f/src/uartTX.v:50]
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_tx with formal parameter declaration list [d:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.gen/sources_1/bd/design_1/ipshared/f03f/src/uartTX.v:51]
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_rx with formal parameter declaration list [d:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.gen/sources_1/bd/design_1/ipshared/f03f/src/uartrx.v:23]
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_rx with formal parameter declaration list [d:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.gen/sources_1/bd/design_1/ipshared/f03f/src/uartrx.v:24]
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_rx with formal parameter declaration list [d:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.gen/sources_1/bd/design_1/ipshared/f03f/src/uartrx.v:25]
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_rx with formal parameter declaration list [d:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.gen/sources_1/bd/design_1/ipshared/f03f/src/uartrx.v:26]
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_rx with formal parameter declaration list [d:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.gen/sources_1/bd/design_1/ipshared/f03f/src/uartrx.v:27]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1635.637 ; gain = 125.656
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_top_0_1' [d:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.gen/sources_1/bd/design_1/ip/design_1_top_0_1/synth/design_1_top_0_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'top' [d:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.gen/sources_1/bd/design_1/ipshared/f03f/src/top.v:21]
INFO: [Synth 8-6157] synthesizing module 'aes128_table_ecb' [d:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.gen/sources_1/bd/design_1/ipshared/f03f/src/aes128_table_ecb.v:23]
INFO: [Synth 8-6157] synthesizing module 'subword' [d:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.gen/sources_1/bd/design_1/ipshared/f03f/src/aes128_table_ecb.v:795]
INFO: [Synth 8-6155] done synthesizing module 'subword' (1#1) [d:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.gen/sources_1/bd/design_1/ipshared/f03f/src/aes128_table_ecb.v:795]
INFO: [Synth 8-6157] synthesizing module 'subbytes' [d:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.gen/sources_1/bd/design_1/ipshared/f03f/src/aes128_table_ecb.v:435]
INFO: [Synth 8-6157] synthesizing module 'SubBytes8bit' [d:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.gen/sources_1/bd/design_1/ipshared/f03f/src/aes128_table_ecb.v:494]
INFO: [Synth 8-6157] synthesizing module 'GF_MULINV_8' [d:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.gen/sources_1/bd/design_1/ipshared/f03f/src/aes128_table_ecb.v:541]
INFO: [Synth 8-6157] synthesizing module 'GF_MULINV_4' [d:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.gen/sources_1/bd/design_1/ipshared/f03f/src/aes128_table_ecb.v:644]
INFO: [Synth 8-6155] done synthesizing module 'GF_MULINV_4' (2#1) [d:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.gen/sources_1/bd/design_1/ipshared/f03f/src/aes128_table_ecb.v:644]
INFO: [Synth 8-6155] done synthesizing module 'GF_MULINV_8' (3#1) [d:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.gen/sources_1/bd/design_1/ipshared/f03f/src/aes128_table_ecb.v:541]
INFO: [Synth 8-6155] done synthesizing module 'SubBytes8bit' (4#1) [d:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.gen/sources_1/bd/design_1/ipshared/f03f/src/aes128_table_ecb.v:494]
INFO: [Synth 8-6155] done synthesizing module 'subbytes' (5#1) [d:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.gen/sources_1/bd/design_1/ipshared/f03f/src/aes128_table_ecb.v:435]
INFO: [Synth 8-6157] synthesizing module 'mixcolumns' [d:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.gen/sources_1/bd/design_1/ipshared/f03f/src/aes128_table_ecb.v:855]
INFO: [Synth 8-6155] done synthesizing module 'mixcolumns' (6#1) [d:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.gen/sources_1/bd/design_1/ipshared/f03f/src/aes128_table_ecb.v:855]
INFO: [Synth 8-6157] synthesizing module 'invsubbytes' [d:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.gen/sources_1/bd/design_1/ipshared/f03f/src/aes128_table_ecb.v:707]
INFO: [Synth 8-6155] done synthesizing module 'invsubbytes' (7#1) [d:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.gen/sources_1/bd/design_1/ipshared/f03f/src/aes128_table_ecb.v:707]
INFO: [Synth 8-6157] synthesizing module 'inv_mixcolumn' [d:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.gen/sources_1/bd/design_1/ipshared/f03f/src/aes128_table_ecb.v:899]
INFO: [Synth 8-6155] done synthesizing module 'inv_mixcolumn' (8#1) [d:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.gen/sources_1/bd/design_1/ipshared/f03f/src/aes128_table_ecb.v:899]
INFO: [Synth 8-6155] done synthesizing module 'aes128_table_ecb' (9#1) [d:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.gen/sources_1/bd/design_1/ipshared/f03f/src/aes128_table_ecb.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [d:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.gen/sources_1/bd/design_1/ipshared/f03f/src/uartTX.v:36]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (10#1) [d:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.gen/sources_1/bd/design_1/ipshared/f03f/src/uartTX.v:36]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [d:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.gen/sources_1/bd/design_1/ipshared/f03f/src/uartrx.v:14]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (11#1) [d:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.gen/sources_1/bd/design_1/ipshared/f03f/src/uartrx.v:14]
INFO: [Synth 8-6157] synthesizing module 'LUT_TDC' [d:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.gen/sources_1/bd/design_1/ipshared/f03f/src/LUT_TDC.v:21]
INFO: [Synth 8-6157] synthesizing module 'LUT6' [C:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:59312]
INFO: [Synth 8-6155] done synthesizing module 'LUT6' (12#1) [C:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:59312]
INFO: [Synth 8-6157] synthesizing module 'FDCE' [C:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:27621]
INFO: [Synth 8-6155] done synthesizing module 'FDCE' (13#1) [C:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:27621]
INFO: [Synth 8-6155] done synthesizing module 'LUT_TDC' (14#1) [d:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.gen/sources_1/bd/design_1/ipshared/f03f/src/LUT_TDC.v:21]
WARNING: [Synth 8-689] width (1) of port connection 'out' does not match port width (4) of module 'LUT_TDC' [d:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.gen/sources_1/bd/design_1/ipshared/f03f/src/top.v:112]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE3' [C:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:53852]
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE3' (15#1) [C:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:53852]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.gen/sources_1/bd/design_1/ipshared/f03f/src/top.v:216]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [C:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:53753]
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (16#1) [C:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:53753]
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'top' (17#1) [d:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.gen/sources_1/bd/design_1/ipshared/f03f/src/top.v:21]
INFO: [Synth 8-6155] done synthesizing module 'design_1_top_0_1' (18#1) [d:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.gen/sources_1/bd/design_1/ip/design_1_top_0_1/synth/design_1_top_0_1.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1748.492 ; gain = 238.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1766.422 ; gain = 256.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1766.422 ; gain = 256.441
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1785.480 ; gain = 0.000
CRITICAL WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/IDELAYCTRL_inst' of type 'IDELAYCTRL' is '7SERIES'; it is being changed to match the current FPGA architecture, 'ULTRASCALE'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. Failure to set the SIM_DEVICE appropriately will prevent bitstream generation for this design.
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.gen/sources_1/bd/design_1/ip/design_1_top_0_1/src/const3.xdc] for cell 'inst'
Finished Parsing XDC File [d:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.gen/sources_1/bd/design_1/ip/design_1_top_0_1/src/const3.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.gen/sources_1/bd/design_1/ip/design_1_top_0_1/src/const3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_top_0_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_top_0_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.runs/design_1_top_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.runs/design_1_top_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1932.270 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.342 . Memory (MB): peak = 1933.285 ; gain = 1.016
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 1933.285 ; gain = 423.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 1933.285 ; gain = 423.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  {D:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.runs/design_1_top_0_1_synth_1/dont_touch.xdc}, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 1933.285 ; gain = 423.305
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'now_state_reg' in module 'aes128_table_ecb'
INFO: [Synth 8-802] inferred FSM for state register 'r_SM_Main_reg' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              001 |                              000
                  iSTATE |                              100 |                              001
                 iSTATE0 |                              010 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'now_state_reg' using encoding 'one-hot' in module 'aes128_table_ecb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_IDLE |                              000 |                              000
          s_TX_START_BIT |                              001 |                              001
          s_TX_DATA_BITS |                              010 |                              010
           s_TX_STOP_BIT |                              011 |                              011
               s_CLEANUP |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_SM_Main_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 1933.285 ; gain = 423.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 10    
	   2 Input    3 Bit       Adders := 2     
+---XORs : 
	   2 Input    128 Bit         XORs := 20    
	   2 Input     32 Bit         XORs := 190   
	   2 Input     24 Bit         XORs := 10    
	   2 Input     11 Bit         XORs := 720   
	   3 Input     11 Bit         XORs := 120   
	   9 Input      8 Bit         XORs := 160   
	  16 Input      8 Bit         XORs := 160   
	   3 Input      8 Bit         XORs := 10    
	   2 Input      8 Bit         XORs := 10    
	   2 Input      4 Bit         XORs := 320   
	   2 Input      2 Bit         XORs := 320   
	   2 Input      1 Bit         XORs := 5760  
	   3 Input      1 Bit         XORs := 2880  
	   4 Input      1 Bit         XORs := 1280  
	   5 Input      1 Bit         XORs := 480   
	   6 Input      1 Bit         XORs := 480   
+---Registers : 
	              128 Bit    Registers := 12    
	               32 Bit    Registers := 161   
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 53    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 50    
+---Muxes : 
	   2 Input  128 Bit        Muxes := 10    
	   6 Input  120 Bit        Muxes := 1     
	   2 Input  120 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 287   
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 13    
	   2 Input    8 Bit        Muxes := 188   
	   6 Input    8 Bit        Muxes := 2     
	   3 Input    8 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 2     
	  10 Input    8 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 20    
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 12    
	  10 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 10    
	   2 Input    3 Bit        Muxes := 68    
	   5 Input    3 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 30    
	   2 Input    2 Bit        Muxes := 11    
	   3 Input    2 Bit        Muxes := 32    
	   9 Input    2 Bit        Muxes := 1     
	  10 Input    2 Bit        Muxes := 2     
	   8 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 171   
	   5 Input    1 Bit        Muxes := 11    
	   6 Input    1 Bit        Muxes := 2     
	   9 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 8     
	   3 Input    1 Bit        Muxes := 17    
	  10 Input    1 Bit        Muxes := 2     
	   7 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:17 ; elapsed = 00:01:17 . Memory (MB): peak = 1933.285 ; gain = 423.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|subword     | sb         | 256x8         | LUT            | 
|subword     | sb         | 256x8         | LUT            | 
|subword     | sb         | 256x8         | LUT            | 
|subword     | sb         | 256x8         | LUT            | 
|invsubbytes | sb         | 256x8         | LUT            | 
|invsubbytes | sb         | 256x8         | LUT            | 
|invsubbytes | sb         | 256x8         | LUT            | 
|invsubbytes | sb         | 256x8         | LUT            | 
|invsubbytes | sb         | 256x8         | LUT            | 
|invsubbytes | sb         | 256x8         | LUT            | 
|invsubbytes | sb         | 256x8         | LUT            | 
|invsubbytes | sb         | 256x8         | LUT            | 
|invsubbytes | sb         | 256x8         | LUT            | 
|invsubbytes | sb         | 256x8         | LUT            | 
|invsubbytes | sb         | 256x8         | LUT            | 
|invsubbytes | sb         | 256x8         | LUT            | 
|invsubbytes | sb         | 256x8         | LUT            | 
|invsubbytes | sb         | 256x8         | LUT            | 
|invsubbytes | sb         | 256x8         | LUT            | 
|invsubbytes | sb         | 256x8         | LUT            | 
|subword     | sb         | 256x8         | LUT            | 
|subword     | sb         | 256x8         | LUT            | 
|subword     | sb         | 256x8         | LUT            | 
|subword     | sb         | 256x8         | LUT            | 
|subword     | sb         | 256x8         | LUT            | 
|subword     | sb         | 256x8         | LUT            | 
|subword     | sb         | 256x8         | LUT            | 
|subword     | sb         | 256x8         | LUT            | 
|invsubbytes | sb         | 256x8         | LUT            | 
|invsubbytes | sb         | 256x8         | LUT            | 
|invsubbytes | sb         | 256x8         | LUT            | 
|invsubbytes | sb         | 256x8         | LUT            | 
|invsubbytes | sb         | 256x8         | LUT            | 
|invsubbytes | sb         | 256x8         | LUT            | 
|invsubbytes | sb         | 256x8         | LUT            | 
|invsubbytes | sb         | 256x8         | LUT            | 
|invsubbytes | sb         | 256x8         | LUT            | 
|invsubbytes | sb         | 256x8         | LUT            | 
|invsubbytes | sb         | 256x8         | LUT            | 
|invsubbytes | sb         | 256x8         | LUT            | 
|invsubbytes | sb         | 256x8         | LUT            | 
|invsubbytes | sb         | 256x8         | LUT            | 
|invsubbytes | sb         | 256x8         | LUT            | 
|invsubbytes | sb         | 256x8         | LUT            | 
+------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping Report (see note below)
+------------+------------+-----------+----------------------+---------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives    | 
+------------+------------+-----------+----------------------+---------------+
|inst        | data2_reg  | Implied   | 2 K x 8              | RAM64M8 x 64  | 
+------------+------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:29 ; elapsed = 00:01:30 . Memory (MB): peak = 2385.164 ; gain = 875.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:29 ; elapsed = 00:01:30 . Memory (MB): peak = 2385.387 ; gain = 875.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+------------+-----------+----------------------+---------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives    | 
+------------+------------+-----------+----------------------+---------------+
|inst        | data2_reg  | Implied   | 2 K x 8              | RAM64M8 x 64  | 
+------------+------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:32 ; elapsed = 00:01:34 . Memory (MB): peak = 2423.336 ; gain = 913.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin outWire_inferred:in0[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin outWire_inferred:in0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin outWire_inferred:in0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin out_inferred:in0[7] to constant 0
INFO: [Synth 8-3295] tying undriven pin out_inferred:in0[6] to constant 0
INFO: [Synth 8-3295] tying undriven pin out_inferred:in0[5] to constant 0
INFO: [Synth 8-3295] tying undriven pin out_inferred:in0[4] to constant 0
INFO: [Synth 8-3295] tying undriven pin out_inferred:in0[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin out_inferred:in0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin out_inferred:in0[1] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:39 ; elapsed = 00:01:40 . Memory (MB): peak = 2443.578 ; gain = 933.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:39 ; elapsed = 00:01:40 . Memory (MB): peak = 2443.578 ; gain = 933.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:40 ; elapsed = 00:01:41 . Memory (MB): peak = 2443.578 ; gain = 933.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:40 ; elapsed = 00:01:41 . Memory (MB): peak = 2443.578 ; gain = 933.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:42 ; elapsed = 00:01:44 . Memory (MB): peak = 2443.578 ; gain = 933.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:42 ; elapsed = 00:01:44 . Memory (MB): peak = 2443.578 ; gain = 933.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY8     |     2|
|2     |IDELAYCTRL |     1|
|3     |IDELAYE3   |     1|
|4     |LUT1       |    23|
|5     |LUT2       |  1167|
|6     |LUT3       |  1614|
|7     |LUT4       |  2966|
|8     |LUT5       |  3012|
|9     |LUT6       | 26169|
|10    |MUXF7      |  3205|
|11    |MUXF8      |  1592|
|12    |RAM64M8    |    32|
|13    |RAM64X1D   |    32|
|14    |FDCE       |  6501|
|15    |FDPE       |    10|
|16    |FDRE       |   496|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:43 ; elapsed = 00:01:44 . Memory (MB): peak = 2443.578 ; gain = 933.598
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:23 ; elapsed = 00:01:33 . Memory (MB): peak = 2443.578 ; gain = 766.734
Synthesis Optimization Complete : Time (s): cpu = 00:01:43 ; elapsed = 00:01:44 . Memory (MB): peak = 2443.578 ; gain = 933.598
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.540 . Memory (MB): peak = 2468.383 ; gain = 0.000
CRITICAL WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/IDELAYCTRL_inst' of type 'IDELAYCTRL' is '7SERIES'; it is being changed to match the current FPGA architecture, 'ULTRASCALE'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. Failure to set the SIM_DEVICE appropriately will prevent bitstream generation for this design.
INFO: [Netlist 29-17] Analyzing 4864 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2541.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 32 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 32 instances

Synth Design complete, checksum: f47669b
INFO: [Common 17-83] Releasing license: Synthesis
72 Infos, 13 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:57 ; elapsed = 00:02:00 . Memory (MB): peak = 2541.613 ; gain = 1284.141
INFO: [Common 17-1381] The checkpoint 'D:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.runs/design_1_top_0_1_synth_1/design_1_top_0_1.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2541.613 ; gain = 0.000
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Coretcl 2-1174] Renamed 44 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/Onedrive/OneDrive - UNSW/My Onedrive/PhD/Src/New-Delay-Sensor/1LUT-Kria260/project_v0/project_v0.runs/design_1_top_0_1_synth_1/design_1_top_0_1.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2541.613 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_top_0_1_utilization_synth.rpt -pb design_1_top_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jan 13 22:21:09 2023...
