- ğŸ‘‹ Hi, Iâ€™m @alokvishwa10
- ğŸ‘€ Iâ€™m interested in Digital VLSI design and Verification, IP verification and SOC level verification.
- ğŸ˜ I am Proficient in Digital Electronics, Verilog, SystemVerilog, UVM, PERL Scripting, LINUX & UNIX commands, VIM Editor, C language, AMBA protocols and SPI - UART - I2C protocols 
- ğŸŒ± Completed my Masters' in Microelectronics form IIIT Allahabad 
- ğŸ’ï¸ Iâ€™m looking to collaborate on New designs, Verification projects, Protocols.
- ğŸ’° Currently seeking opportunities to enter the VLSI industry, Learn from experts and Explore new possibilities.
- ğŸ“« Reach me at alokvishwa10@gmail.com or DM me at https://www.linkedin.com/in/alok-vishwakarma-7732b41b0/

<!---
alokvishwa10/alokvishwa10 is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
