{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1737040216120 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737040216120 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 16 12:10:16 2025 " "Processing started: Thu Jan 16 12:10:16 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737040216120 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737040216120 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CoffeMachine -c CoffeMachine " "Command: quartus_map --read_settings_files=on --write_settings_files=off CoffeMachine -c CoffeMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737040216120 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1737040216268 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1737040216268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coffe_machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file coffe_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 coffe_machine-Behavioral " "Found design unit 1: coffe_machine-Behavioral" {  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737040222714 ""} { "Info" "ISGN_ENTITY_NAME" "1 coffe_machine " "Found entity 1: coffe_machine" {  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737040222714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737040222714 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "coffe_machine " "Elaborating entity \"coffe_machine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1737040222746 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "count coffe_machine.vhd(16) " "VHDL Process Statement warning at coffe_machine.vhd(16): inferring latch(es) for signal or variable \"count\", which holds its previous value in one or more paths through the process" {  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1737040222748 "|coffe_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] coffe_machine.vhd(20) " "Inferred latch for \"count\[0\]\" at coffe_machine.vhd(20)" {  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737040222748 "|coffe_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] coffe_machine.vhd(20) " "Inferred latch for \"count\[1\]\" at coffe_machine.vhd(20)" {  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737040222748 "|coffe_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] coffe_machine.vhd(20) " "Inferred latch for \"count\[2\]\" at coffe_machine.vhd(20)" {  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737040222748 "|coffe_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\] coffe_machine.vhd(20) " "Inferred latch for \"count\[3\]\" at coffe_machine.vhd(20)" {  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737040222748 "|coffe_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\] coffe_machine.vhd(20) " "Inferred latch for \"count\[4\]\" at coffe_machine.vhd(20)" {  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737040222748 "|coffe_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\] coffe_machine.vhd(20) " "Inferred latch for \"count\[5\]\" at coffe_machine.vhd(20)" {  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737040222748 "|coffe_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\] coffe_machine.vhd(20) " "Inferred latch for \"count\[6\]\" at coffe_machine.vhd(20)" {  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737040222748 "|coffe_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[7\] coffe_machine.vhd(20) " "Inferred latch for \"count\[7\]\" at coffe_machine.vhd(20)" {  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737040222748 "|coffe_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[8\] coffe_machine.vhd(20) " "Inferred latch for \"count\[8\]\" at coffe_machine.vhd(20)" {  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737040222748 "|coffe_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[9\] coffe_machine.vhd(20) " "Inferred latch for \"count\[9\]\" at coffe_machine.vhd(20)" {  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737040222748 "|coffe_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[10\] coffe_machine.vhd(20) " "Inferred latch for \"count\[10\]\" at coffe_machine.vhd(20)" {  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737040222748 "|coffe_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[11\] coffe_machine.vhd(20) " "Inferred latch for \"count\[11\]\" at coffe_machine.vhd(20)" {  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737040222748 "|coffe_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[12\] coffe_machine.vhd(20) " "Inferred latch for \"count\[12\]\" at coffe_machine.vhd(20)" {  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737040222748 "|coffe_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[13\] coffe_machine.vhd(20) " "Inferred latch for \"count\[13\]\" at coffe_machine.vhd(20)" {  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737040222748 "|coffe_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[14\] coffe_machine.vhd(20) " "Inferred latch for \"count\[14\]\" at coffe_machine.vhd(20)" {  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737040222748 "|coffe_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[15\] coffe_machine.vhd(20) " "Inferred latch for \"count\[15\]\" at coffe_machine.vhd(20)" {  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737040222748 "|coffe_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[16\] coffe_machine.vhd(20) " "Inferred latch for \"count\[16\]\" at coffe_machine.vhd(20)" {  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737040222748 "|coffe_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[17\] coffe_machine.vhd(20) " "Inferred latch for \"count\[17\]\" at coffe_machine.vhd(20)" {  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737040222748 "|coffe_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[18\] coffe_machine.vhd(20) " "Inferred latch for \"count\[18\]\" at coffe_machine.vhd(20)" {  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737040222748 "|coffe_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[19\] coffe_machine.vhd(20) " "Inferred latch for \"count\[19\]\" at coffe_machine.vhd(20)" {  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737040222748 "|coffe_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[20\] coffe_machine.vhd(20) " "Inferred latch for \"count\[20\]\" at coffe_machine.vhd(20)" {  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737040222748 "|coffe_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[21\] coffe_machine.vhd(20) " "Inferred latch for \"count\[21\]\" at coffe_machine.vhd(20)" {  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737040222748 "|coffe_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[22\] coffe_machine.vhd(20) " "Inferred latch for \"count\[22\]\" at coffe_machine.vhd(20)" {  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737040222748 "|coffe_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[23\] coffe_machine.vhd(20) " "Inferred latch for \"count\[23\]\" at coffe_machine.vhd(20)" {  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737040222748 "|coffe_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[24\] coffe_machine.vhd(20) " "Inferred latch for \"count\[24\]\" at coffe_machine.vhd(20)" {  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737040222748 "|coffe_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[25\] coffe_machine.vhd(20) " "Inferred latch for \"count\[25\]\" at coffe_machine.vhd(20)" {  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737040222748 "|coffe_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[26\] coffe_machine.vhd(20) " "Inferred latch for \"count\[26\]\" at coffe_machine.vhd(20)" {  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737040222748 "|coffe_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[27\] coffe_machine.vhd(20) " "Inferred latch for \"count\[27\]\" at coffe_machine.vhd(20)" {  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737040222748 "|coffe_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[28\] coffe_machine.vhd(20) " "Inferred latch for \"count\[28\]\" at coffe_machine.vhd(20)" {  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737040222749 "|coffe_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[29\] coffe_machine.vhd(20) " "Inferred latch for \"count\[29\]\" at coffe_machine.vhd(20)" {  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737040222749 "|coffe_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[30\] coffe_machine.vhd(20) " "Inferred latch for \"count\[30\]\" at coffe_machine.vhd(20)" {  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737040222749 "|coffe_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[31\] coffe_machine.vhd(20) " "Inferred latch for \"count\[31\]\" at coffe_machine.vhd(20)" {  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737040222749 "|coffe_machine"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[1\] " "Latch count\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA buttons\[0\] " "Ports D and ENA on the latch are fed by the same signal buttons\[0\]" {  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737040223223 ""}  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737040223223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[2\] " "Latch count\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA buttons\[0\] " "Ports D and ENA on the latch are fed by the same signal buttons\[0\]" {  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737040223224 ""}  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737040223224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[3\] " "Latch count\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA buttons\[0\] " "Ports D and ENA on the latch are fed by the same signal buttons\[0\]" {  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737040223224 ""}  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737040223224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[4\] " "Latch count\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA buttons\[0\] " "Ports D and ENA on the latch are fed by the same signal buttons\[0\]" {  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737040223224 ""}  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737040223224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[5\] " "Latch count\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA buttons\[0\] " "Ports D and ENA on the latch are fed by the same signal buttons\[0\]" {  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737040223224 ""}  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737040223224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[6\] " "Latch count\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA buttons\[0\] " "Ports D and ENA on the latch are fed by the same signal buttons\[0\]" {  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737040223224 ""}  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737040223224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[7\] " "Latch count\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA buttons\[0\] " "Ports D and ENA on the latch are fed by the same signal buttons\[0\]" {  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737040223224 ""}  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737040223224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[8\] " "Latch count\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA buttons\[0\] " "Ports D and ENA on the latch are fed by the same signal buttons\[0\]" {  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737040223224 ""}  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737040223224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[9\] " "Latch count\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA buttons\[0\] " "Ports D and ENA on the latch are fed by the same signal buttons\[0\]" {  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737040223224 ""}  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737040223224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[10\] " "Latch count\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA buttons\[0\] " "Ports D and ENA on the latch are fed by the same signal buttons\[0\]" {  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737040223224 ""}  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737040223224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[11\] " "Latch count\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA buttons\[0\] " "Ports D and ENA on the latch are fed by the same signal buttons\[0\]" {  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737040223224 ""}  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737040223224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[12\] " "Latch count\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA buttons\[0\] " "Ports D and ENA on the latch are fed by the same signal buttons\[0\]" {  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737040223224 ""}  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737040223224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[13\] " "Latch count\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA buttons\[0\] " "Ports D and ENA on the latch are fed by the same signal buttons\[0\]" {  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737040223224 ""}  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737040223224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[14\] " "Latch count\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA buttons\[0\] " "Ports D and ENA on the latch are fed by the same signal buttons\[0\]" {  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737040223224 ""}  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737040223224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[15\] " "Latch count\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA buttons\[0\] " "Ports D and ENA on the latch are fed by the same signal buttons\[0\]" {  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737040223224 ""}  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737040223224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[16\] " "Latch count\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA buttons\[0\] " "Ports D and ENA on the latch are fed by the same signal buttons\[0\]" {  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737040223224 ""}  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737040223224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[17\] " "Latch count\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA buttons\[0\] " "Ports D and ENA on the latch are fed by the same signal buttons\[0\]" {  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737040223224 ""}  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737040223224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[18\] " "Latch count\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA buttons\[0\] " "Ports D and ENA on the latch are fed by the same signal buttons\[0\]" {  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737040223224 ""}  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737040223224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[19\] " "Latch count\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA buttons\[0\] " "Ports D and ENA on the latch are fed by the same signal buttons\[0\]" {  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737040223224 ""}  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737040223224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[20\] " "Latch count\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA buttons\[0\] " "Ports D and ENA on the latch are fed by the same signal buttons\[0\]" {  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737040223224 ""}  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737040223224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[21\] " "Latch count\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA buttons\[0\] " "Ports D and ENA on the latch are fed by the same signal buttons\[0\]" {  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737040223224 ""}  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737040223224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[22\] " "Latch count\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA buttons\[0\] " "Ports D and ENA on the latch are fed by the same signal buttons\[0\]" {  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737040223224 ""}  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737040223224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[23\] " "Latch count\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA buttons\[0\] " "Ports D and ENA on the latch are fed by the same signal buttons\[0\]" {  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737040223224 ""}  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737040223224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[24\] " "Latch count\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA buttons\[0\] " "Ports D and ENA on the latch are fed by the same signal buttons\[0\]" {  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737040223225 ""}  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737040223225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[25\] " "Latch count\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA buttons\[0\] " "Ports D and ENA on the latch are fed by the same signal buttons\[0\]" {  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737040223225 ""}  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737040223225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[26\] " "Latch count\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA buttons\[0\] " "Ports D and ENA on the latch are fed by the same signal buttons\[0\]" {  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737040223225 ""}  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737040223225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[27\] " "Latch count\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA buttons\[0\] " "Ports D and ENA on the latch are fed by the same signal buttons\[0\]" {  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737040223225 ""}  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737040223225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[28\] " "Latch count\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA buttons\[0\] " "Ports D and ENA on the latch are fed by the same signal buttons\[0\]" {  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737040223225 ""}  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737040223225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[29\] " "Latch count\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA buttons\[0\] " "Ports D and ENA on the latch are fed by the same signal buttons\[0\]" {  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737040223225 ""}  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737040223225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[30\] " "Latch count\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA buttons\[0\] " "Ports D and ENA on the latch are fed by the same signal buttons\[0\]" {  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737040223225 ""}  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737040223225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[31\] " "Latch count\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA buttons\[0\] " "Ports D and ENA on the latch are fed by the same signal buttons\[0\]" {  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737040223225 ""}  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737040223225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[0\] " "Latch count\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA buttons\[0\] " "Ports D and ENA on the latch are fed by the same signal buttons\[0\]" {  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737040223225 ""}  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737040223225 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1737040223446 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1737040224102 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737040224102 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "714 " "Implemented 714 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1737040224144 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1737040224144 ""} { "Info" "ICUT_CUT_TM_LCELLS" "697 " "Implemented 697 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1737040224144 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1737040224144 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "434 " "Peak virtual memory: 434 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737040224151 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 16 12:10:24 2025 " "Processing ended: Thu Jan 16 12:10:24 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737040224151 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737040224151 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737040224151 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1737040224151 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1737040225405 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737040225406 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 16 12:10:25 2025 " "Processing started: Thu Jan 16 12:10:25 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737040225406 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1737040225406 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CoffeMachine -c CoffeMachine " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CoffeMachine -c CoffeMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1737040225406 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1737040225432 ""}
{ "Info" "0" "" "Project  = CoffeMachine" {  } {  } 0 0 "Project  = CoffeMachine" 0 0 "Fitter" 0 0 1737040225433 ""}
{ "Info" "0" "" "Revision = CoffeMachine" {  } {  } 0 0 "Revision = CoffeMachine" 0 0 "Fitter" 0 0 1737040225433 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1737040225491 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1737040225491 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CoffeMachine EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"CoffeMachine\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1737040225496 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1737040225584 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1737040225584 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1737040225912 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1737040225915 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1737040225954 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1737040225954 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1737040225954 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1737040225954 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1737040225954 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1737040225954 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1737040225954 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1737040225954 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1737040225954 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1737040225954 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/paz/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/paz/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/" { { 0 { 0 ""} 0 1007 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1737040225957 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/paz/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/paz/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/" { { 0 { 0 ""} 0 1009 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1737040225957 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/paz/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/paz/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/" { { 0 { 0 ""} 0 1011 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1737040225957 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/paz/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/paz/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/" { { 0 { 0 ""} 0 1013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1737040225957 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/paz/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/paz/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/" { { 0 { 0 ""} 0 1015 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1737040225957 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1737040225957 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1737040225958 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1737040226812 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CoffeMachine.sdc " "Synopsys Design Constraints File file not found: 'CoffeMachine.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1737040226813 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1737040226813 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1737040226817 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1737040226817 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1737040226817 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "count\[1\]~361  " "Automatically promoted node count\[1\]~361 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1737040226853 ""}  } { { "coffe_machine.vhd" "" { Text "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/coffe_machine.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/" { { 0 { 0 ""} 0 984 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1737040226853 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1737040227050 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1737040227051 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1737040227051 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1737040227051 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1737040227052 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1737040227052 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1737040227052 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1737040227052 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1737040227052 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1737040227052 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1737040227052 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737040227152 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1737040227155 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1737040229159 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737040229356 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1737040229402 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1737040232666 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737040232666 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1737040232916 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X92_Y24 X103_Y36 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X92_Y24 to location X103_Y36" {  } { { "loc" "" { Generic "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X92_Y24 to location X103_Y36"} { { 12 { 0 ""} 92 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1737040236041 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1737040236041 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1737040237555 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1737040237555 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737040237557 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.24 " "Total time spent on timing analysis during the Fitter is 0.24 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1737040237676 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1737040237687 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1737040237963 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1737040237964 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1737040238227 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737040238896 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/output_files/CoffeMachine.fit.smsg " "Generated suppressed messages file /home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/output_files/CoffeMachine.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1737040239286 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1156 " "Peak virtual memory: 1156 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737040239512 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 16 12:10:39 2025 " "Processing ended: Thu Jan 16 12:10:39 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737040239512 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737040239512 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737040239512 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1737040239512 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1737040240825 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737040240825 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 16 12:10:40 2025 " "Processing started: Thu Jan 16 12:10:40 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737040240825 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1737040240825 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CoffeMachine -c CoffeMachine " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CoffeMachine -c CoffeMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1737040240825 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1737040241013 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1737040243158 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1737040243249 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "367 " "Peak virtual memory: 367 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737040243382 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 16 12:10:43 2025 " "Processing ended: Thu Jan 16 12:10:43 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737040243382 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737040243382 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737040243382 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1737040243382 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1737040244019 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1737040244598 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737040244599 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 16 12:10:44 2025 " "Processing started: Thu Jan 16 12:10:44 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737040244599 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1737040244599 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CoffeMachine -c CoffeMachine " "Command: quartus_sta CoffeMachine -c CoffeMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1737040244599 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1737040244628 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1737040244695 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1737040244695 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737040244785 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737040244785 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1737040245215 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CoffeMachine.sdc " "Synopsys Design Constraints File file not found: 'CoffeMachine.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1737040245227 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1737040245227 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name buttons\[0\] buttons\[0\] " "create_clock -period 1.000 -name buttons\[0\] buttons\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1737040245228 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737040245228 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1737040245230 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737040245230 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1737040245231 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1737040245235 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1737040245253 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1737040245253 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -27.560 " "Worst-case setup slack is -27.560" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737040245254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737040245254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -27.560            -827.421 buttons\[0\]  " "  -27.560            -827.421 buttons\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737040245254 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737040245254 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.075 " "Worst-case hold slack is -0.075" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737040245255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737040245255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.075              -0.075 buttons\[0\]  " "   -0.075              -0.075 buttons\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737040245255 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737040245255 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737040245256 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737040245256 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737040245257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737040245257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 buttons\[0\]  " "   -3.000              -3.000 buttons\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737040245257 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737040245257 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1737040245297 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1737040245317 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1737040245603 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737040245644 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1737040245649 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1737040245649 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -25.192 " "Worst-case setup slack is -25.192" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737040245650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737040245650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -25.192            -757.229 buttons\[0\]  " "  -25.192            -757.229 buttons\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737040245650 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737040245650 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.042 " "Worst-case hold slack is -0.042" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737040245652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737040245652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.042              -0.042 buttons\[0\]  " "   -0.042              -0.042 buttons\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737040245652 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737040245652 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737040245653 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737040245654 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737040245655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737040245655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 buttons\[0\]  " "   -3.000              -3.000 buttons\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737040245655 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737040245655 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1737040245704 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737040245783 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1737040245785 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1737040245785 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.476 " "Worst-case setup slack is -13.476" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737040245787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737040245787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.476            -403.868 buttons\[0\]  " "  -13.476            -403.868 buttons\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737040245787 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737040245787 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.137 " "Worst-case hold slack is -0.137" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737040245789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737040245789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.137              -0.656 buttons\[0\]  " "   -0.137              -0.656 buttons\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737040245789 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737040245789 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737040245791 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737040245792 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737040245793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737040245793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.609 buttons\[0\]  " "   -3.000              -5.609 buttons\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737040245793 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737040245793 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1737040246129 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1737040246131 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "550 " "Peak virtual memory: 550 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737040246157 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 16 12:10:46 2025 " "Processing ended: Thu Jan 16 12:10:46 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737040246157 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737040246157 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737040246157 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1737040246157 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1737040247426 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737040247426 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 16 12:10:47 2025 " "Processing started: Thu Jan 16 12:10:47 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737040247426 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1737040247426 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CoffeMachine -c CoffeMachine " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CoffeMachine -c CoffeMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1737040247426 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1737040247655 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CoffeMachine.vo /home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/simulation/questa/ simulation " "Generated file CoffeMachine.vo in folder \"/home/paz/4Periodo/github/Logic-Circuits/2.1/MaquinaDeCafe/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1737040247773 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "598 " "Peak virtual memory: 598 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737040247790 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 16 12:10:47 2025 " "Processing ended: Thu Jan 16 12:10:47 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737040247790 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737040247790 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737040247790 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1737040247790 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 79 s " "Quartus Prime Full Compilation was successful. 0 errors, 79 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1737040248441 ""}
