$date
	Sat Mar  3 14:23:48 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module userlogic_test $end
$var wire 32 ! data_out [31:0] $end
$var wire 15 " input_buffer_addr [14:0] $end
$var wire 15 # output_buffer_addr [14:0] $end
$var wire 32 $ ul_instr [31:0] $end
$var wire 32 % ul_instr_addr [31:0] $end
$var wire 32 & ul_read_addr [31:0] $end
$var wire 32 ' ul_read_data [31:0] $end
$var wire 32 ( ul_status [31:0] $end
$var wire 32 ) ul_test [31:0] $end
$var wire 32 * ul_write_addr [31:0] $end
$var wire 32 + ul_write_data [31:0] $end
$var wire 16 , ul_write_data_hi [15:0] $end
$var wire 16 - ul_write_data_lo [15:0] $end
$var wire 2 . ul_write_en_hi [1:0] $end
$var wire 2 / ul_write_en_lo [1:0] $end
$var reg 1 0 clk $end
$var reg 32 1 cycle_count [32:1] $end
$var integer 32 2 dump_vars [31:0] $end
$var reg 8192 3 dump_vars_filename [8192:1] $end
$var integer 32 4 i [31:0] $end
$var reg 10 5 image_n_columns [9:0] $end
$var reg 10 6 image_n_rows [9:0] $end
$var reg 8192 7 input_buffer_filename [8192:1] $end
$var reg 8192 8 instr_mem_filename [8192:1] $end
$var reg 32 9 num_cycles [32:1] $end
$var reg 33 : out_end_addr [32:0] $end
$var reg 33 ; out_start_addr [32:0] $end
$var integer 32 < outfile [31:0] $end
$var reg 8192 = output_buffer_filename [8192:1] $end
$var reg 15 > read_addr [14:0] $end
$var integer 32 ? read_input_buffer [31:0] $end
$var integer 32 @ read_instr_mem [31:0] $end
$var integer 32 A result [31:0] $end
$var reg 1 B rst_n $end
$var reg 8192 C test_result_filename [8192:1] $end
$var reg 32 D ul_command [31:0] $end
$var integer 32 E write_output_buffer [31:0] $end
$var integer 32 F write_test_result [31:0] $end
$scope module instr_mem $end
$var wire 14 G addr [13:0] $end
$var wire 1 H clk $end
$var wire 32 I din [31:0] $end
$var wire 1 J we $end
$var reg 32 K dout [31:0] $end
$upscope $end
$scope module input_buffer $end
$var wire 15 L addr [14:0] $end
$var wire 1 H clk $end
$var wire 32 M din [31:0] $end
$var wire 1 N we $end
$var reg 32 O dout [31:0] $end
$upscope $end
$scope module output_buffer $end
$var wire 15 P addr [14:0] $end
$var wire 1 H clk $end
$var wire 32 Q din [31:0] $end
$var wire 4 R we [3:0] $end
$var reg 32 S dout [31:0] $end
$scope begin column[0] $end
$upscope $end
$scope begin column[1] $end
$upscope $end
$scope begin column[2] $end
$upscope $end
$scope begin column[3] $end
$upscope $end
$upscope $end
$scope module ul $end
$var wire 1 T addr_cmd $end
$var wire 1 U addr_iobuf $end
$var wire 1 V addr_local $end
$var wire 1 W addr_status $end
$var wire 1 X addr_test $end
$var wire 1 H clk $end
$var wire 32 Y command [31:0] $end
$var wire 32 Z instr [31:0] $end
$var wire 32 [ instr_addr [31:0] $end
$var wire 32 \ mips_addr [31:0] $end
$var wire 32 ] mips_local_read_data [31:0] $end
$var wire 32 ^ mips_pc [31:0] $end
$var wire 32 _ mips_read_data [31:0] $end
$var wire 1 ` mips_read_en $end
$var wire 4 a mips_write_en [3:0] $end
$var wire 32 b read_addr_hi [31:0] $end
$var wire 32 c read_addr_lo [31:0] $end
$var wire 32 d read_data [31:0] $end
$var wire 16 e read_data_hi [15:0] $end
$var wire 16 f read_data_lo [15:0] $end
$var wire 1 g rst_n $end
$var wire 32 h status [31:0] $end
$var wire 32 i test [31:0] $end
$var wire 32 j write_addr_hi [31:0] $end
$var wire 32 k write_addr_lo [31:0] $end
$var wire 32 l write_data [31:0] $end
$var wire 16 m write_data_hi [15:0] $end
$var wire 16 n write_data_lo [15:0] $end
$var wire 2 o write_en_hi [1:0] $end
$var wire 2 p write_en_lo [1:0] $end
$var reg 32 q cmd_d [31:0] $end
$var reg 1 r read_cmd_d $end
$var reg 1 s read_iobuf_d $end
$var reg 32 t status_reg [31:0] $end
$var reg 32 u test_reg [31:0] $end
$scope module cpu $end
$var wire 32 v alu_op_x_ex [31:0] $end
$var wire 32 w alu_op_x_id [31:0] $end
$var wire 32 x alu_op_y_ex [31:0] $end
$var wire 32 y alu_op_y_id [31:0] $end
$var wire 1 z alu_op_y_zero_ex $end
$var wire 4 { alu_opcode_ex [3:0] $end
$var wire 4 | alu_opcode_id [3:0] $end
$var wire 1 } alu_overflow $end
$var wire 32 ~ alu_result_ex [31:0] $end
$var wire 32 !" alu_result_mem [31:0] $end
$var wire 32 "" alu_sc_result_ex [31:0] $end
$var wire 1 #" atomic_en $end
$var wire 1 H clk $end
$var wire 1 $" en $end
$var wire 1 %" en_if $end
$var wire 32 &" instr [31:0] $end
$var wire 32 '" instr_id [31:0] $end
$var wire 30 (" instr_number_id [29:0] $end
$var wire 32 )" instr_sav [31:0] $end
$var wire 32 *" jr_pc_id [31:0] $end
$var wire 1 +" jump_branch_id $end
$var wire 1 ," jump_reg_id $end
$var wire 1 -" jump_target_id $end
$var wire 32 ." mem_addr [31:0] $end
$var wire 1 /" mem_atomic_ex $end
$var wire 1 0" mem_atomic_id $end
$var wire 1 1" mem_byte_ex $end
$var wire 1 2" mem_byte_id $end
$var wire 1 3" mem_byte_mem $end
$var wire 32 4" mem_out [31:0] $end
$var wire 32 5" mem_read_data [31:0] $end
$var wire 32 6" mem_read_data_byte_extend [31:0] $end
$var wire 8 7" mem_read_data_byte_select [7:0] $end
$var wire 1 ` mem_read_en $end
$var wire 1 8" mem_read_ex $end
$var wire 1 9" mem_read_id $end
$var wire 1 :" mem_read_mem $end
$var wire 1 ;" mem_sc_ex $end
$var wire 1 <" mem_sc_id $end
$var wire 1 =" mem_sc_mask_id $end
$var wire 1 >" mem_signextend_ex $end
$var wire 1 ?" mem_signextend_id $end
$var wire 1 @" mem_signextend_mem $end
$var wire 1 A" mem_we_ex $end
$var wire 1 B" mem_we_id $end
$var wire 32 C" mem_write_data [31:0] $end
$var wire 32 D" mem_write_data_ex [31:0] $end
$var wire 32 E" mem_write_data_id [31:0] $end
$var wire 4 F" mem_write_en [3:0] $end
$var wire 1 G" movn_ex $end
$var wire 1 H" movn_id $end
$var wire 1 I" movz_ex $end
$var wire 1 J" movz_id $end
$var wire 32 K" pc [31:0] $end
$var wire 32 L" pc_id [31:0] $end
$var wire 32 M" pc_if [31:0] $end
$var wire 1 N" reg_we_cond_ex $end
$var wire 1 O" reg_we_ex $end
$var wire 1 P" reg_we_id $end
$var wire 1 Q" reg_we_mem $end
$var wire 1 R" reg_we_wb $end
$var wire 5 S" reg_write_addr_ex [4:0] $end
$var wire 5 T" reg_write_addr_id [4:0] $end
$var wire 5 U" reg_write_addr_mem [4:0] $end
$var wire 5 V" reg_write_addr_wb [4:0] $end
$var wire 32 W" reg_write_data_mem [31:0] $end
$var wire 32 X" reg_write_data_wb [31:0] $end
$var wire 5 Y" rs_addr_id [4:0] $end
$var wire 32 Z" rs_data [31:0] $end
$var wire 32 [" rs_data_id [31:0] $end
$var wire 32 \" rs_data_id_fetch [31:0] $end
$var wire 1 ]" rst $end
$var wire 1 ^" rst_id $end
$var wire 5 _" rt_addr_id [4:0] $end
$var wire 32 `" rt_data [31:0] $end
$var wire 32 a" rt_data_id [31:0] $end
$var wire 32 b" sc_result [31:0] $end
$var wire 1 c" stall $end
$var wire 1 d" stall_r $end
$scope module if_stage $end
$var wire 32 e" br_target [31:0] $end
$var wire 1 H clk $end
$var wire 1 %" en $end
$var wire 26 f" instr_id [25:0] $end
$var wire 32 g" j_addr [31:0] $end
$var wire 1 +" jump_branch $end
$var wire 1 ," jump_reg $end
$var wire 1 -" jump_target $end
$var wire 32 h" pc [31:0] $end
$var wire 32 i" pc_id [31:0] $end
$var wire 32 j" pc_id_p4 [31:0] $end
$var wire 32 k" pc_next [31:0] $end
$var wire 32 l" rs_data_in [31:0] $end
$var wire 1 ]" rst $end
$scope module pc_reg $end
$var wire 1 H clk $end
$var wire 32 m" d [31:0] $end
$var wire 1 %" en $end
$var wire 1 ]" r $end
$var reg 32 n" q [31:0] $end
$upscope $end
$upscope $end
$scope module pc_if2id $end
$var wire 1 H clk $end
$var wire 32 o" d [31:0] $end
$var wire 1 %" en $end
$var wire 1 ]" r $end
$var reg 32 p" q [31:0] $end
$upscope $end
$scope module instr_sav_dff $end
$var wire 1 H clk $end
$var wire 32 q" d [31:0] $end
$var wire 1 $" en $end
$var wire 1 ]" r $end
$var reg 32 r" q [31:0] $end
$upscope $end
$scope module stall_f_dff $end
$var wire 1 H clk $end
$var wire 1 c" d $end
$var wire 1 $" en $end
$var wire 1 ]" r $end
$var reg 1 s" q $end
$upscope $end
$scope module rs_data_id_to_fetch $end
$var wire 1 H clk $end
$var wire 32 t" d [31:0] $end
$var wire 1 $" en $end
$var wire 1 ]" r $end
$var reg 32 u" q [31:0] $end
$upscope $end
$scope module d_stage $end
$var wire 32 v" alu_op_x [31:0] $end
$var wire 32 w" alu_op_y [31:0] $end
$var wire 32 x" alu_result_ex [31:0] $end
$var wire 1 /" atomic_ex $end
$var wire 1 0" atomic_id $end
$var wire 1 y" forward_rs_ex $end
$var wire 1 z" forward_rs_mem $end
$var wire 1 {" forward_rt_ex $end
$var wire 1 |" forward_rt_mem $end
$var wire 6 }" funct [5:0] $end
$var wire 32 ~" imm [31:0] $end
$var wire 32 !# imm_sign_extend [31:0] $end
$var wire 32 "# imm_upper [31:0] $end
$var wire 32 ## imm_zero_extend [31:0] $end
$var wire 16 $# immediate [15:0] $end
$var wire 32 %# instr [31:0] $end
$var wire 1 &# isALUImm $end
$var wire 1 '# isBEQ $end
$var wire 1 (# isBGEZAL $end
$var wire 1 )# isBGEZNL $end
$var wire 1 *# isBGTZ $end
$var wire 1 +# isBLEZ $end
$var wire 1 ,# isBLTZAL $end
$var wire 1 -# isBLTZNL $end
$var wire 1 .# isBNE $end
$var wire 1 /# isBranchLink $end
$var wire 1 0# isEqual $end
$var wire 1 1# isGeZ $end
$var wire 1 2# isJ $end
$var wire 1 3# isJR $end
$var wire 1 4# isLA $end
$var wire 1 5# isLUI $end
$var wire 1 6# isLZ $end
$var wire 1 7# isLeZ $end
$var wire 1 8# isSLL $end
$var wire 1 9# isSLLV $end
$var wire 1 :# isSRA $end
$var wire 1 ;# isSRAV $end
$var wire 1 <# isSRL $end
$var wire 1 =# isSRLV $end
$var wire 1 ># isShift $end
$var wire 1 ?# isShiftImm $end
$var wire 32 @# jr_pc [31:0] $end
$var wire 1 +" jump_branch $end
$var wire 1 ," jump_reg $end
$var wire 1 -" jump_target $end
$var wire 1 2" mem_byte $end
$var wire 1 9" mem_read $end
$var wire 1 8" mem_read_ex $end
$var wire 1 <" mem_sc_id $end
$var wire 1 =" mem_sc_mask_id $end
$var wire 1 ?" mem_signextend $end
$var wire 1 B" mem_we $end
$var wire 32 A# mem_write_data [31:0] $end
$var wire 1 H" movn $end
$var wire 1 J" movz $end
$var wire 6 B# op [5:0] $end
$var wire 32 C# pc [31:0] $end
$var wire 5 D# rd_addr [4:0] $end
$var wire 1 E# read_from_rs $end
$var wire 1 F# read_from_rt $end
$var wire 1 P" reg_we $end
$var wire 1 O" reg_we_ex $end
$var wire 1 Q" reg_we_mem $end
$var wire 5 G# reg_write_addr [4:0] $end
$var wire 5 H# reg_write_addr_ex [4:0] $end
$var wire 5 I# reg_write_addr_mem [4:0] $end
$var wire 32 J# reg_write_data_mem [31:0] $end
$var wire 5 K# rs_addr [4:0] $end
$var wire 32 L# rs_data [31:0] $end
$var wire 32 M# rs_data_in [31:0] $end
$var wire 1 N# rs_mem_dependency $end
$var wire 5 O# rt_addr [4:0] $end
$var wire 32 P# rt_data [31:0] $end
$var wire 32 Q# rt_data_in [31:0] $end
$var wire 1 R# rt_mem_dependency $end
$var wire 5 S# shamt [4:0] $end
$var wire 32 T# shift_amount [31:0] $end
$var wire 1 c" stall $end
$var wire 1 U# use_imm $end
$var reg 4 V# alu_opcode [3:0] $end
$upscope $end
$scope module atomic $end
$var wire 1 ]" ar $end
$var wire 1 H clk $end
$var wire 1 0" d $end
$var wire 1 #" en $end
$var wire 1 ^" r $end
$var reg 1 W# q $end
$upscope $end
$scope module sc $end
$var wire 1 ]" ar $end
$var wire 1 H clk $end
$var wire 1 <" d $end
$var wire 1 $" en $end
$var wire 1 ^" r $end
$var reg 1 X# q $end
$upscope $end
$scope module alu_op_x_id2ex $end
$var wire 1 ]" ar $end
$var wire 1 H clk $end
$var wire 32 Y# d [31:0] $end
$var wire 1 $" en $end
$var wire 1 ^" r $end
$var reg 32 Z# q [31:0] $end
$upscope $end
$scope module alu_op_y_id2ex $end
$var wire 1 ]" ar $end
$var wire 1 H clk $end
$var wire 32 [# d [31:0] $end
$var wire 1 $" en $end
$var wire 1 ^" r $end
$var reg 32 \# q [31:0] $end
$upscope $end
$scope module alu_opcode_id2ex $end
$var wire 1 ]" ar $end
$var wire 1 H clk $end
$var wire 4 ]# d [3:0] $end
$var wire 1 $" en $end
$var wire 1 ^" r $end
$var reg 4 ^# q [3:0] $end
$upscope $end
$scope module movn $end
$var wire 1 ]" ar $end
$var wire 1 H clk $end
$var wire 1 H" d $end
$var wire 1 $" en $end
$var wire 1 ^" r $end
$var reg 1 _# q $end
$upscope $end
$scope module movz $end
$var wire 1 ]" ar $end
$var wire 1 H clk $end
$var wire 1 J" d $end
$var wire 1 $" en $end
$var wire 1 ^" r $end
$var reg 1 `# q $end
$upscope $end
$scope module lw_mem_read_ex $end
$var wire 1 ]" ar $end
$var wire 1 H clk $end
$var wire 1 9" d $end
$var wire 1 $" en $end
$var wire 1 ^" r $end
$var reg 1 a# q $end
$upscope $end
$scope module mem_write_data_id2ex $end
$var wire 1 ]" ar $end
$var wire 1 H clk $end
$var wire 32 b# d [31:0] $end
$var wire 1 $" en $end
$var wire 1 ^" r $end
$var reg 32 c# q [31:0] $end
$upscope $end
$scope module mem_we_id2ex $end
$var wire 1 ]" ar $end
$var wire 1 H clk $end
$var wire 1 d# d $end
$var wire 1 $" en $end
$var wire 1 ^" r $end
$var reg 1 e# q $end
$upscope $end
$scope module mem_read_id2ex $end
$var wire 1 ]" ar $end
$var wire 1 H clk $end
$var wire 1 f# d $end
$var wire 1 $" en $end
$var wire 1 ^" r $end
$var reg 1 g# q $end
$upscope $end
$scope module mem_byte_id2ex $end
$var wire 1 ]" ar $end
$var wire 1 H clk $end
$var wire 1 2" d $end
$var wire 1 $" en $end
$var wire 1 ^" r $end
$var reg 1 h# q $end
$upscope $end
$scope module mem_signextend_id2ex $end
$var wire 1 ]" ar $end
$var wire 1 H clk $end
$var wire 1 ?" d $end
$var wire 1 $" en $end
$var wire 1 ^" r $end
$var reg 1 i# q $end
$upscope $end
$scope module lw_mem_read_mem $end
$var wire 1 ]" ar $end
$var wire 1 H clk $end
$var wire 1 8" d $end
$var wire 1 $" en $end
$var wire 1 ^" r $end
$var reg 1 j# q $end
$upscope $end
$scope module reg_write_addr_id2ex $end
$var wire 1 ]" ar $end
$var wire 1 H clk $end
$var wire 5 k# d [4:0] $end
$var wire 1 $" en $end
$var wire 1 ^" r $end
$var reg 5 l# q [4:0] $end
$upscope $end
$scope module reg_we_id2ex $end
$var wire 1 ]" ar $end
$var wire 1 H clk $end
$var wire 1 P" d $end
$var wire 1 $" en $end
$var wire 1 ^" r $end
$var reg 1 m# q $end
$upscope $end
$scope module x_stage $end
$var wire 1 n# add_check $end
$var wire 1 o# add_neg_over $end
$var wire 1 p# add_pos_over $end
$var wire 1 q# alu_neg $end
$var wire 32 r# alu_op_x [31:0] $end
$var wire 32 s# alu_op_x_signed [31:0] $end
$var wire 32 t# alu_op_y [31:0] $end
$var wire 32 u# alu_op_y_signed [31:0] $end
$var wire 1 z alu_op_y_zero $end
$var wire 4 v# alu_opcode [3:0] $end
$var wire 1 } alu_overflow $end
$var wire 1 w# sub_check $end
$var wire 1 x# sub_neg_over $end
$var wire 1 y# sub_pos_over $end
$var wire 1 z# x_neg $end
$var wire 1 {# y_neg $end
$var reg 32 |# alu_result [31:0] $end
$upscope $end
$scope module alu_result_ex2mem $end
$var wire 1 H clk $end
$var wire 32 }# d [31:0] $end
$var wire 1 $" en $end
$var wire 1 ]" r $end
$var reg 32 ~# q [31:0] $end
$upscope $end
$scope module mem_read_ex2mem $end
$var wire 1 H clk $end
$var wire 1 !$ d $end
$var wire 1 $" en $end
$var wire 1 ]" r $end
$var reg 1 "$ q $end
$upscope $end
$scope module mem_byte_ex2mem $end
$var wire 1 H clk $end
$var wire 1 1" d $end
$var wire 1 $" en $end
$var wire 1 ]" r $end
$var reg 1 #$ q $end
$upscope $end
$scope module mem_signextend_ex2mem $end
$var wire 1 H clk $end
$var wire 1 >" d $end
$var wire 1 $" en $end
$var wire 1 ]" r $end
$var reg 1 $$ q $end
$upscope $end
$scope module reg_write_addr_ex2mem $end
$var wire 1 H clk $end
$var wire 5 %$ d [4:0] $end
$var wire 1 $" en $end
$var wire 1 ]" r $end
$var reg 5 &$ q [4:0] $end
$upscope $end
$scope module reg_we_ex2mem $end
$var wire 1 H clk $end
$var wire 1 O" d $end
$var wire 1 $" en $end
$var wire 1 ]" r $end
$var reg 1 '$ q $end
$upscope $end
$scope module reg_write_data_mem2wb $end
$var wire 1 H clk $end
$var wire 32 ($ d [31:0] $end
$var wire 1 $" en $end
$var wire 1 ]" r $end
$var reg 32 )$ q [31:0] $end
$upscope $end
$scope module reg_write_addr_mem2wb $end
$var wire 1 H clk $end
$var wire 5 *$ d [4:0] $end
$var wire 1 $" en $end
$var wire 1 ]" r $end
$var reg 5 +$ q [4:0] $end
$upscope $end
$scope module reg_we_mem2wb $end
$var wire 1 H clk $end
$var wire 1 Q" d $end
$var wire 1 $" en $end
$var wire 1 ]" r $end
$var reg 1 ,$ q $end
$upscope $end
$scope module w_stage $end
$var wire 1 H clk $end
$var wire 1 $" en $end
$var wire 1 R" reg_we $end
$var wire 5 -$ reg_write_addr [4:0] $end
$var wire 32 .$ reg_write_data [31:0] $end
$var wire 5 /$ rs_addr [4:0] $end
$var wire 32 0$ rs_data [31:0] $end
$var wire 5 1$ rt_addr [4:0] $end
$var wire 32 2$ rt_data [31:0] $end
$upscope $end
$upscope $end
$scope module mips_local_store $end
$var wire 12 3$ addr [11:0] $end
$var wire 1 H clk $end
$var wire 32 4$ din [31:0] $end
$var wire 4 5$ we [3:0] $end
$var reg 32 6$ dout [31:0] $end
$scope begin column[0] $end
$upscope $end
$scope begin column[1] $end
$upscope $end
$scope begin column[2] $end
$upscope $end
$scope begin column[3] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 6$
b0 5$
b0 4$
b0 3$
bx 2$
bx 1$
bx 0$
bx /$
b0 .$
b0 -$
0,$
b0 +$
b0 *$
b0 )$
b0 ($
0'$
b0 &$
b0 %$
0$$
0#$
0"$
0!$
b0 ~#
b0 }#
b0 |#
0{#
0z#
0y#
0x#
0w#
b0 v#
b0 u#
b0 t#
b0 s#
b0 r#
0q#
0p#
0o#
0n#
0m#
b0 l#
bx k#
0j#
0i#
0h#
0g#
0f#
0e#
xd#
b0 c#
bx b#
0a#
0`#
0_#
b0 ^#
b1101 ]#
b0 \#
bx [#
b0 Z#
bx Y#
0X#
0W#
b1101 V#
xU#
b0xxxxx T#
bx S#
0R#
bx Q#
bx P#
bx O#
0N#
bx M#
bx L#
bx K#
b0 J#
b0 I#
b0 H#
bx G#
xF#
xE#
bx D#
b0 C#
bx B#
bx A#
bx @#
x?#
x>#
x=#
x<#
x;#
x:#
x9#
x8#
x7#
x6#
x5#
x4#
x3#
x2#
x1#
x0#
x/#
x.#
x-#
x,#
x+#
x*#
x)#
x(#
x'#
x&#
bx %#
bx $#
b0xxxxxxxxxxxxxxxx ##
bx0000000000000000 "#
bx !#
bx ~"
bx }"
0|"
0{"
0z"
0y"
b0 x"
bx w"
bx v"
b0 u"
bx t"
0s"
b0 r"
bx q"
b0 p"
b0 o"
b0 n"
bx m"
bx l"
bx k"
b100 j"
b0 i"
b0 h"
bx g"
bx f"
bx e"
0d"
0c"
b0 b"
bx a"
bx `"
bx _"
0^"
0]"
b0 \"
bx ["
bx Z"
bx Y"
b0 X"
b0 W"
b0 V"
b0 U"
bx T"
b0 S"
0R"
0Q"
xP"
0O"
0N"
b0 M"
b0 L"
b0 K"
xJ"
0I"
xH"
0G"
b0 F"
bx E"
b0 D"
b0 C"
xB"
0A"
0@"
x?"
0>"
0="
x<"
0;"
0:"
x9"
08"
bx 7"
b0xxxxxxxx 6"
bx 5"
bx 4"
03"
x2"
01"
00"
0/"
b0 ."
x-"
x,"
x+"
bx *"
b0 )"
b0 ("
bx '"
bx &"
1%"
1$"
x#"
b0 ""
b0 !"
b0 ~
0}
b1101 |
b0 {
1z
bx y
b0 x
bx w
b0 v
bx u
bx t
xs
xr
bx q
b0 p
b0 o
b0 n
b0 m
b0 l
b0 k
b0 j
bx i
bx h
0g
bx f
bx e
bx d
b0 c
b0 b
b0 a
0`
bx _
b0 ^
bx ]
b0 \
b0 [
bx Z
b0xxxxxxxxxxxxxxxxxxxx10 Y
0X
0W
1V
0U
0T
bx S
b0 R
b0 Q
b0 P
bx O
0N
b0 M
b0 L
bx K
0J
b0 I
0H
b0 G
b1 F
b0 E
b0xxxxxxxxxxxxxxxxxxxx10 D
b1110100011001010111001101110100011100110010111101101010001011110111010001100101011100110111010000101110011100100110010101110011011101010110110001110100 C
0B
b1 A
b1 @
b0 ?
b0 >
bx =
bx <
b0 ;
b100000000000000000 :
b1111101000 9
b11101000110010101110011011101000111001100101111011010100010111101100010011101010110100101101100011001000010111101100001011100000111000000101110011010000110010101111000 8
bx 7
bx 6
bx 5
bx 4
b1110100011001010111001101110100011100110010111101101010001011110111001101110100011100100110010101100001011011010111011101100001011101100110010100101110011101100110001101100100 3
b1 2
b0 1
00
b0 /
b0 .
b0 -
b0 ,
b0 +
b0 *
bx )
bx (
bx '
b0 &
b0 %
bx $
b0 #
b0 "
bx !
$end
#5000
0>#
b0 T#
b0 w
b0 v"
b0 Y#
11#
17#
06#
b100 k"
b100 m"
b0 *"
b0 @#
b0 Z"
b0 l"
b0 L#
0?#
0+"
0/#
b10000100000000000001000 g"
b100000000000001100 e"
0-"
b10000000000000100000000000000000 y
b10000000000000100000000000000000 w"
b10000000000000100000000000000000 [#
1P"
0d#
0#"
b0 ["
b0 t"
b0 M#
b0 0$
0)#
0(#
0*#
0+#
0-#
0,#
b10000 T"
b10000 G#
b10000 k#
0,"
03#
04#
08#
0<#
0:#
09#
0=#
0;#
b1100 V#
b1100 |
b1100 ]#
b10000000000000100000000000000000 ~"
0'#
0.#
02#
1U#
0E#
0F#
15#
0&#
0B"
09"
02"
1?"
0<"
b1111 B#
b0 Y"
b0 K#
b0 /$
b10000 _"
b10000 O#
b10000 1$
b10000 D#
b0 S#
0H"
0J"
b10 }"
b11111111111111111000000000000010 !#
b10000000000000100000000000000000 "#
b1000000000000010 ##
b1000000000000010 $#
b100001000000000000010 f"
b111100000100001000000000000010 '"
b111100000100001000000000000010 %#
b111100000100001000000000000010 K
b111100000100001000000000000010 $
b111100000100001000000000000010 Z
b111100000100001000000000000010 &"
b111100000100001000000000000010 q"
bx S
bx 6$
b0 u
b0 )
b0 i
b0 t
b0 (
b0 h
0s
0r
b0 q
10
1H
#10000
00
0H
#15000
bx 6$
bx S
10
1H
#20000
1]"
00
0H
b0xxxxxxxxxxxxxxxxxxxx00 D
b0xxxxxxxxxxxxxxxxxxxx00 Y
1B
1g
#25000
0V
00#
b10000000000000100000000000000000 E"
b10000000000000100000000000000000 A#
b10000000000000100000000000000000 b#
b10000000000000100000000000000000 `"
b10000000000000100000000000000000 P#
bx ,
bx m
bx +
bx Q
bx -
bx n
0p#
1y#
1q#
b1000 k"
b1000 m"
b1 G
1O"
1{"
bx l
bx C"
bx 4$
1{#
b10000000000000100000000000000000 |#
b10000000000000100000000000000000 ~
b10000000000000100000000000000000 x"
1W
b10000000000000100000000000000000 \
b10000000000000100000000000000000 ."
b10000000000000100000000000000000 ""
b10000000000000100000000000000000 }#
b1 %
b1 [
bx S
bx 6$
1m#
1N"
b10000 l#
b10000 S"
b10000 H#
b10000 %$
1i#
1>"
bx c#
bx D"
b1100 ^#
b1100 {
b1100 v#
b10000000000000100000000000000000 \#
b10000000000000100000000000000000 u#
0z
b10000000000000100000000000000000 x
b10000000000000100000000000000000 t#
b111100000100001000000000000010 r"
b111100000100001000000000000010 )"
b100 n"
b100 M"
b100 h"
b100 o"
b100 ^
b100 K"
10
1H
#30000
00
0H
b1111100111 1
b0xxxxxxxxxxxxxxxxxxxx01 D
b0xxxxxxxxxxxxxxxxxxxx01 Y
#35000
b1 y
b1 w"
b1 [#
x0#
bx E"
bx A#
bx b#
bx `"
bx P#
b10001 T"
b10001 G#
b10001 k#
b11 V#
b11 |
b11 ]#
b1 ~"
b10001000000000000000100 g"
1E#
05#
1&#
b1101 B#
0{"
b10001 _"
b10001 O#
b10001 1$
b0 D#
b1 }"
b1 !#
b10000000000000000 "#
b1 ##
b1 $#
b100010000000000000001 f"
b1100 k"
b1100 m"
b10 G
b1000000000000010 ,
b1000000000000010 m
b10000000000000100000000000000000 +
b10000000000000100000000000000000 Q
b0 -
b0 n
b110100000100010000000000000001 '"
b110100000100010000000000000001 %#
b10 %
b10 [
b1 ("
b10000000000000100000000000000000 l
b10000000000000100000000000000000 C"
b10000000000000100000000000000000 4$
b10000000000000100000000000000000 W"
b10000000000000100000000000000000 J#
b10000000000000100000000000000000 ($
bx 6"
bx 6$
bx S
b110100000100010000000000000001 K
b110100000100010000000000000001 $
b110100000100010000000000000001 Z
b110100000100010000000000000001 &"
b110100000100010000000000000001 q"
b1000 n"
b1000 M"
b1000 h"
b1000 o"
b1000 ^
b1000 K"
b100 p"
b1100 e"
b1000 j"
b100 L"
b100 i"
b100 C#
b10000000000000100000000000000000 c#
b10000000000000100000000000000000 D"
b10000000000000100000000000000000 ~#
b10000000000000100000000000000000 !"
1$$
1@"
b10000 &$
0|"
b10000 U"
b10000 I#
b10000 *$
1'$
1Q"
10
1H
#40000
00
0H
b1111100110 1
#45000
b1000 y
b1000 w"
b1000 [#
b1000 ~"
0E#
1-"
b0 T"
b0 G#
b0 k#
b0 a"
b0 Q#
b0 2$
b1011 V#
b1011 |
b1011 ]#
b100000 g"
1V
0P"
12#
0F#
0&#
b10 B#
b0 _"
b0 O#
b0 1$
b1000 }"
b1000 !#
b10000000000000000000 "#
b1000 ##
b1000 $#
b1000 f"
bx ,
bx m
bx +
bx Q
bx -
bx n
0q#
b100000 k"
b100000 m"
b11 G
b1000000000000000000000001000 '"
b1000000000000000000000001000 %#
10#
b0 E"
b0 A#
b0 b#
b0 `"
b0 P#
bx l
bx C"
bx 4$
0y#
0{#
b1 |#
b1 ~
b1 x"
0U
0W
b1 \
b1 ."
b1 ""
b1 }#
b10 ("
b11 %
b11 [
b1000000000000000000000001000 K
b1000000000000000000000001000 $
b1000000000000000000000001000 Z
b1000000000000000000000001000 &"
b1000000000000000000000001000 q"
bx S
bx 6$
1,$
1R"
b10000 +$
b10000 V"
b10000 -$
b10000000000000100000000000000000 )$
b10000000000000100000000000000000 X"
b10000000000000100000000000000000 .$
b10001 l#
0{"
b10001 S"
b10001 H#
b10001 %$
bx c#
bx D"
b11 ^#
b11 {
b11 v#
b1 \#
b1 u#
b1 x
b1 t#
b110100000100010000000000000001 r"
b110100000100010000000000000001 )"
b1000 p"
b101100 e"
b1100 j"
b1000 L"
b1000 i"
b1000 C#
b1100 n"
b1100 M"
b1100 h"
b1100 o"
b1100 ^
b1100 K"
10
1H
#50000
00
0H
b1111100101 1
#55000
x0#
bx E"
bx A#
bx b#
bx `"
bx P#
b0 y
b0 w"
b0 [#
b0 ~"
b100100 k"
b100100 m"
1E#
0-"
b10 T"
b10 G#
b10 k#
bx a"
bx Q#
bx 2$
b11 V#
b11 |
b11 ]#
b10000000000000000000 g"
1P"
02#
1&#
b1101 B#
b10 _"
b10 O#
b10 1$
b0 }"
b0 !#
b0 "#
b0 ##
b0 $#
b100000000000000000 f"
b1000 G
b0 ,
b0 m
b0 +
b0 Q
b0 -
b0 n
b110100000000100000000000000000 '"
b110100000000100000000000000000 %#
b1000 %
b1000 [
b11 ("
b0 |#
b0 ~
b0 x"
b0 \
b0 ."
b0 ""
b0 }#
b0 l
b0 C"
b0 4$
0O"
b1 W"
b1 J#
b1 ($
bx 6$
bx S
b110100000000100000000000000000 K
b110100000000100000000000000000 $
b110100000000100000000000000000 Z
b110100000000100000000000000000 &"
b110100000000100000000000000000 q"
b100000 n"
b100000 M"
b100000 h"
b100000 o"
b100000 ^
b100000 K"
b1100 p"
b10000 e"
b10000 j"
b1100 L"
b1100 i"
b1100 C#
b1000000000000000000000001000 r"
b1000000000000000000000001000 )"
b1000 \#
b1000 u#
b1000 x
b1000 t#
b1011 ^#
b1011 {
b1011 v#
b0 c#
b0 D"
b0 l#
b0 S"
b0 H#
b0 %$
0m#
0N"
b1 ~#
b1 !"
b10001 &$
b10001 U"
b10001 I#
b10001 *$
10
1H
#60000
00
0H
b1111100100 1
#65000
b100 y
b100 w"
b100 [#
b100 ~"
0E#
1-"
b0 T"
b0 G#
b0 k#
b0 a"
b0 Q#
b0 2$
b1011 V#
b1011 |
b1011 ]#
b10000 g"
0P"
12#
0F#
0&#
b10 B#
b0 _"
b0 O#
b0 1$
b100 }"
b100 !#
b1000000000000000000 "#
b100 ##
b100 $#
b100 f"
10#
b0 E"
b0 A#
b0 b#
b0 `"
b0 P#
bx ,
bx m
bx +
bx Q
bx -
bx n
b10000 k"
b10000 m"
b1001 G
b1000000000000000000000000100 '"
b1000000000000000000000000100 %#
b0 W"
b0 J#
b0 ($
1O"
0{"
bx l
bx C"
bx 4$
b1000 ("
b1001 %
b1001 [
b1000000000000000000000000100 K
b1000000000000000000000000100 $
b1000000000000000000000000100 Z
b1000000000000000000000000100 &"
b1000000000000000000000000100 q"
bx S
bx 6$
b10001 +$
b10001 V"
b10001 -$
b1 )$
b1 X"
b1 .$
0'$
0Q"
b0 &$
b0 U"
b0 I#
b0 *$
b0 ~#
b0 !"
1m#
1N"
b10 l#
b10 S"
b10 H#
b10 %$
bx c#
bx D"
b11 ^#
b11 {
b11 v#
b0 \#
b0 u#
1z
b0 x
b0 t#
b110100000000100000000000000000 r"
b110100000000100000000000000000 )"
b100000 p"
b110100 e"
b100100 j"
b100000 L"
b100000 i"
b100000 C#
b100100 n"
b100100 M"
b100100 h"
b100100 o"
b100100 ^
b100100 K"
10
1H
#70000
00
0H
b1111100011 1
#75000
b1 y
b1 w"
b1 [#
b1 ~"
b10100 k"
b10100 m"
1E#
0-"
b10 T"
b10 G#
b10 k#
bx a"
bx Q#
bx 2$
b11 V#
b11 |
b11 ]#
b10000000000000000100 g"
1P"
02#
1&#
b1101 B#
1|"
b10 _"
b10 O#
b10 1$
b1 }"
b1 !#
b10000000000000000 "#
b1 ##
b1 $#
b100000000000000001 f"
b100 G
b0 ,
b0 m
b0 +
b0 Q
b0 -
b0 n
b110100000000100000000000000001 '"
b110100000000100000000000000001 %#
b100 %
b100 [
b1001 ("
b0 l
b0 C"
b0 4$
0O"
bx 6$
bx S
b110100000000100000000000000001 K
b110100000000100000000000000001 $
b110100000000100000000000000001 Z
b110100000000100000000000000001 &"
b110100000000100000000000000001 q"
b10000 n"
b10000 M"
b10000 h"
b10000 o"
b10000 ^
b10000 K"
b100100 p"
b101100 e"
b101000 j"
b100100 L"
b100100 i"
b100100 C#
b1000000000000000000000000100 r"
b1000000000000000000000000100 )"
b100 \#
b100 u#
0z
b100 x
b100 t#
b1011 ^#
b1011 {
b1011 v#
b0 c#
b0 D"
b0 l#
b0 S"
b0 H#
b0 %$
0m#
0N"
b10 &$
b10 U"
b10 I#
b10 *$
1'$
1Q"
b0 )$
b0 X"
b0 .$
b0 +$
b0 V"
b0 -$
0,$
0R"
10
1H
#80000
00
0H
b1111100010 1
#85000
b10000000000000100000000000000000 w
b10000000000000100000000000000000 v"
b10000000000000100000000000000000 Y#
17#
16#
b10000000000000100000000000000000 *"
b10000000000000100000000000000000 @#
b10000000000000100000000000000000 Z"
b10000000000000100000000000000000 l"
b10000000000000100000000000000000 L#
b100 y
b100 w"
b100 [#
b100 ~"
0P"
1d#
b10000000000000100000000000000000 ["
b10000000000000100000000000000000 t"
b10000000000000100000000000000000 M#
b10000000000000100000000000000000 0$
b1101 V#
b1101 |
b1101 ]#
b1000000010000000000000010000 g"
b0 a"
b0 Q#
b0 2$
1F#
0&#
1B"
b101011 B#
b10000 Y"
b10000 K#
b10000 /$
b100 }"
b100 !#
b1000000000000000000 "#
b100 ##
b100 $#
b10000000100000000000000100 f"
00#
b1 E"
b1 A#
b1 b#
b1 `"
b1 P#
b11000 k"
b11000 m"
b101 G
b10101110000000100000000000000100 '"
b10101110000000100000000000000100 %#
1O"
1{"
b1 |#
b1 ~
b1 x"
b1 \
b1 ."
b1 ""
b1 }#
b100 ("
b101 %
b101 [
b10101110000000100000000000000100 K
b10101110000000100000000000000100 $
b10101110000000100000000000000100 Z
b10101110000000100000000000000100 &"
b10101110000000100000000000000100 q"
bx S
bx 6$
1,$
1R"
b10 +$
b10 V"
b10 -$
0'$
0Q"
b0 &$
0|"
b0 U"
b0 I#
b0 *$
1m#
1N"
b10 l#
b10 S"
b10 H#
b10 %$
b11 ^#
b11 {
b11 v#
b1 \#
b1 u#
b1 x
b1 t#
b110100000000100000000000000001 r"
b110100000000100000000000000001 )"
b10000 p"
b100100 e"
b10100 j"
b10000 L"
b10000 i"
b10000 C#
b10100 n"
b10100 M"
b10100 h"
b10100 o"
b10100 ^
b10100 K"
10
1H
#90000
00
0H
b1111100001 1
#95000
b0 y
b0 w"
b0 [#
b1 E"
b1 A#
b1 b#
b1 `"
b1 P#
b1 a"
b1 Q#
b1 2$
b0 ~"
b10001 T"
b10001 G#
b10001 k#
b1000010001000000000000000000 g"
0V
b1 "
b1 L
b10001 _"
b10001 O#
b10001 1$
b0 }"
b0 !#
b0 "#
b0 ##
b0 $#
b10000100010000000000000000 f"
b11100 k"
b11100 m"
b110 G
0p#
1q#
b1 3$
b1 j
b1 *
b1 k
b1 b
b1 &
b1 c
b1 +
b1 Q
b1 -
b1 n
b0 5$
b10101110000100010000000000000000 '"
b10101110000100010000000000000000 %#
b110 %
b110 [
b101 ("
0x#
1z#
b10000000000000100000000000000100 |#
b10000000000000100000000000000100 ~
b10000000000000100000000000000100 x"
1X
b10000000000000100000000000000100 \
b10000000000000100000000000000100 ."
b10000000000000100000000000000100 ""
b10000000000000100000000000000100 }#
b1 l
b1 C"
b1 4$
b1111 a
b1111 F"
0O"
0{"
b1 W"
b1 J#
b1 ($
bx 6$
bx S
b10101110000100010000000000000000 K
b10101110000100010000000000000000 $
b10101110000100010000000000000000 Z
b10101110000100010000000000000000 &"
b10101110000100010000000000000000 q"
b11000 n"
b11000 M"
b11000 h"
b11000 o"
b11000 ^
b11000 K"
b10100 p"
b11000 e"
b11000 j"
b10100 L"
b10100 i"
b10100 C#
b10101110000000100000000000000100 r"
b10101110000000100000000000000100 )"
b10000000000000100000000000000000 u"
b10000000000000100000000000000000 \"
b10000000000000100000000000000000 Z#
b10000000000000100000000000000000 s#
b10000000000000100000000000000000 v
b10000000000000100000000000000000 r#
b100 \#
b100 u#
b100 x
b100 t#
b1101 ^#
1n#
b1101 {
b1101 v#
b1 c#
b1 D"
1e#
1A"
0m#
0N"
b1 ~#
b1 !"
b10 &$
0|"
b10 U"
b10 I#
b10 *$
1'$
1Q"
b0 +$
b0 V"
b0 -$
0,$
0R"
10
1H
#100000
00
0H
b1111100000 1
#105000
b0 w
b0 v"
b0 Y#
06#
10#
b0 *"
b0 @#
b0 Z"
b0 l"
b0 L#
b0 E"
b0 A#
b0 b#
b0 `"
b0 P#
b110 y
b110 w"
b110 [#
b110 ~"
0E#
0F#
1-"
0d#
b0 ["
b0 t"
b0 M#
b0 0$
b0 T"
b0 G#
b0 k#
b0 a"
b0 Q#
b0 2$
b1011 V#
b1011 |
b1011 ]#
b11000 g"
b0 "
b0 L
12#
0B"
b10 B#
b0 Y"
b0 K#
b0 /$
b0 _"
b0 O#
b0 1$
b110 }"
b110 !#
b1100000000000000000 "#
b110 ##
b110 $#
b110 f"
b0 3$
b0 j
b0 *
b0 k
b0 b
b0 &
b0 c
b11000 k"
b11000 m"
b111 G
b1000000000000000000000000110 '"
b1000000000000000000000000110 %#
b10000000000000100000000000000100 W"
b10000000000000100000000000000100 J#
b10000000000000100000000000000100 ($
b10000000000000100000000000000000 |#
b10000000000000100000000000000000 ~
b10000000000000100000000000000000 x"
0X
1W
b10000000000000100000000000000000 \
b10000000000000100000000000000000 ."
b10000000000000100000000000000000 ""
b10000000000000100000000000000000 }#
b110 ("
b111 %
b111 [
b1000000000000000000000000110 K
b1000000000000000000000000110 $
b1000000000000000000000000110 Z
b1000000000000000000000000110 &"
b1000000000000000000000000110 q"
bx S
bx 6$
b1 u
b1 )
b1 i
1,$
1R"
b10 +$
b10 V"
b10 -$
b1 )$
b1 X"
b1 .$
0'$
0Q"
b10000000000000100000000000000100 ~#
b10000000000000100000000000000100 !"
b10001 l#
b10001 S"
b10001 H#
b10001 %$
b0 \#
b0 u#
1z
b0 x
b0 t#
b10101110000100010000000000000000 r"
b10101110000100010000000000000000 )"
b11000 p"
b110100 e"
b11100 j"
b11000 L"
b11000 i"
b11000 C#
b11100 n"
b11100 M"
b11100 h"
b11100 o"
b11100 ^
b11100 K"
10
1H
#110000
00
0H
b1111011111 1
#115000
1>#
1?#
b0 ~"
b11100 k"
b11100 m"
0E#
1F#
0-"
b0 y
b0 w"
b0 [#
18#
b1010 V#
b1010 |
b1010 ]#
b0 g"
1V
1P"
02#
0U#
b0 B#
b0 }"
b0 !#
b0 "#
b0 ##
b0 $#
b0 f"
b110 G
0q#
b0 +
b0 Q
b0 -
b0 n
b0 '"
b0 %#
b110 %
b110 [
b111 ("
0z#
b0 |#
b0 ~
b0 x"
0U
0W
b0 \
b0 ."
b0 ""
b0 }#
b0 l
b0 C"
b0 4$
b0 a
b0 F"
b10000000000000100000000000000000 W"
b10000000000000100000000000000000 J#
b10000000000000100000000000000000 ($
b1 t
b1 (
b1 h
bx 6$
bx S
b0 K
b0 $
b0 Z
b0 &"
b0 q"
b11000 n"
b11000 M"
b11000 h"
b11000 o"
b11000 ^
b11000 K"
b11100 p"
b100000 e"
b100000 j"
b11100 L"
b11100 i"
b11100 C#
b1000000000000000000000000110 r"
b1000000000000000000000000110 )"
b0 u"
b0 \"
b0 Z#
b0 s#
b0 v
b0 r#
b110 \#
b110 u#
0z
b110 x
b110 t#
b1011 ^#
0n#
b1011 {
b1011 v#
b0 c#
b0 D"
0e#
0A"
b0 l#
b0 S"
b0 H#
b0 %$
b10000000000000100000000000000000 ~#
b10000000000000100000000000000000 !"
b10001 &$
b10001 U"
b10001 I#
b10001 *$
b10000000000000100000000000000100 )$
b10000000000000100000000000000100 X"
b10000000000000100000000000000100 .$
0,$
0R"
10
1H
#120000
00
0H
b10000000000000000000000000000011 4
b0xxxxxxxxxxxxxxxxxxxx00 D
b0xxxxxxxxxxxxxxxxxxxx00 Y
