/dts-v1/;

/ {
	#address-cells = <0x2>;
	#size-cells = <0x2>;
	compatible = "qcom,msmcobalt-cdp", "qcom,msmcobalt", "qcom,cdp";
	interrupt-parent = <0x1>;
	model = "Qualcomm Technologies, Inc. MSM cobalt v2";
	qcom,board-id = <0x1 0x0>;
	qcom,msm-id = <0x124 0x20000>;

	aliases {
		i2c1 = "/soc/i2c@c175000";
		i2c10 = "/soc/i2c@c1b8000";
		i2c11 = "/soc/i2c@c1b9000";
		i2c12 = "/soc/i2c@c1ba000";
		i2c2 = "/soc/i2c@c176000";
		i2c3 = "/soc/i2c@c177000";
		i2c4 = "/soc/i2c@c178000";
		i2c5 = "/soc/i2c@c179000";
		i2c6 = "/soc/i2c@c17a000";
		i2c7 = "/soc/i2c@c1b5000";
		i2c8 = "/soc/i2c@c1b6000";
		i2c9 = "/soc/i2c@c1b7000";
		sdhc2 = "/soc/sdhci@c0a4900";
		serial0 = "/soc/serial@0c1b0000";
		spi1 = "/soc/spi@c175000";
		spi10 = "/soc/spi@c1b8000";
		spi11 = "/soc/spi@c1b9000";
		spi12 = "/soc/spi@c1ba000";
		spi2 = "/soc/spi@c176000";
		spi3 = "/soc/spi@c177000";
		spi4 = "/soc/spi@c178000";
		spi5 = "/soc/spi@c179000";
		spi6 = "/soc/spi@c17a000";
		spi7 = "/soc/spi@c1b5000";
		spi8 = "/soc/spi@c1b6000";
		spi9 = "/soc/spi@c1b7000";
	};

	bt_wcn3990 {
		compatible = "qca,wcn3990";
		qca,bt-chip-pwd-supply = <0x166>;
		qca,bt-chip-pwd-voltage-level = <0x36ee80 0x36ee80>;
		qca,bt-vdd-core-current-level = <0x1>;
		qca,bt-vdd-core-supply = <0x163>;
		qca,bt-vdd-core-voltage-level = <0x1b7740 0x1b7740>;
		qca,bt-vdd-io-current-level = <0x1>;
		qca,bt-vdd-io-supply = <0x161>;
		qca,bt-vdd-io-voltage-level = <0x149970 0x149970>;
		qca,bt-vdd-ldo-current-level = <0x0>;
		qca,bt-vdd-ldo-supply = <0x164>;
		qca,bt-vdd-ldo-voltage-level = <0x13d620 0x13d620>;
		qca,bt-vdd-pa-current-level = <0x0>;
		qca,bt-vdd-pa-supply = <0x165>;
		qca,bt-vdd-pa-voltage-level = <0x325aa0 0x325aa0>;
		qca,bt-vdd-xtal-current-level = <0x1>;
		qca,bt-vdd-xtal-supply = <0x162>;
		qca,bt-vdd-xtal-voltage-level = <0x1f47d0 0x1f47d0>;
	};

	chosen {
	};

	cpus {
		#address-cells = <0x2>;
		#size-cells = <0x0>;

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0x14>;
				};

				core1 {
					cpu = <0x15>;
				};

				core2 {
					cpu = <0x16>;
				};

				core3 {
					cpu = <0x17>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0x18>;
				};

				core1 {
					cpu = <0x19>;
				};

				core2 {
					cpu = <0x1a>;
				};

				core3 {
					cpu = <0x1b>;
				};
			};
		};

		cpu@0 {
			compatible = "arm,armv8";
			device_type = "cpu";
			enable-method = "psci";
			linux,phandle = <0x14>;
			next-level-cache = <0x3>;
			phandle = <0x14>;
			qcom,ea = <0x4>;
			qcom,limits-info = <0x2>;
			reg = <0x0 0x0>;

			l1-dcache {
				compatible = "arm,arch-cache";
				linux,phandle = <0x67>;
				phandle = <0x67>;
				qcom,dump-size = <0x9040>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				linux,phandle = <0x5f>;
				phandle = <0x5f>;
				qcom,dump-size = <0x9040>;
			};

			l2-cache {
				cache-level = <0x2>;
				compatible = "arm,arch-cache";
				linux,phandle = <0x3>;
				phandle = <0x3>;
				qcom,dump-size = <0x0>;
			};
		};

		cpu@1 {
			compatible = "arm,armv8";
			device_type = "cpu";
			enable-method = "psci";
			linux,phandle = <0x15>;
			next-level-cache = <0x3>;
			phandle = <0x15>;
			qcom,ea = <0x6>;
			qcom,limits-info = <0x5>;
			reg = <0x0 0x1>;

			l1-dcache {
				compatible = "arm,arch-cache";
				linux,phandle = <0x68>;
				phandle = <0x68>;
				qcom,dump-size = <0x9040>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				linux,phandle = <0x60>;
				phandle = <0x60>;
				qcom,dump-size = <0x9040>;
			};
		};

		cpu@100 {
			compatible = "arm,armv8";
			device_type = "cpu";
			enable-method = "psci";
			linux,phandle = <0x18>;
			next-level-cache = <0xc>;
			phandle = <0x18>;
			qcom,ea = <0xd>;
			qcom,limits-info = <0xb>;
			reg = <0x0 0x100>;

			l1-dcache {
				compatible = "arm,arch-cache";
				linux,phandle = <0x6b>;
				phandle = <0x6b>;
				qcom,dump-size = <0x12000>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				linux,phandle = <0x63>;
				phandle = <0x63>;
				qcom,dump-size = <0x12000>;
			};

			l2-cache {
				cache-level = <0x2>;
				compatible = "arm,arch-cache";
				linux,phandle = <0xc>;
				phandle = <0xc>;
			};
		};

		cpu@101 {
			compatible = "arm,armv8";
			device_type = "cpu";
			enable-method = "psci";
			linux,phandle = <0x19>;
			next-level-cache = <0xc>;
			phandle = <0x19>;
			qcom,ea = <0xf>;
			qcom,limits-info = <0xe>;
			reg = <0x0 0x101>;

			l1-dcache {
				compatible = "arm,arch-cache";
				linux,phandle = <0x6c>;
				phandle = <0x6c>;
				qcom,dump-size = <0x12000>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				linux,phandle = <0x64>;
				phandle = <0x64>;
				qcom,dump-size = <0x12000>;
			};
		};

		cpu@102 {
			compatible = "arm,armv8";
			device_type = "cpu";
			enable-method = "psci";
			linux,phandle = <0x1a>;
			next-level-cache = <0xc>;
			phandle = <0x1a>;
			qcom,ea = <0x11>;
			qcom,limits-info = <0x10>;
			reg = <0x0 0x102>;

			l1-dcache {
				compatible = "arm,arch-cache";
				linux,phandle = <0x6d>;
				phandle = <0x6d>;
				qcom,dump-size = <0x12000>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				linux,phandle = <0x65>;
				phandle = <0x65>;
				qcom,dump-size = <0x12000>;
			};
		};

		cpu@103 {
			compatible = "arm,armv8";
			device_type = "cpu";
			enable-method = "psci";
			linux,phandle = <0x1b>;
			next-level-cache = <0xc>;
			phandle = <0x1b>;
			qcom,ea = <0x13>;
			qcom,limits-info = <0x12>;
			reg = <0x0 0x103>;

			l1-dcache {
				compatible = "arm,arch-cache";
				linux,phandle = <0x6e>;
				phandle = <0x6e>;
				qcom,dump-size = <0x12000>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				linux,phandle = <0x66>;
				phandle = <0x66>;
				qcom,dump-size = <0x12000>;
			};
		};

		cpu@2 {
			compatible = "arm,armv8";
			device_type = "cpu";
			enable-method = "psci";
			linux,phandle = <0x16>;
			next-level-cache = <0x3>;
			phandle = <0x16>;
			qcom,ea = <0x8>;
			qcom,limits-info = <0x7>;
			reg = <0x0 0x2>;

			l1-dcache {
				compatible = "arm,arch-cache";
				linux,phandle = <0x69>;
				phandle = <0x69>;
				qcom,dump-size = <0x9040>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				linux,phandle = <0x61>;
				phandle = <0x61>;
				qcom,dump-size = <0x9040>;
			};
		};

		cpu@3 {
			compatible = "arm,armv8";
			device_type = "cpu";
			enable-method = "psci";
			linux,phandle = <0x17>;
			next-level-cache = <0x3>;
			phandle = <0x17>;
			qcom,ea = <0xa>;
			qcom,limits-info = <0x9>;
			reg = <0x0 0x3>;

			l1-dcache {
				compatible = "arm,arch-cache";
				linux,phandle = <0x6a>;
				phandle = <0x6a>;
				qcom,dump-size = <0x9040>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				linux,phandle = <0x62>;
				phandle = <0x62>;
				qcom,dump-size = <0x9040>;
			};
		};
	};

	memory {
		device_type = "memory";
		reg = <0x0 0x0 0x0 0x0>;
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	regulator-pm8005-s1 {
		compatible = "qcom,stub-regulator";
		linux,phandle = <0x29>;
		phandle = <0x29>;
		qcom,hpm-min-load = <0x186a0>;
		regulator-max-microvolt = <0xe86c0>;
		regulator-min-microvolt = <0x55f00>;
		regulator-name = "pm8005_s1";
	};

	regulator-pm8005-s2 {
		compatible = "qcom,stub-regulator";
		qcom,hpm-min-load = <0x186a0>;
		regulator-max-microvolt = <0xe86c0>;
		regulator-min-microvolt = <0x55f00>;
		regulator-name = "pm8005_s2";
	};

	regulator-pm8005-s3 {
		compatible = "qcom,stub-regulator";
		linux,phandle = <0x4d>;
		phandle = <0x4d>;
		qcom,hpm-min-load = <0x186a0>;
		regulator-max-microvolt = <0x927c0>;
		regulator-min-microvolt = <0x927c0>;
		regulator-name = "pm8005_s3";
	};

	regulator-pmcobalt-s10 {
		compatible = "qcom,stub-regulator";
		qcom,hpm-min-load = <0x186a0>;
		regulator-max-microvolt = <0xe86c0>;
		regulator-min-microvolt = <0x55f00>;
		regulator-name = "pmcobalt_s10";
	};

	regulator-pmcobalt-s13 {
		compatible = "qcom,stub-regulator";
		qcom,hpm-min-load = <0x186a0>;
		regulator-max-microvolt = <0xe86c0>;
		regulator-min-microvolt = <0x55f00>;
		regulator-name = "pmcobalt_s13";
	};

	reserved-memory {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		ranges;

		adsp_region {
			alignment = <0x0 0x100000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			linux,phandle = <0x73>;
			phandle = <0x73>;
			reusable;
			size = <0x0 0x400000>;
		};

		modem_region@8ac00000 {
			compatible = "removed-dma-pool";
			linux,phandle = <0x4e>;
			no-map;
			phandle = <0x4e>;
			reg = <0x0 0x8ac00000 0x0 0x6d00000>;
		};

		peripheral_region@91900000 {
			compatible = "removed-dma-pool";
			linux,phandle = <0x35>;
			no-map;
			phandle = <0x35>;
			reg = <0x0 0x91900000 0x0 0x2b00000>;
		};

		qseecom_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			linux,phandle = <0x74>;
			phandle = <0x74>;
			reusable;
			size = <0x0 0x1400000>;
		};

		removed_regions@85800000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x85800000 0x0 0x5300000>;
		};

		secure_region {
			alignment = <0x0 0x200000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			linux,phandle = <0x75>;
			phandle = <0x75>;
			reusable;
			size = <0x0 0x5c00000>;
		};

		spss_region@8ab00000 {
			compatible = "removed-dma-pool";
			linux,phandle = <0x5e>;
			no-map;
			phandle = <0x5e>;
			reg = <0x0 0x8ab00000 0x0 0x100000>;
		};
	};

	soc {
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		compatible = "simple-bus";
		ranges = <0x0 0x0 0x0 0xffffffff>;

		ad-hoc-bus {
			compatible = "qcom,msm-bus-device";
			reg = <0x1620000 0x40000 0x1000000 0x80000 0x1500000 0x10000 0x1660000 0x60000 0x1700000 0x60000 0x17900000 0x10000 0x1740000 0x10000>;
			reg-names = "snoc-base", "bimc-base", "cnoc-base", "a1noc-base", "a2noc-base", "gnoc-base", "mnoc-base";

			fab-a1noc {
				cell-id = <0x1802>;
				clock-names = "bus_clk", "bus_a_clk";
				clocks = <0x25 0x49abba8 0x25 0xc12e4220>;
				label = "fab-a1noc";
				linux,phandle = <0xbe>;
				phandle = <0xbe>;
				qcom,base-name = "a1noc-base";
				qcom,base-offset = <0x9000>;
				qcom,bus-type = <0x1>;
				qcom,bypass-qos-prg;
				qcom,fab-dev;
				qcom,qos-off = <0x1000>;
			};

			fab-a2noc {
				cell-id = <0x1803>;
				clock-names = "bus_clk", "bus_a_clk";
				clocks = <0x25 0xaa681404 0x25 0xcab67089>;
				label = "fab-a2noc";
				linux,phandle = <0xc0>;
				phandle = <0xc0>;
				qcom,base-name = "a2noc-base";
				qcom,base-offset = <0x5000>;
				qcom,bus-type = <0x1>;
				qcom,bypass-qos-prg;
				qcom,fab-dev;
				qcom,qos-off = <0x1000>;
			};

			fab-bimc {
				cell-id = <0x0>;
				clock-names = "bus_clk", "bus_a_clk";
				clocks = <0x25 0x4b80bf00 0x25 0x4b25668a>;
				label = "fab-bimc";
				linux,phandle = <0xc3>;
				phandle = <0xc3>;
				qcom,base-name = "bimc-base";
				qcom,bus-type = <0x2>;
				qcom,bypass-qos-prg;
				qcom,fab-dev;
				qcom,util-fact = <0x99>;
			};

			fab-cnoc {
				cell-id = <0x1400>;
				clock-names = "bus_clk", "bus_a_clk";
				clocks = <0x25 0xd5ccb7f4 0x25 0xd8fe2ccc>;
				label = "fab-cnoc";
				linux,phandle = <0xeb>;
				phandle = <0xeb>;
				qcom,base-name = "cnoc-base";
				qcom,bus-type = <0x1>;
				qcom,bypass-qos-prg;
				qcom,fab-dev;
			};

			fab-cr_virt {
				cell-id = <0x1805>;
				label = "fab-cr_virt";
				qcom,base-name = "cr_virt-base";
				qcom,bypass-qos-prg;
				qcom,virt-dev;
			};

			fab-gnoc {
				cell-id = <0x1804>;
				clock-names = "bus_clk", "bus_a_clk";
				clocks = <0x25 0x4b80bf00 0x25 0x4b25668a>;
				label = "fab-gnoc";
				linux,phandle = <0xef>;
				phandle = <0xef>;
				qcom,base-name = "gnoc-base";
				qcom,bypass-qos-prg;
				qcom,fab-dev;
				qcom,virt-dev;
			};

			fab-mnoc {
				cell-id = <0x800>;
				clock-names = "bus_clk", "bus_a_clk";
				clocks = <0x25 0xdb4b31e6 0x25 0xd4970614>;
				label = "fab-mnoc";
				linux,phandle = <0xfb>;
				phandle = <0xfb>;
				qcom,base-name = "mnoc-base";
				qcom,base-offset = <0x4000>;
				qcom,bus-type = <0x1>;
				qcom,bypass-qos-prg;
				qcom,fab-dev;
				qcom,qos-off = <0x1000>;
				qcom,util-fact = <0x99>;
			};

			fab-snoc {
				cell-id = <0x400>;
				clock-names = "bus_clk", "bus_a_clk";
				clocks = <0x25 0x2c341aa0 0x25 0x8fcef2af>;
				label = "fab-snoc";
				linux,phandle = <0x102>;
				phandle = <0x102>;
				qcom,base-name = "snoc-base";
				qcom,base-offset = <0x5000>;
				qcom,bus-type = <0x1>;
				qcom,bypass-qos-prg;
				qcom,fab-dev;
				qcom,qos-off = <0x1000>;
			};

			mas-a1noc-snoc {
				cell-id = <0x274f>;
				label = "mas-a1noc-snoc";
				linux,phandle = <0x10a>;
				phandle = <0x10a>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x102>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0xff 0x109 0x105 0x106 0x101 0x103 0x100 0x108>;
				qcom,mas-rpm-id = <0x6f>;
			};

			mas-a2noc-snoc {
				cell-id = <0x2750>;
				label = "mas-a2noc-snoc";
				linux,phandle = <0x10b>;
				phandle = <0x10b>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x102>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0xff 0x109 0x105 0x106 0x101 0x107 0x103 0x100 0x108>;
				qcom,mas-rpm-id = <0x70>;
			};

			mas-apps-proc {
				cell-id = <0x1>;
				label = "mas-apps-proc";
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xef>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0xee>;
				qcom,mas-rpm-id = <0x0>;
			};

			mas-bimc-snoc-0 {
				cell-id = <0x2720>;
				label = "mas-bimc-snoc-0";
				linux,phandle = <0x10c>;
				phandle = <0x10c>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x102>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0xff 0x105 0x106 0x107 0x103 0x100 0x108>;
				qcom,mas-rpm-id = <0x15>;
			};

			mas-bimc-snoc-1 {
				cell-id = <0x2747>;
				label = "mas-bimc-snoc-1";
				linux,phandle = <0x10d>;
				phandle = <0x10d>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x102>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x109>;
				qcom,mas-rpm-id = <0x6d>;
			};

			mas-blsp-1 {
				cell-id = <0x56>;
				label = "mas-blsp-1";
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xc0>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0xbf>;
				qcom,mas-rpm-id = <0x29>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x8>;
			};

			mas-blsp-2 {
				cell-id = <0x54>;
				label = "mas-blsp-2";
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xbe>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0xbd>;
				qcom,mas-rpm-id = <0x27>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x3>;
			};

			mas-cnoc-a2noc {
				cell-id = <0x0>;
				label = "mas-cnoc-a2noc";
				linux,phandle = <0x10e>;
				phandle = <0x10e>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xc0>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0xbf>;
				qcom,mas-rpm-id = <0x92>;
			};

			mas-cnoc-mnoc-cfg {
				cell-id = <0x67>;
				label = "mas-cnoc-mnoc-cfg";
				linux,phandle = <0x10f>;
				phandle = <0x10f>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xfb>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0xfc>;
				qcom,mas-rpm-id = <0x5>;
			};

			mas-cnoc-mnoc-mmss-cfg {
				cell-id = <0x66>;
				label = "mas-cnoc-mnoc-mmss-cfg";
				linux,phandle = <0x110>;
				phandle = <0x110>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xfb>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0xf0 0xf1 0xf2 0xf3 0xf4 0xf5 0xf6 0xf7 0xf8 0xf9 0xfa>;
				qcom,mas-rpm-id = <0x4>;
			};

			mas-cpp {
				cell-id = <0x6a>;
				label = "mas-cpp";
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xfb>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0xfd>;
				qcom,mas-rpm-id = <0x73>;
				qcom,qos-mode = "bypass";
				qcom,qport = <0x5>;
			};

			mas-cr-virt-a2noc {
				cell-id = <0x75>;
				label = "mas-cr-virt-a2noc";
				linux,phandle = <0x111>;
				phandle = <0x111>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xc0>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0xbf>;
				qcom,mas-rpm-id = <0x91>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x9>;
			};

			mas-crypto-c0 {
				cell-id = <0x37>;
				label = "mas-crypto-c0";
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xc0>;
				qcom,buswidth = <0x28a>;
				qcom,connections = <0xed>;
				qcom,mas-rpm-id = <0x17>;
			};

			mas-gnoc-bimc {
				cell-id = <0x74>;
				label = "mas-gnoc-bimc";
				linux,phandle = <0x112>;
				phandle = <0x112>;
				qcom,agg-ports = <0x2>;
				qcom,ap-owned;
				qcom,bus-dev = <0xc3>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0xc1 0xc2>;
				qcom,mas-rpm-id = <0x90>;
				qcom,prio-lvl = <0x0>;
				qcom,prio-rd = <0x0>;
				qcom,prio-wr = <0x0>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x0>;
			};

			mas-hmss {
				cell-id = <0x2b>;
				label = "mas-hmss";
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x102>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0xff 0x100 0x101>;
				qcom,mas-rpm-id = <0x76>;
				qcom,prio0 = <0x1>;
				qcom,prio1 = <0x1>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x3>;
			};

			mas-ipa {
				cell-id = <0x5a>;
				label = "mas-ipa";
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xc0>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0xbf>;
				qcom,mas-rpm-id = <0x3b>;
				qcom,prio0 = <0x1>;
				qcom,prio1 = <0x1>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x1>;
			};

			mas-jpeg {
				cell-id = <0x3e>;
				label = "mas-jpeg";
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xfb>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0xfd>;
				qcom,mas-rpm-id = <0x7>;
				qcom,qos-mode = "bypass";
				qcom,qport = <0x7>;
			};

			mas-mdp-p0 {
				cell-id = <0x16>;
				label = "mas-mdp-p0";
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xfb>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0xfd>;
				qcom,mas-rpm-id = <0x8>;
				qcom,qos-mode = "bypass";
				qcom,qport = <0x1>;
			};

			mas-mdp-p1 {
				cell-id = <0x17>;
				label = "mas-mdp-p1";
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xfb>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0xfd>;
				qcom,mas-rpm-id = <0x3d>;
				qcom,qos-mode = "bypass";
				qcom,qport = <0x2>;
			};

			mas-mnoc-bimc {
				cell-id = <0x272b>;
				label = "mas-mnoc-bimc";
				linux,phandle = <0x113>;
				phandle = <0x113>;
				qcom,agg-ports = <0x2>;
				qcom,ap-owned;
				qcom,bus-dev = <0xc3>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0xc4 0xc5 0xc1 0xc2>;
				qcom,mas-rpm-id = <0x2>;
				qcom,qos-mode = "bypass";
				qcom,qport = <0x2>;
			};

			mas-oxili {
				cell-id = <0x1a>;
				label = "mas-oxili";
				qcom,agg-ports = <0x2>;
				qcom,ap-owned;
				qcom,bus-dev = <0xc3>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0xc4 0xc5 0xc1 0xc2>;
				qcom,mas-rpm-id = <0x6>;
				qcom,qos-mode = "bypass";
				qcom,qport = <0x1>;
			};

			mas-pcie-0 {
				cell-id = <0x2d>;
				label = "mas-pcie-0";
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xbe>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0xbd>;
				qcom,mas-rpm-id = <0x41>;
				qcom,prio0 = <0x1>;
				qcom,prio1 = <0x1>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x1>;
			};

			mas-qdss-bam {
				cell-id = <0x35>;
				label = "mas-qdss-bam";
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x102>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x100 0xff 0x103 0x101>;
				qcom,mas-rpm-id = <0x13>;
				qcom,prio0 = <0x1>;
				qcom,prio1 = <0x1>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x1>;
			};

			mas-qdss-dap {
				cell-id = <0x4c>;
				label = "mas-qdss-dap";
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xeb>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0xc6 0xc7 0xc8 0xc9 0xca 0xcb 0xcc 0xcd 0xce 0xcf 0xd0 0xd1 0xd2 0xd3 0xd4 0xd5 0xd6 0xd7 0xd8 0xd9 0xda 0xdb 0xdc 0xdd 0xde 0xe0 0xe1 0xe2 0xe3 0xe4 0xe5 0xe6 0xe7 0xe8 0xdf 0xe9 0xea 0xec>;
				qcom,mas-rpm-id = <0x31>;
			};

			mas-qdss-etr {
				cell-id = <0x3c>;
				label = "mas-qdss-etr";
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x102>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x100 0xff 0x103 0x101>;
				qcom,mas-rpm-id = <0x1f>;
				qcom,prio0 = <0x1>;
				qcom,prio1 = <0x1>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x2>;
			};

			mas-rotator {
				cell-id = <0x19>;
				label = "mas-rotator";
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xfb>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0xfd>;
				qcom,mas-rpm-id = <0x78>;
				qcom,qos-mode = "bypass";
				qcom,qport = <0x0>;
			};

			mas-sdcc-2 {
				cell-id = <0x51>;
				label = "mas-sdcc-2";
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xc0>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0xbf>;
				qcom,mas-rpm-id = <0x23>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x6>;
			};

			mas-sdcc-4 {
				cell-id = <0x50>;
				label = "mas-sdcc-4";
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xc0>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0xbf>;
				qcom,mas-rpm-id = <0x24>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x7>;
			};

			mas-snoc-bimc {
				cell-id = <0x272f>;
				label = "mas-snoc-bimc";
				linux,phandle = <0x114>;
				phandle = <0x114>;
				qcom,agg-ports = <0x2>;
				qcom,bus-dev = <0xc3>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0xc5 0xc1>;
				qcom,mas-rpm-id = <0x3>;
				qcom,qos-mode = "bypass";
				qcom,qport = <0x3>;
			};

			mas-snoc-cfg {
				cell-id = <0x36>;
				label = "mas-snoc-cfg";
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x102>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x104>;
				qcom,mas-rpm-id = <0x14>;
			};

			mas-snoc-cnoc {
				cell-id = <0x2733>;
				label = "mas-snoc-cnoc";
				linux,phandle = <0x115>;
				phandle = <0x115>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xeb>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0xc6 0xc7 0xc8 0xc9 0xca 0xcb 0xcc 0xcd 0xce 0xcf 0xd0 0xd1 0xd2 0xd3 0xd4 0xd5 0xd6 0xd7 0xd8 0xd9 0xda 0xdb 0xdc 0xdd 0xde 0xdf 0xe0 0xe1 0xe2 0xe3 0xe4 0xe5 0xe6 0xe7 0xe8 0xe9 0xea>;
				qcom,mas-rpm-id = <0x34>;
			};

			mas-tsif {
				cell-id = <0x52>;
				label = "mas-tsif";
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xc0>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0xbf>;
				qcom,mas-rpm-id = <0x25>;
			};

			mas-ufs {
				cell-id = <0x5f>;
				label = "mas-ufs";
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xbe>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0xbd>;
				qcom,mas-rpm-id = <0x44>;
				qcom,prio0 = <0x1>;
				qcom,prio1 = <0x1>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x0>;
			};

			mas-usb3 {
				cell-id = <0x3d>;
				label = "mas-usb3";
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xbe>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0xbd>;
				qcom,mas-rpm-id = <0x20>;
				qcom,prio0 = <0x1>;
				qcom,prio1 = <0x1>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x3>;
			};

			mas-venus {
				cell-id = <0x3f>;
				label = "mas-venus";
				qcom,agg-ports = <0x2>;
				qcom,ap-owned;
				qcom,bus-dev = <0xfb>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0xfd>;
				qcom,mas-rpm-id = <0x9>;
				qcom,qos-mode = "bypass";
				qcom,qport = <0x3 0x4>;
			};

			mas-venus-vmem {
				cell-id = <0x44>;
				label = "mas-venus-vmem";
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xfb>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0xfe>;
				qcom,mas-rpm-id = <0x79>;
			};

			mas-vfe {
				cell-id = <0x1d>;
				label = "mas-vfe";
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xfb>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0xfd>;
				qcom,mas-rpm-id = <0xb>;
				qcom,qos-mode = "bypass";
				qcom,qport = <0x6>;
			};

			slv-a1noc-cfg {
				cell-id = <0x2af>;
				label = "slv-a1noc-cfg";
				linux,phandle = <0xe7>;
				phandle = <0xe7>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xeb>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x93>;
			};

			slv-a1noc-smmu-cfg {
				cell-id = <0x2b4>;
				label = "slv-a1noc-smmu-cfg";
				linux,phandle = <0xd0>;
				phandle = <0xd0>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xeb>;
				qcom,buswidth = <0x8>;
				qcom,slv-rpm-id = <0x95>;
			};

			slv-a1noc-snoc {
				cell-id = <0x274e>;
				label = "slv-a1noc-snoc";
				linux,phandle = <0xbd>;
				phandle = <0xbd>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xbe>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x10a>;
				qcom,slv-rpm-id = <0x8e>;
			};

			slv-a2noc-cfg {
				cell-id = <0x2b0>;
				label = "slv-a2noc-cfg";
				linux,phandle = <0xd7>;
				phandle = <0xd7>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xeb>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x96>;
			};

			slv-a2noc-snoc {
				cell-id = <0x2751>;
				label = "slv-a2noc-snoc";
				linux,phandle = <0xbf>;
				phandle = <0xbf>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xc0>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x10b>;
				qcom,slv-rpm-id = <0x8f>;
			};

			slv-ahb2phy {
				cell-id = <0x2ad>;
				label = "slv-ahb2phy";
				linux,phandle = <0xdb>;
				phandle = <0xdb>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xeb>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0xa3>;
			};

			slv-bimc-cfg {
				cell-id = <0x275>;
				label = "slv-bimc-cfg";
				linux,phandle = <0xcc>;
				phandle = <0xcc>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xeb>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x38>;
			};

			slv-bimc-snoc-0 {
				cell-id = <0x2721>;
				label = "slv-bimc-snoc-0";
				linux,phandle = <0xc2>;
				phandle = <0xc2>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xc3>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x10c>;
				qcom,slv-rpm-id = <0x2>;
			};

			slv-bimc-snoc-1 {
				cell-id = <0x2748>;
				label = "slv-bimc-snoc-1";
				linux,phandle = <0xc4>;
				phandle = <0xc4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xc3>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x10d>;
				qcom,slv-rpm-id = <0x8a>;
			};

			slv-blsp-1 {
				cell-id = <0x265>;
				label = "slv-blsp-1";
				linux,phandle = <0xd1>;
				phandle = <0xd1>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xeb>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x27>;
			};

			slv-blsp-2 {
				cell-id = <0x263>;
				label = "slv-blsp-2";
				linux,phandle = <0xc7>;
				phandle = <0xc7>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xeb>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x25>;
			};

			slv-camera-cfg {
				cell-id = <0x24d>;
				label = "slv-camera-cfg";
				linux,phandle = <0xf3>;
				phandle = <0xf3>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xfb>;
				qcom,buswidth = <0x8>;
				qcom,slv-rpm-id = <0x3>;
			};

			slv-camera-throttle-cfg {
				cell-id = <0x2c5>;
				label = "slv-camera-throttle-cfg";
				linux,phandle = <0xf0>;
				phandle = <0xf0>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xfb>;
				qcom,buswidth = <0x8>;
				qcom,slv-rpm-id = <0x9a>;
			};

			slv-clk-ctl {
				cell-id = <0x26c>;
				label = "slv-clk-ctl";
				linux,phandle = <0xd2>;
				phandle = <0xd2>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xeb>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x2f>;
			};

			slv-cnoc-a2noc {
				cell-id = <0x2732>;
				label = "slv-cnoc-a2noc";
				linux,phandle = <0xec>;
				phandle = <0xec>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xeb>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x10e>;
				qcom,slv-rpm-id = <0xd0>;
			};

			slv-cnoc-mnoc-cfg {
				cell-id = <0x280>;
				label = "slv-cnoc-mnoc-cfg";
				linux,phandle = <0xe4>;
				phandle = <0xe4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xeb>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x10f>;
				qcom,slv-rpm-id = <0x42>;
			};

			slv-cnoc-mnoc-mmss-cfg {
				cell-id = <0x277>;
				label = "slv-cnoc-mnoc-mmss-cfg";
				linux,phandle = <0xe3>;
				phandle = <0xe3>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xeb>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x110>;
				qcom,slv-rpm-id = <0x3a>;
			};

			slv-cr-virt-a2noc {
				cell-id = <0x2d4>;
				label = "slv-cr-virt-a2noc";
				linux,phandle = <0xed>;
				phandle = <0xed>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xc0>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x111>;
				qcom,slv-rpm-id = <0xcf>;
			};

			slv-display-cfg {
				cell-id = <0x24e>;
				label = "slv-display-cfg";
				linux,phandle = <0xf6>;
				phandle = <0xf6>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xfb>;
				qcom,buswidth = <0x8>;
				qcom,slv-rpm-id = <0x4>;
			};

			slv-display-throttle-cfg {
				cell-id = <0x2bc>;
				label = "slv-display-throttle-cfg";
				linux,phandle = <0xf4>;
				phandle = <0xf4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xfb>;
				qcom,buswidth = <0x8>;
				qcom,slv-rpm-id = <0x9c>;
			};

			slv-ebi {
				cell-id = <0x200>;
				label = "slv-ebi";
				linux,phandle = <0xc1>;
				phandle = <0xc1>;
				qcom,agg-ports = <0x2>;
				qcom,bus-dev = <0xc3>;
				qcom,buswidth = <0x8>;
				qcom,slv-rpm-id = <0x0>;
			};

			slv-glm {
				cell-id = <0x2d6>;
				label = "slv-glm";
				linux,phandle = <0xdd>;
				phandle = <0xdd>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xeb>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0xd1>;
			};

			slv-gnoc-bimc {
				cell-id = <0x2d7>;
				label = "slv-gnoc-bimc";
				linux,phandle = <0xee>;
				phandle = <0xee>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xef>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x112>;
				qcom,slv-rpm-id = <0xd2>;
			};

			slv-gpuss-cfg {
				cell-id = <0x256>;
				label = "slv-gpuss-cfg";
				linux,phandle = <0xe8>;
				phandle = <0xe8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xeb>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0xb>;
			};

			slv-hmss {
				cell-id = <0x2a1>;
				label = "slv-hmss";
				linux,phandle = <0x106>;
				phandle = <0x106>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x102>;
				qcom,buswidth = <0x10>;
				qcom,slv-rpm-id = <0x14>;
			};

			slv-hmss-l3 {
				cell-id = <0x2a8>;
				label = "slv-hmss-l3";
				linux,phandle = <0xc5>;
				phandle = <0xc5>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xc3>;
				qcom,buswidth = <0x8>;
				qcom,slv-rpm-id = <0xa0>;
			};

			slv-imem {
				cell-id = <0x249>;
				label = "slv-imem";
				linux,phandle = <0x100>;
				phandle = <0x100>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x102>;
				qcom,buswidth = <0x10>;
				qcom,slv-rpm-id = <0x1a>;
			};

			slv-imem-cfg {
				cell-id = <0x273>;
				label = "slv-imem-cfg";
				linux,phandle = <0xe6>;
				phandle = <0xe6>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xeb>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x36>;
			};

			slv-ipa {
				cell-id = <0x2a4>;
				label = "slv-ipa";
				linux,phandle = <0xdc>;
				phandle = <0xdc>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xeb>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0xb7>;
			};

			slv-lpass {
				cell-id = <0x20a>;
				label = "slv-lpass";
				linux,phandle = <0x105>;
				phandle = <0x105>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x102>;
				qcom,buswidth = <0x10>;
				qcom,slv-rpm-id = <0x15>;
			};

			slv-message-ram {
				cell-id = <0x274>;
				label = "slv-message-ram";
				linux,phandle = <0xc8>;
				phandle = <0xc8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xeb>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x37>;
			};

			slv-misc-cfg {
				cell-id = <0x252>;
				label = "slv-misc-cfg";
				linux,phandle = <0xf2>;
				phandle = <0xf2>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xfb>;
				qcom,buswidth = <0x8>;
				qcom,slv-rpm-id = <0x8>;
			};

			slv-mmss-clk-cfg {
				cell-id = <0x257>;
				label = "slv-mmss-clk-cfg";
				linux,phandle = <0xf7>;
				phandle = <0xf7>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xfb>;
				qcom,buswidth = <0x8>;
				qcom,slv-rpm-id = <0xc>;
			};

			slv-mmss-clk-xpu-cfg {
				cell-id = <0x258>;
				label = "slv-mmss-clk-xpu-cfg";
				linux,phandle = <0xf9>;
				phandle = <0xf9>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xfb>;
				qcom,buswidth = <0x8>;
				qcom,slv-rpm-id = <0xd>;
			};

			slv-mnoc-bimc {
				cell-id = <0x272c>;
				clock-names = "node_clk";
				clocks = <0x25 0xdb4b31e6>;
				label = "slv-mnoc-bimc";
				linux,phandle = <0xfd>;
				phandle = <0xfd>;
				qcom,agg-ports = <0x2>;
				qcom,ap-owned;
				qcom,bus-dev = <0xfb>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x113>;
				qcom,enable-only-clk;
				qcom,slv-rpm-id = <0x10>;
			};

			slv-mpm {
				cell-id = <0x218>;
				label = "slv-mpm";
				linux,phandle = <0xcb>;
				phandle = <0xcb>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xeb>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x3e>;
			};

			slv-mss-cfg {
				cell-id = <0x26d>;
				label = "slv-mss-cfg";
				linux,phandle = <0xe5>;
				phandle = <0xe5>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xeb>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x30>;
			};

			slv-pcie-0 {
				cell-id = <0x299>;
				label = "slv-pcie-0";
				linux,phandle = <0x109>;
				phandle = <0x109>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x102>;
				qcom,buswidth = <0x10>;
				qcom,slv-rpm-id = <0x54>;
			};

			slv-pdm {
				cell-id = <0x267>;
				label = "slv-pdm";
				linux,phandle = <0xe2>;
				phandle = <0xe2>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xeb>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x29>;
			};

			slv-pimem {
				cell-id = <0x2c8>;
				label = "slv-pimem";
				linux,phandle = <0xff>;
				phandle = <0xff>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x102>;
				qcom,buswidth = <0x10>;
				qcom,slv-rpm-id = <0xa6>;
			};

			slv-pimem-cfg {
				cell-id = <0x2a9>;
				label = "slv-pimem-cfg";
				linux,phandle = <0xcf>;
				phandle = <0xcf>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xeb>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0xa7>;
			};

			slv-pmic-arb {
				cell-id = <0x278>;
				label = "slv-pmic-arb";
				linux,phandle = <0xd8>;
				phandle = <0xd8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xeb>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x3b>;
			};

			slv-prng {
				cell-id = <0x26a>;
				label = "slv-prng";
				linux,phandle = <0xd3>;
				phandle = <0xd3>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xeb>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x2c>;
			};

			slv-qdss-cfg {
				cell-id = <0x27b>;
				label = "slv-qdss-cfg";
				linux,phandle = <0xd5>;
				phandle = <0xd5>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xeb>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x3f>;
			};

			slv-qdss-stm {
				cell-id = <0x24c>;
				label = "slv-qdss-stm";
				linux,phandle = <0x108>;
				phandle = <0x108>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x102>;
				qcom,buswidth = <0x10>;
				qcom,slv-rpm-id = <0x1e>;
			};

			slv-qm-cfg {
				cell-id = <0x2d9>;
				label = "slv-qm-cfg";
				linux,phandle = <0xd6>;
				phandle = <0xd6>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xeb>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0xd4>;
			};

			slv-sdcc-2 {
				cell-id = <0x260>;
				label = "slv-sdcc-2";
				linux,phandle = <0xe0>;
				phandle = <0xe0>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xeb>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x21>;
			};

			slv-sdcc-4 {
				cell-id = <0x261>;
				label = "slv-sdcc-4";
				linux,phandle = <0xe1>;
				phandle = <0xe1>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xeb>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x22>;
			};

			slv-skl {
				cell-id = <0x2dd>;
				label = "slv-skl";
				linux,phandle = <0xc6>;
				phandle = <0xc6>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xeb>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0xc4>;
			};

			slv-smmu-cfg {
				cell-id = <0x2d2>;
				label = "slv-smmu-cfg";
				linux,phandle = <0xfa>;
				phandle = <0xfa>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xfb>;
				qcom,buswidth = <0x8>;
				qcom,slv-rpm-id = <0xcd>;
			};

			slv-snoc-bimc {
				cell-id = <0x2730>;
				label = "slv-snoc-bimc";
				linux,phandle = <0x101>;
				phandle = <0x101>;
				qcom,agg-ports = <0x2>;
				qcom,bus-dev = <0x102>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x114>;
				qcom,slv-rpm-id = <0x18>;
			};

			slv-snoc-cfg {
				cell-id = <0x282>;
				label = "slv-snoc-cfg";
				linux,phandle = <0xde>;
				phandle = <0xde>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xeb>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x46>;
			};

			slv-snoc-cnoc {
				cell-id = <0x2734>;
				label = "slv-snoc-cnoc";
				linux,phandle = <0x103>;
				phandle = <0x103>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x102>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x115>;
				qcom,slv-rpm-id = <0x19>;
			};

			slv-spdm {
				cell-id = <0x279>;
				label = "slv-spdm";
				linux,phandle = <0xce>;
				phandle = <0xce>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xeb>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x3c>;
			};

			slv-srvc-cnoc {
				cell-id = <0x286>;
				label = "slv-srvc-cnoc";
				linux,phandle = <0xda>;
				phandle = <0xda>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xeb>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x4c>;
			};

			slv-srvc-mnoc {
				cell-id = <0x25b>;
				label = "slv-srvc-mnoc";
				linux,phandle = <0xfc>;
				phandle = <0xfc>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xfb>;
				qcom,buswidth = <0x8>;
				qcom,slv-rpm-id = <0x11>;
			};

			slv-srvc-snoc {
				cell-id = <0x24b>;
				label = "slv-srvc-snoc";
				linux,phandle = <0x104>;
				phandle = <0x104>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x102>;
				qcom,buswidth = <0x10>;
				qcom,slv-rpm-id = <0x1d>;
			};

			slv-ssc-cfg {
				cell-id = <0x2b9>;
				label = "slv-ssc-cfg";
				linux,phandle = <0xdf>;
				phandle = <0xdf>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xeb>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0xb1>;
			};

			slv-tcsr {
				cell-id = <0x26f>;
				label = "slv-tcsr";
				linux,phandle = <0xe9>;
				phandle = <0xe9>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xeb>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x32>;
			};

			slv-tlmm-east {
				cell-id = <0x2da>;
				label = "slv-tlmm-east";
				linux,phandle = <0xcd>;
				phandle = <0xcd>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xeb>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0xd5>;
			};

			slv-tlmm-north {
				cell-id = <0x2db>;
				label = "slv-tlmm-north";
				linux,phandle = <0xea>;
				phandle = <0xea>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xeb>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0xd6>;
			};

			slv-tlmm-west {
				cell-id = <0x2dc>;
				label = "slv-tlmm-west";
				linux,phandle = <0xc9>;
				phandle = <0xc9>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xeb>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0xd7>;
			};

			slv-tsif {
				cell-id = <0x23f>;
				label = "slv-tsif";
				linux,phandle = <0xca>;
				phandle = <0xca>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xeb>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x23>;
			};

			slv-ufs-cfg {
				cell-id = <0x28a>;
				label = "slv-ufs-cfg";
				linux,phandle = <0xd9>;
				phandle = <0xd9>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xeb>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x5c>;
			};

			slv-usb3-0 {
				cell-id = <0x247>;
				label = "slv-usb3-0";
				linux,phandle = <0xd4>;
				phandle = <0xd4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xeb>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x16>;
			};

			slv-venus-cfg {
				cell-id = <0x254>;
				label = "slv-venus-cfg";
				linux,phandle = <0xf1>;
				phandle = <0xf1>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xfb>;
				qcom,buswidth = <0x8>;
				qcom,slv-rpm-id = <0xa>;
			};

			slv-venus-throttle-cfg {
				cell-id = <0x2b8>;
				label = "slv-venus-throttle-cfg";
				linux,phandle = <0xf5>;
				phandle = <0xf5>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xfb>;
				qcom,buswidth = <0x8>;
				qcom,slv-rpm-id = <0xb2>;
			};

			slv-vmem {
				cell-id = <0x2c6>;
				clock-names = "node_clk";
				clocks = <0x26 0xd8b7278f>;
				label = "slv-vmem";
				linux,phandle = <0xfe>;
				phandle = <0xfe>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xfb>;
				qcom,buswidth = <0x20>;
				qcom,slv-rpm-id = <0xb3>;
			};

			slv-vmem-cfg {
				cell-id = <0x2c4>;
				clock-names = "node_clk";
				clocks = <0x26 0xd8b7278f>;
				label = "slv-vmem-cfg";
				linux,phandle = <0xf8>;
				phandle = <0xf8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xfb>;
				qcom,buswidth = <0x8>;
				qcom,enable-only-clk;
				qcom,slv-rpm-id = <0xb4>;
			};

			slv-wlan {
				cell-id = <0x2d3>;
				label = "slv-wlan";
				linux,phandle = <0x107>;
				phandle = <0x107>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x102>;
				qcom,buswidth = <0x10>;
				qcom,slv-rpm-id = <0xce>;
			};
		};

		android_usb {
			compatible = "qcom,android-usb";
		};

		arm,smmu-anoc1@1680000 {
			#clock-cells = <0x1>;
			#global-interrupts = <0x2>;
			#iommu-cells = <0x1>;
			clock-names = "smmu_aggre1_noc_clk";
			clocks = <0x25 0x49abba8>;
			compatible = "qcom,smmu-v2";
			interrupts = <0x0 0xe5 0x4 0x0 0xe7 0x4 0x0 0x16c 0x4 0x0 0x16d 0x4 0x0 0x16e 0x4 0x0 0x16f 0x4 0x0 0x170 0x4 0x0 0x171 0x4 0x0 0x172 0x4 0x0 0x1af 0x4>;
			qcom,register-save;
			qcom,skip-init;
			reg = <0x1680000 0x10000>;
			status = "ok";
		};

		arm,smmu-anoc2@16c0000 {
			#clock-cells = <0x1>;
			#global-interrupts = <0x2>;
			#iommu-cells = <0x1>;
			clock-names = "smmu_aggre2_noc_clk";
			clocks = <0x25 0xaa681404>;
			compatible = "qcom,smmu-v2";
			interrupts = <0x0 0xe5 0x4 0x0 0xe7 0x4 0x0 0x175 0x4 0x0 0x176 0x4 0x0 0x177 0x4 0x0 0x178 0x4 0x0 0x179 0x4 0x0 0x17a 0x4 0x0 0x1ce 0x4 0x0 0x1cf 0x4 0x0 0x1d0 0x4 0x0 0x1d1 0x4 0x0 0x1d2 0x4 0x0 0x1d3 0x4 0x0 0x161 0x4 0x0 0x162 0x4 0x0 0x163 0x4 0x0 0x164 0x4 0x0 0x165 0x4 0x0 0x166 0x4 0x0 0x167 0x4 0x0 0x168 0x4>;
			qcom,register-save;
			qcom,skip-init;
			reg = <0x16c0000 0x40000>;
			status = "ok";
		};

		arm,smmu-kgsl@5040000 {
			#clock-cells = <0x1>;
			#global-interrupts = <0x2>;
			#iommu-cells = <0x1>;
			clock-name = "kgsl_smmu_clk";
			clocks = <0x25 0x3edd69ad>;
			compatible = "qcom,smmu-v2";
			interrupts = <0x0 0xe5 0x4 0x0 0xe7 0x4 0x0 0x149 0x4 0x0 0x14a 0x4 0x0 0x14b 0x4 0x0 0x14c 0x4 0x0 0x74 0x4 0x0 0x75 0x4>;
			linux,phandle = <0x118>;
			phandle = <0x118>;
			qcom,dynamic;
			qcom,register-save;
			qcom,skip-init;
			qcom-tz-device-id = "GPU";
			reg = <0x5040000 0x10000>;
			status = "ok";
			vdd-supply = <0x72>;
		};

		arm,smmu-lpass_q6@5100000 {
			#clock-cells = <0x1>;
			#global-interrupts = <0x2>;
			#iommu-cells = <0x1>;
			clock-names = "lpass_q6_smmu_clk";
			clocks = <0x25 0xc76f702f>;
			compatible = "qcom,smmu-v2";
			interrupts = <0x0 0xe5 0x4 0x0 0xe7 0x4 0x0 0xe2 0x4 0x0 0x189 0x4 0x0 0x18a 0x4 0x0 0x18b 0x4 0x0 0x18c 0x4 0x0 0x18d 0x4 0x0 0x18e 0x4 0x0 0x18f 0x4 0x0 0x190 0x4 0x0 0x191 0x4 0x0 0x192 0x4 0x0 0x193 0x4 0x0 0x89 0x4 0x0 0xe0 0x4 0x0 0xe1 0x4 0x0 0x136 0x4 0x0 0x194 0x4>;
			linux,phandle = <0x36>;
			phandle = <0x36>;
			qcom,register-save;
			qcom,skip-init;
			qcom,tz-device-id = "LPASS";
			reg = <0x5100000 0x40000>;
			status = "ok";
			vdd-supply = <0x6f>;
		};

		arm,smmu-mmss@cd00000 {
			#clock-cells = <0x1>;
			#global-interrupts = <0x2>;
			#iommu-cells = <0x1>;
			clock-names = "mmss_smmu_ahb_clk", "mmss_smmu_axi_clk";
			clocks = <0x26 0x4825baf4 0x26 0xc365ac39>;
			compatible = "qcom,smmu-v2";
			interrupts = <0x0 0xe5 0x4 0x0 0xe7 0x4 0x0 0x107 0x4 0x0 0x10a 0x4 0x0 0x10b 0x4 0x0 0x10c 0x4 0x0 0xf4 0x4 0x0 0xf5 0x4 0x0 0xf7 0x4 0x0 0xf8 0x4 0x0 0xf9 0x4 0x0 0xfa 0x4 0x0 0xfb 0x4 0x0 0xfc 0x4 0x0 0xfd 0x4 0x0 0xfe 0x4 0x0 0xff 0x4 0x0 0x100 0x4 0x0 0x104 0x4 0x0 0x105 0x4 0x0 0x106 0x4 0x0 0x110 0x4 0x0 0x111 0x4 0x0 0x112 0x4 0x0 0x113 0x4 0x0 0x114 0x4>;
			iommus = <0x71 0x1>;
			linux,phandle = <0x71>;
			phandle = <0x71>;
			qcom,register-save;
			qcom,skip-init;
			reg = <0xcd00000 0x40000>;
			status = "ok";
			vdd-supply = <0x70>;
		};

		arm64-cpu-erp {
			compatible = "arm,arm64-cpu-erp";
			interrupt-names = "pri-dbe-irq", "sec-dbe-irq", "pri-ext-irq", "sec-ext-irq";
			interrupts = <0x0 0x2b 0x4 0x0 0x2c 0x4 0x0 0x29 0x4 0x0 0x2a 0x4>;
			poll-delay-ms = <0x1388>;
		};

		cprh-ctrl@179c4000 {
			clock-names = "core_clk";
			clocks = <0x25 0x699183be>;
			compatible = "qcom,cprh-msmcobalt-kbss-regulator";
			qcom,apm-hysteresis-voltage = <0xfa0>;
			qcom,apm-threshold-voltage = <0xd0020>;
			qcom,cpr-controller-id = <0x1>;
			qcom,cpr-corner-switch-delay-time = <0x640>;
			qcom,cpr-count-mode = <0x2>;
			qcom,cpr-ctrl-name = "apc1";
			qcom,cpr-down-error-step-limit = <0x1>;
			qcom,cpr-idle-cycles = <0xf>;
			qcom,cpr-loop-time = <0x4c4b40>;
			qcom,cpr-saw-use-unit-mV;
			qcom,cpr-sensor-time = <0x3e8>;
			qcom,cpr-step-quot-init-max = <0xd>;
			qcom,cpr-step-quot-init-min = <0xb>;
			qcom,cpr-up-down-delay-time = <0xbb8>;
			qcom,cpr-up-error-step-limit = <0x1>;
			qcom,cpr-voltage-settling-time = <0x640>;
			qcom,voltage-base = <0x55f00>;
			qcom,voltage-step = <0xfa0>;
			reg = <0x179c4000 0x4000 0x784000 0x1000>;
			reg-names = "cpr_ctrl", "fuse_base";

			thread@0 {
				qcom,cpr-consecutive-down = <0x2>;
				qcom,cpr-consecutive-up = <0x0>;
				qcom,cpr-down-threshold = <0x2>;
				qcom,cpr-thread-id = <0x0>;
				qcom,cpr-up-threshold = <0x0>;

				regulator-pwrcl {
					linux,phandle = <0x32>;
					phandle = <0x32>;
					qcom,corner-frequencies = <0x11e1a300 0x14997000 0x192d5000 0x1c9c3800 0x21301800 0x25c3f800 0x2a57d800 0x2eebb800 0x325aa000 0x35c98800 0x3a5d6800 0x3ef14800 0x45cf1800 0x4a62f800 0x4ef6d800 0x538ab800 0x581e9800 0x5b8d8000 0x61465800 0x65da3800 0x6a6e1800 0x6f01f800 0x7395d800 0x7829b800 0x7cbd9800>;
					qcom,cpr-corner-fmax-map = <0x8 0xc 0x12 0x19>;
					qcom,cpr-corners = <0x19>;
					qcom,cpr-floor-to-ceiling-max-range = <0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350>;
					qcom,cpr-fuse-combos = <0x1>;
					qcom,cpr-fuse-corners = <0x4>;
					qcom,cpr-voltage-ceiling = <0xa9ec0 0xa9ec0 0xa9ec0 0xa9ec0 0xa9ec0 0xa9ec0 0xa9ec0 0xa9ec0 0xbb800 0xbb800 0xbb800 0xbb800 0xdac00 0xdac00 0xdac00 0xdac00 0xdac00 0xdac00 0xfbf40 0xfbf40 0xfbf40 0xfbf40 0x10f7c0 0x10f7c0 0x10f7c0>;
					qcom,cpr-voltage-floor = <0x8ba60 0x8ba60 0x8ba60 0x8ba60 0x8ba60 0x8ba60 0x8ba60 0x8ba60 0x8aac0 0x8aac0 0x8aac0 0x8aac0 0xa1220 0xa1220 0xa1220 0xa1220 0xa1220 0xa1220 0xb7980 0xb7980 0xb7980 0xb7980 0xb7980 0xb7980 0xb7980>;
					regulator-max-microvolt = <0x1a>;
					regulator-min-microvolt = <0x1>;
					regulator-name = "apc1_perfcl_corner";
				};
			};
		};

		cprh-ctrl@179c8000 {
			clock-names = "core_clk";
			clocks = <0x25 0x699183be>;
			compatible = "qcom,cprh-msmcobalt-kbss-regulator";
			qcom,apm-hysteresis-voltage = <0xfa0>;
			qcom,apm-threshold-voltage = <0xd0020>;
			qcom,cpr-controller-id = <0x0>;
			qcom,cpr-corner-switch-delay-time = <0x640>;
			qcom,cpr-count-mode = <0x2>;
			qcom,cpr-ctrl-name = "apc0";
			qcom,cpr-down-error-step-limit = <0x1>;
			qcom,cpr-idle-cycles = <0xf>;
			qcom,cpr-loop-time = <0x4c4b40>;
			qcom,cpr-saw-use-unit-mV;
			qcom,cpr-sensor-time = <0x3e8>;
			qcom,cpr-step-quot-init-max = <0xd>;
			qcom,cpr-step-quot-init-min = <0xb>;
			qcom,cpr-up-down-delay-time = <0xbb8>;
			qcom,cpr-up-error-step-limit = <0x1>;
			qcom,cpr-voltage-settling-time = <0x640>;
			qcom,voltage-base = <0x55f00>;
			qcom,voltage-step = <0xfa0>;
			reg = <0x179c8000 0x4000 0x784000 0x1000>;
			reg-names = "cpr_ctrl", "fuse_base";

			thread@0 {
				qcom,cpr-consecutive-down = <0x2>;
				qcom,cpr-consecutive-up = <0x0>;
				qcom,cpr-down-threshold = <0x2>;
				qcom,cpr-thread-id = <0x0>;
				qcom,cpr-up-threshold = <0x0>;

				regulator-pwrcl {
					linux,phandle = <0x31>;
					phandle = <0x31>;
					qcom,corner-frequencies = <0x11e1a300 0x14997000 0x192d5000 0x1dc13000 0x22551000 0x25c3f800 0x2a57d800 0x3010b000 0x34a49000 0x39387000 0x3dcc5000 0x42603000 0x46f41000 0x4a62f800 0x4ef6d800 0x538ab800 0x581e9800 0x5dd77000 0x626b5000 0x66ff3000 0x6b931000 0x7026f000>;
					qcom,cpr-corner-fmax-map = <0x7 0xa 0x11 0x16>;
					qcom,cpr-corners = <0x16>;
					qcom,cpr-floor-to-ceiling-max-range = <0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350>;
					qcom,cpr-fuse-combos = <0x1>;
					qcom,cpr-fuse-corners = <0x4>;
					qcom,cpr-voltage-ceiling = <0xa9ec0 0xa9ec0 0xa9ec0 0xa9ec0 0xa9ec0 0xa9ec0 0xa9ec0 0xbb800 0xbb800 0xbb800 0xdac00 0xdac00 0xdac00 0xdac00 0xdac00 0xdac00 0xdac00 0xfbf40 0xfbf40 0xfbf40 0x10f7c0 0x10f7c0>;
					qcom,cpr-voltage-floor = <0x8ba60 0x8ba60 0x8ba60 0x8ba60 0x8ba60 0x8ba60 0x8ba60 0x8aac0 0x8aac0 0x8aac0 0xa1220 0xa1220 0xa1220 0xa1220 0xa1220 0xa1220 0xa1220 0xb7980 0xb7980 0xb7980 0xb7980 0xb7980>;
					regulator-max-microvolt = <0x17>;
					regulator-min-microvolt = <0x1>;
					regulator-name = "apc0_pwrcl_corner";
				};
			};
		};

		cpu-pmu {
			compatible = "arm,armv8-pmuv3";
			interrupts = <0x1 0x6 0x4>;
			qcom,irq-is-percpu;
		};

		cpuss_dump {
			compatible = "qcom,cpuss-dump";

			qcom,l1_d_cache0 {
				qcom,dump-id = <0x80>;
				qcom,dump-node = <0x67>;
			};

			qcom,l1_d_cache1 {
				qcom,dump-id = <0x81>;
				qcom,dump-node = <0x68>;
			};

			qcom,l1_d_cache100 {
				qcom,dump-id = <0x84>;
				qcom,dump-node = <0x6b>;
			};

			qcom,l1_d_cache101 {
				qcom,dump-id = <0x85>;
				qcom,dump-node = <0x6c>;
			};

			qcom,l1_d_cache102 {
				qcom,dump-id = <0x86>;
				qcom,dump-node = <0x6d>;
			};

			qcom,l1_d_cache103 {
				qcom,dump-id = <0x87>;
				qcom,dump-node = <0x6e>;
			};

			qcom,l1_d_cache2 {
				qcom,dump-id = <0x82>;
				qcom,dump-node = <0x69>;
			};

			qcom,l1_d_cache3 {
				qcom,dump-id = <0x83>;
				qcom,dump-node = <0x6a>;
			};

			qcom,l1_i_cache0 {
				qcom,dump-id = <0x60>;
				qcom,dump-node = <0x5f>;
			};

			qcom,l1_i_cache1 {
				qcom,dump-id = <0x61>;
				qcom,dump-node = <0x60>;
			};

			qcom,l1_i_cache100 {
				qcom,dump-id = <0x64>;
				qcom,dump-node = <0x63>;
			};

			qcom,l1_i_cache101 {
				qcom,dump-id = <0x65>;
				qcom,dump-node = <0x64>;
			};

			qcom,l1_i_cache102 {
				qcom,dump-id = <0x66>;
				qcom,dump-node = <0x65>;
			};

			qcom,l1_i_cache103 {
				qcom,dump-id = <0x67>;
				qcom,dump-node = <0x66>;
			};

			qcom,l1_i_cache2 {
				qcom,dump-id = <0x62>;
				qcom,dump-node = <0x61>;
			};

			qcom,l1_i_cache3 {
				qcom,dump-id = <0x63>;
				qcom,dump-node = <0x62>;
			};
		};

		cti@6010000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x25 0x1492202a 0x25 0xdd121669>;
			compatible = "arm,coresight-cti";
			coresight-name = "coresight-cti0";
			reg = <0x6010000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6011000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x25 0x1492202a 0x25 0xdd121669>;
			compatible = "arm,coresight-cti";
			coresight-name = "coresight-cti1";
			reg = <0x6011000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6012000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x25 0x1492202a 0x25 0xdd121669>;
			compatible = "arm,coresight-cti";
			coresight-name = "coresight-cti2";
			reg = <0x6012000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6013000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x25 0x1492202a 0x25 0xdd121669>;
			compatible = "arm,coresight-cti";
			coresight-name = "coresight-cti3";
			reg = <0x6013000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6014000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x25 0x1492202a 0x25 0xdd121669>;
			compatible = "arm,coresight-cti";
			coresight-name = "coresight-cti4";
			reg = <0x6014000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6015000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x25 0x1492202a 0x25 0xdd121669>;
			compatible = "arm,coresight-cti";
			coresight-name = "coresight-cti5";
			reg = <0x6015000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6016000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x25 0x1492202a 0x25 0xdd121669>;
			compatible = "arm,coresight-cti";
			coresight-name = "coresight-cti6";
			reg = <0x6016000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6017000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x25 0x1492202a 0x25 0xdd121669>;
			compatible = "arm,coresight-cti";
			coresight-name = "coresight-cti7";
			reg = <0x6017000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6018000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x25 0x1492202a 0x25 0xdd121669>;
			compatible = "arm,coresight-cti";
			coresight-name = "coresight-cti8";
			reg = <0x6018000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6019000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x25 0x1492202a 0x25 0xdd121669>;
			compatible = "arm,coresight-cti";
			coresight-name = "coresight-cti9";
			reg = <0x6019000 0x1000>;
			reg-names = "cti-base";
		};

		cti@601a000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x25 0x1492202a 0x25 0xdd121669>;
			compatible = "arm,coresight-cti";
			coresight-name = "coresight-cti10";
			reg = <0x601a000 0x1000>;
			reg-names = "cti-base";
		};

		cti@601b000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x25 0x1492202a 0x25 0xdd121669>;
			compatible = "arm,coresight-cti";
			coresight-name = "coresight-cti11";
			reg = <0x601b000 0x1000>;
			reg-names = "cti-base";
		};

		cti@601c000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x25 0x1492202a 0x25 0xdd121669>;
			compatible = "arm,coresight-cti";
			coresight-name = "coresight-cti12";
			reg = <0x601c000 0x1000>;
			reg-names = "cti-base";
		};

		cti@601d000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x25 0x1492202a 0x25 0xdd121669>;
			compatible = "arm,coresight-cti";
			coresight-name = "coresight-cti13";
			reg = <0x601d000 0x1000>;
			reg-names = "cti-base";
		};

		cti@601e000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x25 0x1492202a 0x25 0xdd121669>;
			compatible = "arm,coresight-cti";
			coresight-name = "coresight-cti14";
			reg = <0x601e000 0x1000>;
			reg-names = "cti-base";
		};

		cti@601f000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x25 0x1492202a 0x25 0xdd121669>;
			compatible = "arm,coresight-cti";
			coresight-name = "coresight-cti15";
			reg = <0x601f000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7820000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x25 0x1492202a 0x25 0xdd121669>;
			compatible = "arm,coresight-cti";
			coresight-name = "coresight-cti-cpu0";
			cpu = <0x14>;
			reg = <0x7820000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7920000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x25 0x1492202a 0x25 0xdd121669>;
			compatible = "arm,coresight-cti";
			coresight-name = "coresight-cti-cpu1";
			cpu = <0x15>;
			reg = <0x7920000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7a20000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x25 0x1492202a 0x25 0xdd121669>;
			compatible = "arm,coresight-cti";
			coresight-name = "coresight-cti-cpu2";
			cpu = <0x16>;
			reg = <0x7a20000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7b20000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x25 0x1492202a 0x25 0xdd121669>;
			compatible = "arm,coresight-cti";
			coresight-name = "coresight-cti-cpu3";
			cpu = <0x17>;
			reg = <0x7b20000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7c20000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x25 0x1492202a 0x25 0xdd121669>;
			compatible = "arm,coresight-cti";
			coresight-name = "coresight-cti-cpu4";
			cpu = <0x18>;
			reg = <0x7c20000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7d20000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x25 0x1492202a 0x25 0xdd121669>;
			compatible = "arm,coresight-cti";
			coresight-name = "coresight-cti-cpu5";
			cpu = <0x19>;
			reg = <0x7d20000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7e20000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x25 0x1492202a 0x25 0xdd121669>;
			compatible = "arm,coresight-cti";
			coresight-name = "coresight-cti-cpu6";
			cpu = <0x1a>;
			reg = <0x7e20000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7f20000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x25 0x1492202a 0x25 0xdd121669>;
			compatible = "arm,coresight-cti";
			coresight-name = "coresight-cti-cpu7";
			cpu = <0x1b>;
			reg = <0x7f20000 0x1000>;
			reg-names = "cti-base";
		};

		devfreq-cpufreq {

			mincpubw-cpufreq {
				cpu-to-dev-map-0 = <0x1cb600 0x5f5>;
				cpu-to-dev-map-4 = <0x1ec300 0x5f5 0x1fef00 0x144b>;
				target-dev = <0x2c>;
			};
		};

		etm@7840000 {
			arm,primecell-periphid = <0x3b95d>;
			clock-names = "apb_pclk", "core_a_clk";
			clocks = <0x25 0x1492202a 0x25 0xdd121669>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm0";
			cpu = <0x14>;
			reg = <0x7840000 0x1000>;

			port {

				endpoint {
					linux,phandle = <0x8e>;
					phandle = <0x8e>;
					remote-endpoint = <0x97>;
				};
			};
		};

		etm@7940000 {
			arm,primecell-periphid = <0x3b95d>;
			clock-names = "apb_pclk", "core_a_clk";
			clocks = <0x25 0x1492202a 0x25 0xdd121669>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm1";
			cpu = <0x15>;
			reg = <0x7940000 0x1000>;

			port {

				endpoint {
					linux,phandle = <0x8f>;
					phandle = <0x8f>;
					remote-endpoint = <0x98>;
				};
			};
		};

		etm@7A40000 {
			arm,primecell-periphid = <0x3b95d>;
			clock-names = "apb_pclk", "core_a_clk";
			clocks = <0x25 0x1492202a 0x25 0xdd121669>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm2";
			cpu = <0x16>;
			reg = <0x7a40000 0x1000>;

			port {

				endpoint {
					linux,phandle = <0x90>;
					phandle = <0x90>;
					remote-endpoint = <0x99>;
				};
			};
		};

		etm@7B40000 {
			arm,primecell-periphid = <0x3b95d>;
			clock-names = "apb_pclk", "core_a_clk";
			clocks = <0x25 0x1492202a 0x25 0xdd121669>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm3";
			cpu = <0x17>;
			reg = <0x7b40000 0x1000>;

			port {

				endpoint {
					linux,phandle = <0x91>;
					phandle = <0x91>;
					remote-endpoint = <0x9a>;
				};
			};
		};

		etm@7C40000 {
			arm,primecell-periphid = <0x3b95d>;
			clock-names = "apb_pclk", "core_a_clk";
			clocks = <0x25 0x1492202a 0x25 0xdd121669>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm4";
			cpu = <0x18>;
			reg = <0x7c40000 0x1000>;

			port {

				endpoint {
					linux,phandle = <0x92>;
					phandle = <0x92>;
					remote-endpoint = <0x9b>;
				};
			};
		};

		etm@7D40000 {
			arm,primecell-periphid = <0x3b95d>;
			clock-names = "apb_pclk", "core_a_clk";
			clocks = <0x25 0x1492202a 0x25 0xdd121669>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm5";
			cpu = <0x19>;
			reg = <0x7d40000 0x1000>;

			port {

				endpoint {
					linux,phandle = <0x93>;
					phandle = <0x93>;
					remote-endpoint = <0x9c>;
				};
			};
		};

		etm@7E40000 {
			arm,primecell-periphid = <0x3b95d>;
			clock-names = "apb_pclk", "core_a_clk";
			clocks = <0x25 0x1492202a 0x25 0xdd121669>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm6";
			cpu = <0x1a>;
			reg = <0x7e40000 0x1000>;

			port {

				endpoint {
					linux,phandle = <0x94>;
					phandle = <0x94>;
					remote-endpoint = <0x9d>;
				};
			};
		};

		etm@7F40000 {
			arm,primecell-periphid = <0x3b95d>;
			clock-names = "apb_pclk", "core_a_clk";
			clocks = <0x25 0x1492202a 0x25 0xdd121669>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm7";
			cpu = <0x1b>;
			reg = <0x7f40000 0x1000>;

			port {

				endpoint {
					linux,phandle = <0x95>;
					phandle = <0x95>;
					remote-endpoint = <0x9e>;
				};
			};
		};

		funnel@6005000 {
			arm,primecell-periphid = <0x3b908>;
			clock-names = "apb_pclk", "core_a_clk";
			clocks = <0x25 0x1492202a 0x25 0xdd121669>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-qatb";
			reg = <0x6005000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						linux,phandle = <0x83>;
						phandle = <0x83>;
						remote-endpoint = <0x9f>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						linux,phandle = <0xa1>;
						phandle = <0xa1>;
						remote-endpoint = <0xa0>;
						slave-mode;
					};
				};
			};
		};

		funnel@6041000 {
			arm,primecell-periphid = <0x3b908>;
			clock-names = "apb_pclk", "core_a_clk";
			clocks = <0x25 0x1492202a 0x25 0xdd121669>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-in0";
			reg = <0x6041000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						linux,phandle = <0x7f>;
						phandle = <0x7f>;
						remote-endpoint = <0x81>;
					};
				};

				port@1 {
					reg = <0x3>;

					endpoint {
						linux,phandle = <0xb8>;
						phandle = <0xb8>;
						remote-endpoint = <0x82>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x6>;

					endpoint {
						linux,phandle = <0x9f>;
						phandle = <0x9f>;
						remote-endpoint = <0x83>;
						slave-mode;
					};
				};

				port@3 {
					reg = <0x7>;

					endpoint {
						linux,phandle = <0x96>;
						phandle = <0x96>;
						remote-endpoint = <0x84>;
						slave-mode;
					};
				};
			};
		};

		funnel@6042000 {
			arm,primecell-periphid = <0x3b908>;
			clock-names = "apb_pclk", "core_a_clk";
			clocks = <0x25 0x1492202a 0x25 0xdd121669>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-in1";
			reg = <0x6042000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						linux,phandle = <0x80>;
						phandle = <0x80>;
						remote-endpoint = <0x85>;
					};
				};

				port@1 {
					reg = <0x2>;

					endpoint {
						linux,phandle = <0xb2>;
						phandle = <0xb2>;
						remote-endpoint = <0x86>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x3>;

					endpoint {
						linux,phandle = <0xaf>;
						phandle = <0xaf>;
						remote-endpoint = <0x87>;
						slave-mode;
					};
				};

				port@3 {
					reg = <0x6>;

					endpoint {
						linux,phandle = <0x89>;
						phandle = <0x89>;
						remote-endpoint = <0x88>;
						slave-mode;
					};
				};
			};
		};

		funnel@6045000 {
			arm,primecell-periphid = <0x3b908>;
			clock-names = "apb_pclk", "core_a_clk";
			clocks = <0x25 0x1492202a 0x25 0xdd121669>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-merg";
			reg = <0x6045000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						linux,phandle = <0x7d>;
						phandle = <0x7d>;
						remote-endpoint = <0x7e>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						linux,phandle = <0x81>;
						phandle = <0x81>;
						remote-endpoint = <0x7f>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x1>;

					endpoint {
						linux,phandle = <0x85>;
						phandle = <0x85>;
						remote-endpoint = <0x80>;
						slave-mode;
					};
				};
			};
		};

		funnel@7083000 {
			arm,primecell-periphid = <0x3b908>;
			clock-names = "apb_pclk", "core_a_clk";
			clocks = <0x25 0x1492202a 0x25 0xdd121669>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-spss";
			reg = <0x7083000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						linux,phandle = <0x82>;
						phandle = <0x82>;
						remote-endpoint = <0xb8>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						linux,phandle = <0xba>;
						phandle = <0xba>;
						remote-endpoint = <0xb9>;
						slave-mode;
					};
				};
			};
		};

		funnel@7b60000 {
			arm,primecell-periphid = <0x3b908>;
			clock-names = "apb_pclk", "core_a_clk";
			clocks = <0x25 0x1492202a 0x25 0xdd121669>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-apss";
			reg = <0x7b60000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						linux,phandle = <0x8a>;
						phandle = <0x8a>;
						remote-endpoint = <0x8d>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						linux,phandle = <0x97>;
						phandle = <0x97>;
						remote-endpoint = <0x8e>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x1>;

					endpoint {
						linux,phandle = <0x98>;
						phandle = <0x98>;
						remote-endpoint = <0x8f>;
						slave-mode;
					};
				};

				port@3 {
					reg = <0x2>;

					endpoint {
						linux,phandle = <0x99>;
						phandle = <0x99>;
						remote-endpoint = <0x90>;
						slave-mode;
					};
				};

				port@4 {
					reg = <0x3>;

					endpoint {
						linux,phandle = <0x9a>;
						phandle = <0x9a>;
						remote-endpoint = <0x91>;
						slave-mode;
					};
				};

				port@5 {
					reg = <0x4>;

					endpoint {
						linux,phandle = <0x9b>;
						phandle = <0x9b>;
						remote-endpoint = <0x92>;
						slave-mode;
					};
				};

				port@6 {
					reg = <0x5>;

					endpoint {
						linux,phandle = <0x9c>;
						phandle = <0x9c>;
						remote-endpoint = <0x93>;
						slave-mode;
					};
				};

				port@7 {
					reg = <0x6>;

					endpoint {
						linux,phandle = <0x9d>;
						phandle = <0x9d>;
						remote-endpoint = <0x94>;
						slave-mode;
					};
				};

				port@8 {
					reg = <0x7>;

					endpoint {
						linux,phandle = <0x9e>;
						phandle = <0x9e>;
						remote-endpoint = <0x95>;
						slave-mode;
					};
				};
			};
		};

		funnel@7b70000 {
			arm,primecell-periphid = <0x3b908>;
			clock-names = "apb_pclk", "core_a_clk";
			clocks = <0x25 0x1492202a 0x25 0xdd121669>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-apss-merg";
			reg = <0x7b70000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						linux,phandle = <0x88>;
						phandle = <0x88>;
						remote-endpoint = <0x89>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						linux,phandle = <0x8d>;
						phandle = <0x8d>;
						remote-endpoint = <0x8a>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x1>;

					endpoint {
						linux,phandle = <0xb5>;
						phandle = <0xb5>;
						remote-endpoint = <0x8b>;
						slave-mode;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						linux,phandle = <0xac>;
						phandle = <0xac>;
						remote-endpoint = <0x8c>;
						slave-mode;
					};
				};
			};
		};

		i2c@c175000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "iface_clk", "core_clk";
			clocks = <0x25 0x8caa5b4f 0x25 0xc303fae9>;
			compatible = "qcom,i2c-msm-v2";
			dma-names = "tx", "rx";
			dmas = <0x11c 0x6 0x40 0x20000020 0x20 0x11c 0x7 0x20 0x20000020 0x20>;
			interrupt-names = "qup_irq";
			interrupts = <0x0 0x5f 0x0>;
			pinctrl-0 = <0x11d>;
			pinctrl-1 = <0x11e>;
			pinctrl-names = "i2c_active", "i2c_sleep";
			qcom,clk-freq-in = <0x124f800>;
			qcom,clk-freq-out = <0x61a80>;
			qcom,master-id = <0x56>;
			reg = <0xc175000 0x600>;
			reg-names = "qup_phys_addr";
			status = "disabled";
		};

		i2c@c176000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "iface_clk", "core_clk";
			clocks = <0x25 0x8caa5b4f 0x25 0x1076f220>;
			compatible = "qcom,i2c-msm-v2";
			dma-names = "tx", "rx";
			dmas = <0x11c 0x8 0x40 0x20000020 0x20 0x11c 0x9 0x20 0x20000020 0x20>;
			interrupt-names = "qup_irq";
			interrupts = <0x0 0x60 0x0>;
			pinctrl-0 = <0x11f>;
			pinctrl-1 = <0x120>;
			pinctrl-names = "i2c_active", "i2c_sleep";
			qcom,clk-freq-in = <0x124f800>;
			qcom,clk-freq-out = <0x61a80>;
			qcom,master-id = <0x56>;
			reg = <0xc176000 0x600>;
			reg-names = "qup_phys_addr";
			status = "disabled";
		};

		i2c@c177000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "iface_clk", "core_clk";
			clocks = <0x25 0x8caa5b4f 0x25 0x9e25ac82>;
			compatible = "qcom,i2c-msm-v2";
			dma-names = "tx", "rx";
			dmas = <0x11c 0xa 0x40 0x20000020 0x20 0x11c 0xb 0x20 0x20000020 0x20>;
			interrupt-names = "qup_irq";
			interrupts = <0x0 0x61 0x0>;
			pinctrl-0 = <0x121>;
			pinctrl-1 = <0x122>;
			pinctrl-names = "i2c_active", "i2c_sleep";
			qcom,clk-freq-in = <0x124f800>;
			qcom,clk-freq-out = <0x61a80>;
			qcom,master-id = <0x56>;
			reg = <0xc177000 0x600>;
			reg-names = "qup_phys_addr";
			status = "disabled";
		};

		i2c@c178000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "iface_clk", "core_clk";
			clocks = <0x25 0x8caa5b4f 0x25 0xd7f40f6f>;
			compatible = "qcom,i2c-msm-v2";
			dma-names = "tx", "rx";
			dmas = <0x11c 0xc 0x40 0x20000020 0x20 0x11c 0xd 0x20 0x20000020 0x20>;
			interrupt-names = "qup_irq";
			interrupts = <0x0 0x62 0x0>;
			pinctrl-0 = <0x123>;
			pinctrl-1 = <0x124>;
			pinctrl-names = "i2c_active", "i2c_sleep";
			qcom,clk-freq-in = <0x124f800>;
			qcom,clk-freq-out = <0x61a80>;
			qcom,master-id = <0x56>;
			reg = <0xc178000 0x600>;
			reg-names = "qup_phys_addr";
			status = "disabled";
		};

		i2c@c179000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "iface_clk", "core_clk";
			clocks = <0x25 0x8caa5b4f 0x25 0xacae5604>;
			compatible = "qcom,i2c-msm-v2";
			dma-names = "tx", "rx";
			dmas = <0x11c 0xe 0x40 0x20000020 0x20 0x11c 0xf 0x20 0x20000020 0x20>;
			interrupt-names = "qup_irq";
			interrupts = <0x0 0x63 0x0>;
			pinctrl-0 = <0x125>;
			pinctrl-1 = <0x126>;
			pinctrl-names = "i2c_active", "i2c_sleep";
			qcom,clk-freq-in = <0x124f800>;
			qcom,clk-freq-out = <0x61a80>;
			qcom,master-id = <0x56>;
			reg = <0xc179000 0x600>;
			reg-names = "qup_phys_addr";
			status = "disabled";
		};

		i2c@c17a000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "iface_clk", "core_clk";
			clocks = <0x25 0x8caa5b4f 0x25 0x5c6ad820>;
			compatible = "qcom,i2c-msm-v2";
			dma-names = "tx", "rx";
			dmas = <0x11c 0x10 0x40 0x20000020 0x20 0x11c 0x11 0x20 0x20000020 0x20>;
			interrupt-names = "qup_irq";
			interrupts = <0x0 0x64 0x0>;
			pinctrl-0 = <0x127>;
			pinctrl-1 = <0x128>;
			pinctrl-names = "i2c_active", "i2c_sleep";
			qcom,clk-freq-in = <0x124f800>;
			qcom,clk-freq-out = <0x61a80>;
			qcom,master-id = <0x56>;
			reg = <0xc17a000 0x600>;
			reg-names = "qup_phys_addr";
			status = "disabled";
		};

		i2c@c1b5000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "iface_clk", "core_clk";
			clocks = <0x25 0x8f283c1d 0x25 0x9ace11dd>;
			compatible = "qcom,i2c-msm-v2";
			dma-names = "tx", "rx";
			dmas = <0x129 0x6 0x40 0x20000020 0x20 0x129 0x7 0x20 0x20000020 0x20>;
			interrupt-names = "qup_irq";
			interrupts = <0x0 0x65 0x0>;
			pinctrl-0 = <0x12a>;
			pinctrl-1 = <0x12b>;
			pinctrl-names = "i2c_active", "i2c_sleep";
			qcom,clk-freq-in = <0x124f800>;
			qcom,clk-freq-out = <0x61a80>;
			qcom,master-id = <0x54>;
			reg = <0xc1b5000 0x600>;
			reg-names = "qup_phys_addr";
			status = "disabled";
		};

		i2c@c1b6000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "iface_clk", "core_clk";
			clocks = <0x25 0x8f283c1d 0x25 0x1bf9a57e>;
			compatible = "qcom,i2c-msm-v2";
			dma-names = "tx", "rx";
			dmas = <0x129 0x8 0x40 0x20000020 0x20 0x129 0x9 0x20 0x20000020 0x20>;
			interrupt-names = "qup_irq";
			interrupts = <0x0 0x66 0x0>;
			pinctrl-0 = <0x12c>;
			pinctrl-1 = <0x12d>;
			pinctrl-names = "i2c_active", "i2c_sleep";
			qcom,clk-freq-in = <0x124f800>;
			qcom,clk-freq-out = <0x61a80>;
			qcom,master-id = <0x54>;
			reg = <0xc1b6000 0x600>;
			reg-names = "qup_phys_addr";
			status = "disabled";
		};

		i2c@c1b7000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "iface_clk", "core_clk";
			clocks = <0x25 0x8f283c1d 0x25 0x336d4170>;
			compatible = "qcom,i2c-msm-v2";
			dma-names = "tx", "rx";
			dmas = <0x129 0xa 0x40 0x20000020 0x20 0x129 0xb 0x20 0x20000020 0x20>;
			interrupt-names = "qup_irq";
			interrupts = <0x0 0x67 0x0>;
			pinctrl-0 = <0x12e>;
			pinctrl-1 = <0x12f>;
			pinctrl-names = "i2c_active", "i2c_sleep";
			qcom,clk-freq-in = <0x124f800>;
			qcom,clk-freq-out = <0x61a80>;
			qcom,master-id = <0x54>;
			reg = <0xc1b7000 0x600>;
			reg-names = "qup_phys_addr";
			status = "disabled";
		};

		i2c@c1b8000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "iface_clk", "core_clk";
			clocks = <0x25 0x8f283c1d 0x25 0xbd22539d>;
			compatible = "qcom,i2c-msm-v2";
			dma-names = "tx", "rx";
			dmas = <0x129 0xc 0x40 0x20000020 0x20 0x129 0xd 0x20 0x20000020 0x20>;
			interrupt-names = "qup_irq";
			interrupts = <0x0 0x68 0x0>;
			pinctrl-0 = <0x130>;
			pinctrl-1 = <0x131>;
			pinctrl-names = "i2c_active", "i2c_sleep";
			qcom,clk-freq-in = <0x124f800>;
			qcom,clk-freq-out = <0x61a80>;
			qcom,master-id = <0x54>;
			reg = <0xc1b8000 0x600>;
			reg-names = "qup_phys_addr";
			status = "disabled";
		};

		i2c@c1b9000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "iface_clk", "core_clk";
			clocks = <0x25 0x8f283c1d 0x25 0xe2b2ce1d>;
			compatible = "qcom,i2c-msm-v2";
			dma-names = "tx", "rx";
			dmas = <0x129 0xe 0x40 0x20000020 0x20 0x129 0xf 0x20 0x20000020 0x20>;
			interrupt-names = "qup_irq";
			interrupts = <0x0 0x69 0x0>;
			pinctrl-0 = <0x132>;
			pinctrl-1 = <0x133>;
			pinctrl-names = "i2c_active", "i2c_sleep";
			qcom,clk-freq-in = <0x124f800>;
			qcom,clk-freq-out = <0x61a80>;
			qcom,master-id = <0x54>;
			reg = <0xc1b9000 0x600>;
			reg-names = "qup_phys_addr";
			status = "disabled";
		};

		i2c@c1ba000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "iface_clk", "core_clk";
			clocks = <0x25 0x8f283c1d 0x25 0x894bcea4>;
			compatible = "qcom,i2c-msm-v2";
			dma-names = "tx", "rx";
			dmas = <0x129 0x10 0x40 0x20000020 0x20 0x129 0x11 0x20 0x20000020 0x20>;
			interrupt-names = "qup_irq";
			interrupts = <0x0 0x6a 0x0>;
			pinctrl-0 = <0x134>;
			pinctrl-1 = <0x135>;
			pinctrl-names = "i2c_active", "i2c_sleep";
			qcom,clk-freq-in = <0x124f800>;
			qcom,clk-freq-out = <0x61a80>;
			qcom,master-id = <0x54>;
			reg = <0xc1ba000 0x600>;
			reg-names = "qup_phys_addr";
			status = "disabled";
		};

		interrupt-controller@17a00000 {
			#address-cells = <0x1>;
			#interrupt-cells = <0x3>;
			#redistributor-regions = <0x1>;
			#size-cells = <0x1>;
			compatible = "arm,gic-v3";
			interrupt-controller;
			interrupts = <0x1 0x9 0x4>;
			linux,phandle = <0x1>;
			phandle = <0x1>;
			ranges;
			redistributor-stride = <0x0 0x20000>;
			reg = <0x17a00000 0x10000 0x17b00000 0x100000>;

			gic-its@0x17a20000 {
				compatible = "arm,gic-v3-its";
				msi-contoller;
				reg = <0x17a20000 0x20000>;
			};
		};

		pinctrl@03400000 {
			#gpio-cells = <0x2>;
			#interrupt-cells = <0x2>;
			compatible = "qcom,msmcobalt-pinctrl";
			gpio-controller;
			interrupt-controller;
			interrupts = <0x0 0xd0 0x0>;
			linux,phandle = <0x14f>;
			phandle = <0x14f>;
			reg = <0x3400000 0xc00000>;

			blsp1_uart1_active {
				linux,phandle = <0x151>;
				phandle = <0x151>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio0", "gpio1", "gpio2", "gpio3";
				};

				mux {
					function = "blsp_uart1_a";
					pins = "gpio0", "gpio1", "gpio2", "gpio3";
				};
			};

			blsp1_uart1_sleep {
				linux,phandle = <0x150>;
				phandle = <0x150>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio0", "gpio1", "gpio2", "gpio3";
				};

				mux {
					function = "gpio";
					pins = "gpio0", "gpio1", "gpio2", "gpio3";
				};
			};

			blsp1_uart2_active {
				linux,phandle = <0x154>;
				phandle = <0x154>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio31", "gpio34", "gpio33", "gpio32";
				};

				mux {
					function = "blsp_uart2_a";
					pins = "gpio31", "gpio34", "gpio33", "gpio32";
				};
			};

			blsp1_uart2_sleep {
				linux,phandle = <0x153>;
				phandle = <0x153>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio31", "gpio34", "gpio33", "gpio32";
				};

				mux {
					function = "gpio";
					pins = "gpio31", "gpio34", "gpio33", "gpio32";
				};
			};

			blsp1_uart3_active {
				linux,phandle = <0x157>;
				phandle = <0x157>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio45", "gpio46", "gpio47", "gpio48";
				};

				mux {
					function = "blsp_uart3_a";
					pins = "gpio45", "gpio46", "gpio47", "gpio48";
				};
			};

			blsp1_uart3_sleep {
				linux,phandle = <0x156>;
				phandle = <0x156>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio45", "gpio46", "gpio47", "gpio48";
				};

				mux {
					function = "gpio";
					pins = "gpio45", "gpio46", "gpio47", "gpio48";
				};
			};

			blsp2_uart1_active {
				linux,phandle = <0x15a>;
				phandle = <0x15a>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio53", "gpio54", "gpio55", "gpio56";
				};

				mux {
					function = "blsp_uart7_a";
					pins = "gpio53", "gpio54", "gpio55", "gpio56";
				};
			};

			blsp2_uart1_sleep {
				linux,phandle = <0x159>;
				phandle = <0x159>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio53", "gpio54", "gpio55", "gpio56";
				};

				mux {
					function = "gpio";
					pins = "gpio53", "gpio54", "gpio55", "gpio56";
				};
			};

			blsp2_uart2_active {
				linux,phandle = <0x15d>;
				phandle = <0x15d>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio4", "gpio5", "gpio6", "gpio7";
				};

				mux {
					function = "blsp_uart8_a";
					pins = "gpio4", "gpio5", "gpio6", "gpio7";
				};
			};

			blsp2_uart2_sleep {
				linux,phandle = <0x15c>;
				phandle = <0x15c>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio4", "gpio5", "gpio6", "gpio7";
				};

				mux {
					function = "gpio";
					pins = "gpio4", "gpio5", "gpio6", "gpio7";
				};
			};

			blsp2_uart3_active {
				linux,phandle = <0x160>;
				phandle = <0x160>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio49", "gpio50", "gpio51", "gpio52";
				};

				mux {
					function = "blsp_uart9_a";
					pins = "gpio49", "gpio50", "gpio51", "gpio52";
				};
			};

			blsp2_uart3_sleep {
				linux,phandle = <0x15f>;
				phandle = <0x15f>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio49", "gpio50", "gpio51", "gpio52";
				};

				mux {
					function = "gpio";
					pins = "gpio49", "gpio50", "gpio51", "gpio52";
				};
			};

			i2c_1 {

				i2c_1_active {
					linux,phandle = <0x11d>;
					phandle = <0x11d>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio2", "gpio3";
					};

					mux {
						function = "blsp_i2c1";
						pins = "gpio2", "gpio3";
					};
				};

				i2c_1_sleep {
					linux,phandle = <0x11e>;
					phandle = <0x11e>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio2", "gpio3";
					};

					mux {
						function = "blsp_i2c1";
						pins = "gpio2", "gpio3";
					};
				};
			};

			i2c_10 {

				i2c_10_active {
					linux,phandle = <0x130>;
					phandle = <0x130>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio67", "gpio68";
					};

					mux {
						function = "blsp_i2c10";
						pins = "gpio67", "gpio68";
					};
				};

				i2c_10_sleep {
					linux,phandle = <0x131>;
					phandle = <0x131>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio67", "gpio68";
					};

					mux {
						function = "blsp_i2c10";
						pins = "gpio67", "gpio68";
					};
				};
			};

			i2c_11 {

				i2c_11_active {
					linux,phandle = <0x132>;
					phandle = <0x132>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio60", "gpio61";
					};

					mux {
						function = "blsp_i2c11";
						pins = "gpio60", "gpio61";
					};
				};

				i2c_11_sleep {
					linux,phandle = <0x133>;
					phandle = <0x133>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio60", "gpio61";
					};

					mux {
						function = "blsp_i2c11";
						pins = "gpio60", "gpio61";
					};
				};
			};

			i2c_12 {

				i2c_12_active {
					linux,phandle = <0x134>;
					phandle = <0x134>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio83", "gpio84";
					};

					mux {
						function = "blsp_i2c12";
						pins = "gpio83", "gpio84";
					};
				};

				i2c_12_sleep {
					linux,phandle = <0x135>;
					phandle = <0x135>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio83", "gpio84";
					};

					mux {
						function = "blsp_i2c12";
						pins = "gpio83", "gpio84";
					};
				};
			};

			i2c_2 {

				i2c_2_active {
					linux,phandle = <0x11f>;
					phandle = <0x11f>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio32", "gpio33";
					};

					mux {
						function = "blsp_i2c2";
						pins = "gpio32", "gpio33";
					};
				};

				i2c_2_sleep {
					linux,phandle = <0x120>;
					phandle = <0x120>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio32", "gpio33";
					};

					mux {
						function = "blsp_i2c2";
						pins = "gpio32", "gpio33";
					};
				};
			};

			i2c_3 {

				i2c_3_active {
					linux,phandle = <0x121>;
					phandle = <0x121>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio47", "gpio48";
					};

					mux {
						function = "blsp_i2c3";
						pins = "gpio47", "gpio48";
					};
				};

				i2c_3_sleep {
					linux,phandle = <0x122>;
					phandle = <0x122>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio47", "gpio48";
					};

					mux {
						function = "blsp_i2c3";
						pins = "gpio47", "gpio48";
					};
				};
			};

			i2c_4 {

				i2c_4_active {
					linux,phandle = <0x123>;
					phandle = <0x123>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio10", "gpio11";
					};

					mux {
						function = "blsp_i2c4";
						pins = "gpio10", "gpio11";
					};
				};

				i2c_4_sleep {
					linux,phandle = <0x124>;
					phandle = <0x124>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio10", "gpio11";
					};

					mux {
						function = "blsp_i2c4";
						pins = "gpio10", "gpio11";
					};
				};
			};

			i2c_5 {

				i2c_5_active {
					linux,phandle = <0x125>;
					phandle = <0x125>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio87", "gpio88";
					};

					mux {
						function = "blsp_i2c5";
						pins = "gpio87", "gpio88";
					};
				};

				i2c_5_sleep {
					linux,phandle = <0x126>;
					phandle = <0x126>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio87", "gpio88";
					};

					mux {
						function = "blsp_i2c5";
						pins = "gpio87", "gpio88";
					};
				};
			};

			i2c_6 {

				i2c_6_active {
					linux,phandle = <0x127>;
					phandle = <0x127>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio43", "gpio44";
					};

					mux {
						function = "blsp_i2c6";
						pins = "gpio43", "gpio44";
					};
				};

				i2c_6_sleep {
					linux,phandle = <0x128>;
					phandle = <0x128>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio43", "gpio44";
					};

					mux {
						function = "blsp_i2c6";
						pins = "gpio43", "gpio44";
					};
				};
			};

			i2c_7 {

				i2c_7_active {
					linux,phandle = <0x12a>;
					phandle = <0x12a>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio55", "gpio56";
					};

					mux {
						function = "blsp_i2c7";
						pins = "gpio55", "gpio56";
					};
				};

				i2c_7_sleep {
					linux,phandle = <0x12b>;
					phandle = <0x12b>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio55", "gpio56";
					};

					mux {
						function = "blsp_i2c7";
						pins = "gpio55", "gpio56";
					};
				};
			};

			i2c_8 {

				i2c_8_active {
					linux,phandle = <0x12c>;
					phandle = <0x12c>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio6", "gpio7";
					};

					mux {
						function = "blsp_i2c8";
						pins = "gpio6", "gpio7";
					};
				};

				i2c_8_sleep {
					linux,phandle = <0x12d>;
					phandle = <0x12d>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio6", "gpio7";
					};

					mux {
						function = "blsp_i2c8";
						pins = "gpio6", "gpio7";
					};
				};
			};

			i2c_9 {

				i2c_9_active {
					linux,phandle = <0x12e>;
					phandle = <0x12e>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio51", "gpio52";
					};

					mux {
						function = "blsp_i2c9";
						pins = "gpio51", "gpio52";
					};
				};

				i2c_9_sleep {
					linux,phandle = <0x12f>;
					phandle = <0x12f>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio51", "gpio52";
					};

					mux {
						function = "blsp_i2c9";
						pins = "gpio51", "gpio52";
					};
				};
			};

			spi_1 {

				spi_1_active {
					linux,phandle = <0x136>;
					phandle = <0x136>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
					};

					mux {
						function = "blsp_spi1";
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
					};
				};

				spi_1_sleep {
					linux,phandle = <0x137>;
					phandle = <0x137>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
					};

					mux {
						function = "blsp_spi1";
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
					};
				};
			};

			spi_10 {

				spi_10_active {
					linux,phandle = <0x148>;
					phandle = <0x148>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio65", "gpio66", "gpio67", "gpio68";
					};

					mux {
						function = "blsp_spi10";
						pins = "gpio65", "gpio66", "gpio67", "gpio68";
					};
				};

				spi_10_sleep {
					linux,phandle = <0x149>;
					phandle = <0x149>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio65", "gpio66", "gpio67", "gpio68";
					};

					mux {
						function = "blsp_spi10";
						pins = "gpio65", "gpio66", "gpio67", "gpio68";
					};
				};
			};

			spi_11 {

				spi_11_active {
					linux,phandle = <0x14a>;
					phandle = <0x14a>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio58", "gpio59", "gpio60", "gpio61";
					};

					mux {
						function = "blsp_spi11";
						pins = "gpio58", "gpio59", "gpio60", "gpio61";
					};
				};

				spi_11_sleep {
					linux,phandle = <0x14b>;
					phandle = <0x14b>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio58", "gpio59", "gpio60", "gpio61";
					};

					mux {
						function = "blsp_spi11";
						pins = "gpio58", "gpio59", "gpio60", "gpio61";
					};
				};
			};

			spi_12 {

				spi_12_active {
					linux,phandle = <0x14c>;
					phandle = <0x14c>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio81", "gpio82", "gpio83", "gpio84";
					};

					mux {
						function = "blsp_spi12";
						pins = "gpio81", "gpio82", "gpio83", "gpio84";
					};
				};

				spi_12_sleep {
					linux,phandle = <0x14d>;
					phandle = <0x14d>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio81", "gpio82", "gpio83", "gpio84";
					};

					mux {
						function = "blsp_spi12";
						pins = "gpio81", "gpio82", "gpio83", "gpio84";
					};
				};
			};

			spi_2 {

				spi_2_active {
					linux,phandle = <0x138>;
					phandle = <0x138>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio31", "gpio34", "gpio32", "gpio33";
					};

					mux {
						function = "blsp_spi2";
						pins = "gpio31", "gpio34", "gpio32", "gpio33";
					};
				};

				spi_2_sleep {
					linux,phandle = <0x139>;
					phandle = <0x139>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio31", "gpio34", "gpio32", "gpio33";
					};

					mux {
						function = "blsp_spi2";
						pins = "gpio31", "gpio34", "gpio32", "gpio33";
					};
				};
			};

			spi_3 {

				spi_3_active {
					linux,phandle = <0x13a>;
					phandle = <0x13a>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio45", "gpio46", "gpio47", "gpio48";
					};

					mux {
						function = "blsp_spi3";
						pins = "gpio45", "gpio46", "gpio47", "gpio48";
					};
				};

				spi_3_sleep {
					linux,phandle = <0x13b>;
					phandle = <0x13b>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio45", "gpio46", "gpio47", "gpio48";
					};

					mux {
						function = "blsp_spi3";
						pins = "gpio45", "gpio46", "gpio47", "gpio48";
					};
				};
			};

			spi_4 {

				spi_4_active {
					linux,phandle = <0x13c>;
					phandle = <0x13c>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio8", "gpio9", "gpio10", "gpio1";
					};

					mux {
						function = "blsp_spi4";
						pins = "gpio8", "gpio9", "gpio10", "gpio1";
					};
				};

				spi_4_sleep {
					linux,phandle = <0x13d>;
					phandle = <0x13d>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio8", "gpio9", "gpio10", "gpio1";
					};

					mux {
						function = "blsp_spi4";
						pins = "gpio8", "gpio9", "gpio10", "gpio1";
					};
				};
			};

			spi_5 {

				spi_5_active {
					linux,phandle = <0x13e>;
					phandle = <0x13e>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio85", "gpio86", "gpio87", "gpio88";
					};

					mux {
						function = "blsp_spi5";
						pins = "gpio0", "gpio", "gpio2", "gpio3";
					};
				};

				spi_5_sleep {
					linux,phandle = <0x13f>;
					phandle = <0x13f>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio85", "gpio86", "gpio87", "gpio88";
					};

					mux {
						function = "blsp_spi5";
						pins = "gpio85", "gpio86", "gpio87", "gpio88";
					};
				};
			};

			spi_6 {

				spi_6_active {
					linux,phandle = <0x140>;
					phandle = <0x140>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio41", "gpio42", "gpio43", "gpio44";
					};

					mux {
						function = "blsp_spi6";
						pins = "gpio41", "gpio42", "gpio43", "gpio44";
					};
				};

				spi_6_sleep {
					linux,phandle = <0x141>;
					phandle = <0x141>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio41", "gpio42", "gpio43", "gpio44";
					};

					mux {
						function = "blsp_spi6";
						pins = "gpio41", "gpio42", "gpio43", "gpio44";
					};
				};
			};

			spi_7 {

				spi_7_active {
					linux,phandle = <0x142>;
					phandle = <0x142>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio53", "gpio54", "gpio55", "gpio56";
					};

					mux {
						function = "blsp_spi7";
						pins = "gpio53", "gpio54", "gpio55", "gpio56";
					};
				};

				spi_7_sleep {
					linux,phandle = <0x143>;
					phandle = <0x143>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio53", "gpio54", "gpio55", "gpio56";
					};

					mux {
						function = "blsp_spi7";
						pins = "gpio53", "gpio54", "gpio55", "gpio56";
					};
				};
			};

			spi_8 {

				spi_8_active {
					linux,phandle = <0x144>;
					phandle = <0x144>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio4", "gpio5", "gpio6", "gpio7";
					};

					mux {
						function = "blsp_spi8";
						pins = "gpio4", "gpio5", "gpio6", "gpio7";
					};
				};

				spi_8_sleep {
					linux,phandle = <0x145>;
					phandle = <0x145>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio4", "gpio5", "gpio6", "gpio7";
					};

					mux {
						function = "blsp_spi8";
						pins = "gpio4", "gpio5", "gpio6", "gpio7";
					};
				};
			};

			spi_9 {

				spi_9_active {
					linux,phandle = <0x146>;
					phandle = <0x146>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio49", "gpio50", "gpio51", "gpio52";
					};

					mux {
						function = "blsp_spi9";
						pins = "gpio49", "gpio50", "gpio51", "gpio52";
					};
				};

				spi_9_sleep {
					linux,phandle = <0x147>;
					phandle = <0x147>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio49", "gpio50", "gpio51", "gpio52";
					};

					mux {
						function = "blsp_spi9";
						pins = "gpio49", "gpio50", "gpio51", "gpio52";
					};
				};
			};

			uart_console_active {

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio4", "gpio5";
				};

				mux {
					function = "blsp_uart8_a";
					pins = "gpio4", "gpio5";
				};
			};
		};

		qcom,arm-memlat-mon-0 {
			compatible = "qcom,arm-memlat-mon";
			qcom,cpulist = <0x14 0x15 0x16 0x17>;
			qcom,target-dev = <0x2a>;
		};

		qcom,arm-memlat-mon-4 {
			compatible = "qcom,arm-memlat-mon";
			qcom,cpulist = <0x18 0x19 0x1a 0x1b>;
			qcom,target-dev = <0x2b>;
		};

		qcom,cam_smmu {
			compatible = "qcom,msm-cam-smmu";
			status = "disabled";

			msm_cam_smmu_cb1 {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x71 0xc00 0x71 0xc01 0x71 0xc02 0x71 0xc03>;
				label = "vfe";
				qcom,scratch-buf-support;
			};

			msm_cam_smmu_cb2 {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x71 0xa00>;
				label = "cpp";
			};

			msm_cam_smmu_cb3 {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x71 0xa01>;
				label = "camera_fd";
			};

			msm_cam_smmu_cb4 {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x71 0x800>;
				label = "jpeg_enc0";
			};

			msm_cam_smmu_cb5 {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x71 0x801>;
				label = "jpeg_dma";
			};
		};

		qcom,chd {
			compatible = "qcom,core-hang-detect";
			qcom,config-arr = <0x179880b8 0x179980b8 0x179a80b8 0x179b80b8 0x178880b8 0x178980b8 0x178a80b8 0x178b80b8>;
			qcom,threshold-arr = <0x179880b0 0x179980b0 0x179a80b0 0x179b80b0 0x178880b0 0x178980b0 0x178a80b0 0x178b80b0>;
		};

		qcom,cpp@ca04000 {
			camss-vdd-supply = <0x27>;
			cell-index = <0x0>;
			clock-names = "camss_top_ahb_clk", "cpp_core_clk", "camss_cpp_ahb_clk", "camss_cpp_axi_clk", "camss_cpp_clk", "micro_iface_clk", "camss_ahb_clk", "cpp_vbif_ahb_clk";
			clocks = <0x26 0x120618d6 0x26 0x8382f56d 0x26 0xd5554f15 0x26 0xd84e390b 0x26 0x8e99ef57 0x26 0x6c6fd3c7 0x26 0xa51f2c1d 0x26 0x1b33a88e>;
			compatible = "qcom,cpp";
			interrupt-names = "cpp";
			interrupts = <0x0 0x126 0x0>;
			qcom,bus-master = <0x1>;
			qcom,clock-rates = <0x0 0xbebc200 0x0 0x0 0xbebc200 0x0 0x0 0x0>;
			qcom,min-clock-rate = <0xbebc200>;
			qcom,msm-bus,name = "msm_camera_cpp";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x6a 0x200 0x0 0x0 0x6a 0x200 0x0 0x0>;
			qcom,msm-bus-vector-dyn-vote;
			qcom,vbif-qos-setting = <0x20 0x10000000 0x24 0x10000000 0x28 0x10000000 0x2c 0x10000000>;
			qcom,vdd-names = "smmu-vdd", "camss-vdd", "vdd";
			reg = <0xca04000 0x100 0xca80000 0x3000 0xca18000 0x3000 0xc8c36d4 0x4>;
			reg-names = "cpp", "cpp_vbif", "cpp_hw", "camss_cpp";
			smmu-vdd-supply = <0x70>;
			status = "disabled";
			vdd-supply = <0x76>;

			qcom,cpp-fw-payload-info {
				qcom,dup-frame-indicator-off = <0x46>;
				qcom,dup-we-mmu-pf-ptr-off = <0x12>;
				qcom,fe-mmu-pf-ptr-off = <0x7>;
				qcom,fe-ptr-off = <0xb>;
				qcom,plane-base = <0x2cb>;
				qcom,plane-size = <0x19>;
				qcom,ref-fe-mmu-pf-ptr-off = <0xa>;
				qcom,ref-fe-ptr-off = <0x11>;
				qcom,ref-we-mmu-pf-ptr-off = <0x17>;
				qcom,ref-we-ptr-off = <0x24>;
				qcom,set-group-buffer-len = <0x87>;
				qcom,stripe-base = <0x316>;
				qcom,stripe-size = <0x3f>;
				qcom,we-meta-ptr-off = <0x2a>;
				qcom,we-mmu-pf-ptr-off = <0xd>;
				qcom,we-ptr-off = <0x17>;
			};
		};

		qcom,cpu-clock-cobalt@179c0000 {
			#clock-cells = <0x1>;
			clock-names = "aux_clk", "xo_ao";
			clocks = <0x25 0x17eb05d0 0x25 0x64eb6004>;
			compatible = "qcom,cpu-clock-osm";
			interrupt-names = "pwrcl-irq", "perfcl-irq";
			interrupts = <0x0 0x23 0x1 0x0 0x24 0x1>;
			linux,phandle = <0x2d>;
			phandle = <0x2d>;
			qcom,apcs-cfg-rcgr = <0x17911054 0x17811054>;
			qcom,apcs-cmd-rcgr = <0x17911050 0x17811050>;
			qcom,apcs-itm-present = <0x179d143c 0x179d143c>;
			qcom,apcs-pll-user-ctl = <0x1791600c 0x1781600c>;
			qcom,apm-ctrl-status = <0x179d000c 0x179d0018>;
			qcom,apm-mode-ctl = <0x179d0004 0x179d0010>;
			qcom,boost-fsm-en;
			qcom,cc-delay = <0x5>;
			qcom,cc-factor = <0x64>;
			qcom,cc-reads = <0xa>;
			qcom,down-timer = <0x1 0x1>;
			qcom,droop-fsm-en;
			qcom,enable-llm-freq-vote;
			qcom,enable-llm-volt-vote;
			qcom,l-val-base = <0x17916004 0x17816004>;
			qcom,llm-freq-down-timer = <0x1 0x1>;
			qcom,llm-freq-up-timer = <0x1 0x1>;
			qcom,llm-volt-down-timer = <0x1 0x1>;
			qcom,llm-volt-up-timer = <0x1 0x1>;
			qcom,osm-clk-rate = <0xbebc200>;
			qcom,osm-pll-setup;
			qcom,pc-fsm-en;
			qcom,pc-override-index = <0x0 0x0>;
			qcom,perfcl-apcs-mem-acc-cfg = <0x179d1368 0x179d136c 0x179d1370>;
			qcom,perfcl-apcs-mem-acc-val = <0x0 0x0 0x10000000 0x0 0x0 0x10000000 0x0 0x0 0x0 0x0 0x0 0x1>;
			qcom,perfcl-speedbin0-v0 = <0x11e1a300 0x4000f 0x3200020 0x1 0x14997000 0x5040012 0x4200020 0x1 0x192d5000 0x5040016 0x4200020 0x1 0x1c9c3800 0x5040019 0x5200020 0x1 0x21301800 0x504001d 0x6200020 0x1 0x25c3f800 0x4040021 0x7200020 0x1 0x2a57d800 0x4040025 0x7200020 0x1 0x2eebb800 0x4040029 0x8210021 0x1 0x325aa000 0x404002c 0x9240024 0x2 0x35c98800 0x404002f 0x9260026 0x2 0x3a5d6800 0x4040033 0xa290029 0x2 0x3ef14800 0x4040037 0xb2c002c 0x2 0x45cf1800 0x404003d 0xc300030 0x3 0x4a62f800 0x4040041 0xd340034 0x3 0x4ef6d800 0x4040045 0xe370037 0x3 0x538ab800 0x4040049 0xf3b003b 0x3 0x581e9800 0x404004d 0xf3e003e 0x3 0x5b8d8000 0x4040050 0x10400040 0x3 0x61465800 0x4040055 0x11440044 0x4 0x65da3800 0x4040059 0x12480048 0x4 0x6a6e1800 0x404005d 0x134a004a 0x4 0x6f01f800 0x4040061 0x134e004e 0x4 0x7395d800 0x4040065 0x14510051 0x4 0x7829b800 0x4040069 0x15540054 0x4 0x7cbd9800 0x404006d 0x16570057 0x4>;
			qcom,ps-fsm-en;
			qcom,pwrcl-apcs-mem-acc-cfg = <0x179d1360 0x179d1364 0x179d1364>;
			qcom,pwrcl-apcs-mem-acc-val = <0x0 0x10000000 0x10000000 0x0 0x10000000 0x10000000 0x0 0x0 0x0 0x0 0x1 0x1>;
			qcom,pwrcl-speedbin0-v0 = <0x11e1a300 0x4000f 0x31e001e 0x1 0x14997000 0x5040012 0x4200020 0x1 0x192d5000 0x5040016 0x4200020 0x1 0x1dc13000 0x504001a 0x5200020 0x1 0x22551000 0x504001e 0x6200020 0x1 0x25c3f800 0x4040021 0x7200020 0x1 0x2a57d800 0x4040025 0x7200020 0x1 0x3010b000 0x404002a 0x8220022 0x2 0x34a49000 0x404002e 0x9250025 0x2 0x39387000 0x4040032 0xa280028 0x2 0x3dcc5000 0x4040036 0xb2b002b 0x3 0x42603000 0x404003a 0xc2e002e 0x3 0x46f41000 0x404003e 0xc320032 0x3 0x4a62f800 0x4040041 0xd340034 0x3 0x4ef6d800 0x4040045 0xe370037 0x3 0x538ab800 0x4040049 0xf3a003a 0x3 0x581e9800 0x404004d 0x103e003e 0x3 0x5dd77000 0x4040052 0x10420042 0x4 0x626b5000 0x4040056 0x11450045 0x4 0x66ff3000 0x404005a 0x12480048 0x4 0x6b931000 0x404005e 0x134b004b 0x4 0x7026f000 0x4040062 0x144e004e 0x4>;
			qcom,red-fsm-en;
			qcom,safe-fsm-en;
			qcom,set-ret-inactive;
			qcom,up-timer = <0x1 0x1>;
			qcom,wfx-fsm-en;
			qcom,xo-clk-rate = <0x124f800>;
			reg = <0x179c0000 0x4000 0x17916000 0x1000 0x17816000 0x1000>;
			reg-names = "osm", "pwrcl_pll", "perfcl_pll";
			vdd-perfcl-supply = <0x32>;
			vdd-pwrcl-supply = <0x31>;
		};

		qcom,cpubw {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,active-only;
			qcom,bw-tbl = <0x2fa 0x478 0x5f5 0x8f0 0xc47 0x104d 0x144b 0x16e3 0x1e4f 0x269f 0x2e57 0x35c3>;
			qcom,src-dst-ports = <0x1 0x200>;
		};

		qcom,debugcc@162000 {
			#clock-cells = <0x1>;
			clock-names = "debug_gpu_clk", "debug_mmss_clk";
			clocks = <0x28 0x9ae8cd3c 0x26 0xe646ffda>;
			compatible = "qcom,cc-debug-cobalt";
			reg = <0x162000 0x4>;
			reg-names = "cc_base";
		};

		qcom,fd@caa4000 {
			camss-vdd-supply = <0x27>;
			cell-index = <0x0>;
			clock-names = "camss_top_ahb_clk", "fd_core_clk_src", "fd_core_clk", "fd_core_uar_clk", "fd_ahb_clk", "camss_ahb_clk", "camss_cpp_axi_clk", "cpp_vbif_ahb_clk";
			clocks = <0x26 0x120618d6 0x26 0xe4799ab7 0x26 0x749e7eb0 0x26 0x8ea480c5 0x26 0x4ff1da4d 0x26 0xa51f2c1d 0x26 0xd84e390b 0x26 0x1b33a88e>;
			compatible = "qcom,face-detection";
			interrupt-names = "fd";
			interrupts = <0x0 0x125 0x0>;
			qcom,clock-rates = <0x0 0x17d78400 0x17d78400 0x0 0x0 0x0 0x0 0x0>;
			qcom,fd-misc-reg-settings = <0x20 0x2 0x3 0x24 0x2 0x3>;
			qcom,fd-vbif-reg-settings = <0x20 0x10000000 0x30000000 0x24 0x10000000 0x30000000 0x28 0x10000000 0x30000000 0x2c 0x10000000 0x30000000>;
			qcom,msm-bus,name = "msm_camera_fd";
			qcom,msm-bus,num-cases = <0x4>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x6a 0x200 0x0 0x0 0x6a 0x200 0xc65d40 0xc65d40 0x6a 0x200 0x2aea540 0x2aea540 0x6a 0x200 0x55d4a80 0x55d4a80>;
			qcom,vdd-names = "smmu-vdd", "camss-vdd";
			reg = <0xcaa4000 0x800 0xcaa5000 0x400 0xca80000 0x3000>;
			reg-names = "fd_core", "fd_misc", "fd_vbif";
			smmu-vdd-supply = <0x70>;
			status = "disabled";
		};

		qcom,gcc@100000 {
			#clock-cells = <0x1>;
			compatible = "qcom,gcc-cobalt";
			linux,phandle = <0x25>;
			phandle = <0x25>;
			reg = <0x100000 0xb0000>;
			reg-names = "cc_base";
			vdd_dig-supply = <0x2e>;
		};

		qcom,gdsc@10f004 {
			clock-names = "core_clk";
			clocks = <0x25 0xb3b4e2cb>;
			compatible = "qcom,gdsc";
			linux,phandle = <0x46>;
			phandle = <0x46>;
			reg = <0x10f004 0x4>;
			regulator-name = "gdsc_usb30";
			status = "ok";
		};

		qcom,gdsc@16b004 {
			clock-names = "master_bus_clk", "slave_bus_clk", "core_clk";
			clocks = <0x25 0x3f85285b 0x25 0xd69638a1 0x25 0x4f37621e>;
			compatible = "qcom,gdsc";
			reg = <0x16b004 0x4>;
			regulator-name = "gdsc_pcie_0";
			status = "ok";
		};

		qcom,gdsc@175004 {
			clock-names = "bus_clk", "ice_clk", "unipro_clk";
			clocks = <0x25 0x47c743a7 0x25 0x310b0710 0x25 0x2daf7fd2>;
			compatible = "qcom,gdsc";
			linux,phandle = <0x41>;
			phandle = <0x41>;
			reg = <0x175004 0x4>;
			regulator-name = "gdsc_ufs";
			status = "ok";
		};

		qcom,gdsc@17d034 {
			compatible = "qcom,gdsc";
			linux,phandle = <0x6f>;
			phandle = <0x6f>;
			qcom,no-status-check-on-disable;
			reg = <0x17d034 0x4>;
			regulator-name = "gdsc_hlos1_vote_lpass_adsp";
			status = "ok";
		};

		qcom,gdsc@17d038 {
			compatible = "qcom,gdsc";
			qcom,no-status-check-on-disable;
			reg = <0x17d038 0x4>;
			regulator-name = "gdsc_hlos1_vote_lpass_core";
			status = "ok";
		};

		qcom,gdsc@5066004 {
			compatible = "qcom,gdsc";
			linux,phandle = <0x72>;
			phandle = <0x72>;
			qcom,no-status-check-on-disable;
			reg = <0x5066004 0x4 0x5066008 0x4>;
			reg-names = "base", "hw_ctrl_addr";
			regulator-name = "gdsc_gpu_cx";
			status = "ok";
		};

		qcom,gdsc@5066094 {
			clock-names = "bimc_core_clk", "core_clk", "core_root_clk";
			clocks = <0x25 0x3909459b 0x28 0x95f01bd5 0x28 0x917f76ef>;
			compatible = "qcom,gdsc";
			linux,phandle = <0x117>;
			parent-supply = <0x29>;
			phandle = <0x117>;
			qcom,force-enable-root-clk;
			qcom,reset-aon-logic;
			qcom,retain-periph;
			reg = <0x5066094 0x4 0x5065130 0x4 0x5066090 0x4>;
			reg-names = "base", "domain_addr", "sw_reset";
			regulator-name = "gdsc_gpu_gx";
			status = "ok";
		};

		qcom,gdsc@c8c1024 {
			clock-names = "bus_clk", "maxi_clk", "core_clk";
			clocks = <0x26 0xf3178ba5 0x26 0x1785ef88 0x26 0x78f14c85>;
			compatible = "qcom,gdsc";
			linux,phandle = <0x5d>;
			phandle = <0x5d>;
			reg = <0xc8c1024 0x4>;
			regulator-name = "gdsc_venus";
			status = "ok";
		};

		qcom,gdsc@c8c1040 {
			clock-names = "core0_clk";
			clocks = <0x26 0x23fae359>;
			compatible = "qcom,gdsc";
			reg = <0xc8c1040 0x4>;
			regulator-name = "gdsc_venus_core0";
			status = "ok";
		};

		qcom,gdsc@c8c1044 {
			clock-names = "core1_clk";
			clocks = <0x26 0x5213a0c7>;
			compatible = "qcom,gdsc";
			reg = <0xc8c1044 0x4>;
			regulator-name = "gdsc_venus_core1";
			status = "ok";
		};

		qcom,gdsc@c8c2304 {
			clock-names = "bus_clk", "core_clk", "root_clk";
			clocks = <0x26 0xdf04fc1d 0x26 0x43539b0e 0x26 0xbb7e71c4>;
			compatible = "qcom,gdsc";
			linux,phandle = <0x119>;
			phandle = <0x119>;
			reg = <0xc8c2304 0x4>;
			regulator-name = "gdsc_mdss";
			status = "ok";
		};

		qcom,gdsc@c8c34a0 {
			clock-names = "bus_clk", "vfe_axi";
			clocks = <0x26 0xd84e390b 0x26 0xe626d8a1>;
			compatible = "qcom,gdsc";
			linux,phandle = <0x27>;
			phandle = <0x27>;
			reg = <0xc8c34a0 0x4>;
			regulator-name = "gdsc_camss_top";
			status = "ok";
		};

		qcom,gdsc@c8c3664 {
			clock-names = "core0_clk", "core0_stream_clk";
			clocks = <0x26 0xead28288 0x26 0xa0428287>;
			compatible = "qcom,gdsc";
			linux,phandle = <0x77>;
			parent-supply = <0x27>;
			phandle = <0x77>;
			reg = <0xc8c3664 0x4>;
			regulator-name = "gdsc_vfe0";
			status = "ok";
		};

		qcom,gdsc@c8c3674 {
			clock-names = "core1_clk", "core1_stream_clk";
			clocks = <0x26 0xc216b14d 0x26 0x745af3b6>;
			compatible = "qcom,gdsc";
			linux,phandle = <0x78>;
			parent-supply = <0x27>;
			phandle = <0x78>;
			reg = <0xc8c3674 0x4>;
			regulator-name = "gdsc_vfe1";
			status = "ok";
		};

		qcom,gdsc@c8c36d4 {
			clock-names = "core_clk";
			clocks = <0x26 0x8e99ef57>;
			compatible = "qcom,gdsc";
			linux,phandle = <0x76>;
			parent-supply = <0x27>;
			phandle = <0x76>;
			reg = <0xc8c36d4 0x4>;
			regulator-name = "gdsc_cpp";
			status = "ok";
		};

		qcom,gdsc@c8ce020 {
			clock-names = "bus_clk";
			clocks = <0x26 0xc365ac39>;
			compatible = "qcom,gdsc";
			linux,phandle = <0x70>;
			phandle = <0x70>;
			qcom,no-status-check-on-disable;
			reg = <0xc8ce020 0x4 0xc8ce024 0x4>;
			reg-names = "base", "hw_ctrl_addr";
			regulator-name = "gdsc_bimc_smmu";
			status = "ok";
		};

		qcom,ghd {
			compatible = "qcom,gladiator-hang-detect";
			qcom,config-reg = <0x179d1434>;
			qcom,threshold-arr = <0x179d141c 0x179d1420 0x179d1424 0x179d1428 0x179d142c 0x179d1430>;
		};

		qcom,glink-mailbox-xprt-spss@1d05008 {
			compatible = "qcom,glink-mailbox-xprt";
			interrupts = <0x0 0x15c 0x4>;
			label = "spss";
			qcom,irq-mask = <0x1>;
			qcom,rx-ring-size = <0x800>;
			qcom,tx-ring-size = <0x800>;
			reg = <0x1d05008 0x8 0x1d05010 0x4 0x1d0501c 0x4 0x1d06008 0x4>;
			reg-names = "mbox-loc-addr", "mbox-loc-size", "irq-reg-base", "irq-rx-reset";
		};

		qcom,glink-smem-native-xprt-adsp@86000000 {
			compatible = "qcom,glink-smem-native-xprt";
			interrupts = <0x0 0x9d 0x1>;
			label = "lpass";
			qcom,irq-mask = <0x200>;
			reg = <0x86000000 0x200000 0x17911008 0x4>;
			reg-names = "smem", "irq-reg-base";
		};

		qcom,glink-smem-native-xprt-dsps@86000000 {
			compatible = "qcom,glink-smem-native-xprt";
			interrupts = <0x0 0xb3 0x1>;
			label = "dsps";
			qcom,irq-mask = <0x8000000>;
			reg = <0x86000000 0x200000 0x17911008 0x4>;
			reg-names = "smem", "irq-reg-base";
		};

		qcom,glink-smem-native-xprt-modem@86000000 {
			compatible = "qcom,glink-smem-native-xprt";
			interrupts = <0x0 0x1c4 0x1>;
			label = "mpss";
			qcom,irq-mask = <0x8000>;
			reg = <0x86000000 0x200000 0x17911008 0x4>;
			reg-names = "smem", "irq-reg-base";
		};

		qcom,glink-smem-native-xprt-rpm@778000 {
			compatible = "qcom,glink-rpm-native-xprt";
			interrupts = <0x0 0xa8 0x1>;
			label = "rpm";
			qcom,irq-mask = <0x1>;
			reg = <0x778000 0x7000 0x17911008 0x4>;
			reg-names = "msgram", "irq-reg-base";
		};

		qcom,glink-ssr-adsp {
			compatible = "qcom,glink_ssr";
			label = "adsp";
			linux,phandle = <0x37>;
			phandle = <0x37>;
			qcom,edge = "lpass";
			qcom,notify-edges = <0x3b 0x38 0x39 0x3a>;
			qcom,xprt = "smem";
		};

		qcom,glink-ssr-dsps {
			compatible = "qcom,glink_ssr";
			label = "slpi";
			linux,phandle = <0x38>;
			phandle = <0x38>;
			qcom,edge = "dsps";
			qcom,notify-edges = <0x3b 0x37 0x39 0x3a>;
			qcom,xprt = "smem";
		};

		qcom,glink-ssr-modem {
			compatible = "qcom,glink_ssr";
			label = "modem";
			linux,phandle = <0x3b>;
			phandle = <0x3b>;
			qcom,edge = "mpss";
			qcom,notify-edges = <0x37 0x38 0x39 0x3a>;
			qcom,xprt = "smem";
		};

		qcom,glink-ssr-rpm {
			compatible = "qcom,glink_ssr";
			label = "rpm";
			linux,phandle = <0x39>;
			phandle = <0x39>;
			qcom,edge = "rpm";
			qcom,notify-edges = <0x37 0x3b 0x38 0x3a>;
			qcom,xprt = "smem";
		};

		qcom,glink-ssr-spss {
			compatible = "qcom,glink_ssr";
			label = "spss";
			linux,phandle = <0x3a>;
			phandle = <0x3a>;
			qcom,edge = "spss";
			qcom,notify-edges = <0x3b 0x37 0x38 0x39>;
			qcom,xprt = "mailbox";
		};

		qcom,glink_pkt {
			compatible = "qcom,glinkpkt";

			qcom,glinkpkt-apr-apps2 {
				qcom,glinkpkt-ch-name = "apr_apps2";
				qcom,glinkpkt-dev-name = "apr_apps2";
				qcom,glinkpkt-edge = "adsp";
				qcom,glinkpkt-transport = "smem";
			};

			qcom,glinkpkt-at-mdm0 {
				qcom,glinkpkt-ch-name = "DS";
				qcom,glinkpkt-dev-name = "at_mdm0";
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-transport = "smem";
			};

			qcom,glinkpkt-data40-cntl {
				qcom,glinkpkt-ch-name = "DATA40_CNTL";
				qcom,glinkpkt-dev-name = "smdcntl8";
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-transport = "smem";
			};

			qcom,glinkpkt-loopback_cntl {
				qcom,glinkpkt-ch-name = "LOCAL_LOOPBACK_CLNT";
				qcom,glinkpkt-dev-name = "glink_pkt_loopback_ctrl";
				qcom,glinkpkt-edge = "local";
				qcom,glinkpkt-transport = "lloop";
			};

			qcom,glinkpkt-loopback_data {
				qcom,glinkpkt-ch-name = "glink_pkt_lloop_CLNT";
				qcom,glinkpkt-dev-name = "glink_pkt_loopback";
				qcom,glinkpkt-edge = "local";
				qcom,glinkpkt-transport = "lloop";
			};
		};

		qcom,gpubw {
			compatible = "qcom,devbw";
			governor = "bw_vbif";
			linux,phandle = <0x116>;
			phandle = <0x116>;
			qcom,active-only;
			qcom,bw-tbl = <0x0 0x2fa 0x478 0x5f5 0x8f0 0xc47 0x104d 0x144b 0x16e3 0x1e4f 0x269f 0x2e57 0x35c3>;
			qcom,src-dst-ports = <0x1a 0x200>;
		};

		qcom,gpucc@5065000 {
			#clock-cells = <0x1>;
			clock-names = "xo_ao", "gpll0";
			clocks = <0x25 0x64eb6004 0x25 0xe9374de7>;
			compatible = "qcom,gpucc-cobalt";
			linux,phandle = <0x28>;
			phandle = <0x28>;
			qcom,gfx3d_clk_src-opp-store-vcorner = <0x30>;
			qcom,gfxfreq-mx-speedbin0 = <0x0 0x0 0xa3140c0 0x80 0xef5f4c0 0x80 0x13c9eb00 0x80 0x18054ac0 0x80 0x1e0a6e00 0x100 0x26be3680 0x180>;
			qcom,gfxfreq-speedbin0 = <0x0 0x0 0x0 0xa3140c0 0x7ef40 0x80 0xef5f4c0 0x8b290 0x80 0x13c9eb00 0x99cf0 0x80 0x18054ac0 0xa6040 0x80 0x1e0a6e00 0xb5e28 0x100 0x26be3680 0xd0bd8 0x180>;
			reg = <0x5065000 0x9000>;
			reg-names = "cc_base";
			vdd_dig-supply = <0x2e>;
			vdd_gpu_mx-supply = <0x2f>;
			vdd_gpucc-supply = <0x29>;
			vdd_mx-supply = <0x2f>;
		};

		qcom,ion {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			compatible = "qcom,msm-ion";

			qcom,ion-heap@10 {
				memory-region = <0x75>;
				qcom,ion-heap-type = "HYP_CMA";
				reg = <0xa>;
			};

			qcom,ion-heap@22 {
				memory-region = <0x73>;
				qcom,ion-heap-type = "DMA";
				reg = <0x16>;
			};

			qcom,ion-heap@25 {
				qcom,ion-heap-type = "SYSTEM";
				reg = <0x19>;
			};

			qcom,ion-heap@27 {
				memory-region = <0x74>;
				qcom,ion-heap-type = "DMA";
				reg = <0x1b>;
			};

			qcom,ion-heap@9 {
				qcom,ion-heap-type = "SYSTEM_SECURE";
				reg = <0x9>;
			};
		};

		qcom,ipa@01e00000 {
			clock-names = "core_clk";
			clocks = <0x25 0xfa685cda>;
			compatible = "qcom,ipa";
			interrupt-names = "ipa-irq", "bam-irq", "gsi-irq";
			interrupts = <0x0 0x14d 0x0 0x0 0x1b0 0x0 0x0 0x1b0 0x0>;
			qcom,bus-vector-names = "MIN", "SVS", "NOMINAL", "TURBO";
			qcom,do-not-use-ch-gsi-20;
			qcom,ee = <0x0>;
			qcom,ipa-hw-mode = <0x0>;
			qcom,ipa-hw-ver = <0xb>;
			qcom,ipa-wdi2;
			qcom,modem-cfg-emb-pipe-flt;
			qcom,msm-bus,name = "ipa";
			qcom,msm-bus,num-cases = <0x4>;
			qcom,msm-bus,num-paths = <0x2>;
			qcom,msm-bus,vectors-KBps = <0x5a 0x200 0x0 0x0 0x5a 0x249 0x0 0x0 0x5a 0x200 0x13880 0x9c400 0x5a 0x249 0x13880 0x9c400 0x5a 0x200 0x324b0 0xea600 0x5a 0x249 0x324b0 0xea600 0x5a 0x200 0x324b0 0x36ee80 0x5a 0x249 0x324b0 0x36ee80>;
			qcom,use-64-bit-dma-mask;
			qcom,use-gsi;
			qcom,use-ipa-tethering-bridge;
			reg = <0x1e00000 0x34000 0x1e84000 0x31fff 0x1e04000 0x2c000>;
			reg-names = "ipa-base", "bam-base", "gsi-base";

			qcom,smp2pgpio_map_ipa_1_in {
				compatible = "qcom,smp2pgpio-map-ipa-1-in";
				gpios = <0x34 0x0 0x0>;
			};

			qcom,smp2pgpio_map_ipa_1_out {
				compatible = "qcom,smp2pgpio-map-ipa-1-out";
				gpios = <0x33 0x0 0x0>;
			};
		};

		qcom,ipa_fws@1e08000 {
			compatible = "qcom,pil-tz-generic";
			memory-region = <0x35>;
			qcom,firmware-name = "ipa_fws";
			qcom,pas-id = <0xf>;
		};

		qcom,ipc-spinlock@1f40000 {
			compatible = "qcom,ipc-spinlock-sfpb";
			qcom,num-locks = <0x8>;
			reg = <0x1f40000 0x8000>;
		};

		qcom,ipc_router {
			compatible = "qcom,ipc_router";
			qcom,node-id = <0x1>;
		};

		qcom,ipc_router_dsps_xprt {
			compatible = "qcom,ipc_router_glink_xprt";
			qcom,ch-name = "IPCRTR";
			qcom,fragmented-data;
			qcom,glink-xprt = "smem";
			qcom,xprt-linkid = <0x1>;
			qcom,xprt-remote = "dsps";
			qcom,xprt-version = <0x1>;
		};

		qcom,ipc_router_modem_xprt {
			compatible = "qcom,ipc_router_glink_xprt";
			qcom,ch-name = "IPCRTR";
			qcom,fragmented-data;
			qcom,glink-xprt = "smem";
			qcom,xprt-linkid = <0x1>;
			qcom,xprt-remote = "mpss";
			qcom,xprt-version = <0x1>;
		};

		qcom,ipc_router_q6_xprt {
			compatible = "qcom,ipc_router_glink_xprt";
			qcom,ch-name = "IPCRTR";
			qcom,fragmented-data;
			qcom,glink-xprt = "smem";
			qcom,xprt-linkid = <0x1>;
			qcom,xprt-remote = "lpass";
			qcom,xprt-version = <0x1>;
		};

		qcom,ispif@ca31000 {
			camss-vdd-supply = <0x27>;
			cell-index = <0x0>;
			clock-names = "camss_top_ahb_clk", "camss_ahb_clk", "ispif_ahb_clk", "csi0_src_clk", "csi0_clk", "csi0_pix_clk", "csi0_rdi_clk", "csi1_src_clk", "csi1_clk", "csi1_pix_clk", "csi1_rdi_clk", "csi2_src_clk", "csi2_clk", "csi2_pix_clk", "csi2_rdi_clk", "csi3_src_clk", "csi3_clk", "csi3_pix_clk", "csi3_rdi_clk", "vfe0_clk_src", "camss_vfe_vfe0_clk", "camss_csi_vfe0_clk", "vfe1_clk_src", "camss_vfe_vfe1_clk", "camss_csi_vfe1_clk";
			clocks = <0x26 0x120618d6 0x26 0xa51f2c1d 0x26 0xbda4f0e3 0x26 0x227e65bc 0x26 0xccfe39ef 0x26 0x1d5bf83 0x26 0x9e26509d 0x26 0x6a2a6c36 0x26 0x3eeeaac0 0x26 0x43185024 0x26 0xf1375139 0x26 0x4113589f 0x26 0x94524569 0x26 0x4bf01dc5 0x26 0xf4de617d 0x26 0xfd934012 0x26 0x55e4bbae 0x26 0x6983a4cd 0x26 0xc166a015 0x26 0xa0c2bd8f 0x26 0xead28288 0x26 0x3b30b798 0x26 0x4e357366 0x26 0xc216b14d 0x26 0xfe729af7>;
			compatible = "qcom,ispif-v3.0", "qcom,ispif";
			interrupt-names = "ispif";
			interrupts = <0x0 0x135 0x0>;
			qcom,clock-control = "NO_SET_RATE", "NO_SET_RATE", "NO_SET_RATE", "INIT_RATE", "NO_SET_RATE", "NO_SET_RATE", "NO_SET_RATE", "INIT_RATE", "NO_SET_RATE", "NO_SET_RATE", "NO_SET_RATE", "INIT_RATE", "NO_SET_RATE", "NO_SET_RATE", "NO_SET_RATE", "INIT_RATE", "NO_SET_RATE", "NO_SET_RATE", "NO_SET_RATE", "INIT_RATE", "NO_SET_RATE", "NO_SET_RATE", "INIT_RATE", "NO_SET_RATE", "NO_SET_RATE";
			qcom,clock-rates = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
			qcom,num-isps = <0x2>;
			qcom,vdd-names = "camss-vdd", "vfe0-vdd", "vfe1-vdd";
			reg = <0xca31000 0xc00 0xca00020 0x4>;
			reg-names = "ispif", "csi_clk_mux";
			status = "disabled";
			vfe0-vdd-supply = <0x77>;
			vfe1-vdd-supply = <0x78>;
		};

		qcom,kgsl-3d0@5000000 {
			clock-names = "core_clk", "iface_clk", "rbbmtimer_clk", "mem_clk", "mem_iface_clk", "isense_clk", "rbcpr_clk";
			clocks = <0x28 0x95f01bd5 0x25 0x72f20a57 0x28 0x58a0a7ca 0x25 0x3edd69ad 0x25 0x3909459b 0x28 0xb2678e80 0x28 0x7bd750e8>;
			compatible = "qcom,kgsl-3d0", "qcom,kgsl-3d";
			interrupt-names = "kgsl_3d0_irq";
			interrupts = <0x0 0x12c 0x0>;
			label = "kgsl-3d0";
			linux,phandle = <0x30>;
			phandle = <0x30>;
			qcom,base-leakage-coefficient = <0x22>;
			qcom,bus-control;
			qcom,chipid = <0x5040000>;
			qcom,deep-nap-timeout = <0x2>;
			qcom,gpu-efuse-leakage = <0x70130 0x18>;
			qcom,gpubw-dev = <0x116>;
			qcom,highest-bank-bit = <0xf>;
			qcom,id = <0x0>;
			qcom,idle-timeout = <0x50>;
			qcom,initial-pwrlevel = <0x4>;
			qcom,lm-limit = <0x1770>;
			qcom,msm-bus,name = "grp3d";
			qcom,msm-bus,num-cases = <0xd>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1a 0x200 0x0 0x0 0x1a 0x200 0x0 0xc3500 0x1a 0x200 0x0 0x124f80 0x1a 0x200 0x0 0x186a00 0x1a 0x200 0x0 0x249f00 0x1a 0x200 0x0 0x324b00 0x1a 0x200 0x0 0x42c5c0 0x1a 0x200 0x0 0x532140 0x1a 0x200 0x0 0x5dc000 0x1a 0x200 0x0 0x7c2540 0x1a 0x200 0x0 0x9e3400 0x1a 0x200 0x0 0xbdd1c0 0x1a 0x200 0x0 0xdc3700>;
			qcom,snapshot-size = <0x100000>;
			qcom,strtstp-sleepwake;
			reg = <0x5000000 0x40000>;
			reg-names = "kgsl_3d0_reg_memory";
			regulator-names = "vddcx", "vdd";
			status = "ok";
			vdd-supply = <0x117>;
			vddcx-supply = <0x72>;

			qcom,gpu-pwrlevels {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,gpu-pwrlevels";

				qcom,gpu-pwrlevel@0 {
					qcom,bus-freq = <0xc>;
					qcom,bus-max = <0xc>;
					qcom,bus-min = <0xb>;
					qcom,gpu-freq = <0x26be3680>;
					reg = <0x0>;
				};

				qcom,gpu-pwrlevel@1 {
					qcom,bus-freq = <0xb>;
					qcom,bus-max = <0xc>;
					qcom,bus-min = <0xa>;
					qcom,gpu-freq = <0x1e0a6e00>;
					reg = <0x1>;
				};

				qcom,gpu-pwrlevel@2 {
					qcom,bus-freq = <0xa>;
					qcom,bus-max = <0xb>;
					qcom,bus-min = <0x9>;
					qcom,gpu-freq = <0x18054ac0>;
					reg = <0x2>;
				};

				qcom,gpu-pwrlevel@3 {
					qcom,bus-freq = <0x7>;
					qcom,bus-max = <0x8>;
					qcom,bus-min = <0x6>;
					qcom,gpu-freq = <0x13c9eb00>;
					reg = <0x3>;
				};

				qcom,gpu-pwrlevel@4 {
					qcom,bus-freq = <0x4>;
					qcom,bus-max = <0x5>;
					qcom,bus-min = <0x3>;
					qcom,gpu-freq = <0xef5f4c0>;
					reg = <0x4>;
				};

				qcom,gpu-pwrlevel@5 {
					qcom,bus-freq = <0x3>;
					qcom,bus-max = <0x4>;
					qcom,bus-min = <0x1>;
					qcom,gpu-freq = <0xa3140c0>;
					reg = <0x5>;
				};

				qcom,gpu-pwrlevel@6 {
					qcom,bus-freq = <0x0>;
					qcom,bus-max = <0x0>;
					qcom,bus-min = <0x0>;
					qcom,gpu-freq = <0x19bfcc0>;
					reg = <0x6>;
				};
			};
		};

		qcom,kgsl-busmon {
			compatible = "qcom,kgsl-busmon";
			label = "kgsl-busmon";
		};

		qcom,kgsl-hyp {
			compatible = "qcom,pil-tz-generic";
			memory-region = <0x35>;
			qcom,firmware-name = "a530_zap";
			qcom,pas-id = <0xd>;
		};

		qcom,kgsl-iommu {
			clock-names = "iface_clk", "mem_clk", "mem_iface_clk";
			clocks = <0x25 0x72f20a57 0x25 0x3edd69ad 0x25 0x3909459b>;
			compatible = "qcom,kgsl-smmu-v2";
			qcom,hyp_secure_alloc;
			qcom,micro-mmu-control = <0x6000>;
			qcom,protect = <0x40000 0x10000>;
			qcom,retention;
			qcom,secure_align_mask = <0xfff>;
			reg = <0x5040000 0x10000>;

			gfx3d_secure {
				compatible = "qcom,smmu-kgsl-cb";
				iommus = <0x118 0x2>;
			};

			gfx3d_user {
				compatible = "qcom,smmu-kgsl-cb";
				iommus = <0x118 0x0>;
				label = "gfx3d_user";
				qcom,gpu-offset = <0x48000>;
			};
		};

		qcom,limit_info-0 {
			linux,phandle = <0x2>;
			phandle = <0x2>;
			qcom,boot-frequency-mitigate;
			qcom,hotplug-mitigation-enable;
			qcom,temperature-sensor = <0x51>;
		};

		qcom,limit_info-1 {
			linux,phandle = <0x5>;
			phandle = <0x5>;
			qcom,boot-frequency-mitigate;
			qcom,hotplug-mitigation-enable;
			qcom,temperature-sensor = <0x52>;
		};

		qcom,limit_info-2 {
			linux,phandle = <0x7>;
			phandle = <0x7>;
			qcom,boot-frequency-mitigate;
			qcom,hotplug-mitigation-enable;
			qcom,temperature-sensor = <0x53>;
		};

		qcom,limit_info-3 {
			linux,phandle = <0x9>;
			phandle = <0x9>;
			qcom,boot-frequency-mitigate;
			qcom,hotplug-mitigation-enable;
			qcom,temperature-sensor = <0x54>;
		};

		qcom,limit_info-4 {
			linux,phandle = <0xb>;
			phandle = <0xb>;
			qcom,boot-frequency-mitigate;
			qcom,hotplug-mitigation-enable;
			qcom,temperature-sensor = <0x55>;
		};

		qcom,limit_info-5 {
			linux,phandle = <0xe>;
			phandle = <0xe>;
			qcom,boot-frequency-mitigate;
			qcom,hotplug-mitigation-enable;
			qcom,temperature-sensor = <0x56>;
		};

		qcom,limit_info-6 {
			linux,phandle = <0x10>;
			phandle = <0x10>;
			qcom,boot-frequency-mitigate;
			qcom,hotplug-mitigation-enable;
			qcom,temperature-sensor = <0x57>;
		};

		qcom,limit_info-7 {
			linux,phandle = <0x12>;
			phandle = <0x12>;
			qcom,boot-frequency-mitigate;
			qcom,hotplug-mitigation-enable;
			qcom,temperature-sensor = <0x58>;
		};

		qcom,lpass@17300000 {
			clock-names = "xo";
			clocks = <0x25 0xe17f0ff6>;
			compatible = "qcom,pil-tz-generic";
			interrupts = <0x0 0xa2 0x1>;
			memory-region = <0x35>;
			qcom,firmware-name = "adsp";
			qcom,gpio-err-fatal = <0x4b 0x0 0x0>;
			qcom,gpio-err-ready = <0x4b 0x1 0x0>;
			qcom,gpio-force-stop = <0x4c 0x0 0x0>;
			qcom,gpio-proxy-unvote = <0x4b 0x2 0x0>;
			qcom,gpio-stop-ack = <0x4b 0x3 0x0>;
			qcom,pas-id = <0x1>;
			qcom,proxy-clock-names = "xo";
			qcom,proxy-reg-names = "vdd_cx";
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,smem-id = <0x1a7>;
			qcom,ssctl-instance-id = <0x14>;
			qcom,sysmon-id = <0x1>;
			qcom,vdd_cx-uV-uA = <0x180 0x186a0>;
			reg = <0x17300000 0x100>;
			status = "ok";
			vdd_cx-supply = <0x2e>;
		};

		qcom,lpm-levels {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			compatible = "qcom,lpm-levels";
			qcom,use-psci;

			qcom,pm-cluster@0 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				label = "system";
				qcom,psci-mode-mask = <0xf>;
				qcom,psci-mode-shift = <0x8>;
				qcom,spm-device-names = "cci";
				reg = <0x0>;

				qcom,pm-cluster-level@0 {
					label = "system-wfi";
					qcom,energy-overhead = <0x14c08>;
					qcom,latency-us = <0x64>;
					qcom,psci-mode = <0x0>;
					qcom,ss-power = <0x2d5>;
					qcom,time-overhead = <0x78>;
					reg = <0x0>;
				};

				qcom,pm-cluster-level@1 {
					label = "system-pc";
					qcom,energy-overhead = <0x27100>;
					qcom,is-reset;
					qcom,latency-us = <0x15e>;
					qcom,min-child-idx = <0x3>;
					qcom,psci-mode = <0x3>;
					qcom,ss-power = <0x212>;
					qcom,time-overhead = <0x226>;
					reg = <0x1>;
				};

				qcom,pm-cluster@0 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					label = "pwr";
					qcom,cpu = <0x14 0x15 0x16 0x17>;
					qcom,psci-mode-mask = <0xf>;
					qcom,psci-mode-shift = <0x4>;
					qcom,spm-device-names = "l2";
					reg = <0x0>;

					qcom,pm-cluster-level@0 {
						label = "pwr-l2-wfi";
						qcom,energy-overhead = <0xfde8>;
						qcom,latency-us = <0x28>;
						qcom,psci-mode = <0x1>;
						qcom,ss-power = <0x2e4>;
						qcom,time-overhead = <0x55>;
						reg = <0x0>;
					};

					qcom,pm-cluster-level@1 {
						label = "pwr-l2-dynret";
						qcom,energy-overhead = <0x14c08>;
						qcom,latency-us = <0x3c>;
						qcom,min-child-idx = <0x1>;
						qcom,psci-mode = <0x2>;
						qcom,ss-power = <0x2bc>;
						qcom,time-overhead = <0x55>;
						reg = <0x1>;
					};

					qcom,pm-cluster-level@2 {
						label = "pwr-l2-ret";
						qcom,energy-overhead = <0x20f58>;
						qcom,latency-us = <0x64>;
						qcom,min-child-idx = <0x2>;
						qcom,psci-mode = <0x3>;
						qcom,ss-power = <0x280>;
						qcom,time-overhead = <0x55>;
						reg = <0x2>;
					};

					qcom,pm-cluster-level@3 {
						label = "pwr-l2-pc";
						qcom,energy-overhead = <0x33450>;
						qcom,is-reset;
						qcom,latency-us = <0x2bc>;
						qcom,min-child-idx = <0x2>;
						qcom,psci-mode = <0x4>;
						qcom,ss-power = <0x1c2>;
						qcom,time-overhead = <0x2cec>;
						reg = <0x3>;
					};

					qcom,pm-cpu {
						#address-cells = <0x1>;
						#size-cells = <0x0>;
						qcom,psci-mode-mask = <0xf>;
						qcom,psci-mode-shift = <0x0>;

						qcom,pm-cpu-level@0 {
							qcom,energy-overhead = <0x7d00>;
							qcom,latency-us = <0x14>;
							qcom,psci-cpu-mode = <0x1>;
							qcom,spm-cpu-mode = "wfi";
							qcom,ss-power = <0x2ee>;
							qcom,time-overhead = <0x3c>;
							reg = <0x0>;
						};

						qcom,pm-cpu-level@1 {
							qcom,energy-overhead = <0x14dfc>;
							qcom,latency-us = <0x28>;
							qcom,psci-cpu-mode = <0x2>;
							qcom,spm-cpu-mode = "ret";
							qcom,ss-power = <0x2da>;
							qcom,time-overhead = <0x6e>;
							reg = <0x1>;
						};

						qcom,pm-cpu-level@2 {
							qcom,energy-overhead = <0x1ee10>;
							qcom,is-reset;
							qcom,latency-us = <0x50>;
							qcom,psci-cpu-mode = <0x3>;
							qcom,spm-cpu-mode = "pc";
							qcom,ss-power = <0x2bc>;
							qcom,time-overhead = <0xa0>;
							reg = <0x2>;
						};
					};
				};

				qcom,pm-cluster@1 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					label = "perf";
					qcom,cpu = <0x18 0x19 0x1a 0x1b>;
					qcom,psci-mode-mask = <0xf>;
					qcom,psci-mode-shift = <0x4>;
					qcom,spm-device-names = "l2";
					reg = <0x1>;

					qcom,pm-cluster-level@0 {
						label = "perf-l2-wfi";
						qcom,energy-overhead = <0x11170>;
						qcom,latency-us = <0x28>;
						qcom,psci-mode = <0x1>;
						qcom,ss-power = <0x2e4>;
						qcom,time-overhead = <0x50>;
						reg = <0x0>;
					};

					qcom,pm-cluster-level@1 {
						label = "perf-l2-ret";
						qcom,energy-overhead = <0x14c08>;
						qcom,latency-us = <0x3c>;
						qcom,min-child-idx = <0x1>;
						qcom,psci-mode = <0x2>;
						qcom,ss-power = <0x2bc>;
						qcom,time-overhead = <0x55>;
						reg = <0x1>;
					};

					qcom,pm-cluster-level@2 {
						label = "perf-l2-memret";
						qcom,energy-overhead = <0x20f58>;
						qcom,latency-us = <0x64>;
						qcom,min-child-idx = <0x2>;
						qcom,psci-mode = <0x3>;
						qcom,ss-power = <0x280>;
						qcom,time-overhead = <0x55>;
						reg = <0x2>;
					};

					qcom,pm-cluster-level@3 {
						label = "perf-l2-pc";
						qcom,energy-overhead = <0x3a980>;
						qcom,is-reset;
						qcom,latency-us = <0x320>;
						qcom,min-child-idx = <0x2>;
						qcom,psci-mode = <0x4>;
						qcom,ss-power = <0x1c2>;
						qcom,time-overhead = <0x2cec>;
						reg = <0x3>;
					};

					qcom,pm-cpu {
						#address-cells = <0x1>;
						#size-cells = <0x0>;
						qcom,psci-mode-mask = <0xf>;
						qcom,psci-mode-shift = <0x0>;

						qcom,pm-cpu-level@0 {
							qcom,energy-overhead = <0x9088>;
							qcom,latency-us = <0x19>;
							qcom,psci-cpu-mode = <0x1>;
							qcom,spm-cpu-mode = "wfi";
							qcom,ss-power = <0x2ee>;
							qcom,time-overhead = <0x32>;
							reg = <0x0>;
						};

						qcom,pm-cpu-level@1 {
							qcom,energy-overhead = <0x14dfc>;
							qcom,latency-us = <0x28>;
							qcom,psci-cpu-mode = <0x2>;
							qcom,spm-cpu-mode = "ret";
							qcom,ss-power = <0x2da>;
							qcom,time-overhead = <0x6e>;
							reg = <0x1>;
						};

						qcom,pm-cpu-level@2 {
							qcom,energy-overhead = <0x21520>;
							qcom,is-reset;
							qcom,latency-us = <0x50>;
							qcom,psci-cpu-mode = <0x3>;
							qcom,spm-cpu-mode = "pc";
							qcom,ss-power = <0x2bc>;
							qcom,time-overhead = <0xa0>;
							reg = <0x2>;
						};
					};
				};
			};
		};

		qcom,mdss_mdp@c900000 {
			#interrupt-cells = <0x1>;
			clock-names = "iface_clk", "bus_clk", "core_clk_src", "core_clk", "vsync_clk";
			clocks = <0x26 0x85d37ab5 0x26 0xdf04fc1d 0x26 0x6dc1f8f1 0x26 0x43539b0e 0x26 0x629b36dc>;
			compatible = "qcom,mdss_mdp";
			interrupt-controller;
			interrupts = <0x0 0x53 0x0>;
			linux,phandle = <0x11b>;
			phandle = <0x11b>;
			qcom,max-bandwidth-high-kbps = <0x663be0>;
			qcom,max-bandwidth-low-kbps = <0x663be0>;
			qcom,max-bandwidth-per-pipe-kbps = <0x249f00>;
			qcom,max-clk-rate = <0x18964020>;
			qcom,max-mixer-width = <0xa00>;
			qcom,max-pipe-width = <0xa00>;
			qcom,mdss-ab-factor = <0x1 0x1>;
			qcom,mdss-ad-off = <0x79000 0x79800 0x7a000>;
			qcom,mdss-cdm-off = <0x7a200>;
			qcom,mdss-clk-factor = <0x69 0x64>;
			qcom,mdss-ctl-off = <0x2000 0x2200 0x2400 0x2600 0x2800>;
			qcom,mdss-default-ot-rd-limit = <0x10>;
			qcom,mdss-default-ot-wr-limit = <0x10>;
			qcom,mdss-dram-channels = <0x2>;
			qcom,mdss-dsc-off = <0x81000 0x81400>;
			qcom,mdss-dspp-off = <0x55000 0x57000>;
			qcom,mdss-has-decimation;
			qcom,mdss-has-panic-ctrl;
			qcom,mdss-has-pingpong-split;
			qcom,mdss-has-separate-rotator;
			qcom,mdss-has-source-split;
			qcom,mdss-highest-bank-bit = <0x2>;
			qcom,mdss-ib-factor = <0x1 0x1>;
			qcom,mdss-idle-power-collapse-enabled;
			qcom,mdss-intf-off = <0x6b000 0x6b800 0x6c000 0x6c800>;
			qcom,mdss-mdp-reg-offset = <0x1000>;
			qcom,mdss-mixer-intf-off = <0x45000 0x46000 0x47000 0x4a000>;
			qcom,mdss-per-pipe-panic-luts = <0xf 0xffff 0xfffc 0xff00>;
			qcom,mdss-pingpong-off = <0x71000 0x71800 0x72000 0x72800>;
			qcom,mdss-pipe-cursor-clk-ctrl-offsets = <0x3a8 0x10 0xf 0x3b0 0x10 0xf>;
			qcom,mdss-pipe-cursor-off = <0x35000 0x37000>;
			qcom,mdss-pipe-cursor-xin-id = <0x2 0xa>;
			qcom,mdss-pipe-dma-clk-ctrl-offsets = <0x2ac 0x8 0xc 0x2b4 0x8 0xc 0x2c4 0x8 0xc 0x2c4 0xc 0xe>;
			qcom,mdss-pipe-dma-off = <0x25000 0x27000 0x29000 0x2b000>;
			qcom,mdss-pipe-dma-xin-id = <0x1 0x5 0x9 0xd>;
			qcom,mdss-pipe-vig-clk-ctrl-offsets = <0x2ac 0x0 0x0 0x2b4 0x0 0x0 0x2bc 0x0 0x0 0x2c4 0x0 0x0>;
			qcom,mdss-pipe-vig-off = <0x5000 0x7000 0x9000 0xb000>;
			qcom,mdss-pipe-vig-xin-id = <0x0 0x4 0x8 0xc>;
			qcom,mdss-ppb-cfg-off = <0x334 0x33c>;
			qcom,mdss-ppb-ctl-off = <0x330 0x338 0x370 0x374>;
			qcom,mdss-prefill-outstanding-buffer-bytes = <0x0>;
			qcom,mdss-prefill-pingpong-buffer-pixels = <0x1400>;
			qcom,mdss-prefill-post-scaler-buffer-pixels = <0xa00>;
			qcom,mdss-prefill-scaler-buffer-lines-bilinear = <0x2>;
			qcom,mdss-prefill-scaler-buffer-lines-caf = <0x4>;
			qcom,mdss-prefill-y-buffer-bytes = <0x0>;
			qcom,mdss-slave-pingpong-off = <0x73000>;
			qcom,mdss-vbif-qos-rt-setting = <0x1 0x2 0x2 0x2>;
			qcom,mdss-wb-off = <0x66000>;
			qcom,mdss-wfd-mode = "intf";
			qcom,msm-bus,name = "mdss_mdp";
			qcom,msm-bus,num-cases = <0x3>;
			qcom,msm-bus,num-paths = <0x2>;
			qcom,msm-bus,vectors-KBps = <0x16 0x200 0x0 0x0 0x17 0x200 0x0 0x0 0x16 0x200 0x0 0x61a800 0x17 0x200 0x0 0x61a800 0x16 0x200 0x0 0x61a800 0x17 0x200 0x0 0x61a800>;
			qcom,regs-dump-mdp = <0x1000 0x1454 0x2000 0x2064 0x2200 0x2264 0x2400 0x2464 0x2600 0x2664 0x2800 0x2864 0x5000 0x5150 0x5200 0x5230 0x7000 0x7150 0x7200 0x7230 0x9000 0x9150 0x9200 0x9230 0xb000 0xb150 0xb200 0xb230 0x25000 0x25184 0x27000 0x27184 0x29000 0x29184 0x2b000 0x2b184 0x35000 0x35150 0x37000 0x37150 0x45000 0x452bc 0x46000 0x462bc 0x47000 0x472bc 0x48000 0x482bc 0x49000 0x492bc 0x4a000 0x4a2bc 0x55000 0x5522c 0x57000 0x5722c 0x66000 0x662c0 0x6b000 0x6b268 0x6b800 0x6ba68 0x6c000 0x6c268 0x6c800 0x6ca68 0x71000 0x710d4 0x71800 0x718d4 0x73000 0x730d4 0x81000 0x81140 0x81400 0x81540>;
			qcom,regs-dump-names-mdp = "MDP", "CTL_0", "CTL_1", "CTL_2", "CTL_3", "CTL_4", "VIG0_SSPP", "VIG0", "VIG1_SSPP", "VIG1", "VIG2_SSPP", "VIG2", "VIG3_SSPP", "VIG3", "DMA0_SSPP", "DMA1_SSPP", "DMA2_SSPP", "DMA3_SSPP", "CURSOR0_SSPP", "CURSOR1_SSPP", "LAYER_0", "LAYER_1", "LAYER_2", "LAYER_3", "LAYER_4", "LAYER_5", "DSPP_0", "DSPP_1", "WB_2", "INTF_0", "INTF_1", "INTF_2", "INTF_3", "PP_0", "PP_1", "PP_4", "DSC_0", "DSC_1";
			reg = <0xc900000 0x90000 0xc9b0000 0x1040>;
			reg-names = "mdp_phys", "vbif_phys";
			vdd-supply = <0x119>;

			qcom,mdss-pp-offsets {
				qcom,mdss-dspp-gamut-off = <0x1600>;
				qcom,mdss-dspp-pcc-off = <0x1700>;
				qcom,mdss-dspp-pgc-off = <0x17c0>;
				qcom,mdss-lm-pgc-off = <0x3c0>;
				qcom,mdss-sspp-dma-pcc-off = <0x380>;
				qcom,mdss-sspp-mdss-igc-lut-off = <0x2000>;
				qcom,mdss-sspp-rgb-pcc-off = <0x380>;
				qcom,mdss-sspp-vig-pcc-off = <0x1780>;
			};

			qcom,mdss-scaler-offsets {
				qcom,mdss-dest-block-off = <0x61000>;
				qcom,mdss-dest-scaler-lut-off = <0x900 0x1100>;
				qcom,mdss-dest-scaler-off = <0x800 0x1000>;
				qcom,mdss-has-dest-scaler;
				qcom,mdss-vig-scaler-lut-off = <0xb00>;
				qcom,mdss-vig-scaler-off = <0xa00>;
			};

			qcom,mdss_fb_primary {
				cell-index = <0x0>;
				compatible = "qcom,mdss-fb";
			};

			qcom,mdss_fb_wfd {
				cell-index = <0x1>;
				compatible = "qcom,mdss-fb";
				linux,phandle = <0x11a>;
				phandle = <0x11a>;
			};

			qcom,smmu_mdp_sec_cb {
				clock-names = "mmss_smmu_ahb_clk", "mmss_smmu_axi_clk";
				clocks = <0x26 0x4825baf4 0x26 0xc365ac39>;
				compatible = "qcom,smmu_mdp_sec";
				gdsc-mmagic-mdss-supply = <0x70>;
				iommus = <0x71 0x1>;
			};

			qcom,smmu_mdp_unsec_cb {
				clock-names = "mmss_smmu_ahb_clk", "mmss_smmu_axi_clk";
				clocks = <0x26 0x4825baf4 0x26 0xc365ac39>;
				compatible = "qcom,smmu_mdp_unsec";
				gdsc-mmagic-mdss-supply = <0x70>;
				iommus = <0x71 0x0>;
			};
		};

		qcom,mdss_rotator {
			clock-names = "iface_clk", "rot_core_clk", "rot_clk", "axi_clk";
			clocks = <0x26 0x85d37ab5 0x26 0xce49b56c 0x26 0xbb7e71c4 0x26 0xdf04fc1d>;
			compatible = "qcom,sde_rotator";
			interrupt-parent = <0x11b>;
			interrupts = <0x2 0x0>;
			qcom,mdss-default-ot-rd-limit = <0x20>;
			qcom,mdss-default-ot-wr-limit = <0x20>;
			qcom,mdss-highest-bank-bit = <0x2>;
			qcom,mdss-rot-mode = <0x1>;
			qcom,mdss-rot-vbif-qos-setting = <0x1 0x1 0x1 0x1>;
			qcom,msm-bus,name = "mdss_rotator";
			qcom,msm-bus,num-cases = <0x3>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x19 0x200 0x0 0x0 0x19 0x200 0x0 0x61a800 0x19 0x200 0x0 0x61a800>;
			qcom,supply-names = "rot-vdd";
			reg = <0xc900000 0xab100 0xc9b8000 0x1040>;
			reg-names = "mdp_phys", "rot_vbif_phys";
			rot-vdd-supply = <0x119>;

			qcom,smmu_rot_sec_cb {
				clock-names = "mmss_smmu_ahb_clk", "mmss_smmu_axi_clk";
				clocks = <0x26 0x4825baf4 0x26 0xc365ac39>;
				compatible = "qcom,smmu_sde_rot_sec";
				gdsc-mdss-supply = <0x70>;
				iommus = <0x71 0xe01>;
			};

			qcom,smmu_rot_unsec_cb {
				clock-names = "mmss_smmu_ahb_clk", "mmss_smmu_axi_clk";
				clocks = <0x26 0x4825baf4 0x26 0xc365ac39>;
				compatible = "qcom,smmu_sde_rot_unsec";
				gdsc-mdss-supply = <0x70>;
				iommus = <0x71 0xe00>;
			};
		};

		qcom,mdss_wb_panel {
			compatible = "qcom,mdss_wb";
			qcom,mdss-fb-map = <0x11a>;
			qcom,mdss_pan_bpp = <0x18>;
			qcom,mdss_pan_res = <0x280 0x1e0>;
		};

		qcom,memlat-cpu0 {
			compatible = "qcom,devbw";
			governor = "powersave";
			linux,phandle = <0x2a>;
			phandle = <0x2a>;
			qcom,active-only;
			qcom,bw-tbl = <0x2fa 0x478 0x5f5 0x8f0 0xc47 0x104d 0x144b 0x16e3 0x1e4f 0x269f 0x2e57 0x35c3>;
			qcom,src-dst-ports = <0x1 0x200>;
		};

		qcom,memlat-cpu4 {
			compatible = "qcom,devbw";
			governor = "powersave";
			linux,phandle = <0x2b>;
			phandle = <0x2b>;
			qcom,active-only;
			qcom,bw-tbl = <0x2fa 0x478 0x5f5 0x8f0 0xc47 0x104d 0x144b 0x16e3 0x1e4f 0x269f 0x2e57 0x35c3>;
			qcom,src-dst-ports = <0x1 0x200>;
		};

		qcom,mincpubw {
			compatible = "qcom,devbw";
			governor = "powersave";
			linux,phandle = <0x2c>;
			phandle = <0x2c>;
			qcom,active-only;
			qcom,bw-tbl = <0x2fa 0x478 0x5f5 0x8f0 0xc47 0x104d 0x144b 0x16e3 0x1e4f 0x269f 0x2e57 0x35c3>;
			qcom,src-dst-ports = <0x1 0x200>;
		};

		qcom,mmsscc@c8c0000 {
			#clock-cells = <0x1>;
			clock-names = "xo", "gpll0", "gpll0_div";
			clocks = <0x25 0x79e95308 0x25 0xe9374de7 0x25 0xdd06848d>;
			compatible = "qcom,mmsscc-cobalt";
			linux,phandle = <0x26>;
			phandle = <0x26>;
			reg = <0xc8c0000 0x40000>;
			reg-names = "cc_base";
			vdd_dig-supply = <0x2e>;
		};

		qcom,msm-cam@8c0000 {
			bus-vectors = "suspend", "svs", "nominal", "turbo";
			compatible = "qcom,msm-cam";
			qcom,bus-votes = <0x0 0x11e1a300 0x2625a000 0x2625a000>;
			reg = <0x8c0000 0x40000>;
			reg-names = "msm-cam";
			status = "disabled";
		};

		qcom,msm-core@780000 {
			compatible = "qcom,apss-core-ea";
			qcom,high-hyst-temp = <0x5>;
			qcom,low-hyst-temp = <0xa>;
			qcom,polling-interval = <0x32>;
			reg = <0x780000 0x1000>;

			ea0 {
				linux,phandle = <0x4>;
				phandle = <0x4>;
				sensor = <0x51>;
			};

			ea1 {
				linux,phandle = <0x6>;
				phandle = <0x6>;
				sensor = <0x52>;
			};

			ea2 {
				linux,phandle = <0x8>;
				phandle = <0x8>;
				sensor = <0x53>;
			};

			ea3 {
				linux,phandle = <0xa>;
				phandle = <0xa>;
				sensor = <0x54>;
			};

			ea4 {
				linux,phandle = <0xd>;
				phandle = <0xd>;
				sensor = <0x55>;
			};

			ea5 {
				linux,phandle = <0xf>;
				phandle = <0xf>;
				sensor = <0x56>;
			};

			ea6 {
				linux,phandle = <0x11>;
				phandle = <0x11>;
				sensor = <0x57>;
			};

			ea7 {
				linux,phandle = <0x13>;
				phandle = <0x13>;
				sensor = <0x58>;
			};
		};

		qcom,msm-cpufreq {
			clock-names = "cpu0_clk", "cpu1_clk", "cpu2_clk", "cpu3_clk", "cpu4_clk", "cpu5_clk", "cpu6_clk", "cpu7_clk";
			clocks = <0x2d 0xc554130e 0x2d 0xc554130e 0x2d 0xc554130e 0x2d 0xc554130e 0x2d 0x58869997 0x2d 0x58869997 0x2d 0x58869997 0x2d 0x58869997>;
			compatible = "qcom,msm-cpufreq";
			qcom,cpufreq-table-0 = <0x493e0 0x54600 0x67200 0x79e00 0x8ca00 0x9ab00 0xad700 0xc4e00 0xd7a00 0xea600 0xfd200 0x10fe00 0x122a00 0x130b00 0x143700 0x156300 0x168f00 0x180600 0x193200 0x1a5e00 0x1b8a00 0x1cb600>;
			qcom,cpufreq-table-4 = <0x493e0 0x54600 0x67200 0x75300 0x87f00 0x9ab00 0xad700 0xc0300 0xce400 0xdc500 0xef100 0x101d00 0x11df00 0x130b00 0x143700 0x156300 0x168f00 0x177000 0x18e700 0x1a1300 0x1b3f00 0x1c6b00 0x1d9700 0x1ec300 0x1fef00>;
			qcom,governor-per-policy;
		};

		qcom,msm-gladiator-v2@17900000 {
			clock-names = "atb_clk";
			clocks = <0x25 0x1492202a>;
			compatible = "qcom,msm-gladiator-v2";
			interrupts = <0x0 0x16 0x0>;
			reg = <0x17900000 0xe000>;
			reg-names = "gladiator_base";
		};

		qcom,msm-imem@146bf000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			compatible = "qcom,msm-imem";
			ranges = <0x0 0x146bf000 0x1000>;
			reg = <0x146bf000 0x1000>;

			boot_stats@6b0 {
				compatible = "qcom,msm-imem-boot_stats";
				reg = <0x6b0 0x20>;
			};

			dload_type@18 {
				compatible = "qcom,msm-imem-dload-type";
				reg = <0x18 0x4>;
			};

			mem_dump_table@10 {
				compatible = "qcom,msm-imem-mem_dump_table";
				reg = <0x10 0x8>;
			};

			pil@94c {
				compatible = "qcom,msm-imem-pil";
				reg = <0x94c 0xc8>;
			};

			restart_reason@65c {
				compatible = "qcom,msm-imem-restart_reason";
				reg = <0x65c 0x4>;
			};
		};

		qcom,msm-rtb {
			compatible = "qcom,msm-rtb";
			qcom,rtb-size = <0x100000>;
		};

		qcom,msm-ssc-sensors {
			compatible = "qcom,msm-ssc-sensors";
			status = "ok";
		};

		qcom,msm-thermal {
			compatible = "qcom,msm-thermal";
			qcom,core-limit-temp = <0x46>;
			qcom,core-temp-hysteresis = <0xa>;
			qcom,freq-step = <0x4>;
			qcom,hotplug-temp = <0x46>;
			qcom,hotplug-temp-hysteresis = <0x14>;
			qcom,limit-temp = <0x3c>;
			qcom,online-hotplug-core;
			qcom,poll-ms = <0x64>;
			qcom,sensor-id = <0x1>;
			qcom,synchronous-cluster-id = <0x0 0x1>;
			qcom,synchronous-cluster-map = <0x0 0x4 0x14 0x15 0x16 0x17 0x1 0x4 0x18 0x19 0x1a 0x1b>;
			qcom,temp-hysteresis = <0xa>;
			qcom,therm-reset-temp = <0x73>;
		};

		qcom,msm_fastrpc {
			compatible = "qcom,msm-fastrpc-adsp";
			qcom,fastrpc-glink;

			qcom,msm_fastrpc_compute_cb1 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				iommus = <0x36 0x8>;
				label = "adsprpc-smd";
			};

			qcom,msm_fastrpc_compute_cb2 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				iommus = <0x36 0x9>;
				label = "adsprpc-smd";
			};

			qcom,msm_fastrpc_compute_cb3 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				iommus = <0x36 0xa>;
				label = "adsprpc-smd";
			};

			qcom,msm_fastrpc_compute_cb4 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				iommus = <0x36 0xb>;
				label = "adsprpc-smd";
			};

			qcom,msm_fastrpc_compute_cb5 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				iommus = <0x36 0xc>;
				label = "adsprpc-smd";
			};

			qcom,msm_fastrpc_compute_cb6 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				iommus = <0x36 0x5>;
				label = "adsprpc-smd";
			};

			qcom,msm_fastrpc_compute_cb7 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				iommus = <0x36 0x6>;
				label = "adsprpc-smd";
			};

			qcom,msm_fastrpc_compute_cb8 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				iommus = <0x36 0x7>;
				label = "adsprpc-smd";
			};
		};

		qcom,msm_gsi {
			compatible = "qcom,msm_gsi";
		};

		qcom,mss@4080000 {
			clock-names = "xo", "iface_clk", "pnoc_clk", "bus_clk", "mem_clk", "gpll0_mss_clk", "snoc_axi_clk", "mnoc_axi_clk", "qdss_clk";
			clocks = <0x25 0x79e95308 0x25 0x111cde81 0x25 0x4325d220 0x25 0x67544d62 0x25 0xde2adeb1 0x25 0x7d794829 0x25 0xe71de85 0x25 0xf665d03f 0x25 0x1492202a>;
			compatible = "qcom,pil-q6v55-mss";
			interrupts = <0x0 0x1c0 0x1>;
			memory-region = <0x4e>;
			qcom,active-clock-names = "iface_clk", "bus_clk", "mem_clk", "gpll0_mss_clk", "snoc_axi_clk", "mnoc_axi_clk";
			qcom,firmware-name = "modem";
			qcom,gpio-err-fatal = <0x4f 0x0 0x0>;
			qcom,gpio-err-ready = <0x4f 0x1 0x0>;
			qcom,gpio-force-stop = <0x50 0x0 0x0>;
			qcom,gpio-proxy-unvote = <0x4f 0x2 0x0>;
			qcom,gpio-shutdown-ack = <0x4f 0x7 0x0>;
			qcom,gpio-stop-ack = <0x4f 0x3 0x0>;
			qcom,mem-protect-id = <0xf>;
			qcom,override-acc;
			qcom,pil-self-auth;
			qcom,proxy-clock-names = "xo", "pnoc_clk", "qdss_clk";
			qcom,qdsp6v62-1-2;
			qcom,ssctl-instance-id = <0x12>;
			qcom,sysmon-id = <0x0>;
			qcom,vdd_pll = <0x927c0>;
			reg = <0x4080000 0x100 0x1f63000 0x8 0x1f65000 0x8 0x1f64000 0x8 0x4180000 0x20 0x179000 0x4>;
			reg-names = "qdsp6_base", "halt_q6", "halt_modem", "halt_nc", "rmb_base", "restart_reg";
			status = "ok";
			vdd_cx-supply = <0x2e>;
			vdd_cx-voltage = <0x180>;
			vdd_mx-supply = <0x2f>;
			vdd_mx-uV = <0x180>;
			vdd_pll-supply = <0x4d>;
		};

		qcom,rmnet-ipa {
			compatible = "qcom,rmnet-ipa3";
			qcom,ipa-advertise-sg-support;
			qcom,ipa-loaduC;
			qcom,rmnet-ipa-ssr;
		};

		qcom,rmtfs_sharedmem@0 {
			compatible = "qcom,sharedmem-uio";
			qcom,client-id = <0x1>;
			reg = <0x0 0x200000>;
			reg-names = "rmtfs";
		};

		qcom,rpm-smd {
			compatible = "qcom,rpm-glink";
			qcom,glink-edge = "rpm";
			rpm-channel-name = "rpm_requests";

			rpm-regulator-bobb {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,regulator-type = <0x4>;
				qcom,resource-id = <0x1>;
				qcom,resource-name = "bobb";
				status = "okay";

				regulator-bob {
					compatible = "qcom,rpm-smd-regulator";
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x36ee80>;
					regulator-min-microvolt = <0x328980>;
					regulator-name = "pmcobalt_bob";
					status = "okay";
				};

				regulator-bob-pin1 {
					compatible = "qcom,rpm-smd-regulator";
					linux,phandle = <0x166>;
					phandle = <0x166>;
					qcom,set = <0x3>;
					qcom,use-pin-ctrl-voltage1;
					regulator-max-microvolt = <0x36ee80>;
					regulator-min-microvolt = <0x328980>;
					regulator-name = "pmcobalt_bob_pin1";
				};

				regulator-bob-pin2 {
					compatible = "qcom,rpm-smd-regulator";
					qcom,set = <0x3>;
					qcom,use-pin-ctrl-voltage2;
					regulator-max-microvolt = <0x36ee80>;
					regulator-min-microvolt = <0x328980>;
					regulator-name = "pmcobalt_bob_pin2";
				};

				regulator-bob-pin3 {
					compatible = "qcom,rpm-smd-regulator";
					qcom,set = <0x3>;
					qcom,use-pin-ctrl-voltage3;
					regulator-max-microvolt = <0x36ee80>;
					regulator-min-microvolt = <0x328980>;
					regulator-name = "pmcobalt_bob_pin3";
				};
			};

			rpm-regulator-ldoa1 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x1>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l1 {
					compatible = "qcom,rpm-smd-regulator";
					linux,phandle = <0x3e>;
					phandle = <0x3e>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xd6d80>;
					regulator-min-microvolt = <0xd6d80>;
					regulator-name = "pmcobalt_l1";
					status = "okay";
				};
			};

			rpm-regulator-ldoa10 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0xa>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l10 {
					compatible = "qcom,rpm-smd-regulator";
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x2d2a80>;
					regulator-min-microvolt = <0x1b9680>;
					regulator-name = "pmcobalt_l10";
					status = "okay";
				};
			};

			rpm-regulator-ldoa11 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0xb>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l11 {
					compatible = "qcom,rpm-smd-regulator";
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xf4240>;
					regulator-min-microvolt = <0xf4240>;
					regulator-name = "pmcobalt_l11";
					status = "okay";
				};
			};

			rpm-regulator-ldoa12 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0xc>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l12 {
					compatible = "qcom,rpm-smd-regulator";
					linux,phandle = <0x49>;
					phandle = <0x49>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "pmcobalt_l12";
					status = "okay";
				};
			};

			rpm-regulator-ldoa13 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0xd>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l13 {
					compatible = "qcom,rpm-smd-regulator";
					linux,phandle = <0x3d>;
					phandle = <0x3d>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x2d2a80>;
					regulator-min-microvolt = <0x1b9680>;
					regulator-name = "pmcobalt_l13";
					status = "okay";
				};
			};

			rpm-regulator-ldoa14 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0xe>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l14 {
					compatible = "qcom,rpm-smd-regulator";
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1cafc0>;
					regulator-min-microvolt = <0x1cafc0>;
					regulator-name = "pmcobalt_l14";
					status = "okay";
				};
			};

			rpm-regulator-ldoa15 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0xf>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l15 {
					compatible = "qcom,rpm-smd-regulator";
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "pmcobalt_l15";
					status = "okay";
				};
			};

			rpm-regulator-ldoa16 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x10>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l16 {
					compatible = "qcom,rpm-smd-regulator";
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x294280>;
					regulator-min-microvolt = <0x294280>;
					regulator-name = "pmcobalt_l16";
					status = "okay";
				};
			};

			rpm-regulator-ldoa17 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x11>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l17 {
					compatible = "qcom,rpm-smd-regulator";
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x13e5c0>;
					regulator-min-microvolt = <0x13e5c0>;
					regulator-name = "pmcobalt_l17";
					status = "okay";
				};

				regulator-l17-pin-ctrl {
					compatible = "qcom,rpm-smd-regulator";
					linux,phandle = <0x164>;
					phandle = <0x164>;
					qcom,enable-with-pin-ctrl = <0x0 0x4>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x13e5c0>;
					regulator-min-microvolt = <0x13e5c0>;
					regulator-name = "pmcobalt_l17_pin_ctrl";
				};
			};

			rpm-regulator-ldoa18 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x12>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l18 {
					compatible = "qcom,rpm-smd-regulator";
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x294280>;
					regulator-min-microvolt = <0x294280>;
					regulator-name = "pmcobalt_l18";
					status = "okay";
				};
			};

			rpm-regulator-ldoa19 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x13>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l19 {
					compatible = "qcom,rpm-smd-regulator";
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x2de600>;
					regulator-min-microvolt = <0x2de600>;
					regulator-name = "pmcobalt_l19";
					status = "okay";
				};
			};

			rpm-regulator-ldoa2 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x2>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l2 {
					compatible = "qcom,rpm-smd-regulator";
					linux,phandle = <0x3f>;
					phandle = <0x3f>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x124f80>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "pmcobalt_l2";
					status = "okay";
				};
			};

			rpm-regulator-ldoa20 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x14>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l20 {
					compatible = "qcom,rpm-smd-regulator";
					linux,phandle = <0x44>;
					phandle = <0x44>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x2d2a80>;
					regulator-min-microvolt = <0x2d2a80>;
					regulator-name = "pmcobalt_l20";
					status = "okay";
				};
			};

			rpm-regulator-ldoa21 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x15>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l21 {
					compatible = "qcom,rpm-smd-regulator";
					linux,phandle = <0x3c>;
					phandle = <0x3c>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x2d2a80>;
					regulator-min-microvolt = <0x2d2a80>;
					regulator-name = "pmcobalt_l21";
					status = "okay";
				};
			};

			rpm-regulator-ldoa22 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x16>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l22 {
					compatible = "qcom,rpm-smd-regulator";
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x2bb380>;
					regulator-min-microvolt = <0x2bb380>;
					regulator-name = "pmcobalt_l22";
					status = "okay";
				};
			};

			rpm-regulator-ldoa23 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x17>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l23 {
					compatible = "qcom,rpm-smd-regulator";
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x328980>;
					regulator-min-microvolt = <0x328980>;
					regulator-name = "pmcobalt_l23";
					status = "okay";
				};
			};

			rpm-regulator-ldoa24 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x18>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l24 {
					compatible = "qcom,rpm-smd-regulator";
					linux,phandle = <0x4a>;
					phandle = <0x4a>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x2f1e80>;
					regulator-min-microvolt = <0x2f1e80>;
					regulator-name = "pmcobalt_l24";
					status = "okay";
				};
			};

			rpm-regulator-ldoa25 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x19>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l25 {
					compatible = "qcom,rpm-smd-regulator";
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x328980>;
					regulator-min-microvolt = <0x328980>;
					regulator-name = "pmcobalt_l25";
					status = "okay";
				};

				regulator-l25-pin-ctrl {
					compatible = "qcom,rpm-smd-regulator";
					linux,phandle = <0x165>;
					phandle = <0x165>;
					qcom,enable-with-pin-ctrl = <0x0 0x4>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x328980>;
					regulator-min-microvolt = <0x328980>;
					regulator-name = "pmcobalt_l25_pin_ctrl";
				};
			};

			rpm-regulator-ldoa26 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x1a>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l26 {
					compatible = "qcom,rpm-smd-regulator";
					linux,phandle = <0x40>;
					phandle = <0x40>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x124f80>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "pmcobalt_l26";
					status = "okay";
				};
			};

			rpm-regulator-ldoa27 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x1b>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l27 {
					compatible = "qcom,rpm-smd-regulator";
					qcom,set = <0x3>;
					regulator-name = "pmcobalt_l27";
					status = "disabled";
				};

				regulator-l27-floor-level {
					compatible = "qcom,rpm-smd-regulator";
					qcom,always-send-voltage;
					qcom,set = <0x3>;
					qcom,use-voltage-floor-level;
					regulator-max-microvolt = <0x180>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pmcobalt_l27_floor_level";
				};

				regulator-l27-level {
					compatible = "qcom,rpm-smd-regulator";
					linux,phandle = <0x59>;
					phandle = <0x59>;
					qcom,set = <0x3>;
					qcom,use-voltage-level;
					regulator-max-microvolt = <0x180>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pmcobalt_l27_level";
				};
			};

			rpm-regulator-ldoa28 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x1c>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l28 {
					compatible = "qcom,rpm-smd-regulator";
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x2de600>;
					regulator-min-microvolt = <0x2de600>;
					regulator-name = "pmcobalt_l28";
					status = "okay";
				};
			};

			rpm-regulator-ldoa3 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x3>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l3 {
					compatible = "qcom,rpm-smd-regulator";
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xf4240>;
					regulator-min-microvolt = <0xf4240>;
					regulator-name = "pmcobalt_l3";
					status = "okay";
				};
			};

			rpm-regulator-ldoa4 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x4>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l4 {
					compatible = "qcom,rpm-smd-regulator";
					qcom,set = <0x3>;
					regulator-name = "pmcobalt_l4";
					status = "disabled";
				};

				regulator-l4-floor-level {
					compatible = "qcom,rpm-smd-regulator";
					qcom,always-send-voltage;
					qcom,set = <0x3>;
					qcom,use-voltage-floor-level;
					regulator-max-microvolt = <0x180>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pmcobalt_l4_floor_level";
				};

				regulator-l4-level {
					compatible = "qcom,rpm-smd-regulator";
					qcom,set = <0x3>;
					qcom,use-voltage-level;
					regulator-max-microvolt = <0x180>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pmcobalt_l4_level";
				};
			};

			rpm-regulator-ldoa5 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x5>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l5 {
					compatible = "qcom,rpm-smd-regulator";
					qcom,init-pin-ctrl-mode = <0x1>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xc3500>;
					regulator-min-microvolt = <0xc3500>;
					regulator-name = "pmcobalt_l5";
					status = "okay";
				};
			};

			rpm-regulator-ldoa6 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x6>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l6 {
					compatible = "qcom,rpm-smd-regulator";
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1b9680>;
					regulator-min-microvolt = <0x1b9680>;
					regulator-name = "pmcobalt_l6";
					status = "okay";
				};
			};

			rpm-regulator-ldoa7 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x7>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l7 {
					compatible = "qcom,rpm-smd-regulator";
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "pmcobalt_l7";
					status = "okay";
				};

				regulator-l7-pin-ctrl {
					compatible = "qcom,rpm-smd-regulator";
					linux,phandle = <0x163>;
					phandle = <0x163>;
					qcom,enable-with-pin-ctrl = <0x0 0x4>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "pmcobalt_l7_pin_ctrl";
				};
			};

			rpm-regulator-ldoa8 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x8>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l8 {
					compatible = "qcom,rpm-smd-regulator";
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x124f80>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "pmcobalt_l8";
					status = "okay";
				};
			};

			rpm-regulator-ldoa9 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x9>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l9 {
					compatible = "qcom,rpm-smd-regulator";
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x2d2a80>;
					regulator-min-microvolt = <0x1b9680>;
					regulator-name = "pmcobalt_l9";
					status = "okay";
				};
			};

			rpm-regulator-smpa1 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x186a0>;
				qcom,regulator-type = <0x1>;
				qcom,resource-id = <0x0>;
				qcom,resource-name = "rwcx";
				status = "okay";

				regulator-s1 {
					compatible = "qcom,rpm-smd-regulator";
					qcom,set = <0x3>;
					regulator-name = "pmcobalt_s1";
					status = "disabled";
				};

				regulator-s1-floor-level {
					compatible = "qcom,rpm-smd-regulator";
					qcom,always-send-voltage;
					qcom,set = <0x3>;
					qcom,use-voltage-floor-level;
					regulator-max-microvolt = <0x180>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pmcobalt_s1_floor_level";
				};

				regulator-s1-level {
					compatible = "qcom,rpm-smd-regulator";
					linux,phandle = <0x2e>;
					phandle = <0x2e>;
					qcom,set = <0x3>;
					qcom,use-voltage-level;
					regulator-max-microvolt = <0x180>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pmcobalt_s1_level";
				};

				regulator-s1-level-ao {
					compatible = "qcom,rpm-smd-regulator";
					qcom,set = <0x1>;
					qcom,use-voltage-level;
					regulator-max-microvolt = <0x180>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pmcobalt_s1_level_ao";
				};
			};

			rpm-regulator-smpa2 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x186a0>;
				qcom,regulator-type = <0x1>;
				qcom,resource-id = <0x2>;
				qcom,resource-name = "smpa";
				status = "okay";

				regulator-s2 {
					compatible = "qcom,rpm-smd-regulator";
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x113640>;
					regulator-min-microvolt = <0x113640>;
					regulator-name = "pmcobalt_s2";
					status = "okay";
				};
			};

			rpm-regulator-smpa3 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x186a0>;
				qcom,regulator-type = <0x1>;
				qcom,resource-id = <0x3>;
				qcom,resource-name = "smpa";
				status = "okay";

				regulator-s3 {
					compatible = "qcom,rpm-smd-regulator";
					linux,phandle = <0x161>;
					phandle = <0x161>;
					qcom,init-pin-ctrl-mode = <0x4>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x14a140>;
					regulator-min-microvolt = <0x14a140>;
					regulator-name = "pmcobalt_s3";
					status = "okay";
				};
			};

			rpm-regulator-smpa4 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x186a0>;
				qcom,regulator-type = <0x1>;
				qcom,resource-id = <0x4>;
				qcom,resource-name = "smpa";
				status = "okay";

				regulator-s4 {
					compatible = "qcom,rpm-smd-regulator";
					linux,phandle = <0x45>;
					phandle = <0x45>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "pmcobalt_s4";
					status = "okay";
				};
			};

			rpm-regulator-smpa5 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x186a0>;
				qcom,regulator-type = <0x1>;
				qcom,resource-id = <0x5>;
				qcom,resource-name = "smpa";
				status = "okay";

				regulator-s5 {
					compatible = "qcom,rpm-smd-regulator";
					linux,phandle = <0x162>;
					phandle = <0x162>;
					qcom,init-pin-ctrl-mode = <0x4>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1f20c0>;
					regulator-min-microvolt = <0x1f20c0>;
					regulator-name = "pmcobalt_s5";
					status = "okay";
				};
			};

			rpm-regulator-smpa7 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x186a0>;
				qcom,regulator-type = <0x1>;
				qcom,resource-id = <0x7>;
				qcom,resource-name = "smpa";
				status = "okay";

				regulator-s7 {
					compatible = "qcom,rpm-smd-regulator";
					qcom,init-pin-ctrl-mode = <0x1>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xfafa0>;
					regulator-min-microvolt = <0xfafa0>;
					regulator-name = "pmcobalt_s7";
					status = "okay";
				};
			};

			rpm-regulator-smpa8 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x186a0>;
				qcom,regulator-type = <0x1>;
				qcom,resource-id = <0x8>;
				qcom,resource-name = "smpa";
				status = "okay";

				regulator-s8 {
					compatible = "qcom,rpm-smd-regulator";
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xc3500>;
					regulator-min-microvolt = <0xc3500>;
					regulator-name = "pmcobalt_s8";
					status = "okay";
				};
			};

			rpm-regulator-smpa9 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x186a0>;
				qcom,regulator-type = <0x1>;
				qcom,resource-id = <0x0>;
				qcom,resource-name = "rwmx";
				status = "okay";

				regulator-s9 {
					compatible = "qcom,rpm-smd-regulator";
					qcom,set = <0x3>;
					regulator-name = "pmcobalt_s9";
					status = "disabled";
				};

				regulator-s9-floor-level {
					compatible = "qcom,rpm-smd-regulator";
					qcom,always-send-voltage;
					qcom,set = <0x3>;
					qcom,use-voltage-floor-level;
					regulator-max-microvolt = <0x180>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pmcobalt_s9_floor_level";
				};

				regulator-s9-level {
					compatible = "qcom,rpm-smd-regulator";
					linux,phandle = <0x2f>;
					phandle = <0x2f>;
					qcom,set = <0x3>;
					qcom,use-voltage-level;
					regulator-max-microvolt = <0x180>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pmcobalt_s9_level";
				};

				regulator-s9-level-ao {
					compatible = "qcom,rpm-smd-regulator";
					qcom,set = <0x1>;
					qcom,use-voltage-level;
					regulator-max-microvolt = <0x180>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pmcobalt_s9_level_ao";
				};
			};

			rpm-regulator-vsa1 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,regulator-type = <0x2>;
				qcom,resource-id = <0x1>;
				qcom,resource-name = "vsa";
				status = "okay";

				regulator-lvs1 {
					compatible = "qcom,rpm-smd-regulator";
					qcom,set = <0x3>;
					regulator-name = "pmcobalt_lvs1";
					status = "okay";
				};
			};

			rpm-regulator-vsa2 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,regulator-type = <0x2>;
				qcom,resource-id = <0x2>;
				qcom,resource-name = "vsa";
				status = "okay";

				regulator-lvs2 {
					compatible = "qcom,rpm-smd-regulator";
					linux,phandle = <0x5a>;
					phandle = <0x5a>;
					qcom,set = <0x3>;
					regulator-name = "pmcobalt_lvs2";
					status = "okay";
				};
			};
		};

		qcom,rpm-stats@200000 {
			compatible = "qcom,rpm-stats";
			qcom,sleep-stats-version = <0x2>;
			reg = <0x200000 0x1000 0x290014 0x4 0x29001c 0x4>;
			reg-names = "phys_addr_base", "offset_addr", "heap_phys_addrbase";
		};

		qcom,sensor-information {
			compatible = "qcom,sensor-information";

			qcom,sensor-information-0 {
				qcom,scaling-factor = <0xa>;
				qcom,sensor-name = "tsens_tz_sensor0";
				qcom,sensor-type = "tsens";
			};

			qcom,sensor-information-1 {
				linux,phandle = <0x51>;
				phandle = <0x51>;
				qcom,alias-name = "pop_mem";
				qcom,scaling-factor = <0xa>;
				qcom,sensor-name = "tsens_tz_sensor1";
				qcom,sensor-type = "tsens";
			};

			qcom,sensor-information-10 {
				linux,phandle = <0x58>;
				phandle = <0x58>;
				qcom,scaling-factor = <0xa>;
				qcom,sensor-name = "tsens_tz_sensor10";
				qcom,sensor-type = "tsens";
			};

			qcom,sensor-information-11 {
				qcom,scaling-factor = <0xa>;
				qcom,sensor-name = "tsens_tz_sensor11";
				qcom,sensor-type = "tsens";
			};

			qcom,sensor-information-12 {
				qcom,scaling-factor = <0xa>;
				qcom,sensor-name = "tsens_tz_sensor12";
				qcom,sensor-type = "tsens";
			};

			qcom,sensor-information-13 {
				qcom,scaling-factor = <0xa>;
				qcom,sensor-name = "tsens_tz_sensor13";
				qcom,sensor-type = "tsens";
			};

			qcom,sensor-information-14 {
				qcom,scaling-factor = <0xa>;
				qcom,sensor-name = "tsens_tz_sensor14";
				qcom,sensor-type = "tsens";
			};

			qcom,sensor-information-15 {
				qcom,alias-name = "gpu";
				qcom,scaling-factor = <0xa>;
				qcom,sensor-name = "tsens_tz_sensor15";
				qcom,sensor-type = "tsens";
			};

			qcom,sensor-information-16 {
				qcom,alias-name = "pop_mem";
				qcom,scaling-factor = <0xa>;
				qcom,sensor-name = "tsens_tz_sensor16";
				qcom,sensor-type = "tsens";
			};

			qcom,sensor-information-17 {
				qcom,scaling-factor = <0xa>;
				qcom,sensor-name = "tsens_tz_sensor17";
				qcom,sensor-type = "tsens";
			};

			qcom,sensor-information-18 {
				qcom,scaling-factor = <0xa>;
				qcom,sensor-name = "tsens_tz_sensor18";
				qcom,sensor-type = "tsens";
			};

			qcom,sensor-information-19 {
				qcom,scaling-factor = <0xa>;
				qcom,sensor-name = "tsens_tz_sensor19";
				qcom,sensor-type = "tsens";
			};

			qcom,sensor-information-2 {
				linux,phandle = <0x52>;
				phandle = <0x52>;
				qcom,scaling-factor = <0xa>;
				qcom,sensor-name = "tsens_tz_sensor2";
				qcom,sensor-type = "tsens";
			};

			qcom,sensor-information-20 {
				qcom,scaling-factor = <0xa>;
				qcom,sensor-name = "tsens_tz_sensor20";
				qcom,sensor-type = "tsens";
			};

			qcom,sensor-information-21 {
				qcom,scaling-factor = <0xa>;
				qcom,sensor-name = "tsens_tz_sensor21";
				qcom,sensor-type = "tsens";
			};

			qcom,sensor-information-22 {
				qcom,scaling-factor = <0x3e8>;
				qcom,sensor-name = "pm8994_tz";
				qcom,sensor-type = "alarm";
			};

			qcom,sensor-information-23 {
				qcom,sensor-name = "msm_therm";
				qcom,sensor-type = "adc";
			};

			qcom,sensor-information-24 {
				qcom,sensor-name = "emmc_therm";
				qcom,sensor-type = "adc";
			};

			qcom,sensor-information-25 {
				qcom,sensor-name = "pa_therm0";
				qcom,sensor-type = "adc";
			};

			qcom,sensor-information-26 {
				qcom,sensor-name = "pa_therm1";
				qcom,sensor-type = "adc";
			};

			qcom,sensor-information-27 {
				qcom,sensor-name = "quiet_therm";
				qcom,sensor-type = "adc";
			};

			qcom,sensor-information-3 {
				linux,phandle = <0x53>;
				phandle = <0x53>;
				qcom,scaling-factor = <0xa>;
				qcom,sensor-name = "tsens_tz_sensor3";
				qcom,sensor-type = "tsens";
			};

			qcom,sensor-information-4 {
				linux,phandle = <0x54>;
				phandle = <0x54>;
				qcom,scaling-factor = <0xa>;
				qcom,sensor-name = "tsens_tz_sensor4";
				qcom,sensor-type = "tsens";
			};

			qcom,sensor-information-5 {
				qcom,scaling-factor = <0xa>;
				qcom,sensor-name = "tsens_tz_sensor5";
				qcom,sensor-type = "tsens";
			};

			qcom,sensor-information-6 {
				qcom,scaling-factor = <0xa>;
				qcom,sensor-name = "tsens_tz_sensor6";
				qcom,sensor-type = "tsens";
			};

			qcom,sensor-information-7 {
				linux,phandle = <0x55>;
				phandle = <0x55>;
				qcom,scaling-factor = <0xa>;
				qcom,sensor-name = "tsens_tz_sensor7";
				qcom,sensor-type = "tsens";
			};

			qcom,sensor-information-8 {
				linux,phandle = <0x56>;
				phandle = <0x56>;
				qcom,scaling-factor = <0xa>;
				qcom,sensor-name = "tsens_tz_sensor8";
				qcom,sensor-type = "tsens";
			};

			qcom,sensor-information-9 {
				linux,phandle = <0x57>;
				phandle = <0x57>;
				qcom,scaling-factor = <0xa>;
				qcom,sensor-name = "tsens_tz_sensor9";
				qcom,sensor-type = "tsens";
			};
		};

		qcom,smem@86000000 {
			compatible = "qcom,smem";
			qcom,mpu-enabled;
			reg = <0x86000000 0x200000 0x17911008 0x4 0x778000 0x7000 0x1fd4000 0x8>;
			reg-names = "smem", "irq-reg-base", "aux-mem1", "smem_targ_info_reg";

			qcom,smd-adsp {
				compatible = "qcom,smd";
				interrupts = <0x0 0x9c 0x1>;
				label = "adsp";
				qcom,smd-edge = <0x1>;
				qcom,smd-irq-bitmask = <0x100>;
				qcom,smd-irq-offset = <0x0>;
			};

			qcom,smd-dsps {
				compatible = "qcom,smd";
				interrupts = <0x0 0xb0 0x1>;
				label = "dsps";
				qcom,smd-edge = <0x3>;
				qcom,smd-irq-bitmask = <0x2000000>;
				qcom,smd-irq-offset = <0x0>;
			};

			qcom,smd-modem {
				compatible = "qcom,smd";
				interrupts = <0x0 0x1c1 0x1>;
				label = "modem";
				qcom,not-loadable;
				qcom,smd-edge = <0x0>;
				qcom,smd-irq-bitmask = <0x1000>;
				qcom,smd-irq-offset = <0x0>;
			};
		};

		qcom,smp2p-adsp@17911008 {
			compatible = "qcom,smp2p";
			interrupts = <0x0 0x9e 0x1>;
			qcom,irq-bitmask = <0x400>;
			qcom,remote-pid = <0x2>;
			reg = <0x17911008 0x4>;
		};

		qcom,smp2p-dsps@17911008 {
			compatible = "qcom,smp2p";
			interrupts = <0x0 0xb2 0x1>;
			qcom,irq-bitmask = <0x4000000>;
			qcom,remote-pid = <0x3>;
			reg = <0x17911008 0x4>;
		};

		qcom,smp2p-modem@17911008 {
			compatible = "qcom,smp2p";
			interrupts = <0x0 0x1c3 0x1>;
			qcom,irq-bitmask = <0x4000>;
			qcom,remote-pid = <0x1>;
			reg = <0x17911008 0x4>;
		};

		qcom,smp2pgpio-ipa-1-in {
			#gpio-cells = <0x2>;
			#interrupt-cells = <0x2>;
			compatible = "qcom,smp2pgpio";
			gpio-controller;
			interrupt-controller;
			linux,phandle = <0x34>;
			phandle = <0x34>;
			qcom,entry-name = "ipa";
			qcom,is-inbound;
			qcom,remote-pid = <0x1>;
		};

		qcom,smp2pgpio-ipa-1-out {
			#gpio-cells = <0x2>;
			#interrupt-cells = <0x2>;
			compatible = "qcom,smp2pgpio";
			gpio-controller;
			interrupt-controller;
			linux,phandle = <0x33>;
			phandle = <0x33>;
			qcom,entry-name = "ipa";
			qcom,remote-pid = <0x1>;
		};

		qcom,smp2pgpio-sleepstate-3-out {
			compatible = "qcom,smp2pgpio_sleepstate_3_out";
			gpios = <0x24 0x0 0x0>;
		};

		qcom,smp2pgpio-sleepstate-gpio-3-out {
			#gpio-cells = <0x2>;
			#interrupt-cells = <0x2>;
			compatible = "qcom,smp2pgpio";
			gpio-controller;
			interrupt-controller;
			linux,phandle = <0x24>;
			phandle = <0x24>;
			qcom,entry-name = "sleepstate";
			qcom,remote-pid = <0x3>;
		};

		qcom,smp2pgpio-smp2p-1-in {
			#gpio-cells = <0x2>;
			#interrupt-cells = <0x2>;
			compatible = "qcom,smp2pgpio";
			gpio-controller;
			interrupt-controller;
			linux,phandle = <0x1e>;
			phandle = <0x1e>;
			qcom,entry-name = "smp2p";
			qcom,is-inbound;
			qcom,remote-pid = <0x1>;
		};

		qcom,smp2pgpio-smp2p-1-out {
			#gpio-cells = <0x2>;
			#interrupt-cells = <0x2>;
			compatible = "qcom,smp2pgpio";
			gpio-controller;
			interrupt-controller;
			linux,phandle = <0x1f>;
			phandle = <0x1f>;
			qcom,entry-name = "smp2p";
			qcom,remote-pid = <0x1>;
		};

		qcom,smp2pgpio-smp2p-15-in {
			#gpio-cells = <0x2>;
			#interrupt-cells = <0x2>;
			compatible = "qcom,smp2pgpio";
			gpio-controller;
			interrupt-controller;
			linux,phandle = <0x1c>;
			phandle = <0x1c>;
			qcom,entry-name = "smp2p";
			qcom,is-inbound;
			qcom,remote-pid = <0xf>;
		};

		qcom,smp2pgpio-smp2p-15-out {
			#gpio-cells = <0x2>;
			#interrupt-cells = <0x2>;
			compatible = "qcom,smp2pgpio";
			gpio-controller;
			interrupt-controller;
			linux,phandle = <0x1d>;
			phandle = <0x1d>;
			qcom,entry-name = "smp2p";
			qcom,remote-pid = <0xf>;
		};

		qcom,smp2pgpio-smp2p-2-in {
			#gpio-cells = <0x2>;
			#interrupt-cells = <0x2>;
			compatible = "qcom,smp2pgpio";
			gpio-controller;
			interrupt-controller;
			linux,phandle = <0x20>;
			phandle = <0x20>;
			qcom,entry-name = "smp2p";
			qcom,is-inbound;
			qcom,remote-pid = <0x2>;
		};

		qcom,smp2pgpio-smp2p-2-out {
			#gpio-cells = <0x2>;
			#interrupt-cells = <0x2>;
			compatible = "qcom,smp2pgpio";
			gpio-controller;
			interrupt-controller;
			linux,phandle = <0x21>;
			phandle = <0x21>;
			qcom,entry-name = "smp2p";
			qcom,remote-pid = <0x2>;
		};

		qcom,smp2pgpio-smp2p-3-in {
			#gpio-cells = <0x2>;
			#interrupt-cells = <0x2>;
			compatible = "qcom,smp2pgpio";
			gpio-controller;
			interrupt-controller;
			linux,phandle = <0x22>;
			phandle = <0x22>;
			qcom,entry-name = "smp2p";
			qcom,is-inbound;
			qcom,remote-pid = <0x3>;
		};

		qcom,smp2pgpio-smp2p-3-out {
			#gpio-cells = <0x2>;
			#interrupt-cells = <0x2>;
			compatible = "qcom,smp2pgpio";
			gpio-controller;
			interrupt-controller;
			linux,phandle = <0x23>;
			phandle = <0x23>;
			qcom,entry-name = "smp2p";
			qcom,remote-pid = <0x3>;
		};

		qcom,smp2pgpio-ssr-smp2p-1-in {
			#gpio-cells = <0x2>;
			#interrupt-cells = <0x2>;
			compatible = "qcom,smp2pgpio";
			gpio-controller;
			interrupt-controller;
			linux,phandle = <0x4f>;
			phandle = <0x4f>;
			qcom,entry-name = "slave-kernel";
			qcom,is-inbound;
			qcom,remote-pid = <0x1>;
		};

		qcom,smp2pgpio-ssr-smp2p-1-out {
			#gpio-cells = <0x2>;
			#interrupt-cells = <0x2>;
			compatible = "qcom,smp2pgpio";
			gpio-controller;
			interrupt-controller;
			linux,phandle = <0x50>;
			phandle = <0x50>;
			qcom,entry-name = "master-kernel";
			qcom,remote-pid = <0x1>;
		};

		qcom,smp2pgpio-ssr-smp2p-2-in {
			#gpio-cells = <0x2>;
			#interrupt-cells = <0x2>;
			compatible = "qcom,smp2pgpio";
			gpio-controller;
			interrupt-controller;
			linux,phandle = <0x4b>;
			phandle = <0x4b>;
			qcom,entry-name = "slave-kernel";
			qcom,is-inbound;
			qcom,remote-pid = <0x2>;
		};

		qcom,smp2pgpio-ssr-smp2p-2-out {
			#gpio-cells = <0x2>;
			#interrupt-cells = <0x2>;
			compatible = "qcom,smp2pgpio";
			gpio-controller;
			interrupt-controller;
			linux,phandle = <0x4c>;
			phandle = <0x4c>;
			qcom,entry-name = "master-kernel";
			qcom,remote-pid = <0x2>;
		};

		qcom,smp2pgpio-ssr-smp2p-3-in {
			#gpio-cells = <0x2>;
			#interrupt-cells = <0x2>;
			compatible = "qcom,smp2pgpio";
			gpio-controller;
			interrupt-controller;
			linux,phandle = <0x5b>;
			phandle = <0x5b>;
			qcom,entry-name = "slave-kernel";
			qcom,is-inbound;
			qcom,remote-pid = <0x3>;
		};

		qcom,smp2pgpio-ssr-smp2p-3-out {
			#gpio-cells = <0x2>;
			#interrupt-cells = <0x2>;
			compatible = "qcom,smp2pgpio";
			gpio-controller;
			interrupt-controller;
			linux,phandle = <0x5c>;
			phandle = <0x5c>;
			qcom,entry-name = "master-kernel";
			qcom,remote-pid = <0x3>;
		};

		qcom,smp2pgpio_test_smp2p_15_in {
			compatible = "qcom,smp2pgpio_test_smp2p_15_in";
			gpios = <0x1c 0x0 0x0>;
		};

		qcom,smp2pgpio_test_smp2p_15_out {
			compatible = "qcom,smp2pgpio_test_smp2p_15_out";
			gpios = <0x1d 0x0 0x0>;
		};

		qcom,smp2pgpio_test_smp2p_1_in {
			compatible = "qcom,smp2pgpio_test_smp2p_1_in";
			gpios = <0x1e 0x0 0x0>;
		};

		qcom,smp2pgpio_test_smp2p_1_out {
			compatible = "qcom,smp2pgpio_test_smp2p_1_out";
			gpios = <0x1f 0x0 0x0>;
		};

		qcom,smp2pgpio_test_smp2p_2_in {
			compatible = "qcom,smp2pgpio_test_smp2p_2_in";
			gpios = <0x20 0x0 0x0>;
		};

		qcom,smp2pgpio_test_smp2p_2_out {
			compatible = "qcom,smp2pgpio_test_smp2p_2_out";
			gpios = <0x21 0x0 0x0>;
		};

		qcom,smp2pgpio_test_smp2p_3_in {
			compatible = "qcom,smp2pgpio_test_smp2p_3_in";
			gpios = <0x22 0x0 0x0>;
		};

		qcom,smp2pgpio_test_smp2p_3_out {
			compatible = "qcom,smp2pgpio_test_smp2p_3_out";
			gpios = <0x23 0x0 0x0>;
		};

		qcom,spcom {
			compatible = "qcom,spcom";
			qcom,spcom-ch-names = "sp_kernel", "sp_ssr";
			status = "ok";
		};

		qcom,spm@178120000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			compatible = "qcom,spm-v2";
			qcom,cpu-vctl-list = <0x18 0x19 0x1a 0x1b>;
			qcom,name = "gold-l2";
			qcom,pfm-port = <0x2>;
			qcom,phase-port = <0x1>;
			qcom,saw2-avs-ctl = <0x1010031>;
			qcom,saw2-avs-limit = <0x4000208>;
			qcom,saw2-ver-reg = <0xfd0>;
			qcom,vctl-port = <0x0>;
			qcom,vctl-timeout-us = <0x1f4>;
			reg = <0x17812000 0x1000>;
		};

		qcom,spm@179120000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			compatible = "qcom,spm-v2";
			qcom,cpu-vctl-list = <0x14 0x15 0x16 0x17>;
			qcom,name = "silver-l2";
			qcom,pfm-port = <0x2>;
			qcom,phase-port = <0x1>;
			qcom,saw2-avs-ctl = <0x1010031>;
			qcom,saw2-avs-limit = <0x4000208>;
			qcom,saw2-ver-reg = <0xfd0>;
			qcom,vctl-port = <0x0>;
			qcom,vctl-timeout-us = <0x1f4>;
			reg = <0x17912000 0x1000>;
		};

		qcom,sps {
			compatible = "qcom,msm_sps_4k";
			qcom,pipe-attr-ee;
		};

		qcom,sps-dma@0xc144000 {
			#dma-cells = <0x4>;
			compatible = "qcom,sps-dma";
			interrupts = <0x0 0xee 0x0>;
			linux,phandle = <0x11c>;
			phandle = <0x11c>;
			qcom,summing-threshold = <0x10>;
			reg = <0xc144000 0x25000>;
		};

		qcom,sps-dma@0xc184000 {
			#dma-cells = <0x4>;
			compatible = "qcom,sps-dma";
			interrupts = <0x0 0xef 0x0>;
			linux,phandle = <0x129>;
			phandle = <0x129>;
			qcom,summing-threshold = <0x10>;
			reg = <0xc184000 0x25000>;
		};

		qcom,spss@1d00000 {
			clock-names = "xo";
			clocks = <0x25 0x5cd71a61>;
			compatible = "qcom,pil-tz-generic";
			interrupts = <0x0 0x160 0x1>;
			memory-region = <0x5e>;
			qcom,firmware-name = "spss";
			qcom,pas-id = <0xe>;
			qcom,pil-generic-irq-handler;
			qcom,proxy-clock-names = "xo";
			qcom,proxy-reg-names = "vdd_cx";
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,spss-scsr-bits = <0x0 0x1 0x2 0x3 0x10 0x11 0x18 0x19>;
			qcom,vdd_cx-uV-uA = <0x180 0x186a0>;
			reg = <0x1d0101c 0x4 0x1d01024 0x4 0x1d01028 0x4 0x1d0103c 0x4>;
			reg-names = "sp2soc_irq_status", "sp2soc_irq_clr", "sp2soc_irq_mask", "rmb_err";
			status = "ok";
			vdd_cx-supply = <0x2e>;
		};

		qcom,ssc@5c00000 {
			clock-names = "xo", "aggre2";
			clocks = <0x25 0x81832015 0x25 0xaa681404>;
			compatible = "qcom,pil-tz-generic";
			interrupts = <0x0 0x186 0x1>;
			memory-region = <0x35>;
			qcom,firmware-name = "slpi";
			qcom,gpio-err-fatal = <0x5b 0x0 0x0>;
			qcom,gpio-err-ready = <0x5b 0x1 0x0>;
			qcom,gpio-force-stop = <0x5c 0x0 0x0>;
			qcom,gpio-proxy-unvote = <0x5b 0x2 0x0>;
			qcom,gpio-stop-ack = <0x5b 0x3 0x0>;
			qcom,keep-proxy-regs-on;
			qcom,pas-id = <0xc>;
			qcom,proxy-clock-names = "xo", "aggre2";
			qcom,proxy-reg-names = "vdd_cx", "vdd_px";
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,smem-id = <0x1a8>;
			qcom,ssctl-instance-id = <0x16>;
			qcom,sysmon-id = <0x3>;
			qcom,vdd_cx-uV-uA = <0x180 0x0>;
			reg = <0x5c00000 0x4000>;
			status = "ok";
			vdd_cx-supply = <0x59>;
			vdd_px-supply = <0x5a>;
		};

		qcom,venus@cce0000 {
			clock-names = "core_clk", "iface_clk", "bus_clk", "maxi_clk";
			clocks = <0x26 0x78f14c85 0x26 0x94334ae9 0x26 0xf3178ba5 0x26 0x1785ef88>;
			compatible = "qcom,pil-tz-generic";
			memory-region = <0x35>;
			qcom,firmware-name = "venus";
			qcom,pas-id = <0x9>;
			qcom,proxy-clock-names = "core_clk", "iface_clk", "bus_clk", "maxi_clk";
			qcom,proxy-reg-names = "vdd";
			qcom,proxy-timeout-ms = <0x64>;
			reg = <0xcce0000 0x4000>;
			status = "ok";
			vdd-supply = <0x5d>;
		};

		qcom,vfe {
			compatible = "qcom,vfe";
			num_child = <0x2>;
		};

		qcom,vfe0@ca10000 {
			camss-vdd-supply = <0x27>;
			cell-index = <0x0>;
			clock-names = "camss_top_ahb_clk", "camss_ahb_clk", "vfe_clk_src", "camss_vfe_clk", "camss_csi_vfe_clk", "vfe_ahb_clk", "vfe_vbif_ahb_clk", "vfe_stream_clk", "vfe_vbif_axi_clk", "mmss_smmu_axi_clk";
			clocks = <0x26 0x120618d6 0x26 0xa51f2c1d 0x26 0xa0c2bd8f 0x26 0xead28288 0x26 0x3b30b798 0x26 0x137bd0bd 0x26 0x109a9c6 0x26 0xa0428287 0x26 0xe626d8a1 0x26 0xc365ac39>;
			compatible = "qcom,vfe48";
			ds-entries = <0x11>;
			ds-regs = <0x424 0x428 0x42c 0x430 0x434 0x438 0x43c 0x440 0x444 0x448 0x44c 0x450 0x454 0x458 0x45c 0x460 0x464>;
			ds-settings = <0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0x40000103>;
			interrupt-names = "vfe";
			interrupts = <0x0 0x13a 0x0>;
			qcom,clock-rates = <0x0 0x0 0x16e36000 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x22551000 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x23c34600 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
			qcom,msm-bus,name = "msm_camera_vfe";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1d 0x200 0x0 0x0 0x1d 0x200 0x5f5e100 0x5f5e100>;
			qcom,msm-bus-vector-dyn-vote;
			qcom,vdd-names = "vdd", "camss-vdd", "smmu-vdd";
			qos-entries = <0x8>;
			qos-regs = <0x404 0x408 0x40c 0x410 0x414 0x418 0x41c 0x420>;
			qos-settings = <0xaaa9aaa9 0xaaa9aaa9 0xaaa9aaa9 0xaaa9aaa9 0xaaa9aaa9 0xaaa9aaa9 0xaaa9aaa9 0xaaa9aaa9>;
			reg = <0xca10000 0x4000 0xca40000 0x3000>;
			reg-names = "vfe", "vfe_vbif";
			smmu-vdd-supply = <0x70>;
			status = "disabled";
			vbif-entries = <0x3>;
			vbif-regs = <0x124 0xac 0xd0>;
			vbif-settings = <0x3 0x40 0x1010>;
			vdd-supply = <0x77>;
		};

		qcom,vfe1@ca14000 {
			camss-vdd-supply = <0x27>;
			cell-index = <0x1>;
			clock-names = "camss_top_ahb_clk", "camss_ahb_clk", "vfe_clk_src", "camss_vfe_clk", "camss_csi_vfe_clk", "vfe_ahb_clk", "vfe_vbif_ahb_clk", "vfe_stream_clk", "vfe_vbif_axi_clk", "mmss_smmu_axi_clk";
			clocks = <0x26 0x120618d6 0x26 0xa51f2c1d 0x26 0x4e357366 0x26 0xc216b14d 0x26 0xfe729af7 0x26 0xac0154c0 0x26 0x109a9c6 0x26 0x745af3b6 0x26 0xe626d8a1 0x26 0xc365ac39>;
			compatible = "qcom,vfe48";
			ds-entries = <0x11>;
			ds-regs = <0x424 0x428 0x42c 0x430 0x434 0x438 0x43c 0x440 0x444 0x448 0x44c 0x450 0x454 0x458 0x45c 0x460 0x464>;
			ds-settings = <0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0x40000103>;
			interrupt-names = "vfe";
			interrupts = <0x0 0x13b 0x0>;
			qcom,clock-rates = <0x0 0x0 0x16e36000 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x22551000 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x23c34600 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
			qcom,msm-bus,name = "msm_camera_vfe";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1d 0x200 0x0 0x0 0x1d 0x200 0x5f5e100 0x5f5e100>;
			qcom,msm-bus-vector-dyn-vote;
			qcom,vdd-names = "vdd", "camss-vdd", "smmu-vdd";
			qos-entries = <0x8>;
			qos-regs = <0x404 0x408 0x40c 0x410 0x414 0x418 0x41c 0x420>;
			qos-settings = <0xaaa9aaa9 0xaaa9aaa9 0xaaa9aaa9 0xaaa9aaa9 0xaaa9aaa9 0xaaa9aaa9 0xaaa9aaa9 0xaaa9aaa9>;
			reg = <0xca14000 0x4000 0xca40000 0x3000>;
			reg-names = "vfe", "vfe_vbif";
			smmu-vdd-supply = <0x70>;
			status = "disabled";
			vbif-entries = <0x3>;
			vbif-regs = <0x124 0xac 0xd0>;
			vbif-settings = <0x3 0x40 0x1010>;
			vdd-supply = <0x78>;
		};

		qcom,vidc@cc00000 {
			compatible = "qcom,msm-vidc";
			interrupts = <0x0 0x11f 0x4>;
			qcom,firmware-name = "venus";
			qcom,hfi = "venus";
			qcom,hfi-version = "3xx";
			qcom,max-hw-load = <0x271c80>;
			qcom,never-unload-fw;
			qcom,reg-presets = <0x80124 0x2000 0x80550 0x1 0x80560 0x2222221 0x80568 0x3333331 0x80570 0x1 0x80580 0x2222221 0x80588 0x3333331>;
			reg = <0xcc00000 0x100000>;
			status = "disabled";

			firmware_cb {
				compatible = "qcom,msm-vidc,context-bank";
				iommus = <0x71 0x580 0x71 0x586>;
				qcom,fw-context-bank;
			};

			non_secure_cb {
				buffer-types = <0xfff>;
				compatible = "qcom,msm-vidc,context-bank";
				iommus = <0x71 0x400 0x71 0x401 0x71 0x40a 0x71 0x407 0x71 0x40e 0x71 0x40f 0x71 0x408 0x71 0x409 0x71 0x40b 0x71 0x40c 0x71 0x40d 0x71 0x410 0x71 0x421 0x71 0x428 0x71 0x429 0x71 0x42b 0x71 0x42c 0x71 0x42d 0x71 0x411 0x71 0x431>;
				label = "venus_ns";
				virtual-addr-pool = <0x70800000 0x8f800000>;
			};
		};

		qcom,vmem@c880000 {
			clock-names = "ahb", "maxi";
			clocks = <0x26 0x4b18955b 0x26 0xb6067889>;
			compatible = "qcom,msm-vmem";
			interrupts = <0x0 0x1ad 0x4>;
			qcom,bank-size = <0x80000>;
			qcom,msm-bus,name = "vmem";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x2c4 0x0 0x0 0x1 0x2c4 0x1f4 0x320>;
			reg = <0xc880000 0x6b 0x14800000 0x80000>;
			reg-names = "reg-base", "mem-base";
			status = "disabled";
		};

		qcom,wdt@17817000 {
			compatible = "qcom,msm-watchdog";
			interrupts = <0x0 0x3 0x0 0x0 0x4 0x0>;
			qcom,bark-time = <0x2af8>;
			qcom,ipi-ping;
			qcom,pet-time = <0x2710>;
			qcom,wakeup-enable;
			reg = <0x17817000 0x1000>;
			reg-names = "wdt-base";
		};

		qseecom@86600000 {
			clock-names = "core_clk_src", "core_clk", "iface_clk", "bus_clk";
			clocks = <0x25 0x42229c55 0x25 0xaa858373 0x25 0x2eb28c01 0x25 0xc174dfba>;
			compatible = "qcom,qseecom";
			qcom,appsbl-qseecom-support;
			qcom,ce-opp-freq = <0xa37d070>;
			qcom,commonlib64-loaded-by-uefi;
			qcom,disk-encrypt-pipe-pair = <0x2>;
			qcom,hlos-ce-hw-instance = <0x0>;
			qcom,hlos-num-ce-hw-instances = <0x1>;
			qcom,msm-bus,name = "qseecom-noc";
			qcom,msm-bus,num-cases = <0x4>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x37 0x200 0x0 0x0 0x37 0x200 0x0 0x0 0x37 0x200 0x1d4c0 0x124f80 0x37 0x200 0x60180 0x3c0f00>;
			qcom,no-clock-support;
			qcom,qsee-ce-hw-instance = <0x0>;
			qcom,qsee-reentrancy-support = <0x2>;
			qcom,support-fde;
			reg = <0x86600000 0x2200000>;
			reg-names = "secapp-region";
		};

		qusb@c012200 {
			clock-names = "ref_clk_src", "ref_clk", "cfg_ahb_clk", "phy_reset";
			clocks = <0x25 0xb867b147 0x25 0x53351d25 0x25 0xd1231a0e 0x25 0x7550fa1>;
			compatible = "qcom,qusb2phy";
			linux,phandle = <0x47>;
			phandle = <0x47>;
			phy_type = "utmi";
			qcom,vdd-voltage-level = <0x0 0xd6d80 0xd6d80>;
			reg = <0xc012200 0xb0 0xa8f8800 0x400 0x78024c 0x4>;
			reg-names = "qusb_phy_base", "qscratch_base", "tune2_efuse_addr";
			vdd-supply = <0x3e>;
			vdda18-supply = <0x49>;
			vdda33-supply = <0x4a>;
		};

		replicator@6046000 {
			compatible = "arm,coresight-replicator";
			coresight-name = "coresight-replicator";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						linux,phandle = <0x79>;
						phandle = <0x79>;
						remote-endpoint = <0x7a>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						linux,phandle = <0x7c>;
						phandle = <0x7c>;
						remote-endpoint = <0x7b>;
						slave-mode;
					};
				};
			};
		};

		restart@10ac000 {
			compatible = "qcom,pshold";
			reg = <0x10ac000 0x4 0x1fd3000 0x4>;
			reg-names = "pshold-base", "tcsr-boot-misc-detect";
		};

		sdhci@c0a4900 {
			clock-names = "iface_clk", "core_clk";
			clocks = <0x25 0x23d5727f 0x25 0x861b20ac>;
			compatible = "qcom,sdhci-msm";
			interrupt-names = "hc_irq", "pwr_irq";
			interrupts = <0x0 0x7d 0x0 0x0 0xdd 0x0>;
			qcom,bus-bw-vectors-bps = <0x0 0x61a80 0x1312d00 0x17d7840 0x2faf080 0x5f5e100 0xbebc200 0xffffffff>;
			qcom,bus-speed-mode = "SDR12", "SDR25", "SDR50", "DDR50", "SDR104";
			qcom,bus-width = <0x4>;
			qcom,clk-rates = <0x61a80 0x1312d00 0x17d7840 0x2faf080 0x5f5e100 0xbebc200>;
			qcom,cpu-dma-latency-us = <0x2bd>;
			qcom,devfreq,freq-table = <0x3197500 0xbebc200>;
			qcom,large-address-bus;
			qcom,msm-bus,name = "sdhc2";
			qcom,msm-bus,num-cases = <0x8>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x51 0x200 0x0 0x0 0x51 0x200 0x640 0xc80 0x51 0x200 0x13880 0x27100 0x51 0x200 0x186a0 0x30d40 0x51 0x200 0x30d40 0x61a80 0x51 0x200 0x61a80 0xc3500 0x51 0x200 0xc3500 0xc3500 0x51 0x200 0x1f4000 0x3e8000>;
			qcom,vdd-current-level = <0xc8 0xc3500>;
			qcom,vdd-io-current-level = <0xc8 0x55f0>;
			qcom,vdd-io-voltage-level = <0x1b9680 0x2d2a80>;
			qcom,vdd-voltage-level = <0x2d0370 0x2d2a80>;
			reg = <0xc0a4900 0x314 0xc0a4000 0x800>;
			reg-names = "hc_mem", "core_mem";
			status = "ok";
			vdd-io-supply = <0x3d>;
			vdd-supply = <0x3c>;
		};

		serial@0c170000 {
			clock-names = "core_clk", "iface_clk";
			clocks = <0x25 0xf8a61c96 0x25 0x8caa5b4f>;
			compatible = "qcom,msm-lsuart-v14";
			interrupts = <0x0 0x6c 0x0>;
			reg = <0xc170000 0x1000>;
			status = "disabled";
		};

		serial@0c1b0000 {
			clock-names = "core_clk", "iface_clk";
			clocks = <0x25 0x1e1965a3 0x25 0x8f283c1d>;
			compatible = "qcom,msm-lsuart-v14";
			interrupts = <0x0 0x72 0x0>;
			reg = <0xc1b0000 0x1000>;
			status = "disabled";
		};

		spi@c175000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "iface_clk", "core_clk";
			clocks = <0x25 0x8caa5b4f 0x25 0x759a76b0>;
			compatible = "qcom,spi-qup-v2";
			interrupt-names = "spi_irq", "spi_bam_irq";
			interrupts = <0x0 0x5f 0x0 0x0 0xee 0x0>;
			pinctrl-0 = <0x136>;
			pinctrl-1 = <0x137>;
			pinctrl-names = "spi_default", "spi_sleep";
			qcom,bam-consumer-pipe-index = <0x6>;
			qcom,bam-producer-pipe-index = <0x7>;
			qcom,master-id = <0x56>;
			qcom,use-bam;
			qcom,use-pinctrl;
			qcom,ver-reg-exists;
			reg = <0xc175000 0x600 0xc144000 0x25000>;
			reg-names = "spi_physical", "spi_bam_physical";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@c176000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "iface_clk", "core_clk";
			clocks = <0x25 0x8caa5b4f 0x25 0x3e77d48f>;
			compatible = "qcom,spi-qup-v2";
			interrupt-names = "spi_irq", "spi_bam_irq";
			interrupts = <0x0 0x60 0x0 0x0 0xee 0x0>;
			pinctrl-0 = <0x138>;
			pinctrl-1 = <0x139>;
			pinctrl-names = "spi_default", "spi_sleep";
			qcom,bam-consumer-pipe-index = <0x8>;
			qcom,bam-producer-pipe-index = <0x9>;
			qcom,master-id = <0x56>;
			qcom,use-bam;
			qcom,use-pinctrl;
			qcom,ver-reg-exists;
			reg = <0xc176000 0x600 0xc144000 0x25000>;
			reg-names = "spi_physical", "spi_bam_physical";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@c177000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "iface_clk", "core_clk";
			clocks = <0x25 0x8caa5b4f 0x25 0xfb978880>;
			compatible = "qcom,spi-qup-v2";
			interrupt-names = "spi_irq", "spi_bam_irq";
			interrupts = <0x0 0x61 0x0 0x0 0xee 0x0>;
			pinctrl-0 = <0x13a>;
			pinctrl-1 = <0x13b>;
			pinctrl-names = "spi_default", "spi_sleep";
			qcom,bam-consumer-pipe-index = <0xa>;
			qcom,bam-producer-pipe-index = <0xb>;
			qcom,master-id = <0x56>;
			qcom,use-bam;
			qcom,use-pinctrl;
			qcom,ver-reg-exists;
			reg = <0xc177000 0x600 0xc144000 0x25000>;
			reg-names = "spi_physical", "spi_bam_physical";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@c178000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "iface_clk", "core_clk";
			clocks = <0x25 0x8caa5b4f 0x25 0x80f8722f>;
			compatible = "qcom,spi-qup-v2";
			interrupt-names = "spi_irq", "spi_bam_irq";
			interrupts = <0x0 0x62 0x0 0x0 0xee 0x0>;
			pinctrl-0 = <0x13c>;
			pinctrl-1 = <0x13d>;
			pinctrl-names = "spi_default", "spi_sleep";
			qcom,bam-consumer-pipe-index = <0xc>;
			qcom,bam-producer-pipe-index = <0xd>;
			qcom,master-id = <0x56>;
			qcom,use-bam;
			qcom,use-pinctrl;
			qcom,ver-reg-exists;
			reg = <0xc178000 0x600 0xc144000 0x25000>;
			reg-names = "spi_physical", "spi_bam_physical";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@c179000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "iface_clk", "core_clk";
			clocks = <0x25 0x8caa5b4f 0x25 0xbf3e15d7>;
			compatible = "qcom,spi-qup-v2";
			interrupt-names = "spi_irq", "spi_bam_irq";
			interrupts = <0x0 0x63 0x0 0x0 0xee 0x0>;
			pinctrl-0 = <0x13e>;
			pinctrl-1 = <0x13f>;
			pinctrl-names = "spi_default", "spi_sleep";
			qcom,bam-consumer-pipe-index = <0xe>;
			qcom,bam-producer-pipe-index = <0xf>;
			qcom,master-id = <0x56>;
			qcom,use-bam;
			qcom,use-pinctrl;
			qcom,ver-reg-exists;
			reg = <0xc179000 0x600 0xc144000 0x25000>;
			reg-names = "spi_physical", "spi_bam_physical";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@c17a000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "iface_clk", "core_clk";
			clocks = <0x25 0x8caa5b4f 0x25 0x780d9f85>;
			compatible = "qcom,spi-qup-v2";
			interrupt-names = "spi_irq", "spi_bam_irq";
			interrupts = <0x0 0x64 0x0 0x0 0xee 0x0>;
			pinctrl-0 = <0x140>;
			pinctrl-1 = <0x141>;
			pinctrl-names = "spi_default", "spi_sleep";
			qcom,bam-consumer-pipe-index = <0x10>;
			qcom,bam-producer-pipe-index = <0x11>;
			qcom,master-id = <0x56>;
			qcom,use-bam;
			qcom,use-pinctrl;
			qcom,ver-reg-exists;
			reg = <0xc17a000 0x600 0xc144000 0x25000>;
			reg-names = "spi_physical", "spi_bam_physical";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@c1b5000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "iface_clk", "core_clk";
			clocks = <0x25 0x8f283c1d 0x25 0xa32604cc>;
			compatible = "qcom,spi-qup-v2";
			interrupt-names = "spi_irq", "spi_bam_irq";
			interrupts = <0x0 0x65 0x0 0x0 0xef 0x0>;
			pinctrl-0 = <0x142>;
			pinctrl-1 = <0x143>;
			pinctrl-names = "spi_default", "spi_sleep";
			qcom,bam-consumer-pipe-index = <0x6>;
			qcom,bam-producer-pipe-index = <0x7>;
			qcom,master-id = <0x54>;
			qcom,use-bam;
			qcom,use-pinctrl;
			qcom,ver-reg-exists;
			reg = <0xc1b5000 0x600 0xc184000 0x25000>;
			reg-names = "spi_physical", "spi_bam_physical";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@c1b6000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "iface_clk", "core_clk";
			clocks = <0x25 0x8f283c1d 0x25 0xbf54ca6d>;
			compatible = "qcom,spi-qup-v2";
			interrupt-names = "spi_irq", "spi_bam_irq";
			interrupts = <0x0 0x66 0x0 0x0 0xef 0x0>;
			pinctrl-0 = <0x144>;
			pinctrl-1 = <0x145>;
			pinctrl-names = "spi_default", "spi_sleep";
			qcom,bam-consumer-pipe-index = <0x8>;
			qcom,bam-producer-pipe-index = <0x9>;
			qcom,master-id = <0x54>;
			qcom,use-bam;
			qcom,use-pinctrl;
			qcom,ver-reg-exists;
			reg = <0xc1b6000 0x600 0xc184000 0x25000>;
			reg-names = "spi_physical", "spi_bam_physical";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@c1b7000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "iface_clk", "core_clk";
			clocks = <0x25 0x8f283c1d 0x25 0xc68509d6>;
			compatible = "qcom,spi-qup-v2";
			interrupt-names = "spi_irq", "spi_bam_irq";
			interrupts = <0x0 0x67 0x0 0x0 0xef 0x0>;
			pinctrl-0 = <0x146>;
			pinctrl-1 = <0x147>;
			pinctrl-names = "spi_default", "spi_sleep";
			qcom,bam-consumer-pipe-index = <0xa>;
			qcom,bam-producer-pipe-index = <0xb>;
			qcom,master-id = <0x54>;
			qcom,use-bam;
			qcom,use-pinctrl;
			qcom,ver-reg-exists;
			reg = <0xc1b7000 0x600 0xc184000 0x25000>;
			reg-names = "spi_physical", "spi_bam_physical";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@c1b8000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "iface_clk", "core_clk";
			clocks = <0x25 0x8f283c1d 0x25 0x1a72b93>;
			compatible = "qcom,spi-qup-v2";
			interrupt-names = "spi_irq", "spi_bam_irq";
			interrupts = <0x0 0x68 0x0 0x0 0xef 0x0>;
			pinctrl-0 = <0x148>;
			pinctrl-1 = <0x149>;
			pinctrl-names = "spi_default", "spi_sleep";
			qcom,bam-consumer-pipe-index = <0xc>;
			qcom,bam-producer-pipe-index = <0xd>;
			qcom,master-id = <0x54>;
			qcom,use-bam;
			qcom,use-pinctrl;
			qcom,ver-reg-exists;
			reg = <0xc1b8000 0x600 0xc184000 0x25000>;
			reg-names = "spi_physical", "spi_bam_physical";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@c1b9000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "iface_clk", "core_clk";
			clocks = <0x25 0x8f283c1d 0x25 0xf40999cd>;
			compatible = "qcom,spi-qup-v2";
			interrupt-names = "spi_irq", "spi_bam_irq";
			interrupts = <0x0 0x69 0x0 0x0 0xef 0x0>;
			pinctrl-0 = <0x14a>;
			pinctrl-1 = <0x14b>;
			pinctrl-names = "spi_default", "spi_sleep";
			qcom,bam-consumer-pipe-index = <0xe>;
			qcom,bam-producer-pipe-index = <0xf>;
			qcom,master-id = <0x54>;
			qcom,use-bam;
			qcom,use-pinctrl;
			qcom,ver-reg-exists;
			reg = <0xc1b9000 0x600 0xc184000 0x25000>;
			reg-names = "spi_physical", "spi_bam_physical";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@c1ba000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "iface_clk", "core_clk";
			clocks = <0x25 0x8f283c1d 0x25 0xfe1bd34a>;
			compatible = "qcom,spi-qup-v2";
			interrupt-names = "spi_irq", "spi_bam_irq";
			interrupts = <0x0 0x6a 0x0 0x0 0xef 0x0>;
			pinctrl-0 = <0x14c>;
			pinctrl-1 = <0x14d>;
			pinctrl-names = "spi_default", "spi_sleep";
			qcom,bam-consumer-pipe-index = <0x10>;
			qcom,bam-producer-pipe-index = <0x11>;
			qcom,master-id = <0x54>;
			qcom,use-bam;
			qcom,use-pinctrl;
			qcom,ver-reg-exists;
			reg = <0xc1ba000 0x600 0xc184000 0x25000>;
			reg-names = "spi_physical", "spi_bam_physical";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		ssphy@c010000 {
			clock-names = "aux_clk", "pipe_clk", "cfg_ahb_clk", "phy_reset", "phy_phy_reset", "ref_clk_src", "ref_clk";
			clocks = <0x25 0xd9a36e0 0x25 0xf279aff2 0x25 0xd1231a0e 0x25 0x3d559f1 0x25 0xb1a4f885 0x25 0xb867b147 0x25 0xb6cc8f00>;
			compatible = "qcom,usb-ssphy-qmp-v2";
			linux,phandle = <0x48>;
			phandle = <0x48>;
			qcom,vbus-valid-override;
			qcom,vdd-voltage-level = <0x0 0xd6d80 0xd6d80>;
			reg = <0xc010000 0xbf8 0x1fcb244 0x4>;
			reg-names = "qmp_phy_base", "vls_clamp_reg";
			vdd-supply = <0x3e>;
			vdda18-supply = <0x49>;
		};

		ssusb@a800000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			USB3_GDSC-supply = <0x46>;
			clock-names = "core_clk", "iface_clk", "bus_aggr_clk", "utmi_clk", "sleep_clk", "cfg_ahb_clk", "xo";
			clocks = <0x25 0xb3b4e2cb 0x25 0x9ea4c2d9 0x25 0xc5c3fbe8 0x25 0xa800b65a 0x25 0xd0b65c92 0x25 0xd1231a0e 0x25 0xf79c19f6>;
			compatible = "qcom,dwc-usb3-msm";
			interrupt-names = "hs_phy_irq", "pwr_event_irq";
			interrupts = <0x0 0x85 0x0 0x0 0xb4 0x0>;
			qcom,dwc-usb3-msm-tx-fifo-size = <0x5328>;
			qcom,msm-bus,name = "usb3";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x3d 0x200 0x0 0x0 0x3d 0x200 0x3a980 0xea600>;
			ranges;
			reg = <0xa800000 0xf8c00 0xc016000 0x400>;
			reg-names = "core_base", "ahb2phy_base";

			dwc3@a800000 {
				compatible = "snps,dwc3";
				interrupt-parent = <0x1>;
				interrupts = <0x0 0x83 0x0>;
				reg = <0xa800000 0xcd00>;
				snps,hird_thresh = <0x10>;
				snps,nominal-elastic-buffer;
				snps,usb3-u1u2-disable;
				tx-fifo-resize;
				usb-phy = <0x47 0x48>;
			};
		};

		stm@6002000 {
			arm,primecell-periphid = <0x3b962>;
			clock-names = "apb_pclk", "core_a_clk";
			clocks = <0x25 0x1492202a 0x25 0xdd121669>;
			compatible = "arm,primecell";
			coresight-name = "coresight-stm";
			reg = <0x6002000 0x1000 0x16280000 0x180000>;
			reg-names = "stm-base", "stm-data-base";

			port {

				endpoint {
					linux,phandle = <0x84>;
					phandle = <0x84>;
					remote-endpoint = <0x96>;
				};
			};
		};

		timer {
			clock-frequency = <0x124f800>;
			compatible = "arm,armv8-timer";
			interrupts = <0x1 0x1 0xf08 0x1 0x2 0xf08 0x1 0x3 0xf08 0x1 0x0 0xf08>;
		};

		timer@17920000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			clock-frequency = <0x124f800>;
			compatible = "arm,armv7-timer-mem";
			ranges;
			reg = <0x17920000 0x1000>;

			frame@17921000 {
				frame-number = <0x0>;
				interrupts = <0x0 0x8 0x4 0x0 0x7 0x4>;
				reg = <0x17921000 0x1000 0x17922000 0x1000>;
			};

			frame@17923000 {
				frame-number = <0x1>;
				interrupts = <0x0 0x9 0x4>;
				reg = <0x17923000 0x1000>;
				status = "disabled";
			};

			frame@17924000 {
				frame-number = <0x2>;
				interrupts = <0x0 0xa 0x4>;
				reg = <0x17924000 0x1000>;
				status = "disabled";
			};

			frame@17925000 {
				frame-number = <0x3>;
				interrupts = <0x0 0xb 0x4>;
				reg = <0x17925000 0x1000>;
				status = "disabled";
			};

			frame@17926000 {
				frame-number = <0x4>;
				interrupts = <0x0 0xc 0x4>;
				reg = <0x17926000 0x1000>;
				status = "disabled";
			};

			frame@17927000 {
				frame-number = <0x5>;
				interrupts = <0x0 0xd 0x4>;
				reg = <0x17927000 0x1000>;
				status = "disabled";
			};

			frame@17928000 {
				frame-number = <0x6>;
				interrupts = <0x0 0xe 0x4>;
				reg = <0x17928000 0x1000>;
				status = "disabled";
			};
		};

		tmc@6047000 {
			arm,primecell-periphid = <0x3b961>;
			clock-names = "apb_pclk", "core_a_clk";
			clocks = <0x25 0x1492202a 0x25 0xdd121669>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tmc-etf";
			reg = <0x6047000 0x1000>;
			reg-names = "tmc-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						linux,phandle = <0x7b>;
						phandle = <0x7b>;
						remote-endpoint = <0x7c>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						linux,phandle = <0x7e>;
						phandle = <0x7e>;
						remote-endpoint = <0x7d>;
						slave-mode;
					};
				};
			};
		};

		tmc@6048000 {
			arm,buffer-size = <0x400000>;
			arm,primecell-periphid = <0x3b961>;
			clock-names = "apb_pclk", "core_a_clk";
			clocks = <0x25 0x1492202a 0x25 0xdd121669>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tmc-etr";
			reg = <0x6048000 0x1000 0x6064000 0x15000>;
			reg-names = "tmc-base", "bam-base";

			port {

				endpoint {
					linux,phandle = <0x7a>;
					phandle = <0x7a>;
					remote-endpoint = <0x79>;
					slave-mode;
				};
			};
		};

		tpda@6004000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x25 0x1492202a 0x25 0xdd121669>;
			compatible = "qcom,coresight-tpda";
			coresight-name = "coresight-tpda";
			qcom,bc-elem-size = <0x7 0x20 0x9 0x20>;
			qcom,cmb-elem-size = <0x3 0x20 0x4 0x20 0x5 0x20 0x9 0x40>;
			qcom,dsb-elem-size = <0x7 0x20 0x9 0x20>;
			qcom,tc-elem-size = <0x3 0x20 0x6 0x20 0x9 0x20>;
			qcom,tpda-atid = <0x41>;
			reg = <0x6004000 0x1000>;
			reg-names = "tpda-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						linux,phandle = <0xa0>;
						phandle = <0xa0>;
						remote-endpoint = <0xa1>;
					};
				};

				port@1 {
					reg = <0x3>;

					endpoint {
						linux,phandle = <0xa7>;
						phandle = <0xa7>;
						remote-endpoint = <0xa2>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x4>;

					endpoint {
						linux,phandle = <0xa8>;
						phandle = <0xa8>;
						remote-endpoint = <0xa3>;
						slave-mode;
					};
				};

				port@3 {
					reg = <0x5>;

					endpoint {
						linux,phandle = <0xa9>;
						phandle = <0xa9>;
						remote-endpoint = <0xa4>;
						slave-mode;
					};
				};

				port@4 {
					reg = <0x7>;

					endpoint {
						linux,phandle = <0xaa>;
						phandle = <0xaa>;
						remote-endpoint = <0xa5>;
						slave-mode;
					};
				};

				port@5 {
					reg = <0x9>;

					endpoint {
						linux,phandle = <0xab>;
						phandle = <0xab>;
						remote-endpoint = <0xa6>;
						slave-mode;
					};
				};
			};
		};

		tpda@7043000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x25 0x1492202a 0x25 0xdd121669>;
			compatible = "qcom,coresight-tpda";
			coresight-name = "coresight-tpda-mss";
			qcom,cmb-elem-size = <0x0 0x20>;
			qcom,dsb-elem-size = <0x0 0x20>;
			qcom,tpda-atid = <0x43>;
			reg = <0x7043000 0x1000>;
			reg-names = "tpda-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						linux,phandle = <0x87>;
						phandle = <0x87>;
						remote-endpoint = <0xaf>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						linux,phandle = <0xb1>;
						phandle = <0xb1>;
						remote-endpoint = <0xb0>;
						slave-mode;
					};
				};
			};
		};

		tpda@7082000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x25 0x1492202a 0x25 0xdd121669>;
			compatible = "qcom,coresight-tpda";
			coresight-name = "coresight-tpda-spss";
			qcom,dsb-elem-size = <0x0 0x20>;
			qcom,tpda-atid = <0x46>;
			reg = <0x7082000 0x1000>;
			reg-names = "tpda-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						linux,phandle = <0xb9>;
						phandle = <0xb9>;
						remote-endpoint = <0xba>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						linux,phandle = <0xbc>;
						phandle = <0xbc>;
						remote-endpoint = <0xbb>;
						slave-mode;
					};
				};
			};
		};

		tpda@7191000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x25 0x1492202a 0x25 0xdd121669>;
			compatible = "qcom,coresight-tpda";
			coresight-name = "coresight-tpda-nav";
			qcom,cmb-elem-size = <0x0 0x20>;
			qcom,tpda-atid = <0x44>;
			reg = <0x7191000 0x1000>;
			reg-names = "tpda-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						linux,phandle = <0x86>;
						phandle = <0x86>;
						remote-endpoint = <0xb2>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						linux,phandle = <0xb4>;
						phandle = <0xb4>;
						remote-endpoint = <0xb3>;
						slave-mode;
					};
				};
			};
		};

		tpda@7b92000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x25 0x1492202a 0x25 0xdd121669>;
			compatible = "qcom,coresight-tpda";
			coresight-name = "coresight-tpda-olc";
			qcom,cmb-elem-size = <0x0 0x40>;
			qcom,tpda-atid = <0x45>;
			reg = <0x7b92000 0x1000>;
			reg-names = "tpda-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						linux,phandle = <0x8b>;
						phandle = <0x8b>;
						remote-endpoint = <0xb5>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						linux,phandle = <0xb7>;
						phandle = <0xb7>;
						remote-endpoint = <0xb6>;
						slave-mode;
					};
				};
			};
		};

		tpda@7bc2000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x25 0x1492202a 0x25 0xdd121669>;
			compatible = "qcom,coresight-tpda";
			coresight-name = "coresight-tpda-apss";
			qcom,dsb-elem-size = <0x0 0x20>;
			qcom,tpda-atid = <0x42>;
			reg = <0x7bc2000 0x1000>;
			reg-names = "tpda-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						linux,phandle = <0x8c>;
						phandle = <0x8c>;
						remote-endpoint = <0xac>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						linux,phandle = <0xae>;
						phandle = <0xae>;
						remote-endpoint = <0xad>;
						slave-mode;
					};
				};
			};
		};

		tpdm@7038000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x25 0x1492202a 0x25 0xdd121669>;
			compatible = "qcom,coresight-tpdm";
			coresight-name = "coresight-tpdm-vsense";
			reg = <0x7038000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					linux,phandle = <0xa2>;
					phandle = <0xa2>;
					remote-endpoint = <0xa7>;
				};
			};
		};

		tpdm@7042000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x25 0x1492202a 0x25 0xdd121669>;
			compatible = "qcom,coresight-tpdm";
			coresight-name = "coresight-tpdm-mss";
			reg = <0x7042000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					linux,phandle = <0xb0>;
					phandle = <0xb0>;
					remote-endpoint = <0xb1>;
				};
			};
		};

		tpdm@704c000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x25 0x1492202a 0x25 0xdd121669>;
			compatible = "qcom,coresight-tpdm";
			coresight-name = "coresight-tpdm-prng";
			reg = <0x704c000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					linux,phandle = <0xa4>;
					phandle = <0xa4>;
					remote-endpoint = <0xa9>;
				};
			};
		};

		tpdm@7050000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x25 0x1492202a 0x25 0xdd121669>;
			compatible = "qcom,coresight-tpdm";
			coresight-name = "coresight-tpdm-pimem";
			reg = <0x7050000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					linux,phandle = <0xa6>;
					phandle = <0xa6>;
					remote-endpoint = <0xab>;
				};
			};
		};

		tpdm@7054000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x25 0x1492202a 0x25 0xdd121669>;
			compatible = "qcom,coresight-tpdm";
			coresight-name = "coresight-tpdm-dcc";
			reg = <0x7054000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					linux,phandle = <0xa3>;
					phandle = <0xa3>;
					remote-endpoint = <0xa8>;
				};
			};
		};

		tpdm@7080000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x25 0x1492202a 0x25 0xdd121669>;
			compatible = "qcom,coresight-tpdm";
			coresight-name = "coresight-tpdm-spss";
			reg = <0x7080000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					linux,phandle = <0xbb>;
					phandle = <0xbb>;
					remote-endpoint = <0xbc>;
				};
			};
		};

		tpdm@7190000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x25 0x1492202a 0x25 0xdd121669>;
			compatible = "qcom,coresight-tpdm";
			coresight-name = "coresight-tpdm-nav";
			reg = <0x7190000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					linux,phandle = <0xb3>;
					phandle = <0xb3>;
					remote-endpoint = <0xb4>;
				};
			};
		};

		tpdm@71d0000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x25 0x1492202a 0x25 0xdd121669>;
			compatible = "qcom,coresight-tpdm";
			coresight-name = "coresight-tpdm-qm";
			reg = <0x71d0000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					linux,phandle = <0xa5>;
					phandle = <0xa5>;
					remote-endpoint = <0xaa>;
				};
			};
		};

		tpdm@7b90000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x25 0x1492202a 0x25 0xdd121669>;
			compatible = "qcom,coresight-tpdm";
			coresight-name = "coresight-tpdm-olc";
			reg = <0x7b90000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					linux,phandle = <0xb6>;
					phandle = <0xb6>;
					remote-endpoint = <0xb7>;
				};
			};
		};

		tpdm@7bc0000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x25 0x1492202a 0x25 0xdd121669>;
			compatible = "qcom,coresight-tpdm";
			coresight-name = "coresight-tpdm-apss";
			reg = <0x7bc0000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					linux,phandle = <0xad>;
					phandle = <0xad>;
					remote-endpoint = <0xae>;
				};
			};
		};

		tsens@10aa000 {
			compatible = "qcom,msmcobalt-tsens";
			interrupt-names = "tsens-upper-lower", "tsens-critical";
			interrupts = <0x0 0x1ca 0x0 0x0 0x1bd 0x0>;
			qcom,sensors = <0xe>;
			qcom,slope = <0xb55 0xb1e 0xc80 0xc80 0xc80 0xc80 0xc80 0xc80 0xc80 0xc80 0xc80 0xc80 0xc80 0xc80>;
			reg = <0x10aa000 0x2000 0x74230 0x1000>;
			reg-names = "tsens_physical", "tsens_eeprom_physical";
		};

		tsens@10ad000 {
			compatible = "qcom,msmcobalt-tsens";
			interrupt-names = "tsens-upper-lower", "tsens-critical";
			interrupts = <0x0 0xb8 0x0 0x0 0x1ae 0x0>;
			qcom,client-id = <0xe 0xf 0x10 0x11 0x12 0x13 0x14 0x15>;
			qcom,sensor-id = <0x0 0x1 0x3 0x4 0x5 0x6 0x7 0x2>;
			qcom,sensors = <0x8>;
			qcom,slope = <0xb55 0xb1e 0xc80 0xc80 0xc80 0xc80 0xc80 0xc80>;
			reg = <0x10ad000 0x2000 0x75230 0x1000>;
			reg-names = "tsens_physical", "tsens_eeprom_physical";
		};

		tz-log@146BF720 {
			compatible = "qcom,tz-log";
			hyplog-address-offset = <0x410>;
			hyplog-size-offset = <0x414>;
			qcom,hyplog-enabled;
			reg = <0x146bf720 0x3000>;
		};

		uart@c16f000 {
			#address-cells = <0x0>;
			#interrupt-cells = <0x1>;
			clock-names = "core_clk", "iface_clk";
			clocks = <0x25 0xc7c62f90 0x25 0x8caa5b4f>;
			compatible = "qcom,msm-hsuart-v14";
			interrupt-map = <0x0 0x1 0x0 0x6b 0x0 0x1 0x1 0x0 0xee 0x0 0x2 0x14f 0x1 0x0>;
			interrupt-map-mask = <0xffffffff>;
			interrupt-names = "core_irq", "bam_irq", "wakeup_irq";
			interrupt-parent = <0x14e>;
			interrupts = <0x0 0x1 0x2>;
			linux,phandle = <0x14e>;
			phandle = <0x14e>;
			pinctrl-0 = <0x150>;
			pinctrl-1 = <0x151>;
			pinctrl-names = "sleep", "default";
			qcom,bam-rx-ep-pipe-index = <0x1>;
			qcom,bam-tx-ep-pipe-index = <0x0>;
			qcom,inject-rx-on-wakeup;
			qcom,master-id = <0x56>;
			qcom,msm-bus,name = "buart1";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x56 0x200 0x0 0x0 0x56 0x200 0x1f4 0x320>;
			qcom,rx-char-to-inject = <0xfd>;
			reg = <0xc16f000 0x200 0xc144000 0x25000>;
			reg-names = "core_mem", "bam_mem";
			status = "disabled";
		};

		uart@c170000 {
			#address-cells = <0x0>;
			#interrupt-cells = <0x1>;
			clock-names = "core_clk", "iface_clk";
			clocks = <0x25 0xf8a61c96 0x25 0x8caa5b4f>;
			compatible = "qcom,msm-hsuart-v14";
			interrupt-map = <0x0 0x1 0x0 0x6c 0x0 0x1 0x1 0x0 0xee 0x0 0x2 0x14f 0x5 0x0>;
			interrupt-map-mask = <0xffffffff>;
			interrupt-names = "core_irq", "bam_irq", "wakeup_irq";
			interrupt-parent = <0x152>;
			interrupts = <0x0 0x1 0x2>;
			linux,phandle = <0x152>;
			phandle = <0x152>;
			pinctrl-0 = <0x153>;
			pinctrl-1 = <0x154>;
			pinctrl-names = "sleep", "default";
			qcom,bam-rx-ep-pipe-index = <0x3>;
			qcom,bam-tx-ep-pipe-index = <0x2>;
			qcom,inject-rx-on-wakeup;
			qcom,master-id = <0x56>;
			qcom,msm-bus,name = "buart2";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x56 0x200 0x0 0x0 0x56 0x200 0x1f4 0x320>;
			qcom,rx-char-to-inject = <0xfd>;
			reg = <0xc170000 0x200 0xc144000 0x25000>;
			reg-names = "core_mem", "bam_mem";
			status = "disabled";
		};

		uart@c171000 {
			#address-cells = <0x0>;
			#interrupt-cells = <0x1>;
			clock-names = "core_clk", "iface_clk";
			clocks = <0x25 0xc3298bd7 0x25 0x8caa5b4f>;
			compatible = "qcom,msm-hsuart-v14";
			interrupt-map = <0x0 0x1 0x0 0x6d 0x0 0x1 0x1 0x0 0xee 0x0 0x2 0x14f 0x9 0x0>;
			interrupt-map-mask = <0xffffffff>;
			interrupt-names = "core_irq", "bam_irq", "wakeup_irq";
			interrupt-parent = <0x155>;
			interrupts = <0x0 0x1 0x2>;
			linux,phandle = <0x155>;
			phandle = <0x155>;
			pinctrl-0 = <0x156>;
			pinctrl-1 = <0x157>;
			pinctrl-names = "sleep", "default";
			qcom,bam-rx-ep-pipe-index = <0x5>;
			qcom,bam-tx-ep-pipe-index = <0x4>;
			qcom,inject-rx-on-wakeup;
			qcom,master-id = <0x56>;
			qcom,msm-bus,name = "buart3";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x56 0x200 0x0 0x0 0x56 0x200 0x1f4 0x320>;
			qcom,rx-char-to-inject = <0xfd>;
			reg = <0xc171000 0x200 0xc144000 0x25000>;
			reg-names = "core_mem", "bam_mem";
			status = "disabled";
		};

		uart@c1af000 {
			#address-cells = <0x0>;
			#interrupt-cells = <0x1>;
			clock-names = "core_clk", "iface_clk";
			clocks = <0x25 0x8c3512ff 0x25 0x8f283c1d>;
			compatible = "qcom,msm-hsuart-v14";
			interrupt-map = <0x0 0x1 0x0 0x71 0x0 0x1 0x1 0x0 0xef 0x0 0x2 0x14f 0x1 0x0>;
			interrupt-map-mask = <0xffffffff>;
			interrupt-names = "core_irq", "bam_irq", "wakeup_irq";
			interrupt-parent = <0x158>;
			interrupts = <0x0 0x1 0x2>;
			linux,phandle = <0x158>;
			phandle = <0x158>;
			pinctrl-0 = <0x159>;
			pinctrl-1 = <0x15a>;
			pinctrl-names = "sleep", "default";
			qcom,bam-rx-ep-pipe-index = <0x1>;
			qcom,bam-tx-ep-pipe-index = <0x0>;
			qcom,inject-rx-on-wakeup;
			qcom,master-id = <0x54>;
			qcom,msm-bus,name = "buart1";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x56 0x200 0x0 0x0 0x56 0x200 0x1f4 0x320>;
			qcom,rx-char-to-inject = <0xfd>;
			reg = <0xc1af000 0x200 0xc184000 0x25000>;
			reg-names = "core_mem", "bam_mem";
			status = "disabled";
		};

		uart@c1b0000 {
			#address-cells = <0x0>;
			#interrupt-cells = <0x1>;
			clock-names = "core_clk", "iface_clk";
			clocks = <0x25 0x1e1965a3 0x25 0x8f283c1d>;
			compatible = "qcom,msm-hsuart-v14";
			interrupt-map = <0x0 0x1 0x0 0x72 0x0 0x1 0x1 0x0 0xef 0x0 0x2 0x14f 0x5 0x0>;
			interrupt-map-mask = <0xffffffff>;
			interrupt-names = "core_irq", "bam_irq", "wakeup_irq";
			interrupt-parent = <0x15b>;
			interrupts = <0x0 0x1 0x2>;
			linux,phandle = <0x15b>;
			phandle = <0x15b>;
			pinctrl-0 = <0x15c>;
			pinctrl-1 = <0x15d>;
			pinctrl-names = "sleep", "default";
			qcom,bam-rx-ep-pipe-index = <0x3>;
			qcom,bam-tx-ep-pipe-index = <0x2>;
			qcom,inject-rx-on-wakeup;
			qcom,master-id = <0x54>;
			qcom,msm-bus,name = "buart2";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x56 0x200 0x0 0x0 0x56 0x200 0x1f4 0x320>;
			qcom,rx-char-to-inject = <0xfd>;
			reg = <0xc1b0000 0x200 0xc184000 0x25000>;
			reg-names = "core_mem", "bam_mem";
			status = "disabled";
		};

		uart@c1b1000 {
			#address-cells = <0x0>;
			#interrupt-cells = <0x1>;
			clock-names = "core_clk", "iface_clk";
			clocks = <0x25 0x382415ab 0x25 0x8f283c1d>;
			compatible = "qcom,msm-hsuart-v14";
			interrupt-map = <0x0 0x1 0x0 0x73 0x0 0x1 0x1 0x0 0xef 0x0 0x2 0x14f 0x9 0x0>;
			interrupt-map-mask = <0xffffffff>;
			interrupt-names = "core_irq", "bam_irq", "wakeup_irq";
			interrupt-parent = <0x15e>;
			interrupts = <0x0 0x1 0x2>;
			linux,phandle = <0x15e>;
			phandle = <0x15e>;
			pinctrl-0 = <0x15f>;
			pinctrl-1 = <0x160>;
			pinctrl-names = "sleep", "default";
			qcom,bam-rx-ep-pipe-index = <0x5>;
			qcom,bam-tx-ep-pipe-index = <0x4>;
			qcom,inject-rx-on-wakeup;
			qcom,master-id = <0x54>;
			qcom,msm-bus,name = "buart3";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x56 0x200 0x0 0x0 0x56 0x200 0x1f4 0x320>;
			qcom,rx-char-to-inject = <0xfd>;
			reg = <0xc1b1000 0x200 0xc184000 0x25000>;
			reg-names = "core_mem", "bam_mem";
			status = "disabled";
		};

		ufshc@1da4000 {
			clock-names = "core_clk", "bus_aggr_clk", "iface_clk", "core_clk_unipro", "core_clk_ice", "ref_clk", "tx_lane0_sync_clk", "rx_lane0_sync_clk";
			clocks = <0x25 0x47c743a7 0x25 0x873459d8 0x25 0x1914bb84 0x25 0x2daf7fd2 0x25 0x310b0710 0x25 0xb867b147 0x25 0x6a9f747a 0x25 0x7f43251c>;
			compatible = "jedec,ufs-1.1";
			freq-table-hz = <0x5f5e100 0xbebc200 0x0 0x0 0x0 0x0 0x47868c0 0x8f0d180 0x8f0d180 0x11e1a300 0x0 0x0 0x0 0x0 0x0 0x0>;
			interrupts = <0x0 0x109 0x0>;
			lanes-per-direction = <0x1>;
			phy-names = "ufsphy";
			phys = <0x42>;
			qcom,bus-vector-names = "MIN", "PWM_G1_L1", "PWM_G2_L1", "PWM_G3_L1", "PWM_G4_L1", "HS_RA_G1_L1", "HS_RA_G2_L1", "HS_RA_G3_L1", "HS_RB_G1_L1", "HS_RB_G2_L1", "HS_RB_G3_L1", "MAX";
			qcom,cpu-affinity = "affine_cores";
			qcom,cpu-dma-latency-us = <0x12d>;
			qcom,msm-bus,name = "ufs1";
			qcom,msm-bus,num-cases = <0xc>;
			qcom,msm-bus,num-paths = <0x2>;
			qcom,msm-bus,vectors-KBps = <0x5f 0x200 0x0 0x0 0x1 0x28a 0x0 0x0 0x5f 0x200 0x39a 0x0 0x1 0x28a 0x3e8 0x0 0x5f 0x200 0x734 0x0 0x1 0x28a 0x3e8 0x0 0x5f 0x200 0xe68 0x0 0x1 0x28a 0x3e8 0x0 0x5f 0x200 0x1cd0 0x0 0x1 0x28a 0x3e8 0x0 0x5f 0x200 0x1f334 0x0 0x1 0x28a 0x3e8 0x0 0x5f 0x200 0x3e667 0x0 0x1 0x28a 0x3e8 0x0 0x5f 0x200 0x7cccd 0x0 0x1 0x28a 0x3e8 0x0 0x5f 0x200 0x247ae 0x0 0x1 0x28a 0x3e8 0x0 0x5f 0x200 0x48ccd 0x0 0x1 0x28a 0x3e8 0x0 0x5f 0x200 0x9199a 0x0 0x1 0x28a 0x3e8 0x0 0x5f 0x200 0x3e8000 0x0 0x1 0x28a 0x3e8 0x0>;
			reg = <0x1da4000 0x2500>;
			status = "ok";
			ufs-qcom-crypto = <0x43>;
			vcc-max-microamp = <0xb71b0>;
			vcc-supply = <0x44>;
			vccq-max-microamp = <0x88b80>;
			vccq-supply = <0x40>;
			vccq2-max-microamp = <0xb71b0>;
			vccq2-supply = <0x45>;
			vdd-hba-fixed-regulator;
			vdd-hba-supply = <0x41>;

			ufs_variant {
				compatible = "qcom,ufs_variant";
			};
		};

		ufsice@1db0000 {
			clock-names = "ufs_core_clk", "bus_clk", "iface_clk", "ice_core_clk";
			clocks = <0x25 0x47c743a7 0x25 0x873459d8 0x25 0x1914bb84 0x25 0x310b0710>;
			compatible = "qcom,ice";
			linux,phandle = <0x43>;
			phandle = <0x43>;
			qcom,bus-vector-names = "MIN", "MAX";
			qcom,enable-ice-clk;
			qcom,instance-type = "ufs";
			qcom,msm-bus,name = "ufs_ice_noc";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x28a 0x0 0x0 0x1 0x28a 0x3e8 0x0>;
			qcom,op-freq-hz = <0x0 0x0 0x0 0x11e1a300>;
			reg = <0x1db0000 0x8000>;
			status = "ok";
			vdd-hba-supply = <0x41>;
		};

		ufsphy@1da7000 {
			#phy-cells = <0x0>;
			clock-names = "ref_clk_src", "ref_clk", "ref_aux_clk";
			clocks = <0x25 0xb867b147 0x25 0x92aa126f 0x25 0x17acc8fb>;
			compatible = "qcom,ufs-phy-qmp-v3";
			linux,phandle = <0x42>;
			phandle = <0x42>;
			reg = <0x1da7000 0xda8>;
			reg-names = "phy_mem";
			status = "ok";
			vdda-phy-max-microamp = <0xc8c8>;
			vdda-phy-supply = <0x3e>;
			vdda-pll-max-microamp = <0x3908>;
			vdda-pll-supply = <0x3f>;
			vddp-ref-clk-always-on;
			vddp-ref-clk-max-microamp = <0x64>;
			vddp-ref-clk-supply = <0x40>;
		};
	};
};
