set prj_name "Signal_Generator"
set prj_path "../prj"
set prj_source "../HDL_source"
set prj_constraint "../Constraint"

create_project $prj_name $prj_path -part xc7a35tcpg236-1 -force

set_property ip_repo_paths $prj_source/IP_Catalog [current_fileset]
update_ip_catalog

import_files [glob $prj_source/*.v]
import_files [glob $prj_source/*.vhd]
import_files [glob $prj_source/clock/*.xci]
import_files [glob $prj_source/debounce_0/*.xci]
import_files [glob $prj_source/div_gen_0/*.xci]
import_files [glob $prj_source/seg7decimal_0/*.xci]
import_files -fileset constrs_1 [glob $prj_constraint/*.xdc]

set_property top waveform_gen [current_fileset]

launch_runs synth_1
wait_on_run synth_1

launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_run impl_1


