Showing papers for search query "Case+Study"+"Hardware+simulation"+"PLC"+OR+"FPGA"

     Search term "Case+Study"+"Hardware+simulation"+"PLC"+OR+"FPGA"
     Title Multi-FPGA digital hardware design for detailed large-scale real-time electromagnetic transient simulation of power systems
     Author ['Y Chen', 'V Dinavahi']
     Venue IET Generation, Transmission & Distribution
     Year 2013
     Abstract 3.1 Case study I: 3-FPGA hardware design This case study shows the design details of a 3-FPGA functionally decomposed real-time EMT simulator. As can be seen in Fig  6b, which shows the offline EMTP-RV simulation. 3.2 Case study II: 10-FPGA hardware design
     Url https://digital-library.theiet.org/content/journals/10.1049/iet-gtd.2012.0374


     Search term "Case+Study"+"Hardware+simulation"+"PLC"+OR+"FPGA"
     Title Hardware-assisted simulation and evaluation of IP cores using FPGA-based rapid prototyping boards
     Author ['R Siripokarpirom']
     Venue Proceedings. 15th IEEE …
     Year 2004
     Abstract software/hardware implementation of the proposed approach and present a case study to demonstrate  level netlists or they are very complex, the software- based hardware simulation process usually  emulate those IP cores in hardware using a low-cost FPGA prototyping board
     Url https://ieeexplore.ieee.org/abstract/document/1311102/


     Search term "Case+Study"+"Hardware+simulation"+"PLC"+OR+"FPGA"
     Title FPGA-based detailed real-time simulation of power converters and electric machines for EV HIL applications
     Author ['L Herrera', 'C Li', 'X Yao', 'J Wang']
     Venue IEEE transactions on industry …
     Year 2014
     Abstract 51, NO. 2, MARCH/APRIL 2015 FPGA-Based Detailed Real-Time Simulation of Power Converters and Electric Machines  In this paper, a field- programmable gate array (FPGA)-based RT platform for sim- ulation of power converters and electric machines is presented
     Url https://ieeexplore.ieee.org/abstract/document/6880790/


     Search term "Case+Study"+"Hardware+simulation"+"PLC"+OR+"FPGA"
     Title FPGA-based real-time simulation of high-power electronic system with nonlinear IGBT characteristics
     Author ['C Liu', 'R Ma', 'H Bai', 'Z Li', 'F Gechter']
     Venue IEEE Journal of …
     Year 2018
     Abstract electronic system. Finally, a case study about emulation of traction system of high-speed train is also presented. Implementations are made on an FPGA Kintex-7 embedded in National Instruments FlexRIO PXIe-7975. The obtained
     Url https://ieeexplore.ieee.org/abstract/document/8478384/


     Search term "Case+Study"+"Hardware+simulation"+"PLC"+OR+"FPGA"
     Title An evaluation of a high-level synthesis approach to the FPGA-based submicrosecond real-time simulation of power converters
     Author ['F Montano', 'T Ould-Bachir']
     Venue IEEE Transactions on …
     Year 2017
     Abstract 10. Case study: NPC converter connected to an RLE load  [6] T. Ould-Bachir, HF Blanchette, and K. Al-Haddad , “A network tearing technique for FPGA-based real  7] GG Parma and V. Dinavahi, “Real-time digital hardware simulation of power electronics and drives,” IEEE Trans
     Url https://ieeexplore.ieee.org/abstract/document/7950991/


     Search term "Case+Study"+"Hardware+simulation"+"PLC"+OR+"FPGA"
     Title Digital hardware emulation of universal machine and universal line models for real-time electromagnetic transient simulation
     Author ['Y Chen', 'V Dinavahi']
     Venue IEEE Transactions on industrial …
     Year 2011
     Abstract pipelined arithmetic processing. The hardware is based on advanced Field Programmable Gate Array (FPGA) using VHDL. A power system transient case study is simulated in real-time to validate the design. On a 130MHz
     Url https://ieeexplore.ieee.org/abstract/document/5771995/


     Search term "Case+Study"+"Hardware+simulation"+"PLC"+OR+"FPGA"
     Title An iterative real-time nonlinear electromagnetic transient solver on FPGA
     Author ['Y Chen', 'V Dinavahi']
     Venue IEEE Transactions on Industrial …
     Year 2010
     Abstract 1 An Iterative Real-Time Nonlinear Electromagnetic Transient Solver on FPGA Yuan Chen, Student Member, IEEE, and Venkata Dinavahi, Senior Member, IEEE  This paper proposes an iterative nonlinear tran- sient solver on a field programmable gate array (FPGA)
     Url https://ieeexplore.ieee.org/abstract/document/5518422/


     Search term "Case+Study"+"Hardware+simulation"+"PLC"+OR+"FPGA"
     Title Modeling and cosimulation of FPGA-based SVPWM control for PMSM
     Author ['S Jiang', 'J Liang', 'Y Liu', 'K Yamazaki']
     Venue … Annual Conference of …
     Year 2005
     Abstract In this paper, the case study shows that the design efficiency can be improved greatly by using  the testbench VHDL, then a simulator, for example, Modelsim which is a hardware simulation platform from  and the components will be placed in the CLBs and IOBs of FPGA device
     Url https://ieeexplore.ieee.org/abstract/document/1569133/


     Search term "Case+Study"+"Hardware+simulation"+"PLC"+OR+"FPGA"
     Title Hardware/Software Co-design Methodology and DSP/FPGA Partitioning: A Case Study for Meeting Real-Time Processing Deadlines in 3.5 G Mobile Receivers
     Author ['M Brogioli', 'P Radosavljevic']
     Venue … Midwest Symposium on …
     Year 2006
     Abstract set of criteria for hardware/software partitioning between DSP and FPGA, in conjunc- tion with iterative DSP/FPGA hardware simulation, strict real time deadlines in the mobile wireless communications arena are met and exceeded. As a motivating case study indicative of many
     Url http://scholarship.rice.edu/handle/1911/64269


     Search term "Case+Study"+"Hardware+simulation"+"PLC"+OR+"FPGA"
     Title An FPGA platform for real-time simulation of spiking neuronal networks
     Author ['D Pani', 'P Meloni', 'G Tuveri', 'F Palumbo']
     Venue Frontiers in …
     Year 2017
     Abstract An FPGA Platform for Real-Time Simulation of Spiking Neuronal Networks  In this paper, this possibility is explored presenting a modular and efficient FPGA design of an in silico spiking neural network exploiting the Izhikevich model
     Url https://www.frontiersin.org/articles/10.3389/fnins.2017.00090/full


     Search term "Case+Study"+"Hardware+simulation"+"PLC"+OR+"FPGA"
     Title Matlab/simulink generated FPGA based real-time HIL simulator and DSP controller: A case study
     Author ['Z Suto', 'T Debreceni', 'T Kokenyesi', 'A Futo']
     Venue Proceedings of the …
     Year 2014
     Abstract The paper reported the development of a case study for creating a HIL simulation environment for power elec  [4] GG Parma and V. Dinavahi, “Real-time digital hardware simulation of power  [5] TO Bachir, J.-P. David, C. Dufour, and J. Bélanger, “Effec- tive FPGA-based electric
     Url http://icrepq.com/icrepq'14/357.14-Suto.pdf


     Search term "Case+Study"+"Hardware+simulation"+"PLC"+OR+"FPGA"
     Title Methodology for implementation of unmanned vehicle control on FPGA using system generator
     Author ['SN Murthy', 'W Alvis', 'R Shirodkar']
     Venue … on Devices, Circuits …
     Year 2008
     Abstract As a case study, a FPGA implementation of a control system was derived and verified  to a rapid increase in popularity of Field Programmable Gate Array (FPGA) implementations  In addition, the software provides for the hardware simulation and hardware-in-the-loop verification
     Url https://ieeexplore.ieee.org/abstract/document/4542645/


     Search term "Case+Study"+"Hardware+simulation"+"PLC"+OR+"FPGA"
     Title FPGA implementation of hippocampal spiking network and its real-time simulation on dynamical neuromodulation of oscillations
     Author ['S Yang', 'B Deng', 'H Li', 'C Liu', 'J Wang', 'H Yu', 'Y Qin']
     Venue Neurocomputing
     Year 2018
     Abstract FPGA implementation of hippocampal spiking network and its real-time simulation on dynamical neuromodulation of oscillations  Field-programmable gate array (FPGA) is featured with the reconfigurable structure, parallel calculation and distributed form
     Url https://www.sciencedirect.com/science/article/pii/S0925231217318751


     Search term "Case+Study"+"Hardware+simulation"+"PLC"+OR+"FPGA"
     Title Real-time device-level transient electrothermal model for modular multilevel converter on FPGA
     Author ['Z Shen', 'V Dinavahi']
     Venue IEEE Transactions on Power Electronics
     Year 2015
     Abstract All SMs of the MMC system have their corresponding calculation hardware units on the FPGA, which run in parallel to ensure real-time  for the entire MMC system and the hardware emulation; Section IV shows the real-time emu- lation results of the case study MMC systems and
     Url https://ieeexplore.ieee.org/abstract/document/7336536/


     Search term "Case+Study"+"Hardware+simulation"+"PLC"+OR+"FPGA"
     Title FireSim: FPGA-accelerated cycle-exact scale-out system simulation in the public cloud
     Author ['S Karandikar', 'H Mao', 'D Kim', 'D Biancolin']
     Venue 2018 ACM/IEEE 45th …
     Year 2018
     Abstract Using an FPGA-enabled public cloud platform such as EC2 F1 addresses many of the traditional issues with FPGA-based hardware simulation platforms and provides many of the same benefits to computer architects that the cloud brought to distributed systems builders
     Url https://ieeexplore.ieee.org/abstract/document/8416816/


     Search term "Case+Study"+"Hardware+simulation"+"PLC"+OR+"FPGA"
     Title Physics-based device-level power electronic circuit hardware emulation on FPGA
     Author ['W Wang', 'Z Shen', 'V Dinavahi']
     Venue IEEE Transactions on Industrial …
     Year 2014
     Abstract 1 Physics-Based Device-Level Power Electronic Circuit Hardware Emulation on FPGA  This paper proposes a digital hardware emulation of device-level models for the IGBT and the power diode on the field programmable gate array (FPGA)
     Url https://ieeexplore.ieee.org/abstract/document/6917006/


     Search term "Case+Study"+"Hardware+simulation"+"PLC"+OR+"FPGA"
     Title FPGA based architectures for high performance adaptive FIR filter systems
     Author ['S Niu', 'S Aslan', 'J Saniie']
     Venue 2013 IEEE International …
     Year 2013
     Abstract As a case study, this QR design is tested using Xilinx XC5VLX110T FPGA  The XC5VLX110T [6] FPGA offers 64 DSP48 hard cores for DSP applications and 69,120 logic cells. Hardware simulation and performance is discussed in the next Section. IV
     Url https://ieeexplore.ieee.org/abstract/document/6555696/


     Search term "Case+Study"+"Hardware+simulation"+"PLC"+OR+"FPGA"
     Title A matrix-inversion technique for FPGA-based real-time EMT simulation of power converters
     Author ['A Hadizadeh', 'M Hashemi', 'M Labbaf']
     Venue IEEE Transactions on …
     Year 2018
     Abstract Comparing with Gauss–Jordan solvers [25], [26], it achieves much smaller time-steps; for instance, in a three-phase back-to-back converter case study with 12 switches, the maxi- mum and the  Section IV presents FPGA implementation reports and experimental measurements
     Url https://ieeexplore.ieee.org/abstract/document/8354885/


     Search term "Case+Study"+"Hardware+simulation"+"PLC"+OR+"FPGA"
     Title Hardware-in-the-loop simulations for FPGA-based digital control design
     Author ['C Paiz', 'C Pohl', 'M Porrmann']
     Venue Informatics in Control Automation and …
     Year 2008
     Abstract Hardware-in-the-Loop Simulations for FPGA-based Digital Control Design 359 clock (usually the rising edge of the clock) only. In our case it is used to control the hardware simulation; while the system clock keeps running, the clock enable signal is set to zero and therefore all
     Url https://link.springer.com/chapter/10.1007/978-3-540-79142-3_27


     Search term "Case+Study"+"Hardware+simulation"+"PLC"+OR+"FPGA"
     Title A general framework for FPGA-based real-time emulation of electrical machines for HIL applications
     Author ['NR Tavana', 'V Dinavahi']
     Venue IEEE Transactions on Industrial …
     Year 2014
     Abstract 1 A General Framework for FPGA-Based Real-Time Emulation of Electrical Machines for HIL  This paper presents a digital hardware emulation of commonly used electrical machines for HIL simu- lation on the field programmable gate arrays (FPGA) in a general framework
     Url https://ieeexplore.ieee.org/abstract/document/6915878/


     Search term "Case+Study"+"Hardware+simulation"+"PLC"+OR+"FPGA"
     Title Dynamic variable time-stepping schemes for real-time FPGA-based nonlinear electromagnetic transient emulation
     Author ['Z Shen', 'V Dinavahi']
     Venue IEEE Transactions on Industrial …
     Year 2017
     Abstract B. FPGA Implementation The hardware implementation and data flow of the two case studies are presented in Fig. 5. The cells in dashed-line boxes are implemented for the diode full-bridge case study and the power transmission system case study, respectively
     Url https://ieeexplore.ieee.org/abstract/document/7815355/


     Search term "Case+Study"+"Hardware+simulation"+"PLC"+OR+"FPGA"
     Title Fpga simulation engine for customized construction of neural microcircuits
     Author ['HT Blair', 'J Cong', 'D Wu']
     Venue 2013 IEEE/ACM International …
     Year 2013
     Abstract The FPGA platforms for our hardware simulation evaluation is the Zynq-7045 (xc7z045ffg900- 2) FPGA running at 100MHz clock. A. Case Study: One VCO ring We first present the performance evaluation of our comput- ing engine design with the simulation of a single VCO ring
     Url https://ieeexplore.ieee.org/abstract/document/6691179/


     Search term "Case+Study"+"Hardware+simulation"+"PLC"+OR+"FPGA"
     Title Configurable hardware/software architecture for data acquisition implementation on FPGA
     Author ['M Bautista-Palacios', 'L Baldez']
     Venue … Conference on Field …
     Year 2005
     Abstract 3. CASE STUDY  Our target system will be implemented on an ASIC after prototyping on the FPGA  Hardware parameters were measured using both the hardware simulation results (indicates performance) and the synthesis results (indicates cost in terms of LUTs and FFs and
     Url https://ieeexplore.ieee.org/abstract/document/1515729/


     Search term "Case+Study"+"Hardware+simulation"+"PLC"+OR+"FPGA"
     Title Exploration of FPGA-based electromagnetic transient real-time simulation system design using high-level synthesis
     Author ['Q Li', 'Y Xiang', 'Q Mu', 'X Zhang', 'X Li', 'G He']
     Venue The Journal of Engineering
     Year 2018
     Abstract 7 Diagram of the power system in the case study  310–321 [5] Hajduk, Z., Trybus, B., Sadolewski, J.: 'Architecture of FPGA embedded multiprocessor programmable controller  2952–2961 [6] Parma, GG, Dinavahi, V.: 'Real-time digital hardware simulation of power electronics and
     Url https://digital-library.theiet.org/content/journals/10.1049/joe.2018.8879


     Search term "Case+Study"+"Hardware+simulation"+"PLC"+OR+"FPGA"
     Title A state-space modeling approach for the FPGA-based real-time simulation of high switching frequency power converters
     Author ['HF Blanchette', 'T Ould-Bachir']
     Venue IEEE Transactions on …
     Year 2011
     Abstract 5 is considered. The time step for this case study is set to 75 ns, which is the achievable time step of the FPGA implementation presented in Section V. The M matrix associated with this circuit is given by M = [ M11 M12 M21 M22 ] (13)
     Url https://ieeexplore.ieee.org/abstract/document/6117078/


     Search term "Case+Study"+"Hardware+simulation"+"PLC"+OR+"FPGA"
     Title Virtual Platform of FPGA based MPSoC for Power Electronics Applications: OS simulation
     Author ['E Díaz', 'R Mateos', 'E Bueno']
     Venue IECON 2019-45th Annual …
     Year 2019
     Abstract Virtual Platform of FPGA based MPSoC for Power  switcher connecting both micro-grids to mains when their voltage and phase are similar [4]. This case study is used to  allows to use Remote Port with all Xilinx solutions, and also, to synchronize with our hardware simulation in a
     Url https://ieeexplore.ieee.org/abstract/document/8927331/


     Search term "Case+Study"+"Hardware+simulation"+"PLC"+OR+"FPGA"
     Title Methodology and technique to improve throughput of fpga-based cal dataflow programs: Case study of the rvc mpeg-4 sp intra decoder
     Author ['H Amer', 'AAH Ab Rahman', 'I Amer']
     Venue … IEEE Workshop on …
     Year 2011
     Abstract The tool was reported in [8], with a case study of the RVC MPEG-4 SP implemented on multicore processors  Xilinx Virtex-5 FPGA  Modelsim hardware simulation has been performed to obtain the latency in terms of the number of clock cycles, while XST synthesis tool has been
     Url https://ieeexplore.ieee.org/abstract/document/6088972/


     Search term "Case+Study"+"Hardware+simulation"+"PLC"+OR+"FPGA"
     Title FPGA-based hardware-in-the-loop for multi-domain simulation
     Author ['AD Benhamadouche', 'F Djahli', 'A Ballouti']
     Venue International Journal of …
     Year 2019
     Abstract On the other hand, to test the developed plat- form, a practical case study of a controlled power converter is used, where the digital controller is implemented in FPGA and the  7. Parma GG, Dinavahi V., Real-time digital hardware simulation of power electronics and drives, IEEE
     Url https://www.worldscientific.com/doi/abs/10.1142/S179396231950020X


     Search term "Case+Study"+"Hardware+simulation"+"PLC"+OR+"FPGA"
     Title Fast FPGA-emulation-based simulation environment for custom processors
     Author ['Y Nakamura', 'K Hosokawa']
     Venue IEICE transactions on fundamentals of …
     Year 2006
     Abstract 4. Case Study for Chip Design  The key ideas are to use a break- control unit and a debugging buffer to improve the FPGA emulator  In our experiments, the proposed methodology was used to make a perfectly clock accurate hardware simulation operating at 1– 30 MHz with the
     Url https://search.ieice.org/bin/summary.php?id=e89-a_12_3464


     Search term "Case+Study"+"Hardware+simulation"+"PLC"+OR+"FPGA"
     Title FPGA based Hardware-in-the-Loop Simulation for Digital Control of Power Converters using VHDL-AMS
     Author ['AD Benhamadouche', 'A Ballouti', 'F Djahli']
     Venue INTERNATIONAL …
     Year 2018
     Abstract The feasibility and the benefits of the presented approach are demonstrated through a practical case study of a  reach our goal, we have to find the best way to bring together FPGA prototyping and VHDL-AMS modeling in an advanced software/hardware simulation platform
     Url http://13.233.42.234/Downloads/Volume9No12/Paper_73-FPGA_based_Hardware_in_the_Loop_Simulation.pdf


     Search term "Case+Study"+"Hardware+simulation"+"PLC"+OR+"FPGA"
     Title Hardware-in-the-loop simulation of power electronic systems using adaptive discretization
     Author ['MOO Faruque', 'V Dinavahi']
     Venue IEEE transactions on industrial …
     Year 2009
     Abstract matrices and system equations are changed while the simulation is running. The voltage source converter (VSC) based HVDC sys- tem is used as a case study. Two Z-transform based discretization techniques known as the Step
     Url https://ieeexplore.ieee.org/abstract/document/5340670/


     Search term "Case+Study"+"Hardware+simulation"+"PLC"+OR+"FPGA"
     Title A Novel Nonlinear Function Evaluation Approach for Efficient FPGA Mapping of Neuron and Synaptic Plasticity Models
     Author ['E Jokar', 'H Abolfathi', 'A Ahmadi']
     Venue IEEE transactions on …
     Year 2019
     Abstract The time– domain hardware simulation results are presented in Section VI, while Section VII gives the FPGA resource usage for each case study and compares the results with the previously pub- lished works. Section VIII concludes the paper. II
     Url https://ieeexplore.ieee.org/abstract/document/8649594/


     Search term "Case+Study"+"Hardware+simulation"+"PLC"+OR+"FPGA"
     Title FPGA design methodology for DSP industrial applications-A case study of a three-phase positive-sequence detector
     Author ['PSB Nascimento', 'FAS Neves']
     Venue … 25th Symposium on …
     Year 2012
     Abstract frequency positive-sequence (FFPS) component in three-phase electric signals is used, in this work, as a case study  PGA VHDL code with this code is compiled for hardware simulation and ementation are used for the ribed in the Section II and FPGA is recorded
     Url https://ieeexplore.ieee.org/abstract/document/6344430/


     Search term "Case+Study"+"Hardware+simulation"+"PLC"+OR+"FPGA"
     Title FPGA based hardware in the loop test of railway traction system
     Author ['C Liu', 'R Ma', 'B Hao', 'H Luo', 'F Gao']
     Venue 2018 IEEE International …
     Year 2018
     Abstract The discretization method used in this case study is bacNward Euler algorithm  [5] Myaing A, Dinavahi V. FPGA-based real  IEEE, 2007: 1-9. [13] Parma GG, Dinavahi V. Real-time digital hardware simulation of power electronics and drives[J]. Power Delivery, IEEE Transactions on
     Url https://ieeexplore.ieee.org/abstract/document/8349875/


     Search term "Case+Study"+"Hardware+simulation"+"PLC"+OR+"FPGA"
     Title Co-simulation method for hardware/software evaluation using Xilinx system generator: a case study on image compression algorithms for capsule endoscopy
     Author ['Q Al-Shebani', 'P Premaratne', 'PJ Vial']
     Venue 2018 12th …
     Year 2018
     Abstract are the main reasons for selecting the capsule endoscopy compression system for this case study  comparison, the hardware co-simulation is implemented using the same FPGA device for  Keywords—image compression, hardware simulation, Xilinx design, capsule endoscopy
     Url https://ieeexplore.ieee.org/abstract/document/8631737/


     Search term "Case+Study"+"Hardware+simulation"+"PLC"+OR+"FPGA"
     Title FPMR: MapReduce framework on FPGA
     Author ['Y Shan', 'B Wang', 'J Yan', 'Y Wang', 'N Xu']
     Venue Proceedings of the 18th …
     Year 2010
     Abstract Section 2 introduces our FPGA-based design of the MapReduce framework. Section 3 invokes an application: RankBoost on FPGA to serve as a case study of FPMR. Section 4 shows the experimental results and discussions of the case study
     Url https://dl.acm.org/doi/abs/10.1145/1723112.1723129


     Search term "Case+Study"+"Hardware+simulation"+"PLC"+OR+"FPGA"
     Title Different types of hardware-in-the-loop simulation for electric drives
     Author ['A Bouscayrol']
     Venue 2008 IEEE International Symposium on …
     Year 2008
     Abstract 22] C. Dufour, J. Bélanger, S. Abourida, V. Lapointe, “FPGA-Based Real  PESC'07, Orlando, Florida, June 2007 [23] GG Parma, V. Dinavahi, “Real-Time Digital Hardware Simulation of Power  Digital real-time hardware-in-the- loop simulation for rail vehicles: A case study”, EPE'97
     Url https://ieeexplore.ieee.org/abstract/document/4677304/


     Search term "Case+Study"+"Hardware+simulation"+"PLC"+OR+"FPGA"
     Title Hybrid modeling of power electronic system for hardware-in-the-loop application
     Author ['C Liu', 'R Ma', 'H Bai', 'Z Li', 'F Gechter', 'F Gao']
     Venue Electric Power Systems …
     Year 2018
     Abstract that is commonly used in the electric locomotive train. The FPGA implementation of the case study is then presented and discussed in Section 5. Section 6 gives the conclusion. 2. Hybrid modeling of power electronic system
     Url https://www.sciencedirect.com/science/article/pii/S0378779618301913


     Search term "Case+Study"+"Hardware+simulation"+"PLC"+OR+"FPGA"
     Title A framework for fast hardware-software co-simulation
     Author ['A Hoffmann', 'T Kogel', 'H Meyr']
     Venue … Design, Automation and Test in …
     Year 2001
     Abstract Moreover, it is possible to couple processor, ASIC and FPGA prototypes via the RAVEN  4.1 Hardware Simulation with SystemC The SystemC class library provides a synthesizable C" subset in  5 A case study In a case study we successfully applied the proposed methodology to
     Url https://ieeexplore.ieee.org/abstract/document/915114/


     Search term "Case+Study"+"Hardware+simulation"+"PLC"+OR+"FPGA"
     Title Real-time simulation of power electronic systems based on predictive behavior
     Author ['C Liu', 'H Bai', 'S Zhuo', 'X Zhang', 'R Ma']
     Venue IEEE Transactions on …
     Year 2019
     Abstract dc–ac topology is presented as a case study. At last, a 25 ns time step in the National Instru- ments FlexRIO platform is achieved. Results comparison with the reference model is also identified and discussed. Index Terms—Field-programmable gate array (FPGA), hardware-in
     Url https://ieeexplore.ieee.org/abstract/document/8844298/


     Search term "Case+Study"+"Hardware+simulation"+"PLC"+OR+"FPGA"
     Title Towards FPGA hardware in the loop for QCA simulation
     Author ['A Olson']
     Venue NA
     Year 2011
     Abstract Theses Thesis/Dissertation Collections 2011 Towards FPGA hardware in the loop for QCA simulation Alan Olson  Thesis. Rochester Institute of Technology. Accessed from Page 2. Towards FPGA Hardware in the Loop for QCA Simulation by Alan Olson
     Url http://scholarworks.rit.edu/cgi/viewcontent.cgi?article=8152&context=theses


     Search term "Case+Study"+"Hardware+simulation"+"PLC"+OR+"FPGA"
     Title An adaptive hardware classifier in FPGA based-on a cellular compact genetic algorithm and block-based neural network
     Author ['Y Jewajinda']
     Venue 2008 International Symposium on …
     Year 2008
     Abstract cellular compact genetic algorithm and BBNN layers are presented in Section V. Section VI describes XOR problem as a case study  This saving can allow implementing more nodes of BBNN in one FPGA  13 shows the hardware simulation results of training of the XOR problem
     Url https://ieeexplore.ieee.org/abstract/document/4700275/


     Search term "Case+Study"+"Hardware+simulation"+"PLC"+OR+"FPGA"
     Title Characteristics and design of power hardware-in-the-loop simulations for electrical power systems
     Author ['GF Lauss', 'MO Faruque', 'K Schoder']
     Venue IEEE Transactions …
     Year 2015
     Abstract From a hardware architectural point of view, the DRTS can be divided into the following categories: (a) PC-based, (b) custom-processor based, (c) super-computer based, and (d) FPGA based  Simulation on FPGA is a good solution to achieve this particular performance
     Url https://ieeexplore.ieee.org/abstract/document/7177085/


     Search term "Case+Study"+"Hardware+simulation"+"PLC"+OR+"FPGA"
     Title FPGA infrastructure for the development of augmented reality applications
     Author ['GF Guimarães', 'JPSM Lima', 'JMXN Teixeira']
     Venue Proceedings of the 20th …
     Year 2007
     Abstract 6.1 Pong Game As first case study, Pong game was implemented, where two players control two bars  Some of them are the FPGA size (number of LEs available), the circuit's clock  The time to compile and generate the hardware simulation is bigger than a software compilation
     Url https://dl.acm.org/doi/abs/10.1145/1284480.1284568


     Search term "Case+Study"+"Hardware+simulation"+"PLC"+OR+"FPGA"
     Title FPGA implementation of a cellular univariate estimation of distribution algorithm and block-based neural network as an evolvable hardware
     Author ['Y Jewajinda', 'P Chongstitvatana']
     Venue 2008 IEEE Congress on …
     Year 2008
     Abstract of cellular compact genetic algorithm and BBNN layers are presented in Section V. Section VI describes XOR problem as a case study  17 shows the hardware simulation results of training of the XOR problem  TABLE I FPGA HARDWARE RESOURCE XILINX VIRTEX-5 LX50
     Url https://ieeexplore.ieee.org/abstract/document/4631253/


     Search term "Case+Study"+"Hardware+simulation"+"PLC"+OR+"FPGA"
     Title FPGA HardCore single processor implementation of RT control applications
     Author ['SB Othman', 'M Ghrissi', 'AKB Salem']
     Venue 2008 3rd International …
     Year 2008
     Abstract Our case study is a physical process composed by a loaded DC motor supplied with a DC  REFERENCES [1] V. Aggarwal and R. Kuhlman, "Simulating Sensors on FPGA Hardware," Embedded Systems Conferences  [2] H. Shouling and X. Xuping, "Hardware simulation of an
     Url https://ieeexplore.ieee.org/abstract/document/4540272/


     Search term "Case+Study"+"Hardware+simulation"+"PLC"+OR+"FPGA"
     Title Speeding Up Simulation by Emulation-A Case Study
     Author ['C Fritsch', 'J Haufe', 'T Berndt']
     Venue Proceedings User's Forum
     Year 1999
     Abstract Usually, FPGA- or processor based hardware is applied. This paper describes as a case study how parts of the ASIC design can be executed on an  In order to combine hardware simulation and emulation within a common cosimulation environment, we need a hardware link
     Url http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.92.2466&rep=rep1&type=pdf


     Search term "Case+Study"+"Hardware+simulation"+"PLC"+OR+"FPGA"
     Title A case of system-level hardware/software co-design and co-verification of a commodity multi-processor system with custom hardware
     Author ['S Hong', 'T Oguntebi', 'J Casper', 'N Bronson']
     Venue Proceedings of the …
     Year 2012
     Abstract This paper presents an interesting system-level co-design and co-verification case study for a  was nearly impossible in our previous FPGA execution  cute the application software compiled with the entire STM library in conjunction with the target hardware simulation
     Url https://dl.acm.org/doi/abs/10.1145/2380445.2380524


     Search term "Case+Study"+"Hardware+simulation"+"PLC"+OR+"FPGA"
     Title Flexible Software to Hardware Migration Methodology for FPGA Design and Verification
     Author ['M Trapaglia', 'R Cayssials']
     Venue 2019 X Southern …
     Year 2019
     Abstract The migration methodology is stated in section V. A case study to migrate and verify an  The DUT is simulated in a hardware simulation environment, but properties and methods of the DUTILS  also an automated process to embed the project into the target platform (SoC FPGA)
     Url https://ieeexplore.ieee.org/abstract/document/8714377/


     Search term "Case+Study"+"Hardware+simulation"+"PLC"+OR+"FPGA"
     Title Pyverilog: A python-based hardware design processing toolkit for verilog hdl
     Author ['S Takamaeda-Yamazaki']
     Venue International Symposium on Applied …
     Year 2015
     Abstract Verilog code generator. We show a case study that uses Pyverilog as the fun- damental back-end library. We have developed flipSyrup, a framework for efficient rapid prototyping by virtually enlarging FPGA resources. By using
     Url https://link.springer.com/chapter/10.1007/978-3-319-16214-0_42

