#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x174f680 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x174f810 .scope module, "tb" "tb" 3 56;
 .timescale -12 -12;
L_0x173f8d0 .functor NOT 1, L_0x1780150, C4<0>, C4<0>, C4<0>;
L_0x173fed0 .functor XOR 8, L_0x177fe80, L_0x177ff20, C4<00000000>, C4<00000000>;
L_0x17401d0 .functor XOR 8, L_0x173fed0, L_0x1780010, C4<00000000>, C4<00000000>;
v0x177dad0_0 .net *"_ivl_10", 7 0, L_0x1780010;  1 drivers
v0x177dbd0_0 .net *"_ivl_12", 7 0, L_0x17401d0;  1 drivers
v0x177dcb0_0 .net *"_ivl_2", 7 0, L_0x177fde0;  1 drivers
v0x177dd70_0 .net *"_ivl_4", 7 0, L_0x177fe80;  1 drivers
v0x177de50_0 .net *"_ivl_6", 7 0, L_0x177ff20;  1 drivers
v0x177df80_0 .net *"_ivl_8", 7 0, L_0x173fed0;  1 drivers
v0x177e060_0 .var "clk", 0 0;
v0x177e100_0 .net "in", 7 0, v0x177ca20_0;  1 drivers
v0x177e1a0_0 .net "out_dut", 7 0, L_0x177fa70;  1 drivers
v0x177e2f0_0 .net "out_ref", 7 0, L_0x177e8c0;  1 drivers
v0x177e3c0_0 .var/2u "stats1", 159 0;
v0x177e480_0 .var/2u "strobe", 0 0;
v0x177e540_0 .net "tb_match", 0 0, L_0x1780150;  1 drivers
v0x177e600_0 .net "tb_mismatch", 0 0, L_0x173f8d0;  1 drivers
v0x177e6c0_0 .net "wavedrom_enable", 0 0, v0x177cae0_0;  1 drivers
v0x177e790_0 .net "wavedrom_title", 511 0, v0x177cb80_0;  1 drivers
L_0x177fde0 .concat [ 8 0 0 0], L_0x177e8c0;
L_0x177fe80 .concat [ 8 0 0 0], L_0x177e8c0;
L_0x177ff20 .concat [ 8 0 0 0], L_0x177fa70;
L_0x1780010 .concat [ 8 0 0 0], L_0x177e8c0;
L_0x1780150 .cmp/eeq 8, L_0x177fde0, L_0x17401d0;
S_0x1753fb0 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x174f810;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 8 "out";
L_0x173fbd0 .functor BUFZ 8, v0x177ca20_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x173f3e0_0 .net *"_ivl_0", 0 0, L_0x177eb00;  1 drivers
v0x173f6e0_0 .net *"_ivl_10", 0 0, L_0x177f0b0;  1 drivers
v0x173f9e0_0 .net *"_ivl_12", 0 0, L_0x177f1a0;  1 drivers
v0x173fce0_0 .net *"_ivl_14", 0 0, L_0x177f2e0;  1 drivers
v0x173ffe0_0 .net *"_ivl_2", 0 0, L_0x177ebf0;  1 drivers
v0x17402e0_0 .net *"_ivl_27", 7 0, L_0x173fbd0;  1 drivers
v0x17405e0_0 .net *"_ivl_4", 0 0, L_0x177ed30;  1 drivers
v0x177be00_0 .net *"_ivl_6", 0 0, L_0x177ee50;  1 drivers
v0x177bee0_0 .net *"_ivl_8", 0 0, L_0x177efd0;  1 drivers
v0x177bfc0_0 .net "in", 7 0, v0x177ca20_0;  alias, 1 drivers
v0x177c0a0_0 .net "out", 7 0, L_0x177e8c0;  alias, 1 drivers
LS_0x177e8c0_0_0 .concat8 [ 1 1 1 1], L_0x177eb00, L_0x177ebf0, L_0x177ed30, L_0x177ee50;
LS_0x177e8c0_0_4 .concat8 [ 1 1 1 1], L_0x177efd0, L_0x177f0b0, L_0x177f1a0, L_0x177f2e0;
L_0x177e8c0 .concat8 [ 4 4 0 0], LS_0x177e8c0_0_0, LS_0x177e8c0_0_4;
L_0x177eb00 .part L_0x173fbd0, 7, 1;
L_0x177ebf0 .part L_0x173fbd0, 6, 1;
L_0x177ed30 .part L_0x173fbd0, 5, 1;
L_0x177ee50 .part L_0x173fbd0, 4, 1;
L_0x177efd0 .part L_0x173fbd0, 3, 1;
L_0x177f0b0 .part L_0x173fbd0, 2, 1;
L_0x177f1a0 .part L_0x173fbd0, 1, 1;
L_0x177f2e0 .part L_0x173fbd0, 0, 1;
S_0x177c1e0 .scope module, "stim1" "stimulus_gen" 3 91, 3 14 0, S_0x174f810;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "in";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v0x177c960_0 .net "clk", 0 0, v0x177e060_0;  1 drivers
v0x177ca20_0 .var "in", 7 0;
v0x177cae0_0 .var "wavedrom_enable", 0 0;
v0x177cb80_0 .var "wavedrom_title", 511 0;
E_0x174e740/0 .event negedge, v0x177c960_0;
E_0x174e740/1 .event posedge, v0x177c960_0;
E_0x174e740 .event/or E_0x174e740/0, E_0x174e740/1;
E_0x174e3d0 .event negedge, v0x177c960_0;
E_0x174e780 .event posedge, v0x177c960_0;
S_0x177c460 .scope task, "wavedrom_start" "wavedrom_start" 3 26, 3 26 0, S_0x177c1e0;
 .timescale -12 -12;
v0x177c660_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x177c760 .scope task, "wavedrom_stop" "wavedrom_stop" 3 29, 3 29 0, S_0x177c1e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x177ccc0 .scope module, "top_module1" "top_module" 3 99, 4 1 0, S_0x174f810;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 8 "out";
v0x177cef0_0 .net *"_ivl_1", 0 0, L_0x177f3d0;  1 drivers
v0x177cff0_0 .net *"_ivl_11", 0 0, L_0x177f800;  1 drivers
v0x177d0d0_0 .net *"_ivl_13", 0 0, L_0x177f8e0;  1 drivers
v0x177d190_0 .net *"_ivl_15", 0 0, L_0x177f980;  1 drivers
v0x177d270_0 .net *"_ivl_3", 0 0, L_0x177f470;  1 drivers
v0x177d3a0_0 .net *"_ivl_5", 0 0, L_0x177f510;  1 drivers
v0x177d480_0 .net *"_ivl_7", 0 0, L_0x177f5b0;  1 drivers
v0x177d560_0 .net *"_ivl_9", 0 0, L_0x177f760;  1 drivers
v0x177d640_0 .net "in", 7 0, v0x177ca20_0;  alias, 1 drivers
v0x177d790_0 .net "out", 7 0, L_0x177fa70;  alias, 1 drivers
L_0x177f3d0 .part v0x177ca20_0, 0, 1;
L_0x177f470 .part v0x177ca20_0, 1, 1;
L_0x177f510 .part v0x177ca20_0, 2, 1;
L_0x177f5b0 .part v0x177ca20_0, 3, 1;
L_0x177f760 .part v0x177ca20_0, 4, 1;
L_0x177f800 .part v0x177ca20_0, 5, 1;
L_0x177f8e0 .part v0x177ca20_0, 6, 1;
L_0x177f980 .part v0x177ca20_0, 7, 1;
LS_0x177fa70_0_0 .concat [ 1 1 1 1], L_0x177f980, L_0x177f8e0, L_0x177f800, L_0x177f760;
LS_0x177fa70_0_4 .concat [ 1 1 1 1], L_0x177f5b0, L_0x177f510, L_0x177f470, L_0x177f3d0;
L_0x177fa70 .concat [ 4 4 0 0], LS_0x177fa70_0_0, LS_0x177fa70_0_4;
S_0x177d8d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 105, 3 105 0, S_0x174f810;
 .timescale -12 -12;
E_0x17399f0 .event anyedge, v0x177e480_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x177e480_0;
    %nor/r;
    %assign/vec4 v0x177e480_0, 0;
    %wait E_0x17399f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x177c1e0;
T_3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x177ca20_0, 0;
    %wait E_0x174e3d0;
    %wait E_0x174e780;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x177ca20_0, 0;
    %wait E_0x174e780;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x177ca20_0, 0;
    %wait E_0x174e780;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0x177ca20_0, 0;
    %wait E_0x174e780;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v0x177ca20_0, 0;
    %wait E_0x174e780;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x177ca20_0, 0;
    %wait E_0x174e780;
    %pushi/vec4 192, 0, 8;
    %assign/vec4 v0x177ca20_0, 0;
    %wait E_0x174e780;
    %pushi/vec4 224, 0, 8;
    %assign/vec4 v0x177ca20_0, 0;
    %wait E_0x174e780;
    %pushi/vec4 240, 0, 8;
    %assign/vec4 v0x177ca20_0, 0;
    %wait E_0x174e3d0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x177c760;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x174e740;
    %vpi_func 3 50 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v0x177ca20_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 51 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x174f810;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x177e060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x177e480_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x174f810;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x177e060_0;
    %inv;
    %store/vec4 v0x177e060_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x174f810;
T_6 ;
    %vpi_call/w 3 83 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 84 "$dumpvars", 32'sb00000000000000000000000000000001, v0x177c960_0, v0x177e600_0, v0x177e100_0, v0x177e2f0_0, v0x177e1a0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x174f810;
T_7 ;
    %load/vec4 v0x177e3c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x177e3c0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x177e3c0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 114 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 115 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x177e3c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x177e3c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 117 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 118 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x177e3c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x177e3c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 119 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x174f810;
T_8 ;
    %wait E_0x174e740;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x177e3c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x177e3c0_0, 4, 32;
    %load/vec4 v0x177e540_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x177e3c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 130 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x177e3c0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x177e3c0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x177e3c0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x177e2f0_0;
    %load/vec4 v0x177e2f0_0;
    %load/vec4 v0x177e1a0_0;
    %xor;
    %load/vec4 v0x177e2f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x177e3c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x177e3c0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x177e3c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x177e3c0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/vectorr/vectorr_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/human/vectorr/iter0/response17/top_module.sv";
