// Seed: 2675628294
module module_0 (
    output supply1 id_0,
    input wor id_1,
    input uwire id_2,
    output uwire id_3,
    output tri0 id_4,
    input supply0 id_5,
    input tri id_6
);
  logic id_8;
  ;
  wire ["" <->  1 : 1] id_9 = id_5;
  wire id_10;
endmodule
module module_1 (
    output tri0  id_0,
    input  tri0  id_1,
    input  tri1  id_2,
    output uwire id_3,
    output tri1  id_4
);
  id_6(
      (-1)
  );
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_3,
      id_0,
      id_2,
      id_1
  );
  assign modCall_1.id_5 = 0;
  wire id_7;
endmodule
