
AssignmentOne.elf:     file format elf32-littlenios2
AssignmentOne.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00000254

Program Header:
    LOAD off    0x00001020 vaddr 0x00000020 paddr 0x00000020 align 2**12
         filesz 0x0001a924 memsz 0x0001a924 flags r-x
    LOAD off    0x0001c000 vaddr 0x01000000 paddr 0x01000000 align 2**12
         filesz 0x00000000 memsz 0x00000000 flags r-x
    LOAD off    0x0001c000 vaddr 0x08000000 paddr 0x08000000 align 2**12
         filesz 0x00002b28 memsz 0x0007ff28 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000000  01000000  01000000  0001c000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000234  00000020  00000020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         0001a6f0  00000254  00000254  00001254  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       000009bc  08000000  08000000  0001c000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       0000216c  080009bc  080009bc  0001c9bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          0007d4a5  08002b28  08002b28  0001eb28  2**2
                  ALLOC, SMALL_DATA
  6 .onchip_memory 00000000  0001a944  0001a944  0001eb28  2**0
                  CONTENTS
  7 .flash_controller 00000000  01000020  01000020  0001eb28  2**0
                  CONTENTS
  8 .sdram        00000000  0807ff28  0807ff28  0001eb28  2**0
                  CONTENTS
  9 .comment      00000023  00000000  00000000  0001eb28  2**0
                  CONTENTS, READONLY
 10 .debug_aranges 000011d8  00000000  00000000  0001eb50  2**3
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_info   0002d705  00000000  00000000  0001fd28  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 0000b8dd  00000000  00000000  0004d42d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000f117  00000000  00000000  00058d0a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000041e8  00000000  00000000  00067e24  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0000625d  00000000  00000000  0006c00c  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_loc    00019526  00000000  00000000  00072269  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_alt_sim_info 00000050  00000000  00000000  0008b790  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_ranges 00001bf8  00000000  00000000  0008b7e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 19 .thread_model 00000003  00000000  00000000  000931b9  2**0
                  CONTENTS, READONLY
 20 .cpu          00000005  00000000  00000000  000931bc  2**0
                  CONTENTS, READONLY
 21 .qsys         00000001  00000000  00000000  000931c1  2**0
                  CONTENTS, READONLY
 22 .simulation_enabled 00000001  00000000  00000000  000931c2  2**0
                  CONTENTS, READONLY
 23 .sysid_hash   00000004  00000000  00000000  000931c3  2**0
                  CONTENTS, READONLY
 24 .sysid_base   00000004  00000000  00000000  000931c7  2**0
                  CONTENTS, READONLY
 25 .sysid_time   00000004  00000000  00000000  000931cb  2**0
                  CONTENTS, READONLY
 26 .stderr_dev   00000009  00000000  00000000  000931cf  2**0
                  CONTENTS, READONLY
 27 .stdin_dev    00000009  00000000  00000000  000931d8  2**0
                  CONTENTS, READONLY
 28 .stdout_dev   00000009  00000000  00000000  000931e1  2**0
                  CONTENTS, READONLY
 29 .sopc_system_name 00000005  00000000  00000000  000931ea  2**0
                  CONTENTS, READONLY
 30 .quartus_project_dir 00000037  00000000  00000000  000931ef  2**0
                  CONTENTS, READONLY
 31 .sopcinfo     000adc75  00000000  00000000  00093226  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
01000000 l    d  .entry	00000000 .entry
00000020 l    d  .exceptions	00000000 .exceptions
00000254 l    d  .text	00000000 .text
08000000 l    d  .rodata	00000000 .rodata
080009bc l    d  .rwdata	00000000 .rwdata
08002b28 l    d  .bss	00000000 .bss
0001a944 l    d  .onchip_memory	00000000 .onchip_memory
01000020 l    d  .flash_controller	00000000 .flash_controller
0807ff28 l    d  .sdram	00000000 .sdram
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../AssignmentOne_bsp//obj/HAL/src/crt0.o
00000298 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 obj/default/FreeRTOS/port_asm.o
00000020 l       .exceptions	00000000 save_context
0000009c l       .exceptions	00000000 save_sp_to_pxCurrentTCB
000000ac l       .exceptions	00000000 hw_irq_test
00000150 l       .exceptions	00000000 soft_exceptions
000000c0 l       .exceptions	00000000 hw_irq_handler
000000d4 l       .exceptions	00000000 restore_context
0000016c l       .exceptions	00000000 call_scheduler
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 croutine.c
08002c20 l     O .bss	00000028 pxReadyCoRoutineLists
08002c48 l     O .bss	00000014 xDelayedCoRoutineList1
08002c5c l     O .bss	00000014 xDelayedCoRoutineList2
08002b28 l     O .bss	00000004 pxDelayedCoRoutineList
08002b2c l     O .bss	00000004 pxOverflowDelayedCoRoutineList
08002c70 l     O .bss	00000014 xPendingReadyCoRoutineList
08002b34 l     O .bss	00000004 uxTopCoRoutineReadyPriority
08002b38 l     O .bss	00000004 xCoRoutineTickCount
08002b3c l     O .bss	00000004 xLastTickCount
08002b40 l     O .bss	00000004 xPassedTicks
000007bc l     F .text	000000a0 prvInitialiseCoRoutineLists
00000498 l     F .text	000000e0 prvCheckPendingReadyList
00000578 l     F .text	00000158 prvCheckDelayedList
00000000 l    df *ABS*	00000000 event_groups.c
00000f60 l     F .text	00000070 prvTestWaitCondition
00000000 l    df *ABS*	00000000 heap.c
08002c84 l     O .bss	0007d000 xHeap
08002ac8 l     O .rwdata	00000002 heapSTRUCT_SIZE
08002acc l     O .rwdata	00000004 xTotalHeapSize
08002b44 l     O .bss	00000008 xStart
08002b4c l     O .bss	00000004 pxEnd
08002ad0 l     O .rwdata	00000004 xFreeBytesRemaining
00001210 l     F .text	000000c0 prvHeapInit
000012d0 l     F .text	00000134 prvInsertBlockIntoFreeList
00000000 l    df *ABS*	00000000 list.c
00000000 l    df *ABS*	00000000 port.c
000016d4 l     F .text	0000002c prvReadGp
00001838 l     F .text	0000009c prvSetupTimerInterrupt
00000000 l    df *ABS*	00000000 queue.c
00002690 l     F .text	00000190 prvCopyDataToQueue
00002a40 l     F .text	00000058 prvIsQueueFull
000028bc l     F .text	000000f4 prvUnlockQueue
00002820 l     F .text	0000009c prvCopyDataFromQueue
000029b0 l     F .text	00000050 prvIsQueueEmpty
00000000 l    df *ABS*	00000000 tasks.c
0807fc84 l     O .bss	000000f0 pxReadyTasksLists
0807fd74 l     O .bss	00000014 xDelayedTaskList1
0807fd88 l     O .bss	00000014 xDelayedTaskList2
08002b54 l     O .bss	00000004 pxDelayedTaskList
08002b58 l     O .bss	00000004 pxOverflowDelayedTaskList
0807fd9c l     O .bss	00000014 xPendingReadyList
0807fdb0 l     O .bss	00000014 xTasksWaitingTermination
08002b5c l     O .bss	00000004 uxTasksDeleted
08002b60 l     O .bss	00000004 uxCurrentNumberOfTasks
08002b64 l     O .bss	00000004 xTickCount
08002b68 l     O .bss	00000004 uxTopReadyPriority
08002b6c l     O .bss	00000004 xSchedulerRunning
08002b70 l     O .bss	00000004 uxPendedTicks
08002b74 l     O .bss	00000004 xYieldPending
08002b78 l     O .bss	00000004 xNumOfOverflows
08002b7c l     O .bss	00000004 uxTaskNumber
08002ad4 l     O .rwdata	00000004 xNextTaskUnblockTime
08002b80 l     O .bss	00000004 uxSchedulerSuspended
00003bdc l     F .text	000000c4 prvAllocateTCBAndStack
000038b0 l     F .text	0000014c prvInitialiseTCBVariables
000039fc l     F .text	000000ac prvInitialiseTaskLists
00003da8 l     F .text	00000068 prvResetNextTaskUnblockTime
00003b50 l     F .text	0000008c prvAddCurrentTaskToDelayedList
00003894 l     F .text	0000001c prvIdleTask
08000039 l     O .rodata	00000014 ucExpectedStackBytes.2845
00003aa8 l     F .text	000000a8 prvCheckTasksWaitingTermination
00003d64 l     F .text	00000044 prvDeleteTCB
00003ca0 l     F .text	00000064 prvTaskCheckFreeStackSpace
00000000 l    df *ABS*	00000000 timers.c
0807fdc4 l     O .bss	00000014 xActiveTimerList1
0807fdd8 l     O .bss	00000014 xActiveTimerList2
08002b84 l     O .bss	00000004 pxCurrentTimerList
08002b88 l     O .bss	00000004 pxOverflowTimerList
08002b8c l     O .bss	00000004 xTimerQueue
00005008 l     F .text	0000007c prvCheckForValidListAndQueue
00004ae4 l     F .text	0000003c prvTimerTask
00004a2c l     F .text	000000b8 prvProcessExpiredTimer
00004c84 l     F .text	000000dc prvInsertTimerInActiveList
00004bc0 l     F .text	00000060 prvGetNextExpireTime
00004b20 l     F .text	000000a0 prvProcessTimerOrBlockTask
00004d60 l     F .text	00000198 prvProcessReceivedCommands
00004c20 l     F .text	00000064 prvSampleTimeNow
08002b90 l     O .bss	00000004 xLastTime.2766
00004ef8 l     F .text	00000110 prvSwitchTimerLists
00000000 l    df *ABS*	00000000 hello_world.c
000054c0 l     F .text	0000003c Switch_Control_Task
000054fc l     F .text	00000068 Load_LED_Ctrl_Task
00005b9c l     F .text	00000164 Keyboard_Task
00005928 l     F .text	00000274 Stability_Monitor_Task
00005564 l     F .text	000003c4 Load_Management_Task
00000000 l    df *ABS*	00000000 lesf2.c
00000000 l    df *ABS*	00000000 mulsf3.c
00000000 l    df *ABS*	00000000 subsf3.c
00000000 l    df *ABS*	00000000 fixsfsi.c
00000000 l    df *ABS*	00000000 floatsisf.c
00000000 l    df *ABS*	00000000 divdf3.c
00000000 l    df *ABS*	00000000 floatsidf.c
00000000 l    df *ABS*	00000000 extendsfdf2.c
00000000 l    df *ABS*	00000000 truncdfsf2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 vfprintf.c
08000292 l     O .rodata	00000010 zeroes.4404
00009da8 l     F .text	000000bc __sbprintf
080002a2 l     O .rodata	00000010 blanks.4403
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 dtoa.c
00009fb8 l     F .text	00000200 quorem
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
0000bae8 l     F .text	00000008 __fp_unlock
0000bafc l     F .text	0000019c __sinit.part.1
0000bc98 l     F .text	00000008 __fp_lock
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 impure.c
080009bc l     O .rwdata	00000424 impure_data
00000000 l    df *ABS*	00000000 locale.c
08000e00 l     O .rwdata	00000020 lc_ctype_charset
08000de0 l     O .rwdata	00000020 lc_message_charset
08000e20 l     O .rwdata	00000038 lconv
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 mprec.c
080002d4 l     O .rodata	0000000c p05.2768
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 s_fpclassify.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 strcmp.c
00000000 l    df *ABS*	00000000 vfprintf.c
0000ee24 l     F .text	000000fc __sprint_r.part.0
08000408 l     O .rodata	00000010 blanks.4348
080003f8 l     O .rodata	00000010 zeroes.4349
000103b0 l     F .text	000000bc __sbprintf
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fputwc.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wcrtomb.c
00000000 l    df *ABS*	00000000 wctomb_r.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 adddf3.c
00000000 l    df *ABS*	00000000 eqdf2.c
00000000 l    df *ABS*	00000000 gedf2.c
00000000 l    df *ABS*	00000000 ledf2.c
00000000 l    df *ABS*	00000000 muldf3.c
00000000 l    df *ABS*	00000000 subdf3.c
00000000 l    df *ABS*	00000000 fixdfsi.c
00000000 l    df *ABS*	00000000 floatunsidf.c
00000000 l    df *ABS*	00000000 alt_close.c
00013490 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_dev.c
0001359c l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_fstat.c
000135c8 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_isatty.c
000136b4 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_lseek.c
00013794 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_malloc_lock.c
00000000 l    df *ABS*	00000000 alt_read.c
00013968 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_sbrk.c
08002b0c l     O .rwdata	00000004 heap_end
00000000 l    df *ABS*	00000000 alt_write.c
00013bb4 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
00013ce8 l     F .text	00000034 alt_dev_reg
08001408 l     O .rwdata	000000dc flash_controller
080014e4 l     O .rwdata	00001060 jtag_uart
08002544 l     O .rwdata	00000120 character_lcd
08002664 l     O .rwdata	000000c4 uart
08002728 l     O .rwdata	00000038 ps2
08002760 l     O .rwdata	00000048 video_character_buffer_with_dma
080027a8 l     O .rwdata	00000054 video_pixel_buffer_dma
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash.c
000140a8 l     F .text	00000034 alt_flash_device_register
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_table.c
00014ef8 l     F .text	00000080 alt_read_16bit_query_entry
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
00015fa0 l     F .text	00000210 altera_avalon_jtag_uart_irq
000161b0 l     F .text	000000a0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207.c
08002b10 l     O .rwdata	00000004 colstart
000167e8 l     F .text	000000b8 lcd_write_command
000168a0 l     F .text	000000d8 lcd_write_data
00016978 l     F .text	000000d0 lcd_clear_screen
00016a48 l     F .text	000001f0 lcd_repaint_screen
00016c38 l     F .text	000000cc lcd_scroll_up
00016d04 l     F .text	000002ac lcd_handle_escape
00017484 l     F .text	000000ac alt_lcd_16207_timeout
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
000176c0 l     F .text	0000007c alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_init.c
00017964 l     F .text	000000a0 altera_avalon_uart_irq
00017a04 l     F .text	000000e4 altera_avalon_uart_rxirq
00017ae8 l     F .text	00000148 altera_avalon_uart_txirq
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
00017c84 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
00017e9c l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 altera_up_avalon_ps2.c
00000000 l    df *ABS*	00000000 altera_up_avalon_video_character_buffer_with_dma.c
00000000 l    df *ABS*	00000000 altera_up_ps2_keyboard.c
08002c14 l     O .bss	00000004 state.2101
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_dcache_flush.c
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
00019194 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_flash_dev.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
00019480 l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_open.c
000195c0 l     F .text	0000003c alt_get_errno
000195fc l     F .text	000000c4 alt_file_locked
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 altera_nios2_qsys_irq.c
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_amd.c
00019da0 l     F .text	000000cc alt_write_word_amd
00019c84 l     F .text	0000011c alt_wait_for_command_to_complete_amd
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_intel.c
0001a078 l     F .text	0000017c alt_unlock_block_intel
0001a1f4 l     F .text	000000d4 alt_write_word_intel
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 ctype_.c
0800083a l     O .rodata	00000180 _ctype_b
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 strcpy.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 alt_exit.c
0000e468 g     F .text	00000074 _mprec_log10
0000e554 g     F .text	0000008c __any_on
0001094c g     F .text	00000054 _isatty_r
080002e0 g     O .rodata	00000028 __mprec_tinytens
000138a4 g     F .text	0000007c alt_main
0001a5e8 g     F .text	00000090 strcpy
00007a28 g     F .text	000000c0 _puts_r
000149bc g     F .text	00000040 alt_read_query_entry_32bit
000182d0 g     F .text	00000060 alt_up_ps2_disable_read_interrupt
0807fe28 g     O .bss	00000100 alt_irq
000109a0 g     F .text	00000060 _lseek_r
000000c4 g       .exceptions	00000000 restore_sp_from_pxCurrentTCB
000034b4 g     F .text	00000080 vTaskPlaceOnUnorderedEventList
000011d0 g     F .text	00000020 xPortGetFreeHeapSize
0001416c g     F .text	000002a8 alt_flash_cfi_write
00000cb8 g     F .text	0000003c xEventGroupGetBitsFromISR
000120fc g     F .text	00000088 .hidden __eqdf2
0807ff28 g       *ABS*	00000000 __alt_heap_start
00004874 g     F .text	000000ac xTimerCreate
000079ec g     F .text	0000003c printf
00010bb8 g     F .text	0000009c _wcrtomb_r
0807fe14 g     O .bss	00000014 Prev_Five_Freq
0000ece4 g     F .text	0000005c __sseek
0000be38 g     F .text	00000010 __sinit
000188bc g     F .text	000000fc alt_up_char_buffer_string
00010a60 g     F .text	00000140 __swbuf_r
000180e8 g     F .text	00000034 read_CE_bit
00002ae0 g     F .text	00000098 vQueueWaitForMessageRestricted
0000c900 g     F .text	0000007c _setlocale_r
0000bca0 g     F .text	00000068 __sfmoreglue
00013944 g     F .text	00000024 __malloc_unlock
00018470 g     F .text	0000009c alt_up_ps2_read_data_byte_timeout
08002b98 g     O .bss	00000004 Maintenance
000187f0 g     F .text	000000cc alt_up_char_buffer_draw
00000938 g     F .text	0000017c xEventGroupSync
0000d488 g     F .text	0000015c memmove
0000085c g     F .text	00000088 xCoRoutineRemoveFromEventList
080027fc g     O .rwdata	00000198 key_table
000040a8 g     F .text	00000054 vTaskEnterCritical
0000be20 g     F .text	00000018 _cleanup
08002b9c g     O .bss	00000004 Current_Switch_State
08002ba0 g     O .bss	00000004 Current_ROC_Freq
0000207c g     F .text	000000e0 xQueueGenericSendFromISR
08002ba4 g     O .bss	00000004 Init_Load
0000d5e4 g     F .text	000000a8 _Balloc
000066a8 g     F .text	00000070 .hidden __fixsfsi
00012184 g     F .text	000000dc .hidden __gtdf2
00014b54 g     F .text	00000050 alt_write_flash_command_32bit_device_16bit_mode
01000000 g     F .entry	00000000 __reset
00001d4c g     F .text	00000090 xQueueGiveMutexRecursive
08002b50 g     O .bss	00000004 pxCurrentTCB
00018a14 g     F .text	00000070 get_multi_byte_make_code_index
000108f0 g     F .text	0000005c _fstat_r
00014660 g     F .text	000002e0 alt_flash_program_block
08002ba8 g     O .bss	00000004 semaphore
08002c00 g     O .bss	00000004 errno
0000ec60 g     F .text	00000008 __seofread
00018dfc g     F .text	00000064 set_keyboard_rate
08002c0c g     O .bss	00000004 alt_argv
000043ac g     F .text	00000188 xTaskNotify
0800aac6 g       *ABS*	00000000 _gp
000199b8 g     F .text	00000030 usleep
000061c4 g     F .text	000004e4 .hidden __subsf3
00000ab4 g     F .text	0000019c xEventGroupWaitBits
00018f78 g     F .text	00000078 reset_keyboard
08001288 g     O .rwdata	00000180 alt_fd_list
000017e0 g     F .text	00000038 xPortStartScheduler
08002bac g     O .bss	00000004 Ld_Manage_State
00002f24 g     F .text	00000048 vTaskEndScheduler
00019334 g     F .text	00000090 alt_find_dev
0000774c g     F .text	00000148 memcpy
00003448 g     F .text	0000006c vTaskPlaceOnEventList
00002b78 g     F .text	000001c4 xTaskGenericCreate
000189b8 g     F .text	0000005c alt_up_char_buffer_clear
0000baf0 g     F .text	0000000c _cleanup_r
00007124 g     F .text	000000dc .hidden __floatsidf
00019544 g     F .text	0000007c alt_io_redirect
00012260 g     F .text	000000f4 .hidden __ltdf2
00002514 g     F .text	0000007c xQueuePeekFromISR
0001a944 g       *ABS*	00000000 __DTOR_END__
00007ae8 g     F .text	00000014 puts
00001150 g     F .text	00000080 vPortFree
0000eb44 g     F .text	00000074 __fpclassifyd
0000029c g     F .text	00000144 xCoRoutineCreate
0000e3c4 g     F .text	000000a4 __ratio
01000000 g       *ABS*	00000000 __alt_mem_flash_controller
00010394 g     F .text	0000001c __vfiprintf_internal
000163a8 g     F .text	0000021c altera_avalon_jtag_uart_read
000079bc g     F .text	00000030 _printf_r
00007614 g     F .text	00000064 .hidden __udivsi3
000136f0 g     F .text	000000a4 isatty
08000330 g     O .rodata	000000c8 __mprec_tens
00003d04 g     F .text	00000060 uxTaskGetStackHighWaterMark
0000c97c g     F .text	0000000c __locale_charset
00005d00 g     F .text	000000c8 .hidden __lesf2
00001498 g     F .text	0000008c vListInsertEnd
08002bfc g     O .bss	00000004 __malloc_top_pad
000008e4 g     F .text	00000054 xEventGroupCreate
08002ae0 g     O .rwdata	00000004 __mb_cur_max
0000c9ac g     F .text	0000000c _localeconv_r
0000d9f0 g     F .text	0000003c __i2b
0000c2bc g     F .text	000004bc __sfvwrite_r
0000ebb8 g     F .text	00000054 _sbrk_r
00019e6c g     F .text	00000080 alt_program_intel
00000ee8 g     F .text	0000003c vEventGroupSetBitsCallback
00010a00 g     F .text	00000060 _read_r
0000146c g     F .text	0000002c vListInitialiseItem
0001911c g     F .text	00000078 alt_dcache_flush
08002b00 g     O .rwdata	00000004 alt_max_fd
00014940 g     F .text	0000003c alt_read_query_entry_8bit
000018d4 g     F .text	0000004c vPortSysTickHandler
000105e4 g     F .text	000000f0 _fclose_r
0001811c g     F .text	00000030 read_num_bytes_available
00019eec g     F .text	0000018c alt_erase_block_intel
0000bab8 g     F .text	00000030 fflush
08002994 g     O .rwdata	00000066 ascii_codes
08002bf8 g     O .bss	00000004 __malloc_max_sbrked_mem
00001920 g     F .text	00000170 alt_irq_register
00018084 g     F .text	00000034 read_RI_bit
00007200 g     F .text	00000110 .hidden __extendsfdf2
00011850 g     F .text	000008ac .hidden __adddf3
0000e16c g     F .text	0000010c __b2d
00011318 g     F .text	00000538 .hidden __umoddi3
000137d0 g     F .text	000000d4 lseek
08002ad8 g     O .rwdata	00000004 _global_impure_ptr
00000cf4 g     F .text	00000180 xEventGroupSetBits
0000e5e0 g     F .text	00000564 _realloc_r
0807ff28 g       *ABS*	00000000 __bss_end
000198b0 g     F .text	00000108 alt_tick
00010da0 g     F .text	00000578 .hidden __udivdi3
0001084c g     F .text	00000024 _fputwc_r
08000308 g     O .rodata	00000028 __mprec_bigtens
0000d7d4 g     F .text	00000104 __s2b
000133e8 g     F .text	000000a8 .hidden __floatunsidf
0000deac g     F .text	00000060 __mcmp
00000fd0 g     F .text	00000180 pvPortMalloc
000178c0 g     F .text	000000a4 altera_avalon_uart_init
00018180 g     F .text	0000002c read_data_byte
0000be58 g     F .text	00000018 __fp_lock_all
08002bb0 g     O .bss	00000004 LoadTimeExp
00002654 g     F .text	0000003c vQueueDelete
00001818 g     F .text	00000020 vPortEndScheduler
00001404 g     F .text	00000068 vListInitialise
00019814 g     F .text	0000009c alt_alarm_stop
000180b8 g     F .text	00000030 read_RE_bit
08002c04 g     O .bss	00000004 alt_irq_active
0000017c g     F .exceptions	000000d8 alt_irq_handler
08001260 g     O .rwdata	00000028 alt_dev_null
000030dc g     F .text	00000028 xTaskGetTickCount
00001edc g     F .text	000001a0 xQueueGenericSend
00005104 g     F .text	0000003c MaintenanceStateButton
00014e5c g     F .text	0000009c alt_set_flash_algorithm_func
00018330 g     F .text	00000074 alt_up_ps2_write_data_byte
0000d8d8 g     F .text	00000068 __hi0bits
00013368 g     F .text	00000080 .hidden __fixdfsi
00003fac g     F .text	000000fc xTaskPriorityDisinherit
08002bb4 g     O .bss	00000004 Thresh_Val
000149fc g     F .text	00000044 alt_write_flash_command_8bit_device_8bit_mode
08002a60 g     O .rwdata	00000066 multi_byte_make_code
00000000 g       *ABS*	00000000 __alt_mem_onchip_memory
08002af8 g     O .rwdata	00000008 alt_dev_list
00013bf0 g     F .text	000000f8 write
08002bb8 g     O .bss	00000004 LoadTimer
000035a0 g     F .text	000000f4 xTaskRemoveFromEventList
00013604 g     F .text	000000b0 fstat
08002bbc g     O .bss	00000004 threshold_mutex
00000c50 g     F .text	00000068 xEventGroupClearBits
00012260 g     F .text	000000f4 .hidden __ledf2
00015cb0 g     F .text	000000d8 alt_check_primary_table
0000dc24 g     F .text	00000140 __pow5mult
0000ef38 g     F .text	0000145c ___vfiprintf_internal_r
08002bf0 g     O .bss	00000004 __nlocale_changed
00007678 g     F .text	00000058 .hidden __umodsi3
000144a0 g     F .text	00000064 alt_flash_cfi_read
00014bf4 g     F .text	00000038 alt_write_native_8bit
0807ff28 g       *ABS*	00000000 end
00018660 g     F .text	00000098 alt_up_ps2_write_fd
00014a40 g     F .text	00000078 alt_write_flash_command_16bit_device_8bit_mode
00016fb0 g     F .text	000004d4 altera_avalon_lcd_16207_write
00002d3c g     F .text	000000d0 vTaskDelete
00018734 g     F .text	00000080 alt_up_char_buffer_init
00017ed8 g     F .text	000001ac altera_avalon_uart_write
00014f78 g     F .text	000005c8 alt_read_cfi_table
00015eec g     F .text	000000b4 altera_avalon_jtag_uart_init
000041a0 g     F .text	00000038 pvTaskIncrementMutexHeldCount
0001a944 g       *ABS*	00000000 __CTOR_LIST__
10000000 g       *ABS*	00000000 __alt_stack_pointer
0001773c g     F .text	00000074 alt_avalon_timer_sc_init
08002bc0 g     O .bss	00000004 Prev_Stable
00017810 g     F .text	00000060 altera_avalon_uart_write_fd
000074b8 g     F .text	00000064 .hidden __clzsi2
00017870 g     F .text	00000050 altera_avalon_uart_close_fd
000165c4 g     F .text	00000224 altera_avalon_jtag_uart_write
000140dc g     F .text	00000090 alt_flash_cfi_init
0000be48 g     F .text	00000004 __sfp_lock_acquire
0000d3a4 g     F .text	000000e4 memchr
00007b94 g     F .text	000021f8 ___vfprintf_internal_r
000037a8 g     F .text	000000c4 xTaskCheckForTimeOut
000006d0 g     F .text	000000ec vCoRoutineSchedule
0000bfac g     F .text	00000310 _free_r
0000c988 g     F .text	00000010 __locale_mb_cur_max
08002b30 g     O .bss	00000004 pxCurrentCoRoutine
0001a790 g     F .text	00000180 __call_exitprocs
00018e60 g     F .text	00000118 translate_make_code
08002bec g     O .bss	00000004 __mlocale_changed
000041d8 g     F .text	000000cc ulTaskNotifyTake
08002ae4 g     O .rwdata	00000004 __malloc_sbrk_base
00000254 g     F .text	00000048 _start
08002c18 g     O .bss	00000004 _alt_tick_rate
00002f6c g     F .text	0000002c vTaskSuspendAll
00003104 g     F .text	0000002c xTaskGetTickCountFromISR
0000dd64 g     F .text	00000148 __lshift
08002c1c g     O .bss	00000004 _alt_nticks
000139a4 g     F .text	000000fc read
00013d54 g     F .text	00000354 alt_sys_init
00006718 g     F .text	00000124 .hidden __floatsisf
000015fc g     F .text	00000098 uxListRemove
0001a678 g     F .text	00000118 __register_exitproc
0001857c g     F .text	00000058 alt_up_ps2_clear_fifo
0001497c g     F .text	00000040 alt_read_query_entry_16bit
0000da2c g     F .text	000001f8 __multiply
00016250 g     F .text	00000068 altera_avalon_jtag_uart_close
00003e84 g     F .text	00000128 vTaskPriorityInherit
0807fdec g     O .bss	00000028 __malloc_current_mallinfo
00014c98 g     F .text	000001c4 alt_set_flash_width_func
0000e278 g     F .text	0000014c __d2b
08002bc4 g     O .bss	00000004 freqSemaphore
00003314 g     F .text	00000134 vTaskSwitchContext
00004534 g     F .text	000001bc xTaskNotifyFromISR
0000522c g     F .text	0000004c freq_relay_isr
00015d88 g     F .text	00000060 altera_avalon_jtag_uart_read_fd
08002bc8 g     O .bss	00000004 StabilityQ
0001a4f8 g     F .text	000000a4 alt_get_fd
00003534 g     F .text	0000006c vTaskPlaceOnEventListRestricted
0001a2c8 g     F .text	00000128 alt_busy_sleep
000104cc g     F .text	00000054 _close_r
000042a4 g     F .text	00000108 xTaskNotifyWait
00019a74 g     F .text	00000210 alt_erase_block_amd
00018d40 g     F .text	000000bc decode_scancode
000076d0 g     F .text	0000007c memcmp
00015e48 g     F .text	00000050 altera_avalon_jtag_uart_close_fd
0807ff28 g       *ABS*	00000000 __alt_stack_base
00015e98 g     F .text	00000054 altera_avalon_jtag_uart_ioctl_fd
00004920 g     F .text	000000dc xTimerGenericCommand
00009e64 g     F .text	00000154 __swsetup_r
00015540 g     F .text	00000770 alt_read_cfi_width
00001694 g     F .text	00000040 vApplicationStackOverflowHook
0000683c g     F .text	000008e8 .hidden __divdf3
0000bd08 g     F .text	00000118 __sfp
08002bcc g     O .bss	00000004 Current_Stable
0000e4dc g     F .text	00000078 __copybits
00003130 g     F .text	00000020 uxTaskGetNumberOfTasks
08002bd0 g     O .bss	00000001 byte
08000e58 g     O .rwdata	00000408 __malloc_av_
0000be54 g     F .text	00000004 __sinit_lock_release
00012354 g     F .text	00000718 .hidden __muldf3
0000ec0c g     F .text	00000054 __sread
0001a3f0 g     F .text	00000108 alt_find_file
000191d0 g     F .text	000000a4 alt_dev_llist_insert
00013920 g     F .text	00000024 __malloc_lock
00013b04 g     F .text	000000b0 sbrk
00001ddc g     F .text	000000a8 xQueueTakeMutexRecursive
0000ba5c g     F .text	0000005c _fflush_r
00000e74 g     F .text	00000074 vEventGroupDelete
00010520 g     F .text	000000c4 _calloc_r
08002b14 g     O .rwdata	00000008 alt_flash_dev_list
00014b08 g     F .text	0000004c alt_write_flash_command_16bit_device_16bit_mode
08002b28 g       *ABS*	00000000 __bss_start
00007894 g     F .text	00000128 memset
00005278 g     F .text	00000248 main
00018a84 g     F .text	00000070 get_single_byte_make_code_index
08002c10 g     O .bss	00000004 alt_envp
08002bf4 g     O .bss	00000004 __malloc_max_total_mem
000187b4 g     F .text	0000003c alt_up_char_buffer_open_dev
00015de8 g     F .text	00000060 altera_avalon_jtag_uart_write_fd
00010ba0 g     F .text	00000018 __swbuf
00005d00 g     F .text	000000c8 .hidden __ltsf2
00001524 g     F .text	000000d8 vListInsert
00017530 g     F .text	00000130 altera_avalon_lcd_16207_init
0000ed40 g     F .text	00000008 __sclose
10000000 g       *ABS*	00000000 __alt_heap_limit
08002bd4 g     O .bss	00000004 Freq_Val
000106d4 g     F .text	00000014 fclose
00004808 g     F .text	0000006c xTimerCreateTimerTask
0001850c g     F .text	00000070 alt_up_ps2_read_data_byte
00007310 g     F .text	000001a8 .hidden __truncdfsf2
0000a1b8 g     F .text	00001688 _dtoa_r
0000cb98 g     F .text	0000080c _malloc_r
00010d14 g     F .text	00000030 __ascii_wctomb
000049fc g     F .text	00000030 pcTimerGetTimerName
08002b04 g     O .rwdata	00000004 alt_errno
00014ba4 g     F .text	00000050 alt_write_flash_command_32bit_device_32bit_mode
0000c778 g     F .text	000000c4 _fwalk
0000243c g     F .text	000000d8 xQueueReceiveFromISR
00014504 g     F .text	0000015c alt_write_value_to_flash
00003e10 g     F .text	00000028 xTaskGetCurrentTaskHandle
000186f8 g     F .text	0000003c alt_up_ps2_open_dev
00014c2c g     F .text	00000038 alt_write_native_16bit
0000751c g     F .text	00000084 .hidden __divsi3
00001ba8 g     F .text	000000d8 xQueueGenericCreate
0000be88 g     F .text	00000124 _malloc_trim_r
00018274 g     F .text	0000005c alt_up_ps2_enable_read_interrupt
0001a944 g       *ABS*	00000000 __CTOR_END__
00005dc8 g     F .text	000003fc .hidden __mulsf3
0000ed48 g     F .text	000000dc strcmp
00001e84 g     F .text	00000058 xQueueCreateCountingSemaphore
0001a944 g       *ABS*	00000000 __DTOR_LIST__
000120fc g     F .text	00000088 .hidden __nedf2
00013d1c g     F .text	00000038 alt_irq_init
00003694 g     F .text	000000d8 xTaskRemoveFromUnorderedEventList
00013aa0 g     F .text	00000064 alt_release_fd
00002f98 g     F .text	00000144 xTaskResumeAll
000025d0 g     F .text	00000054 uxQueueSpacesAvailable
0001814c g     F .text	00000034 read_data_valid
0800014b g     O .rodata	00000100 .hidden __clz_tab
00002e84 g     F .text	000000a0 vTaskStartScheduler
08002be8 g     O .bss	00000004 _PathLocale
0001840c g     F .text	00000064 alt_up_ps2_write_data_byte_with_ack
0001a59c g     F .text	00000014 atexit
0001046c g     F .text	00000060 _write_r
0000c9b8 g     F .text	00000018 setlocale
00002a98 g     F .text	00000048 xQueueIsQueueFullFromISR
000050d4 g     F .text	00000030 pvTimerGetTimerID
08002bd8 g     O .bss	00000004 switch_control_handle
000003e0 g     F .text	000000b8 vCoRoutineAddToDelayedList
08002adc g     O .rwdata	00000004 _impure_ptr
08002c08 g     O .bss	00000004 alt_argc
0000b840 g     F .text	0000021c __sflush_r
000192d4 g     F .text	00000060 _do_dtors
0000c9a4 g     F .text	00000008 __locale_cjk_lang
08002b94 g     O .bss	00000001 use_ROC_Thresh
0000e108 g     F .text	00000064 __ulp
0000be70 g     F .text	00000018 __fp_unlock_all
0000386c g     F .text	00000028 vTaskMissedYield
00017660 g     F .text	00000060 altera_avalon_lcd_16207_write_fd
08002bdc g     O .bss	00000004 Current_Freq
08002af0 g     O .rwdata	00000008 alt_fs_list
00014ab8 g     F .text	00000050 alt_write_flash_command_32bit_device_8bit_mode
00002590 g     F .text	00000040 uxQueueMessagesWaiting
0000222c g     F .text	00000210 xQueueGenericReceive
08002be0 g     O .bss	00000004 Thresh_ROC
00003150 g     F .text	000001c4 xTaskIncrementTick
0000c9d0 g     F .text	0000000c localeconv
00001a90 g     F .text	00000118 xQueueGenericReset
08002b28 g       *ABS*	00000000 _edata
000177b0 g     F .text	00000060 altera_avalon_uart_read_fd
0807ff28 g       *ABS*	00000000 _end
000193c4 g     F .text	00000068 alt_flash_open_dev
000106e8 g     F .text	00000164 __fputwc
000162b8 g     F .text	000000f0 altera_avalon_jtag_uart_ioctl
000011f0 g     F .text	00000020 vPortInitialiseBlocks
00005084 g     F .text	00000050 xTimerIsTimerActive
0000ec68 g     F .text	0000007c __swrite
08002ae8 g     O .rwdata	00000004 __malloc_trim_threshold
000199e8 g     F .text	00000024 altera_nios2_qsys_irq_init
0000c998 g     F .text	0000000c __locale_msgcharset
0001a5b0 g     F .text	00000038 exit
0000c83c g     F .text	000000c4 _fwalk_reent
000181ac g     F .text	000000c8 alt_up_ps2_init
0000df0c g     F .text	000001fc __mdiff
0001942c g     F .text	00000054 alt_flash_close_dev
000075a0 g     F .text	00000074 .hidden __modsi3
08002b24 g     O .rwdata	00000004 __ctype_ptr__
000051ec g     F .text	00000040 loadTimerISR
00002e0c g     F .text	00000078 vTaskDelay
10000000 g       *ABS*	00000000 __alt_data_end
0000be4c g     F .text	00000004 __sfp_lock_release
08000000 g       *ABS*	00000000 __alt_mem_sdram
00003e38 g     F .text	0000004c xTaskGetSchedulerState
08000739 g     O .rodata	00000101 _ctype_
00017c30 g     F .text	00000054 altera_avalon_uart_close
0001a910 g     F .text	00000034 _exit
00018ff0 g     F .text	0000012c alt_alarm_start
00018af4 g     F .text	0000024c get_next_state
0000c9dc g     F .text	000001bc __smakebuf_r
00014c64 g     F .text	00000034 alt_write_native_32bit
000183a4 g     F .text	00000068 alt_up_ps2_wait_for_ack
000040fc g     F .text	00000060 vTaskExitCritical
00007afc g     F .text	00000098 strlen
00001700 g     F .text	000000e0 pxPortInitialiseStack
000196c0 g     F .text	00000154 open
00005140 g     F .text	000000ac ps2_isr
00012184 g     F .text	000000dc .hidden __gedf2
00014414 g     F .text	0000008c alt_flash_cfi_get_info
08002aec g     O .rwdata	00000004 __wctomb
0000ef20 g     F .text	00000018 __sprint_r
0000376c g     F .text	0000003c vTaskSetTimeOutState
08002b08 g     O .rwdata	00000004 alt_priority_mask
08002be4 g     O .bss	00000004 LoadControlQ
00009d8c g     F .text	0000001c __vfprintf_internal
00017cc0 g     F .text	000001dc altera_avalon_uart_read
00010d44 g     F .text	0000005c _wctomb_r
00002624 g     F .text	00000030 uxQueueMessagesWaitingFromISR
00002a00 g     F .text	00000040 xQueueIsQueueEmptyFromISR
000185d4 g     F .text	0000008c alt_up_ps2_read_fd
00012a6c g     F .text	000008fc .hidden __subdf3
080029fa g     O .rwdata	00000066 single_byte_make_code
0000d940 g     F .text	000000b0 __lo0bits
08002b1c g     O .rwdata	00000008 alt_alarm_list
00019274 g     F .text	00000060 _do_ctors
0000415c g     F .text	00000044 uxTaskResetEventItemValue
00010c54 g     F .text	000000c0 wcrtomb
00001c80 g     F .text	000000cc xQueueCreateMutex
000134cc g     F .text	000000d0 close
00019a0c g     F .text	00000068 alt_program_amd
000046f0 g     F .text	00000118 vTaskNotifyGiveFromISR
00000f24 g     F .text	0000003c vEventGroupClearBitsCallback
0000215c g     F .text	000000d0 xQueueGiveFromISR
00010870 g     F .text	00000080 fputwc
0000be50 g     F .text	00000004 __sinit_lock_acquire
0000d6b4 g     F .text	00000120 __multadd
0000d68c g     F .text	00000028 _Bfree



Disassembly of section .exceptions:

00000020 <save_context>:
# Entry point for exceptions.
.section .exceptions.entry, "xa"		

# Save the entire context of a task.
save_context:
	addi	ea, ea, -4			# Point to the next instruction.
  20:	ef7fff04 	addi	ea,ea,-4
	addi	sp,	sp, -116		# Create space on the stack.
  24:	deffe304 	addi	sp,sp,-116
	stw		ra, 0(sp)
  28:	dfc00015 	stw	ra,0(sp)
								# Leave a gap for muldiv 0
	stw		at, 8(sp)		 
  2c:	d8400215 	stw	at,8(sp)
	stw		r2, 12(sp)
  30:	d8800315 	stw	r2,12(sp)
	stw		r3, 16(sp)
  34:	d8c00415 	stw	r3,16(sp)
	stw		r4, 20(sp)
  38:	d9000515 	stw	r4,20(sp)
	stw		r5, 24(sp) 
  3c:	d9400615 	stw	r5,24(sp)
	stw		r6, 28(sp) 
  40:	d9800715 	stw	r6,28(sp)
	stw		r7, 32(sp) 
  44:	d9c00815 	stw	r7,32(sp)
	stw		r8, 36(sp) 
  48:	da000915 	stw	r8,36(sp)
	stw		r9, 40(sp) 
  4c:	da400a15 	stw	r9,40(sp)
	stw		r10, 44(sp)
  50:	da800b15 	stw	r10,44(sp)
	stw		r11, 48(sp)
  54:	dac00c15 	stw	r11,48(sp)
	stw		r12, 52(sp)
  58:	db000d15 	stw	r12,52(sp)
	stw		r13, 56(sp)
  5c:	db400e15 	stw	r13,56(sp)
	stw		r14, 60(sp)
  60:	db800f15 	stw	r14,60(sp)
	stw		r15, 64(sp)
  64:	dbc01015 	stw	r15,64(sp)
	rdctl	r5, estatus 		# Save the eStatus
  68:	000b307a 	rdctl	r5,estatus
	stw		r5, 68(sp)
  6c:	d9401115 	stw	r5,68(sp)
	stw		ea, 72(sp)			# Save the PC
  70:	df401215 	stw	ea,72(sp)
	stw		r16, 76(sp)			# Save the remaining registers
  74:	dc001315 	stw	r16,76(sp)
	stw		r17, 80(sp)
  78:	dc401415 	stw	r17,80(sp)
	stw		r18, 84(sp)
  7c:	dc801515 	stw	r18,84(sp)
	stw		r19, 88(sp)
  80:	dcc01615 	stw	r19,88(sp)
	stw		r20, 92(sp)
  84:	dd001715 	stw	r20,92(sp)
	stw		r21, 96(sp)
  88:	dd401815 	stw	r21,96(sp)
	stw		r22, 100(sp)
  8c:	dd801915 	stw	r22,100(sp)
	stw		r23, 104(sp)
  90:	ddc01a15 	stw	r23,104(sp)
	stw		gp, 108(sp)
  94:	de801b15 	stw	gp,108(sp)
	stw		fp, 112(sp)
  98:	df001c15 	stw	fp,112(sp)

0000009c <save_sp_to_pxCurrentTCB>:
  9c:	06020034 	movhi	et,2048

save_sp_to_pxCurrentTCB:
	movia	et, pxCurrentTCB	# Load the address of the pxCurrentTCB pointer
  a0:	c60ad404 	addi	et,et,11088
	ldw		et, (et)			# Load the value of the pxCurrentTCB pointer
  a4:	c6000017 	ldw	et,0(et)
	stw		sp, (et)			# Store the stack pointer into the top of the TCB
  a8:	c6c00015 	stw	sp,0(et)

000000ac <hw_irq_test>:
hw_irq_test:
	/*
     * Test to see if the exception was a software exception or caused 
     * by an external interrupt, and vector accordingly.
     */
    rdctl	r4, ipending		# Load the Pending Interrupts indication
  ac:	0009313a 	rdctl	r4,ipending
	rdctl	r5, estatus 		# Load the eStatus (enabled interrupts).
  b0:	000b307a 	rdctl	r5,estatus
    andi	r2, r5, 1			# Are interrupts enabled globally.
  b4:	2880004c 	andi	r2,r5,1
    beq		r2, zero, soft_exceptions		# Interrupts are not enabled.
  b8:	10002526 	beq	r2,zero,150 <soft_exceptions>
    beq		r4, zero, soft_exceptions		# There are no interrupts triggered.
  bc:	20002426 	beq	r4,zero,150 <soft_exceptions>

000000c0 <hw_irq_handler>:

	.section .exceptions.irqhandler, "xa"
hw_irq_handler:
	call	alt_irq_handler					# Call the alt_irq_handler to deliver to the registered interrupt handler.
  c0:	000017c0 	call	17c <alt_irq_handler>

000000c4 <restore_sp_from_pxCurrentTCB>:
  c4:	06020034 	movhi	et,2048

    .section .exceptions.irqreturn, "xa"
restore_sp_from_pxCurrentTCB:
	movia	et, pxCurrentTCB		# Load the address of the pxCurrentTCB pointer
  c8:	c60ad404 	addi	et,et,11088
	ldw		et, (et)				# Load the value of the pxCurrentTCB pointer
  cc:	c6000017 	ldw	et,0(et)
	ldw		sp, (et)				# Load the stack pointer with the top value of the TCB
  d0:	c6c00017 	ldw	sp,0(et)

000000d4 <restore_context>:

restore_context:
	ldw		ra, 0(sp)		# Restore the registers.
  d4:	dfc00017 	ldw	ra,0(sp)
							# Leave a gap for muldiv 0.
	ldw		at, 8(sp)
  d8:	d8400217 	ldw	at,8(sp)
	ldw		r2, 12(sp)
  dc:	d8800317 	ldw	r2,12(sp)
	ldw		r3, 16(sp)
  e0:	d8c00417 	ldw	r3,16(sp)
	ldw		r4, 20(sp)
  e4:	d9000517 	ldw	r4,20(sp)
	ldw		r5, 24(sp) 
  e8:	d9400617 	ldw	r5,24(sp)
	ldw		r6, 28(sp) 
  ec:	d9800717 	ldw	r6,28(sp)
	ldw		r7, 32(sp) 
  f0:	d9c00817 	ldw	r7,32(sp)
	ldw		r8, 36(sp) 
  f4:	da000917 	ldw	r8,36(sp)
	ldw		r9, 40(sp) 
  f8:	da400a17 	ldw	r9,40(sp)
	ldw		r10, 44(sp)
  fc:	da800b17 	ldw	r10,44(sp)
	ldw		r11, 48(sp)
 100:	dac00c17 	ldw	r11,48(sp)
	ldw		r12, 52(sp)
 104:	db000d17 	ldw	r12,52(sp)
	ldw		r13, 56(sp)
 108:	db400e17 	ldw	r13,56(sp)
	ldw		r14, 60(sp)
 10c:	db800f17 	ldw	r14,60(sp)
	ldw		r15, 64(sp)
 110:	dbc01017 	ldw	r15,64(sp)
	ldw		et, 68(sp)		# Load the eStatus
 114:	de001117 	ldw	et,68(sp)
	wrctl	estatus, et 	# Write the eStatus
 118:	c001707a 	wrctl	estatus,et
	ldw		ea, 72(sp)		# Load the Program Counter
 11c:	df401217 	ldw	ea,72(sp)
	ldw		r16, 76(sp)
 120:	dc001317 	ldw	r16,76(sp)
	ldw		r17, 80(sp)
 124:	dc401417 	ldw	r17,80(sp)
	ldw		r18, 84(sp)
 128:	dc801517 	ldw	r18,84(sp)
	ldw		r19, 88(sp)
 12c:	dcc01617 	ldw	r19,88(sp)
	ldw		r20, 92(sp)
 130:	dd001717 	ldw	r20,92(sp)
	ldw		r21, 96(sp)
 134:	dd401817 	ldw	r21,96(sp)
	ldw		r22, 100(sp)
 138:	dd801917 	ldw	r22,100(sp)
	ldw		r23, 104(sp)
 13c:	ddc01a17 	ldw	r23,104(sp)
	ldw		gp, 108(sp)
 140:	de801b17 	ldw	gp,108(sp)
	ldw		fp, 112(sp)
 144:	df001c17 	ldw	fp,112(sp)
	addi	sp,	sp, 116		# Release stack space
 148:	dec01d04 	addi	sp,sp,116

    eret					# Return to address ea, loading eStatus into Status.
 14c:	ef80083a 	eret

00000150 <soft_exceptions>:
   
	.section .exceptions.soft, "xa"
soft_exceptions:
	ldw		et, 0(ea)				# Load the instruction where the interrupt occured.
 150:	ee000017 	ldw	et,0(ea)
	movhi	at, %hi(0x003B683A)		# Load the registers with the trap instruction code
 154:	00400ef4 	movhi	at,59
	ori		at, at, %lo(0x003B683A)
 158:	085a0e94 	ori	at,at,26682
   	cmpne	et, et, at				# Compare the trap instruction code to the last excuted instruction
 15c:	c070c03a 	cmpne	et,et,at
  	beq		et, r0, call_scheduler	# its a trap so switchcontext
 160:	c0000226 	beq	et,zero,16c <call_scheduler>
  	break							# This is an un-implemented instruction or muldiv problem.
 164:	003da03a 	break	0
  	br		restore_context			# its something else
 168:	003fda06 	br	d4 <__alt_data_end+0xf00000d4>

0000016c <call_scheduler>:

call_scheduler:
	addi	ea, ea, 4						# A trap was called, increment the program counter so it is not called again.
 16c:	ef400104 	addi	ea,ea,4
	stw		ea, 72(sp)						# Save the new program counter to the context.
 170:	df401215 	stw	ea,72(sp)
	call	vTaskSwitchContext				# Pick the next context.
 174:	00033140 	call	3314 <vTaskSwitchContext>
	br		restore_sp_from_pxCurrentTCB	# Switch in the task context and restore. 
 178:	003fd206 	br	c4 <__alt_data_end+0xf00000c4>

0000017c <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
 17c:	defff904 	addi	sp,sp,-28
 180:	dfc00615 	stw	ra,24(sp)
 184:	df000515 	stw	fp,20(sp)
 188:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
 18c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 190:	0005313a 	rdctl	r2,ipending
 194:	e0bffe15 	stw	r2,-8(fp)

  return active;
 198:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
 19c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
 1a0:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
 1a4:	00800044 	movi	r2,1
 1a8:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 1ac:	e0fffb17 	ldw	r3,-20(fp)
 1b0:	e0bffc17 	ldw	r2,-16(fp)
 1b4:	1884703a 	and	r2,r3,r2
 1b8:	10001526 	beq	r2,zero,210 <alt_irq_handler+0x94>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
 1bc:	00820234 	movhi	r2,2056
 1c0:	10bf8a04 	addi	r2,r2,-472
 1c4:	e0fffd17 	ldw	r3,-12(fp)
 1c8:	180690fa 	slli	r3,r3,3
 1cc:	10c5883a 	add	r2,r2,r3
 1d0:	10c00017 	ldw	r3,0(r2)
 1d4:	00820234 	movhi	r2,2056
 1d8:	10bf8a04 	addi	r2,r2,-472
 1dc:	e13ffd17 	ldw	r4,-12(fp)
 1e0:	200890fa 	slli	r4,r4,3
 1e4:	1105883a 	add	r2,r2,r4
 1e8:	10800104 	addi	r2,r2,4
 1ec:	10800017 	ldw	r2,0(r2)
 1f0:	e17ffd17 	ldw	r5,-12(fp)
 1f4:	1009883a 	mov	r4,r2
 1f8:	183ee83a 	callr	r3
#endif
        break;
 1fc:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 200:	0005313a 	rdctl	r2,ipending
 204:	e0bfff15 	stw	r2,-4(fp)

  return active;
 208:	e0bfff17 	ldw	r2,-4(fp)
 20c:	00000706 	br	22c <alt_irq_handler+0xb0>
      }
      mask <<= 1;
 210:	e0bffc17 	ldw	r2,-16(fp)
 214:	1085883a 	add	r2,r2,r2
 218:	e0bffc15 	stw	r2,-16(fp)
      i++;
 21c:	e0bffd17 	ldw	r2,-12(fp)
 220:	10800044 	addi	r2,r2,1
 224:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
 228:	003fe006 	br	1ac <__alt_data_end+0xf00001ac>

    active = alt_irq_pending ();
 22c:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
 230:	e0bffb17 	ldw	r2,-20(fp)
 234:	103fda1e 	bne	r2,zero,1a0 <__alt_data_end+0xf00001a0>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
 238:	0001883a 	nop
}
 23c:	0001883a 	nop
 240:	e037883a 	mov	sp,fp
 244:	dfc00117 	ldw	ra,4(sp)
 248:	df000017 	ldw	fp,0(sp)
 24c:	dec00204 	addi	sp,sp,8
 250:	f800283a 	ret

Disassembly of section .text:

00000254 <_start>:

    /* Assume the data cache size is always a power of two. */
#if NIOS2_DCACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_DCACHE_SIZE)
#else
    movui r2, NIOS2_DCACHE_SIZE
     254:	00820014 	movui	r2,2048
#endif

0:
    initd 0(r2)
     258:	10000033 	initd	0(r2)
#ifdef NIOS2_ECC_PRESENT
    addi r2, r2, -4
#else
    addi r2, r2, -NIOS2_DCACHE_LINE_SIZE
     25c:	10bff804 	addi	r2,r2,-32
#endif
    bgt r2, zero, 0b
     260:	00bffd16 	blt	zero,r2,258 <__alt_data_end+0xf0000258>

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
     264:	06c40034 	movhi	sp,4096
    ori sp, sp, %lo(__alt_stack_pointer)
     268:	dec00014 	ori	sp,sp,0
    movhi gp, %hi(_gp)
     26c:	06820034 	movhi	gp,2048
    ori gp, gp, %lo(_gp)
     270:	d6aab194 	ori	gp,gp,43718
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
     274:	00820034 	movhi	r2,2048
    ori r2, r2, %lo(__bss_start)
     278:	108aca14 	ori	r2,r2,11048

    movhi r3, %hi(__bss_end)
     27c:	00c201f4 	movhi	r3,2055
    ori r3, r3, %lo(__bss_end)
     280:	18ffca14 	ori	r3,r3,65320

    beq r2, r3, 1f
     284:	10c00326 	beq	r2,r3,294 <_start+0x40>

0:
    stw zero, (r2)
     288:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
     28c:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
     290:	10fffd36 	bltu	r2,r3,288 <__alt_data_end+0xf0000288>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
     294:	00138a40 	call	138a4 <alt_main>

00000298 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
     298:	003fff06 	br	298 <__alt_data_end+0xf0000298>

0000029c <xCoRoutineCreate>:
static void prvCheckDelayedList( void );

/*-----------------------------------------------------------*/

BaseType_t xCoRoutineCreate( crCOROUTINE_CODE pxCoRoutineCode, UBaseType_t uxPriority, UBaseType_t uxIndex )
{
     29c:	defff904 	addi	sp,sp,-28
     2a0:	dfc00615 	stw	ra,24(sp)
     2a4:	df000515 	stw	fp,20(sp)
     2a8:	df000504 	addi	fp,sp,20
     2ac:	e13ffd15 	stw	r4,-12(fp)
     2b0:	e17ffe15 	stw	r5,-8(fp)
     2b4:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xReturn;
CRCB_t *pxCoRoutine;

	/* Allocate the memory that will store the co-routine control block. */
	pxCoRoutine = ( CRCB_t * ) pvPortMalloc( sizeof( CRCB_t ) );
     2b8:	01000e04 	movi	r4,56
     2bc:	0000fd00 	call	fd0 <pvPortMalloc>
     2c0:	e0bffc15 	stw	r2,-16(fp)
	if( pxCoRoutine )
     2c4:	e0bffc17 	ldw	r2,-16(fp)
     2c8:	10003d26 	beq	r2,zero,3c0 <xCoRoutineCreate+0x124>
	{
		/* If pxCurrentCoRoutine is NULL then this is the first co-routine to
		be created and the co-routine data structures need initialising. */
		if( pxCurrentCoRoutine == NULL )
     2cc:	d0a01a97 	ldw	r2,-32662(gp)
     2d0:	1000031e 	bne	r2,zero,2e0 <xCoRoutineCreate+0x44>
		{
			pxCurrentCoRoutine = pxCoRoutine;
     2d4:	e0bffc17 	ldw	r2,-16(fp)
     2d8:	d0a01a95 	stw	r2,-32662(gp)
			prvInitialiseCoRoutineLists();
     2dc:	00007bc0 	call	7bc <prvInitialiseCoRoutineLists>
		}

		/* Check the priority is within limits. */
		if( uxPriority >= configMAX_CO_ROUTINE_PRIORITIES )
     2e0:	e0bffe17 	ldw	r2,-8(fp)
     2e4:	108000b0 	cmpltui	r2,r2,2
     2e8:	1000021e 	bne	r2,zero,2f4 <xCoRoutineCreate+0x58>
		{
			uxPriority = configMAX_CO_ROUTINE_PRIORITIES - 1;
     2ec:	00800044 	movi	r2,1
     2f0:	e0bffe15 	stw	r2,-8(fp)
		}

		/* Fill out the co-routine control block from the function parameters. */
		pxCoRoutine->uxState = corINITIAL_STATE;
     2f4:	e0bffc17 	ldw	r2,-16(fp)
     2f8:	10000d0d 	sth	zero,52(r2)
		pxCoRoutine->uxPriority = uxPriority;
     2fc:	e0bffc17 	ldw	r2,-16(fp)
     300:	e0fffe17 	ldw	r3,-8(fp)
     304:	10c00b15 	stw	r3,44(r2)
		pxCoRoutine->uxIndex = uxIndex;
     308:	e0bffc17 	ldw	r2,-16(fp)
     30c:	e0ffff17 	ldw	r3,-4(fp)
     310:	10c00c15 	stw	r3,48(r2)
		pxCoRoutine->pxCoRoutineFunction = pxCoRoutineCode;
     314:	e0bffc17 	ldw	r2,-16(fp)
     318:	e0fffd17 	ldw	r3,-12(fp)
     31c:	10c00015 	stw	r3,0(r2)

		/* Initialise all the other co-routine control block parameters. */
		vListInitialiseItem( &( pxCoRoutine->xGenericListItem ) );
     320:	e0bffc17 	ldw	r2,-16(fp)
     324:	10800104 	addi	r2,r2,4
     328:	1009883a 	mov	r4,r2
     32c:	000146c0 	call	146c <vListInitialiseItem>
		vListInitialiseItem( &( pxCoRoutine->xEventListItem ) );
     330:	e0bffc17 	ldw	r2,-16(fp)
     334:	10800604 	addi	r2,r2,24
     338:	1009883a 	mov	r4,r2
     33c:	000146c0 	call	146c <vListInitialiseItem>

		/* Set the co-routine control block as a link back from the ListItem_t.
		This is so we can get back to the containing CRCB from a generic item
		in a list. */
		listSET_LIST_ITEM_OWNER( &( pxCoRoutine->xGenericListItem ), pxCoRoutine );
     340:	e0bffc17 	ldw	r2,-16(fp)
     344:	e0fffc17 	ldw	r3,-16(fp)
     348:	10c00415 	stw	r3,16(r2)
		listSET_LIST_ITEM_OWNER( &( pxCoRoutine->xEventListItem ), pxCoRoutine );
     34c:	e0bffc17 	ldw	r2,-16(fp)
     350:	e0fffc17 	ldw	r3,-16(fp)
     354:	10c00915 	stw	r3,36(r2)

		/* Event lists are always in priority order. */
		listSET_LIST_ITEM_VALUE( &( pxCoRoutine->xEventListItem ), ( ( TickType_t ) configMAX_CO_ROUTINE_PRIORITIES - ( TickType_t ) uxPriority ) );
     358:	00c00084 	movi	r3,2
     35c:	e0bffe17 	ldw	r2,-8(fp)
     360:	1887c83a 	sub	r3,r3,r2
     364:	e0bffc17 	ldw	r2,-16(fp)
     368:	10c00615 	stw	r3,24(r2)

		/* Now the co-routine has been initialised it can be added to the ready
		list at the correct priority. */
		prvAddCoRoutineToReadyQueue( pxCoRoutine );
     36c:	e0bffc17 	ldw	r2,-16(fp)
     370:	10800b17 	ldw	r2,44(r2)
     374:	d0e01b97 	ldw	r3,-32658(gp)
     378:	1880032e 	bgeu	r3,r2,388 <xCoRoutineCreate+0xec>
     37c:	e0bffc17 	ldw	r2,-16(fp)
     380:	10800b17 	ldw	r2,44(r2)
     384:	d0a01b95 	stw	r2,-32658(gp)
     388:	e0bffc17 	ldw	r2,-16(fp)
     38c:	10800b17 	ldw	r2,44(r2)
     390:	10c00524 	muli	r3,r2,20
     394:	00820034 	movhi	r2,2048
     398:	108b0804 	addi	r2,r2,11296
     39c:	1887883a 	add	r3,r3,r2
     3a0:	e0bffc17 	ldw	r2,-16(fp)
     3a4:	10800104 	addi	r2,r2,4
     3a8:	100b883a 	mov	r5,r2
     3ac:	1809883a 	mov	r4,r3
     3b0:	00014980 	call	1498 <vListInsertEnd>

		xReturn = pdPASS;
     3b4:	00800044 	movi	r2,1
     3b8:	e0bffb15 	stw	r2,-20(fp)
     3bc:	00000206 	br	3c8 <xCoRoutineCreate+0x12c>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
     3c0:	00bfffc4 	movi	r2,-1
     3c4:	e0bffb15 	stw	r2,-20(fp)
	}

	return xReturn;
     3c8:	e0bffb17 	ldw	r2,-20(fp)
}
     3cc:	e037883a 	mov	sp,fp
     3d0:	dfc00117 	ldw	ra,4(sp)
     3d4:	df000017 	ldw	fp,0(sp)
     3d8:	dec00204 	addi	sp,sp,8
     3dc:	f800283a 	ret

000003e0 <vCoRoutineAddToDelayedList>:
/*-----------------------------------------------------------*/

void vCoRoutineAddToDelayedList( TickType_t xTicksToDelay, List_t *pxEventList )
{
     3e0:	defffb04 	addi	sp,sp,-20
     3e4:	dfc00415 	stw	ra,16(sp)
     3e8:	df000315 	stw	fp,12(sp)
     3ec:	df000304 	addi	fp,sp,12
     3f0:	e13ffe15 	stw	r4,-8(fp)
     3f4:	e17fff15 	stw	r5,-4(fp)
TickType_t xTimeToWake;

	/* Calculate the time to wake - this may overflow but this is
	not a problem. */
	xTimeToWake = xCoRoutineTickCount + xTicksToDelay;
     3f8:	d0e01c97 	ldw	r3,-32654(gp)
     3fc:	e0bffe17 	ldw	r2,-8(fp)
     400:	1885883a 	add	r2,r3,r2
     404:	e0bffd15 	stw	r2,-12(fp)

	/* We must remove ourselves from the ready list before adding
	ourselves to the blocked list as the same list item is used for
	both lists. */
	( void ) uxListRemove( ( ListItem_t * ) &( pxCurrentCoRoutine->xGenericListItem ) );
     408:	d0a01a97 	ldw	r2,-32662(gp)
     40c:	10800104 	addi	r2,r2,4
     410:	1009883a 	mov	r4,r2
     414:	00015fc0 	call	15fc <uxListRemove>

	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentCoRoutine->xGenericListItem ), xTimeToWake );
     418:	d0a01a97 	ldw	r2,-32662(gp)
     41c:	e0fffd17 	ldw	r3,-12(fp)
     420:	10c00115 	stw	r3,4(r2)

	if( xTimeToWake < xCoRoutineTickCount )
     424:	d0a01c97 	ldw	r2,-32654(gp)
     428:	e0fffd17 	ldw	r3,-12(fp)
     42c:	1880072e 	bgeu	r3,r2,44c <vCoRoutineAddToDelayedList+0x6c>
	{
		/* Wake time has overflowed.  Place this item in the
		overflow list. */
		vListInsert( ( List_t * ) pxOverflowDelayedCoRoutineList, ( ListItem_t * ) &( pxCurrentCoRoutine->xGenericListItem ) );
     430:	d0e01997 	ldw	r3,-32666(gp)
     434:	d0a01a97 	ldw	r2,-32662(gp)
     438:	10800104 	addi	r2,r2,4
     43c:	100b883a 	mov	r5,r2
     440:	1809883a 	mov	r4,r3
     444:	00015240 	call	1524 <vListInsert>
     448:	00000606 	br	464 <vCoRoutineAddToDelayedList+0x84>
	}
	else
	{
		/* The wake time has not overflowed, so we can use the
		current block list. */
		vListInsert( ( List_t * ) pxDelayedCoRoutineList, ( ListItem_t * ) &( pxCurrentCoRoutine->xGenericListItem ) );
     44c:	d0e01897 	ldw	r3,-32670(gp)
     450:	d0a01a97 	ldw	r2,-32662(gp)
     454:	10800104 	addi	r2,r2,4
     458:	100b883a 	mov	r5,r2
     45c:	1809883a 	mov	r4,r3
     460:	00015240 	call	1524 <vListInsert>
	}

	if( pxEventList )
     464:	e0bfff17 	ldw	r2,-4(fp)
     468:	10000526 	beq	r2,zero,480 <vCoRoutineAddToDelayedList+0xa0>
	{
		/* Also add the co-routine to an event list.  If this is done then the
		function must be called with interrupts disabled. */
		vListInsert( pxEventList, &( pxCurrentCoRoutine->xEventListItem ) );
     46c:	d0a01a97 	ldw	r2,-32662(gp)
     470:	10800604 	addi	r2,r2,24
     474:	100b883a 	mov	r5,r2
     478:	e13fff17 	ldw	r4,-4(fp)
     47c:	00015240 	call	1524 <vListInsert>
	}
}
     480:	0001883a 	nop
     484:	e037883a 	mov	sp,fp
     488:	dfc00117 	ldw	ra,4(sp)
     48c:	df000017 	ldw	fp,0(sp)
     490:	dec00204 	addi	sp,sp,8
     494:	f800283a 	ret

00000498 <prvCheckPendingReadyList>:
/*-----------------------------------------------------------*/

static void prvCheckPendingReadyList( void )
{
     498:	defffb04 	addi	sp,sp,-20
     49c:	dfc00415 	stw	ra,16(sp)
     4a0:	df000315 	stw	fp,12(sp)
     4a4:	df000304 	addi	fp,sp,12
	/* Are there any co-routines waiting to get moved to the ready list?  These
	are co-routines that have been readied by an ISR.  The ISR cannot access
	the	ready lists itself. */
	while( listLIST_IS_EMPTY( &xPendingReadyCoRoutineList ) == pdFALSE )
     4a8:	00002906 	br	550 <prvCheckPendingReadyList+0xb8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
     4ac:	0005303a 	rdctl	r2,status
     4b0:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
     4b4:	e0fffe17 	ldw	r3,-8(fp)
     4b8:	00bfff84 	movi	r2,-2
     4bc:	1884703a 	and	r2,r3,r2
     4c0:	1001703a 	wrctl	status,r2
		CRCB_t *pxUnblockedCRCB;

		/* The pending ready list can be accessed by an ISR. */
		portDISABLE_INTERRUPTS();
		{
			pxUnblockedCRCB = ( CRCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( (&xPendingReadyCoRoutineList) );
     4c4:	00820034 	movhi	r2,2048
     4c8:	108b1c04 	addi	r2,r2,11376
     4cc:	10800317 	ldw	r2,12(r2)
     4d0:	10800317 	ldw	r2,12(r2)
     4d4:	e0bffd15 	stw	r2,-12(fp)
			( void ) uxListRemove( &( pxUnblockedCRCB->xEventListItem ) );
     4d8:	e0bffd17 	ldw	r2,-12(fp)
     4dc:	10800604 	addi	r2,r2,24
     4e0:	1009883a 	mov	r4,r2
     4e4:	00015fc0 	call	15fc <uxListRemove>
     4e8:	00800044 	movi	r2,1
     4ec:	e0bfff15 	stw	r2,-4(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
     4f0:	e0bfff17 	ldw	r2,-4(fp)
     4f4:	1001703a 	wrctl	status,r2
		}
		portENABLE_INTERRUPTS();

		( void ) uxListRemove( &( pxUnblockedCRCB->xGenericListItem ) );
     4f8:	e0bffd17 	ldw	r2,-12(fp)
     4fc:	10800104 	addi	r2,r2,4
     500:	1009883a 	mov	r4,r2
     504:	00015fc0 	call	15fc <uxListRemove>
		prvAddCoRoutineToReadyQueue( pxUnblockedCRCB );
     508:	e0bffd17 	ldw	r2,-12(fp)
     50c:	10800b17 	ldw	r2,44(r2)
     510:	d0e01b97 	ldw	r3,-32658(gp)
     514:	1880032e 	bgeu	r3,r2,524 <prvCheckPendingReadyList+0x8c>
     518:	e0bffd17 	ldw	r2,-12(fp)
     51c:	10800b17 	ldw	r2,44(r2)
     520:	d0a01b95 	stw	r2,-32658(gp)
     524:	e0bffd17 	ldw	r2,-12(fp)
     528:	10800b17 	ldw	r2,44(r2)
     52c:	10c00524 	muli	r3,r2,20
     530:	00820034 	movhi	r2,2048
     534:	108b0804 	addi	r2,r2,11296
     538:	1887883a 	add	r3,r3,r2
     53c:	e0bffd17 	ldw	r2,-12(fp)
     540:	10800104 	addi	r2,r2,4
     544:	100b883a 	mov	r5,r2
     548:	1809883a 	mov	r4,r3
     54c:	00014980 	call	1498 <vListInsertEnd>
static void prvCheckPendingReadyList( void )
{
	/* Are there any co-routines waiting to get moved to the ready list?  These
	are co-routines that have been readied by an ISR.  The ISR cannot access
	the	ready lists itself. */
	while( listLIST_IS_EMPTY( &xPendingReadyCoRoutineList ) == pdFALSE )
     550:	00820034 	movhi	r2,2048
     554:	108b1c04 	addi	r2,r2,11376
     558:	10800017 	ldw	r2,0(r2)
     55c:	103fd31e 	bne	r2,zero,4ac <__alt_data_end+0xf00004ac>
		portENABLE_INTERRUPTS();

		( void ) uxListRemove( &( pxUnblockedCRCB->xGenericListItem ) );
		prvAddCoRoutineToReadyQueue( pxUnblockedCRCB );
	}
}
     560:	0001883a 	nop
     564:	e037883a 	mov	sp,fp
     568:	dfc00117 	ldw	ra,4(sp)
     56c:	df000017 	ldw	fp,0(sp)
     570:	dec00204 	addi	sp,sp,8
     574:	f800283a 	ret

00000578 <prvCheckDelayedList>:
/*-----------------------------------------------------------*/

static void prvCheckDelayedList( void )
{
     578:	defffa04 	addi	sp,sp,-24
     57c:	dfc00515 	stw	ra,20(sp)
     580:	df000415 	stw	fp,16(sp)
     584:	df000404 	addi	fp,sp,16
CRCB_t *pxCRCB;

	xPassedTicks = xTaskGetTickCount() - xLastTickCount;
     588:	00030dc0 	call	30dc <xTaskGetTickCount>
     58c:	1007883a 	mov	r3,r2
     590:	d0a01d97 	ldw	r2,-32650(gp)
     594:	1885c83a 	sub	r2,r3,r2
     598:	d0a01e95 	stw	r2,-32646(gp)
	while( xPassedTicks )
     59c:	00004206 	br	6a8 <prvCheckDelayedList+0x130>
	{
		xCoRoutineTickCount++;
     5a0:	d0a01c97 	ldw	r2,-32654(gp)
     5a4:	10800044 	addi	r2,r2,1
     5a8:	d0a01c95 	stw	r2,-32654(gp)
		xPassedTicks--;
     5ac:	d0a01e97 	ldw	r2,-32646(gp)
     5b0:	10bfffc4 	addi	r2,r2,-1
     5b4:	d0a01e95 	stw	r2,-32646(gp)

		/* If the tick count has overflowed we need to swap the ready lists. */
		if( xCoRoutineTickCount == 0 )
     5b8:	d0a01c97 	ldw	r2,-32654(gp)
     5bc:	1000371e 	bne	r2,zero,69c <prvCheckDelayedList+0x124>
		{
			List_t * pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.  If there are
			any items in pxDelayedCoRoutineList here then there is an error! */
			pxTemp = pxDelayedCoRoutineList;
     5c0:	d0a01897 	ldw	r2,-32670(gp)
     5c4:	e0bffc15 	stw	r2,-16(fp)
			pxDelayedCoRoutineList = pxOverflowDelayedCoRoutineList;
     5c8:	d0a01997 	ldw	r2,-32666(gp)
     5cc:	d0a01895 	stw	r2,-32670(gp)
			pxOverflowDelayedCoRoutineList = pxTemp;
     5d0:	e0bffc17 	ldw	r2,-16(fp)
     5d4:	d0a01995 	stw	r2,-32666(gp)
		}

		/* See if this tick has made a timeout expire. */
		while( listLIST_IS_EMPTY( pxDelayedCoRoutineList ) == pdFALSE )
     5d8:	00003006 	br	69c <prvCheckDelayedList+0x124>
		{
			pxCRCB = ( CRCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedCoRoutineList );
     5dc:	d0a01897 	ldw	r2,-32670(gp)
     5e0:	10800317 	ldw	r2,12(r2)
     5e4:	10800317 	ldw	r2,12(r2)
     5e8:	e0bffd15 	stw	r2,-12(fp)

			if( xCoRoutineTickCount < listGET_LIST_ITEM_VALUE( &( pxCRCB->xGenericListItem ) ) )
     5ec:	e0bffd17 	ldw	r2,-12(fp)
     5f0:	10800117 	ldw	r2,4(r2)
     5f4:	d0e01c97 	ldw	r3,-32654(gp)
     5f8:	1880012e 	bgeu	r3,r2,600 <prvCheckDelayedList+0x88>
			{
				/* Timeout not yet expired. */
				break;
     5fc:	00002a06 	br	6a8 <prvCheckDelayedList+0x130>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
     600:	0005303a 	rdctl	r2,status
     604:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
     608:	e0ffff17 	ldw	r3,-4(fp)
     60c:	00bfff84 	movi	r2,-2
     610:	1884703a 	and	r2,r3,r2
     614:	1001703a 	wrctl	status,r2
				/* The event could have occurred just before this critical
				section.  If this is the case then the generic list item will
				have been moved to the pending ready list and the following
				line is still valid.  Also the pvContainer parameter will have
				been set to NULL so the following lines are also valid. */
				( void ) uxListRemove( &( pxCRCB->xGenericListItem ) );
     618:	e0bffd17 	ldw	r2,-12(fp)
     61c:	10800104 	addi	r2,r2,4
     620:	1009883a 	mov	r4,r2
     624:	00015fc0 	call	15fc <uxListRemove>

				/* Is the co-routine waiting on an event also? */
				if( pxCRCB->xEventListItem.pvContainer )
     628:	e0bffd17 	ldw	r2,-12(fp)
     62c:	10800a17 	ldw	r2,40(r2)
     630:	10000426 	beq	r2,zero,644 <prvCheckDelayedList+0xcc>
				{
					( void ) uxListRemove( &( pxCRCB->xEventListItem ) );
     634:	e0bffd17 	ldw	r2,-12(fp)
     638:	10800604 	addi	r2,r2,24
     63c:	1009883a 	mov	r4,r2
     640:	00015fc0 	call	15fc <uxListRemove>
     644:	00800044 	movi	r2,1
     648:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
     64c:	e0bffe17 	ldw	r2,-8(fp)
     650:	1001703a 	wrctl	status,r2
				}
			}
			portENABLE_INTERRUPTS();

			prvAddCoRoutineToReadyQueue( pxCRCB );
     654:	e0bffd17 	ldw	r2,-12(fp)
     658:	10800b17 	ldw	r2,44(r2)
     65c:	d0e01b97 	ldw	r3,-32658(gp)
     660:	1880032e 	bgeu	r3,r2,670 <prvCheckDelayedList+0xf8>
     664:	e0bffd17 	ldw	r2,-12(fp)
     668:	10800b17 	ldw	r2,44(r2)
     66c:	d0a01b95 	stw	r2,-32658(gp)
     670:	e0bffd17 	ldw	r2,-12(fp)
     674:	10800b17 	ldw	r2,44(r2)
     678:	10c00524 	muli	r3,r2,20
     67c:	00820034 	movhi	r2,2048
     680:	108b0804 	addi	r2,r2,11296
     684:	1887883a 	add	r3,r3,r2
     688:	e0bffd17 	ldw	r2,-12(fp)
     68c:	10800104 	addi	r2,r2,4
     690:	100b883a 	mov	r5,r2
     694:	1809883a 	mov	r4,r3
     698:	00014980 	call	1498 <vListInsertEnd>
			pxDelayedCoRoutineList = pxOverflowDelayedCoRoutineList;
			pxOverflowDelayedCoRoutineList = pxTemp;
		}

		/* See if this tick has made a timeout expire. */
		while( listLIST_IS_EMPTY( pxDelayedCoRoutineList ) == pdFALSE )
     69c:	d0a01897 	ldw	r2,-32670(gp)
     6a0:	10800017 	ldw	r2,0(r2)
     6a4:	103fcd1e 	bne	r2,zero,5dc <__alt_data_end+0xf00005dc>
static void prvCheckDelayedList( void )
{
CRCB_t *pxCRCB;

	xPassedTicks = xTaskGetTickCount() - xLastTickCount;
	while( xPassedTicks )
     6a8:	d0a01e97 	ldw	r2,-32646(gp)
     6ac:	103fbc1e 	bne	r2,zero,5a0 <__alt_data_end+0xf00005a0>

			prvAddCoRoutineToReadyQueue( pxCRCB );
		}
	}

	xLastTickCount = xCoRoutineTickCount;
     6b0:	d0a01c97 	ldw	r2,-32654(gp)
     6b4:	d0a01d95 	stw	r2,-32650(gp)
}
     6b8:	0001883a 	nop
     6bc:	e037883a 	mov	sp,fp
     6c0:	dfc00117 	ldw	ra,4(sp)
     6c4:	df000017 	ldw	fp,0(sp)
     6c8:	dec00204 	addi	sp,sp,8
     6cc:	f800283a 	ret

000006d0 <vCoRoutineSchedule>:
/*-----------------------------------------------------------*/

void vCoRoutineSchedule( void )
{
     6d0:	defffd04 	addi	sp,sp,-12
     6d4:	dfc00215 	stw	ra,8(sp)
     6d8:	df000115 	stw	fp,4(sp)
     6dc:	df000104 	addi	fp,sp,4
	/* See if any co-routines readied by events need moving to the ready lists. */
	prvCheckPendingReadyList();
     6e0:	00004980 	call	498 <prvCheckPendingReadyList>

	/* See if any delayed co-routines have timed out. */
	prvCheckDelayedList();
     6e4:	00005780 	call	578 <prvCheckDelayedList>

	/* Find the highest priority queue that contains ready co-routines. */
	while( listLIST_IS_EMPTY( &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) ) )
     6e8:	00000506 	br	700 <vCoRoutineSchedule+0x30>
	{
		if( uxTopCoRoutineReadyPriority == 0 )
     6ec:	d0a01b97 	ldw	r2,-32658(gp)
     6f0:	10002c26 	beq	r2,zero,7a4 <vCoRoutineSchedule+0xd4>
		{
			/* No more co-routines to check. */
			return;
		}
		--uxTopCoRoutineReadyPriority;
     6f4:	d0a01b97 	ldw	r2,-32658(gp)
     6f8:	10bfffc4 	addi	r2,r2,-1
     6fc:	d0a01b95 	stw	r2,-32658(gp)

	/* See if any delayed co-routines have timed out. */
	prvCheckDelayedList();

	/* Find the highest priority queue that contains ready co-routines. */
	while( listLIST_IS_EMPTY( &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) ) )
     700:	d0e01b97 	ldw	r3,-32658(gp)
     704:	00820034 	movhi	r2,2048
     708:	108b0804 	addi	r2,r2,11296
     70c:	18c00524 	muli	r3,r3,20
     710:	10c5883a 	add	r2,r2,r3
     714:	10800017 	ldw	r2,0(r2)
     718:	103ff426 	beq	r2,zero,6ec <__alt_data_end+0xf00006ec>
		--uxTopCoRoutineReadyPriority;
	}

	/* listGET_OWNER_OF_NEXT_ENTRY walks through the list, so the co-routines
	 of the	same priority get an equal share of the processor time. */
	listGET_OWNER_OF_NEXT_ENTRY( pxCurrentCoRoutine, &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) );
     71c:	d0a01b97 	ldw	r2,-32658(gp)
     720:	10c00524 	muli	r3,r2,20
     724:	00820034 	movhi	r2,2048
     728:	108b0804 	addi	r2,r2,11296
     72c:	1885883a 	add	r2,r3,r2
     730:	e0bfff15 	stw	r2,-4(fp)
     734:	e0bfff17 	ldw	r2,-4(fp)
     738:	10800117 	ldw	r2,4(r2)
     73c:	10c00117 	ldw	r3,4(r2)
     740:	e0bfff17 	ldw	r2,-4(fp)
     744:	10c00115 	stw	r3,4(r2)
     748:	e0bfff17 	ldw	r2,-4(fp)
     74c:	10c00117 	ldw	r3,4(r2)
     750:	e0bfff17 	ldw	r2,-4(fp)
     754:	10800204 	addi	r2,r2,8
     758:	1880051e 	bne	r3,r2,770 <vCoRoutineSchedule+0xa0>
     75c:	e0bfff17 	ldw	r2,-4(fp)
     760:	10800117 	ldw	r2,4(r2)
     764:	10c00117 	ldw	r3,4(r2)
     768:	e0bfff17 	ldw	r2,-4(fp)
     76c:	10c00115 	stw	r3,4(r2)
     770:	e0bfff17 	ldw	r2,-4(fp)
     774:	10800117 	ldw	r2,4(r2)
     778:	10800317 	ldw	r2,12(r2)
     77c:	d0a01a95 	stw	r2,-32662(gp)

	/* Call the co-routine. */
	( pxCurrentCoRoutine->pxCoRoutineFunction )( pxCurrentCoRoutine, pxCurrentCoRoutine->uxIndex );
     780:	d0a01a97 	ldw	r2,-32662(gp)
     784:	10800017 	ldw	r2,0(r2)
     788:	d1201a97 	ldw	r4,-32662(gp)
     78c:	d0e01a97 	ldw	r3,-32662(gp)
     790:	18c00c17 	ldw	r3,48(r3)
     794:	180b883a 	mov	r5,r3
     798:	103ee83a 	callr	r2

	return;
     79c:	0001883a 	nop
     7a0:	00000106 	br	7a8 <vCoRoutineSchedule+0xd8>
	while( listLIST_IS_EMPTY( &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) ) )
	{
		if( uxTopCoRoutineReadyPriority == 0 )
		{
			/* No more co-routines to check. */
			return;
     7a4:	0001883a 	nop

	/* Call the co-routine. */
	( pxCurrentCoRoutine->pxCoRoutineFunction )( pxCurrentCoRoutine, pxCurrentCoRoutine->uxIndex );

	return;
}
     7a8:	e037883a 	mov	sp,fp
     7ac:	dfc00117 	ldw	ra,4(sp)
     7b0:	df000017 	ldw	fp,0(sp)
     7b4:	dec00204 	addi	sp,sp,8
     7b8:	f800283a 	ret

000007bc <prvInitialiseCoRoutineLists>:
/*-----------------------------------------------------------*/

static void prvInitialiseCoRoutineLists( void )
{
     7bc:	defffd04 	addi	sp,sp,-12
     7c0:	dfc00215 	stw	ra,8(sp)
     7c4:	df000115 	stw	fp,4(sp)
     7c8:	df000104 	addi	fp,sp,4
UBaseType_t uxPriority;

	for( uxPriority = 0; uxPriority < configMAX_CO_ROUTINE_PRIORITIES; uxPriority++ )
     7cc:	e03fff15 	stw	zero,-4(fp)
     7d0:	00000a06 	br	7fc <prvInitialiseCoRoutineLists+0x40>
	{
		vListInitialise( ( List_t * ) &( pxReadyCoRoutineLists[ uxPriority ] ) );
     7d4:	e0bfff17 	ldw	r2,-4(fp)
     7d8:	10c00524 	muli	r3,r2,20
     7dc:	00820034 	movhi	r2,2048
     7e0:	108b0804 	addi	r2,r2,11296
     7e4:	1885883a 	add	r2,r3,r2
     7e8:	1009883a 	mov	r4,r2
     7ec:	00014040 	call	1404 <vListInitialise>

static void prvInitialiseCoRoutineLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = 0; uxPriority < configMAX_CO_ROUTINE_PRIORITIES; uxPriority++ )
     7f0:	e0bfff17 	ldw	r2,-4(fp)
     7f4:	10800044 	addi	r2,r2,1
     7f8:	e0bfff15 	stw	r2,-4(fp)
     7fc:	e0bfff17 	ldw	r2,-4(fp)
     800:	108000b0 	cmpltui	r2,r2,2
     804:	103ff31e 	bne	r2,zero,7d4 <__alt_data_end+0xf00007d4>
	{
		vListInitialise( ( List_t * ) &( pxReadyCoRoutineLists[ uxPriority ] ) );
	}

	vListInitialise( ( List_t * ) &xDelayedCoRoutineList1 );
     808:	01020034 	movhi	r4,2048
     80c:	210b1204 	addi	r4,r4,11336
     810:	00014040 	call	1404 <vListInitialise>
	vListInitialise( ( List_t * ) &xDelayedCoRoutineList2 );
     814:	01020034 	movhi	r4,2048
     818:	210b1704 	addi	r4,r4,11356
     81c:	00014040 	call	1404 <vListInitialise>
	vListInitialise( ( List_t * ) &xPendingReadyCoRoutineList );
     820:	01020034 	movhi	r4,2048
     824:	210b1c04 	addi	r4,r4,11376
     828:	00014040 	call	1404 <vListInitialise>

	/* Start with pxDelayedCoRoutineList using list1 and the
	pxOverflowDelayedCoRoutineList using list2. */
	pxDelayedCoRoutineList = &xDelayedCoRoutineList1;
     82c:	00820034 	movhi	r2,2048
     830:	108b1204 	addi	r2,r2,11336
     834:	d0a01895 	stw	r2,-32670(gp)
	pxOverflowDelayedCoRoutineList = &xDelayedCoRoutineList2;
     838:	00820034 	movhi	r2,2048
     83c:	108b1704 	addi	r2,r2,11356
     840:	d0a01995 	stw	r2,-32666(gp)
}
     844:	0001883a 	nop
     848:	e037883a 	mov	sp,fp
     84c:	dfc00117 	ldw	ra,4(sp)
     850:	df000017 	ldw	fp,0(sp)
     854:	dec00204 	addi	sp,sp,8
     858:	f800283a 	ret

0000085c <xCoRoutineRemoveFromEventList>:
/*-----------------------------------------------------------*/

BaseType_t xCoRoutineRemoveFromEventList( const List_t *pxEventList )
{
     85c:	defffb04 	addi	sp,sp,-20
     860:	dfc00415 	stw	ra,16(sp)
     864:	df000315 	stw	fp,12(sp)
     868:	df000304 	addi	fp,sp,12
     86c:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	/* This function is called from within an interrupt.  It can only access
	event lists and the pending ready list.  This function assumes that a
	check has already been made to ensure pxEventList is not empty. */
	pxUnblockedCRCB = ( CRCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
     870:	e0bfff17 	ldw	r2,-4(fp)
     874:	10800317 	ldw	r2,12(r2)
     878:	10800317 	ldw	r2,12(r2)
     87c:	e0bffe15 	stw	r2,-8(fp)
	( void ) uxListRemove( &( pxUnblockedCRCB->xEventListItem ) );
     880:	e0bffe17 	ldw	r2,-8(fp)
     884:	10800604 	addi	r2,r2,24
     888:	1009883a 	mov	r4,r2
     88c:	00015fc0 	call	15fc <uxListRemove>
	vListInsertEnd( ( List_t * ) &( xPendingReadyCoRoutineList ), &( pxUnblockedCRCB->xEventListItem ) );
     890:	e0bffe17 	ldw	r2,-8(fp)
     894:	10800604 	addi	r2,r2,24
     898:	100b883a 	mov	r5,r2
     89c:	01020034 	movhi	r4,2048
     8a0:	210b1c04 	addi	r4,r4,11376
     8a4:	00014980 	call	1498 <vListInsertEnd>

	if( pxUnblockedCRCB->uxPriority >= pxCurrentCoRoutine->uxPriority )
     8a8:	e0bffe17 	ldw	r2,-8(fp)
     8ac:	10c00b17 	ldw	r3,44(r2)
     8b0:	d0a01a97 	ldw	r2,-32662(gp)
     8b4:	10800b17 	ldw	r2,44(r2)
     8b8:	18800336 	bltu	r3,r2,8c8 <xCoRoutineRemoveFromEventList+0x6c>
	{
		xReturn = pdTRUE;
     8bc:	00800044 	movi	r2,1
     8c0:	e0bffd15 	stw	r2,-12(fp)
     8c4:	00000106 	br	8cc <xCoRoutineRemoveFromEventList+0x70>
	}
	else
	{
		xReturn = pdFALSE;
     8c8:	e03ffd15 	stw	zero,-12(fp)
	}

	return xReturn;
     8cc:	e0bffd17 	ldw	r2,-12(fp)
}
     8d0:	e037883a 	mov	sp,fp
     8d4:	dfc00117 	ldw	ra,4(sp)
     8d8:	df000017 	ldw	fp,0(sp)
     8dc:	dec00204 	addi	sp,sp,8
     8e0:	f800283a 	ret

000008e4 <xEventGroupCreate>:
static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits );

/*-----------------------------------------------------------*/

EventGroupHandle_t xEventGroupCreate( void )
{
     8e4:	defffd04 	addi	sp,sp,-12
     8e8:	dfc00215 	stw	ra,8(sp)
     8ec:	df000115 	stw	fp,4(sp)
     8f0:	df000104 	addi	fp,sp,4
EventGroup_t *pxEventBits;

	pxEventBits = pvPortMalloc( sizeof( EventGroup_t ) );
     8f4:	01000604 	movi	r4,24
     8f8:	0000fd00 	call	fd0 <pvPortMalloc>
     8fc:	e0bfff15 	stw	r2,-4(fp)
	if( pxEventBits != NULL )
     900:	e0bfff17 	ldw	r2,-4(fp)
     904:	10000626 	beq	r2,zero,920 <xEventGroupCreate+0x3c>
	{
		pxEventBits->uxEventBits = 0;
     908:	e0bfff17 	ldw	r2,-4(fp)
     90c:	10000015 	stw	zero,0(r2)
		vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
     910:	e0bfff17 	ldw	r2,-4(fp)
     914:	10800104 	addi	r2,r2,4
     918:	1009883a 	mov	r4,r2
     91c:	00014040 	call	1404 <vListInitialise>
	else
	{
		traceEVENT_GROUP_CREATE_FAILED();
	}

	return ( EventGroupHandle_t ) pxEventBits;
     920:	e0bfff17 	ldw	r2,-4(fp)
}
     924:	e037883a 	mov	sp,fp
     928:	dfc00117 	ldw	ra,4(sp)
     92c:	df000017 	ldw	fp,0(sp)
     930:	dec00204 	addi	sp,sp,8
     934:	f800283a 	ret

00000938 <xEventGroupSync>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSync( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, const EventBits_t uxBitsToWaitFor, TickType_t xTicksToWait )
{
     938:	defff504 	addi	sp,sp,-44
     93c:	dfc00a15 	stw	ra,40(sp)
     940:	df000915 	stw	fp,36(sp)
     944:	df000904 	addi	fp,sp,36
     948:	e13ffc15 	stw	r4,-16(fp)
     94c:	e17ffd15 	stw	r5,-12(fp)
     950:	e1bffe15 	stw	r6,-8(fp)
     954:	e1ffff15 	stw	r7,-4(fp)
EventBits_t uxOriginalBitValue, uxReturn;
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     958:	e0bffc17 	ldw	r2,-16(fp)
     95c:	e0bff815 	stw	r2,-32(fp)
BaseType_t xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
     960:	e03ff915 	stw	zero,-28(fp)
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
	}
	#endif

	vTaskSuspendAll();
     964:	0002f6c0 	call	2f6c <vTaskSuspendAll>
	{
		uxOriginalBitValue = pxEventBits->uxEventBits;
     968:	e0bff817 	ldw	r2,-32(fp)
     96c:	10800017 	ldw	r2,0(r2)
     970:	e0bffa15 	stw	r2,-24(fp)

		( void ) xEventGroupSetBits( xEventGroup, uxBitsToSet );
     974:	e17ffd17 	ldw	r5,-12(fp)
     978:	e13ffc17 	ldw	r4,-16(fp)
     97c:	0000cf40 	call	cf4 <xEventGroupSetBits>

		if( ( ( uxOriginalBitValue | uxBitsToSet ) & uxBitsToWaitFor ) == uxBitsToWaitFor )
     980:	e0fffa17 	ldw	r3,-24(fp)
     984:	e0bffd17 	ldw	r2,-12(fp)
     988:	1886b03a 	or	r3,r3,r2
     98c:	e0bffe17 	ldw	r2,-8(fp)
     990:	1886703a 	and	r3,r3,r2
     994:	e0bffe17 	ldw	r2,-8(fp)
     998:	18800d1e 	bne	r3,r2,9d0 <xEventGroupSync+0x98>
		{
			/* All the rendezvous bits are now set - no need to block. */
			uxReturn = ( uxOriginalBitValue | uxBitsToSet );
     99c:	e0fffa17 	ldw	r3,-24(fp)
     9a0:	e0bffd17 	ldw	r2,-12(fp)
     9a4:	1884b03a 	or	r2,r3,r2
     9a8:	e0bff715 	stw	r2,-36(fp)

			/* Rendezvous always clear the bits.  They will have been cleared
			already unless this is the only task in the rendezvous. */
			pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     9ac:	e0bff817 	ldw	r2,-32(fp)
     9b0:	10c00017 	ldw	r3,0(r2)
     9b4:	e0bffe17 	ldw	r2,-8(fp)
     9b8:	0084303a 	nor	r2,zero,r2
     9bc:	1886703a 	and	r3,r3,r2
     9c0:	e0bff817 	ldw	r2,-32(fp)
     9c4:	10c00015 	stw	r3,0(r2)

			xTicksToWait = 0;
     9c8:	e03fff15 	stw	zero,-4(fp)
     9cc:	00000f06 	br	a0c <xEventGroupSync+0xd4>
		}
		else
		{
			if( xTicksToWait != ( TickType_t ) 0 )
     9d0:	e0bfff17 	ldw	r2,-4(fp)
     9d4:	10000a26 	beq	r2,zero,a00 <xEventGroupSync+0xc8>
				traceEVENT_GROUP_SYNC_BLOCK( xEventGroup, uxBitsToSet, uxBitsToWaitFor );

				/* Store the bits that the calling task is waiting for in the
				task's event list item so the kernel knows when a match is
				found.  Then enter the blocked state. */
				vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | eventCLEAR_EVENTS_ON_EXIT_BIT | eventWAIT_FOR_ALL_BITS ), xTicksToWait );
     9d8:	e0bff817 	ldw	r2,-32(fp)
     9dc:	10c00104 	addi	r3,r2,4
     9e0:	e0bffe17 	ldw	r2,-8(fp)
     9e4:	10814034 	orhi	r2,r2,1280
     9e8:	e1bfff17 	ldw	r6,-4(fp)
     9ec:	100b883a 	mov	r5,r2
     9f0:	1809883a 	mov	r4,r3
     9f4:	00034b40 	call	34b4 <vTaskPlaceOnUnorderedEventList>

				/* This assignment is obsolete as uxReturn will get set after
				the task unblocks, but some compilers mistakenly generate a
				warning about uxReturn being returned without being set if the
				assignment is omitted. */
				uxReturn = 0;
     9f8:	e03ff715 	stw	zero,-36(fp)
     9fc:	00000306 	br	a0c <xEventGroupSync+0xd4>
			}
			else
			{
				/* The rendezvous bits were not set, but no block time was
				specified - just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
     a00:	e0bff817 	ldw	r2,-32(fp)
     a04:	10800017 	ldw	r2,0(r2)
     a08:	e0bff715 	stw	r2,-36(fp)
			}
		}
	}
	xAlreadyYielded = xTaskResumeAll();
     a0c:	0002f980 	call	2f98 <xTaskResumeAll>
     a10:	e0bffb15 	stw	r2,-20(fp)

	if( xTicksToWait != ( TickType_t ) 0 )
     a14:	e0bfff17 	ldw	r2,-4(fp)
     a18:	10002026 	beq	r2,zero,a9c <xEventGroupSync+0x164>
	{
		if( xAlreadyYielded == pdFALSE )
     a1c:	e0bffb17 	ldw	r2,-20(fp)
     a20:	1000011e 	bne	r2,zero,a28 <xEventGroupSync+0xf0>
		{
			portYIELD_WITHIN_API();
     a24:	003b683a 	trap	0

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
     a28:	000415c0 	call	415c <uxTaskResetEventItemValue>
     a2c:	e0bff715 	stw	r2,-36(fp)

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
     a30:	e0bff717 	ldw	r2,-36(fp)
     a34:	1080802c 	andhi	r2,r2,512
     a38:	1000131e 	bne	r2,zero,a88 <xEventGroupSync+0x150>
		{
			/* The task timed out, just return the current event bit value. */
			taskENTER_CRITICAL();
     a3c:	00040a80 	call	40a8 <vTaskEnterCritical>
			{
				uxReturn = pxEventBits->uxEventBits;
     a40:	e0bff817 	ldw	r2,-32(fp)
     a44:	10800017 	ldw	r2,0(r2)
     a48:	e0bff715 	stw	r2,-36(fp)

				/* Although the task got here because it timed out before the
				bits it was waiting for were set, it is possible that since it
				unblocked another task has set the bits.  If this is the case
				then it needs to clear the bits before exiting. */
				if( ( uxReturn & uxBitsToWaitFor ) == uxBitsToWaitFor )
     a4c:	e0fff717 	ldw	r3,-36(fp)
     a50:	e0bffe17 	ldw	r2,-8(fp)
     a54:	1886703a 	and	r3,r3,r2
     a58:	e0bffe17 	ldw	r2,-8(fp)
     a5c:	1880071e 	bne	r3,r2,a7c <xEventGroupSync+0x144>
				{
					pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     a60:	e0bff817 	ldw	r2,-32(fp)
     a64:	10c00017 	ldw	r3,0(r2)
     a68:	e0bffe17 	ldw	r2,-8(fp)
     a6c:	0084303a 	nor	r2,zero,r2
     a70:	1886703a 	and	r3,r3,r2
     a74:	e0bff817 	ldw	r2,-32(fp)
     a78:	10c00015 	stw	r3,0(r2)
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
     a7c:	00040fc0 	call	40fc <vTaskExitCritical>

			xTimeoutOccurred = pdTRUE;
     a80:	00800044 	movi	r2,1
     a84:	e0bff915 	stw	r2,-28(fp)
			/* The task unblocked because the bits were set. */
		}

		/* Control bits might be set as the task had blocked should not be
		returned. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
     a88:	e0fff717 	ldw	r3,-36(fp)
     a8c:	00804034 	movhi	r2,256
     a90:	10bfffc4 	addi	r2,r2,-1
     a94:	1884703a 	and	r2,r3,r2
     a98:	e0bff715 	stw	r2,-36(fp)
	}

	traceEVENT_GROUP_SYNC_END( xEventGroup, uxBitsToSet, uxBitsToWaitFor, xTimeoutOccurred );

	return uxReturn;
     a9c:	e0bff717 	ldw	r2,-36(fp)
}
     aa0:	e037883a 	mov	sp,fp
     aa4:	dfc00117 	ldw	ra,4(sp)
     aa8:	df000017 	ldw	fp,0(sp)
     aac:	dec00204 	addi	sp,sp,8
     ab0:	f800283a 	ret

00000ab4 <xEventGroupWaitBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
     ab4:	defff304 	addi	sp,sp,-52
     ab8:	dfc00c15 	stw	ra,48(sp)
     abc:	df000b15 	stw	fp,44(sp)
     ac0:	df000b04 	addi	fp,sp,44
     ac4:	e13ffc15 	stw	r4,-16(fp)
     ac8:	e17ffd15 	stw	r5,-12(fp)
     acc:	e1bffe15 	stw	r6,-8(fp)
     ad0:	e1ffff15 	stw	r7,-4(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     ad4:	e0bffc17 	ldw	r2,-16(fp)
     ad8:	e0bff715 	stw	r2,-36(fp)
EventBits_t uxReturn, uxControlBits = 0;
     adc:	e03ff615 	stw	zero,-40(fp)
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
     ae0:	e03ff815 	stw	zero,-32(fp)
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
	}
	#endif

	vTaskSuspendAll();
     ae4:	0002f6c0 	call	2f6c <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
     ae8:	e0bff717 	ldw	r2,-36(fp)
     aec:	10800017 	ldw	r2,0(r2)
     af0:	e0bff915 	stw	r2,-28(fp)

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
     af4:	e1bfff17 	ldw	r6,-4(fp)
     af8:	e17ffd17 	ldw	r5,-12(fp)
     afc:	e13ff917 	ldw	r4,-28(fp)
     b00:	0000f600 	call	f60 <prvTestWaitCondition>
     b04:	e0bffa15 	stw	r2,-24(fp)

		if( xWaitConditionMet != pdFALSE )
     b08:	e0bffa17 	ldw	r2,-24(fp)
     b0c:	10000d26 	beq	r2,zero,b44 <xEventGroupWaitBits+0x90>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
     b10:	e0bff917 	ldw	r2,-28(fp)
     b14:	e0bff515 	stw	r2,-44(fp)
			xTicksToWait = ( TickType_t ) 0;
     b18:	e0000215 	stw	zero,8(fp)

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
     b1c:	e0bffe17 	ldw	r2,-8(fp)
     b20:	10002026 	beq	r2,zero,ba4 <xEventGroupWaitBits+0xf0>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     b24:	e0bff717 	ldw	r2,-36(fp)
     b28:	10c00017 	ldw	r3,0(r2)
     b2c:	e0bffd17 	ldw	r2,-12(fp)
     b30:	0084303a 	nor	r2,zero,r2
     b34:	1886703a 	and	r3,r3,r2
     b38:	e0bff717 	ldw	r2,-36(fp)
     b3c:	10c00015 	stw	r3,0(r2)
     b40:	00001806 	br	ba4 <xEventGroupWaitBits+0xf0>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
     b44:	e0800217 	ldw	r2,8(fp)
     b48:	1000031e 	bne	r2,zero,b58 <xEventGroupWaitBits+0xa4>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
     b4c:	e0bff917 	ldw	r2,-28(fp)
     b50:	e0bff515 	stw	r2,-44(fp)
     b54:	00001306 	br	ba4 <xEventGroupWaitBits+0xf0>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
     b58:	e0bffe17 	ldw	r2,-8(fp)
     b5c:	10000326 	beq	r2,zero,b6c <xEventGroupWaitBits+0xb8>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
     b60:	e0bff617 	ldw	r2,-40(fp)
     b64:	10804034 	orhi	r2,r2,256
     b68:	e0bff615 	stw	r2,-40(fp)
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
     b6c:	e0bfff17 	ldw	r2,-4(fp)
     b70:	10000326 	beq	r2,zero,b80 <xEventGroupWaitBits+0xcc>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
     b74:	e0bff617 	ldw	r2,-40(fp)
     b78:	10810034 	orhi	r2,r2,1024
     b7c:	e0bff615 	stw	r2,-40(fp)
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
     b80:	e0bff717 	ldw	r2,-36(fp)
     b84:	11000104 	addi	r4,r2,4
     b88:	e0fffd17 	ldw	r3,-12(fp)
     b8c:	e0bff617 	ldw	r2,-40(fp)
     b90:	1884b03a 	or	r2,r3,r2
     b94:	e1800217 	ldw	r6,8(fp)
     b98:	100b883a 	mov	r5,r2
     b9c:	00034b40 	call	34b4 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
     ba0:	e03ff515 	stw	zero,-44(fp)

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
     ba4:	0002f980 	call	2f98 <xTaskResumeAll>
     ba8:	e0bffb15 	stw	r2,-20(fp)

	if( xTicksToWait != ( TickType_t ) 0 )
     bac:	e0800217 	ldw	r2,8(fp)
     bb0:	10002126 	beq	r2,zero,c38 <xEventGroupWaitBits+0x184>
	{
		if( xAlreadyYielded == pdFALSE )
     bb4:	e0bffb17 	ldw	r2,-20(fp)
     bb8:	1000011e 	bne	r2,zero,bc0 <xEventGroupWaitBits+0x10c>
		{
			portYIELD_WITHIN_API();
     bbc:	003b683a 	trap	0

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
     bc0:	000415c0 	call	415c <uxTaskResetEventItemValue>
     bc4:	e0bff515 	stw	r2,-44(fp)

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
     bc8:	e0bff517 	ldw	r2,-44(fp)
     bcc:	1080802c 	andhi	r2,r2,512
     bd0:	1000141e 	bne	r2,zero,c24 <xEventGroupWaitBits+0x170>
		{
			taskENTER_CRITICAL();
     bd4:	00040a80 	call	40a8 <vTaskEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
     bd8:	e0bff717 	ldw	r2,-36(fp)
     bdc:	10800017 	ldw	r2,0(r2)
     be0:	e0bff515 	stw	r2,-44(fp)

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
     be4:	e1bfff17 	ldw	r6,-4(fp)
     be8:	e17ffd17 	ldw	r5,-12(fp)
     bec:	e13ff517 	ldw	r4,-44(fp)
     bf0:	0000f600 	call	f60 <prvTestWaitCondition>
     bf4:	10000926 	beq	r2,zero,c1c <xEventGroupWaitBits+0x168>
				{
					if( xClearOnExit != pdFALSE )
     bf8:	e0bffe17 	ldw	r2,-8(fp)
     bfc:	10000726 	beq	r2,zero,c1c <xEventGroupWaitBits+0x168>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     c00:	e0bff717 	ldw	r2,-36(fp)
     c04:	10c00017 	ldw	r3,0(r2)
     c08:	e0bffd17 	ldw	r2,-12(fp)
     c0c:	0084303a 	nor	r2,zero,r2
     c10:	1886703a 	and	r3,r3,r2
     c14:	e0bff717 	ldw	r2,-36(fp)
     c18:	10c00015 	stw	r3,0(r2)
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
     c1c:	00040fc0 	call	40fc <vTaskExitCritical>

			/* Prevent compiler warnings when trace macros are not used. */
			xTimeoutOccurred = pdFALSE;
     c20:	e03ff815 	stw	zero,-32(fp)
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
     c24:	e0fff517 	ldw	r3,-44(fp)
     c28:	00804034 	movhi	r2,256
     c2c:	10bfffc4 	addi	r2,r2,-1
     c30:	1884703a 	and	r2,r3,r2
     c34:	e0bff515 	stw	r2,-44(fp)
	}
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	return uxReturn;
     c38:	e0bff517 	ldw	r2,-44(fp)
}
     c3c:	e037883a 	mov	sp,fp
     c40:	dfc00117 	ldw	ra,4(sp)
     c44:	df000017 	ldw	fp,0(sp)
     c48:	dec00204 	addi	sp,sp,8
     c4c:	f800283a 	ret

00000c50 <xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
     c50:	defffa04 	addi	sp,sp,-24
     c54:	dfc00515 	stw	ra,20(sp)
     c58:	df000415 	stw	fp,16(sp)
     c5c:	df000404 	addi	fp,sp,16
     c60:	e13ffe15 	stw	r4,-8(fp)
     c64:	e17fff15 	stw	r5,-4(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     c68:	e0bffe17 	ldw	r2,-8(fp)
     c6c:	e0bffc15 	stw	r2,-16(fp)
	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );

	taskENTER_CRITICAL();
     c70:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
     c74:	e0bffc17 	ldw	r2,-16(fp)
     c78:	10800017 	ldw	r2,0(r2)
     c7c:	e0bffd15 	stw	r2,-12(fp)

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
     c80:	e0bffc17 	ldw	r2,-16(fp)
     c84:	10c00017 	ldw	r3,0(r2)
     c88:	e0bfff17 	ldw	r2,-4(fp)
     c8c:	0084303a 	nor	r2,zero,r2
     c90:	1886703a 	and	r3,r3,r2
     c94:	e0bffc17 	ldw	r2,-16(fp)
     c98:	10c00015 	stw	r3,0(r2)
	}
	taskEXIT_CRITICAL();
     c9c:	00040fc0 	call	40fc <vTaskExitCritical>

	return uxReturn;
     ca0:	e0bffd17 	ldw	r2,-12(fp)
}
     ca4:	e037883a 	mov	sp,fp
     ca8:	dfc00117 	ldw	ra,4(sp)
     cac:	df000017 	ldw	fp,0(sp)
     cb0:	dec00204 	addi	sp,sp,8
     cb4:	f800283a 	ret

00000cb8 <xEventGroupGetBitsFromISR>:

#endif
/*-----------------------------------------------------------*/

EventBits_t xEventGroupGetBitsFromISR( EventGroupHandle_t xEventGroup )
{
     cb8:	defffb04 	addi	sp,sp,-20
     cbc:	df000415 	stw	fp,16(sp)
     cc0:	df000404 	addi	fp,sp,16
     cc4:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxSavedInterruptStatus;
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     cc8:	e0bfff17 	ldw	r2,-4(fp)
     ccc:	e0bffc15 	stw	r2,-16(fp)
EventBits_t uxReturn;

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
     cd0:	e03ffd15 	stw	zero,-12(fp)
	{
		uxReturn = pxEventBits->uxEventBits;
     cd4:	e0bffc17 	ldw	r2,-16(fp)
     cd8:	10800017 	ldw	r2,0(r2)
     cdc:	e0bffe15 	stw	r2,-8(fp)
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return uxReturn;
     ce0:	e0bffe17 	ldw	r2,-8(fp)
}
     ce4:	e037883a 	mov	sp,fp
     ce8:	df000017 	ldw	fp,0(sp)
     cec:	dec00104 	addi	sp,sp,4
     cf0:	f800283a 	ret

00000cf4 <xEventGroupSetBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
     cf4:	defff304 	addi	sp,sp,-52
     cf8:	dfc00c15 	stw	ra,48(sp)
     cfc:	df000b15 	stw	fp,44(sp)
     d00:	df000b04 	addi	fp,sp,44
     d04:	e13ffe15 	stw	r4,-8(fp)
     d08:	e17fff15 	stw	r5,-4(fp)
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t *pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
     d0c:	e03ff615 	stw	zero,-40(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     d10:	e0bffe17 	ldw	r2,-8(fp)
     d14:	e0bff815 	stw	r2,-32(fp)
BaseType_t xMatchFound = pdFALSE;
     d18:	e03ff715 	stw	zero,-36(fp)
	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );

	pxList = &( pxEventBits->xTasksWaitingForBits );
     d1c:	e0bff817 	ldw	r2,-32(fp)
     d20:	10800104 	addi	r2,r2,4
     d24:	e0bff915 	stw	r2,-28(fp)
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
     d28:	e0bff917 	ldw	r2,-28(fp)
     d2c:	10800204 	addi	r2,r2,8
     d30:	e0bffa15 	stw	r2,-24(fp)
	vTaskSuspendAll();
     d34:	0002f6c0 	call	2f6c <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
     d38:	e0bff917 	ldw	r2,-28(fp)
     d3c:	10800317 	ldw	r2,12(r2)
     d40:	e0bff515 	stw	r2,-44(fp)

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
     d44:	e0bff817 	ldw	r2,-32(fp)
     d48:	10c00017 	ldw	r3,0(r2)
     d4c:	e0bfff17 	ldw	r2,-4(fp)
     d50:	1886b03a 	or	r3,r3,r2
     d54:	e0bff817 	ldw	r2,-32(fp)
     d58:	10c00015 	stw	r3,0(r2)

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
     d5c:	00003306 	br	e2c <xEventGroupSetBits+0x138>
		{
			pxNext = listGET_NEXT( pxListItem );
     d60:	e0bff517 	ldw	r2,-44(fp)
     d64:	10800117 	ldw	r2,4(r2)
     d68:	e0bffb15 	stw	r2,-20(fp)
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
     d6c:	e0bff517 	ldw	r2,-44(fp)
     d70:	10800017 	ldw	r2,0(r2)
     d74:	e0bffc15 	stw	r2,-16(fp)
			xMatchFound = pdFALSE;
     d78:	e03ff715 	stw	zero,-36(fp)

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
     d7c:	e0bffc17 	ldw	r2,-16(fp)
     d80:	10bfc02c 	andhi	r2,r2,65280
     d84:	e0bffd15 	stw	r2,-12(fp)
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
     d88:	e0fffc17 	ldw	r3,-16(fp)
     d8c:	00804034 	movhi	r2,256
     d90:	10bfffc4 	addi	r2,r2,-1
     d94:	1884703a 	and	r2,r3,r2
     d98:	e0bffc15 	stw	r2,-16(fp)

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
     d9c:	e0bffd17 	ldw	r2,-12(fp)
     da0:	1081002c 	andhi	r2,r2,1024
     da4:	1000081e 	bne	r2,zero,dc8 <xEventGroupSetBits+0xd4>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
     da8:	e0bff817 	ldw	r2,-32(fp)
     dac:	10c00017 	ldw	r3,0(r2)
     db0:	e0bffc17 	ldw	r2,-16(fp)
     db4:	1884703a 	and	r2,r3,r2
     db8:	10000b26 	beq	r2,zero,de8 <xEventGroupSetBits+0xf4>
				{
					xMatchFound = pdTRUE;
     dbc:	00800044 	movi	r2,1
     dc0:	e0bff715 	stw	r2,-36(fp)
     dc4:	00000806 	br	de8 <xEventGroupSetBits+0xf4>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
     dc8:	e0bff817 	ldw	r2,-32(fp)
     dcc:	10c00017 	ldw	r3,0(r2)
     dd0:	e0bffc17 	ldw	r2,-16(fp)
     dd4:	1886703a 	and	r3,r3,r2
     dd8:	e0bffc17 	ldw	r2,-16(fp)
     ddc:	1880021e 	bne	r3,r2,de8 <xEventGroupSetBits+0xf4>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
     de0:	00800044 	movi	r2,1
     de4:	e0bff715 	stw	r2,-36(fp)
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
     de8:	e0bff717 	ldw	r2,-36(fp)
     dec:	10000d26 	beq	r2,zero,e24 <xEventGroupSetBits+0x130>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
     df0:	e0bffd17 	ldw	r2,-12(fp)
     df4:	1080402c 	andhi	r2,r2,256
     df8:	10000426 	beq	r2,zero,e0c <xEventGroupSetBits+0x118>
				{
					uxBitsToClear |= uxBitsWaitedFor;
     dfc:	e0fff617 	ldw	r3,-40(fp)
     e00:	e0bffc17 	ldw	r2,-16(fp)
     e04:	1884b03a 	or	r2,r3,r2
     e08:	e0bff615 	stw	r2,-40(fp)
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				( void ) xTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
     e0c:	e0bff817 	ldw	r2,-32(fp)
     e10:	10800017 	ldw	r2,0(r2)
     e14:	10808034 	orhi	r2,r2,512
     e18:	100b883a 	mov	r5,r2
     e1c:	e13ff517 	ldw	r4,-44(fp)
     e20:	00036940 	call	3694 <xTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
     e24:	e0bffb17 	ldw	r2,-20(fp)
     e28:	e0bff515 	stw	r2,-44(fp)

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
     e2c:	e0fff517 	ldw	r3,-44(fp)
     e30:	e0bffa17 	ldw	r2,-24(fp)
     e34:	18bfca1e 	bne	r3,r2,d60 <__alt_data_end+0xf0000d60>
			pxListItem = pxNext;
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
     e38:	e0bff817 	ldw	r2,-32(fp)
     e3c:	10c00017 	ldw	r3,0(r2)
     e40:	e0bff617 	ldw	r2,-40(fp)
     e44:	0084303a 	nor	r2,zero,r2
     e48:	1886703a 	and	r3,r3,r2
     e4c:	e0bff817 	ldw	r2,-32(fp)
     e50:	10c00015 	stw	r3,0(r2)
	}
	( void ) xTaskResumeAll();
     e54:	0002f980 	call	2f98 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
     e58:	e0bff817 	ldw	r2,-32(fp)
     e5c:	10800017 	ldw	r2,0(r2)
}
     e60:	e037883a 	mov	sp,fp
     e64:	dfc00117 	ldw	ra,4(sp)
     e68:	df000017 	ldw	fp,0(sp)
     e6c:	dec00204 	addi	sp,sp,8
     e70:	f800283a 	ret

00000e74 <vEventGroupDelete>:
/*-----------------------------------------------------------*/

void vEventGroupDelete( EventGroupHandle_t xEventGroup )
{
     e74:	defffb04 	addi	sp,sp,-20
     e78:	dfc00415 	stw	ra,16(sp)
     e7c:	df000315 	stw	fp,12(sp)
     e80:	df000304 	addi	fp,sp,12
     e84:	e13fff15 	stw	r4,-4(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     e88:	e0bfff17 	ldw	r2,-4(fp)
     e8c:	e0bffd15 	stw	r2,-12(fp)
const List_t *pxTasksWaitingForBits = &( pxEventBits->xTasksWaitingForBits );
     e90:	e0bffd17 	ldw	r2,-12(fp)
     e94:	10800104 	addi	r2,r2,4
     e98:	e0bffe15 	stw	r2,-8(fp)

	vTaskSuspendAll();
     e9c:	0002f6c0 	call	2f6c <vTaskSuspendAll>
	{
		traceEVENT_GROUP_DELETE( xEventGroup );

		while( listCURRENT_LIST_LENGTH( pxTasksWaitingForBits ) > ( UBaseType_t ) 0 )
     ea0:	00000506 	br	eb8 <vEventGroupDelete+0x44>
		{
			/* Unblock the task, returning 0 as the event list is being deleted
			and	cannot therefore have any bits set. */
			configASSERT( pxTasksWaitingForBits->xListEnd.pxNext != ( ListItem_t * ) &( pxTasksWaitingForBits->xListEnd ) );
			( void ) xTaskRemoveFromUnorderedEventList( pxTasksWaitingForBits->xListEnd.pxNext, eventUNBLOCKED_DUE_TO_BIT_SET );
     ea4:	e0bffe17 	ldw	r2,-8(fp)
     ea8:	10800317 	ldw	r2,12(r2)
     eac:	01408034 	movhi	r5,512
     eb0:	1009883a 	mov	r4,r2
     eb4:	00036940 	call	3694 <xTaskRemoveFromUnorderedEventList>

	vTaskSuspendAll();
	{
		traceEVENT_GROUP_DELETE( xEventGroup );

		while( listCURRENT_LIST_LENGTH( pxTasksWaitingForBits ) > ( UBaseType_t ) 0 )
     eb8:	e0bffe17 	ldw	r2,-8(fp)
     ebc:	10800017 	ldw	r2,0(r2)
     ec0:	103ff81e 	bne	r2,zero,ea4 <__alt_data_end+0xf0000ea4>
			and	cannot therefore have any bits set. */
			configASSERT( pxTasksWaitingForBits->xListEnd.pxNext != ( ListItem_t * ) &( pxTasksWaitingForBits->xListEnd ) );
			( void ) xTaskRemoveFromUnorderedEventList( pxTasksWaitingForBits->xListEnd.pxNext, eventUNBLOCKED_DUE_TO_BIT_SET );
		}

		vPortFree( pxEventBits );
     ec4:	e13ffd17 	ldw	r4,-12(fp)
     ec8:	00011500 	call	1150 <vPortFree>
	}
	( void ) xTaskResumeAll();
     ecc:	0002f980 	call	2f98 <xTaskResumeAll>
}
     ed0:	0001883a 	nop
     ed4:	e037883a 	mov	sp,fp
     ed8:	dfc00117 	ldw	ra,4(sp)
     edc:	df000017 	ldw	fp,0(sp)
     ee0:	dec00204 	addi	sp,sp,8
     ee4:	f800283a 	ret

00000ee8 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
     ee8:	defffc04 	addi	sp,sp,-16
     eec:	dfc00315 	stw	ra,12(sp)
     ef0:	df000215 	stw	fp,8(sp)
     ef4:	df000204 	addi	fp,sp,8
     ef8:	e13ffe15 	stw	r4,-8(fp)
     efc:	e17fff15 	stw	r5,-4(fp)
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet );
     f00:	e17fff17 	ldw	r5,-4(fp)
     f04:	e13ffe17 	ldw	r4,-8(fp)
     f08:	0000cf40 	call	cf4 <xEventGroupSetBits>
}
     f0c:	0001883a 	nop
     f10:	e037883a 	mov	sp,fp
     f14:	dfc00117 	ldw	ra,4(sp)
     f18:	df000017 	ldw	fp,0(sp)
     f1c:	dec00204 	addi	sp,sp,8
     f20:	f800283a 	ret

00000f24 <vEventGroupClearBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'clear bits' command that was pended from
an interrupt. */
void vEventGroupClearBitsCallback( void *pvEventGroup, const uint32_t ulBitsToClear )
{
     f24:	defffc04 	addi	sp,sp,-16
     f28:	dfc00315 	stw	ra,12(sp)
     f2c:	df000215 	stw	fp,8(sp)
     f30:	df000204 	addi	fp,sp,8
     f34:	e13ffe15 	stw	r4,-8(fp)
     f38:	e17fff15 	stw	r5,-4(fp)
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear );
     f3c:	e17fff17 	ldw	r5,-4(fp)
     f40:	e13ffe17 	ldw	r4,-8(fp)
     f44:	0000c500 	call	c50 <xEventGroupClearBits>
}
     f48:	0001883a 	nop
     f4c:	e037883a 	mov	sp,fp
     f50:	dfc00117 	ldw	ra,4(sp)
     f54:	df000017 	ldw	fp,0(sp)
     f58:	dec00204 	addi	sp,sp,8
     f5c:	f800283a 	ret

00000f60 <prvTestWaitCondition>:
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
     f60:	defffb04 	addi	sp,sp,-20
     f64:	df000415 	stw	fp,16(sp)
     f68:	df000404 	addi	fp,sp,16
     f6c:	e13ffd15 	stw	r4,-12(fp)
     f70:	e17ffe15 	stw	r5,-8(fp)
     f74:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xWaitConditionMet = pdFALSE;
     f78:	e03ffc15 	stw	zero,-16(fp)

	if( xWaitForAllBits == pdFALSE )
     f7c:	e0bfff17 	ldw	r2,-4(fp)
     f80:	1000071e 	bne	r2,zero,fa0 <prvTestWaitCondition+0x40>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
     f84:	e0fffd17 	ldw	r3,-12(fp)
     f88:	e0bffe17 	ldw	r2,-8(fp)
     f8c:	1884703a 	and	r2,r3,r2
     f90:	10000a26 	beq	r2,zero,fbc <prvTestWaitCondition+0x5c>
		{
			xWaitConditionMet = pdTRUE;
     f94:	00800044 	movi	r2,1
     f98:	e0bffc15 	stw	r2,-16(fp)
     f9c:	00000706 	br	fbc <prvTestWaitCondition+0x5c>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
     fa0:	e0fffd17 	ldw	r3,-12(fp)
     fa4:	e0bffe17 	ldw	r2,-8(fp)
     fa8:	1886703a 	and	r3,r3,r2
     fac:	e0bffe17 	ldw	r2,-8(fp)
     fb0:	1880021e 	bne	r3,r2,fbc <prvTestWaitCondition+0x5c>
		{
			xWaitConditionMet = pdTRUE;
     fb4:	00800044 	movi	r2,1
     fb8:	e0bffc15 	stw	r2,-16(fp)
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
     fbc:	e0bffc17 	ldw	r2,-16(fp)
}
     fc0:	e037883a 	mov	sp,fp
     fc4:	df000017 	ldw	fp,0(sp)
     fc8:	dec00104 	addi	sp,sp,4
     fcc:	f800283a 	ret

00000fd0 <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
     fd0:	defff904 	addi	sp,sp,-28
     fd4:	dfc00615 	stw	ra,24(sp)
     fd8:	df000515 	stw	fp,20(sp)
     fdc:	df000504 	addi	fp,sp,20
     fe0:	e13fff15 	stw	r4,-4(fp)
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
     fe4:	e03ffd15 	stw	zero,-12(fp)

        vTaskSuspendAll();
     fe8:	0002f6c0 	call	2f6c <vTaskSuspendAll>
        {
                /* If this is the first call to malloc then the heap will require
                initialisation to setup the list of free blocks. */
                if( pxEnd == NULL )
     fec:	d0a02197 	ldw	r2,-32634(gp)
     ff0:	1000011e 	bne	r2,zero,ff8 <pvPortMalloc+0x28>
                {
                        prvHeapInit();
     ff4:	00012100 	call	1210 <prvHeapInit>
                }

                /* The wanted size is increased so it can contain a xBlockLink
                structure in addition to the requested amount of bytes. */
                if( xWantedSize > 0 )
     ff8:	e0bfff17 	ldw	r2,-4(fp)
     ffc:	10000d26 	beq	r2,zero,1034 <pvPortMalloc+0x64>
                {
                        xWantedSize += heapSTRUCT_SIZE;
    1000:	00800304 	movi	r2,12
    1004:	10bfffcc 	andi	r2,r2,65535
    1008:	e0ffff17 	ldw	r3,-4(fp)
    100c:	1885883a 	add	r2,r3,r2
    1010:	e0bfff15 	stw	r2,-4(fp)

                        /* Ensure that blocks are always aligned to the required number of
                        bytes. */
                        if( xWantedSize & portBYTE_ALIGNMENT_MASK )
    1014:	e0bfff17 	ldw	r2,-4(fp)
    1018:	108000cc 	andi	r2,r2,3
    101c:	10000526 	beq	r2,zero,1034 <pvPortMalloc+0x64>
                        {
                                /* Byte alignment required. */
                                xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
    1020:	e0ffff17 	ldw	r3,-4(fp)
    1024:	00bfff04 	movi	r2,-4
    1028:	1884703a 	and	r2,r3,r2
    102c:	10800104 	addi	r2,r2,4
    1030:	e0bfff15 	stw	r2,-4(fp)
                        }
                }

                if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
    1034:	e0bfff17 	ldw	r2,-4(fp)
    1038:	10003e26 	beq	r2,zero,1134 <pvPortMalloc+0x164>
    103c:	00800234 	movhi	r2,8
    1040:	10b40004 	addi	r2,r2,-12288
    1044:	e0ffff17 	ldw	r3,-4(fp)
    1048:	18803a2e 	bgeu	r3,r2,1134 <pvPortMalloc+0x164>
                {
                        /* Traverse the list from the start     (lowest address) block until one
                        of adequate size is found. */
                        pxPreviousBlock = &xStart;
    104c:	d0a01f84 	addi	r2,gp,-32642
    1050:	e0bffc15 	stw	r2,-16(fp)
                        pxBlock = xStart.pxNextFreeBlock;
    1054:	d0a01f97 	ldw	r2,-32642(gp)
    1058:	e0bffb15 	stw	r2,-20(fp)
                        while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
    105c:	00000506 	br	1074 <pvPortMalloc+0xa4>
                        {
                                pxPreviousBlock = pxBlock;
    1060:	e0bffb17 	ldw	r2,-20(fp)
    1064:	e0bffc15 	stw	r2,-16(fp)
                                pxBlock = pxBlock->pxNextFreeBlock;
    1068:	e0bffb17 	ldw	r2,-20(fp)
    106c:	10800017 	ldw	r2,0(r2)
    1070:	e0bffb15 	stw	r2,-20(fp)
                {
                        /* Traverse the list from the start     (lowest address) block until one
                        of adequate size is found. */
                        pxPreviousBlock = &xStart;
                        pxBlock = xStart.pxNextFreeBlock;
                        while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
    1074:	e0bffb17 	ldw	r2,-20(fp)
    1078:	10c00117 	ldw	r3,4(r2)
    107c:	e0bfff17 	ldw	r2,-4(fp)
    1080:	1880032e 	bgeu	r3,r2,1090 <pvPortMalloc+0xc0>
    1084:	e0bffb17 	ldw	r2,-20(fp)
    1088:	10800017 	ldw	r2,0(r2)
    108c:	103ff41e 	bne	r2,zero,1060 <__alt_data_end+0xf0001060>
                                pxBlock = pxBlock->pxNextFreeBlock;
                        }

                        /* If the end marker was reached then a block of adequate size was
                        not found. */
                        if( pxBlock != pxEnd )
    1090:	d0a02197 	ldw	r2,-32634(gp)
    1094:	e0fffb17 	ldw	r3,-20(fp)
    1098:	18802626 	beq	r3,r2,1134 <pvPortMalloc+0x164>
                        {
                                /* Return the memory space - jumping over the xBlockLink structure
                                at its start. */
                                pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
    109c:	e0bffc17 	ldw	r2,-16(fp)
    10a0:	10c00017 	ldw	r3,0(r2)
    10a4:	00800304 	movi	r2,12
    10a8:	10bfffcc 	andi	r2,r2,65535
    10ac:	1885883a 	add	r2,r3,r2
    10b0:	e0bffd15 	stw	r2,-12(fp)

                                /* This block is being returned for use so must be taken out of
                                the     list of free blocks. */
                                pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
    10b4:	e0bffb17 	ldw	r2,-20(fp)
    10b8:	10c00017 	ldw	r3,0(r2)
    10bc:	e0bffc17 	ldw	r2,-16(fp)
    10c0:	10c00015 	stw	r3,0(r2)

                                /* If the block is larger than required it can be split into two. */
                                if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
    10c4:	e0bffb17 	ldw	r2,-20(fp)
    10c8:	10c00117 	ldw	r3,4(r2)
    10cc:	e0bfff17 	ldw	r2,-4(fp)
    10d0:	1887c83a 	sub	r3,r3,r2
    10d4:	00800304 	movi	r2,12
    10d8:	10bfffcc 	andi	r2,r2,65535
    10dc:	1085883a 	add	r2,r2,r2
    10e0:	10c00f2e 	bgeu	r2,r3,1120 <pvPortMalloc+0x150>
                                {
                                        /* This block is to be split into two.  Create a new block
                                        following the number of bytes requested. The void cast is
                                        used to prevent byte alignment warnings from the compiler. */
                                        pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
    10e4:	e0fffb17 	ldw	r3,-20(fp)
    10e8:	e0bfff17 	ldw	r2,-4(fp)
    10ec:	1885883a 	add	r2,r3,r2
    10f0:	e0bffe15 	stw	r2,-8(fp)

                                        /* Calculate the sizes of two blocks split from the single
                                        block. */
                                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
    10f4:	e0bffb17 	ldw	r2,-20(fp)
    10f8:	10c00117 	ldw	r3,4(r2)
    10fc:	e0bfff17 	ldw	r2,-4(fp)
    1100:	1887c83a 	sub	r3,r3,r2
    1104:	e0bffe17 	ldw	r2,-8(fp)
    1108:	10c00115 	stw	r3,4(r2)
                                        pxBlock->xBlockSize = xWantedSize;
    110c:	e0bffb17 	ldw	r2,-20(fp)
    1110:	e0ffff17 	ldw	r3,-4(fp)
    1114:	10c00115 	stw	r3,4(r2)

                                        /* Insert the new block into the list of free blocks. */
                                        prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
    1118:	e13ffe17 	ldw	r4,-8(fp)
    111c:	00012d00 	call	12d0 <prvInsertBlockIntoFreeList>
                                }

                                xFreeBytesRemaining -= pxBlock->xBlockSize;
    1120:	d0e00297 	ldw	r3,-32758(gp)
    1124:	e0bffb17 	ldw	r2,-20(fp)
    1128:	10800117 	ldw	r2,4(r2)
    112c:	1885c83a 	sub	r2,r3,r2
    1130:	d0a00295 	stw	r2,-32758(gp)
                        }
                }
        }
        xTaskResumeAll();
    1134:	0002f980 	call	2f98 <xTaskResumeAll>
                        vApplicationMallocFailedHook();
                }
        }
        #endif

        return pvReturn;
    1138:	e0bffd17 	ldw	r2,-12(fp)
}
    113c:	e037883a 	mov	sp,fp
    1140:	dfc00117 	ldw	ra,4(sp)
    1144:	df000017 	ldw	fp,0(sp)
    1148:	dec00204 	addi	sp,sp,8
    114c:	f800283a 	ret

00001150 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
    1150:	defffb04 	addi	sp,sp,-20
    1154:	dfc00415 	stw	ra,16(sp)
    1158:	df000315 	stw	fp,12(sp)
    115c:	df000304 	addi	fp,sp,12
    1160:	e13fff15 	stw	r4,-4(fp)
unsigned char *puc = ( unsigned char * ) pv;
    1164:	e0bfff17 	ldw	r2,-4(fp)
    1168:	e0bffd15 	stw	r2,-12(fp)
xBlockLink *pxLink;

        if( pv != NULL )
    116c:	e0bfff17 	ldw	r2,-4(fp)
    1170:	10001126 	beq	r2,zero,11b8 <vPortFree+0x68>
        {
                /* The memory being freed will have an xBlockLink structure immediately
                before it. */
                puc -= heapSTRUCT_SIZE;
    1174:	00800304 	movi	r2,12
    1178:	10bfffcc 	andi	r2,r2,65535
    117c:	0085c83a 	sub	r2,zero,r2
    1180:	e0fffd17 	ldw	r3,-12(fp)
    1184:	1885883a 	add	r2,r3,r2
    1188:	e0bffd15 	stw	r2,-12(fp)

                /* This casting is to keep the compiler from issuing warnings. */
                pxLink = ( void * ) puc;
    118c:	e0bffd17 	ldw	r2,-12(fp)
    1190:	e0bffe15 	stw	r2,-8(fp)

                vTaskSuspendAll();
    1194:	0002f6c0 	call	2f6c <vTaskSuspendAll>
                {
                        /* Add this block to the list of free blocks. */
                        xFreeBytesRemaining += pxLink->xBlockSize;
    1198:	e0bffe17 	ldw	r2,-8(fp)
    119c:	10c00117 	ldw	r3,4(r2)
    11a0:	d0a00297 	ldw	r2,-32758(gp)
    11a4:	1885883a 	add	r2,r3,r2
    11a8:	d0a00295 	stw	r2,-32758(gp)
                        prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );
    11ac:	e13ffe17 	ldw	r4,-8(fp)
    11b0:	00012d00 	call	12d0 <prvInsertBlockIntoFreeList>
                }
                xTaskResumeAll();
    11b4:	0002f980 	call	2f98 <xTaskResumeAll>
        }
}
    11b8:	0001883a 	nop
    11bc:	e037883a 	mov	sp,fp
    11c0:	dfc00117 	ldw	ra,4(sp)
    11c4:	df000017 	ldw	fp,0(sp)
    11c8:	dec00204 	addi	sp,sp,8
    11cc:	f800283a 	ret

000011d0 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
    11d0:	deffff04 	addi	sp,sp,-4
    11d4:	df000015 	stw	fp,0(sp)
    11d8:	d839883a 	mov	fp,sp
        return xFreeBytesRemaining;
    11dc:	d0a00297 	ldw	r2,-32758(gp)
}
    11e0:	e037883a 	mov	sp,fp
    11e4:	df000017 	ldw	fp,0(sp)
    11e8:	dec00104 	addi	sp,sp,4
    11ec:	f800283a 	ret

000011f0 <vPortInitialiseBlocks>:
/*-----------------------------------------------------------*/

void vPortInitialiseBlocks( void )
{
    11f0:	deffff04 	addi	sp,sp,-4
    11f4:	df000015 	stw	fp,0(sp)
    11f8:	d839883a 	mov	fp,sp
        /* This just exists to keep the linker quiet. */
}
    11fc:	0001883a 	nop
    1200:	e037883a 	mov	sp,fp
    1204:	df000017 	ldw	fp,0(sp)
    1208:	dec00104 	addi	sp,sp,4
    120c:	f800283a 	ret

00001210 <prvHeapInit>:
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
    1210:	defffd04 	addi	sp,sp,-12
    1214:	df000215 	stw	fp,8(sp)
    1218:	df000204 	addi	fp,sp,8
        /* Ensure the start of the heap is aligned. */
        configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

        /* xStart is used to hold a pointer to the first item in the list of free
        blocks.  The void cast is used to prevent compiler warnings. */
        xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
    121c:	00820034 	movhi	r2,2048
    1220:	108b2104 	addi	r2,r2,11396
    1224:	d0a01f95 	stw	r2,-32642(gp)
        xStart.xBlockSize = ( size_t ) 0;
    1228:	d0202095 	stw	zero,-32638(gp)

        /* pxEnd is used to mark the end of the list of free blocks and is inserted
        at the end of the heap space. */
        pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
    122c:	00c00234 	movhi	r3,8
    1230:	18f40004 	addi	r3,r3,-12288
    1234:	00820034 	movhi	r2,2048
    1238:	108b2104 	addi	r2,r2,11396
    123c:	1885883a 	add	r2,r3,r2
    1240:	e0bffe15 	stw	r2,-8(fp)
        pucHeapEnd -= heapSTRUCT_SIZE;
    1244:	00800304 	movi	r2,12
    1248:	10bfffcc 	andi	r2,r2,65535
    124c:	0085c83a 	sub	r2,zero,r2
    1250:	e0fffe17 	ldw	r3,-8(fp)
    1254:	1885883a 	add	r2,r3,r2
    1258:	e0bffe15 	stw	r2,-8(fp)
        pxEnd = ( void * ) pucHeapEnd;
    125c:	e0bffe17 	ldw	r2,-8(fp)
    1260:	d0a02195 	stw	r2,-32634(gp)
        configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
        pxEnd->xBlockSize = 0;
    1264:	d0a02197 	ldw	r2,-32634(gp)
    1268:	10000115 	stw	zero,4(r2)
        pxEnd->pxNextFreeBlock = NULL;
    126c:	d0a02197 	ldw	r2,-32634(gp)
    1270:	10000015 	stw	zero,0(r2)

        /* To start with there is a single free block that is sized to take up the
        entire heap space, minus the space taken by pxEnd. */
        pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
    1274:	00820034 	movhi	r2,2048
    1278:	108b2104 	addi	r2,r2,11396
    127c:	e0bfff15 	stw	r2,-4(fp)
        pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
    1280:	00800234 	movhi	r2,8
    1284:	10b40004 	addi	r2,r2,-12288
    1288:	00c00304 	movi	r3,12
    128c:	18ffffcc 	andi	r3,r3,65535
    1290:	10c7c83a 	sub	r3,r2,r3
    1294:	e0bfff17 	ldw	r2,-4(fp)
    1298:	10c00115 	stw	r3,4(r2)
        pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
    129c:	d0e02197 	ldw	r3,-32634(gp)
    12a0:	e0bfff17 	ldw	r2,-4(fp)
    12a4:	10c00015 	stw	r3,0(r2)

        /* The heap now contains pxEnd. */
        xFreeBytesRemaining -= heapSTRUCT_SIZE;
    12a8:	d0e00297 	ldw	r3,-32758(gp)
    12ac:	00800304 	movi	r2,12
    12b0:	10bfffcc 	andi	r2,r2,65535
    12b4:	1885c83a 	sub	r2,r3,r2
    12b8:	d0a00295 	stw	r2,-32758(gp)
}
    12bc:	0001883a 	nop
    12c0:	e037883a 	mov	sp,fp
    12c4:	df000017 	ldw	fp,0(sp)
    12c8:	dec00104 	addi	sp,sp,4
    12cc:	f800283a 	ret

000012d0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
    12d0:	defffc04 	addi	sp,sp,-16
    12d4:	df000315 	stw	fp,12(sp)
    12d8:	df000304 	addi	fp,sp,12
    12dc:	e13fff15 	stw	r4,-4(fp)
xBlockLink *pxIterator;
unsigned char *puc;

        /* Iterate through the list until a block is found that has a higher address
        than the block being inserted. */
        for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
    12e0:	d0a01f84 	addi	r2,gp,-32642
    12e4:	e0bffd15 	stw	r2,-12(fp)
    12e8:	00000306 	br	12f8 <prvInsertBlockIntoFreeList+0x28>
    12ec:	e0bffd17 	ldw	r2,-12(fp)
    12f0:	10800017 	ldw	r2,0(r2)
    12f4:	e0bffd15 	stw	r2,-12(fp)
    12f8:	e0bffd17 	ldw	r2,-12(fp)
    12fc:	10c00017 	ldw	r3,0(r2)
    1300:	e0bfff17 	ldw	r2,-4(fp)
    1304:	18bff936 	bltu	r3,r2,12ec <__alt_data_end+0xf00012ec>
                /* Nothing to do here, just iterate to the right position. */
        }

        /* Do the block being inserted, and the block it is being inserted after
        make a contiguous block of memory? */
        puc = ( unsigned char * ) pxIterator;
    1308:	e0bffd17 	ldw	r2,-12(fp)
    130c:	e0bffe15 	stw	r2,-8(fp)
        if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
    1310:	e0bffd17 	ldw	r2,-12(fp)
    1314:	10800117 	ldw	r2,4(r2)
    1318:	e0fffe17 	ldw	r3,-8(fp)
    131c:	1887883a 	add	r3,r3,r2
    1320:	e0bfff17 	ldw	r2,-4(fp)
    1324:	1880091e 	bne	r3,r2,134c <prvInsertBlockIntoFreeList+0x7c>
        {
                pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
    1328:	e0bffd17 	ldw	r2,-12(fp)
    132c:	10c00117 	ldw	r3,4(r2)
    1330:	e0bfff17 	ldw	r2,-4(fp)
    1334:	10800117 	ldw	r2,4(r2)
    1338:	1887883a 	add	r3,r3,r2
    133c:	e0bffd17 	ldw	r2,-12(fp)
    1340:	10c00115 	stw	r3,4(r2)
                pxBlockToInsert = pxIterator;
    1344:	e0bffd17 	ldw	r2,-12(fp)
    1348:	e0bfff15 	stw	r2,-4(fp)
        }

        /* Do the block being inserted, and the block it is being inserted before
        make a contiguous block of memory? */
        puc = ( unsigned char * ) pxBlockToInsert;
    134c:	e0bfff17 	ldw	r2,-4(fp)
    1350:	e0bffe15 	stw	r2,-8(fp)
        if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
    1354:	e0bfff17 	ldw	r2,-4(fp)
    1358:	10800117 	ldw	r2,4(r2)
    135c:	e0fffe17 	ldw	r3,-8(fp)
    1360:	1887883a 	add	r3,r3,r2
    1364:	e0bffd17 	ldw	r2,-12(fp)
    1368:	10800017 	ldw	r2,0(r2)
    136c:	1880161e 	bne	r3,r2,13c8 <prvInsertBlockIntoFreeList+0xf8>
        {
                if( pxIterator->pxNextFreeBlock != pxEnd )
    1370:	e0bffd17 	ldw	r2,-12(fp)
    1374:	10c00017 	ldw	r3,0(r2)
    1378:	d0a02197 	ldw	r2,-32634(gp)
    137c:	18800e26 	beq	r3,r2,13b8 <prvInsertBlockIntoFreeList+0xe8>
                {
                        /* Form one big block from the two blocks. */
                        pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
    1380:	e0bfff17 	ldw	r2,-4(fp)
    1384:	10c00117 	ldw	r3,4(r2)
    1388:	e0bffd17 	ldw	r2,-12(fp)
    138c:	10800017 	ldw	r2,0(r2)
    1390:	10800117 	ldw	r2,4(r2)
    1394:	1887883a 	add	r3,r3,r2
    1398:	e0bfff17 	ldw	r2,-4(fp)
    139c:	10c00115 	stw	r3,4(r2)
                        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
    13a0:	e0bffd17 	ldw	r2,-12(fp)
    13a4:	10800017 	ldw	r2,0(r2)
    13a8:	10c00017 	ldw	r3,0(r2)
    13ac:	e0bfff17 	ldw	r2,-4(fp)
    13b0:	10c00015 	stw	r3,0(r2)
    13b4:	00000806 	br	13d8 <prvInsertBlockIntoFreeList+0x108>
                }
                else
                {
                        pxBlockToInsert->pxNextFreeBlock = pxEnd;
    13b8:	d0e02197 	ldw	r3,-32634(gp)
    13bc:	e0bfff17 	ldw	r2,-4(fp)
    13c0:	10c00015 	stw	r3,0(r2)
    13c4:	00000406 	br	13d8 <prvInsertBlockIntoFreeList+0x108>
                }
        }
        else
        {
                pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
    13c8:	e0bffd17 	ldw	r2,-12(fp)
    13cc:	10c00017 	ldw	r3,0(r2)
    13d0:	e0bfff17 	ldw	r2,-4(fp)
    13d4:	10c00015 	stw	r3,0(r2)

        /* If the block being inserted plugged a gab, so was merged with the block
        before and the block after, then it's pxNextFreeBlock pointer will have
        already been set, and should not be set here as that would make it point
        to itself. */
        if( pxIterator != pxBlockToInsert )
    13d8:	e0fffd17 	ldw	r3,-12(fp)
    13dc:	e0bfff17 	ldw	r2,-4(fp)
    13e0:	18800326 	beq	r3,r2,13f0 <prvInsertBlockIntoFreeList+0x120>
        {
                pxIterator->pxNextFreeBlock = pxBlockToInsert;
    13e4:	e0bffd17 	ldw	r2,-12(fp)
    13e8:	e0ffff17 	ldw	r3,-4(fp)
    13ec:	10c00015 	stw	r3,0(r2)
        }
}
    13f0:	0001883a 	nop
    13f4:	e037883a 	mov	sp,fp
    13f8:	df000017 	ldw	fp,0(sp)
    13fc:	dec00104 	addi	sp,sp,4
    1400:	f800283a 	ret

00001404 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
    1404:	defffe04 	addi	sp,sp,-8
    1408:	df000115 	stw	fp,4(sp)
    140c:	df000104 	addi	fp,sp,4
    1410:	e13fff15 	stw	r4,-4(fp)
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1414:	e0bfff17 	ldw	r2,-4(fp)
    1418:	10c00204 	addi	r3,r2,8
    141c:	e0bfff17 	ldw	r2,-4(fp)
    1420:	10c00115 	stw	r3,4(r2)

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
    1424:	e0bfff17 	ldw	r2,-4(fp)
    1428:	00ffffc4 	movi	r3,-1
    142c:	10c00215 	stw	r3,8(r2)

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1430:	e0bfff17 	ldw	r2,-4(fp)
    1434:	10c00204 	addi	r3,r2,8
    1438:	e0bfff17 	ldw	r2,-4(fp)
    143c:	10c00315 	stw	r3,12(r2)
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1440:	e0bfff17 	ldw	r2,-4(fp)
    1444:	10c00204 	addi	r3,r2,8
    1448:	e0bfff17 	ldw	r2,-4(fp)
    144c:	10c00415 	stw	r3,16(r2)

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
    1450:	e0bfff17 	ldw	r2,-4(fp)
    1454:	10000015 	stw	zero,0(r2)

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
    1458:	0001883a 	nop
    145c:	e037883a 	mov	sp,fp
    1460:	df000017 	ldw	fp,0(sp)
    1464:	dec00104 	addi	sp,sp,4
    1468:	f800283a 	ret

0000146c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
    146c:	defffe04 	addi	sp,sp,-8
    1470:	df000115 	stw	fp,4(sp)
    1474:	df000104 	addi	fp,sp,4
    1478:	e13fff15 	stw	r4,-4(fp)
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
    147c:	e0bfff17 	ldw	r2,-4(fp)
    1480:	10000415 	stw	zero,16(r2)

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
    1484:	0001883a 	nop
    1488:	e037883a 	mov	sp,fp
    148c:	df000017 	ldw	fp,0(sp)
    1490:	dec00104 	addi	sp,sp,4
    1494:	f800283a 	ret

00001498 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    1498:	defffc04 	addi	sp,sp,-16
    149c:	df000315 	stw	fp,12(sp)
    14a0:	df000304 	addi	fp,sp,12
    14a4:	e13ffe15 	stw	r4,-8(fp)
    14a8:	e17fff15 	stw	r5,-4(fp)
ListItem_t * const pxIndex = pxList->pxIndex;
    14ac:	e0bffe17 	ldw	r2,-8(fp)
    14b0:	10800117 	ldw	r2,4(r2)
    14b4:	e0bffd15 	stw	r2,-12(fp)
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
    14b8:	e0bfff17 	ldw	r2,-4(fp)
    14bc:	e0fffd17 	ldw	r3,-12(fp)
    14c0:	10c00115 	stw	r3,4(r2)
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
    14c4:	e0bffd17 	ldw	r2,-12(fp)
    14c8:	10c00217 	ldw	r3,8(r2)
    14cc:	e0bfff17 	ldw	r2,-4(fp)
    14d0:	10c00215 	stw	r3,8(r2)
	pxIndex->pxPrevious->pxNext = pxNewListItem;
    14d4:	e0bffd17 	ldw	r2,-12(fp)
    14d8:	10800217 	ldw	r2,8(r2)
    14dc:	e0ffff17 	ldw	r3,-4(fp)
    14e0:	10c00115 	stw	r3,4(r2)
	pxIndex->pxPrevious = pxNewListItem;
    14e4:	e0bffd17 	ldw	r2,-12(fp)
    14e8:	e0ffff17 	ldw	r3,-4(fp)
    14ec:	10c00215 	stw	r3,8(r2)

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    14f0:	e0bfff17 	ldw	r2,-4(fp)
    14f4:	e0fffe17 	ldw	r3,-8(fp)
    14f8:	10c00415 	stw	r3,16(r2)

	( pxList->uxNumberOfItems )++;
    14fc:	e0bffe17 	ldw	r2,-8(fp)
    1500:	10800017 	ldw	r2,0(r2)
    1504:	10c00044 	addi	r3,r2,1
    1508:	e0bffe17 	ldw	r2,-8(fp)
    150c:	10c00015 	stw	r3,0(r2)
}
    1510:	0001883a 	nop
    1514:	e037883a 	mov	sp,fp
    1518:	df000017 	ldw	fp,0(sp)
    151c:	dec00104 	addi	sp,sp,4
    1520:	f800283a 	ret

00001524 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    1524:	defffb04 	addi	sp,sp,-20
    1528:	df000415 	stw	fp,16(sp)
    152c:	df000404 	addi	fp,sp,16
    1530:	e13ffe15 	stw	r4,-8(fp)
    1534:	e17fff15 	stw	r5,-4(fp)
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
    1538:	e0bfff17 	ldw	r2,-4(fp)
    153c:	10800017 	ldw	r2,0(r2)
    1540:	e0bffd15 	stw	r2,-12(fp)
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
    1544:	e0bffd17 	ldw	r2,-12(fp)
    1548:	10bfffd8 	cmpnei	r2,r2,-1
    154c:	1000041e 	bne	r2,zero,1560 <vListInsert+0x3c>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
    1550:	e0bffe17 	ldw	r2,-8(fp)
    1554:	10800417 	ldw	r2,16(r2)
    1558:	e0bffc15 	stw	r2,-16(fp)
    155c:	00000c06 	br	1590 <vListInsert+0x6c>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1560:	e0bffe17 	ldw	r2,-8(fp)
    1564:	10800204 	addi	r2,r2,8
    1568:	e0bffc15 	stw	r2,-16(fp)
    156c:	00000306 	br	157c <vListInsert+0x58>
    1570:	e0bffc17 	ldw	r2,-16(fp)
    1574:	10800117 	ldw	r2,4(r2)
    1578:	e0bffc15 	stw	r2,-16(fp)
    157c:	e0bffc17 	ldw	r2,-16(fp)
    1580:	10800117 	ldw	r2,4(r2)
    1584:	10800017 	ldw	r2,0(r2)
    1588:	e0fffd17 	ldw	r3,-12(fp)
    158c:	18bff82e 	bgeu	r3,r2,1570 <__alt_data_end+0xf0001570>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
    1590:	e0bffc17 	ldw	r2,-16(fp)
    1594:	10c00117 	ldw	r3,4(r2)
    1598:	e0bfff17 	ldw	r2,-4(fp)
    159c:	10c00115 	stw	r3,4(r2)
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
    15a0:	e0bfff17 	ldw	r2,-4(fp)
    15a4:	10800117 	ldw	r2,4(r2)
    15a8:	e0ffff17 	ldw	r3,-4(fp)
    15ac:	10c00215 	stw	r3,8(r2)
	pxNewListItem->pxPrevious = pxIterator;
    15b0:	e0bfff17 	ldw	r2,-4(fp)
    15b4:	e0fffc17 	ldw	r3,-16(fp)
    15b8:	10c00215 	stw	r3,8(r2)
	pxIterator->pxNext = pxNewListItem;
    15bc:	e0bffc17 	ldw	r2,-16(fp)
    15c0:	e0ffff17 	ldw	r3,-4(fp)
    15c4:	10c00115 	stw	r3,4(r2)

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    15c8:	e0bfff17 	ldw	r2,-4(fp)
    15cc:	e0fffe17 	ldw	r3,-8(fp)
    15d0:	10c00415 	stw	r3,16(r2)

	( pxList->uxNumberOfItems )++;
    15d4:	e0bffe17 	ldw	r2,-8(fp)
    15d8:	10800017 	ldw	r2,0(r2)
    15dc:	10c00044 	addi	r3,r2,1
    15e0:	e0bffe17 	ldw	r2,-8(fp)
    15e4:	10c00015 	stw	r3,0(r2)
}
    15e8:	0001883a 	nop
    15ec:	e037883a 	mov	sp,fp
    15f0:	df000017 	ldw	fp,0(sp)
    15f4:	dec00104 	addi	sp,sp,4
    15f8:	f800283a 	ret

000015fc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
    15fc:	defffd04 	addi	sp,sp,-12
    1600:	df000215 	stw	fp,8(sp)
    1604:	df000204 	addi	fp,sp,8
    1608:	e13fff15 	stw	r4,-4(fp)
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
    160c:	e0bfff17 	ldw	r2,-4(fp)
    1610:	10800417 	ldw	r2,16(r2)
    1614:	e0bffe15 	stw	r2,-8(fp)

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
    1618:	e0bfff17 	ldw	r2,-4(fp)
    161c:	10800117 	ldw	r2,4(r2)
    1620:	e0ffff17 	ldw	r3,-4(fp)
    1624:	18c00217 	ldw	r3,8(r3)
    1628:	10c00215 	stw	r3,8(r2)
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
    162c:	e0bfff17 	ldw	r2,-4(fp)
    1630:	10800217 	ldw	r2,8(r2)
    1634:	e0ffff17 	ldw	r3,-4(fp)
    1638:	18c00117 	ldw	r3,4(r3)
    163c:	10c00115 	stw	r3,4(r2)

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
    1640:	e0bffe17 	ldw	r2,-8(fp)
    1644:	10c00117 	ldw	r3,4(r2)
    1648:	e0bfff17 	ldw	r2,-4(fp)
    164c:	1880041e 	bne	r3,r2,1660 <uxListRemove+0x64>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
    1650:	e0bfff17 	ldw	r2,-4(fp)
    1654:	10c00217 	ldw	r3,8(r2)
    1658:	e0bffe17 	ldw	r2,-8(fp)
    165c:	10c00115 	stw	r3,4(r2)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
    1660:	e0bfff17 	ldw	r2,-4(fp)
    1664:	10000415 	stw	zero,16(r2)
	( pxList->uxNumberOfItems )--;
    1668:	e0bffe17 	ldw	r2,-8(fp)
    166c:	10800017 	ldw	r2,0(r2)
    1670:	10ffffc4 	addi	r3,r2,-1
    1674:	e0bffe17 	ldw	r2,-8(fp)
    1678:	10c00015 	stw	r3,0(r2)

	return pxList->uxNumberOfItems;
    167c:	e0bffe17 	ldw	r2,-8(fp)
    1680:	10800017 	ldw	r2,0(r2)
}
    1684:	e037883a 	mov	sp,fp
    1688:	df000017 	ldw	fp,0(sp)
    168c:	dec00104 	addi	sp,sp,4
    1690:	f800283a 	ret

00001694 <vApplicationStackOverflowHook>:
#define configTICK_RATE_HZ 1000
#define configCPU_CLOCK_HZ TIMER1MS_FREQ
#define SYS_CLK_IRQ TIMER1MS_IRQ
//stack overflow hook
void vApplicationStackOverflowHook(TaskHandle_t *pxTask, signed char *pcTaskName )
{
    1694:	defffc04 	addi	sp,sp,-16
    1698:	dfc00315 	stw	ra,12(sp)
    169c:	df000215 	stw	fp,8(sp)
    16a0:	df000204 	addi	fp,sp,8
    16a4:	e13ffe15 	stw	r4,-8(fp)
    16a8:	e17fff15 	stw	r5,-4(fp)
	printf("[free_rtos] Application stack overflow at task: %s\n", pcTaskName);
    16ac:	e17fff17 	ldw	r5,-4(fp)
    16b0:	01020034 	movhi	r4,2048
    16b4:	21000004 	addi	r4,r4,0
    16b8:	00079ec0 	call	79ec <printf>
}
    16bc:	0001883a 	nop
    16c0:	e037883a 	mov	sp,fp
    16c4:	dfc00117 	ldw	ra,4(sp)
    16c8:	df000017 	ldw	fp,0(sp)
    16cc:	dec00204 	addi	sp,sp,8
    16d0:	f800283a 	ret

000016d4 <prvReadGp>:
void vPortSysTickHandler( void * context, alt_u32 id );

/*-----------------------------------------------------------*/

static void prvReadGp( uint32_t *ulValue )
{
    16d4:	defffe04 	addi	sp,sp,-8
    16d8:	df000115 	stw	fp,4(sp)
    16dc:	df000104 	addi	fp,sp,4
    16e0:	e13fff15 	stw	r4,-4(fp)
	asm( "stw gp, (%0)" :: "r"(ulValue) );
    16e4:	e0bfff17 	ldw	r2,-4(fp)
    16e8:	16800015 	stw	gp,0(r2)
}
    16ec:	0001883a 	nop
    16f0:	e037883a 	mov	sp,fp
    16f4:	df000017 	ldw	fp,0(sp)
    16f8:	dec00104 	addi	sp,sp,4
    16fc:	f800283a 	ret

00001700 <pxPortInitialiseStack>:

/* 
 * See header file for description. 
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{    
    1700:	defff904 	addi	sp,sp,-28
    1704:	dfc00615 	stw	ra,24(sp)
    1708:	df000515 	stw	fp,20(sp)
    170c:	df000504 	addi	fp,sp,20
    1710:	e13ffd15 	stw	r4,-12(fp)
    1714:	e17ffe15 	stw	r5,-8(fp)
    1718:	e1bfff15 	stw	r6,-4(fp)
StackType_t *pxFramePointer = pxTopOfStack - 1;
    171c:	e0bffd17 	ldw	r2,-12(fp)
    1720:	10bfff04 	addi	r2,r2,-4
    1724:	e0bffb15 	stw	r2,-20(fp)
StackType_t xGlobalPointer;

    prvReadGp( &xGlobalPointer ); 
    1728:	e0bffc04 	addi	r2,fp,-16
    172c:	1009883a 	mov	r4,r2
    1730:	00016d40 	call	16d4 <prvReadGp>

    /* End of stack marker. */
    *pxTopOfStack = 0xdeadbeef;
    1734:	e0fffd17 	ldw	r3,-12(fp)
    1738:	00b7abb4 	movhi	r2,57006
    173c:	10afbbc4 	addi	r2,r2,-16657
    1740:	18800015 	stw	r2,0(r3)
    pxTopOfStack--;
    1744:	e0bffd17 	ldw	r2,-12(fp)
    1748:	10bfff04 	addi	r2,r2,-4
    174c:	e0bffd15 	stw	r2,-12(fp)
    
    *pxTopOfStack = ( StackType_t ) pxFramePointer; 
    1750:	e0fffb17 	ldw	r3,-20(fp)
    1754:	e0bffd17 	ldw	r2,-12(fp)
    1758:	10c00015 	stw	r3,0(r2)
    pxTopOfStack--;
    175c:	e0bffd17 	ldw	r2,-12(fp)
    1760:	10bfff04 	addi	r2,r2,-4
    1764:	e0bffd15 	stw	r2,-12(fp)
    
    *pxTopOfStack = xGlobalPointer; 
    1768:	e0fffc17 	ldw	r3,-16(fp)
    176c:	e0bffd17 	ldw	r2,-12(fp)
    1770:	10c00015 	stw	r3,0(r2)
    
    /* Space for R23 to R16. */
    pxTopOfStack -= 9;
    1774:	e0bffd17 	ldw	r2,-12(fp)
    1778:	10bff704 	addi	r2,r2,-36
    177c:	e0bffd15 	stw	r2,-12(fp)

    *pxTopOfStack = ( StackType_t ) pxCode; 
    1780:	e0fffe17 	ldw	r3,-8(fp)
    1784:	e0bffd17 	ldw	r2,-12(fp)
    1788:	10c00015 	stw	r3,0(r2)
    pxTopOfStack--;
    178c:	e0bffd17 	ldw	r2,-12(fp)
    1790:	10bfff04 	addi	r2,r2,-4
    1794:	e0bffd15 	stw	r2,-12(fp)

    *pxTopOfStack = portINITIAL_ESTATUS; 
    1798:	e0bffd17 	ldw	r2,-12(fp)
    179c:	00c00044 	movi	r3,1
    17a0:	10c00015 	stw	r3,0(r2)

    /* Space for R15 to R5. */    
    pxTopOfStack -= 12;
    17a4:	e0bffd17 	ldw	r2,-12(fp)
    17a8:	10bff404 	addi	r2,r2,-48
    17ac:	e0bffd15 	stw	r2,-12(fp)
    
    *pxTopOfStack = ( StackType_t ) pvParameters; 
    17b0:	e0ffff17 	ldw	r3,-4(fp)
    17b4:	e0bffd17 	ldw	r2,-12(fp)
    17b8:	10c00015 	stw	r3,0(r2)

    /* Space for R3 to R1, muldiv and RA. */
    pxTopOfStack -= 5;
    17bc:	e0bffd17 	ldw	r2,-12(fp)
    17c0:	10bffb04 	addi	r2,r2,-20
    17c4:	e0bffd15 	stw	r2,-12(fp)
    
    return pxTopOfStack;
    17c8:	e0bffd17 	ldw	r2,-12(fp)
}
    17cc:	e037883a 	mov	sp,fp
    17d0:	dfc00117 	ldw	ra,4(sp)
    17d4:	df000017 	ldw	fp,0(sp)
    17d8:	dec00204 	addi	sp,sp,8
    17dc:	f800283a 	ret

000017e0 <xPortStartScheduler>:

/* 
 * See header file for description. 
 */
BaseType_t xPortStartScheduler( void )
{
    17e0:	defffe04 	addi	sp,sp,-8
    17e4:	dfc00115 	stw	ra,4(sp)
    17e8:	df000015 	stw	fp,0(sp)
    17ec:	d839883a 	mov	fp,sp
	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
    17f0:	00018380 	call	1838 <prvSetupTimerInterrupt>
    17f4:	00800034 	movhi	r2,0
	
	/* Start the first task. */
    asm volatile (  " movia r2, restore_sp_from_pxCurrentTCB        \n"
    17f8:	10803104 	addi	r2,r2,196
    17fc:	1000683a 	jmp	r2
                    " jmp r2                                          " );

	/* Should not get here! */
	return 0;
    1800:	0005883a 	mov	r2,zero
}
    1804:	e037883a 	mov	sp,fp
    1808:	dfc00117 	ldw	ra,4(sp)
    180c:	df000017 	ldw	fp,0(sp)
    1810:	dec00204 	addi	sp,sp,8
    1814:	f800283a 	ret

00001818 <vPortEndScheduler>:
/*-----------------------------------------------------------*/

void vPortEndScheduler( void )
{
    1818:	deffff04 	addi	sp,sp,-4
    181c:	df000015 	stw	fp,0(sp)
    1820:	d839883a 	mov	fp,sp
	/* It is unlikely that the NIOS2 port will require this function as there
	is nothing to return to.  */
}
    1824:	0001883a 	nop
    1828:	e037883a 	mov	sp,fp
    182c:	df000017 	ldw	fp,0(sp)
    1830:	dec00104 	addi	sp,sp,4
    1834:	f800283a 	ret

00001838 <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
    1838:	defffe04 	addi	sp,sp,-8
    183c:	dfc00115 	stw	ra,4(sp)
    1840:	df000015 	stw	fp,0(sp)
    1844:	d839883a 	mov	fp,sp
	/* Try to register the interrupt handler. */
	if ( -EINVAL == alt_irq_register( SYS_CLK_IRQ, 0x0, vPortSysTickHandler ) )
    1848:	01800034 	movhi	r6,0
    184c:	31863504 	addi	r6,r6,6356
    1850:	000b883a 	mov	r5,zero
    1854:	0009883a 	mov	r4,zero
    1858:	00019200 	call	1920 <alt_irq_register>
    185c:	10bffa98 	cmpnei	r2,r2,-22
    1860:	1000021e 	bne	r2,zero,186c <prvSetupTimerInterrupt+0x34>
	{ 
		/* Failed to install the Interrupt Handler. */
		asm( "break" );
    1864:	003da03a 	break	0
    1868:	00001006 	br	18ac <prvSetupTimerInterrupt+0x74>
	}
	else
	{
		/* Configure SysTick to interrupt at the requested rate. */
		IOWR_ALTERA_AVALON_TIMER_CONTROL( SYS_CLK_BASE, ALTERA_AVALON_TIMER_CONTROL_STOP_MSK );
    186c:	00c00204 	movi	r3,8
    1870:	00800134 	movhi	r2,4
    1874:	108c1104 	addi	r2,r2,12356
    1878:	10c00035 	stwio	r3,0(r2)
		IOWR_ALTERA_AVALON_TIMER_PERIODL( SYS_CLK_BASE, ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) & 0xFFFF );
    187c:	00e1a814 	movui	r3,34464
    1880:	00800134 	movhi	r2,4
    1884:	108c1204 	addi	r2,r2,12360
    1888:	10c00035 	stwio	r3,0(r2)
		IOWR_ALTERA_AVALON_TIMER_PERIODH( SYS_CLK_BASE, ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) >> 16 );
    188c:	00c00044 	movi	r3,1
    1890:	00800134 	movhi	r2,4
    1894:	108c1304 	addi	r2,r2,12364
    1898:	10c00035 	stwio	r3,0(r2)
		IOWR_ALTERA_AVALON_TIMER_CONTROL( SYS_CLK_BASE, ALTERA_AVALON_TIMER_CONTROL_CONT_MSK | ALTERA_AVALON_TIMER_CONTROL_START_MSK | ALTERA_AVALON_TIMER_CONTROL_ITO_MSK );	
    189c:	00c001c4 	movi	r3,7
    18a0:	00800134 	movhi	r2,4
    18a4:	108c1104 	addi	r2,r2,12356
    18a8:	10c00035 	stwio	r3,0(r2)
	} 

	/* Clear any already pending interrupts generated by the Timer. */
	IOWR_ALTERA_AVALON_TIMER_STATUS( SYS_CLK_BASE, ~ALTERA_AVALON_TIMER_STATUS_TO_MSK );
    18ac:	00ffff84 	movi	r3,-2
    18b0:	00800134 	movhi	r2,4
    18b4:	108c1004 	addi	r2,r2,12352
    18b8:	10c00035 	stwio	r3,0(r2)
}
    18bc:	0001883a 	nop
    18c0:	e037883a 	mov	sp,fp
    18c4:	dfc00117 	ldw	ra,4(sp)
    18c8:	df000017 	ldw	fp,0(sp)
    18cc:	dec00204 	addi	sp,sp,8
    18d0:	f800283a 	ret

000018d4 <vPortSysTickHandler>:
/*-----------------------------------------------------------*/

void vPortSysTickHandler( void * context, alt_u32 id )
{
    18d4:	defffc04 	addi	sp,sp,-16
    18d8:	dfc00315 	stw	ra,12(sp)
    18dc:	df000215 	stw	fp,8(sp)
    18e0:	df000204 	addi	fp,sp,8
    18e4:	e13ffe15 	stw	r4,-8(fp)
    18e8:	e17fff15 	stw	r5,-4(fp)
	/* Increment the kernel tick. */
	if( xTaskIncrementTick() != pdFALSE )
    18ec:	00031500 	call	3150 <xTaskIncrementTick>
    18f0:	10000126 	beq	r2,zero,18f8 <vPortSysTickHandler+0x24>
	{
        vTaskSwitchContext();
    18f4:	00033140 	call	3314 <vTaskSwitchContext>
	}
		
	/* Clear the interrupt. */
	IOWR_ALTERA_AVALON_TIMER_STATUS( SYS_CLK_BASE, ~ALTERA_AVALON_TIMER_STATUS_TO_MSK );
    18f8:	00ffff84 	movi	r3,-2
    18fc:	00800134 	movhi	r2,4
    1900:	108c1004 	addi	r2,r2,12352
    1904:	10c00035 	stwio	r3,0(r2)
}
    1908:	0001883a 	nop
    190c:	e037883a 	mov	sp,fp
    1910:	dfc00117 	ldw	ra,4(sp)
    1914:	df000017 	ldw	fp,0(sp)
    1918:	dec00204 	addi	sp,sp,8
    191c:	f800283a 	ret

00001920 <alt_irq_register>:
 * when it is registered. Interrupts should only be enabled after the FreeRTOS.org
 * kernel has its scheduler started so that contexts are saved and switched 
 * correctly.
 */
int alt_irq_register( alt_u32 id, void* context, void (*handler)(void*, alt_u32) )
{
    1920:	defff104 	addi	sp,sp,-60
    1924:	df000e15 	stw	fp,56(sp)
    1928:	df000e04 	addi	fp,sp,56
    192c:	e13ffd15 	stw	r4,-12(fp)
    1930:	e17ffe15 	stw	r5,-8(fp)
    1934:	e1bfff15 	stw	r6,-4(fp)
	int rc = -EINVAL;  
    1938:	00bffa84 	movi	r2,-22
    193c:	e0bff215 	stw	r2,-56(fp)
	alt_irq_context status;

	if (id < ALT_NIRQ)
    1940:	e0bffd17 	ldw	r2,-12(fp)
    1944:	10800828 	cmpgeui	r2,r2,32
    1948:	10004c1e 	bne	r2,zero,1a7c <alt_irq_register+0x15c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    194c:	0005303a 	rdctl	r2,status
    1950:	e0bff615 	stw	r2,-40(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1954:	e0fff617 	ldw	r3,-40(fp)
    1958:	00bfff84 	movi	r2,-2
    195c:	1884703a 	and	r2,r3,r2
    1960:	1001703a 	wrctl	status,r2
  
  return context;
    1964:	e0bff617 	ldw	r2,-40(fp)
		 * interrupts are disabled while the handler tables are updated to ensure
		 * that an interrupt doesn't occur while the tables are in an inconsistent
		 * state.
		 */
	
		status = alt_irq_disable_all ();
    1968:	e0bff415 	stw	r2,-48(fp)
	
		alt_irq[id].handler = handler;
    196c:	00820234 	movhi	r2,2056
    1970:	10bf8a04 	addi	r2,r2,-472
    1974:	e0fffd17 	ldw	r3,-12(fp)
    1978:	180690fa 	slli	r3,r3,3
    197c:	10c5883a 	add	r2,r2,r3
    1980:	e0ffff17 	ldw	r3,-4(fp)
    1984:	10c00015 	stw	r3,0(r2)
		alt_irq[id].context = context;
    1988:	00820234 	movhi	r2,2056
    198c:	10bf8a04 	addi	r2,r2,-472
    1990:	e0fffd17 	ldw	r3,-12(fp)
    1994:	180690fa 	slli	r3,r3,3
    1998:	10c5883a 	add	r2,r2,r3
    199c:	10800104 	addi	r2,r2,4
    19a0:	e0fffe17 	ldw	r3,-8(fp)
    19a4:	10c00015 	stw	r3,0(r2)
	
		rc = (handler) ? alt_irq_enable (id): alt_irq_disable (id);
    19a8:	e0bfff17 	ldw	r2,-4(fp)
    19ac:	10001926 	beq	r2,zero,1a14 <alt_irq_register+0xf4>
    19b0:	e0bffd17 	ldw	r2,-12(fp)
    19b4:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    19b8:	0005303a 	rdctl	r2,status
    19bc:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    19c0:	e0fff717 	ldw	r3,-36(fp)
    19c4:	00bfff84 	movi	r2,-2
    19c8:	1884703a 	and	r2,r3,r2
    19cc:	1001703a 	wrctl	status,r2
  
  return context;
    19d0:	e0bff717 	ldw	r2,-36(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    19d4:	e0bff815 	stw	r2,-32(fp)

  alt_irq_active |= (1 << id);
    19d8:	00c00044 	movi	r3,1
    19dc:	e0bff317 	ldw	r2,-52(fp)
    19e0:	1884983a 	sll	r2,r3,r2
    19e4:	1007883a 	mov	r3,r2
    19e8:	d0a04f97 	ldw	r2,-32450(gp)
    19ec:	1884b03a 	or	r2,r3,r2
    19f0:	d0a04f95 	stw	r2,-32450(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    19f4:	d0a04f97 	ldw	r2,-32450(gp)
    19f8:	100170fa 	wrctl	ienable,r2
    19fc:	e0bff817 	ldw	r2,-32(fp)
    1a00:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1a04:	e0bff917 	ldw	r2,-28(fp)
    1a08:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    1a0c:	0005883a 	mov	r2,zero
    1a10:	00001906 	br	1a78 <alt_irq_register+0x158>
    1a14:	e0bffd17 	ldw	r2,-12(fp)
    1a18:	e0bff515 	stw	r2,-44(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    1a1c:	0005303a 	rdctl	r2,status
    1a20:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1a24:	e0fffa17 	ldw	r3,-24(fp)
    1a28:	00bfff84 	movi	r2,-2
    1a2c:	1884703a 	and	r2,r3,r2
    1a30:	1001703a 	wrctl	status,r2
  
  return context;
    1a34:	e0bffa17 	ldw	r2,-24(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    1a38:	e0bffb15 	stw	r2,-20(fp)

  alt_irq_active &= ~(1 << id);
    1a3c:	00c00044 	movi	r3,1
    1a40:	e0bff517 	ldw	r2,-44(fp)
    1a44:	1884983a 	sll	r2,r3,r2
    1a48:	0084303a 	nor	r2,zero,r2
    1a4c:	1007883a 	mov	r3,r2
    1a50:	d0a04f97 	ldw	r2,-32450(gp)
    1a54:	1884703a 	and	r2,r3,r2
    1a58:	d0a04f95 	stw	r2,-32450(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    1a5c:	d0a04f97 	ldw	r2,-32450(gp)
    1a60:	100170fa 	wrctl	ienable,r2
    1a64:	e0bffb17 	ldw	r2,-20(fp)
    1a68:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1a6c:	e0bffc17 	ldw	r2,-16(fp)
    1a70:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    1a74:	0005883a 	mov	r2,zero
    1a78:	e0bff215 	stw	r2,-56(fp)
	
		/* alt_irq_enable_all(status); This line is removed to prevent the interrupt from being immediately enabled. */
	}
    
	return rc; 
    1a7c:	e0bff217 	ldw	r2,-56(fp)
}
    1a80:	e037883a 	mov	sp,fp
    1a84:	df000017 	ldw	fp,0(sp)
    1a88:	dec00104 	addi	sp,sp,4
    1a8c:	f800283a 	ret

00001a90 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
    1a90:	defffb04 	addi	sp,sp,-20
    1a94:	dfc00415 	stw	ra,16(sp)
    1a98:	df000315 	stw	fp,12(sp)
    1a9c:	df000304 	addi	fp,sp,12
    1aa0:	e13ffe15 	stw	r4,-8(fp)
    1aa4:	e17fff15 	stw	r5,-4(fp)
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    1aa8:	e0bffe17 	ldw	r2,-8(fp)
    1aac:	e0bffd15 	stw	r2,-12(fp)

	configASSERT( pxQueue );

	taskENTER_CRITICAL();
    1ab0:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
    1ab4:	e0bffd17 	ldw	r2,-12(fp)
    1ab8:	10c00017 	ldw	r3,0(r2)
    1abc:	e0bffd17 	ldw	r2,-12(fp)
    1ac0:	11000f17 	ldw	r4,60(r2)
    1ac4:	e0bffd17 	ldw	r2,-12(fp)
    1ac8:	10801017 	ldw	r2,64(r2)
    1acc:	2085383a 	mul	r2,r4,r2
    1ad0:	1887883a 	add	r3,r3,r2
    1ad4:	e0bffd17 	ldw	r2,-12(fp)
    1ad8:	10c00115 	stw	r3,4(r2)
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
    1adc:	e0bffd17 	ldw	r2,-12(fp)
    1ae0:	10000e15 	stw	zero,56(r2)
		pxQueue->pcWriteTo = pxQueue->pcHead;
    1ae4:	e0bffd17 	ldw	r2,-12(fp)
    1ae8:	10c00017 	ldw	r3,0(r2)
    1aec:	e0bffd17 	ldw	r2,-12(fp)
    1af0:	10c00215 	stw	r3,8(r2)
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
    1af4:	e0bffd17 	ldw	r2,-12(fp)
    1af8:	10c00017 	ldw	r3,0(r2)
    1afc:	e0bffd17 	ldw	r2,-12(fp)
    1b00:	10800f17 	ldw	r2,60(r2)
    1b04:	113fffc4 	addi	r4,r2,-1
    1b08:	e0bffd17 	ldw	r2,-12(fp)
    1b0c:	10801017 	ldw	r2,64(r2)
    1b10:	2085383a 	mul	r2,r4,r2
    1b14:	1887883a 	add	r3,r3,r2
    1b18:	e0bffd17 	ldw	r2,-12(fp)
    1b1c:	10c00315 	stw	r3,12(r2)
		pxQueue->xRxLock = queueUNLOCKED;
    1b20:	e0bffd17 	ldw	r2,-12(fp)
    1b24:	00ffffc4 	movi	r3,-1
    1b28:	10c01115 	stw	r3,68(r2)
		pxQueue->xTxLock = queueUNLOCKED;
    1b2c:	e0bffd17 	ldw	r2,-12(fp)
    1b30:	00ffffc4 	movi	r3,-1
    1b34:	10c01215 	stw	r3,72(r2)

		if( xNewQueue == pdFALSE )
    1b38:	e0bfff17 	ldw	r2,-4(fp)
    1b3c:	10000b1e 	bne	r2,zero,1b6c <xQueueGenericReset+0xdc>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    1b40:	e0bffd17 	ldw	r2,-12(fp)
    1b44:	10800417 	ldw	r2,16(r2)
    1b48:	10001026 	beq	r2,zero,1b8c <xQueueGenericReset+0xfc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
    1b4c:	e0bffd17 	ldw	r2,-12(fp)
    1b50:	10800404 	addi	r2,r2,16
    1b54:	1009883a 	mov	r4,r2
    1b58:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    1b5c:	10800058 	cmpnei	r2,r2,1
    1b60:	10000a1e 	bne	r2,zero,1b8c <xQueueGenericReset+0xfc>
				{
					queueYIELD_IF_USING_PREEMPTION();
    1b64:	003b683a 	trap	0
    1b68:	00000806 	br	1b8c <xQueueGenericReset+0xfc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
    1b6c:	e0bffd17 	ldw	r2,-12(fp)
    1b70:	10800404 	addi	r2,r2,16
    1b74:	1009883a 	mov	r4,r2
    1b78:	00014040 	call	1404 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
    1b7c:	e0bffd17 	ldw	r2,-12(fp)
    1b80:	10800904 	addi	r2,r2,36
    1b84:	1009883a 	mov	r4,r2
    1b88:	00014040 	call	1404 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
    1b8c:	00040fc0 	call	40fc <vTaskExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
    1b90:	00800044 	movi	r2,1
}
    1b94:	e037883a 	mov	sp,fp
    1b98:	dfc00117 	ldw	ra,4(sp)
    1b9c:	df000017 	ldw	fp,0(sp)
    1ba0:	dec00204 	addi	sp,sp,8
    1ba4:	f800283a 	ret

00001ba8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
{
    1ba8:	defff704 	addi	sp,sp,-36
    1bac:	dfc00815 	stw	ra,32(sp)
    1bb0:	df000715 	stw	fp,28(sp)
    1bb4:	df000704 	addi	fp,sp,28
    1bb8:	e13ffd15 	stw	r4,-12(fp)
    1bbc:	e17ffe15 	stw	r5,-8(fp)
    1bc0:	3005883a 	mov	r2,r6
    1bc4:	e0bfff05 	stb	r2,-4(fp)
Queue_t *pxNewQueue;
size_t xQueueSizeInBytes;
QueueHandle_t xReturn = NULL;
    1bc8:	e03ffa15 	stw	zero,-24(fp)
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	configASSERT( uxQueueLength > ( UBaseType_t ) 0 );

	if( uxItemSize == ( UBaseType_t ) 0 )
    1bcc:	e0bffe17 	ldw	r2,-8(fp)
    1bd0:	1000021e 	bne	r2,zero,1bdc <xQueueGenericCreate+0x34>
	{
		/* There is not going to be a queue storage area. */
		xQueueSizeInBytes = ( size_t ) 0;
    1bd4:	e03ff915 	stw	zero,-28(fp)
    1bd8:	00000506 	br	1bf0 <xQueueGenericCreate+0x48>
	}
	else
	{
		/* The queue is one byte longer than asked for to make wrap checking
		easier/faster. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    1bdc:	e0fffd17 	ldw	r3,-12(fp)
    1be0:	e0bffe17 	ldw	r2,-8(fp)
    1be4:	1885383a 	mul	r2,r3,r2
    1be8:	10800044 	addi	r2,r2,1
    1bec:	e0bff915 	stw	r2,-28(fp)
	}

	/* Allocate the new queue structure and storage area. */
	pcAllocatedBuffer = ( int8_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
    1bf0:	e0bff917 	ldw	r2,-28(fp)
    1bf4:	10801304 	addi	r2,r2,76
    1bf8:	1009883a 	mov	r4,r2
    1bfc:	0000fd00 	call	fd0 <pvPortMalloc>
    1c00:	e0bffb15 	stw	r2,-20(fp)

	if( pcAllocatedBuffer != NULL )
    1c04:	e0bffb17 	ldw	r2,-20(fp)
    1c08:	10001726 	beq	r2,zero,1c68 <xQueueGenericCreate+0xc0>
	{
		pxNewQueue = ( Queue_t * ) pcAllocatedBuffer; /*lint !e826 MISRA The buffer cannot be to small because it was dimensioned by sizeof( Queue_t ) + xQueueSizeInBytes. */
    1c0c:	e0bffb17 	ldw	r2,-20(fp)
    1c10:	e0bffc15 	stw	r2,-16(fp)

		if( uxItemSize == ( UBaseType_t ) 0 )
    1c14:	e0bffe17 	ldw	r2,-8(fp)
    1c18:	1000041e 	bne	r2,zero,1c2c <xQueueGenericCreate+0x84>
		{
			/* No RAM was allocated for the queue storage area, but PC head
			cannot be set to NULL because NULL is used as a key to say the queue
			is used as a mutex.  Therefore just set pcHead to point to the queue
			as a benign value that is known to be within the memory map. */
			pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
    1c1c:	e0bffc17 	ldw	r2,-16(fp)
    1c20:	e0fffc17 	ldw	r3,-16(fp)
    1c24:	10c00015 	stw	r3,0(r2)
    1c28:	00000406 	br	1c3c <xQueueGenericCreate+0x94>
		}
		else
		{
			/* Jump past the queue structure to find the location of the queue
			storage area - adding the padding bytes to get a better alignment. */
			pxNewQueue->pcHead = pcAllocatedBuffer + sizeof( Queue_t );
    1c2c:	e0bffb17 	ldw	r2,-20(fp)
    1c30:	10c01304 	addi	r3,r2,76
    1c34:	e0bffc17 	ldw	r2,-16(fp)
    1c38:	10c00015 	stw	r3,0(r2)
		}

		/* Initialise the queue members as described above where the queue type
		is defined. */
		pxNewQueue->uxLength = uxQueueLength;
    1c3c:	e0bffc17 	ldw	r2,-16(fp)
    1c40:	e0fffd17 	ldw	r3,-12(fp)
    1c44:	10c00f15 	stw	r3,60(r2)
		pxNewQueue->uxItemSize = uxItemSize;
    1c48:	e0bffc17 	ldw	r2,-16(fp)
    1c4c:	e0fffe17 	ldw	r3,-8(fp)
    1c50:	10c01015 	stw	r3,64(r2)
		( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
    1c54:	01400044 	movi	r5,1
    1c58:	e13ffc17 	ldw	r4,-16(fp)
    1c5c:	0001a900 	call	1a90 <xQueueGenericReset>
			pxNewQueue->pxQueueSetContainer = NULL;
		}
		#endif /* configUSE_QUEUE_SETS */

		traceQUEUE_CREATE( pxNewQueue );
		xReturn = pxNewQueue;
    1c60:	e0bffc17 	ldw	r2,-16(fp)
    1c64:	e0bffa15 	stw	r2,-24(fp)
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );

	return xReturn;
    1c68:	e0bffa17 	ldw	r2,-24(fp)
}
    1c6c:	e037883a 	mov	sp,fp
    1c70:	dfc00117 	ldw	ra,4(sp)
    1c74:	df000017 	ldw	fp,0(sp)
    1c78:	dec00204 	addi	sp,sp,8
    1c7c:	f800283a 	ret

00001c80 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
    1c80:	defffc04 	addi	sp,sp,-16
    1c84:	dfc00315 	stw	ra,12(sp)
    1c88:	df000215 	stw	fp,8(sp)
    1c8c:	df000204 	addi	fp,sp,8
    1c90:	2005883a 	mov	r2,r4
    1c94:	e0bfff05 	stb	r2,-4(fp)
		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		/* Allocate the new queue structure. */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) );
    1c98:	01001304 	movi	r4,76
    1c9c:	0000fd00 	call	fd0 <pvPortMalloc>
    1ca0:	e0bffe15 	stw	r2,-8(fp)
		if( pxNewQueue != NULL )
    1ca4:	e0bffe17 	ldw	r2,-8(fp)
    1ca8:	10002226 	beq	r2,zero,1d34 <xQueueCreateMutex+0xb4>
		{
			/* Information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
    1cac:	e0bffe17 	ldw	r2,-8(fp)
    1cb0:	10000115 	stw	zero,4(r2)
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
    1cb4:	e0bffe17 	ldw	r2,-8(fp)
    1cb8:	10000015 	stw	zero,0(r2)

			/* Queues used as a mutex no data is actually copied into or out
			of the queue. */
			pxNewQueue->pcWriteTo = NULL;
    1cbc:	e0bffe17 	ldw	r2,-8(fp)
    1cc0:	10000215 	stw	zero,8(r2)
			pxNewQueue->u.pcReadFrom = NULL;
    1cc4:	e0bffe17 	ldw	r2,-8(fp)
    1cc8:	10000315 	stw	zero,12(r2)

			/* Each mutex has a length of 1 (like a binary semaphore) and
			an item size of 0 as nothing is actually copied into or out
			of the mutex. */
			pxNewQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
    1ccc:	e0bffe17 	ldw	r2,-8(fp)
    1cd0:	10000e15 	stw	zero,56(r2)
			pxNewQueue->uxLength = ( UBaseType_t ) 1U;
    1cd4:	e0bffe17 	ldw	r2,-8(fp)
    1cd8:	00c00044 	movi	r3,1
    1cdc:	10c00f15 	stw	r3,60(r2)
			pxNewQueue->uxItemSize = ( UBaseType_t ) 0U;
    1ce0:	e0bffe17 	ldw	r2,-8(fp)
    1ce4:	10001015 	stw	zero,64(r2)
			pxNewQueue->xRxLock = queueUNLOCKED;
    1ce8:	e0bffe17 	ldw	r2,-8(fp)
    1cec:	00ffffc4 	movi	r3,-1
    1cf0:	10c01115 	stw	r3,68(r2)
			pxNewQueue->xTxLock = queueUNLOCKED;
    1cf4:	e0bffe17 	ldw	r2,-8(fp)
    1cf8:	00ffffc4 	movi	r3,-1
    1cfc:	10c01215 	stw	r3,72(r2)
				pxNewQueue->pxQueueSetContainer = NULL;
			}
			#endif

			/* Ensure the event queues start with the correct state. */
			vListInitialise( &( pxNewQueue->xTasksWaitingToSend ) );
    1d00:	e0bffe17 	ldw	r2,-8(fp)
    1d04:	10800404 	addi	r2,r2,16
    1d08:	1009883a 	mov	r4,r2
    1d0c:	00014040 	call	1404 <vListInitialise>
			vListInitialise( &( pxNewQueue->xTasksWaitingToReceive ) );
    1d10:	e0bffe17 	ldw	r2,-8(fp)
    1d14:	10800904 	addi	r2,r2,36
    1d18:	1009883a 	mov	r4,r2
    1d1c:	00014040 	call	1404 <vListInitialise>

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
    1d20:	000f883a 	mov	r7,zero
    1d24:	000d883a 	mov	r6,zero
    1d28:	000b883a 	mov	r5,zero
    1d2c:	e13ffe17 	ldw	r4,-8(fp)
    1d30:	0001edc0 	call	1edc <xQueueGenericSend>
		{
			traceCREATE_MUTEX_FAILED();
		}

		configASSERT( pxNewQueue );
		return pxNewQueue;
    1d34:	e0bffe17 	ldw	r2,-8(fp)
	}
    1d38:	e037883a 	mov	sp,fp
    1d3c:	dfc00117 	ldw	ra,4(sp)
    1d40:	df000017 	ldw	fp,0(sp)
    1d44:	dec00204 	addi	sp,sp,8
    1d48:	f800283a 	ret

00001d4c <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
    1d4c:	defffa04 	addi	sp,sp,-24
    1d50:	dfc00515 	stw	ra,20(sp)
    1d54:	df000415 	stw	fp,16(sp)
    1d58:	dc000315 	stw	r16,12(sp)
    1d5c:	df000404 	addi	fp,sp,16
    1d60:	e13ffe15 	stw	r4,-8(fp)
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
    1d64:	e0bffe17 	ldw	r2,-8(fp)
    1d68:	e0bffd15 	stw	r2,-12(fp)
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Not a redundant cast as TaskHandle_t is a typedef. */
    1d6c:	e0bffd17 	ldw	r2,-12(fp)
    1d70:	14000117 	ldw	r16,4(r2)
    1d74:	0003e100 	call	3e10 <xTaskGetCurrentTaskHandle>
    1d78:	8080101e 	bne	r16,r2,1dbc <xQueueGiveMutexRecursive+0x70>
			/* uxRecursiveCallCount cannot be zero if pxMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.uxRecursiveCallCount )--;
    1d7c:	e0bffd17 	ldw	r2,-12(fp)
    1d80:	10800317 	ldw	r2,12(r2)
    1d84:	10ffffc4 	addi	r3,r2,-1
    1d88:	e0bffd17 	ldw	r2,-12(fp)
    1d8c:	10c00315 	stw	r3,12(r2)

			/* Have we unwound the call count? */
			if( pxMutex->u.uxRecursiveCallCount == ( UBaseType_t ) 0 )
    1d90:	e0bffd17 	ldw	r2,-12(fp)
    1d94:	10800317 	ldw	r2,12(r2)
    1d98:	1000051e 	bne	r2,zero,1db0 <xQueueGiveMutexRecursive+0x64>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
    1d9c:	000f883a 	mov	r7,zero
    1da0:	000d883a 	mov	r6,zero
    1da4:	000b883a 	mov	r5,zero
    1da8:	e13ffd17 	ldw	r4,-12(fp)
    1dac:	0001edc0 	call	1edc <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
    1db0:	00800044 	movi	r2,1
    1db4:	e0bffc15 	stw	r2,-16(fp)
    1db8:	00000106 	br	1dc0 <xQueueGiveMutexRecursive+0x74>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
    1dbc:	e03ffc15 	stw	zero,-16(fp)

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
    1dc0:	e0bffc17 	ldw	r2,-16(fp)
	}
    1dc4:	e6ffff04 	addi	sp,fp,-4
    1dc8:	dfc00217 	ldw	ra,8(sp)
    1dcc:	df000117 	ldw	fp,4(sp)
    1dd0:	dc000017 	ldw	r16,0(sp)
    1dd4:	dec00304 	addi	sp,sp,12
    1dd8:	f800283a 	ret

00001ddc <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
    1ddc:	defff904 	addi	sp,sp,-28
    1de0:	dfc00615 	stw	ra,24(sp)
    1de4:	df000515 	stw	fp,20(sp)
    1de8:	dc000415 	stw	r16,16(sp)
    1dec:	df000504 	addi	fp,sp,20
    1df0:	e13ffd15 	stw	r4,-12(fp)
    1df4:	e17ffe15 	stw	r5,-8(fp)
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
    1df8:	e0bffd17 	ldw	r2,-12(fp)
    1dfc:	e0bffc15 	stw	r2,-16(fp)
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
    1e00:	e0bffc17 	ldw	r2,-16(fp)
    1e04:	14000117 	ldw	r16,4(r2)
    1e08:	0003e100 	call	3e10 <xTaskGetCurrentTaskHandle>
    1e0c:	8080081e 	bne	r16,r2,1e30 <xQueueTakeMutexRecursive+0x54>
		{
			( pxMutex->u.uxRecursiveCallCount )++;
    1e10:	e0bffc17 	ldw	r2,-16(fp)
    1e14:	10800317 	ldw	r2,12(r2)
    1e18:	10c00044 	addi	r3,r2,1
    1e1c:	e0bffc17 	ldw	r2,-16(fp)
    1e20:	10c00315 	stw	r3,12(r2)
			xReturn = pdPASS;
    1e24:	00800044 	movi	r2,1
    1e28:	e0bffb15 	stw	r2,-20(fp)
    1e2c:	00000e06 	br	1e68 <xQueueTakeMutexRecursive+0x8c>
		}
		else
		{
			xReturn = xQueueGenericReceive( pxMutex, NULL, xTicksToWait, pdFALSE );
    1e30:	000f883a 	mov	r7,zero
    1e34:	e1bffe17 	ldw	r6,-8(fp)
    1e38:	000b883a 	mov	r5,zero
    1e3c:	e13ffc17 	ldw	r4,-16(fp)
    1e40:	000222c0 	call	222c <xQueueGenericReceive>
    1e44:	e0bffb15 	stw	r2,-20(fp)

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn == pdPASS )
    1e48:	e0bffb17 	ldw	r2,-20(fp)
    1e4c:	10800058 	cmpnei	r2,r2,1
    1e50:	1000051e 	bne	r2,zero,1e68 <xQueueTakeMutexRecursive+0x8c>
			{
				( pxMutex->u.uxRecursiveCallCount )++;
    1e54:	e0bffc17 	ldw	r2,-16(fp)
    1e58:	10800317 	ldw	r2,12(r2)
    1e5c:	10c00044 	addi	r3,r2,1
    1e60:	e0bffc17 	ldw	r2,-16(fp)
    1e64:	10c00315 	stw	r3,12(r2)
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
    1e68:	e0bffb17 	ldw	r2,-20(fp)
	}
    1e6c:	e6ffff04 	addi	sp,fp,-4
    1e70:	dfc00217 	ldw	ra,8(sp)
    1e74:	df000117 	ldw	fp,4(sp)
    1e78:	dc000017 	ldw	r16,0(sp)
    1e7c:	dec00304 	addi	sp,sp,12
    1e80:	f800283a 	ret

00001e84 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if ( configUSE_COUNTING_SEMAPHORES == 1 )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
    1e84:	defffb04 	addi	sp,sp,-20
    1e88:	dfc00415 	stw	ra,16(sp)
    1e8c:	df000315 	stw	fp,12(sp)
    1e90:	df000304 	addi	fp,sp,12
    1e94:	e13ffe15 	stw	r4,-8(fp)
    1e98:	e17fff15 	stw	r5,-4(fp)
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
		configASSERT( uxInitialCount <= uxMaxCount );

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
    1e9c:	01800084 	movi	r6,2
    1ea0:	000b883a 	mov	r5,zero
    1ea4:	e13ffe17 	ldw	r4,-8(fp)
    1ea8:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    1eac:	e0bffd15 	stw	r2,-12(fp)

		if( xHandle != NULL )
    1eb0:	e0bffd17 	ldw	r2,-12(fp)
    1eb4:	10000326 	beq	r2,zero,1ec4 <xQueueCreateCountingSemaphore+0x40>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
    1eb8:	e0bffd17 	ldw	r2,-12(fp)
    1ebc:	e0ffff17 	ldw	r3,-4(fp)
    1ec0:	10c00e15 	stw	r3,56(r2)
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		configASSERT( xHandle );
		return xHandle;
    1ec4:	e0bffd17 	ldw	r2,-12(fp)
	}
    1ec8:	e037883a 	mov	sp,fp
    1ecc:	dfc00117 	ldw	ra,4(sp)
    1ed0:	df000017 	ldw	fp,0(sp)
    1ed4:	dec00204 	addi	sp,sp,8
    1ed8:	f800283a 	ret

00001edc <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
    1edc:	defff504 	addi	sp,sp,-44
    1ee0:	dfc00a15 	stw	ra,40(sp)
    1ee4:	df000915 	stw	fp,36(sp)
    1ee8:	df000904 	addi	fp,sp,36
    1eec:	e13ffc15 	stw	r4,-16(fp)
    1ef0:	e17ffd15 	stw	r5,-12(fp)
    1ef4:	e1bffe15 	stw	r6,-8(fp)
    1ef8:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
    1efc:	e03ff715 	stw	zero,-36(fp)
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    1f00:	e0bffc17 	ldw	r2,-16(fp)
    1f04:	e0bff815 	stw	r2,-32(fp)
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
    1f08:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be
			the highest priority task wanting to access the queue.  If
			the head item in the queue is to be overwritten then it does
			not matter if the queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    1f0c:	e0bff817 	ldw	r2,-32(fp)
    1f10:	10c00e17 	ldw	r3,56(r2)
    1f14:	e0bff817 	ldw	r2,-32(fp)
    1f18:	10800f17 	ldw	r2,60(r2)
    1f1c:	18800336 	bltu	r3,r2,1f2c <xQueueGenericSend+0x50>
    1f20:	e0bfff17 	ldw	r2,-4(fp)
    1f24:	10800098 	cmpnei	r2,r2,2
    1f28:	1000161e 	bne	r2,zero,1f84 <xQueueGenericSend+0xa8>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    1f2c:	e1bfff17 	ldw	r6,-4(fp)
    1f30:	e17ffd17 	ldw	r5,-12(fp)
    1f34:	e13ff817 	ldw	r4,-32(fp)
    1f38:	00026900 	call	2690 <prvCopyDataToQueue>
    1f3c:	e0bff915 	stw	r2,-28(fp)
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    1f40:	e0bff817 	ldw	r2,-32(fp)
    1f44:	10800917 	ldw	r2,36(r2)
    1f48:	10000826 	beq	r2,zero,1f6c <xQueueGenericSend+0x90>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
    1f4c:	e0bff817 	ldw	r2,-32(fp)
    1f50:	10800904 	addi	r2,r2,36
    1f54:	1009883a 	mov	r4,r2
    1f58:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    1f5c:	10800058 	cmpnei	r2,r2,1
    1f60:	1000051e 	bne	r2,zero,1f78 <xQueueGenericSend+0x9c>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
    1f64:	003b683a 	trap	0
    1f68:	00000306 	br	1f78 <xQueueGenericSend+0x9c>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
    1f6c:	e0bff917 	ldw	r2,-28(fp)
    1f70:	10000126 	beq	r2,zero,1f78 <xQueueGenericSend+0x9c>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
    1f74:	003b683a 	trap	0
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
    1f78:	00040fc0 	call	40fc <vTaskExitCritical>
				return pdPASS;
    1f7c:	00800044 	movi	r2,1
    1f80:	00003906 	br	2068 <xQueueGenericSend+0x18c>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    1f84:	e0bffe17 	ldw	r2,-8(fp)
    1f88:	1000031e 	bne	r2,zero,1f98 <xQueueGenericSend+0xbc>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    1f8c:	00040fc0 	call	40fc <vTaskExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
    1f90:	0005883a 	mov	r2,zero
    1f94:	00003406 	br	2068 <xQueueGenericSend+0x18c>
				}
				else if( xEntryTimeSet == pdFALSE )
    1f98:	e0bff717 	ldw	r2,-36(fp)
    1f9c:	1000051e 	bne	r2,zero,1fb4 <xQueueGenericSend+0xd8>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
    1fa0:	e0bffa04 	addi	r2,fp,-24
    1fa4:	1009883a 	mov	r4,r2
    1fa8:	000376c0 	call	376c <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    1fac:	00800044 	movi	r2,1
    1fb0:	e0bff715 	stw	r2,-36(fp)
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    1fb4:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    1fb8:	0002f6c0 	call	2f6c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    1fbc:	00040a80 	call	40a8 <vTaskEnterCritical>
    1fc0:	e0bff817 	ldw	r2,-32(fp)
    1fc4:	10801117 	ldw	r2,68(r2)
    1fc8:	10bfffd8 	cmpnei	r2,r2,-1
    1fcc:	1000021e 	bne	r2,zero,1fd8 <xQueueGenericSend+0xfc>
    1fd0:	e0bff817 	ldw	r2,-32(fp)
    1fd4:	10001115 	stw	zero,68(r2)
    1fd8:	e0bff817 	ldw	r2,-32(fp)
    1fdc:	10801217 	ldw	r2,72(r2)
    1fe0:	10bfffd8 	cmpnei	r2,r2,-1
    1fe4:	1000021e 	bne	r2,zero,1ff0 <xQueueGenericSend+0x114>
    1fe8:	e0bff817 	ldw	r2,-32(fp)
    1fec:	10001215 	stw	zero,72(r2)
    1ff0:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    1ff4:	e0fffe04 	addi	r3,fp,-8
    1ff8:	e0bffa04 	addi	r2,fp,-24
    1ffc:	180b883a 	mov	r5,r3
    2000:	1009883a 	mov	r4,r2
    2004:	00037a80 	call	37a8 <xTaskCheckForTimeOut>
    2008:	1000131e 	bne	r2,zero,2058 <xQueueGenericSend+0x17c>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
    200c:	e13ff817 	ldw	r4,-32(fp)
    2010:	0002a400 	call	2a40 <prvIsQueueFull>
    2014:	10000c26 	beq	r2,zero,2048 <xQueueGenericSend+0x16c>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
    2018:	e0bff817 	ldw	r2,-32(fp)
    201c:	10800404 	addi	r2,r2,16
    2020:	e0fffe17 	ldw	r3,-8(fp)
    2024:	180b883a 	mov	r5,r3
    2028:	1009883a 	mov	r4,r2
    202c:	00034480 	call	3448 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
    2030:	e13ff817 	ldw	r4,-32(fp)
    2034:	00028bc0 	call	28bc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
    2038:	0002f980 	call	2f98 <xTaskResumeAll>
    203c:	103fb21e 	bne	r2,zero,1f08 <__alt_data_end+0xf0001f08>
				{
					portYIELD_WITHIN_API();
    2040:	003b683a 	trap	0
    2044:	003fb006 	br	1f08 <__alt_data_end+0xf0001f08>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    2048:	e13ff817 	ldw	r4,-32(fp)
    204c:	00028bc0 	call	28bc <prvUnlockQueue>
				( void ) xTaskResumeAll();
    2050:	0002f980 	call	2f98 <xTaskResumeAll>
    2054:	003fac06 	br	1f08 <__alt_data_end+0xf0001f08>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
    2058:	e13ff817 	ldw	r4,-32(fp)
    205c:	00028bc0 	call	28bc <prvUnlockQueue>
			( void ) xTaskResumeAll();
    2060:	0002f980 	call	2f98 <xTaskResumeAll>

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
    2064:	0005883a 	mov	r2,zero
		}
	}
}
    2068:	e037883a 	mov	sp,fp
    206c:	dfc00117 	ldw	ra,4(sp)
    2070:	df000017 	ldw	fp,0(sp)
    2074:	dec00204 	addi	sp,sp,8
    2078:	f800283a 	ret

0000207c <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
    207c:	defff704 	addi	sp,sp,-36
    2080:	dfc00815 	stw	ra,32(sp)
    2084:	df000715 	stw	fp,28(sp)
    2088:	df000704 	addi	fp,sp,28
    208c:	e13ffc15 	stw	r4,-16(fp)
    2090:	e17ffd15 	stw	r5,-12(fp)
    2094:	e1bffe15 	stw	r6,-8(fp)
    2098:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    209c:	e0bffc17 	ldw	r2,-16(fp)
    20a0:	e0bffa15 	stw	r2,-24(fp)
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    20a4:	e03ffb15 	stw	zero,-20(fp)
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    20a8:	e0bffa17 	ldw	r2,-24(fp)
    20ac:	10c00e17 	ldw	r3,56(r2)
    20b0:	e0bffa17 	ldw	r2,-24(fp)
    20b4:	10800f17 	ldw	r2,60(r2)
    20b8:	18800336 	bltu	r3,r2,20c8 <xQueueGenericSendFromISR+0x4c>
    20bc:	e0bfff17 	ldw	r2,-4(fp)
    20c0:	10800098 	cmpnei	r2,r2,2
    20c4:	10001e1e 	bne	r2,zero,2140 <xQueueGenericSendFromISR+0xc4>
			/* A task can only have an inherited priority if it is a mutex
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  Therefore, unlike the xQueueGenericGive()
			function, there is no need to determine the need for priority
			disinheritance here or to clear the mutex holder TCB member. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    20c8:	e1bfff17 	ldw	r6,-4(fp)
    20cc:	e17ffd17 	ldw	r5,-12(fp)
    20d0:	e13ffa17 	ldw	r4,-24(fp)
    20d4:	00026900 	call	2690 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
    20d8:	e0bffa17 	ldw	r2,-24(fp)
    20dc:	10801217 	ldw	r2,72(r2)
    20e0:	10bfffd8 	cmpnei	r2,r2,-1
    20e4:	10000e1e 	bne	r2,zero,2120 <xQueueGenericSendFromISR+0xa4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    20e8:	e0bffa17 	ldw	r2,-24(fp)
    20ec:	10800917 	ldw	r2,36(r2)
    20f0:	10001026 	beq	r2,zero,2134 <xQueueGenericSendFromISR+0xb8>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    20f4:	e0bffa17 	ldw	r2,-24(fp)
    20f8:	10800904 	addi	r2,r2,36
    20fc:	1009883a 	mov	r4,r2
    2100:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    2104:	10000b26 	beq	r2,zero,2134 <xQueueGenericSendFromISR+0xb8>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    2108:	e0bffe17 	ldw	r2,-8(fp)
    210c:	10000926 	beq	r2,zero,2134 <xQueueGenericSendFromISR+0xb8>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    2110:	e0bffe17 	ldw	r2,-8(fp)
    2114:	00c00044 	movi	r3,1
    2118:	10c00015 	stw	r3,0(r2)
    211c:	00000506 	br	2134 <xQueueGenericSendFromISR+0xb8>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
    2120:	e0bffa17 	ldw	r2,-24(fp)
    2124:	10801217 	ldw	r2,72(r2)
    2128:	10c00044 	addi	r3,r2,1
    212c:	e0bffa17 	ldw	r2,-24(fp)
    2130:	10c01215 	stw	r3,72(r2)
			}

			xReturn = pdPASS;
    2134:	00800044 	movi	r2,1
    2138:	e0bff915 	stw	r2,-28(fp)
    213c:	00000106 	br	2144 <xQueueGenericSendFromISR+0xc8>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    2140:	e03ff915 	stw	zero,-28(fp)
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    2144:	e0bff917 	ldw	r2,-28(fp)
}
    2148:	e037883a 	mov	sp,fp
    214c:	dfc00117 	ldw	ra,4(sp)
    2150:	df000017 	ldw	fp,0(sp)
    2154:	dec00204 	addi	sp,sp,8
    2158:	f800283a 	ret

0000215c <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
    215c:	defff904 	addi	sp,sp,-28
    2160:	dfc00615 	stw	ra,24(sp)
    2164:	df000515 	stw	fp,20(sp)
    2168:	df000504 	addi	fp,sp,20
    216c:	e13ffe15 	stw	r4,-8(fp)
    2170:	e17fff15 	stw	r5,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2174:	e0bffe17 	ldw	r2,-8(fp)
    2178:	e0bffc15 	stw	r2,-16(fp)
	/* Similar to xQueueGenericSendFromISR() but used with semaphores where the
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    217c:	e03ffd15 	stw	zero,-12(fp)
	{
		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
    2180:	e0bffc17 	ldw	r2,-16(fp)
    2184:	10c00e17 	ldw	r3,56(r2)
    2188:	e0bffc17 	ldw	r2,-16(fp)
    218c:	10800f17 	ldw	r2,60(r2)
    2190:	18801f2e 	bgeu	r3,r2,2210 <xQueueGiveFromISR+0xb4>
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  Therefore, unlike the xQueueGenericGive()
			function, there is no need to determine the need for priority
			disinheritance here or to clear the mutex holder TCB member. */

			++( pxQueue->uxMessagesWaiting );
    2194:	e0bffc17 	ldw	r2,-16(fp)
    2198:	10800e17 	ldw	r2,56(r2)
    219c:	10c00044 	addi	r3,r2,1
    21a0:	e0bffc17 	ldw	r2,-16(fp)
    21a4:	10c00e15 	stw	r3,56(r2)

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
    21a8:	e0bffc17 	ldw	r2,-16(fp)
    21ac:	10801217 	ldw	r2,72(r2)
    21b0:	10bfffd8 	cmpnei	r2,r2,-1
    21b4:	10000e1e 	bne	r2,zero,21f0 <xQueueGiveFromISR+0x94>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    21b8:	e0bffc17 	ldw	r2,-16(fp)
    21bc:	10800917 	ldw	r2,36(r2)
    21c0:	10001026 	beq	r2,zero,2204 <xQueueGiveFromISR+0xa8>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    21c4:	e0bffc17 	ldw	r2,-16(fp)
    21c8:	10800904 	addi	r2,r2,36
    21cc:	1009883a 	mov	r4,r2
    21d0:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    21d4:	10000b26 	beq	r2,zero,2204 <xQueueGiveFromISR+0xa8>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    21d8:	e0bfff17 	ldw	r2,-4(fp)
    21dc:	10000926 	beq	r2,zero,2204 <xQueueGiveFromISR+0xa8>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    21e0:	e0bfff17 	ldw	r2,-4(fp)
    21e4:	00c00044 	movi	r3,1
    21e8:	10c00015 	stw	r3,0(r2)
    21ec:	00000506 	br	2204 <xQueueGiveFromISR+0xa8>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
    21f0:	e0bffc17 	ldw	r2,-16(fp)
    21f4:	10801217 	ldw	r2,72(r2)
    21f8:	10c00044 	addi	r3,r2,1
    21fc:	e0bffc17 	ldw	r2,-16(fp)
    2200:	10c01215 	stw	r3,72(r2)
			}

			xReturn = pdPASS;
    2204:	00800044 	movi	r2,1
    2208:	e0bffb15 	stw	r2,-20(fp)
    220c:	00000106 	br	2214 <xQueueGiveFromISR+0xb8>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    2210:	e03ffb15 	stw	zero,-20(fp)
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    2214:	e0bffb17 	ldw	r2,-20(fp)
}
    2218:	e037883a 	mov	sp,fp
    221c:	dfc00117 	ldw	ra,4(sp)
    2220:	df000017 	ldw	fp,0(sp)
    2224:	dec00204 	addi	sp,sp,8
    2228:	f800283a 	ret

0000222c <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
    222c:	defff504 	addi	sp,sp,-44
    2230:	dfc00a15 	stw	ra,40(sp)
    2234:	df000915 	stw	fp,36(sp)
    2238:	df000904 	addi	fp,sp,36
    223c:	e13ffc15 	stw	r4,-16(fp)
    2240:	e17ffd15 	stw	r5,-12(fp)
    2244:	e1bffe15 	stw	r6,-8(fp)
    2248:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xEntryTimeSet = pdFALSE;
    224c:	e03ff715 	stw	zero,-36(fp)
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2250:	e0bffc17 	ldw	r2,-16(fp)
    2254:	e0bff815 	stw	r2,-32(fp)
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
    2258:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* Is there data in the queue now?  To be running the calling task
			must be	the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    225c:	e0bff817 	ldw	r2,-32(fp)
    2260:	10800e17 	ldw	r2,56(r2)
    2264:	10002e26 	beq	r2,zero,2320 <xQueueGenericReceive+0xf4>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
    2268:	e0bff817 	ldw	r2,-32(fp)
    226c:	10800317 	ldw	r2,12(r2)
    2270:	e0bff915 	stw	r2,-28(fp)

				prvCopyDataFromQueue( pxQueue, pvBuffer );
    2274:	e17ffd17 	ldw	r5,-12(fp)
    2278:	e13ff817 	ldw	r4,-32(fp)
    227c:	00028200 	call	2820 <prvCopyDataFromQueue>

				if( xJustPeeking == pdFALSE )
    2280:	e0bfff17 	ldw	r2,-4(fp)
    2284:	1000171e 	bne	r2,zero,22e4 <xQueueGenericReceive+0xb8>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					--( pxQueue->uxMessagesWaiting );
    2288:	e0bff817 	ldw	r2,-32(fp)
    228c:	10800e17 	ldw	r2,56(r2)
    2290:	10ffffc4 	addi	r3,r2,-1
    2294:	e0bff817 	ldw	r2,-32(fp)
    2298:	10c00e15 	stw	r3,56(r2)

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    229c:	e0bff817 	ldw	r2,-32(fp)
    22a0:	10800017 	ldw	r2,0(r2)
    22a4:	1000041e 	bne	r2,zero,22b8 <xQueueGenericReceive+0x8c>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
    22a8:	00041a00 	call	41a0 <pvTaskIncrementMutexHeldCount>
    22ac:	1007883a 	mov	r3,r2
    22b0:	e0bff817 	ldw	r2,-32(fp)
    22b4:	10c00115 	stw	r3,4(r2)
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_MUTEXES */

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    22b8:	e0bff817 	ldw	r2,-32(fp)
    22bc:	10800417 	ldw	r2,16(r2)
    22c0:	10001426 	beq	r2,zero,2314 <xQueueGenericReceive+0xe8>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
    22c4:	e0bff817 	ldw	r2,-32(fp)
    22c8:	10800404 	addi	r2,r2,16
    22cc:	1009883a 	mov	r4,r2
    22d0:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    22d4:	10800058 	cmpnei	r2,r2,1
    22d8:	10000e1e 	bne	r2,zero,2314 <xQueueGenericReceive+0xe8>
						{
							queueYIELD_IF_USING_PREEMPTION();
    22dc:	003b683a 	trap	0
    22e0:	00000c06 	br	2314 <xQueueGenericReceive+0xe8>
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
    22e4:	e0bff817 	ldw	r2,-32(fp)
    22e8:	e0fff917 	ldw	r3,-28(fp)
    22ec:	10c00315 	stw	r3,12(r2)

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    22f0:	e0bff817 	ldw	r2,-32(fp)
    22f4:	10800917 	ldw	r2,36(r2)
    22f8:	10000626 	beq	r2,zero,2314 <xQueueGenericReceive+0xe8>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    22fc:	e0bff817 	ldw	r2,-32(fp)
    2300:	10800904 	addi	r2,r2,36
    2304:	1009883a 	mov	r4,r2
    2308:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    230c:	10000126 	beq	r2,zero,2314 <xQueueGenericReceive+0xe8>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
    2310:	003b683a 	trap	0
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
    2314:	00040fc0 	call	40fc <vTaskExitCritical>
				return pdPASS;
    2318:	00800044 	movi	r2,1
    231c:	00004206 	br	2428 <xQueueGenericReceive+0x1fc>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    2320:	e0bffe17 	ldw	r2,-8(fp)
    2324:	1000031e 	bne	r2,zero,2334 <xQueueGenericReceive+0x108>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    2328:	00040fc0 	call	40fc <vTaskExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
    232c:	0005883a 	mov	r2,zero
    2330:	00003d06 	br	2428 <xQueueGenericReceive+0x1fc>
				}
				else if( xEntryTimeSet == pdFALSE )
    2334:	e0bff717 	ldw	r2,-36(fp)
    2338:	1000051e 	bne	r2,zero,2350 <xQueueGenericReceive+0x124>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
    233c:	e0bffa04 	addi	r2,fp,-24
    2340:	1009883a 	mov	r4,r2
    2344:	000376c0 	call	376c <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    2348:	00800044 	movi	r2,1
    234c:	e0bff715 	stw	r2,-36(fp)
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    2350:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    2354:	0002f6c0 	call	2f6c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    2358:	00040a80 	call	40a8 <vTaskEnterCritical>
    235c:	e0bff817 	ldw	r2,-32(fp)
    2360:	10801117 	ldw	r2,68(r2)
    2364:	10bfffd8 	cmpnei	r2,r2,-1
    2368:	1000021e 	bne	r2,zero,2374 <xQueueGenericReceive+0x148>
    236c:	e0bff817 	ldw	r2,-32(fp)
    2370:	10001115 	stw	zero,68(r2)
    2374:	e0bff817 	ldw	r2,-32(fp)
    2378:	10801217 	ldw	r2,72(r2)
    237c:	10bfffd8 	cmpnei	r2,r2,-1
    2380:	1000021e 	bne	r2,zero,238c <xQueueGenericReceive+0x160>
    2384:	e0bff817 	ldw	r2,-32(fp)
    2388:	10001215 	stw	zero,72(r2)
    238c:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    2390:	e0fffe04 	addi	r3,fp,-8
    2394:	e0bffa04 	addi	r2,fp,-24
    2398:	180b883a 	mov	r5,r3
    239c:	1009883a 	mov	r4,r2
    23a0:	00037a80 	call	37a8 <xTaskCheckForTimeOut>
    23a4:	10001c1e 	bne	r2,zero,2418 <xQueueGenericReceive+0x1ec>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    23a8:	e13ff817 	ldw	r4,-32(fp)
    23ac:	00029b00 	call	29b0 <prvIsQueueEmpty>
    23b0:	10001526 	beq	r2,zero,2408 <xQueueGenericReceive+0x1dc>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    23b4:	e0bff817 	ldw	r2,-32(fp)
    23b8:	10800017 	ldw	r2,0(r2)
    23bc:	1000061e 	bne	r2,zero,23d8 <xQueueGenericReceive+0x1ac>
					{
						taskENTER_CRITICAL();
    23c0:	00040a80 	call	40a8 <vTaskEnterCritical>
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
    23c4:	e0bff817 	ldw	r2,-32(fp)
    23c8:	10800117 	ldw	r2,4(r2)
    23cc:	1009883a 	mov	r4,r2
    23d0:	0003e840 	call	3e84 <vTaskPriorityInherit>
						}
						taskEXIT_CRITICAL();
    23d4:	00040fc0 	call	40fc <vTaskExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    23d8:	e0bff817 	ldw	r2,-32(fp)
    23dc:	10800904 	addi	r2,r2,36
    23e0:	e0fffe17 	ldw	r3,-8(fp)
    23e4:	180b883a 	mov	r5,r3
    23e8:	1009883a 	mov	r4,r2
    23ec:	00034480 	call	3448 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
    23f0:	e13ff817 	ldw	r4,-32(fp)
    23f4:	00028bc0 	call	28bc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
    23f8:	0002f980 	call	2f98 <xTaskResumeAll>
    23fc:	103f961e 	bne	r2,zero,2258 <__alt_data_end+0xf0002258>
				{
					portYIELD_WITHIN_API();
    2400:	003b683a 	trap	0
    2404:	003f9406 	br	2258 <__alt_data_end+0xf0002258>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    2408:	e13ff817 	ldw	r4,-32(fp)
    240c:	00028bc0 	call	28bc <prvUnlockQueue>
				( void ) xTaskResumeAll();
    2410:	0002f980 	call	2f98 <xTaskResumeAll>
    2414:	003f9006 	br	2258 <__alt_data_end+0xf0002258>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
    2418:	e13ff817 	ldw	r4,-32(fp)
    241c:	00028bc0 	call	28bc <prvUnlockQueue>
			( void ) xTaskResumeAll();
    2420:	0002f980 	call	2f98 <xTaskResumeAll>
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
    2424:	0005883a 	mov	r2,zero
		}
	}
}
    2428:	e037883a 	mov	sp,fp
    242c:	dfc00117 	ldw	ra,4(sp)
    2430:	df000017 	ldw	fp,0(sp)
    2434:	dec00204 	addi	sp,sp,8
    2438:	f800283a 	ret

0000243c <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
    243c:	defff804 	addi	sp,sp,-32
    2440:	dfc00715 	stw	ra,28(sp)
    2444:	df000615 	stw	fp,24(sp)
    2448:	df000604 	addi	fp,sp,24
    244c:	e13ffd15 	stw	r4,-12(fp)
    2450:	e17ffe15 	stw	r5,-8(fp)
    2454:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2458:	e0bffd17 	ldw	r2,-12(fp)
    245c:	e0bffb15 	stw	r2,-20(fp)
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    2460:	e03ffc15 	stw	zero,-16(fp)
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    2464:	e0bffb17 	ldw	r2,-20(fp)
    2468:	10800e17 	ldw	r2,56(r2)
    246c:	10002226 	beq	r2,zero,24f8 <xQueueReceiveFromISR+0xbc>
		{
			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
    2470:	e17ffe17 	ldw	r5,-8(fp)
    2474:	e13ffb17 	ldw	r4,-20(fp)
    2478:	00028200 	call	2820 <prvCopyDataFromQueue>
			--( pxQueue->uxMessagesWaiting );
    247c:	e0bffb17 	ldw	r2,-20(fp)
    2480:	10800e17 	ldw	r2,56(r2)
    2484:	10ffffc4 	addi	r3,r2,-1
    2488:	e0bffb17 	ldw	r2,-20(fp)
    248c:	10c00e15 	stw	r3,56(r2)

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( pxQueue->xRxLock == queueUNLOCKED )
    2490:	e0bffb17 	ldw	r2,-20(fp)
    2494:	10801117 	ldw	r2,68(r2)
    2498:	10bfffd8 	cmpnei	r2,r2,-1
    249c:	10000e1e 	bne	r2,zero,24d8 <xQueueReceiveFromISR+0x9c>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    24a0:	e0bffb17 	ldw	r2,-20(fp)
    24a4:	10800417 	ldw	r2,16(r2)
    24a8:	10001026 	beq	r2,zero,24ec <xQueueReceiveFromISR+0xb0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    24ac:	e0bffb17 	ldw	r2,-20(fp)
    24b0:	10800404 	addi	r2,r2,16
    24b4:	1009883a 	mov	r4,r2
    24b8:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    24bc:	10000b26 	beq	r2,zero,24ec <xQueueReceiveFromISR+0xb0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
    24c0:	e0bfff17 	ldw	r2,-4(fp)
    24c4:	10000926 	beq	r2,zero,24ec <xQueueReceiveFromISR+0xb0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
    24c8:	e0bfff17 	ldw	r2,-4(fp)
    24cc:	00c00044 	movi	r3,1
    24d0:	10c00015 	stw	r3,0(r2)
    24d4:	00000506 	br	24ec <xQueueReceiveFromISR+0xb0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				++( pxQueue->xRxLock );
    24d8:	e0bffb17 	ldw	r2,-20(fp)
    24dc:	10801117 	ldw	r2,68(r2)
    24e0:	10c00044 	addi	r3,r2,1
    24e4:	e0bffb17 	ldw	r2,-20(fp)
    24e8:	10c01115 	stw	r3,68(r2)
			}

			xReturn = pdPASS;
    24ec:	00800044 	movi	r2,1
    24f0:	e0bffa15 	stw	r2,-24(fp)
    24f4:	00000106 	br	24fc <xQueueReceiveFromISR+0xc0>
		}
		else
		{
			xReturn = pdFAIL;
    24f8:	e03ffa15 	stw	zero,-24(fp)
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    24fc:	e0bffa17 	ldw	r2,-24(fp)
}
    2500:	e037883a 	mov	sp,fp
    2504:	dfc00117 	ldw	ra,4(sp)
    2508:	df000017 	ldw	fp,0(sp)
    250c:	dec00204 	addi	sp,sp,8
    2510:	f800283a 	ret

00002514 <xQueuePeekFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueuePeekFromISR( QueueHandle_t xQueue,  void * const pvBuffer )
{
    2514:	defff804 	addi	sp,sp,-32
    2518:	dfc00715 	stw	ra,28(sp)
    251c:	df000615 	stw	fp,24(sp)
    2520:	df000604 	addi	fp,sp,24
    2524:	e13ffe15 	stw	r4,-8(fp)
    2528:	e17fff15 	stw	r5,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    252c:	e0bffe17 	ldw	r2,-8(fp)
    2530:	e0bffb15 	stw	r2,-20(fp)
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    2534:	e03ffc15 	stw	zero,-16(fp)
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    2538:	e0bffb17 	ldw	r2,-20(fp)
    253c:	10800e17 	ldw	r2,56(r2)
    2540:	10000c26 	beq	r2,zero,2574 <xQueuePeekFromISR+0x60>
		{
			traceQUEUE_PEEK_FROM_ISR( pxQueue );

			/* Remember the read position so it can be reset as nothing is
			actually being removed from the queue. */
			pcOriginalReadPosition = pxQueue->u.pcReadFrom;
    2544:	e0bffb17 	ldw	r2,-20(fp)
    2548:	10800317 	ldw	r2,12(r2)
    254c:	e0bffd15 	stw	r2,-12(fp)
			prvCopyDataFromQueue( pxQueue, pvBuffer );
    2550:	e17fff17 	ldw	r5,-4(fp)
    2554:	e13ffb17 	ldw	r4,-20(fp)
    2558:	00028200 	call	2820 <prvCopyDataFromQueue>
			pxQueue->u.pcReadFrom = pcOriginalReadPosition;
    255c:	e0bffb17 	ldw	r2,-20(fp)
    2560:	e0fffd17 	ldw	r3,-12(fp)
    2564:	10c00315 	stw	r3,12(r2)

			xReturn = pdPASS;
    2568:	00800044 	movi	r2,1
    256c:	e0bffa15 	stw	r2,-24(fp)
    2570:	00000106 	br	2578 <xQueuePeekFromISR+0x64>
		}
		else
		{
			xReturn = pdFAIL;
    2574:	e03ffa15 	stw	zero,-24(fp)
			traceQUEUE_PEEK_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    2578:	e0bffa17 	ldw	r2,-24(fp)
}
    257c:	e037883a 	mov	sp,fp
    2580:	dfc00117 	ldw	ra,4(sp)
    2584:	df000017 	ldw	fp,0(sp)
    2588:	dec00204 	addi	sp,sp,8
    258c:	f800283a 	ret

00002590 <uxQueueMessagesWaiting>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
    2590:	defffc04 	addi	sp,sp,-16
    2594:	dfc00315 	stw	ra,12(sp)
    2598:	df000215 	stw	fp,8(sp)
    259c:	df000204 	addi	fp,sp,8
    25a0:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxReturn;

	configASSERT( xQueue );

	taskENTER_CRITICAL();
    25a4:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
    25a8:	e0bfff17 	ldw	r2,-4(fp)
    25ac:	10800e17 	ldw	r2,56(r2)
    25b0:	e0bffe15 	stw	r2,-8(fp)
	}
	taskEXIT_CRITICAL();
    25b4:	00040fc0 	call	40fc <vTaskExitCritical>

	return uxReturn;
    25b8:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    25bc:	e037883a 	mov	sp,fp
    25c0:	dfc00117 	ldw	ra,4(sp)
    25c4:	df000017 	ldw	fp,0(sp)
    25c8:	dec00204 	addi	sp,sp,8
    25cc:	f800283a 	ret

000025d0 <uxQueueSpacesAvailable>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueSpacesAvailable( const QueueHandle_t xQueue )
{
    25d0:	defffb04 	addi	sp,sp,-20
    25d4:	dfc00415 	stw	ra,16(sp)
    25d8:	df000315 	stw	fp,12(sp)
    25dc:	df000304 	addi	fp,sp,12
    25e0:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxReturn;
Queue_t *pxQueue;

	pxQueue = ( Queue_t * ) xQueue;
    25e4:	e0bfff17 	ldw	r2,-4(fp)
    25e8:	e0bffd15 	stw	r2,-12(fp)
	configASSERT( pxQueue );

	taskENTER_CRITICAL();
    25ec:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		uxReturn = pxQueue->uxLength - pxQueue->uxMessagesWaiting;
    25f0:	e0bffd17 	ldw	r2,-12(fp)
    25f4:	10c00f17 	ldw	r3,60(r2)
    25f8:	e0bffd17 	ldw	r2,-12(fp)
    25fc:	10800e17 	ldw	r2,56(r2)
    2600:	1885c83a 	sub	r2,r3,r2
    2604:	e0bffe15 	stw	r2,-8(fp)
	}
	taskEXIT_CRITICAL();
    2608:	00040fc0 	call	40fc <vTaskExitCritical>

	return uxReturn;
    260c:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    2610:	e037883a 	mov	sp,fp
    2614:	dfc00117 	ldw	ra,4(sp)
    2618:	df000017 	ldw	fp,0(sp)
    261c:	dec00204 	addi	sp,sp,8
    2620:	f800283a 	ret

00002624 <uxQueueMessagesWaitingFromISR>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
    2624:	defffd04 	addi	sp,sp,-12
    2628:	df000215 	stw	fp,8(sp)
    262c:	df000204 	addi	fp,sp,8
    2630:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxReturn;

	configASSERT( xQueue );

	uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
    2634:	e0bfff17 	ldw	r2,-4(fp)
    2638:	10800e17 	ldw	r2,56(r2)
    263c:	e0bffe15 	stw	r2,-8(fp)

	return uxReturn;
    2640:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    2644:	e037883a 	mov	sp,fp
    2648:	df000017 	ldw	fp,0(sp)
    264c:	dec00104 	addi	sp,sp,4
    2650:	f800283a 	ret

00002654 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
    2654:	defffc04 	addi	sp,sp,-16
    2658:	dfc00315 	stw	ra,12(sp)
    265c:	df000215 	stw	fp,8(sp)
    2660:	df000204 	addi	fp,sp,8
    2664:	e13fff15 	stw	r4,-4(fp)
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2668:	e0bfff17 	ldw	r2,-4(fp)
    266c:	e0bffe15 	stw	r2,-8(fp)
	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
	}
	#endif
	vPortFree( pxQueue );
    2670:	e13ffe17 	ldw	r4,-8(fp)
    2674:	00011500 	call	1150 <vPortFree>
}
    2678:	0001883a 	nop
    267c:	e037883a 	mov	sp,fp
    2680:	dfc00117 	ldw	ra,4(sp)
    2684:	df000017 	ldw	fp,0(sp)
    2688:	dec00204 	addi	sp,sp,8
    268c:	f800283a 	ret

00002690 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
    2690:	defffa04 	addi	sp,sp,-24
    2694:	dfc00515 	stw	ra,20(sp)
    2698:	df000415 	stw	fp,16(sp)
    269c:	df000404 	addi	fp,sp,16
    26a0:	e13ffd15 	stw	r4,-12(fp)
    26a4:	e17ffe15 	stw	r5,-8(fp)
    26a8:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xReturn = pdFALSE;
    26ac:	e03ffc15 	stw	zero,-16(fp)

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
    26b0:	e0bffd17 	ldw	r2,-12(fp)
    26b4:	10801017 	ldw	r2,64(r2)
    26b8:	10000b1e 	bne	r2,zero,26e8 <prvCopyDataToQueue+0x58>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    26bc:	e0bffd17 	ldw	r2,-12(fp)
    26c0:	10800017 	ldw	r2,0(r2)
    26c4:	10004b1e 	bne	r2,zero,27f4 <prvCopyDataToQueue+0x164>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
    26c8:	e0bffd17 	ldw	r2,-12(fp)
    26cc:	10800117 	ldw	r2,4(r2)
    26d0:	1009883a 	mov	r4,r2
    26d4:	0003fac0 	call	3fac <xTaskPriorityDisinherit>
    26d8:	e0bffc15 	stw	r2,-16(fp)
				pxQueue->pxMutexHolder = NULL;
    26dc:	e0bffd17 	ldw	r2,-12(fp)
    26e0:	10000115 	stw	zero,4(r2)
    26e4:	00004306 	br	27f4 <prvCopyDataToQueue+0x164>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
    26e8:	e0bfff17 	ldw	r2,-4(fp)
    26ec:	1000191e 	bne	r2,zero,2754 <prvCopyDataToQueue+0xc4>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
    26f0:	e0bffd17 	ldw	r2,-12(fp)
    26f4:	10c00217 	ldw	r3,8(r2)
    26f8:	e0bffd17 	ldw	r2,-12(fp)
    26fc:	10801017 	ldw	r2,64(r2)
    2700:	100d883a 	mov	r6,r2
    2704:	e17ffe17 	ldw	r5,-8(fp)
    2708:	1809883a 	mov	r4,r3
    270c:	000774c0 	call	774c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
    2710:	e0bffd17 	ldw	r2,-12(fp)
    2714:	10c00217 	ldw	r3,8(r2)
    2718:	e0bffd17 	ldw	r2,-12(fp)
    271c:	10801017 	ldw	r2,64(r2)
    2720:	1887883a 	add	r3,r3,r2
    2724:	e0bffd17 	ldw	r2,-12(fp)
    2728:	10c00215 	stw	r3,8(r2)
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
    272c:	e0bffd17 	ldw	r2,-12(fp)
    2730:	10c00217 	ldw	r3,8(r2)
    2734:	e0bffd17 	ldw	r2,-12(fp)
    2738:	10800117 	ldw	r2,4(r2)
    273c:	18802d36 	bltu	r3,r2,27f4 <prvCopyDataToQueue+0x164>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
    2740:	e0bffd17 	ldw	r2,-12(fp)
    2744:	10c00017 	ldw	r3,0(r2)
    2748:	e0bffd17 	ldw	r2,-12(fp)
    274c:	10c00215 	stw	r3,8(r2)
    2750:	00002806 	br	27f4 <prvCopyDataToQueue+0x164>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    2754:	e0bffd17 	ldw	r2,-12(fp)
    2758:	10c00317 	ldw	r3,12(r2)
    275c:	e0bffd17 	ldw	r2,-12(fp)
    2760:	10801017 	ldw	r2,64(r2)
    2764:	100d883a 	mov	r6,r2
    2768:	e17ffe17 	ldw	r5,-8(fp)
    276c:	1809883a 	mov	r4,r3
    2770:	000774c0 	call	774c <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
    2774:	e0bffd17 	ldw	r2,-12(fp)
    2778:	10c00317 	ldw	r3,12(r2)
    277c:	e0bffd17 	ldw	r2,-12(fp)
    2780:	10801017 	ldw	r2,64(r2)
    2784:	0085c83a 	sub	r2,zero,r2
    2788:	1887883a 	add	r3,r3,r2
    278c:	e0bffd17 	ldw	r2,-12(fp)
    2790:	10c00315 	stw	r3,12(r2)
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
    2794:	e0bffd17 	ldw	r2,-12(fp)
    2798:	10c00317 	ldw	r3,12(r2)
    279c:	e0bffd17 	ldw	r2,-12(fp)
    27a0:	10800017 	ldw	r2,0(r2)
    27a4:	1880082e 	bgeu	r3,r2,27c8 <prvCopyDataToQueue+0x138>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
    27a8:	e0bffd17 	ldw	r2,-12(fp)
    27ac:	10c00117 	ldw	r3,4(r2)
    27b0:	e0bffd17 	ldw	r2,-12(fp)
    27b4:	10801017 	ldw	r2,64(r2)
    27b8:	0085c83a 	sub	r2,zero,r2
    27bc:	1887883a 	add	r3,r3,r2
    27c0:	e0bffd17 	ldw	r2,-12(fp)
    27c4:	10c00315 	stw	r3,12(r2)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
    27c8:	e0bfff17 	ldw	r2,-4(fp)
    27cc:	10800098 	cmpnei	r2,r2,2
    27d0:	1000081e 	bne	r2,zero,27f4 <prvCopyDataToQueue+0x164>
		{
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    27d4:	e0bffd17 	ldw	r2,-12(fp)
    27d8:	10800e17 	ldw	r2,56(r2)
    27dc:	10000526 	beq	r2,zero,27f4 <prvCopyDataToQueue+0x164>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--( pxQueue->uxMessagesWaiting );
    27e0:	e0bffd17 	ldw	r2,-12(fp)
    27e4:	10800e17 	ldw	r2,56(r2)
    27e8:	10ffffc4 	addi	r3,r2,-1
    27ec:	e0bffd17 	ldw	r2,-12(fp)
    27f0:	10c00e15 	stw	r3,56(r2)
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
    27f4:	e0bffd17 	ldw	r2,-12(fp)
    27f8:	10800e17 	ldw	r2,56(r2)
    27fc:	10c00044 	addi	r3,r2,1
    2800:	e0bffd17 	ldw	r2,-12(fp)
    2804:	10c00e15 	stw	r3,56(r2)

	return xReturn;
    2808:	e0bffc17 	ldw	r2,-16(fp)
}
    280c:	e037883a 	mov	sp,fp
    2810:	dfc00117 	ldw	ra,4(sp)
    2814:	df000017 	ldw	fp,0(sp)
    2818:	dec00204 	addi	sp,sp,8
    281c:	f800283a 	ret

00002820 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
    2820:	defffc04 	addi	sp,sp,-16
    2824:	dfc00315 	stw	ra,12(sp)
    2828:	df000215 	stw	fp,8(sp)
    282c:	df000204 	addi	fp,sp,8
    2830:	e13ffe15 	stw	r4,-8(fp)
    2834:	e17fff15 	stw	r5,-4(fp)
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
    2838:	e0bffe17 	ldw	r2,-8(fp)
    283c:	10801017 	ldw	r2,64(r2)
    2840:	10001826 	beq	r2,zero,28a4 <prvCopyDataFromQueue+0x84>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
    2844:	e0bffe17 	ldw	r2,-8(fp)
    2848:	10c00317 	ldw	r3,12(r2)
    284c:	e0bffe17 	ldw	r2,-8(fp)
    2850:	10801017 	ldw	r2,64(r2)
    2854:	1887883a 	add	r3,r3,r2
    2858:	e0bffe17 	ldw	r2,-8(fp)
    285c:	10c00315 	stw	r3,12(r2)
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
    2860:	e0bffe17 	ldw	r2,-8(fp)
    2864:	10c00317 	ldw	r3,12(r2)
    2868:	e0bffe17 	ldw	r2,-8(fp)
    286c:	10800117 	ldw	r2,4(r2)
    2870:	18800436 	bltu	r3,r2,2884 <prvCopyDataFromQueue+0x64>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
    2874:	e0bffe17 	ldw	r2,-8(fp)
    2878:	10c00017 	ldw	r3,0(r2)
    287c:	e0bffe17 	ldw	r2,-8(fp)
    2880:	10c00315 	stw	r3,12(r2)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
    2884:	e0bffe17 	ldw	r2,-8(fp)
    2888:	10c00317 	ldw	r3,12(r2)
    288c:	e0bffe17 	ldw	r2,-8(fp)
    2890:	10801017 	ldw	r2,64(r2)
    2894:	100d883a 	mov	r6,r2
    2898:	180b883a 	mov	r5,r3
    289c:	e13fff17 	ldw	r4,-4(fp)
    28a0:	000774c0 	call	774c <memcpy>
	}
}
    28a4:	0001883a 	nop
    28a8:	e037883a 	mov	sp,fp
    28ac:	dfc00117 	ldw	ra,4(sp)
    28b0:	df000017 	ldw	fp,0(sp)
    28b4:	dec00204 	addi	sp,sp,8
    28b8:	f800283a 	ret

000028bc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
    28bc:	defffd04 	addi	sp,sp,-12
    28c0:	dfc00215 	stw	ra,8(sp)
    28c4:	df000115 	stw	fp,4(sp)
    28c8:	df000104 	addi	fp,sp,4
    28cc:	e13fff15 	stw	r4,-4(fp)

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
    28d0:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
    28d4:	00000e06 	br	2910 <prvUnlockQueue+0x54>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    28d8:	e0bfff17 	ldw	r2,-4(fp)
    28dc:	10800917 	ldw	r2,36(r2)
    28e0:	10000f26 	beq	r2,zero,2920 <prvUnlockQueue+0x64>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    28e4:	e0bfff17 	ldw	r2,-4(fp)
    28e8:	10800904 	addi	r2,r2,36
    28ec:	1009883a 	mov	r4,r2
    28f0:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    28f4:	10000126 	beq	r2,zero,28fc <prvUnlockQueue+0x40>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						vTaskMissedYield();
    28f8:	000386c0 	call	386c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
    28fc:	e0bfff17 	ldw	r2,-4(fp)
    2900:	10801217 	ldw	r2,72(r2)
    2904:	10ffffc4 	addi	r3,r2,-1
    2908:	e0bfff17 	ldw	r2,-4(fp)
    290c:	10c01215 	stw	r3,72(r2)
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
    2910:	e0bfff17 	ldw	r2,-4(fp)
    2914:	10801217 	ldw	r2,72(r2)
    2918:	00bfef16 	blt	zero,r2,28d8 <__alt_data_end+0xf00028d8>
    291c:	00000106 	br	2924 <prvUnlockQueue+0x68>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				else
				{
					break;
    2920:	0001883a 	nop
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
		}

		pxQueue->xTxLock = queueUNLOCKED;
    2924:	e0bfff17 	ldw	r2,-4(fp)
    2928:	00ffffc4 	movi	r3,-1
    292c:	10c01215 	stw	r3,72(r2)
	}
	taskEXIT_CRITICAL();
    2930:	00040fc0 	call	40fc <vTaskExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
    2934:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
    2938:	00000e06 	br	2974 <prvUnlockQueue+0xb8>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    293c:	e0bfff17 	ldw	r2,-4(fp)
    2940:	10800417 	ldw	r2,16(r2)
    2944:	10000f26 	beq	r2,zero,2984 <prvUnlockQueue+0xc8>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    2948:	e0bfff17 	ldw	r2,-4(fp)
    294c:	10800404 	addi	r2,r2,16
    2950:	1009883a 	mov	r4,r2
    2954:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    2958:	10000126 	beq	r2,zero,2960 <prvUnlockQueue+0xa4>
				{
					vTaskMissedYield();
    295c:	000386c0 	call	386c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--( pxQueue->xRxLock );
    2960:	e0bfff17 	ldw	r2,-4(fp)
    2964:	10801117 	ldw	r2,68(r2)
    2968:	10ffffc4 	addi	r3,r2,-1
    296c:	e0bfff17 	ldw	r2,-4(fp)
    2970:	10c01115 	stw	r3,68(r2)
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
    2974:	e0bfff17 	ldw	r2,-4(fp)
    2978:	10801117 	ldw	r2,68(r2)
    297c:	00bfef16 	blt	zero,r2,293c <__alt_data_end+0xf000293c>
    2980:	00000106 	br	2988 <prvUnlockQueue+0xcc>

				--( pxQueue->xRxLock );
			}
			else
			{
				break;
    2984:	0001883a 	nop
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
    2988:	e0bfff17 	ldw	r2,-4(fp)
    298c:	00ffffc4 	movi	r3,-1
    2990:	10c01115 	stw	r3,68(r2)
	}
	taskEXIT_CRITICAL();
    2994:	00040fc0 	call	40fc <vTaskExitCritical>
}
    2998:	0001883a 	nop
    299c:	e037883a 	mov	sp,fp
    29a0:	dfc00117 	ldw	ra,4(sp)
    29a4:	df000017 	ldw	fp,0(sp)
    29a8:	dec00204 	addi	sp,sp,8
    29ac:	f800283a 	ret

000029b0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
    29b0:	defffc04 	addi	sp,sp,-16
    29b4:	dfc00315 	stw	ra,12(sp)
    29b8:	df000215 	stw	fp,8(sp)
    29bc:	df000204 	addi	fp,sp,8
    29c0:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	taskENTER_CRITICAL();
    29c4:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
    29c8:	e0bfff17 	ldw	r2,-4(fp)
    29cc:	10800e17 	ldw	r2,56(r2)
    29d0:	1000031e 	bne	r2,zero,29e0 <prvIsQueueEmpty+0x30>
		{
			xReturn = pdTRUE;
    29d4:	00800044 	movi	r2,1
    29d8:	e0bffe15 	stw	r2,-8(fp)
    29dc:	00000106 	br	29e4 <prvIsQueueEmpty+0x34>
		}
		else
		{
			xReturn = pdFALSE;
    29e0:	e03ffe15 	stw	zero,-8(fp)
		}
	}
	taskEXIT_CRITICAL();
    29e4:	00040fc0 	call	40fc <vTaskExitCritical>

	return xReturn;
    29e8:	e0bffe17 	ldw	r2,-8(fp)
}
    29ec:	e037883a 	mov	sp,fp
    29f0:	dfc00117 	ldw	ra,4(sp)
    29f4:	df000017 	ldw	fp,0(sp)
    29f8:	dec00204 	addi	sp,sp,8
    29fc:	f800283a 	ret

00002a00 <xQueueIsQueueEmptyFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueEmptyFromISR( const QueueHandle_t xQueue )
{
    2a00:	defffd04 	addi	sp,sp,-12
    2a04:	df000215 	stw	fp,8(sp)
    2a08:	df000204 	addi	fp,sp,8
    2a0c:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	configASSERT( xQueue );
	if( ( ( Queue_t * ) xQueue )->uxMessagesWaiting == ( UBaseType_t ) 0 )
    2a10:	e0bfff17 	ldw	r2,-4(fp)
    2a14:	10800e17 	ldw	r2,56(r2)
    2a18:	1000031e 	bne	r2,zero,2a28 <xQueueIsQueueEmptyFromISR+0x28>
	{
		xReturn = pdTRUE;
    2a1c:	00800044 	movi	r2,1
    2a20:	e0bffe15 	stw	r2,-8(fp)
    2a24:	00000106 	br	2a2c <xQueueIsQueueEmptyFromISR+0x2c>
	}
	else
	{
		xReturn = pdFALSE;
    2a28:	e03ffe15 	stw	zero,-8(fp)
	}

	return xReturn;
    2a2c:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
    2a30:	e037883a 	mov	sp,fp
    2a34:	df000017 	ldw	fp,0(sp)
    2a38:	dec00104 	addi	sp,sp,4
    2a3c:	f800283a 	ret

00002a40 <prvIsQueueFull>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
    2a40:	defffc04 	addi	sp,sp,-16
    2a44:	dfc00315 	stw	ra,12(sp)
    2a48:	df000215 	stw	fp,8(sp)
    2a4c:	df000204 	addi	fp,sp,8
    2a50:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	taskENTER_CRITICAL();
    2a54:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
    2a58:	e0bfff17 	ldw	r2,-4(fp)
    2a5c:	10c00e17 	ldw	r3,56(r2)
    2a60:	e0bfff17 	ldw	r2,-4(fp)
    2a64:	10800f17 	ldw	r2,60(r2)
    2a68:	1880031e 	bne	r3,r2,2a78 <prvIsQueueFull+0x38>
		{
			xReturn = pdTRUE;
    2a6c:	00800044 	movi	r2,1
    2a70:	e0bffe15 	stw	r2,-8(fp)
    2a74:	00000106 	br	2a7c <prvIsQueueFull+0x3c>
		}
		else
		{
			xReturn = pdFALSE;
    2a78:	e03ffe15 	stw	zero,-8(fp)
		}
	}
	taskEXIT_CRITICAL();
    2a7c:	00040fc0 	call	40fc <vTaskExitCritical>

	return xReturn;
    2a80:	e0bffe17 	ldw	r2,-8(fp)
}
    2a84:	e037883a 	mov	sp,fp
    2a88:	dfc00117 	ldw	ra,4(sp)
    2a8c:	df000017 	ldw	fp,0(sp)
    2a90:	dec00204 	addi	sp,sp,8
    2a94:	f800283a 	ret

00002a98 <xQueueIsQueueFullFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
{
    2a98:	defffd04 	addi	sp,sp,-12
    2a9c:	df000215 	stw	fp,8(sp)
    2aa0:	df000204 	addi	fp,sp,8
    2aa4:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	configASSERT( xQueue );
	if( ( ( Queue_t * ) xQueue )->uxMessagesWaiting == ( ( Queue_t * ) xQueue )->uxLength )
    2aa8:	e0bfff17 	ldw	r2,-4(fp)
    2aac:	10c00e17 	ldw	r3,56(r2)
    2ab0:	e0bfff17 	ldw	r2,-4(fp)
    2ab4:	10800f17 	ldw	r2,60(r2)
    2ab8:	1880031e 	bne	r3,r2,2ac8 <xQueueIsQueueFullFromISR+0x30>
	{
		xReturn = pdTRUE;
    2abc:	00800044 	movi	r2,1
    2ac0:	e0bffe15 	stw	r2,-8(fp)
    2ac4:	00000106 	br	2acc <xQueueIsQueueFullFromISR+0x34>
	}
	else
	{
		xReturn = pdFALSE;
    2ac8:	e03ffe15 	stw	zero,-8(fp)
	}

	return xReturn;
    2acc:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
    2ad0:	e037883a 	mov	sp,fp
    2ad4:	df000017 	ldw	fp,0(sp)
    2ad8:	dec00104 	addi	sp,sp,4
    2adc:	f800283a 	ret

00002ae0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait )
	{
    2ae0:	defffb04 	addi	sp,sp,-20
    2ae4:	dfc00415 	stw	ra,16(sp)
    2ae8:	df000315 	stw	fp,12(sp)
    2aec:	df000304 	addi	fp,sp,12
    2af0:	e13ffe15 	stw	r4,-8(fp)
    2af4:	e17fff15 	stw	r5,-4(fp)
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2af8:	e0bffe17 	ldw	r2,-8(fp)
    2afc:	e0bffd15 	stw	r2,-12(fp)
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
    2b00:	00040a80 	call	40a8 <vTaskEnterCritical>
    2b04:	e0bffd17 	ldw	r2,-12(fp)
    2b08:	10801117 	ldw	r2,68(r2)
    2b0c:	10bfffd8 	cmpnei	r2,r2,-1
    2b10:	1000021e 	bne	r2,zero,2b1c <vQueueWaitForMessageRestricted+0x3c>
    2b14:	e0bffd17 	ldw	r2,-12(fp)
    2b18:	10001115 	stw	zero,68(r2)
    2b1c:	e0bffd17 	ldw	r2,-12(fp)
    2b20:	10801217 	ldw	r2,72(r2)
    2b24:	10bfffd8 	cmpnei	r2,r2,-1
    2b28:	1000021e 	bne	r2,zero,2b34 <vQueueWaitForMessageRestricted+0x54>
    2b2c:	e0bffd17 	ldw	r2,-12(fp)
    2b30:	10001215 	stw	zero,72(r2)
    2b34:	00040fc0 	call	40fc <vTaskExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
    2b38:	e0bffd17 	ldw	r2,-12(fp)
    2b3c:	10800e17 	ldw	r2,56(r2)
    2b40:	1000051e 	bne	r2,zero,2b58 <vQueueWaitForMessageRestricted+0x78>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    2b44:	e0bffd17 	ldw	r2,-12(fp)
    2b48:	10800904 	addi	r2,r2,36
    2b4c:	e17fff17 	ldw	r5,-4(fp)
    2b50:	1009883a 	mov	r4,r2
    2b54:	00035340 	call	3534 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
    2b58:	e13ffd17 	ldw	r4,-12(fp)
    2b5c:	00028bc0 	call	28bc <prvUnlockQueue>
	}
    2b60:	0001883a 	nop
    2b64:	e037883a 	mov	sp,fp
    2b68:	dfc00117 	ldw	ra,4(sp)
    2b6c:	df000017 	ldw	fp,0(sp)
    2b70:	dec00204 	addi	sp,sp,8
    2b74:	f800283a 	ret

00002b78 <xTaskGenericCreate>:

#endif
/*-----------------------------------------------------------*/

BaseType_t xTaskGenericCreate( TaskFunction_t pxTaskCode, const char * const pcName, const uint16_t usStackDepth, void * const pvParameters, UBaseType_t uxPriority, TaskHandle_t * const pxCreatedTask, StackType_t * const puxStackBuffer, const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    2b78:	defff604 	addi	sp,sp,-40
    2b7c:	dfc00915 	stw	ra,36(sp)
    2b80:	df000815 	stw	fp,32(sp)
    2b84:	df000804 	addi	fp,sp,32
    2b88:	e13ffc15 	stw	r4,-16(fp)
    2b8c:	e17ffd15 	stw	r5,-12(fp)
    2b90:	3005883a 	mov	r2,r6
    2b94:	e1ffff15 	stw	r7,-4(fp)
    2b98:	e0bffe0d 	sth	r2,-8(fp)
	configASSERT( pxTaskCode );
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );

	/* Allocate the memory required by the TCB and stack for the new task,
	checking that the allocation was successful. */
	pxNewTCB = prvAllocateTCBAndStack( usStackDepth, puxStackBuffer );
    2b9c:	e0bffe0b 	ldhu	r2,-8(fp)
    2ba0:	e1400417 	ldw	r5,16(fp)
    2ba4:	1009883a 	mov	r4,r2
    2ba8:	0003bdc0 	call	3bdc <prvAllocateTCBAndStack>
    2bac:	e0bffa15 	stw	r2,-24(fp)

	if( pxNewTCB != NULL )
    2bb0:	e0bffa17 	ldw	r2,-24(fp)
    2bb4:	10004f26 	beq	r2,zero,2cf4 <xTaskGenericCreate+0x17c>
		stack grows from high memory to low (as per the 80x86) or vice versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
    2bb8:	e0bffa17 	ldw	r2,-24(fp)
    2bbc:	10c00c17 	ldw	r3,48(r2)
    2bc0:	e13ffe0b 	ldhu	r4,-8(fp)
    2bc4:	00900034 	movhi	r2,16384
    2bc8:	10bfffc4 	addi	r2,r2,-1
    2bcc:	2085883a 	add	r2,r4,r2
    2bd0:	1085883a 	add	r2,r2,r2
    2bd4:	1085883a 	add	r2,r2,r2
    2bd8:	1885883a 	add	r2,r3,r2
    2bdc:	e0bffb15 	stw	r2,-20(fp)
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
    2be0:	e0fffb17 	ldw	r3,-20(fp)
    2be4:	00bfff04 	movi	r2,-4
    2be8:	1884703a 	and	r2,r3,r2
    2bec:	e0bffb15 	stw	r2,-20(fp)
			pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
		}
		#endif /* portSTACK_GROWTH */

		/* Setup the newly allocated TCB with the initial state of the task. */
		prvInitialiseTCBVariables( pxNewTCB, pcName, uxPriority, xRegions, usStackDepth );
    2bf0:	e0bffe0b 	ldhu	r2,-8(fp)
    2bf4:	d8800015 	stw	r2,0(sp)
    2bf8:	e1c00517 	ldw	r7,20(fp)
    2bfc:	e1800217 	ldw	r6,8(fp)
    2c00:	e17ffd17 	ldw	r5,-12(fp)
    2c04:	e13ffa17 	ldw	r4,-24(fp)
    2c08:	00038b00 	call	38b0 <prvInitialiseTCBVariables>
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else /* portUSING_MPU_WRAPPERS */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
    2c0c:	e1bfff17 	ldw	r6,-4(fp)
    2c10:	e17ffc17 	ldw	r5,-16(fp)
    2c14:	e13ffb17 	ldw	r4,-20(fp)
    2c18:	00017000 	call	1700 <pxPortInitialiseStack>
    2c1c:	1007883a 	mov	r3,r2
    2c20:	e0bffa17 	ldw	r2,-24(fp)
    2c24:	10c00015 	stw	r3,0(r2)
		}
		#endif /* portUSING_MPU_WRAPPERS */

		if( ( void * ) pxCreatedTask != NULL )
    2c28:	e0800317 	ldw	r2,12(fp)
    2c2c:	10000326 	beq	r2,zero,2c3c <xTaskGenericCreate+0xc4>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
    2c30:	e0800317 	ldw	r2,12(fp)
    2c34:	e0fffa17 	ldw	r3,-24(fp)
    2c38:	10c00015 	stw	r3,0(r2)
			mtCOVERAGE_TEST_MARKER();
		}

		/* Ensure interrupts don't access the task lists while they are being
		updated. */
		taskENTER_CRITICAL();
    2c3c:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			uxCurrentNumberOfTasks++;
    2c40:	d0a02697 	ldw	r2,-32614(gp)
    2c44:	10800044 	addi	r2,r2,1
    2c48:	d0a02695 	stw	r2,-32614(gp)
			if( pxCurrentTCB == NULL )
    2c4c:	d0a02297 	ldw	r2,-32630(gp)
    2c50:	1000071e 	bne	r2,zero,2c70 <xTaskGenericCreate+0xf8>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
    2c54:	e0bffa17 	ldw	r2,-24(fp)
    2c58:	d0a02295 	stw	r2,-32630(gp)

				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
    2c5c:	d0a02697 	ldw	r2,-32614(gp)
    2c60:	10800058 	cmpnei	r2,r2,1
    2c64:	10000a1e 	bne	r2,zero,2c90 <xTaskGenericCreate+0x118>
				{
					/* This is the first task to be created so do the preliminary
					initialisation required.  We will not recover if this call
					fails, but we will report the failure. */
					prvInitialiseTaskLists();
    2c68:	00039fc0 	call	39fc <prvInitialiseTaskLists>
    2c6c:	00000806 	br	2c90 <xTaskGenericCreate+0x118>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
    2c70:	d0a02997 	ldw	r2,-32602(gp)
    2c74:	1000061e 	bne	r2,zero,2c90 <xTaskGenericCreate+0x118>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
    2c78:	d0a02297 	ldw	r2,-32630(gp)
    2c7c:	10800b17 	ldw	r2,44(r2)
    2c80:	e0c00217 	ldw	r3,8(fp)
    2c84:	18800236 	bltu	r3,r2,2c90 <xTaskGenericCreate+0x118>
					{
						pxCurrentTCB = pxNewTCB;
    2c88:	e0bffa17 	ldw	r2,-24(fp)
    2c8c:	d0a02295 	stw	r2,-32630(gp)
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}

			uxTaskNumber++;
    2c90:	d0a02d97 	ldw	r2,-32586(gp)
    2c94:	10800044 	addi	r2,r2,1
    2c98:	d0a02d95 	stw	r2,-32586(gp)
				pxNewTCB->uxTCBNumber = uxTaskNumber;
			}
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );
    2c9c:	e0bffa17 	ldw	r2,-24(fp)
    2ca0:	10800b17 	ldw	r2,44(r2)
    2ca4:	d0e02897 	ldw	r3,-32606(gp)
    2ca8:	1880032e 	bgeu	r3,r2,2cb8 <xTaskGenericCreate+0x140>
    2cac:	e0bffa17 	ldw	r2,-24(fp)
    2cb0:	10800b17 	ldw	r2,44(r2)
    2cb4:	d0a02895 	stw	r2,-32606(gp)
    2cb8:	e0bffa17 	ldw	r2,-24(fp)
    2cbc:	10800b17 	ldw	r2,44(r2)
    2cc0:	10c00524 	muli	r3,r2,20
    2cc4:	00820234 	movhi	r2,2056
    2cc8:	10bf2104 	addi	r2,r2,-892
    2ccc:	1887883a 	add	r3,r3,r2
    2cd0:	e0bffa17 	ldw	r2,-24(fp)
    2cd4:	10800104 	addi	r2,r2,4
    2cd8:	100b883a 	mov	r5,r2
    2cdc:	1809883a 	mov	r4,r3
    2ce0:	00014980 	call	1498 <vListInsertEnd>

			xReturn = pdPASS;
    2ce4:	00800044 	movi	r2,1
    2ce8:	e0bff915 	stw	r2,-28(fp)
			portSETUP_TCB( pxNewTCB );
		}
		taskEXIT_CRITICAL();
    2cec:	00040fc0 	call	40fc <vTaskExitCritical>
    2cf0:	00000206 	br	2cfc <xTaskGenericCreate+0x184>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
    2cf4:	00bfffc4 	movi	r2,-1
    2cf8:	e0bff915 	stw	r2,-28(fp)
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
    2cfc:	e0bff917 	ldw	r2,-28(fp)
    2d00:	10800058 	cmpnei	r2,r2,1
    2d04:	1000071e 	bne	r2,zero,2d24 <xTaskGenericCreate+0x1ac>
	{
		if( xSchedulerRunning != pdFALSE )
    2d08:	d0a02997 	ldw	r2,-32602(gp)
    2d0c:	10000526 	beq	r2,zero,2d24 <xTaskGenericCreate+0x1ac>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
    2d10:	d0a02297 	ldw	r2,-32630(gp)
    2d14:	10c00b17 	ldw	r3,44(r2)
    2d18:	e0800217 	ldw	r2,8(fp)
    2d1c:	1880012e 	bgeu	r3,r2,2d24 <xTaskGenericCreate+0x1ac>
			{
				taskYIELD_IF_USING_PREEMPTION();
    2d20:	003b683a 	trap	0
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xReturn;
    2d24:	e0bff917 	ldw	r2,-28(fp)
}
    2d28:	e037883a 	mov	sp,fp
    2d2c:	dfc00117 	ldw	ra,4(sp)
    2d30:	df000017 	ldw	fp,0(sp)
    2d34:	dec00204 	addi	sp,sp,8
    2d38:	f800283a 	ret

00002d3c <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
    2d3c:	defffc04 	addi	sp,sp,-16
    2d40:	dfc00315 	stw	ra,12(sp)
    2d44:	df000215 	stw	fp,8(sp)
    2d48:	df000204 	addi	fp,sp,8
    2d4c:	e13fff15 	stw	r4,-4(fp)
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
    2d50:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
    2d54:	e0bfff17 	ldw	r2,-4(fp)
    2d58:	1000021e 	bne	r2,zero,2d64 <vTaskDelete+0x28>
    2d5c:	d0a02297 	ldw	r2,-32630(gp)
    2d60:	00000106 	br	2d68 <vTaskDelete+0x2c>
    2d64:	e0bfff17 	ldw	r2,-4(fp)
    2d68:	e0bffe15 	stw	r2,-8(fp)

			/* Remove task from the ready list and place in the	termination list.
			This will stop the task from be scheduled.  The idle task will check
			the termination list and free up any memory allocated by the
			scheduler for the TCB and stack. */
			if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    2d6c:	e0bffe17 	ldw	r2,-8(fp)
    2d70:	10800104 	addi	r2,r2,4
    2d74:	1009883a 	mov	r4,r2
    2d78:	00015fc0 	call	15fc <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    2d7c:	e0bffe17 	ldw	r2,-8(fp)
    2d80:	10800a17 	ldw	r2,40(r2)
    2d84:	10000426 	beq	r2,zero,2d98 <vTaskDelete+0x5c>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    2d88:	e0bffe17 	ldw	r2,-8(fp)
    2d8c:	10800604 	addi	r2,r2,24
    2d90:	1009883a 	mov	r4,r2
    2d94:	00015fc0 	call	15fc <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xGenericListItem ) );
    2d98:	e0bffe17 	ldw	r2,-8(fp)
    2d9c:	10800104 	addi	r2,r2,4
    2da0:	100b883a 	mov	r5,r2
    2da4:	01020234 	movhi	r4,2056
    2da8:	213f6c04 	addi	r4,r4,-592
    2dac:	00014980 	call	1498 <vListInsertEnd>

			/* Increment the ucTasksDeleted variable so the idle task knows
			there is a task that has been deleted and that it should therefore
			check the xTasksWaitingTermination list. */
			++uxTasksDeleted;
    2db0:	d0a02597 	ldw	r2,-32618(gp)
    2db4:	10800044 	addi	r2,r2,1
    2db8:	d0a02595 	stw	r2,-32618(gp)

			/* Increment the uxTaskNumberVariable also so kernel aware debuggers
			can detect that the task lists need re-generating. */
			uxTaskNumber++;
    2dbc:	d0a02d97 	ldw	r2,-32586(gp)
    2dc0:	10800044 	addi	r2,r2,1
    2dc4:	d0a02d95 	stw	r2,-32586(gp)

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
    2dc8:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
    2dcc:	d0a02997 	ldw	r2,-32602(gp)
    2dd0:	10000826 	beq	r2,zero,2df4 <vTaskDelete+0xb8>
		{
			if( pxTCB == pxCurrentTCB )
    2dd4:	d0a02297 	ldw	r2,-32630(gp)
    2dd8:	e0fffe17 	ldw	r3,-8(fp)
    2ddc:	1880021e 	bne	r3,r2,2de8 <vTaskDelete+0xac>
				in which Windows specific clean up operations are performed,
				after which it is not possible to yield away from this task -
				hence xYieldPending is used to latch that a context switch is
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
				portYIELD_WITHIN_API();
    2de0:	003b683a 	trap	0
					prvResetNextTaskUnblockTime();
				}
				taskEXIT_CRITICAL();
			}
		}
	}
    2de4:	00000306 	br	2df4 <vTaskDelete+0xb8>
			}
			else
			{
				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				taskENTER_CRITICAL();
    2de8:	00040a80 	call	40a8 <vTaskEnterCritical>
				{
					prvResetNextTaskUnblockTime();
    2dec:	0003da80 	call	3da8 <prvResetNextTaskUnblockTime>
				}
				taskEXIT_CRITICAL();
    2df0:	00040fc0 	call	40fc <vTaskExitCritical>
			}
		}
	}
    2df4:	0001883a 	nop
    2df8:	e037883a 	mov	sp,fp
    2dfc:	dfc00117 	ldw	ra,4(sp)
    2e00:	df000017 	ldw	fp,0(sp)
    2e04:	dec00204 	addi	sp,sp,8
    2e08:	f800283a 	ret

00002e0c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
    2e0c:	defffb04 	addi	sp,sp,-20
    2e10:	dfc00415 	stw	ra,16(sp)
    2e14:	df000315 	stw	fp,12(sp)
    2e18:	df000304 	addi	fp,sp,12
    2e1c:	e13fff15 	stw	r4,-4(fp)
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded = pdFALSE;
    2e20:	e03ffd15 	stw	zero,-12(fp)


		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
    2e24:	e0bfff17 	ldw	r2,-4(fp)
    2e28:	10000d26 	beq	r2,zero,2e60 <vTaskDelay+0x54>
		{
			configASSERT( uxSchedulerSuspended == 0 );
			vTaskSuspendAll();
    2e2c:	0002f6c0 	call	2f6c <vTaskSuspendAll>
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
    2e30:	d0e02797 	ldw	r3,-32610(gp)
    2e34:	e0bfff17 	ldw	r2,-4(fp)
    2e38:	1885883a 	add	r2,r3,r2
    2e3c:	e0bffe15 	stw	r2,-8(fp)

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    2e40:	d0a02297 	ldw	r2,-32630(gp)
    2e44:	10800104 	addi	r2,r2,4
    2e48:	1009883a 	mov	r4,r2
    2e4c:	00015fc0 	call	15fc <uxListRemove>
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
    2e50:	e13ffe17 	ldw	r4,-8(fp)
    2e54:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
    2e58:	0002f980 	call	2f98 <xTaskResumeAll>
    2e5c:	e0bffd15 	stw	r2,-12(fp)
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
    2e60:	e0bffd17 	ldw	r2,-12(fp)
    2e64:	1000011e 	bne	r2,zero,2e6c <vTaskDelay+0x60>
		{
			portYIELD_WITHIN_API();
    2e68:	003b683a 	trap	0
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    2e6c:	0001883a 	nop
    2e70:	e037883a 	mov	sp,fp
    2e74:	dfc00117 	ldw	ra,4(sp)
    2e78:	df000017 	ldw	fp,0(sp)
    2e7c:	dec00204 	addi	sp,sp,8
    2e80:	f800283a 	ret

00002e84 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
    2e84:	defff804 	addi	sp,sp,-32
    2e88:	dfc00715 	stw	ra,28(sp)
    2e8c:	df000615 	stw	fp,24(sp)
    2e90:	df000604 	addi	fp,sp,24
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
    2e94:	d8000315 	stw	zero,12(sp)
    2e98:	d8000215 	stw	zero,8(sp)
    2e9c:	d8000115 	stw	zero,4(sp)
    2ea0:	d8000015 	stw	zero,0(sp)
    2ea4:	000f883a 	mov	r7,zero
    2ea8:	01840004 	movi	r6,4096
    2eac:	01420034 	movhi	r5,2048
    2eb0:	29400d04 	addi	r5,r5,52
    2eb4:	01000034 	movhi	r4,0
    2eb8:	210e2504 	addi	r4,r4,14484
    2ebc:	0002b780 	call	2b78 <xTaskGenericCreate>
    2ec0:	e0bffe15 	stw	r2,-8(fp)
	}
	#endif /* INCLUDE_xTaskGetIdleTaskHandle */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
    2ec4:	e0bffe17 	ldw	r2,-8(fp)
    2ec8:	10800058 	cmpnei	r2,r2,1
    2ecc:	1000021e 	bne	r2,zero,2ed8 <vTaskStartScheduler+0x54>
		{
			xReturn = xTimerCreateTimerTask();
    2ed0:	00048080 	call	4808 <xTimerCreateTimerTask>
    2ed4:	e0bffe15 	stw	r2,-8(fp)
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
    2ed8:	e0bffe17 	ldw	r2,-8(fp)
    2edc:	10800058 	cmpnei	r2,r2,1
    2ee0:	10000a1e 	bne	r2,zero,2f0c <vTaskStartScheduler+0x88>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    2ee4:	0005303a 	rdctl	r2,status
    2ee8:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    2eec:	e0ffff17 	ldw	r3,-4(fp)
    2ef0:	00bfff84 	movi	r2,-2
    2ef4:	1884703a 	and	r2,r3,r2
    2ef8:	1001703a 	wrctl	status,r2
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xSchedulerRunning = pdTRUE;
    2efc:	00800044 	movi	r2,1
    2f00:	d0a02995 	stw	r2,-32602(gp)
		xTickCount = ( TickType_t ) 0U;
    2f04:	d0202795 	stw	zero,-32610(gp)
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
    2f08:	00017e00 	call	17e0 <xPortStartScheduler>
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn );
	}
}
    2f0c:	0001883a 	nop
    2f10:	e037883a 	mov	sp,fp
    2f14:	dfc00117 	ldw	ra,4(sp)
    2f18:	df000017 	ldw	fp,0(sp)
    2f1c:	dec00204 	addi	sp,sp,8
    2f20:	f800283a 	ret

00002f24 <vTaskEndScheduler>:
/*-----------------------------------------------------------*/

void vTaskEndScheduler( void )
{
    2f24:	defffd04 	addi	sp,sp,-12
    2f28:	dfc00215 	stw	ra,8(sp)
    2f2c:	df000115 	stw	fp,4(sp)
    2f30:	df000104 	addi	fp,sp,4
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    2f34:	0005303a 	rdctl	r2,status
    2f38:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    2f3c:	e0ffff17 	ldw	r3,-4(fp)
    2f40:	00bfff84 	movi	r2,-2
    2f44:	1884703a 	and	r2,r3,r2
    2f48:	1001703a 	wrctl	status,r2
	/* Stop the scheduler interrupts and call the portable scheduler end
	routine so the original ISRs can be restored if necessary.  The port
	layer must ensure interrupts enable	bit is left in the correct state. */
	portDISABLE_INTERRUPTS();
	xSchedulerRunning = pdFALSE;
    2f4c:	d0202995 	stw	zero,-32602(gp)
	vPortEndScheduler();
    2f50:	00018180 	call	1818 <vPortEndScheduler>
}
    2f54:	0001883a 	nop
    2f58:	e037883a 	mov	sp,fp
    2f5c:	dfc00117 	ldw	ra,4(sp)
    2f60:	df000017 	ldw	fp,0(sp)
    2f64:	dec00204 	addi	sp,sp,8
    2f68:	f800283a 	ret

00002f6c <vTaskSuspendAll>:
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
    2f6c:	deffff04 	addi	sp,sp,-4
    2f70:	df000015 	stw	fp,0(sp)
    2f74:	d839883a 	mov	fp,sp
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
    2f78:	d0a02e97 	ldw	r2,-32582(gp)
    2f7c:	10800044 	addi	r2,r2,1
    2f80:	d0a02e95 	stw	r2,-32582(gp)
}
    2f84:	0001883a 	nop
    2f88:	e037883a 	mov	sp,fp
    2f8c:	df000017 	ldw	fp,0(sp)
    2f90:	dec00104 	addi	sp,sp,4
    2f94:	f800283a 	ret

00002f98 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
    2f98:	defffc04 	addi	sp,sp,-16
    2f9c:	dfc00315 	stw	ra,12(sp)
    2fa0:	df000215 	stw	fp,8(sp)
    2fa4:	df000204 	addi	fp,sp,8
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;
    2fa8:	e03ffe15 	stw	zero,-8(fp)
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
    2fac:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		--uxSchedulerSuspended;
    2fb0:	d0a02e97 	ldw	r2,-32582(gp)
    2fb4:	10bfffc4 	addi	r2,r2,-1
    2fb8:	d0a02e95 	stw	r2,-32582(gp)

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    2fbc:	d0a02e97 	ldw	r2,-32582(gp)
    2fc0:	10003f1e 	bne	r2,zero,30c0 <xTaskResumeAll+0x128>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
    2fc4:	d0a02697 	ldw	r2,-32614(gp)
    2fc8:	10003d26 	beq	r2,zero,30c0 <xTaskResumeAll+0x128>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    2fcc:	00002606 	br	3068 <xTaskResumeAll+0xd0>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
    2fd0:	00820234 	movhi	r2,2056
    2fd4:	10bf6704 	addi	r2,r2,-612
    2fd8:	10800317 	ldw	r2,12(r2)
    2fdc:	10800317 	ldw	r2,12(r2)
    2fe0:	e0bfff15 	stw	r2,-4(fp)
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    2fe4:	e0bfff17 	ldw	r2,-4(fp)
    2fe8:	10800604 	addi	r2,r2,24
    2fec:	1009883a 	mov	r4,r2
    2ff0:	00015fc0 	call	15fc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    2ff4:	e0bfff17 	ldw	r2,-4(fp)
    2ff8:	10800104 	addi	r2,r2,4
    2ffc:	1009883a 	mov	r4,r2
    3000:	00015fc0 	call	15fc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    3004:	e0bfff17 	ldw	r2,-4(fp)
    3008:	10800b17 	ldw	r2,44(r2)
    300c:	d0e02897 	ldw	r3,-32606(gp)
    3010:	1880032e 	bgeu	r3,r2,3020 <xTaskResumeAll+0x88>
    3014:	e0bfff17 	ldw	r2,-4(fp)
    3018:	10800b17 	ldw	r2,44(r2)
    301c:	d0a02895 	stw	r2,-32606(gp)
    3020:	e0bfff17 	ldw	r2,-4(fp)
    3024:	10800b17 	ldw	r2,44(r2)
    3028:	10c00524 	muli	r3,r2,20
    302c:	00820234 	movhi	r2,2056
    3030:	10bf2104 	addi	r2,r2,-892
    3034:	1887883a 	add	r3,r3,r2
    3038:	e0bfff17 	ldw	r2,-4(fp)
    303c:	10800104 	addi	r2,r2,4
    3040:	100b883a 	mov	r5,r2
    3044:	1809883a 	mov	r4,r3
    3048:	00014980 	call	1498 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    304c:	e0bfff17 	ldw	r2,-4(fp)
    3050:	10c00b17 	ldw	r3,44(r2)
    3054:	d0a02297 	ldw	r2,-32630(gp)
    3058:	10800b17 	ldw	r2,44(r2)
    305c:	18800236 	bltu	r3,r2,3068 <xTaskResumeAll+0xd0>
					{
						xYieldPending = pdTRUE;
    3060:	00800044 	movi	r2,1
    3064:	d0a02b95 	stw	r2,-32594(gp)
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    3068:	00820234 	movhi	r2,2056
    306c:	10bf6704 	addi	r2,r2,-612
    3070:	10800017 	ldw	r2,0(r2)
    3074:	103fd61e 	bne	r2,zero,2fd0 <__alt_data_end+0xf0002fd0>

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
    3078:	d0a02a97 	ldw	r2,-32598(gp)
    307c:	10000a26 	beq	r2,zero,30a8 <xTaskResumeAll+0x110>
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
    3080:	00000706 	br	30a0 <xTaskResumeAll+0x108>
					{
						if( xTaskIncrementTick() != pdFALSE )
    3084:	00031500 	call	3150 <xTaskIncrementTick>
    3088:	10000226 	beq	r2,zero,3094 <xTaskResumeAll+0xfc>
						{
							xYieldPending = pdTRUE;
    308c:	00800044 	movi	r2,1
    3090:	d0a02b95 	stw	r2,-32594(gp)
						}
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
						--uxPendedTicks;
    3094:	d0a02a97 	ldw	r2,-32598(gp)
    3098:	10bfffc4 	addi	r2,r2,-1
    309c:	d0a02a95 	stw	r2,-32598(gp)
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
    30a0:	d0a02a97 	ldw	r2,-32598(gp)
    30a4:	103ff71e 	bne	r2,zero,3084 <__alt_data_end+0xf0003084>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldPending == pdTRUE )
    30a8:	d0a02b97 	ldw	r2,-32594(gp)
    30ac:	10800058 	cmpnei	r2,r2,1
    30b0:	1000031e 	bne	r2,zero,30c0 <xTaskResumeAll+0x128>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
    30b4:	00800044 	movi	r2,1
    30b8:	e0bffe15 	stw	r2,-8(fp)
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
    30bc:	003b683a 	trap	0
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
    30c0:	00040fc0 	call	40fc <vTaskExitCritical>

	return xAlreadyYielded;
    30c4:	e0bffe17 	ldw	r2,-8(fp)
}
    30c8:	e037883a 	mov	sp,fp
    30cc:	dfc00117 	ldw	ra,4(sp)
    30d0:	df000017 	ldw	fp,0(sp)
    30d4:	dec00204 	addi	sp,sp,8
    30d8:	f800283a 	ret

000030dc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
    30dc:	defffe04 	addi	sp,sp,-8
    30e0:	df000115 	stw	fp,4(sp)
    30e4:	df000104 	addi	fp,sp,4
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
    30e8:	d0a02797 	ldw	r2,-32610(gp)
    30ec:	e0bfff15 	stw	r2,-4(fp)
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
    30f0:	e0bfff17 	ldw	r2,-4(fp)
}
    30f4:	e037883a 	mov	sp,fp
    30f8:	df000017 	ldw	fp,0(sp)
    30fc:	dec00104 	addi	sp,sp,4
    3100:	f800283a 	ret

00003104 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
    3104:	defffd04 	addi	sp,sp,-12
    3108:	df000215 	stw	fp,8(sp)
    310c:	df000204 	addi	fp,sp,8
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
    3110:	e03ffe15 	stw	zero,-8(fp)
	{
		xReturn = xTickCount;
    3114:	d0a02797 	ldw	r2,-32610(gp)
    3118:	e0bfff15 	stw	r2,-4(fp)
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    311c:	e0bfff17 	ldw	r2,-4(fp)
}
    3120:	e037883a 	mov	sp,fp
    3124:	df000017 	ldw	fp,0(sp)
    3128:	dec00104 	addi	sp,sp,4
    312c:	f800283a 	ret

00003130 <uxTaskGetNumberOfTasks>:
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
    3130:	deffff04 	addi	sp,sp,-4
    3134:	df000015 	stw	fp,0(sp)
    3138:	d839883a 	mov	fp,sp
	/* A critical section is not required because the variables are of type
	BaseType_t. */
	return uxCurrentNumberOfTasks;
    313c:	d0a02697 	ldw	r2,-32614(gp)
}
    3140:	e037883a 	mov	sp,fp
    3144:	df000017 	ldw	fp,0(sp)
    3148:	dec00104 	addi	sp,sp,4
    314c:	f800283a 	ret

00003150 <xTaskIncrementTick>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
    3150:	defff904 	addi	sp,sp,-28
    3154:	dfc00615 	stw	ra,24(sp)
    3158:	df000515 	stw	fp,20(sp)
    315c:	df000504 	addi	fp,sp,20
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
    3160:	e03ffb15 	stw	zero,-20(fp)

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    3164:	d0a02e97 	ldw	r2,-32582(gp)
    3168:	10005d1e 	bne	r2,zero,32e0 <xTaskIncrementTick+0x190>
	{
		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		++xTickCount;
    316c:	d0a02797 	ldw	r2,-32610(gp)
    3170:	10800044 	addi	r2,r2,1
    3174:	d0a02795 	stw	r2,-32610(gp)

		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
    3178:	d0a02797 	ldw	r2,-32610(gp)
    317c:	e0bffc15 	stw	r2,-16(fp)

			if( xConstTickCount == ( TickType_t ) 0U )
    3180:	e0bffc17 	ldw	r2,-16(fp)
    3184:	10000a1e 	bne	r2,zero,31b0 <xTaskIncrementTick+0x60>
			{
				taskSWITCH_DELAYED_LISTS();
    3188:	d0a02397 	ldw	r2,-32626(gp)
    318c:	e0bffd15 	stw	r2,-12(fp)
    3190:	d0a02497 	ldw	r2,-32622(gp)
    3194:	d0a02395 	stw	r2,-32626(gp)
    3198:	e0bffd17 	ldw	r2,-12(fp)
    319c:	d0a02495 	stw	r2,-32622(gp)
    31a0:	d0a02c97 	ldw	r2,-32590(gp)
    31a4:	10800044 	addi	r2,r2,1
    31a8:	d0a02c95 	stw	r2,-32590(gp)
    31ac:	0003da80 	call	3da8 <prvResetNextTaskUnblockTime>

			/* See if this tick has made a timeout expire.  Tasks are stored in
			the	queue in the order of their wake time - meaning once one task
			has been found whose block time has not expired there is no need to
			look any further down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
    31b0:	d0a00397 	ldw	r2,-32754(gp)
    31b4:	e0fffc17 	ldw	r3,-16(fp)
    31b8:	18803d36 	bltu	r3,r2,32b0 <xTaskIncrementTick+0x160>
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    31bc:	d0a02397 	ldw	r2,-32626(gp)
    31c0:	10800017 	ldw	r2,0(r2)
    31c4:	1000021e 	bne	r2,zero,31d0 <xTaskIncrementTick+0x80>
    31c8:	00800044 	movi	r2,1
    31cc:	00000106 	br	31d4 <xTaskIncrementTick+0x84>
    31d0:	0005883a 	mov	r2,zero
    31d4:	10803fcc 	andi	r2,r2,255
    31d8:	10000326 	beq	r2,zero,31e8 <xTaskIncrementTick+0x98>
						/* The delayed list is empty.  Set xNextTaskUnblockTime
						to the maximum possible value so it is extremely
						unlikely that the
						if( xTickCount >= xNextTaskUnblockTime ) test will pass
						next time through. */
						xNextTaskUnblockTime = portMAX_DELAY;
    31dc:	00bfffc4 	movi	r2,-1
    31e0:	d0a00395 	stw	r2,-32754(gp)
						break;
    31e4:	00003206 	br	32b0 <xTaskIncrementTick+0x160>
					{
						/* The delayed list is not empty, get the value of the
						item at the head of the delayed list.  This is the time
						at which the task at the head of the delayed list must
						be removed from the Blocked state. */
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    31e8:	d0a02397 	ldw	r2,-32626(gp)
    31ec:	10800317 	ldw	r2,12(r2)
    31f0:	10800317 	ldw	r2,12(r2)
    31f4:	e0bffe15 	stw	r2,-8(fp)
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
    31f8:	e0bffe17 	ldw	r2,-8(fp)
    31fc:	10800117 	ldw	r2,4(r2)
    3200:	e0bfff15 	stw	r2,-4(fp)

						if( xConstTickCount < xItemValue )
    3204:	e0fffc17 	ldw	r3,-16(fp)
    3208:	e0bfff17 	ldw	r2,-4(fp)
    320c:	1880032e 	bgeu	r3,r2,321c <xTaskIncrementTick+0xcc>
							/* It is not time to unblock this item yet, but the
							item value is the time at which the task at the head
							of the blocked list must be removed from the Blocked
							state -	so record the item value in
							xNextTaskUnblockTime. */
							xNextTaskUnblockTime = xItemValue;
    3210:	e0bfff17 	ldw	r2,-4(fp)
    3214:	d0a00395 	stw	r2,-32754(gp)
							break;
    3218:	00002506 	br	32b0 <xTaskIncrementTick+0x160>
						{
							mtCOVERAGE_TEST_MARKER();
						}

						/* It is time to remove the item from the Blocked state. */
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    321c:	e0bffe17 	ldw	r2,-8(fp)
    3220:	10800104 	addi	r2,r2,4
    3224:	1009883a 	mov	r4,r2
    3228:	00015fc0 	call	15fc <uxListRemove>

						/* Is the task waiting on an event also?  If so remove
						it from the event list. */
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    322c:	e0bffe17 	ldw	r2,-8(fp)
    3230:	10800a17 	ldw	r2,40(r2)
    3234:	10000426 	beq	r2,zero,3248 <xTaskIncrementTick+0xf8>
						{
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    3238:	e0bffe17 	ldw	r2,-8(fp)
    323c:	10800604 	addi	r2,r2,24
    3240:	1009883a 	mov	r4,r2
    3244:	00015fc0 	call	15fc <uxListRemove>
							mtCOVERAGE_TEST_MARKER();
						}

						/* Place the unblocked task into the appropriate ready
						list. */
						prvAddTaskToReadyList( pxTCB );
    3248:	e0bffe17 	ldw	r2,-8(fp)
    324c:	10800b17 	ldw	r2,44(r2)
    3250:	d0e02897 	ldw	r3,-32606(gp)
    3254:	1880032e 	bgeu	r3,r2,3264 <xTaskIncrementTick+0x114>
    3258:	e0bffe17 	ldw	r2,-8(fp)
    325c:	10800b17 	ldw	r2,44(r2)
    3260:	d0a02895 	stw	r2,-32606(gp)
    3264:	e0bffe17 	ldw	r2,-8(fp)
    3268:	10800b17 	ldw	r2,44(r2)
    326c:	10c00524 	muli	r3,r2,20
    3270:	00820234 	movhi	r2,2056
    3274:	10bf2104 	addi	r2,r2,-892
    3278:	1887883a 	add	r3,r3,r2
    327c:	e0bffe17 	ldw	r2,-8(fp)
    3280:	10800104 	addi	r2,r2,4
    3284:	100b883a 	mov	r5,r2
    3288:	1809883a 	mov	r4,r3
    328c:	00014980 	call	1498 <vListInsertEnd>
						{
							/* Preemption is on, but a context switch should
							only be performed if the unblocked task has a
							priority that is equal to or higher than the
							currently executing task. */
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    3290:	e0bffe17 	ldw	r2,-8(fp)
    3294:	10c00b17 	ldw	r3,44(r2)
    3298:	d0a02297 	ldw	r2,-32630(gp)
    329c:	10800b17 	ldw	r2,44(r2)
    32a0:	18bfc636 	bltu	r3,r2,31bc <__alt_data_end+0xf00031bc>
							{
								xSwitchRequired = pdTRUE;
    32a4:	00800044 	movi	r2,1
    32a8:	e0bffb15 	stw	r2,-20(fp)
								mtCOVERAGE_TEST_MARKER();
							}
						}
						#endif /* configUSE_PREEMPTION */
					}
				}
    32ac:	003fc306 	br	31bc <__alt_data_end+0xf00031bc>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
    32b0:	d0a02297 	ldw	r2,-32630(gp)
    32b4:	10c00b17 	ldw	r3,44(r2)
    32b8:	00820234 	movhi	r2,2056
    32bc:	10bf2104 	addi	r2,r2,-892
    32c0:	18c00524 	muli	r3,r3,20
    32c4:	10c5883a 	add	r2,r2,r3
    32c8:	10800017 	ldw	r2,0(r2)
    32cc:	108000b0 	cmpltui	r2,r2,2
    32d0:	1000061e 	bne	r2,zero,32ec <xTaskIncrementTick+0x19c>
			{
				xSwitchRequired = pdTRUE;
    32d4:	00800044 	movi	r2,1
    32d8:	e0bffb15 	stw	r2,-20(fp)
    32dc:	00000306 	br	32ec <xTaskIncrementTick+0x19c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
    32e0:	d0a02a97 	ldw	r2,-32598(gp)
    32e4:	10800044 	addi	r2,r2,1
    32e8:	d0a02a95 	stw	r2,-32598(gp)
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
    32ec:	d0a02b97 	ldw	r2,-32594(gp)
    32f0:	10000226 	beq	r2,zero,32fc <xTaskIncrementTick+0x1ac>
		{
			xSwitchRequired = pdTRUE;
    32f4:	00800044 	movi	r2,1
    32f8:	e0bffb15 	stw	r2,-20(fp)
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
    32fc:	e0bffb17 	ldw	r2,-20(fp)
}
    3300:	e037883a 	mov	sp,fp
    3304:	dfc00117 	ldw	ra,4(sp)
    3308:	df000017 	ldw	fp,0(sp)
    330c:	dec00204 	addi	sp,sp,8
    3310:	f800283a 	ret

00003314 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
    3314:	defffd04 	addi	sp,sp,-12
    3318:	dfc00215 	stw	ra,8(sp)
    331c:	df000115 	stw	fp,4(sp)
    3320:	df000104 	addi	fp,sp,4
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
    3324:	d0a02e97 	ldw	r2,-32582(gp)
    3328:	10000326 	beq	r2,zero,3338 <vTaskSwitchContext+0x24>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
    332c:	00800044 	movi	r2,1
    3330:	d0a02b95 	stw	r2,-32594(gp)
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
    3334:	00003e06 	br	3430 <vTaskSwitchContext+0x11c>
		switch. */
		xYieldPending = pdTRUE;
	}
	else
	{
		xYieldPending = pdFALSE;
    3338:	d0202b95 	stw	zero,-32594(gp)
				ulTaskSwitchedInTime = ulTotalRunTime;
		}
		#endif /* configGENERATE_RUN_TIME_STATS */

		/* Check for stack overflow, if configured. */
		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
    333c:	d0a02297 	ldw	r2,-32630(gp)
    3340:	10800017 	ldw	r2,0(r2)
    3344:	d0e02297 	ldw	r3,-32630(gp)
    3348:	18c00c17 	ldw	r3,48(r3)
    334c:	18800636 	bltu	r3,r2,3368 <vTaskSwitchContext+0x54>
    3350:	d0e02297 	ldw	r3,-32630(gp)
    3354:	d0a02297 	ldw	r2,-32630(gp)
    3358:	10800d04 	addi	r2,r2,52
    335c:	100b883a 	mov	r5,r2
    3360:	1809883a 	mov	r4,r3
    3364:	00016940 	call	1694 <vApplicationStackOverflowHook>
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();
    3368:	d0a02297 	ldw	r2,-32630(gp)
    336c:	10800c17 	ldw	r2,48(r2)
    3370:	01800504 	movi	r6,20
    3374:	01420034 	movhi	r5,2048
    3378:	29400e44 	addi	r5,r5,57
    337c:	1009883a 	mov	r4,r2
    3380:	00076d00 	call	76d0 <memcmp>
    3384:	10000a26 	beq	r2,zero,33b0 <vTaskSwitchContext+0x9c>
    3388:	d0e02297 	ldw	r3,-32630(gp)
    338c:	d0a02297 	ldw	r2,-32630(gp)
    3390:	10800d04 	addi	r2,r2,52
    3394:	100b883a 	mov	r5,r2
    3398:	1809883a 	mov	r4,r3
    339c:	00016940 	call	1694 <vApplicationStackOverflowHook>

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK();
    33a0:	00000306 	br	33b0 <vTaskSwitchContext+0x9c>
    33a4:	d0a02897 	ldw	r2,-32606(gp)
    33a8:	10bfffc4 	addi	r2,r2,-1
    33ac:	d0a02895 	stw	r2,-32606(gp)
    33b0:	d0e02897 	ldw	r3,-32606(gp)
    33b4:	00820234 	movhi	r2,2056
    33b8:	10bf2104 	addi	r2,r2,-892
    33bc:	18c00524 	muli	r3,r3,20
    33c0:	10c5883a 	add	r2,r2,r3
    33c4:	10800017 	ldw	r2,0(r2)
    33c8:	103ff626 	beq	r2,zero,33a4 <__alt_data_end+0xf00033a4>
    33cc:	d0a02897 	ldw	r2,-32606(gp)
    33d0:	10c00524 	muli	r3,r2,20
    33d4:	00820234 	movhi	r2,2056
    33d8:	10bf2104 	addi	r2,r2,-892
    33dc:	1885883a 	add	r2,r3,r2
    33e0:	e0bfff15 	stw	r2,-4(fp)
    33e4:	e0bfff17 	ldw	r2,-4(fp)
    33e8:	10800117 	ldw	r2,4(r2)
    33ec:	10c00117 	ldw	r3,4(r2)
    33f0:	e0bfff17 	ldw	r2,-4(fp)
    33f4:	10c00115 	stw	r3,4(r2)
    33f8:	e0bfff17 	ldw	r2,-4(fp)
    33fc:	10c00117 	ldw	r3,4(r2)
    3400:	e0bfff17 	ldw	r2,-4(fp)
    3404:	10800204 	addi	r2,r2,8
    3408:	1880051e 	bne	r3,r2,3420 <vTaskSwitchContext+0x10c>
    340c:	e0bfff17 	ldw	r2,-4(fp)
    3410:	10800117 	ldw	r2,4(r2)
    3414:	10c00117 	ldw	r3,4(r2)
    3418:	e0bfff17 	ldw	r2,-4(fp)
    341c:	10c00115 	stw	r3,4(r2)
    3420:	e0bfff17 	ldw	r2,-4(fp)
    3424:	10800117 	ldw	r2,4(r2)
    3428:	10800317 	ldw	r2,12(r2)
    342c:	d0a02295 	stw	r2,-32630(gp)
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
    3430:	0001883a 	nop
    3434:	e037883a 	mov	sp,fp
    3438:	dfc00117 	ldw	ra,4(sp)
    343c:	df000017 	ldw	fp,0(sp)
    3440:	dec00204 	addi	sp,sp,8
    3444:	f800283a 	ret

00003448 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
    3448:	defffb04 	addi	sp,sp,-20
    344c:	dfc00415 	stw	ra,16(sp)
    3450:	df000315 	stw	fp,12(sp)
    3454:	df000304 	addi	fp,sp,12
    3458:	e13ffe15 	stw	r4,-8(fp)
    345c:	e17fff15 	stw	r5,-4(fp)

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    3460:	d0a02297 	ldw	r2,-32630(gp)
    3464:	10800604 	addi	r2,r2,24
    3468:	100b883a 	mov	r5,r2
    346c:	e13ffe17 	ldw	r4,-8(fp)
    3470:	00015240 	call	1524 <vListInsert>

	/* The task must be removed from from the ready list before it is added to
	the blocked list as the same list item is used for both lists.  Exclusive
	access to the ready lists guaranteed because the scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    3474:	d0a02297 	ldw	r2,-32630(gp)
    3478:	10800104 	addi	r2,r2,4
    347c:	1009883a 	mov	r4,r2
    3480:	00015fc0 	call	15fc <uxListRemove>
	#else /* INCLUDE_vTaskSuspend */
	{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter, the scheduler
			will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
    3484:	d0e02797 	ldw	r3,-32610(gp)
    3488:	e0bfff17 	ldw	r2,-4(fp)
    348c:	1885883a 	add	r2,r3,r2
    3490:	e0bffd15 	stw	r2,-12(fp)
			prvAddCurrentTaskToDelayedList( xTimeToWake );
    3494:	e13ffd17 	ldw	r4,-12(fp)
    3498:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>
	}
	#endif /* INCLUDE_vTaskSuspend */
}
    349c:	0001883a 	nop
    34a0:	e037883a 	mov	sp,fp
    34a4:	dfc00117 	ldw	ra,4(sp)
    34a8:	df000017 	ldw	fp,0(sp)
    34ac:	dec00204 	addi	sp,sp,8
    34b0:	f800283a 	ret

000034b4 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
    34b4:	defffa04 	addi	sp,sp,-24
    34b8:	dfc00515 	stw	ra,20(sp)
    34bc:	df000415 	stw	fp,16(sp)
    34c0:	df000404 	addi	fp,sp,16
    34c4:	e13ffd15 	stw	r4,-12(fp)
    34c8:	e17ffe15 	stw	r5,-8(fp)
    34cc:	e1bfff15 	stw	r6,-4(fp)
	configASSERT( uxSchedulerSuspended != 0 );

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
    34d0:	d0a02297 	ldw	r2,-32630(gp)
    34d4:	e0fffe17 	ldw	r3,-8(fp)
    34d8:	18e00034 	orhi	r3,r3,32768
    34dc:	10c00615 	stw	r3,24(r2)
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    34e0:	d0a02297 	ldw	r2,-32630(gp)
    34e4:	10800604 	addi	r2,r2,24
    34e8:	100b883a 	mov	r5,r2
    34ec:	e13ffd17 	ldw	r4,-12(fp)
    34f0:	00014980 	call	1498 <vListInsertEnd>

	/* The task must be removed from the ready list before it is added to the
	blocked list.  Exclusive access can be assured to the ready list as the
	scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    34f4:	d0a02297 	ldw	r2,-32630(gp)
    34f8:	10800104 	addi	r2,r2,4
    34fc:	1009883a 	mov	r4,r2
    3500:	00015fc0 	call	15fc <uxListRemove>
	#else /* INCLUDE_vTaskSuspend */
	{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter, the kernel
			will manage it correctly. */
			xTimeToWake = xTickCount + xTicksToWait;
    3504:	d0e02797 	ldw	r3,-32610(gp)
    3508:	e0bfff17 	ldw	r2,-4(fp)
    350c:	1885883a 	add	r2,r3,r2
    3510:	e0bffc15 	stw	r2,-16(fp)
			prvAddCurrentTaskToDelayedList( xTimeToWake );
    3514:	e13ffc17 	ldw	r4,-16(fp)
    3518:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>
	}
	#endif /* INCLUDE_vTaskSuspend */
}
    351c:	0001883a 	nop
    3520:	e037883a 	mov	sp,fp
    3524:	dfc00117 	ldw	ra,4(sp)
    3528:	df000017 	ldw	fp,0(sp)
    352c:	dec00204 	addi	sp,sp,8
    3530:	f800283a 	ret

00003534 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, const TickType_t xTicksToWait )
	{
    3534:	defffb04 	addi	sp,sp,-20
    3538:	dfc00415 	stw	ra,16(sp)
    353c:	df000315 	stw	fp,12(sp)
    3540:	df000304 	addi	fp,sp,12
    3544:	e13ffe15 	stw	r4,-8(fp)
    3548:	e17fff15 	stw	r5,-4(fp)

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    354c:	d0a02297 	ldw	r2,-32630(gp)
    3550:	10800604 	addi	r2,r2,24
    3554:	100b883a 	mov	r5,r2
    3558:	e13ffe17 	ldw	r4,-8(fp)
    355c:	00014980 	call	1498 <vListInsertEnd>

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    3560:	d0a02297 	ldw	r2,-32630(gp)
    3564:	10800104 	addi	r2,r2,4
    3568:	1009883a 	mov	r4,r2
    356c:	00015fc0 	call	15fc <uxListRemove>
			mtCOVERAGE_TEST_MARKER();
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
    3570:	d0e02797 	ldw	r3,-32610(gp)
    3574:	e0bfff17 	ldw	r2,-4(fp)
    3578:	1885883a 	add	r2,r3,r2
    357c:	e0bffd15 	stw	r2,-12(fp)

		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
    3580:	e13ffd17 	ldw	r4,-12(fp)
    3584:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>
	}
    3588:	0001883a 	nop
    358c:	e037883a 	mov	sp,fp
    3590:	dfc00117 	ldw	ra,4(sp)
    3594:	df000017 	ldw	fp,0(sp)
    3598:	dec00204 	addi	sp,sp,8
    359c:	f800283a 	ret

000035a0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
    35a0:	defffb04 	addi	sp,sp,-20
    35a4:	dfc00415 	stw	ra,16(sp)
    35a8:	df000315 	stw	fp,12(sp)
    35ac:	df000304 	addi	fp,sp,12
    35b0:	e13fff15 	stw	r4,-4(fp)
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
    35b4:	e0bfff17 	ldw	r2,-4(fp)
    35b8:	10800317 	ldw	r2,12(r2)
    35bc:	10800317 	ldw	r2,12(r2)
    35c0:	e0bffe15 	stw	r2,-8(fp)
	configASSERT( pxUnblockedTCB );
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
    35c4:	e0bffe17 	ldw	r2,-8(fp)
    35c8:	10800604 	addi	r2,r2,24
    35cc:	1009883a 	mov	r4,r2
    35d0:	00015fc0 	call	15fc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    35d4:	d0a02e97 	ldw	r2,-32582(gp)
    35d8:	1000171e 	bne	r2,zero,3638 <xTaskRemoveFromEventList+0x98>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
    35dc:	e0bffe17 	ldw	r2,-8(fp)
    35e0:	10800104 	addi	r2,r2,4
    35e4:	1009883a 	mov	r4,r2
    35e8:	00015fc0 	call	15fc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
    35ec:	e0bffe17 	ldw	r2,-8(fp)
    35f0:	10800b17 	ldw	r2,44(r2)
    35f4:	d0e02897 	ldw	r3,-32606(gp)
    35f8:	1880032e 	bgeu	r3,r2,3608 <xTaskRemoveFromEventList+0x68>
    35fc:	e0bffe17 	ldw	r2,-8(fp)
    3600:	10800b17 	ldw	r2,44(r2)
    3604:	d0a02895 	stw	r2,-32606(gp)
    3608:	e0bffe17 	ldw	r2,-8(fp)
    360c:	10800b17 	ldw	r2,44(r2)
    3610:	10c00524 	muli	r3,r2,20
    3614:	00820234 	movhi	r2,2056
    3618:	10bf2104 	addi	r2,r2,-892
    361c:	1887883a 	add	r3,r3,r2
    3620:	e0bffe17 	ldw	r2,-8(fp)
    3624:	10800104 	addi	r2,r2,4
    3628:	100b883a 	mov	r5,r2
    362c:	1809883a 	mov	r4,r3
    3630:	00014980 	call	1498 <vListInsertEnd>
    3634:	00000606 	br	3650 <xTaskRemoveFromEventList+0xb0>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
    3638:	e0bffe17 	ldw	r2,-8(fp)
    363c:	10800604 	addi	r2,r2,24
    3640:	100b883a 	mov	r5,r2
    3644:	01020234 	movhi	r4,2056
    3648:	213f6704 	addi	r4,r4,-612
    364c:	00014980 	call	1498 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
    3650:	e0bffe17 	ldw	r2,-8(fp)
    3654:	10800b17 	ldw	r2,44(r2)
    3658:	d0e02297 	ldw	r3,-32630(gp)
    365c:	18c00b17 	ldw	r3,44(r3)
    3660:	1880052e 	bgeu	r3,r2,3678 <xTaskRemoveFromEventList+0xd8>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
    3664:	00800044 	movi	r2,1
    3668:	e0bffd15 	stw	r2,-12(fp)

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
    366c:	00800044 	movi	r2,1
    3670:	d0a02b95 	stw	r2,-32594(gp)
    3674:	00000106 	br	367c <xTaskRemoveFromEventList+0xdc>
	}
	else
	{
		xReturn = pdFALSE;
    3678:	e03ffd15 	stw	zero,-12(fp)
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
    367c:	e0bffd17 	ldw	r2,-12(fp)
}
    3680:	e037883a 	mov	sp,fp
    3684:	dfc00117 	ldw	ra,4(sp)
    3688:	df000017 	ldw	fp,0(sp)
    368c:	dec00204 	addi	sp,sp,8
    3690:	f800283a 	ret

00003694 <xTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
    3694:	defffa04 	addi	sp,sp,-24
    3698:	dfc00515 	stw	ra,20(sp)
    369c:	df000415 	stw	fp,16(sp)
    36a0:	df000404 	addi	fp,sp,16
    36a4:	e13ffe15 	stw	r4,-8(fp)
    36a8:	e17fff15 	stw	r5,-4(fp)
	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
    36ac:	e0bfff17 	ldw	r2,-4(fp)
    36b0:	10e00034 	orhi	r3,r2,32768
    36b4:	e0bffe17 	ldw	r2,-8(fp)
    36b8:	10c00015 	stw	r3,0(r2)

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = ( TCB_t * ) listGET_LIST_ITEM_OWNER( pxEventListItem );
    36bc:	e0bffe17 	ldw	r2,-8(fp)
    36c0:	10800317 	ldw	r2,12(r2)
    36c4:	e0bffd15 	stw	r2,-12(fp)
	configASSERT( pxUnblockedTCB );
	( void ) uxListRemove( pxEventListItem );
    36c8:	e13ffe17 	ldw	r4,-8(fp)
    36cc:	00015fc0 	call	15fc <uxListRemove>

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
    36d0:	e0bffd17 	ldw	r2,-12(fp)
    36d4:	10800104 	addi	r2,r2,4
    36d8:	1009883a 	mov	r4,r2
    36dc:	00015fc0 	call	15fc <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
    36e0:	e0bffd17 	ldw	r2,-12(fp)
    36e4:	10800b17 	ldw	r2,44(r2)
    36e8:	d0e02897 	ldw	r3,-32606(gp)
    36ec:	1880032e 	bgeu	r3,r2,36fc <xTaskRemoveFromUnorderedEventList+0x68>
    36f0:	e0bffd17 	ldw	r2,-12(fp)
    36f4:	10800b17 	ldw	r2,44(r2)
    36f8:	d0a02895 	stw	r2,-32606(gp)
    36fc:	e0bffd17 	ldw	r2,-12(fp)
    3700:	10800b17 	ldw	r2,44(r2)
    3704:	10c00524 	muli	r3,r2,20
    3708:	00820234 	movhi	r2,2056
    370c:	10bf2104 	addi	r2,r2,-892
    3710:	1887883a 	add	r3,r3,r2
    3714:	e0bffd17 	ldw	r2,-12(fp)
    3718:	10800104 	addi	r2,r2,4
    371c:	100b883a 	mov	r5,r2
    3720:	1809883a 	mov	r4,r3
    3724:	00014980 	call	1498 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
    3728:	e0bffd17 	ldw	r2,-12(fp)
    372c:	10800b17 	ldw	r2,44(r2)
    3730:	d0e02297 	ldw	r3,-32630(gp)
    3734:	18c00b17 	ldw	r3,44(r3)
    3738:	1880052e 	bgeu	r3,r2,3750 <xTaskRemoveFromUnorderedEventList+0xbc>
	{
		/* Return true if the task removed from the event list has
		a higher priority than the calling task.  This allows
		the calling task to know if it should force a context
		switch now. */
		xReturn = pdTRUE;
    373c:	00800044 	movi	r2,1
    3740:	e0bffc15 	stw	r2,-16(fp)

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
    3744:	00800044 	movi	r2,1
    3748:	d0a02b95 	stw	r2,-32594(gp)
    374c:	00000106 	br	3754 <xTaskRemoveFromUnorderedEventList+0xc0>
	}
	else
	{
		xReturn = pdFALSE;
    3750:	e03ffc15 	stw	zero,-16(fp)
	}

	return xReturn;
    3754:	e0bffc17 	ldw	r2,-16(fp)
}
    3758:	e037883a 	mov	sp,fp
    375c:	dfc00117 	ldw	ra,4(sp)
    3760:	df000017 	ldw	fp,0(sp)
    3764:	dec00204 	addi	sp,sp,8
    3768:	f800283a 	ret

0000376c <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
    376c:	defffe04 	addi	sp,sp,-8
    3770:	df000115 	stw	fp,4(sp)
    3774:	df000104 	addi	fp,sp,4
    3778:	e13fff15 	stw	r4,-4(fp)
	configASSERT( pxTimeOut );
	pxTimeOut->xOverflowCount = xNumOfOverflows;
    377c:	d0e02c97 	ldw	r3,-32590(gp)
    3780:	e0bfff17 	ldw	r2,-4(fp)
    3784:	10c00015 	stw	r3,0(r2)
	pxTimeOut->xTimeOnEntering = xTickCount;
    3788:	d0e02797 	ldw	r3,-32610(gp)
    378c:	e0bfff17 	ldw	r2,-4(fp)
    3790:	10c00115 	stw	r3,4(r2)
}
    3794:	0001883a 	nop
    3798:	e037883a 	mov	sp,fp
    379c:	df000017 	ldw	fp,0(sp)
    37a0:	dec00104 	addi	sp,sp,4
    37a4:	f800283a 	ret

000037a8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
    37a8:	defffa04 	addi	sp,sp,-24
    37ac:	dfc00515 	stw	ra,20(sp)
    37b0:	df000415 	stw	fp,16(sp)
    37b4:	df000404 	addi	fp,sp,16
    37b8:	e13ffe15 	stw	r4,-8(fp)
    37bc:	e17fff15 	stw	r5,-4(fp)
BaseType_t xReturn;

	configASSERT( pxTimeOut );
	configASSERT( pxTicksToWait );

	taskENTER_CRITICAL();
    37c0:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
    37c4:	d0a02797 	ldw	r2,-32610(gp)
    37c8:	e0bffd15 	stw	r2,-12(fp)
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
    37cc:	e0bffe17 	ldw	r2,-8(fp)
    37d0:	10c00017 	ldw	r3,0(r2)
    37d4:	d0a02c97 	ldw	r2,-32590(gp)
    37d8:	18800726 	beq	r3,r2,37f8 <xTaskCheckForTimeOut+0x50>
    37dc:	e0bffe17 	ldw	r2,-8(fp)
    37e0:	10800117 	ldw	r2,4(r2)
    37e4:	e0fffd17 	ldw	r3,-12(fp)
    37e8:	18800336 	bltu	r3,r2,37f8 <xTaskCheckForTimeOut+0x50>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
    37ec:	00800044 	movi	r2,1
    37f0:	e0bffc15 	stw	r2,-16(fp)
    37f4:	00001606 	br	3850 <xTaskCheckForTimeOut+0xa8>
		}
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
    37f8:	e0bffe17 	ldw	r2,-8(fp)
    37fc:	10800117 	ldw	r2,4(r2)
    3800:	e0fffd17 	ldw	r3,-12(fp)
    3804:	1887c83a 	sub	r3,r3,r2
    3808:	e0bfff17 	ldw	r2,-4(fp)
    380c:	10800017 	ldw	r2,0(r2)
    3810:	18800d2e 	bgeu	r3,r2,3848 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
    3814:	e0bfff17 	ldw	r2,-4(fp)
    3818:	10c00017 	ldw	r3,0(r2)
    381c:	e0bffe17 	ldw	r2,-8(fp)
    3820:	11000117 	ldw	r4,4(r2)
    3824:	e0bffd17 	ldw	r2,-12(fp)
    3828:	2085c83a 	sub	r2,r4,r2
    382c:	1887883a 	add	r3,r3,r2
    3830:	e0bfff17 	ldw	r2,-4(fp)
    3834:	10c00015 	stw	r3,0(r2)
			vTaskSetTimeOutState( pxTimeOut );
    3838:	e13ffe17 	ldw	r4,-8(fp)
    383c:	000376c0 	call	376c <vTaskSetTimeOutState>
			xReturn = pdFALSE;
    3840:	e03ffc15 	stw	zero,-16(fp)
    3844:	00000206 	br	3850 <xTaskCheckForTimeOut+0xa8>
		}
		else
		{
			xReturn = pdTRUE;
    3848:	00800044 	movi	r2,1
    384c:	e0bffc15 	stw	r2,-16(fp)
		}
	}
	taskEXIT_CRITICAL();
    3850:	00040fc0 	call	40fc <vTaskExitCritical>

	return xReturn;
    3854:	e0bffc17 	ldw	r2,-16(fp)
}
    3858:	e037883a 	mov	sp,fp
    385c:	dfc00117 	ldw	ra,4(sp)
    3860:	df000017 	ldw	fp,0(sp)
    3864:	dec00204 	addi	sp,sp,8
    3868:	f800283a 	ret

0000386c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
    386c:	deffff04 	addi	sp,sp,-4
    3870:	df000015 	stw	fp,0(sp)
    3874:	d839883a 	mov	fp,sp
	xYieldPending = pdTRUE;
    3878:	00800044 	movi	r2,1
    387c:	d0a02b95 	stw	r2,-32594(gp)
}
    3880:	0001883a 	nop
    3884:	e037883a 	mov	sp,fp
    3888:	df000017 	ldw	fp,0(sp)
    388c:	dec00104 	addi	sp,sp,4
    3890:	f800283a 	ret

00003894 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
    3894:	defffd04 	addi	sp,sp,-12
    3898:	dfc00215 	stw	ra,8(sp)
    389c:	df000115 	stw	fp,4(sp)
    38a0:	df000104 	addi	fp,sp,4
    38a4:	e13fff15 	stw	r4,-4(fp)
	( void ) pvParameters;

	for( ;; )
	{
		/* See if any tasks have been deleted. */
		prvCheckTasksWaitingTermination();
    38a8:	0003aa80 	call	3aa8 <prvCheckTasksWaitingTermination>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_TICKLESS_IDLE */
	}
    38ac:	003ffe06 	br	38a8 <__alt_data_end+0xf00038a8>

000038b0 <prvInitialiseTCBVariables>:
	}
#endif /* configUSE_TICKLESS_IDLE */
/*-----------------------------------------------------------*/

static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    38b0:	defff804 	addi	sp,sp,-32
    38b4:	dfc00715 	stw	ra,28(sp)
    38b8:	df000615 	stw	fp,24(sp)
    38bc:	df000604 	addi	fp,sp,24
    38c0:	e13ffb15 	stw	r4,-20(fp)
    38c4:	e17ffc15 	stw	r5,-16(fp)
    38c8:	e1bffd15 	stw	r6,-12(fp)
    38cc:	e1fffe15 	stw	r7,-8(fp)
    38d0:	e0800217 	ldw	r2,8(fp)
    38d4:	e0bfff0d 	sth	r2,-4(fp)
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
    38d8:	e03ffa15 	stw	zero,-24(fp)
    38dc:	00001406 	br	3930 <prvInitialiseTCBVariables+0x80>
	{
		pxTCB->pcTaskName[ x ] = pcName[ x ];
    38e0:	e0fffc17 	ldw	r3,-16(fp)
    38e4:	e0bffa17 	ldw	r2,-24(fp)
    38e8:	1885883a 	add	r2,r3,r2
    38ec:	10c00003 	ldbu	r3,0(r2)
    38f0:	e13ffb17 	ldw	r4,-20(fp)
    38f4:	e0bffa17 	ldw	r2,-24(fp)
    38f8:	2085883a 	add	r2,r4,r2
    38fc:	10800d04 	addi	r2,r2,52
    3900:	10c00005 	stb	r3,0(r2)

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
    3904:	e0fffc17 	ldw	r3,-16(fp)
    3908:	e0bffa17 	ldw	r2,-24(fp)
    390c:	1885883a 	add	r2,r3,r2
    3910:	10800003 	ldbu	r2,0(r2)
    3914:	10803fcc 	andi	r2,r2,255
    3918:	1080201c 	xori	r2,r2,128
    391c:	10bfe004 	addi	r2,r2,-128
    3920:	10000726 	beq	r2,zero,3940 <prvInitialiseTCBVariables+0x90>
static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
    3924:	e0bffa17 	ldw	r2,-24(fp)
    3928:	10800044 	addi	r2,r2,1
    392c:	e0bffa15 	stw	r2,-24(fp)
    3930:	e0bffa17 	ldw	r2,-24(fp)
    3934:	10800230 	cmpltui	r2,r2,8
    3938:	103fe91e 	bne	r2,zero,38e0 <__alt_data_end+0xf00038e0>
    393c:	00000106 	br	3944 <prvInitialiseTCBVariables+0x94>
		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
		{
			break;
    3940:	0001883a 	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
    3944:	e0bffb17 	ldw	r2,-20(fp)
    3948:	10000ec5 	stb	zero,59(r2)

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
    394c:	e0bffd17 	ldw	r2,-12(fp)
    3950:	10800330 	cmpltui	r2,r2,12
    3954:	1000021e 	bne	r2,zero,3960 <prvInitialiseTCBVariables+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
    3958:	008002c4 	movi	r2,11
    395c:	e0bffd15 	stw	r2,-12(fp)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxTCB->uxPriority = uxPriority;
    3960:	e0bffb17 	ldw	r2,-20(fp)
    3964:	e0fffd17 	ldw	r3,-12(fp)
    3968:	10c00b15 	stw	r3,44(r2)
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
    396c:	e0bffb17 	ldw	r2,-20(fp)
    3970:	e0fffd17 	ldw	r3,-12(fp)
    3974:	10c01015 	stw	r3,64(r2)
		pxTCB->uxMutexesHeld = 0;
    3978:	e0bffb17 	ldw	r2,-20(fp)
    397c:	10001115 	stw	zero,68(r2)
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
    3980:	e0bffb17 	ldw	r2,-20(fp)
    3984:	10800104 	addi	r2,r2,4
    3988:	1009883a 	mov	r4,r2
    398c:	000146c0 	call	146c <vListInitialiseItem>
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
    3990:	e0bffb17 	ldw	r2,-20(fp)
    3994:	10800604 	addi	r2,r2,24
    3998:	1009883a 	mov	r4,r2
    399c:	000146c0 	call	146c <vListInitialiseItem>

	/* Set the pxTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
    39a0:	e0bffb17 	ldw	r2,-20(fp)
    39a4:	e0fffb17 	ldw	r3,-20(fp)
    39a8:	10c00415 	stw	r3,16(r2)

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    39ac:	00c00304 	movi	r3,12
    39b0:	e0bffd17 	ldw	r2,-12(fp)
    39b4:	1887c83a 	sub	r3,r3,r2
    39b8:	e0bffb17 	ldw	r2,-20(fp)
    39bc:	10c00615 	stw	r3,24(r2)
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
    39c0:	e0bffb17 	ldw	r2,-20(fp)
    39c4:	e0fffb17 	ldw	r3,-20(fp)
    39c8:	10c00915 	stw	r3,36(r2)

	#if ( portCRITICAL_NESTING_IN_TCB == 1 )
	{
		pxTCB->uxCriticalNesting = ( UBaseType_t ) 0U;
    39cc:	e0bffb17 	ldw	r2,-20(fp)
    39d0:	10000f15 	stw	zero,60(r2)
	}
	#endif /* portUSING_MPU_WRAPPERS */

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxTCB->ulNotifiedValue = 0;
    39d4:	e0bffb17 	ldw	r2,-20(fp)
    39d8:	10001215 	stw	zero,72(r2)
		pxTCB->eNotifyState = eNotWaitingNotification;
    39dc:	e0bffb17 	ldw	r2,-20(fp)
    39e0:	10001315 	stw	zero,76(r2)
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxTCB->xNewLib_reent ) ) );
	}
	#endif /* configUSE_NEWLIB_REENTRANT */
}
    39e4:	0001883a 	nop
    39e8:	e037883a 	mov	sp,fp
    39ec:	dfc00117 	ldw	ra,4(sp)
    39f0:	df000017 	ldw	fp,0(sp)
    39f4:	dec00204 	addi	sp,sp,8
    39f8:	f800283a 	ret

000039fc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
    39fc:	defffd04 	addi	sp,sp,-12
    3a00:	dfc00215 	stw	ra,8(sp)
    3a04:	df000115 	stw	fp,4(sp)
    3a08:	df000104 	addi	fp,sp,4
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
    3a0c:	e03fff15 	stw	zero,-4(fp)
    3a10:	00000a06 	br	3a3c <prvInitialiseTaskLists+0x40>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
    3a14:	e0bfff17 	ldw	r2,-4(fp)
    3a18:	10c00524 	muli	r3,r2,20
    3a1c:	00820234 	movhi	r2,2056
    3a20:	10bf2104 	addi	r2,r2,-892
    3a24:	1885883a 	add	r2,r3,r2
    3a28:	1009883a 	mov	r4,r2
    3a2c:	00014040 	call	1404 <vListInitialise>

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
    3a30:	e0bfff17 	ldw	r2,-4(fp)
    3a34:	10800044 	addi	r2,r2,1
    3a38:	e0bfff15 	stw	r2,-4(fp)
    3a3c:	e0bfff17 	ldw	r2,-4(fp)
    3a40:	10800330 	cmpltui	r2,r2,12
    3a44:	103ff31e 	bne	r2,zero,3a14 <__alt_data_end+0xf0003a14>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
    3a48:	01020234 	movhi	r4,2056
    3a4c:	213f5d04 	addi	r4,r4,-652
    3a50:	00014040 	call	1404 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
    3a54:	01020234 	movhi	r4,2056
    3a58:	213f6204 	addi	r4,r4,-632
    3a5c:	00014040 	call	1404 <vListInitialise>
	vListInitialise( &xPendingReadyList );
    3a60:	01020234 	movhi	r4,2056
    3a64:	213f6704 	addi	r4,r4,-612
    3a68:	00014040 	call	1404 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
    3a6c:	01020234 	movhi	r4,2056
    3a70:	213f6c04 	addi	r4,r4,-592
    3a74:	00014040 	call	1404 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
    3a78:	00820234 	movhi	r2,2056
    3a7c:	10bf5d04 	addi	r2,r2,-652
    3a80:	d0a02395 	stw	r2,-32626(gp)
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
    3a84:	00820234 	movhi	r2,2056
    3a88:	10bf6204 	addi	r2,r2,-632
    3a8c:	d0a02495 	stw	r2,-32622(gp)
}
    3a90:	0001883a 	nop
    3a94:	e037883a 	mov	sp,fp
    3a98:	dfc00117 	ldw	ra,4(sp)
    3a9c:	df000017 	ldw	fp,0(sp)
    3aa0:	dec00204 	addi	sp,sp,8
    3aa4:	f800283a 	ret

00003aa8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
    3aa8:	defffc04 	addi	sp,sp,-16
    3aac:	dfc00315 	stw	ra,12(sp)
    3ab0:	df000215 	stw	fp,8(sp)
    3ab4:	df000204 	addi	fp,sp,8
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
    3ab8:	00001d06 	br	3b30 <prvCheckTasksWaitingTermination+0x88>
		{
			vTaskSuspendAll();
    3abc:	0002f6c0 	call	2f6c <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
    3ac0:	00820234 	movhi	r2,2056
    3ac4:	10bf6c04 	addi	r2,r2,-592
    3ac8:	10800017 	ldw	r2,0(r2)
    3acc:	1005003a 	cmpeq	r2,r2,zero
    3ad0:	10803fcc 	andi	r2,r2,255
    3ad4:	e0bffe15 	stw	r2,-8(fp)
			}
			( void ) xTaskResumeAll();
    3ad8:	0002f980 	call	2f98 <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
    3adc:	e0bffe17 	ldw	r2,-8(fp)
    3ae0:	1000131e 	bne	r2,zero,3b30 <prvCheckTasksWaitingTermination+0x88>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
    3ae4:	00040a80 	call	40a8 <vTaskEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
    3ae8:	00820234 	movhi	r2,2056
    3aec:	10bf6c04 	addi	r2,r2,-592
    3af0:	10800317 	ldw	r2,12(r2)
    3af4:	10800317 	ldw	r2,12(r2)
    3af8:	e0bfff15 	stw	r2,-4(fp)
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    3afc:	e0bfff17 	ldw	r2,-4(fp)
    3b00:	10800104 	addi	r2,r2,4
    3b04:	1009883a 	mov	r4,r2
    3b08:	00015fc0 	call	15fc <uxListRemove>
					--uxCurrentNumberOfTasks;
    3b0c:	d0a02697 	ldw	r2,-32614(gp)
    3b10:	10bfffc4 	addi	r2,r2,-1
    3b14:	d0a02695 	stw	r2,-32614(gp)
					--uxTasksDeleted;
    3b18:	d0a02597 	ldw	r2,-32618(gp)
    3b1c:	10bfffc4 	addi	r2,r2,-1
    3b20:	d0a02595 	stw	r2,-32618(gp)
				}
				taskEXIT_CRITICAL();
    3b24:	00040fc0 	call	40fc <vTaskExitCritical>

				prvDeleteTCB( pxTCB );
    3b28:	e13fff17 	ldw	r4,-4(fp)
    3b2c:	0003d640 	call	3d64 <prvDeleteTCB>
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
    3b30:	d0a02597 	ldw	r2,-32618(gp)
    3b34:	103fe11e 	bne	r2,zero,3abc <__alt_data_end+0xf0003abc>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* vTaskDelete */
}
    3b38:	0001883a 	nop
    3b3c:	e037883a 	mov	sp,fp
    3b40:	dfc00117 	ldw	ra,4(sp)
    3b44:	df000017 	ldw	fp,0(sp)
    3b48:	dec00204 	addi	sp,sp,8
    3b4c:	f800283a 	ret

00003b50 <prvAddCurrentTaskToDelayedList>:
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( const TickType_t xTimeToWake )
{
    3b50:	defffd04 	addi	sp,sp,-12
    3b54:	dfc00215 	stw	ra,8(sp)
    3b58:	df000115 	stw	fp,4(sp)
    3b5c:	df000104 	addi	fp,sp,4
    3b60:	e13fff15 	stw	r4,-4(fp)
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
    3b64:	d0a02297 	ldw	r2,-32630(gp)
    3b68:	e0ffff17 	ldw	r3,-4(fp)
    3b6c:	10c00115 	stw	r3,4(r2)

	if( xTimeToWake < xTickCount )
    3b70:	d0a02797 	ldw	r2,-32610(gp)
    3b74:	e0ffff17 	ldw	r3,-4(fp)
    3b78:	1880072e 	bgeu	r3,r2,3b98 <prvAddCurrentTaskToDelayedList+0x48>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
    3b7c:	d0e02497 	ldw	r3,-32622(gp)
    3b80:	d0a02297 	ldw	r2,-32630(gp)
    3b84:	10800104 	addi	r2,r2,4
    3b88:	100b883a 	mov	r5,r2
    3b8c:	1809883a 	mov	r4,r3
    3b90:	00015240 	call	1524 <vListInsert>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
    3b94:	00000b06 	br	3bc4 <prvAddCurrentTaskToDelayedList+0x74>
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
	}
	else
	{
		/* The wake time has not overflowed, so the current block list is used. */
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
    3b98:	d0e02397 	ldw	r3,-32626(gp)
    3b9c:	d0a02297 	ldw	r2,-32630(gp)
    3ba0:	10800104 	addi	r2,r2,4
    3ba4:	100b883a 	mov	r5,r2
    3ba8:	1809883a 	mov	r4,r3
    3bac:	00015240 	call	1524 <vListInsert>

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
    3bb0:	d0a00397 	ldw	r2,-32754(gp)
    3bb4:	e0ffff17 	ldw	r3,-4(fp)
    3bb8:	1880022e 	bgeu	r3,r2,3bc4 <prvAddCurrentTaskToDelayedList+0x74>
		{
			xNextTaskUnblockTime = xTimeToWake;
    3bbc:	e0bfff17 	ldw	r2,-4(fp)
    3bc0:	d0a00395 	stw	r2,-32754(gp)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
    3bc4:	0001883a 	nop
    3bc8:	e037883a 	mov	sp,fp
    3bcc:	dfc00117 	ldw	ra,4(sp)
    3bd0:	df000017 	ldw	fp,0(sp)
    3bd4:	dec00204 	addi	sp,sp,8
    3bd8:	f800283a 	ret

00003bdc <prvAllocateTCBAndStack>:
/*-----------------------------------------------------------*/

static TCB_t *prvAllocateTCBAndStack( const uint16_t usStackDepth, StackType_t * const puxStackBuffer )
{
    3bdc:	defffa04 	addi	sp,sp,-24
    3be0:	dfc00515 	stw	ra,20(sp)
    3be4:	df000415 	stw	fp,16(sp)
    3be8:	df000404 	addi	fp,sp,16
    3bec:	2005883a 	mov	r2,r4
    3bf0:	e17fff15 	stw	r5,-4(fp)
    3bf4:	e0bffe0d 	sth	r2,-8(fp)
	#else /* portSTACK_GROWTH */
	{
	StackType_t *pxStack;

		/* Allocate space for the stack used by the task being created. */
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    3bf8:	e0bfff17 	ldw	r2,-4(fp)
    3bfc:	1000061e 	bne	r2,zero,3c18 <prvAllocateTCBAndStack+0x3c>
    3c00:	e0bffe0b 	ldhu	r2,-8(fp)
    3c04:	1085883a 	add	r2,r2,r2
    3c08:	1085883a 	add	r2,r2,r2
    3c0c:	1009883a 	mov	r4,r2
    3c10:	0000fd00 	call	fd0 <pvPortMalloc>
    3c14:	00000106 	br	3c1c <prvAllocateTCBAndStack+0x40>
    3c18:	e0bfff17 	ldw	r2,-4(fp)
    3c1c:	e0bffd15 	stw	r2,-12(fp)

		if( pxStack != NULL )
    3c20:	e0bffd17 	ldw	r2,-12(fp)
    3c24:	10000c26 	beq	r2,zero,3c58 <prvAllocateTCBAndStack+0x7c>
		{
			/* Allocate space for the TCB.  Where the memory comes from depends
			on the implementation of the port malloc function. */
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
    3c28:	01001404 	movi	r4,80
    3c2c:	0000fd00 	call	fd0 <pvPortMalloc>
    3c30:	e0bffc15 	stw	r2,-16(fp)

			if( pxNewTCB != NULL )
    3c34:	e0bffc17 	ldw	r2,-16(fp)
    3c38:	10000426 	beq	r2,zero,3c4c <prvAllocateTCBAndStack+0x70>
			{
				/* Store the stack location in the TCB. */
				pxNewTCB->pxStack = pxStack;
    3c3c:	e0bffc17 	ldw	r2,-16(fp)
    3c40:	e0fffd17 	ldw	r3,-12(fp)
    3c44:	10c00c15 	stw	r3,48(r2)
    3c48:	00000406 	br	3c5c <prvAllocateTCBAndStack+0x80>
			}
			else
			{
				/* The stack cannot be used as the TCB was not created.  Free it
				again. */
				vPortFree( pxStack );
    3c4c:	e13ffd17 	ldw	r4,-12(fp)
    3c50:	00011500 	call	1150 <vPortFree>
    3c54:	00000106 	br	3c5c <prvAllocateTCBAndStack+0x80>
			}
		}
		else
		{
			pxNewTCB = NULL;
    3c58:	e03ffc15 	stw	zero,-16(fp)
		}
	}
	#endif /* portSTACK_GROWTH */

	if( pxNewTCB != NULL )
    3c5c:	e0bffc17 	ldw	r2,-16(fp)
    3c60:	10000926 	beq	r2,zero,3c88 <prvAllocateTCBAndStack+0xac>
	{
		/* Avoid dependency on memset() if it is not required. */
		#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
		{
			/* Just to help debugging. */
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
    3c64:	e0bffc17 	ldw	r2,-16(fp)
    3c68:	10c00c17 	ldw	r3,48(r2)
    3c6c:	e0bffe0b 	ldhu	r2,-8(fp)
    3c70:	1085883a 	add	r2,r2,r2
    3c74:	1085883a 	add	r2,r2,r2
    3c78:	100d883a 	mov	r6,r2
    3c7c:	01402944 	movi	r5,165
    3c80:	1809883a 	mov	r4,r3
    3c84:	00078940 	call	7894 <memset>
		}
		#endif /* ( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) ) ) */
	}

	return pxNewTCB;
    3c88:	e0bffc17 	ldw	r2,-16(fp)
}
    3c8c:	e037883a 	mov	sp,fp
    3c90:	dfc00117 	ldw	ra,4(sp)
    3c94:	df000017 	ldw	fp,0(sp)
    3c98:	dec00204 	addi	sp,sp,8
    3c9c:	f800283a 	ret

00003ca0 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )

	static uint16_t prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
    3ca0:	defffd04 	addi	sp,sp,-12
    3ca4:	df000215 	stw	fp,8(sp)
    3ca8:	df000204 	addi	fp,sp,8
    3cac:	e13fff15 	stw	r4,-4(fp)
	uint32_t ulCount = 0U;
    3cb0:	e03ffe15 	stw	zero,-8(fp)

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
    3cb4:	00000606 	br	3cd0 <prvTaskCheckFreeStackSpace+0x30>
		{
			pucStackByte -= portSTACK_GROWTH;
    3cb8:	e0bfff17 	ldw	r2,-4(fp)
    3cbc:	10800044 	addi	r2,r2,1
    3cc0:	e0bfff15 	stw	r2,-4(fp)
			ulCount++;
    3cc4:	e0bffe17 	ldw	r2,-8(fp)
    3cc8:	10800044 	addi	r2,r2,1
    3ccc:	e0bffe15 	stw	r2,-8(fp)

	static uint16_t prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
	uint32_t ulCount = 0U;

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
    3cd0:	e0bfff17 	ldw	r2,-4(fp)
    3cd4:	10800003 	ldbu	r2,0(r2)
    3cd8:	10803fcc 	andi	r2,r2,255
    3cdc:	10802960 	cmpeqi	r2,r2,165
    3ce0:	103ff51e 	bne	r2,zero,3cb8 <__alt_data_end+0xf0003cb8>
		{
			pucStackByte -= portSTACK_GROWTH;
			ulCount++;
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
    3ce4:	e0bffe17 	ldw	r2,-8(fp)
    3ce8:	1004d0ba 	srli	r2,r2,2
    3cec:	e0bffe15 	stw	r2,-8(fp)

		return ( uint16_t ) ulCount;
    3cf0:	e0bffe17 	ldw	r2,-8(fp)
	}
    3cf4:	e037883a 	mov	sp,fp
    3cf8:	df000017 	ldw	fp,0(sp)
    3cfc:	dec00104 	addi	sp,sp,4
    3d00:	f800283a 	ret

00003d04 <uxTaskGetStackHighWaterMark>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )

	UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask )
	{
    3d04:	defffa04 	addi	sp,sp,-24
    3d08:	dfc00515 	stw	ra,20(sp)
    3d0c:	df000415 	stw	fp,16(sp)
    3d10:	df000404 	addi	fp,sp,16
    3d14:	e13fff15 	stw	r4,-4(fp)
	TCB_t *pxTCB;
	uint8_t *pucEndOfStack;
	UBaseType_t uxReturn;

		pxTCB = prvGetTCBFromHandle( xTask );
    3d18:	e0bfff17 	ldw	r2,-4(fp)
    3d1c:	1000021e 	bne	r2,zero,3d28 <uxTaskGetStackHighWaterMark+0x24>
    3d20:	d0a02297 	ldw	r2,-32630(gp)
    3d24:	00000106 	br	3d2c <uxTaskGetStackHighWaterMark+0x28>
    3d28:	e0bfff17 	ldw	r2,-4(fp)
    3d2c:	e0bffc15 	stw	r2,-16(fp)

		#if portSTACK_GROWTH < 0
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
    3d30:	e0bffc17 	ldw	r2,-16(fp)
    3d34:	10800c17 	ldw	r2,48(r2)
    3d38:	e0bffd15 	stw	r2,-12(fp)
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxEndOfStack;
		}
		#endif

		uxReturn = ( UBaseType_t ) prvTaskCheckFreeStackSpace( pucEndOfStack );
    3d3c:	e13ffd17 	ldw	r4,-12(fp)
    3d40:	0003ca00 	call	3ca0 <prvTaskCheckFreeStackSpace>
    3d44:	10bfffcc 	andi	r2,r2,65535
    3d48:	e0bffe15 	stw	r2,-8(fp)

		return uxReturn;
    3d4c:	e0bffe17 	ldw	r2,-8(fp)
	}
    3d50:	e037883a 	mov	sp,fp
    3d54:	dfc00117 	ldw	ra,4(sp)
    3d58:	df000017 	ldw	fp,0(sp)
    3d5c:	dec00204 	addi	sp,sp,8
    3d60:	f800283a 	ret

00003d64 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
    3d64:	defffd04 	addi	sp,sp,-12
    3d68:	dfc00215 	stw	ra,8(sp)
    3d6c:	df000115 	stw	fp,4(sp)
    3d70:	df000104 	addi	fp,sp,4
    3d74:	e13fff15 	stw	r4,-4(fp)
				vPortFreeAligned( pxTCB->pxStack );
			}
		}
		#else
		{
			vPortFreeAligned( pxTCB->pxStack );
    3d78:	e0bfff17 	ldw	r2,-4(fp)
    3d7c:	10800c17 	ldw	r2,48(r2)
    3d80:	1009883a 	mov	r4,r2
    3d84:	00011500 	call	1150 <vPortFree>
		}
		#endif

		vPortFree( pxTCB );
    3d88:	e13fff17 	ldw	r4,-4(fp)
    3d8c:	00011500 	call	1150 <vPortFree>
	}
    3d90:	0001883a 	nop
    3d94:	e037883a 	mov	sp,fp
    3d98:	dfc00117 	ldw	ra,4(sp)
    3d9c:	df000017 	ldw	fp,0(sp)
    3da0:	dec00204 	addi	sp,sp,8
    3da4:	f800283a 	ret

00003da8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
    3da8:	defffe04 	addi	sp,sp,-8
    3dac:	df000115 	stw	fp,4(sp)
    3db0:	df000104 	addi	fp,sp,4
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    3db4:	d0a02397 	ldw	r2,-32626(gp)
    3db8:	10800017 	ldw	r2,0(r2)
    3dbc:	1000021e 	bne	r2,zero,3dc8 <prvResetNextTaskUnblockTime+0x20>
    3dc0:	00800044 	movi	r2,1
    3dc4:	00000106 	br	3dcc <prvResetNextTaskUnblockTime+0x24>
    3dc8:	0005883a 	mov	r2,zero
    3dcc:	10803fcc 	andi	r2,r2,255
    3dd0:	10000326 	beq	r2,zero,3de0 <prvResetNextTaskUnblockTime+0x38>
		/* The new current delayed list is empty.  Set
		xNextTaskUnblockTime to the maximum possible value so it is
		extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
    3dd4:	00bfffc4 	movi	r2,-1
    3dd8:	d0a00395 	stw	r2,-32754(gp)
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
	}
}
    3ddc:	00000706 	br	3dfc <prvResetNextTaskUnblockTime+0x54>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    3de0:	d0a02397 	ldw	r2,-32626(gp)
    3de4:	10800317 	ldw	r2,12(r2)
    3de8:	10800317 	ldw	r2,12(r2)
    3dec:	e0bfff15 	stw	r2,-4(fp)
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
    3df0:	e0bfff17 	ldw	r2,-4(fp)
    3df4:	10800117 	ldw	r2,4(r2)
    3df8:	d0a00395 	stw	r2,-32754(gp)
	}
}
    3dfc:	0001883a 	nop
    3e00:	e037883a 	mov	sp,fp
    3e04:	df000017 	ldw	fp,0(sp)
    3e08:	dec00104 	addi	sp,sp,4
    3e0c:	f800283a 	ret

00003e10 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
    3e10:	defffe04 	addi	sp,sp,-8
    3e14:	df000115 	stw	fp,4(sp)
    3e18:	df000104 	addi	fp,sp,4
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
    3e1c:	d0a02297 	ldw	r2,-32630(gp)
    3e20:	e0bfff15 	stw	r2,-4(fp)

		return xReturn;
    3e24:	e0bfff17 	ldw	r2,-4(fp)
	}
    3e28:	e037883a 	mov	sp,fp
    3e2c:	df000017 	ldw	fp,0(sp)
    3e30:	dec00104 	addi	sp,sp,4
    3e34:	f800283a 	ret

00003e38 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
    3e38:	defffe04 	addi	sp,sp,-8
    3e3c:	df000115 	stw	fp,4(sp)
    3e40:	df000104 	addi	fp,sp,4
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
    3e44:	d0a02997 	ldw	r2,-32602(gp)
    3e48:	1000031e 	bne	r2,zero,3e58 <xTaskGetSchedulerState+0x20>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
    3e4c:	00800044 	movi	r2,1
    3e50:	e0bfff15 	stw	r2,-4(fp)
    3e54:	00000606 	br	3e70 <xTaskGetSchedulerState+0x38>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    3e58:	d0a02e97 	ldw	r2,-32582(gp)
    3e5c:	1000031e 	bne	r2,zero,3e6c <xTaskGetSchedulerState+0x34>
			{
				xReturn = taskSCHEDULER_RUNNING;
    3e60:	00800084 	movi	r2,2
    3e64:	e0bfff15 	stw	r2,-4(fp)
    3e68:	00000106 	br	3e70 <xTaskGetSchedulerState+0x38>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
    3e6c:	e03fff15 	stw	zero,-4(fp)
			}
		}

		return xReturn;
    3e70:	e0bfff17 	ldw	r2,-4(fp)
	}
    3e74:	e037883a 	mov	sp,fp
    3e78:	df000017 	ldw	fp,0(sp)
    3e7c:	dec00104 	addi	sp,sp,4
    3e80:	f800283a 	ret

00003e84 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
    3e84:	defffc04 	addi	sp,sp,-16
    3e88:	dfc00315 	stw	ra,12(sp)
    3e8c:	df000215 	stw	fp,8(sp)
    3e90:	df000204 	addi	fp,sp,8
    3e94:	e13fff15 	stw	r4,-4(fp)
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
    3e98:	e0bfff17 	ldw	r2,-4(fp)
    3e9c:	e0bffe15 	stw	r2,-8(fp)

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
    3ea0:	e0bfff17 	ldw	r2,-4(fp)
    3ea4:	10003b26 	beq	r2,zero,3f94 <vTaskPriorityInherit+0x110>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
    3ea8:	e0bffe17 	ldw	r2,-8(fp)
    3eac:	10c00b17 	ldw	r3,44(r2)
    3eb0:	d0a02297 	ldw	r2,-32630(gp)
    3eb4:	10800b17 	ldw	r2,44(r2)
    3eb8:	1880362e 	bgeu	r3,r2,3f94 <vTaskPriorityInherit+0x110>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
    3ebc:	e0bffe17 	ldw	r2,-8(fp)
    3ec0:	10800617 	ldw	r2,24(r2)
    3ec4:	10000616 	blt	r2,zero,3ee0 <vTaskPriorityInherit+0x5c>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    3ec8:	d0a02297 	ldw	r2,-32630(gp)
    3ecc:	10800b17 	ldw	r2,44(r2)
    3ed0:	00c00304 	movi	r3,12
    3ed4:	1887c83a 	sub	r3,r3,r2
    3ed8:	e0bffe17 	ldw	r2,-8(fp)
    3edc:	10c00615 	stw	r3,24(r2)
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
    3ee0:	e0bffe17 	ldw	r2,-8(fp)
    3ee4:	10c00517 	ldw	r3,20(r2)
    3ee8:	e0bffe17 	ldw	r2,-8(fp)
    3eec:	10800b17 	ldw	r2,44(r2)
    3ef0:	11000524 	muli	r4,r2,20
    3ef4:	00820234 	movhi	r2,2056
    3ef8:	10bf2104 	addi	r2,r2,-892
    3efc:	2085883a 	add	r2,r4,r2
    3f00:	1880021e 	bne	r3,r2,3f0c <vTaskPriorityInherit+0x88>
    3f04:	00800044 	movi	r2,1
    3f08:	00000106 	br	3f10 <vTaskPriorityInherit+0x8c>
    3f0c:	0005883a 	mov	r2,zero
    3f10:	10803fcc 	andi	r2,r2,255
    3f14:	10001b26 	beq	r2,zero,3f84 <vTaskPriorityInherit+0x100>
				{
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    3f18:	e0bffe17 	ldw	r2,-8(fp)
    3f1c:	10800104 	addi	r2,r2,4
    3f20:	1009883a 	mov	r4,r2
    3f24:	00015fc0 	call	15fc <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
    3f28:	d0a02297 	ldw	r2,-32630(gp)
    3f2c:	10c00b17 	ldw	r3,44(r2)
    3f30:	e0bffe17 	ldw	r2,-8(fp)
    3f34:	10c00b15 	stw	r3,44(r2)
					prvAddTaskToReadyList( pxTCB );
    3f38:	e0bffe17 	ldw	r2,-8(fp)
    3f3c:	10800b17 	ldw	r2,44(r2)
    3f40:	d0e02897 	ldw	r3,-32606(gp)
    3f44:	1880032e 	bgeu	r3,r2,3f54 <vTaskPriorityInherit+0xd0>
    3f48:	e0bffe17 	ldw	r2,-8(fp)
    3f4c:	10800b17 	ldw	r2,44(r2)
    3f50:	d0a02895 	stw	r2,-32606(gp)
    3f54:	e0bffe17 	ldw	r2,-8(fp)
    3f58:	10800b17 	ldw	r2,44(r2)
    3f5c:	10c00524 	muli	r3,r2,20
    3f60:	00820234 	movhi	r2,2056
    3f64:	10bf2104 	addi	r2,r2,-892
    3f68:	1887883a 	add	r3,r3,r2
    3f6c:	e0bffe17 	ldw	r2,-8(fp)
    3f70:	10800104 	addi	r2,r2,4
    3f74:	100b883a 	mov	r5,r2
    3f78:	1809883a 	mov	r4,r3
    3f7c:	00014980 	call	1498 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    3f80:	00000406 	br	3f94 <vTaskPriorityInherit+0x110>
					prvAddTaskToReadyList( pxTCB );
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
    3f84:	d0a02297 	ldw	r2,-32630(gp)
    3f88:	10c00b17 	ldw	r3,44(r2)
    3f8c:	e0bffe17 	ldw	r2,-8(fp)
    3f90:	10c00b15 	stw	r3,44(r2)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    3f94:	0001883a 	nop
    3f98:	e037883a 	mov	sp,fp
    3f9c:	dfc00117 	ldw	ra,4(sp)
    3fa0:	df000017 	ldw	fp,0(sp)
    3fa4:	dec00204 	addi	sp,sp,8
    3fa8:	f800283a 	ret

00003fac <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
    3fac:	defffb04 	addi	sp,sp,-20
    3fb0:	dfc00415 	stw	ra,16(sp)
    3fb4:	df000315 	stw	fp,12(sp)
    3fb8:	df000304 	addi	fp,sp,12
    3fbc:	e13fff15 	stw	r4,-4(fp)
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
    3fc0:	e0bfff17 	ldw	r2,-4(fp)
    3fc4:	e0bffe15 	stw	r2,-8(fp)
	BaseType_t xReturn = pdFALSE;
    3fc8:	e03ffd15 	stw	zero,-12(fp)

		if( pxMutexHolder != NULL )
    3fcc:	e0bfff17 	ldw	r2,-4(fp)
    3fd0:	10002f26 	beq	r2,zero,4090 <xTaskPriorityDisinherit+0xe4>
		{
			configASSERT( pxTCB->uxMutexesHeld );
			( pxTCB->uxMutexesHeld )--;
    3fd4:	e0bffe17 	ldw	r2,-8(fp)
    3fd8:	10801117 	ldw	r2,68(r2)
    3fdc:	10ffffc4 	addi	r3,r2,-1
    3fe0:	e0bffe17 	ldw	r2,-8(fp)
    3fe4:	10c01115 	stw	r3,68(r2)

			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
    3fe8:	e0bffe17 	ldw	r2,-8(fp)
    3fec:	10c00b17 	ldw	r3,44(r2)
    3ff0:	e0bffe17 	ldw	r2,-8(fp)
    3ff4:	10801017 	ldw	r2,64(r2)
    3ff8:	18802526 	beq	r3,r2,4090 <xTaskPriorityDisinherit+0xe4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
    3ffc:	e0bffe17 	ldw	r2,-8(fp)
    4000:	10801117 	ldw	r2,68(r2)
    4004:	1000221e 	bne	r2,zero,4090 <xTaskPriorityDisinherit+0xe4>
					/* A task can only have an inhertied priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    4008:	e0bffe17 	ldw	r2,-8(fp)
    400c:	10800104 	addi	r2,r2,4
    4010:	1009883a 	mov	r4,r2
    4014:	00015fc0 	call	15fc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
    4018:	e0bffe17 	ldw	r2,-8(fp)
    401c:	10c01017 	ldw	r3,64(r2)
    4020:	e0bffe17 	ldw	r2,-8(fp)
    4024:	10c00b15 	stw	r3,44(r2)

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    4028:	e0bffe17 	ldw	r2,-8(fp)
    402c:	10800b17 	ldw	r2,44(r2)
    4030:	00c00304 	movi	r3,12
    4034:	1887c83a 	sub	r3,r3,r2
    4038:	e0bffe17 	ldw	r2,-8(fp)
    403c:	10c00615 	stw	r3,24(r2)
					prvAddTaskToReadyList( pxTCB );
    4040:	e0bffe17 	ldw	r2,-8(fp)
    4044:	10800b17 	ldw	r2,44(r2)
    4048:	d0e02897 	ldw	r3,-32606(gp)
    404c:	1880032e 	bgeu	r3,r2,405c <xTaskPriorityDisinherit+0xb0>
    4050:	e0bffe17 	ldw	r2,-8(fp)
    4054:	10800b17 	ldw	r2,44(r2)
    4058:	d0a02895 	stw	r2,-32606(gp)
    405c:	e0bffe17 	ldw	r2,-8(fp)
    4060:	10800b17 	ldw	r2,44(r2)
    4064:	10c00524 	muli	r3,r2,20
    4068:	00820234 	movhi	r2,2056
    406c:	10bf2104 	addi	r2,r2,-892
    4070:	1887883a 	add	r3,r3,r2
    4074:	e0bffe17 	ldw	r2,-8(fp)
    4078:	10800104 	addi	r2,r2,4
    407c:	100b883a 	mov	r5,r2
    4080:	1809883a 	mov	r4,r3
    4084:	00014980 	call	1498 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
    4088:	00800044 	movi	r2,1
    408c:	e0bffd15 	stw	r2,-12(fp)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
    4090:	e0bffd17 	ldw	r2,-12(fp)
	}
    4094:	e037883a 	mov	sp,fp
    4098:	dfc00117 	ldw	ra,4(sp)
    409c:	df000017 	ldw	fp,0(sp)
    40a0:	dec00204 	addi	sp,sp,8
    40a4:	f800283a 	ret

000040a8 <vTaskEnterCritical>:
/*-----------------------------------------------------------*/

#if ( portCRITICAL_NESTING_IN_TCB == 1 )

	void vTaskEnterCritical( void )
	{
    40a8:	defffe04 	addi	sp,sp,-8
    40ac:	df000115 	stw	fp,4(sp)
    40b0:	df000104 	addi	fp,sp,4
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    40b4:	0005303a 	rdctl	r2,status
    40b8:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    40bc:	e0ffff17 	ldw	r3,-4(fp)
    40c0:	00bfff84 	movi	r2,-2
    40c4:	1884703a 	and	r2,r3,r2
    40c8:	1001703a 	wrctl	status,r2
		portDISABLE_INTERRUPTS();

		if( xSchedulerRunning != pdFALSE )
    40cc:	d0a02997 	ldw	r2,-32602(gp)
    40d0:	10000526 	beq	r2,zero,40e8 <vTaskEnterCritical+0x40>
		{
			( pxCurrentTCB->uxCriticalNesting )++;
    40d4:	d0a02297 	ldw	r2,-32630(gp)
    40d8:	10c00f17 	ldw	r3,60(r2)
    40dc:	18c00044 	addi	r3,r3,1
    40e0:	10c00f15 	stw	r3,60(r2)
			function so	assert() if it is being called from an interrupt
			context.  Only API functions that end in "FromISR" can be used in an
			interrupt.  Only assert if the critical nesting count is 1 to
			protect against recursive calls if the assert function also uses a
			critical section. */
			if( pxCurrentTCB->uxCriticalNesting == 1 )
    40e4:	d0a02297 	ldw	r2,-32630(gp)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    40e8:	0001883a 	nop
    40ec:	e037883a 	mov	sp,fp
    40f0:	df000017 	ldw	fp,0(sp)
    40f4:	dec00104 	addi	sp,sp,4
    40f8:	f800283a 	ret

000040fc <vTaskExitCritical>:
/*-----------------------------------------------------------*/

#if ( portCRITICAL_NESTING_IN_TCB == 1 )

	void vTaskExitCritical( void )
	{
    40fc:	defffe04 	addi	sp,sp,-8
    4100:	df000115 	stw	fp,4(sp)
    4104:	df000104 	addi	fp,sp,4
		if( xSchedulerRunning != pdFALSE )
    4108:	d0a02997 	ldw	r2,-32602(gp)
    410c:	10000e26 	beq	r2,zero,4148 <vTaskExitCritical+0x4c>
		{
			if( pxCurrentTCB->uxCriticalNesting > 0U )
    4110:	d0a02297 	ldw	r2,-32630(gp)
    4114:	10800f17 	ldw	r2,60(r2)
    4118:	10000b26 	beq	r2,zero,4148 <vTaskExitCritical+0x4c>
			{
				( pxCurrentTCB->uxCriticalNesting )--;
    411c:	d0a02297 	ldw	r2,-32630(gp)
    4120:	10c00f17 	ldw	r3,60(r2)
    4124:	18ffffc4 	addi	r3,r3,-1
    4128:	10c00f15 	stw	r3,60(r2)

				if( pxCurrentTCB->uxCriticalNesting == 0U )
    412c:	d0a02297 	ldw	r2,-32630(gp)
    4130:	10800f17 	ldw	r2,60(r2)
    4134:	1000041e 	bne	r2,zero,4148 <vTaskExitCritical+0x4c>
    4138:	00800044 	movi	r2,1
    413c:	e0bfff15 	stw	r2,-4(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    4140:	e0bfff17 	ldw	r2,-4(fp)
    4144:	1001703a 	wrctl	status,r2
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    4148:	0001883a 	nop
    414c:	e037883a 	mov	sp,fp
    4150:	df000017 	ldw	fp,0(sp)
    4154:	dec00104 	addi	sp,sp,4
    4158:	f800283a 	ret

0000415c <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
    415c:	defffe04 	addi	sp,sp,-8
    4160:	df000115 	stw	fp,4(sp)
    4164:	df000104 	addi	fp,sp,4
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
    4168:	d0a02297 	ldw	r2,-32630(gp)
    416c:	10800617 	ldw	r2,24(r2)
    4170:	e0bfff15 	stw	r2,-4(fp)

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    4174:	d0a02297 	ldw	r2,-32630(gp)
    4178:	d0e02297 	ldw	r3,-32630(gp)
    417c:	18c00b17 	ldw	r3,44(r3)
    4180:	01000304 	movi	r4,12
    4184:	20c7c83a 	sub	r3,r4,r3
    4188:	10c00615 	stw	r3,24(r2)

	return uxReturn;
    418c:	e0bfff17 	ldw	r2,-4(fp)
}
    4190:	e037883a 	mov	sp,fp
    4194:	df000017 	ldw	fp,0(sp)
    4198:	dec00104 	addi	sp,sp,4
    419c:	f800283a 	ret

000041a0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
    41a0:	deffff04 	addi	sp,sp,-4
    41a4:	df000015 	stw	fp,0(sp)
    41a8:	d839883a 	mov	fp,sp
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
    41ac:	d0a02297 	ldw	r2,-32630(gp)
    41b0:	10000426 	beq	r2,zero,41c4 <pvTaskIncrementMutexHeldCount+0x24>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
    41b4:	d0a02297 	ldw	r2,-32630(gp)
    41b8:	10c01117 	ldw	r3,68(r2)
    41bc:	18c00044 	addi	r3,r3,1
    41c0:	10c01115 	stw	r3,68(r2)
		}

		return pxCurrentTCB;
    41c4:	d0a02297 	ldw	r2,-32630(gp)
	}
    41c8:	e037883a 	mov	sp,fp
    41cc:	df000017 	ldw	fp,0(sp)
    41d0:	dec00104 	addi	sp,sp,4
    41d4:	f800283a 	ret

000041d8 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
    41d8:	defffa04 	addi	sp,sp,-24
    41dc:	dfc00515 	stw	ra,20(sp)
    41e0:	df000415 	stw	fp,16(sp)
    41e4:	df000404 	addi	fp,sp,16
    41e8:	e13ffe15 	stw	r4,-8(fp)
    41ec:	e17fff15 	stw	r5,-4(fp)
	TickType_t xTimeToWake;
	uint32_t ulReturn;

		taskENTER_CRITICAL();
    41f0:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
    41f4:	d0a02297 	ldw	r2,-32630(gp)
    41f8:	10801217 	ldw	r2,72(r2)
    41fc:	1000101e 	bne	r2,zero,4240 <ulTaskNotifyTake+0x68>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->eNotifyState = eWaitingNotification;
    4200:	d0a02297 	ldw	r2,-32630(gp)
    4204:	00c00044 	movi	r3,1
    4208:	10c01315 	stw	r3,76(r2)

				if( xTicksToWait > ( TickType_t ) 0 )
    420c:	e0bfff17 	ldw	r2,-4(fp)
    4210:	10000b26 	beq	r2,zero,4240 <ulTaskNotifyTake+0x68>
				{
					/* The task is going to block.  First it must be removed
					from the ready list. */
					if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    4214:	d0a02297 	ldw	r2,-32630(gp)
    4218:	10800104 	addi	r2,r2,4
    421c:	1009883a 	mov	r4,r2
    4220:	00015fc0 	call	15fc <uxListRemove>
					{
							/* Calculate the time at which the task should be
							woken if the event does not occur.  This may
							overflow but this doesn't matter, the scheduler will
							handle it. */
							xTimeToWake = xTickCount + xTicksToWait;
    4224:	d0e02797 	ldw	r3,-32610(gp)
    4228:	e0bfff17 	ldw	r2,-4(fp)
    422c:	1885883a 	add	r2,r3,r2
    4230:	e0bffc15 	stw	r2,-16(fp)
							prvAddCurrentTaskToDelayedList( xTimeToWake );
    4234:	e13ffc17 	ldw	r4,-16(fp)
    4238:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
    423c:	003b683a 	trap	0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    4240:	00040fc0 	call	40fc <vTaskExitCritical>

		taskENTER_CRITICAL();
    4244:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			ulReturn = pxCurrentTCB->ulNotifiedValue;
    4248:	d0a02297 	ldw	r2,-32630(gp)
    424c:	10801217 	ldw	r2,72(r2)
    4250:	e0bffd15 	stw	r2,-12(fp)

			if( ulReturn != 0UL )
    4254:	e0bffd17 	ldw	r2,-12(fp)
    4258:	10000926 	beq	r2,zero,4280 <ulTaskNotifyTake+0xa8>
			{
				if( xClearCountOnExit != pdFALSE )
    425c:	e0bffe17 	ldw	r2,-8(fp)
    4260:	10000326 	beq	r2,zero,4270 <ulTaskNotifyTake+0x98>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
    4264:	d0a02297 	ldw	r2,-32630(gp)
    4268:	10001215 	stw	zero,72(r2)
    426c:	00000406 	br	4280 <ulTaskNotifyTake+0xa8>
				}
				else
				{
					( pxCurrentTCB->ulNotifiedValue )--;
    4270:	d0a02297 	ldw	r2,-32630(gp)
    4274:	10c01217 	ldw	r3,72(r2)
    4278:	18ffffc4 	addi	r3,r3,-1
    427c:	10c01215 	stw	r3,72(r2)
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->eNotifyState = eNotWaitingNotification;
    4280:	d0a02297 	ldw	r2,-32630(gp)
    4284:	10001315 	stw	zero,76(r2)
		}
		taskEXIT_CRITICAL();
    4288:	00040fc0 	call	40fc <vTaskExitCritical>

		return ulReturn;
    428c:	e0bffd17 	ldw	r2,-12(fp)
	}
    4290:	e037883a 	mov	sp,fp
    4294:	dfc00117 	ldw	ra,4(sp)
    4298:	df000017 	ldw	fp,0(sp)
    429c:	dec00204 	addi	sp,sp,8
    42a0:	f800283a 	ret

000042a4 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
    42a4:	defff804 	addi	sp,sp,-32
    42a8:	dfc00715 	stw	ra,28(sp)
    42ac:	df000615 	stw	fp,24(sp)
    42b0:	df000604 	addi	fp,sp,24
    42b4:	e13ffc15 	stw	r4,-16(fp)
    42b8:	e17ffd15 	stw	r5,-12(fp)
    42bc:	e1bffe15 	stw	r6,-8(fp)
    42c0:	e1ffff15 	stw	r7,-4(fp)
	TickType_t xTimeToWake;
	BaseType_t xReturn;

		taskENTER_CRITICAL();
    42c4:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->eNotifyState != eNotified )
    42c8:	d0a02297 	ldw	r2,-32630(gp)
    42cc:	10801317 	ldw	r2,76(r2)
    42d0:	108000a0 	cmpeqi	r2,r2,2
    42d4:	1000161e 	bne	r2,zero,4330 <xTaskNotifyWait+0x8c>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
    42d8:	d0a02297 	ldw	r2,-32630(gp)
    42dc:	11001217 	ldw	r4,72(r2)
    42e0:	e0fffc17 	ldw	r3,-16(fp)
    42e4:	00c6303a 	nor	r3,zero,r3
    42e8:	20c6703a 	and	r3,r4,r3
    42ec:	10c01215 	stw	r3,72(r2)

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->eNotifyState = eWaitingNotification;
    42f0:	d0a02297 	ldw	r2,-32630(gp)
    42f4:	00c00044 	movi	r3,1
    42f8:	10c01315 	stw	r3,76(r2)

				if( xTicksToWait > ( TickType_t ) 0 )
    42fc:	e0bfff17 	ldw	r2,-4(fp)
    4300:	10000b26 	beq	r2,zero,4330 <xTaskNotifyWait+0x8c>
				{
					/* The task is going to block.  First it must be removed
					from the	ready list. */
					if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    4304:	d0a02297 	ldw	r2,-32630(gp)
    4308:	10800104 	addi	r2,r2,4
    430c:	1009883a 	mov	r4,r2
    4310:	00015fc0 	call	15fc <uxListRemove>
					{
							/* Calculate the time at which the task should be
							woken if the event does not occur.  This may
							overflow but this doesn't matter, the scheduler will
							handle it. */
							xTimeToWake = xTickCount + xTicksToWait;
    4314:	d0e02797 	ldw	r3,-32610(gp)
    4318:	e0bfff17 	ldw	r2,-4(fp)
    431c:	1885883a 	add	r2,r3,r2
    4320:	e0bffb15 	stw	r2,-20(fp)
							prvAddCurrentTaskToDelayedList( xTimeToWake );
    4324:	e13ffb17 	ldw	r4,-20(fp)
    4328:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
    432c:	003b683a 	trap	0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    4330:	00040fc0 	call	40fc <vTaskExitCritical>

		taskENTER_CRITICAL();
    4334:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			if( pulNotificationValue != NULL )
    4338:	e0bffe17 	ldw	r2,-8(fp)
    433c:	10000426 	beq	r2,zero,4350 <xTaskNotifyWait+0xac>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
    4340:	d0a02297 	ldw	r2,-32630(gp)
    4344:	10c01217 	ldw	r3,72(r2)
    4348:	e0bffe17 	ldw	r2,-8(fp)
    434c:	10c00015 	stw	r3,0(r2)

			/* If eNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->eNotifyState == eWaitingNotification )
    4350:	d0a02297 	ldw	r2,-32630(gp)
    4354:	10801317 	ldw	r2,76(r2)
    4358:	10800058 	cmpnei	r2,r2,1
    435c:	1000021e 	bne	r2,zero,4368 <xTaskNotifyWait+0xc4>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
    4360:	e03ffa15 	stw	zero,-24(fp)
    4364:	00000806 	br	4388 <xTaskNotifyWait+0xe4>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
    4368:	d0a02297 	ldw	r2,-32630(gp)
    436c:	11001217 	ldw	r4,72(r2)
    4370:	e0fffd17 	ldw	r3,-12(fp)
    4374:	00c6303a 	nor	r3,zero,r3
    4378:	20c6703a 	and	r3,r4,r3
    437c:	10c01215 	stw	r3,72(r2)
				xReturn = pdTRUE;
    4380:	00800044 	movi	r2,1
    4384:	e0bffa15 	stw	r2,-24(fp)
			}

			pxCurrentTCB->eNotifyState = eNotWaitingNotification;
    4388:	d0a02297 	ldw	r2,-32630(gp)
    438c:	10001315 	stw	zero,76(r2)
		}
		taskEXIT_CRITICAL();
    4390:	00040fc0 	call	40fc <vTaskExitCritical>

		return xReturn;
    4394:	e0bffa17 	ldw	r2,-24(fp)
	}
    4398:	e037883a 	mov	sp,fp
    439c:	dfc00117 	ldw	ra,4(sp)
    43a0:	df000017 	ldw	fp,0(sp)
    43a4:	dec00204 	addi	sp,sp,8
    43a8:	f800283a 	ret

000043ac <xTaskNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction )
	{
    43ac:	defff804 	addi	sp,sp,-32
    43b0:	dfc00715 	stw	ra,28(sp)
    43b4:	df000615 	stw	fp,24(sp)
    43b8:	df000604 	addi	fp,sp,24
    43bc:	e13ffd15 	stw	r4,-12(fp)
    43c0:	e17ffe15 	stw	r5,-8(fp)
    43c4:	e1bfff15 	stw	r6,-4(fp)
	TCB_t * pxTCB;
	eNotifyValue eOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
    43c8:	00800044 	movi	r2,1
    43cc:	e0bffa15 	stw	r2,-24(fp)

		configASSERT( xTaskToNotify );
		pxTCB = ( TCB_t * ) xTaskToNotify;
    43d0:	e0bffd17 	ldw	r2,-12(fp)
    43d4:	e0bffb15 	stw	r2,-20(fp)

		taskENTER_CRITICAL();
    43d8:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
    43dc:	e0bffb17 	ldw	r2,-20(fp)
    43e0:	10801317 	ldw	r2,76(r2)
    43e4:	e0bffc15 	stw	r2,-16(fp)

			pxTCB->eNotifyState = eNotified;
    43e8:	e0bffb17 	ldw	r2,-20(fp)
    43ec:	00c00084 	movi	r3,2
    43f0:	10c01315 	stw	r3,76(r2)

			switch( eAction )
    43f4:	e0bfff17 	ldw	r2,-4(fp)
    43f8:	10800168 	cmpgeui	r2,r2,5
    43fc:	1000271e 	bne	r2,zero,449c <xTaskNotify+0xf0>
    4400:	e0bfff17 	ldw	r2,-4(fp)
    4404:	100690ba 	slli	r3,r2,2
    4408:	00800034 	movhi	r2,0
    440c:	10910704 	addi	r2,r2,17436
    4410:	1885883a 	add	r2,r3,r2
    4414:	10800017 	ldw	r2,0(r2)
    4418:	1000683a 	jmp	r2
    441c:	00004498 	cmpnei	zero,zero,274
    4420:	00004430 	cmpltui	zero,zero,272
    4424:	0000444c 	andi	zero,zero,273
    4428:	00004464 	muli	zero,zero,273
    442c:	00004474 	movhi	zero,273
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
    4430:	e0bffb17 	ldw	r2,-20(fp)
    4434:	10c01217 	ldw	r3,72(r2)
    4438:	e0bffe17 	ldw	r2,-8(fp)
    443c:	1886b03a 	or	r3,r3,r2
    4440:	e0bffb17 	ldw	r2,-20(fp)
    4444:	10c01215 	stw	r3,72(r2)
					break;
    4448:	00001406 	br	449c <xTaskNotify+0xf0>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
    444c:	e0bffb17 	ldw	r2,-20(fp)
    4450:	10801217 	ldw	r2,72(r2)
    4454:	10c00044 	addi	r3,r2,1
    4458:	e0bffb17 	ldw	r2,-20(fp)
    445c:	10c01215 	stw	r3,72(r2)
					break;
    4460:	00000e06 	br	449c <xTaskNotify+0xf0>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
    4464:	e0bffb17 	ldw	r2,-20(fp)
    4468:	e0fffe17 	ldw	r3,-8(fp)
    446c:	10c01215 	stw	r3,72(r2)
					break;
    4470:	00000a06 	br	449c <xTaskNotify+0xf0>

				case eSetValueWithoutOverwrite :
					if( eOriginalNotifyState != eNotified )
    4474:	e0bffc17 	ldw	r2,-16(fp)
    4478:	108000a0 	cmpeqi	r2,r2,2
    447c:	1000041e 	bne	r2,zero,4490 <xTaskNotify+0xe4>
					{
						pxTCB->ulNotifiedValue = ulValue;
    4480:	e0bffb17 	ldw	r2,-20(fp)
    4484:	e0fffe17 	ldw	r3,-8(fp)
    4488:	10c01215 	stw	r3,72(r2)
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
    448c:	00000306 	br	449c <xTaskNotify+0xf0>
						pxTCB->ulNotifiedValue = ulValue;
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
    4490:	e03ffa15 	stw	zero,-24(fp)
					}
					break;
    4494:	00000106 	br	449c <xTaskNotify+0xf0>

				case eNoAction:
					/* The task is being notified without its notify value being
					updated. */
					break;
    4498:	0001883a 	nop
			}


			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
    449c:	e0bffc17 	ldw	r2,-16(fp)
    44a0:	10800058 	cmpnei	r2,r2,1
    44a4:	10001c1e 	bne	r2,zero,4518 <xTaskNotify+0x16c>
			{
				( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    44a8:	e0bffb17 	ldw	r2,-20(fp)
    44ac:	10800104 	addi	r2,r2,4
    44b0:	1009883a 	mov	r4,r2
    44b4:	00015fc0 	call	15fc <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
    44b8:	e0bffb17 	ldw	r2,-20(fp)
    44bc:	10800b17 	ldw	r2,44(r2)
    44c0:	d0e02897 	ldw	r3,-32606(gp)
    44c4:	1880032e 	bgeu	r3,r2,44d4 <xTaskNotify+0x128>
    44c8:	e0bffb17 	ldw	r2,-20(fp)
    44cc:	10800b17 	ldw	r2,44(r2)
    44d0:	d0a02895 	stw	r2,-32606(gp)
    44d4:	e0bffb17 	ldw	r2,-20(fp)
    44d8:	10800b17 	ldw	r2,44(r2)
    44dc:	10c00524 	muli	r3,r2,20
    44e0:	00820234 	movhi	r2,2056
    44e4:	10bf2104 	addi	r2,r2,-892
    44e8:	1887883a 	add	r3,r3,r2
    44ec:	e0bffb17 	ldw	r2,-20(fp)
    44f0:	10800104 	addi	r2,r2,4
    44f4:	100b883a 	mov	r5,r2
    44f8:	1809883a 	mov	r4,r3
    44fc:	00014980 	call	1498 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    4500:	e0bffb17 	ldw	r2,-20(fp)
    4504:	10800b17 	ldw	r2,44(r2)
    4508:	d0e02297 	ldw	r3,-32630(gp)
    450c:	18c00b17 	ldw	r3,44(r3)
    4510:	1880012e 	bgeu	r3,r2,4518 <xTaskNotify+0x16c>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					portYIELD_WITHIN_API();
    4514:	003b683a 	trap	0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    4518:	00040fc0 	call	40fc <vTaskExitCritical>

		return xReturn;
    451c:	e0bffa17 	ldw	r2,-24(fp)
	}
    4520:	e037883a 	mov	sp,fp
    4524:	dfc00117 	ldw	ra,4(sp)
    4528:	df000017 	ldw	fp,0(sp)
    452c:	dec00204 	addi	sp,sp,8
    4530:	f800283a 	ret

00004534 <xTaskNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, BaseType_t *pxHigherPriorityTaskWoken )
	{
    4534:	defff604 	addi	sp,sp,-40
    4538:	dfc00915 	stw	ra,36(sp)
    453c:	df000815 	stw	fp,32(sp)
    4540:	df000804 	addi	fp,sp,32
    4544:	e13ffc15 	stw	r4,-16(fp)
    4548:	e17ffd15 	stw	r5,-12(fp)
    454c:	e1bffe15 	stw	r6,-8(fp)
    4550:	e1ffff15 	stw	r7,-4(fp)
	TCB_t * pxTCB;
	eNotifyValue eOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
    4554:	00800044 	movi	r2,1
    4558:	e0bff815 	stw	r2,-32(fp)
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		pxTCB = ( TCB_t * ) xTaskToNotify;
    455c:	e0bffc17 	ldw	r2,-16(fp)
    4560:	e0bff915 	stw	r2,-28(fp)

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    4564:	e03ffa15 	stw	zero,-24(fp)
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
    4568:	e0bff917 	ldw	r2,-28(fp)
    456c:	10801317 	ldw	r2,76(r2)
    4570:	e0bffb15 	stw	r2,-20(fp)

			pxTCB->eNotifyState = eNotified;
    4574:	e0bff917 	ldw	r2,-28(fp)
    4578:	00c00084 	movi	r3,2
    457c:	10c01315 	stw	r3,76(r2)

			switch( eAction )
    4580:	e0bffe17 	ldw	r2,-8(fp)
    4584:	10800168 	cmpgeui	r2,r2,5
    4588:	1000271e 	bne	r2,zero,4628 <xTaskNotifyFromISR+0xf4>
    458c:	e0bffe17 	ldw	r2,-8(fp)
    4590:	100690ba 	slli	r3,r2,2
    4594:	00800034 	movhi	r2,0
    4598:	10916a04 	addi	r2,r2,17832
    459c:	1885883a 	add	r2,r3,r2
    45a0:	10800017 	ldw	r2,0(r2)
    45a4:	1000683a 	jmp	r2
    45a8:	00004624 	muli	zero,zero,280
    45ac:	000045bc 	xorhi	zero,zero,278
    45b0:	000045d8 	cmpnei	zero,zero,279
    45b4:	000045f0 	cmpltui	zero,zero,279
    45b8:	00004600 	call	460 <vCoRoutineAddToDelayedList+0x80>
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
    45bc:	e0bff917 	ldw	r2,-28(fp)
    45c0:	10c01217 	ldw	r3,72(r2)
    45c4:	e0bffd17 	ldw	r2,-12(fp)
    45c8:	1886b03a 	or	r3,r3,r2
    45cc:	e0bff917 	ldw	r2,-28(fp)
    45d0:	10c01215 	stw	r3,72(r2)
					break;
    45d4:	00001406 	br	4628 <xTaskNotifyFromISR+0xf4>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
    45d8:	e0bff917 	ldw	r2,-28(fp)
    45dc:	10801217 	ldw	r2,72(r2)
    45e0:	10c00044 	addi	r3,r2,1
    45e4:	e0bff917 	ldw	r2,-28(fp)
    45e8:	10c01215 	stw	r3,72(r2)
					break;
    45ec:	00000e06 	br	4628 <xTaskNotifyFromISR+0xf4>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
    45f0:	e0bff917 	ldw	r2,-28(fp)
    45f4:	e0fffd17 	ldw	r3,-12(fp)
    45f8:	10c01215 	stw	r3,72(r2)
					break;
    45fc:	00000a06 	br	4628 <xTaskNotifyFromISR+0xf4>

				case eSetValueWithoutOverwrite :
					if( eOriginalNotifyState != eNotified )
    4600:	e0bffb17 	ldw	r2,-20(fp)
    4604:	108000a0 	cmpeqi	r2,r2,2
    4608:	1000041e 	bne	r2,zero,461c <xTaskNotifyFromISR+0xe8>
					{
						pxTCB->ulNotifiedValue = ulValue;
    460c:	e0bff917 	ldw	r2,-28(fp)
    4610:	e0fffd17 	ldw	r3,-12(fp)
    4614:	10c01215 	stw	r3,72(r2)
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
    4618:	00000306 	br	4628 <xTaskNotifyFromISR+0xf4>
						pxTCB->ulNotifiedValue = ulValue;
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
    461c:	e03ff815 	stw	zero,-32(fp)
					}
					break;
    4620:	00000106 	br	4628 <xTaskNotifyFromISR+0xf4>

				case eNoAction :
					/* The task is being notified without its notify value being
					updated. */
					break;
    4624:	0001883a 	nop
			}


			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
    4628:	e0bffb17 	ldw	r2,-20(fp)
    462c:	10800058 	cmpnei	r2,r2,1
    4630:	1000291e 	bne	r2,zero,46d8 <xTaskNotifyFromISR+0x1a4>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    4634:	d0a02e97 	ldw	r2,-32582(gp)
    4638:	1000171e 	bne	r2,zero,4698 <xTaskNotifyFromISR+0x164>
				{
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    463c:	e0bff917 	ldw	r2,-28(fp)
    4640:	10800104 	addi	r2,r2,4
    4644:	1009883a 	mov	r4,r2
    4648:	00015fc0 	call	15fc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    464c:	e0bff917 	ldw	r2,-28(fp)
    4650:	10800b17 	ldw	r2,44(r2)
    4654:	d0e02897 	ldw	r3,-32606(gp)
    4658:	1880032e 	bgeu	r3,r2,4668 <xTaskNotifyFromISR+0x134>
    465c:	e0bff917 	ldw	r2,-28(fp)
    4660:	10800b17 	ldw	r2,44(r2)
    4664:	d0a02895 	stw	r2,-32606(gp)
    4668:	e0bff917 	ldw	r2,-28(fp)
    466c:	10800b17 	ldw	r2,44(r2)
    4670:	10c00524 	muli	r3,r2,20
    4674:	00820234 	movhi	r2,2056
    4678:	10bf2104 	addi	r2,r2,-892
    467c:	1887883a 	add	r3,r3,r2
    4680:	e0bff917 	ldw	r2,-28(fp)
    4684:	10800104 	addi	r2,r2,4
    4688:	100b883a 	mov	r5,r2
    468c:	1809883a 	mov	r4,r3
    4690:	00014980 	call	1498 <vListInsertEnd>
    4694:	00000606 	br	46b0 <xTaskNotifyFromISR+0x17c>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
    4698:	e0bff917 	ldw	r2,-28(fp)
    469c:	10800604 	addi	r2,r2,24
    46a0:	100b883a 	mov	r5,r2
    46a4:	01020234 	movhi	r4,2056
    46a8:	213f6704 	addi	r4,r4,-612
    46ac:	00014980 	call	1498 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    46b0:	e0bff917 	ldw	r2,-28(fp)
    46b4:	10800b17 	ldw	r2,44(r2)
    46b8:	d0e02297 	ldw	r3,-32630(gp)
    46bc:	18c00b17 	ldw	r3,44(r3)
    46c0:	1880052e 	bgeu	r3,r2,46d8 <xTaskNotifyFromISR+0x1a4>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
    46c4:	e0bfff17 	ldw	r2,-4(fp)
    46c8:	10000326 	beq	r2,zero,46d8 <xTaskNotifyFromISR+0x1a4>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
    46cc:	e0bfff17 	ldw	r2,-4(fp)
    46d0:	00c00044 	movi	r3,1
    46d4:	10c00015 	stw	r3,0(r2)
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
    46d8:	e0bff817 	ldw	r2,-32(fp)
	}
    46dc:	e037883a 	mov	sp,fp
    46e0:	dfc00117 	ldw	ra,4(sp)
    46e4:	df000017 	ldw	fp,0(sp)
    46e8:	dec00204 	addi	sp,sp,8
    46ec:	f800283a 	ret

000046f0 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
    46f0:	defff904 	addi	sp,sp,-28
    46f4:	dfc00615 	stw	ra,24(sp)
    46f8:	df000515 	stw	fp,20(sp)
    46fc:	df000504 	addi	fp,sp,20
    4700:	e13ffe15 	stw	r4,-8(fp)
    4704:	e17fff15 	stw	r5,-4(fp)
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		pxTCB = ( TCB_t * ) xTaskToNotify;
    4708:	e0bffe17 	ldw	r2,-8(fp)
    470c:	e0bffb15 	stw	r2,-20(fp)

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    4710:	e03ffc15 	stw	zero,-16(fp)
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
    4714:	e0bffb17 	ldw	r2,-20(fp)
    4718:	10801317 	ldw	r2,76(r2)
    471c:	e0bffd15 	stw	r2,-12(fp)
			pxTCB->eNotifyState = eNotified;
    4720:	e0bffb17 	ldw	r2,-20(fp)
    4724:	00c00084 	movi	r3,2
    4728:	10c01315 	stw	r3,76(r2)

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
    472c:	e0bffb17 	ldw	r2,-20(fp)
    4730:	10801217 	ldw	r2,72(r2)
    4734:	10c00044 	addi	r3,r2,1
    4738:	e0bffb17 	ldw	r2,-20(fp)
    473c:	10c01215 	stw	r3,72(r2)

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
    4740:	e0bffd17 	ldw	r2,-12(fp)
    4744:	10800058 	cmpnei	r2,r2,1
    4748:	1000291e 	bne	r2,zero,47f0 <vTaskNotifyGiveFromISR+0x100>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    474c:	d0a02e97 	ldw	r2,-32582(gp)
    4750:	1000171e 	bne	r2,zero,47b0 <vTaskNotifyGiveFromISR+0xc0>
				{
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    4754:	e0bffb17 	ldw	r2,-20(fp)
    4758:	10800104 	addi	r2,r2,4
    475c:	1009883a 	mov	r4,r2
    4760:	00015fc0 	call	15fc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    4764:	e0bffb17 	ldw	r2,-20(fp)
    4768:	10800b17 	ldw	r2,44(r2)
    476c:	d0e02897 	ldw	r3,-32606(gp)
    4770:	1880032e 	bgeu	r3,r2,4780 <vTaskNotifyGiveFromISR+0x90>
    4774:	e0bffb17 	ldw	r2,-20(fp)
    4778:	10800b17 	ldw	r2,44(r2)
    477c:	d0a02895 	stw	r2,-32606(gp)
    4780:	e0bffb17 	ldw	r2,-20(fp)
    4784:	10800b17 	ldw	r2,44(r2)
    4788:	10c00524 	muli	r3,r2,20
    478c:	00820234 	movhi	r2,2056
    4790:	10bf2104 	addi	r2,r2,-892
    4794:	1887883a 	add	r3,r3,r2
    4798:	e0bffb17 	ldw	r2,-20(fp)
    479c:	10800104 	addi	r2,r2,4
    47a0:	100b883a 	mov	r5,r2
    47a4:	1809883a 	mov	r4,r3
    47a8:	00014980 	call	1498 <vListInsertEnd>
    47ac:	00000606 	br	47c8 <vTaskNotifyGiveFromISR+0xd8>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
    47b0:	e0bffb17 	ldw	r2,-20(fp)
    47b4:	10800604 	addi	r2,r2,24
    47b8:	100b883a 	mov	r5,r2
    47bc:	01020234 	movhi	r4,2056
    47c0:	213f6704 	addi	r4,r4,-612
    47c4:	00014980 	call	1498 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    47c8:	e0bffb17 	ldw	r2,-20(fp)
    47cc:	10800b17 	ldw	r2,44(r2)
    47d0:	d0e02297 	ldw	r3,-32630(gp)
    47d4:	18c00b17 	ldw	r3,44(r3)
    47d8:	1880052e 	bgeu	r3,r2,47f0 <vTaskNotifyGiveFromISR+0x100>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
    47dc:	e0bfff17 	ldw	r2,-4(fp)
    47e0:	10000326 	beq	r2,zero,47f0 <vTaskNotifyGiveFromISR+0x100>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
    47e4:	e0bfff17 	ldw	r2,-4(fp)
    47e8:	00c00044 	movi	r3,1
    47ec:	10c00015 	stw	r3,0(r2)
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
    47f0:	0001883a 	nop
    47f4:	e037883a 	mov	sp,fp
    47f8:	dfc00117 	ldw	ra,4(sp)
    47fc:	df000017 	ldw	fp,0(sp)
    4800:	dec00204 	addi	sp,sp,8
    4804:	f800283a 	ret

00004808 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
    4808:	defff904 	addi	sp,sp,-28
    480c:	dfc00615 	stw	ra,24(sp)
    4810:	df000515 	stw	fp,20(sp)
    4814:	df000504 	addi	fp,sp,20
BaseType_t xReturn = pdFAIL;
    4818:	e03fff15 	stw	zero,-4(fp)

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
    481c:	00050080 	call	5008 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
    4820:	d0a03197 	ldw	r2,-32570(gp)
    4824:	10000d26 	beq	r2,zero,485c <xTimerCreateTimerTask+0x54>
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
    4828:	d8000315 	stw	zero,12(sp)
    482c:	d8000215 	stw	zero,8(sp)
    4830:	d8000115 	stw	zero,4(sp)
    4834:	008000c4 	movi	r2,3
    4838:	d8800015 	stw	r2,0(sp)
    483c:	000f883a 	mov	r7,zero
    4840:	01820004 	movi	r6,2048
    4844:	01420034 	movhi	r5,2048
    4848:	29401404 	addi	r5,r5,80
    484c:	01000034 	movhi	r4,0
    4850:	2112b904 	addi	r4,r4,19172
    4854:	0002b780 	call	2b78 <xTaskGenericCreate>
    4858:	e0bfff15 	stw	r2,-4(fp)
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
	return xReturn;
    485c:	e0bfff17 	ldw	r2,-4(fp)
}
    4860:	e037883a 	mov	sp,fp
    4864:	dfc00117 	ldw	ra,4(sp)
    4868:	df000017 	ldw	fp,0(sp)
    486c:	dec00204 	addi	sp,sp,8
    4870:	f800283a 	ret

00004874 <xTimerCreate>:
/*-----------------------------------------------------------*/

TimerHandle_t xTimerCreate( const char * const pcTimerName, const TickType_t xTimerPeriodInTicks, const UBaseType_t uxAutoReload, void * const pvTimerID, TimerCallbackFunction_t pxCallbackFunction ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    4874:	defff904 	addi	sp,sp,-28
    4878:	dfc00615 	stw	ra,24(sp)
    487c:	df000515 	stw	fp,20(sp)
    4880:	df000504 	addi	fp,sp,20
    4884:	e13ffc15 	stw	r4,-16(fp)
    4888:	e17ffd15 	stw	r5,-12(fp)
    488c:	e1bffe15 	stw	r6,-8(fp)
    4890:	e1ffff15 	stw	r7,-4(fp)
Timer_t *pxNewTimer;

	/* Allocate the timer structure. */
	if( xTimerPeriodInTicks == ( TickType_t ) 0U )
    4894:	e0bffd17 	ldw	r2,-12(fp)
    4898:	1000021e 	bne	r2,zero,48a4 <xTimerCreate+0x30>
	{
		pxNewTimer = NULL;
    489c:	e03ffb15 	stw	zero,-20(fp)
    48a0:	00001906 	br	4908 <xTimerCreate+0x94>
	}
	else
	{
		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) );
    48a4:	01000a04 	movi	r4,40
    48a8:	0000fd00 	call	fd0 <pvPortMalloc>
    48ac:	e0bffb15 	stw	r2,-20(fp)
		if( pxNewTimer != NULL )
    48b0:	e0bffb17 	ldw	r2,-20(fp)
    48b4:	10001426 	beq	r2,zero,4908 <xTimerCreate+0x94>
		{
			/* Ensure the infrastructure used by the timer service task has been
			created/initialised. */
			prvCheckForValidListAndQueue();
    48b8:	00050080 	call	5008 <prvCheckForValidListAndQueue>

			/* Initialise the timer structure members using the function parameters. */
			pxNewTimer->pcTimerName = pcTimerName;
    48bc:	e0bffb17 	ldw	r2,-20(fp)
    48c0:	e0fffc17 	ldw	r3,-16(fp)
    48c4:	10c00015 	stw	r3,0(r2)
			pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
    48c8:	e0bffb17 	ldw	r2,-20(fp)
    48cc:	e0fffd17 	ldw	r3,-12(fp)
    48d0:	10c00615 	stw	r3,24(r2)
			pxNewTimer->uxAutoReload = uxAutoReload;
    48d4:	e0bffb17 	ldw	r2,-20(fp)
    48d8:	e0fffe17 	ldw	r3,-8(fp)
    48dc:	10c00715 	stw	r3,28(r2)
			pxNewTimer->pvTimerID = pvTimerID;
    48e0:	e0bffb17 	ldw	r2,-20(fp)
    48e4:	e0ffff17 	ldw	r3,-4(fp)
    48e8:	10c00815 	stw	r3,32(r2)
			pxNewTimer->pxCallbackFunction = pxCallbackFunction;
    48ec:	e0bffb17 	ldw	r2,-20(fp)
    48f0:	e0c00217 	ldw	r3,8(fp)
    48f4:	10c00915 	stw	r3,36(r2)
			vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
    48f8:	e0bffb17 	ldw	r2,-20(fp)
    48fc:	10800104 	addi	r2,r2,4
    4900:	1009883a 	mov	r4,r2
    4904:	000146c0 	call	146c <vListInitialiseItem>
	}

	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );

	return ( TimerHandle_t ) pxNewTimer;
    4908:	e0bffb17 	ldw	r2,-20(fp)
}
    490c:	e037883a 	mov	sp,fp
    4910:	dfc00117 	ldw	ra,4(sp)
    4914:	df000017 	ldw	fp,0(sp)
    4918:	dec00204 	addi	sp,sp,8
    491c:	f800283a 	ret

00004920 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
    4920:	defff604 	addi	sp,sp,-40
    4924:	dfc00915 	stw	ra,36(sp)
    4928:	df000815 	stw	fp,32(sp)
    492c:	df000804 	addi	fp,sp,32
    4930:	e13ffc15 	stw	r4,-16(fp)
    4934:	e17ffd15 	stw	r5,-12(fp)
    4938:	e1bffe15 	stw	r6,-8(fp)
    493c:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xReturn = pdFAIL;
    4940:	e03ff815 	stw	zero,-32(fp)
DaemonTaskMessage_t xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
    4944:	d0a03197 	ldw	r2,-32570(gp)
    4948:	10002626 	beq	r2,zero,49e4 <xTimerGenericCommand+0xc4>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
    494c:	e0bffd17 	ldw	r2,-12(fp)
    4950:	e0bff915 	stw	r2,-28(fp)
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
    4954:	e0bffe17 	ldw	r2,-8(fp)
    4958:	e0bffa15 	stw	r2,-24(fp)
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
    495c:	e0bffc17 	ldw	r2,-16(fp)
    4960:	e0bffb15 	stw	r2,-20(fp)

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
    4964:	e0bffd17 	ldw	r2,-12(fp)
    4968:	10800188 	cmpgei	r2,r2,6
    496c:	1000151e 	bne	r2,zero,49c4 <xTimerGenericCommand+0xa4>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
    4970:	0003e380 	call	3e38 <xTaskGetSchedulerState>
    4974:	10800098 	cmpnei	r2,r2,2
    4978:	1000091e 	bne	r2,zero,49a0 <xTimerGenericCommand+0x80>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
    497c:	d0a03197 	ldw	r2,-32570(gp)
    4980:	e0fff904 	addi	r3,fp,-28
    4984:	000f883a 	mov	r7,zero
    4988:	e1800217 	ldw	r6,8(fp)
    498c:	180b883a 	mov	r5,r3
    4990:	1009883a 	mov	r4,r2
    4994:	0001edc0 	call	1edc <xQueueGenericSend>
    4998:	e0bff815 	stw	r2,-32(fp)
    499c:	00001106 	br	49e4 <xTimerGenericCommand+0xc4>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
    49a0:	d0a03197 	ldw	r2,-32570(gp)
    49a4:	e0fff904 	addi	r3,fp,-28
    49a8:	000f883a 	mov	r7,zero
    49ac:	000d883a 	mov	r6,zero
    49b0:	180b883a 	mov	r5,r3
    49b4:	1009883a 	mov	r4,r2
    49b8:	0001edc0 	call	1edc <xQueueGenericSend>
    49bc:	e0bff815 	stw	r2,-32(fp)
    49c0:	00000806 	br	49e4 <xTimerGenericCommand+0xc4>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
    49c4:	d0a03197 	ldw	r2,-32570(gp)
    49c8:	e0fff904 	addi	r3,fp,-28
    49cc:	000f883a 	mov	r7,zero
    49d0:	e1bfff17 	ldw	r6,-4(fp)
    49d4:	180b883a 	mov	r5,r3
    49d8:	1009883a 	mov	r4,r2
    49dc:	000207c0 	call	207c <xQueueGenericSendFromISR>
    49e0:	e0bff815 	stw	r2,-32(fp)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
    49e4:	e0bff817 	ldw	r2,-32(fp)
}
    49e8:	e037883a 	mov	sp,fp
    49ec:	dfc00117 	ldw	ra,4(sp)
    49f0:	df000017 	ldw	fp,0(sp)
    49f4:	dec00204 	addi	sp,sp,8
    49f8:	f800283a 	ret

000049fc <pcTimerGetTimerName>:

#endif
/*-----------------------------------------------------------*/

const char * pcTimerGetTimerName( TimerHandle_t xTimer )
{
    49fc:	defffd04 	addi	sp,sp,-12
    4a00:	df000215 	stw	fp,8(sp)
    4a04:	df000204 	addi	fp,sp,8
    4a08:	e13fff15 	stw	r4,-4(fp)
Timer_t *pxTimer = ( Timer_t * ) xTimer;
    4a0c:	e0bfff17 	ldw	r2,-4(fp)
    4a10:	e0bffe15 	stw	r2,-8(fp)

	return pxTimer->pcTimerName;
    4a14:	e0bffe17 	ldw	r2,-8(fp)
    4a18:	10800017 	ldw	r2,0(r2)
}
    4a1c:	e037883a 	mov	sp,fp
    4a20:	df000017 	ldw	fp,0(sp)
    4a24:	dec00104 	addi	sp,sp,4
    4a28:	f800283a 	ret

00004a2c <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
    4a2c:	defff904 	addi	sp,sp,-28
    4a30:	dfc00615 	stw	ra,24(sp)
    4a34:	df000515 	stw	fp,20(sp)
    4a38:	df000504 	addi	fp,sp,20
    4a3c:	e13ffe15 	stw	r4,-8(fp)
    4a40:	e17fff15 	stw	r5,-4(fp)
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
    4a44:	d0a02f97 	ldw	r2,-32578(gp)
    4a48:	10800317 	ldw	r2,12(r2)
    4a4c:	10800317 	ldw	r2,12(r2)
    4a50:	e0bffc15 	stw	r2,-16(fp)

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    4a54:	e0bffc17 	ldw	r2,-16(fp)
    4a58:	10800104 	addi	r2,r2,4
    4a5c:	1009883a 	mov	r4,r2
    4a60:	00015fc0 	call	15fc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    4a64:	e0bffc17 	ldw	r2,-16(fp)
    4a68:	10800717 	ldw	r2,28(r2)
    4a6c:	10800058 	cmpnei	r2,r2,1
    4a70:	1000121e 	bne	r2,zero,4abc <prvProcessExpiredTimer+0x90>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
    4a74:	e0bffc17 	ldw	r2,-16(fp)
    4a78:	10c00617 	ldw	r3,24(r2)
    4a7c:	e0bffe17 	ldw	r2,-8(fp)
    4a80:	1885883a 	add	r2,r3,r2
    4a84:	e1fffe17 	ldw	r7,-8(fp)
    4a88:	e1bfff17 	ldw	r6,-4(fp)
    4a8c:	100b883a 	mov	r5,r2
    4a90:	e13ffc17 	ldw	r4,-16(fp)
    4a94:	0004c840 	call	4c84 <prvInsertTimerInActiveList>
    4a98:	10800058 	cmpnei	r2,r2,1
    4a9c:	1000071e 	bne	r2,zero,4abc <prvProcessExpiredTimer+0x90>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
    4aa0:	d8000015 	stw	zero,0(sp)
    4aa4:	000f883a 	mov	r7,zero
    4aa8:	e1bffe17 	ldw	r6,-8(fp)
    4aac:	000b883a 	mov	r5,zero
    4ab0:	e13ffc17 	ldw	r4,-16(fp)
    4ab4:	00049200 	call	4920 <xTimerGenericCommand>
    4ab8:	e0bffd15 	stw	r2,-12(fp)
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    4abc:	e0bffc17 	ldw	r2,-16(fp)
    4ac0:	10800917 	ldw	r2,36(r2)
    4ac4:	e13ffc17 	ldw	r4,-16(fp)
    4ac8:	103ee83a 	callr	r2
}
    4acc:	0001883a 	nop
    4ad0:	e037883a 	mov	sp,fp
    4ad4:	dfc00117 	ldw	ra,4(sp)
    4ad8:	df000017 	ldw	fp,0(sp)
    4adc:	dec00204 	addi	sp,sp,8
    4ae0:	f800283a 	ret

00004ae4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
    4ae4:	defffb04 	addi	sp,sp,-20
    4ae8:	dfc00415 	stw	ra,16(sp)
    4aec:	df000315 	stw	fp,12(sp)
    4af0:	df000304 	addi	fp,sp,12
    4af4:	e13fff15 	stw	r4,-4(fp)

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
    4af8:	e0bffe04 	addi	r2,fp,-8
    4afc:	1009883a 	mov	r4,r2
    4b00:	0004bc00 	call	4bc0 <prvGetNextExpireTime>
    4b04:	e0bffd15 	stw	r2,-12(fp)

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
    4b08:	e0bffe17 	ldw	r2,-8(fp)
    4b0c:	100b883a 	mov	r5,r2
    4b10:	e13ffd17 	ldw	r4,-12(fp)
    4b14:	0004b200 	call	4b20 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
    4b18:	0004d600 	call	4d60 <prvProcessReceivedCommands>
	}
    4b1c:	003ff606 	br	4af8 <__alt_data_end+0xf0004af8>

00004b20 <prvProcessTimerOrBlockTask>:
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty )
{
    4b20:	defffa04 	addi	sp,sp,-24
    4b24:	dfc00515 	stw	ra,20(sp)
    4b28:	df000415 	stw	fp,16(sp)
    4b2c:	df000404 	addi	fp,sp,16
    4b30:	e13ffe15 	stw	r4,-8(fp)
    4b34:	e17fff15 	stw	r5,-4(fp)
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
    4b38:	0002f6c0 	call	2f6c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    4b3c:	e0bffd04 	addi	r2,fp,-12
    4b40:	1009883a 	mov	r4,r2
    4b44:	0004c200 	call	4c20 <prvSampleTimeNow>
    4b48:	e0bffc15 	stw	r2,-16(fp)
		if( xTimerListsWereSwitched == pdFALSE )
    4b4c:	e0bffd17 	ldw	r2,-12(fp)
    4b50:	1000141e 	bne	r2,zero,4ba4 <prvProcessTimerOrBlockTask+0x84>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
    4b54:	e0bfff17 	ldw	r2,-4(fp)
    4b58:	1000081e 	bne	r2,zero,4b7c <prvProcessTimerOrBlockTask+0x5c>
    4b5c:	e0bffe17 	ldw	r2,-8(fp)
    4b60:	e0fffc17 	ldw	r3,-16(fp)
    4b64:	18800536 	bltu	r3,r2,4b7c <prvProcessTimerOrBlockTask+0x5c>
			{
				( void ) xTaskResumeAll();
    4b68:	0002f980 	call	2f98 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
    4b6c:	e17ffc17 	ldw	r5,-16(fp)
    4b70:	e13ffe17 	ldw	r4,-8(fp)
    4b74:	0004a2c0 	call	4a2c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
    4b78:	00000b06 	br	4ba8 <prvProcessTimerOrBlockTask+0x88>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
    4b7c:	d1203197 	ldw	r4,-32570(gp)
    4b80:	e0fffe17 	ldw	r3,-8(fp)
    4b84:	e0bffc17 	ldw	r2,-16(fp)
    4b88:	1885c83a 	sub	r2,r3,r2
    4b8c:	100b883a 	mov	r5,r2
    4b90:	0002ae00 	call	2ae0 <vQueueWaitForMessageRestricted>

				if( xTaskResumeAll() == pdFALSE )
    4b94:	0002f980 	call	2f98 <xTaskResumeAll>
    4b98:	1000031e 	bne	r2,zero,4ba8 <prvProcessTimerOrBlockTask+0x88>
				{
					/* Yield to wait for either a command to arrive, or the
					block time to expire.  If a command arrived between the
					critical section being exited and this yield then the yield
					will not cause the task to block. */
					portYIELD_WITHIN_API();
    4b9c:	003b683a 	trap	0
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
    4ba0:	00000106 	br	4ba8 <prvProcessTimerOrBlockTask+0x88>
				}
			}
		}
		else
		{
			( void ) xTaskResumeAll();
    4ba4:	0002f980 	call	2f98 <xTaskResumeAll>
		}
	}
}
    4ba8:	0001883a 	nop
    4bac:	e037883a 	mov	sp,fp
    4bb0:	dfc00117 	ldw	ra,4(sp)
    4bb4:	df000017 	ldw	fp,0(sp)
    4bb8:	dec00204 	addi	sp,sp,8
    4bbc:	f800283a 	ret

00004bc0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
    4bc0:	defffd04 	addi	sp,sp,-12
    4bc4:	df000215 	stw	fp,8(sp)
    4bc8:	df000204 	addi	fp,sp,8
    4bcc:	e13fff15 	stw	r4,-4(fp)
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
    4bd0:	d0a02f97 	ldw	r2,-32578(gp)
    4bd4:	10800017 	ldw	r2,0(r2)
    4bd8:	1005003a 	cmpeq	r2,r2,zero
    4bdc:	10c03fcc 	andi	r3,r2,255
    4be0:	e0bfff17 	ldw	r2,-4(fp)
    4be4:	10c00015 	stw	r3,0(r2)
	if( *pxListWasEmpty == pdFALSE )
    4be8:	e0bfff17 	ldw	r2,-4(fp)
    4bec:	10800017 	ldw	r2,0(r2)
    4bf0:	1000051e 	bne	r2,zero,4c08 <prvGetNextExpireTime+0x48>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    4bf4:	d0a02f97 	ldw	r2,-32578(gp)
    4bf8:	10800317 	ldw	r2,12(r2)
    4bfc:	10800017 	ldw	r2,0(r2)
    4c00:	e0bffe15 	stw	r2,-8(fp)
    4c04:	00000106 	br	4c0c <prvGetNextExpireTime+0x4c>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
    4c08:	e03ffe15 	stw	zero,-8(fp)
	}

	return xNextExpireTime;
    4c0c:	e0bffe17 	ldw	r2,-8(fp)
}
    4c10:	e037883a 	mov	sp,fp
    4c14:	df000017 	ldw	fp,0(sp)
    4c18:	dec00104 	addi	sp,sp,4
    4c1c:	f800283a 	ret

00004c20 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
    4c20:	defffc04 	addi	sp,sp,-16
    4c24:	dfc00315 	stw	ra,12(sp)
    4c28:	df000215 	stw	fp,8(sp)
    4c2c:	df000204 	addi	fp,sp,8
    4c30:	e13fff15 	stw	r4,-4(fp)
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
    4c34:	00030dc0 	call	30dc <xTaskGetTickCount>
    4c38:	e0bffe15 	stw	r2,-8(fp)

	if( xTimeNow < xLastTime )
    4c3c:	d0a03297 	ldw	r2,-32566(gp)
    4c40:	e0fffe17 	ldw	r3,-8(fp)
    4c44:	1880052e 	bgeu	r3,r2,4c5c <prvSampleTimeNow+0x3c>
	{
		prvSwitchTimerLists();
    4c48:	0004ef80 	call	4ef8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
    4c4c:	e0bfff17 	ldw	r2,-4(fp)
    4c50:	00c00044 	movi	r3,1
    4c54:	10c00015 	stw	r3,0(r2)
    4c58:	00000206 	br	4c64 <prvSampleTimeNow+0x44>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
    4c5c:	e0bfff17 	ldw	r2,-4(fp)
    4c60:	10000015 	stw	zero,0(r2)
	}

	xLastTime = xTimeNow;
    4c64:	e0bffe17 	ldw	r2,-8(fp)
    4c68:	d0a03295 	stw	r2,-32566(gp)

	return xTimeNow;
    4c6c:	e0bffe17 	ldw	r2,-8(fp)
}
    4c70:	e037883a 	mov	sp,fp
    4c74:	dfc00117 	ldw	ra,4(sp)
    4c78:	df000017 	ldw	fp,0(sp)
    4c7c:	dec00204 	addi	sp,sp,8
    4c80:	f800283a 	ret

00004c84 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
    4c84:	defff904 	addi	sp,sp,-28
    4c88:	dfc00615 	stw	ra,24(sp)
    4c8c:	df000515 	stw	fp,20(sp)
    4c90:	df000504 	addi	fp,sp,20
    4c94:	e13ffc15 	stw	r4,-16(fp)
    4c98:	e17ffd15 	stw	r5,-12(fp)
    4c9c:	e1bffe15 	stw	r6,-8(fp)
    4ca0:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xProcessTimerNow = pdFALSE;
    4ca4:	e03ffb15 	stw	zero,-20(fp)

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
    4ca8:	e0bffc17 	ldw	r2,-16(fp)
    4cac:	e0fffd17 	ldw	r3,-12(fp)
    4cb0:	10c00115 	stw	r3,4(r2)
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
    4cb4:	e0bffc17 	ldw	r2,-16(fp)
    4cb8:	e0fffc17 	ldw	r3,-16(fp)
    4cbc:	10c00415 	stw	r3,16(r2)

	if( xNextExpiryTime <= xTimeNow )
    4cc0:	e0bffd17 	ldw	r2,-12(fp)
    4cc4:	e0fffe17 	ldw	r3,-8(fp)
    4cc8:	18801036 	bltu	r3,r2,4d0c <prvInsertTimerInActiveList+0x88>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
    4ccc:	e0fffe17 	ldw	r3,-8(fp)
    4cd0:	e0bfff17 	ldw	r2,-4(fp)
    4cd4:	1887c83a 	sub	r3,r3,r2
    4cd8:	e0bffc17 	ldw	r2,-16(fp)
    4cdc:	10800617 	ldw	r2,24(r2)
    4ce0:	18800336 	bltu	r3,r2,4cf0 <prvInsertTimerInActiveList+0x6c>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
    4ce4:	00800044 	movi	r2,1
    4ce8:	e0bffb15 	stw	r2,-20(fp)
    4cec:	00001606 	br	4d48 <prvInsertTimerInActiveList+0xc4>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
    4cf0:	d0e03097 	ldw	r3,-32574(gp)
    4cf4:	e0bffc17 	ldw	r2,-16(fp)
    4cf8:	10800104 	addi	r2,r2,4
    4cfc:	100b883a 	mov	r5,r2
    4d00:	1809883a 	mov	r4,r3
    4d04:	00015240 	call	1524 <vListInsert>
    4d08:	00000f06 	br	4d48 <prvInsertTimerInActiveList+0xc4>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
    4d0c:	e0fffe17 	ldw	r3,-8(fp)
    4d10:	e0bfff17 	ldw	r2,-4(fp)
    4d14:	1880062e 	bgeu	r3,r2,4d30 <prvInsertTimerInActiveList+0xac>
    4d18:	e0fffd17 	ldw	r3,-12(fp)
    4d1c:	e0bfff17 	ldw	r2,-4(fp)
    4d20:	18800336 	bltu	r3,r2,4d30 <prvInsertTimerInActiveList+0xac>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
    4d24:	00800044 	movi	r2,1
    4d28:	e0bffb15 	stw	r2,-20(fp)
    4d2c:	00000606 	br	4d48 <prvInsertTimerInActiveList+0xc4>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    4d30:	d0e02f97 	ldw	r3,-32578(gp)
    4d34:	e0bffc17 	ldw	r2,-16(fp)
    4d38:	10800104 	addi	r2,r2,4
    4d3c:	100b883a 	mov	r5,r2
    4d40:	1809883a 	mov	r4,r3
    4d44:	00015240 	call	1524 <vListInsert>
		}
	}

	return xProcessTimerNow;
    4d48:	e0bffb17 	ldw	r2,-20(fp)
}
    4d4c:	e037883a 	mov	sp,fp
    4d50:	dfc00117 	ldw	ra,4(sp)
    4d54:	df000017 	ldw	fp,0(sp)
    4d58:	dec00204 	addi	sp,sp,8
    4d5c:	f800283a 	ret

00004d60 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
    4d60:	defff604 	addi	sp,sp,-40
    4d64:	dfc00915 	stw	ra,36(sp)
    4d68:	df000815 	stw	fp,32(sp)
    4d6c:	df000804 	addi	fp,sp,32
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
    4d70:	00005306 	br	4ec0 <prvProcessReceivedCommands+0x160>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
    4d74:	e0bffc17 	ldw	r2,-16(fp)
    4d78:	10005116 	blt	r2,zero,4ec0 <prvProcessReceivedCommands+0x160>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
    4d7c:	e0bffe17 	ldw	r2,-8(fp)
    4d80:	e0bff915 	stw	r2,-28(fp)

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
    4d84:	e0bff917 	ldw	r2,-28(fp)
    4d88:	10800517 	ldw	r2,20(r2)
    4d8c:	10000426 	beq	r2,zero,4da0 <prvProcessReceivedCommands+0x40>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    4d90:	e0bff917 	ldw	r2,-28(fp)
    4d94:	10800104 	addi	r2,r2,4
    4d98:	1009883a 	mov	r4,r2
    4d9c:	00015fc0 	call	15fc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    4da0:	e0bfff04 	addi	r2,fp,-4
    4da4:	1009883a 	mov	r4,r2
    4da8:	0004c200 	call	4c20 <prvSampleTimeNow>
    4dac:	e0bffa15 	stw	r2,-24(fp)

			switch( xMessage.xMessageID )
    4db0:	e0bffc17 	ldw	r2,-16(fp)
    4db4:	10c002a8 	cmpgeui	r3,r2,10
    4db8:	1800401e 	bne	r3,zero,4ebc <prvProcessReceivedCommands+0x15c>
    4dbc:	100690ba 	slli	r3,r2,2
    4dc0:	00800034 	movhi	r2,0
    4dc4:	10937504 	addi	r2,r2,19924
    4dc8:	1885883a 	add	r2,r3,r2
    4dcc:	10800017 	ldw	r2,0(r2)
    4dd0:	1000683a 	jmp	r2
    4dd4:	00004dfc 	xorhi	zero,zero,311
    4dd8:	00004dfc 	xorhi	zero,zero,311
    4ddc:	00004dfc 	xorhi	zero,zero,311
    4de0:	00004ec0 	call	4ec <prvCheckPendingReadyList+0x54>
    4de4:	00004e7c 	xorhi	zero,zero,313
    4de8:	00004eb0 	cmpltui	zero,zero,314
    4dec:	00004dfc 	xorhi	zero,zero,311
    4df0:	00004dfc 	xorhi	zero,zero,311
    4df4:	00004ec0 	call	4ec <prvCheckPendingReadyList+0x54>
    4df8:	00004e7c 	xorhi	zero,zero,313
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) == pdTRUE )
    4dfc:	e0fffd17 	ldw	r3,-12(fp)
    4e00:	e0bff917 	ldw	r2,-28(fp)
    4e04:	10800617 	ldw	r2,24(r2)
    4e08:	1885883a 	add	r2,r3,r2
    4e0c:	e0fffd17 	ldw	r3,-12(fp)
    4e10:	180f883a 	mov	r7,r3
    4e14:	e1bffa17 	ldw	r6,-24(fp)
    4e18:	100b883a 	mov	r5,r2
    4e1c:	e13ff917 	ldw	r4,-28(fp)
    4e20:	0004c840 	call	4c84 <prvInsertTimerInActiveList>
    4e24:	10800058 	cmpnei	r2,r2,1
    4e28:	1000251e 	bne	r2,zero,4ec0 <prvProcessReceivedCommands+0x160>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    4e2c:	e0bff917 	ldw	r2,-28(fp)
    4e30:	10800917 	ldw	r2,36(r2)
    4e34:	e13ff917 	ldw	r4,-28(fp)
    4e38:	103ee83a 	callr	r2
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    4e3c:	e0bff917 	ldw	r2,-28(fp)
    4e40:	10800717 	ldw	r2,28(r2)
    4e44:	10800058 	cmpnei	r2,r2,1
    4e48:	10001d1e 	bne	r2,zero,4ec0 <prvProcessReceivedCommands+0x160>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
    4e4c:	e0fffd17 	ldw	r3,-12(fp)
    4e50:	e0bff917 	ldw	r2,-28(fp)
    4e54:	10800617 	ldw	r2,24(r2)
    4e58:	1885883a 	add	r2,r3,r2
    4e5c:	d8000015 	stw	zero,0(sp)
    4e60:	000f883a 	mov	r7,zero
    4e64:	100d883a 	mov	r6,r2
    4e68:	000b883a 	mov	r5,zero
    4e6c:	e13ff917 	ldw	r4,-28(fp)
    4e70:	00049200 	call	4920 <xTimerGenericCommand>
    4e74:	e0bffb15 	stw	r2,-20(fp)
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					break;
    4e78:	00001106 	br	4ec0 <prvProcessReceivedCommands+0x160>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
    4e7c:	e0fffd17 	ldw	r3,-12(fp)
    4e80:	e0bff917 	ldw	r2,-28(fp)
    4e84:	10c00615 	stw	r3,24(r2)
					longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot be
					zero the next expiry time can only be in the future, meaning
					(unlike for the xTimerStart() case above) there is no fail case
					that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
    4e88:	e0bff917 	ldw	r2,-28(fp)
    4e8c:	10c00617 	ldw	r3,24(r2)
    4e90:	e0bffa17 	ldw	r2,-24(fp)
    4e94:	1885883a 	add	r2,r3,r2
    4e98:	e1fffa17 	ldw	r7,-24(fp)
    4e9c:	e1bffa17 	ldw	r6,-24(fp)
    4ea0:	100b883a 	mov	r5,r2
    4ea4:	e13ff917 	ldw	r4,-28(fp)
    4ea8:	0004c840 	call	4c84 <prvInsertTimerInActiveList>
					break;
    4eac:	00000406 	br	4ec0 <prvProcessReceivedCommands+0x160>

				case tmrCOMMAND_DELETE :
					/* The timer has already been removed from the active list,
					just free up the memory. */
					vPortFree( pxTimer );
    4eb0:	e13ff917 	ldw	r4,-28(fp)
    4eb4:	00011500 	call	1150 <vPortFree>
					break;
    4eb8:	00000106 	br	4ec0 <prvProcessReceivedCommands+0x160>

				default	:
					/* Don't expect to get here. */
					break;
    4ebc:	0001883a 	nop
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
    4ec0:	d0a03197 	ldw	r2,-32570(gp)
    4ec4:	e0fffc04 	addi	r3,fp,-16
    4ec8:	000f883a 	mov	r7,zero
    4ecc:	000d883a 	mov	r6,zero
    4ed0:	180b883a 	mov	r5,r3
    4ed4:	1009883a 	mov	r4,r2
    4ed8:	000222c0 	call	222c <xQueueGenericReceive>
    4edc:	103fa51e 	bne	r2,zero,4d74 <__alt_data_end+0xf0004d74>
					/* Don't expect to get here. */
					break;
			}
		}
	}
}
    4ee0:	0001883a 	nop
    4ee4:	e037883a 	mov	sp,fp
    4ee8:	dfc00117 	ldw	ra,4(sp)
    4eec:	df000017 	ldw	fp,0(sp)
    4ef0:	dec00204 	addi	sp,sp,8
    4ef4:	f800283a 	ret

00004ef8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
    4ef8:	defff804 	addi	sp,sp,-32
    4efc:	dfc00715 	stw	ra,28(sp)
    4f00:	df000615 	stw	fp,24(sp)
    4f04:	df000604 	addi	fp,sp,24

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
    4f08:	00003006 	br	4fcc <prvSwitchTimerLists+0xd4>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    4f0c:	d0a02f97 	ldw	r2,-32578(gp)
    4f10:	10800317 	ldw	r2,12(r2)
    4f14:	10800017 	ldw	r2,0(r2)
    4f18:	e0bffb15 	stw	r2,-20(fp)

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
    4f1c:	d0a02f97 	ldw	r2,-32578(gp)
    4f20:	10800317 	ldw	r2,12(r2)
    4f24:	10800317 	ldw	r2,12(r2)
    4f28:	e0bffc15 	stw	r2,-16(fp)
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    4f2c:	e0bffc17 	ldw	r2,-16(fp)
    4f30:	10800104 	addi	r2,r2,4
    4f34:	1009883a 	mov	r4,r2
    4f38:	00015fc0 	call	15fc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    4f3c:	e0bffc17 	ldw	r2,-16(fp)
    4f40:	10800917 	ldw	r2,36(r2)
    4f44:	e13ffc17 	ldw	r4,-16(fp)
    4f48:	103ee83a 	callr	r2

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    4f4c:	e0bffc17 	ldw	r2,-16(fp)
    4f50:	10800717 	ldw	r2,28(r2)
    4f54:	10800058 	cmpnei	r2,r2,1
    4f58:	10001c1e 	bne	r2,zero,4fcc <prvSwitchTimerLists+0xd4>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
    4f5c:	e0bffc17 	ldw	r2,-16(fp)
    4f60:	10c00617 	ldw	r3,24(r2)
    4f64:	e0bffb17 	ldw	r2,-20(fp)
    4f68:	1885883a 	add	r2,r3,r2
    4f6c:	e0bffd15 	stw	r2,-12(fp)
			if( xReloadTime > xNextExpireTime )
    4f70:	e0bffd17 	ldw	r2,-12(fp)
    4f74:	e0fffb17 	ldw	r3,-20(fp)
    4f78:	18800d2e 	bgeu	r3,r2,4fb0 <prvSwitchTimerLists+0xb8>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
    4f7c:	e0bffc17 	ldw	r2,-16(fp)
    4f80:	e0fffd17 	ldw	r3,-12(fp)
    4f84:	10c00115 	stw	r3,4(r2)
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
    4f88:	e0bffc17 	ldw	r2,-16(fp)
    4f8c:	e0fffc17 	ldw	r3,-16(fp)
    4f90:	10c00415 	stw	r3,16(r2)
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    4f94:	d0e02f97 	ldw	r3,-32578(gp)
    4f98:	e0bffc17 	ldw	r2,-16(fp)
    4f9c:	10800104 	addi	r2,r2,4
    4fa0:	100b883a 	mov	r5,r2
    4fa4:	1809883a 	mov	r4,r3
    4fa8:	00015240 	call	1524 <vListInsert>
    4fac:	00000706 	br	4fcc <prvSwitchTimerLists+0xd4>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
    4fb0:	d8000015 	stw	zero,0(sp)
    4fb4:	000f883a 	mov	r7,zero
    4fb8:	e1bffb17 	ldw	r6,-20(fp)
    4fbc:	000b883a 	mov	r5,zero
    4fc0:	e13ffc17 	ldw	r4,-16(fp)
    4fc4:	00049200 	call	4920 <xTimerGenericCommand>
    4fc8:	e0bffe15 	stw	r2,-8(fp)

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
    4fcc:	d0a02f97 	ldw	r2,-32578(gp)
    4fd0:	10800017 	ldw	r2,0(r2)
    4fd4:	103fcd1e 	bne	r2,zero,4f0c <__alt_data_end+0xf0004f0c>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
    4fd8:	d0a02f97 	ldw	r2,-32578(gp)
    4fdc:	e0bfff15 	stw	r2,-4(fp)
	pxCurrentTimerList = pxOverflowTimerList;
    4fe0:	d0a03097 	ldw	r2,-32574(gp)
    4fe4:	d0a02f95 	stw	r2,-32578(gp)
	pxOverflowTimerList = pxTemp;
    4fe8:	e0bfff17 	ldw	r2,-4(fp)
    4fec:	d0a03095 	stw	r2,-32574(gp)
}
    4ff0:	0001883a 	nop
    4ff4:	e037883a 	mov	sp,fp
    4ff8:	dfc00117 	ldw	ra,4(sp)
    4ffc:	df000017 	ldw	fp,0(sp)
    5000:	dec00204 	addi	sp,sp,8
    5004:	f800283a 	ret

00005008 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
    5008:	defffe04 	addi	sp,sp,-8
    500c:	dfc00115 	stw	ra,4(sp)
    5010:	df000015 	stw	fp,0(sp)
    5014:	d839883a 	mov	fp,sp
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
    5018:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		if( xTimerQueue == NULL )
    501c:	d0a03197 	ldw	r2,-32570(gp)
    5020:	1000111e 	bne	r2,zero,5068 <prvCheckForValidListAndQueue+0x60>
		{
			vListInitialise( &xActiveTimerList1 );
    5024:	01020234 	movhi	r4,2056
    5028:	213f7104 	addi	r4,r4,-572
    502c:	00014040 	call	1404 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
    5030:	01020234 	movhi	r4,2056
    5034:	213f7604 	addi	r4,r4,-552
    5038:	00014040 	call	1404 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
    503c:	00820234 	movhi	r2,2056
    5040:	10bf7104 	addi	r2,r2,-572
    5044:	d0a02f95 	stw	r2,-32578(gp)
			pxOverflowTimerList = &xActiveTimerList2;
    5048:	00820234 	movhi	r2,2056
    504c:	10bf7604 	addi	r2,r2,-552
    5050:	d0a03095 	stw	r2,-32574(gp)
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
    5054:	000d883a 	mov	r6,zero
    5058:	01400304 	movi	r5,12
    505c:	01000284 	movi	r4,10
    5060:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    5064:	d0a03195 	stw	r2,-32570(gp)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
    5068:	00040fc0 	call	40fc <vTaskExitCritical>
}
    506c:	0001883a 	nop
    5070:	e037883a 	mov	sp,fp
    5074:	dfc00117 	ldw	ra,4(sp)
    5078:	df000017 	ldw	fp,0(sp)
    507c:	dec00204 	addi	sp,sp,8
    5080:	f800283a 	ret

00005084 <xTimerIsTimerActive>:
/*-----------------------------------------------------------*/

BaseType_t xTimerIsTimerActive( TimerHandle_t xTimer )
{
    5084:	defffb04 	addi	sp,sp,-20
    5088:	dfc00415 	stw	ra,16(sp)
    508c:	df000315 	stw	fp,12(sp)
    5090:	df000304 	addi	fp,sp,12
    5094:	e13fff15 	stw	r4,-4(fp)
BaseType_t xTimerIsInActiveList;
Timer_t *pxTimer = ( Timer_t * ) xTimer;
    5098:	e0bfff17 	ldw	r2,-4(fp)
    509c:	e0bffd15 	stw	r2,-12(fp)

	/* Is the timer in the list of active timers? */
	taskENTER_CRITICAL();
    50a0:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		/* Checking to see if it is in the NULL list in effect checks to see if
		it is referenced from either the current or the overflow timer lists in
		one go, but the logic has to be reversed, hence the '!'. */
		xTimerIsInActiveList = ( BaseType_t ) !( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) );
    50a4:	e0bffd17 	ldw	r2,-12(fp)
    50a8:	10800517 	ldw	r2,20(r2)
    50ac:	1004c03a 	cmpne	r2,r2,zero
    50b0:	10803fcc 	andi	r2,r2,255
    50b4:	e0bffe15 	stw	r2,-8(fp)
	}
	taskEXIT_CRITICAL();
    50b8:	00040fc0 	call	40fc <vTaskExitCritical>

	return xTimerIsInActiveList;
    50bc:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Can't be pointer to const due to the typedef. */
    50c0:	e037883a 	mov	sp,fp
    50c4:	dfc00117 	ldw	ra,4(sp)
    50c8:	df000017 	ldw	fp,0(sp)
    50cc:	dec00204 	addi	sp,sp,8
    50d0:	f800283a 	ret

000050d4 <pvTimerGetTimerID>:
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
    50d4:	defffd04 	addi	sp,sp,-12
    50d8:	df000215 	stw	fp,8(sp)
    50dc:	df000204 	addi	fp,sp,8
    50e0:	e13fff15 	stw	r4,-4(fp)
Timer_t * const pxTimer = ( Timer_t * ) xTimer;
    50e4:	e0bfff17 	ldw	r2,-4(fp)
    50e8:	e0bffe15 	stw	r2,-8(fp)

	return pxTimer->pvTimerID;
    50ec:	e0bffe17 	ldw	r2,-8(fp)
    50f0:	10800817 	ldw	r2,32(r2)
}
    50f4:	e037883a 	mov	sp,fp
    50f8:	df000017 	ldw	fp,0(sp)
    50fc:	dec00104 	addi	sp,sp,4
    5100:	f800283a 	ret

00005104 <MaintenanceStateButton>:
static void Load_LED_Ctrl_Task(void *pvParams);
static void Switch_Control_Task(void *pvParams);
unsigned char byte;


void MaintenanceStateButton () {
    5104:	deffff04 	addi	sp,sp,-4
    5108:	df000015 	stw	fp,0(sp)
    510c:	d839883a 	mov	fp,sp

	  // Inverting maintenance mode:
	Maintenance ^= 0x1;
    5110:	d0a03497 	ldw	r2,-32558(gp)
    5114:	1080005c 	xori	r2,r2,1
    5118:	d0a03495 	stw	r2,-32558(gp)
	  // clears the edge capture register
	IOWR_ALTERA_AVALON_PIO_EDGE_CAP(PUSH_BUTTON_BASE, 0x7);
    511c:	00c001c4 	movi	r3,7
    5120:	00800134 	movhi	r2,4
    5124:	108c3304 	addi	r2,r2,12492
    5128:	10c00035 	stwio	r3,0(r2)

}
    512c:	0001883a 	nop
    5130:	e037883a 	mov	sp,fp
    5134:	df000017 	ldw	fp,0(sp)
    5138:	dec00104 	addi	sp,sp,4
    513c:	f800283a 	ret

00005140 <ps2_isr>:
void ps2_isr(void* ps2_device, alt_u32 id){
    5140:	defff804 	addi	sp,sp,-32
    5144:	dfc00715 	stw	ra,28(sp)
    5148:	df000615 	stw	fp,24(sp)
    514c:	df000604 	addi	fp,sp,24
    5150:	e13ffe15 	stw	r4,-8(fp)
    5154:	e17fff15 	stw	r5,-4(fp)
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
    5158:	e03ffb15 	stw	zero,-20(fp)
	char ascii;
	int status = 0;
    515c:	e03ffa15 	stw	zero,-24(fp)
	KB_CODE_TYPE decode_mode;
	status = decode_scancode (ps2_device, &decode_mode , &byte , &ascii) ;
    5160:	e0fffc04 	addi	r3,fp,-16
    5164:	e0bffd04 	addi	r2,fp,-12
    5168:	180f883a 	mov	r7,r3
    516c:	d1a04284 	addi	r6,gp,-32502
    5170:	100b883a 	mov	r5,r2
    5174:	e13ffe17 	ldw	r4,-8(fp)
    5178:	0018d400 	call	18d40 <decode_scancode>
    517c:	e0bffa15 	stw	r2,-24(fp)
	if ( status == 0 ) //success
    5180:	e0bffa17 	ldw	r2,-24(fp)
    5184:	1000131e 	bne	r2,zero,51d4 <ps2_isr+0x94>
	{
		// print out the result
		switch ( decode_mode )
    5188:	e0bffd17 	ldw	r2,-12(fp)
    518c:	10c00060 	cmpeqi	r3,r2,1
    5190:	18000a1e 	bne	r3,zero,51bc <ps2_isr+0x7c>
    5194:	0080032e 	bgeu	zero,r2,51a4 <ps2_isr+0x64>
    5198:	10800128 	cmpgeui	r2,r2,4
    519c:	1000011e 	bne	r2,zero,51a4 <ps2_isr+0x64>
	        break ;
	      case KB_LONG_BINARY_MAKE_CODE :
	        // do nothing
	      case KB_BINARY_MAKE_CODE :
	        //printf ( "MAKE CODE : %x\n", byte ) ;
	        break ;
    51a0:	00000706 	br	51c0 <ps2_isr+0x80>
	      case KB_BREAK_CODE :
	        // do nothing
	      default :
	        xSemaphoreGiveFromISR(semaphore, &xHigherPriorityTaskWoken);
    51a4:	d0a03897 	ldw	r2,-32542(gp)
    51a8:	e0fffb04 	addi	r3,fp,-20
    51ac:	180b883a 	mov	r5,r3
    51b0:	1009883a 	mov	r4,r2
    51b4:	000215c0 	call	215c <xQueueGiveFromISR>
	        break ;
    51b8:	00000106 	br	51c0 <ps2_isr+0x80>
		// print out the result
		switch ( decode_mode )
	    {
	      case KB_ASCII_MAKE_CODE :
	        //printf ( "ASCII   : %x\n", byte ) ;
	        break ;
    51bc:	0001883a 	nop
	        // do nothing
	      default :
	        xSemaphoreGiveFromISR(semaphore, &xHigherPriorityTaskWoken);
	        break ;
	    }
	    IOWR(SEVEN_SEG_BASE,0 ,byte);
    51c0:	d0a04283 	ldbu	r2,-32502(gp)
    51c4:	10c03fcc 	andi	r3,r2,255
    51c8:	00800134 	movhi	r2,4
    51cc:	108c4104 	addi	r2,r2,12548
    51d0:	10c00035 	stwio	r3,0(r2)
	  }


}
    51d4:	0001883a 	nop
    51d8:	e037883a 	mov	sp,fp
    51dc:	dfc00117 	ldw	ra,4(sp)
    51e0:	df000017 	ldw	fp,0(sp)
    51e4:	dec00204 	addi	sp,sp,8
    51e8:	f800283a 	ret

000051ec <loadTimerISR>:
void loadTimerISR(TimerHandle_t xTimer) {
    51ec:	defffd04 	addi	sp,sp,-12
    51f0:	dfc00215 	stw	ra,8(sp)
    51f4:	df000115 	stw	fp,4(sp)
    51f8:	df000104 	addi	fp,sp,4
    51fc:	e13fff15 	stw	r4,-4(fp)
	// Timer has expired, do smthn
	printf("expired \n");
    5200:	01020034 	movhi	r4,2048
    5204:	21001604 	addi	r4,r4,88
    5208:	0007ae80 	call	7ae8 <puts>
	LoadTimeExp = 1;
    520c:	00800044 	movi	r2,1
    5210:	d0a03a95 	stw	r2,-32534(gp)
}
    5214:	0001883a 	nop
    5218:	e037883a 	mov	sp,fp
    521c:	dfc00117 	ldw	ra,4(sp)
    5220:	df000017 	ldw	fp,0(sp)
    5224:	dec00204 	addi	sp,sp,8
    5228:	f800283a 	ret

0000522c <freq_relay_isr>:
void freq_relay_isr() {
    522c:	defffd04 	addi	sp,sp,-12
    5230:	dfc00215 	stw	ra,8(sp)
    5234:	df000115 	stw	fp,4(sp)
    5238:	df000104 	addi	fp,sp,4
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
    523c:	e03fff15 	stw	zero,-4(fp)
	Freq_Val= IORD(FREQUENCY_ANALYSER_BASE, 0); //it's in COUNT, not in HERTZ. to convert, do 16000/temp
    5240:	00800134 	movhi	r2,4
    5244:	108c4004 	addi	r2,r2,12544
    5248:	10800037 	ldwio	r2,0(r2)
    524c:	d0a04395 	stw	r2,-32498(gp)
	xSemaphoreGiveFromISR(freqSemaphore, &xHigherPriorityTaskWoken);
    5250:	d0a03f97 	ldw	r2,-32514(gp)
    5254:	e17fff04 	addi	r5,fp,-4
    5258:	1009883a 	mov	r4,r2
    525c:	000215c0 	call	215c <xQueueGiveFromISR>
}
    5260:	0001883a 	nop
    5264:	e037883a 	mov	sp,fp
    5268:	dfc00117 	ldw	ra,4(sp)
    526c:	df000017 	ldw	fp,0(sp)
    5270:	dec00204 	addi	sp,sp,8
    5274:	f800283a 	ret

00005278 <main>:

int main(void) {
    5278:	defff904 	addi	sp,sp,-28
    527c:	dfc00615 	stw	ra,24(sp)
    5280:	df000515 	stw	fp,20(sp)
    5284:	df000504 	addi	fp,sp,20
	StabilityQ = xQueueCreate( STBL_QUEUE_SIZE, sizeof( void* ) );
    5288:	000d883a 	mov	r6,zero
    528c:	01400104 	movi	r5,4
    5290:	01000c84 	movi	r4,50
    5294:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    5298:	d0a04095 	stw	r2,-32510(gp)
	LoadControlQ = xQueueCreate(STBL_QUEUE_SIZE, sizeof(void*));
    529c:	000d883a 	mov	r6,zero
    52a0:	01400104 	movi	r5,4
    52a4:	01000c84 	movi	r4,50
    52a8:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    52ac:	d0a04795 	stw	r2,-32482(gp)
	alt_up_ps2_dev * ps2_device = alt_up_ps2_open_dev(PS2_NAME);
    52b0:	01020034 	movhi	r4,2048
    52b4:	21001904 	addi	r4,r4,100
    52b8:	00186f80 	call	186f8 <alt_up_ps2_open_dev>
    52bc:	e0bfff15 	stw	r2,-4(fp)

	IOWR_ALTERA_AVALON_PIO_EDGE_CAP(PUSH_BUTTON_BASE, 0x7); // Clearing edge capture register for ISR
    52c0:	00c001c4 	movi	r3,7
    52c4:	00800134 	movhi	r2,4
    52c8:	108c3304 	addi	r2,r2,12492
    52cc:	10c00035 	stwio	r3,0(r2)
	IOWR_ALTERA_AVALON_PIO_IRQ_MASK(PUSH_BUTTON_BASE,0x7); // Enabling interrupts for the buttons
    52d0:	00c001c4 	movi	r3,7
    52d4:	00800134 	movhi	r2,4
    52d8:	108c3204 	addi	r2,r2,12488
    52dc:	10c00035 	stwio	r3,0(r2)
	alt_irq_register(PUSH_BUTTON_IRQ,0,MaintenanceStateButton);
    52e0:	01800034 	movhi	r6,0
    52e4:	31944104 	addi	r6,r6,20740
    52e8:	000b883a 	mov	r5,zero
    52ec:	01000044 	movi	r4,1
    52f0:	00019200 	call	1920 <alt_irq_register>
	//Threshold values defined.
	Thresh_Val = 55;
    52f4:	00800dc4 	movi	r2,55
    52f8:	d0a03b95 	stw	r2,-32530(gp)
	Thresh_ROC = 5;
    52fc:	00800144 	movi	r2,5
    5300:	d0a04695 	stw	r2,-32486(gp)
	if(ps2_device == NULL){
    5304:	e0bfff17 	ldw	r2,-4(fp)
    5308:	1000051e 	bne	r2,zero,5320 <main+0xa8>
		printf("can't find PS/2 device\n");
    530c:	01020034 	movhi	r4,2048
    5310:	21001c04 	addi	r4,r4,112
    5314:	0007ae80 	call	7ae8 <puts>
		return 1;
    5318:	00800044 	movi	r2,1
    531c:	00006306 	br	54ac <main+0x234>
	}

	alt_up_ps2_enable_read_interrupt(ps2_device);
    5320:	e13fff17 	ldw	r4,-4(fp)
    5324:	00182740 	call	18274 <alt_up_ps2_enable_read_interrupt>
	alt_irq_register(PS2_IRQ, ps2_device, ps2_isr);
    5328:	01800034 	movhi	r6,0
    532c:	31945004 	addi	r6,r6,20800
    5330:	e17fff17 	ldw	r5,-4(fp)
    5334:	01000084 	movi	r4,2
    5338:	00019200 	call	1920 <alt_irq_register>
	alt_irq_register(FREQUENCY_ANALYSER_IRQ, 0, freq_relay_isr);
    533c:	01800034 	movhi	r6,0
    5340:	31948b04 	addi	r6,r6,21036
    5344:	000b883a 	mov	r5,zero
    5348:	010001c4 	movi	r4,7
    534c:	00019200 	call	1920 <alt_irq_register>
	//Create binary Semaphore
	semaphore = xSemaphoreCreateBinary();
    5350:	018000c4 	movi	r6,3
    5354:	000b883a 	mov	r5,zero
    5358:	01000044 	movi	r4,1
    535c:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    5360:	d0a03895 	stw	r2,-32542(gp)
	freqSemaphore = xSemaphoreCreateBinary();
    5364:	018000c4 	movi	r6,3
    5368:	000b883a 	mov	r5,zero
    536c:	01000044 	movi	r4,1
    5370:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    5374:	d0a03f95 	stw	r2,-32514(gp)
	threshold_mutex = xSemaphoreCreateMutex(); //has a priority inheritance mechanism unlike binary semaphores.
    5378:	01000044 	movi	r4,1
    537c:	0001c800 	call	1c80 <xQueueCreateMutex>
    5380:	d0a03d95 	stw	r2,-32522(gp)


	// Creating Timers
	LoadTimer = xTimerCreate("LoadTimer",pdMS_TO_TICKS(500),pdTRUE,NULL,loadTimerISR);
    5384:	00800034 	movhi	r2,0
    5388:	10947b04 	addi	r2,r2,20972
    538c:	d8800015 	stw	r2,0(sp)
    5390:	000f883a 	mov	r7,zero
    5394:	01800044 	movi	r6,1
    5398:	01407d04 	movi	r5,500
    539c:	01020034 	movhi	r4,2048
    53a0:	21002204 	addi	r4,r4,136
    53a4:	00048740 	call	4874 <xTimerCreate>
    53a8:	d0a03c95 	stw	r2,-32526(gp)

	// Creating Tasks used
	xTaskCreate(Switch_Control_Task, 'Switch', configMINIMAL_STACK_SIZE, Switch_Control_Param, Switch_Task_Priority, switch_control_handle);
    53ac:	d0a04497 	ldw	r2,-32494(gp)
    53b0:	d8000315 	stw	zero,12(sp)
    53b4:	d8000215 	stw	zero,8(sp)
    53b8:	d8800115 	stw	r2,4(sp)
    53bc:	00800104 	movi	r2,4
    53c0:	d8800015 	stw	r2,0(sp)
    53c4:	01c48d34 	movhi	r7,4660
    53c8:	39d59e04 	addi	r7,r7,22136
    53cc:	01840004 	movi	r6,4096
    53d0:	015a5d34 	movhi	r5,26996
    53d4:	2958da04 	addi	r5,r5,25448
    53d8:	01000034 	movhi	r4,0
    53dc:	21153004 	addi	r4,r4,21696
    53e0:	0002b780 	call	2b78 <xTaskGenericCreate>
	xTaskCreate(Load_LED_Ctrl_Task,'LEDs',configMINIMAL_STACK_SIZE,NULL,Load_LED_Ctrl_Task_Priority,NULL);
    53e4:	d8000315 	stw	zero,12(sp)
    53e8:	d8000215 	stw	zero,8(sp)
    53ec:	d8000115 	stw	zero,4(sp)
    53f0:	008000c4 	movi	r2,3
    53f4:	d8800015 	stw	r2,0(sp)
    53f8:	000f883a 	mov	r7,zero
    53fc:	01840004 	movi	r6,4096
    5400:	01531174 	movhi	r5,19525
    5404:	29511cc4 	addi	r5,r5,17523
    5408:	01000034 	movhi	r4,0
    540c:	21153f04 	addi	r4,r4,21756
    5410:	0002b780 	call	2b78 <xTaskGenericCreate>
	xTaskCreate(Keyboard_Task, 'Keyboard', configMINIMAL_STACK_SIZE, NULL, Keyboard_Task_Priority, NULL);
    5414:	d8000315 	stw	zero,12(sp)
    5418:	d8000215 	stw	zero,8(sp)
    541c:	d8000115 	stw	zero,4(sp)
    5420:	00800144 	movi	r2,5
    5424:	d8800015 	stw	r2,0(sp)
    5428:	000f883a 	mov	r7,zero
    542c:	01840004 	movi	r6,4096
    5430:	015bd874 	movhi	r5,28513
    5434:	295c9904 	addi	r5,r5,29284
    5438:	01000034 	movhi	r4,0
    543c:	2116e704 	addi	r4,r4,23452
    5440:	0002b780 	call	2b78 <xTaskGenericCreate>
	xTaskCreate(Stability_Monitor_Task, 'Monitoring', configMINIMAL_STACK_SIZE, NULL, Stable_Mon_Tsk_Priority, NULL);
    5444:	d8000315 	stw	zero,12(sp)
    5448:	d8000215 	stw	zero,8(sp)
    544c:	d8000115 	stw	zero,4(sp)
    5450:	00800044 	movi	r2,1
    5454:	d8800015 	stw	r2,0(sp)
    5458:	000f883a 	mov	r7,zero
    545c:	01840004 	movi	r6,4096
    5460:	015c9a74 	movhi	r5,29289
    5464:	295b99c4 	addi	r5,r5,28263
    5468:	01000034 	movhi	r4,0
    546c:	21164a04 	addi	r4,r4,22824
    5470:	0002b780 	call	2b78 <xTaskGenericCreate>
	xTaskCreate(Load_Management_Task, 'LoadShed',configMINIMAL_STACK_SIZE,NULL,Load_Management_Task_Priority,NULL);
    5474:	d8000315 	stw	zero,12(sp)
    5478:	d8000215 	stw	zero,8(sp)
    547c:	d8000115 	stw	zero,4(sp)
    5480:	00800084 	movi	r2,2
    5484:	d8800015 	stw	r2,0(sp)
    5488:	000f883a 	mov	r7,zero
    548c:	01840004 	movi	r6,4096
    5490:	0154da34 	movhi	r5,21352
    5494:	29595904 	addi	r5,r5,25956
    5498:	01000034 	movhi	r4,0
    549c:	21155904 	addi	r4,r4,21860
    54a0:	0002b780 	call	2b78 <xTaskGenericCreate>

	//xTaskCreate(VGA_Task, 'VGA', configMINIMAL_STACK_SIZE, NULL, VGA_Task_Priority, NULL);

	vTaskStartScheduler();
    54a4:	0002e840 	call	2e84 <vTaskStartScheduler>
	for(;;);
    54a8:	003fff06 	br	54a8 <__alt_data_end+0xf00054a8>
}
    54ac:	e037883a 	mov	sp,fp
    54b0:	dfc00117 	ldw	ra,4(sp)
    54b4:	df000017 	ldw	fp,0(sp)
    54b8:	dec00204 	addi	sp,sp,8
    54bc:	f800283a 	ret

000054c0 <Switch_Control_Task>:


static void Switch_Control_Task(void *pvParams) {
    54c0:	defffd04 	addi	sp,sp,-12
    54c4:	dfc00215 	stw	ra,8(sp)
    54c8:	df000115 	stw	fp,4(sp)
    54cc:	df000104 	addi	fp,sp,4
    54d0:	e13fff15 	stw	r4,-4(fp)
	while (1) {
		printf("SwitchTask\n"); //Debug version
    54d4:	01020034 	movhi	r4,2048
    54d8:	21002504 	addi	r4,r4,148
    54dc:	0007ae80 	call	7ae8 <puts>
		Current_Switch_State = IORD_ALTERA_AVALON_PIO_DATA(SLIDE_SWITCH_BASE);
    54e0:	00800134 	movhi	r2,4
    54e4:	108c2c04 	addi	r2,r2,12464
    54e8:	10800037 	ldwio	r2,0(r2)
    54ec:	d0a03595 	stw	r2,-32554(gp)
		vTaskDelay(pdMS_TO_TICKS(200));
    54f0:	01003204 	movi	r4,200
    54f4:	0002e0c0 	call	2e0c <vTaskDelay>
	}
    54f8:	003ff606 	br	54d4 <__alt_data_end+0xf00054d4>

000054fc <Load_LED_Ctrl_Task>:
}
static void Load_LED_Ctrl_Task(void *pvParams) {
    54fc:	defffc04 	addi	sp,sp,-16
    5500:	dfc00315 	stw	ra,12(sp)
    5504:	df000215 	stw	fp,8(sp)
    5508:	df000204 	addi	fp,sp,8
    550c:	e13fff15 	stw	r4,-4(fp)
	unsigned int *LdQ;
	while (1) {
		printf("LED Control Task \n");
    5510:	01020034 	movhi	r4,2048
    5514:	21002804 	addi	r4,r4,160
    5518:	0007ae80 	call	7ae8 <puts>
		xQueueReceive(LoadControlQ,&LdQ,portMAX_DELAY);
    551c:	d0a04797 	ldw	r2,-32482(gp)
    5520:	000f883a 	mov	r7,zero
    5524:	01bfffc4 	movi	r6,-1
    5528:	e17ffe04 	addi	r5,fp,-8
    552c:	1009883a 	mov	r4,r2
    5530:	000222c0 	call	222c <xQueueGenericReceive>
		IOWR_ALTERA_AVALON_PIO_DATA(RED_LEDS_BASE, Current_Switch_State);
    5534:	d0e03597 	ldw	r3,-32554(gp)
    5538:	00800134 	movhi	r2,4
    553c:	108c1804 	addi	r2,r2,12384
    5540:	10c00035 	stwio	r3,0(r2)
		IOWR_ALTERA_AVALON_PIO_DATA(GREEN_LEDS_BASE,LdQ);
    5544:	e0bffe17 	ldw	r2,-8(fp)
    5548:	1007883a 	mov	r3,r2
    554c:	00800134 	movhi	r2,4
    5550:	108c2004 	addi	r2,r2,12416
    5554:	10c00035 	stwio	r3,0(r2)
		vTaskDelay(pdMS_TO_TICKS(200));
    5558:	01003204 	movi	r4,200
    555c:	0002e0c0 	call	2e0c <vTaskDelay>
	}
    5560:	003feb06 	br	5510 <__alt_data_end+0xf0005510>

00005564 <Load_Management_Task>:
}
static void Load_Management_Task(void *pvParams) {
    5564:	defff204 	addi	sp,sp,-56
    5568:	dfc00d15 	stw	ra,52(sp)
    556c:	df000c15 	stw	fp,48(sp)
    5570:	dc000b15 	stw	r16,44(sp)
    5574:	df000c04 	addi	fp,sp,48
    5578:	e13ffe15 	stw	r4,-8(fp)
	unsigned int *stable;
	unsigned int LoadQ;
	while(1) {

		xQueueReceive(StabilityQ,&stable,portMAX_DELAY);
    557c:	d0a04097 	ldw	r2,-32510(gp)
    5580:	e0fffc04 	addi	r3,fp,-16
    5584:	000f883a 	mov	r7,zero
    5588:	01bfffc4 	movi	r6,-1
    558c:	180b883a 	mov	r5,r3
    5590:	1009883a 	mov	r4,r2
    5594:	000222c0 	call	222c <xQueueGenericReceive>

		if (Maintenance != 0) {
    5598:	d0a03497 	ldw	r2,-32558(gp)
    559c:	1000d526 	beq	r2,zero,58f4 <Load_Management_Task+0x390>
			if (stable == 0 && Ld_Manage_State == 0) { // Found to be unstable
    55a0:	e0bffc17 	ldw	r2,-16(fp)
    55a4:	1000101e 	bne	r2,zero,55e8 <Load_Management_Task+0x84>
    55a8:	d0a03997 	ldw	r2,-32538(gp)
    55ac:	10000e1e 	bne	r2,zero,55e8 <Load_Management_Task+0x84>
			// Labeling as now in load managing state
				Ld_Manage_State = 1;
    55b0:	00800044 	movi	r2,1
    55b4:	d0a03995 	stw	r2,-32538(gp)

				Init_Load = Current_Switch_State;
    55b8:	d0a03597 	ldw	r2,-32554(gp)
    55bc:	d0a03795 	stw	r2,-32546(gp)
				Prev_Stable = Current_Switch_State;
    55c0:	d0a03597 	ldw	r2,-32554(gp)
    55c4:	d0a03e95 	stw	r2,-32518(gp)
				xTimerStart(LoadTimer,0);
    55c8:	d4203c97 	ldw	r16,-32526(gp)
    55cc:	00030dc0 	call	30dc <xTaskGetTickCount>
    55d0:	d8000015 	stw	zero,0(sp)
    55d4:	000f883a 	mov	r7,zero
    55d8:	100d883a 	mov	r6,r2
    55dc:	01400044 	movi	r5,1
    55e0:	8009883a 	mov	r4,r16
    55e4:	00049200 	call	4920 <xTimerGenericCommand>
			}
			if (Ld_Manage_State == 1) {
    55e8:	d0a03997 	ldw	r2,-32538(gp)
    55ec:	10800058 	cmpnei	r2,r2,1
    55f0:	1000ca1e 	bne	r2,zero,591c <Load_Management_Task+0x3b8>
				if (stable ==1) {
    55f4:	e0bffc17 	ldw	r2,-16(fp)
    55f8:	10800058 	cmpnei	r2,r2,1
    55fc:	1000691e 	bne	r2,zero,57a4 <Load_Management_Task+0x240>
					if ((Prev_Stable >> 5) == 0) { // If it was unstable prior we reset the timer
    5600:	d0a03e97 	ldw	r2,-32518(gp)
    5604:	1005d17a 	srai	r2,r2,5
    5608:	1000091e 	bne	r2,zero,5630 <Load_Management_Task+0xcc>
						xTimerReset(LoadTimer,0);
    560c:	d4203c97 	ldw	r16,-32526(gp)
    5610:	00030dc0 	call	30dc <xTaskGetTickCount>
    5614:	d8000015 	stw	zero,0(sp)
    5618:	000f883a 	mov	r7,zero
    561c:	100d883a 	mov	r6,r2
    5620:	01400084 	movi	r5,2
    5624:	8009883a 	mov	r4,r16
    5628:	00049200 	call	4920 <xTimerGenericCommand>
    562c:	00005406 	br	5780 <Load_Management_Task+0x21c>
					} else if (LoadTimeExp == 1) {
    5630:	d0a03a97 	ldw	r2,-32534(gp)
    5634:	10800058 	cmpnei	r2,r2,1
    5638:	1000511e 	bne	r2,zero,5780 <Load_Management_Task+0x21c>
						LoadTimeExp = 0;
    563c:	d0203a95 	stw	zero,-32534(gp)
						// Restoring

						//loop through and check to see which of the highest bits need to be 'unshedded'
						int found = 0;
    5640:	e03ff515 	stw	zero,-44(fp)
						int pos = 4;
    5644:	00800104 	movi	r2,4
    5648:	e0bff615 	stw	r2,-40(fp)
						int mask = 1;
    564c:	00800044 	movi	r2,1
    5650:	e0bff915 	stw	r2,-28(fp)
						int val;
						printf("Prev_Stable: %d\n",Prev_Stable);
    5654:	d0a03e97 	ldw	r2,-32518(gp)
    5658:	100b883a 	mov	r5,r2
    565c:	01020034 	movhi	r4,2048
    5660:	21002d04 	addi	r4,r4,180
    5664:	00079ec0 	call	79ec <printf>
						while (found == 0 && pos>=0) {
    5668:	00001f06 	br	56e8 <Load_Management_Task+0x184>
							mask = 1<<pos;
    566c:	00c00044 	movi	r3,1
    5670:	e0bff617 	ldw	r2,-40(fp)
    5674:	1884983a 	sll	r2,r3,r2
    5678:	e0bff915 	stw	r2,-28(fp)
							val = Prev_Stable & mask;
    567c:	d0e03e97 	ldw	r3,-32518(gp)
    5680:	e0bff917 	ldw	r2,-28(fp)
    5684:	1884703a 	and	r2,r3,r2
    5688:	e0bffa15 	stw	r2,-24(fp)
							if (!val && (Init_Load & (1U << pos))) {
    568c:	e0bffa17 	ldw	r2,-24(fp)
    5690:	1000121e 	bne	r2,zero,56dc <Load_Management_Task+0x178>
    5694:	d0a03797 	ldw	r2,-32546(gp)
    5698:	1007883a 	mov	r3,r2
    569c:	e0bff617 	ldw	r2,-40(fp)
    56a0:	1884d83a 	srl	r2,r3,r2
    56a4:	1080004c 	andi	r2,r2,1
    56a8:	10000c26 	beq	r2,zero,56dc <Load_Management_Task+0x178>
								found =1;
    56ac:	00800044 	movi	r2,1
    56b0:	e0bff515 	stw	r2,-44(fp)
								printf("Position:%d \n",pos);
    56b4:	e17ff617 	ldw	r5,-40(fp)
    56b8:	01020034 	movhi	r4,2048
    56bc:	21003204 	addi	r4,r4,200
    56c0:	00079ec0 	call	79ec <printf>
								printf("Init: %d\n",Init_Load);
    56c4:	d0a03797 	ldw	r2,-32546(gp)
    56c8:	100b883a 	mov	r5,r2
    56cc:	01020034 	movhi	r4,2048
    56d0:	21003604 	addi	r4,r4,216
    56d4:	00079ec0 	call	79ec <printf>
								break;
    56d8:	00000706 	br	56f8 <Load_Management_Task+0x194>
							}
							pos--;
    56dc:	e0bff617 	ldw	r2,-40(fp)
    56e0:	10bfffc4 	addi	r2,r2,-1
    56e4:	e0bff615 	stw	r2,-40(fp)
						int found = 0;
						int pos = 4;
						int mask = 1;
						int val;
						printf("Prev_Stable: %d\n",Prev_Stable);
						while (found == 0 && pos>=0) {
    56e8:	e0bff517 	ldw	r2,-44(fp)
    56ec:	1000021e 	bne	r2,zero,56f8 <Load_Management_Task+0x194>
    56f0:	e0bff617 	ldw	r2,-40(fp)
    56f4:	103fdd0e 	bge	r2,zero,566c <__alt_data_end+0xf000566c>
								printf("Init: %d\n",Init_Load);
								break;
							}
							pos--;
						}
						if (found == 1) {
    56f8:	e0bff517 	ldw	r2,-44(fp)
    56fc:	10800058 	cmpnei	r2,r2,1
    5700:	1000171e 	bne	r2,zero,5760 <Load_Management_Task+0x1fc>
							Prev_Stable |= (1U << pos); // putting 1 into the position found
    5704:	00c00044 	movi	r3,1
    5708:	e0bff617 	ldw	r2,-40(fp)
    570c:	1884983a 	sll	r2,r3,r2
    5710:	d0e03e97 	ldw	r3,-32518(gp)
    5714:	10c4b03a 	or	r2,r2,r3
    5718:	d0a03e95 	stw	r2,-32518(gp)
							LoadQ = Prev_Stable;
    571c:	d0a03e97 	ldw	r2,-32518(gp)
    5720:	e0bffd15 	stw	r2,-12(fp)
							LoadQ &= 0b011111;
    5724:	e0bffd17 	ldw	r2,-12(fp)
    5728:	108007cc 	andi	r2,r2,31
    572c:	e0bffd15 	stw	r2,-12(fp)
							printf("LOAD: %d\n",LoadQ);
    5730:	e0bffd17 	ldw	r2,-12(fp)
    5734:	100b883a 	mov	r5,r2
    5738:	01020034 	movhi	r4,2048
    573c:	21003904 	addi	r4,r4,228
    5740:	00079ec0 	call	79ec <printf>
							xQueueSend(LoadControlQ,(void *)&LoadQ,0);
    5744:	d0a04797 	ldw	r2,-32482(gp)
    5748:	e0fffd04 	addi	r3,fp,-12
    574c:	000f883a 	mov	r7,zero
    5750:	000d883a 	mov	r6,zero
    5754:	180b883a 	mov	r5,r3
    5758:	1009883a 	mov	r4,r2
    575c:	0001edc0 	call	1edc <xQueueGenericSend>

						}
						xTimerStart(LoadTimer,0);
    5760:	d4203c97 	ldw	r16,-32526(gp)
    5764:	00030dc0 	call	30dc <xTaskGetTickCount>
    5768:	d8000015 	stw	zero,0(sp)
    576c:	000f883a 	mov	r7,zero
    5770:	100d883a 	mov	r6,r2
    5774:	01400044 	movi	r5,1
    5778:	8009883a 	mov	r4,r16
    577c:	00049200 	call	4920 <xTimerGenericCommand>
					}
					Prev_Stable |= (1U << 5);
    5780:	d0a03e97 	ldw	r2,-32518(gp)
    5784:	10800814 	ori	r2,r2,32
    5788:	d0a03e95 	stw	r2,-32518(gp)
					if (Prev_Stable == (Init_Load | 1<<5)) {
    578c:	d0a03797 	ldw	r2,-32546(gp)
    5790:	10c00814 	ori	r3,r2,32
    5794:	d0a03e97 	ldw	r2,-32518(gp)
    5798:	1880601e 	bne	r3,r2,591c <Load_Management_Task+0x3b8>
						// No longer needs to be in load manage state
						Ld_Manage_State = 0;
    579c:	d0203995 	stw	zero,-32538(gp)
    57a0:	00005e06 	br	591c <Load_Management_Task+0x3b8>
					}

				} else {
					printf("UNSABLE \n");
    57a4:	01020034 	movhi	r4,2048
    57a8:	21003c04 	addi	r4,r4,240
    57ac:	0007ae80 	call	7ae8 <puts>
					// Finding the lowest bit (lowest priority that is on)
					int pos = 0;
    57b0:	e03ff715 	stw	zero,-36(fp)
					unsigned int mask = 1;
    57b4:	00800044 	movi	r2,1
    57b8:	e0bffb15 	stw	r2,-20(fp)
					if ((Prev_Stable >> 5) == 1) { // If it was stable prior we reset the timer
    57bc:	d0a03e97 	ldw	r2,-32518(gp)
    57c0:	1005d17a 	srai	r2,r2,5
    57c4:	10800058 	cmpnei	r2,r2,1
    57c8:	1000091e 	bne	r2,zero,57f0 <Load_Management_Task+0x28c>
						xTimerReset(LoadTimer,0);
    57cc:	d4203c97 	ldw	r16,-32526(gp)
    57d0:	00030dc0 	call	30dc <xTaskGetTickCount>
    57d4:	d8000015 	stw	zero,0(sp)
    57d8:	000f883a 	mov	r7,zero
    57dc:	100d883a 	mov	r6,r2
    57e0:	01400084 	movi	r5,2
    57e4:	8009883a 	mov	r4,r16
    57e8:	00049200 	call	4920 <xTimerGenericCommand>
    57ec:	00004b06 	br	591c <Load_Management_Task+0x3b8>

					} else if ((LoadTimeExp == 1) || ((Prev_Stable & 0b011111) == Init_Load) ) {
    57f0:	d0a03a97 	ldw	r2,-32534(gp)
    57f4:	10800060 	cmpeqi	r2,r2,1
    57f8:	1000041e 	bne	r2,zero,580c <Load_Management_Task+0x2a8>
    57fc:	d0a03e97 	ldw	r2,-32518(gp)
    5800:	10c007cc 	andi	r3,r2,31
    5804:	d0a03797 	ldw	r2,-32546(gp)
    5808:	1880441e 	bne	r3,r2,591c <Load_Management_Task+0x3b8>

						LoadTimeExp = 0;
    580c:	d0203a95 	stw	zero,-32534(gp)
						int iso = Prev_Stable & -Prev_Stable;
    5810:	d0a03e97 	ldw	r2,-32518(gp)
    5814:	0087c83a 	sub	r3,zero,r2
    5818:	d0a03e97 	ldw	r2,-32518(gp)
    581c:	1884703a 	and	r2,r3,r2
    5820:	e0bff815 	stw	r2,-32(fp)
						while (iso > 1) {
    5824:	00000606 	br	5840 <Load_Management_Task+0x2dc>
							iso>>=1;
    5828:	e0bff817 	ldw	r2,-32(fp)
    582c:	1005d07a 	srai	r2,r2,1
    5830:	e0bff815 	stw	r2,-32(fp)
							pos++;
    5834:	e0bff717 	ldw	r2,-36(fp)
    5838:	10800044 	addi	r2,r2,1
    583c:	e0bff715 	stw	r2,-36(fp)

					} else if ((LoadTimeExp == 1) || ((Prev_Stable & 0b011111) == Init_Load) ) {

						LoadTimeExp = 0;
						int iso = Prev_Stable & -Prev_Stable;
						while (iso > 1) {
    5840:	e0bff817 	ldw	r2,-32(fp)
    5844:	10800088 	cmpgei	r2,r2,2
    5848:	103ff71e 	bne	r2,zero,5828 <__alt_data_end+0xf0005828>
							iso>>=1;
							pos++;
						}
						if (pos == 5) {
    584c:	e0bff717 	ldw	r2,-36(fp)
    5850:	10800160 	cmpeqi	r2,r2,5
    5854:	10001a1e 	bne	r2,zero,58c0 <Load_Management_Task+0x35c>
							// ALL LOADS ARE OFF, don't do any shedding
						} else {
							mask = 1 << pos;
    5858:	00c00044 	movi	r3,1
    585c:	e0bff717 	ldw	r2,-36(fp)
    5860:	1884983a 	sll	r2,r3,r2
    5864:	e0bffb15 	stw	r2,-20(fp)
							Prev_Stable &= ~mask;
    5868:	e0bffb17 	ldw	r2,-20(fp)
    586c:	0084303a 	nor	r2,zero,r2
    5870:	d0e03e97 	ldw	r3,-32518(gp)
    5874:	10c4703a 	and	r2,r2,r3
    5878:	d0a03e95 	stw	r2,-32518(gp)
							LoadQ = Prev_Stable;
    587c:	d0a03e97 	ldw	r2,-32518(gp)
    5880:	e0bffd15 	stw	r2,-12(fp)
							LoadQ &= 0b011111;
    5884:	e0bffd17 	ldw	r2,-12(fp)
    5888:	108007cc 	andi	r2,r2,31
    588c:	e0bffd15 	stw	r2,-12(fp)
							printf("LOAD: %d\n",LoadQ);
    5890:	e0bffd17 	ldw	r2,-12(fp)
    5894:	100b883a 	mov	r5,r2
    5898:	01020034 	movhi	r4,2048
    589c:	21003904 	addi	r4,r4,228
    58a0:	00079ec0 	call	79ec <printf>
							xQueueSend(LoadControlQ,(void *)&LoadQ,0);
    58a4:	d0a04797 	ldw	r2,-32482(gp)
    58a8:	e0fffd04 	addi	r3,fp,-12
    58ac:	000f883a 	mov	r7,zero
    58b0:	000d883a 	mov	r6,zero
    58b4:	180b883a 	mov	r5,r3
    58b8:	1009883a 	mov	r4,r2
    58bc:	0001edc0 	call	1edc <xQueueGenericSend>

						}
						Prev_Stable = (Prev_Stable & ~(1 << 5)) | (0<< 5);
    58c0:	d0e03e97 	ldw	r3,-32518(gp)
    58c4:	00bff7c4 	movi	r2,-33
    58c8:	1884703a 	and	r2,r3,r2
    58cc:	d0a03e95 	stw	r2,-32518(gp)
						xTimerStart(LoadTimer,0);
    58d0:	d4203c97 	ldw	r16,-32526(gp)
    58d4:	00030dc0 	call	30dc <xTaskGetTickCount>
    58d8:	d8000015 	stw	zero,0(sp)
    58dc:	000f883a 	mov	r7,zero
    58e0:	100d883a 	mov	r6,r2
    58e4:	01400044 	movi	r5,1
    58e8:	8009883a 	mov	r4,r16
    58ec:	00049200 	call	4920 <xTimerGenericCommand>
    58f0:	00000a06 	br	591c <Load_Management_Task+0x3b8>

				}

			}
		} else {
			LoadQ = Current_Switch_State;
    58f4:	d0a03597 	ldw	r2,-32554(gp)
    58f8:	e0bffd15 	stw	r2,-12(fp)
			xQueueSend(LoadControlQ,(void *)&LoadQ,0);
    58fc:	d0a04797 	ldw	r2,-32482(gp)
    5900:	e0fffd04 	addi	r3,fp,-12
    5904:	000f883a 	mov	r7,zero
    5908:	000d883a 	mov	r6,zero
    590c:	180b883a 	mov	r5,r3
    5910:	1009883a 	mov	r4,r2
    5914:	0001edc0 	call	1edc <xQueueGenericSend>
			Ld_Manage_State = 0;
    5918:	d0203995 	stw	zero,-32538(gp)
		}
		vTaskDelay(200);
    591c:	01003204 	movi	r4,200
    5920:	0002e0c0 	call	2e0c <vTaskDelay>

	}
    5924:	003f1506 	br	557c <__alt_data_end+0xf000557c>

00005928 <Stability_Monitor_Task>:
}
static void Stability_Monitor_Task(void *paParams) {
    5928:	defff304 	addi	sp,sp,-52
    592c:	dfc00c15 	stw	ra,48(sp)
    5930:	df000b15 	stw	fp,44(sp)
    5934:	dc400a15 	stw	r17,40(sp)
    5938:	dc000915 	stw	r16,36(sp)
    593c:	df000b04 	addi	fp,sp,44
    5940:	e13ffd15 	stw	r4,-12(fp)
	unsigned int stableQ;
	while (1) {
		float temp_five[5];
		if (xSemaphoreTake(freqSemaphore, portMAX_DELAY) == pdTRUE) {
    5944:	d0a03f97 	ldw	r2,-32514(gp)
    5948:	000f883a 	mov	r7,zero
    594c:	01bfffc4 	movi	r6,-1
    5950:	000b883a 	mov	r5,zero
    5954:	1009883a 	mov	r4,r2
    5958:	000222c0 	call	222c <xQueueGenericReceive>
    595c:	10800058 	cmpnei	r2,r2,1
    5960:	10008a1e 	bne	r2,zero,5b8c <Stability_Monitor_Task+0x264>
			memcpy(temp_five,Prev_Five_Freq, 5*sizeof(float));
    5964:	00820234 	movhi	r2,2056
    5968:	10bf8504 	addi	r2,r2,-492
    596c:	10c00017 	ldw	r3,0(r2)
    5970:	e0fff815 	stw	r3,-32(fp)
    5974:	10c00117 	ldw	r3,4(r2)
    5978:	e0fff915 	stw	r3,-28(fp)
    597c:	10c00217 	ldw	r3,8(r2)
    5980:	e0fffa15 	stw	r3,-24(fp)
    5984:	10c00317 	ldw	r3,12(r2)
    5988:	e0fffb15 	stw	r3,-20(fp)
    598c:	10800417 	ldw	r2,16(r2)
    5990:	e0bffc15 	stw	r2,-16(fp)
			for (uint8_t i=0;i<3;i++) {
    5994:	e03ff505 	stb	zero,-44(fp)
    5998:	00001206 	br	59e4 <Stability_Monitor_Task+0xbc>
				Prev_Five_Freq[i+1] = temp_five[i];
    599c:	e0bff503 	ldbu	r2,-44(fp)
    59a0:	10c00044 	addi	r3,r2,1
    59a4:	e0bff503 	ldbu	r2,-44(fp)
    59a8:	1085883a 	add	r2,r2,r2
    59ac:	1085883a 	add	r2,r2,r2
    59b0:	e13ff504 	addi	r4,fp,-44
    59b4:	2085883a 	add	r2,r4,r2
    59b8:	10800304 	addi	r2,r2,12
    59bc:	11000017 	ldw	r4,0(r2)
    59c0:	00820234 	movhi	r2,2056
    59c4:	10bf8504 	addi	r2,r2,-492
    59c8:	18c7883a 	add	r3,r3,r3
    59cc:	18c7883a 	add	r3,r3,r3
    59d0:	10c5883a 	add	r2,r2,r3
    59d4:	11000015 	stw	r4,0(r2)
	unsigned int stableQ;
	while (1) {
		float temp_five[5];
		if (xSemaphoreTake(freqSemaphore, portMAX_DELAY) == pdTRUE) {
			memcpy(temp_five,Prev_Five_Freq, 5*sizeof(float));
			for (uint8_t i=0;i<3;i++) {
    59d8:	e0bff503 	ldbu	r2,-44(fp)
    59dc:	10800044 	addi	r2,r2,1
    59e0:	e0bff505 	stb	r2,-44(fp)
    59e4:	e0bff503 	ldbu	r2,-44(fp)
    59e8:	108000f0 	cmpltui	r2,r2,3
    59ec:	103feb1e 	bne	r2,zero,599c <__alt_data_end+0xf000599c>
				Prev_Five_Freq[i+1] = temp_five[i];
			}

			Prev_Five_Freq[0] = 16000.0/(double)Freq_Val;	//Freq_val is in count
    59f0:	d0a04397 	ldw	r2,-32498(gp)
    59f4:	1009883a 	mov	r4,r2
    59f8:	00071240 	call	7124 <__floatsidf>
    59fc:	1009883a 	mov	r4,r2
    5a00:	180b883a 	mov	r5,r3
    5a04:	200d883a 	mov	r6,r4
    5a08:	280f883a 	mov	r7,r5
    5a0c:	0009883a 	mov	r4,zero
    5a10:	015033f4 	movhi	r5,16591
    5a14:	29500004 	addi	r5,r5,16384
    5a18:	000683c0 	call	683c <__divdf3>
    5a1c:	1009883a 	mov	r4,r2
    5a20:	180b883a 	mov	r5,r3
    5a24:	2005883a 	mov	r2,r4
    5a28:	2807883a 	mov	r3,r5
    5a2c:	1009883a 	mov	r4,r2
    5a30:	180b883a 	mov	r5,r3
    5a34:	00073100 	call	7310 <__truncdfsf2>
    5a38:	1007883a 	mov	r3,r2
    5a3c:	00820234 	movhi	r2,2056
    5a40:	10bf8504 	addi	r2,r2,-492
    5a44:	10c00015 	stw	r3,0(r2)
			//printf("%f hz\n", 16000.0/(double)Freq_Val);
			//printf("Count number %d\n", Freq_Val);
			float change_freq = Prev_Five_Freq[0] - Prev_Five_Freq[1];
    5a48:	00820234 	movhi	r2,2056
    5a4c:	10bf8504 	addi	r2,r2,-492
    5a50:	10c00017 	ldw	r3,0(r2)
    5a54:	00820234 	movhi	r2,2056
    5a58:	10bf8504 	addi	r2,r2,-492
    5a5c:	11000117 	ldw	r4,4(r2)
    5a60:	200b883a 	mov	r5,r4
    5a64:	1809883a 	mov	r4,r3
    5a68:	00061c40 	call	61c4 <__subsf3>
    5a6c:	1007883a 	mov	r3,r2
    5a70:	e0fff615 	stw	r3,-40(fp)
			//printf("change freq %f\n", change_freq);
			Current_ROC_Freq = (double)(change_freq * 16000)/ (double)Freq_Val;
    5a74:	01519eb4 	movhi	r5,18042
    5a78:	e13ff617 	ldw	r4,-40(fp)
    5a7c:	0005dc80 	call	5dc8 <__mulsf3>
    5a80:	1007883a 	mov	r3,r2
    5a84:	1805883a 	mov	r2,r3
    5a88:	1009883a 	mov	r4,r2
    5a8c:	00072000 	call	7200 <__extendsfdf2>
    5a90:	1021883a 	mov	r16,r2
    5a94:	1823883a 	mov	r17,r3
    5a98:	d0a04397 	ldw	r2,-32498(gp)
    5a9c:	1009883a 	mov	r4,r2
    5aa0:	00071240 	call	7124 <__floatsidf>
    5aa4:	1009883a 	mov	r4,r2
    5aa8:	180b883a 	mov	r5,r3
    5aac:	200d883a 	mov	r6,r4
    5ab0:	280f883a 	mov	r7,r5
    5ab4:	8009883a 	mov	r4,r16
    5ab8:	880b883a 	mov	r5,r17
    5abc:	000683c0 	call	683c <__divdf3>
    5ac0:	1009883a 	mov	r4,r2
    5ac4:	180b883a 	mov	r5,r3
    5ac8:	2005883a 	mov	r2,r4
    5acc:	2807883a 	mov	r3,r5
    5ad0:	1009883a 	mov	r4,r2
    5ad4:	180b883a 	mov	r5,r3
    5ad8:	00073100 	call	7310 <__truncdfsf2>
    5adc:	1007883a 	mov	r3,r2
    5ae0:	d0e03695 	stw	r3,-32550(gp)
			//printf("Rate of change is %f hz/s \n", Current_ROC_Freq);

			if ((Prev_Five_Freq[0] < Thresh_Val) || (abs(Current_ROC_Freq)>Thresh_ROC)) {
    5ae4:	00820234 	movhi	r2,2056
    5ae8:	10bf8504 	addi	r2,r2,-492
    5aec:	14000017 	ldw	r16,0(r2)
    5af0:	d0a03b97 	ldw	r2,-32530(gp)
    5af4:	1009883a 	mov	r4,r2
    5af8:	00067180 	call	6718 <__floatsisf>
    5afc:	1007883a 	mov	r3,r2
    5b00:	180b883a 	mov	r5,r3
    5b04:	8009883a 	mov	r4,r16
    5b08:	0005d000 	call	5d00 <__lesf2>
    5b0c:	10000816 	blt	r2,zero,5b30 <Stability_Monitor_Task+0x208>
    5b10:	d0a03697 	ldw	r2,-32550(gp)
    5b14:	1009883a 	mov	r4,r2
    5b18:	00066a80 	call	66a8 <__fixsfsi>
    5b1c:	1000010e 	bge	r2,zero,5b24 <Stability_Monitor_Task+0x1fc>
    5b20:	0085c83a 	sub	r2,zero,r2
    5b24:	1007883a 	mov	r3,r2
    5b28:	d0a04697 	ldw	r2,-32486(gp)
    5b2c:	10c00b0e 	bge	r2,r3,5b5c <Stability_Monitor_Task+0x234>
				//printf("-----UNSTABLE----- \n");
				//printf("Current Freq:%f, Thresh: %d, Current ROC: %f, Thresh: %d \n",Prev_Five_Freq[0],Thresh_Val,Current_ROC_Freq,Thresh_ROC);
				Current_Stable = 0;
    5b30:	d0204195 	stw	zero,-32506(gp)
				stableQ = Current_Stable;
    5b34:	d0a04197 	ldw	r2,-32506(gp)
    5b38:	e0bff715 	stw	r2,-36(fp)
				xQueueSend(StabilityQ, (void *)&stableQ,0);
    5b3c:	d0a04097 	ldw	r2,-32510(gp)
    5b40:	e0fff704 	addi	r3,fp,-36
    5b44:	000f883a 	mov	r7,zero
    5b48:	000d883a 	mov	r6,zero
    5b4c:	180b883a 	mov	r5,r3
    5b50:	1009883a 	mov	r4,r2
    5b54:	0001edc0 	call	1edc <xQueueGenericSend>
    5b58:	00000f06 	br	5b98 <Stability_Monitor_Task+0x270>
			} else {
				Current_Stable = 1;
    5b5c:	00800044 	movi	r2,1
    5b60:	d0a04195 	stw	r2,-32506(gp)
				stableQ = Current_Stable;
    5b64:	d0a04197 	ldw	r2,-32506(gp)
    5b68:	e0bff715 	stw	r2,-36(fp)
				xQueueSend(StabilityQ, (void *)&stableQ,0);
    5b6c:	d0a04097 	ldw	r2,-32510(gp)
    5b70:	e0fff704 	addi	r3,fp,-36
    5b74:	000f883a 	mov	r7,zero
    5b78:	000d883a 	mov	r6,zero
    5b7c:	180b883a 	mov	r5,r3
    5b80:	1009883a 	mov	r4,r2
    5b84:	0001edc0 	call	1edc <xQueueGenericSend>
    5b88:	003f6e06 	br	5944 <__alt_data_end+0xf0005944>
			}
			//printf("Stable: %d \n",stableQ);
		} else {
			printf("no freq_semaphore was taken");
    5b8c:	01020034 	movhi	r4,2048
    5b90:	21003f04 	addi	r4,r4,252
    5b94:	00079ec0 	call	79ec <printf>
		}
	}
    5b98:	003f6a06 	br	5944 <__alt_data_end+0xf0005944>

00005b9c <Keyboard_Task>:
}
static void Keyboard_Task(void *pvParams) {
    5b9c:	defffd04 	addi	sp,sp,-12
    5ba0:	dfc00215 	stw	ra,8(sp)
    5ba4:	df000115 	stw	fp,4(sp)
    5ba8:	df000104 	addi	fp,sp,4
    5bac:	e13fff15 	stw	r4,-4(fp)
	// UP:   75
	//DOWN:  72
	//LEFT:  6B
	//RIGHT: 74
	while (1) {
		if (xSemaphoreTake(semaphore, portMAX_DELAY) == pdTRUE) {
    5bb0:	d0a03897 	ldw	r2,-32542(gp)
    5bb4:	000f883a 	mov	r7,zero
    5bb8:	01bfffc4 	movi	r6,-1
    5bbc:	000b883a 	mov	r5,zero
    5bc0:	1009883a 	mov	r4,r2
    5bc4:	000222c0 	call	222c <xQueueGenericReceive>
    5bc8:	10800058 	cmpnei	r2,r2,1
    5bcc:	1000481e 	bne	r2,zero,5cf0 <Keyboard_Task+0x154>
			if (byte == 0x75) {
    5bd0:	d0a04283 	ldbu	r2,-32502(gp)
    5bd4:	10803fcc 	andi	r2,r2,255
    5bd8:	10801d58 	cmpnei	r2,r2,117
    5bdc:	1000151e 	bne	r2,zero,5c34 <Keyboard_Task+0x98>
				// Up case
				if (use_ROC_Thresh == 0) {
    5be0:	d0a03383 	ldbu	r2,-32562(gp)
    5be4:	10803fcc 	andi	r2,r2,255
    5be8:	1000091e 	bne	r2,zero,5c10 <Keyboard_Task+0x74>
					Thresh_Val +=1;
    5bec:	d0a03b97 	ldw	r2,-32530(gp)
    5bf0:	10800044 	addi	r2,r2,1
    5bf4:	d0a03b95 	stw	r2,-32530(gp)
					printf("%d\n",Thresh_Val);
    5bf8:	d0a03b97 	ldw	r2,-32530(gp)
    5bfc:	100b883a 	mov	r5,r2
    5c00:	01020034 	movhi	r4,2048
    5c04:	21004604 	addi	r4,r4,280
    5c08:	00079ec0 	call	79ec <printf>
    5c0c:	003fe806 	br	5bb0 <__alt_data_end+0xf0005bb0>
				} else {
					Thresh_ROC += 1;
    5c10:	d0a04697 	ldw	r2,-32486(gp)
    5c14:	10800044 	addi	r2,r2,1
    5c18:	d0a04695 	stw	r2,-32486(gp)
					printf("%d\n",Thresh_ROC);
    5c1c:	d0a04697 	ldw	r2,-32486(gp)
    5c20:	100b883a 	mov	r5,r2
    5c24:	01020034 	movhi	r4,2048
    5c28:	21004604 	addi	r4,r4,280
    5c2c:	00079ec0 	call	79ec <printf>
    5c30:	003fdf06 	br	5bb0 <__alt_data_end+0xf0005bb0>
				}

			} else if (byte == 0x72) {
    5c34:	d0a04283 	ldbu	r2,-32502(gp)
    5c38:	10803fcc 	andi	r2,r2,255
    5c3c:	10801c98 	cmpnei	r2,r2,114
    5c40:	10001b1e 	bne	r2,zero,5cb0 <Keyboard_Task+0x114>
				// DOWN case
				if (use_ROC_Thresh ==0) {
    5c44:	d0a03383 	ldbu	r2,-32562(gp)
    5c48:	10803fcc 	andi	r2,r2,255
    5c4c:	10000c1e 	bne	r2,zero,5c80 <Keyboard_Task+0xe4>
					Thresh_Val += -1;
    5c50:	d0a03b97 	ldw	r2,-32530(gp)
    5c54:	10bfffc4 	addi	r2,r2,-1
    5c58:	d0a03b95 	stw	r2,-32530(gp)
					if (Thresh_Val <= 0) {
    5c5c:	d0a03b97 	ldw	r2,-32530(gp)
    5c60:	00800116 	blt	zero,r2,5c68 <Keyboard_Task+0xcc>
						Thresh_Val = 0;
    5c64:	d0203b95 	stw	zero,-32530(gp)
					}
					printf("%d\n",Thresh_Val);
    5c68:	d0a03b97 	ldw	r2,-32530(gp)
    5c6c:	100b883a 	mov	r5,r2
    5c70:	01020034 	movhi	r4,2048
    5c74:	21004604 	addi	r4,r4,280
    5c78:	00079ec0 	call	79ec <printf>
    5c7c:	003fcc06 	br	5bb0 <__alt_data_end+0xf0005bb0>
				} else {
					Thresh_ROC += -1;
    5c80:	d0a04697 	ldw	r2,-32486(gp)
    5c84:	10bfffc4 	addi	r2,r2,-1
    5c88:	d0a04695 	stw	r2,-32486(gp)
					if (Thresh_ROC <= 0) {
    5c8c:	d0a04697 	ldw	r2,-32486(gp)
    5c90:	00800116 	blt	zero,r2,5c98 <Keyboard_Task+0xfc>
						Thresh_ROC = 0;
    5c94:	d0204695 	stw	zero,-32486(gp)
					}
					printf("%d\n",Thresh_ROC);
    5c98:	d0a04697 	ldw	r2,-32486(gp)
    5c9c:	100b883a 	mov	r5,r2
    5ca0:	01020034 	movhi	r4,2048
    5ca4:	21004604 	addi	r4,r4,280
    5ca8:	00079ec0 	call	79ec <printf>
    5cac:	003fc006 	br	5bb0 <__alt_data_end+0xf0005bb0>
				}
			} else if (byte == 0x6B || byte== 0x74) {
    5cb0:	d0a04283 	ldbu	r2,-32502(gp)
    5cb4:	10803fcc 	andi	r2,r2,255
    5cb8:	10801ae0 	cmpeqi	r2,r2,107
    5cbc:	1000041e 	bne	r2,zero,5cd0 <Keyboard_Task+0x134>
    5cc0:	d0a04283 	ldbu	r2,-32502(gp)
    5cc4:	10803fcc 	andi	r2,r2,255
    5cc8:	10801d18 	cmpnei	r2,r2,116
    5ccc:	1000041e 	bne	r2,zero,5ce0 <Keyboard_Task+0x144>
				use_ROC_Thresh = use_ROC_Thresh ^ 0b1;
    5cd0:	d0a03383 	ldbu	r2,-32562(gp)
    5cd4:	1080005c 	xori	r2,r2,1
    5cd8:	d0a03385 	stb	r2,-32562(gp)
    5cdc:	00000706 	br	5cfc <Keyboard_Task+0x160>
			} else {
				printf("not valid key press \n");
    5ce0:	01020034 	movhi	r4,2048
    5ce4:	21004704 	addi	r4,r4,284
    5ce8:	0007ae80 	call	7ae8 <puts>
    5cec:	003fb006 	br	5bb0 <__alt_data_end+0xf0005bb0>
			}
		} else {
			printf("no semaphore was taken");
    5cf0:	01020034 	movhi	r4,2048
    5cf4:	21004d04 	addi	r4,r4,308
    5cf8:	00079ec0 	call	79ec <printf>
		}
	}
    5cfc:	003fac06 	br	5bb0 <__alt_data_end+0xf0005bb0>

00005d00 <__lesf2>:
    5d00:	2004d5fa 	srli	r2,r4,23
    5d04:	280cd5fa 	srli	r6,r5,23
    5d08:	00c02034 	movhi	r3,128
    5d0c:	18ffffc4 	addi	r3,r3,-1
    5d10:	10803fcc 	andi	r2,r2,255
    5d14:	01c03fc4 	movi	r7,255
    5d18:	1910703a 	and	r8,r3,r4
    5d1c:	31803fcc 	andi	r6,r6,255
    5d20:	1946703a 	and	r3,r3,r5
    5d24:	2008d7fa 	srli	r4,r4,31
    5d28:	280ad7fa 	srli	r5,r5,31
    5d2c:	11c01b26 	beq	r2,r7,5d9c <__lesf2+0x9c>
    5d30:	01c03fc4 	movi	r7,255
    5d34:	31c01126 	beq	r6,r7,5d7c <__lesf2+0x7c>
    5d38:	1000071e 	bne	r2,zero,5d58 <__lesf2+0x58>
    5d3c:	400f003a 	cmpeq	r7,r8,zero
    5d40:	21003fcc 	andi	r4,r4,255
    5d44:	3000081e 	bne	r6,zero,5d68 <__lesf2+0x68>
    5d48:	1800071e 	bne	r3,zero,5d68 <__lesf2+0x68>
    5d4c:	0005883a 	mov	r2,zero
    5d50:	40000f1e 	bne	r8,zero,5d90 <__lesf2+0x90>
    5d54:	f800283a 	ret
    5d58:	21003fcc 	andi	r4,r4,255
    5d5c:	30000a1e 	bne	r6,zero,5d88 <__lesf2+0x88>
    5d60:	18000b26 	beq	r3,zero,5d90 <__lesf2+0x90>
    5d64:	000f883a 	mov	r7,zero
    5d68:	29403fcc 	andi	r5,r5,255
    5d6c:	38000726 	beq	r7,zero,5d8c <__lesf2+0x8c>
    5d70:	28000826 	beq	r5,zero,5d94 <__lesf2+0x94>
    5d74:	00800044 	movi	r2,1
    5d78:	f800283a 	ret
    5d7c:	183fee26 	beq	r3,zero,5d38 <__alt_data_end+0xf0005d38>
    5d80:	00800084 	movi	r2,2
    5d84:	f800283a 	ret
    5d88:	29403fcc 	andi	r5,r5,255
    5d8c:	21400626 	beq	r4,r5,5da8 <__lesf2+0xa8>
    5d90:	203ff826 	beq	r4,zero,5d74 <__alt_data_end+0xf0005d74>
    5d94:	00bfffc4 	movi	r2,-1
    5d98:	f800283a 	ret
    5d9c:	403fe426 	beq	r8,zero,5d30 <__alt_data_end+0xf0005d30>
    5da0:	00800084 	movi	r2,2
    5da4:	f800283a 	ret
    5da8:	30bff916 	blt	r6,r2,5d90 <__alt_data_end+0xf0005d90>
    5dac:	11800216 	blt	r2,r6,5db8 <__lesf2+0xb8>
    5db0:	1a3ff736 	bltu	r3,r8,5d90 <__alt_data_end+0xf0005d90>
    5db4:	40c0022e 	bgeu	r8,r3,5dc0 <__lesf2+0xc0>
    5db8:	203fee1e 	bne	r4,zero,5d74 <__alt_data_end+0xf0005d74>
    5dbc:	003ff506 	br	5d94 <__alt_data_end+0xf0005d94>
    5dc0:	0005883a 	mov	r2,zero
    5dc4:	f800283a 	ret

00005dc8 <__mulsf3>:
    5dc8:	defff504 	addi	sp,sp,-44
    5dcc:	dc000115 	stw	r16,4(sp)
    5dd0:	2020d5fa 	srli	r16,r4,23
    5dd4:	dd400615 	stw	r21,24(sp)
    5dd8:	202ad7fa 	srli	r21,r4,31
    5ddc:	dc800315 	stw	r18,12(sp)
    5de0:	04802034 	movhi	r18,128
    5de4:	df000915 	stw	fp,36(sp)
    5de8:	dd000515 	stw	r20,20(sp)
    5dec:	94bfffc4 	addi	r18,r18,-1
    5df0:	dfc00a15 	stw	ra,40(sp)
    5df4:	ddc00815 	stw	r23,32(sp)
    5df8:	dd800715 	stw	r22,28(sp)
    5dfc:	dcc00415 	stw	r19,16(sp)
    5e00:	dc400215 	stw	r17,8(sp)
    5e04:	84003fcc 	andi	r16,r16,255
    5e08:	9124703a 	and	r18,r18,r4
    5e0c:	a829883a 	mov	r20,r21
    5e10:	af003fcc 	andi	fp,r21,255
    5e14:	80005426 	beq	r16,zero,5f68 <__mulsf3+0x1a0>
    5e18:	00803fc4 	movi	r2,255
    5e1c:	80802f26 	beq	r16,r2,5edc <__mulsf3+0x114>
    5e20:	91002034 	orhi	r4,r18,128
    5e24:	202490fa 	slli	r18,r4,3
    5e28:	843fe044 	addi	r16,r16,-127
    5e2c:	0023883a 	mov	r17,zero
    5e30:	002f883a 	mov	r23,zero
    5e34:	2804d5fa 	srli	r2,r5,23
    5e38:	282cd7fa 	srli	r22,r5,31
    5e3c:	01002034 	movhi	r4,128
    5e40:	213fffc4 	addi	r4,r4,-1
    5e44:	10803fcc 	andi	r2,r2,255
    5e48:	2166703a 	and	r19,r4,r5
    5e4c:	b1803fcc 	andi	r6,r22,255
    5e50:	10004c26 	beq	r2,zero,5f84 <__mulsf3+0x1bc>
    5e54:	00c03fc4 	movi	r3,255
    5e58:	10c04726 	beq	r2,r3,5f78 <__mulsf3+0x1b0>
    5e5c:	99002034 	orhi	r4,r19,128
    5e60:	202690fa 	slli	r19,r4,3
    5e64:	10bfe044 	addi	r2,r2,-127
    5e68:	0007883a 	mov	r3,zero
    5e6c:	80a1883a 	add	r16,r16,r2
    5e70:	010003c4 	movi	r4,15
    5e74:	1c44b03a 	or	r2,r3,r17
    5e78:	b56af03a 	xor	r21,r22,r21
    5e7c:	81c00044 	addi	r7,r16,1
    5e80:	20806b36 	bltu	r4,r2,6030 <__mulsf3+0x268>
    5e84:	100490ba 	slli	r2,r2,2
    5e88:	01000034 	movhi	r4,0
    5e8c:	2117a704 	addi	r4,r4,24220
    5e90:	1105883a 	add	r2,r2,r4
    5e94:	10800017 	ldw	r2,0(r2)
    5e98:	1000683a 	jmp	r2
    5e9c:	00006030 	cmpltui	zero,zero,384
    5ea0:	00005ef0 	cmpltui	zero,zero,379
    5ea4:	00005ef0 	cmpltui	zero,zero,379
    5ea8:	00005eec 	andhi	zero,zero,379
    5eac:	00006014 	movui	zero,384
    5eb0:	00006014 	movui	zero,384
    5eb4:	00006000 	call	600 <prvCheckDelayedList+0x88>
    5eb8:	00005eec 	andhi	zero,zero,379
    5ebc:	00006014 	movui	zero,384
    5ec0:	00006000 	call	600 <prvCheckDelayedList+0x88>
    5ec4:	00006014 	movui	zero,384
    5ec8:	00005eec 	andhi	zero,zero,379
    5ecc:	00006020 	cmpeqi	zero,zero,384
    5ed0:	00006020 	cmpeqi	zero,zero,384
    5ed4:	00006020 	cmpeqi	zero,zero,384
    5ed8:	000060fc 	xorhi	zero,zero,387
    5edc:	90003b1e 	bne	r18,zero,5fcc <__mulsf3+0x204>
    5ee0:	04400204 	movi	r17,8
    5ee4:	05c00084 	movi	r23,2
    5ee8:	003fd206 	br	5e34 <__alt_data_end+0xf0005e34>
    5eec:	302b883a 	mov	r21,r6
    5ef0:	00800084 	movi	r2,2
    5ef4:	18802626 	beq	r3,r2,5f90 <__mulsf3+0x1c8>
    5ef8:	008000c4 	movi	r2,3
    5efc:	1880ab26 	beq	r3,r2,61ac <__mulsf3+0x3e4>
    5f00:	00800044 	movi	r2,1
    5f04:	1880a21e 	bne	r3,r2,6190 <__mulsf3+0x3c8>
    5f08:	a829883a 	mov	r20,r21
    5f0c:	0007883a 	mov	r3,zero
    5f10:	0009883a 	mov	r4,zero
    5f14:	18803fcc 	andi	r2,r3,255
    5f18:	100695fa 	slli	r3,r2,23
    5f1c:	a0803fcc 	andi	r2,r20,255
    5f20:	100a97fa 	slli	r5,r2,31
    5f24:	00802034 	movhi	r2,128
    5f28:	10bfffc4 	addi	r2,r2,-1
    5f2c:	2084703a 	and	r2,r4,r2
    5f30:	10c4b03a 	or	r2,r2,r3
    5f34:	1144b03a 	or	r2,r2,r5
    5f38:	dfc00a17 	ldw	ra,40(sp)
    5f3c:	df000917 	ldw	fp,36(sp)
    5f40:	ddc00817 	ldw	r23,32(sp)
    5f44:	dd800717 	ldw	r22,28(sp)
    5f48:	dd400617 	ldw	r21,24(sp)
    5f4c:	dd000517 	ldw	r20,20(sp)
    5f50:	dcc00417 	ldw	r19,16(sp)
    5f54:	dc800317 	ldw	r18,12(sp)
    5f58:	dc400217 	ldw	r17,8(sp)
    5f5c:	dc000117 	ldw	r16,4(sp)
    5f60:	dec00b04 	addi	sp,sp,44
    5f64:	f800283a 	ret
    5f68:	90000d1e 	bne	r18,zero,5fa0 <__mulsf3+0x1d8>
    5f6c:	04400104 	movi	r17,4
    5f70:	05c00044 	movi	r23,1
    5f74:	003faf06 	br	5e34 <__alt_data_end+0xf0005e34>
    5f78:	9806c03a 	cmpne	r3,r19,zero
    5f7c:	18c00084 	addi	r3,r3,2
    5f80:	003fba06 	br	5e6c <__alt_data_end+0xf0005e6c>
    5f84:	9800141e 	bne	r19,zero,5fd8 <__mulsf3+0x210>
    5f88:	00c00044 	movi	r3,1
    5f8c:	003fb706 	br	5e6c <__alt_data_end+0xf0005e6c>
    5f90:	a829883a 	mov	r20,r21
    5f94:	00ffffc4 	movi	r3,-1
    5f98:	0009883a 	mov	r4,zero
    5f9c:	003fdd06 	br	5f14 <__alt_data_end+0xf0005f14>
    5fa0:	9009883a 	mov	r4,r18
    5fa4:	d9400015 	stw	r5,0(sp)
    5fa8:	00074b80 	call	74b8 <__clzsi2>
    5fac:	10fffec4 	addi	r3,r2,-5
    5fb0:	10801d84 	addi	r2,r2,118
    5fb4:	90e4983a 	sll	r18,r18,r3
    5fb8:	00a1c83a 	sub	r16,zero,r2
    5fbc:	0023883a 	mov	r17,zero
    5fc0:	002f883a 	mov	r23,zero
    5fc4:	d9400017 	ldw	r5,0(sp)
    5fc8:	003f9a06 	br	5e34 <__alt_data_end+0xf0005e34>
    5fcc:	04400304 	movi	r17,12
    5fd0:	05c000c4 	movi	r23,3
    5fd4:	003f9706 	br	5e34 <__alt_data_end+0xf0005e34>
    5fd8:	9809883a 	mov	r4,r19
    5fdc:	d9800015 	stw	r6,0(sp)
    5fe0:	00074b80 	call	74b8 <__clzsi2>
    5fe4:	10fffec4 	addi	r3,r2,-5
    5fe8:	10801d84 	addi	r2,r2,118
    5fec:	98e6983a 	sll	r19,r19,r3
    5ff0:	0085c83a 	sub	r2,zero,r2
    5ff4:	0007883a 	mov	r3,zero
    5ff8:	d9800017 	ldw	r6,0(sp)
    5ffc:	003f9b06 	br	5e6c <__alt_data_end+0xf0005e6c>
    6000:	01002034 	movhi	r4,128
    6004:	0029883a 	mov	r20,zero
    6008:	213fffc4 	addi	r4,r4,-1
    600c:	00ffffc4 	movi	r3,-1
    6010:	003fc006 	br	5f14 <__alt_data_end+0xf0005f14>
    6014:	9027883a 	mov	r19,r18
    6018:	b807883a 	mov	r3,r23
    601c:	003fb406 	br	5ef0 <__alt_data_end+0xf0005ef0>
    6020:	9027883a 	mov	r19,r18
    6024:	e02b883a 	mov	r21,fp
    6028:	b807883a 	mov	r3,r23
    602c:	003fb006 	br	5ef0 <__alt_data_end+0xf0005ef0>
    6030:	9004d43a 	srli	r2,r18,16
    6034:	9810d43a 	srli	r8,r19,16
    6038:	94bfffcc 	andi	r18,r18,65535
    603c:	993fffcc 	andi	r4,r19,65535
    6040:	910d383a 	mul	r6,r18,r4
    6044:	20a7383a 	mul	r19,r4,r2
    6048:	9225383a 	mul	r18,r18,r8
    604c:	3006d43a 	srli	r3,r6,16
    6050:	1211383a 	mul	r8,r2,r8
    6054:	94e5883a 	add	r18,r18,r19
    6058:	1c87883a 	add	r3,r3,r18
    605c:	1cc0022e 	bgeu	r3,r19,6068 <__mulsf3+0x2a0>
    6060:	00800074 	movhi	r2,1
    6064:	4091883a 	add	r8,r8,r2
    6068:	1804943a 	slli	r2,r3,16
    606c:	31bfffcc 	andi	r6,r6,65535
    6070:	1806d43a 	srli	r3,r3,16
    6074:	1185883a 	add	r2,r2,r6
    6078:	102691ba 	slli	r19,r2,6
    607c:	1a07883a 	add	r3,r3,r8
    6080:	1004d6ba 	srli	r2,r2,26
    6084:	180891ba 	slli	r4,r3,6
    6088:	9826c03a 	cmpne	r19,r19,zero
    608c:	9884b03a 	or	r2,r19,r2
    6090:	1126b03a 	or	r19,r2,r4
    6094:	9882002c 	andhi	r2,r19,2048
    6098:	10000426 	beq	r2,zero,60ac <__mulsf3+0x2e4>
    609c:	9804d07a 	srli	r2,r19,1
    60a0:	9900004c 	andi	r4,r19,1
    60a4:	3821883a 	mov	r16,r7
    60a8:	1126b03a 	or	r19,r2,r4
    60ac:	80c01fc4 	addi	r3,r16,127
    60b0:	00c0210e 	bge	zero,r3,6138 <__mulsf3+0x370>
    60b4:	988001cc 	andi	r2,r19,7
    60b8:	10000426 	beq	r2,zero,60cc <__mulsf3+0x304>
    60bc:	988003cc 	andi	r2,r19,15
    60c0:	01000104 	movi	r4,4
    60c4:	11000126 	beq	r2,r4,60cc <__mulsf3+0x304>
    60c8:	9927883a 	add	r19,r19,r4
    60cc:	9882002c 	andhi	r2,r19,2048
    60d0:	10000426 	beq	r2,zero,60e4 <__mulsf3+0x31c>
    60d4:	00be0034 	movhi	r2,63488
    60d8:	10bfffc4 	addi	r2,r2,-1
    60dc:	80c02004 	addi	r3,r16,128
    60e0:	98a6703a 	and	r19,r19,r2
    60e4:	00803f84 	movi	r2,254
    60e8:	10ffa916 	blt	r2,r3,5f90 <__alt_data_end+0xf0005f90>
    60ec:	980891ba 	slli	r4,r19,6
    60f0:	a829883a 	mov	r20,r21
    60f4:	2008d27a 	srli	r4,r4,9
    60f8:	003f8606 	br	5f14 <__alt_data_end+0xf0005f14>
    60fc:	9080102c 	andhi	r2,r18,64
    6100:	10000826 	beq	r2,zero,6124 <__mulsf3+0x35c>
    6104:	9880102c 	andhi	r2,r19,64
    6108:	1000061e 	bne	r2,zero,6124 <__mulsf3+0x35c>
    610c:	00802034 	movhi	r2,128
    6110:	99001034 	orhi	r4,r19,64
    6114:	10bfffc4 	addi	r2,r2,-1
    6118:	b029883a 	mov	r20,r22
    611c:	2088703a 	and	r4,r4,r2
    6120:	003fba06 	br	600c <__alt_data_end+0xf000600c>
    6124:	00802034 	movhi	r2,128
    6128:	91001034 	orhi	r4,r18,64
    612c:	10bfffc4 	addi	r2,r2,-1
    6130:	2088703a 	and	r4,r4,r2
    6134:	003fb506 	br	600c <__alt_data_end+0xf000600c>
    6138:	00800044 	movi	r2,1
    613c:	10c7c83a 	sub	r3,r2,r3
    6140:	008006c4 	movi	r2,27
    6144:	10ff7016 	blt	r2,r3,5f08 <__alt_data_end+0xf0005f08>
    6148:	00800804 	movi	r2,32
    614c:	10c5c83a 	sub	r2,r2,r3
    6150:	9884983a 	sll	r2,r19,r2
    6154:	98c6d83a 	srl	r3,r19,r3
    6158:	1004c03a 	cmpne	r2,r2,zero
    615c:	1884b03a 	or	r2,r3,r2
    6160:	10c001cc 	andi	r3,r2,7
    6164:	18000426 	beq	r3,zero,6178 <__mulsf3+0x3b0>
    6168:	10c003cc 	andi	r3,r2,15
    616c:	01000104 	movi	r4,4
    6170:	19000126 	beq	r3,r4,6178 <__mulsf3+0x3b0>
    6174:	1105883a 	add	r2,r2,r4
    6178:	10c1002c 	andhi	r3,r2,1024
    617c:	18000626 	beq	r3,zero,6198 <__mulsf3+0x3d0>
    6180:	a829883a 	mov	r20,r21
    6184:	00c00044 	movi	r3,1
    6188:	0009883a 	mov	r4,zero
    618c:	003f6106 	br	5f14 <__alt_data_end+0xf0005f14>
    6190:	3821883a 	mov	r16,r7
    6194:	003fc506 	br	60ac <__alt_data_end+0xf00060ac>
    6198:	100491ba 	slli	r2,r2,6
    619c:	a829883a 	mov	r20,r21
    61a0:	0007883a 	mov	r3,zero
    61a4:	1008d27a 	srli	r4,r2,9
    61a8:	003f5a06 	br	5f14 <__alt_data_end+0xf0005f14>
    61ac:	00802034 	movhi	r2,128
    61b0:	99001034 	orhi	r4,r19,64
    61b4:	10bfffc4 	addi	r2,r2,-1
    61b8:	a829883a 	mov	r20,r21
    61bc:	2088703a 	and	r4,r4,r2
    61c0:	003f9206 	br	600c <__alt_data_end+0xf000600c>

000061c4 <__subsf3>:
    61c4:	defffc04 	addi	sp,sp,-16
    61c8:	280cd5fa 	srli	r6,r5,23
    61cc:	dc000015 	stw	r16,0(sp)
    61d0:	01c02034 	movhi	r7,128
    61d4:	2020d5fa 	srli	r16,r4,23
    61d8:	39ffffc4 	addi	r7,r7,-1
    61dc:	3906703a 	and	r3,r7,r4
    61e0:	dc400115 	stw	r17,4(sp)
    61e4:	394e703a 	and	r7,r7,r5
    61e8:	2022d7fa 	srli	r17,r4,31
    61ec:	dfc00315 	stw	ra,12(sp)
    61f0:	dc800215 	stw	r18,8(sp)
    61f4:	31803fcc 	andi	r6,r6,255
    61f8:	01003fc4 	movi	r4,255
    61fc:	84003fcc 	andi	r16,r16,255
    6200:	180690fa 	slli	r3,r3,3
    6204:	2804d7fa 	srli	r2,r5,31
    6208:	380e90fa 	slli	r7,r7,3
    620c:	31006d26 	beq	r6,r4,63c4 <__subsf3+0x200>
    6210:	1080005c 	xori	r2,r2,1
    6214:	8189c83a 	sub	r4,r16,r6
    6218:	14404f26 	beq	r2,r17,6358 <__subsf3+0x194>
    621c:	0100770e 	bge	zero,r4,63fc <__subsf3+0x238>
    6220:	30001e1e 	bne	r6,zero,629c <__subsf3+0xd8>
    6224:	38006a1e 	bne	r7,zero,63d0 <__subsf3+0x20c>
    6228:	188001cc 	andi	r2,r3,7
    622c:	10000426 	beq	r2,zero,6240 <__subsf3+0x7c>
    6230:	188003cc 	andi	r2,r3,15
    6234:	01000104 	movi	r4,4
    6238:	11000126 	beq	r2,r4,6240 <__subsf3+0x7c>
    623c:	1907883a 	add	r3,r3,r4
    6240:	1881002c 	andhi	r2,r3,1024
    6244:	10003926 	beq	r2,zero,632c <__subsf3+0x168>
    6248:	84000044 	addi	r16,r16,1
    624c:	00803fc4 	movi	r2,255
    6250:	80807526 	beq	r16,r2,6428 <__subsf3+0x264>
    6254:	180691ba 	slli	r3,r3,6
    6258:	8880004c 	andi	r2,r17,1
    625c:	180ad27a 	srli	r5,r3,9
    6260:	84003fcc 	andi	r16,r16,255
    6264:	800695fa 	slli	r3,r16,23
    6268:	10803fcc 	andi	r2,r2,255
    626c:	01002034 	movhi	r4,128
    6270:	213fffc4 	addi	r4,r4,-1
    6274:	100497fa 	slli	r2,r2,31
    6278:	2920703a 	and	r16,r5,r4
    627c:	80e0b03a 	or	r16,r16,r3
    6280:	8084b03a 	or	r2,r16,r2
    6284:	dfc00317 	ldw	ra,12(sp)
    6288:	dc800217 	ldw	r18,8(sp)
    628c:	dc400117 	ldw	r17,4(sp)
    6290:	dc000017 	ldw	r16,0(sp)
    6294:	dec00404 	addi	sp,sp,16
    6298:	f800283a 	ret
    629c:	00803fc4 	movi	r2,255
    62a0:	80bfe126 	beq	r16,r2,6228 <__alt_data_end+0xf0006228>
    62a4:	39c10034 	orhi	r7,r7,1024
    62a8:	008006c4 	movi	r2,27
    62ac:	11007416 	blt	r2,r4,6480 <__subsf3+0x2bc>
    62b0:	00800804 	movi	r2,32
    62b4:	1105c83a 	sub	r2,r2,r4
    62b8:	3884983a 	sll	r2,r7,r2
    62bc:	390ed83a 	srl	r7,r7,r4
    62c0:	1008c03a 	cmpne	r4,r2,zero
    62c4:	390eb03a 	or	r7,r7,r4
    62c8:	19c7c83a 	sub	r3,r3,r7
    62cc:	1881002c 	andhi	r2,r3,1024
    62d0:	10001426 	beq	r2,zero,6324 <__subsf3+0x160>
    62d4:	04810034 	movhi	r18,1024
    62d8:	94bfffc4 	addi	r18,r18,-1
    62dc:	1ca4703a 	and	r18,r3,r18
    62e0:	9009883a 	mov	r4,r18
    62e4:	00074b80 	call	74b8 <__clzsi2>
    62e8:	10bffec4 	addi	r2,r2,-5
    62ec:	90a4983a 	sll	r18,r18,r2
    62f0:	14005116 	blt	r2,r16,6438 <__subsf3+0x274>
    62f4:	1405c83a 	sub	r2,r2,r16
    62f8:	10c00044 	addi	r3,r2,1
    62fc:	00800804 	movi	r2,32
    6300:	10c5c83a 	sub	r2,r2,r3
    6304:	9084983a 	sll	r2,r18,r2
    6308:	90e4d83a 	srl	r18,r18,r3
    630c:	0021883a 	mov	r16,zero
    6310:	1006c03a 	cmpne	r3,r2,zero
    6314:	90c6b03a 	or	r3,r18,r3
    6318:	003fc306 	br	6228 <__alt_data_end+0xf0006228>
    631c:	2000e026 	beq	r4,zero,66a0 <__subsf3+0x4dc>
    6320:	2007883a 	mov	r3,r4
    6324:	188001cc 	andi	r2,r3,7
    6328:	103fc11e 	bne	r2,zero,6230 <__alt_data_end+0xf0006230>
    632c:	180ad0fa 	srli	r5,r3,3
    6330:	00c03fc4 	movi	r3,255
    6334:	8880004c 	andi	r2,r17,1
    6338:	80c0031e 	bne	r16,r3,6348 <__subsf3+0x184>
    633c:	28006d26 	beq	r5,zero,64f4 <__subsf3+0x330>
    6340:	29401034 	orhi	r5,r5,64
    6344:	043fffc4 	movi	r16,-1
    6348:	00c02034 	movhi	r3,128
    634c:	18ffffc4 	addi	r3,r3,-1
    6350:	28ca703a 	and	r5,r5,r3
    6354:	003fc206 	br	6260 <__alt_data_end+0xf0006260>
    6358:	01003c0e 	bge	zero,r4,644c <__subsf3+0x288>
    635c:	30002126 	beq	r6,zero,63e4 <__subsf3+0x220>
    6360:	01403fc4 	movi	r5,255
    6364:	817fb026 	beq	r16,r5,6228 <__alt_data_end+0xf0006228>
    6368:	39c10034 	orhi	r7,r7,1024
    636c:	014006c4 	movi	r5,27
    6370:	29007416 	blt	r5,r4,6544 <__subsf3+0x380>
    6374:	01400804 	movi	r5,32
    6378:	290bc83a 	sub	r5,r5,r4
    637c:	394a983a 	sll	r5,r7,r5
    6380:	390ed83a 	srl	r7,r7,r4
    6384:	2808c03a 	cmpne	r4,r5,zero
    6388:	390eb03a 	or	r7,r7,r4
    638c:	19c7883a 	add	r3,r3,r7
    6390:	1901002c 	andhi	r4,r3,1024
    6394:	20003826 	beq	r4,zero,6478 <__subsf3+0x2b4>
    6398:	84000044 	addi	r16,r16,1
    639c:	01003fc4 	movi	r4,255
    63a0:	81005426 	beq	r16,r4,64f4 <__subsf3+0x330>
    63a4:	1023883a 	mov	r17,r2
    63a8:	00bf0034 	movhi	r2,64512
    63ac:	10bfffc4 	addi	r2,r2,-1
    63b0:	1900004c 	andi	r4,r3,1
    63b4:	1886703a 	and	r3,r3,r2
    63b8:	1806d07a 	srli	r3,r3,1
    63bc:	1906b03a 	or	r3,r3,r4
    63c0:	003f9906 	br	6228 <__alt_data_end+0xf0006228>
    63c4:	383f9226 	beq	r7,zero,6210 <__alt_data_end+0xf0006210>
    63c8:	10803fcc 	andi	r2,r2,255
    63cc:	003f9106 	br	6214 <__alt_data_end+0xf0006214>
    63d0:	213fffc4 	addi	r4,r4,-1
    63d4:	203fbc26 	beq	r4,zero,62c8 <__alt_data_end+0xf00062c8>
    63d8:	00803fc4 	movi	r2,255
    63dc:	80bfb21e 	bne	r16,r2,62a8 <__alt_data_end+0xf00062a8>
    63e0:	003f9106 	br	6228 <__alt_data_end+0xf0006228>
    63e4:	383f9026 	beq	r7,zero,6228 <__alt_data_end+0xf0006228>
    63e8:	213fffc4 	addi	r4,r4,-1
    63ec:	203fe726 	beq	r4,zero,638c <__alt_data_end+0xf000638c>
    63f0:	01403fc4 	movi	r5,255
    63f4:	817fdd1e 	bne	r16,r5,636c <__alt_data_end+0xf000636c>
    63f8:	003f8b06 	br	6228 <__alt_data_end+0xf0006228>
    63fc:	2000221e 	bne	r4,zero,6488 <__subsf3+0x2c4>
    6400:	81000044 	addi	r4,r16,1
    6404:	21003fcc 	andi	r4,r4,255
    6408:	01400044 	movi	r5,1
    640c:	2900470e 	bge	r5,r4,652c <__subsf3+0x368>
    6410:	19e5c83a 	sub	r18,r3,r7
    6414:	9141002c 	andhi	r5,r18,1024
    6418:	28002d26 	beq	r5,zero,64d0 <__subsf3+0x30c>
    641c:	38e5c83a 	sub	r18,r7,r3
    6420:	1023883a 	mov	r17,r2
    6424:	003fae06 	br	62e0 <__alt_data_end+0xf00062e0>
    6428:	8880004c 	andi	r2,r17,1
    642c:	043fffc4 	movi	r16,-1
    6430:	000b883a 	mov	r5,zero
    6434:	003f8a06 	br	6260 <__alt_data_end+0xf0006260>
    6438:	00ff0034 	movhi	r3,64512
    643c:	18ffffc4 	addi	r3,r3,-1
    6440:	80a1c83a 	sub	r16,r16,r2
    6444:	90c6703a 	and	r3,r18,r3
    6448:	003f7706 	br	6228 <__alt_data_end+0xf0006228>
    644c:	2000431e 	bne	r4,zero,655c <__subsf3+0x398>
    6450:	81000044 	addi	r4,r16,1
    6454:	21803fcc 	andi	r6,r4,255
    6458:	01400044 	movi	r5,1
    645c:	2980280e 	bge	r5,r6,6500 <__subsf3+0x33c>
    6460:	01403fc4 	movi	r5,255
    6464:	21402326 	beq	r4,r5,64f4 <__subsf3+0x330>
    6468:	19c7883a 	add	r3,r3,r7
    646c:	1806d07a 	srli	r3,r3,1
    6470:	2021883a 	mov	r16,r4
    6474:	003f6c06 	br	6228 <__alt_data_end+0xf0006228>
    6478:	1023883a 	mov	r17,r2
    647c:	003fa906 	br	6324 <__alt_data_end+0xf0006324>
    6480:	01c00044 	movi	r7,1
    6484:	003f9006 	br	62c8 <__alt_data_end+0xf00062c8>
    6488:	8000151e 	bne	r16,zero,64e0 <__subsf3+0x31c>
    648c:	18002f26 	beq	r3,zero,654c <__subsf3+0x388>
    6490:	0108303a 	nor	r4,zero,r4
    6494:	20000a26 	beq	r4,zero,64c0 <__subsf3+0x2fc>
    6498:	01403fc4 	movi	r5,255
    649c:	31402b26 	beq	r6,r5,654c <__subsf3+0x388>
    64a0:	014006c4 	movi	r5,27
    64a4:	29006e16 	blt	r5,r4,6660 <__subsf3+0x49c>
    64a8:	01400804 	movi	r5,32
    64ac:	290bc83a 	sub	r5,r5,r4
    64b0:	194a983a 	sll	r5,r3,r5
    64b4:	1908d83a 	srl	r4,r3,r4
    64b8:	2806c03a 	cmpne	r3,r5,zero
    64bc:	20c6b03a 	or	r3,r4,r3
    64c0:	38c7c83a 	sub	r3,r7,r3
    64c4:	3021883a 	mov	r16,r6
    64c8:	1023883a 	mov	r17,r2
    64cc:	003f7f06 	br	62cc <__alt_data_end+0xf00062cc>
    64d0:	903f831e 	bne	r18,zero,62e0 <__alt_data_end+0xf00062e0>
    64d4:	0005883a 	mov	r2,zero
    64d8:	0021883a 	mov	r16,zero
    64dc:	003f9a06 	br	6348 <__alt_data_end+0xf0006348>
    64e0:	01403fc4 	movi	r5,255
    64e4:	31401926 	beq	r6,r5,654c <__subsf3+0x388>
    64e8:	0109c83a 	sub	r4,zero,r4
    64ec:	18c10034 	orhi	r3,r3,1024
    64f0:	003feb06 	br	64a0 <__alt_data_end+0xf00064a0>
    64f4:	043fffc4 	movi	r16,-1
    64f8:	000b883a 	mov	r5,zero
    64fc:	003f5806 	br	6260 <__alt_data_end+0xf0006260>
    6500:	8000481e 	bne	r16,zero,6624 <__subsf3+0x460>
    6504:	18006226 	beq	r3,zero,6690 <__subsf3+0x4cc>
    6508:	383f4726 	beq	r7,zero,6228 <__alt_data_end+0xf0006228>
    650c:	19c7883a 	add	r3,r3,r7
    6510:	1881002c 	andhi	r2,r3,1024
    6514:	103f8326 	beq	r2,zero,6324 <__alt_data_end+0xf0006324>
    6518:	00bf0034 	movhi	r2,64512
    651c:	10bfffc4 	addi	r2,r2,-1
    6520:	2821883a 	mov	r16,r5
    6524:	1886703a 	and	r3,r3,r2
    6528:	003f3f06 	br	6228 <__alt_data_end+0xf0006228>
    652c:	80001c1e 	bne	r16,zero,65a0 <__subsf3+0x3dc>
    6530:	1800261e 	bne	r3,zero,65cc <__subsf3+0x408>
    6534:	38004c26 	beq	r7,zero,6668 <__subsf3+0x4a4>
    6538:	3807883a 	mov	r3,r7
    653c:	1023883a 	mov	r17,r2
    6540:	003f3906 	br	6228 <__alt_data_end+0xf0006228>
    6544:	01c00044 	movi	r7,1
    6548:	003f9006 	br	638c <__alt_data_end+0xf000638c>
    654c:	3807883a 	mov	r3,r7
    6550:	3021883a 	mov	r16,r6
    6554:	1023883a 	mov	r17,r2
    6558:	003f3306 	br	6228 <__alt_data_end+0xf0006228>
    655c:	8000161e 	bne	r16,zero,65b8 <__subsf3+0x3f4>
    6560:	18002d26 	beq	r3,zero,6618 <__subsf3+0x454>
    6564:	0108303a 	nor	r4,zero,r4
    6568:	20000a26 	beq	r4,zero,6594 <__subsf3+0x3d0>
    656c:	01403fc4 	movi	r5,255
    6570:	31402926 	beq	r6,r5,6618 <__subsf3+0x454>
    6574:	014006c4 	movi	r5,27
    6578:	29004716 	blt	r5,r4,6698 <__subsf3+0x4d4>
    657c:	01400804 	movi	r5,32
    6580:	290bc83a 	sub	r5,r5,r4
    6584:	194a983a 	sll	r5,r3,r5
    6588:	1908d83a 	srl	r4,r3,r4
    658c:	2806c03a 	cmpne	r3,r5,zero
    6590:	20c6b03a 	or	r3,r4,r3
    6594:	19c7883a 	add	r3,r3,r7
    6598:	3021883a 	mov	r16,r6
    659c:	003f7c06 	br	6390 <__alt_data_end+0xf0006390>
    65a0:	1800111e 	bne	r3,zero,65e8 <__subsf3+0x424>
    65a4:	38003326 	beq	r7,zero,6674 <__subsf3+0x4b0>
    65a8:	3807883a 	mov	r3,r7
    65ac:	1023883a 	mov	r17,r2
    65b0:	04003fc4 	movi	r16,255
    65b4:	003f1c06 	br	6228 <__alt_data_end+0xf0006228>
    65b8:	01403fc4 	movi	r5,255
    65bc:	31401626 	beq	r6,r5,6618 <__subsf3+0x454>
    65c0:	0109c83a 	sub	r4,zero,r4
    65c4:	18c10034 	orhi	r3,r3,1024
    65c8:	003fea06 	br	6574 <__alt_data_end+0xf0006574>
    65cc:	383f1626 	beq	r7,zero,6228 <__alt_data_end+0xf0006228>
    65d0:	19c9c83a 	sub	r4,r3,r7
    65d4:	2141002c 	andhi	r5,r4,1024
    65d8:	283f5026 	beq	r5,zero,631c <__alt_data_end+0xf000631c>
    65dc:	38c7c83a 	sub	r3,r7,r3
    65e0:	1023883a 	mov	r17,r2
    65e4:	003f1006 	br	6228 <__alt_data_end+0xf0006228>
    65e8:	38001b26 	beq	r7,zero,6658 <__subsf3+0x494>
    65ec:	1806d0fa 	srli	r3,r3,3
    65f0:	1900102c 	andhi	r4,r3,64
    65f4:	20000526 	beq	r4,zero,660c <__subsf3+0x448>
    65f8:	380ed0fa 	srli	r7,r7,3
    65fc:	3900102c 	andhi	r4,r7,64
    6600:	2000021e 	bne	r4,zero,660c <__subsf3+0x448>
    6604:	3807883a 	mov	r3,r7
    6608:	1023883a 	mov	r17,r2
    660c:	180690fa 	slli	r3,r3,3
    6610:	04003fc4 	movi	r16,255
    6614:	003f0406 	br	6228 <__alt_data_end+0xf0006228>
    6618:	3807883a 	mov	r3,r7
    661c:	3021883a 	mov	r16,r6
    6620:	003f0106 	br	6228 <__alt_data_end+0xf0006228>
    6624:	18001726 	beq	r3,zero,6684 <__subsf3+0x4c0>
    6628:	38000b26 	beq	r7,zero,6658 <__subsf3+0x494>
    662c:	1806d0fa 	srli	r3,r3,3
    6630:	1900102c 	andhi	r4,r3,64
    6634:	20000426 	beq	r4,zero,6648 <__subsf3+0x484>
    6638:	380ed0fa 	srli	r7,r7,3
    663c:	3900102c 	andhi	r4,r7,64
    6640:	2000011e 	bne	r4,zero,6648 <__subsf3+0x484>
    6644:	3807883a 	mov	r3,r7
    6648:	180690fa 	slli	r3,r3,3
    664c:	1023883a 	mov	r17,r2
    6650:	04003fc4 	movi	r16,255
    6654:	003ef406 	br	6228 <__alt_data_end+0xf0006228>
    6658:	04003fc4 	movi	r16,255
    665c:	003ef206 	br	6228 <__alt_data_end+0xf0006228>
    6660:	00c00044 	movi	r3,1
    6664:	003f9606 	br	64c0 <__alt_data_end+0xf00064c0>
    6668:	000b883a 	mov	r5,zero
    666c:	0005883a 	mov	r2,zero
    6670:	003f3506 	br	6348 <__alt_data_end+0xf0006348>
    6674:	01402034 	movhi	r5,128
    6678:	297fffc4 	addi	r5,r5,-1
    667c:	0005883a 	mov	r2,zero
    6680:	003f2f06 	br	6340 <__alt_data_end+0xf0006340>
    6684:	3807883a 	mov	r3,r7
    6688:	04003fc4 	movi	r16,255
    668c:	003ee606 	br	6228 <__alt_data_end+0xf0006228>
    6690:	3807883a 	mov	r3,r7
    6694:	003ee406 	br	6228 <__alt_data_end+0xf0006228>
    6698:	00c00044 	movi	r3,1
    669c:	003fbd06 	br	6594 <__alt_data_end+0xf0006594>
    66a0:	0005883a 	mov	r2,zero
    66a4:	003f2806 	br	6348 <__alt_data_end+0xf0006348>

000066a8 <__fixsfsi>:
    66a8:	200ad5fa 	srli	r5,r4,23
    66ac:	00c02034 	movhi	r3,128
    66b0:	18ffffc4 	addi	r3,r3,-1
    66b4:	29403fcc 	andi	r5,r5,255
    66b8:	00801f84 	movi	r2,126
    66bc:	1906703a 	and	r3,r3,r4
    66c0:	2008d7fa 	srli	r4,r4,31
    66c4:	11400e0e 	bge	r2,r5,6700 <__fixsfsi+0x58>
    66c8:	00802744 	movi	r2,157
    66cc:	11400816 	blt	r2,r5,66f0 <__fixsfsi+0x48>
    66d0:	00802544 	movi	r2,149
    66d4:	18c02034 	orhi	r3,r3,128
    66d8:	11400b0e 	bge	r2,r5,6708 <__fixsfsi+0x60>
    66dc:	28bfda84 	addi	r2,r5,-150
    66e0:	1884983a 	sll	r2,r3,r2
    66e4:	20000726 	beq	r4,zero,6704 <__fixsfsi+0x5c>
    66e8:	0085c83a 	sub	r2,zero,r2
    66ec:	f800283a 	ret
    66f0:	00a00034 	movhi	r2,32768
    66f4:	10bfffc4 	addi	r2,r2,-1
    66f8:	2085883a 	add	r2,r4,r2
    66fc:	f800283a 	ret
    6700:	0005883a 	mov	r2,zero
    6704:	f800283a 	ret
    6708:	00802584 	movi	r2,150
    670c:	1145c83a 	sub	r2,r2,r5
    6710:	1884d83a 	srl	r2,r3,r2
    6714:	003ff306 	br	66e4 <__alt_data_end+0xf00066e4>

00006718 <__floatsisf>:
    6718:	defffd04 	addi	sp,sp,-12
    671c:	dfc00215 	stw	ra,8(sp)
    6720:	dc400115 	stw	r17,4(sp)
    6724:	dc000015 	stw	r16,0(sp)
    6728:	20003526 	beq	r4,zero,6800 <__floatsisf+0xe8>
    672c:	2021883a 	mov	r16,r4
    6730:	2022d7fa 	srli	r17,r4,31
    6734:	20003616 	blt	r4,zero,6810 <__floatsisf+0xf8>
    6738:	8009883a 	mov	r4,r16
    673c:	00074b80 	call	74b8 <__clzsi2>
    6740:	00c02784 	movi	r3,158
    6744:	1887c83a 	sub	r3,r3,r2
    6748:	01002584 	movi	r4,150
    674c:	20c01416 	blt	r4,r3,67a0 <__floatsisf+0x88>
    6750:	20c9c83a 	sub	r4,r4,r3
    6754:	8120983a 	sll	r16,r16,r4
    6758:	00802034 	movhi	r2,128
    675c:	10bfffc4 	addi	r2,r2,-1
    6760:	8809883a 	mov	r4,r17
    6764:	80a0703a 	and	r16,r16,r2
    6768:	18803fcc 	andi	r2,r3,255
    676c:	100695fa 	slli	r3,r2,23
    6770:	20803fcc 	andi	r2,r4,255
    6774:	100897fa 	slli	r4,r2,31
    6778:	00802034 	movhi	r2,128
    677c:	10bfffc4 	addi	r2,r2,-1
    6780:	8084703a 	and	r2,r16,r2
    6784:	10c4b03a 	or	r2,r2,r3
    6788:	1104b03a 	or	r2,r2,r4
    678c:	dfc00217 	ldw	ra,8(sp)
    6790:	dc400117 	ldw	r17,4(sp)
    6794:	dc000017 	ldw	r16,0(sp)
    6798:	dec00304 	addi	sp,sp,12
    679c:	f800283a 	ret
    67a0:	01002644 	movi	r4,153
    67a4:	20c01c16 	blt	r4,r3,6818 <__floatsisf+0x100>
    67a8:	20c9c83a 	sub	r4,r4,r3
    67ac:	8120983a 	sll	r16,r16,r4
    67b0:	013f0034 	movhi	r4,64512
    67b4:	213fffc4 	addi	r4,r4,-1
    67b8:	814001cc 	andi	r5,r16,7
    67bc:	8108703a 	and	r4,r16,r4
    67c0:	28000426 	beq	r5,zero,67d4 <__floatsisf+0xbc>
    67c4:	840003cc 	andi	r16,r16,15
    67c8:	01400104 	movi	r5,4
    67cc:	81400126 	beq	r16,r5,67d4 <__floatsisf+0xbc>
    67d0:	2149883a 	add	r4,r4,r5
    67d4:	2141002c 	andhi	r5,r4,1024
    67d8:	28000526 	beq	r5,zero,67f0 <__floatsisf+0xd8>
    67dc:	00c027c4 	movi	r3,159
    67e0:	1887c83a 	sub	r3,r3,r2
    67e4:	00bf0034 	movhi	r2,64512
    67e8:	10bfffc4 	addi	r2,r2,-1
    67ec:	2088703a 	and	r4,r4,r2
    67f0:	202091ba 	slli	r16,r4,6
    67f4:	8809883a 	mov	r4,r17
    67f8:	8020d27a 	srli	r16,r16,9
    67fc:	003fda06 	br	6768 <__alt_data_end+0xf0006768>
    6800:	0009883a 	mov	r4,zero
    6804:	0007883a 	mov	r3,zero
    6808:	0021883a 	mov	r16,zero
    680c:	003fd606 	br	6768 <__alt_data_end+0xf0006768>
    6810:	0121c83a 	sub	r16,zero,r4
    6814:	003fc806 	br	6738 <__alt_data_end+0xf0006738>
    6818:	01002e44 	movi	r4,185
    681c:	20c9c83a 	sub	r4,r4,r3
    6820:	01400144 	movi	r5,5
    6824:	8108983a 	sll	r4,r16,r4
    6828:	288bc83a 	sub	r5,r5,r2
    682c:	8160d83a 	srl	r16,r16,r5
    6830:	2008c03a 	cmpne	r4,r4,zero
    6834:	8120b03a 	or	r16,r16,r4
    6838:	003fdd06 	br	67b0 <__alt_data_end+0xf00067b0>

0000683c <__divdf3>:
    683c:	defff204 	addi	sp,sp,-56
    6840:	dd400915 	stw	r21,36(sp)
    6844:	282ad53a 	srli	r21,r5,20
    6848:	dd000815 	stw	r20,32(sp)
    684c:	2828d7fa 	srli	r20,r5,31
    6850:	dc000415 	stw	r16,16(sp)
    6854:	04000434 	movhi	r16,16
    6858:	df000c15 	stw	fp,48(sp)
    685c:	843fffc4 	addi	r16,r16,-1
    6860:	dfc00d15 	stw	ra,52(sp)
    6864:	ddc00b15 	stw	r23,44(sp)
    6868:	dd800a15 	stw	r22,40(sp)
    686c:	dcc00715 	stw	r19,28(sp)
    6870:	dc800615 	stw	r18,24(sp)
    6874:	dc400515 	stw	r17,20(sp)
    6878:	ad41ffcc 	andi	r21,r21,2047
    687c:	2c20703a 	and	r16,r5,r16
    6880:	a7003fcc 	andi	fp,r20,255
    6884:	a8006126 	beq	r21,zero,6a0c <__divdf3+0x1d0>
    6888:	0081ffc4 	movi	r2,2047
    688c:	2025883a 	mov	r18,r4
    6890:	a8803726 	beq	r21,r2,6970 <__divdf3+0x134>
    6894:	80800434 	orhi	r2,r16,16
    6898:	100490fa 	slli	r2,r2,3
    689c:	2020d77a 	srli	r16,r4,29
    68a0:	202490fa 	slli	r18,r4,3
    68a4:	ad7f0044 	addi	r21,r21,-1023
    68a8:	80a0b03a 	or	r16,r16,r2
    68ac:	0027883a 	mov	r19,zero
    68b0:	0013883a 	mov	r9,zero
    68b4:	3804d53a 	srli	r2,r7,20
    68b8:	382cd7fa 	srli	r22,r7,31
    68bc:	04400434 	movhi	r17,16
    68c0:	8c7fffc4 	addi	r17,r17,-1
    68c4:	1081ffcc 	andi	r2,r2,2047
    68c8:	3011883a 	mov	r8,r6
    68cc:	3c62703a 	and	r17,r7,r17
    68d0:	b5c03fcc 	andi	r23,r22,255
    68d4:	10006c26 	beq	r2,zero,6a88 <__divdf3+0x24c>
    68d8:	00c1ffc4 	movi	r3,2047
    68dc:	10c06426 	beq	r2,r3,6a70 <__divdf3+0x234>
    68e0:	88c00434 	orhi	r3,r17,16
    68e4:	180690fa 	slli	r3,r3,3
    68e8:	3022d77a 	srli	r17,r6,29
    68ec:	301090fa 	slli	r8,r6,3
    68f0:	10bf0044 	addi	r2,r2,-1023
    68f4:	88e2b03a 	or	r17,r17,r3
    68f8:	000f883a 	mov	r7,zero
    68fc:	a58cf03a 	xor	r6,r20,r22
    6900:	3cc8b03a 	or	r4,r7,r19
    6904:	a8abc83a 	sub	r21,r21,r2
    6908:	008003c4 	movi	r2,15
    690c:	3007883a 	mov	r3,r6
    6910:	34c03fcc 	andi	r19,r6,255
    6914:	11009036 	bltu	r2,r4,6b58 <__divdf3+0x31c>
    6918:	200890ba 	slli	r4,r4,2
    691c:	00800034 	movhi	r2,0
    6920:	109a4c04 	addi	r2,r2,26928
    6924:	2089883a 	add	r4,r4,r2
    6928:	20800017 	ldw	r2,0(r4)
    692c:	1000683a 	jmp	r2
    6930:	00006b58 	cmpnei	zero,zero,429
    6934:	000069a8 	cmpgeui	zero,zero,422
    6938:	00006b48 	cmpgei	zero,zero,429
    693c:	0000699c 	xori	zero,zero,422
    6940:	00006b48 	cmpgei	zero,zero,429
    6944:	00006b1c 	xori	zero,zero,428
    6948:	00006b48 	cmpgei	zero,zero,429
    694c:	0000699c 	xori	zero,zero,422
    6950:	000069a8 	cmpgeui	zero,zero,422
    6954:	000069a8 	cmpgeui	zero,zero,422
    6958:	00006b1c 	xori	zero,zero,428
    695c:	0000699c 	xori	zero,zero,422
    6960:	0000698c 	andi	zero,zero,422
    6964:	0000698c 	andi	zero,zero,422
    6968:	0000698c 	andi	zero,zero,422
    696c:	00006e3c 	xorhi	zero,zero,440
    6970:	2404b03a 	or	r2,r4,r16
    6974:	1000661e 	bne	r2,zero,6b10 <__divdf3+0x2d4>
    6978:	04c00204 	movi	r19,8
    697c:	0021883a 	mov	r16,zero
    6980:	0025883a 	mov	r18,zero
    6984:	02400084 	movi	r9,2
    6988:	003fca06 	br	68b4 <__alt_data_end+0xf00068b4>
    698c:	8023883a 	mov	r17,r16
    6990:	9011883a 	mov	r8,r18
    6994:	e02f883a 	mov	r23,fp
    6998:	480f883a 	mov	r7,r9
    699c:	00800084 	movi	r2,2
    69a0:	3881311e 	bne	r7,r2,6e68 <__divdf3+0x62c>
    69a4:	b827883a 	mov	r19,r23
    69a8:	98c0004c 	andi	r3,r19,1
    69ac:	0081ffc4 	movi	r2,2047
    69b0:	000b883a 	mov	r5,zero
    69b4:	0025883a 	mov	r18,zero
    69b8:	1004953a 	slli	r2,r2,20
    69bc:	18c03fcc 	andi	r3,r3,255
    69c0:	04400434 	movhi	r17,16
    69c4:	8c7fffc4 	addi	r17,r17,-1
    69c8:	180697fa 	slli	r3,r3,31
    69cc:	2c4a703a 	and	r5,r5,r17
    69d0:	288ab03a 	or	r5,r5,r2
    69d4:	28c6b03a 	or	r3,r5,r3
    69d8:	9005883a 	mov	r2,r18
    69dc:	dfc00d17 	ldw	ra,52(sp)
    69e0:	df000c17 	ldw	fp,48(sp)
    69e4:	ddc00b17 	ldw	r23,44(sp)
    69e8:	dd800a17 	ldw	r22,40(sp)
    69ec:	dd400917 	ldw	r21,36(sp)
    69f0:	dd000817 	ldw	r20,32(sp)
    69f4:	dcc00717 	ldw	r19,28(sp)
    69f8:	dc800617 	ldw	r18,24(sp)
    69fc:	dc400517 	ldw	r17,20(sp)
    6a00:	dc000417 	ldw	r16,16(sp)
    6a04:	dec00e04 	addi	sp,sp,56
    6a08:	f800283a 	ret
    6a0c:	2404b03a 	or	r2,r4,r16
    6a10:	2027883a 	mov	r19,r4
    6a14:	10003926 	beq	r2,zero,6afc <__divdf3+0x2c0>
    6a18:	80012e26 	beq	r16,zero,6ed4 <__divdf3+0x698>
    6a1c:	8009883a 	mov	r4,r16
    6a20:	d9800315 	stw	r6,12(sp)
    6a24:	d9c00215 	stw	r7,8(sp)
    6a28:	00074b80 	call	74b8 <__clzsi2>
    6a2c:	d9800317 	ldw	r6,12(sp)
    6a30:	d9c00217 	ldw	r7,8(sp)
    6a34:	113ffd44 	addi	r4,r2,-11
    6a38:	00c00704 	movi	r3,28
    6a3c:	19012116 	blt	r3,r4,6ec4 <__divdf3+0x688>
    6a40:	00c00744 	movi	r3,29
    6a44:	147ffe04 	addi	r17,r2,-8
    6a48:	1907c83a 	sub	r3,r3,r4
    6a4c:	8460983a 	sll	r16,r16,r17
    6a50:	98c6d83a 	srl	r3,r19,r3
    6a54:	9c64983a 	sll	r18,r19,r17
    6a58:	1c20b03a 	or	r16,r3,r16
    6a5c:	1080fcc4 	addi	r2,r2,1011
    6a60:	00abc83a 	sub	r21,zero,r2
    6a64:	0027883a 	mov	r19,zero
    6a68:	0013883a 	mov	r9,zero
    6a6c:	003f9106 	br	68b4 <__alt_data_end+0xf00068b4>
    6a70:	3446b03a 	or	r3,r6,r17
    6a74:	18001f1e 	bne	r3,zero,6af4 <__divdf3+0x2b8>
    6a78:	0023883a 	mov	r17,zero
    6a7c:	0011883a 	mov	r8,zero
    6a80:	01c00084 	movi	r7,2
    6a84:	003f9d06 	br	68fc <__alt_data_end+0xf00068fc>
    6a88:	3446b03a 	or	r3,r6,r17
    6a8c:	18001526 	beq	r3,zero,6ae4 <__divdf3+0x2a8>
    6a90:	88011b26 	beq	r17,zero,6f00 <__divdf3+0x6c4>
    6a94:	8809883a 	mov	r4,r17
    6a98:	d9800315 	stw	r6,12(sp)
    6a9c:	da400115 	stw	r9,4(sp)
    6aa0:	00074b80 	call	74b8 <__clzsi2>
    6aa4:	d9800317 	ldw	r6,12(sp)
    6aa8:	da400117 	ldw	r9,4(sp)
    6aac:	113ffd44 	addi	r4,r2,-11
    6ab0:	00c00704 	movi	r3,28
    6ab4:	19010e16 	blt	r3,r4,6ef0 <__divdf3+0x6b4>
    6ab8:	00c00744 	movi	r3,29
    6abc:	123ffe04 	addi	r8,r2,-8
    6ac0:	1907c83a 	sub	r3,r3,r4
    6ac4:	8a22983a 	sll	r17,r17,r8
    6ac8:	30c6d83a 	srl	r3,r6,r3
    6acc:	3210983a 	sll	r8,r6,r8
    6ad0:	1c62b03a 	or	r17,r3,r17
    6ad4:	1080fcc4 	addi	r2,r2,1011
    6ad8:	0085c83a 	sub	r2,zero,r2
    6adc:	000f883a 	mov	r7,zero
    6ae0:	003f8606 	br	68fc <__alt_data_end+0xf00068fc>
    6ae4:	0023883a 	mov	r17,zero
    6ae8:	0011883a 	mov	r8,zero
    6aec:	01c00044 	movi	r7,1
    6af0:	003f8206 	br	68fc <__alt_data_end+0xf00068fc>
    6af4:	01c000c4 	movi	r7,3
    6af8:	003f8006 	br	68fc <__alt_data_end+0xf00068fc>
    6afc:	04c00104 	movi	r19,4
    6b00:	0021883a 	mov	r16,zero
    6b04:	0025883a 	mov	r18,zero
    6b08:	02400044 	movi	r9,1
    6b0c:	003f6906 	br	68b4 <__alt_data_end+0xf00068b4>
    6b10:	04c00304 	movi	r19,12
    6b14:	024000c4 	movi	r9,3
    6b18:	003f6606 	br	68b4 <__alt_data_end+0xf00068b4>
    6b1c:	01400434 	movhi	r5,16
    6b20:	0007883a 	mov	r3,zero
    6b24:	297fffc4 	addi	r5,r5,-1
    6b28:	04bfffc4 	movi	r18,-1
    6b2c:	0081ffc4 	movi	r2,2047
    6b30:	003fa106 	br	69b8 <__alt_data_end+0xf00069b8>
    6b34:	00c00044 	movi	r3,1
    6b38:	1887c83a 	sub	r3,r3,r2
    6b3c:	01000e04 	movi	r4,56
    6b40:	20c1210e 	bge	r4,r3,6fc8 <__divdf3+0x78c>
    6b44:	98c0004c 	andi	r3,r19,1
    6b48:	0005883a 	mov	r2,zero
    6b4c:	000b883a 	mov	r5,zero
    6b50:	0025883a 	mov	r18,zero
    6b54:	003f9806 	br	69b8 <__alt_data_end+0xf00069b8>
    6b58:	8c00fd36 	bltu	r17,r16,6f50 <__divdf3+0x714>
    6b5c:	8440fb26 	beq	r16,r17,6f4c <__divdf3+0x710>
    6b60:	8007883a 	mov	r3,r16
    6b64:	ad7fffc4 	addi	r21,r21,-1
    6b68:	0021883a 	mov	r16,zero
    6b6c:	4004d63a 	srli	r2,r8,24
    6b70:	8822923a 	slli	r17,r17,8
    6b74:	1809883a 	mov	r4,r3
    6b78:	402c923a 	slli	r22,r8,8
    6b7c:	88b8b03a 	or	fp,r17,r2
    6b80:	e028d43a 	srli	r20,fp,16
    6b84:	d8c00015 	stw	r3,0(sp)
    6b88:	e5ffffcc 	andi	r23,fp,65535
    6b8c:	a00b883a 	mov	r5,r20
    6b90:	00076140 	call	7614 <__udivsi3>
    6b94:	d8c00017 	ldw	r3,0(sp)
    6b98:	a00b883a 	mov	r5,r20
    6b9c:	d8800315 	stw	r2,12(sp)
    6ba0:	1809883a 	mov	r4,r3
    6ba4:	00076780 	call	7678 <__umodsi3>
    6ba8:	d9800317 	ldw	r6,12(sp)
    6bac:	1006943a 	slli	r3,r2,16
    6bb0:	9004d43a 	srli	r2,r18,16
    6bb4:	b9a3383a 	mul	r17,r23,r6
    6bb8:	10c4b03a 	or	r2,r2,r3
    6bbc:	1440062e 	bgeu	r2,r17,6bd8 <__divdf3+0x39c>
    6bc0:	1705883a 	add	r2,r2,fp
    6bc4:	30ffffc4 	addi	r3,r6,-1
    6bc8:	1700ee36 	bltu	r2,fp,6f84 <__divdf3+0x748>
    6bcc:	1440ed2e 	bgeu	r2,r17,6f84 <__divdf3+0x748>
    6bd0:	31bfff84 	addi	r6,r6,-2
    6bd4:	1705883a 	add	r2,r2,fp
    6bd8:	1463c83a 	sub	r17,r2,r17
    6bdc:	a00b883a 	mov	r5,r20
    6be0:	8809883a 	mov	r4,r17
    6be4:	d9800315 	stw	r6,12(sp)
    6be8:	00076140 	call	7614 <__udivsi3>
    6bec:	a00b883a 	mov	r5,r20
    6bf0:	8809883a 	mov	r4,r17
    6bf4:	d8800215 	stw	r2,8(sp)
    6bf8:	00076780 	call	7678 <__umodsi3>
    6bfc:	d9c00217 	ldw	r7,8(sp)
    6c00:	1004943a 	slli	r2,r2,16
    6c04:	94bfffcc 	andi	r18,r18,65535
    6c08:	b9d1383a 	mul	r8,r23,r7
    6c0c:	90a4b03a 	or	r18,r18,r2
    6c10:	d9800317 	ldw	r6,12(sp)
    6c14:	9200062e 	bgeu	r18,r8,6c30 <__divdf3+0x3f4>
    6c18:	9725883a 	add	r18,r18,fp
    6c1c:	38bfffc4 	addi	r2,r7,-1
    6c20:	9700d636 	bltu	r18,fp,6f7c <__divdf3+0x740>
    6c24:	9200d52e 	bgeu	r18,r8,6f7c <__divdf3+0x740>
    6c28:	39ffff84 	addi	r7,r7,-2
    6c2c:	9725883a 	add	r18,r18,fp
    6c30:	3004943a 	slli	r2,r6,16
    6c34:	b012d43a 	srli	r9,r22,16
    6c38:	b1bfffcc 	andi	r6,r22,65535
    6c3c:	11e2b03a 	or	r17,r2,r7
    6c40:	8806d43a 	srli	r3,r17,16
    6c44:	893fffcc 	andi	r4,r17,65535
    6c48:	218b383a 	mul	r5,r4,r6
    6c4c:	30c5383a 	mul	r2,r6,r3
    6c50:	2249383a 	mul	r4,r4,r9
    6c54:	280ed43a 	srli	r7,r5,16
    6c58:	9225c83a 	sub	r18,r18,r8
    6c5c:	2089883a 	add	r4,r4,r2
    6c60:	3909883a 	add	r4,r7,r4
    6c64:	1a47383a 	mul	r3,r3,r9
    6c68:	2080022e 	bgeu	r4,r2,6c74 <__divdf3+0x438>
    6c6c:	00800074 	movhi	r2,1
    6c70:	1887883a 	add	r3,r3,r2
    6c74:	2004d43a 	srli	r2,r4,16
    6c78:	2008943a 	slli	r4,r4,16
    6c7c:	297fffcc 	andi	r5,r5,65535
    6c80:	10c7883a 	add	r3,r2,r3
    6c84:	2149883a 	add	r4,r4,r5
    6c88:	90c0a536 	bltu	r18,r3,6f20 <__divdf3+0x6e4>
    6c8c:	90c0bf26 	beq	r18,r3,6f8c <__divdf3+0x750>
    6c90:	90c7c83a 	sub	r3,r18,r3
    6c94:	810fc83a 	sub	r7,r16,r4
    6c98:	81e5803a 	cmpltu	r18,r16,r7
    6c9c:	1ca5c83a 	sub	r18,r3,r18
    6ca0:	e480c126 	beq	fp,r18,6fa8 <__divdf3+0x76c>
    6ca4:	a00b883a 	mov	r5,r20
    6ca8:	9009883a 	mov	r4,r18
    6cac:	d9800315 	stw	r6,12(sp)
    6cb0:	d9c00215 	stw	r7,8(sp)
    6cb4:	da400115 	stw	r9,4(sp)
    6cb8:	00076140 	call	7614 <__udivsi3>
    6cbc:	a00b883a 	mov	r5,r20
    6cc0:	9009883a 	mov	r4,r18
    6cc4:	d8800015 	stw	r2,0(sp)
    6cc8:	00076780 	call	7678 <__umodsi3>
    6ccc:	d9c00217 	ldw	r7,8(sp)
    6cd0:	da000017 	ldw	r8,0(sp)
    6cd4:	1006943a 	slli	r3,r2,16
    6cd8:	3804d43a 	srli	r2,r7,16
    6cdc:	ba21383a 	mul	r16,r23,r8
    6ce0:	d9800317 	ldw	r6,12(sp)
    6ce4:	10c4b03a 	or	r2,r2,r3
    6ce8:	da400117 	ldw	r9,4(sp)
    6cec:	1400062e 	bgeu	r2,r16,6d08 <__divdf3+0x4cc>
    6cf0:	1705883a 	add	r2,r2,fp
    6cf4:	40ffffc4 	addi	r3,r8,-1
    6cf8:	1700ad36 	bltu	r2,fp,6fb0 <__divdf3+0x774>
    6cfc:	1400ac2e 	bgeu	r2,r16,6fb0 <__divdf3+0x774>
    6d00:	423fff84 	addi	r8,r8,-2
    6d04:	1705883a 	add	r2,r2,fp
    6d08:	1421c83a 	sub	r16,r2,r16
    6d0c:	a00b883a 	mov	r5,r20
    6d10:	8009883a 	mov	r4,r16
    6d14:	d9800315 	stw	r6,12(sp)
    6d18:	d9c00215 	stw	r7,8(sp)
    6d1c:	da000015 	stw	r8,0(sp)
    6d20:	da400115 	stw	r9,4(sp)
    6d24:	00076140 	call	7614 <__udivsi3>
    6d28:	8009883a 	mov	r4,r16
    6d2c:	a00b883a 	mov	r5,r20
    6d30:	1025883a 	mov	r18,r2
    6d34:	00076780 	call	7678 <__umodsi3>
    6d38:	d9c00217 	ldw	r7,8(sp)
    6d3c:	1004943a 	slli	r2,r2,16
    6d40:	bcaf383a 	mul	r23,r23,r18
    6d44:	393fffcc 	andi	r4,r7,65535
    6d48:	2088b03a 	or	r4,r4,r2
    6d4c:	d9800317 	ldw	r6,12(sp)
    6d50:	da000017 	ldw	r8,0(sp)
    6d54:	da400117 	ldw	r9,4(sp)
    6d58:	25c0062e 	bgeu	r4,r23,6d74 <__divdf3+0x538>
    6d5c:	2709883a 	add	r4,r4,fp
    6d60:	90bfffc4 	addi	r2,r18,-1
    6d64:	27009436 	bltu	r4,fp,6fb8 <__divdf3+0x77c>
    6d68:	25c0932e 	bgeu	r4,r23,6fb8 <__divdf3+0x77c>
    6d6c:	94bfff84 	addi	r18,r18,-2
    6d70:	2709883a 	add	r4,r4,fp
    6d74:	4004943a 	slli	r2,r8,16
    6d78:	25efc83a 	sub	r23,r4,r23
    6d7c:	1490b03a 	or	r8,r2,r18
    6d80:	4008d43a 	srli	r4,r8,16
    6d84:	40ffffcc 	andi	r3,r8,65535
    6d88:	30c5383a 	mul	r2,r6,r3
    6d8c:	1a47383a 	mul	r3,r3,r9
    6d90:	310d383a 	mul	r6,r6,r4
    6d94:	100ad43a 	srli	r5,r2,16
    6d98:	4913383a 	mul	r9,r9,r4
    6d9c:	1987883a 	add	r3,r3,r6
    6da0:	28c7883a 	add	r3,r5,r3
    6da4:	1980022e 	bgeu	r3,r6,6db0 <__divdf3+0x574>
    6da8:	01000074 	movhi	r4,1
    6dac:	4913883a 	add	r9,r9,r4
    6db0:	1808d43a 	srli	r4,r3,16
    6db4:	1806943a 	slli	r3,r3,16
    6db8:	10bfffcc 	andi	r2,r2,65535
    6dbc:	2253883a 	add	r9,r4,r9
    6dc0:	1887883a 	add	r3,r3,r2
    6dc4:	ba403836 	bltu	r23,r9,6ea8 <__divdf3+0x66c>
    6dc8:	ba403626 	beq	r23,r9,6ea4 <__divdf3+0x668>
    6dcc:	42000054 	ori	r8,r8,1
    6dd0:	a880ffc4 	addi	r2,r21,1023
    6dd4:	00bf570e 	bge	zero,r2,6b34 <__alt_data_end+0xf0006b34>
    6dd8:	40c001cc 	andi	r3,r8,7
    6ddc:	18000726 	beq	r3,zero,6dfc <__divdf3+0x5c0>
    6de0:	40c003cc 	andi	r3,r8,15
    6de4:	01000104 	movi	r4,4
    6de8:	19000426 	beq	r3,r4,6dfc <__divdf3+0x5c0>
    6dec:	4107883a 	add	r3,r8,r4
    6df0:	1a11803a 	cmpltu	r8,r3,r8
    6df4:	8a23883a 	add	r17,r17,r8
    6df8:	1811883a 	mov	r8,r3
    6dfc:	88c0402c 	andhi	r3,r17,256
    6e00:	18000426 	beq	r3,zero,6e14 <__divdf3+0x5d8>
    6e04:	00ffc034 	movhi	r3,65280
    6e08:	18ffffc4 	addi	r3,r3,-1
    6e0c:	a8810004 	addi	r2,r21,1024
    6e10:	88e2703a 	and	r17,r17,r3
    6e14:	00c1ff84 	movi	r3,2046
    6e18:	18bee316 	blt	r3,r2,69a8 <__alt_data_end+0xf00069a8>
    6e1c:	8824977a 	slli	r18,r17,29
    6e20:	4010d0fa 	srli	r8,r8,3
    6e24:	8822927a 	slli	r17,r17,9
    6e28:	1081ffcc 	andi	r2,r2,2047
    6e2c:	9224b03a 	or	r18,r18,r8
    6e30:	880ad33a 	srli	r5,r17,12
    6e34:	98c0004c 	andi	r3,r19,1
    6e38:	003edf06 	br	69b8 <__alt_data_end+0xf00069b8>
    6e3c:	8080022c 	andhi	r2,r16,8
    6e40:	10001226 	beq	r2,zero,6e8c <__divdf3+0x650>
    6e44:	8880022c 	andhi	r2,r17,8
    6e48:	1000101e 	bne	r2,zero,6e8c <__divdf3+0x650>
    6e4c:	00800434 	movhi	r2,16
    6e50:	89400234 	orhi	r5,r17,8
    6e54:	10bfffc4 	addi	r2,r2,-1
    6e58:	b007883a 	mov	r3,r22
    6e5c:	288a703a 	and	r5,r5,r2
    6e60:	4025883a 	mov	r18,r8
    6e64:	003f3106 	br	6b2c <__alt_data_end+0xf0006b2c>
    6e68:	008000c4 	movi	r2,3
    6e6c:	3880a626 	beq	r7,r2,7108 <__divdf3+0x8cc>
    6e70:	00800044 	movi	r2,1
    6e74:	3880521e 	bne	r7,r2,6fc0 <__divdf3+0x784>
    6e78:	b807883a 	mov	r3,r23
    6e7c:	0005883a 	mov	r2,zero
    6e80:	000b883a 	mov	r5,zero
    6e84:	0025883a 	mov	r18,zero
    6e88:	003ecb06 	br	69b8 <__alt_data_end+0xf00069b8>
    6e8c:	00800434 	movhi	r2,16
    6e90:	81400234 	orhi	r5,r16,8
    6e94:	10bfffc4 	addi	r2,r2,-1
    6e98:	a007883a 	mov	r3,r20
    6e9c:	288a703a 	and	r5,r5,r2
    6ea0:	003f2206 	br	6b2c <__alt_data_end+0xf0006b2c>
    6ea4:	183fca26 	beq	r3,zero,6dd0 <__alt_data_end+0xf0006dd0>
    6ea8:	e5ef883a 	add	r23,fp,r23
    6eac:	40bfffc4 	addi	r2,r8,-1
    6eb0:	bf00392e 	bgeu	r23,fp,6f98 <__divdf3+0x75c>
    6eb4:	1011883a 	mov	r8,r2
    6eb8:	ba7fc41e 	bne	r23,r9,6dcc <__alt_data_end+0xf0006dcc>
    6ebc:	b0ffc31e 	bne	r22,r3,6dcc <__alt_data_end+0xf0006dcc>
    6ec0:	003fc306 	br	6dd0 <__alt_data_end+0xf0006dd0>
    6ec4:	143ff604 	addi	r16,r2,-40
    6ec8:	9c20983a 	sll	r16,r19,r16
    6ecc:	0025883a 	mov	r18,zero
    6ed0:	003ee206 	br	6a5c <__alt_data_end+0xf0006a5c>
    6ed4:	d9800315 	stw	r6,12(sp)
    6ed8:	d9c00215 	stw	r7,8(sp)
    6edc:	00074b80 	call	74b8 <__clzsi2>
    6ee0:	10800804 	addi	r2,r2,32
    6ee4:	d9c00217 	ldw	r7,8(sp)
    6ee8:	d9800317 	ldw	r6,12(sp)
    6eec:	003ed106 	br	6a34 <__alt_data_end+0xf0006a34>
    6ef0:	147ff604 	addi	r17,r2,-40
    6ef4:	3462983a 	sll	r17,r6,r17
    6ef8:	0011883a 	mov	r8,zero
    6efc:	003ef506 	br	6ad4 <__alt_data_end+0xf0006ad4>
    6f00:	3009883a 	mov	r4,r6
    6f04:	d9800315 	stw	r6,12(sp)
    6f08:	da400115 	stw	r9,4(sp)
    6f0c:	00074b80 	call	74b8 <__clzsi2>
    6f10:	10800804 	addi	r2,r2,32
    6f14:	da400117 	ldw	r9,4(sp)
    6f18:	d9800317 	ldw	r6,12(sp)
    6f1c:	003ee306 	br	6aac <__alt_data_end+0xf0006aac>
    6f20:	85a1883a 	add	r16,r16,r22
    6f24:	8585803a 	cmpltu	r2,r16,r22
    6f28:	1705883a 	add	r2,r2,fp
    6f2c:	14a5883a 	add	r18,r2,r18
    6f30:	88bfffc4 	addi	r2,r17,-1
    6f34:	e4800c2e 	bgeu	fp,r18,6f68 <__divdf3+0x72c>
    6f38:	90c03e36 	bltu	r18,r3,7034 <__divdf3+0x7f8>
    6f3c:	1c806926 	beq	r3,r18,70e4 <__divdf3+0x8a8>
    6f40:	90c7c83a 	sub	r3,r18,r3
    6f44:	1023883a 	mov	r17,r2
    6f48:	003f5206 	br	6c94 <__alt_data_end+0xf0006c94>
    6f4c:	923f0436 	bltu	r18,r8,6b60 <__alt_data_end+0xf0006b60>
    6f50:	800897fa 	slli	r4,r16,31
    6f54:	9004d07a 	srli	r2,r18,1
    6f58:	8006d07a 	srli	r3,r16,1
    6f5c:	902097fa 	slli	r16,r18,31
    6f60:	20a4b03a 	or	r18,r4,r2
    6f64:	003f0106 	br	6b6c <__alt_data_end+0xf0006b6c>
    6f68:	e4bff51e 	bne	fp,r18,6f40 <__alt_data_end+0xf0006f40>
    6f6c:	85bff22e 	bgeu	r16,r22,6f38 <__alt_data_end+0xf0006f38>
    6f70:	e0c7c83a 	sub	r3,fp,r3
    6f74:	1023883a 	mov	r17,r2
    6f78:	003f4606 	br	6c94 <__alt_data_end+0xf0006c94>
    6f7c:	100f883a 	mov	r7,r2
    6f80:	003f2b06 	br	6c30 <__alt_data_end+0xf0006c30>
    6f84:	180d883a 	mov	r6,r3
    6f88:	003f1306 	br	6bd8 <__alt_data_end+0xf0006bd8>
    6f8c:	813fe436 	bltu	r16,r4,6f20 <__alt_data_end+0xf0006f20>
    6f90:	0007883a 	mov	r3,zero
    6f94:	003f3f06 	br	6c94 <__alt_data_end+0xf0006c94>
    6f98:	ba402c36 	bltu	r23,r9,704c <__divdf3+0x810>
    6f9c:	4dc05426 	beq	r9,r23,70f0 <__divdf3+0x8b4>
    6fa0:	1011883a 	mov	r8,r2
    6fa4:	003f8906 	br	6dcc <__alt_data_end+0xf0006dcc>
    6fa8:	023fffc4 	movi	r8,-1
    6fac:	003f8806 	br	6dd0 <__alt_data_end+0xf0006dd0>
    6fb0:	1811883a 	mov	r8,r3
    6fb4:	003f5406 	br	6d08 <__alt_data_end+0xf0006d08>
    6fb8:	1025883a 	mov	r18,r2
    6fbc:	003f6d06 	br	6d74 <__alt_data_end+0xf0006d74>
    6fc0:	b827883a 	mov	r19,r23
    6fc4:	003f8206 	br	6dd0 <__alt_data_end+0xf0006dd0>
    6fc8:	010007c4 	movi	r4,31
    6fcc:	20c02616 	blt	r4,r3,7068 <__divdf3+0x82c>
    6fd0:	00800804 	movi	r2,32
    6fd4:	10c5c83a 	sub	r2,r2,r3
    6fd8:	888a983a 	sll	r5,r17,r2
    6fdc:	40c8d83a 	srl	r4,r8,r3
    6fe0:	4084983a 	sll	r2,r8,r2
    6fe4:	88e2d83a 	srl	r17,r17,r3
    6fe8:	2906b03a 	or	r3,r5,r4
    6fec:	1004c03a 	cmpne	r2,r2,zero
    6ff0:	1886b03a 	or	r3,r3,r2
    6ff4:	188001cc 	andi	r2,r3,7
    6ff8:	10000726 	beq	r2,zero,7018 <__divdf3+0x7dc>
    6ffc:	188003cc 	andi	r2,r3,15
    7000:	01000104 	movi	r4,4
    7004:	11000426 	beq	r2,r4,7018 <__divdf3+0x7dc>
    7008:	1805883a 	mov	r2,r3
    700c:	10c00104 	addi	r3,r2,4
    7010:	1885803a 	cmpltu	r2,r3,r2
    7014:	88a3883a 	add	r17,r17,r2
    7018:	8880202c 	andhi	r2,r17,128
    701c:	10002726 	beq	r2,zero,70bc <__divdf3+0x880>
    7020:	98c0004c 	andi	r3,r19,1
    7024:	00800044 	movi	r2,1
    7028:	000b883a 	mov	r5,zero
    702c:	0025883a 	mov	r18,zero
    7030:	003e6106 	br	69b8 <__alt_data_end+0xf00069b8>
    7034:	85a1883a 	add	r16,r16,r22
    7038:	8585803a 	cmpltu	r2,r16,r22
    703c:	1705883a 	add	r2,r2,fp
    7040:	14a5883a 	add	r18,r2,r18
    7044:	8c7fff84 	addi	r17,r17,-2
    7048:	003f1106 	br	6c90 <__alt_data_end+0xf0006c90>
    704c:	b589883a 	add	r4,r22,r22
    7050:	25ad803a 	cmpltu	r22,r4,r22
    7054:	b739883a 	add	fp,r22,fp
    7058:	40bfff84 	addi	r2,r8,-2
    705c:	bf2f883a 	add	r23,r23,fp
    7060:	202d883a 	mov	r22,r4
    7064:	003f9306 	br	6eb4 <__alt_data_end+0xf0006eb4>
    7068:	013ff844 	movi	r4,-31
    706c:	2085c83a 	sub	r2,r4,r2
    7070:	8888d83a 	srl	r4,r17,r2
    7074:	00800804 	movi	r2,32
    7078:	18802126 	beq	r3,r2,7100 <__divdf3+0x8c4>
    707c:	00801004 	movi	r2,64
    7080:	10c5c83a 	sub	r2,r2,r3
    7084:	8884983a 	sll	r2,r17,r2
    7088:	1204b03a 	or	r2,r2,r8
    708c:	1004c03a 	cmpne	r2,r2,zero
    7090:	2084b03a 	or	r2,r4,r2
    7094:	144001cc 	andi	r17,r2,7
    7098:	88000d1e 	bne	r17,zero,70d0 <__divdf3+0x894>
    709c:	000b883a 	mov	r5,zero
    70a0:	1024d0fa 	srli	r18,r2,3
    70a4:	98c0004c 	andi	r3,r19,1
    70a8:	0005883a 	mov	r2,zero
    70ac:	9464b03a 	or	r18,r18,r17
    70b0:	003e4106 	br	69b8 <__alt_data_end+0xf00069b8>
    70b4:	1007883a 	mov	r3,r2
    70b8:	0023883a 	mov	r17,zero
    70bc:	880a927a 	slli	r5,r17,9
    70c0:	1805883a 	mov	r2,r3
    70c4:	8822977a 	slli	r17,r17,29
    70c8:	280ad33a 	srli	r5,r5,12
    70cc:	003ff406 	br	70a0 <__alt_data_end+0xf00070a0>
    70d0:	10c003cc 	andi	r3,r2,15
    70d4:	01000104 	movi	r4,4
    70d8:	193ff626 	beq	r3,r4,70b4 <__alt_data_end+0xf00070b4>
    70dc:	0023883a 	mov	r17,zero
    70e0:	003fca06 	br	700c <__alt_data_end+0xf000700c>
    70e4:	813fd336 	bltu	r16,r4,7034 <__alt_data_end+0xf0007034>
    70e8:	1023883a 	mov	r17,r2
    70ec:	003fa806 	br	6f90 <__alt_data_end+0xf0006f90>
    70f0:	b0ffd636 	bltu	r22,r3,704c <__alt_data_end+0xf000704c>
    70f4:	1011883a 	mov	r8,r2
    70f8:	b0ff341e 	bne	r22,r3,6dcc <__alt_data_end+0xf0006dcc>
    70fc:	003f3406 	br	6dd0 <__alt_data_end+0xf0006dd0>
    7100:	0005883a 	mov	r2,zero
    7104:	003fe006 	br	7088 <__alt_data_end+0xf0007088>
    7108:	00800434 	movhi	r2,16
    710c:	89400234 	orhi	r5,r17,8
    7110:	10bfffc4 	addi	r2,r2,-1
    7114:	b807883a 	mov	r3,r23
    7118:	288a703a 	and	r5,r5,r2
    711c:	4025883a 	mov	r18,r8
    7120:	003e8206 	br	6b2c <__alt_data_end+0xf0006b2c>

00007124 <__floatsidf>:
    7124:	defffd04 	addi	sp,sp,-12
    7128:	dfc00215 	stw	ra,8(sp)
    712c:	dc400115 	stw	r17,4(sp)
    7130:	dc000015 	stw	r16,0(sp)
    7134:	20002b26 	beq	r4,zero,71e4 <__floatsidf+0xc0>
    7138:	2023883a 	mov	r17,r4
    713c:	2020d7fa 	srli	r16,r4,31
    7140:	20002d16 	blt	r4,zero,71f8 <__floatsidf+0xd4>
    7144:	8809883a 	mov	r4,r17
    7148:	00074b80 	call	74b8 <__clzsi2>
    714c:	01410784 	movi	r5,1054
    7150:	288bc83a 	sub	r5,r5,r2
    7154:	01010cc4 	movi	r4,1075
    7158:	2149c83a 	sub	r4,r4,r5
    715c:	00c007c4 	movi	r3,31
    7160:	1900160e 	bge	r3,r4,71bc <__floatsidf+0x98>
    7164:	00c104c4 	movi	r3,1043
    7168:	1947c83a 	sub	r3,r3,r5
    716c:	88c6983a 	sll	r3,r17,r3
    7170:	00800434 	movhi	r2,16
    7174:	10bfffc4 	addi	r2,r2,-1
    7178:	1886703a 	and	r3,r3,r2
    717c:	2941ffcc 	andi	r5,r5,2047
    7180:	800d883a 	mov	r6,r16
    7184:	0005883a 	mov	r2,zero
    7188:	280a953a 	slli	r5,r5,20
    718c:	31803fcc 	andi	r6,r6,255
    7190:	01000434 	movhi	r4,16
    7194:	300c97fa 	slli	r6,r6,31
    7198:	213fffc4 	addi	r4,r4,-1
    719c:	1906703a 	and	r3,r3,r4
    71a0:	1946b03a 	or	r3,r3,r5
    71a4:	1986b03a 	or	r3,r3,r6
    71a8:	dfc00217 	ldw	ra,8(sp)
    71ac:	dc400117 	ldw	r17,4(sp)
    71b0:	dc000017 	ldw	r16,0(sp)
    71b4:	dec00304 	addi	sp,sp,12
    71b8:	f800283a 	ret
    71bc:	00c002c4 	movi	r3,11
    71c0:	1887c83a 	sub	r3,r3,r2
    71c4:	88c6d83a 	srl	r3,r17,r3
    71c8:	8904983a 	sll	r2,r17,r4
    71cc:	01000434 	movhi	r4,16
    71d0:	213fffc4 	addi	r4,r4,-1
    71d4:	2941ffcc 	andi	r5,r5,2047
    71d8:	1906703a 	and	r3,r3,r4
    71dc:	800d883a 	mov	r6,r16
    71e0:	003fe906 	br	7188 <__alt_data_end+0xf0007188>
    71e4:	000d883a 	mov	r6,zero
    71e8:	000b883a 	mov	r5,zero
    71ec:	0007883a 	mov	r3,zero
    71f0:	0005883a 	mov	r2,zero
    71f4:	003fe406 	br	7188 <__alt_data_end+0xf0007188>
    71f8:	0123c83a 	sub	r17,zero,r4
    71fc:	003fd106 	br	7144 <__alt_data_end+0xf0007144>

00007200 <__extendsfdf2>:
    7200:	200ad5fa 	srli	r5,r4,23
    7204:	defffd04 	addi	sp,sp,-12
    7208:	dc400115 	stw	r17,4(sp)
    720c:	29403fcc 	andi	r5,r5,255
    7210:	29800044 	addi	r6,r5,1
    7214:	04402034 	movhi	r17,128
    7218:	dc000015 	stw	r16,0(sp)
    721c:	8c7fffc4 	addi	r17,r17,-1
    7220:	dfc00215 	stw	ra,8(sp)
    7224:	31803fcc 	andi	r6,r6,255
    7228:	00800044 	movi	r2,1
    722c:	8922703a 	and	r17,r17,r4
    7230:	2020d7fa 	srli	r16,r4,31
    7234:	1180110e 	bge	r2,r6,727c <__extendsfdf2+0x7c>
    7238:	880cd0fa 	srli	r6,r17,3
    723c:	8822977a 	slli	r17,r17,29
    7240:	2940e004 	addi	r5,r5,896
    7244:	2941ffcc 	andi	r5,r5,2047
    7248:	2804953a 	slli	r2,r5,20
    724c:	01400434 	movhi	r5,16
    7250:	800697fa 	slli	r3,r16,31
    7254:	297fffc4 	addi	r5,r5,-1
    7258:	314a703a 	and	r5,r6,r5
    725c:	288ab03a 	or	r5,r5,r2
    7260:	28c6b03a 	or	r3,r5,r3
    7264:	8805883a 	mov	r2,r17
    7268:	dfc00217 	ldw	ra,8(sp)
    726c:	dc400117 	ldw	r17,4(sp)
    7270:	dc000017 	ldw	r16,0(sp)
    7274:	dec00304 	addi	sp,sp,12
    7278:	f800283a 	ret
    727c:	2800111e 	bne	r5,zero,72c4 <__extendsfdf2+0xc4>
    7280:	88001c26 	beq	r17,zero,72f4 <__extendsfdf2+0xf4>
    7284:	8809883a 	mov	r4,r17
    7288:	00074b80 	call	74b8 <__clzsi2>
    728c:	00c00284 	movi	r3,10
    7290:	18801b16 	blt	r3,r2,7300 <__extendsfdf2+0x100>
    7294:	018002c4 	movi	r6,11
    7298:	308dc83a 	sub	r6,r6,r2
    729c:	11000544 	addi	r4,r2,21
    72a0:	8986d83a 	srl	r3,r17,r6
    72a4:	8922983a 	sll	r17,r17,r4
    72a8:	0180e244 	movi	r6,905
    72ac:	01400434 	movhi	r5,16
    72b0:	3085c83a 	sub	r2,r6,r2
    72b4:	297fffc4 	addi	r5,r5,-1
    72b8:	194c703a 	and	r6,r3,r5
    72bc:	1141ffcc 	andi	r5,r2,2047
    72c0:	003fe006 	br	7244 <__alt_data_end+0xf0007244>
    72c4:	88000826 	beq	r17,zero,72e8 <__extendsfdf2+0xe8>
    72c8:	880cd0fa 	srli	r6,r17,3
    72cc:	00800434 	movhi	r2,16
    72d0:	10bfffc4 	addi	r2,r2,-1
    72d4:	31800234 	orhi	r6,r6,8
    72d8:	8822977a 	slli	r17,r17,29
    72dc:	308c703a 	and	r6,r6,r2
    72e0:	0141ffc4 	movi	r5,2047
    72e4:	003fd706 	br	7244 <__alt_data_end+0xf0007244>
    72e8:	0141ffc4 	movi	r5,2047
    72ec:	000d883a 	mov	r6,zero
    72f0:	003fd406 	br	7244 <__alt_data_end+0xf0007244>
    72f4:	000b883a 	mov	r5,zero
    72f8:	000d883a 	mov	r6,zero
    72fc:	003fd106 	br	7244 <__alt_data_end+0xf0007244>
    7300:	11bffd44 	addi	r6,r2,-11
    7304:	8986983a 	sll	r3,r17,r6
    7308:	0023883a 	mov	r17,zero
    730c:	003fe606 	br	72a8 <__alt_data_end+0xf00072a8>

00007310 <__truncdfsf2>:
    7310:	2810d53a 	srli	r8,r5,20
    7314:	01c00434 	movhi	r7,16
    7318:	39ffffc4 	addi	r7,r7,-1
    731c:	29ce703a 	and	r7,r5,r7
    7320:	4201ffcc 	andi	r8,r8,2047
    7324:	380e90fa 	slli	r7,r7,3
    7328:	200cd77a 	srli	r6,r4,29
    732c:	42400044 	addi	r9,r8,1
    7330:	4a41ffcc 	andi	r9,r9,2047
    7334:	00c00044 	movi	r3,1
    7338:	280ad7fa 	srli	r5,r5,31
    733c:	31ceb03a 	or	r7,r6,r7
    7340:	200490fa 	slli	r2,r4,3
    7344:	1a40230e 	bge	r3,r9,73d4 <__truncdfsf2+0xc4>
    7348:	40ff2004 	addi	r3,r8,-896
    734c:	01803f84 	movi	r6,254
    7350:	30c01516 	blt	r6,r3,73a8 <__truncdfsf2+0x98>
    7354:	00c0380e 	bge	zero,r3,7438 <__truncdfsf2+0x128>
    7358:	200c91ba 	slli	r6,r4,6
    735c:	380e90fa 	slli	r7,r7,3
    7360:	1004d77a 	srli	r2,r2,29
    7364:	300cc03a 	cmpne	r6,r6,zero
    7368:	31ccb03a 	or	r6,r6,r7
    736c:	308cb03a 	or	r6,r6,r2
    7370:	308001cc 	andi	r2,r6,7
    7374:	10000426 	beq	r2,zero,7388 <__truncdfsf2+0x78>
    7378:	308003cc 	andi	r2,r6,15
    737c:	01000104 	movi	r4,4
    7380:	11000126 	beq	r2,r4,7388 <__truncdfsf2+0x78>
    7384:	31800104 	addi	r6,r6,4
    7388:	3081002c 	andhi	r2,r6,1024
    738c:	10001626 	beq	r2,zero,73e8 <__truncdfsf2+0xd8>
    7390:	18c00044 	addi	r3,r3,1
    7394:	00803fc4 	movi	r2,255
    7398:	18800326 	beq	r3,r2,73a8 <__truncdfsf2+0x98>
    739c:	300c91ba 	slli	r6,r6,6
    73a0:	300cd27a 	srli	r6,r6,9
    73a4:	00000206 	br	73b0 <__truncdfsf2+0xa0>
    73a8:	00ffffc4 	movi	r3,-1
    73ac:	000d883a 	mov	r6,zero
    73b0:	18c03fcc 	andi	r3,r3,255
    73b4:	180895fa 	slli	r4,r3,23
    73b8:	00c02034 	movhi	r3,128
    73bc:	280a97fa 	slli	r5,r5,31
    73c0:	18ffffc4 	addi	r3,r3,-1
    73c4:	30c6703a 	and	r3,r6,r3
    73c8:	1906b03a 	or	r3,r3,r4
    73cc:	1944b03a 	or	r2,r3,r5
    73d0:	f800283a 	ret
    73d4:	40000b1e 	bne	r8,zero,7404 <__truncdfsf2+0xf4>
    73d8:	388cb03a 	or	r6,r7,r2
    73dc:	0007883a 	mov	r3,zero
    73e0:	30000426 	beq	r6,zero,73f4 <__truncdfsf2+0xe4>
    73e4:	01800144 	movi	r6,5
    73e8:	00803fc4 	movi	r2,255
    73ec:	300cd0fa 	srli	r6,r6,3
    73f0:	18800a26 	beq	r3,r2,741c <__truncdfsf2+0x10c>
    73f4:	00802034 	movhi	r2,128
    73f8:	10bfffc4 	addi	r2,r2,-1
    73fc:	308c703a 	and	r6,r6,r2
    7400:	003feb06 	br	73b0 <__alt_data_end+0xf00073b0>
    7404:	3888b03a 	or	r4,r7,r2
    7408:	203fe726 	beq	r4,zero,73a8 <__alt_data_end+0xf00073a8>
    740c:	380c90fa 	slli	r6,r7,3
    7410:	00c03fc4 	movi	r3,255
    7414:	31808034 	orhi	r6,r6,512
    7418:	003fd506 	br	7370 <__alt_data_end+0xf0007370>
    741c:	303fe226 	beq	r6,zero,73a8 <__alt_data_end+0xf00073a8>
    7420:	00802034 	movhi	r2,128
    7424:	31801034 	orhi	r6,r6,64
    7428:	10bfffc4 	addi	r2,r2,-1
    742c:	00ffffc4 	movi	r3,-1
    7430:	308c703a 	and	r6,r6,r2
    7434:	003fde06 	br	73b0 <__alt_data_end+0xf00073b0>
    7438:	013ffa44 	movi	r4,-23
    743c:	19000e16 	blt	r3,r4,7478 <__truncdfsf2+0x168>
    7440:	01000784 	movi	r4,30
    7444:	20c9c83a 	sub	r4,r4,r3
    7448:	018007c4 	movi	r6,31
    744c:	39c02034 	orhi	r7,r7,128
    7450:	31000b16 	blt	r6,r4,7480 <__truncdfsf2+0x170>
    7454:	423f2084 	addi	r8,r8,-894
    7458:	120c983a 	sll	r6,r2,r8
    745c:	3a0e983a 	sll	r7,r7,r8
    7460:	1104d83a 	srl	r2,r2,r4
    7464:	300cc03a 	cmpne	r6,r6,zero
    7468:	31ceb03a 	or	r7,r6,r7
    746c:	388cb03a 	or	r6,r7,r2
    7470:	0007883a 	mov	r3,zero
    7474:	003fbe06 	br	7370 <__alt_data_end+0xf0007370>
    7478:	0007883a 	mov	r3,zero
    747c:	003fd906 	br	73e4 <__alt_data_end+0xf00073e4>
    7480:	01bfff84 	movi	r6,-2
    7484:	30cdc83a 	sub	r6,r6,r3
    7488:	00c00804 	movi	r3,32
    748c:	398cd83a 	srl	r6,r7,r6
    7490:	20c00726 	beq	r4,r3,74b0 <__truncdfsf2+0x1a0>
    7494:	423f2884 	addi	r8,r8,-862
    7498:	3a0e983a 	sll	r7,r7,r8
    749c:	3884b03a 	or	r2,r7,r2
    74a0:	1004c03a 	cmpne	r2,r2,zero
    74a4:	118cb03a 	or	r6,r2,r6
    74a8:	0007883a 	mov	r3,zero
    74ac:	003fb006 	br	7370 <__alt_data_end+0xf0007370>
    74b0:	000f883a 	mov	r7,zero
    74b4:	003ff906 	br	749c <__alt_data_end+0xf000749c>

000074b8 <__clzsi2>:
    74b8:	00bfffd4 	movui	r2,65535
    74bc:	11000536 	bltu	r2,r4,74d4 <__clzsi2+0x1c>
    74c0:	00803fc4 	movi	r2,255
    74c4:	11000f36 	bltu	r2,r4,7504 <__clzsi2+0x4c>
    74c8:	00800804 	movi	r2,32
    74cc:	0007883a 	mov	r3,zero
    74d0:	00000506 	br	74e8 <__clzsi2+0x30>
    74d4:	00804034 	movhi	r2,256
    74d8:	10bfffc4 	addi	r2,r2,-1
    74dc:	11000c2e 	bgeu	r2,r4,7510 <__clzsi2+0x58>
    74e0:	00800204 	movi	r2,8
    74e4:	00c00604 	movi	r3,24
    74e8:	20c8d83a 	srl	r4,r4,r3
    74ec:	00c20034 	movhi	r3,2048
    74f0:	18c052c4 	addi	r3,r3,331
    74f4:	1909883a 	add	r4,r3,r4
    74f8:	20c00003 	ldbu	r3,0(r4)
    74fc:	10c5c83a 	sub	r2,r2,r3
    7500:	f800283a 	ret
    7504:	00800604 	movi	r2,24
    7508:	00c00204 	movi	r3,8
    750c:	003ff606 	br	74e8 <__alt_data_end+0xf00074e8>
    7510:	00800404 	movi	r2,16
    7514:	1007883a 	mov	r3,r2
    7518:	003ff306 	br	74e8 <__alt_data_end+0xf00074e8>

0000751c <__divsi3>:
    751c:	20001b16 	blt	r4,zero,758c <__divsi3+0x70>
    7520:	000f883a 	mov	r7,zero
    7524:	28001616 	blt	r5,zero,7580 <__divsi3+0x64>
    7528:	200d883a 	mov	r6,r4
    752c:	29001a2e 	bgeu	r5,r4,7598 <__divsi3+0x7c>
    7530:	00800804 	movi	r2,32
    7534:	00c00044 	movi	r3,1
    7538:	00000106 	br	7540 <__divsi3+0x24>
    753c:	10000d26 	beq	r2,zero,7574 <__divsi3+0x58>
    7540:	294b883a 	add	r5,r5,r5
    7544:	10bfffc4 	addi	r2,r2,-1
    7548:	18c7883a 	add	r3,r3,r3
    754c:	293ffb36 	bltu	r5,r4,753c <__alt_data_end+0xf000753c>
    7550:	0005883a 	mov	r2,zero
    7554:	18000726 	beq	r3,zero,7574 <__divsi3+0x58>
    7558:	0005883a 	mov	r2,zero
    755c:	31400236 	bltu	r6,r5,7568 <__divsi3+0x4c>
    7560:	314dc83a 	sub	r6,r6,r5
    7564:	10c4b03a 	or	r2,r2,r3
    7568:	1806d07a 	srli	r3,r3,1
    756c:	280ad07a 	srli	r5,r5,1
    7570:	183ffa1e 	bne	r3,zero,755c <__alt_data_end+0xf000755c>
    7574:	38000126 	beq	r7,zero,757c <__divsi3+0x60>
    7578:	0085c83a 	sub	r2,zero,r2
    757c:	f800283a 	ret
    7580:	014bc83a 	sub	r5,zero,r5
    7584:	39c0005c 	xori	r7,r7,1
    7588:	003fe706 	br	7528 <__alt_data_end+0xf0007528>
    758c:	0109c83a 	sub	r4,zero,r4
    7590:	01c00044 	movi	r7,1
    7594:	003fe306 	br	7524 <__alt_data_end+0xf0007524>
    7598:	00c00044 	movi	r3,1
    759c:	003fee06 	br	7558 <__alt_data_end+0xf0007558>

000075a0 <__modsi3>:
    75a0:	20001716 	blt	r4,zero,7600 <__modsi3+0x60>
    75a4:	000f883a 	mov	r7,zero
    75a8:	2005883a 	mov	r2,r4
    75ac:	28001216 	blt	r5,zero,75f8 <__modsi3+0x58>
    75b0:	2900162e 	bgeu	r5,r4,760c <__modsi3+0x6c>
    75b4:	01800804 	movi	r6,32
    75b8:	00c00044 	movi	r3,1
    75bc:	00000106 	br	75c4 <__modsi3+0x24>
    75c0:	30000a26 	beq	r6,zero,75ec <__modsi3+0x4c>
    75c4:	294b883a 	add	r5,r5,r5
    75c8:	31bfffc4 	addi	r6,r6,-1
    75cc:	18c7883a 	add	r3,r3,r3
    75d0:	293ffb36 	bltu	r5,r4,75c0 <__alt_data_end+0xf00075c0>
    75d4:	18000526 	beq	r3,zero,75ec <__modsi3+0x4c>
    75d8:	1806d07a 	srli	r3,r3,1
    75dc:	11400136 	bltu	r2,r5,75e4 <__modsi3+0x44>
    75e0:	1145c83a 	sub	r2,r2,r5
    75e4:	280ad07a 	srli	r5,r5,1
    75e8:	183ffb1e 	bne	r3,zero,75d8 <__alt_data_end+0xf00075d8>
    75ec:	38000126 	beq	r7,zero,75f4 <__modsi3+0x54>
    75f0:	0085c83a 	sub	r2,zero,r2
    75f4:	f800283a 	ret
    75f8:	014bc83a 	sub	r5,zero,r5
    75fc:	003fec06 	br	75b0 <__alt_data_end+0xf00075b0>
    7600:	0109c83a 	sub	r4,zero,r4
    7604:	01c00044 	movi	r7,1
    7608:	003fe706 	br	75a8 <__alt_data_end+0xf00075a8>
    760c:	00c00044 	movi	r3,1
    7610:	003ff106 	br	75d8 <__alt_data_end+0xf00075d8>

00007614 <__udivsi3>:
    7614:	200d883a 	mov	r6,r4
    7618:	2900152e 	bgeu	r5,r4,7670 <__udivsi3+0x5c>
    761c:	28001416 	blt	r5,zero,7670 <__udivsi3+0x5c>
    7620:	00800804 	movi	r2,32
    7624:	00c00044 	movi	r3,1
    7628:	00000206 	br	7634 <__udivsi3+0x20>
    762c:	10000e26 	beq	r2,zero,7668 <__udivsi3+0x54>
    7630:	28000516 	blt	r5,zero,7648 <__udivsi3+0x34>
    7634:	294b883a 	add	r5,r5,r5
    7638:	10bfffc4 	addi	r2,r2,-1
    763c:	18c7883a 	add	r3,r3,r3
    7640:	293ffa36 	bltu	r5,r4,762c <__alt_data_end+0xf000762c>
    7644:	18000826 	beq	r3,zero,7668 <__udivsi3+0x54>
    7648:	0005883a 	mov	r2,zero
    764c:	31400236 	bltu	r6,r5,7658 <__udivsi3+0x44>
    7650:	314dc83a 	sub	r6,r6,r5
    7654:	10c4b03a 	or	r2,r2,r3
    7658:	1806d07a 	srli	r3,r3,1
    765c:	280ad07a 	srli	r5,r5,1
    7660:	183ffa1e 	bne	r3,zero,764c <__alt_data_end+0xf000764c>
    7664:	f800283a 	ret
    7668:	0005883a 	mov	r2,zero
    766c:	f800283a 	ret
    7670:	00c00044 	movi	r3,1
    7674:	003ff406 	br	7648 <__alt_data_end+0xf0007648>

00007678 <__umodsi3>:
    7678:	2005883a 	mov	r2,r4
    767c:	2900122e 	bgeu	r5,r4,76c8 <__umodsi3+0x50>
    7680:	28001116 	blt	r5,zero,76c8 <__umodsi3+0x50>
    7684:	01800804 	movi	r6,32
    7688:	00c00044 	movi	r3,1
    768c:	00000206 	br	7698 <__umodsi3+0x20>
    7690:	30000c26 	beq	r6,zero,76c4 <__umodsi3+0x4c>
    7694:	28000516 	blt	r5,zero,76ac <__umodsi3+0x34>
    7698:	294b883a 	add	r5,r5,r5
    769c:	31bfffc4 	addi	r6,r6,-1
    76a0:	18c7883a 	add	r3,r3,r3
    76a4:	293ffa36 	bltu	r5,r4,7690 <__alt_data_end+0xf0007690>
    76a8:	18000626 	beq	r3,zero,76c4 <__umodsi3+0x4c>
    76ac:	1806d07a 	srli	r3,r3,1
    76b0:	11400136 	bltu	r2,r5,76b8 <__umodsi3+0x40>
    76b4:	1145c83a 	sub	r2,r2,r5
    76b8:	280ad07a 	srli	r5,r5,1
    76bc:	183ffb1e 	bne	r3,zero,76ac <__alt_data_end+0xf00076ac>
    76c0:	f800283a 	ret
    76c4:	f800283a 	ret
    76c8:	00c00044 	movi	r3,1
    76cc:	003ff706 	br	76ac <__alt_data_end+0xf00076ac>

000076d0 <memcmp>:
    76d0:	01c000c4 	movi	r7,3
    76d4:	3980192e 	bgeu	r7,r6,773c <memcmp+0x6c>
    76d8:	2144b03a 	or	r2,r4,r5
    76dc:	11c4703a 	and	r2,r2,r7
    76e0:	10000f26 	beq	r2,zero,7720 <memcmp+0x50>
    76e4:	20800003 	ldbu	r2,0(r4)
    76e8:	28c00003 	ldbu	r3,0(r5)
    76ec:	10c0151e 	bne	r2,r3,7744 <memcmp+0x74>
    76f0:	31bfff84 	addi	r6,r6,-2
    76f4:	01ffffc4 	movi	r7,-1
    76f8:	00000406 	br	770c <memcmp+0x3c>
    76fc:	20800003 	ldbu	r2,0(r4)
    7700:	28c00003 	ldbu	r3,0(r5)
    7704:	31bfffc4 	addi	r6,r6,-1
    7708:	10c00e1e 	bne	r2,r3,7744 <memcmp+0x74>
    770c:	21000044 	addi	r4,r4,1
    7710:	29400044 	addi	r5,r5,1
    7714:	31fff91e 	bne	r6,r7,76fc <__alt_data_end+0xf00076fc>
    7718:	0005883a 	mov	r2,zero
    771c:	f800283a 	ret
    7720:	20c00017 	ldw	r3,0(r4)
    7724:	28800017 	ldw	r2,0(r5)
    7728:	18bfee1e 	bne	r3,r2,76e4 <__alt_data_end+0xf00076e4>
    772c:	31bfff04 	addi	r6,r6,-4
    7730:	21000104 	addi	r4,r4,4
    7734:	29400104 	addi	r5,r5,4
    7738:	39bff936 	bltu	r7,r6,7720 <__alt_data_end+0xf0007720>
    773c:	303fe91e 	bne	r6,zero,76e4 <__alt_data_end+0xf00076e4>
    7740:	003ff506 	br	7718 <__alt_data_end+0xf0007718>
    7744:	10c5c83a 	sub	r2,r2,r3
    7748:	f800283a 	ret

0000774c <memcpy>:
    774c:	defffd04 	addi	sp,sp,-12
    7750:	dfc00215 	stw	ra,8(sp)
    7754:	dc400115 	stw	r17,4(sp)
    7758:	dc000015 	stw	r16,0(sp)
    775c:	00c003c4 	movi	r3,15
    7760:	2005883a 	mov	r2,r4
    7764:	1980452e 	bgeu	r3,r6,787c <memcpy+0x130>
    7768:	2906b03a 	or	r3,r5,r4
    776c:	18c000cc 	andi	r3,r3,3
    7770:	1800441e 	bne	r3,zero,7884 <memcpy+0x138>
    7774:	347ffc04 	addi	r17,r6,-16
    7778:	8822d13a 	srli	r17,r17,4
    777c:	28c00104 	addi	r3,r5,4
    7780:	23400104 	addi	r13,r4,4
    7784:	8820913a 	slli	r16,r17,4
    7788:	2b000204 	addi	r12,r5,8
    778c:	22c00204 	addi	r11,r4,8
    7790:	84000504 	addi	r16,r16,20
    7794:	2a800304 	addi	r10,r5,12
    7798:	22400304 	addi	r9,r4,12
    779c:	2c21883a 	add	r16,r5,r16
    77a0:	2811883a 	mov	r8,r5
    77a4:	200f883a 	mov	r7,r4
    77a8:	41000017 	ldw	r4,0(r8)
    77ac:	1fc00017 	ldw	ra,0(r3)
    77b0:	63c00017 	ldw	r15,0(r12)
    77b4:	39000015 	stw	r4,0(r7)
    77b8:	53800017 	ldw	r14,0(r10)
    77bc:	6fc00015 	stw	ra,0(r13)
    77c0:	5bc00015 	stw	r15,0(r11)
    77c4:	4b800015 	stw	r14,0(r9)
    77c8:	18c00404 	addi	r3,r3,16
    77cc:	39c00404 	addi	r7,r7,16
    77d0:	42000404 	addi	r8,r8,16
    77d4:	6b400404 	addi	r13,r13,16
    77d8:	63000404 	addi	r12,r12,16
    77dc:	5ac00404 	addi	r11,r11,16
    77e0:	52800404 	addi	r10,r10,16
    77e4:	4a400404 	addi	r9,r9,16
    77e8:	1c3fef1e 	bne	r3,r16,77a8 <__alt_data_end+0xf00077a8>
    77ec:	89c00044 	addi	r7,r17,1
    77f0:	380e913a 	slli	r7,r7,4
    77f4:	310003cc 	andi	r4,r6,15
    77f8:	02c000c4 	movi	r11,3
    77fc:	11c7883a 	add	r3,r2,r7
    7800:	29cb883a 	add	r5,r5,r7
    7804:	5900212e 	bgeu	r11,r4,788c <memcpy+0x140>
    7808:	1813883a 	mov	r9,r3
    780c:	2811883a 	mov	r8,r5
    7810:	200f883a 	mov	r7,r4
    7814:	42800017 	ldw	r10,0(r8)
    7818:	4a400104 	addi	r9,r9,4
    781c:	39ffff04 	addi	r7,r7,-4
    7820:	4abfff15 	stw	r10,-4(r9)
    7824:	42000104 	addi	r8,r8,4
    7828:	59fffa36 	bltu	r11,r7,7814 <__alt_data_end+0xf0007814>
    782c:	213fff04 	addi	r4,r4,-4
    7830:	2008d0ba 	srli	r4,r4,2
    7834:	318000cc 	andi	r6,r6,3
    7838:	21000044 	addi	r4,r4,1
    783c:	2109883a 	add	r4,r4,r4
    7840:	2109883a 	add	r4,r4,r4
    7844:	1907883a 	add	r3,r3,r4
    7848:	290b883a 	add	r5,r5,r4
    784c:	30000626 	beq	r6,zero,7868 <memcpy+0x11c>
    7850:	198d883a 	add	r6,r3,r6
    7854:	29c00003 	ldbu	r7,0(r5)
    7858:	18c00044 	addi	r3,r3,1
    785c:	29400044 	addi	r5,r5,1
    7860:	19ffffc5 	stb	r7,-1(r3)
    7864:	19bffb1e 	bne	r3,r6,7854 <__alt_data_end+0xf0007854>
    7868:	dfc00217 	ldw	ra,8(sp)
    786c:	dc400117 	ldw	r17,4(sp)
    7870:	dc000017 	ldw	r16,0(sp)
    7874:	dec00304 	addi	sp,sp,12
    7878:	f800283a 	ret
    787c:	2007883a 	mov	r3,r4
    7880:	003ff206 	br	784c <__alt_data_end+0xf000784c>
    7884:	2007883a 	mov	r3,r4
    7888:	003ff106 	br	7850 <__alt_data_end+0xf0007850>
    788c:	200d883a 	mov	r6,r4
    7890:	003fee06 	br	784c <__alt_data_end+0xf000784c>

00007894 <memset>:
    7894:	20c000cc 	andi	r3,r4,3
    7898:	2005883a 	mov	r2,r4
    789c:	18004426 	beq	r3,zero,79b0 <memset+0x11c>
    78a0:	31ffffc4 	addi	r7,r6,-1
    78a4:	30004026 	beq	r6,zero,79a8 <memset+0x114>
    78a8:	2813883a 	mov	r9,r5
    78ac:	200d883a 	mov	r6,r4
    78b0:	2007883a 	mov	r3,r4
    78b4:	00000406 	br	78c8 <memset+0x34>
    78b8:	3a3fffc4 	addi	r8,r7,-1
    78bc:	31800044 	addi	r6,r6,1
    78c0:	38003926 	beq	r7,zero,79a8 <memset+0x114>
    78c4:	400f883a 	mov	r7,r8
    78c8:	18c00044 	addi	r3,r3,1
    78cc:	32400005 	stb	r9,0(r6)
    78d0:	1a0000cc 	andi	r8,r3,3
    78d4:	403ff81e 	bne	r8,zero,78b8 <__alt_data_end+0xf00078b8>
    78d8:	010000c4 	movi	r4,3
    78dc:	21c02d2e 	bgeu	r4,r7,7994 <memset+0x100>
    78e0:	29003fcc 	andi	r4,r5,255
    78e4:	200c923a 	slli	r6,r4,8
    78e8:	3108b03a 	or	r4,r6,r4
    78ec:	200c943a 	slli	r6,r4,16
    78f0:	218cb03a 	or	r6,r4,r6
    78f4:	010003c4 	movi	r4,15
    78f8:	21c0182e 	bgeu	r4,r7,795c <memset+0xc8>
    78fc:	3b3ffc04 	addi	r12,r7,-16
    7900:	6018d13a 	srli	r12,r12,4
    7904:	1a000104 	addi	r8,r3,4
    7908:	1ac00204 	addi	r11,r3,8
    790c:	6008913a 	slli	r4,r12,4
    7910:	1a800304 	addi	r10,r3,12
    7914:	1813883a 	mov	r9,r3
    7918:	21000504 	addi	r4,r4,20
    791c:	1909883a 	add	r4,r3,r4
    7920:	49800015 	stw	r6,0(r9)
    7924:	41800015 	stw	r6,0(r8)
    7928:	59800015 	stw	r6,0(r11)
    792c:	51800015 	stw	r6,0(r10)
    7930:	42000404 	addi	r8,r8,16
    7934:	4a400404 	addi	r9,r9,16
    7938:	5ac00404 	addi	r11,r11,16
    793c:	52800404 	addi	r10,r10,16
    7940:	413ff71e 	bne	r8,r4,7920 <__alt_data_end+0xf0007920>
    7944:	63000044 	addi	r12,r12,1
    7948:	6018913a 	slli	r12,r12,4
    794c:	39c003cc 	andi	r7,r7,15
    7950:	010000c4 	movi	r4,3
    7954:	1b07883a 	add	r3,r3,r12
    7958:	21c00e2e 	bgeu	r4,r7,7994 <memset+0x100>
    795c:	1813883a 	mov	r9,r3
    7960:	3811883a 	mov	r8,r7
    7964:	010000c4 	movi	r4,3
    7968:	49800015 	stw	r6,0(r9)
    796c:	423fff04 	addi	r8,r8,-4
    7970:	4a400104 	addi	r9,r9,4
    7974:	223ffc36 	bltu	r4,r8,7968 <__alt_data_end+0xf0007968>
    7978:	393fff04 	addi	r4,r7,-4
    797c:	2008d0ba 	srli	r4,r4,2
    7980:	39c000cc 	andi	r7,r7,3
    7984:	21000044 	addi	r4,r4,1
    7988:	2109883a 	add	r4,r4,r4
    798c:	2109883a 	add	r4,r4,r4
    7990:	1907883a 	add	r3,r3,r4
    7994:	38000526 	beq	r7,zero,79ac <memset+0x118>
    7998:	19cf883a 	add	r7,r3,r7
    799c:	19400005 	stb	r5,0(r3)
    79a0:	18c00044 	addi	r3,r3,1
    79a4:	38fffd1e 	bne	r7,r3,799c <__alt_data_end+0xf000799c>
    79a8:	f800283a 	ret
    79ac:	f800283a 	ret
    79b0:	2007883a 	mov	r3,r4
    79b4:	300f883a 	mov	r7,r6
    79b8:	003fc706 	br	78d8 <__alt_data_end+0xf00078d8>

000079bc <_printf_r>:
    79bc:	defffd04 	addi	sp,sp,-12
    79c0:	2805883a 	mov	r2,r5
    79c4:	dfc00015 	stw	ra,0(sp)
    79c8:	d9800115 	stw	r6,4(sp)
    79cc:	d9c00215 	stw	r7,8(sp)
    79d0:	21400217 	ldw	r5,8(r4)
    79d4:	d9c00104 	addi	r7,sp,4
    79d8:	100d883a 	mov	r6,r2
    79dc:	0007b940 	call	7b94 <___vfprintf_internal_r>
    79e0:	dfc00017 	ldw	ra,0(sp)
    79e4:	dec00304 	addi	sp,sp,12
    79e8:	f800283a 	ret

000079ec <printf>:
    79ec:	defffc04 	addi	sp,sp,-16
    79f0:	dfc00015 	stw	ra,0(sp)
    79f4:	d9400115 	stw	r5,4(sp)
    79f8:	d9800215 	stw	r6,8(sp)
    79fc:	d9c00315 	stw	r7,12(sp)
    7a00:	00820034 	movhi	r2,2048
    7a04:	108ab704 	addi	r2,r2,10972
    7a08:	10800017 	ldw	r2,0(r2)
    7a0c:	200b883a 	mov	r5,r4
    7a10:	d9800104 	addi	r6,sp,4
    7a14:	11000217 	ldw	r4,8(r2)
    7a18:	0009d8c0 	call	9d8c <__vfprintf_internal>
    7a1c:	dfc00017 	ldw	ra,0(sp)
    7a20:	dec00404 	addi	sp,sp,16
    7a24:	f800283a 	ret

00007a28 <_puts_r>:
    7a28:	defff604 	addi	sp,sp,-40
    7a2c:	dc000715 	stw	r16,28(sp)
    7a30:	2021883a 	mov	r16,r4
    7a34:	2809883a 	mov	r4,r5
    7a38:	dc400815 	stw	r17,32(sp)
    7a3c:	dfc00915 	stw	ra,36(sp)
    7a40:	2823883a 	mov	r17,r5
    7a44:	0007afc0 	call	7afc <strlen>
    7a48:	10c00044 	addi	r3,r2,1
    7a4c:	d8800115 	stw	r2,4(sp)
    7a50:	00820034 	movhi	r2,2048
    7a54:	10809304 	addi	r2,r2,588
    7a58:	d8800215 	stw	r2,8(sp)
    7a5c:	00800044 	movi	r2,1
    7a60:	d8800315 	stw	r2,12(sp)
    7a64:	00800084 	movi	r2,2
    7a68:	dc400015 	stw	r17,0(sp)
    7a6c:	d8c00615 	stw	r3,24(sp)
    7a70:	dec00415 	stw	sp,16(sp)
    7a74:	d8800515 	stw	r2,20(sp)
    7a78:	80000226 	beq	r16,zero,7a84 <_puts_r+0x5c>
    7a7c:	80800e17 	ldw	r2,56(r16)
    7a80:	10001426 	beq	r2,zero,7ad4 <_puts_r+0xac>
    7a84:	81400217 	ldw	r5,8(r16)
    7a88:	2880030b 	ldhu	r2,12(r5)
    7a8c:	10c8000c 	andi	r3,r2,8192
    7a90:	1800061e 	bne	r3,zero,7aac <_puts_r+0x84>
    7a94:	29001917 	ldw	r4,100(r5)
    7a98:	00f7ffc4 	movi	r3,-8193
    7a9c:	10880014 	ori	r2,r2,8192
    7aa0:	20c6703a 	and	r3,r4,r3
    7aa4:	2880030d 	sth	r2,12(r5)
    7aa8:	28c01915 	stw	r3,100(r5)
    7aac:	d9800404 	addi	r6,sp,16
    7ab0:	8009883a 	mov	r4,r16
    7ab4:	000c2bc0 	call	c2bc <__sfvwrite_r>
    7ab8:	1000091e 	bne	r2,zero,7ae0 <_puts_r+0xb8>
    7abc:	00800284 	movi	r2,10
    7ac0:	dfc00917 	ldw	ra,36(sp)
    7ac4:	dc400817 	ldw	r17,32(sp)
    7ac8:	dc000717 	ldw	r16,28(sp)
    7acc:	dec00a04 	addi	sp,sp,40
    7ad0:	f800283a 	ret
    7ad4:	8009883a 	mov	r4,r16
    7ad8:	000be380 	call	be38 <__sinit>
    7adc:	003fe906 	br	7a84 <__alt_data_end+0xf0007a84>
    7ae0:	00bfffc4 	movi	r2,-1
    7ae4:	003ff606 	br	7ac0 <__alt_data_end+0xf0007ac0>

00007ae8 <puts>:
    7ae8:	00820034 	movhi	r2,2048
    7aec:	108ab704 	addi	r2,r2,10972
    7af0:	200b883a 	mov	r5,r4
    7af4:	11000017 	ldw	r4,0(r2)
    7af8:	0007a281 	jmpi	7a28 <_puts_r>

00007afc <strlen>:
    7afc:	208000cc 	andi	r2,r4,3
    7b00:	10002026 	beq	r2,zero,7b84 <strlen+0x88>
    7b04:	20800007 	ldb	r2,0(r4)
    7b08:	10002026 	beq	r2,zero,7b8c <strlen+0x90>
    7b0c:	2005883a 	mov	r2,r4
    7b10:	00000206 	br	7b1c <strlen+0x20>
    7b14:	10c00007 	ldb	r3,0(r2)
    7b18:	18001826 	beq	r3,zero,7b7c <strlen+0x80>
    7b1c:	10800044 	addi	r2,r2,1
    7b20:	10c000cc 	andi	r3,r2,3
    7b24:	183ffb1e 	bne	r3,zero,7b14 <__alt_data_end+0xf0007b14>
    7b28:	10c00017 	ldw	r3,0(r2)
    7b2c:	01ffbff4 	movhi	r7,65279
    7b30:	39ffbfc4 	addi	r7,r7,-257
    7b34:	00ca303a 	nor	r5,zero,r3
    7b38:	01a02074 	movhi	r6,32897
    7b3c:	19c7883a 	add	r3,r3,r7
    7b40:	31a02004 	addi	r6,r6,-32640
    7b44:	1946703a 	and	r3,r3,r5
    7b48:	1986703a 	and	r3,r3,r6
    7b4c:	1800091e 	bne	r3,zero,7b74 <strlen+0x78>
    7b50:	10800104 	addi	r2,r2,4
    7b54:	10c00017 	ldw	r3,0(r2)
    7b58:	19cb883a 	add	r5,r3,r7
    7b5c:	00c6303a 	nor	r3,zero,r3
    7b60:	28c6703a 	and	r3,r5,r3
    7b64:	1986703a 	and	r3,r3,r6
    7b68:	183ff926 	beq	r3,zero,7b50 <__alt_data_end+0xf0007b50>
    7b6c:	00000106 	br	7b74 <strlen+0x78>
    7b70:	10800044 	addi	r2,r2,1
    7b74:	10c00007 	ldb	r3,0(r2)
    7b78:	183ffd1e 	bne	r3,zero,7b70 <__alt_data_end+0xf0007b70>
    7b7c:	1105c83a 	sub	r2,r2,r4
    7b80:	f800283a 	ret
    7b84:	2005883a 	mov	r2,r4
    7b88:	003fe706 	br	7b28 <__alt_data_end+0xf0007b28>
    7b8c:	0005883a 	mov	r2,zero
    7b90:	f800283a 	ret

00007b94 <___vfprintf_internal_r>:
    7b94:	deffb804 	addi	sp,sp,-288
    7b98:	dfc04715 	stw	ra,284(sp)
    7b9c:	ddc04515 	stw	r23,276(sp)
    7ba0:	dd404315 	stw	r21,268(sp)
    7ba4:	d9002c15 	stw	r4,176(sp)
    7ba8:	282f883a 	mov	r23,r5
    7bac:	302b883a 	mov	r21,r6
    7bb0:	d9c02d15 	stw	r7,180(sp)
    7bb4:	df004615 	stw	fp,280(sp)
    7bb8:	dd804415 	stw	r22,272(sp)
    7bbc:	dd004215 	stw	r20,264(sp)
    7bc0:	dcc04115 	stw	r19,260(sp)
    7bc4:	dc804015 	stw	r18,256(sp)
    7bc8:	dc403f15 	stw	r17,252(sp)
    7bcc:	dc003e15 	stw	r16,248(sp)
    7bd0:	000c9ac0 	call	c9ac <_localeconv_r>
    7bd4:	10800017 	ldw	r2,0(r2)
    7bd8:	1009883a 	mov	r4,r2
    7bdc:	d8803415 	stw	r2,208(sp)
    7be0:	0007afc0 	call	7afc <strlen>
    7be4:	d8803715 	stw	r2,220(sp)
    7be8:	d8802c17 	ldw	r2,176(sp)
    7bec:	10000226 	beq	r2,zero,7bf8 <___vfprintf_internal_r+0x64>
    7bf0:	10800e17 	ldw	r2,56(r2)
    7bf4:	1000f926 	beq	r2,zero,7fdc <___vfprintf_internal_r+0x448>
    7bf8:	b880030b 	ldhu	r2,12(r23)
    7bfc:	10c8000c 	andi	r3,r2,8192
    7c00:	1800061e 	bne	r3,zero,7c1c <___vfprintf_internal_r+0x88>
    7c04:	b9001917 	ldw	r4,100(r23)
    7c08:	00f7ffc4 	movi	r3,-8193
    7c0c:	10880014 	ori	r2,r2,8192
    7c10:	20c6703a 	and	r3,r4,r3
    7c14:	b880030d 	sth	r2,12(r23)
    7c18:	b8c01915 	stw	r3,100(r23)
    7c1c:	10c0020c 	andi	r3,r2,8
    7c20:	1800c126 	beq	r3,zero,7f28 <___vfprintf_internal_r+0x394>
    7c24:	b8c00417 	ldw	r3,16(r23)
    7c28:	1800bf26 	beq	r3,zero,7f28 <___vfprintf_internal_r+0x394>
    7c2c:	1080068c 	andi	r2,r2,26
    7c30:	00c00284 	movi	r3,10
    7c34:	10c0c426 	beq	r2,r3,7f48 <___vfprintf_internal_r+0x3b4>
    7c38:	d8c00404 	addi	r3,sp,16
    7c3c:	05020034 	movhi	r20,2048
    7c40:	d9001e04 	addi	r4,sp,120
    7c44:	a500a484 	addi	r20,r20,658
    7c48:	d8c01e15 	stw	r3,120(sp)
    7c4c:	d8002015 	stw	zero,128(sp)
    7c50:	d8001f15 	stw	zero,124(sp)
    7c54:	d8003315 	stw	zero,204(sp)
    7c58:	d8003615 	stw	zero,216(sp)
    7c5c:	d8003815 	stw	zero,224(sp)
    7c60:	1811883a 	mov	r8,r3
    7c64:	d8003915 	stw	zero,228(sp)
    7c68:	d8003a15 	stw	zero,232(sp)
    7c6c:	d8002f15 	stw	zero,188(sp)
    7c70:	d9002815 	stw	r4,160(sp)
    7c74:	a8800007 	ldb	r2,0(r21)
    7c78:	10027b26 	beq	r2,zero,8668 <___vfprintf_internal_r+0xad4>
    7c7c:	00c00944 	movi	r3,37
    7c80:	a821883a 	mov	r16,r21
    7c84:	10c0021e 	bne	r2,r3,7c90 <___vfprintf_internal_r+0xfc>
    7c88:	00001406 	br	7cdc <___vfprintf_internal_r+0x148>
    7c8c:	10c00326 	beq	r2,r3,7c9c <___vfprintf_internal_r+0x108>
    7c90:	84000044 	addi	r16,r16,1
    7c94:	80800007 	ldb	r2,0(r16)
    7c98:	103ffc1e 	bne	r2,zero,7c8c <__alt_data_end+0xf0007c8c>
    7c9c:	8563c83a 	sub	r17,r16,r21
    7ca0:	88000e26 	beq	r17,zero,7cdc <___vfprintf_internal_r+0x148>
    7ca4:	d8c02017 	ldw	r3,128(sp)
    7ca8:	d8801f17 	ldw	r2,124(sp)
    7cac:	45400015 	stw	r21,0(r8)
    7cb0:	1c47883a 	add	r3,r3,r17
    7cb4:	10800044 	addi	r2,r2,1
    7cb8:	d8c02015 	stw	r3,128(sp)
    7cbc:	44400115 	stw	r17,4(r8)
    7cc0:	d8801f15 	stw	r2,124(sp)
    7cc4:	00c001c4 	movi	r3,7
    7cc8:	1880a716 	blt	r3,r2,7f68 <___vfprintf_internal_r+0x3d4>
    7ccc:	42000204 	addi	r8,r8,8
    7cd0:	d9402f17 	ldw	r5,188(sp)
    7cd4:	2c4b883a 	add	r5,r5,r17
    7cd8:	d9402f15 	stw	r5,188(sp)
    7cdc:	80800007 	ldb	r2,0(r16)
    7ce0:	1000a826 	beq	r2,zero,7f84 <___vfprintf_internal_r+0x3f0>
    7ce4:	84400047 	ldb	r17,1(r16)
    7ce8:	00bfffc4 	movi	r2,-1
    7cec:	85400044 	addi	r21,r16,1
    7cf0:	d8002785 	stb	zero,158(sp)
    7cf4:	0007883a 	mov	r3,zero
    7cf8:	000f883a 	mov	r7,zero
    7cfc:	d8802915 	stw	r2,164(sp)
    7d00:	d8003115 	stw	zero,196(sp)
    7d04:	0025883a 	mov	r18,zero
    7d08:	01401604 	movi	r5,88
    7d0c:	01800244 	movi	r6,9
    7d10:	02800a84 	movi	r10,42
    7d14:	02401b04 	movi	r9,108
    7d18:	ad400044 	addi	r21,r21,1
    7d1c:	88bff804 	addi	r2,r17,-32
    7d20:	28830436 	bltu	r5,r2,8934 <___vfprintf_internal_r+0xda0>
    7d24:	100490ba 	slli	r2,r2,2
    7d28:	01000034 	movhi	r4,0
    7d2c:	211f4f04 	addi	r4,r4,32060
    7d30:	1105883a 	add	r2,r2,r4
    7d34:	10800017 	ldw	r2,0(r2)
    7d38:	1000683a 	jmp	r2
    7d3c:	00008854 	movui	zero,545
    7d40:	00008934 	movhi	zero,548
    7d44:	00008934 	movhi	zero,548
    7d48:	00008874 	movhi	zero,545
    7d4c:	00008934 	movhi	zero,548
    7d50:	00008934 	movhi	zero,548
    7d54:	00008934 	movhi	zero,548
    7d58:	00008934 	movhi	zero,548
    7d5c:	00008934 	movhi	zero,548
    7d60:	00008934 	movhi	zero,548
    7d64:	00007fe8 	cmpgeui	zero,zero,511
    7d68:	00008790 	cmplti	zero,zero,542
    7d6c:	00008934 	movhi	zero,548
    7d70:	00007eb0 	cmpltui	zero,zero,506
    7d74:	00008010 	cmplti	zero,zero,512
    7d78:	00008934 	movhi	zero,548
    7d7c:	00008050 	cmplti	zero,zero,513
    7d80:	0000805c 	xori	zero,zero,513
    7d84:	0000805c 	xori	zero,zero,513
    7d88:	0000805c 	xori	zero,zero,513
    7d8c:	0000805c 	xori	zero,zero,513
    7d90:	0000805c 	xori	zero,zero,513
    7d94:	0000805c 	xori	zero,zero,513
    7d98:	0000805c 	xori	zero,zero,513
    7d9c:	0000805c 	xori	zero,zero,513
    7da0:	0000805c 	xori	zero,zero,513
    7da4:	00008934 	movhi	zero,548
    7da8:	00008934 	movhi	zero,548
    7dac:	00008934 	movhi	zero,548
    7db0:	00008934 	movhi	zero,548
    7db4:	00008934 	movhi	zero,548
    7db8:	00008934 	movhi	zero,548
    7dbc:	00008934 	movhi	zero,548
    7dc0:	00008934 	movhi	zero,548
    7dc4:	00008934 	movhi	zero,548
    7dc8:	00008934 	movhi	zero,548
    7dcc:	00008090 	cmplti	zero,zero,514
    7dd0:	0000814c 	andi	zero,zero,517
    7dd4:	00008934 	movhi	zero,548
    7dd8:	0000814c 	andi	zero,zero,517
    7ddc:	00008934 	movhi	zero,548
    7de0:	00008934 	movhi	zero,548
    7de4:	00008934 	movhi	zero,548
    7de8:	00008934 	movhi	zero,548
    7dec:	000081ec 	andhi	zero,zero,519
    7df0:	00008934 	movhi	zero,548
    7df4:	00008934 	movhi	zero,548
    7df8:	000081f8 	rdprs	zero,zero,519
    7dfc:	00008934 	movhi	zero,548
    7e00:	00008934 	movhi	zero,548
    7e04:	00008934 	movhi	zero,548
    7e08:	00008934 	movhi	zero,548
    7e0c:	00008934 	movhi	zero,548
    7e10:	00008670 	cmpltui	zero,zero,537
    7e14:	00008934 	movhi	zero,548
    7e18:	00008934 	movhi	zero,548
    7e1c:	000086d0 	cmplti	zero,zero,539
    7e20:	00008934 	movhi	zero,548
    7e24:	00008934 	movhi	zero,548
    7e28:	00008934 	movhi	zero,548
    7e2c:	00008934 	movhi	zero,548
    7e30:	00008934 	movhi	zero,548
    7e34:	00008934 	movhi	zero,548
    7e38:	00008934 	movhi	zero,548
    7e3c:	00008934 	movhi	zero,548
    7e40:	00008934 	movhi	zero,548
    7e44:	00008934 	movhi	zero,548
    7e48:	000088e0 	cmpeqi	zero,zero,547
    7e4c:	00008880 	call	888 <xCoRoutineRemoveFromEventList+0x2c>
    7e50:	0000814c 	andi	zero,zero,517
    7e54:	0000814c 	andi	zero,zero,517
    7e58:	0000814c 	andi	zero,zero,517
    7e5c:	00008890 	cmplti	zero,zero,546
    7e60:	00008880 	call	888 <xCoRoutineRemoveFromEventList+0x2c>
    7e64:	00008934 	movhi	zero,548
    7e68:	00008934 	movhi	zero,548
    7e6c:	0000889c 	xori	zero,zero,546
    7e70:	00008934 	movhi	zero,548
    7e74:	000088ac 	andhi	zero,zero,546
    7e78:	00008780 	call	878 <xCoRoutineRemoveFromEventList+0x1c>
    7e7c:	00007ebc 	xorhi	zero,zero,506
    7e80:	000087a0 	cmpeqi	zero,zero,542
    7e84:	00008934 	movhi	zero,548
    7e88:	000087ac 	andhi	zero,zero,542
    7e8c:	00008934 	movhi	zero,548
    7e90:	00008808 	cmpgei	zero,zero,544
    7e94:	00008934 	movhi	zero,548
    7e98:	00008934 	movhi	zero,548
    7e9c:	00008818 	cmpnei	zero,zero,544
    7ea0:	d9003117 	ldw	r4,196(sp)
    7ea4:	d8802d15 	stw	r2,180(sp)
    7ea8:	0109c83a 	sub	r4,zero,r4
    7eac:	d9003115 	stw	r4,196(sp)
    7eb0:	94800114 	ori	r18,r18,4
    7eb4:	ac400007 	ldb	r17,0(r21)
    7eb8:	003f9706 	br	7d18 <__alt_data_end+0xf0007d18>
    7ebc:	00800c04 	movi	r2,48
    7ec0:	d9002d17 	ldw	r4,180(sp)
    7ec4:	d9402917 	ldw	r5,164(sp)
    7ec8:	d8802705 	stb	r2,156(sp)
    7ecc:	00801e04 	movi	r2,120
    7ed0:	d8802745 	stb	r2,157(sp)
    7ed4:	d8002785 	stb	zero,158(sp)
    7ed8:	20c00104 	addi	r3,r4,4
    7edc:	24c00017 	ldw	r19,0(r4)
    7ee0:	002d883a 	mov	r22,zero
    7ee4:	90800094 	ori	r2,r18,2
    7ee8:	28029a16 	blt	r5,zero,8954 <___vfprintf_internal_r+0xdc0>
    7eec:	00bfdfc4 	movi	r2,-129
    7ef0:	90a4703a 	and	r18,r18,r2
    7ef4:	d8c02d15 	stw	r3,180(sp)
    7ef8:	94800094 	ori	r18,r18,2
    7efc:	9802871e 	bne	r19,zero,891c <___vfprintf_internal_r+0xd88>
    7f00:	00820034 	movhi	r2,2048
    7f04:	10809d04 	addi	r2,r2,628
    7f08:	d8803915 	stw	r2,228(sp)
    7f0c:	04401e04 	movi	r17,120
    7f10:	d8802917 	ldw	r2,164(sp)
    7f14:	0039883a 	mov	fp,zero
    7f18:	1001e926 	beq	r2,zero,86c0 <___vfprintf_internal_r+0xb2c>
    7f1c:	0027883a 	mov	r19,zero
    7f20:	002d883a 	mov	r22,zero
    7f24:	00020506 	br	873c <___vfprintf_internal_r+0xba8>
    7f28:	d9002c17 	ldw	r4,176(sp)
    7f2c:	b80b883a 	mov	r5,r23
    7f30:	0009e640 	call	9e64 <__swsetup_r>
    7f34:	1005ac1e 	bne	r2,zero,95e8 <___vfprintf_internal_r+0x1a54>
    7f38:	b880030b 	ldhu	r2,12(r23)
    7f3c:	00c00284 	movi	r3,10
    7f40:	1080068c 	andi	r2,r2,26
    7f44:	10ff3c1e 	bne	r2,r3,7c38 <__alt_data_end+0xf0007c38>
    7f48:	b880038f 	ldh	r2,14(r23)
    7f4c:	103f3a16 	blt	r2,zero,7c38 <__alt_data_end+0xf0007c38>
    7f50:	d9c02d17 	ldw	r7,180(sp)
    7f54:	d9002c17 	ldw	r4,176(sp)
    7f58:	a80d883a 	mov	r6,r21
    7f5c:	b80b883a 	mov	r5,r23
    7f60:	0009da80 	call	9da8 <__sbprintf>
    7f64:	00001106 	br	7fac <___vfprintf_internal_r+0x418>
    7f68:	d9002c17 	ldw	r4,176(sp)
    7f6c:	d9801e04 	addi	r6,sp,120
    7f70:	b80b883a 	mov	r5,r23
    7f74:	000ef200 	call	ef20 <__sprint_r>
    7f78:	1000081e 	bne	r2,zero,7f9c <___vfprintf_internal_r+0x408>
    7f7c:	da000404 	addi	r8,sp,16
    7f80:	003f5306 	br	7cd0 <__alt_data_end+0xf0007cd0>
    7f84:	d8802017 	ldw	r2,128(sp)
    7f88:	10000426 	beq	r2,zero,7f9c <___vfprintf_internal_r+0x408>
    7f8c:	d9002c17 	ldw	r4,176(sp)
    7f90:	d9801e04 	addi	r6,sp,120
    7f94:	b80b883a 	mov	r5,r23
    7f98:	000ef200 	call	ef20 <__sprint_r>
    7f9c:	b880030b 	ldhu	r2,12(r23)
    7fa0:	1080100c 	andi	r2,r2,64
    7fa4:	1005901e 	bne	r2,zero,95e8 <___vfprintf_internal_r+0x1a54>
    7fa8:	d8802f17 	ldw	r2,188(sp)
    7fac:	dfc04717 	ldw	ra,284(sp)
    7fb0:	df004617 	ldw	fp,280(sp)
    7fb4:	ddc04517 	ldw	r23,276(sp)
    7fb8:	dd804417 	ldw	r22,272(sp)
    7fbc:	dd404317 	ldw	r21,268(sp)
    7fc0:	dd004217 	ldw	r20,264(sp)
    7fc4:	dcc04117 	ldw	r19,260(sp)
    7fc8:	dc804017 	ldw	r18,256(sp)
    7fcc:	dc403f17 	ldw	r17,252(sp)
    7fd0:	dc003e17 	ldw	r16,248(sp)
    7fd4:	dec04804 	addi	sp,sp,288
    7fd8:	f800283a 	ret
    7fdc:	d9002c17 	ldw	r4,176(sp)
    7fe0:	000be380 	call	be38 <__sinit>
    7fe4:	003f0406 	br	7bf8 <__alt_data_end+0xf0007bf8>
    7fe8:	d8802d17 	ldw	r2,180(sp)
    7fec:	d9002d17 	ldw	r4,180(sp)
    7ff0:	10800017 	ldw	r2,0(r2)
    7ff4:	d8803115 	stw	r2,196(sp)
    7ff8:	20800104 	addi	r2,r4,4
    7ffc:	d9003117 	ldw	r4,196(sp)
    8000:	203fa716 	blt	r4,zero,7ea0 <__alt_data_end+0xf0007ea0>
    8004:	d8802d15 	stw	r2,180(sp)
    8008:	ac400007 	ldb	r17,0(r21)
    800c:	003f4206 	br	7d18 <__alt_data_end+0xf0007d18>
    8010:	ac400007 	ldb	r17,0(r21)
    8014:	aac00044 	addi	r11,r21,1
    8018:	8a872826 	beq	r17,r10,9cbc <___vfprintf_internal_r+0x2128>
    801c:	88bff404 	addi	r2,r17,-48
    8020:	0009883a 	mov	r4,zero
    8024:	30867d36 	bltu	r6,r2,9a1c <___vfprintf_internal_r+0x1e88>
    8028:	5c400007 	ldb	r17,0(r11)
    802c:	210002a4 	muli	r4,r4,10
    8030:	5d400044 	addi	r21,r11,1
    8034:	a817883a 	mov	r11,r21
    8038:	2089883a 	add	r4,r4,r2
    803c:	88bff404 	addi	r2,r17,-48
    8040:	30bff92e 	bgeu	r6,r2,8028 <__alt_data_end+0xf0008028>
    8044:	2005c916 	blt	r4,zero,976c <___vfprintf_internal_r+0x1bd8>
    8048:	d9002915 	stw	r4,164(sp)
    804c:	003f3306 	br	7d1c <__alt_data_end+0xf0007d1c>
    8050:	94802014 	ori	r18,r18,128
    8054:	ac400007 	ldb	r17,0(r21)
    8058:	003f2f06 	br	7d18 <__alt_data_end+0xf0007d18>
    805c:	a809883a 	mov	r4,r21
    8060:	d8003115 	stw	zero,196(sp)
    8064:	88bff404 	addi	r2,r17,-48
    8068:	0017883a 	mov	r11,zero
    806c:	24400007 	ldb	r17,0(r4)
    8070:	5ac002a4 	muli	r11,r11,10
    8074:	ad400044 	addi	r21,r21,1
    8078:	a809883a 	mov	r4,r21
    807c:	12d7883a 	add	r11,r2,r11
    8080:	88bff404 	addi	r2,r17,-48
    8084:	30bff92e 	bgeu	r6,r2,806c <__alt_data_end+0xf000806c>
    8088:	dac03115 	stw	r11,196(sp)
    808c:	003f2306 	br	7d1c <__alt_data_end+0xf0007d1c>
    8090:	18c03fcc 	andi	r3,r3,255
    8094:	18072b1e 	bne	r3,zero,9d44 <___vfprintf_internal_r+0x21b0>
    8098:	94800414 	ori	r18,r18,16
    809c:	9080080c 	andi	r2,r18,32
    80a0:	10037b26 	beq	r2,zero,8e90 <___vfprintf_internal_r+0x12fc>
    80a4:	d9402d17 	ldw	r5,180(sp)
    80a8:	28800117 	ldw	r2,4(r5)
    80ac:	2cc00017 	ldw	r19,0(r5)
    80b0:	29400204 	addi	r5,r5,8
    80b4:	d9402d15 	stw	r5,180(sp)
    80b8:	102d883a 	mov	r22,r2
    80bc:	10044b16 	blt	r2,zero,91ec <___vfprintf_internal_r+0x1658>
    80c0:	d9402917 	ldw	r5,164(sp)
    80c4:	df002783 	ldbu	fp,158(sp)
    80c8:	2803bc16 	blt	r5,zero,8fbc <___vfprintf_internal_r+0x1428>
    80cc:	00ffdfc4 	movi	r3,-129
    80d0:	9d84b03a 	or	r2,r19,r22
    80d4:	90e4703a 	and	r18,r18,r3
    80d8:	10017726 	beq	r2,zero,86b8 <___vfprintf_internal_r+0xb24>
    80dc:	b0038326 	beq	r22,zero,8eec <___vfprintf_internal_r+0x1358>
    80e0:	dc402a15 	stw	r17,168(sp)
    80e4:	dc001e04 	addi	r16,sp,120
    80e8:	b023883a 	mov	r17,r22
    80ec:	402d883a 	mov	r22,r8
    80f0:	9809883a 	mov	r4,r19
    80f4:	880b883a 	mov	r5,r17
    80f8:	01800284 	movi	r6,10
    80fc:	000f883a 	mov	r7,zero
    8100:	00113180 	call	11318 <__umoddi3>
    8104:	10800c04 	addi	r2,r2,48
    8108:	843fffc4 	addi	r16,r16,-1
    810c:	9809883a 	mov	r4,r19
    8110:	880b883a 	mov	r5,r17
    8114:	80800005 	stb	r2,0(r16)
    8118:	01800284 	movi	r6,10
    811c:	000f883a 	mov	r7,zero
    8120:	0010da00 	call	10da0 <__udivdi3>
    8124:	1027883a 	mov	r19,r2
    8128:	10c4b03a 	or	r2,r2,r3
    812c:	1823883a 	mov	r17,r3
    8130:	103fef1e 	bne	r2,zero,80f0 <__alt_data_end+0xf00080f0>
    8134:	d8c02817 	ldw	r3,160(sp)
    8138:	dc402a17 	ldw	r17,168(sp)
    813c:	b011883a 	mov	r8,r22
    8140:	1c07c83a 	sub	r3,r3,r16
    8144:	d8c02e15 	stw	r3,184(sp)
    8148:	00005906 	br	82b0 <___vfprintf_internal_r+0x71c>
    814c:	18c03fcc 	andi	r3,r3,255
    8150:	1806fa1e 	bne	r3,zero,9d3c <___vfprintf_internal_r+0x21a8>
    8154:	9080020c 	andi	r2,r18,8
    8158:	10048a26 	beq	r2,zero,9384 <___vfprintf_internal_r+0x17f0>
    815c:	d8c02d17 	ldw	r3,180(sp)
    8160:	d9002d17 	ldw	r4,180(sp)
    8164:	d9402d17 	ldw	r5,180(sp)
    8168:	18c00017 	ldw	r3,0(r3)
    816c:	21000117 	ldw	r4,4(r4)
    8170:	29400204 	addi	r5,r5,8
    8174:	d8c03615 	stw	r3,216(sp)
    8178:	d9003815 	stw	r4,224(sp)
    817c:	d9402d15 	stw	r5,180(sp)
    8180:	d9003617 	ldw	r4,216(sp)
    8184:	d9403817 	ldw	r5,224(sp)
    8188:	da003d15 	stw	r8,244(sp)
    818c:	04000044 	movi	r16,1
    8190:	000eb440 	call	eb44 <__fpclassifyd>
    8194:	da003d17 	ldw	r8,244(sp)
    8198:	14041f1e 	bne	r2,r16,9218 <___vfprintf_internal_r+0x1684>
    819c:	d9003617 	ldw	r4,216(sp)
    81a0:	d9403817 	ldw	r5,224(sp)
    81a4:	000d883a 	mov	r6,zero
    81a8:	000f883a 	mov	r7,zero
    81ac:	00122600 	call	12260 <__ledf2>
    81b0:	da003d17 	ldw	r8,244(sp)
    81b4:	1005be16 	blt	r2,zero,98b0 <___vfprintf_internal_r+0x1d1c>
    81b8:	df002783 	ldbu	fp,158(sp)
    81bc:	008011c4 	movi	r2,71
    81c0:	1445330e 	bge	r2,r17,9690 <___vfprintf_internal_r+0x1afc>
    81c4:	04020034 	movhi	r16,2048
    81c8:	84009504 	addi	r16,r16,596
    81cc:	00c000c4 	movi	r3,3
    81d0:	00bfdfc4 	movi	r2,-129
    81d4:	d8c02a15 	stw	r3,168(sp)
    81d8:	90a4703a 	and	r18,r18,r2
    81dc:	d8c02e15 	stw	r3,184(sp)
    81e0:	d8002915 	stw	zero,164(sp)
    81e4:	d8003215 	stw	zero,200(sp)
    81e8:	00003706 	br	82c8 <___vfprintf_internal_r+0x734>
    81ec:	94800214 	ori	r18,r18,8
    81f0:	ac400007 	ldb	r17,0(r21)
    81f4:	003ec806 	br	7d18 <__alt_data_end+0xf0007d18>
    81f8:	18c03fcc 	andi	r3,r3,255
    81fc:	1806db1e 	bne	r3,zero,9d6c <___vfprintf_internal_r+0x21d8>
    8200:	94800414 	ori	r18,r18,16
    8204:	9080080c 	andi	r2,r18,32
    8208:	1002d826 	beq	r2,zero,8d6c <___vfprintf_internal_r+0x11d8>
    820c:	d9402d17 	ldw	r5,180(sp)
    8210:	d8c02917 	ldw	r3,164(sp)
    8214:	d8002785 	stb	zero,158(sp)
    8218:	28800204 	addi	r2,r5,8
    821c:	2cc00017 	ldw	r19,0(r5)
    8220:	2d800117 	ldw	r22,4(r5)
    8224:	18048f16 	blt	r3,zero,9464 <___vfprintf_internal_r+0x18d0>
    8228:	013fdfc4 	movi	r4,-129
    822c:	9d86b03a 	or	r3,r19,r22
    8230:	d8802d15 	stw	r2,180(sp)
    8234:	9124703a 	and	r18,r18,r4
    8238:	1802d91e 	bne	r3,zero,8da0 <___vfprintf_internal_r+0x120c>
    823c:	d8c02917 	ldw	r3,164(sp)
    8240:	0039883a 	mov	fp,zero
    8244:	1805c326 	beq	r3,zero,9954 <___vfprintf_internal_r+0x1dc0>
    8248:	0027883a 	mov	r19,zero
    824c:	002d883a 	mov	r22,zero
    8250:	dc001e04 	addi	r16,sp,120
    8254:	9806d0fa 	srli	r3,r19,3
    8258:	b008977a 	slli	r4,r22,29
    825c:	b02cd0fa 	srli	r22,r22,3
    8260:	9cc001cc 	andi	r19,r19,7
    8264:	98800c04 	addi	r2,r19,48
    8268:	843fffc4 	addi	r16,r16,-1
    826c:	20e6b03a 	or	r19,r4,r3
    8270:	80800005 	stb	r2,0(r16)
    8274:	9d86b03a 	or	r3,r19,r22
    8278:	183ff61e 	bne	r3,zero,8254 <__alt_data_end+0xf0008254>
    827c:	90c0004c 	andi	r3,r18,1
    8280:	18013b26 	beq	r3,zero,8770 <___vfprintf_internal_r+0xbdc>
    8284:	10803fcc 	andi	r2,r2,255
    8288:	1080201c 	xori	r2,r2,128
    828c:	10bfe004 	addi	r2,r2,-128
    8290:	00c00c04 	movi	r3,48
    8294:	10c13626 	beq	r2,r3,8770 <___vfprintf_internal_r+0xbdc>
    8298:	80ffffc5 	stb	r3,-1(r16)
    829c:	d8c02817 	ldw	r3,160(sp)
    82a0:	80bfffc4 	addi	r2,r16,-1
    82a4:	1021883a 	mov	r16,r2
    82a8:	1887c83a 	sub	r3,r3,r2
    82ac:	d8c02e15 	stw	r3,184(sp)
    82b0:	d8802e17 	ldw	r2,184(sp)
    82b4:	d9002917 	ldw	r4,164(sp)
    82b8:	1100010e 	bge	r2,r4,82c0 <___vfprintf_internal_r+0x72c>
    82bc:	2005883a 	mov	r2,r4
    82c0:	d8802a15 	stw	r2,168(sp)
    82c4:	d8003215 	stw	zero,200(sp)
    82c8:	e7003fcc 	andi	fp,fp,255
    82cc:	e700201c 	xori	fp,fp,128
    82d0:	e73fe004 	addi	fp,fp,-128
    82d4:	e0000326 	beq	fp,zero,82e4 <___vfprintf_internal_r+0x750>
    82d8:	d8c02a17 	ldw	r3,168(sp)
    82dc:	18c00044 	addi	r3,r3,1
    82e0:	d8c02a15 	stw	r3,168(sp)
    82e4:	90c0008c 	andi	r3,r18,2
    82e8:	d8c02b15 	stw	r3,172(sp)
    82ec:	18000326 	beq	r3,zero,82fc <___vfprintf_internal_r+0x768>
    82f0:	d8c02a17 	ldw	r3,168(sp)
    82f4:	18c00084 	addi	r3,r3,2
    82f8:	d8c02a15 	stw	r3,168(sp)
    82fc:	90c0210c 	andi	r3,r18,132
    8300:	d8c03015 	stw	r3,192(sp)
    8304:	1801a31e 	bne	r3,zero,8994 <___vfprintf_internal_r+0xe00>
    8308:	d9003117 	ldw	r4,196(sp)
    830c:	d8c02a17 	ldw	r3,168(sp)
    8310:	20e7c83a 	sub	r19,r4,r3
    8314:	04c19f0e 	bge	zero,r19,8994 <___vfprintf_internal_r+0xe00>
    8318:	02400404 	movi	r9,16
    831c:	d8c02017 	ldw	r3,128(sp)
    8320:	d8801f17 	ldw	r2,124(sp)
    8324:	4cc50d0e 	bge	r9,r19,975c <___vfprintf_internal_r+0x1bc8>
    8328:	01420034 	movhi	r5,2048
    832c:	2940a884 	addi	r5,r5,674
    8330:	dc403b15 	stw	r17,236(sp)
    8334:	d9403515 	stw	r5,212(sp)
    8338:	9823883a 	mov	r17,r19
    833c:	482d883a 	mov	r22,r9
    8340:	9027883a 	mov	r19,r18
    8344:	070001c4 	movi	fp,7
    8348:	8025883a 	mov	r18,r16
    834c:	dc002c17 	ldw	r16,176(sp)
    8350:	00000306 	br	8360 <___vfprintf_internal_r+0x7cc>
    8354:	8c7ffc04 	addi	r17,r17,-16
    8358:	42000204 	addi	r8,r8,8
    835c:	b440130e 	bge	r22,r17,83ac <___vfprintf_internal_r+0x818>
    8360:	01020034 	movhi	r4,2048
    8364:	18c00404 	addi	r3,r3,16
    8368:	10800044 	addi	r2,r2,1
    836c:	2100a884 	addi	r4,r4,674
    8370:	41000015 	stw	r4,0(r8)
    8374:	45800115 	stw	r22,4(r8)
    8378:	d8c02015 	stw	r3,128(sp)
    837c:	d8801f15 	stw	r2,124(sp)
    8380:	e0bff40e 	bge	fp,r2,8354 <__alt_data_end+0xf0008354>
    8384:	d9801e04 	addi	r6,sp,120
    8388:	b80b883a 	mov	r5,r23
    838c:	8009883a 	mov	r4,r16
    8390:	000ef200 	call	ef20 <__sprint_r>
    8394:	103f011e 	bne	r2,zero,7f9c <__alt_data_end+0xf0007f9c>
    8398:	8c7ffc04 	addi	r17,r17,-16
    839c:	d8c02017 	ldw	r3,128(sp)
    83a0:	d8801f17 	ldw	r2,124(sp)
    83a4:	da000404 	addi	r8,sp,16
    83a8:	b47fed16 	blt	r22,r17,8360 <__alt_data_end+0xf0008360>
    83ac:	9021883a 	mov	r16,r18
    83b0:	9825883a 	mov	r18,r19
    83b4:	8827883a 	mov	r19,r17
    83b8:	dc403b17 	ldw	r17,236(sp)
    83bc:	d9403517 	ldw	r5,212(sp)
    83c0:	98c7883a 	add	r3,r19,r3
    83c4:	10800044 	addi	r2,r2,1
    83c8:	41400015 	stw	r5,0(r8)
    83cc:	44c00115 	stw	r19,4(r8)
    83d0:	d8c02015 	stw	r3,128(sp)
    83d4:	d8801f15 	stw	r2,124(sp)
    83d8:	010001c4 	movi	r4,7
    83dc:	2082a316 	blt	r4,r2,8e6c <___vfprintf_internal_r+0x12d8>
    83e0:	df002787 	ldb	fp,158(sp)
    83e4:	42000204 	addi	r8,r8,8
    83e8:	e0000c26 	beq	fp,zero,841c <___vfprintf_internal_r+0x888>
    83ec:	d8801f17 	ldw	r2,124(sp)
    83f0:	d9002784 	addi	r4,sp,158
    83f4:	18c00044 	addi	r3,r3,1
    83f8:	10800044 	addi	r2,r2,1
    83fc:	41000015 	stw	r4,0(r8)
    8400:	01000044 	movi	r4,1
    8404:	41000115 	stw	r4,4(r8)
    8408:	d8c02015 	stw	r3,128(sp)
    840c:	d8801f15 	stw	r2,124(sp)
    8410:	010001c4 	movi	r4,7
    8414:	20823c16 	blt	r4,r2,8d08 <___vfprintf_internal_r+0x1174>
    8418:	42000204 	addi	r8,r8,8
    841c:	d8802b17 	ldw	r2,172(sp)
    8420:	10000c26 	beq	r2,zero,8454 <___vfprintf_internal_r+0x8c0>
    8424:	d8801f17 	ldw	r2,124(sp)
    8428:	d9002704 	addi	r4,sp,156
    842c:	18c00084 	addi	r3,r3,2
    8430:	10800044 	addi	r2,r2,1
    8434:	41000015 	stw	r4,0(r8)
    8438:	01000084 	movi	r4,2
    843c:	41000115 	stw	r4,4(r8)
    8440:	d8c02015 	stw	r3,128(sp)
    8444:	d8801f15 	stw	r2,124(sp)
    8448:	010001c4 	movi	r4,7
    844c:	20823616 	blt	r4,r2,8d28 <___vfprintf_internal_r+0x1194>
    8450:	42000204 	addi	r8,r8,8
    8454:	d9003017 	ldw	r4,192(sp)
    8458:	00802004 	movi	r2,128
    845c:	20819926 	beq	r4,r2,8ac4 <___vfprintf_internal_r+0xf30>
    8460:	d9402917 	ldw	r5,164(sp)
    8464:	d8802e17 	ldw	r2,184(sp)
    8468:	28adc83a 	sub	r22,r5,r2
    846c:	0580310e 	bge	zero,r22,8534 <___vfprintf_internal_r+0x9a0>
    8470:	07000404 	movi	fp,16
    8474:	d8801f17 	ldw	r2,124(sp)
    8478:	e584140e 	bge	fp,r22,94cc <___vfprintf_internal_r+0x1938>
    847c:	01420034 	movhi	r5,2048
    8480:	2940a484 	addi	r5,r5,658
    8484:	dc402915 	stw	r17,164(sp)
    8488:	d9402b15 	stw	r5,172(sp)
    848c:	b023883a 	mov	r17,r22
    8490:	04c001c4 	movi	r19,7
    8494:	a82d883a 	mov	r22,r21
    8498:	902b883a 	mov	r21,r18
    849c:	8025883a 	mov	r18,r16
    84a0:	dc002c17 	ldw	r16,176(sp)
    84a4:	00000306 	br	84b4 <___vfprintf_internal_r+0x920>
    84a8:	8c7ffc04 	addi	r17,r17,-16
    84ac:	42000204 	addi	r8,r8,8
    84b0:	e440110e 	bge	fp,r17,84f8 <___vfprintf_internal_r+0x964>
    84b4:	18c00404 	addi	r3,r3,16
    84b8:	10800044 	addi	r2,r2,1
    84bc:	45000015 	stw	r20,0(r8)
    84c0:	47000115 	stw	fp,4(r8)
    84c4:	d8c02015 	stw	r3,128(sp)
    84c8:	d8801f15 	stw	r2,124(sp)
    84cc:	98bff60e 	bge	r19,r2,84a8 <__alt_data_end+0xf00084a8>
    84d0:	d9801e04 	addi	r6,sp,120
    84d4:	b80b883a 	mov	r5,r23
    84d8:	8009883a 	mov	r4,r16
    84dc:	000ef200 	call	ef20 <__sprint_r>
    84e0:	103eae1e 	bne	r2,zero,7f9c <__alt_data_end+0xf0007f9c>
    84e4:	8c7ffc04 	addi	r17,r17,-16
    84e8:	d8c02017 	ldw	r3,128(sp)
    84ec:	d8801f17 	ldw	r2,124(sp)
    84f0:	da000404 	addi	r8,sp,16
    84f4:	e47fef16 	blt	fp,r17,84b4 <__alt_data_end+0xf00084b4>
    84f8:	9021883a 	mov	r16,r18
    84fc:	a825883a 	mov	r18,r21
    8500:	b02b883a 	mov	r21,r22
    8504:	882d883a 	mov	r22,r17
    8508:	dc402917 	ldw	r17,164(sp)
    850c:	d9002b17 	ldw	r4,172(sp)
    8510:	1d87883a 	add	r3,r3,r22
    8514:	10800044 	addi	r2,r2,1
    8518:	41000015 	stw	r4,0(r8)
    851c:	45800115 	stw	r22,4(r8)
    8520:	d8c02015 	stw	r3,128(sp)
    8524:	d8801f15 	stw	r2,124(sp)
    8528:	010001c4 	movi	r4,7
    852c:	2081ee16 	blt	r4,r2,8ce8 <___vfprintf_internal_r+0x1154>
    8530:	42000204 	addi	r8,r8,8
    8534:	9080400c 	andi	r2,r18,256
    8538:	1001181e 	bne	r2,zero,899c <___vfprintf_internal_r+0xe08>
    853c:	d9402e17 	ldw	r5,184(sp)
    8540:	d8801f17 	ldw	r2,124(sp)
    8544:	44000015 	stw	r16,0(r8)
    8548:	1947883a 	add	r3,r3,r5
    854c:	10800044 	addi	r2,r2,1
    8550:	41400115 	stw	r5,4(r8)
    8554:	d8c02015 	stw	r3,128(sp)
    8558:	d8801f15 	stw	r2,124(sp)
    855c:	010001c4 	movi	r4,7
    8560:	2081d316 	blt	r4,r2,8cb0 <___vfprintf_internal_r+0x111c>
    8564:	42000204 	addi	r8,r8,8
    8568:	9480010c 	andi	r18,r18,4
    856c:	90003226 	beq	r18,zero,8638 <___vfprintf_internal_r+0xaa4>
    8570:	d9403117 	ldw	r5,196(sp)
    8574:	d8802a17 	ldw	r2,168(sp)
    8578:	28a1c83a 	sub	r16,r5,r2
    857c:	04002e0e 	bge	zero,r16,8638 <___vfprintf_internal_r+0xaa4>
    8580:	04400404 	movi	r17,16
    8584:	d8801f17 	ldw	r2,124(sp)
    8588:	8c04a20e 	bge	r17,r16,9814 <___vfprintf_internal_r+0x1c80>
    858c:	01420034 	movhi	r5,2048
    8590:	2940a884 	addi	r5,r5,674
    8594:	d9403515 	stw	r5,212(sp)
    8598:	048001c4 	movi	r18,7
    859c:	dcc02c17 	ldw	r19,176(sp)
    85a0:	00000306 	br	85b0 <___vfprintf_internal_r+0xa1c>
    85a4:	843ffc04 	addi	r16,r16,-16
    85a8:	42000204 	addi	r8,r8,8
    85ac:	8c00130e 	bge	r17,r16,85fc <___vfprintf_internal_r+0xa68>
    85b0:	01020034 	movhi	r4,2048
    85b4:	18c00404 	addi	r3,r3,16
    85b8:	10800044 	addi	r2,r2,1
    85bc:	2100a884 	addi	r4,r4,674
    85c0:	41000015 	stw	r4,0(r8)
    85c4:	44400115 	stw	r17,4(r8)
    85c8:	d8c02015 	stw	r3,128(sp)
    85cc:	d8801f15 	stw	r2,124(sp)
    85d0:	90bff40e 	bge	r18,r2,85a4 <__alt_data_end+0xf00085a4>
    85d4:	d9801e04 	addi	r6,sp,120
    85d8:	b80b883a 	mov	r5,r23
    85dc:	9809883a 	mov	r4,r19
    85e0:	000ef200 	call	ef20 <__sprint_r>
    85e4:	103e6d1e 	bne	r2,zero,7f9c <__alt_data_end+0xf0007f9c>
    85e8:	843ffc04 	addi	r16,r16,-16
    85ec:	d8c02017 	ldw	r3,128(sp)
    85f0:	d8801f17 	ldw	r2,124(sp)
    85f4:	da000404 	addi	r8,sp,16
    85f8:	8c3fed16 	blt	r17,r16,85b0 <__alt_data_end+0xf00085b0>
    85fc:	d9403517 	ldw	r5,212(sp)
    8600:	1c07883a 	add	r3,r3,r16
    8604:	10800044 	addi	r2,r2,1
    8608:	41400015 	stw	r5,0(r8)
    860c:	44000115 	stw	r16,4(r8)
    8610:	d8c02015 	stw	r3,128(sp)
    8614:	d8801f15 	stw	r2,124(sp)
    8618:	010001c4 	movi	r4,7
    861c:	2080060e 	bge	r4,r2,8638 <___vfprintf_internal_r+0xaa4>
    8620:	d9002c17 	ldw	r4,176(sp)
    8624:	d9801e04 	addi	r6,sp,120
    8628:	b80b883a 	mov	r5,r23
    862c:	000ef200 	call	ef20 <__sprint_r>
    8630:	103e5a1e 	bne	r2,zero,7f9c <__alt_data_end+0xf0007f9c>
    8634:	d8c02017 	ldw	r3,128(sp)
    8638:	d8803117 	ldw	r2,196(sp)
    863c:	d9002a17 	ldw	r4,168(sp)
    8640:	1100010e 	bge	r2,r4,8648 <___vfprintf_internal_r+0xab4>
    8644:	2005883a 	mov	r2,r4
    8648:	d9402f17 	ldw	r5,188(sp)
    864c:	288b883a 	add	r5,r5,r2
    8650:	d9402f15 	stw	r5,188(sp)
    8654:	18019e1e 	bne	r3,zero,8cd0 <___vfprintf_internal_r+0x113c>
    8658:	a8800007 	ldb	r2,0(r21)
    865c:	d8001f15 	stw	zero,124(sp)
    8660:	da000404 	addi	r8,sp,16
    8664:	103d851e 	bne	r2,zero,7c7c <__alt_data_end+0xf0007c7c>
    8668:	a821883a 	mov	r16,r21
    866c:	003d9b06 	br	7cdc <__alt_data_end+0xf0007cdc>
    8670:	18c03fcc 	andi	r3,r3,255
    8674:	1805c11e 	bne	r3,zero,9d7c <___vfprintf_internal_r+0x21e8>
    8678:	94800414 	ori	r18,r18,16
    867c:	9080080c 	andi	r2,r18,32
    8680:	10020c26 	beq	r2,zero,8eb4 <___vfprintf_internal_r+0x1320>
    8684:	d8802d17 	ldw	r2,180(sp)
    8688:	d9002917 	ldw	r4,164(sp)
    868c:	d8002785 	stb	zero,158(sp)
    8690:	10c00204 	addi	r3,r2,8
    8694:	14c00017 	ldw	r19,0(r2)
    8698:	15800117 	ldw	r22,4(r2)
    869c:	20040f16 	blt	r4,zero,96dc <___vfprintf_internal_r+0x1b48>
    86a0:	013fdfc4 	movi	r4,-129
    86a4:	9d84b03a 	or	r2,r19,r22
    86a8:	d8c02d15 	stw	r3,180(sp)
    86ac:	9124703a 	and	r18,r18,r4
    86b0:	0039883a 	mov	fp,zero
    86b4:	103e891e 	bne	r2,zero,80dc <__alt_data_end+0xf00080dc>
    86b8:	d9002917 	ldw	r4,164(sp)
    86bc:	2002c11e 	bne	r4,zero,91c4 <___vfprintf_internal_r+0x1630>
    86c0:	d8002915 	stw	zero,164(sp)
    86c4:	d8002e15 	stw	zero,184(sp)
    86c8:	dc001e04 	addi	r16,sp,120
    86cc:	003ef806 	br	82b0 <__alt_data_end+0xf00082b0>
    86d0:	18c03fcc 	andi	r3,r3,255
    86d4:	18059d1e 	bne	r3,zero,9d4c <___vfprintf_internal_r+0x21b8>
    86d8:	01420034 	movhi	r5,2048
    86dc:	29409804 	addi	r5,r5,608
    86e0:	d9403915 	stw	r5,228(sp)
    86e4:	9080080c 	andi	r2,r18,32
    86e8:	10005226 	beq	r2,zero,8834 <___vfprintf_internal_r+0xca0>
    86ec:	d8802d17 	ldw	r2,180(sp)
    86f0:	14c00017 	ldw	r19,0(r2)
    86f4:	15800117 	ldw	r22,4(r2)
    86f8:	10800204 	addi	r2,r2,8
    86fc:	d8802d15 	stw	r2,180(sp)
    8700:	9080004c 	andi	r2,r18,1
    8704:	10019026 	beq	r2,zero,8d48 <___vfprintf_internal_r+0x11b4>
    8708:	9d84b03a 	or	r2,r19,r22
    870c:	10036926 	beq	r2,zero,94b4 <___vfprintf_internal_r+0x1920>
    8710:	d8c02917 	ldw	r3,164(sp)
    8714:	00800c04 	movi	r2,48
    8718:	d8802705 	stb	r2,156(sp)
    871c:	dc402745 	stb	r17,157(sp)
    8720:	d8002785 	stb	zero,158(sp)
    8724:	90800094 	ori	r2,r18,2
    8728:	18045d16 	blt	r3,zero,98a0 <___vfprintf_internal_r+0x1d0c>
    872c:	00bfdfc4 	movi	r2,-129
    8730:	90a4703a 	and	r18,r18,r2
    8734:	94800094 	ori	r18,r18,2
    8738:	0039883a 	mov	fp,zero
    873c:	d9003917 	ldw	r4,228(sp)
    8740:	dc001e04 	addi	r16,sp,120
    8744:	988003cc 	andi	r2,r19,15
    8748:	b006973a 	slli	r3,r22,28
    874c:	2085883a 	add	r2,r4,r2
    8750:	9826d13a 	srli	r19,r19,4
    8754:	10800003 	ldbu	r2,0(r2)
    8758:	b02cd13a 	srli	r22,r22,4
    875c:	843fffc4 	addi	r16,r16,-1
    8760:	1ce6b03a 	or	r19,r3,r19
    8764:	80800005 	stb	r2,0(r16)
    8768:	9d84b03a 	or	r2,r19,r22
    876c:	103ff51e 	bne	r2,zero,8744 <__alt_data_end+0xf0008744>
    8770:	d8c02817 	ldw	r3,160(sp)
    8774:	1c07c83a 	sub	r3,r3,r16
    8778:	d8c02e15 	stw	r3,184(sp)
    877c:	003ecc06 	br	82b0 <__alt_data_end+0xf00082b0>
    8780:	18c03fcc 	andi	r3,r3,255
    8784:	183e9f26 	beq	r3,zero,8204 <__alt_data_end+0xf0008204>
    8788:	d9c02785 	stb	r7,158(sp)
    878c:	003e9d06 	br	8204 <__alt_data_end+0xf0008204>
    8790:	00c00044 	movi	r3,1
    8794:	01c00ac4 	movi	r7,43
    8798:	ac400007 	ldb	r17,0(r21)
    879c:	003d5e06 	br	7d18 <__alt_data_end+0xf0007d18>
    87a0:	94800814 	ori	r18,r18,32
    87a4:	ac400007 	ldb	r17,0(r21)
    87a8:	003d5b06 	br	7d18 <__alt_data_end+0xf0007d18>
    87ac:	d8c02d17 	ldw	r3,180(sp)
    87b0:	d8002785 	stb	zero,158(sp)
    87b4:	1c000017 	ldw	r16,0(r3)
    87b8:	1cc00104 	addi	r19,r3,4
    87bc:	80041926 	beq	r16,zero,9824 <___vfprintf_internal_r+0x1c90>
    87c0:	d9002917 	ldw	r4,164(sp)
    87c4:	2003d016 	blt	r4,zero,9708 <___vfprintf_internal_r+0x1b74>
    87c8:	200d883a 	mov	r6,r4
    87cc:	000b883a 	mov	r5,zero
    87d0:	8009883a 	mov	r4,r16
    87d4:	da003d15 	stw	r8,244(sp)
    87d8:	000d3a40 	call	d3a4 <memchr>
    87dc:	da003d17 	ldw	r8,244(sp)
    87e0:	10045426 	beq	r2,zero,9934 <___vfprintf_internal_r+0x1da0>
    87e4:	1405c83a 	sub	r2,r2,r16
    87e8:	d8802e15 	stw	r2,184(sp)
    87ec:	1003cc16 	blt	r2,zero,9720 <___vfprintf_internal_r+0x1b8c>
    87f0:	df002783 	ldbu	fp,158(sp)
    87f4:	d8802a15 	stw	r2,168(sp)
    87f8:	dcc02d15 	stw	r19,180(sp)
    87fc:	d8002915 	stw	zero,164(sp)
    8800:	d8003215 	stw	zero,200(sp)
    8804:	003eb006 	br	82c8 <__alt_data_end+0xf00082c8>
    8808:	18c03fcc 	andi	r3,r3,255
    880c:	183f9b26 	beq	r3,zero,867c <__alt_data_end+0xf000867c>
    8810:	d9c02785 	stb	r7,158(sp)
    8814:	003f9906 	br	867c <__alt_data_end+0xf000867c>
    8818:	18c03fcc 	andi	r3,r3,255
    881c:	1805551e 	bne	r3,zero,9d74 <___vfprintf_internal_r+0x21e0>
    8820:	01420034 	movhi	r5,2048
    8824:	29409d04 	addi	r5,r5,628
    8828:	d9403915 	stw	r5,228(sp)
    882c:	9080080c 	andi	r2,r18,32
    8830:	103fae1e 	bne	r2,zero,86ec <__alt_data_end+0xf00086ec>
    8834:	9080040c 	andi	r2,r18,16
    8838:	1002de26 	beq	r2,zero,93b4 <___vfprintf_internal_r+0x1820>
    883c:	d8c02d17 	ldw	r3,180(sp)
    8840:	002d883a 	mov	r22,zero
    8844:	1cc00017 	ldw	r19,0(r3)
    8848:	18c00104 	addi	r3,r3,4
    884c:	d8c02d15 	stw	r3,180(sp)
    8850:	003fab06 	br	8700 <__alt_data_end+0xf0008700>
    8854:	38803fcc 	andi	r2,r7,255
    8858:	1080201c 	xori	r2,r2,128
    885c:	10bfe004 	addi	r2,r2,-128
    8860:	1002d21e 	bne	r2,zero,93ac <___vfprintf_internal_r+0x1818>
    8864:	00c00044 	movi	r3,1
    8868:	01c00804 	movi	r7,32
    886c:	ac400007 	ldb	r17,0(r21)
    8870:	003d2906 	br	7d18 <__alt_data_end+0xf0007d18>
    8874:	94800054 	ori	r18,r18,1
    8878:	ac400007 	ldb	r17,0(r21)
    887c:	003d2606 	br	7d18 <__alt_data_end+0xf0007d18>
    8880:	18c03fcc 	andi	r3,r3,255
    8884:	183e0526 	beq	r3,zero,809c <__alt_data_end+0xf000809c>
    8888:	d9c02785 	stb	r7,158(sp)
    888c:	003e0306 	br	809c <__alt_data_end+0xf000809c>
    8890:	94801014 	ori	r18,r18,64
    8894:	ac400007 	ldb	r17,0(r21)
    8898:	003d1f06 	br	7d18 <__alt_data_end+0xf0007d18>
    889c:	ac400007 	ldb	r17,0(r21)
    88a0:	8a438726 	beq	r17,r9,96c0 <___vfprintf_internal_r+0x1b2c>
    88a4:	94800414 	ori	r18,r18,16
    88a8:	003d1b06 	br	7d18 <__alt_data_end+0xf0007d18>
    88ac:	18c03fcc 	andi	r3,r3,255
    88b0:	1805341e 	bne	r3,zero,9d84 <___vfprintf_internal_r+0x21f0>
    88b4:	9080080c 	andi	r2,r18,32
    88b8:	1002cd26 	beq	r2,zero,93f0 <___vfprintf_internal_r+0x185c>
    88bc:	d9402d17 	ldw	r5,180(sp)
    88c0:	d9002f17 	ldw	r4,188(sp)
    88c4:	28800017 	ldw	r2,0(r5)
    88c8:	2007d7fa 	srai	r3,r4,31
    88cc:	29400104 	addi	r5,r5,4
    88d0:	d9402d15 	stw	r5,180(sp)
    88d4:	11000015 	stw	r4,0(r2)
    88d8:	10c00115 	stw	r3,4(r2)
    88dc:	003ce506 	br	7c74 <__alt_data_end+0xf0007c74>
    88e0:	d8c02d17 	ldw	r3,180(sp)
    88e4:	d9002d17 	ldw	r4,180(sp)
    88e8:	d8002785 	stb	zero,158(sp)
    88ec:	18800017 	ldw	r2,0(r3)
    88f0:	21000104 	addi	r4,r4,4
    88f4:	00c00044 	movi	r3,1
    88f8:	d8c02a15 	stw	r3,168(sp)
    88fc:	d8801405 	stb	r2,80(sp)
    8900:	d9002d15 	stw	r4,180(sp)
    8904:	d8c02e15 	stw	r3,184(sp)
    8908:	d8002915 	stw	zero,164(sp)
    890c:	d8003215 	stw	zero,200(sp)
    8910:	dc001404 	addi	r16,sp,80
    8914:	0039883a 	mov	fp,zero
    8918:	003e7206 	br	82e4 <__alt_data_end+0xf00082e4>
    891c:	01020034 	movhi	r4,2048
    8920:	21009d04 	addi	r4,r4,628
    8924:	0039883a 	mov	fp,zero
    8928:	d9003915 	stw	r4,228(sp)
    892c:	04401e04 	movi	r17,120
    8930:	003f8206 	br	873c <__alt_data_end+0xf000873c>
    8934:	18c03fcc 	andi	r3,r3,255
    8938:	1805061e 	bne	r3,zero,9d54 <___vfprintf_internal_r+0x21c0>
    893c:	883d9126 	beq	r17,zero,7f84 <__alt_data_end+0xf0007f84>
    8940:	00c00044 	movi	r3,1
    8944:	d8c02a15 	stw	r3,168(sp)
    8948:	dc401405 	stb	r17,80(sp)
    894c:	d8002785 	stb	zero,158(sp)
    8950:	003fec06 	br	8904 <__alt_data_end+0xf0008904>
    8954:	01420034 	movhi	r5,2048
    8958:	29409d04 	addi	r5,r5,628
    895c:	d9403915 	stw	r5,228(sp)
    8960:	d8c02d15 	stw	r3,180(sp)
    8964:	1025883a 	mov	r18,r2
    8968:	04401e04 	movi	r17,120
    896c:	9d84b03a 	or	r2,r19,r22
    8970:	1000fc1e 	bne	r2,zero,8d64 <___vfprintf_internal_r+0x11d0>
    8974:	0039883a 	mov	fp,zero
    8978:	00800084 	movi	r2,2
    897c:	10803fcc 	andi	r2,r2,255
    8980:	00c00044 	movi	r3,1
    8984:	10c20f26 	beq	r2,r3,91c4 <___vfprintf_internal_r+0x1630>
    8988:	00c00084 	movi	r3,2
    898c:	10fd6326 	beq	r2,r3,7f1c <__alt_data_end+0xf0007f1c>
    8990:	003e2d06 	br	8248 <__alt_data_end+0xf0008248>
    8994:	d8c02017 	ldw	r3,128(sp)
    8998:	003e9306 	br	83e8 <__alt_data_end+0xf00083e8>
    899c:	00801944 	movi	r2,101
    89a0:	14407e0e 	bge	r2,r17,8b9c <___vfprintf_internal_r+0x1008>
    89a4:	d9003617 	ldw	r4,216(sp)
    89a8:	d9403817 	ldw	r5,224(sp)
    89ac:	000d883a 	mov	r6,zero
    89b0:	000f883a 	mov	r7,zero
    89b4:	d8c03c15 	stw	r3,240(sp)
    89b8:	da003d15 	stw	r8,244(sp)
    89bc:	00120fc0 	call	120fc <__eqdf2>
    89c0:	d8c03c17 	ldw	r3,240(sp)
    89c4:	da003d17 	ldw	r8,244(sp)
    89c8:	1000f71e 	bne	r2,zero,8da8 <___vfprintf_internal_r+0x1214>
    89cc:	d8801f17 	ldw	r2,124(sp)
    89d0:	01020034 	movhi	r4,2048
    89d4:	2100a404 	addi	r4,r4,656
    89d8:	18c00044 	addi	r3,r3,1
    89dc:	10800044 	addi	r2,r2,1
    89e0:	41000015 	stw	r4,0(r8)
    89e4:	01000044 	movi	r4,1
    89e8:	41000115 	stw	r4,4(r8)
    89ec:	d8c02015 	stw	r3,128(sp)
    89f0:	d8801f15 	stw	r2,124(sp)
    89f4:	010001c4 	movi	r4,7
    89f8:	2082b816 	blt	r4,r2,94dc <___vfprintf_internal_r+0x1948>
    89fc:	42000204 	addi	r8,r8,8
    8a00:	d8802617 	ldw	r2,152(sp)
    8a04:	d9403317 	ldw	r5,204(sp)
    8a08:	11400216 	blt	r2,r5,8a14 <___vfprintf_internal_r+0xe80>
    8a0c:	9080004c 	andi	r2,r18,1
    8a10:	103ed526 	beq	r2,zero,8568 <__alt_data_end+0xf0008568>
    8a14:	d8803717 	ldw	r2,220(sp)
    8a18:	d9003417 	ldw	r4,208(sp)
    8a1c:	d9403717 	ldw	r5,220(sp)
    8a20:	1887883a 	add	r3,r3,r2
    8a24:	d8801f17 	ldw	r2,124(sp)
    8a28:	41000015 	stw	r4,0(r8)
    8a2c:	41400115 	stw	r5,4(r8)
    8a30:	10800044 	addi	r2,r2,1
    8a34:	d8c02015 	stw	r3,128(sp)
    8a38:	d8801f15 	stw	r2,124(sp)
    8a3c:	010001c4 	movi	r4,7
    8a40:	20832916 	blt	r4,r2,96e8 <___vfprintf_internal_r+0x1b54>
    8a44:	42000204 	addi	r8,r8,8
    8a48:	d8803317 	ldw	r2,204(sp)
    8a4c:	143fffc4 	addi	r16,r2,-1
    8a50:	043ec50e 	bge	zero,r16,8568 <__alt_data_end+0xf0008568>
    8a54:	04400404 	movi	r17,16
    8a58:	d8801f17 	ldw	r2,124(sp)
    8a5c:	8c00880e 	bge	r17,r16,8c80 <___vfprintf_internal_r+0x10ec>
    8a60:	01420034 	movhi	r5,2048
    8a64:	2940a484 	addi	r5,r5,658
    8a68:	d9402b15 	stw	r5,172(sp)
    8a6c:	058001c4 	movi	r22,7
    8a70:	dcc02c17 	ldw	r19,176(sp)
    8a74:	00000306 	br	8a84 <___vfprintf_internal_r+0xef0>
    8a78:	42000204 	addi	r8,r8,8
    8a7c:	843ffc04 	addi	r16,r16,-16
    8a80:	8c00820e 	bge	r17,r16,8c8c <___vfprintf_internal_r+0x10f8>
    8a84:	18c00404 	addi	r3,r3,16
    8a88:	10800044 	addi	r2,r2,1
    8a8c:	45000015 	stw	r20,0(r8)
    8a90:	44400115 	stw	r17,4(r8)
    8a94:	d8c02015 	stw	r3,128(sp)
    8a98:	d8801f15 	stw	r2,124(sp)
    8a9c:	b0bff60e 	bge	r22,r2,8a78 <__alt_data_end+0xf0008a78>
    8aa0:	d9801e04 	addi	r6,sp,120
    8aa4:	b80b883a 	mov	r5,r23
    8aa8:	9809883a 	mov	r4,r19
    8aac:	000ef200 	call	ef20 <__sprint_r>
    8ab0:	103d3a1e 	bne	r2,zero,7f9c <__alt_data_end+0xf0007f9c>
    8ab4:	d8c02017 	ldw	r3,128(sp)
    8ab8:	d8801f17 	ldw	r2,124(sp)
    8abc:	da000404 	addi	r8,sp,16
    8ac0:	003fee06 	br	8a7c <__alt_data_end+0xf0008a7c>
    8ac4:	d9403117 	ldw	r5,196(sp)
    8ac8:	d8802a17 	ldw	r2,168(sp)
    8acc:	28adc83a 	sub	r22,r5,r2
    8ad0:	05be630e 	bge	zero,r22,8460 <__alt_data_end+0xf0008460>
    8ad4:	07000404 	movi	fp,16
    8ad8:	d8801f17 	ldw	r2,124(sp)
    8adc:	e5838f0e 	bge	fp,r22,991c <___vfprintf_internal_r+0x1d88>
    8ae0:	01420034 	movhi	r5,2048
    8ae4:	2940a484 	addi	r5,r5,658
    8ae8:	dc403015 	stw	r17,192(sp)
    8aec:	d9402b15 	stw	r5,172(sp)
    8af0:	b023883a 	mov	r17,r22
    8af4:	04c001c4 	movi	r19,7
    8af8:	a82d883a 	mov	r22,r21
    8afc:	902b883a 	mov	r21,r18
    8b00:	8025883a 	mov	r18,r16
    8b04:	dc002c17 	ldw	r16,176(sp)
    8b08:	00000306 	br	8b18 <___vfprintf_internal_r+0xf84>
    8b0c:	8c7ffc04 	addi	r17,r17,-16
    8b10:	42000204 	addi	r8,r8,8
    8b14:	e440110e 	bge	fp,r17,8b5c <___vfprintf_internal_r+0xfc8>
    8b18:	18c00404 	addi	r3,r3,16
    8b1c:	10800044 	addi	r2,r2,1
    8b20:	45000015 	stw	r20,0(r8)
    8b24:	47000115 	stw	fp,4(r8)
    8b28:	d8c02015 	stw	r3,128(sp)
    8b2c:	d8801f15 	stw	r2,124(sp)
    8b30:	98bff60e 	bge	r19,r2,8b0c <__alt_data_end+0xf0008b0c>
    8b34:	d9801e04 	addi	r6,sp,120
    8b38:	b80b883a 	mov	r5,r23
    8b3c:	8009883a 	mov	r4,r16
    8b40:	000ef200 	call	ef20 <__sprint_r>
    8b44:	103d151e 	bne	r2,zero,7f9c <__alt_data_end+0xf0007f9c>
    8b48:	8c7ffc04 	addi	r17,r17,-16
    8b4c:	d8c02017 	ldw	r3,128(sp)
    8b50:	d8801f17 	ldw	r2,124(sp)
    8b54:	da000404 	addi	r8,sp,16
    8b58:	e47fef16 	blt	fp,r17,8b18 <__alt_data_end+0xf0008b18>
    8b5c:	9021883a 	mov	r16,r18
    8b60:	a825883a 	mov	r18,r21
    8b64:	b02b883a 	mov	r21,r22
    8b68:	882d883a 	mov	r22,r17
    8b6c:	dc403017 	ldw	r17,192(sp)
    8b70:	d9002b17 	ldw	r4,172(sp)
    8b74:	1d87883a 	add	r3,r3,r22
    8b78:	10800044 	addi	r2,r2,1
    8b7c:	41000015 	stw	r4,0(r8)
    8b80:	45800115 	stw	r22,4(r8)
    8b84:	d8c02015 	stw	r3,128(sp)
    8b88:	d8801f15 	stw	r2,124(sp)
    8b8c:	010001c4 	movi	r4,7
    8b90:	20818e16 	blt	r4,r2,91cc <___vfprintf_internal_r+0x1638>
    8b94:	42000204 	addi	r8,r8,8
    8b98:	003e3106 	br	8460 <__alt_data_end+0xf0008460>
    8b9c:	d9403317 	ldw	r5,204(sp)
    8ba0:	00800044 	movi	r2,1
    8ba4:	18c00044 	addi	r3,r3,1
    8ba8:	1141530e 	bge	r2,r5,90f8 <___vfprintf_internal_r+0x1564>
    8bac:	dc401f17 	ldw	r17,124(sp)
    8bb0:	00800044 	movi	r2,1
    8bb4:	40800115 	stw	r2,4(r8)
    8bb8:	8c400044 	addi	r17,r17,1
    8bbc:	44000015 	stw	r16,0(r8)
    8bc0:	d8c02015 	stw	r3,128(sp)
    8bc4:	dc401f15 	stw	r17,124(sp)
    8bc8:	008001c4 	movi	r2,7
    8bcc:	14416b16 	blt	r2,r17,917c <___vfprintf_internal_r+0x15e8>
    8bd0:	42000204 	addi	r8,r8,8
    8bd4:	d8803717 	ldw	r2,220(sp)
    8bd8:	d9003417 	ldw	r4,208(sp)
    8bdc:	8c400044 	addi	r17,r17,1
    8be0:	10c7883a 	add	r3,r2,r3
    8be4:	40800115 	stw	r2,4(r8)
    8be8:	41000015 	stw	r4,0(r8)
    8bec:	d8c02015 	stw	r3,128(sp)
    8bf0:	dc401f15 	stw	r17,124(sp)
    8bf4:	008001c4 	movi	r2,7
    8bf8:	14416916 	blt	r2,r17,91a0 <___vfprintf_internal_r+0x160c>
    8bfc:	45800204 	addi	r22,r8,8
    8c00:	d9003617 	ldw	r4,216(sp)
    8c04:	d9403817 	ldw	r5,224(sp)
    8c08:	000d883a 	mov	r6,zero
    8c0c:	000f883a 	mov	r7,zero
    8c10:	d8c03c15 	stw	r3,240(sp)
    8c14:	00120fc0 	call	120fc <__eqdf2>
    8c18:	d8c03c17 	ldw	r3,240(sp)
    8c1c:	1000bc26 	beq	r2,zero,8f10 <___vfprintf_internal_r+0x137c>
    8c20:	d9403317 	ldw	r5,204(sp)
    8c24:	84000044 	addi	r16,r16,1
    8c28:	8c400044 	addi	r17,r17,1
    8c2c:	28bfffc4 	addi	r2,r5,-1
    8c30:	1887883a 	add	r3,r3,r2
    8c34:	b0800115 	stw	r2,4(r22)
    8c38:	b4000015 	stw	r16,0(r22)
    8c3c:	d8c02015 	stw	r3,128(sp)
    8c40:	dc401f15 	stw	r17,124(sp)
    8c44:	008001c4 	movi	r2,7
    8c48:	14414316 	blt	r2,r17,9158 <___vfprintf_internal_r+0x15c4>
    8c4c:	b5800204 	addi	r22,r22,8
    8c50:	d9003a17 	ldw	r4,232(sp)
    8c54:	df0022c4 	addi	fp,sp,139
    8c58:	8c400044 	addi	r17,r17,1
    8c5c:	20c7883a 	add	r3,r4,r3
    8c60:	b7000015 	stw	fp,0(r22)
    8c64:	b1000115 	stw	r4,4(r22)
    8c68:	d8c02015 	stw	r3,128(sp)
    8c6c:	dc401f15 	stw	r17,124(sp)
    8c70:	008001c4 	movi	r2,7
    8c74:	14400e16 	blt	r2,r17,8cb0 <___vfprintf_internal_r+0x111c>
    8c78:	b2000204 	addi	r8,r22,8
    8c7c:	003e3a06 	br	8568 <__alt_data_end+0xf0008568>
    8c80:	01020034 	movhi	r4,2048
    8c84:	2100a484 	addi	r4,r4,658
    8c88:	d9002b15 	stw	r4,172(sp)
    8c8c:	d9002b17 	ldw	r4,172(sp)
    8c90:	1c07883a 	add	r3,r3,r16
    8c94:	44000115 	stw	r16,4(r8)
    8c98:	41000015 	stw	r4,0(r8)
    8c9c:	10800044 	addi	r2,r2,1
    8ca0:	d8c02015 	stw	r3,128(sp)
    8ca4:	d8801f15 	stw	r2,124(sp)
    8ca8:	010001c4 	movi	r4,7
    8cac:	20be2d0e 	bge	r4,r2,8564 <__alt_data_end+0xf0008564>
    8cb0:	d9002c17 	ldw	r4,176(sp)
    8cb4:	d9801e04 	addi	r6,sp,120
    8cb8:	b80b883a 	mov	r5,r23
    8cbc:	000ef200 	call	ef20 <__sprint_r>
    8cc0:	103cb61e 	bne	r2,zero,7f9c <__alt_data_end+0xf0007f9c>
    8cc4:	d8c02017 	ldw	r3,128(sp)
    8cc8:	da000404 	addi	r8,sp,16
    8ccc:	003e2606 	br	8568 <__alt_data_end+0xf0008568>
    8cd0:	d9002c17 	ldw	r4,176(sp)
    8cd4:	d9801e04 	addi	r6,sp,120
    8cd8:	b80b883a 	mov	r5,r23
    8cdc:	000ef200 	call	ef20 <__sprint_r>
    8ce0:	103e5d26 	beq	r2,zero,8658 <__alt_data_end+0xf0008658>
    8ce4:	003cad06 	br	7f9c <__alt_data_end+0xf0007f9c>
    8ce8:	d9002c17 	ldw	r4,176(sp)
    8cec:	d9801e04 	addi	r6,sp,120
    8cf0:	b80b883a 	mov	r5,r23
    8cf4:	000ef200 	call	ef20 <__sprint_r>
    8cf8:	103ca81e 	bne	r2,zero,7f9c <__alt_data_end+0xf0007f9c>
    8cfc:	d8c02017 	ldw	r3,128(sp)
    8d00:	da000404 	addi	r8,sp,16
    8d04:	003e0b06 	br	8534 <__alt_data_end+0xf0008534>
    8d08:	d9002c17 	ldw	r4,176(sp)
    8d0c:	d9801e04 	addi	r6,sp,120
    8d10:	b80b883a 	mov	r5,r23
    8d14:	000ef200 	call	ef20 <__sprint_r>
    8d18:	103ca01e 	bne	r2,zero,7f9c <__alt_data_end+0xf0007f9c>
    8d1c:	d8c02017 	ldw	r3,128(sp)
    8d20:	da000404 	addi	r8,sp,16
    8d24:	003dbd06 	br	841c <__alt_data_end+0xf000841c>
    8d28:	d9002c17 	ldw	r4,176(sp)
    8d2c:	d9801e04 	addi	r6,sp,120
    8d30:	b80b883a 	mov	r5,r23
    8d34:	000ef200 	call	ef20 <__sprint_r>
    8d38:	103c981e 	bne	r2,zero,7f9c <__alt_data_end+0xf0007f9c>
    8d3c:	d8c02017 	ldw	r3,128(sp)
    8d40:	da000404 	addi	r8,sp,16
    8d44:	003dc306 	br	8454 <__alt_data_end+0xf0008454>
    8d48:	d8802917 	ldw	r2,164(sp)
    8d4c:	d8002785 	stb	zero,158(sp)
    8d50:	103f0616 	blt	r2,zero,896c <__alt_data_end+0xf000896c>
    8d54:	00ffdfc4 	movi	r3,-129
    8d58:	9d84b03a 	or	r2,r19,r22
    8d5c:	90e4703a 	and	r18,r18,r3
    8d60:	103c6b26 	beq	r2,zero,7f10 <__alt_data_end+0xf0007f10>
    8d64:	0039883a 	mov	fp,zero
    8d68:	003e7406 	br	873c <__alt_data_end+0xf000873c>
    8d6c:	9080040c 	andi	r2,r18,16
    8d70:	1001b326 	beq	r2,zero,9440 <___vfprintf_internal_r+0x18ac>
    8d74:	d9002d17 	ldw	r4,180(sp)
    8d78:	d9402917 	ldw	r5,164(sp)
    8d7c:	d8002785 	stb	zero,158(sp)
    8d80:	20800104 	addi	r2,r4,4
    8d84:	24c00017 	ldw	r19,0(r4)
    8d88:	002d883a 	mov	r22,zero
    8d8c:	2801b516 	blt	r5,zero,9464 <___vfprintf_internal_r+0x18d0>
    8d90:	00ffdfc4 	movi	r3,-129
    8d94:	d8802d15 	stw	r2,180(sp)
    8d98:	90e4703a 	and	r18,r18,r3
    8d9c:	983d2726 	beq	r19,zero,823c <__alt_data_end+0xf000823c>
    8da0:	0039883a 	mov	fp,zero
    8da4:	003d2a06 	br	8250 <__alt_data_end+0xf0008250>
    8da8:	dc402617 	ldw	r17,152(sp)
    8dac:	0441d30e 	bge	zero,r17,94fc <___vfprintf_internal_r+0x1968>
    8db0:	dc403217 	ldw	r17,200(sp)
    8db4:	d8803317 	ldw	r2,204(sp)
    8db8:	1440010e 	bge	r2,r17,8dc0 <___vfprintf_internal_r+0x122c>
    8dbc:	1023883a 	mov	r17,r2
    8dc0:	04400a0e 	bge	zero,r17,8dec <___vfprintf_internal_r+0x1258>
    8dc4:	d8801f17 	ldw	r2,124(sp)
    8dc8:	1c47883a 	add	r3,r3,r17
    8dcc:	44000015 	stw	r16,0(r8)
    8dd0:	10800044 	addi	r2,r2,1
    8dd4:	44400115 	stw	r17,4(r8)
    8dd8:	d8c02015 	stw	r3,128(sp)
    8ddc:	d8801f15 	stw	r2,124(sp)
    8de0:	010001c4 	movi	r4,7
    8de4:	20826516 	blt	r4,r2,977c <___vfprintf_internal_r+0x1be8>
    8de8:	42000204 	addi	r8,r8,8
    8dec:	88026116 	blt	r17,zero,9774 <___vfprintf_internal_r+0x1be0>
    8df0:	d9003217 	ldw	r4,200(sp)
    8df4:	2463c83a 	sub	r17,r4,r17
    8df8:	04407b0e 	bge	zero,r17,8fe8 <___vfprintf_internal_r+0x1454>
    8dfc:	05800404 	movi	r22,16
    8e00:	d8801f17 	ldw	r2,124(sp)
    8e04:	b4419d0e 	bge	r22,r17,947c <___vfprintf_internal_r+0x18e8>
    8e08:	01020034 	movhi	r4,2048
    8e0c:	2100a484 	addi	r4,r4,658
    8e10:	d9002b15 	stw	r4,172(sp)
    8e14:	070001c4 	movi	fp,7
    8e18:	dcc02c17 	ldw	r19,176(sp)
    8e1c:	00000306 	br	8e2c <___vfprintf_internal_r+0x1298>
    8e20:	42000204 	addi	r8,r8,8
    8e24:	8c7ffc04 	addi	r17,r17,-16
    8e28:	b441970e 	bge	r22,r17,9488 <___vfprintf_internal_r+0x18f4>
    8e2c:	18c00404 	addi	r3,r3,16
    8e30:	10800044 	addi	r2,r2,1
    8e34:	45000015 	stw	r20,0(r8)
    8e38:	45800115 	stw	r22,4(r8)
    8e3c:	d8c02015 	stw	r3,128(sp)
    8e40:	d8801f15 	stw	r2,124(sp)
    8e44:	e0bff60e 	bge	fp,r2,8e20 <__alt_data_end+0xf0008e20>
    8e48:	d9801e04 	addi	r6,sp,120
    8e4c:	b80b883a 	mov	r5,r23
    8e50:	9809883a 	mov	r4,r19
    8e54:	000ef200 	call	ef20 <__sprint_r>
    8e58:	103c501e 	bne	r2,zero,7f9c <__alt_data_end+0xf0007f9c>
    8e5c:	d8c02017 	ldw	r3,128(sp)
    8e60:	d8801f17 	ldw	r2,124(sp)
    8e64:	da000404 	addi	r8,sp,16
    8e68:	003fee06 	br	8e24 <__alt_data_end+0xf0008e24>
    8e6c:	d9002c17 	ldw	r4,176(sp)
    8e70:	d9801e04 	addi	r6,sp,120
    8e74:	b80b883a 	mov	r5,r23
    8e78:	000ef200 	call	ef20 <__sprint_r>
    8e7c:	103c471e 	bne	r2,zero,7f9c <__alt_data_end+0xf0007f9c>
    8e80:	d8c02017 	ldw	r3,128(sp)
    8e84:	df002787 	ldb	fp,158(sp)
    8e88:	da000404 	addi	r8,sp,16
    8e8c:	003d5606 	br	83e8 <__alt_data_end+0xf00083e8>
    8e90:	9080040c 	andi	r2,r18,16
    8e94:	10016126 	beq	r2,zero,941c <___vfprintf_internal_r+0x1888>
    8e98:	d8802d17 	ldw	r2,180(sp)
    8e9c:	14c00017 	ldw	r19,0(r2)
    8ea0:	10800104 	addi	r2,r2,4
    8ea4:	d8802d15 	stw	r2,180(sp)
    8ea8:	982dd7fa 	srai	r22,r19,31
    8eac:	b005883a 	mov	r2,r22
    8eb0:	003c8206 	br	80bc <__alt_data_end+0xf00080bc>
    8eb4:	9080040c 	andi	r2,r18,16
    8eb8:	10003526 	beq	r2,zero,8f90 <___vfprintf_internal_r+0x13fc>
    8ebc:	d9402d17 	ldw	r5,180(sp)
    8ec0:	d8c02917 	ldw	r3,164(sp)
    8ec4:	d8002785 	stb	zero,158(sp)
    8ec8:	28800104 	addi	r2,r5,4
    8ecc:	2cc00017 	ldw	r19,0(r5)
    8ed0:	002d883a 	mov	r22,zero
    8ed4:	18003716 	blt	r3,zero,8fb4 <___vfprintf_internal_r+0x1420>
    8ed8:	00ffdfc4 	movi	r3,-129
    8edc:	d8802d15 	stw	r2,180(sp)
    8ee0:	90e4703a 	and	r18,r18,r3
    8ee4:	0039883a 	mov	fp,zero
    8ee8:	983df326 	beq	r19,zero,86b8 <__alt_data_end+0xf00086b8>
    8eec:	00800244 	movi	r2,9
    8ef0:	14fc7b36 	bltu	r2,r19,80e0 <__alt_data_end+0xf00080e0>
    8ef4:	d8c02817 	ldw	r3,160(sp)
    8ef8:	dc001dc4 	addi	r16,sp,119
    8efc:	9cc00c04 	addi	r19,r19,48
    8f00:	1c07c83a 	sub	r3,r3,r16
    8f04:	dcc01dc5 	stb	r19,119(sp)
    8f08:	d8c02e15 	stw	r3,184(sp)
    8f0c:	003ce806 	br	82b0 <__alt_data_end+0xf00082b0>
    8f10:	d8803317 	ldw	r2,204(sp)
    8f14:	143fffc4 	addi	r16,r2,-1
    8f18:	043f4d0e 	bge	zero,r16,8c50 <__alt_data_end+0xf0008c50>
    8f1c:	07000404 	movi	fp,16
    8f20:	e400810e 	bge	fp,r16,9128 <___vfprintf_internal_r+0x1594>
    8f24:	01420034 	movhi	r5,2048
    8f28:	2940a484 	addi	r5,r5,658
    8f2c:	d9402b15 	stw	r5,172(sp)
    8f30:	01c001c4 	movi	r7,7
    8f34:	dcc02c17 	ldw	r19,176(sp)
    8f38:	00000306 	br	8f48 <___vfprintf_internal_r+0x13b4>
    8f3c:	b5800204 	addi	r22,r22,8
    8f40:	843ffc04 	addi	r16,r16,-16
    8f44:	e4007b0e 	bge	fp,r16,9134 <___vfprintf_internal_r+0x15a0>
    8f48:	18c00404 	addi	r3,r3,16
    8f4c:	8c400044 	addi	r17,r17,1
    8f50:	b5000015 	stw	r20,0(r22)
    8f54:	b7000115 	stw	fp,4(r22)
    8f58:	d8c02015 	stw	r3,128(sp)
    8f5c:	dc401f15 	stw	r17,124(sp)
    8f60:	3c7ff60e 	bge	r7,r17,8f3c <__alt_data_end+0xf0008f3c>
    8f64:	d9801e04 	addi	r6,sp,120
    8f68:	b80b883a 	mov	r5,r23
    8f6c:	9809883a 	mov	r4,r19
    8f70:	d9c03c15 	stw	r7,240(sp)
    8f74:	000ef200 	call	ef20 <__sprint_r>
    8f78:	d9c03c17 	ldw	r7,240(sp)
    8f7c:	103c071e 	bne	r2,zero,7f9c <__alt_data_end+0xf0007f9c>
    8f80:	d8c02017 	ldw	r3,128(sp)
    8f84:	dc401f17 	ldw	r17,124(sp)
    8f88:	dd800404 	addi	r22,sp,16
    8f8c:	003fec06 	br	8f40 <__alt_data_end+0xf0008f40>
    8f90:	9080100c 	andi	r2,r18,64
    8f94:	d8002785 	stb	zero,158(sp)
    8f98:	10010e26 	beq	r2,zero,93d4 <___vfprintf_internal_r+0x1840>
    8f9c:	d9002d17 	ldw	r4,180(sp)
    8fa0:	d9402917 	ldw	r5,164(sp)
    8fa4:	002d883a 	mov	r22,zero
    8fa8:	20800104 	addi	r2,r4,4
    8fac:	24c0000b 	ldhu	r19,0(r4)
    8fb0:	283fc90e 	bge	r5,zero,8ed8 <__alt_data_end+0xf0008ed8>
    8fb4:	d8802d15 	stw	r2,180(sp)
    8fb8:	0039883a 	mov	fp,zero
    8fbc:	9d84b03a 	or	r2,r19,r22
    8fc0:	103c461e 	bne	r2,zero,80dc <__alt_data_end+0xf00080dc>
    8fc4:	00800044 	movi	r2,1
    8fc8:	003e6c06 	br	897c <__alt_data_end+0xf000897c>
    8fcc:	d9002c17 	ldw	r4,176(sp)
    8fd0:	d9801e04 	addi	r6,sp,120
    8fd4:	b80b883a 	mov	r5,r23
    8fd8:	000ef200 	call	ef20 <__sprint_r>
    8fdc:	103bef1e 	bne	r2,zero,7f9c <__alt_data_end+0xf0007f9c>
    8fe0:	d8c02017 	ldw	r3,128(sp)
    8fe4:	da000404 	addi	r8,sp,16
    8fe8:	d9003217 	ldw	r4,200(sp)
    8fec:	d8802617 	ldw	r2,152(sp)
    8ff0:	d9403317 	ldw	r5,204(sp)
    8ff4:	8123883a 	add	r17,r16,r4
    8ff8:	11400216 	blt	r2,r5,9004 <___vfprintf_internal_r+0x1470>
    8ffc:	9100004c 	andi	r4,r18,1
    9000:	20000d26 	beq	r4,zero,9038 <___vfprintf_internal_r+0x14a4>
    9004:	d9003717 	ldw	r4,220(sp)
    9008:	d9403417 	ldw	r5,208(sp)
    900c:	1907883a 	add	r3,r3,r4
    9010:	d9001f17 	ldw	r4,124(sp)
    9014:	41400015 	stw	r5,0(r8)
    9018:	d9403717 	ldw	r5,220(sp)
    901c:	21000044 	addi	r4,r4,1
    9020:	d8c02015 	stw	r3,128(sp)
    9024:	41400115 	stw	r5,4(r8)
    9028:	d9001f15 	stw	r4,124(sp)
    902c:	014001c4 	movi	r5,7
    9030:	2901e816 	blt	r5,r4,97d4 <___vfprintf_internal_r+0x1c40>
    9034:	42000204 	addi	r8,r8,8
    9038:	d9003317 	ldw	r4,204(sp)
    903c:	8121883a 	add	r16,r16,r4
    9040:	2085c83a 	sub	r2,r4,r2
    9044:	8461c83a 	sub	r16,r16,r17
    9048:	1400010e 	bge	r2,r16,9050 <___vfprintf_internal_r+0x14bc>
    904c:	1021883a 	mov	r16,r2
    9050:	04000a0e 	bge	zero,r16,907c <___vfprintf_internal_r+0x14e8>
    9054:	d9001f17 	ldw	r4,124(sp)
    9058:	1c07883a 	add	r3,r3,r16
    905c:	44400015 	stw	r17,0(r8)
    9060:	21000044 	addi	r4,r4,1
    9064:	44000115 	stw	r16,4(r8)
    9068:	d8c02015 	stw	r3,128(sp)
    906c:	d9001f15 	stw	r4,124(sp)
    9070:	014001c4 	movi	r5,7
    9074:	2901fb16 	blt	r5,r4,9864 <___vfprintf_internal_r+0x1cd0>
    9078:	42000204 	addi	r8,r8,8
    907c:	8001f716 	blt	r16,zero,985c <___vfprintf_internal_r+0x1cc8>
    9080:	1421c83a 	sub	r16,r2,r16
    9084:	043d380e 	bge	zero,r16,8568 <__alt_data_end+0xf0008568>
    9088:	04400404 	movi	r17,16
    908c:	d8801f17 	ldw	r2,124(sp)
    9090:	8c3efb0e 	bge	r17,r16,8c80 <__alt_data_end+0xf0008c80>
    9094:	01420034 	movhi	r5,2048
    9098:	2940a484 	addi	r5,r5,658
    909c:	d9402b15 	stw	r5,172(sp)
    90a0:	058001c4 	movi	r22,7
    90a4:	dcc02c17 	ldw	r19,176(sp)
    90a8:	00000306 	br	90b8 <___vfprintf_internal_r+0x1524>
    90ac:	42000204 	addi	r8,r8,8
    90b0:	843ffc04 	addi	r16,r16,-16
    90b4:	8c3ef50e 	bge	r17,r16,8c8c <__alt_data_end+0xf0008c8c>
    90b8:	18c00404 	addi	r3,r3,16
    90bc:	10800044 	addi	r2,r2,1
    90c0:	45000015 	stw	r20,0(r8)
    90c4:	44400115 	stw	r17,4(r8)
    90c8:	d8c02015 	stw	r3,128(sp)
    90cc:	d8801f15 	stw	r2,124(sp)
    90d0:	b0bff60e 	bge	r22,r2,90ac <__alt_data_end+0xf00090ac>
    90d4:	d9801e04 	addi	r6,sp,120
    90d8:	b80b883a 	mov	r5,r23
    90dc:	9809883a 	mov	r4,r19
    90e0:	000ef200 	call	ef20 <__sprint_r>
    90e4:	103bad1e 	bne	r2,zero,7f9c <__alt_data_end+0xf0007f9c>
    90e8:	d8c02017 	ldw	r3,128(sp)
    90ec:	d8801f17 	ldw	r2,124(sp)
    90f0:	da000404 	addi	r8,sp,16
    90f4:	003fee06 	br	90b0 <__alt_data_end+0xf00090b0>
    90f8:	9088703a 	and	r4,r18,r2
    90fc:	203eab1e 	bne	r4,zero,8bac <__alt_data_end+0xf0008bac>
    9100:	dc401f17 	ldw	r17,124(sp)
    9104:	40800115 	stw	r2,4(r8)
    9108:	44000015 	stw	r16,0(r8)
    910c:	8c400044 	addi	r17,r17,1
    9110:	d8c02015 	stw	r3,128(sp)
    9114:	dc401f15 	stw	r17,124(sp)
    9118:	008001c4 	movi	r2,7
    911c:	14400e16 	blt	r2,r17,9158 <___vfprintf_internal_r+0x15c4>
    9120:	45800204 	addi	r22,r8,8
    9124:	003eca06 	br	8c50 <__alt_data_end+0xf0008c50>
    9128:	01020034 	movhi	r4,2048
    912c:	2100a484 	addi	r4,r4,658
    9130:	d9002b15 	stw	r4,172(sp)
    9134:	d8802b17 	ldw	r2,172(sp)
    9138:	1c07883a 	add	r3,r3,r16
    913c:	8c400044 	addi	r17,r17,1
    9140:	b0800015 	stw	r2,0(r22)
    9144:	b4000115 	stw	r16,4(r22)
    9148:	d8c02015 	stw	r3,128(sp)
    914c:	dc401f15 	stw	r17,124(sp)
    9150:	008001c4 	movi	r2,7
    9154:	147ebd0e 	bge	r2,r17,8c4c <__alt_data_end+0xf0008c4c>
    9158:	d9002c17 	ldw	r4,176(sp)
    915c:	d9801e04 	addi	r6,sp,120
    9160:	b80b883a 	mov	r5,r23
    9164:	000ef200 	call	ef20 <__sprint_r>
    9168:	103b8c1e 	bne	r2,zero,7f9c <__alt_data_end+0xf0007f9c>
    916c:	d8c02017 	ldw	r3,128(sp)
    9170:	dc401f17 	ldw	r17,124(sp)
    9174:	dd800404 	addi	r22,sp,16
    9178:	003eb506 	br	8c50 <__alt_data_end+0xf0008c50>
    917c:	d9002c17 	ldw	r4,176(sp)
    9180:	d9801e04 	addi	r6,sp,120
    9184:	b80b883a 	mov	r5,r23
    9188:	000ef200 	call	ef20 <__sprint_r>
    918c:	103b831e 	bne	r2,zero,7f9c <__alt_data_end+0xf0007f9c>
    9190:	d8c02017 	ldw	r3,128(sp)
    9194:	dc401f17 	ldw	r17,124(sp)
    9198:	da000404 	addi	r8,sp,16
    919c:	003e8d06 	br	8bd4 <__alt_data_end+0xf0008bd4>
    91a0:	d9002c17 	ldw	r4,176(sp)
    91a4:	d9801e04 	addi	r6,sp,120
    91a8:	b80b883a 	mov	r5,r23
    91ac:	000ef200 	call	ef20 <__sprint_r>
    91b0:	103b7a1e 	bne	r2,zero,7f9c <__alt_data_end+0xf0007f9c>
    91b4:	d8c02017 	ldw	r3,128(sp)
    91b8:	dc401f17 	ldw	r17,124(sp)
    91bc:	dd800404 	addi	r22,sp,16
    91c0:	003e8f06 	br	8c00 <__alt_data_end+0xf0008c00>
    91c4:	0027883a 	mov	r19,zero
    91c8:	003f4a06 	br	8ef4 <__alt_data_end+0xf0008ef4>
    91cc:	d9002c17 	ldw	r4,176(sp)
    91d0:	d9801e04 	addi	r6,sp,120
    91d4:	b80b883a 	mov	r5,r23
    91d8:	000ef200 	call	ef20 <__sprint_r>
    91dc:	103b6f1e 	bne	r2,zero,7f9c <__alt_data_end+0xf0007f9c>
    91e0:	d8c02017 	ldw	r3,128(sp)
    91e4:	da000404 	addi	r8,sp,16
    91e8:	003c9d06 	br	8460 <__alt_data_end+0xf0008460>
    91ec:	04e7c83a 	sub	r19,zero,r19
    91f0:	9804c03a 	cmpne	r2,r19,zero
    91f4:	05adc83a 	sub	r22,zero,r22
    91f8:	b0adc83a 	sub	r22,r22,r2
    91fc:	d8802917 	ldw	r2,164(sp)
    9200:	07000b44 	movi	fp,45
    9204:	df002785 	stb	fp,158(sp)
    9208:	10017b16 	blt	r2,zero,97f8 <___vfprintf_internal_r+0x1c64>
    920c:	00bfdfc4 	movi	r2,-129
    9210:	90a4703a 	and	r18,r18,r2
    9214:	003bb106 	br	80dc <__alt_data_end+0xf00080dc>
    9218:	d9003617 	ldw	r4,216(sp)
    921c:	d9403817 	ldw	r5,224(sp)
    9220:	da003d15 	stw	r8,244(sp)
    9224:	000eb440 	call	eb44 <__fpclassifyd>
    9228:	da003d17 	ldw	r8,244(sp)
    922c:	1000f026 	beq	r2,zero,95f0 <___vfprintf_internal_r+0x1a5c>
    9230:	d9002917 	ldw	r4,164(sp)
    9234:	05bff7c4 	movi	r22,-33
    9238:	00bfffc4 	movi	r2,-1
    923c:	8dac703a 	and	r22,r17,r22
    9240:	20820026 	beq	r4,r2,9a44 <___vfprintf_internal_r+0x1eb0>
    9244:	008011c4 	movi	r2,71
    9248:	b081f726 	beq	r22,r2,9a28 <___vfprintf_internal_r+0x1e94>
    924c:	d9003817 	ldw	r4,224(sp)
    9250:	90c04014 	ori	r3,r18,256
    9254:	d8c02b15 	stw	r3,172(sp)
    9258:	20021516 	blt	r4,zero,9ab0 <___vfprintf_internal_r+0x1f1c>
    925c:	dcc03817 	ldw	r19,224(sp)
    9260:	d8002a05 	stb	zero,168(sp)
    9264:	00801984 	movi	r2,102
    9268:	8881f926 	beq	r17,r2,9a50 <___vfprintf_internal_r+0x1ebc>
    926c:	00801184 	movi	r2,70
    9270:	88821c26 	beq	r17,r2,9ae4 <___vfprintf_internal_r+0x1f50>
    9274:	00801144 	movi	r2,69
    9278:	b081ef26 	beq	r22,r2,9a38 <___vfprintf_internal_r+0x1ea4>
    927c:	d8c02917 	ldw	r3,164(sp)
    9280:	d8802104 	addi	r2,sp,132
    9284:	d8800315 	stw	r2,12(sp)
    9288:	d9403617 	ldw	r5,216(sp)
    928c:	d8802504 	addi	r2,sp,148
    9290:	d9002c17 	ldw	r4,176(sp)
    9294:	d8800215 	stw	r2,8(sp)
    9298:	d8802604 	addi	r2,sp,152
    929c:	d8c00015 	stw	r3,0(sp)
    92a0:	d8800115 	stw	r2,4(sp)
    92a4:	01c00084 	movi	r7,2
    92a8:	980d883a 	mov	r6,r19
    92ac:	d8c03c15 	stw	r3,240(sp)
    92b0:	da003d15 	stw	r8,244(sp)
    92b4:	000a1b80 	call	a1b8 <_dtoa_r>
    92b8:	1021883a 	mov	r16,r2
    92bc:	008019c4 	movi	r2,103
    92c0:	d8c03c17 	ldw	r3,240(sp)
    92c4:	da003d17 	ldw	r8,244(sp)
    92c8:	88817126 	beq	r17,r2,9890 <___vfprintf_internal_r+0x1cfc>
    92cc:	008011c4 	movi	r2,71
    92d0:	88829226 	beq	r17,r2,9d1c <___vfprintf_internal_r+0x2188>
    92d4:	80f9883a 	add	fp,r16,r3
    92d8:	d9003617 	ldw	r4,216(sp)
    92dc:	000d883a 	mov	r6,zero
    92e0:	000f883a 	mov	r7,zero
    92e4:	980b883a 	mov	r5,r19
    92e8:	da003d15 	stw	r8,244(sp)
    92ec:	00120fc0 	call	120fc <__eqdf2>
    92f0:	da003d17 	ldw	r8,244(sp)
    92f4:	10018d26 	beq	r2,zero,992c <___vfprintf_internal_r+0x1d98>
    92f8:	d8802117 	ldw	r2,132(sp)
    92fc:	1700062e 	bgeu	r2,fp,9318 <___vfprintf_internal_r+0x1784>
    9300:	01000c04 	movi	r4,48
    9304:	10c00044 	addi	r3,r2,1
    9308:	d8c02115 	stw	r3,132(sp)
    930c:	11000005 	stb	r4,0(r2)
    9310:	d8802117 	ldw	r2,132(sp)
    9314:	173ffb36 	bltu	r2,fp,9304 <__alt_data_end+0xf0009304>
    9318:	1405c83a 	sub	r2,r2,r16
    931c:	d8803315 	stw	r2,204(sp)
    9320:	008011c4 	movi	r2,71
    9324:	b0817626 	beq	r22,r2,9900 <___vfprintf_internal_r+0x1d6c>
    9328:	00801944 	movi	r2,101
    932c:	1442810e 	bge	r2,r17,9d34 <___vfprintf_internal_r+0x21a0>
    9330:	d8c02617 	ldw	r3,152(sp)
    9334:	00801984 	movi	r2,102
    9338:	d8c03215 	stw	r3,200(sp)
    933c:	8881fe26 	beq	r17,r2,9b38 <___vfprintf_internal_r+0x1fa4>
    9340:	d8c03217 	ldw	r3,200(sp)
    9344:	d9003317 	ldw	r4,204(sp)
    9348:	1901dd16 	blt	r3,r4,9ac0 <___vfprintf_internal_r+0x1f2c>
    934c:	9480004c 	andi	r18,r18,1
    9350:	90022b1e 	bne	r18,zero,9c00 <___vfprintf_internal_r+0x206c>
    9354:	1805883a 	mov	r2,r3
    9358:	18028016 	blt	r3,zero,9d5c <___vfprintf_internal_r+0x21c8>
    935c:	d8c03217 	ldw	r3,200(sp)
    9360:	044019c4 	movi	r17,103
    9364:	d8c02e15 	stw	r3,184(sp)
    9368:	df002a07 	ldb	fp,168(sp)
    936c:	e001531e 	bne	fp,zero,98bc <___vfprintf_internal_r+0x1d28>
    9370:	df002783 	ldbu	fp,158(sp)
    9374:	d8802a15 	stw	r2,168(sp)
    9378:	dc802b17 	ldw	r18,172(sp)
    937c:	d8002915 	stw	zero,164(sp)
    9380:	003bd106 	br	82c8 <__alt_data_end+0xf00082c8>
    9384:	d8802d17 	ldw	r2,180(sp)
    9388:	d8c02d17 	ldw	r3,180(sp)
    938c:	d9002d17 	ldw	r4,180(sp)
    9390:	10800017 	ldw	r2,0(r2)
    9394:	18c00117 	ldw	r3,4(r3)
    9398:	21000204 	addi	r4,r4,8
    939c:	d8803615 	stw	r2,216(sp)
    93a0:	d8c03815 	stw	r3,224(sp)
    93a4:	d9002d15 	stw	r4,180(sp)
    93a8:	003b7506 	br	8180 <__alt_data_end+0xf0008180>
    93ac:	ac400007 	ldb	r17,0(r21)
    93b0:	003a5906 	br	7d18 <__alt_data_end+0xf0007d18>
    93b4:	9080100c 	andi	r2,r18,64
    93b8:	1000a826 	beq	r2,zero,965c <___vfprintf_internal_r+0x1ac8>
    93bc:	d9002d17 	ldw	r4,180(sp)
    93c0:	002d883a 	mov	r22,zero
    93c4:	24c0000b 	ldhu	r19,0(r4)
    93c8:	21000104 	addi	r4,r4,4
    93cc:	d9002d15 	stw	r4,180(sp)
    93d0:	003ccb06 	br	8700 <__alt_data_end+0xf0008700>
    93d4:	d8c02d17 	ldw	r3,180(sp)
    93d8:	d9002917 	ldw	r4,164(sp)
    93dc:	002d883a 	mov	r22,zero
    93e0:	18800104 	addi	r2,r3,4
    93e4:	1cc00017 	ldw	r19,0(r3)
    93e8:	203ebb0e 	bge	r4,zero,8ed8 <__alt_data_end+0xf0008ed8>
    93ec:	003ef106 	br	8fb4 <__alt_data_end+0xf0008fb4>
    93f0:	9080040c 	andi	r2,r18,16
    93f4:	1000921e 	bne	r2,zero,9640 <___vfprintf_internal_r+0x1aac>
    93f8:	9480100c 	andi	r18,r18,64
    93fc:	90013926 	beq	r18,zero,98e4 <___vfprintf_internal_r+0x1d50>
    9400:	d9002d17 	ldw	r4,180(sp)
    9404:	d9402f17 	ldw	r5,188(sp)
    9408:	20800017 	ldw	r2,0(r4)
    940c:	21000104 	addi	r4,r4,4
    9410:	d9002d15 	stw	r4,180(sp)
    9414:	1140000d 	sth	r5,0(r2)
    9418:	003a1606 	br	7c74 <__alt_data_end+0xf0007c74>
    941c:	9080100c 	andi	r2,r18,64
    9420:	10008026 	beq	r2,zero,9624 <___vfprintf_internal_r+0x1a90>
    9424:	d8c02d17 	ldw	r3,180(sp)
    9428:	1cc0000f 	ldh	r19,0(r3)
    942c:	18c00104 	addi	r3,r3,4
    9430:	d8c02d15 	stw	r3,180(sp)
    9434:	982dd7fa 	srai	r22,r19,31
    9438:	b005883a 	mov	r2,r22
    943c:	003b1f06 	br	80bc <__alt_data_end+0xf00080bc>
    9440:	9080100c 	andi	r2,r18,64
    9444:	d8002785 	stb	zero,158(sp)
    9448:	10008a1e 	bne	r2,zero,9674 <___vfprintf_internal_r+0x1ae0>
    944c:	d9402d17 	ldw	r5,180(sp)
    9450:	d8c02917 	ldw	r3,164(sp)
    9454:	002d883a 	mov	r22,zero
    9458:	28800104 	addi	r2,r5,4
    945c:	2cc00017 	ldw	r19,0(r5)
    9460:	183e4b0e 	bge	r3,zero,8d90 <__alt_data_end+0xf0008d90>
    9464:	9d86b03a 	or	r3,r19,r22
    9468:	d8802d15 	stw	r2,180(sp)
    946c:	183e4c1e 	bne	r3,zero,8da0 <__alt_data_end+0xf0008da0>
    9470:	0039883a 	mov	fp,zero
    9474:	0005883a 	mov	r2,zero
    9478:	003d4006 	br	897c <__alt_data_end+0xf000897c>
    947c:	01420034 	movhi	r5,2048
    9480:	2940a484 	addi	r5,r5,658
    9484:	d9402b15 	stw	r5,172(sp)
    9488:	d9402b17 	ldw	r5,172(sp)
    948c:	1c47883a 	add	r3,r3,r17
    9490:	10800044 	addi	r2,r2,1
    9494:	41400015 	stw	r5,0(r8)
    9498:	44400115 	stw	r17,4(r8)
    949c:	d8c02015 	stw	r3,128(sp)
    94a0:	d8801f15 	stw	r2,124(sp)
    94a4:	010001c4 	movi	r4,7
    94a8:	20bec816 	blt	r4,r2,8fcc <__alt_data_end+0xf0008fcc>
    94ac:	42000204 	addi	r8,r8,8
    94b0:	003ecd06 	br	8fe8 <__alt_data_end+0xf0008fe8>
    94b4:	d9002917 	ldw	r4,164(sp)
    94b8:	d8002785 	stb	zero,158(sp)
    94bc:	203d2d16 	blt	r4,zero,8974 <__alt_data_end+0xf0008974>
    94c0:	00bfdfc4 	movi	r2,-129
    94c4:	90a4703a 	and	r18,r18,r2
    94c8:	003a9106 	br	7f10 <__alt_data_end+0xf0007f10>
    94cc:	01020034 	movhi	r4,2048
    94d0:	2100a484 	addi	r4,r4,658
    94d4:	d9002b15 	stw	r4,172(sp)
    94d8:	003c0c06 	br	850c <__alt_data_end+0xf000850c>
    94dc:	d9002c17 	ldw	r4,176(sp)
    94e0:	d9801e04 	addi	r6,sp,120
    94e4:	b80b883a 	mov	r5,r23
    94e8:	000ef200 	call	ef20 <__sprint_r>
    94ec:	103aab1e 	bne	r2,zero,7f9c <__alt_data_end+0xf0007f9c>
    94f0:	d8c02017 	ldw	r3,128(sp)
    94f4:	da000404 	addi	r8,sp,16
    94f8:	003d4106 	br	8a00 <__alt_data_end+0xf0008a00>
    94fc:	d8801f17 	ldw	r2,124(sp)
    9500:	01420034 	movhi	r5,2048
    9504:	01000044 	movi	r4,1
    9508:	18c00044 	addi	r3,r3,1
    950c:	10800044 	addi	r2,r2,1
    9510:	2940a404 	addi	r5,r5,656
    9514:	41000115 	stw	r4,4(r8)
    9518:	41400015 	stw	r5,0(r8)
    951c:	d8c02015 	stw	r3,128(sp)
    9520:	d8801f15 	stw	r2,124(sp)
    9524:	010001c4 	movi	r4,7
    9528:	20805c16 	blt	r4,r2,969c <___vfprintf_internal_r+0x1b08>
    952c:	42000204 	addi	r8,r8,8
    9530:	8800041e 	bne	r17,zero,9544 <___vfprintf_internal_r+0x19b0>
    9534:	d8803317 	ldw	r2,204(sp)
    9538:	1000021e 	bne	r2,zero,9544 <___vfprintf_internal_r+0x19b0>
    953c:	9080004c 	andi	r2,r18,1
    9540:	103c0926 	beq	r2,zero,8568 <__alt_data_end+0xf0008568>
    9544:	d9003717 	ldw	r4,220(sp)
    9548:	d8801f17 	ldw	r2,124(sp)
    954c:	d9403417 	ldw	r5,208(sp)
    9550:	20c7883a 	add	r3,r4,r3
    9554:	10800044 	addi	r2,r2,1
    9558:	41000115 	stw	r4,4(r8)
    955c:	41400015 	stw	r5,0(r8)
    9560:	d8c02015 	stw	r3,128(sp)
    9564:	d8801f15 	stw	r2,124(sp)
    9568:	010001c4 	movi	r4,7
    956c:	20812116 	blt	r4,r2,99f4 <___vfprintf_internal_r+0x1e60>
    9570:	42000204 	addi	r8,r8,8
    9574:	0463c83a 	sub	r17,zero,r17
    9578:	0440730e 	bge	zero,r17,9748 <___vfprintf_internal_r+0x1bb4>
    957c:	05800404 	movi	r22,16
    9580:	b440860e 	bge	r22,r17,979c <___vfprintf_internal_r+0x1c08>
    9584:	01420034 	movhi	r5,2048
    9588:	2940a484 	addi	r5,r5,658
    958c:	d9402b15 	stw	r5,172(sp)
    9590:	070001c4 	movi	fp,7
    9594:	dcc02c17 	ldw	r19,176(sp)
    9598:	00000306 	br	95a8 <___vfprintf_internal_r+0x1a14>
    959c:	42000204 	addi	r8,r8,8
    95a0:	8c7ffc04 	addi	r17,r17,-16
    95a4:	b440800e 	bge	r22,r17,97a8 <___vfprintf_internal_r+0x1c14>
    95a8:	18c00404 	addi	r3,r3,16
    95ac:	10800044 	addi	r2,r2,1
    95b0:	45000015 	stw	r20,0(r8)
    95b4:	45800115 	stw	r22,4(r8)
    95b8:	d8c02015 	stw	r3,128(sp)
    95bc:	d8801f15 	stw	r2,124(sp)
    95c0:	e0bff60e 	bge	fp,r2,959c <__alt_data_end+0xf000959c>
    95c4:	d9801e04 	addi	r6,sp,120
    95c8:	b80b883a 	mov	r5,r23
    95cc:	9809883a 	mov	r4,r19
    95d0:	000ef200 	call	ef20 <__sprint_r>
    95d4:	103a711e 	bne	r2,zero,7f9c <__alt_data_end+0xf0007f9c>
    95d8:	d8c02017 	ldw	r3,128(sp)
    95dc:	d8801f17 	ldw	r2,124(sp)
    95e0:	da000404 	addi	r8,sp,16
    95e4:	003fee06 	br	95a0 <__alt_data_end+0xf00095a0>
    95e8:	00bfffc4 	movi	r2,-1
    95ec:	003a6f06 	br	7fac <__alt_data_end+0xf0007fac>
    95f0:	008011c4 	movi	r2,71
    95f4:	1440b816 	blt	r2,r17,98d8 <___vfprintf_internal_r+0x1d44>
    95f8:	04020034 	movhi	r16,2048
    95fc:	84009604 	addi	r16,r16,600
    9600:	00c000c4 	movi	r3,3
    9604:	00bfdfc4 	movi	r2,-129
    9608:	d8c02a15 	stw	r3,168(sp)
    960c:	90a4703a 	and	r18,r18,r2
    9610:	df002783 	ldbu	fp,158(sp)
    9614:	d8c02e15 	stw	r3,184(sp)
    9618:	d8002915 	stw	zero,164(sp)
    961c:	d8003215 	stw	zero,200(sp)
    9620:	003b2906 	br	82c8 <__alt_data_end+0xf00082c8>
    9624:	d9002d17 	ldw	r4,180(sp)
    9628:	24c00017 	ldw	r19,0(r4)
    962c:	21000104 	addi	r4,r4,4
    9630:	d9002d15 	stw	r4,180(sp)
    9634:	982dd7fa 	srai	r22,r19,31
    9638:	b005883a 	mov	r2,r22
    963c:	003a9f06 	br	80bc <__alt_data_end+0xf00080bc>
    9640:	d9402d17 	ldw	r5,180(sp)
    9644:	d8c02f17 	ldw	r3,188(sp)
    9648:	28800017 	ldw	r2,0(r5)
    964c:	29400104 	addi	r5,r5,4
    9650:	d9402d15 	stw	r5,180(sp)
    9654:	10c00015 	stw	r3,0(r2)
    9658:	00398606 	br	7c74 <__alt_data_end+0xf0007c74>
    965c:	d9402d17 	ldw	r5,180(sp)
    9660:	002d883a 	mov	r22,zero
    9664:	2cc00017 	ldw	r19,0(r5)
    9668:	29400104 	addi	r5,r5,4
    966c:	d9402d15 	stw	r5,180(sp)
    9670:	003c2306 	br	8700 <__alt_data_end+0xf0008700>
    9674:	d8c02d17 	ldw	r3,180(sp)
    9678:	d9002917 	ldw	r4,164(sp)
    967c:	002d883a 	mov	r22,zero
    9680:	18800104 	addi	r2,r3,4
    9684:	1cc0000b 	ldhu	r19,0(r3)
    9688:	203dc10e 	bge	r4,zero,8d90 <__alt_data_end+0xf0008d90>
    968c:	003f7506 	br	9464 <__alt_data_end+0xf0009464>
    9690:	04020034 	movhi	r16,2048
    9694:	84009404 	addi	r16,r16,592
    9698:	003acc06 	br	81cc <__alt_data_end+0xf00081cc>
    969c:	d9002c17 	ldw	r4,176(sp)
    96a0:	d9801e04 	addi	r6,sp,120
    96a4:	b80b883a 	mov	r5,r23
    96a8:	000ef200 	call	ef20 <__sprint_r>
    96ac:	103a3b1e 	bne	r2,zero,7f9c <__alt_data_end+0xf0007f9c>
    96b0:	dc402617 	ldw	r17,152(sp)
    96b4:	d8c02017 	ldw	r3,128(sp)
    96b8:	da000404 	addi	r8,sp,16
    96bc:	003f9c06 	br	9530 <__alt_data_end+0xf0009530>
    96c0:	ac400043 	ldbu	r17,1(r21)
    96c4:	94800814 	ori	r18,r18,32
    96c8:	ad400044 	addi	r21,r21,1
    96cc:	8c403fcc 	andi	r17,r17,255
    96d0:	8c40201c 	xori	r17,r17,128
    96d4:	8c7fe004 	addi	r17,r17,-128
    96d8:	00398f06 	br	7d18 <__alt_data_end+0xf0007d18>
    96dc:	d8c02d15 	stw	r3,180(sp)
    96e0:	0039883a 	mov	fp,zero
    96e4:	003e3506 	br	8fbc <__alt_data_end+0xf0008fbc>
    96e8:	d9002c17 	ldw	r4,176(sp)
    96ec:	d9801e04 	addi	r6,sp,120
    96f0:	b80b883a 	mov	r5,r23
    96f4:	000ef200 	call	ef20 <__sprint_r>
    96f8:	103a281e 	bne	r2,zero,7f9c <__alt_data_end+0xf0007f9c>
    96fc:	d8c02017 	ldw	r3,128(sp)
    9700:	da000404 	addi	r8,sp,16
    9704:	003cd006 	br	8a48 <__alt_data_end+0xf0008a48>
    9708:	8009883a 	mov	r4,r16
    970c:	da003d15 	stw	r8,244(sp)
    9710:	0007afc0 	call	7afc <strlen>
    9714:	d8802e15 	stw	r2,184(sp)
    9718:	da003d17 	ldw	r8,244(sp)
    971c:	103c340e 	bge	r2,zero,87f0 <__alt_data_end+0xf00087f0>
    9720:	0005883a 	mov	r2,zero
    9724:	003c3206 	br	87f0 <__alt_data_end+0xf00087f0>
    9728:	d9002c17 	ldw	r4,176(sp)
    972c:	d9801e04 	addi	r6,sp,120
    9730:	b80b883a 	mov	r5,r23
    9734:	000ef200 	call	ef20 <__sprint_r>
    9738:	103a181e 	bne	r2,zero,7f9c <__alt_data_end+0xf0007f9c>
    973c:	d8c02017 	ldw	r3,128(sp)
    9740:	d8801f17 	ldw	r2,124(sp)
    9744:	da000404 	addi	r8,sp,16
    9748:	d9403317 	ldw	r5,204(sp)
    974c:	10800044 	addi	r2,r2,1
    9750:	44000015 	stw	r16,0(r8)
    9754:	28c7883a 	add	r3,r5,r3
    9758:	003b7d06 	br	8550 <__alt_data_end+0xf0008550>
    975c:	01020034 	movhi	r4,2048
    9760:	2100a884 	addi	r4,r4,674
    9764:	d9003515 	stw	r4,212(sp)
    9768:	003b1406 	br	83bc <__alt_data_end+0xf00083bc>
    976c:	013fffc4 	movi	r4,-1
    9770:	003a3506 	br	8048 <__alt_data_end+0xf0008048>
    9774:	0023883a 	mov	r17,zero
    9778:	003d9d06 	br	8df0 <__alt_data_end+0xf0008df0>
    977c:	d9002c17 	ldw	r4,176(sp)
    9780:	d9801e04 	addi	r6,sp,120
    9784:	b80b883a 	mov	r5,r23
    9788:	000ef200 	call	ef20 <__sprint_r>
    978c:	103a031e 	bne	r2,zero,7f9c <__alt_data_end+0xf0007f9c>
    9790:	d8c02017 	ldw	r3,128(sp)
    9794:	da000404 	addi	r8,sp,16
    9798:	003d9406 	br	8dec <__alt_data_end+0xf0008dec>
    979c:	01020034 	movhi	r4,2048
    97a0:	2100a484 	addi	r4,r4,658
    97a4:	d9002b15 	stw	r4,172(sp)
    97a8:	d9002b17 	ldw	r4,172(sp)
    97ac:	1c47883a 	add	r3,r3,r17
    97b0:	10800044 	addi	r2,r2,1
    97b4:	41000015 	stw	r4,0(r8)
    97b8:	44400115 	stw	r17,4(r8)
    97bc:	d8c02015 	stw	r3,128(sp)
    97c0:	d8801f15 	stw	r2,124(sp)
    97c4:	010001c4 	movi	r4,7
    97c8:	20bfd716 	blt	r4,r2,9728 <__alt_data_end+0xf0009728>
    97cc:	42000204 	addi	r8,r8,8
    97d0:	003fdd06 	br	9748 <__alt_data_end+0xf0009748>
    97d4:	d9002c17 	ldw	r4,176(sp)
    97d8:	d9801e04 	addi	r6,sp,120
    97dc:	b80b883a 	mov	r5,r23
    97e0:	000ef200 	call	ef20 <__sprint_r>
    97e4:	1039ed1e 	bne	r2,zero,7f9c <__alt_data_end+0xf0007f9c>
    97e8:	d8802617 	ldw	r2,152(sp)
    97ec:	d8c02017 	ldw	r3,128(sp)
    97f0:	da000404 	addi	r8,sp,16
    97f4:	003e1006 	br	9038 <__alt_data_end+0xf0009038>
    97f8:	00800044 	movi	r2,1
    97fc:	10803fcc 	andi	r2,r2,255
    9800:	00c00044 	movi	r3,1
    9804:	10fa3526 	beq	r2,r3,80dc <__alt_data_end+0xf00080dc>
    9808:	00c00084 	movi	r3,2
    980c:	10fbcb26 	beq	r2,r3,873c <__alt_data_end+0xf000873c>
    9810:	003a8f06 	br	8250 <__alt_data_end+0xf0008250>
    9814:	01020034 	movhi	r4,2048
    9818:	2100a884 	addi	r4,r4,674
    981c:	d9003515 	stw	r4,212(sp)
    9820:	003b7606 	br	85fc <__alt_data_end+0xf00085fc>
    9824:	d8802917 	ldw	r2,164(sp)
    9828:	00c00184 	movi	r3,6
    982c:	1880012e 	bgeu	r3,r2,9834 <___vfprintf_internal_r+0x1ca0>
    9830:	1805883a 	mov	r2,r3
    9834:	d8802e15 	stw	r2,184(sp)
    9838:	1000ef16 	blt	r2,zero,9bf8 <___vfprintf_internal_r+0x2064>
    983c:	04020034 	movhi	r16,2048
    9840:	d8802a15 	stw	r2,168(sp)
    9844:	dcc02d15 	stw	r19,180(sp)
    9848:	d8002915 	stw	zero,164(sp)
    984c:	d8003215 	stw	zero,200(sp)
    9850:	8400a204 	addi	r16,r16,648
    9854:	0039883a 	mov	fp,zero
    9858:	003aa206 	br	82e4 <__alt_data_end+0xf00082e4>
    985c:	0021883a 	mov	r16,zero
    9860:	003e0706 	br	9080 <__alt_data_end+0xf0009080>
    9864:	d9002c17 	ldw	r4,176(sp)
    9868:	d9801e04 	addi	r6,sp,120
    986c:	b80b883a 	mov	r5,r23
    9870:	000ef200 	call	ef20 <__sprint_r>
    9874:	1039c91e 	bne	r2,zero,7f9c <__alt_data_end+0xf0007f9c>
    9878:	d8802617 	ldw	r2,152(sp)
    987c:	d9403317 	ldw	r5,204(sp)
    9880:	d8c02017 	ldw	r3,128(sp)
    9884:	da000404 	addi	r8,sp,16
    9888:	2885c83a 	sub	r2,r5,r2
    988c:	003dfb06 	br	907c <__alt_data_end+0xf000907c>
    9890:	9080004c 	andi	r2,r18,1
    9894:	103e8f1e 	bne	r2,zero,92d4 <__alt_data_end+0xf00092d4>
    9898:	d8802117 	ldw	r2,132(sp)
    989c:	003e9e06 	br	9318 <__alt_data_end+0xf0009318>
    98a0:	1025883a 	mov	r18,r2
    98a4:	0039883a 	mov	fp,zero
    98a8:	00800084 	movi	r2,2
    98ac:	003fd306 	br	97fc <__alt_data_end+0xf00097fc>
    98b0:	07000b44 	movi	fp,45
    98b4:	df002785 	stb	fp,158(sp)
    98b8:	003a4006 	br	81bc <__alt_data_end+0xf00081bc>
    98bc:	00c00b44 	movi	r3,45
    98c0:	d8c02785 	stb	r3,158(sp)
    98c4:	d8802a15 	stw	r2,168(sp)
    98c8:	dc802b17 	ldw	r18,172(sp)
    98cc:	d8002915 	stw	zero,164(sp)
    98d0:	07000b44 	movi	fp,45
    98d4:	003a8006 	br	82d8 <__alt_data_end+0xf00082d8>
    98d8:	04020034 	movhi	r16,2048
    98dc:	84009704 	addi	r16,r16,604
    98e0:	003f4706 	br	9600 <__alt_data_end+0xf0009600>
    98e4:	d8c02d17 	ldw	r3,180(sp)
    98e8:	d9002f17 	ldw	r4,188(sp)
    98ec:	18800017 	ldw	r2,0(r3)
    98f0:	18c00104 	addi	r3,r3,4
    98f4:	d8c02d15 	stw	r3,180(sp)
    98f8:	11000015 	stw	r4,0(r2)
    98fc:	0038dd06 	br	7c74 <__alt_data_end+0xf0007c74>
    9900:	dd802617 	ldw	r22,152(sp)
    9904:	00bfff44 	movi	r2,-3
    9908:	b0801c16 	blt	r22,r2,997c <___vfprintf_internal_r+0x1de8>
    990c:	d9402917 	ldw	r5,164(sp)
    9910:	2d801a16 	blt	r5,r22,997c <___vfprintf_internal_r+0x1de8>
    9914:	dd803215 	stw	r22,200(sp)
    9918:	003e8906 	br	9340 <__alt_data_end+0xf0009340>
    991c:	01020034 	movhi	r4,2048
    9920:	2100a484 	addi	r4,r4,658
    9924:	d9002b15 	stw	r4,172(sp)
    9928:	003c9106 	br	8b70 <__alt_data_end+0xf0008b70>
    992c:	e005883a 	mov	r2,fp
    9930:	003e7906 	br	9318 <__alt_data_end+0xf0009318>
    9934:	d9402917 	ldw	r5,164(sp)
    9938:	df002783 	ldbu	fp,158(sp)
    993c:	dcc02d15 	stw	r19,180(sp)
    9940:	d9402a15 	stw	r5,168(sp)
    9944:	d9402e15 	stw	r5,184(sp)
    9948:	d8002915 	stw	zero,164(sp)
    994c:	d8003215 	stw	zero,200(sp)
    9950:	003a5d06 	br	82c8 <__alt_data_end+0xf00082c8>
    9954:	9080004c 	andi	r2,r18,1
    9958:	0039883a 	mov	fp,zero
    995c:	10000426 	beq	r2,zero,9970 <___vfprintf_internal_r+0x1ddc>
    9960:	00800c04 	movi	r2,48
    9964:	dc001dc4 	addi	r16,sp,119
    9968:	d8801dc5 	stb	r2,119(sp)
    996c:	003b8006 	br	8770 <__alt_data_end+0xf0008770>
    9970:	d8002e15 	stw	zero,184(sp)
    9974:	dc001e04 	addi	r16,sp,120
    9978:	003a4d06 	br	82b0 <__alt_data_end+0xf00082b0>
    997c:	8c7fff84 	addi	r17,r17,-2
    9980:	b5bfffc4 	addi	r22,r22,-1
    9984:	dd802615 	stw	r22,152(sp)
    9988:	dc4022c5 	stb	r17,139(sp)
    998c:	b000bf16 	blt	r22,zero,9c8c <___vfprintf_internal_r+0x20f8>
    9990:	00800ac4 	movi	r2,43
    9994:	d8802305 	stb	r2,140(sp)
    9998:	00800244 	movi	r2,9
    999c:	15807016 	blt	r2,r22,9b60 <___vfprintf_internal_r+0x1fcc>
    99a0:	00800c04 	movi	r2,48
    99a4:	b5800c04 	addi	r22,r22,48
    99a8:	d8802345 	stb	r2,141(sp)
    99ac:	dd802385 	stb	r22,142(sp)
    99b0:	d88023c4 	addi	r2,sp,143
    99b4:	df0022c4 	addi	fp,sp,139
    99b8:	d8c03317 	ldw	r3,204(sp)
    99bc:	1739c83a 	sub	fp,r2,fp
    99c0:	d9003317 	ldw	r4,204(sp)
    99c4:	e0c7883a 	add	r3,fp,r3
    99c8:	df003a15 	stw	fp,232(sp)
    99cc:	d8c02e15 	stw	r3,184(sp)
    99d0:	00800044 	movi	r2,1
    99d4:	1100b30e 	bge	r2,r4,9ca4 <___vfprintf_internal_r+0x2110>
    99d8:	d8c02e17 	ldw	r3,184(sp)
    99dc:	18c00044 	addi	r3,r3,1
    99e0:	d8c02e15 	stw	r3,184(sp)
    99e4:	1805883a 	mov	r2,r3
    99e8:	1800ac16 	blt	r3,zero,9c9c <___vfprintf_internal_r+0x2108>
    99ec:	d8003215 	stw	zero,200(sp)
    99f0:	003e5d06 	br	9368 <__alt_data_end+0xf0009368>
    99f4:	d9002c17 	ldw	r4,176(sp)
    99f8:	d9801e04 	addi	r6,sp,120
    99fc:	b80b883a 	mov	r5,r23
    9a00:	000ef200 	call	ef20 <__sprint_r>
    9a04:	1039651e 	bne	r2,zero,7f9c <__alt_data_end+0xf0007f9c>
    9a08:	dc402617 	ldw	r17,152(sp)
    9a0c:	d8c02017 	ldw	r3,128(sp)
    9a10:	d8801f17 	ldw	r2,124(sp)
    9a14:	da000404 	addi	r8,sp,16
    9a18:	003ed606 	br	9574 <__alt_data_end+0xf0009574>
    9a1c:	582b883a 	mov	r21,r11
    9a20:	d8002915 	stw	zero,164(sp)
    9a24:	0038bd06 	br	7d1c <__alt_data_end+0xf0007d1c>
    9a28:	d8802917 	ldw	r2,164(sp)
    9a2c:	103e071e 	bne	r2,zero,924c <__alt_data_end+0xf000924c>
    9a30:	dc002915 	stw	r16,164(sp)
    9a34:	003e0506 	br	924c <__alt_data_end+0xf000924c>
    9a38:	d9002917 	ldw	r4,164(sp)
    9a3c:	20c00044 	addi	r3,r4,1
    9a40:	003e0f06 	br	9280 <__alt_data_end+0xf0009280>
    9a44:	01400184 	movi	r5,6
    9a48:	d9402915 	stw	r5,164(sp)
    9a4c:	003dff06 	br	924c <__alt_data_end+0xf000924c>
    9a50:	d8802104 	addi	r2,sp,132
    9a54:	d8800315 	stw	r2,12(sp)
    9a58:	d8802504 	addi	r2,sp,148
    9a5c:	d8800215 	stw	r2,8(sp)
    9a60:	d8802604 	addi	r2,sp,152
    9a64:	d8800115 	stw	r2,4(sp)
    9a68:	d8802917 	ldw	r2,164(sp)
    9a6c:	d9403617 	ldw	r5,216(sp)
    9a70:	d9002c17 	ldw	r4,176(sp)
    9a74:	d8800015 	stw	r2,0(sp)
    9a78:	01c000c4 	movi	r7,3
    9a7c:	980d883a 	mov	r6,r19
    9a80:	da003d15 	stw	r8,244(sp)
    9a84:	000a1b80 	call	a1b8 <_dtoa_r>
    9a88:	d8c02917 	ldw	r3,164(sp)
    9a8c:	da003d17 	ldw	r8,244(sp)
    9a90:	1021883a 	mov	r16,r2
    9a94:	10f9883a 	add	fp,r2,r3
    9a98:	81000007 	ldb	r4,0(r16)
    9a9c:	00800c04 	movi	r2,48
    9aa0:	20805e26 	beq	r4,r2,9c1c <___vfprintf_internal_r+0x2088>
    9aa4:	d8c02617 	ldw	r3,152(sp)
    9aa8:	e0f9883a 	add	fp,fp,r3
    9aac:	003e0a06 	br	92d8 <__alt_data_end+0xf00092d8>
    9ab0:	00c00b44 	movi	r3,45
    9ab4:	24e0003c 	xorhi	r19,r4,32768
    9ab8:	d8c02a05 	stb	r3,168(sp)
    9abc:	003de906 	br	9264 <__alt_data_end+0xf0009264>
    9ac0:	d8c03217 	ldw	r3,200(sp)
    9ac4:	00c07a0e 	bge	zero,r3,9cb0 <___vfprintf_internal_r+0x211c>
    9ac8:	00800044 	movi	r2,1
    9acc:	d9003317 	ldw	r4,204(sp)
    9ad0:	1105883a 	add	r2,r2,r4
    9ad4:	d8802e15 	stw	r2,184(sp)
    9ad8:	10004e16 	blt	r2,zero,9c14 <___vfprintf_internal_r+0x2080>
    9adc:	044019c4 	movi	r17,103
    9ae0:	003e2106 	br	9368 <__alt_data_end+0xf0009368>
    9ae4:	d9002917 	ldw	r4,164(sp)
    9ae8:	d8802104 	addi	r2,sp,132
    9aec:	d8800315 	stw	r2,12(sp)
    9af0:	d9000015 	stw	r4,0(sp)
    9af4:	d8802504 	addi	r2,sp,148
    9af8:	d9403617 	ldw	r5,216(sp)
    9afc:	d9002c17 	ldw	r4,176(sp)
    9b00:	d8800215 	stw	r2,8(sp)
    9b04:	d8802604 	addi	r2,sp,152
    9b08:	d8800115 	stw	r2,4(sp)
    9b0c:	01c000c4 	movi	r7,3
    9b10:	980d883a 	mov	r6,r19
    9b14:	da003d15 	stw	r8,244(sp)
    9b18:	000a1b80 	call	a1b8 <_dtoa_r>
    9b1c:	d8c02917 	ldw	r3,164(sp)
    9b20:	da003d17 	ldw	r8,244(sp)
    9b24:	1021883a 	mov	r16,r2
    9b28:	00801184 	movi	r2,70
    9b2c:	80f9883a 	add	fp,r16,r3
    9b30:	88bfd926 	beq	r17,r2,9a98 <__alt_data_end+0xf0009a98>
    9b34:	003de806 	br	92d8 <__alt_data_end+0xf00092d8>
    9b38:	d9002917 	ldw	r4,164(sp)
    9b3c:	00c04d0e 	bge	zero,r3,9c74 <___vfprintf_internal_r+0x20e0>
    9b40:	2000441e 	bne	r4,zero,9c54 <___vfprintf_internal_r+0x20c0>
    9b44:	9480004c 	andi	r18,r18,1
    9b48:	9000421e 	bne	r18,zero,9c54 <___vfprintf_internal_r+0x20c0>
    9b4c:	1805883a 	mov	r2,r3
    9b50:	18007016 	blt	r3,zero,9d14 <___vfprintf_internal_r+0x2180>
    9b54:	d8c03217 	ldw	r3,200(sp)
    9b58:	d8c02e15 	stw	r3,184(sp)
    9b5c:	003e0206 	br	9368 <__alt_data_end+0xf0009368>
    9b60:	df0022c4 	addi	fp,sp,139
    9b64:	dc002915 	stw	r16,164(sp)
    9b68:	4027883a 	mov	r19,r8
    9b6c:	e021883a 	mov	r16,fp
    9b70:	b009883a 	mov	r4,r22
    9b74:	01400284 	movi	r5,10
    9b78:	00075a00 	call	75a0 <__modsi3>
    9b7c:	10800c04 	addi	r2,r2,48
    9b80:	843fffc4 	addi	r16,r16,-1
    9b84:	b009883a 	mov	r4,r22
    9b88:	01400284 	movi	r5,10
    9b8c:	80800005 	stb	r2,0(r16)
    9b90:	000751c0 	call	751c <__divsi3>
    9b94:	102d883a 	mov	r22,r2
    9b98:	00800244 	movi	r2,9
    9b9c:	15bff416 	blt	r2,r22,9b70 <__alt_data_end+0xf0009b70>
    9ba0:	9811883a 	mov	r8,r19
    9ba4:	b0800c04 	addi	r2,r22,48
    9ba8:	8027883a 	mov	r19,r16
    9bac:	997fffc4 	addi	r5,r19,-1
    9bb0:	98bfffc5 	stb	r2,-1(r19)
    9bb4:	dc002917 	ldw	r16,164(sp)
    9bb8:	2f006a2e 	bgeu	r5,fp,9d64 <___vfprintf_internal_r+0x21d0>
    9bbc:	d9c02384 	addi	r7,sp,142
    9bc0:	3ccfc83a 	sub	r7,r7,r19
    9bc4:	d9002344 	addi	r4,sp,141
    9bc8:	e1cf883a 	add	r7,fp,r7
    9bcc:	00000106 	br	9bd4 <___vfprintf_internal_r+0x2040>
    9bd0:	28800003 	ldbu	r2,0(r5)
    9bd4:	20800005 	stb	r2,0(r4)
    9bd8:	21000044 	addi	r4,r4,1
    9bdc:	29400044 	addi	r5,r5,1
    9be0:	393ffb1e 	bne	r7,r4,9bd0 <__alt_data_end+0xf0009bd0>
    9be4:	d8802304 	addi	r2,sp,140
    9be8:	14c5c83a 	sub	r2,r2,r19
    9bec:	d8c02344 	addi	r3,sp,141
    9bf0:	1885883a 	add	r2,r3,r2
    9bf4:	003f7006 	br	99b8 <__alt_data_end+0xf00099b8>
    9bf8:	0005883a 	mov	r2,zero
    9bfc:	003f0f06 	br	983c <__alt_data_end+0xf000983c>
    9c00:	d8c03217 	ldw	r3,200(sp)
    9c04:	18c00044 	addi	r3,r3,1
    9c08:	d8c02e15 	stw	r3,184(sp)
    9c0c:	1805883a 	mov	r2,r3
    9c10:	183fb20e 	bge	r3,zero,9adc <__alt_data_end+0xf0009adc>
    9c14:	0005883a 	mov	r2,zero
    9c18:	003fb006 	br	9adc <__alt_data_end+0xf0009adc>
    9c1c:	d9003617 	ldw	r4,216(sp)
    9c20:	000d883a 	mov	r6,zero
    9c24:	000f883a 	mov	r7,zero
    9c28:	980b883a 	mov	r5,r19
    9c2c:	d8c03c15 	stw	r3,240(sp)
    9c30:	da003d15 	stw	r8,244(sp)
    9c34:	00120fc0 	call	120fc <__eqdf2>
    9c38:	d8c03c17 	ldw	r3,240(sp)
    9c3c:	da003d17 	ldw	r8,244(sp)
    9c40:	103f9826 	beq	r2,zero,9aa4 <__alt_data_end+0xf0009aa4>
    9c44:	00800044 	movi	r2,1
    9c48:	10c7c83a 	sub	r3,r2,r3
    9c4c:	d8c02615 	stw	r3,152(sp)
    9c50:	003f9506 	br	9aa8 <__alt_data_end+0xf0009aa8>
    9c54:	d9002917 	ldw	r4,164(sp)
    9c58:	d8c03217 	ldw	r3,200(sp)
    9c5c:	20800044 	addi	r2,r4,1
    9c60:	1885883a 	add	r2,r3,r2
    9c64:	d8802e15 	stw	r2,184(sp)
    9c68:	103dbf0e 	bge	r2,zero,9368 <__alt_data_end+0xf0009368>
    9c6c:	0005883a 	mov	r2,zero
    9c70:	003dbd06 	br	9368 <__alt_data_end+0xf0009368>
    9c74:	2000211e 	bne	r4,zero,9cfc <___vfprintf_internal_r+0x2168>
    9c78:	9480004c 	andi	r18,r18,1
    9c7c:	90001f1e 	bne	r18,zero,9cfc <___vfprintf_internal_r+0x2168>
    9c80:	00800044 	movi	r2,1
    9c84:	d8802e15 	stw	r2,184(sp)
    9c88:	003db706 	br	9368 <__alt_data_end+0xf0009368>
    9c8c:	00800b44 	movi	r2,45
    9c90:	05adc83a 	sub	r22,zero,r22
    9c94:	d8802305 	stb	r2,140(sp)
    9c98:	003f3f06 	br	9998 <__alt_data_end+0xf0009998>
    9c9c:	0005883a 	mov	r2,zero
    9ca0:	003f5206 	br	99ec <__alt_data_end+0xf00099ec>
    9ca4:	90a4703a 	and	r18,r18,r2
    9ca8:	903f4e26 	beq	r18,zero,99e4 <__alt_data_end+0xf00099e4>
    9cac:	003f4a06 	br	99d8 <__alt_data_end+0xf00099d8>
    9cb0:	00800084 	movi	r2,2
    9cb4:	10c5c83a 	sub	r2,r2,r3
    9cb8:	003f8406 	br	9acc <__alt_data_end+0xf0009acc>
    9cbc:	d8802d17 	ldw	r2,180(sp)
    9cc0:	d9002d17 	ldw	r4,180(sp)
    9cc4:	ac400043 	ldbu	r17,1(r21)
    9cc8:	10800017 	ldw	r2,0(r2)
    9ccc:	582b883a 	mov	r21,r11
    9cd0:	d8802915 	stw	r2,164(sp)
    9cd4:	20800104 	addi	r2,r4,4
    9cd8:	d9002917 	ldw	r4,164(sp)
    9cdc:	d8802d15 	stw	r2,180(sp)
    9ce0:	203e7a0e 	bge	r4,zero,96cc <__alt_data_end+0xf00096cc>
    9ce4:	8c403fcc 	andi	r17,r17,255
    9ce8:	00bfffc4 	movi	r2,-1
    9cec:	8c40201c 	xori	r17,r17,128
    9cf0:	d8802915 	stw	r2,164(sp)
    9cf4:	8c7fe004 	addi	r17,r17,-128
    9cf8:	00380706 	br	7d18 <__alt_data_end+0xf0007d18>
    9cfc:	d8c02917 	ldw	r3,164(sp)
    9d00:	18c00084 	addi	r3,r3,2
    9d04:	d8c02e15 	stw	r3,184(sp)
    9d08:	1805883a 	mov	r2,r3
    9d0c:	183d960e 	bge	r3,zero,9368 <__alt_data_end+0xf0009368>
    9d10:	003fd606 	br	9c6c <__alt_data_end+0xf0009c6c>
    9d14:	0005883a 	mov	r2,zero
    9d18:	003f8e06 	br	9b54 <__alt_data_end+0xf0009b54>
    9d1c:	9080004c 	andi	r2,r18,1
    9d20:	103f811e 	bne	r2,zero,9b28 <__alt_data_end+0xf0009b28>
    9d24:	d8802117 	ldw	r2,132(sp)
    9d28:	1405c83a 	sub	r2,r2,r16
    9d2c:	d8803315 	stw	r2,204(sp)
    9d30:	b47ef326 	beq	r22,r17,9900 <__alt_data_end+0xf0009900>
    9d34:	dd802617 	ldw	r22,152(sp)
    9d38:	003f1106 	br	9980 <__alt_data_end+0xf0009980>
    9d3c:	d9c02785 	stb	r7,158(sp)
    9d40:	00390406 	br	8154 <__alt_data_end+0xf0008154>
    9d44:	d9c02785 	stb	r7,158(sp)
    9d48:	0038d306 	br	8098 <__alt_data_end+0xf0008098>
    9d4c:	d9c02785 	stb	r7,158(sp)
    9d50:	003a6106 	br	86d8 <__alt_data_end+0xf00086d8>
    9d54:	d9c02785 	stb	r7,158(sp)
    9d58:	003af806 	br	893c <__alt_data_end+0xf000893c>
    9d5c:	0005883a 	mov	r2,zero
    9d60:	003d7e06 	br	935c <__alt_data_end+0xf000935c>
    9d64:	d8802344 	addi	r2,sp,141
    9d68:	003f1306 	br	99b8 <__alt_data_end+0xf00099b8>
    9d6c:	d9c02785 	stb	r7,158(sp)
    9d70:	00392306 	br	8200 <__alt_data_end+0xf0008200>
    9d74:	d9c02785 	stb	r7,158(sp)
    9d78:	003aa906 	br	8820 <__alt_data_end+0xf0008820>
    9d7c:	d9c02785 	stb	r7,158(sp)
    9d80:	003a3d06 	br	8678 <__alt_data_end+0xf0008678>
    9d84:	d9c02785 	stb	r7,158(sp)
    9d88:	003aca06 	br	88b4 <__alt_data_end+0xf00088b4>

00009d8c <__vfprintf_internal>:
    9d8c:	00820034 	movhi	r2,2048
    9d90:	108ab704 	addi	r2,r2,10972
    9d94:	300f883a 	mov	r7,r6
    9d98:	280d883a 	mov	r6,r5
    9d9c:	200b883a 	mov	r5,r4
    9da0:	11000017 	ldw	r4,0(r2)
    9da4:	0007b941 	jmpi	7b94 <___vfprintf_internal_r>

00009da8 <__sbprintf>:
    9da8:	2880030b 	ldhu	r2,12(r5)
    9dac:	2ac01917 	ldw	r11,100(r5)
    9db0:	2a80038b 	ldhu	r10,14(r5)
    9db4:	2a400717 	ldw	r9,28(r5)
    9db8:	2a000917 	ldw	r8,36(r5)
    9dbc:	defee204 	addi	sp,sp,-1144
    9dc0:	00c10004 	movi	r3,1024
    9dc4:	dc011a15 	stw	r16,1128(sp)
    9dc8:	10bfff4c 	andi	r2,r2,65533
    9dcc:	2821883a 	mov	r16,r5
    9dd0:	d8cb883a 	add	r5,sp,r3
    9dd4:	dc811c15 	stw	r18,1136(sp)
    9dd8:	dc411b15 	stw	r17,1132(sp)
    9ddc:	dfc11d15 	stw	ra,1140(sp)
    9de0:	2025883a 	mov	r18,r4
    9de4:	d881030d 	sth	r2,1036(sp)
    9de8:	dac11915 	stw	r11,1124(sp)
    9dec:	da81038d 	sth	r10,1038(sp)
    9df0:	da410715 	stw	r9,1052(sp)
    9df4:	da010915 	stw	r8,1060(sp)
    9df8:	dec10015 	stw	sp,1024(sp)
    9dfc:	dec10415 	stw	sp,1040(sp)
    9e00:	d8c10215 	stw	r3,1032(sp)
    9e04:	d8c10515 	stw	r3,1044(sp)
    9e08:	d8010615 	stw	zero,1048(sp)
    9e0c:	0007b940 	call	7b94 <___vfprintf_internal_r>
    9e10:	1023883a 	mov	r17,r2
    9e14:	10000416 	blt	r2,zero,9e28 <__sbprintf+0x80>
    9e18:	d9410004 	addi	r5,sp,1024
    9e1c:	9009883a 	mov	r4,r18
    9e20:	000ba5c0 	call	ba5c <_fflush_r>
    9e24:	10000d1e 	bne	r2,zero,9e5c <__sbprintf+0xb4>
    9e28:	d881030b 	ldhu	r2,1036(sp)
    9e2c:	1080100c 	andi	r2,r2,64
    9e30:	10000326 	beq	r2,zero,9e40 <__sbprintf+0x98>
    9e34:	8080030b 	ldhu	r2,12(r16)
    9e38:	10801014 	ori	r2,r2,64
    9e3c:	8080030d 	sth	r2,12(r16)
    9e40:	8805883a 	mov	r2,r17
    9e44:	dfc11d17 	ldw	ra,1140(sp)
    9e48:	dc811c17 	ldw	r18,1136(sp)
    9e4c:	dc411b17 	ldw	r17,1132(sp)
    9e50:	dc011a17 	ldw	r16,1128(sp)
    9e54:	dec11e04 	addi	sp,sp,1144
    9e58:	f800283a 	ret
    9e5c:	047fffc4 	movi	r17,-1
    9e60:	003ff106 	br	9e28 <__alt_data_end+0xf0009e28>

00009e64 <__swsetup_r>:
    9e64:	00820034 	movhi	r2,2048
    9e68:	defffd04 	addi	sp,sp,-12
    9e6c:	108ab704 	addi	r2,r2,10972
    9e70:	dc400115 	stw	r17,4(sp)
    9e74:	2023883a 	mov	r17,r4
    9e78:	11000017 	ldw	r4,0(r2)
    9e7c:	dc000015 	stw	r16,0(sp)
    9e80:	dfc00215 	stw	ra,8(sp)
    9e84:	2821883a 	mov	r16,r5
    9e88:	20000226 	beq	r4,zero,9e94 <__swsetup_r+0x30>
    9e8c:	20800e17 	ldw	r2,56(r4)
    9e90:	10003126 	beq	r2,zero,9f58 <__swsetup_r+0xf4>
    9e94:	8080030b 	ldhu	r2,12(r16)
    9e98:	10c0020c 	andi	r3,r2,8
    9e9c:	1009883a 	mov	r4,r2
    9ea0:	18000f26 	beq	r3,zero,9ee0 <__swsetup_r+0x7c>
    9ea4:	80c00417 	ldw	r3,16(r16)
    9ea8:	18001526 	beq	r3,zero,9f00 <__swsetup_r+0x9c>
    9eac:	1100004c 	andi	r4,r2,1
    9eb0:	20001c1e 	bne	r4,zero,9f24 <__swsetup_r+0xc0>
    9eb4:	1080008c 	andi	r2,r2,2
    9eb8:	1000291e 	bne	r2,zero,9f60 <__swsetup_r+0xfc>
    9ebc:	80800517 	ldw	r2,20(r16)
    9ec0:	80800215 	stw	r2,8(r16)
    9ec4:	18001c26 	beq	r3,zero,9f38 <__swsetup_r+0xd4>
    9ec8:	0005883a 	mov	r2,zero
    9ecc:	dfc00217 	ldw	ra,8(sp)
    9ed0:	dc400117 	ldw	r17,4(sp)
    9ed4:	dc000017 	ldw	r16,0(sp)
    9ed8:	dec00304 	addi	sp,sp,12
    9edc:	f800283a 	ret
    9ee0:	2080040c 	andi	r2,r4,16
    9ee4:	10002e26 	beq	r2,zero,9fa0 <__swsetup_r+0x13c>
    9ee8:	2080010c 	andi	r2,r4,4
    9eec:	10001e1e 	bne	r2,zero,9f68 <__swsetup_r+0x104>
    9ef0:	80c00417 	ldw	r3,16(r16)
    9ef4:	20800214 	ori	r2,r4,8
    9ef8:	8080030d 	sth	r2,12(r16)
    9efc:	183feb1e 	bne	r3,zero,9eac <__alt_data_end+0xf0009eac>
    9f00:	1100a00c 	andi	r4,r2,640
    9f04:	01408004 	movi	r5,512
    9f08:	217fe826 	beq	r4,r5,9eac <__alt_data_end+0xf0009eac>
    9f0c:	800b883a 	mov	r5,r16
    9f10:	8809883a 	mov	r4,r17
    9f14:	000c9dc0 	call	c9dc <__smakebuf_r>
    9f18:	8080030b 	ldhu	r2,12(r16)
    9f1c:	80c00417 	ldw	r3,16(r16)
    9f20:	003fe206 	br	9eac <__alt_data_end+0xf0009eac>
    9f24:	80800517 	ldw	r2,20(r16)
    9f28:	80000215 	stw	zero,8(r16)
    9f2c:	0085c83a 	sub	r2,zero,r2
    9f30:	80800615 	stw	r2,24(r16)
    9f34:	183fe41e 	bne	r3,zero,9ec8 <__alt_data_end+0xf0009ec8>
    9f38:	80c0030b 	ldhu	r3,12(r16)
    9f3c:	0005883a 	mov	r2,zero
    9f40:	1900200c 	andi	r4,r3,128
    9f44:	203fe126 	beq	r4,zero,9ecc <__alt_data_end+0xf0009ecc>
    9f48:	18c01014 	ori	r3,r3,64
    9f4c:	80c0030d 	sth	r3,12(r16)
    9f50:	00bfffc4 	movi	r2,-1
    9f54:	003fdd06 	br	9ecc <__alt_data_end+0xf0009ecc>
    9f58:	000be380 	call	be38 <__sinit>
    9f5c:	003fcd06 	br	9e94 <__alt_data_end+0xf0009e94>
    9f60:	0005883a 	mov	r2,zero
    9f64:	003fd606 	br	9ec0 <__alt_data_end+0xf0009ec0>
    9f68:	81400c17 	ldw	r5,48(r16)
    9f6c:	28000626 	beq	r5,zero,9f88 <__swsetup_r+0x124>
    9f70:	80801004 	addi	r2,r16,64
    9f74:	28800326 	beq	r5,r2,9f84 <__swsetup_r+0x120>
    9f78:	8809883a 	mov	r4,r17
    9f7c:	000bfac0 	call	bfac <_free_r>
    9f80:	8100030b 	ldhu	r4,12(r16)
    9f84:	80000c15 	stw	zero,48(r16)
    9f88:	80c00417 	ldw	r3,16(r16)
    9f8c:	00bff6c4 	movi	r2,-37
    9f90:	1108703a 	and	r4,r2,r4
    9f94:	80000115 	stw	zero,4(r16)
    9f98:	80c00015 	stw	r3,0(r16)
    9f9c:	003fd506 	br	9ef4 <__alt_data_end+0xf0009ef4>
    9fa0:	00800244 	movi	r2,9
    9fa4:	88800015 	stw	r2,0(r17)
    9fa8:	20801014 	ori	r2,r4,64
    9fac:	8080030d 	sth	r2,12(r16)
    9fb0:	00bfffc4 	movi	r2,-1
    9fb4:	003fc506 	br	9ecc <__alt_data_end+0xf0009ecc>

00009fb8 <quorem>:
    9fb8:	defff704 	addi	sp,sp,-36
    9fbc:	dc800215 	stw	r18,8(sp)
    9fc0:	20800417 	ldw	r2,16(r4)
    9fc4:	2c800417 	ldw	r18,16(r5)
    9fc8:	dfc00815 	stw	ra,32(sp)
    9fcc:	ddc00715 	stw	r23,28(sp)
    9fd0:	dd800615 	stw	r22,24(sp)
    9fd4:	dd400515 	stw	r21,20(sp)
    9fd8:	dd000415 	stw	r20,16(sp)
    9fdc:	dcc00315 	stw	r19,12(sp)
    9fe0:	dc400115 	stw	r17,4(sp)
    9fe4:	dc000015 	stw	r16,0(sp)
    9fe8:	14807116 	blt	r2,r18,a1b0 <quorem+0x1f8>
    9fec:	94bfffc4 	addi	r18,r18,-1
    9ff0:	94ad883a 	add	r22,r18,r18
    9ff4:	b5ad883a 	add	r22,r22,r22
    9ff8:	2c400504 	addi	r17,r5,20
    9ffc:	8da9883a 	add	r20,r17,r22
    a000:	25400504 	addi	r21,r4,20
    a004:	282f883a 	mov	r23,r5
    a008:	adad883a 	add	r22,r21,r22
    a00c:	a1400017 	ldw	r5,0(r20)
    a010:	2021883a 	mov	r16,r4
    a014:	b1000017 	ldw	r4,0(r22)
    a018:	29400044 	addi	r5,r5,1
    a01c:	00076140 	call	7614 <__udivsi3>
    a020:	1027883a 	mov	r19,r2
    a024:	10002c26 	beq	r2,zero,a0d8 <quorem+0x120>
    a028:	a813883a 	mov	r9,r21
    a02c:	880b883a 	mov	r5,r17
    a030:	0009883a 	mov	r4,zero
    a034:	000d883a 	mov	r6,zero
    a038:	2a000017 	ldw	r8,0(r5)
    a03c:	49c00017 	ldw	r7,0(r9)
    a040:	29400104 	addi	r5,r5,4
    a044:	40bfffcc 	andi	r2,r8,65535
    a048:	14c5383a 	mul	r2,r2,r19
    a04c:	4010d43a 	srli	r8,r8,16
    a050:	38ffffcc 	andi	r3,r7,65535
    a054:	1105883a 	add	r2,r2,r4
    a058:	1008d43a 	srli	r4,r2,16
    a05c:	44d1383a 	mul	r8,r8,r19
    a060:	198d883a 	add	r6,r3,r6
    a064:	10ffffcc 	andi	r3,r2,65535
    a068:	30c7c83a 	sub	r3,r6,r3
    a06c:	380ed43a 	srli	r7,r7,16
    a070:	4105883a 	add	r2,r8,r4
    a074:	180dd43a 	srai	r6,r3,16
    a078:	113fffcc 	andi	r4,r2,65535
    a07c:	390fc83a 	sub	r7,r7,r4
    a080:	398d883a 	add	r6,r7,r6
    a084:	300e943a 	slli	r7,r6,16
    a088:	18ffffcc 	andi	r3,r3,65535
    a08c:	1008d43a 	srli	r4,r2,16
    a090:	38ceb03a 	or	r7,r7,r3
    a094:	49c00015 	stw	r7,0(r9)
    a098:	300dd43a 	srai	r6,r6,16
    a09c:	4a400104 	addi	r9,r9,4
    a0a0:	a17fe52e 	bgeu	r20,r5,a038 <__alt_data_end+0xf000a038>
    a0a4:	b0800017 	ldw	r2,0(r22)
    a0a8:	10000b1e 	bne	r2,zero,a0d8 <quorem+0x120>
    a0ac:	b0bfff04 	addi	r2,r22,-4
    a0b0:	a880082e 	bgeu	r21,r2,a0d4 <quorem+0x11c>
    a0b4:	b0ffff17 	ldw	r3,-4(r22)
    a0b8:	18000326 	beq	r3,zero,a0c8 <quorem+0x110>
    a0bc:	00000506 	br	a0d4 <quorem+0x11c>
    a0c0:	10c00017 	ldw	r3,0(r2)
    a0c4:	1800031e 	bne	r3,zero,a0d4 <quorem+0x11c>
    a0c8:	10bfff04 	addi	r2,r2,-4
    a0cc:	94bfffc4 	addi	r18,r18,-1
    a0d0:	a8bffb36 	bltu	r21,r2,a0c0 <__alt_data_end+0xf000a0c0>
    a0d4:	84800415 	stw	r18,16(r16)
    a0d8:	b80b883a 	mov	r5,r23
    a0dc:	8009883a 	mov	r4,r16
    a0e0:	000deac0 	call	deac <__mcmp>
    a0e4:	10002616 	blt	r2,zero,a180 <quorem+0x1c8>
    a0e8:	9cc00044 	addi	r19,r19,1
    a0ec:	a805883a 	mov	r2,r21
    a0f0:	000b883a 	mov	r5,zero
    a0f4:	11000017 	ldw	r4,0(r2)
    a0f8:	89800017 	ldw	r6,0(r17)
    a0fc:	10800104 	addi	r2,r2,4
    a100:	20ffffcc 	andi	r3,r4,65535
    a104:	194b883a 	add	r5,r3,r5
    a108:	30ffffcc 	andi	r3,r6,65535
    a10c:	28c7c83a 	sub	r3,r5,r3
    a110:	300cd43a 	srli	r6,r6,16
    a114:	2008d43a 	srli	r4,r4,16
    a118:	180bd43a 	srai	r5,r3,16
    a11c:	18ffffcc 	andi	r3,r3,65535
    a120:	2189c83a 	sub	r4,r4,r6
    a124:	2149883a 	add	r4,r4,r5
    a128:	200c943a 	slli	r6,r4,16
    a12c:	8c400104 	addi	r17,r17,4
    a130:	200bd43a 	srai	r5,r4,16
    a134:	30c6b03a 	or	r3,r6,r3
    a138:	10ffff15 	stw	r3,-4(r2)
    a13c:	a47fed2e 	bgeu	r20,r17,a0f4 <__alt_data_end+0xf000a0f4>
    a140:	9485883a 	add	r2,r18,r18
    a144:	1085883a 	add	r2,r2,r2
    a148:	a887883a 	add	r3,r21,r2
    a14c:	18800017 	ldw	r2,0(r3)
    a150:	10000b1e 	bne	r2,zero,a180 <quorem+0x1c8>
    a154:	18bfff04 	addi	r2,r3,-4
    a158:	a880082e 	bgeu	r21,r2,a17c <quorem+0x1c4>
    a15c:	18ffff17 	ldw	r3,-4(r3)
    a160:	18000326 	beq	r3,zero,a170 <quorem+0x1b8>
    a164:	00000506 	br	a17c <quorem+0x1c4>
    a168:	10c00017 	ldw	r3,0(r2)
    a16c:	1800031e 	bne	r3,zero,a17c <quorem+0x1c4>
    a170:	10bfff04 	addi	r2,r2,-4
    a174:	94bfffc4 	addi	r18,r18,-1
    a178:	a8bffb36 	bltu	r21,r2,a168 <__alt_data_end+0xf000a168>
    a17c:	84800415 	stw	r18,16(r16)
    a180:	9805883a 	mov	r2,r19
    a184:	dfc00817 	ldw	ra,32(sp)
    a188:	ddc00717 	ldw	r23,28(sp)
    a18c:	dd800617 	ldw	r22,24(sp)
    a190:	dd400517 	ldw	r21,20(sp)
    a194:	dd000417 	ldw	r20,16(sp)
    a198:	dcc00317 	ldw	r19,12(sp)
    a19c:	dc800217 	ldw	r18,8(sp)
    a1a0:	dc400117 	ldw	r17,4(sp)
    a1a4:	dc000017 	ldw	r16,0(sp)
    a1a8:	dec00904 	addi	sp,sp,36
    a1ac:	f800283a 	ret
    a1b0:	0005883a 	mov	r2,zero
    a1b4:	003ff306 	br	a184 <__alt_data_end+0xf000a184>

0000a1b8 <_dtoa_r>:
    a1b8:	20801017 	ldw	r2,64(r4)
    a1bc:	deffde04 	addi	sp,sp,-136
    a1c0:	df002015 	stw	fp,128(sp)
    a1c4:	dcc01b15 	stw	r19,108(sp)
    a1c8:	dc801a15 	stw	r18,104(sp)
    a1cc:	dc401915 	stw	r17,100(sp)
    a1d0:	dc001815 	stw	r16,96(sp)
    a1d4:	dfc02115 	stw	ra,132(sp)
    a1d8:	ddc01f15 	stw	r23,124(sp)
    a1dc:	dd801e15 	stw	r22,120(sp)
    a1e0:	dd401d15 	stw	r21,116(sp)
    a1e4:	dd001c15 	stw	r20,112(sp)
    a1e8:	d9c00315 	stw	r7,12(sp)
    a1ec:	2039883a 	mov	fp,r4
    a1f0:	3023883a 	mov	r17,r6
    a1f4:	2825883a 	mov	r18,r5
    a1f8:	dc002417 	ldw	r16,144(sp)
    a1fc:	3027883a 	mov	r19,r6
    a200:	10000826 	beq	r2,zero,a224 <_dtoa_r+0x6c>
    a204:	21801117 	ldw	r6,68(r4)
    a208:	00c00044 	movi	r3,1
    a20c:	100b883a 	mov	r5,r2
    a210:	1986983a 	sll	r3,r3,r6
    a214:	11800115 	stw	r6,4(r2)
    a218:	10c00215 	stw	r3,8(r2)
    a21c:	000d68c0 	call	d68c <_Bfree>
    a220:	e0001015 	stw	zero,64(fp)
    a224:	88002e16 	blt	r17,zero,a2e0 <_dtoa_r+0x128>
    a228:	80000015 	stw	zero,0(r16)
    a22c:	889ffc2c 	andhi	r2,r17,32752
    a230:	00dffc34 	movhi	r3,32752
    a234:	10c01c26 	beq	r2,r3,a2a8 <_dtoa_r+0xf0>
    a238:	000d883a 	mov	r6,zero
    a23c:	000f883a 	mov	r7,zero
    a240:	9009883a 	mov	r4,r18
    a244:	980b883a 	mov	r5,r19
    a248:	00120fc0 	call	120fc <__eqdf2>
    a24c:	10002b1e 	bne	r2,zero,a2fc <_dtoa_r+0x144>
    a250:	d9c02317 	ldw	r7,140(sp)
    a254:	00800044 	movi	r2,1
    a258:	38800015 	stw	r2,0(r7)
    a25c:	d8802517 	ldw	r2,148(sp)
    a260:	10019e26 	beq	r2,zero,a8dc <_dtoa_r+0x724>
    a264:	d8c02517 	ldw	r3,148(sp)
    a268:	00820034 	movhi	r2,2048
    a26c:	1080a444 	addi	r2,r2,657
    a270:	18800015 	stw	r2,0(r3)
    a274:	10bfffc4 	addi	r2,r2,-1
    a278:	dfc02117 	ldw	ra,132(sp)
    a27c:	df002017 	ldw	fp,128(sp)
    a280:	ddc01f17 	ldw	r23,124(sp)
    a284:	dd801e17 	ldw	r22,120(sp)
    a288:	dd401d17 	ldw	r21,116(sp)
    a28c:	dd001c17 	ldw	r20,112(sp)
    a290:	dcc01b17 	ldw	r19,108(sp)
    a294:	dc801a17 	ldw	r18,104(sp)
    a298:	dc401917 	ldw	r17,100(sp)
    a29c:	dc001817 	ldw	r16,96(sp)
    a2a0:	dec02204 	addi	sp,sp,136
    a2a4:	f800283a 	ret
    a2a8:	d8c02317 	ldw	r3,140(sp)
    a2ac:	0089c3c4 	movi	r2,9999
    a2b0:	18800015 	stw	r2,0(r3)
    a2b4:	90017726 	beq	r18,zero,a894 <_dtoa_r+0x6dc>
    a2b8:	00820034 	movhi	r2,2048
    a2bc:	1080b004 	addi	r2,r2,704
    a2c0:	d9002517 	ldw	r4,148(sp)
    a2c4:	203fec26 	beq	r4,zero,a278 <__alt_data_end+0xf000a278>
    a2c8:	10c000c7 	ldb	r3,3(r2)
    a2cc:	1801781e 	bne	r3,zero,a8b0 <_dtoa_r+0x6f8>
    a2d0:	10c000c4 	addi	r3,r2,3
    a2d4:	d9802517 	ldw	r6,148(sp)
    a2d8:	30c00015 	stw	r3,0(r6)
    a2dc:	003fe606 	br	a278 <__alt_data_end+0xf000a278>
    a2e0:	04e00034 	movhi	r19,32768
    a2e4:	9cffffc4 	addi	r19,r19,-1
    a2e8:	00800044 	movi	r2,1
    a2ec:	8ce6703a 	and	r19,r17,r19
    a2f0:	80800015 	stw	r2,0(r16)
    a2f4:	9823883a 	mov	r17,r19
    a2f8:	003fcc06 	br	a22c <__alt_data_end+0xf000a22c>
    a2fc:	d8800204 	addi	r2,sp,8
    a300:	d8800015 	stw	r2,0(sp)
    a304:	d9c00104 	addi	r7,sp,4
    a308:	900b883a 	mov	r5,r18
    a30c:	980d883a 	mov	r6,r19
    a310:	e009883a 	mov	r4,fp
    a314:	8820d53a 	srli	r16,r17,20
    a318:	000e2780 	call	e278 <__d2b>
    a31c:	d8800915 	stw	r2,36(sp)
    a320:	8001651e 	bne	r16,zero,a8b8 <_dtoa_r+0x700>
    a324:	dd800217 	ldw	r22,8(sp)
    a328:	dc000117 	ldw	r16,4(sp)
    a32c:	00800804 	movi	r2,32
    a330:	b421883a 	add	r16,r22,r16
    a334:	80c10c84 	addi	r3,r16,1074
    a338:	10c2d10e 	bge	r2,r3,ae80 <_dtoa_r+0xcc8>
    a33c:	00801004 	movi	r2,64
    a340:	81010484 	addi	r4,r16,1042
    a344:	10c7c83a 	sub	r3,r2,r3
    a348:	9108d83a 	srl	r4,r18,r4
    a34c:	88e2983a 	sll	r17,r17,r3
    a350:	2448b03a 	or	r4,r4,r17
    a354:	00133e80 	call	133e8 <__floatunsidf>
    a358:	017f8434 	movhi	r5,65040
    a35c:	01800044 	movi	r6,1
    a360:	1009883a 	mov	r4,r2
    a364:	194b883a 	add	r5,r3,r5
    a368:	843fffc4 	addi	r16,r16,-1
    a36c:	d9801115 	stw	r6,68(sp)
    a370:	000d883a 	mov	r6,zero
    a374:	01cffe34 	movhi	r7,16376
    a378:	0012a6c0 	call	12a6c <__subdf3>
    a37c:	0198dbf4 	movhi	r6,25455
    a380:	01cff4f4 	movhi	r7,16339
    a384:	3190d844 	addi	r6,r6,17249
    a388:	39e1e9c4 	addi	r7,r7,-30809
    a38c:	1009883a 	mov	r4,r2
    a390:	180b883a 	mov	r5,r3
    a394:	00123540 	call	12354 <__muldf3>
    a398:	01a2d874 	movhi	r6,35681
    a39c:	01cff1f4 	movhi	r7,16327
    a3a0:	31b22cc4 	addi	r6,r6,-14157
    a3a4:	39e28a04 	addi	r7,r7,-30168
    a3a8:	180b883a 	mov	r5,r3
    a3ac:	1009883a 	mov	r4,r2
    a3b0:	00118500 	call	11850 <__adddf3>
    a3b4:	8009883a 	mov	r4,r16
    a3b8:	1029883a 	mov	r20,r2
    a3bc:	1823883a 	mov	r17,r3
    a3c0:	00071240 	call	7124 <__floatsidf>
    a3c4:	019427f4 	movhi	r6,20639
    a3c8:	01cff4f4 	movhi	r7,16339
    a3cc:	319e7ec4 	addi	r6,r6,31227
    a3d0:	39d104c4 	addi	r7,r7,17427
    a3d4:	1009883a 	mov	r4,r2
    a3d8:	180b883a 	mov	r5,r3
    a3dc:	00123540 	call	12354 <__muldf3>
    a3e0:	100d883a 	mov	r6,r2
    a3e4:	180f883a 	mov	r7,r3
    a3e8:	a009883a 	mov	r4,r20
    a3ec:	880b883a 	mov	r5,r17
    a3f0:	00118500 	call	11850 <__adddf3>
    a3f4:	1009883a 	mov	r4,r2
    a3f8:	180b883a 	mov	r5,r3
    a3fc:	1029883a 	mov	r20,r2
    a400:	1823883a 	mov	r17,r3
    a404:	00133680 	call	13368 <__fixdfsi>
    a408:	000d883a 	mov	r6,zero
    a40c:	000f883a 	mov	r7,zero
    a410:	a009883a 	mov	r4,r20
    a414:	880b883a 	mov	r5,r17
    a418:	d8800515 	stw	r2,20(sp)
    a41c:	00122600 	call	12260 <__ledf2>
    a420:	10028716 	blt	r2,zero,ae40 <_dtoa_r+0xc88>
    a424:	d8c00517 	ldw	r3,20(sp)
    a428:	00800584 	movi	r2,22
    a42c:	10c27536 	bltu	r2,r3,ae04 <_dtoa_r+0xc4c>
    a430:	180490fa 	slli	r2,r3,3
    a434:	00c20034 	movhi	r3,2048
    a438:	18c0cc04 	addi	r3,r3,816
    a43c:	1885883a 	add	r2,r3,r2
    a440:	11000017 	ldw	r4,0(r2)
    a444:	11400117 	ldw	r5,4(r2)
    a448:	900d883a 	mov	r6,r18
    a44c:	980f883a 	mov	r7,r19
    a450:	00121840 	call	12184 <__gedf2>
    a454:	00828d0e 	bge	zero,r2,ae8c <_dtoa_r+0xcd4>
    a458:	d9000517 	ldw	r4,20(sp)
    a45c:	d8000e15 	stw	zero,56(sp)
    a460:	213fffc4 	addi	r4,r4,-1
    a464:	d9000515 	stw	r4,20(sp)
    a468:	b42dc83a 	sub	r22,r22,r16
    a46c:	b5bfffc4 	addi	r22,r22,-1
    a470:	b0026f16 	blt	r22,zero,ae30 <_dtoa_r+0xc78>
    a474:	d8000815 	stw	zero,32(sp)
    a478:	d9c00517 	ldw	r7,20(sp)
    a47c:	38026416 	blt	r7,zero,ae10 <_dtoa_r+0xc58>
    a480:	b1ed883a 	add	r22,r22,r7
    a484:	d9c00d15 	stw	r7,52(sp)
    a488:	d8000a15 	stw	zero,40(sp)
    a48c:	d9800317 	ldw	r6,12(sp)
    a490:	00800244 	movi	r2,9
    a494:	11811436 	bltu	r2,r6,a8e8 <_dtoa_r+0x730>
    a498:	00800144 	movi	r2,5
    a49c:	1184e10e 	bge	r2,r6,b824 <_dtoa_r+0x166c>
    a4a0:	31bfff04 	addi	r6,r6,-4
    a4a4:	d9800315 	stw	r6,12(sp)
    a4a8:	0023883a 	mov	r17,zero
    a4ac:	d9800317 	ldw	r6,12(sp)
    a4b0:	008000c4 	movi	r2,3
    a4b4:	30836726 	beq	r6,r2,b254 <_dtoa_r+0x109c>
    a4b8:	1183410e 	bge	r2,r6,b1c0 <_dtoa_r+0x1008>
    a4bc:	d9c00317 	ldw	r7,12(sp)
    a4c0:	00800104 	movi	r2,4
    a4c4:	38827c26 	beq	r7,r2,aeb8 <_dtoa_r+0xd00>
    a4c8:	00800144 	movi	r2,5
    a4cc:	3884c41e 	bne	r7,r2,b7e0 <_dtoa_r+0x1628>
    a4d0:	00800044 	movi	r2,1
    a4d4:	d8800b15 	stw	r2,44(sp)
    a4d8:	d8c00517 	ldw	r3,20(sp)
    a4dc:	d9002217 	ldw	r4,136(sp)
    a4e0:	1907883a 	add	r3,r3,r4
    a4e4:	19800044 	addi	r6,r3,1
    a4e8:	d8c00c15 	stw	r3,48(sp)
    a4ec:	d9800615 	stw	r6,24(sp)
    a4f0:	0183a40e 	bge	zero,r6,b384 <_dtoa_r+0x11cc>
    a4f4:	d9800617 	ldw	r6,24(sp)
    a4f8:	3021883a 	mov	r16,r6
    a4fc:	e0001115 	stw	zero,68(fp)
    a500:	008005c4 	movi	r2,23
    a504:	1184c92e 	bgeu	r2,r6,b82c <_dtoa_r+0x1674>
    a508:	00c00044 	movi	r3,1
    a50c:	00800104 	movi	r2,4
    a510:	1085883a 	add	r2,r2,r2
    a514:	11000504 	addi	r4,r2,20
    a518:	180b883a 	mov	r5,r3
    a51c:	18c00044 	addi	r3,r3,1
    a520:	313ffb2e 	bgeu	r6,r4,a510 <__alt_data_end+0xf000a510>
    a524:	e1401115 	stw	r5,68(fp)
    a528:	e009883a 	mov	r4,fp
    a52c:	000d5e40 	call	d5e4 <_Balloc>
    a530:	d8800715 	stw	r2,28(sp)
    a534:	e0801015 	stw	r2,64(fp)
    a538:	00800384 	movi	r2,14
    a53c:	1400f736 	bltu	r2,r16,a91c <_dtoa_r+0x764>
    a540:	8800f626 	beq	r17,zero,a91c <_dtoa_r+0x764>
    a544:	d9c00517 	ldw	r7,20(sp)
    a548:	01c39a0e 	bge	zero,r7,b3b4 <_dtoa_r+0x11fc>
    a54c:	388003cc 	andi	r2,r7,15
    a550:	100490fa 	slli	r2,r2,3
    a554:	382bd13a 	srai	r21,r7,4
    a558:	00c20034 	movhi	r3,2048
    a55c:	18c0cc04 	addi	r3,r3,816
    a560:	1885883a 	add	r2,r3,r2
    a564:	a8c0040c 	andi	r3,r21,16
    a568:	12400017 	ldw	r9,0(r2)
    a56c:	12000117 	ldw	r8,4(r2)
    a570:	18037926 	beq	r3,zero,b358 <_dtoa_r+0x11a0>
    a574:	00820034 	movhi	r2,2048
    a578:	1080c204 	addi	r2,r2,776
    a57c:	11800817 	ldw	r6,32(r2)
    a580:	11c00917 	ldw	r7,36(r2)
    a584:	9009883a 	mov	r4,r18
    a588:	980b883a 	mov	r5,r19
    a58c:	da001715 	stw	r8,92(sp)
    a590:	da401615 	stw	r9,88(sp)
    a594:	000683c0 	call	683c <__divdf3>
    a598:	da001717 	ldw	r8,92(sp)
    a59c:	da401617 	ldw	r9,88(sp)
    a5a0:	ad4003cc 	andi	r21,r21,15
    a5a4:	040000c4 	movi	r16,3
    a5a8:	1023883a 	mov	r17,r2
    a5ac:	1829883a 	mov	r20,r3
    a5b0:	a8001126 	beq	r21,zero,a5f8 <_dtoa_r+0x440>
    a5b4:	05c20034 	movhi	r23,2048
    a5b8:	bdc0c204 	addi	r23,r23,776
    a5bc:	4805883a 	mov	r2,r9
    a5c0:	4007883a 	mov	r3,r8
    a5c4:	a980004c 	andi	r6,r21,1
    a5c8:	1009883a 	mov	r4,r2
    a5cc:	a82bd07a 	srai	r21,r21,1
    a5d0:	180b883a 	mov	r5,r3
    a5d4:	30000426 	beq	r6,zero,a5e8 <_dtoa_r+0x430>
    a5d8:	b9800017 	ldw	r6,0(r23)
    a5dc:	b9c00117 	ldw	r7,4(r23)
    a5e0:	84000044 	addi	r16,r16,1
    a5e4:	00123540 	call	12354 <__muldf3>
    a5e8:	bdc00204 	addi	r23,r23,8
    a5ec:	a83ff51e 	bne	r21,zero,a5c4 <__alt_data_end+0xf000a5c4>
    a5f0:	1013883a 	mov	r9,r2
    a5f4:	1811883a 	mov	r8,r3
    a5f8:	480d883a 	mov	r6,r9
    a5fc:	400f883a 	mov	r7,r8
    a600:	8809883a 	mov	r4,r17
    a604:	a00b883a 	mov	r5,r20
    a608:	000683c0 	call	683c <__divdf3>
    a60c:	d8800f15 	stw	r2,60(sp)
    a610:	d8c01015 	stw	r3,64(sp)
    a614:	d8c00e17 	ldw	r3,56(sp)
    a618:	18000626 	beq	r3,zero,a634 <_dtoa_r+0x47c>
    a61c:	d9000f17 	ldw	r4,60(sp)
    a620:	d9401017 	ldw	r5,64(sp)
    a624:	000d883a 	mov	r6,zero
    a628:	01cffc34 	movhi	r7,16368
    a62c:	00122600 	call	12260 <__ledf2>
    a630:	10040b16 	blt	r2,zero,b660 <_dtoa_r+0x14a8>
    a634:	8009883a 	mov	r4,r16
    a638:	00071240 	call	7124 <__floatsidf>
    a63c:	d9800f17 	ldw	r6,60(sp)
    a640:	d9c01017 	ldw	r7,64(sp)
    a644:	1009883a 	mov	r4,r2
    a648:	180b883a 	mov	r5,r3
    a64c:	00123540 	call	12354 <__muldf3>
    a650:	000d883a 	mov	r6,zero
    a654:	01d00734 	movhi	r7,16412
    a658:	1009883a 	mov	r4,r2
    a65c:	180b883a 	mov	r5,r3
    a660:	00118500 	call	11850 <__adddf3>
    a664:	1021883a 	mov	r16,r2
    a668:	d8800617 	ldw	r2,24(sp)
    a66c:	047f3034 	movhi	r17,64704
    a670:	1c63883a 	add	r17,r3,r17
    a674:	10031826 	beq	r2,zero,b2d8 <_dtoa_r+0x1120>
    a678:	d8c00517 	ldw	r3,20(sp)
    a67c:	db000617 	ldw	r12,24(sp)
    a680:	d8c01315 	stw	r3,76(sp)
    a684:	d9000b17 	ldw	r4,44(sp)
    a688:	20038f26 	beq	r4,zero,b4c8 <_dtoa_r+0x1310>
    a68c:	60bfffc4 	addi	r2,r12,-1
    a690:	100490fa 	slli	r2,r2,3
    a694:	00c20034 	movhi	r3,2048
    a698:	18c0cc04 	addi	r3,r3,816
    a69c:	1885883a 	add	r2,r3,r2
    a6a0:	11800017 	ldw	r6,0(r2)
    a6a4:	11c00117 	ldw	r7,4(r2)
    a6a8:	d8800717 	ldw	r2,28(sp)
    a6ac:	0009883a 	mov	r4,zero
    a6b0:	014ff834 	movhi	r5,16352
    a6b4:	db001615 	stw	r12,88(sp)
    a6b8:	15c00044 	addi	r23,r2,1
    a6bc:	000683c0 	call	683c <__divdf3>
    a6c0:	800d883a 	mov	r6,r16
    a6c4:	880f883a 	mov	r7,r17
    a6c8:	1009883a 	mov	r4,r2
    a6cc:	180b883a 	mov	r5,r3
    a6d0:	0012a6c0 	call	12a6c <__subdf3>
    a6d4:	d9401017 	ldw	r5,64(sp)
    a6d8:	d9000f17 	ldw	r4,60(sp)
    a6dc:	102b883a 	mov	r21,r2
    a6e0:	d8c01215 	stw	r3,72(sp)
    a6e4:	00133680 	call	13368 <__fixdfsi>
    a6e8:	1009883a 	mov	r4,r2
    a6ec:	1029883a 	mov	r20,r2
    a6f0:	00071240 	call	7124 <__floatsidf>
    a6f4:	d9000f17 	ldw	r4,60(sp)
    a6f8:	d9401017 	ldw	r5,64(sp)
    a6fc:	100d883a 	mov	r6,r2
    a700:	180f883a 	mov	r7,r3
    a704:	0012a6c0 	call	12a6c <__subdf3>
    a708:	1823883a 	mov	r17,r3
    a70c:	d8c00717 	ldw	r3,28(sp)
    a710:	d9401217 	ldw	r5,72(sp)
    a714:	a2000c04 	addi	r8,r20,48
    a718:	1021883a 	mov	r16,r2
    a71c:	1a000005 	stb	r8,0(r3)
    a720:	800d883a 	mov	r6,r16
    a724:	880f883a 	mov	r7,r17
    a728:	a809883a 	mov	r4,r21
    a72c:	4029883a 	mov	r20,r8
    a730:	00121840 	call	12184 <__gedf2>
    a734:	00841d16 	blt	zero,r2,b7ac <_dtoa_r+0x15f4>
    a738:	800d883a 	mov	r6,r16
    a73c:	880f883a 	mov	r7,r17
    a740:	0009883a 	mov	r4,zero
    a744:	014ffc34 	movhi	r5,16368
    a748:	0012a6c0 	call	12a6c <__subdf3>
    a74c:	d9401217 	ldw	r5,72(sp)
    a750:	100d883a 	mov	r6,r2
    a754:	180f883a 	mov	r7,r3
    a758:	a809883a 	mov	r4,r21
    a75c:	00121840 	call	12184 <__gedf2>
    a760:	db001617 	ldw	r12,88(sp)
    a764:	00840e16 	blt	zero,r2,b7a0 <_dtoa_r+0x15e8>
    a768:	00800044 	movi	r2,1
    a76c:	13006b0e 	bge	r2,r12,a91c <_dtoa_r+0x764>
    a770:	d9000717 	ldw	r4,28(sp)
    a774:	dd800f15 	stw	r22,60(sp)
    a778:	dcc01015 	stw	r19,64(sp)
    a77c:	2319883a 	add	r12,r4,r12
    a780:	dcc01217 	ldw	r19,72(sp)
    a784:	602d883a 	mov	r22,r12
    a788:	dc801215 	stw	r18,72(sp)
    a78c:	b825883a 	mov	r18,r23
    a790:	00000906 	br	a7b8 <_dtoa_r+0x600>
    a794:	0012a6c0 	call	12a6c <__subdf3>
    a798:	a80d883a 	mov	r6,r21
    a79c:	980f883a 	mov	r7,r19
    a7a0:	1009883a 	mov	r4,r2
    a7a4:	180b883a 	mov	r5,r3
    a7a8:	00122600 	call	12260 <__ledf2>
    a7ac:	1003e816 	blt	r2,zero,b750 <_dtoa_r+0x1598>
    a7b0:	b825883a 	mov	r18,r23
    a7b4:	bd83e926 	beq	r23,r22,b75c <_dtoa_r+0x15a4>
    a7b8:	a809883a 	mov	r4,r21
    a7bc:	980b883a 	mov	r5,r19
    a7c0:	000d883a 	mov	r6,zero
    a7c4:	01d00934 	movhi	r7,16420
    a7c8:	00123540 	call	12354 <__muldf3>
    a7cc:	000d883a 	mov	r6,zero
    a7d0:	01d00934 	movhi	r7,16420
    a7d4:	8009883a 	mov	r4,r16
    a7d8:	880b883a 	mov	r5,r17
    a7dc:	102b883a 	mov	r21,r2
    a7e0:	1827883a 	mov	r19,r3
    a7e4:	00123540 	call	12354 <__muldf3>
    a7e8:	180b883a 	mov	r5,r3
    a7ec:	1009883a 	mov	r4,r2
    a7f0:	1821883a 	mov	r16,r3
    a7f4:	1023883a 	mov	r17,r2
    a7f8:	00133680 	call	13368 <__fixdfsi>
    a7fc:	1009883a 	mov	r4,r2
    a800:	1029883a 	mov	r20,r2
    a804:	00071240 	call	7124 <__floatsidf>
    a808:	8809883a 	mov	r4,r17
    a80c:	800b883a 	mov	r5,r16
    a810:	100d883a 	mov	r6,r2
    a814:	180f883a 	mov	r7,r3
    a818:	0012a6c0 	call	12a6c <__subdf3>
    a81c:	a5000c04 	addi	r20,r20,48
    a820:	a80d883a 	mov	r6,r21
    a824:	980f883a 	mov	r7,r19
    a828:	1009883a 	mov	r4,r2
    a82c:	180b883a 	mov	r5,r3
    a830:	95000005 	stb	r20,0(r18)
    a834:	1021883a 	mov	r16,r2
    a838:	1823883a 	mov	r17,r3
    a83c:	00122600 	call	12260 <__ledf2>
    a840:	bdc00044 	addi	r23,r23,1
    a844:	800d883a 	mov	r6,r16
    a848:	880f883a 	mov	r7,r17
    a84c:	0009883a 	mov	r4,zero
    a850:	014ffc34 	movhi	r5,16368
    a854:	103fcf0e 	bge	r2,zero,a794 <__alt_data_end+0xf000a794>
    a858:	d8c01317 	ldw	r3,76(sp)
    a85c:	d8c00515 	stw	r3,20(sp)
    a860:	d9400917 	ldw	r5,36(sp)
    a864:	e009883a 	mov	r4,fp
    a868:	000d68c0 	call	d68c <_Bfree>
    a86c:	d9000517 	ldw	r4,20(sp)
    a870:	d9802317 	ldw	r6,140(sp)
    a874:	d9c02517 	ldw	r7,148(sp)
    a878:	b8000005 	stb	zero,0(r23)
    a87c:	20800044 	addi	r2,r4,1
    a880:	30800015 	stw	r2,0(r6)
    a884:	3802aa26 	beq	r7,zero,b330 <_dtoa_r+0x1178>
    a888:	3dc00015 	stw	r23,0(r7)
    a88c:	d8800717 	ldw	r2,28(sp)
    a890:	003e7906 	br	a278 <__alt_data_end+0xf000a278>
    a894:	00800434 	movhi	r2,16
    a898:	10bfffc4 	addi	r2,r2,-1
    a89c:	88a2703a 	and	r17,r17,r2
    a8a0:	883e851e 	bne	r17,zero,a2b8 <__alt_data_end+0xf000a2b8>
    a8a4:	00820034 	movhi	r2,2048
    a8a8:	1080ad04 	addi	r2,r2,692
    a8ac:	003e8406 	br	a2c0 <__alt_data_end+0xf000a2c0>
    a8b0:	10c00204 	addi	r3,r2,8
    a8b4:	003e8706 	br	a2d4 <__alt_data_end+0xf000a2d4>
    a8b8:	01400434 	movhi	r5,16
    a8bc:	297fffc4 	addi	r5,r5,-1
    a8c0:	994a703a 	and	r5,r19,r5
    a8c4:	9009883a 	mov	r4,r18
    a8c8:	843f0044 	addi	r16,r16,-1023
    a8cc:	294ffc34 	orhi	r5,r5,16368
    a8d0:	dd800217 	ldw	r22,8(sp)
    a8d4:	d8001115 	stw	zero,68(sp)
    a8d8:	003ea506 	br	a370 <__alt_data_end+0xf000a370>
    a8dc:	00820034 	movhi	r2,2048
    a8e0:	1080a404 	addi	r2,r2,656
    a8e4:	003e6406 	br	a278 <__alt_data_end+0xf000a278>
    a8e8:	e0001115 	stw	zero,68(fp)
    a8ec:	000b883a 	mov	r5,zero
    a8f0:	e009883a 	mov	r4,fp
    a8f4:	000d5e40 	call	d5e4 <_Balloc>
    a8f8:	01bfffc4 	movi	r6,-1
    a8fc:	01c00044 	movi	r7,1
    a900:	d8800715 	stw	r2,28(sp)
    a904:	d9800c15 	stw	r6,48(sp)
    a908:	e0801015 	stw	r2,64(fp)
    a90c:	d8000315 	stw	zero,12(sp)
    a910:	d9c00b15 	stw	r7,44(sp)
    a914:	d9800615 	stw	r6,24(sp)
    a918:	d8002215 	stw	zero,136(sp)
    a91c:	d8800117 	ldw	r2,4(sp)
    a920:	10008916 	blt	r2,zero,ab48 <_dtoa_r+0x990>
    a924:	d9000517 	ldw	r4,20(sp)
    a928:	00c00384 	movi	r3,14
    a92c:	19008616 	blt	r3,r4,ab48 <_dtoa_r+0x990>
    a930:	200490fa 	slli	r2,r4,3
    a934:	00c20034 	movhi	r3,2048
    a938:	d9802217 	ldw	r6,136(sp)
    a93c:	18c0cc04 	addi	r3,r3,816
    a940:	1885883a 	add	r2,r3,r2
    a944:	14000017 	ldw	r16,0(r2)
    a948:	14400117 	ldw	r17,4(r2)
    a94c:	30016316 	blt	r6,zero,aedc <_dtoa_r+0xd24>
    a950:	800d883a 	mov	r6,r16
    a954:	880f883a 	mov	r7,r17
    a958:	9009883a 	mov	r4,r18
    a95c:	980b883a 	mov	r5,r19
    a960:	000683c0 	call	683c <__divdf3>
    a964:	180b883a 	mov	r5,r3
    a968:	1009883a 	mov	r4,r2
    a96c:	00133680 	call	13368 <__fixdfsi>
    a970:	1009883a 	mov	r4,r2
    a974:	102b883a 	mov	r21,r2
    a978:	00071240 	call	7124 <__floatsidf>
    a97c:	800d883a 	mov	r6,r16
    a980:	880f883a 	mov	r7,r17
    a984:	1009883a 	mov	r4,r2
    a988:	180b883a 	mov	r5,r3
    a98c:	00123540 	call	12354 <__muldf3>
    a990:	100d883a 	mov	r6,r2
    a994:	180f883a 	mov	r7,r3
    a998:	9009883a 	mov	r4,r18
    a99c:	980b883a 	mov	r5,r19
    a9a0:	0012a6c0 	call	12a6c <__subdf3>
    a9a4:	d9c00717 	ldw	r7,28(sp)
    a9a8:	1009883a 	mov	r4,r2
    a9ac:	a8800c04 	addi	r2,r21,48
    a9b0:	38800005 	stb	r2,0(r7)
    a9b4:	3dc00044 	addi	r23,r7,1
    a9b8:	d9c00617 	ldw	r7,24(sp)
    a9bc:	01800044 	movi	r6,1
    a9c0:	180b883a 	mov	r5,r3
    a9c4:	2005883a 	mov	r2,r4
    a9c8:	39803826 	beq	r7,r6,aaac <_dtoa_r+0x8f4>
    a9cc:	000d883a 	mov	r6,zero
    a9d0:	01d00934 	movhi	r7,16420
    a9d4:	00123540 	call	12354 <__muldf3>
    a9d8:	000d883a 	mov	r6,zero
    a9dc:	000f883a 	mov	r7,zero
    a9e0:	1009883a 	mov	r4,r2
    a9e4:	180b883a 	mov	r5,r3
    a9e8:	1025883a 	mov	r18,r2
    a9ec:	1827883a 	mov	r19,r3
    a9f0:	00120fc0 	call	120fc <__eqdf2>
    a9f4:	103f9a26 	beq	r2,zero,a860 <__alt_data_end+0xf000a860>
    a9f8:	d9c00617 	ldw	r7,24(sp)
    a9fc:	d8c00717 	ldw	r3,28(sp)
    aa00:	b829883a 	mov	r20,r23
    aa04:	38bfffc4 	addi	r2,r7,-1
    aa08:	18ad883a 	add	r22,r3,r2
    aa0c:	00000a06 	br	aa38 <_dtoa_r+0x880>
    aa10:	00123540 	call	12354 <__muldf3>
    aa14:	000d883a 	mov	r6,zero
    aa18:	000f883a 	mov	r7,zero
    aa1c:	1009883a 	mov	r4,r2
    aa20:	180b883a 	mov	r5,r3
    aa24:	1025883a 	mov	r18,r2
    aa28:	1827883a 	mov	r19,r3
    aa2c:	b829883a 	mov	r20,r23
    aa30:	00120fc0 	call	120fc <__eqdf2>
    aa34:	103f8a26 	beq	r2,zero,a860 <__alt_data_end+0xf000a860>
    aa38:	800d883a 	mov	r6,r16
    aa3c:	880f883a 	mov	r7,r17
    aa40:	9009883a 	mov	r4,r18
    aa44:	980b883a 	mov	r5,r19
    aa48:	000683c0 	call	683c <__divdf3>
    aa4c:	180b883a 	mov	r5,r3
    aa50:	1009883a 	mov	r4,r2
    aa54:	00133680 	call	13368 <__fixdfsi>
    aa58:	1009883a 	mov	r4,r2
    aa5c:	102b883a 	mov	r21,r2
    aa60:	00071240 	call	7124 <__floatsidf>
    aa64:	800d883a 	mov	r6,r16
    aa68:	880f883a 	mov	r7,r17
    aa6c:	1009883a 	mov	r4,r2
    aa70:	180b883a 	mov	r5,r3
    aa74:	00123540 	call	12354 <__muldf3>
    aa78:	100d883a 	mov	r6,r2
    aa7c:	180f883a 	mov	r7,r3
    aa80:	9009883a 	mov	r4,r18
    aa84:	980b883a 	mov	r5,r19
    aa88:	0012a6c0 	call	12a6c <__subdf3>
    aa8c:	aa000c04 	addi	r8,r21,48
    aa90:	a2000005 	stb	r8,0(r20)
    aa94:	000d883a 	mov	r6,zero
    aa98:	01d00934 	movhi	r7,16420
    aa9c:	1009883a 	mov	r4,r2
    aaa0:	180b883a 	mov	r5,r3
    aaa4:	a5c00044 	addi	r23,r20,1
    aaa8:	b53fd91e 	bne	r22,r20,aa10 <__alt_data_end+0xf000aa10>
    aaac:	100d883a 	mov	r6,r2
    aab0:	180f883a 	mov	r7,r3
    aab4:	1009883a 	mov	r4,r2
    aab8:	180b883a 	mov	r5,r3
    aabc:	00118500 	call	11850 <__adddf3>
    aac0:	100d883a 	mov	r6,r2
    aac4:	180f883a 	mov	r7,r3
    aac8:	8009883a 	mov	r4,r16
    aacc:	880b883a 	mov	r5,r17
    aad0:	1027883a 	mov	r19,r2
    aad4:	1825883a 	mov	r18,r3
    aad8:	00122600 	call	12260 <__ledf2>
    aadc:	10000816 	blt	r2,zero,ab00 <_dtoa_r+0x948>
    aae0:	980d883a 	mov	r6,r19
    aae4:	900f883a 	mov	r7,r18
    aae8:	8009883a 	mov	r4,r16
    aaec:	880b883a 	mov	r5,r17
    aaf0:	00120fc0 	call	120fc <__eqdf2>
    aaf4:	103f5a1e 	bne	r2,zero,a860 <__alt_data_end+0xf000a860>
    aaf8:	ad40004c 	andi	r21,r21,1
    aafc:	a83f5826 	beq	r21,zero,a860 <__alt_data_end+0xf000a860>
    ab00:	bd3fffc3 	ldbu	r20,-1(r23)
    ab04:	b8bfffc4 	addi	r2,r23,-1
    ab08:	1007883a 	mov	r3,r2
    ab0c:	01400e44 	movi	r5,57
    ab10:	d9800717 	ldw	r6,28(sp)
    ab14:	00000506 	br	ab2c <_dtoa_r+0x974>
    ab18:	18ffffc4 	addi	r3,r3,-1
    ab1c:	11824726 	beq	r2,r6,b43c <_dtoa_r+0x1284>
    ab20:	1d000003 	ldbu	r20,0(r3)
    ab24:	102f883a 	mov	r23,r2
    ab28:	10bfffc4 	addi	r2,r2,-1
    ab2c:	a1003fcc 	andi	r4,r20,255
    ab30:	2100201c 	xori	r4,r4,128
    ab34:	213fe004 	addi	r4,r4,-128
    ab38:	217ff726 	beq	r4,r5,ab18 <__alt_data_end+0xf000ab18>
    ab3c:	a2000044 	addi	r8,r20,1
    ab40:	12000005 	stb	r8,0(r2)
    ab44:	003f4606 	br	a860 <__alt_data_end+0xf000a860>
    ab48:	d9000b17 	ldw	r4,44(sp)
    ab4c:	2000c826 	beq	r4,zero,ae70 <_dtoa_r+0xcb8>
    ab50:	d9800317 	ldw	r6,12(sp)
    ab54:	00c00044 	movi	r3,1
    ab58:	1980f90e 	bge	r3,r6,af40 <_dtoa_r+0xd88>
    ab5c:	d8800617 	ldw	r2,24(sp)
    ab60:	d8c00a17 	ldw	r3,40(sp)
    ab64:	157fffc4 	addi	r21,r2,-1
    ab68:	1d41f316 	blt	r3,r21,b338 <_dtoa_r+0x1180>
    ab6c:	1d6bc83a 	sub	r21,r3,r21
    ab70:	d9c00617 	ldw	r7,24(sp)
    ab74:	3802aa16 	blt	r7,zero,b620 <_dtoa_r+0x1468>
    ab78:	dd000817 	ldw	r20,32(sp)
    ab7c:	d8800617 	ldw	r2,24(sp)
    ab80:	d8c00817 	ldw	r3,32(sp)
    ab84:	01400044 	movi	r5,1
    ab88:	e009883a 	mov	r4,fp
    ab8c:	1887883a 	add	r3,r3,r2
    ab90:	d8c00815 	stw	r3,32(sp)
    ab94:	b0ad883a 	add	r22,r22,r2
    ab98:	000d9f00 	call	d9f0 <__i2b>
    ab9c:	1023883a 	mov	r17,r2
    aba0:	a0000826 	beq	r20,zero,abc4 <_dtoa_r+0xa0c>
    aba4:	0580070e 	bge	zero,r22,abc4 <_dtoa_r+0xa0c>
    aba8:	a005883a 	mov	r2,r20
    abac:	b500b916 	blt	r22,r20,ae94 <_dtoa_r+0xcdc>
    abb0:	d9000817 	ldw	r4,32(sp)
    abb4:	a0a9c83a 	sub	r20,r20,r2
    abb8:	b0adc83a 	sub	r22,r22,r2
    abbc:	2089c83a 	sub	r4,r4,r2
    abc0:	d9000815 	stw	r4,32(sp)
    abc4:	d9800a17 	ldw	r6,40(sp)
    abc8:	0181810e 	bge	zero,r6,b1d0 <_dtoa_r+0x1018>
    abcc:	d9c00b17 	ldw	r7,44(sp)
    abd0:	3800b326 	beq	r7,zero,aea0 <_dtoa_r+0xce8>
    abd4:	a800b226 	beq	r21,zero,aea0 <_dtoa_r+0xce8>
    abd8:	880b883a 	mov	r5,r17
    abdc:	a80d883a 	mov	r6,r21
    abe0:	e009883a 	mov	r4,fp
    abe4:	000dc240 	call	dc24 <__pow5mult>
    abe8:	d9800917 	ldw	r6,36(sp)
    abec:	100b883a 	mov	r5,r2
    abf0:	e009883a 	mov	r4,fp
    abf4:	1023883a 	mov	r17,r2
    abf8:	000da2c0 	call	da2c <__multiply>
    abfc:	1021883a 	mov	r16,r2
    ac00:	d8800a17 	ldw	r2,40(sp)
    ac04:	d9400917 	ldw	r5,36(sp)
    ac08:	e009883a 	mov	r4,fp
    ac0c:	1545c83a 	sub	r2,r2,r21
    ac10:	d8800a15 	stw	r2,40(sp)
    ac14:	000d68c0 	call	d68c <_Bfree>
    ac18:	d8c00a17 	ldw	r3,40(sp)
    ac1c:	18009f1e 	bne	r3,zero,ae9c <_dtoa_r+0xce4>
    ac20:	05c00044 	movi	r23,1
    ac24:	e009883a 	mov	r4,fp
    ac28:	b80b883a 	mov	r5,r23
    ac2c:	000d9f00 	call	d9f0 <__i2b>
    ac30:	d9000d17 	ldw	r4,52(sp)
    ac34:	102b883a 	mov	r21,r2
    ac38:	2000ce26 	beq	r4,zero,af74 <_dtoa_r+0xdbc>
    ac3c:	200d883a 	mov	r6,r4
    ac40:	100b883a 	mov	r5,r2
    ac44:	e009883a 	mov	r4,fp
    ac48:	000dc240 	call	dc24 <__pow5mult>
    ac4c:	d9800317 	ldw	r6,12(sp)
    ac50:	102b883a 	mov	r21,r2
    ac54:	b981810e 	bge	r23,r6,b25c <_dtoa_r+0x10a4>
    ac58:	0027883a 	mov	r19,zero
    ac5c:	a8800417 	ldw	r2,16(r21)
    ac60:	05c00804 	movi	r23,32
    ac64:	10800104 	addi	r2,r2,4
    ac68:	1085883a 	add	r2,r2,r2
    ac6c:	1085883a 	add	r2,r2,r2
    ac70:	a885883a 	add	r2,r21,r2
    ac74:	11000017 	ldw	r4,0(r2)
    ac78:	000d8d80 	call	d8d8 <__hi0bits>
    ac7c:	b885c83a 	sub	r2,r23,r2
    ac80:	1585883a 	add	r2,r2,r22
    ac84:	108007cc 	andi	r2,r2,31
    ac88:	1000b326 	beq	r2,zero,af58 <_dtoa_r+0xda0>
    ac8c:	00c00804 	movi	r3,32
    ac90:	1887c83a 	sub	r3,r3,r2
    ac94:	01000104 	movi	r4,4
    ac98:	20c2cd0e 	bge	r4,r3,b7d0 <_dtoa_r+0x1618>
    ac9c:	00c00704 	movi	r3,28
    aca0:	1885c83a 	sub	r2,r3,r2
    aca4:	d8c00817 	ldw	r3,32(sp)
    aca8:	a0a9883a 	add	r20,r20,r2
    acac:	b0ad883a 	add	r22,r22,r2
    acb0:	1887883a 	add	r3,r3,r2
    acb4:	d8c00815 	stw	r3,32(sp)
    acb8:	d9800817 	ldw	r6,32(sp)
    acbc:	0180040e 	bge	zero,r6,acd0 <_dtoa_r+0xb18>
    acc0:	800b883a 	mov	r5,r16
    acc4:	e009883a 	mov	r4,fp
    acc8:	000dd640 	call	dd64 <__lshift>
    accc:	1021883a 	mov	r16,r2
    acd0:	0580050e 	bge	zero,r22,ace8 <_dtoa_r+0xb30>
    acd4:	a80b883a 	mov	r5,r21
    acd8:	b00d883a 	mov	r6,r22
    acdc:	e009883a 	mov	r4,fp
    ace0:	000dd640 	call	dd64 <__lshift>
    ace4:	102b883a 	mov	r21,r2
    ace8:	d9c00e17 	ldw	r7,56(sp)
    acec:	3801211e 	bne	r7,zero,b174 <_dtoa_r+0xfbc>
    acf0:	d9800617 	ldw	r6,24(sp)
    acf4:	0181380e 	bge	zero,r6,b1d8 <_dtoa_r+0x1020>
    acf8:	d8c00b17 	ldw	r3,44(sp)
    acfc:	1800ab1e 	bne	r3,zero,afac <_dtoa_r+0xdf4>
    ad00:	dc800717 	ldw	r18,28(sp)
    ad04:	dcc00617 	ldw	r19,24(sp)
    ad08:	9029883a 	mov	r20,r18
    ad0c:	00000206 	br	ad18 <_dtoa_r+0xb60>
    ad10:	000d6b40 	call	d6b4 <__multadd>
    ad14:	1021883a 	mov	r16,r2
    ad18:	a80b883a 	mov	r5,r21
    ad1c:	8009883a 	mov	r4,r16
    ad20:	0009fb80 	call	9fb8 <quorem>
    ad24:	10800c04 	addi	r2,r2,48
    ad28:	90800005 	stb	r2,0(r18)
    ad2c:	94800044 	addi	r18,r18,1
    ad30:	9507c83a 	sub	r3,r18,r20
    ad34:	000f883a 	mov	r7,zero
    ad38:	01800284 	movi	r6,10
    ad3c:	800b883a 	mov	r5,r16
    ad40:	e009883a 	mov	r4,fp
    ad44:	1cfff216 	blt	r3,r19,ad10 <__alt_data_end+0xf000ad10>
    ad48:	1011883a 	mov	r8,r2
    ad4c:	d8800617 	ldw	r2,24(sp)
    ad50:	0082370e 	bge	zero,r2,b630 <_dtoa_r+0x1478>
    ad54:	d9000717 	ldw	r4,28(sp)
    ad58:	0025883a 	mov	r18,zero
    ad5c:	20af883a 	add	r23,r4,r2
    ad60:	01800044 	movi	r6,1
    ad64:	800b883a 	mov	r5,r16
    ad68:	e009883a 	mov	r4,fp
    ad6c:	da001715 	stw	r8,92(sp)
    ad70:	000dd640 	call	dd64 <__lshift>
    ad74:	a80b883a 	mov	r5,r21
    ad78:	1009883a 	mov	r4,r2
    ad7c:	d8800915 	stw	r2,36(sp)
    ad80:	000deac0 	call	deac <__mcmp>
    ad84:	da001717 	ldw	r8,92(sp)
    ad88:	0081800e 	bge	zero,r2,b38c <_dtoa_r+0x11d4>
    ad8c:	b93fffc3 	ldbu	r4,-1(r23)
    ad90:	b8bfffc4 	addi	r2,r23,-1
    ad94:	1007883a 	mov	r3,r2
    ad98:	01800e44 	movi	r6,57
    ad9c:	d9c00717 	ldw	r7,28(sp)
    ada0:	00000506 	br	adb8 <_dtoa_r+0xc00>
    ada4:	18ffffc4 	addi	r3,r3,-1
    ada8:	11c12326 	beq	r2,r7,b238 <_dtoa_r+0x1080>
    adac:	19000003 	ldbu	r4,0(r3)
    adb0:	102f883a 	mov	r23,r2
    adb4:	10bfffc4 	addi	r2,r2,-1
    adb8:	21403fcc 	andi	r5,r4,255
    adbc:	2940201c 	xori	r5,r5,128
    adc0:	297fe004 	addi	r5,r5,-128
    adc4:	29bff726 	beq	r5,r6,ada4 <__alt_data_end+0xf000ada4>
    adc8:	21000044 	addi	r4,r4,1
    adcc:	11000005 	stb	r4,0(r2)
    add0:	a80b883a 	mov	r5,r21
    add4:	e009883a 	mov	r4,fp
    add8:	000d68c0 	call	d68c <_Bfree>
    addc:	883ea026 	beq	r17,zero,a860 <__alt_data_end+0xf000a860>
    ade0:	90000426 	beq	r18,zero,adf4 <_dtoa_r+0xc3c>
    ade4:	94400326 	beq	r18,r17,adf4 <_dtoa_r+0xc3c>
    ade8:	900b883a 	mov	r5,r18
    adec:	e009883a 	mov	r4,fp
    adf0:	000d68c0 	call	d68c <_Bfree>
    adf4:	880b883a 	mov	r5,r17
    adf8:	e009883a 	mov	r4,fp
    adfc:	000d68c0 	call	d68c <_Bfree>
    ae00:	003e9706 	br	a860 <__alt_data_end+0xf000a860>
    ae04:	01800044 	movi	r6,1
    ae08:	d9800e15 	stw	r6,56(sp)
    ae0c:	003d9606 	br	a468 <__alt_data_end+0xf000a468>
    ae10:	d8800817 	ldw	r2,32(sp)
    ae14:	d8c00517 	ldw	r3,20(sp)
    ae18:	d8000d15 	stw	zero,52(sp)
    ae1c:	10c5c83a 	sub	r2,r2,r3
    ae20:	00c9c83a 	sub	r4,zero,r3
    ae24:	d8800815 	stw	r2,32(sp)
    ae28:	d9000a15 	stw	r4,40(sp)
    ae2c:	003d9706 	br	a48c <__alt_data_end+0xf000a48c>
    ae30:	05adc83a 	sub	r22,zero,r22
    ae34:	dd800815 	stw	r22,32(sp)
    ae38:	002d883a 	mov	r22,zero
    ae3c:	003d8e06 	br	a478 <__alt_data_end+0xf000a478>
    ae40:	d9000517 	ldw	r4,20(sp)
    ae44:	00071240 	call	7124 <__floatsidf>
    ae48:	100d883a 	mov	r6,r2
    ae4c:	180f883a 	mov	r7,r3
    ae50:	a009883a 	mov	r4,r20
    ae54:	880b883a 	mov	r5,r17
    ae58:	00120fc0 	call	120fc <__eqdf2>
    ae5c:	103d7126 	beq	r2,zero,a424 <__alt_data_end+0xf000a424>
    ae60:	d9c00517 	ldw	r7,20(sp)
    ae64:	39ffffc4 	addi	r7,r7,-1
    ae68:	d9c00515 	stw	r7,20(sp)
    ae6c:	003d6d06 	br	a424 <__alt_data_end+0xf000a424>
    ae70:	dd400a17 	ldw	r21,40(sp)
    ae74:	dd000817 	ldw	r20,32(sp)
    ae78:	0023883a 	mov	r17,zero
    ae7c:	003f4806 	br	aba0 <__alt_data_end+0xf000aba0>
    ae80:	10e3c83a 	sub	r17,r2,r3
    ae84:	9448983a 	sll	r4,r18,r17
    ae88:	003d3206 	br	a354 <__alt_data_end+0xf000a354>
    ae8c:	d8000e15 	stw	zero,56(sp)
    ae90:	003d7506 	br	a468 <__alt_data_end+0xf000a468>
    ae94:	b005883a 	mov	r2,r22
    ae98:	003f4506 	br	abb0 <__alt_data_end+0xf000abb0>
    ae9c:	dc000915 	stw	r16,36(sp)
    aea0:	d9800a17 	ldw	r6,40(sp)
    aea4:	d9400917 	ldw	r5,36(sp)
    aea8:	e009883a 	mov	r4,fp
    aeac:	000dc240 	call	dc24 <__pow5mult>
    aeb0:	1021883a 	mov	r16,r2
    aeb4:	003f5a06 	br	ac20 <__alt_data_end+0xf000ac20>
    aeb8:	01c00044 	movi	r7,1
    aebc:	d9c00b15 	stw	r7,44(sp)
    aec0:	d8802217 	ldw	r2,136(sp)
    aec4:	0081280e 	bge	zero,r2,b368 <_dtoa_r+0x11b0>
    aec8:	100d883a 	mov	r6,r2
    aecc:	1021883a 	mov	r16,r2
    aed0:	d8800c15 	stw	r2,48(sp)
    aed4:	d8800615 	stw	r2,24(sp)
    aed8:	003d8806 	br	a4fc <__alt_data_end+0xf000a4fc>
    aedc:	d8800617 	ldw	r2,24(sp)
    aee0:	00be9b16 	blt	zero,r2,a950 <__alt_data_end+0xf000a950>
    aee4:	10010f1e 	bne	r2,zero,b324 <_dtoa_r+0x116c>
    aee8:	880b883a 	mov	r5,r17
    aeec:	000d883a 	mov	r6,zero
    aef0:	01d00534 	movhi	r7,16404
    aef4:	8009883a 	mov	r4,r16
    aef8:	00123540 	call	12354 <__muldf3>
    aefc:	900d883a 	mov	r6,r18
    af00:	980f883a 	mov	r7,r19
    af04:	1009883a 	mov	r4,r2
    af08:	180b883a 	mov	r5,r3
    af0c:	00121840 	call	12184 <__gedf2>
    af10:	002b883a 	mov	r21,zero
    af14:	0023883a 	mov	r17,zero
    af18:	1000bf16 	blt	r2,zero,b218 <_dtoa_r+0x1060>
    af1c:	d9802217 	ldw	r6,136(sp)
    af20:	ddc00717 	ldw	r23,28(sp)
    af24:	018c303a 	nor	r6,zero,r6
    af28:	d9800515 	stw	r6,20(sp)
    af2c:	a80b883a 	mov	r5,r21
    af30:	e009883a 	mov	r4,fp
    af34:	000d68c0 	call	d68c <_Bfree>
    af38:	883e4926 	beq	r17,zero,a860 <__alt_data_end+0xf000a860>
    af3c:	003fad06 	br	adf4 <__alt_data_end+0xf000adf4>
    af40:	d9c01117 	ldw	r7,68(sp)
    af44:	3801bc26 	beq	r7,zero,b638 <_dtoa_r+0x1480>
    af48:	10810cc4 	addi	r2,r2,1075
    af4c:	dd400a17 	ldw	r21,40(sp)
    af50:	dd000817 	ldw	r20,32(sp)
    af54:	003f0a06 	br	ab80 <__alt_data_end+0xf000ab80>
    af58:	00800704 	movi	r2,28
    af5c:	d9000817 	ldw	r4,32(sp)
    af60:	a0a9883a 	add	r20,r20,r2
    af64:	b0ad883a 	add	r22,r22,r2
    af68:	2089883a 	add	r4,r4,r2
    af6c:	d9000815 	stw	r4,32(sp)
    af70:	003f5106 	br	acb8 <__alt_data_end+0xf000acb8>
    af74:	d8c00317 	ldw	r3,12(sp)
    af78:	b8c1fc0e 	bge	r23,r3,b76c <_dtoa_r+0x15b4>
    af7c:	0027883a 	mov	r19,zero
    af80:	b805883a 	mov	r2,r23
    af84:	003f3e06 	br	ac80 <__alt_data_end+0xf000ac80>
    af88:	880b883a 	mov	r5,r17
    af8c:	e009883a 	mov	r4,fp
    af90:	000f883a 	mov	r7,zero
    af94:	01800284 	movi	r6,10
    af98:	000d6b40 	call	d6b4 <__multadd>
    af9c:	d9000c17 	ldw	r4,48(sp)
    afa0:	1023883a 	mov	r17,r2
    afa4:	0102040e 	bge	zero,r4,b7b8 <_dtoa_r+0x1600>
    afa8:	d9000615 	stw	r4,24(sp)
    afac:	0500050e 	bge	zero,r20,afc4 <_dtoa_r+0xe0c>
    afb0:	880b883a 	mov	r5,r17
    afb4:	a00d883a 	mov	r6,r20
    afb8:	e009883a 	mov	r4,fp
    afbc:	000dd640 	call	dd64 <__lshift>
    afc0:	1023883a 	mov	r17,r2
    afc4:	9801241e 	bne	r19,zero,b458 <_dtoa_r+0x12a0>
    afc8:	8829883a 	mov	r20,r17
    afcc:	d9000617 	ldw	r4,24(sp)
    afd0:	dcc00717 	ldw	r19,28(sp)
    afd4:	9480004c 	andi	r18,r18,1
    afd8:	20bfffc4 	addi	r2,r4,-1
    afdc:	9885883a 	add	r2,r19,r2
    afe0:	d8800415 	stw	r2,16(sp)
    afe4:	dc800615 	stw	r18,24(sp)
    afe8:	a80b883a 	mov	r5,r21
    afec:	8009883a 	mov	r4,r16
    aff0:	0009fb80 	call	9fb8 <quorem>
    aff4:	880b883a 	mov	r5,r17
    aff8:	8009883a 	mov	r4,r16
    affc:	102f883a 	mov	r23,r2
    b000:	000deac0 	call	deac <__mcmp>
    b004:	a80b883a 	mov	r5,r21
    b008:	a00d883a 	mov	r6,r20
    b00c:	e009883a 	mov	r4,fp
    b010:	102d883a 	mov	r22,r2
    b014:	000df0c0 	call	df0c <__mdiff>
    b018:	1007883a 	mov	r3,r2
    b01c:	10800317 	ldw	r2,12(r2)
    b020:	bc800c04 	addi	r18,r23,48
    b024:	180b883a 	mov	r5,r3
    b028:	10004e1e 	bne	r2,zero,b164 <_dtoa_r+0xfac>
    b02c:	8009883a 	mov	r4,r16
    b030:	d8c01615 	stw	r3,88(sp)
    b034:	000deac0 	call	deac <__mcmp>
    b038:	d8c01617 	ldw	r3,88(sp)
    b03c:	e009883a 	mov	r4,fp
    b040:	d8801615 	stw	r2,88(sp)
    b044:	180b883a 	mov	r5,r3
    b048:	000d68c0 	call	d68c <_Bfree>
    b04c:	d8801617 	ldw	r2,88(sp)
    b050:	1000041e 	bne	r2,zero,b064 <_dtoa_r+0xeac>
    b054:	d9800317 	ldw	r6,12(sp)
    b058:	3000021e 	bne	r6,zero,b064 <_dtoa_r+0xeac>
    b05c:	d8c00617 	ldw	r3,24(sp)
    b060:	18003726 	beq	r3,zero,b140 <_dtoa_r+0xf88>
    b064:	b0002016 	blt	r22,zero,b0e8 <_dtoa_r+0xf30>
    b068:	b000041e 	bne	r22,zero,b07c <_dtoa_r+0xec4>
    b06c:	d9000317 	ldw	r4,12(sp)
    b070:	2000021e 	bne	r4,zero,b07c <_dtoa_r+0xec4>
    b074:	d8c00617 	ldw	r3,24(sp)
    b078:	18001b26 	beq	r3,zero,b0e8 <_dtoa_r+0xf30>
    b07c:	00810716 	blt	zero,r2,b49c <_dtoa_r+0x12e4>
    b080:	d8c00417 	ldw	r3,16(sp)
    b084:	9d800044 	addi	r22,r19,1
    b088:	9c800005 	stb	r18,0(r19)
    b08c:	b02f883a 	mov	r23,r22
    b090:	98c10626 	beq	r19,r3,b4ac <_dtoa_r+0x12f4>
    b094:	800b883a 	mov	r5,r16
    b098:	000f883a 	mov	r7,zero
    b09c:	01800284 	movi	r6,10
    b0a0:	e009883a 	mov	r4,fp
    b0a4:	000d6b40 	call	d6b4 <__multadd>
    b0a8:	1021883a 	mov	r16,r2
    b0ac:	000f883a 	mov	r7,zero
    b0b0:	01800284 	movi	r6,10
    b0b4:	880b883a 	mov	r5,r17
    b0b8:	e009883a 	mov	r4,fp
    b0bc:	8d002526 	beq	r17,r20,b154 <_dtoa_r+0xf9c>
    b0c0:	000d6b40 	call	d6b4 <__multadd>
    b0c4:	a00b883a 	mov	r5,r20
    b0c8:	000f883a 	mov	r7,zero
    b0cc:	01800284 	movi	r6,10
    b0d0:	e009883a 	mov	r4,fp
    b0d4:	1023883a 	mov	r17,r2
    b0d8:	000d6b40 	call	d6b4 <__multadd>
    b0dc:	1029883a 	mov	r20,r2
    b0e0:	b027883a 	mov	r19,r22
    b0e4:	003fc006 	br	afe8 <__alt_data_end+0xf000afe8>
    b0e8:	9011883a 	mov	r8,r18
    b0ec:	00800e0e 	bge	zero,r2,b128 <_dtoa_r+0xf70>
    b0f0:	800b883a 	mov	r5,r16
    b0f4:	01800044 	movi	r6,1
    b0f8:	e009883a 	mov	r4,fp
    b0fc:	da001715 	stw	r8,92(sp)
    b100:	000dd640 	call	dd64 <__lshift>
    b104:	a80b883a 	mov	r5,r21
    b108:	1009883a 	mov	r4,r2
    b10c:	1021883a 	mov	r16,r2
    b110:	000deac0 	call	deac <__mcmp>
    b114:	da001717 	ldw	r8,92(sp)
    b118:	0081960e 	bge	zero,r2,b774 <_dtoa_r+0x15bc>
    b11c:	00800e44 	movi	r2,57
    b120:	40817026 	beq	r8,r2,b6e4 <_dtoa_r+0x152c>
    b124:	ba000c44 	addi	r8,r23,49
    b128:	8825883a 	mov	r18,r17
    b12c:	9dc00044 	addi	r23,r19,1
    b130:	9a000005 	stb	r8,0(r19)
    b134:	a023883a 	mov	r17,r20
    b138:	dc000915 	stw	r16,36(sp)
    b13c:	003f2406 	br	add0 <__alt_data_end+0xf000add0>
    b140:	00800e44 	movi	r2,57
    b144:	9011883a 	mov	r8,r18
    b148:	90816626 	beq	r18,r2,b6e4 <_dtoa_r+0x152c>
    b14c:	05bff516 	blt	zero,r22,b124 <__alt_data_end+0xf000b124>
    b150:	003ff506 	br	b128 <__alt_data_end+0xf000b128>
    b154:	000d6b40 	call	d6b4 <__multadd>
    b158:	1023883a 	mov	r17,r2
    b15c:	1029883a 	mov	r20,r2
    b160:	003fdf06 	br	b0e0 <__alt_data_end+0xf000b0e0>
    b164:	e009883a 	mov	r4,fp
    b168:	000d68c0 	call	d68c <_Bfree>
    b16c:	00800044 	movi	r2,1
    b170:	003fbc06 	br	b064 <__alt_data_end+0xf000b064>
    b174:	a80b883a 	mov	r5,r21
    b178:	8009883a 	mov	r4,r16
    b17c:	000deac0 	call	deac <__mcmp>
    b180:	103edb0e 	bge	r2,zero,acf0 <__alt_data_end+0xf000acf0>
    b184:	800b883a 	mov	r5,r16
    b188:	000f883a 	mov	r7,zero
    b18c:	01800284 	movi	r6,10
    b190:	e009883a 	mov	r4,fp
    b194:	000d6b40 	call	d6b4 <__multadd>
    b198:	1021883a 	mov	r16,r2
    b19c:	d8800517 	ldw	r2,20(sp)
    b1a0:	d8c00b17 	ldw	r3,44(sp)
    b1a4:	10bfffc4 	addi	r2,r2,-1
    b1a8:	d8800515 	stw	r2,20(sp)
    b1ac:	183f761e 	bne	r3,zero,af88 <__alt_data_end+0xf000af88>
    b1b0:	d9000c17 	ldw	r4,48(sp)
    b1b4:	0101730e 	bge	zero,r4,b784 <_dtoa_r+0x15cc>
    b1b8:	d9000615 	stw	r4,24(sp)
    b1bc:	003ed006 	br	ad00 <__alt_data_end+0xf000ad00>
    b1c0:	00800084 	movi	r2,2
    b1c4:	3081861e 	bne	r6,r2,b7e0 <_dtoa_r+0x1628>
    b1c8:	d8000b15 	stw	zero,44(sp)
    b1cc:	003f3c06 	br	aec0 <__alt_data_end+0xf000aec0>
    b1d0:	dc000917 	ldw	r16,36(sp)
    b1d4:	003e9206 	br	ac20 <__alt_data_end+0xf000ac20>
    b1d8:	d9c00317 	ldw	r7,12(sp)
    b1dc:	00800084 	movi	r2,2
    b1e0:	11fec50e 	bge	r2,r7,acf8 <__alt_data_end+0xf000acf8>
    b1e4:	d9000617 	ldw	r4,24(sp)
    b1e8:	20013c1e 	bne	r4,zero,b6dc <_dtoa_r+0x1524>
    b1ec:	a80b883a 	mov	r5,r21
    b1f0:	000f883a 	mov	r7,zero
    b1f4:	01800144 	movi	r6,5
    b1f8:	e009883a 	mov	r4,fp
    b1fc:	000d6b40 	call	d6b4 <__multadd>
    b200:	100b883a 	mov	r5,r2
    b204:	8009883a 	mov	r4,r16
    b208:	102b883a 	mov	r21,r2
    b20c:	000deac0 	call	deac <__mcmp>
    b210:	dc000915 	stw	r16,36(sp)
    b214:	00bf410e 	bge	zero,r2,af1c <__alt_data_end+0xf000af1c>
    b218:	d9c00717 	ldw	r7,28(sp)
    b21c:	00800c44 	movi	r2,49
    b220:	38800005 	stb	r2,0(r7)
    b224:	d8800517 	ldw	r2,20(sp)
    b228:	3dc00044 	addi	r23,r7,1
    b22c:	10800044 	addi	r2,r2,1
    b230:	d8800515 	stw	r2,20(sp)
    b234:	003f3d06 	br	af2c <__alt_data_end+0xf000af2c>
    b238:	d9800517 	ldw	r6,20(sp)
    b23c:	d9c00717 	ldw	r7,28(sp)
    b240:	00800c44 	movi	r2,49
    b244:	31800044 	addi	r6,r6,1
    b248:	d9800515 	stw	r6,20(sp)
    b24c:	38800005 	stb	r2,0(r7)
    b250:	003edf06 	br	add0 <__alt_data_end+0xf000add0>
    b254:	d8000b15 	stw	zero,44(sp)
    b258:	003c9f06 	br	a4d8 <__alt_data_end+0xf000a4d8>
    b25c:	903e7e1e 	bne	r18,zero,ac58 <__alt_data_end+0xf000ac58>
    b260:	00800434 	movhi	r2,16
    b264:	10bfffc4 	addi	r2,r2,-1
    b268:	9884703a 	and	r2,r19,r2
    b26c:	1000ea1e 	bne	r2,zero,b618 <_dtoa_r+0x1460>
    b270:	9cdffc2c 	andhi	r19,r19,32752
    b274:	9800e826 	beq	r19,zero,b618 <_dtoa_r+0x1460>
    b278:	d9c00817 	ldw	r7,32(sp)
    b27c:	b5800044 	addi	r22,r22,1
    b280:	04c00044 	movi	r19,1
    b284:	39c00044 	addi	r7,r7,1
    b288:	d9c00815 	stw	r7,32(sp)
    b28c:	d8800d17 	ldw	r2,52(sp)
    b290:	103e721e 	bne	r2,zero,ac5c <__alt_data_end+0xf000ac5c>
    b294:	00800044 	movi	r2,1
    b298:	003e7906 	br	ac80 <__alt_data_end+0xf000ac80>
    b29c:	8009883a 	mov	r4,r16
    b2a0:	00071240 	call	7124 <__floatsidf>
    b2a4:	d9800f17 	ldw	r6,60(sp)
    b2a8:	d9c01017 	ldw	r7,64(sp)
    b2ac:	1009883a 	mov	r4,r2
    b2b0:	180b883a 	mov	r5,r3
    b2b4:	00123540 	call	12354 <__muldf3>
    b2b8:	000d883a 	mov	r6,zero
    b2bc:	01d00734 	movhi	r7,16412
    b2c0:	1009883a 	mov	r4,r2
    b2c4:	180b883a 	mov	r5,r3
    b2c8:	00118500 	call	11850 <__adddf3>
    b2cc:	047f3034 	movhi	r17,64704
    b2d0:	1021883a 	mov	r16,r2
    b2d4:	1c63883a 	add	r17,r3,r17
    b2d8:	d9000f17 	ldw	r4,60(sp)
    b2dc:	d9401017 	ldw	r5,64(sp)
    b2e0:	000d883a 	mov	r6,zero
    b2e4:	01d00534 	movhi	r7,16404
    b2e8:	0012a6c0 	call	12a6c <__subdf3>
    b2ec:	800d883a 	mov	r6,r16
    b2f0:	880f883a 	mov	r7,r17
    b2f4:	1009883a 	mov	r4,r2
    b2f8:	180b883a 	mov	r5,r3
    b2fc:	102b883a 	mov	r21,r2
    b300:	1829883a 	mov	r20,r3
    b304:	00121840 	call	12184 <__gedf2>
    b308:	00806c16 	blt	zero,r2,b4bc <_dtoa_r+0x1304>
    b30c:	89e0003c 	xorhi	r7,r17,32768
    b310:	800d883a 	mov	r6,r16
    b314:	a809883a 	mov	r4,r21
    b318:	a00b883a 	mov	r5,r20
    b31c:	00122600 	call	12260 <__ledf2>
    b320:	103d7e0e 	bge	r2,zero,a91c <__alt_data_end+0xf000a91c>
    b324:	002b883a 	mov	r21,zero
    b328:	0023883a 	mov	r17,zero
    b32c:	003efb06 	br	af1c <__alt_data_end+0xf000af1c>
    b330:	d8800717 	ldw	r2,28(sp)
    b334:	003bd006 	br	a278 <__alt_data_end+0xf000a278>
    b338:	d9000a17 	ldw	r4,40(sp)
    b33c:	d9800d17 	ldw	r6,52(sp)
    b340:	dd400a15 	stw	r21,40(sp)
    b344:	a905c83a 	sub	r2,r21,r4
    b348:	308d883a 	add	r6,r6,r2
    b34c:	d9800d15 	stw	r6,52(sp)
    b350:	002b883a 	mov	r21,zero
    b354:	003e0606 	br	ab70 <__alt_data_end+0xf000ab70>
    b358:	9023883a 	mov	r17,r18
    b35c:	9829883a 	mov	r20,r19
    b360:	04000084 	movi	r16,2
    b364:	003c9206 	br	a5b0 <__alt_data_end+0xf000a5b0>
    b368:	04000044 	movi	r16,1
    b36c:	dc000c15 	stw	r16,48(sp)
    b370:	dc000615 	stw	r16,24(sp)
    b374:	dc002215 	stw	r16,136(sp)
    b378:	e0001115 	stw	zero,68(fp)
    b37c:	000b883a 	mov	r5,zero
    b380:	003c6906 	br	a528 <__alt_data_end+0xf000a528>
    b384:	3021883a 	mov	r16,r6
    b388:	003ffb06 	br	b378 <__alt_data_end+0xf000b378>
    b38c:	1000021e 	bne	r2,zero,b398 <_dtoa_r+0x11e0>
    b390:	4200004c 	andi	r8,r8,1
    b394:	403e7d1e 	bne	r8,zero,ad8c <__alt_data_end+0xf000ad8c>
    b398:	01000c04 	movi	r4,48
    b39c:	00000106 	br	b3a4 <_dtoa_r+0x11ec>
    b3a0:	102f883a 	mov	r23,r2
    b3a4:	b8bfffc4 	addi	r2,r23,-1
    b3a8:	10c00007 	ldb	r3,0(r2)
    b3ac:	193ffc26 	beq	r3,r4,b3a0 <__alt_data_end+0xf000b3a0>
    b3b0:	003e8706 	br	add0 <__alt_data_end+0xf000add0>
    b3b4:	d8800517 	ldw	r2,20(sp)
    b3b8:	00a3c83a 	sub	r17,zero,r2
    b3bc:	8800a426 	beq	r17,zero,b650 <_dtoa_r+0x1498>
    b3c0:	888003cc 	andi	r2,r17,15
    b3c4:	100490fa 	slli	r2,r2,3
    b3c8:	00c20034 	movhi	r3,2048
    b3cc:	18c0cc04 	addi	r3,r3,816
    b3d0:	1885883a 	add	r2,r3,r2
    b3d4:	11800017 	ldw	r6,0(r2)
    b3d8:	11c00117 	ldw	r7,4(r2)
    b3dc:	9009883a 	mov	r4,r18
    b3e0:	980b883a 	mov	r5,r19
    b3e4:	8823d13a 	srai	r17,r17,4
    b3e8:	00123540 	call	12354 <__muldf3>
    b3ec:	d8800f15 	stw	r2,60(sp)
    b3f0:	d8c01015 	stw	r3,64(sp)
    b3f4:	8800e826 	beq	r17,zero,b798 <_dtoa_r+0x15e0>
    b3f8:	05020034 	movhi	r20,2048
    b3fc:	a500c204 	addi	r20,r20,776
    b400:	04000084 	movi	r16,2
    b404:	8980004c 	andi	r6,r17,1
    b408:	1009883a 	mov	r4,r2
    b40c:	8823d07a 	srai	r17,r17,1
    b410:	180b883a 	mov	r5,r3
    b414:	30000426 	beq	r6,zero,b428 <_dtoa_r+0x1270>
    b418:	a1800017 	ldw	r6,0(r20)
    b41c:	a1c00117 	ldw	r7,4(r20)
    b420:	84000044 	addi	r16,r16,1
    b424:	00123540 	call	12354 <__muldf3>
    b428:	a5000204 	addi	r20,r20,8
    b42c:	883ff51e 	bne	r17,zero,b404 <__alt_data_end+0xf000b404>
    b430:	d8800f15 	stw	r2,60(sp)
    b434:	d8c01015 	stw	r3,64(sp)
    b438:	003c7606 	br	a614 <__alt_data_end+0xf000a614>
    b43c:	00c00c04 	movi	r3,48
    b440:	10c00005 	stb	r3,0(r2)
    b444:	d8c00517 	ldw	r3,20(sp)
    b448:	bd3fffc3 	ldbu	r20,-1(r23)
    b44c:	18c00044 	addi	r3,r3,1
    b450:	d8c00515 	stw	r3,20(sp)
    b454:	003db906 	br	ab3c <__alt_data_end+0xf000ab3c>
    b458:	89400117 	ldw	r5,4(r17)
    b45c:	e009883a 	mov	r4,fp
    b460:	000d5e40 	call	d5e4 <_Balloc>
    b464:	89800417 	ldw	r6,16(r17)
    b468:	89400304 	addi	r5,r17,12
    b46c:	11000304 	addi	r4,r2,12
    b470:	31800084 	addi	r6,r6,2
    b474:	318d883a 	add	r6,r6,r6
    b478:	318d883a 	add	r6,r6,r6
    b47c:	1027883a 	mov	r19,r2
    b480:	000774c0 	call	774c <memcpy>
    b484:	01800044 	movi	r6,1
    b488:	980b883a 	mov	r5,r19
    b48c:	e009883a 	mov	r4,fp
    b490:	000dd640 	call	dd64 <__lshift>
    b494:	1029883a 	mov	r20,r2
    b498:	003ecc06 	br	afcc <__alt_data_end+0xf000afcc>
    b49c:	00800e44 	movi	r2,57
    b4a0:	90809026 	beq	r18,r2,b6e4 <_dtoa_r+0x152c>
    b4a4:	92000044 	addi	r8,r18,1
    b4a8:	003f1f06 	br	b128 <__alt_data_end+0xf000b128>
    b4ac:	9011883a 	mov	r8,r18
    b4b0:	8825883a 	mov	r18,r17
    b4b4:	a023883a 	mov	r17,r20
    b4b8:	003e2906 	br	ad60 <__alt_data_end+0xf000ad60>
    b4bc:	002b883a 	mov	r21,zero
    b4c0:	0023883a 	mov	r17,zero
    b4c4:	003f5406 	br	b218 <__alt_data_end+0xf000b218>
    b4c8:	61bfffc4 	addi	r6,r12,-1
    b4cc:	300490fa 	slli	r2,r6,3
    b4d0:	00c20034 	movhi	r3,2048
    b4d4:	18c0cc04 	addi	r3,r3,816
    b4d8:	1885883a 	add	r2,r3,r2
    b4dc:	11000017 	ldw	r4,0(r2)
    b4e0:	11400117 	ldw	r5,4(r2)
    b4e4:	d8800717 	ldw	r2,28(sp)
    b4e8:	880f883a 	mov	r7,r17
    b4ec:	d9801215 	stw	r6,72(sp)
    b4f0:	800d883a 	mov	r6,r16
    b4f4:	db001615 	stw	r12,88(sp)
    b4f8:	15c00044 	addi	r23,r2,1
    b4fc:	00123540 	call	12354 <__muldf3>
    b500:	d9401017 	ldw	r5,64(sp)
    b504:	d9000f17 	ldw	r4,60(sp)
    b508:	d8c01515 	stw	r3,84(sp)
    b50c:	d8801415 	stw	r2,80(sp)
    b510:	00133680 	call	13368 <__fixdfsi>
    b514:	1009883a 	mov	r4,r2
    b518:	1021883a 	mov	r16,r2
    b51c:	00071240 	call	7124 <__floatsidf>
    b520:	d9000f17 	ldw	r4,60(sp)
    b524:	d9401017 	ldw	r5,64(sp)
    b528:	100d883a 	mov	r6,r2
    b52c:	180f883a 	mov	r7,r3
    b530:	0012a6c0 	call	12a6c <__subdf3>
    b534:	1829883a 	mov	r20,r3
    b538:	d8c00717 	ldw	r3,28(sp)
    b53c:	84000c04 	addi	r16,r16,48
    b540:	1023883a 	mov	r17,r2
    b544:	1c000005 	stb	r16,0(r3)
    b548:	db001617 	ldw	r12,88(sp)
    b54c:	00800044 	movi	r2,1
    b550:	60802226 	beq	r12,r2,b5dc <_dtoa_r+0x1424>
    b554:	d9c00717 	ldw	r7,28(sp)
    b558:	8805883a 	mov	r2,r17
    b55c:	b82b883a 	mov	r21,r23
    b560:	3b19883a 	add	r12,r7,r12
    b564:	6023883a 	mov	r17,r12
    b568:	a007883a 	mov	r3,r20
    b56c:	dc800f15 	stw	r18,60(sp)
    b570:	000d883a 	mov	r6,zero
    b574:	01d00934 	movhi	r7,16420
    b578:	1009883a 	mov	r4,r2
    b57c:	180b883a 	mov	r5,r3
    b580:	00123540 	call	12354 <__muldf3>
    b584:	180b883a 	mov	r5,r3
    b588:	1009883a 	mov	r4,r2
    b58c:	1829883a 	mov	r20,r3
    b590:	1025883a 	mov	r18,r2
    b594:	00133680 	call	13368 <__fixdfsi>
    b598:	1009883a 	mov	r4,r2
    b59c:	1021883a 	mov	r16,r2
    b5a0:	00071240 	call	7124 <__floatsidf>
    b5a4:	100d883a 	mov	r6,r2
    b5a8:	180f883a 	mov	r7,r3
    b5ac:	9009883a 	mov	r4,r18
    b5b0:	a00b883a 	mov	r5,r20
    b5b4:	84000c04 	addi	r16,r16,48
    b5b8:	0012a6c0 	call	12a6c <__subdf3>
    b5bc:	ad400044 	addi	r21,r21,1
    b5c0:	ac3fffc5 	stb	r16,-1(r21)
    b5c4:	ac7fea1e 	bne	r21,r17,b570 <__alt_data_end+0xf000b570>
    b5c8:	1023883a 	mov	r17,r2
    b5cc:	d8801217 	ldw	r2,72(sp)
    b5d0:	dc800f17 	ldw	r18,60(sp)
    b5d4:	1829883a 	mov	r20,r3
    b5d8:	b8af883a 	add	r23,r23,r2
    b5dc:	d9001417 	ldw	r4,80(sp)
    b5e0:	d9401517 	ldw	r5,84(sp)
    b5e4:	000d883a 	mov	r6,zero
    b5e8:	01cff834 	movhi	r7,16352
    b5ec:	00118500 	call	11850 <__adddf3>
    b5f0:	880d883a 	mov	r6,r17
    b5f4:	a00f883a 	mov	r7,r20
    b5f8:	1009883a 	mov	r4,r2
    b5fc:	180b883a 	mov	r5,r3
    b600:	00122600 	call	12260 <__ledf2>
    b604:	10003e0e 	bge	r2,zero,b700 <_dtoa_r+0x1548>
    b608:	d9001317 	ldw	r4,76(sp)
    b60c:	bd3fffc3 	ldbu	r20,-1(r23)
    b610:	d9000515 	stw	r4,20(sp)
    b614:	003d3b06 	br	ab04 <__alt_data_end+0xf000ab04>
    b618:	0027883a 	mov	r19,zero
    b61c:	003f1b06 	br	b28c <__alt_data_end+0xf000b28c>
    b620:	d8800817 	ldw	r2,32(sp)
    b624:	11e9c83a 	sub	r20,r2,r7
    b628:	0005883a 	mov	r2,zero
    b62c:	003d5406 	br	ab80 <__alt_data_end+0xf000ab80>
    b630:	00800044 	movi	r2,1
    b634:	003dc706 	br	ad54 <__alt_data_end+0xf000ad54>
    b638:	d8c00217 	ldw	r3,8(sp)
    b63c:	00800d84 	movi	r2,54
    b640:	dd400a17 	ldw	r21,40(sp)
    b644:	10c5c83a 	sub	r2,r2,r3
    b648:	dd000817 	ldw	r20,32(sp)
    b64c:	003d4c06 	br	ab80 <__alt_data_end+0xf000ab80>
    b650:	dc800f15 	stw	r18,60(sp)
    b654:	dcc01015 	stw	r19,64(sp)
    b658:	04000084 	movi	r16,2
    b65c:	003bed06 	br	a614 <__alt_data_end+0xf000a614>
    b660:	d9000617 	ldw	r4,24(sp)
    b664:	203f0d26 	beq	r4,zero,b29c <__alt_data_end+0xf000b29c>
    b668:	d9800c17 	ldw	r6,48(sp)
    b66c:	01bcab0e 	bge	zero,r6,a91c <__alt_data_end+0xf000a91c>
    b670:	d9401017 	ldw	r5,64(sp)
    b674:	d9000f17 	ldw	r4,60(sp)
    b678:	000d883a 	mov	r6,zero
    b67c:	01d00934 	movhi	r7,16420
    b680:	00123540 	call	12354 <__muldf3>
    b684:	81000044 	addi	r4,r16,1
    b688:	d8800f15 	stw	r2,60(sp)
    b68c:	d8c01015 	stw	r3,64(sp)
    b690:	00071240 	call	7124 <__floatsidf>
    b694:	d9800f17 	ldw	r6,60(sp)
    b698:	d9c01017 	ldw	r7,64(sp)
    b69c:	1009883a 	mov	r4,r2
    b6a0:	180b883a 	mov	r5,r3
    b6a4:	00123540 	call	12354 <__muldf3>
    b6a8:	01d00734 	movhi	r7,16412
    b6ac:	000d883a 	mov	r6,zero
    b6b0:	1009883a 	mov	r4,r2
    b6b4:	180b883a 	mov	r5,r3
    b6b8:	00118500 	call	11850 <__adddf3>
    b6bc:	d9c00517 	ldw	r7,20(sp)
    b6c0:	047f3034 	movhi	r17,64704
    b6c4:	1021883a 	mov	r16,r2
    b6c8:	39ffffc4 	addi	r7,r7,-1
    b6cc:	d9c01315 	stw	r7,76(sp)
    b6d0:	1c63883a 	add	r17,r3,r17
    b6d4:	db000c17 	ldw	r12,48(sp)
    b6d8:	003bea06 	br	a684 <__alt_data_end+0xf000a684>
    b6dc:	dc000915 	stw	r16,36(sp)
    b6e0:	003e0e06 	br	af1c <__alt_data_end+0xf000af1c>
    b6e4:	01000e44 	movi	r4,57
    b6e8:	8825883a 	mov	r18,r17
    b6ec:	9dc00044 	addi	r23,r19,1
    b6f0:	99000005 	stb	r4,0(r19)
    b6f4:	a023883a 	mov	r17,r20
    b6f8:	dc000915 	stw	r16,36(sp)
    b6fc:	003da406 	br	ad90 <__alt_data_end+0xf000ad90>
    b700:	d9801417 	ldw	r6,80(sp)
    b704:	d9c01517 	ldw	r7,84(sp)
    b708:	0009883a 	mov	r4,zero
    b70c:	014ff834 	movhi	r5,16352
    b710:	0012a6c0 	call	12a6c <__subdf3>
    b714:	880d883a 	mov	r6,r17
    b718:	a00f883a 	mov	r7,r20
    b71c:	1009883a 	mov	r4,r2
    b720:	180b883a 	mov	r5,r3
    b724:	00121840 	call	12184 <__gedf2>
    b728:	00bc7c0e 	bge	zero,r2,a91c <__alt_data_end+0xf000a91c>
    b72c:	01000c04 	movi	r4,48
    b730:	00000106 	br	b738 <_dtoa_r+0x1580>
    b734:	102f883a 	mov	r23,r2
    b738:	b8bfffc4 	addi	r2,r23,-1
    b73c:	10c00007 	ldb	r3,0(r2)
    b740:	193ffc26 	beq	r3,r4,b734 <__alt_data_end+0xf000b734>
    b744:	d9801317 	ldw	r6,76(sp)
    b748:	d9800515 	stw	r6,20(sp)
    b74c:	003c4406 	br	a860 <__alt_data_end+0xf000a860>
    b750:	d9801317 	ldw	r6,76(sp)
    b754:	d9800515 	stw	r6,20(sp)
    b758:	003cea06 	br	ab04 <__alt_data_end+0xf000ab04>
    b75c:	dd800f17 	ldw	r22,60(sp)
    b760:	dcc01017 	ldw	r19,64(sp)
    b764:	dc801217 	ldw	r18,72(sp)
    b768:	003c6c06 	br	a91c <__alt_data_end+0xf000a91c>
    b76c:	903e031e 	bne	r18,zero,af7c <__alt_data_end+0xf000af7c>
    b770:	003ebb06 	br	b260 <__alt_data_end+0xf000b260>
    b774:	103e6c1e 	bne	r2,zero,b128 <__alt_data_end+0xf000b128>
    b778:	4080004c 	andi	r2,r8,1
    b77c:	103e6a26 	beq	r2,zero,b128 <__alt_data_end+0xf000b128>
    b780:	003e6606 	br	b11c <__alt_data_end+0xf000b11c>
    b784:	d8c00317 	ldw	r3,12(sp)
    b788:	00800084 	movi	r2,2
    b78c:	10c02916 	blt	r2,r3,b834 <_dtoa_r+0x167c>
    b790:	d9000c17 	ldw	r4,48(sp)
    b794:	003e8806 	br	b1b8 <__alt_data_end+0xf000b1b8>
    b798:	04000084 	movi	r16,2
    b79c:	003b9d06 	br	a614 <__alt_data_end+0xf000a614>
    b7a0:	d9001317 	ldw	r4,76(sp)
    b7a4:	d9000515 	stw	r4,20(sp)
    b7a8:	003cd606 	br	ab04 <__alt_data_end+0xf000ab04>
    b7ac:	d8801317 	ldw	r2,76(sp)
    b7b0:	d8800515 	stw	r2,20(sp)
    b7b4:	003c2a06 	br	a860 <__alt_data_end+0xf000a860>
    b7b8:	d9800317 	ldw	r6,12(sp)
    b7bc:	00800084 	movi	r2,2
    b7c0:	11801516 	blt	r2,r6,b818 <_dtoa_r+0x1660>
    b7c4:	d9c00c17 	ldw	r7,48(sp)
    b7c8:	d9c00615 	stw	r7,24(sp)
    b7cc:	003df706 	br	afac <__alt_data_end+0xf000afac>
    b7d0:	193d3926 	beq	r3,r4,acb8 <__alt_data_end+0xf000acb8>
    b7d4:	00c00f04 	movi	r3,60
    b7d8:	1885c83a 	sub	r2,r3,r2
    b7dc:	003ddf06 	br	af5c <__alt_data_end+0xf000af5c>
    b7e0:	e009883a 	mov	r4,fp
    b7e4:	e0001115 	stw	zero,68(fp)
    b7e8:	000b883a 	mov	r5,zero
    b7ec:	000d5e40 	call	d5e4 <_Balloc>
    b7f0:	d8800715 	stw	r2,28(sp)
    b7f4:	d8c00717 	ldw	r3,28(sp)
    b7f8:	00bfffc4 	movi	r2,-1
    b7fc:	01000044 	movi	r4,1
    b800:	d8800c15 	stw	r2,48(sp)
    b804:	e0c01015 	stw	r3,64(fp)
    b808:	d9000b15 	stw	r4,44(sp)
    b80c:	d8800615 	stw	r2,24(sp)
    b810:	d8002215 	stw	zero,136(sp)
    b814:	003c4106 	br	a91c <__alt_data_end+0xf000a91c>
    b818:	d8c00c17 	ldw	r3,48(sp)
    b81c:	d8c00615 	stw	r3,24(sp)
    b820:	003e7006 	br	b1e4 <__alt_data_end+0xf000b1e4>
    b824:	04400044 	movi	r17,1
    b828:	003b2006 	br	a4ac <__alt_data_end+0xf000a4ac>
    b82c:	000b883a 	mov	r5,zero
    b830:	003b3d06 	br	a528 <__alt_data_end+0xf000a528>
    b834:	d8800c17 	ldw	r2,48(sp)
    b838:	d8800615 	stw	r2,24(sp)
    b83c:	003e6906 	br	b1e4 <__alt_data_end+0xf000b1e4>

0000b840 <__sflush_r>:
    b840:	2880030b 	ldhu	r2,12(r5)
    b844:	defffb04 	addi	sp,sp,-20
    b848:	dcc00315 	stw	r19,12(sp)
    b84c:	dc400115 	stw	r17,4(sp)
    b850:	dfc00415 	stw	ra,16(sp)
    b854:	dc800215 	stw	r18,8(sp)
    b858:	dc000015 	stw	r16,0(sp)
    b85c:	10c0020c 	andi	r3,r2,8
    b860:	2823883a 	mov	r17,r5
    b864:	2027883a 	mov	r19,r4
    b868:	1800311e 	bne	r3,zero,b930 <__sflush_r+0xf0>
    b86c:	28c00117 	ldw	r3,4(r5)
    b870:	10820014 	ori	r2,r2,2048
    b874:	2880030d 	sth	r2,12(r5)
    b878:	00c04b0e 	bge	zero,r3,b9a8 <__sflush_r+0x168>
    b87c:	8a000a17 	ldw	r8,40(r17)
    b880:	40002326 	beq	r8,zero,b910 <__sflush_r+0xd0>
    b884:	9c000017 	ldw	r16,0(r19)
    b888:	10c4000c 	andi	r3,r2,4096
    b88c:	98000015 	stw	zero,0(r19)
    b890:	18004826 	beq	r3,zero,b9b4 <__sflush_r+0x174>
    b894:	89801417 	ldw	r6,80(r17)
    b898:	10c0010c 	andi	r3,r2,4
    b89c:	18000626 	beq	r3,zero,b8b8 <__sflush_r+0x78>
    b8a0:	88c00117 	ldw	r3,4(r17)
    b8a4:	88800c17 	ldw	r2,48(r17)
    b8a8:	30cdc83a 	sub	r6,r6,r3
    b8ac:	10000226 	beq	r2,zero,b8b8 <__sflush_r+0x78>
    b8b0:	88800f17 	ldw	r2,60(r17)
    b8b4:	308dc83a 	sub	r6,r6,r2
    b8b8:	89400717 	ldw	r5,28(r17)
    b8bc:	000f883a 	mov	r7,zero
    b8c0:	9809883a 	mov	r4,r19
    b8c4:	403ee83a 	callr	r8
    b8c8:	00ffffc4 	movi	r3,-1
    b8cc:	10c04426 	beq	r2,r3,b9e0 <__sflush_r+0x1a0>
    b8d0:	88c0030b 	ldhu	r3,12(r17)
    b8d4:	89000417 	ldw	r4,16(r17)
    b8d8:	88000115 	stw	zero,4(r17)
    b8dc:	197dffcc 	andi	r5,r3,63487
    b8e0:	8940030d 	sth	r5,12(r17)
    b8e4:	89000015 	stw	r4,0(r17)
    b8e8:	18c4000c 	andi	r3,r3,4096
    b8ec:	18002c1e 	bne	r3,zero,b9a0 <__sflush_r+0x160>
    b8f0:	89400c17 	ldw	r5,48(r17)
    b8f4:	9c000015 	stw	r16,0(r19)
    b8f8:	28000526 	beq	r5,zero,b910 <__sflush_r+0xd0>
    b8fc:	88801004 	addi	r2,r17,64
    b900:	28800226 	beq	r5,r2,b90c <__sflush_r+0xcc>
    b904:	9809883a 	mov	r4,r19
    b908:	000bfac0 	call	bfac <_free_r>
    b90c:	88000c15 	stw	zero,48(r17)
    b910:	0005883a 	mov	r2,zero
    b914:	dfc00417 	ldw	ra,16(sp)
    b918:	dcc00317 	ldw	r19,12(sp)
    b91c:	dc800217 	ldw	r18,8(sp)
    b920:	dc400117 	ldw	r17,4(sp)
    b924:	dc000017 	ldw	r16,0(sp)
    b928:	dec00504 	addi	sp,sp,20
    b92c:	f800283a 	ret
    b930:	2c800417 	ldw	r18,16(r5)
    b934:	903ff626 	beq	r18,zero,b910 <__alt_data_end+0xf000b910>
    b938:	2c000017 	ldw	r16,0(r5)
    b93c:	108000cc 	andi	r2,r2,3
    b940:	2c800015 	stw	r18,0(r5)
    b944:	84a1c83a 	sub	r16,r16,r18
    b948:	1000131e 	bne	r2,zero,b998 <__sflush_r+0x158>
    b94c:	28800517 	ldw	r2,20(r5)
    b950:	88800215 	stw	r2,8(r17)
    b954:	04000316 	blt	zero,r16,b964 <__sflush_r+0x124>
    b958:	003fed06 	br	b910 <__alt_data_end+0xf000b910>
    b95c:	90a5883a 	add	r18,r18,r2
    b960:	043feb0e 	bge	zero,r16,b910 <__alt_data_end+0xf000b910>
    b964:	88800917 	ldw	r2,36(r17)
    b968:	89400717 	ldw	r5,28(r17)
    b96c:	800f883a 	mov	r7,r16
    b970:	900d883a 	mov	r6,r18
    b974:	9809883a 	mov	r4,r19
    b978:	103ee83a 	callr	r2
    b97c:	80a1c83a 	sub	r16,r16,r2
    b980:	00bff616 	blt	zero,r2,b95c <__alt_data_end+0xf000b95c>
    b984:	88c0030b 	ldhu	r3,12(r17)
    b988:	00bfffc4 	movi	r2,-1
    b98c:	18c01014 	ori	r3,r3,64
    b990:	88c0030d 	sth	r3,12(r17)
    b994:	003fdf06 	br	b914 <__alt_data_end+0xf000b914>
    b998:	0005883a 	mov	r2,zero
    b99c:	003fec06 	br	b950 <__alt_data_end+0xf000b950>
    b9a0:	88801415 	stw	r2,80(r17)
    b9a4:	003fd206 	br	b8f0 <__alt_data_end+0xf000b8f0>
    b9a8:	28c00f17 	ldw	r3,60(r5)
    b9ac:	00ffb316 	blt	zero,r3,b87c <__alt_data_end+0xf000b87c>
    b9b0:	003fd706 	br	b910 <__alt_data_end+0xf000b910>
    b9b4:	89400717 	ldw	r5,28(r17)
    b9b8:	000d883a 	mov	r6,zero
    b9bc:	01c00044 	movi	r7,1
    b9c0:	9809883a 	mov	r4,r19
    b9c4:	403ee83a 	callr	r8
    b9c8:	100d883a 	mov	r6,r2
    b9cc:	00bfffc4 	movi	r2,-1
    b9d0:	30801426 	beq	r6,r2,ba24 <__sflush_r+0x1e4>
    b9d4:	8880030b 	ldhu	r2,12(r17)
    b9d8:	8a000a17 	ldw	r8,40(r17)
    b9dc:	003fae06 	br	b898 <__alt_data_end+0xf000b898>
    b9e0:	98c00017 	ldw	r3,0(r19)
    b9e4:	183fba26 	beq	r3,zero,b8d0 <__alt_data_end+0xf000b8d0>
    b9e8:	01000744 	movi	r4,29
    b9ec:	19000626 	beq	r3,r4,ba08 <__sflush_r+0x1c8>
    b9f0:	01000584 	movi	r4,22
    b9f4:	19000426 	beq	r3,r4,ba08 <__sflush_r+0x1c8>
    b9f8:	88c0030b 	ldhu	r3,12(r17)
    b9fc:	18c01014 	ori	r3,r3,64
    ba00:	88c0030d 	sth	r3,12(r17)
    ba04:	003fc306 	br	b914 <__alt_data_end+0xf000b914>
    ba08:	8880030b 	ldhu	r2,12(r17)
    ba0c:	88c00417 	ldw	r3,16(r17)
    ba10:	88000115 	stw	zero,4(r17)
    ba14:	10bdffcc 	andi	r2,r2,63487
    ba18:	8880030d 	sth	r2,12(r17)
    ba1c:	88c00015 	stw	r3,0(r17)
    ba20:	003fb306 	br	b8f0 <__alt_data_end+0xf000b8f0>
    ba24:	98800017 	ldw	r2,0(r19)
    ba28:	103fea26 	beq	r2,zero,b9d4 <__alt_data_end+0xf000b9d4>
    ba2c:	00c00744 	movi	r3,29
    ba30:	10c00226 	beq	r2,r3,ba3c <__sflush_r+0x1fc>
    ba34:	00c00584 	movi	r3,22
    ba38:	10c0031e 	bne	r2,r3,ba48 <__sflush_r+0x208>
    ba3c:	9c000015 	stw	r16,0(r19)
    ba40:	0005883a 	mov	r2,zero
    ba44:	003fb306 	br	b914 <__alt_data_end+0xf000b914>
    ba48:	88c0030b 	ldhu	r3,12(r17)
    ba4c:	3005883a 	mov	r2,r6
    ba50:	18c01014 	ori	r3,r3,64
    ba54:	88c0030d 	sth	r3,12(r17)
    ba58:	003fae06 	br	b914 <__alt_data_end+0xf000b914>

0000ba5c <_fflush_r>:
    ba5c:	defffd04 	addi	sp,sp,-12
    ba60:	dc000115 	stw	r16,4(sp)
    ba64:	dfc00215 	stw	ra,8(sp)
    ba68:	2021883a 	mov	r16,r4
    ba6c:	20000226 	beq	r4,zero,ba78 <_fflush_r+0x1c>
    ba70:	20800e17 	ldw	r2,56(r4)
    ba74:	10000c26 	beq	r2,zero,baa8 <_fflush_r+0x4c>
    ba78:	2880030f 	ldh	r2,12(r5)
    ba7c:	1000051e 	bne	r2,zero,ba94 <_fflush_r+0x38>
    ba80:	0005883a 	mov	r2,zero
    ba84:	dfc00217 	ldw	ra,8(sp)
    ba88:	dc000117 	ldw	r16,4(sp)
    ba8c:	dec00304 	addi	sp,sp,12
    ba90:	f800283a 	ret
    ba94:	8009883a 	mov	r4,r16
    ba98:	dfc00217 	ldw	ra,8(sp)
    ba9c:	dc000117 	ldw	r16,4(sp)
    baa0:	dec00304 	addi	sp,sp,12
    baa4:	000b8401 	jmpi	b840 <__sflush_r>
    baa8:	d9400015 	stw	r5,0(sp)
    baac:	000be380 	call	be38 <__sinit>
    bab0:	d9400017 	ldw	r5,0(sp)
    bab4:	003ff006 	br	ba78 <__alt_data_end+0xf000ba78>

0000bab8 <fflush>:
    bab8:	20000526 	beq	r4,zero,bad0 <fflush+0x18>
    babc:	00820034 	movhi	r2,2048
    bac0:	108ab704 	addi	r2,r2,10972
    bac4:	200b883a 	mov	r5,r4
    bac8:	11000017 	ldw	r4,0(r2)
    bacc:	000ba5c1 	jmpi	ba5c <_fflush_r>
    bad0:	00820034 	movhi	r2,2048
    bad4:	108ab604 	addi	r2,r2,10968
    bad8:	11000017 	ldw	r4,0(r2)
    badc:	01400074 	movhi	r5,1
    bae0:	296e9704 	addi	r5,r5,-17828
    bae4:	000c83c1 	jmpi	c83c <_fwalk_reent>

0000bae8 <__fp_unlock>:
    bae8:	0005883a 	mov	r2,zero
    baec:	f800283a 	ret

0000baf0 <_cleanup_r>:
    baf0:	01400074 	movhi	r5,1
    baf4:	29417904 	addi	r5,r5,1508
    baf8:	000c83c1 	jmpi	c83c <_fwalk_reent>

0000bafc <__sinit.part.1>:
    bafc:	defff704 	addi	sp,sp,-36
    bb00:	00c00074 	movhi	r3,1
    bb04:	dfc00815 	stw	ra,32(sp)
    bb08:	ddc00715 	stw	r23,28(sp)
    bb0c:	dd800615 	stw	r22,24(sp)
    bb10:	dd400515 	stw	r21,20(sp)
    bb14:	dd000415 	stw	r20,16(sp)
    bb18:	dcc00315 	stw	r19,12(sp)
    bb1c:	dc800215 	stw	r18,8(sp)
    bb20:	dc400115 	stw	r17,4(sp)
    bb24:	dc000015 	stw	r16,0(sp)
    bb28:	18eebc04 	addi	r3,r3,-17680
    bb2c:	24000117 	ldw	r16,4(r4)
    bb30:	20c00f15 	stw	r3,60(r4)
    bb34:	2080bb04 	addi	r2,r4,748
    bb38:	00c000c4 	movi	r3,3
    bb3c:	20c0b915 	stw	r3,740(r4)
    bb40:	2080ba15 	stw	r2,744(r4)
    bb44:	2000b815 	stw	zero,736(r4)
    bb48:	05c00204 	movi	r23,8
    bb4c:	00800104 	movi	r2,4
    bb50:	2025883a 	mov	r18,r4
    bb54:	b80d883a 	mov	r6,r23
    bb58:	81001704 	addi	r4,r16,92
    bb5c:	000b883a 	mov	r5,zero
    bb60:	80000015 	stw	zero,0(r16)
    bb64:	80000115 	stw	zero,4(r16)
    bb68:	80000215 	stw	zero,8(r16)
    bb6c:	8080030d 	sth	r2,12(r16)
    bb70:	80001915 	stw	zero,100(r16)
    bb74:	8000038d 	sth	zero,14(r16)
    bb78:	80000415 	stw	zero,16(r16)
    bb7c:	80000515 	stw	zero,20(r16)
    bb80:	80000615 	stw	zero,24(r16)
    bb84:	00078940 	call	7894 <memset>
    bb88:	05800074 	movhi	r22,1
    bb8c:	94400217 	ldw	r17,8(r18)
    bb90:	05400074 	movhi	r21,1
    bb94:	05000074 	movhi	r20,1
    bb98:	04c00074 	movhi	r19,1
    bb9c:	b5bb0304 	addi	r22,r22,-5108
    bba0:	ad7b1a04 	addi	r21,r21,-5016
    bba4:	a53b3904 	addi	r20,r20,-4892
    bba8:	9cfb5004 	addi	r19,r19,-4800
    bbac:	85800815 	stw	r22,32(r16)
    bbb0:	85400915 	stw	r21,36(r16)
    bbb4:	85000a15 	stw	r20,40(r16)
    bbb8:	84c00b15 	stw	r19,44(r16)
    bbbc:	84000715 	stw	r16,28(r16)
    bbc0:	00800284 	movi	r2,10
    bbc4:	8880030d 	sth	r2,12(r17)
    bbc8:	00800044 	movi	r2,1
    bbcc:	b80d883a 	mov	r6,r23
    bbd0:	89001704 	addi	r4,r17,92
    bbd4:	000b883a 	mov	r5,zero
    bbd8:	88000015 	stw	zero,0(r17)
    bbdc:	88000115 	stw	zero,4(r17)
    bbe0:	88000215 	stw	zero,8(r17)
    bbe4:	88001915 	stw	zero,100(r17)
    bbe8:	8880038d 	sth	r2,14(r17)
    bbec:	88000415 	stw	zero,16(r17)
    bbf0:	88000515 	stw	zero,20(r17)
    bbf4:	88000615 	stw	zero,24(r17)
    bbf8:	00078940 	call	7894 <memset>
    bbfc:	94000317 	ldw	r16,12(r18)
    bc00:	00800484 	movi	r2,18
    bc04:	8c400715 	stw	r17,28(r17)
    bc08:	8d800815 	stw	r22,32(r17)
    bc0c:	8d400915 	stw	r21,36(r17)
    bc10:	8d000a15 	stw	r20,40(r17)
    bc14:	8cc00b15 	stw	r19,44(r17)
    bc18:	8080030d 	sth	r2,12(r16)
    bc1c:	00800084 	movi	r2,2
    bc20:	80000015 	stw	zero,0(r16)
    bc24:	80000115 	stw	zero,4(r16)
    bc28:	80000215 	stw	zero,8(r16)
    bc2c:	80001915 	stw	zero,100(r16)
    bc30:	8080038d 	sth	r2,14(r16)
    bc34:	80000415 	stw	zero,16(r16)
    bc38:	80000515 	stw	zero,20(r16)
    bc3c:	80000615 	stw	zero,24(r16)
    bc40:	b80d883a 	mov	r6,r23
    bc44:	000b883a 	mov	r5,zero
    bc48:	81001704 	addi	r4,r16,92
    bc4c:	00078940 	call	7894 <memset>
    bc50:	00800044 	movi	r2,1
    bc54:	84000715 	stw	r16,28(r16)
    bc58:	85800815 	stw	r22,32(r16)
    bc5c:	85400915 	stw	r21,36(r16)
    bc60:	85000a15 	stw	r20,40(r16)
    bc64:	84c00b15 	stw	r19,44(r16)
    bc68:	90800e15 	stw	r2,56(r18)
    bc6c:	dfc00817 	ldw	ra,32(sp)
    bc70:	ddc00717 	ldw	r23,28(sp)
    bc74:	dd800617 	ldw	r22,24(sp)
    bc78:	dd400517 	ldw	r21,20(sp)
    bc7c:	dd000417 	ldw	r20,16(sp)
    bc80:	dcc00317 	ldw	r19,12(sp)
    bc84:	dc800217 	ldw	r18,8(sp)
    bc88:	dc400117 	ldw	r17,4(sp)
    bc8c:	dc000017 	ldw	r16,0(sp)
    bc90:	dec00904 	addi	sp,sp,36
    bc94:	f800283a 	ret

0000bc98 <__fp_lock>:
    bc98:	0005883a 	mov	r2,zero
    bc9c:	f800283a 	ret

0000bca0 <__sfmoreglue>:
    bca0:	defffc04 	addi	sp,sp,-16
    bca4:	dc400115 	stw	r17,4(sp)
    bca8:	2c7fffc4 	addi	r17,r5,-1
    bcac:	8c401a24 	muli	r17,r17,104
    bcb0:	dc800215 	stw	r18,8(sp)
    bcb4:	2825883a 	mov	r18,r5
    bcb8:	89401d04 	addi	r5,r17,116
    bcbc:	dc000015 	stw	r16,0(sp)
    bcc0:	dfc00315 	stw	ra,12(sp)
    bcc4:	000cb980 	call	cb98 <_malloc_r>
    bcc8:	1021883a 	mov	r16,r2
    bccc:	10000726 	beq	r2,zero,bcec <__sfmoreglue+0x4c>
    bcd0:	11000304 	addi	r4,r2,12
    bcd4:	10000015 	stw	zero,0(r2)
    bcd8:	14800115 	stw	r18,4(r2)
    bcdc:	11000215 	stw	r4,8(r2)
    bce0:	89801a04 	addi	r6,r17,104
    bce4:	000b883a 	mov	r5,zero
    bce8:	00078940 	call	7894 <memset>
    bcec:	8005883a 	mov	r2,r16
    bcf0:	dfc00317 	ldw	ra,12(sp)
    bcf4:	dc800217 	ldw	r18,8(sp)
    bcf8:	dc400117 	ldw	r17,4(sp)
    bcfc:	dc000017 	ldw	r16,0(sp)
    bd00:	dec00404 	addi	sp,sp,16
    bd04:	f800283a 	ret

0000bd08 <__sfp>:
    bd08:	defffb04 	addi	sp,sp,-20
    bd0c:	dc000015 	stw	r16,0(sp)
    bd10:	04020034 	movhi	r16,2048
    bd14:	840ab604 	addi	r16,r16,10968
    bd18:	dcc00315 	stw	r19,12(sp)
    bd1c:	2027883a 	mov	r19,r4
    bd20:	81000017 	ldw	r4,0(r16)
    bd24:	dfc00415 	stw	ra,16(sp)
    bd28:	dc800215 	stw	r18,8(sp)
    bd2c:	20800e17 	ldw	r2,56(r4)
    bd30:	dc400115 	stw	r17,4(sp)
    bd34:	1000021e 	bne	r2,zero,bd40 <__sfp+0x38>
    bd38:	000bafc0 	call	bafc <__sinit.part.1>
    bd3c:	81000017 	ldw	r4,0(r16)
    bd40:	2480b804 	addi	r18,r4,736
    bd44:	047fffc4 	movi	r17,-1
    bd48:	91000117 	ldw	r4,4(r18)
    bd4c:	94000217 	ldw	r16,8(r18)
    bd50:	213fffc4 	addi	r4,r4,-1
    bd54:	20000a16 	blt	r4,zero,bd80 <__sfp+0x78>
    bd58:	8080030f 	ldh	r2,12(r16)
    bd5c:	10000c26 	beq	r2,zero,bd90 <__sfp+0x88>
    bd60:	80c01d04 	addi	r3,r16,116
    bd64:	00000206 	br	bd70 <__sfp+0x68>
    bd68:	18bfe60f 	ldh	r2,-104(r3)
    bd6c:	10000826 	beq	r2,zero,bd90 <__sfp+0x88>
    bd70:	213fffc4 	addi	r4,r4,-1
    bd74:	1c3ffd04 	addi	r16,r3,-12
    bd78:	18c01a04 	addi	r3,r3,104
    bd7c:	247ffa1e 	bne	r4,r17,bd68 <__alt_data_end+0xf000bd68>
    bd80:	90800017 	ldw	r2,0(r18)
    bd84:	10001d26 	beq	r2,zero,bdfc <__sfp+0xf4>
    bd88:	1025883a 	mov	r18,r2
    bd8c:	003fee06 	br	bd48 <__alt_data_end+0xf000bd48>
    bd90:	00bfffc4 	movi	r2,-1
    bd94:	8080038d 	sth	r2,14(r16)
    bd98:	00800044 	movi	r2,1
    bd9c:	8080030d 	sth	r2,12(r16)
    bda0:	80001915 	stw	zero,100(r16)
    bda4:	80000015 	stw	zero,0(r16)
    bda8:	80000215 	stw	zero,8(r16)
    bdac:	80000115 	stw	zero,4(r16)
    bdb0:	80000415 	stw	zero,16(r16)
    bdb4:	80000515 	stw	zero,20(r16)
    bdb8:	80000615 	stw	zero,24(r16)
    bdbc:	01800204 	movi	r6,8
    bdc0:	000b883a 	mov	r5,zero
    bdc4:	81001704 	addi	r4,r16,92
    bdc8:	00078940 	call	7894 <memset>
    bdcc:	8005883a 	mov	r2,r16
    bdd0:	80000c15 	stw	zero,48(r16)
    bdd4:	80000d15 	stw	zero,52(r16)
    bdd8:	80001115 	stw	zero,68(r16)
    bddc:	80001215 	stw	zero,72(r16)
    bde0:	dfc00417 	ldw	ra,16(sp)
    bde4:	dcc00317 	ldw	r19,12(sp)
    bde8:	dc800217 	ldw	r18,8(sp)
    bdec:	dc400117 	ldw	r17,4(sp)
    bdf0:	dc000017 	ldw	r16,0(sp)
    bdf4:	dec00504 	addi	sp,sp,20
    bdf8:	f800283a 	ret
    bdfc:	01400104 	movi	r5,4
    be00:	9809883a 	mov	r4,r19
    be04:	000bca00 	call	bca0 <__sfmoreglue>
    be08:	90800015 	stw	r2,0(r18)
    be0c:	103fde1e 	bne	r2,zero,bd88 <__alt_data_end+0xf000bd88>
    be10:	00800304 	movi	r2,12
    be14:	98800015 	stw	r2,0(r19)
    be18:	0005883a 	mov	r2,zero
    be1c:	003ff006 	br	bde0 <__alt_data_end+0xf000bde0>

0000be20 <_cleanup>:
    be20:	00820034 	movhi	r2,2048
    be24:	108ab604 	addi	r2,r2,10968
    be28:	11000017 	ldw	r4,0(r2)
    be2c:	01400074 	movhi	r5,1
    be30:	29417904 	addi	r5,r5,1508
    be34:	000c83c1 	jmpi	c83c <_fwalk_reent>

0000be38 <__sinit>:
    be38:	20800e17 	ldw	r2,56(r4)
    be3c:	10000126 	beq	r2,zero,be44 <__sinit+0xc>
    be40:	f800283a 	ret
    be44:	000bafc1 	jmpi	bafc <__sinit.part.1>

0000be48 <__sfp_lock_acquire>:
    be48:	f800283a 	ret

0000be4c <__sfp_lock_release>:
    be4c:	f800283a 	ret

0000be50 <__sinit_lock_acquire>:
    be50:	f800283a 	ret

0000be54 <__sinit_lock_release>:
    be54:	f800283a 	ret

0000be58 <__fp_lock_all>:
    be58:	00820034 	movhi	r2,2048
    be5c:	108ab704 	addi	r2,r2,10972
    be60:	11000017 	ldw	r4,0(r2)
    be64:	01400074 	movhi	r5,1
    be68:	296f2604 	addi	r5,r5,-17256
    be6c:	000c7781 	jmpi	c778 <_fwalk>

0000be70 <__fp_unlock_all>:
    be70:	00820034 	movhi	r2,2048
    be74:	108ab704 	addi	r2,r2,10972
    be78:	11000017 	ldw	r4,0(r2)
    be7c:	01400074 	movhi	r5,1
    be80:	296eba04 	addi	r5,r5,-17688
    be84:	000c7781 	jmpi	c778 <_fwalk>

0000be88 <_malloc_trim_r>:
    be88:	defffb04 	addi	sp,sp,-20
    be8c:	dcc00315 	stw	r19,12(sp)
    be90:	04c20034 	movhi	r19,2048
    be94:	dc800215 	stw	r18,8(sp)
    be98:	dc400115 	stw	r17,4(sp)
    be9c:	dc000015 	stw	r16,0(sp)
    bea0:	dfc00415 	stw	ra,16(sp)
    bea4:	2821883a 	mov	r16,r5
    bea8:	9cc39604 	addi	r19,r19,3672
    beac:	2025883a 	mov	r18,r4
    beb0:	00139200 	call	13920 <__malloc_lock>
    beb4:	98800217 	ldw	r2,8(r19)
    beb8:	14400117 	ldw	r17,4(r2)
    bebc:	00bfff04 	movi	r2,-4
    bec0:	88a2703a 	and	r17,r17,r2
    bec4:	8c21c83a 	sub	r16,r17,r16
    bec8:	8403fbc4 	addi	r16,r16,4079
    becc:	8020d33a 	srli	r16,r16,12
    bed0:	0083ffc4 	movi	r2,4095
    bed4:	843fffc4 	addi	r16,r16,-1
    bed8:	8020933a 	slli	r16,r16,12
    bedc:	1400060e 	bge	r2,r16,bef8 <_malloc_trim_r+0x70>
    bee0:	000b883a 	mov	r5,zero
    bee4:	9009883a 	mov	r4,r18
    bee8:	000ebb80 	call	ebb8 <_sbrk_r>
    beec:	98c00217 	ldw	r3,8(r19)
    bef0:	1c47883a 	add	r3,r3,r17
    bef4:	10c00a26 	beq	r2,r3,bf20 <_malloc_trim_r+0x98>
    bef8:	9009883a 	mov	r4,r18
    befc:	00139440 	call	13944 <__malloc_unlock>
    bf00:	0005883a 	mov	r2,zero
    bf04:	dfc00417 	ldw	ra,16(sp)
    bf08:	dcc00317 	ldw	r19,12(sp)
    bf0c:	dc800217 	ldw	r18,8(sp)
    bf10:	dc400117 	ldw	r17,4(sp)
    bf14:	dc000017 	ldw	r16,0(sp)
    bf18:	dec00504 	addi	sp,sp,20
    bf1c:	f800283a 	ret
    bf20:	040bc83a 	sub	r5,zero,r16
    bf24:	9009883a 	mov	r4,r18
    bf28:	000ebb80 	call	ebb8 <_sbrk_r>
    bf2c:	00ffffc4 	movi	r3,-1
    bf30:	10c00d26 	beq	r2,r3,bf68 <_malloc_trim_r+0xe0>
    bf34:	00c20234 	movhi	r3,2056
    bf38:	18ff7b04 	addi	r3,r3,-532
    bf3c:	18800017 	ldw	r2,0(r3)
    bf40:	99000217 	ldw	r4,8(r19)
    bf44:	8c23c83a 	sub	r17,r17,r16
    bf48:	8c400054 	ori	r17,r17,1
    bf4c:	1421c83a 	sub	r16,r2,r16
    bf50:	24400115 	stw	r17,4(r4)
    bf54:	9009883a 	mov	r4,r18
    bf58:	1c000015 	stw	r16,0(r3)
    bf5c:	00139440 	call	13944 <__malloc_unlock>
    bf60:	00800044 	movi	r2,1
    bf64:	003fe706 	br	bf04 <__alt_data_end+0xf000bf04>
    bf68:	000b883a 	mov	r5,zero
    bf6c:	9009883a 	mov	r4,r18
    bf70:	000ebb80 	call	ebb8 <_sbrk_r>
    bf74:	99000217 	ldw	r4,8(r19)
    bf78:	014003c4 	movi	r5,15
    bf7c:	1107c83a 	sub	r3,r2,r4
    bf80:	28ffdd0e 	bge	r5,r3,bef8 <__alt_data_end+0xf000bef8>
    bf84:	01420034 	movhi	r5,2048
    bf88:	294ab904 	addi	r5,r5,10980
    bf8c:	29400017 	ldw	r5,0(r5)
    bf90:	18c00054 	ori	r3,r3,1
    bf94:	20c00115 	stw	r3,4(r4)
    bf98:	00c20234 	movhi	r3,2056
    bf9c:	1145c83a 	sub	r2,r2,r5
    bfa0:	18ff7b04 	addi	r3,r3,-532
    bfa4:	18800015 	stw	r2,0(r3)
    bfa8:	003fd306 	br	bef8 <__alt_data_end+0xf000bef8>

0000bfac <_free_r>:
    bfac:	28004126 	beq	r5,zero,c0b4 <_free_r+0x108>
    bfb0:	defffd04 	addi	sp,sp,-12
    bfb4:	dc400115 	stw	r17,4(sp)
    bfb8:	dc000015 	stw	r16,0(sp)
    bfbc:	2023883a 	mov	r17,r4
    bfc0:	2821883a 	mov	r16,r5
    bfc4:	dfc00215 	stw	ra,8(sp)
    bfc8:	00139200 	call	13920 <__malloc_lock>
    bfcc:	81ffff17 	ldw	r7,-4(r16)
    bfd0:	00bfff84 	movi	r2,-2
    bfd4:	01020034 	movhi	r4,2048
    bfd8:	81bffe04 	addi	r6,r16,-8
    bfdc:	3884703a 	and	r2,r7,r2
    bfe0:	21039604 	addi	r4,r4,3672
    bfe4:	308b883a 	add	r5,r6,r2
    bfe8:	2a400117 	ldw	r9,4(r5)
    bfec:	22000217 	ldw	r8,8(r4)
    bff0:	00ffff04 	movi	r3,-4
    bff4:	48c6703a 	and	r3,r9,r3
    bff8:	2a005726 	beq	r5,r8,c158 <_free_r+0x1ac>
    bffc:	28c00115 	stw	r3,4(r5)
    c000:	39c0004c 	andi	r7,r7,1
    c004:	3800091e 	bne	r7,zero,c02c <_free_r+0x80>
    c008:	823ffe17 	ldw	r8,-8(r16)
    c00c:	22400204 	addi	r9,r4,8
    c010:	320dc83a 	sub	r6,r6,r8
    c014:	31c00217 	ldw	r7,8(r6)
    c018:	1205883a 	add	r2,r2,r8
    c01c:	3a406526 	beq	r7,r9,c1b4 <_free_r+0x208>
    c020:	32000317 	ldw	r8,12(r6)
    c024:	3a000315 	stw	r8,12(r7)
    c028:	41c00215 	stw	r7,8(r8)
    c02c:	28cf883a 	add	r7,r5,r3
    c030:	39c00117 	ldw	r7,4(r7)
    c034:	39c0004c 	andi	r7,r7,1
    c038:	38003a26 	beq	r7,zero,c124 <_free_r+0x178>
    c03c:	10c00054 	ori	r3,r2,1
    c040:	30c00115 	stw	r3,4(r6)
    c044:	3087883a 	add	r3,r6,r2
    c048:	18800015 	stw	r2,0(r3)
    c04c:	00c07fc4 	movi	r3,511
    c050:	18801936 	bltu	r3,r2,c0b8 <_free_r+0x10c>
    c054:	1004d0fa 	srli	r2,r2,3
    c058:	01c00044 	movi	r7,1
    c05c:	21400117 	ldw	r5,4(r4)
    c060:	10c00044 	addi	r3,r2,1
    c064:	18c7883a 	add	r3,r3,r3
    c068:	1005d0ba 	srai	r2,r2,2
    c06c:	18c7883a 	add	r3,r3,r3
    c070:	18c7883a 	add	r3,r3,r3
    c074:	1907883a 	add	r3,r3,r4
    c078:	3884983a 	sll	r2,r7,r2
    c07c:	19c00017 	ldw	r7,0(r3)
    c080:	1a3ffe04 	addi	r8,r3,-8
    c084:	1144b03a 	or	r2,r2,r5
    c088:	32000315 	stw	r8,12(r6)
    c08c:	31c00215 	stw	r7,8(r6)
    c090:	20800115 	stw	r2,4(r4)
    c094:	19800015 	stw	r6,0(r3)
    c098:	39800315 	stw	r6,12(r7)
    c09c:	8809883a 	mov	r4,r17
    c0a0:	dfc00217 	ldw	ra,8(sp)
    c0a4:	dc400117 	ldw	r17,4(sp)
    c0a8:	dc000017 	ldw	r16,0(sp)
    c0ac:	dec00304 	addi	sp,sp,12
    c0b0:	00139441 	jmpi	13944 <__malloc_unlock>
    c0b4:	f800283a 	ret
    c0b8:	100ad27a 	srli	r5,r2,9
    c0bc:	00c00104 	movi	r3,4
    c0c0:	19404a36 	bltu	r3,r5,c1ec <_free_r+0x240>
    c0c4:	100ad1ba 	srli	r5,r2,6
    c0c8:	28c00e44 	addi	r3,r5,57
    c0cc:	18c7883a 	add	r3,r3,r3
    c0d0:	29400e04 	addi	r5,r5,56
    c0d4:	18c7883a 	add	r3,r3,r3
    c0d8:	18c7883a 	add	r3,r3,r3
    c0dc:	1909883a 	add	r4,r3,r4
    c0e0:	20c00017 	ldw	r3,0(r4)
    c0e4:	01c20034 	movhi	r7,2048
    c0e8:	213ffe04 	addi	r4,r4,-8
    c0ec:	39c39604 	addi	r7,r7,3672
    c0f0:	20c04426 	beq	r4,r3,c204 <_free_r+0x258>
    c0f4:	01ffff04 	movi	r7,-4
    c0f8:	19400117 	ldw	r5,4(r3)
    c0fc:	29ca703a 	and	r5,r5,r7
    c100:	1140022e 	bgeu	r2,r5,c10c <_free_r+0x160>
    c104:	18c00217 	ldw	r3,8(r3)
    c108:	20fffb1e 	bne	r4,r3,c0f8 <__alt_data_end+0xf000c0f8>
    c10c:	19000317 	ldw	r4,12(r3)
    c110:	31000315 	stw	r4,12(r6)
    c114:	30c00215 	stw	r3,8(r6)
    c118:	21800215 	stw	r6,8(r4)
    c11c:	19800315 	stw	r6,12(r3)
    c120:	003fde06 	br	c09c <__alt_data_end+0xf000c09c>
    c124:	29c00217 	ldw	r7,8(r5)
    c128:	10c5883a 	add	r2,r2,r3
    c12c:	00c20034 	movhi	r3,2048
    c130:	18c39804 	addi	r3,r3,3680
    c134:	38c03b26 	beq	r7,r3,c224 <_free_r+0x278>
    c138:	2a000317 	ldw	r8,12(r5)
    c13c:	11400054 	ori	r5,r2,1
    c140:	3087883a 	add	r3,r6,r2
    c144:	3a000315 	stw	r8,12(r7)
    c148:	41c00215 	stw	r7,8(r8)
    c14c:	31400115 	stw	r5,4(r6)
    c150:	18800015 	stw	r2,0(r3)
    c154:	003fbd06 	br	c04c <__alt_data_end+0xf000c04c>
    c158:	39c0004c 	andi	r7,r7,1
    c15c:	10c5883a 	add	r2,r2,r3
    c160:	3800071e 	bne	r7,zero,c180 <_free_r+0x1d4>
    c164:	81fffe17 	ldw	r7,-8(r16)
    c168:	31cdc83a 	sub	r6,r6,r7
    c16c:	30c00317 	ldw	r3,12(r6)
    c170:	31400217 	ldw	r5,8(r6)
    c174:	11c5883a 	add	r2,r2,r7
    c178:	28c00315 	stw	r3,12(r5)
    c17c:	19400215 	stw	r5,8(r3)
    c180:	10c00054 	ori	r3,r2,1
    c184:	30c00115 	stw	r3,4(r6)
    c188:	00c20034 	movhi	r3,2048
    c18c:	18caba04 	addi	r3,r3,10984
    c190:	18c00017 	ldw	r3,0(r3)
    c194:	21800215 	stw	r6,8(r4)
    c198:	10ffc036 	bltu	r2,r3,c09c <__alt_data_end+0xf000c09c>
    c19c:	00820034 	movhi	r2,2048
    c1a0:	108aff04 	addi	r2,r2,11260
    c1a4:	11400017 	ldw	r5,0(r2)
    c1a8:	8809883a 	mov	r4,r17
    c1ac:	000be880 	call	be88 <_malloc_trim_r>
    c1b0:	003fba06 	br	c09c <__alt_data_end+0xf000c09c>
    c1b4:	28c9883a 	add	r4,r5,r3
    c1b8:	21000117 	ldw	r4,4(r4)
    c1bc:	2100004c 	andi	r4,r4,1
    c1c0:	2000391e 	bne	r4,zero,c2a8 <_free_r+0x2fc>
    c1c4:	29c00217 	ldw	r7,8(r5)
    c1c8:	29000317 	ldw	r4,12(r5)
    c1cc:	1885883a 	add	r2,r3,r2
    c1d0:	10c00054 	ori	r3,r2,1
    c1d4:	39000315 	stw	r4,12(r7)
    c1d8:	21c00215 	stw	r7,8(r4)
    c1dc:	30c00115 	stw	r3,4(r6)
    c1e0:	308d883a 	add	r6,r6,r2
    c1e4:	30800015 	stw	r2,0(r6)
    c1e8:	003fac06 	br	c09c <__alt_data_end+0xf000c09c>
    c1ec:	00c00504 	movi	r3,20
    c1f0:	19401536 	bltu	r3,r5,c248 <_free_r+0x29c>
    c1f4:	28c01704 	addi	r3,r5,92
    c1f8:	18c7883a 	add	r3,r3,r3
    c1fc:	294016c4 	addi	r5,r5,91
    c200:	003fb406 	br	c0d4 <__alt_data_end+0xf000c0d4>
    c204:	280bd0ba 	srai	r5,r5,2
    c208:	00c00044 	movi	r3,1
    c20c:	38800117 	ldw	r2,4(r7)
    c210:	194a983a 	sll	r5,r3,r5
    c214:	2007883a 	mov	r3,r4
    c218:	2884b03a 	or	r2,r5,r2
    c21c:	38800115 	stw	r2,4(r7)
    c220:	003fbb06 	br	c110 <__alt_data_end+0xf000c110>
    c224:	21800515 	stw	r6,20(r4)
    c228:	21800415 	stw	r6,16(r4)
    c22c:	10c00054 	ori	r3,r2,1
    c230:	31c00315 	stw	r7,12(r6)
    c234:	31c00215 	stw	r7,8(r6)
    c238:	30c00115 	stw	r3,4(r6)
    c23c:	308d883a 	add	r6,r6,r2
    c240:	30800015 	stw	r2,0(r6)
    c244:	003f9506 	br	c09c <__alt_data_end+0xf000c09c>
    c248:	00c01504 	movi	r3,84
    c24c:	19400536 	bltu	r3,r5,c264 <_free_r+0x2b8>
    c250:	100ad33a 	srli	r5,r2,12
    c254:	28c01bc4 	addi	r3,r5,111
    c258:	18c7883a 	add	r3,r3,r3
    c25c:	29401b84 	addi	r5,r5,110
    c260:	003f9c06 	br	c0d4 <__alt_data_end+0xf000c0d4>
    c264:	00c05504 	movi	r3,340
    c268:	19400536 	bltu	r3,r5,c280 <_free_r+0x2d4>
    c26c:	100ad3fa 	srli	r5,r2,15
    c270:	28c01e04 	addi	r3,r5,120
    c274:	18c7883a 	add	r3,r3,r3
    c278:	29401dc4 	addi	r5,r5,119
    c27c:	003f9506 	br	c0d4 <__alt_data_end+0xf000c0d4>
    c280:	00c15504 	movi	r3,1364
    c284:	19400536 	bltu	r3,r5,c29c <_free_r+0x2f0>
    c288:	100ad4ba 	srli	r5,r2,18
    c28c:	28c01f44 	addi	r3,r5,125
    c290:	18c7883a 	add	r3,r3,r3
    c294:	29401f04 	addi	r5,r5,124
    c298:	003f8e06 	br	c0d4 <__alt_data_end+0xf000c0d4>
    c29c:	00c03f84 	movi	r3,254
    c2a0:	01401f84 	movi	r5,126
    c2a4:	003f8b06 	br	c0d4 <__alt_data_end+0xf000c0d4>
    c2a8:	10c00054 	ori	r3,r2,1
    c2ac:	30c00115 	stw	r3,4(r6)
    c2b0:	308d883a 	add	r6,r6,r2
    c2b4:	30800015 	stw	r2,0(r6)
    c2b8:	003f7806 	br	c09c <__alt_data_end+0xf000c09c>

0000c2bc <__sfvwrite_r>:
    c2bc:	30800217 	ldw	r2,8(r6)
    c2c0:	10006726 	beq	r2,zero,c460 <__sfvwrite_r+0x1a4>
    c2c4:	28c0030b 	ldhu	r3,12(r5)
    c2c8:	defff404 	addi	sp,sp,-48
    c2cc:	dd400715 	stw	r21,28(sp)
    c2d0:	dd000615 	stw	r20,24(sp)
    c2d4:	dc000215 	stw	r16,8(sp)
    c2d8:	dfc00b15 	stw	ra,44(sp)
    c2dc:	df000a15 	stw	fp,40(sp)
    c2e0:	ddc00915 	stw	r23,36(sp)
    c2e4:	dd800815 	stw	r22,32(sp)
    c2e8:	dcc00515 	stw	r19,20(sp)
    c2ec:	dc800415 	stw	r18,16(sp)
    c2f0:	dc400315 	stw	r17,12(sp)
    c2f4:	1880020c 	andi	r2,r3,8
    c2f8:	2821883a 	mov	r16,r5
    c2fc:	202b883a 	mov	r21,r4
    c300:	3029883a 	mov	r20,r6
    c304:	10002726 	beq	r2,zero,c3a4 <__sfvwrite_r+0xe8>
    c308:	28800417 	ldw	r2,16(r5)
    c30c:	10002526 	beq	r2,zero,c3a4 <__sfvwrite_r+0xe8>
    c310:	1880008c 	andi	r2,r3,2
    c314:	a4400017 	ldw	r17,0(r20)
    c318:	10002a26 	beq	r2,zero,c3c4 <__sfvwrite_r+0x108>
    c31c:	05a00034 	movhi	r22,32768
    c320:	0027883a 	mov	r19,zero
    c324:	0025883a 	mov	r18,zero
    c328:	b5bf0004 	addi	r22,r22,-1024
    c32c:	980d883a 	mov	r6,r19
    c330:	a809883a 	mov	r4,r21
    c334:	90004626 	beq	r18,zero,c450 <__sfvwrite_r+0x194>
    c338:	900f883a 	mov	r7,r18
    c33c:	b480022e 	bgeu	r22,r18,c348 <__sfvwrite_r+0x8c>
    c340:	01e00034 	movhi	r7,32768
    c344:	39ff0004 	addi	r7,r7,-1024
    c348:	80800917 	ldw	r2,36(r16)
    c34c:	81400717 	ldw	r5,28(r16)
    c350:	103ee83a 	callr	r2
    c354:	0080570e 	bge	zero,r2,c4b4 <__sfvwrite_r+0x1f8>
    c358:	a0c00217 	ldw	r3,8(r20)
    c35c:	98a7883a 	add	r19,r19,r2
    c360:	90a5c83a 	sub	r18,r18,r2
    c364:	1885c83a 	sub	r2,r3,r2
    c368:	a0800215 	stw	r2,8(r20)
    c36c:	103fef1e 	bne	r2,zero,c32c <__alt_data_end+0xf000c32c>
    c370:	0005883a 	mov	r2,zero
    c374:	dfc00b17 	ldw	ra,44(sp)
    c378:	df000a17 	ldw	fp,40(sp)
    c37c:	ddc00917 	ldw	r23,36(sp)
    c380:	dd800817 	ldw	r22,32(sp)
    c384:	dd400717 	ldw	r21,28(sp)
    c388:	dd000617 	ldw	r20,24(sp)
    c38c:	dcc00517 	ldw	r19,20(sp)
    c390:	dc800417 	ldw	r18,16(sp)
    c394:	dc400317 	ldw	r17,12(sp)
    c398:	dc000217 	ldw	r16,8(sp)
    c39c:	dec00c04 	addi	sp,sp,48
    c3a0:	f800283a 	ret
    c3a4:	800b883a 	mov	r5,r16
    c3a8:	a809883a 	mov	r4,r21
    c3ac:	0009e640 	call	9e64 <__swsetup_r>
    c3b0:	1000eb1e 	bne	r2,zero,c760 <__sfvwrite_r+0x4a4>
    c3b4:	80c0030b 	ldhu	r3,12(r16)
    c3b8:	a4400017 	ldw	r17,0(r20)
    c3bc:	1880008c 	andi	r2,r3,2
    c3c0:	103fd61e 	bne	r2,zero,c31c <__alt_data_end+0xf000c31c>
    c3c4:	1880004c 	andi	r2,r3,1
    c3c8:	10003f1e 	bne	r2,zero,c4c8 <__sfvwrite_r+0x20c>
    c3cc:	0039883a 	mov	fp,zero
    c3d0:	0025883a 	mov	r18,zero
    c3d4:	90001a26 	beq	r18,zero,c440 <__sfvwrite_r+0x184>
    c3d8:	1880800c 	andi	r2,r3,512
    c3dc:	84c00217 	ldw	r19,8(r16)
    c3e0:	10002126 	beq	r2,zero,c468 <__sfvwrite_r+0x1ac>
    c3e4:	982f883a 	mov	r23,r19
    c3e8:	94c09336 	bltu	r18,r19,c638 <__sfvwrite_r+0x37c>
    c3ec:	1881200c 	andi	r2,r3,1152
    c3f0:	10009e1e 	bne	r2,zero,c66c <__sfvwrite_r+0x3b0>
    c3f4:	81000017 	ldw	r4,0(r16)
    c3f8:	b80d883a 	mov	r6,r23
    c3fc:	e00b883a 	mov	r5,fp
    c400:	000d4880 	call	d488 <memmove>
    c404:	80c00217 	ldw	r3,8(r16)
    c408:	81000017 	ldw	r4,0(r16)
    c40c:	9005883a 	mov	r2,r18
    c410:	1ce7c83a 	sub	r19,r3,r19
    c414:	25cf883a 	add	r7,r4,r23
    c418:	84c00215 	stw	r19,8(r16)
    c41c:	81c00015 	stw	r7,0(r16)
    c420:	a0c00217 	ldw	r3,8(r20)
    c424:	e0b9883a 	add	fp,fp,r2
    c428:	90a5c83a 	sub	r18,r18,r2
    c42c:	18a7c83a 	sub	r19,r3,r2
    c430:	a4c00215 	stw	r19,8(r20)
    c434:	983fce26 	beq	r19,zero,c370 <__alt_data_end+0xf000c370>
    c438:	80c0030b 	ldhu	r3,12(r16)
    c43c:	903fe61e 	bne	r18,zero,c3d8 <__alt_data_end+0xf000c3d8>
    c440:	8f000017 	ldw	fp,0(r17)
    c444:	8c800117 	ldw	r18,4(r17)
    c448:	8c400204 	addi	r17,r17,8
    c44c:	003fe106 	br	c3d4 <__alt_data_end+0xf000c3d4>
    c450:	8cc00017 	ldw	r19,0(r17)
    c454:	8c800117 	ldw	r18,4(r17)
    c458:	8c400204 	addi	r17,r17,8
    c45c:	003fb306 	br	c32c <__alt_data_end+0xf000c32c>
    c460:	0005883a 	mov	r2,zero
    c464:	f800283a 	ret
    c468:	81000017 	ldw	r4,0(r16)
    c46c:	80800417 	ldw	r2,16(r16)
    c470:	11005736 	bltu	r2,r4,c5d0 <__sfvwrite_r+0x314>
    c474:	85c00517 	ldw	r23,20(r16)
    c478:	95c05536 	bltu	r18,r23,c5d0 <__sfvwrite_r+0x314>
    c47c:	00a00034 	movhi	r2,32768
    c480:	10bfffc4 	addi	r2,r2,-1
    c484:	9009883a 	mov	r4,r18
    c488:	1480012e 	bgeu	r2,r18,c490 <__sfvwrite_r+0x1d4>
    c48c:	1009883a 	mov	r4,r2
    c490:	b80b883a 	mov	r5,r23
    c494:	000751c0 	call	751c <__divsi3>
    c498:	15cf383a 	mul	r7,r2,r23
    c49c:	81400717 	ldw	r5,28(r16)
    c4a0:	80800917 	ldw	r2,36(r16)
    c4a4:	e00d883a 	mov	r6,fp
    c4a8:	a809883a 	mov	r4,r21
    c4ac:	103ee83a 	callr	r2
    c4b0:	00bfdb16 	blt	zero,r2,c420 <__alt_data_end+0xf000c420>
    c4b4:	8080030b 	ldhu	r2,12(r16)
    c4b8:	10801014 	ori	r2,r2,64
    c4bc:	8080030d 	sth	r2,12(r16)
    c4c0:	00bfffc4 	movi	r2,-1
    c4c4:	003fab06 	br	c374 <__alt_data_end+0xf000c374>
    c4c8:	0027883a 	mov	r19,zero
    c4cc:	0011883a 	mov	r8,zero
    c4d0:	0039883a 	mov	fp,zero
    c4d4:	0025883a 	mov	r18,zero
    c4d8:	90001f26 	beq	r18,zero,c558 <__sfvwrite_r+0x29c>
    c4dc:	40005a26 	beq	r8,zero,c648 <__sfvwrite_r+0x38c>
    c4e0:	982d883a 	mov	r22,r19
    c4e4:	94c0012e 	bgeu	r18,r19,c4ec <__sfvwrite_r+0x230>
    c4e8:	902d883a 	mov	r22,r18
    c4ec:	81000017 	ldw	r4,0(r16)
    c4f0:	80800417 	ldw	r2,16(r16)
    c4f4:	b02f883a 	mov	r23,r22
    c4f8:	81c00517 	ldw	r7,20(r16)
    c4fc:	1100032e 	bgeu	r2,r4,c50c <__sfvwrite_r+0x250>
    c500:	80c00217 	ldw	r3,8(r16)
    c504:	38c7883a 	add	r3,r7,r3
    c508:	1d801816 	blt	r3,r22,c56c <__sfvwrite_r+0x2b0>
    c50c:	b1c03e16 	blt	r22,r7,c608 <__sfvwrite_r+0x34c>
    c510:	80800917 	ldw	r2,36(r16)
    c514:	81400717 	ldw	r5,28(r16)
    c518:	e00d883a 	mov	r6,fp
    c51c:	da000115 	stw	r8,4(sp)
    c520:	a809883a 	mov	r4,r21
    c524:	103ee83a 	callr	r2
    c528:	102f883a 	mov	r23,r2
    c52c:	da000117 	ldw	r8,4(sp)
    c530:	00bfe00e 	bge	zero,r2,c4b4 <__alt_data_end+0xf000c4b4>
    c534:	9de7c83a 	sub	r19,r19,r23
    c538:	98001f26 	beq	r19,zero,c5b8 <__sfvwrite_r+0x2fc>
    c53c:	a0800217 	ldw	r2,8(r20)
    c540:	e5f9883a 	add	fp,fp,r23
    c544:	95e5c83a 	sub	r18,r18,r23
    c548:	15efc83a 	sub	r23,r2,r23
    c54c:	a5c00215 	stw	r23,8(r20)
    c550:	b83f8726 	beq	r23,zero,c370 <__alt_data_end+0xf000c370>
    c554:	903fe11e 	bne	r18,zero,c4dc <__alt_data_end+0xf000c4dc>
    c558:	8f000017 	ldw	fp,0(r17)
    c55c:	8c800117 	ldw	r18,4(r17)
    c560:	0011883a 	mov	r8,zero
    c564:	8c400204 	addi	r17,r17,8
    c568:	003fdb06 	br	c4d8 <__alt_data_end+0xf000c4d8>
    c56c:	180d883a 	mov	r6,r3
    c570:	e00b883a 	mov	r5,fp
    c574:	da000115 	stw	r8,4(sp)
    c578:	d8c00015 	stw	r3,0(sp)
    c57c:	000d4880 	call	d488 <memmove>
    c580:	d8c00017 	ldw	r3,0(sp)
    c584:	80800017 	ldw	r2,0(r16)
    c588:	800b883a 	mov	r5,r16
    c58c:	a809883a 	mov	r4,r21
    c590:	10c5883a 	add	r2,r2,r3
    c594:	80800015 	stw	r2,0(r16)
    c598:	d8c00015 	stw	r3,0(sp)
    c59c:	000ba5c0 	call	ba5c <_fflush_r>
    c5a0:	d8c00017 	ldw	r3,0(sp)
    c5a4:	da000117 	ldw	r8,4(sp)
    c5a8:	103fc21e 	bne	r2,zero,c4b4 <__alt_data_end+0xf000c4b4>
    c5ac:	182f883a 	mov	r23,r3
    c5b0:	9de7c83a 	sub	r19,r19,r23
    c5b4:	983fe11e 	bne	r19,zero,c53c <__alt_data_end+0xf000c53c>
    c5b8:	800b883a 	mov	r5,r16
    c5bc:	a809883a 	mov	r4,r21
    c5c0:	000ba5c0 	call	ba5c <_fflush_r>
    c5c4:	103fbb1e 	bne	r2,zero,c4b4 <__alt_data_end+0xf000c4b4>
    c5c8:	0011883a 	mov	r8,zero
    c5cc:	003fdb06 	br	c53c <__alt_data_end+0xf000c53c>
    c5d0:	94c0012e 	bgeu	r18,r19,c5d8 <__sfvwrite_r+0x31c>
    c5d4:	9027883a 	mov	r19,r18
    c5d8:	980d883a 	mov	r6,r19
    c5dc:	e00b883a 	mov	r5,fp
    c5e0:	000d4880 	call	d488 <memmove>
    c5e4:	80800217 	ldw	r2,8(r16)
    c5e8:	80c00017 	ldw	r3,0(r16)
    c5ec:	14c5c83a 	sub	r2,r2,r19
    c5f0:	1cc7883a 	add	r3,r3,r19
    c5f4:	80800215 	stw	r2,8(r16)
    c5f8:	80c00015 	stw	r3,0(r16)
    c5fc:	10004326 	beq	r2,zero,c70c <__sfvwrite_r+0x450>
    c600:	9805883a 	mov	r2,r19
    c604:	003f8606 	br	c420 <__alt_data_end+0xf000c420>
    c608:	b00d883a 	mov	r6,r22
    c60c:	e00b883a 	mov	r5,fp
    c610:	da000115 	stw	r8,4(sp)
    c614:	000d4880 	call	d488 <memmove>
    c618:	80800217 	ldw	r2,8(r16)
    c61c:	80c00017 	ldw	r3,0(r16)
    c620:	da000117 	ldw	r8,4(sp)
    c624:	1585c83a 	sub	r2,r2,r22
    c628:	1dad883a 	add	r22,r3,r22
    c62c:	80800215 	stw	r2,8(r16)
    c630:	85800015 	stw	r22,0(r16)
    c634:	003fbf06 	br	c534 <__alt_data_end+0xf000c534>
    c638:	81000017 	ldw	r4,0(r16)
    c63c:	9027883a 	mov	r19,r18
    c640:	902f883a 	mov	r23,r18
    c644:	003f6c06 	br	c3f8 <__alt_data_end+0xf000c3f8>
    c648:	900d883a 	mov	r6,r18
    c64c:	01400284 	movi	r5,10
    c650:	e009883a 	mov	r4,fp
    c654:	000d3a40 	call	d3a4 <memchr>
    c658:	10003e26 	beq	r2,zero,c754 <__sfvwrite_r+0x498>
    c65c:	10800044 	addi	r2,r2,1
    c660:	1727c83a 	sub	r19,r2,fp
    c664:	02000044 	movi	r8,1
    c668:	003f9d06 	br	c4e0 <__alt_data_end+0xf000c4e0>
    c66c:	80800517 	ldw	r2,20(r16)
    c670:	81400417 	ldw	r5,16(r16)
    c674:	81c00017 	ldw	r7,0(r16)
    c678:	10a7883a 	add	r19,r2,r2
    c67c:	9885883a 	add	r2,r19,r2
    c680:	1026d7fa 	srli	r19,r2,31
    c684:	396dc83a 	sub	r22,r7,r5
    c688:	b1000044 	addi	r4,r22,1
    c68c:	9885883a 	add	r2,r19,r2
    c690:	1027d07a 	srai	r19,r2,1
    c694:	2485883a 	add	r2,r4,r18
    c698:	980d883a 	mov	r6,r19
    c69c:	9880022e 	bgeu	r19,r2,c6a8 <__sfvwrite_r+0x3ec>
    c6a0:	1027883a 	mov	r19,r2
    c6a4:	100d883a 	mov	r6,r2
    c6a8:	18c1000c 	andi	r3,r3,1024
    c6ac:	18001c26 	beq	r3,zero,c720 <__sfvwrite_r+0x464>
    c6b0:	300b883a 	mov	r5,r6
    c6b4:	a809883a 	mov	r4,r21
    c6b8:	000cb980 	call	cb98 <_malloc_r>
    c6bc:	102f883a 	mov	r23,r2
    c6c0:	10002926 	beq	r2,zero,c768 <__sfvwrite_r+0x4ac>
    c6c4:	81400417 	ldw	r5,16(r16)
    c6c8:	b00d883a 	mov	r6,r22
    c6cc:	1009883a 	mov	r4,r2
    c6d0:	000774c0 	call	774c <memcpy>
    c6d4:	8080030b 	ldhu	r2,12(r16)
    c6d8:	00fedfc4 	movi	r3,-1153
    c6dc:	10c4703a 	and	r2,r2,r3
    c6e0:	10802014 	ori	r2,r2,128
    c6e4:	8080030d 	sth	r2,12(r16)
    c6e8:	bd89883a 	add	r4,r23,r22
    c6ec:	9d8fc83a 	sub	r7,r19,r22
    c6f0:	85c00415 	stw	r23,16(r16)
    c6f4:	84c00515 	stw	r19,20(r16)
    c6f8:	81000015 	stw	r4,0(r16)
    c6fc:	9027883a 	mov	r19,r18
    c700:	81c00215 	stw	r7,8(r16)
    c704:	902f883a 	mov	r23,r18
    c708:	003f3b06 	br	c3f8 <__alt_data_end+0xf000c3f8>
    c70c:	800b883a 	mov	r5,r16
    c710:	a809883a 	mov	r4,r21
    c714:	000ba5c0 	call	ba5c <_fflush_r>
    c718:	103fb926 	beq	r2,zero,c600 <__alt_data_end+0xf000c600>
    c71c:	003f6506 	br	c4b4 <__alt_data_end+0xf000c4b4>
    c720:	a809883a 	mov	r4,r21
    c724:	000e5e00 	call	e5e0 <_realloc_r>
    c728:	102f883a 	mov	r23,r2
    c72c:	103fee1e 	bne	r2,zero,c6e8 <__alt_data_end+0xf000c6e8>
    c730:	81400417 	ldw	r5,16(r16)
    c734:	a809883a 	mov	r4,r21
    c738:	000bfac0 	call	bfac <_free_r>
    c73c:	8080030b 	ldhu	r2,12(r16)
    c740:	00ffdfc4 	movi	r3,-129
    c744:	1884703a 	and	r2,r3,r2
    c748:	00c00304 	movi	r3,12
    c74c:	a8c00015 	stw	r3,0(r21)
    c750:	003f5906 	br	c4b8 <__alt_data_end+0xf000c4b8>
    c754:	94c00044 	addi	r19,r18,1
    c758:	02000044 	movi	r8,1
    c75c:	003f6006 	br	c4e0 <__alt_data_end+0xf000c4e0>
    c760:	00bfffc4 	movi	r2,-1
    c764:	003f0306 	br	c374 <__alt_data_end+0xf000c374>
    c768:	00800304 	movi	r2,12
    c76c:	a8800015 	stw	r2,0(r21)
    c770:	8080030b 	ldhu	r2,12(r16)
    c774:	003f5006 	br	c4b8 <__alt_data_end+0xf000c4b8>

0000c778 <_fwalk>:
    c778:	defff704 	addi	sp,sp,-36
    c77c:	dd000415 	stw	r20,16(sp)
    c780:	dfc00815 	stw	ra,32(sp)
    c784:	ddc00715 	stw	r23,28(sp)
    c788:	dd800615 	stw	r22,24(sp)
    c78c:	dd400515 	stw	r21,20(sp)
    c790:	dcc00315 	stw	r19,12(sp)
    c794:	dc800215 	stw	r18,8(sp)
    c798:	dc400115 	stw	r17,4(sp)
    c79c:	dc000015 	stw	r16,0(sp)
    c7a0:	2500b804 	addi	r20,r4,736
    c7a4:	a0002326 	beq	r20,zero,c834 <_fwalk+0xbc>
    c7a8:	282b883a 	mov	r21,r5
    c7ac:	002f883a 	mov	r23,zero
    c7b0:	05800044 	movi	r22,1
    c7b4:	04ffffc4 	movi	r19,-1
    c7b8:	a4400117 	ldw	r17,4(r20)
    c7bc:	a4800217 	ldw	r18,8(r20)
    c7c0:	8c7fffc4 	addi	r17,r17,-1
    c7c4:	88000d16 	blt	r17,zero,c7fc <_fwalk+0x84>
    c7c8:	94000304 	addi	r16,r18,12
    c7cc:	94800384 	addi	r18,r18,14
    c7d0:	8080000b 	ldhu	r2,0(r16)
    c7d4:	8c7fffc4 	addi	r17,r17,-1
    c7d8:	813ffd04 	addi	r4,r16,-12
    c7dc:	b080042e 	bgeu	r22,r2,c7f0 <_fwalk+0x78>
    c7e0:	9080000f 	ldh	r2,0(r18)
    c7e4:	14c00226 	beq	r2,r19,c7f0 <_fwalk+0x78>
    c7e8:	a83ee83a 	callr	r21
    c7ec:	b8aeb03a 	or	r23,r23,r2
    c7f0:	84001a04 	addi	r16,r16,104
    c7f4:	94801a04 	addi	r18,r18,104
    c7f8:	8cfff51e 	bne	r17,r19,c7d0 <__alt_data_end+0xf000c7d0>
    c7fc:	a5000017 	ldw	r20,0(r20)
    c800:	a03fed1e 	bne	r20,zero,c7b8 <__alt_data_end+0xf000c7b8>
    c804:	b805883a 	mov	r2,r23
    c808:	dfc00817 	ldw	ra,32(sp)
    c80c:	ddc00717 	ldw	r23,28(sp)
    c810:	dd800617 	ldw	r22,24(sp)
    c814:	dd400517 	ldw	r21,20(sp)
    c818:	dd000417 	ldw	r20,16(sp)
    c81c:	dcc00317 	ldw	r19,12(sp)
    c820:	dc800217 	ldw	r18,8(sp)
    c824:	dc400117 	ldw	r17,4(sp)
    c828:	dc000017 	ldw	r16,0(sp)
    c82c:	dec00904 	addi	sp,sp,36
    c830:	f800283a 	ret
    c834:	002f883a 	mov	r23,zero
    c838:	003ff206 	br	c804 <__alt_data_end+0xf000c804>

0000c83c <_fwalk_reent>:
    c83c:	defff704 	addi	sp,sp,-36
    c840:	dd000415 	stw	r20,16(sp)
    c844:	dfc00815 	stw	ra,32(sp)
    c848:	ddc00715 	stw	r23,28(sp)
    c84c:	dd800615 	stw	r22,24(sp)
    c850:	dd400515 	stw	r21,20(sp)
    c854:	dcc00315 	stw	r19,12(sp)
    c858:	dc800215 	stw	r18,8(sp)
    c85c:	dc400115 	stw	r17,4(sp)
    c860:	dc000015 	stw	r16,0(sp)
    c864:	2500b804 	addi	r20,r4,736
    c868:	a0002326 	beq	r20,zero,c8f8 <_fwalk_reent+0xbc>
    c86c:	282b883a 	mov	r21,r5
    c870:	2027883a 	mov	r19,r4
    c874:	002f883a 	mov	r23,zero
    c878:	05800044 	movi	r22,1
    c87c:	04bfffc4 	movi	r18,-1
    c880:	a4400117 	ldw	r17,4(r20)
    c884:	a4000217 	ldw	r16,8(r20)
    c888:	8c7fffc4 	addi	r17,r17,-1
    c88c:	88000c16 	blt	r17,zero,c8c0 <_fwalk_reent+0x84>
    c890:	84000304 	addi	r16,r16,12
    c894:	8080000b 	ldhu	r2,0(r16)
    c898:	8c7fffc4 	addi	r17,r17,-1
    c89c:	817ffd04 	addi	r5,r16,-12
    c8a0:	b080052e 	bgeu	r22,r2,c8b8 <_fwalk_reent+0x7c>
    c8a4:	8080008f 	ldh	r2,2(r16)
    c8a8:	9809883a 	mov	r4,r19
    c8ac:	14800226 	beq	r2,r18,c8b8 <_fwalk_reent+0x7c>
    c8b0:	a83ee83a 	callr	r21
    c8b4:	b8aeb03a 	or	r23,r23,r2
    c8b8:	84001a04 	addi	r16,r16,104
    c8bc:	8cbff51e 	bne	r17,r18,c894 <__alt_data_end+0xf000c894>
    c8c0:	a5000017 	ldw	r20,0(r20)
    c8c4:	a03fee1e 	bne	r20,zero,c880 <__alt_data_end+0xf000c880>
    c8c8:	b805883a 	mov	r2,r23
    c8cc:	dfc00817 	ldw	ra,32(sp)
    c8d0:	ddc00717 	ldw	r23,28(sp)
    c8d4:	dd800617 	ldw	r22,24(sp)
    c8d8:	dd400517 	ldw	r21,20(sp)
    c8dc:	dd000417 	ldw	r20,16(sp)
    c8e0:	dcc00317 	ldw	r19,12(sp)
    c8e4:	dc800217 	ldw	r18,8(sp)
    c8e8:	dc400117 	ldw	r17,4(sp)
    c8ec:	dc000017 	ldw	r16,0(sp)
    c8f0:	dec00904 	addi	sp,sp,36
    c8f4:	f800283a 	ret
    c8f8:	002f883a 	mov	r23,zero
    c8fc:	003ff206 	br	c8c8 <__alt_data_end+0xf000c8c8>

0000c900 <_setlocale_r>:
    c900:	30001b26 	beq	r6,zero,c970 <_setlocale_r+0x70>
    c904:	01420034 	movhi	r5,2048
    c908:	defffe04 	addi	sp,sp,-8
    c90c:	2940b204 	addi	r5,r5,712
    c910:	3009883a 	mov	r4,r6
    c914:	dc000015 	stw	r16,0(sp)
    c918:	dfc00115 	stw	ra,4(sp)
    c91c:	3021883a 	mov	r16,r6
    c920:	000ed480 	call	ed48 <strcmp>
    c924:	1000061e 	bne	r2,zero,c940 <_setlocale_r+0x40>
    c928:	00820034 	movhi	r2,2048
    c92c:	1080b104 	addi	r2,r2,708
    c930:	dfc00117 	ldw	ra,4(sp)
    c934:	dc000017 	ldw	r16,0(sp)
    c938:	dec00204 	addi	sp,sp,8
    c93c:	f800283a 	ret
    c940:	01420034 	movhi	r5,2048
    c944:	2940b104 	addi	r5,r5,708
    c948:	8009883a 	mov	r4,r16
    c94c:	000ed480 	call	ed48 <strcmp>
    c950:	103ff526 	beq	r2,zero,c928 <__alt_data_end+0xf000c928>
    c954:	01420034 	movhi	r5,2048
    c958:	29409c04 	addi	r5,r5,624
    c95c:	8009883a 	mov	r4,r16
    c960:	000ed480 	call	ed48 <strcmp>
    c964:	103ff026 	beq	r2,zero,c928 <__alt_data_end+0xf000c928>
    c968:	0005883a 	mov	r2,zero
    c96c:	003ff006 	br	c930 <__alt_data_end+0xf000c930>
    c970:	00820034 	movhi	r2,2048
    c974:	1080b104 	addi	r2,r2,708
    c978:	f800283a 	ret

0000c97c <__locale_charset>:
    c97c:	00820034 	movhi	r2,2048
    c980:	10838004 	addi	r2,r2,3584
    c984:	f800283a 	ret

0000c988 <__locale_mb_cur_max>:
    c988:	00820034 	movhi	r2,2048
    c98c:	108ab804 	addi	r2,r2,10976
    c990:	10800017 	ldw	r2,0(r2)
    c994:	f800283a 	ret

0000c998 <__locale_msgcharset>:
    c998:	00820034 	movhi	r2,2048
    c99c:	10837804 	addi	r2,r2,3552
    c9a0:	f800283a 	ret

0000c9a4 <__locale_cjk_lang>:
    c9a4:	0005883a 	mov	r2,zero
    c9a8:	f800283a 	ret

0000c9ac <_localeconv_r>:
    c9ac:	00820034 	movhi	r2,2048
    c9b0:	10838804 	addi	r2,r2,3616
    c9b4:	f800283a 	ret

0000c9b8 <setlocale>:
    c9b8:	00820034 	movhi	r2,2048
    c9bc:	108ab704 	addi	r2,r2,10972
    c9c0:	280d883a 	mov	r6,r5
    c9c4:	200b883a 	mov	r5,r4
    c9c8:	11000017 	ldw	r4,0(r2)
    c9cc:	000c9001 	jmpi	c900 <_setlocale_r>

0000c9d0 <localeconv>:
    c9d0:	00820034 	movhi	r2,2048
    c9d4:	10838804 	addi	r2,r2,3616
    c9d8:	f800283a 	ret

0000c9dc <__smakebuf_r>:
    c9dc:	2880030b 	ldhu	r2,12(r5)
    c9e0:	10c0008c 	andi	r3,r2,2
    c9e4:	1800411e 	bne	r3,zero,caec <__smakebuf_r+0x110>
    c9e8:	deffec04 	addi	sp,sp,-80
    c9ec:	dc000f15 	stw	r16,60(sp)
    c9f0:	2821883a 	mov	r16,r5
    c9f4:	2940038f 	ldh	r5,14(r5)
    c9f8:	dc401015 	stw	r17,64(sp)
    c9fc:	dfc01315 	stw	ra,76(sp)
    ca00:	dcc01215 	stw	r19,72(sp)
    ca04:	dc801115 	stw	r18,68(sp)
    ca08:	2023883a 	mov	r17,r4
    ca0c:	28001c16 	blt	r5,zero,ca80 <__smakebuf_r+0xa4>
    ca10:	d80d883a 	mov	r6,sp
    ca14:	00108f00 	call	108f0 <_fstat_r>
    ca18:	10001816 	blt	r2,zero,ca7c <__smakebuf_r+0xa0>
    ca1c:	d8800117 	ldw	r2,4(sp)
    ca20:	00e00014 	movui	r3,32768
    ca24:	10bc000c 	andi	r2,r2,61440
    ca28:	14c80020 	cmpeqi	r19,r2,8192
    ca2c:	10c03726 	beq	r2,r3,cb0c <__smakebuf_r+0x130>
    ca30:	80c0030b 	ldhu	r3,12(r16)
    ca34:	18c20014 	ori	r3,r3,2048
    ca38:	80c0030d 	sth	r3,12(r16)
    ca3c:	00c80004 	movi	r3,8192
    ca40:	10c0521e 	bne	r2,r3,cb8c <__smakebuf_r+0x1b0>
    ca44:	8140038f 	ldh	r5,14(r16)
    ca48:	8809883a 	mov	r4,r17
    ca4c:	001094c0 	call	1094c <_isatty_r>
    ca50:	10004c26 	beq	r2,zero,cb84 <__smakebuf_r+0x1a8>
    ca54:	8080030b 	ldhu	r2,12(r16)
    ca58:	80c010c4 	addi	r3,r16,67
    ca5c:	80c00015 	stw	r3,0(r16)
    ca60:	10800054 	ori	r2,r2,1
    ca64:	8080030d 	sth	r2,12(r16)
    ca68:	00800044 	movi	r2,1
    ca6c:	80c00415 	stw	r3,16(r16)
    ca70:	80800515 	stw	r2,20(r16)
    ca74:	04810004 	movi	r18,1024
    ca78:	00000706 	br	ca98 <__smakebuf_r+0xbc>
    ca7c:	8080030b 	ldhu	r2,12(r16)
    ca80:	10c0200c 	andi	r3,r2,128
    ca84:	18001f1e 	bne	r3,zero,cb04 <__smakebuf_r+0x128>
    ca88:	04810004 	movi	r18,1024
    ca8c:	10820014 	ori	r2,r2,2048
    ca90:	8080030d 	sth	r2,12(r16)
    ca94:	0027883a 	mov	r19,zero
    ca98:	900b883a 	mov	r5,r18
    ca9c:	8809883a 	mov	r4,r17
    caa0:	000cb980 	call	cb98 <_malloc_r>
    caa4:	10002c26 	beq	r2,zero,cb58 <__smakebuf_r+0x17c>
    caa8:	80c0030b 	ldhu	r3,12(r16)
    caac:	01000074 	movhi	r4,1
    cab0:	212ebc04 	addi	r4,r4,-17680
    cab4:	89000f15 	stw	r4,60(r17)
    cab8:	18c02014 	ori	r3,r3,128
    cabc:	80c0030d 	sth	r3,12(r16)
    cac0:	80800015 	stw	r2,0(r16)
    cac4:	80800415 	stw	r2,16(r16)
    cac8:	84800515 	stw	r18,20(r16)
    cacc:	98001a1e 	bne	r19,zero,cb38 <__smakebuf_r+0x15c>
    cad0:	dfc01317 	ldw	ra,76(sp)
    cad4:	dcc01217 	ldw	r19,72(sp)
    cad8:	dc801117 	ldw	r18,68(sp)
    cadc:	dc401017 	ldw	r17,64(sp)
    cae0:	dc000f17 	ldw	r16,60(sp)
    cae4:	dec01404 	addi	sp,sp,80
    cae8:	f800283a 	ret
    caec:	288010c4 	addi	r2,r5,67
    caf0:	28800015 	stw	r2,0(r5)
    caf4:	28800415 	stw	r2,16(r5)
    caf8:	00800044 	movi	r2,1
    cafc:	28800515 	stw	r2,20(r5)
    cb00:	f800283a 	ret
    cb04:	04801004 	movi	r18,64
    cb08:	003fe006 	br	ca8c <__alt_data_end+0xf000ca8c>
    cb0c:	81000a17 	ldw	r4,40(r16)
    cb10:	00c00074 	movhi	r3,1
    cb14:	18fb3904 	addi	r3,r3,-4892
    cb18:	20ffc51e 	bne	r4,r3,ca30 <__alt_data_end+0xf000ca30>
    cb1c:	8080030b 	ldhu	r2,12(r16)
    cb20:	04810004 	movi	r18,1024
    cb24:	84801315 	stw	r18,76(r16)
    cb28:	1484b03a 	or	r2,r2,r18
    cb2c:	8080030d 	sth	r2,12(r16)
    cb30:	0027883a 	mov	r19,zero
    cb34:	003fd806 	br	ca98 <__alt_data_end+0xf000ca98>
    cb38:	8140038f 	ldh	r5,14(r16)
    cb3c:	8809883a 	mov	r4,r17
    cb40:	001094c0 	call	1094c <_isatty_r>
    cb44:	103fe226 	beq	r2,zero,cad0 <__alt_data_end+0xf000cad0>
    cb48:	8080030b 	ldhu	r2,12(r16)
    cb4c:	10800054 	ori	r2,r2,1
    cb50:	8080030d 	sth	r2,12(r16)
    cb54:	003fde06 	br	cad0 <__alt_data_end+0xf000cad0>
    cb58:	8080030b 	ldhu	r2,12(r16)
    cb5c:	10c0800c 	andi	r3,r2,512
    cb60:	183fdb1e 	bne	r3,zero,cad0 <__alt_data_end+0xf000cad0>
    cb64:	10800094 	ori	r2,r2,2
    cb68:	80c010c4 	addi	r3,r16,67
    cb6c:	8080030d 	sth	r2,12(r16)
    cb70:	00800044 	movi	r2,1
    cb74:	80c00015 	stw	r3,0(r16)
    cb78:	80c00415 	stw	r3,16(r16)
    cb7c:	80800515 	stw	r2,20(r16)
    cb80:	003fd306 	br	cad0 <__alt_data_end+0xf000cad0>
    cb84:	04810004 	movi	r18,1024
    cb88:	003fc306 	br	ca98 <__alt_data_end+0xf000ca98>
    cb8c:	0027883a 	mov	r19,zero
    cb90:	04810004 	movi	r18,1024
    cb94:	003fc006 	br	ca98 <__alt_data_end+0xf000ca98>

0000cb98 <_malloc_r>:
    cb98:	defff504 	addi	sp,sp,-44
    cb9c:	dc800315 	stw	r18,12(sp)
    cba0:	dfc00a15 	stw	ra,40(sp)
    cba4:	df000915 	stw	fp,36(sp)
    cba8:	ddc00815 	stw	r23,32(sp)
    cbac:	dd800715 	stw	r22,28(sp)
    cbb0:	dd400615 	stw	r21,24(sp)
    cbb4:	dd000515 	stw	r20,20(sp)
    cbb8:	dcc00415 	stw	r19,16(sp)
    cbbc:	dc400215 	stw	r17,8(sp)
    cbc0:	dc000115 	stw	r16,4(sp)
    cbc4:	288002c4 	addi	r2,r5,11
    cbc8:	00c00584 	movi	r3,22
    cbcc:	2025883a 	mov	r18,r4
    cbd0:	18807f2e 	bgeu	r3,r2,cdd0 <_malloc_r+0x238>
    cbd4:	047ffe04 	movi	r17,-8
    cbd8:	1462703a 	and	r17,r2,r17
    cbdc:	8800a316 	blt	r17,zero,ce6c <_malloc_r+0x2d4>
    cbe0:	8940a236 	bltu	r17,r5,ce6c <_malloc_r+0x2d4>
    cbe4:	00139200 	call	13920 <__malloc_lock>
    cbe8:	00807dc4 	movi	r2,503
    cbec:	1441e92e 	bgeu	r2,r17,d394 <_malloc_r+0x7fc>
    cbf0:	8804d27a 	srli	r2,r17,9
    cbf4:	1000a126 	beq	r2,zero,ce7c <_malloc_r+0x2e4>
    cbf8:	00c00104 	movi	r3,4
    cbfc:	18811e36 	bltu	r3,r2,d078 <_malloc_r+0x4e0>
    cc00:	8804d1ba 	srli	r2,r17,6
    cc04:	12000e44 	addi	r8,r2,57
    cc08:	11c00e04 	addi	r7,r2,56
    cc0c:	4209883a 	add	r4,r8,r8
    cc10:	04c20034 	movhi	r19,2048
    cc14:	2109883a 	add	r4,r4,r4
    cc18:	9cc39604 	addi	r19,r19,3672
    cc1c:	2109883a 	add	r4,r4,r4
    cc20:	9909883a 	add	r4,r19,r4
    cc24:	24000117 	ldw	r16,4(r4)
    cc28:	213ffe04 	addi	r4,r4,-8
    cc2c:	24009726 	beq	r4,r16,ce8c <_malloc_r+0x2f4>
    cc30:	80800117 	ldw	r2,4(r16)
    cc34:	01bfff04 	movi	r6,-4
    cc38:	014003c4 	movi	r5,15
    cc3c:	1184703a 	and	r2,r2,r6
    cc40:	1447c83a 	sub	r3,r2,r17
    cc44:	28c00716 	blt	r5,r3,cc64 <_malloc_r+0xcc>
    cc48:	1800920e 	bge	r3,zero,ce94 <_malloc_r+0x2fc>
    cc4c:	84000317 	ldw	r16,12(r16)
    cc50:	24008e26 	beq	r4,r16,ce8c <_malloc_r+0x2f4>
    cc54:	80800117 	ldw	r2,4(r16)
    cc58:	1184703a 	and	r2,r2,r6
    cc5c:	1447c83a 	sub	r3,r2,r17
    cc60:	28fff90e 	bge	r5,r3,cc48 <__alt_data_end+0xf000cc48>
    cc64:	3809883a 	mov	r4,r7
    cc68:	01820034 	movhi	r6,2048
    cc6c:	9c000417 	ldw	r16,16(r19)
    cc70:	31839604 	addi	r6,r6,3672
    cc74:	32000204 	addi	r8,r6,8
    cc78:	82013426 	beq	r16,r8,d14c <_malloc_r+0x5b4>
    cc7c:	80c00117 	ldw	r3,4(r16)
    cc80:	00bfff04 	movi	r2,-4
    cc84:	188e703a 	and	r7,r3,r2
    cc88:	3c45c83a 	sub	r2,r7,r17
    cc8c:	00c003c4 	movi	r3,15
    cc90:	18811f16 	blt	r3,r2,d110 <_malloc_r+0x578>
    cc94:	32000515 	stw	r8,20(r6)
    cc98:	32000415 	stw	r8,16(r6)
    cc9c:	10007f0e 	bge	r2,zero,ce9c <_malloc_r+0x304>
    cca0:	00807fc4 	movi	r2,511
    cca4:	11c0fd36 	bltu	r2,r7,d09c <_malloc_r+0x504>
    cca8:	3806d0fa 	srli	r3,r7,3
    ccac:	01c00044 	movi	r7,1
    ccb0:	30800117 	ldw	r2,4(r6)
    ccb4:	19400044 	addi	r5,r3,1
    ccb8:	294b883a 	add	r5,r5,r5
    ccbc:	1807d0ba 	srai	r3,r3,2
    ccc0:	294b883a 	add	r5,r5,r5
    ccc4:	294b883a 	add	r5,r5,r5
    ccc8:	298b883a 	add	r5,r5,r6
    cccc:	38c6983a 	sll	r3,r7,r3
    ccd0:	29c00017 	ldw	r7,0(r5)
    ccd4:	2a7ffe04 	addi	r9,r5,-8
    ccd8:	1886b03a 	or	r3,r3,r2
    ccdc:	82400315 	stw	r9,12(r16)
    cce0:	81c00215 	stw	r7,8(r16)
    cce4:	30c00115 	stw	r3,4(r6)
    cce8:	2c000015 	stw	r16,0(r5)
    ccec:	3c000315 	stw	r16,12(r7)
    ccf0:	2005d0ba 	srai	r2,r4,2
    ccf4:	01400044 	movi	r5,1
    ccf8:	288a983a 	sll	r5,r5,r2
    ccfc:	19406f36 	bltu	r3,r5,cebc <_malloc_r+0x324>
    cd00:	28c4703a 	and	r2,r5,r3
    cd04:	10000a1e 	bne	r2,zero,cd30 <_malloc_r+0x198>
    cd08:	00bfff04 	movi	r2,-4
    cd0c:	294b883a 	add	r5,r5,r5
    cd10:	2088703a 	and	r4,r4,r2
    cd14:	28c4703a 	and	r2,r5,r3
    cd18:	21000104 	addi	r4,r4,4
    cd1c:	1000041e 	bne	r2,zero,cd30 <_malloc_r+0x198>
    cd20:	294b883a 	add	r5,r5,r5
    cd24:	28c4703a 	and	r2,r5,r3
    cd28:	21000104 	addi	r4,r4,4
    cd2c:	103ffc26 	beq	r2,zero,cd20 <__alt_data_end+0xf000cd20>
    cd30:	02bfff04 	movi	r10,-4
    cd34:	024003c4 	movi	r9,15
    cd38:	21800044 	addi	r6,r4,1
    cd3c:	318d883a 	add	r6,r6,r6
    cd40:	318d883a 	add	r6,r6,r6
    cd44:	318d883a 	add	r6,r6,r6
    cd48:	998d883a 	add	r6,r19,r6
    cd4c:	333ffe04 	addi	r12,r6,-8
    cd50:	2017883a 	mov	r11,r4
    cd54:	31800104 	addi	r6,r6,4
    cd58:	34000017 	ldw	r16,0(r6)
    cd5c:	31fffd04 	addi	r7,r6,-12
    cd60:	81c0041e 	bne	r16,r7,cd74 <_malloc_r+0x1dc>
    cd64:	0000fb06 	br	d154 <_malloc_r+0x5bc>
    cd68:	1801030e 	bge	r3,zero,d178 <_malloc_r+0x5e0>
    cd6c:	84000317 	ldw	r16,12(r16)
    cd70:	81c0f826 	beq	r16,r7,d154 <_malloc_r+0x5bc>
    cd74:	80800117 	ldw	r2,4(r16)
    cd78:	1284703a 	and	r2,r2,r10
    cd7c:	1447c83a 	sub	r3,r2,r17
    cd80:	48fff90e 	bge	r9,r3,cd68 <__alt_data_end+0xf000cd68>
    cd84:	80800317 	ldw	r2,12(r16)
    cd88:	81000217 	ldw	r4,8(r16)
    cd8c:	89400054 	ori	r5,r17,1
    cd90:	81400115 	stw	r5,4(r16)
    cd94:	20800315 	stw	r2,12(r4)
    cd98:	11000215 	stw	r4,8(r2)
    cd9c:	8463883a 	add	r17,r16,r17
    cda0:	9c400515 	stw	r17,20(r19)
    cda4:	9c400415 	stw	r17,16(r19)
    cda8:	18800054 	ori	r2,r3,1
    cdac:	88800115 	stw	r2,4(r17)
    cdb0:	8a000315 	stw	r8,12(r17)
    cdb4:	8a000215 	stw	r8,8(r17)
    cdb8:	88e3883a 	add	r17,r17,r3
    cdbc:	88c00015 	stw	r3,0(r17)
    cdc0:	9009883a 	mov	r4,r18
    cdc4:	00139440 	call	13944 <__malloc_unlock>
    cdc8:	80800204 	addi	r2,r16,8
    cdcc:	00001b06 	br	ce3c <_malloc_r+0x2a4>
    cdd0:	04400404 	movi	r17,16
    cdd4:	89402536 	bltu	r17,r5,ce6c <_malloc_r+0x2d4>
    cdd8:	00139200 	call	13920 <__malloc_lock>
    cddc:	00800184 	movi	r2,6
    cde0:	01000084 	movi	r4,2
    cde4:	04c20034 	movhi	r19,2048
    cde8:	1085883a 	add	r2,r2,r2
    cdec:	9cc39604 	addi	r19,r19,3672
    cdf0:	1085883a 	add	r2,r2,r2
    cdf4:	9885883a 	add	r2,r19,r2
    cdf8:	14000117 	ldw	r16,4(r2)
    cdfc:	10fffe04 	addi	r3,r2,-8
    ce00:	80c0d926 	beq	r16,r3,d168 <_malloc_r+0x5d0>
    ce04:	80c00117 	ldw	r3,4(r16)
    ce08:	81000317 	ldw	r4,12(r16)
    ce0c:	00bfff04 	movi	r2,-4
    ce10:	1884703a 	and	r2,r3,r2
    ce14:	81400217 	ldw	r5,8(r16)
    ce18:	8085883a 	add	r2,r16,r2
    ce1c:	10c00117 	ldw	r3,4(r2)
    ce20:	29000315 	stw	r4,12(r5)
    ce24:	21400215 	stw	r5,8(r4)
    ce28:	18c00054 	ori	r3,r3,1
    ce2c:	10c00115 	stw	r3,4(r2)
    ce30:	9009883a 	mov	r4,r18
    ce34:	00139440 	call	13944 <__malloc_unlock>
    ce38:	80800204 	addi	r2,r16,8
    ce3c:	dfc00a17 	ldw	ra,40(sp)
    ce40:	df000917 	ldw	fp,36(sp)
    ce44:	ddc00817 	ldw	r23,32(sp)
    ce48:	dd800717 	ldw	r22,28(sp)
    ce4c:	dd400617 	ldw	r21,24(sp)
    ce50:	dd000517 	ldw	r20,20(sp)
    ce54:	dcc00417 	ldw	r19,16(sp)
    ce58:	dc800317 	ldw	r18,12(sp)
    ce5c:	dc400217 	ldw	r17,8(sp)
    ce60:	dc000117 	ldw	r16,4(sp)
    ce64:	dec00b04 	addi	sp,sp,44
    ce68:	f800283a 	ret
    ce6c:	00800304 	movi	r2,12
    ce70:	90800015 	stw	r2,0(r18)
    ce74:	0005883a 	mov	r2,zero
    ce78:	003ff006 	br	ce3c <__alt_data_end+0xf000ce3c>
    ce7c:	01002004 	movi	r4,128
    ce80:	02001004 	movi	r8,64
    ce84:	01c00fc4 	movi	r7,63
    ce88:	003f6106 	br	cc10 <__alt_data_end+0xf000cc10>
    ce8c:	4009883a 	mov	r4,r8
    ce90:	003f7506 	br	cc68 <__alt_data_end+0xf000cc68>
    ce94:	81000317 	ldw	r4,12(r16)
    ce98:	003fde06 	br	ce14 <__alt_data_end+0xf000ce14>
    ce9c:	81c5883a 	add	r2,r16,r7
    cea0:	11400117 	ldw	r5,4(r2)
    cea4:	9009883a 	mov	r4,r18
    cea8:	29400054 	ori	r5,r5,1
    ceac:	11400115 	stw	r5,4(r2)
    ceb0:	00139440 	call	13944 <__malloc_unlock>
    ceb4:	80800204 	addi	r2,r16,8
    ceb8:	003fe006 	br	ce3c <__alt_data_end+0xf000ce3c>
    cebc:	9c000217 	ldw	r16,8(r19)
    cec0:	00bfff04 	movi	r2,-4
    cec4:	85800117 	ldw	r22,4(r16)
    cec8:	b0ac703a 	and	r22,r22,r2
    cecc:	b4400336 	bltu	r22,r17,cedc <_malloc_r+0x344>
    ced0:	b445c83a 	sub	r2,r22,r17
    ced4:	00c003c4 	movi	r3,15
    ced8:	18805d16 	blt	r3,r2,d050 <_malloc_r+0x4b8>
    cedc:	05c20034 	movhi	r23,2048
    cee0:	00820034 	movhi	r2,2048
    cee4:	108aff04 	addi	r2,r2,11260
    cee8:	bdcab904 	addi	r23,r23,10980
    ceec:	15400017 	ldw	r21,0(r2)
    cef0:	b8c00017 	ldw	r3,0(r23)
    cef4:	00bfffc4 	movi	r2,-1
    cef8:	858d883a 	add	r6,r16,r22
    cefc:	8d6b883a 	add	r21,r17,r21
    cf00:	1880ea26 	beq	r3,r2,d2ac <_malloc_r+0x714>
    cf04:	ad4403c4 	addi	r21,r21,4111
    cf08:	00bc0004 	movi	r2,-4096
    cf0c:	a8aa703a 	and	r21,r21,r2
    cf10:	a80b883a 	mov	r5,r21
    cf14:	9009883a 	mov	r4,r18
    cf18:	d9800015 	stw	r6,0(sp)
    cf1c:	000ebb80 	call	ebb8 <_sbrk_r>
    cf20:	1029883a 	mov	r20,r2
    cf24:	00bfffc4 	movi	r2,-1
    cf28:	d9800017 	ldw	r6,0(sp)
    cf2c:	a080e826 	beq	r20,r2,d2d0 <_malloc_r+0x738>
    cf30:	a180a636 	bltu	r20,r6,d1cc <_malloc_r+0x634>
    cf34:	07020234 	movhi	fp,2056
    cf38:	e73f7b04 	addi	fp,fp,-532
    cf3c:	e0800017 	ldw	r2,0(fp)
    cf40:	a887883a 	add	r3,r21,r2
    cf44:	e0c00015 	stw	r3,0(fp)
    cf48:	3500e626 	beq	r6,r20,d2e4 <_malloc_r+0x74c>
    cf4c:	b9000017 	ldw	r4,0(r23)
    cf50:	00bfffc4 	movi	r2,-1
    cf54:	2080ee26 	beq	r4,r2,d310 <_malloc_r+0x778>
    cf58:	a185c83a 	sub	r2,r20,r6
    cf5c:	10c5883a 	add	r2,r2,r3
    cf60:	e0800015 	stw	r2,0(fp)
    cf64:	a0c001cc 	andi	r3,r20,7
    cf68:	1800bc26 	beq	r3,zero,d25c <_malloc_r+0x6c4>
    cf6c:	a0e9c83a 	sub	r20,r20,r3
    cf70:	00840204 	movi	r2,4104
    cf74:	a5000204 	addi	r20,r20,8
    cf78:	10c7c83a 	sub	r3,r2,r3
    cf7c:	a545883a 	add	r2,r20,r21
    cf80:	1083ffcc 	andi	r2,r2,4095
    cf84:	18abc83a 	sub	r21,r3,r2
    cf88:	a80b883a 	mov	r5,r21
    cf8c:	9009883a 	mov	r4,r18
    cf90:	000ebb80 	call	ebb8 <_sbrk_r>
    cf94:	00ffffc4 	movi	r3,-1
    cf98:	10c0e126 	beq	r2,r3,d320 <_malloc_r+0x788>
    cf9c:	1505c83a 	sub	r2,r2,r20
    cfa0:	1545883a 	add	r2,r2,r21
    cfa4:	10800054 	ori	r2,r2,1
    cfa8:	e0c00017 	ldw	r3,0(fp)
    cfac:	9d000215 	stw	r20,8(r19)
    cfb0:	a0800115 	stw	r2,4(r20)
    cfb4:	a8c7883a 	add	r3,r21,r3
    cfb8:	e0c00015 	stw	r3,0(fp)
    cfbc:	84c00e26 	beq	r16,r19,cff8 <_malloc_r+0x460>
    cfc0:	018003c4 	movi	r6,15
    cfc4:	3580a72e 	bgeu	r6,r22,d264 <_malloc_r+0x6cc>
    cfc8:	81400117 	ldw	r5,4(r16)
    cfcc:	013ffe04 	movi	r4,-8
    cfd0:	b0bffd04 	addi	r2,r22,-12
    cfd4:	1104703a 	and	r2,r2,r4
    cfd8:	2900004c 	andi	r4,r5,1
    cfdc:	2088b03a 	or	r4,r4,r2
    cfe0:	81000115 	stw	r4,4(r16)
    cfe4:	01400144 	movi	r5,5
    cfe8:	8089883a 	add	r4,r16,r2
    cfec:	21400115 	stw	r5,4(r4)
    cff0:	21400215 	stw	r5,8(r4)
    cff4:	3080cd36 	bltu	r6,r2,d32c <_malloc_r+0x794>
    cff8:	00820034 	movhi	r2,2048
    cffc:	108afe04 	addi	r2,r2,11256
    d000:	11000017 	ldw	r4,0(r2)
    d004:	20c0012e 	bgeu	r4,r3,d00c <_malloc_r+0x474>
    d008:	10c00015 	stw	r3,0(r2)
    d00c:	00820034 	movhi	r2,2048
    d010:	108afd04 	addi	r2,r2,11252
    d014:	11000017 	ldw	r4,0(r2)
    d018:	9c000217 	ldw	r16,8(r19)
    d01c:	20c0012e 	bgeu	r4,r3,d024 <_malloc_r+0x48c>
    d020:	10c00015 	stw	r3,0(r2)
    d024:	80c00117 	ldw	r3,4(r16)
    d028:	00bfff04 	movi	r2,-4
    d02c:	1886703a 	and	r3,r3,r2
    d030:	1c45c83a 	sub	r2,r3,r17
    d034:	1c400236 	bltu	r3,r17,d040 <_malloc_r+0x4a8>
    d038:	00c003c4 	movi	r3,15
    d03c:	18800416 	blt	r3,r2,d050 <_malloc_r+0x4b8>
    d040:	9009883a 	mov	r4,r18
    d044:	00139440 	call	13944 <__malloc_unlock>
    d048:	0005883a 	mov	r2,zero
    d04c:	003f7b06 	br	ce3c <__alt_data_end+0xf000ce3c>
    d050:	88c00054 	ori	r3,r17,1
    d054:	80c00115 	stw	r3,4(r16)
    d058:	8463883a 	add	r17,r16,r17
    d05c:	10800054 	ori	r2,r2,1
    d060:	9c400215 	stw	r17,8(r19)
    d064:	88800115 	stw	r2,4(r17)
    d068:	9009883a 	mov	r4,r18
    d06c:	00139440 	call	13944 <__malloc_unlock>
    d070:	80800204 	addi	r2,r16,8
    d074:	003f7106 	br	ce3c <__alt_data_end+0xf000ce3c>
    d078:	00c00504 	movi	r3,20
    d07c:	18804a2e 	bgeu	r3,r2,d1a8 <_malloc_r+0x610>
    d080:	00c01504 	movi	r3,84
    d084:	18806e36 	bltu	r3,r2,d240 <_malloc_r+0x6a8>
    d088:	8804d33a 	srli	r2,r17,12
    d08c:	12001bc4 	addi	r8,r2,111
    d090:	11c01b84 	addi	r7,r2,110
    d094:	4209883a 	add	r4,r8,r8
    d098:	003edd06 	br	cc10 <__alt_data_end+0xf000cc10>
    d09c:	3804d27a 	srli	r2,r7,9
    d0a0:	00c00104 	movi	r3,4
    d0a4:	1880442e 	bgeu	r3,r2,d1b8 <_malloc_r+0x620>
    d0a8:	00c00504 	movi	r3,20
    d0ac:	18808136 	bltu	r3,r2,d2b4 <_malloc_r+0x71c>
    d0b0:	11401704 	addi	r5,r2,92
    d0b4:	10c016c4 	addi	r3,r2,91
    d0b8:	294b883a 	add	r5,r5,r5
    d0bc:	294b883a 	add	r5,r5,r5
    d0c0:	294b883a 	add	r5,r5,r5
    d0c4:	994b883a 	add	r5,r19,r5
    d0c8:	28800017 	ldw	r2,0(r5)
    d0cc:	01820034 	movhi	r6,2048
    d0d0:	297ffe04 	addi	r5,r5,-8
    d0d4:	31839604 	addi	r6,r6,3672
    d0d8:	28806526 	beq	r5,r2,d270 <_malloc_r+0x6d8>
    d0dc:	01bfff04 	movi	r6,-4
    d0e0:	10c00117 	ldw	r3,4(r2)
    d0e4:	1986703a 	and	r3,r3,r6
    d0e8:	38c0022e 	bgeu	r7,r3,d0f4 <_malloc_r+0x55c>
    d0ec:	10800217 	ldw	r2,8(r2)
    d0f0:	28bffb1e 	bne	r5,r2,d0e0 <__alt_data_end+0xf000d0e0>
    d0f4:	11400317 	ldw	r5,12(r2)
    d0f8:	98c00117 	ldw	r3,4(r19)
    d0fc:	81400315 	stw	r5,12(r16)
    d100:	80800215 	stw	r2,8(r16)
    d104:	2c000215 	stw	r16,8(r5)
    d108:	14000315 	stw	r16,12(r2)
    d10c:	003ef806 	br	ccf0 <__alt_data_end+0xf000ccf0>
    d110:	88c00054 	ori	r3,r17,1
    d114:	80c00115 	stw	r3,4(r16)
    d118:	8463883a 	add	r17,r16,r17
    d11c:	34400515 	stw	r17,20(r6)
    d120:	34400415 	stw	r17,16(r6)
    d124:	10c00054 	ori	r3,r2,1
    d128:	8a000315 	stw	r8,12(r17)
    d12c:	8a000215 	stw	r8,8(r17)
    d130:	88c00115 	stw	r3,4(r17)
    d134:	88a3883a 	add	r17,r17,r2
    d138:	88800015 	stw	r2,0(r17)
    d13c:	9009883a 	mov	r4,r18
    d140:	00139440 	call	13944 <__malloc_unlock>
    d144:	80800204 	addi	r2,r16,8
    d148:	003f3c06 	br	ce3c <__alt_data_end+0xf000ce3c>
    d14c:	30c00117 	ldw	r3,4(r6)
    d150:	003ee706 	br	ccf0 <__alt_data_end+0xf000ccf0>
    d154:	5ac00044 	addi	r11,r11,1
    d158:	588000cc 	andi	r2,r11,3
    d15c:	31800204 	addi	r6,r6,8
    d160:	103efd1e 	bne	r2,zero,cd58 <__alt_data_end+0xf000cd58>
    d164:	00002406 	br	d1f8 <_malloc_r+0x660>
    d168:	14000317 	ldw	r16,12(r2)
    d16c:	143f251e 	bne	r2,r16,ce04 <__alt_data_end+0xf000ce04>
    d170:	21000084 	addi	r4,r4,2
    d174:	003ebc06 	br	cc68 <__alt_data_end+0xf000cc68>
    d178:	8085883a 	add	r2,r16,r2
    d17c:	10c00117 	ldw	r3,4(r2)
    d180:	81000317 	ldw	r4,12(r16)
    d184:	81400217 	ldw	r5,8(r16)
    d188:	18c00054 	ori	r3,r3,1
    d18c:	10c00115 	stw	r3,4(r2)
    d190:	29000315 	stw	r4,12(r5)
    d194:	21400215 	stw	r5,8(r4)
    d198:	9009883a 	mov	r4,r18
    d19c:	00139440 	call	13944 <__malloc_unlock>
    d1a0:	80800204 	addi	r2,r16,8
    d1a4:	003f2506 	br	ce3c <__alt_data_end+0xf000ce3c>
    d1a8:	12001704 	addi	r8,r2,92
    d1ac:	11c016c4 	addi	r7,r2,91
    d1b0:	4209883a 	add	r4,r8,r8
    d1b4:	003e9606 	br	cc10 <__alt_data_end+0xf000cc10>
    d1b8:	3804d1ba 	srli	r2,r7,6
    d1bc:	11400e44 	addi	r5,r2,57
    d1c0:	10c00e04 	addi	r3,r2,56
    d1c4:	294b883a 	add	r5,r5,r5
    d1c8:	003fbc06 	br	d0bc <__alt_data_end+0xf000d0bc>
    d1cc:	84ff5926 	beq	r16,r19,cf34 <__alt_data_end+0xf000cf34>
    d1d0:	00820034 	movhi	r2,2048
    d1d4:	10839604 	addi	r2,r2,3672
    d1d8:	14000217 	ldw	r16,8(r2)
    d1dc:	00bfff04 	movi	r2,-4
    d1e0:	80c00117 	ldw	r3,4(r16)
    d1e4:	1886703a 	and	r3,r3,r2
    d1e8:	003f9106 	br	d030 <__alt_data_end+0xf000d030>
    d1ec:	60800217 	ldw	r2,8(r12)
    d1f0:	213fffc4 	addi	r4,r4,-1
    d1f4:	1300651e 	bne	r2,r12,d38c <_malloc_r+0x7f4>
    d1f8:	208000cc 	andi	r2,r4,3
    d1fc:	633ffe04 	addi	r12,r12,-8
    d200:	103ffa1e 	bne	r2,zero,d1ec <__alt_data_end+0xf000d1ec>
    d204:	98800117 	ldw	r2,4(r19)
    d208:	0146303a 	nor	r3,zero,r5
    d20c:	1884703a 	and	r2,r3,r2
    d210:	98800115 	stw	r2,4(r19)
    d214:	294b883a 	add	r5,r5,r5
    d218:	117f2836 	bltu	r2,r5,cebc <__alt_data_end+0xf000cebc>
    d21c:	283f2726 	beq	r5,zero,cebc <__alt_data_end+0xf000cebc>
    d220:	2886703a 	and	r3,r5,r2
    d224:	5809883a 	mov	r4,r11
    d228:	183ec31e 	bne	r3,zero,cd38 <__alt_data_end+0xf000cd38>
    d22c:	294b883a 	add	r5,r5,r5
    d230:	2886703a 	and	r3,r5,r2
    d234:	21000104 	addi	r4,r4,4
    d238:	183ffc26 	beq	r3,zero,d22c <__alt_data_end+0xf000d22c>
    d23c:	003ebe06 	br	cd38 <__alt_data_end+0xf000cd38>
    d240:	00c05504 	movi	r3,340
    d244:	18801236 	bltu	r3,r2,d290 <_malloc_r+0x6f8>
    d248:	8804d3fa 	srli	r2,r17,15
    d24c:	12001e04 	addi	r8,r2,120
    d250:	11c01dc4 	addi	r7,r2,119
    d254:	4209883a 	add	r4,r8,r8
    d258:	003e6d06 	br	cc10 <__alt_data_end+0xf000cc10>
    d25c:	00c40004 	movi	r3,4096
    d260:	003f4606 	br	cf7c <__alt_data_end+0xf000cf7c>
    d264:	00800044 	movi	r2,1
    d268:	a0800115 	stw	r2,4(r20)
    d26c:	003f7406 	br	d040 <__alt_data_end+0xf000d040>
    d270:	1805d0ba 	srai	r2,r3,2
    d274:	01c00044 	movi	r7,1
    d278:	30c00117 	ldw	r3,4(r6)
    d27c:	388e983a 	sll	r7,r7,r2
    d280:	2805883a 	mov	r2,r5
    d284:	38c6b03a 	or	r3,r7,r3
    d288:	30c00115 	stw	r3,4(r6)
    d28c:	003f9b06 	br	d0fc <__alt_data_end+0xf000d0fc>
    d290:	00c15504 	movi	r3,1364
    d294:	18801a36 	bltu	r3,r2,d300 <_malloc_r+0x768>
    d298:	8804d4ba 	srli	r2,r17,18
    d29c:	12001f44 	addi	r8,r2,125
    d2a0:	11c01f04 	addi	r7,r2,124
    d2a4:	4209883a 	add	r4,r8,r8
    d2a8:	003e5906 	br	cc10 <__alt_data_end+0xf000cc10>
    d2ac:	ad400404 	addi	r21,r21,16
    d2b0:	003f1706 	br	cf10 <__alt_data_end+0xf000cf10>
    d2b4:	00c01504 	movi	r3,84
    d2b8:	18802336 	bltu	r3,r2,d348 <_malloc_r+0x7b0>
    d2bc:	3804d33a 	srli	r2,r7,12
    d2c0:	11401bc4 	addi	r5,r2,111
    d2c4:	10c01b84 	addi	r3,r2,110
    d2c8:	294b883a 	add	r5,r5,r5
    d2cc:	003f7b06 	br	d0bc <__alt_data_end+0xf000d0bc>
    d2d0:	9c000217 	ldw	r16,8(r19)
    d2d4:	00bfff04 	movi	r2,-4
    d2d8:	80c00117 	ldw	r3,4(r16)
    d2dc:	1886703a 	and	r3,r3,r2
    d2e0:	003f5306 	br	d030 <__alt_data_end+0xf000d030>
    d2e4:	3083ffcc 	andi	r2,r6,4095
    d2e8:	103f181e 	bne	r2,zero,cf4c <__alt_data_end+0xf000cf4c>
    d2ec:	99000217 	ldw	r4,8(r19)
    d2f0:	b545883a 	add	r2,r22,r21
    d2f4:	10800054 	ori	r2,r2,1
    d2f8:	20800115 	stw	r2,4(r4)
    d2fc:	003f3e06 	br	cff8 <__alt_data_end+0xf000cff8>
    d300:	01003f84 	movi	r4,254
    d304:	02001fc4 	movi	r8,127
    d308:	01c01f84 	movi	r7,126
    d30c:	003e4006 	br	cc10 <__alt_data_end+0xf000cc10>
    d310:	00820034 	movhi	r2,2048
    d314:	108ab904 	addi	r2,r2,10980
    d318:	15000015 	stw	r20,0(r2)
    d31c:	003f1106 	br	cf64 <__alt_data_end+0xf000cf64>
    d320:	00800044 	movi	r2,1
    d324:	002b883a 	mov	r21,zero
    d328:	003f1f06 	br	cfa8 <__alt_data_end+0xf000cfa8>
    d32c:	81400204 	addi	r5,r16,8
    d330:	9009883a 	mov	r4,r18
    d334:	000bfac0 	call	bfac <_free_r>
    d338:	00820234 	movhi	r2,2056
    d33c:	10bf7b04 	addi	r2,r2,-532
    d340:	10c00017 	ldw	r3,0(r2)
    d344:	003f2c06 	br	cff8 <__alt_data_end+0xf000cff8>
    d348:	00c05504 	movi	r3,340
    d34c:	18800536 	bltu	r3,r2,d364 <_malloc_r+0x7cc>
    d350:	3804d3fa 	srli	r2,r7,15
    d354:	11401e04 	addi	r5,r2,120
    d358:	10c01dc4 	addi	r3,r2,119
    d35c:	294b883a 	add	r5,r5,r5
    d360:	003f5606 	br	d0bc <__alt_data_end+0xf000d0bc>
    d364:	00c15504 	movi	r3,1364
    d368:	18800536 	bltu	r3,r2,d380 <_malloc_r+0x7e8>
    d36c:	3804d4ba 	srli	r2,r7,18
    d370:	11401f44 	addi	r5,r2,125
    d374:	10c01f04 	addi	r3,r2,124
    d378:	294b883a 	add	r5,r5,r5
    d37c:	003f4f06 	br	d0bc <__alt_data_end+0xf000d0bc>
    d380:	01403f84 	movi	r5,254
    d384:	00c01f84 	movi	r3,126
    d388:	003f4c06 	br	d0bc <__alt_data_end+0xf000d0bc>
    d38c:	98800117 	ldw	r2,4(r19)
    d390:	003fa006 	br	d214 <__alt_data_end+0xf000d214>
    d394:	8808d0fa 	srli	r4,r17,3
    d398:	20800044 	addi	r2,r4,1
    d39c:	1085883a 	add	r2,r2,r2
    d3a0:	003e9006 	br	cde4 <__alt_data_end+0xf000cde4>

0000d3a4 <memchr>:
    d3a4:	208000cc 	andi	r2,r4,3
    d3a8:	280f883a 	mov	r7,r5
    d3ac:	10003426 	beq	r2,zero,d480 <memchr+0xdc>
    d3b0:	30bfffc4 	addi	r2,r6,-1
    d3b4:	30001a26 	beq	r6,zero,d420 <memchr+0x7c>
    d3b8:	20c00003 	ldbu	r3,0(r4)
    d3bc:	29803fcc 	andi	r6,r5,255
    d3c0:	30c0051e 	bne	r6,r3,d3d8 <memchr+0x34>
    d3c4:	00001806 	br	d428 <memchr+0x84>
    d3c8:	10001526 	beq	r2,zero,d420 <memchr+0x7c>
    d3cc:	20c00003 	ldbu	r3,0(r4)
    d3d0:	10bfffc4 	addi	r2,r2,-1
    d3d4:	30c01426 	beq	r6,r3,d428 <memchr+0x84>
    d3d8:	21000044 	addi	r4,r4,1
    d3dc:	20c000cc 	andi	r3,r4,3
    d3e0:	183ff91e 	bne	r3,zero,d3c8 <__alt_data_end+0xf000d3c8>
    d3e4:	020000c4 	movi	r8,3
    d3e8:	40801136 	bltu	r8,r2,d430 <memchr+0x8c>
    d3ec:	10000c26 	beq	r2,zero,d420 <memchr+0x7c>
    d3f0:	20c00003 	ldbu	r3,0(r4)
    d3f4:	29403fcc 	andi	r5,r5,255
    d3f8:	28c00b26 	beq	r5,r3,d428 <memchr+0x84>
    d3fc:	20c00044 	addi	r3,r4,1
    d400:	39803fcc 	andi	r6,r7,255
    d404:	2089883a 	add	r4,r4,r2
    d408:	00000306 	br	d418 <memchr+0x74>
    d40c:	18c00044 	addi	r3,r3,1
    d410:	197fffc3 	ldbu	r5,-1(r3)
    d414:	31400526 	beq	r6,r5,d42c <memchr+0x88>
    d418:	1805883a 	mov	r2,r3
    d41c:	20fffb1e 	bne	r4,r3,d40c <__alt_data_end+0xf000d40c>
    d420:	0005883a 	mov	r2,zero
    d424:	f800283a 	ret
    d428:	2005883a 	mov	r2,r4
    d42c:	f800283a 	ret
    d430:	28c03fcc 	andi	r3,r5,255
    d434:	1812923a 	slli	r9,r3,8
    d438:	02ffbff4 	movhi	r11,65279
    d43c:	02a02074 	movhi	r10,32897
    d440:	48d2b03a 	or	r9,r9,r3
    d444:	4806943a 	slli	r3,r9,16
    d448:	5affbfc4 	addi	r11,r11,-257
    d44c:	52a02004 	addi	r10,r10,-32640
    d450:	48d2b03a 	or	r9,r9,r3
    d454:	20c00017 	ldw	r3,0(r4)
    d458:	48c6f03a 	xor	r3,r9,r3
    d45c:	1acd883a 	add	r6,r3,r11
    d460:	00c6303a 	nor	r3,zero,r3
    d464:	30c6703a 	and	r3,r6,r3
    d468:	1a86703a 	and	r3,r3,r10
    d46c:	183fe01e 	bne	r3,zero,d3f0 <__alt_data_end+0xf000d3f0>
    d470:	10bfff04 	addi	r2,r2,-4
    d474:	21000104 	addi	r4,r4,4
    d478:	40bff636 	bltu	r8,r2,d454 <__alt_data_end+0xf000d454>
    d47c:	003fdb06 	br	d3ec <__alt_data_end+0xf000d3ec>
    d480:	3005883a 	mov	r2,r6
    d484:	003fd706 	br	d3e4 <__alt_data_end+0xf000d3e4>

0000d488 <memmove>:
    d488:	2005883a 	mov	r2,r4
    d48c:	29000b2e 	bgeu	r5,r4,d4bc <memmove+0x34>
    d490:	298f883a 	add	r7,r5,r6
    d494:	21c0092e 	bgeu	r4,r7,d4bc <memmove+0x34>
    d498:	2187883a 	add	r3,r4,r6
    d49c:	198bc83a 	sub	r5,r3,r6
    d4a0:	30004826 	beq	r6,zero,d5c4 <memmove+0x13c>
    d4a4:	39ffffc4 	addi	r7,r7,-1
    d4a8:	39000003 	ldbu	r4,0(r7)
    d4ac:	18ffffc4 	addi	r3,r3,-1
    d4b0:	19000005 	stb	r4,0(r3)
    d4b4:	28fffb1e 	bne	r5,r3,d4a4 <__alt_data_end+0xf000d4a4>
    d4b8:	f800283a 	ret
    d4bc:	00c003c4 	movi	r3,15
    d4c0:	1980412e 	bgeu	r3,r6,d5c8 <memmove+0x140>
    d4c4:	2886b03a 	or	r3,r5,r2
    d4c8:	18c000cc 	andi	r3,r3,3
    d4cc:	1800401e 	bne	r3,zero,d5d0 <memmove+0x148>
    d4d0:	33fffc04 	addi	r15,r6,-16
    d4d4:	781ed13a 	srli	r15,r15,4
    d4d8:	28c00104 	addi	r3,r5,4
    d4dc:	13400104 	addi	r13,r2,4
    d4e0:	781c913a 	slli	r14,r15,4
    d4e4:	2b000204 	addi	r12,r5,8
    d4e8:	12c00204 	addi	r11,r2,8
    d4ec:	73800504 	addi	r14,r14,20
    d4f0:	2a800304 	addi	r10,r5,12
    d4f4:	12400304 	addi	r9,r2,12
    d4f8:	2b9d883a 	add	r14,r5,r14
    d4fc:	2811883a 	mov	r8,r5
    d500:	100f883a 	mov	r7,r2
    d504:	41000017 	ldw	r4,0(r8)
    d508:	39c00404 	addi	r7,r7,16
    d50c:	18c00404 	addi	r3,r3,16
    d510:	393ffc15 	stw	r4,-16(r7)
    d514:	193ffc17 	ldw	r4,-16(r3)
    d518:	6b400404 	addi	r13,r13,16
    d51c:	5ac00404 	addi	r11,r11,16
    d520:	693ffc15 	stw	r4,-16(r13)
    d524:	61000017 	ldw	r4,0(r12)
    d528:	4a400404 	addi	r9,r9,16
    d52c:	42000404 	addi	r8,r8,16
    d530:	593ffc15 	stw	r4,-16(r11)
    d534:	51000017 	ldw	r4,0(r10)
    d538:	63000404 	addi	r12,r12,16
    d53c:	52800404 	addi	r10,r10,16
    d540:	493ffc15 	stw	r4,-16(r9)
    d544:	1bbfef1e 	bne	r3,r14,d504 <__alt_data_end+0xf000d504>
    d548:	79000044 	addi	r4,r15,1
    d54c:	2008913a 	slli	r4,r4,4
    d550:	328003cc 	andi	r10,r6,15
    d554:	02c000c4 	movi	r11,3
    d558:	1107883a 	add	r3,r2,r4
    d55c:	290b883a 	add	r5,r5,r4
    d560:	5a801e2e 	bgeu	r11,r10,d5dc <memmove+0x154>
    d564:	1813883a 	mov	r9,r3
    d568:	2811883a 	mov	r8,r5
    d56c:	500f883a 	mov	r7,r10
    d570:	41000017 	ldw	r4,0(r8)
    d574:	4a400104 	addi	r9,r9,4
    d578:	39ffff04 	addi	r7,r7,-4
    d57c:	493fff15 	stw	r4,-4(r9)
    d580:	42000104 	addi	r8,r8,4
    d584:	59fffa36 	bltu	r11,r7,d570 <__alt_data_end+0xf000d570>
    d588:	513fff04 	addi	r4,r10,-4
    d58c:	2008d0ba 	srli	r4,r4,2
    d590:	318000cc 	andi	r6,r6,3
    d594:	21000044 	addi	r4,r4,1
    d598:	2109883a 	add	r4,r4,r4
    d59c:	2109883a 	add	r4,r4,r4
    d5a0:	1907883a 	add	r3,r3,r4
    d5a4:	290b883a 	add	r5,r5,r4
    d5a8:	30000b26 	beq	r6,zero,d5d8 <memmove+0x150>
    d5ac:	198d883a 	add	r6,r3,r6
    d5b0:	29c00003 	ldbu	r7,0(r5)
    d5b4:	18c00044 	addi	r3,r3,1
    d5b8:	29400044 	addi	r5,r5,1
    d5bc:	19ffffc5 	stb	r7,-1(r3)
    d5c0:	19bffb1e 	bne	r3,r6,d5b0 <__alt_data_end+0xf000d5b0>
    d5c4:	f800283a 	ret
    d5c8:	1007883a 	mov	r3,r2
    d5cc:	003ff606 	br	d5a8 <__alt_data_end+0xf000d5a8>
    d5d0:	1007883a 	mov	r3,r2
    d5d4:	003ff506 	br	d5ac <__alt_data_end+0xf000d5ac>
    d5d8:	f800283a 	ret
    d5dc:	500d883a 	mov	r6,r10
    d5e0:	003ff106 	br	d5a8 <__alt_data_end+0xf000d5a8>

0000d5e4 <_Balloc>:
    d5e4:	20801317 	ldw	r2,76(r4)
    d5e8:	defffc04 	addi	sp,sp,-16
    d5ec:	dc400115 	stw	r17,4(sp)
    d5f0:	dc000015 	stw	r16,0(sp)
    d5f4:	dfc00315 	stw	ra,12(sp)
    d5f8:	dc800215 	stw	r18,8(sp)
    d5fc:	2023883a 	mov	r17,r4
    d600:	2821883a 	mov	r16,r5
    d604:	10000f26 	beq	r2,zero,d644 <_Balloc+0x60>
    d608:	8407883a 	add	r3,r16,r16
    d60c:	18c7883a 	add	r3,r3,r3
    d610:	10c7883a 	add	r3,r2,r3
    d614:	18800017 	ldw	r2,0(r3)
    d618:	10001126 	beq	r2,zero,d660 <_Balloc+0x7c>
    d61c:	11000017 	ldw	r4,0(r2)
    d620:	19000015 	stw	r4,0(r3)
    d624:	10000415 	stw	zero,16(r2)
    d628:	10000315 	stw	zero,12(r2)
    d62c:	dfc00317 	ldw	ra,12(sp)
    d630:	dc800217 	ldw	r18,8(sp)
    d634:	dc400117 	ldw	r17,4(sp)
    d638:	dc000017 	ldw	r16,0(sp)
    d63c:	dec00404 	addi	sp,sp,16
    d640:	f800283a 	ret
    d644:	01800844 	movi	r6,33
    d648:	01400104 	movi	r5,4
    d64c:	00105200 	call	10520 <_calloc_r>
    d650:	88801315 	stw	r2,76(r17)
    d654:	103fec1e 	bne	r2,zero,d608 <__alt_data_end+0xf000d608>
    d658:	0005883a 	mov	r2,zero
    d65c:	003ff306 	br	d62c <__alt_data_end+0xf000d62c>
    d660:	01400044 	movi	r5,1
    d664:	2c24983a 	sll	r18,r5,r16
    d668:	8809883a 	mov	r4,r17
    d66c:	91800144 	addi	r6,r18,5
    d670:	318d883a 	add	r6,r6,r6
    d674:	318d883a 	add	r6,r6,r6
    d678:	00105200 	call	10520 <_calloc_r>
    d67c:	103ff626 	beq	r2,zero,d658 <__alt_data_end+0xf000d658>
    d680:	14000115 	stw	r16,4(r2)
    d684:	14800215 	stw	r18,8(r2)
    d688:	003fe606 	br	d624 <__alt_data_end+0xf000d624>

0000d68c <_Bfree>:
    d68c:	28000826 	beq	r5,zero,d6b0 <_Bfree+0x24>
    d690:	28c00117 	ldw	r3,4(r5)
    d694:	20801317 	ldw	r2,76(r4)
    d698:	18c7883a 	add	r3,r3,r3
    d69c:	18c7883a 	add	r3,r3,r3
    d6a0:	10c5883a 	add	r2,r2,r3
    d6a4:	10c00017 	ldw	r3,0(r2)
    d6a8:	28c00015 	stw	r3,0(r5)
    d6ac:	11400015 	stw	r5,0(r2)
    d6b0:	f800283a 	ret

0000d6b4 <__multadd>:
    d6b4:	defffa04 	addi	sp,sp,-24
    d6b8:	dc800315 	stw	r18,12(sp)
    d6bc:	dc400215 	stw	r17,8(sp)
    d6c0:	dc000115 	stw	r16,4(sp)
    d6c4:	2823883a 	mov	r17,r5
    d6c8:	2c000417 	ldw	r16,16(r5)
    d6cc:	dfc00515 	stw	ra,20(sp)
    d6d0:	dcc00415 	stw	r19,16(sp)
    d6d4:	2025883a 	mov	r18,r4
    d6d8:	29400504 	addi	r5,r5,20
    d6dc:	0011883a 	mov	r8,zero
    d6e0:	28c00017 	ldw	r3,0(r5)
    d6e4:	29400104 	addi	r5,r5,4
    d6e8:	42000044 	addi	r8,r8,1
    d6ec:	18bfffcc 	andi	r2,r3,65535
    d6f0:	1185383a 	mul	r2,r2,r6
    d6f4:	1806d43a 	srli	r3,r3,16
    d6f8:	11cf883a 	add	r7,r2,r7
    d6fc:	3808d43a 	srli	r4,r7,16
    d700:	1987383a 	mul	r3,r3,r6
    d704:	38bfffcc 	andi	r2,r7,65535
    d708:	1907883a 	add	r3,r3,r4
    d70c:	1808943a 	slli	r4,r3,16
    d710:	180ed43a 	srli	r7,r3,16
    d714:	2085883a 	add	r2,r4,r2
    d718:	28bfff15 	stw	r2,-4(r5)
    d71c:	443ff016 	blt	r8,r16,d6e0 <__alt_data_end+0xf000d6e0>
    d720:	38000926 	beq	r7,zero,d748 <__multadd+0x94>
    d724:	88800217 	ldw	r2,8(r17)
    d728:	80800f0e 	bge	r16,r2,d768 <__multadd+0xb4>
    d72c:	80800144 	addi	r2,r16,5
    d730:	1085883a 	add	r2,r2,r2
    d734:	1085883a 	add	r2,r2,r2
    d738:	8885883a 	add	r2,r17,r2
    d73c:	11c00015 	stw	r7,0(r2)
    d740:	84000044 	addi	r16,r16,1
    d744:	8c000415 	stw	r16,16(r17)
    d748:	8805883a 	mov	r2,r17
    d74c:	dfc00517 	ldw	ra,20(sp)
    d750:	dcc00417 	ldw	r19,16(sp)
    d754:	dc800317 	ldw	r18,12(sp)
    d758:	dc400217 	ldw	r17,8(sp)
    d75c:	dc000117 	ldw	r16,4(sp)
    d760:	dec00604 	addi	sp,sp,24
    d764:	f800283a 	ret
    d768:	89400117 	ldw	r5,4(r17)
    d76c:	9009883a 	mov	r4,r18
    d770:	d9c00015 	stw	r7,0(sp)
    d774:	29400044 	addi	r5,r5,1
    d778:	000d5e40 	call	d5e4 <_Balloc>
    d77c:	89800417 	ldw	r6,16(r17)
    d780:	89400304 	addi	r5,r17,12
    d784:	11000304 	addi	r4,r2,12
    d788:	31800084 	addi	r6,r6,2
    d78c:	318d883a 	add	r6,r6,r6
    d790:	318d883a 	add	r6,r6,r6
    d794:	1027883a 	mov	r19,r2
    d798:	000774c0 	call	774c <memcpy>
    d79c:	d9c00017 	ldw	r7,0(sp)
    d7a0:	88000a26 	beq	r17,zero,d7cc <__multadd+0x118>
    d7a4:	88c00117 	ldw	r3,4(r17)
    d7a8:	90801317 	ldw	r2,76(r18)
    d7ac:	18c7883a 	add	r3,r3,r3
    d7b0:	18c7883a 	add	r3,r3,r3
    d7b4:	10c5883a 	add	r2,r2,r3
    d7b8:	10c00017 	ldw	r3,0(r2)
    d7bc:	88c00015 	stw	r3,0(r17)
    d7c0:	14400015 	stw	r17,0(r2)
    d7c4:	9823883a 	mov	r17,r19
    d7c8:	003fd806 	br	d72c <__alt_data_end+0xf000d72c>
    d7cc:	9823883a 	mov	r17,r19
    d7d0:	003fd606 	br	d72c <__alt_data_end+0xf000d72c>

0000d7d4 <__s2b>:
    d7d4:	defff904 	addi	sp,sp,-28
    d7d8:	dc400115 	stw	r17,4(sp)
    d7dc:	dc000015 	stw	r16,0(sp)
    d7e0:	2023883a 	mov	r17,r4
    d7e4:	2821883a 	mov	r16,r5
    d7e8:	39000204 	addi	r4,r7,8
    d7ec:	01400244 	movi	r5,9
    d7f0:	dcc00315 	stw	r19,12(sp)
    d7f4:	dc800215 	stw	r18,8(sp)
    d7f8:	dfc00615 	stw	ra,24(sp)
    d7fc:	dd400515 	stw	r21,20(sp)
    d800:	dd000415 	stw	r20,16(sp)
    d804:	3825883a 	mov	r18,r7
    d808:	3027883a 	mov	r19,r6
    d80c:	000751c0 	call	751c <__divsi3>
    d810:	00c00044 	movi	r3,1
    d814:	000b883a 	mov	r5,zero
    d818:	1880030e 	bge	r3,r2,d828 <__s2b+0x54>
    d81c:	18c7883a 	add	r3,r3,r3
    d820:	29400044 	addi	r5,r5,1
    d824:	18bffd16 	blt	r3,r2,d81c <__alt_data_end+0xf000d81c>
    d828:	8809883a 	mov	r4,r17
    d82c:	000d5e40 	call	d5e4 <_Balloc>
    d830:	d8c00717 	ldw	r3,28(sp)
    d834:	10c00515 	stw	r3,20(r2)
    d838:	00c00044 	movi	r3,1
    d83c:	10c00415 	stw	r3,16(r2)
    d840:	00c00244 	movi	r3,9
    d844:	1cc0210e 	bge	r3,r19,d8cc <__s2b+0xf8>
    d848:	80eb883a 	add	r21,r16,r3
    d84c:	a829883a 	mov	r20,r21
    d850:	84e1883a 	add	r16,r16,r19
    d854:	a1c00007 	ldb	r7,0(r20)
    d858:	01800284 	movi	r6,10
    d85c:	a5000044 	addi	r20,r20,1
    d860:	100b883a 	mov	r5,r2
    d864:	39fff404 	addi	r7,r7,-48
    d868:	8809883a 	mov	r4,r17
    d86c:	000d6b40 	call	d6b4 <__multadd>
    d870:	a43ff81e 	bne	r20,r16,d854 <__alt_data_end+0xf000d854>
    d874:	ace1883a 	add	r16,r21,r19
    d878:	843ffe04 	addi	r16,r16,-8
    d87c:	9c800a0e 	bge	r19,r18,d8a8 <__s2b+0xd4>
    d880:	94e5c83a 	sub	r18,r18,r19
    d884:	84a5883a 	add	r18,r16,r18
    d888:	81c00007 	ldb	r7,0(r16)
    d88c:	01800284 	movi	r6,10
    d890:	84000044 	addi	r16,r16,1
    d894:	100b883a 	mov	r5,r2
    d898:	39fff404 	addi	r7,r7,-48
    d89c:	8809883a 	mov	r4,r17
    d8a0:	000d6b40 	call	d6b4 <__multadd>
    d8a4:	84bff81e 	bne	r16,r18,d888 <__alt_data_end+0xf000d888>
    d8a8:	dfc00617 	ldw	ra,24(sp)
    d8ac:	dd400517 	ldw	r21,20(sp)
    d8b0:	dd000417 	ldw	r20,16(sp)
    d8b4:	dcc00317 	ldw	r19,12(sp)
    d8b8:	dc800217 	ldw	r18,8(sp)
    d8bc:	dc400117 	ldw	r17,4(sp)
    d8c0:	dc000017 	ldw	r16,0(sp)
    d8c4:	dec00704 	addi	sp,sp,28
    d8c8:	f800283a 	ret
    d8cc:	84000284 	addi	r16,r16,10
    d8d0:	1827883a 	mov	r19,r3
    d8d4:	003fe906 	br	d87c <__alt_data_end+0xf000d87c>

0000d8d8 <__hi0bits>:
    d8d8:	20bfffec 	andhi	r2,r4,65535
    d8dc:	1000141e 	bne	r2,zero,d930 <__hi0bits+0x58>
    d8e0:	2008943a 	slli	r4,r4,16
    d8e4:	00800404 	movi	r2,16
    d8e8:	20ffc02c 	andhi	r3,r4,65280
    d8ec:	1800021e 	bne	r3,zero,d8f8 <__hi0bits+0x20>
    d8f0:	2008923a 	slli	r4,r4,8
    d8f4:	10800204 	addi	r2,r2,8
    d8f8:	20fc002c 	andhi	r3,r4,61440
    d8fc:	1800021e 	bne	r3,zero,d908 <__hi0bits+0x30>
    d900:	2008913a 	slli	r4,r4,4
    d904:	10800104 	addi	r2,r2,4
    d908:	20f0002c 	andhi	r3,r4,49152
    d90c:	1800031e 	bne	r3,zero,d91c <__hi0bits+0x44>
    d910:	2109883a 	add	r4,r4,r4
    d914:	10800084 	addi	r2,r2,2
    d918:	2109883a 	add	r4,r4,r4
    d91c:	20000316 	blt	r4,zero,d92c <__hi0bits+0x54>
    d920:	2110002c 	andhi	r4,r4,16384
    d924:	2000041e 	bne	r4,zero,d938 <__hi0bits+0x60>
    d928:	00800804 	movi	r2,32
    d92c:	f800283a 	ret
    d930:	0005883a 	mov	r2,zero
    d934:	003fec06 	br	d8e8 <__alt_data_end+0xf000d8e8>
    d938:	10800044 	addi	r2,r2,1
    d93c:	f800283a 	ret

0000d940 <__lo0bits>:
    d940:	20c00017 	ldw	r3,0(r4)
    d944:	188001cc 	andi	r2,r3,7
    d948:	10000826 	beq	r2,zero,d96c <__lo0bits+0x2c>
    d94c:	1880004c 	andi	r2,r3,1
    d950:	1000211e 	bne	r2,zero,d9d8 <__lo0bits+0x98>
    d954:	1880008c 	andi	r2,r3,2
    d958:	1000211e 	bne	r2,zero,d9e0 <__lo0bits+0xa0>
    d95c:	1806d0ba 	srli	r3,r3,2
    d960:	00800084 	movi	r2,2
    d964:	20c00015 	stw	r3,0(r4)
    d968:	f800283a 	ret
    d96c:	18bfffcc 	andi	r2,r3,65535
    d970:	10001326 	beq	r2,zero,d9c0 <__lo0bits+0x80>
    d974:	0005883a 	mov	r2,zero
    d978:	19403fcc 	andi	r5,r3,255
    d97c:	2800021e 	bne	r5,zero,d988 <__lo0bits+0x48>
    d980:	1806d23a 	srli	r3,r3,8
    d984:	10800204 	addi	r2,r2,8
    d988:	194003cc 	andi	r5,r3,15
    d98c:	2800021e 	bne	r5,zero,d998 <__lo0bits+0x58>
    d990:	1806d13a 	srli	r3,r3,4
    d994:	10800104 	addi	r2,r2,4
    d998:	194000cc 	andi	r5,r3,3
    d99c:	2800021e 	bne	r5,zero,d9a8 <__lo0bits+0x68>
    d9a0:	1806d0ba 	srli	r3,r3,2
    d9a4:	10800084 	addi	r2,r2,2
    d9a8:	1940004c 	andi	r5,r3,1
    d9ac:	2800081e 	bne	r5,zero,d9d0 <__lo0bits+0x90>
    d9b0:	1806d07a 	srli	r3,r3,1
    d9b4:	1800051e 	bne	r3,zero,d9cc <__lo0bits+0x8c>
    d9b8:	00800804 	movi	r2,32
    d9bc:	f800283a 	ret
    d9c0:	1806d43a 	srli	r3,r3,16
    d9c4:	00800404 	movi	r2,16
    d9c8:	003feb06 	br	d978 <__alt_data_end+0xf000d978>
    d9cc:	10800044 	addi	r2,r2,1
    d9d0:	20c00015 	stw	r3,0(r4)
    d9d4:	f800283a 	ret
    d9d8:	0005883a 	mov	r2,zero
    d9dc:	f800283a 	ret
    d9e0:	1806d07a 	srli	r3,r3,1
    d9e4:	00800044 	movi	r2,1
    d9e8:	20c00015 	stw	r3,0(r4)
    d9ec:	f800283a 	ret

0000d9f0 <__i2b>:
    d9f0:	defffd04 	addi	sp,sp,-12
    d9f4:	dc000015 	stw	r16,0(sp)
    d9f8:	04000044 	movi	r16,1
    d9fc:	dc400115 	stw	r17,4(sp)
    da00:	2823883a 	mov	r17,r5
    da04:	800b883a 	mov	r5,r16
    da08:	dfc00215 	stw	ra,8(sp)
    da0c:	000d5e40 	call	d5e4 <_Balloc>
    da10:	14400515 	stw	r17,20(r2)
    da14:	14000415 	stw	r16,16(r2)
    da18:	dfc00217 	ldw	ra,8(sp)
    da1c:	dc400117 	ldw	r17,4(sp)
    da20:	dc000017 	ldw	r16,0(sp)
    da24:	dec00304 	addi	sp,sp,12
    da28:	f800283a 	ret

0000da2c <__multiply>:
    da2c:	defffa04 	addi	sp,sp,-24
    da30:	dcc00315 	stw	r19,12(sp)
    da34:	dc800215 	stw	r18,8(sp)
    da38:	34c00417 	ldw	r19,16(r6)
    da3c:	2c800417 	ldw	r18,16(r5)
    da40:	dd000415 	stw	r20,16(sp)
    da44:	dc400115 	stw	r17,4(sp)
    da48:	dfc00515 	stw	ra,20(sp)
    da4c:	dc000015 	stw	r16,0(sp)
    da50:	2829883a 	mov	r20,r5
    da54:	3023883a 	mov	r17,r6
    da58:	94c0050e 	bge	r18,r19,da70 <__multiply+0x44>
    da5c:	9007883a 	mov	r3,r18
    da60:	3029883a 	mov	r20,r6
    da64:	9825883a 	mov	r18,r19
    da68:	2823883a 	mov	r17,r5
    da6c:	1827883a 	mov	r19,r3
    da70:	a0800217 	ldw	r2,8(r20)
    da74:	94e1883a 	add	r16,r18,r19
    da78:	a1400117 	ldw	r5,4(r20)
    da7c:	1400010e 	bge	r2,r16,da84 <__multiply+0x58>
    da80:	29400044 	addi	r5,r5,1
    da84:	000d5e40 	call	d5e4 <_Balloc>
    da88:	8415883a 	add	r10,r16,r16
    da8c:	12c00504 	addi	r11,r2,20
    da90:	5295883a 	add	r10,r10,r10
    da94:	5a95883a 	add	r10,r11,r10
    da98:	5807883a 	mov	r3,r11
    da9c:	5a80032e 	bgeu	r11,r10,daac <__multiply+0x80>
    daa0:	18000015 	stw	zero,0(r3)
    daa4:	18c00104 	addi	r3,r3,4
    daa8:	1abffd36 	bltu	r3,r10,daa0 <__alt_data_end+0xf000daa0>
    daac:	9ce7883a 	add	r19,r19,r19
    dab0:	94a5883a 	add	r18,r18,r18
    dab4:	89800504 	addi	r6,r17,20
    dab8:	9ce7883a 	add	r19,r19,r19
    dabc:	a3400504 	addi	r13,r20,20
    dac0:	94a5883a 	add	r18,r18,r18
    dac4:	34d9883a 	add	r12,r6,r19
    dac8:	6c93883a 	add	r9,r13,r18
    dacc:	3300422e 	bgeu	r6,r12,dbd8 <__multiply+0x1ac>
    dad0:	37c00017 	ldw	ra,0(r6)
    dad4:	fbffffcc 	andi	r15,ra,65535
    dad8:	78001b26 	beq	r15,zero,db48 <__multiply+0x11c>
    dadc:	5811883a 	mov	r8,r11
    dae0:	681d883a 	mov	r14,r13
    dae4:	000f883a 	mov	r7,zero
    dae8:	71000017 	ldw	r4,0(r14)
    daec:	40c00017 	ldw	r3,0(r8)
    daf0:	73800104 	addi	r14,r14,4
    daf4:	217fffcc 	andi	r5,r4,65535
    daf8:	2bcb383a 	mul	r5,r5,r15
    dafc:	2008d43a 	srli	r4,r4,16
    db00:	1c7fffcc 	andi	r17,r3,65535
    db04:	2c4b883a 	add	r5,r5,r17
    db08:	29cb883a 	add	r5,r5,r7
    db0c:	23c9383a 	mul	r4,r4,r15
    db10:	1806d43a 	srli	r3,r3,16
    db14:	280ed43a 	srli	r7,r5,16
    db18:	297fffcc 	andi	r5,r5,65535
    db1c:	20c7883a 	add	r3,r4,r3
    db20:	19c7883a 	add	r3,r3,r7
    db24:	1808943a 	slli	r4,r3,16
    db28:	4023883a 	mov	r17,r8
    db2c:	180ed43a 	srli	r7,r3,16
    db30:	214ab03a 	or	r5,r4,r5
    db34:	41400015 	stw	r5,0(r8)
    db38:	42000104 	addi	r8,r8,4
    db3c:	727fea36 	bltu	r14,r9,dae8 <__alt_data_end+0xf000dae8>
    db40:	89c00115 	stw	r7,4(r17)
    db44:	37c00017 	ldw	ra,0(r6)
    db48:	f83ed43a 	srli	ra,ra,16
    db4c:	f8001f26 	beq	ra,zero,dbcc <__multiply+0x1a0>
    db50:	58c00017 	ldw	r3,0(r11)
    db54:	681d883a 	mov	r14,r13
    db58:	581f883a 	mov	r15,r11
    db5c:	1811883a 	mov	r8,r3
    db60:	5825883a 	mov	r18,r11
    db64:	000f883a 	mov	r7,zero
    db68:	00000106 	br	db70 <__multiply+0x144>
    db6c:	8825883a 	mov	r18,r17
    db70:	7140000b 	ldhu	r5,0(r14)
    db74:	4010d43a 	srli	r8,r8,16
    db78:	193fffcc 	andi	r4,r3,65535
    db7c:	2fcb383a 	mul	r5,r5,ra
    db80:	7bc00104 	addi	r15,r15,4
    db84:	73800104 	addi	r14,r14,4
    db88:	2a0b883a 	add	r5,r5,r8
    db8c:	29cb883a 	add	r5,r5,r7
    db90:	2806943a 	slli	r3,r5,16
    db94:	94400104 	addi	r17,r18,4
    db98:	280ad43a 	srli	r5,r5,16
    db9c:	1908b03a 	or	r4,r3,r4
    dba0:	793fff15 	stw	r4,-4(r15)
    dba4:	70ffff17 	ldw	r3,-4(r14)
    dba8:	8a000017 	ldw	r8,0(r17)
    dbac:	1806d43a 	srli	r3,r3,16
    dbb0:	413fffcc 	andi	r4,r8,65535
    dbb4:	1fc7383a 	mul	r3,r3,ra
    dbb8:	1907883a 	add	r3,r3,r4
    dbbc:	1947883a 	add	r3,r3,r5
    dbc0:	180ed43a 	srli	r7,r3,16
    dbc4:	727fe936 	bltu	r14,r9,db6c <__alt_data_end+0xf000db6c>
    dbc8:	90c00115 	stw	r3,4(r18)
    dbcc:	31800104 	addi	r6,r6,4
    dbd0:	5ac00104 	addi	r11,r11,4
    dbd4:	333fbe36 	bltu	r6,r12,dad0 <__alt_data_end+0xf000dad0>
    dbd8:	0400090e 	bge	zero,r16,dc00 <__multiply+0x1d4>
    dbdc:	50ffff17 	ldw	r3,-4(r10)
    dbe0:	52bfff04 	addi	r10,r10,-4
    dbe4:	18000326 	beq	r3,zero,dbf4 <__multiply+0x1c8>
    dbe8:	00000506 	br	dc00 <__multiply+0x1d4>
    dbec:	50c00017 	ldw	r3,0(r10)
    dbf0:	1800031e 	bne	r3,zero,dc00 <__multiply+0x1d4>
    dbf4:	843fffc4 	addi	r16,r16,-1
    dbf8:	52bfff04 	addi	r10,r10,-4
    dbfc:	803ffb1e 	bne	r16,zero,dbec <__alt_data_end+0xf000dbec>
    dc00:	14000415 	stw	r16,16(r2)
    dc04:	dfc00517 	ldw	ra,20(sp)
    dc08:	dd000417 	ldw	r20,16(sp)
    dc0c:	dcc00317 	ldw	r19,12(sp)
    dc10:	dc800217 	ldw	r18,8(sp)
    dc14:	dc400117 	ldw	r17,4(sp)
    dc18:	dc000017 	ldw	r16,0(sp)
    dc1c:	dec00604 	addi	sp,sp,24
    dc20:	f800283a 	ret

0000dc24 <__pow5mult>:
    dc24:	defffa04 	addi	sp,sp,-24
    dc28:	dcc00315 	stw	r19,12(sp)
    dc2c:	dc000015 	stw	r16,0(sp)
    dc30:	dfc00515 	stw	ra,20(sp)
    dc34:	dd000415 	stw	r20,16(sp)
    dc38:	dc800215 	stw	r18,8(sp)
    dc3c:	dc400115 	stw	r17,4(sp)
    dc40:	308000cc 	andi	r2,r6,3
    dc44:	3021883a 	mov	r16,r6
    dc48:	2027883a 	mov	r19,r4
    dc4c:	10002f1e 	bne	r2,zero,dd0c <__pow5mult+0xe8>
    dc50:	2825883a 	mov	r18,r5
    dc54:	8021d0ba 	srai	r16,r16,2
    dc58:	80001a26 	beq	r16,zero,dcc4 <__pow5mult+0xa0>
    dc5c:	9c401217 	ldw	r17,72(r19)
    dc60:	8800061e 	bne	r17,zero,dc7c <__pow5mult+0x58>
    dc64:	00003406 	br	dd38 <__pow5mult+0x114>
    dc68:	8021d07a 	srai	r16,r16,1
    dc6c:	80001526 	beq	r16,zero,dcc4 <__pow5mult+0xa0>
    dc70:	88800017 	ldw	r2,0(r17)
    dc74:	10001c26 	beq	r2,zero,dce8 <__pow5mult+0xc4>
    dc78:	1023883a 	mov	r17,r2
    dc7c:	8080004c 	andi	r2,r16,1
    dc80:	103ff926 	beq	r2,zero,dc68 <__alt_data_end+0xf000dc68>
    dc84:	880d883a 	mov	r6,r17
    dc88:	900b883a 	mov	r5,r18
    dc8c:	9809883a 	mov	r4,r19
    dc90:	000da2c0 	call	da2c <__multiply>
    dc94:	90001b26 	beq	r18,zero,dd04 <__pow5mult+0xe0>
    dc98:	91000117 	ldw	r4,4(r18)
    dc9c:	98c01317 	ldw	r3,76(r19)
    dca0:	8021d07a 	srai	r16,r16,1
    dca4:	2109883a 	add	r4,r4,r4
    dca8:	2109883a 	add	r4,r4,r4
    dcac:	1907883a 	add	r3,r3,r4
    dcb0:	19000017 	ldw	r4,0(r3)
    dcb4:	91000015 	stw	r4,0(r18)
    dcb8:	1c800015 	stw	r18,0(r3)
    dcbc:	1025883a 	mov	r18,r2
    dcc0:	803feb1e 	bne	r16,zero,dc70 <__alt_data_end+0xf000dc70>
    dcc4:	9005883a 	mov	r2,r18
    dcc8:	dfc00517 	ldw	ra,20(sp)
    dccc:	dd000417 	ldw	r20,16(sp)
    dcd0:	dcc00317 	ldw	r19,12(sp)
    dcd4:	dc800217 	ldw	r18,8(sp)
    dcd8:	dc400117 	ldw	r17,4(sp)
    dcdc:	dc000017 	ldw	r16,0(sp)
    dce0:	dec00604 	addi	sp,sp,24
    dce4:	f800283a 	ret
    dce8:	880d883a 	mov	r6,r17
    dcec:	880b883a 	mov	r5,r17
    dcf0:	9809883a 	mov	r4,r19
    dcf4:	000da2c0 	call	da2c <__multiply>
    dcf8:	88800015 	stw	r2,0(r17)
    dcfc:	10000015 	stw	zero,0(r2)
    dd00:	003fdd06 	br	dc78 <__alt_data_end+0xf000dc78>
    dd04:	1025883a 	mov	r18,r2
    dd08:	003fd706 	br	dc68 <__alt_data_end+0xf000dc68>
    dd0c:	10bfffc4 	addi	r2,r2,-1
    dd10:	1085883a 	add	r2,r2,r2
    dd14:	00c20034 	movhi	r3,2048
    dd18:	18c0b504 	addi	r3,r3,724
    dd1c:	1085883a 	add	r2,r2,r2
    dd20:	1885883a 	add	r2,r3,r2
    dd24:	11800017 	ldw	r6,0(r2)
    dd28:	000f883a 	mov	r7,zero
    dd2c:	000d6b40 	call	d6b4 <__multadd>
    dd30:	1025883a 	mov	r18,r2
    dd34:	003fc706 	br	dc54 <__alt_data_end+0xf000dc54>
    dd38:	05000044 	movi	r20,1
    dd3c:	a00b883a 	mov	r5,r20
    dd40:	9809883a 	mov	r4,r19
    dd44:	000d5e40 	call	d5e4 <_Balloc>
    dd48:	1023883a 	mov	r17,r2
    dd4c:	00809c44 	movi	r2,625
    dd50:	88800515 	stw	r2,20(r17)
    dd54:	8d000415 	stw	r20,16(r17)
    dd58:	9c401215 	stw	r17,72(r19)
    dd5c:	88000015 	stw	zero,0(r17)
    dd60:	003fc606 	br	dc7c <__alt_data_end+0xf000dc7c>

0000dd64 <__lshift>:
    dd64:	defff904 	addi	sp,sp,-28
    dd68:	dd400515 	stw	r21,20(sp)
    dd6c:	dcc00315 	stw	r19,12(sp)
    dd70:	302bd17a 	srai	r21,r6,5
    dd74:	2cc00417 	ldw	r19,16(r5)
    dd78:	28800217 	ldw	r2,8(r5)
    dd7c:	dd000415 	stw	r20,16(sp)
    dd80:	ace7883a 	add	r19,r21,r19
    dd84:	dc800215 	stw	r18,8(sp)
    dd88:	dc400115 	stw	r17,4(sp)
    dd8c:	dc000015 	stw	r16,0(sp)
    dd90:	dfc00615 	stw	ra,24(sp)
    dd94:	9c000044 	addi	r16,r19,1
    dd98:	2823883a 	mov	r17,r5
    dd9c:	3029883a 	mov	r20,r6
    dda0:	2025883a 	mov	r18,r4
    dda4:	29400117 	ldw	r5,4(r5)
    dda8:	1400030e 	bge	r2,r16,ddb8 <__lshift+0x54>
    ddac:	1085883a 	add	r2,r2,r2
    ddb0:	29400044 	addi	r5,r5,1
    ddb4:	143ffd16 	blt	r2,r16,ddac <__alt_data_end+0xf000ddac>
    ddb8:	9009883a 	mov	r4,r18
    ddbc:	000d5e40 	call	d5e4 <_Balloc>
    ddc0:	10c00504 	addi	r3,r2,20
    ddc4:	0540070e 	bge	zero,r21,dde4 <__lshift+0x80>
    ddc8:	ad6b883a 	add	r21,r21,r21
    ddcc:	ad6b883a 	add	r21,r21,r21
    ddd0:	1809883a 	mov	r4,r3
    ddd4:	1d47883a 	add	r3,r3,r21
    ddd8:	20000015 	stw	zero,0(r4)
    dddc:	21000104 	addi	r4,r4,4
    dde0:	193ffd1e 	bne	r3,r4,ddd8 <__alt_data_end+0xf000ddd8>
    dde4:	8a000417 	ldw	r8,16(r17)
    dde8:	89000504 	addi	r4,r17,20
    ddec:	a18007cc 	andi	r6,r20,31
    ddf0:	4211883a 	add	r8,r8,r8
    ddf4:	4211883a 	add	r8,r8,r8
    ddf8:	2211883a 	add	r8,r4,r8
    ddfc:	30002326 	beq	r6,zero,de8c <__lshift+0x128>
    de00:	02400804 	movi	r9,32
    de04:	4993c83a 	sub	r9,r9,r6
    de08:	000b883a 	mov	r5,zero
    de0c:	21c00017 	ldw	r7,0(r4)
    de10:	1815883a 	mov	r10,r3
    de14:	18c00104 	addi	r3,r3,4
    de18:	398e983a 	sll	r7,r7,r6
    de1c:	21000104 	addi	r4,r4,4
    de20:	394ab03a 	or	r5,r7,r5
    de24:	197fff15 	stw	r5,-4(r3)
    de28:	217fff17 	ldw	r5,-4(r4)
    de2c:	2a4ad83a 	srl	r5,r5,r9
    de30:	223ff636 	bltu	r4,r8,de0c <__alt_data_end+0xf000de0c>
    de34:	51400115 	stw	r5,4(r10)
    de38:	28001a1e 	bne	r5,zero,dea4 <__lshift+0x140>
    de3c:	843fffc4 	addi	r16,r16,-1
    de40:	14000415 	stw	r16,16(r2)
    de44:	88000826 	beq	r17,zero,de68 <__lshift+0x104>
    de48:	89000117 	ldw	r4,4(r17)
    de4c:	90c01317 	ldw	r3,76(r18)
    de50:	2109883a 	add	r4,r4,r4
    de54:	2109883a 	add	r4,r4,r4
    de58:	1907883a 	add	r3,r3,r4
    de5c:	19000017 	ldw	r4,0(r3)
    de60:	89000015 	stw	r4,0(r17)
    de64:	1c400015 	stw	r17,0(r3)
    de68:	dfc00617 	ldw	ra,24(sp)
    de6c:	dd400517 	ldw	r21,20(sp)
    de70:	dd000417 	ldw	r20,16(sp)
    de74:	dcc00317 	ldw	r19,12(sp)
    de78:	dc800217 	ldw	r18,8(sp)
    de7c:	dc400117 	ldw	r17,4(sp)
    de80:	dc000017 	ldw	r16,0(sp)
    de84:	dec00704 	addi	sp,sp,28
    de88:	f800283a 	ret
    de8c:	21400017 	ldw	r5,0(r4)
    de90:	18c00104 	addi	r3,r3,4
    de94:	21000104 	addi	r4,r4,4
    de98:	197fff15 	stw	r5,-4(r3)
    de9c:	223ffb36 	bltu	r4,r8,de8c <__alt_data_end+0xf000de8c>
    dea0:	003fe606 	br	de3c <__alt_data_end+0xf000de3c>
    dea4:	9c000084 	addi	r16,r19,2
    dea8:	003fe406 	br	de3c <__alt_data_end+0xf000de3c>

0000deac <__mcmp>:
    deac:	20800417 	ldw	r2,16(r4)
    deb0:	28c00417 	ldw	r3,16(r5)
    deb4:	10c5c83a 	sub	r2,r2,r3
    deb8:	1000111e 	bne	r2,zero,df00 <__mcmp+0x54>
    debc:	18c7883a 	add	r3,r3,r3
    dec0:	18c7883a 	add	r3,r3,r3
    dec4:	21000504 	addi	r4,r4,20
    dec8:	29400504 	addi	r5,r5,20
    decc:	20c5883a 	add	r2,r4,r3
    ded0:	28cb883a 	add	r5,r5,r3
    ded4:	00000106 	br	dedc <__mcmp+0x30>
    ded8:	20800a2e 	bgeu	r4,r2,df04 <__mcmp+0x58>
    dedc:	10bfff04 	addi	r2,r2,-4
    dee0:	297fff04 	addi	r5,r5,-4
    dee4:	11800017 	ldw	r6,0(r2)
    dee8:	28c00017 	ldw	r3,0(r5)
    deec:	30fffa26 	beq	r6,r3,ded8 <__alt_data_end+0xf000ded8>
    def0:	30c00236 	bltu	r6,r3,defc <__mcmp+0x50>
    def4:	00800044 	movi	r2,1
    def8:	f800283a 	ret
    defc:	00bfffc4 	movi	r2,-1
    df00:	f800283a 	ret
    df04:	0005883a 	mov	r2,zero
    df08:	f800283a 	ret

0000df0c <__mdiff>:
    df0c:	28c00417 	ldw	r3,16(r5)
    df10:	30800417 	ldw	r2,16(r6)
    df14:	defffa04 	addi	sp,sp,-24
    df18:	dcc00315 	stw	r19,12(sp)
    df1c:	dc800215 	stw	r18,8(sp)
    df20:	dfc00515 	stw	ra,20(sp)
    df24:	dd000415 	stw	r20,16(sp)
    df28:	dc400115 	stw	r17,4(sp)
    df2c:	dc000015 	stw	r16,0(sp)
    df30:	1887c83a 	sub	r3,r3,r2
    df34:	2825883a 	mov	r18,r5
    df38:	3027883a 	mov	r19,r6
    df3c:	1800141e 	bne	r3,zero,df90 <__mdiff+0x84>
    df40:	1085883a 	add	r2,r2,r2
    df44:	1085883a 	add	r2,r2,r2
    df48:	2a000504 	addi	r8,r5,20
    df4c:	34000504 	addi	r16,r6,20
    df50:	4087883a 	add	r3,r8,r2
    df54:	8085883a 	add	r2,r16,r2
    df58:	00000106 	br	df60 <__mdiff+0x54>
    df5c:	40c0592e 	bgeu	r8,r3,e0c4 <__mdiff+0x1b8>
    df60:	18ffff04 	addi	r3,r3,-4
    df64:	10bfff04 	addi	r2,r2,-4
    df68:	19c00017 	ldw	r7,0(r3)
    df6c:	11400017 	ldw	r5,0(r2)
    df70:	397ffa26 	beq	r7,r5,df5c <__alt_data_end+0xf000df5c>
    df74:	3940592e 	bgeu	r7,r5,e0dc <__mdiff+0x1d0>
    df78:	9005883a 	mov	r2,r18
    df7c:	4023883a 	mov	r17,r8
    df80:	9825883a 	mov	r18,r19
    df84:	05000044 	movi	r20,1
    df88:	1027883a 	mov	r19,r2
    df8c:	00000406 	br	dfa0 <__mdiff+0x94>
    df90:	18005616 	blt	r3,zero,e0ec <__mdiff+0x1e0>
    df94:	34400504 	addi	r17,r6,20
    df98:	2c000504 	addi	r16,r5,20
    df9c:	0029883a 	mov	r20,zero
    dfa0:	91400117 	ldw	r5,4(r18)
    dfa4:	000d5e40 	call	d5e4 <_Balloc>
    dfa8:	92400417 	ldw	r9,16(r18)
    dfac:	9b000417 	ldw	r12,16(r19)
    dfb0:	12c00504 	addi	r11,r2,20
    dfb4:	4a51883a 	add	r8,r9,r9
    dfb8:	6319883a 	add	r12,r12,r12
    dfbc:	4211883a 	add	r8,r8,r8
    dfc0:	6319883a 	add	r12,r12,r12
    dfc4:	15000315 	stw	r20,12(r2)
    dfc8:	8211883a 	add	r8,r16,r8
    dfcc:	8b19883a 	add	r12,r17,r12
    dfd0:	0007883a 	mov	r3,zero
    dfd4:	81400017 	ldw	r5,0(r16)
    dfd8:	89c00017 	ldw	r7,0(r17)
    dfdc:	59800104 	addi	r6,r11,4
    dfe0:	293fffcc 	andi	r4,r5,65535
    dfe4:	20c7883a 	add	r3,r4,r3
    dfe8:	393fffcc 	andi	r4,r7,65535
    dfec:	1909c83a 	sub	r4,r3,r4
    dff0:	280ad43a 	srli	r5,r5,16
    dff4:	380ed43a 	srli	r7,r7,16
    dff8:	2007d43a 	srai	r3,r4,16
    dffc:	213fffcc 	andi	r4,r4,65535
    e000:	29cbc83a 	sub	r5,r5,r7
    e004:	28c7883a 	add	r3,r5,r3
    e008:	180a943a 	slli	r5,r3,16
    e00c:	8c400104 	addi	r17,r17,4
    e010:	84000104 	addi	r16,r16,4
    e014:	2908b03a 	or	r4,r5,r4
    e018:	59000015 	stw	r4,0(r11)
    e01c:	1807d43a 	srai	r3,r3,16
    e020:	3015883a 	mov	r10,r6
    e024:	3017883a 	mov	r11,r6
    e028:	8b3fea36 	bltu	r17,r12,dfd4 <__alt_data_end+0xf000dfd4>
    e02c:	8200162e 	bgeu	r16,r8,e088 <__mdiff+0x17c>
    e030:	8017883a 	mov	r11,r16
    e034:	59400017 	ldw	r5,0(r11)
    e038:	31800104 	addi	r6,r6,4
    e03c:	5ac00104 	addi	r11,r11,4
    e040:	293fffcc 	andi	r4,r5,65535
    e044:	20c7883a 	add	r3,r4,r3
    e048:	280ed43a 	srli	r7,r5,16
    e04c:	180bd43a 	srai	r5,r3,16
    e050:	193fffcc 	andi	r4,r3,65535
    e054:	3947883a 	add	r3,r7,r5
    e058:	180a943a 	slli	r5,r3,16
    e05c:	1807d43a 	srai	r3,r3,16
    e060:	2908b03a 	or	r4,r5,r4
    e064:	313fff15 	stw	r4,-4(r6)
    e068:	5a3ff236 	bltu	r11,r8,e034 <__alt_data_end+0xf000e034>
    e06c:	0406303a 	nor	r3,zero,r16
    e070:	1a07883a 	add	r3,r3,r8
    e074:	1806d0ba 	srli	r3,r3,2
    e078:	18c00044 	addi	r3,r3,1
    e07c:	18c7883a 	add	r3,r3,r3
    e080:	18c7883a 	add	r3,r3,r3
    e084:	50d5883a 	add	r10,r10,r3
    e088:	50ffff04 	addi	r3,r10,-4
    e08c:	2000041e 	bne	r4,zero,e0a0 <__mdiff+0x194>
    e090:	18ffff04 	addi	r3,r3,-4
    e094:	19000017 	ldw	r4,0(r3)
    e098:	4a7fffc4 	addi	r9,r9,-1
    e09c:	203ffc26 	beq	r4,zero,e090 <__alt_data_end+0xf000e090>
    e0a0:	12400415 	stw	r9,16(r2)
    e0a4:	dfc00517 	ldw	ra,20(sp)
    e0a8:	dd000417 	ldw	r20,16(sp)
    e0ac:	dcc00317 	ldw	r19,12(sp)
    e0b0:	dc800217 	ldw	r18,8(sp)
    e0b4:	dc400117 	ldw	r17,4(sp)
    e0b8:	dc000017 	ldw	r16,0(sp)
    e0bc:	dec00604 	addi	sp,sp,24
    e0c0:	f800283a 	ret
    e0c4:	000b883a 	mov	r5,zero
    e0c8:	000d5e40 	call	d5e4 <_Balloc>
    e0cc:	00c00044 	movi	r3,1
    e0d0:	10c00415 	stw	r3,16(r2)
    e0d4:	10000515 	stw	zero,20(r2)
    e0d8:	003ff206 	br	e0a4 <__alt_data_end+0xf000e0a4>
    e0dc:	8023883a 	mov	r17,r16
    e0e0:	0029883a 	mov	r20,zero
    e0e4:	4021883a 	mov	r16,r8
    e0e8:	003fad06 	br	dfa0 <__alt_data_end+0xf000dfa0>
    e0ec:	9005883a 	mov	r2,r18
    e0f0:	94400504 	addi	r17,r18,20
    e0f4:	9c000504 	addi	r16,r19,20
    e0f8:	9825883a 	mov	r18,r19
    e0fc:	05000044 	movi	r20,1
    e100:	1027883a 	mov	r19,r2
    e104:	003fa606 	br	dfa0 <__alt_data_end+0xf000dfa0>

0000e108 <__ulp>:
    e108:	295ffc2c 	andhi	r5,r5,32752
    e10c:	00bf3034 	movhi	r2,64704
    e110:	2887883a 	add	r3,r5,r2
    e114:	00c0020e 	bge	zero,r3,e120 <__ulp+0x18>
    e118:	0005883a 	mov	r2,zero
    e11c:	f800283a 	ret
    e120:	00c7c83a 	sub	r3,zero,r3
    e124:	1807d53a 	srai	r3,r3,20
    e128:	008004c4 	movi	r2,19
    e12c:	10c00b0e 	bge	r2,r3,e15c <__ulp+0x54>
    e130:	18bffb04 	addi	r2,r3,-20
    e134:	01000784 	movi	r4,30
    e138:	0007883a 	mov	r3,zero
    e13c:	20800516 	blt	r4,r2,e154 <__ulp+0x4c>
    e140:	010007c4 	movi	r4,31
    e144:	2089c83a 	sub	r4,r4,r2
    e148:	00800044 	movi	r2,1
    e14c:	1104983a 	sll	r2,r2,r4
    e150:	f800283a 	ret
    e154:	00800044 	movi	r2,1
    e158:	f800283a 	ret
    e15c:	01400234 	movhi	r5,8
    e160:	28c7d83a 	sra	r3,r5,r3
    e164:	0005883a 	mov	r2,zero
    e168:	f800283a 	ret

0000e16c <__b2d>:
    e16c:	defffa04 	addi	sp,sp,-24
    e170:	dc000015 	stw	r16,0(sp)
    e174:	24000417 	ldw	r16,16(r4)
    e178:	dc400115 	stw	r17,4(sp)
    e17c:	24400504 	addi	r17,r4,20
    e180:	8421883a 	add	r16,r16,r16
    e184:	8421883a 	add	r16,r16,r16
    e188:	8c21883a 	add	r16,r17,r16
    e18c:	dc800215 	stw	r18,8(sp)
    e190:	84bfff17 	ldw	r18,-4(r16)
    e194:	dd000415 	stw	r20,16(sp)
    e198:	dcc00315 	stw	r19,12(sp)
    e19c:	9009883a 	mov	r4,r18
    e1a0:	2829883a 	mov	r20,r5
    e1a4:	dfc00515 	stw	ra,20(sp)
    e1a8:	000d8d80 	call	d8d8 <__hi0bits>
    e1ac:	00c00804 	movi	r3,32
    e1b0:	1889c83a 	sub	r4,r3,r2
    e1b4:	a1000015 	stw	r4,0(r20)
    e1b8:	01000284 	movi	r4,10
    e1bc:	84ffff04 	addi	r19,r16,-4
    e1c0:	20801216 	blt	r4,r2,e20c <__b2d+0xa0>
    e1c4:	018002c4 	movi	r6,11
    e1c8:	308dc83a 	sub	r6,r6,r2
    e1cc:	9186d83a 	srl	r3,r18,r6
    e1d0:	18cffc34 	orhi	r3,r3,16368
    e1d4:	8cc0212e 	bgeu	r17,r19,e25c <__b2d+0xf0>
    e1d8:	813ffe17 	ldw	r4,-8(r16)
    e1dc:	218cd83a 	srl	r6,r4,r6
    e1e0:	10800544 	addi	r2,r2,21
    e1e4:	9084983a 	sll	r2,r18,r2
    e1e8:	1184b03a 	or	r2,r2,r6
    e1ec:	dfc00517 	ldw	ra,20(sp)
    e1f0:	dd000417 	ldw	r20,16(sp)
    e1f4:	dcc00317 	ldw	r19,12(sp)
    e1f8:	dc800217 	ldw	r18,8(sp)
    e1fc:	dc400117 	ldw	r17,4(sp)
    e200:	dc000017 	ldw	r16,0(sp)
    e204:	dec00604 	addi	sp,sp,24
    e208:	f800283a 	ret
    e20c:	8cc00f2e 	bgeu	r17,r19,e24c <__b2d+0xe0>
    e210:	117ffd44 	addi	r5,r2,-11
    e214:	80bffe17 	ldw	r2,-8(r16)
    e218:	28000e26 	beq	r5,zero,e254 <__b2d+0xe8>
    e21c:	1949c83a 	sub	r4,r3,r5
    e220:	9164983a 	sll	r18,r18,r5
    e224:	1106d83a 	srl	r3,r2,r4
    e228:	81bffe04 	addi	r6,r16,-8
    e22c:	948ffc34 	orhi	r18,r18,16368
    e230:	90c6b03a 	or	r3,r18,r3
    e234:	89800e2e 	bgeu	r17,r6,e270 <__b2d+0x104>
    e238:	81bffd17 	ldw	r6,-12(r16)
    e23c:	1144983a 	sll	r2,r2,r5
    e240:	310ad83a 	srl	r5,r6,r4
    e244:	2884b03a 	or	r2,r5,r2
    e248:	003fe806 	br	e1ec <__alt_data_end+0xf000e1ec>
    e24c:	10bffd44 	addi	r2,r2,-11
    e250:	1000041e 	bne	r2,zero,e264 <__b2d+0xf8>
    e254:	90cffc34 	orhi	r3,r18,16368
    e258:	003fe406 	br	e1ec <__alt_data_end+0xf000e1ec>
    e25c:	000d883a 	mov	r6,zero
    e260:	003fdf06 	br	e1e0 <__alt_data_end+0xf000e1e0>
    e264:	90a4983a 	sll	r18,r18,r2
    e268:	0005883a 	mov	r2,zero
    e26c:	003ff906 	br	e254 <__alt_data_end+0xf000e254>
    e270:	1144983a 	sll	r2,r2,r5
    e274:	003fdd06 	br	e1ec <__alt_data_end+0xf000e1ec>

0000e278 <__d2b>:
    e278:	defff804 	addi	sp,sp,-32
    e27c:	dc000215 	stw	r16,8(sp)
    e280:	3021883a 	mov	r16,r6
    e284:	dc400315 	stw	r17,12(sp)
    e288:	8022907a 	slli	r17,r16,1
    e28c:	dd000615 	stw	r20,24(sp)
    e290:	2829883a 	mov	r20,r5
    e294:	01400044 	movi	r5,1
    e298:	dcc00515 	stw	r19,20(sp)
    e29c:	dc800415 	stw	r18,16(sp)
    e2a0:	dfc00715 	stw	ra,28(sp)
    e2a4:	3825883a 	mov	r18,r7
    e2a8:	8822d57a 	srli	r17,r17,21
    e2ac:	000d5e40 	call	d5e4 <_Balloc>
    e2b0:	1027883a 	mov	r19,r2
    e2b4:	00800434 	movhi	r2,16
    e2b8:	10bfffc4 	addi	r2,r2,-1
    e2bc:	808c703a 	and	r6,r16,r2
    e2c0:	88000126 	beq	r17,zero,e2c8 <__d2b+0x50>
    e2c4:	31800434 	orhi	r6,r6,16
    e2c8:	d9800015 	stw	r6,0(sp)
    e2cc:	a0002426 	beq	r20,zero,e360 <__d2b+0xe8>
    e2d0:	d9000104 	addi	r4,sp,4
    e2d4:	dd000115 	stw	r20,4(sp)
    e2d8:	000d9400 	call	d940 <__lo0bits>
    e2dc:	d8c00017 	ldw	r3,0(sp)
    e2e0:	10002f1e 	bne	r2,zero,e3a0 <__d2b+0x128>
    e2e4:	d9000117 	ldw	r4,4(sp)
    e2e8:	99000515 	stw	r4,20(r19)
    e2ec:	1821003a 	cmpeq	r16,r3,zero
    e2f0:	01000084 	movi	r4,2
    e2f4:	2421c83a 	sub	r16,r4,r16
    e2f8:	98c00615 	stw	r3,24(r19)
    e2fc:	9c000415 	stw	r16,16(r19)
    e300:	88001f1e 	bne	r17,zero,e380 <__d2b+0x108>
    e304:	10bef384 	addi	r2,r2,-1074
    e308:	90800015 	stw	r2,0(r18)
    e30c:	00900034 	movhi	r2,16384
    e310:	10bfffc4 	addi	r2,r2,-1
    e314:	8085883a 	add	r2,r16,r2
    e318:	1085883a 	add	r2,r2,r2
    e31c:	1085883a 	add	r2,r2,r2
    e320:	9885883a 	add	r2,r19,r2
    e324:	11000517 	ldw	r4,20(r2)
    e328:	8020917a 	slli	r16,r16,5
    e32c:	000d8d80 	call	d8d8 <__hi0bits>
    e330:	d8c00817 	ldw	r3,32(sp)
    e334:	8085c83a 	sub	r2,r16,r2
    e338:	18800015 	stw	r2,0(r3)
    e33c:	9805883a 	mov	r2,r19
    e340:	dfc00717 	ldw	ra,28(sp)
    e344:	dd000617 	ldw	r20,24(sp)
    e348:	dcc00517 	ldw	r19,20(sp)
    e34c:	dc800417 	ldw	r18,16(sp)
    e350:	dc400317 	ldw	r17,12(sp)
    e354:	dc000217 	ldw	r16,8(sp)
    e358:	dec00804 	addi	sp,sp,32
    e35c:	f800283a 	ret
    e360:	d809883a 	mov	r4,sp
    e364:	000d9400 	call	d940 <__lo0bits>
    e368:	d8c00017 	ldw	r3,0(sp)
    e36c:	04000044 	movi	r16,1
    e370:	9c000415 	stw	r16,16(r19)
    e374:	98c00515 	stw	r3,20(r19)
    e378:	10800804 	addi	r2,r2,32
    e37c:	883fe126 	beq	r17,zero,e304 <__alt_data_end+0xf000e304>
    e380:	00c00d44 	movi	r3,53
    e384:	8c7ef344 	addi	r17,r17,-1075
    e388:	88a3883a 	add	r17,r17,r2
    e38c:	1885c83a 	sub	r2,r3,r2
    e390:	d8c00817 	ldw	r3,32(sp)
    e394:	94400015 	stw	r17,0(r18)
    e398:	18800015 	stw	r2,0(r3)
    e39c:	003fe706 	br	e33c <__alt_data_end+0xf000e33c>
    e3a0:	01000804 	movi	r4,32
    e3a4:	2089c83a 	sub	r4,r4,r2
    e3a8:	1908983a 	sll	r4,r3,r4
    e3ac:	d9400117 	ldw	r5,4(sp)
    e3b0:	1886d83a 	srl	r3,r3,r2
    e3b4:	2148b03a 	or	r4,r4,r5
    e3b8:	99000515 	stw	r4,20(r19)
    e3bc:	d8c00015 	stw	r3,0(sp)
    e3c0:	003fca06 	br	e2ec <__alt_data_end+0xf000e2ec>

0000e3c4 <__ratio>:
    e3c4:	defff904 	addi	sp,sp,-28
    e3c8:	dc400315 	stw	r17,12(sp)
    e3cc:	2823883a 	mov	r17,r5
    e3d0:	d9400104 	addi	r5,sp,4
    e3d4:	dfc00615 	stw	ra,24(sp)
    e3d8:	dcc00515 	stw	r19,20(sp)
    e3dc:	dc800415 	stw	r18,16(sp)
    e3e0:	2027883a 	mov	r19,r4
    e3e4:	dc000215 	stw	r16,8(sp)
    e3e8:	000e16c0 	call	e16c <__b2d>
    e3ec:	d80b883a 	mov	r5,sp
    e3f0:	8809883a 	mov	r4,r17
    e3f4:	1025883a 	mov	r18,r2
    e3f8:	1821883a 	mov	r16,r3
    e3fc:	000e16c0 	call	e16c <__b2d>
    e400:	8a000417 	ldw	r8,16(r17)
    e404:	99000417 	ldw	r4,16(r19)
    e408:	d9400117 	ldw	r5,4(sp)
    e40c:	2209c83a 	sub	r4,r4,r8
    e410:	2010917a 	slli	r8,r4,5
    e414:	d9000017 	ldw	r4,0(sp)
    e418:	2909c83a 	sub	r4,r5,r4
    e41c:	4109883a 	add	r4,r8,r4
    e420:	01000e0e 	bge	zero,r4,e45c <__ratio+0x98>
    e424:	2008953a 	slli	r4,r4,20
    e428:	2421883a 	add	r16,r4,r16
    e42c:	100d883a 	mov	r6,r2
    e430:	180f883a 	mov	r7,r3
    e434:	9009883a 	mov	r4,r18
    e438:	800b883a 	mov	r5,r16
    e43c:	000683c0 	call	683c <__divdf3>
    e440:	dfc00617 	ldw	ra,24(sp)
    e444:	dcc00517 	ldw	r19,20(sp)
    e448:	dc800417 	ldw	r18,16(sp)
    e44c:	dc400317 	ldw	r17,12(sp)
    e450:	dc000217 	ldw	r16,8(sp)
    e454:	dec00704 	addi	sp,sp,28
    e458:	f800283a 	ret
    e45c:	2008953a 	slli	r4,r4,20
    e460:	1907c83a 	sub	r3,r3,r4
    e464:	003ff106 	br	e42c <__alt_data_end+0xf000e42c>

0000e468 <_mprec_log10>:
    e468:	defffe04 	addi	sp,sp,-8
    e46c:	dc000015 	stw	r16,0(sp)
    e470:	dfc00115 	stw	ra,4(sp)
    e474:	008005c4 	movi	r2,23
    e478:	2021883a 	mov	r16,r4
    e47c:	11000d0e 	bge	r2,r4,e4b4 <_mprec_log10+0x4c>
    e480:	0005883a 	mov	r2,zero
    e484:	00cffc34 	movhi	r3,16368
    e488:	843fffc4 	addi	r16,r16,-1
    e48c:	000d883a 	mov	r6,zero
    e490:	01d00934 	movhi	r7,16420
    e494:	1009883a 	mov	r4,r2
    e498:	180b883a 	mov	r5,r3
    e49c:	00123540 	call	12354 <__muldf3>
    e4a0:	803ff91e 	bne	r16,zero,e488 <__alt_data_end+0xf000e488>
    e4a4:	dfc00117 	ldw	ra,4(sp)
    e4a8:	dc000017 	ldw	r16,0(sp)
    e4ac:	dec00204 	addi	sp,sp,8
    e4b0:	f800283a 	ret
    e4b4:	202090fa 	slli	r16,r4,3
    e4b8:	00820034 	movhi	r2,2048
    e4bc:	1080cc04 	addi	r2,r2,816
    e4c0:	1421883a 	add	r16,r2,r16
    e4c4:	80800017 	ldw	r2,0(r16)
    e4c8:	80c00117 	ldw	r3,4(r16)
    e4cc:	dfc00117 	ldw	ra,4(sp)
    e4d0:	dc000017 	ldw	r16,0(sp)
    e4d4:	dec00204 	addi	sp,sp,8
    e4d8:	f800283a 	ret

0000e4dc <__copybits>:
    e4dc:	297fffc4 	addi	r5,r5,-1
    e4e0:	280fd17a 	srai	r7,r5,5
    e4e4:	30c00417 	ldw	r3,16(r6)
    e4e8:	30800504 	addi	r2,r6,20
    e4ec:	39c00044 	addi	r7,r7,1
    e4f0:	18c7883a 	add	r3,r3,r3
    e4f4:	39cf883a 	add	r7,r7,r7
    e4f8:	18c7883a 	add	r3,r3,r3
    e4fc:	39cf883a 	add	r7,r7,r7
    e500:	10c7883a 	add	r3,r2,r3
    e504:	21cf883a 	add	r7,r4,r7
    e508:	10c00d2e 	bgeu	r2,r3,e540 <__copybits+0x64>
    e50c:	200b883a 	mov	r5,r4
    e510:	12000017 	ldw	r8,0(r2)
    e514:	29400104 	addi	r5,r5,4
    e518:	10800104 	addi	r2,r2,4
    e51c:	2a3fff15 	stw	r8,-4(r5)
    e520:	10fffb36 	bltu	r2,r3,e510 <__alt_data_end+0xf000e510>
    e524:	1985c83a 	sub	r2,r3,r6
    e528:	10bffac4 	addi	r2,r2,-21
    e52c:	1004d0ba 	srli	r2,r2,2
    e530:	10800044 	addi	r2,r2,1
    e534:	1085883a 	add	r2,r2,r2
    e538:	1085883a 	add	r2,r2,r2
    e53c:	2089883a 	add	r4,r4,r2
    e540:	21c0032e 	bgeu	r4,r7,e550 <__copybits+0x74>
    e544:	20000015 	stw	zero,0(r4)
    e548:	21000104 	addi	r4,r4,4
    e54c:	21fffd36 	bltu	r4,r7,e544 <__alt_data_end+0xf000e544>
    e550:	f800283a 	ret

0000e554 <__any_on>:
    e554:	20c00417 	ldw	r3,16(r4)
    e558:	2805d17a 	srai	r2,r5,5
    e55c:	21000504 	addi	r4,r4,20
    e560:	18800d0e 	bge	r3,r2,e598 <__any_on+0x44>
    e564:	18c7883a 	add	r3,r3,r3
    e568:	18c7883a 	add	r3,r3,r3
    e56c:	20c7883a 	add	r3,r4,r3
    e570:	20c0192e 	bgeu	r4,r3,e5d8 <__any_on+0x84>
    e574:	18bfff17 	ldw	r2,-4(r3)
    e578:	18ffff04 	addi	r3,r3,-4
    e57c:	1000041e 	bne	r2,zero,e590 <__any_on+0x3c>
    e580:	20c0142e 	bgeu	r4,r3,e5d4 <__any_on+0x80>
    e584:	18ffff04 	addi	r3,r3,-4
    e588:	19400017 	ldw	r5,0(r3)
    e58c:	283ffc26 	beq	r5,zero,e580 <__alt_data_end+0xf000e580>
    e590:	00800044 	movi	r2,1
    e594:	f800283a 	ret
    e598:	10c00a0e 	bge	r2,r3,e5c4 <__any_on+0x70>
    e59c:	1085883a 	add	r2,r2,r2
    e5a0:	1085883a 	add	r2,r2,r2
    e5a4:	294007cc 	andi	r5,r5,31
    e5a8:	2087883a 	add	r3,r4,r2
    e5ac:	283ff026 	beq	r5,zero,e570 <__alt_data_end+0xf000e570>
    e5b0:	19800017 	ldw	r6,0(r3)
    e5b4:	3144d83a 	srl	r2,r6,r5
    e5b8:	114a983a 	sll	r5,r2,r5
    e5bc:	317ff41e 	bne	r6,r5,e590 <__alt_data_end+0xf000e590>
    e5c0:	003feb06 	br	e570 <__alt_data_end+0xf000e570>
    e5c4:	1085883a 	add	r2,r2,r2
    e5c8:	1085883a 	add	r2,r2,r2
    e5cc:	2087883a 	add	r3,r4,r2
    e5d0:	003fe706 	br	e570 <__alt_data_end+0xf000e570>
    e5d4:	f800283a 	ret
    e5d8:	0005883a 	mov	r2,zero
    e5dc:	f800283a 	ret

0000e5e0 <_realloc_r>:
    e5e0:	defff604 	addi	sp,sp,-40
    e5e4:	dc800215 	stw	r18,8(sp)
    e5e8:	dfc00915 	stw	ra,36(sp)
    e5ec:	df000815 	stw	fp,32(sp)
    e5f0:	ddc00715 	stw	r23,28(sp)
    e5f4:	dd800615 	stw	r22,24(sp)
    e5f8:	dd400515 	stw	r21,20(sp)
    e5fc:	dd000415 	stw	r20,16(sp)
    e600:	dcc00315 	stw	r19,12(sp)
    e604:	dc400115 	stw	r17,4(sp)
    e608:	dc000015 	stw	r16,0(sp)
    e60c:	3025883a 	mov	r18,r6
    e610:	2800b726 	beq	r5,zero,e8f0 <_realloc_r+0x310>
    e614:	282b883a 	mov	r21,r5
    e618:	2029883a 	mov	r20,r4
    e61c:	00139200 	call	13920 <__malloc_lock>
    e620:	a8bfff17 	ldw	r2,-4(r21)
    e624:	043fff04 	movi	r16,-4
    e628:	90c002c4 	addi	r3,r18,11
    e62c:	01000584 	movi	r4,22
    e630:	acfffe04 	addi	r19,r21,-8
    e634:	1420703a 	and	r16,r2,r16
    e638:	20c0332e 	bgeu	r4,r3,e708 <_realloc_r+0x128>
    e63c:	047ffe04 	movi	r17,-8
    e640:	1c62703a 	and	r17,r3,r17
    e644:	8807883a 	mov	r3,r17
    e648:	88005816 	blt	r17,zero,e7ac <_realloc_r+0x1cc>
    e64c:	8c805736 	bltu	r17,r18,e7ac <_realloc_r+0x1cc>
    e650:	80c0300e 	bge	r16,r3,e714 <_realloc_r+0x134>
    e654:	07020034 	movhi	fp,2048
    e658:	e7039604 	addi	fp,fp,3672
    e65c:	e1c00217 	ldw	r7,8(fp)
    e660:	9c09883a 	add	r4,r19,r16
    e664:	22000117 	ldw	r8,4(r4)
    e668:	21c06326 	beq	r4,r7,e7f8 <_realloc_r+0x218>
    e66c:	017fff84 	movi	r5,-2
    e670:	414a703a 	and	r5,r8,r5
    e674:	214b883a 	add	r5,r4,r5
    e678:	29800117 	ldw	r6,4(r5)
    e67c:	3180004c 	andi	r6,r6,1
    e680:	30003f26 	beq	r6,zero,e780 <_realloc_r+0x1a0>
    e684:	1080004c 	andi	r2,r2,1
    e688:	10008326 	beq	r2,zero,e898 <_realloc_r+0x2b8>
    e68c:	900b883a 	mov	r5,r18
    e690:	a009883a 	mov	r4,r20
    e694:	000cb980 	call	cb98 <_malloc_r>
    e698:	1025883a 	mov	r18,r2
    e69c:	10011e26 	beq	r2,zero,eb18 <_realloc_r+0x538>
    e6a0:	a93fff17 	ldw	r4,-4(r21)
    e6a4:	10fffe04 	addi	r3,r2,-8
    e6a8:	00bfff84 	movi	r2,-2
    e6ac:	2084703a 	and	r2,r4,r2
    e6b0:	9885883a 	add	r2,r19,r2
    e6b4:	1880ee26 	beq	r3,r2,ea70 <_realloc_r+0x490>
    e6b8:	81bfff04 	addi	r6,r16,-4
    e6bc:	00800904 	movi	r2,36
    e6c0:	1180b836 	bltu	r2,r6,e9a4 <_realloc_r+0x3c4>
    e6c4:	00c004c4 	movi	r3,19
    e6c8:	19809636 	bltu	r3,r6,e924 <_realloc_r+0x344>
    e6cc:	9005883a 	mov	r2,r18
    e6d0:	a807883a 	mov	r3,r21
    e6d4:	19000017 	ldw	r4,0(r3)
    e6d8:	11000015 	stw	r4,0(r2)
    e6dc:	19000117 	ldw	r4,4(r3)
    e6e0:	11000115 	stw	r4,4(r2)
    e6e4:	18c00217 	ldw	r3,8(r3)
    e6e8:	10c00215 	stw	r3,8(r2)
    e6ec:	a80b883a 	mov	r5,r21
    e6f0:	a009883a 	mov	r4,r20
    e6f4:	000bfac0 	call	bfac <_free_r>
    e6f8:	a009883a 	mov	r4,r20
    e6fc:	00139440 	call	13944 <__malloc_unlock>
    e700:	9005883a 	mov	r2,r18
    e704:	00001206 	br	e750 <_realloc_r+0x170>
    e708:	00c00404 	movi	r3,16
    e70c:	1823883a 	mov	r17,r3
    e710:	003fce06 	br	e64c <__alt_data_end+0xf000e64c>
    e714:	a825883a 	mov	r18,r21
    e718:	8445c83a 	sub	r2,r16,r17
    e71c:	00c003c4 	movi	r3,15
    e720:	18802636 	bltu	r3,r2,e7bc <_realloc_r+0x1dc>
    e724:	99800117 	ldw	r6,4(r19)
    e728:	9c07883a 	add	r3,r19,r16
    e72c:	3180004c 	andi	r6,r6,1
    e730:	3420b03a 	or	r16,r6,r16
    e734:	9c000115 	stw	r16,4(r19)
    e738:	18800117 	ldw	r2,4(r3)
    e73c:	10800054 	ori	r2,r2,1
    e740:	18800115 	stw	r2,4(r3)
    e744:	a009883a 	mov	r4,r20
    e748:	00139440 	call	13944 <__malloc_unlock>
    e74c:	9005883a 	mov	r2,r18
    e750:	dfc00917 	ldw	ra,36(sp)
    e754:	df000817 	ldw	fp,32(sp)
    e758:	ddc00717 	ldw	r23,28(sp)
    e75c:	dd800617 	ldw	r22,24(sp)
    e760:	dd400517 	ldw	r21,20(sp)
    e764:	dd000417 	ldw	r20,16(sp)
    e768:	dcc00317 	ldw	r19,12(sp)
    e76c:	dc800217 	ldw	r18,8(sp)
    e770:	dc400117 	ldw	r17,4(sp)
    e774:	dc000017 	ldw	r16,0(sp)
    e778:	dec00a04 	addi	sp,sp,40
    e77c:	f800283a 	ret
    e780:	017fff04 	movi	r5,-4
    e784:	414a703a 	and	r5,r8,r5
    e788:	814d883a 	add	r6,r16,r5
    e78c:	30c01f16 	blt	r6,r3,e80c <_realloc_r+0x22c>
    e790:	20800317 	ldw	r2,12(r4)
    e794:	20c00217 	ldw	r3,8(r4)
    e798:	a825883a 	mov	r18,r21
    e79c:	3021883a 	mov	r16,r6
    e7a0:	18800315 	stw	r2,12(r3)
    e7a4:	10c00215 	stw	r3,8(r2)
    e7a8:	003fdb06 	br	e718 <__alt_data_end+0xf000e718>
    e7ac:	00800304 	movi	r2,12
    e7b0:	a0800015 	stw	r2,0(r20)
    e7b4:	0005883a 	mov	r2,zero
    e7b8:	003fe506 	br	e750 <__alt_data_end+0xf000e750>
    e7bc:	98c00117 	ldw	r3,4(r19)
    e7c0:	9c4b883a 	add	r5,r19,r17
    e7c4:	11000054 	ori	r4,r2,1
    e7c8:	18c0004c 	andi	r3,r3,1
    e7cc:	1c62b03a 	or	r17,r3,r17
    e7d0:	9c400115 	stw	r17,4(r19)
    e7d4:	29000115 	stw	r4,4(r5)
    e7d8:	2885883a 	add	r2,r5,r2
    e7dc:	10c00117 	ldw	r3,4(r2)
    e7e0:	29400204 	addi	r5,r5,8
    e7e4:	a009883a 	mov	r4,r20
    e7e8:	18c00054 	ori	r3,r3,1
    e7ec:	10c00115 	stw	r3,4(r2)
    e7f0:	000bfac0 	call	bfac <_free_r>
    e7f4:	003fd306 	br	e744 <__alt_data_end+0xf000e744>
    e7f8:	017fff04 	movi	r5,-4
    e7fc:	414a703a 	and	r5,r8,r5
    e800:	89800404 	addi	r6,r17,16
    e804:	8151883a 	add	r8,r16,r5
    e808:	4180590e 	bge	r8,r6,e970 <_realloc_r+0x390>
    e80c:	1080004c 	andi	r2,r2,1
    e810:	103f9e1e 	bne	r2,zero,e68c <__alt_data_end+0xf000e68c>
    e814:	adbffe17 	ldw	r22,-8(r21)
    e818:	00bfff04 	movi	r2,-4
    e81c:	9dadc83a 	sub	r22,r19,r22
    e820:	b1800117 	ldw	r6,4(r22)
    e824:	3084703a 	and	r2,r6,r2
    e828:	20002026 	beq	r4,zero,e8ac <_realloc_r+0x2cc>
    e82c:	80af883a 	add	r23,r16,r2
    e830:	b96f883a 	add	r23,r23,r5
    e834:	21c05f26 	beq	r4,r7,e9b4 <_realloc_r+0x3d4>
    e838:	b8c01c16 	blt	r23,r3,e8ac <_realloc_r+0x2cc>
    e83c:	20800317 	ldw	r2,12(r4)
    e840:	20c00217 	ldw	r3,8(r4)
    e844:	81bfff04 	addi	r6,r16,-4
    e848:	01000904 	movi	r4,36
    e84c:	18800315 	stw	r2,12(r3)
    e850:	10c00215 	stw	r3,8(r2)
    e854:	b0c00217 	ldw	r3,8(r22)
    e858:	b0800317 	ldw	r2,12(r22)
    e85c:	b4800204 	addi	r18,r22,8
    e860:	18800315 	stw	r2,12(r3)
    e864:	10c00215 	stw	r3,8(r2)
    e868:	21801b36 	bltu	r4,r6,e8d8 <_realloc_r+0x2f8>
    e86c:	008004c4 	movi	r2,19
    e870:	1180352e 	bgeu	r2,r6,e948 <_realloc_r+0x368>
    e874:	a8800017 	ldw	r2,0(r21)
    e878:	b0800215 	stw	r2,8(r22)
    e87c:	a8800117 	ldw	r2,4(r21)
    e880:	b0800315 	stw	r2,12(r22)
    e884:	008006c4 	movi	r2,27
    e888:	11807f36 	bltu	r2,r6,ea88 <_realloc_r+0x4a8>
    e88c:	b0800404 	addi	r2,r22,16
    e890:	ad400204 	addi	r21,r21,8
    e894:	00002d06 	br	e94c <_realloc_r+0x36c>
    e898:	adbffe17 	ldw	r22,-8(r21)
    e89c:	00bfff04 	movi	r2,-4
    e8a0:	9dadc83a 	sub	r22,r19,r22
    e8a4:	b1000117 	ldw	r4,4(r22)
    e8a8:	2084703a 	and	r2,r4,r2
    e8ac:	b03f7726 	beq	r22,zero,e68c <__alt_data_end+0xf000e68c>
    e8b0:	80af883a 	add	r23,r16,r2
    e8b4:	b8ff7516 	blt	r23,r3,e68c <__alt_data_end+0xf000e68c>
    e8b8:	b0800317 	ldw	r2,12(r22)
    e8bc:	b0c00217 	ldw	r3,8(r22)
    e8c0:	81bfff04 	addi	r6,r16,-4
    e8c4:	01000904 	movi	r4,36
    e8c8:	18800315 	stw	r2,12(r3)
    e8cc:	10c00215 	stw	r3,8(r2)
    e8d0:	b4800204 	addi	r18,r22,8
    e8d4:	21bfe52e 	bgeu	r4,r6,e86c <__alt_data_end+0xf000e86c>
    e8d8:	a80b883a 	mov	r5,r21
    e8dc:	9009883a 	mov	r4,r18
    e8e0:	000d4880 	call	d488 <memmove>
    e8e4:	b821883a 	mov	r16,r23
    e8e8:	b027883a 	mov	r19,r22
    e8ec:	003f8a06 	br	e718 <__alt_data_end+0xf000e718>
    e8f0:	300b883a 	mov	r5,r6
    e8f4:	dfc00917 	ldw	ra,36(sp)
    e8f8:	df000817 	ldw	fp,32(sp)
    e8fc:	ddc00717 	ldw	r23,28(sp)
    e900:	dd800617 	ldw	r22,24(sp)
    e904:	dd400517 	ldw	r21,20(sp)
    e908:	dd000417 	ldw	r20,16(sp)
    e90c:	dcc00317 	ldw	r19,12(sp)
    e910:	dc800217 	ldw	r18,8(sp)
    e914:	dc400117 	ldw	r17,4(sp)
    e918:	dc000017 	ldw	r16,0(sp)
    e91c:	dec00a04 	addi	sp,sp,40
    e920:	000cb981 	jmpi	cb98 <_malloc_r>
    e924:	a8c00017 	ldw	r3,0(r21)
    e928:	90c00015 	stw	r3,0(r18)
    e92c:	a8c00117 	ldw	r3,4(r21)
    e930:	90c00115 	stw	r3,4(r18)
    e934:	00c006c4 	movi	r3,27
    e938:	19804536 	bltu	r3,r6,ea50 <_realloc_r+0x470>
    e93c:	90800204 	addi	r2,r18,8
    e940:	a8c00204 	addi	r3,r21,8
    e944:	003f6306 	br	e6d4 <__alt_data_end+0xf000e6d4>
    e948:	9005883a 	mov	r2,r18
    e94c:	a8c00017 	ldw	r3,0(r21)
    e950:	b821883a 	mov	r16,r23
    e954:	b027883a 	mov	r19,r22
    e958:	10c00015 	stw	r3,0(r2)
    e95c:	a8c00117 	ldw	r3,4(r21)
    e960:	10c00115 	stw	r3,4(r2)
    e964:	a8c00217 	ldw	r3,8(r21)
    e968:	10c00215 	stw	r3,8(r2)
    e96c:	003f6a06 	br	e718 <__alt_data_end+0xf000e718>
    e970:	9c67883a 	add	r19,r19,r17
    e974:	4445c83a 	sub	r2,r8,r17
    e978:	e4c00215 	stw	r19,8(fp)
    e97c:	10800054 	ori	r2,r2,1
    e980:	98800115 	stw	r2,4(r19)
    e984:	a8bfff17 	ldw	r2,-4(r21)
    e988:	a009883a 	mov	r4,r20
    e98c:	1080004c 	andi	r2,r2,1
    e990:	1462b03a 	or	r17,r2,r17
    e994:	ac7fff15 	stw	r17,-4(r21)
    e998:	00139440 	call	13944 <__malloc_unlock>
    e99c:	a805883a 	mov	r2,r21
    e9a0:	003f6b06 	br	e750 <__alt_data_end+0xf000e750>
    e9a4:	a80b883a 	mov	r5,r21
    e9a8:	9009883a 	mov	r4,r18
    e9ac:	000d4880 	call	d488 <memmove>
    e9b0:	003f4e06 	br	e6ec <__alt_data_end+0xf000e6ec>
    e9b4:	89000404 	addi	r4,r17,16
    e9b8:	b93fbc16 	blt	r23,r4,e8ac <__alt_data_end+0xf000e8ac>
    e9bc:	b0800317 	ldw	r2,12(r22)
    e9c0:	b0c00217 	ldw	r3,8(r22)
    e9c4:	81bfff04 	addi	r6,r16,-4
    e9c8:	01000904 	movi	r4,36
    e9cc:	18800315 	stw	r2,12(r3)
    e9d0:	10c00215 	stw	r3,8(r2)
    e9d4:	b4800204 	addi	r18,r22,8
    e9d8:	21804336 	bltu	r4,r6,eae8 <_realloc_r+0x508>
    e9dc:	008004c4 	movi	r2,19
    e9e0:	11803f2e 	bgeu	r2,r6,eae0 <_realloc_r+0x500>
    e9e4:	a8800017 	ldw	r2,0(r21)
    e9e8:	b0800215 	stw	r2,8(r22)
    e9ec:	a8800117 	ldw	r2,4(r21)
    e9f0:	b0800315 	stw	r2,12(r22)
    e9f4:	008006c4 	movi	r2,27
    e9f8:	11803f36 	bltu	r2,r6,eaf8 <_realloc_r+0x518>
    e9fc:	b0800404 	addi	r2,r22,16
    ea00:	ad400204 	addi	r21,r21,8
    ea04:	a8c00017 	ldw	r3,0(r21)
    ea08:	10c00015 	stw	r3,0(r2)
    ea0c:	a8c00117 	ldw	r3,4(r21)
    ea10:	10c00115 	stw	r3,4(r2)
    ea14:	a8c00217 	ldw	r3,8(r21)
    ea18:	10c00215 	stw	r3,8(r2)
    ea1c:	b447883a 	add	r3,r22,r17
    ea20:	bc45c83a 	sub	r2,r23,r17
    ea24:	e0c00215 	stw	r3,8(fp)
    ea28:	10800054 	ori	r2,r2,1
    ea2c:	18800115 	stw	r2,4(r3)
    ea30:	b0800117 	ldw	r2,4(r22)
    ea34:	a009883a 	mov	r4,r20
    ea38:	1080004c 	andi	r2,r2,1
    ea3c:	1462b03a 	or	r17,r2,r17
    ea40:	b4400115 	stw	r17,4(r22)
    ea44:	00139440 	call	13944 <__malloc_unlock>
    ea48:	9005883a 	mov	r2,r18
    ea4c:	003f4006 	br	e750 <__alt_data_end+0xf000e750>
    ea50:	a8c00217 	ldw	r3,8(r21)
    ea54:	90c00215 	stw	r3,8(r18)
    ea58:	a8c00317 	ldw	r3,12(r21)
    ea5c:	90c00315 	stw	r3,12(r18)
    ea60:	30801126 	beq	r6,r2,eaa8 <_realloc_r+0x4c8>
    ea64:	90800404 	addi	r2,r18,16
    ea68:	a8c00404 	addi	r3,r21,16
    ea6c:	003f1906 	br	e6d4 <__alt_data_end+0xf000e6d4>
    ea70:	90ffff17 	ldw	r3,-4(r18)
    ea74:	00bfff04 	movi	r2,-4
    ea78:	a825883a 	mov	r18,r21
    ea7c:	1884703a 	and	r2,r3,r2
    ea80:	80a1883a 	add	r16,r16,r2
    ea84:	003f2406 	br	e718 <__alt_data_end+0xf000e718>
    ea88:	a8800217 	ldw	r2,8(r21)
    ea8c:	b0800415 	stw	r2,16(r22)
    ea90:	a8800317 	ldw	r2,12(r21)
    ea94:	b0800515 	stw	r2,20(r22)
    ea98:	31000a26 	beq	r6,r4,eac4 <_realloc_r+0x4e4>
    ea9c:	b0800604 	addi	r2,r22,24
    eaa0:	ad400404 	addi	r21,r21,16
    eaa4:	003fa906 	br	e94c <__alt_data_end+0xf000e94c>
    eaa8:	a9000417 	ldw	r4,16(r21)
    eaac:	90800604 	addi	r2,r18,24
    eab0:	a8c00604 	addi	r3,r21,24
    eab4:	91000415 	stw	r4,16(r18)
    eab8:	a9000517 	ldw	r4,20(r21)
    eabc:	91000515 	stw	r4,20(r18)
    eac0:	003f0406 	br	e6d4 <__alt_data_end+0xf000e6d4>
    eac4:	a8c00417 	ldw	r3,16(r21)
    eac8:	ad400604 	addi	r21,r21,24
    eacc:	b0800804 	addi	r2,r22,32
    ead0:	b0c00615 	stw	r3,24(r22)
    ead4:	a8ffff17 	ldw	r3,-4(r21)
    ead8:	b0c00715 	stw	r3,28(r22)
    eadc:	003f9b06 	br	e94c <__alt_data_end+0xf000e94c>
    eae0:	9005883a 	mov	r2,r18
    eae4:	003fc706 	br	ea04 <__alt_data_end+0xf000ea04>
    eae8:	a80b883a 	mov	r5,r21
    eaec:	9009883a 	mov	r4,r18
    eaf0:	000d4880 	call	d488 <memmove>
    eaf4:	003fc906 	br	ea1c <__alt_data_end+0xf000ea1c>
    eaf8:	a8800217 	ldw	r2,8(r21)
    eafc:	b0800415 	stw	r2,16(r22)
    eb00:	a8800317 	ldw	r2,12(r21)
    eb04:	b0800515 	stw	r2,20(r22)
    eb08:	31000726 	beq	r6,r4,eb28 <_realloc_r+0x548>
    eb0c:	b0800604 	addi	r2,r22,24
    eb10:	ad400404 	addi	r21,r21,16
    eb14:	003fbb06 	br	ea04 <__alt_data_end+0xf000ea04>
    eb18:	a009883a 	mov	r4,r20
    eb1c:	00139440 	call	13944 <__malloc_unlock>
    eb20:	0005883a 	mov	r2,zero
    eb24:	003f0a06 	br	e750 <__alt_data_end+0xf000e750>
    eb28:	a8c00417 	ldw	r3,16(r21)
    eb2c:	ad400604 	addi	r21,r21,24
    eb30:	b0800804 	addi	r2,r22,32
    eb34:	b0c00615 	stw	r3,24(r22)
    eb38:	a8ffff17 	ldw	r3,-4(r21)
    eb3c:	b0c00715 	stw	r3,28(r22)
    eb40:	003fb006 	br	ea04 <__alt_data_end+0xf000ea04>

0000eb44 <__fpclassifyd>:
    eb44:	00a00034 	movhi	r2,32768
    eb48:	10bfffc4 	addi	r2,r2,-1
    eb4c:	2884703a 	and	r2,r5,r2
    eb50:	10000726 	beq	r2,zero,eb70 <__fpclassifyd+0x2c>
    eb54:	00fffc34 	movhi	r3,65520
    eb58:	019ff834 	movhi	r6,32736
    eb5c:	28c7883a 	add	r3,r5,r3
    eb60:	31bfffc4 	addi	r6,r6,-1
    eb64:	30c00536 	bltu	r6,r3,eb7c <__fpclassifyd+0x38>
    eb68:	00800104 	movi	r2,4
    eb6c:	f800283a 	ret
    eb70:	2000021e 	bne	r4,zero,eb7c <__fpclassifyd+0x38>
    eb74:	00800084 	movi	r2,2
    eb78:	f800283a 	ret
    eb7c:	00dffc34 	movhi	r3,32752
    eb80:	019ff834 	movhi	r6,32736
    eb84:	28cb883a 	add	r5,r5,r3
    eb88:	31bfffc4 	addi	r6,r6,-1
    eb8c:	317ff62e 	bgeu	r6,r5,eb68 <__alt_data_end+0xf000eb68>
    eb90:	01400434 	movhi	r5,16
    eb94:	297fffc4 	addi	r5,r5,-1
    eb98:	28800236 	bltu	r5,r2,eba4 <__fpclassifyd+0x60>
    eb9c:	008000c4 	movi	r2,3
    eba0:	f800283a 	ret
    eba4:	10c00226 	beq	r2,r3,ebb0 <__fpclassifyd+0x6c>
    eba8:	0005883a 	mov	r2,zero
    ebac:	f800283a 	ret
    ebb0:	2005003a 	cmpeq	r2,r4,zero
    ebb4:	f800283a 	ret

0000ebb8 <_sbrk_r>:
    ebb8:	defffd04 	addi	sp,sp,-12
    ebbc:	dc000015 	stw	r16,0(sp)
    ebc0:	04020034 	movhi	r16,2048
    ebc4:	dc400115 	stw	r17,4(sp)
    ebc8:	840b0004 	addi	r16,r16,11264
    ebcc:	2023883a 	mov	r17,r4
    ebd0:	2809883a 	mov	r4,r5
    ebd4:	dfc00215 	stw	ra,8(sp)
    ebd8:	80000015 	stw	zero,0(r16)
    ebdc:	0013b040 	call	13b04 <sbrk>
    ebe0:	00ffffc4 	movi	r3,-1
    ebe4:	10c00526 	beq	r2,r3,ebfc <_sbrk_r+0x44>
    ebe8:	dfc00217 	ldw	ra,8(sp)
    ebec:	dc400117 	ldw	r17,4(sp)
    ebf0:	dc000017 	ldw	r16,0(sp)
    ebf4:	dec00304 	addi	sp,sp,12
    ebf8:	f800283a 	ret
    ebfc:	80c00017 	ldw	r3,0(r16)
    ec00:	183ff926 	beq	r3,zero,ebe8 <__alt_data_end+0xf000ebe8>
    ec04:	88c00015 	stw	r3,0(r17)
    ec08:	003ff706 	br	ebe8 <__alt_data_end+0xf000ebe8>

0000ec0c <__sread>:
    ec0c:	defffe04 	addi	sp,sp,-8
    ec10:	dc000015 	stw	r16,0(sp)
    ec14:	2821883a 	mov	r16,r5
    ec18:	2940038f 	ldh	r5,14(r5)
    ec1c:	dfc00115 	stw	ra,4(sp)
    ec20:	0010a000 	call	10a00 <_read_r>
    ec24:	10000716 	blt	r2,zero,ec44 <__sread+0x38>
    ec28:	80c01417 	ldw	r3,80(r16)
    ec2c:	1887883a 	add	r3,r3,r2
    ec30:	80c01415 	stw	r3,80(r16)
    ec34:	dfc00117 	ldw	ra,4(sp)
    ec38:	dc000017 	ldw	r16,0(sp)
    ec3c:	dec00204 	addi	sp,sp,8
    ec40:	f800283a 	ret
    ec44:	80c0030b 	ldhu	r3,12(r16)
    ec48:	18fbffcc 	andi	r3,r3,61439
    ec4c:	80c0030d 	sth	r3,12(r16)
    ec50:	dfc00117 	ldw	ra,4(sp)
    ec54:	dc000017 	ldw	r16,0(sp)
    ec58:	dec00204 	addi	sp,sp,8
    ec5c:	f800283a 	ret

0000ec60 <__seofread>:
    ec60:	0005883a 	mov	r2,zero
    ec64:	f800283a 	ret

0000ec68 <__swrite>:
    ec68:	2880030b 	ldhu	r2,12(r5)
    ec6c:	defffb04 	addi	sp,sp,-20
    ec70:	dcc00315 	stw	r19,12(sp)
    ec74:	dc800215 	stw	r18,8(sp)
    ec78:	dc400115 	stw	r17,4(sp)
    ec7c:	dc000015 	stw	r16,0(sp)
    ec80:	dfc00415 	stw	ra,16(sp)
    ec84:	10c0400c 	andi	r3,r2,256
    ec88:	2821883a 	mov	r16,r5
    ec8c:	2023883a 	mov	r17,r4
    ec90:	3025883a 	mov	r18,r6
    ec94:	3827883a 	mov	r19,r7
    ec98:	18000526 	beq	r3,zero,ecb0 <__swrite+0x48>
    ec9c:	2940038f 	ldh	r5,14(r5)
    eca0:	01c00084 	movi	r7,2
    eca4:	000d883a 	mov	r6,zero
    eca8:	00109a00 	call	109a0 <_lseek_r>
    ecac:	8080030b 	ldhu	r2,12(r16)
    ecb0:	8140038f 	ldh	r5,14(r16)
    ecb4:	10bbffcc 	andi	r2,r2,61439
    ecb8:	980f883a 	mov	r7,r19
    ecbc:	900d883a 	mov	r6,r18
    ecc0:	8809883a 	mov	r4,r17
    ecc4:	8080030d 	sth	r2,12(r16)
    ecc8:	dfc00417 	ldw	ra,16(sp)
    eccc:	dcc00317 	ldw	r19,12(sp)
    ecd0:	dc800217 	ldw	r18,8(sp)
    ecd4:	dc400117 	ldw	r17,4(sp)
    ecd8:	dc000017 	ldw	r16,0(sp)
    ecdc:	dec00504 	addi	sp,sp,20
    ece0:	001046c1 	jmpi	1046c <_write_r>

0000ece4 <__sseek>:
    ece4:	defffe04 	addi	sp,sp,-8
    ece8:	dc000015 	stw	r16,0(sp)
    ecec:	2821883a 	mov	r16,r5
    ecf0:	2940038f 	ldh	r5,14(r5)
    ecf4:	dfc00115 	stw	ra,4(sp)
    ecf8:	00109a00 	call	109a0 <_lseek_r>
    ecfc:	00ffffc4 	movi	r3,-1
    ed00:	10c00826 	beq	r2,r3,ed24 <__sseek+0x40>
    ed04:	80c0030b 	ldhu	r3,12(r16)
    ed08:	80801415 	stw	r2,80(r16)
    ed0c:	18c40014 	ori	r3,r3,4096
    ed10:	80c0030d 	sth	r3,12(r16)
    ed14:	dfc00117 	ldw	ra,4(sp)
    ed18:	dc000017 	ldw	r16,0(sp)
    ed1c:	dec00204 	addi	sp,sp,8
    ed20:	f800283a 	ret
    ed24:	80c0030b 	ldhu	r3,12(r16)
    ed28:	18fbffcc 	andi	r3,r3,61439
    ed2c:	80c0030d 	sth	r3,12(r16)
    ed30:	dfc00117 	ldw	ra,4(sp)
    ed34:	dc000017 	ldw	r16,0(sp)
    ed38:	dec00204 	addi	sp,sp,8
    ed3c:	f800283a 	ret

0000ed40 <__sclose>:
    ed40:	2940038f 	ldh	r5,14(r5)
    ed44:	00104cc1 	jmpi	104cc <_close_r>

0000ed48 <strcmp>:
    ed48:	2144b03a 	or	r2,r4,r5
    ed4c:	108000cc 	andi	r2,r2,3
    ed50:	1000171e 	bne	r2,zero,edb0 <strcmp+0x68>
    ed54:	20800017 	ldw	r2,0(r4)
    ed58:	28c00017 	ldw	r3,0(r5)
    ed5c:	10c0141e 	bne	r2,r3,edb0 <strcmp+0x68>
    ed60:	027fbff4 	movhi	r9,65279
    ed64:	4a7fbfc4 	addi	r9,r9,-257
    ed68:	0086303a 	nor	r3,zero,r2
    ed6c:	02202074 	movhi	r8,32897
    ed70:	1245883a 	add	r2,r2,r9
    ed74:	42202004 	addi	r8,r8,-32640
    ed78:	10c4703a 	and	r2,r2,r3
    ed7c:	1204703a 	and	r2,r2,r8
    ed80:	10000226 	beq	r2,zero,ed8c <strcmp+0x44>
    ed84:	00002306 	br	ee14 <strcmp+0xcc>
    ed88:	1000221e 	bne	r2,zero,ee14 <strcmp+0xcc>
    ed8c:	21000104 	addi	r4,r4,4
    ed90:	20c00017 	ldw	r3,0(r4)
    ed94:	29400104 	addi	r5,r5,4
    ed98:	29800017 	ldw	r6,0(r5)
    ed9c:	1a4f883a 	add	r7,r3,r9
    eda0:	00c4303a 	nor	r2,zero,r3
    eda4:	3884703a 	and	r2,r7,r2
    eda8:	1204703a 	and	r2,r2,r8
    edac:	19bff626 	beq	r3,r6,ed88 <__alt_data_end+0xf000ed88>
    edb0:	20800003 	ldbu	r2,0(r4)
    edb4:	10c03fcc 	andi	r3,r2,255
    edb8:	18c0201c 	xori	r3,r3,128
    edbc:	18ffe004 	addi	r3,r3,-128
    edc0:	18000c26 	beq	r3,zero,edf4 <strcmp+0xac>
    edc4:	29800007 	ldb	r6,0(r5)
    edc8:	19800326 	beq	r3,r6,edd8 <strcmp+0x90>
    edcc:	00001306 	br	ee1c <strcmp+0xd4>
    edd0:	29800007 	ldb	r6,0(r5)
    edd4:	11800b1e 	bne	r2,r6,ee04 <strcmp+0xbc>
    edd8:	21000044 	addi	r4,r4,1
    eddc:	20c00003 	ldbu	r3,0(r4)
    ede0:	29400044 	addi	r5,r5,1
    ede4:	18803fcc 	andi	r2,r3,255
    ede8:	1080201c 	xori	r2,r2,128
    edec:	10bfe004 	addi	r2,r2,-128
    edf0:	103ff71e 	bne	r2,zero,edd0 <__alt_data_end+0xf000edd0>
    edf4:	0007883a 	mov	r3,zero
    edf8:	28800003 	ldbu	r2,0(r5)
    edfc:	1885c83a 	sub	r2,r3,r2
    ee00:	f800283a 	ret
    ee04:	28800003 	ldbu	r2,0(r5)
    ee08:	18c03fcc 	andi	r3,r3,255
    ee0c:	1885c83a 	sub	r2,r3,r2
    ee10:	f800283a 	ret
    ee14:	0005883a 	mov	r2,zero
    ee18:	f800283a 	ret
    ee1c:	10c03fcc 	andi	r3,r2,255
    ee20:	003ff506 	br	edf8 <__alt_data_end+0xf000edf8>

0000ee24 <__sprint_r.part.0>:
    ee24:	28801917 	ldw	r2,100(r5)
    ee28:	defff604 	addi	sp,sp,-40
    ee2c:	dd400515 	stw	r21,20(sp)
    ee30:	dfc00915 	stw	ra,36(sp)
    ee34:	df000815 	stw	fp,32(sp)
    ee38:	ddc00715 	stw	r23,28(sp)
    ee3c:	dd800615 	stw	r22,24(sp)
    ee40:	dd000415 	stw	r20,16(sp)
    ee44:	dcc00315 	stw	r19,12(sp)
    ee48:	dc800215 	stw	r18,8(sp)
    ee4c:	dc400115 	stw	r17,4(sp)
    ee50:	dc000015 	stw	r16,0(sp)
    ee54:	1088000c 	andi	r2,r2,8192
    ee58:	302b883a 	mov	r21,r6
    ee5c:	10002e26 	beq	r2,zero,ef18 <__sprint_r.part.0+0xf4>
    ee60:	30800217 	ldw	r2,8(r6)
    ee64:	35800017 	ldw	r22,0(r6)
    ee68:	10002926 	beq	r2,zero,ef10 <__sprint_r.part.0+0xec>
    ee6c:	2827883a 	mov	r19,r5
    ee70:	2029883a 	mov	r20,r4
    ee74:	b5c00104 	addi	r23,r22,4
    ee78:	04bfffc4 	movi	r18,-1
    ee7c:	bc400017 	ldw	r17,0(r23)
    ee80:	b4000017 	ldw	r16,0(r22)
    ee84:	0039883a 	mov	fp,zero
    ee88:	8822d0ba 	srli	r17,r17,2
    ee8c:	8800031e 	bne	r17,zero,ee9c <__sprint_r.part.0+0x78>
    ee90:	00001806 	br	eef4 <__sprint_r.part.0+0xd0>
    ee94:	84000104 	addi	r16,r16,4
    ee98:	8f001526 	beq	r17,fp,eef0 <__sprint_r.part.0+0xcc>
    ee9c:	81400017 	ldw	r5,0(r16)
    eea0:	980d883a 	mov	r6,r19
    eea4:	a009883a 	mov	r4,r20
    eea8:	001084c0 	call	1084c <_fputwc_r>
    eeac:	e7000044 	addi	fp,fp,1
    eeb0:	14bff81e 	bne	r2,r18,ee94 <__alt_data_end+0xf000ee94>
    eeb4:	9005883a 	mov	r2,r18
    eeb8:	a8000215 	stw	zero,8(r21)
    eebc:	a8000115 	stw	zero,4(r21)
    eec0:	dfc00917 	ldw	ra,36(sp)
    eec4:	df000817 	ldw	fp,32(sp)
    eec8:	ddc00717 	ldw	r23,28(sp)
    eecc:	dd800617 	ldw	r22,24(sp)
    eed0:	dd400517 	ldw	r21,20(sp)
    eed4:	dd000417 	ldw	r20,16(sp)
    eed8:	dcc00317 	ldw	r19,12(sp)
    eedc:	dc800217 	ldw	r18,8(sp)
    eee0:	dc400117 	ldw	r17,4(sp)
    eee4:	dc000017 	ldw	r16,0(sp)
    eee8:	dec00a04 	addi	sp,sp,40
    eeec:	f800283a 	ret
    eef0:	a8800217 	ldw	r2,8(r21)
    eef4:	8c63883a 	add	r17,r17,r17
    eef8:	8c63883a 	add	r17,r17,r17
    eefc:	1445c83a 	sub	r2,r2,r17
    ef00:	a8800215 	stw	r2,8(r21)
    ef04:	b5800204 	addi	r22,r22,8
    ef08:	bdc00204 	addi	r23,r23,8
    ef0c:	103fdb1e 	bne	r2,zero,ee7c <__alt_data_end+0xf000ee7c>
    ef10:	0005883a 	mov	r2,zero
    ef14:	003fe806 	br	eeb8 <__alt_data_end+0xf000eeb8>
    ef18:	000c2bc0 	call	c2bc <__sfvwrite_r>
    ef1c:	003fe606 	br	eeb8 <__alt_data_end+0xf000eeb8>

0000ef20 <__sprint_r>:
    ef20:	30c00217 	ldw	r3,8(r6)
    ef24:	18000126 	beq	r3,zero,ef2c <__sprint_r+0xc>
    ef28:	000ee241 	jmpi	ee24 <__sprint_r.part.0>
    ef2c:	30000115 	stw	zero,4(r6)
    ef30:	0005883a 	mov	r2,zero
    ef34:	f800283a 	ret

0000ef38 <___vfiprintf_internal_r>:
    ef38:	deffc904 	addi	sp,sp,-220
    ef3c:	df003515 	stw	fp,212(sp)
    ef40:	dd003115 	stw	r20,196(sp)
    ef44:	dfc03615 	stw	ra,216(sp)
    ef48:	ddc03415 	stw	r23,208(sp)
    ef4c:	dd803315 	stw	r22,204(sp)
    ef50:	dd403215 	stw	r21,200(sp)
    ef54:	dcc03015 	stw	r19,192(sp)
    ef58:	dc802f15 	stw	r18,188(sp)
    ef5c:	dc402e15 	stw	r17,184(sp)
    ef60:	dc002d15 	stw	r16,180(sp)
    ef64:	d9002015 	stw	r4,128(sp)
    ef68:	d9c02215 	stw	r7,136(sp)
    ef6c:	2829883a 	mov	r20,r5
    ef70:	3039883a 	mov	fp,r6
    ef74:	20000226 	beq	r4,zero,ef80 <___vfiprintf_internal_r+0x48>
    ef78:	20800e17 	ldw	r2,56(r4)
    ef7c:	1000cf26 	beq	r2,zero,f2bc <___vfiprintf_internal_r+0x384>
    ef80:	a080030b 	ldhu	r2,12(r20)
    ef84:	10c8000c 	andi	r3,r2,8192
    ef88:	1800061e 	bne	r3,zero,efa4 <___vfiprintf_internal_r+0x6c>
    ef8c:	a1001917 	ldw	r4,100(r20)
    ef90:	00f7ffc4 	movi	r3,-8193
    ef94:	10880014 	ori	r2,r2,8192
    ef98:	20c6703a 	and	r3,r4,r3
    ef9c:	a080030d 	sth	r2,12(r20)
    efa0:	a0c01915 	stw	r3,100(r20)
    efa4:	10c0020c 	andi	r3,r2,8
    efa8:	1800a926 	beq	r3,zero,f250 <___vfiprintf_internal_r+0x318>
    efac:	a0c00417 	ldw	r3,16(r20)
    efb0:	1800a726 	beq	r3,zero,f250 <___vfiprintf_internal_r+0x318>
    efb4:	1080068c 	andi	r2,r2,26
    efb8:	00c00284 	movi	r3,10
    efbc:	10c0ac26 	beq	r2,r3,f270 <___vfiprintf_internal_r+0x338>
    efc0:	da801a04 	addi	r10,sp,104
    efc4:	da801e15 	stw	r10,120(sp)
    efc8:	d8801e17 	ldw	r2,120(sp)
    efcc:	da8019c4 	addi	r10,sp,103
    efd0:	05820034 	movhi	r22,2048
    efd4:	05c20034 	movhi	r23,2048
    efd8:	da801f15 	stw	r10,124(sp)
    efdc:	1295c83a 	sub	r10,r2,r10
    efe0:	b5810204 	addi	r22,r22,1032
    efe4:	bdc0fe04 	addi	r23,r23,1016
    efe8:	dec01a15 	stw	sp,104(sp)
    efec:	d8001c15 	stw	zero,112(sp)
    eff0:	d8001b15 	stw	zero,108(sp)
    eff4:	d8002615 	stw	zero,152(sp)
    eff8:	d8002315 	stw	zero,140(sp)
    effc:	da802715 	stw	r10,156(sp)
    f000:	d811883a 	mov	r8,sp
    f004:	dd002115 	stw	r20,132(sp)
    f008:	e021883a 	mov	r16,fp
    f00c:	80800007 	ldb	r2,0(r16)
    f010:	1003ea26 	beq	r2,zero,ffbc <___vfiprintf_internal_r+0x1084>
    f014:	00c00944 	movi	r3,37
    f018:	8025883a 	mov	r18,r16
    f01c:	10c0021e 	bne	r2,r3,f028 <___vfiprintf_internal_r+0xf0>
    f020:	00001606 	br	f07c <___vfiprintf_internal_r+0x144>
    f024:	10c00326 	beq	r2,r3,f034 <___vfiprintf_internal_r+0xfc>
    f028:	94800044 	addi	r18,r18,1
    f02c:	90800007 	ldb	r2,0(r18)
    f030:	103ffc1e 	bne	r2,zero,f024 <__alt_data_end+0xf000f024>
    f034:	9423c83a 	sub	r17,r18,r16
    f038:	88001026 	beq	r17,zero,f07c <___vfiprintf_internal_r+0x144>
    f03c:	d8c01c17 	ldw	r3,112(sp)
    f040:	d8801b17 	ldw	r2,108(sp)
    f044:	44000015 	stw	r16,0(r8)
    f048:	88c7883a 	add	r3,r17,r3
    f04c:	10800044 	addi	r2,r2,1
    f050:	44400115 	stw	r17,4(r8)
    f054:	d8c01c15 	stw	r3,112(sp)
    f058:	d8801b15 	stw	r2,108(sp)
    f05c:	010001c4 	movi	r4,7
    f060:	2080760e 	bge	r4,r2,f23c <___vfiprintf_internal_r+0x304>
    f064:	1803821e 	bne	r3,zero,fe70 <___vfiprintf_internal_r+0xf38>
    f068:	da802317 	ldw	r10,140(sp)
    f06c:	d8001b15 	stw	zero,108(sp)
    f070:	d811883a 	mov	r8,sp
    f074:	5455883a 	add	r10,r10,r17
    f078:	da802315 	stw	r10,140(sp)
    f07c:	90800007 	ldb	r2,0(r18)
    f080:	10044626 	beq	r2,zero,1019c <___vfiprintf_internal_r+0x1264>
    f084:	90c00047 	ldb	r3,1(r18)
    f088:	94000044 	addi	r16,r18,1
    f08c:	d8001d85 	stb	zero,118(sp)
    f090:	0009883a 	mov	r4,zero
    f094:	000f883a 	mov	r7,zero
    f098:	027fffc4 	movi	r9,-1
    f09c:	0023883a 	mov	r17,zero
    f0a0:	0029883a 	mov	r20,zero
    f0a4:	01401604 	movi	r5,88
    f0a8:	01800244 	movi	r6,9
    f0ac:	03400a84 	movi	r13,42
    f0b0:	03001b04 	movi	r12,108
    f0b4:	84000044 	addi	r16,r16,1
    f0b8:	18bff804 	addi	r2,r3,-32
    f0bc:	28827336 	bltu	r5,r2,fa8c <___vfiprintf_internal_r+0xb54>
    f0c0:	100490ba 	slli	r2,r2,2
    f0c4:	02800074 	movhi	r10,1
    f0c8:	52bc3604 	addi	r10,r10,-3880
    f0cc:	1285883a 	add	r2,r2,r10
    f0d0:	10800017 	ldw	r2,0(r2)
    f0d4:	1000683a 	jmp	r2
    f0d8:	0000f7c0 	call	f7c <prvTestWaitCondition+0x1c>
    f0dc:	0000fa8c 	andi	zero,zero,1002
    f0e0:	0000fa8c 	andi	zero,zero,1002
    f0e4:	0000f7e0 	cmpeqi	zero,zero,991
    f0e8:	0000fa8c 	andi	zero,zero,1002
    f0ec:	0000fa8c 	andi	zero,zero,1002
    f0f0:	0000fa8c 	andi	zero,zero,1002
    f0f4:	0000fa8c 	andi	zero,zero,1002
    f0f8:	0000fa8c 	andi	zero,zero,1002
    f0fc:	0000fa8c 	andi	zero,zero,1002
    f100:	0000f9c8 	cmpgei	zero,zero,999
    f104:	0000f9e4 	muli	zero,zero,999
    f108:	0000fa8c 	andi	zero,zero,1002
    f10c:	0000f2cc 	andi	zero,zero,971
    f110:	0000f9f4 	movhi	zero,999
    f114:	0000fa8c 	andi	zero,zero,1002
    f118:	0000f7ec 	andhi	zero,zero,991
    f11c:	0000f7f8 	rdprs	zero,zero,991
    f120:	0000f7f8 	rdprs	zero,zero,991
    f124:	0000f7f8 	rdprs	zero,zero,991
    f128:	0000f7f8 	rdprs	zero,zero,991
    f12c:	0000f7f8 	rdprs	zero,zero,991
    f130:	0000f7f8 	rdprs	zero,zero,991
    f134:	0000f7f8 	rdprs	zero,zero,991
    f138:	0000f7f8 	rdprs	zero,zero,991
    f13c:	0000f7f8 	rdprs	zero,zero,991
    f140:	0000fa8c 	andi	zero,zero,1002
    f144:	0000fa8c 	andi	zero,zero,1002
    f148:	0000fa8c 	andi	zero,zero,1002
    f14c:	0000fa8c 	andi	zero,zero,1002
    f150:	0000fa8c 	andi	zero,zero,1002
    f154:	0000fa8c 	andi	zero,zero,1002
    f158:	0000fa8c 	andi	zero,zero,1002
    f15c:	0000fa8c 	andi	zero,zero,1002
    f160:	0000fa8c 	andi	zero,zero,1002
    f164:	0000fa8c 	andi	zero,zero,1002
    f168:	0000f824 	muli	zero,zero,992
    f16c:	0000fa8c 	andi	zero,zero,1002
    f170:	0000fa8c 	andi	zero,zero,1002
    f174:	0000fa8c 	andi	zero,zero,1002
    f178:	0000fa8c 	andi	zero,zero,1002
    f17c:	0000fa8c 	andi	zero,zero,1002
    f180:	0000fa8c 	andi	zero,zero,1002
    f184:	0000fa8c 	andi	zero,zero,1002
    f188:	0000fa8c 	andi	zero,zero,1002
    f18c:	0000fa8c 	andi	zero,zero,1002
    f190:	0000fa8c 	andi	zero,zero,1002
    f194:	0000f85c 	xori	zero,zero,993
    f198:	0000fa8c 	andi	zero,zero,1002
    f19c:	0000fa8c 	andi	zero,zero,1002
    f1a0:	0000fa8c 	andi	zero,zero,1002
    f1a4:	0000fa8c 	andi	zero,zero,1002
    f1a8:	0000fa8c 	andi	zero,zero,1002
    f1ac:	0000f8b4 	movhi	zero,994
    f1b0:	0000fa8c 	andi	zero,zero,1002
    f1b4:	0000fa8c 	andi	zero,zero,1002
    f1b8:	0000f924 	muli	zero,zero,996
    f1bc:	0000fa8c 	andi	zero,zero,1002
    f1c0:	0000fa8c 	andi	zero,zero,1002
    f1c4:	0000fa8c 	andi	zero,zero,1002
    f1c8:	0000fa8c 	andi	zero,zero,1002
    f1cc:	0000fa8c 	andi	zero,zero,1002
    f1d0:	0000fa8c 	andi	zero,zero,1002
    f1d4:	0000fa8c 	andi	zero,zero,1002
    f1d8:	0000fa8c 	andi	zero,zero,1002
    f1dc:	0000fa8c 	andi	zero,zero,1002
    f1e0:	0000fa8c 	andi	zero,zero,1002
    f1e4:	0000f6d0 	cmplti	zero,zero,987
    f1e8:	0000f6fc 	xorhi	zero,zero,987
    f1ec:	0000fa8c 	andi	zero,zero,1002
    f1f0:	0000fa8c 	andi	zero,zero,1002
    f1f4:	0000fa8c 	andi	zero,zero,1002
    f1f8:	0000fa34 	movhi	zero,1000
    f1fc:	0000f6fc 	xorhi	zero,zero,987
    f200:	0000fa8c 	andi	zero,zero,1002
    f204:	0000fa8c 	andi	zero,zero,1002
    f208:	0000f590 	cmplti	zero,zero,982
    f20c:	0000fa8c 	andi	zero,zero,1002
    f210:	0000f5a0 	cmpeqi	zero,zero,982
    f214:	0000f5dc 	xori	zero,zero,983
    f218:	0000f2d8 	cmpnei	zero,zero,971
    f21c:	0000f584 	movi	zero,982
    f220:	0000fa8c 	andi	zero,zero,1002
    f224:	0000f960 	cmpeqi	zero,zero,997
    f228:	0000fa8c 	andi	zero,zero,1002
    f22c:	0000f9b8 	rdprs	zero,zero,998
    f230:	0000fa8c 	andi	zero,zero,1002
    f234:	0000fa8c 	andi	zero,zero,1002
    f238:	0000f67c 	xorhi	zero,zero,985
    f23c:	42000204 	addi	r8,r8,8
    f240:	da802317 	ldw	r10,140(sp)
    f244:	5455883a 	add	r10,r10,r17
    f248:	da802315 	stw	r10,140(sp)
    f24c:	003f8b06 	br	f07c <__alt_data_end+0xf000f07c>
    f250:	d9002017 	ldw	r4,128(sp)
    f254:	a00b883a 	mov	r5,r20
    f258:	0009e640 	call	9e64 <__swsetup_r>
    f25c:	1003b11e 	bne	r2,zero,10124 <___vfiprintf_internal_r+0x11ec>
    f260:	a080030b 	ldhu	r2,12(r20)
    f264:	00c00284 	movi	r3,10
    f268:	1080068c 	andi	r2,r2,26
    f26c:	10ff541e 	bne	r2,r3,efc0 <__alt_data_end+0xf000efc0>
    f270:	a080038f 	ldh	r2,14(r20)
    f274:	103f5216 	blt	r2,zero,efc0 <__alt_data_end+0xf000efc0>
    f278:	d9c02217 	ldw	r7,136(sp)
    f27c:	d9002017 	ldw	r4,128(sp)
    f280:	e00d883a 	mov	r6,fp
    f284:	a00b883a 	mov	r5,r20
    f288:	00103b00 	call	103b0 <__sbprintf>
    f28c:	dfc03617 	ldw	ra,216(sp)
    f290:	df003517 	ldw	fp,212(sp)
    f294:	ddc03417 	ldw	r23,208(sp)
    f298:	dd803317 	ldw	r22,204(sp)
    f29c:	dd403217 	ldw	r21,200(sp)
    f2a0:	dd003117 	ldw	r20,196(sp)
    f2a4:	dcc03017 	ldw	r19,192(sp)
    f2a8:	dc802f17 	ldw	r18,188(sp)
    f2ac:	dc402e17 	ldw	r17,184(sp)
    f2b0:	dc002d17 	ldw	r16,180(sp)
    f2b4:	dec03704 	addi	sp,sp,220
    f2b8:	f800283a 	ret
    f2bc:	000be380 	call	be38 <__sinit>
    f2c0:	003f2f06 	br	ef80 <__alt_data_end+0xf000ef80>
    f2c4:	0463c83a 	sub	r17,zero,r17
    f2c8:	d8802215 	stw	r2,136(sp)
    f2cc:	a5000114 	ori	r20,r20,4
    f2d0:	80c00007 	ldb	r3,0(r16)
    f2d4:	003f7706 	br	f0b4 <__alt_data_end+0xf000f0b4>
    f2d8:	00800c04 	movi	r2,48
    f2dc:	da802217 	ldw	r10,136(sp)
    f2e0:	d8801d05 	stb	r2,116(sp)
    f2e4:	00801e04 	movi	r2,120
    f2e8:	d8801d45 	stb	r2,117(sp)
    f2ec:	d8001d85 	stb	zero,118(sp)
    f2f0:	50c00104 	addi	r3,r10,4
    f2f4:	54800017 	ldw	r18,0(r10)
    f2f8:	0027883a 	mov	r19,zero
    f2fc:	a0800094 	ori	r2,r20,2
    f300:	48030b16 	blt	r9,zero,ff30 <___vfiprintf_internal_r+0xff8>
    f304:	00bfdfc4 	movi	r2,-129
    f308:	a096703a 	and	r11,r20,r2
    f30c:	d8c02215 	stw	r3,136(sp)
    f310:	5d000094 	ori	r20,r11,2
    f314:	90032b1e 	bne	r18,zero,ffc4 <___vfiprintf_internal_r+0x108c>
    f318:	00820034 	movhi	r2,2048
    f31c:	10809d04 	addi	r2,r2,628
    f320:	d8802615 	stw	r2,152(sp)
    f324:	0039883a 	mov	fp,zero
    f328:	48017b1e 	bne	r9,zero,f918 <___vfiprintf_internal_r+0x9e0>
    f32c:	0013883a 	mov	r9,zero
    f330:	0027883a 	mov	r19,zero
    f334:	dd401a04 	addi	r21,sp,104
    f338:	4825883a 	mov	r18,r9
    f33c:	4cc0010e 	bge	r9,r19,f344 <___vfiprintf_internal_r+0x40c>
    f340:	9825883a 	mov	r18,r19
    f344:	e7003fcc 	andi	fp,fp,255
    f348:	e700201c 	xori	fp,fp,128
    f34c:	e73fe004 	addi	fp,fp,-128
    f350:	e0000126 	beq	fp,zero,f358 <___vfiprintf_internal_r+0x420>
    f354:	94800044 	addi	r18,r18,1
    f358:	a380008c 	andi	r14,r20,2
    f35c:	70000126 	beq	r14,zero,f364 <___vfiprintf_internal_r+0x42c>
    f360:	94800084 	addi	r18,r18,2
    f364:	a700210c 	andi	fp,r20,132
    f368:	e001df1e 	bne	fp,zero,fae8 <___vfiprintf_internal_r+0xbb0>
    f36c:	8c87c83a 	sub	r3,r17,r18
    f370:	00c1dd0e 	bge	zero,r3,fae8 <___vfiprintf_internal_r+0xbb0>
    f374:	01c00404 	movi	r7,16
    f378:	d8801c17 	ldw	r2,112(sp)
    f37c:	38c3ad0e 	bge	r7,r3,10234 <___vfiprintf_internal_r+0x12fc>
    f380:	02820034 	movhi	r10,2048
    f384:	52810204 	addi	r10,r10,1032
    f388:	dc002915 	stw	r16,164(sp)
    f38c:	d9801b17 	ldw	r6,108(sp)
    f390:	da802415 	stw	r10,144(sp)
    f394:	03c001c4 	movi	r15,7
    f398:	da402515 	stw	r9,148(sp)
    f39c:	db802815 	stw	r14,160(sp)
    f3a0:	1821883a 	mov	r16,r3
    f3a4:	00000506 	br	f3bc <___vfiprintf_internal_r+0x484>
    f3a8:	31400084 	addi	r5,r6,2
    f3ac:	42000204 	addi	r8,r8,8
    f3b0:	200d883a 	mov	r6,r4
    f3b4:	843ffc04 	addi	r16,r16,-16
    f3b8:	3c000d0e 	bge	r7,r16,f3f0 <___vfiprintf_internal_r+0x4b8>
    f3bc:	10800404 	addi	r2,r2,16
    f3c0:	31000044 	addi	r4,r6,1
    f3c4:	45800015 	stw	r22,0(r8)
    f3c8:	41c00115 	stw	r7,4(r8)
    f3cc:	d8801c15 	stw	r2,112(sp)
    f3d0:	d9001b15 	stw	r4,108(sp)
    f3d4:	793ff40e 	bge	r15,r4,f3a8 <__alt_data_end+0xf000f3a8>
    f3d8:	1001b51e 	bne	r2,zero,fab0 <___vfiprintf_internal_r+0xb78>
    f3dc:	843ffc04 	addi	r16,r16,-16
    f3e0:	000d883a 	mov	r6,zero
    f3e4:	01400044 	movi	r5,1
    f3e8:	d811883a 	mov	r8,sp
    f3ec:	3c3ff316 	blt	r7,r16,f3bc <__alt_data_end+0xf000f3bc>
    f3f0:	8007883a 	mov	r3,r16
    f3f4:	da402517 	ldw	r9,148(sp)
    f3f8:	db802817 	ldw	r14,160(sp)
    f3fc:	dc002917 	ldw	r16,164(sp)
    f400:	da802417 	ldw	r10,144(sp)
    f404:	1885883a 	add	r2,r3,r2
    f408:	40c00115 	stw	r3,4(r8)
    f40c:	42800015 	stw	r10,0(r8)
    f410:	d8801c15 	stw	r2,112(sp)
    f414:	d9401b15 	stw	r5,108(sp)
    f418:	00c001c4 	movi	r3,7
    f41c:	19426016 	blt	r3,r5,fda0 <___vfiprintf_internal_r+0xe68>
    f420:	d8c01d87 	ldb	r3,118(sp)
    f424:	42000204 	addi	r8,r8,8
    f428:	29000044 	addi	r4,r5,1
    f42c:	1801b31e 	bne	r3,zero,fafc <___vfiprintf_internal_r+0xbc4>
    f430:	7001c026 	beq	r14,zero,fb34 <___vfiprintf_internal_r+0xbfc>
    f434:	d8c01d04 	addi	r3,sp,116
    f438:	10800084 	addi	r2,r2,2
    f43c:	40c00015 	stw	r3,0(r8)
    f440:	00c00084 	movi	r3,2
    f444:	40c00115 	stw	r3,4(r8)
    f448:	d8801c15 	stw	r2,112(sp)
    f44c:	d9001b15 	stw	r4,108(sp)
    f450:	00c001c4 	movi	r3,7
    f454:	1902650e 	bge	r3,r4,fdec <___vfiprintf_internal_r+0xeb4>
    f458:	10029a1e 	bne	r2,zero,fec4 <___vfiprintf_internal_r+0xf8c>
    f45c:	00c02004 	movi	r3,128
    f460:	01000044 	movi	r4,1
    f464:	000b883a 	mov	r5,zero
    f468:	d811883a 	mov	r8,sp
    f46c:	e0c1b31e 	bne	fp,r3,fb3c <___vfiprintf_internal_r+0xc04>
    f470:	8cb9c83a 	sub	fp,r17,r18
    f474:	0701b10e 	bge	zero,fp,fb3c <___vfiprintf_internal_r+0xc04>
    f478:	01c00404 	movi	r7,16
    f47c:	3f03890e 	bge	r7,fp,102a4 <___vfiprintf_internal_r+0x136c>
    f480:	00c20034 	movhi	r3,2048
    f484:	18c0fe04 	addi	r3,r3,1016
    f488:	d8c02415 	stw	r3,144(sp)
    f48c:	8007883a 	mov	r3,r16
    f490:	034001c4 	movi	r13,7
    f494:	e021883a 	mov	r16,fp
    f498:	da402515 	stw	r9,148(sp)
    f49c:	1839883a 	mov	fp,r3
    f4a0:	00000506 	br	f4b8 <___vfiprintf_internal_r+0x580>
    f4a4:	29800084 	addi	r6,r5,2
    f4a8:	42000204 	addi	r8,r8,8
    f4ac:	180b883a 	mov	r5,r3
    f4b0:	843ffc04 	addi	r16,r16,-16
    f4b4:	3c000d0e 	bge	r7,r16,f4ec <___vfiprintf_internal_r+0x5b4>
    f4b8:	10800404 	addi	r2,r2,16
    f4bc:	28c00044 	addi	r3,r5,1
    f4c0:	45c00015 	stw	r23,0(r8)
    f4c4:	41c00115 	stw	r7,4(r8)
    f4c8:	d8801c15 	stw	r2,112(sp)
    f4cc:	d8c01b15 	stw	r3,108(sp)
    f4d0:	68fff40e 	bge	r13,r3,f4a4 <__alt_data_end+0xf000f4a4>
    f4d4:	1002241e 	bne	r2,zero,fd68 <___vfiprintf_internal_r+0xe30>
    f4d8:	843ffc04 	addi	r16,r16,-16
    f4dc:	01800044 	movi	r6,1
    f4e0:	000b883a 	mov	r5,zero
    f4e4:	d811883a 	mov	r8,sp
    f4e8:	3c3ff316 	blt	r7,r16,f4b8 <__alt_data_end+0xf000f4b8>
    f4ec:	da402517 	ldw	r9,148(sp)
    f4f0:	e007883a 	mov	r3,fp
    f4f4:	8039883a 	mov	fp,r16
    f4f8:	1821883a 	mov	r16,r3
    f4fc:	d8c02417 	ldw	r3,144(sp)
    f500:	1705883a 	add	r2,r2,fp
    f504:	47000115 	stw	fp,4(r8)
    f508:	40c00015 	stw	r3,0(r8)
    f50c:	d8801c15 	stw	r2,112(sp)
    f510:	d9801b15 	stw	r6,108(sp)
    f514:	00c001c4 	movi	r3,7
    f518:	19827616 	blt	r3,r6,fef4 <___vfiprintf_internal_r+0xfbc>
    f51c:	4cf9c83a 	sub	fp,r9,r19
    f520:	42000204 	addi	r8,r8,8
    f524:	31000044 	addi	r4,r6,1
    f528:	300b883a 	mov	r5,r6
    f52c:	07018516 	blt	zero,fp,fb44 <___vfiprintf_internal_r+0xc0c>
    f530:	9885883a 	add	r2,r19,r2
    f534:	45400015 	stw	r21,0(r8)
    f538:	44c00115 	stw	r19,4(r8)
    f53c:	d8801c15 	stw	r2,112(sp)
    f540:	d9001b15 	stw	r4,108(sp)
    f544:	00c001c4 	movi	r3,7
    f548:	1901dd0e 	bge	r3,r4,fcc0 <___vfiprintf_internal_r+0xd88>
    f54c:	1002401e 	bne	r2,zero,fe50 <___vfiprintf_internal_r+0xf18>
    f550:	d8001b15 	stw	zero,108(sp)
    f554:	a2c0010c 	andi	r11,r20,4
    f558:	58000226 	beq	r11,zero,f564 <___vfiprintf_internal_r+0x62c>
    f55c:	8ca7c83a 	sub	r19,r17,r18
    f560:	04c2f216 	blt	zero,r19,1012c <___vfiprintf_internal_r+0x11f4>
    f564:	8c80010e 	bge	r17,r18,f56c <___vfiprintf_internal_r+0x634>
    f568:	9023883a 	mov	r17,r18
    f56c:	da802317 	ldw	r10,140(sp)
    f570:	5455883a 	add	r10,r10,r17
    f574:	da802315 	stw	r10,140(sp)
    f578:	d8001b15 	stw	zero,108(sp)
    f57c:	d811883a 	mov	r8,sp
    f580:	003ea206 	br	f00c <__alt_data_end+0xf000f00c>
    f584:	a5000814 	ori	r20,r20,32
    f588:	80c00007 	ldb	r3,0(r16)
    f58c:	003ec906 	br	f0b4 <__alt_data_end+0xf000f0b4>
    f590:	80c00007 	ldb	r3,0(r16)
    f594:	1b030926 	beq	r3,r12,101bc <___vfiprintf_internal_r+0x1284>
    f598:	a5000414 	ori	r20,r20,16
    f59c:	003ec506 	br	f0b4 <__alt_data_end+0xf000f0b4>
    f5a0:	21003fcc 	andi	r4,r4,255
    f5a4:	20035e1e 	bne	r4,zero,10320 <___vfiprintf_internal_r+0x13e8>
    f5a8:	a080080c 	andi	r2,r20,32
    f5ac:	1002a526 	beq	r2,zero,10044 <___vfiprintf_internal_r+0x110c>
    f5b0:	da802217 	ldw	r10,136(sp)
    f5b4:	50800017 	ldw	r2,0(r10)
    f5b8:	da802317 	ldw	r10,140(sp)
    f5bc:	5007d7fa 	srai	r3,r10,31
    f5c0:	da802217 	ldw	r10,136(sp)
    f5c4:	10c00115 	stw	r3,4(r2)
    f5c8:	52800104 	addi	r10,r10,4
    f5cc:	da802215 	stw	r10,136(sp)
    f5d0:	da802317 	ldw	r10,140(sp)
    f5d4:	12800015 	stw	r10,0(r2)
    f5d8:	003e8c06 	br	f00c <__alt_data_end+0xf000f00c>
    f5dc:	21003fcc 	andi	r4,r4,255
    f5e0:	2003511e 	bne	r4,zero,10328 <___vfiprintf_internal_r+0x13f0>
    f5e4:	a080080c 	andi	r2,r20,32
    f5e8:	1000a126 	beq	r2,zero,f870 <___vfiprintf_internal_r+0x938>
    f5ec:	da802217 	ldw	r10,136(sp)
    f5f0:	d8001d85 	stb	zero,118(sp)
    f5f4:	50800204 	addi	r2,r10,8
    f5f8:	54800017 	ldw	r18,0(r10)
    f5fc:	54c00117 	ldw	r19,4(r10)
    f600:	4802b416 	blt	r9,zero,100d4 <___vfiprintf_internal_r+0x119c>
    f604:	013fdfc4 	movi	r4,-129
    f608:	94c6b03a 	or	r3,r18,r19
    f60c:	d8802215 	stw	r2,136(sp)
    f610:	a128703a 	and	r20,r20,r4
    f614:	1800a226 	beq	r3,zero,f8a0 <___vfiprintf_internal_r+0x968>
    f618:	0039883a 	mov	fp,zero
    f61c:	dd401a04 	addi	r21,sp,104
    f620:	9006d0fa 	srli	r3,r18,3
    f624:	9808977a 	slli	r4,r19,29
    f628:	9826d0fa 	srli	r19,r19,3
    f62c:	948001cc 	andi	r18,r18,7
    f630:	90800c04 	addi	r2,r18,48
    f634:	ad7fffc4 	addi	r21,r21,-1
    f638:	20e4b03a 	or	r18,r4,r3
    f63c:	a8800005 	stb	r2,0(r21)
    f640:	94c6b03a 	or	r3,r18,r19
    f644:	183ff61e 	bne	r3,zero,f620 <__alt_data_end+0xf000f620>
    f648:	a0c0004c 	andi	r3,r20,1
    f64c:	18005926 	beq	r3,zero,f7b4 <___vfiprintf_internal_r+0x87c>
    f650:	10803fcc 	andi	r2,r2,255
    f654:	1080201c 	xori	r2,r2,128
    f658:	10bfe004 	addi	r2,r2,-128
    f65c:	00c00c04 	movi	r3,48
    f660:	10c05426 	beq	r2,r3,f7b4 <___vfiprintf_internal_r+0x87c>
    f664:	da801e17 	ldw	r10,120(sp)
    f668:	a8bfffc4 	addi	r2,r21,-1
    f66c:	a8ffffc5 	stb	r3,-1(r21)
    f670:	50a7c83a 	sub	r19,r10,r2
    f674:	102b883a 	mov	r21,r2
    f678:	003f2f06 	br	f338 <__alt_data_end+0xf000f338>
    f67c:	21003fcc 	andi	r4,r4,255
    f680:	2003421e 	bne	r4,zero,1038c <___vfiprintf_internal_r+0x1454>
    f684:	00820034 	movhi	r2,2048
    f688:	10809d04 	addi	r2,r2,628
    f68c:	d8802615 	stw	r2,152(sp)
    f690:	a080080c 	andi	r2,r20,32
    f694:	1000aa26 	beq	r2,zero,f940 <___vfiprintf_internal_r+0xa08>
    f698:	da802217 	ldw	r10,136(sp)
    f69c:	54800017 	ldw	r18,0(r10)
    f6a0:	54c00117 	ldw	r19,4(r10)
    f6a4:	52800204 	addi	r10,r10,8
    f6a8:	da802215 	stw	r10,136(sp)
    f6ac:	a080004c 	andi	r2,r20,1
    f6b0:	1001d226 	beq	r2,zero,fdfc <___vfiprintf_internal_r+0xec4>
    f6b4:	94c4b03a 	or	r2,r18,r19
    f6b8:	1002351e 	bne	r2,zero,ff90 <___vfiprintf_internal_r+0x1058>
    f6bc:	d8001d85 	stb	zero,118(sp)
    f6c0:	48022216 	blt	r9,zero,ff4c <___vfiprintf_internal_r+0x1014>
    f6c4:	00bfdfc4 	movi	r2,-129
    f6c8:	a0a8703a 	and	r20,r20,r2
    f6cc:	003f1506 	br	f324 <__alt_data_end+0xf000f324>
    f6d0:	da802217 	ldw	r10,136(sp)
    f6d4:	04800044 	movi	r18,1
    f6d8:	d8001d85 	stb	zero,118(sp)
    f6dc:	50800017 	ldw	r2,0(r10)
    f6e0:	52800104 	addi	r10,r10,4
    f6e4:	da802215 	stw	r10,136(sp)
    f6e8:	d8801005 	stb	r2,64(sp)
    f6ec:	9027883a 	mov	r19,r18
    f6f0:	dd401004 	addi	r21,sp,64
    f6f4:	0013883a 	mov	r9,zero
    f6f8:	003f1706 	br	f358 <__alt_data_end+0xf000f358>
    f6fc:	21003fcc 	andi	r4,r4,255
    f700:	2003201e 	bne	r4,zero,10384 <___vfiprintf_internal_r+0x144c>
    f704:	a080080c 	andi	r2,r20,32
    f708:	10004b26 	beq	r2,zero,f838 <___vfiprintf_internal_r+0x900>
    f70c:	da802217 	ldw	r10,136(sp)
    f710:	50800117 	ldw	r2,4(r10)
    f714:	54800017 	ldw	r18,0(r10)
    f718:	52800204 	addi	r10,r10,8
    f71c:	da802215 	stw	r10,136(sp)
    f720:	1027883a 	mov	r19,r2
    f724:	10022c16 	blt	r2,zero,ffd8 <___vfiprintf_internal_r+0x10a0>
    f728:	df001d83 	ldbu	fp,118(sp)
    f72c:	48007216 	blt	r9,zero,f8f8 <___vfiprintf_internal_r+0x9c0>
    f730:	00ffdfc4 	movi	r3,-129
    f734:	94c4b03a 	or	r2,r18,r19
    f738:	a0e8703a 	and	r20,r20,r3
    f73c:	1000cc26 	beq	r2,zero,fa70 <___vfiprintf_internal_r+0xb38>
    f740:	98021026 	beq	r19,zero,ff84 <___vfiprintf_internal_r+0x104c>
    f744:	dc402415 	stw	r17,144(sp)
    f748:	dc002515 	stw	r16,148(sp)
    f74c:	9823883a 	mov	r17,r19
    f750:	9021883a 	mov	r16,r18
    f754:	dd401a04 	addi	r21,sp,104
    f758:	4825883a 	mov	r18,r9
    f75c:	4027883a 	mov	r19,r8
    f760:	8009883a 	mov	r4,r16
    f764:	880b883a 	mov	r5,r17
    f768:	01800284 	movi	r6,10
    f76c:	000f883a 	mov	r7,zero
    f770:	00113180 	call	11318 <__umoddi3>
    f774:	10800c04 	addi	r2,r2,48
    f778:	ad7fffc4 	addi	r21,r21,-1
    f77c:	8009883a 	mov	r4,r16
    f780:	880b883a 	mov	r5,r17
    f784:	a8800005 	stb	r2,0(r21)
    f788:	01800284 	movi	r6,10
    f78c:	000f883a 	mov	r7,zero
    f790:	0010da00 	call	10da0 <__udivdi3>
    f794:	1021883a 	mov	r16,r2
    f798:	10c4b03a 	or	r2,r2,r3
    f79c:	1823883a 	mov	r17,r3
    f7a0:	103fef1e 	bne	r2,zero,f760 <__alt_data_end+0xf000f760>
    f7a4:	dc402417 	ldw	r17,144(sp)
    f7a8:	dc002517 	ldw	r16,148(sp)
    f7ac:	9013883a 	mov	r9,r18
    f7b0:	9811883a 	mov	r8,r19
    f7b4:	da801e17 	ldw	r10,120(sp)
    f7b8:	5567c83a 	sub	r19,r10,r21
    f7bc:	003ede06 	br	f338 <__alt_data_end+0xf000f338>
    f7c0:	38803fcc 	andi	r2,r7,255
    f7c4:	1080201c 	xori	r2,r2,128
    f7c8:	10bfe004 	addi	r2,r2,-128
    f7cc:	1002371e 	bne	r2,zero,100ac <___vfiprintf_internal_r+0x1174>
    f7d0:	01000044 	movi	r4,1
    f7d4:	01c00804 	movi	r7,32
    f7d8:	80c00007 	ldb	r3,0(r16)
    f7dc:	003e3506 	br	f0b4 <__alt_data_end+0xf000f0b4>
    f7e0:	a5000054 	ori	r20,r20,1
    f7e4:	80c00007 	ldb	r3,0(r16)
    f7e8:	003e3206 	br	f0b4 <__alt_data_end+0xf000f0b4>
    f7ec:	a5002014 	ori	r20,r20,128
    f7f0:	80c00007 	ldb	r3,0(r16)
    f7f4:	003e2f06 	br	f0b4 <__alt_data_end+0xf000f0b4>
    f7f8:	8015883a 	mov	r10,r16
    f7fc:	0023883a 	mov	r17,zero
    f800:	18bff404 	addi	r2,r3,-48
    f804:	50c00007 	ldb	r3,0(r10)
    f808:	8c4002a4 	muli	r17,r17,10
    f80c:	84000044 	addi	r16,r16,1
    f810:	8015883a 	mov	r10,r16
    f814:	1463883a 	add	r17,r2,r17
    f818:	18bff404 	addi	r2,r3,-48
    f81c:	30bff92e 	bgeu	r6,r2,f804 <__alt_data_end+0xf000f804>
    f820:	003e2506 	br	f0b8 <__alt_data_end+0xf000f0b8>
    f824:	21003fcc 	andi	r4,r4,255
    f828:	2002d41e 	bne	r4,zero,1037c <___vfiprintf_internal_r+0x1444>
    f82c:	a5000414 	ori	r20,r20,16
    f830:	a080080c 	andi	r2,r20,32
    f834:	103fb51e 	bne	r2,zero,f70c <__alt_data_end+0xf000f70c>
    f838:	a080040c 	andi	r2,r20,16
    f83c:	1001f826 	beq	r2,zero,10020 <___vfiprintf_internal_r+0x10e8>
    f840:	da802217 	ldw	r10,136(sp)
    f844:	54800017 	ldw	r18,0(r10)
    f848:	52800104 	addi	r10,r10,4
    f84c:	da802215 	stw	r10,136(sp)
    f850:	9027d7fa 	srai	r19,r18,31
    f854:	9805883a 	mov	r2,r19
    f858:	003fb206 	br	f724 <__alt_data_end+0xf000f724>
    f85c:	21003fcc 	andi	r4,r4,255
    f860:	2002c41e 	bne	r4,zero,10374 <___vfiprintf_internal_r+0x143c>
    f864:	a5000414 	ori	r20,r20,16
    f868:	a080080c 	andi	r2,r20,32
    f86c:	103f5f1e 	bne	r2,zero,f5ec <__alt_data_end+0xf000f5ec>
    f870:	a080040c 	andi	r2,r20,16
    f874:	10020f26 	beq	r2,zero,100b4 <___vfiprintf_internal_r+0x117c>
    f878:	da802217 	ldw	r10,136(sp)
    f87c:	d8001d85 	stb	zero,118(sp)
    f880:	0027883a 	mov	r19,zero
    f884:	50800104 	addi	r2,r10,4
    f888:	54800017 	ldw	r18,0(r10)
    f88c:	48021116 	blt	r9,zero,100d4 <___vfiprintf_internal_r+0x119c>
    f890:	00ffdfc4 	movi	r3,-129
    f894:	d8802215 	stw	r2,136(sp)
    f898:	a0e8703a 	and	r20,r20,r3
    f89c:	903f5e1e 	bne	r18,zero,f618 <__alt_data_end+0xf000f618>
    f8a0:	0039883a 	mov	fp,zero
    f8a4:	4802a626 	beq	r9,zero,10340 <___vfiprintf_internal_r+0x1408>
    f8a8:	0025883a 	mov	r18,zero
    f8ac:	0027883a 	mov	r19,zero
    f8b0:	003f5a06 	br	f61c <__alt_data_end+0xf000f61c>
    f8b4:	21003fcc 	andi	r4,r4,255
    f8b8:	20029f1e 	bne	r4,zero,10338 <___vfiprintf_internal_r+0x1400>
    f8bc:	a5000414 	ori	r20,r20,16
    f8c0:	a080080c 	andi	r2,r20,32
    f8c4:	10005e1e 	bne	r2,zero,fa40 <___vfiprintf_internal_r+0xb08>
    f8c8:	a080040c 	andi	r2,r20,16
    f8cc:	1001a21e 	bne	r2,zero,ff58 <___vfiprintf_internal_r+0x1020>
    f8d0:	a080100c 	andi	r2,r20,64
    f8d4:	d8001d85 	stb	zero,118(sp)
    f8d8:	da802217 	ldw	r10,136(sp)
    f8dc:	1002231e 	bne	r2,zero,1016c <___vfiprintf_internal_r+0x1234>
    f8e0:	50800104 	addi	r2,r10,4
    f8e4:	54800017 	ldw	r18,0(r10)
    f8e8:	0027883a 	mov	r19,zero
    f8ec:	4801a00e 	bge	r9,zero,ff70 <___vfiprintf_internal_r+0x1038>
    f8f0:	d8802215 	stw	r2,136(sp)
    f8f4:	0039883a 	mov	fp,zero
    f8f8:	94c4b03a 	or	r2,r18,r19
    f8fc:	103f901e 	bne	r2,zero,f740 <__alt_data_end+0xf000f740>
    f900:	00800044 	movi	r2,1
    f904:	10803fcc 	andi	r2,r2,255
    f908:	00c00044 	movi	r3,1
    f90c:	10c05926 	beq	r2,r3,fa74 <___vfiprintf_internal_r+0xb3c>
    f910:	00c00084 	movi	r3,2
    f914:	10ffe41e 	bne	r2,r3,f8a8 <__alt_data_end+0xf000f8a8>
    f918:	0025883a 	mov	r18,zero
    f91c:	0027883a 	mov	r19,zero
    f920:	00013d06 	br	fe18 <___vfiprintf_internal_r+0xee0>
    f924:	21003fcc 	andi	r4,r4,255
    f928:	2002811e 	bne	r4,zero,10330 <___vfiprintf_internal_r+0x13f8>
    f92c:	00820034 	movhi	r2,2048
    f930:	10809804 	addi	r2,r2,608
    f934:	d8802615 	stw	r2,152(sp)
    f938:	a080080c 	andi	r2,r20,32
    f93c:	103f561e 	bne	r2,zero,f698 <__alt_data_end+0xf000f698>
    f940:	a080040c 	andi	r2,r20,16
    f944:	1001d126 	beq	r2,zero,1008c <___vfiprintf_internal_r+0x1154>
    f948:	da802217 	ldw	r10,136(sp)
    f94c:	0027883a 	mov	r19,zero
    f950:	54800017 	ldw	r18,0(r10)
    f954:	52800104 	addi	r10,r10,4
    f958:	da802215 	stw	r10,136(sp)
    f95c:	003f5306 	br	f6ac <__alt_data_end+0xf000f6ac>
    f960:	da802217 	ldw	r10,136(sp)
    f964:	d8001d85 	stb	zero,118(sp)
    f968:	55400017 	ldw	r21,0(r10)
    f96c:	50c00104 	addi	r3,r10,4
    f970:	a8024226 	beq	r21,zero,1027c <___vfiprintf_internal_r+0x1344>
    f974:	48021816 	blt	r9,zero,101d8 <___vfiprintf_internal_r+0x12a0>
    f978:	480d883a 	mov	r6,r9
    f97c:	000b883a 	mov	r5,zero
    f980:	a809883a 	mov	r4,r21
    f984:	d8c02a15 	stw	r3,168(sp)
    f988:	da002b15 	stw	r8,172(sp)
    f98c:	da402c15 	stw	r9,176(sp)
    f990:	000d3a40 	call	d3a4 <memchr>
    f994:	d8c02a17 	ldw	r3,168(sp)
    f998:	da002b17 	ldw	r8,172(sp)
    f99c:	da402c17 	ldw	r9,176(sp)
    f9a0:	10024826 	beq	r2,zero,102c4 <___vfiprintf_internal_r+0x138c>
    f9a4:	1567c83a 	sub	r19,r2,r21
    f9a8:	df001d83 	ldbu	fp,118(sp)
    f9ac:	d8c02215 	stw	r3,136(sp)
    f9b0:	0013883a 	mov	r9,zero
    f9b4:	003e6006 	br	f338 <__alt_data_end+0xf000f338>
    f9b8:	21003fcc 	andi	r4,r4,255
    f9bc:	203fc026 	beq	r4,zero,f8c0 <__alt_data_end+0xf000f8c0>
    f9c0:	d9c01d85 	stb	r7,118(sp)
    f9c4:	003fbe06 	br	f8c0 <__alt_data_end+0xf000f8c0>
    f9c8:	da802217 	ldw	r10,136(sp)
    f9cc:	54400017 	ldw	r17,0(r10)
    f9d0:	50800104 	addi	r2,r10,4
    f9d4:	883e3b16 	blt	r17,zero,f2c4 <__alt_data_end+0xf000f2c4>
    f9d8:	d8802215 	stw	r2,136(sp)
    f9dc:	80c00007 	ldb	r3,0(r16)
    f9e0:	003db406 	br	f0b4 <__alt_data_end+0xf000f0b4>
    f9e4:	01000044 	movi	r4,1
    f9e8:	01c00ac4 	movi	r7,43
    f9ec:	80c00007 	ldb	r3,0(r16)
    f9f0:	003db006 	br	f0b4 <__alt_data_end+0xf000f0b4>
    f9f4:	80c00007 	ldb	r3,0(r16)
    f9f8:	82800044 	addi	r10,r16,1
    f9fc:	1b423c26 	beq	r3,r13,102f0 <___vfiprintf_internal_r+0x13b8>
    fa00:	18bff404 	addi	r2,r3,-48
    fa04:	0013883a 	mov	r9,zero
    fa08:	30822b36 	bltu	r6,r2,102b8 <___vfiprintf_internal_r+0x1380>
    fa0c:	50c00007 	ldb	r3,0(r10)
    fa10:	4a4002a4 	muli	r9,r9,10
    fa14:	54000044 	addi	r16,r10,1
    fa18:	8015883a 	mov	r10,r16
    fa1c:	4893883a 	add	r9,r9,r2
    fa20:	18bff404 	addi	r2,r3,-48
    fa24:	30bff92e 	bgeu	r6,r2,fa0c <__alt_data_end+0xf000fa0c>
    fa28:	483da30e 	bge	r9,zero,f0b8 <__alt_data_end+0xf000f0b8>
    fa2c:	027fffc4 	movi	r9,-1
    fa30:	003da106 	br	f0b8 <__alt_data_end+0xf000f0b8>
    fa34:	a5001014 	ori	r20,r20,64
    fa38:	80c00007 	ldb	r3,0(r16)
    fa3c:	003d9d06 	br	f0b4 <__alt_data_end+0xf000f0b4>
    fa40:	da802217 	ldw	r10,136(sp)
    fa44:	d8001d85 	stb	zero,118(sp)
    fa48:	50c00204 	addi	r3,r10,8
    fa4c:	54800017 	ldw	r18,0(r10)
    fa50:	54c00117 	ldw	r19,4(r10)
    fa54:	4801ca16 	blt	r9,zero,10180 <___vfiprintf_internal_r+0x1248>
    fa58:	013fdfc4 	movi	r4,-129
    fa5c:	94c4b03a 	or	r2,r18,r19
    fa60:	d8c02215 	stw	r3,136(sp)
    fa64:	a128703a 	and	r20,r20,r4
    fa68:	0039883a 	mov	fp,zero
    fa6c:	103f341e 	bne	r2,zero,f740 <__alt_data_end+0xf000f740>
    fa70:	483e2e26 	beq	r9,zero,f32c <__alt_data_end+0xf000f32c>
    fa74:	0025883a 	mov	r18,zero
    fa78:	94800c04 	addi	r18,r18,48
    fa7c:	dc8019c5 	stb	r18,103(sp)
    fa80:	dcc02717 	ldw	r19,156(sp)
    fa84:	dd4019c4 	addi	r21,sp,103
    fa88:	003e2b06 	br	f338 <__alt_data_end+0xf000f338>
    fa8c:	21003fcc 	andi	r4,r4,255
    fa90:	2002361e 	bne	r4,zero,1036c <___vfiprintf_internal_r+0x1434>
    fa94:	1801c126 	beq	r3,zero,1019c <___vfiprintf_internal_r+0x1264>
    fa98:	04800044 	movi	r18,1
    fa9c:	d8c01005 	stb	r3,64(sp)
    faa0:	d8001d85 	stb	zero,118(sp)
    faa4:	9027883a 	mov	r19,r18
    faa8:	dd401004 	addi	r21,sp,64
    faac:	003f1106 	br	f6f4 <__alt_data_end+0xf000f6f4>
    fab0:	d9402117 	ldw	r5,132(sp)
    fab4:	d9002017 	ldw	r4,128(sp)
    fab8:	d9801a04 	addi	r6,sp,104
    fabc:	d9c02b15 	stw	r7,172(sp)
    fac0:	dbc02a15 	stw	r15,168(sp)
    fac4:	000ee240 	call	ee24 <__sprint_r.part.0>
    fac8:	d9c02b17 	ldw	r7,172(sp)
    facc:	dbc02a17 	ldw	r15,168(sp)
    fad0:	10006d1e 	bne	r2,zero,fc88 <___vfiprintf_internal_r+0xd50>
    fad4:	d9801b17 	ldw	r6,108(sp)
    fad8:	d8801c17 	ldw	r2,112(sp)
    fadc:	d811883a 	mov	r8,sp
    fae0:	31400044 	addi	r5,r6,1
    fae4:	003e3306 	br	f3b4 <__alt_data_end+0xf000f3b4>
    fae8:	d9401b17 	ldw	r5,108(sp)
    faec:	d8801c17 	ldw	r2,112(sp)
    faf0:	29000044 	addi	r4,r5,1
    faf4:	d8c01d87 	ldb	r3,118(sp)
    faf8:	183e4d26 	beq	r3,zero,f430 <__alt_data_end+0xf000f430>
    fafc:	00c00044 	movi	r3,1
    fb00:	d9401d84 	addi	r5,sp,118
    fb04:	10c5883a 	add	r2,r2,r3
    fb08:	41400015 	stw	r5,0(r8)
    fb0c:	40c00115 	stw	r3,4(r8)
    fb10:	d8801c15 	stw	r2,112(sp)
    fb14:	d9001b15 	stw	r4,108(sp)
    fb18:	014001c4 	movi	r5,7
    fb1c:	2900a90e 	bge	r5,r4,fdc4 <___vfiprintf_internal_r+0xe8c>
    fb20:	1000da1e 	bne	r2,zero,fe8c <___vfiprintf_internal_r+0xf54>
    fb24:	7000ab1e 	bne	r14,zero,fdd4 <___vfiprintf_internal_r+0xe9c>
    fb28:	000b883a 	mov	r5,zero
    fb2c:	1809883a 	mov	r4,r3
    fb30:	d811883a 	mov	r8,sp
    fb34:	00c02004 	movi	r3,128
    fb38:	e0fe4d26 	beq	fp,r3,f470 <__alt_data_end+0xf000f470>
    fb3c:	4cf9c83a 	sub	fp,r9,r19
    fb40:	073e7b0e 	bge	zero,fp,f530 <__alt_data_end+0xf000f530>
    fb44:	01c00404 	movi	r7,16
    fb48:	3f01900e 	bge	r7,fp,1018c <___vfiprintf_internal_r+0x1254>
    fb4c:	00c20034 	movhi	r3,2048
    fb50:	18c0fe04 	addi	r3,r3,1016
    fb54:	d8c02415 	stw	r3,144(sp)
    fb58:	034001c4 	movi	r13,7
    fb5c:	00000506 	br	fb74 <___vfiprintf_internal_r+0xc3c>
    fb60:	29000084 	addi	r4,r5,2
    fb64:	42000204 	addi	r8,r8,8
    fb68:	180b883a 	mov	r5,r3
    fb6c:	e73ffc04 	addi	fp,fp,-16
    fb70:	3f000d0e 	bge	r7,fp,fba8 <___vfiprintf_internal_r+0xc70>
    fb74:	10800404 	addi	r2,r2,16
    fb78:	28c00044 	addi	r3,r5,1
    fb7c:	45c00015 	stw	r23,0(r8)
    fb80:	41c00115 	stw	r7,4(r8)
    fb84:	d8801c15 	stw	r2,112(sp)
    fb88:	d8c01b15 	stw	r3,108(sp)
    fb8c:	68fff40e 	bge	r13,r3,fb60 <__alt_data_end+0xf000fb60>
    fb90:	1000101e 	bne	r2,zero,fbd4 <___vfiprintf_internal_r+0xc9c>
    fb94:	e73ffc04 	addi	fp,fp,-16
    fb98:	01000044 	movi	r4,1
    fb9c:	000b883a 	mov	r5,zero
    fba0:	d811883a 	mov	r8,sp
    fba4:	3f3ff316 	blt	r7,fp,fb74 <__alt_data_end+0xf000fb74>
    fba8:	da802417 	ldw	r10,144(sp)
    fbac:	1705883a 	add	r2,r2,fp
    fbb0:	47000115 	stw	fp,4(r8)
    fbb4:	42800015 	stw	r10,0(r8)
    fbb8:	d8801c15 	stw	r2,112(sp)
    fbbc:	d9001b15 	stw	r4,108(sp)
    fbc0:	00c001c4 	movi	r3,7
    fbc4:	19003616 	blt	r3,r4,fca0 <___vfiprintf_internal_r+0xd68>
    fbc8:	42000204 	addi	r8,r8,8
    fbcc:	21000044 	addi	r4,r4,1
    fbd0:	003e5706 	br	f530 <__alt_data_end+0xf000f530>
    fbd4:	d9402117 	ldw	r5,132(sp)
    fbd8:	d9002017 	ldw	r4,128(sp)
    fbdc:	d9801a04 	addi	r6,sp,104
    fbe0:	d9c02b15 	stw	r7,172(sp)
    fbe4:	db402a15 	stw	r13,168(sp)
    fbe8:	000ee240 	call	ee24 <__sprint_r.part.0>
    fbec:	d9c02b17 	ldw	r7,172(sp)
    fbf0:	db402a17 	ldw	r13,168(sp)
    fbf4:	1000241e 	bne	r2,zero,fc88 <___vfiprintf_internal_r+0xd50>
    fbf8:	d9401b17 	ldw	r5,108(sp)
    fbfc:	d8801c17 	ldw	r2,112(sp)
    fc00:	d811883a 	mov	r8,sp
    fc04:	29000044 	addi	r4,r5,1
    fc08:	003fd806 	br	fb6c <__alt_data_end+0xf000fb6c>
    fc0c:	d9401b17 	ldw	r5,108(sp)
    fc10:	00c20034 	movhi	r3,2048
    fc14:	18c10204 	addi	r3,r3,1032
    fc18:	d8c02415 	stw	r3,144(sp)
    fc1c:	29400044 	addi	r5,r5,1
    fc20:	d8c02417 	ldw	r3,144(sp)
    fc24:	14c5883a 	add	r2,r2,r19
    fc28:	44c00115 	stw	r19,4(r8)
    fc2c:	40c00015 	stw	r3,0(r8)
    fc30:	d8801c15 	stw	r2,112(sp)
    fc34:	d9401b15 	stw	r5,108(sp)
    fc38:	00c001c4 	movi	r3,7
    fc3c:	1940070e 	bge	r3,r5,fc5c <___vfiprintf_internal_r+0xd24>
    fc40:	103e4826 	beq	r2,zero,f564 <__alt_data_end+0xf000f564>
    fc44:	d9402117 	ldw	r5,132(sp)
    fc48:	d9002017 	ldw	r4,128(sp)
    fc4c:	d9801a04 	addi	r6,sp,104
    fc50:	000ee240 	call	ee24 <__sprint_r.part.0>
    fc54:	10000c1e 	bne	r2,zero,fc88 <___vfiprintf_internal_r+0xd50>
    fc58:	d8801c17 	ldw	r2,112(sp)
    fc5c:	8c80010e 	bge	r17,r18,fc64 <___vfiprintf_internal_r+0xd2c>
    fc60:	9023883a 	mov	r17,r18
    fc64:	da802317 	ldw	r10,140(sp)
    fc68:	5455883a 	add	r10,r10,r17
    fc6c:	da802315 	stw	r10,140(sp)
    fc70:	103e4126 	beq	r2,zero,f578 <__alt_data_end+0xf000f578>
    fc74:	d9402117 	ldw	r5,132(sp)
    fc78:	d9002017 	ldw	r4,128(sp)
    fc7c:	d9801a04 	addi	r6,sp,104
    fc80:	000ee240 	call	ee24 <__sprint_r.part.0>
    fc84:	103e3c26 	beq	r2,zero,f578 <__alt_data_end+0xf000f578>
    fc88:	dd002117 	ldw	r20,132(sp)
    fc8c:	a080030b 	ldhu	r2,12(r20)
    fc90:	1080100c 	andi	r2,r2,64
    fc94:	1001231e 	bne	r2,zero,10124 <___vfiprintf_internal_r+0x11ec>
    fc98:	d8802317 	ldw	r2,140(sp)
    fc9c:	003d7b06 	br	f28c <__alt_data_end+0xf000f28c>
    fca0:	1000991e 	bne	r2,zero,ff08 <___vfiprintf_internal_r+0xfd0>
    fca4:	00c00044 	movi	r3,1
    fca8:	9805883a 	mov	r2,r19
    fcac:	dd400015 	stw	r21,0(sp)
    fcb0:	dcc00115 	stw	r19,4(sp)
    fcb4:	dcc01c15 	stw	r19,112(sp)
    fcb8:	d8c01b15 	stw	r3,108(sp)
    fcbc:	d811883a 	mov	r8,sp
    fcc0:	42000204 	addi	r8,r8,8
    fcc4:	a2c0010c 	andi	r11,r20,4
    fcc8:	583fe426 	beq	r11,zero,fc5c <__alt_data_end+0xf000fc5c>
    fccc:	8ca7c83a 	sub	r19,r17,r18
    fcd0:	04ffe20e 	bge	zero,r19,fc5c <__alt_data_end+0xf000fc5c>
    fcd4:	01c00404 	movi	r7,16
    fcd8:	3cffcc0e 	bge	r7,r19,fc0c <__alt_data_end+0xf000fc0c>
    fcdc:	02820034 	movhi	r10,2048
    fce0:	52810204 	addi	r10,r10,1032
    fce4:	d9001b17 	ldw	r4,108(sp)
    fce8:	da802415 	stw	r10,144(sp)
    fcec:	382b883a 	mov	r21,r7
    fcf0:	050001c4 	movi	r20,7
    fcf4:	df002017 	ldw	fp,128(sp)
    fcf8:	00000506 	br	fd10 <___vfiprintf_internal_r+0xdd8>
    fcfc:	21400084 	addi	r5,r4,2
    fd00:	42000204 	addi	r8,r8,8
    fd04:	1809883a 	mov	r4,r3
    fd08:	9cfffc04 	addi	r19,r19,-16
    fd0c:	acffc40e 	bge	r21,r19,fc20 <__alt_data_end+0xf000fc20>
    fd10:	10800404 	addi	r2,r2,16
    fd14:	20c00044 	addi	r3,r4,1
    fd18:	45800015 	stw	r22,0(r8)
    fd1c:	45400115 	stw	r21,4(r8)
    fd20:	d8801c15 	stw	r2,112(sp)
    fd24:	d8c01b15 	stw	r3,108(sp)
    fd28:	a0fff40e 	bge	r20,r3,fcfc <__alt_data_end+0xf000fcfc>
    fd2c:	1000041e 	bne	r2,zero,fd40 <___vfiprintf_internal_r+0xe08>
    fd30:	01400044 	movi	r5,1
    fd34:	0009883a 	mov	r4,zero
    fd38:	d811883a 	mov	r8,sp
    fd3c:	003ff206 	br	fd08 <__alt_data_end+0xf000fd08>
    fd40:	d9402117 	ldw	r5,132(sp)
    fd44:	d9801a04 	addi	r6,sp,104
    fd48:	e009883a 	mov	r4,fp
    fd4c:	000ee240 	call	ee24 <__sprint_r.part.0>
    fd50:	103fcd1e 	bne	r2,zero,fc88 <__alt_data_end+0xf000fc88>
    fd54:	d9001b17 	ldw	r4,108(sp)
    fd58:	d8801c17 	ldw	r2,112(sp)
    fd5c:	d811883a 	mov	r8,sp
    fd60:	21400044 	addi	r5,r4,1
    fd64:	003fe806 	br	fd08 <__alt_data_end+0xf000fd08>
    fd68:	d9402117 	ldw	r5,132(sp)
    fd6c:	d9002017 	ldw	r4,128(sp)
    fd70:	d9801a04 	addi	r6,sp,104
    fd74:	d9c02b15 	stw	r7,172(sp)
    fd78:	db402a15 	stw	r13,168(sp)
    fd7c:	000ee240 	call	ee24 <__sprint_r.part.0>
    fd80:	d9c02b17 	ldw	r7,172(sp)
    fd84:	db402a17 	ldw	r13,168(sp)
    fd88:	103fbf1e 	bne	r2,zero,fc88 <__alt_data_end+0xf000fc88>
    fd8c:	d9401b17 	ldw	r5,108(sp)
    fd90:	d8801c17 	ldw	r2,112(sp)
    fd94:	d811883a 	mov	r8,sp
    fd98:	29800044 	addi	r6,r5,1
    fd9c:	003dc406 	br	f4b0 <__alt_data_end+0xf000f4b0>
    fda0:	1000d21e 	bne	r2,zero,100ec <___vfiprintf_internal_r+0x11b4>
    fda4:	d8c01d87 	ldb	r3,118(sp)
    fda8:	18009526 	beq	r3,zero,10000 <___vfiprintf_internal_r+0x10c8>
    fdac:	00800044 	movi	r2,1
    fdb0:	d8c01d84 	addi	r3,sp,118
    fdb4:	1009883a 	mov	r4,r2
    fdb8:	d8c00015 	stw	r3,0(sp)
    fdbc:	d8800115 	stw	r2,4(sp)
    fdc0:	d811883a 	mov	r8,sp
    fdc4:	200b883a 	mov	r5,r4
    fdc8:	42000204 	addi	r8,r8,8
    fdcc:	21000044 	addi	r4,r4,1
    fdd0:	003d9706 	br	f430 <__alt_data_end+0xf000f430>
    fdd4:	d9001d04 	addi	r4,sp,116
    fdd8:	00800084 	movi	r2,2
    fddc:	d9000015 	stw	r4,0(sp)
    fde0:	d8800115 	stw	r2,4(sp)
    fde4:	1809883a 	mov	r4,r3
    fde8:	d811883a 	mov	r8,sp
    fdec:	200b883a 	mov	r5,r4
    fdf0:	42000204 	addi	r8,r8,8
    fdf4:	21000044 	addi	r4,r4,1
    fdf8:	003f4e06 	br	fb34 <__alt_data_end+0xf000fb34>
    fdfc:	d8001d85 	stb	zero,118(sp)
    fe00:	48005016 	blt	r9,zero,ff44 <___vfiprintf_internal_r+0x100c>
    fe04:	00ffdfc4 	movi	r3,-129
    fe08:	94c4b03a 	or	r2,r18,r19
    fe0c:	a0e8703a 	and	r20,r20,r3
    fe10:	103d4426 	beq	r2,zero,f324 <__alt_data_end+0xf000f324>
    fe14:	0039883a 	mov	fp,zero
    fe18:	d9002617 	ldw	r4,152(sp)
    fe1c:	dd401a04 	addi	r21,sp,104
    fe20:	908003cc 	andi	r2,r18,15
    fe24:	9806973a 	slli	r3,r19,28
    fe28:	2085883a 	add	r2,r4,r2
    fe2c:	9024d13a 	srli	r18,r18,4
    fe30:	10800003 	ldbu	r2,0(r2)
    fe34:	9826d13a 	srli	r19,r19,4
    fe38:	ad7fffc4 	addi	r21,r21,-1
    fe3c:	1ca4b03a 	or	r18,r3,r18
    fe40:	a8800005 	stb	r2,0(r21)
    fe44:	94c4b03a 	or	r2,r18,r19
    fe48:	103ff51e 	bne	r2,zero,fe20 <__alt_data_end+0xf000fe20>
    fe4c:	003e5906 	br	f7b4 <__alt_data_end+0xf000f7b4>
    fe50:	d9402117 	ldw	r5,132(sp)
    fe54:	d9002017 	ldw	r4,128(sp)
    fe58:	d9801a04 	addi	r6,sp,104
    fe5c:	000ee240 	call	ee24 <__sprint_r.part.0>
    fe60:	103f891e 	bne	r2,zero,fc88 <__alt_data_end+0xf000fc88>
    fe64:	d8801c17 	ldw	r2,112(sp)
    fe68:	d811883a 	mov	r8,sp
    fe6c:	003f9506 	br	fcc4 <__alt_data_end+0xf000fcc4>
    fe70:	d9402117 	ldw	r5,132(sp)
    fe74:	d9002017 	ldw	r4,128(sp)
    fe78:	d9801a04 	addi	r6,sp,104
    fe7c:	000ee240 	call	ee24 <__sprint_r.part.0>
    fe80:	103f811e 	bne	r2,zero,fc88 <__alt_data_end+0xf000fc88>
    fe84:	d811883a 	mov	r8,sp
    fe88:	003ced06 	br	f240 <__alt_data_end+0xf000f240>
    fe8c:	d9402117 	ldw	r5,132(sp)
    fe90:	d9002017 	ldw	r4,128(sp)
    fe94:	d9801a04 	addi	r6,sp,104
    fe98:	da402c15 	stw	r9,176(sp)
    fe9c:	db802a15 	stw	r14,168(sp)
    fea0:	000ee240 	call	ee24 <__sprint_r.part.0>
    fea4:	da402c17 	ldw	r9,176(sp)
    fea8:	db802a17 	ldw	r14,168(sp)
    feac:	103f761e 	bne	r2,zero,fc88 <__alt_data_end+0xf000fc88>
    feb0:	d9401b17 	ldw	r5,108(sp)
    feb4:	d8801c17 	ldw	r2,112(sp)
    feb8:	d811883a 	mov	r8,sp
    febc:	29000044 	addi	r4,r5,1
    fec0:	003d5b06 	br	f430 <__alt_data_end+0xf000f430>
    fec4:	d9402117 	ldw	r5,132(sp)
    fec8:	d9002017 	ldw	r4,128(sp)
    fecc:	d9801a04 	addi	r6,sp,104
    fed0:	da402c15 	stw	r9,176(sp)
    fed4:	000ee240 	call	ee24 <__sprint_r.part.0>
    fed8:	da402c17 	ldw	r9,176(sp)
    fedc:	103f6a1e 	bne	r2,zero,fc88 <__alt_data_end+0xf000fc88>
    fee0:	d9401b17 	ldw	r5,108(sp)
    fee4:	d8801c17 	ldw	r2,112(sp)
    fee8:	d811883a 	mov	r8,sp
    feec:	29000044 	addi	r4,r5,1
    fef0:	003f1006 	br	fb34 <__alt_data_end+0xf000fb34>
    fef4:	1000c31e 	bne	r2,zero,10204 <___vfiprintf_internal_r+0x12cc>
    fef8:	01000044 	movi	r4,1
    fefc:	000b883a 	mov	r5,zero
    ff00:	d811883a 	mov	r8,sp
    ff04:	003f0d06 	br	fb3c <__alt_data_end+0xf000fb3c>
    ff08:	d9402117 	ldw	r5,132(sp)
    ff0c:	d9002017 	ldw	r4,128(sp)
    ff10:	d9801a04 	addi	r6,sp,104
    ff14:	000ee240 	call	ee24 <__sprint_r.part.0>
    ff18:	103f5b1e 	bne	r2,zero,fc88 <__alt_data_end+0xf000fc88>
    ff1c:	d9001b17 	ldw	r4,108(sp)
    ff20:	d8801c17 	ldw	r2,112(sp)
    ff24:	d811883a 	mov	r8,sp
    ff28:	21000044 	addi	r4,r4,1
    ff2c:	003d8006 	br	f530 <__alt_data_end+0xf000f530>
    ff30:	01020034 	movhi	r4,2048
    ff34:	21009d04 	addi	r4,r4,628
    ff38:	d9002615 	stw	r4,152(sp)
    ff3c:	d8c02215 	stw	r3,136(sp)
    ff40:	1029883a 	mov	r20,r2
    ff44:	94c4b03a 	or	r2,r18,r19
    ff48:	103fb21e 	bne	r2,zero,fe14 <__alt_data_end+0xf000fe14>
    ff4c:	0039883a 	mov	fp,zero
    ff50:	00800084 	movi	r2,2
    ff54:	003e6b06 	br	f904 <__alt_data_end+0xf000f904>
    ff58:	da802217 	ldw	r10,136(sp)
    ff5c:	d8001d85 	stb	zero,118(sp)
    ff60:	0027883a 	mov	r19,zero
    ff64:	50800104 	addi	r2,r10,4
    ff68:	54800017 	ldw	r18,0(r10)
    ff6c:	483e6016 	blt	r9,zero,f8f0 <__alt_data_end+0xf000f8f0>
    ff70:	00ffdfc4 	movi	r3,-129
    ff74:	d8802215 	stw	r2,136(sp)
    ff78:	a0e8703a 	and	r20,r20,r3
    ff7c:	0039883a 	mov	fp,zero
    ff80:	903ebb26 	beq	r18,zero,fa70 <__alt_data_end+0xf000fa70>
    ff84:	00800244 	movi	r2,9
    ff88:	14bdee36 	bltu	r2,r18,f744 <__alt_data_end+0xf000f744>
    ff8c:	003eba06 	br	fa78 <__alt_data_end+0xf000fa78>
    ff90:	00800c04 	movi	r2,48
    ff94:	d8c01d45 	stb	r3,117(sp)
    ff98:	d8801d05 	stb	r2,116(sp)
    ff9c:	d8001d85 	stb	zero,118(sp)
    ffa0:	a0c00094 	ori	r3,r20,2
    ffa4:	4800a916 	blt	r9,zero,1024c <___vfiprintf_internal_r+0x1314>
    ffa8:	00bfdfc4 	movi	r2,-129
    ffac:	a096703a 	and	r11,r20,r2
    ffb0:	5d000094 	ori	r20,r11,2
    ffb4:	0039883a 	mov	fp,zero
    ffb8:	003f9706 	br	fe18 <__alt_data_end+0xf000fe18>
    ffbc:	8025883a 	mov	r18,r16
    ffc0:	003c2e06 	br	f07c <__alt_data_end+0xf000f07c>
    ffc4:	00820034 	movhi	r2,2048
    ffc8:	10809d04 	addi	r2,r2,628
    ffcc:	0039883a 	mov	fp,zero
    ffd0:	d8802615 	stw	r2,152(sp)
    ffd4:	003f9006 	br	fe18 <__alt_data_end+0xf000fe18>
    ffd8:	04a5c83a 	sub	r18,zero,r18
    ffdc:	07000b44 	movi	fp,45
    ffe0:	9004c03a 	cmpne	r2,r18,zero
    ffe4:	04e7c83a 	sub	r19,zero,r19
    ffe8:	df001d85 	stb	fp,118(sp)
    ffec:	98a7c83a 	sub	r19,r19,r2
    fff0:	48009f16 	blt	r9,zero,10270 <___vfiprintf_internal_r+0x1338>
    fff4:	00bfdfc4 	movi	r2,-129
    fff8:	a0a8703a 	and	r20,r20,r2
    fffc:	003dd006 	br	f740 <__alt_data_end+0xf000f740>
   10000:	70004c26 	beq	r14,zero,10134 <___vfiprintf_internal_r+0x11fc>
   10004:	00800084 	movi	r2,2
   10008:	d8c01d04 	addi	r3,sp,116
   1000c:	d8c00015 	stw	r3,0(sp)
   10010:	d8800115 	stw	r2,4(sp)
   10014:	01000044 	movi	r4,1
   10018:	d811883a 	mov	r8,sp
   1001c:	003f7306 	br	fdec <__alt_data_end+0xf000fdec>
   10020:	a080100c 	andi	r2,r20,64
   10024:	da802217 	ldw	r10,136(sp)
   10028:	103e0626 	beq	r2,zero,f844 <__alt_data_end+0xf000f844>
   1002c:	5480000f 	ldh	r18,0(r10)
   10030:	52800104 	addi	r10,r10,4
   10034:	da802215 	stw	r10,136(sp)
   10038:	9027d7fa 	srai	r19,r18,31
   1003c:	9805883a 	mov	r2,r19
   10040:	003db806 	br	f724 <__alt_data_end+0xf000f724>
   10044:	a080040c 	andi	r2,r20,16
   10048:	1000091e 	bne	r2,zero,10070 <___vfiprintf_internal_r+0x1138>
   1004c:	a2c0100c 	andi	r11,r20,64
   10050:	58000726 	beq	r11,zero,10070 <___vfiprintf_internal_r+0x1138>
   10054:	da802217 	ldw	r10,136(sp)
   10058:	50800017 	ldw	r2,0(r10)
   1005c:	52800104 	addi	r10,r10,4
   10060:	da802215 	stw	r10,136(sp)
   10064:	da802317 	ldw	r10,140(sp)
   10068:	1280000d 	sth	r10,0(r2)
   1006c:	003be706 	br	f00c <__alt_data_end+0xf000f00c>
   10070:	da802217 	ldw	r10,136(sp)
   10074:	50800017 	ldw	r2,0(r10)
   10078:	52800104 	addi	r10,r10,4
   1007c:	da802215 	stw	r10,136(sp)
   10080:	da802317 	ldw	r10,140(sp)
   10084:	12800015 	stw	r10,0(r2)
   10088:	003be006 	br	f00c <__alt_data_end+0xf000f00c>
   1008c:	a080100c 	andi	r2,r20,64
   10090:	da802217 	ldw	r10,136(sp)
   10094:	10003026 	beq	r2,zero,10158 <___vfiprintf_internal_r+0x1220>
   10098:	5480000b 	ldhu	r18,0(r10)
   1009c:	52800104 	addi	r10,r10,4
   100a0:	0027883a 	mov	r19,zero
   100a4:	da802215 	stw	r10,136(sp)
   100a8:	003d8006 	br	f6ac <__alt_data_end+0xf000f6ac>
   100ac:	80c00007 	ldb	r3,0(r16)
   100b0:	003c0006 	br	f0b4 <__alt_data_end+0xf000f0b4>
   100b4:	a080100c 	andi	r2,r20,64
   100b8:	d8001d85 	stb	zero,118(sp)
   100bc:	da802217 	ldw	r10,136(sp)
   100c0:	1000201e 	bne	r2,zero,10144 <___vfiprintf_internal_r+0x120c>
   100c4:	50800104 	addi	r2,r10,4
   100c8:	54800017 	ldw	r18,0(r10)
   100cc:	0027883a 	mov	r19,zero
   100d0:	483def0e 	bge	r9,zero,f890 <__alt_data_end+0xf000f890>
   100d4:	94c6b03a 	or	r3,r18,r19
   100d8:	d8802215 	stw	r2,136(sp)
   100dc:	183d4e1e 	bne	r3,zero,f618 <__alt_data_end+0xf000f618>
   100e0:	0039883a 	mov	fp,zero
   100e4:	0005883a 	mov	r2,zero
   100e8:	003e0606 	br	f904 <__alt_data_end+0xf000f904>
   100ec:	d9402117 	ldw	r5,132(sp)
   100f0:	d9002017 	ldw	r4,128(sp)
   100f4:	d9801a04 	addi	r6,sp,104
   100f8:	da402c15 	stw	r9,176(sp)
   100fc:	db802a15 	stw	r14,168(sp)
   10100:	000ee240 	call	ee24 <__sprint_r.part.0>
   10104:	da402c17 	ldw	r9,176(sp)
   10108:	db802a17 	ldw	r14,168(sp)
   1010c:	103ede1e 	bne	r2,zero,fc88 <__alt_data_end+0xf000fc88>
   10110:	d9401b17 	ldw	r5,108(sp)
   10114:	d8801c17 	ldw	r2,112(sp)
   10118:	d811883a 	mov	r8,sp
   1011c:	29000044 	addi	r4,r5,1
   10120:	003e7406 	br	faf4 <__alt_data_end+0xf000faf4>
   10124:	00bfffc4 	movi	r2,-1
   10128:	003c5806 	br	f28c <__alt_data_end+0xf000f28c>
   1012c:	d811883a 	mov	r8,sp
   10130:	003ee806 	br	fcd4 <__alt_data_end+0xf000fcd4>
   10134:	000b883a 	mov	r5,zero
   10138:	01000044 	movi	r4,1
   1013c:	d811883a 	mov	r8,sp
   10140:	003e7c06 	br	fb34 <__alt_data_end+0xf000fb34>
   10144:	50800104 	addi	r2,r10,4
   10148:	5480000b 	ldhu	r18,0(r10)
   1014c:	0027883a 	mov	r19,zero
   10150:	483dcf0e 	bge	r9,zero,f890 <__alt_data_end+0xf000f890>
   10154:	003fdf06 	br	100d4 <__alt_data_end+0xf00100d4>
   10158:	54800017 	ldw	r18,0(r10)
   1015c:	52800104 	addi	r10,r10,4
   10160:	0027883a 	mov	r19,zero
   10164:	da802215 	stw	r10,136(sp)
   10168:	003d5006 	br	f6ac <__alt_data_end+0xf000f6ac>
   1016c:	50800104 	addi	r2,r10,4
   10170:	5480000b 	ldhu	r18,0(r10)
   10174:	0027883a 	mov	r19,zero
   10178:	483f7d0e 	bge	r9,zero,ff70 <__alt_data_end+0xf000ff70>
   1017c:	003ddc06 	br	f8f0 <__alt_data_end+0xf000f8f0>
   10180:	d8c02215 	stw	r3,136(sp)
   10184:	0039883a 	mov	fp,zero
   10188:	003ddb06 	br	f8f8 <__alt_data_end+0xf000f8f8>
   1018c:	02820034 	movhi	r10,2048
   10190:	5280fe04 	addi	r10,r10,1016
   10194:	da802415 	stw	r10,144(sp)
   10198:	003e8306 	br	fba8 <__alt_data_end+0xf000fba8>
   1019c:	d8801c17 	ldw	r2,112(sp)
   101a0:	dd002117 	ldw	r20,132(sp)
   101a4:	103eb926 	beq	r2,zero,fc8c <__alt_data_end+0xf000fc8c>
   101a8:	d9002017 	ldw	r4,128(sp)
   101ac:	d9801a04 	addi	r6,sp,104
   101b0:	a00b883a 	mov	r5,r20
   101b4:	000ee240 	call	ee24 <__sprint_r.part.0>
   101b8:	003eb406 	br	fc8c <__alt_data_end+0xf000fc8c>
   101bc:	80c00043 	ldbu	r3,1(r16)
   101c0:	a5000814 	ori	r20,r20,32
   101c4:	84000044 	addi	r16,r16,1
   101c8:	18c03fcc 	andi	r3,r3,255
   101cc:	18c0201c 	xori	r3,r3,128
   101d0:	18ffe004 	addi	r3,r3,-128
   101d4:	003bb706 	br	f0b4 <__alt_data_end+0xf000f0b4>
   101d8:	a809883a 	mov	r4,r21
   101dc:	d8c02a15 	stw	r3,168(sp)
   101e0:	da002b15 	stw	r8,172(sp)
   101e4:	0007afc0 	call	7afc <strlen>
   101e8:	d8c02a17 	ldw	r3,168(sp)
   101ec:	1027883a 	mov	r19,r2
   101f0:	df001d83 	ldbu	fp,118(sp)
   101f4:	d8c02215 	stw	r3,136(sp)
   101f8:	0013883a 	mov	r9,zero
   101fc:	da002b17 	ldw	r8,172(sp)
   10200:	003c4d06 	br	f338 <__alt_data_end+0xf000f338>
   10204:	d9402117 	ldw	r5,132(sp)
   10208:	d9002017 	ldw	r4,128(sp)
   1020c:	d9801a04 	addi	r6,sp,104
   10210:	da402c15 	stw	r9,176(sp)
   10214:	000ee240 	call	ee24 <__sprint_r.part.0>
   10218:	da402c17 	ldw	r9,176(sp)
   1021c:	103e9a1e 	bne	r2,zero,fc88 <__alt_data_end+0xf000fc88>
   10220:	d9401b17 	ldw	r5,108(sp)
   10224:	d8801c17 	ldw	r2,112(sp)
   10228:	d811883a 	mov	r8,sp
   1022c:	29000044 	addi	r4,r5,1
   10230:	003e4206 	br	fb3c <__alt_data_end+0xf000fb3c>
   10234:	d9401b17 	ldw	r5,108(sp)
   10238:	01020034 	movhi	r4,2048
   1023c:	21010204 	addi	r4,r4,1032
   10240:	d9002415 	stw	r4,144(sp)
   10244:	29400044 	addi	r5,r5,1
   10248:	003c6d06 	br	f400 <__alt_data_end+0xf000f400>
   1024c:	0039883a 	mov	fp,zero
   10250:	00800084 	movi	r2,2
   10254:	10803fcc 	andi	r2,r2,255
   10258:	01000044 	movi	r4,1
   1025c:	11001e26 	beq	r2,r4,102d8 <___vfiprintf_internal_r+0x13a0>
   10260:	01000084 	movi	r4,2
   10264:	11001e1e 	bne	r2,r4,102e0 <___vfiprintf_internal_r+0x13a8>
   10268:	1829883a 	mov	r20,r3
   1026c:	003eea06 	br	fe18 <__alt_data_end+0xf000fe18>
   10270:	a007883a 	mov	r3,r20
   10274:	00800044 	movi	r2,1
   10278:	003ff606 	br	10254 <__alt_data_end+0xf0010254>
   1027c:	00800184 	movi	r2,6
   10280:	1240012e 	bgeu	r2,r9,10288 <___vfiprintf_internal_r+0x1350>
   10284:	1013883a 	mov	r9,r2
   10288:	4827883a 	mov	r19,r9
   1028c:	4825883a 	mov	r18,r9
   10290:	48001516 	blt	r9,zero,102e8 <___vfiprintf_internal_r+0x13b0>
   10294:	05420034 	movhi	r21,2048
   10298:	d8c02215 	stw	r3,136(sp)
   1029c:	ad40a204 	addi	r21,r21,648
   102a0:	003d1406 	br	f6f4 <__alt_data_end+0xf000f6f4>
   102a4:	02820034 	movhi	r10,2048
   102a8:	5280fe04 	addi	r10,r10,1016
   102ac:	da802415 	stw	r10,144(sp)
   102b0:	200d883a 	mov	r6,r4
   102b4:	003c9106 	br	f4fc <__alt_data_end+0xf000f4fc>
   102b8:	5021883a 	mov	r16,r10
   102bc:	0013883a 	mov	r9,zero
   102c0:	003b7d06 	br	f0b8 <__alt_data_end+0xf000f0b8>
   102c4:	4827883a 	mov	r19,r9
   102c8:	df001d83 	ldbu	fp,118(sp)
   102cc:	d8c02215 	stw	r3,136(sp)
   102d0:	0013883a 	mov	r9,zero
   102d4:	003c1806 	br	f338 <__alt_data_end+0xf000f338>
   102d8:	1829883a 	mov	r20,r3
   102dc:	003d1806 	br	f740 <__alt_data_end+0xf000f740>
   102e0:	1829883a 	mov	r20,r3
   102e4:	003ccd06 	br	f61c <__alt_data_end+0xf000f61c>
   102e8:	0025883a 	mov	r18,zero
   102ec:	003fe906 	br	10294 <__alt_data_end+0xf0010294>
   102f0:	d8802217 	ldw	r2,136(sp)
   102f4:	80c00043 	ldbu	r3,1(r16)
   102f8:	5021883a 	mov	r16,r10
   102fc:	12400017 	ldw	r9,0(r2)
   10300:	10800104 	addi	r2,r2,4
   10304:	d8802215 	stw	r2,136(sp)
   10308:	483faf0e 	bge	r9,zero,101c8 <__alt_data_end+0xf00101c8>
   1030c:	18c03fcc 	andi	r3,r3,255
   10310:	18c0201c 	xori	r3,r3,128
   10314:	027fffc4 	movi	r9,-1
   10318:	18ffe004 	addi	r3,r3,-128
   1031c:	003b6506 	br	f0b4 <__alt_data_end+0xf000f0b4>
   10320:	d9c01d85 	stb	r7,118(sp)
   10324:	003ca006 	br	f5a8 <__alt_data_end+0xf000f5a8>
   10328:	d9c01d85 	stb	r7,118(sp)
   1032c:	003cad06 	br	f5e4 <__alt_data_end+0xf000f5e4>
   10330:	d9c01d85 	stb	r7,118(sp)
   10334:	003d7d06 	br	f92c <__alt_data_end+0xf000f92c>
   10338:	d9c01d85 	stb	r7,118(sp)
   1033c:	003d5f06 	br	f8bc <__alt_data_end+0xf000f8bc>
   10340:	a080004c 	andi	r2,r20,1
   10344:	0039883a 	mov	fp,zero
   10348:	10000526 	beq	r2,zero,10360 <___vfiprintf_internal_r+0x1428>
   1034c:	00800c04 	movi	r2,48
   10350:	d88019c5 	stb	r2,103(sp)
   10354:	dcc02717 	ldw	r19,156(sp)
   10358:	dd4019c4 	addi	r21,sp,103
   1035c:	003bf606 	br	f338 <__alt_data_end+0xf000f338>
   10360:	0027883a 	mov	r19,zero
   10364:	dd401a04 	addi	r21,sp,104
   10368:	003bf306 	br	f338 <__alt_data_end+0xf000f338>
   1036c:	d9c01d85 	stb	r7,118(sp)
   10370:	003dc806 	br	fa94 <__alt_data_end+0xf000fa94>
   10374:	d9c01d85 	stb	r7,118(sp)
   10378:	003d3a06 	br	f864 <__alt_data_end+0xf000f864>
   1037c:	d9c01d85 	stb	r7,118(sp)
   10380:	003d2a06 	br	f82c <__alt_data_end+0xf000f82c>
   10384:	d9c01d85 	stb	r7,118(sp)
   10388:	003cde06 	br	f704 <__alt_data_end+0xf000f704>
   1038c:	d9c01d85 	stb	r7,118(sp)
   10390:	003cbc06 	br	f684 <__alt_data_end+0xf000f684>

00010394 <__vfiprintf_internal>:
   10394:	00820034 	movhi	r2,2048
   10398:	108ab704 	addi	r2,r2,10972
   1039c:	300f883a 	mov	r7,r6
   103a0:	280d883a 	mov	r6,r5
   103a4:	200b883a 	mov	r5,r4
   103a8:	11000017 	ldw	r4,0(r2)
   103ac:	000ef381 	jmpi	ef38 <___vfiprintf_internal_r>

000103b0 <__sbprintf>:
   103b0:	2880030b 	ldhu	r2,12(r5)
   103b4:	2ac01917 	ldw	r11,100(r5)
   103b8:	2a80038b 	ldhu	r10,14(r5)
   103bc:	2a400717 	ldw	r9,28(r5)
   103c0:	2a000917 	ldw	r8,36(r5)
   103c4:	defee204 	addi	sp,sp,-1144
   103c8:	00c10004 	movi	r3,1024
   103cc:	dc011a15 	stw	r16,1128(sp)
   103d0:	10bfff4c 	andi	r2,r2,65533
   103d4:	2821883a 	mov	r16,r5
   103d8:	d8cb883a 	add	r5,sp,r3
   103dc:	dc811c15 	stw	r18,1136(sp)
   103e0:	dc411b15 	stw	r17,1132(sp)
   103e4:	dfc11d15 	stw	ra,1140(sp)
   103e8:	2025883a 	mov	r18,r4
   103ec:	d881030d 	sth	r2,1036(sp)
   103f0:	dac11915 	stw	r11,1124(sp)
   103f4:	da81038d 	sth	r10,1038(sp)
   103f8:	da410715 	stw	r9,1052(sp)
   103fc:	da010915 	stw	r8,1060(sp)
   10400:	dec10015 	stw	sp,1024(sp)
   10404:	dec10415 	stw	sp,1040(sp)
   10408:	d8c10215 	stw	r3,1032(sp)
   1040c:	d8c10515 	stw	r3,1044(sp)
   10410:	d8010615 	stw	zero,1048(sp)
   10414:	000ef380 	call	ef38 <___vfiprintf_internal_r>
   10418:	1023883a 	mov	r17,r2
   1041c:	10000416 	blt	r2,zero,10430 <__sbprintf+0x80>
   10420:	d9410004 	addi	r5,sp,1024
   10424:	9009883a 	mov	r4,r18
   10428:	000ba5c0 	call	ba5c <_fflush_r>
   1042c:	10000d1e 	bne	r2,zero,10464 <__sbprintf+0xb4>
   10430:	d881030b 	ldhu	r2,1036(sp)
   10434:	1080100c 	andi	r2,r2,64
   10438:	10000326 	beq	r2,zero,10448 <__sbprintf+0x98>
   1043c:	8080030b 	ldhu	r2,12(r16)
   10440:	10801014 	ori	r2,r2,64
   10444:	8080030d 	sth	r2,12(r16)
   10448:	8805883a 	mov	r2,r17
   1044c:	dfc11d17 	ldw	ra,1140(sp)
   10450:	dc811c17 	ldw	r18,1136(sp)
   10454:	dc411b17 	ldw	r17,1132(sp)
   10458:	dc011a17 	ldw	r16,1128(sp)
   1045c:	dec11e04 	addi	sp,sp,1144
   10460:	f800283a 	ret
   10464:	047fffc4 	movi	r17,-1
   10468:	003ff106 	br	10430 <__alt_data_end+0xf0010430>

0001046c <_write_r>:
   1046c:	defffd04 	addi	sp,sp,-12
   10470:	2805883a 	mov	r2,r5
   10474:	dc000015 	stw	r16,0(sp)
   10478:	04020034 	movhi	r16,2048
   1047c:	dc400115 	stw	r17,4(sp)
   10480:	300b883a 	mov	r5,r6
   10484:	840b0004 	addi	r16,r16,11264
   10488:	2023883a 	mov	r17,r4
   1048c:	380d883a 	mov	r6,r7
   10490:	1009883a 	mov	r4,r2
   10494:	dfc00215 	stw	ra,8(sp)
   10498:	80000015 	stw	zero,0(r16)
   1049c:	0013bf00 	call	13bf0 <write>
   104a0:	00ffffc4 	movi	r3,-1
   104a4:	10c00526 	beq	r2,r3,104bc <_write_r+0x50>
   104a8:	dfc00217 	ldw	ra,8(sp)
   104ac:	dc400117 	ldw	r17,4(sp)
   104b0:	dc000017 	ldw	r16,0(sp)
   104b4:	dec00304 	addi	sp,sp,12
   104b8:	f800283a 	ret
   104bc:	80c00017 	ldw	r3,0(r16)
   104c0:	183ff926 	beq	r3,zero,104a8 <__alt_data_end+0xf00104a8>
   104c4:	88c00015 	stw	r3,0(r17)
   104c8:	003ff706 	br	104a8 <__alt_data_end+0xf00104a8>

000104cc <_close_r>:
   104cc:	defffd04 	addi	sp,sp,-12
   104d0:	dc000015 	stw	r16,0(sp)
   104d4:	04020034 	movhi	r16,2048
   104d8:	dc400115 	stw	r17,4(sp)
   104dc:	840b0004 	addi	r16,r16,11264
   104e0:	2023883a 	mov	r17,r4
   104e4:	2809883a 	mov	r4,r5
   104e8:	dfc00215 	stw	ra,8(sp)
   104ec:	80000015 	stw	zero,0(r16)
   104f0:	00134cc0 	call	134cc <close>
   104f4:	00ffffc4 	movi	r3,-1
   104f8:	10c00526 	beq	r2,r3,10510 <_close_r+0x44>
   104fc:	dfc00217 	ldw	ra,8(sp)
   10500:	dc400117 	ldw	r17,4(sp)
   10504:	dc000017 	ldw	r16,0(sp)
   10508:	dec00304 	addi	sp,sp,12
   1050c:	f800283a 	ret
   10510:	80c00017 	ldw	r3,0(r16)
   10514:	183ff926 	beq	r3,zero,104fc <__alt_data_end+0xf00104fc>
   10518:	88c00015 	stw	r3,0(r17)
   1051c:	003ff706 	br	104fc <__alt_data_end+0xf00104fc>

00010520 <_calloc_r>:
   10520:	298b383a 	mul	r5,r5,r6
   10524:	defffe04 	addi	sp,sp,-8
   10528:	dfc00115 	stw	ra,4(sp)
   1052c:	dc000015 	stw	r16,0(sp)
   10530:	000cb980 	call	cb98 <_malloc_r>
   10534:	10002926 	beq	r2,zero,105dc <_calloc_r+0xbc>
   10538:	11bfff17 	ldw	r6,-4(r2)
   1053c:	1021883a 	mov	r16,r2
   10540:	00bfff04 	movi	r2,-4
   10544:	308c703a 	and	r6,r6,r2
   10548:	00c00904 	movi	r3,36
   1054c:	308d883a 	add	r6,r6,r2
   10550:	19801636 	bltu	r3,r6,105ac <_calloc_r+0x8c>
   10554:	008004c4 	movi	r2,19
   10558:	11800b2e 	bgeu	r2,r6,10588 <_calloc_r+0x68>
   1055c:	80000015 	stw	zero,0(r16)
   10560:	80000115 	stw	zero,4(r16)
   10564:	008006c4 	movi	r2,27
   10568:	11801a2e 	bgeu	r2,r6,105d4 <_calloc_r+0xb4>
   1056c:	80000215 	stw	zero,8(r16)
   10570:	80000315 	stw	zero,12(r16)
   10574:	30c0151e 	bne	r6,r3,105cc <_calloc_r+0xac>
   10578:	80000415 	stw	zero,16(r16)
   1057c:	80800604 	addi	r2,r16,24
   10580:	80000515 	stw	zero,20(r16)
   10584:	00000106 	br	1058c <_calloc_r+0x6c>
   10588:	8005883a 	mov	r2,r16
   1058c:	10000015 	stw	zero,0(r2)
   10590:	10000115 	stw	zero,4(r2)
   10594:	10000215 	stw	zero,8(r2)
   10598:	8005883a 	mov	r2,r16
   1059c:	dfc00117 	ldw	ra,4(sp)
   105a0:	dc000017 	ldw	r16,0(sp)
   105a4:	dec00204 	addi	sp,sp,8
   105a8:	f800283a 	ret
   105ac:	000b883a 	mov	r5,zero
   105b0:	8009883a 	mov	r4,r16
   105b4:	00078940 	call	7894 <memset>
   105b8:	8005883a 	mov	r2,r16
   105bc:	dfc00117 	ldw	ra,4(sp)
   105c0:	dc000017 	ldw	r16,0(sp)
   105c4:	dec00204 	addi	sp,sp,8
   105c8:	f800283a 	ret
   105cc:	80800404 	addi	r2,r16,16
   105d0:	003fee06 	br	1058c <__alt_data_end+0xf001058c>
   105d4:	80800204 	addi	r2,r16,8
   105d8:	003fec06 	br	1058c <__alt_data_end+0xf001058c>
   105dc:	0005883a 	mov	r2,zero
   105e0:	003fee06 	br	1059c <__alt_data_end+0xf001059c>

000105e4 <_fclose_r>:
   105e4:	28003926 	beq	r5,zero,106cc <_fclose_r+0xe8>
   105e8:	defffc04 	addi	sp,sp,-16
   105ec:	dc400115 	stw	r17,4(sp)
   105f0:	dc000015 	stw	r16,0(sp)
   105f4:	dfc00315 	stw	ra,12(sp)
   105f8:	dc800215 	stw	r18,8(sp)
   105fc:	2023883a 	mov	r17,r4
   10600:	2821883a 	mov	r16,r5
   10604:	20000226 	beq	r4,zero,10610 <_fclose_r+0x2c>
   10608:	20800e17 	ldw	r2,56(r4)
   1060c:	10002726 	beq	r2,zero,106ac <_fclose_r+0xc8>
   10610:	8080030f 	ldh	r2,12(r16)
   10614:	1000071e 	bne	r2,zero,10634 <_fclose_r+0x50>
   10618:	0005883a 	mov	r2,zero
   1061c:	dfc00317 	ldw	ra,12(sp)
   10620:	dc800217 	ldw	r18,8(sp)
   10624:	dc400117 	ldw	r17,4(sp)
   10628:	dc000017 	ldw	r16,0(sp)
   1062c:	dec00404 	addi	sp,sp,16
   10630:	f800283a 	ret
   10634:	800b883a 	mov	r5,r16
   10638:	8809883a 	mov	r4,r17
   1063c:	000b8400 	call	b840 <__sflush_r>
   10640:	1025883a 	mov	r18,r2
   10644:	80800b17 	ldw	r2,44(r16)
   10648:	10000426 	beq	r2,zero,1065c <_fclose_r+0x78>
   1064c:	81400717 	ldw	r5,28(r16)
   10650:	8809883a 	mov	r4,r17
   10654:	103ee83a 	callr	r2
   10658:	10001616 	blt	r2,zero,106b4 <_fclose_r+0xd0>
   1065c:	8080030b 	ldhu	r2,12(r16)
   10660:	1080200c 	andi	r2,r2,128
   10664:	1000151e 	bne	r2,zero,106bc <_fclose_r+0xd8>
   10668:	81400c17 	ldw	r5,48(r16)
   1066c:	28000526 	beq	r5,zero,10684 <_fclose_r+0xa0>
   10670:	80801004 	addi	r2,r16,64
   10674:	28800226 	beq	r5,r2,10680 <_fclose_r+0x9c>
   10678:	8809883a 	mov	r4,r17
   1067c:	000bfac0 	call	bfac <_free_r>
   10680:	80000c15 	stw	zero,48(r16)
   10684:	81401117 	ldw	r5,68(r16)
   10688:	28000326 	beq	r5,zero,10698 <_fclose_r+0xb4>
   1068c:	8809883a 	mov	r4,r17
   10690:	000bfac0 	call	bfac <_free_r>
   10694:	80001115 	stw	zero,68(r16)
   10698:	000be480 	call	be48 <__sfp_lock_acquire>
   1069c:	8000030d 	sth	zero,12(r16)
   106a0:	000be4c0 	call	be4c <__sfp_lock_release>
   106a4:	9005883a 	mov	r2,r18
   106a8:	003fdc06 	br	1061c <__alt_data_end+0xf001061c>
   106ac:	000be380 	call	be38 <__sinit>
   106b0:	003fd706 	br	10610 <__alt_data_end+0xf0010610>
   106b4:	04bfffc4 	movi	r18,-1
   106b8:	003fe806 	br	1065c <__alt_data_end+0xf001065c>
   106bc:	81400417 	ldw	r5,16(r16)
   106c0:	8809883a 	mov	r4,r17
   106c4:	000bfac0 	call	bfac <_free_r>
   106c8:	003fe706 	br	10668 <__alt_data_end+0xf0010668>
   106cc:	0005883a 	mov	r2,zero
   106d0:	f800283a 	ret

000106d4 <fclose>:
   106d4:	00820034 	movhi	r2,2048
   106d8:	108ab704 	addi	r2,r2,10972
   106dc:	200b883a 	mov	r5,r4
   106e0:	11000017 	ldw	r4,0(r2)
   106e4:	00105e41 	jmpi	105e4 <_fclose_r>

000106e8 <__fputwc>:
   106e8:	defff804 	addi	sp,sp,-32
   106ec:	dcc00415 	stw	r19,16(sp)
   106f0:	dc800315 	stw	r18,12(sp)
   106f4:	dc000115 	stw	r16,4(sp)
   106f8:	dfc00715 	stw	ra,28(sp)
   106fc:	dd400615 	stw	r21,24(sp)
   10700:	dd000515 	stw	r20,20(sp)
   10704:	dc400215 	stw	r17,8(sp)
   10708:	2027883a 	mov	r19,r4
   1070c:	2825883a 	mov	r18,r5
   10710:	3021883a 	mov	r16,r6
   10714:	000c9880 	call	c988 <__locale_mb_cur_max>
   10718:	00c00044 	movi	r3,1
   1071c:	10c03e26 	beq	r2,r3,10818 <__fputwc+0x130>
   10720:	81c01704 	addi	r7,r16,92
   10724:	900d883a 	mov	r6,r18
   10728:	d80b883a 	mov	r5,sp
   1072c:	9809883a 	mov	r4,r19
   10730:	0010bb80 	call	10bb8 <_wcrtomb_r>
   10734:	1029883a 	mov	r20,r2
   10738:	00bfffc4 	movi	r2,-1
   1073c:	a0802026 	beq	r20,r2,107c0 <__fputwc+0xd8>
   10740:	d9400003 	ldbu	r5,0(sp)
   10744:	a0001c26 	beq	r20,zero,107b8 <__fputwc+0xd0>
   10748:	0023883a 	mov	r17,zero
   1074c:	05400284 	movi	r21,10
   10750:	00000906 	br	10778 <__fputwc+0x90>
   10754:	80800017 	ldw	r2,0(r16)
   10758:	11400005 	stb	r5,0(r2)
   1075c:	80c00017 	ldw	r3,0(r16)
   10760:	18c00044 	addi	r3,r3,1
   10764:	80c00015 	stw	r3,0(r16)
   10768:	8c400044 	addi	r17,r17,1
   1076c:	dc45883a 	add	r2,sp,r17
   10770:	8d00112e 	bgeu	r17,r20,107b8 <__fputwc+0xd0>
   10774:	11400003 	ldbu	r5,0(r2)
   10778:	80c00217 	ldw	r3,8(r16)
   1077c:	18ffffc4 	addi	r3,r3,-1
   10780:	80c00215 	stw	r3,8(r16)
   10784:	183ff30e 	bge	r3,zero,10754 <__alt_data_end+0xf0010754>
   10788:	80800617 	ldw	r2,24(r16)
   1078c:	18801916 	blt	r3,r2,107f4 <__fputwc+0x10c>
   10790:	80800017 	ldw	r2,0(r16)
   10794:	11400005 	stb	r5,0(r2)
   10798:	80800017 	ldw	r2,0(r16)
   1079c:	10c00003 	ldbu	r3,0(r2)
   107a0:	10800044 	addi	r2,r2,1
   107a4:	1d402326 	beq	r3,r21,10834 <__fputwc+0x14c>
   107a8:	80800015 	stw	r2,0(r16)
   107ac:	8c400044 	addi	r17,r17,1
   107b0:	dc45883a 	add	r2,sp,r17
   107b4:	8d3fef36 	bltu	r17,r20,10774 <__alt_data_end+0xf0010774>
   107b8:	9005883a 	mov	r2,r18
   107bc:	00000406 	br	107d0 <__fputwc+0xe8>
   107c0:	80c0030b 	ldhu	r3,12(r16)
   107c4:	a005883a 	mov	r2,r20
   107c8:	18c01014 	ori	r3,r3,64
   107cc:	80c0030d 	sth	r3,12(r16)
   107d0:	dfc00717 	ldw	ra,28(sp)
   107d4:	dd400617 	ldw	r21,24(sp)
   107d8:	dd000517 	ldw	r20,20(sp)
   107dc:	dcc00417 	ldw	r19,16(sp)
   107e0:	dc800317 	ldw	r18,12(sp)
   107e4:	dc400217 	ldw	r17,8(sp)
   107e8:	dc000117 	ldw	r16,4(sp)
   107ec:	dec00804 	addi	sp,sp,32
   107f0:	f800283a 	ret
   107f4:	800d883a 	mov	r6,r16
   107f8:	29403fcc 	andi	r5,r5,255
   107fc:	9809883a 	mov	r4,r19
   10800:	0010a600 	call	10a60 <__swbuf_r>
   10804:	10bfffe0 	cmpeqi	r2,r2,-1
   10808:	10803fcc 	andi	r2,r2,255
   1080c:	103fd626 	beq	r2,zero,10768 <__alt_data_end+0xf0010768>
   10810:	00bfffc4 	movi	r2,-1
   10814:	003fee06 	br	107d0 <__alt_data_end+0xf00107d0>
   10818:	90ffffc4 	addi	r3,r18,-1
   1081c:	01003f84 	movi	r4,254
   10820:	20ffbf36 	bltu	r4,r3,10720 <__alt_data_end+0xf0010720>
   10824:	900b883a 	mov	r5,r18
   10828:	dc800005 	stb	r18,0(sp)
   1082c:	1029883a 	mov	r20,r2
   10830:	003fc506 	br	10748 <__alt_data_end+0xf0010748>
   10834:	800d883a 	mov	r6,r16
   10838:	a80b883a 	mov	r5,r21
   1083c:	9809883a 	mov	r4,r19
   10840:	0010a600 	call	10a60 <__swbuf_r>
   10844:	10bfffe0 	cmpeqi	r2,r2,-1
   10848:	003fef06 	br	10808 <__alt_data_end+0xf0010808>

0001084c <_fputwc_r>:
   1084c:	3080030b 	ldhu	r2,12(r6)
   10850:	10c8000c 	andi	r3,r2,8192
   10854:	1800051e 	bne	r3,zero,1086c <_fputwc_r+0x20>
   10858:	30c01917 	ldw	r3,100(r6)
   1085c:	10880014 	ori	r2,r2,8192
   10860:	3080030d 	sth	r2,12(r6)
   10864:	18880014 	ori	r2,r3,8192
   10868:	30801915 	stw	r2,100(r6)
   1086c:	00106e81 	jmpi	106e8 <__fputwc>

00010870 <fputwc>:
   10870:	00820034 	movhi	r2,2048
   10874:	defffc04 	addi	sp,sp,-16
   10878:	108ab704 	addi	r2,r2,10972
   1087c:	dc000115 	stw	r16,4(sp)
   10880:	14000017 	ldw	r16,0(r2)
   10884:	dc400215 	stw	r17,8(sp)
   10888:	dfc00315 	stw	ra,12(sp)
   1088c:	2023883a 	mov	r17,r4
   10890:	80000226 	beq	r16,zero,1089c <fputwc+0x2c>
   10894:	80800e17 	ldw	r2,56(r16)
   10898:	10001026 	beq	r2,zero,108dc <fputwc+0x6c>
   1089c:	2880030b 	ldhu	r2,12(r5)
   108a0:	10c8000c 	andi	r3,r2,8192
   108a4:	1800051e 	bne	r3,zero,108bc <fputwc+0x4c>
   108a8:	28c01917 	ldw	r3,100(r5)
   108ac:	10880014 	ori	r2,r2,8192
   108b0:	2880030d 	sth	r2,12(r5)
   108b4:	18880014 	ori	r2,r3,8192
   108b8:	28801915 	stw	r2,100(r5)
   108bc:	280d883a 	mov	r6,r5
   108c0:	8009883a 	mov	r4,r16
   108c4:	880b883a 	mov	r5,r17
   108c8:	dfc00317 	ldw	ra,12(sp)
   108cc:	dc400217 	ldw	r17,8(sp)
   108d0:	dc000117 	ldw	r16,4(sp)
   108d4:	dec00404 	addi	sp,sp,16
   108d8:	00106e81 	jmpi	106e8 <__fputwc>
   108dc:	8009883a 	mov	r4,r16
   108e0:	d9400015 	stw	r5,0(sp)
   108e4:	000be380 	call	be38 <__sinit>
   108e8:	d9400017 	ldw	r5,0(sp)
   108ec:	003feb06 	br	1089c <__alt_data_end+0xf001089c>

000108f0 <_fstat_r>:
   108f0:	defffd04 	addi	sp,sp,-12
   108f4:	2805883a 	mov	r2,r5
   108f8:	dc000015 	stw	r16,0(sp)
   108fc:	04020034 	movhi	r16,2048
   10900:	dc400115 	stw	r17,4(sp)
   10904:	840b0004 	addi	r16,r16,11264
   10908:	2023883a 	mov	r17,r4
   1090c:	300b883a 	mov	r5,r6
   10910:	1009883a 	mov	r4,r2
   10914:	dfc00215 	stw	ra,8(sp)
   10918:	80000015 	stw	zero,0(r16)
   1091c:	00136040 	call	13604 <fstat>
   10920:	00ffffc4 	movi	r3,-1
   10924:	10c00526 	beq	r2,r3,1093c <_fstat_r+0x4c>
   10928:	dfc00217 	ldw	ra,8(sp)
   1092c:	dc400117 	ldw	r17,4(sp)
   10930:	dc000017 	ldw	r16,0(sp)
   10934:	dec00304 	addi	sp,sp,12
   10938:	f800283a 	ret
   1093c:	80c00017 	ldw	r3,0(r16)
   10940:	183ff926 	beq	r3,zero,10928 <__alt_data_end+0xf0010928>
   10944:	88c00015 	stw	r3,0(r17)
   10948:	003ff706 	br	10928 <__alt_data_end+0xf0010928>

0001094c <_isatty_r>:
   1094c:	defffd04 	addi	sp,sp,-12
   10950:	dc000015 	stw	r16,0(sp)
   10954:	04020034 	movhi	r16,2048
   10958:	dc400115 	stw	r17,4(sp)
   1095c:	840b0004 	addi	r16,r16,11264
   10960:	2023883a 	mov	r17,r4
   10964:	2809883a 	mov	r4,r5
   10968:	dfc00215 	stw	ra,8(sp)
   1096c:	80000015 	stw	zero,0(r16)
   10970:	00136f00 	call	136f0 <isatty>
   10974:	00ffffc4 	movi	r3,-1
   10978:	10c00526 	beq	r2,r3,10990 <_isatty_r+0x44>
   1097c:	dfc00217 	ldw	ra,8(sp)
   10980:	dc400117 	ldw	r17,4(sp)
   10984:	dc000017 	ldw	r16,0(sp)
   10988:	dec00304 	addi	sp,sp,12
   1098c:	f800283a 	ret
   10990:	80c00017 	ldw	r3,0(r16)
   10994:	183ff926 	beq	r3,zero,1097c <__alt_data_end+0xf001097c>
   10998:	88c00015 	stw	r3,0(r17)
   1099c:	003ff706 	br	1097c <__alt_data_end+0xf001097c>

000109a0 <_lseek_r>:
   109a0:	defffd04 	addi	sp,sp,-12
   109a4:	2805883a 	mov	r2,r5
   109a8:	dc000015 	stw	r16,0(sp)
   109ac:	04020034 	movhi	r16,2048
   109b0:	dc400115 	stw	r17,4(sp)
   109b4:	300b883a 	mov	r5,r6
   109b8:	840b0004 	addi	r16,r16,11264
   109bc:	2023883a 	mov	r17,r4
   109c0:	380d883a 	mov	r6,r7
   109c4:	1009883a 	mov	r4,r2
   109c8:	dfc00215 	stw	ra,8(sp)
   109cc:	80000015 	stw	zero,0(r16)
   109d0:	00137d00 	call	137d0 <lseek>
   109d4:	00ffffc4 	movi	r3,-1
   109d8:	10c00526 	beq	r2,r3,109f0 <_lseek_r+0x50>
   109dc:	dfc00217 	ldw	ra,8(sp)
   109e0:	dc400117 	ldw	r17,4(sp)
   109e4:	dc000017 	ldw	r16,0(sp)
   109e8:	dec00304 	addi	sp,sp,12
   109ec:	f800283a 	ret
   109f0:	80c00017 	ldw	r3,0(r16)
   109f4:	183ff926 	beq	r3,zero,109dc <__alt_data_end+0xf00109dc>
   109f8:	88c00015 	stw	r3,0(r17)
   109fc:	003ff706 	br	109dc <__alt_data_end+0xf00109dc>

00010a00 <_read_r>:
   10a00:	defffd04 	addi	sp,sp,-12
   10a04:	2805883a 	mov	r2,r5
   10a08:	dc000015 	stw	r16,0(sp)
   10a0c:	04020034 	movhi	r16,2048
   10a10:	dc400115 	stw	r17,4(sp)
   10a14:	300b883a 	mov	r5,r6
   10a18:	840b0004 	addi	r16,r16,11264
   10a1c:	2023883a 	mov	r17,r4
   10a20:	380d883a 	mov	r6,r7
   10a24:	1009883a 	mov	r4,r2
   10a28:	dfc00215 	stw	ra,8(sp)
   10a2c:	80000015 	stw	zero,0(r16)
   10a30:	00139a40 	call	139a4 <read>
   10a34:	00ffffc4 	movi	r3,-1
   10a38:	10c00526 	beq	r2,r3,10a50 <_read_r+0x50>
   10a3c:	dfc00217 	ldw	ra,8(sp)
   10a40:	dc400117 	ldw	r17,4(sp)
   10a44:	dc000017 	ldw	r16,0(sp)
   10a48:	dec00304 	addi	sp,sp,12
   10a4c:	f800283a 	ret
   10a50:	80c00017 	ldw	r3,0(r16)
   10a54:	183ff926 	beq	r3,zero,10a3c <__alt_data_end+0xf0010a3c>
   10a58:	88c00015 	stw	r3,0(r17)
   10a5c:	003ff706 	br	10a3c <__alt_data_end+0xf0010a3c>

00010a60 <__swbuf_r>:
   10a60:	defffb04 	addi	sp,sp,-20
   10a64:	dcc00315 	stw	r19,12(sp)
   10a68:	dc800215 	stw	r18,8(sp)
   10a6c:	dc000015 	stw	r16,0(sp)
   10a70:	dfc00415 	stw	ra,16(sp)
   10a74:	dc400115 	stw	r17,4(sp)
   10a78:	2025883a 	mov	r18,r4
   10a7c:	2827883a 	mov	r19,r5
   10a80:	3021883a 	mov	r16,r6
   10a84:	20000226 	beq	r4,zero,10a90 <__swbuf_r+0x30>
   10a88:	20800e17 	ldw	r2,56(r4)
   10a8c:	10004226 	beq	r2,zero,10b98 <__swbuf_r+0x138>
   10a90:	80800617 	ldw	r2,24(r16)
   10a94:	8100030b 	ldhu	r4,12(r16)
   10a98:	80800215 	stw	r2,8(r16)
   10a9c:	2080020c 	andi	r2,r4,8
   10aa0:	10003626 	beq	r2,zero,10b7c <__swbuf_r+0x11c>
   10aa4:	80c00417 	ldw	r3,16(r16)
   10aa8:	18003426 	beq	r3,zero,10b7c <__swbuf_r+0x11c>
   10aac:	2088000c 	andi	r2,r4,8192
   10ab0:	9c403fcc 	andi	r17,r19,255
   10ab4:	10001a26 	beq	r2,zero,10b20 <__swbuf_r+0xc0>
   10ab8:	80800017 	ldw	r2,0(r16)
   10abc:	81000517 	ldw	r4,20(r16)
   10ac0:	10c7c83a 	sub	r3,r2,r3
   10ac4:	1900200e 	bge	r3,r4,10b48 <__swbuf_r+0xe8>
   10ac8:	18c00044 	addi	r3,r3,1
   10acc:	81000217 	ldw	r4,8(r16)
   10ad0:	11400044 	addi	r5,r2,1
   10ad4:	81400015 	stw	r5,0(r16)
   10ad8:	213fffc4 	addi	r4,r4,-1
   10adc:	81000215 	stw	r4,8(r16)
   10ae0:	14c00005 	stb	r19,0(r2)
   10ae4:	80800517 	ldw	r2,20(r16)
   10ae8:	10c01e26 	beq	r2,r3,10b64 <__swbuf_r+0x104>
   10aec:	8080030b 	ldhu	r2,12(r16)
   10af0:	1080004c 	andi	r2,r2,1
   10af4:	10000226 	beq	r2,zero,10b00 <__swbuf_r+0xa0>
   10af8:	00800284 	movi	r2,10
   10afc:	88801926 	beq	r17,r2,10b64 <__swbuf_r+0x104>
   10b00:	8805883a 	mov	r2,r17
   10b04:	dfc00417 	ldw	ra,16(sp)
   10b08:	dcc00317 	ldw	r19,12(sp)
   10b0c:	dc800217 	ldw	r18,8(sp)
   10b10:	dc400117 	ldw	r17,4(sp)
   10b14:	dc000017 	ldw	r16,0(sp)
   10b18:	dec00504 	addi	sp,sp,20
   10b1c:	f800283a 	ret
   10b20:	81401917 	ldw	r5,100(r16)
   10b24:	00b7ffc4 	movi	r2,-8193
   10b28:	21080014 	ori	r4,r4,8192
   10b2c:	2884703a 	and	r2,r5,r2
   10b30:	80801915 	stw	r2,100(r16)
   10b34:	80800017 	ldw	r2,0(r16)
   10b38:	8100030d 	sth	r4,12(r16)
   10b3c:	81000517 	ldw	r4,20(r16)
   10b40:	10c7c83a 	sub	r3,r2,r3
   10b44:	193fe016 	blt	r3,r4,10ac8 <__alt_data_end+0xf0010ac8>
   10b48:	800b883a 	mov	r5,r16
   10b4c:	9009883a 	mov	r4,r18
   10b50:	000ba5c0 	call	ba5c <_fflush_r>
   10b54:	1000071e 	bne	r2,zero,10b74 <__swbuf_r+0x114>
   10b58:	80800017 	ldw	r2,0(r16)
   10b5c:	00c00044 	movi	r3,1
   10b60:	003fda06 	br	10acc <__alt_data_end+0xf0010acc>
   10b64:	800b883a 	mov	r5,r16
   10b68:	9009883a 	mov	r4,r18
   10b6c:	000ba5c0 	call	ba5c <_fflush_r>
   10b70:	103fe326 	beq	r2,zero,10b00 <__alt_data_end+0xf0010b00>
   10b74:	00bfffc4 	movi	r2,-1
   10b78:	003fe206 	br	10b04 <__alt_data_end+0xf0010b04>
   10b7c:	800b883a 	mov	r5,r16
   10b80:	9009883a 	mov	r4,r18
   10b84:	0009e640 	call	9e64 <__swsetup_r>
   10b88:	103ffa1e 	bne	r2,zero,10b74 <__alt_data_end+0xf0010b74>
   10b8c:	8100030b 	ldhu	r4,12(r16)
   10b90:	80c00417 	ldw	r3,16(r16)
   10b94:	003fc506 	br	10aac <__alt_data_end+0xf0010aac>
   10b98:	000be380 	call	be38 <__sinit>
   10b9c:	003fbc06 	br	10a90 <__alt_data_end+0xf0010a90>

00010ba0 <__swbuf>:
   10ba0:	00820034 	movhi	r2,2048
   10ba4:	108ab704 	addi	r2,r2,10972
   10ba8:	280d883a 	mov	r6,r5
   10bac:	200b883a 	mov	r5,r4
   10bb0:	11000017 	ldw	r4,0(r2)
   10bb4:	0010a601 	jmpi	10a60 <__swbuf_r>

00010bb8 <_wcrtomb_r>:
   10bb8:	defff604 	addi	sp,sp,-40
   10bbc:	00820034 	movhi	r2,2048
   10bc0:	dc800815 	stw	r18,32(sp)
   10bc4:	dc400715 	stw	r17,28(sp)
   10bc8:	dc000615 	stw	r16,24(sp)
   10bcc:	108abb04 	addi	r2,r2,10988
   10bd0:	dfc00915 	stw	ra,36(sp)
   10bd4:	2021883a 	mov	r16,r4
   10bd8:	3823883a 	mov	r17,r7
   10bdc:	14800017 	ldw	r18,0(r2)
   10be0:	28001426 	beq	r5,zero,10c34 <_wcrtomb_r+0x7c>
   10be4:	d9400415 	stw	r5,16(sp)
   10be8:	d9800515 	stw	r6,20(sp)
   10bec:	000c97c0 	call	c97c <__locale_charset>
   10bf0:	d9800517 	ldw	r6,20(sp)
   10bf4:	d9400417 	ldw	r5,16(sp)
   10bf8:	100f883a 	mov	r7,r2
   10bfc:	dc400015 	stw	r17,0(sp)
   10c00:	8009883a 	mov	r4,r16
   10c04:	903ee83a 	callr	r18
   10c08:	00ffffc4 	movi	r3,-1
   10c0c:	10c0031e 	bne	r2,r3,10c1c <_wcrtomb_r+0x64>
   10c10:	88000015 	stw	zero,0(r17)
   10c14:	00c02284 	movi	r3,138
   10c18:	80c00015 	stw	r3,0(r16)
   10c1c:	dfc00917 	ldw	ra,36(sp)
   10c20:	dc800817 	ldw	r18,32(sp)
   10c24:	dc400717 	ldw	r17,28(sp)
   10c28:	dc000617 	ldw	r16,24(sp)
   10c2c:	dec00a04 	addi	sp,sp,40
   10c30:	f800283a 	ret
   10c34:	000c97c0 	call	c97c <__locale_charset>
   10c38:	100f883a 	mov	r7,r2
   10c3c:	dc400015 	stw	r17,0(sp)
   10c40:	000d883a 	mov	r6,zero
   10c44:	d9400104 	addi	r5,sp,4
   10c48:	8009883a 	mov	r4,r16
   10c4c:	903ee83a 	callr	r18
   10c50:	003fed06 	br	10c08 <__alt_data_end+0xf0010c08>

00010c54 <wcrtomb>:
   10c54:	defff604 	addi	sp,sp,-40
   10c58:	00820034 	movhi	r2,2048
   10c5c:	dc800615 	stw	r18,24(sp)
   10c60:	dc400515 	stw	r17,20(sp)
   10c64:	108ab704 	addi	r2,r2,10972
   10c68:	dfc00915 	stw	ra,36(sp)
   10c6c:	dd000815 	stw	r20,32(sp)
   10c70:	dcc00715 	stw	r19,28(sp)
   10c74:	dc000415 	stw	r16,16(sp)
   10c78:	3025883a 	mov	r18,r6
   10c7c:	14400017 	ldw	r17,0(r2)
   10c80:	20001926 	beq	r4,zero,10ce8 <wcrtomb+0x94>
   10c84:	00820034 	movhi	r2,2048
   10c88:	108abb04 	addi	r2,r2,10988
   10c8c:	15000017 	ldw	r20,0(r2)
   10c90:	2021883a 	mov	r16,r4
   10c94:	2827883a 	mov	r19,r5
   10c98:	000c97c0 	call	c97c <__locale_charset>
   10c9c:	100f883a 	mov	r7,r2
   10ca0:	dc800015 	stw	r18,0(sp)
   10ca4:	980d883a 	mov	r6,r19
   10ca8:	800b883a 	mov	r5,r16
   10cac:	8809883a 	mov	r4,r17
   10cb0:	a03ee83a 	callr	r20
   10cb4:	00ffffc4 	movi	r3,-1
   10cb8:	10c0031e 	bne	r2,r3,10cc8 <wcrtomb+0x74>
   10cbc:	90000015 	stw	zero,0(r18)
   10cc0:	00c02284 	movi	r3,138
   10cc4:	88c00015 	stw	r3,0(r17)
   10cc8:	dfc00917 	ldw	ra,36(sp)
   10ccc:	dd000817 	ldw	r20,32(sp)
   10cd0:	dcc00717 	ldw	r19,28(sp)
   10cd4:	dc800617 	ldw	r18,24(sp)
   10cd8:	dc400517 	ldw	r17,20(sp)
   10cdc:	dc000417 	ldw	r16,16(sp)
   10ce0:	dec00a04 	addi	sp,sp,40
   10ce4:	f800283a 	ret
   10ce8:	00820034 	movhi	r2,2048
   10cec:	108abb04 	addi	r2,r2,10988
   10cf0:	14000017 	ldw	r16,0(r2)
   10cf4:	000c97c0 	call	c97c <__locale_charset>
   10cf8:	100f883a 	mov	r7,r2
   10cfc:	dc800015 	stw	r18,0(sp)
   10d00:	000d883a 	mov	r6,zero
   10d04:	d9400104 	addi	r5,sp,4
   10d08:	8809883a 	mov	r4,r17
   10d0c:	803ee83a 	callr	r16
   10d10:	003fe806 	br	10cb4 <__alt_data_end+0xf0010cb4>

00010d14 <__ascii_wctomb>:
   10d14:	28000526 	beq	r5,zero,10d2c <__ascii_wctomb+0x18>
   10d18:	00803fc4 	movi	r2,255
   10d1c:	11800536 	bltu	r2,r6,10d34 <__ascii_wctomb+0x20>
   10d20:	29800005 	stb	r6,0(r5)
   10d24:	00800044 	movi	r2,1
   10d28:	f800283a 	ret
   10d2c:	0005883a 	mov	r2,zero
   10d30:	f800283a 	ret
   10d34:	00802284 	movi	r2,138
   10d38:	20800015 	stw	r2,0(r4)
   10d3c:	00bfffc4 	movi	r2,-1
   10d40:	f800283a 	ret

00010d44 <_wctomb_r>:
   10d44:	00820034 	movhi	r2,2048
   10d48:	defff904 	addi	sp,sp,-28
   10d4c:	108abb04 	addi	r2,r2,10988
   10d50:	dfc00615 	stw	ra,24(sp)
   10d54:	dc400515 	stw	r17,20(sp)
   10d58:	dc000415 	stw	r16,16(sp)
   10d5c:	3823883a 	mov	r17,r7
   10d60:	14000017 	ldw	r16,0(r2)
   10d64:	d9000115 	stw	r4,4(sp)
   10d68:	d9400215 	stw	r5,8(sp)
   10d6c:	d9800315 	stw	r6,12(sp)
   10d70:	000c97c0 	call	c97c <__locale_charset>
   10d74:	d9800317 	ldw	r6,12(sp)
   10d78:	d9400217 	ldw	r5,8(sp)
   10d7c:	d9000117 	ldw	r4,4(sp)
   10d80:	100f883a 	mov	r7,r2
   10d84:	dc400015 	stw	r17,0(sp)
   10d88:	803ee83a 	callr	r16
   10d8c:	dfc00617 	ldw	ra,24(sp)
   10d90:	dc400517 	ldw	r17,20(sp)
   10d94:	dc000417 	ldw	r16,16(sp)
   10d98:	dec00704 	addi	sp,sp,28
   10d9c:	f800283a 	ret

00010da0 <__udivdi3>:
   10da0:	defff504 	addi	sp,sp,-44
   10da4:	dcc00415 	stw	r19,16(sp)
   10da8:	dc000115 	stw	r16,4(sp)
   10dac:	dfc00a15 	stw	ra,40(sp)
   10db0:	df000915 	stw	fp,36(sp)
   10db4:	ddc00815 	stw	r23,32(sp)
   10db8:	dd800715 	stw	r22,28(sp)
   10dbc:	dd400615 	stw	r21,24(sp)
   10dc0:	dd000515 	stw	r20,20(sp)
   10dc4:	dc800315 	stw	r18,12(sp)
   10dc8:	dc400215 	stw	r17,8(sp)
   10dcc:	2027883a 	mov	r19,r4
   10dd0:	2821883a 	mov	r16,r5
   10dd4:	3800411e 	bne	r7,zero,10edc <__udivdi3+0x13c>
   10dd8:	3023883a 	mov	r17,r6
   10ddc:	2025883a 	mov	r18,r4
   10de0:	2980522e 	bgeu	r5,r6,10f2c <__udivdi3+0x18c>
   10de4:	00bfffd4 	movui	r2,65535
   10de8:	282d883a 	mov	r22,r5
   10dec:	1180a836 	bltu	r2,r6,11090 <__udivdi3+0x2f0>
   10df0:	00803fc4 	movi	r2,255
   10df4:	1185803a 	cmpltu	r2,r2,r6
   10df8:	100490fa 	slli	r2,r2,3
   10dfc:	3086d83a 	srl	r3,r6,r2
   10e00:	01020034 	movhi	r4,2048
   10e04:	210052c4 	addi	r4,r4,331
   10e08:	20c7883a 	add	r3,r4,r3
   10e0c:	18c00003 	ldbu	r3,0(r3)
   10e10:	1885883a 	add	r2,r3,r2
   10e14:	00c00804 	movi	r3,32
   10e18:	1887c83a 	sub	r3,r3,r2
   10e1c:	18000526 	beq	r3,zero,10e34 <__udivdi3+0x94>
   10e20:	80e0983a 	sll	r16,r16,r3
   10e24:	9884d83a 	srl	r2,r19,r2
   10e28:	30e2983a 	sll	r17,r6,r3
   10e2c:	98e4983a 	sll	r18,r19,r3
   10e30:	142cb03a 	or	r22,r2,r16
   10e34:	882ad43a 	srli	r21,r17,16
   10e38:	b009883a 	mov	r4,r22
   10e3c:	8d3fffcc 	andi	r20,r17,65535
   10e40:	a80b883a 	mov	r5,r21
   10e44:	00076780 	call	7678 <__umodsi3>
   10e48:	b009883a 	mov	r4,r22
   10e4c:	a80b883a 	mov	r5,r21
   10e50:	1027883a 	mov	r19,r2
   10e54:	00076140 	call	7614 <__udivsi3>
   10e58:	102d883a 	mov	r22,r2
   10e5c:	9826943a 	slli	r19,r19,16
   10e60:	9004d43a 	srli	r2,r18,16
   10e64:	a5a1383a 	mul	r16,r20,r22
   10e68:	14c4b03a 	or	r2,r2,r19
   10e6c:	1400052e 	bgeu	r2,r16,10e84 <__udivdi3+0xe4>
   10e70:	1445883a 	add	r2,r2,r17
   10e74:	b0ffffc4 	addi	r3,r22,-1
   10e78:	14400136 	bltu	r2,r17,10e80 <__udivdi3+0xe0>
   10e7c:	14012336 	bltu	r2,r16,1130c <__udivdi3+0x56c>
   10e80:	182d883a 	mov	r22,r3
   10e84:	1421c83a 	sub	r16,r2,r16
   10e88:	a80b883a 	mov	r5,r21
   10e8c:	8009883a 	mov	r4,r16
   10e90:	00076780 	call	7678 <__umodsi3>
   10e94:	1027883a 	mov	r19,r2
   10e98:	a80b883a 	mov	r5,r21
   10e9c:	8009883a 	mov	r4,r16
   10ea0:	00076140 	call	7614 <__udivsi3>
   10ea4:	9826943a 	slli	r19,r19,16
   10ea8:	a0a9383a 	mul	r20,r20,r2
   10eac:	94bfffcc 	andi	r18,r18,65535
   10eb0:	94e4b03a 	or	r18,r18,r19
   10eb4:	9500052e 	bgeu	r18,r20,10ecc <__udivdi3+0x12c>
   10eb8:	8ca5883a 	add	r18,r17,r18
   10ebc:	10ffffc4 	addi	r3,r2,-1
   10ec0:	9440f136 	bltu	r18,r17,11288 <__udivdi3+0x4e8>
   10ec4:	9500f02e 	bgeu	r18,r20,11288 <__udivdi3+0x4e8>
   10ec8:	10bfff84 	addi	r2,r2,-2
   10ecc:	b00c943a 	slli	r6,r22,16
   10ed0:	0007883a 	mov	r3,zero
   10ed4:	3084b03a 	or	r2,r6,r2
   10ed8:	00005906 	br	11040 <__udivdi3+0x2a0>
   10edc:	29c05636 	bltu	r5,r7,11038 <__udivdi3+0x298>
   10ee0:	00bfffd4 	movui	r2,65535
   10ee4:	11c0622e 	bgeu	r2,r7,11070 <__udivdi3+0x2d0>
   10ee8:	00804034 	movhi	r2,256
   10eec:	10bfffc4 	addi	r2,r2,-1
   10ef0:	11c0ee36 	bltu	r2,r7,112ac <__udivdi3+0x50c>
   10ef4:	00800404 	movi	r2,16
   10ef8:	3886d83a 	srl	r3,r7,r2
   10efc:	01020034 	movhi	r4,2048
   10f00:	210052c4 	addi	r4,r4,331
   10f04:	20c7883a 	add	r3,r4,r3
   10f08:	18c00003 	ldbu	r3,0(r3)
   10f0c:	05400804 	movi	r21,32
   10f10:	1885883a 	add	r2,r3,r2
   10f14:	a8abc83a 	sub	r21,r21,r2
   10f18:	a800621e 	bne	r21,zero,110a4 <__udivdi3+0x304>
   10f1c:	3c00e936 	bltu	r7,r16,112c4 <__udivdi3+0x524>
   10f20:	9985403a 	cmpgeu	r2,r19,r6
   10f24:	0007883a 	mov	r3,zero
   10f28:	00004506 	br	11040 <__udivdi3+0x2a0>
   10f2c:	3000041e 	bne	r6,zero,10f40 <__udivdi3+0x1a0>
   10f30:	000b883a 	mov	r5,zero
   10f34:	01000044 	movi	r4,1
   10f38:	00076140 	call	7614 <__udivsi3>
   10f3c:	1023883a 	mov	r17,r2
   10f40:	00bfffd4 	movui	r2,65535
   10f44:	14404e2e 	bgeu	r2,r17,11080 <__udivdi3+0x2e0>
   10f48:	00804034 	movhi	r2,256
   10f4c:	10bfffc4 	addi	r2,r2,-1
   10f50:	1440d836 	bltu	r2,r17,112b4 <__udivdi3+0x514>
   10f54:	00800404 	movi	r2,16
   10f58:	8886d83a 	srl	r3,r17,r2
   10f5c:	01020034 	movhi	r4,2048
   10f60:	210052c4 	addi	r4,r4,331
   10f64:	20c7883a 	add	r3,r4,r3
   10f68:	18c00003 	ldbu	r3,0(r3)
   10f6c:	1885883a 	add	r2,r3,r2
   10f70:	00c00804 	movi	r3,32
   10f74:	1887c83a 	sub	r3,r3,r2
   10f78:	18008f1e 	bne	r3,zero,111b8 <__udivdi3+0x418>
   10f7c:	882ad43a 	srli	r21,r17,16
   10f80:	8461c83a 	sub	r16,r16,r17
   10f84:	8d3fffcc 	andi	r20,r17,65535
   10f88:	00c00044 	movi	r3,1
   10f8c:	8009883a 	mov	r4,r16
   10f90:	a80b883a 	mov	r5,r21
   10f94:	d8c00015 	stw	r3,0(sp)
   10f98:	00076780 	call	7678 <__umodsi3>
   10f9c:	8009883a 	mov	r4,r16
   10fa0:	a80b883a 	mov	r5,r21
   10fa4:	1027883a 	mov	r19,r2
   10fa8:	00076140 	call	7614 <__udivsi3>
   10fac:	9826943a 	slli	r19,r19,16
   10fb0:	9008d43a 	srli	r4,r18,16
   10fb4:	1521383a 	mul	r16,r2,r20
   10fb8:	102d883a 	mov	r22,r2
   10fbc:	24c8b03a 	or	r4,r4,r19
   10fc0:	d8c00017 	ldw	r3,0(sp)
   10fc4:	2400052e 	bgeu	r4,r16,10fdc <__udivdi3+0x23c>
   10fc8:	2449883a 	add	r4,r4,r17
   10fcc:	b0bfffc4 	addi	r2,r22,-1
   10fd0:	24400136 	bltu	r4,r17,10fd8 <__udivdi3+0x238>
   10fd4:	2400ca36 	bltu	r4,r16,11300 <__udivdi3+0x560>
   10fd8:	102d883a 	mov	r22,r2
   10fdc:	2421c83a 	sub	r16,r4,r16
   10fe0:	a80b883a 	mov	r5,r21
   10fe4:	8009883a 	mov	r4,r16
   10fe8:	d8c00015 	stw	r3,0(sp)
   10fec:	00076780 	call	7678 <__umodsi3>
   10ff0:	1027883a 	mov	r19,r2
   10ff4:	a80b883a 	mov	r5,r21
   10ff8:	8009883a 	mov	r4,r16
   10ffc:	00076140 	call	7614 <__udivsi3>
   11000:	9826943a 	slli	r19,r19,16
   11004:	1529383a 	mul	r20,r2,r20
   11008:	94bfffcc 	andi	r18,r18,65535
   1100c:	94e4b03a 	or	r18,r18,r19
   11010:	d8c00017 	ldw	r3,0(sp)
   11014:	9500052e 	bgeu	r18,r20,1102c <__udivdi3+0x28c>
   11018:	8ca5883a 	add	r18,r17,r18
   1101c:	113fffc4 	addi	r4,r2,-1
   11020:	94409736 	bltu	r18,r17,11280 <__udivdi3+0x4e0>
   11024:	9500962e 	bgeu	r18,r20,11280 <__udivdi3+0x4e0>
   11028:	10bfff84 	addi	r2,r2,-2
   1102c:	b00c943a 	slli	r6,r22,16
   11030:	3084b03a 	or	r2,r6,r2
   11034:	00000206 	br	11040 <__udivdi3+0x2a0>
   11038:	0007883a 	mov	r3,zero
   1103c:	0005883a 	mov	r2,zero
   11040:	dfc00a17 	ldw	ra,40(sp)
   11044:	df000917 	ldw	fp,36(sp)
   11048:	ddc00817 	ldw	r23,32(sp)
   1104c:	dd800717 	ldw	r22,28(sp)
   11050:	dd400617 	ldw	r21,24(sp)
   11054:	dd000517 	ldw	r20,20(sp)
   11058:	dcc00417 	ldw	r19,16(sp)
   1105c:	dc800317 	ldw	r18,12(sp)
   11060:	dc400217 	ldw	r17,8(sp)
   11064:	dc000117 	ldw	r16,4(sp)
   11068:	dec00b04 	addi	sp,sp,44
   1106c:	f800283a 	ret
   11070:	00803fc4 	movi	r2,255
   11074:	11c5803a 	cmpltu	r2,r2,r7
   11078:	100490fa 	slli	r2,r2,3
   1107c:	003f9e06 	br	10ef8 <__alt_data_end+0xf0010ef8>
   11080:	00803fc4 	movi	r2,255
   11084:	1445803a 	cmpltu	r2,r2,r17
   11088:	100490fa 	slli	r2,r2,3
   1108c:	003fb206 	br	10f58 <__alt_data_end+0xf0010f58>
   11090:	00804034 	movhi	r2,256
   11094:	10bfffc4 	addi	r2,r2,-1
   11098:	11808836 	bltu	r2,r6,112bc <__udivdi3+0x51c>
   1109c:	00800404 	movi	r2,16
   110a0:	003f5606 	br	10dfc <__alt_data_end+0xf0010dfc>
   110a4:	30aed83a 	srl	r23,r6,r2
   110a8:	3d4e983a 	sll	r7,r7,r21
   110ac:	80acd83a 	srl	r22,r16,r2
   110b0:	9884d83a 	srl	r2,r19,r2
   110b4:	3deeb03a 	or	r23,r7,r23
   110b8:	b824d43a 	srli	r18,r23,16
   110bc:	8560983a 	sll	r16,r16,r21
   110c0:	b009883a 	mov	r4,r22
   110c4:	900b883a 	mov	r5,r18
   110c8:	3568983a 	sll	r20,r6,r21
   110cc:	1420b03a 	or	r16,r2,r16
   110d0:	00076780 	call	7678 <__umodsi3>
   110d4:	b009883a 	mov	r4,r22
   110d8:	900b883a 	mov	r5,r18
   110dc:	1023883a 	mov	r17,r2
   110e0:	00076140 	call	7614 <__udivsi3>
   110e4:	8808943a 	slli	r4,r17,16
   110e8:	bf3fffcc 	andi	fp,r23,65535
   110ec:	8006d43a 	srli	r3,r16,16
   110f0:	e0a3383a 	mul	r17,fp,r2
   110f4:	100d883a 	mov	r6,r2
   110f8:	1906b03a 	or	r3,r3,r4
   110fc:	1c40042e 	bgeu	r3,r17,11110 <__udivdi3+0x370>
   11100:	1dc7883a 	add	r3,r3,r23
   11104:	10bfffc4 	addi	r2,r2,-1
   11108:	1dc0752e 	bgeu	r3,r23,112e0 <__udivdi3+0x540>
   1110c:	100d883a 	mov	r6,r2
   11110:	1c63c83a 	sub	r17,r3,r17
   11114:	900b883a 	mov	r5,r18
   11118:	8809883a 	mov	r4,r17
   1111c:	d9800015 	stw	r6,0(sp)
   11120:	00076780 	call	7678 <__umodsi3>
   11124:	102d883a 	mov	r22,r2
   11128:	8809883a 	mov	r4,r17
   1112c:	900b883a 	mov	r5,r18
   11130:	00076140 	call	7614 <__udivsi3>
   11134:	b02c943a 	slli	r22,r22,16
   11138:	e089383a 	mul	r4,fp,r2
   1113c:	843fffcc 	andi	r16,r16,65535
   11140:	85a0b03a 	or	r16,r16,r22
   11144:	d9800017 	ldw	r6,0(sp)
   11148:	8100042e 	bgeu	r16,r4,1115c <__udivdi3+0x3bc>
   1114c:	85e1883a 	add	r16,r16,r23
   11150:	10ffffc4 	addi	r3,r2,-1
   11154:	85c05e2e 	bgeu	r16,r23,112d0 <__udivdi3+0x530>
   11158:	1805883a 	mov	r2,r3
   1115c:	300c943a 	slli	r6,r6,16
   11160:	a17fffcc 	andi	r5,r20,65535
   11164:	a028d43a 	srli	r20,r20,16
   11168:	3084b03a 	or	r2,r6,r2
   1116c:	10ffffcc 	andi	r3,r2,65535
   11170:	100cd43a 	srli	r6,r2,16
   11174:	194f383a 	mul	r7,r3,r5
   11178:	1d07383a 	mul	r3,r3,r20
   1117c:	314b383a 	mul	r5,r6,r5
   11180:	3810d43a 	srli	r8,r7,16
   11184:	8121c83a 	sub	r16,r16,r4
   11188:	1947883a 	add	r3,r3,r5
   1118c:	40c7883a 	add	r3,r8,r3
   11190:	350d383a 	mul	r6,r6,r20
   11194:	1940022e 	bgeu	r3,r5,111a0 <__udivdi3+0x400>
   11198:	01000074 	movhi	r4,1
   1119c:	310d883a 	add	r6,r6,r4
   111a0:	1828d43a 	srli	r20,r3,16
   111a4:	a18d883a 	add	r6,r20,r6
   111a8:	81803e36 	bltu	r16,r6,112a4 <__udivdi3+0x504>
   111ac:	81803826 	beq	r16,r6,11290 <__udivdi3+0x4f0>
   111b0:	0007883a 	mov	r3,zero
   111b4:	003fa206 	br	11040 <__alt_data_end+0xf0011040>
   111b8:	88e2983a 	sll	r17,r17,r3
   111bc:	80a8d83a 	srl	r20,r16,r2
   111c0:	80e0983a 	sll	r16,r16,r3
   111c4:	882ad43a 	srli	r21,r17,16
   111c8:	9884d83a 	srl	r2,r19,r2
   111cc:	a009883a 	mov	r4,r20
   111d0:	a80b883a 	mov	r5,r21
   111d4:	142eb03a 	or	r23,r2,r16
   111d8:	98e4983a 	sll	r18,r19,r3
   111dc:	00076780 	call	7678 <__umodsi3>
   111e0:	a009883a 	mov	r4,r20
   111e4:	a80b883a 	mov	r5,r21
   111e8:	1021883a 	mov	r16,r2
   111ec:	00076140 	call	7614 <__udivsi3>
   111f0:	1039883a 	mov	fp,r2
   111f4:	8d3fffcc 	andi	r20,r17,65535
   111f8:	8020943a 	slli	r16,r16,16
   111fc:	b804d43a 	srli	r2,r23,16
   11200:	a72d383a 	mul	r22,r20,fp
   11204:	1404b03a 	or	r2,r2,r16
   11208:	1580062e 	bgeu	r2,r22,11224 <__udivdi3+0x484>
   1120c:	1445883a 	add	r2,r2,r17
   11210:	e0ffffc4 	addi	r3,fp,-1
   11214:	14403836 	bltu	r2,r17,112f8 <__udivdi3+0x558>
   11218:	1580372e 	bgeu	r2,r22,112f8 <__udivdi3+0x558>
   1121c:	e73fff84 	addi	fp,fp,-2
   11220:	1445883a 	add	r2,r2,r17
   11224:	15adc83a 	sub	r22,r2,r22
   11228:	a80b883a 	mov	r5,r21
   1122c:	b009883a 	mov	r4,r22
   11230:	00076780 	call	7678 <__umodsi3>
   11234:	1027883a 	mov	r19,r2
   11238:	b009883a 	mov	r4,r22
   1123c:	a80b883a 	mov	r5,r21
   11240:	00076140 	call	7614 <__udivsi3>
   11244:	9826943a 	slli	r19,r19,16
   11248:	a0a1383a 	mul	r16,r20,r2
   1124c:	b93fffcc 	andi	r4,r23,65535
   11250:	24c8b03a 	or	r4,r4,r19
   11254:	2400062e 	bgeu	r4,r16,11270 <__udivdi3+0x4d0>
   11258:	2449883a 	add	r4,r4,r17
   1125c:	10ffffc4 	addi	r3,r2,-1
   11260:	24402336 	bltu	r4,r17,112f0 <__udivdi3+0x550>
   11264:	2400222e 	bgeu	r4,r16,112f0 <__udivdi3+0x550>
   11268:	10bfff84 	addi	r2,r2,-2
   1126c:	2449883a 	add	r4,r4,r17
   11270:	e038943a 	slli	fp,fp,16
   11274:	2421c83a 	sub	r16,r4,r16
   11278:	e086b03a 	or	r3,fp,r2
   1127c:	003f4306 	br	10f8c <__alt_data_end+0xf0010f8c>
   11280:	2005883a 	mov	r2,r4
   11284:	003f6906 	br	1102c <__alt_data_end+0xf001102c>
   11288:	1805883a 	mov	r2,r3
   1128c:	003f0f06 	br	10ecc <__alt_data_end+0xf0010ecc>
   11290:	1806943a 	slli	r3,r3,16
   11294:	9d66983a 	sll	r19,r19,r21
   11298:	39ffffcc 	andi	r7,r7,65535
   1129c:	19c7883a 	add	r3,r3,r7
   112a0:	98ffc32e 	bgeu	r19,r3,111b0 <__alt_data_end+0xf00111b0>
   112a4:	10bfffc4 	addi	r2,r2,-1
   112a8:	003fc106 	br	111b0 <__alt_data_end+0xf00111b0>
   112ac:	00800604 	movi	r2,24
   112b0:	003f1106 	br	10ef8 <__alt_data_end+0xf0010ef8>
   112b4:	00800604 	movi	r2,24
   112b8:	003f2706 	br	10f58 <__alt_data_end+0xf0010f58>
   112bc:	00800604 	movi	r2,24
   112c0:	003ece06 	br	10dfc <__alt_data_end+0xf0010dfc>
   112c4:	0007883a 	mov	r3,zero
   112c8:	00800044 	movi	r2,1
   112cc:	003f5c06 	br	11040 <__alt_data_end+0xf0011040>
   112d0:	813fa12e 	bgeu	r16,r4,11158 <__alt_data_end+0xf0011158>
   112d4:	10bfff84 	addi	r2,r2,-2
   112d8:	85e1883a 	add	r16,r16,r23
   112dc:	003f9f06 	br	1115c <__alt_data_end+0xf001115c>
   112e0:	1c7f8a2e 	bgeu	r3,r17,1110c <__alt_data_end+0xf001110c>
   112e4:	31bfff84 	addi	r6,r6,-2
   112e8:	1dc7883a 	add	r3,r3,r23
   112ec:	003f8806 	br	11110 <__alt_data_end+0xf0011110>
   112f0:	1805883a 	mov	r2,r3
   112f4:	003fde06 	br	11270 <__alt_data_end+0xf0011270>
   112f8:	1839883a 	mov	fp,r3
   112fc:	003fc906 	br	11224 <__alt_data_end+0xf0011224>
   11300:	b5bfff84 	addi	r22,r22,-2
   11304:	2449883a 	add	r4,r4,r17
   11308:	003f3406 	br	10fdc <__alt_data_end+0xf0010fdc>
   1130c:	b5bfff84 	addi	r22,r22,-2
   11310:	1445883a 	add	r2,r2,r17
   11314:	003edb06 	br	10e84 <__alt_data_end+0xf0010e84>

00011318 <__umoddi3>:
   11318:	defff404 	addi	sp,sp,-48
   1131c:	df000a15 	stw	fp,40(sp)
   11320:	dc400315 	stw	r17,12(sp)
   11324:	dc000215 	stw	r16,8(sp)
   11328:	dfc00b15 	stw	ra,44(sp)
   1132c:	ddc00915 	stw	r23,36(sp)
   11330:	dd800815 	stw	r22,32(sp)
   11334:	dd400715 	stw	r21,28(sp)
   11338:	dd000615 	stw	r20,24(sp)
   1133c:	dcc00515 	stw	r19,20(sp)
   11340:	dc800415 	stw	r18,16(sp)
   11344:	2021883a 	mov	r16,r4
   11348:	2823883a 	mov	r17,r5
   1134c:	2839883a 	mov	fp,r5
   11350:	38003c1e 	bne	r7,zero,11444 <__umoddi3+0x12c>
   11354:	3027883a 	mov	r19,r6
   11358:	2029883a 	mov	r20,r4
   1135c:	2980512e 	bgeu	r5,r6,114a4 <__umoddi3+0x18c>
   11360:	00bfffd4 	movui	r2,65535
   11364:	11809a36 	bltu	r2,r6,115d0 <__umoddi3+0x2b8>
   11368:	01003fc4 	movi	r4,255
   1136c:	2189803a 	cmpltu	r4,r4,r6
   11370:	200890fa 	slli	r4,r4,3
   11374:	3104d83a 	srl	r2,r6,r4
   11378:	00c20034 	movhi	r3,2048
   1137c:	18c052c4 	addi	r3,r3,331
   11380:	1885883a 	add	r2,r3,r2
   11384:	10c00003 	ldbu	r3,0(r2)
   11388:	00800804 	movi	r2,32
   1138c:	1909883a 	add	r4,r3,r4
   11390:	1125c83a 	sub	r18,r2,r4
   11394:	90000526 	beq	r18,zero,113ac <__umoddi3+0x94>
   11398:	8ca2983a 	sll	r17,r17,r18
   1139c:	8108d83a 	srl	r4,r16,r4
   113a0:	34a6983a 	sll	r19,r6,r18
   113a4:	84a8983a 	sll	r20,r16,r18
   113a8:	2478b03a 	or	fp,r4,r17
   113ac:	982ed43a 	srli	r23,r19,16
   113b0:	e009883a 	mov	r4,fp
   113b4:	9dbfffcc 	andi	r22,r19,65535
   113b8:	b80b883a 	mov	r5,r23
   113bc:	00076780 	call	7678 <__umodsi3>
   113c0:	e009883a 	mov	r4,fp
   113c4:	b80b883a 	mov	r5,r23
   113c8:	102b883a 	mov	r21,r2
   113cc:	00076140 	call	7614 <__udivsi3>
   113d0:	a806943a 	slli	r3,r21,16
   113d4:	a008d43a 	srli	r4,r20,16
   113d8:	b085383a 	mul	r2,r22,r2
   113dc:	20c8b03a 	or	r4,r4,r3
   113e0:	2080032e 	bgeu	r4,r2,113f0 <__umoddi3+0xd8>
   113e4:	24c9883a 	add	r4,r4,r19
   113e8:	24c00136 	bltu	r4,r19,113f0 <__umoddi3+0xd8>
   113ec:	20811036 	bltu	r4,r2,11830 <__umoddi3+0x518>
   113f0:	20abc83a 	sub	r21,r4,r2
   113f4:	b80b883a 	mov	r5,r23
   113f8:	a809883a 	mov	r4,r21
   113fc:	00076780 	call	7678 <__umodsi3>
   11400:	1023883a 	mov	r17,r2
   11404:	b80b883a 	mov	r5,r23
   11408:	a809883a 	mov	r4,r21
   1140c:	00076140 	call	7614 <__udivsi3>
   11410:	8822943a 	slli	r17,r17,16
   11414:	b085383a 	mul	r2,r22,r2
   11418:	a0ffffcc 	andi	r3,r20,65535
   1141c:	1c46b03a 	or	r3,r3,r17
   11420:	1880042e 	bgeu	r3,r2,11434 <__umoddi3+0x11c>
   11424:	1cc7883a 	add	r3,r3,r19
   11428:	1cc00236 	bltu	r3,r19,11434 <__umoddi3+0x11c>
   1142c:	1880012e 	bgeu	r3,r2,11434 <__umoddi3+0x11c>
   11430:	1cc7883a 	add	r3,r3,r19
   11434:	1885c83a 	sub	r2,r3,r2
   11438:	1484d83a 	srl	r2,r2,r18
   1143c:	0007883a 	mov	r3,zero
   11440:	00004f06 	br	11580 <__umoddi3+0x268>
   11444:	29c04c36 	bltu	r5,r7,11578 <__umoddi3+0x260>
   11448:	00bfffd4 	movui	r2,65535
   1144c:	11c0582e 	bgeu	r2,r7,115b0 <__umoddi3+0x298>
   11450:	00804034 	movhi	r2,256
   11454:	10bfffc4 	addi	r2,r2,-1
   11458:	11c0e736 	bltu	r2,r7,117f8 <__umoddi3+0x4e0>
   1145c:	01000404 	movi	r4,16
   11460:	3904d83a 	srl	r2,r7,r4
   11464:	00c20034 	movhi	r3,2048
   11468:	18c052c4 	addi	r3,r3,331
   1146c:	1885883a 	add	r2,r3,r2
   11470:	14c00003 	ldbu	r19,0(r2)
   11474:	00c00804 	movi	r3,32
   11478:	9927883a 	add	r19,r19,r4
   1147c:	1ce9c83a 	sub	r20,r3,r19
   11480:	a000581e 	bne	r20,zero,115e4 <__umoddi3+0x2cc>
   11484:	3c400136 	bltu	r7,r17,1148c <__umoddi3+0x174>
   11488:	8180eb36 	bltu	r16,r6,11838 <__umoddi3+0x520>
   1148c:	8185c83a 	sub	r2,r16,r6
   11490:	89e3c83a 	sub	r17,r17,r7
   11494:	8089803a 	cmpltu	r4,r16,r2
   11498:	8939c83a 	sub	fp,r17,r4
   1149c:	e007883a 	mov	r3,fp
   114a0:	00003706 	br	11580 <__umoddi3+0x268>
   114a4:	3000041e 	bne	r6,zero,114b8 <__umoddi3+0x1a0>
   114a8:	000b883a 	mov	r5,zero
   114ac:	01000044 	movi	r4,1
   114b0:	00076140 	call	7614 <__udivsi3>
   114b4:	1027883a 	mov	r19,r2
   114b8:	00bfffd4 	movui	r2,65535
   114bc:	14c0402e 	bgeu	r2,r19,115c0 <__umoddi3+0x2a8>
   114c0:	00804034 	movhi	r2,256
   114c4:	10bfffc4 	addi	r2,r2,-1
   114c8:	14c0cd36 	bltu	r2,r19,11800 <__umoddi3+0x4e8>
   114cc:	00800404 	movi	r2,16
   114d0:	9886d83a 	srl	r3,r19,r2
   114d4:	01020034 	movhi	r4,2048
   114d8:	210052c4 	addi	r4,r4,331
   114dc:	20c7883a 	add	r3,r4,r3
   114e0:	18c00003 	ldbu	r3,0(r3)
   114e4:	1887883a 	add	r3,r3,r2
   114e8:	00800804 	movi	r2,32
   114ec:	10e5c83a 	sub	r18,r2,r3
   114f0:	9000901e 	bne	r18,zero,11734 <__umoddi3+0x41c>
   114f4:	982cd43a 	srli	r22,r19,16
   114f8:	8ce3c83a 	sub	r17,r17,r19
   114fc:	9d7fffcc 	andi	r21,r19,65535
   11500:	b00b883a 	mov	r5,r22
   11504:	8809883a 	mov	r4,r17
   11508:	00076780 	call	7678 <__umodsi3>
   1150c:	8809883a 	mov	r4,r17
   11510:	b00b883a 	mov	r5,r22
   11514:	1021883a 	mov	r16,r2
   11518:	00076140 	call	7614 <__udivsi3>
   1151c:	8006943a 	slli	r3,r16,16
   11520:	a008d43a 	srli	r4,r20,16
   11524:	1545383a 	mul	r2,r2,r21
   11528:	20c8b03a 	or	r4,r4,r3
   1152c:	2080042e 	bgeu	r4,r2,11540 <__umoddi3+0x228>
   11530:	24c9883a 	add	r4,r4,r19
   11534:	24c00236 	bltu	r4,r19,11540 <__umoddi3+0x228>
   11538:	2080012e 	bgeu	r4,r2,11540 <__umoddi3+0x228>
   1153c:	24c9883a 	add	r4,r4,r19
   11540:	20a1c83a 	sub	r16,r4,r2
   11544:	b00b883a 	mov	r5,r22
   11548:	8009883a 	mov	r4,r16
   1154c:	00076780 	call	7678 <__umodsi3>
   11550:	1023883a 	mov	r17,r2
   11554:	b00b883a 	mov	r5,r22
   11558:	8009883a 	mov	r4,r16
   1155c:	00076140 	call	7614 <__udivsi3>
   11560:	8822943a 	slli	r17,r17,16
   11564:	1545383a 	mul	r2,r2,r21
   11568:	a53fffcc 	andi	r20,r20,65535
   1156c:	a446b03a 	or	r3,r20,r17
   11570:	18bfb02e 	bgeu	r3,r2,11434 <__alt_data_end+0xf0011434>
   11574:	003fab06 	br	11424 <__alt_data_end+0xf0011424>
   11578:	2005883a 	mov	r2,r4
   1157c:	2807883a 	mov	r3,r5
   11580:	dfc00b17 	ldw	ra,44(sp)
   11584:	df000a17 	ldw	fp,40(sp)
   11588:	ddc00917 	ldw	r23,36(sp)
   1158c:	dd800817 	ldw	r22,32(sp)
   11590:	dd400717 	ldw	r21,28(sp)
   11594:	dd000617 	ldw	r20,24(sp)
   11598:	dcc00517 	ldw	r19,20(sp)
   1159c:	dc800417 	ldw	r18,16(sp)
   115a0:	dc400317 	ldw	r17,12(sp)
   115a4:	dc000217 	ldw	r16,8(sp)
   115a8:	dec00c04 	addi	sp,sp,48
   115ac:	f800283a 	ret
   115b0:	04c03fc4 	movi	r19,255
   115b4:	99c9803a 	cmpltu	r4,r19,r7
   115b8:	200890fa 	slli	r4,r4,3
   115bc:	003fa806 	br	11460 <__alt_data_end+0xf0011460>
   115c0:	00803fc4 	movi	r2,255
   115c4:	14c5803a 	cmpltu	r2,r2,r19
   115c8:	100490fa 	slli	r2,r2,3
   115cc:	003fc006 	br	114d0 <__alt_data_end+0xf00114d0>
   115d0:	00804034 	movhi	r2,256
   115d4:	10bfffc4 	addi	r2,r2,-1
   115d8:	11808b36 	bltu	r2,r6,11808 <__umoddi3+0x4f0>
   115dc:	01000404 	movi	r4,16
   115e0:	003f6406 	br	11374 <__alt_data_end+0xf0011374>
   115e4:	34c4d83a 	srl	r2,r6,r19
   115e8:	3d0e983a 	sll	r7,r7,r20
   115ec:	8cf8d83a 	srl	fp,r17,r19
   115f0:	8d10983a 	sll	r8,r17,r20
   115f4:	38aab03a 	or	r21,r7,r2
   115f8:	a82cd43a 	srli	r22,r21,16
   115fc:	84e2d83a 	srl	r17,r16,r19
   11600:	e009883a 	mov	r4,fp
   11604:	b00b883a 	mov	r5,r22
   11608:	8a22b03a 	or	r17,r17,r8
   1160c:	3524983a 	sll	r18,r6,r20
   11610:	00076780 	call	7678 <__umodsi3>
   11614:	e009883a 	mov	r4,fp
   11618:	b00b883a 	mov	r5,r22
   1161c:	102f883a 	mov	r23,r2
   11620:	00076140 	call	7614 <__udivsi3>
   11624:	100d883a 	mov	r6,r2
   11628:	b808943a 	slli	r4,r23,16
   1162c:	aa3fffcc 	andi	r8,r21,65535
   11630:	8804d43a 	srli	r2,r17,16
   11634:	41af383a 	mul	r23,r8,r6
   11638:	8520983a 	sll	r16,r16,r20
   1163c:	1104b03a 	or	r2,r2,r4
   11640:	15c0042e 	bgeu	r2,r23,11654 <__umoddi3+0x33c>
   11644:	1545883a 	add	r2,r2,r21
   11648:	30ffffc4 	addi	r3,r6,-1
   1164c:	1540742e 	bgeu	r2,r21,11820 <__umoddi3+0x508>
   11650:	180d883a 	mov	r6,r3
   11654:	15efc83a 	sub	r23,r2,r23
   11658:	b00b883a 	mov	r5,r22
   1165c:	b809883a 	mov	r4,r23
   11660:	d9800115 	stw	r6,4(sp)
   11664:	da000015 	stw	r8,0(sp)
   11668:	00076780 	call	7678 <__umodsi3>
   1166c:	b00b883a 	mov	r5,r22
   11670:	b809883a 	mov	r4,r23
   11674:	1039883a 	mov	fp,r2
   11678:	00076140 	call	7614 <__udivsi3>
   1167c:	da000017 	ldw	r8,0(sp)
   11680:	e038943a 	slli	fp,fp,16
   11684:	100b883a 	mov	r5,r2
   11688:	4089383a 	mul	r4,r8,r2
   1168c:	8a3fffcc 	andi	r8,r17,65535
   11690:	4710b03a 	or	r8,r8,fp
   11694:	d9800117 	ldw	r6,4(sp)
   11698:	4100042e 	bgeu	r8,r4,116ac <__umoddi3+0x394>
   1169c:	4551883a 	add	r8,r8,r21
   116a0:	10bfffc4 	addi	r2,r2,-1
   116a4:	45405a2e 	bgeu	r8,r21,11810 <__umoddi3+0x4f8>
   116a8:	100b883a 	mov	r5,r2
   116ac:	300c943a 	slli	r6,r6,16
   116b0:	91ffffcc 	andi	r7,r18,65535
   116b4:	9004d43a 	srli	r2,r18,16
   116b8:	314cb03a 	or	r6,r6,r5
   116bc:	317fffcc 	andi	r5,r6,65535
   116c0:	300cd43a 	srli	r6,r6,16
   116c4:	29d3383a 	mul	r9,r5,r7
   116c8:	288b383a 	mul	r5,r5,r2
   116cc:	31cf383a 	mul	r7,r6,r7
   116d0:	4806d43a 	srli	r3,r9,16
   116d4:	4111c83a 	sub	r8,r8,r4
   116d8:	29cb883a 	add	r5,r5,r7
   116dc:	194b883a 	add	r5,r3,r5
   116e0:	3085383a 	mul	r2,r6,r2
   116e4:	29c0022e 	bgeu	r5,r7,116f0 <__umoddi3+0x3d8>
   116e8:	00c00074 	movhi	r3,1
   116ec:	10c5883a 	add	r2,r2,r3
   116f0:	2808d43a 	srli	r4,r5,16
   116f4:	280a943a 	slli	r5,r5,16
   116f8:	4a7fffcc 	andi	r9,r9,65535
   116fc:	2085883a 	add	r2,r4,r2
   11700:	2a4b883a 	add	r5,r5,r9
   11704:	40803636 	bltu	r8,r2,117e0 <__umoddi3+0x4c8>
   11708:	40804d26 	beq	r8,r2,11840 <__umoddi3+0x528>
   1170c:	4089c83a 	sub	r4,r8,r2
   11710:	280f883a 	mov	r7,r5
   11714:	81cfc83a 	sub	r7,r16,r7
   11718:	81c7803a 	cmpltu	r3,r16,r7
   1171c:	20c7c83a 	sub	r3,r4,r3
   11720:	1cc4983a 	sll	r2,r3,r19
   11724:	3d0ed83a 	srl	r7,r7,r20
   11728:	1d06d83a 	srl	r3,r3,r20
   1172c:	11c4b03a 	or	r2,r2,r7
   11730:	003f9306 	br	11580 <__alt_data_end+0xf0011580>
   11734:	9ca6983a 	sll	r19,r19,r18
   11738:	88e8d83a 	srl	r20,r17,r3
   1173c:	80c4d83a 	srl	r2,r16,r3
   11740:	982cd43a 	srli	r22,r19,16
   11744:	8ca2983a 	sll	r17,r17,r18
   11748:	a009883a 	mov	r4,r20
   1174c:	b00b883a 	mov	r5,r22
   11750:	1478b03a 	or	fp,r2,r17
   11754:	00076780 	call	7678 <__umodsi3>
   11758:	a009883a 	mov	r4,r20
   1175c:	b00b883a 	mov	r5,r22
   11760:	1023883a 	mov	r17,r2
   11764:	00076140 	call	7614 <__udivsi3>
   11768:	9d7fffcc 	andi	r21,r19,65535
   1176c:	880a943a 	slli	r5,r17,16
   11770:	e008d43a 	srli	r4,fp,16
   11774:	a885383a 	mul	r2,r21,r2
   11778:	84a8983a 	sll	r20,r16,r18
   1177c:	2148b03a 	or	r4,r4,r5
   11780:	2080042e 	bgeu	r4,r2,11794 <__umoddi3+0x47c>
   11784:	24c9883a 	add	r4,r4,r19
   11788:	24c00236 	bltu	r4,r19,11794 <__umoddi3+0x47c>
   1178c:	2080012e 	bgeu	r4,r2,11794 <__umoddi3+0x47c>
   11790:	24c9883a 	add	r4,r4,r19
   11794:	20a3c83a 	sub	r17,r4,r2
   11798:	b00b883a 	mov	r5,r22
   1179c:	8809883a 	mov	r4,r17
   117a0:	00076780 	call	7678 <__umodsi3>
   117a4:	102f883a 	mov	r23,r2
   117a8:	8809883a 	mov	r4,r17
   117ac:	b00b883a 	mov	r5,r22
   117b0:	00076140 	call	7614 <__udivsi3>
   117b4:	b82e943a 	slli	r23,r23,16
   117b8:	a885383a 	mul	r2,r21,r2
   117bc:	e13fffcc 	andi	r4,fp,65535
   117c0:	25c8b03a 	or	r4,r4,r23
   117c4:	2080042e 	bgeu	r4,r2,117d8 <__umoddi3+0x4c0>
   117c8:	24c9883a 	add	r4,r4,r19
   117cc:	24c00236 	bltu	r4,r19,117d8 <__umoddi3+0x4c0>
   117d0:	2080012e 	bgeu	r4,r2,117d8 <__umoddi3+0x4c0>
   117d4:	24c9883a 	add	r4,r4,r19
   117d8:	20a3c83a 	sub	r17,r4,r2
   117dc:	003f4806 	br	11500 <__alt_data_end+0xf0011500>
   117e0:	2c8fc83a 	sub	r7,r5,r18
   117e4:	1545c83a 	sub	r2,r2,r21
   117e8:	29cb803a 	cmpltu	r5,r5,r7
   117ec:	1145c83a 	sub	r2,r2,r5
   117f0:	4089c83a 	sub	r4,r8,r2
   117f4:	003fc706 	br	11714 <__alt_data_end+0xf0011714>
   117f8:	01000604 	movi	r4,24
   117fc:	003f1806 	br	11460 <__alt_data_end+0xf0011460>
   11800:	00800604 	movi	r2,24
   11804:	003f3206 	br	114d0 <__alt_data_end+0xf00114d0>
   11808:	01000604 	movi	r4,24
   1180c:	003ed906 	br	11374 <__alt_data_end+0xf0011374>
   11810:	413fa52e 	bgeu	r8,r4,116a8 <__alt_data_end+0xf00116a8>
   11814:	297fff84 	addi	r5,r5,-2
   11818:	4551883a 	add	r8,r8,r21
   1181c:	003fa306 	br	116ac <__alt_data_end+0xf00116ac>
   11820:	15ff8b2e 	bgeu	r2,r23,11650 <__alt_data_end+0xf0011650>
   11824:	31bfff84 	addi	r6,r6,-2
   11828:	1545883a 	add	r2,r2,r21
   1182c:	003f8906 	br	11654 <__alt_data_end+0xf0011654>
   11830:	24c9883a 	add	r4,r4,r19
   11834:	003eee06 	br	113f0 <__alt_data_end+0xf00113f0>
   11838:	8005883a 	mov	r2,r16
   1183c:	003f1706 	br	1149c <__alt_data_end+0xf001149c>
   11840:	817fe736 	bltu	r16,r5,117e0 <__alt_data_end+0xf00117e0>
   11844:	280f883a 	mov	r7,r5
   11848:	0009883a 	mov	r4,zero
   1184c:	003fb106 	br	11714 <__alt_data_end+0xf0011714>

00011850 <__adddf3>:
   11850:	02c00434 	movhi	r11,16
   11854:	5affffc4 	addi	r11,r11,-1
   11858:	2806d7fa 	srli	r3,r5,31
   1185c:	2ad4703a 	and	r10,r5,r11
   11860:	3ad2703a 	and	r9,r7,r11
   11864:	3804d53a 	srli	r2,r7,20
   11868:	3018d77a 	srli	r12,r6,29
   1186c:	280ad53a 	srli	r5,r5,20
   11870:	501490fa 	slli	r10,r10,3
   11874:	2010d77a 	srli	r8,r4,29
   11878:	481290fa 	slli	r9,r9,3
   1187c:	380ed7fa 	srli	r7,r7,31
   11880:	defffb04 	addi	sp,sp,-20
   11884:	dc800215 	stw	r18,8(sp)
   11888:	dc400115 	stw	r17,4(sp)
   1188c:	dc000015 	stw	r16,0(sp)
   11890:	dfc00415 	stw	ra,16(sp)
   11894:	dcc00315 	stw	r19,12(sp)
   11898:	1c803fcc 	andi	r18,r3,255
   1189c:	2c01ffcc 	andi	r16,r5,2047
   118a0:	5210b03a 	or	r8,r10,r8
   118a4:	202290fa 	slli	r17,r4,3
   118a8:	1081ffcc 	andi	r2,r2,2047
   118ac:	4b12b03a 	or	r9,r9,r12
   118b0:	300c90fa 	slli	r6,r6,3
   118b4:	91c07526 	beq	r18,r7,11a8c <__adddf3+0x23c>
   118b8:	8087c83a 	sub	r3,r16,r2
   118bc:	00c0ab0e 	bge	zero,r3,11b6c <__adddf3+0x31c>
   118c0:	10002a1e 	bne	r2,zero,1196c <__adddf3+0x11c>
   118c4:	4984b03a 	or	r2,r9,r6
   118c8:	1000961e 	bne	r2,zero,11b24 <__adddf3+0x2d4>
   118cc:	888001cc 	andi	r2,r17,7
   118d0:	10000726 	beq	r2,zero,118f0 <__adddf3+0xa0>
   118d4:	888003cc 	andi	r2,r17,15
   118d8:	00c00104 	movi	r3,4
   118dc:	10c00426 	beq	r2,r3,118f0 <__adddf3+0xa0>
   118e0:	88c7883a 	add	r3,r17,r3
   118e4:	1c63803a 	cmpltu	r17,r3,r17
   118e8:	4451883a 	add	r8,r8,r17
   118ec:	1823883a 	mov	r17,r3
   118f0:	4080202c 	andhi	r2,r8,128
   118f4:	10005926 	beq	r2,zero,11a5c <__adddf3+0x20c>
   118f8:	84000044 	addi	r16,r16,1
   118fc:	0081ffc4 	movi	r2,2047
   11900:	8080ba26 	beq	r16,r2,11bec <__adddf3+0x39c>
   11904:	00bfe034 	movhi	r2,65408
   11908:	10bfffc4 	addi	r2,r2,-1
   1190c:	4090703a 	and	r8,r8,r2
   11910:	4004977a 	slli	r2,r8,29
   11914:	4010927a 	slli	r8,r8,9
   11918:	8822d0fa 	srli	r17,r17,3
   1191c:	8401ffcc 	andi	r16,r16,2047
   11920:	4010d33a 	srli	r8,r8,12
   11924:	9007883a 	mov	r3,r18
   11928:	1444b03a 	or	r2,r2,r17
   1192c:	8401ffcc 	andi	r16,r16,2047
   11930:	8020953a 	slli	r16,r16,20
   11934:	18c03fcc 	andi	r3,r3,255
   11938:	01000434 	movhi	r4,16
   1193c:	213fffc4 	addi	r4,r4,-1
   11940:	180697fa 	slli	r3,r3,31
   11944:	4110703a 	and	r8,r8,r4
   11948:	4410b03a 	or	r8,r8,r16
   1194c:	40c6b03a 	or	r3,r8,r3
   11950:	dfc00417 	ldw	ra,16(sp)
   11954:	dcc00317 	ldw	r19,12(sp)
   11958:	dc800217 	ldw	r18,8(sp)
   1195c:	dc400117 	ldw	r17,4(sp)
   11960:	dc000017 	ldw	r16,0(sp)
   11964:	dec00504 	addi	sp,sp,20
   11968:	f800283a 	ret
   1196c:	0081ffc4 	movi	r2,2047
   11970:	80bfd626 	beq	r16,r2,118cc <__alt_data_end+0xf00118cc>
   11974:	4a402034 	orhi	r9,r9,128
   11978:	00800e04 	movi	r2,56
   1197c:	10c09f16 	blt	r2,r3,11bfc <__adddf3+0x3ac>
   11980:	008007c4 	movi	r2,31
   11984:	10c0c216 	blt	r2,r3,11c90 <__adddf3+0x440>
   11988:	00800804 	movi	r2,32
   1198c:	10c5c83a 	sub	r2,r2,r3
   11990:	488a983a 	sll	r5,r9,r2
   11994:	30c8d83a 	srl	r4,r6,r3
   11998:	3084983a 	sll	r2,r6,r2
   1199c:	48c6d83a 	srl	r3,r9,r3
   119a0:	290cb03a 	or	r6,r5,r4
   119a4:	1004c03a 	cmpne	r2,r2,zero
   119a8:	308cb03a 	or	r6,r6,r2
   119ac:	898dc83a 	sub	r6,r17,r6
   119b0:	89a3803a 	cmpltu	r17,r17,r6
   119b4:	40d1c83a 	sub	r8,r8,r3
   119b8:	4451c83a 	sub	r8,r8,r17
   119bc:	3023883a 	mov	r17,r6
   119c0:	4080202c 	andhi	r2,r8,128
   119c4:	10002326 	beq	r2,zero,11a54 <__adddf3+0x204>
   119c8:	04c02034 	movhi	r19,128
   119cc:	9cffffc4 	addi	r19,r19,-1
   119d0:	44e6703a 	and	r19,r8,r19
   119d4:	98007626 	beq	r19,zero,11bb0 <__adddf3+0x360>
   119d8:	9809883a 	mov	r4,r19
   119dc:	00074b80 	call	74b8 <__clzsi2>
   119e0:	10fffe04 	addi	r3,r2,-8
   119e4:	010007c4 	movi	r4,31
   119e8:	20c07716 	blt	r4,r3,11bc8 <__adddf3+0x378>
   119ec:	00800804 	movi	r2,32
   119f0:	10c5c83a 	sub	r2,r2,r3
   119f4:	8884d83a 	srl	r2,r17,r2
   119f8:	98d0983a 	sll	r8,r19,r3
   119fc:	88e2983a 	sll	r17,r17,r3
   11a00:	1204b03a 	or	r2,r2,r8
   11a04:	1c007416 	blt	r3,r16,11bd8 <__adddf3+0x388>
   11a08:	1c21c83a 	sub	r16,r3,r16
   11a0c:	82000044 	addi	r8,r16,1
   11a10:	00c007c4 	movi	r3,31
   11a14:	1a009116 	blt	r3,r8,11c5c <__adddf3+0x40c>
   11a18:	00c00804 	movi	r3,32
   11a1c:	1a07c83a 	sub	r3,r3,r8
   11a20:	8a08d83a 	srl	r4,r17,r8
   11a24:	88e2983a 	sll	r17,r17,r3
   11a28:	10c6983a 	sll	r3,r2,r3
   11a2c:	1210d83a 	srl	r8,r2,r8
   11a30:	8804c03a 	cmpne	r2,r17,zero
   11a34:	1906b03a 	or	r3,r3,r4
   11a38:	18a2b03a 	or	r17,r3,r2
   11a3c:	0021883a 	mov	r16,zero
   11a40:	003fa206 	br	118cc <__alt_data_end+0xf00118cc>
   11a44:	1890b03a 	or	r8,r3,r2
   11a48:	40017d26 	beq	r8,zero,12040 <__adddf3+0x7f0>
   11a4c:	1011883a 	mov	r8,r2
   11a50:	1823883a 	mov	r17,r3
   11a54:	888001cc 	andi	r2,r17,7
   11a58:	103f9e1e 	bne	r2,zero,118d4 <__alt_data_end+0xf00118d4>
   11a5c:	4004977a 	slli	r2,r8,29
   11a60:	8822d0fa 	srli	r17,r17,3
   11a64:	4010d0fa 	srli	r8,r8,3
   11a68:	9007883a 	mov	r3,r18
   11a6c:	1444b03a 	or	r2,r2,r17
   11a70:	0101ffc4 	movi	r4,2047
   11a74:	81002426 	beq	r16,r4,11b08 <__adddf3+0x2b8>
   11a78:	8120703a 	and	r16,r16,r4
   11a7c:	01000434 	movhi	r4,16
   11a80:	213fffc4 	addi	r4,r4,-1
   11a84:	4110703a 	and	r8,r8,r4
   11a88:	003fa806 	br	1192c <__alt_data_end+0xf001192c>
   11a8c:	8089c83a 	sub	r4,r16,r2
   11a90:	01005e0e 	bge	zero,r4,11c0c <__adddf3+0x3bc>
   11a94:	10002b26 	beq	r2,zero,11b44 <__adddf3+0x2f4>
   11a98:	0081ffc4 	movi	r2,2047
   11a9c:	80bf8b26 	beq	r16,r2,118cc <__alt_data_end+0xf00118cc>
   11aa0:	4a402034 	orhi	r9,r9,128
   11aa4:	00800e04 	movi	r2,56
   11aa8:	1100a40e 	bge	r2,r4,11d3c <__adddf3+0x4ec>
   11aac:	498cb03a 	or	r6,r9,r6
   11ab0:	300ac03a 	cmpne	r5,r6,zero
   11ab4:	0013883a 	mov	r9,zero
   11ab8:	2c4b883a 	add	r5,r5,r17
   11abc:	2c63803a 	cmpltu	r17,r5,r17
   11ac0:	4a11883a 	add	r8,r9,r8
   11ac4:	8a11883a 	add	r8,r17,r8
   11ac8:	2823883a 	mov	r17,r5
   11acc:	4080202c 	andhi	r2,r8,128
   11ad0:	103fe026 	beq	r2,zero,11a54 <__alt_data_end+0xf0011a54>
   11ad4:	84000044 	addi	r16,r16,1
   11ad8:	0081ffc4 	movi	r2,2047
   11adc:	8080d226 	beq	r16,r2,11e28 <__adddf3+0x5d8>
   11ae0:	00bfe034 	movhi	r2,65408
   11ae4:	10bfffc4 	addi	r2,r2,-1
   11ae8:	4090703a 	and	r8,r8,r2
   11aec:	880ad07a 	srli	r5,r17,1
   11af0:	400897fa 	slli	r4,r8,31
   11af4:	88c0004c 	andi	r3,r17,1
   11af8:	28e2b03a 	or	r17,r5,r3
   11afc:	4010d07a 	srli	r8,r8,1
   11b00:	2462b03a 	or	r17,r4,r17
   11b04:	003f7106 	br	118cc <__alt_data_end+0xf00118cc>
   11b08:	4088b03a 	or	r4,r8,r2
   11b0c:	20014526 	beq	r4,zero,12024 <__adddf3+0x7d4>
   11b10:	01000434 	movhi	r4,16
   11b14:	42000234 	orhi	r8,r8,8
   11b18:	213fffc4 	addi	r4,r4,-1
   11b1c:	4110703a 	and	r8,r8,r4
   11b20:	003f8206 	br	1192c <__alt_data_end+0xf001192c>
   11b24:	18ffffc4 	addi	r3,r3,-1
   11b28:	1800491e 	bne	r3,zero,11c50 <__adddf3+0x400>
   11b2c:	898bc83a 	sub	r5,r17,r6
   11b30:	8963803a 	cmpltu	r17,r17,r5
   11b34:	4251c83a 	sub	r8,r8,r9
   11b38:	4451c83a 	sub	r8,r8,r17
   11b3c:	2823883a 	mov	r17,r5
   11b40:	003f9f06 	br	119c0 <__alt_data_end+0xf00119c0>
   11b44:	4984b03a 	or	r2,r9,r6
   11b48:	103f6026 	beq	r2,zero,118cc <__alt_data_end+0xf00118cc>
   11b4c:	213fffc4 	addi	r4,r4,-1
   11b50:	2000931e 	bne	r4,zero,11da0 <__adddf3+0x550>
   11b54:	898d883a 	add	r6,r17,r6
   11b58:	3463803a 	cmpltu	r17,r6,r17
   11b5c:	4251883a 	add	r8,r8,r9
   11b60:	8a11883a 	add	r8,r17,r8
   11b64:	3023883a 	mov	r17,r6
   11b68:	003fd806 	br	11acc <__alt_data_end+0xf0011acc>
   11b6c:	1800541e 	bne	r3,zero,11cc0 <__adddf3+0x470>
   11b70:	80800044 	addi	r2,r16,1
   11b74:	1081ffcc 	andi	r2,r2,2047
   11b78:	00c00044 	movi	r3,1
   11b7c:	1880a00e 	bge	r3,r2,11e00 <__adddf3+0x5b0>
   11b80:	8989c83a 	sub	r4,r17,r6
   11b84:	8905803a 	cmpltu	r2,r17,r4
   11b88:	4267c83a 	sub	r19,r8,r9
   11b8c:	98a7c83a 	sub	r19,r19,r2
   11b90:	9880202c 	andhi	r2,r19,128
   11b94:	10006326 	beq	r2,zero,11d24 <__adddf3+0x4d4>
   11b98:	3463c83a 	sub	r17,r6,r17
   11b9c:	4a07c83a 	sub	r3,r9,r8
   11ba0:	344d803a 	cmpltu	r6,r6,r17
   11ba4:	19a7c83a 	sub	r19,r3,r6
   11ba8:	3825883a 	mov	r18,r7
   11bac:	983f8a1e 	bne	r19,zero,119d8 <__alt_data_end+0xf00119d8>
   11bb0:	8809883a 	mov	r4,r17
   11bb4:	00074b80 	call	74b8 <__clzsi2>
   11bb8:	10800804 	addi	r2,r2,32
   11bbc:	10fffe04 	addi	r3,r2,-8
   11bc0:	010007c4 	movi	r4,31
   11bc4:	20ff890e 	bge	r4,r3,119ec <__alt_data_end+0xf00119ec>
   11bc8:	10bff604 	addi	r2,r2,-40
   11bcc:	8884983a 	sll	r2,r17,r2
   11bd0:	0023883a 	mov	r17,zero
   11bd4:	1c3f8c0e 	bge	r3,r16,11a08 <__alt_data_end+0xf0011a08>
   11bd8:	023fe034 	movhi	r8,65408
   11bdc:	423fffc4 	addi	r8,r8,-1
   11be0:	80e1c83a 	sub	r16,r16,r3
   11be4:	1210703a 	and	r8,r2,r8
   11be8:	003f3806 	br	118cc <__alt_data_end+0xf00118cc>
   11bec:	9007883a 	mov	r3,r18
   11bf0:	0011883a 	mov	r8,zero
   11bf4:	0005883a 	mov	r2,zero
   11bf8:	003f4c06 	br	1192c <__alt_data_end+0xf001192c>
   11bfc:	498cb03a 	or	r6,r9,r6
   11c00:	300cc03a 	cmpne	r6,r6,zero
   11c04:	0007883a 	mov	r3,zero
   11c08:	003f6806 	br	119ac <__alt_data_end+0xf00119ac>
   11c0c:	20009c1e 	bne	r4,zero,11e80 <__adddf3+0x630>
   11c10:	80800044 	addi	r2,r16,1
   11c14:	1141ffcc 	andi	r5,r2,2047
   11c18:	01000044 	movi	r4,1
   11c1c:	2140670e 	bge	r4,r5,11dbc <__adddf3+0x56c>
   11c20:	0101ffc4 	movi	r4,2047
   11c24:	11007f26 	beq	r2,r4,11e24 <__adddf3+0x5d4>
   11c28:	898d883a 	add	r6,r17,r6
   11c2c:	4247883a 	add	r3,r8,r9
   11c30:	3451803a 	cmpltu	r8,r6,r17
   11c34:	40d1883a 	add	r8,r8,r3
   11c38:	402297fa 	slli	r17,r8,31
   11c3c:	300cd07a 	srli	r6,r6,1
   11c40:	4010d07a 	srli	r8,r8,1
   11c44:	1021883a 	mov	r16,r2
   11c48:	89a2b03a 	or	r17,r17,r6
   11c4c:	003f1f06 	br	118cc <__alt_data_end+0xf00118cc>
   11c50:	0081ffc4 	movi	r2,2047
   11c54:	80bf481e 	bne	r16,r2,11978 <__alt_data_end+0xf0011978>
   11c58:	003f1c06 	br	118cc <__alt_data_end+0xf00118cc>
   11c5c:	843ff844 	addi	r16,r16,-31
   11c60:	01000804 	movi	r4,32
   11c64:	1406d83a 	srl	r3,r2,r16
   11c68:	41005026 	beq	r8,r4,11dac <__adddf3+0x55c>
   11c6c:	01001004 	movi	r4,64
   11c70:	2211c83a 	sub	r8,r4,r8
   11c74:	1204983a 	sll	r2,r2,r8
   11c78:	88a2b03a 	or	r17,r17,r2
   11c7c:	8822c03a 	cmpne	r17,r17,zero
   11c80:	1c62b03a 	or	r17,r3,r17
   11c84:	0011883a 	mov	r8,zero
   11c88:	0021883a 	mov	r16,zero
   11c8c:	003f7106 	br	11a54 <__alt_data_end+0xf0011a54>
   11c90:	193ff804 	addi	r4,r3,-32
   11c94:	00800804 	movi	r2,32
   11c98:	4908d83a 	srl	r4,r9,r4
   11c9c:	18804526 	beq	r3,r2,11db4 <__adddf3+0x564>
   11ca0:	00801004 	movi	r2,64
   11ca4:	10c5c83a 	sub	r2,r2,r3
   11ca8:	4886983a 	sll	r3,r9,r2
   11cac:	198cb03a 	or	r6,r3,r6
   11cb0:	300cc03a 	cmpne	r6,r6,zero
   11cb4:	218cb03a 	or	r6,r4,r6
   11cb8:	0007883a 	mov	r3,zero
   11cbc:	003f3b06 	br	119ac <__alt_data_end+0xf00119ac>
   11cc0:	80002a26 	beq	r16,zero,11d6c <__adddf3+0x51c>
   11cc4:	0101ffc4 	movi	r4,2047
   11cc8:	11006826 	beq	r2,r4,11e6c <__adddf3+0x61c>
   11ccc:	00c7c83a 	sub	r3,zero,r3
   11cd0:	42002034 	orhi	r8,r8,128
   11cd4:	01000e04 	movi	r4,56
   11cd8:	20c07c16 	blt	r4,r3,11ecc <__adddf3+0x67c>
   11cdc:	010007c4 	movi	r4,31
   11ce0:	20c0da16 	blt	r4,r3,1204c <__adddf3+0x7fc>
   11ce4:	01000804 	movi	r4,32
   11ce8:	20c9c83a 	sub	r4,r4,r3
   11cec:	4114983a 	sll	r10,r8,r4
   11cf0:	88cad83a 	srl	r5,r17,r3
   11cf4:	8908983a 	sll	r4,r17,r4
   11cf8:	40c6d83a 	srl	r3,r8,r3
   11cfc:	5162b03a 	or	r17,r10,r5
   11d00:	2008c03a 	cmpne	r4,r4,zero
   11d04:	8922b03a 	or	r17,r17,r4
   11d08:	3463c83a 	sub	r17,r6,r17
   11d0c:	48c7c83a 	sub	r3,r9,r3
   11d10:	344d803a 	cmpltu	r6,r6,r17
   11d14:	1991c83a 	sub	r8,r3,r6
   11d18:	1021883a 	mov	r16,r2
   11d1c:	3825883a 	mov	r18,r7
   11d20:	003f2706 	br	119c0 <__alt_data_end+0xf00119c0>
   11d24:	24d0b03a 	or	r8,r4,r19
   11d28:	40001b1e 	bne	r8,zero,11d98 <__adddf3+0x548>
   11d2c:	0005883a 	mov	r2,zero
   11d30:	0007883a 	mov	r3,zero
   11d34:	0021883a 	mov	r16,zero
   11d38:	003f4d06 	br	11a70 <__alt_data_end+0xf0011a70>
   11d3c:	008007c4 	movi	r2,31
   11d40:	11003c16 	blt	r2,r4,11e34 <__adddf3+0x5e4>
   11d44:	00800804 	movi	r2,32
   11d48:	1105c83a 	sub	r2,r2,r4
   11d4c:	488e983a 	sll	r7,r9,r2
   11d50:	310ad83a 	srl	r5,r6,r4
   11d54:	3084983a 	sll	r2,r6,r2
   11d58:	4912d83a 	srl	r9,r9,r4
   11d5c:	394ab03a 	or	r5,r7,r5
   11d60:	1004c03a 	cmpne	r2,r2,zero
   11d64:	288ab03a 	or	r5,r5,r2
   11d68:	003f5306 	br	11ab8 <__alt_data_end+0xf0011ab8>
   11d6c:	4448b03a 	or	r4,r8,r17
   11d70:	20003e26 	beq	r4,zero,11e6c <__adddf3+0x61c>
   11d74:	00c6303a 	nor	r3,zero,r3
   11d78:	18003a1e 	bne	r3,zero,11e64 <__adddf3+0x614>
   11d7c:	3463c83a 	sub	r17,r6,r17
   11d80:	4a07c83a 	sub	r3,r9,r8
   11d84:	344d803a 	cmpltu	r6,r6,r17
   11d88:	1991c83a 	sub	r8,r3,r6
   11d8c:	1021883a 	mov	r16,r2
   11d90:	3825883a 	mov	r18,r7
   11d94:	003f0a06 	br	119c0 <__alt_data_end+0xf00119c0>
   11d98:	2023883a 	mov	r17,r4
   11d9c:	003f0d06 	br	119d4 <__alt_data_end+0xf00119d4>
   11da0:	0081ffc4 	movi	r2,2047
   11da4:	80bf3f1e 	bne	r16,r2,11aa4 <__alt_data_end+0xf0011aa4>
   11da8:	003ec806 	br	118cc <__alt_data_end+0xf00118cc>
   11dac:	0005883a 	mov	r2,zero
   11db0:	003fb106 	br	11c78 <__alt_data_end+0xf0011c78>
   11db4:	0007883a 	mov	r3,zero
   11db8:	003fbc06 	br	11cac <__alt_data_end+0xf0011cac>
   11dbc:	4444b03a 	or	r2,r8,r17
   11dc0:	8000871e 	bne	r16,zero,11fe0 <__adddf3+0x790>
   11dc4:	1000ba26 	beq	r2,zero,120b0 <__adddf3+0x860>
   11dc8:	4984b03a 	or	r2,r9,r6
   11dcc:	103ebf26 	beq	r2,zero,118cc <__alt_data_end+0xf00118cc>
   11dd0:	8985883a 	add	r2,r17,r6
   11dd4:	4247883a 	add	r3,r8,r9
   11dd8:	1451803a 	cmpltu	r8,r2,r17
   11ddc:	40d1883a 	add	r8,r8,r3
   11de0:	40c0202c 	andhi	r3,r8,128
   11de4:	1023883a 	mov	r17,r2
   11de8:	183f1a26 	beq	r3,zero,11a54 <__alt_data_end+0xf0011a54>
   11dec:	00bfe034 	movhi	r2,65408
   11df0:	10bfffc4 	addi	r2,r2,-1
   11df4:	2021883a 	mov	r16,r4
   11df8:	4090703a 	and	r8,r8,r2
   11dfc:	003eb306 	br	118cc <__alt_data_end+0xf00118cc>
   11e00:	4444b03a 	or	r2,r8,r17
   11e04:	8000291e 	bne	r16,zero,11eac <__adddf3+0x65c>
   11e08:	10004b1e 	bne	r2,zero,11f38 <__adddf3+0x6e8>
   11e0c:	4990b03a 	or	r8,r9,r6
   11e10:	40008b26 	beq	r8,zero,12040 <__adddf3+0x7f0>
   11e14:	4811883a 	mov	r8,r9
   11e18:	3023883a 	mov	r17,r6
   11e1c:	3825883a 	mov	r18,r7
   11e20:	003eaa06 	br	118cc <__alt_data_end+0xf00118cc>
   11e24:	1021883a 	mov	r16,r2
   11e28:	0011883a 	mov	r8,zero
   11e2c:	0005883a 	mov	r2,zero
   11e30:	003f0f06 	br	11a70 <__alt_data_end+0xf0011a70>
   11e34:	217ff804 	addi	r5,r4,-32
   11e38:	00800804 	movi	r2,32
   11e3c:	494ad83a 	srl	r5,r9,r5
   11e40:	20807d26 	beq	r4,r2,12038 <__adddf3+0x7e8>
   11e44:	00801004 	movi	r2,64
   11e48:	1109c83a 	sub	r4,r2,r4
   11e4c:	4912983a 	sll	r9,r9,r4
   11e50:	498cb03a 	or	r6,r9,r6
   11e54:	300cc03a 	cmpne	r6,r6,zero
   11e58:	298ab03a 	or	r5,r5,r6
   11e5c:	0013883a 	mov	r9,zero
   11e60:	003f1506 	br	11ab8 <__alt_data_end+0xf0011ab8>
   11e64:	0101ffc4 	movi	r4,2047
   11e68:	113f9a1e 	bne	r2,r4,11cd4 <__alt_data_end+0xf0011cd4>
   11e6c:	4811883a 	mov	r8,r9
   11e70:	3023883a 	mov	r17,r6
   11e74:	1021883a 	mov	r16,r2
   11e78:	3825883a 	mov	r18,r7
   11e7c:	003e9306 	br	118cc <__alt_data_end+0xf00118cc>
   11e80:	8000161e 	bne	r16,zero,11edc <__adddf3+0x68c>
   11e84:	444ab03a 	or	r5,r8,r17
   11e88:	28005126 	beq	r5,zero,11fd0 <__adddf3+0x780>
   11e8c:	0108303a 	nor	r4,zero,r4
   11e90:	20004d1e 	bne	r4,zero,11fc8 <__adddf3+0x778>
   11e94:	89a3883a 	add	r17,r17,r6
   11e98:	4253883a 	add	r9,r8,r9
   11e9c:	898d803a 	cmpltu	r6,r17,r6
   11ea0:	3251883a 	add	r8,r6,r9
   11ea4:	1021883a 	mov	r16,r2
   11ea8:	003f0806 	br	11acc <__alt_data_end+0xf0011acc>
   11eac:	1000301e 	bne	r2,zero,11f70 <__adddf3+0x720>
   11eb0:	4984b03a 	or	r2,r9,r6
   11eb4:	10007126 	beq	r2,zero,1207c <__adddf3+0x82c>
   11eb8:	4811883a 	mov	r8,r9
   11ebc:	3023883a 	mov	r17,r6
   11ec0:	3825883a 	mov	r18,r7
   11ec4:	0401ffc4 	movi	r16,2047
   11ec8:	003e8006 	br	118cc <__alt_data_end+0xf00118cc>
   11ecc:	4462b03a 	or	r17,r8,r17
   11ed0:	8822c03a 	cmpne	r17,r17,zero
   11ed4:	0007883a 	mov	r3,zero
   11ed8:	003f8b06 	br	11d08 <__alt_data_end+0xf0011d08>
   11edc:	0141ffc4 	movi	r5,2047
   11ee0:	11403b26 	beq	r2,r5,11fd0 <__adddf3+0x780>
   11ee4:	0109c83a 	sub	r4,zero,r4
   11ee8:	42002034 	orhi	r8,r8,128
   11eec:	01400e04 	movi	r5,56
   11ef0:	29006716 	blt	r5,r4,12090 <__adddf3+0x840>
   11ef4:	014007c4 	movi	r5,31
   11ef8:	29007016 	blt	r5,r4,120bc <__adddf3+0x86c>
   11efc:	01400804 	movi	r5,32
   11f00:	290bc83a 	sub	r5,r5,r4
   11f04:	4154983a 	sll	r10,r8,r5
   11f08:	890ed83a 	srl	r7,r17,r4
   11f0c:	894a983a 	sll	r5,r17,r5
   11f10:	4108d83a 	srl	r4,r8,r4
   11f14:	51e2b03a 	or	r17,r10,r7
   11f18:	280ac03a 	cmpne	r5,r5,zero
   11f1c:	8962b03a 	or	r17,r17,r5
   11f20:	89a3883a 	add	r17,r17,r6
   11f24:	2253883a 	add	r9,r4,r9
   11f28:	898d803a 	cmpltu	r6,r17,r6
   11f2c:	3251883a 	add	r8,r6,r9
   11f30:	1021883a 	mov	r16,r2
   11f34:	003ee506 	br	11acc <__alt_data_end+0xf0011acc>
   11f38:	4984b03a 	or	r2,r9,r6
   11f3c:	103e6326 	beq	r2,zero,118cc <__alt_data_end+0xf00118cc>
   11f40:	8987c83a 	sub	r3,r17,r6
   11f44:	88c9803a 	cmpltu	r4,r17,r3
   11f48:	4245c83a 	sub	r2,r8,r9
   11f4c:	1105c83a 	sub	r2,r2,r4
   11f50:	1100202c 	andhi	r4,r2,128
   11f54:	203ebb26 	beq	r4,zero,11a44 <__alt_data_end+0xf0011a44>
   11f58:	3463c83a 	sub	r17,r6,r17
   11f5c:	4a07c83a 	sub	r3,r9,r8
   11f60:	344d803a 	cmpltu	r6,r6,r17
   11f64:	1991c83a 	sub	r8,r3,r6
   11f68:	3825883a 	mov	r18,r7
   11f6c:	003e5706 	br	118cc <__alt_data_end+0xf00118cc>
   11f70:	4984b03a 	or	r2,r9,r6
   11f74:	10002e26 	beq	r2,zero,12030 <__adddf3+0x7e0>
   11f78:	4004d0fa 	srli	r2,r8,3
   11f7c:	8822d0fa 	srli	r17,r17,3
   11f80:	4010977a 	slli	r8,r8,29
   11f84:	10c0022c 	andhi	r3,r2,8
   11f88:	4462b03a 	or	r17,r8,r17
   11f8c:	18000826 	beq	r3,zero,11fb0 <__adddf3+0x760>
   11f90:	4808d0fa 	srli	r4,r9,3
   11f94:	20c0022c 	andhi	r3,r4,8
   11f98:	1800051e 	bne	r3,zero,11fb0 <__adddf3+0x760>
   11f9c:	300cd0fa 	srli	r6,r6,3
   11fa0:	4806977a 	slli	r3,r9,29
   11fa4:	2005883a 	mov	r2,r4
   11fa8:	3825883a 	mov	r18,r7
   11fac:	19a2b03a 	or	r17,r3,r6
   11fb0:	8810d77a 	srli	r8,r17,29
   11fb4:	100490fa 	slli	r2,r2,3
   11fb8:	882290fa 	slli	r17,r17,3
   11fbc:	0401ffc4 	movi	r16,2047
   11fc0:	4090b03a 	or	r8,r8,r2
   11fc4:	003e4106 	br	118cc <__alt_data_end+0xf00118cc>
   11fc8:	0141ffc4 	movi	r5,2047
   11fcc:	117fc71e 	bne	r2,r5,11eec <__alt_data_end+0xf0011eec>
   11fd0:	4811883a 	mov	r8,r9
   11fd4:	3023883a 	mov	r17,r6
   11fd8:	1021883a 	mov	r16,r2
   11fdc:	003e3b06 	br	118cc <__alt_data_end+0xf00118cc>
   11fe0:	10002f26 	beq	r2,zero,120a0 <__adddf3+0x850>
   11fe4:	4984b03a 	or	r2,r9,r6
   11fe8:	10001126 	beq	r2,zero,12030 <__adddf3+0x7e0>
   11fec:	4004d0fa 	srli	r2,r8,3
   11ff0:	8822d0fa 	srli	r17,r17,3
   11ff4:	4010977a 	slli	r8,r8,29
   11ff8:	10c0022c 	andhi	r3,r2,8
   11ffc:	4462b03a 	or	r17,r8,r17
   12000:	183feb26 	beq	r3,zero,11fb0 <__alt_data_end+0xf0011fb0>
   12004:	4808d0fa 	srli	r4,r9,3
   12008:	20c0022c 	andhi	r3,r4,8
   1200c:	183fe81e 	bne	r3,zero,11fb0 <__alt_data_end+0xf0011fb0>
   12010:	300cd0fa 	srli	r6,r6,3
   12014:	4806977a 	slli	r3,r9,29
   12018:	2005883a 	mov	r2,r4
   1201c:	19a2b03a 	or	r17,r3,r6
   12020:	003fe306 	br	11fb0 <__alt_data_end+0xf0011fb0>
   12024:	0011883a 	mov	r8,zero
   12028:	0005883a 	mov	r2,zero
   1202c:	003e3f06 	br	1192c <__alt_data_end+0xf001192c>
   12030:	0401ffc4 	movi	r16,2047
   12034:	003e2506 	br	118cc <__alt_data_end+0xf00118cc>
   12038:	0013883a 	mov	r9,zero
   1203c:	003f8406 	br	11e50 <__alt_data_end+0xf0011e50>
   12040:	0005883a 	mov	r2,zero
   12044:	0007883a 	mov	r3,zero
   12048:	003e8906 	br	11a70 <__alt_data_end+0xf0011a70>
   1204c:	197ff804 	addi	r5,r3,-32
   12050:	01000804 	movi	r4,32
   12054:	414ad83a 	srl	r5,r8,r5
   12058:	19002426 	beq	r3,r4,120ec <__adddf3+0x89c>
   1205c:	01001004 	movi	r4,64
   12060:	20c7c83a 	sub	r3,r4,r3
   12064:	40c6983a 	sll	r3,r8,r3
   12068:	1c46b03a 	or	r3,r3,r17
   1206c:	1806c03a 	cmpne	r3,r3,zero
   12070:	28e2b03a 	or	r17,r5,r3
   12074:	0007883a 	mov	r3,zero
   12078:	003f2306 	br	11d08 <__alt_data_end+0xf0011d08>
   1207c:	0007883a 	mov	r3,zero
   12080:	5811883a 	mov	r8,r11
   12084:	00bfffc4 	movi	r2,-1
   12088:	0401ffc4 	movi	r16,2047
   1208c:	003e7806 	br	11a70 <__alt_data_end+0xf0011a70>
   12090:	4462b03a 	or	r17,r8,r17
   12094:	8822c03a 	cmpne	r17,r17,zero
   12098:	0009883a 	mov	r4,zero
   1209c:	003fa006 	br	11f20 <__alt_data_end+0xf0011f20>
   120a0:	4811883a 	mov	r8,r9
   120a4:	3023883a 	mov	r17,r6
   120a8:	0401ffc4 	movi	r16,2047
   120ac:	003e0706 	br	118cc <__alt_data_end+0xf00118cc>
   120b0:	4811883a 	mov	r8,r9
   120b4:	3023883a 	mov	r17,r6
   120b8:	003e0406 	br	118cc <__alt_data_end+0xf00118cc>
   120bc:	21fff804 	addi	r7,r4,-32
   120c0:	01400804 	movi	r5,32
   120c4:	41ced83a 	srl	r7,r8,r7
   120c8:	21400a26 	beq	r4,r5,120f4 <__adddf3+0x8a4>
   120cc:	01401004 	movi	r5,64
   120d0:	2909c83a 	sub	r4,r5,r4
   120d4:	4108983a 	sll	r4,r8,r4
   120d8:	2448b03a 	or	r4,r4,r17
   120dc:	2008c03a 	cmpne	r4,r4,zero
   120e0:	3922b03a 	or	r17,r7,r4
   120e4:	0009883a 	mov	r4,zero
   120e8:	003f8d06 	br	11f20 <__alt_data_end+0xf0011f20>
   120ec:	0007883a 	mov	r3,zero
   120f0:	003fdd06 	br	12068 <__alt_data_end+0xf0012068>
   120f4:	0009883a 	mov	r4,zero
   120f8:	003ff706 	br	120d8 <__alt_data_end+0xf00120d8>

000120fc <__eqdf2>:
   120fc:	2804d53a 	srli	r2,r5,20
   12100:	3806d53a 	srli	r3,r7,20
   12104:	02000434 	movhi	r8,16
   12108:	423fffc4 	addi	r8,r8,-1
   1210c:	1081ffcc 	andi	r2,r2,2047
   12110:	0281ffc4 	movi	r10,2047
   12114:	2a12703a 	and	r9,r5,r8
   12118:	18c1ffcc 	andi	r3,r3,2047
   1211c:	3a10703a 	and	r8,r7,r8
   12120:	280ad7fa 	srli	r5,r5,31
   12124:	380ed7fa 	srli	r7,r7,31
   12128:	12801026 	beq	r2,r10,1216c <__eqdf2+0x70>
   1212c:	0281ffc4 	movi	r10,2047
   12130:	1a800a26 	beq	r3,r10,1215c <__eqdf2+0x60>
   12134:	10c00226 	beq	r2,r3,12140 <__eqdf2+0x44>
   12138:	00800044 	movi	r2,1
   1213c:	f800283a 	ret
   12140:	4a3ffd1e 	bne	r9,r8,12138 <__alt_data_end+0xf0012138>
   12144:	21bffc1e 	bne	r4,r6,12138 <__alt_data_end+0xf0012138>
   12148:	29c00c26 	beq	r5,r7,1217c <__eqdf2+0x80>
   1214c:	103ffa1e 	bne	r2,zero,12138 <__alt_data_end+0xf0012138>
   12150:	2244b03a 	or	r2,r4,r9
   12154:	1004c03a 	cmpne	r2,r2,zero
   12158:	f800283a 	ret
   1215c:	3214b03a 	or	r10,r6,r8
   12160:	503ff426 	beq	r10,zero,12134 <__alt_data_end+0xf0012134>
   12164:	00800044 	movi	r2,1
   12168:	f800283a 	ret
   1216c:	2254b03a 	or	r10,r4,r9
   12170:	503fee26 	beq	r10,zero,1212c <__alt_data_end+0xf001212c>
   12174:	00800044 	movi	r2,1
   12178:	f800283a 	ret
   1217c:	0005883a 	mov	r2,zero
   12180:	f800283a 	ret

00012184 <__gedf2>:
   12184:	2804d53a 	srli	r2,r5,20
   12188:	3806d53a 	srli	r3,r7,20
   1218c:	02000434 	movhi	r8,16
   12190:	423fffc4 	addi	r8,r8,-1
   12194:	1081ffcc 	andi	r2,r2,2047
   12198:	0241ffc4 	movi	r9,2047
   1219c:	2a14703a 	and	r10,r5,r8
   121a0:	18c1ffcc 	andi	r3,r3,2047
   121a4:	3a10703a 	and	r8,r7,r8
   121a8:	280ad7fa 	srli	r5,r5,31
   121ac:	380ed7fa 	srli	r7,r7,31
   121b0:	12401d26 	beq	r2,r9,12228 <__gedf2+0xa4>
   121b4:	0241ffc4 	movi	r9,2047
   121b8:	1a401226 	beq	r3,r9,12204 <__gedf2+0x80>
   121bc:	1000081e 	bne	r2,zero,121e0 <__gedf2+0x5c>
   121c0:	2296b03a 	or	r11,r4,r10
   121c4:	5813003a 	cmpeq	r9,r11,zero
   121c8:	1800091e 	bne	r3,zero,121f0 <__gedf2+0x6c>
   121cc:	3218b03a 	or	r12,r6,r8
   121d0:	6000071e 	bne	r12,zero,121f0 <__gedf2+0x6c>
   121d4:	0005883a 	mov	r2,zero
   121d8:	5800101e 	bne	r11,zero,1221c <__gedf2+0x98>
   121dc:	f800283a 	ret
   121e0:	18000c1e 	bne	r3,zero,12214 <__gedf2+0x90>
   121e4:	3212b03a 	or	r9,r6,r8
   121e8:	48000c26 	beq	r9,zero,1221c <__gedf2+0x98>
   121ec:	0013883a 	mov	r9,zero
   121f0:	39c03fcc 	andi	r7,r7,255
   121f4:	48000826 	beq	r9,zero,12218 <__gedf2+0x94>
   121f8:	38000926 	beq	r7,zero,12220 <__gedf2+0x9c>
   121fc:	00800044 	movi	r2,1
   12200:	f800283a 	ret
   12204:	3212b03a 	or	r9,r6,r8
   12208:	483fec26 	beq	r9,zero,121bc <__alt_data_end+0xf00121bc>
   1220c:	00bfff84 	movi	r2,-2
   12210:	f800283a 	ret
   12214:	39c03fcc 	andi	r7,r7,255
   12218:	29c00626 	beq	r5,r7,12234 <__gedf2+0xb0>
   1221c:	283ff726 	beq	r5,zero,121fc <__alt_data_end+0xf00121fc>
   12220:	00bfffc4 	movi	r2,-1
   12224:	f800283a 	ret
   12228:	2292b03a 	or	r9,r4,r10
   1222c:	483fe126 	beq	r9,zero,121b4 <__alt_data_end+0xf00121b4>
   12230:	003ff606 	br	1220c <__alt_data_end+0xf001220c>
   12234:	18bff916 	blt	r3,r2,1221c <__alt_data_end+0xf001221c>
   12238:	10c00316 	blt	r2,r3,12248 <__gedf2+0xc4>
   1223c:	42bff736 	bltu	r8,r10,1221c <__alt_data_end+0xf001221c>
   12240:	52000326 	beq	r10,r8,12250 <__gedf2+0xcc>
   12244:	5200042e 	bgeu	r10,r8,12258 <__gedf2+0xd4>
   12248:	283fec1e 	bne	r5,zero,121fc <__alt_data_end+0xf00121fc>
   1224c:	003ff406 	br	12220 <__alt_data_end+0xf0012220>
   12250:	313ff236 	bltu	r6,r4,1221c <__alt_data_end+0xf001221c>
   12254:	21bffc36 	bltu	r4,r6,12248 <__alt_data_end+0xf0012248>
   12258:	0005883a 	mov	r2,zero
   1225c:	f800283a 	ret

00012260 <__ledf2>:
   12260:	2804d53a 	srli	r2,r5,20
   12264:	3810d53a 	srli	r8,r7,20
   12268:	00c00434 	movhi	r3,16
   1226c:	18ffffc4 	addi	r3,r3,-1
   12270:	1081ffcc 	andi	r2,r2,2047
   12274:	0241ffc4 	movi	r9,2047
   12278:	28d4703a 	and	r10,r5,r3
   1227c:	4201ffcc 	andi	r8,r8,2047
   12280:	38c6703a 	and	r3,r7,r3
   12284:	280ad7fa 	srli	r5,r5,31
   12288:	380ed7fa 	srli	r7,r7,31
   1228c:	12401f26 	beq	r2,r9,1230c <__ledf2+0xac>
   12290:	0241ffc4 	movi	r9,2047
   12294:	42401426 	beq	r8,r9,122e8 <__ledf2+0x88>
   12298:	1000091e 	bne	r2,zero,122c0 <__ledf2+0x60>
   1229c:	2296b03a 	or	r11,r4,r10
   122a0:	5813003a 	cmpeq	r9,r11,zero
   122a4:	29403fcc 	andi	r5,r5,255
   122a8:	40000a1e 	bne	r8,zero,122d4 <__ledf2+0x74>
   122ac:	30d8b03a 	or	r12,r6,r3
   122b0:	6000081e 	bne	r12,zero,122d4 <__ledf2+0x74>
   122b4:	0005883a 	mov	r2,zero
   122b8:	5800111e 	bne	r11,zero,12300 <__ledf2+0xa0>
   122bc:	f800283a 	ret
   122c0:	29403fcc 	andi	r5,r5,255
   122c4:	40000c1e 	bne	r8,zero,122f8 <__ledf2+0x98>
   122c8:	30d2b03a 	or	r9,r6,r3
   122cc:	48000c26 	beq	r9,zero,12300 <__ledf2+0xa0>
   122d0:	0013883a 	mov	r9,zero
   122d4:	39c03fcc 	andi	r7,r7,255
   122d8:	48000826 	beq	r9,zero,122fc <__ledf2+0x9c>
   122dc:	38001126 	beq	r7,zero,12324 <__ledf2+0xc4>
   122e0:	00800044 	movi	r2,1
   122e4:	f800283a 	ret
   122e8:	30d2b03a 	or	r9,r6,r3
   122ec:	483fea26 	beq	r9,zero,12298 <__alt_data_end+0xf0012298>
   122f0:	00800084 	movi	r2,2
   122f4:	f800283a 	ret
   122f8:	39c03fcc 	andi	r7,r7,255
   122fc:	39400726 	beq	r7,r5,1231c <__ledf2+0xbc>
   12300:	2800081e 	bne	r5,zero,12324 <__ledf2+0xc4>
   12304:	00800044 	movi	r2,1
   12308:	f800283a 	ret
   1230c:	2292b03a 	or	r9,r4,r10
   12310:	483fdf26 	beq	r9,zero,12290 <__alt_data_end+0xf0012290>
   12314:	00800084 	movi	r2,2
   12318:	f800283a 	ret
   1231c:	4080030e 	bge	r8,r2,1232c <__ledf2+0xcc>
   12320:	383fef26 	beq	r7,zero,122e0 <__alt_data_end+0xf00122e0>
   12324:	00bfffc4 	movi	r2,-1
   12328:	f800283a 	ret
   1232c:	123feb16 	blt	r2,r8,122dc <__alt_data_end+0xf00122dc>
   12330:	1abff336 	bltu	r3,r10,12300 <__alt_data_end+0xf0012300>
   12334:	50c00326 	beq	r10,r3,12344 <__ledf2+0xe4>
   12338:	50c0042e 	bgeu	r10,r3,1234c <__ledf2+0xec>
   1233c:	283fe81e 	bne	r5,zero,122e0 <__alt_data_end+0xf00122e0>
   12340:	003ff806 	br	12324 <__alt_data_end+0xf0012324>
   12344:	313fee36 	bltu	r6,r4,12300 <__alt_data_end+0xf0012300>
   12348:	21bffc36 	bltu	r4,r6,1233c <__alt_data_end+0xf001233c>
   1234c:	0005883a 	mov	r2,zero
   12350:	f800283a 	ret

00012354 <__muldf3>:
   12354:	defff304 	addi	sp,sp,-52
   12358:	2804d53a 	srli	r2,r5,20
   1235c:	dd800915 	stw	r22,36(sp)
   12360:	282cd7fa 	srli	r22,r5,31
   12364:	dc000315 	stw	r16,12(sp)
   12368:	04000434 	movhi	r16,16
   1236c:	dd400815 	stw	r21,32(sp)
   12370:	dc800515 	stw	r18,20(sp)
   12374:	843fffc4 	addi	r16,r16,-1
   12378:	dfc00c15 	stw	ra,48(sp)
   1237c:	df000b15 	stw	fp,44(sp)
   12380:	ddc00a15 	stw	r23,40(sp)
   12384:	dd000715 	stw	r20,28(sp)
   12388:	dcc00615 	stw	r19,24(sp)
   1238c:	dc400415 	stw	r17,16(sp)
   12390:	1481ffcc 	andi	r18,r2,2047
   12394:	2c20703a 	and	r16,r5,r16
   12398:	b02b883a 	mov	r21,r22
   1239c:	b2403fcc 	andi	r9,r22,255
   123a0:	90006026 	beq	r18,zero,12524 <__muldf3+0x1d0>
   123a4:	0081ffc4 	movi	r2,2047
   123a8:	2029883a 	mov	r20,r4
   123ac:	90803626 	beq	r18,r2,12488 <__muldf3+0x134>
   123b0:	80800434 	orhi	r2,r16,16
   123b4:	100490fa 	slli	r2,r2,3
   123b8:	2020d77a 	srli	r16,r4,29
   123bc:	202890fa 	slli	r20,r4,3
   123c0:	94bf0044 	addi	r18,r18,-1023
   123c4:	80a0b03a 	or	r16,r16,r2
   123c8:	0027883a 	mov	r19,zero
   123cc:	0039883a 	mov	fp,zero
   123d0:	3804d53a 	srli	r2,r7,20
   123d4:	382ed7fa 	srli	r23,r7,31
   123d8:	04400434 	movhi	r17,16
   123dc:	8c7fffc4 	addi	r17,r17,-1
   123e0:	1081ffcc 	andi	r2,r2,2047
   123e4:	3011883a 	mov	r8,r6
   123e8:	3c62703a 	and	r17,r7,r17
   123ec:	ba803fcc 	andi	r10,r23,255
   123f0:	10006d26 	beq	r2,zero,125a8 <__muldf3+0x254>
   123f4:	00c1ffc4 	movi	r3,2047
   123f8:	10c06526 	beq	r2,r3,12590 <__muldf3+0x23c>
   123fc:	88c00434 	orhi	r3,r17,16
   12400:	180690fa 	slli	r3,r3,3
   12404:	3022d77a 	srli	r17,r6,29
   12408:	301090fa 	slli	r8,r6,3
   1240c:	10bf0044 	addi	r2,r2,-1023
   12410:	88e2b03a 	or	r17,r17,r3
   12414:	000b883a 	mov	r5,zero
   12418:	9085883a 	add	r2,r18,r2
   1241c:	2cc8b03a 	or	r4,r5,r19
   12420:	00c003c4 	movi	r3,15
   12424:	bdacf03a 	xor	r22,r23,r22
   12428:	12c00044 	addi	r11,r2,1
   1242c:	19009936 	bltu	r3,r4,12694 <__muldf3+0x340>
   12430:	200890ba 	slli	r4,r4,2
   12434:	00c00074 	movhi	r3,1
   12438:	18c91204 	addi	r3,r3,9288
   1243c:	20c9883a 	add	r4,r4,r3
   12440:	20c00017 	ldw	r3,0(r4)
   12444:	1800683a 	jmp	r3
   12448:	00012694 	movui	zero,1178
   1244c:	000124a8 	cmpgeui	zero,zero,1170
   12450:	000124a8 	cmpgeui	zero,zero,1170
   12454:	000124a4 	muli	zero,zero,1170
   12458:	00012670 	cmpltui	zero,zero,1177
   1245c:	00012670 	cmpltui	zero,zero,1177
   12460:	00012658 	cmpnei	zero,zero,1177
   12464:	000124a4 	muli	zero,zero,1170
   12468:	00012670 	cmpltui	zero,zero,1177
   1246c:	00012658 	cmpnei	zero,zero,1177
   12470:	00012670 	cmpltui	zero,zero,1177
   12474:	000124a4 	muli	zero,zero,1170
   12478:	00012680 	call	1268 <prvHeapInit+0x58>
   1247c:	00012680 	call	1268 <prvHeapInit+0x58>
   12480:	00012680 	call	1268 <prvHeapInit+0x58>
   12484:	0001289c 	xori	zero,zero,1186
   12488:	2404b03a 	or	r2,r4,r16
   1248c:	10006f1e 	bne	r2,zero,1264c <__muldf3+0x2f8>
   12490:	04c00204 	movi	r19,8
   12494:	0021883a 	mov	r16,zero
   12498:	0029883a 	mov	r20,zero
   1249c:	07000084 	movi	fp,2
   124a0:	003fcb06 	br	123d0 <__alt_data_end+0xf00123d0>
   124a4:	502d883a 	mov	r22,r10
   124a8:	00800084 	movi	r2,2
   124ac:	28805726 	beq	r5,r2,1260c <__muldf3+0x2b8>
   124b0:	008000c4 	movi	r2,3
   124b4:	28816626 	beq	r5,r2,12a50 <__muldf3+0x6fc>
   124b8:	00800044 	movi	r2,1
   124bc:	2881411e 	bne	r5,r2,129c4 <__muldf3+0x670>
   124c0:	b02b883a 	mov	r21,r22
   124c4:	0005883a 	mov	r2,zero
   124c8:	000b883a 	mov	r5,zero
   124cc:	0029883a 	mov	r20,zero
   124d0:	1004953a 	slli	r2,r2,20
   124d4:	a8c03fcc 	andi	r3,r21,255
   124d8:	04400434 	movhi	r17,16
   124dc:	8c7fffc4 	addi	r17,r17,-1
   124e0:	180697fa 	slli	r3,r3,31
   124e4:	2c4a703a 	and	r5,r5,r17
   124e8:	288ab03a 	or	r5,r5,r2
   124ec:	28c6b03a 	or	r3,r5,r3
   124f0:	a005883a 	mov	r2,r20
   124f4:	dfc00c17 	ldw	ra,48(sp)
   124f8:	df000b17 	ldw	fp,44(sp)
   124fc:	ddc00a17 	ldw	r23,40(sp)
   12500:	dd800917 	ldw	r22,36(sp)
   12504:	dd400817 	ldw	r21,32(sp)
   12508:	dd000717 	ldw	r20,28(sp)
   1250c:	dcc00617 	ldw	r19,24(sp)
   12510:	dc800517 	ldw	r18,20(sp)
   12514:	dc400417 	ldw	r17,16(sp)
   12518:	dc000317 	ldw	r16,12(sp)
   1251c:	dec00d04 	addi	sp,sp,52
   12520:	f800283a 	ret
   12524:	2404b03a 	or	r2,r4,r16
   12528:	2027883a 	mov	r19,r4
   1252c:	10004226 	beq	r2,zero,12638 <__muldf3+0x2e4>
   12530:	8000fc26 	beq	r16,zero,12924 <__muldf3+0x5d0>
   12534:	8009883a 	mov	r4,r16
   12538:	d9800215 	stw	r6,8(sp)
   1253c:	d9c00015 	stw	r7,0(sp)
   12540:	da400115 	stw	r9,4(sp)
   12544:	00074b80 	call	74b8 <__clzsi2>
   12548:	d9800217 	ldw	r6,8(sp)
   1254c:	d9c00017 	ldw	r7,0(sp)
   12550:	da400117 	ldw	r9,4(sp)
   12554:	113ffd44 	addi	r4,r2,-11
   12558:	00c00704 	movi	r3,28
   1255c:	1900ed16 	blt	r3,r4,12914 <__muldf3+0x5c0>
   12560:	00c00744 	movi	r3,29
   12564:	147ffe04 	addi	r17,r2,-8
   12568:	1907c83a 	sub	r3,r3,r4
   1256c:	8460983a 	sll	r16,r16,r17
   12570:	98c6d83a 	srl	r3,r19,r3
   12574:	9c68983a 	sll	r20,r19,r17
   12578:	1c20b03a 	or	r16,r3,r16
   1257c:	1080fcc4 	addi	r2,r2,1011
   12580:	00a5c83a 	sub	r18,zero,r2
   12584:	0027883a 	mov	r19,zero
   12588:	0039883a 	mov	fp,zero
   1258c:	003f9006 	br	123d0 <__alt_data_end+0xf00123d0>
   12590:	3446b03a 	or	r3,r6,r17
   12594:	1800261e 	bne	r3,zero,12630 <__muldf3+0x2dc>
   12598:	0023883a 	mov	r17,zero
   1259c:	0011883a 	mov	r8,zero
   125a0:	01400084 	movi	r5,2
   125a4:	003f9c06 	br	12418 <__alt_data_end+0xf0012418>
   125a8:	3446b03a 	or	r3,r6,r17
   125ac:	18001c26 	beq	r3,zero,12620 <__muldf3+0x2cc>
   125b0:	8800ce26 	beq	r17,zero,128ec <__muldf3+0x598>
   125b4:	8809883a 	mov	r4,r17
   125b8:	d9800215 	stw	r6,8(sp)
   125bc:	da400115 	stw	r9,4(sp)
   125c0:	da800015 	stw	r10,0(sp)
   125c4:	00074b80 	call	74b8 <__clzsi2>
   125c8:	d9800217 	ldw	r6,8(sp)
   125cc:	da400117 	ldw	r9,4(sp)
   125d0:	da800017 	ldw	r10,0(sp)
   125d4:	113ffd44 	addi	r4,r2,-11
   125d8:	00c00704 	movi	r3,28
   125dc:	1900bf16 	blt	r3,r4,128dc <__muldf3+0x588>
   125e0:	00c00744 	movi	r3,29
   125e4:	123ffe04 	addi	r8,r2,-8
   125e8:	1907c83a 	sub	r3,r3,r4
   125ec:	8a22983a 	sll	r17,r17,r8
   125f0:	30c6d83a 	srl	r3,r6,r3
   125f4:	3210983a 	sll	r8,r6,r8
   125f8:	1c62b03a 	or	r17,r3,r17
   125fc:	1080fcc4 	addi	r2,r2,1011
   12600:	0085c83a 	sub	r2,zero,r2
   12604:	000b883a 	mov	r5,zero
   12608:	003f8306 	br	12418 <__alt_data_end+0xf0012418>
   1260c:	b02b883a 	mov	r21,r22
   12610:	0081ffc4 	movi	r2,2047
   12614:	000b883a 	mov	r5,zero
   12618:	0029883a 	mov	r20,zero
   1261c:	003fac06 	br	124d0 <__alt_data_end+0xf00124d0>
   12620:	0023883a 	mov	r17,zero
   12624:	0011883a 	mov	r8,zero
   12628:	01400044 	movi	r5,1
   1262c:	003f7a06 	br	12418 <__alt_data_end+0xf0012418>
   12630:	014000c4 	movi	r5,3
   12634:	003f7806 	br	12418 <__alt_data_end+0xf0012418>
   12638:	04c00104 	movi	r19,4
   1263c:	0021883a 	mov	r16,zero
   12640:	0029883a 	mov	r20,zero
   12644:	07000044 	movi	fp,1
   12648:	003f6106 	br	123d0 <__alt_data_end+0xf00123d0>
   1264c:	04c00304 	movi	r19,12
   12650:	070000c4 	movi	fp,3
   12654:	003f5e06 	br	123d0 <__alt_data_end+0xf00123d0>
   12658:	01400434 	movhi	r5,16
   1265c:	002b883a 	mov	r21,zero
   12660:	297fffc4 	addi	r5,r5,-1
   12664:	053fffc4 	movi	r20,-1
   12668:	0081ffc4 	movi	r2,2047
   1266c:	003f9806 	br	124d0 <__alt_data_end+0xf00124d0>
   12670:	8023883a 	mov	r17,r16
   12674:	a011883a 	mov	r8,r20
   12678:	e00b883a 	mov	r5,fp
   1267c:	003f8a06 	br	124a8 <__alt_data_end+0xf00124a8>
   12680:	8023883a 	mov	r17,r16
   12684:	a011883a 	mov	r8,r20
   12688:	482d883a 	mov	r22,r9
   1268c:	e00b883a 	mov	r5,fp
   12690:	003f8506 	br	124a8 <__alt_data_end+0xf00124a8>
   12694:	a00ad43a 	srli	r5,r20,16
   12698:	401ad43a 	srli	r13,r8,16
   1269c:	a53fffcc 	andi	r20,r20,65535
   126a0:	423fffcc 	andi	r8,r8,65535
   126a4:	4519383a 	mul	r12,r8,r20
   126a8:	4147383a 	mul	r3,r8,r5
   126ac:	6d09383a 	mul	r4,r13,r20
   126b0:	600cd43a 	srli	r6,r12,16
   126b4:	2b5d383a 	mul	r14,r5,r13
   126b8:	20c9883a 	add	r4,r4,r3
   126bc:	310d883a 	add	r6,r6,r4
   126c0:	30c0022e 	bgeu	r6,r3,126cc <__muldf3+0x378>
   126c4:	00c00074 	movhi	r3,1
   126c8:	70dd883a 	add	r14,r14,r3
   126cc:	8826d43a 	srli	r19,r17,16
   126d0:	8bffffcc 	andi	r15,r17,65535
   126d4:	7d23383a 	mul	r17,r15,r20
   126d8:	7949383a 	mul	r4,r15,r5
   126dc:	9d29383a 	mul	r20,r19,r20
   126e0:	8814d43a 	srli	r10,r17,16
   126e4:	3012943a 	slli	r9,r6,16
   126e8:	a129883a 	add	r20,r20,r4
   126ec:	633fffcc 	andi	r12,r12,65535
   126f0:	5515883a 	add	r10,r10,r20
   126f4:	3006d43a 	srli	r3,r6,16
   126f8:	4b13883a 	add	r9,r9,r12
   126fc:	2ccb383a 	mul	r5,r5,r19
   12700:	5100022e 	bgeu	r10,r4,1270c <__muldf3+0x3b8>
   12704:	01000074 	movhi	r4,1
   12708:	290b883a 	add	r5,r5,r4
   1270c:	802ad43a 	srli	r21,r16,16
   12710:	843fffcc 	andi	r16,r16,65535
   12714:	440d383a 	mul	r6,r8,r16
   12718:	4565383a 	mul	r18,r8,r21
   1271c:	8349383a 	mul	r4,r16,r13
   12720:	500e943a 	slli	r7,r10,16
   12724:	3010d43a 	srli	r8,r6,16
   12728:	5028d43a 	srli	r20,r10,16
   1272c:	2489883a 	add	r4,r4,r18
   12730:	8abfffcc 	andi	r10,r17,65535
   12734:	3a95883a 	add	r10,r7,r10
   12738:	4119883a 	add	r12,r8,r4
   1273c:	a169883a 	add	r20,r20,r5
   12740:	1a87883a 	add	r3,r3,r10
   12744:	6d5b383a 	mul	r13,r13,r21
   12748:	6480022e 	bgeu	r12,r18,12754 <__muldf3+0x400>
   1274c:	01000074 	movhi	r4,1
   12750:	691b883a 	add	r13,r13,r4
   12754:	7c25383a 	mul	r18,r15,r16
   12758:	7d4b383a 	mul	r5,r15,r21
   1275c:	84cf383a 	mul	r7,r16,r19
   12760:	901ed43a 	srli	r15,r18,16
   12764:	6008d43a 	srli	r4,r12,16
   12768:	6010943a 	slli	r8,r12,16
   1276c:	394f883a 	add	r7,r7,r5
   12770:	333fffcc 	andi	r12,r6,65535
   12774:	79df883a 	add	r15,r15,r7
   12778:	235b883a 	add	r13,r4,r13
   1277c:	9d63383a 	mul	r17,r19,r21
   12780:	4309883a 	add	r4,r8,r12
   12784:	7940022e 	bgeu	r15,r5,12790 <__muldf3+0x43c>
   12788:	01400074 	movhi	r5,1
   1278c:	8963883a 	add	r17,r17,r5
   12790:	780a943a 	slli	r5,r15,16
   12794:	91bfffcc 	andi	r6,r18,65535
   12798:	70c7883a 	add	r3,r14,r3
   1279c:	298d883a 	add	r6,r5,r6
   127a0:	1a8f803a 	cmpltu	r7,r3,r10
   127a4:	350b883a 	add	r5,r6,r20
   127a8:	20c7883a 	add	r3,r4,r3
   127ac:	3955883a 	add	r10,r7,r5
   127b0:	1909803a 	cmpltu	r4,r3,r4
   127b4:	6a91883a 	add	r8,r13,r10
   127b8:	780cd43a 	srli	r6,r15,16
   127bc:	2219883a 	add	r12,r4,r8
   127c0:	2d0b803a 	cmpltu	r5,r5,r20
   127c4:	51cf803a 	cmpltu	r7,r10,r7
   127c8:	29ceb03a 	or	r7,r5,r7
   127cc:	4351803a 	cmpltu	r8,r8,r13
   127d0:	610b803a 	cmpltu	r5,r12,r4
   127d4:	4148b03a 	or	r4,r8,r5
   127d8:	398f883a 	add	r7,r7,r6
   127dc:	3909883a 	add	r4,r7,r4
   127e0:	1810927a 	slli	r8,r3,9
   127e4:	2449883a 	add	r4,r4,r17
   127e8:	2008927a 	slli	r4,r4,9
   127ec:	6022d5fa 	srli	r17,r12,23
   127f0:	1806d5fa 	srli	r3,r3,23
   127f4:	4252b03a 	or	r9,r8,r9
   127f8:	600a927a 	slli	r5,r12,9
   127fc:	4810c03a 	cmpne	r8,r9,zero
   12800:	2462b03a 	or	r17,r4,r17
   12804:	40c6b03a 	or	r3,r8,r3
   12808:	8900402c 	andhi	r4,r17,256
   1280c:	1950b03a 	or	r8,r3,r5
   12810:	20000726 	beq	r4,zero,12830 <__muldf3+0x4dc>
   12814:	4006d07a 	srli	r3,r8,1
   12818:	880497fa 	slli	r2,r17,31
   1281c:	4200004c 	andi	r8,r8,1
   12820:	8822d07a 	srli	r17,r17,1
   12824:	1a10b03a 	or	r8,r3,r8
   12828:	1210b03a 	or	r8,r2,r8
   1282c:	5805883a 	mov	r2,r11
   12830:	1140ffc4 	addi	r5,r2,1023
   12834:	0140440e 	bge	zero,r5,12948 <__muldf3+0x5f4>
   12838:	40c001cc 	andi	r3,r8,7
   1283c:	18000726 	beq	r3,zero,1285c <__muldf3+0x508>
   12840:	40c003cc 	andi	r3,r8,15
   12844:	01000104 	movi	r4,4
   12848:	19000426 	beq	r3,r4,1285c <__muldf3+0x508>
   1284c:	4107883a 	add	r3,r8,r4
   12850:	1a11803a 	cmpltu	r8,r3,r8
   12854:	8a23883a 	add	r17,r17,r8
   12858:	1811883a 	mov	r8,r3
   1285c:	88c0402c 	andhi	r3,r17,256
   12860:	18000426 	beq	r3,zero,12874 <__muldf3+0x520>
   12864:	11410004 	addi	r5,r2,1024
   12868:	00bfc034 	movhi	r2,65280
   1286c:	10bfffc4 	addi	r2,r2,-1
   12870:	88a2703a 	and	r17,r17,r2
   12874:	0081ff84 	movi	r2,2046
   12878:	117f6416 	blt	r2,r5,1260c <__alt_data_end+0xf001260c>
   1287c:	8828977a 	slli	r20,r17,29
   12880:	4010d0fa 	srli	r8,r8,3
   12884:	8822927a 	slli	r17,r17,9
   12888:	2881ffcc 	andi	r2,r5,2047
   1288c:	a228b03a 	or	r20,r20,r8
   12890:	880ad33a 	srli	r5,r17,12
   12894:	b02b883a 	mov	r21,r22
   12898:	003f0d06 	br	124d0 <__alt_data_end+0xf00124d0>
   1289c:	8080022c 	andhi	r2,r16,8
   128a0:	10000926 	beq	r2,zero,128c8 <__muldf3+0x574>
   128a4:	8880022c 	andhi	r2,r17,8
   128a8:	1000071e 	bne	r2,zero,128c8 <__muldf3+0x574>
   128ac:	00800434 	movhi	r2,16
   128b0:	89400234 	orhi	r5,r17,8
   128b4:	10bfffc4 	addi	r2,r2,-1
   128b8:	b82b883a 	mov	r21,r23
   128bc:	288a703a 	and	r5,r5,r2
   128c0:	4029883a 	mov	r20,r8
   128c4:	003f6806 	br	12668 <__alt_data_end+0xf0012668>
   128c8:	00800434 	movhi	r2,16
   128cc:	81400234 	orhi	r5,r16,8
   128d0:	10bfffc4 	addi	r2,r2,-1
   128d4:	288a703a 	and	r5,r5,r2
   128d8:	003f6306 	br	12668 <__alt_data_end+0xf0012668>
   128dc:	147ff604 	addi	r17,r2,-40
   128e0:	3462983a 	sll	r17,r6,r17
   128e4:	0011883a 	mov	r8,zero
   128e8:	003f4406 	br	125fc <__alt_data_end+0xf00125fc>
   128ec:	3009883a 	mov	r4,r6
   128f0:	d9800215 	stw	r6,8(sp)
   128f4:	da400115 	stw	r9,4(sp)
   128f8:	da800015 	stw	r10,0(sp)
   128fc:	00074b80 	call	74b8 <__clzsi2>
   12900:	10800804 	addi	r2,r2,32
   12904:	da800017 	ldw	r10,0(sp)
   12908:	da400117 	ldw	r9,4(sp)
   1290c:	d9800217 	ldw	r6,8(sp)
   12910:	003f3006 	br	125d4 <__alt_data_end+0xf00125d4>
   12914:	143ff604 	addi	r16,r2,-40
   12918:	9c20983a 	sll	r16,r19,r16
   1291c:	0029883a 	mov	r20,zero
   12920:	003f1606 	br	1257c <__alt_data_end+0xf001257c>
   12924:	d9800215 	stw	r6,8(sp)
   12928:	d9c00015 	stw	r7,0(sp)
   1292c:	da400115 	stw	r9,4(sp)
   12930:	00074b80 	call	74b8 <__clzsi2>
   12934:	10800804 	addi	r2,r2,32
   12938:	da400117 	ldw	r9,4(sp)
   1293c:	d9c00017 	ldw	r7,0(sp)
   12940:	d9800217 	ldw	r6,8(sp)
   12944:	003f0306 	br	12554 <__alt_data_end+0xf0012554>
   12948:	00c00044 	movi	r3,1
   1294c:	1947c83a 	sub	r3,r3,r5
   12950:	00800e04 	movi	r2,56
   12954:	10feda16 	blt	r2,r3,124c0 <__alt_data_end+0xf00124c0>
   12958:	008007c4 	movi	r2,31
   1295c:	10c01b16 	blt	r2,r3,129cc <__muldf3+0x678>
   12960:	00800804 	movi	r2,32
   12964:	10c5c83a 	sub	r2,r2,r3
   12968:	888a983a 	sll	r5,r17,r2
   1296c:	40c8d83a 	srl	r4,r8,r3
   12970:	4084983a 	sll	r2,r8,r2
   12974:	88e2d83a 	srl	r17,r17,r3
   12978:	2906b03a 	or	r3,r5,r4
   1297c:	1004c03a 	cmpne	r2,r2,zero
   12980:	1886b03a 	or	r3,r3,r2
   12984:	188001cc 	andi	r2,r3,7
   12988:	10000726 	beq	r2,zero,129a8 <__muldf3+0x654>
   1298c:	188003cc 	andi	r2,r3,15
   12990:	01000104 	movi	r4,4
   12994:	11000426 	beq	r2,r4,129a8 <__muldf3+0x654>
   12998:	1805883a 	mov	r2,r3
   1299c:	10c00104 	addi	r3,r2,4
   129a0:	1885803a 	cmpltu	r2,r3,r2
   129a4:	88a3883a 	add	r17,r17,r2
   129a8:	8880202c 	andhi	r2,r17,128
   129ac:	10001c26 	beq	r2,zero,12a20 <__muldf3+0x6cc>
   129b0:	b02b883a 	mov	r21,r22
   129b4:	00800044 	movi	r2,1
   129b8:	000b883a 	mov	r5,zero
   129bc:	0029883a 	mov	r20,zero
   129c0:	003ec306 	br	124d0 <__alt_data_end+0xf00124d0>
   129c4:	5805883a 	mov	r2,r11
   129c8:	003f9906 	br	12830 <__alt_data_end+0xf0012830>
   129cc:	00bff844 	movi	r2,-31
   129d0:	1145c83a 	sub	r2,r2,r5
   129d4:	8888d83a 	srl	r4,r17,r2
   129d8:	00800804 	movi	r2,32
   129dc:	18801a26 	beq	r3,r2,12a48 <__muldf3+0x6f4>
   129e0:	00801004 	movi	r2,64
   129e4:	10c5c83a 	sub	r2,r2,r3
   129e8:	8884983a 	sll	r2,r17,r2
   129ec:	1204b03a 	or	r2,r2,r8
   129f0:	1004c03a 	cmpne	r2,r2,zero
   129f4:	2084b03a 	or	r2,r4,r2
   129f8:	144001cc 	andi	r17,r2,7
   129fc:	88000d1e 	bne	r17,zero,12a34 <__muldf3+0x6e0>
   12a00:	000b883a 	mov	r5,zero
   12a04:	1028d0fa 	srli	r20,r2,3
   12a08:	b02b883a 	mov	r21,r22
   12a0c:	0005883a 	mov	r2,zero
   12a10:	a468b03a 	or	r20,r20,r17
   12a14:	003eae06 	br	124d0 <__alt_data_end+0xf00124d0>
   12a18:	1007883a 	mov	r3,r2
   12a1c:	0023883a 	mov	r17,zero
   12a20:	880a927a 	slli	r5,r17,9
   12a24:	1805883a 	mov	r2,r3
   12a28:	8822977a 	slli	r17,r17,29
   12a2c:	280ad33a 	srli	r5,r5,12
   12a30:	003ff406 	br	12a04 <__alt_data_end+0xf0012a04>
   12a34:	10c003cc 	andi	r3,r2,15
   12a38:	01000104 	movi	r4,4
   12a3c:	193ff626 	beq	r3,r4,12a18 <__alt_data_end+0xf0012a18>
   12a40:	0023883a 	mov	r17,zero
   12a44:	003fd506 	br	1299c <__alt_data_end+0xf001299c>
   12a48:	0005883a 	mov	r2,zero
   12a4c:	003fe706 	br	129ec <__alt_data_end+0xf00129ec>
   12a50:	00800434 	movhi	r2,16
   12a54:	89400234 	orhi	r5,r17,8
   12a58:	10bfffc4 	addi	r2,r2,-1
   12a5c:	b02b883a 	mov	r21,r22
   12a60:	288a703a 	and	r5,r5,r2
   12a64:	4029883a 	mov	r20,r8
   12a68:	003eff06 	br	12668 <__alt_data_end+0xf0012668>

00012a6c <__subdf3>:
   12a6c:	02000434 	movhi	r8,16
   12a70:	423fffc4 	addi	r8,r8,-1
   12a74:	defffb04 	addi	sp,sp,-20
   12a78:	2a14703a 	and	r10,r5,r8
   12a7c:	3812d53a 	srli	r9,r7,20
   12a80:	3a10703a 	and	r8,r7,r8
   12a84:	2006d77a 	srli	r3,r4,29
   12a88:	3004d77a 	srli	r2,r6,29
   12a8c:	dc000015 	stw	r16,0(sp)
   12a90:	501490fa 	slli	r10,r10,3
   12a94:	2820d53a 	srli	r16,r5,20
   12a98:	401090fa 	slli	r8,r8,3
   12a9c:	dc800215 	stw	r18,8(sp)
   12aa0:	dc400115 	stw	r17,4(sp)
   12aa4:	dfc00415 	stw	ra,16(sp)
   12aa8:	202290fa 	slli	r17,r4,3
   12aac:	dcc00315 	stw	r19,12(sp)
   12ab0:	4a41ffcc 	andi	r9,r9,2047
   12ab4:	0101ffc4 	movi	r4,2047
   12ab8:	2824d7fa 	srli	r18,r5,31
   12abc:	8401ffcc 	andi	r16,r16,2047
   12ac0:	50c6b03a 	or	r3,r10,r3
   12ac4:	380ed7fa 	srli	r7,r7,31
   12ac8:	408ab03a 	or	r5,r8,r2
   12acc:	300c90fa 	slli	r6,r6,3
   12ad0:	49009626 	beq	r9,r4,12d2c <__subdf3+0x2c0>
   12ad4:	39c0005c 	xori	r7,r7,1
   12ad8:	8245c83a 	sub	r2,r16,r9
   12adc:	3c807426 	beq	r7,r18,12cb0 <__subdf3+0x244>
   12ae0:	0080af0e 	bge	zero,r2,12da0 <__subdf3+0x334>
   12ae4:	48002a1e 	bne	r9,zero,12b90 <__subdf3+0x124>
   12ae8:	2988b03a 	or	r4,r5,r6
   12aec:	20009a1e 	bne	r4,zero,12d58 <__subdf3+0x2ec>
   12af0:	888001cc 	andi	r2,r17,7
   12af4:	10000726 	beq	r2,zero,12b14 <__subdf3+0xa8>
   12af8:	888003cc 	andi	r2,r17,15
   12afc:	01000104 	movi	r4,4
   12b00:	11000426 	beq	r2,r4,12b14 <__subdf3+0xa8>
   12b04:	890b883a 	add	r5,r17,r4
   12b08:	2c63803a 	cmpltu	r17,r5,r17
   12b0c:	1c47883a 	add	r3,r3,r17
   12b10:	2823883a 	mov	r17,r5
   12b14:	1880202c 	andhi	r2,r3,128
   12b18:	10005926 	beq	r2,zero,12c80 <__subdf3+0x214>
   12b1c:	84000044 	addi	r16,r16,1
   12b20:	0081ffc4 	movi	r2,2047
   12b24:	8080be26 	beq	r16,r2,12e20 <__subdf3+0x3b4>
   12b28:	017fe034 	movhi	r5,65408
   12b2c:	297fffc4 	addi	r5,r5,-1
   12b30:	1946703a 	and	r3,r3,r5
   12b34:	1804977a 	slli	r2,r3,29
   12b38:	1806927a 	slli	r3,r3,9
   12b3c:	8822d0fa 	srli	r17,r17,3
   12b40:	8401ffcc 	andi	r16,r16,2047
   12b44:	180ad33a 	srli	r5,r3,12
   12b48:	9100004c 	andi	r4,r18,1
   12b4c:	1444b03a 	or	r2,r2,r17
   12b50:	80c1ffcc 	andi	r3,r16,2047
   12b54:	1820953a 	slli	r16,r3,20
   12b58:	20c03fcc 	andi	r3,r4,255
   12b5c:	180897fa 	slli	r4,r3,31
   12b60:	00c00434 	movhi	r3,16
   12b64:	18ffffc4 	addi	r3,r3,-1
   12b68:	28c6703a 	and	r3,r5,r3
   12b6c:	1c06b03a 	or	r3,r3,r16
   12b70:	1906b03a 	or	r3,r3,r4
   12b74:	dfc00417 	ldw	ra,16(sp)
   12b78:	dcc00317 	ldw	r19,12(sp)
   12b7c:	dc800217 	ldw	r18,8(sp)
   12b80:	dc400117 	ldw	r17,4(sp)
   12b84:	dc000017 	ldw	r16,0(sp)
   12b88:	dec00504 	addi	sp,sp,20
   12b8c:	f800283a 	ret
   12b90:	0101ffc4 	movi	r4,2047
   12b94:	813fd626 	beq	r16,r4,12af0 <__alt_data_end+0xf0012af0>
   12b98:	29402034 	orhi	r5,r5,128
   12b9c:	01000e04 	movi	r4,56
   12ba0:	2080a316 	blt	r4,r2,12e30 <__subdf3+0x3c4>
   12ba4:	010007c4 	movi	r4,31
   12ba8:	2080c616 	blt	r4,r2,12ec4 <__subdf3+0x458>
   12bac:	01000804 	movi	r4,32
   12bb0:	2089c83a 	sub	r4,r4,r2
   12bb4:	2910983a 	sll	r8,r5,r4
   12bb8:	308ed83a 	srl	r7,r6,r2
   12bbc:	3108983a 	sll	r4,r6,r4
   12bc0:	2884d83a 	srl	r2,r5,r2
   12bc4:	41ccb03a 	or	r6,r8,r7
   12bc8:	2008c03a 	cmpne	r4,r4,zero
   12bcc:	310cb03a 	or	r6,r6,r4
   12bd0:	898dc83a 	sub	r6,r17,r6
   12bd4:	89a3803a 	cmpltu	r17,r17,r6
   12bd8:	1887c83a 	sub	r3,r3,r2
   12bdc:	1c47c83a 	sub	r3,r3,r17
   12be0:	3023883a 	mov	r17,r6
   12be4:	1880202c 	andhi	r2,r3,128
   12be8:	10002326 	beq	r2,zero,12c78 <__subdf3+0x20c>
   12bec:	04c02034 	movhi	r19,128
   12bf0:	9cffffc4 	addi	r19,r19,-1
   12bf4:	1ce6703a 	and	r19,r3,r19
   12bf8:	98007a26 	beq	r19,zero,12de4 <__subdf3+0x378>
   12bfc:	9809883a 	mov	r4,r19
   12c00:	00074b80 	call	74b8 <__clzsi2>
   12c04:	113ffe04 	addi	r4,r2,-8
   12c08:	00c007c4 	movi	r3,31
   12c0c:	19007b16 	blt	r3,r4,12dfc <__subdf3+0x390>
   12c10:	00800804 	movi	r2,32
   12c14:	1105c83a 	sub	r2,r2,r4
   12c18:	8884d83a 	srl	r2,r17,r2
   12c1c:	9906983a 	sll	r3,r19,r4
   12c20:	8922983a 	sll	r17,r17,r4
   12c24:	10c4b03a 	or	r2,r2,r3
   12c28:	24007816 	blt	r4,r16,12e0c <__subdf3+0x3a0>
   12c2c:	2421c83a 	sub	r16,r4,r16
   12c30:	80c00044 	addi	r3,r16,1
   12c34:	010007c4 	movi	r4,31
   12c38:	20c09516 	blt	r4,r3,12e90 <__subdf3+0x424>
   12c3c:	01400804 	movi	r5,32
   12c40:	28cbc83a 	sub	r5,r5,r3
   12c44:	88c8d83a 	srl	r4,r17,r3
   12c48:	8962983a 	sll	r17,r17,r5
   12c4c:	114a983a 	sll	r5,r2,r5
   12c50:	10c6d83a 	srl	r3,r2,r3
   12c54:	8804c03a 	cmpne	r2,r17,zero
   12c58:	290ab03a 	or	r5,r5,r4
   12c5c:	28a2b03a 	or	r17,r5,r2
   12c60:	0021883a 	mov	r16,zero
   12c64:	003fa206 	br	12af0 <__alt_data_end+0xf0012af0>
   12c68:	2090b03a 	or	r8,r4,r2
   12c6c:	40018e26 	beq	r8,zero,132a8 <__subdf3+0x83c>
   12c70:	1007883a 	mov	r3,r2
   12c74:	2023883a 	mov	r17,r4
   12c78:	888001cc 	andi	r2,r17,7
   12c7c:	103f9e1e 	bne	r2,zero,12af8 <__alt_data_end+0xf0012af8>
   12c80:	1804977a 	slli	r2,r3,29
   12c84:	8822d0fa 	srli	r17,r17,3
   12c88:	1810d0fa 	srli	r8,r3,3
   12c8c:	9100004c 	andi	r4,r18,1
   12c90:	1444b03a 	or	r2,r2,r17
   12c94:	00c1ffc4 	movi	r3,2047
   12c98:	80c02826 	beq	r16,r3,12d3c <__subdf3+0x2d0>
   12c9c:	01400434 	movhi	r5,16
   12ca0:	297fffc4 	addi	r5,r5,-1
   12ca4:	80e0703a 	and	r16,r16,r3
   12ca8:	414a703a 	and	r5,r8,r5
   12cac:	003fa806 	br	12b50 <__alt_data_end+0xf0012b50>
   12cb0:	0080630e 	bge	zero,r2,12e40 <__subdf3+0x3d4>
   12cb4:	48003026 	beq	r9,zero,12d78 <__subdf3+0x30c>
   12cb8:	0101ffc4 	movi	r4,2047
   12cbc:	813f8c26 	beq	r16,r4,12af0 <__alt_data_end+0xf0012af0>
   12cc0:	29402034 	orhi	r5,r5,128
   12cc4:	01000e04 	movi	r4,56
   12cc8:	2080a90e 	bge	r4,r2,12f70 <__subdf3+0x504>
   12ccc:	298cb03a 	or	r6,r5,r6
   12cd0:	3012c03a 	cmpne	r9,r6,zero
   12cd4:	0005883a 	mov	r2,zero
   12cd8:	4c53883a 	add	r9,r9,r17
   12cdc:	4c63803a 	cmpltu	r17,r9,r17
   12ce0:	10c7883a 	add	r3,r2,r3
   12ce4:	88c7883a 	add	r3,r17,r3
   12ce8:	4823883a 	mov	r17,r9
   12cec:	1880202c 	andhi	r2,r3,128
   12cf0:	1000d026 	beq	r2,zero,13034 <__subdf3+0x5c8>
   12cf4:	84000044 	addi	r16,r16,1
   12cf8:	0081ffc4 	movi	r2,2047
   12cfc:	8080fe26 	beq	r16,r2,130f8 <__subdf3+0x68c>
   12d00:	00bfe034 	movhi	r2,65408
   12d04:	10bfffc4 	addi	r2,r2,-1
   12d08:	1886703a 	and	r3,r3,r2
   12d0c:	880ad07a 	srli	r5,r17,1
   12d10:	180497fa 	slli	r2,r3,31
   12d14:	8900004c 	andi	r4,r17,1
   12d18:	2922b03a 	or	r17,r5,r4
   12d1c:	1806d07a 	srli	r3,r3,1
   12d20:	1462b03a 	or	r17,r2,r17
   12d24:	3825883a 	mov	r18,r7
   12d28:	003f7106 	br	12af0 <__alt_data_end+0xf0012af0>
   12d2c:	2984b03a 	or	r2,r5,r6
   12d30:	103f6826 	beq	r2,zero,12ad4 <__alt_data_end+0xf0012ad4>
   12d34:	39c03fcc 	andi	r7,r7,255
   12d38:	003f6706 	br	12ad8 <__alt_data_end+0xf0012ad8>
   12d3c:	4086b03a 	or	r3,r8,r2
   12d40:	18015226 	beq	r3,zero,1328c <__subdf3+0x820>
   12d44:	00c00434 	movhi	r3,16
   12d48:	41400234 	orhi	r5,r8,8
   12d4c:	18ffffc4 	addi	r3,r3,-1
   12d50:	28ca703a 	and	r5,r5,r3
   12d54:	003f7e06 	br	12b50 <__alt_data_end+0xf0012b50>
   12d58:	10bfffc4 	addi	r2,r2,-1
   12d5c:	1000491e 	bne	r2,zero,12e84 <__subdf3+0x418>
   12d60:	898fc83a 	sub	r7,r17,r6
   12d64:	89e3803a 	cmpltu	r17,r17,r7
   12d68:	1947c83a 	sub	r3,r3,r5
   12d6c:	1c47c83a 	sub	r3,r3,r17
   12d70:	3823883a 	mov	r17,r7
   12d74:	003f9b06 	br	12be4 <__alt_data_end+0xf0012be4>
   12d78:	2988b03a 	or	r4,r5,r6
   12d7c:	203f5c26 	beq	r4,zero,12af0 <__alt_data_end+0xf0012af0>
   12d80:	10bfffc4 	addi	r2,r2,-1
   12d84:	1000931e 	bne	r2,zero,12fd4 <__subdf3+0x568>
   12d88:	898d883a 	add	r6,r17,r6
   12d8c:	3463803a 	cmpltu	r17,r6,r17
   12d90:	1947883a 	add	r3,r3,r5
   12d94:	88c7883a 	add	r3,r17,r3
   12d98:	3023883a 	mov	r17,r6
   12d9c:	003fd306 	br	12cec <__alt_data_end+0xf0012cec>
   12da0:	1000541e 	bne	r2,zero,12ef4 <__subdf3+0x488>
   12da4:	80800044 	addi	r2,r16,1
   12da8:	1081ffcc 	andi	r2,r2,2047
   12dac:	01000044 	movi	r4,1
   12db0:	2080a20e 	bge	r4,r2,1303c <__subdf3+0x5d0>
   12db4:	8989c83a 	sub	r4,r17,r6
   12db8:	8905803a 	cmpltu	r2,r17,r4
   12dbc:	1967c83a 	sub	r19,r3,r5
   12dc0:	98a7c83a 	sub	r19,r19,r2
   12dc4:	9880202c 	andhi	r2,r19,128
   12dc8:	10006326 	beq	r2,zero,12f58 <__subdf3+0x4ec>
   12dcc:	3463c83a 	sub	r17,r6,r17
   12dd0:	28c7c83a 	sub	r3,r5,r3
   12dd4:	344d803a 	cmpltu	r6,r6,r17
   12dd8:	19a7c83a 	sub	r19,r3,r6
   12ddc:	3825883a 	mov	r18,r7
   12de0:	983f861e 	bne	r19,zero,12bfc <__alt_data_end+0xf0012bfc>
   12de4:	8809883a 	mov	r4,r17
   12de8:	00074b80 	call	74b8 <__clzsi2>
   12dec:	10800804 	addi	r2,r2,32
   12df0:	113ffe04 	addi	r4,r2,-8
   12df4:	00c007c4 	movi	r3,31
   12df8:	193f850e 	bge	r3,r4,12c10 <__alt_data_end+0xf0012c10>
   12dfc:	10bff604 	addi	r2,r2,-40
   12e00:	8884983a 	sll	r2,r17,r2
   12e04:	0023883a 	mov	r17,zero
   12e08:	243f880e 	bge	r4,r16,12c2c <__alt_data_end+0xf0012c2c>
   12e0c:	00ffe034 	movhi	r3,65408
   12e10:	18ffffc4 	addi	r3,r3,-1
   12e14:	8121c83a 	sub	r16,r16,r4
   12e18:	10c6703a 	and	r3,r2,r3
   12e1c:	003f3406 	br	12af0 <__alt_data_end+0xf0012af0>
   12e20:	9100004c 	andi	r4,r18,1
   12e24:	000b883a 	mov	r5,zero
   12e28:	0005883a 	mov	r2,zero
   12e2c:	003f4806 	br	12b50 <__alt_data_end+0xf0012b50>
   12e30:	298cb03a 	or	r6,r5,r6
   12e34:	300cc03a 	cmpne	r6,r6,zero
   12e38:	0005883a 	mov	r2,zero
   12e3c:	003f6406 	br	12bd0 <__alt_data_end+0xf0012bd0>
   12e40:	10009a1e 	bne	r2,zero,130ac <__subdf3+0x640>
   12e44:	82400044 	addi	r9,r16,1
   12e48:	4881ffcc 	andi	r2,r9,2047
   12e4c:	02800044 	movi	r10,1
   12e50:	5080670e 	bge	r10,r2,12ff0 <__subdf3+0x584>
   12e54:	0081ffc4 	movi	r2,2047
   12e58:	4880af26 	beq	r9,r2,13118 <__subdf3+0x6ac>
   12e5c:	898d883a 	add	r6,r17,r6
   12e60:	1945883a 	add	r2,r3,r5
   12e64:	3447803a 	cmpltu	r3,r6,r17
   12e68:	1887883a 	add	r3,r3,r2
   12e6c:	182297fa 	slli	r17,r3,31
   12e70:	300cd07a 	srli	r6,r6,1
   12e74:	1806d07a 	srli	r3,r3,1
   12e78:	4821883a 	mov	r16,r9
   12e7c:	89a2b03a 	or	r17,r17,r6
   12e80:	003f1b06 	br	12af0 <__alt_data_end+0xf0012af0>
   12e84:	0101ffc4 	movi	r4,2047
   12e88:	813f441e 	bne	r16,r4,12b9c <__alt_data_end+0xf0012b9c>
   12e8c:	003f1806 	br	12af0 <__alt_data_end+0xf0012af0>
   12e90:	843ff844 	addi	r16,r16,-31
   12e94:	01400804 	movi	r5,32
   12e98:	1408d83a 	srl	r4,r2,r16
   12e9c:	19405026 	beq	r3,r5,12fe0 <__subdf3+0x574>
   12ea0:	01401004 	movi	r5,64
   12ea4:	28c7c83a 	sub	r3,r5,r3
   12ea8:	10c4983a 	sll	r2,r2,r3
   12eac:	88a2b03a 	or	r17,r17,r2
   12eb0:	8822c03a 	cmpne	r17,r17,zero
   12eb4:	2462b03a 	or	r17,r4,r17
   12eb8:	0007883a 	mov	r3,zero
   12ebc:	0021883a 	mov	r16,zero
   12ec0:	003f6d06 	br	12c78 <__alt_data_end+0xf0012c78>
   12ec4:	11fff804 	addi	r7,r2,-32
   12ec8:	01000804 	movi	r4,32
   12ecc:	29ced83a 	srl	r7,r5,r7
   12ed0:	11004526 	beq	r2,r4,12fe8 <__subdf3+0x57c>
   12ed4:	01001004 	movi	r4,64
   12ed8:	2089c83a 	sub	r4,r4,r2
   12edc:	2904983a 	sll	r2,r5,r4
   12ee0:	118cb03a 	or	r6,r2,r6
   12ee4:	300cc03a 	cmpne	r6,r6,zero
   12ee8:	398cb03a 	or	r6,r7,r6
   12eec:	0005883a 	mov	r2,zero
   12ef0:	003f3706 	br	12bd0 <__alt_data_end+0xf0012bd0>
   12ef4:	80002a26 	beq	r16,zero,12fa0 <__subdf3+0x534>
   12ef8:	0101ffc4 	movi	r4,2047
   12efc:	49006626 	beq	r9,r4,13098 <__subdf3+0x62c>
   12f00:	0085c83a 	sub	r2,zero,r2
   12f04:	18c02034 	orhi	r3,r3,128
   12f08:	01000e04 	movi	r4,56
   12f0c:	20807e16 	blt	r4,r2,13108 <__subdf3+0x69c>
   12f10:	010007c4 	movi	r4,31
   12f14:	2080e716 	blt	r4,r2,132b4 <__subdf3+0x848>
   12f18:	01000804 	movi	r4,32
   12f1c:	2089c83a 	sub	r4,r4,r2
   12f20:	1914983a 	sll	r10,r3,r4
   12f24:	8890d83a 	srl	r8,r17,r2
   12f28:	8908983a 	sll	r4,r17,r4
   12f2c:	1884d83a 	srl	r2,r3,r2
   12f30:	5222b03a 	or	r17,r10,r8
   12f34:	2006c03a 	cmpne	r3,r4,zero
   12f38:	88e2b03a 	or	r17,r17,r3
   12f3c:	3463c83a 	sub	r17,r6,r17
   12f40:	2885c83a 	sub	r2,r5,r2
   12f44:	344d803a 	cmpltu	r6,r6,r17
   12f48:	1187c83a 	sub	r3,r2,r6
   12f4c:	4821883a 	mov	r16,r9
   12f50:	3825883a 	mov	r18,r7
   12f54:	003f2306 	br	12be4 <__alt_data_end+0xf0012be4>
   12f58:	24d0b03a 	or	r8,r4,r19
   12f5c:	40001b1e 	bne	r8,zero,12fcc <__subdf3+0x560>
   12f60:	0005883a 	mov	r2,zero
   12f64:	0009883a 	mov	r4,zero
   12f68:	0021883a 	mov	r16,zero
   12f6c:	003f4906 	br	12c94 <__alt_data_end+0xf0012c94>
   12f70:	010007c4 	movi	r4,31
   12f74:	20803a16 	blt	r4,r2,13060 <__subdf3+0x5f4>
   12f78:	01000804 	movi	r4,32
   12f7c:	2089c83a 	sub	r4,r4,r2
   12f80:	2912983a 	sll	r9,r5,r4
   12f84:	3090d83a 	srl	r8,r6,r2
   12f88:	3108983a 	sll	r4,r6,r4
   12f8c:	2884d83a 	srl	r2,r5,r2
   12f90:	4a12b03a 	or	r9,r9,r8
   12f94:	2008c03a 	cmpne	r4,r4,zero
   12f98:	4912b03a 	or	r9,r9,r4
   12f9c:	003f4e06 	br	12cd8 <__alt_data_end+0xf0012cd8>
   12fa0:	1c48b03a 	or	r4,r3,r17
   12fa4:	20003c26 	beq	r4,zero,13098 <__subdf3+0x62c>
   12fa8:	0084303a 	nor	r2,zero,r2
   12fac:	1000381e 	bne	r2,zero,13090 <__subdf3+0x624>
   12fb0:	3463c83a 	sub	r17,r6,r17
   12fb4:	28c5c83a 	sub	r2,r5,r3
   12fb8:	344d803a 	cmpltu	r6,r6,r17
   12fbc:	1187c83a 	sub	r3,r2,r6
   12fc0:	4821883a 	mov	r16,r9
   12fc4:	3825883a 	mov	r18,r7
   12fc8:	003f0606 	br	12be4 <__alt_data_end+0xf0012be4>
   12fcc:	2023883a 	mov	r17,r4
   12fd0:	003f0906 	br	12bf8 <__alt_data_end+0xf0012bf8>
   12fd4:	0101ffc4 	movi	r4,2047
   12fd8:	813f3a1e 	bne	r16,r4,12cc4 <__alt_data_end+0xf0012cc4>
   12fdc:	003ec406 	br	12af0 <__alt_data_end+0xf0012af0>
   12fe0:	0005883a 	mov	r2,zero
   12fe4:	003fb106 	br	12eac <__alt_data_end+0xf0012eac>
   12fe8:	0005883a 	mov	r2,zero
   12fec:	003fbc06 	br	12ee0 <__alt_data_end+0xf0012ee0>
   12ff0:	1c44b03a 	or	r2,r3,r17
   12ff4:	80008e1e 	bne	r16,zero,13230 <__subdf3+0x7c4>
   12ff8:	1000c826 	beq	r2,zero,1331c <__subdf3+0x8b0>
   12ffc:	2984b03a 	or	r2,r5,r6
   13000:	103ebb26 	beq	r2,zero,12af0 <__alt_data_end+0xf0012af0>
   13004:	8989883a 	add	r4,r17,r6
   13008:	1945883a 	add	r2,r3,r5
   1300c:	2447803a 	cmpltu	r3,r4,r17
   13010:	1887883a 	add	r3,r3,r2
   13014:	1880202c 	andhi	r2,r3,128
   13018:	2023883a 	mov	r17,r4
   1301c:	103f1626 	beq	r2,zero,12c78 <__alt_data_end+0xf0012c78>
   13020:	00bfe034 	movhi	r2,65408
   13024:	10bfffc4 	addi	r2,r2,-1
   13028:	5021883a 	mov	r16,r10
   1302c:	1886703a 	and	r3,r3,r2
   13030:	003eaf06 	br	12af0 <__alt_data_end+0xf0012af0>
   13034:	3825883a 	mov	r18,r7
   13038:	003f0f06 	br	12c78 <__alt_data_end+0xf0012c78>
   1303c:	1c44b03a 	or	r2,r3,r17
   13040:	8000251e 	bne	r16,zero,130d8 <__subdf3+0x66c>
   13044:	1000661e 	bne	r2,zero,131e0 <__subdf3+0x774>
   13048:	2990b03a 	or	r8,r5,r6
   1304c:	40009626 	beq	r8,zero,132a8 <__subdf3+0x83c>
   13050:	2807883a 	mov	r3,r5
   13054:	3023883a 	mov	r17,r6
   13058:	3825883a 	mov	r18,r7
   1305c:	003ea406 	br	12af0 <__alt_data_end+0xf0012af0>
   13060:	127ff804 	addi	r9,r2,-32
   13064:	01000804 	movi	r4,32
   13068:	2a52d83a 	srl	r9,r5,r9
   1306c:	11008c26 	beq	r2,r4,132a0 <__subdf3+0x834>
   13070:	01001004 	movi	r4,64
   13074:	2085c83a 	sub	r2,r4,r2
   13078:	2884983a 	sll	r2,r5,r2
   1307c:	118cb03a 	or	r6,r2,r6
   13080:	300cc03a 	cmpne	r6,r6,zero
   13084:	4992b03a 	or	r9,r9,r6
   13088:	0005883a 	mov	r2,zero
   1308c:	003f1206 	br	12cd8 <__alt_data_end+0xf0012cd8>
   13090:	0101ffc4 	movi	r4,2047
   13094:	493f9c1e 	bne	r9,r4,12f08 <__alt_data_end+0xf0012f08>
   13098:	2807883a 	mov	r3,r5
   1309c:	3023883a 	mov	r17,r6
   130a0:	4821883a 	mov	r16,r9
   130a4:	3825883a 	mov	r18,r7
   130a8:	003e9106 	br	12af0 <__alt_data_end+0xf0012af0>
   130ac:	80001f1e 	bne	r16,zero,1312c <__subdf3+0x6c0>
   130b0:	1c48b03a 	or	r4,r3,r17
   130b4:	20005a26 	beq	r4,zero,13220 <__subdf3+0x7b4>
   130b8:	0084303a 	nor	r2,zero,r2
   130bc:	1000561e 	bne	r2,zero,13218 <__subdf3+0x7ac>
   130c0:	89a3883a 	add	r17,r17,r6
   130c4:	1945883a 	add	r2,r3,r5
   130c8:	898d803a 	cmpltu	r6,r17,r6
   130cc:	3087883a 	add	r3,r6,r2
   130d0:	4821883a 	mov	r16,r9
   130d4:	003f0506 	br	12cec <__alt_data_end+0xf0012cec>
   130d8:	10002b1e 	bne	r2,zero,13188 <__subdf3+0x71c>
   130dc:	2984b03a 	or	r2,r5,r6
   130e0:	10008026 	beq	r2,zero,132e4 <__subdf3+0x878>
   130e4:	2807883a 	mov	r3,r5
   130e8:	3023883a 	mov	r17,r6
   130ec:	3825883a 	mov	r18,r7
   130f0:	0401ffc4 	movi	r16,2047
   130f4:	003e7e06 	br	12af0 <__alt_data_end+0xf0012af0>
   130f8:	3809883a 	mov	r4,r7
   130fc:	0011883a 	mov	r8,zero
   13100:	0005883a 	mov	r2,zero
   13104:	003ee306 	br	12c94 <__alt_data_end+0xf0012c94>
   13108:	1c62b03a 	or	r17,r3,r17
   1310c:	8822c03a 	cmpne	r17,r17,zero
   13110:	0005883a 	mov	r2,zero
   13114:	003f8906 	br	12f3c <__alt_data_end+0xf0012f3c>
   13118:	3809883a 	mov	r4,r7
   1311c:	4821883a 	mov	r16,r9
   13120:	0011883a 	mov	r8,zero
   13124:	0005883a 	mov	r2,zero
   13128:	003eda06 	br	12c94 <__alt_data_end+0xf0012c94>
   1312c:	0101ffc4 	movi	r4,2047
   13130:	49003b26 	beq	r9,r4,13220 <__subdf3+0x7b4>
   13134:	0085c83a 	sub	r2,zero,r2
   13138:	18c02034 	orhi	r3,r3,128
   1313c:	01000e04 	movi	r4,56
   13140:	20806e16 	blt	r4,r2,132fc <__subdf3+0x890>
   13144:	010007c4 	movi	r4,31
   13148:	20807716 	blt	r4,r2,13328 <__subdf3+0x8bc>
   1314c:	01000804 	movi	r4,32
   13150:	2089c83a 	sub	r4,r4,r2
   13154:	1914983a 	sll	r10,r3,r4
   13158:	8890d83a 	srl	r8,r17,r2
   1315c:	8908983a 	sll	r4,r17,r4
   13160:	1884d83a 	srl	r2,r3,r2
   13164:	5222b03a 	or	r17,r10,r8
   13168:	2006c03a 	cmpne	r3,r4,zero
   1316c:	88e2b03a 	or	r17,r17,r3
   13170:	89a3883a 	add	r17,r17,r6
   13174:	1145883a 	add	r2,r2,r5
   13178:	898d803a 	cmpltu	r6,r17,r6
   1317c:	3087883a 	add	r3,r6,r2
   13180:	4821883a 	mov	r16,r9
   13184:	003ed906 	br	12cec <__alt_data_end+0xf0012cec>
   13188:	2984b03a 	or	r2,r5,r6
   1318c:	10004226 	beq	r2,zero,13298 <__subdf3+0x82c>
   13190:	1808d0fa 	srli	r4,r3,3
   13194:	8822d0fa 	srli	r17,r17,3
   13198:	1806977a 	slli	r3,r3,29
   1319c:	2080022c 	andhi	r2,r4,8
   131a0:	1c62b03a 	or	r17,r3,r17
   131a4:	10000826 	beq	r2,zero,131c8 <__subdf3+0x75c>
   131a8:	2812d0fa 	srli	r9,r5,3
   131ac:	4880022c 	andhi	r2,r9,8
   131b0:	1000051e 	bne	r2,zero,131c8 <__subdf3+0x75c>
   131b4:	300cd0fa 	srli	r6,r6,3
   131b8:	2804977a 	slli	r2,r5,29
   131bc:	4809883a 	mov	r4,r9
   131c0:	3825883a 	mov	r18,r7
   131c4:	11a2b03a 	or	r17,r2,r6
   131c8:	8806d77a 	srli	r3,r17,29
   131cc:	200890fa 	slli	r4,r4,3
   131d0:	882290fa 	slli	r17,r17,3
   131d4:	0401ffc4 	movi	r16,2047
   131d8:	1906b03a 	or	r3,r3,r4
   131dc:	003e4406 	br	12af0 <__alt_data_end+0xf0012af0>
   131e0:	2984b03a 	or	r2,r5,r6
   131e4:	103e4226 	beq	r2,zero,12af0 <__alt_data_end+0xf0012af0>
   131e8:	8989c83a 	sub	r4,r17,r6
   131ec:	8911803a 	cmpltu	r8,r17,r4
   131f0:	1945c83a 	sub	r2,r3,r5
   131f4:	1205c83a 	sub	r2,r2,r8
   131f8:	1200202c 	andhi	r8,r2,128
   131fc:	403e9a26 	beq	r8,zero,12c68 <__alt_data_end+0xf0012c68>
   13200:	3463c83a 	sub	r17,r6,r17
   13204:	28c5c83a 	sub	r2,r5,r3
   13208:	344d803a 	cmpltu	r6,r6,r17
   1320c:	1187c83a 	sub	r3,r2,r6
   13210:	3825883a 	mov	r18,r7
   13214:	003e3606 	br	12af0 <__alt_data_end+0xf0012af0>
   13218:	0101ffc4 	movi	r4,2047
   1321c:	493fc71e 	bne	r9,r4,1313c <__alt_data_end+0xf001313c>
   13220:	2807883a 	mov	r3,r5
   13224:	3023883a 	mov	r17,r6
   13228:	4821883a 	mov	r16,r9
   1322c:	003e3006 	br	12af0 <__alt_data_end+0xf0012af0>
   13230:	10003626 	beq	r2,zero,1330c <__subdf3+0x8a0>
   13234:	2984b03a 	or	r2,r5,r6
   13238:	10001726 	beq	r2,zero,13298 <__subdf3+0x82c>
   1323c:	1808d0fa 	srli	r4,r3,3
   13240:	8822d0fa 	srli	r17,r17,3
   13244:	1806977a 	slli	r3,r3,29
   13248:	2080022c 	andhi	r2,r4,8
   1324c:	1c62b03a 	or	r17,r3,r17
   13250:	10000726 	beq	r2,zero,13270 <__subdf3+0x804>
   13254:	2812d0fa 	srli	r9,r5,3
   13258:	4880022c 	andhi	r2,r9,8
   1325c:	1000041e 	bne	r2,zero,13270 <__subdf3+0x804>
   13260:	300cd0fa 	srli	r6,r6,3
   13264:	2804977a 	slli	r2,r5,29
   13268:	4809883a 	mov	r4,r9
   1326c:	11a2b03a 	or	r17,r2,r6
   13270:	8806d77a 	srli	r3,r17,29
   13274:	200890fa 	slli	r4,r4,3
   13278:	882290fa 	slli	r17,r17,3
   1327c:	3825883a 	mov	r18,r7
   13280:	1906b03a 	or	r3,r3,r4
   13284:	0401ffc4 	movi	r16,2047
   13288:	003e1906 	br	12af0 <__alt_data_end+0xf0012af0>
   1328c:	000b883a 	mov	r5,zero
   13290:	0005883a 	mov	r2,zero
   13294:	003e2e06 	br	12b50 <__alt_data_end+0xf0012b50>
   13298:	0401ffc4 	movi	r16,2047
   1329c:	003e1406 	br	12af0 <__alt_data_end+0xf0012af0>
   132a0:	0005883a 	mov	r2,zero
   132a4:	003f7506 	br	1307c <__alt_data_end+0xf001307c>
   132a8:	0005883a 	mov	r2,zero
   132ac:	0009883a 	mov	r4,zero
   132b0:	003e7806 	br	12c94 <__alt_data_end+0xf0012c94>
   132b4:	123ff804 	addi	r8,r2,-32
   132b8:	01000804 	movi	r4,32
   132bc:	1a10d83a 	srl	r8,r3,r8
   132c0:	11002526 	beq	r2,r4,13358 <__subdf3+0x8ec>
   132c4:	01001004 	movi	r4,64
   132c8:	2085c83a 	sub	r2,r4,r2
   132cc:	1884983a 	sll	r2,r3,r2
   132d0:	1444b03a 	or	r2,r2,r17
   132d4:	1004c03a 	cmpne	r2,r2,zero
   132d8:	40a2b03a 	or	r17,r8,r2
   132dc:	0005883a 	mov	r2,zero
   132e0:	003f1606 	br	12f3c <__alt_data_end+0xf0012f3c>
   132e4:	02000434 	movhi	r8,16
   132e8:	0009883a 	mov	r4,zero
   132ec:	423fffc4 	addi	r8,r8,-1
   132f0:	00bfffc4 	movi	r2,-1
   132f4:	0401ffc4 	movi	r16,2047
   132f8:	003e6606 	br	12c94 <__alt_data_end+0xf0012c94>
   132fc:	1c62b03a 	or	r17,r3,r17
   13300:	8822c03a 	cmpne	r17,r17,zero
   13304:	0005883a 	mov	r2,zero
   13308:	003f9906 	br	13170 <__alt_data_end+0xf0013170>
   1330c:	2807883a 	mov	r3,r5
   13310:	3023883a 	mov	r17,r6
   13314:	0401ffc4 	movi	r16,2047
   13318:	003df506 	br	12af0 <__alt_data_end+0xf0012af0>
   1331c:	2807883a 	mov	r3,r5
   13320:	3023883a 	mov	r17,r6
   13324:	003df206 	br	12af0 <__alt_data_end+0xf0012af0>
   13328:	123ff804 	addi	r8,r2,-32
   1332c:	01000804 	movi	r4,32
   13330:	1a10d83a 	srl	r8,r3,r8
   13334:	11000a26 	beq	r2,r4,13360 <__subdf3+0x8f4>
   13338:	01001004 	movi	r4,64
   1333c:	2085c83a 	sub	r2,r4,r2
   13340:	1884983a 	sll	r2,r3,r2
   13344:	1444b03a 	or	r2,r2,r17
   13348:	1004c03a 	cmpne	r2,r2,zero
   1334c:	40a2b03a 	or	r17,r8,r2
   13350:	0005883a 	mov	r2,zero
   13354:	003f8606 	br	13170 <__alt_data_end+0xf0013170>
   13358:	0005883a 	mov	r2,zero
   1335c:	003fdc06 	br	132d0 <__alt_data_end+0xf00132d0>
   13360:	0005883a 	mov	r2,zero
   13364:	003ff706 	br	13344 <__alt_data_end+0xf0013344>

00013368 <__fixdfsi>:
   13368:	280cd53a 	srli	r6,r5,20
   1336c:	00c00434 	movhi	r3,16
   13370:	18ffffc4 	addi	r3,r3,-1
   13374:	3181ffcc 	andi	r6,r6,2047
   13378:	01c0ff84 	movi	r7,1022
   1337c:	28c6703a 	and	r3,r5,r3
   13380:	280ad7fa 	srli	r5,r5,31
   13384:	3980120e 	bge	r7,r6,133d0 <__fixdfsi+0x68>
   13388:	00810744 	movi	r2,1053
   1338c:	11800c16 	blt	r2,r6,133c0 <__fixdfsi+0x58>
   13390:	00810cc4 	movi	r2,1075
   13394:	1185c83a 	sub	r2,r2,r6
   13398:	01c007c4 	movi	r7,31
   1339c:	18c00434 	orhi	r3,r3,16
   133a0:	38800d16 	blt	r7,r2,133d8 <__fixdfsi+0x70>
   133a4:	31befb44 	addi	r6,r6,-1043
   133a8:	2084d83a 	srl	r2,r4,r2
   133ac:	1986983a 	sll	r3,r3,r6
   133b0:	1884b03a 	or	r2,r3,r2
   133b4:	28000726 	beq	r5,zero,133d4 <__fixdfsi+0x6c>
   133b8:	0085c83a 	sub	r2,zero,r2
   133bc:	f800283a 	ret
   133c0:	00a00034 	movhi	r2,32768
   133c4:	10bfffc4 	addi	r2,r2,-1
   133c8:	2885883a 	add	r2,r5,r2
   133cc:	f800283a 	ret
   133d0:	0005883a 	mov	r2,zero
   133d4:	f800283a 	ret
   133d8:	008104c4 	movi	r2,1043
   133dc:	1185c83a 	sub	r2,r2,r6
   133e0:	1884d83a 	srl	r2,r3,r2
   133e4:	003ff306 	br	133b4 <__alt_data_end+0xf00133b4>

000133e8 <__floatunsidf>:
   133e8:	defffe04 	addi	sp,sp,-8
   133ec:	dc000015 	stw	r16,0(sp)
   133f0:	dfc00115 	stw	ra,4(sp)
   133f4:	2021883a 	mov	r16,r4
   133f8:	20002226 	beq	r4,zero,13484 <__floatunsidf+0x9c>
   133fc:	00074b80 	call	74b8 <__clzsi2>
   13400:	01010784 	movi	r4,1054
   13404:	2089c83a 	sub	r4,r4,r2
   13408:	01810cc4 	movi	r6,1075
   1340c:	310dc83a 	sub	r6,r6,r4
   13410:	00c007c4 	movi	r3,31
   13414:	1980120e 	bge	r3,r6,13460 <__floatunsidf+0x78>
   13418:	00c104c4 	movi	r3,1043
   1341c:	1907c83a 	sub	r3,r3,r4
   13420:	80ca983a 	sll	r5,r16,r3
   13424:	00800434 	movhi	r2,16
   13428:	10bfffc4 	addi	r2,r2,-1
   1342c:	2101ffcc 	andi	r4,r4,2047
   13430:	0021883a 	mov	r16,zero
   13434:	288a703a 	and	r5,r5,r2
   13438:	2008953a 	slli	r4,r4,20
   1343c:	00c00434 	movhi	r3,16
   13440:	18ffffc4 	addi	r3,r3,-1
   13444:	28c6703a 	and	r3,r5,r3
   13448:	8005883a 	mov	r2,r16
   1344c:	1906b03a 	or	r3,r3,r4
   13450:	dfc00117 	ldw	ra,4(sp)
   13454:	dc000017 	ldw	r16,0(sp)
   13458:	dec00204 	addi	sp,sp,8
   1345c:	f800283a 	ret
   13460:	00c002c4 	movi	r3,11
   13464:	188bc83a 	sub	r5,r3,r2
   13468:	814ad83a 	srl	r5,r16,r5
   1346c:	00c00434 	movhi	r3,16
   13470:	18ffffc4 	addi	r3,r3,-1
   13474:	81a0983a 	sll	r16,r16,r6
   13478:	2101ffcc 	andi	r4,r4,2047
   1347c:	28ca703a 	and	r5,r5,r3
   13480:	003fed06 	br	13438 <__alt_data_end+0xf0013438>
   13484:	0009883a 	mov	r4,zero
   13488:	000b883a 	mov	r5,zero
   1348c:	003fea06 	br	13438 <__alt_data_end+0xf0013438>

00013490 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   13490:	defffe04 	addi	sp,sp,-8
   13494:	dfc00115 	stw	ra,4(sp)
   13498:	df000015 	stw	fp,0(sp)
   1349c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   134a0:	d0a00f97 	ldw	r2,-32706(gp)
   134a4:	10000326 	beq	r2,zero,134b4 <alt_get_errno+0x24>
   134a8:	d0a00f97 	ldw	r2,-32706(gp)
   134ac:	103ee83a 	callr	r2
   134b0:	00000106 	br	134b8 <alt_get_errno+0x28>
   134b4:	d0a04e84 	addi	r2,gp,-32454
}
   134b8:	e037883a 	mov	sp,fp
   134bc:	dfc00117 	ldw	ra,4(sp)
   134c0:	df000017 	ldw	fp,0(sp)
   134c4:	dec00204 	addi	sp,sp,8
   134c8:	f800283a 	ret

000134cc <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
   134cc:	defffb04 	addi	sp,sp,-20
   134d0:	dfc00415 	stw	ra,16(sp)
   134d4:	df000315 	stw	fp,12(sp)
   134d8:	df000304 	addi	fp,sp,12
   134dc:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
   134e0:	e0bfff17 	ldw	r2,-4(fp)
   134e4:	10000616 	blt	r2,zero,13500 <close+0x34>
   134e8:	e0bfff17 	ldw	r2,-4(fp)
   134ec:	10c00324 	muli	r3,r2,12
   134f0:	00820034 	movhi	r2,2048
   134f4:	1084a204 	addi	r2,r2,4744
   134f8:	1885883a 	add	r2,r3,r2
   134fc:	00000106 	br	13504 <close+0x38>
   13500:	0005883a 	mov	r2,zero
   13504:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
   13508:	e0bffd17 	ldw	r2,-12(fp)
   1350c:	10001926 	beq	r2,zero,13574 <close+0xa8>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
   13510:	e0bffd17 	ldw	r2,-12(fp)
   13514:	10800017 	ldw	r2,0(r2)
   13518:	10800417 	ldw	r2,16(r2)
   1351c:	10000626 	beq	r2,zero,13538 <close+0x6c>
   13520:	e0bffd17 	ldw	r2,-12(fp)
   13524:	10800017 	ldw	r2,0(r2)
   13528:	10800417 	ldw	r2,16(r2)
   1352c:	e13ffd17 	ldw	r4,-12(fp)
   13530:	103ee83a 	callr	r2
   13534:	00000106 	br	1353c <close+0x70>
   13538:	0005883a 	mov	r2,zero
   1353c:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
   13540:	e13fff17 	ldw	r4,-4(fp)
   13544:	0013aa00 	call	13aa0 <alt_release_fd>
    if (rval < 0)
   13548:	e0bffe17 	ldw	r2,-8(fp)
   1354c:	1000070e 	bge	r2,zero,1356c <close+0xa0>
    {
      ALT_ERRNO = -rval;
   13550:	00134900 	call	13490 <alt_get_errno>
   13554:	1007883a 	mov	r3,r2
   13558:	e0bffe17 	ldw	r2,-8(fp)
   1355c:	0085c83a 	sub	r2,zero,r2
   13560:	18800015 	stw	r2,0(r3)
      return -1;
   13564:	00bfffc4 	movi	r2,-1
   13568:	00000706 	br	13588 <close+0xbc>
    }
    return 0;
   1356c:	0005883a 	mov	r2,zero
   13570:	00000506 	br	13588 <close+0xbc>
  }
  else
  {
    ALT_ERRNO = EBADFD;
   13574:	00134900 	call	13490 <alt_get_errno>
   13578:	1007883a 	mov	r3,r2
   1357c:	00801444 	movi	r2,81
   13580:	18800015 	stw	r2,0(r3)
    return -1;
   13584:	00bfffc4 	movi	r2,-1
  }
}
   13588:	e037883a 	mov	sp,fp
   1358c:	dfc00117 	ldw	ra,4(sp)
   13590:	df000017 	ldw	fp,0(sp)
   13594:	dec00204 	addi	sp,sp,8
   13598:	f800283a 	ret

0001359c <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
   1359c:	defffc04 	addi	sp,sp,-16
   135a0:	df000315 	stw	fp,12(sp)
   135a4:	df000304 	addi	fp,sp,12
   135a8:	e13ffd15 	stw	r4,-12(fp)
   135ac:	e17ffe15 	stw	r5,-8(fp)
   135b0:	e1bfff15 	stw	r6,-4(fp)
  return len;
   135b4:	e0bfff17 	ldw	r2,-4(fp)
}
   135b8:	e037883a 	mov	sp,fp
   135bc:	df000017 	ldw	fp,0(sp)
   135c0:	dec00104 	addi	sp,sp,4
   135c4:	f800283a 	ret

000135c8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   135c8:	defffe04 	addi	sp,sp,-8
   135cc:	dfc00115 	stw	ra,4(sp)
   135d0:	df000015 	stw	fp,0(sp)
   135d4:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   135d8:	d0a00f97 	ldw	r2,-32706(gp)
   135dc:	10000326 	beq	r2,zero,135ec <alt_get_errno+0x24>
   135e0:	d0a00f97 	ldw	r2,-32706(gp)
   135e4:	103ee83a 	callr	r2
   135e8:	00000106 	br	135f0 <alt_get_errno+0x28>
   135ec:	d0a04e84 	addi	r2,gp,-32454
}
   135f0:	e037883a 	mov	sp,fp
   135f4:	dfc00117 	ldw	ra,4(sp)
   135f8:	df000017 	ldw	fp,0(sp)
   135fc:	dec00204 	addi	sp,sp,8
   13600:	f800283a 	ret

00013604 <fstat>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_FSTAT (int file, struct stat *st)
{
   13604:	defffb04 	addi	sp,sp,-20
   13608:	dfc00415 	stw	ra,16(sp)
   1360c:	df000315 	stw	fp,12(sp)
   13610:	df000304 	addi	fp,sp,12
   13614:	e13ffe15 	stw	r4,-8(fp)
   13618:	e17fff15 	stw	r5,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   1361c:	e0bffe17 	ldw	r2,-8(fp)
   13620:	10000616 	blt	r2,zero,1363c <fstat+0x38>
   13624:	e0bffe17 	ldw	r2,-8(fp)
   13628:	10c00324 	muli	r3,r2,12
   1362c:	00820034 	movhi	r2,2048
   13630:	1084a204 	addi	r2,r2,4744
   13634:	1885883a 	add	r2,r3,r2
   13638:	00000106 	br	13640 <fstat+0x3c>
   1363c:	0005883a 	mov	r2,zero
   13640:	e0bffd15 	stw	r2,-12(fp)
  
  if (fd)
   13644:	e0bffd17 	ldw	r2,-12(fp)
   13648:	10001026 	beq	r2,zero,1368c <fstat+0x88>
  {
    /* Call the drivers fstat() function to fill out the "st" structure. */

    if (fd->dev->fstat)
   1364c:	e0bffd17 	ldw	r2,-12(fp)
   13650:	10800017 	ldw	r2,0(r2)
   13654:	10800817 	ldw	r2,32(r2)
   13658:	10000726 	beq	r2,zero,13678 <fstat+0x74>
    {
      return fd->dev->fstat(fd, st);
   1365c:	e0bffd17 	ldw	r2,-12(fp)
   13660:	10800017 	ldw	r2,0(r2)
   13664:	10800817 	ldw	r2,32(r2)
   13668:	e17fff17 	ldw	r5,-4(fp)
   1366c:	e13ffd17 	ldw	r4,-12(fp)
   13670:	103ee83a 	callr	r2
   13674:	00000a06 	br	136a0 <fstat+0x9c>
     * device.
     */
 
    else
    {
      st->st_mode = _IFCHR;
   13678:	e0bfff17 	ldw	r2,-4(fp)
   1367c:	00c80004 	movi	r3,8192
   13680:	10c00115 	stw	r3,4(r2)
      return 0;
   13684:	0005883a 	mov	r2,zero
   13688:	00000506 	br	136a0 <fstat+0x9c>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
   1368c:	00135c80 	call	135c8 <alt_get_errno>
   13690:	1007883a 	mov	r3,r2
   13694:	00801444 	movi	r2,81
   13698:	18800015 	stw	r2,0(r3)
    return -1;
   1369c:	00bfffc4 	movi	r2,-1
  }
}
   136a0:	e037883a 	mov	sp,fp
   136a4:	dfc00117 	ldw	ra,4(sp)
   136a8:	df000017 	ldw	fp,0(sp)
   136ac:	dec00204 	addi	sp,sp,8
   136b0:	f800283a 	ret

000136b4 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   136b4:	defffe04 	addi	sp,sp,-8
   136b8:	dfc00115 	stw	ra,4(sp)
   136bc:	df000015 	stw	fp,0(sp)
   136c0:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   136c4:	d0a00f97 	ldw	r2,-32706(gp)
   136c8:	10000326 	beq	r2,zero,136d8 <alt_get_errno+0x24>
   136cc:	d0a00f97 	ldw	r2,-32706(gp)
   136d0:	103ee83a 	callr	r2
   136d4:	00000106 	br	136dc <alt_get_errno+0x28>
   136d8:	d0a04e84 	addi	r2,gp,-32454
}
   136dc:	e037883a 	mov	sp,fp
   136e0:	dfc00117 	ldw	ra,4(sp)
   136e4:	df000017 	ldw	fp,0(sp)
   136e8:	dec00204 	addi	sp,sp,8
   136ec:	f800283a 	ret

000136f0 <isatty>:
 *
 * ALT_ISATTY is mapped onto the isatty() system call in alt_syscall.h
 */
 
int ALT_ISATTY (int file)
{
   136f0:	deffed04 	addi	sp,sp,-76
   136f4:	dfc01215 	stw	ra,72(sp)
   136f8:	df001115 	stw	fp,68(sp)
   136fc:	df001104 	addi	fp,sp,68
   13700:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   13704:	e0bfff17 	ldw	r2,-4(fp)
   13708:	10000616 	blt	r2,zero,13724 <isatty+0x34>
   1370c:	e0bfff17 	ldw	r2,-4(fp)
   13710:	10c00324 	muli	r3,r2,12
   13714:	00820034 	movhi	r2,2048
   13718:	1084a204 	addi	r2,r2,4744
   1371c:	1885883a 	add	r2,r3,r2
   13720:	00000106 	br	13728 <isatty+0x38>
   13724:	0005883a 	mov	r2,zero
   13728:	e0bfef15 	stw	r2,-68(fp)
  
  if (fd)
   1372c:	e0bfef17 	ldw	r2,-68(fp)
   13730:	10000e26 	beq	r2,zero,1376c <isatty+0x7c>
    /*
     * If a device driver does not provide an fstat() function, then it is 
     * treated as a terminal device by default.
     */

    if (!fd->dev->fstat)
   13734:	e0bfef17 	ldw	r2,-68(fp)
   13738:	10800017 	ldw	r2,0(r2)
   1373c:	10800817 	ldw	r2,32(r2)
   13740:	1000021e 	bne	r2,zero,1374c <isatty+0x5c>
    {
      return 1;
   13744:	00800044 	movi	r2,1
   13748:	00000d06 	br	13780 <isatty+0x90>
     * this is called so that the device can identify itself.
     */ 

    else
    {
      fstat (file, &stat);
   1374c:	e0bff004 	addi	r2,fp,-64
   13750:	100b883a 	mov	r5,r2
   13754:	e13fff17 	ldw	r4,-4(fp)
   13758:	00136040 	call	13604 <fstat>
      return (stat.st_mode == _IFCHR) ? 1 : 0;
   1375c:	e0bff117 	ldw	r2,-60(fp)
   13760:	10880020 	cmpeqi	r2,r2,8192
   13764:	10803fcc 	andi	r2,r2,255
   13768:	00000506 	br	13780 <isatty+0x90>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
   1376c:	00136b40 	call	136b4 <alt_get_errno>
   13770:	1007883a 	mov	r3,r2
   13774:	00801444 	movi	r2,81
   13778:	18800015 	stw	r2,0(r3)
    return 0;
   1377c:	0005883a 	mov	r2,zero
  }
}
   13780:	e037883a 	mov	sp,fp
   13784:	dfc00117 	ldw	ra,4(sp)
   13788:	df000017 	ldw	fp,0(sp)
   1378c:	dec00204 	addi	sp,sp,8
   13790:	f800283a 	ret

00013794 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   13794:	defffe04 	addi	sp,sp,-8
   13798:	dfc00115 	stw	ra,4(sp)
   1379c:	df000015 	stw	fp,0(sp)
   137a0:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   137a4:	d0a00f97 	ldw	r2,-32706(gp)
   137a8:	10000326 	beq	r2,zero,137b8 <alt_get_errno+0x24>
   137ac:	d0a00f97 	ldw	r2,-32706(gp)
   137b0:	103ee83a 	callr	r2
   137b4:	00000106 	br	137bc <alt_get_errno+0x28>
   137b8:	d0a04e84 	addi	r2,gp,-32454
}
   137bc:	e037883a 	mov	sp,fp
   137c0:	dfc00117 	ldw	ra,4(sp)
   137c4:	df000017 	ldw	fp,0(sp)
   137c8:	dec00204 	addi	sp,sp,8
   137cc:	f800283a 	ret

000137d0 <lseek>:
 * ALT_LSEEK is mapped onto the lseek() system call in alt_syscall.h
 *
 */

off_t ALT_LSEEK (int file, off_t ptr, int dir)
{
   137d0:	defff904 	addi	sp,sp,-28
   137d4:	dfc00615 	stw	ra,24(sp)
   137d8:	df000515 	stw	fp,20(sp)
   137dc:	df000504 	addi	fp,sp,20
   137e0:	e13ffd15 	stw	r4,-12(fp)
   137e4:	e17ffe15 	stw	r5,-8(fp)
   137e8:	e1bfff15 	stw	r6,-4(fp)
  alt_fd* fd;
  off_t   rc = 0; 
   137ec:	e03ffb15 	stw	zero,-20(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   137f0:	e0bffd17 	ldw	r2,-12(fp)
   137f4:	10000616 	blt	r2,zero,13810 <lseek+0x40>
   137f8:	e0bffd17 	ldw	r2,-12(fp)
   137fc:	10c00324 	muli	r3,r2,12
   13800:	00820034 	movhi	r2,2048
   13804:	1084a204 	addi	r2,r2,4744
   13808:	1885883a 	add	r2,r3,r2
   1380c:	00000106 	br	13814 <lseek+0x44>
   13810:	0005883a 	mov	r2,zero
   13814:	e0bffc15 	stw	r2,-16(fp)
  
  if (fd) 
   13818:	e0bffc17 	ldw	r2,-16(fp)
   1381c:	10001026 	beq	r2,zero,13860 <lseek+0x90>
    /*
     * If the device driver provides an implementation of the lseek() function,
     * then call that to process the request.
     */
 
    if (fd->dev->lseek)
   13820:	e0bffc17 	ldw	r2,-16(fp)
   13824:	10800017 	ldw	r2,0(r2)
   13828:	10800717 	ldw	r2,28(r2)
   1382c:	10000926 	beq	r2,zero,13854 <lseek+0x84>
    {
      rc = fd->dev->lseek(fd, ptr, dir);
   13830:	e0bffc17 	ldw	r2,-16(fp)
   13834:	10800017 	ldw	r2,0(r2)
   13838:	10800717 	ldw	r2,28(r2)
   1383c:	e1bfff17 	ldw	r6,-4(fp)
   13840:	e17ffe17 	ldw	r5,-8(fp)
   13844:	e13ffc17 	ldw	r4,-16(fp)
   13848:	103ee83a 	callr	r2
   1384c:	e0bffb15 	stw	r2,-20(fp)
   13850:	00000506 	br	13868 <lseek+0x98>
     * Otherwise return an error.
     */

    else
    {
      rc = -ENOTSUP;
   13854:	00bfde84 	movi	r2,-134
   13858:	e0bffb15 	stw	r2,-20(fp)
   1385c:	00000206 	br	13868 <lseek+0x98>
    }
  }
  else  
  {
    rc = -EBADFD;
   13860:	00bfebc4 	movi	r2,-81
   13864:	e0bffb15 	stw	r2,-20(fp)
  }

  if (rc < 0)
   13868:	e0bffb17 	ldw	r2,-20(fp)
   1386c:	1000070e 	bge	r2,zero,1388c <lseek+0xbc>
  {
    ALT_ERRNO = -rc;
   13870:	00137940 	call	13794 <alt_get_errno>
   13874:	1007883a 	mov	r3,r2
   13878:	e0bffb17 	ldw	r2,-20(fp)
   1387c:	0085c83a 	sub	r2,zero,r2
   13880:	18800015 	stw	r2,0(r3)
    rc = -1;
   13884:	00bfffc4 	movi	r2,-1
   13888:	e0bffb15 	stw	r2,-20(fp)
  }

  return rc;
   1388c:	e0bffb17 	ldw	r2,-20(fp)
}
   13890:	e037883a 	mov	sp,fp
   13894:	dfc00117 	ldw	ra,4(sp)
   13898:	df000017 	ldw	fp,0(sp)
   1389c:	dec00204 	addi	sp,sp,8
   138a0:	f800283a 	ret

000138a4 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
   138a4:	defffd04 	addi	sp,sp,-12
   138a8:	dfc00215 	stw	ra,8(sp)
   138ac:	df000115 	stw	fp,4(sp)
   138b0:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
   138b4:	0009883a 	mov	r4,zero
   138b8:	0013d1c0 	call	13d1c <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
   138bc:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
   138c0:	0013d540 	call	13d54 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
   138c4:	01820034 	movhi	r6,2048
   138c8:	31810904 	addi	r6,r6,1060
   138cc:	01420034 	movhi	r5,2048
   138d0:	29410904 	addi	r5,r5,1060
   138d4:	01020034 	movhi	r4,2048
   138d8:	21010904 	addi	r4,r4,1060
   138dc:	00195440 	call	19544 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
   138e0:	00192740 	call	19274 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
   138e4:	010000b4 	movhi	r4,2
   138e8:	2124b504 	addi	r4,r4,-27948
   138ec:	001a59c0 	call	1a59c <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
   138f0:	d0a05097 	ldw	r2,-32446(gp)
   138f4:	d0e05197 	ldw	r3,-32442(gp)
   138f8:	d1205297 	ldw	r4,-32438(gp)
   138fc:	200d883a 	mov	r6,r4
   13900:	180b883a 	mov	r5,r3
   13904:	1009883a 	mov	r4,r2
   13908:	00052780 	call	5278 <main>
   1390c:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
   13910:	01000044 	movi	r4,1
   13914:	00134cc0 	call	134cc <close>
  exit (result);
   13918:	e13fff17 	ldw	r4,-4(fp)
   1391c:	001a5b00 	call	1a5b0 <exit>

00013920 <__malloc_lock>:
 * configuration is single threaded, so there is nothing to do here. Note that 
 * this requires that malloc is never called by an interrupt service routine.
 */

void __malloc_lock ( struct _reent *_r )
{
   13920:	defffe04 	addi	sp,sp,-8
   13924:	df000115 	stw	fp,4(sp)
   13928:	df000104 	addi	fp,sp,4
   1392c:	e13fff15 	stw	r4,-4(fp)
}
   13930:	0001883a 	nop
   13934:	e037883a 	mov	sp,fp
   13938:	df000017 	ldw	fp,0(sp)
   1393c:	dec00104 	addi	sp,sp,4
   13940:	f800283a 	ret

00013944 <__malloc_unlock>:
/*
 *
 */

void __malloc_unlock ( struct _reent *_r )
{
   13944:	defffe04 	addi	sp,sp,-8
   13948:	df000115 	stw	fp,4(sp)
   1394c:	df000104 	addi	fp,sp,4
   13950:	e13fff15 	stw	r4,-4(fp)
}
   13954:	0001883a 	nop
   13958:	e037883a 	mov	sp,fp
   1395c:	df000017 	ldw	fp,0(sp)
   13960:	dec00104 	addi	sp,sp,4
   13964:	f800283a 	ret

00013968 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   13968:	defffe04 	addi	sp,sp,-8
   1396c:	dfc00115 	stw	ra,4(sp)
   13970:	df000015 	stw	fp,0(sp)
   13974:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   13978:	d0a00f97 	ldw	r2,-32706(gp)
   1397c:	10000326 	beq	r2,zero,1398c <alt_get_errno+0x24>
   13980:	d0a00f97 	ldw	r2,-32706(gp)
   13984:	103ee83a 	callr	r2
   13988:	00000106 	br	13990 <alt_get_errno+0x28>
   1398c:	d0a04e84 	addi	r2,gp,-32454
}
   13990:	e037883a 	mov	sp,fp
   13994:	dfc00117 	ldw	ra,4(sp)
   13998:	df000017 	ldw	fp,0(sp)
   1399c:	dec00204 	addi	sp,sp,8
   139a0:	f800283a 	ret

000139a4 <read>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_READ (int file, void *ptr, size_t len)
{
   139a4:	defff904 	addi	sp,sp,-28
   139a8:	dfc00615 	stw	ra,24(sp)
   139ac:	df000515 	stw	fp,20(sp)
   139b0:	df000504 	addi	fp,sp,20
   139b4:	e13ffd15 	stw	r4,-12(fp)
   139b8:	e17ffe15 	stw	r5,-8(fp)
   139bc:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   139c0:	e0bffd17 	ldw	r2,-12(fp)
   139c4:	10000616 	blt	r2,zero,139e0 <read+0x3c>
   139c8:	e0bffd17 	ldw	r2,-12(fp)
   139cc:	10c00324 	muli	r3,r2,12
   139d0:	00820034 	movhi	r2,2048
   139d4:	1084a204 	addi	r2,r2,4744
   139d8:	1885883a 	add	r2,r3,r2
   139dc:	00000106 	br	139e4 <read+0x40>
   139e0:	0005883a 	mov	r2,zero
   139e4:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
   139e8:	e0bffb17 	ldw	r2,-20(fp)
   139ec:	10002226 	beq	r2,zero,13a78 <read+0xd4>
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
   139f0:	e0bffb17 	ldw	r2,-20(fp)
   139f4:	10800217 	ldw	r2,8(r2)
   139f8:	108000cc 	andi	r2,r2,3
   139fc:	10800060 	cmpeqi	r2,r2,1
   13a00:	1000181e 	bne	r2,zero,13a64 <read+0xc0>
        (fd->dev->read))
   13a04:	e0bffb17 	ldw	r2,-20(fp)
   13a08:	10800017 	ldw	r2,0(r2)
   13a0c:	10800517 	ldw	r2,20(r2)
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
   13a10:	10001426 	beq	r2,zero,13a64 <read+0xc0>
        (fd->dev->read))
      {
        if ((rval = fd->dev->read(fd, ptr, len)) < 0)
   13a14:	e0bffb17 	ldw	r2,-20(fp)
   13a18:	10800017 	ldw	r2,0(r2)
   13a1c:	10800517 	ldw	r2,20(r2)
   13a20:	e0ffff17 	ldw	r3,-4(fp)
   13a24:	180d883a 	mov	r6,r3
   13a28:	e17ffe17 	ldw	r5,-8(fp)
   13a2c:	e13ffb17 	ldw	r4,-20(fp)
   13a30:	103ee83a 	callr	r2
   13a34:	e0bffc15 	stw	r2,-16(fp)
   13a38:	e0bffc17 	ldw	r2,-16(fp)
   13a3c:	1000070e 	bge	r2,zero,13a5c <read+0xb8>
        {
          ALT_ERRNO = -rval;
   13a40:	00139680 	call	13968 <alt_get_errno>
   13a44:	1007883a 	mov	r3,r2
   13a48:	e0bffc17 	ldw	r2,-16(fp)
   13a4c:	0085c83a 	sub	r2,zero,r2
   13a50:	18800015 	stw	r2,0(r3)
          return -1;
   13a54:	00bfffc4 	movi	r2,-1
   13a58:	00000c06 	br	13a8c <read+0xe8>
        }
        return rval;
   13a5c:	e0bffc17 	ldw	r2,-16(fp)
   13a60:	00000a06 	br	13a8c <read+0xe8>
      }
      else
      {
        ALT_ERRNO = EACCES;
   13a64:	00139680 	call	13968 <alt_get_errno>
   13a68:	1007883a 	mov	r3,r2
   13a6c:	00800344 	movi	r2,13
   13a70:	18800015 	stw	r2,0(r3)
   13a74:	00000406 	br	13a88 <read+0xe4>
      }
    }
  else
  {
    ALT_ERRNO = EBADFD;
   13a78:	00139680 	call	13968 <alt_get_errno>
   13a7c:	1007883a 	mov	r3,r2
   13a80:	00801444 	movi	r2,81
   13a84:	18800015 	stw	r2,0(r3)
  }
  return -1;
   13a88:	00bfffc4 	movi	r2,-1
}
   13a8c:	e037883a 	mov	sp,fp
   13a90:	dfc00117 	ldw	ra,4(sp)
   13a94:	df000017 	ldw	fp,0(sp)
   13a98:	dec00204 	addi	sp,sp,8
   13a9c:	f800283a 	ret

00013aa0 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
   13aa0:	defffe04 	addi	sp,sp,-8
   13aa4:	df000115 	stw	fp,4(sp)
   13aa8:	df000104 	addi	fp,sp,4
   13aac:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
   13ab0:	e0bfff17 	ldw	r2,-4(fp)
   13ab4:	108000d0 	cmplti	r2,r2,3
   13ab8:	10000d1e 	bne	r2,zero,13af0 <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
   13abc:	00820034 	movhi	r2,2048
   13ac0:	1084a204 	addi	r2,r2,4744
   13ac4:	e0ffff17 	ldw	r3,-4(fp)
   13ac8:	18c00324 	muli	r3,r3,12
   13acc:	10c5883a 	add	r2,r2,r3
   13ad0:	10800204 	addi	r2,r2,8
   13ad4:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
   13ad8:	00820034 	movhi	r2,2048
   13adc:	1084a204 	addi	r2,r2,4744
   13ae0:	e0ffff17 	ldw	r3,-4(fp)
   13ae4:	18c00324 	muli	r3,r3,12
   13ae8:	10c5883a 	add	r2,r2,r3
   13aec:	10000015 	stw	zero,0(r2)
  }
}
   13af0:	0001883a 	nop
   13af4:	e037883a 	mov	sp,fp
   13af8:	df000017 	ldw	fp,0(sp)
   13afc:	dec00104 	addi	sp,sp,4
   13b00:	f800283a 	ret

00013b04 <sbrk>:
#endif
 
caddr_t ALT_SBRK (int incr) __attribute__ ((no_instrument_function ));

caddr_t ALT_SBRK (int incr)
{ 
   13b04:	defff904 	addi	sp,sp,-28
   13b08:	df000615 	stw	fp,24(sp)
   13b0c:	df000604 	addi	fp,sp,24
   13b10:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   13b14:	0005303a 	rdctl	r2,status
   13b18:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   13b1c:	e0fffe17 	ldw	r3,-8(fp)
   13b20:	00bfff84 	movi	r2,-2
   13b24:	1884703a 	and	r2,r3,r2
   13b28:	1001703a 	wrctl	status,r2
  
  return context;
   13b2c:	e0bffe17 	ldw	r2,-8(fp)
  alt_irq_context context;
  char *prev_heap_end; 

  context = alt_irq_disable_all();
   13b30:	e0bffb15 	stw	r2,-20(fp)

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
   13b34:	d0a01197 	ldw	r2,-32698(gp)
   13b38:	10c000c4 	addi	r3,r2,3
   13b3c:	00bfff04 	movi	r2,-4
   13b40:	1884703a 	and	r2,r3,r2
   13b44:	d0a01195 	stw	r2,-32698(gp)
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
   13b48:	d0e01197 	ldw	r3,-32698(gp)
   13b4c:	e0bfff17 	ldw	r2,-4(fp)
   13b50:	1887883a 	add	r3,r3,r2
   13b54:	00840034 	movhi	r2,4096
   13b58:	10800004 	addi	r2,r2,0
   13b5c:	10c0062e 	bgeu	r2,r3,13b78 <sbrk+0x74>
   13b60:	e0bffb17 	ldw	r2,-20(fp)
   13b64:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   13b68:	e0bffa17 	ldw	r2,-24(fp)
   13b6c:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
    return (caddr_t)-1;
   13b70:	00bfffc4 	movi	r2,-1
   13b74:	00000b06 	br	13ba4 <sbrk+0xa0>
  }
#endif

  prev_heap_end = heap_end; 
   13b78:	d0a01197 	ldw	r2,-32698(gp)
   13b7c:	e0bffd15 	stw	r2,-12(fp)
  heap_end += incr; 
   13b80:	d0e01197 	ldw	r3,-32698(gp)
   13b84:	e0bfff17 	ldw	r2,-4(fp)
   13b88:	1885883a 	add	r2,r3,r2
   13b8c:	d0a01195 	stw	r2,-32698(gp)
   13b90:	e0bffb17 	ldw	r2,-20(fp)
   13b94:	e0bffc15 	stw	r2,-16(fp)
   13b98:	e0bffc17 	ldw	r2,-16(fp)
   13b9c:	1001703a 	wrctl	status,r2

#endif

  alt_irq_enable_all(context);

  return (caddr_t) prev_heap_end; 
   13ba0:	e0bffd17 	ldw	r2,-12(fp)
} 
   13ba4:	e037883a 	mov	sp,fp
   13ba8:	df000017 	ldw	fp,0(sp)
   13bac:	dec00104 	addi	sp,sp,4
   13bb0:	f800283a 	ret

00013bb4 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   13bb4:	defffe04 	addi	sp,sp,-8
   13bb8:	dfc00115 	stw	ra,4(sp)
   13bbc:	df000015 	stw	fp,0(sp)
   13bc0:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   13bc4:	d0a00f97 	ldw	r2,-32706(gp)
   13bc8:	10000326 	beq	r2,zero,13bd8 <alt_get_errno+0x24>
   13bcc:	d0a00f97 	ldw	r2,-32706(gp)
   13bd0:	103ee83a 	callr	r2
   13bd4:	00000106 	br	13bdc <alt_get_errno+0x28>
   13bd8:	d0a04e84 	addi	r2,gp,-32454
}
   13bdc:	e037883a 	mov	sp,fp
   13be0:	dfc00117 	ldw	ra,4(sp)
   13be4:	df000017 	ldw	fp,0(sp)
   13be8:	dec00204 	addi	sp,sp,8
   13bec:	f800283a 	ret

00013bf0 <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
   13bf0:	defff904 	addi	sp,sp,-28
   13bf4:	dfc00615 	stw	ra,24(sp)
   13bf8:	df000515 	stw	fp,20(sp)
   13bfc:	df000504 	addi	fp,sp,20
   13c00:	e13ffd15 	stw	r4,-12(fp)
   13c04:	e17ffe15 	stw	r5,-8(fp)
   13c08:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   13c0c:	e0bffd17 	ldw	r2,-12(fp)
   13c10:	10000616 	blt	r2,zero,13c2c <write+0x3c>
   13c14:	e0bffd17 	ldw	r2,-12(fp)
   13c18:	10c00324 	muli	r3,r2,12
   13c1c:	00820034 	movhi	r2,2048
   13c20:	1084a204 	addi	r2,r2,4744
   13c24:	1885883a 	add	r2,r3,r2
   13c28:	00000106 	br	13c30 <write+0x40>
   13c2c:	0005883a 	mov	r2,zero
   13c30:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
   13c34:	e0bffb17 	ldw	r2,-20(fp)
   13c38:	10002126 	beq	r2,zero,13cc0 <write+0xd0>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
   13c3c:	e0bffb17 	ldw	r2,-20(fp)
   13c40:	10800217 	ldw	r2,8(r2)
   13c44:	108000cc 	andi	r2,r2,3
   13c48:	10001826 	beq	r2,zero,13cac <write+0xbc>
   13c4c:	e0bffb17 	ldw	r2,-20(fp)
   13c50:	10800017 	ldw	r2,0(r2)
   13c54:	10800617 	ldw	r2,24(r2)
   13c58:	10001426 	beq	r2,zero,13cac <write+0xbc>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
   13c5c:	e0bffb17 	ldw	r2,-20(fp)
   13c60:	10800017 	ldw	r2,0(r2)
   13c64:	10800617 	ldw	r2,24(r2)
   13c68:	e0ffff17 	ldw	r3,-4(fp)
   13c6c:	180d883a 	mov	r6,r3
   13c70:	e17ffe17 	ldw	r5,-8(fp)
   13c74:	e13ffb17 	ldw	r4,-20(fp)
   13c78:	103ee83a 	callr	r2
   13c7c:	e0bffc15 	stw	r2,-16(fp)
   13c80:	e0bffc17 	ldw	r2,-16(fp)
   13c84:	1000070e 	bge	r2,zero,13ca4 <write+0xb4>
      {
        ALT_ERRNO = -rval;
   13c88:	0013bb40 	call	13bb4 <alt_get_errno>
   13c8c:	1007883a 	mov	r3,r2
   13c90:	e0bffc17 	ldw	r2,-16(fp)
   13c94:	0085c83a 	sub	r2,zero,r2
   13c98:	18800015 	stw	r2,0(r3)
        return -1;
   13c9c:	00bfffc4 	movi	r2,-1
   13ca0:	00000c06 	br	13cd4 <write+0xe4>
      }
      return rval;
   13ca4:	e0bffc17 	ldw	r2,-16(fp)
   13ca8:	00000a06 	br	13cd4 <write+0xe4>
    }
    else
    {
      ALT_ERRNO = EACCES;
   13cac:	0013bb40 	call	13bb4 <alt_get_errno>
   13cb0:	1007883a 	mov	r3,r2
   13cb4:	00800344 	movi	r2,13
   13cb8:	18800015 	stw	r2,0(r3)
   13cbc:	00000406 	br	13cd0 <write+0xe0>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
   13cc0:	0013bb40 	call	13bb4 <alt_get_errno>
   13cc4:	1007883a 	mov	r3,r2
   13cc8:	00801444 	movi	r2,81
   13ccc:	18800015 	stw	r2,0(r3)
  }
  return -1;
   13cd0:	00bfffc4 	movi	r2,-1
}
   13cd4:	e037883a 	mov	sp,fp
   13cd8:	dfc00117 	ldw	ra,4(sp)
   13cdc:	df000017 	ldw	fp,0(sp)
   13ce0:	dec00204 	addi	sp,sp,8
   13ce4:	f800283a 	ret

00013ce8 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
   13ce8:	defffd04 	addi	sp,sp,-12
   13cec:	dfc00215 	stw	ra,8(sp)
   13cf0:	df000115 	stw	fp,4(sp)
   13cf4:	df000104 	addi	fp,sp,4
   13cf8:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
   13cfc:	d1600c84 	addi	r5,gp,-32718
   13d00:	e13fff17 	ldw	r4,-4(fp)
   13d04:	00191d00 	call	191d0 <alt_dev_llist_insert>
}
   13d08:	e037883a 	mov	sp,fp
   13d0c:	dfc00117 	ldw	ra,4(sp)
   13d10:	df000017 	ldw	fp,0(sp)
   13d14:	dec00204 	addi	sp,sp,8
   13d18:	f800283a 	ret

00013d1c <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
   13d1c:	defffd04 	addi	sp,sp,-12
   13d20:	dfc00215 	stw	ra,8(sp)
   13d24:	df000115 	stw	fp,4(sp)
   13d28:	df000104 	addi	fp,sp,4
   13d2c:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_QSYS_IRQ_INIT ( NIOS2, nios2);
   13d30:	00199e80 	call	199e8 <altera_nios2_qsys_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
   13d34:	00800044 	movi	r2,1
   13d38:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
   13d3c:	0001883a 	nop
   13d40:	e037883a 	mov	sp,fp
   13d44:	dfc00117 	ldw	ra,4(sp)
   13d48:	df000017 	ldw	fp,0(sp)
   13d4c:	dec00204 	addi	sp,sp,8
   13d50:	f800283a 	ret

00013d54 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
   13d54:	defffd04 	addi	sp,sp,-12
   13d58:	dfc00215 	stw	ra,8(sp)
   13d5c:	df000115 	stw	fp,4(sp)
   13d60:	df000104 	addi	fp,sp,4
    ALTERA_AVALON_TIMER_INIT ( TIMER1MS, timer1ms);
   13d64:	01c0fa04 	movi	r7,1000
   13d68:	000d883a 	mov	r6,zero
   13d6c:	000b883a 	mov	r5,zero
   13d70:	01000134 	movhi	r4,4
   13d74:	210c1004 	addi	r4,r4,12352
   13d78:	001773c0 	call	1773c <alt_avalon_timer_sc_init>
    ALTERA_AVALON_TIMER_INIT ( TIMER1US, timer1us);
    ALTERA_AVALON_CFI_FLASH_INIT ( FLASH_CONTROLLER, flash_controller);
   13d7c:	01020034 	movhi	r4,2048
   13d80:	21050204 	addi	r4,r4,5128
   13d84:	00140dc0 	call	140dc <alt_flash_cfi_init>
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART, jtag_uart);
   13d88:	01800144 	movi	r6,5
   13d8c:	000b883a 	mov	r5,zero
   13d90:	01020034 	movhi	r4,2048
   13d94:	21054304 	addi	r4,r4,5388
   13d98:	0015eec0 	call	15eec <altera_avalon_jtag_uart_init>
   13d9c:	01020034 	movhi	r4,2048
   13da0:	21053904 	addi	r4,r4,5348
   13da4:	0013ce80 	call	13ce8 <alt_dev_reg>
    ALTERA_AVALON_LCD_16207_INIT ( CHARACTER_LCD, character_lcd);
   13da8:	01020034 	movhi	r4,2048
   13dac:	21095b04 	addi	r4,r4,9580
   13db0:	00175300 	call	17530 <altera_avalon_lcd_16207_init>
   13db4:	01020034 	movhi	r4,2048
   13db8:	21095104 	addi	r4,r4,9540
   13dbc:	0013ce80 	call	13ce8 <alt_dev_reg>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSTEM_ID, system_id);
   13dc0:	0001883a 	nop
    ALTERA_AVALON_UART_INIT ( UART, uart);
   13dc4:	018000c4 	movi	r6,3
   13dc8:	000b883a 	mov	r5,zero
   13dcc:	01020034 	movhi	r4,2048
   13dd0:	2109a304 	addi	r4,r4,9868
   13dd4:	00178c00 	call	178c0 <altera_avalon_uart_init>
   13dd8:	01020034 	movhi	r4,2048
   13ddc:	21099904 	addi	r4,r4,9828
   13de0:	0013ce80 	call	13ce8 <alt_dev_reg>
    ALTERA_UP_AVALON_PS2_INIT ( PS2, ps2);
   13de4:	01020034 	movhi	r4,2048
   13de8:	2109ca04 	addi	r4,r4,10024
   13dec:	00181ac0 	call	181ac <alt_up_ps2_init>
   13df0:	01020034 	movhi	r4,2048
   13df4:	2109ca04 	addi	r4,r4,10024
   13df8:	0013ce80 	call	13ce8 <alt_dev_reg>
    ALTERA_UP_AVALON_VIDEO_CHARACTER_BUFFER_WITH_DMA_INIT ( VIDEO_CHARACTER_BUFFER_WITH_DMA, video_character_buffer_with_dma);
   13dfc:	00820034 	movhi	r2,2048
   13e00:	1089d804 	addi	r2,r2,10080
   13e04:	10800a17 	ldw	r2,40(r2)
   13e08:	10800104 	addi	r2,r2,4
   13e0c:	10800017 	ldw	r2,0(r2)
   13e10:	10ffffcc 	andi	r3,r2,65535
   13e14:	00820034 	movhi	r2,2048
   13e18:	1089d804 	addi	r2,r2,10080
   13e1c:	10c00c15 	stw	r3,48(r2)
   13e20:	00820034 	movhi	r2,2048
   13e24:	1089d804 	addi	r2,r2,10080
   13e28:	10800a17 	ldw	r2,40(r2)
   13e2c:	10800104 	addi	r2,r2,4
   13e30:	10800017 	ldw	r2,0(r2)
   13e34:	1006d43a 	srli	r3,r2,16
   13e38:	00820034 	movhi	r2,2048
   13e3c:	1089d804 	addi	r2,r2,10080
   13e40:	10c00d15 	stw	r3,52(r2)
   13e44:	00820034 	movhi	r2,2048
   13e48:	1089d804 	addi	r2,r2,10080
   13e4c:	10800c17 	ldw	r2,48(r2)
   13e50:	10801068 	cmpgeui	r2,r2,65
   13e54:	1000081e 	bne	r2,zero,13e78 <alt_sys_init+0x124>
   13e58:	00820034 	movhi	r2,2048
   13e5c:	1089d804 	addi	r2,r2,10080
   13e60:	00c00fc4 	movi	r3,63
   13e64:	10c00f15 	stw	r3,60(r2)
   13e68:	00820034 	movhi	r2,2048
   13e6c:	1089d804 	addi	r2,r2,10080
   13e70:	00c00184 	movi	r3,6
   13e74:	10c01015 	stw	r3,64(r2)
   13e78:	00820034 	movhi	r2,2048
   13e7c:	1089d804 	addi	r2,r2,10080
   13e80:	10800d17 	ldw	r2,52(r2)
   13e84:	10800868 	cmpgeui	r2,r2,33
   13e88:	1000041e 	bne	r2,zero,13e9c <alt_sys_init+0x148>
   13e8c:	00820034 	movhi	r2,2048
   13e90:	1089d804 	addi	r2,r2,10080
   13e94:	00c007c4 	movi	r3,31
   13e98:	10c01115 	stw	r3,68(r2)
   13e9c:	01020034 	movhi	r4,2048
   13ea0:	2109d804 	addi	r4,r4,10080
   13ea4:	00187340 	call	18734 <alt_up_char_buffer_init>
   13ea8:	01020034 	movhi	r4,2048
   13eac:	2109d804 	addi	r4,r4,10080
   13eb0:	0013ce80 	call	13ce8 <alt_dev_reg>
    ALTERA_UP_AVALON_VIDEO_PIXEL_BUFFER_DMA_INIT ( VIDEO_PIXEL_BUFFER_DMA, video_pixel_buffer_dma);
   13eb4:	00820034 	movhi	r2,2048
   13eb8:	1089ea04 	addi	r2,r2,10152
   13ebc:	10800a17 	ldw	r2,40(r2)
   13ec0:	10800017 	ldw	r2,0(r2)
   13ec4:	1007883a 	mov	r3,r2
   13ec8:	00820034 	movhi	r2,2048
   13ecc:	1089ea04 	addi	r2,r2,10152
   13ed0:	10c00b15 	stw	r3,44(r2)
   13ed4:	00820034 	movhi	r2,2048
   13ed8:	1089ea04 	addi	r2,r2,10152
   13edc:	10800a17 	ldw	r2,40(r2)
   13ee0:	10800104 	addi	r2,r2,4
   13ee4:	10800017 	ldw	r2,0(r2)
   13ee8:	1007883a 	mov	r3,r2
   13eec:	00820034 	movhi	r2,2048
   13ef0:	1089ea04 	addi	r2,r2,10152
   13ef4:	10c00c15 	stw	r3,48(r2)
   13ef8:	00820034 	movhi	r2,2048
   13efc:	1089ea04 	addi	r2,r2,10152
   13f00:	10800a17 	ldw	r2,40(r2)
   13f04:	10800204 	addi	r2,r2,8
   13f08:	10800017 	ldw	r2,0(r2)
   13f0c:	10ffffcc 	andi	r3,r2,65535
   13f10:	00820034 	movhi	r2,2048
   13f14:	1089ea04 	addi	r2,r2,10152
   13f18:	10c00f15 	stw	r3,60(r2)
   13f1c:	00820034 	movhi	r2,2048
   13f20:	1089ea04 	addi	r2,r2,10152
   13f24:	10800a17 	ldw	r2,40(r2)
   13f28:	10800204 	addi	r2,r2,8
   13f2c:	10800017 	ldw	r2,0(r2)
   13f30:	1006d43a 	srli	r3,r2,16
   13f34:	00820034 	movhi	r2,2048
   13f38:	1089ea04 	addi	r2,r2,10152
   13f3c:	10c01015 	stw	r3,64(r2)
   13f40:	00820034 	movhi	r2,2048
   13f44:	1089ea04 	addi	r2,r2,10152
   13f48:	10800a17 	ldw	r2,40(r2)
   13f4c:	10800304 	addi	r2,r2,12
   13f50:	10800017 	ldw	r2,0(r2)
   13f54:	1005d07a 	srai	r2,r2,1
   13f58:	10c0004c 	andi	r3,r2,1
   13f5c:	00820034 	movhi	r2,2048
   13f60:	1089ea04 	addi	r2,r2,10152
   13f64:	10c00d15 	stw	r3,52(r2)
   13f68:	00820034 	movhi	r2,2048
   13f6c:	1089ea04 	addi	r2,r2,10152
   13f70:	10800a17 	ldw	r2,40(r2)
   13f74:	10800304 	addi	r2,r2,12
   13f78:	10800017 	ldw	r2,0(r2)
   13f7c:	1005d13a 	srai	r2,r2,4
   13f80:	10c003cc 	andi	r3,r2,15
   13f84:	00820034 	movhi	r2,2048
   13f88:	1089ea04 	addi	r2,r2,10152
   13f8c:	10c00e15 	stw	r3,56(r2)
   13f90:	00820034 	movhi	r2,2048
   13f94:	1089ea04 	addi	r2,r2,10152
   13f98:	10800a17 	ldw	r2,40(r2)
   13f9c:	10800304 	addi	r2,r2,12
   13fa0:	10800017 	ldw	r2,0(r2)
   13fa4:	1005d43a 	srai	r2,r2,16
   13fa8:	e0bfff05 	stb	r2,-4(fp)
   13fac:	00820034 	movhi	r2,2048
   13fb0:	1089ea04 	addi	r2,r2,10152
   13fb4:	10800a17 	ldw	r2,40(r2)
   13fb8:	10800304 	addi	r2,r2,12
   13fbc:	10800017 	ldw	r2,0(r2)
   13fc0:	1004d63a 	srli	r2,r2,24
   13fc4:	e0bfff45 	stb	r2,-3(fp)
   13fc8:	00820034 	movhi	r2,2048
   13fcc:	1089ea04 	addi	r2,r2,10152
   13fd0:	10800e17 	ldw	r2,56(r2)
   13fd4:	10800058 	cmpnei	r2,r2,1
   13fd8:	1000041e 	bne	r2,zero,13fec <alt_sys_init+0x298>
   13fdc:	00820034 	movhi	r2,2048
   13fe0:	1089ea04 	addi	r2,r2,10152
   13fe4:	10001115 	stw	zero,68(r2)
   13fe8:	00000e06 	br	14024 <alt_sys_init+0x2d0>
   13fec:	00820034 	movhi	r2,2048
   13ff0:	1089ea04 	addi	r2,r2,10152
   13ff4:	10800e17 	ldw	r2,56(r2)
   13ff8:	10800098 	cmpnei	r2,r2,2
   13ffc:	1000051e 	bne	r2,zero,14014 <alt_sys_init+0x2c0>
   14000:	00820034 	movhi	r2,2048
   14004:	1089ea04 	addi	r2,r2,10152
   14008:	00c00044 	movi	r3,1
   1400c:	10c01115 	stw	r3,68(r2)
   14010:	00000406 	br	14024 <alt_sys_init+0x2d0>
   14014:	00820034 	movhi	r2,2048
   14018:	1089ea04 	addi	r2,r2,10152
   1401c:	00c00084 	movi	r3,2
   14020:	10c01115 	stw	r3,68(r2)
   14024:	e0bfff03 	ldbu	r2,-4(fp)
   14028:	00c00804 	movi	r3,32
   1402c:	1885c83a 	sub	r2,r3,r2
   14030:	00ffffc4 	movi	r3,-1
   14034:	1886d83a 	srl	r3,r3,r2
   14038:	00820034 	movhi	r2,2048
   1403c:	1089ea04 	addi	r2,r2,10152
   14040:	10c01215 	stw	r3,72(r2)
   14044:	e0ffff03 	ldbu	r3,-4(fp)
   14048:	00820034 	movhi	r2,2048
   1404c:	1089ea04 	addi	r2,r2,10152
   14050:	10801117 	ldw	r2,68(r2)
   14054:	1887883a 	add	r3,r3,r2
   14058:	00820034 	movhi	r2,2048
   1405c:	1089ea04 	addi	r2,r2,10152
   14060:	10c01315 	stw	r3,76(r2)
   14064:	e0bfff43 	ldbu	r2,-3(fp)
   14068:	00c00804 	movi	r3,32
   1406c:	1885c83a 	sub	r2,r3,r2
   14070:	00ffffc4 	movi	r3,-1
   14074:	1886d83a 	srl	r3,r3,r2
   14078:	00820034 	movhi	r2,2048
   1407c:	1089ea04 	addi	r2,r2,10152
   14080:	10c01415 	stw	r3,80(r2)
   14084:	01020034 	movhi	r4,2048
   14088:	2109ea04 	addi	r4,r4,10152
   1408c:	0013ce80 	call	13ce8 <alt_dev_reg>
}
   14090:	0001883a 	nop
   14094:	e037883a 	mov	sp,fp
   14098:	dfc00117 	ldw	ra,4(sp)
   1409c:	df000017 	ldw	fp,0(sp)
   140a0:	dec00204 	addi	sp,sp,8
   140a4:	f800283a 	ret

000140a8 <alt_flash_device_register>:

typedef struct alt_flash_dev alt_flash_dev; 
typedef alt_flash_dev alt_flash_fd;

static ALT_INLINE int alt_flash_device_register( alt_flash_fd* fd)
{
   140a8:	defffd04 	addi	sp,sp,-12
   140ac:	dfc00215 	stw	ra,8(sp)
   140b0:	df000115 	stw	fp,4(sp)
   140b4:	df000104 	addi	fp,sp,4
   140b8:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_flash_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) fd, &alt_flash_dev_list);
   140bc:	d1601384 	addi	r5,gp,-32690
   140c0:	e13fff17 	ldw	r4,-4(fp)
   140c4:	00191d00 	call	191d0 <alt_dev_llist_insert>
}
   140c8:	e037883a 	mov	sp,fp
   140cc:	dfc00117 	ldw	ra,4(sp)
   140d0:	df000017 	ldw	fp,0(sp)
   140d4:	dec00204 	addi	sp,sp,8
   140d8:	f800283a 	ret

000140dc <alt_flash_cfi_init>:
 * Read the CFI table and fill out the alt_flash_cfi_dev structure with all the 
 * information we need to program the flash.
 * 
 */
int alt_flash_cfi_init( alt_flash_cfi_dev* flash  )
{
   140dc:	defffc04 	addi	sp,sp,-16
   140e0:	dfc00315 	stw	ra,12(sp)
   140e4:	df000215 	stw	fp,8(sp)
   140e8:	df000204 	addi	fp,sp,8
   140ec:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
   140f0:	e03ffe15 	stw	zero,-8(fp)
 
  ret_code = alt_read_cfi_width( flash );
   140f4:	e13fff17 	ldw	r4,-4(fp)
   140f8:	00155400 	call	15540 <alt_read_cfi_width>
   140fc:	e0bffe15 	stw	r2,-8(fp)
  
  if (!ret_code)
   14100:	e0bffe17 	ldw	r2,-8(fp)
   14104:	1000031e 	bne	r2,zero,14114 <alt_flash_cfi_init+0x38>
    ret_code = alt_set_flash_width_func( flash );
   14108:	e13fff17 	ldw	r4,-4(fp)
   1410c:	0014c980 	call	14c98 <alt_set_flash_width_func>
   14110:	e0bffe15 	stw	r2,-8(fp)
  
  if (!ret_code)
   14114:	e0bffe17 	ldw	r2,-8(fp)
   14118:	1000031e 	bne	r2,zero,14128 <alt_flash_cfi_init+0x4c>
    ret_code = alt_read_cfi_table( flash );
   1411c:	e13fff17 	ldw	r4,-4(fp)
   14120:	0014f780 	call	14f78 <alt_read_cfi_table>
   14124:	e0bffe15 	stw	r2,-8(fp)

  if (!ret_code) 
   14128:	e0bffe17 	ldw	r2,-8(fp)
   1412c:	1000031e 	bne	r2,zero,1413c <alt_flash_cfi_init+0x60>
    ret_code = alt_set_flash_algorithm_func( flash);
   14130:	e13fff17 	ldw	r4,-4(fp)
   14134:	0014e5c0 	call	14e5c <alt_set_flash_algorithm_func>
   14138:	e0bffe15 	stw	r2,-8(fp)

  /*
  *  Register this device as a valid flash device type
  */ 
  if (!ret_code)
   1413c:	e0bffe17 	ldw	r2,-8(fp)
   14140:	1000041e 	bne	r2,zero,14154 <alt_flash_cfi_init+0x78>
    ret_code = alt_flash_device_register(&(flash->dev));
   14144:	e0bfff17 	ldw	r2,-4(fp)
   14148:	1009883a 	mov	r4,r2
   1414c:	00140a80 	call	140a8 <alt_flash_device_register>
   14150:	e0bffe15 	stw	r2,-8(fp)
 
  return ret_code;
   14154:	e0bffe17 	ldw	r2,-8(fp)
}
   14158:	e037883a 	mov	sp,fp
   1415c:	dfc00117 	ldw	ra,4(sp)
   14160:	df000017 	ldw	fp,0(sp)
   14164:	dec00204 	addi	sp,sp,8
   14168:	f800283a 	ret

0001416c <alt_flash_cfi_write>:
 * large buffer to tie up in our programming library, when not all users will 
 * want that functionality.
 */
 int alt_flash_cfi_write( alt_flash_dev* flash_info, int offset, 
                          const void* src_addr, int length )
 {
   1416c:	defff104 	addi	sp,sp,-60
   14170:	dfc00e15 	stw	ra,56(sp)
   14174:	df000d15 	stw	fp,52(sp)
   14178:	df000d04 	addi	fp,sp,52
   1417c:	e13ffc15 	stw	r4,-16(fp)
   14180:	e17ffd15 	stw	r5,-12(fp)
   14184:	e1bffe15 	stw	r6,-8(fp)
   14188:	e1ffff15 	stw	r7,-4(fp)
  int         ret_code = 0;
   1418c:	e03ff415 	stw	zero,-48(fp)
  int         i,j;
  int         data_to_write;
  int         full_length = length;
   14190:	e0bfff17 	ldw	r2,-4(fp)
   14194:	e0bff815 	stw	r2,-32(fp)
  int         current_offset;
  int         start_offset = offset;
   14198:	e0bffd17 	ldw	r2,-12(fp)
   1419c:	e0bff915 	stw	r2,-28(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   141a0:	e0bffc17 	ldw	r2,-16(fp)
   141a4:	e0bffa15 	stw	r2,-24(fp)

  /*
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
   141a8:	e03ff515 	stw	zero,-44(fp)
   141ac:	00008706 	br	143cc <alt_flash_cfi_write+0x260>
  {
    /* Is it in this erase block region?*/
    if((offset >= flash->dev.region_info[i].offset) &&
   141b0:	e0fffa17 	ldw	r3,-24(fp)
   141b4:	e0bff517 	ldw	r2,-44(fp)
   141b8:	1004913a 	slli	r2,r2,4
   141bc:	1885883a 	add	r2,r3,r2
   141c0:	10800d04 	addi	r2,r2,52
   141c4:	10800017 	ldw	r2,0(r2)
   141c8:	e0fffd17 	ldw	r3,-12(fp)
   141cc:	18807c16 	blt	r3,r2,143c0 <alt_flash_cfi_write+0x254>
      (offset < (flash->dev.region_info[i].offset + 
   141d0:	e0fffa17 	ldw	r3,-24(fp)
   141d4:	e0bff517 	ldw	r2,-44(fp)
   141d8:	1004913a 	slli	r2,r2,4
   141dc:	1885883a 	add	r2,r3,r2
   141e0:	10800d04 	addi	r2,r2,52
   141e4:	10c00017 	ldw	r3,0(r2)
      flash->dev.region_info[i].region_size)))
   141e8:	e13ffa17 	ldw	r4,-24(fp)
   141ec:	e0bff517 	ldw	r2,-44(fp)
   141f0:	1004913a 	slli	r2,r2,4
   141f4:	2085883a 	add	r2,r4,r2
   141f8:	10800e04 	addi	r2,r2,56
   141fc:	10800017 	ldw	r2,0(r2)
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
  {
    /* Is it in this erase block region?*/
    if((offset >= flash->dev.region_info[i].offset) &&
      (offset < (flash->dev.region_info[i].offset + 
   14200:	1885883a 	add	r2,r3,r2
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
  {
    /* Is it in this erase block region?*/
    if((offset >= flash->dev.region_info[i].offset) &&
   14204:	e0fffd17 	ldw	r3,-12(fp)
   14208:	18806d0e 	bge	r3,r2,143c0 <alt_flash_cfi_write+0x254>
      (offset < (flash->dev.region_info[i].offset + 
      flash->dev.region_info[i].region_size)))
    {
      current_offset = flash->dev.region_info[i].offset;
   1420c:	e0fffa17 	ldw	r3,-24(fp)
   14210:	e0bff517 	ldw	r2,-44(fp)
   14214:	1004913a 	slli	r2,r2,4
   14218:	1885883a 	add	r2,r3,r2
   1421c:	10800d04 	addi	r2,r2,52
   14220:	10800017 	ldw	r2,0(r2)
   14224:	e0bff715 	stw	r2,-36(fp)

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
   14228:	e03ff615 	stw	zero,-40(fp)
   1422c:	00005c06 	br	143a0 <alt_flash_cfi_write+0x234>
      {
        if ((offset >= current_offset ) && 
   14230:	e0fffd17 	ldw	r3,-12(fp)
   14234:	e0bff717 	ldw	r2,-36(fp)
   14238:	18804d16 	blt	r3,r2,14370 <alt_flash_cfi_write+0x204>
            (offset < (current_offset + 
            flash->dev.region_info[i].block_size)))
   1423c:	e0fffa17 	ldw	r3,-24(fp)
   14240:	e0bff517 	ldw	r2,-44(fp)
   14244:	10800104 	addi	r2,r2,4
   14248:	1004913a 	slli	r2,r2,4
   1424c:	1885883a 	add	r2,r3,r2
   14250:	10c00017 	ldw	r3,0(r2)
      current_offset = flash->dev.region_info[i].offset;

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
      {
        if ((offset >= current_offset ) && 
            (offset < (current_offset + 
   14254:	e0bff717 	ldw	r2,-36(fp)
   14258:	1885883a 	add	r2,r3,r2
    {
      current_offset = flash->dev.region_info[i].offset;

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
      {
        if ((offset >= current_offset ) && 
   1425c:	e0fffd17 	ldw	r3,-12(fp)
   14260:	1880430e 	bge	r3,r2,14370 <alt_flash_cfi_write+0x204>
        {
          /*
           * Check if the contents of the block are different
           * from the data we wish to put there
           */
          data_to_write = ( current_offset + flash->dev.region_info[i].block_size 
   14264:	e0fffa17 	ldw	r3,-24(fp)
   14268:	e0bff517 	ldw	r2,-44(fp)
   1426c:	10800104 	addi	r2,r2,4
   14270:	1004913a 	slli	r2,r2,4
   14274:	1885883a 	add	r2,r3,r2
   14278:	10c00017 	ldw	r3,0(r2)
   1427c:	e0bff717 	ldw	r2,-36(fp)
   14280:	1887883a 	add	r3,r3,r2
   14284:	e0bffd17 	ldw	r2,-12(fp)
   14288:	1885c83a 	sub	r2,r3,r2
   1428c:	e0bffb15 	stw	r2,-20(fp)
                            - offset); 
          data_to_write = MIN(data_to_write, length);
   14290:	e0fffb17 	ldw	r3,-20(fp)
   14294:	e0bfff17 	ldw	r2,-4(fp)
   14298:	1880010e 	bge	r3,r2,142a0 <alt_flash_cfi_write+0x134>
   1429c:	1805883a 	mov	r2,r3
   142a0:	e0bffb15 	stw	r2,-20(fp)
          if(memcmp(src_addr, 
                    (alt_u8*)flash->dev.base_addr+offset,
   142a4:	e0bffa17 	ldw	r2,-24(fp)
   142a8:	10c00a17 	ldw	r3,40(r2)
           * from the data we wish to put there
           */
          data_to_write = ( current_offset + flash->dev.region_info[i].block_size 
                            - offset); 
          data_to_write = MIN(data_to_write, length);
          if(memcmp(src_addr, 
   142ac:	e0bffd17 	ldw	r2,-12(fp)
   142b0:	1885883a 	add	r2,r3,r2
   142b4:	e0fffb17 	ldw	r3,-20(fp)
   142b8:	180d883a 	mov	r6,r3
   142bc:	100b883a 	mov	r5,r2
   142c0:	e13ffe17 	ldw	r4,-8(fp)
   142c4:	00076d00 	call	76d0 <memcmp>
   142c8:	10001326 	beq	r2,zero,14318 <alt_flash_cfi_write+0x1ac>
                    (alt_u8*)flash->dev.base_addr+offset,
                    data_to_write))
          {
            ret_code = (*flash->dev.erase_block)( &flash->dev, current_offset);
   142cc:	e0bffa17 	ldw	r2,-24(fp)
   142d0:	10800817 	ldw	r2,32(r2)
   142d4:	e0fffa17 	ldw	r3,-24(fp)
   142d8:	e17ff717 	ldw	r5,-36(fp)
   142dc:	1809883a 	mov	r4,r3
   142e0:	103ee83a 	callr	r2
   142e4:	e0bff415 	stw	r2,-48(fp)

            if (!ret_code)
   142e8:	e0bff417 	ldw	r2,-48(fp)
   142ec:	10000a1e 	bne	r2,zero,14318 <alt_flash_cfi_write+0x1ac>
            {
              ret_code = (*flash->dev.write_block)( 
   142f0:	e0bffa17 	ldw	r2,-24(fp)
   142f4:	10800917 	ldw	r2,36(r2)
   142f8:	e13ffa17 	ldw	r4,-24(fp)
   142fc:	e0fffb17 	ldw	r3,-20(fp)
   14300:	d8c00015 	stw	r3,0(sp)
   14304:	e1fffe17 	ldw	r7,-8(fp)
   14308:	e1bffd17 	ldw	r6,-12(fp)
   1430c:	e17ff717 	ldw	r5,-36(fp)
   14310:	103ee83a 	callr	r2
   14314:	e0bff415 	stw	r2,-48(fp)
                                                  data_to_write);
            }
          }    
    
          /* Was this the last block? */    
          if ((length == data_to_write) || ret_code)
   14318:	e0ffff17 	ldw	r3,-4(fp)
   1431c:	e0bffb17 	ldw	r2,-20(fp)
   14320:	18802e26 	beq	r3,r2,143dc <alt_flash_cfi_write+0x270>
   14324:	e0bff417 	ldw	r2,-48(fp)
   14328:	10002c1e 	bne	r2,zero,143dc <alt_flash_cfi_write+0x270>
          {
            goto finished;
          }
          
          length -= data_to_write;
   1432c:	e0ffff17 	ldw	r3,-4(fp)
   14330:	e0bffb17 	ldw	r2,-20(fp)
   14334:	1885c83a 	sub	r2,r3,r2
   14338:	e0bfff15 	stw	r2,-4(fp)
          offset = current_offset + flash->dev.region_info[i].block_size;
   1433c:	e0fffa17 	ldw	r3,-24(fp)
   14340:	e0bff517 	ldw	r2,-44(fp)
   14344:	10800104 	addi	r2,r2,4
   14348:	1004913a 	slli	r2,r2,4
   1434c:	1885883a 	add	r2,r3,r2
   14350:	10c00017 	ldw	r3,0(r2)
   14354:	e0bff717 	ldw	r2,-36(fp)
   14358:	1885883a 	add	r2,r3,r2
   1435c:	e0bffd15 	stw	r2,-12(fp)
          src_addr = (alt_u8*)src_addr + data_to_write;
   14360:	e0bffb17 	ldw	r2,-20(fp)
   14364:	e0fffe17 	ldw	r3,-8(fp)
   14368:	1885883a 	add	r2,r3,r2
   1436c:	e0bffe15 	stw	r2,-8(fp)
        }
        current_offset += flash->dev.region_info[i].block_size;
   14370:	e0fffa17 	ldw	r3,-24(fp)
   14374:	e0bff517 	ldw	r2,-44(fp)
   14378:	10800104 	addi	r2,r2,4
   1437c:	1004913a 	slli	r2,r2,4
   14380:	1885883a 	add	r2,r3,r2
   14384:	10800017 	ldw	r2,0(r2)
   14388:	e0fff717 	ldw	r3,-36(fp)
   1438c:	1885883a 	add	r2,r3,r2
   14390:	e0bff715 	stw	r2,-36(fp)
      (offset < (flash->dev.region_info[i].offset + 
      flash->dev.region_info[i].region_size)))
    {
      current_offset = flash->dev.region_info[i].offset;

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
   14394:	e0bff617 	ldw	r2,-40(fp)
   14398:	10800044 	addi	r2,r2,1
   1439c:	e0bff615 	stw	r2,-40(fp)
   143a0:	e0fffa17 	ldw	r3,-24(fp)
   143a4:	e0bff517 	ldw	r2,-44(fp)
   143a8:	1004913a 	slli	r2,r2,4
   143ac:	1885883a 	add	r2,r3,r2
   143b0:	10800f04 	addi	r2,r2,60
   143b4:	10800017 	ldw	r2,0(r2)
   143b8:	e0fff617 	ldw	r3,-40(fp)
   143bc:	18bf9c16 	blt	r3,r2,14230 <__alt_data_end+0xf0014230>
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;

  /*
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
   143c0:	e0bff517 	ldw	r2,-44(fp)
   143c4:	10800044 	addi	r2,r2,1
   143c8:	e0bff515 	stw	r2,-44(fp)
   143cc:	e0bffa17 	ldw	r2,-24(fp)
   143d0:	10800c17 	ldw	r2,48(r2)
   143d4:	e0fff517 	ldw	r3,-44(fp)
   143d8:	18bf7516 	blt	r3,r2,141b0 <__alt_data_end+0xf00141b0>
      }     
    } 
  }
finished:    

  alt_dcache_flush((alt_u8*)flash->dev.base_addr+start_offset, full_length);
   143dc:	e0bffa17 	ldw	r2,-24(fp)
   143e0:	10c00a17 	ldw	r3,40(r2)
   143e4:	e0bff917 	ldw	r2,-28(fp)
   143e8:	1885883a 	add	r2,r3,r2
   143ec:	e0fff817 	ldw	r3,-32(fp)
   143f0:	180b883a 	mov	r5,r3
   143f4:	1009883a 	mov	r4,r2
   143f8:	001911c0 	call	1911c <alt_dcache_flush>
  return ret_code;
   143fc:	e0bff417 	ldw	r2,-48(fp)
}
   14400:	e037883a 	mov	sp,fp
   14404:	dfc00117 	ldw	ra,4(sp)
   14408:	df000017 	ldw	fp,0(sp)
   1440c:	dec00204 	addi	sp,sp,8
   14410:	f800283a 	ret

00014414 <alt_flash_cfi_get_info>:
 * 
 *  Pass the table of erase blocks to the user
 */
int alt_flash_cfi_get_info( alt_flash_fd* fd, flash_region** info, 
                            int* number_of_regions)
{
   14414:	defffa04 	addi	sp,sp,-24
   14418:	df000515 	stw	fp,20(sp)
   1441c:	df000504 	addi	fp,sp,20
   14420:	e13ffd15 	stw	r4,-12(fp)
   14424:	e17ffe15 	stw	r5,-8(fp)
   14428:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
   1442c:	e03ffb15 	stw	zero,-20(fp)
  alt_flash_dev* flash = (alt_flash_dev*)fd;
   14430:	e0bffd17 	ldw	r2,-12(fp)
   14434:	e0bffc15 	stw	r2,-16(fp)

  *number_of_regions = flash->number_of_regions;
   14438:	e0bffc17 	ldw	r2,-16(fp)
   1443c:	10c00c17 	ldw	r3,48(r2)
   14440:	e0bfff17 	ldw	r2,-4(fp)
   14444:	10c00015 	stw	r3,0(r2)

  if (!flash->number_of_regions)
   14448:	e0bffc17 	ldw	r2,-16(fp)
   1444c:	10800c17 	ldw	r2,48(r2)
   14450:	1000031e 	bne	r2,zero,14460 <alt_flash_cfi_get_info+0x4c>
  {
    ret_code = -EIO;
   14454:	00bffec4 	movi	r2,-5
   14458:	e0bffb15 	stw	r2,-20(fp)
   1445c:	00000b06 	br	1448c <alt_flash_cfi_get_info+0x78>
  }
  else if (flash->number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
   14460:	e0bffc17 	ldw	r2,-16(fp)
   14464:	10800c17 	ldw	r2,48(r2)
   14468:	10800250 	cmplti	r2,r2,9
   1446c:	1000031e 	bne	r2,zero,1447c <alt_flash_cfi_get_info+0x68>
  {
    ret_code = -ENOMEM;
   14470:	00bffd04 	movi	r2,-12
   14474:	e0bffb15 	stw	r2,-20(fp)
   14478:	00000406 	br	1448c <alt_flash_cfi_get_info+0x78>
  }
  else
  {
    *info = &flash->region_info[0];
   1447c:	e0bffc17 	ldw	r2,-16(fp)
   14480:	10c00d04 	addi	r3,r2,52
   14484:	e0bffe17 	ldw	r2,-8(fp)
   14488:	10c00015 	stw	r3,0(r2)
  }

  return ret_code;
   1448c:	e0bffb17 	ldw	r2,-20(fp)
}
   14490:	e037883a 	mov	sp,fp
   14494:	df000017 	ldw	fp,0(sp)
   14498:	dec00104 	addi	sp,sp,4
   1449c:	f800283a 	ret

000144a0 <alt_flash_cfi_read>:
 *  Read from an area in flash, you could use memcopy yourself
 *  for these flash types, but we're trying to be generic and future proof
 */
int alt_flash_cfi_read( alt_flash_dev* flash_info, int offset, 
                        void* dest_addr, int length )
{
   144a0:	defff904 	addi	sp,sp,-28
   144a4:	dfc00615 	stw	ra,24(sp)
   144a8:	df000515 	stw	fp,20(sp)
   144ac:	df000504 	addi	fp,sp,20
   144b0:	e13ffc15 	stw	r4,-16(fp)
   144b4:	e17ffd15 	stw	r5,-12(fp)
   144b8:	e1bffe15 	stw	r6,-8(fp)
   144bc:	e1ffff15 	stw	r7,-4(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   144c0:	e0bffc17 	ldw	r2,-16(fp)
   144c4:	e0bffb15 	stw	r2,-20(fp)
  memcpy(dest_addr, (alt_u8*)flash->dev.base_addr+offset, length);
   144c8:	e0bffb17 	ldw	r2,-20(fp)
   144cc:	10c00a17 	ldw	r3,40(r2)
   144d0:	e0bffd17 	ldw	r2,-12(fp)
   144d4:	1885883a 	add	r2,r3,r2
   144d8:	e0ffff17 	ldw	r3,-4(fp)
   144dc:	180d883a 	mov	r6,r3
   144e0:	100b883a 	mov	r5,r2
   144e4:	e13ffe17 	ldw	r4,-8(fp)
   144e8:	000774c0 	call	774c <memcpy>
  return 0;
   144ec:	0005883a 	mov	r2,zero
}
   144f0:	e037883a 	mov	sp,fp
   144f4:	dfc00117 	ldw	ra,4(sp)
   144f8:	df000017 	ldw	fp,0(sp)
   144fc:	dec00204 	addi	sp,sp,8
   14500:	f800283a 	ret

00014504 <alt_write_value_to_flash>:
* It writes the largest word size that the flash can support
* so if it's an 8 bit flash it writes bytes
* 16 bit half word etc.
*/
void alt_write_value_to_flash(alt_flash_cfi_dev* flash, int offset, const alt_u8* src_addr)
{
   14504:	defffa04 	addi	sp,sp,-24
   14508:	df000515 	stw	fp,20(sp)
   1450c:	df000504 	addi	fp,sp,20
   14510:	e13ffd15 	stw	r4,-12(fp)
   14514:	e17ffe15 	stw	r5,-8(fp)
   14518:	e1bfff15 	stw	r6,-4(fp)
  alt_u16 half_word_value;
  alt_u32 word_value;

  if (flash->mode_width == 1)
   1451c:	e0bffd17 	ldw	r2,-12(fp)
   14520:	10802f17 	ldw	r2,188(r2)
   14524:	10800058 	cmpnei	r2,r2,1
   14528:	1000091e 	bne	r2,zero,14550 <alt_write_value_to_flash+0x4c>
  {
    IOWR_8DIRECT(flash->dev.base_addr, offset, *src_addr);
   1452c:	e0bffd17 	ldw	r2,-12(fp)
   14530:	10c00a17 	ldw	r3,40(r2)
   14534:	e0bffe17 	ldw	r2,-8(fp)
   14538:	1885883a 	add	r2,r3,r2
   1453c:	e0ffff17 	ldw	r3,-4(fp)
   14540:	18c00003 	ldbu	r3,0(r3)
   14544:	18c03fcc 	andi	r3,r3,255
   14548:	10c00025 	stbio	r3,0(r2)
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
    word_value |= ((alt_u32)(*(src_addr + 3)) << 24);
    IOWR_32DIRECT(flash->dev.base_addr, offset, word_value);
  }

  return;
   1454c:	00003f06 	br	1464c <alt_write_value_to_flash+0x148>

  if (flash->mode_width == 1)
  {
    IOWR_8DIRECT(flash->dev.base_addr, offset, *src_addr);
  }
  else if (flash->mode_width == 2)
   14550:	e0bffd17 	ldw	r2,-12(fp)
   14554:	10802f17 	ldw	r2,188(r2)
   14558:	10800098 	cmpnei	r2,r2,2
   1455c:	1000141e 	bne	r2,zero,145b0 <alt_write_value_to_flash+0xac>
  {
    half_word_value = (alt_u16)(*src_addr);
   14560:	e0bfff17 	ldw	r2,-4(fp)
   14564:	10800003 	ldbu	r2,0(r2)
   14568:	10803fcc 	andi	r2,r2,255
   1456c:	e0bffb0d 	sth	r2,-20(fp)
    half_word_value |= (alt_u16)(*(src_addr + 1)) << 8;
   14570:	e0bfff17 	ldw	r2,-4(fp)
   14574:	10800044 	addi	r2,r2,1
   14578:	10800003 	ldbu	r2,0(r2)
   1457c:	10803fcc 	andi	r2,r2,255
   14580:	1004923a 	slli	r2,r2,8
   14584:	1007883a 	mov	r3,r2
   14588:	e0bffb0b 	ldhu	r2,-20(fp)
   1458c:	1884b03a 	or	r2,r3,r2
   14590:	e0bffb0d 	sth	r2,-20(fp)
    IOWR_16DIRECT(flash->dev.base_addr, offset, half_word_value);
   14594:	e0bffd17 	ldw	r2,-12(fp)
   14598:	10c00a17 	ldw	r3,40(r2)
   1459c:	e0bffe17 	ldw	r2,-8(fp)
   145a0:	1885883a 	add	r2,r3,r2
   145a4:	e0fffb0b 	ldhu	r3,-20(fp)
   145a8:	10c0002d 	sthio	r3,0(r2)
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
    word_value |= ((alt_u32)(*(src_addr + 3)) << 24);
    IOWR_32DIRECT(flash->dev.base_addr, offset, word_value);
  }

  return;
   145ac:	00002706 	br	1464c <alt_write_value_to_flash+0x148>
  {
    half_word_value = (alt_u16)(*src_addr);
    half_word_value |= (alt_u16)(*(src_addr + 1)) << 8;
    IOWR_16DIRECT(flash->dev.base_addr, offset, half_word_value);
  }
  else if (flash->mode_width == 4)
   145b0:	e0bffd17 	ldw	r2,-12(fp)
   145b4:	10802f17 	ldw	r2,188(r2)
   145b8:	10800118 	cmpnei	r2,r2,4
   145bc:	1000231e 	bne	r2,zero,1464c <alt_write_value_to_flash+0x148>
  {
    word_value = (alt_u32)(*src_addr);
   145c0:	e0bfff17 	ldw	r2,-4(fp)
   145c4:	10800003 	ldbu	r2,0(r2)
   145c8:	10803fcc 	andi	r2,r2,255
   145cc:	e0bffc15 	stw	r2,-16(fp)
    word_value |= ((alt_u32)(*(src_addr + 1)) << 8);
   145d0:	e0bfff17 	ldw	r2,-4(fp)
   145d4:	10800044 	addi	r2,r2,1
   145d8:	10800003 	ldbu	r2,0(r2)
   145dc:	10803fcc 	andi	r2,r2,255
   145e0:	1004923a 	slli	r2,r2,8
   145e4:	e0fffc17 	ldw	r3,-16(fp)
   145e8:	1884b03a 	or	r2,r3,r2
   145ec:	e0bffc15 	stw	r2,-16(fp)
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
   145f0:	e0bfff17 	ldw	r2,-4(fp)
   145f4:	10800084 	addi	r2,r2,2
   145f8:	10800003 	ldbu	r2,0(r2)
   145fc:	10803fcc 	andi	r2,r2,255
   14600:	1004943a 	slli	r2,r2,16
   14604:	e0fffc17 	ldw	r3,-16(fp)
   14608:	1884b03a 	or	r2,r3,r2
   1460c:	e0bffc15 	stw	r2,-16(fp)
    word_value |= ((alt_u32)(*(src_addr + 3)) << 24);
   14610:	e0bfff17 	ldw	r2,-4(fp)
   14614:	108000c4 	addi	r2,r2,3
   14618:	10800003 	ldbu	r2,0(r2)
   1461c:	10803fcc 	andi	r2,r2,255
   14620:	1004963a 	slli	r2,r2,24
   14624:	e0fffc17 	ldw	r3,-16(fp)
   14628:	1884b03a 	or	r2,r3,r2
   1462c:	e0bffc15 	stw	r2,-16(fp)
    IOWR_32DIRECT(flash->dev.base_addr, offset, word_value);
   14630:	e0bffd17 	ldw	r2,-12(fp)
   14634:	10c00a17 	ldw	r3,40(r2)
   14638:	e0bffe17 	ldw	r2,-8(fp)
   1463c:	1885883a 	add	r2,r3,r2
   14640:	e0fffc17 	ldw	r3,-16(fp)
   14644:	10c00035 	stwio	r3,0(r2)
  }

  return;
   14648:	0001883a 	nop
   1464c:	0001883a 	nop
}
   14650:	e037883a 	mov	sp,fp
   14654:	df000017 	ldw	fp,0(sp)
   14658:	dec00104 	addi	sp,sp,4
   1465c:	f800283a 	ret

00014660 <alt_flash_program_block>:
*/
int alt_flash_program_block(  alt_flash_cfi_dev* flash, const int offset, 
                        const alt_u8* src_addr, 
                        const int length,
                        alt_program_word_fn program_word_func)
{
   14660:	defff304 	addi	sp,sp,-52
   14664:	dfc00c15 	stw	ra,48(sp)
   14668:	df000b15 	stw	fp,44(sp)
   1466c:	df000b04 	addi	fp,sp,44
   14670:	e13ffc15 	stw	r4,-16(fp)
   14674:	e17ffd15 	stw	r5,-12(fp)
   14678:	e1bffe15 	stw	r6,-8(fp)
   1467c:	e1ffff15 	stw	r7,-4(fp)
  int     ret_code = 0;
   14680:	e03ff515 	stw	zero,-44(fp)

  /*
   * First take care of any writes which are on none native boundaries
   * as far as the flash is concerned.
   */
  bytes_to_preserve = ((int)((alt_u8*)flash->dev.base_addr + offset) % 
   14684:	e0bffc17 	ldw	r2,-16(fp)
   14688:	10c00a17 	ldw	r3,40(r2)
   1468c:	e0bffd17 	ldw	r2,-12(fp)
   14690:	1885883a 	add	r2,r3,r2
   14694:	1007883a 	mov	r3,r2
                      flash->mode_width);
   14698:	e0bffc17 	ldw	r2,-16(fp)
   1469c:	10802f17 	ldw	r2,188(r2)

  /*
   * First take care of any writes which are on none native boundaries
   * as far as the flash is concerned.
   */
  bytes_to_preserve = ((int)((alt_u8*)flash->dev.base_addr + offset) % 
   146a0:	1889283a 	div	r4,r3,r2
   146a4:	2085383a 	mul	r2,r4,r2
   146a8:	1885c83a 	sub	r2,r3,r2
   146ac:	e0bff815 	stw	r2,-32(fp)
                      flash->mode_width);
  if ( bytes_to_preserve != 0)
   146b0:	e0bff817 	ldw	r2,-32(fp)
   146b4:	10003b26 	beq	r2,zero,147a4 <alt_flash_program_block+0x144>
  {
    unaligned_bytes = flash->mode_width - bytes_to_preserve;
   146b8:	e0bffc17 	ldw	r2,-16(fp)
   146bc:	10c02f17 	ldw	r3,188(r2)
   146c0:	e0bff817 	ldw	r2,-32(fp)
   146c4:	1885c83a 	sub	r2,r3,r2
   146c8:	e0bff915 	stw	r2,-28(fp)
    /*
     * Read the bytes we wish to preserve out of flash
     */
    for (i=0;i<bytes_to_preserve;i++)
   146cc:	e03ff615 	stw	zero,-40(fp)
   146d0:	00001206 	br	1471c <alt_flash_program_block+0xbc>
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
   146d4:	e0bffc17 	ldw	r2,-16(fp)
   146d8:	10800a17 	ldw	r2,40(r2)
   146dc:	e13ffd17 	ldw	r4,-12(fp)
   146e0:	e0fff817 	ldw	r3,-32(fp)
   146e4:	20c9c83a 	sub	r4,r4,r3
   146e8:	e0fff617 	ldw	r3,-40(fp)
   146ec:	20c7883a 	add	r3,r4,r3
   146f0:	10c5883a 	add	r2,r2,r3
   146f4:	10800023 	ldbuio	r2,0(r2)
   146f8:	10803fcc 	andi	r2,r2,255
   146fc:	1009883a 	mov	r4,r2
   14700:	e0fffb04 	addi	r3,fp,-20
   14704:	e0bff617 	ldw	r2,-40(fp)
   14708:	1885883a 	add	r2,r3,r2
   1470c:	11000005 	stb	r4,0(r2)
  {
    unaligned_bytes = flash->mode_width - bytes_to_preserve;
    /*
     * Read the bytes we wish to preserve out of flash
     */
    for (i=0;i<bytes_to_preserve;i++)
   14710:	e0bff617 	ldw	r2,-40(fp)
   14714:	10800044 	addi	r2,r2,1
   14718:	e0bff615 	stw	r2,-40(fp)
   1471c:	e0fff617 	ldw	r3,-40(fp)
   14720:	e0bff817 	ldw	r2,-32(fp)
   14724:	18bfeb16 	blt	r3,r2,146d4 <__alt_data_end+0xf00146d4>
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
                                offset-bytes_to_preserve+i);
    }

    for (i=0;i<unaligned_bytes;i++)
   14728:	e03ff615 	stw	zero,-40(fp)
   1472c:	00000d06 	br	14764 <alt_flash_program_block+0x104>
    {
      unaligned[bytes_to_preserve + i] = *(alt_u8*)(src_addr + i);
   14730:	e0fff817 	ldw	r3,-32(fp)
   14734:	e0bff617 	ldw	r2,-40(fp)
   14738:	1885883a 	add	r2,r3,r2
   1473c:	e0fff617 	ldw	r3,-40(fp)
   14740:	e13ffe17 	ldw	r4,-8(fp)
   14744:	20c7883a 	add	r3,r4,r3
   14748:	18c00003 	ldbu	r3,0(r3)
   1474c:	e13ffb04 	addi	r4,fp,-20
   14750:	2085883a 	add	r2,r4,r2
   14754:	10c00005 	stb	r3,0(r2)
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
                                offset-bytes_to_preserve+i);
    }

    for (i=0;i<unaligned_bytes;i++)
   14758:	e0bff617 	ldw	r2,-40(fp)
   1475c:	10800044 	addi	r2,r2,1
   14760:	e0bff615 	stw	r2,-40(fp)
   14764:	e0fff617 	ldw	r3,-40(fp)
   14768:	e0bff917 	ldw	r2,-28(fp)
   1476c:	18bff016 	blt	r3,r2,14730 <__alt_data_end+0xf0014730>
    {
      unaligned[bytes_to_preserve + i] = *(alt_u8*)(src_addr + i);
    }
    
    ret_code = (*program_word_func)(flash, offset-bytes_to_preserve, unaligned);
   14770:	e0fffd17 	ldw	r3,-12(fp)
   14774:	e0bff817 	ldw	r2,-32(fp)
   14778:	1887c83a 	sub	r3,r3,r2
   1477c:	e13ffb04 	addi	r4,fp,-20
   14780:	e0800217 	ldw	r2,8(fp)
   14784:	200d883a 	mov	r6,r4
   14788:	180b883a 	mov	r5,r3
   1478c:	e13ffc17 	ldw	r4,-16(fp)
   14790:	103ee83a 	callr	r2
   14794:	e0bff515 	stw	r2,-44(fp)
    i = unaligned_bytes;
   14798:	e0bff917 	ldw	r2,-28(fp)
   1479c:	e0bff615 	stw	r2,-40(fp)
   147a0:	00000106 	br	147a8 <alt_flash_program_block+0x148>
  }
  else
  {
    i = 0;
   147a4:	e03ff615 	stw	zero,-40(fp)
  }

  unaligned_end_bytes = (offset+length) % flash->mode_width;
   147a8:	e0fffd17 	ldw	r3,-12(fp)
   147ac:	e0bfff17 	ldw	r2,-4(fp)
   147b0:	1885883a 	add	r2,r3,r2
   147b4:	e0fffc17 	ldw	r3,-16(fp)
   147b8:	18c02f17 	ldw	r3,188(r3)
   147bc:	10c9283a 	div	r4,r2,r3
   147c0:	20c7383a 	mul	r3,r4,r3
   147c4:	10c5c83a 	sub	r2,r2,r3
   147c8:	e0bffa15 	stw	r2,-24(fp)
  while ((ret_code == 0) && (i < (length-unaligned_end_bytes)))
   147cc:	00001106 	br	14814 <alt_flash_program_block+0x1b4>
  {
    ret_code = (*program_word_func)(flash, offset+i, src_addr+i);
   147d0:	e0fffd17 	ldw	r3,-12(fp)
   147d4:	e0bff617 	ldw	r2,-40(fp)
   147d8:	1889883a 	add	r4,r3,r2
   147dc:	e0bff617 	ldw	r2,-40(fp)
   147e0:	e0fffe17 	ldw	r3,-8(fp)
   147e4:	1887883a 	add	r3,r3,r2
   147e8:	e0800217 	ldw	r2,8(fp)
   147ec:	180d883a 	mov	r6,r3
   147f0:	200b883a 	mov	r5,r4
   147f4:	e13ffc17 	ldw	r4,-16(fp)
   147f8:	103ee83a 	callr	r2
   147fc:	e0bff515 	stw	r2,-44(fp)
    i += flash->mode_width;     
   14800:	e0bffc17 	ldw	r2,-16(fp)
   14804:	10802f17 	ldw	r2,188(r2)
   14808:	e0fff617 	ldw	r3,-40(fp)
   1480c:	1885883a 	add	r2,r3,r2
   14810:	e0bff615 	stw	r2,-40(fp)
  {
    i = 0;
  }

  unaligned_end_bytes = (offset+length) % flash->mode_width;
  while ((ret_code == 0) && (i < (length-unaligned_end_bytes)))
   14814:	e0bff517 	ldw	r2,-44(fp)
   14818:	1000051e 	bne	r2,zero,14830 <alt_flash_program_block+0x1d0>
   1481c:	e0ffff17 	ldw	r3,-4(fp)
   14820:	e0bffa17 	ldw	r2,-24(fp)
   14824:	1885c83a 	sub	r2,r3,r2
   14828:	e0fff617 	ldw	r3,-40(fp)
   1482c:	18bfe816 	blt	r3,r2,147d0 <__alt_data_end+0xf00147d0>

  /*
   * Now take care of any writes at the end of the buffer which are on none 
   * native boundaries as far as the flash is concerned.
   */
  if (unaligned_end_bytes && !ret_code)
   14830:	e0bffa17 	ldw	r2,-24(fp)
   14834:	10003c26 	beq	r2,zero,14928 <alt_flash_program_block+0x2c8>
   14838:	e0bff517 	ldw	r2,-44(fp)
   1483c:	10003a1e 	bne	r2,zero,14928 <alt_flash_program_block+0x2c8>
  {
    bytes_to_preserve = flash->mode_width - unaligned_end_bytes;
   14840:	e0bffc17 	ldw	r2,-16(fp)
   14844:	10c02f17 	ldw	r3,188(r2)
   14848:	e0bffa17 	ldw	r2,-24(fp)
   1484c:	1885c83a 	sub	r2,r3,r2
   14850:	e0bff815 	stw	r2,-32(fp)
    
    for (j=0;j<unaligned_end_bytes;j++)
   14854:	e03ff715 	stw	zero,-36(fp)
   14858:	00000d06 	br	14890 <alt_flash_program_block+0x230>
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
   1485c:	e0fff617 	ldw	r3,-40(fp)
   14860:	e0bff717 	ldw	r2,-36(fp)
   14864:	1885883a 	add	r2,r3,r2
   14868:	e0fffe17 	ldw	r3,-8(fp)
   1486c:	1885883a 	add	r2,r3,r2
   14870:	10c00003 	ldbu	r3,0(r2)
   14874:	e13ffb04 	addi	r4,fp,-20
   14878:	e0bff717 	ldw	r2,-36(fp)
   1487c:	2085883a 	add	r2,r4,r2
   14880:	10c00005 	stb	r3,0(r2)
   */
  if (unaligned_end_bytes && !ret_code)
  {
    bytes_to_preserve = flash->mode_width - unaligned_end_bytes;
    
    for (j=0;j<unaligned_end_bytes;j++)
   14884:	e0bff717 	ldw	r2,-36(fp)
   14888:	10800044 	addi	r2,r2,1
   1488c:	e0bff715 	stw	r2,-36(fp)
   14890:	e0fff717 	ldw	r3,-36(fp)
   14894:	e0bffa17 	ldw	r2,-24(fp)
   14898:	18bff016 	blt	r3,r2,1485c <__alt_data_end+0xf001485c>
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
    }
    
    for (j=0;j<bytes_to_preserve;j++)
   1489c:	e03ff715 	stw	zero,-36(fp)
   148a0:	00001406 	br	148f4 <alt_flash_program_block+0x294>
    {
      unaligned[unaligned_end_bytes+j] = IORD_8DIRECT(flash->dev.base_addr, 
   148a4:	e0fffa17 	ldw	r3,-24(fp)
   148a8:	e0bff717 	ldw	r2,-36(fp)
   148ac:	1885883a 	add	r2,r3,r2
   148b0:	e0fffc17 	ldw	r3,-16(fp)
   148b4:	18c00a17 	ldw	r3,40(r3)
   148b8:	e17ffd17 	ldw	r5,-12(fp)
   148bc:	e13fff17 	ldw	r4,-4(fp)
   148c0:	290b883a 	add	r5,r5,r4
   148c4:	e13ff717 	ldw	r4,-36(fp)
   148c8:	2909883a 	add	r4,r5,r4
   148cc:	1907883a 	add	r3,r3,r4
   148d0:	18c00023 	ldbuio	r3,0(r3)
   148d4:	18c03fcc 	andi	r3,r3,255
   148d8:	1809883a 	mov	r4,r3
   148dc:	e0fffb04 	addi	r3,fp,-20
   148e0:	1885883a 	add	r2,r3,r2
   148e4:	11000005 	stb	r4,0(r2)
    for (j=0;j<unaligned_end_bytes;j++)
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
    }
    
    for (j=0;j<bytes_to_preserve;j++)
   148e8:	e0bff717 	ldw	r2,-36(fp)
   148ec:	10800044 	addi	r2,r2,1
   148f0:	e0bff715 	stw	r2,-36(fp)
   148f4:	e0fff717 	ldw	r3,-36(fp)
   148f8:	e0bff817 	ldw	r2,-32(fp)
   148fc:	18bfe916 	blt	r3,r2,148a4 <__alt_data_end+0xf00148a4>
    {
      unaligned[unaligned_end_bytes+j] = IORD_8DIRECT(flash->dev.base_addr, 
                                                      offset+length+j);
    }

    ret_code = (*program_word_func)(flash, offset+i, unaligned);      
   14900:	e0fffd17 	ldw	r3,-12(fp)
   14904:	e0bff617 	ldw	r2,-40(fp)
   14908:	1887883a 	add	r3,r3,r2
   1490c:	e13ffb04 	addi	r4,fp,-20
   14910:	e0800217 	ldw	r2,8(fp)
   14914:	200d883a 	mov	r6,r4
   14918:	180b883a 	mov	r5,r3
   1491c:	e13ffc17 	ldw	r4,-16(fp)
   14920:	103ee83a 	callr	r2
   14924:	e0bff515 	stw	r2,-44(fp)
  }

  return ret_code;
   14928:	e0bff517 	ldw	r2,-44(fp)
}
   1492c:	e037883a 	mov	sp,fp
   14930:	dfc00117 	ldw	ra,4(sp)
   14934:	df000017 	ldw	fp,0(sp)
   14938:	dec00204 	addi	sp,sp,8
   1493c:	f800283a 	ret

00014940 <alt_read_query_entry_8bit>:

/*
 *  Read an 8 bit value from the CFI query table in flash
 */
alt_u8 alt_read_query_entry_8bit( alt_flash_cfi_dev* flash, int address)
{
   14940:	defffd04 	addi	sp,sp,-12
   14944:	df000215 	stw	fp,8(sp)
   14948:	df000204 	addi	fp,sp,8
   1494c:	e13ffe15 	stw	r4,-8(fp)
   14950:	e17fff15 	stw	r5,-4(fp)
  return IORD_8DIRECT((alt_u8*)flash->dev.base_addr, address);
   14954:	e0bffe17 	ldw	r2,-8(fp)
   14958:	10c00a17 	ldw	r3,40(r2)
   1495c:	e0bfff17 	ldw	r2,-4(fp)
   14960:	1885883a 	add	r2,r3,r2
   14964:	10800023 	ldbuio	r2,0(r2)
   14968:	10803fcc 	andi	r2,r2,255
}
   1496c:	e037883a 	mov	sp,fp
   14970:	df000017 	ldw	fp,0(sp)
   14974:	dec00104 	addi	sp,sp,4
   14978:	f800283a 	ret

0001497c <alt_read_query_entry_16bit>:

alt_u8 alt_read_query_entry_16bit( alt_flash_cfi_dev* flash, int address)
{
   1497c:	defffd04 	addi	sp,sp,-12
   14980:	df000215 	stw	fp,8(sp)
   14984:	df000204 	addi	fp,sp,8
   14988:	e13ffe15 	stw	r4,-8(fp)
   1498c:	e17fff15 	stw	r5,-4(fp)
  return (IORD_16DIRECT((alt_u8*)flash->dev.base_addr, address*2) & 0xff);
   14990:	e0bffe17 	ldw	r2,-8(fp)
   14994:	10c00a17 	ldw	r3,40(r2)
   14998:	e0bfff17 	ldw	r2,-4(fp)
   1499c:	1085883a 	add	r2,r2,r2
   149a0:	1885883a 	add	r2,r3,r2
   149a4:	1080002b 	ldhuio	r2,0(r2)
   149a8:	10bfffcc 	andi	r2,r2,65535
}
   149ac:	e037883a 	mov	sp,fp
   149b0:	df000017 	ldw	fp,0(sp)
   149b4:	dec00104 	addi	sp,sp,4
   149b8:	f800283a 	ret

000149bc <alt_read_query_entry_32bit>:

alt_u8 alt_read_query_entry_32bit( alt_flash_cfi_dev* flash, int address)
{
   149bc:	defffd04 	addi	sp,sp,-12
   149c0:	df000215 	stw	fp,8(sp)
   149c4:	df000204 	addi	fp,sp,8
   149c8:	e13ffe15 	stw	r4,-8(fp)
   149cc:	e17fff15 	stw	r5,-4(fp)
  return (IORD_32DIRECT((alt_u8*)flash->dev.base_addr, address*4) & 0xff);
   149d0:	e0bffe17 	ldw	r2,-8(fp)
   149d4:	10c00a17 	ldw	r3,40(r2)
   149d8:	e0bfff17 	ldw	r2,-4(fp)
   149dc:	1085883a 	add	r2,r2,r2
   149e0:	1085883a 	add	r2,r2,r2
   149e4:	1885883a 	add	r2,r3,r2
   149e8:	10800037 	ldwio	r2,0(r2)
}
   149ec:	e037883a 	mov	sp,fp
   149f0:	df000017 	ldw	fp,0(sp)
   149f4:	dec00104 	addi	sp,sp,4
   149f8:	f800283a 	ret

000149fc <alt_write_flash_command_8bit_device_8bit_mode>:

/*
 * Write an 8 bit command to a flash
 */
void alt_write_flash_command_8bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
   149fc:	defffc04 	addi	sp,sp,-16
   14a00:	df000315 	stw	fp,12(sp)
   14a04:	df000304 	addi	fp,sp,12
   14a08:	e13ffd15 	stw	r4,-12(fp)
   14a0c:	e17ffe15 	stw	r5,-8(fp)
   14a10:	3005883a 	mov	r2,r6
   14a14:	e0bfff05 	stb	r2,-4(fp)
  IOWR_8DIRECT(base_addr, offset, value);
   14a18:	e0bffe17 	ldw	r2,-8(fp)
   14a1c:	e0fffd17 	ldw	r3,-12(fp)
   14a20:	1885883a 	add	r2,r3,r2
   14a24:	e0ffff03 	ldbu	r3,-4(fp)
   14a28:	10c00025 	stbio	r3,0(r2)
  return;
   14a2c:	0001883a 	nop
}
   14a30:	e037883a 	mov	sp,fp
   14a34:	df000017 	ldw	fp,0(sp)
   14a38:	dec00104 	addi	sp,sp,4
   14a3c:	f800283a 	ret

00014a40 <alt_write_flash_command_16bit_device_8bit_mode>:

void alt_write_flash_command_16bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
   14a40:	defffc04 	addi	sp,sp,-16
   14a44:	df000315 	stw	fp,12(sp)
   14a48:	df000304 	addi	fp,sp,12
   14a4c:	e13ffd15 	stw	r4,-12(fp)
   14a50:	e17ffe15 	stw	r5,-8(fp)
   14a54:	3005883a 	mov	r2,r6
   14a58:	e0bfff05 	stb	r2,-4(fp)
  if (offset % 2)
   14a5c:	e0bffe17 	ldw	r2,-8(fp)
   14a60:	1080004c 	andi	r2,r2,1
   14a64:	10000826 	beq	r2,zero,14a88 <alt_write_flash_command_16bit_device_8bit_mode+0x48>
  {
    IOWR_8DIRECT(base_addr, offset*2, value);
   14a68:	e0bffe17 	ldw	r2,-8(fp)
   14a6c:	1085883a 	add	r2,r2,r2
   14a70:	1007883a 	mov	r3,r2
   14a74:	e0bffd17 	ldw	r2,-12(fp)
   14a78:	10c5883a 	add	r2,r2,r3
   14a7c:	e0ffff03 	ldbu	r3,-4(fp)
   14a80:	10c00025 	stbio	r3,0(r2)
  }
  else
  {
    IOWR_8DIRECT(base_addr, (offset*2)+1, value);
  }
  return;
   14a84:	00000806 	br	14aa8 <alt_write_flash_command_16bit_device_8bit_mode+0x68>
  {
    IOWR_8DIRECT(base_addr, offset*2, value);
  }
  else
  {
    IOWR_8DIRECT(base_addr, (offset*2)+1, value);
   14a88:	e0bffe17 	ldw	r2,-8(fp)
   14a8c:	1085883a 	add	r2,r2,r2
   14a90:	10800044 	addi	r2,r2,1
   14a94:	e0fffd17 	ldw	r3,-12(fp)
   14a98:	1885883a 	add	r2,r3,r2
   14a9c:	e0ffff03 	ldbu	r3,-4(fp)
   14aa0:	10c00025 	stbio	r3,0(r2)
  }
  return;
   14aa4:	0001883a 	nop
}
   14aa8:	e037883a 	mov	sp,fp
   14aac:	df000017 	ldw	fp,0(sp)
   14ab0:	dec00104 	addi	sp,sp,4
   14ab4:	f800283a 	ret

00014ab8 <alt_write_flash_command_32bit_device_8bit_mode>:

void alt_write_flash_command_32bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
   14ab8:	defffc04 	addi	sp,sp,-16
   14abc:	df000315 	stw	fp,12(sp)
   14ac0:	df000304 	addi	fp,sp,12
   14ac4:	e13ffd15 	stw	r4,-12(fp)
   14ac8:	e17ffe15 	stw	r5,-8(fp)
   14acc:	3005883a 	mov	r2,r6
   14ad0:	e0bfff05 	stb	r2,-4(fp)
  IOWR_8DIRECT(base_addr, offset*4, value);
   14ad4:	e0bffe17 	ldw	r2,-8(fp)
   14ad8:	1085883a 	add	r2,r2,r2
   14adc:	1085883a 	add	r2,r2,r2
   14ae0:	1007883a 	mov	r3,r2
   14ae4:	e0bffd17 	ldw	r2,-12(fp)
   14ae8:	10c5883a 	add	r2,r2,r3
   14aec:	e0ffff03 	ldbu	r3,-4(fp)
   14af0:	10c00025 	stbio	r3,0(r2)
  return;
   14af4:	0001883a 	nop
}
   14af8:	e037883a 	mov	sp,fp
   14afc:	df000017 	ldw	fp,0(sp)
   14b00:	dec00104 	addi	sp,sp,4
   14b04:	f800283a 	ret

00014b08 <alt_write_flash_command_16bit_device_16bit_mode>:

void alt_write_flash_command_16bit_device_16bit_mode( void* base_addr, int offset, alt_u8 value)
{
   14b08:	defffc04 	addi	sp,sp,-16
   14b0c:	df000315 	stw	fp,12(sp)
   14b10:	df000304 	addi	fp,sp,12
   14b14:	e13ffd15 	stw	r4,-12(fp)
   14b18:	e17ffe15 	stw	r5,-8(fp)
   14b1c:	3005883a 	mov	r2,r6
   14b20:	e0bfff05 	stb	r2,-4(fp)
  IOWR_16DIRECT(base_addr, offset*2, ((alt_u16)value)& 0x00ff);
   14b24:	e0bffe17 	ldw	r2,-8(fp)
   14b28:	1085883a 	add	r2,r2,r2
   14b2c:	1007883a 	mov	r3,r2
   14b30:	e0bffd17 	ldw	r2,-12(fp)
   14b34:	10c5883a 	add	r2,r2,r3
   14b38:	e0ffff03 	ldbu	r3,-4(fp)
   14b3c:	10c0002d 	sthio	r3,0(r2)
  return;
   14b40:	0001883a 	nop
}
   14b44:	e037883a 	mov	sp,fp
   14b48:	df000017 	ldw	fp,0(sp)
   14b4c:	dec00104 	addi	sp,sp,4
   14b50:	f800283a 	ret

00014b54 <alt_write_flash_command_32bit_device_16bit_mode>:

void alt_write_flash_command_32bit_device_16bit_mode( void* base_addr, int offset, alt_u8 value)
{
   14b54:	defffc04 	addi	sp,sp,-16
   14b58:	df000315 	stw	fp,12(sp)
   14b5c:	df000304 	addi	fp,sp,12
   14b60:	e13ffd15 	stw	r4,-12(fp)
   14b64:	e17ffe15 	stw	r5,-8(fp)
   14b68:	3005883a 	mov	r2,r6
   14b6c:	e0bfff05 	stb	r2,-4(fp)
  IOWR_16DIRECT(base_addr, offset*4, ((alt_u16)value)& 0x00ff);
   14b70:	e0bffe17 	ldw	r2,-8(fp)
   14b74:	1085883a 	add	r2,r2,r2
   14b78:	1085883a 	add	r2,r2,r2
   14b7c:	1007883a 	mov	r3,r2
   14b80:	e0bffd17 	ldw	r2,-12(fp)
   14b84:	10c5883a 	add	r2,r2,r3
   14b88:	e0ffff03 	ldbu	r3,-4(fp)
   14b8c:	10c0002d 	sthio	r3,0(r2)
  return;
   14b90:	0001883a 	nop
}
   14b94:	e037883a 	mov	sp,fp
   14b98:	df000017 	ldw	fp,0(sp)
   14b9c:	dec00104 	addi	sp,sp,4
   14ba0:	f800283a 	ret

00014ba4 <alt_write_flash_command_32bit_device_32bit_mode>:

void alt_write_flash_command_32bit_device_32bit_mode( void* base_addr, int offset, alt_u8 value)
{
   14ba4:	defffc04 	addi	sp,sp,-16
   14ba8:	df000315 	stw	fp,12(sp)
   14bac:	df000304 	addi	fp,sp,12
   14bb0:	e13ffd15 	stw	r4,-12(fp)
   14bb4:	e17ffe15 	stw	r5,-8(fp)
   14bb8:	3005883a 	mov	r2,r6
   14bbc:	e0bfff05 	stb	r2,-4(fp)
  IOWR_32DIRECT(base_addr, offset*4, ((alt_u32)value)& 0x000000ff);
   14bc0:	e0bffe17 	ldw	r2,-8(fp)
   14bc4:	1085883a 	add	r2,r2,r2
   14bc8:	1085883a 	add	r2,r2,r2
   14bcc:	1007883a 	mov	r3,r2
   14bd0:	e0bffd17 	ldw	r2,-12(fp)
   14bd4:	10c5883a 	add	r2,r2,r3
   14bd8:	e0ffff03 	ldbu	r3,-4(fp)
   14bdc:	10c00035 	stwio	r3,0(r2)
  return;
   14be0:	0001883a 	nop
}
   14be4:	e037883a 	mov	sp,fp
   14be8:	df000017 	ldw	fp,0(sp)
   14bec:	dec00104 	addi	sp,sp,4
   14bf0:	f800283a 	ret

00014bf4 <alt_write_native_8bit>:

/*
 * Write the value passed to the flash
 */
void alt_write_native_8bit( void* address, alt_u32 value)
{
   14bf4:	defffd04 	addi	sp,sp,-12
   14bf8:	df000215 	stw	fp,8(sp)
   14bfc:	df000204 	addi	fp,sp,8
   14c00:	e13ffe15 	stw	r4,-8(fp)
   14c04:	e17fff15 	stw	r5,-4(fp)
  IOWR_8DIRECT(address, 0, (alt_u8)(value&0xff));
   14c08:	e0bfff17 	ldw	r2,-4(fp)
   14c0c:	10c03fcc 	andi	r3,r2,255
   14c10:	e0bffe17 	ldw	r2,-8(fp)
   14c14:	10c00025 	stbio	r3,0(r2)
  return;
   14c18:	0001883a 	nop
}
   14c1c:	e037883a 	mov	sp,fp
   14c20:	df000017 	ldw	fp,0(sp)
   14c24:	dec00104 	addi	sp,sp,4
   14c28:	f800283a 	ret

00014c2c <alt_write_native_16bit>:

void alt_write_native_16bit( void* address, alt_u32 value)
{
   14c2c:	defffd04 	addi	sp,sp,-12
   14c30:	df000215 	stw	fp,8(sp)
   14c34:	df000204 	addi	fp,sp,8
   14c38:	e13ffe15 	stw	r4,-8(fp)
   14c3c:	e17fff15 	stw	r5,-4(fp)
  IOWR_16DIRECT(address, 0, ((alt_u16)value)& 0xffff);
   14c40:	e0bfff17 	ldw	r2,-4(fp)
   14c44:	10ffffcc 	andi	r3,r2,65535
   14c48:	e0bffe17 	ldw	r2,-8(fp)
   14c4c:	10c0002d 	sthio	r3,0(r2)
  return;
   14c50:	0001883a 	nop
}
   14c54:	e037883a 	mov	sp,fp
   14c58:	df000017 	ldw	fp,0(sp)
   14c5c:	dec00104 	addi	sp,sp,4
   14c60:	f800283a 	ret

00014c64 <alt_write_native_32bit>:

void alt_write_native_32bit( void* address, alt_u32 value)
{
   14c64:	defffd04 	addi	sp,sp,-12
   14c68:	df000215 	stw	fp,8(sp)
   14c6c:	df000204 	addi	fp,sp,8
   14c70:	e13ffe15 	stw	r4,-8(fp)
   14c74:	e17fff15 	stw	r5,-4(fp)
  IOWR_32DIRECT(address, 0, value);
   14c78:	e0ffff17 	ldw	r3,-4(fp)
   14c7c:	e0bffe17 	ldw	r2,-8(fp)
   14c80:	10c00035 	stwio	r3,0(r2)
  return;
   14c84:	0001883a 	nop
}
   14c88:	e037883a 	mov	sp,fp
   14c8c:	df000017 	ldw	fp,0(sp)
   14c90:	dec00104 	addi	sp,sp,4
   14c94:	f800283a 	ret

00014c98 <alt_set_flash_width_func>:
 * 
 * Setup the function pointers for writing a byte to the flash for the width
 * of the device
 */
int alt_set_flash_width_func( alt_flash_cfi_dev* flash)
{ 
   14c98:	defffd04 	addi	sp,sp,-12
   14c9c:	df000215 	stw	fp,8(sp)
   14ca0:	df000204 	addi	fp,sp,8
   14ca4:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
   14ca8:	e03ffe15 	stw	zero,-8(fp)
  
  switch(flash->mode_width)
   14cac:	e0bfff17 	ldw	r2,-4(fp)
   14cb0:	10802f17 	ldw	r2,188(r2)
   14cb4:	10c000a0 	cmpeqi	r3,r2,2
   14cb8:	1800231e 	bne	r3,zero,14d48 <alt_set_flash_width_func+0xb0>
   14cbc:	10c00120 	cmpeqi	r3,r2,4
   14cc0:	1800371e 	bne	r3,zero,14da0 <alt_set_flash_width_func+0x108>
   14cc4:	10800060 	cmpeqi	r2,r2,1
   14cc8:	10003e26 	beq	r2,zero,14dc4 <alt_set_flash_width_func+0x12c>
  {
    case 1:
    {
      flash->write_native = alt_write_native_8bit;
   14ccc:	e0ffff17 	ldw	r3,-4(fp)
   14cd0:	00800074 	movhi	r2,1
   14cd4:	1092fd04 	addi	r2,r2,19444
   14cd8:	18803615 	stw	r2,216(r3)

      if (flash->device_width == 1)
   14cdc:	e0bfff17 	ldw	r2,-4(fp)
   14ce0:	10803017 	ldw	r2,192(r2)
   14ce4:	10800058 	cmpnei	r2,r2,1
   14ce8:	1000051e 	bne	r2,zero,14d00 <alt_set_flash_width_func+0x68>
      {
        flash->write_command = alt_write_flash_command_8bit_device_8bit_mode;
   14cec:	e0ffff17 	ldw	r3,-4(fp)
   14cf0:	00800074 	movhi	r2,1
   14cf4:	10927f04 	addi	r2,r2,18940
   14cf8:	18803415 	stw	r2,208(r3)
      }
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
      }
      break;
   14cfc:	00003406 	br	14dd0 <alt_set_flash_width_func+0x138>

      if (flash->device_width == 1)
      {
        flash->write_command = alt_write_flash_command_8bit_device_8bit_mode;
      }
      else if (flash->device_width == 2)
   14d00:	e0bfff17 	ldw	r2,-4(fp)
   14d04:	10803017 	ldw	r2,192(r2)
   14d08:	10800098 	cmpnei	r2,r2,2
   14d0c:	1000051e 	bne	r2,zero,14d24 <alt_set_flash_width_func+0x8c>
      {
        flash->write_command = alt_write_flash_command_16bit_device_8bit_mode;
   14d10:	e0ffff17 	ldw	r3,-4(fp)
   14d14:	00800074 	movhi	r2,1
   14d18:	10929004 	addi	r2,r2,19008
   14d1c:	18803415 	stw	r2,208(r3)
      }
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
      }
      break;
   14d20:	00002b06 	br	14dd0 <alt_set_flash_width_func+0x138>
      }
      else if (flash->device_width == 2)
      {
        flash->write_command = alt_write_flash_command_16bit_device_8bit_mode;
      }
      else if (flash->device_width == 4)
   14d24:	e0bfff17 	ldw	r2,-4(fp)
   14d28:	10803017 	ldw	r2,192(r2)
   14d2c:	10800118 	cmpnei	r2,r2,4
   14d30:	1000271e 	bne	r2,zero,14dd0 <alt_set_flash_width_func+0x138>
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
   14d34:	e0ffff17 	ldw	r3,-4(fp)
   14d38:	00800074 	movhi	r2,1
   14d3c:	1092ae04 	addi	r2,r2,19128
   14d40:	18803415 	stw	r2,208(r3)
      }
      break;
   14d44:	00002206 	br	14dd0 <alt_set_flash_width_func+0x138>
    }
    case 2:
    {
      flash->write_native = alt_write_native_16bit;
   14d48:	e0ffff17 	ldw	r3,-4(fp)
   14d4c:	00800074 	movhi	r2,1
   14d50:	10930b04 	addi	r2,r2,19500
   14d54:	18803615 	stw	r2,216(r3)

      if (flash->device_width == 2)
   14d58:	e0bfff17 	ldw	r2,-4(fp)
   14d5c:	10803017 	ldw	r2,192(r2)
   14d60:	10800098 	cmpnei	r2,r2,2
   14d64:	1000051e 	bne	r2,zero,14d7c <alt_set_flash_width_func+0xe4>
      {
        flash->write_command = alt_write_flash_command_16bit_device_16bit_mode;
   14d68:	e0ffff17 	ldw	r3,-4(fp)
   14d6c:	00800074 	movhi	r2,1
   14d70:	1092c204 	addi	r2,r2,19208
   14d74:	18803415 	stw	r2,208(r3)
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_16bit_mode;
      }

      break;
   14d78:	00001706 	br	14dd8 <alt_set_flash_width_func+0x140>

      if (flash->device_width == 2)
      {
        flash->write_command = alt_write_flash_command_16bit_device_16bit_mode;
      }
      else if (flash->device_width == 4)
   14d7c:	e0bfff17 	ldw	r2,-4(fp)
   14d80:	10803017 	ldw	r2,192(r2)
   14d84:	10800118 	cmpnei	r2,r2,4
   14d88:	1000131e 	bne	r2,zero,14dd8 <alt_set_flash_width_func+0x140>
      {
        flash->write_command = alt_write_flash_command_32bit_device_16bit_mode;
   14d8c:	e0ffff17 	ldw	r3,-4(fp)
   14d90:	00800074 	movhi	r2,1
   14d94:	1092d504 	addi	r2,r2,19284
   14d98:	18803415 	stw	r2,208(r3)
      }

      break;
   14d9c:	00000e06 	br	14dd8 <alt_set_flash_width_func+0x140>
    }
    case 4:
    {
      flash->write_native = alt_write_native_32bit;
   14da0:	e0ffff17 	ldw	r3,-4(fp)
   14da4:	00800074 	movhi	r2,1
   14da8:	10931904 	addi	r2,r2,19556
   14dac:	18803615 	stw	r2,216(r3)
      flash->write_command = alt_write_flash_command_32bit_device_32bit_mode;
   14db0:	e0ffff17 	ldw	r3,-4(fp)
   14db4:	00800074 	movhi	r2,1
   14db8:	1092e904 	addi	r2,r2,19364
   14dbc:	18803415 	stw	r2,208(r3)
      break;
   14dc0:	00000606 	br	14ddc <alt_set_flash_width_func+0x144>
    }
    default:
    {
      ret_code = -EACCES;
   14dc4:	00bffcc4 	movi	r2,-13
   14dc8:	e0bffe15 	stw	r2,-8(fp)
   14dcc:	00000306 	br	14ddc <alt_set_flash_width_func+0x144>
      }
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
      }
      break;
   14dd0:	0001883a 	nop
   14dd4:	00000106 	br	14ddc <alt_set_flash_width_func+0x144>
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_16bit_mode;
      }

      break;
   14dd8:	0001883a 	nop
    {
      ret_code = -EACCES;
    }
  }

  if (!ret_code)
   14ddc:	e0bffe17 	ldw	r2,-8(fp)
   14de0:	1000191e 	bne	r2,zero,14e48 <alt_set_flash_width_func+0x1b0>
  {
    switch(flash->device_width)
   14de4:	e0bfff17 	ldw	r2,-4(fp)
   14de8:	10803017 	ldw	r2,192(r2)
   14dec:	10c000a0 	cmpeqi	r3,r2,2
   14df0:	1800091e 	bne	r3,zero,14e18 <alt_set_flash_width_func+0x180>
   14df4:	10c00120 	cmpeqi	r3,r2,4
   14df8:	18000c1e 	bne	r3,zero,14e2c <alt_set_flash_width_func+0x194>
   14dfc:	10800060 	cmpeqi	r2,r2,1
   14e00:	10000f26 	beq	r2,zero,14e40 <alt_set_flash_width_func+0x1a8>
    {
      case 1:
      {
        flash->read_query = alt_read_query_entry_8bit;
   14e04:	e0ffff17 	ldw	r3,-4(fp)
   14e08:	00800074 	movhi	r2,1
   14e0c:	10925004 	addi	r2,r2,18752
   14e10:	18803515 	stw	r2,212(r3)
        break;
   14e14:	00000c06 	br	14e48 <alt_set_flash_width_func+0x1b0>
      }
      case 2:
      {
        flash->read_query = alt_read_query_entry_16bit;
   14e18:	e0ffff17 	ldw	r3,-4(fp)
   14e1c:	00800074 	movhi	r2,1
   14e20:	10925f04 	addi	r2,r2,18812
   14e24:	18803515 	stw	r2,212(r3)
        break;
   14e28:	00000706 	br	14e48 <alt_set_flash_width_func+0x1b0>
      }
      case 4:
      {
        flash->read_query = alt_read_query_entry_32bit;
   14e2c:	e0ffff17 	ldw	r3,-4(fp)
   14e30:	00800074 	movhi	r2,1
   14e34:	10926f04 	addi	r2,r2,18876
   14e38:	18803515 	stw	r2,212(r3)
        break;
   14e3c:	00000206 	br	14e48 <alt_set_flash_width_func+0x1b0>
      }
      default:
      {
        ret_code = -EACCES;
   14e40:	00bffcc4 	movi	r2,-13
   14e44:	e0bffe15 	stw	r2,-8(fp)
      }
    }
  }

  return ret_code;
   14e48:	e0bffe17 	ldw	r2,-8(fp)
}
   14e4c:	e037883a 	mov	sp,fp
   14e50:	df000017 	ldw	fp,0(sp)
   14e54:	dec00104 	addi	sp,sp,4
   14e58:	f800283a 	ret

00014e5c <alt_set_flash_algorithm_func>:
 * 
 * Setup the function pointers to the functions for this algorithm
 * 
 */
int alt_set_flash_algorithm_func( alt_flash_cfi_dev* flash)
{
   14e5c:	defffd04 	addi	sp,sp,-12
   14e60:	df000215 	stw	fp,8(sp)
   14e64:	df000204 	addi	fp,sp,8
   14e68:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
   14e6c:	e03ffe15 	stw	zero,-8(fp)
 
  switch(flash->algorithm)
   14e70:	e0bfff17 	ldw	r2,-4(fp)
   14e74:	10802e17 	ldw	r2,184(r2)
   14e78:	10c000a0 	cmpeqi	r3,r2,2
   14e7c:	1800051e 	bne	r3,zero,14e94 <alt_set_flash_algorithm_func+0x38>
   14e80:	10c000e0 	cmpeqi	r3,r2,3
   14e84:	18000c1e 	bne	r3,zero,14eb8 <alt_set_flash_algorithm_func+0x5c>
   14e88:	10800060 	cmpeqi	r2,r2,1
   14e8c:	10000a1e 	bne	r2,zero,14eb8 <alt_set_flash_algorithm_func+0x5c>
   14e90:	00001206 	br	14edc <alt_set_flash_algorithm_func+0x80>
  {
    case CFI_ALG_AMD:
    {
      flash->dev.erase_block = alt_erase_block_amd;
   14e94:	e0ffff17 	ldw	r3,-4(fp)
   14e98:	008000b4 	movhi	r2,2
   14e9c:	10a69d04 	addi	r2,r2,-25996
   14ea0:	18800815 	stw	r2,32(r3)
      flash->dev.write_block = alt_program_amd;
   14ea4:	e0ffff17 	ldw	r3,-4(fp)
   14ea8:	008000b4 	movhi	r2,2
   14eac:	10a68304 	addi	r2,r2,-26100
   14eb0:	18800915 	stw	r2,36(r3)
      break;
   14eb4:	00000b06 	br	14ee4 <alt_set_flash_algorithm_func+0x88>
    }
    case CFI_ALG_INTEL:
    case CFI_ALG_INTEL_STRATA:
    {
      flash->dev.erase_block = alt_erase_block_intel;
   14eb8:	e0ffff17 	ldw	r3,-4(fp)
   14ebc:	008000b4 	movhi	r2,2
   14ec0:	10a7bb04 	addi	r2,r2,-24852
   14ec4:	18800815 	stw	r2,32(r3)
      flash->dev.write_block = alt_program_intel;
   14ec8:	e0ffff17 	ldw	r3,-4(fp)
   14ecc:	008000b4 	movhi	r2,2
   14ed0:	10a79b04 	addi	r2,r2,-24980
   14ed4:	18800915 	stw	r2,36(r3)
      break;
   14ed8:	00000206 	br	14ee4 <alt_set_flash_algorithm_func+0x88>
    }
    default:
    {
      ret_code = -EIO;
   14edc:	00bffec4 	movi	r2,-5
   14ee0:	e0bffe15 	stw	r2,-8(fp)
    }
  } 
  return ret_code;  
   14ee4:	e0bffe17 	ldw	r2,-8(fp)
}
   14ee8:	e037883a 	mov	sp,fp
   14eec:	df000017 	ldw	fp,0(sp)
   14ef0:	dec00104 	addi	sp,sp,4
   14ef4:	f800283a 	ret

00014ef8 <alt_read_16bit_query_entry>:
 * read_16bit_query_entry
 * 
 * Read a 16 bit entry from the CFI Query table
 */
static alt_u16 alt_read_16bit_query_entry(alt_flash_cfi_dev* flash, int address)
{
   14ef8:	defffb04 	addi	sp,sp,-20
   14efc:	dfc00415 	stw	ra,16(sp)
   14f00:	df000315 	stw	fp,12(sp)
   14f04:	df000304 	addi	fp,sp,12
   14f08:	e13ffe15 	stw	r4,-8(fp)
   14f0c:	e17fff15 	stw	r5,-4(fp)
  alt_u16 ret_code;

  ret_code = (*flash->read_query)( flash, address);
   14f10:	e0bffe17 	ldw	r2,-8(fp)
   14f14:	10803517 	ldw	r2,212(r2)
   14f18:	e17fff17 	ldw	r5,-4(fp)
   14f1c:	e13ffe17 	ldw	r4,-8(fp)
   14f20:	103ee83a 	callr	r2
   14f24:	10803fcc 	andi	r2,r2,255
   14f28:	e0bffd0d 	sth	r2,-12(fp)
  ret_code |= (((int)(*flash->read_query)(flash, address+1)) << 8);                   
   14f2c:	e0bffe17 	ldw	r2,-8(fp)
   14f30:	10803517 	ldw	r2,212(r2)
   14f34:	e0ffff17 	ldw	r3,-4(fp)
   14f38:	18c00044 	addi	r3,r3,1
   14f3c:	180b883a 	mov	r5,r3
   14f40:	e13ffe17 	ldw	r4,-8(fp)
   14f44:	103ee83a 	callr	r2
   14f48:	10803fcc 	andi	r2,r2,255
   14f4c:	1004923a 	slli	r2,r2,8
   14f50:	1007883a 	mov	r3,r2
   14f54:	e0bffd0b 	ldhu	r2,-12(fp)
   14f58:	1884b03a 	or	r2,r3,r2
   14f5c:	e0bffd0d 	sth	r2,-12(fp)

  return ret_code;
   14f60:	e0bffd0b 	ldhu	r2,-12(fp)
}
   14f64:	e037883a 	mov	sp,fp
   14f68:	dfc00117 	ldw	ra,4(sp)
   14f6c:	df000017 	ldw	fp,0(sp)
   14f70:	dec00204 	addi	sp,sp,8
   14f74:	f800283a 	ret

00014f78 <alt_read_cfi_table>:
 * read_cfi_table
 * 
 * Read the CFI Table
 */
int alt_read_cfi_table(alt_flash_cfi_dev* flash)
{
   14f78:	defff304 	addi	sp,sp,-52
   14f7c:	dfc00c15 	stw	ra,48(sp)
   14f80:	df000b15 	stw	fp,44(sp)
   14f84:	df000b04 	addi	fp,sp,44
   14f88:	e13fff15 	stw	r4,-4(fp)
  int   i,j;
  int   device_size;
  int   ret_code = 0;
   14f8c:	e03ff715 	stw	zero,-36(fp)
  int   size = 0;
   14f90:	e03ff815 	stw	zero,-32(fp)
  int   swap;
  int   typical_timeout;
  int   max_timeout;
  int   offset = 0;
   14f94:	e03ff915 	stw	zero,-28(fp)
   
  /*
  * Check that the Primary Vendor Specific table
  * starts with the letters PRI                                                         
  */
  ret_code = alt_check_primary_table(flash);
   14f98:	e13fff17 	ldw	r4,-4(fp)
   14f9c:	0015cb00 	call	15cb0 <alt_check_primary_table>
   14fa0:	e0bff715 	stw	r2,-36(fp)

  if (!ret_code)
   14fa4:	e0bff717 	ldw	r2,-36(fp)
   14fa8:	10015f1e 	bne	r2,zero,15528 <alt_read_cfi_table+0x5b0>
  {
    flash->algorithm = (*flash->read_query)(flash, 0x13);
   14fac:	e0bfff17 	ldw	r2,-4(fp)
   14fb0:	10803517 	ldw	r2,212(r2)
   14fb4:	014004c4 	movi	r5,19
   14fb8:	e13fff17 	ldw	r4,-4(fp)
   14fbc:	103ee83a 	callr	r2
   14fc0:	10c03fcc 	andi	r3,r2,255
   14fc4:	e0bfff17 	ldw	r2,-4(fp)
   14fc8:	10c02e15 	stw	r3,184(r2)
  
    /* 
     * Let's read the write timeout values from the flash 
     * 
     */
    typical_timeout = (*flash->read_query)( flash, 0x1f);
   14fcc:	e0bfff17 	ldw	r2,-4(fp)
   14fd0:	10803517 	ldw	r2,212(r2)
   14fd4:	014007c4 	movi	r5,31
   14fd8:	e13fff17 	ldw	r4,-4(fp)
   14fdc:	103ee83a 	callr	r2
   14fe0:	10803fcc 	andi	r2,r2,255
   14fe4:	e0bffa15 	stw	r2,-24(fp)
    max_timeout = (*flash->read_query)( flash, 0x23);
   14fe8:	e0bfff17 	ldw	r2,-4(fp)
   14fec:	10803517 	ldw	r2,212(r2)
   14ff0:	014008c4 	movi	r5,35
   14ff4:	e13fff17 	ldw	r4,-4(fp)
   14ff8:	103ee83a 	callr	r2
   14ffc:	10803fcc 	andi	r2,r2,255
   15000:	e0bffb15 	stw	r2,-20(fp)
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
   15004:	e0bffa17 	ldw	r2,-24(fp)
   15008:	10000226 	beq	r2,zero,15014 <alt_read_cfi_table+0x9c>
   1500c:	e0bffb17 	ldw	r2,-20(fp)
   15010:	1000041e 	bne	r2,zero,15024 <alt_read_cfi_table+0xac>
    {
      flash->write_timeout = 1000; /* 1ms should be more than enough */
   15014:	e0bfff17 	ldw	r2,-4(fp)
   15018:	00c0fa04 	movi	r3,1000
   1501c:	10c03115 	stw	r3,196(r2)
   15020:	00000706 	br	15040 <alt_read_cfi_table+0xc8>
    }
    else
    {
      flash->write_timeout = (1 << typical_timeout) * (1 << max_timeout);
   15024:	00c00044 	movi	r3,1
   15028:	e0bffa17 	ldw	r2,-24(fp)
   1502c:	1886983a 	sll	r3,r3,r2
   15030:	e0bffb17 	ldw	r2,-20(fp)
   15034:	1886983a 	sll	r3,r3,r2
   15038:	e0bfff17 	ldw	r2,-4(fp)
   1503c:	10c03115 	stw	r3,196(r2)
    }
   
    /* Let's read the block erase timeout values from the flash */
    typical_timeout = (*flash->read_query)( flash, 0x21);
   15040:	e0bfff17 	ldw	r2,-4(fp)
   15044:	10803517 	ldw	r2,212(r2)
   15048:	01400844 	movi	r5,33
   1504c:	e13fff17 	ldw	r4,-4(fp)
   15050:	103ee83a 	callr	r2
   15054:	10803fcc 	andi	r2,r2,255
   15058:	e0bffa15 	stw	r2,-24(fp)
    max_timeout = (*flash->read_query)( flash, 0x25);
   1505c:	e0bfff17 	ldw	r2,-4(fp)
   15060:	10803517 	ldw	r2,212(r2)
   15064:	01400944 	movi	r5,37
   15068:	e13fff17 	ldw	r4,-4(fp)
   1506c:	103ee83a 	callr	r2
   15070:	10803fcc 	andi	r2,r2,255
   15074:	e0bffb15 	stw	r2,-20(fp)
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
   15078:	e0bffa17 	ldw	r2,-24(fp)
   1507c:	10000226 	beq	r2,zero,15088 <alt_read_cfi_table+0x110>
   15080:	e0bffb17 	ldw	r2,-20(fp)
   15084:	1000051e 	bne	r2,zero,1509c <alt_read_cfi_table+0x124>
    {
      flash->erase_timeout = 20000000; /* 20s should be more than enough */
   15088:	e0ffff17 	ldw	r3,-4(fp)
   1508c:	00804c74 	movhi	r2,305
   15090:	108b4004 	addi	r2,r2,11520
   15094:	18803215 	stw	r2,200(r3)
   15098:	00000806 	br	150bc <alt_read_cfi_table+0x144>
    }
    else
    {
      flash->erase_timeout = (1 << typical_timeout) * (1 << max_timeout) * 1000;
   1509c:	00c00044 	movi	r3,1
   150a0:	e0bffa17 	ldw	r2,-24(fp)
   150a4:	1886983a 	sll	r3,r3,r2
   150a8:	e0bffb17 	ldw	r2,-20(fp)
   150ac:	1884983a 	sll	r2,r3,r2
   150b0:	10c0fa24 	muli	r3,r2,1000
   150b4:	e0bfff17 	ldw	r2,-4(fp)
   150b8:	10c03215 	stw	r3,200(r2)
    }
   
    device_size = 0x1 << (*flash->read_query)( flash, 0x27);
   150bc:	e0bfff17 	ldw	r2,-4(fp)
   150c0:	10803517 	ldw	r2,212(r2)
   150c4:	014009c4 	movi	r5,39
   150c8:	e13fff17 	ldw	r4,-4(fp)
   150cc:	103ee83a 	callr	r2
   150d0:	10803fcc 	andi	r2,r2,255
   150d4:	00c00044 	movi	r3,1
   150d8:	1884983a 	sll	r2,r3,r2
   150dc:	e0bffc15 	stw	r2,-16(fp)
  
    flash->dev.number_of_regions = (*flash->read_query)(flash, 0x2c);
   150e0:	e0bfff17 	ldw	r2,-4(fp)
   150e4:	10803517 	ldw	r2,212(r2)
   150e8:	01400b04 	movi	r5,44
   150ec:	e13fff17 	ldw	r4,-4(fp)
   150f0:	103ee83a 	callr	r2
   150f4:	10c03fcc 	andi	r3,r2,255
   150f8:	e0bfff17 	ldw	r2,-4(fp)
   150fc:	10c00c15 	stw	r3,48(r2)
    
    if (flash->dev.number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
   15100:	e0bfff17 	ldw	r2,-4(fp)
   15104:	10800c17 	ldw	r2,48(r2)
   15108:	10800250 	cmplti	r2,r2,9
   1510c:	1000031e 	bne	r2,zero,1511c <alt_read_cfi_table+0x1a4>
    {
      ret_code = -ENOMEM;
   15110:	00bffd04 	movi	r2,-12
   15114:	e0bff715 	stw	r2,-36(fp)
   15118:	00006006 	br	1529c <alt_read_cfi_table+0x324>
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
   1511c:	e03ff515 	stw	zero,-44(fp)
   15120:	00005506 	br	15278 <alt_read_cfi_table+0x300>
      {
        flash->dev.region_info[i].number_of_blocks =  alt_read_16bit_query_entry( 
                                                            flash,
                                                            (0x2D+i*4));
   15124:	e0bff517 	ldw	r2,-44(fp)
   15128:	1085883a 	add	r2,r2,r2
   1512c:	1085883a 	add	r2,r2,r2
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
      {
        flash->dev.region_info[i].number_of_blocks =  alt_read_16bit_query_entry( 
   15130:	10800b44 	addi	r2,r2,45
   15134:	100b883a 	mov	r5,r2
   15138:	e13fff17 	ldw	r4,-4(fp)
   1513c:	0014ef80 	call	14ef8 <alt_read_16bit_query_entry>
   15140:	10ffffcc 	andi	r3,r2,65535
   15144:	e13fff17 	ldw	r4,-4(fp)
   15148:	e0bff517 	ldw	r2,-44(fp)
   1514c:	1004913a 	slli	r2,r2,4
   15150:	2085883a 	add	r2,r4,r2
   15154:	10800f04 	addi	r2,r2,60
   15158:	10c00015 	stw	r3,0(r2)
                                                            flash,
                                                            (0x2D+i*4));
        flash->dev.region_info[i].number_of_blocks += 1; 
   1515c:	e0ffff17 	ldw	r3,-4(fp)
   15160:	e0bff517 	ldw	r2,-44(fp)
   15164:	1004913a 	slli	r2,r2,4
   15168:	1885883a 	add	r2,r3,r2
   1516c:	10800f04 	addi	r2,r2,60
   15170:	10800017 	ldw	r2,0(r2)
   15174:	10c00044 	addi	r3,r2,1
   15178:	e13fff17 	ldw	r4,-4(fp)
   1517c:	e0bff517 	ldw	r2,-44(fp)
   15180:	1004913a 	slli	r2,r2,4
   15184:	2085883a 	add	r2,r4,r2
   15188:	10800f04 	addi	r2,r2,60
   1518c:	10c00015 	stw	r3,0(r2)
        flash->dev.region_info[i].block_size =  alt_read_16bit_query_entry( flash, 
                                                              (0x2F+i*4));
   15190:	e0bff517 	ldw	r2,-44(fp)
   15194:	1085883a 	add	r2,r2,r2
   15198:	1085883a 	add	r2,r2,r2
      {
        flash->dev.region_info[i].number_of_blocks =  alt_read_16bit_query_entry( 
                                                            flash,
                                                            (0x2D+i*4));
        flash->dev.region_info[i].number_of_blocks += 1; 
        flash->dev.region_info[i].block_size =  alt_read_16bit_query_entry( flash, 
   1519c:	10800bc4 	addi	r2,r2,47
   151a0:	100b883a 	mov	r5,r2
   151a4:	e13fff17 	ldw	r4,-4(fp)
   151a8:	0014ef80 	call	14ef8 <alt_read_16bit_query_entry>
   151ac:	10ffffcc 	andi	r3,r2,65535
   151b0:	e13fff17 	ldw	r4,-4(fp)
   151b4:	e0bff517 	ldw	r2,-44(fp)
   151b8:	10800104 	addi	r2,r2,4
   151bc:	1004913a 	slli	r2,r2,4
   151c0:	2085883a 	add	r2,r4,r2
   151c4:	10c00015 	stw	r3,0(r2)
                                                              (0x2F+i*4));
        flash->dev.region_info[i].block_size *= 256;
   151c8:	e0ffff17 	ldw	r3,-4(fp)
   151cc:	e0bff517 	ldw	r2,-44(fp)
   151d0:	10800104 	addi	r2,r2,4
   151d4:	1004913a 	slli	r2,r2,4
   151d8:	1885883a 	add	r2,r3,r2
   151dc:	10800017 	ldw	r2,0(r2)
   151e0:	1006923a 	slli	r3,r2,8
   151e4:	e13fff17 	ldw	r4,-4(fp)
   151e8:	e0bff517 	ldw	r2,-44(fp)
   151ec:	10800104 	addi	r2,r2,4
   151f0:	1004913a 	slli	r2,r2,4
   151f4:	2085883a 	add	r2,r4,r2
   151f8:	10c00015 	stw	r3,0(r2)
        flash->dev.region_info[i].region_size = 
                                    flash->dev.region_info[i].number_of_blocks 
   151fc:	e0ffff17 	ldw	r3,-4(fp)
   15200:	e0bff517 	ldw	r2,-44(fp)
   15204:	1004913a 	slli	r2,r2,4
   15208:	1885883a 	add	r2,r3,r2
   1520c:	10800f04 	addi	r2,r2,60
   15210:	10c00017 	ldw	r3,0(r2)
                                    * flash->dev.region_info[i].block_size;
   15214:	e13fff17 	ldw	r4,-4(fp)
   15218:	e0bff517 	ldw	r2,-44(fp)
   1521c:	10800104 	addi	r2,r2,4
   15220:	1004913a 	slli	r2,r2,4
   15224:	2085883a 	add	r2,r4,r2
   15228:	10800017 	ldw	r2,0(r2)
   1522c:	1887383a 	mul	r3,r3,r2
                                                            (0x2D+i*4));
        flash->dev.region_info[i].number_of_blocks += 1; 
        flash->dev.region_info[i].block_size =  alt_read_16bit_query_entry( flash, 
                                                              (0x2F+i*4));
        flash->dev.region_info[i].block_size *= 256;
        flash->dev.region_info[i].region_size = 
   15230:	e13fff17 	ldw	r4,-4(fp)
   15234:	e0bff517 	ldw	r2,-44(fp)
   15238:	1004913a 	slli	r2,r2,4
   1523c:	2085883a 	add	r2,r4,r2
   15240:	10800e04 	addi	r2,r2,56
   15244:	10c00015 	stw	r3,0(r2)
                                    flash->dev.region_info[i].number_of_blocks 
                                    * flash->dev.region_info[i].block_size;
        size += flash->dev.region_info[i].region_size;
   15248:	e0ffff17 	ldw	r3,-4(fp)
   1524c:	e0bff517 	ldw	r2,-44(fp)
   15250:	1004913a 	slli	r2,r2,4
   15254:	1885883a 	add	r2,r3,r2
   15258:	10800e04 	addi	r2,r2,56
   1525c:	10800017 	ldw	r2,0(r2)
   15260:	e0fff817 	ldw	r3,-32(fp)
   15264:	1885883a 	add	r2,r3,r2
   15268:	e0bff815 	stw	r2,-32(fp)
    {
      ret_code = -ENOMEM;
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
   1526c:	e0bff517 	ldw	r2,-44(fp)
   15270:	10800044 	addi	r2,r2,1
   15274:	e0bff515 	stw	r2,-44(fp)
   15278:	e0bfff17 	ldw	r2,-4(fp)
   1527c:	10800c17 	ldw	r2,48(r2)
   15280:	e0fff517 	ldw	r3,-44(fp)
   15284:	18bfa716 	blt	r3,r2,15124 <__alt_data_end+0xf0015124>
                                    flash->dev.region_info[i].number_of_blocks 
                                    * flash->dev.region_info[i].block_size;
        size += flash->dev.region_info[i].region_size;
      }
       
      if (size != device_size)
   15288:	e0fff817 	ldw	r3,-32(fp)
   1528c:	e0bffc17 	ldw	r2,-16(fp)
   15290:	18800226 	beq	r3,r2,1529c <alt_read_cfi_table+0x324>
      {
        ret_code = -ENODEV;
   15294:	00bffb44 	movi	r2,-19
   15298:	e0bff715 	stw	r2,-36(fp)
      }
    }
    
    boot_mode = (*flash->read_query)( flash, flash->primary_address + 0xf);
   1529c:	e0bfff17 	ldw	r2,-4(fp)
   152a0:	10803517 	ldw	r2,212(r2)
   152a4:	e0ffff17 	ldw	r3,-4(fp)
   152a8:	18c03317 	ldw	r3,204(r3)
   152ac:	18c003c4 	addi	r3,r3,15
   152b0:	180b883a 	mov	r5,r3
   152b4:	e13fff17 	ldw	r4,-4(fp)
   152b8:	103ee83a 	callr	r2
   152bc:	e0bffd05 	stb	r2,-12(fp)
     * Intel Flash parts describe the sections in the order they appear
     * for AMD they just put all the small ones first then the bigger ones
     * So if it's a top boot part we have to reverse the order of the sectors
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
   152c0:	e0bfff17 	ldw	r2,-4(fp)
   152c4:	10802e17 	ldw	r2,184(r2)
   152c8:	10800098 	cmpnei	r2,r2,2
   152cc:	1000601e 	bne	r2,zero,15450 <alt_read_cfi_table+0x4d8>
   152d0:	e0bffd03 	ldbu	r2,-12(fp)
   152d4:	108000d8 	cmpnei	r2,r2,3
   152d8:	10005d1e 	bne	r2,zero,15450 <alt_read_cfi_table+0x4d8>
    {
      for(i=flash->dev.number_of_regions-1, j=0;
   152dc:	e0bfff17 	ldw	r2,-4(fp)
   152e0:	10800c17 	ldw	r2,48(r2)
   152e4:	10bfffc4 	addi	r2,r2,-1
   152e8:	e0bff515 	stw	r2,-44(fp)
   152ec:	e03ff615 	stw	zero,-40(fp)
   152f0:	00005406 	br	15444 <alt_read_cfi_table+0x4cc>
          j<=i;i--,j++)
      {
        swap = flash->dev.region_info[i].region_size;
   152f4:	e0ffff17 	ldw	r3,-4(fp)
   152f8:	e0bff517 	ldw	r2,-44(fp)
   152fc:	1004913a 	slli	r2,r2,4
   15300:	1885883a 	add	r2,r3,r2
   15304:	10800e04 	addi	r2,r2,56
   15308:	10800017 	ldw	r2,0(r2)
   1530c:	e0bffe15 	stw	r2,-8(fp)
        flash->dev.region_info[i].region_size =  
                                flash->dev.region_info[j].region_size;
   15310:	e0ffff17 	ldw	r3,-4(fp)
   15314:	e0bff617 	ldw	r2,-40(fp)
   15318:	1004913a 	slli	r2,r2,4
   1531c:	1885883a 	add	r2,r3,r2
   15320:	10800e04 	addi	r2,r2,56
   15324:	10c00017 	ldw	r3,0(r2)
    {
      for(i=flash->dev.number_of_regions-1, j=0;
          j<=i;i--,j++)
      {
        swap = flash->dev.region_info[i].region_size;
        flash->dev.region_info[i].region_size =  
   15328:	e13fff17 	ldw	r4,-4(fp)
   1532c:	e0bff517 	ldw	r2,-44(fp)
   15330:	1004913a 	slli	r2,r2,4
   15334:	2085883a 	add	r2,r4,r2
   15338:	10800e04 	addi	r2,r2,56
   1533c:	10c00015 	stw	r3,0(r2)
                                flash->dev.region_info[j].region_size;
        flash->dev.region_info[j].region_size = swap;
   15340:	e0ffff17 	ldw	r3,-4(fp)
   15344:	e0bff617 	ldw	r2,-40(fp)
   15348:	1004913a 	slli	r2,r2,4
   1534c:	1885883a 	add	r2,r3,r2
   15350:	10800e04 	addi	r2,r2,56
   15354:	e0fffe17 	ldw	r3,-8(fp)
   15358:	10c00015 	stw	r3,0(r2)

        swap = flash->dev.region_info[i].block_size;
   1535c:	e0ffff17 	ldw	r3,-4(fp)
   15360:	e0bff517 	ldw	r2,-44(fp)
   15364:	10800104 	addi	r2,r2,4
   15368:	1004913a 	slli	r2,r2,4
   1536c:	1885883a 	add	r2,r3,r2
   15370:	10800017 	ldw	r2,0(r2)
   15374:	e0bffe15 	stw	r2,-8(fp)
        flash->dev.region_info[i].block_size =  
                                flash->dev.region_info[j].block_size;
   15378:	e0ffff17 	ldw	r3,-4(fp)
   1537c:	e0bff617 	ldw	r2,-40(fp)
   15380:	10800104 	addi	r2,r2,4
   15384:	1004913a 	slli	r2,r2,4
   15388:	1885883a 	add	r2,r3,r2
   1538c:	10c00017 	ldw	r3,0(r2)
        flash->dev.region_info[i].region_size =  
                                flash->dev.region_info[j].region_size;
        flash->dev.region_info[j].region_size = swap;

        swap = flash->dev.region_info[i].block_size;
        flash->dev.region_info[i].block_size =  
   15390:	e13fff17 	ldw	r4,-4(fp)
   15394:	e0bff517 	ldw	r2,-44(fp)
   15398:	10800104 	addi	r2,r2,4
   1539c:	1004913a 	slli	r2,r2,4
   153a0:	2085883a 	add	r2,r4,r2
   153a4:	10c00015 	stw	r3,0(r2)
                                flash->dev.region_info[j].block_size;
        flash->dev.region_info[j].block_size = swap;
   153a8:	e0ffff17 	ldw	r3,-4(fp)
   153ac:	e0bff617 	ldw	r2,-40(fp)
   153b0:	10800104 	addi	r2,r2,4
   153b4:	1004913a 	slli	r2,r2,4
   153b8:	1885883a 	add	r2,r3,r2
   153bc:	e0fffe17 	ldw	r3,-8(fp)
   153c0:	10c00015 	stw	r3,0(r2)
 
        swap = flash->dev.region_info[i].number_of_blocks;
   153c4:	e0ffff17 	ldw	r3,-4(fp)
   153c8:	e0bff517 	ldw	r2,-44(fp)
   153cc:	1004913a 	slli	r2,r2,4
   153d0:	1885883a 	add	r2,r3,r2
   153d4:	10800f04 	addi	r2,r2,60
   153d8:	10800017 	ldw	r2,0(r2)
   153dc:	e0bffe15 	stw	r2,-8(fp)
        flash->dev.region_info[i].number_of_blocks =  
                                flash->dev.region_info[j].number_of_blocks;
   153e0:	e0ffff17 	ldw	r3,-4(fp)
   153e4:	e0bff617 	ldw	r2,-40(fp)
   153e8:	1004913a 	slli	r2,r2,4
   153ec:	1885883a 	add	r2,r3,r2
   153f0:	10800f04 	addi	r2,r2,60
   153f4:	10c00017 	ldw	r3,0(r2)
        flash->dev.region_info[i].block_size =  
                                flash->dev.region_info[j].block_size;
        flash->dev.region_info[j].block_size = swap;
 
        swap = flash->dev.region_info[i].number_of_blocks;
        flash->dev.region_info[i].number_of_blocks =  
   153f8:	e13fff17 	ldw	r4,-4(fp)
   153fc:	e0bff517 	ldw	r2,-44(fp)
   15400:	1004913a 	slli	r2,r2,4
   15404:	2085883a 	add	r2,r4,r2
   15408:	10800f04 	addi	r2,r2,60
   1540c:	10c00015 	stw	r3,0(r2)
                                flash->dev.region_info[j].number_of_blocks;
        flash->dev.region_info[j].number_of_blocks = swap;
   15410:	e0ffff17 	ldw	r3,-4(fp)
   15414:	e0bff617 	ldw	r2,-40(fp)
   15418:	1004913a 	slli	r2,r2,4
   1541c:	1885883a 	add	r2,r3,r2
   15420:	10800f04 	addi	r2,r2,60
   15424:	e0fffe17 	ldw	r3,-8(fp)
   15428:	10c00015 	stw	r3,0(r2)
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
    {
      for(i=flash->dev.number_of_regions-1, j=0;
          j<=i;i--,j++)
   1542c:	e0bff517 	ldw	r2,-44(fp)
   15430:	10bfffc4 	addi	r2,r2,-1
   15434:	e0bff515 	stw	r2,-44(fp)
   15438:	e0bff617 	ldw	r2,-40(fp)
   1543c:	10800044 	addi	r2,r2,1
   15440:	e0bff615 	stw	r2,-40(fp)
     * So if it's a top boot part we have to reverse the order of the sectors
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
    {
      for(i=flash->dev.number_of_regions-1, j=0;
   15444:	e0bff617 	ldw	r2,-40(fp)
   15448:	e0fff517 	ldw	r3,-44(fp)
   1544c:	18bfa90e 	bge	r3,r2,152f4 <__alt_data_end+0xf00152f4>
        flash->dev.region_info[j].number_of_blocks = swap;

      } 
    }
    
    for(i=0;i<flash->dev.number_of_regions;i++)
   15450:	e03ff515 	stw	zero,-44(fp)
   15454:	00001306 	br	154a4 <alt_read_cfi_table+0x52c>
    {
      flash->dev.region_info[i].offset = offset;
   15458:	e0ffff17 	ldw	r3,-4(fp)
   1545c:	e0bff517 	ldw	r2,-44(fp)
   15460:	1004913a 	slli	r2,r2,4
   15464:	1885883a 	add	r2,r3,r2
   15468:	10800d04 	addi	r2,r2,52
   1546c:	e0fff917 	ldw	r3,-28(fp)
   15470:	10c00015 	stw	r3,0(r2)
      offset += flash->dev.region_info[i].region_size;
   15474:	e0ffff17 	ldw	r3,-4(fp)
   15478:	e0bff517 	ldw	r2,-44(fp)
   1547c:	1004913a 	slli	r2,r2,4
   15480:	1885883a 	add	r2,r3,r2
   15484:	10800e04 	addi	r2,r2,56
   15488:	10800017 	ldw	r2,0(r2)
   1548c:	e0fff917 	ldw	r3,-28(fp)
   15490:	1885883a 	add	r2,r3,r2
   15494:	e0bff915 	stw	r2,-28(fp)
        flash->dev.region_info[j].number_of_blocks = swap;

      } 
    }
    
    for(i=0;i<flash->dev.number_of_regions;i++)
   15498:	e0bff517 	ldw	r2,-44(fp)
   1549c:	10800044 	addi	r2,r2,1
   154a0:	e0bff515 	stw	r2,-44(fp)
   154a4:	e0bfff17 	ldw	r2,-4(fp)
   154a8:	10800c17 	ldw	r2,48(r2)
   154ac:	e0fff517 	ldw	r3,-44(fp)
   154b0:	18bfe916 	blt	r3,r2,15458 <__alt_data_end+0xf0015458>
    {
      flash->dev.region_info[i].offset = offset;
      offset += flash->dev.region_info[i].region_size;
    }

    switch(flash->algorithm)
   154b4:	e0bfff17 	ldw	r2,-4(fp)
   154b8:	10802e17 	ldw	r2,184(r2)
   154bc:	10c000a0 	cmpeqi	r3,r2,2
   154c0:	1800051e 	bne	r3,zero,154d8 <alt_read_cfi_table+0x560>
   154c4:	10c000e0 	cmpeqi	r3,r2,3
   154c8:	18000c1e 	bne	r3,zero,154fc <alt_read_cfi_table+0x584>
   154cc:	10800060 	cmpeqi	r2,r2,1
   154d0:	10000a1e 	bne	r2,zero,154fc <alt_read_cfi_table+0x584>
   154d4:	00001206 	br	15520 <alt_read_cfi_table+0x5a8>
    {
      case CFI_ALG_AMD:
      {
        (*flash->write_command)(flash->dev.base_addr, 
   154d8:	e0bfff17 	ldw	r2,-4(fp)
   154dc:	10803417 	ldw	r2,208(r2)
   154e0:	e0ffff17 	ldw	r3,-4(fp)
   154e4:	18c00a17 	ldw	r3,40(r3)
   154e8:	01803c04 	movi	r6,240
   154ec:	01401544 	movi	r5,85
   154f0:	1809883a 	mov	r4,r3
   154f4:	103ee83a 	callr	r2
                            0x55, 
                            READ_ARRAY_AMD_MODE);
        break;
   154f8:	00000b06 	br	15528 <alt_read_cfi_table+0x5b0>
      }
      case CFI_ALG_INTEL:
      case CFI_ALG_INTEL_STRATA:
      {
        (*flash->write_command)(flash->dev.base_addr, 
   154fc:	e0bfff17 	ldw	r2,-4(fp)
   15500:	10803417 	ldw	r2,208(r2)
   15504:	e0ffff17 	ldw	r3,-4(fp)
   15508:	18c00a17 	ldw	r3,40(r3)
   1550c:	01803fc4 	movi	r6,255
   15510:	01401544 	movi	r5,85
   15514:	1809883a 	mov	r4,r3
   15518:	103ee83a 	callr	r2
                            0x55, 
                            READ_ARRAY_INTEL_MODE);
        break;
   1551c:	00000206 	br	15528 <alt_read_cfi_table+0x5b0>
      }
      default:
      {
        ret_code = -EIO;
   15520:	00bffec4 	movi	r2,-5
   15524:	e0bff715 	stw	r2,-36(fp)
      }
    } 
  }  

  return ret_code;
   15528:	e0bff717 	ldw	r2,-36(fp)
}
   1552c:	e037883a 	mov	sp,fp
   15530:	dfc00117 	ldw	ra,4(sp)
   15534:	df000017 	ldw	fp,0(sp)
   15538:	dec00204 	addi	sp,sp,8
   1553c:	f800283a 	ret

00015540 <alt_read_cfi_width>:
 * 
 * Work out the width of the device we're talking to and sanity check that we  
 * can read the CFI and the Primary Vendor specific Table
 */
int alt_read_cfi_width(alt_flash_cfi_dev* flash)
{
   15540:	defff704 	addi	sp,sp,-36
   15544:	dfc00815 	stw	ra,32(sp)
   15548:	df000715 	stw	fp,28(sp)
   1554c:	df000704 	addi	fp,sp,28
   15550:	e13fff15 	stw	r4,-4(fp)
  int i;
  alt_u8 byte_id[12];
  alt_u16 iface;
  int ret_code = 0;
   15554:	e03ffa15 	stw	zero,-24(fp)

  /*
  * Check for 8 bit wide flash
  */
  alt_write_flash_command_8bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   15558:	e0bfff17 	ldw	r2,-4(fp)
   1555c:	10800a17 	ldw	r2,40(r2)
   15560:	01802604 	movi	r6,152
   15564:	01401544 	movi	r5,85
   15568:	1009883a 	mov	r4,r2
   1556c:	00149fc0 	call	149fc <alt_write_flash_command_8bit_device_8bit_mode>

  for(i=0;i<3;i++)
   15570:	e03ff915 	stw	zero,-28(fp)
   15574:	00000f06 	br	155b4 <alt_read_cfi_width+0x74>
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
   15578:	e0bfff17 	ldw	r2,-4(fp)
   1557c:	10800a17 	ldw	r2,40(r2)
   15580:	e0fff917 	ldw	r3,-28(fp)
   15584:	18c00404 	addi	r3,r3,16
   15588:	10c5883a 	add	r2,r2,r3
   1558c:	10800023 	ldbuio	r2,0(r2)
   15590:	10803fcc 	andi	r2,r2,255
   15594:	1009883a 	mov	r4,r2
   15598:	e0fffb84 	addi	r3,fp,-18
   1559c:	e0bff917 	ldw	r2,-28(fp)
   155a0:	1885883a 	add	r2,r3,r2
   155a4:	11000005 	stb	r4,0(r2)
  /*
  * Check for 8 bit wide flash
  */
  alt_write_flash_command_8bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);

  for(i=0;i<3;i++)
   155a8:	e0bff917 	ldw	r2,-28(fp)
   155ac:	10800044 	addi	r2,r2,1
   155b0:	e0bff915 	stw	r2,-28(fp)
   155b4:	e0bff917 	ldw	r2,-28(fp)
   155b8:	108000d0 	cmplti	r2,r2,3
   155bc:	103fee1e 	bne	r2,zero,15578 <__alt_data_end+0xf0015578>
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
   155c0:	e0bffb83 	ldbu	r2,-18(fp)
   155c4:	10803fcc 	andi	r2,r2,255
   155c8:	10801458 	cmpnei	r2,r2,81
   155cc:	10001d1e 	bne	r2,zero,15644 <alt_read_cfi_width+0x104>
      (byte_id[1] == 'R') &&
   155d0:	e0bffbc3 	ldbu	r2,-17(fp)
  for(i=0;i<3;i++)
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
   155d4:	10803fcc 	andi	r2,r2,255
   155d8:	10801498 	cmpnei	r2,r2,82
   155dc:	1000191e 	bne	r2,zero,15644 <alt_read_cfi_width+0x104>
      (byte_id[1] == 'R') &&
      (byte_id[2] == 'Y'))
   155e0:	e0bffc03 	ldbu	r2,-16(fp)
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
      (byte_id[1] == 'R') &&
   155e4:	10803fcc 	andi	r2,r2,255
   155e8:	10801658 	cmpnei	r2,r2,89
   155ec:	1000151e 	bne	r2,zero,15644 <alt_read_cfi_width+0x104>
      (byte_id[2] == 'Y'))
  {
    flash->mode_width = 1;
   155f0:	e0bfff17 	ldw	r2,-4(fp)
   155f4:	00c00044 	movi	r3,1
   155f8:	10c02f15 	stw	r3,188(r2)
    flash->device_width = 1; 
   155fc:	e0bfff17 	ldw	r2,-4(fp)
   15600:	00c00044 	movi	r3,1
   15604:	10c03015 	stw	r3,192(r2)
    iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR);
   15608:	e0bfff17 	ldw	r2,-4(fp)
   1560c:	10800a17 	ldw	r2,40(r2)
   15610:	10800a04 	addi	r2,r2,40
   15614:	1080002b 	ldhuio	r2,0(r2)
   15618:	10bfffcc 	andi	r2,r2,65535
   1561c:	e0bffb0d 	sth	r2,-20(fp)
    iface += 1;
   15620:	e0bffb0b 	ldhu	r2,-20(fp)
   15624:	10800044 	addi	r2,r2,1
   15628:	e0bffb0d 	sth	r2,-20(fp)
    if (!(iface & 0x1))
   1562c:	e0bffb0b 	ldhu	r2,-20(fp)
   15630:	1080004c 	andi	r2,r2,1
   15634:	1001981e 	bne	r2,zero,15c98 <alt_read_cfi_width+0x758>
    {
      ret_code = -ENODEV;
   15638:	00bffb44 	movi	r2,-19
   1563c:	e0bffa15 	stw	r2,-24(fp)
  {
    flash->mode_width = 1;
    flash->device_width = 1; 
    iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR);
    iface += 1;
    if (!(iface & 0x1))
   15640:	00019506 	br	15c98 <alt_read_cfi_width+0x758>
  else
  {
    /*
    * Check for 8/16 bit in byte wide mode
    */
    alt_write_flash_command_16bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   15644:	e0bfff17 	ldw	r2,-4(fp)
   15648:	10800a17 	ldw	r2,40(r2)
   1564c:	01802604 	movi	r6,152
   15650:	01401544 	movi	r5,85
   15654:	1009883a 	mov	r4,r2
   15658:	0014a400 	call	14a40 <alt_write_flash_command_16bit_device_8bit_mode>
    for(i=0;i<6;i++)
   1565c:	e03ff915 	stw	zero,-28(fp)
   15660:	00000f06 	br	156a0 <alt_read_cfi_width+0x160>
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
   15664:	e0bfff17 	ldw	r2,-4(fp)
   15668:	10800a17 	ldw	r2,40(r2)
   1566c:	e0fff917 	ldw	r3,-28(fp)
   15670:	18c00804 	addi	r3,r3,32
   15674:	10c5883a 	add	r2,r2,r3
   15678:	10800023 	ldbuio	r2,0(r2)
   1567c:	10803fcc 	andi	r2,r2,255
   15680:	1009883a 	mov	r4,r2
   15684:	e0fffb84 	addi	r3,fp,-18
   15688:	e0bff917 	ldw	r2,-28(fp)
   1568c:	1885883a 	add	r2,r3,r2
   15690:	11000005 	stb	r4,0(r2)
  {
    /*
    * Check for 8/16 bit in byte wide mode
    */
    alt_write_flash_command_16bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
    for(i=0;i<6;i++)
   15694:	e0bff917 	ldw	r2,-28(fp)
   15698:	10800044 	addi	r2,r2,1
   1569c:	e0bff915 	stw	r2,-28(fp)
   156a0:	e0bff917 	ldw	r2,-28(fp)
   156a4:	10800190 	cmplti	r2,r2,6
   156a8:	103fee1e 	bne	r2,zero,15664 <__alt_data_end+0xf0015664>
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
   156ac:	e0bffb83 	ldbu	r2,-18(fp)
   156b0:	10803fcc 	andi	r2,r2,255
   156b4:	10801458 	cmpnei	r2,r2,81
   156b8:	1000291e 	bne	r2,zero,15760 <alt_read_cfi_width+0x220>
        (byte_id[1] == 'Q') && 
   156bc:	e0bffbc3 	ldbu	r2,-17(fp)
    for(i=0;i<6;i++)
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
   156c0:	10803fcc 	andi	r2,r2,255
   156c4:	10801458 	cmpnei	r2,r2,81
   156c8:	1000251e 	bne	r2,zero,15760 <alt_read_cfi_width+0x220>
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
   156cc:	e0bffc03 	ldbu	r2,-16(fp)
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
   156d0:	10803fcc 	andi	r2,r2,255
   156d4:	10801498 	cmpnei	r2,r2,82
   156d8:	1000211e 	bne	r2,zero,15760 <alt_read_cfi_width+0x220>
        (byte_id[2] == 'R') &&
        (byte_id[3] == 'R') && 
   156dc:	e0bffc43 	ldbu	r2,-15(fp)
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
   156e0:	10803fcc 	andi	r2,r2,255
   156e4:	10801498 	cmpnei	r2,r2,82
   156e8:	10001d1e 	bne	r2,zero,15760 <alt_read_cfi_width+0x220>
        (byte_id[3] == 'R') && 
        (byte_id[4] == 'Y') && 
   156ec:	e0bffc83 	ldbu	r2,-14(fp)
    }

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
        (byte_id[3] == 'R') && 
   156f0:	10803fcc 	andi	r2,r2,255
   156f4:	10801658 	cmpnei	r2,r2,89
   156f8:	1000191e 	bne	r2,zero,15760 <alt_read_cfi_width+0x220>
        (byte_id[4] == 'Y') && 
        (byte_id[5] == 'Y'))
   156fc:	e0bffcc3 	ldbu	r2,-13(fp)

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
        (byte_id[3] == 'R') && 
        (byte_id[4] == 'Y') && 
   15700:	10803fcc 	andi	r2,r2,255
   15704:	10801658 	cmpnei	r2,r2,89
   15708:	1000151e 	bne	r2,zero,15760 <alt_read_cfi_width+0x220>
        (byte_id[5] == 'Y'))
    {
      flash->mode_width = 1;
   1570c:	e0bfff17 	ldw	r2,-4(fp)
   15710:	00c00044 	movi	r3,1
   15714:	10c02f15 	stw	r3,188(r2)
      flash->device_width = 2; 
   15718:	e0bfff17 	ldw	r2,-4(fp)
   1571c:	00c00084 	movi	r3,2
   15720:	10c03015 	stw	r3,192(r2)
      iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
   15724:	e0bfff17 	ldw	r2,-4(fp)
   15728:	10800a17 	ldw	r2,40(r2)
   1572c:	10801404 	addi	r2,r2,80
   15730:	1080002b 	ldhuio	r2,0(r2)
   15734:	10bfffcc 	andi	r2,r2,65535
   15738:	e0bffb0d 	sth	r2,-20(fp)
      iface += 1;
   1573c:	e0bffb0b 	ldhu	r2,-20(fp)
   15740:	10800044 	addi	r2,r2,1
   15744:	e0bffb0d 	sth	r2,-20(fp)
      if (!(iface & 0x1))
   15748:	e0bffb0b 	ldhu	r2,-20(fp)
   1574c:	1080004c 	andi	r2,r2,1
   15750:	1001511e 	bne	r2,zero,15c98 <alt_read_cfi_width+0x758>
      {
        ret_code = -ENODEV;
   15754:	00bffb44 	movi	r2,-19
   15758:	e0bffa15 	stw	r2,-24(fp)
    {
      flash->mode_width = 1;
      flash->device_width = 2; 
      iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
      iface += 1;
      if (!(iface & 0x1))
   1575c:	00014e06 	br	15c98 <alt_read_cfi_width+0x758>
    else
    {
      /*
      * Check for 16 bit flash in word mode
      */
      alt_write_flash_command_16bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   15760:	e0bfff17 	ldw	r2,-4(fp)
   15764:	10800a17 	ldw	r2,40(r2)
   15768:	01802604 	movi	r6,152
   1576c:	01401544 	movi	r5,85
   15770:	1009883a 	mov	r4,r2
   15774:	0014b080 	call	14b08 <alt_write_flash_command_16bit_device_16bit_mode>
      for(i=0;i<6;i++)
   15778:	e03ff915 	stw	zero,-28(fp)
   1577c:	00000f06 	br	157bc <alt_read_cfi_width+0x27c>
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
   15780:	e0bfff17 	ldw	r2,-4(fp)
   15784:	10800a17 	ldw	r2,40(r2)
   15788:	e0fff917 	ldw	r3,-28(fp)
   1578c:	18c00804 	addi	r3,r3,32
   15790:	10c5883a 	add	r2,r2,r3
   15794:	10800023 	ldbuio	r2,0(r2)
   15798:	10803fcc 	andi	r2,r2,255
   1579c:	1009883a 	mov	r4,r2
   157a0:	e0fffb84 	addi	r3,fp,-18
   157a4:	e0bff917 	ldw	r2,-28(fp)
   157a8:	1885883a 	add	r2,r3,r2
   157ac:	11000005 	stb	r4,0(r2)
    {
      /*
      * Check for 16 bit flash in word mode
      */
      alt_write_flash_command_16bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
      for(i=0;i<6;i++)
   157b0:	e0bff917 	ldw	r2,-28(fp)
   157b4:	10800044 	addi	r2,r2,1
   157b8:	e0bff915 	stw	r2,-28(fp)
   157bc:	e0bff917 	ldw	r2,-28(fp)
   157c0:	10800190 	cmplti	r2,r2,6
   157c4:	103fee1e 	bne	r2,zero,15780 <__alt_data_end+0xf0015780>
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
   157c8:	e0bffb83 	ldbu	r2,-18(fp)
   157cc:	10803fcc 	andi	r2,r2,255
   157d0:	10801458 	cmpnei	r2,r2,81
   157d4:	1000261e 	bne	r2,zero,15870 <alt_read_cfi_width+0x330>
          (byte_id[1] == '\0') && 
   157d8:	e0bffbc3 	ldbu	r2,-17(fp)
      for(i=0;i<6;i++)
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
   157dc:	10803fcc 	andi	r2,r2,255
   157e0:	1000231e 	bne	r2,zero,15870 <alt_read_cfi_width+0x330>
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
   157e4:	e0bffc03 	ldbu	r2,-16(fp)
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
   157e8:	10803fcc 	andi	r2,r2,255
   157ec:	10801498 	cmpnei	r2,r2,82
   157f0:	10001f1e 	bne	r2,zero,15870 <alt_read_cfi_width+0x330>
          (byte_id[2] == 'R') && 
          (byte_id[3] == '\0') && 
   157f4:	e0bffc43 	ldbu	r2,-15(fp)
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
   157f8:	10803fcc 	andi	r2,r2,255
   157fc:	10001c1e 	bne	r2,zero,15870 <alt_read_cfi_width+0x330>
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'Y') && 
   15800:	e0bffc83 	ldbu	r2,-14(fp)
      }

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
          (byte_id[3] == '\0') && 
   15804:	10803fcc 	andi	r2,r2,255
   15808:	10801658 	cmpnei	r2,r2,89
   1580c:	1000181e 	bne	r2,zero,15870 <alt_read_cfi_width+0x330>
          (byte_id[4] == 'Y') && 
          (byte_id[5] == '\0'))
   15810:	e0bffcc3 	ldbu	r2,-13(fp)

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'Y') && 
   15814:	10803fcc 	andi	r2,r2,255
   15818:	1000151e 	bne	r2,zero,15870 <alt_read_cfi_width+0x330>
          (byte_id[5] == '\0'))
      {
        flash->mode_width = 2;
   1581c:	e0bfff17 	ldw	r2,-4(fp)
   15820:	00c00084 	movi	r3,2
   15824:	10c02f15 	stw	r3,188(r2)
        flash->device_width = 2; 
   15828:	e0bfff17 	ldw	r2,-4(fp)
   1582c:	00c00084 	movi	r3,2
   15830:	10c03015 	stw	r3,192(r2)
        iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
   15834:	e0bfff17 	ldw	r2,-4(fp)
   15838:	10800a17 	ldw	r2,40(r2)
   1583c:	10801404 	addi	r2,r2,80
   15840:	1080002b 	ldhuio	r2,0(r2)
   15844:	10bfffcc 	andi	r2,r2,65535
   15848:	e0bffb0d 	sth	r2,-20(fp)
        iface += 1;
   1584c:	e0bffb0b 	ldhu	r2,-20(fp)
   15850:	10800044 	addi	r2,r2,1
   15854:	e0bffb0d 	sth	r2,-20(fp)
        if (!(iface & 0x2))
   15858:	e0bffb0b 	ldhu	r2,-20(fp)
   1585c:	1080008c 	andi	r2,r2,2
   15860:	10010d1e 	bne	r2,zero,15c98 <alt_read_cfi_width+0x758>
        {
          ret_code = -ENODEV;
   15864:	00bffb44 	movi	r2,-19
   15868:	e0bffa15 	stw	r2,-24(fp)
      {
        flash->mode_width = 2;
        flash->device_width = 2; 
        iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
        iface += 1;
        if (!(iface & 0x2))
   1586c:	00010a06 	br	15c98 <alt_read_cfi_width+0x758>
      else
      {
        /*
        * Check for 32bit wide flash in 32 bit mode
        */
        alt_write_flash_command_32bit_device_32bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   15870:	e0bfff17 	ldw	r2,-4(fp)
   15874:	10800a17 	ldw	r2,40(r2)
   15878:	01802604 	movi	r6,152
   1587c:	01401544 	movi	r5,85
   15880:	1009883a 	mov	r4,r2
   15884:	0014ba40 	call	14ba4 <alt_write_flash_command_32bit_device_32bit_mode>
        for(i=0;i<12;i++)
   15888:	e03ff915 	stw	zero,-28(fp)
   1588c:	00000f06 	br	158cc <alt_read_cfi_width+0x38c>
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
   15890:	e0bfff17 	ldw	r2,-4(fp)
   15894:	10800a17 	ldw	r2,40(r2)
   15898:	e0fff917 	ldw	r3,-28(fp)
   1589c:	18c01004 	addi	r3,r3,64
   158a0:	10c5883a 	add	r2,r2,r3
   158a4:	10800023 	ldbuio	r2,0(r2)
   158a8:	10803fcc 	andi	r2,r2,255
   158ac:	1009883a 	mov	r4,r2
   158b0:	e0fffb84 	addi	r3,fp,-18
   158b4:	e0bff917 	ldw	r2,-28(fp)
   158b8:	1885883a 	add	r2,r3,r2
   158bc:	11000005 	stb	r4,0(r2)
      {
        /*
        * Check for 32bit wide flash in 32 bit mode
        */
        alt_write_flash_command_32bit_device_32bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
        for(i=0;i<12;i++)
   158c0:	e0bff917 	ldw	r2,-28(fp)
   158c4:	10800044 	addi	r2,r2,1
   158c8:	e0bff915 	stw	r2,-28(fp)
   158cc:	e0bff917 	ldw	r2,-28(fp)
   158d0:	10800310 	cmplti	r2,r2,12
   158d4:	103fee1e 	bne	r2,zero,15890 <__alt_data_end+0xf0015890>
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
   158d8:	e0bffb83 	ldbu	r2,-18(fp)
   158dc:	10803fcc 	andi	r2,r2,255
   158e0:	10801458 	cmpnei	r2,r2,81
   158e4:	1000371e 	bne	r2,zero,159c4 <alt_read_cfi_width+0x484>
          (byte_id[1] == '\0') && 
   158e8:	e0bffbc3 	ldbu	r2,-17(fp)
        for(i=0;i<12;i++)
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
   158ec:	10803fcc 	andi	r2,r2,255
   158f0:	1000341e 	bne	r2,zero,159c4 <alt_read_cfi_width+0x484>
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
   158f4:	e0bffc03 	ldbu	r2,-16(fp)
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
   158f8:	10803fcc 	andi	r2,r2,255
   158fc:	1000311e 	bne	r2,zero,159c4 <alt_read_cfi_width+0x484>
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
   15900:	e0bffc43 	ldbu	r2,-15(fp)
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
   15904:	10803fcc 	andi	r2,r2,255
   15908:	10002e1e 	bne	r2,zero,159c4 <alt_read_cfi_width+0x484>
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
   1590c:	e0bffc83 	ldbu	r2,-14(fp)
        }

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
   15910:	10803fcc 	andi	r2,r2,255
   15914:	10801498 	cmpnei	r2,r2,82
   15918:	10002a1e 	bne	r2,zero,159c4 <alt_read_cfi_width+0x484>
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
   1591c:	e0bffcc3 	ldbu	r2,-13(fp)

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
   15920:	10803fcc 	andi	r2,r2,255
   15924:	1000271e 	bne	r2,zero,159c4 <alt_read_cfi_width+0x484>
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
   15928:	e0bffd03 	ldbu	r2,-12(fp)
        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
   1592c:	10803fcc 	andi	r2,r2,255
   15930:	1000241e 	bne	r2,zero,159c4 <alt_read_cfi_width+0x484>
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
   15934:	e0bffd43 	ldbu	r2,-11(fp)
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
   15938:	10803fcc 	andi	r2,r2,255
   1593c:	1000211e 	bne	r2,zero,159c4 <alt_read_cfi_width+0x484>
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
   15940:	e0bffd83 	ldbu	r2,-10(fp)
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
   15944:	10803fcc 	andi	r2,r2,255
   15948:	10801658 	cmpnei	r2,r2,89
   1594c:	10001d1e 	bne	r2,zero,159c4 <alt_read_cfi_width+0x484>
          (byte_id[8] == 'Y') && 
          (byte_id[9] == '\0') && 
   15950:	e0bffdc3 	ldbu	r2,-9(fp)
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
   15954:	10803fcc 	andi	r2,r2,255
   15958:	10001a1e 	bne	r2,zero,159c4 <alt_read_cfi_width+0x484>
          (byte_id[9] == '\0') && 
          (byte_id[10] == '\0') && 
   1595c:	e0bffe03 	ldbu	r2,-8(fp)
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
          (byte_id[9] == '\0') && 
   15960:	10803fcc 	andi	r2,r2,255
   15964:	1000171e 	bne	r2,zero,159c4 <alt_read_cfi_width+0x484>
          (byte_id[10] == '\0') && 
          (byte_id[11] == '\0'))
   15968:	e0bffe43 	ldbu	r2,-7(fp)
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
          (byte_id[9] == '\0') && 
          (byte_id[10] == '\0') && 
   1596c:	10803fcc 	andi	r2,r2,255
   15970:	1000141e 	bne	r2,zero,159c4 <alt_read_cfi_width+0x484>
          (byte_id[11] == '\0'))
        {
          flash->mode_width = 4;
   15974:	e0bfff17 	ldw	r2,-4(fp)
   15978:	00c00104 	movi	r3,4
   1597c:	10c02f15 	stw	r3,188(r2)
          flash->device_width = 4; 
   15980:	e0bfff17 	ldw	r2,-4(fp)
   15984:	00c00104 	movi	r3,4
   15988:	10c03015 	stw	r3,192(r2)
          iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
   1598c:	e0bfff17 	ldw	r2,-4(fp)
   15990:	10800a17 	ldw	r2,40(r2)
   15994:	10802804 	addi	r2,r2,160
   15998:	10800037 	ldwio	r2,0(r2)
   1599c:	e0bffb0d 	sth	r2,-20(fp)
          iface += 1;
   159a0:	e0bffb0b 	ldhu	r2,-20(fp)
   159a4:	10800044 	addi	r2,r2,1
   159a8:	e0bffb0d 	sth	r2,-20(fp)
          if (!(iface & 0x4))
   159ac:	e0bffb0b 	ldhu	r2,-20(fp)
   159b0:	1080010c 	andi	r2,r2,4
   159b4:	1000b81e 	bne	r2,zero,15c98 <alt_read_cfi_width+0x758>
          {
            ret_code = -ENODEV;
   159b8:	00bffb44 	movi	r2,-19
   159bc:	e0bffa15 	stw	r2,-24(fp)
        {
          flash->mode_width = 4;
          flash->device_width = 4; 
          iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
          iface += 1;
          if (!(iface & 0x4))
   159c0:	0000b506 	br	15c98 <alt_read_cfi_width+0x758>
        else
        {
          /*
          * Check for 32 bit wide in 16 bit mode
          */
          alt_write_flash_command_32bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   159c4:	e0bfff17 	ldw	r2,-4(fp)
   159c8:	10800a17 	ldw	r2,40(r2)
   159cc:	01802604 	movi	r6,152
   159d0:	01401544 	movi	r5,85
   159d4:	1009883a 	mov	r4,r2
   159d8:	0014b540 	call	14b54 <alt_write_flash_command_32bit_device_16bit_mode>
          for(i=0;i<12;i++)
   159dc:	e03ff915 	stw	zero,-28(fp)
   159e0:	00000f06 	br	15a20 <alt_read_cfi_width+0x4e0>
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
   159e4:	e0bfff17 	ldw	r2,-4(fp)
   159e8:	10800a17 	ldw	r2,40(r2)
   159ec:	e0fff917 	ldw	r3,-28(fp)
   159f0:	18c01004 	addi	r3,r3,64
   159f4:	10c5883a 	add	r2,r2,r3
   159f8:	10800023 	ldbuio	r2,0(r2)
   159fc:	10803fcc 	andi	r2,r2,255
   15a00:	1009883a 	mov	r4,r2
   15a04:	e0fffb84 	addi	r3,fp,-18
   15a08:	e0bff917 	ldw	r2,-28(fp)
   15a0c:	1885883a 	add	r2,r3,r2
   15a10:	11000005 	stb	r4,0(r2)
        {
          /*
          * Check for 32 bit wide in 16 bit mode
          */
          alt_write_flash_command_32bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
          for(i=0;i<12;i++)
   15a14:	e0bff917 	ldw	r2,-28(fp)
   15a18:	10800044 	addi	r2,r2,1
   15a1c:	e0bff915 	stw	r2,-28(fp)
   15a20:	e0bff917 	ldw	r2,-28(fp)
   15a24:	10800310 	cmplti	r2,r2,12
   15a28:	103fee1e 	bne	r2,zero,159e4 <__alt_data_end+0xf00159e4>
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
   15a2c:	e0bffb83 	ldbu	r2,-18(fp)
   15a30:	10803fcc 	andi	r2,r2,255
   15a34:	10801458 	cmpnei	r2,r2,81
   15a38:	10003a1e 	bne	r2,zero,15b24 <alt_read_cfi_width+0x5e4>
              (byte_id[1] == '\0') &&
   15a3c:	e0bffbc3 	ldbu	r2,-17(fp)
          for(i=0;i<12;i++)
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
   15a40:	10803fcc 	andi	r2,r2,255
   15a44:	1000371e 	bne	r2,zero,15b24 <alt_read_cfi_width+0x5e4>
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
   15a48:	e0bffc03 	ldbu	r2,-16(fp)
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
   15a4c:	10803fcc 	andi	r2,r2,255
   15a50:	10801458 	cmpnei	r2,r2,81
   15a54:	1000331e 	bne	r2,zero,15b24 <alt_read_cfi_width+0x5e4>
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
   15a58:	e0bffc43 	ldbu	r2,-15(fp)
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
   15a5c:	10803fcc 	andi	r2,r2,255
   15a60:	1000301e 	bne	r2,zero,15b24 <alt_read_cfi_width+0x5e4>
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
   15a64:	e0bffc83 	ldbu	r2,-14(fp)
          }

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
   15a68:	10803fcc 	andi	r2,r2,255
   15a6c:	10801498 	cmpnei	r2,r2,82
   15a70:	10002c1e 	bne	r2,zero,15b24 <alt_read_cfi_width+0x5e4>
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
   15a74:	e0bffcc3 	ldbu	r2,-13(fp)

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
   15a78:	10803fcc 	andi	r2,r2,255
   15a7c:	1000291e 	bne	r2,zero,15b24 <alt_read_cfi_width+0x5e4>
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
   15a80:	e0bffd03 	ldbu	r2,-12(fp)
          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
   15a84:	10803fcc 	andi	r2,r2,255
   15a88:	10801498 	cmpnei	r2,r2,82
   15a8c:	1000251e 	bne	r2,zero,15b24 <alt_read_cfi_width+0x5e4>
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
   15a90:	e0bffd43 	ldbu	r2,-11(fp)
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
   15a94:	10803fcc 	andi	r2,r2,255
   15a98:	1000221e 	bne	r2,zero,15b24 <alt_read_cfi_width+0x5e4>
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
   15a9c:	e0bffd83 	ldbu	r2,-10(fp)
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
   15aa0:	10803fcc 	andi	r2,r2,255
   15aa4:	10801658 	cmpnei	r2,r2,89
   15aa8:	10001e1e 	bne	r2,zero,15b24 <alt_read_cfi_width+0x5e4>
              (byte_id[8] == 'Y') &&
              (byte_id[9] == '\0') &&
   15aac:	e0bffdc3 	ldbu	r2,-9(fp)
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
   15ab0:	10803fcc 	andi	r2,r2,255
   15ab4:	10001b1e 	bne	r2,zero,15b24 <alt_read_cfi_width+0x5e4>
              (byte_id[9] == '\0') &&
              (byte_id[10] == 'Y') &&
   15ab8:	e0bffe03 	ldbu	r2,-8(fp)
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
              (byte_id[9] == '\0') &&
   15abc:	10803fcc 	andi	r2,r2,255
   15ac0:	10801658 	cmpnei	r2,r2,89
   15ac4:	1000171e 	bne	r2,zero,15b24 <alt_read_cfi_width+0x5e4>
              (byte_id[10] == 'Y') &&
              (byte_id[11] == '\0'))
   15ac8:	e0bffe43 	ldbu	r2,-7(fp)
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
              (byte_id[9] == '\0') &&
              (byte_id[10] == 'Y') &&
   15acc:	10803fcc 	andi	r2,r2,255
   15ad0:	1000141e 	bne	r2,zero,15b24 <alt_read_cfi_width+0x5e4>
              (byte_id[11] == '\0'))
          {
            flash->mode_width = 2;
   15ad4:	e0bfff17 	ldw	r2,-4(fp)
   15ad8:	00c00084 	movi	r3,2
   15adc:	10c02f15 	stw	r3,188(r2)
            flash->device_width = 4; 
   15ae0:	e0bfff17 	ldw	r2,-4(fp)
   15ae4:	00c00104 	movi	r3,4
   15ae8:	10c03015 	stw	r3,192(r2)
            iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
   15aec:	e0bfff17 	ldw	r2,-4(fp)
   15af0:	10800a17 	ldw	r2,40(r2)
   15af4:	10802804 	addi	r2,r2,160
   15af8:	10800037 	ldwio	r2,0(r2)
   15afc:	e0bffb0d 	sth	r2,-20(fp)
            iface += 1;
   15b00:	e0bffb0b 	ldhu	r2,-20(fp)
   15b04:	10800044 	addi	r2,r2,1
   15b08:	e0bffb0d 	sth	r2,-20(fp)
            if (!(iface & 0x4))
   15b0c:	e0bffb0b 	ldhu	r2,-20(fp)
   15b10:	1080010c 	andi	r2,r2,4
   15b14:	1000601e 	bne	r2,zero,15c98 <alt_read_cfi_width+0x758>
            {
              ret_code = -ENODEV;
   15b18:	00bffb44 	movi	r2,-19
   15b1c:	e0bffa15 	stw	r2,-24(fp)
          {
            flash->mode_width = 2;
            flash->device_width = 4; 
            iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
            iface += 1;
            if (!(iface & 0x4))
   15b20:	00005d06 	br	15c98 <alt_read_cfi_width+0x758>
          else
          {
            /*
            * 32 Bit wide flash in byte mode
            */
            alt_write_flash_command_32bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   15b24:	e0bfff17 	ldw	r2,-4(fp)
   15b28:	10800a17 	ldw	r2,40(r2)
   15b2c:	01802604 	movi	r6,152
   15b30:	01401544 	movi	r5,85
   15b34:	1009883a 	mov	r4,r2
   15b38:	0014ab80 	call	14ab8 <alt_write_flash_command_32bit_device_8bit_mode>
            for(i=0;i<12;i++)
   15b3c:	e03ff915 	stw	zero,-28(fp)
   15b40:	00000f06 	br	15b80 <alt_read_cfi_width+0x640>
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
   15b44:	e0bfff17 	ldw	r2,-4(fp)
   15b48:	10800a17 	ldw	r2,40(r2)
   15b4c:	e0fff917 	ldw	r3,-28(fp)
   15b50:	18c01004 	addi	r3,r3,64
   15b54:	10c5883a 	add	r2,r2,r3
   15b58:	10800023 	ldbuio	r2,0(r2)
   15b5c:	10803fcc 	andi	r2,r2,255
   15b60:	1009883a 	mov	r4,r2
   15b64:	e0fffb84 	addi	r3,fp,-18
   15b68:	e0bff917 	ldw	r2,-28(fp)
   15b6c:	1885883a 	add	r2,r3,r2
   15b70:	11000005 	stb	r4,0(r2)
          {
            /*
            * 32 Bit wide flash in byte mode
            */
            alt_write_flash_command_32bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
            for(i=0;i<12;i++)
   15b74:	e0bff917 	ldw	r2,-28(fp)
   15b78:	10800044 	addi	r2,r2,1
   15b7c:	e0bff915 	stw	r2,-28(fp)
   15b80:	e0bff917 	ldw	r2,-28(fp)
   15b84:	10800310 	cmplti	r2,r2,12
   15b88:	103fee1e 	bne	r2,zero,15b44 <__alt_data_end+0xf0015b44>
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
   15b8c:	e0bffb83 	ldbu	r2,-18(fp)
   15b90:	10803fcc 	andi	r2,r2,255
   15b94:	10801458 	cmpnei	r2,r2,81
   15b98:	10003f1e 	bne	r2,zero,15c98 <alt_read_cfi_width+0x758>
                (byte_id[1] == 'Q') &&
   15b9c:	e0bffbc3 	ldbu	r2,-17(fp)
            for(i=0;i<12;i++)
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
   15ba0:	10803fcc 	andi	r2,r2,255
   15ba4:	10801458 	cmpnei	r2,r2,81
   15ba8:	10003b1e 	bne	r2,zero,15c98 <alt_read_cfi_width+0x758>
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
   15bac:	e0bffc03 	ldbu	r2,-16(fp)
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
   15bb0:	10803fcc 	andi	r2,r2,255
   15bb4:	10801458 	cmpnei	r2,r2,81
   15bb8:	1000371e 	bne	r2,zero,15c98 <alt_read_cfi_width+0x758>
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
   15bbc:	e0bffc43 	ldbu	r2,-15(fp)
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
   15bc0:	10803fcc 	andi	r2,r2,255
   15bc4:	10801458 	cmpnei	r2,r2,81
   15bc8:	1000331e 	bne	r2,zero,15c98 <alt_read_cfi_width+0x758>
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
   15bcc:	e0bffc83 	ldbu	r2,-14(fp)
            }

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
   15bd0:	10803fcc 	andi	r2,r2,255
   15bd4:	10801498 	cmpnei	r2,r2,82
   15bd8:	10002f1e 	bne	r2,zero,15c98 <alt_read_cfi_width+0x758>
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
   15bdc:	e0bffcc3 	ldbu	r2,-13(fp)

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
   15be0:	10803fcc 	andi	r2,r2,255
   15be4:	10801498 	cmpnei	r2,r2,82
   15be8:	10002b1e 	bne	r2,zero,15c98 <alt_read_cfi_width+0x758>
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
   15bec:	e0bffd03 	ldbu	r2,-12(fp)
            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
   15bf0:	10803fcc 	andi	r2,r2,255
   15bf4:	10801498 	cmpnei	r2,r2,82
   15bf8:	1000271e 	bne	r2,zero,15c98 <alt_read_cfi_width+0x758>
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
   15bfc:	e0bffd43 	ldbu	r2,-11(fp)
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
   15c00:	10803fcc 	andi	r2,r2,255
   15c04:	10801498 	cmpnei	r2,r2,82
   15c08:	1000231e 	bne	r2,zero,15c98 <alt_read_cfi_width+0x758>
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
   15c0c:	e0bffd83 	ldbu	r2,-10(fp)
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
   15c10:	10803fcc 	andi	r2,r2,255
   15c14:	10801658 	cmpnei	r2,r2,89
   15c18:	10001f1e 	bne	r2,zero,15c98 <alt_read_cfi_width+0x758>
                (byte_id[8] == 'Y') && 
                (byte_id[9] == 'Y') && 
   15c1c:	e0bffdc3 	ldbu	r2,-9(fp)
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
   15c20:	10803fcc 	andi	r2,r2,255
   15c24:	10801658 	cmpnei	r2,r2,89
   15c28:	10001b1e 	bne	r2,zero,15c98 <alt_read_cfi_width+0x758>
                (byte_id[9] == 'Y') && 
                (byte_id[10] == 'Y') && 
   15c2c:	e0bffe03 	ldbu	r2,-8(fp)
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
                (byte_id[9] == 'Y') && 
   15c30:	10803fcc 	andi	r2,r2,255
   15c34:	10801658 	cmpnei	r2,r2,89
   15c38:	1000171e 	bne	r2,zero,15c98 <alt_read_cfi_width+0x758>
                (byte_id[10] == 'Y') && 
                (byte_id[11] == 'Y'))
   15c3c:	e0bffe43 	ldbu	r2,-7(fp)
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
                (byte_id[9] == 'Y') && 
                (byte_id[10] == 'Y') && 
   15c40:	10803fcc 	andi	r2,r2,255
   15c44:	10801658 	cmpnei	r2,r2,89
   15c48:	1000131e 	bne	r2,zero,15c98 <alt_read_cfi_width+0x758>
                (byte_id[11] == 'Y'))
            {
              flash->mode_width = 1;
   15c4c:	e0bfff17 	ldw	r2,-4(fp)
   15c50:	00c00044 	movi	r3,1
   15c54:	10c02f15 	stw	r3,188(r2)
              flash->device_width = 4; 
   15c58:	e0bfff17 	ldw	r2,-4(fp)
   15c5c:	00c00104 	movi	r3,4
   15c60:	10c03015 	stw	r3,192(r2)
              iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
   15c64:	e0bfff17 	ldw	r2,-4(fp)
   15c68:	10800a17 	ldw	r2,40(r2)
   15c6c:	10802804 	addi	r2,r2,160
   15c70:	10800037 	ldwio	r2,0(r2)
   15c74:	e0bffb0d 	sth	r2,-20(fp)
              iface += 1;
   15c78:	e0bffb0b 	ldhu	r2,-20(fp)
   15c7c:	10800044 	addi	r2,r2,1
   15c80:	e0bffb0d 	sth	r2,-20(fp)
              if (!(iface & 0x4))
   15c84:	e0bffb0b 	ldhu	r2,-20(fp)
   15c88:	1080010c 	andi	r2,r2,4
   15c8c:	1000021e 	bne	r2,zero,15c98 <alt_read_cfi_width+0x758>
              {
                ret_code = -ENODEV;
   15c90:	00bffb44 	movi	r2,-19
   15c94:	e0bffa15 	stw	r2,-24(fp)
        }
      }
    }
  }
  
  return ret_code;
   15c98:	e0bffa17 	ldw	r2,-24(fp)
}
   15c9c:	e037883a 	mov	sp,fp
   15ca0:	dfc00117 	ldw	ra,4(sp)
   15ca4:	df000017 	ldw	fp,0(sp)
   15ca8:	dec00204 	addi	sp,sp,8
   15cac:	f800283a 	ret

00015cb0 <alt_check_primary_table>:
 * 
 * Check that the primary Vendor table starts with the 
 * correct pattern
 */
int alt_check_primary_table(alt_flash_cfi_dev* flash)
{
   15cb0:	defffa04 	addi	sp,sp,-24
   15cb4:	dfc00515 	stw	ra,20(sp)
   15cb8:	df000415 	stw	fp,16(sp)
   15cbc:	df000404 	addi	fp,sp,16
   15cc0:	e13fff15 	stw	r4,-4(fp)
  int i;
  int ret_code = 0;
   15cc4:	e03ffd15 	stw	zero,-12(fp)
  alt_u8 primary_query_string[3];
  
  flash->primary_address = alt_read_16bit_query_entry( flash, 
   15cc8:	01400544 	movi	r5,21
   15ccc:	e13fff17 	ldw	r4,-4(fp)
   15cd0:	0014ef80 	call	14ef8 <alt_read_16bit_query_entry>
   15cd4:	10ffffcc 	andi	r3,r2,65535
   15cd8:	e0bfff17 	ldw	r2,-4(fp)
   15cdc:	10c03315 	stw	r3,204(r2)
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
   15ce0:	e03ffc15 	stw	zero,-16(fp)
   15ce4:	00001106 	br	15d2c <alt_check_primary_table+0x7c>
  {
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
   15ce8:	e0bfff17 	ldw	r2,-4(fp)
   15cec:	10803517 	ldw	r2,212(r2)
   15cf0:	e0ffff17 	ldw	r3,-4(fp)
   15cf4:	19003317 	ldw	r4,204(r3)
   15cf8:	e0fffc17 	ldw	r3,-16(fp)
   15cfc:	20c7883a 	add	r3,r4,r3
   15d00:	180b883a 	mov	r5,r3
   15d04:	e13fff17 	ldw	r4,-4(fp)
   15d08:	103ee83a 	callr	r2
   15d0c:	1009883a 	mov	r4,r2
  flash->primary_address = alt_read_16bit_query_entry( flash, 
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
  {
    primary_query_string[i] = 
   15d10:	e0fffe04 	addi	r3,fp,-8
   15d14:	e0bffc17 	ldw	r2,-16(fp)
   15d18:	1885883a 	add	r2,r3,r2
   15d1c:	11000005 	stb	r4,0(r2)
  alt_u8 primary_query_string[3];
  
  flash->primary_address = alt_read_16bit_query_entry( flash, 
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
   15d20:	e0bffc17 	ldw	r2,-16(fp)
   15d24:	10800044 	addi	r2,r2,1
   15d28:	e0bffc15 	stw	r2,-16(fp)
   15d2c:	e0bffc17 	ldw	r2,-16(fp)
   15d30:	108000d0 	cmplti	r2,r2,3
   15d34:	103fec1e 	bne	r2,zero,15ce8 <__alt_data_end+0xf0015ce8>
  {
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
  }
    
  if ((primary_query_string[0] != 'P') ||
   15d38:	e0bffe03 	ldbu	r2,-8(fp)
   15d3c:	10803fcc 	andi	r2,r2,255
   15d40:	10801418 	cmpnei	r2,r2,80
   15d44:	1000081e 	bne	r2,zero,15d68 <alt_check_primary_table+0xb8>
      (primary_query_string[1] != 'R') ||
   15d48:	e0bffe43 	ldbu	r2,-7(fp)
  {
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
  }
    
  if ((primary_query_string[0] != 'P') ||
   15d4c:	10803fcc 	andi	r2,r2,255
   15d50:	10801498 	cmpnei	r2,r2,82
   15d54:	1000041e 	bne	r2,zero,15d68 <alt_check_primary_table+0xb8>
      (primary_query_string[1] != 'R') ||
      (primary_query_string[2] != 'I'))
   15d58:	e0bffe83 	ldbu	r2,-6(fp)
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
  }
    
  if ((primary_query_string[0] != 'P') ||
      (primary_query_string[1] != 'R') ||
   15d5c:	10803fcc 	andi	r2,r2,255
   15d60:	10801260 	cmpeqi	r2,r2,73
   15d64:	1000021e 	bne	r2,zero,15d70 <alt_check_primary_table+0xc0>
      (primary_query_string[2] != 'I'))
  {
    ret_code = -ENODEV;
   15d68:	00bffb44 	movi	r2,-19
   15d6c:	e0bffd15 	stw	r2,-12(fp)
  }
  
  return ret_code;
   15d70:	e0bffd17 	ldw	r2,-12(fp)
}
   15d74:	e037883a 	mov	sp,fp
   15d78:	dfc00117 	ldw	ra,4(sp)
   15d7c:	df000017 	ldw	fp,0(sp)
   15d80:	dec00204 	addi	sp,sp,8
   15d84:	f800283a 	ret

00015d88 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
   15d88:	defffa04 	addi	sp,sp,-24
   15d8c:	dfc00515 	stw	ra,20(sp)
   15d90:	df000415 	stw	fp,16(sp)
   15d94:	df000404 	addi	fp,sp,16
   15d98:	e13ffd15 	stw	r4,-12(fp)
   15d9c:	e17ffe15 	stw	r5,-8(fp)
   15da0:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   15da4:	e0bffd17 	ldw	r2,-12(fp)
   15da8:	10800017 	ldw	r2,0(r2)
   15dac:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
   15db0:	e0bffc17 	ldw	r2,-16(fp)
   15db4:	10c00a04 	addi	r3,r2,40
   15db8:	e0bffd17 	ldw	r2,-12(fp)
   15dbc:	10800217 	ldw	r2,8(r2)
   15dc0:	100f883a 	mov	r7,r2
   15dc4:	e1bfff17 	ldw	r6,-4(fp)
   15dc8:	e17ffe17 	ldw	r5,-8(fp)
   15dcc:	1809883a 	mov	r4,r3
   15dd0:	00163a80 	call	163a8 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
   15dd4:	e037883a 	mov	sp,fp
   15dd8:	dfc00117 	ldw	ra,4(sp)
   15ddc:	df000017 	ldw	fp,0(sp)
   15de0:	dec00204 	addi	sp,sp,8
   15de4:	f800283a 	ret

00015de8 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
   15de8:	defffa04 	addi	sp,sp,-24
   15dec:	dfc00515 	stw	ra,20(sp)
   15df0:	df000415 	stw	fp,16(sp)
   15df4:	df000404 	addi	fp,sp,16
   15df8:	e13ffd15 	stw	r4,-12(fp)
   15dfc:	e17ffe15 	stw	r5,-8(fp)
   15e00:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   15e04:	e0bffd17 	ldw	r2,-12(fp)
   15e08:	10800017 	ldw	r2,0(r2)
   15e0c:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
   15e10:	e0bffc17 	ldw	r2,-16(fp)
   15e14:	10c00a04 	addi	r3,r2,40
   15e18:	e0bffd17 	ldw	r2,-12(fp)
   15e1c:	10800217 	ldw	r2,8(r2)
   15e20:	100f883a 	mov	r7,r2
   15e24:	e1bfff17 	ldw	r6,-4(fp)
   15e28:	e17ffe17 	ldw	r5,-8(fp)
   15e2c:	1809883a 	mov	r4,r3
   15e30:	00165c40 	call	165c4 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
   15e34:	e037883a 	mov	sp,fp
   15e38:	dfc00117 	ldw	ra,4(sp)
   15e3c:	df000017 	ldw	fp,0(sp)
   15e40:	dec00204 	addi	sp,sp,8
   15e44:	f800283a 	ret

00015e48 <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
   15e48:	defffc04 	addi	sp,sp,-16
   15e4c:	dfc00315 	stw	ra,12(sp)
   15e50:	df000215 	stw	fp,8(sp)
   15e54:	df000204 	addi	fp,sp,8
   15e58:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   15e5c:	e0bfff17 	ldw	r2,-4(fp)
   15e60:	10800017 	ldw	r2,0(r2)
   15e64:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
   15e68:	e0bffe17 	ldw	r2,-8(fp)
   15e6c:	10c00a04 	addi	r3,r2,40
   15e70:	e0bfff17 	ldw	r2,-4(fp)
   15e74:	10800217 	ldw	r2,8(r2)
   15e78:	100b883a 	mov	r5,r2
   15e7c:	1809883a 	mov	r4,r3
   15e80:	00162500 	call	16250 <altera_avalon_jtag_uart_close>
}
   15e84:	e037883a 	mov	sp,fp
   15e88:	dfc00117 	ldw	ra,4(sp)
   15e8c:	df000017 	ldw	fp,0(sp)
   15e90:	dec00204 	addi	sp,sp,8
   15e94:	f800283a 	ret

00015e98 <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
   15e98:	defffa04 	addi	sp,sp,-24
   15e9c:	dfc00515 	stw	ra,20(sp)
   15ea0:	df000415 	stw	fp,16(sp)
   15ea4:	df000404 	addi	fp,sp,16
   15ea8:	e13ffd15 	stw	r4,-12(fp)
   15eac:	e17ffe15 	stw	r5,-8(fp)
   15eb0:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
   15eb4:	e0bffd17 	ldw	r2,-12(fp)
   15eb8:	10800017 	ldw	r2,0(r2)
   15ebc:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
   15ec0:	e0bffc17 	ldw	r2,-16(fp)
   15ec4:	10800a04 	addi	r2,r2,40
   15ec8:	e1bfff17 	ldw	r6,-4(fp)
   15ecc:	e17ffe17 	ldw	r5,-8(fp)
   15ed0:	1009883a 	mov	r4,r2
   15ed4:	00162b80 	call	162b8 <altera_avalon_jtag_uart_ioctl>
}
   15ed8:	e037883a 	mov	sp,fp
   15edc:	dfc00117 	ldw	ra,4(sp)
   15ee0:	df000017 	ldw	fp,0(sp)
   15ee4:	dec00204 	addi	sp,sp,8
   15ee8:	f800283a 	ret

00015eec <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
   15eec:	defffb04 	addi	sp,sp,-20
   15ef0:	dfc00415 	stw	ra,16(sp)
   15ef4:	df000315 	stw	fp,12(sp)
   15ef8:	df000304 	addi	fp,sp,12
   15efc:	e13ffd15 	stw	r4,-12(fp)
   15f00:	e17ffe15 	stw	r5,-8(fp)
   15f04:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   15f08:	e0bffd17 	ldw	r2,-12(fp)
   15f0c:	00c00044 	movi	r3,1
   15f10:	10c00815 	stw	r3,32(r2)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
   15f14:	e0bffd17 	ldw	r2,-12(fp)
   15f18:	10800017 	ldw	r2,0(r2)
   15f1c:	10800104 	addi	r2,r2,4
   15f20:	1007883a 	mov	r3,r2
   15f24:	e0bffd17 	ldw	r2,-12(fp)
   15f28:	10800817 	ldw	r2,32(r2)
   15f2c:	18800035 	stwio	r2,0(r3)
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
                      sp, NULL);
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
   15f30:	e0bfff17 	ldw	r2,-4(fp)
   15f34:	01800074 	movhi	r6,1
   15f38:	3197e804 	addi	r6,r6,24480
   15f3c:	e17ffd17 	ldw	r5,-12(fp)
   15f40:	1009883a 	mov	r4,r2
   15f44:	00019200 	call	1920 <alt_irq_register>
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
   15f48:	e0bffd17 	ldw	r2,-12(fp)
   15f4c:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
   15f50:	e0bffd17 	ldw	r2,-12(fp)
   15f54:	10800204 	addi	r2,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
   15f58:	d0e05497 	ldw	r3,-32430(gp)
   15f5c:	e1fffd17 	ldw	r7,-12(fp)
   15f60:	01800074 	movhi	r6,1
   15f64:	31986c04 	addi	r6,r6,25008
   15f68:	180b883a 	mov	r5,r3
   15f6c:	1009883a 	mov	r4,r2
   15f70:	0018ff00 	call	18ff0 <alt_alarm_start>
   15f74:	1000040e 	bge	r2,zero,15f88 <altera_avalon_jtag_uart_init+0x9c>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
   15f78:	e0fffd17 	ldw	r3,-12(fp)
   15f7c:	00a00034 	movhi	r2,32768
   15f80:	10bfffc4 	addi	r2,r2,-1
   15f84:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
   15f88:	0001883a 	nop
   15f8c:	e037883a 	mov	sp,fp
   15f90:	dfc00117 	ldw	ra,4(sp)
   15f94:	df000017 	ldw	fp,0(sp)
   15f98:	dec00204 	addi	sp,sp,8
   15f9c:	f800283a 	ret

00015fa0 <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
   15fa0:	defff704 	addi	sp,sp,-36
   15fa4:	df000815 	stw	fp,32(sp)
   15fa8:	df000804 	addi	fp,sp,32
   15fac:	e13ffe15 	stw	r4,-8(fp)
   15fb0:	e17fff15 	stw	r5,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
   15fb4:	e0bffe17 	ldw	r2,-8(fp)
   15fb8:	e0bffa15 	stw	r2,-24(fp)
  unsigned int base = sp->base;
   15fbc:	e0bffa17 	ldw	r2,-24(fp)
   15fc0:	10800017 	ldw	r2,0(r2)
   15fc4:	e0bffb15 	stw	r2,-20(fp)
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   15fc8:	e0bffb17 	ldw	r2,-20(fp)
   15fcc:	10800104 	addi	r2,r2,4
   15fd0:	10800037 	ldwio	r2,0(r2)
   15fd4:	e0bffc15 	stw	r2,-16(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
   15fd8:	e0bffc17 	ldw	r2,-16(fp)
   15fdc:	1080c00c 	andi	r2,r2,768
   15fe0:	10006d26 	beq	r2,zero,16198 <altera_avalon_jtag_uart_irq+0x1f8>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
   15fe4:	e0bffc17 	ldw	r2,-16(fp)
   15fe8:	1080400c 	andi	r2,r2,256
   15fec:	10003526 	beq	r2,zero,160c4 <altera_avalon_jtag_uart_irq+0x124>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
   15ff0:	00800074 	movhi	r2,1
   15ff4:	e0bff815 	stw	r2,-32(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   15ff8:	e0bffa17 	ldw	r2,-24(fp)
   15ffc:	10800a17 	ldw	r2,40(r2)
   16000:	10800044 	addi	r2,r2,1
   16004:	1081ffcc 	andi	r2,r2,2047
   16008:	e0bffd15 	stw	r2,-12(fp)
        if (next == sp->rx_out)
   1600c:	e0bffa17 	ldw	r2,-24(fp)
   16010:	10c00b17 	ldw	r3,44(r2)
   16014:	e0bffd17 	ldw	r2,-12(fp)
   16018:	18801526 	beq	r3,r2,16070 <altera_avalon_jtag_uart_irq+0xd0>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
   1601c:	e0bffb17 	ldw	r2,-20(fp)
   16020:	10800037 	ldwio	r2,0(r2)
   16024:	e0bff815 	stw	r2,-32(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
   16028:	e0bff817 	ldw	r2,-32(fp)
   1602c:	10a0000c 	andi	r2,r2,32768
   16030:	10001126 	beq	r2,zero,16078 <altera_avalon_jtag_uart_irq+0xd8>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
   16034:	e0bffa17 	ldw	r2,-24(fp)
   16038:	10800a17 	ldw	r2,40(r2)
   1603c:	e0fff817 	ldw	r3,-32(fp)
   16040:	1809883a 	mov	r4,r3
   16044:	e0fffa17 	ldw	r3,-24(fp)
   16048:	1885883a 	add	r2,r3,r2
   1604c:	10800e04 	addi	r2,r2,56
   16050:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   16054:	e0bffa17 	ldw	r2,-24(fp)
   16058:	10800a17 	ldw	r2,40(r2)
   1605c:	10800044 	addi	r2,r2,1
   16060:	10c1ffcc 	andi	r3,r2,2047
   16064:	e0bffa17 	ldw	r2,-24(fp)
   16068:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
   1606c:	003fe206 	br	15ff8 <__alt_data_end+0xf0015ff8>
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
        if (next == sp->rx_out)
          break;
   16070:	0001883a 	nop
   16074:	00000106 	br	1607c <altera_avalon_jtag_uart_irq+0xdc>
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
          break;
   16078:	0001883a 	nop

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
   1607c:	e0bff817 	ldw	r2,-32(fp)
   16080:	10bfffec 	andhi	r2,r2,65535
   16084:	10000f26 	beq	r2,zero,160c4 <altera_avalon_jtag_uart_irq+0x124>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   16088:	e0bffa17 	ldw	r2,-24(fp)
   1608c:	10c00817 	ldw	r3,32(r2)
   16090:	00bfff84 	movi	r2,-2
   16094:	1886703a 	and	r3,r3,r2
   16098:	e0bffa17 	ldw	r2,-24(fp)
   1609c:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
   160a0:	e0bffb17 	ldw	r2,-20(fp)
   160a4:	10800104 	addi	r2,r2,4
   160a8:	1007883a 	mov	r3,r2
   160ac:	e0bffa17 	ldw	r2,-24(fp)
   160b0:	10800817 	ldw	r2,32(r2)
   160b4:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   160b8:	e0bffb17 	ldw	r2,-20(fp)
   160bc:	10800104 	addi	r2,r2,4
   160c0:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
   160c4:	e0bffc17 	ldw	r2,-16(fp)
   160c8:	1080800c 	andi	r2,r2,512
   160cc:	103fbe26 	beq	r2,zero,15fc8 <__alt_data_end+0xf0015fc8>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
   160d0:	e0bffc17 	ldw	r2,-16(fp)
   160d4:	1004d43a 	srli	r2,r2,16
   160d8:	e0bff915 	stw	r2,-28(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
   160dc:	00001406 	br	16130 <altera_avalon_jtag_uart_irq+0x190>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
   160e0:	e0bffb17 	ldw	r2,-20(fp)
   160e4:	e0fffa17 	ldw	r3,-24(fp)
   160e8:	18c00d17 	ldw	r3,52(r3)
   160ec:	e13ffa17 	ldw	r4,-24(fp)
   160f0:	20c7883a 	add	r3,r4,r3
   160f4:	18c20e04 	addi	r3,r3,2104
   160f8:	18c00003 	ldbu	r3,0(r3)
   160fc:	18c03fcc 	andi	r3,r3,255
   16100:	18c0201c 	xori	r3,r3,128
   16104:	18ffe004 	addi	r3,r3,-128
   16108:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   1610c:	e0bffa17 	ldw	r2,-24(fp)
   16110:	10800d17 	ldw	r2,52(r2)
   16114:	10800044 	addi	r2,r2,1
   16118:	10c1ffcc 	andi	r3,r2,2047
   1611c:	e0bffa17 	ldw	r2,-24(fp)
   16120:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
   16124:	e0bff917 	ldw	r2,-28(fp)
   16128:	10bfffc4 	addi	r2,r2,-1
   1612c:	e0bff915 	stw	r2,-28(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
   16130:	e0bff917 	ldw	r2,-28(fp)
   16134:	10000526 	beq	r2,zero,1614c <altera_avalon_jtag_uart_irq+0x1ac>
   16138:	e0bffa17 	ldw	r2,-24(fp)
   1613c:	10c00d17 	ldw	r3,52(r2)
   16140:	e0bffa17 	ldw	r2,-24(fp)
   16144:	10800c17 	ldw	r2,48(r2)
   16148:	18bfe51e 	bne	r3,r2,160e0 <__alt_data_end+0xf00160e0>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
   1614c:	e0bff917 	ldw	r2,-28(fp)
   16150:	103f9d26 	beq	r2,zero,15fc8 <__alt_data_end+0xf0015fc8>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
   16154:	e0bffa17 	ldw	r2,-24(fp)
   16158:	10c00817 	ldw	r3,32(r2)
   1615c:	00bfff44 	movi	r2,-3
   16160:	1886703a 	and	r3,r3,r2
   16164:	e0bffa17 	ldw	r2,-24(fp)
   16168:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   1616c:	e0bffa17 	ldw	r2,-24(fp)
   16170:	10800017 	ldw	r2,0(r2)
   16174:	10800104 	addi	r2,r2,4
   16178:	1007883a 	mov	r3,r2
   1617c:	e0bffa17 	ldw	r2,-24(fp)
   16180:	10800817 	ldw	r2,32(r2)
   16184:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   16188:	e0bffb17 	ldw	r2,-20(fp)
   1618c:	10800104 	addi	r2,r2,4
   16190:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
   16194:	003f8c06 	br	15fc8 <__alt_data_end+0xf0015fc8>
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
      break;
   16198:	0001883a 	nop
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
      }
    }
  }
}
   1619c:	0001883a 	nop
   161a0:	e037883a 	mov	sp,fp
   161a4:	df000017 	ldw	fp,0(sp)
   161a8:	dec00104 	addi	sp,sp,4
   161ac:	f800283a 	ret

000161b0 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
   161b0:	defff804 	addi	sp,sp,-32
   161b4:	df000715 	stw	fp,28(sp)
   161b8:	df000704 	addi	fp,sp,28
   161bc:	e13ffb15 	stw	r4,-20(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
   161c0:	e0bffb17 	ldw	r2,-20(fp)
   161c4:	e0bff915 	stw	r2,-28(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
   161c8:	e0bff917 	ldw	r2,-28(fp)
   161cc:	10800017 	ldw	r2,0(r2)
   161d0:	10800104 	addi	r2,r2,4
   161d4:	10800037 	ldwio	r2,0(r2)
   161d8:	e0bffa15 	stw	r2,-24(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
   161dc:	e0bffa17 	ldw	r2,-24(fp)
   161e0:	1081000c 	andi	r2,r2,1024
   161e4:	10000b26 	beq	r2,zero,16214 <altera_avalon_jtag_uart_timeout+0x64>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
   161e8:	e0bff917 	ldw	r2,-28(fp)
   161ec:	10800017 	ldw	r2,0(r2)
   161f0:	10800104 	addi	r2,r2,4
   161f4:	1007883a 	mov	r3,r2
   161f8:	e0bff917 	ldw	r2,-28(fp)
   161fc:	10800817 	ldw	r2,32(r2)
   16200:	10810014 	ori	r2,r2,1024
   16204:	18800035 	stwio	r2,0(r3)
    sp->host_inactive = 0;
   16208:	e0bff917 	ldw	r2,-28(fp)
   1620c:	10000915 	stw	zero,36(r2)
   16210:	00000a06 	br	1623c <altera_avalon_jtag_uart_timeout+0x8c>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
   16214:	e0bff917 	ldw	r2,-28(fp)
   16218:	10c00917 	ldw	r3,36(r2)
   1621c:	00a00034 	movhi	r2,32768
   16220:	10bfff04 	addi	r2,r2,-4
   16224:	10c00536 	bltu	r2,r3,1623c <altera_avalon_jtag_uart_timeout+0x8c>
    sp->host_inactive++;
   16228:	e0bff917 	ldw	r2,-28(fp)
   1622c:	10800917 	ldw	r2,36(r2)
   16230:	10c00044 	addi	r3,r2,1
   16234:	e0bff917 	ldw	r2,-28(fp)
   16238:	10c00915 	stw	r3,36(r2)
   1623c:	d0a05497 	ldw	r2,-32430(gp)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
   16240:	e037883a 	mov	sp,fp
   16244:	df000017 	ldw	fp,0(sp)
   16248:	dec00104 	addi	sp,sp,4
   1624c:	f800283a 	ret

00016250 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
   16250:	defffd04 	addi	sp,sp,-12
   16254:	df000215 	stw	fp,8(sp)
   16258:	df000204 	addi	fp,sp,8
   1625c:	e13ffe15 	stw	r4,-8(fp)
   16260:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
   16264:	00000506 	br	1627c <altera_avalon_jtag_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
   16268:	e0bfff17 	ldw	r2,-4(fp)
   1626c:	1090000c 	andi	r2,r2,16384
   16270:	10000226 	beq	r2,zero,1627c <altera_avalon_jtag_uart_close+0x2c>
      return -EWOULDBLOCK; 
   16274:	00bffd44 	movi	r2,-11
   16278:	00000b06 	br	162a8 <altera_avalon_jtag_uart_close+0x58>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
   1627c:	e0bffe17 	ldw	r2,-8(fp)
   16280:	10c00d17 	ldw	r3,52(r2)
   16284:	e0bffe17 	ldw	r2,-8(fp)
   16288:	10800c17 	ldw	r2,48(r2)
   1628c:	18800526 	beq	r3,r2,162a4 <altera_avalon_jtag_uart_close+0x54>
   16290:	e0bffe17 	ldw	r2,-8(fp)
   16294:	10c00917 	ldw	r3,36(r2)
   16298:	e0bffe17 	ldw	r2,-8(fp)
   1629c:	10800117 	ldw	r2,4(r2)
   162a0:	18bff136 	bltu	r3,r2,16268 <__alt_data_end+0xf0016268>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
   162a4:	0005883a 	mov	r2,zero
}
   162a8:	e037883a 	mov	sp,fp
   162ac:	df000017 	ldw	fp,0(sp)
   162b0:	dec00104 	addi	sp,sp,4
   162b4:	f800283a 	ret

000162b8 <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
   162b8:	defffa04 	addi	sp,sp,-24
   162bc:	df000515 	stw	fp,20(sp)
   162c0:	df000504 	addi	fp,sp,20
   162c4:	e13ffd15 	stw	r4,-12(fp)
   162c8:	e17ffe15 	stw	r5,-8(fp)
   162cc:	e1bfff15 	stw	r6,-4(fp)
  int rc = -ENOTTY;
   162d0:	00bff9c4 	movi	r2,-25
   162d4:	e0bffb15 	stw	r2,-20(fp)

  switch (req)
   162d8:	e0bffe17 	ldw	r2,-8(fp)
   162dc:	10da8060 	cmpeqi	r3,r2,27137
   162e0:	1800031e 	bne	r3,zero,162f0 <altera_avalon_jtag_uart_ioctl+0x38>
   162e4:	109a80a0 	cmpeqi	r2,r2,27138
   162e8:	1000181e 	bne	r2,zero,1634c <altera_avalon_jtag_uart_ioctl+0x94>
      rc = 0;
    }
    break;

  default:
    break;
   162ec:	00002906 	br	16394 <altera_avalon_jtag_uart_ioctl+0xdc>

  switch (req)
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
   162f0:	e0bffd17 	ldw	r2,-12(fp)
   162f4:	10c00117 	ldw	r3,4(r2)
   162f8:	00a00034 	movhi	r2,32768
   162fc:	10bfffc4 	addi	r2,r2,-1
   16300:	18802126 	beq	r3,r2,16388 <altera_avalon_jtag_uart_ioctl+0xd0>
    {
      int timeout = *((int *)arg);
   16304:	e0bfff17 	ldw	r2,-4(fp)
   16308:	10800017 	ldw	r2,0(r2)
   1630c:	e0bffc15 	stw	r2,-16(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
   16310:	e0bffc17 	ldw	r2,-16(fp)
   16314:	10800090 	cmplti	r2,r2,2
   16318:	1000061e 	bne	r2,zero,16334 <altera_avalon_jtag_uart_ioctl+0x7c>
   1631c:	e0fffc17 	ldw	r3,-16(fp)
   16320:	00a00034 	movhi	r2,32768
   16324:	10bfffc4 	addi	r2,r2,-1
   16328:	18800226 	beq	r3,r2,16334 <altera_avalon_jtag_uart_ioctl+0x7c>
   1632c:	e0bffc17 	ldw	r2,-16(fp)
   16330:	00000206 	br	1633c <altera_avalon_jtag_uart_ioctl+0x84>
   16334:	00a00034 	movhi	r2,32768
   16338:	10bfff84 	addi	r2,r2,-2
   1633c:	e0fffd17 	ldw	r3,-12(fp)
   16340:	18800115 	stw	r2,4(r3)
      rc = 0;
   16344:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
   16348:	00000f06 	br	16388 <altera_avalon_jtag_uart_ioctl+0xd0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
   1634c:	e0bffd17 	ldw	r2,-12(fp)
   16350:	10c00117 	ldw	r3,4(r2)
   16354:	00a00034 	movhi	r2,32768
   16358:	10bfffc4 	addi	r2,r2,-1
   1635c:	18800c26 	beq	r3,r2,16390 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
   16360:	e0bffd17 	ldw	r2,-12(fp)
   16364:	10c00917 	ldw	r3,36(r2)
   16368:	e0bffd17 	ldw	r2,-12(fp)
   1636c:	10800117 	ldw	r2,4(r2)
   16370:	1885803a 	cmpltu	r2,r3,r2
   16374:	10c03fcc 	andi	r3,r2,255
   16378:	e0bfff17 	ldw	r2,-4(fp)
   1637c:	10c00015 	stw	r3,0(r2)
      rc = 0;
   16380:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
   16384:	00000206 	br	16390 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      int timeout = *((int *)arg);
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
      rc = 0;
    }
    break;
   16388:	0001883a 	nop
   1638c:	00000106 	br	16394 <altera_avalon_jtag_uart_ioctl+0xdc>
    if (sp->timeout != INT_MAX)
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
      rc = 0;
    }
    break;
   16390:	0001883a 	nop

  default:
    break;
  }

  return rc;
   16394:	e0bffb17 	ldw	r2,-20(fp)
}
   16398:	e037883a 	mov	sp,fp
   1639c:	df000017 	ldw	fp,0(sp)
   163a0:	dec00104 	addi	sp,sp,4
   163a4:	f800283a 	ret

000163a8 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
   163a8:	defff304 	addi	sp,sp,-52
   163ac:	dfc00c15 	stw	ra,48(sp)
   163b0:	df000b15 	stw	fp,44(sp)
   163b4:	df000b04 	addi	fp,sp,44
   163b8:	e13ffc15 	stw	r4,-16(fp)
   163bc:	e17ffd15 	stw	r5,-12(fp)
   163c0:	e1bffe15 	stw	r6,-8(fp)
   163c4:	e1ffff15 	stw	r7,-4(fp)
  char * ptr = buffer;
   163c8:	e0bffd17 	ldw	r2,-12(fp)
   163cc:	e0bff515 	stw	r2,-44(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
   163d0:	00004706 	br	164f0 <altera_avalon_jtag_uart_read+0x148>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
   163d4:	e0bffc17 	ldw	r2,-16(fp)
   163d8:	10800a17 	ldw	r2,40(r2)
   163dc:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
   163e0:	e0bffc17 	ldw	r2,-16(fp)
   163e4:	10800b17 	ldw	r2,44(r2)
   163e8:	e0bff815 	stw	r2,-32(fp)

      if (in >= out)
   163ec:	e0fff717 	ldw	r3,-36(fp)
   163f0:	e0bff817 	ldw	r2,-32(fp)
   163f4:	18800536 	bltu	r3,r2,1640c <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
   163f8:	e0fff717 	ldw	r3,-36(fp)
   163fc:	e0bff817 	ldw	r2,-32(fp)
   16400:	1885c83a 	sub	r2,r3,r2
   16404:	e0bff615 	stw	r2,-40(fp)
   16408:	00000406 	br	1641c <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
   1640c:	00c20004 	movi	r3,2048
   16410:	e0bff817 	ldw	r2,-32(fp)
   16414:	1885c83a 	sub	r2,r3,r2
   16418:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
   1641c:	e0bff617 	ldw	r2,-40(fp)
   16420:	10001e26 	beq	r2,zero,1649c <altera_avalon_jtag_uart_read+0xf4>
        break; /* No more data available */

      if (n > space)
   16424:	e0fffe17 	ldw	r3,-8(fp)
   16428:	e0bff617 	ldw	r2,-40(fp)
   1642c:	1880022e 	bgeu	r3,r2,16438 <altera_avalon_jtag_uart_read+0x90>
        n = space;
   16430:	e0bffe17 	ldw	r2,-8(fp)
   16434:	e0bff615 	stw	r2,-40(fp)

      memcpy(ptr, sp->rx_buf + out, n);
   16438:	e0bffc17 	ldw	r2,-16(fp)
   1643c:	10c00e04 	addi	r3,r2,56
   16440:	e0bff817 	ldw	r2,-32(fp)
   16444:	1885883a 	add	r2,r3,r2
   16448:	e1bff617 	ldw	r6,-40(fp)
   1644c:	100b883a 	mov	r5,r2
   16450:	e13ff517 	ldw	r4,-44(fp)
   16454:	000774c0 	call	774c <memcpy>
      ptr   += n;
   16458:	e0fff517 	ldw	r3,-44(fp)
   1645c:	e0bff617 	ldw	r2,-40(fp)
   16460:	1885883a 	add	r2,r3,r2
   16464:	e0bff515 	stw	r2,-44(fp)
      space -= n;
   16468:	e0fffe17 	ldw	r3,-8(fp)
   1646c:	e0bff617 	ldw	r2,-40(fp)
   16470:	1885c83a 	sub	r2,r3,r2
   16474:	e0bffe15 	stw	r2,-8(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   16478:	e0fff817 	ldw	r3,-32(fp)
   1647c:	e0bff617 	ldw	r2,-40(fp)
   16480:	1885883a 	add	r2,r3,r2
   16484:	10c1ffcc 	andi	r3,r2,2047
   16488:	e0bffc17 	ldw	r2,-16(fp)
   1648c:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
   16490:	e0bffe17 	ldw	r2,-8(fp)
   16494:	00bfcf16 	blt	zero,r2,163d4 <__alt_data_end+0xf00163d4>
   16498:	00000106 	br	164a0 <altera_avalon_jtag_uart_read+0xf8>
        n = in - out;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;

      if (n == 0)
        break; /* No more data available */
   1649c:	0001883a 	nop
      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
   164a0:	e0fff517 	ldw	r3,-44(fp)
   164a4:	e0bffd17 	ldw	r2,-12(fp)
   164a8:	1880141e 	bne	r3,r2,164fc <altera_avalon_jtag_uart_read+0x154>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
   164ac:	e0bfff17 	ldw	r2,-4(fp)
   164b0:	1090000c 	andi	r2,r2,16384
   164b4:	1000131e 	bne	r2,zero,16504 <altera_avalon_jtag_uart_read+0x15c>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
   164b8:	0001883a 	nop
   164bc:	e0bffc17 	ldw	r2,-16(fp)
   164c0:	10c00a17 	ldw	r3,40(r2)
   164c4:	e0bff717 	ldw	r2,-36(fp)
   164c8:	1880051e 	bne	r3,r2,164e0 <altera_avalon_jtag_uart_read+0x138>
   164cc:	e0bffc17 	ldw	r2,-16(fp)
   164d0:	10c00917 	ldw	r3,36(r2)
   164d4:	e0bffc17 	ldw	r2,-16(fp)
   164d8:	10800117 	ldw	r2,4(r2)
   164dc:	18bff736 	bltu	r3,r2,164bc <__alt_data_end+0xf00164bc>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
   164e0:	e0bffc17 	ldw	r2,-16(fp)
   164e4:	10c00a17 	ldw	r3,40(r2)
   164e8:	e0bff717 	ldw	r2,-36(fp)
   164ec:	18800726 	beq	r3,r2,1650c <altera_avalon_jtag_uart_read+0x164>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
   164f0:	e0bffe17 	ldw	r2,-8(fp)
   164f4:	00bfb716 	blt	zero,r2,163d4 <__alt_data_end+0xf00163d4>
   164f8:	00000506 	br	16510 <altera_avalon_jtag_uart_read+0x168>
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
      break;
   164fc:	0001883a 	nop
   16500:	00000306 	br	16510 <altera_avalon_jtag_uart_read+0x168>

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
      break;
   16504:	0001883a 	nop
   16508:	00000106 	br	16510 <altera_avalon_jtag_uart_read+0x168>
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
      break;
   1650c:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
   16510:	e0fff517 	ldw	r3,-44(fp)
   16514:	e0bffd17 	ldw	r2,-12(fp)
   16518:	18801826 	beq	r3,r2,1657c <altera_avalon_jtag_uart_read+0x1d4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   1651c:	0005303a 	rdctl	r2,status
   16520:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   16524:	e0fffb17 	ldw	r3,-20(fp)
   16528:	00bfff84 	movi	r2,-2
   1652c:	1884703a 	and	r2,r3,r2
   16530:	1001703a 	wrctl	status,r2
  
  return context;
   16534:	e0bffb17 	ldw	r2,-20(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
   16538:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   1653c:	e0bffc17 	ldw	r2,-16(fp)
   16540:	10800817 	ldw	r2,32(r2)
   16544:	10c00054 	ori	r3,r2,1
   16548:	e0bffc17 	ldw	r2,-16(fp)
   1654c:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   16550:	e0bffc17 	ldw	r2,-16(fp)
   16554:	10800017 	ldw	r2,0(r2)
   16558:	10800104 	addi	r2,r2,4
   1655c:	1007883a 	mov	r3,r2
   16560:	e0bffc17 	ldw	r2,-16(fp)
   16564:	10800817 	ldw	r2,32(r2)
   16568:	18800035 	stwio	r2,0(r3)
   1656c:	e0bffa17 	ldw	r2,-24(fp)
   16570:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   16574:	e0bff917 	ldw	r2,-28(fp)
   16578:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
   1657c:	e0fff517 	ldw	r3,-44(fp)
   16580:	e0bffd17 	ldw	r2,-12(fp)
   16584:	18800426 	beq	r3,r2,16598 <altera_avalon_jtag_uart_read+0x1f0>
    return ptr - buffer;
   16588:	e0fff517 	ldw	r3,-44(fp)
   1658c:	e0bffd17 	ldw	r2,-12(fp)
   16590:	1885c83a 	sub	r2,r3,r2
   16594:	00000606 	br	165b0 <altera_avalon_jtag_uart_read+0x208>
  else if (flags & O_NONBLOCK)
   16598:	e0bfff17 	ldw	r2,-4(fp)
   1659c:	1090000c 	andi	r2,r2,16384
   165a0:	10000226 	beq	r2,zero,165ac <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
   165a4:	00bffd44 	movi	r2,-11
   165a8:	00000106 	br	165b0 <altera_avalon_jtag_uart_read+0x208>
  else
    return -EIO;
   165ac:	00bffec4 	movi	r2,-5
}
   165b0:	e037883a 	mov	sp,fp
   165b4:	dfc00117 	ldw	ra,4(sp)
   165b8:	df000017 	ldw	fp,0(sp)
   165bc:	dec00204 	addi	sp,sp,8
   165c0:	f800283a 	ret

000165c4 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
   165c4:	defff304 	addi	sp,sp,-52
   165c8:	dfc00c15 	stw	ra,48(sp)
   165cc:	df000b15 	stw	fp,44(sp)
   165d0:	df000b04 	addi	fp,sp,44
   165d4:	e13ffc15 	stw	r4,-16(fp)
   165d8:	e17ffd15 	stw	r5,-12(fp)
   165dc:	e1bffe15 	stw	r6,-8(fp)
   165e0:	e1ffff15 	stw	r7,-4(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
   165e4:	e03ff515 	stw	zero,-44(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
   165e8:	e0bffd17 	ldw	r2,-12(fp)
   165ec:	e0bff715 	stw	r2,-36(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
   165f0:	00003706 	br	166d0 <altera_avalon_jtag_uart_write+0x10c>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
   165f4:	e0bffc17 	ldw	r2,-16(fp)
   165f8:	10800c17 	ldw	r2,48(r2)
   165fc:	e0bff915 	stw	r2,-28(fp)
      out = sp->tx_out;
   16600:	e0bffc17 	ldw	r2,-16(fp)
   16604:	10800d17 	ldw	r2,52(r2)
   16608:	e0bff515 	stw	r2,-44(fp)

      if (in < out)
   1660c:	e0fff917 	ldw	r3,-28(fp)
   16610:	e0bff517 	ldw	r2,-44(fp)
   16614:	1880062e 	bgeu	r3,r2,16630 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
   16618:	e0fff517 	ldw	r3,-44(fp)
   1661c:	e0bff917 	ldw	r2,-28(fp)
   16620:	1885c83a 	sub	r2,r3,r2
   16624:	10bfffc4 	addi	r2,r2,-1
   16628:	e0bff615 	stw	r2,-40(fp)
   1662c:	00000b06 	br	1665c <altera_avalon_jtag_uart_write+0x98>
      else if (out > 0)
   16630:	e0bff517 	ldw	r2,-44(fp)
   16634:	10000526 	beq	r2,zero,1664c <altera_avalon_jtag_uart_write+0x88>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
   16638:	00c20004 	movi	r3,2048
   1663c:	e0bff917 	ldw	r2,-28(fp)
   16640:	1885c83a 	sub	r2,r3,r2
   16644:	e0bff615 	stw	r2,-40(fp)
   16648:	00000406 	br	1665c <altera_avalon_jtag_uart_write+0x98>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
   1664c:	00c1ffc4 	movi	r3,2047
   16650:	e0bff917 	ldw	r2,-28(fp)
   16654:	1885c83a 	sub	r2,r3,r2
   16658:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
   1665c:	e0bff617 	ldw	r2,-40(fp)
   16660:	10001e26 	beq	r2,zero,166dc <altera_avalon_jtag_uart_write+0x118>
        break;

      if (n > count)
   16664:	e0fffe17 	ldw	r3,-8(fp)
   16668:	e0bff617 	ldw	r2,-40(fp)
   1666c:	1880022e 	bgeu	r3,r2,16678 <altera_avalon_jtag_uart_write+0xb4>
        n = count;
   16670:	e0bffe17 	ldw	r2,-8(fp)
   16674:	e0bff615 	stw	r2,-40(fp)

      memcpy(sp->tx_buf + in, ptr, n);
   16678:	e0bffc17 	ldw	r2,-16(fp)
   1667c:	10c20e04 	addi	r3,r2,2104
   16680:	e0bff917 	ldw	r2,-28(fp)
   16684:	1885883a 	add	r2,r3,r2
   16688:	e1bff617 	ldw	r6,-40(fp)
   1668c:	e17ffd17 	ldw	r5,-12(fp)
   16690:	1009883a 	mov	r4,r2
   16694:	000774c0 	call	774c <memcpy>
      ptr   += n;
   16698:	e0fffd17 	ldw	r3,-12(fp)
   1669c:	e0bff617 	ldw	r2,-40(fp)
   166a0:	1885883a 	add	r2,r3,r2
   166a4:	e0bffd15 	stw	r2,-12(fp)
      count -= n;
   166a8:	e0fffe17 	ldw	r3,-8(fp)
   166ac:	e0bff617 	ldw	r2,-40(fp)
   166b0:	1885c83a 	sub	r2,r3,r2
   166b4:	e0bffe15 	stw	r2,-8(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   166b8:	e0fff917 	ldw	r3,-28(fp)
   166bc:	e0bff617 	ldw	r2,-40(fp)
   166c0:	1885883a 	add	r2,r3,r2
   166c4:	10c1ffcc 	andi	r3,r2,2047
   166c8:	e0bffc17 	ldw	r2,-16(fp)
   166cc:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
   166d0:	e0bffe17 	ldw	r2,-8(fp)
   166d4:	00bfc716 	blt	zero,r2,165f4 <__alt_data_end+0xf00165f4>
   166d8:	00000106 	br	166e0 <altera_avalon_jtag_uart_write+0x11c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;

      if (n == 0)
        break;
   166dc:	0001883a 	nop
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   166e0:	0005303a 	rdctl	r2,status
   166e4:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   166e8:	e0fffb17 	ldw	r3,-20(fp)
   166ec:	00bfff84 	movi	r2,-2
   166f0:	1884703a 	and	r2,r3,r2
   166f4:	1001703a 	wrctl	status,r2
  
  return context;
   166f8:	e0bffb17 	ldw	r2,-20(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
   166fc:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
   16700:	e0bffc17 	ldw	r2,-16(fp)
   16704:	10800817 	ldw	r2,32(r2)
   16708:	10c00094 	ori	r3,r2,2
   1670c:	e0bffc17 	ldw	r2,-16(fp)
   16710:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   16714:	e0bffc17 	ldw	r2,-16(fp)
   16718:	10800017 	ldw	r2,0(r2)
   1671c:	10800104 	addi	r2,r2,4
   16720:	1007883a 	mov	r3,r2
   16724:	e0bffc17 	ldw	r2,-16(fp)
   16728:	10800817 	ldw	r2,32(r2)
   1672c:	18800035 	stwio	r2,0(r3)
   16730:	e0bffa17 	ldw	r2,-24(fp)
   16734:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   16738:	e0bff817 	ldw	r2,-32(fp)
   1673c:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
   16740:	e0bffe17 	ldw	r2,-8(fp)
   16744:	0080100e 	bge	zero,r2,16788 <altera_avalon_jtag_uart_write+0x1c4>
    {
      if (flags & O_NONBLOCK)
   16748:	e0bfff17 	ldw	r2,-4(fp)
   1674c:	1090000c 	andi	r2,r2,16384
   16750:	1000101e 	bne	r2,zero,16794 <altera_avalon_jtag_uart_write+0x1d0>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
   16754:	0001883a 	nop
   16758:	e0bffc17 	ldw	r2,-16(fp)
   1675c:	10c00d17 	ldw	r3,52(r2)
   16760:	e0bff517 	ldw	r2,-44(fp)
   16764:	1880051e 	bne	r3,r2,1677c <altera_avalon_jtag_uart_write+0x1b8>
   16768:	e0bffc17 	ldw	r2,-16(fp)
   1676c:	10c00917 	ldw	r3,36(r2)
   16770:	e0bffc17 	ldw	r2,-16(fp)
   16774:	10800117 	ldw	r2,4(r2)
   16778:	18bff736 	bltu	r3,r2,16758 <__alt_data_end+0xf0016758>
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
   1677c:	e0bffc17 	ldw	r2,-16(fp)
   16780:	10800917 	ldw	r2,36(r2)
   16784:	1000051e 	bne	r2,zero,1679c <altera_avalon_jtag_uart_write+0x1d8>
         break;
    }
  }
  while (count > 0);
   16788:	e0bffe17 	ldw	r2,-8(fp)
   1678c:	00bfd016 	blt	zero,r2,166d0 <__alt_data_end+0xf00166d0>
   16790:	00000306 	br	167a0 <altera_avalon_jtag_uart_write+0x1dc>
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    {
      if (flags & O_NONBLOCK)
        break;
   16794:	0001883a 	nop
   16798:	00000106 	br	167a0 <altera_avalon_jtag_uart_write+0x1dc>
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
         break;
   1679c:	0001883a 	nop
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
   167a0:	e0fffd17 	ldw	r3,-12(fp)
   167a4:	e0bff717 	ldw	r2,-36(fp)
   167a8:	18800426 	beq	r3,r2,167bc <altera_avalon_jtag_uart_write+0x1f8>
    return ptr - start;
   167ac:	e0fffd17 	ldw	r3,-12(fp)
   167b0:	e0bff717 	ldw	r2,-36(fp)
   167b4:	1885c83a 	sub	r2,r3,r2
   167b8:	00000606 	br	167d4 <altera_avalon_jtag_uart_write+0x210>
  else if (flags & O_NONBLOCK)
   167bc:	e0bfff17 	ldw	r2,-4(fp)
   167c0:	1090000c 	andi	r2,r2,16384
   167c4:	10000226 	beq	r2,zero,167d0 <altera_avalon_jtag_uart_write+0x20c>
    return -EWOULDBLOCK;
   167c8:	00bffd44 	movi	r2,-11
   167cc:	00000106 	br	167d4 <altera_avalon_jtag_uart_write+0x210>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
   167d0:	00bffec4 	movi	r2,-5
}
   167d4:	e037883a 	mov	sp,fp
   167d8:	dfc00117 	ldw	ra,4(sp)
   167dc:	df000017 	ldw	fp,0(sp)
   167e0:	dec00204 	addi	sp,sp,8
   167e4:	f800283a 	ret

000167e8 <lcd_write_command>:

/* --------------------------------------------------------------------- */

static void lcd_write_command(altera_avalon_lcd_16207_state* sp, 
  unsigned char command)
{
   167e8:	defffa04 	addi	sp,sp,-24
   167ec:	dfc00515 	stw	ra,20(sp)
   167f0:	df000415 	stw	fp,16(sp)
   167f4:	df000404 	addi	fp,sp,16
   167f8:	e13ffe15 	stw	r4,-8(fp)
   167fc:	2805883a 	mov	r2,r5
   16800:	e0bfff05 	stb	r2,-4(fp)
  unsigned int base = sp->base;
   16804:	e0bffe17 	ldw	r2,-8(fp)
   16808:	10800017 	ldw	r2,0(r2)
   1680c:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
   16810:	008003f4 	movhi	r2,15
   16814:	10909004 	addi	r2,r2,16960
   16818:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
   1681c:	e0bffe17 	ldw	r2,-8(fp)
   16820:	10800803 	ldbu	r2,32(r2)
   16824:	10803fcc 	andi	r2,r2,255
   16828:	1080201c 	xori	r2,r2,128
   1682c:	10bfe004 	addi	r2,r2,-128
   16830:	1000151e 	bne	r2,zero,16888 <lcd_write_command+0xa0>
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   16834:	00000906 	br	1685c <lcd_write_command+0x74>
    if (--i == 0)
   16838:	e0bffc17 	ldw	r2,-16(fp)
   1683c:	10bfffc4 	addi	r2,r2,-1
   16840:	e0bffc15 	stw	r2,-16(fp)
   16844:	e0bffc17 	ldw	r2,-16(fp)
   16848:	1000041e 	bne	r2,zero,1685c <lcd_write_command+0x74>
    {
      sp->broken = 1;
   1684c:	e0bffe17 	ldw	r2,-8(fp)
   16850:	00c00044 	movi	r3,1
   16854:	10c00805 	stb	r3,32(r2)
      return;
   16858:	00000c06 	br	1688c <lcd_write_command+0xa4>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   1685c:	e0bffd17 	ldw	r2,-12(fp)
   16860:	10800104 	addi	r2,r2,4
   16864:	10800037 	ldwio	r2,0(r2)
   16868:	1080200c 	andi	r2,r2,128
   1686c:	103ff21e 	bne	r2,zero,16838 <__alt_data_end+0xf0016838>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
   16870:	01001904 	movi	r4,100
   16874:	00199b80 	call	199b8 <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, command);
   16878:	e0bffd17 	ldw	r2,-12(fp)
   1687c:	e0ffff03 	ldbu	r3,-4(fp)
   16880:	10c00035 	stwio	r3,0(r2)
   16884:	00000106 	br	1688c <lcd_write_command+0xa4>
   */
  int i = 1000000;

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;
   16888:	0001883a 	nop
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);

  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, command);
}
   1688c:	e037883a 	mov	sp,fp
   16890:	dfc00117 	ldw	ra,4(sp)
   16894:	df000017 	ldw	fp,0(sp)
   16898:	dec00204 	addi	sp,sp,8
   1689c:	f800283a 	ret

000168a0 <lcd_write_data>:

/* --------------------------------------------------------------------- */

static void lcd_write_data(altera_avalon_lcd_16207_state* sp, 
  unsigned char data)
{
   168a0:	defffa04 	addi	sp,sp,-24
   168a4:	dfc00515 	stw	ra,20(sp)
   168a8:	df000415 	stw	fp,16(sp)
   168ac:	df000404 	addi	fp,sp,16
   168b0:	e13ffe15 	stw	r4,-8(fp)
   168b4:	2805883a 	mov	r2,r5
   168b8:	e0bfff05 	stb	r2,-4(fp)
  unsigned int base = sp->base;
   168bc:	e0bffe17 	ldw	r2,-8(fp)
   168c0:	10800017 	ldw	r2,0(r2)
   168c4:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
   168c8:	008003f4 	movhi	r2,15
   168cc:	10909004 	addi	r2,r2,16960
   168d0:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
   168d4:	e0bffe17 	ldw	r2,-8(fp)
   168d8:	10800803 	ldbu	r2,32(r2)
   168dc:	10803fcc 	andi	r2,r2,255
   168e0:	1080201c 	xori	r2,r2,128
   168e4:	10bfe004 	addi	r2,r2,-128
   168e8:	10001d1e 	bne	r2,zero,16960 <lcd_write_data+0xc0>
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   168ec:	00000906 	br	16914 <lcd_write_data+0x74>
    if (--i == 0)
   168f0:	e0bffc17 	ldw	r2,-16(fp)
   168f4:	10bfffc4 	addi	r2,r2,-1
   168f8:	e0bffc15 	stw	r2,-16(fp)
   168fc:	e0bffc17 	ldw	r2,-16(fp)
   16900:	1000041e 	bne	r2,zero,16914 <lcd_write_data+0x74>
    {
      sp->broken = 1;
   16904:	e0bffe17 	ldw	r2,-8(fp)
   16908:	00c00044 	movi	r3,1
   1690c:	10c00805 	stb	r3,32(r2)
      return;
   16910:	00001406 	br	16964 <lcd_write_data+0xc4>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   16914:	e0bffd17 	ldw	r2,-12(fp)
   16918:	10800104 	addi	r2,r2,4
   1691c:	10800037 	ldwio	r2,0(r2)
   16920:	1080200c 	andi	r2,r2,128
   16924:	103ff21e 	bne	r2,zero,168f0 <__alt_data_end+0xf00168f0>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
   16928:	01001904 	movi	r4,100
   1692c:	00199b80 	call	199b8 <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_DATA(base, data);
   16930:	e0bffd17 	ldw	r2,-12(fp)
   16934:	10800204 	addi	r2,r2,8
   16938:	1007883a 	mov	r3,r2
   1693c:	e0bfff03 	ldbu	r2,-4(fp)
   16940:	18800035 	stwio	r2,0(r3)

  sp->address++;
   16944:	e0bffe17 	ldw	r2,-8(fp)
   16948:	108008c3 	ldbu	r2,35(r2)
   1694c:	10800044 	addi	r2,r2,1
   16950:	1007883a 	mov	r3,r2
   16954:	e0bffe17 	ldw	r2,-8(fp)
   16958:	10c008c5 	stb	r3,35(r2)
   1695c:	00000106 	br	16964 <lcd_write_data+0xc4>
   */
  int i = 1000000;

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;
   16960:	0001883a 	nop
  usleep(100);

  IOWR_ALTERA_AVALON_LCD_16207_DATA(base, data);

  sp->address++;
}
   16964:	e037883a 	mov	sp,fp
   16968:	dfc00117 	ldw	ra,4(sp)
   1696c:	df000017 	ldw	fp,0(sp)
   16970:	dec00204 	addi	sp,sp,8
   16974:	f800283a 	ret

00016978 <lcd_clear_screen>:

/* --------------------------------------------------------------------- */

static void lcd_clear_screen(altera_avalon_lcd_16207_state* sp)
{
   16978:	defffc04 	addi	sp,sp,-16
   1697c:	dfc00315 	stw	ra,12(sp)
   16980:	df000215 	stw	fp,8(sp)
   16984:	df000204 	addi	fp,sp,8
   16988:	e13fff15 	stw	r4,-4(fp)
  int y;

  lcd_write_command(sp, LCD_CMD_CLEAR);
   1698c:	01400044 	movi	r5,1
   16990:	e13fff17 	ldw	r4,-4(fp)
   16994:	00167e80 	call	167e8 <lcd_write_command>

  sp->x = 0;
   16998:	e0bfff17 	ldw	r2,-4(fp)
   1699c:	10000845 	stb	zero,33(r2)
  sp->y = 0;
   169a0:	e0bfff17 	ldw	r2,-4(fp)
   169a4:	10000885 	stb	zero,34(r2)
  sp->address = 0;
   169a8:	e0bfff17 	ldw	r2,-4(fp)
   169ac:	100008c5 	stb	zero,35(r2)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   169b0:	e03ffe15 	stw	zero,-8(fp)
   169b4:	00001b06 	br	16a24 <lcd_clear_screen+0xac>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
   169b8:	e0bffe17 	ldw	r2,-8(fp)
   169bc:	108018e4 	muli	r2,r2,99
   169c0:	10801004 	addi	r2,r2,64
   169c4:	e0ffff17 	ldw	r3,-4(fp)
   169c8:	1885883a 	add	r2,r3,r2
   169cc:	01801444 	movi	r6,81
   169d0:	01400804 	movi	r5,32
   169d4:	1009883a 	mov	r4,r2
   169d8:	00078940 	call	7894 <memset>
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
   169dc:	e0bffe17 	ldw	r2,-8(fp)
   169e0:	108018e4 	muli	r2,r2,99
   169e4:	10800c04 	addi	r2,r2,48
   169e8:	e0ffff17 	ldw	r3,-4(fp)
   169ec:	1885883a 	add	r2,r3,r2
   169f0:	01800404 	movi	r6,16
   169f4:	01400804 	movi	r5,32
   169f8:	1009883a 	mov	r4,r2
   169fc:	00078940 	call	7894 <memset>
    sp->line[y].width = 0;
   16a00:	e0ffff17 	ldw	r3,-4(fp)
   16a04:	e0bffe17 	ldw	r2,-8(fp)
   16a08:	108018e4 	muli	r2,r2,99
   16a0c:	1885883a 	add	r2,r3,r2
   16a10:	10802444 	addi	r2,r2,145
   16a14:	10000005 	stb	zero,0(r2)

  sp->x = 0;
  sp->y = 0;
  sp->address = 0;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   16a18:	e0bffe17 	ldw	r2,-8(fp)
   16a1c:	10800044 	addi	r2,r2,1
   16a20:	e0bffe15 	stw	r2,-8(fp)
   16a24:	e0bffe17 	ldw	r2,-8(fp)
   16a28:	10800090 	cmplti	r2,r2,2
   16a2c:	103fe21e 	bne	r2,zero,169b8 <__alt_data_end+0xf00169b8>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
    sp->line[y].width = 0;
  }
}
   16a30:	0001883a 	nop
   16a34:	e037883a 	mov	sp,fp
   16a38:	dfc00117 	ldw	ra,4(sp)
   16a3c:	df000017 	ldw	fp,0(sp)
   16a40:	dec00204 	addi	sp,sp,8
   16a44:	f800283a 	ret

00016a48 <lcd_repaint_screen>:

/* --------------------------------------------------------------------- */

static void lcd_repaint_screen(altera_avalon_lcd_16207_state* sp)
{
   16a48:	defff704 	addi	sp,sp,-36
   16a4c:	dfc00815 	stw	ra,32(sp)
   16a50:	df000715 	stw	fp,28(sp)
   16a54:	df000704 	addi	fp,sp,28
   16a58:	e13fff15 	stw	r4,-4(fp)
  /* scrollpos controls how much the lines have scrolled round.  The speed
   * each line scrolls at is controlled by its speed variable - while
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;
   16a5c:	e0bfff17 	ldw	r2,-4(fp)
   16a60:	10800943 	ldbu	r2,37(r2)
   16a64:	10803fcc 	andi	r2,r2,255
   16a68:	e0bffc15 	stw	r2,-16(fp)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   16a6c:	e03ff915 	stw	zero,-28(fp)
   16a70:	00006806 	br	16c14 <lcd_repaint_screen+0x1cc>
  {
    int width  = sp->line[y].width;
   16a74:	e0ffff17 	ldw	r3,-4(fp)
   16a78:	e0bff917 	ldw	r2,-28(fp)
   16a7c:	108018e4 	muli	r2,r2,99
   16a80:	1885883a 	add	r2,r3,r2
   16a84:	10802444 	addi	r2,r2,145
   16a88:	10800003 	ldbu	r2,0(r2)
   16a8c:	10803fcc 	andi	r2,r2,255
   16a90:	1080201c 	xori	r2,r2,128
   16a94:	10bfe004 	addi	r2,r2,-128
   16a98:	e0bffd15 	stw	r2,-12(fp)
    int offset = (scrollpos * sp->line[y].speed) >> 8;
   16a9c:	e0ffff17 	ldw	r3,-4(fp)
   16aa0:	e0bff917 	ldw	r2,-28(fp)
   16aa4:	108018e4 	muli	r2,r2,99
   16aa8:	1885883a 	add	r2,r3,r2
   16aac:	10802484 	addi	r2,r2,146
   16ab0:	10800003 	ldbu	r2,0(r2)
   16ab4:	10c03fcc 	andi	r3,r2,255
   16ab8:	e0bffc17 	ldw	r2,-16(fp)
   16abc:	1885383a 	mul	r2,r3,r2
   16ac0:	1005d23a 	srai	r2,r2,8
   16ac4:	e0bffb15 	stw	r2,-20(fp)
    if (offset >= width)
   16ac8:	e0fffb17 	ldw	r3,-20(fp)
   16acc:	e0bffd17 	ldw	r2,-12(fp)
   16ad0:	18800116 	blt	r3,r2,16ad8 <lcd_repaint_screen+0x90>
      offset = 0;
   16ad4:	e03ffb15 	stw	zero,-20(fp)

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
   16ad8:	e03ffa15 	stw	zero,-24(fp)
   16adc:	00004706 	br	16bfc <lcd_repaint_screen+0x1b4>
    {
      char c = sp->line[y].data[(x + offset) % width];
   16ae0:	e0fffa17 	ldw	r3,-24(fp)
   16ae4:	e0bffb17 	ldw	r2,-20(fp)
   16ae8:	1885883a 	add	r2,r3,r2
   16aec:	e0fffd17 	ldw	r3,-12(fp)
   16af0:	10c9283a 	div	r4,r2,r3
   16af4:	e0fffd17 	ldw	r3,-12(fp)
   16af8:	20c7383a 	mul	r3,r4,r3
   16afc:	10c5c83a 	sub	r2,r2,r3
   16b00:	e13fff17 	ldw	r4,-4(fp)
   16b04:	e0fff917 	ldw	r3,-28(fp)
   16b08:	18c018e4 	muli	r3,r3,99
   16b0c:	20c7883a 	add	r3,r4,r3
   16b10:	1885883a 	add	r2,r3,r2
   16b14:	10801004 	addi	r2,r2,64
   16b18:	10800003 	ldbu	r2,0(r2)
   16b1c:	e0bffe05 	stb	r2,-8(fp)

      /* Writing data takes 40us, so don't do it unless required */
      if (sp->line[y].visible[x] != c)
   16b20:	e0ffff17 	ldw	r3,-4(fp)
   16b24:	e0bff917 	ldw	r2,-28(fp)
   16b28:	108018e4 	muli	r2,r2,99
   16b2c:	1887883a 	add	r3,r3,r2
   16b30:	e0bffa17 	ldw	r2,-24(fp)
   16b34:	1885883a 	add	r2,r3,r2
   16b38:	10800c04 	addi	r2,r2,48
   16b3c:	10800003 	ldbu	r2,0(r2)
   16b40:	10c03fcc 	andi	r3,r2,255
   16b44:	18c0201c 	xori	r3,r3,128
   16b48:	18ffe004 	addi	r3,r3,-128
   16b4c:	e0bffe07 	ldb	r2,-8(fp)
   16b50:	18802726 	beq	r3,r2,16bf0 <lcd_repaint_screen+0x1a8>
      {
        unsigned char address = x + colstart[y];
   16b54:	e0fff917 	ldw	r3,-28(fp)
   16b58:	d0a01284 	addi	r2,gp,-32694
   16b5c:	1885883a 	add	r2,r3,r2
   16b60:	10800003 	ldbu	r2,0(r2)
   16b64:	1007883a 	mov	r3,r2
   16b68:	e0bffa17 	ldw	r2,-24(fp)
   16b6c:	1885883a 	add	r2,r3,r2
   16b70:	e0bffe45 	stb	r2,-7(fp)

        if (address != sp->address)
   16b74:	e0fffe43 	ldbu	r3,-7(fp)
   16b78:	e0bfff17 	ldw	r2,-4(fp)
   16b7c:	108008c3 	ldbu	r2,35(r2)
   16b80:	10803fcc 	andi	r2,r2,255
   16b84:	1080201c 	xori	r2,r2,128
   16b88:	10bfe004 	addi	r2,r2,-128
   16b8c:	18800a26 	beq	r3,r2,16bb8 <lcd_repaint_screen+0x170>
        {
          lcd_write_command(sp, LCD_CMD_WRITE_DATA | address);
   16b90:	e0fffe43 	ldbu	r3,-7(fp)
   16b94:	00bfe004 	movi	r2,-128
   16b98:	1884b03a 	or	r2,r3,r2
   16b9c:	10803fcc 	andi	r2,r2,255
   16ba0:	100b883a 	mov	r5,r2
   16ba4:	e13fff17 	ldw	r4,-4(fp)
   16ba8:	00167e80 	call	167e8 <lcd_write_command>
          sp->address = address;
   16bac:	e0fffe43 	ldbu	r3,-7(fp)
   16bb0:	e0bfff17 	ldw	r2,-4(fp)
   16bb4:	10c008c5 	stb	r3,35(r2)
        }

        lcd_write_data(sp, c);
   16bb8:	e0bffe03 	ldbu	r2,-8(fp)
   16bbc:	10803fcc 	andi	r2,r2,255
   16bc0:	100b883a 	mov	r5,r2
   16bc4:	e13fff17 	ldw	r4,-4(fp)
   16bc8:	00168a00 	call	168a0 <lcd_write_data>
        sp->line[y].visible[x] = c;
   16bcc:	e0ffff17 	ldw	r3,-4(fp)
   16bd0:	e0bff917 	ldw	r2,-28(fp)
   16bd4:	108018e4 	muli	r2,r2,99
   16bd8:	1887883a 	add	r3,r3,r2
   16bdc:	e0bffa17 	ldw	r2,-24(fp)
   16be0:	1885883a 	add	r2,r3,r2
   16be4:	10800c04 	addi	r2,r2,48
   16be8:	e0fffe03 	ldbu	r3,-8(fp)
   16bec:	10c00005 	stb	r3,0(r2)
    int width  = sp->line[y].width;
    int offset = (scrollpos * sp->line[y].speed) >> 8;
    if (offset >= width)
      offset = 0;

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
   16bf0:	e0bffa17 	ldw	r2,-24(fp)
   16bf4:	10800044 	addi	r2,r2,1
   16bf8:	e0bffa15 	stw	r2,-24(fp)
   16bfc:	e0bffa17 	ldw	r2,-24(fp)
   16c00:	10800410 	cmplti	r2,r2,16
   16c04:	103fb61e 	bne	r2,zero,16ae0 <__alt_data_end+0xf0016ae0>
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   16c08:	e0bff917 	ldw	r2,-28(fp)
   16c0c:	10800044 	addi	r2,r2,1
   16c10:	e0bff915 	stw	r2,-28(fp)
   16c14:	e0bff917 	ldw	r2,-28(fp)
   16c18:	10800090 	cmplti	r2,r2,2
   16c1c:	103f951e 	bne	r2,zero,16a74 <__alt_data_end+0xf0016a74>
        lcd_write_data(sp, c);
        sp->line[y].visible[x] = c;
      }
    }
  }
}
   16c20:	0001883a 	nop
   16c24:	e037883a 	mov	sp,fp
   16c28:	dfc00117 	ldw	ra,4(sp)
   16c2c:	df000017 	ldw	fp,0(sp)
   16c30:	dec00204 	addi	sp,sp,8
   16c34:	f800283a 	ret

00016c38 <lcd_scroll_up>:

/* --------------------------------------------------------------------- */

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
   16c38:	defffc04 	addi	sp,sp,-16
   16c3c:	dfc00315 	stw	ra,12(sp)
   16c40:	df000215 	stw	fp,8(sp)
   16c44:	df000204 	addi	fp,sp,8
   16c48:	e13fff15 	stw	r4,-4(fp)
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   16c4c:	e03ffe15 	stw	zero,-8(fp)
   16c50:	00001d06 	br	16cc8 <lcd_scroll_up+0x90>
  {
    if (y < ALT_LCD_HEIGHT-1)
   16c54:	e0bffe17 	ldw	r2,-8(fp)
   16c58:	00800f16 	blt	zero,r2,16c98 <lcd_scroll_up+0x60>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
   16c5c:	e0bffe17 	ldw	r2,-8(fp)
   16c60:	108018e4 	muli	r2,r2,99
   16c64:	10801004 	addi	r2,r2,64
   16c68:	e0ffff17 	ldw	r3,-4(fp)
   16c6c:	1889883a 	add	r4,r3,r2
   16c70:	e0bffe17 	ldw	r2,-8(fp)
   16c74:	10800044 	addi	r2,r2,1
   16c78:	108018e4 	muli	r2,r2,99
   16c7c:	10801004 	addi	r2,r2,64
   16c80:	e0ffff17 	ldw	r3,-4(fp)
   16c84:	1885883a 	add	r2,r3,r2
   16c88:	01801404 	movi	r6,80
   16c8c:	100b883a 	mov	r5,r2
   16c90:	000774c0 	call	774c <memcpy>
   16c94:	00000906 	br	16cbc <lcd_scroll_up+0x84>
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
   16c98:	e0bffe17 	ldw	r2,-8(fp)
   16c9c:	108018e4 	muli	r2,r2,99
   16ca0:	10801004 	addi	r2,r2,64
   16ca4:	e0ffff17 	ldw	r3,-4(fp)
   16ca8:	1885883a 	add	r2,r3,r2
   16cac:	01801404 	movi	r6,80
   16cb0:	01400804 	movi	r5,32
   16cb4:	1009883a 	mov	r4,r2
   16cb8:	00078940 	call	7894 <memset>

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   16cbc:	e0bffe17 	ldw	r2,-8(fp)
   16cc0:	10800044 	addi	r2,r2,1
   16cc4:	e0bffe15 	stw	r2,-8(fp)
   16cc8:	e0bffe17 	ldw	r2,-8(fp)
   16ccc:	10800090 	cmplti	r2,r2,2
   16cd0:	103fe01e 	bne	r2,zero,16c54 <__alt_data_end+0xf0016c54>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
  }

  sp->y--;
   16cd4:	e0bfff17 	ldw	r2,-4(fp)
   16cd8:	10800883 	ldbu	r2,34(r2)
   16cdc:	10bfffc4 	addi	r2,r2,-1
   16ce0:	1007883a 	mov	r3,r2
   16ce4:	e0bfff17 	ldw	r2,-4(fp)
   16ce8:	10c00885 	stb	r3,34(r2)
}
   16cec:	0001883a 	nop
   16cf0:	e037883a 	mov	sp,fp
   16cf4:	dfc00117 	ldw	ra,4(sp)
   16cf8:	df000017 	ldw	fp,0(sp)
   16cfc:	dec00204 	addi	sp,sp,8
   16d00:	f800283a 	ret

00016d04 <lcd_handle_escape>:

/* --------------------------------------------------------------------- */

static void lcd_handle_escape(altera_avalon_lcd_16207_state* sp, char c)
{
   16d04:	defff904 	addi	sp,sp,-28
   16d08:	dfc00615 	stw	ra,24(sp)
   16d0c:	df000515 	stw	fp,20(sp)
   16d10:	df000504 	addi	fp,sp,20
   16d14:	e13ffe15 	stw	r4,-8(fp)
   16d18:	2805883a 	mov	r2,r5
   16d1c:	e0bfff05 	stb	r2,-4(fp)
  int parm1 = 0, parm2 = 0;
   16d20:	e03ffb15 	stw	zero,-20(fp)
   16d24:	e03ffc15 	stw	zero,-16(fp)

  if (sp->escape[0] == '[')
   16d28:	e0bffe17 	ldw	r2,-8(fp)
   16d2c:	10800a03 	ldbu	r2,40(r2)
   16d30:	10803fcc 	andi	r2,r2,255
   16d34:	1080201c 	xori	r2,r2,128
   16d38:	10bfe004 	addi	r2,r2,-128
   16d3c:	108016d8 	cmpnei	r2,r2,91
   16d40:	1000411e 	bne	r2,zero,16e48 <lcd_handle_escape+0x144>
  {
    char * ptr = sp->escape+1;
   16d44:	e0bffe17 	ldw	r2,-8(fp)
   16d48:	10800a04 	addi	r2,r2,40
   16d4c:	10800044 	addi	r2,r2,1
   16d50:	e0bffd15 	stw	r2,-12(fp)
    while (isdigit(*ptr))
   16d54:	00000c06 	br	16d88 <lcd_handle_escape+0x84>
      parm1 = (parm1 * 10) + (*ptr++ - '0');
   16d58:	e0bffb17 	ldw	r2,-20(fp)
   16d5c:	10c002a4 	muli	r3,r2,10
   16d60:	e0bffd17 	ldw	r2,-12(fp)
   16d64:	11000044 	addi	r4,r2,1
   16d68:	e13ffd15 	stw	r4,-12(fp)
   16d6c:	10800003 	ldbu	r2,0(r2)
   16d70:	10803fcc 	andi	r2,r2,255
   16d74:	1080201c 	xori	r2,r2,128
   16d78:	10bfe004 	addi	r2,r2,-128
   16d7c:	10bff404 	addi	r2,r2,-48
   16d80:	1885883a 	add	r2,r3,r2
   16d84:	e0bffb15 	stw	r2,-20(fp)
  int parm1 = 0, parm2 = 0;

  if (sp->escape[0] == '[')
  {
    char * ptr = sp->escape+1;
    while (isdigit(*ptr))
   16d88:	d0e01797 	ldw	r3,-32674(gp)
   16d8c:	e0bffd17 	ldw	r2,-12(fp)
   16d90:	10800003 	ldbu	r2,0(r2)
   16d94:	10803fcc 	andi	r2,r2,255
   16d98:	1080201c 	xori	r2,r2,128
   16d9c:	10bfe004 	addi	r2,r2,-128
   16da0:	10800044 	addi	r2,r2,1
   16da4:	1885883a 	add	r2,r3,r2
   16da8:	10800003 	ldbu	r2,0(r2)
   16dac:	10803fcc 	andi	r2,r2,255
   16db0:	1080010c 	andi	r2,r2,4
   16db4:	103fe81e 	bne	r2,zero,16d58 <__alt_data_end+0xf0016d58>
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
   16db8:	e0bffd17 	ldw	r2,-12(fp)
   16dbc:	10800003 	ldbu	r2,0(r2)
   16dc0:	10803fcc 	andi	r2,r2,255
   16dc4:	1080201c 	xori	r2,r2,128
   16dc8:	10bfe004 	addi	r2,r2,-128
   16dcc:	10800ed8 	cmpnei	r2,r2,59
   16dd0:	10001f1e 	bne	r2,zero,16e50 <lcd_handle_escape+0x14c>
    {
      ptr++;
   16dd4:	e0bffd17 	ldw	r2,-12(fp)
   16dd8:	10800044 	addi	r2,r2,1
   16ddc:	e0bffd15 	stw	r2,-12(fp)
      while (isdigit(*ptr))
   16de0:	00000c06 	br	16e14 <lcd_handle_escape+0x110>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
   16de4:	e0bffc17 	ldw	r2,-16(fp)
   16de8:	10c002a4 	muli	r3,r2,10
   16dec:	e0bffd17 	ldw	r2,-12(fp)
   16df0:	11000044 	addi	r4,r2,1
   16df4:	e13ffd15 	stw	r4,-12(fp)
   16df8:	10800003 	ldbu	r2,0(r2)
   16dfc:	10803fcc 	andi	r2,r2,255
   16e00:	1080201c 	xori	r2,r2,128
   16e04:	10bfe004 	addi	r2,r2,-128
   16e08:	10bff404 	addi	r2,r2,-48
   16e0c:	1885883a 	add	r2,r3,r2
   16e10:	e0bffc15 	stw	r2,-16(fp)
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
    {
      ptr++;
      while (isdigit(*ptr))
   16e14:	d0e01797 	ldw	r3,-32674(gp)
   16e18:	e0bffd17 	ldw	r2,-12(fp)
   16e1c:	10800003 	ldbu	r2,0(r2)
   16e20:	10803fcc 	andi	r2,r2,255
   16e24:	1080201c 	xori	r2,r2,128
   16e28:	10bfe004 	addi	r2,r2,-128
   16e2c:	10800044 	addi	r2,r2,1
   16e30:	1885883a 	add	r2,r3,r2
   16e34:	10800003 	ldbu	r2,0(r2)
   16e38:	10803fcc 	andi	r2,r2,255
   16e3c:	1080010c 	andi	r2,r2,4
   16e40:	103fe81e 	bne	r2,zero,16de4 <__alt_data_end+0xf0016de4>
   16e44:	00000206 	br	16e50 <lcd_handle_escape+0x14c>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
    }
  }
  else
    parm1 = -1;
   16e48:	00bfffc4 	movi	r2,-1
   16e4c:	e0bffb15 	stw	r2,-20(fp)

  switch (c)
   16e50:	e0bfff07 	ldb	r2,-4(fp)
   16e54:	10c012a0 	cmpeqi	r3,r2,74
   16e58:	1800291e 	bne	r3,zero,16f00 <lcd_handle_escape+0x1fc>
   16e5c:	10c012c8 	cmpgei	r3,r2,75
   16e60:	1800031e 	bne	r3,zero,16e70 <lcd_handle_escape+0x16c>
   16e64:	10801220 	cmpeqi	r2,r2,72
   16e68:	1000061e 	bne	r2,zero,16e84 <lcd_handle_escape+0x180>
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
    }
    break;
  }
}
   16e6c:	00004a06 	br	16f98 <lcd_handle_escape+0x294>
    }
  }
  else
    parm1 = -1;

  switch (c)
   16e70:	10c012e0 	cmpeqi	r3,r2,75
   16e74:	1800281e 	bne	r3,zero,16f18 <lcd_handle_escape+0x214>
   16e78:	108019a0 	cmpeqi	r2,r2,102
   16e7c:	1000011e 	bne	r2,zero,16e84 <lcd_handle_escape+0x180>
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
    }
    break;
  }
}
   16e80:	00004506 	br	16f98 <lcd_handle_escape+0x294>

  switch (c)
  {
  case 'H': /* ESC '[' <y> ';' <x> 'H'  : Move cursor to location */
  case 'f': /* Same as above */
    if (parm2 > 0)
   16e84:	e0bffc17 	ldw	r2,-16(fp)
   16e88:	0080050e 	bge	zero,r2,16ea0 <lcd_handle_escape+0x19c>
      sp->x = parm2 - 1;
   16e8c:	e0bffc17 	ldw	r2,-16(fp)
   16e90:	10bfffc4 	addi	r2,r2,-1
   16e94:	1007883a 	mov	r3,r2
   16e98:	e0bffe17 	ldw	r2,-8(fp)
   16e9c:	10c00845 	stb	r3,33(r2)
    if (parm1 > 0)
   16ea0:	e0bffb17 	ldw	r2,-20(fp)
   16ea4:	0080370e 	bge	zero,r2,16f84 <lcd_handle_escape+0x280>
    {
      sp->y = parm1 - 1;
   16ea8:	e0bffb17 	ldw	r2,-20(fp)
   16eac:	10bfffc4 	addi	r2,r2,-1
   16eb0:	1007883a 	mov	r3,r2
   16eb4:	e0bffe17 	ldw	r2,-8(fp)
   16eb8:	10c00885 	stb	r3,34(r2)
      if (sp->y > ALT_LCD_HEIGHT * 2)
   16ebc:	e0bffe17 	ldw	r2,-8(fp)
   16ec0:	10800883 	ldbu	r2,34(r2)
   16ec4:	10803fcc 	andi	r2,r2,255
   16ec8:	10800170 	cmpltui	r2,r2,5
   16ecc:	1000061e 	bne	r2,zero,16ee8 <lcd_handle_escape+0x1e4>
        sp->y = ALT_LCD_HEIGHT * 2;
   16ed0:	e0bffe17 	ldw	r2,-8(fp)
   16ed4:	00c00104 	movi	r3,4
   16ed8:	10c00885 	stb	r3,34(r2)
      while (sp->y > ALT_LCD_HEIGHT)
   16edc:	00000206 	br	16ee8 <lcd_handle_escape+0x1e4>
        lcd_scroll_up(sp);
   16ee0:	e13ffe17 	ldw	r4,-8(fp)
   16ee4:	0016c380 	call	16c38 <lcd_scroll_up>
    if (parm1 > 0)
    {
      sp->y = parm1 - 1;
      if (sp->y > ALT_LCD_HEIGHT * 2)
        sp->y = ALT_LCD_HEIGHT * 2;
      while (sp->y > ALT_LCD_HEIGHT)
   16ee8:	e0bffe17 	ldw	r2,-8(fp)
   16eec:	10800883 	ldbu	r2,34(r2)
   16ef0:	10803fcc 	andi	r2,r2,255
   16ef4:	108000e8 	cmpgeui	r2,r2,3
   16ef8:	103ff91e 	bne	r2,zero,16ee0 <__alt_data_end+0xf0016ee0>
        lcd_scroll_up(sp);
    }
    break;
   16efc:	00002106 	br	16f84 <lcd_handle_escape+0x280>
    /*   ESC J      is clear to beginning of line    [unimplemented]
     *   ESC [ 0 J  is clear to bottom of screen     [unimplemented]
     *   ESC [ 1 J  is clear to beginning of screen  [unimplemented]
     *   ESC [ 2 J  is clear screen
     */
    if (parm1 == 2)
   16f00:	e0bffb17 	ldw	r2,-20(fp)
   16f04:	10800098 	cmpnei	r2,r2,2
   16f08:	1000201e 	bne	r2,zero,16f8c <lcd_handle_escape+0x288>
      lcd_clear_screen(sp);
   16f0c:	e13ffe17 	ldw	r4,-8(fp)
   16f10:	00169780 	call	16978 <lcd_clear_screen>
    break;
   16f14:	00001d06 	br	16f8c <lcd_handle_escape+0x288>
    /*   ESC K      is clear to end of line
     *   ESC [ 0 K  is clear to end of line
     *   ESC [ 1 K  is clear to beginning of line    [unimplemented]
     *   ESC [ 2 K  is clear line                    [unimplemented]
     */
    if (parm1 < 1)
   16f18:	e0bffb17 	ldw	r2,-20(fp)
   16f1c:	00801d16 	blt	zero,r2,16f94 <lcd_handle_escape+0x290>
    {
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
   16f20:	e0bffe17 	ldw	r2,-8(fp)
   16f24:	10800843 	ldbu	r2,33(r2)
   16f28:	10803fcc 	andi	r2,r2,255
   16f2c:	10801428 	cmpgeui	r2,r2,80
   16f30:	1000181e 	bne	r2,zero,16f94 <lcd_handle_escape+0x290>
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
   16f34:	e0bffe17 	ldw	r2,-8(fp)
   16f38:	10800883 	ldbu	r2,34(r2)
   16f3c:	10803fcc 	andi	r2,r2,255
   16f40:	108018e4 	muli	r2,r2,99
   16f44:	10801004 	addi	r2,r2,64
   16f48:	e0fffe17 	ldw	r3,-8(fp)
   16f4c:	1887883a 	add	r3,r3,r2
   16f50:	e0bffe17 	ldw	r2,-8(fp)
   16f54:	10800843 	ldbu	r2,33(r2)
   16f58:	10803fcc 	andi	r2,r2,255
   16f5c:	1889883a 	add	r4,r3,r2
   16f60:	e0bffe17 	ldw	r2,-8(fp)
   16f64:	10800843 	ldbu	r2,33(r2)
   16f68:	10803fcc 	andi	r2,r2,255
   16f6c:	00c01404 	movi	r3,80
   16f70:	1885c83a 	sub	r2,r3,r2
   16f74:	100d883a 	mov	r6,r2
   16f78:	01400804 	movi	r5,32
   16f7c:	00078940 	call	7894 <memset>
    }
    break;
   16f80:	00000406 	br	16f94 <lcd_handle_escape+0x290>
      if (sp->y > ALT_LCD_HEIGHT * 2)
        sp->y = ALT_LCD_HEIGHT * 2;
      while (sp->y > ALT_LCD_HEIGHT)
        lcd_scroll_up(sp);
    }
    break;
   16f84:	0001883a 	nop
   16f88:	00000306 	br	16f98 <lcd_handle_escape+0x294>
     *   ESC [ 1 J  is clear to beginning of screen  [unimplemented]
     *   ESC [ 2 J  is clear screen
     */
    if (parm1 == 2)
      lcd_clear_screen(sp);
    break;
   16f8c:	0001883a 	nop
   16f90:	00000106 	br	16f98 <lcd_handle_escape+0x294>
    if (parm1 < 1)
    {
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
    }
    break;
   16f94:	0001883a 	nop
  }
}
   16f98:	0001883a 	nop
   16f9c:	e037883a 	mov	sp,fp
   16fa0:	dfc00117 	ldw	ra,4(sp)
   16fa4:	df000017 	ldw	fp,0(sp)
   16fa8:	dec00204 	addi	sp,sp,8
   16fac:	f800283a 	ret

00016fb0 <altera_avalon_lcd_16207_write>:

/* --------------------------------------------------------------------- */

int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp, 
  const char* ptr, int len, int flags)
{
   16fb0:	defff304 	addi	sp,sp,-52
   16fb4:	dfc00c15 	stw	ra,48(sp)
   16fb8:	df000b15 	stw	fp,44(sp)
   16fbc:	df000b04 	addi	fp,sp,44
   16fc0:	e13ffc15 	stw	r4,-16(fp)
   16fc4:	e17ffd15 	stw	r5,-12(fp)
   16fc8:	e1bffe15 	stw	r6,-8(fp)
   16fcc:	e1ffff15 	stw	r7,-4(fp)
  const char* end = ptr + len;
   16fd0:	e0bffe17 	ldw	r2,-8(fp)
   16fd4:	e0fffd17 	ldw	r3,-12(fp)
   16fd8:	1885883a 	add	r2,r3,r2
   16fdc:	e0bff815 	stw	r2,-32(fp)

  ALT_SEM_PEND (sp->write_lock, 0);

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;
   16fe0:	e0bffc17 	ldw	r2,-16(fp)
   16fe4:	00c00044 	movi	r3,1
   16fe8:	10c009c5 	stb	r3,39(r2)

  for ( ; ptr < end ; ptr++)
   16fec:	00009906 	br	17254 <altera_avalon_lcd_16207_write+0x2a4>
  {
    char c = *ptr;
   16ff0:	e0bffd17 	ldw	r2,-12(fp)
   16ff4:	10800003 	ldbu	r2,0(r2)
   16ff8:	e0bff905 	stb	r2,-28(fp)

    if (sp->esccount >= 0)
   16ffc:	e0bffc17 	ldw	r2,-16(fp)
   17000:	10800903 	ldbu	r2,36(r2)
   17004:	10803fcc 	andi	r2,r2,255
   17008:	1080201c 	xori	r2,r2,128
   1700c:	10bfe004 	addi	r2,r2,-128
   17010:	10003716 	blt	r2,zero,170f0 <altera_avalon_lcd_16207_write+0x140>
    {
      unsigned int esccount = sp->esccount;
   17014:	e0bffc17 	ldw	r2,-16(fp)
   17018:	10800903 	ldbu	r2,36(r2)
   1701c:	10803fcc 	andi	r2,r2,255
   17020:	1080201c 	xori	r2,r2,128
   17024:	10bfe004 	addi	r2,r2,-128
   17028:	e0bffa15 	stw	r2,-24(fp)

      /* Single character escape sequences can end with any character
       * Multi character escape sequences start with '[' and contain
       * digits and semicolons before terminating
       */
      if ((esccount == 0 && c != '[') ||
   1702c:	e0bffa17 	ldw	r2,-24(fp)
   17030:	1000031e 	bne	r2,zero,17040 <altera_avalon_lcd_16207_write+0x90>
   17034:	e0bff907 	ldb	r2,-28(fp)
   17038:	108016d8 	cmpnei	r2,r2,91
   1703c:	10000d1e 	bne	r2,zero,17074 <altera_avalon_lcd_16207_write+0xc4>
   17040:	e0bffa17 	ldw	r2,-24(fp)
   17044:	10001826 	beq	r2,zero,170a8 <altera_avalon_lcd_16207_write+0xf8>
          (esccount > 0 && !isdigit(c) && c != ';'))
   17048:	d0e01797 	ldw	r3,-32674(gp)
   1704c:	e0bff907 	ldb	r2,-28(fp)
   17050:	10800044 	addi	r2,r2,1
   17054:	1885883a 	add	r2,r3,r2
   17058:	10800003 	ldbu	r2,0(r2)
   1705c:	10803fcc 	andi	r2,r2,255
   17060:	1080010c 	andi	r2,r2,4
   17064:	1000101e 	bne	r2,zero,170a8 <altera_avalon_lcd_16207_write+0xf8>
   17068:	e0bff907 	ldb	r2,-28(fp)
   1706c:	10800ee0 	cmpeqi	r2,r2,59
   17070:	10000d1e 	bne	r2,zero,170a8 <altera_avalon_lcd_16207_write+0xf8>
      {
        sp->escape[esccount] = 0;
   17074:	e0fffc17 	ldw	r3,-16(fp)
   17078:	e0bffa17 	ldw	r2,-24(fp)
   1707c:	1885883a 	add	r2,r3,r2
   17080:	10800a04 	addi	r2,r2,40
   17084:	10000005 	stb	zero,0(r2)

        lcd_handle_escape(sp, c);
   17088:	e0bff907 	ldb	r2,-28(fp)
   1708c:	100b883a 	mov	r5,r2
   17090:	e13ffc17 	ldw	r4,-16(fp)
   17094:	0016d040 	call	16d04 <lcd_handle_escape>

        sp->esccount = -1;
   17098:	e0bffc17 	ldw	r2,-16(fp)
   1709c:	00ffffc4 	movi	r3,-1
   170a0:	10c00905 	stb	r3,36(r2)
   170a4:	00006806 	br	17248 <altera_avalon_lcd_16207_write+0x298>
      }
      else if (sp->esccount < sizeof(sp->escape)-1)
   170a8:	e0bffc17 	ldw	r2,-16(fp)
   170ac:	10800903 	ldbu	r2,36(r2)
   170b0:	10803fcc 	andi	r2,r2,255
   170b4:	108001e8 	cmpgeui	r2,r2,7
   170b8:	1000631e 	bne	r2,zero,17248 <altera_avalon_lcd_16207_write+0x298>
      {
        sp->escape[esccount] = c;
   170bc:	e0fffc17 	ldw	r3,-16(fp)
   170c0:	e0bffa17 	ldw	r2,-24(fp)
   170c4:	1885883a 	add	r2,r3,r2
   170c8:	10800a04 	addi	r2,r2,40
   170cc:	e0fff903 	ldbu	r3,-28(fp)
   170d0:	10c00005 	stb	r3,0(r2)
        sp->esccount++;
   170d4:	e0bffc17 	ldw	r2,-16(fp)
   170d8:	10800903 	ldbu	r2,36(r2)
   170dc:	10800044 	addi	r2,r2,1
   170e0:	1007883a 	mov	r3,r2
   170e4:	e0bffc17 	ldw	r2,-16(fp)
   170e8:	10c00905 	stb	r3,36(r2)
   170ec:	00005606 	br	17248 <altera_avalon_lcd_16207_write+0x298>
      }
    }
    else if (c == 27) /* ESC */
   170f0:	e0bff907 	ldb	r2,-28(fp)
   170f4:	108006d8 	cmpnei	r2,r2,27
   170f8:	1000031e 	bne	r2,zero,17108 <altera_avalon_lcd_16207_write+0x158>
    {
      sp->esccount = 0;
   170fc:	e0bffc17 	ldw	r2,-16(fp)
   17100:	10000905 	stb	zero,36(r2)
   17104:	00005006 	br	17248 <altera_avalon_lcd_16207_write+0x298>
    }
    else if (c == '\r')
   17108:	e0bff907 	ldb	r2,-28(fp)
   1710c:	10800358 	cmpnei	r2,r2,13
   17110:	1000031e 	bne	r2,zero,17120 <altera_avalon_lcd_16207_write+0x170>
    {
      sp->x = 0;
   17114:	e0bffc17 	ldw	r2,-16(fp)
   17118:	10000845 	stb	zero,33(r2)
   1711c:	00004a06 	br	17248 <altera_avalon_lcd_16207_write+0x298>
    }
    else if (c == '\n')
   17120:	e0bff907 	ldb	r2,-28(fp)
   17124:	10800298 	cmpnei	r2,r2,10
   17128:	1000101e 	bne	r2,zero,1716c <altera_avalon_lcd_16207_write+0x1bc>
    {
      sp->x = 0;
   1712c:	e0bffc17 	ldw	r2,-16(fp)
   17130:	10000845 	stb	zero,33(r2)
      sp->y++;
   17134:	e0bffc17 	ldw	r2,-16(fp)
   17138:	10800883 	ldbu	r2,34(r2)
   1713c:	10800044 	addi	r2,r2,1
   17140:	1007883a 	mov	r3,r2
   17144:	e0bffc17 	ldw	r2,-16(fp)
   17148:	10c00885 	stb	r3,34(r2)

      /* Let the cursor sit at X=0, Y=HEIGHT without scrolling so the user
       * can print two lines of data without losing one.
       */
      if (sp->y > ALT_LCD_HEIGHT)
   1714c:	e0bffc17 	ldw	r2,-16(fp)
   17150:	10800883 	ldbu	r2,34(r2)
   17154:	10803fcc 	andi	r2,r2,255
   17158:	108000f0 	cmpltui	r2,r2,3
   1715c:	10003a1e 	bne	r2,zero,17248 <altera_avalon_lcd_16207_write+0x298>
        lcd_scroll_up(sp);
   17160:	e13ffc17 	ldw	r4,-16(fp)
   17164:	0016c380 	call	16c38 <lcd_scroll_up>
   17168:	00003706 	br	17248 <altera_avalon_lcd_16207_write+0x298>
    }
    else if (c == '\b')
   1716c:	e0bff907 	ldb	r2,-28(fp)
   17170:	10800218 	cmpnei	r2,r2,8
   17174:	10000b1e 	bne	r2,zero,171a4 <altera_avalon_lcd_16207_write+0x1f4>
    {
      if (sp->x > 0)
   17178:	e0bffc17 	ldw	r2,-16(fp)
   1717c:	10800843 	ldbu	r2,33(r2)
   17180:	10803fcc 	andi	r2,r2,255
   17184:	10003026 	beq	r2,zero,17248 <altera_avalon_lcd_16207_write+0x298>
        sp->x--;
   17188:	e0bffc17 	ldw	r2,-16(fp)
   1718c:	10800843 	ldbu	r2,33(r2)
   17190:	10bfffc4 	addi	r2,r2,-1
   17194:	1007883a 	mov	r3,r2
   17198:	e0bffc17 	ldw	r2,-16(fp)
   1719c:	10c00845 	stb	r3,33(r2)
   171a0:	00002906 	br	17248 <altera_avalon_lcd_16207_write+0x298>
    }
    else if (isprint(c))
   171a4:	d0e01797 	ldw	r3,-32674(gp)
   171a8:	e0bff907 	ldb	r2,-28(fp)
   171ac:	10800044 	addi	r2,r2,1
   171b0:	1885883a 	add	r2,r3,r2
   171b4:	10800003 	ldbu	r2,0(r2)
   171b8:	10803fcc 	andi	r2,r2,255
   171bc:	1080201c 	xori	r2,r2,128
   171c0:	10bfe004 	addi	r2,r2,-128
   171c4:	108025cc 	andi	r2,r2,151
   171c8:	10001f26 	beq	r2,zero,17248 <altera_avalon_lcd_16207_write+0x298>
    {
      /* If we didn't scroll on the last linefeed then we might need to do
       * it now. */
      if (sp->y >= ALT_LCD_HEIGHT)
   171cc:	e0bffc17 	ldw	r2,-16(fp)
   171d0:	10800883 	ldbu	r2,34(r2)
   171d4:	10803fcc 	andi	r2,r2,255
   171d8:	108000b0 	cmpltui	r2,r2,2
   171dc:	1000021e 	bne	r2,zero,171e8 <altera_avalon_lcd_16207_write+0x238>
        lcd_scroll_up(sp);
   171e0:	e13ffc17 	ldw	r4,-16(fp)
   171e4:	0016c380 	call	16c38 <lcd_scroll_up>

      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
   171e8:	e0bffc17 	ldw	r2,-16(fp)
   171ec:	10800843 	ldbu	r2,33(r2)
   171f0:	10803fcc 	andi	r2,r2,255
   171f4:	10801428 	cmpgeui	r2,r2,80
   171f8:	10000d1e 	bne	r2,zero,17230 <altera_avalon_lcd_16207_write+0x280>
        sp->line[sp->y].data[sp->x] = c;
   171fc:	e0bffc17 	ldw	r2,-16(fp)
   17200:	10800883 	ldbu	r2,34(r2)
   17204:	10c03fcc 	andi	r3,r2,255
   17208:	e0bffc17 	ldw	r2,-16(fp)
   1720c:	10800843 	ldbu	r2,33(r2)
   17210:	10803fcc 	andi	r2,r2,255
   17214:	e13ffc17 	ldw	r4,-16(fp)
   17218:	18c018e4 	muli	r3,r3,99
   1721c:	20c7883a 	add	r3,r4,r3
   17220:	1885883a 	add	r2,r3,r2
   17224:	10801004 	addi	r2,r2,64
   17228:	e0fff903 	ldbu	r3,-28(fp)
   1722c:	10c00005 	stb	r3,0(r2)

      sp->x++;
   17230:	e0bffc17 	ldw	r2,-16(fp)
   17234:	10800843 	ldbu	r2,33(r2)
   17238:	10800044 	addi	r2,r2,1
   1723c:	1007883a 	mov	r3,r2
   17240:	e0bffc17 	ldw	r2,-16(fp)
   17244:	10c00845 	stb	r3,33(r2)

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;

  for ( ; ptr < end ; ptr++)
   17248:	e0bffd17 	ldw	r2,-12(fp)
   1724c:	10800044 	addi	r2,r2,1
   17250:	e0bffd15 	stw	r2,-12(fp)
   17254:	e0fffd17 	ldw	r3,-12(fp)
   17258:	e0bff817 	ldw	r2,-32(fp)
   1725c:	18bf6436 	bltu	r3,r2,16ff0 <__alt_data_end+0xf0016ff0>
      sp->x++;
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
   17260:	00800404 	movi	r2,16
   17264:	e0bff615 	stw	r2,-40(fp)
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   17268:	e03ff515 	stw	zero,-44(fp)
   1726c:	00003706 	br	1734c <altera_avalon_lcd_16207_write+0x39c>
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
   17270:	00801404 	movi	r2,80
   17274:	e0bff715 	stw	r2,-36(fp)
   17278:	00001106 	br	172c0 <altera_avalon_lcd_16207_write+0x310>
      if (sp->line[y].data[width-1] != ' ')
   1727c:	e0bff717 	ldw	r2,-36(fp)
   17280:	10bfffc4 	addi	r2,r2,-1
   17284:	e13ffc17 	ldw	r4,-16(fp)
   17288:	e0fff517 	ldw	r3,-44(fp)
   1728c:	18c018e4 	muli	r3,r3,99
   17290:	20c7883a 	add	r3,r4,r3
   17294:	1885883a 	add	r2,r3,r2
   17298:	10801004 	addi	r2,r2,64
   1729c:	10800003 	ldbu	r2,0(r2)
   172a0:	10803fcc 	andi	r2,r2,255
   172a4:	1080201c 	xori	r2,r2,128
   172a8:	10bfe004 	addi	r2,r2,-128
   172ac:	10800820 	cmpeqi	r2,r2,32
   172b0:	10000626 	beq	r2,zero,172cc <altera_avalon_lcd_16207_write+0x31c>
  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
   172b4:	e0bff717 	ldw	r2,-36(fp)
   172b8:	10bfffc4 	addi	r2,r2,-1
   172bc:	e0bff715 	stw	r2,-36(fp)
   172c0:	e0bff717 	ldw	r2,-36(fp)
   172c4:	00bfed16 	blt	zero,r2,1727c <__alt_data_end+0xf001727c>
   172c8:	00000106 	br	172d0 <altera_avalon_lcd_16207_write+0x320>
      if (sp->line[y].data[width-1] != ' ')
        break;
   172cc:	0001883a 	nop

    /* The minimum width is the size of the LCD panel.  If the real width
     * is long enough to require scrolling then add an extra space so the
     * end of the message doesn't run into the beginning of it.
     */
    if (width <= ALT_LCD_WIDTH)
   172d0:	e0bff717 	ldw	r2,-36(fp)
   172d4:	10800448 	cmpgei	r2,r2,17
   172d8:	1000031e 	bne	r2,zero,172e8 <altera_avalon_lcd_16207_write+0x338>
      width = ALT_LCD_WIDTH;
   172dc:	00800404 	movi	r2,16
   172e0:	e0bff715 	stw	r2,-36(fp)
   172e4:	00000306 	br	172f4 <altera_avalon_lcd_16207_write+0x344>
    else
      width++;
   172e8:	e0bff717 	ldw	r2,-36(fp)
   172ec:	10800044 	addi	r2,r2,1
   172f0:	e0bff715 	stw	r2,-36(fp)

    sp->line[y].width = width;
   172f4:	e0bff717 	ldw	r2,-36(fp)
   172f8:	1009883a 	mov	r4,r2
   172fc:	e0fffc17 	ldw	r3,-16(fp)
   17300:	e0bff517 	ldw	r2,-44(fp)
   17304:	108018e4 	muli	r2,r2,99
   17308:	1885883a 	add	r2,r3,r2
   1730c:	10802444 	addi	r2,r2,145
   17310:	11000005 	stb	r4,0(r2)
    if (widthmax < width)
   17314:	e0fff617 	ldw	r3,-40(fp)
   17318:	e0bff717 	ldw	r2,-36(fp)
   1731c:	1880020e 	bge	r3,r2,17328 <altera_avalon_lcd_16207_write+0x378>
      widthmax = width;
   17320:	e0bff717 	ldw	r2,-36(fp)
   17324:	e0bff615 	stw	r2,-40(fp)
    sp->line[y].speed = 0; /* By default lines don't scroll */
   17328:	e0fffc17 	ldw	r3,-16(fp)
   1732c:	e0bff517 	ldw	r2,-44(fp)
   17330:	108018e4 	muli	r2,r2,99
   17334:	1885883a 	add	r2,r3,r2
   17338:	10802484 	addi	r2,r2,146
   1733c:	10000005 	stb	zero,0(r2)
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   17340:	e0bff517 	ldw	r2,-44(fp)
   17344:	10800044 	addi	r2,r2,1
   17348:	e0bff515 	stw	r2,-44(fp)
   1734c:	e0bff517 	ldw	r2,-44(fp)
   17350:	10800090 	cmplti	r2,r2,2
   17354:	103fc61e 	bne	r2,zero,17270 <__alt_data_end+0xf0017270>
    if (widthmax < width)
      widthmax = width;
    sp->line[y].speed = 0; /* By default lines don't scroll */
  }

  if (widthmax <= ALT_LCD_WIDTH)
   17358:	e0bff617 	ldw	r2,-40(fp)
   1735c:	10800448 	cmpgei	r2,r2,17
   17360:	1000031e 	bne	r2,zero,17370 <altera_avalon_lcd_16207_write+0x3c0>
    sp->scrollmax = 0;
   17364:	e0bffc17 	ldw	r2,-16(fp)
   17368:	10000985 	stb	zero,38(r2)
   1736c:	00002d06 	br	17424 <altera_avalon_lcd_16207_write+0x474>
  else
  {
    widthmax *= 2;
   17370:	e0bff617 	ldw	r2,-40(fp)
   17374:	1085883a 	add	r2,r2,r2
   17378:	e0bff615 	stw	r2,-40(fp)
    sp->scrollmax = widthmax;
   1737c:	e0bff617 	ldw	r2,-40(fp)
   17380:	1007883a 	mov	r3,r2
   17384:	e0bffc17 	ldw	r2,-16(fp)
   17388:	10c00985 	stb	r3,38(r2)

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   1738c:	e03ff515 	stw	zero,-44(fp)
   17390:	00002106 	br	17418 <altera_avalon_lcd_16207_write+0x468>
      if (sp->line[y].width > ALT_LCD_WIDTH)
   17394:	e0fffc17 	ldw	r3,-16(fp)
   17398:	e0bff517 	ldw	r2,-44(fp)
   1739c:	108018e4 	muli	r2,r2,99
   173a0:	1885883a 	add	r2,r3,r2
   173a4:	10802444 	addi	r2,r2,145
   173a8:	10800003 	ldbu	r2,0(r2)
   173ac:	10803fcc 	andi	r2,r2,255
   173b0:	1080201c 	xori	r2,r2,128
   173b4:	10bfe004 	addi	r2,r2,-128
   173b8:	10800450 	cmplti	r2,r2,17
   173bc:	1000131e 	bne	r2,zero,1740c <altera_avalon_lcd_16207_write+0x45c>
         */
#if 1
        /* This option makes all the lines scroll round at different speeds
         * which are chosen so that all the scrolls finish at the same time.
         */
        sp->line[y].speed = 256 * sp->line[y].width / widthmax;
   173c0:	e0fffc17 	ldw	r3,-16(fp)
   173c4:	e0bff517 	ldw	r2,-44(fp)
   173c8:	108018e4 	muli	r2,r2,99
   173cc:	1885883a 	add	r2,r3,r2
   173d0:	10802444 	addi	r2,r2,145
   173d4:	10800003 	ldbu	r2,0(r2)
   173d8:	10803fcc 	andi	r2,r2,255
   173dc:	1080201c 	xori	r2,r2,128
   173e0:	10bfe004 	addi	r2,r2,-128
   173e4:	1006923a 	slli	r3,r2,8
   173e8:	e0bff617 	ldw	r2,-40(fp)
   173ec:	1885283a 	div	r2,r3,r2
   173f0:	1009883a 	mov	r4,r2
   173f4:	e0fffc17 	ldw	r3,-16(fp)
   173f8:	e0bff517 	ldw	r2,-44(fp)
   173fc:	108018e4 	muli	r2,r2,99
   17400:	1885883a 	add	r2,r3,r2
   17404:	10802484 	addi	r2,r2,146
   17408:	11000005 	stb	r4,0(r2)
  {
    widthmax *= 2;
    sp->scrollmax = widthmax;

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   1740c:	e0bff517 	ldw	r2,-44(fp)
   17410:	10800044 	addi	r2,r2,1
   17414:	e0bff515 	stw	r2,-44(fp)
   17418:	e0bff517 	ldw	r2,-44(fp)
   1741c:	10800090 	cmplti	r2,r2,2
   17420:	103fdc1e 	bne	r2,zero,17394 <__alt_data_end+0xf0017394>
   * (because active was set when the timer interrupt occurred).  If there
   * has been a missed repaint then paint again.  And again.  etc.
   */
  for ( ; ; )
  {
    int old_scrollpos = sp->scrollpos;
   17424:	e0bffc17 	ldw	r2,-16(fp)
   17428:	10800943 	ldbu	r2,37(r2)
   1742c:	10803fcc 	andi	r2,r2,255
   17430:	e0bffb15 	stw	r2,-20(fp)

    lcd_repaint_screen(sp);
   17434:	e13ffc17 	ldw	r4,-16(fp)
   17438:	0016a480 	call	16a48 <lcd_repaint_screen>

    /* Let the timer routines repaint the display again */
    sp->active = 0;
   1743c:	e0bffc17 	ldw	r2,-16(fp)
   17440:	100009c5 	stb	zero,39(r2)

    /* Have the timer routines tried to scroll while we were painting?
     * If not then we can exit */
    if (sp->scrollpos == old_scrollpos)
   17444:	e0bffc17 	ldw	r2,-16(fp)
   17448:	10800943 	ldbu	r2,37(r2)
   1744c:	10c03fcc 	andi	r3,r2,255
   17450:	e0bffb17 	ldw	r2,-20(fp)
   17454:	18800426 	beq	r3,r2,17468 <altera_avalon_lcd_16207_write+0x4b8>
      break;

    /* We need to repaint again since the display scrolled while we were
     * painting last time */
    sp->active = 1;
   17458:	e0bffc17 	ldw	r2,-16(fp)
   1745c:	00c00044 	movi	r3,1
   17460:	10c009c5 	stb	r3,39(r2)
  }
   17464:	003fef06 	br	17424 <__alt_data_end+0xf0017424>
    sp->active = 0;

    /* Have the timer routines tried to scroll while we were painting?
     * If not then we can exit */
    if (sp->scrollpos == old_scrollpos)
      break;
   17468:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->write_lock);

  return len;
   1746c:	e0bffe17 	ldw	r2,-8(fp)
}
   17470:	e037883a 	mov	sp,fp
   17474:	dfc00117 	ldw	ra,4(sp)
   17478:	df000017 	ldw	fp,0(sp)
   1747c:	dec00204 	addi	sp,sp,8
   17480:	f800283a 	ret

00017484 <alt_lcd_16207_timeout>:
/*
 * Timeout routine is called every second
 */

static alt_u32 alt_lcd_16207_timeout(void* context) 
{
   17484:	defffc04 	addi	sp,sp,-16
   17488:	dfc00315 	stw	ra,12(sp)
   1748c:	df000215 	stw	fp,8(sp)
   17490:	df000204 	addi	fp,sp,8
   17494:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_lcd_16207_state* sp = (altera_avalon_lcd_16207_state*)context;
   17498:	e0bfff17 	ldw	r2,-4(fp)
   1749c:	e0bffe15 	stw	r2,-8(fp)

  /* Update the scrolling position */
  if (sp->scrollpos + 1 >= sp->scrollmax)
   174a0:	e0bffe17 	ldw	r2,-8(fp)
   174a4:	10800943 	ldbu	r2,37(r2)
   174a8:	10803fcc 	andi	r2,r2,255
   174ac:	10c00044 	addi	r3,r2,1
   174b0:	e0bffe17 	ldw	r2,-8(fp)
   174b4:	10800983 	ldbu	r2,38(r2)
   174b8:	10803fcc 	andi	r2,r2,255
   174bc:	18800316 	blt	r3,r2,174cc <alt_lcd_16207_timeout+0x48>
    sp->scrollpos = 0;
   174c0:	e0bffe17 	ldw	r2,-8(fp)
   174c4:	10000945 	stb	zero,37(r2)
   174c8:	00000606 	br	174e4 <alt_lcd_16207_timeout+0x60>
  else
    sp->scrollpos = sp->scrollpos + 1;
   174cc:	e0bffe17 	ldw	r2,-8(fp)
   174d0:	10800943 	ldbu	r2,37(r2)
   174d4:	10800044 	addi	r2,r2,1
   174d8:	1007883a 	mov	r3,r2
   174dc:	e0bffe17 	ldw	r2,-8(fp)
   174e0:	10c00945 	stb	r3,37(r2)

  /* Repaint the panel unless the foreground will do it again soon */
  if (sp->scrollmax > 0 && !sp->active)
   174e4:	e0bffe17 	ldw	r2,-8(fp)
   174e8:	10800983 	ldbu	r2,38(r2)
   174ec:	10803fcc 	andi	r2,r2,255
   174f0:	10000826 	beq	r2,zero,17514 <alt_lcd_16207_timeout+0x90>
   174f4:	e0bffe17 	ldw	r2,-8(fp)
   174f8:	108009c3 	ldbu	r2,39(r2)
   174fc:	10803fcc 	andi	r2,r2,255
   17500:	1080201c 	xori	r2,r2,128
   17504:	10bfe004 	addi	r2,r2,-128
   17508:	1000021e 	bne	r2,zero,17514 <alt_lcd_16207_timeout+0x90>
    lcd_repaint_screen(sp);
   1750c:	e13ffe17 	ldw	r4,-8(fp)
   17510:	0016a480 	call	16a48 <lcd_repaint_screen>

  return sp->period;
   17514:	e0bffe17 	ldw	r2,-8(fp)
   17518:	10800717 	ldw	r2,28(r2)
}
   1751c:	e037883a 	mov	sp,fp
   17520:	dfc00117 	ldw	ra,4(sp)
   17524:	df000017 	ldw	fp,0(sp)
   17528:	dec00204 	addi	sp,sp,8
   1752c:	f800283a 	ret

00017530 <altera_avalon_lcd_16207_init>:

/*
 * Called at boot time to initialise the LCD driver
 */
void altera_avalon_lcd_16207_init(altera_avalon_lcd_16207_state* sp)
{
   17530:	defffc04 	addi	sp,sp,-16
   17534:	dfc00315 	stw	ra,12(sp)
   17538:	df000215 	stw	fp,8(sp)
   1753c:	df000204 	addi	fp,sp,8
   17540:	e13fff15 	stw	r4,-4(fp)
  unsigned int base = sp->base;
   17544:	e0bfff17 	ldw	r2,-4(fp)
   17548:	10800017 	ldw	r2,0(r2)
   1754c:	e0bffe15 	stw	r2,-8(fp)

  /* Mark the device as functional */
  sp->broken = 0;
   17550:	e0bfff17 	ldw	r2,-4(fp)
   17554:	10000805 	stb	zero,32(r2)
   * the BUSY bit in the status register doesn't work until the display
   * has been reset three times.
   */

  /* Wait for 15 ms then reset */
  usleep(15000);
   17558:	010ea604 	movi	r4,15000
   1755c:	00199b80 	call	199b8 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
   17560:	e0bffe17 	ldw	r2,-8(fp)
   17564:	00c00c04 	movi	r3,48
   17568:	10c00035 	stwio	r3,0(r2)

  /* Wait for another 4.1ms and reset again */
  usleep(4100);  
   1756c:	01040104 	movi	r4,4100
   17570:	00199b80 	call	199b8 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
   17574:	e0bffe17 	ldw	r2,-8(fp)
   17578:	00c00c04 	movi	r3,48
   1757c:	10c00035 	stwio	r3,0(r2)

  /* Wait a further 1 ms and reset a third time */
  usleep(1000);
   17580:	0100fa04 	movi	r4,1000
   17584:	00199b80 	call	199b8 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
   17588:	e0bffe17 	ldw	r2,-8(fp)
   1758c:	00c00c04 	movi	r3,48
   17590:	10c00035 	stwio	r3,0(r2)

  /* Setup interface parameters: 8 bit bus, 2 rows, 5x7 font */
  lcd_write_command(sp, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT | LCD_CMD_TWO_LINE);
   17594:	01400e04 	movi	r5,56
   17598:	e13fff17 	ldw	r4,-4(fp)
   1759c:	00167e80 	call	167e8 <lcd_write_command>
  
  /* Turn display off */
  lcd_write_command(sp, LCD_CMD_ONOFF);
   175a0:	01400204 	movi	r5,8
   175a4:	e13fff17 	ldw	r4,-4(fp)
   175a8:	00167e80 	call	167e8 <lcd_write_command>

  /* Clear display */
  lcd_clear_screen(sp);
   175ac:	e13fff17 	ldw	r4,-4(fp)
   175b0:	00169780 	call	16978 <lcd_clear_screen>
  
  /* Set mode: increment after writing, don't shift display */
  lcd_write_command(sp, LCD_CMD_MODES | LCD_CMD_MODE_INC);
   175b4:	01400184 	movi	r5,6
   175b8:	e13fff17 	ldw	r4,-4(fp)
   175bc:	00167e80 	call	167e8 <lcd_write_command>

  /* Turn display on */
  lcd_write_command(sp, LCD_CMD_ONOFF | LCD_CMD_ENABLE_DISP);
   175c0:	01400304 	movi	r5,12
   175c4:	e13fff17 	ldw	r4,-4(fp)
   175c8:	00167e80 	call	167e8 <lcd_write_command>

  sp->esccount = -1;
   175cc:	e0bfff17 	ldw	r2,-4(fp)
   175d0:	00ffffc4 	movi	r3,-1
   175d4:	10c00905 	stb	r3,36(r2)
  memset(sp->escape, 0, sizeof(sp->escape));
   175d8:	e0bfff17 	ldw	r2,-4(fp)
   175dc:	10800a04 	addi	r2,r2,40
   175e0:	01800204 	movi	r6,8
   175e4:	000b883a 	mov	r5,zero
   175e8:	1009883a 	mov	r4,r2
   175ec:	00078940 	call	7894 <memset>

  sp->scrollpos = 0;
   175f0:	e0bfff17 	ldw	r2,-4(fp)
   175f4:	10000945 	stb	zero,37(r2)
  sp->scrollmax = 0;
   175f8:	e0bfff17 	ldw	r2,-4(fp)
   175fc:	10000985 	stb	zero,38(r2)
  sp->active = 0;
   17600:	e0bfff17 	ldw	r2,-4(fp)
   17604:	100009c5 	stb	zero,39(r2)
   17608:	d0e05497 	ldw	r3,-32430(gp)

  sp->period = alt_ticks_per_second() / 10; /* Call every 100ms */
   1760c:	00800284 	movi	r2,10
   17610:	1885203a 	divu	r2,r3,r2
   17614:	1007883a 	mov	r3,r2
   17618:	e0bfff17 	ldw	r2,-4(fp)
   1761c:	10c00715 	stw	r3,28(r2)

  alt_alarm_start(&sp->alarm, sp->period, &alt_lcd_16207_timeout, sp);
   17620:	e0bfff17 	ldw	r2,-4(fp)
   17624:	10c00104 	addi	r3,r2,4
   17628:	e0bfff17 	ldw	r2,-4(fp)
   1762c:	10800717 	ldw	r2,28(r2)
   17630:	e1ffff17 	ldw	r7,-4(fp)
   17634:	01800074 	movhi	r6,1
   17638:	319d2104 	addi	r6,r6,29828
   1763c:	100b883a 	mov	r5,r2
   17640:	1809883a 	mov	r4,r3
   17644:	0018ff00 	call	18ff0 <alt_alarm_start>
}
   17648:	0001883a 	nop
   1764c:	e037883a 	mov	sp,fp
   17650:	dfc00117 	ldw	ra,4(sp)
   17654:	df000017 	ldw	fp,0(sp)
   17658:	dec00204 	addi	sp,sp,8
   1765c:	f800283a 	ret

00017660 <altera_avalon_lcd_16207_write_fd>:
extern int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp,
  const char* ptr, int count, int flags);

int 
altera_avalon_lcd_16207_write_fd(alt_fd* fd, const char* buffer, int space)
{
   17660:	defffa04 	addi	sp,sp,-24
   17664:	dfc00515 	stw	ra,20(sp)
   17668:	df000415 	stw	fp,16(sp)
   1766c:	df000404 	addi	fp,sp,16
   17670:	e13ffd15 	stw	r4,-12(fp)
   17674:	e17ffe15 	stw	r5,-8(fp)
   17678:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_lcd_16207_dev* dev = (altera_avalon_lcd_16207_dev*) fd->dev; 
   1767c:	e0bffd17 	ldw	r2,-12(fp)
   17680:	10800017 	ldw	r2,0(r2)
   17684:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_lcd_16207_write(&dev->state, buffer, space,
   17688:	e0bffc17 	ldw	r2,-16(fp)
   1768c:	10c00a04 	addi	r3,r2,40
   17690:	e0bffd17 	ldw	r2,-12(fp)
   17694:	10800217 	ldw	r2,8(r2)
   17698:	100f883a 	mov	r7,r2
   1769c:	e1bfff17 	ldw	r6,-4(fp)
   176a0:	e17ffe17 	ldw	r5,-8(fp)
   176a4:	1809883a 	mov	r4,r3
   176a8:	0016fb00 	call	16fb0 <altera_avalon_lcd_16207_write>
      fd->fd_flags);
}
   176ac:	e037883a 	mov	sp,fp
   176b0:	dfc00117 	ldw	ra,4(sp)
   176b4:	df000017 	ldw	fp,0(sp)
   176b8:	dec00204 	addi	sp,sp,8
   176bc:	f800283a 	ret

000176c0 <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
   176c0:	defff904 	addi	sp,sp,-28
   176c4:	dfc00615 	stw	ra,24(sp)
   176c8:	df000515 	stw	fp,20(sp)
   176cc:	df000504 	addi	fp,sp,20
   176d0:	e13ffe15 	stw	r4,-8(fp)
   176d4:	e17fff15 	stw	r5,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
   176d8:	0007883a 	mov	r3,zero
   176dc:	e0bffe17 	ldw	r2,-8(fp)
   176e0:	10c00035 	stwio	r3,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
   176e4:	e0bffe17 	ldw	r2,-8(fp)
   176e8:	10800104 	addi	r2,r2,4
   176ec:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   176f0:	0005303a 	rdctl	r2,status
   176f4:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   176f8:	e0fffc17 	ldw	r3,-16(fp)
   176fc:	00bfff84 	movi	r2,-2
   17700:	1884703a 	and	r2,r3,r2
   17704:	1001703a 	wrctl	status,r2
  
  return context;
   17708:	e0bffc17 	ldw	r2,-16(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
   1770c:	e0bffb15 	stw	r2,-20(fp)
  alt_tick ();
   17710:	00198b00 	call	198b0 <alt_tick>
   17714:	e0bffb17 	ldw	r2,-20(fp)
   17718:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   1771c:	e0bffd17 	ldw	r2,-12(fp)
   17720:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
   17724:	0001883a 	nop
   17728:	e037883a 	mov	sp,fp
   1772c:	dfc00117 	ldw	ra,4(sp)
   17730:	df000017 	ldw	fp,0(sp)
   17734:	dec00204 	addi	sp,sp,8
   17738:	f800283a 	ret

0001773c <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
   1773c:	defff904 	addi	sp,sp,-28
   17740:	dfc00615 	stw	ra,24(sp)
   17744:	df000515 	stw	fp,20(sp)
   17748:	df000504 	addi	fp,sp,20
   1774c:	e13ffc15 	stw	r4,-16(fp)
   17750:	e17ffd15 	stw	r5,-12(fp)
   17754:	e1bffe15 	stw	r6,-8(fp)
   17758:	e1ffff15 	stw	r7,-4(fp)
   1775c:	e0bfff17 	ldw	r2,-4(fp)
   17760:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
   17764:	d0a05497 	ldw	r2,-32430(gp)
   17768:	1000021e 	bne	r2,zero,17774 <alt_avalon_timer_sc_init+0x38>
  {
    _alt_tick_rate = nticks;
   1776c:	e0bffb17 	ldw	r2,-20(fp)
   17770:	d0a05495 	stw	r2,-32430(gp)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
   17774:	e0bffc17 	ldw	r2,-16(fp)
   17778:	10800104 	addi	r2,r2,4
   1777c:	00c001c4 	movi	r3,7
   17780:	10c00035 	stwio	r3,0(r2)
  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
   17784:	01800074 	movhi	r6,1
   17788:	319db004 	addi	r6,r6,30400
   1778c:	e17ffc17 	ldw	r5,-16(fp)
   17790:	e13ffe17 	ldw	r4,-8(fp)
   17794:	00019200 	call	1920 <alt_irq_register>
#endif  
}
   17798:	0001883a 	nop
   1779c:	e037883a 	mov	sp,fp
   177a0:	dfc00117 	ldw	ra,4(sp)
   177a4:	df000017 	ldw	fp,0(sp)
   177a8:	dec00204 	addi	sp,sp,8
   177ac:	f800283a 	ret

000177b0 <altera_avalon_uart_read_fd>:
 *
 */

int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
   177b0:	defffa04 	addi	sp,sp,-24
   177b4:	dfc00515 	stw	ra,20(sp)
   177b8:	df000415 	stw	fp,16(sp)
   177bc:	df000404 	addi	fp,sp,16
   177c0:	e13ffd15 	stw	r4,-12(fp)
   177c4:	e17ffe15 	stw	r5,-8(fp)
   177c8:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   177cc:	e0bffd17 	ldw	r2,-12(fp)
   177d0:	10800017 	ldw	r2,0(r2)
   177d4:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_read(&dev->state, buffer, space,
   177d8:	e0bffc17 	ldw	r2,-16(fp)
   177dc:	10c00a04 	addi	r3,r2,40
   177e0:	e0bffd17 	ldw	r2,-12(fp)
   177e4:	10800217 	ldw	r2,8(r2)
   177e8:	100f883a 	mov	r7,r2
   177ec:	e1bfff17 	ldw	r6,-4(fp)
   177f0:	e17ffe17 	ldw	r5,-8(fp)
   177f4:	1809883a 	mov	r4,r3
   177f8:	0017cc00 	call	17cc0 <altera_avalon_uart_read>
      fd->fd_flags);
}
   177fc:	e037883a 	mov	sp,fp
   17800:	dfc00117 	ldw	ra,4(sp)
   17804:	df000017 	ldw	fp,0(sp)
   17808:	dec00204 	addi	sp,sp,8
   1780c:	f800283a 	ret

00017810 <altera_avalon_uart_write_fd>:

int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
   17810:	defffa04 	addi	sp,sp,-24
   17814:	dfc00515 	stw	ra,20(sp)
   17818:	df000415 	stw	fp,16(sp)
   1781c:	df000404 	addi	fp,sp,16
   17820:	e13ffd15 	stw	r4,-12(fp)
   17824:	e17ffe15 	stw	r5,-8(fp)
   17828:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   1782c:	e0bffd17 	ldw	r2,-12(fp)
   17830:	10800017 	ldw	r2,0(r2)
   17834:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_write(&dev->state, buffer, space,
   17838:	e0bffc17 	ldw	r2,-16(fp)
   1783c:	10c00a04 	addi	r3,r2,40
   17840:	e0bffd17 	ldw	r2,-12(fp)
   17844:	10800217 	ldw	r2,8(r2)
   17848:	100f883a 	mov	r7,r2
   1784c:	e1bfff17 	ldw	r6,-4(fp)
   17850:	e17ffe17 	ldw	r5,-8(fp)
   17854:	1809883a 	mov	r4,r3
   17858:	0017ed80 	call	17ed8 <altera_avalon_uart_write>
      fd->fd_flags);
}
   1785c:	e037883a 	mov	sp,fp
   17860:	dfc00117 	ldw	ra,4(sp)
   17864:	df000017 	ldw	fp,0(sp)
   17868:	dec00204 	addi	sp,sp,8
   1786c:	f800283a 	ret

00017870 <altera_avalon_uart_close_fd>:

#endif /* ALTERA_AVALON_UART_USE_IOCTL */

int 
altera_avalon_uart_close_fd(alt_fd* fd)
{
   17870:	defffc04 	addi	sp,sp,-16
   17874:	dfc00315 	stw	ra,12(sp)
   17878:	df000215 	stw	fp,8(sp)
   1787c:	df000204 	addi	fp,sp,8
   17880:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   17884:	e0bfff17 	ldw	r2,-4(fp)
   17888:	10800017 	ldw	r2,0(r2)
   1788c:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_uart_close(&dev->state, fd->fd_flags);
   17890:	e0bffe17 	ldw	r2,-8(fp)
   17894:	10c00a04 	addi	r3,r2,40
   17898:	e0bfff17 	ldw	r2,-4(fp)
   1789c:	10800217 	ldw	r2,8(r2)
   178a0:	100b883a 	mov	r5,r2
   178a4:	1809883a 	mov	r4,r3
   178a8:	0017c300 	call	17c30 <altera_avalon_uart_close>
}
   178ac:	e037883a 	mov	sp,fp
   178b0:	dfc00117 	ldw	ra,4(sp)
   178b4:	df000017 	ldw	fp,0(sp)
   178b8:	dec00204 	addi	sp,sp,8
   178bc:	f800283a 	ret

000178c0 <altera_avalon_uart_init>:
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
   178c0:	defff904 	addi	sp,sp,-28
   178c4:	dfc00615 	stw	ra,24(sp)
   178c8:	df000515 	stw	fp,20(sp)
   178cc:	df000504 	addi	fp,sp,20
   178d0:	e13ffd15 	stw	r4,-12(fp)
   178d4:	e17ffe15 	stw	r5,-8(fp)
   178d8:	e1bfff15 	stw	r6,-4(fp)
  void* base = sp->base;
   178dc:	e0bffd17 	ldw	r2,-12(fp)
   178e0:	10800017 	ldw	r2,0(r2)
   178e4:	e0bffb15 	stw	r2,-20(fp)
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
   178e8:	0005883a 	mov	r2,zero
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
   178ec:	1000041e 	bne	r2,zero,17900 <altera_avalon_uart_init+0x40>
   178f0:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
   178f4:	1000021e 	bne	r2,zero,17900 <altera_avalon_uart_init+0x40>
   178f8:	0005883a 	mov	r2,zero
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
   178fc:	10000226 	beq	r2,zero,17908 <altera_avalon_uart_init+0x48>
   17900:	00800044 	movi	r2,1
   17904:	00000106 	br	1790c <altera_avalon_uart_init+0x4c>
   17908:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
   1790c:	e0bffc15 	stw	r2,-16(fp)
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
   17910:	e0bffc17 	ldw	r2,-16(fp)
   17914:	10000d1e 	bne	r2,zero,1794c <altera_avalon_uart_init+0x8c>
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
   17918:	e0bffd17 	ldw	r2,-12(fp)
   1791c:	00c32004 	movi	r3,3200
   17920:	10c00115 	stw	r3,4(r2)
                ALTERA_AVALON_UART_CONTROL_RRDY_MSK |
                ALTERA_AVALON_UART_CONTROL_DCTS_MSK;

    IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); 
   17924:	e0bffb17 	ldw	r2,-20(fp)
   17928:	10800304 	addi	r2,r2,12
   1792c:	e0fffd17 	ldw	r3,-12(fp)
   17930:	18c00117 	ldw	r3,4(r3)
   17934:	10c00035 	stwio	r3,0(r2)
    /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    alt_ic_isr_register(irq_controller_id, irq, altera_avalon_uart_irq, sp, 
      0x0);
#else
    alt_irq_register (irq, sp, altera_avalon_uart_irq);
   17938:	01800074 	movhi	r6,1
   1793c:	319e5904 	addi	r6,r6,31076
   17940:	e17ffd17 	ldw	r5,-12(fp)
   17944:	e13fff17 	ldw	r4,-4(fp)
   17948:	00019200 	call	1920 <alt_irq_register>
#endif  
  }
}
   1794c:	0001883a 	nop
   17950:	e037883a 	mov	sp,fp
   17954:	dfc00117 	ldw	ra,4(sp)
   17958:	df000017 	ldw	fp,0(sp)
   1795c:	dec00204 	addi	sp,sp,8
   17960:	f800283a 	ret

00017964 <altera_avalon_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_uart_irq(void* context)
#else
static void altera_avalon_uart_irq(void* context, alt_u32 id)
#endif
{
   17964:	defff904 	addi	sp,sp,-28
   17968:	dfc00615 	stw	ra,24(sp)
   1796c:	df000515 	stw	fp,20(sp)
   17970:	df000504 	addi	fp,sp,20
   17974:	e13ffe15 	stw	r4,-8(fp)
   17978:	e17fff15 	stw	r5,-4(fp)
  alt_u32 status;

  altera_avalon_uart_state* sp = (altera_avalon_uart_state*) context;
   1797c:	e0bffe17 	ldw	r2,-8(fp)
   17980:	e0bffb15 	stw	r2,-20(fp)
  void* base               = sp->base;
   17984:	e0bffb17 	ldw	r2,-20(fp)
   17988:	10800017 	ldw	r2,0(r2)
   1798c:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
   17990:	e0bffc17 	ldw	r2,-16(fp)
   17994:	10800204 	addi	r2,r2,8
   17998:	10800037 	ldwio	r2,0(r2)
   1799c:	e0bffd15 	stw	r2,-12(fp)

  /* Clear any error flags set at the device */
  IOWR_ALTERA_AVALON_UART_STATUS(base, 0);
   179a0:	e0bffc17 	ldw	r2,-16(fp)
   179a4:	10800204 	addi	r2,r2,8
   179a8:	0007883a 	mov	r3,zero
   179ac:	10c00035 	stwio	r3,0(r2)

  /* Dummy read to ensure IRQ is negated before ISR returns */
  IORD_ALTERA_AVALON_UART_STATUS(base);
   179b0:	e0bffc17 	ldw	r2,-16(fp)
   179b4:	10800204 	addi	r2,r2,8
   179b8:	10800037 	ldwio	r2,0(r2)
  
  /* process a read irq */
  if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
   179bc:	e0bffd17 	ldw	r2,-12(fp)
   179c0:	1080200c 	andi	r2,r2,128
   179c4:	10000326 	beq	r2,zero,179d4 <altera_avalon_uart_irq+0x70>
  {
    altera_avalon_uart_rxirq(sp, status);
   179c8:	e17ffd17 	ldw	r5,-12(fp)
   179cc:	e13ffb17 	ldw	r4,-20(fp)
   179d0:	0017a040 	call	17a04 <altera_avalon_uart_rxirq>
  }

  /* process a write irq */
  if (status & (ALTERA_AVALON_UART_STATUS_TRDY_MSK | 
   179d4:	e0bffd17 	ldw	r2,-12(fp)
   179d8:	1081100c 	andi	r2,r2,1088
   179dc:	10000326 	beq	r2,zero,179ec <altera_avalon_uart_irq+0x88>
                  ALTERA_AVALON_UART_STATUS_DCTS_MSK))
  {
    altera_avalon_uart_txirq(sp, status);
   179e0:	e17ffd17 	ldw	r5,-12(fp)
   179e4:	e13ffb17 	ldw	r4,-20(fp)
   179e8:	0017ae80 	call	17ae8 <altera_avalon_uart_txirq>
  }
  

}
   179ec:	0001883a 	nop
   179f0:	e037883a 	mov	sp,fp
   179f4:	dfc00117 	ldw	ra,4(sp)
   179f8:	df000017 	ldw	fp,0(sp)
   179fc:	dec00204 	addi	sp,sp,8
   17a00:	f800283a 	ret

00017a04 <altera_avalon_uart_rxirq>:
 * the receive circular buffer, and sets the apropriate flags to indicate 
 * that there is data ready to be processed.
 */
static void 
altera_avalon_uart_rxirq(altera_avalon_uart_state* sp, alt_u32 status)
{
   17a04:	defffc04 	addi	sp,sp,-16
   17a08:	df000315 	stw	fp,12(sp)
   17a0c:	df000304 	addi	fp,sp,12
   17a10:	e13ffe15 	stw	r4,-8(fp)
   17a14:	e17fff15 	stw	r5,-4(fp)
  alt_u32 next;
  
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
   17a18:	e0bfff17 	ldw	r2,-4(fp)
   17a1c:	108000cc 	andi	r2,r2,3
   17a20:	10002c1e 	bne	r2,zero,17ad4 <altera_avalon_uart_rxirq+0xd0>
   * In a multi-threaded environment, set the read event flag to indicate
   * that there is data ready. This is only done if the circular buffer was
   * previously empty.
   */

  if (sp->rx_end == sp->rx_start)
   17a24:	e0bffe17 	ldw	r2,-8(fp)
   17a28:	10800317 	ldw	r2,12(r2)
   17a2c:	e0bffe17 	ldw	r2,-8(fp)
   17a30:	10800217 	ldw	r2,8(r2)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   17a34:	e0bffe17 	ldw	r2,-8(fp)
   17a38:	10800317 	ldw	r2,12(r2)
   17a3c:	10800044 	addi	r2,r2,1
   17a40:	10800fcc 	andi	r2,r2,63
   17a44:	e0bffd15 	stw	r2,-12(fp)

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
   17a48:	e0bffe17 	ldw	r2,-8(fp)
   17a4c:	10800317 	ldw	r2,12(r2)
   17a50:	e0fffe17 	ldw	r3,-8(fp)
   17a54:	18c00017 	ldw	r3,0(r3)
   17a58:	18c00037 	ldwio	r3,0(r3)
   17a5c:	1809883a 	mov	r4,r3
   17a60:	e0fffe17 	ldw	r3,-8(fp)
   17a64:	1885883a 	add	r2,r3,r2
   17a68:	10800704 	addi	r2,r2,28
   17a6c:	11000005 	stb	r4,0(r2)

  sp->rx_end = next;
   17a70:	e0bffe17 	ldw	r2,-8(fp)
   17a74:	e0fffd17 	ldw	r3,-12(fp)
   17a78:	10c00315 	stw	r3,12(r2)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   17a7c:	e0bffe17 	ldw	r2,-8(fp)
   17a80:	10800317 	ldw	r2,12(r2)
   17a84:	10800044 	addi	r2,r2,1
   17a88:	10800fcc 	andi	r2,r2,63
   17a8c:	e0bffd15 	stw	r2,-12(fp)
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
   17a90:	e0bffe17 	ldw	r2,-8(fp)
   17a94:	10c00217 	ldw	r3,8(r2)
   17a98:	e0bffd17 	ldw	r2,-12(fp)
   17a9c:	18800e1e 	bne	r3,r2,17ad8 <altera_avalon_uart_rxirq+0xd4>
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   17aa0:	e0bffe17 	ldw	r2,-8(fp)
   17aa4:	10c00117 	ldw	r3,4(r2)
   17aa8:	00bfdfc4 	movi	r2,-129
   17aac:	1886703a 	and	r3,r3,r2
   17ab0:	e0bffe17 	ldw	r2,-8(fp)
   17ab4:	10c00115 	stw	r3,4(r2)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
   17ab8:	e0bffe17 	ldw	r2,-8(fp)
   17abc:	10800017 	ldw	r2,0(r2)
   17ac0:	10800304 	addi	r2,r2,12
   17ac4:	e0fffe17 	ldw	r3,-8(fp)
   17ac8:	18c00117 	ldw	r3,4(r3)
   17acc:	10c00035 	stwio	r3,0(r2)
   17ad0:	00000106 	br	17ad8 <altera_avalon_uart_rxirq+0xd4>
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
                  ALTERA_AVALON_UART_STATUS_FE_MSK))
  {
    return;
   17ad4:	0001883a 	nop
  if (next == sp->rx_start)
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
  }   
}
   17ad8:	e037883a 	mov	sp,fp
   17adc:	df000017 	ldw	fp,0(sp)
   17ae0:	dec00104 	addi	sp,sp,4
   17ae4:	f800283a 	ret

00017ae8 <altera_avalon_uart_txirq>:
 * buffer to the device, and sets the apropriate flags to indicate that 
 * there is data ready to be processed.
 */
static void 
altera_avalon_uart_txirq(altera_avalon_uart_state* sp, alt_u32 status)
{
   17ae8:	defffb04 	addi	sp,sp,-20
   17aec:	df000415 	stw	fp,16(sp)
   17af0:	df000404 	addi	fp,sp,16
   17af4:	e13ffc15 	stw	r4,-16(fp)
   17af8:	e17ffd15 	stw	r5,-12(fp)
  /* Transfer data if there is some ready to be transfered */

  if (sp->tx_start != sp->tx_end)
   17afc:	e0bffc17 	ldw	r2,-16(fp)
   17b00:	10c00417 	ldw	r3,16(r2)
   17b04:	e0bffc17 	ldw	r2,-16(fp)
   17b08:	10800517 	ldw	r2,20(r2)
   17b0c:	18803226 	beq	r3,r2,17bd8 <altera_avalon_uart_txirq+0xf0>
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
   17b10:	e0bffc17 	ldw	r2,-16(fp)
   17b14:	10800617 	ldw	r2,24(r2)
   17b18:	1080008c 	andi	r2,r2,2
   17b1c:	10000326 	beq	r2,zero,17b2c <altera_avalon_uart_txirq+0x44>
      (status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
   17b20:	e0bffd17 	ldw	r2,-12(fp)
   17b24:	1082000c 	andi	r2,r2,2048
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
   17b28:	10001d26 	beq	r2,zero,17ba0 <altera_avalon_uart_txirq+0xb8>
       * In a multi-threaded environment, set the write event flag to indicate
       * that there is space in the circular buffer. This is only done if the
       * buffer was previously empty.
       */

      if (sp->tx_start == ((sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK))
   17b2c:	e0bffc17 	ldw	r2,-16(fp)
   17b30:	10800417 	ldw	r2,16(r2)
   17b34:	e0bffc17 	ldw	r2,-16(fp)
   17b38:	10800517 	ldw	r2,20(r2)
                       OS_FLAG_SET);
      }

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);
   17b3c:	e0bffc17 	ldw	r2,-16(fp)
   17b40:	10800017 	ldw	r2,0(r2)
   17b44:	10800104 	addi	r2,r2,4
   17b48:	e0fffc17 	ldw	r3,-16(fp)
   17b4c:	18c00417 	ldw	r3,16(r3)
   17b50:	e13ffc17 	ldw	r4,-16(fp)
   17b54:	20c7883a 	add	r3,r4,r3
   17b58:	18c01704 	addi	r3,r3,92
   17b5c:	18c00003 	ldbu	r3,0(r3)
   17b60:	18c03fcc 	andi	r3,r3,255
   17b64:	10c00035 	stwio	r3,0(r2)

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
   17b68:	e0bffc17 	ldw	r2,-16(fp)
   17b6c:	10800417 	ldw	r2,16(r2)
   17b70:	10800044 	addi	r2,r2,1
   17b74:	e0fffc17 	ldw	r3,-16(fp)
   17b78:	18800415 	stw	r2,16(r3)
   17b7c:	10c00fcc 	andi	r3,r2,63
   17b80:	e0bffc17 	ldw	r2,-16(fp)
   17b84:	10c00415 	stw	r3,16(r2)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
   17b88:	e0bffc17 	ldw	r2,-16(fp)
   17b8c:	10800117 	ldw	r2,4(r2)
   17b90:	10c01014 	ori	r3,r2,64
   17b94:	e0bffc17 	ldw	r2,-16(fp)
   17b98:	10c00115 	stw	r3,4(r2)
   17b9c:	00000e06 	br	17bd8 <altera_avalon_uart_txirq+0xf0>
       * the last write to the status register. To avoid this resulting in
       * deadlock, it's necessary to re-check the status register here
       * before throttling.
       */
 
      status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); 
   17ba0:	e0bffc17 	ldw	r2,-16(fp)
   17ba4:	10800017 	ldw	r2,0(r2)
   17ba8:	10800204 	addi	r2,r2,8
   17bac:	10800037 	ldwio	r2,0(r2)
   17bb0:	e0bffd15 	stw	r2,-12(fp)

      if (!(status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
   17bb4:	e0bffd17 	ldw	r2,-12(fp)
   17bb8:	1082000c 	andi	r2,r2,2048
   17bbc:	1000061e 	bne	r2,zero,17bd8 <altera_avalon_uart_txirq+0xf0>
      {
        sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
   17bc0:	e0bffc17 	ldw	r2,-16(fp)
   17bc4:	10c00117 	ldw	r3,4(r2)
   17bc8:	00bfefc4 	movi	r2,-65
   17bcc:	1886703a 	and	r3,r3,r2
   17bd0:	e0bffc17 	ldw	r2,-16(fp)
   17bd4:	10c00115 	stw	r3,4(r2)
  /*
   * If the circular buffer is empty, disable the interrupt. This will be
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
   17bd8:	e0bffc17 	ldw	r2,-16(fp)
   17bdc:	10c00417 	ldw	r3,16(r2)
   17be0:	e0bffc17 	ldw	r2,-16(fp)
   17be4:	10800517 	ldw	r2,20(r2)
   17be8:	1880061e 	bne	r3,r2,17c04 <altera_avalon_uart_txirq+0x11c>
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   17bec:	e0bffc17 	ldw	r2,-16(fp)
   17bf0:	10c00117 	ldw	r3,4(r2)
   17bf4:	00beefc4 	movi	r2,-1089
   17bf8:	1886703a 	and	r3,r3,r2
   17bfc:	e0bffc17 	ldw	r2,-16(fp)
   17c00:	10c00115 	stw	r3,4(r2)
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   17c04:	e0bffc17 	ldw	r2,-16(fp)
   17c08:	10800017 	ldw	r2,0(r2)
   17c0c:	10800304 	addi	r2,r2,12
   17c10:	e0fffc17 	ldw	r3,-16(fp)
   17c14:	18c00117 	ldw	r3,4(r3)
   17c18:	10c00035 	stwio	r3,0(r2)
}
   17c1c:	0001883a 	nop
   17c20:	e037883a 	mov	sp,fp
   17c24:	df000017 	ldw	fp,0(sp)
   17c28:	dec00104 	addi	sp,sp,4
   17c2c:	f800283a 	ret

00017c30 <altera_avalon_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
   17c30:	defffd04 	addi	sp,sp,-12
   17c34:	df000215 	stw	fp,8(sp)
   17c38:	df000204 	addi	fp,sp,8
   17c3c:	e13ffe15 	stw	r4,-8(fp)
   17c40:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
   17c44:	00000506 	br	17c5c <altera_avalon_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
   17c48:	e0bfff17 	ldw	r2,-4(fp)
   17c4c:	1090000c 	andi	r2,r2,16384
   17c50:	10000226 	beq	r2,zero,17c5c <altera_avalon_uart_close+0x2c>
      return -EWOULDBLOCK; 
   17c54:	00bffd44 	movi	r2,-11
   17c58:	00000606 	br	17c74 <altera_avalon_uart_close+0x44>
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
   17c5c:	e0bffe17 	ldw	r2,-8(fp)
   17c60:	10c00417 	ldw	r3,16(r2)
   17c64:	e0bffe17 	ldw	r2,-8(fp)
   17c68:	10800517 	ldw	r2,20(r2)
   17c6c:	18bff61e 	bne	r3,r2,17c48 <__alt_data_end+0xf0017c48>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
   17c70:	0005883a 	mov	r2,zero
}
   17c74:	e037883a 	mov	sp,fp
   17c78:	df000017 	ldw	fp,0(sp)
   17c7c:	dec00104 	addi	sp,sp,4
   17c80:	f800283a 	ret

00017c84 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   17c84:	defffe04 	addi	sp,sp,-8
   17c88:	dfc00115 	stw	ra,4(sp)
   17c8c:	df000015 	stw	fp,0(sp)
   17c90:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   17c94:	d0a00f97 	ldw	r2,-32706(gp)
   17c98:	10000326 	beq	r2,zero,17ca8 <alt_get_errno+0x24>
   17c9c:	d0a00f97 	ldw	r2,-32706(gp)
   17ca0:	103ee83a 	callr	r2
   17ca4:	00000106 	br	17cac <alt_get_errno+0x28>
   17ca8:	d0a04e84 	addi	r2,gp,-32454
}
   17cac:	e037883a 	mov	sp,fp
   17cb0:	dfc00117 	ldw	ra,4(sp)
   17cb4:	df000017 	ldw	fp,0(sp)
   17cb8:	dec00204 	addi	sp,sp,8
   17cbc:	f800283a 	ret

00017cc0 <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
   17cc0:	defff204 	addi	sp,sp,-56
   17cc4:	dfc00d15 	stw	ra,52(sp)
   17cc8:	df000c15 	stw	fp,48(sp)
   17ccc:	df000c04 	addi	fp,sp,48
   17cd0:	e13ffc15 	stw	r4,-16(fp)
   17cd4:	e17ffd15 	stw	r5,-12(fp)
   17cd8:	e1bffe15 	stw	r6,-8(fp)
   17cdc:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             block;
  alt_u8          read_would_block = 0;
   17ce0:	e03ff405 	stb	zero,-48(fp)
  int             count = 0;
   17ce4:	e03ff515 	stw	zero,-44(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  block = !(flags & O_NONBLOCK);
   17ce8:	e0bfff17 	ldw	r2,-4(fp)
   17cec:	1090000c 	andi	r2,r2,16384
   17cf0:	1005003a 	cmpeq	r2,r2,zero
   17cf4:	10803fcc 	andi	r2,r2,255
   17cf8:	e0bff615 	stw	r2,-40(fp)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
   17cfc:	00001306 	br	17d4c <altera_avalon_uart_read+0x8c>
    {
      count++;
   17d00:	e0bff517 	ldw	r2,-44(fp)
   17d04:	10800044 	addi	r2,r2,1
   17d08:	e0bff515 	stw	r2,-44(fp)
      *ptr++ = sp->rx_buf[sp->rx_start];
   17d0c:	e0bffd17 	ldw	r2,-12(fp)
   17d10:	10c00044 	addi	r3,r2,1
   17d14:	e0fffd15 	stw	r3,-12(fp)
   17d18:	e0fffc17 	ldw	r3,-16(fp)
   17d1c:	18c00217 	ldw	r3,8(r3)
   17d20:	e13ffc17 	ldw	r4,-16(fp)
   17d24:	20c7883a 	add	r3,r4,r3
   17d28:	18c00704 	addi	r3,r3,28
   17d2c:	18c00003 	ldbu	r3,0(r3)
   17d30:	10c00005 	stb	r3,0(r2)
      
      sp->rx_start = (sp->rx_start+1) & ALT_AVALON_UART_BUF_MSK;
   17d34:	e0bffc17 	ldw	r2,-16(fp)
   17d38:	10800217 	ldw	r2,8(r2)
   17d3c:	10800044 	addi	r2,r2,1
   17d40:	10c00fcc 	andi	r3,r2,63
   17d44:	e0bffc17 	ldw	r2,-16(fp)
   17d48:	10c00215 	stw	r3,8(r2)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
   17d4c:	e0fff517 	ldw	r3,-44(fp)
   17d50:	e0bffe17 	ldw	r2,-8(fp)
   17d54:	1880050e 	bge	r3,r2,17d6c <altera_avalon_uart_read+0xac>
   17d58:	e0bffc17 	ldw	r2,-16(fp)
   17d5c:	10c00217 	ldw	r3,8(r2)
   17d60:	e0bffc17 	ldw	r2,-16(fp)
   17d64:	10800317 	ldw	r2,12(r2)
   17d68:	18bfe51e 	bne	r3,r2,17d00 <__alt_data_end+0xf0017d00>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
   17d6c:	e0bff517 	ldw	r2,-44(fp)
   17d70:	1000251e 	bne	r2,zero,17e08 <altera_avalon_uart_read+0x148>
   17d74:	e0bffc17 	ldw	r2,-16(fp)
   17d78:	10c00217 	ldw	r3,8(r2)
   17d7c:	e0bffc17 	ldw	r2,-16(fp)
   17d80:	10800317 	ldw	r2,12(r2)
   17d84:	1880201e 	bne	r3,r2,17e08 <altera_avalon_uart_read+0x148>
    {
      if (!block)
   17d88:	e0bff617 	ldw	r2,-40(fp)
   17d8c:	1000071e 	bne	r2,zero,17dac <altera_avalon_uart_read+0xec>
      {
        /* Set errno to indicate the reason we're not returning any data */

        ALT_ERRNO = EWOULDBLOCK;
   17d90:	0017c840 	call	17c84 <alt_get_errno>
   17d94:	1007883a 	mov	r3,r2
   17d98:	008002c4 	movi	r2,11
   17d9c:	18800015 	stw	r2,0(r3)
        read_would_block = 1;
   17da0:	00800044 	movi	r2,1
   17da4:	e0bff405 	stb	r2,-48(fp)
        break;
   17da8:	00001b06 	br	17e18 <altera_avalon_uart_read+0x158>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   17dac:	0005303a 	rdctl	r2,status
   17db0:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   17db4:	e0fff917 	ldw	r3,-28(fp)
   17db8:	00bfff84 	movi	r2,-2
   17dbc:	1884703a 	and	r2,r3,r2
   17dc0:	1001703a 	wrctl	status,r2
  
  return context;
   17dc4:	e0bff917 	ldw	r2,-28(fp)
      {
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
   17dc8:	e0bff815 	stw	r2,-32(fp)
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   17dcc:	e0bffc17 	ldw	r2,-16(fp)
   17dd0:	10800117 	ldw	r2,4(r2)
   17dd4:	10c02014 	ori	r3,r2,128
   17dd8:	e0bffc17 	ldw	r2,-16(fp)
   17ddc:	10c00115 	stw	r3,4(r2)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   17de0:	e0bffc17 	ldw	r2,-16(fp)
   17de4:	10800017 	ldw	r2,0(r2)
   17de8:	10800304 	addi	r2,r2,12
   17dec:	e0fffc17 	ldw	r3,-16(fp)
   17df0:	18c00117 	ldw	r3,4(r3)
   17df4:	10c00035 	stwio	r3,0(r2)
   17df8:	e0bff817 	ldw	r2,-32(fp)
   17dfc:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   17e00:	e0bffa17 	ldw	r2,-24(fp)
   17e04:	1001703a 	wrctl	status,r2
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
   17e08:	e0bff517 	ldw	r2,-44(fp)
   17e0c:	1000021e 	bne	r2,zero,17e18 <altera_avalon_uart_read+0x158>
   17e10:	e0bffe17 	ldw	r2,-8(fp)
   17e14:	103fcd1e 	bne	r2,zero,17d4c <__alt_data_end+0xf0017d4c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   17e18:	0005303a 	rdctl	r2,status
   17e1c:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   17e20:	e0fffb17 	ldw	r3,-20(fp)
   17e24:	00bfff84 	movi	r2,-2
   17e28:	1884703a 	and	r2,r3,r2
   17e2c:	1001703a 	wrctl	status,r2
  
  return context;
   17e30:	e0bffb17 	ldw	r2,-20(fp)
  /*
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
   17e34:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   17e38:	e0bffc17 	ldw	r2,-16(fp)
   17e3c:	10800117 	ldw	r2,4(r2)
   17e40:	10c02014 	ori	r3,r2,128
   17e44:	e0bffc17 	ldw	r2,-16(fp)
   17e48:	10c00115 	stw	r3,4(r2)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   17e4c:	e0bffc17 	ldw	r2,-16(fp)
   17e50:	10800017 	ldw	r2,0(r2)
   17e54:	10800304 	addi	r2,r2,12
   17e58:	e0fffc17 	ldw	r3,-16(fp)
   17e5c:	18c00117 	ldw	r3,4(r3)
   17e60:	10c00035 	stwio	r3,0(r2)
   17e64:	e0bff817 	ldw	r2,-32(fp)
   17e68:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   17e6c:	e0bff717 	ldw	r2,-36(fp)
   17e70:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* Return the number of bytes read */
  if(read_would_block) {
   17e74:	e0bff403 	ldbu	r2,-48(fp)
   17e78:	10000226 	beq	r2,zero,17e84 <altera_avalon_uart_read+0x1c4>
    return -EWOULDBLOCK;
   17e7c:	00bffd44 	movi	r2,-11
   17e80:	00000106 	br	17e88 <altera_avalon_uart_read+0x1c8>
  }
  else {
    return count;
   17e84:	e0bff517 	ldw	r2,-44(fp)
  }
}
   17e88:	e037883a 	mov	sp,fp
   17e8c:	dfc00117 	ldw	ra,4(sp)
   17e90:	df000017 	ldw	fp,0(sp)
   17e94:	dec00204 	addi	sp,sp,8
   17e98:	f800283a 	ret

00017e9c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   17e9c:	defffe04 	addi	sp,sp,-8
   17ea0:	dfc00115 	stw	ra,4(sp)
   17ea4:	df000015 	stw	fp,0(sp)
   17ea8:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   17eac:	d0a00f97 	ldw	r2,-32706(gp)
   17eb0:	10000326 	beq	r2,zero,17ec0 <alt_get_errno+0x24>
   17eb4:	d0a00f97 	ldw	r2,-32706(gp)
   17eb8:	103ee83a 	callr	r2
   17ebc:	00000106 	br	17ec4 <alt_get_errno+0x28>
   17ec0:	d0a04e84 	addi	r2,gp,-32454
}
   17ec4:	e037883a 	mov	sp,fp
   17ec8:	dfc00117 	ldw	ra,4(sp)
   17ecc:	df000017 	ldw	fp,0(sp)
   17ed0:	dec00204 	addi	sp,sp,8
   17ed4:	f800283a 	ret

00017ed8 <altera_avalon_uart_write>:
 */

int
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
   17ed8:	defff204 	addi	sp,sp,-56
   17edc:	dfc00d15 	stw	ra,52(sp)
   17ee0:	df000c15 	stw	fp,48(sp)
   17ee4:	df000c04 	addi	fp,sp,48
   17ee8:	e13ffc15 	stw	r4,-16(fp)
   17eec:	e17ffd15 	stw	r5,-12(fp)
   17ef0:	e1bffe15 	stw	r6,-8(fp)
   17ef4:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             no_block;
  alt_u32         next;
  int             count = len;
   17ef8:	e0bffe17 	ldw	r2,-8(fp)
   17efc:	e0bff415 	stw	r2,-48(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  no_block = (flags & O_NONBLOCK);
   17f00:	e0bfff17 	ldw	r2,-4(fp)
   17f04:	1090000c 	andi	r2,r2,16384
   17f08:	e0bff515 	stw	r2,-44(fp)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
   17f0c:	00003c06 	br	18000 <altera_avalon_uart_write+0x128>
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   17f10:	e0bffc17 	ldw	r2,-16(fp)
   17f14:	10800517 	ldw	r2,20(r2)
   17f18:	10800044 	addi	r2,r2,1
   17f1c:	10800fcc 	andi	r2,r2,63
   17f20:	e0bff715 	stw	r2,-36(fp)

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
   17f24:	e0bffc17 	ldw	r2,-16(fp)
   17f28:	10c00417 	ldw	r3,16(r2)
   17f2c:	e0bff717 	ldw	r2,-36(fp)
   17f30:	1880221e 	bne	r3,r2,17fbc <altera_avalon_uart_write+0xe4>
    {
      if (no_block)
   17f34:	e0bff517 	ldw	r2,-44(fp)
   17f38:	10000526 	beq	r2,zero,17f50 <altera_avalon_uart_write+0x78>
      {
        /* Set errno to indicate why this function returned early */
 
        ALT_ERRNO = EWOULDBLOCK;
   17f3c:	0017e9c0 	call	17e9c <alt_get_errno>
   17f40:	1007883a 	mov	r3,r2
   17f44:	008002c4 	movi	r2,11
   17f48:	18800015 	stw	r2,0(r3)
        break;
   17f4c:	00002e06 	br	18008 <altera_avalon_uart_write+0x130>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   17f50:	0005303a 	rdctl	r2,status
   17f54:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   17f58:	e0fff917 	ldw	r3,-28(fp)
   17f5c:	00bfff84 	movi	r2,-2
   17f60:	1884703a 	and	r2,r3,r2
   17f64:	1001703a 	wrctl	status,r2
  
  return context;
   17f68:	e0bff917 	ldw	r2,-28(fp)
      {
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
   17f6c:	e0bff815 	stw	r2,-32(fp)
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   17f70:	e0bffc17 	ldw	r2,-16(fp)
   17f74:	10800117 	ldw	r2,4(r2)
   17f78:	10c11014 	ori	r3,r2,1088
   17f7c:	e0bffc17 	ldw	r2,-16(fp)
   17f80:	10c00115 	stw	r3,4(r2)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   17f84:	e0bffc17 	ldw	r2,-16(fp)
   17f88:	10800017 	ldw	r2,0(r2)
   17f8c:	10800304 	addi	r2,r2,12
   17f90:	e0fffc17 	ldw	r3,-16(fp)
   17f94:	18c00117 	ldw	r3,4(r3)
   17f98:	10c00035 	stwio	r3,0(r2)
   17f9c:	e0bff817 	ldw	r2,-32(fp)
   17fa0:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   17fa4:	e0bff617 	ldw	r2,-40(fp)
   17fa8:	1001703a 	wrctl	status,r2
          ALT_FLAG_PEND (sp->events, 
                         ALT_UART_WRITE_RDY,
                         OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                         0);
        }
        while ((next == sp->tx_start));
   17fac:	e0bffc17 	ldw	r2,-16(fp)
   17fb0:	10c00417 	ldw	r3,16(r2)
   17fb4:	e0bff717 	ldw	r2,-36(fp)
   17fb8:	18bffc26 	beq	r3,r2,17fac <__alt_data_end+0xf0017fac>
      }
    }

    count--;
   17fbc:	e0bff417 	ldw	r2,-48(fp)
   17fc0:	10bfffc4 	addi	r2,r2,-1
   17fc4:	e0bff415 	stw	r2,-48(fp)

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
   17fc8:	e0bffc17 	ldw	r2,-16(fp)
   17fcc:	10c00517 	ldw	r3,20(r2)
   17fd0:	e0bffd17 	ldw	r2,-12(fp)
   17fd4:	11000044 	addi	r4,r2,1
   17fd8:	e13ffd15 	stw	r4,-12(fp)
   17fdc:	10800003 	ldbu	r2,0(r2)
   17fe0:	1009883a 	mov	r4,r2
   17fe4:	e0bffc17 	ldw	r2,-16(fp)
   17fe8:	10c5883a 	add	r2,r2,r3
   17fec:	10801704 	addi	r2,r2,92
   17ff0:	11000005 	stb	r4,0(r2)
    sp->tx_end = next;
   17ff4:	e0bffc17 	ldw	r2,-16(fp)
   17ff8:	e0fff717 	ldw	r3,-36(fp)
   17ffc:	10c00515 	stw	r3,20(r2)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
   18000:	e0bff417 	ldw	r2,-48(fp)
   18004:	103fc21e 	bne	r2,zero,17f10 <__alt_data_end+0xf0017f10>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   18008:	0005303a 	rdctl	r2,status
   1800c:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   18010:	e0fffb17 	ldw	r3,-20(fp)
   18014:	00bfff84 	movi	r2,-2
   18018:	1884703a 	and	r2,r3,r2
   1801c:	1001703a 	wrctl	status,r2
  
  return context;
   18020:	e0bffb17 	ldw	r2,-20(fp)
  /* 
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
   18024:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   18028:	e0bffc17 	ldw	r2,-16(fp)
   1802c:	10800117 	ldw	r2,4(r2)
   18030:	10c11014 	ori	r3,r2,1088
   18034:	e0bffc17 	ldw	r2,-16(fp)
   18038:	10c00115 	stw	r3,4(r2)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   1803c:	e0bffc17 	ldw	r2,-16(fp)
   18040:	10800017 	ldw	r2,0(r2)
   18044:	10800304 	addi	r2,r2,12
   18048:	e0fffc17 	ldw	r3,-16(fp)
   1804c:	18c00117 	ldw	r3,4(r3)
   18050:	10c00035 	stwio	r3,0(r2)
   18054:	e0bff817 	ldw	r2,-32(fp)
   18058:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   1805c:	e0bffa17 	ldw	r2,-24(fp)
   18060:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* return the number of bytes written */

  return (len - count);
   18064:	e0fffe17 	ldw	r3,-8(fp)
   18068:	e0bff417 	ldw	r2,-48(fp)
   1806c:	1885c83a 	sub	r2,r3,r2
}
   18070:	e037883a 	mov	sp,fp
   18074:	dfc00117 	ldw	ra,4(sp)
   18078:	df000017 	ldw	fp,0(sp)
   1807c:	dec00204 	addi	sp,sp,8
   18080:	f800283a 	ret

00018084 <read_RI_bit>:


//////////////////////////////////////////////////////////////////////////////////////////////
// Internal Functions
alt_u8 read_RI_bit(alt_u32 ctrl_reg)
{
   18084:	defffd04 	addi	sp,sp,-12
   18088:	df000215 	stw	fp,8(sp)
   1808c:	df000204 	addi	fp,sp,8
   18090:	e13fff15 	stw	r4,-4(fp)
	alt_u8 ri = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_RI_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_RI_OFST);
   18094:	e0bfff17 	ldw	r2,-4(fp)
   18098:	1080400c 	andi	r2,r2,256
   1809c:	1004d23a 	srli	r2,r2,8
   180a0:	e0bffe05 	stb	r2,-8(fp)
	return ri;
   180a4:	e0bffe03 	ldbu	r2,-8(fp)
}
   180a8:	e037883a 	mov	sp,fp
   180ac:	df000017 	ldw	fp,0(sp)
   180b0:	dec00104 	addi	sp,sp,4
   180b4:	f800283a 	ret

000180b8 <read_RE_bit>:

alt_u8 read_RE_bit(alt_u32 ctrl_reg)
{
   180b8:	defffd04 	addi	sp,sp,-12
   180bc:	df000215 	stw	fp,8(sp)
   180c0:	df000204 	addi	fp,sp,8
   180c4:	e13fff15 	stw	r4,-4(fp)
	alt_u8 re = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_RE_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_RE_OFST);
   180c8:	e0bfff17 	ldw	r2,-4(fp)
   180cc:	1080004c 	andi	r2,r2,1
   180d0:	e0bffe05 	stb	r2,-8(fp)
	return re;
   180d4:	e0bffe03 	ldbu	r2,-8(fp)
}
   180d8:	e037883a 	mov	sp,fp
   180dc:	df000017 	ldw	fp,0(sp)
   180e0:	dec00104 	addi	sp,sp,4
   180e4:	f800283a 	ret

000180e8 <read_CE_bit>:

alt_u8 read_CE_bit(alt_u32 ctrl_reg)
{
   180e8:	defffd04 	addi	sp,sp,-12
   180ec:	df000215 	stw	fp,8(sp)
   180f0:	df000204 	addi	fp,sp,8
   180f4:	e13fff15 	stw	r4,-4(fp)
	alt_u8 re = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_CE_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_CE_OFST);
   180f8:	e0bfff17 	ldw	r2,-4(fp)
   180fc:	1081000c 	andi	r2,r2,1024
   18100:	1004d2ba 	srli	r2,r2,10
   18104:	e0bffe05 	stb	r2,-8(fp)
	return re;
   18108:	e0bffe03 	ldbu	r2,-8(fp)
}
   1810c:	e037883a 	mov	sp,fp
   18110:	df000017 	ldw	fp,0(sp)
   18114:	dec00104 	addi	sp,sp,4
   18118:	f800283a 	ret

0001811c <read_num_bytes_available>:

alt_u16 read_num_bytes_available(alt_u32 data_reg)
{
   1811c:	defffd04 	addi	sp,sp,-12
   18120:	df000215 	stw	fp,8(sp)
   18124:	df000204 	addi	fp,sp,8
   18128:	e13fff15 	stw	r4,-4(fp)
	alt_u16 ravail = (alt_u16)((data_reg & ALT_UP_PS2_PORT_DATA_REG_RAVAIL_MSK ) >> ALT_UP_PS2_PORT_DATA_REG_RAVAIL_OFST);
   1812c:	e0bfff17 	ldw	r2,-4(fp)
   18130:	1004d43a 	srli	r2,r2,16
   18134:	e0bffe0d 	sth	r2,-8(fp)
	return ravail;
   18138:	e0bffe0b 	ldhu	r2,-8(fp)
}
   1813c:	e037883a 	mov	sp,fp
   18140:	df000017 	ldw	fp,0(sp)
   18144:	dec00104 	addi	sp,sp,4
   18148:	f800283a 	ret

0001814c <read_data_valid>:

alt_u8 read_data_valid(alt_u32 data_reg)
{
   1814c:	defffd04 	addi	sp,sp,-12
   18150:	df000215 	stw	fp,8(sp)
   18154:	df000204 	addi	fp,sp,8
   18158:	e13fff15 	stw	r4,-4(fp)
	alt_u8 rvalid = (alt_u8)((data_reg & ALT_UP_PS2_PORT_DATA_REG_RVALID_MSK ) >> ALT_UP_PS2_PORT_DATA_REG_RVALID_OFST);
   1815c:	e0bfff17 	ldw	r2,-4(fp)
   18160:	10a0000c 	andi	r2,r2,32768
   18164:	1004d3fa 	srli	r2,r2,15
   18168:	e0bffe05 	stb	r2,-8(fp)
	return rvalid;
   1816c:	e0bffe03 	ldbu	r2,-8(fp)
}
   18170:	e037883a 	mov	sp,fp
   18174:	df000017 	ldw	fp,0(sp)
   18178:	dec00104 	addi	sp,sp,4
   1817c:	f800283a 	ret

00018180 <read_data_byte>:

alt_u8 read_data_byte(alt_u32 data_reg)
{
   18180:	defffd04 	addi	sp,sp,-12
   18184:	df000215 	stw	fp,8(sp)
   18188:	df000204 	addi	fp,sp,8
   1818c:	e13fff15 	stw	r4,-4(fp)
	alt_u8 data = (alt_u8) ( (data_reg & ALT_UP_PS2_PORT_DATA_REG_DATA_MSK) >> ALT_UP_PS2_PORT_DATA_REG_DATA_OFST) ;
   18190:	e0bfff17 	ldw	r2,-4(fp)
   18194:	e0bffe05 	stb	r2,-8(fp)
	return data;
   18198:	e0bffe03 	ldbu	r2,-8(fp)
}
   1819c:	e037883a 	mov	sp,fp
   181a0:	df000017 	ldw	fp,0(sp)
   181a4:	dec00104 	addi	sp,sp,4
   181a8:	f800283a 	ret

000181ac <alt_up_ps2_init>:

//////////////////////////////////////////////////////////////////////////////////////////////
// HAL Functions
void alt_up_ps2_init(alt_up_ps2_dev *ps2)
{
   181ac:	defffb04 	addi	sp,sp,-20
   181b0:	dfc00415 	stw	ra,16(sp)
   181b4:	df000315 	stw	fp,12(sp)
   181b8:	df000304 	addi	fp,sp,12
   181bc:	e13fff15 	stw	r4,-4(fp)
	// initialize the device
	unsigned char byte;
	//send the reset request, wait for ACK
	int status = alt_up_ps2_write_data_byte_with_ack(ps2, 0xff);
   181c0:	01403fc4 	movi	r5,255
   181c4:	e13fff17 	ldw	r4,-4(fp)
   181c8:	001840c0 	call	1840c <alt_up_ps2_write_data_byte_with_ack>
   181cc:	e0bffd15 	stw	r2,-12(fp)
	if (status == 0)
   181d0:	e0bffd17 	ldw	r2,-12(fp)
   181d4:	1000211e 	bne	r2,zero,1825c <alt_up_ps2_init+0xb0>
	{
		// reset succeed, now try to get the BAT result, AA means passed
		status = alt_up_ps2_read_data_byte_timeout(ps2, &byte);
   181d8:	e0bffe04 	addi	r2,fp,-8
   181dc:	100b883a 	mov	r5,r2
   181e0:	e13fff17 	ldw	r4,-4(fp)
   181e4:	00184700 	call	18470 <alt_up_ps2_read_data_byte_timeout>
   181e8:	e0bffd15 	stw	r2,-12(fp)
		if (status == 0 && byte == 0xAA)
   181ec:	e0bffd17 	ldw	r2,-12(fp)
   181f0:	10001a1e 	bne	r2,zero,1825c <alt_up_ps2_init+0xb0>
   181f4:	e0bffe03 	ldbu	r2,-8(fp)
   181f8:	10803fcc 	andi	r2,r2,255
   181fc:	10802a98 	cmpnei	r2,r2,170
   18200:	1000161e 	bne	r2,zero,1825c <alt_up_ps2_init+0xb0>
		{
			//get the 2nd byte
			status = alt_up_ps2_read_data_byte_timeout(ps2, &byte);
   18204:	e0bffe04 	addi	r2,fp,-8
   18208:	100b883a 	mov	r5,r2
   1820c:	e13fff17 	ldw	r4,-4(fp)
   18210:	00184700 	call	18470 <alt_up_ps2_read_data_byte_timeout>
   18214:	e0bffd15 	stw	r2,-12(fp)
			if (status == -ETIMEDOUT)
   18218:	e0bffd17 	ldw	r2,-12(fp)
   1821c:	10bfe318 	cmpnei	r2,r2,-116
   18220:	1000041e 	bne	r2,zero,18234 <alt_up_ps2_init+0x88>
			{
				//for keyboard, only 2 bytes are sent(ACK, PASS/FAIL), so timeout
				ps2->device_type = PS2_KEYBOARD;
   18224:	e0bfff17 	ldw	r2,-4(fp)
   18228:	00c00044 	movi	r3,1
   1822c:	10c00d15 	stw	r3,52(r2)
				ps2->device_type = PS2_MOUSE;
				(void) alt_up_ps2_write_data_byte (ps2, 0xf4); // enable data from mouse
			}
		}
	}
}
   18230:	00000a06 	br	1825c <alt_up_ps2_init+0xb0>
			if (status == -ETIMEDOUT)
			{
				//for keyboard, only 2 bytes are sent(ACK, PASS/FAIL), so timeout
				ps2->device_type = PS2_KEYBOARD;
			}
			else if (status == 0 && byte == 0x00)
   18234:	e0bffd17 	ldw	r2,-12(fp)
   18238:	1000081e 	bne	r2,zero,1825c <alt_up_ps2_init+0xb0>
   1823c:	e0bffe03 	ldbu	r2,-8(fp)
   18240:	10803fcc 	andi	r2,r2,255
   18244:	1000051e 	bne	r2,zero,1825c <alt_up_ps2_init+0xb0>
			{
				//for mouse, it will sent out 0x00 after sending out ACK and PASS/FAIL.
				ps2->device_type = PS2_MOUSE;
   18248:	e0bfff17 	ldw	r2,-4(fp)
   1824c:	10000d15 	stw	zero,52(r2)
				(void) alt_up_ps2_write_data_byte (ps2, 0xf4); // enable data from mouse
   18250:	01403d04 	movi	r5,244
   18254:	e13fff17 	ldw	r4,-4(fp)
   18258:	00183300 	call	18330 <alt_up_ps2_write_data_byte>
			}
		}
	}
}
   1825c:	0001883a 	nop
   18260:	e037883a 	mov	sp,fp
   18264:	dfc00117 	ldw	ra,4(sp)
   18268:	df000017 	ldw	fp,0(sp)
   1826c:	dec00204 	addi	sp,sp,8
   18270:	f800283a 	ret

00018274 <alt_up_ps2_enable_read_interrupt>:

void alt_up_ps2_enable_read_interrupt(alt_up_ps2_dev *ps2)
{
   18274:	defffd04 	addi	sp,sp,-12
   18278:	df000215 	stw	fp,8(sp)
   1827c:	df000204 	addi	fp,sp,8
   18280:	e13fff15 	stw	r4,-4(fp)
	unsigned int ctrl_reg;
	ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base); 
   18284:	e0bfff17 	ldw	r2,-4(fp)
   18288:	10800a17 	ldw	r2,40(r2)
   1828c:	10800104 	addi	r2,r2,4
   18290:	10800037 	ldwio	r2,0(r2)
   18294:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 1 while maintaining other bits the same
	ctrl_reg |= ALT_UP_PS2_PORT_CTRL_REG_RE_MSK;
   18298:	e0bffe17 	ldw	r2,-8(fp)
   1829c:	10800054 	ori	r2,r2,1
   182a0:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_PS2_PORT_CTRL_REG(ps2->base, ctrl_reg);
   182a4:	e0bfff17 	ldw	r2,-4(fp)
   182a8:	10800a17 	ldw	r2,40(r2)
   182ac:	10800104 	addi	r2,r2,4
   182b0:	1007883a 	mov	r3,r2
   182b4:	e0bffe17 	ldw	r2,-8(fp)
   182b8:	18800035 	stwio	r2,0(r3)
}
   182bc:	0001883a 	nop
   182c0:	e037883a 	mov	sp,fp
   182c4:	df000017 	ldw	fp,0(sp)
   182c8:	dec00104 	addi	sp,sp,4
   182cc:	f800283a 	ret

000182d0 <alt_up_ps2_disable_read_interrupt>:

void alt_up_ps2_disable_read_interrupt(alt_up_ps2_dev *ps2)
{
   182d0:	defffd04 	addi	sp,sp,-12
   182d4:	df000215 	stw	fp,8(sp)
   182d8:	df000204 	addi	fp,sp,8
   182dc:	e13fff15 	stw	r4,-4(fp)
	unsigned int ctrl_reg;
	ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base); 
   182e0:	e0bfff17 	ldw	r2,-4(fp)
   182e4:	10800a17 	ldw	r2,40(r2)
   182e8:	10800104 	addi	r2,r2,4
   182ec:	10800037 	ldwio	r2,0(r2)
   182f0:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 0 while maintaining other bits the same
	ctrl_reg &= ~ALT_UP_PS2_PORT_CTRL_REG_RE_MSK;
   182f4:	e0fffe17 	ldw	r3,-8(fp)
   182f8:	00bfff84 	movi	r2,-2
   182fc:	1884703a 	and	r2,r3,r2
   18300:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_PS2_PORT_CTRL_REG(ps2->base, ctrl_reg);
   18304:	e0bfff17 	ldw	r2,-4(fp)
   18308:	10800a17 	ldw	r2,40(r2)
   1830c:	10800104 	addi	r2,r2,4
   18310:	1007883a 	mov	r3,r2
   18314:	e0bffe17 	ldw	r2,-8(fp)
   18318:	18800035 	stwio	r2,0(r3)
}
   1831c:	0001883a 	nop
   18320:	e037883a 	mov	sp,fp
   18324:	df000017 	ldw	fp,0(sp)
   18328:	dec00104 	addi	sp,sp,4
   1832c:	f800283a 	ret

00018330 <alt_up_ps2_write_data_byte>:

int alt_up_ps2_write_data_byte(alt_up_ps2_dev *ps2, unsigned char byte)
{
   18330:	defffb04 	addi	sp,sp,-20
   18334:	dfc00415 	stw	ra,16(sp)
   18338:	df000315 	stw	fp,12(sp)
   1833c:	df000304 	addi	fp,sp,12
   18340:	e13ffe15 	stw	r4,-8(fp)
   18344:	2805883a 	mov	r2,r5
   18348:	e0bfff05 	stb	r2,-4(fp)
	//note: data are only located at the lower 8 bits
	//note: the software send command to the PS2 peripheral through the data
	//		register rather than the control register
	IOWR_ALT_UP_PS2_PORT_DATA(ps2->base, byte);
   1834c:	e0bffe17 	ldw	r2,-8(fp)
   18350:	10800a17 	ldw	r2,40(r2)
   18354:	1007883a 	mov	r3,r2
   18358:	e0bfff03 	ldbu	r2,-4(fp)
   1835c:	18800025 	stbio	r2,0(r3)
	alt_u32 ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base);
   18360:	e0bffe17 	ldw	r2,-8(fp)
   18364:	10800a17 	ldw	r2,40(r2)
   18368:	10800104 	addi	r2,r2,4
   1836c:	10800037 	ldwio	r2,0(r2)
   18370:	e0bffd15 	stw	r2,-12(fp)
	if (read_CE_bit(ctrl_reg))
   18374:	e13ffd17 	ldw	r4,-12(fp)
   18378:	00180e80 	call	180e8 <read_CE_bit>
   1837c:	10803fcc 	andi	r2,r2,255
   18380:	10000226 	beq	r2,zero,1838c <alt_up_ps2_write_data_byte+0x5c>
	{
		//CE bit is set --> error occurs on sending commands
		return -EIO;
   18384:	00bffec4 	movi	r2,-5
   18388:	00000106 	br	18390 <alt_up_ps2_write_data_byte+0x60>
	}
	return 0;
   1838c:	0005883a 	mov	r2,zero
}
   18390:	e037883a 	mov	sp,fp
   18394:	dfc00117 	ldw	ra,4(sp)
   18398:	df000017 	ldw	fp,0(sp)
   1839c:	dec00204 	addi	sp,sp,8
   183a0:	f800283a 	ret

000183a4 <alt_up_ps2_wait_for_ack>:

int alt_up_ps2_wait_for_ack(alt_up_ps2_dev *ps2)
{
   183a4:	defffc04 	addi	sp,sp,-16
   183a8:	dfc00315 	stw	ra,12(sp)
   183ac:	df000215 	stw	fp,8(sp)
   183b0:	df000204 	addi	fp,sp,8
   183b4:	e13fff15 	stw	r4,-4(fp)
	unsigned char data = 0;
   183b8:	e03ffe45 	stb	zero,-7(fp)
	unsigned char status = 0;
   183bc:	e03ffe05 	stb	zero,-8(fp)
	do
	{
		status = alt_up_ps2_read_data_byte_timeout(ps2, &data); 
   183c0:	e0bffe44 	addi	r2,fp,-7
   183c4:	100b883a 	mov	r5,r2
   183c8:	e13fff17 	ldw	r4,-4(fp)
   183cc:	00184700 	call	18470 <alt_up_ps2_read_data_byte_timeout>
   183d0:	e0bffe05 	stb	r2,-8(fp)
		if ( status == 0)
   183d4:	e0bffe03 	ldbu	r2,-8(fp)
   183d8:	1000061e 	bne	r2,zero,183f4 <alt_up_ps2_wait_for_ack+0x50>
		{
			if (data == PS2_ACK)
   183dc:	e0bffe43 	ldbu	r2,-7(fp)
   183e0:	10803fcc 	andi	r2,r2,255
   183e4:	10803e98 	cmpnei	r2,r2,250
   183e8:	103ff51e 	bne	r2,zero,183c0 <__alt_data_end+0xf00183c0>
				return 0;
   183ec:	0005883a 	mov	r2,zero
   183f0:	00000106 	br	183f8 <alt_up_ps2_wait_for_ack+0x54>
		}
		else 
		{
			return status;
   183f4:	e0bffe03 	ldbu	r2,-8(fp)
		}
	} while(1);
	return -ETIMEDOUT;
}
   183f8:	e037883a 	mov	sp,fp
   183fc:	dfc00117 	ldw	ra,4(sp)
   18400:	df000017 	ldw	fp,0(sp)
   18404:	dec00204 	addi	sp,sp,8
   18408:	f800283a 	ret

0001840c <alt_up_ps2_write_data_byte_with_ack>:

int alt_up_ps2_write_data_byte_with_ack(alt_up_ps2_dev *ps2, unsigned char byte)
{
   1840c:	defffa04 	addi	sp,sp,-24
   18410:	dfc00515 	stw	ra,20(sp)
   18414:	df000415 	stw	fp,16(sp)
   18418:	df000404 	addi	fp,sp,16
   1841c:	e13ffe15 	stw	r4,-8(fp)
   18420:	2805883a 	mov	r2,r5
   18424:	e0bfff05 	stb	r2,-4(fp)
	int send_status = alt_up_ps2_write_data_byte(ps2, byte);
   18428:	e0bfff03 	ldbu	r2,-4(fp)
   1842c:	100b883a 	mov	r5,r2
   18430:	e13ffe17 	ldw	r4,-8(fp)
   18434:	00183300 	call	18330 <alt_up_ps2_write_data_byte>
   18438:	e0bffc15 	stw	r2,-16(fp)
	if ( send_status != 0)
   1843c:	e0bffc17 	ldw	r2,-16(fp)
   18440:	10000226 	beq	r2,zero,1844c <alt_up_ps2_write_data_byte_with_ack+0x40>
		// return on sending error
		return send_status;
   18444:	e0bffc17 	ldw	r2,-16(fp)
   18448:	00000406 	br	1845c <alt_up_ps2_write_data_byte_with_ack+0x50>

	int ack_status = alt_up_ps2_wait_for_ack(ps2);
   1844c:	e13ffe17 	ldw	r4,-8(fp)
   18450:	00183a40 	call	183a4 <alt_up_ps2_wait_for_ack>
   18454:	e0bffd15 	stw	r2,-12(fp)
	return ack_status;
   18458:	e0bffd17 	ldw	r2,-12(fp)
}
   1845c:	e037883a 	mov	sp,fp
   18460:	dfc00117 	ldw	ra,4(sp)
   18464:	df000017 	ldw	fp,0(sp)
   18468:	dec00204 	addi	sp,sp,8
   1846c:	f800283a 	ret

00018470 <alt_up_ps2_read_data_byte_timeout>:

int alt_up_ps2_read_data_byte_timeout(alt_up_ps2_dev *ps2, unsigned char *byte)
{
   18470:	defffa04 	addi	sp,sp,-24
   18474:	dfc00515 	stw	ra,20(sp)
   18478:	df000415 	stw	fp,16(sp)
   1847c:	df000404 	addi	fp,sp,16
   18480:	e13ffe15 	stw	r4,-8(fp)
   18484:	e17fff15 	stw	r5,-4(fp)
	unsigned int data_reg = 0; 
   18488:	e03ffd15 	stw	zero,-12(fp)
	unsigned int count = 0;
   1848c:	e03ffc15 	stw	zero,-16(fp)
	do {
		count++;
   18490:	e0bffc17 	ldw	r2,-16(fp)
   18494:	10800044 	addi	r2,r2,1
   18498:	e0bffc15 	stw	r2,-16(fp)
		data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
   1849c:	e0bffe17 	ldw	r2,-8(fp)
   184a0:	10800a17 	ldw	r2,40(r2)
   184a4:	10800037 	ldwio	r2,0(r2)
   184a8:	e0bffd15 	stw	r2,-12(fp)
		if (read_data_valid(data_reg))
   184ac:	e13ffd17 	ldw	r4,-12(fp)
   184b0:	001814c0 	call	1814c <read_data_valid>
   184b4:	10803fcc 	andi	r2,r2,255
   184b8:	10000726 	beq	r2,zero,184d8 <alt_up_ps2_read_data_byte_timeout+0x68>
		{
			*byte = read_data_byte(data_reg);
   184bc:	e13ffd17 	ldw	r4,-12(fp)
   184c0:	00181800 	call	18180 <read_data_byte>
   184c4:	1007883a 	mov	r3,r2
   184c8:	e0bfff17 	ldw	r2,-4(fp)
   184cc:	10c00005 	stb	r3,0(r2)
			return 0;
   184d0:	0005883a 	mov	r2,zero
   184d4:	00000806 	br	184f8 <alt_up_ps2_read_data_byte_timeout+0x88>
		}
		//timeout = 0 means to disable the timeout
		if ( ps2->timeout != 0 && count > ps2->timeout)
   184d8:	e0bffe17 	ldw	r2,-8(fp)
   184dc:	10800c17 	ldw	r2,48(r2)
   184e0:	103feb26 	beq	r2,zero,18490 <__alt_data_end+0xf0018490>
   184e4:	e0bffe17 	ldw	r2,-8(fp)
   184e8:	10c00c17 	ldw	r3,48(r2)
   184ec:	e0bffc17 	ldw	r2,-16(fp)
   184f0:	18bfe72e 	bgeu	r3,r2,18490 <__alt_data_end+0xf0018490>
		{
			return -ETIMEDOUT;
   184f4:	00bfe304 	movi	r2,-116
		}
	} while (1);
}
   184f8:	e037883a 	mov	sp,fp
   184fc:	dfc00117 	ldw	ra,4(sp)
   18500:	df000017 	ldw	fp,0(sp)
   18504:	dec00204 	addi	sp,sp,8
   18508:	f800283a 	ret

0001850c <alt_up_ps2_read_data_byte>:

int alt_up_ps2_read_data_byte(alt_up_ps2_dev *ps2, unsigned char *byte)
{
   1850c:	defffb04 	addi	sp,sp,-20
   18510:	dfc00415 	stw	ra,16(sp)
   18514:	df000315 	stw	fp,12(sp)
   18518:	df000304 	addi	fp,sp,12
   1851c:	e13ffe15 	stw	r4,-8(fp)
   18520:	e17fff15 	stw	r5,-4(fp)
	unsigned int data_reg = 0; 
   18524:	e03ffd15 	stw	zero,-12(fp)
	data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
   18528:	e0bffe17 	ldw	r2,-8(fp)
   1852c:	10800a17 	ldw	r2,40(r2)
   18530:	10800037 	ldwio	r2,0(r2)
   18534:	e0bffd15 	stw	r2,-12(fp)
	if (read_data_valid(data_reg))
   18538:	e13ffd17 	ldw	r4,-12(fp)
   1853c:	001814c0 	call	1814c <read_data_valid>
   18540:	10803fcc 	andi	r2,r2,255
   18544:	10000726 	beq	r2,zero,18564 <alt_up_ps2_read_data_byte+0x58>
	{
		*byte = read_data_byte(data_reg);
   18548:	e13ffd17 	ldw	r4,-12(fp)
   1854c:	00181800 	call	18180 <read_data_byte>
   18550:	1007883a 	mov	r3,r2
   18554:	e0bfff17 	ldw	r2,-4(fp)
   18558:	10c00005 	stb	r3,0(r2)
		return 0;
   1855c:	0005883a 	mov	r2,zero
   18560:	00000106 	br	18568 <alt_up_ps2_read_data_byte+0x5c>
	}
	return -1;
   18564:	00bfffc4 	movi	r2,-1
}
   18568:	e037883a 	mov	sp,fp
   1856c:	dfc00117 	ldw	ra,4(sp)
   18570:	df000017 	ldw	fp,0(sp)
   18574:	dec00204 	addi	sp,sp,8
   18578:	f800283a 	ret

0001857c <alt_up_ps2_clear_fifo>:

void alt_up_ps2_clear_fifo(alt_up_ps2_dev *ps2)
{
   1857c:	defffb04 	addi	sp,sp,-20
   18580:	dfc00415 	stw	ra,16(sp)
   18584:	df000315 	stw	fp,12(sp)
   18588:	df000304 	addi	fp,sp,12
   1858c:	e13fff15 	stw	r4,-4(fp)
	// The DATA byte of the data register will be automatically cleared after a read
	// So we simply keep reading it until there are no available bytes
	alt_u16 num = 0;
   18590:	e03ffd0d 	sth	zero,-12(fp)
	unsigned int data_reg = 0;
   18594:	e03ffe15 	stw	zero,-8(fp)
	do
	{
		// read the data register (the DATA byte is cleared)
		data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
   18598:	e0bfff17 	ldw	r2,-4(fp)
   1859c:	10800a17 	ldw	r2,40(r2)
   185a0:	10800037 	ldwio	r2,0(r2)
   185a4:	e0bffe15 	stw	r2,-8(fp)
		// get the number of available bytes from the RAVAIL part of data register
		num = read_num_bytes_available(data_reg);
   185a8:	e13ffe17 	ldw	r4,-8(fp)
   185ac:	001811c0 	call	1811c <read_num_bytes_available>
   185b0:	e0bffd0d 	sth	r2,-12(fp)
	} while (num > 0);
   185b4:	e0bffd0b 	ldhu	r2,-12(fp)
   185b8:	103ff71e 	bne	r2,zero,18598 <__alt_data_end+0xf0018598>
}
   185bc:	0001883a 	nop
   185c0:	e037883a 	mov	sp,fp
   185c4:	dfc00117 	ldw	ra,4(sp)
   185c8:	df000017 	ldw	fp,0(sp)
   185cc:	dec00204 	addi	sp,sp,8
   185d0:	f800283a 	ret

000185d4 <alt_up_ps2_read_fd>:

//////////////////////////////////////////////////////////////
// FD Functions
int alt_up_ps2_read_fd (alt_fd* fd, char* ptr, int len)
{
   185d4:	defff804 	addi	sp,sp,-32
   185d8:	dfc00715 	stw	ra,28(sp)
   185dc:	df000615 	stw	fp,24(sp)
   185e0:	df000604 	addi	fp,sp,24
   185e4:	e13ffd15 	stw	r4,-12(fp)
   185e8:	e17ffe15 	stw	r5,-8(fp)
   185ec:	e1bfff15 	stw	r6,-4(fp)
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
   185f0:	e0bffd17 	ldw	r2,-12(fp)
   185f4:	10800017 	ldw	r2,0(r2)
   185f8:	e0bffa15 	stw	r2,-24(fp)
	int status = 0;
   185fc:	e03ffb15 	stw	zero,-20(fp)
	int count = 0;
   18600:	e03ffc15 	stw	zero,-16(fp)
	while (count < len);
   18604:	e0fffc17 	ldw	r3,-16(fp)
   18608:	e0bfff17 	ldw	r2,-4(fp)
   1860c:	18bffd16 	blt	r3,r2,18604 <__alt_data_end+0xf0018604>
	{
		status = alt_up_ps2_read_data_byte_timeout(ps2, (unsigned char *)ptr++);
   18610:	e0bffe17 	ldw	r2,-8(fp)
   18614:	10c00044 	addi	r3,r2,1
   18618:	e0fffe15 	stw	r3,-8(fp)
   1861c:	100b883a 	mov	r5,r2
   18620:	e13ffa17 	ldw	r4,-24(fp)
   18624:	00184700 	call	18470 <alt_up_ps2_read_data_byte_timeout>
   18628:	e0bffb15 	stw	r2,-20(fp)
		if (status!=0)
   1862c:	e0bffb17 	ldw	r2,-20(fp)
   18630:	10000226 	beq	r2,zero,1863c <alt_up_ps2_read_fd+0x68>
			return count;
   18634:	e0bffc17 	ldw	r2,-16(fp)
   18638:	00000406 	br	1864c <alt_up_ps2_read_fd+0x78>
		count++;
   1863c:	e0bffc17 	ldw	r2,-16(fp)
   18640:	10800044 	addi	r2,r2,1
   18644:	e0bffc15 	stw	r2,-16(fp)
	} 
	return count;
   18648:	e0bffc17 	ldw	r2,-16(fp)
}
   1864c:	e037883a 	mov	sp,fp
   18650:	dfc00117 	ldw	ra,4(sp)
   18654:	df000017 	ldw	fp,0(sp)
   18658:	dec00204 	addi	sp,sp,8
   1865c:	f800283a 	ret

00018660 <alt_up_ps2_write_fd>:

int alt_up_ps2_write_fd (alt_fd* fd, const char* ptr, int len)
{
   18660:	defff804 	addi	sp,sp,-32
   18664:	dfc00715 	stw	ra,28(sp)
   18668:	df000615 	stw	fp,24(sp)
   1866c:	df000604 	addi	fp,sp,24
   18670:	e13ffd15 	stw	r4,-12(fp)
   18674:	e17ffe15 	stw	r5,-8(fp)
   18678:	e1bfff15 	stw	r6,-4(fp)
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
   1867c:	e0bffd17 	ldw	r2,-12(fp)
   18680:	10800017 	ldw	r2,0(r2)
   18684:	e0bffb15 	stw	r2,-20(fp)
	int status = 0;
   18688:	e03ffc15 	stw	zero,-16(fp)
	int count = 0;
   1868c:	e03ffa15 	stw	zero,-24(fp)
	while (count < len)
   18690:	00001006 	br	186d4 <alt_up_ps2_write_fd+0x74>
	{
		status = alt_up_ps2_write_data_byte(ps2, *(ptr++) );
   18694:	e0bffe17 	ldw	r2,-8(fp)
   18698:	10c00044 	addi	r3,r2,1
   1869c:	e0fffe15 	stw	r3,-8(fp)
   186a0:	10800003 	ldbu	r2,0(r2)
   186a4:	10803fcc 	andi	r2,r2,255
   186a8:	100b883a 	mov	r5,r2
   186ac:	e13ffb17 	ldw	r4,-20(fp)
   186b0:	00183300 	call	18330 <alt_up_ps2_write_data_byte>
   186b4:	e0bffc15 	stw	r2,-16(fp)
		if (status!=0)
   186b8:	e0bffc17 	ldw	r2,-16(fp)
   186bc:	10000226 	beq	r2,zero,186c8 <alt_up_ps2_write_fd+0x68>
			return count;
   186c0:	e0bffa17 	ldw	r2,-24(fp)
   186c4:	00000706 	br	186e4 <alt_up_ps2_write_fd+0x84>
		count++;
   186c8:	e0bffa17 	ldw	r2,-24(fp)
   186cc:	10800044 	addi	r2,r2,1
   186d0:	e0bffa15 	stw	r2,-24(fp)
int alt_up_ps2_write_fd (alt_fd* fd, const char* ptr, int len)
{
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
	int status = 0;
	int count = 0;
	while (count < len)
   186d4:	e0fffa17 	ldw	r3,-24(fp)
   186d8:	e0bfff17 	ldw	r2,-4(fp)
   186dc:	18bfed16 	blt	r3,r2,18694 <__alt_data_end+0xf0018694>
		status = alt_up_ps2_write_data_byte(ps2, *(ptr++) );
		if (status!=0)
			return count;
		count++;
	}
	return count;
   186e0:	e0bffa17 	ldw	r2,-24(fp)
}
   186e4:	e037883a 	mov	sp,fp
   186e8:	dfc00117 	ldw	ra,4(sp)
   186ec:	df000017 	ldw	fp,0(sp)
   186f0:	dec00204 	addi	sp,sp,8
   186f4:	f800283a 	ret

000186f8 <alt_up_ps2_open_dev>:

alt_up_ps2_dev* alt_up_ps2_open_dev(const char* name)
{
   186f8:	defffc04 	addi	sp,sp,-16
   186fc:	dfc00315 	stw	ra,12(sp)
   18700:	df000215 	stw	fp,8(sp)
   18704:	df000204 	addi	fp,sp,8
   18708:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_ps2_dev *dev = (alt_up_ps2_dev*)alt_find_dev(name, &alt_dev_list);
   1870c:	d1600c84 	addi	r5,gp,-32718
   18710:	e13fff17 	ldw	r4,-4(fp)
   18714:	00193340 	call	19334 <alt_find_dev>
   18718:	e0bffe15 	stw	r2,-8(fp)

  return dev;
   1871c:	e0bffe17 	ldw	r2,-8(fp)
}
   18720:	e037883a 	mov	sp,fp
   18724:	dfc00117 	ldw	ra,4(sp)
   18728:	df000017 	ldw	fp,0(sp)
   1872c:	dec00204 	addi	sp,sp,8
   18730:	f800283a 	ret

00018734 <alt_up_char_buffer_init>:
#include <priv/alt_file.h>

#include "altera_up_avalon_video_character_buffer_with_dma.h"
#include "altera_up_avalon_video_character_buffer_with_dma_regs.h"

void alt_up_char_buffer_init(alt_up_char_buffer_dev *char_buffer) {
   18734:	defffc04 	addi	sp,sp,-16
   18738:	dfc00315 	stw	ra,12(sp)
   1873c:	df000215 	stw	fp,8(sp)
   18740:	df000204 	addi	fp,sp,8
   18744:	e13fff15 	stw	r4,-4(fp)
	char * name;
	name = (char *) char_buffer->dev.name;
   18748:	e0bfff17 	ldw	r2,-4(fp)
   1874c:	10800217 	ldw	r2,8(r2)
   18750:	e0bffe15 	stw	r2,-8(fp)

	for ( ; (*name) != '\0'; name++) {
   18754:	00000b06 	br	18784 <alt_up_char_buffer_init+0x50>
		if (strcmp(name, "_avalon_char_buffer_slave") == 0) {
   18758:	01420034 	movhi	r5,2048
   1875c:	29413904 	addi	r5,r5,1252
   18760:	e13ffe17 	ldw	r4,-8(fp)
   18764:	000ed480 	call	ed48 <strcmp>
   18768:	1000031e 	bne	r2,zero,18778 <alt_up_char_buffer_init+0x44>
			(*name) = '\0';
   1876c:	e0bffe17 	ldw	r2,-8(fp)
   18770:	10000005 	stb	zero,0(r2)
			break;
   18774:	00000906 	br	1879c <alt_up_char_buffer_init+0x68>

void alt_up_char_buffer_init(alt_up_char_buffer_dev *char_buffer) {
	char * name;
	name = (char *) char_buffer->dev.name;

	for ( ; (*name) != '\0'; name++) {
   18778:	e0bffe17 	ldw	r2,-8(fp)
   1877c:	10800044 	addi	r2,r2,1
   18780:	e0bffe15 	stw	r2,-8(fp)
   18784:	e0bffe17 	ldw	r2,-8(fp)
   18788:	10800003 	ldbu	r2,0(r2)
   1878c:	10803fcc 	andi	r2,r2,255
   18790:	1080201c 	xori	r2,r2,128
   18794:	10bfe004 	addi	r2,r2,-128
   18798:	103fef1e 	bne	r2,zero,18758 <__alt_data_end+0xf0018758>
			(*name) = '\0';
			break;
		}
	}
	
	return;
   1879c:	0001883a 	nop
}
   187a0:	e037883a 	mov	sp,fp
   187a4:	dfc00117 	ldw	ra,4(sp)
   187a8:	df000017 	ldw	fp,0(sp)
   187ac:	dec00204 	addi	sp,sp,8
   187b0:	f800283a 	ret

000187b4 <alt_up_char_buffer_open_dev>:

alt_up_char_buffer_dev* alt_up_char_buffer_open_dev(const char* name) {
   187b4:	defffc04 	addi	sp,sp,-16
   187b8:	dfc00315 	stw	ra,12(sp)
   187bc:	df000215 	stw	fp,8(sp)
   187c0:	df000204 	addi	fp,sp,8
   187c4:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_char_buffer_dev *dev = (alt_up_char_buffer_dev *)alt_find_dev(name, &alt_dev_list);
   187c8:	d1600c84 	addi	r5,gp,-32718
   187cc:	e13fff17 	ldw	r4,-4(fp)
   187d0:	00193340 	call	19334 <alt_find_dev>
   187d4:	e0bffe15 	stw	r2,-8(fp)

  return dev;
   187d8:	e0bffe17 	ldw	r2,-8(fp)
}
   187dc:	e037883a 	mov	sp,fp
   187e0:	dfc00117 	ldw	ra,4(sp)
   187e4:	df000017 	ldw	fp,0(sp)
   187e8:	dec00204 	addi	sp,sp,8
   187ec:	f800283a 	ret

000187f0 <alt_up_char_buffer_draw>:

int alt_up_char_buffer_draw(alt_up_char_buffer_dev *char_buffer, unsigned char ch, 
	unsigned int x, unsigned int y) {
   187f0:	defffa04 	addi	sp,sp,-24
   187f4:	df000515 	stw	fp,20(sp)
   187f8:	df000504 	addi	fp,sp,20
   187fc:	e13ffc15 	stw	r4,-16(fp)
   18800:	2805883a 	mov	r2,r5
   18804:	e1bffe15 	stw	r6,-8(fp)
   18808:	e1ffff15 	stw	r7,-4(fp)
   1880c:	e0bffd05 	stb	r2,-12(fp)
	// boundary check
	if (x >= char_buffer->x_resolution || y >= char_buffer->y_resolution )
   18810:	e0bffc17 	ldw	r2,-16(fp)
   18814:	10800c17 	ldw	r2,48(r2)
   18818:	e0fffe17 	ldw	r3,-8(fp)
   1881c:	1880042e 	bgeu	r3,r2,18830 <alt_up_char_buffer_draw+0x40>
   18820:	e0bffc17 	ldw	r2,-16(fp)
   18824:	10800d17 	ldw	r2,52(r2)
   18828:	e0ffff17 	ldw	r3,-4(fp)
   1882c:	18800236 	bltu	r3,r2,18838 <alt_up_char_buffer_draw+0x48>
		return -1;
   18830:	00bfffc4 	movi	r2,-1
   18834:	00001d06 	br	188ac <alt_up_char_buffer_draw+0xbc>
	
	unsigned int addr = 0;
   18838:	e03ffb15 	stw	zero,-20(fp)
	addr |= ((x & char_buffer->x_coord_mask) << char_buffer->x_coord_offset);
   1883c:	e0bffc17 	ldw	r2,-16(fp)
   18840:	10c00f17 	ldw	r3,60(r2)
   18844:	e0bffe17 	ldw	r2,-8(fp)
   18848:	1886703a 	and	r3,r3,r2
   1884c:	e0bffc17 	ldw	r2,-16(fp)
   18850:	10800e17 	ldw	r2,56(r2)
   18854:	1884983a 	sll	r2,r3,r2
   18858:	e0fffb17 	ldw	r3,-20(fp)
   1885c:	1884b03a 	or	r2,r3,r2
   18860:	e0bffb15 	stw	r2,-20(fp)
	addr |= ((y & char_buffer->y_coord_mask) << char_buffer->y_coord_offset);
   18864:	e0bffc17 	ldw	r2,-16(fp)
   18868:	10c01117 	ldw	r3,68(r2)
   1886c:	e0bfff17 	ldw	r2,-4(fp)
   18870:	1886703a 	and	r3,r3,r2
   18874:	e0bffc17 	ldw	r2,-16(fp)
   18878:	10801017 	ldw	r2,64(r2)
   1887c:	1884983a 	sll	r2,r3,r2
   18880:	e0fffb17 	ldw	r3,-20(fp)
   18884:	1884b03a 	or	r2,r3,r2
   18888:	e0bffb15 	stw	r2,-20(fp)
	IOWR_8DIRECT(char_buffer->buffer_base, addr, ch);
   1888c:	e0bffc17 	ldw	r2,-16(fp)
   18890:	10c00b17 	ldw	r3,44(r2)
   18894:	e0bffb17 	ldw	r2,-20(fp)
   18898:	1885883a 	add	r2,r3,r2
   1889c:	1007883a 	mov	r3,r2
   188a0:	e0bffd03 	ldbu	r2,-12(fp)
   188a4:	18800025 	stbio	r2,0(r3)

	return 0;
   188a8:	0005883a 	mov	r2,zero
}
   188ac:	e037883a 	mov	sp,fp
   188b0:	df000017 	ldw	fp,0(sp)
   188b4:	dec00104 	addi	sp,sp,4
   188b8:	f800283a 	ret

000188bc <alt_up_char_buffer_string>:

int alt_up_char_buffer_string(alt_up_char_buffer_dev *char_buffer, const char *ptr, 
	unsigned int x, unsigned int y) {
   188bc:	defffa04 	addi	sp,sp,-24
   188c0:	df000515 	stw	fp,20(sp)
   188c4:	df000504 	addi	fp,sp,20
   188c8:	e13ffc15 	stw	r4,-16(fp)
   188cc:	e17ffd15 	stw	r5,-12(fp)
   188d0:	e1bffe15 	stw	r6,-8(fp)
   188d4:	e1ffff15 	stw	r7,-4(fp)
	// boundary check
	if (x >= char_buffer->x_resolution || y >= char_buffer->y_resolution )
   188d8:	e0bffc17 	ldw	r2,-16(fp)
   188dc:	10800c17 	ldw	r2,48(r2)
   188e0:	e0fffe17 	ldw	r3,-8(fp)
   188e4:	1880042e 	bgeu	r3,r2,188f8 <alt_up_char_buffer_string+0x3c>
   188e8:	e0bffc17 	ldw	r2,-16(fp)
   188ec:	10800d17 	ldw	r2,52(r2)
   188f0:	e0ffff17 	ldw	r3,-4(fp)
   188f4:	18800236 	bltu	r3,r2,18900 <alt_up_char_buffer_string+0x44>
		return -1;
   188f8:	00bfffc4 	movi	r2,-1
   188fc:	00002a06 	br	189a8 <alt_up_char_buffer_string+0xec>
	
	unsigned int offset = 0;
   18900:	e03ffb15 	stw	zero,-20(fp)
	offset = (y << char_buffer->y_coord_offset) + x;
   18904:	e0bffc17 	ldw	r2,-16(fp)
   18908:	10801017 	ldw	r2,64(r2)
   1890c:	e0ffff17 	ldw	r3,-4(fp)
   18910:	1886983a 	sll	r3,r3,r2
   18914:	e0bffe17 	ldw	r2,-8(fp)
   18918:	1885883a 	add	r2,r3,r2
   1891c:	e0bffb15 	stw	r2,-20(fp)

	while ( *ptr )
   18920:	00001a06 	br	1898c <alt_up_char_buffer_string+0xd0>
	{
		IOWR_8DIRECT(char_buffer->buffer_base, offset, *ptr);
   18924:	e0bffc17 	ldw	r2,-16(fp)
   18928:	10c00b17 	ldw	r3,44(r2)
   1892c:	e0bffb17 	ldw	r2,-20(fp)
   18930:	1885883a 	add	r2,r3,r2
   18934:	1007883a 	mov	r3,r2
   18938:	e0bffd17 	ldw	r2,-12(fp)
   1893c:	10800003 	ldbu	r2,0(r2)
   18940:	10803fcc 	andi	r2,r2,255
   18944:	1080201c 	xori	r2,r2,128
   18948:	10bfe004 	addi	r2,r2,-128
   1894c:	18800025 	stbio	r2,0(r3)
		++ptr;
   18950:	e0bffd17 	ldw	r2,-12(fp)
   18954:	10800044 	addi	r2,r2,1
   18958:	e0bffd15 	stw	r2,-12(fp)
		if (++x >= char_buffer->x_resolution)
   1895c:	e0bffe17 	ldw	r2,-8(fp)
   18960:	10800044 	addi	r2,r2,1
   18964:	e0bffe15 	stw	r2,-8(fp)
   18968:	e0bffc17 	ldw	r2,-16(fp)
   1896c:	10800c17 	ldw	r2,48(r2)
   18970:	e0fffe17 	ldw	r3,-8(fp)
   18974:	18800236 	bltu	r3,r2,18980 <alt_up_char_buffer_string+0xc4>
			return -1;
   18978:	00bfffc4 	movi	r2,-1
   1897c:	00000a06 	br	189a8 <alt_up_char_buffer_string+0xec>
		++offset;
   18980:	e0bffb17 	ldw	r2,-20(fp)
   18984:	10800044 	addi	r2,r2,1
   18988:	e0bffb15 	stw	r2,-20(fp)
		return -1;
	
	unsigned int offset = 0;
	offset = (y << char_buffer->y_coord_offset) + x;

	while ( *ptr )
   1898c:	e0bffd17 	ldw	r2,-12(fp)
   18990:	10800003 	ldbu	r2,0(r2)
   18994:	10803fcc 	andi	r2,r2,255
   18998:	1080201c 	xori	r2,r2,128
   1899c:	10bfe004 	addi	r2,r2,-128
   189a0:	103fe01e 	bne	r2,zero,18924 <__alt_data_end+0xf0018924>
		++ptr;
		if (++x >= char_buffer->x_resolution)
			return -1;
		++offset;
	}
	return 0;
   189a4:	0005883a 	mov	r2,zero
}
   189a8:	e037883a 	mov	sp,fp
   189ac:	df000017 	ldw	fp,0(sp)
   189b0:	dec00104 	addi	sp,sp,4
   189b4:	f800283a 	ret

000189b8 <alt_up_char_buffer_clear>:

int alt_up_char_buffer_clear(alt_up_char_buffer_dev *char_buffer) {
   189b8:	defffe04 	addi	sp,sp,-8
   189bc:	df000115 	stw	fp,4(sp)
   189c0:	df000104 	addi	fp,sp,4
   189c4:	e13fff15 	stw	r4,-4(fp)
	IOWR_ALT_UP_CHAR_BUFFER_CLR_SCRN(char_buffer->ctrl_reg_base, 1);
   189c8:	e0bfff17 	ldw	r2,-4(fp)
   189cc:	10800a17 	ldw	r2,40(r2)
   189d0:	10800084 	addi	r2,r2,2
   189d4:	1007883a 	mov	r3,r2
   189d8:	00800044 	movi	r2,1
   189dc:	18800025 	stbio	r2,0(r3)
	while ((IORD_ALT_UP_CHAR_BUFFER_CLR_SCRN(char_buffer->ctrl_reg_base) & ALT_UP_CHAR_BUFFER_CLR_SCRN_MSK) >> ALT_UP_CHAR_BUFFER_CLR_SCRN_OFST);
   189e0:	0001883a 	nop
   189e4:	e0bfff17 	ldw	r2,-4(fp)
   189e8:	10800a17 	ldw	r2,40(r2)
   189ec:	10800084 	addi	r2,r2,2
   189f0:	10800023 	ldbuio	r2,0(r2)
   189f4:	10803fcc 	andi	r2,r2,255
   189f8:	1080004c 	andi	r2,r2,1
   189fc:	103ff91e 	bne	r2,zero,189e4 <__alt_data_end+0xf00189e4>
	return 0;
   18a00:	0005883a 	mov	r2,zero
}
   18a04:	e037883a 	mov	sp,fp
   18a08:	df000017 	ldw	fp,0(sp)
   18a0c:	dec00104 	addi	sp,sp,4
   18a10:	f800283a 	ret

00018a14 <get_multi_byte_make_code_index>:
	STATE_DONE 
} DECODE_STATE;

//helper function for get_next_state
unsigned get_multi_byte_make_code_index(alt_u8 code)
{
   18a14:	defffd04 	addi	sp,sp,-12
   18a18:	df000215 	stw	fp,8(sp)
   18a1c:	df000204 	addi	fp,sp,8
   18a20:	2005883a 	mov	r2,r4
   18a24:	e0bfff05 	stb	r2,-4(fp)
	unsigned i;
	for (i = 0; i < SCAN_CODE_NUM; i++ )
   18a28:	e03ffe15 	stw	zero,-8(fp)
   18a2c:	00000d06 	br	18a64 <get_multi_byte_make_code_index+0x50>
	{
		if ( multi_byte_make_code[i] == code )
   18a30:	00820034 	movhi	r2,2048
   18a34:	108a9804 	addi	r2,r2,10848
   18a38:	e0fffe17 	ldw	r3,-8(fp)
   18a3c:	10c5883a 	add	r2,r2,r3
   18a40:	10800003 	ldbu	r2,0(r2)
   18a44:	10c03fcc 	andi	r3,r2,255
   18a48:	e0bfff03 	ldbu	r2,-4(fp)
   18a4c:	1880021e 	bne	r3,r2,18a58 <get_multi_byte_make_code_index+0x44>
			return i;
   18a50:	e0bffe17 	ldw	r2,-8(fp)
   18a54:	00000706 	br	18a74 <get_multi_byte_make_code_index+0x60>

//helper function for get_next_state
unsigned get_multi_byte_make_code_index(alt_u8 code)
{
	unsigned i;
	for (i = 0; i < SCAN_CODE_NUM; i++ )
   18a58:	e0bffe17 	ldw	r2,-8(fp)
   18a5c:	10800044 	addi	r2,r2,1
   18a60:	e0bffe15 	stw	r2,-8(fp)
   18a64:	e0bffe17 	ldw	r2,-8(fp)
   18a68:	108019b0 	cmpltui	r2,r2,102
   18a6c:	103ff01e 	bne	r2,zero,18a30 <__alt_data_end+0xf0018a30>
	{
		if ( multi_byte_make_code[i] == code )
			return i;
	}
	return SCAN_CODE_NUM;
   18a70:	00801984 	movi	r2,102
}
   18a74:	e037883a 	mov	sp,fp
   18a78:	df000017 	ldw	fp,0(sp)
   18a7c:	dec00104 	addi	sp,sp,4
   18a80:	f800283a 	ret

00018a84 <get_single_byte_make_code_index>:

//helper function for get_next_state
unsigned get_single_byte_make_code_index(alt_u8 code)
{
   18a84:	defffd04 	addi	sp,sp,-12
   18a88:	df000215 	stw	fp,8(sp)
   18a8c:	df000204 	addi	fp,sp,8
   18a90:	2005883a 	mov	r2,r4
   18a94:	e0bfff05 	stb	r2,-4(fp)
	unsigned i;
	for (i = 0; i < SCAN_CODE_NUM; i++ )
   18a98:	e03ffe15 	stw	zero,-8(fp)
   18a9c:	00000d06 	br	18ad4 <get_single_byte_make_code_index+0x50>
	{
		if ( single_byte_make_code[i] == code )
   18aa0:	00820034 	movhi	r2,2048
   18aa4:	108a7e84 	addi	r2,r2,10746
   18aa8:	e0fffe17 	ldw	r3,-8(fp)
   18aac:	10c5883a 	add	r2,r2,r3
   18ab0:	10800003 	ldbu	r2,0(r2)
   18ab4:	10c03fcc 	andi	r3,r2,255
   18ab8:	e0bfff03 	ldbu	r2,-4(fp)
   18abc:	1880021e 	bne	r3,r2,18ac8 <get_single_byte_make_code_index+0x44>
			return i;
   18ac0:	e0bffe17 	ldw	r2,-8(fp)
   18ac4:	00000706 	br	18ae4 <get_single_byte_make_code_index+0x60>

//helper function for get_next_state
unsigned get_single_byte_make_code_index(alt_u8 code)
{
	unsigned i;
	for (i = 0; i < SCAN_CODE_NUM; i++ )
   18ac8:	e0bffe17 	ldw	r2,-8(fp)
   18acc:	10800044 	addi	r2,r2,1
   18ad0:	e0bffe15 	stw	r2,-8(fp)
   18ad4:	e0bffe17 	ldw	r2,-8(fp)
   18ad8:	108019b0 	cmpltui	r2,r2,102
   18adc:	103ff01e 	bne	r2,zero,18aa0 <__alt_data_end+0xf0018aa0>
	{
		if ( single_byte_make_code[i] == code )
			return i;
	}
	return SCAN_CODE_NUM;
   18ae0:	00801984 	movi	r2,102
}
   18ae4:	e037883a 	mov	sp,fp
   18ae8:	df000017 	ldw	fp,0(sp)
   18aec:	dec00104 	addi	sp,sp,4
   18af0:	f800283a 	ret

00018af4 <get_next_state>:
  +-------------------------------|

 */
DECODE_STATE get_next_state(DECODE_STATE state, alt_u8 byte, 
		KB_CODE_TYPE *decode_mode, alt_u8 *buf, char *ascii)
{
   18af4:	defff804 	addi	sp,sp,-32
   18af8:	dfc00715 	stw	ra,28(sp)
   18afc:	df000615 	stw	fp,24(sp)
   18b00:	df000604 	addi	fp,sp,24
   18b04:	e13ffc15 	stw	r4,-16(fp)
   18b08:	2805883a 	mov	r2,r5
   18b0c:	e1bffe15 	stw	r6,-8(fp)
   18b10:	e1ffff15 	stw	r7,-4(fp)
   18b14:	e0bffd05 	stb	r2,-12(fp)
	DECODE_STATE next_state = STATE_INIT;
   18b18:	e03ffa15 	stw	zero,-24(fp)
	unsigned idx = SCAN_CODE_NUM;
   18b1c:	00801984 	movi	r2,102
   18b20:	e0bffb15 	stw	r2,-20(fp)
	*ascii = 0;
   18b24:	e0800217 	ldw	r2,8(fp)
   18b28:	10000005 	stb	zero,0(r2)
	switch (state)
   18b2c:	e0bffc17 	ldw	r2,-16(fp)
   18b30:	10c00060 	cmpeqi	r3,r2,1
   18b34:	1800391e 	bne	r3,zero,18c1c <get_next_state+0x128>
   18b38:	0080052e 	bgeu	zero,r2,18b50 <get_next_state+0x5c>
   18b3c:	10c000a0 	cmpeqi	r3,r2,2
   18b40:	18004b1e 	bne	r3,zero,18c70 <get_next_state+0x17c>
   18b44:	108000e0 	cmpeqi	r2,r2,3
   18b48:	10005e1e 	bne	r2,zero,18cc4 <get_next_state+0x1d0>
   18b4c:	00007206 	br	18d18 <get_next_state+0x224>
	{
		case STATE_INIT:
			if ( byte == 0xE0 )
   18b50:	e0bffd03 	ldbu	r2,-12(fp)
   18b54:	10803818 	cmpnei	r2,r2,224
   18b58:	1000031e 	bne	r2,zero,18b68 <get_next_state+0x74>
			{	
				// this could be a long break code or a long make code
				next_state = STATE_LONG_CODE;
   18b5c:	00800044 	movi	r2,1
   18b60:	e0bffa15 	stw	r2,-24(fp)
					*decode_mode = KB_BINARY_MAKE_CODE;
					*buf = byte;
				}
				next_state = STATE_DONE;
			}
			break;
   18b64:	00007006 	br	18d28 <get_next_state+0x234>
			if ( byte == 0xE0 )
			{	
				// this could be a long break code or a long make code
				next_state = STATE_LONG_CODE;
			}
			else if (byte == 0xF0)
   18b68:	e0bffd03 	ldbu	r2,-12(fp)
   18b6c:	10803c18 	cmpnei	r2,r2,240
   18b70:	1000031e 	bne	r2,zero,18b80 <get_next_state+0x8c>
			{
				// it is a break code
				next_state = STATE_BREAK_CODE;
   18b74:	00800084 	movi	r2,2
   18b78:	e0bffa15 	stw	r2,-24(fp)
					*decode_mode = KB_BINARY_MAKE_CODE;
					*buf = byte;
				}
				next_state = STATE_DONE;
			}
			break;
   18b7c:	00006a06 	br	18d28 <get_next_state+0x234>
				next_state = STATE_BREAK_CODE;
			}
			else
			{
				// it is a normal make code
				idx = get_single_byte_make_code_index(byte);
   18b80:	e0bffd03 	ldbu	r2,-12(fp)
   18b84:	1009883a 	mov	r4,r2
   18b88:	0018a840 	call	18a84 <get_single_byte_make_code_index>
   18b8c:	e0bffb15 	stw	r2,-20(fp)
				if ( (idx < 40 || idx == 68 || idx > 79) && ( idx != SCAN_CODE_NUM ) )
   18b90:	e0bffb17 	ldw	r2,-20(fp)
   18b94:	10800a30 	cmpltui	r2,r2,40
   18b98:	1000061e 	bne	r2,zero,18bb4 <get_next_state+0xc0>
   18b9c:	e0bffb17 	ldw	r2,-20(fp)
   18ba0:	10801120 	cmpeqi	r2,r2,68
   18ba4:	1000031e 	bne	r2,zero,18bb4 <get_next_state+0xc0>
   18ba8:	e0bffb17 	ldw	r2,-20(fp)
   18bac:	10801430 	cmpltui	r2,r2,80
   18bb0:	1000111e 	bne	r2,zero,18bf8 <get_next_state+0x104>
   18bb4:	e0bffb17 	ldw	r2,-20(fp)
   18bb8:	108019a0 	cmpeqi	r2,r2,102
   18bbc:	10000e1e 	bne	r2,zero,18bf8 <get_next_state+0x104>
				{
					*decode_mode = KB_ASCII_MAKE_CODE;
   18bc0:	e0bffe17 	ldw	r2,-8(fp)
   18bc4:	00c00044 	movi	r3,1
   18bc8:	10c00015 	stw	r3,0(r2)
					*ascii = ascii_codes[idx];
   18bcc:	00820034 	movhi	r2,2048
   18bd0:	108a6504 	addi	r2,r2,10644
   18bd4:	e0fffb17 	ldw	r3,-20(fp)
   18bd8:	10c5883a 	add	r2,r2,r3
   18bdc:	10c00003 	ldbu	r3,0(r2)
   18be0:	e0800217 	ldw	r2,8(fp)
   18be4:	10c00005 	stb	r3,0(r2)
					*buf = byte;
   18be8:	e0bfff17 	ldw	r2,-4(fp)
   18bec:	e0fffd03 	ldbu	r3,-12(fp)
   18bf0:	10c00005 	stb	r3,0(r2)
   18bf4:	00000606 	br	18c10 <get_next_state+0x11c>
				}
				else 
				{
					*decode_mode = KB_BINARY_MAKE_CODE;
   18bf8:	e0bffe17 	ldw	r2,-8(fp)
   18bfc:	00c00084 	movi	r3,2
   18c00:	10c00015 	stw	r3,0(r2)
					*buf = byte;
   18c04:	e0bfff17 	ldw	r2,-4(fp)
   18c08:	e0fffd03 	ldbu	r3,-12(fp)
   18c0c:	10c00005 	stb	r3,0(r2)
				}
				next_state = STATE_DONE;
   18c10:	00800104 	movi	r2,4
   18c14:	e0bffa15 	stw	r2,-24(fp)
			}
			break;
   18c18:	00004306 	br	18d28 <get_next_state+0x234>
		case STATE_LONG_CODE:
			if ( byte != 0xF0 && byte!= 0xE0)
   18c1c:	e0bffd03 	ldbu	r2,-12(fp)
   18c20:	10803c20 	cmpeqi	r2,r2,240
   18c24:	10000c1e 	bne	r2,zero,18c58 <get_next_state+0x164>
   18c28:	e0bffd03 	ldbu	r2,-12(fp)
   18c2c:	10803820 	cmpeqi	r2,r2,224
   18c30:	1000091e 	bne	r2,zero,18c58 <get_next_state+0x164>
			{
				*decode_mode = KB_LONG_BINARY_MAKE_CODE;
   18c34:	e0bffe17 	ldw	r2,-8(fp)
   18c38:	00c000c4 	movi	r3,3
   18c3c:	10c00015 	stw	r3,0(r2)
				*buf = byte;
   18c40:	e0bfff17 	ldw	r2,-4(fp)
   18c44:	e0fffd03 	ldbu	r3,-12(fp)
   18c48:	10c00005 	stb	r3,0(r2)
				next_state = STATE_DONE;
   18c4c:	00800104 	movi	r2,4
   18c50:	e0bffa15 	stw	r2,-24(fp)
			else
			{
				*decode_mode = KB_BREAK_CODE;
				next_state = STATE_LONG_BREAK_CODE;
			}
			break;
   18c54:	00003406 	br	18d28 <get_next_state+0x234>
				*buf = byte;
				next_state = STATE_DONE;
			}
			else
			{
				*decode_mode = KB_BREAK_CODE;
   18c58:	e0bffe17 	ldw	r2,-8(fp)
   18c5c:	00c00104 	movi	r3,4
   18c60:	10c00015 	stw	r3,0(r2)
				next_state = STATE_LONG_BREAK_CODE;
   18c64:	008000c4 	movi	r2,3
   18c68:	e0bffa15 	stw	r2,-24(fp)
			}
			break;
   18c6c:	00002e06 	br	18d28 <get_next_state+0x234>
		case STATE_BREAK_CODE:
			if ( byte != 0xF0 && byte != 0xE0)
   18c70:	e0bffd03 	ldbu	r2,-12(fp)
   18c74:	10803c20 	cmpeqi	r2,r2,240
   18c78:	10000c1e 	bne	r2,zero,18cac <get_next_state+0x1b8>
   18c7c:	e0bffd03 	ldbu	r2,-12(fp)
   18c80:	10803820 	cmpeqi	r2,r2,224
   18c84:	1000091e 	bne	r2,zero,18cac <get_next_state+0x1b8>
			{
				*decode_mode = KB_BREAK_CODE;
   18c88:	e0bffe17 	ldw	r2,-8(fp)
   18c8c:	00c00104 	movi	r3,4
   18c90:	10c00015 	stw	r3,0(r2)
				*buf = byte;
   18c94:	e0bfff17 	ldw	r2,-4(fp)
   18c98:	e0fffd03 	ldbu	r3,-12(fp)
   18c9c:	10c00005 	stb	r3,0(r2)
				next_state = STATE_DONE;
   18ca0:	00800104 	movi	r2,4
   18ca4:	e0bffa15 	stw	r2,-24(fp)
			else
			{
				next_state = STATE_BREAK_CODE;
				*decode_mode = KB_BREAK_CODE;
			}
			break;
   18ca8:	00001f06 	br	18d28 <get_next_state+0x234>
				*buf = byte;
				next_state = STATE_DONE;
			}
			else
			{
				next_state = STATE_BREAK_CODE;
   18cac:	00800084 	movi	r2,2
   18cb0:	e0bffa15 	stw	r2,-24(fp)
				*decode_mode = KB_BREAK_CODE;
   18cb4:	e0bffe17 	ldw	r2,-8(fp)
   18cb8:	00c00104 	movi	r3,4
   18cbc:	10c00015 	stw	r3,0(r2)
			}
			break;
   18cc0:	00001906 	br	18d28 <get_next_state+0x234>
		case STATE_LONG_BREAK_CODE:
			if ( byte != 0xF0 && byte != 0xE0)
   18cc4:	e0bffd03 	ldbu	r2,-12(fp)
   18cc8:	10803c20 	cmpeqi	r2,r2,240
   18ccc:	10000c1e 	bne	r2,zero,18d00 <get_next_state+0x20c>
   18cd0:	e0bffd03 	ldbu	r2,-12(fp)
   18cd4:	10803820 	cmpeqi	r2,r2,224
   18cd8:	1000091e 	bne	r2,zero,18d00 <get_next_state+0x20c>
			{
				*decode_mode = KB_LONG_BREAK_CODE;
   18cdc:	e0bffe17 	ldw	r2,-8(fp)
   18ce0:	00c00144 	movi	r3,5
   18ce4:	10c00015 	stw	r3,0(r2)
				*buf = byte;
   18ce8:	e0bfff17 	ldw	r2,-4(fp)
   18cec:	e0fffd03 	ldbu	r3,-12(fp)
   18cf0:	10c00005 	stb	r3,0(r2)
				next_state = STATE_DONE;
   18cf4:	00800104 	movi	r2,4
   18cf8:	e0bffa15 	stw	r2,-24(fp)
			else
			{
				next_state = STATE_LONG_BREAK_CODE;
				*decode_mode = KB_LONG_BREAK_CODE;
			}
			break;
   18cfc:	00000a06 	br	18d28 <get_next_state+0x234>
				*buf = byte;
				next_state = STATE_DONE;
			}
			else
			{
				next_state = STATE_LONG_BREAK_CODE;
   18d00:	008000c4 	movi	r2,3
   18d04:	e0bffa15 	stw	r2,-24(fp)
				*decode_mode = KB_LONG_BREAK_CODE;
   18d08:	e0bffe17 	ldw	r2,-8(fp)
   18d0c:	00c00144 	movi	r3,5
   18d10:	10c00015 	stw	r3,0(r2)
			}
			break;
   18d14:	00000406 	br	18d28 <get_next_state+0x234>
		default:
			*decode_mode = KB_INVALID_CODE;
   18d18:	e0bffe17 	ldw	r2,-8(fp)
   18d1c:	00c00184 	movi	r3,6
   18d20:	10c00015 	stw	r3,0(r2)
			next_state = STATE_INIT;
   18d24:	e03ffa15 	stw	zero,-24(fp)
	}
	return next_state;
   18d28:	e0bffa17 	ldw	r2,-24(fp)
}
   18d2c:	e037883a 	mov	sp,fp
   18d30:	dfc00117 	ldw	ra,4(sp)
   18d34:	df000017 	ldw	fp,0(sp)
   18d38:	dec00204 	addi	sp,sp,8
   18d3c:	f800283a 	ret

00018d40 <decode_scancode>:

int decode_scancode(alt_up_ps2_dev *ps2, KB_CODE_TYPE *decode_mode, alt_u8 *buf, char *ascii)
{
   18d40:	defff704 	addi	sp,sp,-36
   18d44:	dfc00815 	stw	ra,32(sp)
   18d48:	df000715 	stw	fp,28(sp)
   18d4c:	df000704 	addi	fp,sp,28
   18d50:	e13ffc15 	stw	r4,-16(fp)
   18d54:	e17ffd15 	stw	r5,-12(fp)
   18d58:	e1bffe15 	stw	r6,-8(fp)
   18d5c:	e1ffff15 	stw	r7,-4(fp)
	alt_u8 byte = 0;
   18d60:	e03ffb05 	stb	zero,-20(fp)
	int status_read =0;
   18d64:	e03ffa15 	stw	zero,-24(fp)
	*decode_mode = KB_INVALID_CODE;
   18d68:	e0bffd17 	ldw	r2,-12(fp)
   18d6c:	00c00184 	movi	r3,6
   18d70:	10c00015 	stw	r3,0(r2)
	static DECODE_STATE state = STATE_INIT;
	do
	{
		status_read = alt_up_ps2_read_data_byte(ps2, &byte);
   18d74:	e0bffb04 	addi	r2,fp,-20
   18d78:	100b883a 	mov	r5,r2
   18d7c:	e13ffc17 	ldw	r4,-16(fp)
   18d80:	001850c0 	call	1850c <alt_up_ps2_read_data_byte>
   18d84:	e0bffa15 	stw	r2,-24(fp)
		//FIXME: When the user press the keyboard extremely fast, data may get
		//occasionally get lost 

		if (status_read != 0) {
   18d88:	e0bffa17 	ldw	r2,-24(fp)
   18d8c:	10000626 	beq	r2,zero,18da8 <decode_scancode+0x68>
			if (state == STATE_INIT)
   18d90:	d0a05397 	ldw	r2,-32434(gp)
   18d94:	1000021e 	bne	r2,zero,18da0 <decode_scancode+0x60>
				return status_read;
   18d98:	e0bffa17 	ldw	r2,-24(fp)
   18d9c:	00001206 	br	18de8 <decode_scancode+0xa8>
			else
				return -2;
   18da0:	00bfff84 	movi	r2,-2
   18da4:	00001006 	br	18de8 <decode_scancode+0xa8>
		}

		state = get_next_state(state, byte, decode_mode, buf, ascii);
   18da8:	d0e05397 	ldw	r3,-32434(gp)
   18dac:	e0bffb03 	ldbu	r2,-20(fp)
   18db0:	11003fcc 	andi	r4,r2,255
   18db4:	e0bfff17 	ldw	r2,-4(fp)
   18db8:	d8800015 	stw	r2,0(sp)
   18dbc:	e1fffe17 	ldw	r7,-8(fp)
   18dc0:	e1bffd17 	ldw	r6,-12(fp)
   18dc4:	200b883a 	mov	r5,r4
   18dc8:	1809883a 	mov	r4,r3
   18dcc:	0018af40 	call	18af4 <get_next_state>
   18dd0:	d0a05395 	stw	r2,-32434(gp)
	} while ( state != STATE_DONE );
   18dd4:	d0a05397 	ldw	r2,-32434(gp)
   18dd8:	10800118 	cmpnei	r2,r2,4
   18ddc:	103fe51e 	bne	r2,zero,18d74 <__alt_data_end+0xf0018d74>

	state = STATE_INIT;
   18de0:	d0205395 	stw	zero,-32434(gp)

	return 0;
   18de4:	0005883a 	mov	r2,zero
}
   18de8:	e037883a 	mov	sp,fp
   18dec:	dfc00117 	ldw	ra,4(sp)
   18df0:	df000017 	ldw	fp,0(sp)
   18df4:	dec00204 	addi	sp,sp,8
   18df8:	f800283a 	ret

00018dfc <set_keyboard_rate>:

alt_u32 set_keyboard_rate(alt_up_ps2_dev *ps2, alt_u8 rate)
{
   18dfc:	defffb04 	addi	sp,sp,-20
   18e00:	dfc00415 	stw	ra,16(sp)
   18e04:	df000315 	stw	fp,12(sp)
   18e08:	df000304 	addi	fp,sp,12
   18e0c:	e13ffe15 	stw	r4,-8(fp)
   18e10:	2805883a 	mov	r2,r5
   18e14:	e0bfff05 	stb	r2,-4(fp)
	// send the set keyboard rate command
	int status_send = alt_up_ps2_write_data_byte_with_ack(ps2, 0xF3);
   18e18:	01403cc4 	movi	r5,243
   18e1c:	e13ffe17 	ldw	r4,-8(fp)
   18e20:	001840c0 	call	1840c <alt_up_ps2_write_data_byte_with_ack>
   18e24:	e0bffd15 	stw	r2,-12(fp)
	if ( status_send == 0)
   18e28:	e0bffd17 	ldw	r2,-12(fp)
   18e2c:	1000061e 	bne	r2,zero,18e48 <set_keyboard_rate+0x4c>
	{
		// we received ACK, so send out the desired rate now
		status_send = alt_up_ps2_write_data_byte_with_ack(ps2, rate & 0x1F);
   18e30:	e0bfff03 	ldbu	r2,-4(fp)
   18e34:	108007cc 	andi	r2,r2,31
   18e38:	100b883a 	mov	r5,r2
   18e3c:	e13ffe17 	ldw	r4,-8(fp)
   18e40:	001840c0 	call	1840c <alt_up_ps2_write_data_byte_with_ack>
   18e44:	e0bffd15 	stw	r2,-12(fp)
	}
	return status_send;
   18e48:	e0bffd17 	ldw	r2,-12(fp)
}
   18e4c:	e037883a 	mov	sp,fp
   18e50:	dfc00117 	ldw	ra,4(sp)
   18e54:	df000017 	ldw	fp,0(sp)
   18e58:	dec00204 	addi	sp,sp,8
   18e5c:	f800283a 	ret

00018e60 <translate_make_code>:

void translate_make_code(KB_CODE_TYPE decode_mode, alt_u8 makecode, char *str)
{
   18e60:	defffa04 	addi	sp,sp,-24
   18e64:	dfc00515 	stw	ra,20(sp)
   18e68:	df000415 	stw	fp,16(sp)
   18e6c:	df000404 	addi	fp,sp,16
   18e70:	e13ffd15 	stw	r4,-12(fp)
   18e74:	2805883a 	mov	r2,r5
   18e78:	e1bfff15 	stw	r6,-4(fp)
   18e7c:	e0bffe05 	stb	r2,-8(fp)
	unsigned idx;
	switch (decode_mode)
   18e80:	e0bffd17 	ldw	r2,-12(fp)
   18e84:	10c000a0 	cmpeqi	r3,r2,2
   18e88:	1800131e 	bne	r3,zero,18ed8 <translate_make_code+0x78>
   18e8c:	10c000e0 	cmpeqi	r3,r2,3
   18e90:	1800201e 	bne	r3,zero,18f14 <translate_make_code+0xb4>
   18e94:	10800060 	cmpeqi	r2,r2,1
   18e98:	10002d26 	beq	r2,zero,18f50 <translate_make_code+0xf0>
	{
		case KB_ASCII_MAKE_CODE:
			idx = get_single_byte_make_code_index(makecode);
   18e9c:	e0bffe03 	ldbu	r2,-8(fp)
   18ea0:	1009883a 	mov	r4,r2
   18ea4:	0018a840 	call	18a84 <get_single_byte_make_code_index>
   18ea8:	e0bffc15 	stw	r2,-16(fp)
			strcpy(str, key_table[idx]);
   18eac:	00820034 	movhi	r2,2048
   18eb0:	1089ff04 	addi	r2,r2,10236
   18eb4:	e0fffc17 	ldw	r3,-16(fp)
   18eb8:	18c7883a 	add	r3,r3,r3
   18ebc:	18c7883a 	add	r3,r3,r3
   18ec0:	10c5883a 	add	r2,r2,r3
   18ec4:	10800017 	ldw	r2,0(r2)
   18ec8:	100b883a 	mov	r5,r2
   18ecc:	e13fff17 	ldw	r4,-4(fp)
   18ed0:	001a5e80 	call	1a5e8 <strcpy>
			break;
   18ed4:	00002206 	br	18f60 <translate_make_code+0x100>
		case KB_BINARY_MAKE_CODE:
			idx = get_single_byte_make_code_index(makecode);
   18ed8:	e0bffe03 	ldbu	r2,-8(fp)
   18edc:	1009883a 	mov	r4,r2
   18ee0:	0018a840 	call	18a84 <get_single_byte_make_code_index>
   18ee4:	e0bffc15 	stw	r2,-16(fp)
			strcpy(str, key_table[idx]);
   18ee8:	00820034 	movhi	r2,2048
   18eec:	1089ff04 	addi	r2,r2,10236
   18ef0:	e0fffc17 	ldw	r3,-16(fp)
   18ef4:	18c7883a 	add	r3,r3,r3
   18ef8:	18c7883a 	add	r3,r3,r3
   18efc:	10c5883a 	add	r2,r2,r3
   18f00:	10800017 	ldw	r2,0(r2)
   18f04:	100b883a 	mov	r5,r2
   18f08:	e13fff17 	ldw	r4,-4(fp)
   18f0c:	001a5e80 	call	1a5e8 <strcpy>
			break;
   18f10:	00001306 	br	18f60 <translate_make_code+0x100>
		case KB_LONG_BINARY_MAKE_CODE:
			idx = get_multi_byte_make_code_index(makecode);
   18f14:	e0bffe03 	ldbu	r2,-8(fp)
   18f18:	1009883a 	mov	r4,r2
   18f1c:	0018a140 	call	18a14 <get_multi_byte_make_code_index>
   18f20:	e0bffc15 	stw	r2,-16(fp)
			strcpy(str, key_table[idx]);
   18f24:	00820034 	movhi	r2,2048
   18f28:	1089ff04 	addi	r2,r2,10236
   18f2c:	e0fffc17 	ldw	r3,-16(fp)
   18f30:	18c7883a 	add	r3,r3,r3
   18f34:	18c7883a 	add	r3,r3,r3
   18f38:	10c5883a 	add	r2,r2,r3
   18f3c:	10800017 	ldw	r2,0(r2)
   18f40:	100b883a 	mov	r5,r2
   18f44:	e13fff17 	ldw	r4,-4(fp)
   18f48:	001a5e80 	call	1a5e8 <strcpy>
			break;
   18f4c:	00000406 	br	18f60 <translate_make_code+0x100>
		default:
			str = "";
   18f50:	00820034 	movhi	r2,2048
   18f54:	1081ce04 	addi	r2,r2,1848
   18f58:	e0bfff15 	stw	r2,-4(fp)
			break;
   18f5c:	0001883a 	nop
	}
}
   18f60:	0001883a 	nop
   18f64:	e037883a 	mov	sp,fp
   18f68:	dfc00117 	ldw	ra,4(sp)
   18f6c:	df000017 	ldw	fp,0(sp)
   18f70:	dec00204 	addi	sp,sp,8
   18f74:	f800283a 	ret

00018f78 <reset_keyboard>:


alt_u32 reset_keyboard(alt_up_ps2_dev *ps2)
{
   18f78:	defffb04 	addi	sp,sp,-20
   18f7c:	dfc00415 	stw	ra,16(sp)
   18f80:	df000315 	stw	fp,12(sp)
   18f84:	df000304 	addi	fp,sp,12
   18f88:	e13fff15 	stw	r4,-4(fp)
	alt_u8 byte;
	// send out the reset command
	int status = alt_up_ps2_write_data_byte_with_ack(ps2, 0xff); 
   18f8c:	01403fc4 	movi	r5,255
   18f90:	e13fff17 	ldw	r4,-4(fp)
   18f94:	001840c0 	call	1840c <alt_up_ps2_write_data_byte_with_ack>
   18f98:	e0bffd15 	stw	r2,-12(fp)
	if ( status == 0)
   18f9c:	e0bffd17 	ldw	r2,-12(fp)
   18fa0:	10000d1e 	bne	r2,zero,18fd8 <reset_keyboard+0x60>
	{
		// received the ACK for reset, now check the BAT result
		status = alt_up_ps2_read_data_byte(ps2, &byte);
   18fa4:	e0bffe04 	addi	r2,fp,-8
   18fa8:	100b883a 	mov	r5,r2
   18fac:	e13fff17 	ldw	r4,-4(fp)
   18fb0:	001850c0 	call	1850c <alt_up_ps2_read_data_byte>
   18fb4:	e0bffd15 	stw	r2,-12(fp)
		if (status == 0 && byte == 0xAA)
   18fb8:	e0bffd17 	ldw	r2,-12(fp)
   18fbc:	1000041e 	bne	r2,zero,18fd0 <reset_keyboard+0x58>
   18fc0:	e0bffe03 	ldbu	r2,-8(fp)
   18fc4:	10803fcc 	andi	r2,r2,255
   18fc8:	10802a98 	cmpnei	r2,r2,170
   18fcc:	10000226 	beq	r2,zero,18fd8 <reset_keyboard+0x60>
			// BAT succeed
		}
		else
		{
			// BAT failed
			status = -1;
   18fd0:	00bfffc4 	movi	r2,-1
   18fd4:	e0bffd15 	stw	r2,-12(fp)
		}
	}	
	return status;
   18fd8:	e0bffd17 	ldw	r2,-12(fp)
}
   18fdc:	e037883a 	mov	sp,fp
   18fe0:	dfc00117 	ldw	ra,4(sp)
   18fe4:	df000017 	ldw	fp,0(sp)
   18fe8:	dec00204 	addi	sp,sp,8
   18fec:	f800283a 	ret

00018ff0 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
   18ff0:	defff504 	addi	sp,sp,-44
   18ff4:	df000a15 	stw	fp,40(sp)
   18ff8:	df000a04 	addi	fp,sp,40
   18ffc:	e13ffc15 	stw	r4,-16(fp)
   19000:	e17ffd15 	stw	r5,-12(fp)
   19004:	e1bffe15 	stw	r6,-8(fp)
   19008:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
   1900c:	e03ff615 	stw	zero,-40(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
   19010:	d0a05497 	ldw	r2,-32430(gp)
  
  if (alt_ticks_per_second ())
   19014:	10003c26 	beq	r2,zero,19108 <alt_alarm_start+0x118>
  {
    if (alarm)
   19018:	e0bffc17 	ldw	r2,-16(fp)
   1901c:	10003826 	beq	r2,zero,19100 <alt_alarm_start+0x110>
    {
      alarm->callback = callback;
   19020:	e0bffc17 	ldw	r2,-16(fp)
   19024:	e0fffe17 	ldw	r3,-8(fp)
   19028:	10c00315 	stw	r3,12(r2)
      alarm->context  = context;
   1902c:	e0bffc17 	ldw	r2,-16(fp)
   19030:	e0ffff17 	ldw	r3,-4(fp)
   19034:	10c00515 	stw	r3,20(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   19038:	0005303a 	rdctl	r2,status
   1903c:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   19040:	e0fff917 	ldw	r3,-28(fp)
   19044:	00bfff84 	movi	r2,-2
   19048:	1884703a 	and	r2,r3,r2
   1904c:	1001703a 	wrctl	status,r2
  
  return context;
   19050:	e0bff917 	ldw	r2,-28(fp)
 
      irq_context = alt_irq_disable_all ();
   19054:	e0bff815 	stw	r2,-32(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
   19058:	d0a05597 	ldw	r2,-32426(gp)
      
      current_nticks = alt_nticks();
   1905c:	e0bff615 	stw	r2,-40(fp)
      
      alarm->time = nticks + current_nticks + 1; 
   19060:	e0fffd17 	ldw	r3,-12(fp)
   19064:	e0bff617 	ldw	r2,-40(fp)
   19068:	1885883a 	add	r2,r3,r2
   1906c:	10c00044 	addi	r3,r2,1
   19070:	e0bffc17 	ldw	r2,-16(fp)
   19074:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
   19078:	e0bffc17 	ldw	r2,-16(fp)
   1907c:	10c00217 	ldw	r3,8(r2)
   19080:	e0bff617 	ldw	r2,-40(fp)
   19084:	1880042e 	bgeu	r3,r2,19098 <alt_alarm_start+0xa8>
      {
        alarm->rollover = 1;
   19088:	e0bffc17 	ldw	r2,-16(fp)
   1908c:	00c00044 	movi	r3,1
   19090:	10c00405 	stb	r3,16(r2)
   19094:	00000206 	br	190a0 <alt_alarm_start+0xb0>
      }
      else
      {
        alarm->rollover = 0;
   19098:	e0bffc17 	ldw	r2,-16(fp)
   1909c:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
   190a0:	e0bffc17 	ldw	r2,-16(fp)
   190a4:	d0e01584 	addi	r3,gp,-32682
   190a8:	e0fffa15 	stw	r3,-24(fp)
   190ac:	e0bffb15 	stw	r2,-20(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
   190b0:	e0bffb17 	ldw	r2,-20(fp)
   190b4:	e0fffa17 	ldw	r3,-24(fp)
   190b8:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
   190bc:	e0bffa17 	ldw	r2,-24(fp)
   190c0:	10c00017 	ldw	r3,0(r2)
   190c4:	e0bffb17 	ldw	r2,-20(fp)
   190c8:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
   190cc:	e0bffa17 	ldw	r2,-24(fp)
   190d0:	10800017 	ldw	r2,0(r2)
   190d4:	e0fffb17 	ldw	r3,-20(fp)
   190d8:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
   190dc:	e0bffa17 	ldw	r2,-24(fp)
   190e0:	e0fffb17 	ldw	r3,-20(fp)
   190e4:	10c00015 	stw	r3,0(r2)
   190e8:	e0bff817 	ldw	r2,-32(fp)
   190ec:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   190f0:	e0bff717 	ldw	r2,-36(fp)
   190f4:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
   190f8:	0005883a 	mov	r2,zero
   190fc:	00000306 	br	1910c <alt_alarm_start+0x11c>
    }
    else
    {
      return -EINVAL;
   19100:	00bffa84 	movi	r2,-22
   19104:	00000106 	br	1910c <alt_alarm_start+0x11c>
    }
  }
  else
  {
    return -ENOTSUP;
   19108:	00bfde84 	movi	r2,-134
  }
}
   1910c:	e037883a 	mov	sp,fp
   19110:	df000017 	ldw	fp,0(sp)
   19114:	dec00104 	addi	sp,sp,4
   19118:	f800283a 	ret

0001911c <alt_dcache_flush>:
 *
 * Any dirty lines in the data cache are written back to memory.
 */

void alt_dcache_flush (void* start, alt_u32 len)
{
   1911c:	defffb04 	addi	sp,sp,-20
   19120:	df000415 	stw	fp,16(sp)
   19124:	df000404 	addi	fp,sp,16
   19128:	e13ffe15 	stw	r4,-8(fp)
   1912c:	e17fff15 	stw	r5,-4(fp)
  {
    len = NIOS2_DCACHE_SIZE;
  }
  #endif

  end = ((char*) start) + len; 
   19130:	e0fffe17 	ldw	r3,-8(fp)
   19134:	e0bfff17 	ldw	r2,-4(fp)
   19138:	1885883a 	add	r2,r3,r2
   1913c:	e0bffd15 	stw	r2,-12(fp)

  for (i = start; i < end; i+= NIOS2_DCACHE_LINE_SIZE)
   19140:	e0bffe17 	ldw	r2,-8(fp)
   19144:	e0bffc15 	stw	r2,-16(fp)
   19148:	00000506 	br	19160 <alt_dcache_flush+0x44>
  { 
    ALT_FLUSH_DATA(i); 
   1914c:	e0bffc17 	ldw	r2,-16(fp)
   19150:	1000001b 	flushda	0(r2)
  }
  #endif

  end = ((char*) start) + len; 

  for (i = start; i < end; i+= NIOS2_DCACHE_LINE_SIZE)
   19154:	e0bffc17 	ldw	r2,-16(fp)
   19158:	10800804 	addi	r2,r2,32
   1915c:	e0bffc15 	stw	r2,-16(fp)
   19160:	e0fffc17 	ldw	r3,-16(fp)
   19164:	e0bffd17 	ldw	r2,-12(fp)
   19168:	18bff836 	bltu	r3,r2,1914c <__alt_data_end+0xf001914c>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_DCACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_DCACHE_LINE_SIZE - 1))
   1916c:	e0bffe17 	ldw	r2,-8(fp)
   19170:	108007cc 	andi	r2,r2,31
   19174:	10000226 	beq	r2,zero,19180 <alt_dcache_flush+0x64>
  {
    ALT_FLUSH_DATA(i);
   19178:	e0bffc17 	ldw	r2,-16(fp)
   1917c:	1000001b 	flushda	0(r2)
  }

#endif /* NIOS2_DCACHE_SIZE > 0 */
}
   19180:	0001883a 	nop
   19184:	e037883a 	mov	sp,fp
   19188:	df000017 	ldw	fp,0(sp)
   1918c:	dec00104 	addi	sp,sp,4
   19190:	f800283a 	ret

00019194 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   19194:	defffe04 	addi	sp,sp,-8
   19198:	dfc00115 	stw	ra,4(sp)
   1919c:	df000015 	stw	fp,0(sp)
   191a0:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   191a4:	d0a00f97 	ldw	r2,-32706(gp)
   191a8:	10000326 	beq	r2,zero,191b8 <alt_get_errno+0x24>
   191ac:	d0a00f97 	ldw	r2,-32706(gp)
   191b0:	103ee83a 	callr	r2
   191b4:	00000106 	br	191bc <alt_get_errno+0x28>
   191b8:	d0a04e84 	addi	r2,gp,-32454
}
   191bc:	e037883a 	mov	sp,fp
   191c0:	dfc00117 	ldw	ra,4(sp)
   191c4:	df000017 	ldw	fp,0(sp)
   191c8:	dec00204 	addi	sp,sp,8
   191cc:	f800283a 	ret

000191d0 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
   191d0:	defffa04 	addi	sp,sp,-24
   191d4:	dfc00515 	stw	ra,20(sp)
   191d8:	df000415 	stw	fp,16(sp)
   191dc:	df000404 	addi	fp,sp,16
   191e0:	e13ffe15 	stw	r4,-8(fp)
   191e4:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
   191e8:	e0bffe17 	ldw	r2,-8(fp)
   191ec:	10000326 	beq	r2,zero,191fc <alt_dev_llist_insert+0x2c>
   191f0:	e0bffe17 	ldw	r2,-8(fp)
   191f4:	10800217 	ldw	r2,8(r2)
   191f8:	1000061e 	bne	r2,zero,19214 <alt_dev_llist_insert+0x44>
  {
    ALT_ERRNO = EINVAL;
   191fc:	00191940 	call	19194 <alt_get_errno>
   19200:	1007883a 	mov	r3,r2
   19204:	00800584 	movi	r2,22
   19208:	18800015 	stw	r2,0(r3)
    return -EINVAL;
   1920c:	00bffa84 	movi	r2,-22
   19210:	00001306 	br	19260 <alt_dev_llist_insert+0x90>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
   19214:	e0bffe17 	ldw	r2,-8(fp)
   19218:	e0ffff17 	ldw	r3,-4(fp)
   1921c:	e0fffc15 	stw	r3,-16(fp)
   19220:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
   19224:	e0bffd17 	ldw	r2,-12(fp)
   19228:	e0fffc17 	ldw	r3,-16(fp)
   1922c:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
   19230:	e0bffc17 	ldw	r2,-16(fp)
   19234:	10c00017 	ldw	r3,0(r2)
   19238:	e0bffd17 	ldw	r2,-12(fp)
   1923c:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
   19240:	e0bffc17 	ldw	r2,-16(fp)
   19244:	10800017 	ldw	r2,0(r2)
   19248:	e0fffd17 	ldw	r3,-12(fp)
   1924c:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
   19250:	e0bffc17 	ldw	r2,-16(fp)
   19254:	e0fffd17 	ldw	r3,-12(fp)
   19258:	10c00015 	stw	r3,0(r2)

  return 0;  
   1925c:	0005883a 	mov	r2,zero
}
   19260:	e037883a 	mov	sp,fp
   19264:	dfc00117 	ldw	ra,4(sp)
   19268:	df000017 	ldw	fp,0(sp)
   1926c:	dec00204 	addi	sp,sp,8
   19270:	f800283a 	ret

00019274 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
   19274:	defffd04 	addi	sp,sp,-12
   19278:	dfc00215 	stw	ra,8(sp)
   1927c:	df000115 	stw	fp,4(sp)
   19280:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
   19284:	008000b4 	movhi	r2,2
   19288:	10aa5004 	addi	r2,r2,-22208
   1928c:	e0bfff15 	stw	r2,-4(fp)
   19290:	00000606 	br	192ac <_do_ctors+0x38>
        (*ctor) (); 
   19294:	e0bfff17 	ldw	r2,-4(fp)
   19298:	10800017 	ldw	r2,0(r2)
   1929c:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
   192a0:	e0bfff17 	ldw	r2,-4(fp)
   192a4:	10bfff04 	addi	r2,r2,-4
   192a8:	e0bfff15 	stw	r2,-4(fp)
   192ac:	e0ffff17 	ldw	r3,-4(fp)
   192b0:	008000b4 	movhi	r2,2
   192b4:	10aa5104 	addi	r2,r2,-22204
   192b8:	18bff62e 	bgeu	r3,r2,19294 <__alt_data_end+0xf0019294>
        (*ctor) (); 
}
   192bc:	0001883a 	nop
   192c0:	e037883a 	mov	sp,fp
   192c4:	dfc00117 	ldw	ra,4(sp)
   192c8:	df000017 	ldw	fp,0(sp)
   192cc:	dec00204 	addi	sp,sp,8
   192d0:	f800283a 	ret

000192d4 <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
   192d4:	defffd04 	addi	sp,sp,-12
   192d8:	dfc00215 	stw	ra,8(sp)
   192dc:	df000115 	stw	fp,4(sp)
   192e0:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
   192e4:	008000b4 	movhi	r2,2
   192e8:	10aa5004 	addi	r2,r2,-22208
   192ec:	e0bfff15 	stw	r2,-4(fp)
   192f0:	00000606 	br	1930c <_do_dtors+0x38>
        (*dtor) (); 
   192f4:	e0bfff17 	ldw	r2,-4(fp)
   192f8:	10800017 	ldw	r2,0(r2)
   192fc:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
   19300:	e0bfff17 	ldw	r2,-4(fp)
   19304:	10bfff04 	addi	r2,r2,-4
   19308:	e0bfff15 	stw	r2,-4(fp)
   1930c:	e0ffff17 	ldw	r3,-4(fp)
   19310:	008000b4 	movhi	r2,2
   19314:	10aa5104 	addi	r2,r2,-22204
   19318:	18bff62e 	bgeu	r3,r2,192f4 <__alt_data_end+0xf00192f4>
        (*dtor) (); 
}
   1931c:	0001883a 	nop
   19320:	e037883a 	mov	sp,fp
   19324:	dfc00117 	ldw	ra,4(sp)
   19328:	df000017 	ldw	fp,0(sp)
   1932c:	dec00204 	addi	sp,sp,8
   19330:	f800283a 	ret

00019334 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
   19334:	defffa04 	addi	sp,sp,-24
   19338:	dfc00515 	stw	ra,20(sp)
   1933c:	df000415 	stw	fp,16(sp)
   19340:	df000404 	addi	fp,sp,16
   19344:	e13ffe15 	stw	r4,-8(fp)
   19348:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
   1934c:	e0bfff17 	ldw	r2,-4(fp)
   19350:	10800017 	ldw	r2,0(r2)
   19354:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
   19358:	e13ffe17 	ldw	r4,-8(fp)
   1935c:	0007afc0 	call	7afc <strlen>
   19360:	10800044 	addi	r2,r2,1
   19364:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
   19368:	00000d06 	br	193a0 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
   1936c:	e0bffc17 	ldw	r2,-16(fp)
   19370:	10800217 	ldw	r2,8(r2)
   19374:	e0fffd17 	ldw	r3,-12(fp)
   19378:	180d883a 	mov	r6,r3
   1937c:	e17ffe17 	ldw	r5,-8(fp)
   19380:	1009883a 	mov	r4,r2
   19384:	00076d00 	call	76d0 <memcmp>
   19388:	1000021e 	bne	r2,zero,19394 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
   1938c:	e0bffc17 	ldw	r2,-16(fp)
   19390:	00000706 	br	193b0 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
   19394:	e0bffc17 	ldw	r2,-16(fp)
   19398:	10800017 	ldw	r2,0(r2)
   1939c:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
   193a0:	e0fffc17 	ldw	r3,-16(fp)
   193a4:	e0bfff17 	ldw	r2,-4(fp)
   193a8:	18bff01e 	bne	r3,r2,1936c <__alt_data_end+0xf001936c>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
   193ac:	0005883a 	mov	r2,zero
}
   193b0:	e037883a 	mov	sp,fp
   193b4:	dfc00117 	ldw	ra,4(sp)
   193b8:	df000017 	ldw	fp,0(sp)
   193bc:	dec00204 	addi	sp,sp,8
   193c0:	f800283a 	ret

000193c4 <alt_flash_open_dev>:
#include "priv/alt_file.h"

ALT_LLIST_HEAD(alt_flash_dev_list);

alt_flash_fd* alt_flash_open_dev(const char* name)
{
   193c4:	defffc04 	addi	sp,sp,-16
   193c8:	dfc00315 	stw	ra,12(sp)
   193cc:	df000215 	stw	fp,8(sp)
   193d0:	df000204 	addi	fp,sp,8
   193d4:	e13fff15 	stw	r4,-4(fp)
  alt_flash_dev* dev = (alt_flash_dev*)alt_find_dev(name, &alt_flash_dev_list);
   193d8:	d1601384 	addi	r5,gp,-32690
   193dc:	e13fff17 	ldw	r4,-4(fp)
   193e0:	00193340 	call	19334 <alt_find_dev>
   193e4:	e0bffe15 	stw	r2,-8(fp)

  if ((dev) && dev->open)
   193e8:	e0bffe17 	ldw	r2,-8(fp)
   193ec:	10000926 	beq	r2,zero,19414 <alt_flash_open_dev+0x50>
   193f0:	e0bffe17 	ldw	r2,-8(fp)
   193f4:	10800317 	ldw	r2,12(r2)
   193f8:	10000626 	beq	r2,zero,19414 <alt_flash_open_dev+0x50>
  {
    return dev->open(dev, name);
   193fc:	e0bffe17 	ldw	r2,-8(fp)
   19400:	10800317 	ldw	r2,12(r2)
   19404:	e17fff17 	ldw	r5,-4(fp)
   19408:	e13ffe17 	ldw	r4,-8(fp)
   1940c:	103ee83a 	callr	r2
   19410:	00000106 	br	19418 <alt_flash_open_dev+0x54>
  }

  return dev;
   19414:	e0bffe17 	ldw	r2,-8(fp)
}
   19418:	e037883a 	mov	sp,fp
   1941c:	dfc00117 	ldw	ra,4(sp)
   19420:	df000017 	ldw	fp,0(sp)
   19424:	dec00204 	addi	sp,sp,8
   19428:	f800283a 	ret

0001942c <alt_flash_close_dev>:

void alt_flash_close_dev(alt_flash_fd* fd)
{
   1942c:	defffd04 	addi	sp,sp,-12
   19430:	dfc00215 	stw	ra,8(sp)
   19434:	df000115 	stw	fp,4(sp)
   19438:	df000104 	addi	fp,sp,4
   1943c:	e13fff15 	stw	r4,-4(fp)
  if (fd && fd->close)
   19440:	e0bfff17 	ldw	r2,-4(fp)
   19444:	10000826 	beq	r2,zero,19468 <alt_flash_close_dev+0x3c>
   19448:	e0bfff17 	ldw	r2,-4(fp)
   1944c:	10800417 	ldw	r2,16(r2)
   19450:	10000526 	beq	r2,zero,19468 <alt_flash_close_dev+0x3c>
  {
    fd->close(fd);
   19454:	e0bfff17 	ldw	r2,-4(fp)
   19458:	10800417 	ldw	r2,16(r2)
   1945c:	e13fff17 	ldw	r4,-4(fp)
   19460:	103ee83a 	callr	r2
  }
  return;
   19464:	0001883a 	nop
   19468:	0001883a 	nop
}
   1946c:	e037883a 	mov	sp,fp
   19470:	dfc00117 	ldw	ra,4(sp)
   19474:	df000017 	ldw	fp,0(sp)
   19478:	dec00204 	addi	sp,sp,8
   1947c:	f800283a 	ret

00019480 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
   19480:	defff904 	addi	sp,sp,-28
   19484:	dfc00615 	stw	ra,24(sp)
   19488:	df000515 	stw	fp,20(sp)
   1948c:	df000504 	addi	fp,sp,20
   19490:	e13ffc15 	stw	r4,-16(fp)
   19494:	e17ffd15 	stw	r5,-12(fp)
   19498:	e1bffe15 	stw	r6,-8(fp)
   1949c:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
   194a0:	e1bfff17 	ldw	r6,-4(fp)
   194a4:	e17ffe17 	ldw	r5,-8(fp)
   194a8:	e13ffd17 	ldw	r4,-12(fp)
   194ac:	00196c00 	call	196c0 <open>
   194b0:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
   194b4:	e0bffb17 	ldw	r2,-20(fp)
   194b8:	10001c16 	blt	r2,zero,1952c <alt_open_fd+0xac>
  {
    fd->dev      = alt_fd_list[old].dev;
   194bc:	00820034 	movhi	r2,2048
   194c0:	1084a204 	addi	r2,r2,4744
   194c4:	e0fffb17 	ldw	r3,-20(fp)
   194c8:	18c00324 	muli	r3,r3,12
   194cc:	10c5883a 	add	r2,r2,r3
   194d0:	10c00017 	ldw	r3,0(r2)
   194d4:	e0bffc17 	ldw	r2,-16(fp)
   194d8:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
   194dc:	00820034 	movhi	r2,2048
   194e0:	1084a204 	addi	r2,r2,4744
   194e4:	e0fffb17 	ldw	r3,-20(fp)
   194e8:	18c00324 	muli	r3,r3,12
   194ec:	10c5883a 	add	r2,r2,r3
   194f0:	10800104 	addi	r2,r2,4
   194f4:	10c00017 	ldw	r3,0(r2)
   194f8:	e0bffc17 	ldw	r2,-16(fp)
   194fc:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
   19500:	00820034 	movhi	r2,2048
   19504:	1084a204 	addi	r2,r2,4744
   19508:	e0fffb17 	ldw	r3,-20(fp)
   1950c:	18c00324 	muli	r3,r3,12
   19510:	10c5883a 	add	r2,r2,r3
   19514:	10800204 	addi	r2,r2,8
   19518:	10c00017 	ldw	r3,0(r2)
   1951c:	e0bffc17 	ldw	r2,-16(fp)
   19520:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
   19524:	e13ffb17 	ldw	r4,-20(fp)
   19528:	0013aa00 	call	13aa0 <alt_release_fd>
  }
} 
   1952c:	0001883a 	nop
   19530:	e037883a 	mov	sp,fp
   19534:	dfc00117 	ldw	ra,4(sp)
   19538:	df000017 	ldw	fp,0(sp)
   1953c:	dec00204 	addi	sp,sp,8
   19540:	f800283a 	ret

00019544 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
   19544:	defffb04 	addi	sp,sp,-20
   19548:	dfc00415 	stw	ra,16(sp)
   1954c:	df000315 	stw	fp,12(sp)
   19550:	df000304 	addi	fp,sp,12
   19554:	e13ffd15 	stw	r4,-12(fp)
   19558:	e17ffe15 	stw	r5,-8(fp)
   1955c:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
   19560:	01c07fc4 	movi	r7,511
   19564:	01800044 	movi	r6,1
   19568:	e17ffd17 	ldw	r5,-12(fp)
   1956c:	01020034 	movhi	r4,2048
   19570:	2104a504 	addi	r4,r4,4756
   19574:	00194800 	call	19480 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
   19578:	01c07fc4 	movi	r7,511
   1957c:	000d883a 	mov	r6,zero
   19580:	e17ffe17 	ldw	r5,-8(fp)
   19584:	01020034 	movhi	r4,2048
   19588:	2104a204 	addi	r4,r4,4744
   1958c:	00194800 	call	19480 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
   19590:	01c07fc4 	movi	r7,511
   19594:	01800044 	movi	r6,1
   19598:	e17fff17 	ldw	r5,-4(fp)
   1959c:	01020034 	movhi	r4,2048
   195a0:	2104a804 	addi	r4,r4,4768
   195a4:	00194800 	call	19480 <alt_open_fd>
}  
   195a8:	0001883a 	nop
   195ac:	e037883a 	mov	sp,fp
   195b0:	dfc00117 	ldw	ra,4(sp)
   195b4:	df000017 	ldw	fp,0(sp)
   195b8:	dec00204 	addi	sp,sp,8
   195bc:	f800283a 	ret

000195c0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   195c0:	defffe04 	addi	sp,sp,-8
   195c4:	dfc00115 	stw	ra,4(sp)
   195c8:	df000015 	stw	fp,0(sp)
   195cc:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   195d0:	d0a00f97 	ldw	r2,-32706(gp)
   195d4:	10000326 	beq	r2,zero,195e4 <alt_get_errno+0x24>
   195d8:	d0a00f97 	ldw	r2,-32706(gp)
   195dc:	103ee83a 	callr	r2
   195e0:	00000106 	br	195e8 <alt_get_errno+0x28>
   195e4:	d0a04e84 	addi	r2,gp,-32454
}
   195e8:	e037883a 	mov	sp,fp
   195ec:	dfc00117 	ldw	ra,4(sp)
   195f0:	df000017 	ldw	fp,0(sp)
   195f4:	dec00204 	addi	sp,sp,8
   195f8:	f800283a 	ret

000195fc <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
   195fc:	defffd04 	addi	sp,sp,-12
   19600:	df000215 	stw	fp,8(sp)
   19604:	df000204 	addi	fp,sp,8
   19608:	e13fff15 	stw	r4,-4(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
   1960c:	e0bfff17 	ldw	r2,-4(fp)
   19610:	10800217 	ldw	r2,8(r2)
   19614:	10d00034 	orhi	r3,r2,16384
   19618:	e0bfff17 	ldw	r2,-4(fp)
   1961c:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
   19620:	e03ffe15 	stw	zero,-8(fp)
   19624:	00001d06 	br	1969c <alt_file_locked+0xa0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
   19628:	00820034 	movhi	r2,2048
   1962c:	1084a204 	addi	r2,r2,4744
   19630:	e0fffe17 	ldw	r3,-8(fp)
   19634:	18c00324 	muli	r3,r3,12
   19638:	10c5883a 	add	r2,r2,r3
   1963c:	10c00017 	ldw	r3,0(r2)
   19640:	e0bfff17 	ldw	r2,-4(fp)
   19644:	10800017 	ldw	r2,0(r2)
   19648:	1880111e 	bne	r3,r2,19690 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
   1964c:	00820034 	movhi	r2,2048
   19650:	1084a204 	addi	r2,r2,4744
   19654:	e0fffe17 	ldw	r3,-8(fp)
   19658:	18c00324 	muli	r3,r3,12
   1965c:	10c5883a 	add	r2,r2,r3
   19660:	10800204 	addi	r2,r2,8
   19664:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
   19668:	1000090e 	bge	r2,zero,19690 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
   1966c:	e0bffe17 	ldw	r2,-8(fp)
   19670:	10c00324 	muli	r3,r2,12
   19674:	00820034 	movhi	r2,2048
   19678:	1084a204 	addi	r2,r2,4744
   1967c:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
   19680:	e0bfff17 	ldw	r2,-4(fp)
   19684:	18800226 	beq	r3,r2,19690 <alt_file_locked+0x94>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
   19688:	00bffcc4 	movi	r2,-13
   1968c:	00000806 	br	196b0 <alt_file_locked+0xb4>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
   19690:	e0bffe17 	ldw	r2,-8(fp)
   19694:	10800044 	addi	r2,r2,1
   19698:	e0bffe15 	stw	r2,-8(fp)
   1969c:	d0a00e97 	ldw	r2,-32710(gp)
   196a0:	1007883a 	mov	r3,r2
   196a4:	e0bffe17 	ldw	r2,-8(fp)
   196a8:	18bfdf2e 	bgeu	r3,r2,19628 <__alt_data_end+0xf0019628>
    }
  }
  
  /* The device is not locked */
 
  return 0;
   196ac:	0005883a 	mov	r2,zero
}
   196b0:	e037883a 	mov	sp,fp
   196b4:	df000017 	ldw	fp,0(sp)
   196b8:	dec00104 	addi	sp,sp,4
   196bc:	f800283a 	ret

000196c0 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
   196c0:	defff604 	addi	sp,sp,-40
   196c4:	dfc00915 	stw	ra,36(sp)
   196c8:	df000815 	stw	fp,32(sp)
   196cc:	df000804 	addi	fp,sp,32
   196d0:	e13ffd15 	stw	r4,-12(fp)
   196d4:	e17ffe15 	stw	r5,-8(fp)
   196d8:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
   196dc:	00bfffc4 	movi	r2,-1
   196e0:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
   196e4:	00bffb44 	movi	r2,-19
   196e8:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
   196ec:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
   196f0:	d1600c84 	addi	r5,gp,-32718
   196f4:	e13ffd17 	ldw	r4,-12(fp)
   196f8:	00193340 	call	19334 <alt_find_dev>
   196fc:	e0bff815 	stw	r2,-32(fp)
   19700:	e0bff817 	ldw	r2,-32(fp)
   19704:	1000051e 	bne	r2,zero,1971c <open+0x5c>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
   19708:	e13ffd17 	ldw	r4,-12(fp)
   1970c:	001a3f00 	call	1a3f0 <alt_find_file>
   19710:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
   19714:	00800044 	movi	r2,1
   19718:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
   1971c:	e0bff817 	ldw	r2,-32(fp)
   19720:	10002926 	beq	r2,zero,197c8 <open+0x108>
  {
    if ((index = alt_get_fd (dev)) < 0)
   19724:	e13ff817 	ldw	r4,-32(fp)
   19728:	001a4f80 	call	1a4f8 <alt_get_fd>
   1972c:	e0bff915 	stw	r2,-28(fp)
   19730:	e0bff917 	ldw	r2,-28(fp)
   19734:	1000030e 	bge	r2,zero,19744 <open+0x84>
    {
      status = index;
   19738:	e0bff917 	ldw	r2,-28(fp)
   1973c:	e0bffa15 	stw	r2,-24(fp)
   19740:	00002306 	br	197d0 <open+0x110>
    }
    else
    {
      fd = &alt_fd_list[index];
   19744:	e0bff917 	ldw	r2,-28(fp)
   19748:	10c00324 	muli	r3,r2,12
   1974c:	00820034 	movhi	r2,2048
   19750:	1084a204 	addi	r2,r2,4744
   19754:	1885883a 	add	r2,r3,r2
   19758:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
   1975c:	e0fffe17 	ldw	r3,-8(fp)
   19760:	00900034 	movhi	r2,16384
   19764:	10bfffc4 	addi	r2,r2,-1
   19768:	1886703a 	and	r3,r3,r2
   1976c:	e0bffc17 	ldw	r2,-16(fp)
   19770:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
   19774:	e0bffb17 	ldw	r2,-20(fp)
   19778:	1000051e 	bne	r2,zero,19790 <open+0xd0>
   1977c:	e13ffc17 	ldw	r4,-16(fp)
   19780:	00195fc0 	call	195fc <alt_file_locked>
   19784:	e0bffa15 	stw	r2,-24(fp)
   19788:	e0bffa17 	ldw	r2,-24(fp)
   1978c:	10001016 	blt	r2,zero,197d0 <open+0x110>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
   19790:	e0bff817 	ldw	r2,-32(fp)
   19794:	10800317 	ldw	r2,12(r2)
   19798:	10000826 	beq	r2,zero,197bc <open+0xfc>
   1979c:	e0bff817 	ldw	r2,-32(fp)
   197a0:	10800317 	ldw	r2,12(r2)
   197a4:	e1ffff17 	ldw	r7,-4(fp)
   197a8:	e1bffe17 	ldw	r6,-8(fp)
   197ac:	e17ffd17 	ldw	r5,-12(fp)
   197b0:	e13ffc17 	ldw	r4,-16(fp)
   197b4:	103ee83a 	callr	r2
   197b8:	00000106 	br	197c0 <open+0x100>
   197bc:	0005883a 	mov	r2,zero
   197c0:	e0bffa15 	stw	r2,-24(fp)
   197c4:	00000206 	br	197d0 <open+0x110>
      }
    }
  }
  else
  {
    status = -ENODEV;
   197c8:	00bffb44 	movi	r2,-19
   197cc:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
   197d0:	e0bffa17 	ldw	r2,-24(fp)
   197d4:	1000090e 	bge	r2,zero,197fc <open+0x13c>
  {
    alt_release_fd (index);  
   197d8:	e13ff917 	ldw	r4,-28(fp)
   197dc:	0013aa00 	call	13aa0 <alt_release_fd>
    ALT_ERRNO = -status;
   197e0:	00195c00 	call	195c0 <alt_get_errno>
   197e4:	1007883a 	mov	r3,r2
   197e8:	e0bffa17 	ldw	r2,-24(fp)
   197ec:	0085c83a 	sub	r2,zero,r2
   197f0:	18800015 	stw	r2,0(r3)
    return -1;
   197f4:	00bfffc4 	movi	r2,-1
   197f8:	00000106 	br	19800 <open+0x140>
  }
  
  /* return the reference upon success */

  return index;
   197fc:	e0bff917 	ldw	r2,-28(fp)
}
   19800:	e037883a 	mov	sp,fp
   19804:	dfc00117 	ldw	ra,4(sp)
   19808:	df000017 	ldw	fp,0(sp)
   1980c:	dec00204 	addi	sp,sp,8
   19810:	f800283a 	ret

00019814 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
   19814:	defffa04 	addi	sp,sp,-24
   19818:	df000515 	stw	fp,20(sp)
   1981c:	df000504 	addi	fp,sp,20
   19820:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   19824:	0005303a 	rdctl	r2,status
   19828:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   1982c:	e0fffc17 	ldw	r3,-16(fp)
   19830:	00bfff84 	movi	r2,-2
   19834:	1884703a 	and	r2,r3,r2
   19838:	1001703a 	wrctl	status,r2
  
  return context;
   1983c:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
   19840:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
   19844:	e0bfff17 	ldw	r2,-4(fp)
   19848:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
   1984c:	e0bffd17 	ldw	r2,-12(fp)
   19850:	10800017 	ldw	r2,0(r2)
   19854:	e0fffd17 	ldw	r3,-12(fp)
   19858:	18c00117 	ldw	r3,4(r3)
   1985c:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
   19860:	e0bffd17 	ldw	r2,-12(fp)
   19864:	10800117 	ldw	r2,4(r2)
   19868:	e0fffd17 	ldw	r3,-12(fp)
   1986c:	18c00017 	ldw	r3,0(r3)
   19870:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
   19874:	e0bffd17 	ldw	r2,-12(fp)
   19878:	e0fffd17 	ldw	r3,-12(fp)
   1987c:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
   19880:	e0bffd17 	ldw	r2,-12(fp)
   19884:	e0fffd17 	ldw	r3,-12(fp)
   19888:	10c00015 	stw	r3,0(r2)
   1988c:	e0bffb17 	ldw	r2,-20(fp)
   19890:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   19894:	e0bffe17 	ldw	r2,-8(fp)
   19898:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
   1989c:	0001883a 	nop
   198a0:	e037883a 	mov	sp,fp
   198a4:	df000017 	ldw	fp,0(sp)
   198a8:	dec00104 	addi	sp,sp,4
   198ac:	f800283a 	ret

000198b0 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
   198b0:	defffb04 	addi	sp,sp,-20
   198b4:	dfc00415 	stw	ra,16(sp)
   198b8:	df000315 	stw	fp,12(sp)
   198bc:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
   198c0:	d0a01597 	ldw	r2,-32682(gp)
   198c4:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
   198c8:	d0a05597 	ldw	r2,-32426(gp)
   198cc:	10800044 	addi	r2,r2,1
   198d0:	d0a05595 	stw	r2,-32426(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   198d4:	00002e06 	br	19990 <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
   198d8:	e0bffd17 	ldw	r2,-12(fp)
   198dc:	10800017 	ldw	r2,0(r2)
   198e0:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
   198e4:	e0bffd17 	ldw	r2,-12(fp)
   198e8:	10800403 	ldbu	r2,16(r2)
   198ec:	10803fcc 	andi	r2,r2,255
   198f0:	10000426 	beq	r2,zero,19904 <alt_tick+0x54>
   198f4:	d0a05597 	ldw	r2,-32426(gp)
   198f8:	1000021e 	bne	r2,zero,19904 <alt_tick+0x54>
    {
      alarm->rollover = 0;
   198fc:	e0bffd17 	ldw	r2,-12(fp)
   19900:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
   19904:	e0bffd17 	ldw	r2,-12(fp)
   19908:	10800217 	ldw	r2,8(r2)
   1990c:	d0e05597 	ldw	r3,-32426(gp)
   19910:	18801d36 	bltu	r3,r2,19988 <alt_tick+0xd8>
   19914:	e0bffd17 	ldw	r2,-12(fp)
   19918:	10800403 	ldbu	r2,16(r2)
   1991c:	10803fcc 	andi	r2,r2,255
   19920:	1000191e 	bne	r2,zero,19988 <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
   19924:	e0bffd17 	ldw	r2,-12(fp)
   19928:	10800317 	ldw	r2,12(r2)
   1992c:	e0fffd17 	ldw	r3,-12(fp)
   19930:	18c00517 	ldw	r3,20(r3)
   19934:	1809883a 	mov	r4,r3
   19938:	103ee83a 	callr	r2
   1993c:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
   19940:	e0bfff17 	ldw	r2,-4(fp)
   19944:	1000031e 	bne	r2,zero,19954 <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
   19948:	e13ffd17 	ldw	r4,-12(fp)
   1994c:	00198140 	call	19814 <alt_alarm_stop>
   19950:	00000d06 	br	19988 <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
   19954:	e0bffd17 	ldw	r2,-12(fp)
   19958:	10c00217 	ldw	r3,8(r2)
   1995c:	e0bfff17 	ldw	r2,-4(fp)
   19960:	1887883a 	add	r3,r3,r2
   19964:	e0bffd17 	ldw	r2,-12(fp)
   19968:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
   1996c:	e0bffd17 	ldw	r2,-12(fp)
   19970:	10c00217 	ldw	r3,8(r2)
   19974:	d0a05597 	ldw	r2,-32426(gp)
   19978:	1880032e 	bgeu	r3,r2,19988 <alt_tick+0xd8>
        {
          alarm->rollover = 1;
   1997c:	e0bffd17 	ldw	r2,-12(fp)
   19980:	00c00044 	movi	r3,1
   19984:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
   19988:	e0bffe17 	ldw	r2,-8(fp)
   1998c:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   19990:	e0fffd17 	ldw	r3,-12(fp)
   19994:	d0a01584 	addi	r2,gp,-32682
   19998:	18bfcf1e 	bne	r3,r2,198d8 <__alt_data_end+0xf00198d8>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
   1999c:	0001883a 	nop
}
   199a0:	0001883a 	nop
   199a4:	e037883a 	mov	sp,fp
   199a8:	dfc00117 	ldw	ra,4(sp)
   199ac:	df000017 	ldw	fp,0(sp)
   199b0:	dec00204 	addi	sp,sp,8
   199b4:	f800283a 	ret

000199b8 <usleep>:
#if defined (__GNUC__) && __GNUC__ >= 4
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
   199b8:	defffd04 	addi	sp,sp,-12
   199bc:	dfc00215 	stw	ra,8(sp)
   199c0:	df000115 	stw	fp,4(sp)
   199c4:	df000104 	addi	fp,sp,4
   199c8:	e13fff15 	stw	r4,-4(fp)
  return alt_busy_sleep(us);
   199cc:	e13fff17 	ldw	r4,-4(fp)
   199d0:	001a2c80 	call	1a2c8 <alt_busy_sleep>
}
   199d4:	e037883a 	mov	sp,fp
   199d8:	dfc00117 	ldw	ra,4(sp)
   199dc:	df000017 	ldw	fp,0(sp)
   199e0:	dec00204 	addi	sp,sp,8
   199e4:	f800283a 	ret

000199e8 <altera_nios2_qsys_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_qsys_irq_init(void) 
{
   199e8:	deffff04 	addi	sp,sp,-4
   199ec:	df000015 	stw	fp,0(sp)
   199f0:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
   199f4:	000170fa 	wrctl	ienable,zero
}
   199f8:	0001883a 	nop
   199fc:	e037883a 	mov	sp,fp
   19a00:	df000017 	ldw	fp,0(sp)
   19a04:	dec00104 	addi	sp,sp,4
   19a08:	f800283a 	ret

00019a0c <alt_program_amd>:
 * then writes Addr, Data Addr, Data etc.
 */
int alt_program_amd(alt_flash_dev* flash_info, int block_offset, 
                int offset, const void* src_addr, 
                int length)
{
   19a0c:	defff704 	addi	sp,sp,-36
   19a10:	dfc00815 	stw	ra,32(sp)
   19a14:	df000715 	stw	fp,28(sp)
   19a18:	df000704 	addi	fp,sp,28
   19a1c:	e13ffc15 	stw	r4,-16(fp)
   19a20:	e17ffd15 	stw	r5,-12(fp)
   19a24:	e1bffe15 	stw	r6,-8(fp)
   19a28:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
   19a2c:	e03ffa15 	stw	zero,-24(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   19a30:	e0bffc17 	ldw	r2,-16(fp)
   19a34:	e0bffb15 	stw	r2,-20(fp)
  
  
  ret_code = alt_flash_program_block( flash, offset, src_addr, length, 
   19a38:	008000b4 	movhi	r2,2
   19a3c:	10a76804 	addi	r2,r2,-25184
   19a40:	d8800015 	stw	r2,0(sp)
   19a44:	e1c00217 	ldw	r7,8(fp)
   19a48:	e1bfff17 	ldw	r6,-4(fp)
   19a4c:	e17ffe17 	ldw	r5,-8(fp)
   19a50:	e13ffb17 	ldw	r4,-20(fp)
   19a54:	00146600 	call	14660 <alt_flash_program_block>
   19a58:	e0bffa15 	stw	r2,-24(fp)
                                    alt_write_word_amd);
  return ret_code;
   19a5c:	e0bffa17 	ldw	r2,-24(fp)
}
   19a60:	e037883a 	mov	sp,fp
   19a64:	dfc00117 	ldw	ra,4(sp)
   19a68:	df000017 	ldw	fp,0(sp)
   19a6c:	dec00204 	addi	sp,sp,8
   19a70:	f800283a 	ret

00019a74 <alt_erase_block_amd>:
 * alt_erase_block_amd
 * 
 * Erase the selected erase block
 */
int alt_erase_block_amd(alt_flash_dev* flash_info, int block_offset)
{
   19a74:	defff804 	addi	sp,sp,-32
   19a78:	dfc00715 	stw	ra,28(sp)
   19a7c:	df000615 	stw	fp,24(sp)
   19a80:	df000604 	addi	fp,sp,24
   19a84:	e13ffe15 	stw	r4,-8(fp)
   19a88:	e17fff15 	stw	r5,-4(fp)
  int   ret_code = 0;
   19a8c:	e03ffa15 	stw	zero,-24(fp)
  int   timeout;
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   19a90:	e0bffe17 	ldw	r2,-8(fp)
   19a94:	e0bffc15 	stw	r2,-16(fp)
  volatile alt_u8  value;

  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
   19a98:	e0bffc17 	ldw	r2,-16(fp)
   19a9c:	10803417 	ldw	r2,208(r2)
   19aa0:	e0fffc17 	ldw	r3,-16(fp)
   19aa4:	18c00a17 	ldw	r3,40(r3)
   19aa8:	01802a84 	movi	r6,170
   19aac:	01415544 	movi	r5,1365
   19ab0:	1809883a 	mov	r4,r3
   19ab4:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
   19ab8:	e0bffc17 	ldw	r2,-16(fp)
   19abc:	10803417 	ldw	r2,208(r2)
   19ac0:	e0fffc17 	ldw	r3,-16(fp)
   19ac4:	18c00a17 	ldw	r3,40(r3)
   19ac8:	01801544 	movi	r6,85
   19acc:	0140aa84 	movi	r5,682
   19ad0:	1809883a 	mov	r4,r3
   19ad4:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0x80);
   19ad8:	e0bffc17 	ldw	r2,-16(fp)
   19adc:	10803417 	ldw	r2,208(r2)
   19ae0:	e0fffc17 	ldw	r3,-16(fp)
   19ae4:	18c00a17 	ldw	r3,40(r3)
   19ae8:	01802004 	movi	r6,128
   19aec:	01415544 	movi	r5,1365
   19af0:	1809883a 	mov	r4,r3
   19af4:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
   19af8:	e0bffc17 	ldw	r2,-16(fp)
   19afc:	10803417 	ldw	r2,208(r2)
   19b00:	e0fffc17 	ldw	r3,-16(fp)
   19b04:	18c00a17 	ldw	r3,40(r3)
   19b08:	01802a84 	movi	r6,170
   19b0c:	01415544 	movi	r5,1365
   19b10:	1809883a 	mov	r4,r3
   19b14:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
   19b18:	e0bffc17 	ldw	r2,-16(fp)
   19b1c:	10803417 	ldw	r2,208(r2)
   19b20:	e0fffc17 	ldw	r3,-16(fp)
   19b24:	18c00a17 	ldw	r3,40(r3)
   19b28:	01801544 	movi	r6,85
   19b2c:	0140aa84 	movi	r5,682
   19b30:	1809883a 	mov	r4,r3
   19b34:	103ee83a 	callr	r2

  (*flash->write_native)((alt_u8*)flash->dev.base_addr+block_offset, 0x30);
   19b38:	e0bffc17 	ldw	r2,-16(fp)
   19b3c:	10803617 	ldw	r2,216(r2)
   19b40:	e0fffc17 	ldw	r3,-16(fp)
   19b44:	19000a17 	ldw	r4,40(r3)
   19b48:	e0ffff17 	ldw	r3,-4(fp)
   19b4c:	20c7883a 	add	r3,r4,r3
   19b50:	01400c04 	movi	r5,48
   19b54:	1809883a 	mov	r4,r3
   19b58:	103ee83a 	callr	r2

  /*
   * Delay to meet AM29LV065D timing requirements
   */
  usleep(10000);
   19b5c:	0109c404 	movi	r4,10000
   19b60:	00199b80 	call	199b8 <usleep>
  
  /*
   * Bit 3 indicates that the erase command has been accepted
   * this last 50S
   */
  timeout = 50;   
   19b64:	00800c84 	movi	r2,50
   19b68:	e0bffb15 	stw	r2,-20(fp)
  do 
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
   19b6c:	e0bffc17 	ldw	r2,-16(fp)
   19b70:	10c00a17 	ldw	r3,40(r2)
   19b74:	e0bfff17 	ldw	r2,-4(fp)
   19b78:	1885883a 	add	r2,r3,r2
   19b7c:	10800023 	ldbuio	r2,0(r2)
   19b80:	10803fcc 	andi	r2,r2,255
   19b84:	e0bffd05 	stb	r2,-12(fp)
    usleep(1000);
   19b88:	0100fa04 	movi	r4,1000
   19b8c:	00199b80 	call	199b8 <usleep>
    timeout--;
   19b90:	e0bffb17 	ldw	r2,-20(fp)
   19b94:	10bfffc4 	addi	r2,r2,-1
   19b98:	e0bffb15 	stw	r2,-20(fp)
  }while(!(value & 0x8) && (timeout > 0));
   19b9c:	e0bffd03 	ldbu	r2,-12(fp)
   19ba0:	10803fcc 	andi	r2,r2,255
   19ba4:	1080020c 	andi	r2,r2,8
   19ba8:	1000021e 	bne	r2,zero,19bb4 <alt_erase_block_amd+0x140>
   19bac:	e0bffb17 	ldw	r2,-20(fp)
   19bb0:	00bfee16 	blt	zero,r2,19b6c <__alt_data_end+0xf0019b6c>


  timeout = flash->erase_timeout;
   19bb4:	e0bffc17 	ldw	r2,-16(fp)
   19bb8:	10803217 	ldw	r2,200(r2)
   19bbc:	e0bffb15 	stw	r2,-20(fp)
  
  /*
   *  Bit 7 goes low until the block is erased if bit 5 goes to 
   *  1 it's an error
   */
  while (timeout > 0)
   19bc0:	00001506 	br	19c18 <alt_erase_block_amd+0x1a4>
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
   19bc4:	e0bffc17 	ldw	r2,-16(fp)
   19bc8:	10c00a17 	ldw	r3,40(r2)
   19bcc:	e0bfff17 	ldw	r2,-4(fp)
   19bd0:	1885883a 	add	r2,r3,r2
   19bd4:	10800023 	ldbuio	r2,0(r2)
   19bd8:	10803fcc 	andi	r2,r2,255
   19bdc:	e0bffd05 	stb	r2,-12(fp)
    if ((value & 0x80) || (value &0x20))
   19be0:	e0bffd03 	ldbu	r2,-12(fp)
   19be4:	10803fcc 	andi	r2,r2,255
   19be8:	1080201c 	xori	r2,r2,128
   19bec:	10bfe004 	addi	r2,r2,-128
   19bf0:	10000b16 	blt	r2,zero,19c20 <alt_erase_block_amd+0x1ac>
   19bf4:	e0bffd03 	ldbu	r2,-12(fp)
   19bf8:	10803fcc 	andi	r2,r2,255
   19bfc:	1080080c 	andi	r2,r2,32
   19c00:	1000071e 	bne	r2,zero,19c20 <alt_erase_block_amd+0x1ac>
    {
      break;
    }
    usleep(1000);
   19c04:	0100fa04 	movi	r4,1000
   19c08:	00199b80 	call	199b8 <usleep>
    timeout -= 1000;
   19c0c:	e0bffb17 	ldw	r2,-20(fp)
   19c10:	10bf0604 	addi	r2,r2,-1000
   19c14:	e0bffb15 	stw	r2,-20(fp)
  
  /*
   *  Bit 7 goes low until the block is erased if bit 5 goes to 
   *  1 it's an error
   */
  while (timeout > 0)
   19c18:	e0bffb17 	ldw	r2,-20(fp)
   19c1c:	00bfe916 	blt	zero,r2,19bc4 <__alt_data_end+0xf0019bc4>
    }
    usleep(1000);
    timeout -= 1000;
  }
  
  if (timeout <= 0)
   19c20:	e0bffb17 	ldw	r2,-20(fp)
   19c24:	00800316 	blt	zero,r2,19c34 <alt_erase_block_amd+0x1c0>
  {
    ret_code = -ETIMEDOUT;
   19c28:	00bfe304 	movi	r2,-116
   19c2c:	e0bffa15 	stw	r2,-24(fp)
   19c30:	00000e06 	br	19c6c <alt_erase_block_amd+0x1f8>
  }
  else
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
   19c34:	e0bffc17 	ldw	r2,-16(fp)
   19c38:	10c00a17 	ldw	r3,40(r2)
   19c3c:	e0bfff17 	ldw	r2,-4(fp)
   19c40:	1885883a 	add	r2,r3,r2
   19c44:	10800023 	ldbuio	r2,0(r2)
   19c48:	10803fcc 	andi	r2,r2,255
   19c4c:	e0bffd05 	stb	r2,-12(fp)
    if (!(value & 0x80))
   19c50:	e0bffd03 	ldbu	r2,-12(fp)
   19c54:	10803fcc 	andi	r2,r2,255
   19c58:	1080201c 	xori	r2,r2,128
   19c5c:	10bfe004 	addi	r2,r2,-128
   19c60:	10000216 	blt	r2,zero,19c6c <alt_erase_block_amd+0x1f8>
    {
      ret_code = -EIO;
   19c64:	00bffec4 	movi	r2,-5
   19c68:	e0bffa15 	stw	r2,-24(fp)
    }
  }    
  
  return ret_code;
   19c6c:	e0bffa17 	ldw	r2,-24(fp)
}
   19c70:	e037883a 	mov	sp,fp
   19c74:	dfc00117 	ldw	ra,4(sp)
   19c78:	df000017 	ldw	fp,0(sp)
   19c7c:	dec00204 	addi	sp,sp,8
   19c80:	f800283a 	ret

00019c84 <alt_wait_for_command_to_complete_amd>:
 */
 
int alt_wait_for_command_to_complete_amd(alt_flash_cfi_dev* flash,
                                         int offset, 
                                          alt_u8 data)
{
   19c84:	defff804 	addi	sp,sp,-32
   19c88:	dfc00715 	stw	ra,28(sp)
   19c8c:	df000615 	stw	fp,24(sp)
   19c90:	df000604 	addi	fp,sp,24
   19c94:	e13ffd15 	stw	r4,-12(fp)
   19c98:	e17ffe15 	stw	r5,-8(fp)
   19c9c:	3005883a 	mov	r2,r6
   19ca0:	e0bfff05 	stb	r2,-4(fp)
  volatile alt_u8  value;
  int timeout = flash->write_timeout * 100;
   19ca4:	e0bffd17 	ldw	r2,-12(fp)
   19ca8:	10803117 	ldw	r2,196(r2)
   19cac:	10801924 	muli	r2,r2,100
   19cb0:	e0bffa15 	stw	r2,-24(fp)
  int ret_code = 0;
   19cb4:	e03ffb15 	stw	zero,-20(fp)
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
   19cb8:	e0bffd17 	ldw	r2,-12(fp)
   19cbc:	10c00a17 	ldw	r3,40(r2)
   19cc0:	e0bffe17 	ldw	r2,-8(fp)
   19cc4:	1885883a 	add	r2,r3,r2
   19cc8:	10800023 	ldbuio	r2,0(r2)
   19ccc:	10803fcc 	andi	r2,r2,255
   19cd0:	e0bffc05 	stb	r2,-16(fp)
  while (timeout > 0)
   19cd4:	00001606 	br	19d30 <alt_wait_for_command_to_complete_amd+0xac>
  {
    if (((value & 0x80 ) == (data &0x80)) ||
   19cd8:	e0bffc03 	ldbu	r2,-16(fp)
   19cdc:	10c03fcc 	andi	r3,r2,255
   19ce0:	e0bfff03 	ldbu	r2,-4(fp)
   19ce4:	1884f03a 	xor	r2,r3,r2
   19ce8:	1080200c 	andi	r2,r2,128
   19cec:	10001226 	beq	r2,zero,19d38 <alt_wait_for_command_to_complete_amd+0xb4>
        (value & 0x20))
   19cf0:	e0bffc03 	ldbu	r2,-16(fp)
   19cf4:	10803fcc 	andi	r2,r2,255
   19cf8:	1080080c 	andi	r2,r2,32
  int ret_code = 0;
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
  while (timeout > 0)
  {
    if (((value & 0x80 ) == (data &0x80)) ||
   19cfc:	10000e1e 	bne	r2,zero,19d38 <alt_wait_for_command_to_complete_amd+0xb4>
        (value & 0x20))
    {
      break;
    }
    usleep (1);
   19d00:	01000044 	movi	r4,1
   19d04:	00199b80 	call	199b8 <usleep>
    timeout--;
   19d08:	e0bffa17 	ldw	r2,-24(fp)
   19d0c:	10bfffc4 	addi	r2,r2,-1
   19d10:	e0bffa15 	stw	r2,-24(fp)
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
   19d14:	e0bffd17 	ldw	r2,-12(fp)
   19d18:	10c00a17 	ldw	r3,40(r2)
   19d1c:	e0bffe17 	ldw	r2,-8(fp)
   19d20:	1885883a 	add	r2,r3,r2
   19d24:	10800023 	ldbuio	r2,0(r2)
   19d28:	10803fcc 	andi	r2,r2,255
   19d2c:	e0bffc05 	stb	r2,-16(fp)
  volatile alt_u8  value;
  int timeout = flash->write_timeout * 100;
  int ret_code = 0;
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
  while (timeout > 0)
   19d30:	e0bffa17 	ldw	r2,-24(fp)
   19d34:	00bfe816 	blt	zero,r2,19cd8 <__alt_data_end+0xf0019cd8>
    usleep (1);
    timeout--;
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
  }
  
  if (timeout == 0)
   19d38:	e0bffa17 	ldw	r2,-24(fp)
   19d3c:	1000031e 	bne	r2,zero,19d4c <alt_wait_for_command_to_complete_amd+0xc8>
  {
    ret_code = -ETIMEDOUT;
   19d40:	00bfe304 	movi	r2,-116
   19d44:	e0bffb15 	stw	r2,-20(fp)
   19d48:	00000f06 	br	19d88 <alt_wait_for_command_to_complete_amd+0x104>
  }
  else
  {
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
   19d4c:	e0bffd17 	ldw	r2,-12(fp)
   19d50:	10c00a17 	ldw	r3,40(r2)
   19d54:	e0bffe17 	ldw	r2,-8(fp)
   19d58:	1885883a 	add	r2,r3,r2
   19d5c:	10800023 	ldbuio	r2,0(r2)
   19d60:	10803fcc 	andi	r2,r2,255
   19d64:	e0bffc05 	stb	r2,-16(fp)
    if ((value & 0x80) != (data&0x80))
   19d68:	e0bffc03 	ldbu	r2,-16(fp)
   19d6c:	10c03fcc 	andi	r3,r2,255
   19d70:	e0bfff03 	ldbu	r2,-4(fp)
   19d74:	1884f03a 	xor	r2,r3,r2
   19d78:	1080200c 	andi	r2,r2,128
   19d7c:	10000226 	beq	r2,zero,19d88 <alt_wait_for_command_to_complete_amd+0x104>
    {
      ret_code = -EIO;
   19d80:	00bffec4 	movi	r2,-5
   19d84:	e0bffb15 	stw	r2,-20(fp)
    }
  }    
  return ret_code;
   19d88:	e0bffb17 	ldw	r2,-20(fp)
}
   19d8c:	e037883a 	mov	sp,fp
   19d90:	dfc00117 	ldw	ra,4(sp)
   19d94:	df000017 	ldw	fp,0(sp)
   19d98:	dec00204 	addi	sp,sp,8
   19d9c:	f800283a 	ret

00019da0 <alt_write_word_amd>:

static int alt_write_word_amd(  alt_flash_cfi_dev* flash, 
                                const int offset, 
                                const alt_u8* src_addr)
{
   19da0:	defff904 	addi	sp,sp,-28
   19da4:	dfc00615 	stw	ra,24(sp)
   19da8:	df000515 	stw	fp,20(sp)
   19dac:	df000504 	addi	fp,sp,20
   19db0:	e13ffd15 	stw	r4,-12(fp)
   19db4:	e17ffe15 	stw	r5,-8(fp)
   19db8:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
   19dbc:	e03ffb15 	stw	zero,-20(fp)
  alt_u8 value;
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
   19dc0:	e0bffd17 	ldw	r2,-12(fp)
   19dc4:	10803417 	ldw	r2,208(r2)
   19dc8:	e0fffd17 	ldw	r3,-12(fp)
   19dcc:	18c00a17 	ldw	r3,40(r3)
   19dd0:	01802a84 	movi	r6,170
   19dd4:	01415544 	movi	r5,1365
   19dd8:	1809883a 	mov	r4,r3
   19ddc:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
   19de0:	e0bffd17 	ldw	r2,-12(fp)
   19de4:	10803417 	ldw	r2,208(r2)
   19de8:	e0fffd17 	ldw	r3,-12(fp)
   19dec:	18c00a17 	ldw	r3,40(r3)
   19df0:	01801544 	movi	r6,85
   19df4:	0140aa84 	movi	r5,682
   19df8:	1809883a 	mov	r4,r3
   19dfc:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xA0);
   19e00:	e0bffd17 	ldw	r2,-12(fp)
   19e04:	10803417 	ldw	r2,208(r2)
   19e08:	e0fffd17 	ldw	r3,-12(fp)
   19e0c:	18c00a17 	ldw	r3,40(r3)
   19e10:	01802804 	movi	r6,160
   19e14:	01415544 	movi	r5,1365
   19e18:	1809883a 	mov	r4,r3
   19e1c:	103ee83a 	callr	r2
  
  value = *src_addr;
   19e20:	e0bfff17 	ldw	r2,-4(fp)
   19e24:	10800003 	ldbu	r2,0(r2)
   19e28:	e0bffc05 	stb	r2,-16(fp)

  alt_write_value_to_flash(flash, offset, src_addr);
   19e2c:	e1bfff17 	ldw	r6,-4(fp)
   19e30:	e17ffe17 	ldw	r5,-8(fp)
   19e34:	e13ffd17 	ldw	r4,-12(fp)
   19e38:	00145040 	call	14504 <alt_write_value_to_flash>
  
  ret_code = alt_wait_for_command_to_complete_amd(flash, 
   19e3c:	e0bffc03 	ldbu	r2,-16(fp)
   19e40:	100d883a 	mov	r6,r2
   19e44:	e17ffe17 	ldw	r5,-8(fp)
   19e48:	e13ffd17 	ldw	r4,-12(fp)
   19e4c:	0019c840 	call	19c84 <alt_wait_for_command_to_complete_amd>
   19e50:	e0bffb15 	stw	r2,-20(fp)
                                                  offset,
                                                  value);
  return ret_code;
   19e54:	e0bffb17 	ldw	r2,-20(fp)
  
}
   19e58:	e037883a 	mov	sp,fp
   19e5c:	dfc00117 	ldw	ra,4(sp)
   19e60:	df000017 	ldw	fp,0(sp)
   19e64:	dec00204 	addi	sp,sp,8
   19e68:	f800283a 	ret

00019e6c <alt_program_intel>:
 * Program a block (or part of one)
 */
int alt_program_intel(alt_flash_dev* flash_info, int block_offset, 
                int offset, const void* src_addr, 
                int length)
{
   19e6c:	defff704 	addi	sp,sp,-36
   19e70:	dfc00815 	stw	ra,32(sp)
   19e74:	df000715 	stw	fp,28(sp)
   19e78:	df000704 	addi	fp,sp,28
   19e7c:	e13ffc15 	stw	r4,-16(fp)
   19e80:	e17ffd15 	stw	r5,-12(fp)
   19e84:	e1bffe15 	stw	r6,-8(fp)
   19e88:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
   19e8c:	e03ffa15 	stw	zero,-24(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   19e90:	e0bffc17 	ldw	r2,-16(fp)
   19e94:	e0bffb15 	stw	r2,-20(fp)
  
   /*
  * If this block is locked then unlock it
  */
  ret_code = alt_unlock_block_intel(flash, block_offset);
   19e98:	e17ffd17 	ldw	r5,-12(fp)
   19e9c:	e13ffb17 	ldw	r4,-20(fp)
   19ea0:	001a0780 	call	1a078 <alt_unlock_block_intel>
   19ea4:	e0bffa15 	stw	r2,-24(fp)

  if (!ret_code)
   19ea8:	e0bffa17 	ldw	r2,-24(fp)
   19eac:	1000091e 	bne	r2,zero,19ed4 <alt_program_intel+0x68>
  {

    ret_code = alt_flash_program_block( flash, offset, src_addr, length, 
   19eb0:	008000b4 	movhi	r2,2
   19eb4:	10a87d04 	addi	r2,r2,-24076
   19eb8:	d8800015 	stw	r2,0(sp)
   19ebc:	e1c00217 	ldw	r7,8(fp)
   19ec0:	e1bfff17 	ldw	r6,-4(fp)
   19ec4:	e17ffe17 	ldw	r5,-8(fp)
   19ec8:	e13ffb17 	ldw	r4,-20(fp)
   19ecc:	00146600 	call	14660 <alt_flash_program_block>
   19ed0:	e0bffa15 	stw	r2,-24(fp)
                                        alt_write_word_intel);
  }
  
  return ret_code;
   19ed4:	e0bffa17 	ldw	r2,-24(fp)
}
   19ed8:	e037883a 	mov	sp,fp
   19edc:	dfc00117 	ldw	ra,4(sp)
   19ee0:	df000017 	ldw	fp,0(sp)
   19ee4:	dec00204 	addi	sp,sp,8
   19ee8:	f800283a 	ret

00019eec <alt_erase_block_intel>:
 * alt_erase_block_intel
 * 
 * Erase the selected erase block
 */
int alt_erase_block_intel(alt_flash_dev* flash_info, int block_offset)
{
   19eec:	defff804 	addi	sp,sp,-32
   19ef0:	dfc00715 	stw	ra,28(sp)
   19ef4:	df000615 	stw	fp,24(sp)
   19ef8:	df000604 	addi	fp,sp,24
   19efc:	e13ffe15 	stw	r4,-8(fp)
   19f00:	e17fff15 	stw	r5,-4(fp)
  int   ret_code = 0;
   19f04:	e03ffa15 	stw	zero,-24(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   19f08:	e0bffe17 	ldw	r2,-8(fp)
   19f0c:	e0bffc15 	stw	r2,-16(fp)
  volatile alt_u8  status;
  int   timeout = flash->erase_timeout;
   19f10:	e0bffc17 	ldw	r2,-16(fp)
   19f14:	10803217 	ldw	r2,200(r2)
   19f18:	e0bffb15 	stw	r2,-20(fp)

  /*
  * If this block is locked then unlock it
  */
  ret_code = alt_unlock_block_intel(flash, block_offset);
   19f1c:	e17fff17 	ldw	r5,-4(fp)
   19f20:	e13ffc17 	ldw	r4,-16(fp)
   19f24:	001a0780 	call	1a078 <alt_unlock_block_intel>
   19f28:	e0bffa15 	stw	r2,-24(fp)

  if (!ret_code)
   19f2c:	e0bffa17 	ldw	r2,-24(fp)
   19f30:	10004b1e 	bne	r2,zero,1a060 <alt_erase_block_intel+0x174>
  {

    /* Clear status priort to erase operation */   
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x50);
   19f34:	e0bffc17 	ldw	r2,-16(fp)
   19f38:	10803617 	ldw	r2,216(r2)
   19f3c:	e0fffc17 	ldw	r3,-16(fp)
   19f40:	19000a17 	ldw	r4,40(r3)
   19f44:	e0ffff17 	ldw	r3,-4(fp)
   19f48:	20c7883a 	add	r3,r4,r3
   19f4c:	01401404 	movi	r5,80
   19f50:	1809883a 	mov	r4,r3
   19f54:	103ee83a 	callr	r2
    
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x20);
   19f58:	e0bffc17 	ldw	r2,-16(fp)
   19f5c:	10803617 	ldw	r2,216(r2)
   19f60:	e0fffc17 	ldw	r3,-16(fp)
   19f64:	19000a17 	ldw	r4,40(r3)
   19f68:	e0ffff17 	ldw	r3,-4(fp)
   19f6c:	20c7883a 	add	r3,r4,r3
   19f70:	01400804 	movi	r5,32
   19f74:	1809883a 	mov	r4,r3
   19f78:	103ee83a 	callr	r2
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xD0);
   19f7c:	e0bffc17 	ldw	r2,-16(fp)
   19f80:	10803617 	ldw	r2,216(r2)
   19f84:	e0fffc17 	ldw	r3,-16(fp)
   19f88:	19000a17 	ldw	r4,40(r3)
   19f8c:	e0ffff17 	ldw	r3,-4(fp)
   19f90:	20c7883a 	add	r3,r4,r3
   19f94:	01403404 	movi	r5,208
   19f98:	1809883a 	mov	r4,r3
   19f9c:	103ee83a 	callr	r2

    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
   19fa0:	e0bffc17 	ldw	r2,-16(fp)
   19fa4:	10c00a17 	ldw	r3,40(r2)
   19fa8:	e0bfff17 	ldw	r2,-4(fp)
   19fac:	1885883a 	add	r2,r3,r2
   19fb0:	10800023 	ldbuio	r2,0(r2)
   19fb4:	10803fcc 	andi	r2,r2,255
   19fb8:	e0bffd05 	stb	r2,-12(fp)
      if (status & 0x80)
   19fbc:	e0bffd03 	ldbu	r2,-12(fp)
   19fc0:	10803fcc 	andi	r2,r2,255
   19fc4:	1080201c 	xori	r2,r2,128
   19fc8:	10bfe004 	addi	r2,r2,-128
   19fcc:	10000816 	blt	r2,zero,19ff0 <alt_erase_block_intel+0x104>
      {
        break;
      }
      usleep(1000);
   19fd0:	0100fa04 	movi	r4,1000
   19fd4:	00199b80 	call	199b8 <usleep>
      timeout -= 1000;
   19fd8:	e0bffb17 	ldw	r2,-20(fp)
   19fdc:	10bf0604 	addi	r2,r2,-1000
   19fe0:	e0bffb15 	stw	r2,-20(fp)
    }while(timeout > 0);
   19fe4:	e0bffb17 	ldw	r2,-20(fp)
   19fe8:	00bfed16 	blt	zero,r2,19fa0 <__alt_data_end+0xf0019fa0>
   19fec:	00000106 	br	19ff4 <alt_erase_block_intel+0x108>
    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
      if (status & 0x80)
      {
        break;
   19ff0:	0001883a 	nop
      }
      usleep(1000);
      timeout -= 1000;
    }while(timeout > 0);
    
    if (timeout <= 0)
   19ff4:	e0bffb17 	ldw	r2,-20(fp)
   19ff8:	00800316 	blt	zero,r2,1a008 <alt_erase_block_intel+0x11c>
    {
      ret_code = -ETIMEDOUT;
   19ffc:	00bfe304 	movi	r2,-116
   1a000:	e0bffa15 	stw	r2,-24(fp)
   1a004:	00000d06 	br	1a03c <alt_erase_block_intel+0x150>
    }
    else if (status & 0x7f)
   1a008:	e0bffd03 	ldbu	r2,-12(fp)
   1a00c:	10803fcc 	andi	r2,r2,255
   1a010:	10801fcc 	andi	r2,r2,127
   1a014:	10000926 	beq	r2,zero,1a03c <alt_erase_block_intel+0x150>
    {
      /* If we have an error of some kind bomb out */
      ret_code = -EIO;
   1a018:	00bffec4 	movi	r2,-5
   1a01c:	e0bffa15 	stw	r2,-24(fp)
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
   1a020:	e0bffc17 	ldw	r2,-16(fp)
   1a024:	10c00a17 	ldw	r3,40(r2)
   1a028:	e0bfff17 	ldw	r2,-4(fp)
   1a02c:	1885883a 	add	r2,r3,r2
   1a030:	10800023 	ldbuio	r2,0(r2)
   1a034:	10803fcc 	andi	r2,r2,255
   1a038:	e0bffd05 	stb	r2,-12(fp)
    }

    /* Put the device back into read array mode */
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xFF);
   1a03c:	e0bffc17 	ldw	r2,-16(fp)
   1a040:	10803617 	ldw	r2,216(r2)
   1a044:	e0fffc17 	ldw	r3,-16(fp)
   1a048:	19000a17 	ldw	r4,40(r3)
   1a04c:	e0ffff17 	ldw	r3,-4(fp)
   1a050:	20c7883a 	add	r3,r4,r3
   1a054:	01403fc4 	movi	r5,255
   1a058:	1809883a 	mov	r4,r3
   1a05c:	103ee83a 	callr	r2
  }
  
  return ret_code;
   1a060:	e0bffa17 	ldw	r2,-24(fp)
}
   1a064:	e037883a 	mov	sp,fp
   1a068:	dfc00117 	ldw	ra,4(sp)
   1a06c:	df000017 	ldw	fp,0(sp)
   1a070:	dec00204 	addi	sp,sp,8
   1a074:	f800283a 	ret

0001a078 <alt_unlock_block_intel>:
/*
* Private Intel specific functions
*/

static int alt_unlock_block_intel(alt_flash_cfi_dev* flash, int block_offset)
{
   1a078:	defff904 	addi	sp,sp,-28
   1a07c:	dfc00615 	stw	ra,24(sp)
   1a080:	df000515 	stw	fp,20(sp)
   1a084:	df000504 	addi	fp,sp,20
   1a088:	e13ffe15 	stw	r4,-8(fp)
   1a08c:	e17fff15 	stw	r5,-4(fp)
  alt_u8  locked;
  alt_u8  status;
  int ret_code = 0;
   1a090:	e03ffb15 	stw	zero,-20(fp)
  int timeout = flash->write_timeout * 100;
   1a094:	e0bffe17 	ldw	r2,-8(fp)
   1a098:	10803117 	ldw	r2,196(r2)
   1a09c:	10801924 	muli	r2,r2,100
   1a0a0:	e0bffc15 	stw	r2,-16(fp)


  /*
  * Is this block locked?
  */
  flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x90);
   1a0a4:	e0bffe17 	ldw	r2,-8(fp)
   1a0a8:	10803617 	ldw	r2,216(r2)
   1a0ac:	e0fffe17 	ldw	r3,-8(fp)
   1a0b0:	19000a17 	ldw	r4,40(r3)
   1a0b4:	e0ffff17 	ldw	r3,-4(fp)
   1a0b8:	20c7883a 	add	r3,r4,r3
   1a0bc:	01402404 	movi	r5,144
   1a0c0:	1809883a 	mov	r4,r3
   1a0c4:	103ee83a 	callr	r2
  locked = IORD_8DIRECT(flash->dev.base_addr, block_offset + 4);
   1a0c8:	e0bffe17 	ldw	r2,-8(fp)
   1a0cc:	10c00a17 	ldw	r3,40(r2)
   1a0d0:	e0bfff17 	ldw	r2,-4(fp)
   1a0d4:	10800104 	addi	r2,r2,4
   1a0d8:	1885883a 	add	r2,r3,r2
   1a0dc:	10800023 	ldbuio	r2,0(r2)
   1a0e0:	10803fcc 	andi	r2,r2,255
   1a0e4:	e0bffd05 	stb	r2,-12(fp)
  if (locked & 0x1)
   1a0e8:	e0bffd03 	ldbu	r2,-12(fp)
   1a0ec:	1080004c 	andi	r2,r2,1
   1a0f0:	10003126 	beq	r2,zero,1a1b8 <alt_unlock_block_intel+0x140>
  {
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x60);
   1a0f4:	e0bffe17 	ldw	r2,-8(fp)
   1a0f8:	10803617 	ldw	r2,216(r2)
   1a0fc:	e0fffe17 	ldw	r3,-8(fp)
   1a100:	19000a17 	ldw	r4,40(r3)
   1a104:	e0ffff17 	ldw	r3,-4(fp)
   1a108:	20c7883a 	add	r3,r4,r3
   1a10c:	01401804 	movi	r5,96
   1a110:	1809883a 	mov	r4,r3
   1a114:	103ee83a 	callr	r2
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xD0);
   1a118:	e0bffe17 	ldw	r2,-8(fp)
   1a11c:	10803617 	ldw	r2,216(r2)
   1a120:	e0fffe17 	ldw	r3,-8(fp)
   1a124:	19000a17 	ldw	r4,40(r3)
   1a128:	e0ffff17 	ldw	r3,-4(fp)
   1a12c:	20c7883a 	add	r3,r4,r3
   1a130:	01403404 	movi	r5,208
   1a134:	1809883a 	mov	r4,r3
   1a138:	103ee83a 	callr	r2

    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
   1a13c:	e0bffe17 	ldw	r2,-8(fp)
   1a140:	10c00a17 	ldw	r3,40(r2)
   1a144:	e0bfff17 	ldw	r2,-4(fp)
   1a148:	1885883a 	add	r2,r3,r2
   1a14c:	10800023 	ldbuio	r2,0(r2)
   1a150:	10803fcc 	andi	r2,r2,255
   1a154:	e0bffd45 	stb	r2,-11(fp)
      if (status & 0x80)
   1a158:	e0bffd43 	ldbu	r2,-11(fp)
   1a15c:	10803fcc 	andi	r2,r2,255
   1a160:	1080201c 	xori	r2,r2,128
   1a164:	10bfe004 	addi	r2,r2,-128
   1a168:	10000816 	blt	r2,zero,1a18c <alt_unlock_block_intel+0x114>
      {
        break;
      }
      timeout--;
   1a16c:	e0bffc17 	ldw	r2,-16(fp)
   1a170:	10bfffc4 	addi	r2,r2,-1
   1a174:	e0bffc15 	stw	r2,-16(fp)
      usleep(1);
   1a178:	01000044 	movi	r4,1
   1a17c:	00199b80 	call	199b8 <usleep>
    }while(timeout > 0);
   1a180:	e0bffc17 	ldw	r2,-16(fp)
   1a184:	00bfed16 	blt	zero,r2,1a13c <__alt_data_end+0xf001a13c>
   1a188:	00000106 	br	1a190 <alt_unlock_block_intel+0x118>
    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
      if (status & 0x80)
      {
        break;
   1a18c:	0001883a 	nop
      }
      timeout--;
      usleep(1);
    }while(timeout > 0);

    if (timeout == 0)
   1a190:	e0bffc17 	ldw	r2,-16(fp)
   1a194:	1000031e 	bne	r2,zero,1a1a4 <alt_unlock_block_intel+0x12c>
    {
      ret_code = -ETIMEDOUT;
   1a198:	00bfe304 	movi	r2,-116
   1a19c:	e0bffb15 	stw	r2,-20(fp)
   1a1a0:	00000506 	br	1a1b8 <alt_unlock_block_intel+0x140>
    }
    else if (status & 0x7f)
   1a1a4:	e0bffd43 	ldbu	r2,-11(fp)
   1a1a8:	10801fcc 	andi	r2,r2,127
   1a1ac:	10000226 	beq	r2,zero,1a1b8 <alt_unlock_block_intel+0x140>
    {
      /* If we have an error of some kind bomb out */
      ret_code = -EIO;
   1a1b0:	00bffec4 	movi	r2,-5
   1a1b4:	e0bffb15 	stw	r2,-20(fp)
  }

  /*
  * Back to Read Array mode
  */
  flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xFF);
   1a1b8:	e0bffe17 	ldw	r2,-8(fp)
   1a1bc:	10803617 	ldw	r2,216(r2)
   1a1c0:	e0fffe17 	ldw	r3,-8(fp)
   1a1c4:	19000a17 	ldw	r4,40(r3)
   1a1c8:	e0ffff17 	ldw	r3,-4(fp)
   1a1cc:	20c7883a 	add	r3,r4,r3
   1a1d0:	01403fc4 	movi	r5,255
   1a1d4:	1809883a 	mov	r4,r3
   1a1d8:	103ee83a 	callr	r2

  return ret_code;
   1a1dc:	e0bffb17 	ldw	r2,-20(fp)
}
   1a1e0:	e037883a 	mov	sp,fp
   1a1e4:	dfc00117 	ldw	ra,4(sp)
   1a1e8:	df000017 	ldw	fp,0(sp)
   1a1ec:	dec00204 	addi	sp,sp,8
   1a1f0:	f800283a 	ret

0001a1f4 <alt_write_word_intel>:
 * offset bytes into the flash
 */
 
int alt_write_word_intel( alt_flash_cfi_dev* flash, 
                                  const int offset, const alt_u8* src_addr)
{ 
   1a1f4:	defff904 	addi	sp,sp,-28
   1a1f8:	dfc00615 	stw	ra,24(sp)
   1a1fc:	df000515 	stw	fp,20(sp)
   1a200:	df000504 	addi	fp,sp,20
   1a204:	e13ffd15 	stw	r4,-12(fp)
   1a208:	e17ffe15 	stw	r5,-8(fp)
   1a20c:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
   1a210:	e03ffb15 	stw	zero,-20(fp)
  alt_u8 status;
  (*flash->write_native)((alt_u8*)flash->dev.base_addr+offset, 0x40);
   1a214:	e0bffd17 	ldw	r2,-12(fp)
   1a218:	10803617 	ldw	r2,216(r2)
   1a21c:	e0fffd17 	ldw	r3,-12(fp)
   1a220:	19000a17 	ldw	r4,40(r3)
   1a224:	e0fffe17 	ldw	r3,-8(fp)
   1a228:	20c7883a 	add	r3,r4,r3
   1a22c:	01401004 	movi	r5,64
   1a230:	1809883a 	mov	r4,r3
   1a234:	103ee83a 	callr	r2
  alt_write_value_to_flash(flash, offset, src_addr);
   1a238:	e1bfff17 	ldw	r6,-4(fp)
   1a23c:	e17ffe17 	ldw	r5,-8(fp)
   1a240:	e13ffd17 	ldw	r4,-12(fp)
   1a244:	00145040 	call	14504 <alt_write_value_to_flash>

  do
  {
    status = IORD_8DIRECT(flash->dev.base_addr, offset);
   1a248:	e0bffd17 	ldw	r2,-12(fp)
   1a24c:	10c00a17 	ldw	r3,40(r2)
   1a250:	e0bffe17 	ldw	r2,-8(fp)
   1a254:	1885883a 	add	r2,r3,r2
   1a258:	10800023 	ldbuio	r2,0(r2)
   1a25c:	10803fcc 	andi	r2,r2,255
   1a260:	e0bffc05 	stb	r2,-16(fp)
  }while(!(status & 0x80));
   1a264:	e0bffc03 	ldbu	r2,-16(fp)
   1a268:	10803fcc 	andi	r2,r2,255
   1a26c:	1080201c 	xori	r2,r2,128
   1a270:	10bfe004 	addi	r2,r2,-128
   1a274:	103ff40e 	bge	r2,zero,1a248 <__alt_data_end+0xf001a248>

  /* If we have an error of some kind bomb out */
  if (status & 0x7f)
   1a278:	e0bffc03 	ldbu	r2,-16(fp)
   1a27c:	10801fcc 	andi	r2,r2,127
   1a280:	10000226 	beq	r2,zero,1a28c <alt_write_word_intel+0x98>
  {
    ret_code = -EIO;
   1a284:	00bffec4 	movi	r2,-5
   1a288:	e0bffb15 	stw	r2,-20(fp)
  }

  /* Put the device back into read array mode */
  flash->write_native((alt_u8*)flash->dev.base_addr + offset, 0xFF);
   1a28c:	e0bffd17 	ldw	r2,-12(fp)
   1a290:	10803617 	ldw	r2,216(r2)
   1a294:	e0fffd17 	ldw	r3,-12(fp)
   1a298:	19000a17 	ldw	r4,40(r3)
   1a29c:	e0fffe17 	ldw	r3,-8(fp)
   1a2a0:	20c7883a 	add	r3,r4,r3
   1a2a4:	01403fc4 	movi	r5,255
   1a2a8:	1809883a 	mov	r4,r3
   1a2ac:	103ee83a 	callr	r2
  
  return ret_code;
   1a2b0:	e0bffb17 	ldw	r2,-20(fp)
}
   1a2b4:	e037883a 	mov	sp,fp
   1a2b8:	dfc00117 	ldw	ra,4(sp)
   1a2bc:	df000017 	ldw	fp,0(sp)
   1a2c0:	dec00204 	addi	sp,sp,8
   1a2c4:	f800283a 	ret

0001a2c8 <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
   1a2c8:	defffb04 	addi	sp,sp,-20
   1a2cc:	df000415 	stw	fp,16(sp)
   1a2d0:	df000404 	addi	fp,sp,16
   1a2d4:	e13fff15 	stw	r4,-4(fp)
  {
    cycles_per_loop = 9;
  }
  else  
  {
    cycles_per_loop = 3;
   1a2d8:	008000c4 	movi	r2,3
   1a2dc:	e0bffd15 	stw	r2,-12(fp)
  }
  

  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));
   1a2e0:	e0fffd17 	ldw	r3,-12(fp)
   1a2e4:	008003f4 	movhi	r2,15
   1a2e8:	10909004 	addi	r2,r2,16960
   1a2ec:	1887383a 	mul	r3,r3,r2
   1a2f0:	00817db4 	movhi	r2,1526
   1a2f4:	10b84004 	addi	r2,r2,-7936
   1a2f8:	10c7203a 	divu	r3,r2,r3
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
   1a2fc:	00a00034 	movhi	r2,32768
   1a300:	10bfffc4 	addi	r2,r2,-1
   1a304:	10c5203a 	divu	r2,r2,r3
   1a308:	e0ffff17 	ldw	r3,-4(fp)
   1a30c:	1885203a 	divu	r2,r3,r2
   1a310:	e0bffe15 	stw	r2,-8(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
   1a314:	e0bffe17 	ldw	r2,-8(fp)
   1a318:	10002526 	beq	r2,zero,1a3b0 <alt_busy_sleep+0xe8>
  {
    for(i=0;i<big_loops;i++)
   1a31c:	e03ffc15 	stw	zero,-16(fp)
   1a320:	00001406 	br	1a374 <alt_busy_sleep+0xac>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
   1a324:	00a00034 	movhi	r2,32768
   1a328:	10bfffc4 	addi	r2,r2,-1
   1a32c:	10bfffc4 	addi	r2,r2,-1
   1a330:	103ffe1e 	bne	r2,zero,1a32c <__alt_data_end+0xf001a32c>
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
      (cycles_per_loop * 1000000)));
   1a334:	e0fffd17 	ldw	r3,-12(fp)
   1a338:	008003f4 	movhi	r2,15
   1a33c:	10909004 	addi	r2,r2,16960
   1a340:	1887383a 	mul	r3,r3,r2
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
   1a344:	00817db4 	movhi	r2,1526
   1a348:	10b84004 	addi	r2,r2,-7936
   1a34c:	10c7203a 	divu	r3,r2,r3
   1a350:	00a00034 	movhi	r2,32768
   1a354:	10bfffc4 	addi	r2,r2,-1
   1a358:	10c5203a 	divu	r2,r2,r3
   1a35c:	e0ffff17 	ldw	r3,-4(fp)
   1a360:	1885c83a 	sub	r2,r3,r2
   1a364:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
   1a368:	e0bffc17 	ldw	r2,-16(fp)
   1a36c:	10800044 	addi	r2,r2,1
   1a370:	e0bffc15 	stw	r2,-16(fp)
   1a374:	e0fffc17 	ldw	r3,-16(fp)
   1a378:	e0bffe17 	ldw	r2,-8(fp)
   1a37c:	18bfe916 	blt	r3,r2,1a324 <__alt_data_end+0xf001a324>
      "\n\tbne %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
   1a380:	e0fffd17 	ldw	r3,-12(fp)
   1a384:	008003f4 	movhi	r2,15
   1a388:	10909004 	addi	r2,r2,16960
   1a38c:	1887383a 	mul	r3,r3,r2
   1a390:	00817db4 	movhi	r2,1526
   1a394:	10b84004 	addi	r2,r2,-7936
   1a398:	10c7203a 	divu	r3,r2,r3
   1a39c:	e0bfff17 	ldw	r2,-4(fp)
   1a3a0:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
   1a3a4:	10bfffc4 	addi	r2,r2,-1
   1a3a8:	103ffe1e 	bne	r2,zero,1a3a4 <__alt_data_end+0xf001a3a4>
   1a3ac:	00000b06 	br	1a3dc <alt_busy_sleep+0x114>
      "\n\tbgt %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
   1a3b0:	e0fffd17 	ldw	r3,-12(fp)
   1a3b4:	008003f4 	movhi	r2,15
   1a3b8:	10909004 	addi	r2,r2,16960
   1a3bc:	1887383a 	mul	r3,r3,r2
   1a3c0:	00817db4 	movhi	r2,1526
   1a3c4:	10b84004 	addi	r2,r2,-7936
   1a3c8:	10c7203a 	divu	r3,r2,r3
   1a3cc:	e0bfff17 	ldw	r2,-4(fp)
   1a3d0:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
   1a3d4:	10bfffc4 	addi	r2,r2,-1
   1a3d8:	00bffe16 	blt	zero,r2,1a3d4 <__alt_data_end+0xf001a3d4>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
   1a3dc:	0005883a 	mov	r2,zero
}
   1a3e0:	e037883a 	mov	sp,fp
   1a3e4:	df000017 	ldw	fp,0(sp)
   1a3e8:	dec00104 	addi	sp,sp,4
   1a3ec:	f800283a 	ret

0001a3f0 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
   1a3f0:	defffb04 	addi	sp,sp,-20
   1a3f4:	dfc00415 	stw	ra,16(sp)
   1a3f8:	df000315 	stw	fp,12(sp)
   1a3fc:	df000304 	addi	fp,sp,12
   1a400:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
   1a404:	d0a00a97 	ldw	r2,-32726(gp)
   1a408:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
   1a40c:	00003106 	br	1a4d4 <alt_find_file+0xe4>
  {
    len = strlen(next->name);
   1a410:	e0bffd17 	ldw	r2,-12(fp)
   1a414:	10800217 	ldw	r2,8(r2)
   1a418:	1009883a 	mov	r4,r2
   1a41c:	0007afc0 	call	7afc <strlen>
   1a420:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
   1a424:	e0bffd17 	ldw	r2,-12(fp)
   1a428:	10c00217 	ldw	r3,8(r2)
   1a42c:	e0bffe17 	ldw	r2,-8(fp)
   1a430:	10bfffc4 	addi	r2,r2,-1
   1a434:	1885883a 	add	r2,r3,r2
   1a438:	10800003 	ldbu	r2,0(r2)
   1a43c:	10803fcc 	andi	r2,r2,255
   1a440:	1080201c 	xori	r2,r2,128
   1a444:	10bfe004 	addi	r2,r2,-128
   1a448:	10800bd8 	cmpnei	r2,r2,47
   1a44c:	1000031e 	bne	r2,zero,1a45c <alt_find_file+0x6c>
    {
      len -= 1;
   1a450:	e0bffe17 	ldw	r2,-8(fp)
   1a454:	10bfffc4 	addi	r2,r2,-1
   1a458:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
   1a45c:	e0bffe17 	ldw	r2,-8(fp)
   1a460:	e0ffff17 	ldw	r3,-4(fp)
   1a464:	1885883a 	add	r2,r3,r2
   1a468:	10800003 	ldbu	r2,0(r2)
   1a46c:	10803fcc 	andi	r2,r2,255
   1a470:	1080201c 	xori	r2,r2,128
   1a474:	10bfe004 	addi	r2,r2,-128
   1a478:	10800be0 	cmpeqi	r2,r2,47
   1a47c:	1000081e 	bne	r2,zero,1a4a0 <alt_find_file+0xb0>
   1a480:	e0bffe17 	ldw	r2,-8(fp)
   1a484:	e0ffff17 	ldw	r3,-4(fp)
   1a488:	1885883a 	add	r2,r3,r2
   1a48c:	10800003 	ldbu	r2,0(r2)
   1a490:	10803fcc 	andi	r2,r2,255
   1a494:	1080201c 	xori	r2,r2,128
   1a498:	10bfe004 	addi	r2,r2,-128
   1a49c:	10000a1e 	bne	r2,zero,1a4c8 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
   1a4a0:	e0bffd17 	ldw	r2,-12(fp)
   1a4a4:	10800217 	ldw	r2,8(r2)
   1a4a8:	e0fffe17 	ldw	r3,-8(fp)
   1a4ac:	180d883a 	mov	r6,r3
   1a4b0:	e17fff17 	ldw	r5,-4(fp)
   1a4b4:	1009883a 	mov	r4,r2
   1a4b8:	00076d00 	call	76d0 <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
   1a4bc:	1000021e 	bne	r2,zero,1a4c8 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
   1a4c0:	e0bffd17 	ldw	r2,-12(fp)
   1a4c4:	00000706 	br	1a4e4 <alt_find_file+0xf4>
    }
    next = (alt_dev*) next->llist.next;
   1a4c8:	e0bffd17 	ldw	r2,-12(fp)
   1a4cc:	10800017 	ldw	r2,0(r2)
   1a4d0:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
   1a4d4:	e0fffd17 	ldw	r3,-12(fp)
   1a4d8:	d0a00a84 	addi	r2,gp,-32726
   1a4dc:	18bfcc1e 	bne	r3,r2,1a410 <__alt_data_end+0xf001a410>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
   1a4e0:	0005883a 	mov	r2,zero
}
   1a4e4:	e037883a 	mov	sp,fp
   1a4e8:	dfc00117 	ldw	ra,4(sp)
   1a4ec:	df000017 	ldw	fp,0(sp)
   1a4f0:	dec00204 	addi	sp,sp,8
   1a4f4:	f800283a 	ret

0001a4f8 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
   1a4f8:	defffc04 	addi	sp,sp,-16
   1a4fc:	df000315 	stw	fp,12(sp)
   1a500:	df000304 	addi	fp,sp,12
   1a504:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
   1a508:	00bffa04 	movi	r2,-24
   1a50c:	e0bffe15 	stw	r2,-8(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
   1a510:	e03ffd15 	stw	zero,-12(fp)
   1a514:	00001906 	br	1a57c <alt_get_fd+0x84>
  {
    if (!alt_fd_list[i].dev)
   1a518:	00820034 	movhi	r2,2048
   1a51c:	1084a204 	addi	r2,r2,4744
   1a520:	e0fffd17 	ldw	r3,-12(fp)
   1a524:	18c00324 	muli	r3,r3,12
   1a528:	10c5883a 	add	r2,r2,r3
   1a52c:	10800017 	ldw	r2,0(r2)
   1a530:	10000f1e 	bne	r2,zero,1a570 <alt_get_fd+0x78>
    {
      alt_fd_list[i].dev = dev;
   1a534:	00820034 	movhi	r2,2048
   1a538:	1084a204 	addi	r2,r2,4744
   1a53c:	e0fffd17 	ldw	r3,-12(fp)
   1a540:	18c00324 	muli	r3,r3,12
   1a544:	10c5883a 	add	r2,r2,r3
   1a548:	e0ffff17 	ldw	r3,-4(fp)
   1a54c:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
   1a550:	d0e00e97 	ldw	r3,-32710(gp)
   1a554:	e0bffd17 	ldw	r2,-12(fp)
   1a558:	1880020e 	bge	r3,r2,1a564 <alt_get_fd+0x6c>
      {
        alt_max_fd = i;
   1a55c:	e0bffd17 	ldw	r2,-12(fp)
   1a560:	d0a00e95 	stw	r2,-32710(gp)
      }
      rc = i;
   1a564:	e0bffd17 	ldw	r2,-12(fp)
   1a568:	e0bffe15 	stw	r2,-8(fp)
      goto alt_get_fd_exit;
   1a56c:	00000606 	br	1a588 <alt_get_fd+0x90>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
   1a570:	e0bffd17 	ldw	r2,-12(fp)
   1a574:	10800044 	addi	r2,r2,1
   1a578:	e0bffd15 	stw	r2,-12(fp)
   1a57c:	e0bffd17 	ldw	r2,-12(fp)
   1a580:	10800810 	cmplti	r2,r2,32
   1a584:	103fe41e 	bne	r2,zero,1a518 <__alt_data_end+0xf001a518>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
   1a588:	e0bffe17 	ldw	r2,-8(fp)
}
   1a58c:	e037883a 	mov	sp,fp
   1a590:	df000017 	ldw	fp,0(sp)
   1a594:	dec00104 	addi	sp,sp,4
   1a598:	f800283a 	ret

0001a59c <atexit>:
   1a59c:	200b883a 	mov	r5,r4
   1a5a0:	000f883a 	mov	r7,zero
   1a5a4:	000d883a 	mov	r6,zero
   1a5a8:	0009883a 	mov	r4,zero
   1a5ac:	001a6781 	jmpi	1a678 <__register_exitproc>

0001a5b0 <exit>:
   1a5b0:	defffe04 	addi	sp,sp,-8
   1a5b4:	000b883a 	mov	r5,zero
   1a5b8:	dc000015 	stw	r16,0(sp)
   1a5bc:	dfc00115 	stw	ra,4(sp)
   1a5c0:	2021883a 	mov	r16,r4
   1a5c4:	001a7900 	call	1a790 <__call_exitprocs>
   1a5c8:	00820034 	movhi	r2,2048
   1a5cc:	108ab604 	addi	r2,r2,10968
   1a5d0:	11000017 	ldw	r4,0(r2)
   1a5d4:	20800f17 	ldw	r2,60(r4)
   1a5d8:	10000126 	beq	r2,zero,1a5e0 <exit+0x30>
   1a5dc:	103ee83a 	callr	r2
   1a5e0:	8009883a 	mov	r4,r16
   1a5e4:	001a9100 	call	1a910 <_exit>

0001a5e8 <strcpy>:
   1a5e8:	2906b03a 	or	r3,r5,r4
   1a5ec:	18c000cc 	andi	r3,r3,3
   1a5f0:	2005883a 	mov	r2,r4
   1a5f4:	1800161e 	bne	r3,zero,1a650 <strcpy+0x68>
   1a5f8:	29c00017 	ldw	r7,0(r5)
   1a5fc:	02ffbff4 	movhi	r11,65279
   1a600:	5affbfc4 	addi	r11,r11,-257
   1a604:	02a02074 	movhi	r10,32897
   1a608:	01c6303a 	nor	r3,zero,r7
   1a60c:	3ac9883a 	add	r4,r7,r11
   1a610:	52a02004 	addi	r10,r10,-32640
   1a614:	20c6703a 	and	r3,r4,r3
   1a618:	1a86703a 	and	r3,r3,r10
   1a61c:	18000c1e 	bne	r3,zero,1a650 <strcpy+0x68>
   1a620:	1011883a 	mov	r8,r2
   1a624:	41c00015 	stw	r7,0(r8)
   1a628:	29400104 	addi	r5,r5,4
   1a62c:	29c00017 	ldw	r7,0(r5)
   1a630:	41800104 	addi	r6,r8,4
   1a634:	3011883a 	mov	r8,r6
   1a638:	3ad3883a 	add	r9,r7,r11
   1a63c:	01c6303a 	nor	r3,zero,r7
   1a640:	48c6703a 	and	r3,r9,r3
   1a644:	1a86703a 	and	r3,r3,r10
   1a648:	183ff626 	beq	r3,zero,1a624 <__alt_data_end+0xf001a624>
   1a64c:	00000106 	br	1a654 <strcpy+0x6c>
   1a650:	100d883a 	mov	r6,r2
   1a654:	28c00003 	ldbu	r3,0(r5)
   1a658:	31800044 	addi	r6,r6,1
   1a65c:	29400044 	addi	r5,r5,1
   1a660:	30ffffc5 	stb	r3,-1(r6)
   1a664:	18c03fcc 	andi	r3,r3,255
   1a668:	18c0201c 	xori	r3,r3,128
   1a66c:	18ffe004 	addi	r3,r3,-128
   1a670:	183ff81e 	bne	r3,zero,1a654 <__alt_data_end+0xf001a654>
   1a674:	f800283a 	ret

0001a678 <__register_exitproc>:
   1a678:	defffa04 	addi	sp,sp,-24
   1a67c:	dc000315 	stw	r16,12(sp)
   1a680:	04020034 	movhi	r16,2048
   1a684:	840ab604 	addi	r16,r16,10968
   1a688:	80c00017 	ldw	r3,0(r16)
   1a68c:	dc400415 	stw	r17,16(sp)
   1a690:	dfc00515 	stw	ra,20(sp)
   1a694:	18805217 	ldw	r2,328(r3)
   1a698:	2023883a 	mov	r17,r4
   1a69c:	10003726 	beq	r2,zero,1a77c <__register_exitproc+0x104>
   1a6a0:	10c00117 	ldw	r3,4(r2)
   1a6a4:	010007c4 	movi	r4,31
   1a6a8:	20c00e16 	blt	r4,r3,1a6e4 <__register_exitproc+0x6c>
   1a6ac:	1a000044 	addi	r8,r3,1
   1a6b0:	8800221e 	bne	r17,zero,1a73c <__register_exitproc+0xc4>
   1a6b4:	18c00084 	addi	r3,r3,2
   1a6b8:	18c7883a 	add	r3,r3,r3
   1a6bc:	18c7883a 	add	r3,r3,r3
   1a6c0:	12000115 	stw	r8,4(r2)
   1a6c4:	10c7883a 	add	r3,r2,r3
   1a6c8:	19400015 	stw	r5,0(r3)
   1a6cc:	0005883a 	mov	r2,zero
   1a6d0:	dfc00517 	ldw	ra,20(sp)
   1a6d4:	dc400417 	ldw	r17,16(sp)
   1a6d8:	dc000317 	ldw	r16,12(sp)
   1a6dc:	dec00604 	addi	sp,sp,24
   1a6e0:	f800283a 	ret
   1a6e4:	00800034 	movhi	r2,0
   1a6e8:	10800004 	addi	r2,r2,0
   1a6ec:	10002626 	beq	r2,zero,1a788 <__register_exitproc+0x110>
   1a6f0:	01006404 	movi	r4,400
   1a6f4:	d9400015 	stw	r5,0(sp)
   1a6f8:	d9800115 	stw	r6,4(sp)
   1a6fc:	d9c00215 	stw	r7,8(sp)
   1a700:	00000000 	call	0 <__alt_mem_onchip_memory>
   1a704:	d9400017 	ldw	r5,0(sp)
   1a708:	d9800117 	ldw	r6,4(sp)
   1a70c:	d9c00217 	ldw	r7,8(sp)
   1a710:	10001d26 	beq	r2,zero,1a788 <__register_exitproc+0x110>
   1a714:	81000017 	ldw	r4,0(r16)
   1a718:	10000115 	stw	zero,4(r2)
   1a71c:	02000044 	movi	r8,1
   1a720:	22405217 	ldw	r9,328(r4)
   1a724:	0007883a 	mov	r3,zero
   1a728:	12400015 	stw	r9,0(r2)
   1a72c:	20805215 	stw	r2,328(r4)
   1a730:	10006215 	stw	zero,392(r2)
   1a734:	10006315 	stw	zero,396(r2)
   1a738:	883fde26 	beq	r17,zero,1a6b4 <__alt_data_end+0xf001a6b4>
   1a73c:	18c9883a 	add	r4,r3,r3
   1a740:	2109883a 	add	r4,r4,r4
   1a744:	1109883a 	add	r4,r2,r4
   1a748:	21802215 	stw	r6,136(r4)
   1a74c:	01800044 	movi	r6,1
   1a750:	12406217 	ldw	r9,392(r2)
   1a754:	30cc983a 	sll	r6,r6,r3
   1a758:	4992b03a 	or	r9,r9,r6
   1a75c:	12406215 	stw	r9,392(r2)
   1a760:	21c04215 	stw	r7,264(r4)
   1a764:	01000084 	movi	r4,2
   1a768:	893fd21e 	bne	r17,r4,1a6b4 <__alt_data_end+0xf001a6b4>
   1a76c:	11006317 	ldw	r4,396(r2)
   1a770:	218cb03a 	or	r6,r4,r6
   1a774:	11806315 	stw	r6,396(r2)
   1a778:	003fce06 	br	1a6b4 <__alt_data_end+0xf001a6b4>
   1a77c:	18805304 	addi	r2,r3,332
   1a780:	18805215 	stw	r2,328(r3)
   1a784:	003fc606 	br	1a6a0 <__alt_data_end+0xf001a6a0>
   1a788:	00bfffc4 	movi	r2,-1
   1a78c:	003fd006 	br	1a6d0 <__alt_data_end+0xf001a6d0>

0001a790 <__call_exitprocs>:
   1a790:	defff504 	addi	sp,sp,-44
   1a794:	df000915 	stw	fp,36(sp)
   1a798:	dd400615 	stw	r21,24(sp)
   1a79c:	dc800315 	stw	r18,12(sp)
   1a7a0:	dfc00a15 	stw	ra,40(sp)
   1a7a4:	ddc00815 	stw	r23,32(sp)
   1a7a8:	dd800715 	stw	r22,28(sp)
   1a7ac:	dd000515 	stw	r20,20(sp)
   1a7b0:	dcc00415 	stw	r19,16(sp)
   1a7b4:	dc400215 	stw	r17,8(sp)
   1a7b8:	dc000115 	stw	r16,4(sp)
   1a7bc:	d9000015 	stw	r4,0(sp)
   1a7c0:	2839883a 	mov	fp,r5
   1a7c4:	04800044 	movi	r18,1
   1a7c8:	057fffc4 	movi	r21,-1
   1a7cc:	00820034 	movhi	r2,2048
   1a7d0:	108ab604 	addi	r2,r2,10968
   1a7d4:	12000017 	ldw	r8,0(r2)
   1a7d8:	45005217 	ldw	r20,328(r8)
   1a7dc:	44c05204 	addi	r19,r8,328
   1a7e0:	a0001c26 	beq	r20,zero,1a854 <__call_exitprocs+0xc4>
   1a7e4:	a0800117 	ldw	r2,4(r20)
   1a7e8:	15ffffc4 	addi	r23,r2,-1
   1a7ec:	b8000d16 	blt	r23,zero,1a824 <__call_exitprocs+0x94>
   1a7f0:	14000044 	addi	r16,r2,1
   1a7f4:	8421883a 	add	r16,r16,r16
   1a7f8:	8421883a 	add	r16,r16,r16
   1a7fc:	84402004 	addi	r17,r16,128
   1a800:	a463883a 	add	r17,r20,r17
   1a804:	a421883a 	add	r16,r20,r16
   1a808:	e0001e26 	beq	fp,zero,1a884 <__call_exitprocs+0xf4>
   1a80c:	80804017 	ldw	r2,256(r16)
   1a810:	e0801c26 	beq	fp,r2,1a884 <__call_exitprocs+0xf4>
   1a814:	bdffffc4 	addi	r23,r23,-1
   1a818:	843fff04 	addi	r16,r16,-4
   1a81c:	8c7fff04 	addi	r17,r17,-4
   1a820:	bd7ff91e 	bne	r23,r21,1a808 <__alt_data_end+0xf001a808>
   1a824:	00800034 	movhi	r2,0
   1a828:	10800004 	addi	r2,r2,0
   1a82c:	10000926 	beq	r2,zero,1a854 <__call_exitprocs+0xc4>
   1a830:	a0800117 	ldw	r2,4(r20)
   1a834:	1000301e 	bne	r2,zero,1a8f8 <__call_exitprocs+0x168>
   1a838:	a0800017 	ldw	r2,0(r20)
   1a83c:	10003226 	beq	r2,zero,1a908 <__call_exitprocs+0x178>
   1a840:	a009883a 	mov	r4,r20
   1a844:	98800015 	stw	r2,0(r19)
   1a848:	00000000 	call	0 <__alt_mem_onchip_memory>
   1a84c:	9d000017 	ldw	r20,0(r19)
   1a850:	a03fe41e 	bne	r20,zero,1a7e4 <__alt_data_end+0xf001a7e4>
   1a854:	dfc00a17 	ldw	ra,40(sp)
   1a858:	df000917 	ldw	fp,36(sp)
   1a85c:	ddc00817 	ldw	r23,32(sp)
   1a860:	dd800717 	ldw	r22,28(sp)
   1a864:	dd400617 	ldw	r21,24(sp)
   1a868:	dd000517 	ldw	r20,20(sp)
   1a86c:	dcc00417 	ldw	r19,16(sp)
   1a870:	dc800317 	ldw	r18,12(sp)
   1a874:	dc400217 	ldw	r17,8(sp)
   1a878:	dc000117 	ldw	r16,4(sp)
   1a87c:	dec00b04 	addi	sp,sp,44
   1a880:	f800283a 	ret
   1a884:	a0800117 	ldw	r2,4(r20)
   1a888:	80c00017 	ldw	r3,0(r16)
   1a88c:	10bfffc4 	addi	r2,r2,-1
   1a890:	15c01426 	beq	r2,r23,1a8e4 <__call_exitprocs+0x154>
   1a894:	80000015 	stw	zero,0(r16)
   1a898:	183fde26 	beq	r3,zero,1a814 <__alt_data_end+0xf001a814>
   1a89c:	95c8983a 	sll	r4,r18,r23
   1a8a0:	a0806217 	ldw	r2,392(r20)
   1a8a4:	a5800117 	ldw	r22,4(r20)
   1a8a8:	2084703a 	and	r2,r4,r2
   1a8ac:	10000b26 	beq	r2,zero,1a8dc <__call_exitprocs+0x14c>
   1a8b0:	a0806317 	ldw	r2,396(r20)
   1a8b4:	2088703a 	and	r4,r4,r2
   1a8b8:	20000c1e 	bne	r4,zero,1a8ec <__call_exitprocs+0x15c>
   1a8bc:	89400017 	ldw	r5,0(r17)
   1a8c0:	d9000017 	ldw	r4,0(sp)
   1a8c4:	183ee83a 	callr	r3
   1a8c8:	a0800117 	ldw	r2,4(r20)
   1a8cc:	15bfbf1e 	bne	r2,r22,1a7cc <__alt_data_end+0xf001a7cc>
   1a8d0:	98800017 	ldw	r2,0(r19)
   1a8d4:	153fcf26 	beq	r2,r20,1a814 <__alt_data_end+0xf001a814>
   1a8d8:	003fbc06 	br	1a7cc <__alt_data_end+0xf001a7cc>
   1a8dc:	183ee83a 	callr	r3
   1a8e0:	003ff906 	br	1a8c8 <__alt_data_end+0xf001a8c8>
   1a8e4:	a5c00115 	stw	r23,4(r20)
   1a8e8:	003feb06 	br	1a898 <__alt_data_end+0xf001a898>
   1a8ec:	89000017 	ldw	r4,0(r17)
   1a8f0:	183ee83a 	callr	r3
   1a8f4:	003ff406 	br	1a8c8 <__alt_data_end+0xf001a8c8>
   1a8f8:	a0800017 	ldw	r2,0(r20)
   1a8fc:	a027883a 	mov	r19,r20
   1a900:	1029883a 	mov	r20,r2
   1a904:	003fb606 	br	1a7e0 <__alt_data_end+0xf001a7e0>
   1a908:	0005883a 	mov	r2,zero
   1a90c:	003ffb06 	br	1a8fc <__alt_data_end+0xf001a8fc>

0001a910 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
   1a910:	defffd04 	addi	sp,sp,-12
   1a914:	df000215 	stw	fp,8(sp)
   1a918:	df000204 	addi	fp,sp,8
   1a91c:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
   1a920:	0001883a 	nop
   1a924:	e0bfff17 	ldw	r2,-4(fp)
   1a928:	e0bffe15 	stw	r2,-8(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
   1a92c:	e0bffe17 	ldw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
   1a930:	10000226 	beq	r2,zero,1a93c <_exit+0x2c>
    ALT_SIM_FAIL();
   1a934:	002af070 	cmpltui	zero,zero,43969
   1a938:	00000106 	br	1a940 <_exit+0x30>
  } else {
    ALT_SIM_PASS();
   1a93c:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
   1a940:	003fff06 	br	1a940 <__alt_data_end+0xf001a940>
