

================================================================
== Vitis HLS Report for 'node8'
================================================================
* Date:           Wed Oct  2 17:52:08 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_MultiHeadSelfAttention1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.553 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    32783|    32783|  0.109 ms|  0.109 ms|  32783|  32783|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- loop21_loop22_loop23  |    32781|    32781|        15|          1|          1|  32768|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      167|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       99|    -|
|Register             |        -|     -|      163|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      163|      266|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+-------------------------------+---------+----+---+----+-----+
    |              Instance             |             Module            | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------------------+-------------------------------+---------+----+---+----+-----+
    |fdiv_32ns_32ns_32_12_no_dsp_1_U72  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|  0|   0|    0|
    +-----------------------------------+-------------------------------+---------+----+---+----+-----+
    |Total                              |                               |        0|   0|  0|   0|    0|
    +-----------------------------------+-------------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln204_fu_118_p2               |         +|   0|  0|  23|          16|           1|
    |add_ln205_fu_177_p2               |         +|   0|  0|  21|          14|           1|
    |v78_1_fu_171_p2                   |         +|   0|  0|  14|           7|           1|
    |and_ln204_fu_145_p2               |       and|   0|  0|   2|           1|           1|
    |ap_condition_194                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln204_fu_112_p2              |      icmp|   0|  0|  24|          16|          17|
    |icmp_ln205_fu_127_p2              |      icmp|   0|  0|  21|          14|          13|
    |icmp_ln206_fu_139_p2              |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln210_fu_165_p2              |      icmp|   0|  0|  14|           7|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |or_ln205_fu_151_p2                |        or|   0|  0|   2|           1|           1|
    |select_ln205_1_fu_183_p3          |    select|   0|  0|  14|           1|           1|
    |select_ln205_fu_157_p3            |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln204_fu_133_p2               |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 167|          90|          53|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten13_load  |   9|          2|   16|         32|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   14|         28|
    |ap_sig_allocacmp_v78_load               |   9|          2|    7|         14|
    |indvar_flatten13_fu_60                  |   9|          2|   16|         32|
    |indvar_flatten_fu_56                    |   9|          2|   14|         28|
    |v275_blk_n                              |   9|          2|    1|          2|
    |v276_blk_n                              |   9|          2|    1|          2|
    |v277_blk_n                              |   9|          2|    1|          2|
    |v78_fu_52                               |   9|          2|    7|         14|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  99|         22|   79|        158|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |empty_fu_64                        |  32|   0|   32|          0|
    |icmp_ln210_reg_258                 |   1|   0|    1|          0|
    |indvar_flatten13_fu_60             |  16|   0|   16|          0|
    |indvar_flatten_fu_56               |  14|   0|   14|          0|
    |v78_fu_52                          |   7|   0|    7|          0|
    |v79_reg_262                        |  32|   0|   32|          0|
    |v82_reg_272                        |  32|   0|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 163|   0|  163|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|         node8|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|         node8|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|         node8|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|         node8|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|         node8|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|         node8|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|         node8|  return value|
|v277_dout            |   in|   32|     ap_fifo|          v277|       pointer|
|v277_num_data_valid  |   in|   16|     ap_fifo|          v277|       pointer|
|v277_fifo_cap        |   in|   16|     ap_fifo|          v277|       pointer|
|v277_empty_n         |   in|    1|     ap_fifo|          v277|       pointer|
|v277_read            |  out|    1|     ap_fifo|          v277|       pointer|
|v276_dout            |   in|   32|     ap_fifo|          v276|       pointer|
|v276_num_data_valid  |   in|   10|     ap_fifo|          v276|       pointer|
|v276_fifo_cap        |   in|   10|     ap_fifo|          v276|       pointer|
|v276_empty_n         |   in|    1|     ap_fifo|          v276|       pointer|
|v276_read            |  out|    1|     ap_fifo|          v276|       pointer|
|v275_din             |  out|   32|     ap_fifo|          v275|       pointer|
|v275_num_data_valid  |   in|   16|     ap_fifo|          v275|       pointer|
|v275_fifo_cap        |   in|   16|     ap_fifo|          v275|       pointer|
|v275_full_n          |   in|    1|     ap_fifo|          v275|       pointer|
|v275_write           |  out|    1|     ap_fifo|          v275|       pointer|
+---------------------+-----+-----+------------+--------------+--------------+

