<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="191" />
   <irq preferredWidth="47" />
   <name preferredWidth="192" />
   <inputclock preferredWidth="179" />
   <export preferredWidth="221" />
   <description preferredWidth="273" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/University Program,Library/Basic Functions/Clocks; PLLs and Resets/PLL,Library/Basic Functions/Clocks; PLLs and Resets,Library/Interface Protocols/Transceiver PLL,Library/University Program/Clock,Library/Basic Functions,Library,Library/Interface Protocols,Project" />
 <window width="1938" height="1048" x="-9" y="-9" />
 <generation synthesis="VHDL" simulation="NONE" block_symbol_file="0" />
</preferences>
