ncvlog(64): 15.20-s079: (c) Copyright 1995-2019 Cadence Design Systems, Inc.
TOOL:	ncvlog(64)	15.20-s079: Started on Mar 27, 2022 at 21:03:56 PDT
ncvlog
    -STATUS
    -MESSAGES
    -UPDATE
    -INCDIR ./include
    -work work
    ./design/ALU.v

file: ./design/ALU.v
`include "./include/sim_ver/DW_div.v"
                                    |
ncvlog: *E,COFILX (./design/ALU.v,9|36): cannot open include file './include/sim_ver/DW_div.v'.
`include "./include/sim_ver/DW02_mult.v"
                                       |
ncvlog: *E,COFILX (./design/ALU.v,10|39): cannot open include file './include/sim_ver/DW02_mult.v'.
`include "./include/sim_ver/DW_sqrt.v"
                                     |
ncvlog: *E,COFILX (./design/ALU.v,11|37): cannot open include file './include/sim_ver/DW_sqrt.v'.
	begin
	    |
ncvlog: *E,ILLPRI (./design/ALU.v,27|5): illegal expression primary [4.2(IEEE)].
		2'b00: 	begin
		|
ncvlog: *E,NOTSTT (./design/ALU.v,28|2): expecting a statement [9(IEEE)].
		2'b01: 	begin
		|
ncvlog: *E,NOTSTT (./design/ALU.v,32|2): expecting a statement [9(IEEE)].
		2'b10: 	begin
		|
ncvlog: *E,NOTSTT (./design/ALU.v,36|2): expecting a statement [9(IEEE)].
					size = 5'd32;
					           |
ncvlog: *W,INTOVF (./design/ALU.v,37|16): bit overflow during conversion from text [2.5(IEEE)] (5 bits).
		2'b11: 	begin
		|
ncvlog: *E,NOTSTT (./design/ALU.v,40|2): expecting a statement [9(IEEE)].
					size = 5'd64;
					           |
ncvlog: *W,INTOVF (./design/ALU.v,41|16): bit overflow during conversion from text [2.5(IEEE)] (5 bits).
		default: begin
		      |
ncvlog: *E,NOTSTT (./design/ALU.v,44|8): expecting a statement [9(IEEE)].
	endcase
	      |
ncvlog: *E,NOTSTT (./design/ALU.v,48|7): expecting a statement [9(IEEE)].
always@(*)
     |
ncvlog: *E,NOTSTT (./design/ALU.v,52|5): expecting a statement [9(IEEE)].
						else
						   |
ncvlog: *E,NOTSTT (./design/ALU.v,113|9): expecting a statement [9(IEEE)].
						else
						   |
ncvlog: *E,NOTSTT (./design/ALU.v,124|9): expecting a statement [9(IEEE)].
							rD[i:(i + size - 1)] = {rA[(i + s):(i + size - 1)], s{0}};
							                                                     |
ncvlog: *E,EXPRCC (./design/ALU.v,131|60): expecting a right brace ('}') [4.1.14(IEEE)].
							rD[i:(i + size - 1)] = {rA[(i + s):(i + size - 1)], s{0}};
							                                                        |
ncvlog: *E,EXPSMC (./design/ALU.v,131|63): expecting a semicolon (';') [9.2.2(IEEE)].
							rD[i:(i + size - 1)] = {s{0}, rA[i:(i + size - s - 1)]};
							                            |
ncvlog: *E,EXPRCC (./design/ALU.v,140|35): expecting a right brace ('}') [4.1.14(IEEE)].
							rD[i:(i + size - 1)] = {s{0}, rA[i:(i + size - s - 1)]};
							                                                      |
ncvlog: *E,CSISYX (./design/ALU.v,140|61): case item syntax error [9.5(IEEE)].
						end
						  |
ncvlog: *E,EXPENM (./design/ALU.v,141|8): expecting the keyword 'endmodule' [12.1(IEEE)].
	module work.ALU
		errors: 15, warnings: 2
	Total errors/warnings found outside modules and primitives:
		errors: 3, warnings: 0
ncvlog: Memory Usage - 21.4M program + 27.5M data = 48.8M total
ncvlog: CPU Usage - 0.0s system + 0.0s user = 0.0s total (0.0s, 100.0% cpu)
TOOL:	ncvlog(64)	15.20-s079: Exiting on Mar 27, 2022 at 21:03:56 PDT  (total: 00:00:00)
