


ARM Macro Assembler    Page 1 


    1 00000000         
    2 00000000         ; @author:      Ijaz Ahmad
    3 00000000         ;
    4 00000000         ; @warranty:   void
    5 00000000         ;
    6 00000000         ; @description: Turn ON RED LED on Tivs-C TM4C123GXL Lau
                       nchpad
    7 00000000         ;      upon SW2 press
    8 00000000         
    9 00000000         
   10 00000000         ; clock / bus control registers
   11 00000000 400FE108 
                       RCGC2GPIO_REG
                               EQU              0x400FE108
   12 00000000 400FE06C 
                       GPIOHBCTL_REG
                               EQU              0x400FE06C
   13 00000000         
   14 00000000         ;NVIC Registers
   15 00000000 E000E100 
                       NVIC_EN0_REG
                               EQU              0xE000E100
   16 00000000         
   17 00000000         ; gpio registers
   18 00000000 40025400 
                       GPIOFDIR_APB_REG
                               EQU              0x40025400
   19 00000000 4002551C 
                       GPIOFDEN_APB_REG
                               EQU              0x4002551C
   20 00000000 4002500C 
                       GPIOFDATA_APB_REG
                               EQU              0x4002500C
   21 00000000 40025520 
                       GPIOFLOCK_APB_REG
                               EQU              0x40025520
   22 00000000 40025524 
                       GPIOFCR_APB_REG
                               EQU              0x40025524
   23 00000000 40025510 
                       GPIOFPUR_APB_REG
                               EQU              0x40025510
   24 00000000 40025514 
                       GPIOFPDR_APB_REG
                               EQU              0x40025514
   25 00000000         
   26 00000000 40025404 
                       GPIOIS_APB_REG
                               EQU              0x40025404
   27 00000000 40025408 
                       GPIOIBE_APB_REG
                               EQU              0x40025408
   28 00000000 4002540C 
                       GPIOIEV_APB_REG
                               EQU              0x4002540C
   29 00000000 40025410 
                       GPIOIM_APB_REG
                               EQU              0x40025410
   30 00000000 4002541C 



ARM Macro Assembler    Page 2 


                       GPIOICR_APB_REG
                               EQU              0x4002541C
   31 00000000         
   32 00000000         
   33 00000000         ; register values
   34 00000000 4C4F434B 
                       GPIO_UNLOCK_VAL
                               EQU              0x4C4F434B
   35 00000000 40000000 
                       GPIOF_NVIC_BIT
                               EQU              0x40000000
   36 00000000 00009C40 
                       DELAY_VALUE
                               EQU              40000
   37 00000000         
   38 00000000                 AREA             |.text|, CODE, READONLY, ALIGN=
2
   39 00000000                 THUMB
   40 00000000                 ENTRY
   41 00000000                 EXPORT           Main
   42 00000000         
   43 00000000         Main
   44 00000000         
   45 00000000 F000 F81C       BL               __gpio_init
   46 00000004         
   47 00000004 F000 F801       BL               __config_interrupt
   48 00000008         
   49 00000008 E7FE            B                .
   50 0000000A         
   51 0000000A         
   52 0000000A         __config_interrupt
   53 0000000A         
   54 0000000A         ; enable edge detection on PF.0
   55 0000000A 491E            LDR              R1,     =GPIOIS_APB_REG
   56 0000000C 6808            LDR              R0,     [R1]
   57 0000000E F000 003E       AND              R0,     R0,     #0x3E 
                                                            ; clear bit-0
   58 00000012 6008            STR              R0,     [R1]
   59 00000014         
   60 00000014         ; Interrupt generation is controlled by GPIOIEV reg
   61 00000014 491C            LDR              R1,     =GPIOIBE_APB_REG
   62 00000016 6808            LDR              R0,     [R1]
   63 00000018 F000 003E       AND              R0,     R0,     #0x3E 
                                                            ; clear bit-0
   64 0000001C 6008            STR              R0,     [R1]
   65 0000001E         
   66 0000001E         
   67 0000001E         ; falling edge (button pressed) generate interrupt
   68 0000001E 491B            LDR              R1,     =GPIOIEV_APB_REG
   69 00000020 6808            LDR              R0,     [R1]
   70 00000022 F000 003E       AND              R0,     R0,     #0x3E 
                                                            ; clear bit-0
   71 00000026 6008            STR              R0,     [R1]
   72 00000028         
   73 00000028         ; enable interrupt for PF.0
   74 00000028 4919            LDR              R1,     =GPIOIM_APB_REG
   75 0000002A 6808            LDR              R0,     [R1]
   76 0000002C F040 0001       ORR              R0,     R0,     #0x01 
                                                            ; set bit-0



ARM Macro Assembler    Page 3 


   77 00000030 6008            STR              R0,     [R1]
   78 00000032         
   79 00000032         ; enable GPIO-F interrupt at NVIC side
   80 00000032         ; assuming the core in previllaged mode
   81 00000032 4918            LDR              R1,     =NVIC_EN0_REG
   82 00000034 F04F 4080       LDR              R0,     =GPIOF_NVIC_BIT
   83 00000038 6008            STR              R0,     [R1]
   84 0000003A         
   85 0000003A 4770            BX               LR
   86 0000003C         
   87 0000003C         
   88 0000003C         
   89 0000003C         
   90 0000003C         __gpio_init
   91 0000003C         ; use APB bus for GPIOF
   92 0000003C 4916            LDR              R1,     =GPIOHBCTL_REG
   93 0000003E 6808            LDR              R0,     [R1]
   94 00000040 F000 001F       AND              R0,     R0,     #0x1F 
                                                            ; clear bit-5
   95 00000044 6008            STR              R0,     [R1]
   96 00000046         
   97 00000046         ; enable clock to GPIO-F
   98 00000046 4915            LDR              R1,     =RCGC2GPIO_REG
   99 00000048 6808            LDR              R0,     [R1]
  100 0000004A F040 0020       ORR              R0,     R0,     #0x20
  101 0000004E 6008            STR              R0,     [R1]
  102 00000050         
  103 00000050         ; unlock GPIOCR Register for write access
  104 00000050 4913            LDR              R1,     =GPIOFLOCK_APB_REG
  105 00000052 4814            LDR              R0,     =GPIO_UNLOCK_VAL
  106 00000054 6008            STR              R0,     [R1]
  107 00000056         
  108 00000056         ; unlock GPIOAFSEL, GPIOPUR, GPIOPDR, and GPIODEN for PF
                       .0-1
  109 00000056 4914            LDR              R1,     =GPIOFCR_APB_REG
  110 00000058 6808            LDR              R0,     [R1]
  111 0000005A F040 0003       ORR              R0,     R0,     #0x03
  112 0000005E 6008            STR              R0,     [R1]
  113 00000060         
  114 00000060         ; set PF.0 as input, PF.1 direction as output
  115 00000060 4912            LDR              R1,     =GPIOFDIR_APB_REG
  116 00000062 F04F 0002       MOV              R0,     #0x02
  117 00000066 6008            STR              R0,     [R1]
  118 00000068         
  119 00000068         ; pull up PF.0
  120 00000068 4911            LDR              R1,     =GPIOFPUR_APB_REG
  121 0000006A 6808            LDR              R0,     [R1]
  122 0000006C F040 0001       ORR              R0,     R0,     #0x01
  123 00000070 6008            STR              R0,     [R1]
  124 00000072         
  125 00000072         
  126 00000072         ; enable digital functionality for PF.0-1
  127 00000072 4910            LDR              R1,     =GPIOFDEN_APB_REG
  128 00000074 F04F 0003       MOV              R0,     #0x03
  129 00000078 6008            STR              R0,     [R1]
  130 0000007A         
  131 0000007A         
  132 0000007A         ; lock GPIOCR Register for write access
  133 0000007A 4909            LDR              R1,     =GPIOFLOCK_APB_REG



ARM Macro Assembler    Page 4 


  134 0000007C F04F 0000       MOV              R0,     #0
  135 00000080 6008            STR              R0,     [R1]
  136 00000082         
  137 00000082 4770            BX               LR
  138 00000084         
  139 00000084                 ALIGN
  140 00000084         
  141 00000084         
  142 00000084 40025404 
              40025408 
              4002540C 
              40025410 
              E000E100 
              400FE06C 
              400FE108 
              40025520 
              4C4F434B 
              40025524 
              40025400 
              40025510 
              4002551C         AREA             |.text|, CODE, READONLY
  143 000000B8         
  144 000000B8         GPIOF_Handler
                               PROC
  145 000000B8                 EXPORT           GPIOF_Handler
  146 000000B8         ; assuming we are only expecting PF.0 interrupt from GPI
                       O-F
  147 000000B8         ; in case of multiple interrupts on, a check is required
                        
  148 000000B8         ; to see which interrupt event has occured 
  149 000000B8         
  150 000000B8         ; clear the interrupt
  151 000000B8 4905            LDR              R1,     =GPIOICR_APB_REG
  152 000000BA 6808            LDR              R0,     [R1]
  153 000000BC F040 0001       ORR              R0,     R0,     #0x1 
                                                            ; set bit-0
  154 000000C0 6008            STR              R0,     [R1]
  155 000000C2         
  156 000000C2         ; read data register value for PF.1
  157 000000C2 4904            LDR              R1,  =GPIOFDATA_APB_REG
  158 000000C4 6808            LDR              R0,  [R1]
  159 000000C6 F080 0002       EOR              R0,  R0,  #0x2
  160 000000CA 6008            STR              R0,  [R1]
  161 000000CC         
  162 000000CC 4770            BX               LR
  163 000000CE                 ENDP
  164 000000CE         
  165 000000CE 00 00           ALIGN
  166 000000D0                 END
              4002541C 
              4002500C 
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M4.fp --apcs=int
erwork --depend=.\objects\main.d -o.\objects\main.o -I.\RTE\_GPIO-Interrupt -Ie
:\Keil_v5\ARM\PACK\ARM\CMSIS\5.3.0\CMSIS\Include -Ie:\Keil_v5\ARM\PACK\Keil\TM4
C_DFP\1.1.0\Device\Include\TM4C123 --predefine="__UVISION_VERSION SETA 523" --p
redefine="_RTE_ SETA 1" --predefine="TM4C123GH6PM SETA 1" --list=.\listings\mai
n.lst main.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.text 00000000

Symbol: .text
   Definitions
      At line 38 in file main.s
   Uses
      None
Comment: .text unused
GPIOF_Handler 000000B8

Symbol: GPIOF_Handler
   Definitions
      At line 144 in file main.s
   Uses
      At line 145 in file main.s
Comment: GPIOF_Handler used once
Main 00000000

Symbol: Main
   Definitions
      At line 43 in file main.s
   Uses
      At line 41 in file main.s
Comment: Main used once
__config_interrupt 0000000A

Symbol: __config_interrupt
   Definitions
      At line 52 in file main.s
   Uses
      At line 47 in file main.s
Comment: __config_interrupt used once
__gpio_init 0000003C

Symbol: __gpio_init
   Definitions
      At line 90 in file main.s
   Uses
      At line 45 in file main.s
Comment: __gpio_init used once
5 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

DELAY_VALUE 00009C40

Symbol: DELAY_VALUE
   Definitions
      At line 36 in file main.s
   Uses
      None
Comment: DELAY_VALUE unused
GPIOFCR_APB_REG 40025524

Symbol: GPIOFCR_APB_REG
   Definitions
      At line 22 in file main.s
   Uses
      At line 109 in file main.s
Comment: GPIOFCR_APB_REG used once
GPIOFDATA_APB_REG 4002500C

Symbol: GPIOFDATA_APB_REG
   Definitions
      At line 20 in file main.s
   Uses
      At line 157 in file main.s
Comment: GPIOFDATA_APB_REG used once
GPIOFDEN_APB_REG 4002551C

Symbol: GPIOFDEN_APB_REG
   Definitions
      At line 19 in file main.s
   Uses
      At line 127 in file main.s
Comment: GPIOFDEN_APB_REG used once
GPIOFDIR_APB_REG 40025400

Symbol: GPIOFDIR_APB_REG
   Definitions
      At line 18 in file main.s
   Uses
      At line 115 in file main.s
Comment: GPIOFDIR_APB_REG used once
GPIOFLOCK_APB_REG 40025520

Symbol: GPIOFLOCK_APB_REG
   Definitions
      At line 21 in file main.s
   Uses
      At line 104 in file main.s
      At line 133 in file main.s

GPIOFPDR_APB_REG 40025514

Symbol: GPIOFPDR_APB_REG
   Definitions
      At line 24 in file main.s
   Uses
      None
Comment: GPIOFPDR_APB_REG unused
GPIOFPUR_APB_REG 40025510




ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols

Symbol: GPIOFPUR_APB_REG
   Definitions
      At line 23 in file main.s
   Uses
      At line 120 in file main.s
Comment: GPIOFPUR_APB_REG used once
GPIOF_NVIC_BIT 40000000

Symbol: GPIOF_NVIC_BIT
   Definitions
      At line 35 in file main.s
   Uses
      At line 82 in file main.s
Comment: GPIOF_NVIC_BIT used once
GPIOHBCTL_REG 400FE06C

Symbol: GPIOHBCTL_REG
   Definitions
      At line 12 in file main.s
   Uses
      At line 92 in file main.s
Comment: GPIOHBCTL_REG used once
GPIOIBE_APB_REG 40025408

Symbol: GPIOIBE_APB_REG
   Definitions
      At line 27 in file main.s
   Uses
      At line 61 in file main.s
Comment: GPIOIBE_APB_REG used once
GPIOICR_APB_REG 4002541C

Symbol: GPIOICR_APB_REG
   Definitions
      At line 30 in file main.s
   Uses
      At line 151 in file main.s
Comment: GPIOICR_APB_REG used once
GPIOIEV_APB_REG 4002540C

Symbol: GPIOIEV_APB_REG
   Definitions
      At line 28 in file main.s
   Uses
      At line 68 in file main.s
Comment: GPIOIEV_APB_REG used once
GPIOIM_APB_REG 40025410

Symbol: GPIOIM_APB_REG
   Definitions
      At line 29 in file main.s
   Uses
      At line 74 in file main.s
Comment: GPIOIM_APB_REG used once
GPIOIS_APB_REG 40025404

Symbol: GPIOIS_APB_REG
   Definitions
      At line 26 in file main.s



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Absolute symbols

   Uses
      At line 55 in file main.s
Comment: GPIOIS_APB_REG used once
GPIO_UNLOCK_VAL 4C4F434B

Symbol: GPIO_UNLOCK_VAL
   Definitions
      At line 34 in file main.s
   Uses
      At line 105 in file main.s
Comment: GPIO_UNLOCK_VAL used once
NVIC_EN0_REG E000E100

Symbol: NVIC_EN0_REG
   Definitions
      At line 15 in file main.s
   Uses
      At line 81 in file main.s
Comment: NVIC_EN0_REG used once
RCGC2GPIO_REG 400FE108

Symbol: RCGC2GPIO_REG
   Definitions
      At line 11 in file main.s
   Uses
      At line 98 in file main.s
Comment: RCGC2GPIO_REG used once
18 symbols
361 symbols in table
