Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Jan  2 01:40:45 2024
| Host         : Smile running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file UART_Sendonebyte_control_sets_placed.rpt
| Design       : UART_Sendonebyte
| Device       : xc7a35t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              65 |           20 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              12 |            3 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+--------------------+--------------------------+------------------+----------------+--------------+
|        Clock Signal       |    Enable Signal   |     Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------+--------------------+--------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG            |                    | t1/b1/bps_cnt_q_reg[2]_1 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG            |                    | t1/b1/bps_cnt_q_reg[2]_0 |                1 |              1 |         1.00 |
|  t1/b1/bps_cnt_q_reg[2]_0 |                    | t1/b1/bps_cnt_q_reg[2]_1 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG            | t1/d2/E[0]         | t1/d2/rst                |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG            | t1/r1/tx_done_OBUF | t1/d2/rst                |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG            |                    | t1/d2/rst                |               18 |             63 |         3.50 |
+---------------------------+--------------------+--------------------------+------------------+----------------+--------------+


