
5. Printing statistics.

=== add_sub27 ===

   Number of wires:                  7
   Number of wire bits:            139
   Number of public wires:           5
   Number of public wire bits:      83
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $add                           28
     $mux                           28
     $sub                           28

=== b_left_shifter ===

   Number of wires:                150
   Number of wire bits:            296
   Number of public wires:           3
   Number of public wire bits:     102
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                148
     $and                           48
     $dlatch                        48
     $eq                           288
     $logic_not                      6
     $not                           49
     $pmux                          48

=== b_left_shifter_new ===

   Number of wires:                174
   Number of wire bits:            344
   Number of public wires:           3
   Number of public wire bits:     118
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                172
     $and                           56
     $dlatch                        56
     $eq                           336
     $logic_not                      6
     $not                           57
     $pmux                          56

=== b_right_shifter ===

   Number of wires:                150
   Number of wire bits:            296
   Number of public wires:           3
   Number of public wire bits:     102
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                148
     $and                           48
     $dlatch                        48
     $eq                           288
     $logic_not                      6
     $not                           49
     $pmux                          48

=== b_right_shifter_new ===

   Number of wires:                 87
   Number of wire bits:            169
   Number of public wires:           3
   Number of public wire bits:      59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 85
     $and                           27
     $dlatch                        27
     $eq                           135
     $logic_not                      5
     $not                           28
     $pmux                          27

=== except ===

   Number of wires:                 61
   Number of wire bits:            179
   Number of public wires:          31
   Number of public wire bits:     149
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 52
     $and                           13
     $dff                           22
     $logic_not                      6
     $or                             3
     $reduce_and                    16
     $reduce_or                    106

=== fpu_add ===

   Number of wires:                103
   Number of wire bits:            654
   Number of public wires:          78
   Number of public wire bits:     599
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 61
     $and                            8
     $dff                          183
     $logic_not                      7
     $mux                           64
     $or                             9
     $reduce_and                     8
     $reduce_or                     54

=== post_norm ===

   Number of wires:                458
   Number of wire bits:           1475
   Number of public wires:         133
   Number of public wire bits:     995
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                435
     $add                           81
     $and                          169
     $eq                            34
     $gt                            55
     $logic_not                     38
     $lt                            66
     $mux                          628
     $ne                            32
     $or                            83
     $pmux                          31
     $reduce_and                    54
     $reduce_or                    197
     $sub                          118

=== pre_norm ===

   Number of wires:                150
   Number of wire bits:            580
   Number of public wires:          52
   Number of public wire bits:     482
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                135
     $and                           13
     $dff                           63
     $eq                           190
     $gt                            43
     $logic_not                     14
     $lt                            23
     $mux                          173
     $not                            1
     $or                             6
     $pmux                           3
     $reduce_or                    335
     $sdff                           8
     $sub                           16

=== pri_encoder ===

   Number of wires:               1371
   Number of wire bits:           1663
   Number of public wires:           3
   Number of public wire bits:      60
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1369
     $and                         1224
     $dlatch                         6
     $eq                          1175
     $logic_not                     48
     $mux                          282
     $not                           49

=== design hierarchy ===

   fpu_add                           1
     add_sub27                       0
     except                          0
     post_norm                       0
       b_left_shifter                0
       b_left_shifter_new            0
       b_right_shifter               0
       pri_encoder                   0
     pre_norm                        0
       b_right_shifter_new           0

   Number of wires:                103
   Number of wire bits:            654
   Number of public wires:          78
   Number of public wire bits:     599
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 61
     $and                            8
     $dff                          183
     $logic_not                      7
     $mux                           64
     $or                             9
     $reduce_and                     8
     $reduce_or                     54

