<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>DBGBCR&lt;n&gt;_EL1</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">DBGBCR&lt;n&gt;_EL1, Debug Breakpoint Control Registers, n =
      0 - 15</h1><p>The DBGBCR&lt;n&gt;_EL1 characteristics are:</p><h2>Purpose</h2>
          <p>Holds control information for a breakpoint. Forms breakpoint n together with value register <a href="ext-dbgbvrn_el1.html">DBGBVR&lt;n&gt;_EL1</a>.</p>
        <p>This 
        register
       is part of the Debug registers functional group.</p><h2>Usage constraints</h2><p>This register is accessible as follows:</p><table class="register_access"><tr><th>Off</th><th>DLK</th><th>OSLK</th><th>EDAD</th><th>SLK</th><th>Default</th></tr><tr><td>Error</td><td>Error</td><td>Error</td><td>Error</td><td>RO</td><td>RW</td></tr></table><h2>Configuration</h2><p>External register DBGBCR&lt;n&gt;_EL1
                is architecturally mapped to
              AArch64 System register <a href="AArch64-dbgbcrn_el1.html">DBGBCR&lt;n&gt;_EL1</a>.
          </p><p>External register DBGBCR&lt;n&gt;_EL1
                is architecturally mapped to
              AArch32 System register <a href="AArch32-dbgbcrn.html">DBGBCR&lt;n&gt;</a>.
          </p><p>DBGBCR&lt;n&gt;_EL1 is in the Core power domain.
      RW fields in this register reset to architecturally <span class="arm-defined-word">UNKNOWN</span> values. These apply only on a Cold reset. The register is not affected by a Warm reset and is not affected by an External debug reset.</p>
          <p>If breakpoint n is not implemented then this register is unallocated.</p>
        <h2>Attributes</h2>
          <p>DBGBCR&lt;n&gt;_EL1 is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The DBGBCR&lt;n&gt;_EL1 bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4"><a href="#BT">BT</a></td><td class="lr" colspan="4"><a href="#LBN">LBN</a></td><td class="lr" colspan="2"><a href="#SSC">SSC</a></td><td class="lr" colspan="1"><a href="#HMC">HMC</a></td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4"><a href="#BAS">BAS</a></td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2"><a href="#PMC">PMC</a></td><td class="lr" colspan="1"><a href="#E">E</a></td></tr></tbody></table><div class="text_before_fields">
            <p>When the E field is zero, all the other fields in the register are ignored.</p>
          </div><h4 id="0">
                Bits [31:24]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="BT">BT, bits [23:20]
                  </h4>
              <p>Breakpoint Type. Possible values are:</p>
            <table class="valuetable"><tr><th>BT</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>Unlinked instruction address match.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Linked instruction address match.</p>
                </td></tr><tr><td class="bitfield">0010</td><td>
                  <p>Unlinked Context ID match.</p>
                </td></tr><tr><td class="bitfield">0011</td><td>
                  <p>Linked Context ID match.</p>
                </td></tr><tr><td class="bitfield">0100</td><td>
                  <p>Unlinked instruction address mismatch.</p>
                </td></tr><tr><td class="bitfield">0101</td><td>
                  <p>Linked instruction address mismatch.</p>
                </td></tr><tr><td class="bitfield">0110</td><td>
                  <p>Unlinked <a href="AArch64-contextidr_el1.html">CONTEXTIDR_EL1</a> match (introduced in ARMv8.1).</p>
                </td></tr><tr><td class="bitfield">0111</td><td>
                  <p>Linked <a href="AArch64-contextidr_el1.html">CONTEXTIDR_EL1</a> match (introduced in ARMv8.1).</p>
                </td></tr><tr><td class="bitfield">1000</td><td>
                  <p>Unlinked VMID match.</p>
                </td></tr><tr><td class="bitfield">1001</td><td>
                  <p>Linked VMID match.</p>
                </td></tr><tr><td class="bitfield">1010</td><td>
                  <p>Unlinked VMID and Context ID match.</p>
                </td></tr><tr><td class="bitfield">1011</td><td>
                  <p>Linked VMID and Context ID match.</p>
                </td></tr><tr><td class="bitfield">1100</td><td>
                  <p>Unlinked <a href="AArch64-contextidr_el2.html">CONTEXTIDR_EL2</a> match (introduced in ARMv8.1).</p>
                </td></tr><tr><td class="bitfield">1101</td><td>
                  <p>Linked <a href="AArch64-contextidr_el2.html">CONTEXTIDR_EL2</a> match (introduced in ARMv8.1).</p>
                </td></tr><tr><td class="bitfield">1110</td><td>
                  <p>Unlinked Full Context ID match (introduced in ARMv8.1).</p>
                </td></tr><tr><td class="bitfield">1111</td><td>
                  <p>Linked Full Context ID match (introduced in ARMv8.1).</p>
                </td></tr></table>
              <p>The field breaks down as follows:</p>
            
              <ul>
                <li>
                  BT[3:1]: Base type.<dl><dt><span class="binarynumber">000</span></dt><dd>Match address. <a href="ext-dbgbvrn_el1.html">DBGBVR&lt;n&gt;_EL1</a> is the address of an instruction.</dd><dt><span class="binarynumber">001</span></dt><dd>Match Context ID. <a href="ext-dbgbvrn_el1.html">DBGBVR&lt;n&gt;_EL1</a>.ContextID is a Context ID compared against <a href="AArch64-contextidr_el1.html">CONTEXTIDR_EL1</a> when <span class="xref">ARMv8.1-VHE</span> is not implemented, or not in a Host OS or a Host Application. When <span class="xref">ARMv8.1-VHE</span> is implemented, and in a Host OS or Host Application, the Context ID is compared against <a href="AArch64-contextidr_el2.html">CONTEXTIDR_EL2</a>.</dd><dt><span class="binarynumber">010</span></dt><dd>Mismatch address. <a href="ext-dbgbvrn_el1.html">DBGBVR&lt;n&gt;_EL1</a> is the address of an instruction to be stepped.</dd><dt><span class="binarynumber">011</span></dt><dd>Match <a href="AArch64-contextidr_el1.html">CONTEXTIDR_EL1</a>. <a href="ext-dbgbvrn_el1.html">DBGBVR&lt;n&gt;_EL1</a>.ContextID is a Context ID compared against <a href="AArch64-contextidr_el1.html">CONTEXTIDR_EL1</a>.</dd><dt><span class="binarynumber">100</span></dt><dd>Match VMID. <a href="ext-dbgbvrn_el1.html">DBGBVR&lt;n&gt;_EL1</a>.VMID is a VMID compared against <a href="AArch64-vttbr_el2.html">VTTBR_EL2</a>.VMID.</dd><dt><span class="binarynumber">101</span></dt><dd>Match VMID and Context ID. <a href="ext-dbgbvrn_el1.html">DBGBVR&lt;n&gt;_EL1</a>.ContextID is a Context ID compared against <a href="AArch64-contextidr_el1.html">CONTEXTIDR_EL1</a>, and <a href="ext-dbgbvrn_el1.html">DBGBVR&lt;n&gt;_EL1</a>.VMID is a VMID  compared against <a href="AArch64-vttbr_el2.html">VTTBR_EL2</a>.VMID.</dd><dt><span class="binarynumber">110</span></dt><dd>Match <a href="AArch64-contextidr_el2.html">CONTEXTIDR_EL2</a>. <a href="ext-dbgbvrn_el1.html">DBGBVR&lt;n&gt;_EL1</a>.ContextID2 is a Context ID compared against <a href="AArch64-contextidr_el2.html">CONTEXTIDR_EL2</a>.</dd><dt><span class="binarynumber">111</span></dt><dd>Match Full Context ID. <a href="ext-dbgbvrn_el1.html">DBGBVR&lt;n&gt;_EL1</a>.ContextID is compared against <a href="AArch64-contextidr_el1.html">CONTEXTIDR_EL1</a>, and <a href="ext-dbgbvrn_el1.html">DBGBVR&lt;n&gt;_EL1</a>.ContextID2 is compared against <a href="AArch64-contextidr_el2.html">CONTEXTIDR_EL2</a>.</dd></dl>
                </li>
                <li>
                  BT[0]: Enable linking.
                </li>
              </ul>
            
              <p>Constraints on breakpoint programming mean some values are reserved under certain conditions. For more information, see <span class="xref">'Reserved DBGBCR&lt;n&gt;_EL1.BT values' in the ARMv8 ARM, section D2 (AArch64 Self-hosted Debug)</span>.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="LBN">LBN, bits [19:16]
                  </h4>
              <p>Linked breakpoint number. For Linked address matching breakpoints, this specifies the index of the Context-matching breakpoint linked to.</p>
            
              <p>For all other breakpoint types this field is ignored and reads of the register return an <span class="arm-defined-word">UNKNOWN</span> value.</p>
            
              <p>This field is ignored when the value of DBGBCR&lt;n&gt;_EL1.E is 0.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="SSC">SSC, bits [15:14]
                  </h4>
              <p>Security state control. Determines the Security states under which a Breakpoint debug event for breakpoint n is generated. This field must be interpreted along with the HMC and PMC fields, and there are constraints on the permitted values of the {HMC, SSC, PMC} fields. For more information, including the effect of programming the fields to a reserved set of values, see <span class="xref">'Reserved DBGBCR&lt;n&gt;_EL1.{SSC, HMC, PMC} values' in the ARMv8 ARM, section D2 (AArch64 Self-hosted Debug)</span>.</p>
            
              <p>For more information on the operation of the SSC, HMC, and PMC fields, see <span class="xref">'Execution conditions for which a breakpoint generates Breakpoint exceptions' in the ARMv8 ARM, section D2 (AArch64 Self-hosted Debug)</span>.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="HMC">HMC, bit [13]
              </h4>
              <p>Higher mode control. Determines the debug perspective for deciding when a Breakpoint debug event for breakpoint n is generated. This field must be interpreted along with the SSC and PMC fields, and there are constraints on the permitted values of the {HMC, SSC, PMC} fields. For more information see <a href="ext-dbgbcrn_el1.html">DBGBCR&lt;n&gt;_EL1</a>.SSC description.</p>
            
              <p>For more information on the operation of the SSC, HMC, and PMC fields, see <span class="xref">'Execution conditions for which a breakpoint generates Breakpoint exceptions' in the ARMv8 ARM, section D2 (AArch64 Self-hosted Debug)</span>.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="0">
                Bits [12:9]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="BAS">BAS, bits [8:5]
                  </h4>
              <p>Byte address select. Defines which half-words an address-matching breakpoint matches, regardless of the instruction set and Execution state. In an AArch64-only implementation, this field is reserved, <span class="arm-defined-word">RES1</span>.</p>
            
              <p>The permitted values depend on the breakpoint type.</p>
            
              <p>For Address match breakpoints in either AArch32 or AArch64 state, the permitted values are:</p>
            
              <table class="valuetable">
                
                  <thead>
                    <tr>
                      <th>BAS</th>
                      <th>Match instruction at</th>
                      <th>Constraint for debuggers</th>
                    </tr>
                  </thead>
                  <tbody>
                    <tr>
                      <td>
                        <span class="binarynumber">0011</span>
                      </td>
                      <td>
                        <a href="ext-dbgbvrn_el1.html">DBGBVR&lt;n&gt;_EL1</a>
                      </td>
                      <td>Use for T32 instructions.</td>
                    </tr>
                    <tr>
                      <td>
                        <span class="binarynumber">1100</span>
                      </td>
                      <td><a href="ext-dbgbvrn_el1.html">DBGBVR&lt;n&gt;_EL1</a>+2</td>
                      <td>Use for T32 instructions.</td>
                    </tr>
                    <tr>
                      <td>
                        <span class="binarynumber">1111</span>
                      </td>
                      <td>
                        <a href="ext-dbgbvrn_el1.html">DBGBVR&lt;n&gt;_EL1</a>
                      </td>
                      <td>Use for A64 and A32 instructions.</td>
                    </tr>
                  </tbody>
                
              </table>
            
              <p>All other values are reserved.</p>
            
              <p>For more information, see <span class="xref">'Using the BAS field in Address Match breakpoints' in the ARMv8 ARM, section G2 (AArch32 Self-hosted Debug)</span>.</p>
            
              <p>For Address mismatch breakpoints in an AArch32 stage 1 translation regime, the permitted values are:</p>
            
              <table class="valuetable">
                
                  <thead>
                    <tr>
                      <th>BAS</th>
                      <th>Step instruction at</th>
                      <th>Constraint for debuggers</th>
                    </tr>
                  </thead>
                  <tbody>
                    <tr>
                      <td>
                        <span class="binarynumber">0000</span>
                      </td>
                      <td>-</td>
                      <td>Use for a match anywhere breakpoint.</td>
                    </tr>
                    <tr>
                      <td>
                        <span class="binarynumber">0011</span>
                      </td>
                      <td>
                        <a href="ext-dbgbvrn_el1.html">DBGBVR&lt;n&gt;_EL1</a>
                      </td>
                      <td>Use for stepping T32 instructions.</td>
                    </tr>
                    <tr>
                      <td>
                        <span class="binarynumber">1100</span>
                      </td>
                      <td><a href="ext-dbgbvrn_el1.html">DBGBVR&lt;n&gt;_EL1</a>+2</td>
                      <td>Use for stepping T32 instructions.</td>
                    </tr>
                    <tr>
                      <td>
                        <span class="binarynumber">1111</span>
                      </td>
                      <td>
                        <a href="ext-dbgbvrn_el1.html">DBGBVR&lt;n&gt;_EL1</a>
                      </td>
                      <td>Use for stepping A64 and A32 instructions.</td>
                    </tr>
                  </tbody>
                
              </table>
            
              <p>For more information, see <span class="xref">'Using the BAS field in Address Match breakpoints' in the ARMv8 ARM, section G2 (AArch32 Self-hosted Debug)</span>.</p>
            
              <p>For Context matching breakpoints, this field is <span class="arm-defined-word">RES1</span> and ignored.</p>
            <p>When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="0">
                Bits [4:3]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="PMC">PMC, bits [2:1]
                  </h4>
              <p>Privilege mode control. Determines the Exception level or levels at which a Breakpoint debug event for breakpoint n is generated. This field must be interpreted along with the SSC and HMC fields, and there are constraints on the permitted values of the {HMC, SSC, PMC} fields. For more information see the <a href="ext-dbgbcrn_el1.html">DBGBCR&lt;n&gt;_EL1</a>.SSC description.</p>
            
              <p>For more information on the operation of the SSC, HMC, and PMC fields, see <span class="xref">'Execution conditions for which a breakpoint generates Breakpoint exceptions' in the ARMv8 ARM, section D2 (AArch64 Self-hosted Debug)</span>.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="E">E, bit [0]
              </h4>
              <p>Enable breakpoint <a href="ext-dbgbvrn_el1.html">DBGBVR&lt;n&gt;_EL1</a>. Possible values are:</p>
            <table class="valuetable"><tr><th>E</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Breakpoint disabled.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Breakpoint enabled.</p>
                </td></tr></table><p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h2>Accessing the DBGBCR&lt;n&gt;_EL1</h2><p>DBGBCR&lt;n&gt;_EL1 can be accessed through the external debug interface:</p><table class="info"><tr><th>Component</th><th>Offset</th></tr><tr><td>Debug</td><td><span class="hexnumber">0x408</span> + 16n</td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 16:41</p><p class="copyconf">Copyright Â© 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
