#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Mar 15 14:39:11 2020
# Process ID: 10562
# Current directory: /home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.runs/design_1_default_axi_full_master_0_0_synth_1
# Command line: vivado -log design_1_default_axi_full_master_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_default_axi_full_master_0_0.tcl
# Log file: /home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.runs/design_1_default_axi_full_master_0_0_synth_1/design_1_default_axi_full_master_0_0.vds
# Journal file: /home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.runs/design_1_default_axi_full_master_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_default_axi_full_master_0_0.tcl -notrace
Command: synth_design -top design_1_default_axi_full_master_0_0 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1223] The version limit for your license is '2020.03' and will expire in 16 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10708 
WARNING: [Synth 8-2507] parameter declaration becomes local in default_axi_full_master_v1_0_M00_AXI with formal parameter declaration list [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_1/ipshared/6904/hdl/default_axi_full_master_v1_0_M00_AXI.v:192]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1551.199 ; gain = 0.000 ; free physical = 20768 ; free virtual = 26635
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_default_axi_full_master_0_0' [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_1/ip/design_1_default_axi_full_master_0_0/synth/design_1_default_axi_full_master_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'default_axi_full_master_v1_0' [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_1/ipshared/6904/hdl/default_axi_full_master_v1_0.v:4]
	Parameter C_M00_AXI_TARGET_SLAVE_BASE_ADDR bound to: 40'b1000000000000000000000000000000000000000 
	Parameter C_M00_AXI_BURST_LEN bound to: 4 - type: integer 
	Parameter C_M00_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_M00_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_M00_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M00_AXI_AWUSER_WIDTH bound to: 16 - type: integer 
	Parameter C_M00_AXI_ARUSER_WIDTH bound to: 16 - type: integer 
	Parameter C_M00_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M00_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M00_AXI_BUSER_WIDTH bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'default_axi_full_master_v1_0_M00_AXI' [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_1/ipshared/6904/hdl/default_axi_full_master_v1_0_M00_AXI.v:4]
	Parameter C_M_TARGET_SLAVE_BASE_ADDR bound to: 40'b1000000000000000000000000000000000000000 
	Parameter C_M_AXI_BURST_LEN bound to: 4 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 16 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_TRANSACTIONS_NUM bound to: 2 - type: integer 
	Parameter C_MASTER_LENGTH bound to: 12 - type: integer 
	Parameter C_NO_BURSTS_REQ bound to: 6 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter INIT_WRITE bound to: 2'b01 
	Parameter INIT_READ bound to: 2'b10 
	Parameter INIT_COMPARE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_1/ipshared/6904/hdl/default_axi_full_master_v1_0_M00_AXI.v:753]
INFO: [Synth 8-256] done synthesizing module 'default_axi_full_master_v1_0_M00_AXI' (1#1) [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_1/ipshared/6904/hdl/default_axi_full_master_v1_0_M00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'default_axi_full_master_v1_0' (2#1) [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_1/ipshared/6904/hdl/default_axi_full_master_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_default_axi_full_master_0_0' (3#1) [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_1/ip/design_1_default_axi_full_master_0_0/synth/design_1_default_axi_full_master_0_0.v:56]
WARNING: [Synth 8-3331] design default_axi_full_master_v1_0_M00_AXI has unconnected port M_AXI_BID[15]
WARNING: [Synth 8-3331] design default_axi_full_master_v1_0_M00_AXI has unconnected port M_AXI_BID[14]
WARNING: [Synth 8-3331] design default_axi_full_master_v1_0_M00_AXI has unconnected port M_AXI_BID[13]
WARNING: [Synth 8-3331] design default_axi_full_master_v1_0_M00_AXI has unconnected port M_AXI_BID[12]
WARNING: [Synth 8-3331] design default_axi_full_master_v1_0_M00_AXI has unconnected port M_AXI_BID[11]
WARNING: [Synth 8-3331] design default_axi_full_master_v1_0_M00_AXI has unconnected port M_AXI_BID[10]
WARNING: [Synth 8-3331] design default_axi_full_master_v1_0_M00_AXI has unconnected port M_AXI_BID[9]
WARNING: [Synth 8-3331] design default_axi_full_master_v1_0_M00_AXI has unconnected port M_AXI_BID[8]
WARNING: [Synth 8-3331] design default_axi_full_master_v1_0_M00_AXI has unconnected port M_AXI_BID[7]
WARNING: [Synth 8-3331] design default_axi_full_master_v1_0_M00_AXI has unconnected port M_AXI_BID[6]
WARNING: [Synth 8-3331] design default_axi_full_master_v1_0_M00_AXI has unconnected port M_AXI_BID[5]
WARNING: [Synth 8-3331] design default_axi_full_master_v1_0_M00_AXI has unconnected port M_AXI_BID[4]
WARNING: [Synth 8-3331] design default_axi_full_master_v1_0_M00_AXI has unconnected port M_AXI_BID[3]
WARNING: [Synth 8-3331] design default_axi_full_master_v1_0_M00_AXI has unconnected port M_AXI_BID[2]
WARNING: [Synth 8-3331] design default_axi_full_master_v1_0_M00_AXI has unconnected port M_AXI_BID[1]
WARNING: [Synth 8-3331] design default_axi_full_master_v1_0_M00_AXI has unconnected port M_AXI_BID[0]
WARNING: [Synth 8-3331] design default_axi_full_master_v1_0_M00_AXI has unconnected port M_AXI_BRESP[0]
WARNING: [Synth 8-3331] design default_axi_full_master_v1_0_M00_AXI has unconnected port M_AXI_BUSER[-1]
WARNING: [Synth 8-3331] design default_axi_full_master_v1_0_M00_AXI has unconnected port M_AXI_BUSER[0]
WARNING: [Synth 8-3331] design default_axi_full_master_v1_0_M00_AXI has unconnected port M_AXI_RID[15]
WARNING: [Synth 8-3331] design default_axi_full_master_v1_0_M00_AXI has unconnected port M_AXI_RID[14]
WARNING: [Synth 8-3331] design default_axi_full_master_v1_0_M00_AXI has unconnected port M_AXI_RID[13]
WARNING: [Synth 8-3331] design default_axi_full_master_v1_0_M00_AXI has unconnected port M_AXI_RID[12]
WARNING: [Synth 8-3331] design default_axi_full_master_v1_0_M00_AXI has unconnected port M_AXI_RID[11]
WARNING: [Synth 8-3331] design default_axi_full_master_v1_0_M00_AXI has unconnected port M_AXI_RID[10]
WARNING: [Synth 8-3331] design default_axi_full_master_v1_0_M00_AXI has unconnected port M_AXI_RID[9]
WARNING: [Synth 8-3331] design default_axi_full_master_v1_0_M00_AXI has unconnected port M_AXI_RID[8]
WARNING: [Synth 8-3331] design default_axi_full_master_v1_0_M00_AXI has unconnected port M_AXI_RID[7]
WARNING: [Synth 8-3331] design default_axi_full_master_v1_0_M00_AXI has unconnected port M_AXI_RID[6]
WARNING: [Synth 8-3331] design default_axi_full_master_v1_0_M00_AXI has unconnected port M_AXI_RID[5]
WARNING: [Synth 8-3331] design default_axi_full_master_v1_0_M00_AXI has unconnected port M_AXI_RID[4]
WARNING: [Synth 8-3331] design default_axi_full_master_v1_0_M00_AXI has unconnected port M_AXI_RID[3]
WARNING: [Synth 8-3331] design default_axi_full_master_v1_0_M00_AXI has unconnected port M_AXI_RID[2]
WARNING: [Synth 8-3331] design default_axi_full_master_v1_0_M00_AXI has unconnected port M_AXI_RID[1]
WARNING: [Synth 8-3331] design default_axi_full_master_v1_0_M00_AXI has unconnected port M_AXI_RID[0]
WARNING: [Synth 8-3331] design default_axi_full_master_v1_0_M00_AXI has unconnected port M_AXI_RRESP[0]
WARNING: [Synth 8-3331] design default_axi_full_master_v1_0_M00_AXI has unconnected port M_AXI_RUSER[-1]
WARNING: [Synth 8-3331] design default_axi_full_master_v1_0_M00_AXI has unconnected port M_AXI_RUSER[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1551.199 ; gain = 0.000 ; free physical = 20752 ; free virtual = 26620
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1551.199 ; gain = 0.000 ; free physical = 20743 ; free virtual = 26611
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2171.160 ; gain = 0.000 ; free physical = 19198 ; free virtual = 25067
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 2171.160 ; gain = 619.961 ; free physical = 19308 ; free virtual = 25178
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 2171.160 ; gain = 619.961 ; free physical = 19308 ; free virtual = 25178
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 2171.160 ; gain = 619.961 ; free physical = 19310 ; free virtual = 25180
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element axi_awaddr_reg was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_1/ipshared/6904/hdl/default_axi_full_master_v1_0_M00_AXI.v:243]
WARNING: [Synth 8-6014] Unused sequential element axi_wdata_reg was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_1/ipshared/6904/hdl/default_axi_full_master_v1_0_M00_AXI.v:258]
WARNING: [Synth 8-6014] Unused sequential element axi_araddr_reg was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_1/ipshared/6904/hdl/default_axi_full_master_v1_0_M00_AXI.v:268]
WARNING: [Synth 8-6014] Unused sequential element expected_rdata_reg was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_1/ipshared/6904/hdl/default_axi_full_master_v1_0_M00_AXI.v:641]
WARNING: [Synth 8-6014] Unused sequential element write_burst_counter_reg was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_1/ipshared/6904/hdl/default_axi_full_master_v1_0_M00_AXI.v:700]
WARNING: [Synth 8-6014] Unused sequential element read_burst_counter_reg was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_1/ipshared/6904/hdl/default_axi_full_master_v1_0_M00_AXI.v:720]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 2171.160 ; gain = 619.961 ; free physical = 19303 ; free virtual = 25173
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 18    
+---Muxes : 
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module default_axi_full_master_v1_0_M00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 18    
+---Muxes : 
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element inst/default_axi_full_master_v1_0_M00_AXI_inst/read_burst_counter_reg was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_1/ipshared/6904/hdl/default_axi_full_master_v1_0_M00_AXI.v:720]
WARNING: [Synth 8-6014] Unused sequential element inst/default_axi_full_master_v1_0_M00_AXI_inst/write_burst_counter_reg was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_1/ipshared/6904/hdl/default_axi_full_master_v1_0_M00_AXI.v:700]
WARNING: [Synth 8-6014] Unused sequential element inst/default_axi_full_master_v1_0_M00_AXI_inst/expected_rdata_reg was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_1/ipshared/6904/hdl/default_axi_full_master_v1_0_M00_AXI.v:641]
WARNING: [Synth 8-6014] Unused sequential element inst/default_axi_full_master_v1_0_M00_AXI_inst/axi_awaddr_reg was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_1/ipshared/6904/hdl/default_axi_full_master_v1_0_M00_AXI.v:243]
WARNING: [Synth 8-6014] Unused sequential element inst/default_axi_full_master_v1_0_M00_AXI_inst/axi_wdata_reg was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_1/ipshared/6904/hdl/default_axi_full_master_v1_0_M00_AXI.v:258]
WARNING: [Synth 8-6014] Unused sequential element inst/default_axi_full_master_v1_0_M00_AXI_inst/axi_araddr_reg was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_1/ipshared/6904/hdl/default_axi_full_master_v1_0_M00_AXI.v:268]
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awid[15] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awid[14] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awid[13] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awid[12] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awid[11] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awid[10] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awid[9] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awid[8] driven by constant 1
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awid[7] driven by constant 1
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awid[6] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awid[5] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awid[4] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awid[3] driven by constant 1
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awid[2] driven by constant 1
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awid[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awid[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awlen[7] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awlen[6] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awlen[5] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awlen[4] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awlen[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awlen[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awlen[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awlen[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awsize[2] driven by constant 1
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awsize[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awsize[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awburst[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awburst[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awlock driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awcache[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awcache[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awcache[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awcache[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awprot[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awprot[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awprot[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awqos[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awqos[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awqos[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awqos[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awuser[15] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awuser[14] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awuser[13] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awuser[12] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awuser[11] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awuser[10] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awuser[9] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awuser[8] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awuser[7] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awuser[6] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awuser[5] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awuser[4] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awuser[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awuser[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awuser[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awuser[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_wstrb[15] driven by constant 1
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_wstrb[14] driven by constant 1
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_wstrb[13] driven by constant 1
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_wstrb[12] driven by constant 1
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_wstrb[11] driven by constant 1
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_wstrb[10] driven by constant 1
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_wstrb[9] driven by constant 1
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_wstrb[8] driven by constant 1
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_wstrb[7] driven by constant 1
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_wstrb[6] driven by constant 1
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_wstrb[5] driven by constant 1
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_wstrb[4] driven by constant 1
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_wstrb[3] driven by constant 1
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_wstrb[2] driven by constant 1
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_wstrb[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_wstrb[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_arid[15] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_arid[14] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_arid[13] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_arid[12] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_arid[11] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_arid[10] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_arid[9] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_arid[8] driven by constant 1
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_arid[7] driven by constant 1
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_arid[6] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_arid[5] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_arid[4] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_arid[3] driven by constant 1
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_arid[2] driven by constant 1
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_arid[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_arid[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_arlen[7] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_arlen[6] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_arlen[5] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_arlen[4] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_arlen[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_arlen[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_arlen[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_arlen[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_arsize[2] driven by constant 1
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_arsize[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_arsize[0] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design design_1_default_axi_full_master_0_0 has unconnected port m00_axi_bid[15]
WARNING: [Synth 8-3331] design design_1_default_axi_full_master_0_0 has unconnected port m00_axi_bid[14]
WARNING: [Synth 8-3331] design design_1_default_axi_full_master_0_0 has unconnected port m00_axi_bid[13]
WARNING: [Synth 8-3331] design design_1_default_axi_full_master_0_0 has unconnected port m00_axi_bid[12]
WARNING: [Synth 8-3331] design design_1_default_axi_full_master_0_0 has unconnected port m00_axi_bid[11]
WARNING: [Synth 8-3331] design design_1_default_axi_full_master_0_0 has unconnected port m00_axi_bid[10]
WARNING: [Synth 8-3331] design design_1_default_axi_full_master_0_0 has unconnected port m00_axi_bid[9]
WARNING: [Synth 8-3331] design design_1_default_axi_full_master_0_0 has unconnected port m00_axi_bid[8]
WARNING: [Synth 8-3331] design design_1_default_axi_full_master_0_0 has unconnected port m00_axi_bid[7]
WARNING: [Synth 8-3331] design design_1_default_axi_full_master_0_0 has unconnected port m00_axi_bid[6]
WARNING: [Synth 8-3331] design design_1_default_axi_full_master_0_0 has unconnected port m00_axi_bid[5]
WARNING: [Synth 8-3331] design design_1_default_axi_full_master_0_0 has unconnected port m00_axi_bid[4]
WARNING: [Synth 8-3331] design design_1_default_axi_full_master_0_0 has unconnected port m00_axi_bid[3]
WARNING: [Synth 8-3331] design design_1_default_axi_full_master_0_0 has unconnected port m00_axi_bid[2]
WARNING: [Synth 8-3331] design design_1_default_axi_full_master_0_0 has unconnected port m00_axi_bid[1]
WARNING: [Synth 8-3331] design design_1_default_axi_full_master_0_0 has unconnected port m00_axi_bid[0]
WARNING: [Synth 8-3331] design design_1_default_axi_full_master_0_0 has unconnected port m00_axi_bresp[0]
WARNING: [Synth 8-3331] design design_1_default_axi_full_master_0_0 has unconnected port m00_axi_rid[15]
WARNING: [Synth 8-3331] design design_1_default_axi_full_master_0_0 has unconnected port m00_axi_rid[14]
WARNING: [Synth 8-3331] design design_1_default_axi_full_master_0_0 has unconnected port m00_axi_rid[13]
WARNING: [Synth 8-3331] design design_1_default_axi_full_master_0_0 has unconnected port m00_axi_rid[12]
WARNING: [Synth 8-3331] design design_1_default_axi_full_master_0_0 has unconnected port m00_axi_rid[11]
WARNING: [Synth 8-3331] design design_1_default_axi_full_master_0_0 has unconnected port m00_axi_rid[10]
WARNING: [Synth 8-3331] design design_1_default_axi_full_master_0_0 has unconnected port m00_axi_rid[9]
WARNING: [Synth 8-3331] design design_1_default_axi_full_master_0_0 has unconnected port m00_axi_rid[8]
WARNING: [Synth 8-3331] design design_1_default_axi_full_master_0_0 has unconnected port m00_axi_rid[7]
WARNING: [Synth 8-3331] design design_1_default_axi_full_master_0_0 has unconnected port m00_axi_rid[6]
WARNING: [Synth 8-3331] design design_1_default_axi_full_master_0_0 has unconnected port m00_axi_rid[5]
WARNING: [Synth 8-3331] design design_1_default_axi_full_master_0_0 has unconnected port m00_axi_rid[4]
WARNING: [Synth 8-3331] design design_1_default_axi_full_master_0_0 has unconnected port m00_axi_rid[3]
WARNING: [Synth 8-3331] design design_1_default_axi_full_master_0_0 has unconnected port m00_axi_rid[2]
WARNING: [Synth 8-3331] design design_1_default_axi_full_master_0_0 has unconnected port m00_axi_rid[1]
WARNING: [Synth 8-3331] design design_1_default_axi_full_master_0_0 has unconnected port m00_axi_rid[0]
WARNING: [Synth 8-3331] design design_1_default_axi_full_master_0_0 has unconnected port m00_axi_rresp[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_11/\inst/default_axi_full_master_v1_0_M00_AXI_inst/axi_araddr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_11/\inst/default_axi_full_master_v1_0_M00_AXI_inst/axi_araddr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_11/\inst/default_axi_full_master_v1_0_M00_AXI_inst/axi_araddr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_11/\inst/default_axi_full_master_v1_0_M00_AXI_inst/axi_araddr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_11/\inst/default_axi_full_master_v1_0_M00_AXI_inst/axi_araddr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_11/\inst/default_axi_full_master_v1_0_M00_AXI_inst/axi_araddr_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\inst/default_axi_full_master_v1_0_M00_AXI_inst/axi_awaddr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\inst/default_axi_full_master_v1_0_M00_AXI_inst/axi_awaddr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\inst/default_axi_full_master_v1_0_M00_AXI_inst/axi_awaddr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\inst/default_axi_full_master_v1_0_M00_AXI_inst/axi_awaddr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\inst/default_axi_full_master_v1_0_M00_AXI_inst/axi_awaddr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\inst/default_axi_full_master_v1_0_M00_AXI_inst/axi_awaddr_reg[5] )
INFO: [Synth 8-3332] Sequential element (inst/default_axi_full_master_v1_0_M00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_default_axi_full_master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/default_axi_full_master_v1_0_M00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_default_axi_full_master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/default_axi_full_master_v1_0_M00_AXI_inst/axi_awaddr_reg[2]) is unused and will be removed from module design_1_default_axi_full_master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/default_axi_full_master_v1_0_M00_AXI_inst/axi_awaddr_reg[3]) is unused and will be removed from module design_1_default_axi_full_master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/default_axi_full_master_v1_0_M00_AXI_inst/axi_awaddr_reg[4]) is unused and will be removed from module design_1_default_axi_full_master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/default_axi_full_master_v1_0_M00_AXI_inst/axi_awaddr_reg[5]) is unused and will be removed from module design_1_default_axi_full_master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/default_axi_full_master_v1_0_M00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_default_axi_full_master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/default_axi_full_master_v1_0_M00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_default_axi_full_master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/default_axi_full_master_v1_0_M00_AXI_inst/axi_araddr_reg[2]) is unused and will be removed from module design_1_default_axi_full_master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/default_axi_full_master_v1_0_M00_AXI_inst/axi_araddr_reg[3]) is unused and will be removed from module design_1_default_axi_full_master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/default_axi_full_master_v1_0_M00_AXI_inst/axi_araddr_reg[4]) is unused and will be removed from module design_1_default_axi_full_master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/default_axi_full_master_v1_0_M00_AXI_inst/axi_araddr_reg[5]) is unused and will be removed from module design_1_default_axi_full_master_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 2171.160 ; gain = 619.961 ; free physical = 19290 ; free virtual = 25160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:01:00 . Memory (MB): peak = 2792.137 ; gain = 1240.938 ; free physical = 18243 ; free virtual = 24113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:01:00 . Memory (MB): peak = 2792.137 ; gain = 1240.938 ; free physical = 18243 ; free virtual = 24113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:01:00 . Memory (MB): peak = 2813.168 ; gain = 1261.969 ; free physical = 18240 ; free virtual = 24110
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:01:01 . Memory (MB): peak = 2813.168 ; gain = 1261.969 ; free physical = 18239 ; free virtual = 24109
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:01:01 . Memory (MB): peak = 2813.168 ; gain = 1261.969 ; free physical = 18246 ; free virtual = 24116
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:01:01 . Memory (MB): peak = 2813.168 ; gain = 1261.969 ; free physical = 18240 ; free virtual = 24110
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:01:01 . Memory (MB): peak = 2813.168 ; gain = 1261.969 ; free physical = 18239 ; free virtual = 24109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:01:01 . Memory (MB): peak = 2813.168 ; gain = 1261.969 ; free physical = 18237 ; free virtual = 24107
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:01:01 . Memory (MB): peak = 2813.168 ; gain = 1261.969 ; free physical = 18236 ; free virtual = 24106
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |    48|
|2     |LUT1   |    11|
|3     |LUT2   |    14|
|4     |LUT3   |    10|
|5     |LUT4   |     9|
|6     |LUT5   |     4|
|7     |LUT6   |    52|
|8     |FDRE   |   362|
|9     |FDSE   |     2|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------------------------+-------------------------------------+------+
|      |Instance                                      |Module                               |Cells |
+------+----------------------------------------------+-------------------------------------+------+
|1     |top                                           |                                     |   512|
|2     |  inst                                        |default_axi_full_master_v1_0         |   512|
|3     |    default_axi_full_master_v1_0_M00_AXI_inst |default_axi_full_master_v1_0_M00_AXI |   512|
+------+----------------------------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:01:01 . Memory (MB): peak = 2813.168 ; gain = 1261.969 ; free physical = 18235 ; free virtual = 24105
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 46 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 2813.168 ; gain = 642.008 ; free physical = 18266 ; free virtual = 24136
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:01:01 . Memory (MB): peak = 2813.176 ; gain = 1261.969 ; free physical = 18266 ; free virtual = 24136
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 48 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
144 Infos, 85 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:01:02 . Memory (MB): peak = 2867.184 ; gain = 1337.359 ; free physical = 18039 ; free virtual = 23909
INFO: [Common 17-1381] The checkpoint '/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.runs/design_1_default_axi_full_master_0_0_synth_1/design_1_default_axi_full_master_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_1/ip/design_1_default_axi_full_master_0_0/design_1_default_axi_full_master_0_0.xci
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.runs/design_1_default_axi_full_master_0_0_synth_1/design_1_default_axi_full_master_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_default_axi_full_master_0_0_utilization_synth.rpt -pb design_1_default_axi_full_master_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2891.195 ; gain = 0.000 ; free physical = 18261 ; free virtual = 24131
INFO: [Common 17-206] Exiting Vivado at Sun Mar 15 14:40:38 2020...
