Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date             : Thu Jan 10 15:27:59 2019
| Host             : volleyball running 64-bit CentOS Linux release 7.3.1611 (Core)
| Command          : report_power -file Total_power_routed.rpt -pb Total_power_summary_routed.pb
| Design           : Total
| Device           : xc7a100tcsg324-3
| Design State     : Routed
| Grade            : extended
| Process          : typical
| Characterization : Production
---------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.140 |
| Dynamic (W)              | 0.043 |
| Device Static (W)        | 0.097 |
| Effective TJA (C/W)      | 4.6   |
| Max Ambient (C)          | 99.4  |
| Junction Temperature (C) | 25.6  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.016 |        3 |       --- |             --- |
| Slice Logic             |     0.009 |     9792 |       --- |             --- |
|   LUT as Logic          |     0.009 |     6352 |     63400 |           10.02 |
|   Register              |    <0.001 |     2026 |    126800 |            1.60 |
|   F7/F8 Muxes           |    <0.001 |      468 |     63400 |            0.74 |
|   CARRY4                |    <0.001 |       69 |     15850 |            0.44 |
|   LUT as Shift Register |    <0.001 |        6 |     19000 |            0.03 |
|   Others                |     0.000 |       30 |       --- |             --- |
| Signals                 |     0.010 |     7139 |       --- |             --- |
| Block RAM               |     0.006 |      1.5 |       135 |            1.11 |
| DSPs                    |    <0.001 |        6 |       240 |            2.50 |
| I/O                     |     0.001 |       37 |       210 |           17.62 |
| Static Power            |     0.097 |          |           |                 |
| Total                   |     0.140 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.056 |       0.041 |      0.015 |
| Vccaux    |       1.800 |     0.018 |       0.000 |      0.018 |
| Vcco33    |       3.300 |     0.004 |       0.000 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------+--------+-----------------+
| Clock         | Domain | Constraint (ns) |
+---------------+--------+-----------------+
| sys_Clock_pin | Clock  |            10.0 |
+---------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------+-----------+
| Name               | Power (W) |
+--------------------+-----------+
| Total              |     0.043 |
|   Affichage        |     0.003 |
|   Afficheur        |    <0.001 |
|     mod8           |    <0.001 |
|   Anti_Rebonds     |    <0.001 |
|     Anti_rebond1   |    <0.001 |
|     Anti_rebond2   |    <0.001 |
|     Anti_rebond3   |    <0.001 |
|     Anti_rebond4   |    <0.001 |
|     Anti_rebond5   |    <0.001 |
|   Board_Controller |     0.026 |
|   Controller       |     0.002 |
|   Gestion_temps    |     0.003 |
|     random         |     0.002 |
|   VGA              |     0.007 |
+--------------------+-----------+


