{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696614443175 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696614443176 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct  6 11:47:22 2023 " "Processing started: Fri Oct  6 11:47:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696614443176 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1696614443176 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off buscaminas -c buscaminas --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off buscaminas -c buscaminas --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1696614443176 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1696614444032 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1696614444032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696614460507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696614460507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vgacontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vgaController " "Found entity 1: vgaController" {  } { { "vgaController.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/vgaController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696614460510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696614460510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "videogen.sv 1 1 " "Found 1 design units, including 1 entities, in source file videogen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 videoGen " "Found entity 1: videoGen" {  } { { "videoGen.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/videoGen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696614460513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696614460513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rectgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file rectgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rectgen " "Found entity 1: rectgen" {  } { { "rectgen.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/rectgen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696614460516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696614460516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/pll.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696614460519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696614460519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_vga " "Found entity 1: tb_vga" {  } { { "tb_vga.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/tb_vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696614460522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696614460522 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tb_vga " "Elaborating entity \"tb_vga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1696614460767 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk tb_vga.sv(27) " "Verilog HDL warning at tb_vga.sv(27): assignments to clk create a combinational loop" {  } { { "tb_vga.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/tb_vga.sv" 27 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1696614460832 "|tb_vga"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "tb_vga.sv(36) " "Verilog HDL warning at tb_vga.sv(36): ignoring unsupported system task" {  } { { "tb_vga.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/tb_vga.sv" 36 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1696614460834 "|tb_vga"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "tb_vga.sv(42) " "Verilog HDL warning at tb_vga.sv(42): ignoring unsupported system task" {  } { { "tb_vga.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/tb_vga.sv" 42 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1696614460834 "|tb_vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:uut " "Elaborating entity \"vga\" for hierarchy \"vga:uut\"" {  } { { "tb_vga.sv" "uut" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/tb_vga.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1696614461168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll vga:uut\|pll:vgapll " "Elaborating entity \"pll\" for hierarchy \"vga:uut\|pll:vgapll\"" {  } { { "vga.sv" "vgapll" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1696614461199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaController vga:uut\|vgaController:vgaCont " "Elaborating entity \"vgaController\" for hierarchy \"vga:uut\|vgaController:vgaCont\"" {  } { { "vga.sv" "vgaCont" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1696614461216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "videoGen vga:uut\|videoGen:videoGen " "Elaborating entity \"videoGen\" for hierarchy \"vga:uut\|videoGen:videoGen\"" {  } { { "vga.sv" "videoGen" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1696614461284 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "pixel videoGen.sv(2) " "Verilog HDL warning at videoGen.sv(2): object pixel used but never assigned" {  } { { "videoGen.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/videoGen.sv" 2 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Design Software" 0 -1 1696614461285 "|tb_vga|vga:uut|videoGen:videoGen"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pixel 0 videoGen.sv(2) " "Net \"pixel\" at videoGen.sv(2) has no driver or initial value, using a default initial value '0'" {  } { { "videoGen.sv" "" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/videoGen.sv" 2 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1696614461287 "|tb_vga|vga:uut|videoGen:videoGen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rectgen vga:uut\|videoGen:videoGen\|rectgen:rectgen " "Elaborating entity \"rectgen\" for hierarchy \"vga:uut\|videoGen:videoGen\|rectgen:rectgen\"" {  } { { "videoGen.sv" "rectgen" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/videoGen.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1696614461304 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "tb_vga.sv" "clk" { Text "D:/TEC/tdd/drayodigital_design-_lab-_2023/laboratorio4/tb_vga.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1696614461427 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1696614461427 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696614461834 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct  6 11:47:41 2023 " "Processing ended: Fri Oct  6 11:47:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696614461834 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696614461834 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696614461834 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1696614461834 ""}
