<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
rc: 1 (means success: 0)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p738.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p738.sv</a>
defines: 
time_elapsed: 0.996s
ram usage: 38772 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpmu8medef/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p738.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p738.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p738.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p738.sv:1</a>: No timescale set for &#34;m&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p738.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p738.sv:4</a>: No timescale set for &#34;m1&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p738.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p738.sv:14</a>: No timescale set for &#34;m2&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p738.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p738.sv:1</a>: Compile module &#34;work@m&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p738.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p738.sv:4</a>: Compile module &#34;work@m1&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p738.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p738.sv:14</a>: Compile module &#34;work@m2&#34;.

[INF:EL0526] Design Elaboration...

[INF:CP0335] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p738.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p738.sv:9</a>: Compile generate block &#34;work@m.n.m&#34;.

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p738.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p738.sv:1</a>: Top level module &#34;work@m&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 4.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpmu8medef/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_m
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpmu8medef/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpmu8medef/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@m)
 |vpiName:work@m
 |uhdmallPackages:
 \_package: builtin, parent:work@m
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@m, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p738.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p738.sv</a>, line:1, parent:work@m
   |vpiDefName:work@m
   |vpiFullName:work@m
 |uhdmallModules:
 \_module: work@m1, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p738.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p738.sv</a>, line:4, parent:work@m
   |vpiDefName:work@m1
   |vpiFullName:work@m1
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_sys_func_call: ($display), line:7
       |vpiName:$display
       |vpiArgument:
       \_ref_obj: (m.n), line:7
         |vpiName:m.n
   |vpiParamAssign:
   \_param_assign: , line:5
     |vpiRhs:
     \_constant: , line:5
       |vpiConstType:7
       |vpiDecompile:2
       |vpiSize:32
       |INT:2
     |vpiLhs:
     \_parameter: (p), line:5
       |vpiName:p
   |vpiParameter:
   \_parameter: (p), line:5
 |uhdmallModules:
 \_module: work@m2, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p738.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p738.sv</a>, line:14, parent:work@m
   |vpiDefName:work@m2
   |vpiFullName:work@m2
   |vpiParamAssign:
   \_param_assign: , line:15
     |vpiRhs:
     \_constant: , line:15
       |vpiConstType:7
       |vpiDecompile:3
       |vpiSize:32
       |INT:3
     |vpiLhs:
     \_parameter: (p), line:15
       |vpiName:p
   |vpiParameter:
   \_parameter: (p), line:15
 |uhdmtopModules:
 \_module: work@m (work@m), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p738.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p738.sv</a>, line:1
   |vpiDefName:work@m
   |vpiName:work@m
   |vpiModule:
   \_module: work@m1 (n), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p738.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p738.sv</a>, line:2, parent:work@m
     |vpiDefName:work@m1
     |vpiName:n
     |vpiFullName:work@m.n
     |vpiGenScopeArray:
     \_gen_scope_array: (m), line:9, parent:n
       |vpiName:m
       |vpiFullName:work@m.n.m
       |vpiGenScope:
       \_gen_scope: , parent:m
         |vpiFullName:work@m.n.m
         |vpiModule:
         \_module: work@m2 (n), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p738.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p738.sv</a>, line:10
           |vpiDefName:work@m2
           |vpiName:n
           |vpiFullName:work@m.n.m.n
           |vpiParameter:
           \_parameter: (p), line:15
             |vpiName:p
             |INT:3
     |vpiInstance:
     \_module: work@m (work@m), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p738.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p738.sv</a>, line:1
     |vpiParameter:
     \_parameter: (p)
       |vpiName:p
       |INT:1
Object: \work_m of type 3000
Object: \work_m of type 32
Object: \n of type 32
Object: \m of type 133
Object:  of type 134
Object: \n of type 32
Object: \p of type 41
Object: \p of type 41
Object: \work_m of type 32
Object: \work_m1 of type 32
Object:  of type 24
Object: \$display of type 56
Object: \m.n of type 608
Object: \p of type 41
Object:  of type 40
Object: \p of type 41
Object:  of type 7
Object: \work_m2 of type 32
Object: \p of type 41
Object:  of type 40
Object: \p of type 41
Object:  of type 7
Object: \builtin of type 600
Generating RTLIL representation for module `\work_m&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3687d60] str=&#39;\work_m&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p738.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p738.sv:2</a>.0-2.0&gt; [0x3678100] str=&#39;\n&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x368d040] str=&#39;\work_m1&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3687d60] str=&#39;\work_m&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p738.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p738.sv:2</a>.0-2.0&gt; [0x3678100] str=&#39;\n&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x368d040] str=&#39;\work_m1&#39; basic_prep
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_m2&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x368c5d0] str=&#39;\work_m2&#39;
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p738.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p738.sv:15</a>.0-15.0&gt; [0x368cd30] str=&#39;\p&#39;
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p738.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p738.sv:15</a>.0-15.0&gt; [0x368dee0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x368c5d0] str=&#39;\work_m2&#39; basic_prep
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p738.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p738.sv:15</a>.0-15.0&gt; [0x368cd30] str=&#39;\p&#39; basic_prep
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p738.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p738.sv:15</a>.0-15.0&gt; [0x368dee0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_m1&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3689810] str=&#39;\work_m1&#39;
      AST_GENBLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p738.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p738.sv:9</a>.0-9.0&gt; [0x368bd60] str=&#39;\m&#39;
        AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p738.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p738.sv:10</a>.0-10.0&gt; [0x368c420] str=&#39;\n&#39;
          AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x368c8a0] str=&#39;\work_m2&#39;
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p738.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p738.sv:5</a>.0-5.0&gt; [0x368d160] str=&#39;\p&#39;
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p738.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p738.sv:5</a>.0-5.0&gt; [0x368dd80] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x368d740]
        AST_TCALL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p738.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p738.sv:7</a>.0-7.0&gt; [0x368d860] str=&#39;$display&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p738.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p738.sv:7</a>.0-7.0&gt; [0x368da00] str=&#39;\m.n&#39;
<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p738.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p738.sv:7</a>: ERROR: Failed to evaluate system task `$display&#39; with non-constant 1st argument.

</pre>
</body>