/*****************************************************************************
*  Copyright Statement:
*  --------------------
*  This software is protected by Copyright and the information contained
*  herein is confidential. The software may not be copied and the information
*  contained herein may not be used or disclosed except with the written
*  permission of MediaTek Inc. (C) 2005
*
*  BY OPENING THIS FILE, BUYER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
*  THAT THE SOFTWARE/FIRMWARE AND ITS DOCUMENTATIONS ("MEDIATEK SOFTWARE")
*  RECEIVED FROM MEDIATEK AND/OR ITS REPRESENTATIVES ARE PROVIDED TO BUYER ON
*  AN "AS-IS" BASIS ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES,
*  EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF
*  MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT.
*  NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY WHATSOEVER WITH RESPECT TO THE
*  SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY, INCORPORATED IN, OR
*  SUPPLIED WITH THE MEDIATEK SOFTWARE, AND BUYER AGREES TO LOOK ONLY TO SUCH
*  THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO. MEDIATEK SHALL ALSO
*  NOT BE RESPONSIBLE FOR ANY MEDIATEK SOFTWARE RELEASES MADE TO BUYER'S
*  SPECIFICATION OR TO CONFORM TO A PARTICULAR STANDARD OR OPEN FORUM.
*
*  BUYER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S ENTIRE AND CUMULATIVE
*  LIABILITY WITH RESPECT TO THE MEDIATEK SOFTWARE RELEASED HEREUNDER WILL BE,
*  AT MEDIATEK'S OPTION, TO REVISE OR REPLACE THE MEDIATEK SOFTWARE AT ISSUE,
*  OR REFUND ANY SOFTWARE LICENSE FEES OR SERVICE CHARGE PAID BY BUYER TO
*  MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE. 
*
*  THE TRANSACTION CONTEMPLATED HEREUNDER SHALL BE CONSTRUED IN ACCORDANCE
*  WITH THE LAWS OF THE STATE OF CALIFORNIA, USA, EXCLUDING ITS CONFLICT OF
*  LAWS PRINCIPLES.  ANY DISPUTES, CONTROVERSIES OR CLAIMS ARISING THEREOF AND
*  RELATED THERETO SHALL BE SETTLED BY ARBITRATION IN SAN FRANCISCO, CA, UNDER
*  THE RULES OF THE INTERNATIONAL CHAMBER OF COMMERCE (ICC).
*
*****************************************************************************/

/*****************************************************************************
 *
 * Filename:
 * ---------
 *   mml1_rf_reg_mt6755.h
 *
 * Project:
 * --------
 *   MT6755
 *
 * Description:
 * ------------
 *   Multi-Mode RF Central Register address define
 *
 * Author:
 * -------
 * -------
 *
 *============================================================================
 *             HISTORY
 * Below this line, this part is controlled by PVCS VM. DO NOT MODIFY!!
 *----------------------------------------------------------------------------
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 *----------------------------------------------------------------------------
 * Upper this line, this part is controlled by PVCS VM. DO NOT MODIFY!!
 *============================================================================
 ****************************************************************************/

#ifndef _MML1_RF_REG_MT6755_H_
#define _MML1_RF_REG_MT6755_H_

#include "reg_base.h"

/*=================================================================================================================================*/

typedef volatile unsigned short* SRAMADDR;         /* SRAM addr is 16 bits  */
typedef volatile unsigned short  SRAMDATA;         /* SRAM data is 16 bits  */
typedef volatile unsigned short* APBADDR;          /* APB addr is 16 bits   */
typedef volatile unsigned short  APBDATA;          /* APB data is 16 bits   */
typedef volatile unsigned long*  APBADDR32;        /* APB addr is 32 bits   */
typedef volatile unsigned long   APBDATA32;        /* APB data is 32 bits   */
typedef volatile unsigned short* DPRAMADDR;        /* DPRAM addr is 16 bits */
typedef volatile signed   short* DPRAMADDR_S;      /* DPRAM addr is 16 bits */
typedef volatile unsigned short  DPRAMDATA;        /* DPRAM data is 16 bits */

/*=================================================================================================================================*/

#define MMRF_REG_DEVICE_TYPE(x)                 (((x) & (~MDSYS_PERI_ACC_TYPE_MASK)) | (MDSYS_PERI_DEVICE_TYPE))
#define MMRF_REG_SO_TYPE(x)                     (((x) & (~MDSYS_PERI_ACC_TYPE_MASK)) | (MDSYS_PERI_SO_TYPE))

#if IS_MML1_RF_XL1SIM
//YYH add for build pass
#define L1_BASE_MADDR_BSI_TOP                   (0xC021F000)
#define L1_BASE_MADDR_BPI_TOP                   (0xC021E000)
#endif

#if IS_ABB_MIXEDSYS_RESTORE_ENHANCE_ENABLE
#define ABB_MIXEDSYS_BASE                       MMRF_REG_DEVICE_TYPE(0xF616C000)
#else
#define ABB_MIXEDSYS_BASE                       MMRF_REG_SO_TYPE(0xF616C000)
#endif

#define MMRFC_TXDFE_REG_BASE                    (0x87F40000)

#if IS_MML1_PARTIAL_DFE_FPGA
#define MMRF_BSI_TOP_BASE                       (0xF7EB0000)
#define MMRF_BPI_TOP_REG_BASE                   (0xF7E30000)
#else
#define MMRF_BSI_TOP_BASE                                                       (BASE_MADDR_BPI_BSI_SLV1)
#define MMRF_BPI_TOP_REG_BASE                                                   (BASE_MADDR_BPI_BSI_SLV0)
#endif
#define MMRF_DFE_WTL_RX_FC_REG_BASE                                             (L1_BASE_MADDR_DFE_WTL_RX_FC)

//DFESYS Register base
#define MMRFC_DFESYS_CFG_REG_BASE                                               (0xF7E00000)

//DFE Register base
#define MMRFC_DFE_WTL_TXK_REG_BASE                                              (0xF7F60000)     
#define MMRFC_DFE_WTL_TXK_MEAS_REG_BASE                                         (0xF7C80000)
#define MMRFC_DFE_RX_MS_ALL_REG_BASE                                            (0xF7FA0000) 
#define MMRFC_DFE_RX_MS_MEM_REG_BASE                                            (0xF7FB8000)

#if IS_MML1_CRYSTAL_ON_PMIC_SUPPORT
#define MMRF_DCXO_XO_TOP_REG_BASE                                               (0x7000)
#endif

//ABB Mixedsys Register base
#define MMRF_DIG_REG_BASE                                                       (ABB_MIXEDSYS_BASE + 0x0000)
#define MMRF_APC_REG_BASE                                                       (ABB_MIXEDSYS_BASE + 0x0480)
#define MMRF_PBBRX1_REG_BASE                                                    (ABB_MIXEDSYS_BASE + 0x0700)
#define MMRF_PBBRX2_REG_BASE                                                    (ABB_MIXEDSYS_BASE + 0x0900)
#define MMRF_DBBRX1_REG_BASE                                                    (ABB_MIXEDSYS_BASE + 0x0800)
#define MMRF_DBBRX2_REG_BASE                                                    (ABB_MIXEDSYS_BASE + 0x0A00)
#define MMRF_DPDADC_REG_BASE                                                    (ABB_MIXEDSYS_BASE + 0x04A0)
#define MMRF_LTEBBTX_REG_BASE                                                   (ABB_MIXEDSYS_BASE + 0x0600)
#define MMRF_ETDAC_REG_BASE                                                     (ABB_MIXEDSYS_BASE + 0x0500)
#define MMRF_RSV_REG_BASE                                                       (ABB_MIXEDSYS_BASE + 0x0400)
#define MMRF_RSV2_REG_BASE                                                      (ABB_MIXEDSYS_BASE + 0x0B00)
#define MMRF_DBG_REG_BASE                                                       (ABB_MIXEDSYS_BASE + 0x0430)
#define MMRF_L_DFE_RX_FC_REG_BASE                                               (MMRF_DFE_WTL_RX_FC_REG_BASE)
#define MMRF_T_DFE_RX_FC_REG_BASE                                               (MMRF_DFE_WTL_RX_FC_REG_BASE)
#define MMRF_W_DFE_RX_FC_REG_BASE                                               (MMRF_DFE_WTL_RX_FC_REG_BASE)

//Define for HW Sim
#define MMRF_BSI_ARBSPI_REG_BASE                                                (MMRF_BSI_TOP_BASE + 0x8000)

#define MMRF_BSI_ARBSPI_end                                                     (MMRF_BSI_ARBSPI_REG_BASE + 0x0100 + 128*8)
#define MMRF_BSI_MM_end                                                         (MMRF_BSI_MM_REG_BASE     + 0x1000 + 128*8)
#define MMRF_BPI_TOP_end                                                        (MMRF_BPI_TOP_REG_BASE    + 0x00C4 + 1*4)
#define MMRFC_DFE_WTL_TXK_end                                                   (MMRFC_DFE_WTL_TXK_REG_BASE      + 0x0410 + 1*4)
#define MMRFC_DFE_WTL_TXK_MEAS_end                                              (MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1284 + 1*4)
#define MMRFC_DFE_RX_MS_ALL_end                                                 (MMRFC_DFE_RX_MS_ALL_REG_BASE    + 0x4F4C + 1*4)
#define MMRFC_DFE_RX_MS_MEM_end                                                 (MMRFC_DFE_RX_MS_MEM_REG_BASE    + 0x033C + 1*4)

#define MMRF_BSI_ARBSPI_RFIC1_OFFSET                                            (0x2000)
#define MMRF_BSI_ARBSPI_PMIC_OFFSET                                             (0x3000)
#define MMRF_BSI_ARBSPI_MIPI0_OFFSET                                            (0x3800)
#define MMRF_BSI_ARBSPI_MIPI1_OFFSET                                            (0x4000)
#define MMRF_BSI_ARBSPI_MIPI2_OFFSET                                            (0x4800)
#define MMRF_BSI_ARBSPI_MIPI3_OFFSET                                            (0x5000)

#define MMRF_BSISPI_PORT_PARAM                                                  ((APBADDR32)(MMRF_BSI_ARBSPI_REG_BASE + 0x0004))
#define MMRF_BSISPI_SW_MODE                                                     ((APBADDR32)(MMRF_BSI_ARBSPI_REG_BASE + 0x0008))
#define MMRF_BSISPI_IC0_PARAM1                                                  ((APBADDR32)(MMRF_BSI_ARBSPI_REG_BASE + 0x0010))
#define MMRF_BSISPI_IC0_PARAM2                                                  ((APBADDR32)(MMRF_BSI_ARBSPI_REG_BASE + 0x0014))
#define MMRF_BSISPI_IC1_PARAM1                                                  ((APBADDR32)(MMRF_BSI_ARBSPI_REG_BASE + 0x0020))
#define MMRF_BSISPI_IC1_PARAM2                                                  ((APBADDR32)(MMRF_BSI_ARBSPI_REG_BASE + 0x0024))
#define MMRF_BSISPI_LOGGER_PARAM                                                ((APBADDR32)(MMRF_BSI_ARBSPI_REG_BASE + 0x0030))
#define MMRF_BSISPI_LOGGER_DATA_L                                               ((APBADDR32)(MMRF_BSI_ARBSPI_REG_BASE + 0x0100))
#define MMRF_BSISPI_LOGGER_DATA_H                                               ((APBADDR32)(MMRF_BSI_ARBSPI_REG_BASE + 0x0104))

//Define for internal use
#define MMRF_BSI_MM_REG_BASE                                                    (MMRF_BSI_TOP_BASE)
#define MMRF_BSI_ARBSPI_RFIC1_BASE                                              (MMRF_BSI_TOP_BASE + MMRF_BSI_ARBSPI_RFIC1_OFFSET)
#define MMRF_BSI_ARBSPI_PMIC_BASE                                               (MMRF_BSI_TOP_BASE + MMRF_BSI_ARBSPI_PMIC_OFFSET)
#define MMRF_BSI_ARBSPI_MIPI0_BASE                                              (MMRF_BSI_TOP_BASE + MMRF_BSI_ARBSPI_MIPI0_OFFSET)
#define MMRF_BSI_ARBSPI_MIPI1_BASE                                              (MMRF_BSI_TOP_BASE + MMRF_BSI_ARBSPI_MIPI1_OFFSET)
#define MMRF_BSI_ARBSPI_MIPI2_BASE                                              (MMRF_BSI_TOP_BASE + MMRF_BSI_ARBSPI_MIPI2_OFFSET)
#define MMRF_BSI_ARBSPI_MIPI3_BASE                                              (MMRF_BSI_TOP_BASE + MMRF_BSI_ARBSPI_MIPI3_OFFSET)

#define MMRF_RFIC1_BSISPI_PORT_PARAM                                            ((APBADDR32)(MMRF_BSI_ARBSPI_RFIC1_BASE + 0x0004))
#define MMRF_RFIC1_BSISPI_SW_MODE                                               ((APBADDR32)(MMRF_BSI_ARBSPI_RFIC1_BASE + 0x0008))
#define MMRF_RFIC1_BSISPI_IC0_PARAM1                                            ((APBADDR32)(MMRF_BSI_ARBSPI_RFIC1_BASE + 0x0010))
#define MMRF_RFIC1_BSISPI_IC0_PARAM2                                            ((APBADDR32)(MMRF_BSI_ARBSPI_RFIC1_BASE + 0x0014))
#define MMRF_RFIC1_BSISPI_IC1_PARAM1                                            ((APBADDR32)(MMRF_BSI_ARBSPI_RFIC1_BASE + 0x0020))
#define MMRF_RFIC1_BSISPI_IC1_PARAM2                                            ((APBADDR32)(MMRF_BSI_ARBSPI_RFIC1_BASE + 0x0024))
#define MMRF_RFIC1_BSISPI_LOGGER_PARAM                                          ((APBADDR32)(MMRF_BSI_ARBSPI_RFIC1_BASE + 0x0030))
#define MMRF_RFIC1_BSISPI_LOGGER_DATA_L(n)                                      ((APBADDR32)(MMRF_BSI_ARBSPI_RFIC1_BASE + 0x0100 + (n)*8))   //n is from 0 to 127
#define MMRF_RFIC1_BSISPI_LOGGER_DATA_H(n)                                      ((APBADDR32)(MMRF_BSI_ARBSPI_RFIC1_BASE + 0x0104 + (n)*8))   //n is from 0 to 127

#define MMRF_PMIC_BSISPI_PORT_PARAM                                             ((APBADDR32)(MMRF_BSI_ARBSPI_PMIC_BASE + 0x0004))
#define MMRF_PMIC_BSISPI_SW_MODE                                                ((APBADDR32)(MMRF_BSI_ARBSPI_PMIC_BASE + 0x0008))
#define MMRF_PMIC_BSISPI_IC0_PARAM1                                             ((APBADDR32)(MMRF_BSI_ARBSPI_PMIC_BASE + 0x0010))
#define MMRF_PMIC_BSISPI_IC0_PARAM2                                             ((APBADDR32)(MMRF_BSI_ARBSPI_PMIC_BASE + 0x0014))
#define MMRF_PMIC_BSISPI_IC1_PARAM1                                             ((APBADDR32)(MMRF_BSI_ARBSPI_PMIC_BASE + 0x0020))
#define MMRF_PMIC_BSISPI_IC1_PARAM2                                             ((APBADDR32)(MMRF_BSI_ARBSPI_PMIC_BASE + 0x0024))
#define MMRF_PMIC_BSISPI_LOGGER_PARAM                                           ((APBADDR32)(MMRF_BSI_ARBSPI_PMIC_BASE + 0x0030))
#define MMRF_PMIC_BSISPI_LOGGER_DATA_L(n)                                       ((APBADDR32)(MMRF_BSI_ARBSPI_PMIC_BASE + 0x0100 + (n)*8))   //n is from 0 to 127
#define MMRF_PMIC_BSISPI_LOGGER_DATA_H(n)                                       ((APBADDR32)(MMRF_BSI_ARBSPI_PMIC_BASE + 0x0104 + (n)*8))   //n is from 0 to 127

#define MMRF_MIPI0_BSISPI_PORT_PARAM                                            ((APBADDR32)(MMRF_BSI_ARBSPI_MIPI0_BASE + 0x0004))
#define MMRF_MIPI0_BSISPI_SW_MODE                                               ((APBADDR32)(MMRF_BSI_ARBSPI_MIPI0_BASE + 0x0008))
#define MMRF_MIPI0_BSISPI_IC0_PARAM1                                            ((APBADDR32)(MMRF_BSI_ARBSPI_MIPI0_BASE + 0x0010))
#define MMRF_MIPI0_BSISPI_IC0_PARAM2                                            ((APBADDR32)(MMRF_BSI_ARBSPI_MIPI0_BASE + 0x0014))
#define MMRF_MIPI0_BSISPI_IC1_PARAM1                                            ((APBADDR32)(MMRF_BSI_ARBSPI_MIPI0_BASE + 0x0020))
#define MMRF_MIPI0_BSISPI_IC1_PARAM2                                            ((APBADDR32)(MMRF_BSI_ARBSPI_MIPI0_BASE + 0x0024))
#define MMRF_MIPI0_BSISPI_LOGGER_PARAM                                          ((APBADDR32)(MMRF_BSI_ARBSPI_MIPI0_BASE + 0x0030))
#define MMRF_MIPI0_BSISPI_LOGGER_DATA_L(n)                                      ((APBADDR32)(MMRF_BSI_ARBSPI_MIPI0_BASE + 0x0100 + (n)*8))   //n is from 0 to 127
#define MMRF_MIPI0_BSISPI_LOGGER_DATA_H(n)                                      ((APBADDR32)(MMRF_BSI_ARBSPI_MIPI0_BASE + 0x0104 + (n)*8))   //n is from 0 to 127

#define MMRF_MIPI1_BSISPI_PORT_PARAM                                            ((APBADDR32)(MMRF_BSI_ARBSPI_MIPI1_BASE + 0x0004))
#define MMRF_MIPI1_BSISPI_SW_MODE                                               ((APBADDR32)(MMRF_BSI_ARBSPI_MIPI1_BASE + 0x0008))
#define MMRF_MIPI1_BSISPI_IC0_PARAM1                                            ((APBADDR32)(MMRF_BSI_ARBSPI_MIPI1_BASE + 0x0010))
#define MMRF_MIPI1_BSISPI_IC0_PARAM2                                            ((APBADDR32)(MMRF_BSI_ARBSPI_MIPI1_BASE + 0x0014))
#define MMRF_MIPI1_BSISPI_IC1_PARAM1                                            ((APBADDR32)(MMRF_BSI_ARBSPI_MIPI1_BASE + 0x0020))
#define MMRF_MIPI1_BSISPI_IC1_PARAM2                                            ((APBADDR32)(MMRF_BSI_ARBSPI_MIPI1_BASE + 0x0024))
#define MMRF_MIPI1_BSISPI_LOGGER_PARAM                                          ((APBADDR32)(MMRF_BSI_ARBSPI_MIPI1_BASE + 0x0030))
#define MMRF_MIPI1_BSISPI_LOGGER_DATA_L(n)                                      ((APBADDR32)(MMRF_BSI_ARBSPI_MIPI1_BASE + 0x0100 + (n)*8))   //n is from 0 to 127
#define MMRF_MIPI1_BSISPI_LOGGER_DATA_H(n)                                      ((APBADDR32)(MMRF_BSI_ARBSPI_MIPI1_BASE + 0x0104 + (n)*8))   //n is from 0 to 127

#define MMRF_MIPI2_BSISPI_PORT_PARAM                                            ((APBADDR32)(MMRF_BSI_ARBSPI_MIPI2_BASE + 0x0004))
#define MMRF_MIPI2_BSISPI_SW_MODE                                               ((APBADDR32)(MMRF_BSI_ARBSPI_MIPI2_BASE + 0x0008))
#define MMRF_MIPI2_BSISPI_IC0_PARAM1                                            ((APBADDR32)(MMRF_BSI_ARBSPI_MIPI2_BASE + 0x0010))
#define MMRF_MIPI2_BSISPI_IC0_PARAM2                                            ((APBADDR32)(MMRF_BSI_ARBSPI_MIPI2_BASE + 0x0014))
#define MMRF_MIPI2_BSISPI_IC1_PARAM1                                            ((APBADDR32)(MMRF_BSI_ARBSPI_MIPI2_BASE + 0x0020))
#define MMRF_MIPI2_BSISPI_IC1_PARAM2                                            ((APBADDR32)(MMRF_BSI_ARBSPI_MIPI2_BASE + 0x0024))
#define MMRF_MIPI2_BSISPI_LOGGER_PARAM                                          ((APBADDR32)(MMRF_BSI_ARBSPI_MIPI2_BASE + 0x0030))
#define MMRF_MIPI2_BSISPI_LOGGER_DATA_L(n)                                      ((APBADDR32)(MMRF_BSI_ARBSPI_MIPI2_BASE + 0x0100 + (n)*8))   //n is from 0 to 127
#define MMRF_MIPI2_BSISPI_LOGGER_DATA_H(n)                                      ((APBADDR32)(MMRF_BSI_ARBSPI_MIPI2_BASE + 0x0104 + (n)*8))   //n is from 0 to 127

#define MMRF_MIPI3_BSISPI_PORT_PARAM                                            ((APBADDR32)(MMRF_BSI_ARBSPI_MIPI3_BASE + 0x0004))
#define MMRF_MIPI3_BSISPI_SW_MODE                                               ((APBADDR32)(MMRF_BSI_ARBSPI_MIPI3_BASE + 0x0008))
#define MMRF_MIPI3_BSISPI_IC0_PARAM1                                            ((APBADDR32)(MMRF_BSI_ARBSPI_MIPI3_BASE + 0x0010))
#define MMRF_MIPI3_BSISPI_IC0_PARAM2                                            ((APBADDR32)(MMRF_BSI_ARBSPI_MIPI3_BASE + 0x0014))
#define MMRF_MIPI3_BSISPI_IC1_PARAM1                                            ((APBADDR32)(MMRF_BSI_ARBSPI_MIPI3_BASE + 0x0020))
#define MMRF_MIPI3_BSISPI_IC1_PARAM2                                            ((APBADDR32)(MMRF_BSI_ARBSPI_MIPI3_BASE + 0x0024))
#define MMRF_MIPI3_BSISPI_LOGGER_PARAM                                          ((APBADDR32)(MMRF_BSI_ARBSPI_MIPI3_BASE + 0x0030))
#define MMRF_MIPI3_BSISPI_LOGGER_DATA_L(n)                                      ((APBADDR32)(MMRF_BSI_ARBSPI_MIPI3_BASE + 0x0100 + (n)*8))   //n is from 0 to 127
#define MMRF_MIPI3_BSISPI_LOGGER_DATA_H(n)                                      ((APBADDR32)(MMRF_BSI_ARBSPI_MIPI3_BASE + 0x0104 + (n)*8))   //n is from 0 to 127

#define MMRF_BSI_MM_IMM_MD1_RFIC1_CONF                                          ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0004))
#define MMRF_BSI_MM_IMM_MD1_RFIC1_WDATA_1                                       ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0008))
#define MMRF_BSI_MM_IMM_MD1_RFIC1_STATUS                                        ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x000C))
#define MMRF_BSI_MM_IMM_MD1_RFIC1_RDAT_L                                        ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0010))
#define MMRF_BSI_MM_IMM_MD1_RFIC1_RDAT_H                                        ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0014))
#define MMRF_BSI_MM_IMM_MD1_RFIC2_CONF                                          ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0020))
#define MMRF_BSI_MM_IMM_MD1_RFIC2_WDATA_1                                       ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0024))
#define MMRF_BSI_MM_IMM_MD1_RFIC2_STATUS                                        ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0028))
#define MMRF_BSI_MM_IMM_MD1_RFIC2_RDAT_L                                        ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x002C))
#define MMRF_BSI_MM_IMM_MD1_RFIC2_RDAT_H                                        ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0030))
#define MMRF_BSI_MM_IMM_MD1_MIPI0_CONF                                          ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0060))
#define MMRF_BSI_MM_IMM_MD1_MIPI0_WDATA_1                                       ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0064))
#define MMRF_BSI_MM_IMM_MD1_MIPI0_RW_LEN_1                                      ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0068))
#define MMRF_BSI_MM_IMM_MD1_MIPI0_WDATA_2                                       ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x006C))
#define MMRF_BSI_MM_IMM_MD1_MIPI0_RW_LEN_2                                      ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0070))
#define MMRF_BSI_MM_IMM_MD1_MIPI0_STATUS                                        ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0074))
#define MMRF_BSI_MM_IMM_MD1_MIPI0_RDAT_L                                        ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0078))
#define MMRF_BSI_MM_IMM_MD1_MIPI0_RDAT_H                                        ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x007C))
#define MMRF_BSI_MM_IMM_MD1_MIPI1_CONF                                          ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0080))
#define MMRF_BSI_MM_IMM_MD1_MIPI1_WDATA_1                                       ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0084))
#define MMRF_BSI_MM_IMM_MD1_MIPI1_RW_LEN_1                                      ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0088))
#define MMRF_BSI_MM_IMM_MD1_MIPI1_WDATA_2                                       ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x008C))
#define MMRF_BSI_MM_IMM_MD1_MIPI1_RW_LEN_2                                      ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0090))
#define MMRF_BSI_MM_IMM_MD1_MIPI1_STATUS                                        ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0094))
#define MMRF_BSI_MM_IMM_MD1_MIPI1_RDAT_L                                        ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0098))
#define MMRF_BSI_MM_IMM_MD1_MIPI1_RDAT_H                                        ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x009C))
#define MMRF_BSI_MM_IMM_MD1_MIPI2_CONF                                          ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x00A0))
#define MMRF_BSI_MM_IMM_MD1_MIPI2_WDATA_1                                       ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x00A4))
#define MMRF_BSI_MM_IMM_MD1_MIPI2_RW_LEN_1                                      ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x00A8))
#define MMRF_BSI_MM_IMM_MD1_MIPI2_WDATA_2                                       ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x00AC))
#define MMRF_BSI_MM_IMM_MD1_MIPI2_RW_LEN_2                                      ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x00B0))
#define MMRF_BSI_MM_IMM_MD1_MIPI2_STATUS                                        ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x00B4))
#define MMRF_BSI_MM_IMM_MD1_MIPI2_RDAT_L                                        ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x00B8))
#define MMRF_BSI_MM_IMM_MD1_MIPI2_RDAT_H                                        ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x00BC))
#define MMRF_BSI_MM_IMM_MD1_MIPI3_CONF                                          ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x00C0))
#define MMRF_BSI_MM_IMM_MD1_MIPI3_WDATA_1                                       ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x00C4))
#define MMRF_BSI_MM_IMM_MD1_MIPI3_RW_LEN_1                                      ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x00C8))
#define MMRF_BSI_MM_IMM_MD1_MIPI3_WDATA_2                                       ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x00CC))
#define MMRF_BSI_MM_IMM_MD1_MIPI3_RW_LEN_2                                      ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x00D0))
#define MMRF_BSI_MM_IMM_MD1_MIPI3_STATUS                                        ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x00D4))
#define MMRF_BSI_MM_IMM_MD1_MIPI3_RDAT_L                                        ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x00D8))
#define MMRF_BSI_MM_IMM_MD1_MIPI3_RDAT_H                                        ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x00DC))
#define MMRF_BSI_MM_IMM_MD1_MIPI4_CONF                                          ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x00E0))
#define MMRF_BSI_MM_IMM_MD1_MIPI4_WDATA_1                                       ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x00E4))
#define MMRF_BSI_MM_IMM_MD1_MIPI4_RW_LEN_1                                      ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x00E8))
#define MMRF_BSI_MM_IMM_MD1_MIPI4_WDATA_2                                       ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x00EC))
#define MMRF_BSI_MM_IMM_MD1_MIPI4_RW_LEN_2                                      ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x00F0))
#define MMRF_BSI_MM_IMM_MD1_MIPI4_STATUS                                        ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x00F4))
#define MMRF_BSI_MM_IMM_MD1_MIPI4_RDAT_L                                        ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x00F8))
#define MMRF_BSI_MM_IMM_MD1_MIPI4_RDAT_H                                        ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x00FC))
#define MMRF_BSI_MM_L1CORE_PMIC_CONF                                            ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0100))
#define MMRF_BSI_MM_L1CORE_PMIC_WDATA_1                                         ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0104))
#define MMRF_BSI_MM_L1CORE_PMIC_STATUS                                          ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0108))
#define MMRF_BSI_MM_L1CORE_PMIC_RDAT_L                                          ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x010C))
#define MMRF_BSI_MM_L1CORE_PMIC_RDAT_H                                          ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0110))
#define MMRF_BSI_MM_PCORE_PMIC_CONF                                             ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0120))
#define MMRF_BSI_MM_PCORE_PMIC_WDATA_1                                          ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0124))
#define MMRF_BSI_MM_PCORE_PMIC_STATUS                                           ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0128))
#define MMRF_BSI_MM_PCORE_PMIC_RDAT_L                                           ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x012C))
#define MMRF_BSI_MM_PCORE_PMIC_RDAT_H                                           ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0130))
#define MMRF_BSI_MM_IDC_RFICON_WDATA                                            ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0140))
#define MMRF_BSI_MM_IDC_RFICOFF_WDATA                                           ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0144))
#define MMRF_BSI_MM_IDC_RFIC_CONF                                               ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0148))
#define MMRF_BSI_MM_AP2RFIC_WDATA                                               ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0160))
#define MMRF_BSI_MM_AP2RFIC_SHIFT                                               ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0164))
#define MMRF_BSI_MM_IMM_MD2_RFIC1_CONF                                          ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0204))
#define MMRF_BSI_MM_IMM_MD2_RFIC1_WDATA_1                                       ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0208))
#define MMRF_BSI_MM_IMM_MD2_RFIC1_STATUS                                        ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x020C))
#define MMRF_BSI_MM_IMM_MD2_RFIC1_RDAT_L                                        ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0210))
#define MMRF_BSI_MM_IMM_MD2_RFIC1_RDAT_H                                        ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0214))
#define MMRF_BSI_MM_IMM_MD2_RFIC2_CONF                                          ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0220))
#define MMRF_BSI_MM_IMM_MD2_RFIC2_WDATA_1                                       ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0224))
#define MMRF_BSI_MM_IMM_MD2_RFIC2_STATUS                                        ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0228))
#define MMRF_BSI_MM_IMM_MD2_RFIC2_RDAT_L                                        ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x022C))
#define MMRF_BSI_MM_IMM_MD2_RFIC2_RDAT_H                                        ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0230))
#define MMRF_BSI_MM_IMM_MD2_MIPI0_CONF                                          ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0260))
#define MMRF_BSI_MM_IMM_MD2_MIPI0_WDATA_1                                       ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0264))
#define MMRF_BSI_MM_IMM_MD2_MIPI0_RW_LEN_1                                      ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0268))
#define MMRF_BSI_MM_IMM_MD2_MIPI0_WDATA_2                                       ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x026C))
#define MMRF_BSI_MM_IMM_MD2_MIPI0_RW_LEN_2                                      ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0270))
#define MMRF_BSI_MM_IMM_MD2_MIPI0_STATUS                                        ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0274))
#define MMRF_BSI_MM_IMM_MD2_MIPI0_RDAT_L                                        ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0278))
#define MMRF_BSI_MM_IMM_MD2_MIPI0_RDAT_H                                        ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x027C))
#define MMRF_BSI_MM_IMM_MD2_MIPI1_CONF                                          ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0280))
#define MMRF_BSI_MM_IMM_MD2_MIPI1_WDATA_1                                       ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0284))
#define MMRF_BSI_MM_IMM_MD2_MIPI1_RW_LEN_1                                      ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0288))
#define MMRF_BSI_MM_IMM_MD2_MIPI1_WDATA_2                                       ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x028C))
#define MMRF_BSI_MM_IMM_MD2_MIPI1_RW_LEN_2                                      ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0290))
#define MMRF_BSI_MM_IMM_MD2_MIPI1_STATUS                                        ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0294))
#define MMRF_BSI_MM_IMM_MD2_MIPI1_RDAT_L                                        ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0298))
#define MMRF_BSI_MM_IMM_MD2_MIPI1_RDAT_H                                        ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x029C))
#define MMRF_BSI_MM_IMM_MD2_MIPI2_CONF                                          ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x02A0))
#define MMRF_BSI_MM_IMM_MD2_MIPI2_WDATA_1                                       ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x02A4))
#define MMRF_BSI_MM_IMM_MD2_MIPI2_RW_LEN_1                                      ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x02A8))
#define MMRF_BSI_MM_IMM_MD2_MIPI2_WDATA_2                                       ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x02AC))
#define MMRF_BSI_MM_IMM_MD2_MIPI2_RW_LEN_2                                      ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x02B0))
#define MMRF_BSI_MM_IMM_MD2_MIPI2_STATUS                                        ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x02B4))
#define MMRF_BSI_MM_IMM_MD2_MIPI2_RDAT_L                                        ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x02B8))
#define MMRF_BSI_MM_IMM_MD2_MIPI2_RDAT_H                                        ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x02BC))
#define MMRF_BSI_MM_IMM_MD2_MIPI3_CONF                                          ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x02C0))
#define MMRF_BSI_MM_IMM_MD2_MIPI3_WDATA_1                                       ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x02C4))
#define MMRF_BSI_MM_IMM_MD2_MIPI3_RW_LEN_1                                      ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x02C8))
#define MMRF_BSI_MM_IMM_MD2_MIPI3_WDATA_2                                       ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x02CC))
#define MMRF_BSI_MM_IMM_MD2_MIPI3_RW_LEN_2                                      ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x02D0))
#define MMRF_BSI_MM_IMM_MD2_MIPI3_STATUS                                        ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x02D4))
#define MMRF_BSI_MM_IMM_MD2_MIPI3_RDAT_L                                        ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x02D8))
#define MMRF_BSI_MM_IMM_MD2_MIPI3_RDAT_H                                        ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x02DC))
#define MMRF_BSI_MM_IMM_MD2_MIPI4_CONF                                          ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x02E0))
#define MMRF_BSI_MM_IMM_MD2_MIPI4_WDATA_1                                       ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x02E4))
#define MMRF_BSI_MM_IMM_MD2_MIPI4_RW_LEN_1                                      ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x02E8))
#define MMRF_BSI_MM_IMM_MD2_MIPI4_WDATA_2                                       ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x02EC))
#define MMRF_BSI_MM_IMM_MD2_MIPI4_RW_LEN_2                                      ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x02F0))
#define MMRF_BSI_MM_IMM_MD2_MIPI4_STATUS                                        ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x02F4))
#define MMRF_BSI_MM_IMM_MD2_MIPI4_RDAT_L                                        ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x02F8))
#define MMRF_BSI_MM_IMM_MD2_MIPI4_RDAT_H                                        ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x02FC))
#define MMRF_BSI_MM_IMM_MD2_PMIC_CONF                                           ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0300))
#define MMRF_BSI_MM_IMM_MD2_PMIC_WDATA_1                                        ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0304))
#define MMRF_BSI_MM_IMM_MD2_PMIC_STATUS                                         ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0308))
#define MMRF_BSI_MM_IMM_MD2_PMIC_RDAT_L                                         ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x030C))
#define MMRF_BSI_MM_IMM_MD2_PMIC_RDAT_H                                         ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0310))
#define MMRF_BSI_MM_IMM_MD3_RFIC1_CONF                                          ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0404))
#define MMRF_BSI_MM_IMM_MD3_RFIC1_WDATA_1                                       ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0408))
#define MMRF_BSI_MM_IMM_MD3_RFIC1_STATUS                                        ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x040C))
#define MMRF_BSI_MM_IMM_MD3_RFIC1_RDAT_L                                        ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0410))
#define MMRF_BSI_MM_IMM_MD3_RFIC1_RDAT_H                                        ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0414))
#define MMRF_BSI_MM_IMM_MD3_RFIC2_CONF                                          ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0420))
#define MMRF_BSI_MM_IMM_MD3_RFIC2_WDATA_1                                       ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0424))
#define MMRF_BSI_MM_IMM_MD3_RFIC2_STATUS                                        ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0428))
#define MMRF_BSI_MM_IMM_MD3_RFIC2_RDAT_L                                        ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x042C))
#define MMRF_BSI_MM_IMM_MD3_RFIC2_RDAT_H                                        ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0430))
#define MMRF_BSI_MM_IMM_MD3_MIPI0_CONF                                          ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0460))
#define MMRF_BSI_MM_IMM_MD3_MIPI0_WDATA_1                                       ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0464))
#define MMRF_BSI_MM_IMM_MD3_MIPI0_RW_LEN_1                                      ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0468))
#define MMRF_BSI_MM_IMM_MD3_MIPI0_WDATA_2                                       ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x046C))
#define MMRF_BSI_MM_IMM_MD3_MIPI0_RW_LEN_2                                      ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0470))
#define MMRF_BSI_MM_IMM_MD3_MIPI0_STATUS                                        ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0474))
#define MMRF_BSI_MM_IMM_MD3_MIPI0_RDAT_L                                        ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0478))
#define MMRF_BSI_MM_IMM_MD3_MIPI0_RDAT_H                                        ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x047C))
#define MMRF_BSI_MM_IMM_MD3_MIPI1_CONF                                          ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0480))
#define MMRF_BSI_MM_IMM_MD3_MIPI1_WDATA_1                                       ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0484))
#define MMRF_BSI_MM_IMM_MD3_MIPI1_RW_LEN_1                                      ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0488))
#define MMRF_BSI_MM_IMM_MD3_MIPI1_WDATA_2                                       ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x048C))
#define MMRF_BSI_MM_IMM_MD3_MIPI1_RW_LEN_2                                      ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0490))
#define MMRF_BSI_MM_IMM_MD3_MIPI1_STATUS                                        ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0494))
#define MMRF_BSI_MM_IMM_MD3_MIPI1_RDAT_L                                        ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0498))
#define MMRF_BSI_MM_IMM_MD3_MIPI1_RDAT_H                                        ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x049C))
#define MMRF_BSI_MM_IMM_MD3_MIPI2_CONF                                          ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x04A0))
#define MMRF_BSI_MM_IMM_MD3_MIPI2_WDATA_1                                       ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x04A4))
#define MMRF_BSI_MM_IMM_MD3_MIPI2_RW_LEN_1                                      ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x04A8))
#define MMRF_BSI_MM_IMM_MD3_MIPI2_WDATA_2                                       ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x04AC))
#define MMRF_BSI_MM_IMM_MD3_MIPI2_RW_LEN_2                                      ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x04B0))
#define MMRF_BSI_MM_IMM_MD3_MIPI2_STATUS                                        ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x04B4))
#define MMRF_BSI_MM_IMM_MD3_MIPI2_RDAT_L                                        ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x04B8))
#define MMRF_BSI_MM_IMM_MD3_MIPI2_RDAT_H                                        ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x04BC))
#define MMRF_BSI_MM_IMM_MD3_MIPI3_CONF                                          ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x04C0))
#define MMRF_BSI_MM_IMM_MD3_MIPI3_WDATA_1                                       ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x04C4))
#define MMRF_BSI_MM_IMM_MD3_MIPI3_RW_LEN_1                                      ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x04C8))
#define MMRF_BSI_MM_IMM_MD3_MIPI3_WDATA_2                                       ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x04CC))
#define MMRF_BSI_MM_IMM_MD3_MIPI3_RW_LEN_2                                      ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x04D0))
#define MMRF_BSI_MM_IMM_MD3_MIPI3_STATUS                                        ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x04D4))
#define MMRF_BSI_MM_IMM_MD3_MIPI3_RDAT_L                                        ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x04D8))
#define MMRF_BSI_MM_IMM_MD3_MIPI3_RDAT_H                                        ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x04DC))
#define MMRF_BSI_MM_IMM_MD3_MIPI4_CONF                                          ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x04E0))
#define MMRF_BSI_MM_IMM_MD3_MIPI4_WDATA_1                                       ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x04E4))
#define MMRF_BSI_MM_IMM_MD3_MIPI4_RW_LEN_1                                      ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x04E8))
#define MMRF_BSI_MM_IMM_MD3_MIPI4_WDATA_2                                       ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x04EC))
#define MMRF_BSI_MM_IMM_MD3_MIPI4_RW_LEN_2                                      ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x04F0))
#define MMRF_BSI_MM_IMM_MD3_MIPI4_STATUS                                        ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x04F4))
#define MMRF_BSI_MM_IMM_MD3_MIPI4_RDAT_L                                        ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x04F8))
#define MMRF_BSI_MM_IMM_MD3_MIPI4_RDAT_H                                        ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x04FC))
#define MMRF_BSI_MM_IMM_MD3_PMIC_CONF                                           ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0500))
#define MMRF_BSI_MM_IMM_MD3_PMIC_WDATA_1                                        ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0504))
#define MMRF_BSI_MM_IMM_MD3_PMIC_STATUS                                         ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0508))
#define MMRF_BSI_MM_IMM_MD3_PMIC_RDAT_L                                         ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x050C))
#define MMRF_BSI_MM_IMM_MD3_PMIC_RDAT_H                                         ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0510))
#define MMRF_BSI_MM_RFPOR_EVT_ENA                                               ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0600))
#define MMRF_BSI_MM_RFPOR_GLOFST_SEL                                            ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0604))
#define MMRF_BSI_MM_RFPOR_CONF                                                  ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0608))
#define MMRF_BSI_MM_RFPOR_STATUS                                                ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x060C))
#define MMRF_BSI_MM_RFPOR_STATUS_CLR                                            ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0610))
#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_CLR                                     ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0620))
#define MMRF_BSI_MM_IMM_MD1_READ_STATUS                                         ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0624))
#define MMRF_BSI_MM_IMM_MD2_READ_STATUS_CLR                                     ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0630))
#define MMRF_BSI_MM_IMM_MD2_READ_STATUS                                         ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0634))
#define MMRF_BSI_MM_IMM_MD3_READ_STATUS_CLR                                     ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0640))
#define MMRF_BSI_MM_IMM_MD3_READ_STATUS                                         ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0644))
#define MMRF_BSI_MM_EVENT_OFFSET(n)                                             ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0700 + (n)*8))   //n is from 0 to 15
#define MMRF_BSI_MM_EVENT_CON(n)                                                ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x0704 + (n)*8))   //n is from 0 to 15   
#define MMRF_BSI_MM_RFPOR_DATA(n)                                               ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x1000 + (n)*8))   //n is from 0 to 127
#define MMRF_BSI_MM_RFPOR_MIPI_CONF(n)                                          ((APBADDR32)(MMRF_BSI_MM_REG_BASE + 0x1004 + (n)*8))   //n is from 0 to 127

/*=================================================================================================================================*/
#define MMRF_BPI_TOP_OUT_OR_3100                                                ((APBADDR32)(MMRF_BPI_TOP_REG_BASE + 0x0004))
#define MMRF_BPI_TOP_OUT_OR_4732                                                ((APBADDR32)(MMRF_BPI_TOP_REG_BASE + 0x0008))
#define MMRF_BPI_TOP_OUT_AND_3100                                               ((APBADDR32)(MMRF_BPI_TOP_REG_BASE + 0x000C))
#define MMRF_BPI_TOP_OUT_AND_4732                                               ((APBADDR32)(MMRF_BPI_TOP_REG_BASE + 0x0010))
#define MMRF_BPI_TOP_ENABLE_MD1_G_3100                                          ((APBADDR32)(MMRF_BPI_TOP_REG_BASE + 0x0014))
#define MMRF_BPI_TOP_ENABLE_MD1_G_4732                                          ((APBADDR32)(MMRF_BPI_TOP_REG_BASE + 0x0018))
#define MMRF_BPI_TOP_ENABLE_MD1_W_3100                                          ((APBADDR32)(MMRF_BPI_TOP_REG_BASE + 0x001C))
#define MMRF_BPI_TOP_ENABLE_MD1_W_4732                                          ((APBADDR32)(MMRF_BPI_TOP_REG_BASE + 0x0020))
#define MMRF_BPI_TOP_ENABLE_MD1_T_3100                                          ((APBADDR32)(MMRF_BPI_TOP_REG_BASE + 0x0024))
#define MMRF_BPI_TOP_ENABLE_MD1_T_4732                                          ((APBADDR32)(MMRF_BPI_TOP_REG_BASE + 0x0028))
#define MMRF_BPI_TOP_ENABLE_MD1_L_3100                                          ((APBADDR32)(MMRF_BPI_TOP_REG_BASE + 0x002C))
#define MMRF_BPI_TOP_ENABLE_MD1_L_4732                                          ((APBADDR32)(MMRF_BPI_TOP_REG_BASE + 0x0030))
#define MMRF_BPI_TOP_ENABLE_MD2_G_3100                                          ((APBADDR32)(MMRF_BPI_TOP_REG_BASE + 0x0034))
#define MMRF_BPI_TOP_ENABLE_MD2_G_4732                                          ((APBADDR32)(MMRF_BPI_TOP_REG_BASE + 0x0038))
#define MMRF_BPI_TOP_ENABLE_MD2_W_3100                                          ((APBADDR32)(MMRF_BPI_TOP_REG_BASE + 0x003C))
#define MMRF_BPI_TOP_ENABLE_MD2_W_4732                                          ((APBADDR32)(MMRF_BPI_TOP_REG_BASE + 0x0040))
#define MMRF_BPI_TOP_ENABLE_MD3_C_3100                                          ((APBADDR32)(MMRF_BPI_TOP_REG_BASE + 0x0044))
#define MMRF_BPI_TOP_ENABLE_MD3_C_4732                                          ((APBADDR32)(MMRF_BPI_TOP_REG_BASE + 0x0048))
#define MMRF_BPI_TOP_CONFLICT_FLAG                                              ((APBADDR32)(MMRF_BPI_TOP_REG_BASE + 0x004C))
#define MMRF_BPI_TOP_MD1_G_CONFLICT_BUS_DATA_3100                               ((APBADDR32)(MMRF_BPI_TOP_REG_BASE + 0x0050))
#define MMRF_BPI_TOP_MD1_G_CONFLICT_BUS_DATA_4732                               ((APBADDR32)(MMRF_BPI_TOP_REG_BASE + 0x0054))
#define MMRF_BPI_TOP_MD1_W_CONFLICT_BUS_DATA_3100                               ((APBADDR32)(MMRF_BPI_TOP_REG_BASE + 0x0058))
#define MMRF_BPI_TOP_MD1_W_CONFLICT_BUS_DATA_4732                               ((APBADDR32)(MMRF_BPI_TOP_REG_BASE + 0x005C))
#define MMRF_BPI_TOP_MD1_T_CONFLICT_BUS_DATA_3100                               ((APBADDR32)(MMRF_BPI_TOP_REG_BASE + 0x0060))
#define MMRF_BPI_TOP_MD1_T_CONFLICT_BUS_DATA_4732                               ((APBADDR32)(MMRF_BPI_TOP_REG_BASE + 0x0064))
#define MMRF_BPI_TOP_MD1_L_CONFLICT_BUS_DATA_3100                               ((APBADDR32)(MMRF_BPI_TOP_REG_BASE + 0x0068))
#define MMRF_BPI_TOP_MD1_L_CONFLICT_BUS_DATA_4732                               ((APBADDR32)(MMRF_BPI_TOP_REG_BASE + 0x006C))
#define MMRF_BPI_TOP_MD2_G_CONFLICT_BUS_DATA_3100                               ((APBADDR32)(MMRF_BPI_TOP_REG_BASE + 0x0070))
#define MMRF_BPI_TOP_MD2_G_CONFLICT_BUS_DATA_4732                               ((APBADDR32)(MMRF_BPI_TOP_REG_BASE + 0x0074))
#define MMRF_BPI_TOP_MD2_W_CONFLICT_BUS_DATA_3100                               ((APBADDR32)(MMRF_BPI_TOP_REG_BASE + 0x0078))
#define MMRF_BPI_TOP_MD2_W_CONFLICT_BUS_DATA_4732                               ((APBADDR32)(MMRF_BPI_TOP_REG_BASE + 0x007C))
#define MMRF_BPI_TOP_MD3_C_CONFLICT_BUS_DATA_3100                               ((APBADDR32)(MMRF_BPI_TOP_REG_BASE + 0x0080))
#define MMRF_BPI_TOP_MD3_C_CONFLICT_BUS_DATA_4732                               ((APBADDR32)(MMRF_BPI_TOP_REG_BASE + 0x0084))
#define MMRF_BPI_TOP_BUS_OUT_3100                                               ((APBADDR32)(MMRF_BPI_TOP_REG_BASE + 0x0088))
#define MMRF_BPI_TOP_BUS_OUT_4732                                               ((APBADDR32)(MMRF_BPI_TOP_REG_BASE + 0x008C))
#define MMRF_BPI_TOP_MD1_G_DATA_3100                                            ((APBADDR32)(MMRF_BPI_TOP_REG_BASE + 0x0090))
#define MMRF_BPI_TOP_MD1_G_DATA_4732                                            ((APBADDR32)(MMRF_BPI_TOP_REG_BASE + 0x0094))
#define MMRF_BPI_TOP_MD1_W_DATA_3100                                            ((APBADDR32)(MMRF_BPI_TOP_REG_BASE + 0x0098))
#define MMRF_BPI_TOP_MD1_W_DATA_4732                                            ((APBADDR32)(MMRF_BPI_TOP_REG_BASE + 0x009C))
#define MMRF_BPI_TOP_MD1_T_DATA_3100                                            ((APBADDR32)(MMRF_BPI_TOP_REG_BASE + 0x00A0))
#define MMRF_BPI_TOP_MD1_T_DATA_4732                                            ((APBADDR32)(MMRF_BPI_TOP_REG_BASE + 0x00A4))
#define MMRF_BPI_TOP_MD1_L_DATA_3100                                            ((APBADDR32)(MMRF_BPI_TOP_REG_BASE + 0x00A8))
#define MMRF_BPI_TOP_MD1_L_DATA_4732                                            ((APBADDR32)(MMRF_BPI_TOP_REG_BASE + 0x00AC))
#define MMRF_BPI_TOP_MD2_G_DATA_3100                                            ((APBADDR32)(MMRF_BPI_TOP_REG_BASE + 0x00B0))
#define MMRF_BPI_TOP_MD2_G_DATA_4732                                            ((APBADDR32)(MMRF_BPI_TOP_REG_BASE + 0x00B4))
#define MMRF_BPI_TOP_MD2_W_DATA_3100                                            ((APBADDR32)(MMRF_BPI_TOP_REG_BASE + 0x00B8))
#define MMRF_BPI_TOP_MD2_W_DATA_4732                                            ((APBADDR32)(MMRF_BPI_TOP_REG_BASE + 0x00BC))
#define MMRF_BPI_TOP_MD3_C_DATA_3100                                            ((APBADDR32)(MMRF_BPI_TOP_REG_BASE + 0x00C0))
#define MMRF_BPI_TOP_MD3_C_DATA_4732                                            ((APBADDR32)(MMRF_BPI_TOP_REG_BASE + 0x00C4))

/*=================================================================================================================================*/
// DFESYS
#define MMRFC_DFESYS_CFG_SLAVE_BUS_CON0                                         ((APBADDR32)(MMRFC_DFESYS_CFG_REG_BASE + 0x0100))

/*=================================================================================================================================*/
// MMRFC TXK CTRL
#define MMRFC_TXK_CTRL_SW_TRG0                                                  ((APBADDR32)(MMRFC_DFE_WTL_TXK_REG_BASE + 0x0004))
#define MMRFC_TXK_CTRL_SW_TRG1                                                  ((APBADDR32)(MMRFC_DFE_WTL_TXK_REG_BASE + 0x0008))
#define MMRFC_TXK_CTRL_ADDA                                                     ((APBADDR32)(MMRFC_DFE_WTL_TXK_REG_BASE + 0x000C))
#define MMRFC_TXK_CTRL_SW_MODE                                                  ((APBADDR32)(MMRFC_DFE_WTL_TXK_REG_BASE + 0x0010))
#define MMRFC_TXK_CTRL_CON                                                      ((APBADDR32)(MMRFC_DFE_WTL_TXK_REG_BASE + 0x0020))
#define MMRFC_TXK_CTRL_CON1                                                     ((APBADDR32)(MMRFC_DFE_WTL_TXK_REG_BASE + 0x0024))
#define MMRFC_W_TXK_CTRL_GLO(n)                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_REG_BASE + 0x0100 + (n)*4))   //n is from 0 to 3
#define MMRFC_W_TXK_CTRL_CON                                                    ((APBADDR32)(MMRFC_DFE_WTL_TXK_REG_BASE + 0x0120))
#define MMRFC_L_TXK_CTRL_GLO(n)                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_REG_BASE + 0x0200 + (n)*4))   //n is from 0 to 1
#define MMRFC_L_TXK_CTRL_CON                                                    ((APBADDR32)(MMRFC_DFE_WTL_TXK_REG_BASE + 0x0220))
#define MMRFC_T_TXK_CTRL_GLO_0                                                  ((APBADDR32)(MMRFC_DFE_WTL_TXK_REG_BASE + 0x0300))
#define MMRFC_T_TXK_CTRL_CON                                                    ((APBADDR32)(MMRFC_DFE_WTL_TXK_REG_BASE + 0x0320))

/*=================================================================================================================================*/
// MMRFC TXK MEAS
#define MMRFC_DELAY_SW                                                          ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0000))
#define MMRFC_TXK_SWRST                                                         ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0004))
#define MMRFC_DBG0                                                              ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0008))
#define MMRFC_DET_DFE_CON                                                       ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0200))
#define MMRFC_DET_DFE_EQLPF_CON0                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0204))
#define MMRFC_DET_DFE_EQLPF_CON1                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0208))
#define MMRFC_DET_DFE_EQLPF_CON2                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x020C))
#define MMRFC_DET_DFE_EQLPF_CON3                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0210))
#define MMRFC_DET_DFE_EQLPF_CON4                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0214))
#define MMRFC_DET_DFE_EQLPF_CON5                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0218))
#define MMRFC_DET_DFE_EQLPF_CON6                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x021C))
#define MMRFC_DET_DFE_EQLPF_CON7                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0220))
#define MMRFC_DET_DFE_EQLPF_CON8                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0224))
#define MMRFC_DET_DFE_EQLPF_CON9                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0228))
#define MMRFC_DET_DFE_EQLPF_CON10                                               ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x022C))
#define MMRFC_DET_DFE_EQLPF_CON11                                               ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0230))
#define MMRFC_DET_DFE_DC_COMP0                                                  ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0234))
#define MMRFC_DET_DFE_DC_COMP1                                                  ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0238))
#define MMRFC_DET_DFE_DC_COMP2                                                  ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0240))
#define MMRFC_DET_DFE_FDIQ_COMP0                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0244))
#define MMRFC_DET_DFE_FDIQ_COMP1                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0248))
#define MMRFC_DET_DFE_FDIQ_COMP2                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x024C))
#define MMRFC_DET_DFE_FIIQ_COMP0                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0250))
#define MMRFC_DET_DFE_FIIQ_COMP1                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0254))
#define MMRFC_DET_DFE_ANTI                                                      ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0258))
#define MMRFC_DET_DFE_DC_CON                                                    ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x025C))
#define MMRFC_DET_DFE_RESULT_I                                                  ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0260))
#define MMRFC_DET_DFE_RESULT_Q                                                  ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0264))
#define MMRFC_RFK_DET_CON                                                       ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0300))
#define MMRFC_RFK_NCO_PHI_0                                                     ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0304))
#define MMRFC_RFK_NCO_PHI_1                                                     ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0308))
#define MMRFC_RFK_NCO_PHI_2                                                     ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x030C))
#define MMRFC_RFK_NCO_PHI_3                                                     ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0310))
#define MMRFC_RFK_DET_COMP                                                      ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0314))
#define MMRFC_RFK_RESULT_DET_ACC_I_SQR_0                                        ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x031C))
#define MMRFC_RFK_RESULT_DET_ACC_Q_SQR_0                                        ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0320))
#define MMRFC_RFK_RESULT_DET_ACC_I_0                                            ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0324))
#define MMRFC_RFK_RESULT_DET_ACC_Q_0                                            ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0328))
#define MMRFC_RFK_RESULT_DET_ACC_IQ_0                                           ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x032C))
#define MMRFC_RFK_RESULT_DET_ACC_I_SQR_1                                        ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0330))
#define MMRFC_RFK_RESULT_DET_ACC_Q_SQR_1                                        ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0334))
#define MMRFC_RFK_RESULT_DET_ACC_I_1                                            ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0338))
#define MMRFC_RFK_RESULT_DET_ACC_Q_1                                            ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x033C))
#define MMRFC_RFK_RESULT_DET_ACC_IQ_1                                           ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0340))
#define MMRFC_RFK_RESULT_NCO_ACC_I_P0                                           ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0344))
#define MMRFC_RFK_RESULT_NCO_ACC_I_N0                                           ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0348))
#define MMRFC_RFK_RESULT_NCO_ACC_Q_P0                                           ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x034C))
#define MMRFC_RFK_RESULT_NCO_ACC_Q_N0                                           ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0350))
#define MMRFC_RFK_RESULT_ACC_I_0                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0354))
#define MMRFC_RFK_RESULT_ACC_Q_0                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0358))
#define MMRFC_RFK_RESULT_NCO_ACC_I_P1                                           ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x035C))
#define MMRFC_RFK_RESULT_NCO_ACC_I_N1                                           ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0360))
#define MMRFC_RFK_RESULT_NCO_ACC_Q_P1                                           ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0364))
#define MMRFC_RFK_RESULT_NCO_ACC_Q_N1                                           ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0368))
#define MMRFC_RFK_RESULT_ACC_I_1                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x036C))
#define MMRFC_RFK_RESULT_ACC_Q_1                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0370))
#define MMRFC_RFK_RESULT_NCO_ACC_I_P2                                           ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0374))
#define MMRFC_RFK_RESULT_NCO_ACC_I_N2                                           ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0378))
#define MMRFC_RFK_RESULT_NCO_ACC_Q_P2                                           ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x037C))
#define MMRFC_RFK_RESULT_NCO_ACC_Q_N2                                           ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0380))
#define MMRFC_RFK_RESULT_ACC_I_2                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0384))
#define MMRFC_RFK_RESULT_ACC_Q_2                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0388))
#define MMRFC_RFK_RESULT_NCO_ACC_I_P3                                           ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x038C))
#define MMRFC_RFK_RESULT_NCO_ACC_I_N3                                           ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0390))
#define MMRFC_RFK_RESULT_NCO_ACC_Q_P3                                           ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0394))
#define MMRFC_RFK_RESULT_NCO_ACC_Q_N3                                           ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0398))
#define MMRFC_RFK_RESULT_ACC_I_3                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x039C))
#define MMRFC_RFK_RESULT_ACC_Q_3                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0400))
#define MMRFC_RFK_RESULT_NCO_ACC_I_P4                                           ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0404))
#define MMRFC_RFK_RESULT_NCO_ACC_I_N4                                           ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0408))
#define MMRFC_RFK_RESULT_NCO_ACC_Q_P4                                           ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x040C))
#define MMRFC_RFK_RESULT_NCO_ACC_Q_N4                                           ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0410))
#define MMRFC_RFK_RESULT_ACC_I_4                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0414))
#define MMRFC_RFK_RESULT_ACC_Q_4                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0418))
#define MMRFC_RFK_RESULT_NCO_ACC_I_P5                                           ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x041C))
#define MMRFC_RFK_RESULT_NCO_ACC_I_N5                                           ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0420))
#define MMRFC_RFK_RESULT_NCO_ACC_Q_P5                                           ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0424))
#define MMRFC_RFK_RESULT_NCO_ACC_Q_N5                                           ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0428))
#define MMRFC_RFK_RESULT_ACC_I_5                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x042C))
#define MMRFC_RFK_RESULT_ACC_Q_5                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0430))
#define MMRFC_RFK_RESULT_NCO_ACC_I_P6                                           ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0434))
#define MMRFC_RFK_RESULT_NCO_ACC_I_N6                                           ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0438))
#define MMRFC_RFK_RESULT_NCO_ACC_Q_P6                                           ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x043C))
#define MMRFC_RFK_RESULT_NCO_ACC_Q_N6                                           ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0440))
#define MMRFC_RFK_RESULT_ACC_I_6                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0444))
#define MMRFC_RFK_RESULT_ACC_Q_6                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0448))
#define MMRFC_RFK_RESULT_NCO_ACC_I_P7                                           ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x044C))
#define MMRFC_RFK_RESULT_NCO_ACC_I_N7                                           ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0450))
#define MMRFC_RFK_RESULT_NCO_ACC_Q_P7                                           ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0454))
#define MMRFC_RFK_RESULT_NCO_ACC_Q_N7                                           ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0458))
#define MMRFC_RFK_RESULT_ACC_I_7                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x045C))
#define MMRFC_RFK_RESULT_ACC_Q_7                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0460))
#define MMRFC_RFK_STATUS                                                        ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0464))
#define MMRFC_RFK_DBG0                                                          ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0468))
#define MMRFC_DDPC_CON                                                          ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0500))
#define MMRFC_DDPC_MEAS_CON_L0                                                  ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0504))
#define MMRFC_DDPC_MEAS_CON_L1                                                  ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0508))
#define MMRFC_DDPC_MEAS_CON_L2                                                  ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x050C))
#define MMRFC_DDPC_MEAS_CON_W0                                                  ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0510))
#define MMRFC_DDPC_MEAS_CON_W1                                                  ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0514))
#define MMRFC_DDPC_MEAS_CON_T                                                   ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0518))
#define MMRFC_DDPC_RESULT_DET_ACC_DC0                                           ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x051C))
#define MMRFC_DDPC_RESULT_DET_ACC_IQ0                                           ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0520))
#define MMRFC_DDPC_RESULT_DET_ACC_DC1                                           ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0524))
#define MMRFC_DDPC_RESULT_DET_ACC_IQ1                                           ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0528))
#define MMRFC_DDPC_RESULT_DET_ACC_DC2                                           ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x052C))
#define MMRFC_DDPC_RESULT_DET_ACC_IQ2                                           ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0530))
#define MMRFC_DDPC_RESULT_REF_ACC_DC0                                           ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0534))
#define MMRFC_DDPC_RESULT_REF_ACC_IQ0                                           ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0538))
#define MMRFC_DDPC_RESULT_REF_ACC_DC1                                           ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x053C))
#define MMRFC_DDPC_RESULT_REF_ACC_IQ1                                           ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0540))
#define MMRFC_DDPC_RESULT_REF_ACC_DC2                                           ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0548))
#define MMRFC_DDPC_RESULT_REF_ACC_IQ2                                           ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x054C))
#define MMRFC_DDPC_STATUS                                                       ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0550))
#define MMRFC_DDPC_DBG0                                                         ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0554))
#define MMRFC_AT_CON                                                            ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0600))
#define MMRFC_AT_LENGTH                                                         ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0604))
#define MMRFC_AT_RESULT_PDET_0                                                  ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0608))
#define MMRFC_AT_RESULT_PREF_0                                                  ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x060C))
#define MMRFC_AT_RESULT_CRI_0                                                   ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0610))
#define MMRFC_AT_RESULT_CRQ_0                                                   ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0614))
#define MMRFC_AT_RESULT_PDET_1                                                  ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0618))
#define MMRFC_AT_RESULT_PREF_1                                                  ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x061C))
#define MMRFC_AT_RESULT_CRI_1                                                   ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0620))
#define MMRFC_AT_RESULT_CRQ_1                                                   ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0624))
#define MMRFC_AT_STATUS                                                         ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0628))
#define MMRFC_AT_RESULT_DC_0                                                    ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x062C))
#define MMRFC_AT_RESULT_DC_1                                                    ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0630))
#define MMRFC_CIM3_MEAS_CON0                                                    ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0700))
#define MMRFC_CIM3_MEAS_CON1                                                    ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0704))
#define MMRFC_CIM3_MEAS_CON2                                                    ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0708))
#define MMRFC_CIM3_FIR_COE_CON0                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x070C))
#define MMRFC_CIM3_FIR_COE_CON1                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0710))
#define MMRFC_CIM3_FIR_COE_CON2                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0714))
#define MMRFC_CIM3_RESULT_DC_ISIN                                               ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0718))
#define MMRFC_CIM3_RESULT_DC_ICOS                                               ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x071C))
#define MMRFC_CIM3_RESULT_DC_QSIN                                               ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0720))
#define MMRFC_CIM3_RESULT_DC_QCOS                                               ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0724))
#define MMRFC_CIM3_RESULT_DET                                                   ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0728))
#define MMRFC_CIM3_RESULT_REF                                                   ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x072C))
#define MMRFC_CIM3_RESULT_CORI                                                  ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0730))
#define MMRFC_CIM3_RESULT_CORQ                                                  ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0734))
#define MMRFC_CIM3_STATUS                                                       ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0738))
#define MMRFC_DPD_RAMP_CON                                                      ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0740))
#define MMRFC_DPD_RESULT_BUF_I0                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0748))
#define MMRFC_DPD_RESULT_BUF_I1                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0750))
#define MMRFC_DPD_RESULT_BUF_I2                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0754))
#define MMRFC_DPD_RESULT_BUF_I3                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0758))
#define MMRFC_DPD_RESULT_BUF_I4                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x075C))
#define MMRFC_DPD_RESULT_BUF_I5                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0760))
#define MMRFC_DPD_RESULT_BUF_I6                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0764))
#define MMRFC_DPD_RESULT_BUF_I7                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0768))
#define MMRFC_DPD_RESULT_BUF_I8                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x076C))
#define MMRFC_DPD_RESULT_BUF_I9                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0770))
#define MMRFC_DPD_RESULT_BUF_I10                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0774))
#define MMRFC_DPD_RESULT_BUF_I11                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0778))
#define MMRFC_DPD_RESULT_BUF_I12                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x077C))
#define MMRFC_DPD_RESULT_BUF_I13                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0780))
#define MMRFC_DPD_RESULT_BUF_I14                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0784))
#define MMRFC_DPD_RESULT_BUF_I15                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0788))
#define MMRFC_DPD_RESULT_BUF_I16                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x078C))
#define MMRFC_DPD_RESULT_BUF_I17                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0790))
#define MMRFC_DPD_RESULT_BUF_I18                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0794))
#define MMRFC_DPD_RESULT_BUF_I19                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0798))
#define MMRFC_DPD_RESULT_BUF_I20                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x079C))
#define MMRFC_DPD_RESULT_BUF_I21                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x07A0))
#define MMRFC_DPD_RESULT_BUF_I22                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x07A4))
#define MMRFC_DPD_RESULT_BUF_I23                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x07A8))
#define MMRFC_DPD_RESULT_BUF_I24                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x07AC))
#define MMRFC_DPD_RESULT_BUF_I25                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x07B0))
#define MMRFC_DPD_RESULT_BUF_I26                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x07B4))
#define MMRFC_DPD_RESULT_BUF_I27                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x07B8))
#define MMRFC_DPD_RESULT_BUF_I28                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x07BC))
#define MMRFC_DPD_RESULT_BUF_I29                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x07C0))
#define MMRFC_DPD_RESULT_BUF_I30                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x07C4))
#define MMRFC_DPD_RESULT_BUF_I31                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x07C8))
#define MMRFC_DPD_RESULT_BUF_Q0                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x07CC))
#define MMRFC_DPD_RESULT_BUF_Q1                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x07D0))
#define MMRFC_DPD_RESULT_BUF_Q2                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x07D4))
#define MMRFC_DPD_RESULT_BUF_Q3                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x07D8))
#define MMRFC_DPD_RESULT_BUF_Q4                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x07DC))
#define MMRFC_DPD_RESULT_BUF_Q5                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x07E0))
#define MMRFC_DPD_RESULT_BUF_Q6                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x07E4))
#define MMRFC_DPD_RESULT_BUF_Q7                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x07E8))
#define MMRFC_DPD_RESULT_BUF_Q8                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x07EC))
#define MMRFC_DPD_RESULT_BUF_Q9                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x07F0))
#define MMRFC_DPD_RESULT_BUF_Q10                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x07F4))
#define MMRFC_DPD_RESULT_BUF_Q11                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x07F8))
#define MMRFC_DPD_RESULT_BUF_Q12                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x07FC))
#define MMRFC_DPD_RESULT_BUF_Q13                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0800))
#define MMRFC_DPD_RESULT_BUF_Q14                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0804))
#define MMRFC_DPD_RESULT_BUF_Q15                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0808))
#define MMRFC_DPD_RESULT_BUF_Q16                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x080C))
#define MMRFC_DPD_RESULT_BUF_Q17                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0810))
#define MMRFC_DPD_RESULT_BUF_Q18                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0814))
#define MMRFC_DPD_RESULT_BUF_Q19                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0818))
#define MMRFC_DPD_RESULT_BUF_Q20                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x081C))
#define MMRFC_DPD_RESULT_BUF_Q21                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0820))
#define MMRFC_DPD_RESULT_BUF_Q22                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0824))
#define MMRFC_DPD_RESULT_BUF_Q23                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0828))
#define MMRFC_DPD_RESULT_BUF_Q24                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x082C))
#define MMRFC_DPD_RESULT_BUF_Q25                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0830))
#define MMRFC_DPD_RESULT_BUF_Q26                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0834))
#define MMRFC_DPD_RESULT_BUF_Q27                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0838))
#define MMRFC_DPD_RESULT_BUF_Q28                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x083C))
#define MMRFC_DPD_RESULT_BUF_Q29                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0840))
#define MMRFC_DPD_RESULT_BUF_Q30                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0844))
#define MMRFC_DPD_RESULT_BUF_Q31                                                ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0848))
#define MMRFC_DPD_STATUS                                                        ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0850))
#define MMRFC_ET_DMA_START_ADDR                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0900))
#define MMRFC_ET_DMA_SAMPLE_LEN                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0904))
#define MMRFC_ET_DMA_STATUS                                                     ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0908))
#define MMRFC_TDE_LENGTH                                                        ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0920))
#define MMRFC_TDE_CON                                                           ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0924))
#define MMRFC_TDE_RESULT                                                        ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x0928))
#define MMRFC_ED_CON                                                            ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1004))
#define MMRFC_ED_LENGTH                                                         ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1008))
#define MMRFC_ED_RESULT_COUNT0                                                  ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x100C))
#define MMRFC_ED_RESULT_COUNT2                                                  ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1010))
#define MMRFC_ED_RESULT_COUNT4                                                  ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1014))
#define MMRFC_ED_RESULT_COUNT6                                                  ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1018))
#define MMRFC_ED_RESULT_COUNT8                                                  ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x101C))
#define MMRFC_ED_RESULT_COUNT10                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1020))
#define MMRFC_ED_RESULT_COUNT12                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1024))
#define MMRFC_ED_RESULT_COUNT14                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1028))
#define MMRFC_ED_RESULT_COUNT16                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x102C))
#define MMRFC_ED_RESULT_COUNT18                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1030))
#define MMRFC_ED_RESULT_COUNT20                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1034))
#define MMRFC_ED_RESULT_COUNT22                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1038))
#define MMRFC_ED_RESULT_COUNT24                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x103C))
#define MMRFC_ED_RESULT_COUNT26                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1040))
#define MMRFC_ED_RESULT_COUNT28                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1044))
#define MMRFC_ED_RESULT_COUNT30                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1048))
#define MMRFC_ED_RESULT_POW0                                                    ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1050))
#define MMRFC_ED_RESULT_POW1                                                    ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1054))
#define MMRFC_ED_RESULT_POW2                                                    ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1058))
#define MMRFC_ED_RESULT_POW3                                                    ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x105C))
#define MMRFC_ED_RESULT_POW4                                                    ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1060))
#define MMRFC_ED_RESULT_POW5                                                    ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1064))
#define MMRFC_ED_RESULT_POW6                                                    ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1068))
#define MMRFC_ED_RESULT_POW7                                                    ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x106C))
#define MMRFC_ED_RESULT_POW8                                                    ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1070))
#define MMRFC_ED_RESULT_POW9                                                    ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1074))
#define MMRFC_ED_RESULT_POW10                                                   ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1078))
#define MMRFC_ED_RESULT_POW11                                                   ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x107C))
#define MMRFC_ED_RESULT_POW12                                                   ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1080))
#define MMRFC_ED_RESULT_POW13                                                   ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1084))
#define MMRFC_ED_RESULT_POW14                                                   ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1088))
#define MMRFC_ED_RESULT_POW15                                                   ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x108C))
#define MMRFC_ED_RESULT_POW16                                                   ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1090))
#define MMRFC_ED_RESULT_POW17                                                   ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1094))
#define MMRFC_ED_RESULT_POW18                                                   ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1098))
#define MMRFC_ED_RESULT_POW19                                                   ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x109C))
#define MMRFC_ED_RESULT_POW20                                                   ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x10A0))
#define MMRFC_ED_RESULT_POW21                                                   ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x10A4))
#define MMRFC_ED_RESULT_POW22                                                   ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x10A8))
#define MMRFC_ED_RESULT_POW23                                                   ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x10AC))
#define MMRFC_ED_RESULT_POW24                                                   ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x10B0))
#define MMRFC_ED_RESULT_POW25                                                   ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x10B4))
#define MMRFC_ED_RESULT_POW26                                                   ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x10B8))
#define MMRFC_ED_RESULT_POW27                                                   ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x10BC))
#define MMRFC_ED_RESULT_POW28                                                   ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x10C0))
#define MMRFC_ED_RESULT_POW29                                                   ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x10C4))
#define MMRFC_ED_RESULT_POW30                                                   ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x10C8))
#define MMRFC_ED_RESULT_POW31                                                   ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x10CC))
#define MMRFC_ED_RESULT_COR_I0                                                  ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1100))
#define MMRFC_ED_RESULT_COR_I1                                                  ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1104))
#define MMRFC_ED_RESULT_COR_I2                                                  ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1108))
#define MMRFC_ED_RESULT_COR_I3                                                  ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x110C))
#define MMRFC_ED_RESULT_COR_I4                                                  ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1110))
#define MMRFC_ED_RESULT_COR_I5                                                  ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1114))
#define MMRFC_ED_RESULT_COR_I6                                                  ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1118))
#define MMRFC_ED_RESULT_COR_I7                                                  ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x111C))
#define MMRFC_ED_RESULT_COR_I8                                                  ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1120))
#define MMRFC_ED_RESULT_COR_I9                                                  ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1124))
#define MMRFC_ED_RESULT_COR_I10                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1128))
#define MMRFC_ED_RESULT_COR_I11                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x112C))
#define MMRFC_ED_RESULT_COR_I12                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1130))
#define MMRFC_ED_RESULT_COR_I13                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1134))
#define MMRFC_ED_RESULT_COR_I14                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1138))
#define MMRFC_ED_RESULT_COR_I15                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x113C))
#define MMRFC_ED_RESULT_COR_I16                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1140))
#define MMRFC_ED_RESULT_COR_I17                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1144))
#define MMRFC_ED_RESULT_COR_I18                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1148))
#define MMRFC_ED_RESULT_COR_I19                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x114C))
#define MMRFC_ED_RESULT_COR_I20                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1150))
#define MMRFC_ED_RESULT_COR_I21                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1154))
#define MMRFC_ED_RESULT_COR_I22                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1158))
#define MMRFC_ED_RESULT_COR_I23                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x115C))
#define MMRFC_ED_RESULT_COR_I24                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1160))
#define MMRFC_ED_RESULT_COR_I25                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1164))
#define MMRFC_ED_RESULT_COR_I26                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1168))
#define MMRFC_ED_RESULT_COR_I27                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x116C))
#define MMRFC_ED_RESULT_COR_I28                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1170))
#define MMRFC_ED_RESULT_COR_I29                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1174))
#define MMRFC_ED_RESULT_COR_I30                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1178))
#define MMRFC_ED_RESULT_COR_I31                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x117C))
#define MMRFC_ED_RESULT_COR_Q0                                                  ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1200))
#define MMRFC_ED_RESULT_COR_Q1                                                  ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1204))
#define MMRFC_ED_RESULT_COR_Q2                                                  ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1208))
#define MMRFC_ED_RESULT_COR_Q3                                                  ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x120C))
#define MMRFC_ED_RESULT_COR_Q4                                                  ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1210))
#define MMRFC_ED_RESULT_COR_Q5                                                  ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1214))
#define MMRFC_ED_RESULT_COR_Q6                                                  ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1218))
#define MMRFC_ED_RESULT_COR_Q7                                                  ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x121C))
#define MMRFC_ED_RESULT_COR_Q8                                                  ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1220))
#define MMRFC_ED_RESULT_COR_Q9                                                  ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1224))
#define MMRFC_ED_RESULT_COR_Q10                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1228))
#define MMRFC_ED_RESULT_COR_Q11                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x122C))
#define MMRFC_ED_RESULT_COR_Q12                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1230))
#define MMRFC_ED_RESULT_COR_Q13                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1234))
#define MMRFC_ED_RESULT_COR_Q14                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1238))
#define MMRFC_ED_RESULT_COR_Q15                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x123C))
#define MMRFC_ED_RESULT_COR_Q16                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1240))
#define MMRFC_ED_RESULT_COR_Q17                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1244))
#define MMRFC_ED_RESULT_COR_Q18                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1248))
#define MMRFC_ED_RESULT_COR_Q19                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x124C))
#define MMRFC_ED_RESULT_COR_Q20                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1250))
#define MMRFC_ED_RESULT_COR_Q21                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1254))
#define MMRFC_ED_RESULT_COR_Q22                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1258))
#define MMRFC_ED_RESULT_COR_Q23                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x125C))
#define MMRFC_ED_RESULT_COR_Q24                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1260))
#define MMRFC_ED_RESULT_COR_Q25                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1264))
#define MMRFC_ED_RESULT_COR_Q26                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1268))
#define MMRFC_ED_RESULT_COR_Q27                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x126C))
#define MMRFC_ED_RESULT_COR_Q28                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1270))
#define MMRFC_ED_RESULT_COR_Q29                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1274))
#define MMRFC_ED_RESULT_COR_Q30                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1278))
#define MMRFC_ED_RESULT_COR_Q31                                                 ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x127C))
#define MMRFC_ED_RESULT_STATUS                                                  ((APBADDR32)(MMRFC_DFE_WTL_TXK_MEAS_REG_BASE + 0x1284))

/*=================================================================================================================================*/
// MMRFC RX MEAS
#define MMRFC_DFE_RX_MS_WTL_IQK_MODE_SEL                                        ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000DBC))
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0                                 ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000DC4))
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0                                  ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000DC8))
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1                                 ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000DD8))
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1                                  ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000DDC))
#define MMRFC_DFE_RX_MS_W_RXK_CTRL_A0                                           ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000DE8))
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0                                 ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000DEC))
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0                                 ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000DF0))
#define MMRFC_DFE_RX_MS_W_RXK_CTRL_A1                                           ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000DF4))
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1                                 ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000DF8))
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1                                 ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000DFC))
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_0_T0_A0                                   ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000E00))
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_1_T0_A0                                   ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000E04))
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_2_T0_A0                                   ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000E08))
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_0_T1_A0                                   ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000E0C))
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_1_T1_A0                                   ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000E10))
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_2_T1_A0                                   ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000E14))
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_0_T2_A0                                   ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000E18))
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_1_T2_A0                                   ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000E1C))
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_2_T2_A0                                   ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000E20))
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_0_T3_A0                                   ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000E24))
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_1_T3_A0                                   ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000E28))
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_2_T3_A0                                   ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000E2C))
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T0_A0                              ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000E30))
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T0_A0                              ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000E34))
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T0_A0                              ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000E38))
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T1_A0                              ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000E3C))
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T1_A0                              ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000E40))
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T1_A0                              ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000E44))
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T2_A0                              ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000E48))
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T2_A0                              ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000E4C))
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T2_A0                              ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000E50))
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T3_A0                              ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000E54))
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T3_A0                              ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000E58))
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T3_A0                              ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000E5C))
#define MMRFC_DFE_RX_MS_W_IQK_MUL_MASK_A0                                       ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000E60))
#define MMRFC_DFE_RX_MS_W_IQK_DC_MASK_RS_EN_A0                                  ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000E70))
#define MMRFC_DFE_RX_MS_W_IQK_DC_I_P0_A0                                        ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000E80))
#define MMRFC_DFE_RX_MS_W_IQK_DC_Q_P0_A0                                        ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000E84))
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_0_T0_A1                                   ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000E88))
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_1_T0_A1                                   ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000E8C))
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_2_T0_A1                                   ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000E90))
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_0_T1_A1                                   ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000E94))
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_1_T1_A1                                   ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000E98))
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_2_T1_A1                                   ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000E9C))
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_0_T2_A1                                   ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000EA0))
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_1_T2_A1                                   ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000EA4))
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_2_T2_A1                                   ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000EA8))
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_0_T3_A1                                   ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000EAC))
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_1_T3_A1                                   ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000EB0))
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_2_T3_A1                                   ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000EB4))
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T0_A1                              ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000EB8))
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T0_A1                              ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000EBC))
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T0_A1                              ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000EC0))
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T1_A1                              ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000EC4))
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T1_A1                              ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000EC8))
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T1_A1                              ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000ECC))
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T2_A1                              ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000ED0))
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T2_A1                              ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000ED4))
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T2_A1                              ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000ED8))
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T3_A1                              ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000EDC))
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T3_A1                              ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000EE0))
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T3_A1                              ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000EE4))
#define MMRFC_DFE_RX_MS_W_IQK_MUL_MASK_A1                                       ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000EE8))
#define MMRFC_DFE_RX_MS_W_IQK_DC_MASK_RS_EN_A1                                  ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000EF8))
#define MMRFC_DFE_RX_MS_W_IQK_DC_I_P0_A1                                        ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000F08))
#define MMRFC_DFE_RX_MS_W_IQK_DC_Q_P0_A1                                        ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000F0C))
#define MMRFC_DFE_RX_MS_W_RXK_ACC_LEN_0_A0                                      ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000F10))
#define MMRFC_DFE_RX_MS_W_RXK_ACC_LEN_1_A0                                      ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000F14))
#define MMRFC_DFE_RX_MS_W_RXK_ACC_LEN_2_A0                                      ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000F18))
#define MMRFC_DFE_RX_MS_W_RXK_ACC_LEN_3_A0                                      ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000F1C))
#define MMRFC_DFE_RX_MS_W_RXK_RATE_0_A0                                         ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000F20))
#define MMRFC_DFE_RX_MS_W_RXK_RATE_1_A0                                         ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000F24))
#define MMRFC_DFE_RX_MS_W_RXK_RATE_2_A0                                         ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000F28))
#define MMRFC_DFE_RX_MS_W_RXK_RATE_3_A0                                         ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000F2C))
#define MMRFC_DFE_RX_MS_W_RXK_ACC_LEN_0_A1                                      ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000F30))
#define MMRFC_DFE_RX_MS_W_RXK_ACC_LEN_1_A1                                      ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000F34))
#define MMRFC_DFE_RX_MS_W_RXK_ACC_LEN_2_A1                                      ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000F38))
#define MMRFC_DFE_RX_MS_W_RXK_ACC_LEN_3_A1                                      ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000F3C))
#define MMRFC_DFE_RX_MS_W_RXK_RATE_0_A1                                         ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000F40))
#define MMRFC_DFE_RX_MS_W_RXK_RATE_1_A1                                         ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000F44))
#define MMRFC_DFE_RX_MS_W_RXK_RATE_2_A1                                         ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000F48))
#define MMRFC_DFE_RX_MS_W_RXK_RATE_3_A1                                         ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00000F4C))
#define MMRFC_DFE_RX_MS_T_IQK_CTRL_T0123_A0                                     ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00002DC0))
#define MMRFC_DFE_RX_MS_T_IQK_CTRL_T0123_A1                                     ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00002DD4))
#define MMRFC_DFE_RX_MS_T_IQK_IQ_READ_T0123_A0                                  ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00002DC8))
#define MMRFC_DFE_RX_MS_T_IQK_IQ_READ_T0123_A1                                  ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00002DDC))
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0                                  ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004DC8))
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1                                  ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004DDC))
#define MMRFC_DFE_RX_MS_L_RXK_CTRL_A0                                           ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004DE8))
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0                                 ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004DF0))
#define MMRFC_DFE_RX_MS_L_RXK_CTRL_A1                                           ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004DF4))
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1                                 ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004DFC))
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_0_T0_A0                                   ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004E00))
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_1_T0_A0                                   ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004E04))
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_2_T0_A0                                   ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004E08))
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_0_T1_A0                                   ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004E0C))
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_1_T1_A0                                   ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004E10))
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_2_T1_A0                                   ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004E14))
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_0_T2_A0                                   ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004E18))
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_1_T2_A0                                   ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004E1C))
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_2_T2_A0                                   ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004E20))
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_0_T3_A0                                   ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004E24))
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_1_T3_A0                                   ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004E28))
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_2_T3_A0                                   ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004E2C))
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T0_A0                              ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004E30))
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T0_A0                              ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004E34))
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T0_A0                              ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004E38))
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T1_A0                              ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004E3C))
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T1_A0                              ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004E40))
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T1_A0                              ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004E44))
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T2_A0                              ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004E48))
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T2_A0                              ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004E4C))
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T2_A0                              ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004E50))
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T3_A0                              ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004E54))
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T3_A0                              ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004E58))
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T3_A0                              ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004E5C))
#define MMRFC_DFE_RX_MS_L_IQK_MUL_MASK_A0                                       ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004E60))
#define MMRFC_DFE_RX_MS_L_IQK_DC_MASK_RS_EN_A0                                  ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004E70))
#define MMRFC_DFE_RX_MS_L_IQK_DC_I_P0_A0                                        ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004E80))
#define MMRFC_DFE_RX_MS_L_IQK_DC_Q_P0_A0                                        ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004E84))
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_0_T0_A1                                   ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004E88))
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_1_T0_A1                                   ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004E8C))
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_2_T0_A1                                   ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004E90))
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_0_T1_A1                                   ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004E94))
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_1_T1_A1                                   ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004E98))
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_2_T1_A1                                   ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004E9C))
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_0_T2_A1                                   ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004EA0))
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_1_T2_A1                                   ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004EA4))
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_2_T2_A1                                   ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004EA8))
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_0_T3_A1                                   ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004EAC))
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_1_T3_A1                                   ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004EB0))
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_2_T3_A1                                   ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004EB4))
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T0_A1                              ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004EB8))
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T0_A1                              ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004EBC))
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T0_A1                              ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004EC0))
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T1_A1                              ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004EC4))
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T1_A1                              ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004EC8))
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T1_A1                              ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004ECC))
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T2_A1                              ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004ED0))
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T2_A1                              ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004ED4))
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T2_A1                              ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004ED8))
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T3_A1                              ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004EDC))
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T3_A1                              ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004EE0))
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T3_A1                              ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004EE4))
#define MMRFC_DFE_RX_MS_L_IQK_MUL_MASK_A1                                       ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004EE8))
#define MMRFC_DFE_RX_MS_L_IQK_DC_MASK_RS_EN_A1                                  ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004EF8))
#define MMRFC_DFE_RX_MS_L_IQK_DC_I_P0_A1                                        ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004F08))
#define MMRFC_DFE_RX_MS_L_IQK_DC_Q_P0_A1                                        ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004F0C))
#define MMRFC_DFE_RX_MS_L_RXK_ACC_LEN_0_A0                                      ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004F10))
#define MMRFC_DFE_RX_MS_L_RXK_ACC_LEN_1_A0                                      ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004F14))
#define MMRFC_DFE_RX_MS_L_RXK_ACC_LEN_2_A0                                      ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004F18))
#define MMRFC_DFE_RX_MS_L_RXK_ACC_LEN_3_A0                                      ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004F1C))
#define MMRFC_DFE_RX_MS_L_RXK_RATE_0_A0                                         ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004F20))
#define MMRFC_DFE_RX_MS_L_RXK_RATE_1_A0                                         ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004F24))
#define MMRFC_DFE_RX_MS_L_RXK_RATE_2_A0                                         ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004F28))
#define MMRFC_DFE_RX_MS_L_RXK_RATE_3_A0                                         ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004F2C))
#define MMRFC_DFE_RX_MS_L_RXK_ACC_LEN_0_A1                                      ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004F30))
#define MMRFC_DFE_RX_MS_L_RXK_ACC_LEN_1_A1                                      ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004F34))
#define MMRFC_DFE_RX_MS_L_RXK_ACC_LEN_2_A1                                      ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004F38))
#define MMRFC_DFE_RX_MS_L_RXK_ACC_LEN_3_A1                                      ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004F3C))
#define MMRFC_DFE_RX_MS_L_RXK_RATE_0_A1                                         ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004F40))
#define MMRFC_DFE_RX_MS_L_RXK_RATE_1_A1                                         ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004F44))
#define MMRFC_DFE_RX_MS_L_RXK_RATE_2_A1                                         ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004F48))
#define MMRFC_DFE_RX_MS_L_RXK_RATE_3_A1                                         ((APBADDR32)(MMRFC_DFE_RX_MS_ALL_REG_BASE + 0x00004F4C))

#define MMRFC_DFE_RX_MS_WTL_IQK_I_MEM0_T0_A0                                    ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x00000000))
#define MMRFC_DFE_RX_MS_WTL_IQK_I_MEM1_T0_A0                                    ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x00000004))
#define MMRFC_DFE_RX_MS_WTL_IQK_I_MEM2_T0_A0                                    ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x00000008))
#define MMRFC_DFE_RX_MS_WTL_IQK_I_MEM0_T1_A0                                    ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x0000000C))
#define MMRFC_DFE_RX_MS_WTL_IQK_I_MEM1_T1_A0                                    ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x00000010))
#define MMRFC_DFE_RX_MS_WTL_IQK_I_MEM2_T1_A0                                    ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x00000014))
#define MMRFC_DFE_RX_MS_WTL_IQK_I_MEM0_T2_A0                                    ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x00000018))
#define MMRFC_DFE_RX_MS_WTL_IQK_I_MEM1_T2_A0                                    ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x0000001C))
#define MMRFC_DFE_RX_MS_WTL_IQK_I_MEM2_T2_A0                                    ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x00000020))
#define MMRFC_DFE_RX_MS_WTL_IQK_I_MEM0_T3_A0                                    ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x00000024))
#define MMRFC_DFE_RX_MS_WTL_IQK_I_MEM1_T3_A0                                    ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x00000028))
#define MMRFC_DFE_RX_MS_WTL_IQK_I_MEM2_T3_A0                                    ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x0000002C))
#define MMRFC_DFE_RX_MS_WTL_IQK_Q_MEM0_T0_A0                                    ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x00000080))
#define MMRFC_DFE_RX_MS_WTL_IQK_Q_MEM1_T0_A0                                    ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x00000084))
#define MMRFC_DFE_RX_MS_WTL_IQK_Q_MEM2_T0_A0                                    ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x00000088))
#define MMRFC_DFE_RX_MS_WTL_IQK_Q_MEM0_T1_A0                                    ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x0000008C))
#define MMRFC_DFE_RX_MS_WTL_IQK_Q_MEM1_T1_A0                                    ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x00000090))
#define MMRFC_DFE_RX_MS_WTL_IQK_Q_MEM2_T1_A0                                    ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x00000094))
#define MMRFC_DFE_RX_MS_WTL_IQK_Q_MEM0_T2_A0                                    ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x00000098))
#define MMRFC_DFE_RX_MS_WTL_IQK_Q_MEM1_T2_A0                                    ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x0000009C))
#define MMRFC_DFE_RX_MS_WTL_IQK_Q_MEM2_T2_A0                                    ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x000000A0))
#define MMRFC_DFE_RX_MS_WTL_IQK_Q_MEM0_T3_A0                                    ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x000000A4))
#define MMRFC_DFE_RX_MS_WTL_IQK_Q_MEM1_T3_A0                                    ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x000000A8))
#define MMRFC_DFE_RX_MS_WTL_IQK_Q_MEM2_T3_A0                                    ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x000000AC))
#define MMRFC_DFE_RX_MS_WTL_IQK_I_MEM0_T0_A1                                    ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x00000100))
#define MMRFC_DFE_RX_MS_WTL_IQK_I_MEM1_T0_A1                                    ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x00000104))
#define MMRFC_DFE_RX_MS_WTL_IQK_I_MEM2_T0_A1                                    ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x00000108))
#define MMRFC_DFE_RX_MS_WTL_IQK_I_MEM0_T1_A1                                    ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x0000010C))
#define MMRFC_DFE_RX_MS_WTL_IQK_I_MEM1_T1_A1                                    ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x00000110))
#define MMRFC_DFE_RX_MS_WTL_IQK_I_MEM2_T1_A1                                    ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x00000114))
#define MMRFC_DFE_RX_MS_WTL_IQK_I_MEM0_T2_A1                                    ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x00000118))
#define MMRFC_DFE_RX_MS_WTL_IQK_I_MEM1_T2_A1                                    ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x0000011C))
#define MMRFC_DFE_RX_MS_WTL_IQK_I_MEM2_T2_A1                                    ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x00000120))
#define MMRFC_DFE_RX_MS_WTL_IQK_I_MEM0_T3_A1                                    ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x00000124))
#define MMRFC_DFE_RX_MS_WTL_IQK_I_MEM1_T3_A1                                    ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x00000128))
#define MMRFC_DFE_RX_MS_WTL_IQK_I_MEM2_T3_A1                                    ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x0000012C))
#define MMRFC_DFE_RX_MS_WTL_IQK_Q_MEM0_T0_A1                                    ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x00000180))
#define MMRFC_DFE_RX_MS_WTL_IQK_Q_MEM1_T0_A1                                    ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x00000184))
#define MMRFC_DFE_RX_MS_WTL_IQK_Q_MEM2_T0_A1                                    ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x00000188))
#define MMRFC_DFE_RX_MS_WTL_IQK_Q_MEM0_T1_A1                                    ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x0000018C))
#define MMRFC_DFE_RX_MS_WTL_IQK_Q_MEM1_T1_A1                                    ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x00000190))
#define MMRFC_DFE_RX_MS_WTL_IQK_Q_MEM2_T1_A1                                    ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x00000194))
#define MMRFC_DFE_RX_MS_WTL_IQK_Q_MEM0_T2_A1                                    ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x00000198))
#define MMRFC_DFE_RX_MS_WTL_IQK_Q_MEM1_T2_A1                                    ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x0000019C))
#define MMRFC_DFE_RX_MS_WTL_IQK_Q_MEM2_T2_A1                                    ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x000001A0))
#define MMRFC_DFE_RX_MS_WTL_IQK_Q_MEM0_T3_A1                                    ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x000001A4))
#define MMRFC_DFE_RX_MS_WTL_IQK_Q_MEM1_T3_A1                                    ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x000001A8))
#define MMRFC_DFE_RX_MS_WTL_IQK_Q_MEM2_T3_A1                                    ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x000001AC))

#define MMRFC_DFE_RX_MS_WL_RXK_MEM0_T0_A0                                       ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x00000200))
#define MMRFC_DFE_RX_MS_WL_RXK_MEM1_T0_A0                                       ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x00000204))
#define MMRFC_DFE_RX_MS_WL_RXK_MEM2_T0_A0                                       ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x00000208))
#define MMRFC_DFE_RX_MS_WL_RXK_MEM3_T0_A0                                       ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x0000020C))
#define MMRFC_DFE_RX_MS_WL_RXK_MEM0_T1_A0                                       ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x00000210))
#define MMRFC_DFE_RX_MS_WL_RXK_MEM1_T1_A0                                       ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x00000214))
#define MMRFC_DFE_RX_MS_WL_RXK_MEM2_T1_A0                                       ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x00000218))
#define MMRFC_DFE_RX_MS_WL_RXK_MEM3_T1_A0                                       ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x0000021C))
#define MMRFC_DFE_RX_MS_WL_RXK_MEM0_T2_A0                                       ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x00000220))
#define MMRFC_DFE_RX_MS_WL_RXK_MEM1_T2_A0                                       ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x00000224))
#define MMRFC_DFE_RX_MS_WL_RXK_MEM2_T2_A0                                       ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x00000228))
#define MMRFC_DFE_RX_MS_WL_RXK_MEM3_T2_A0                                       ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x0000022C))
#define MMRFC_DFE_RX_MS_WL_RXK_MEM0_T3_A0                                       ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x00000230))
#define MMRFC_DFE_RX_MS_WL_RXK_MEM1_T3_A0                                       ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x00000234))
#define MMRFC_DFE_RX_MS_WL_RXK_MEM2_T3_A0                                       ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x00000238))
#define MMRFC_DFE_RX_MS_WL_RXK_MEM3_T3_A0                                       ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x0000023C))
#define MMRFC_DFE_RX_MS_WL_RXK_MEM0_T4_A0                                       ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x00000240))
#define MMRFC_DFE_RX_MS_WL_RXK_MEM1_T4_A0                                       ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x00000244))
#define MMRFC_DFE_RX_MS_WL_RXK_MEM2_T4_A0                                       ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x00000248))
#define MMRFC_DFE_RX_MS_WL_RXK_MEM3_T4_A0                                       ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x0000024C))
#define MMRFC_DFE_RX_MS_WL_RXK_MEM0_T5_A0                                       ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x00000250))
#define MMRFC_DFE_RX_MS_WL_RXK_MEM1_T5_A0                                       ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x00000254))
#define MMRFC_DFE_RX_MS_WL_RXK_MEM2_T5_A0                                       ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x00000258))
#define MMRFC_DFE_RX_MS_WL_RXK_MEM3_T5_A0                                       ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x0000025C))
#define MMRFC_DFE_RX_MS_WL_RXK_MEM0_T6_A0                                       ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x00000260))
#define MMRFC_DFE_RX_MS_WL_RXK_MEM1_T6_A0                                       ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x00000264))
#define MMRFC_DFE_RX_MS_WL_RXK_MEM2_T6_A0                                       ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x00000268))
#define MMRFC_DFE_RX_MS_WL_RXK_MEM3_T6_A0                                       ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x0000026C))
#define MMRFC_DFE_RX_MS_WL_RXK_MEM0_T7_A0                                       ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x00000270))
#define MMRFC_DFE_RX_MS_WL_RXK_MEM1_T7_A0                                       ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x00000274))
#define MMRFC_DFE_RX_MS_WL_RXK_MEM2_T7_A0                                       ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x00000278))
#define MMRFC_DFE_RX_MS_WL_RXK_MEM3_T7_A0                                       ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x0000027C))
#define MMRFC_DFE_RX_MS_WL_RXK_MEM0_T0_A1                                       ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x000002C0))
#define MMRFC_DFE_RX_MS_WL_RXK_MEM1_T0_A1                                       ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x000002C4))
#define MMRFC_DFE_RX_MS_WL_RXK_MEM2_T0_A1                                       ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x000002C8))
#define MMRFC_DFE_RX_MS_WL_RXK_MEM3_T0_A1                                       ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x000002CC))
#define MMRFC_DFE_RX_MS_WL_RXK_MEM0_T1_A1                                       ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x000002D0))
#define MMRFC_DFE_RX_MS_WL_RXK_MEM1_T1_A1                                       ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x000002D4))
#define MMRFC_DFE_RX_MS_WL_RXK_MEM2_T1_A1                                       ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x000002D8))
#define MMRFC_DFE_RX_MS_WL_RXK_MEM3_T1_A1                                       ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x000002DC))
#define MMRFC_DFE_RX_MS_WL_RXK_MEM0_T2_A1                                       ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x000002E0))
#define MMRFC_DFE_RX_MS_WL_RXK_MEM1_T2_A1                                       ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x000002E4))
#define MMRFC_DFE_RX_MS_WL_RXK_MEM2_T2_A1                                       ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x000002E8))
#define MMRFC_DFE_RX_MS_WL_RXK_MEM3_T2_A1                                       ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x000002EC))
#define MMRFC_DFE_RX_MS_WL_RXK_MEM0_T3_A1                                       ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x000002F0))
#define MMRFC_DFE_RX_MS_WL_RXK_MEM1_T3_A1                                       ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x000002F4))
#define MMRFC_DFE_RX_MS_WL_RXK_MEM2_T3_A1                                       ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x000002F8))
#define MMRFC_DFE_RX_MS_WL_RXK_MEM3_T3_A1                                       ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x000002FC))
#define MMRFC_DFE_RX_MS_WL_RXK_MEM0_T4_A1                                       ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x00000300))
#define MMRFC_DFE_RX_MS_WL_RXK_MEM1_T4_A1                                       ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x00000304))
#define MMRFC_DFE_RX_MS_WL_RXK_MEM2_T4_A1                                       ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x00000308))
#define MMRFC_DFE_RX_MS_WL_RXK_MEM3_T4_A1                                       ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x0000030C))
#define MMRFC_DFE_RX_MS_WL_RXK_MEM0_T5_A1                                       ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x00000310))
#define MMRFC_DFE_RX_MS_WL_RXK_MEM1_T5_A1                                       ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x00000314))
#define MMRFC_DFE_RX_MS_WL_RXK_MEM2_T5_A1                                       ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x00000318))
#define MMRFC_DFE_RX_MS_WL_RXK_MEM3_T5_A1                                       ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x0000031C))
#define MMRFC_DFE_RX_MS_WL_RXK_MEM0_T6_A1                                       ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x00000320))
#define MMRFC_DFE_RX_MS_WL_RXK_MEM1_T6_A1                                       ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x00000324))
#define MMRFC_DFE_RX_MS_WL_RXK_MEM2_T6_A1                                       ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x00000328))
#define MMRFC_DFE_RX_MS_WL_RXK_MEM3_T6_A1                                       ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x0000032C))
#define MMRFC_DFE_RX_MS_WL_RXK_MEM0_T7_A1                                       ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x00000330))
#define MMRFC_DFE_RX_MS_WL_RXK_MEM1_T7_A1                                       ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x00000334))
#define MMRFC_DFE_RX_MS_WL_RXK_MEM2_T7_A1                                       ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x00000338))
#define MMRFC_DFE_RX_MS_WL_RXK_MEM3_T7_A1                                       ((APBADDR32)(MMRFC_DFE_RX_MS_MEM_REG_BASE + 0x0000033C))

/*=================================================================================================================================*/
//ABB Mixedsys DIG_CON
#define MMRF_DIG_CON1                                                           ((APBADDR)(MMRF_DIG_REG_BASE + 0x0004))
#define MMRF_DIG_CON2                                                           ((APBADDR)(MMRF_DIG_REG_BASE + 0x0008))
#define MMRF_DIG_CON3                                                           ((APBADDR)(MMRF_DIG_REG_BASE + 0x000C))
#define MMRF_DIG_CON4                                                           ((APBADDR)(MMRF_DIG_REG_BASE + 0x0010))
#define MMRF_DIG_CON5                                                           ((APBADDR)(MMRF_DIG_REG_BASE + 0x0014))
#define MMRF_DIG_CON6                                                           ((APBADDR)(MMRF_DIG_REG_BASE + 0x0018))
#define MMRF_DIG_CON7                                                           ((APBADDR)(MMRF_DIG_REG_BASE + 0x001C))
#define MMRF_DIG_CON8                                                           ((APBADDR)(MMRF_DIG_REG_BASE + 0x0020))
#define MMRF_DIG_CON9                                                           ((APBADDR)(MMRF_DIG_REG_BASE + 0x0024))
#define MMRF_DIG_CONA                                                           ((APBADDR)(MMRF_DIG_REG_BASE + 0x0028))
#define MMRF_DIG_CONB                                                           ((APBADDR)(MMRF_DIG_REG_BASE + 0x002C))
#define MMRF_DIG_COND                                                           ((APBADDR)(MMRF_DIG_REG_BASE + 0x0034))
#define MMRF_DIG_CONE                                                           ((APBADDR)(MMRF_DIG_REG_BASE + 0x0038))
#define MMRF_DIG_CONF                                                           ((APBADDR)(MMRF_DIG_REG_BASE + 0x003C))
#define MMRF_DIG_CON10                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0040))
#define MMRF_DIG_CON11                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0044))
#define MMRF_DIG_CON12                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0048))
#define MMRF_DIG_CON13                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x004C))
#define MMRF_DIG_CON14                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0050))
#define MMRF_DIG_CON15                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0054))
#define MMRF_DIG_CON16                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0058))
#define MMRF_DIG_CON17                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x005C))
#define MMRF_DIG_CON18                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0060))
#define MMRF_DIG_CON19                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0064))
#define MMRF_DIG_CON1A                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0068))
#define MMRF_DIG_CON1B                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x006C))
#define MMRF_DIG_CON1C                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0070))
#define MMRF_DIG_CON1D                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0074))
#define MMRF_DIG_CON1E                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0078))
#define MMRF_DIG_CON1F                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x007C))
#define MMRF_DIG_CON20                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0080))
#define MMRF_DIG_CON21                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0084))
#define MMRF_DIG_CON22                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0088))
#define MMRF_DIG_CON23                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x008C))
#define MMRF_DIG_CON24                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0090))
#define MMRF_DIG_CON25                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0094))
#define MMRF_DIG_CON26                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0098))
#define MMRF_DIG_CON27                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x009C))
#define MMRF_DIG_CON28                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x00A0))
#define MMRF_DIG_CON29                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x00A4))
#define MMRF_DIG_CON2A                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x00A8))
#define MMRF_DIG_CON2B                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x00AC))
#define MMRF_DIG_CON2C                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x00B0))
#define MMRF_DIG_CON2D                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x00B4))
#define MMRF_DIG_CON2E                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x00B8))
#define MMRF_DIG_CON2F                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x00BC))
#define MMRF_DIG_CON30                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x00C0))
#define MMRF_DIG_CON31                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x00C4))
#define MMRF_DIG_CON32                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x00C8))
#define MMRF_DIG_CON33                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x00CC))
#define MMRF_DIG_CON34                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x00D0))
#define MMRF_DIG_CON35                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x00D4))
#define MMRF_DIG_CON36                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x00D8))
#define MMRF_DIG_CON37                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x00DC))
#define MMRF_DIG_CON38                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x00E0))
#define MMRF_DIG_CON39                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x00E4))
#define MMRF_DIG_CON3A                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x00E8))
#define MMRF_DIG_CON3B                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x00EC))
#define MMRF_DIG_CON3C                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x00F0))
#define MMRF_DIG_CON3D                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x00F4))
#define MMRF_DIG_CON3E                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x00F8))
#define MMRF_DIG_CON3F                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x00FC))
#define MMRF_DIG_CON40                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0100))
#define MMRF_DIG_CON41                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0104))
#define MMRF_DIG_CON42                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0108))
#define MMRF_DIG_CON43                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x010C))
#define MMRF_DIG_CON44                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0110))
#define MMRF_DIG_CON45                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0114))
#define MMRF_DIG_CON46                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0118))
#define MMRF_DIG_CON47                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x011C))
#define MMRF_DIG_CON48                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0120))
#define MMRF_DIG_CON49                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0124))
#define MMRF_DIG_CON4A                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0128))
#define MMRF_DIG_CON4B                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x012C))
#define MMRF_DIG_CON4C                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0130))
#define MMRF_DIG_CON4D                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0134))
#define MMRF_DIG_CON4E                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0138))
#define MMRF_DIG_CON4F                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x013C))
#define MMRF_DIG_CON50                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0140))
#define MMRF_DIG_CON51                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0144))
#define MMRF_DIG_CON52                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0148))
#define MMRF_DIG_CON53                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x014C))
#define MMRF_DIG_CON54                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0150))
#define MMRF_DIG_CON55                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0154))
#define MMRF_DIG_CON56                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0158))
#define MMRF_DIG_CON57                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x015C))
#define MMRF_DIG_CON58                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0160))
#define MMRF_DIG_CON59                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0164))
#define MMRF_DIG_CON5A                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0168))
#define MMRF_DIG_CON5B                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x016C))
#define MMRF_DIG_CON5C                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0170))
#define MMRF_DIG_CON5D                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0174))
#define MMRF_DIG_CON5E                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0178))
#define MMRF_DIG_CON5F                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x017C))
#define MMRF_DIG_CON60                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0180))
#define MMRF_DIG_CON61                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0184))
#define MMRF_DIG_CON62                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0188))
#define MMRF_DIG_CON63                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x018C))
#define MMRF_DIG_CON64                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0190))
#define MMRF_DIG_CON65                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0194))
#define MMRF_DIG_CON66                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0198))
#define MMRF_DIG_CON67                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x019C))
#define MMRF_DIG_CON68                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x01A0))
#define MMRF_DIG_CON69                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x01A4))
#define MMRF_DIG_CON6A                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x01A8))
#define MMRF_DIG_CON6B                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x01AC))
#define MMRF_DIG_CON6C                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x01B0))
#define MMRF_DIG_CON6D                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x01B4))
#define MMRF_DIG_CON6E                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x01B8))
#define MMRF_DIG_CON6F                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x01BC))
#define MMRF_DIG_CON70                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x01C0))
#define MMRF_DIG_CON71                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x01C4))
#define MMRF_DIG_CON72                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x01C8))
#define MMRF_DIG_CON73                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x01CC))
#define MMRF_DIG_CON74                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x01D0))
#define MMRF_DIG_CON75                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x01D4))
#define MMRF_DIG_CON76                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x01D8))
#define MMRF_DIG_CON77                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x01DC))
#define MMRF_DIG_CON78                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x01E0))
#define MMRF_DIG_CON79                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x01E4))
#define MMRF_DIG_CON7A                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x01E8))
#define MMRF_DIG_CON7B                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x01EC))
#define MMRF_DIG_CON7C                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x01F0))
#define MMRF_DIG_CON7D                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x01F4))
#define MMRF_DIG_CON81                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0204))
#define MMRF_DIG_CON82                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0208))
#define MMRF_DIG_CON83                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x020C))
#define MMRF_DIG_CON84                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0210))
#define MMRF_DIG_CON85                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0214))
#define MMRF_DIG_CON86                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0218))
#define MMRF_DIG_CON87                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x021C))
#define MMRF_DIG_CON88                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0220))
#define MMRF_DIG_CON89                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0224))
#define MMRF_DIG_CON8A                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0228))
#define MMRF_DIG_CON8B                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x022C))
#define MMRF_DIG_CON8C                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0230))
#define MMRF_DIG_CON8D                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0234))
#define MMRF_DIG_CON8E                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0238))
#define MMRF_DIG_CON8F                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x023C))
#define MMRF_DIG_CON90                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0240))
#define MMRF_DIG_CON91                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0244))
#define MMRF_DIG_CON92                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0248))
#define MMRF_DIG_CON93                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x024C))
#define MMRF_DIG_CON94                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0250))
#define MMRF_DIG_CON95                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0254))
#define MMRF_DIG_CON96                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0258))
#define MMRF_DIG_CON97                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x025C))
#define MMRF_DIG_CON98                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0260))
#define MMRF_DIG_CON99                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0264))
#define MMRF_DIG_CON9A                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0268))
#define MMRF_DIG_CON9B                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x026C))
#define MMRF_DIG_CON9C                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0270))
#define MMRF_DIG_CON9D                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0274))
#define MMRF_DIG_CON9E                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0278))
#define MMRF_DIG_CONA0                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0280))
#define MMRF_DIG_CONA1                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0284))
#define MMRF_DIG_CONA2                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0288))
#define MMRF_DIG_CONA3                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x028C))
#define MMRF_DIG_CONA4                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0290))
#define MMRF_DIG_CONA5                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0294))
#define MMRF_DIG_CONA6                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x0298))
#define MMRF_DIG_CONBE                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x02F8))
#define MMRF_DIG_CONBF                                                          ((APBADDR)(MMRF_DIG_REG_BASE + 0x02FC))

/*=================================================================================================================================*/
//ABB Mixedsys APC_CON
#define MMRF_APC_CON1                                                           ((APBADDR)(MMRF_APC_REG_BASE + 0x0004))
#define MMRF_APC_CON2                                                           ((APBADDR)(MMRF_APC_REG_BASE + 0x0008))

/*=================================================================================================================================*/
//ABB Mixedsys LTEPBBRX1_CON
#define MMRF_LTEPBBRX1_CON0                                                     ((APBADDR)(MMRF_PBBRX1_REG_BASE + 0x0000))
#define MMRF_LTEPBBRX1_CON1                                                     ((APBADDR)(MMRF_PBBRX1_REG_BASE + 0x0004))
#define MMRF_LTEPBBRX1_CON2                                                     ((APBADDR)(MMRF_PBBRX1_REG_BASE + 0x0008))
#define MMRF_LTEPBBRX1_CON10                                                    ((APBADDR)(MMRF_PBBRX1_REG_BASE + 0x0040))
#define MMRF_LTEPBBRX1_CON11                                                    ((APBADDR)(MMRF_PBBRX1_REG_BASE + 0x0044))
#define MMRF_LTEPBBRX1_CON12                                                    ((APBADDR)(MMRF_PBBRX1_REG_BASE + 0x0048))
#define MMRF_LTEPBBRX1_CON13                                                    ((APBADDR)(MMRF_PBBRX1_REG_BASE + 0x004C))
#define MMRF_LTEPBBRX1_CON14                                                    ((APBADDR)(MMRF_PBBRX1_REG_BASE + 0x0050))
#define MMRF_LTEPBBRX1_CON15                                                    ((APBADDR)(MMRF_PBBRX1_REG_BASE + 0x0054))
#define MMRF_LTEPBBRX1_CON16                                                    ((APBADDR)(MMRF_PBBRX1_REG_BASE + 0x0058))
#define MMRF_LTEPBBRX1_CON17                                                    ((APBADDR)(MMRF_PBBRX1_REG_BASE + 0x005C))
#define MMRF_LTEPBBRX1_CON18                                                    ((APBADDR)(MMRF_PBBRX1_REG_BASE + 0x0060))
#define MMRF_LTEPBBRX1_CON19                                                    ((APBADDR)(MMRF_PBBRX1_REG_BASE + 0x0064))
#define MMRF_LTEPBBRX1_CON20                                                    ((APBADDR)(MMRF_PBBRX1_REG_BASE + 0x0080))
#define MMRF_LTEPBBRX1_CON21                                                    ((APBADDR)(MMRF_PBBRX1_REG_BASE + 0x0084))
#define MMRF_LTEPBBRX1_CON22                                                    ((APBADDR)(MMRF_PBBRX1_REG_BASE + 0x0088))
#define MMRF_LTEPBBRX1_CON23                                                    ((APBADDR)(MMRF_PBBRX1_REG_BASE + 0x008C))
#define MMRF_LTEPBBRX1_CON24                                                    ((APBADDR)(MMRF_PBBRX1_REG_BASE + 0x0090))
#define MMRF_LTEPBBRX1_CON25                                                    ((APBADDR)(MMRF_PBBRX1_REG_BASE + 0x0094))
#define MMRF_LTEPBBRX1_CON26                                                    ((APBADDR)(MMRF_PBBRX1_REG_BASE + 0x0098))
#define MMRF_LTEPBBRX1_CON27                                                    ((APBADDR)(MMRF_PBBRX1_REG_BASE + 0x009C))
#define MMRF_LTEPBBRX1_CON28                                                    ((APBADDR)(MMRF_PBBRX1_REG_BASE + 0x00A0))
#define MMRF_LTEPBBRX1_CON29                                                    ((APBADDR)(MMRF_PBBRX1_REG_BASE + 0x00A4))
#define MMRF_LTEPBBRX1_CON2A                                                    ((APBADDR)(MMRF_PBBRX1_REG_BASE + 0x00A8))
#define MMRF_LTEPBBRX1_CON2B                                                    ((APBADDR)(MMRF_PBBRX1_REG_BASE + 0x00AC))
#define MMRF_LTEPBBRX1_CON2C                                                    ((APBADDR)(MMRF_PBBRX1_REG_BASE + 0x00B0))
#define MMRF_LTEPBBRX1_CON2D                                                    ((APBADDR)(MMRF_PBBRX1_REG_BASE + 0x00B4))
#define MMRF_LTEPBBRX1_CON2E                                                    ((APBADDR)(MMRF_PBBRX1_REG_BASE + 0x00B8))
#define MMRF_LTEPBBRX1_CON30                                                    ((APBADDR)(MMRF_PBBRX1_REG_BASE + 0x00C0))
#define MMRF_LTEPBBRX1_CON31                                                    ((APBADDR)(MMRF_PBBRX1_REG_BASE + 0x00C4))
#define MMRF_LTEPBBRX1_CON32                                                    ((APBADDR)(MMRF_PBBRX1_REG_BASE + 0x00C8))
#define MMRF_LTEPBBRX1_CON33                                                    ((APBADDR)(MMRF_PBBRX1_REG_BASE + 0x00CC))
#define MMRF_LTEPBBRX1_CON34                                                    ((APBADDR)(MMRF_PBBRX1_REG_BASE + 0x00D0))
#define MMRF_LTEPBBRX1_CON35                                                    ((APBADDR)(MMRF_PBBRX1_REG_BASE + 0x00D4))

/*=================================================================================================================================*/
//ABB Mixedsys LTEPBBRX2_CON
#define MMRF_LTEPBBRX2_CON0                                                     ((APBADDR)(MMRF_PBBRX2_REG_BASE + 0x0000))
#define MMRF_LTEPBBRX2_CON1                                                     ((APBADDR)(MMRF_PBBRX2_REG_BASE + 0x0004))
#define MMRF_LTEPBBRX2_CON2                                                     ((APBADDR)(MMRF_PBBRX2_REG_BASE + 0x0008))
#define MMRF_LTEPBBRX2_CON10                                                    ((APBADDR)(MMRF_PBBRX2_REG_BASE + 0x0040))
#define MMRF_LTEPBBRX2_CON11                                                    ((APBADDR)(MMRF_PBBRX2_REG_BASE + 0x0044))
#define MMRF_LTEPBBRX2_CON12                                                    ((APBADDR)(MMRF_PBBRX2_REG_BASE + 0x0048))
#define MMRF_LTEPBBRX2_CON13                                                    ((APBADDR)(MMRF_PBBRX2_REG_BASE + 0x004C))
#define MMRF_LTEPBBRX2_CON14                                                    ((APBADDR)(MMRF_PBBRX2_REG_BASE + 0x0050))
#define MMRF_LTEPBBRX2_CON15                                                    ((APBADDR)(MMRF_PBBRX2_REG_BASE + 0x0054))
#define MMRF_LTEPBBRX2_CON16                                                    ((APBADDR)(MMRF_PBBRX2_REG_BASE + 0x0058))
#define MMRF_LTEPBBRX2_CON17                                                    ((APBADDR)(MMRF_PBBRX2_REG_BASE + 0x005C))
#define MMRF_LTEPBBRX2_CON18                                                    ((APBADDR)(MMRF_PBBRX2_REG_BASE + 0x0060))
#define MMRF_LTEPBBRX2_CON19                                                    ((APBADDR)(MMRF_PBBRX2_REG_BASE + 0x0064))
#define MMRF_LTEPBBRX2_CON20                                                    ((APBADDR)(MMRF_PBBRX2_REG_BASE + 0x0080))
#define MMRF_LTEPBBRX2_CON21                                                    ((APBADDR)(MMRF_PBBRX2_REG_BASE + 0x0084))
#define MMRF_LTEPBBRX2_CON22                                                    ((APBADDR)(MMRF_PBBRX2_REG_BASE + 0x0088))
#define MMRF_LTEPBBRX2_CON23                                                    ((APBADDR)(MMRF_PBBRX2_REG_BASE + 0x008C))
#define MMRF_LTEPBBRX2_CON24                                                    ((APBADDR)(MMRF_PBBRX2_REG_BASE + 0x0090))
#define MMRF_LTEPBBRX2_CON25                                                    ((APBADDR)(MMRF_PBBRX2_REG_BASE + 0x0094))
#define MMRF_LTEPBBRX2_CON26                                                    ((APBADDR)(MMRF_PBBRX2_REG_BASE + 0x0098))
#define MMRF_LTEPBBRX2_CON27                                                    ((APBADDR)(MMRF_PBBRX2_REG_BASE + 0x009C))
#define MMRF_LTEPBBRX2_CON28                                                    ((APBADDR)(MMRF_PBBRX2_REG_BASE + 0x00A0))
#define MMRF_LTEPBBRX2_CON29                                                    ((APBADDR)(MMRF_PBBRX2_REG_BASE + 0x00A4))
#define MMRF_LTEPBBRX2_CON2A                                                    ((APBADDR)(MMRF_PBBRX2_REG_BASE + 0x00A8))
#define MMRF_LTEPBBRX2_CON2B                                                    ((APBADDR)(MMRF_PBBRX2_REG_BASE + 0x00AC))
#define MMRF_LTEPBBRX2_CON2C                                                    ((APBADDR)(MMRF_PBBRX2_REG_BASE + 0x00B0))
#define MMRF_LTEPBBRX2_CON2D                                                    ((APBADDR)(MMRF_PBBRX2_REG_BASE + 0x00B4))
#define MMRF_LTEPBBRX2_CON2E                                                    ((APBADDR)(MMRF_PBBRX2_REG_BASE + 0x00B8))
#define MMRF_LTEPBBRX2_CON30                                                    ((APBADDR)(MMRF_PBBRX2_REG_BASE + 0x00C0))
#define MMRF_LTEPBBRX2_CON31                                                    ((APBADDR)(MMRF_PBBRX2_REG_BASE + 0x00C4))
#define MMRF_LTEPBBRX2_CON32                                                    ((APBADDR)(MMRF_PBBRX2_REG_BASE + 0x00C8))
#define MMRF_LTEPBBRX2_CON33                                                    ((APBADDR)(MMRF_PBBRX2_REG_BASE + 0x00CC))
#define MMRF_LTEPBBRX2_CON34                                                    ((APBADDR)(MMRF_PBBRX2_REG_BASE + 0x00D0))
#define MMRF_LTEPBBRX2_CON35                                                    ((APBADDR)(MMRF_PBBRX2_REG_BASE + 0x00D4))

/*=================================================================================================================================*/
//ABB Mixedsys LTEDBBRX1_CON
#define MMRF_LTEDBBRX1_CON0                                                     ((APBADDR)(MMRF_DBBRX1_REG_BASE + 0x0000))
#define MMRF_LTEDBBRX1_CON1                                                     ((APBADDR)(MMRF_DBBRX1_REG_BASE + 0x0004))
#define MMRF_LTEDBBRX1_CON2                                                     ((APBADDR)(MMRF_DBBRX1_REG_BASE + 0x0008))
#define MMRF_LTEDBBRX1_CON10                                                    ((APBADDR)(MMRF_DBBRX1_REG_BASE + 0x0040))
#define MMRF_LTEDBBRX1_CON11                                                    ((APBADDR)(MMRF_DBBRX1_REG_BASE + 0x0044))
#define MMRF_LTEDBBRX1_CON12                                                    ((APBADDR)(MMRF_DBBRX1_REG_BASE + 0x0048))
#define MMRF_LTEDBBRX1_CON13                                                    ((APBADDR)(MMRF_DBBRX1_REG_BASE + 0x004C))
#define MMRF_LTEDBBRX1_CON14                                                    ((APBADDR)(MMRF_DBBRX1_REG_BASE + 0x0050))
#define MMRF_LTEDBBRX1_CON15                                                    ((APBADDR)(MMRF_DBBRX1_REG_BASE + 0x0054))
#define MMRF_LTEDBBRX1_CON16                                                    ((APBADDR)(MMRF_DBBRX1_REG_BASE + 0x0058))
#define MMRF_LTEDBBRX1_CON17                                                    ((APBADDR)(MMRF_DBBRX1_REG_BASE + 0x005C))
#define MMRF_LTEDBBRX1_CON18                                                    ((APBADDR)(MMRF_DBBRX1_REG_BASE + 0x0060))
#define MMRF_LTEDBBRX1_CON19                                                    ((APBADDR)(MMRF_DBBRX1_REG_BASE + 0x0064))
#define MMRF_LTEDBBRX1_CON20                                                    ((APBADDR)(MMRF_DBBRX1_REG_BASE + 0x0080))
#define MMRF_LTEDBBRX1_CON21                                                    ((APBADDR)(MMRF_DBBRX1_REG_BASE + 0x0084))
#define MMRF_LTEDBBRX1_CON22                                                    ((APBADDR)(MMRF_DBBRX1_REG_BASE + 0x0088))
#define MMRF_LTEDBBRX1_CON23                                                    ((APBADDR)(MMRF_DBBRX1_REG_BASE + 0x008C))
#define MMRF_LTEDBBRX1_CON24                                                    ((APBADDR)(MMRF_DBBRX1_REG_BASE + 0x0090))
#define MMRF_LTEDBBRX1_CON25                                                    ((APBADDR)(MMRF_DBBRX1_REG_BASE + 0x0094))
#define MMRF_LTEDBBRX1_CON26                                                    ((APBADDR)(MMRF_DBBRX1_REG_BASE + 0x0098))
#define MMRF_LTEDBBRX1_CON27                                                    ((APBADDR)(MMRF_DBBRX1_REG_BASE + 0x009C))
#define MMRF_LTEDBBRX1_CON28                                                    ((APBADDR)(MMRF_DBBRX1_REG_BASE + 0x00A0))
#define MMRF_LTEDBBRX1_CON29                                                    ((APBADDR)(MMRF_DBBRX1_REG_BASE + 0x00A4))
#define MMRF_LTEDBBRX1_CON2A                                                    ((APBADDR)(MMRF_DBBRX1_REG_BASE + 0x00A8))
#define MMRF_LTEDBBRX1_CON2B                                                    ((APBADDR)(MMRF_DBBRX1_REG_BASE + 0x00AC))
#define MMRF_LTEDBBRX1_CON2C                                                    ((APBADDR)(MMRF_DBBRX1_REG_BASE + 0x00B0))
#define MMRF_LTEDBBRX1_CON2D                                                    ((APBADDR)(MMRF_DBBRX1_REG_BASE + 0x00B4))
#define MMRF_LTEDBBRX1_CON2E                                                    ((APBADDR)(MMRF_DBBRX1_REG_BASE + 0x00B8))
#define MMRF_LTEDBBRX1_CON30                                                    ((APBADDR)(MMRF_DBBRX1_REG_BASE + 0x00C0))
#define MMRF_LTEDBBRX1_CON31                                                    ((APBADDR)(MMRF_DBBRX1_REG_BASE + 0x00C4))
#define MMRF_LTEDBBRX1_CON32                                                    ((APBADDR)(MMRF_DBBRX1_REG_BASE + 0x00C8))
#define MMRF_LTEDBBRX1_CON33                                                    ((APBADDR)(MMRF_DBBRX1_REG_BASE + 0x00CC))
#define MMRF_LTEDBBRX1_CON34                                                    ((APBADDR)(MMRF_DBBRX1_REG_BASE + 0x00D0))
#define MMRF_LTEDBBRX1_CON35                                                    ((APBADDR)(MMRF_DBBRX1_REG_BASE + 0x00D4))

/*=================================================================================================================================*/
//ABB Mixedsys LTEDBBRX2_CON
#define MMRF_LTEDBBRX2_CON0                                                     ((APBADDR)(MMRF_DBBRX2_REG_BASE + 0x0000))
#define MMRF_LTEDBBRX2_CON1                                                     ((APBADDR)(MMRF_DBBRX2_REG_BASE + 0x0004))
#define MMRF_LTEDBBRX2_CON2                                                     ((APBADDR)(MMRF_DBBRX2_REG_BASE + 0x0008))
#define MMRF_LTEDBBRX2_CON10                                                    ((APBADDR)(MMRF_DBBRX2_REG_BASE + 0x0040))
#define MMRF_LTEDBBRX2_CON11                                                    ((APBADDR)(MMRF_DBBRX2_REG_BASE + 0x0044))
#define MMRF_LTEDBBRX2_CON12                                                    ((APBADDR)(MMRF_DBBRX2_REG_BASE + 0x0048))
#define MMRF_LTEDBBRX2_CON13                                                    ((APBADDR)(MMRF_DBBRX2_REG_BASE + 0x004C))
#define MMRF_LTEDBBRX2_CON14                                                    ((APBADDR)(MMRF_DBBRX2_REG_BASE + 0x0050))
#define MMRF_LTEDBBRX2_CON15                                                    ((APBADDR)(MMRF_DBBRX2_REG_BASE + 0x0054))
#define MMRF_LTEDBBRX2_CON16                                                    ((APBADDR)(MMRF_DBBRX2_REG_BASE + 0x0058))
#define MMRF_LTEDBBRX2_CON17                                                    ((APBADDR)(MMRF_DBBRX2_REG_BASE + 0x005C))
#define MMRF_LTEDBBRX2_CON18                                                    ((APBADDR)(MMRF_DBBRX2_REG_BASE + 0x0060))
#define MMRF_LTEDBBRX2_CON19                                                    ((APBADDR)(MMRF_DBBRX2_REG_BASE + 0x0064))
#define MMRF_LTEDBBRX2_CON20                                                    ((APBADDR)(MMRF_DBBRX2_REG_BASE + 0x0080))
#define MMRF_LTEDBBRX2_CON21                                                    ((APBADDR)(MMRF_DBBRX2_REG_BASE + 0x0084))
#define MMRF_LTEDBBRX2_CON22                                                    ((APBADDR)(MMRF_DBBRX2_REG_BASE + 0x0088))
#define MMRF_LTEDBBRX2_CON23                                                    ((APBADDR)(MMRF_DBBRX2_REG_BASE + 0x008C))
#define MMRF_LTEDBBRX2_CON24                                                    ((APBADDR)(MMRF_DBBRX2_REG_BASE + 0x0090))
#define MMRF_LTEDBBRX2_CON25                                                    ((APBADDR)(MMRF_DBBRX2_REG_BASE + 0x0094))
#define MMRF_LTEDBBRX2_CON26                                                    ((APBADDR)(MMRF_DBBRX2_REG_BASE + 0x0098))
#define MMRF_LTEDBBRX2_CON27                                                    ((APBADDR)(MMRF_DBBRX2_REG_BASE + 0x009C))
#define MMRF_LTEDBBRX2_CON28                                                    ((APBADDR)(MMRF_DBBRX2_REG_BASE + 0x00A0))
#define MMRF_LTEDBBRX2_CON29                                                    ((APBADDR)(MMRF_DBBRX2_REG_BASE + 0x00A4))
#define MMRF_LTEDBBRX2_CON2A                                                    ((APBADDR)(MMRF_DBBRX2_REG_BASE + 0x00A8))
#define MMRF_LTEDBBRX2_CON2B                                                    ((APBADDR)(MMRF_DBBRX2_REG_BASE + 0x00AC))
#define MMRF_LTEDBBRX2_CON2C                                                    ((APBADDR)(MMRF_DBBRX2_REG_BASE + 0x00B0))
#define MMRF_LTEDBBRX2_CON2D                                                    ((APBADDR)(MMRF_DBBRX2_REG_BASE + 0x00B4))
#define MMRF_LTEDBBRX2_CON2E                                                    ((APBADDR)(MMRF_DBBRX2_REG_BASE + 0x00B8))
#define MMRF_LTEDBBRX2_CON30                                                    ((APBADDR)(MMRF_DBBRX2_REG_BASE + 0x00C0))
#define MMRF_LTEDBBRX2_CON31                                                    ((APBADDR)(MMRF_DBBRX2_REG_BASE + 0x00C4))
#define MMRF_LTEDBBRX2_CON32                                                    ((APBADDR)(MMRF_DBBRX2_REG_BASE + 0x00C8))
#define MMRF_LTEDBBRX2_CON33                                                    ((APBADDR)(MMRF_DBBRX2_REG_BASE + 0x00CC))
#define MMRF_LTEDBBRX2_CON34                                                    ((APBADDR)(MMRF_DBBRX2_REG_BASE + 0x00D0))
#define MMRF_LTEDBBRX2_CON35                                                    ((APBADDR)(MMRF_DBBRX2_REG_BASE + 0x00D4))

/*=================================================================================================================================*/
//ABB Mixedsys DPDADC_CON
#define MMRF_DPDADC_CON0                                                        ((APBADDR)(MMRF_DPDADC_REG_BASE + 0x0000))
#define MMRF_DPDADC_CON1                                                        ((APBADDR)(MMRF_DPDADC_REG_BASE + 0x0004))
#define MMRF_DPDADC_CON2                                                        ((APBADDR)(MMRF_DPDADC_REG_BASE + 0x0008))
#define MMRF_DPDADC_CON3                                                        ((APBADDR)(MMRF_DPDADC_REG_BASE + 0x000C))
#define MMRF_DPDADC_CON4                                                        ((APBADDR)(MMRF_DPDADC_REG_BASE + 0x0010))
#define MMRF_DPDADC_CON5                                                        ((APBADDR)(MMRF_DPDADC_REG_BASE + 0x0014))
#define MMRF_DPDADC_CON6                                                        ((APBADDR)(MMRF_DPDADC_REG_BASE + 0x0018))
#define MMRF_DPDADC_CON7                                                        ((APBADDR)(MMRF_DPDADC_REG_BASE + 0x001C))
#define MMRF_DPDADC_CON8                                                        ((APBADDR)(MMRF_DPDADC_REG_BASE + 0x0020))
#define MMRF_DPDADC_CON9                                                        ((APBADDR)(MMRF_DPDADC_REG_BASE + 0x0024))
#define MMRF_DPDADC_CONA                                                        ((APBADDR)(MMRF_DPDADC_REG_BASE + 0x0028))
#define MMRF_DPDADC_CONB                                                        ((APBADDR)(MMRF_DPDADC_REG_BASE + 0x002C))
#define MMRF_DPDADC_CONC                                                        ((APBADDR)(MMRF_DPDADC_REG_BASE + 0x0030))
#define MMRF_DPDADC_COND                                                        ((APBADDR)(MMRF_DPDADC_REG_BASE + 0x0034))

/*=================================================================================================================================*/
//ABB Mixedsys LTEBBTX_CON
#define MMRF_LTEBBTX_CON0                                                       ((APBADDR)(MMRF_LTEBBTX_REG_BASE + 0x0000))
#define MMRF_LTEBBTX_CON1                                                       ((APBADDR)(MMRF_LTEBBTX_REG_BASE + 0x0004))
#define MMRF_LTEBBTX_CON3                                                       ((APBADDR)(MMRF_LTEBBTX_REG_BASE + 0x000C))
#define MMRF_LTEBBTX_CON4                                                       ((APBADDR)(MMRF_LTEBBTX_REG_BASE + 0x0010))
#define MMRF_LTEBBTX_CON5                                                       ((APBADDR)(MMRF_LTEBBTX_REG_BASE + 0x0014))
#define MMRF_LTEBBTX_CON6                                                       ((APBADDR)(MMRF_LTEBBTX_REG_BASE + 0x0018))
#define MMRF_LTEBBTX_CON8                                                       ((APBADDR)(MMRF_LTEBBTX_REG_BASE + 0x0020))
#define MMRF_LTEBBTX_CON9                                                       ((APBADDR)(MMRF_LTEBBTX_REG_BASE + 0x0024))
#define MMRF_LTEBBTX_CONA                                                       ((APBADDR)(MMRF_LTEBBTX_REG_BASE + 0x0028))
#define MMRF_LTEBBTX_CONB                                                       ((APBADDR)(MMRF_LTEBBTX_REG_BASE + 0x002C))
#define MMRF_LTEBBTX_CONC                                                       ((APBADDR)(MMRF_LTEBBTX_REG_BASE + 0x0030))
#define MMRF_LTEBBTX_COND                                                       ((APBADDR)(MMRF_LTEBBTX_REG_BASE + 0x0034))
#define MMRF_LTEBBTX_CONE                                                       ((APBADDR)(MMRF_LTEBBTX_REG_BASE + 0x0038))
#define MMRF_LTEBBTX_CONF                                                       ((APBADDR)(MMRF_LTEBBTX_REG_BASE + 0x003C))
#define MMRF_LTEBBTX_CON12                                                      ((APBADDR)(MMRF_LTEBBTX_REG_BASE + 0x0048))
#define MMRF_LTEBBTX_CON13                                                      ((APBADDR)(MMRF_LTEBBTX_REG_BASE + 0x004C))
#define MMRF_LTEBBTX_CON14                                                      ((APBADDR)(MMRF_LTEBBTX_REG_BASE + 0x0050))
#define MMRF_LTEBBTX_CON15                                                      ((APBADDR)(MMRF_LTEBBTX_REG_BASE + 0x0054))
#define MMRF_LTEBBTX_CON16                                                      ((APBADDR)(MMRF_LTEBBTX_REG_BASE + 0x0058))

/*=================================================================================================================================*/
//ABB Mixedsys ETDAC_CON
#define MMRF_ETDAC_CON0                                                         ((APBADDR)(MMRF_ETDAC_REG_BASE + 0x0000))
#define MMRF_ETDAC_CON1                                                         ((APBADDR)(MMRF_ETDAC_REG_BASE + 0x0004))
#define MMRF_ETDAC_CON3                                                         ((APBADDR)(MMRF_ETDAC_REG_BASE + 0x000C))
#define MMRF_ETDAC_CON4                                                         ((APBADDR)(MMRF_ETDAC_REG_BASE + 0x0010))
#define MMRF_ETDAC_CON5                                                         ((APBADDR)(MMRF_ETDAC_REG_BASE + 0x0014))
#define MMRF_ETDAC_CON6                                                         ((APBADDR)(MMRF_ETDAC_REG_BASE + 0x0018))
#define MMRF_ETDAC_CON8                                                         ((APBADDR)(MMRF_ETDAC_REG_BASE + 0x0020))
#define MMRF_ETDAC_CON9                                                         ((APBADDR)(MMRF_ETDAC_REG_BASE + 0x0024))
#define MMRF_ETDAC_CONA                                                         ((APBADDR)(MMRF_ETDAC_REG_BASE + 0x0028))
#define MMRF_ETDAC_CONB                                                         ((APBADDR)(MMRF_ETDAC_REG_BASE + 0x002C))
#define MMRF_ETDAC_CONE                                                         ((APBADDR)(MMRF_ETDAC_REG_BASE + 0x0038))
#define MMRF_ETDAC_CONF                                                         ((APBADDR)(MMRF_ETDAC_REG_BASE + 0x003C))
#define MMRF_ETDAC_CON10                                                        ((APBADDR)(MMRF_ETDAC_REG_BASE + 0x0040))
#define MMRF_ETDAC_CON11                                                        ((APBADDR)(MMRF_ETDAC_REG_BASE + 0x0044))
#define MMRF_ETDAC_CON12                                                        ((APBADDR)(MMRF_ETDAC_REG_BASE + 0x0048))
#define MMRF_ETDAC_CON13                                                        ((APBADDR)(MMRF_ETDAC_REG_BASE + 0x004C))
#define MMRF_ETDAC_CON14                                                        ((APBADDR)(MMRF_ETDAC_REG_BASE + 0x0050))

/*=================================================================================================================================*/
//ABB Mixedsys RSV_CON
#define MMRF_RSV_CON0                                                           ((APBADDR)(MMRF_RSV_REG_BASE + 0x0000))
#define MMRF_RSV_CON1                                                           ((APBADDR)(MMRF_RSV_REG_BASE + 0x0004))
#define MMRF_RSV_CON2                                                           ((APBADDR)(MMRF_RSV_REG_BASE + 0x0008))
#define MMRF_RSV_CON3                                                           ((APBADDR)(MMRF_RSV_REG_BASE + 0x000C))
#define MMRF_RSV_CON4                                                           ((APBADDR)(MMRF_RSV_REG_BASE + 0x0010))
#define MMRF_RSV_CON5                                                           ((APBADDR)(MMRF_RSV_REG_BASE + 0x0014))
#define MMRF_RSV_CON6                                                           ((APBADDR)(MMRF_RSV_REG_BASE + 0x0018))
#define MMRF_RSV_CON7                                                           ((APBADDR)(MMRF_RSV_REG_BASE + 0x001C))
#define MMRF_RSV_CON8                                                           ((APBADDR)(MMRF_RSV_REG_BASE + 0x0020))
#define MMRF_RSV_CON9                                                           ((APBADDR)(MMRF_RSV_REG_BASE + 0x0024))
#define MMRF_RSV_CONA                                                           ((APBADDR)(MMRF_RSV_REG_BASE + 0x0028))
#define MMRF_RSV_CONB                                                           ((APBADDR)(MMRF_RSV_REG_BASE + 0x002C))

/*=================================================================================================================================*/
//ABB Mixedsys RSV2_CON
#define MMRF_RSV2_CON0                                                          ((APBADDR)(MMRF_RSV2_REG_BASE + 0x0000))
#define MMRF_RSV2_CON1                                                          ((APBADDR)(MMRF_RSV2_REG_BASE + 0x0004))
#define MMRF_RSV2_CON2                                                          ((APBADDR)(MMRF_RSV2_REG_BASE + 0x0008))
#define MMRF_RSV2_CON3                                                          ((APBADDR)(MMRF_RSV2_REG_BASE + 0x000C))
#define MMRF_RSV2_CON4                                                          ((APBADDR)(MMRF_RSV2_REG_BASE + 0x0010))
#define MMRF_RSV2_CON5                                                          ((APBADDR)(MMRF_RSV2_REG_BASE + 0x0014))
#define MMRF_RSV2_CON6                                                          ((APBADDR)(MMRF_RSV2_REG_BASE + 0x0018))
#define MMRF_RSV2_CON7                                                          ((APBADDR)(MMRF_RSV2_REG_BASE + 0x001C))
#define MMRF_RSV2_CON8                                                          ((APBADDR)(MMRF_RSV2_REG_BASE + 0x0020))
#define MMRF_RSV2_CON9                                                          ((APBADDR)(MMRF_RSV2_REG_BASE + 0x0024))
#define MMRF_RSV2_CONA                                                          ((APBADDR)(MMRF_RSV2_REG_BASE + 0x0028))
#define MMRF_RSV2_CONB                                                          ((APBADDR)(MMRF_RSV2_REG_BASE + 0x002C))
#define MMRF_RSV2_CONC                                                          ((APBADDR)(MMRF_RSV2_REG_BASE + 0x0030))
#define MMRF_RSV2_COND                                                          ((APBADDR)(MMRF_RSV2_REG_BASE + 0x0034))
#define MMRF_RSV2_CONE                                                          ((APBADDR)(MMRF_RSV2_REG_BASE + 0x0038))
#define MMRF_RSV2_CONF                                                          ((APBADDR)(MMRF_RSV2_REG_BASE + 0x003C))

/*=================================================================================================================================*/
//ABB Mixedsys DBG_CON
#define MMRF_DBG_CON0                                                           ((APBADDR)(MMRF_DBG_REG_BASE + 0x0000))
#define MMRF_DBG_CON1                                                           ((APBADDR)(MMRF_DBG_REG_BASE + 0x0004))
#define MMRF_DBG_CON2                                                           ((APBADDR)(MMRF_DBG_REG_BASE + 0x0008))
#define MMRF_DBG_CON3                                                           ((APBADDR)(MMRF_DBG_REG_BASE + 0x000C))
#define MMRF_DBG_CON4                                                           ((APBADDR)(MMRF_DBG_REG_BASE + 0x0010))
#define MMRF_DBG_CON5                                                           ((APBADDR)(MMRF_DBG_REG_BASE + 0x0014))
#define MMRF_DBG_CON6                                                           ((APBADDR)(MMRF_DBG_REG_BASE + 0x0018))
#define MMRF_DBG_CON7                                                           ((APBADDR)(MMRF_DBG_REG_BASE + 0x001C))
#define MMRF_DBG_CON8                                                           ((APBADDR)(MMRF_DBG_REG_BASE + 0x0020))
#define MMRF_DBG_CON9                                                           ((APBADDR)(MMRF_DBG_REG_BASE + 0x0024))
#define MMRF_DBG_CONA                                                           ((APBADDR)(MMRF_DBG_REG_BASE + 0x0028))
#define MMRF_DBG_CONB                                                           ((APBADDR)(MMRF_DBG_REG_BASE + 0x002C))
#define MMRF_DBG_CONC                                                           ((APBADDR)(MMRF_DBG_REG_BASE + 0x0030))
#define MMRF_DBG_COND                                                           ((APBADDR)(MMRF_DBG_REG_BASE + 0x0034))
#define MMRF_DBG_CONE                                                           ((APBADDR)(MMRF_DBG_REG_BASE + 0x0038))
#define MMRF_DBG_CONF                                                           ((APBADDR)(MMRF_DBG_REG_BASE + 0x003C))
#define MMRF_DBG_CON10                                                          ((APBADDR)(MMRF_DBG_REG_BASE + 0x0040))
#define MMRF_DBG_CON11                                                          ((APBADDR)(MMRF_DBG_REG_BASE + 0x0044))

/*=================================================================================================================================*/
//RXDFE
#define MMRF_L_RXDFE_FC_CON_P0                                                  ((APBADDR32)(MMRF_L_DFE_RX_FC_REG_BASE + 0x00004000))
#define MMRF_L_RXDFE_FC_CON_P1                                                  ((APBADDR32)(MMRF_L_DFE_RX_FC_REG_BASE + 0x00004004))

#define MMRF_T_RXDFE_FC_CON_P0                                                  ((APBADDR32)(MMRF_T_DFE_RX_FC_REG_BASE + 0x00002000))
#define MMRF_T_RXDFE_FC_CON_P1                                                  ((APBADDR32)(MMRF_T_DFE_RX_FC_REG_BASE + 0x00002004))

#define MMRF_W_RXDFE_FC_CON_P0                                                  ((APBADDR32)(MMRF_W_DFE_RX_FC_REG_BASE + 0x00000000))
#define MMRF_W_RXDFE_FC_CON_P1                                                  ((APBADDR32)(MMRF_W_DFE_RX_FC_REG_BASE + 0x00000004))

/*=================================================================================================================================*/
//TXDFE
#define MMRFC_TXDFE_TXDAC_RATE_CON_G0                                           ((APBADDR32)(MMRFC_TXDFE_REG_BASE + 0x8400))
#define MMRFC_TXDFE_SW_MODE_CON0                                                ((APBADDR32)(MMRFC_TXDFE_REG_BASE + 0x8100))
#define MMRFC_TXDFE_SW_MODE_CON1                                                ((APBADDR32)(MMRFC_TXDFE_REG_BASE + 0x8104))
#define MMRFC_TXDFE_SW_MODE_CON2                                                ((APBADDR32)(MMRFC_TXDFE_REG_BASE + 0x8108))
#define MMRFC_TXDFE_SW_MODE_CON3                                                ((APBADDR32)(MMRFC_TXDFE_REG_BASE + 0x810C))
#define MMRFC_TXDFE_SW_MODE_CON4                                                ((APBADDR32)(MMRFC_TXDFE_REG_BASE + 0x8130))
#define MMRFC_TXDFE_SW_MODE_CON7                                                ((APBADDR32)(MMRFC_TXDFE_REG_BASE + 0x813C))
#define MMRFC_TXDFE_TTG_DC_CON                                                  ((APBADDR32)(MMRFC_TXDFE_REG_BASE + 0x8210))
#define MMRFC_TXDFE_CIM3_CANCEL_CON0                                            ((APBADDR32)(MMRFC_TXDFE_REG_BASE + 0x80A0))
#define MMRFC_TXDFE_TTG_1ST_CON                                                 ((APBADDR32)(MMRFC_TXDFE_REG_BASE + 0x8200))
#define MMRFC_TXDFE_TTG_2ND_CON                                                 ((APBADDR32)(MMRFC_TXDFE_REG_BASE + 0x8204))
#define MMRFC_TXDFE_TTG_3RD_CON                                                 ((APBADDR32)(MMRFC_TXDFE_REG_BASE + 0x8208))
#define MMRFC_TXDFE_TTG_4TH_CON                                                 ((APBADDR32)(MMRFC_TXDFE_REG_BASE + 0x820C))

/*=================================================================================================================================*/
#if IS_MML1_CRYSTAL_ON_PMIC_SUPPORT
//DCXO in PMIC
#define MMRF_DCXO_CW00                                                          ((MMRF_DCXO_XO_TOP_REG_BASE + 0x0000))
#define MMRF_DCXO_CW01                                                          ((MMRF_DCXO_XO_TOP_REG_BASE + 0x0002))
#define MMRF_DCXO_CW02                                                          ((MMRF_DCXO_XO_TOP_REG_BASE + 0x0004))
#define MMRF_DCXO_CW03                                                          ((MMRF_DCXO_XO_TOP_REG_BASE + 0x0006))
#define MMRF_DCXO_CW04                                                          ((MMRF_DCXO_XO_TOP_REG_BASE + 0x0008))
#define MMRF_DCXO_CW05                                                          ((MMRF_DCXO_XO_TOP_REG_BASE + 0x000A))
#define MMRF_DCXO_CW06                                                          ((MMRF_DCXO_XO_TOP_REG_BASE + 0x000C))
#define MMRF_DCXO_CW07                                                          ((MMRF_DCXO_XO_TOP_REG_BASE + 0x000E))
#define MMRF_DCXO_CW08                                                          ((MMRF_DCXO_XO_TOP_REG_BASE + 0x0010))
#define MMRF_DCXO_CW09                                                          ((MMRF_DCXO_XO_TOP_REG_BASE + 0x0012))
#define MMRF_DCXO_CW10                                                          ((MMRF_DCXO_XO_TOP_REG_BASE + 0x0014))
#define MMRF_DCXO_CW11                                                          ((MMRF_DCXO_XO_TOP_REG_BASE + 0x0016))
#define MMRF_DCXO_CW12                                                          ((MMRF_DCXO_XO_TOP_REG_BASE + 0x0018))
#define MMRF_DCXO_CW13                                                          ((MMRF_DCXO_XO_TOP_REG_BASE + 0x001A))
#define MMRF_DCXO_CW14                                                          ((MMRF_DCXO_XO_TOP_REG_BASE + 0x001C))
#define MMRF_DCXO_CW15                                                          ((MMRF_DCXO_XO_TOP_REG_BASE + 0x001E))
#endif

/*=================================================================================================================================*/
#define MMRFC_TXDFE_TXDAC_RATE_CON_G0_TXDAC_RATE_G0_LSB                         (0)
#define MMRFC_TXDFE_TXDAC_RATE_CON_G0_TXDAC_RATE_G0_WIDTH                       (2)
#define MMRFC_TXDFE_TXDAC_RATE_CON_G0_TXDAC_RATE_G0_MASK                        (0x00000003)

#define MMRFC_TXDFE_SW_MODE_CON0_TXDFE_SW_MODE_LSB                              (0)
#define MMRFC_TXDFE_SW_MODE_CON0_TXDFE_SW_MODE_WIDTH                            (3)
#define MMRFC_TXDFE_SW_MODE_CON0_TXDFE_SW_MODE_MASK                             (0x00000007)

#define MMRFC_TXDFE_SW_MODE_CON0_TXDFE_SW_GAIN_INFO_LSB                         (4)
#define MMRFC_TXDFE_SW_MODE_CON0_TXDFE_SW_GAIN_INFO_WIDTH                       (3)
#define MMRFC_TXDFE_SW_MODE_CON0_TXDFE_SW_GAIN_INFO_MASK                        (0x00000070)

#define MMRFC_TXDFE_SW_MODE_CON0_TXDFE_SW_THETA_AT_LSB                          (8)
#define MMRFC_TXDFE_SW_MODE_CON0_TXDFE_SW_THETA_AT_WIDTH                        (15)
#define MMRFC_TXDFE_SW_MODE_CON0_TXDFE_SW_THETA_AT_MASK                         (0x007FFF00)

#define MMRFC_TXDFE_SW_MODE_CON0_TXDFE_SW_MODE_EN_LSB                           (28)
#define MMRFC_TXDFE_SW_MODE_CON0_TXDFE_SW_MODE_EN_WIDTH                         (1)
#define MMRFC_TXDFE_SW_MODE_CON0_TXDFE_SW_MODE_EN_MASK                          (0x10000000)
#define MMRFC_TXDFE_SW_MODE_CON0_TXDFE_SW_MODE_EN_BIT                           (0x10000000)

#define MMRFC_TXDFE_SW_MODE_CON1_TXDFE_SW_DTR_LIN_LSB                           (19)
#define MMRFC_TXDFE_SW_MODE_CON1_TXDFE_SW_DTR_LIN_WIDTH                         (13)
#define MMRFC_TXDFE_SW_MODE_CON1_TXDFE_SW_DTR_LIN_MASK                          (0xFFF80000)

#define MMRFC_TXDFE_SW_MODE_CON1_TXDFE_SW_GAIN_POUT_LSB                         (4)
#define MMRFC_TXDFE_SW_MODE_CON1_TXDFE_SW_GAIN_POUT_WIDTH                       (13)
#define MMRFC_TXDFE_SW_MODE_CON1_TXDFE_SW_GAIN_POUT_MASK                        (0x0001FFF0)

#define MMRFC_TXDFE_SW_MODE_CON1_TXDFE_SW_RAT_LSB                               (0)
#define MMRFC_TXDFE_SW_MODE_CON1_TXDFE_SW_RAT_WIDTH                             (4)
#define MMRFC_TXDFE_SW_MODE_CON1_TXDFE_SW_RAT_MASK                              (0x0000000F)

#define MMRFC_TXDFE_TTG_1ST_CON_TTG_1ST_P1_MODE_LSB                             (30)
#define MMRFC_TXDFE_TTG_1ST_CON_TTG_1ST_P1_MODE_WIDTH                           (2)
#define MMRFC_TXDFE_TTG_1ST_CON_TTG_1ST_P1_MODE_MASK                            (0xC0000000)

#define MMRFC_TXDFE_TTG_1ST_CON_TTG_1ST_P0_MODE_LSB                             (28)
#define MMRFC_TXDFE_TTG_1ST_CON_TTG_1ST_P0_MODE_WIDTH                           (2)
#define MMRFC_TXDFE_TTG_1ST_CON_TTG_1ST_P0_MODE_MASK                            (0x30000000)

#define MMRFC_TXDFE_TTG_1ST_CON_TTG_1ST_GAIN_LSB                                (22)
#define MMRFC_TXDFE_TTG_1ST_CON_TTG_1ST_GAIN_WIDTH                              (6)
#define MMRFC_TXDFE_TTG_1ST_CON_TTG_1ST_GAIN_MASK                               (0x0FC00000)

#define MMRFC_TXDFE_TTG_1ST_CON_TTG_1ST_PHI_LSB                                 (0)
#define MMRFC_TXDFE_TTG_1ST_CON_TTG_1ST_PHI_WIDTH                               (22)
#define MMRFC_TXDFE_TTG_1ST_CON_TTG_1ST_PHI_MASK                                (0x003FFFFF)

#define MMRFC_TXDFE_TTG_DC_CON_TTG_1ST_P1_DC_Q_LSB                              (16)
#define MMRFC_TXDFE_TTG_DC_CON_TTG_1ST_P1_DC_Q_WIDTH                            (13)
#define MMRFC_TXDFE_TTG_DC_CON_TTG_1ST_P1_DC_Q_MASK                             (0x1FFF0000)

#define MMRFC_TXDFE_TTG_DC_CON_TTG_1ST_P1_DC_I_LSB                              (0)
#define MMRFC_TXDFE_TTG_DC_CON_TTG_1ST_P1_DC_I_WIDTH                            (13)
#define MMRFC_TXDFE_TTG_DC_CON_TTG_1ST_P1_DC_I_MASK                             (0x00001FFF)

#define MMRFC_TXDFE_CIM3_CANCEL_CON0_CIM3_CANCEL_EN_LSB                         (0)
#define MMRFC_TXDFE_CIM3_CANCEL_CON0_CIM3_CANCEL_EN_WIDTH                       (5)
#define MMRFC_TXDFE_CIM3_CANCEL_CON0_CIM3_CANCEL_EN_MASK                        (0x0000001F)

#define MMRFC_TXDFE_SW_MODE_CON3_TXDFE_SW_TXDFE_WIN_LSB                         (0)
#define MMRFC_TXDFE_SW_MODE_CON3_TXDFE_SW_TXDFE_WIN_WIDTH                       (1)
#define MMRFC_TXDFE_SW_MODE_CON3_TXDFE_SW_TXDFE_WIN_MASK                        (0x00000001)
#define MMRFC_TXDFE_SW_MODE_CON3_TXDFE_SW_TXDFE_WIN_BIT                         (0x00000001)

#define MMRFC_TXDFE_SW_MODE_CON2_TXDFE_SW_TTG_SETTING_SEL_LSB                   (0)
#define MMRFC_TXDFE_SW_MODE_CON2_TXDFE_SW_TTG_SETTING_SEL_WIDTH                 (4)
#define MMRFC_TXDFE_SW_MODE_CON2_TXDFE_SW_TTG_SETTING_SEL_MASK                  (0x0000000F)

#define MMRFC_TXDFE_SW_MODE_CON2_TXDFE_SW_TTG_WIN_LSB                           (4)
#define MMRFC_TXDFE_SW_MODE_CON2_TXDFE_SW_TTG_WIN_WIDTH                         (1)
#define MMRFC_TXDFE_SW_MODE_CON2_TXDFE_SW_TTG_WIN_MASK                          (0x00000010)
#define MMRFC_TXDFE_SW_MODE_CON2_TXDFE_SW_TTG_WIN_BIT                           (0x00000010)

#define MMRFC_TXDFE_SW_MODE_CON4_TXDFE_SW_TXDAC_WIN_LSB                         (0)
#define MMRFC_TXDFE_SW_MODE_CON4_TXDFE_SW_TXDAC_WIN_WIDTH                       (1)
#define MMRFC_TXDFE_SW_MODE_CON4_TXDFE_SW_TXDAC_WIN_MASK                        (0x00000001)
#define MMRFC_TXDFE_SW_MODE_CON4_TXDFE_SW_TXDAC_WIN_BIT                         (0x00000001)

/*=========================================================================================================*/


#define MMRF_BSISPI_PORT_PARAM_ORION_PLUS_TXDATA_FORMAT_LSB                     (31)
#define MMRF_BSISPI_PORT_PARAM_ORION_PLUS_TXDATA_FORMAT_WIDTH                   (1)
#define MMRF_BSISPI_PORT_PARAM_ORION_PLUS_TXDATA_FORMAT_MASK                    (0x80000000)
#define MMRF_BSISPI_PORT_PARAM_ORION_PLUS_TXDATA_FORMAT_BIT                     (0x80000000)

#define MMRF_BSISPI_PORT_PARAM_SW_CS_SEL_LSB                                    (16)
#define MMRF_BSISPI_PORT_PARAM_SW_CS_SEL_WIDTH                                  (1)
#define MMRF_BSISPI_PORT_PARAM_SW_CS_SEL_MASK                                   (0x00010000)
#define MMRF_BSISPI_PORT_PARAM_SW_CS_SEL_BIT                                    (0x00010000)

#define MMRF_BSISPI_PORT_PARAM_BSI_CW_INSERT_0_ENABLE_LSB                       (15)
#define MMRF_BSISPI_PORT_PARAM_BSI_CW_INSERT_0_ENABLE_WIDTH                     (1)
#define MMRF_BSISPI_PORT_PARAM_BSI_CW_INSERT_0_ENABLE_MASK                      (0x00008000)
#define MMRF_BSISPI_PORT_PARAM_BSI_CW_INSERT_0_ENABLE_BIT                       (0x00008000)

#define MMRF_BSISPI_PORT_PARAM_BSI_CW_INSERT_0_LSB                              (9)
#define MMRF_BSISPI_PORT_PARAM_BSI_CW_INSERT_0_WIDTH                            (6)
#define MMRF_BSISPI_PORT_PARAM_BSI_CW_INSERT_0_MASK                             (0x00007E00)

#define MMRF_BSISPI_PORT_PARAM_BSI_IO_MODE_LSB                                  (8)
#define MMRF_BSISPI_PORT_PARAM_BSI_IO_MODE_WIDTH                                (1)
#define MMRF_BSISPI_PORT_PARAM_BSI_IO_MODE_MASK                                 (0x00000100)
#define MMRF_BSISPI_PORT_PARAM_BSI_IO_MODE_BIT                                  (0x00000100)

#define MMRF_BSISPI_PORT_PARAM_RESET_MODE_LSB                                   (7)
#define MMRF_BSISPI_PORT_PARAM_RESET_MODE_WIDTH                                 (1)
#define MMRF_BSISPI_PORT_PARAM_RESET_MODE_MASK                                  (0x00000080)
#define MMRF_BSISPI_PORT_PARAM_RESET_MODE_BIT                                   (0x00000080)

#define MMRF_BSISPI_PORT_PARAM_READ_PHASE_LSB                                   (5)
#define MMRF_BSISPI_PORT_PARAM_READ_PHASE_WIDTH                                 (2)
#define MMRF_BSISPI_PORT_PARAM_READ_PHASE_MASK                                  (0x00000060)

#define MMRF_BSISPI_PORT_PARAM_DBG_EN_LSB                                       (4)
#define MMRF_BSISPI_PORT_PARAM_DBG_EN_WIDTH                                     (1)
#define MMRF_BSISPI_PORT_PARAM_DBG_EN_MASK                                      (0x00000010)
#define MMRF_BSISPI_PORT_PARAM_DBG_EN_BIT                                       (0x00000010)

#define MMRF_BSISPI_PORT_PARAM_SINGLE_DIR_LSB                                   (3)
#define MMRF_BSISPI_PORT_PARAM_SINGLE_DIR_WIDTH                                 (1)
#define MMRF_BSISPI_PORT_PARAM_SINGLE_DIR_MASK                                  (0x00000008)
#define MMRF_BSISPI_PORT_PARAM_SINGLE_DIR_BIT                                   (0x00000008)

#define MMRF_BSISPI_PORT_PARAM_BSI_MODE_LSB                                     (1)
#define MMRF_BSISPI_PORT_PARAM_BSI_MODE_WIDTH                                   (2)
#define MMRF_BSISPI_PORT_PARAM_BSI_MODE_MASK                                    (0x00000006)

#define MMRF_BSISPI_PORT_PARAM_MIPI_EN_LSB                                      (0)
#define MMRF_BSISPI_PORT_PARAM_MIPI_EN_WIDTH                                    (1)
#define MMRF_BSISPI_PORT_PARAM_MIPI_EN_MASK                                     (0x00000001)
#define MMRF_BSISPI_PORT_PARAM_MIPI_EN_BIT                                      (0x00000001)

#define MMRF_BSISPI_SW_MODE_SW_BSI_DIN2_LSB                                     (10)
#define MMRF_BSISPI_SW_MODE_SW_BSI_DIN2_WIDTH                                   (1)
#define MMRF_BSISPI_SW_MODE_SW_BSI_DIN2_MASK                                    (0x00000400)
#define MMRF_BSISPI_SW_MODE_SW_BSI_DIN2_BIT                                     (0x00000400)

#define MMRF_BSISPI_SW_MODE_SW_BSI_DIN1_LSB                                     (9)
#define MMRF_BSISPI_SW_MODE_SW_BSI_DIN1_WIDTH                                   (1)
#define MMRF_BSISPI_SW_MODE_SW_BSI_DIN1_MASK                                    (0x00000200)
#define MMRF_BSISPI_SW_MODE_SW_BSI_DIN1_BIT                                     (0x00000200)

#define MMRF_BSISPI_SW_MODE_SW_BSI_DIN0_LSB                                     (8)
#define MMRF_BSISPI_SW_MODE_SW_BSI_DIN0_WIDTH                                   (1)
#define MMRF_BSISPI_SW_MODE_SW_BSI_DIN0_MASK                                    (0x00000100)
#define MMRF_BSISPI_SW_MODE_SW_BSI_DIN0_BIT                                     (0x00000100)

#define MMRF_BSISPI_SW_MODE_SW_BSI_OE_LSB                                       (5)
#define MMRF_BSISPI_SW_MODE_SW_BSI_OE_WIDTH                                     (1)
#define MMRF_BSISPI_SW_MODE_SW_BSI_OE_MASK                                      (0x00000020)
#define MMRF_BSISPI_SW_MODE_SW_BSI_OE_BIT                                       (0x00000020)

#define MMRF_BSISPI_SW_MODE_SW_BSI_DATA2_LSB                                    (4)
#define MMRF_BSISPI_SW_MODE_SW_BSI_DATA2_WIDTH                                  (1)
#define MMRF_BSISPI_SW_MODE_SW_BSI_DATA2_MASK                                   (0x00000010)
#define MMRF_BSISPI_SW_MODE_SW_BSI_DATA2_BIT                                    (0x00000010)

#define MMRF_BSISPI_SW_MODE_SW_BSI_DATA1_LSB                                    (3)
#define MMRF_BSISPI_SW_MODE_SW_BSI_DATA1_WIDTH                                  (1)
#define MMRF_BSISPI_SW_MODE_SW_BSI_DATA1_MASK                                   (0x00000008)
#define MMRF_BSISPI_SW_MODE_SW_BSI_DATA1_BIT                                    (0x00000008)

#define MMRF_BSISPI_SW_MODE_SW_BSI_DATA0_LSB                                    (2)
#define MMRF_BSISPI_SW_MODE_SW_BSI_DATA0_WIDTH                                  (1)
#define MMRF_BSISPI_SW_MODE_SW_BSI_DATA0_MASK                                   (0x00000004)
#define MMRF_BSISPI_SW_MODE_SW_BSI_DATA0_BIT                                    (0x00000004)

#define MMRF_BSISPI_SW_MODE_SW_BSI_CS_LSB                                       (1)
#define MMRF_BSISPI_SW_MODE_SW_BSI_CS_WIDTH                                     (1)
#define MMRF_BSISPI_SW_MODE_SW_BSI_CS_MASK                                      (0x00000002)
#define MMRF_BSISPI_SW_MODE_SW_BSI_CS_BIT                                       (0x00000002)

#define MMRF_BSISPI_SW_MODE_SW_BSI_CLK_LSB                                      (0)
#define MMRF_BSISPI_SW_MODE_SW_BSI_CLK_WIDTH                                    (1)
#define MMRF_BSISPI_SW_MODE_SW_BSI_CLK_MASK                                     (0x00000001)
#define MMRF_BSISPI_SW_MODE_SW_BSI_CLK_BIT                                      (0x00000001)

#define MMRF_BSISPI_IC0_PARAM1_WLEN0_LSB                                        (24)
#define MMRF_BSISPI_IC0_PARAM1_WLEN0_WIDTH                                      (6)
#define MMRF_BSISPI_IC0_PARAM1_WLEN0_MASK                                       (0x3F000000)

#define MMRF_BSISPI_IC0_PARAM1_BSI_IDLE_CNT0_LSB                                (16)
#define MMRF_BSISPI_IC0_PARAM1_BSI_IDLE_CNT0_WIDTH                              (5)
#define MMRF_BSISPI_IC0_PARAM1_BSI_IDLE_CNT0_MASK                               (0x001F0000)

#define MMRF_BSISPI_IC0_PARAM1_RD_TRANS_LEN0_LSB                                (12)
#define MMRF_BSISPI_IC0_PARAM1_RD_TRANS_LEN0_WIDTH                              (4)
#define MMRF_BSISPI_IC0_PARAM1_RD_TRANS_LEN0_MASK                               (0x0000F000)

#define MMRF_BSISPI_IC0_PARAM1_RD_TRANS_CLKON0_LSB                              (11)
#define MMRF_BSISPI_IC0_PARAM1_RD_TRANS_CLKON0_WIDTH                            (1)
#define MMRF_BSISPI_IC0_PARAM1_RD_TRANS_CLKON0_MASK                             (0x00000800)
#define MMRF_BSISPI_IC0_PARAM1_RD_TRANS_CLKON0_BIT                              (0x00000800)

#define MMRF_BSISPI_IC0_PARAM1_RD_CLK_SPD0_LSB                                  (8)
#define MMRF_BSISPI_IC0_PARAM1_RD_CLK_SPD0_WIDTH                                (3)
#define MMRF_BSISPI_IC0_PARAM1_RD_CLK_SPD0_MASK                                 (0x00000700)

#define MMRF_BSISPI_IC0_PARAM1_CS0_POL_LSB                                      (7)
#define MMRF_BSISPI_IC0_PARAM1_CS0_POL_WIDTH                                    (1)
#define MMRF_BSISPI_IC0_PARAM1_CS0_POL_MASK                                     (0x00000080)
#define MMRF_BSISPI_IC0_PARAM1_CS0_POL_BIT                                      (0x00000080)

#define MMRF_BSISPI_IC0_PARAM1_CS0_LEN_LSB                                      (5)
#define MMRF_BSISPI_IC0_PARAM1_CS0_LEN_WIDTH                                    (2)
#define MMRF_BSISPI_IC0_PARAM1_CS0_LEN_MASK                                     (0x00000060)

#define MMRF_BSISPI_IC0_PARAM1_CLK_SPD0_LSB                                     (2)
#define MMRF_BSISPI_IC0_PARAM1_CLK_SPD0_WIDTH                                   (3)
#define MMRF_BSISPI_IC0_PARAM1_CLK_SPD0_MASK                                    (0x0000001C)

#define MMRF_BSISPI_IC0_PARAM1_CLK_POL0_LSB                                     (0)
#define MMRF_BSISPI_IC0_PARAM1_CLK_POL0_WIDTH                                   (2)
#define MMRF_BSISPI_IC0_PARAM1_CLK_POL0_MASK                                    (0x00000003)

#define MMRF_BSISPI_IC0_PARAM2_RD_RLEN0_LSB                                     (24)
#define MMRF_BSISPI_IC0_PARAM2_RD_RLEN0_WIDTH                                   (6)
#define MMRF_BSISPI_IC0_PARAM2_RD_RLEN0_MASK                                    (0x3F000000)

#define MMRF_BSISPI_IC0_PARAM2_RD_WLEN0_LSB                                     (16)
#define MMRF_BSISPI_IC0_PARAM2_RD_WLEN0_WIDTH                                   (5)
#define MMRF_BSISPI_IC0_PARAM2_RD_WLEN0_MASK                                    (0x001F0000)

#define MMRF_BSISPI_IC0_PARAM2_RD_RDATA_CS0_POL_LSB                             (15)
#define MMRF_BSISPI_IC0_PARAM2_RD_RDATA_CS0_POL_WIDTH                           (1)
#define MMRF_BSISPI_IC0_PARAM2_RD_RDATA_CS0_POL_MASK                            (0x00008000)
#define MMRF_BSISPI_IC0_PARAM2_RD_RDATA_CS0_POL_BIT                             (0x00008000)

#define MMRF_BSISPI_IC0_PARAM2_RD_TRANS_CS0_WAVEFORM_LSB                        (0)
#define MMRF_BSISPI_IC0_PARAM2_RD_TRANS_CS0_WAVEFORM_WIDTH                      (15)
#define MMRF_BSISPI_IC0_PARAM2_RD_TRANS_CS0_WAVEFORM_MASK                       (0x00007FFF)

#define MMRF_BSISPI_IC1_PARAM1_WLEN1_LSB                                        (24)
#define MMRF_BSISPI_IC1_PARAM1_WLEN1_WIDTH                                      (6)
#define MMRF_BSISPI_IC1_PARAM1_WLEN1_MASK                                       (0x3F000000)

#define MMRF_BSISPI_IC1_PARAM1_BSI_IDLE_CNT1_LSB                                (16)
#define MMRF_BSISPI_IC1_PARAM1_BSI_IDLE_CNT1_WIDTH                              (5)
#define MMRF_BSISPI_IC1_PARAM1_BSI_IDLE_CNT1_MASK                               (0x001F0000)

#define MMRF_BSISPI_IC1_PARAM1_RD_TRANS_LEN1_LSB                                (12)
#define MMRF_BSISPI_IC1_PARAM1_RD_TRANS_LEN1_WIDTH                              (4)
#define MMRF_BSISPI_IC1_PARAM1_RD_TRANS_LEN1_MASK                               (0x0000F000)

#define MMRF_BSISPI_IC1_PARAM1_RD_TRANS_CLKON1_LSB                              (11)
#define MMRF_BSISPI_IC1_PARAM1_RD_TRANS_CLKON1_WIDTH                            (1)
#define MMRF_BSISPI_IC1_PARAM1_RD_TRANS_CLKON1_MASK                             (0x00000800)
#define MMRF_BSISPI_IC1_PARAM1_RD_TRANS_CLKON1_BIT                              (0x00000800)

#define MMRF_BSISPI_IC1_PARAM1_RD_CLK_SPD1_LSB                                  (8)
#define MMRF_BSISPI_IC1_PARAM1_RD_CLK_SPD1_WIDTH                                (3)
#define MMRF_BSISPI_IC1_PARAM1_RD_CLK_SPD1_MASK                                 (0x00000700)

#define MMRF_BSISPI_IC1_PARAM1_CS1_POL_LSB                                      (7)
#define MMRF_BSISPI_IC1_PARAM1_CS1_POL_WIDTH                                    (1)
#define MMRF_BSISPI_IC1_PARAM1_CS1_POL_MASK                                     (0x00000080)
#define MMRF_BSISPI_IC1_PARAM1_CS1_POL_BIT                                      (0x00000080)

#define MMRF_BSISPI_IC1_PARAM1_CS1_LEN_LSB                                      (5)
#define MMRF_BSISPI_IC1_PARAM1_CS1_LEN_WIDTH                                    (2)
#define MMRF_BSISPI_IC1_PARAM1_CS1_LEN_MASK                                     (0x00000060)

#define MMRF_BSISPI_IC1_PARAM1_CLK_SPD1_LSB                                     (2)
#define MMRF_BSISPI_IC1_PARAM1_CLK_SPD1_WIDTH                                   (3)
#define MMRF_BSISPI_IC1_PARAM1_CLK_SPD1_MASK                                    (0x0000001C)

#define MMRF_BSISPI_IC1_PARAM1_CLK_POL1_LSB                                     (0)
#define MMRF_BSISPI_IC1_PARAM1_CLK_POL1_WIDTH                                   (2)
#define MMRF_BSISPI_IC1_PARAM1_CLK_POL1_MASK                                    (0x00000003)

#define MMRF_BSISPI_IC1_PARAM2_RD_RLEN1_LSB                                     (24)
#define MMRF_BSISPI_IC1_PARAM2_RD_RLEN1_WIDTH                                   (6)
#define MMRF_BSISPI_IC1_PARAM2_RD_RLEN1_MASK                                    (0x3F000000)

#define MMRF_BSISPI_IC1_PARAM2_RD_WLEN1_LSB                                     (16)
#define MMRF_BSISPI_IC1_PARAM2_RD_WLEN1_WIDTH                                   (5)
#define MMRF_BSISPI_IC1_PARAM2_RD_WLEN1_MASK                                    (0x001F0000)

#define MMRF_BSISPI_IC1_PARAM2_RD_RDATA_CS1_POL_LSB                             (15)
#define MMRF_BSISPI_IC1_PARAM2_RD_RDATA_CS1_POL_WIDTH                           (1)
#define MMRF_BSISPI_IC1_PARAM2_RD_RDATA_CS1_POL_MASK                            (0x00008000)
#define MMRF_BSISPI_IC1_PARAM2_RD_RDATA_CS1_POL_BIT                             (0x00008000)

#define MMRF_BSISPI_IC1_PARAM2_RD_TRANS_CS1_WAVEFORM_LSB                        (0)
#define MMRF_BSISPI_IC1_PARAM2_RD_TRANS_CS1_WAVEFORM_WIDTH                      (15)
#define MMRF_BSISPI_IC1_PARAM2_RD_TRANS_CS1_WAVEFORM_MASK                       (0x00007FFF)

#define MMRF_BSISPI_LOGGER_PARAM_BSI_LOGGER_WPTR_LSB                            (16)
#define MMRF_BSISPI_LOGGER_PARAM_BSI_LOGGER_WPTR_WIDTH                          (7)
#define MMRF_BSISPI_LOGGER_PARAM_BSI_LOGGER_WPTR_MASK                           (0x007F0000)

#define MMRF_BSISPI_LOGGER_PARAM_BSI_LOGGER_TIMER_EN_LSB                        (1)
#define MMRF_BSISPI_LOGGER_PARAM_BSI_LOGGER_TIMER_EN_WIDTH                      (1)
#define MMRF_BSISPI_LOGGER_PARAM_BSI_LOGGER_TIMER_EN_MASK                       (0x00000002)
#define MMRF_BSISPI_LOGGER_PARAM_BSI_LOGGER_TIMER_EN_BIT                        (0x00000002)

#define MMRF_BSISPI_LOGGER_PARAM_BSI_LOGGER_EN_LSB                              (0)
#define MMRF_BSISPI_LOGGER_PARAM_BSI_LOGGER_EN_WIDTH                            (1)
#define MMRF_BSISPI_LOGGER_PARAM_BSI_LOGGER_EN_MASK                             (0x00000001)
#define MMRF_BSISPI_LOGGER_PARAM_BSI_LOGGER_EN_BIT                              (0x00000001)

#define MMRF_BSISPI_LOGGER_DATA_L_BSI_LOGGER_CW_LSB                             (0)
#define MMRF_BSISPI_LOGGER_DATA_L_BSI_LOGGER_CW_WIDTH                           (32)
#define MMRF_BSISPI_LOGGER_DATA_L_BSI_LOGGER_CW_MASK                            (0xFFFFFFFF)

#define MMRF_BSISPI_LOGGER_DATA_H_BSI_LOGGER_TIMING_LSB                         (5)
#define MMRF_BSISPI_LOGGER_DATA_H_BSI_LOGGER_TIMING_WIDTH                       (15)
#define MMRF_BSISPI_LOGGER_DATA_H_BSI_LOGGER_TIMING_MASK                        (0x000FFFE0)

#define MMRF_BSISPI_LOGGER_DATA_H_BSI_LOGGER_ID_LSB                             (1)
#define MMRF_BSISPI_LOGGER_DATA_H_BSI_LOGGER_ID_WIDTH                           (4)
#define MMRF_BSISPI_LOGGER_DATA_H_BSI_LOGGER_ID_MASK                            (0x0000001E)

#define MMRF_BSISPI_LOGGER_DATA_H_BSI_LOGGER_CW_RW_LSB                          (0)
#define MMRF_BSISPI_LOGGER_DATA_H_BSI_LOGGER_CW_RW_WIDTH                        (1)
#define MMRF_BSISPI_LOGGER_DATA_H_BSI_LOGGER_CW_RW_MASK                         (0x00000001)
#define MMRF_BSISPI_LOGGER_DATA_H_BSI_LOGGER_CW_RW_BIT                          (0x00000001)


#define MMRF_BSI_MM_IMM_MD1_RFIC1_CONF_MD1_RFIC1_IMM_CS_LSB                     (3)
#define MMRF_BSI_MM_IMM_MD1_RFIC1_CONF_MD1_RFIC1_IMM_CS_WIDTH                   (1)
#define MMRF_BSI_MM_IMM_MD1_RFIC1_CONF_MD1_RFIC1_IMM_CS_MASK                    (0x00000008)
#define MMRF_BSI_MM_IMM_MD1_RFIC1_CONF_MD1_RFIC1_IMM_CS_BIT                     (0x00000008)

#define MMRF_BSI_MM_IMM_MD1_RFIC1_CONF_MD1_RFIC1_IMM_MIPI_EXTEND_LSB            (2)
#define MMRF_BSI_MM_IMM_MD1_RFIC1_CONF_MD1_RFIC1_IMM_MIPI_EXTEND_WIDTH          (1)
#define MMRF_BSI_MM_IMM_MD1_RFIC1_CONF_MD1_RFIC1_IMM_MIPI_EXTEND_MASK           (0x00000004)
#define MMRF_BSI_MM_IMM_MD1_RFIC1_CONF_MD1_RFIC1_IMM_MIPI_EXTEND_BIT            (0x00000004)

#define MMRF_BSI_MM_IMM_MD1_RFIC1_CONF_MD1_RFIC1_IMM_READ_STATE_LSB             (1)
#define MMRF_BSI_MM_IMM_MD1_RFIC1_CONF_MD1_RFIC1_IMM_READ_STATE_WIDTH           (1)
#define MMRF_BSI_MM_IMM_MD1_RFIC1_CONF_MD1_RFIC1_IMM_READ_STATE_MASK            (0x00000002)
#define MMRF_BSI_MM_IMM_MD1_RFIC1_CONF_MD1_RFIC1_IMM_READ_STATE_BIT             (0x00000002)

#define MMRF_BSI_MM_IMM_MD1_RFIC1_CONF_MD1_RFIC1_IMM_TRIG_LSB                   (0)
#define MMRF_BSI_MM_IMM_MD1_RFIC1_CONF_MD1_RFIC1_IMM_TRIG_WIDTH                 (1)
#define MMRF_BSI_MM_IMM_MD1_RFIC1_CONF_MD1_RFIC1_IMM_TRIG_MASK                  (0x00000001)
#define MMRF_BSI_MM_IMM_MD1_RFIC1_CONF_MD1_RFIC1_IMM_TRIG_BIT                   (0x00000001)

#define MMRF_BSI_MM_IMM_MD1_RFIC1_WDATA_1_MD1_RFIC1_IMM_WDATA_1_LSB             (0)
#define MMRF_BSI_MM_IMM_MD1_RFIC1_WDATA_1_MD1_RFIC1_IMM_WDATA_1_WIDTH           (32)
#define MMRF_BSI_MM_IMM_MD1_RFIC1_WDATA_1_MD1_RFIC1_IMM_WDATA_1_MASK            (0xFFFFFFFF)

#define MMRF_BSI_MM_IMM_MD1_RFIC1_STATUS_MD1_RFIC1_IMM_RDY_LSB                  (0)
#define MMRF_BSI_MM_IMM_MD1_RFIC1_STATUS_MD1_RFIC1_IMM_RDY_WIDTH                (1)
#define MMRF_BSI_MM_IMM_MD1_RFIC1_STATUS_MD1_RFIC1_IMM_RDY_MASK                 (0x00000001)
#define MMRF_BSI_MM_IMM_MD1_RFIC1_STATUS_MD1_RFIC1_IMM_RDY_BIT                  (0x00000001)

#define MMRF_BSI_MM_IMM_MD1_RFIC1_RDAT_L_MD1_RFIC1_IMM_RDAT_L_LSB               (0)
#define MMRF_BSI_MM_IMM_MD1_RFIC1_RDAT_L_MD1_RFIC1_IMM_RDAT_L_WIDTH             (32)
#define MMRF_BSI_MM_IMM_MD1_RFIC1_RDAT_L_MD1_RFIC1_IMM_RDAT_L_MASK              (0xFFFFFFFF)

#define MMRF_BSI_MM_IMM_MD1_RFIC1_RDAT_H_MD1_RFIC1_IMM_RDAT_H_LSB               (0)
#define MMRF_BSI_MM_IMM_MD1_RFIC1_RDAT_H_MD1_RFIC1_IMM_RDAT_H_WIDTH             (4)
#define MMRF_BSI_MM_IMM_MD1_RFIC1_RDAT_H_MD1_RFIC1_IMM_RDAT_H_MASK              (0x0000000F)

#define MMRF_BSI_MM_IMM_MD1_RFIC2_CONF_MD1_RFIC2_IMM_CS_LSB                     (3)
#define MMRF_BSI_MM_IMM_MD1_RFIC2_CONF_MD1_RFIC2_IMM_CS_WIDTH                   (1)
#define MMRF_BSI_MM_IMM_MD1_RFIC2_CONF_MD1_RFIC2_IMM_CS_MASK                    (0x00000008)
#define MMRF_BSI_MM_IMM_MD1_RFIC2_CONF_MD1_RFIC2_IMM_CS_BIT                     (0x00000008)

#define MMRF_BSI_MM_IMM_MD1_RFIC2_CONF_MD1_RFIC2_IMM_MIPI_EXTEND_LSB            (2)
#define MMRF_BSI_MM_IMM_MD1_RFIC2_CONF_MD1_RFIC2_IMM_MIPI_EXTEND_WIDTH          (1)
#define MMRF_BSI_MM_IMM_MD1_RFIC2_CONF_MD1_RFIC2_IMM_MIPI_EXTEND_MASK           (0x00000004)
#define MMRF_BSI_MM_IMM_MD1_RFIC2_CONF_MD1_RFIC2_IMM_MIPI_EXTEND_BIT            (0x00000004)

#define MMRF_BSI_MM_IMM_MD1_RFIC2_CONF_MD1_RFIC2_IMM_READ_STATE_LSB             (1)
#define MMRF_BSI_MM_IMM_MD1_RFIC2_CONF_MD1_RFIC2_IMM_READ_STATE_WIDTH           (1)
#define MMRF_BSI_MM_IMM_MD1_RFIC2_CONF_MD1_RFIC2_IMM_READ_STATE_MASK            (0x00000002)
#define MMRF_BSI_MM_IMM_MD1_RFIC2_CONF_MD1_RFIC2_IMM_READ_STATE_BIT             (0x00000002)

#define MMRF_BSI_MM_IMM_MD1_RFIC2_CONF_MD1_RFIC2_IMM_TRIG_LSB                   (0)
#define MMRF_BSI_MM_IMM_MD1_RFIC2_CONF_MD1_RFIC2_IMM_TRIG_WIDTH                 (1)
#define MMRF_BSI_MM_IMM_MD1_RFIC2_CONF_MD1_RFIC2_IMM_TRIG_MASK                  (0x00000001)
#define MMRF_BSI_MM_IMM_MD1_RFIC2_CONF_MD1_RFIC2_IMM_TRIG_BIT                   (0x00000001)

#define MMRF_BSI_MM_IMM_MD1_RFIC2_WDATA_1_MD1_RFIC2_IMM_WDATA_1_LSB             (0)
#define MMRF_BSI_MM_IMM_MD1_RFIC2_WDATA_1_MD1_RFIC2_IMM_WDATA_1_WIDTH           (32)
#define MMRF_BSI_MM_IMM_MD1_RFIC2_WDATA_1_MD1_RFIC2_IMM_WDATA_1_MASK            (0xFFFFFFFF)

#define MMRF_BSI_MM_IMM_MD1_RFIC2_STATUS_MD1_RFIC2_IMM_RDY_LSB                  (0)
#define MMRF_BSI_MM_IMM_MD1_RFIC2_STATUS_MD1_RFIC2_IMM_RDY_WIDTH                (1)
#define MMRF_BSI_MM_IMM_MD1_RFIC2_STATUS_MD1_RFIC2_IMM_RDY_MASK                 (0x00000001)
#define MMRF_BSI_MM_IMM_MD1_RFIC2_STATUS_MD1_RFIC2_IMM_RDY_BIT                  (0x00000001)

#define MMRF_BSI_MM_IMM_MD1_RFIC2_RDAT_L_MD1_RFIC2_IMM_RDAT_L_LSB               (0)
#define MMRF_BSI_MM_IMM_MD1_RFIC2_RDAT_L_MD1_RFIC2_IMM_RDAT_L_WIDTH             (32)
#define MMRF_BSI_MM_IMM_MD1_RFIC2_RDAT_L_MD1_RFIC2_IMM_RDAT_L_MASK              (0xFFFFFFFF)

#define MMRF_BSI_MM_IMM_MD1_RFIC2_RDAT_H_MD1_RFIC2_IMM_RDAT_H_LSB               (0)
#define MMRF_BSI_MM_IMM_MD1_RFIC2_RDAT_H_MD1_RFIC2_IMM_RDAT_H_WIDTH             (4)
#define MMRF_BSI_MM_IMM_MD1_RFIC2_RDAT_H_MD1_RFIC2_IMM_RDAT_H_MASK              (0x0000000F)

#define MMRF_BSI_MM_IMM_MD1_MIPI0_CONF_MD1_MIPI0_IMM_CS_LSB                     (3)
#define MMRF_BSI_MM_IMM_MD1_MIPI0_CONF_MD1_MIPI0_IMM_CS_WIDTH                   (1)
#define MMRF_BSI_MM_IMM_MD1_MIPI0_CONF_MD1_MIPI0_IMM_CS_MASK                    (0x00000008)
#define MMRF_BSI_MM_IMM_MD1_MIPI0_CONF_MD1_MIPI0_IMM_CS_BIT                     (0x00000008)

#define MMRF_BSI_MM_IMM_MD1_MIPI0_CONF_MD1_MIPI0_IMM_MIPI_EXTEND_LSB            (2)
#define MMRF_BSI_MM_IMM_MD1_MIPI0_CONF_MD1_MIPI0_IMM_MIPI_EXTEND_WIDTH          (1)
#define MMRF_BSI_MM_IMM_MD1_MIPI0_CONF_MD1_MIPI0_IMM_MIPI_EXTEND_MASK           (0x00000004)
#define MMRF_BSI_MM_IMM_MD1_MIPI0_CONF_MD1_MIPI0_IMM_MIPI_EXTEND_BIT            (0x00000004)

#define MMRF_BSI_MM_IMM_MD1_MIPI0_CONF_MD1_MIPI0_IMM_READ_STATE_LSB             (1)
#define MMRF_BSI_MM_IMM_MD1_MIPI0_CONF_MD1_MIPI0_IMM_READ_STATE_WIDTH           (1)
#define MMRF_BSI_MM_IMM_MD1_MIPI0_CONF_MD1_MIPI0_IMM_READ_STATE_MASK            (0x00000002)
#define MMRF_BSI_MM_IMM_MD1_MIPI0_CONF_MD1_MIPI0_IMM_READ_STATE_BIT             (0x00000002)

#define MMRF_BSI_MM_IMM_MD1_MIPI0_CONF_MD1_MIPI0_IMM_TRIG_LSB                   (0)
#define MMRF_BSI_MM_IMM_MD1_MIPI0_CONF_MD1_MIPI0_IMM_TRIG_WIDTH                 (1)
#define MMRF_BSI_MM_IMM_MD1_MIPI0_CONF_MD1_MIPI0_IMM_TRIG_MASK                  (0x00000001)
#define MMRF_BSI_MM_IMM_MD1_MIPI0_CONF_MD1_MIPI0_IMM_TRIG_BIT                   (0x00000001)

#define MMRF_BSI_MM_IMM_MD1_MIPI0_WDATA_1_MD1_MIPI0_IMM_WDATA_1_LSB             (0)
#define MMRF_BSI_MM_IMM_MD1_MIPI0_WDATA_1_MD1_MIPI0_IMM_WDATA_1_WIDTH           (32)
#define MMRF_BSI_MM_IMM_MD1_MIPI0_WDATA_1_MD1_MIPI0_IMM_WDATA_1_MASK            (0xFFFFFFFF)

#define MMRF_BSI_MM_IMM_MD1_MIPI0_RW_LEN_1_MD1_MIPI0_IMM_LOCK_1_LSB             (31)
#define MMRF_BSI_MM_IMM_MD1_MIPI0_RW_LEN_1_MD1_MIPI0_IMM_LOCK_1_WIDTH           (1)
#define MMRF_BSI_MM_IMM_MD1_MIPI0_RW_LEN_1_MD1_MIPI0_IMM_LOCK_1_MASK            (0x80000000)
#define MMRF_BSI_MM_IMM_MD1_MIPI0_RW_LEN_1_MD1_MIPI0_IMM_LOCK_1_BIT             (0x80000000)

#define MMRF_BSI_MM_IMM_MD1_MIPI0_RW_LEN_1_MD1_MIPI0_IMM_RLEN_1_LSB             (16)
#define MMRF_BSI_MM_IMM_MD1_MIPI0_RW_LEN_1_MD1_MIPI0_IMM_RLEN_1_WIDTH           (6)
#define MMRF_BSI_MM_IMM_MD1_MIPI0_RW_LEN_1_MD1_MIPI0_IMM_RLEN_1_MASK            (0x003F0000)

#define MMRF_BSI_MM_IMM_MD1_MIPI0_RW_LEN_1_MD1_MIPI0_IMM_WLEN_1_LSB             (0)
#define MMRF_BSI_MM_IMM_MD1_MIPI0_RW_LEN_1_MD1_MIPI0_IMM_WLEN_1_WIDTH           (5)
#define MMRF_BSI_MM_IMM_MD1_MIPI0_RW_LEN_1_MD1_MIPI0_IMM_WLEN_1_MASK            (0x0000001F)

#define MMRF_BSI_MM_IMM_MD1_MIPI0_WDATA_2_MD1_MIPI0_IMM_WDATA_2_LSB             (0)
#define MMRF_BSI_MM_IMM_MD1_MIPI0_WDATA_2_MD1_MIPI0_IMM_WDATA_2_WIDTH           (32)
#define MMRF_BSI_MM_IMM_MD1_MIPI0_WDATA_2_MD1_MIPI0_IMM_WDATA_2_MASK            (0xFFFFFFFF)

#define MMRF_BSI_MM_IMM_MD1_MIPI0_RW_LEN_2_MD1_MIPI0_IMM_RLEN_2_LSB             (16)
#define MMRF_BSI_MM_IMM_MD1_MIPI0_RW_LEN_2_MD1_MIPI0_IMM_RLEN_2_WIDTH           (6)
#define MMRF_BSI_MM_IMM_MD1_MIPI0_RW_LEN_2_MD1_MIPI0_IMM_RLEN_2_MASK            (0x003F0000)

#define MMRF_BSI_MM_IMM_MD1_MIPI0_RW_LEN_2_MD1_MIPI0_IMM_WLEN_2_LSB             (0)
#define MMRF_BSI_MM_IMM_MD1_MIPI0_RW_LEN_2_MD1_MIPI0_IMM_WLEN_2_WIDTH           (5)
#define MMRF_BSI_MM_IMM_MD1_MIPI0_RW_LEN_2_MD1_MIPI0_IMM_WLEN_2_MASK            (0x0000001F)

#define MMRF_BSI_MM_IMM_MD1_MIPI0_STATUS_MD1_MIPI0_IMM_RDY_LSB                  (0)
#define MMRF_BSI_MM_IMM_MD1_MIPI0_STATUS_MD1_MIPI0_IMM_RDY_WIDTH                (1)
#define MMRF_BSI_MM_IMM_MD1_MIPI0_STATUS_MD1_MIPI0_IMM_RDY_MASK                 (0x00000001)
#define MMRF_BSI_MM_IMM_MD1_MIPI0_STATUS_MD1_MIPI0_IMM_RDY_BIT                  (0x00000001)

#define MMRF_BSI_MM_IMM_MD1_MIPI0_RDAT_L_MD1_MIPI0_IMM_RDAT_L_LSB               (0)
#define MMRF_BSI_MM_IMM_MD1_MIPI0_RDAT_L_MD1_MIPI0_IMM_RDAT_L_WIDTH             (32)
#define MMRF_BSI_MM_IMM_MD1_MIPI0_RDAT_L_MD1_MIPI0_IMM_RDAT_L_MASK              (0xFFFFFFFF)

#define MMRF_BSI_MM_IMM_MD1_MIPI0_RDAT_H_MD1_MIPI0_IMM_RDAT_H_LSB               (0)
#define MMRF_BSI_MM_IMM_MD1_MIPI0_RDAT_H_MD1_MIPI0_IMM_RDAT_H_WIDTH             (4)
#define MMRF_BSI_MM_IMM_MD1_MIPI0_RDAT_H_MD1_MIPI0_IMM_RDAT_H_MASK              (0x0000000F)

#define MMRF_BSI_MM_IMM_MD1_MIPI1_CONF_MD1_MIPI1_IMM_CS_LSB                     (3)
#define MMRF_BSI_MM_IMM_MD1_MIPI1_CONF_MD1_MIPI1_IMM_CS_WIDTH                   (1)
#define MMRF_BSI_MM_IMM_MD1_MIPI1_CONF_MD1_MIPI1_IMM_CS_MASK                    (0x00000008)
#define MMRF_BSI_MM_IMM_MD1_MIPI1_CONF_MD1_MIPI1_IMM_CS_BIT                     (0x00000008)

#define MMRF_BSI_MM_IMM_MD1_MIPI1_CONF_MD1_MIPI1_IMM_MIPI_EXTEND_LSB            (2)
#define MMRF_BSI_MM_IMM_MD1_MIPI1_CONF_MD1_MIPI1_IMM_MIPI_EXTEND_WIDTH          (1)
#define MMRF_BSI_MM_IMM_MD1_MIPI1_CONF_MD1_MIPI1_IMM_MIPI_EXTEND_MASK           (0x00000004)
#define MMRF_BSI_MM_IMM_MD1_MIPI1_CONF_MD1_MIPI1_IMM_MIPI_EXTEND_BIT            (0x00000004)

#define MMRF_BSI_MM_IMM_MD1_MIPI1_CONF_MD1_MIPI1_IMM_READ_STATE_LSB             (1)
#define MMRF_BSI_MM_IMM_MD1_MIPI1_CONF_MD1_MIPI1_IMM_READ_STATE_WIDTH           (1)
#define MMRF_BSI_MM_IMM_MD1_MIPI1_CONF_MD1_MIPI1_IMM_READ_STATE_MASK            (0x00000002)
#define MMRF_BSI_MM_IMM_MD1_MIPI1_CONF_MD1_MIPI1_IMM_READ_STATE_BIT             (0x00000002)

#define MMRF_BSI_MM_IMM_MD1_MIPI1_CONF_MD1_MIPI1_IMM_TRIG_LSB                   (0)
#define MMRF_BSI_MM_IMM_MD1_MIPI1_CONF_MD1_MIPI1_IMM_TRIG_WIDTH                 (1)
#define MMRF_BSI_MM_IMM_MD1_MIPI1_CONF_MD1_MIPI1_IMM_TRIG_MASK                  (0x00000001)
#define MMRF_BSI_MM_IMM_MD1_MIPI1_CONF_MD1_MIPI1_IMM_TRIG_BIT                   (0x00000001)

#define MMRF_BSI_MM_IMM_MD1_MIPI1_WDATA_1_MD1_MIPI1_IMM_WDATA_1_LSB             (0)
#define MMRF_BSI_MM_IMM_MD1_MIPI1_WDATA_1_MD1_MIPI1_IMM_WDATA_1_WIDTH           (32)
#define MMRF_BSI_MM_IMM_MD1_MIPI1_WDATA_1_MD1_MIPI1_IMM_WDATA_1_MASK            (0xFFFFFFFF)

#define MMRF_BSI_MM_IMM_MD1_MIPI1_RW_LEN_1_MD1_MIPI1_IMM_LOCK_1_LSB             (31)
#define MMRF_BSI_MM_IMM_MD1_MIPI1_RW_LEN_1_MD1_MIPI1_IMM_LOCK_1_WIDTH           (1)
#define MMRF_BSI_MM_IMM_MD1_MIPI1_RW_LEN_1_MD1_MIPI1_IMM_LOCK_1_MASK            (0x80000000)
#define MMRF_BSI_MM_IMM_MD1_MIPI1_RW_LEN_1_MD1_MIPI1_IMM_LOCK_1_BIT             (0x80000000)

#define MMRF_BSI_MM_IMM_MD1_MIPI1_RW_LEN_1_MD1_MIPI1_IMM_RLEN_1_LSB             (16)
#define MMRF_BSI_MM_IMM_MD1_MIPI1_RW_LEN_1_MD1_MIPI1_IMM_RLEN_1_WIDTH           (6)
#define MMRF_BSI_MM_IMM_MD1_MIPI1_RW_LEN_1_MD1_MIPI1_IMM_RLEN_1_MASK            (0x003F0000)

#define MMRF_BSI_MM_IMM_MD1_MIPI1_RW_LEN_1_MD1_MIPI1_IMM_WLEN_1_LSB             (0)
#define MMRF_BSI_MM_IMM_MD1_MIPI1_RW_LEN_1_MD1_MIPI1_IMM_WLEN_1_WIDTH           (5)
#define MMRF_BSI_MM_IMM_MD1_MIPI1_RW_LEN_1_MD1_MIPI1_IMM_WLEN_1_MASK            (0x0000001F)

#define MMRF_BSI_MM_IMM_MD1_MIPI1_WDATA_2_MD1_MIPI1_IMM_WDATA_2_LSB             (0)
#define MMRF_BSI_MM_IMM_MD1_MIPI1_WDATA_2_MD1_MIPI1_IMM_WDATA_2_WIDTH           (32)
#define MMRF_BSI_MM_IMM_MD1_MIPI1_WDATA_2_MD1_MIPI1_IMM_WDATA_2_MASK            (0xFFFFFFFF)

#define MMRF_BSI_MM_IMM_MD1_MIPI1_RW_LEN_2_MD1_MIPI1_IMM_RLEN_2_LSB             (16)
#define MMRF_BSI_MM_IMM_MD1_MIPI1_RW_LEN_2_MD1_MIPI1_IMM_RLEN_2_WIDTH           (6)
#define MMRF_BSI_MM_IMM_MD1_MIPI1_RW_LEN_2_MD1_MIPI1_IMM_RLEN_2_MASK            (0x003F0000)

#define MMRF_BSI_MM_IMM_MD1_MIPI1_RW_LEN_2_MD1_MIPI1_IMM_WLEN_2_LSB             (0)
#define MMRF_BSI_MM_IMM_MD1_MIPI1_RW_LEN_2_MD1_MIPI1_IMM_WLEN_2_WIDTH           (5)
#define MMRF_BSI_MM_IMM_MD1_MIPI1_RW_LEN_2_MD1_MIPI1_IMM_WLEN_2_MASK            (0x0000001F)

#define MMRF_BSI_MM_IMM_MD1_MIPI1_STATUS_MD1_MIPI1_IMM_RDY_LSB                  (0)
#define MMRF_BSI_MM_IMM_MD1_MIPI1_STATUS_MD1_MIPI1_IMM_RDY_WIDTH                (1)
#define MMRF_BSI_MM_IMM_MD1_MIPI1_STATUS_MD1_MIPI1_IMM_RDY_MASK                 (0x00000001)
#define MMRF_BSI_MM_IMM_MD1_MIPI1_STATUS_MD1_MIPI1_IMM_RDY_BIT                  (0x00000001)

#define MMRF_BSI_MM_IMM_MD1_MIPI1_RDAT_L_MD1_MIPI1_IMM_RDAT_L_LSB               (0)
#define MMRF_BSI_MM_IMM_MD1_MIPI1_RDAT_L_MD1_MIPI1_IMM_RDAT_L_WIDTH             (32)
#define MMRF_BSI_MM_IMM_MD1_MIPI1_RDAT_L_MD1_MIPI1_IMM_RDAT_L_MASK              (0xFFFFFFFF)

#define MMRF_BSI_MM_IMM_MD1_MIPI1_RDAT_H_MD1_MIPI1_IMM_RDAT_H_LSB               (0)
#define MMRF_BSI_MM_IMM_MD1_MIPI1_RDAT_H_MD1_MIPI1_IMM_RDAT_H_WIDTH             (4)
#define MMRF_BSI_MM_IMM_MD1_MIPI1_RDAT_H_MD1_MIPI1_IMM_RDAT_H_MASK              (0x0000000F)

#define MMRF_BSI_MM_IMM_MD1_MIPI2_CONF_MD1_MIPI2_IMM_CS_LSB                     (3)
#define MMRF_BSI_MM_IMM_MD1_MIPI2_CONF_MD1_MIPI2_IMM_CS_WIDTH                   (1)
#define MMRF_BSI_MM_IMM_MD1_MIPI2_CONF_MD1_MIPI2_IMM_CS_MASK                    (0x00000008)
#define MMRF_BSI_MM_IMM_MD1_MIPI2_CONF_MD1_MIPI2_IMM_CS_BIT                     (0x00000008)

#define MMRF_BSI_MM_IMM_MD1_MIPI2_CONF_MD1_MIPI2_IMM_MIPI_EXTEND_LSB            (2)
#define MMRF_BSI_MM_IMM_MD1_MIPI2_CONF_MD1_MIPI2_IMM_MIPI_EXTEND_WIDTH          (1)
#define MMRF_BSI_MM_IMM_MD1_MIPI2_CONF_MD1_MIPI2_IMM_MIPI_EXTEND_MASK           (0x00000004)
#define MMRF_BSI_MM_IMM_MD1_MIPI2_CONF_MD1_MIPI2_IMM_MIPI_EXTEND_BIT            (0x00000004)

#define MMRF_BSI_MM_IMM_MD1_MIPI2_CONF_MD1_MIPI2_IMM_READ_STATE_LSB             (1)
#define MMRF_BSI_MM_IMM_MD1_MIPI2_CONF_MD1_MIPI2_IMM_READ_STATE_WIDTH           (1)
#define MMRF_BSI_MM_IMM_MD1_MIPI2_CONF_MD1_MIPI2_IMM_READ_STATE_MASK            (0x00000002)
#define MMRF_BSI_MM_IMM_MD1_MIPI2_CONF_MD1_MIPI2_IMM_READ_STATE_BIT             (0x00000002)

#define MMRF_BSI_MM_IMM_MD1_MIPI2_CONF_MD1_MIPI2_IMM_TRIG_LSB                   (0)
#define MMRF_BSI_MM_IMM_MD1_MIPI2_CONF_MD1_MIPI2_IMM_TRIG_WIDTH                 (1)
#define MMRF_BSI_MM_IMM_MD1_MIPI2_CONF_MD1_MIPI2_IMM_TRIG_MASK                  (0x00000001)
#define MMRF_BSI_MM_IMM_MD1_MIPI2_CONF_MD1_MIPI2_IMM_TRIG_BIT                   (0x00000001)

#define MMRF_BSI_MM_IMM_MD1_MIPI2_WDATA_1_MD1_MIPI2_IMM_WDATA_1_LSB             (0)
#define MMRF_BSI_MM_IMM_MD1_MIPI2_WDATA_1_MD1_MIPI2_IMM_WDATA_1_WIDTH           (32)
#define MMRF_BSI_MM_IMM_MD1_MIPI2_WDATA_1_MD1_MIPI2_IMM_WDATA_1_MASK            (0xFFFFFFFF)

#define MMRF_BSI_MM_IMM_MD1_MIPI2_RW_LEN_1_MD1_MIPI2_IMM_LOCK_1_LSB             (31)
#define MMRF_BSI_MM_IMM_MD1_MIPI2_RW_LEN_1_MD1_MIPI2_IMM_LOCK_1_WIDTH           (1)
#define MMRF_BSI_MM_IMM_MD1_MIPI2_RW_LEN_1_MD1_MIPI2_IMM_LOCK_1_MASK            (0x80000000)
#define MMRF_BSI_MM_IMM_MD1_MIPI2_RW_LEN_1_MD1_MIPI2_IMM_LOCK_1_BIT             (0x80000000)

#define MMRF_BSI_MM_IMM_MD1_MIPI2_RW_LEN_1_MD1_MIPI2_IMM_RLEN_1_LSB             (16)
#define MMRF_BSI_MM_IMM_MD1_MIPI2_RW_LEN_1_MD1_MIPI2_IMM_RLEN_1_WIDTH           (6)
#define MMRF_BSI_MM_IMM_MD1_MIPI2_RW_LEN_1_MD1_MIPI2_IMM_RLEN_1_MASK            (0x003F0000)

#define MMRF_BSI_MM_IMM_MD1_MIPI2_RW_LEN_1_MD1_MIPI2_IMM_WLEN_1_LSB             (0)
#define MMRF_BSI_MM_IMM_MD1_MIPI2_RW_LEN_1_MD1_MIPI2_IMM_WLEN_1_WIDTH           (5)
#define MMRF_BSI_MM_IMM_MD1_MIPI2_RW_LEN_1_MD1_MIPI2_IMM_WLEN_1_MASK            (0x0000001F)

#define MMRF_BSI_MM_IMM_MD1_MIPI2_WDATA_2_MD1_MIPI2_IMM_WDATA_2_LSB             (0)
#define MMRF_BSI_MM_IMM_MD1_MIPI2_WDATA_2_MD1_MIPI2_IMM_WDATA_2_WIDTH           (32)
#define MMRF_BSI_MM_IMM_MD1_MIPI2_WDATA_2_MD1_MIPI2_IMM_WDATA_2_MASK            (0xFFFFFFFF)

#define MMRF_BSI_MM_IMM_MD1_MIPI2_RW_LEN_2_MD1_MIPI2_IMM_RLEN_2_LSB             (16)
#define MMRF_BSI_MM_IMM_MD1_MIPI2_RW_LEN_2_MD1_MIPI2_IMM_RLEN_2_WIDTH           (6)
#define MMRF_BSI_MM_IMM_MD1_MIPI2_RW_LEN_2_MD1_MIPI2_IMM_RLEN_2_MASK            (0x003F0000)

#define MMRF_BSI_MM_IMM_MD1_MIPI2_RW_LEN_2_MD1_MIPI2_IMM_WLEN_2_LSB             (0)
#define MMRF_BSI_MM_IMM_MD1_MIPI2_RW_LEN_2_MD1_MIPI2_IMM_WLEN_2_WIDTH           (5)
#define MMRF_BSI_MM_IMM_MD1_MIPI2_RW_LEN_2_MD1_MIPI2_IMM_WLEN_2_MASK            (0x0000001F)

#define MMRF_BSI_MM_IMM_MD1_MIPI2_STATUS_MD1_MIPI2_IMM_RDY_LSB                  (0)
#define MMRF_BSI_MM_IMM_MD1_MIPI2_STATUS_MD1_MIPI2_IMM_RDY_WIDTH                (1)
#define MMRF_BSI_MM_IMM_MD1_MIPI2_STATUS_MD1_MIPI2_IMM_RDY_MASK                 (0x00000001)
#define MMRF_BSI_MM_IMM_MD1_MIPI2_STATUS_MD1_MIPI2_IMM_RDY_BIT                  (0x00000001)

#define MMRF_BSI_MM_IMM_MD1_MIPI2_RDAT_L_MD1_MIPI2_IMM_RDAT_L_LSB               (0)
#define MMRF_BSI_MM_IMM_MD1_MIPI2_RDAT_L_MD1_MIPI2_IMM_RDAT_L_WIDTH             (32)
#define MMRF_BSI_MM_IMM_MD1_MIPI2_RDAT_L_MD1_MIPI2_IMM_RDAT_L_MASK              (0xFFFFFFFF)

#define MMRF_BSI_MM_IMM_MD1_MIPI2_RDAT_H_MD1_MIPI2_IMM_RDAT_H_LSB               (0)
#define MMRF_BSI_MM_IMM_MD1_MIPI2_RDAT_H_MD1_MIPI2_IMM_RDAT_H_WIDTH             (4)
#define MMRF_BSI_MM_IMM_MD1_MIPI2_RDAT_H_MD1_MIPI2_IMM_RDAT_H_MASK              (0x0000000F)

#define MMRF_BSI_MM_IMM_MD1_MIPI3_CONF_MD1_MIPI3_IMM_CS_LSB                     (3)
#define MMRF_BSI_MM_IMM_MD1_MIPI3_CONF_MD1_MIPI3_IMM_CS_WIDTH                   (1)
#define MMRF_BSI_MM_IMM_MD1_MIPI3_CONF_MD1_MIPI3_IMM_CS_MASK                    (0x00000008)
#define MMRF_BSI_MM_IMM_MD1_MIPI3_CONF_MD1_MIPI3_IMM_CS_BIT                     (0x00000008)

#define MMRF_BSI_MM_IMM_MD1_MIPI3_CONF_MD1_MIPI3_IMM_MIPI_EXTEND_LSB            (2)
#define MMRF_BSI_MM_IMM_MD1_MIPI3_CONF_MD1_MIPI3_IMM_MIPI_EXTEND_WIDTH          (1)
#define MMRF_BSI_MM_IMM_MD1_MIPI3_CONF_MD1_MIPI3_IMM_MIPI_EXTEND_MASK           (0x00000004)
#define MMRF_BSI_MM_IMM_MD1_MIPI3_CONF_MD1_MIPI3_IMM_MIPI_EXTEND_BIT            (0x00000004)

#define MMRF_BSI_MM_IMM_MD1_MIPI3_CONF_MD1_MIPI3_IMM_READ_STATE_LSB             (1)
#define MMRF_BSI_MM_IMM_MD1_MIPI3_CONF_MD1_MIPI3_IMM_READ_STATE_WIDTH           (1)
#define MMRF_BSI_MM_IMM_MD1_MIPI3_CONF_MD1_MIPI3_IMM_READ_STATE_MASK            (0x00000002)
#define MMRF_BSI_MM_IMM_MD1_MIPI3_CONF_MD1_MIPI3_IMM_READ_STATE_BIT             (0x00000002)

#define MMRF_BSI_MM_IMM_MD1_MIPI3_CONF_MD1_MIPI3_IMM_TRIG_LSB                   (0)
#define MMRF_BSI_MM_IMM_MD1_MIPI3_CONF_MD1_MIPI3_IMM_TRIG_WIDTH                 (1)
#define MMRF_BSI_MM_IMM_MD1_MIPI3_CONF_MD1_MIPI3_IMM_TRIG_MASK                  (0x00000001)
#define MMRF_BSI_MM_IMM_MD1_MIPI3_CONF_MD1_MIPI3_IMM_TRIG_BIT                   (0x00000001)

#define MMRF_BSI_MM_IMM_MD1_MIPI3_WDATA_1_MD1_MIPI3_IMM_WDATA_1_LSB             (0)
#define MMRF_BSI_MM_IMM_MD1_MIPI3_WDATA_1_MD1_MIPI3_IMM_WDATA_1_WIDTH           (32)
#define MMRF_BSI_MM_IMM_MD1_MIPI3_WDATA_1_MD1_MIPI3_IMM_WDATA_1_MASK            (0xFFFFFFFF)

#define MMRF_BSI_MM_IMM_MD1_MIPI3_RW_LEN_1_MD1_MIPI3_IMM_LOCK_1_LSB             (31)
#define MMRF_BSI_MM_IMM_MD1_MIPI3_RW_LEN_1_MD1_MIPI3_IMM_LOCK_1_WIDTH           (1)
#define MMRF_BSI_MM_IMM_MD1_MIPI3_RW_LEN_1_MD1_MIPI3_IMM_LOCK_1_MASK            (0x80000000)
#define MMRF_BSI_MM_IMM_MD1_MIPI3_RW_LEN_1_MD1_MIPI3_IMM_LOCK_1_BIT             (0x80000000)

#define MMRF_BSI_MM_IMM_MD1_MIPI3_RW_LEN_1_MD1_MIPI3_IMM_RLEN_1_LSB             (16)
#define MMRF_BSI_MM_IMM_MD1_MIPI3_RW_LEN_1_MD1_MIPI3_IMM_RLEN_1_WIDTH           (6)
#define MMRF_BSI_MM_IMM_MD1_MIPI3_RW_LEN_1_MD1_MIPI3_IMM_RLEN_1_MASK            (0x003F0000)

#define MMRF_BSI_MM_IMM_MD1_MIPI3_RW_LEN_1_MD1_MIPI3_IMM_WLEN_1_LSB             (0)
#define MMRF_BSI_MM_IMM_MD1_MIPI3_RW_LEN_1_MD1_MIPI3_IMM_WLEN_1_WIDTH           (5)
#define MMRF_BSI_MM_IMM_MD1_MIPI3_RW_LEN_1_MD1_MIPI3_IMM_WLEN_1_MASK            (0x0000001F)

#define MMRF_BSI_MM_IMM_MD1_MIPI3_WDATA_2_MD1_MIPI3_IMM_WDATA_2_LSB             (0)
#define MMRF_BSI_MM_IMM_MD1_MIPI3_WDATA_2_MD1_MIPI3_IMM_WDATA_2_WIDTH           (32)
#define MMRF_BSI_MM_IMM_MD1_MIPI3_WDATA_2_MD1_MIPI3_IMM_WDATA_2_MASK            (0xFFFFFFFF)

#define MMRF_BSI_MM_IMM_MD1_MIPI3_RW_LEN_2_MD1_MIPI3_IMM_RLEN_2_LSB             (16)
#define MMRF_BSI_MM_IMM_MD1_MIPI3_RW_LEN_2_MD1_MIPI3_IMM_RLEN_2_WIDTH           (6)
#define MMRF_BSI_MM_IMM_MD1_MIPI3_RW_LEN_2_MD1_MIPI3_IMM_RLEN_2_MASK            (0x003F0000)

#define MMRF_BSI_MM_IMM_MD1_MIPI3_RW_LEN_2_MD1_MIPI3_IMM_WLEN_2_LSB             (0)
#define MMRF_BSI_MM_IMM_MD1_MIPI3_RW_LEN_2_MD1_MIPI3_IMM_WLEN_2_WIDTH           (5)
#define MMRF_BSI_MM_IMM_MD1_MIPI3_RW_LEN_2_MD1_MIPI3_IMM_WLEN_2_MASK            (0x0000001F)

#define MMRF_BSI_MM_IMM_MD1_MIPI3_STATUS_MD1_MIPI3_IMM_RDY_LSB                  (0)
#define MMRF_BSI_MM_IMM_MD1_MIPI3_STATUS_MD1_MIPI3_IMM_RDY_WIDTH                (1)
#define MMRF_BSI_MM_IMM_MD1_MIPI3_STATUS_MD1_MIPI3_IMM_RDY_MASK                 (0x00000001)
#define MMRF_BSI_MM_IMM_MD1_MIPI3_STATUS_MD1_MIPI3_IMM_RDY_BIT                  (0x00000001)

#define MMRF_BSI_MM_IMM_MD1_MIPI3_RDAT_L_MD1_MIPI3_IMM_RDAT_L_LSB               (0)
#define MMRF_BSI_MM_IMM_MD1_MIPI3_RDAT_L_MD1_MIPI3_IMM_RDAT_L_WIDTH             (32)
#define MMRF_BSI_MM_IMM_MD1_MIPI3_RDAT_L_MD1_MIPI3_IMM_RDAT_L_MASK              (0xFFFFFFFF)

#define MMRF_BSI_MM_IMM_MD1_MIPI3_RDAT_H_MD1_MIPI3_IMM_RDAT_H_LSB               (0)
#define MMRF_BSI_MM_IMM_MD1_MIPI3_RDAT_H_MD1_MIPI3_IMM_RDAT_H_WIDTH             (4)
#define MMRF_BSI_MM_IMM_MD1_MIPI3_RDAT_H_MD1_MIPI3_IMM_RDAT_H_MASK              (0x0000000F)

#define MMRF_BSI_MM_IMM_MD1_MIPI4_CONF_MD1_MIPI4_IMM_CS_LSB                     (3)
#define MMRF_BSI_MM_IMM_MD1_MIPI4_CONF_MD1_MIPI4_IMM_CS_WIDTH                   (1)
#define MMRF_BSI_MM_IMM_MD1_MIPI4_CONF_MD1_MIPI4_IMM_CS_MASK                    (0x00000008)
#define MMRF_BSI_MM_IMM_MD1_MIPI4_CONF_MD1_MIPI4_IMM_CS_BIT                     (0x00000008)

#define MMRF_BSI_MM_IMM_MD1_MIPI4_CONF_MD1_MIPI4_IMM_MIPI_EXTEND_LSB            (2)
#define MMRF_BSI_MM_IMM_MD1_MIPI4_CONF_MD1_MIPI4_IMM_MIPI_EXTEND_WIDTH          (1)
#define MMRF_BSI_MM_IMM_MD1_MIPI4_CONF_MD1_MIPI4_IMM_MIPI_EXTEND_MASK           (0x00000004)
#define MMRF_BSI_MM_IMM_MD1_MIPI4_CONF_MD1_MIPI4_IMM_MIPI_EXTEND_BIT            (0x00000004)

#define MMRF_BSI_MM_IMM_MD1_MIPI4_CONF_MD1_MIPI4_IMM_READ_STATE_LSB             (1)
#define MMRF_BSI_MM_IMM_MD1_MIPI4_CONF_MD1_MIPI4_IMM_READ_STATE_WIDTH           (1)
#define MMRF_BSI_MM_IMM_MD1_MIPI4_CONF_MD1_MIPI4_IMM_READ_STATE_MASK            (0x00000002)
#define MMRF_BSI_MM_IMM_MD1_MIPI4_CONF_MD1_MIPI4_IMM_READ_STATE_BIT             (0x00000002)

#define MMRF_BSI_MM_IMM_MD1_MIPI4_CONF_MD1_MIPI4_IMM_TRIG_LSB                   (0)
#define MMRF_BSI_MM_IMM_MD1_MIPI4_CONF_MD1_MIPI4_IMM_TRIG_WIDTH                 (1)
#define MMRF_BSI_MM_IMM_MD1_MIPI4_CONF_MD1_MIPI4_IMM_TRIG_MASK                  (0x00000001)
#define MMRF_BSI_MM_IMM_MD1_MIPI4_CONF_MD1_MIPI4_IMM_TRIG_BIT                   (0x00000001)

#define MMRF_BSI_MM_IMM_MD1_MIPI4_WDATA_1_MD1_MIPI4_IMM_WDATA_1_LSB             (0)
#define MMRF_BSI_MM_IMM_MD1_MIPI4_WDATA_1_MD1_MIPI4_IMM_WDATA_1_WIDTH           (32)
#define MMRF_BSI_MM_IMM_MD1_MIPI4_WDATA_1_MD1_MIPI4_IMM_WDATA_1_MASK            (0xFFFFFFFF)

#define MMRF_BSI_MM_IMM_MD1_MIPI4_RW_LEN_1_MD1_MIPI4_IMM_LOCK_1_LSB             (31)
#define MMRF_BSI_MM_IMM_MD1_MIPI4_RW_LEN_1_MD1_MIPI4_IMM_LOCK_1_WIDTH           (1)
#define MMRF_BSI_MM_IMM_MD1_MIPI4_RW_LEN_1_MD1_MIPI4_IMM_LOCK_1_MASK            (0x80000000)
#define MMRF_BSI_MM_IMM_MD1_MIPI4_RW_LEN_1_MD1_MIPI4_IMM_LOCK_1_BIT             (0x80000000)

#define MMRF_BSI_MM_IMM_MD1_MIPI4_RW_LEN_1_MD1_MIPI4_IMM_RLEN_1_LSB             (16)
#define MMRF_BSI_MM_IMM_MD1_MIPI4_RW_LEN_1_MD1_MIPI4_IMM_RLEN_1_WIDTH           (6)
#define MMRF_BSI_MM_IMM_MD1_MIPI4_RW_LEN_1_MD1_MIPI4_IMM_RLEN_1_MASK            (0x003F0000)

#define MMRF_BSI_MM_IMM_MD1_MIPI4_RW_LEN_1_MD1_MIPI4_IMM_WLEN_1_LSB             (0)
#define MMRF_BSI_MM_IMM_MD1_MIPI4_RW_LEN_1_MD1_MIPI4_IMM_WLEN_1_WIDTH           (5)
#define MMRF_BSI_MM_IMM_MD1_MIPI4_RW_LEN_1_MD1_MIPI4_IMM_WLEN_1_MASK            (0x0000001F)

#define MMRF_BSI_MM_IMM_MD1_MIPI4_WDATA_2_MD1_MIPI4_IMM_WDATA_2_LSB             (0)
#define MMRF_BSI_MM_IMM_MD1_MIPI4_WDATA_2_MD1_MIPI4_IMM_WDATA_2_WIDTH           (32)
#define MMRF_BSI_MM_IMM_MD1_MIPI4_WDATA_2_MD1_MIPI4_IMM_WDATA_2_MASK            (0xFFFFFFFF)

#define MMRF_BSI_MM_IMM_MD1_MIPI4_RW_LEN_2_MD1_MIPI4_IMM_RLEN_2_LSB             (16)
#define MMRF_BSI_MM_IMM_MD1_MIPI4_RW_LEN_2_MD1_MIPI4_IMM_RLEN_2_WIDTH           (6)
#define MMRF_BSI_MM_IMM_MD1_MIPI4_RW_LEN_2_MD1_MIPI4_IMM_RLEN_2_MASK            (0x003F0000)

#define MMRF_BSI_MM_IMM_MD1_MIPI4_RW_LEN_2_MD1_MIPI4_IMM_WLEN_2_LSB             (0)
#define MMRF_BSI_MM_IMM_MD1_MIPI4_RW_LEN_2_MD1_MIPI4_IMM_WLEN_2_WIDTH           (5)
#define MMRF_BSI_MM_IMM_MD1_MIPI4_RW_LEN_2_MD1_MIPI4_IMM_WLEN_2_MASK            (0x0000001F)

#define MMRF_BSI_MM_IMM_MD1_MIPI4_STATUS_MD1_MIPI4_IMM_RDY_LSB                  (0)
#define MMRF_BSI_MM_IMM_MD1_MIPI4_STATUS_MD1_MIPI4_IMM_RDY_WIDTH                (1)
#define MMRF_BSI_MM_IMM_MD1_MIPI4_STATUS_MD1_MIPI4_IMM_RDY_MASK                 (0x00000001)
#define MMRF_BSI_MM_IMM_MD1_MIPI4_STATUS_MD1_MIPI4_IMM_RDY_BIT                  (0x00000001)

#define MMRF_BSI_MM_IMM_MD1_MIPI4_RDAT_L_MD1_MIPI4_IMM_RDAT_L_LSB               (0)
#define MMRF_BSI_MM_IMM_MD1_MIPI4_RDAT_L_MD1_MIPI4_IMM_RDAT_L_WIDTH             (32)
#define MMRF_BSI_MM_IMM_MD1_MIPI4_RDAT_L_MD1_MIPI4_IMM_RDAT_L_MASK              (0xFFFFFFFF)

#define MMRF_BSI_MM_IMM_MD1_MIPI4_RDAT_H_MD1_MIPI4_IMM_RDAT_H_LSB               (0)
#define MMRF_BSI_MM_IMM_MD1_MIPI4_RDAT_H_MD1_MIPI4_IMM_RDAT_H_WIDTH             (4)
#define MMRF_BSI_MM_IMM_MD1_MIPI4_RDAT_H_MD1_MIPI4_IMM_RDAT_H_MASK              (0x0000000F)

#define MMRF_BSI_MM_L1CORE_PMIC_CONF_PMIC_L1CORE_CS_LSB                         (3)
#define MMRF_BSI_MM_L1CORE_PMIC_CONF_PMIC_L1CORE_CS_WIDTH                       (1)
#define MMRF_BSI_MM_L1CORE_PMIC_CONF_PMIC_L1CORE_CS_MASK                        (0x00000008)
#define MMRF_BSI_MM_L1CORE_PMIC_CONF_PMIC_L1CORE_CS_BIT                         (0x00000008)

#define MMRF_BSI_MM_L1CORE_PMIC_CONF_PMIC_L1CORE_MIPI_EXTEND_LSB                (2)
#define MMRF_BSI_MM_L1CORE_PMIC_CONF_PMIC_L1CORE_MIPI_EXTEND_WIDTH              (1)
#define MMRF_BSI_MM_L1CORE_PMIC_CONF_PMIC_L1CORE_MIPI_EXTEND_MASK               (0x00000004)
#define MMRF_BSI_MM_L1CORE_PMIC_CONF_PMIC_L1CORE_MIPI_EXTEND_BIT                (0x00000004)

#define MMRF_BSI_MM_L1CORE_PMIC_CONF_PMIC_L1CORE_READ_STATE_LSB                 (1)
#define MMRF_BSI_MM_L1CORE_PMIC_CONF_PMIC_L1CORE_READ_STATE_WIDTH               (1)
#define MMRF_BSI_MM_L1CORE_PMIC_CONF_PMIC_L1CORE_READ_STATE_MASK                (0x00000002)
#define MMRF_BSI_MM_L1CORE_PMIC_CONF_PMIC_L1CORE_READ_STATE_BIT                 (0x00000002)

#define MMRF_BSI_MM_L1CORE_PMIC_CONF_PMIC_L1CORE_TRIG_LSB                       (0)
#define MMRF_BSI_MM_L1CORE_PMIC_CONF_PMIC_L1CORE_TRIG_WIDTH                     (1)
#define MMRF_BSI_MM_L1CORE_PMIC_CONF_PMIC_L1CORE_TRIG_MASK                      (0x00000001)
#define MMRF_BSI_MM_L1CORE_PMIC_CONF_PMIC_L1CORE_TRIG_BIT                       (0x00000001)

#define MMRF_BSI_MM_L1CORE_PMIC_WDATA_1_PMIC_L1CORE_WDATA_1_LSB                 (0)
#define MMRF_BSI_MM_L1CORE_PMIC_WDATA_1_PMIC_L1CORE_WDATA_1_WIDTH               (32)
#define MMRF_BSI_MM_L1CORE_PMIC_WDATA_1_PMIC_L1CORE_WDATA_1_MASK                (0xFFFFFFFF)

#define MMRF_BSI_MM_L1CORE_PMIC_STATUS_PMIC_L1CORE_RDY_LSB                      (0)
#define MMRF_BSI_MM_L1CORE_PMIC_STATUS_PMIC_L1CORE_RDY_WIDTH                    (1)
#define MMRF_BSI_MM_L1CORE_PMIC_STATUS_PMIC_L1CORE_RDY_MASK                     (0x00000001)
#define MMRF_BSI_MM_L1CORE_PMIC_STATUS_PMIC_L1CORE_RDY_BIT                      (0x00000001)

#define MMRF_BSI_MM_L1CORE_PMIC_RDAT_L_PMIC_L1CORE_RDAT_L_LSB                   (0)
#define MMRF_BSI_MM_L1CORE_PMIC_RDAT_L_PMIC_L1CORE_RDAT_L_WIDTH                 (32)
#define MMRF_BSI_MM_L1CORE_PMIC_RDAT_L_PMIC_L1CORE_RDAT_L_MASK                  (0xFFFFFFFF)

#define MMRF_BSI_MM_L1CORE_PMIC_RDAT_H_PMIC_L1CORE_RDAT_H_LSB                   (0)
#define MMRF_BSI_MM_L1CORE_PMIC_RDAT_H_PMIC_L1CORE_RDAT_H_WIDTH                 (4)
#define MMRF_BSI_MM_L1CORE_PMIC_RDAT_H_PMIC_L1CORE_RDAT_H_MASK                  (0x0000000F)

#define MMRF_BSI_MM_PCORE_PMIC_CONF_PMIC_PCORE_CS_LSB                           (3)
#define MMRF_BSI_MM_PCORE_PMIC_CONF_PMIC_PCORE_CS_WIDTH                         (1)
#define MMRF_BSI_MM_PCORE_PMIC_CONF_PMIC_PCORE_CS_MASK                          (0x00000008)
#define MMRF_BSI_MM_PCORE_PMIC_CONF_PMIC_PCORE_CS_BIT                           (0x00000008)

#define MMRF_BSI_MM_PCORE_PMIC_CONF_PMIC_PCORE_MIPI_EXTEND_LSB                  (2)
#define MMRF_BSI_MM_PCORE_PMIC_CONF_PMIC_PCORE_MIPI_EXTEND_WIDTH                (1)
#define MMRF_BSI_MM_PCORE_PMIC_CONF_PMIC_PCORE_MIPI_EXTEND_MASK                 (0x00000004)
#define MMRF_BSI_MM_PCORE_PMIC_CONF_PMIC_PCORE_MIPI_EXTEND_BIT                  (0x00000004)

#define MMRF_BSI_MM_PCORE_PMIC_CONF_PMIC_PCORE_READ_STATE_LSB                   (1)
#define MMRF_BSI_MM_PCORE_PMIC_CONF_PMIC_PCORE_READ_STATE_WIDTH                 (1)
#define MMRF_BSI_MM_PCORE_PMIC_CONF_PMIC_PCORE_READ_STATE_MASK                  (0x00000002)
#define MMRF_BSI_MM_PCORE_PMIC_CONF_PMIC_PCORE_READ_STATE_BIT                   (0x00000002)

#define MMRF_BSI_MM_PCORE_PMIC_CONF_PMIC_PCORE_TRIG_LSB                         (0)
#define MMRF_BSI_MM_PCORE_PMIC_CONF_PMIC_PCORE_TRIG_WIDTH                       (1)
#define MMRF_BSI_MM_PCORE_PMIC_CONF_PMIC_PCORE_TRIG_MASK                        (0x00000001)
#define MMRF_BSI_MM_PCORE_PMIC_CONF_PMIC_PCORE_TRIG_BIT                         (0x00000001)

#define MMRF_BSI_MM_PCORE_PMIC_WDATA_1_PMIC_PCORE_WDATA_1_LSB                   (0)
#define MMRF_BSI_MM_PCORE_PMIC_WDATA_1_PMIC_PCORE_WDATA_1_WIDTH                 (32)
#define MMRF_BSI_MM_PCORE_PMIC_WDATA_1_PMIC_PCORE_WDATA_1_MASK                  (0xFFFFFFFF)

#define MMRF_BSI_MM_PCORE_PMIC_STATUS_PMIC_PCORE_RDY_LSB                        (0)
#define MMRF_BSI_MM_PCORE_PMIC_STATUS_PMIC_PCORE_RDY_WIDTH                      (1)
#define MMRF_BSI_MM_PCORE_PMIC_STATUS_PMIC_PCORE_RDY_MASK                       (0x00000001)
#define MMRF_BSI_MM_PCORE_PMIC_STATUS_PMIC_PCORE_RDY_BIT                        (0x00000001)

#define MMRF_BSI_MM_PCORE_PMIC_RDAT_L_PMIC_PCORE_RDAT_L_LSB                     (0)
#define MMRF_BSI_MM_PCORE_PMIC_RDAT_L_PMIC_PCORE_RDAT_L_WIDTH                   (32)
#define MMRF_BSI_MM_PCORE_PMIC_RDAT_L_PMIC_PCORE_RDAT_L_MASK                    (0xFFFFFFFF)

#define MMRF_BSI_MM_PCORE_PMIC_RDAT_H_PMIC_PCORE_RDAT_H_LSB                     (0)
#define MMRF_BSI_MM_PCORE_PMIC_RDAT_H_PMIC_PCORE_RDAT_H_WIDTH                   (4)
#define MMRF_BSI_MM_PCORE_PMIC_RDAT_H_PMIC_PCORE_RDAT_H_MASK                    (0x0000000F)

#define MMRF_BSI_MM_IDC_RFICON_WDATA_IDC_RFICON_WDATA_LSB                       (0)
#define MMRF_BSI_MM_IDC_RFICON_WDATA_IDC_RFICON_WDATA_WIDTH                     (32)
#define MMRF_BSI_MM_IDC_RFICON_WDATA_IDC_RFICON_WDATA_MASK                      (0xFFFFFFFF)

#define MMRF_BSI_MM_IDC_RFICOFF_WDATA_IDC_RFICOFF_WDATA_LSB                     (0)
#define MMRF_BSI_MM_IDC_RFICOFF_WDATA_IDC_RFICOFF_WDATA_WIDTH                   (32)
#define MMRF_BSI_MM_IDC_RFICOFF_WDATA_IDC_RFICOFF_WDATA_MASK                    (0xFFFFFFFF)

#define MMRF_BSI_MM_IDC_RFIC_CONF_IDC_RFICOFF_FUNC_ENABLE_LSB                   (1)
#define MMRF_BSI_MM_IDC_RFIC_CONF_IDC_RFICOFF_FUNC_ENABLE_WIDTH                 (1)
#define MMRF_BSI_MM_IDC_RFIC_CONF_IDC_RFICOFF_FUNC_ENABLE_MASK                  (0x00000002)
#define MMRF_BSI_MM_IDC_RFIC_CONF_IDC_RFICOFF_FUNC_ENABLE_BIT                   (0x00000002)

#define MMRF_BSI_MM_IDC_RFIC_CONF_IDC_RFICON_FUNC_ENABLE_LSB                    (0)
#define MMRF_BSI_MM_IDC_RFIC_CONF_IDC_RFICON_FUNC_ENABLE_WIDTH                  (1)
#define MMRF_BSI_MM_IDC_RFIC_CONF_IDC_RFICON_FUNC_ENABLE_MASK                   (0x00000001)
#define MMRF_BSI_MM_IDC_RFIC_CONF_IDC_RFICON_FUNC_ENABLE_BIT                    (0x00000001)

#define MMRF_BSI_MM_AP2RFIC_WDATA_AP2RFIC_WDATA_LSB                             (0)
#define MMRF_BSI_MM_AP2RFIC_WDATA_AP2RFIC_WDATA_WIDTH                           (32)
#define MMRF_BSI_MM_AP2RFIC_WDATA_AP2RFIC_WDATA_MASK                            (0xFFFFFFFF)

#define MMRF_BSI_MM_AP2RFIC_SHIFT_AP2RFIC_FUNC_ENABLE_LSB                       (31)
#define MMRF_BSI_MM_AP2RFIC_SHIFT_AP2RFIC_FUNC_ENABLE_WIDTH                     (1)
#define MMRF_BSI_MM_AP2RFIC_SHIFT_AP2RFIC_FUNC_ENABLE_MASK                      (0x80000000)
#define MMRF_BSI_MM_AP2RFIC_SHIFT_AP2RFIC_FUNC_ENABLE_BIT                       (0x80000000)

#define MMRF_BSI_MM_AP2RFIC_SHIFT_AP2RFIC_BIT2_SHIFT_LSB                        (16)
#define MMRF_BSI_MM_AP2RFIC_SHIFT_AP2RFIC_BIT2_SHIFT_WIDTH                      (5)
#define MMRF_BSI_MM_AP2RFIC_SHIFT_AP2RFIC_BIT2_SHIFT_MASK                       (0x001F0000)

#define MMRF_BSI_MM_AP2RFIC_SHIFT_AP2RFIC_BIT1_SHIFT_LSB                        (8)
#define MMRF_BSI_MM_AP2RFIC_SHIFT_AP2RFIC_BIT1_SHIFT_WIDTH                      (5)
#define MMRF_BSI_MM_AP2RFIC_SHIFT_AP2RFIC_BIT1_SHIFT_MASK                       (0x00001F00)

#define MMRF_BSI_MM_AP2RFIC_SHIFT_AP2RFIC_BIT0_SHIFT_LSB                        (0)
#define MMRF_BSI_MM_AP2RFIC_SHIFT_AP2RFIC_BIT0_SHIFT_WIDTH                      (5)
#define MMRF_BSI_MM_AP2RFIC_SHIFT_AP2RFIC_BIT0_SHIFT_MASK                       (0x0000001F)

#define MMRF_BSI_MM_IMM_MD2_RFIC1_CONF_MD2_RFIC1_IMM_CS_LSB                     (3)
#define MMRF_BSI_MM_IMM_MD2_RFIC1_CONF_MD2_RFIC1_IMM_CS_WIDTH                   (1)
#define MMRF_BSI_MM_IMM_MD2_RFIC1_CONF_MD2_RFIC1_IMM_CS_MASK                    (0x00000008)
#define MMRF_BSI_MM_IMM_MD2_RFIC1_CONF_MD2_RFIC1_IMM_CS_BIT                     (0x00000008)

#define MMRF_BSI_MM_IMM_MD2_RFIC1_CONF_MD2_RFIC1_IMM_MIPI_EXTEND_LSB            (2)
#define MMRF_BSI_MM_IMM_MD2_RFIC1_CONF_MD2_RFIC1_IMM_MIPI_EXTEND_WIDTH          (1)
#define MMRF_BSI_MM_IMM_MD2_RFIC1_CONF_MD2_RFIC1_IMM_MIPI_EXTEND_MASK           (0x00000004)
#define MMRF_BSI_MM_IMM_MD2_RFIC1_CONF_MD2_RFIC1_IMM_MIPI_EXTEND_BIT            (0x00000004)

#define MMRF_BSI_MM_IMM_MD2_RFIC1_CONF_MD2_RFIC1_IMM_READ_STATE_LSB             (1)
#define MMRF_BSI_MM_IMM_MD2_RFIC1_CONF_MD2_RFIC1_IMM_READ_STATE_WIDTH           (1)
#define MMRF_BSI_MM_IMM_MD2_RFIC1_CONF_MD2_RFIC1_IMM_READ_STATE_MASK            (0x00000002)
#define MMRF_BSI_MM_IMM_MD2_RFIC1_CONF_MD2_RFIC1_IMM_READ_STATE_BIT             (0x00000002)

#define MMRF_BSI_MM_IMM_MD2_RFIC1_CONF_MD2_RFIC1_IMM_TRIG_LSB                   (0)
#define MMRF_BSI_MM_IMM_MD2_RFIC1_CONF_MD2_RFIC1_IMM_TRIG_WIDTH                 (1)
#define MMRF_BSI_MM_IMM_MD2_RFIC1_CONF_MD2_RFIC1_IMM_TRIG_MASK                  (0x00000001)
#define MMRF_BSI_MM_IMM_MD2_RFIC1_CONF_MD2_RFIC1_IMM_TRIG_BIT                   (0x00000001)

#define MMRF_BSI_MM_IMM_MD2_RFIC1_WDATA_1_MD2_RFIC1_IMM_WDATA_1_LSB             (0)
#define MMRF_BSI_MM_IMM_MD2_RFIC1_WDATA_1_MD2_RFIC1_IMM_WDATA_1_WIDTH           (32)
#define MMRF_BSI_MM_IMM_MD2_RFIC1_WDATA_1_MD2_RFIC1_IMM_WDATA_1_MASK            (0xFFFFFFFF)

#define MMRF_BSI_MM_IMM_MD2_RFIC1_STATUS_MD2_RFIC1_IMM_RDY_LSB                  (0)
#define MMRF_BSI_MM_IMM_MD2_RFIC1_STATUS_MD2_RFIC1_IMM_RDY_WIDTH                (1)
#define MMRF_BSI_MM_IMM_MD2_RFIC1_STATUS_MD2_RFIC1_IMM_RDY_MASK                 (0x00000001)
#define MMRF_BSI_MM_IMM_MD2_RFIC1_STATUS_MD2_RFIC1_IMM_RDY_BIT                  (0x00000001)

#define MMRF_BSI_MM_IMM_MD2_RFIC1_RDAT_L_MD2_RFIC1_IMM_RDAT_L_LSB               (0)
#define MMRF_BSI_MM_IMM_MD2_RFIC1_RDAT_L_MD2_RFIC1_IMM_RDAT_L_WIDTH             (32)
#define MMRF_BSI_MM_IMM_MD2_RFIC1_RDAT_L_MD2_RFIC1_IMM_RDAT_L_MASK              (0xFFFFFFFF)

#define MMRF_BSI_MM_IMM_MD2_RFIC1_RDAT_H_MD2_RFIC1_IMM_RDAT_H_LSB               (0)
#define MMRF_BSI_MM_IMM_MD2_RFIC1_RDAT_H_MD2_RFIC1_IMM_RDAT_H_WIDTH             (4)
#define MMRF_BSI_MM_IMM_MD2_RFIC1_RDAT_H_MD2_RFIC1_IMM_RDAT_H_MASK              (0x0000000F)

#define MMRF_BSI_MM_IMM_MD2_RFIC2_CONF_MD2_RFIC2_IMM_CS_LSB                     (3)
#define MMRF_BSI_MM_IMM_MD2_RFIC2_CONF_MD2_RFIC2_IMM_CS_WIDTH                   (1)
#define MMRF_BSI_MM_IMM_MD2_RFIC2_CONF_MD2_RFIC2_IMM_CS_MASK                    (0x00000008)
#define MMRF_BSI_MM_IMM_MD2_RFIC2_CONF_MD2_RFIC2_IMM_CS_BIT                     (0x00000008)

#define MMRF_BSI_MM_IMM_MD2_RFIC2_CONF_MD2_RFIC2_IMM_MIPI_EXTEND_LSB            (2)
#define MMRF_BSI_MM_IMM_MD2_RFIC2_CONF_MD2_RFIC2_IMM_MIPI_EXTEND_WIDTH          (1)
#define MMRF_BSI_MM_IMM_MD2_RFIC2_CONF_MD2_RFIC2_IMM_MIPI_EXTEND_MASK           (0x00000004)
#define MMRF_BSI_MM_IMM_MD2_RFIC2_CONF_MD2_RFIC2_IMM_MIPI_EXTEND_BIT            (0x00000004)

#define MMRF_BSI_MM_IMM_MD2_RFIC2_CONF_MD2_RFIC2_IMM_READ_STATE_LSB             (1)
#define MMRF_BSI_MM_IMM_MD2_RFIC2_CONF_MD2_RFIC2_IMM_READ_STATE_WIDTH           (1)
#define MMRF_BSI_MM_IMM_MD2_RFIC2_CONF_MD2_RFIC2_IMM_READ_STATE_MASK            (0x00000002)
#define MMRF_BSI_MM_IMM_MD2_RFIC2_CONF_MD2_RFIC2_IMM_READ_STATE_BIT             (0x00000002)

#define MMRF_BSI_MM_IMM_MD2_RFIC2_CONF_MD2_RFIC2_IMM_TRIG_LSB                   (0)
#define MMRF_BSI_MM_IMM_MD2_RFIC2_CONF_MD2_RFIC2_IMM_TRIG_WIDTH                 (1)
#define MMRF_BSI_MM_IMM_MD2_RFIC2_CONF_MD2_RFIC2_IMM_TRIG_MASK                  (0x00000001)
#define MMRF_BSI_MM_IMM_MD2_RFIC2_CONF_MD2_RFIC2_IMM_TRIG_BIT                   (0x00000001)

#define MMRF_BSI_MM_IMM_MD2_RFIC2_WDATA_1_MD2_RFIC2_IMM_WDATA_1_LSB             (0)
#define MMRF_BSI_MM_IMM_MD2_RFIC2_WDATA_1_MD2_RFIC2_IMM_WDATA_1_WIDTH           (32)
#define MMRF_BSI_MM_IMM_MD2_RFIC2_WDATA_1_MD2_RFIC2_IMM_WDATA_1_MASK            (0xFFFFFFFF)

#define MMRF_BSI_MM_IMM_MD2_RFIC2_STATUS_MD2_RFIC2_IMM_RDY_LSB                  (0)
#define MMRF_BSI_MM_IMM_MD2_RFIC2_STATUS_MD2_RFIC2_IMM_RDY_WIDTH                (1)
#define MMRF_BSI_MM_IMM_MD2_RFIC2_STATUS_MD2_RFIC2_IMM_RDY_MASK                 (0x00000001)
#define MMRF_BSI_MM_IMM_MD2_RFIC2_STATUS_MD2_RFIC2_IMM_RDY_BIT                  (0x00000001)

#define MMRF_BSI_MM_IMM_MD2_RFIC2_RDAT_L_MD2_RFIC2_IMM_RDAT_L_LSB               (0)
#define MMRF_BSI_MM_IMM_MD2_RFIC2_RDAT_L_MD2_RFIC2_IMM_RDAT_L_WIDTH             (32)
#define MMRF_BSI_MM_IMM_MD2_RFIC2_RDAT_L_MD2_RFIC2_IMM_RDAT_L_MASK              (0xFFFFFFFF)

#define MMRF_BSI_MM_IMM_MD2_RFIC2_RDAT_H_MD2_RFIC2_IMM_RDAT_H_LSB               (0)
#define MMRF_BSI_MM_IMM_MD2_RFIC2_RDAT_H_MD2_RFIC2_IMM_RDAT_H_WIDTH             (4)
#define MMRF_BSI_MM_IMM_MD2_RFIC2_RDAT_H_MD2_RFIC2_IMM_RDAT_H_MASK              (0x0000000F)

#define MMRF_BSI_MM_IMM_MD2_MIPI0_CONF_MD2_MIPI0_IMM_CS_LSB                     (3)
#define MMRF_BSI_MM_IMM_MD2_MIPI0_CONF_MD2_MIPI0_IMM_CS_WIDTH                   (1)
#define MMRF_BSI_MM_IMM_MD2_MIPI0_CONF_MD2_MIPI0_IMM_CS_MASK                    (0x00000008)
#define MMRF_BSI_MM_IMM_MD2_MIPI0_CONF_MD2_MIPI0_IMM_CS_BIT                     (0x00000008)

#define MMRF_BSI_MM_IMM_MD2_MIPI0_CONF_MD2_MIPI0_IMM_MIPI_EXTEND_LSB            (2)
#define MMRF_BSI_MM_IMM_MD2_MIPI0_CONF_MD2_MIPI0_IMM_MIPI_EXTEND_WIDTH          (1)
#define MMRF_BSI_MM_IMM_MD2_MIPI0_CONF_MD2_MIPI0_IMM_MIPI_EXTEND_MASK           (0x00000004)
#define MMRF_BSI_MM_IMM_MD2_MIPI0_CONF_MD2_MIPI0_IMM_MIPI_EXTEND_BIT            (0x00000004)

#define MMRF_BSI_MM_IMM_MD2_MIPI0_CONF_MD2_MIPI0_IMM_READ_STATE_LSB             (1)
#define MMRF_BSI_MM_IMM_MD2_MIPI0_CONF_MD2_MIPI0_IMM_READ_STATE_WIDTH           (1)
#define MMRF_BSI_MM_IMM_MD2_MIPI0_CONF_MD2_MIPI0_IMM_READ_STATE_MASK            (0x00000002)
#define MMRF_BSI_MM_IMM_MD2_MIPI0_CONF_MD2_MIPI0_IMM_READ_STATE_BIT             (0x00000002)

#define MMRF_BSI_MM_IMM_MD2_MIPI0_CONF_MD2_MIPI0_IMM_TRIG_LSB                   (0)
#define MMRF_BSI_MM_IMM_MD2_MIPI0_CONF_MD2_MIPI0_IMM_TRIG_WIDTH                 (1)
#define MMRF_BSI_MM_IMM_MD2_MIPI0_CONF_MD2_MIPI0_IMM_TRIG_MASK                  (0x00000001)
#define MMRF_BSI_MM_IMM_MD2_MIPI0_CONF_MD2_MIPI0_IMM_TRIG_BIT                   (0x00000001)

#define MMRF_BSI_MM_IMM_MD2_MIPI0_WDATA_1_MD2_MIPI0_IMM_WDATA_1_LSB             (0)
#define MMRF_BSI_MM_IMM_MD2_MIPI0_WDATA_1_MD2_MIPI0_IMM_WDATA_1_WIDTH           (32)
#define MMRF_BSI_MM_IMM_MD2_MIPI0_WDATA_1_MD2_MIPI0_IMM_WDATA_1_MASK            (0xFFFFFFFF)

#define MMRF_BSI_MM_IMM_MD2_MIPI0_RW_LEN_1_MD2_MIPI0_IMM_LOCK_1_LSB             (31)
#define MMRF_BSI_MM_IMM_MD2_MIPI0_RW_LEN_1_MD2_MIPI0_IMM_LOCK_1_WIDTH           (1)
#define MMRF_BSI_MM_IMM_MD2_MIPI0_RW_LEN_1_MD2_MIPI0_IMM_LOCK_1_MASK            (0x80000000)
#define MMRF_BSI_MM_IMM_MD2_MIPI0_RW_LEN_1_MD2_MIPI0_IMM_LOCK_1_BIT             (0x80000000)

#define MMRF_BSI_MM_IMM_MD2_MIPI0_RW_LEN_1_MD2_MIPI0_IMM_RLEN_1_LSB             (16)
#define MMRF_BSI_MM_IMM_MD2_MIPI0_RW_LEN_1_MD2_MIPI0_IMM_RLEN_1_WIDTH           (6)
#define MMRF_BSI_MM_IMM_MD2_MIPI0_RW_LEN_1_MD2_MIPI0_IMM_RLEN_1_MASK            (0x003F0000)

#define MMRF_BSI_MM_IMM_MD2_MIPI0_RW_LEN_1_MD2_MIPI0_IMM_WLEN_1_LSB             (0)
#define MMRF_BSI_MM_IMM_MD2_MIPI0_RW_LEN_1_MD2_MIPI0_IMM_WLEN_1_WIDTH           (5)
#define MMRF_BSI_MM_IMM_MD2_MIPI0_RW_LEN_1_MD2_MIPI0_IMM_WLEN_1_MASK            (0x0000001F)

#define MMRF_BSI_MM_IMM_MD2_MIPI0_WDATA_2_MD2_MIPI0_IMM_WDATA_2_LSB             (0)
#define MMRF_BSI_MM_IMM_MD2_MIPI0_WDATA_2_MD2_MIPI0_IMM_WDATA_2_WIDTH           (32)
#define MMRF_BSI_MM_IMM_MD2_MIPI0_WDATA_2_MD2_MIPI0_IMM_WDATA_2_MASK            (0xFFFFFFFF)

#define MMRF_BSI_MM_IMM_MD2_MIPI0_RW_LEN_2_MD2_MIPI0_IMM_RLEN_2_LSB             (16)
#define MMRF_BSI_MM_IMM_MD2_MIPI0_RW_LEN_2_MD2_MIPI0_IMM_RLEN_2_WIDTH           (6)
#define MMRF_BSI_MM_IMM_MD2_MIPI0_RW_LEN_2_MD2_MIPI0_IMM_RLEN_2_MASK            (0x003F0000)

#define MMRF_BSI_MM_IMM_MD2_MIPI0_RW_LEN_2_MD2_MIPI0_IMM_WLEN_2_LSB             (0)
#define MMRF_BSI_MM_IMM_MD2_MIPI0_RW_LEN_2_MD2_MIPI0_IMM_WLEN_2_WIDTH           (5)
#define MMRF_BSI_MM_IMM_MD2_MIPI0_RW_LEN_2_MD2_MIPI0_IMM_WLEN_2_MASK            (0x0000001F)

#define MMRF_BSI_MM_IMM_MD2_MIPI0_STATUS_MD2_MIPI0_IMM_RDY_LSB                  (0)
#define MMRF_BSI_MM_IMM_MD2_MIPI0_STATUS_MD2_MIPI0_IMM_RDY_WIDTH                (1)
#define MMRF_BSI_MM_IMM_MD2_MIPI0_STATUS_MD2_MIPI0_IMM_RDY_MASK                 (0x00000001)
#define MMRF_BSI_MM_IMM_MD2_MIPI0_STATUS_MD2_MIPI0_IMM_RDY_BIT                  (0x00000001)

#define MMRF_BSI_MM_IMM_MD2_MIPI0_RDAT_L_MD2_MIPI0_IMM_RDAT_L_LSB               (0)
#define MMRF_BSI_MM_IMM_MD2_MIPI0_RDAT_L_MD2_MIPI0_IMM_RDAT_L_WIDTH             (32)
#define MMRF_BSI_MM_IMM_MD2_MIPI0_RDAT_L_MD2_MIPI0_IMM_RDAT_L_MASK              (0xFFFFFFFF)

#define MMRF_BSI_MM_IMM_MD2_MIPI0_RDAT_H_MD2_MIPI0_IMM_RDAT_H_LSB               (0)
#define MMRF_BSI_MM_IMM_MD2_MIPI0_RDAT_H_MD2_MIPI0_IMM_RDAT_H_WIDTH             (4)
#define MMRF_BSI_MM_IMM_MD2_MIPI0_RDAT_H_MD2_MIPI0_IMM_RDAT_H_MASK              (0x0000000F)

#define MMRF_BSI_MM_IMM_MD2_MIPI1_CONF_MD2_MIPI1_IMM_CS_LSB                     (3)
#define MMRF_BSI_MM_IMM_MD2_MIPI1_CONF_MD2_MIPI1_IMM_CS_WIDTH                   (1)
#define MMRF_BSI_MM_IMM_MD2_MIPI1_CONF_MD2_MIPI1_IMM_CS_MASK                    (0x00000008)
#define MMRF_BSI_MM_IMM_MD2_MIPI1_CONF_MD2_MIPI1_IMM_CS_BIT                     (0x00000008)

#define MMRF_BSI_MM_IMM_MD2_MIPI1_CONF_MD2_MIPI1_IMM_MIPI_EXTEND_LSB            (2)
#define MMRF_BSI_MM_IMM_MD2_MIPI1_CONF_MD2_MIPI1_IMM_MIPI_EXTEND_WIDTH          (1)
#define MMRF_BSI_MM_IMM_MD2_MIPI1_CONF_MD2_MIPI1_IMM_MIPI_EXTEND_MASK           (0x00000004)
#define MMRF_BSI_MM_IMM_MD2_MIPI1_CONF_MD2_MIPI1_IMM_MIPI_EXTEND_BIT            (0x00000004)

#define MMRF_BSI_MM_IMM_MD2_MIPI1_CONF_MD2_MIPI1_IMM_READ_STATE_LSB             (1)
#define MMRF_BSI_MM_IMM_MD2_MIPI1_CONF_MD2_MIPI1_IMM_READ_STATE_WIDTH           (1)
#define MMRF_BSI_MM_IMM_MD2_MIPI1_CONF_MD2_MIPI1_IMM_READ_STATE_MASK            (0x00000002)
#define MMRF_BSI_MM_IMM_MD2_MIPI1_CONF_MD2_MIPI1_IMM_READ_STATE_BIT             (0x00000002)

#define MMRF_BSI_MM_IMM_MD2_MIPI1_CONF_MD2_MIPI1_IMM_TRIG_LSB                   (0)
#define MMRF_BSI_MM_IMM_MD2_MIPI1_CONF_MD2_MIPI1_IMM_TRIG_WIDTH                 (1)
#define MMRF_BSI_MM_IMM_MD2_MIPI1_CONF_MD2_MIPI1_IMM_TRIG_MASK                  (0x00000001)
#define MMRF_BSI_MM_IMM_MD2_MIPI1_CONF_MD2_MIPI1_IMM_TRIG_BIT                   (0x00000001)

#define MMRF_BSI_MM_IMM_MD2_MIPI1_WDATA_1_MD2_MIPI1_IMM_WDATA_1_LSB             (0)
#define MMRF_BSI_MM_IMM_MD2_MIPI1_WDATA_1_MD2_MIPI1_IMM_WDATA_1_WIDTH           (32)
#define MMRF_BSI_MM_IMM_MD2_MIPI1_WDATA_1_MD2_MIPI1_IMM_WDATA_1_MASK            (0xFFFFFFFF)

#define MMRF_BSI_MM_IMM_MD2_MIPI1_RW_LEN_1_MD2_MIPI1_IMM_LOCK_1_LSB             (31)
#define MMRF_BSI_MM_IMM_MD2_MIPI1_RW_LEN_1_MD2_MIPI1_IMM_LOCK_1_WIDTH           (1)
#define MMRF_BSI_MM_IMM_MD2_MIPI1_RW_LEN_1_MD2_MIPI1_IMM_LOCK_1_MASK            (0x80000000)
#define MMRF_BSI_MM_IMM_MD2_MIPI1_RW_LEN_1_MD2_MIPI1_IMM_LOCK_1_BIT             (0x80000000)

#define MMRF_BSI_MM_IMM_MD2_MIPI1_RW_LEN_1_MD2_MIPI1_IMM_RLEN_1_LSB             (16)
#define MMRF_BSI_MM_IMM_MD2_MIPI1_RW_LEN_1_MD2_MIPI1_IMM_RLEN_1_WIDTH           (6)
#define MMRF_BSI_MM_IMM_MD2_MIPI1_RW_LEN_1_MD2_MIPI1_IMM_RLEN_1_MASK            (0x003F0000)

#define MMRF_BSI_MM_IMM_MD2_MIPI1_RW_LEN_1_MD2_MIPI1_IMM_WLEN_1_LSB             (0)
#define MMRF_BSI_MM_IMM_MD2_MIPI1_RW_LEN_1_MD2_MIPI1_IMM_WLEN_1_WIDTH           (5)
#define MMRF_BSI_MM_IMM_MD2_MIPI1_RW_LEN_1_MD2_MIPI1_IMM_WLEN_1_MASK            (0x0000001F)

#define MMRF_BSI_MM_IMM_MD2_MIPI1_WDATA_2_MD2_MIPI1_IMM_WDATA_2_LSB             (0)
#define MMRF_BSI_MM_IMM_MD2_MIPI1_WDATA_2_MD2_MIPI1_IMM_WDATA_2_WIDTH           (32)
#define MMRF_BSI_MM_IMM_MD2_MIPI1_WDATA_2_MD2_MIPI1_IMM_WDATA_2_MASK            (0xFFFFFFFF)

#define MMRF_BSI_MM_IMM_MD2_MIPI1_RW_LEN_2_MD2_MIPI1_IMM_RLEN_2_LSB             (16)
#define MMRF_BSI_MM_IMM_MD2_MIPI1_RW_LEN_2_MD2_MIPI1_IMM_RLEN_2_WIDTH           (6)
#define MMRF_BSI_MM_IMM_MD2_MIPI1_RW_LEN_2_MD2_MIPI1_IMM_RLEN_2_MASK            (0x003F0000)

#define MMRF_BSI_MM_IMM_MD2_MIPI1_RW_LEN_2_MD2_MIPI1_IMM_WLEN_2_LSB             (0)
#define MMRF_BSI_MM_IMM_MD2_MIPI1_RW_LEN_2_MD2_MIPI1_IMM_WLEN_2_WIDTH           (5)
#define MMRF_BSI_MM_IMM_MD2_MIPI1_RW_LEN_2_MD2_MIPI1_IMM_WLEN_2_MASK            (0x0000001F)

#define MMRF_BSI_MM_IMM_MD2_MIPI1_STATUS_MD2_MIPI1_IMM_RDY_LSB                  (0)
#define MMRF_BSI_MM_IMM_MD2_MIPI1_STATUS_MD2_MIPI1_IMM_RDY_WIDTH                (1)
#define MMRF_BSI_MM_IMM_MD2_MIPI1_STATUS_MD2_MIPI1_IMM_RDY_MASK                 (0x00000001)
#define MMRF_BSI_MM_IMM_MD2_MIPI1_STATUS_MD2_MIPI1_IMM_RDY_BIT                  (0x00000001)

#define MMRF_BSI_MM_IMM_MD2_MIPI1_RDAT_L_MD2_MIPI1_IMM_RDAT_L_LSB               (0)
#define MMRF_BSI_MM_IMM_MD2_MIPI1_RDAT_L_MD2_MIPI1_IMM_RDAT_L_WIDTH             (32)
#define MMRF_BSI_MM_IMM_MD2_MIPI1_RDAT_L_MD2_MIPI1_IMM_RDAT_L_MASK              (0xFFFFFFFF)

#define MMRF_BSI_MM_IMM_MD2_MIPI1_RDAT_H_MD2_MIPI1_IMM_RDAT_H_LSB               (0)
#define MMRF_BSI_MM_IMM_MD2_MIPI1_RDAT_H_MD2_MIPI1_IMM_RDAT_H_WIDTH             (4)
#define MMRF_BSI_MM_IMM_MD2_MIPI1_RDAT_H_MD2_MIPI1_IMM_RDAT_H_MASK              (0x0000000F)

#define MMRF_BSI_MM_IMM_MD2_MIPI2_CONF_MD2_MIPI2_IMM_CS_LSB                     (3)
#define MMRF_BSI_MM_IMM_MD2_MIPI2_CONF_MD2_MIPI2_IMM_CS_WIDTH                   (1)
#define MMRF_BSI_MM_IMM_MD2_MIPI2_CONF_MD2_MIPI2_IMM_CS_MASK                    (0x00000008)
#define MMRF_BSI_MM_IMM_MD2_MIPI2_CONF_MD2_MIPI2_IMM_CS_BIT                     (0x00000008)

#define MMRF_BSI_MM_IMM_MD2_MIPI2_CONF_MD2_MIPI2_IMM_MIPI_EXTEND_LSB            (2)
#define MMRF_BSI_MM_IMM_MD2_MIPI2_CONF_MD2_MIPI2_IMM_MIPI_EXTEND_WIDTH          (1)
#define MMRF_BSI_MM_IMM_MD2_MIPI2_CONF_MD2_MIPI2_IMM_MIPI_EXTEND_MASK           (0x00000004)
#define MMRF_BSI_MM_IMM_MD2_MIPI2_CONF_MD2_MIPI2_IMM_MIPI_EXTEND_BIT            (0x00000004)

#define MMRF_BSI_MM_IMM_MD2_MIPI2_CONF_MD2_MIPI2_IMM_READ_STATE_LSB             (1)
#define MMRF_BSI_MM_IMM_MD2_MIPI2_CONF_MD2_MIPI2_IMM_READ_STATE_WIDTH           (1)
#define MMRF_BSI_MM_IMM_MD2_MIPI2_CONF_MD2_MIPI2_IMM_READ_STATE_MASK            (0x00000002)
#define MMRF_BSI_MM_IMM_MD2_MIPI2_CONF_MD2_MIPI2_IMM_READ_STATE_BIT             (0x00000002)

#define MMRF_BSI_MM_IMM_MD2_MIPI2_CONF_MD2_MIPI2_IMM_TRIG_LSB                   (0)
#define MMRF_BSI_MM_IMM_MD2_MIPI2_CONF_MD2_MIPI2_IMM_TRIG_WIDTH                 (1)
#define MMRF_BSI_MM_IMM_MD2_MIPI2_CONF_MD2_MIPI2_IMM_TRIG_MASK                  (0x00000001)
#define MMRF_BSI_MM_IMM_MD2_MIPI2_CONF_MD2_MIPI2_IMM_TRIG_BIT                   (0x00000001)

#define MMRF_BSI_MM_IMM_MD2_MIPI2_WDATA_1_MD2_MIPI2_IMM_WDATA_1_LSB             (0)
#define MMRF_BSI_MM_IMM_MD2_MIPI2_WDATA_1_MD2_MIPI2_IMM_WDATA_1_WIDTH           (32)
#define MMRF_BSI_MM_IMM_MD2_MIPI2_WDATA_1_MD2_MIPI2_IMM_WDATA_1_MASK            (0xFFFFFFFF)

#define MMRF_BSI_MM_IMM_MD2_MIPI2_RW_LEN_1_MD2_MIPI2_IMM_LOCK_1_LSB             (31)
#define MMRF_BSI_MM_IMM_MD2_MIPI2_RW_LEN_1_MD2_MIPI2_IMM_LOCK_1_WIDTH           (1)
#define MMRF_BSI_MM_IMM_MD2_MIPI2_RW_LEN_1_MD2_MIPI2_IMM_LOCK_1_MASK            (0x80000000)
#define MMRF_BSI_MM_IMM_MD2_MIPI2_RW_LEN_1_MD2_MIPI2_IMM_LOCK_1_BIT             (0x80000000)

#define MMRF_BSI_MM_IMM_MD2_MIPI2_RW_LEN_1_MD2_MIPI2_IMM_RLEN_1_LSB             (16)
#define MMRF_BSI_MM_IMM_MD2_MIPI2_RW_LEN_1_MD2_MIPI2_IMM_RLEN_1_WIDTH           (6)
#define MMRF_BSI_MM_IMM_MD2_MIPI2_RW_LEN_1_MD2_MIPI2_IMM_RLEN_1_MASK            (0x003F0000)

#define MMRF_BSI_MM_IMM_MD2_MIPI2_RW_LEN_1_MD2_MIPI2_IMM_WLEN_1_LSB             (0)
#define MMRF_BSI_MM_IMM_MD2_MIPI2_RW_LEN_1_MD2_MIPI2_IMM_WLEN_1_WIDTH           (5)
#define MMRF_BSI_MM_IMM_MD2_MIPI2_RW_LEN_1_MD2_MIPI2_IMM_WLEN_1_MASK            (0x0000001F)

#define MMRF_BSI_MM_IMM_MD2_MIPI2_WDATA_2_MD2_MIPI2_IMM_WDATA_2_LSB             (0)
#define MMRF_BSI_MM_IMM_MD2_MIPI2_WDATA_2_MD2_MIPI2_IMM_WDATA_2_WIDTH           (32)
#define MMRF_BSI_MM_IMM_MD2_MIPI2_WDATA_2_MD2_MIPI2_IMM_WDATA_2_MASK            (0xFFFFFFFF)

#define MMRF_BSI_MM_IMM_MD2_MIPI2_RW_LEN_2_MD2_MIPI2_IMM_RLEN_2_LSB             (16)
#define MMRF_BSI_MM_IMM_MD2_MIPI2_RW_LEN_2_MD2_MIPI2_IMM_RLEN_2_WIDTH           (6)
#define MMRF_BSI_MM_IMM_MD2_MIPI2_RW_LEN_2_MD2_MIPI2_IMM_RLEN_2_MASK            (0x003F0000)

#define MMRF_BSI_MM_IMM_MD2_MIPI2_RW_LEN_2_MD2_MIPI2_IMM_WLEN_2_LSB             (0)
#define MMRF_BSI_MM_IMM_MD2_MIPI2_RW_LEN_2_MD2_MIPI2_IMM_WLEN_2_WIDTH           (5)
#define MMRF_BSI_MM_IMM_MD2_MIPI2_RW_LEN_2_MD2_MIPI2_IMM_WLEN_2_MASK            (0x0000001F)

#define MMRF_BSI_MM_IMM_MD2_MIPI2_STATUS_MD2_MIPI2_IMM_RDY_LSB                  (0)
#define MMRF_BSI_MM_IMM_MD2_MIPI2_STATUS_MD2_MIPI2_IMM_RDY_WIDTH                (1)
#define MMRF_BSI_MM_IMM_MD2_MIPI2_STATUS_MD2_MIPI2_IMM_RDY_MASK                 (0x00000001)
#define MMRF_BSI_MM_IMM_MD2_MIPI2_STATUS_MD2_MIPI2_IMM_RDY_BIT                  (0x00000001)

#define MMRF_BSI_MM_IMM_MD2_MIPI2_RDAT_L_MD2_MIPI2_IMM_RDAT_L_LSB               (0)
#define MMRF_BSI_MM_IMM_MD2_MIPI2_RDAT_L_MD2_MIPI2_IMM_RDAT_L_WIDTH             (32)
#define MMRF_BSI_MM_IMM_MD2_MIPI2_RDAT_L_MD2_MIPI2_IMM_RDAT_L_MASK              (0xFFFFFFFF)

#define MMRF_BSI_MM_IMM_MD2_MIPI2_RDAT_H_MD2_MIPI2_IMM_RDAT_H_LSB               (0)
#define MMRF_BSI_MM_IMM_MD2_MIPI2_RDAT_H_MD2_MIPI2_IMM_RDAT_H_WIDTH             (4)
#define MMRF_BSI_MM_IMM_MD2_MIPI2_RDAT_H_MD2_MIPI2_IMM_RDAT_H_MASK              (0x0000000F)

#define MMRF_BSI_MM_IMM_MD2_MIPI3_CONF_MD2_MIPI3_IMM_CS_LSB                     (3)
#define MMRF_BSI_MM_IMM_MD2_MIPI3_CONF_MD2_MIPI3_IMM_CS_WIDTH                   (1)
#define MMRF_BSI_MM_IMM_MD2_MIPI3_CONF_MD2_MIPI3_IMM_CS_MASK                    (0x00000008)
#define MMRF_BSI_MM_IMM_MD2_MIPI3_CONF_MD2_MIPI3_IMM_CS_BIT                     (0x00000008)

#define MMRF_BSI_MM_IMM_MD2_MIPI3_CONF_MD2_MIPI3_IMM_MIPI_EXTEND_LSB            (2)
#define MMRF_BSI_MM_IMM_MD2_MIPI3_CONF_MD2_MIPI3_IMM_MIPI_EXTEND_WIDTH          (1)
#define MMRF_BSI_MM_IMM_MD2_MIPI3_CONF_MD2_MIPI3_IMM_MIPI_EXTEND_MASK           (0x00000004)
#define MMRF_BSI_MM_IMM_MD2_MIPI3_CONF_MD2_MIPI3_IMM_MIPI_EXTEND_BIT            (0x00000004)

#define MMRF_BSI_MM_IMM_MD2_MIPI3_CONF_MD2_MIPI3_IMM_READ_STATE_LSB             (1)
#define MMRF_BSI_MM_IMM_MD2_MIPI3_CONF_MD2_MIPI3_IMM_READ_STATE_WIDTH           (1)
#define MMRF_BSI_MM_IMM_MD2_MIPI3_CONF_MD2_MIPI3_IMM_READ_STATE_MASK            (0x00000002)
#define MMRF_BSI_MM_IMM_MD2_MIPI3_CONF_MD2_MIPI3_IMM_READ_STATE_BIT             (0x00000002)

#define MMRF_BSI_MM_IMM_MD2_MIPI3_CONF_MD2_MIPI3_IMM_TRIG_LSB                   (0)
#define MMRF_BSI_MM_IMM_MD2_MIPI3_CONF_MD2_MIPI3_IMM_TRIG_WIDTH                 (1)
#define MMRF_BSI_MM_IMM_MD2_MIPI3_CONF_MD2_MIPI3_IMM_TRIG_MASK                  (0x00000001)
#define MMRF_BSI_MM_IMM_MD2_MIPI3_CONF_MD2_MIPI3_IMM_TRIG_BIT                   (0x00000001)

#define MMRF_BSI_MM_IMM_MD2_MIPI3_WDATA_1_MD2_MIPI3_IMM_WDATA_1_LSB             (0)
#define MMRF_BSI_MM_IMM_MD2_MIPI3_WDATA_1_MD2_MIPI3_IMM_WDATA_1_WIDTH           (32)
#define MMRF_BSI_MM_IMM_MD2_MIPI3_WDATA_1_MD2_MIPI3_IMM_WDATA_1_MASK            (0xFFFFFFFF)

#define MMRF_BSI_MM_IMM_MD2_MIPI3_RW_LEN_1_MD2_MIPI3_IMM_LOCK_1_LSB             (31)
#define MMRF_BSI_MM_IMM_MD2_MIPI3_RW_LEN_1_MD2_MIPI3_IMM_LOCK_1_WIDTH           (1)
#define MMRF_BSI_MM_IMM_MD2_MIPI3_RW_LEN_1_MD2_MIPI3_IMM_LOCK_1_MASK            (0x80000000)
#define MMRF_BSI_MM_IMM_MD2_MIPI3_RW_LEN_1_MD2_MIPI3_IMM_LOCK_1_BIT             (0x80000000)

#define MMRF_BSI_MM_IMM_MD2_MIPI3_RW_LEN_1_MD2_MIPI3_IMM_RLEN_1_LSB             (16)
#define MMRF_BSI_MM_IMM_MD2_MIPI3_RW_LEN_1_MD2_MIPI3_IMM_RLEN_1_WIDTH           (6)
#define MMRF_BSI_MM_IMM_MD2_MIPI3_RW_LEN_1_MD2_MIPI3_IMM_RLEN_1_MASK            (0x003F0000)

#define MMRF_BSI_MM_IMM_MD2_MIPI3_RW_LEN_1_MD2_MIPI3_IMM_WLEN_1_LSB             (0)
#define MMRF_BSI_MM_IMM_MD2_MIPI3_RW_LEN_1_MD2_MIPI3_IMM_WLEN_1_WIDTH           (5)
#define MMRF_BSI_MM_IMM_MD2_MIPI3_RW_LEN_1_MD2_MIPI3_IMM_WLEN_1_MASK            (0x0000001F)

#define MMRF_BSI_MM_IMM_MD2_MIPI3_WDATA_2_MD2_MIPI3_IMM_WDATA_2_LSB             (0)
#define MMRF_BSI_MM_IMM_MD2_MIPI3_WDATA_2_MD2_MIPI3_IMM_WDATA_2_WIDTH           (32)
#define MMRF_BSI_MM_IMM_MD2_MIPI3_WDATA_2_MD2_MIPI3_IMM_WDATA_2_MASK            (0xFFFFFFFF)

#define MMRF_BSI_MM_IMM_MD2_MIPI3_RW_LEN_2_MD2_MIPI3_IMM_RLEN_2_LSB             (16)
#define MMRF_BSI_MM_IMM_MD2_MIPI3_RW_LEN_2_MD2_MIPI3_IMM_RLEN_2_WIDTH           (6)
#define MMRF_BSI_MM_IMM_MD2_MIPI3_RW_LEN_2_MD2_MIPI3_IMM_RLEN_2_MASK            (0x003F0000)

#define MMRF_BSI_MM_IMM_MD2_MIPI3_RW_LEN_2_MD2_MIPI3_IMM_WLEN_2_LSB             (0)
#define MMRF_BSI_MM_IMM_MD2_MIPI3_RW_LEN_2_MD2_MIPI3_IMM_WLEN_2_WIDTH           (5)
#define MMRF_BSI_MM_IMM_MD2_MIPI3_RW_LEN_2_MD2_MIPI3_IMM_WLEN_2_MASK            (0x0000001F)

#define MMRF_BSI_MM_IMM_MD2_MIPI3_STATUS_MD2_MIPI3_IMM_RDY_LSB                  (0)
#define MMRF_BSI_MM_IMM_MD2_MIPI3_STATUS_MD2_MIPI3_IMM_RDY_WIDTH                (1)
#define MMRF_BSI_MM_IMM_MD2_MIPI3_STATUS_MD2_MIPI3_IMM_RDY_MASK                 (0x00000001)
#define MMRF_BSI_MM_IMM_MD2_MIPI3_STATUS_MD2_MIPI3_IMM_RDY_BIT                  (0x00000001)

#define MMRF_BSI_MM_IMM_MD2_MIPI3_RDAT_L_MD2_MIPI3_IMM_RDAT_L_LSB               (0)
#define MMRF_BSI_MM_IMM_MD2_MIPI3_RDAT_L_MD2_MIPI3_IMM_RDAT_L_WIDTH             (32)
#define MMRF_BSI_MM_IMM_MD2_MIPI3_RDAT_L_MD2_MIPI3_IMM_RDAT_L_MASK              (0xFFFFFFFF)

#define MMRF_BSI_MM_IMM_MD2_MIPI3_RDAT_H_MD2_MIPI3_IMM_RDAT_H_LSB               (0)
#define MMRF_BSI_MM_IMM_MD2_MIPI3_RDAT_H_MD2_MIPI3_IMM_RDAT_H_WIDTH             (4)
#define MMRF_BSI_MM_IMM_MD2_MIPI3_RDAT_H_MD2_MIPI3_IMM_RDAT_H_MASK              (0x0000000F)

#define MMRF_BSI_MM_IMM_MD2_MIPI4_CONF_MD2_MIPI4_IMM_CS_LSB                     (3)
#define MMRF_BSI_MM_IMM_MD2_MIPI4_CONF_MD2_MIPI4_IMM_CS_WIDTH                   (1)
#define MMRF_BSI_MM_IMM_MD2_MIPI4_CONF_MD2_MIPI4_IMM_CS_MASK                    (0x00000008)
#define MMRF_BSI_MM_IMM_MD2_MIPI4_CONF_MD2_MIPI4_IMM_CS_BIT                     (0x00000008)

#define MMRF_BSI_MM_IMM_MD2_MIPI4_CONF_MD2_MIPI4_IMM_MIPI_EXTEND_LSB            (2)
#define MMRF_BSI_MM_IMM_MD2_MIPI4_CONF_MD2_MIPI4_IMM_MIPI_EXTEND_WIDTH          (1)
#define MMRF_BSI_MM_IMM_MD2_MIPI4_CONF_MD2_MIPI4_IMM_MIPI_EXTEND_MASK           (0x00000004)
#define MMRF_BSI_MM_IMM_MD2_MIPI4_CONF_MD2_MIPI4_IMM_MIPI_EXTEND_BIT            (0x00000004)

#define MMRF_BSI_MM_IMM_MD2_MIPI4_CONF_MD2_MIPI4_IMM_READ_STATE_LSB             (1)
#define MMRF_BSI_MM_IMM_MD2_MIPI4_CONF_MD2_MIPI4_IMM_READ_STATE_WIDTH           (1)
#define MMRF_BSI_MM_IMM_MD2_MIPI4_CONF_MD2_MIPI4_IMM_READ_STATE_MASK            (0x00000002)
#define MMRF_BSI_MM_IMM_MD2_MIPI4_CONF_MD2_MIPI4_IMM_READ_STATE_BIT             (0x00000002)

#define MMRF_BSI_MM_IMM_MD2_MIPI4_CONF_MD2_MIPI4_IMM_TRIG_LSB                   (0)
#define MMRF_BSI_MM_IMM_MD2_MIPI4_CONF_MD2_MIPI4_IMM_TRIG_WIDTH                 (1)
#define MMRF_BSI_MM_IMM_MD2_MIPI4_CONF_MD2_MIPI4_IMM_TRIG_MASK                  (0x00000001)
#define MMRF_BSI_MM_IMM_MD2_MIPI4_CONF_MD2_MIPI4_IMM_TRIG_BIT                   (0x00000001)

#define MMRF_BSI_MM_IMM_MD2_MIPI4_WDATA_1_MD2_MIPI4_IMM_WDATA_1_LSB             (0)
#define MMRF_BSI_MM_IMM_MD2_MIPI4_WDATA_1_MD2_MIPI4_IMM_WDATA_1_WIDTH           (32)
#define MMRF_BSI_MM_IMM_MD2_MIPI4_WDATA_1_MD2_MIPI4_IMM_WDATA_1_MASK            (0xFFFFFFFF)

#define MMRF_BSI_MM_IMM_MD2_MIPI4_RW_LEN_1_MD2_MIPI4_IMM_LOCK_1_LSB             (31)
#define MMRF_BSI_MM_IMM_MD2_MIPI4_RW_LEN_1_MD2_MIPI4_IMM_LOCK_1_WIDTH           (1)
#define MMRF_BSI_MM_IMM_MD2_MIPI4_RW_LEN_1_MD2_MIPI4_IMM_LOCK_1_MASK            (0x80000000)
#define MMRF_BSI_MM_IMM_MD2_MIPI4_RW_LEN_1_MD2_MIPI4_IMM_LOCK_1_BIT             (0x80000000)

#define MMRF_BSI_MM_IMM_MD2_MIPI4_RW_LEN_1_MD2_MIPI4_IMM_RLEN_1_LSB             (16)
#define MMRF_BSI_MM_IMM_MD2_MIPI4_RW_LEN_1_MD2_MIPI4_IMM_RLEN_1_WIDTH           (6)
#define MMRF_BSI_MM_IMM_MD2_MIPI4_RW_LEN_1_MD2_MIPI4_IMM_RLEN_1_MASK            (0x003F0000)

#define MMRF_BSI_MM_IMM_MD2_MIPI4_RW_LEN_1_MD2_MIPI4_IMM_WLEN_1_LSB             (0)
#define MMRF_BSI_MM_IMM_MD2_MIPI4_RW_LEN_1_MD2_MIPI4_IMM_WLEN_1_WIDTH           (5)
#define MMRF_BSI_MM_IMM_MD2_MIPI4_RW_LEN_1_MD2_MIPI4_IMM_WLEN_1_MASK            (0x0000001F)

#define MMRF_BSI_MM_IMM_MD2_MIPI4_WDATA_2_MD2_MIPI4_IMM_WDATA_2_LSB             (0)
#define MMRF_BSI_MM_IMM_MD2_MIPI4_WDATA_2_MD2_MIPI4_IMM_WDATA_2_WIDTH           (32)
#define MMRF_BSI_MM_IMM_MD2_MIPI4_WDATA_2_MD2_MIPI4_IMM_WDATA_2_MASK            (0xFFFFFFFF)

#define MMRF_BSI_MM_IMM_MD2_MIPI4_RW_LEN_2_MD2_MIPI4_IMM_RLEN_2_LSB             (16)
#define MMRF_BSI_MM_IMM_MD2_MIPI4_RW_LEN_2_MD2_MIPI4_IMM_RLEN_2_WIDTH           (6)
#define MMRF_BSI_MM_IMM_MD2_MIPI4_RW_LEN_2_MD2_MIPI4_IMM_RLEN_2_MASK            (0x003F0000)

#define MMRF_BSI_MM_IMM_MD2_MIPI4_RW_LEN_2_MD2_MIPI4_IMM_WLEN_2_LSB             (0)
#define MMRF_BSI_MM_IMM_MD2_MIPI4_RW_LEN_2_MD2_MIPI4_IMM_WLEN_2_WIDTH           (5)
#define MMRF_BSI_MM_IMM_MD2_MIPI4_RW_LEN_2_MD2_MIPI4_IMM_WLEN_2_MASK            (0x0000001F)

#define MMRF_BSI_MM_IMM_MD2_MIPI4_STATUS_MD2_MIPI4_IMM_RDY_LSB                  (0)
#define MMRF_BSI_MM_IMM_MD2_MIPI4_STATUS_MD2_MIPI4_IMM_RDY_WIDTH                (1)
#define MMRF_BSI_MM_IMM_MD2_MIPI4_STATUS_MD2_MIPI4_IMM_RDY_MASK                 (0x00000001)
#define MMRF_BSI_MM_IMM_MD2_MIPI4_STATUS_MD2_MIPI4_IMM_RDY_BIT                  (0x00000001)

#define MMRF_BSI_MM_IMM_MD2_MIPI4_RDAT_L_MD2_MIPI4_IMM_RDAT_L_LSB               (0)
#define MMRF_BSI_MM_IMM_MD2_MIPI4_RDAT_L_MD2_MIPI4_IMM_RDAT_L_WIDTH             (32)
#define MMRF_BSI_MM_IMM_MD2_MIPI4_RDAT_L_MD2_MIPI4_IMM_RDAT_L_MASK              (0xFFFFFFFF)

#define MMRF_BSI_MM_IMM_MD2_MIPI4_RDAT_H_MD2_MIPI4_IMM_RDAT_H_LSB               (0)
#define MMRF_BSI_MM_IMM_MD2_MIPI4_RDAT_H_MD2_MIPI4_IMM_RDAT_H_WIDTH             (4)
#define MMRF_BSI_MM_IMM_MD2_MIPI4_RDAT_H_MD2_MIPI4_IMM_RDAT_H_MASK              (0x0000000F)

#define MMRF_BSI_MM_IMM_MD2_PMIC_CONF_MD2_PMIC_IMM_CS_LSB                       (3)
#define MMRF_BSI_MM_IMM_MD2_PMIC_CONF_MD2_PMIC_IMM_CS_WIDTH                     (1)
#define MMRF_BSI_MM_IMM_MD2_PMIC_CONF_MD2_PMIC_IMM_CS_MASK                      (0x00000008)
#define MMRF_BSI_MM_IMM_MD2_PMIC_CONF_MD2_PMIC_IMM_CS_BIT                       (0x00000008)

#define MMRF_BSI_MM_IMM_MD2_PMIC_CONF_MD2_PMIC_IMM_MIPI_EXTEND_LSB              (2)
#define MMRF_BSI_MM_IMM_MD2_PMIC_CONF_MD2_PMIC_IMM_MIPI_EXTEND_WIDTH            (1)
#define MMRF_BSI_MM_IMM_MD2_PMIC_CONF_MD2_PMIC_IMM_MIPI_EXTEND_MASK             (0x00000004)
#define MMRF_BSI_MM_IMM_MD2_PMIC_CONF_MD2_PMIC_IMM_MIPI_EXTEND_BIT              (0x00000004)

#define MMRF_BSI_MM_IMM_MD2_PMIC_CONF_MD2_PMIC_IMM_READ_STATE_LSB               (1)
#define MMRF_BSI_MM_IMM_MD2_PMIC_CONF_MD2_PMIC_IMM_READ_STATE_WIDTH             (1)
#define MMRF_BSI_MM_IMM_MD2_PMIC_CONF_MD2_PMIC_IMM_READ_STATE_MASK              (0x00000002)
#define MMRF_BSI_MM_IMM_MD2_PMIC_CONF_MD2_PMIC_IMM_READ_STATE_BIT               (0x00000002)

#define MMRF_BSI_MM_IMM_MD2_PMIC_CONF_MD2_PMIC_IMM_TRIG_LSB                     (0)
#define MMRF_BSI_MM_IMM_MD2_PMIC_CONF_MD2_PMIC_IMM_TRIG_WIDTH                   (1)
#define MMRF_BSI_MM_IMM_MD2_PMIC_CONF_MD2_PMIC_IMM_TRIG_MASK                    (0x00000001)
#define MMRF_BSI_MM_IMM_MD2_PMIC_CONF_MD2_PMIC_IMM_TRIG_BIT                     (0x00000001)

#define MMRF_BSI_MM_IMM_MD2_PMIC_WDATA_1_MD2_PMIC_IMM_WDATA_1_LSB               (0)
#define MMRF_BSI_MM_IMM_MD2_PMIC_WDATA_1_MD2_PMIC_IMM_WDATA_1_WIDTH             (32)
#define MMRF_BSI_MM_IMM_MD2_PMIC_WDATA_1_MD2_PMIC_IMM_WDATA_1_MASK              (0xFFFFFFFF)

#define MMRF_BSI_MM_IMM_MD2_PMIC_STATUS_MD2_PMIC_IMM_RDY_LSB                    (0)
#define MMRF_BSI_MM_IMM_MD2_PMIC_STATUS_MD2_PMIC_IMM_RDY_WIDTH                  (1)
#define MMRF_BSI_MM_IMM_MD2_PMIC_STATUS_MD2_PMIC_IMM_RDY_MASK                   (0x00000001)
#define MMRF_BSI_MM_IMM_MD2_PMIC_STATUS_MD2_PMIC_IMM_RDY_BIT                    (0x00000001)

#define MMRF_BSI_MM_IMM_MD2_PMIC_RDAT_L_MD2_PMIC_IMM_RDAT_L_LSB                 (0)
#define MMRF_BSI_MM_IMM_MD2_PMIC_RDAT_L_MD2_PMIC_IMM_RDAT_L_WIDTH               (32)
#define MMRF_BSI_MM_IMM_MD2_PMIC_RDAT_L_MD2_PMIC_IMM_RDAT_L_MASK                (0xFFFFFFFF)

#define MMRF_BSI_MM_IMM_MD2_PMIC_RDAT_H_MD2_PMIC_IMM_RDAT_H_LSB                 (0)
#define MMRF_BSI_MM_IMM_MD2_PMIC_RDAT_H_MD2_PMIC_IMM_RDAT_H_WIDTH               (4)
#define MMRF_BSI_MM_IMM_MD2_PMIC_RDAT_H_MD2_PMIC_IMM_RDAT_H_MASK                (0x0000000F)

#define MMRF_BSI_MM_IMM_MD3_RFIC1_CONF_MD3_RFIC1_IMM_CS_LSB                     (3)
#define MMRF_BSI_MM_IMM_MD3_RFIC1_CONF_MD3_RFIC1_IMM_CS_WIDTH                   (1)
#define MMRF_BSI_MM_IMM_MD3_RFIC1_CONF_MD3_RFIC1_IMM_CS_MASK                    (0x00000008)
#define MMRF_BSI_MM_IMM_MD3_RFIC1_CONF_MD3_RFIC1_IMM_CS_BIT                     (0x00000008)

#define MMRF_BSI_MM_IMM_MD3_RFIC1_CONF_MD3_RFIC1_IMM_MIPI_EXTEND_LSB            (2)
#define MMRF_BSI_MM_IMM_MD3_RFIC1_CONF_MD3_RFIC1_IMM_MIPI_EXTEND_WIDTH          (1)
#define MMRF_BSI_MM_IMM_MD3_RFIC1_CONF_MD3_RFIC1_IMM_MIPI_EXTEND_MASK           (0x00000004)
#define MMRF_BSI_MM_IMM_MD3_RFIC1_CONF_MD3_RFIC1_IMM_MIPI_EXTEND_BIT            (0x00000004)

#define MMRF_BSI_MM_IMM_MD3_RFIC1_CONF_MD3_RFIC1_IMM_READ_STATE_LSB             (1)
#define MMRF_BSI_MM_IMM_MD3_RFIC1_CONF_MD3_RFIC1_IMM_READ_STATE_WIDTH           (1)
#define MMRF_BSI_MM_IMM_MD3_RFIC1_CONF_MD3_RFIC1_IMM_READ_STATE_MASK            (0x00000002)
#define MMRF_BSI_MM_IMM_MD3_RFIC1_CONF_MD3_RFIC1_IMM_READ_STATE_BIT             (0x00000002)

#define MMRF_BSI_MM_IMM_MD3_RFIC1_CONF_MD3_RFIC1_IMM_TRIG_LSB                   (0)
#define MMRF_BSI_MM_IMM_MD3_RFIC1_CONF_MD3_RFIC1_IMM_TRIG_WIDTH                 (1)
#define MMRF_BSI_MM_IMM_MD3_RFIC1_CONF_MD3_RFIC1_IMM_TRIG_MASK                  (0x00000001)
#define MMRF_BSI_MM_IMM_MD3_RFIC1_CONF_MD3_RFIC1_IMM_TRIG_BIT                   (0x00000001)

#define MMRF_BSI_MM_IMM_MD3_RFIC1_WDATA_1_MD3_RFIC1_IMM_WDATA_1_LSB             (0)
#define MMRF_BSI_MM_IMM_MD3_RFIC1_WDATA_1_MD3_RFIC1_IMM_WDATA_1_WIDTH           (32)
#define MMRF_BSI_MM_IMM_MD3_RFIC1_WDATA_1_MD3_RFIC1_IMM_WDATA_1_MASK            (0xFFFFFFFF)

#define MMRF_BSI_MM_IMM_MD3_RFIC1_STATUS_MD3_RFIC1_IMM_RDY_LSB                  (0)
#define MMRF_BSI_MM_IMM_MD3_RFIC1_STATUS_MD3_RFIC1_IMM_RDY_WIDTH                (1)
#define MMRF_BSI_MM_IMM_MD3_RFIC1_STATUS_MD3_RFIC1_IMM_RDY_MASK                 (0x00000001)
#define MMRF_BSI_MM_IMM_MD3_RFIC1_STATUS_MD3_RFIC1_IMM_RDY_BIT                  (0x00000001)

#define MMRF_BSI_MM_IMM_MD3_RFIC1_RDAT_L_MD3_RFIC1_IMM_RDAT_L_LSB               (0)
#define MMRF_BSI_MM_IMM_MD3_RFIC1_RDAT_L_MD3_RFIC1_IMM_RDAT_L_WIDTH             (32)
#define MMRF_BSI_MM_IMM_MD3_RFIC1_RDAT_L_MD3_RFIC1_IMM_RDAT_L_MASK              (0xFFFFFFFF)

#define MMRF_BSI_MM_IMM_MD3_RFIC1_RDAT_H_MD3_RFIC1_IMM_RDAT_H_LSB               (0)
#define MMRF_BSI_MM_IMM_MD3_RFIC1_RDAT_H_MD3_RFIC1_IMM_RDAT_H_WIDTH             (4)
#define MMRF_BSI_MM_IMM_MD3_RFIC1_RDAT_H_MD3_RFIC1_IMM_RDAT_H_MASK              (0x0000000F)

#define MMRF_BSI_MM_IMM_MD3_RFIC2_CONF_MD3_RFIC2_IMM_CS_LSB                     (3)
#define MMRF_BSI_MM_IMM_MD3_RFIC2_CONF_MD3_RFIC2_IMM_CS_WIDTH                   (1)
#define MMRF_BSI_MM_IMM_MD3_RFIC2_CONF_MD3_RFIC2_IMM_CS_MASK                    (0x00000008)
#define MMRF_BSI_MM_IMM_MD3_RFIC2_CONF_MD3_RFIC2_IMM_CS_BIT                     (0x00000008)

#define MMRF_BSI_MM_IMM_MD3_RFIC2_CONF_MD3_RFIC2_IMM_MIPI_EXTEND_LSB            (2)
#define MMRF_BSI_MM_IMM_MD3_RFIC2_CONF_MD3_RFIC2_IMM_MIPI_EXTEND_WIDTH          (1)
#define MMRF_BSI_MM_IMM_MD3_RFIC2_CONF_MD3_RFIC2_IMM_MIPI_EXTEND_MASK           (0x00000004)
#define MMRF_BSI_MM_IMM_MD3_RFIC2_CONF_MD3_RFIC2_IMM_MIPI_EXTEND_BIT            (0x00000004)

#define MMRF_BSI_MM_IMM_MD3_RFIC2_CONF_MD3_RFIC2_IMM_READ_STATE_LSB             (1)
#define MMRF_BSI_MM_IMM_MD3_RFIC2_CONF_MD3_RFIC2_IMM_READ_STATE_WIDTH           (1)
#define MMRF_BSI_MM_IMM_MD3_RFIC2_CONF_MD3_RFIC2_IMM_READ_STATE_MASK            (0x00000002)
#define MMRF_BSI_MM_IMM_MD3_RFIC2_CONF_MD3_RFIC2_IMM_READ_STATE_BIT             (0x00000002)

#define MMRF_BSI_MM_IMM_MD3_RFIC2_CONF_MD3_RFIC2_IMM_TRIG_LSB                   (0)
#define MMRF_BSI_MM_IMM_MD3_RFIC2_CONF_MD3_RFIC2_IMM_TRIG_WIDTH                 (1)
#define MMRF_BSI_MM_IMM_MD3_RFIC2_CONF_MD3_RFIC2_IMM_TRIG_MASK                  (0x00000001)
#define MMRF_BSI_MM_IMM_MD3_RFIC2_CONF_MD3_RFIC2_IMM_TRIG_BIT                   (0x00000001)

#define MMRF_BSI_MM_IMM_MD3_RFIC2_WDATA_1_MD3_RFIC2_IMM_WDATA_1_LSB             (0)
#define MMRF_BSI_MM_IMM_MD3_RFIC2_WDATA_1_MD3_RFIC2_IMM_WDATA_1_WIDTH           (32)
#define MMRF_BSI_MM_IMM_MD3_RFIC2_WDATA_1_MD3_RFIC2_IMM_WDATA_1_MASK            (0xFFFFFFFF)

#define MMRF_BSI_MM_IMM_MD3_RFIC2_STATUS_MD3_RFIC2_IMM_RDY_LSB                  (0)
#define MMRF_BSI_MM_IMM_MD3_RFIC2_STATUS_MD3_RFIC2_IMM_RDY_WIDTH                (1)
#define MMRF_BSI_MM_IMM_MD3_RFIC2_STATUS_MD3_RFIC2_IMM_RDY_MASK                 (0x00000001)
#define MMRF_BSI_MM_IMM_MD3_RFIC2_STATUS_MD3_RFIC2_IMM_RDY_BIT                  (0x00000001)

#define MMRF_BSI_MM_IMM_MD3_RFIC2_RDAT_L_MD3_RFIC2_IMM_RDAT_L_LSB               (0)
#define MMRF_BSI_MM_IMM_MD3_RFIC2_RDAT_L_MD3_RFIC2_IMM_RDAT_L_WIDTH             (32)
#define MMRF_BSI_MM_IMM_MD3_RFIC2_RDAT_L_MD3_RFIC2_IMM_RDAT_L_MASK              (0xFFFFFFFF)

#define MMRF_BSI_MM_IMM_MD3_RFIC2_RDAT_H_MD3_RFIC2_IMM_RDAT_H_LSB               (0)
#define MMRF_BSI_MM_IMM_MD3_RFIC2_RDAT_H_MD3_RFIC2_IMM_RDAT_H_WIDTH             (4)
#define MMRF_BSI_MM_IMM_MD3_RFIC2_RDAT_H_MD3_RFIC2_IMM_RDAT_H_MASK              (0x0000000F)

#define MMRF_BSI_MM_IMM_MD3_MIPI0_CONF_MD3_MIPI0_IMM_CS_LSB                     (3)
#define MMRF_BSI_MM_IMM_MD3_MIPI0_CONF_MD3_MIPI0_IMM_CS_WIDTH                   (1)
#define MMRF_BSI_MM_IMM_MD3_MIPI0_CONF_MD3_MIPI0_IMM_CS_MASK                    (0x00000008)
#define MMRF_BSI_MM_IMM_MD3_MIPI0_CONF_MD3_MIPI0_IMM_CS_BIT                     (0x00000008)

#define MMRF_BSI_MM_IMM_MD3_MIPI0_CONF_MD3_MIPI0_IMM_MIPI_EXTEND_LSB            (2)
#define MMRF_BSI_MM_IMM_MD3_MIPI0_CONF_MD3_MIPI0_IMM_MIPI_EXTEND_WIDTH          (1)
#define MMRF_BSI_MM_IMM_MD3_MIPI0_CONF_MD3_MIPI0_IMM_MIPI_EXTEND_MASK           (0x00000004)
#define MMRF_BSI_MM_IMM_MD3_MIPI0_CONF_MD3_MIPI0_IMM_MIPI_EXTEND_BIT            (0x00000004)

#define MMRF_BSI_MM_IMM_MD3_MIPI0_CONF_MD3_MIPI0_IMM_READ_STATE_LSB             (1)
#define MMRF_BSI_MM_IMM_MD3_MIPI0_CONF_MD3_MIPI0_IMM_READ_STATE_WIDTH           (1)
#define MMRF_BSI_MM_IMM_MD3_MIPI0_CONF_MD3_MIPI0_IMM_READ_STATE_MASK            (0x00000002)
#define MMRF_BSI_MM_IMM_MD3_MIPI0_CONF_MD3_MIPI0_IMM_READ_STATE_BIT             (0x00000002)

#define MMRF_BSI_MM_IMM_MD3_MIPI0_CONF_MD3_MIPI0_IMM_TRIG_LSB                   (0)
#define MMRF_BSI_MM_IMM_MD3_MIPI0_CONF_MD3_MIPI0_IMM_TRIG_WIDTH                 (1)
#define MMRF_BSI_MM_IMM_MD3_MIPI0_CONF_MD3_MIPI0_IMM_TRIG_MASK                  (0x00000001)
#define MMRF_BSI_MM_IMM_MD3_MIPI0_CONF_MD3_MIPI0_IMM_TRIG_BIT                   (0x00000001)

#define MMRF_BSI_MM_IMM_MD3_MIPI0_WDATA_1_MD3_MIPI0_IMM_WDATA_1_LSB             (0)
#define MMRF_BSI_MM_IMM_MD3_MIPI0_WDATA_1_MD3_MIPI0_IMM_WDATA_1_WIDTH           (32)
#define MMRF_BSI_MM_IMM_MD3_MIPI0_WDATA_1_MD3_MIPI0_IMM_WDATA_1_MASK            (0xFFFFFFFF)

#define MMRF_BSI_MM_IMM_MD3_MIPI0_RW_LEN_1_MD3_MIPI0_IMM_LOCK_1_LSB             (31)
#define MMRF_BSI_MM_IMM_MD3_MIPI0_RW_LEN_1_MD3_MIPI0_IMM_LOCK_1_WIDTH           (1)
#define MMRF_BSI_MM_IMM_MD3_MIPI0_RW_LEN_1_MD3_MIPI0_IMM_LOCK_1_MASK            (0x80000000)
#define MMRF_BSI_MM_IMM_MD3_MIPI0_RW_LEN_1_MD3_MIPI0_IMM_LOCK_1_BIT             (0x80000000)

#define MMRF_BSI_MM_IMM_MD3_MIPI0_RW_LEN_1_MD3_MIPI0_IMM_RLEN_1_LSB             (16)
#define MMRF_BSI_MM_IMM_MD3_MIPI0_RW_LEN_1_MD3_MIPI0_IMM_RLEN_1_WIDTH           (6)
#define MMRF_BSI_MM_IMM_MD3_MIPI0_RW_LEN_1_MD3_MIPI0_IMM_RLEN_1_MASK            (0x003F0000)

#define MMRF_BSI_MM_IMM_MD3_MIPI0_RW_LEN_1_MD3_MIPI0_IMM_WLEN_1_LSB             (0)
#define MMRF_BSI_MM_IMM_MD3_MIPI0_RW_LEN_1_MD3_MIPI0_IMM_WLEN_1_WIDTH           (5)
#define MMRF_BSI_MM_IMM_MD3_MIPI0_RW_LEN_1_MD3_MIPI0_IMM_WLEN_1_MASK            (0x0000001F)

#define MMRF_BSI_MM_IMM_MD3_MIPI0_WDATA_2_MD3_MIPI0_IMM_WDATA_2_LSB             (0)
#define MMRF_BSI_MM_IMM_MD3_MIPI0_WDATA_2_MD3_MIPI0_IMM_WDATA_2_WIDTH           (32)
#define MMRF_BSI_MM_IMM_MD3_MIPI0_WDATA_2_MD3_MIPI0_IMM_WDATA_2_MASK            (0xFFFFFFFF)

#define MMRF_BSI_MM_IMM_MD3_MIPI0_RW_LEN_2_MD3_MIPI0_IMM_RLEN_2_LSB             (16)
#define MMRF_BSI_MM_IMM_MD3_MIPI0_RW_LEN_2_MD3_MIPI0_IMM_RLEN_2_WIDTH           (6)
#define MMRF_BSI_MM_IMM_MD3_MIPI0_RW_LEN_2_MD3_MIPI0_IMM_RLEN_2_MASK            (0x003F0000)

#define MMRF_BSI_MM_IMM_MD3_MIPI0_RW_LEN_2_MD3_MIPI0_IMM_WLEN_2_LSB             (0)
#define MMRF_BSI_MM_IMM_MD3_MIPI0_RW_LEN_2_MD3_MIPI0_IMM_WLEN_2_WIDTH           (5)
#define MMRF_BSI_MM_IMM_MD3_MIPI0_RW_LEN_2_MD3_MIPI0_IMM_WLEN_2_MASK            (0x0000001F)

#define MMRF_BSI_MM_IMM_MD3_MIPI0_STATUS_MD3_MIPI0_IMM_RDY_LSB                  (0)
#define MMRF_BSI_MM_IMM_MD3_MIPI0_STATUS_MD3_MIPI0_IMM_RDY_WIDTH                (1)
#define MMRF_BSI_MM_IMM_MD3_MIPI0_STATUS_MD3_MIPI0_IMM_RDY_MASK                 (0x00000001)
#define MMRF_BSI_MM_IMM_MD3_MIPI0_STATUS_MD3_MIPI0_IMM_RDY_BIT                  (0x00000001)

#define MMRF_BSI_MM_IMM_MD3_MIPI0_RDAT_L_MD3_MIPI0_IMM_RDAT_L_LSB               (0)
#define MMRF_BSI_MM_IMM_MD3_MIPI0_RDAT_L_MD3_MIPI0_IMM_RDAT_L_WIDTH             (32)
#define MMRF_BSI_MM_IMM_MD3_MIPI0_RDAT_L_MD3_MIPI0_IMM_RDAT_L_MASK              (0xFFFFFFFF)

#define MMRF_BSI_MM_IMM_MD3_MIPI0_RDAT_H_MD3_MIPI0_IMM_RDAT_H_LSB               (0)
#define MMRF_BSI_MM_IMM_MD3_MIPI0_RDAT_H_MD3_MIPI0_IMM_RDAT_H_WIDTH             (4)
#define MMRF_BSI_MM_IMM_MD3_MIPI0_RDAT_H_MD3_MIPI0_IMM_RDAT_H_MASK              (0x0000000F)

#define MMRF_BSI_MM_IMM_MD3_MIPI1_CONF_MD3_MIPI1_IMM_CS_LSB                     (3)
#define MMRF_BSI_MM_IMM_MD3_MIPI1_CONF_MD3_MIPI1_IMM_CS_WIDTH                   (1)
#define MMRF_BSI_MM_IMM_MD3_MIPI1_CONF_MD3_MIPI1_IMM_CS_MASK                    (0x00000008)
#define MMRF_BSI_MM_IMM_MD3_MIPI1_CONF_MD3_MIPI1_IMM_CS_BIT                     (0x00000008)

#define MMRF_BSI_MM_IMM_MD3_MIPI1_CONF_MD3_MIPI1_IMM_MIPI_EXTEND_LSB            (2)
#define MMRF_BSI_MM_IMM_MD3_MIPI1_CONF_MD3_MIPI1_IMM_MIPI_EXTEND_WIDTH          (1)
#define MMRF_BSI_MM_IMM_MD3_MIPI1_CONF_MD3_MIPI1_IMM_MIPI_EXTEND_MASK           (0x00000004)
#define MMRF_BSI_MM_IMM_MD3_MIPI1_CONF_MD3_MIPI1_IMM_MIPI_EXTEND_BIT            (0x00000004)

#define MMRF_BSI_MM_IMM_MD3_MIPI1_CONF_MD3_MIPI1_IMM_READ_STATE_LSB             (1)
#define MMRF_BSI_MM_IMM_MD3_MIPI1_CONF_MD3_MIPI1_IMM_READ_STATE_WIDTH           (1)
#define MMRF_BSI_MM_IMM_MD3_MIPI1_CONF_MD3_MIPI1_IMM_READ_STATE_MASK            (0x00000002)
#define MMRF_BSI_MM_IMM_MD3_MIPI1_CONF_MD3_MIPI1_IMM_READ_STATE_BIT             (0x00000002)

#define MMRF_BSI_MM_IMM_MD3_MIPI1_CONF_MD3_MIPI1_IMM_TRIG_LSB                   (0)
#define MMRF_BSI_MM_IMM_MD3_MIPI1_CONF_MD3_MIPI1_IMM_TRIG_WIDTH                 (1)
#define MMRF_BSI_MM_IMM_MD3_MIPI1_CONF_MD3_MIPI1_IMM_TRIG_MASK                  (0x00000001)
#define MMRF_BSI_MM_IMM_MD3_MIPI1_CONF_MD3_MIPI1_IMM_TRIG_BIT                   (0x00000001)

#define MMRF_BSI_MM_IMM_MD3_MIPI1_WDATA_1_MD3_MIPI1_IMM_WDATA_1_LSB             (0)
#define MMRF_BSI_MM_IMM_MD3_MIPI1_WDATA_1_MD3_MIPI1_IMM_WDATA_1_WIDTH           (32)
#define MMRF_BSI_MM_IMM_MD3_MIPI1_WDATA_1_MD3_MIPI1_IMM_WDATA_1_MASK            (0xFFFFFFFF)

#define MMRF_BSI_MM_IMM_MD3_MIPI1_RW_LEN_1_MD3_MIPI1_IMM_LOCK_1_LSB             (31)
#define MMRF_BSI_MM_IMM_MD3_MIPI1_RW_LEN_1_MD3_MIPI1_IMM_LOCK_1_WIDTH           (1)
#define MMRF_BSI_MM_IMM_MD3_MIPI1_RW_LEN_1_MD3_MIPI1_IMM_LOCK_1_MASK            (0x80000000)
#define MMRF_BSI_MM_IMM_MD3_MIPI1_RW_LEN_1_MD3_MIPI1_IMM_LOCK_1_BIT             (0x80000000)

#define MMRF_BSI_MM_IMM_MD3_MIPI1_RW_LEN_1_MD3_MIPI1_IMM_RLEN_1_LSB             (16)
#define MMRF_BSI_MM_IMM_MD3_MIPI1_RW_LEN_1_MD3_MIPI1_IMM_RLEN_1_WIDTH           (6)
#define MMRF_BSI_MM_IMM_MD3_MIPI1_RW_LEN_1_MD3_MIPI1_IMM_RLEN_1_MASK            (0x003F0000)

#define MMRF_BSI_MM_IMM_MD3_MIPI1_RW_LEN_1_MD3_MIPI1_IMM_WLEN_1_LSB             (0)
#define MMRF_BSI_MM_IMM_MD3_MIPI1_RW_LEN_1_MD3_MIPI1_IMM_WLEN_1_WIDTH           (5)
#define MMRF_BSI_MM_IMM_MD3_MIPI1_RW_LEN_1_MD3_MIPI1_IMM_WLEN_1_MASK            (0x0000001F)

#define MMRF_BSI_MM_IMM_MD3_MIPI1_WDATA_2_MD3_MIPI1_IMM_WDATA_2_LSB             (0)
#define MMRF_BSI_MM_IMM_MD3_MIPI1_WDATA_2_MD3_MIPI1_IMM_WDATA_2_WIDTH           (32)
#define MMRF_BSI_MM_IMM_MD3_MIPI1_WDATA_2_MD3_MIPI1_IMM_WDATA_2_MASK            (0xFFFFFFFF)

#define MMRF_BSI_MM_IMM_MD3_MIPI1_RW_LEN_2_MD3_MIPI1_IMM_RLEN_2_LSB             (16)
#define MMRF_BSI_MM_IMM_MD3_MIPI1_RW_LEN_2_MD3_MIPI1_IMM_RLEN_2_WIDTH           (6)
#define MMRF_BSI_MM_IMM_MD3_MIPI1_RW_LEN_2_MD3_MIPI1_IMM_RLEN_2_MASK            (0x003F0000)

#define MMRF_BSI_MM_IMM_MD3_MIPI1_RW_LEN_2_MD3_MIPI1_IMM_WLEN_2_LSB             (0)
#define MMRF_BSI_MM_IMM_MD3_MIPI1_RW_LEN_2_MD3_MIPI1_IMM_WLEN_2_WIDTH           (5)
#define MMRF_BSI_MM_IMM_MD3_MIPI1_RW_LEN_2_MD3_MIPI1_IMM_WLEN_2_MASK            (0x0000001F)

#define MMRF_BSI_MM_IMM_MD3_MIPI1_STATUS_MD3_MIPI1_IMM_RDY_LSB                  (0)
#define MMRF_BSI_MM_IMM_MD3_MIPI1_STATUS_MD3_MIPI1_IMM_RDY_WIDTH                (1)
#define MMRF_BSI_MM_IMM_MD3_MIPI1_STATUS_MD3_MIPI1_IMM_RDY_MASK                 (0x00000001)
#define MMRF_BSI_MM_IMM_MD3_MIPI1_STATUS_MD3_MIPI1_IMM_RDY_BIT                  (0x00000001)

#define MMRF_BSI_MM_IMM_MD3_MIPI1_RDAT_L_MD3_MIPI1_IMM_RDAT_L_LSB               (0)
#define MMRF_BSI_MM_IMM_MD3_MIPI1_RDAT_L_MD3_MIPI1_IMM_RDAT_L_WIDTH             (32)
#define MMRF_BSI_MM_IMM_MD3_MIPI1_RDAT_L_MD3_MIPI1_IMM_RDAT_L_MASK              (0xFFFFFFFF)

#define MMRF_BSI_MM_IMM_MD3_MIPI1_RDAT_H_MD3_MIPI1_IMM_RDAT_H_LSB               (0)
#define MMRF_BSI_MM_IMM_MD3_MIPI1_RDAT_H_MD3_MIPI1_IMM_RDAT_H_WIDTH             (4)
#define MMRF_BSI_MM_IMM_MD3_MIPI1_RDAT_H_MD3_MIPI1_IMM_RDAT_H_MASK              (0x0000000F)

#define MMRF_BSI_MM_IMM_MD3_MIPI2_CONF_MD3_MIPI2_IMM_CS_LSB                     (3)
#define MMRF_BSI_MM_IMM_MD3_MIPI2_CONF_MD3_MIPI2_IMM_CS_WIDTH                   (1)
#define MMRF_BSI_MM_IMM_MD3_MIPI2_CONF_MD3_MIPI2_IMM_CS_MASK                    (0x00000008)
#define MMRF_BSI_MM_IMM_MD3_MIPI2_CONF_MD3_MIPI2_IMM_CS_BIT                     (0x00000008)

#define MMRF_BSI_MM_IMM_MD3_MIPI2_CONF_MD3_MIPI2_IMM_MIPI_EXTEND_LSB            (2)
#define MMRF_BSI_MM_IMM_MD3_MIPI2_CONF_MD3_MIPI2_IMM_MIPI_EXTEND_WIDTH          (1)
#define MMRF_BSI_MM_IMM_MD3_MIPI2_CONF_MD3_MIPI2_IMM_MIPI_EXTEND_MASK           (0x00000004)
#define MMRF_BSI_MM_IMM_MD3_MIPI2_CONF_MD3_MIPI2_IMM_MIPI_EXTEND_BIT            (0x00000004)

#define MMRF_BSI_MM_IMM_MD3_MIPI2_CONF_MD3_MIPI2_IMM_READ_STATE_LSB             (1)
#define MMRF_BSI_MM_IMM_MD3_MIPI2_CONF_MD3_MIPI2_IMM_READ_STATE_WIDTH           (1)
#define MMRF_BSI_MM_IMM_MD3_MIPI2_CONF_MD3_MIPI2_IMM_READ_STATE_MASK            (0x00000002)
#define MMRF_BSI_MM_IMM_MD3_MIPI2_CONF_MD3_MIPI2_IMM_READ_STATE_BIT             (0x00000002)

#define MMRF_BSI_MM_IMM_MD3_MIPI2_CONF_MD3_MIPI2_IMM_TRIG_LSB                   (0)
#define MMRF_BSI_MM_IMM_MD3_MIPI2_CONF_MD3_MIPI2_IMM_TRIG_WIDTH                 (1)
#define MMRF_BSI_MM_IMM_MD3_MIPI2_CONF_MD3_MIPI2_IMM_TRIG_MASK                  (0x00000001)
#define MMRF_BSI_MM_IMM_MD3_MIPI2_CONF_MD3_MIPI2_IMM_TRIG_BIT                   (0x00000001)

#define MMRF_BSI_MM_IMM_MD3_MIPI2_WDATA_1_MD3_MIPI2_IMM_WDATA_1_LSB             (0)
#define MMRF_BSI_MM_IMM_MD3_MIPI2_WDATA_1_MD3_MIPI2_IMM_WDATA_1_WIDTH           (32)
#define MMRF_BSI_MM_IMM_MD3_MIPI2_WDATA_1_MD3_MIPI2_IMM_WDATA_1_MASK            (0xFFFFFFFF)

#define MMRF_BSI_MM_IMM_MD3_MIPI2_RW_LEN_1_MD3_MIPI2_IMM_LOCK_1_LSB             (31)
#define MMRF_BSI_MM_IMM_MD3_MIPI2_RW_LEN_1_MD3_MIPI2_IMM_LOCK_1_WIDTH           (1)
#define MMRF_BSI_MM_IMM_MD3_MIPI2_RW_LEN_1_MD3_MIPI2_IMM_LOCK_1_MASK            (0x80000000)
#define MMRF_BSI_MM_IMM_MD3_MIPI2_RW_LEN_1_MD3_MIPI2_IMM_LOCK_1_BIT             (0x80000000)

#define MMRF_BSI_MM_IMM_MD3_MIPI2_RW_LEN_1_MD3_MIPI2_IMM_RLEN_1_LSB             (16)
#define MMRF_BSI_MM_IMM_MD3_MIPI2_RW_LEN_1_MD3_MIPI2_IMM_RLEN_1_WIDTH           (6)
#define MMRF_BSI_MM_IMM_MD3_MIPI2_RW_LEN_1_MD3_MIPI2_IMM_RLEN_1_MASK            (0x003F0000)

#define MMRF_BSI_MM_IMM_MD3_MIPI2_RW_LEN_1_MD3_MIPI2_IMM_WLEN_1_LSB             (0)
#define MMRF_BSI_MM_IMM_MD3_MIPI2_RW_LEN_1_MD3_MIPI2_IMM_WLEN_1_WIDTH           (5)
#define MMRF_BSI_MM_IMM_MD3_MIPI2_RW_LEN_1_MD3_MIPI2_IMM_WLEN_1_MASK            (0x0000001F)

#define MMRF_BSI_MM_IMM_MD3_MIPI2_WDATA_2_MD3_MIPI2_IMM_WDATA_2_LSB             (0)
#define MMRF_BSI_MM_IMM_MD3_MIPI2_WDATA_2_MD3_MIPI2_IMM_WDATA_2_WIDTH           (32)
#define MMRF_BSI_MM_IMM_MD3_MIPI2_WDATA_2_MD3_MIPI2_IMM_WDATA_2_MASK            (0xFFFFFFFF)

#define MMRF_BSI_MM_IMM_MD3_MIPI2_RW_LEN_2_MD3_MIPI2_IMM_RLEN_2_LSB             (16)
#define MMRF_BSI_MM_IMM_MD3_MIPI2_RW_LEN_2_MD3_MIPI2_IMM_RLEN_2_WIDTH           (6)
#define MMRF_BSI_MM_IMM_MD3_MIPI2_RW_LEN_2_MD3_MIPI2_IMM_RLEN_2_MASK            (0x003F0000)

#define MMRF_BSI_MM_IMM_MD3_MIPI2_RW_LEN_2_MD3_MIPI2_IMM_WLEN_2_LSB             (0)
#define MMRF_BSI_MM_IMM_MD3_MIPI2_RW_LEN_2_MD3_MIPI2_IMM_WLEN_2_WIDTH           (5)
#define MMRF_BSI_MM_IMM_MD3_MIPI2_RW_LEN_2_MD3_MIPI2_IMM_WLEN_2_MASK            (0x0000001F)

#define MMRF_BSI_MM_IMM_MD3_MIPI2_STATUS_MD3_MIPI2_IMM_RDY_LSB                  (0)
#define MMRF_BSI_MM_IMM_MD3_MIPI2_STATUS_MD3_MIPI2_IMM_RDY_WIDTH                (1)
#define MMRF_BSI_MM_IMM_MD3_MIPI2_STATUS_MD3_MIPI2_IMM_RDY_MASK                 (0x00000001)
#define MMRF_BSI_MM_IMM_MD3_MIPI2_STATUS_MD3_MIPI2_IMM_RDY_BIT                  (0x00000001)

#define MMRF_BSI_MM_IMM_MD3_MIPI2_RDAT_L_MD3_MIPI2_IMM_RDAT_L_LSB               (0)
#define MMRF_BSI_MM_IMM_MD3_MIPI2_RDAT_L_MD3_MIPI2_IMM_RDAT_L_WIDTH             (32)
#define MMRF_BSI_MM_IMM_MD3_MIPI2_RDAT_L_MD3_MIPI2_IMM_RDAT_L_MASK              (0xFFFFFFFF)

#define MMRF_BSI_MM_IMM_MD3_MIPI2_RDAT_H_MD3_MIPI2_IMM_RDAT_H_LSB               (0)
#define MMRF_BSI_MM_IMM_MD3_MIPI2_RDAT_H_MD3_MIPI2_IMM_RDAT_H_WIDTH             (4)
#define MMRF_BSI_MM_IMM_MD3_MIPI2_RDAT_H_MD3_MIPI2_IMM_RDAT_H_MASK              (0x0000000F)

#define MMRF_BSI_MM_IMM_MD3_MIPI3_CONF_MD3_MIPI3_IMM_CS_LSB                     (3)
#define MMRF_BSI_MM_IMM_MD3_MIPI3_CONF_MD3_MIPI3_IMM_CS_WIDTH                   (1)
#define MMRF_BSI_MM_IMM_MD3_MIPI3_CONF_MD3_MIPI3_IMM_CS_MASK                    (0x00000008)
#define MMRF_BSI_MM_IMM_MD3_MIPI3_CONF_MD3_MIPI3_IMM_CS_BIT                     (0x00000008)

#define MMRF_BSI_MM_IMM_MD3_MIPI3_CONF_MD3_MIPI3_IMM_MIPI_EXTEND_LSB            (2)
#define MMRF_BSI_MM_IMM_MD3_MIPI3_CONF_MD3_MIPI3_IMM_MIPI_EXTEND_WIDTH          (1)
#define MMRF_BSI_MM_IMM_MD3_MIPI3_CONF_MD3_MIPI3_IMM_MIPI_EXTEND_MASK           (0x00000004)
#define MMRF_BSI_MM_IMM_MD3_MIPI3_CONF_MD3_MIPI3_IMM_MIPI_EXTEND_BIT            (0x00000004)

#define MMRF_BSI_MM_IMM_MD3_MIPI3_CONF_MD3_MIPI3_IMM_READ_STATE_LSB             (1)
#define MMRF_BSI_MM_IMM_MD3_MIPI3_CONF_MD3_MIPI3_IMM_READ_STATE_WIDTH           (1)
#define MMRF_BSI_MM_IMM_MD3_MIPI3_CONF_MD3_MIPI3_IMM_READ_STATE_MASK            (0x00000002)
#define MMRF_BSI_MM_IMM_MD3_MIPI3_CONF_MD3_MIPI3_IMM_READ_STATE_BIT             (0x00000002)

#define MMRF_BSI_MM_IMM_MD3_MIPI3_CONF_MD3_MIPI3_IMM_TRIG_LSB                   (0)
#define MMRF_BSI_MM_IMM_MD3_MIPI3_CONF_MD3_MIPI3_IMM_TRIG_WIDTH                 (1)
#define MMRF_BSI_MM_IMM_MD3_MIPI3_CONF_MD3_MIPI3_IMM_TRIG_MASK                  (0x00000001)
#define MMRF_BSI_MM_IMM_MD3_MIPI3_CONF_MD3_MIPI3_IMM_TRIG_BIT                   (0x00000001)

#define MMRF_BSI_MM_IMM_MD3_MIPI3_WDATA_1_MD3_MIPI3_IMM_WDATA_1_LSB             (0)
#define MMRF_BSI_MM_IMM_MD3_MIPI3_WDATA_1_MD3_MIPI3_IMM_WDATA_1_WIDTH           (32)
#define MMRF_BSI_MM_IMM_MD3_MIPI3_WDATA_1_MD3_MIPI3_IMM_WDATA_1_MASK            (0xFFFFFFFF)

#define MMRF_BSI_MM_IMM_MD3_MIPI3_RW_LEN_1_MD3_MIPI3_IMM_LOCK_1_LSB             (31)
#define MMRF_BSI_MM_IMM_MD3_MIPI3_RW_LEN_1_MD3_MIPI3_IMM_LOCK_1_WIDTH           (1)
#define MMRF_BSI_MM_IMM_MD3_MIPI3_RW_LEN_1_MD3_MIPI3_IMM_LOCK_1_MASK            (0x80000000)
#define MMRF_BSI_MM_IMM_MD3_MIPI3_RW_LEN_1_MD3_MIPI3_IMM_LOCK_1_BIT             (0x80000000)

#define MMRF_BSI_MM_IMM_MD3_MIPI3_RW_LEN_1_MD3_MIPI3_IMM_RLEN_1_LSB             (16)
#define MMRF_BSI_MM_IMM_MD3_MIPI3_RW_LEN_1_MD3_MIPI3_IMM_RLEN_1_WIDTH           (6)
#define MMRF_BSI_MM_IMM_MD3_MIPI3_RW_LEN_1_MD3_MIPI3_IMM_RLEN_1_MASK            (0x003F0000)

#define MMRF_BSI_MM_IMM_MD3_MIPI3_RW_LEN_1_MD3_MIPI3_IMM_WLEN_1_LSB             (0)
#define MMRF_BSI_MM_IMM_MD3_MIPI3_RW_LEN_1_MD3_MIPI3_IMM_WLEN_1_WIDTH           (5)
#define MMRF_BSI_MM_IMM_MD3_MIPI3_RW_LEN_1_MD3_MIPI3_IMM_WLEN_1_MASK            (0x0000001F)

#define MMRF_BSI_MM_IMM_MD3_MIPI3_WDATA_2_MD3_MIPI3_IMM_WDATA_2_LSB             (0)
#define MMRF_BSI_MM_IMM_MD3_MIPI3_WDATA_2_MD3_MIPI3_IMM_WDATA_2_WIDTH           (32)
#define MMRF_BSI_MM_IMM_MD3_MIPI3_WDATA_2_MD3_MIPI3_IMM_WDATA_2_MASK            (0xFFFFFFFF)

#define MMRF_BSI_MM_IMM_MD3_MIPI3_RW_LEN_2_MD3_MIPI3_IMM_RLEN_2_LSB             (16)
#define MMRF_BSI_MM_IMM_MD3_MIPI3_RW_LEN_2_MD3_MIPI3_IMM_RLEN_2_WIDTH           (6)
#define MMRF_BSI_MM_IMM_MD3_MIPI3_RW_LEN_2_MD3_MIPI3_IMM_RLEN_2_MASK            (0x003F0000)

#define MMRF_BSI_MM_IMM_MD3_MIPI3_RW_LEN_2_MD3_MIPI3_IMM_WLEN_2_LSB             (0)
#define MMRF_BSI_MM_IMM_MD3_MIPI3_RW_LEN_2_MD3_MIPI3_IMM_WLEN_2_WIDTH           (5)
#define MMRF_BSI_MM_IMM_MD3_MIPI3_RW_LEN_2_MD3_MIPI3_IMM_WLEN_2_MASK            (0x0000001F)

#define MMRF_BSI_MM_IMM_MD3_MIPI3_STATUS_MD3_MIPI3_IMM_RDY_LSB                  (0)
#define MMRF_BSI_MM_IMM_MD3_MIPI3_STATUS_MD3_MIPI3_IMM_RDY_WIDTH                (1)
#define MMRF_BSI_MM_IMM_MD3_MIPI3_STATUS_MD3_MIPI3_IMM_RDY_MASK                 (0x00000001)
#define MMRF_BSI_MM_IMM_MD3_MIPI3_STATUS_MD3_MIPI3_IMM_RDY_BIT                  (0x00000001)

#define MMRF_BSI_MM_IMM_MD3_MIPI3_RDAT_L_MD3_MIPI3_IMM_RDAT_L_LSB               (0)
#define MMRF_BSI_MM_IMM_MD3_MIPI3_RDAT_L_MD3_MIPI3_IMM_RDAT_L_WIDTH             (32)
#define MMRF_BSI_MM_IMM_MD3_MIPI3_RDAT_L_MD3_MIPI3_IMM_RDAT_L_MASK              (0xFFFFFFFF)

#define MMRF_BSI_MM_IMM_MD3_MIPI3_RDAT_H_MD3_MIPI3_IMM_RDAT_H_LSB               (0)
#define MMRF_BSI_MM_IMM_MD3_MIPI3_RDAT_H_MD3_MIPI3_IMM_RDAT_H_WIDTH             (4)
#define MMRF_BSI_MM_IMM_MD3_MIPI3_RDAT_H_MD3_MIPI3_IMM_RDAT_H_MASK              (0x0000000F)

#define MMRF_BSI_MM_IMM_MD3_MIPI4_CONF_MD3_MIPI4_IMM_CS_LSB                     (3)
#define MMRF_BSI_MM_IMM_MD3_MIPI4_CONF_MD3_MIPI4_IMM_CS_WIDTH                   (1)
#define MMRF_BSI_MM_IMM_MD3_MIPI4_CONF_MD3_MIPI4_IMM_CS_MASK                    (0x00000008)
#define MMRF_BSI_MM_IMM_MD3_MIPI4_CONF_MD3_MIPI4_IMM_CS_BIT                     (0x00000008)

#define MMRF_BSI_MM_IMM_MD3_MIPI4_CONF_MD3_MIPI4_IMM_MIPI_EXTEND_LSB            (2)
#define MMRF_BSI_MM_IMM_MD3_MIPI4_CONF_MD3_MIPI4_IMM_MIPI_EXTEND_WIDTH          (1)
#define MMRF_BSI_MM_IMM_MD3_MIPI4_CONF_MD3_MIPI4_IMM_MIPI_EXTEND_MASK           (0x00000004)
#define MMRF_BSI_MM_IMM_MD3_MIPI4_CONF_MD3_MIPI4_IMM_MIPI_EXTEND_BIT            (0x00000004)

#define MMRF_BSI_MM_IMM_MD3_MIPI4_CONF_MD3_MIPI4_IMM_READ_STATE_LSB             (1)
#define MMRF_BSI_MM_IMM_MD3_MIPI4_CONF_MD3_MIPI4_IMM_READ_STATE_WIDTH           (1)
#define MMRF_BSI_MM_IMM_MD3_MIPI4_CONF_MD3_MIPI4_IMM_READ_STATE_MASK            (0x00000002)
#define MMRF_BSI_MM_IMM_MD3_MIPI4_CONF_MD3_MIPI4_IMM_READ_STATE_BIT             (0x00000002)

#define MMRF_BSI_MM_IMM_MD3_MIPI4_CONF_MD3_MIPI4_IMM_TRIG_LSB                   (0)
#define MMRF_BSI_MM_IMM_MD3_MIPI4_CONF_MD3_MIPI4_IMM_TRIG_WIDTH                 (1)
#define MMRF_BSI_MM_IMM_MD3_MIPI4_CONF_MD3_MIPI4_IMM_TRIG_MASK                  (0x00000001)
#define MMRF_BSI_MM_IMM_MD3_MIPI4_CONF_MD3_MIPI4_IMM_TRIG_BIT                   (0x00000001)

#define MMRF_BSI_MM_IMM_MD3_MIPI4_WDATA_1_MD3_MIPI4_IMM_WDATA_1_LSB             (0)
#define MMRF_BSI_MM_IMM_MD3_MIPI4_WDATA_1_MD3_MIPI4_IMM_WDATA_1_WIDTH           (32)
#define MMRF_BSI_MM_IMM_MD3_MIPI4_WDATA_1_MD3_MIPI4_IMM_WDATA_1_MASK            (0xFFFFFFFF)

#define MMRF_BSI_MM_IMM_MD3_MIPI4_RW_LEN_1_MD3_MIPI4_IMM_LOCK_1_LSB             (31)
#define MMRF_BSI_MM_IMM_MD3_MIPI4_RW_LEN_1_MD3_MIPI4_IMM_LOCK_1_WIDTH           (1)
#define MMRF_BSI_MM_IMM_MD3_MIPI4_RW_LEN_1_MD3_MIPI4_IMM_LOCK_1_MASK            (0x80000000)
#define MMRF_BSI_MM_IMM_MD3_MIPI4_RW_LEN_1_MD3_MIPI4_IMM_LOCK_1_BIT             (0x80000000)

#define MMRF_BSI_MM_IMM_MD3_MIPI4_RW_LEN_1_MD3_MIPI4_IMM_RLEN_1_LSB             (16)
#define MMRF_BSI_MM_IMM_MD3_MIPI4_RW_LEN_1_MD3_MIPI4_IMM_RLEN_1_WIDTH           (6)
#define MMRF_BSI_MM_IMM_MD3_MIPI4_RW_LEN_1_MD3_MIPI4_IMM_RLEN_1_MASK            (0x003F0000)

#define MMRF_BSI_MM_IMM_MD3_MIPI4_RW_LEN_1_MD3_MIPI4_IMM_WLEN_1_LSB             (0)
#define MMRF_BSI_MM_IMM_MD3_MIPI4_RW_LEN_1_MD3_MIPI4_IMM_WLEN_1_WIDTH           (5)
#define MMRF_BSI_MM_IMM_MD3_MIPI4_RW_LEN_1_MD3_MIPI4_IMM_WLEN_1_MASK            (0x0000001F)

#define MMRF_BSI_MM_IMM_MD3_MIPI4_WDATA_2_MD3_MIPI4_IMM_WDATA_2_LSB             (0)
#define MMRF_BSI_MM_IMM_MD3_MIPI4_WDATA_2_MD3_MIPI4_IMM_WDATA_2_WIDTH           (32)
#define MMRF_BSI_MM_IMM_MD3_MIPI4_WDATA_2_MD3_MIPI4_IMM_WDATA_2_MASK            (0xFFFFFFFF)

#define MMRF_BSI_MM_IMM_MD3_MIPI4_RW_LEN_2_MD3_MIPI4_IMM_RLEN_2_LSB             (16)
#define MMRF_BSI_MM_IMM_MD3_MIPI4_RW_LEN_2_MD3_MIPI4_IMM_RLEN_2_WIDTH           (6)
#define MMRF_BSI_MM_IMM_MD3_MIPI4_RW_LEN_2_MD3_MIPI4_IMM_RLEN_2_MASK            (0x003F0000)

#define MMRF_BSI_MM_IMM_MD3_MIPI4_RW_LEN_2_MD3_MIPI4_IMM_WLEN_2_LSB             (0)
#define MMRF_BSI_MM_IMM_MD3_MIPI4_RW_LEN_2_MD3_MIPI4_IMM_WLEN_2_WIDTH           (5)
#define MMRF_BSI_MM_IMM_MD3_MIPI4_RW_LEN_2_MD3_MIPI4_IMM_WLEN_2_MASK            (0x0000001F)

#define MMRF_BSI_MM_IMM_MD3_MIPI4_STATUS_MD3_MIPI4_IMM_RDY_LSB                  (0)
#define MMRF_BSI_MM_IMM_MD3_MIPI4_STATUS_MD3_MIPI4_IMM_RDY_WIDTH                (1)
#define MMRF_BSI_MM_IMM_MD3_MIPI4_STATUS_MD3_MIPI4_IMM_RDY_MASK                 (0x00000001)
#define MMRF_BSI_MM_IMM_MD3_MIPI4_STATUS_MD3_MIPI4_IMM_RDY_BIT                  (0x00000001)

#define MMRF_BSI_MM_IMM_MD3_MIPI4_RDAT_L_MD3_MIPI4_IMM_RDAT_L_LSB               (0)
#define MMRF_BSI_MM_IMM_MD3_MIPI4_RDAT_L_MD3_MIPI4_IMM_RDAT_L_WIDTH             (32)
#define MMRF_BSI_MM_IMM_MD3_MIPI4_RDAT_L_MD3_MIPI4_IMM_RDAT_L_MASK              (0xFFFFFFFF)

#define MMRF_BSI_MM_IMM_MD3_MIPI4_RDAT_H_MD3_MIPI4_IMM_RDAT_H_LSB               (0)
#define MMRF_BSI_MM_IMM_MD3_MIPI4_RDAT_H_MD3_MIPI4_IMM_RDAT_H_WIDTH             (4)
#define MMRF_BSI_MM_IMM_MD3_MIPI4_RDAT_H_MD3_MIPI4_IMM_RDAT_H_MASK              (0x0000000F)

#define MMRF_BSI_MM_IMM_MD3_PMIC_CONF_MD3_PMIC_IMM_CS_LSB                       (3)
#define MMRF_BSI_MM_IMM_MD3_PMIC_CONF_MD3_PMIC_IMM_CS_WIDTH                     (1)
#define MMRF_BSI_MM_IMM_MD3_PMIC_CONF_MD3_PMIC_IMM_CS_MASK                      (0x00000008)
#define MMRF_BSI_MM_IMM_MD3_PMIC_CONF_MD3_PMIC_IMM_CS_BIT                       (0x00000008)

#define MMRF_BSI_MM_IMM_MD3_PMIC_CONF_MD3_PMIC_IMM_MIPI_EXTEND_LSB              (2)
#define MMRF_BSI_MM_IMM_MD3_PMIC_CONF_MD3_PMIC_IMM_MIPI_EXTEND_WIDTH            (1)
#define MMRF_BSI_MM_IMM_MD3_PMIC_CONF_MD3_PMIC_IMM_MIPI_EXTEND_MASK             (0x00000004)
#define MMRF_BSI_MM_IMM_MD3_PMIC_CONF_MD3_PMIC_IMM_MIPI_EXTEND_BIT              (0x00000004)

#define MMRF_BSI_MM_IMM_MD3_PMIC_CONF_MD3_PMIC_IMM_READ_STATE_LSB               (1)
#define MMRF_BSI_MM_IMM_MD3_PMIC_CONF_MD3_PMIC_IMM_READ_STATE_WIDTH             (1)
#define MMRF_BSI_MM_IMM_MD3_PMIC_CONF_MD3_PMIC_IMM_READ_STATE_MASK              (0x00000002)
#define MMRF_BSI_MM_IMM_MD3_PMIC_CONF_MD3_PMIC_IMM_READ_STATE_BIT               (0x00000002)

#define MMRF_BSI_MM_IMM_MD3_PMIC_CONF_MD3_PMIC_IMM_TRIG_LSB                     (0)
#define MMRF_BSI_MM_IMM_MD3_PMIC_CONF_MD3_PMIC_IMM_TRIG_WIDTH                   (1)
#define MMRF_BSI_MM_IMM_MD3_PMIC_CONF_MD3_PMIC_IMM_TRIG_MASK                    (0x00000001)
#define MMRF_BSI_MM_IMM_MD3_PMIC_CONF_MD3_PMIC_IMM_TRIG_BIT                     (0x00000001)

#define MMRF_BSI_MM_IMM_MD3_PMIC_WDATA_1_MD3_PMIC_IMM_WDATA_1_LSB               (0)
#define MMRF_BSI_MM_IMM_MD3_PMIC_WDATA_1_MD3_PMIC_IMM_WDATA_1_WIDTH             (32)
#define MMRF_BSI_MM_IMM_MD3_PMIC_WDATA_1_MD3_PMIC_IMM_WDATA_1_MASK              (0xFFFFFFFF)

#define MMRF_BSI_MM_IMM_MD3_PMIC_STATUS_MD3_PMIC_IMM_RDY_LSB                    (0)
#define MMRF_BSI_MM_IMM_MD3_PMIC_STATUS_MD3_PMIC_IMM_RDY_WIDTH                  (1)
#define MMRF_BSI_MM_IMM_MD3_PMIC_STATUS_MD3_PMIC_IMM_RDY_MASK                   (0x00000001)
#define MMRF_BSI_MM_IMM_MD3_PMIC_STATUS_MD3_PMIC_IMM_RDY_BIT                    (0x00000001)

#define MMRF_BSI_MM_IMM_MD3_PMIC_RDAT_L_MD3_PMIC_IMM_RDAT_L_LSB                 (0)
#define MMRF_BSI_MM_IMM_MD3_PMIC_RDAT_L_MD3_PMIC_IMM_RDAT_L_WIDTH               (32)
#define MMRF_BSI_MM_IMM_MD3_PMIC_RDAT_L_MD3_PMIC_IMM_RDAT_L_MASK                (0xFFFFFFFF)

#define MMRF_BSI_MM_IMM_MD3_PMIC_RDAT_H_MD3_PMIC_IMM_RDAT_H_LSB                 (0)
#define MMRF_BSI_MM_IMM_MD3_PMIC_RDAT_H_MD3_PMIC_IMM_RDAT_H_WIDTH               (4)
#define MMRF_BSI_MM_IMM_MD3_PMIC_RDAT_H_MD3_PMIC_IMM_RDAT_H_MASK                (0x0000000F)

#define MMRF_BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT15_ENA_LSB                           (15)
#define MMRF_BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT15_ENA_WIDTH                         (1)
#define MMRF_BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT15_ENA_MASK                          (0x00008000)
#define MMRF_BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT15_ENA_BIT                           (0x00008000)

#define MMRF_BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT14_ENA_LSB                           (14)
#define MMRF_BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT14_ENA_WIDTH                         (1)
#define MMRF_BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT14_ENA_MASK                          (0x00004000)
#define MMRF_BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT14_ENA_BIT                           (0x00004000)

#define MMRF_BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT13_ENA_LSB                           (13)
#define MMRF_BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT13_ENA_WIDTH                         (1)
#define MMRF_BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT13_ENA_MASK                          (0x00002000)
#define MMRF_BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT13_ENA_BIT                           (0x00002000)

#define MMRF_BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT12_ENA_LSB                           (12)
#define MMRF_BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT12_ENA_WIDTH                         (1)
#define MMRF_BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT12_ENA_MASK                          (0x00001000)
#define MMRF_BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT12_ENA_BIT                           (0x00001000)

#define MMRF_BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT11_ENA_LSB                           (11)
#define MMRF_BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT11_ENA_WIDTH                         (1)
#define MMRF_BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT11_ENA_MASK                          (0x00000800)
#define MMRF_BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT11_ENA_BIT                           (0x00000800)

#define MMRF_BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT10_ENA_LSB                           (10)
#define MMRF_BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT10_ENA_WIDTH                         (1)
#define MMRF_BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT10_ENA_MASK                          (0x00000400)
#define MMRF_BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT10_ENA_BIT                           (0x00000400)

#define MMRF_BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT9_ENA_LSB                            (9)
#define MMRF_BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT9_ENA_WIDTH                          (1)
#define MMRF_BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT9_ENA_MASK                           (0x00000200)
#define MMRF_BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT9_ENA_BIT                            (0x00000200)

#define MMRF_BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT8_ENA_LSB                            (8)
#define MMRF_BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT8_ENA_WIDTH                          (1)
#define MMRF_BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT8_ENA_MASK                           (0x00000100)
#define MMRF_BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT8_ENA_BIT                            (0x00000100)

#define MMRF_BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT7_ENA_LSB                            (7)
#define MMRF_BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT7_ENA_WIDTH                          (1)
#define MMRF_BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT7_ENA_MASK                           (0x00000080)
#define MMRF_BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT7_ENA_BIT                            (0x00000080)

#define MMRF_BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT6_ENA_LSB                            (6)
#define MMRF_BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT6_ENA_WIDTH                          (1)
#define MMRF_BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT6_ENA_MASK                           (0x00000040)
#define MMRF_BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT6_ENA_BIT                            (0x00000040)

#define MMRF_BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT5_ENA_LSB                            (5)
#define MMRF_BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT5_ENA_WIDTH                          (1)
#define MMRF_BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT5_ENA_MASK                           (0x00000020)
#define MMRF_BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT5_ENA_BIT                            (0x00000020)

#define MMRF_BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT4_ENA_LSB                            (4)
#define MMRF_BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT4_ENA_WIDTH                          (1)
#define MMRF_BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT4_ENA_MASK                           (0x00000010)
#define MMRF_BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT4_ENA_BIT                            (0x00000010)

#define MMRF_BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT3_ENA_LSB                            (3)
#define MMRF_BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT3_ENA_WIDTH                          (1)
#define MMRF_BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT3_ENA_MASK                           (0x00000008)
#define MMRF_BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT3_ENA_BIT                            (0x00000008)

#define MMRF_BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT2_ENA_LSB                            (2)
#define MMRF_BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT2_ENA_WIDTH                          (1)
#define MMRF_BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT2_ENA_MASK                           (0x00000004)
#define MMRF_BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT2_ENA_BIT                            (0x00000004)

#define MMRF_BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT1_ENA_LSB                            (1)
#define MMRF_BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT1_ENA_WIDTH                          (1)
#define MMRF_BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT1_ENA_MASK                           (0x00000002)
#define MMRF_BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT1_ENA_BIT                            (0x00000002)

#define MMRF_BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT0_ENA_LSB                            (0)
#define MMRF_BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT0_ENA_WIDTH                          (1)
#define MMRF_BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT0_ENA_MASK                           (0x00000001)
#define MMRF_BSI_MM_RFPOR_EVT_ENA_RFPOR_EVT0_ENA_BIT                            (0x00000001)

#define MMRF_BSI_MM_RFPOR_GLOFST_SEL_RFPOR_EVT15_GLOFST_SEL_LSB                 (15)
#define MMRF_BSI_MM_RFPOR_GLOFST_SEL_RFPOR_EVT15_GLOFST_SEL_WIDTH               (1)
#define MMRF_BSI_MM_RFPOR_GLOFST_SEL_RFPOR_EVT15_GLOFST_SEL_MASK                (0x00008000)
#define MMRF_BSI_MM_RFPOR_GLOFST_SEL_RFPOR_EVT15_GLOFST_SEL_BIT                 (0x00008000)

#define MMRF_BSI_MM_RFPOR_GLOFST_SEL_RFPOR_EVT14_GLOFST_SEL_LSB                 (14)
#define MMRF_BSI_MM_RFPOR_GLOFST_SEL_RFPOR_EVT14_GLOFST_SEL_WIDTH               (1)
#define MMRF_BSI_MM_RFPOR_GLOFST_SEL_RFPOR_EVT14_GLOFST_SEL_MASK                (0x00004000)
#define MMRF_BSI_MM_RFPOR_GLOFST_SEL_RFPOR_EVT14_GLOFST_SEL_BIT                 (0x00004000)

#define MMRF_BSI_MM_RFPOR_GLOFST_SEL_RFPOR_EVT13_GLOFST_SEL_LSB                 (13)
#define MMRF_BSI_MM_RFPOR_GLOFST_SEL_RFPOR_EVT13_GLOFST_SEL_WIDTH               (1)
#define MMRF_BSI_MM_RFPOR_GLOFST_SEL_RFPOR_EVT13_GLOFST_SEL_MASK                (0x00002000)
#define MMRF_BSI_MM_RFPOR_GLOFST_SEL_RFPOR_EVT13_GLOFST_SEL_BIT                 (0x00002000)

#define MMRF_BSI_MM_RFPOR_GLOFST_SEL_RFPOR_EVT12_GLOFST_SEL_LSB                 (12)
#define MMRF_BSI_MM_RFPOR_GLOFST_SEL_RFPOR_EVT12_GLOFST_SEL_WIDTH               (1)
#define MMRF_BSI_MM_RFPOR_GLOFST_SEL_RFPOR_EVT12_GLOFST_SEL_MASK                (0x00001000)
#define MMRF_BSI_MM_RFPOR_GLOFST_SEL_RFPOR_EVT12_GLOFST_SEL_BIT                 (0x00001000)

#define MMRF_BSI_MM_RFPOR_GLOFST_SEL_RFPOR_EVT11_GLOFST_SEL_LSB                 (11)
#define MMRF_BSI_MM_RFPOR_GLOFST_SEL_RFPOR_EVT11_GLOFST_SEL_WIDTH               (1)
#define MMRF_BSI_MM_RFPOR_GLOFST_SEL_RFPOR_EVT11_GLOFST_SEL_MASK                (0x00000800)
#define MMRF_BSI_MM_RFPOR_GLOFST_SEL_RFPOR_EVT11_GLOFST_SEL_BIT                 (0x00000800)

#define MMRF_BSI_MM_RFPOR_GLOFST_SEL_RFPOR_EVT10_GLOFST_SEL_LSB                 (10)
#define MMRF_BSI_MM_RFPOR_GLOFST_SEL_RFPOR_EVT10_GLOFST_SEL_WIDTH               (1)
#define MMRF_BSI_MM_RFPOR_GLOFST_SEL_RFPOR_EVT10_GLOFST_SEL_MASK                (0x00000400)
#define MMRF_BSI_MM_RFPOR_GLOFST_SEL_RFPOR_EVT10_GLOFST_SEL_BIT                 (0x00000400)

#define MMRF_BSI_MM_RFPOR_GLOFST_SEL_RFPOR_EVT9_GLOFST_SEL_LSB                  (9)
#define MMRF_BSI_MM_RFPOR_GLOFST_SEL_RFPOR_EVT9_GLOFST_SEL_WIDTH                (1)
#define MMRF_BSI_MM_RFPOR_GLOFST_SEL_RFPOR_EVT9_GLOFST_SEL_MASK                 (0x00000200)
#define MMRF_BSI_MM_RFPOR_GLOFST_SEL_RFPOR_EVT9_GLOFST_SEL_BIT                  (0x00000200)

#define MMRF_BSI_MM_RFPOR_GLOFST_SEL_RFPOR_EVT8_GLOFST_SEL_LSB                  (8)
#define MMRF_BSI_MM_RFPOR_GLOFST_SEL_RFPOR_EVT8_GLOFST_SEL_WIDTH                (1)
#define MMRF_BSI_MM_RFPOR_GLOFST_SEL_RFPOR_EVT8_GLOFST_SEL_MASK                 (0x00000100)
#define MMRF_BSI_MM_RFPOR_GLOFST_SEL_RFPOR_EVT8_GLOFST_SEL_BIT                  (0x00000100)

#define MMRF_BSI_MM_RFPOR_GLOFST_SEL_RFPOR_EVT7_GLOFST_SEL_LSB                  (7)
#define MMRF_BSI_MM_RFPOR_GLOFST_SEL_RFPOR_EVT7_GLOFST_SEL_WIDTH                (1)
#define MMRF_BSI_MM_RFPOR_GLOFST_SEL_RFPOR_EVT7_GLOFST_SEL_MASK                 (0x00000080)
#define MMRF_BSI_MM_RFPOR_GLOFST_SEL_RFPOR_EVT7_GLOFST_SEL_BIT                  (0x00000080)

#define MMRF_BSI_MM_RFPOR_GLOFST_SEL_RFPOR_EVT6_GLOFST_SEL_LSB                  (6)
#define MMRF_BSI_MM_RFPOR_GLOFST_SEL_RFPOR_EVT6_GLOFST_SEL_WIDTH                (1)
#define MMRF_BSI_MM_RFPOR_GLOFST_SEL_RFPOR_EVT6_GLOFST_SEL_MASK                 (0x00000040)
#define MMRF_BSI_MM_RFPOR_GLOFST_SEL_RFPOR_EVT6_GLOFST_SEL_BIT                  (0x00000040)

#define MMRF_BSI_MM_RFPOR_GLOFST_SEL_RFPOR_EVT5_GLOFST_SEL_LSB                  (5)
#define MMRF_BSI_MM_RFPOR_GLOFST_SEL_RFPOR_EVT5_GLOFST_SEL_WIDTH                (1)
#define MMRF_BSI_MM_RFPOR_GLOFST_SEL_RFPOR_EVT5_GLOFST_SEL_MASK                 (0x00000020)
#define MMRF_BSI_MM_RFPOR_GLOFST_SEL_RFPOR_EVT5_GLOFST_SEL_BIT                  (0x00000020)

#define MMRF_BSI_MM_RFPOR_GLOFST_SEL_RFPOR_EVT4_GLOFST_SEL_LSB                  (4)
#define MMRF_BSI_MM_RFPOR_GLOFST_SEL_RFPOR_EVT4_GLOFST_SEL_WIDTH                (1)
#define MMRF_BSI_MM_RFPOR_GLOFST_SEL_RFPOR_EVT4_GLOFST_SEL_MASK                 (0x00000010)
#define MMRF_BSI_MM_RFPOR_GLOFST_SEL_RFPOR_EVT4_GLOFST_SEL_BIT                  (0x00000010)

#define MMRF_BSI_MM_RFPOR_GLOFST_SEL_RFPOR_EVT3_GLOFST_SEL_LSB                  (3)
#define MMRF_BSI_MM_RFPOR_GLOFST_SEL_RFPOR_EVT3_GLOFST_SEL_WIDTH                (1)
#define MMRF_BSI_MM_RFPOR_GLOFST_SEL_RFPOR_EVT3_GLOFST_SEL_MASK                 (0x00000008)
#define MMRF_BSI_MM_RFPOR_GLOFST_SEL_RFPOR_EVT3_GLOFST_SEL_BIT                  (0x00000008)

#define MMRF_BSI_MM_RFPOR_GLOFST_SEL_RFPOR_EVT2_GLOFST_SEL_LSB                  (2)
#define MMRF_BSI_MM_RFPOR_GLOFST_SEL_RFPOR_EVT2_GLOFST_SEL_WIDTH                (1)
#define MMRF_BSI_MM_RFPOR_GLOFST_SEL_RFPOR_EVT2_GLOFST_SEL_MASK                 (0x00000004)
#define MMRF_BSI_MM_RFPOR_GLOFST_SEL_RFPOR_EVT2_GLOFST_SEL_BIT                  (0x00000004)

#define MMRF_BSI_MM_RFPOR_GLOFST_SEL_RFPOR_EVT1_GLOFST_SEL_LSB                  (1)
#define MMRF_BSI_MM_RFPOR_GLOFST_SEL_RFPOR_EVT1_GLOFST_SEL_WIDTH                (1)
#define MMRF_BSI_MM_RFPOR_GLOFST_SEL_RFPOR_EVT1_GLOFST_SEL_MASK                 (0x00000002)
#define MMRF_BSI_MM_RFPOR_GLOFST_SEL_RFPOR_EVT1_GLOFST_SEL_BIT                  (0x00000002)

#define MMRF_BSI_MM_RFPOR_GLOFST_SEL_RFPOR_EVT0_GLOFST_SEL_LSB                  (0)
#define MMRF_BSI_MM_RFPOR_GLOFST_SEL_RFPOR_EVT0_GLOFST_SEL_WIDTH                (1)
#define MMRF_BSI_MM_RFPOR_GLOFST_SEL_RFPOR_EVT0_GLOFST_SEL_MASK                 (0x00000001)
#define MMRF_BSI_MM_RFPOR_GLOFST_SEL_RFPOR_EVT0_GLOFST_SEL_BIT                  (0x00000001)

#define MMRF_BSI_MM_RFPOR_CONF_RFPOR_RFIC2_SW_TRIG_CLR_LSB                      (5)
#define MMRF_BSI_MM_RFPOR_CONF_RFPOR_RFIC2_SW_TRIG_CLR_WIDTH                    (1)
#define MMRF_BSI_MM_RFPOR_CONF_RFPOR_RFIC2_SW_TRIG_CLR_MASK                     (0x00000020)
#define MMRF_BSI_MM_RFPOR_CONF_RFPOR_RFIC2_SW_TRIG_CLR_BIT                      (0x00000020)

#define MMRF_BSI_MM_RFPOR_CONF_RFPOR_RFIC2_SW_FORCE_TRIG_LSB                    (4)
#define MMRF_BSI_MM_RFPOR_CONF_RFPOR_RFIC2_SW_FORCE_TRIG_WIDTH                  (1)
#define MMRF_BSI_MM_RFPOR_CONF_RFPOR_RFIC2_SW_FORCE_TRIG_MASK                   (0x00000010)
#define MMRF_BSI_MM_RFPOR_CONF_RFPOR_RFIC2_SW_FORCE_TRIG_BIT                    (0x00000010)

#define MMRF_BSI_MM_RFPOR_CONF_RFPOR_RFIC2_TRIG_ENA_LSB                         (3)
#define MMRF_BSI_MM_RFPOR_CONF_RFPOR_RFIC2_TRIG_ENA_WIDTH                       (1)
#define MMRF_BSI_MM_RFPOR_CONF_RFPOR_RFIC2_TRIG_ENA_MASK                        (0x00000008)
#define MMRF_BSI_MM_RFPOR_CONF_RFPOR_RFIC2_TRIG_ENA_BIT                         (0x00000008)

#define MMRF_BSI_MM_RFPOR_CONF_RFPOR_RFIC1_SW_TRIG_CLR_LSB                      (2)
#define MMRF_BSI_MM_RFPOR_CONF_RFPOR_RFIC1_SW_TRIG_CLR_WIDTH                    (1)
#define MMRF_BSI_MM_RFPOR_CONF_RFPOR_RFIC1_SW_TRIG_CLR_MASK                     (0x00000004)
#define MMRF_BSI_MM_RFPOR_CONF_RFPOR_RFIC1_SW_TRIG_CLR_BIT                      (0x00000004)

#define MMRF_BSI_MM_RFPOR_CONF_RFPOR_RFIC1_SW_FORCE_TRIG_LSB                    (1)
#define MMRF_BSI_MM_RFPOR_CONF_RFPOR_RFIC1_SW_FORCE_TRIG_WIDTH                  (1)
#define MMRF_BSI_MM_RFPOR_CONF_RFPOR_RFIC1_SW_FORCE_TRIG_MASK                   (0x00000002)
#define MMRF_BSI_MM_RFPOR_CONF_RFPOR_RFIC1_SW_FORCE_TRIG_BIT                    (0x00000002)

#define MMRF_BSI_MM_RFPOR_CONF_RFPOR_RFIC1_TRIG_ENA_LSB                         (0)
#define MMRF_BSI_MM_RFPOR_CONF_RFPOR_RFIC1_TRIG_ENA_WIDTH                       (1)
#define MMRF_BSI_MM_RFPOR_CONF_RFPOR_RFIC1_TRIG_ENA_MASK                        (0x00000001)
#define MMRF_BSI_MM_RFPOR_CONF_RFPOR_RFIC1_TRIG_ENA_BIT                         (0x00000001)

#define MMRF_BSI_MM_RFPOR_STATUS_RFPOR_EVT15_STATUS_LSB                         (30)
#define MMRF_BSI_MM_RFPOR_STATUS_RFPOR_EVT15_STATUS_WIDTH                       (2)
#define MMRF_BSI_MM_RFPOR_STATUS_RFPOR_EVT15_STATUS_MASK                        (0xC0000000)

#define MMRF_BSI_MM_RFPOR_STATUS_RFPOR_EVT14_STATUS_LSB                         (28)
#define MMRF_BSI_MM_RFPOR_STATUS_RFPOR_EVT14_STATUS_WIDTH                       (2)
#define MMRF_BSI_MM_RFPOR_STATUS_RFPOR_EVT14_STATUS_MASK                        (0x30000000)

#define MMRF_BSI_MM_RFPOR_STATUS_RFPOR_EVT13_STATUS_LSB                         (26)
#define MMRF_BSI_MM_RFPOR_STATUS_RFPOR_EVT13_STATUS_WIDTH                       (2)
#define MMRF_BSI_MM_RFPOR_STATUS_RFPOR_EVT13_STATUS_MASK                        (0x0C000000)

#define MMRF_BSI_MM_RFPOR_STATUS_RFPOR_EVT12_STATUS_LSB                         (24)
#define MMRF_BSI_MM_RFPOR_STATUS_RFPOR_EVT12_STATUS_WIDTH                       (2)
#define MMRF_BSI_MM_RFPOR_STATUS_RFPOR_EVT12_STATUS_MASK                        (0x03000000)

#define MMRF_BSI_MM_RFPOR_STATUS_RFPOR_EVT11_STATUS_LSB                         (22)
#define MMRF_BSI_MM_RFPOR_STATUS_RFPOR_EVT11_STATUS_WIDTH                       (2)
#define MMRF_BSI_MM_RFPOR_STATUS_RFPOR_EVT11_STATUS_MASK                        (0x00C00000)

#define MMRF_BSI_MM_RFPOR_STATUS_RFPOR_EVT10_STATUS_LSB                         (20)
#define MMRF_BSI_MM_RFPOR_STATUS_RFPOR_EVT10_STATUS_WIDTH                       (2)
#define MMRF_BSI_MM_RFPOR_STATUS_RFPOR_EVT10_STATUS_MASK                        (0x00300000)

#define MMRF_BSI_MM_RFPOR_STATUS_RFPOR_EVT9_STATUS_LSB                          (18)
#define MMRF_BSI_MM_RFPOR_STATUS_RFPOR_EVT9_STATUS_WIDTH                        (2)
#define MMRF_BSI_MM_RFPOR_STATUS_RFPOR_EVT9_STATUS_MASK                         (0x000C0000)

#define MMRF_BSI_MM_RFPOR_STATUS_RFPOR_EVT8_STATUS_LSB                          (16)
#define MMRF_BSI_MM_RFPOR_STATUS_RFPOR_EVT8_STATUS_WIDTH                        (2)
#define MMRF_BSI_MM_RFPOR_STATUS_RFPOR_EVT8_STATUS_MASK                         (0x00030000)

#define MMRF_BSI_MM_RFPOR_STATUS_RFPOR_EVT7_STATUS_LSB                          (14)
#define MMRF_BSI_MM_RFPOR_STATUS_RFPOR_EVT7_STATUS_WIDTH                        (2)
#define MMRF_BSI_MM_RFPOR_STATUS_RFPOR_EVT7_STATUS_MASK                         (0x0000C000)

#define MMRF_BSI_MM_RFPOR_STATUS_RFPOR_EVT6_STATUS_LSB                          (12)
#define MMRF_BSI_MM_RFPOR_STATUS_RFPOR_EVT6_STATUS_WIDTH                        (2)
#define MMRF_BSI_MM_RFPOR_STATUS_RFPOR_EVT6_STATUS_MASK                         (0x00003000)

#define MMRF_BSI_MM_RFPOR_STATUS_RFPOR_EVT5_STATUS_LSB                          (10)
#define MMRF_BSI_MM_RFPOR_STATUS_RFPOR_EVT5_STATUS_WIDTH                        (2)
#define MMRF_BSI_MM_RFPOR_STATUS_RFPOR_EVT5_STATUS_MASK                         (0x00000C00)

#define MMRF_BSI_MM_RFPOR_STATUS_RFPOR_EVT4_STATUS_LSB                          (8)
#define MMRF_BSI_MM_RFPOR_STATUS_RFPOR_EVT4_STATUS_WIDTH                        (2)
#define MMRF_BSI_MM_RFPOR_STATUS_RFPOR_EVT4_STATUS_MASK                         (0x00000300)

#define MMRF_BSI_MM_RFPOR_STATUS_RFPOR_EVT3_STATUS_LSB                          (6)
#define MMRF_BSI_MM_RFPOR_STATUS_RFPOR_EVT3_STATUS_WIDTH                        (2)
#define MMRF_BSI_MM_RFPOR_STATUS_RFPOR_EVT3_STATUS_MASK                         (0x000000C0)

#define MMRF_BSI_MM_RFPOR_STATUS_RFPOR_EVT2_STATUS_LSB                          (4)
#define MMRF_BSI_MM_RFPOR_STATUS_RFPOR_EVT2_STATUS_WIDTH                        (2)
#define MMRF_BSI_MM_RFPOR_STATUS_RFPOR_EVT2_STATUS_MASK                         (0x00000030)

#define MMRF_BSI_MM_RFPOR_STATUS_RFPOR_EVT1_STATUS_LSB                          (2)
#define MMRF_BSI_MM_RFPOR_STATUS_RFPOR_EVT1_STATUS_WIDTH                        (2)
#define MMRF_BSI_MM_RFPOR_STATUS_RFPOR_EVT1_STATUS_MASK                         (0x0000000C)

#define MMRF_BSI_MM_RFPOR_STATUS_RFPOR_EVT0_STATUS_LSB                          (0)
#define MMRF_BSI_MM_RFPOR_STATUS_RFPOR_EVT0_STATUS_WIDTH                        (2)
#define MMRF_BSI_MM_RFPOR_STATUS_RFPOR_EVT0_STATUS_MASK                         (0x00000003)

#define MMRF_BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT15_STATUS_CLR_LSB                 (15)
#define MMRF_BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT15_STATUS_CLR_WIDTH               (1)
#define MMRF_BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT15_STATUS_CLR_MASK                (0x00008000)
#define MMRF_BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT15_STATUS_CLR_BIT                 (0x00008000)

#define MMRF_BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT14_STATUS_CLR_LSB                 (14)
#define MMRF_BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT14_STATUS_CLR_WIDTH               (1)
#define MMRF_BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT14_STATUS_CLR_MASK                (0x00004000)
#define MMRF_BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT14_STATUS_CLR_BIT                 (0x00004000)

#define MMRF_BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT13_STATUS_CLR_LSB                 (13)
#define MMRF_BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT13_STATUS_CLR_WIDTH               (1)
#define MMRF_BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT13_STATUS_CLR_MASK                (0x00002000)
#define MMRF_BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT13_STATUS_CLR_BIT                 (0x00002000)

#define MMRF_BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT12_STATUS_CLR_LSB                 (12)
#define MMRF_BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT12_STATUS_CLR_WIDTH               (1)
#define MMRF_BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT12_STATUS_CLR_MASK                (0x00001000)
#define MMRF_BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT12_STATUS_CLR_BIT                 (0x00001000)

#define MMRF_BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT11_STATUS_CLR_LSB                 (11)
#define MMRF_BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT11_STATUS_CLR_WIDTH               (1)
#define MMRF_BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT11_STATUS_CLR_MASK                (0x00000800)
#define MMRF_BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT11_STATUS_CLR_BIT                 (0x00000800)

#define MMRF_BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT10_STATUS_CLR_LSB                 (10)
#define MMRF_BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT10_STATUS_CLR_WIDTH               (1)
#define MMRF_BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT10_STATUS_CLR_MASK                (0x00000400)
#define MMRF_BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT10_STATUS_CLR_BIT                 (0x00000400)

#define MMRF_BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT9_STATUS_CLR_LSB                  (9)
#define MMRF_BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT9_STATUS_CLR_WIDTH                (1)
#define MMRF_BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT9_STATUS_CLR_MASK                 (0x00000200)
#define MMRF_BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT9_STATUS_CLR_BIT                  (0x00000200)

#define MMRF_BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT8_STATUS_CLR_LSB                  (8)
#define MMRF_BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT8_STATUS_CLR_WIDTH                (1)
#define MMRF_BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT8_STATUS_CLR_MASK                 (0x00000100)
#define MMRF_BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT8_STATUS_CLR_BIT                  (0x00000100)

#define MMRF_BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT7_STATUS_CLR_LSB                  (7)
#define MMRF_BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT7_STATUS_CLR_WIDTH                (1)
#define MMRF_BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT7_STATUS_CLR_MASK                 (0x00000080)
#define MMRF_BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT7_STATUS_CLR_BIT                  (0x00000080)

#define MMRF_BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT6_STATUS_CLR_LSB                  (6)
#define MMRF_BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT6_STATUS_CLR_WIDTH                (1)
#define MMRF_BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT6_STATUS_CLR_MASK                 (0x00000040)
#define MMRF_BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT6_STATUS_CLR_BIT                  (0x00000040)

#define MMRF_BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT5_STATUS_CLR_LSB                  (5)
#define MMRF_BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT5_STATUS_CLR_WIDTH                (1)
#define MMRF_BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT5_STATUS_CLR_MASK                 (0x00000020)
#define MMRF_BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT5_STATUS_CLR_BIT                  (0x00000020)

#define MMRF_BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT4_STATUS_CLR_LSB                  (4)
#define MMRF_BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT4_STATUS_CLR_WIDTH                (1)
#define MMRF_BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT4_STATUS_CLR_MASK                 (0x00000010)
#define MMRF_BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT4_STATUS_CLR_BIT                  (0x00000010)

#define MMRF_BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT3_STATUS_CLR_LSB                  (3)
#define MMRF_BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT3_STATUS_CLR_WIDTH                (1)
#define MMRF_BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT3_STATUS_CLR_MASK                 (0x00000008)
#define MMRF_BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT3_STATUS_CLR_BIT                  (0x00000008)

#define MMRF_BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT2_STATUS_CLR_LSB                  (2)
#define MMRF_BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT2_STATUS_CLR_WIDTH                (1)
#define MMRF_BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT2_STATUS_CLR_MASK                 (0x00000004)
#define MMRF_BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT2_STATUS_CLR_BIT                  (0x00000004)

#define MMRF_BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT1_STATUS_CLR_LSB                  (1)
#define MMRF_BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT1_STATUS_CLR_WIDTH                (1)
#define MMRF_BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT1_STATUS_CLR_MASK                 (0x00000002)
#define MMRF_BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT1_STATUS_CLR_BIT                  (0x00000002)

#define MMRF_BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT0_STATUS_CLR_LSB                  (0)
#define MMRF_BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT0_STATUS_CLR_WIDTH                (1)
#define MMRF_BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT0_STATUS_CLR_MASK                 (0x00000001)
#define MMRF_BSI_MM_RFPOR_STATUS_CLR_RFPOR_EVT0_STATUS_CLR_BIT                  (0x00000001)

#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_CLR_MD1_MIPI4_IMM_RD_STATUS_CLR_LSB     (8)
#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_CLR_MD1_MIPI4_IMM_RD_STATUS_CLR_WIDTH   (1)
#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_CLR_MD1_MIPI4_IMM_RD_STATUS_CLR_MASK    (0x00000100)
#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_CLR_MD1_MIPI4_IMM_RD_STATUS_CLR_BIT     (0x00000100)

#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_CLR_MD1_MIPI3_IMM_RD_STATUS_CLR_LSB     (7)
#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_CLR_MD1_MIPI3_IMM_RD_STATUS_CLR_WIDTH   (1)
#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_CLR_MD1_MIPI3_IMM_RD_STATUS_CLR_MASK    (0x00000080)
#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_CLR_MD1_MIPI3_IMM_RD_STATUS_CLR_BIT     (0x00000080)

#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_CLR_MD1_MIPI2_IMM_RD_STATUS_CLR_LSB     (6)
#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_CLR_MD1_MIPI2_IMM_RD_STATUS_CLR_WIDTH   (1)
#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_CLR_MD1_MIPI2_IMM_RD_STATUS_CLR_MASK    (0x00000040)
#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_CLR_MD1_MIPI2_IMM_RD_STATUS_CLR_BIT     (0x00000040)

#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_CLR_MD1_MIPI1_IMM_RD_STATUS_CLR_LSB     (5)
#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_CLR_MD1_MIPI1_IMM_RD_STATUS_CLR_WIDTH   (1)
#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_CLR_MD1_MIPI1_IMM_RD_STATUS_CLR_MASK    (0x00000020)
#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_CLR_MD1_MIPI1_IMM_RD_STATUS_CLR_BIT     (0x00000020)

#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_CLR_MD1_MIPI0_IMM_RD_STATUS_CLR_LSB     (4)
#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_CLR_MD1_MIPI0_IMM_RD_STATUS_CLR_WIDTH   (1)
#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_CLR_MD1_MIPI0_IMM_RD_STATUS_CLR_MASK    (0x00000010)
#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_CLR_MD1_MIPI0_IMM_RD_STATUS_CLR_BIT     (0x00000010)

#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_CLR_MD1_L1CORE_PMIC_IMM_RD_STATUS_CLR_LSB (3)
#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_CLR_MD1_L1CORE_PMIC_IMM_RD_STATUS_CLR_WIDTH (1)
#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_CLR_MD1_L1CORE_PMIC_IMM_RD_STATUS_CLR_MASK (0x00000008)
#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_CLR_MD1_L1CORE_PMIC_IMM_RD_STATUS_CLR_BIT (0x00000008)

#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_CLR_MD1_PCORE_PMIC_IMM_RD_STATUS_CLR_LSB (2)
#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_CLR_MD1_PCORE_PMIC_IMM_RD_STATUS_CLR_WIDTH (1)
#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_CLR_MD1_PCORE_PMIC_IMM_RD_STATUS_CLR_MASK (0x00000004)
#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_CLR_MD1_PCORE_PMIC_IMM_RD_STATUS_CLR_BIT (0x00000004)

#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_CLR_MD1_RFIC2_IMM_RD_STATUS_CLR_LSB     (1)
#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_CLR_MD1_RFIC2_IMM_RD_STATUS_CLR_WIDTH   (1)
#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_CLR_MD1_RFIC2_IMM_RD_STATUS_CLR_MASK    (0x00000002)
#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_CLR_MD1_RFIC2_IMM_RD_STATUS_CLR_BIT     (0x00000002)

#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_CLR_MD1_RFIC1_IMM_RD_STATUS_CLR_LSB     (0)
#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_CLR_MD1_RFIC1_IMM_RD_STATUS_CLR_WIDTH   (1)
#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_CLR_MD1_RFIC1_IMM_RD_STATUS_CLR_MASK    (0x00000001)
#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_CLR_MD1_RFIC1_IMM_RD_STATUS_CLR_BIT     (0x00000001)

#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_MD1_MIPI4_IMM_RD_RDY_LSB                (8)
#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_MD1_MIPI4_IMM_RD_RDY_WIDTH              (1)
#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_MD1_MIPI4_IMM_RD_RDY_MASK               (0x00000100)
#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_MD1_MIPI4_IMM_RD_RDY_BIT                (0x00000100)

#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_MD1_MIPI3_IMM_RD_RDY_LSB                (7)
#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_MD1_MIPI3_IMM_RD_RDY_WIDTH              (1)
#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_MD1_MIPI3_IMM_RD_RDY_MASK               (0x00000080)
#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_MD1_MIPI3_IMM_RD_RDY_BIT                (0x00000080)

#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_MD1_MIPI2_IMM_RD_RDY_LSB                (6)
#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_MD1_MIPI2_IMM_RD_RDY_WIDTH              (1)
#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_MD1_MIPI2_IMM_RD_RDY_MASK               (0x00000040)
#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_MD1_MIPI2_IMM_RD_RDY_BIT                (0x00000040)

#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_MD1_MIPI1_IMM_RD_RDY_LSB                (5)
#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_MD1_MIPI1_IMM_RD_RDY_WIDTH              (1)
#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_MD1_MIPI1_IMM_RD_RDY_MASK               (0x00000020)
#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_MD1_MIPI1_IMM_RD_RDY_BIT                (0x00000020)

#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_MD1_MIPI0_IMM_RD_RDY_LSB                (4)
#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_MD1_MIPI0_IMM_RD_RDY_WIDTH              (1)
#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_MD1_MIPI0_IMM_RD_RDY_MASK               (0x00000010)
#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_MD1_MIPI0_IMM_RD_RDY_BIT                (0x00000010)

#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_MD1_L1CORE_PMIC_IMM_RD_RDY_LSB          (3)
#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_MD1_L1CORE_PMIC_IMM_RD_RDY_WIDTH        (1)
#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_MD1_L1CORE_PMIC_IMM_RD_RDY_MASK         (0x00000008)
#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_MD1_L1CORE_PMIC_IMM_RD_RDY_BIT          (0x00000008)

#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_MD1_PCORE_PMIC_IMM_RD_RDY_LSB           (2)
#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_MD1_PCORE_PMIC_IMM_RD_RDY_WIDTH         (1)
#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_MD1_PCORE_PMIC_IMM_RD_RDY_MASK          (0x00000004)
#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_MD1_PCORE_PMIC_IMM_RD_RDY_BIT           (0x00000004)

#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_MD1_RFIC2_IMM_RD_RDY_LSB                (1)
#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_MD1_RFIC2_IMM_RD_RDY_WIDTH              (1)
#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_MD1_RFIC2_IMM_RD_RDY_MASK               (0x00000002)
#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_MD1_RFIC2_IMM_RD_RDY_BIT                (0x00000002)

#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_MD1_RFIC1_IMM_RD_RDY_LSB                (0)
#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_MD1_RFIC1_IMM_RD_RDY_WIDTH              (1)
#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_MD1_RFIC1_IMM_RD_RDY_MASK               (0x00000001)
#define MMRF_BSI_MM_IMM_MD1_READ_STATUS_MD1_RFIC1_IMM_RD_RDY_BIT                (0x00000001)

#define MMRF_BSI_MM_IMM_MD2_READ_STATUS_CLR_MD2_MIPI4_IMM_RD_STATUS_CLR_LSB     (7)
#define MMRF_BSI_MM_IMM_MD2_READ_STATUS_CLR_MD2_MIPI4_IMM_RD_STATUS_CLR_WIDTH   (1)
#define MMRF_BSI_MM_IMM_MD2_READ_STATUS_CLR_MD2_MIPI4_IMM_RD_STATUS_CLR_MASK    (0x00000080)
#define MMRF_BSI_MM_IMM_MD2_READ_STATUS_CLR_MD2_MIPI4_IMM_RD_STATUS_CLR_BIT     (0x00000080)

#define MMRF_BSI_MM_IMM_MD2_READ_STATUS_CLR_MD2_MIPI3_IMM_RD_STATUS_CLR_LSB     (6)
#define MMRF_BSI_MM_IMM_MD2_READ_STATUS_CLR_MD2_MIPI3_IMM_RD_STATUS_CLR_WIDTH   (1)
#define MMRF_BSI_MM_IMM_MD2_READ_STATUS_CLR_MD2_MIPI3_IMM_RD_STATUS_CLR_MASK    (0x00000040)
#define MMRF_BSI_MM_IMM_MD2_READ_STATUS_CLR_MD2_MIPI3_IMM_RD_STATUS_CLR_BIT     (0x00000040)

#define MMRF_BSI_MM_IMM_MD2_READ_STATUS_CLR_MD2_MIPI2_IMM_RD_STATUS_CLR_LSB     (5)
#define MMRF_BSI_MM_IMM_MD2_READ_STATUS_CLR_MD2_MIPI2_IMM_RD_STATUS_CLR_WIDTH   (1)
#define MMRF_BSI_MM_IMM_MD2_READ_STATUS_CLR_MD2_MIPI2_IMM_RD_STATUS_CLR_MASK    (0x00000020)
#define MMRF_BSI_MM_IMM_MD2_READ_STATUS_CLR_MD2_MIPI2_IMM_RD_STATUS_CLR_BIT     (0x00000020)

#define MMRF_BSI_MM_IMM_MD2_READ_STATUS_CLR_MD2_MIPI1_IMM_RD_STATUS_CLR_LSB     (4)
#define MMRF_BSI_MM_IMM_MD2_READ_STATUS_CLR_MD2_MIPI1_IMM_RD_STATUS_CLR_WIDTH   (1)
#define MMRF_BSI_MM_IMM_MD2_READ_STATUS_CLR_MD2_MIPI1_IMM_RD_STATUS_CLR_MASK    (0x00000010)
#define MMRF_BSI_MM_IMM_MD2_READ_STATUS_CLR_MD2_MIPI1_IMM_RD_STATUS_CLR_BIT     (0x00000010)

#define MMRF_BSI_MM_IMM_MD2_READ_STATUS_CLR_MD2_MIPI0_IMM_RD_STATUS_CLR_LSB     (3)
#define MMRF_BSI_MM_IMM_MD2_READ_STATUS_CLR_MD2_MIPI0_IMM_RD_STATUS_CLR_WIDTH   (1)
#define MMRF_BSI_MM_IMM_MD2_READ_STATUS_CLR_MD2_MIPI0_IMM_RD_STATUS_CLR_MASK    (0x00000008)
#define MMRF_BSI_MM_IMM_MD2_READ_STATUS_CLR_MD2_MIPI0_IMM_RD_STATUS_CLR_BIT     (0x00000008)

#define MMRF_BSI_MM_IMM_MD2_READ_STATUS_CLR_MD2_PMIC_IMM_RD_STATUS_CLR_LSB      (2)
#define MMRF_BSI_MM_IMM_MD2_READ_STATUS_CLR_MD2_PMIC_IMM_RD_STATUS_CLR_WIDTH    (1)
#define MMRF_BSI_MM_IMM_MD2_READ_STATUS_CLR_MD2_PMIC_IMM_RD_STATUS_CLR_MASK     (0x00000004)
#define MMRF_BSI_MM_IMM_MD2_READ_STATUS_CLR_MD2_PMIC_IMM_RD_STATUS_CLR_BIT      (0x00000004)

#define MMRF_BSI_MM_IMM_MD2_READ_STATUS_CLR_MD2_RFIC2_IMM_RD_STATUS_CLR_LSB     (1)
#define MMRF_BSI_MM_IMM_MD2_READ_STATUS_CLR_MD2_RFIC2_IMM_RD_STATUS_CLR_WIDTH   (1)
#define MMRF_BSI_MM_IMM_MD2_READ_STATUS_CLR_MD2_RFIC2_IMM_RD_STATUS_CLR_MASK    (0x00000002)
#define MMRF_BSI_MM_IMM_MD2_READ_STATUS_CLR_MD2_RFIC2_IMM_RD_STATUS_CLR_BIT     (0x00000002)

#define MMRF_BSI_MM_IMM_MD2_READ_STATUS_CLR_MD2_RFIC1_IMM_RD_STATUS_CLR_LSB     (0)
#define MMRF_BSI_MM_IMM_MD2_READ_STATUS_CLR_MD2_RFIC1_IMM_RD_STATUS_CLR_WIDTH   (1)
#define MMRF_BSI_MM_IMM_MD2_READ_STATUS_CLR_MD2_RFIC1_IMM_RD_STATUS_CLR_MASK    (0x00000001)
#define MMRF_BSI_MM_IMM_MD2_READ_STATUS_CLR_MD2_RFIC1_IMM_RD_STATUS_CLR_BIT     (0x00000001)

#define MMRF_BSI_MM_IMM_MD2_READ_STATUS_MD2_MIPI4_IMM_RD_RDY_LSB                (7)
#define MMRF_BSI_MM_IMM_MD2_READ_STATUS_MD2_MIPI4_IMM_RD_RDY_WIDTH              (1)
#define MMRF_BSI_MM_IMM_MD2_READ_STATUS_MD2_MIPI4_IMM_RD_RDY_MASK               (0x00000080)
#define MMRF_BSI_MM_IMM_MD2_READ_STATUS_MD2_MIPI4_IMM_RD_RDY_BIT                (0x00000080)

#define MMRF_BSI_MM_IMM_MD2_READ_STATUS_MD2_MIPI3_IMM_RD_RDY_LSB                (6)
#define MMRF_BSI_MM_IMM_MD2_READ_STATUS_MD2_MIPI3_IMM_RD_RDY_WIDTH              (1)
#define MMRF_BSI_MM_IMM_MD2_READ_STATUS_MD2_MIPI3_IMM_RD_RDY_MASK               (0x00000040)
#define MMRF_BSI_MM_IMM_MD2_READ_STATUS_MD2_MIPI3_IMM_RD_RDY_BIT                (0x00000040)

#define MMRF_BSI_MM_IMM_MD2_READ_STATUS_MD2_MIPI2_IMM_RD_RDY_LSB                (5)
#define MMRF_BSI_MM_IMM_MD2_READ_STATUS_MD2_MIPI2_IMM_RD_RDY_WIDTH              (1)
#define MMRF_BSI_MM_IMM_MD2_READ_STATUS_MD2_MIPI2_IMM_RD_RDY_MASK               (0x00000020)
#define MMRF_BSI_MM_IMM_MD2_READ_STATUS_MD2_MIPI2_IMM_RD_RDY_BIT                (0x00000020)

#define MMRF_BSI_MM_IMM_MD2_READ_STATUS_MD2_MIPI1_IMM_RD_RDY_LSB                (4)
#define MMRF_BSI_MM_IMM_MD2_READ_STATUS_MD2_MIPI1_IMM_RD_RDY_WIDTH              (1)
#define MMRF_BSI_MM_IMM_MD2_READ_STATUS_MD2_MIPI1_IMM_RD_RDY_MASK               (0x00000010)
#define MMRF_BSI_MM_IMM_MD2_READ_STATUS_MD2_MIPI1_IMM_RD_RDY_BIT                (0x00000010)

#define MMRF_BSI_MM_IMM_MD2_READ_STATUS_MD2_MIPI0_IMM_RD_RDY_LSB                (3)
#define MMRF_BSI_MM_IMM_MD2_READ_STATUS_MD2_MIPI0_IMM_RD_RDY_WIDTH              (1)
#define MMRF_BSI_MM_IMM_MD2_READ_STATUS_MD2_MIPI0_IMM_RD_RDY_MASK               (0x00000008)
#define MMRF_BSI_MM_IMM_MD2_READ_STATUS_MD2_MIPI0_IMM_RD_RDY_BIT                (0x00000008)

#define MMRF_BSI_MM_IMM_MD2_READ_STATUS_MD2_PMIC_IMM_RD_RDY_LSB                 (2)
#define MMRF_BSI_MM_IMM_MD2_READ_STATUS_MD2_PMIC_IMM_RD_RDY_WIDTH               (1)
#define MMRF_BSI_MM_IMM_MD2_READ_STATUS_MD2_PMIC_IMM_RD_RDY_MASK                (0x00000004)
#define MMRF_BSI_MM_IMM_MD2_READ_STATUS_MD2_PMIC_IMM_RD_RDY_BIT                 (0x00000004)

#define MMRF_BSI_MM_IMM_MD2_READ_STATUS_MD2_RFIC2_IMM_RD_RDY_LSB                (1)
#define MMRF_BSI_MM_IMM_MD2_READ_STATUS_MD2_RFIC2_IMM_RD_RDY_WIDTH              (1)
#define MMRF_BSI_MM_IMM_MD2_READ_STATUS_MD2_RFIC2_IMM_RD_RDY_MASK               (0x00000002)
#define MMRF_BSI_MM_IMM_MD2_READ_STATUS_MD2_RFIC2_IMM_RD_RDY_BIT                (0x00000002)

#define MMRF_BSI_MM_IMM_MD2_READ_STATUS_MD2_RFIC1_IMM_RD_RDY_LSB                (0)
#define MMRF_BSI_MM_IMM_MD2_READ_STATUS_MD2_RFIC1_IMM_RD_RDY_WIDTH              (1)
#define MMRF_BSI_MM_IMM_MD2_READ_STATUS_MD2_RFIC1_IMM_RD_RDY_MASK               (0x00000001)
#define MMRF_BSI_MM_IMM_MD2_READ_STATUS_MD2_RFIC1_IMM_RD_RDY_BIT                (0x00000001)

#define MMRF_BSI_MM_IMM_MD3_READ_STATUS_CLR_MD3_MIPI4_IMM_RD_STATUS_CLR_LSB     (7)
#define MMRF_BSI_MM_IMM_MD3_READ_STATUS_CLR_MD3_MIPI4_IMM_RD_STATUS_CLR_WIDTH   (1)
#define MMRF_BSI_MM_IMM_MD3_READ_STATUS_CLR_MD3_MIPI4_IMM_RD_STATUS_CLR_MASK    (0x00000080)
#define MMRF_BSI_MM_IMM_MD3_READ_STATUS_CLR_MD3_MIPI4_IMM_RD_STATUS_CLR_BIT     (0x00000080)

#define MMRF_BSI_MM_IMM_MD3_READ_STATUS_CLR_MD3_MIPI3_IMM_RD_STATUS_CLR_LSB     (6)
#define MMRF_BSI_MM_IMM_MD3_READ_STATUS_CLR_MD3_MIPI3_IMM_RD_STATUS_CLR_WIDTH   (1)
#define MMRF_BSI_MM_IMM_MD3_READ_STATUS_CLR_MD3_MIPI3_IMM_RD_STATUS_CLR_MASK    (0x00000040)
#define MMRF_BSI_MM_IMM_MD3_READ_STATUS_CLR_MD3_MIPI3_IMM_RD_STATUS_CLR_BIT     (0x00000040)

#define MMRF_BSI_MM_IMM_MD3_READ_STATUS_CLR_MD3_MIPI2_IMM_RD_STATUS_CLR_LSB     (5)
#define MMRF_BSI_MM_IMM_MD3_READ_STATUS_CLR_MD3_MIPI2_IMM_RD_STATUS_CLR_WIDTH   (1)
#define MMRF_BSI_MM_IMM_MD3_READ_STATUS_CLR_MD3_MIPI2_IMM_RD_STATUS_CLR_MASK    (0x00000020)
#define MMRF_BSI_MM_IMM_MD3_READ_STATUS_CLR_MD3_MIPI2_IMM_RD_STATUS_CLR_BIT     (0x00000020)

#define MMRF_BSI_MM_IMM_MD3_READ_STATUS_CLR_MD3_MIPI1_IMM_RD_STATUS_CLR_LSB     (4)
#define MMRF_BSI_MM_IMM_MD3_READ_STATUS_CLR_MD3_MIPI1_IMM_RD_STATUS_CLR_WIDTH   (1)
#define MMRF_BSI_MM_IMM_MD3_READ_STATUS_CLR_MD3_MIPI1_IMM_RD_STATUS_CLR_MASK    (0x00000010)
#define MMRF_BSI_MM_IMM_MD3_READ_STATUS_CLR_MD3_MIPI1_IMM_RD_STATUS_CLR_BIT     (0x00000010)

#define MMRF_BSI_MM_IMM_MD3_READ_STATUS_CLR_MD3_MIPI0_IMM_RD_STATUS_CLR_LSB     (3)
#define MMRF_BSI_MM_IMM_MD3_READ_STATUS_CLR_MD3_MIPI0_IMM_RD_STATUS_CLR_WIDTH   (1)
#define MMRF_BSI_MM_IMM_MD3_READ_STATUS_CLR_MD3_MIPI0_IMM_RD_STATUS_CLR_MASK    (0x00000008)
#define MMRF_BSI_MM_IMM_MD3_READ_STATUS_CLR_MD3_MIPI0_IMM_RD_STATUS_CLR_BIT     (0x00000008)

#define MMRF_BSI_MM_IMM_MD3_READ_STATUS_CLR_MD3_PMIC_IMM_RD_STATUS_CLR_LSB      (2)
#define MMRF_BSI_MM_IMM_MD3_READ_STATUS_CLR_MD3_PMIC_IMM_RD_STATUS_CLR_WIDTH    (1)
#define MMRF_BSI_MM_IMM_MD3_READ_STATUS_CLR_MD3_PMIC_IMM_RD_STATUS_CLR_MASK     (0x00000004)
#define MMRF_BSI_MM_IMM_MD3_READ_STATUS_CLR_MD3_PMIC_IMM_RD_STATUS_CLR_BIT      (0x00000004)

#define MMRF_BSI_MM_IMM_MD3_READ_STATUS_CLR_MD3_RFIC2_IMM_RD_STATUS_CLR_LSB     (1)
#define MMRF_BSI_MM_IMM_MD3_READ_STATUS_CLR_MD3_RFIC2_IMM_RD_STATUS_CLR_WIDTH   (1)
#define MMRF_BSI_MM_IMM_MD3_READ_STATUS_CLR_MD3_RFIC2_IMM_RD_STATUS_CLR_MASK    (0x00000002)
#define MMRF_BSI_MM_IMM_MD3_READ_STATUS_CLR_MD3_RFIC2_IMM_RD_STATUS_CLR_BIT     (0x00000002)

#define MMRF_BSI_MM_IMM_MD3_READ_STATUS_CLR_MD3_RFIC1_IMM_RD_STATUS_CLR_LSB     (0)
#define MMRF_BSI_MM_IMM_MD3_READ_STATUS_CLR_MD3_RFIC1_IMM_RD_STATUS_CLR_WIDTH   (1)
#define MMRF_BSI_MM_IMM_MD3_READ_STATUS_CLR_MD3_RFIC1_IMM_RD_STATUS_CLR_MASK    (0x00000001)
#define MMRF_BSI_MM_IMM_MD3_READ_STATUS_CLR_MD3_RFIC1_IMM_RD_STATUS_CLR_BIT     (0x00000001)

#define MMRF_BSI_MM_IMM_MD3_READ_STATUS_MD3_MIPI4_IMM_RD_RDY_LSB                (7)
#define MMRF_BSI_MM_IMM_MD3_READ_STATUS_MD3_MIPI4_IMM_RD_RDY_WIDTH              (1)
#define MMRF_BSI_MM_IMM_MD3_READ_STATUS_MD3_MIPI4_IMM_RD_RDY_MASK               (0x00000080)
#define MMRF_BSI_MM_IMM_MD3_READ_STATUS_MD3_MIPI4_IMM_RD_RDY_BIT                (0x00000080)

#define MMRF_BSI_MM_IMM_MD3_READ_STATUS_MD3_MIPI3_IMM_RD_RDY_LSB                (6)
#define MMRF_BSI_MM_IMM_MD3_READ_STATUS_MD3_MIPI3_IMM_RD_RDY_WIDTH              (1)
#define MMRF_BSI_MM_IMM_MD3_READ_STATUS_MD3_MIPI3_IMM_RD_RDY_MASK               (0x00000040)
#define MMRF_BSI_MM_IMM_MD3_READ_STATUS_MD3_MIPI3_IMM_RD_RDY_BIT                (0x00000040)

#define MMRF_BSI_MM_IMM_MD3_READ_STATUS_MD3_MIPI2_IMM_RD_RDY_LSB                (5)
#define MMRF_BSI_MM_IMM_MD3_READ_STATUS_MD3_MIPI2_IMM_RD_RDY_WIDTH              (1)
#define MMRF_BSI_MM_IMM_MD3_READ_STATUS_MD3_MIPI2_IMM_RD_RDY_MASK               (0x00000020)
#define MMRF_BSI_MM_IMM_MD3_READ_STATUS_MD3_MIPI2_IMM_RD_RDY_BIT                (0x00000020)

#define MMRF_BSI_MM_IMM_MD3_READ_STATUS_MD3_MIPI1_IMM_RD_RDY_LSB                (4)
#define MMRF_BSI_MM_IMM_MD3_READ_STATUS_MD3_MIPI1_IMM_RD_RDY_WIDTH              (1)
#define MMRF_BSI_MM_IMM_MD3_READ_STATUS_MD3_MIPI1_IMM_RD_RDY_MASK               (0x00000010)
#define MMRF_BSI_MM_IMM_MD3_READ_STATUS_MD3_MIPI1_IMM_RD_RDY_BIT                (0x00000010)

#define MMRF_BSI_MM_IMM_MD3_READ_STATUS_MD3_MIPI0_IMM_RD_RDY_LSB                (3)
#define MMRF_BSI_MM_IMM_MD3_READ_STATUS_MD3_MIPI0_IMM_RD_RDY_WIDTH              (1)
#define MMRF_BSI_MM_IMM_MD3_READ_STATUS_MD3_MIPI0_IMM_RD_RDY_MASK               (0x00000008)
#define MMRF_BSI_MM_IMM_MD3_READ_STATUS_MD3_MIPI0_IMM_RD_RDY_BIT                (0x00000008)

#define MMRF_BSI_MM_IMM_MD3_READ_STATUS_MD3_PMIC_IMM_RD_RDY_LSB                 (2)
#define MMRF_BSI_MM_IMM_MD3_READ_STATUS_MD3_PMIC_IMM_RD_RDY_WIDTH               (1)
#define MMRF_BSI_MM_IMM_MD3_READ_STATUS_MD3_PMIC_IMM_RD_RDY_MASK                (0x00000004)
#define MMRF_BSI_MM_IMM_MD3_READ_STATUS_MD3_PMIC_IMM_RD_RDY_BIT                 (0x00000004)

#define MMRF_BSI_MM_IMM_MD3_READ_STATUS_MD3_RFIC2_IMM_RD_RDY_LSB                (1)
#define MMRF_BSI_MM_IMM_MD3_READ_STATUS_MD3_RFIC2_IMM_RD_RDY_WIDTH              (1)
#define MMRF_BSI_MM_IMM_MD3_READ_STATUS_MD3_RFIC2_IMM_RD_RDY_MASK               (0x00000002)
#define MMRF_BSI_MM_IMM_MD3_READ_STATUS_MD3_RFIC2_IMM_RD_RDY_BIT                (0x00000002)

#define MMRF_BSI_MM_IMM_MD3_READ_STATUS_MD3_RFIC1_IMM_RD_RDY_LSB                (0)
#define MMRF_BSI_MM_IMM_MD3_READ_STATUS_MD3_RFIC1_IMM_RD_RDY_WIDTH              (1)
#define MMRF_BSI_MM_IMM_MD3_READ_STATUS_MD3_RFIC1_IMM_RD_RDY_MASK               (0x00000001)
#define MMRF_BSI_MM_IMM_MD3_READ_STATUS_MD3_RFIC1_IMM_RD_RDY_BIT                (0x00000001)

#define MMRF_BSI_MM_EVENT_OFFSET_OFFSET_TIME_LSB                                (0)
#define MMRF_BSI_MM_EVENT_OFFSET_OFFSET_TIME_WIDTH                              (20)
#define MMRF_BSI_MM_EVENT_OFFSET_OFFSET_TIME_MASK                               (0x000FFFFF)

#define MMRF_BSI_MM_EVENT_CON_GLO_OFST_SEL_LSB                                  (31)
#define MMRF_BSI_MM_EVENT_CON_GLO_OFST_SEL_WIDTH                                (1)
#define MMRF_BSI_MM_EVENT_CON_GLO_OFST_SEL_MASK                                 (0x80000000)
#define MMRF_BSI_MM_EVENT_CON_GLO_OFST_SEL_BIT                                  (0x80000000)

#define MMRF_BSI_MM_EVENT_CON_STOP_ADDR_LSB                                     (16)
#define MMRF_BSI_MM_EVENT_CON_STOP_ADDR_WIDTH                                   (7)
#define MMRF_BSI_MM_EVENT_CON_STOP_ADDR_MASK                                    (0x007F0000)

#define MMRF_BSI_MM_EVENT_CON_CS_SEL_LSB                                        (15)
#define MMRF_BSI_MM_EVENT_CON_CS_SEL_WIDTH                                      (1)
#define MMRF_BSI_MM_EVENT_CON_CS_SEL_MASK                                       (0x00008000)
#define MMRF_BSI_MM_EVENT_CON_CS_SEL_BIT                                        (0x00008000)

#define MMRF_BSI_MM_EVENT_CON_START_ADDR_LSB                                    (0)
#define MMRF_BSI_MM_EVENT_CON_START_ADDR_WIDTH                                  (7)
#define MMRF_BSI_MM_EVENT_CON_START_ADDR_MASK                                   (0x0000007F)

#define MMRF_BSI_MM_RFPOR_DATA_RFPOR_DATA_LSB                                   (0)
#define MMRF_BSI_MM_RFPOR_DATA_RFPOR_DATA_WIDTH                                 (32)
#define MMRF_BSI_MM_RFPOR_DATA_RFPOR_DATA_MASK                                  (0xFFFFFFFF)

#define MMRF_BSI_MM_RFPOR_MIPI_CONF_RFPOR_MIPI_LOCK_LSB                         (24)
#define MMRF_BSI_MM_RFPOR_MIPI_CONF_RFPOR_MIPI_LOCK_WIDTH                       (1)
#define MMRF_BSI_MM_RFPOR_MIPI_CONF_RFPOR_MIPI_LOCK_MASK                        (0x01000000)
#define MMRF_BSI_MM_RFPOR_MIPI_CONF_RFPOR_MIPI_LOCK_BIT                         (0x01000000)

#define MMRF_BSI_MM_RFPOR_MIPI_CONF_RFPOR_MIPI_RLEN_LSB                         (16)
#define MMRF_BSI_MM_RFPOR_MIPI_CONF_RFPOR_MIPI_RLEN_WIDTH                       (6)
#define MMRF_BSI_MM_RFPOR_MIPI_CONF_RFPOR_MIPI_RLEN_MASK                        (0x003F0000)

#define MMRF_BSI_MM_RFPOR_MIPI_CONF_RFPOR_MIPI_WLEN_LSB                         (8)
#define MMRF_BSI_MM_RFPOR_MIPI_CONF_RFPOR_MIPI_WLEN_WIDTH                       (5)
#define MMRF_BSI_MM_RFPOR_MIPI_CONF_RFPOR_MIPI_WLEN_MASK                        (0x00001F00)

#define MMRF_BSI_MM_RFPOR_MIPI_CONF_RFPOR_PORT_SEL_LSB                          (0)
#define MMRF_BSI_MM_RFPOR_MIPI_CONF_RFPOR_PORT_SEL_WIDTH                        (4)
#define MMRF_BSI_MM_RFPOR_MIPI_CONF_RFPOR_PORT_SEL_MASK                         (0x0000000F)

/*=================================================================================================================================*/
#define MMRF_BPI_TOP_OUT_OR_3100_BPI_TOP_OUT_OR_3100_LSB                        (0)
#define MMRF_BPI_TOP_OUT_OR_3100_BPI_TOP_OUT_OR_3100_WIDTH                      (32)
#define MMRF_BPI_TOP_OUT_OR_3100_BPI_TOP_OUT_OR_3100_MASK                       (0xFFFFFFFF)

#define MMRF_BPI_TOP_OUT_OR_4732_BPI_TOP_OUT_OR_4732_LSB                        (0)
#define MMRF_BPI_TOP_OUT_OR_4732_BPI_TOP_OUT_OR_4732_WIDTH                      (16)
#define MMRF_BPI_TOP_OUT_OR_4732_BPI_TOP_OUT_OR_4732_MASK                       (0x0000FFFF)

#define MMRF_BPI_TOP_OUT_AND_3100_BPI_TOP_OUT_AND_3100_LSB                      (0)
#define MMRF_BPI_TOP_OUT_AND_3100_BPI_TOP_OUT_AND_3100_WIDTH                    (32)
#define MMRF_BPI_TOP_OUT_AND_3100_BPI_TOP_OUT_AND_3100_MASK                     (0xFFFFFFFF)

#define MMRF_BPI_TOP_OUT_AND_4732_BPI_TOP_OUT_AND_4732_LSB                      (0)
#define MMRF_BPI_TOP_OUT_AND_4732_BPI_TOP_OUT_AND_4732_WIDTH                    (16)
#define MMRF_BPI_TOP_OUT_AND_4732_BPI_TOP_OUT_AND_4732_MASK                     (0x0000FFFF)

#define MMRF_BPI_TOP_ENABLE_MD1_G_3100_BPI_TOP_ENABLE_MD1_G_3100_LSB            (0)
#define MMRF_BPI_TOP_ENABLE_MD1_G_3100_BPI_TOP_ENABLE_MD1_G_3100_WIDTH          (32)
#define MMRF_BPI_TOP_ENABLE_MD1_G_3100_BPI_TOP_ENABLE_MD1_G_3100_MASK           (0xFFFFFFFF)

#define MMRF_BPI_TOP_ENABLE_MD1_G_4732_BPI_TOP_ENABLE_MD1_G_4732_LSB            (0)
#define MMRF_BPI_TOP_ENABLE_MD1_G_4732_BPI_TOP_ENABLE_MD1_G_4732_WIDTH          (16)
#define MMRF_BPI_TOP_ENABLE_MD1_G_4732_BPI_TOP_ENABLE_MD1_G_4732_MASK           (0x0000FFFF)

#define MMRF_BPI_TOP_ENABLE_MD1_W_3100_BPI_TOP_ENABLE_MD1_W_3100_LSB            (0)
#define MMRF_BPI_TOP_ENABLE_MD1_W_3100_BPI_TOP_ENABLE_MD1_W_3100_WIDTH          (32)
#define MMRF_BPI_TOP_ENABLE_MD1_W_3100_BPI_TOP_ENABLE_MD1_W_3100_MASK           (0xFFFFFFFF)

#define MMRF_BPI_TOP_ENABLE_MD1_W_4732_BPI_TOP_ENABLE_MD1_W_4732_LSB            (0)
#define MMRF_BPI_TOP_ENABLE_MD1_W_4732_BPI_TOP_ENABLE_MD1_W_4732_WIDTH          (16)
#define MMRF_BPI_TOP_ENABLE_MD1_W_4732_BPI_TOP_ENABLE_MD1_W_4732_MASK           (0x0000FFFF)

#define MMRF_BPI_TOP_ENABLE_MD1_T_3100_BPI_TOP_ENABLE_MD1_T_3100_LSB            (0)
#define MMRF_BPI_TOP_ENABLE_MD1_T_3100_BPI_TOP_ENABLE_MD1_T_3100_WIDTH          (32)
#define MMRF_BPI_TOP_ENABLE_MD1_T_3100_BPI_TOP_ENABLE_MD1_T_3100_MASK           (0xFFFFFFFF)

#define MMRF_BPI_TOP_ENABLE_MD1_T_4732_BPI_TOP_ENABLE_MD1_T_4732_LSB            (0)
#define MMRF_BPI_TOP_ENABLE_MD1_T_4732_BPI_TOP_ENABLE_MD1_T_4732_WIDTH          (16)
#define MMRF_BPI_TOP_ENABLE_MD1_T_4732_BPI_TOP_ENABLE_MD1_T_4732_MASK           (0x0000FFFF)

#define MMRF_BPI_TOP_ENABLE_MD1_L_3100_BPI_TOP_ENABLE_MD1_L_3100_LSB            (0)
#define MMRF_BPI_TOP_ENABLE_MD1_L_3100_BPI_TOP_ENABLE_MD1_L_3100_WIDTH          (32)
#define MMRF_BPI_TOP_ENABLE_MD1_L_3100_BPI_TOP_ENABLE_MD1_L_3100_MASK           (0xFFFFFFFF)

#define MMRF_BPI_TOP_ENABLE_MD1_L_4732_BPI_TOP_ENABLE_MD1_L_4732_LSB            (0)
#define MMRF_BPI_TOP_ENABLE_MD1_L_4732_BPI_TOP_ENABLE_MD1_L_4732_WIDTH          (16)
#define MMRF_BPI_TOP_ENABLE_MD1_L_4732_BPI_TOP_ENABLE_MD1_L_4732_MASK           (0x0000FFFF)

#define MMRF_BPI_TOP_ENABLE_MD2_G_3100_BPI_TOP_ENABLE_MD2_G_3100_LSB            (0)
#define MMRF_BPI_TOP_ENABLE_MD2_G_3100_BPI_TOP_ENABLE_MD2_G_3100_WIDTH          (32)
#define MMRF_BPI_TOP_ENABLE_MD2_G_3100_BPI_TOP_ENABLE_MD2_G_3100_MASK           (0xFFFFFFFF)

#define MMRF_BPI_TOP_ENABLE_MD2_G_4732_BPI_TOP_ENABLE_MD2_G_4732_LSB            (0)
#define MMRF_BPI_TOP_ENABLE_MD2_G_4732_BPI_TOP_ENABLE_MD2_G_4732_WIDTH          (16)
#define MMRF_BPI_TOP_ENABLE_MD2_G_4732_BPI_TOP_ENABLE_MD2_G_4732_MASK           (0x0000FFFF)

#define MMRF_BPI_TOP_ENABLE_MD2_W_3100_BPI_TOP_ENABLE_MD2_W_3100_LSB            (0)
#define MMRF_BPI_TOP_ENABLE_MD2_W_3100_BPI_TOP_ENABLE_MD2_W_3100_WIDTH          (32)
#define MMRF_BPI_TOP_ENABLE_MD2_W_3100_BPI_TOP_ENABLE_MD2_W_3100_MASK           (0xFFFFFFFF)

#define MMRF_BPI_TOP_ENABLE_MD2_W_4732_BPI_TOP_ENABLE_MD2_W_4732_LSB            (0)
#define MMRF_BPI_TOP_ENABLE_MD2_W_4732_BPI_TOP_ENABLE_MD2_W_4732_WIDTH          (16)
#define MMRF_BPI_TOP_ENABLE_MD2_W_4732_BPI_TOP_ENABLE_MD2_W_4732_MASK           (0x0000FFFF)

#define MMRF_BPI_TOP_ENABLE_MD3_C_3100_BPI_TOP_ENABLE_MD3_C_3100_LSB            (0)
#define MMRF_BPI_TOP_ENABLE_MD3_C_3100_BPI_TOP_ENABLE_MD3_C_3100_WIDTH          (32)
#define MMRF_BPI_TOP_ENABLE_MD3_C_3100_BPI_TOP_ENABLE_MD3_C_3100_MASK           (0xFFFFFFFF)

#define MMRF_BPI_TOP_ENABLE_MD3_C_4732_BPI_TOP_ENABLE_MD3_C_4732_LSB            (0)
#define MMRF_BPI_TOP_ENABLE_MD3_C_4732_BPI_TOP_ENABLE_MD3_C_4732_WIDTH          (16)
#define MMRF_BPI_TOP_ENABLE_MD3_C_4732_BPI_TOP_ENABLE_MD3_C_4732_MASK           (0x0000FFFF)

#define MMRF_BPI_TOP_CONFLICT_FLAG_MD3_C_WINDOW_LSB                             (7)
#define MMRF_BPI_TOP_CONFLICT_FLAG_MD3_C_WINDOW_WIDTH                           (1)
#define MMRF_BPI_TOP_CONFLICT_FLAG_MD3_C_WINDOW_MASK                            (0x00000080)
#define MMRF_BPI_TOP_CONFLICT_FLAG_MD3_C_WINDOW_BIT                             (0x00000080)

#define MMRF_BPI_TOP_CONFLICT_FLAG_MD2_W_WINDOW_LSB                             (6)
#define MMRF_BPI_TOP_CONFLICT_FLAG_MD2_W_WINDOW_WIDTH                           (1)
#define MMRF_BPI_TOP_CONFLICT_FLAG_MD2_W_WINDOW_MASK                            (0x00000040)
#define MMRF_BPI_TOP_CONFLICT_FLAG_MD2_W_WINDOW_BIT                             (0x00000040)

#define MMRF_BPI_TOP_CONFLICT_FLAG_MD2_G_WINDOW_LSB                             (5)
#define MMRF_BPI_TOP_CONFLICT_FLAG_MD2_G_WINDOW_WIDTH                           (1)
#define MMRF_BPI_TOP_CONFLICT_FLAG_MD2_G_WINDOW_MASK                            (0x00000020)
#define MMRF_BPI_TOP_CONFLICT_FLAG_MD2_G_WINDOW_BIT                             (0x00000020)

#define MMRF_BPI_TOP_CONFLICT_FLAG_MD1_L_WINDOW_LSB                             (4)
#define MMRF_BPI_TOP_CONFLICT_FLAG_MD1_L_WINDOW_WIDTH                           (1)
#define MMRF_BPI_TOP_CONFLICT_FLAG_MD1_L_WINDOW_MASK                            (0x00000010)
#define MMRF_BPI_TOP_CONFLICT_FLAG_MD1_L_WINDOW_BIT                             (0x00000010)

#define MMRF_BPI_TOP_CONFLICT_FLAG_MD1_T_WINDOW_LSB                             (3)
#define MMRF_BPI_TOP_CONFLICT_FLAG_MD1_T_WINDOW_WIDTH                           (1)
#define MMRF_BPI_TOP_CONFLICT_FLAG_MD1_T_WINDOW_MASK                            (0x00000008)
#define MMRF_BPI_TOP_CONFLICT_FLAG_MD1_T_WINDOW_BIT                             (0x00000008)

#define MMRF_BPI_TOP_CONFLICT_FLAG_MD1_W_WINDOW_LSB                             (2)
#define MMRF_BPI_TOP_CONFLICT_FLAG_MD1_W_WINDOW_WIDTH                           (1)
#define MMRF_BPI_TOP_CONFLICT_FLAG_MD1_W_WINDOW_MASK                            (0x00000004)
#define MMRF_BPI_TOP_CONFLICT_FLAG_MD1_W_WINDOW_BIT                             (0x00000004)

#define MMRF_BPI_TOP_CONFLICT_FLAG_MD1_G_WINDOW_LSB                             (1)
#define MMRF_BPI_TOP_CONFLICT_FLAG_MD1_G_WINDOW_WIDTH                           (1)
#define MMRF_BPI_TOP_CONFLICT_FLAG_MD1_G_WINDOW_MASK                            (0x00000002)
#define MMRF_BPI_TOP_CONFLICT_FLAG_MD1_G_WINDOW_BIT                             (0x00000002)

#define MMRF_BPI_TOP_CONFLICT_FLAG_BPI_TOP_CONFLICT_FLAG_LSB                    (0)
#define MMRF_BPI_TOP_CONFLICT_FLAG_BPI_TOP_CONFLICT_FLAG_WIDTH                  (1)
#define MMRF_BPI_TOP_CONFLICT_FLAG_BPI_TOP_CONFLICT_FLAG_MASK                   (0x00000001)
#define MMRF_BPI_TOP_CONFLICT_FLAG_BPI_TOP_CONFLICT_FLAG_BIT                    (0x00000001)

#define MMRF_BPI_TOP_MD1_G_CONFLICT_BUS_DATA_3100_BPI_TOP_MD1_G_CONFLICT_BUS_DATA_3100_LSB (0)
#define MMRF_BPI_TOP_MD1_G_CONFLICT_BUS_DATA_3100_BPI_TOP_MD1_G_CONFLICT_BUS_DATA_3100_WIDTH (32)
#define MMRF_BPI_TOP_MD1_G_CONFLICT_BUS_DATA_3100_BPI_TOP_MD1_G_CONFLICT_BUS_DATA_3100_MASK (0xFFFFFFFF)

#define MMRF_BPI_TOP_MD1_G_CONFLICT_BUS_DATA_4732_BPI_TOP_MD1_G_CONFLICT_BUS_DATA_4732_LSB (0)
#define MMRF_BPI_TOP_MD1_G_CONFLICT_BUS_DATA_4732_BPI_TOP_MD1_G_CONFLICT_BUS_DATA_4732_WIDTH (16)
#define MMRF_BPI_TOP_MD1_G_CONFLICT_BUS_DATA_4732_BPI_TOP_MD1_G_CONFLICT_BUS_DATA_4732_MASK (0x0000FFFF)

#define MMRF_BPI_TOP_MD1_W_CONFLICT_BUS_DATA_3100_BPI_TOP_MD1_W_CONFLICT_BUS_DATA_3100_LSB (0)
#define MMRF_BPI_TOP_MD1_W_CONFLICT_BUS_DATA_3100_BPI_TOP_MD1_W_CONFLICT_BUS_DATA_3100_WIDTH (32)
#define MMRF_BPI_TOP_MD1_W_CONFLICT_BUS_DATA_3100_BPI_TOP_MD1_W_CONFLICT_BUS_DATA_3100_MASK (0xFFFFFFFF)

#define MMRF_BPI_TOP_MD1_W_CONFLICT_BUS_DATA_4732_BPI_TOP_MD1_W_CONFLICT_BUS_DATA_4732_LSB (0)
#define MMRF_BPI_TOP_MD1_W_CONFLICT_BUS_DATA_4732_BPI_TOP_MD1_W_CONFLICT_BUS_DATA_4732_WIDTH (16)
#define MMRF_BPI_TOP_MD1_W_CONFLICT_BUS_DATA_4732_BPI_TOP_MD1_W_CONFLICT_BUS_DATA_4732_MASK (0x0000FFFF)

#define MMRF_BPI_TOP_MD1_T_CONFLICT_BUS_DATA_3100_BPI_TOP_MD1_T_CONFLICT_BUS_DATA_3100_LSB (0)
#define MMRF_BPI_TOP_MD1_T_CONFLICT_BUS_DATA_3100_BPI_TOP_MD1_T_CONFLICT_BUS_DATA_3100_WIDTH (32)
#define MMRF_BPI_TOP_MD1_T_CONFLICT_BUS_DATA_3100_BPI_TOP_MD1_T_CONFLICT_BUS_DATA_3100_MASK (0xFFFFFFFF)

#define MMRF_BPI_TOP_MD1_T_CONFLICT_BUS_DATA_4732_BPI_TOP_MD1_T_CONFLICT_BUS_DATA_4732_LSB (0)
#define MMRF_BPI_TOP_MD1_T_CONFLICT_BUS_DATA_4732_BPI_TOP_MD1_T_CONFLICT_BUS_DATA_4732_WIDTH (16)
#define MMRF_BPI_TOP_MD1_T_CONFLICT_BUS_DATA_4732_BPI_TOP_MD1_T_CONFLICT_BUS_DATA_4732_MASK (0x0000FFFF)

#define MMRF_BPI_TOP_MD1_L_CONFLICT_BUS_DATA_3100_BPI_TOP_MD1_L_CONFLICT_BUS_DATA_3100_LSB (0)
#define MMRF_BPI_TOP_MD1_L_CONFLICT_BUS_DATA_3100_BPI_TOP_MD1_L_CONFLICT_BUS_DATA_3100_WIDTH (32)
#define MMRF_BPI_TOP_MD1_L_CONFLICT_BUS_DATA_3100_BPI_TOP_MD1_L_CONFLICT_BUS_DATA_3100_MASK (0xFFFFFFFF)

#define MMRF_BPI_TOP_MD1_L_CONFLICT_BUS_DATA_4732_BPI_TOP_MD1_L_CONFLICT_BUS_DATA_4732_LSB (0)
#define MMRF_BPI_TOP_MD1_L_CONFLICT_BUS_DATA_4732_BPI_TOP_MD1_L_CONFLICT_BUS_DATA_4732_WIDTH (16)
#define MMRF_BPI_TOP_MD1_L_CONFLICT_BUS_DATA_4732_BPI_TOP_MD1_L_CONFLICT_BUS_DATA_4732_MASK (0x0000FFFF)

#define MMRF_BPI_TOP_MD2_G_CONFLICT_BUS_DATA_3100_BPI_TOP_MD2_G_CONFLICT_BUS_DATA_3100_LSB (0)
#define MMRF_BPI_TOP_MD2_G_CONFLICT_BUS_DATA_3100_BPI_TOP_MD2_G_CONFLICT_BUS_DATA_3100_WIDTH (32)
#define MMRF_BPI_TOP_MD2_G_CONFLICT_BUS_DATA_3100_BPI_TOP_MD2_G_CONFLICT_BUS_DATA_3100_MASK (0xFFFFFFFF)

#define MMRF_BPI_TOP_MD2_G_CONFLICT_BUS_DATA_4732_BPI_TOP_MD2_G_CONFLICT_BUS_DATA_4732_LSB (0)
#define MMRF_BPI_TOP_MD2_G_CONFLICT_BUS_DATA_4732_BPI_TOP_MD2_G_CONFLICT_BUS_DATA_4732_WIDTH (16)
#define MMRF_BPI_TOP_MD2_G_CONFLICT_BUS_DATA_4732_BPI_TOP_MD2_G_CONFLICT_BUS_DATA_4732_MASK (0x0000FFFF)

#define MMRF_BPI_TOP_MD2_W_CONFLICT_BUS_DATA_3100_BPI_TOP_MD2_W_CONFLICT_BUS_DATA_3100_LSB (0)
#define MMRF_BPI_TOP_MD2_W_CONFLICT_BUS_DATA_3100_BPI_TOP_MD2_W_CONFLICT_BUS_DATA_3100_WIDTH (32)
#define MMRF_BPI_TOP_MD2_W_CONFLICT_BUS_DATA_3100_BPI_TOP_MD2_W_CONFLICT_BUS_DATA_3100_MASK (0xFFFFFFFF)

#define MMRF_BPI_TOP_MD2_W_CONFLICT_BUS_DATA_4732_BPI_TOP_MD2_W_CONFLICT_BUS_DATA_4732_LSB (0)
#define MMRF_BPI_TOP_MD2_W_CONFLICT_BUS_DATA_4732_BPI_TOP_MD2_W_CONFLICT_BUS_DATA_4732_WIDTH (16)
#define MMRF_BPI_TOP_MD2_W_CONFLICT_BUS_DATA_4732_BPI_TOP_MD2_W_CONFLICT_BUS_DATA_4732_MASK (0x0000FFFF)

#define MMRF_BPI_TOP_MD3_C_CONFLICT_BUS_DATA_3100_BPI_TOP_MD3_C_CONFLICT_BUS_DATA_3100_LSB (0)
#define MMRF_BPI_TOP_MD3_C_CONFLICT_BUS_DATA_3100_BPI_TOP_MD3_C_CONFLICT_BUS_DATA_3100_WIDTH (32)
#define MMRF_BPI_TOP_MD3_C_CONFLICT_BUS_DATA_3100_BPI_TOP_MD3_C_CONFLICT_BUS_DATA_3100_MASK (0xFFFFFFFF)

#define MMRF_BPI_TOP_MD3_C_CONFLICT_BUS_DATA_4732_BPI_TOP_MD3_C_CONFLICT_BUS_DATA_4732_LSB (0)
#define MMRF_BPI_TOP_MD3_C_CONFLICT_BUS_DATA_4732_BPI_TOP_MD3_C_CONFLICT_BUS_DATA_4732_WIDTH (16)
#define MMRF_BPI_TOP_MD3_C_CONFLICT_BUS_DATA_4732_BPI_TOP_MD3_C_CONFLICT_BUS_DATA_4732_MASK (0x0000FFFF)

#define MMRF_BPI_TOP_BUS_OUT_3100_BPI_TOP_BUS_OUT_3100_LSB                      (0)
#define MMRF_BPI_TOP_BUS_OUT_3100_BPI_TOP_BUS_OUT_3100_WIDTH                    (32)
#define MMRF_BPI_TOP_BUS_OUT_3100_BPI_TOP_BUS_OUT_3100_MASK                     (0xFFFFFFFF)

#define MMRF_BPI_TOP_BUS_OUT_4732_BPI_TOP_BUS_OUT_4732_LSB                      (0)
#define MMRF_BPI_TOP_BUS_OUT_4732_BPI_TOP_BUS_OUT_4732_WIDTH                    (16)
#define MMRF_BPI_TOP_BUS_OUT_4732_BPI_TOP_BUS_OUT_4732_MASK                     (0x0000FFFF)

#define MMRF_BPI_TOP_MD1_G_DATA_3100_BPI_TOP_MD1_G_DATA_3100_LSB                (0)
#define MMRF_BPI_TOP_MD1_G_DATA_3100_BPI_TOP_MD1_G_DATA_3100_WIDTH              (32)
#define MMRF_BPI_TOP_MD1_G_DATA_3100_BPI_TOP_MD1_G_DATA_3100_MASK               (0xFFFFFFFF)

#define MMRF_BPI_TOP_MD1_G_DATA_4732_BPI_TOP_MD1_G_DATA_4732_LSB                (0)
#define MMRF_BPI_TOP_MD1_G_DATA_4732_BPI_TOP_MD1_G_DATA_4732_WIDTH              (16)
#define MMRF_BPI_TOP_MD1_G_DATA_4732_BPI_TOP_MD1_G_DATA_4732_MASK               (0x0000FFFF)

#define MMRF_BPI_TOP_MD1_W_DATA_3100_BPI_TOP_MD1_W_DATA_3100_LSB                (0)
#define MMRF_BPI_TOP_MD1_W_DATA_3100_BPI_TOP_MD1_W_DATA_3100_WIDTH              (32)
#define MMRF_BPI_TOP_MD1_W_DATA_3100_BPI_TOP_MD1_W_DATA_3100_MASK               (0xFFFFFFFF)

#define MMRF_BPI_TOP_MD1_W_DATA_4732_BPI_TOP_MD1_W_DATA_4732_LSB                (0)
#define MMRF_BPI_TOP_MD1_W_DATA_4732_BPI_TOP_MD1_W_DATA_4732_WIDTH              (16)
#define MMRF_BPI_TOP_MD1_W_DATA_4732_BPI_TOP_MD1_W_DATA_4732_MASK               (0x0000FFFF)

#define MMRF_BPI_TOP_MD1_T_DATA_3100_BPI_TOP_MD1_T_DATA_3100_LSB                (0)
#define MMRF_BPI_TOP_MD1_T_DATA_3100_BPI_TOP_MD1_T_DATA_3100_WIDTH              (32)
#define MMRF_BPI_TOP_MD1_T_DATA_3100_BPI_TOP_MD1_T_DATA_3100_MASK               (0xFFFFFFFF)

#define MMRF_BPI_TOP_MD1_T_DATA_4732_BPI_TOP_MD1_T_DATA_4732_LSB                (0)
#define MMRF_BPI_TOP_MD1_T_DATA_4732_BPI_TOP_MD1_T_DATA_4732_WIDTH              (16)
#define MMRF_BPI_TOP_MD1_T_DATA_4732_BPI_TOP_MD1_T_DATA_4732_MASK               (0x0000FFFF)

#define MMRF_BPI_TOP_MD1_L_DATA_3100_BPI_TOP_MD1_L_DATA_3100_LSB                (0)
#define MMRF_BPI_TOP_MD1_L_DATA_3100_BPI_TOP_MD1_L_DATA_3100_WIDTH              (32)
#define MMRF_BPI_TOP_MD1_L_DATA_3100_BPI_TOP_MD1_L_DATA_3100_MASK               (0xFFFFFFFF)

#define MMRF_BPI_TOP_MD1_L_DATA_4732_BPI_TOP_MD1_L_DATA_4732_LSB                (0)
#define MMRF_BPI_TOP_MD1_L_DATA_4732_BPI_TOP_MD1_L_DATA_4732_WIDTH              (16)
#define MMRF_BPI_TOP_MD1_L_DATA_4732_BPI_TOP_MD1_L_DATA_4732_MASK               (0x0000FFFF)

#define MMRF_BPI_TOP_MD2_G_DATA_3100_BPI_TOP_MD2_G_DATA_3100_LSB                (0)
#define MMRF_BPI_TOP_MD2_G_DATA_3100_BPI_TOP_MD2_G_DATA_3100_WIDTH              (32)
#define MMRF_BPI_TOP_MD2_G_DATA_3100_BPI_TOP_MD2_G_DATA_3100_MASK               (0xFFFFFFFF)

#define MMRF_BPI_TOP_MD2_G_DATA_4732_BPI_TOP_MD2_G_DATA_4732_LSB                (0)
#define MMRF_BPI_TOP_MD2_G_DATA_4732_BPI_TOP_MD2_G_DATA_4732_WIDTH              (16)
#define MMRF_BPI_TOP_MD2_G_DATA_4732_BPI_TOP_MD2_G_DATA_4732_MASK               (0x0000FFFF)

#define MMRF_BPI_TOP_MD2_W_DATA_3100_BPI_TOP_MD2_W_DATA_3100_LSB                (0)
#define MMRF_BPI_TOP_MD2_W_DATA_3100_BPI_TOP_MD2_W_DATA_3100_WIDTH              (32)
#define MMRF_BPI_TOP_MD2_W_DATA_3100_BPI_TOP_MD2_W_DATA_3100_MASK               (0xFFFFFFFF)

#define MMRF_BPI_TOP_MD2_W_DATA_4732_BPI_TOP_MD2_W_DATA_4732_LSB                (0)
#define MMRF_BPI_TOP_MD2_W_DATA_4732_BPI_TOP_MD2_W_DATA_4732_WIDTH              (16)
#define MMRF_BPI_TOP_MD2_W_DATA_4732_BPI_TOP_MD2_W_DATA_4732_MASK               (0x0000FFFF)

#define MMRF_BPI_TOP_MD3_C_DATA_3100_BPI_TOP_MD3_C_DATA_3100_LSB                (0)
#define MMRF_BPI_TOP_MD3_C_DATA_3100_BPI_TOP_MD3_C_DATA_3100_WIDTH              (32)
#define MMRF_BPI_TOP_MD3_C_DATA_3100_BPI_TOP_MD3_C_DATA_3100_MASK               (0xFFFFFFFF)

#define MMRF_BPI_TOP_MD3_C_DATA_4732_BPI_TOP_MD3_C_DATA_4732_LSB                (0)
#define MMRF_BPI_TOP_MD3_C_DATA_4732_BPI_TOP_MD3_C_DATA_4732_WIDTH              (16)
#define MMRF_BPI_TOP_MD3_C_DATA_4732_BPI_TOP_MD3_C_DATA_4732_MASK               (0x0000FFFF)

/*=================================================================================================================================*/
// DFESYS
#define MMRFC_DFESYS_CFG_SLAVE_BUS_CON0_FEC_TX_BUS_SEL_LSB                      (16)
#define MMRFC_DFESYS_CFG_SLAVE_BUS_CON0_FEC_TX_BUS_SEL_WIDTH                    (1)
#define MMRFC_DFESYS_CFG_SLAVE_BUS_CON0_FEC_TX_BUS_SEL_MASK                     (0x00010000)
#define MMRFC_DFESYS_CFG_SLAVE_BUS_CON0_FEC_TX_BUS_SEL_BIT                      (0x00010000)

/*=================================================================================================================================*/
// MMRFC TXK CTRL
#define MMRFC_TXK_CTRL_SW_TRG0_CIM3_FAT_TRG_TGL_LSB                             (9)
#define MMRFC_TXK_CTRL_SW_TRG0_CIM3_FAT_TRG_TGL_WIDTH                           (1)
#define MMRFC_TXK_CTRL_SW_TRG0_CIM3_FAT_TRG_TGL_MASK                            (0x00000200)
#define MMRFC_TXK_CTRL_SW_TRG0_CIM3_FAT_TRG_TGL_BIT                             (0x00000200)

#define MMRFC_TXK_CTRL_SW_TRG0_DPD_FAT_TRG_TGL_LSB                              (8)
#define MMRFC_TXK_CTRL_SW_TRG0_DPD_FAT_TRG_TGL_WIDTH                            (1)
#define MMRFC_TXK_CTRL_SW_TRG0_DPD_FAT_TRG_TGL_MASK                             (0x00000100)
#define MMRFC_TXK_CTRL_SW_TRG0_DPD_FAT_TRG_TGL_BIT                              (0x00000100)

#define MMRFC_TXK_CTRL_SW_TRG0_TDE_FAT_TRG_TGL_LSB                              (7)
#define MMRFC_TXK_CTRL_SW_TRG0_TDE_FAT_TRG_TGL_WIDTH                            (1)
#define MMRFC_TXK_CTRL_SW_TRG0_TDE_FAT_TRG_TGL_MASK                             (0x00000080)
#define MMRFC_TXK_CTRL_SW_TRG0_TDE_FAT_TRG_TGL_BIT                              (0x00000080)

#define MMRFC_TXK_CTRL_SW_TRG0_ETDMA_TRG_TGL_LSB                                (6)
#define MMRFC_TXK_CTRL_SW_TRG0_ETDMA_TRG_TGL_WIDTH                              (1)
#define MMRFC_TXK_CTRL_SW_TRG0_ETDMA_TRG_TGL_MASK                               (0x00000040)
#define MMRFC_TXK_CTRL_SW_TRG0_ETDMA_TRG_TGL_BIT                                (0x00000040)

#define MMRFC_TXK_CTRL_SW_TRG0_TXPDK_TRG_TGL_LSB                                (5)
#define MMRFC_TXK_CTRL_SW_TRG0_TXPDK_TRG_TGL_WIDTH                              (1)
#define MMRFC_TXK_CTRL_SW_TRG0_TXPDK_TRG_TGL_MASK                               (0x00000020)
#define MMRFC_TXK_CTRL_SW_TRG0_TXPDK_TRG_TGL_BIT                                (0x00000020)

#define MMRFC_TXK_CTRL_SW_TRG0_TXRCK_TRG_TGL_LSB                                (4)
#define MMRFC_TXK_CTRL_SW_TRG0_TXRCK_TRG_TGL_WIDTH                              (1)
#define MMRFC_TXK_CTRL_SW_TRG0_TXRCK_TRG_TGL_MASK                               (0x00000010)
#define MMRFC_TXK_CTRL_SW_TRG0_TXRCK_TRG_TGL_BIT                                (0x00000010)

#define MMRFC_TXK_CTRL_SW_TRG0_TXASYMK_TRG_TGL_LSB                              (3)
#define MMRFC_TXK_CTRL_SW_TRG0_TXASYMK_TRG_TGL_WIDTH                            (1)
#define MMRFC_TXK_CTRL_SW_TRG0_TXASYMK_TRG_TGL_MASK                             (0x00000008)
#define MMRFC_TXK_CTRL_SW_TRG0_TXASYMK_TRG_TGL_BIT                              (0x00000008)

#define MMRFC_TXK_CTRL_SW_TRG0_TXFDIQK_TRG_TGL_LSB                              (2)
#define MMRFC_TXK_CTRL_SW_TRG0_TXFDIQK_TRG_TGL_WIDTH                            (1)
#define MMRFC_TXK_CTRL_SW_TRG0_TXFDIQK_TRG_TGL_MASK                             (0x00000004)
#define MMRFC_TXK_CTRL_SW_TRG0_TXFDIQK_TRG_TGL_BIT                              (0x00000004)

#define MMRFC_TXK_CTRL_SW_TRG0_TXK_TRG_TGL_LSB                                  (1)
#define MMRFC_TXK_CTRL_SW_TRG0_TXK_TRG_TGL_WIDTH                                (1)
#define MMRFC_TXK_CTRL_SW_TRG0_TXK_TRG_TGL_MASK                                 (0x00000002)
#define MMRFC_TXK_CTRL_SW_TRG0_TXK_TRG_TGL_BIT                                  (0x00000002)

#define MMRFC_TXK_CTRL_SW_TRG0_DETK_TRG_TGL_LSB                                 (0)
#define MMRFC_TXK_CTRL_SW_TRG0_DETK_TRG_TGL_WIDTH                               (1)
#define MMRFC_TXK_CTRL_SW_TRG0_DETK_TRG_TGL_MASK                                (0x00000001)
#define MMRFC_TXK_CTRL_SW_TRG0_DETK_TRG_TGL_BIT                                 (0x00000001)

#define MMRFC_TXK_CTRL_SW_TRG1_CIM3TRK_TRG_TGL_LSB                              (16)
#define MMRFC_TXK_CTRL_SW_TRG1_CIM3TRK_TRG_TGL_WIDTH                            (1)
#define MMRFC_TXK_CTRL_SW_TRG1_CIM3TRK_TRG_TGL_MASK                             (0x00010000)
#define MMRFC_TXK_CTRL_SW_TRG1_CIM3TRK_TRG_TGL_BIT                              (0x00010000)

#define MMRFC_TXK_CTRL_SW_TRG1_DPDTRK_TRG_TGL_LSB                               (15)
#define MMRFC_TXK_CTRL_SW_TRG1_DPDTRK_TRG_TGL_WIDTH                             (1)
#define MMRFC_TXK_CTRL_SW_TRG1_DPDTRK_TRG_TGL_MASK                              (0x00008000)
#define MMRFC_TXK_CTRL_SW_TRG1_DPDTRK_TRG_TGL_BIT                               (0x00008000)

#define MMRFC_TXK_CTRL_SW_TRG1_DPDTDE_TRG_TGL_LSB                               (14)
#define MMRFC_TXK_CTRL_SW_TRG1_DPDTDE_TRG_TGL_WIDTH                             (1)
#define MMRFC_TXK_CTRL_SW_TRG1_DPDTDE_TRG_TGL_MASK                              (0x00004000)
#define MMRFC_TXK_CTRL_SW_TRG1_DPDTDE_TRG_TGL_BIT                               (0x00004000)

#define MMRFC_TXK_CTRL_SW_TRG1_ETTRK_TRG_TGL_LSB                                (13)
#define MMRFC_TXK_CTRL_SW_TRG1_ETTRK_TRG_TGL_WIDTH                              (1)
#define MMRFC_TXK_CTRL_SW_TRG1_ETTRK_TRG_TGL_MASK                               (0x00002000)
#define MMRFC_TXK_CTRL_SW_TRG1_ETTRK_TRG_TGL_BIT                                (0x00002000)

#define MMRFC_TXK_CTRL_SW_TRG1_ETTDE_TRG_TGL_LSB                                (12)
#define MMRFC_TXK_CTRL_SW_TRG1_ETTDE_TRG_TGL_WIDTH                              (1)
#define MMRFC_TXK_CTRL_SW_TRG1_ETTDE_TRG_TGL_MASK                               (0x00001000)
#define MMRFC_TXK_CTRL_SW_TRG1_ETTDE_TRG_TGL_BIT                                (0x00001000)

#define MMRFC_TXK_CTRL_SW_TRG1_AT1_TRG_TGL_LSB                                  (11)
#define MMRFC_TXK_CTRL_SW_TRG1_AT1_TRG_TGL_WIDTH                                (1)
#define MMRFC_TXK_CTRL_SW_TRG1_AT1_TRG_TGL_MASK                                 (0x00000800)
#define MMRFC_TXK_CTRL_SW_TRG1_AT1_TRG_TGL_BIT                                  (0x00000800)

#define MMRFC_TXK_CTRL_SW_TRG1_AT0_TRG_TGL_LSB                                  (10)
#define MMRFC_TXK_CTRL_SW_TRG1_AT0_TRG_TGL_WIDTH                                (1)
#define MMRFC_TXK_CTRL_SW_TRG1_AT0_TRG_TGL_MASK                                 (0x00000400)
#define MMRFC_TXK_CTRL_SW_TRG1_AT0_TRG_TGL_BIT                                  (0x00000400)

#define MMRFC_TXK_CTRL_SW_TRG1_DDPC_TRG_TGL_LSB                                 (9)
#define MMRFC_TXK_CTRL_SW_TRG1_DDPC_TRG_TGL_WIDTH                               (1)
#define MMRFC_TXK_CTRL_SW_TRG1_DDPC_TRG_TGL_MASK                                (0x00000200)
#define MMRFC_TXK_CTRL_SW_TRG1_DDPC_TRG_TGL_BIT                                 (0x00000200)

#define MMRFC_TXK_CTRL_SW_TRG1_DET_CIM3_FAT_TRG_TGL_LSB                         (8)
#define MMRFC_TXK_CTRL_SW_TRG1_DET_CIM3_FAT_TRG_TGL_WIDTH                       (1)
#define MMRFC_TXK_CTRL_SW_TRG1_DET_CIM3_FAT_TRG_TGL_MASK                        (0x00000100)
#define MMRFC_TXK_CTRL_SW_TRG1_DET_CIM3_FAT_TRG_TGL_BIT                         (0x00000100)

#define MMRFC_TXK_CTRL_SW_TRG1_DET_DPD_FAT_TRG_TGL_LSB                          (7)
#define MMRFC_TXK_CTRL_SW_TRG1_DET_DPD_FAT_TRG_TGL_WIDTH                        (1)
#define MMRFC_TXK_CTRL_SW_TRG1_DET_DPD_FAT_TRG_TGL_MASK                         (0x00000080)
#define MMRFC_TXK_CTRL_SW_TRG1_DET_DPD_FAT_TRG_TGL_BIT                          (0x00000080)

#define MMRFC_TXK_CTRL_SW_TRG1_DET_TDE_FAT_TRG_TGL_LSB                          (6)
#define MMRFC_TXK_CTRL_SW_TRG1_DET_TDE_FAT_TRG_TGL_WIDTH                        (1)
#define MMRFC_TXK_CTRL_SW_TRG1_DET_TDE_FAT_TRG_TGL_MASK                         (0x00000040)
#define MMRFC_TXK_CTRL_SW_TRG1_DET_TDE_FAT_TRG_TGL_BIT                          (0x00000040)

#define MMRFC_TXK_CTRL_SW_TRG1_DET_ETDMA_TRG_TGL_LSB                            (5)
#define MMRFC_TXK_CTRL_SW_TRG1_DET_ETDMA_TRG_TGL_WIDTH                          (1)
#define MMRFC_TXK_CTRL_SW_TRG1_DET_ETDMA_TRG_TGL_MASK                           (0x00000020)
#define MMRFC_TXK_CTRL_SW_TRG1_DET_ETDMA_TRG_TGL_BIT                            (0x00000020)

#define MMRFC_TXK_CTRL_SW_TRG1_DET_TXPDK_TRG_TGL_LSB                            (4)
#define MMRFC_TXK_CTRL_SW_TRG1_DET_TXPDK_TRG_TGL_WIDTH                          (1)
#define MMRFC_TXK_CTRL_SW_TRG1_DET_TXPDK_TRG_TGL_MASK                           (0x00000010)
#define MMRFC_TXK_CTRL_SW_TRG1_DET_TXPDK_TRG_TGL_BIT                            (0x00000010)

#define MMRFC_TXK_CTRL_SW_TRG1_DET_TXRCK_TRG_TGL_LSB                            (3)
#define MMRFC_TXK_CTRL_SW_TRG1_DET_TXRCK_TRG_TGL_WIDTH                          (1)
#define MMRFC_TXK_CTRL_SW_TRG1_DET_TXRCK_TRG_TGL_MASK                           (0x00000008)
#define MMRFC_TXK_CTRL_SW_TRG1_DET_TXRCK_TRG_TGL_BIT                            (0x00000008)

#define MMRFC_TXK_CTRL_SW_TRG1_DET_TXASYMK_TRG_TGL_LSB                          (2)
#define MMRFC_TXK_CTRL_SW_TRG1_DET_TXASYMK_TRG_TGL_WIDTH                        (1)
#define MMRFC_TXK_CTRL_SW_TRG1_DET_TXASYMK_TRG_TGL_MASK                         (0x00000004)
#define MMRFC_TXK_CTRL_SW_TRG1_DET_TXASYMK_TRG_TGL_BIT                          (0x00000004)

#define MMRFC_TXK_CTRL_SW_TRG1_DET_TXFDIQK_TRG_TGL_LSB                          (1)
#define MMRFC_TXK_CTRL_SW_TRG1_DET_TXFDIQK_TRG_TGL_WIDTH                        (1)
#define MMRFC_TXK_CTRL_SW_TRG1_DET_TXFDIQK_TRG_TGL_MASK                         (0x00000002)
#define MMRFC_TXK_CTRL_SW_TRG1_DET_TXFDIQK_TRG_TGL_BIT                          (0x00000002)

#define MMRFC_TXK_CTRL_SW_TRG1_DET_TXK_TRG_TGL_LSB                              (0)
#define MMRFC_TXK_CTRL_SW_TRG1_DET_TXK_TRG_TGL_WIDTH                            (1)
#define MMRFC_TXK_CTRL_SW_TRG1_DET_TXK_TRG_TGL_MASK                             (0x00000001)
#define MMRFC_TXK_CTRL_SW_TRG1_DET_TXK_TRG_TGL_BIT                              (0x00000001)

#define MMRFC_TXK_CTRL_ADDA_TXDAC_EN_LSB                                        (1)
#define MMRFC_TXK_CTRL_ADDA_TXDAC_EN_WIDTH                                      (1)
#define MMRFC_TXK_CTRL_ADDA_TXDAC_EN_MASK                                       (0x00000002)
#define MMRFC_TXK_CTRL_ADDA_TXDAC_EN_BIT                                        (0x00000002)

#define MMRFC_TXK_CTRL_ADDA_DETADC_EN_LSB                                       (0)
#define MMRFC_TXK_CTRL_ADDA_DETADC_EN_WIDTH                                     (1)
#define MMRFC_TXK_CTRL_ADDA_DETADC_EN_MASK                                      (0x00000001)
#define MMRFC_TXK_CTRL_ADDA_DETADC_EN_BIT                                       (0x00000001)

#define MMRFC_TXK_CTRL_SW_MODE_DDPC_MSEL_SW_LSB                                 (16)
#define MMRFC_TXK_CTRL_SW_MODE_DDPC_MSEL_SW_WIDTH                               (2)
#define MMRFC_TXK_CTRL_SW_MODE_DDPC_MSEL_SW_MASK                                (0x00030000)

#define MMRFC_TXK_CTRL_SW_MODE_MEAS_SEL_SW_LSB                                  (12)
#define MMRFC_TXK_CTRL_SW_MODE_MEAS_SEL_SW_WIDTH                                (3)
#define MMRFC_TXK_CTRL_SW_MODE_MEAS_SEL_SW_MASK                                 (0x00007000)

#define MMRFC_TXK_CTRL_SW_MODE_MEAS_SW_SEL_LSB                                  (8)
#define MMRFC_TXK_CTRL_SW_MODE_MEAS_SW_SEL_WIDTH                                (1)
#define MMRFC_TXK_CTRL_SW_MODE_MEAS_SW_SEL_MASK                                 (0x00000100)
#define MMRFC_TXK_CTRL_SW_MODE_MEAS_SW_SEL_BIT                                  (0x00000100)

#define MMRFC_TXK_CTRL_SW_MODE_TONE_SEL_SW_LSB                                  (4)
#define MMRFC_TXK_CTRL_SW_MODE_TONE_SEL_SW_WIDTH                                (4)
#define MMRFC_TXK_CTRL_SW_MODE_TONE_SEL_SW_MASK                                 (0x000000F0)

#define MMRFC_TXK_CTRL_SW_MODE_TONE_WIN_SW_EN_LSB                               (1)
#define MMRFC_TXK_CTRL_SW_MODE_TONE_WIN_SW_EN_WIDTH                             (1)
#define MMRFC_TXK_CTRL_SW_MODE_TONE_WIN_SW_EN_MASK                              (0x00000002)
#define MMRFC_TXK_CTRL_SW_MODE_TONE_WIN_SW_EN_BIT                               (0x00000002)

#define MMRFC_TXK_CTRL_SW_MODE_TONE_SW_SEL_LSB                                  (0)
#define MMRFC_TXK_CTRL_SW_MODE_TONE_SW_SEL_WIDTH                                (1)
#define MMRFC_TXK_CTRL_SW_MODE_TONE_SW_SEL_MASK                                 (0x00000001)
#define MMRFC_TXK_CTRL_SW_MODE_TONE_SW_SEL_BIT                                  (0x00000001)

#define MMRFC_TXK_CTRL_CON_TONE_LEN_LSB                                         (0)
#define MMRFC_TXK_CTRL_CON_TONE_LEN_WIDTH                                       (19)
#define MMRFC_TXK_CTRL_CON_TONE_LEN_MASK                                        (0x0007FFFF)

#define MMRFC_TXK_CTRL_CON1_MEAS_OFFSET_LSB                                     (0)
#define MMRFC_TXK_CTRL_CON1_MEAS_OFFSET_WIDTH                                   (15)
#define MMRFC_TXK_CTRL_CON1_MEAS_OFFSET_MASK                                    (0x00007FFF)

#define MMRFC_W_TXK_CTRL_GLO_W_GLOi_SEL_CNT_INI_LSB                             (28)
#define MMRFC_W_TXK_CTRL_GLO_W_GLOi_SEL_CNT_INI_WIDTH                           (3)
#define MMRFC_W_TXK_CTRL_GLO_W_GLOi_SEL_CNT_INI_MASK                            (0x70000000)

#define MMRFC_W_TXK_CTRL_GLO_W_GLOi_CNT_RST_LSB                                 (25)
#define MMRFC_W_TXK_CTRL_GLO_W_GLOi_CNT_RST_WIDTH                               (1)
#define MMRFC_W_TXK_CTRL_GLO_W_GLOi_CNT_RST_MASK                                (0x02000000)
#define MMRFC_W_TXK_CTRL_GLO_W_GLOi_CNT_RST_BIT                                 (0x02000000)

#define MMRFC_W_TXK_CTRL_GLO_W_GLOi_TRG_TGL_LSB                                 (24)
#define MMRFC_W_TXK_CTRL_GLO_W_GLOi_TRG_TGL_WIDTH                               (1)
#define MMRFC_W_TXK_CTRL_GLO_W_GLOi_TRG_TGL_MASK                                (0x01000000)
#define MMRFC_W_TXK_CTRL_GLO_W_GLOi_TRG_TGL_BIT                                 (0x01000000)

#define MMRFC_W_TXK_CTRL_GLO_W_GLOi_CNT_LSB                                     (20)
#define MMRFC_W_TXK_CTRL_GLO_W_GLOi_CNT_WIDTH                                   (4)
#define MMRFC_W_TXK_CTRL_GLO_W_GLOi_CNT_MASK                                    (0x00F00000)

#define MMRFC_W_TXK_CTRL_GLO_W_GLOi_SLOT_LSB                                    (12)
#define MMRFC_W_TXK_CTRL_GLO_W_GLOi_SLOT_WIDTH                                  (4)
#define MMRFC_W_TXK_CTRL_GLO_W_GLOi_SLOT_MASK                                   (0x0000F000)

#define MMRFC_W_TXK_CTRL_GLO_W_GLOi_CHIP_LSB                                    (0)
#define MMRFC_W_TXK_CTRL_GLO_W_GLOi_CHIP_WIDTH                                  (12)
#define MMRFC_W_TXK_CTRL_GLO_W_GLOi_CHIP_MASK                                   (0x00000FFF)

#define MMRFC_W_TXK_CTRL_CON_W_MODE_LSB                                         (0)
#define MMRFC_W_TXK_CTRL_CON_W_MODE_WIDTH                                       (2)
#define MMRFC_W_TXK_CTRL_CON_W_MODE_MASK                                        (0x00000003)

#define MMRFC_L_TXK_CTRL_GLO_L_GLOi_SEL_CNT_INI_LSB                             (28)
#define MMRFC_L_TXK_CTRL_GLO_L_GLOi_SEL_CNT_INI_WIDTH                           (3)
#define MMRFC_L_TXK_CTRL_GLO_L_GLOi_SEL_CNT_INI_MASK                            (0x70000000)

#define MMRFC_L_TXK_CTRL_GLO_L_GLOi_CNT_RST_LSB                                 (25)
#define MMRFC_L_TXK_CTRL_GLO_L_GLOi_CNT_RST_WIDTH                               (1)
#define MMRFC_L_TXK_CTRL_GLO_L_GLOi_CNT_RST_MASK                                (0x02000000)
#define MMRFC_L_TXK_CTRL_GLO_L_GLOi_CNT_RST_BIT                                 (0x02000000)

#define MMRFC_L_TXK_CTRL_GLO_L_GLOi_TRG_TGL_LSB                                 (24)
#define MMRFC_L_TXK_CTRL_GLO_L_GLOi_TRG_TGL_WIDTH                               (1)
#define MMRFC_L_TXK_CTRL_GLO_L_GLOi_TRG_TGL_MASK                                (0x01000000)
#define MMRFC_L_TXK_CTRL_GLO_L_GLOi_TRG_TGL_BIT                                 (0x01000000)

#define MMRFC_L_TXK_CTRL_GLO_L_GLOi_CNT_LSB                                     (20)
#define MMRFC_L_TXK_CTRL_GLO_L_GLOi_CNT_WIDTH                                   (4)
#define MMRFC_L_TXK_CTRL_GLO_L_GLOi_CNT_MASK                                    (0x00F00000)

#define MMRFC_L_TXK_CTRL_GLO_L_GLOi_TS_LSB                                      (1)
#define MMRFC_L_TXK_CTRL_GLO_L_GLOi_TS_WIDTH                                    (19)
#define MMRFC_L_TXK_CTRL_GLO_L_GLOi_TS_MASK                                     (0x000FFFFE)

#define MMRFC_L_TXK_CTRL_CON_L_MODE_LSB                                         (0)
#define MMRFC_L_TXK_CTRL_CON_L_MODE_WIDTH                                       (2)
#define MMRFC_L_TXK_CTRL_CON_L_MODE_MASK                                        (0x00000003)

#define MMRFC_T_TXK_CTRL_GLO_0_T_GLO0_SEL_CNT_INI_LSB                           (28)
#define MMRFC_T_TXK_CTRL_GLO_0_T_GLO0_SEL_CNT_INI_WIDTH                         (3)
#define MMRFC_T_TXK_CTRL_GLO_0_T_GLO0_SEL_CNT_INI_MASK                          (0x70000000)

#define MMRFC_T_TXK_CTRL_GLO_0_T_GLO0_CNT_RST_LSB                               (25)
#define MMRFC_T_TXK_CTRL_GLO_0_T_GLO0_CNT_RST_WIDTH                             (1)
#define MMRFC_T_TXK_CTRL_GLO_0_T_GLO0_CNT_RST_MASK                              (0x02000000)
#define MMRFC_T_TXK_CTRL_GLO_0_T_GLO0_CNT_RST_BIT                               (0x02000000)

#define MMRFC_T_TXK_CTRL_GLO_0_T_GLO0_TRG_TGL_LSB                               (24)
#define MMRFC_T_TXK_CTRL_GLO_0_T_GLO0_TRG_TGL_WIDTH                             (1)
#define MMRFC_T_TXK_CTRL_GLO_0_T_GLO0_TRG_TGL_MASK                              (0x01000000)
#define MMRFC_T_TXK_CTRL_GLO_0_T_GLO0_TRG_TGL_BIT                               (0x01000000)

#define MMRFC_T_TXK_CTRL_GLO_0_T_GLO0_CNT_LSB                                   (20)
#define MMRFC_T_TXK_CTRL_GLO_0_T_GLO0_CNT_WIDTH                                 (4)
#define MMRFC_T_TXK_CTRL_GLO_0_T_GLO0_CNT_MASK                                  (0x00F00000)

#define MMRFC_T_TXK_CTRL_GLO_0_T_GLO0_CHIP_LSB                                  (0)
#define MMRFC_T_TXK_CTRL_GLO_0_T_GLO0_CHIP_WIDTH                                (13)
#define MMRFC_T_TXK_CTRL_GLO_0_T_GLO0_CHIP_MASK                                 (0x00001FFF)

#define MMRFC_T_TXK_CTRL_CON_T_GLO_MODE_LSB                                     (0)
#define MMRFC_T_TXK_CTRL_CON_T_GLO_MODE_WIDTH                                   (1)
#define MMRFC_T_TXK_CTRL_CON_T_GLO_MODE_MASK                                    (0x00000001)
#define MMRFC_T_TXK_CTRL_CON_T_GLO_MODE_BIT                                     (0x00000001)

/*=================================================================================================================================*/
// MMRFC TXK MEAS
#define MMRFC_DELAY_SW_TDI_SW_LSB                                               (16)
#define MMRFC_DELAY_SW_TDI_SW_WIDTH                                             (4)
#define MMRFC_DELAY_SW_TDI_SW_MASK                                              (0x000F0000)

#define MMRFC_DELAY_SW_TDI_SWEN_LSB                                             (15)
#define MMRFC_DELAY_SW_TDI_SWEN_WIDTH                                           (1)
#define MMRFC_DELAY_SW_TDI_SWEN_MASK                                            (0x00008000)
#define MMRFC_DELAY_SW_TDI_SWEN_BIT                                             (0x00008000)

#define MMRFC_DELAY_SW_U_SW_LSB                                                 (7)
#define MMRFC_DELAY_SW_U_SW_WIDTH                                               (8)
#define MMRFC_DELAY_SW_U_SW_MASK                                                (0x00007F80)

#define MMRFC_DELAY_SW_U_SWEN_LSB                                               (6)
#define MMRFC_DELAY_SW_U_SWEN_WIDTH                                             (1)
#define MMRFC_DELAY_SW_U_SWEN_MASK                                              (0x00000040)
#define MMRFC_DELAY_SW_U_SWEN_BIT                                               (0x00000040)

#define MMRFC_DELAY_SW_TRI_SW_LSB                                               (1)
#define MMRFC_DELAY_SW_TRI_SW_WIDTH                                             (5)
#define MMRFC_DELAY_SW_TRI_SW_MASK                                              (0x0000003E)

#define MMRFC_DELAY_SW_TRI_SWEN_LSB                                             (0)
#define MMRFC_DELAY_SW_TRI_SWEN_WIDTH                                           (1)
#define MMRFC_DELAY_SW_TRI_SWEN_MASK                                            (0x00000001)
#define MMRFC_DELAY_SW_TRI_SWEN_BIT                                             (0x00000001)

#define MMRFC_TXK_SWRST_SWRST_LSB                                               (0)
#define MMRFC_TXK_SWRST_SWRST_WIDTH                                             (1)
#define MMRFC_TXK_SWRST_SWRST_MASK                                              (0x00000001)
#define MMRFC_TXK_SWRST_SWRST_BIT                                               (0x00000001)

#define MMRFC_DBG0_L1_DDPC_ON_LSB                                               (20)
#define MMRFC_DBG0_L1_DDPC_ON_WIDTH                                             (1)
#define MMRFC_DBG0_L1_DDPC_ON_MASK                                              (0x00100000)
#define MMRFC_DBG0_L1_DDPC_ON_BIT                                               (0x00100000)

#define MMRFC_DBG0_TXK_CON_CGEN_LSB                                             (19)
#define MMRFC_DBG0_TXK_CON_CGEN_WIDTH                                           (1)
#define MMRFC_DBG0_TXK_CON_CGEN_MASK                                            (0x00080000)
#define MMRFC_DBG0_TXK_CON_CGEN_BIT                                             (0x00080000)

#define MMRFC_DBG0_L1_MEAS_SEL_LSB                                              (16)
#define MMRFC_DBG0_L1_MEAS_SEL_WIDTH                                            (3)
#define MMRFC_DBG0_L1_MEAS_SEL_MASK                                             (0x00070000)

#define MMRFC_DBG0_WFEC_DDPC_MSEL_LSB                                           (15)
#define MMRFC_DBG0_WFEC_DDPC_MSEL_WIDTH                                         (1)
#define MMRFC_DBG0_WFEC_DDPC_MSEL_MASK                                          (0x00008000)
#define MMRFC_DBG0_WFEC_DDPC_MSEL_BIT                                           (0x00008000)

#define MMRFC_DBG0_L1_DDPC_MSEL_LSB                                             (13)
#define MMRFC_DBG0_L1_DDPC_MSEL_WIDTH                                           (2)
#define MMRFC_DBG0_L1_DDPC_MSEL_MASK                                            (0x00006000)

#define MMRFC_DBG0_LFEC_DDPC_MSEL_LSB                                           (11)
#define MMRFC_DBG0_LFEC_DDPC_MSEL_WIDTH                                         (2)
#define MMRFC_DBG0_LFEC_DDPC_MSEL_MASK                                          (0x00001800)

#define MMRFC_DBG0_LTE_DDPC_ON_LSB                                              (10)
#define MMRFC_DBG0_LTE_DDPC_ON_WIDTH                                            (1)
#define MMRFC_DBG0_LTE_DDPC_ON_MASK                                             (0x00000400)
#define MMRFC_DBG0_LTE_DDPC_ON_BIT                                              (0x00000400)

#define MMRFC_DBG0_TDD_DDPC_ON_LSB                                              (9)
#define MMRFC_DBG0_TDD_DDPC_ON_WIDTH                                            (1)
#define MMRFC_DBG0_TDD_DDPC_ON_MASK                                             (0x00000200)
#define MMRFC_DBG0_TDD_DDPC_ON_BIT                                              (0x00000200)

#define MMRFC_DBG0_FDD_DDPC_ON_LSB                                              (8)
#define MMRFC_DBG0_FDD_DDPC_ON_WIDTH                                            (1)
#define MMRFC_DBG0_FDD_DDPC_ON_MASK                                             (0x00000100)
#define MMRFC_DBG0_FDD_DDPC_ON_BIT                                              (0x00000100)

#define MMRFC_DBG0_DDPC_ON_LSB                                                  (7)
#define MMRFC_DBG0_DDPC_ON_WIDTH                                                (1)
#define MMRFC_DBG0_DDPC_ON_MASK                                                 (0x00000080)
#define MMRFC_DBG0_DDPC_ON_BIT                                                  (0x00000080)

#define MMRFC_DBG0_DET_ON_LSB                                                   (6)
#define MMRFC_DBG0_DET_ON_WIDTH                                                 (1)
#define MMRFC_DBG0_DET_ON_MASK                                                  (0x00000040)
#define MMRFC_DBG0_DET_ON_BIT                                                   (0x00000040)

#define MMRFC_DBG0_REF_ON_LSB                                                   (5)
#define MMRFC_DBG0_REF_ON_WIDTH                                                 (1)
#define MMRFC_DBG0_REF_ON_MASK                                                  (0x00000020)
#define MMRFC_DBG0_REF_ON_BIT                                                   (0x00000020)

#define MMRFC_DBG0_DPD_FK_ON_LSB                                                (4)
#define MMRFC_DBG0_DPD_FK_ON_WIDTH                                              (1)
#define MMRFC_DBG0_DPD_FK_ON_MASK                                               (0x00000010)
#define MMRFC_DBG0_DPD_FK_ON_BIT                                                (0x00000010)

#define MMRFC_DBG0_CIM3_FK_ON_LSB                                               (3)
#define MMRFC_DBG0_CIM3_FK_ON_WIDTH                                             (1)
#define MMRFC_DBG0_CIM3_FK_ON_MASK                                              (0x00000008)
#define MMRFC_DBG0_CIM3_FK_ON_BIT                                               (0x00000008)

#define MMRFC_DBG0_RCK_ON_LSB                                                   (2)
#define MMRFC_DBG0_RCK_ON_WIDTH                                                 (1)
#define MMRFC_DBG0_RCK_ON_MASK                                                  (0x00000004)
#define MMRFC_DBG0_RCK_ON_BIT                                                   (0x00000004)

#define MMRFC_DBG0_TXK_ON_LSB                                                   (1)
#define MMRFC_DBG0_TXK_ON_WIDTH                                                 (1)
#define MMRFC_DBG0_TXK_ON_MASK                                                  (0x00000002)
#define MMRFC_DBG0_TXK_ON_BIT                                                   (0x00000002)

#define MMRFC_DBG0_DETK_ON_LSB                                                  (0)
#define MMRFC_DBG0_DETK_ON_WIDTH                                                (1)
#define MMRFC_DBG0_DETK_ON_MASK                                                 (0x00000001)
#define MMRFC_DBG0_DETK_ON_BIT                                                  (0x00000001)

#define MMRFC_DET_DFE_CON_FIR_EN_LSB                                            (13)
#define MMRFC_DET_DFE_CON_FIR_EN_WIDTH                                          (1)
#define MMRFC_DET_DFE_CON_FIR_EN_MASK                                           (0x00002000)
#define MMRFC_DET_DFE_CON_FIR_EN_BIT                                            (0x00002000)

#define MMRFC_DET_DFE_CON_Q_INV_EN_LSB                                          (12)
#define MMRFC_DET_DFE_CON_Q_INV_EN_WIDTH                                        (1)
#define MMRFC_DET_DFE_CON_Q_INV_EN_MASK                                         (0x00001000)
#define MMRFC_DET_DFE_CON_Q_INV_EN_BIT                                          (0x00001000)

#define MMRFC_DET_DFE_CON_EQLPF_SCALE_LSB                                       (8)
#define MMRFC_DET_DFE_CON_EQLPF_SCALE_WIDTH                                     (4)
#define MMRFC_DET_DFE_CON_EQLPF_SCALE_MASK                                      (0x00000F00)

#define MMRFC_DET_DFE_CON_CIC_SCALE_LSB                                         (3)
#define MMRFC_DET_DFE_CON_CIC_SCALE_WIDTH                                       (4)
#define MMRFC_DET_DFE_CON_CIC_SCALE_MASK                                        (0x00000078)

#define MMRFC_DET_DFE_CON_CIC_DCM_LSB                                           (0)
#define MMRFC_DET_DFE_CON_CIC_DCM_WIDTH                                         (3)
#define MMRFC_DET_DFE_CON_CIC_DCM_MASK                                          (0x00000007)

#define MMRFC_DET_DFE_EQLPF_CON0_C1_LSB                                         (12)
#define MMRFC_DET_DFE_EQLPF_CON0_C1_WIDTH                                       (12)
#define MMRFC_DET_DFE_EQLPF_CON0_C1_MASK                                        (0x00FFF000)

#define MMRFC_DET_DFE_EQLPF_CON0_C0_LSB                                         (0)
#define MMRFC_DET_DFE_EQLPF_CON0_C0_WIDTH                                       (12)
#define MMRFC_DET_DFE_EQLPF_CON0_C0_MASK                                        (0x00000FFF)

#define MMRFC_DET_DFE_EQLPF_CON1_C3_LSB                                         (12)
#define MMRFC_DET_DFE_EQLPF_CON1_C3_WIDTH                                       (12)
#define MMRFC_DET_DFE_EQLPF_CON1_C3_MASK                                        (0x00FFF000)

#define MMRFC_DET_DFE_EQLPF_CON1_C2_LSB                                         (0)
#define MMRFC_DET_DFE_EQLPF_CON1_C2_WIDTH                                       (12)
#define MMRFC_DET_DFE_EQLPF_CON1_C2_MASK                                        (0x00000FFF)

#define MMRFC_DET_DFE_EQLPF_CON2_C5_LSB                                         (12)
#define MMRFC_DET_DFE_EQLPF_CON2_C5_WIDTH                                       (12)
#define MMRFC_DET_DFE_EQLPF_CON2_C5_MASK                                        (0x00FFF000)

#define MMRFC_DET_DFE_EQLPF_CON2_C4_LSB                                         (0)
#define MMRFC_DET_DFE_EQLPF_CON2_C4_WIDTH                                       (12)
#define MMRFC_DET_DFE_EQLPF_CON2_C4_MASK                                        (0x00000FFF)

#define MMRFC_DET_DFE_EQLPF_CON3_C7_LSB                                         (12)
#define MMRFC_DET_DFE_EQLPF_CON3_C7_WIDTH                                       (12)
#define MMRFC_DET_DFE_EQLPF_CON3_C7_MASK                                        (0x00FFF000)

#define MMRFC_DET_DFE_EQLPF_CON3_C6_LSB                                         (0)
#define MMRFC_DET_DFE_EQLPF_CON3_C6_WIDTH                                       (12)
#define MMRFC_DET_DFE_EQLPF_CON3_C6_MASK                                        (0x00000FFF)

#define MMRFC_DET_DFE_EQLPF_CON4_C9_LSB                                         (12)
#define MMRFC_DET_DFE_EQLPF_CON4_C9_WIDTH                                       (12)
#define MMRFC_DET_DFE_EQLPF_CON4_C9_MASK                                        (0x00FFF000)

#define MMRFC_DET_DFE_EQLPF_CON4_C8_LSB                                         (0)
#define MMRFC_DET_DFE_EQLPF_CON4_C8_WIDTH                                       (12)
#define MMRFC_DET_DFE_EQLPF_CON4_C8_MASK                                        (0x00000FFF)

#define MMRFC_DET_DFE_EQLPF_CON5_C11_LSB                                        (12)
#define MMRFC_DET_DFE_EQLPF_CON5_C11_WIDTH                                      (12)
#define MMRFC_DET_DFE_EQLPF_CON5_C11_MASK                                       (0x00FFF000)

#define MMRFC_DET_DFE_EQLPF_CON5_C10_LSB                                        (0)
#define MMRFC_DET_DFE_EQLPF_CON5_C10_WIDTH                                      (12)
#define MMRFC_DET_DFE_EQLPF_CON5_C10_MASK                                       (0x00000FFF)

#define MMRFC_DET_DFE_EQLPF_CON6_C13_LSB                                        (12)
#define MMRFC_DET_DFE_EQLPF_CON6_C13_WIDTH                                      (12)
#define MMRFC_DET_DFE_EQLPF_CON6_C13_MASK                                       (0x00FFF000)

#define MMRFC_DET_DFE_EQLPF_CON6_C12_LSB                                        (0)
#define MMRFC_DET_DFE_EQLPF_CON6_C12_WIDTH                                      (12)
#define MMRFC_DET_DFE_EQLPF_CON6_C12_MASK                                       (0x00000FFF)

#define MMRFC_DET_DFE_EQLPF_CON7_C15_LSB                                        (12)
#define MMRFC_DET_DFE_EQLPF_CON7_C15_WIDTH                                      (12)
#define MMRFC_DET_DFE_EQLPF_CON7_C15_MASK                                       (0x00FFF000)

#define MMRFC_DET_DFE_EQLPF_CON7_C14_LSB                                        (0)
#define MMRFC_DET_DFE_EQLPF_CON7_C14_WIDTH                                      (12)
#define MMRFC_DET_DFE_EQLPF_CON7_C14_MASK                                       (0x00000FFF)

#define MMRFC_DET_DFE_EQLPF_CON8_C17_LSB                                        (12)
#define MMRFC_DET_DFE_EQLPF_CON8_C17_WIDTH                                      (12)
#define MMRFC_DET_DFE_EQLPF_CON8_C17_MASK                                       (0x00FFF000)

#define MMRFC_DET_DFE_EQLPF_CON8_C16_LSB                                        (0)
#define MMRFC_DET_DFE_EQLPF_CON8_C16_WIDTH                                      (12)
#define MMRFC_DET_DFE_EQLPF_CON8_C16_MASK                                       (0x00000FFF)

#define MMRFC_DET_DFE_EQLPF_CON9_C19_LSB                                        (12)
#define MMRFC_DET_DFE_EQLPF_CON9_C19_WIDTH                                      (12)
#define MMRFC_DET_DFE_EQLPF_CON9_C19_MASK                                       (0x00FFF000)

#define MMRFC_DET_DFE_EQLPF_CON9_C18_LSB                                        (0)
#define MMRFC_DET_DFE_EQLPF_CON9_C18_WIDTH                                      (12)
#define MMRFC_DET_DFE_EQLPF_CON9_C18_MASK                                       (0x00000FFF)

#define MMRFC_DET_DFE_EQLPF_CON10_C21_LSB                                       (12)
#define MMRFC_DET_DFE_EQLPF_CON10_C21_WIDTH                                     (12)
#define MMRFC_DET_DFE_EQLPF_CON10_C21_MASK                                      (0x00FFF000)

#define MMRFC_DET_DFE_EQLPF_CON10_C20_LSB                                       (0)
#define MMRFC_DET_DFE_EQLPF_CON10_C20_WIDTH                                     (12)
#define MMRFC_DET_DFE_EQLPF_CON10_C20_MASK                                      (0x00000FFF)

#define MMRFC_DET_DFE_EQLPF_CON11_EN_LSB                                        (16)
#define MMRFC_DET_DFE_EQLPF_CON11_EN_WIDTH                                      (1)
#define MMRFC_DET_DFE_EQLPF_CON11_EN_MASK                                       (0x00010000)
#define MMRFC_DET_DFE_EQLPF_CON11_EN_BIT                                        (0x00010000)

#define MMRFC_DET_DFE_EQLPF_CON11_C22_LSB                                       (0)
#define MMRFC_DET_DFE_EQLPF_CON11_C22_WIDTH                                     (12)
#define MMRFC_DET_DFE_EQLPF_CON11_C22_MASK                                      (0x00000FFF)

#define MMRFC_DET_DFE_DC_COMP0_DC_Q_0_LSB                                       (12)
#define MMRFC_DET_DFE_DC_COMP0_DC_Q_0_WIDTH                                     (12)
#define MMRFC_DET_DFE_DC_COMP0_DC_Q_0_MASK                                      (0x00FFF000)

#define MMRFC_DET_DFE_DC_COMP0_DC_I_0_LSB                                       (0)
#define MMRFC_DET_DFE_DC_COMP0_DC_I_0_WIDTH                                     (12)
#define MMRFC_DET_DFE_DC_COMP0_DC_I_0_MASK                                      (0x00000FFF)

#define MMRFC_DET_DFE_DC_COMP1_DC_Q_1_LSB                                       (12)
#define MMRFC_DET_DFE_DC_COMP1_DC_Q_1_WIDTH                                     (12)
#define MMRFC_DET_DFE_DC_COMP1_DC_Q_1_MASK                                      (0x00FFF000)

#define MMRFC_DET_DFE_DC_COMP1_DC_I_1_LSB                                       (0)
#define MMRFC_DET_DFE_DC_COMP1_DC_I_1_WIDTH                                     (12)
#define MMRFC_DET_DFE_DC_COMP1_DC_I_1_MASK                                      (0x00000FFF)

#define MMRFC_DET_DFE_DC_COMP2_DC_Q_2_LSB                                       (12)
#define MMRFC_DET_DFE_DC_COMP2_DC_Q_2_WIDTH                                     (12)
#define MMRFC_DET_DFE_DC_COMP2_DC_Q_2_MASK                                      (0x00FFF000)

#define MMRFC_DET_DFE_DC_COMP2_DC_I_2_LSB                                       (0)
#define MMRFC_DET_DFE_DC_COMP2_DC_I_2_WIDTH                                     (12)
#define MMRFC_DET_DFE_DC_COMP2_DC_I_2_MASK                                      (0x00000FFF)

#define MMRFC_DET_DFE_FDIQ_COMP0_C2_LSB                                         (20)
#define MMRFC_DET_DFE_FDIQ_COMP0_C2_WIDTH                                       (10)
#define MMRFC_DET_DFE_FDIQ_COMP0_C2_MASK                                        (0x3FF00000)

#define MMRFC_DET_DFE_FDIQ_COMP0_C1_LSB                                         (10)
#define MMRFC_DET_DFE_FDIQ_COMP0_C1_WIDTH                                       (10)
#define MMRFC_DET_DFE_FDIQ_COMP0_C1_MASK                                        (0x000FFC00)

#define MMRFC_DET_DFE_FDIQ_COMP0_C0_LSB                                         (0)
#define MMRFC_DET_DFE_FDIQ_COMP0_C0_WIDTH                                       (10)
#define MMRFC_DET_DFE_FDIQ_COMP0_C0_MASK                                        (0x000003FF)

#define MMRFC_DET_DFE_FDIQ_COMP1_C5_LSB                                         (20)
#define MMRFC_DET_DFE_FDIQ_COMP1_C5_WIDTH                                       (10)
#define MMRFC_DET_DFE_FDIQ_COMP1_C5_MASK                                        (0x3FF00000)

#define MMRFC_DET_DFE_FDIQ_COMP1_C4_LSB                                         (10)
#define MMRFC_DET_DFE_FDIQ_COMP1_C4_WIDTH                                       (10)
#define MMRFC_DET_DFE_FDIQ_COMP1_C4_MASK                                        (0x000FFC00)

#define MMRFC_DET_DFE_FDIQ_COMP1_C3_LSB                                         (0)
#define MMRFC_DET_DFE_FDIQ_COMP1_C3_WIDTH                                       (10)
#define MMRFC_DET_DFE_FDIQ_COMP1_C3_MASK                                        (0x000003FF)

#define MMRFC_DET_DFE_FDIQ_COMP2_FDIQ_BYPASS_LSB                                (12)
#define MMRFC_DET_DFE_FDIQ_COMP2_FDIQ_BYPASS_WIDTH                              (1)
#define MMRFC_DET_DFE_FDIQ_COMP2_FDIQ_BYPASS_MASK                               (0x00001000)
#define MMRFC_DET_DFE_FDIQ_COMP2_FDIQ_BYPASS_BIT                                (0x00001000)

#define MMRFC_DET_DFE_FDIQ_COMP2_TAP_SEL_LSB                                    (10)
#define MMRFC_DET_DFE_FDIQ_COMP2_TAP_SEL_WIDTH                                  (2)
#define MMRFC_DET_DFE_FDIQ_COMP2_TAP_SEL_MASK                                   (0x00000C00)

#define MMRFC_DET_DFE_FDIQ_COMP2_C6_LSB                                         (0)
#define MMRFC_DET_DFE_FDIQ_COMP2_C6_WIDTH                                       (10)
#define MMRFC_DET_DFE_FDIQ_COMP2_C6_MASK                                        (0x000003FF)

#define MMRFC_DET_DFE_FIIQ_COMP0_PHASE_1_LSB                                    (23)
#define MMRFC_DET_DFE_FIIQ_COMP0_PHASE_1_WIDTH                                  (7)
#define MMRFC_DET_DFE_FIIQ_COMP0_PHASE_1_MASK                                   (0x3F800000)

#define MMRFC_DET_DFE_FIIQ_COMP0_GAIN_1_LSB                                     (15)
#define MMRFC_DET_DFE_FIIQ_COMP0_GAIN_1_WIDTH                                   (8)
#define MMRFC_DET_DFE_FIIQ_COMP0_GAIN_1_MASK                                    (0x007F8000)

#define MMRFC_DET_DFE_FIIQ_COMP0_PHASE_0_LSB                                    (8)
#define MMRFC_DET_DFE_FIIQ_COMP0_PHASE_0_WIDTH                                  (7)
#define MMRFC_DET_DFE_FIIQ_COMP0_PHASE_0_MASK                                   (0x00007F00)

#define MMRFC_DET_DFE_FIIQ_COMP0_GAIN_0_LSB                                     (0)
#define MMRFC_DET_DFE_FIIQ_COMP0_GAIN_0_WIDTH                                   (8)
#define MMRFC_DET_DFE_FIIQ_COMP0_GAIN_0_MASK                                    (0x000000FF)

#define MMRFC_DET_DFE_FIIQ_COMP1_PHASE_2_LSB                                    (8)
#define MMRFC_DET_DFE_FIIQ_COMP1_PHASE_2_WIDTH                                  (7)
#define MMRFC_DET_DFE_FIIQ_COMP1_PHASE_2_MASK                                   (0x00007F00)

#define MMRFC_DET_DFE_FIIQ_COMP1_GAIN_2_LSB                                     (0)
#define MMRFC_DET_DFE_FIIQ_COMP1_GAIN_2_WIDTH                                   (8)
#define MMRFC_DET_DFE_FIIQ_COMP1_GAIN_2_MASK                                    (0x000000FF)

#define MMRFC_DET_DFE_ANTI_DDPC_ANTI_EN_LSB                                     (3)
#define MMRFC_DET_DFE_ANTI_DDPC_ANTI_EN_WIDTH                                   (1)
#define MMRFC_DET_DFE_ANTI_DDPC_ANTI_EN_MASK                                    (0x00000008)
#define MMRFC_DET_DFE_ANTI_DDPC_ANTI_EN_BIT                                     (0x00000008)

#define MMRFC_DET_DFE_ANTI_DPD_ANTI_EN_LSB                                      (2)
#define MMRFC_DET_DFE_ANTI_DPD_ANTI_EN_WIDTH                                    (1)
#define MMRFC_DET_DFE_ANTI_DPD_ANTI_EN_MASK                                     (0x00000004)
#define MMRFC_DET_DFE_ANTI_DPD_ANTI_EN_BIT                                      (0x00000004)

#define MMRFC_DET_DFE_ANTI_ET_ANTI_EN_LSB                                       (1)
#define MMRFC_DET_DFE_ANTI_ET_ANTI_EN_WIDTH                                     (1)
#define MMRFC_DET_DFE_ANTI_ET_ANTI_EN_MASK                                      (0x00000002)
#define MMRFC_DET_DFE_ANTI_ET_ANTI_EN_BIT                                       (0x00000002)

#define MMRFC_DET_DFE_ANTI_AT_ANTI_EN_LSB                                       (0)
#define MMRFC_DET_DFE_ANTI_AT_ANTI_EN_WIDTH                                     (1)
#define MMRFC_DET_DFE_ANTI_AT_ANTI_EN_MASK                                      (0x00000001)
#define MMRFC_DET_DFE_ANTI_AT_ANTI_EN_BIT                                       (0x00000001)

#define MMRFC_DET_DFE_DC_CON_DC_MEAS_LEN_LSB                                    (16)
#define MMRFC_DET_DFE_DC_CON_DC_MEAS_LEN_WIDTH                                  (16)
#define MMRFC_DET_DFE_DC_CON_DC_MEAS_LEN_MASK                                   (0xFFFF0000)

#define MMRFC_DET_DFE_DC_CON_DC_WAIT_LEN_LSB                                    (0)
#define MMRFC_DET_DFE_DC_CON_DC_WAIT_LEN_WIDTH                                  (16)
#define MMRFC_DET_DFE_DC_CON_DC_WAIT_LEN_MASK                                   (0x0000FFFF)

#define MMRFC_DET_DFE_RESULT_I_DC_I_LSB                                         (0)
#define MMRFC_DET_DFE_RESULT_I_DC_I_WIDTH                                       (32)
#define MMRFC_DET_DFE_RESULT_I_DC_I_MASK                                        (0xFFFFFFFF)

#define MMRFC_DET_DFE_RESULT_Q_DC_Q_LSB                                         (0)
#define MMRFC_DET_DFE_RESULT_Q_DC_Q_WIDTH                                       (32)
#define MMRFC_DET_DFE_RESULT_Q_DC_Q_MASK                                        (0xFFFFFFFF)

#define MMRFC_RFK_DET_CON_WAIT_SAMPLE_LSB                                       (11)
#define MMRFC_RFK_DET_CON_WAIT_SAMPLE_WIDTH                                     (4)
#define MMRFC_RFK_DET_CON_WAIT_SAMPLE_MASK                                      (0x00007800)

#define MMRFC_RFK_DET_CON_DET_TR_LEN_LSB                                        (8)
#define MMRFC_RFK_DET_CON_DET_TR_LEN_WIDTH                                      (3)
#define MMRFC_RFK_DET_CON_DET_TR_LEN_MASK                                       (0x00000700)

#define MMRFC_RFK_DET_CON_ACC_LEN_LSB                                           (0)
#define MMRFC_RFK_DET_CON_ACC_LEN_WIDTH                                         (5)
#define MMRFC_RFK_DET_CON_ACC_LEN_MASK                                          (0x0000001F)

#define MMRFC_RFK_NCO_PHI_0_PHI_0_LSB                                           (0)
#define MMRFC_RFK_NCO_PHI_0_PHI_0_WIDTH                                         (28)
#define MMRFC_RFK_NCO_PHI_0_PHI_0_MASK                                          (0x0FFFFFFF)

#define MMRFC_RFK_NCO_PHI_1_PHI_1_LSB                                           (0)
#define MMRFC_RFK_NCO_PHI_1_PHI_1_WIDTH                                         (28)
#define MMRFC_RFK_NCO_PHI_1_PHI_1_MASK                                          (0x0FFFFFFF)

#define MMRFC_RFK_NCO_PHI_2_PHI_2_LSB                                           (0)
#define MMRFC_RFK_NCO_PHI_2_PHI_2_WIDTH                                         (28)
#define MMRFC_RFK_NCO_PHI_2_PHI_2_MASK                                          (0x0FFFFFFF)

#define MMRFC_RFK_NCO_PHI_3_PHI_3_LSB                                           (0)
#define MMRFC_RFK_NCO_PHI_3_PHI_3_WIDTH                                         (28)
#define MMRFC_RFK_NCO_PHI_3_PHI_3_MASK                                          (0x0FFFFFFF)

#define MMRFC_RFK_DET_COMP_DET_COMP_3_LSB                                       (3)
#define MMRFC_RFK_DET_COMP_DET_COMP_3_WIDTH                                     (1)
#define MMRFC_RFK_DET_COMP_DET_COMP_3_MASK                                      (0x00000008)
#define MMRFC_RFK_DET_COMP_DET_COMP_3_BIT                                       (0x00000008)

#define MMRFC_RFK_DET_COMP_DET_COMP_2_LSB                                       (2)
#define MMRFC_RFK_DET_COMP_DET_COMP_2_WIDTH                                     (1)
#define MMRFC_RFK_DET_COMP_DET_COMP_2_MASK                                      (0x00000004)
#define MMRFC_RFK_DET_COMP_DET_COMP_2_BIT                                       (0x00000004)

#define MMRFC_RFK_DET_COMP_DET_COMP_1_LSB                                       (1)
#define MMRFC_RFK_DET_COMP_DET_COMP_1_WIDTH                                     (1)
#define MMRFC_RFK_DET_COMP_DET_COMP_1_MASK                                      (0x00000002)
#define MMRFC_RFK_DET_COMP_DET_COMP_1_BIT                                       (0x00000002)

#define MMRFC_RFK_DET_COMP_DET_COMP_0_LSB                                       (0)
#define MMRFC_RFK_DET_COMP_DET_COMP_0_WIDTH                                     (1)
#define MMRFC_RFK_DET_COMP_DET_COMP_0_MASK                                      (0x00000001)
#define MMRFC_RFK_DET_COMP_DET_COMP_0_BIT                                       (0x00000001)

#define MMRFC_RFK_RESULT_DET_ACC_I_SQR_0_DET_ACC_I_SQR_0_LSB                    (0)
#define MMRFC_RFK_RESULT_DET_ACC_I_SQR_0_DET_ACC_I_SQR_0_WIDTH                  (31)
#define MMRFC_RFK_RESULT_DET_ACC_I_SQR_0_DET_ACC_I_SQR_0_MASK                   (0x7FFFFFFF)

#define MMRFC_RFK_RESULT_DET_ACC_Q_SQR_0_DET_ACC_Q_SQR_0_LSB                    (0)
#define MMRFC_RFK_RESULT_DET_ACC_Q_SQR_0_DET_ACC_Q_SQR_0_WIDTH                  (31)
#define MMRFC_RFK_RESULT_DET_ACC_Q_SQR_0_DET_ACC_Q_SQR_0_MASK                   (0x7FFFFFFF)

#define MMRFC_RFK_RESULT_DET_ACC_I_0_DET_ACC_I_0_LSB                            (0)
#define MMRFC_RFK_RESULT_DET_ACC_I_0_DET_ACC_I_0_WIDTH                          (27)
#define MMRFC_RFK_RESULT_DET_ACC_I_0_DET_ACC_I_0_MASK                           (0x07FFFFFF)

#define MMRFC_RFK_RESULT_DET_ACC_Q_0_DET_ACC_Q_0_LSB                            (0)
#define MMRFC_RFK_RESULT_DET_ACC_Q_0_DET_ACC_Q_0_WIDTH                          (27)
#define MMRFC_RFK_RESULT_DET_ACC_Q_0_DET_ACC_Q_0_MASK                           (0x07FFFFFF)

#define MMRFC_RFK_RESULT_DET_ACC_IQ_0_DET_ACC_IQ_0_LSB                          (0)
#define MMRFC_RFK_RESULT_DET_ACC_IQ_0_DET_ACC_IQ_0_WIDTH                        (31)
#define MMRFC_RFK_RESULT_DET_ACC_IQ_0_DET_ACC_IQ_0_MASK                         (0x7FFFFFFF)

#define MMRFC_RFK_RESULT_DET_ACC_I_SQR_1_DET_ACC_I_SQR_1_LSB                    (0)
#define MMRFC_RFK_RESULT_DET_ACC_I_SQR_1_DET_ACC_I_SQR_1_WIDTH                  (31)
#define MMRFC_RFK_RESULT_DET_ACC_I_SQR_1_DET_ACC_I_SQR_1_MASK                   (0x7FFFFFFF)

#define MMRFC_RFK_RESULT_DET_ACC_Q_SQR_1_DET_ACC_Q_SQR_1_LSB                    (0)
#define MMRFC_RFK_RESULT_DET_ACC_Q_SQR_1_DET_ACC_Q_SQR_1_WIDTH                  (31)
#define MMRFC_RFK_RESULT_DET_ACC_Q_SQR_1_DET_ACC_Q_SQR_1_MASK                   (0x7FFFFFFF)

#define MMRFC_RFK_RESULT_DET_ACC_I_1_DET_ACC_I_1_LSB                            (0)
#define MMRFC_RFK_RESULT_DET_ACC_I_1_DET_ACC_I_1_WIDTH                          (27)
#define MMRFC_RFK_RESULT_DET_ACC_I_1_DET_ACC_I_1_MASK                           (0x07FFFFFF)

#define MMRFC_RFK_RESULT_DET_ACC_Q_1_DET_ACC_Q_1_LSB                            (0)
#define MMRFC_RFK_RESULT_DET_ACC_Q_1_DET_ACC_Q_1_WIDTH                          (27)
#define MMRFC_RFK_RESULT_DET_ACC_Q_1_DET_ACC_Q_1_MASK                           (0x07FFFFFF)

#define MMRFC_RFK_RESULT_DET_ACC_IQ_1_DET_ACC_IQ_1_LSB                          (0)
#define MMRFC_RFK_RESULT_DET_ACC_IQ_1_DET_ACC_IQ_1_WIDTH                        (31)
#define MMRFC_RFK_RESULT_DET_ACC_IQ_1_DET_ACC_IQ_1_MASK                         (0x7FFFFFFF)

#define MMRFC_RFK_RESULT_NCO_ACC_I_P0_RFK_NCO_ACC_I_P0_LSB                      (0)
#define MMRFC_RFK_RESULT_NCO_ACC_I_P0_RFK_NCO_ACC_I_P0_WIDTH                    (27)
#define MMRFC_RFK_RESULT_NCO_ACC_I_P0_RFK_NCO_ACC_I_P0_MASK                     (0x07FFFFFF)

#define MMRFC_RFK_RESULT_NCO_ACC_I_N0_RFK_NCO_ACC_I_N0_LSB                      (0)
#define MMRFC_RFK_RESULT_NCO_ACC_I_N0_RFK_NCO_ACC_I_N0_WIDTH                    (27)
#define MMRFC_RFK_RESULT_NCO_ACC_I_N0_RFK_NCO_ACC_I_N0_MASK                     (0x07FFFFFF)

#define MMRFC_RFK_RESULT_NCO_ACC_Q_P0_RFK_NCO_ACC_Q_P0_LSB                      (0)
#define MMRFC_RFK_RESULT_NCO_ACC_Q_P0_RFK_NCO_ACC_Q_P0_WIDTH                    (27)
#define MMRFC_RFK_RESULT_NCO_ACC_Q_P0_RFK_NCO_ACC_Q_P0_MASK                     (0x07FFFFFF)

#define MMRFC_RFK_RESULT_NCO_ACC_Q_N0_RFK_NCO_ACC_Q_N0_LSB                      (0)
#define MMRFC_RFK_RESULT_NCO_ACC_Q_N0_RFK_NCO_ACC_Q_N0_WIDTH                    (27)
#define MMRFC_RFK_RESULT_NCO_ACC_Q_N0_RFK_NCO_ACC_Q_N0_MASK                     (0x07FFFFFF)

#define MMRFC_RFK_RESULT_ACC_I_0_RFK_ACC_I_0_LSB                                (0)
#define MMRFC_RFK_RESULT_ACC_I_0_RFK_ACC_I_0_WIDTH                              (27)
#define MMRFC_RFK_RESULT_ACC_I_0_RFK_ACC_I_0_MASK                               (0x07FFFFFF)

#define MMRFC_RFK_RESULT_ACC_Q_0_RFK_ACC_Q_0_LSB                                (0)
#define MMRFC_RFK_RESULT_ACC_Q_0_RFK_ACC_Q_0_WIDTH                              (27)
#define MMRFC_RFK_RESULT_ACC_Q_0_RFK_ACC_Q_0_MASK                               (0x07FFFFFF)

#define MMRFC_RFK_RESULT_NCO_ACC_I_P1_RFK_NCO_ACC_I_P1_LSB                      (0)
#define MMRFC_RFK_RESULT_NCO_ACC_I_P1_RFK_NCO_ACC_I_P1_WIDTH                    (27)
#define MMRFC_RFK_RESULT_NCO_ACC_I_P1_RFK_NCO_ACC_I_P1_MASK                     (0x07FFFFFF)

#define MMRFC_RFK_RESULT_NCO_ACC_I_N1_RFK_NCO_ACC_I_N1_LSB                      (0)
#define MMRFC_RFK_RESULT_NCO_ACC_I_N1_RFK_NCO_ACC_I_N1_WIDTH                    (27)
#define MMRFC_RFK_RESULT_NCO_ACC_I_N1_RFK_NCO_ACC_I_N1_MASK                     (0x07FFFFFF)

#define MMRFC_RFK_RESULT_NCO_ACC_Q_P1_RFK_NCO_ACC_Q_P1_LSB                      (0)
#define MMRFC_RFK_RESULT_NCO_ACC_Q_P1_RFK_NCO_ACC_Q_P1_WIDTH                    (27)
#define MMRFC_RFK_RESULT_NCO_ACC_Q_P1_RFK_NCO_ACC_Q_P1_MASK                     (0x07FFFFFF)

#define MMRFC_RFK_RESULT_NCO_ACC_Q_N1_RFK_NCO_ACC_Q_N1_LSB                      (0)
#define MMRFC_RFK_RESULT_NCO_ACC_Q_N1_RFK_NCO_ACC_Q_N1_WIDTH                    (27)
#define MMRFC_RFK_RESULT_NCO_ACC_Q_N1_RFK_NCO_ACC_Q_N1_MASK                     (0x07FFFFFF)

#define MMRFC_RFK_RESULT_ACC_I_1_RFK_ACC_I_1_LSB                                (0)
#define MMRFC_RFK_RESULT_ACC_I_1_RFK_ACC_I_1_WIDTH                              (27)
#define MMRFC_RFK_RESULT_ACC_I_1_RFK_ACC_I_1_MASK                               (0x07FFFFFF)

#define MMRFC_RFK_RESULT_ACC_Q_1_RFK_ACC_Q_1_LSB                                (0)
#define MMRFC_RFK_RESULT_ACC_Q_1_RFK_ACC_Q_1_WIDTH                              (27)
#define MMRFC_RFK_RESULT_ACC_Q_1_RFK_ACC_Q_1_MASK                               (0x07FFFFFF)

#define MMRFC_RFK_RESULT_NCO_ACC_I_P2_RFK_NCO_ACC_I_P2_LSB                      (0)
#define MMRFC_RFK_RESULT_NCO_ACC_I_P2_RFK_NCO_ACC_I_P2_WIDTH                    (27)
#define MMRFC_RFK_RESULT_NCO_ACC_I_P2_RFK_NCO_ACC_I_P2_MASK                     (0x07FFFFFF)

#define MMRFC_RFK_RESULT_NCO_ACC_I_N2_RFK_NCO_ACC_I_N2_LSB                      (0)
#define MMRFC_RFK_RESULT_NCO_ACC_I_N2_RFK_NCO_ACC_I_N2_WIDTH                    (27)
#define MMRFC_RFK_RESULT_NCO_ACC_I_N2_RFK_NCO_ACC_I_N2_MASK                     (0x07FFFFFF)

#define MMRFC_RFK_RESULT_NCO_ACC_Q_P2_RFK_NCO_ACC_Q_P2_LSB                      (0)
#define MMRFC_RFK_RESULT_NCO_ACC_Q_P2_RFK_NCO_ACC_Q_P2_WIDTH                    (27)
#define MMRFC_RFK_RESULT_NCO_ACC_Q_P2_RFK_NCO_ACC_Q_P2_MASK                     (0x07FFFFFF)

#define MMRFC_RFK_RESULT_NCO_ACC_Q_N2_RFK_NCO_ACC_Q_N2_LSB                      (0)
#define MMRFC_RFK_RESULT_NCO_ACC_Q_N2_RFK_NCO_ACC_Q_N2_WIDTH                    (27)
#define MMRFC_RFK_RESULT_NCO_ACC_Q_N2_RFK_NCO_ACC_Q_N2_MASK                     (0x07FFFFFF)

#define MMRFC_RFK_RESULT_ACC_I_2_RFK_ACC_I_2_LSB                                (0)
#define MMRFC_RFK_RESULT_ACC_I_2_RFK_ACC_I_2_WIDTH                              (27)
#define MMRFC_RFK_RESULT_ACC_I_2_RFK_ACC_I_2_MASK                               (0x07FFFFFF)

#define MMRFC_RFK_RESULT_ACC_Q_2_RFK_ACC_Q_2_LSB                                (0)
#define MMRFC_RFK_RESULT_ACC_Q_2_RFK_ACC_Q_2_WIDTH                              (27)
#define MMRFC_RFK_RESULT_ACC_Q_2_RFK_ACC_Q_2_MASK                               (0x07FFFFFF)

#define MMRFC_RFK_RESULT_NCO_ACC_I_P3_RFK_NCO_ACC_I_P3_LSB                      (0)
#define MMRFC_RFK_RESULT_NCO_ACC_I_P3_RFK_NCO_ACC_I_P3_WIDTH                    (27)
#define MMRFC_RFK_RESULT_NCO_ACC_I_P3_RFK_NCO_ACC_I_P3_MASK                     (0x07FFFFFF)

#define MMRFC_RFK_RESULT_NCO_ACC_I_N3_RFK_NCO_ACC_I_N3_LSB                      (0)
#define MMRFC_RFK_RESULT_NCO_ACC_I_N3_RFK_NCO_ACC_I_N3_WIDTH                    (27)
#define MMRFC_RFK_RESULT_NCO_ACC_I_N3_RFK_NCO_ACC_I_N3_MASK                     (0x07FFFFFF)

#define MMRFC_RFK_RESULT_NCO_ACC_Q_P3_RFK_NCO_ACC_Q_P3_LSB                      (0)
#define MMRFC_RFK_RESULT_NCO_ACC_Q_P3_RFK_NCO_ACC_Q_P3_WIDTH                    (27)
#define MMRFC_RFK_RESULT_NCO_ACC_Q_P3_RFK_NCO_ACC_Q_P3_MASK                     (0x07FFFFFF)

#define MMRFC_RFK_RESULT_NCO_ACC_Q_N3_RFK_NCO_ACC_Q_N3_LSB                      (0)
#define MMRFC_RFK_RESULT_NCO_ACC_Q_N3_RFK_NCO_ACC_Q_N3_WIDTH                    (27)
#define MMRFC_RFK_RESULT_NCO_ACC_Q_N3_RFK_NCO_ACC_Q_N3_MASK                     (0x07FFFFFF)

#define MMRFC_RFK_RESULT_ACC_I_3_RFK_ACC_I_3_LSB                                (0)
#define MMRFC_RFK_RESULT_ACC_I_3_RFK_ACC_I_3_WIDTH                              (27)
#define MMRFC_RFK_RESULT_ACC_I_3_RFK_ACC_I_3_MASK                               (0x07FFFFFF)

#define MMRFC_RFK_RESULT_ACC_Q_3_RFK_ACC_Q_3_LSB                                (0)
#define MMRFC_RFK_RESULT_ACC_Q_3_RFK_ACC_Q_3_WIDTH                              (27)
#define MMRFC_RFK_RESULT_ACC_Q_3_RFK_ACC_Q_3_MASK                               (0x07FFFFFF)

#define MMRFC_RFK_RESULT_NCO_ACC_I_P4_RFK_NCO_ACC_I_P4_LSB                      (0)
#define MMRFC_RFK_RESULT_NCO_ACC_I_P4_RFK_NCO_ACC_I_P4_WIDTH                    (27)
#define MMRFC_RFK_RESULT_NCO_ACC_I_P4_RFK_NCO_ACC_I_P4_MASK                     (0x07FFFFFF)

#define MMRFC_RFK_RESULT_NCO_ACC_I_N4_RFK_NCO_ACC_I_N4_LSB                      (0)
#define MMRFC_RFK_RESULT_NCO_ACC_I_N4_RFK_NCO_ACC_I_N4_WIDTH                    (27)
#define MMRFC_RFK_RESULT_NCO_ACC_I_N4_RFK_NCO_ACC_I_N4_MASK                     (0x07FFFFFF)

#define MMRFC_RFK_RESULT_NCO_ACC_Q_P4_RFK_NCO_ACC_Q_P4_LSB                      (0)
#define MMRFC_RFK_RESULT_NCO_ACC_Q_P4_RFK_NCO_ACC_Q_P4_WIDTH                    (27)
#define MMRFC_RFK_RESULT_NCO_ACC_Q_P4_RFK_NCO_ACC_Q_P4_MASK                     (0x07FFFFFF)

#define MMRFC_RFK_RESULT_NCO_ACC_Q_N4_RFK_NCO_ACC_Q_N4_LSB                      (0)
#define MMRFC_RFK_RESULT_NCO_ACC_Q_N4_RFK_NCO_ACC_Q_N4_WIDTH                    (27)
#define MMRFC_RFK_RESULT_NCO_ACC_Q_N4_RFK_NCO_ACC_Q_N4_MASK                     (0x07FFFFFF)

#define MMRFC_RFK_RESULT_ACC_I_4_RFK_ACC_I_4_LSB                                (0)
#define MMRFC_RFK_RESULT_ACC_I_4_RFK_ACC_I_4_WIDTH                              (27)
#define MMRFC_RFK_RESULT_ACC_I_4_RFK_ACC_I_4_MASK                               (0x07FFFFFF)

#define MMRFC_RFK_RESULT_ACC_Q_4_RFK_ACC_Q_4_LSB                                (0)
#define MMRFC_RFK_RESULT_ACC_Q_4_RFK_ACC_Q_4_WIDTH                              (27)
#define MMRFC_RFK_RESULT_ACC_Q_4_RFK_ACC_Q_4_MASK                               (0x07FFFFFF)

#define MMRFC_RFK_RESULT_NCO_ACC_I_P5_RFK_NCO_ACC_I_P5_LSB                      (0)
#define MMRFC_RFK_RESULT_NCO_ACC_I_P5_RFK_NCO_ACC_I_P5_WIDTH                    (27)
#define MMRFC_RFK_RESULT_NCO_ACC_I_P5_RFK_NCO_ACC_I_P5_MASK                     (0x07FFFFFF)

#define MMRFC_RFK_RESULT_NCO_ACC_I_N5_RFK_NCO_ACC_I_N5_LSB                      (0)
#define MMRFC_RFK_RESULT_NCO_ACC_I_N5_RFK_NCO_ACC_I_N5_WIDTH                    (27)
#define MMRFC_RFK_RESULT_NCO_ACC_I_N5_RFK_NCO_ACC_I_N5_MASK                     (0x07FFFFFF)

#define MMRFC_RFK_RESULT_NCO_ACC_Q_P5_RFK_NCO_ACC_Q_P5_LSB                      (0)
#define MMRFC_RFK_RESULT_NCO_ACC_Q_P5_RFK_NCO_ACC_Q_P5_WIDTH                    (27)
#define MMRFC_RFK_RESULT_NCO_ACC_Q_P5_RFK_NCO_ACC_Q_P5_MASK                     (0x07FFFFFF)

#define MMRFC_RFK_RESULT_NCO_ACC_Q_N5_RFK_NCO_ACC_Q_N5_LSB                      (0)
#define MMRFC_RFK_RESULT_NCO_ACC_Q_N5_RFK_NCO_ACC_Q_N5_WIDTH                    (27)
#define MMRFC_RFK_RESULT_NCO_ACC_Q_N5_RFK_NCO_ACC_Q_N5_MASK                     (0x07FFFFFF)

#define MMRFC_RFK_RESULT_ACC_I_5_RFK_ACC_I_5_LSB                                (0)
#define MMRFC_RFK_RESULT_ACC_I_5_RFK_ACC_I_5_WIDTH                              (27)
#define MMRFC_RFK_RESULT_ACC_I_5_RFK_ACC_I_5_MASK                               (0x07FFFFFF)

#define MMRFC_RFK_RESULT_ACC_Q_5_RFK_ACC_Q_5_LSB                                (0)
#define MMRFC_RFK_RESULT_ACC_Q_5_RFK_ACC_Q_5_WIDTH                              (27)
#define MMRFC_RFK_RESULT_ACC_Q_5_RFK_ACC_Q_5_MASK                               (0x07FFFFFF)

#define MMRFC_RFK_RESULT_NCO_ACC_I_P6_RFK_NCO_ACC_I_P6_LSB                      (0)
#define MMRFC_RFK_RESULT_NCO_ACC_I_P6_RFK_NCO_ACC_I_P6_WIDTH                    (27)
#define MMRFC_RFK_RESULT_NCO_ACC_I_P6_RFK_NCO_ACC_I_P6_MASK                     (0x07FFFFFF)

#define MMRFC_RFK_RESULT_NCO_ACC_I_N6_RFK_NCO_ACC_I_N6_LSB                      (0)
#define MMRFC_RFK_RESULT_NCO_ACC_I_N6_RFK_NCO_ACC_I_N6_WIDTH                    (27)
#define MMRFC_RFK_RESULT_NCO_ACC_I_N6_RFK_NCO_ACC_I_N6_MASK                     (0x07FFFFFF)

#define MMRFC_RFK_RESULT_NCO_ACC_Q_P6_RFK_NCO_ACC_Q_P6_LSB                      (0)
#define MMRFC_RFK_RESULT_NCO_ACC_Q_P6_RFK_NCO_ACC_Q_P6_WIDTH                    (27)
#define MMRFC_RFK_RESULT_NCO_ACC_Q_P6_RFK_NCO_ACC_Q_P6_MASK                     (0x07FFFFFF)

#define MMRFC_RFK_RESULT_NCO_ACC_Q_N6_RFK_NCO_ACC_Q_N6_LSB                      (0)
#define MMRFC_RFK_RESULT_NCO_ACC_Q_N6_RFK_NCO_ACC_Q_N6_WIDTH                    (27)
#define MMRFC_RFK_RESULT_NCO_ACC_Q_N6_RFK_NCO_ACC_Q_N6_MASK                     (0x07FFFFFF)

#define MMRFC_RFK_RESULT_ACC_I_6_RFK_ACC_I_6_LSB                                (0)
#define MMRFC_RFK_RESULT_ACC_I_6_RFK_ACC_I_6_WIDTH                              (27)
#define MMRFC_RFK_RESULT_ACC_I_6_RFK_ACC_I_6_MASK                               (0x07FFFFFF)

#define MMRFC_RFK_RESULT_ACC_Q_6_RFK_ACC_Q_6_LSB                                (0)
#define MMRFC_RFK_RESULT_ACC_Q_6_RFK_ACC_Q_6_WIDTH                              (27)
#define MMRFC_RFK_RESULT_ACC_Q_6_RFK_ACC_Q_6_MASK                               (0x07FFFFFF)

#define MMRFC_RFK_RESULT_NCO_ACC_I_P7_RFK_NCO_ACC_I_P7_LSB                      (0)
#define MMRFC_RFK_RESULT_NCO_ACC_I_P7_RFK_NCO_ACC_I_P7_WIDTH                    (27)
#define MMRFC_RFK_RESULT_NCO_ACC_I_P7_RFK_NCO_ACC_I_P7_MASK                     (0x07FFFFFF)

#define MMRFC_RFK_RESULT_NCO_ACC_I_N7_RFK_NCO_ACC_I_N7_LSB                      (0)
#define MMRFC_RFK_RESULT_NCO_ACC_I_N7_RFK_NCO_ACC_I_N7_WIDTH                    (27)
#define MMRFC_RFK_RESULT_NCO_ACC_I_N7_RFK_NCO_ACC_I_N7_MASK                     (0x07FFFFFF)

#define MMRFC_RFK_RESULT_NCO_ACC_Q_P7_RFK_NCO_ACC_Q_P7_LSB                      (0)
#define MMRFC_RFK_RESULT_NCO_ACC_Q_P7_RFK_NCO_ACC_Q_P7_WIDTH                    (27)
#define MMRFC_RFK_RESULT_NCO_ACC_Q_P7_RFK_NCO_ACC_Q_P7_MASK                     (0x07FFFFFF)

#define MMRFC_RFK_RESULT_NCO_ACC_Q_N7_RFK_NCO_ACC_Q_N7_LSB                      (0)
#define MMRFC_RFK_RESULT_NCO_ACC_Q_N7_RFK_NCO_ACC_Q_N7_WIDTH                    (27)
#define MMRFC_RFK_RESULT_NCO_ACC_Q_N7_RFK_NCO_ACC_Q_N7_MASK                     (0x07FFFFFF)

#define MMRFC_RFK_RESULT_ACC_I_7_RFK_ACC_I_7_LSB                                (0)
#define MMRFC_RFK_RESULT_ACC_I_7_RFK_ACC_I_7_WIDTH                              (27)
#define MMRFC_RFK_RESULT_ACC_I_7_RFK_ACC_I_7_MASK                               (0x07FFFFFF)

#define MMRFC_RFK_RESULT_ACC_Q_7_RFK_ACC_Q_7_LSB                                (0)
#define MMRFC_RFK_RESULT_ACC_Q_7_RFK_ACC_Q_7_WIDTH                              (27)
#define MMRFC_RFK_RESULT_ACC_Q_7_RFK_ACC_Q_7_MASK                               (0x07FFFFFF)

#define MMRFC_RFK_STATUS_RFK_MEAS_SEL_LSB                                       (1)
#define MMRFC_RFK_STATUS_RFK_MEAS_SEL_WIDTH                                     (3)
#define MMRFC_RFK_STATUS_RFK_MEAS_SEL_MASK                                      (0x0000000E)

#define MMRFC_RFK_STATUS_RFK_STATUS_FIN_LSB                                     (0)
#define MMRFC_RFK_STATUS_RFK_STATUS_FIN_WIDTH                                   (1)
#define MMRFC_RFK_STATUS_RFK_STATUS_FIN_MASK                                    (0x00000001)
#define MMRFC_RFK_STATUS_RFK_STATUS_FIN_BIT                                     (0x00000001)

#define MMRFC_RFK_DBG0_ACC_LEN_CNT_LSB                                          (9)
#define MMRFC_RFK_DBG0_ACC_LEN_CNT_WIDTH                                        (16)
#define MMRFC_RFK_DBG0_ACC_LEN_CNT_MASK                                         (0x01FFFE00)

#define MMRFC_RFK_DBG0_WAIT_CNT_LSB                                             (0)
#define MMRFC_RFK_DBG0_WAIT_CNT_WIDTH                                           (9)
#define MMRFC_RFK_DBG0_WAIT_CNT_MASK                                            (0x000001FF)

#define MMRFC_DDPC_CON_FIR_BYPASS_LSB                                           (6)
#define MMRFC_DDPC_CON_FIR_BYPASS_WIDTH                                         (1)
#define MMRFC_DDPC_CON_FIR_BYPASS_MASK                                          (0x00000040)
#define MMRFC_DDPC_CON_FIR_BYPASS_BIT                                           (0x00000040)

#define MMRFC_DDPC_CON_DEC_IDX_2_LSB                                            (4)
#define MMRFC_DDPC_CON_DEC_IDX_2_WIDTH                                          (2)
#define MMRFC_DDPC_CON_DEC_IDX_2_MASK                                           (0x00000030)

#define MMRFC_DDPC_CON_DEC_IDX_1_LSB                                            (2)
#define MMRFC_DDPC_CON_DEC_IDX_1_WIDTH                                          (2)
#define MMRFC_DDPC_CON_DEC_IDX_1_MASK                                           (0x0000000C)

#define MMRFC_DDPC_CON_DEC_IDX_0_LSB                                            (0)
#define MMRFC_DDPC_CON_DEC_IDX_0_WIDTH                                          (2)
#define MMRFC_DDPC_CON_DEC_IDX_0_MASK                                           (0x00000003)

#define MMRFC_DDPC_MEAS_CON_L0_WAIT_SAMPLE_L0_LSB                               (19)
#define MMRFC_DDPC_MEAS_CON_L0_WAIT_SAMPLE_L0_WIDTH                             (8)
#define MMRFC_DDPC_MEAS_CON_L0_WAIT_SAMPLE_L0_MASK                              (0x07F80000)

#define MMRFC_DDPC_MEAS_CON_L0_LEAD_BIT_L0_LSB                                  (15)
#define MMRFC_DDPC_MEAS_CON_L0_LEAD_BIT_L0_WIDTH                                (4)
#define MMRFC_DDPC_MEAS_CON_L0_LEAD_BIT_L0_MASK                                 (0x00078000)

#define MMRFC_DDPC_MEAS_CON_L0_MEAS_SAMPLE_L0_LSB                               (0)
#define MMRFC_DDPC_MEAS_CON_L0_MEAS_SAMPLE_L0_WIDTH                             (15)
#define MMRFC_DDPC_MEAS_CON_L0_MEAS_SAMPLE_L0_MASK                              (0x00007FFF)

#define MMRFC_DDPC_MEAS_CON_L1_WAIT_SAMPLE_L1_LSB                               (19)
#define MMRFC_DDPC_MEAS_CON_L1_WAIT_SAMPLE_L1_WIDTH                             (8)
#define MMRFC_DDPC_MEAS_CON_L1_WAIT_SAMPLE_L1_MASK                              (0x07F80000)

#define MMRFC_DDPC_MEAS_CON_L1_LEAD_BIT_L1_LSB                                  (15)
#define MMRFC_DDPC_MEAS_CON_L1_LEAD_BIT_L1_WIDTH                                (4)
#define MMRFC_DDPC_MEAS_CON_L1_LEAD_BIT_L1_MASK                                 (0x00078000)

#define MMRFC_DDPC_MEAS_CON_L1_MEAS_SAMPLE_L1_LSB                               (0)
#define MMRFC_DDPC_MEAS_CON_L1_MEAS_SAMPLE_L1_WIDTH                             (15)
#define MMRFC_DDPC_MEAS_CON_L1_MEAS_SAMPLE_L1_MASK                              (0x00007FFF)

#define MMRFC_DDPC_MEAS_CON_L2_WAIT_SAMPLE_L2_LSB                               (19)
#define MMRFC_DDPC_MEAS_CON_L2_WAIT_SAMPLE_L2_WIDTH                             (8)
#define MMRFC_DDPC_MEAS_CON_L2_WAIT_SAMPLE_L2_MASK                              (0x07F80000)

#define MMRFC_DDPC_MEAS_CON_L2_LEAD_BIT_L2_LSB                                  (15)
#define MMRFC_DDPC_MEAS_CON_L2_LEAD_BIT_L2_WIDTH                                (4)
#define MMRFC_DDPC_MEAS_CON_L2_LEAD_BIT_L2_MASK                                 (0x00078000)

#define MMRFC_DDPC_MEAS_CON_L2_MEAS_SAMPLE_L2_LSB                               (0)
#define MMRFC_DDPC_MEAS_CON_L2_MEAS_SAMPLE_L2_WIDTH                             (15)
#define MMRFC_DDPC_MEAS_CON_L2_MEAS_SAMPLE_L2_MASK                              (0x00007FFF)

#define MMRFC_DDPC_MEAS_CON_W0_WAIT_SAMPLE_W0_LSB                               (19)
#define MMRFC_DDPC_MEAS_CON_W0_WAIT_SAMPLE_W0_WIDTH                             (8)
#define MMRFC_DDPC_MEAS_CON_W0_WAIT_SAMPLE_W0_MASK                              (0x07F80000)

#define MMRFC_DDPC_MEAS_CON_W0_LEAD_BIT_W0_LSB                                  (15)
#define MMRFC_DDPC_MEAS_CON_W0_LEAD_BIT_W0_WIDTH                                (4)
#define MMRFC_DDPC_MEAS_CON_W0_LEAD_BIT_W0_MASK                                 (0x00078000)

#define MMRFC_DDPC_MEAS_CON_W0_MEAS_SAMPLE_W0_LSB                               (0)
#define MMRFC_DDPC_MEAS_CON_W0_MEAS_SAMPLE_W0_WIDTH                             (15)
#define MMRFC_DDPC_MEAS_CON_W0_MEAS_SAMPLE_W0_MASK                              (0x00007FFF)

#define MMRFC_DDPC_MEAS_CON_W1_WAIT_SAMPLE_W1_LSB                               (19)
#define MMRFC_DDPC_MEAS_CON_W1_WAIT_SAMPLE_W1_WIDTH                             (8)
#define MMRFC_DDPC_MEAS_CON_W1_WAIT_SAMPLE_W1_MASK                              (0x07F80000)

#define MMRFC_DDPC_MEAS_CON_W1_LEAD_BIT_W1_LSB                                  (15)
#define MMRFC_DDPC_MEAS_CON_W1_LEAD_BIT_W1_WIDTH                                (4)
#define MMRFC_DDPC_MEAS_CON_W1_LEAD_BIT_W1_MASK                                 (0x00078000)

#define MMRFC_DDPC_MEAS_CON_W1_MEAS_SAMPLE_W1_LSB                               (0)
#define MMRFC_DDPC_MEAS_CON_W1_MEAS_SAMPLE_W1_WIDTH                             (15)
#define MMRFC_DDPC_MEAS_CON_W1_MEAS_SAMPLE_W1_MASK                              (0x00007FFF)

#define MMRFC_DDPC_MEAS_CON_T_WAIT_SAMPLE_T_LSB                                 (19)
#define MMRFC_DDPC_MEAS_CON_T_WAIT_SAMPLE_T_WIDTH                               (8)
#define MMRFC_DDPC_MEAS_CON_T_WAIT_SAMPLE_T_MASK                                (0x07F80000)

#define MMRFC_DDPC_MEAS_CON_T_LEAD_BIT_T_LSB                                    (15)
#define MMRFC_DDPC_MEAS_CON_T_LEAD_BIT_T_WIDTH                                  (4)
#define MMRFC_DDPC_MEAS_CON_T_LEAD_BIT_T_MASK                                   (0x00078000)

#define MMRFC_DDPC_MEAS_CON_T_MEAS_SAMPLE_T_LSB                                 (0)
#define MMRFC_DDPC_MEAS_CON_T_MEAS_SAMPLE_T_WIDTH                               (15)
#define MMRFC_DDPC_MEAS_CON_T_MEAS_SAMPLE_T_MASK                                (0x00007FFF)

#define MMRFC_DDPC_RESULT_DET_ACC_DC0_DET_ACC_Q0_LSB                            (16)
#define MMRFC_DDPC_RESULT_DET_ACC_DC0_DET_ACC_Q0_WIDTH                          (12)
#define MMRFC_DDPC_RESULT_DET_ACC_DC0_DET_ACC_Q0_MASK                           (0x0FFF0000)

#define MMRFC_DDPC_RESULT_DET_ACC_DC0_DET_ACC_I0_LSB                            (0)
#define MMRFC_DDPC_RESULT_DET_ACC_DC0_DET_ACC_I0_WIDTH                          (12)
#define MMRFC_DDPC_RESULT_DET_ACC_DC0_DET_ACC_I0_MASK                           (0x00000FFF)

#define MMRFC_DDPC_RESULT_DET_ACC_IQ0_DET_ACC_IQ0_LSB                           (0)
#define MMRFC_DDPC_RESULT_DET_ACC_IQ0_DET_ACC_IQ0_WIDTH                         (23)
#define MMRFC_DDPC_RESULT_DET_ACC_IQ0_DET_ACC_IQ0_MASK                          (0x007FFFFF)

#define MMRFC_DDPC_RESULT_DET_ACC_DC1_DET_ACC_Q1_LSB                            (16)
#define MMRFC_DDPC_RESULT_DET_ACC_DC1_DET_ACC_Q1_WIDTH                          (12)
#define MMRFC_DDPC_RESULT_DET_ACC_DC1_DET_ACC_Q1_MASK                           (0x0FFF0000)

#define MMRFC_DDPC_RESULT_DET_ACC_DC1_DET_ACC_I1_LSB                            (0)
#define MMRFC_DDPC_RESULT_DET_ACC_DC1_DET_ACC_I1_WIDTH                          (12)
#define MMRFC_DDPC_RESULT_DET_ACC_DC1_DET_ACC_I1_MASK                           (0x00000FFF)

#define MMRFC_DDPC_RESULT_DET_ACC_IQ1_DET_ACC_IQ1_LSB                           (0)
#define MMRFC_DDPC_RESULT_DET_ACC_IQ1_DET_ACC_IQ1_WIDTH                         (23)
#define MMRFC_DDPC_RESULT_DET_ACC_IQ1_DET_ACC_IQ1_MASK                          (0x007FFFFF)

#define MMRFC_DDPC_RESULT_DET_ACC_DC2_DET_ACC_Q2_LSB                            (16)
#define MMRFC_DDPC_RESULT_DET_ACC_DC2_DET_ACC_Q2_WIDTH                          (12)
#define MMRFC_DDPC_RESULT_DET_ACC_DC2_DET_ACC_Q2_MASK                           (0x0FFF0000)

#define MMRFC_DDPC_RESULT_DET_ACC_DC2_DET_ACC_I2_LSB                            (0)
#define MMRFC_DDPC_RESULT_DET_ACC_DC2_DET_ACC_I2_WIDTH                          (12)
#define MMRFC_DDPC_RESULT_DET_ACC_DC2_DET_ACC_I2_MASK                           (0x00000FFF)

#define MMRFC_DDPC_RESULT_DET_ACC_IQ2_DET_ACC_IQ2_LSB                           (0)
#define MMRFC_DDPC_RESULT_DET_ACC_IQ2_DET_ACC_IQ2_WIDTH                         (23)
#define MMRFC_DDPC_RESULT_DET_ACC_IQ2_DET_ACC_IQ2_MASK                          (0x007FFFFF)

#define MMRFC_DDPC_RESULT_REF_ACC_DC0_REF_ACC_Q0_LSB                            (16)
#define MMRFC_DDPC_RESULT_REF_ACC_DC0_REF_ACC_Q0_WIDTH                          (12)
#define MMRFC_DDPC_RESULT_REF_ACC_DC0_REF_ACC_Q0_MASK                           (0x0FFF0000)

#define MMRFC_DDPC_RESULT_REF_ACC_DC0_REF_ACC_I0_LSB                            (0)
#define MMRFC_DDPC_RESULT_REF_ACC_DC0_REF_ACC_I0_WIDTH                          (12)
#define MMRFC_DDPC_RESULT_REF_ACC_DC0_REF_ACC_I0_MASK                           (0x00000FFF)

#define MMRFC_DDPC_RESULT_REF_ACC_IQ0_REF_ACC_IQ0_LSB                           (0)
#define MMRFC_DDPC_RESULT_REF_ACC_IQ0_REF_ACC_IQ0_WIDTH                         (23)
#define MMRFC_DDPC_RESULT_REF_ACC_IQ0_REF_ACC_IQ0_MASK                          (0x007FFFFF)

#define MMRFC_DDPC_RESULT_REF_ACC_DC1_REF_ACC_Q1_LSB                            (16)
#define MMRFC_DDPC_RESULT_REF_ACC_DC1_REF_ACC_Q1_WIDTH                          (12)
#define MMRFC_DDPC_RESULT_REF_ACC_DC1_REF_ACC_Q1_MASK                           (0x0FFF0000)

#define MMRFC_DDPC_RESULT_REF_ACC_DC1_REF_ACC_I1_LSB                            (0)
#define MMRFC_DDPC_RESULT_REF_ACC_DC1_REF_ACC_I1_WIDTH                          (12)
#define MMRFC_DDPC_RESULT_REF_ACC_DC1_REF_ACC_I1_MASK                           (0x00000FFF)

#define MMRFC_DDPC_RESULT_REF_ACC_IQ1_REF_ACC_IQ1_LSB                           (0)
#define MMRFC_DDPC_RESULT_REF_ACC_IQ1_REF_ACC_IQ1_WIDTH                         (23)
#define MMRFC_DDPC_RESULT_REF_ACC_IQ1_REF_ACC_IQ1_MASK                          (0x007FFFFF)

#define MMRFC_DDPC_RESULT_REF_ACC_DC2_REF_ACC_Q2_LSB                            (16)
#define MMRFC_DDPC_RESULT_REF_ACC_DC2_REF_ACC_Q2_WIDTH                          (12)
#define MMRFC_DDPC_RESULT_REF_ACC_DC2_REF_ACC_Q2_MASK                           (0x0FFF0000)

#define MMRFC_DDPC_RESULT_REF_ACC_DC2_REF_ACC_I2_LSB                            (0)
#define MMRFC_DDPC_RESULT_REF_ACC_DC2_REF_ACC_I2_WIDTH                          (12)
#define MMRFC_DDPC_RESULT_REF_ACC_DC2_REF_ACC_I2_MASK                           (0x00000FFF)

#define MMRFC_DDPC_RESULT_REF_ACC_IQ2_REF_ACC_IQ2_LSB                           (0)
#define MMRFC_DDPC_RESULT_REF_ACC_IQ2_REF_ACC_IQ2_WIDTH                         (23)
#define MMRFC_DDPC_RESULT_REF_ACC_IQ2_REF_ACC_IQ2_MASK                          (0x007FFFFF)

#define MMRFC_DDPC_STATUS_MEAS_CNT_LSB                                          (16)
#define MMRFC_DDPC_STATUS_MEAS_CNT_WIDTH                                        (15)
#define MMRFC_DDPC_STATUS_MEAS_CNT_MASK                                         (0x7FFF0000)

#define MMRFC_DDPC_STATUS_TRIGGER_CONT_LSB                                      (1)
#define MMRFC_DDPC_STATUS_TRIGGER_CONT_WIDTH                                    (4)
#define MMRFC_DDPC_STATUS_TRIGGER_CONT_MASK                                     (0x0000001E)

#define MMRFC_DDPC_STATUS_STATUS_FIN_LSB                                        (0)
#define MMRFC_DDPC_STATUS_STATUS_FIN_WIDTH                                      (1)
#define MMRFC_DDPC_STATUS_STATUS_FIN_MASK                                       (0x00000001)
#define MMRFC_DDPC_STATUS_STATUS_FIN_BIT                                        (0x00000001)

#define MMRFC_DDPC_DBG0_LEAD_BIT_LSB                                            (8)
#define MMRFC_DDPC_DBG0_LEAD_BIT_WIDTH                                          (4)
#define MMRFC_DDPC_DBG0_LEAD_BIT_MASK                                           (0x00000F00)

#define MMRFC_DDPC_DBG0_WAIT_CNT_LSB                                            (0)
#define MMRFC_DDPC_DBG0_WAIT_CNT_WIDTH                                          (8)
#define MMRFC_DDPC_DBG0_WAIT_CNT_MASK                                           (0x000000FF)

#define MMRFC_AT_CON_REF_PWR_SHIFT_LSB                                          (8)
#define MMRFC_AT_CON_REF_PWR_SHIFT_WIDTH                                        (4)
#define MMRFC_AT_CON_REF_PWR_SHIFT_MASK                                         (0x00000F00)

#define MMRFC_AT_CON_DET_PWR_SHIFT_LSB                                          (4)
#define MMRFC_AT_CON_DET_PWR_SHIFT_WIDTH                                        (4)
#define MMRFC_AT_CON_DET_PWR_SHIFT_MASK                                         (0x000000F0)

#define MMRFC_AT_CON_CR_SHIFT_LSB                                               (0)
#define MMRFC_AT_CON_CR_SHIFT_WIDTH                                             (4)
#define MMRFC_AT_CON_CR_SHIFT_MASK                                              (0x0000000F)

#define MMRFC_AT_LENGTH_MEAS_SAMPLE_LSB                                         (16)
#define MMRFC_AT_LENGTH_MEAS_SAMPLE_WIDTH                                       (16)
#define MMRFC_AT_LENGTH_MEAS_SAMPLE_MASK                                        (0xFFFF0000)

#define MMRFC_AT_LENGTH_WAIT_LEN_LSB                                            (0)
#define MMRFC_AT_LENGTH_WAIT_LEN_WIDTH                                          (16)
#define MMRFC_AT_LENGTH_WAIT_LEN_MASK                                           (0x0000FFFF)

#define MMRFC_AT_RESULT_PDET_0_RESULT_PDET_0_LSB                                (0)
#define MMRFC_AT_RESULT_PDET_0_RESULT_PDET_0_WIDTH                              (32)
#define MMRFC_AT_RESULT_PDET_0_RESULT_PDET_0_MASK                               (0xFFFFFFFF)

#define MMRFC_AT_RESULT_PREF_0_RESULT_PREF_0_LSB                                (0)
#define MMRFC_AT_RESULT_PREF_0_RESULT_PREF_0_WIDTH                              (32)
#define MMRFC_AT_RESULT_PREF_0_RESULT_PREF_0_MASK                               (0xFFFFFFFF)

#define MMRFC_AT_RESULT_CRI_0_RESULT_CRI_0_LSB                                  (0)
#define MMRFC_AT_RESULT_CRI_0_RESULT_CRI_0_WIDTH                                (32)
#define MMRFC_AT_RESULT_CRI_0_RESULT_CRI_0_MASK                                 (0xFFFFFFFF)

#define MMRFC_AT_RESULT_CRQ_0_RESULT_CRQ_0_LSB                                  (0)
#define MMRFC_AT_RESULT_CRQ_0_RESULT_CRQ_0_WIDTH                                (32)
#define MMRFC_AT_RESULT_CRQ_0_RESULT_CRQ_0_MASK                                 (0xFFFFFFFF)

#define MMRFC_AT_RESULT_PDET_1_RESULT_PDET_1_LSB                                (0)
#define MMRFC_AT_RESULT_PDET_1_RESULT_PDET_1_WIDTH                              (32)
#define MMRFC_AT_RESULT_PDET_1_RESULT_PDET_1_MASK                               (0xFFFFFFFF)

#define MMRFC_AT_RESULT_PREF_1_RESULT_PREF_1_LSB                                (0)
#define MMRFC_AT_RESULT_PREF_1_RESULT_PREF_1_WIDTH                              (32)
#define MMRFC_AT_RESULT_PREF_1_RESULT_PREF_1_MASK                               (0xFFFFFFFF)

#define MMRFC_AT_RESULT_CRI_1_RESULT_CRI_1_LSB                                  (0)
#define MMRFC_AT_RESULT_CRI_1_RESULT_CRI_1_WIDTH                                (32)
#define MMRFC_AT_RESULT_CRI_1_RESULT_CRI_1_MASK                                 (0xFFFFFFFF)

#define MMRFC_AT_RESULT_CRQ_1_RESULT_CRQ_1_LSB                                  (0)
#define MMRFC_AT_RESULT_CRQ_1_RESULT_CRQ_1_WIDTH                                (32)
#define MMRFC_AT_RESULT_CRQ_1_RESULT_CRQ_1_MASK                                 (0xFFFFFFFF)

#define MMRFC_AT_STATUS_STATUS_FIN_LSB                                          (0)
#define MMRFC_AT_STATUS_STATUS_FIN_WIDTH                                        (1)
#define MMRFC_AT_STATUS_STATUS_FIN_MASK                                         (0x00000001)
#define MMRFC_AT_STATUS_STATUS_FIN_BIT                                          (0x00000001)

#define MMRFC_AT_RESULT_DC_0_RESULT_DC_0_LSB                                    (0)
#define MMRFC_AT_RESULT_DC_0_RESULT_DC_0_WIDTH                                  (32)
#define MMRFC_AT_RESULT_DC_0_RESULT_DC_0_MASK                                   (0xFFFFFFFF)

#define MMRFC_AT_RESULT_DC_1_RESULT_DC_1_LSB                                    (0)
#define MMRFC_AT_RESULT_DC_1_RESULT_DC_1_WIDTH                                  (32)
#define MMRFC_AT_RESULT_DC_1_RESULT_DC_1_MASK                                   (0xFFFFFFFF)

#define MMRFC_CIM3_MEAS_CON0_MEAS_SAMPLE_LSB                                    (28)
#define MMRFC_CIM3_MEAS_CON0_MEAS_SAMPLE_WIDTH                                  (3)
#define MMRFC_CIM3_MEAS_CON0_MEAS_SAMPLE_MASK                                   (0x70000000)

#define MMRFC_CIM3_MEAS_CON0_NCO_PHI_LSB                                        (0)
#define MMRFC_CIM3_MEAS_CON0_NCO_PHI_WIDTH                                      (28)
#define MMRFC_CIM3_MEAS_CON0_NCO_PHI_MASK                                       (0x0FFFFFFF)

#define MMRFC_CIM3_MEAS_CON1_WAIT_SAMPLE_LSB                                    (0)
#define MMRFC_CIM3_MEAS_CON1_WAIT_SAMPLE_WIDTH                                  (4)
#define MMRFC_CIM3_MEAS_CON1_WAIT_SAMPLE_MASK                                   (0x0000000F)

#define MMRFC_CIM3_MEAS_CON2_BOOST_LSB                                          (0)
#define MMRFC_CIM3_MEAS_CON2_BOOST_WIDTH                                        (2)
#define MMRFC_CIM3_MEAS_CON2_BOOST_MASK                                         (0x00000003)

#define MMRFC_CIM3_FIR_COE_CON0_C2_LSB                                          (20)
#define MMRFC_CIM3_FIR_COE_CON0_C2_WIDTH                                        (10)
#define MMRFC_CIM3_FIR_COE_CON0_C2_MASK                                         (0x3FF00000)

#define MMRFC_CIM3_FIR_COE_CON0_C1_LSB                                          (10)
#define MMRFC_CIM3_FIR_COE_CON0_C1_WIDTH                                        (10)
#define MMRFC_CIM3_FIR_COE_CON0_C1_MASK                                         (0x000FFC00)

#define MMRFC_CIM3_FIR_COE_CON0_C0_LSB                                          (0)
#define MMRFC_CIM3_FIR_COE_CON0_C0_WIDTH                                        (10)
#define MMRFC_CIM3_FIR_COE_CON0_C0_MASK                                         (0x000003FF)

#define MMRFC_CIM3_FIR_COE_CON1_C5_LSB                                          (20)
#define MMRFC_CIM3_FIR_COE_CON1_C5_WIDTH                                        (10)
#define MMRFC_CIM3_FIR_COE_CON1_C5_MASK                                         (0x3FF00000)

#define MMRFC_CIM3_FIR_COE_CON1_C4_LSB                                          (10)
#define MMRFC_CIM3_FIR_COE_CON1_C4_WIDTH                                        (10)
#define MMRFC_CIM3_FIR_COE_CON1_C4_MASK                                         (0x000FFC00)

#define MMRFC_CIM3_FIR_COE_CON1_C3_LSB                                          (0)
#define MMRFC_CIM3_FIR_COE_CON1_C3_WIDTH                                        (10)
#define MMRFC_CIM3_FIR_COE_CON1_C3_MASK                                         (0x000003FF)

#define MMRFC_CIM3_FIR_COE_CON2_C8_LSB                                          (20)
#define MMRFC_CIM3_FIR_COE_CON2_C8_WIDTH                                        (10)
#define MMRFC_CIM3_FIR_COE_CON2_C8_MASK                                         (0x3FF00000)

#define MMRFC_CIM3_FIR_COE_CON2_C7_LSB                                          (10)
#define MMRFC_CIM3_FIR_COE_CON2_C7_WIDTH                                        (10)
#define MMRFC_CIM3_FIR_COE_CON2_C7_MASK                                         (0x000FFC00)

#define MMRFC_CIM3_FIR_COE_CON2_C6_LSB                                          (0)
#define MMRFC_CIM3_FIR_COE_CON2_C6_WIDTH                                        (10)
#define MMRFC_CIM3_FIR_COE_CON2_C6_MASK                                         (0x000003FF)

#define MMRFC_CIM3_RESULT_DC_ISIN_DC_ISIN_LSB                                   (0)
#define MMRFC_CIM3_RESULT_DC_ISIN_DC_ISIN_WIDTH                                 (27)
#define MMRFC_CIM3_RESULT_DC_ISIN_DC_ISIN_MASK                                  (0x07FFFFFF)

#define MMRFC_CIM3_RESULT_DC_ICOS_DC_ICOS_LSB                                   (0)
#define MMRFC_CIM3_RESULT_DC_ICOS_DC_ICOS_WIDTH                                 (27)
#define MMRFC_CIM3_RESULT_DC_ICOS_DC_ICOS_MASK                                  (0x07FFFFFF)

#define MMRFC_CIM3_RESULT_DC_QSIN_DC_QSIN_LSB                                   (0)
#define MMRFC_CIM3_RESULT_DC_QSIN_DC_QSIN_WIDTH                                 (27)
#define MMRFC_CIM3_RESULT_DC_QSIN_DC_QSIN_MASK                                  (0x07FFFFFF)

#define MMRFC_CIM3_RESULT_DC_QCOS_DC_QCOS_LSB                                   (0)
#define MMRFC_CIM3_RESULT_DC_QCOS_DC_QCOS_WIDTH                                 (27)
#define MMRFC_CIM3_RESULT_DC_QCOS_DC_QCOS_MASK                                  (0x07FFFFFF)

#define MMRFC_CIM3_RESULT_DET_DET_POW_LSB                                       (0)
#define MMRFC_CIM3_RESULT_DET_DET_POW_WIDTH                                     (31)
#define MMRFC_CIM3_RESULT_DET_DET_POW_MASK                                      (0x7FFFFFFF)

#define MMRFC_CIM3_RESULT_REF_REF_POW_LSB                                       (0)
#define MMRFC_CIM3_RESULT_REF_REF_POW_WIDTH                                     (31)
#define MMRFC_CIM3_RESULT_REF_REF_POW_MASK                                      (0x7FFFFFFF)

#define MMRFC_CIM3_RESULT_CORI_CORI_LSB                                         (0)
#define MMRFC_CIM3_RESULT_CORI_CORI_WIDTH                                       (32)
#define MMRFC_CIM3_RESULT_CORI_CORI_MASK                                        (0xFFFFFFFF)

#define MMRFC_CIM3_RESULT_CORQ_CORQ_LSB                                         (0)
#define MMRFC_CIM3_RESULT_CORQ_CORQ_WIDTH                                       (32)
#define MMRFC_CIM3_RESULT_CORQ_CORQ_MASK                                        (0xFFFFFFFF)

#define MMRFC_CIM3_STATUS_STATUS_FIN_LSB                                        (0)
#define MMRFC_CIM3_STATUS_STATUS_FIN_WIDTH                                      (1)
#define MMRFC_CIM3_STATUS_STATUS_FIN_MASK                                       (0x00000001)
#define MMRFC_CIM3_STATUS_STATUS_FIN_BIT                                        (0x00000001)

#define MMRFC_DPD_RAMP_CON_WAIT_SAMPLE_LSB                                      (3)
#define MMRFC_DPD_RAMP_CON_WAIT_SAMPLE_WIDTH                                    (8)
#define MMRFC_DPD_RAMP_CON_WAIT_SAMPLE_MASK                                     (0x000007F8)

#define MMRFC_DPD_RAMP_CON_RAMP_REP_LEN_LSB                                     (0)
#define MMRFC_DPD_RAMP_CON_RAMP_REP_LEN_WIDTH                                   (3)
#define MMRFC_DPD_RAMP_CON_RAMP_REP_LEN_MASK                                    (0x00000007)

#define MMRFC_DPD_RESULT_BUF_I0_BUF_I0_LSB                                      (0)
#define MMRFC_DPD_RESULT_BUF_I0_BUF_I0_WIDTH                                    (26)
#define MMRFC_DPD_RESULT_BUF_I0_BUF_I0_MASK                                     (0x03FFFFFF)

#define MMRFC_DPD_RESULT_BUF_I1_BUF_I1_LSB                                      (0)
#define MMRFC_DPD_RESULT_BUF_I1_BUF_I1_WIDTH                                    (26)
#define MMRFC_DPD_RESULT_BUF_I1_BUF_I1_MASK                                     (0x03FFFFFF)

#define MMRFC_DPD_RESULT_BUF_I2_BUF_I2_LSB                                      (0)
#define MMRFC_DPD_RESULT_BUF_I2_BUF_I2_WIDTH                                    (26)
#define MMRFC_DPD_RESULT_BUF_I2_BUF_I2_MASK                                     (0x03FFFFFF)

#define MMRFC_DPD_RESULT_BUF_I3_BUF_I3_LSB                                      (0)
#define MMRFC_DPD_RESULT_BUF_I3_BUF_I3_WIDTH                                    (26)
#define MMRFC_DPD_RESULT_BUF_I3_BUF_I3_MASK                                     (0x03FFFFFF)

#define MMRFC_DPD_RESULT_BUF_I4_BUF_I4_LSB                                      (0)
#define MMRFC_DPD_RESULT_BUF_I4_BUF_I4_WIDTH                                    (26)
#define MMRFC_DPD_RESULT_BUF_I4_BUF_I4_MASK                                     (0x03FFFFFF)

#define MMRFC_DPD_RESULT_BUF_I5_BUF_I5_LSB                                      (0)
#define MMRFC_DPD_RESULT_BUF_I5_BUF_I5_WIDTH                                    (26)
#define MMRFC_DPD_RESULT_BUF_I5_BUF_I5_MASK                                     (0x03FFFFFF)

#define MMRFC_DPD_RESULT_BUF_I6_BUF_I6_LSB                                      (0)
#define MMRFC_DPD_RESULT_BUF_I6_BUF_I6_WIDTH                                    (26)
#define MMRFC_DPD_RESULT_BUF_I6_BUF_I6_MASK                                     (0x03FFFFFF)

#define MMRFC_DPD_RESULT_BUF_I7_BUF_I7_LSB                                      (0)
#define MMRFC_DPD_RESULT_BUF_I7_BUF_I7_WIDTH                                    (26)
#define MMRFC_DPD_RESULT_BUF_I7_BUF_I7_MASK                                     (0x03FFFFFF)

#define MMRFC_DPD_RESULT_BUF_I8_BUF_I8_LSB                                      (0)
#define MMRFC_DPD_RESULT_BUF_I8_BUF_I8_WIDTH                                    (26)
#define MMRFC_DPD_RESULT_BUF_I8_BUF_I8_MASK                                     (0x03FFFFFF)

#define MMRFC_DPD_RESULT_BUF_I9_BUF_I9_LSB                                      (0)
#define MMRFC_DPD_RESULT_BUF_I9_BUF_I9_WIDTH                                    (26)
#define MMRFC_DPD_RESULT_BUF_I9_BUF_I9_MASK                                     (0x03FFFFFF)

#define MMRFC_DPD_RESULT_BUF_I10_BUF_I10_LSB                                    (0)
#define MMRFC_DPD_RESULT_BUF_I10_BUF_I10_WIDTH                                  (26)
#define MMRFC_DPD_RESULT_BUF_I10_BUF_I10_MASK                                   (0x03FFFFFF)

#define MMRFC_DPD_RESULT_BUF_I11_BUF_I11_LSB                                    (0)
#define MMRFC_DPD_RESULT_BUF_I11_BUF_I11_WIDTH                                  (26)
#define MMRFC_DPD_RESULT_BUF_I11_BUF_I11_MASK                                   (0x03FFFFFF)

#define MMRFC_DPD_RESULT_BUF_I12_BUF_I12_LSB                                    (0)
#define MMRFC_DPD_RESULT_BUF_I12_BUF_I12_WIDTH                                  (26)
#define MMRFC_DPD_RESULT_BUF_I12_BUF_I12_MASK                                   (0x03FFFFFF)

#define MMRFC_DPD_RESULT_BUF_I13_BUF_I13_LSB                                    (0)
#define MMRFC_DPD_RESULT_BUF_I13_BUF_I13_WIDTH                                  (26)
#define MMRFC_DPD_RESULT_BUF_I13_BUF_I13_MASK                                   (0x03FFFFFF)

#define MMRFC_DPD_RESULT_BUF_I14_BUF_I14_LSB                                    (0)
#define MMRFC_DPD_RESULT_BUF_I14_BUF_I14_WIDTH                                  (26)
#define MMRFC_DPD_RESULT_BUF_I14_BUF_I14_MASK                                   (0x03FFFFFF)

#define MMRFC_DPD_RESULT_BUF_I15_BUF_I15_LSB                                    (0)
#define MMRFC_DPD_RESULT_BUF_I15_BUF_I15_WIDTH                                  (26)
#define MMRFC_DPD_RESULT_BUF_I15_BUF_I15_MASK                                   (0x03FFFFFF)

#define MMRFC_DPD_RESULT_BUF_I16_BUF_I16_LSB                                    (0)
#define MMRFC_DPD_RESULT_BUF_I16_BUF_I16_WIDTH                                  (26)
#define MMRFC_DPD_RESULT_BUF_I16_BUF_I16_MASK                                   (0x03FFFFFF)

#define MMRFC_DPD_RESULT_BUF_I17_BUF_I17_LSB                                    (0)
#define MMRFC_DPD_RESULT_BUF_I17_BUF_I17_WIDTH                                  (26)
#define MMRFC_DPD_RESULT_BUF_I17_BUF_I17_MASK                                   (0x03FFFFFF)

#define MMRFC_DPD_RESULT_BUF_I18_BUF_I18_LSB                                    (0)
#define MMRFC_DPD_RESULT_BUF_I18_BUF_I18_WIDTH                                  (26)
#define MMRFC_DPD_RESULT_BUF_I18_BUF_I18_MASK                                   (0x03FFFFFF)

#define MMRFC_DPD_RESULT_BUF_I19_BUF_I19_LSB                                    (0)
#define MMRFC_DPD_RESULT_BUF_I19_BUF_I19_WIDTH                                  (26)
#define MMRFC_DPD_RESULT_BUF_I19_BUF_I19_MASK                                   (0x03FFFFFF)

#define MMRFC_DPD_RESULT_BUF_I20_BUF_I20_LSB                                    (0)
#define MMRFC_DPD_RESULT_BUF_I20_BUF_I20_WIDTH                                  (26)
#define MMRFC_DPD_RESULT_BUF_I20_BUF_I20_MASK                                   (0x03FFFFFF)

#define MMRFC_DPD_RESULT_BUF_I21_BUF_I21_LSB                                    (0)
#define MMRFC_DPD_RESULT_BUF_I21_BUF_I21_WIDTH                                  (26)
#define MMRFC_DPD_RESULT_BUF_I21_BUF_I21_MASK                                   (0x03FFFFFF)

#define MMRFC_DPD_RESULT_BUF_I22_BUF_I22_LSB                                    (0)
#define MMRFC_DPD_RESULT_BUF_I22_BUF_I22_WIDTH                                  (26)
#define MMRFC_DPD_RESULT_BUF_I22_BUF_I22_MASK                                   (0x03FFFFFF)

#define MMRFC_DPD_RESULT_BUF_I23_BUF_I23_LSB                                    (0)
#define MMRFC_DPD_RESULT_BUF_I23_BUF_I23_WIDTH                                  (26)
#define MMRFC_DPD_RESULT_BUF_I23_BUF_I23_MASK                                   (0x03FFFFFF)

#define MMRFC_DPD_RESULT_BUF_I24_BUF_I24_LSB                                    (0)
#define MMRFC_DPD_RESULT_BUF_I24_BUF_I24_WIDTH                                  (26)
#define MMRFC_DPD_RESULT_BUF_I24_BUF_I24_MASK                                   (0x03FFFFFF)

#define MMRFC_DPD_RESULT_BUF_I25_BUF_I25_LSB                                    (0)
#define MMRFC_DPD_RESULT_BUF_I25_BUF_I25_WIDTH                                  (26)
#define MMRFC_DPD_RESULT_BUF_I25_BUF_I25_MASK                                   (0x03FFFFFF)

#define MMRFC_DPD_RESULT_BUF_I26_BUF_I26_LSB                                    (0)
#define MMRFC_DPD_RESULT_BUF_I26_BUF_I26_WIDTH                                  (26)
#define MMRFC_DPD_RESULT_BUF_I26_BUF_I26_MASK                                   (0x03FFFFFF)

#define MMRFC_DPD_RESULT_BUF_I27_BUF_I27_LSB                                    (0)
#define MMRFC_DPD_RESULT_BUF_I27_BUF_I27_WIDTH                                  (26)
#define MMRFC_DPD_RESULT_BUF_I27_BUF_I27_MASK                                   (0x03FFFFFF)

#define MMRFC_DPD_RESULT_BUF_I28_BUF_I28_LSB                                    (0)
#define MMRFC_DPD_RESULT_BUF_I28_BUF_I28_WIDTH                                  (26)
#define MMRFC_DPD_RESULT_BUF_I28_BUF_I28_MASK                                   (0x03FFFFFF)

#define MMRFC_DPD_RESULT_BUF_I29_BUF_I29_LSB                                    (0)
#define MMRFC_DPD_RESULT_BUF_I29_BUF_I29_WIDTH                                  (26)
#define MMRFC_DPD_RESULT_BUF_I29_BUF_I29_MASK                                   (0x03FFFFFF)

#define MMRFC_DPD_RESULT_BUF_I30_BUF_I30_LSB                                    (0)
#define MMRFC_DPD_RESULT_BUF_I30_BUF_I30_WIDTH                                  (26)
#define MMRFC_DPD_RESULT_BUF_I30_BUF_I30_MASK                                   (0x03FFFFFF)

#define MMRFC_DPD_RESULT_BUF_I31_BUF_I31_LSB                                    (0)
#define MMRFC_DPD_RESULT_BUF_I31_BUF_I31_WIDTH                                  (26)
#define MMRFC_DPD_RESULT_BUF_I31_BUF_I31_MASK                                   (0x03FFFFFF)

#define MMRFC_DPD_RESULT_BUF_Q0_BUF_Q0_LSB                                      (0)
#define MMRFC_DPD_RESULT_BUF_Q0_BUF_Q0_WIDTH                                    (26)
#define MMRFC_DPD_RESULT_BUF_Q0_BUF_Q0_MASK                                     (0x03FFFFFF)

#define MMRFC_DPD_RESULT_BUF_Q1_BUF_Q1_LSB                                      (0)
#define MMRFC_DPD_RESULT_BUF_Q1_BUF_Q1_WIDTH                                    (26)
#define MMRFC_DPD_RESULT_BUF_Q1_BUF_Q1_MASK                                     (0x03FFFFFF)

#define MMRFC_DPD_RESULT_BUF_Q2_BUF_Q2_LSB                                      (0)
#define MMRFC_DPD_RESULT_BUF_Q2_BUF_Q2_WIDTH                                    (26)
#define MMRFC_DPD_RESULT_BUF_Q2_BUF_Q2_MASK                                     (0x03FFFFFF)

#define MMRFC_DPD_RESULT_BUF_Q3_BUF_Q3_LSB                                      (0)
#define MMRFC_DPD_RESULT_BUF_Q3_BUF_Q3_WIDTH                                    (26)
#define MMRFC_DPD_RESULT_BUF_Q3_BUF_Q3_MASK                                     (0x03FFFFFF)

#define MMRFC_DPD_RESULT_BUF_Q4_BUF_Q4_LSB                                      (0)
#define MMRFC_DPD_RESULT_BUF_Q4_BUF_Q4_WIDTH                                    (26)
#define MMRFC_DPD_RESULT_BUF_Q4_BUF_Q4_MASK                                     (0x03FFFFFF)

#define MMRFC_DPD_RESULT_BUF_Q5_BUF_Q5_LSB                                      (0)
#define MMRFC_DPD_RESULT_BUF_Q5_BUF_Q5_WIDTH                                    (26)
#define MMRFC_DPD_RESULT_BUF_Q5_BUF_Q5_MASK                                     (0x03FFFFFF)

#define MMRFC_DPD_RESULT_BUF_Q6_BUF_Q6_LSB                                      (0)
#define MMRFC_DPD_RESULT_BUF_Q6_BUF_Q6_WIDTH                                    (26)
#define MMRFC_DPD_RESULT_BUF_Q6_BUF_Q6_MASK                                     (0x03FFFFFF)

#define MMRFC_DPD_RESULT_BUF_Q7_BUF_Q7_LSB                                      (0)
#define MMRFC_DPD_RESULT_BUF_Q7_BUF_Q7_WIDTH                                    (26)
#define MMRFC_DPD_RESULT_BUF_Q7_BUF_Q7_MASK                                     (0x03FFFFFF)

#define MMRFC_DPD_RESULT_BUF_Q8_BUF_Q8_LSB                                      (0)
#define MMRFC_DPD_RESULT_BUF_Q8_BUF_Q8_WIDTH                                    (26)
#define MMRFC_DPD_RESULT_BUF_Q8_BUF_Q8_MASK                                     (0x03FFFFFF)

#define MMRFC_DPD_RESULT_BUF_Q9_BUF_Q9_LSB                                      (0)
#define MMRFC_DPD_RESULT_BUF_Q9_BUF_Q9_WIDTH                                    (26)
#define MMRFC_DPD_RESULT_BUF_Q9_BUF_Q9_MASK                                     (0x03FFFFFF)

#define MMRFC_DPD_RESULT_BUF_Q10_BUF_Q10_LSB                                    (0)
#define MMRFC_DPD_RESULT_BUF_Q10_BUF_Q10_WIDTH                                  (26)
#define MMRFC_DPD_RESULT_BUF_Q10_BUF_Q10_MASK                                   (0x03FFFFFF)

#define MMRFC_DPD_RESULT_BUF_Q11_BUF_Q11_LSB                                    (0)
#define MMRFC_DPD_RESULT_BUF_Q11_BUF_Q11_WIDTH                                  (26)
#define MMRFC_DPD_RESULT_BUF_Q11_BUF_Q11_MASK                                   (0x03FFFFFF)

#define MMRFC_DPD_RESULT_BUF_Q12_BUF_Q12_LSB                                    (0)
#define MMRFC_DPD_RESULT_BUF_Q12_BUF_Q12_WIDTH                                  (26)
#define MMRFC_DPD_RESULT_BUF_Q12_BUF_Q12_MASK                                   (0x03FFFFFF)

#define MMRFC_DPD_RESULT_BUF_Q13_BUF_Q13_LSB                                    (0)
#define MMRFC_DPD_RESULT_BUF_Q13_BUF_Q13_WIDTH                                  (26)
#define MMRFC_DPD_RESULT_BUF_Q13_BUF_Q13_MASK                                   (0x03FFFFFF)

#define MMRFC_DPD_RESULT_BUF_Q14_BUF_Q14_LSB                                    (0)
#define MMRFC_DPD_RESULT_BUF_Q14_BUF_Q14_WIDTH                                  (26)
#define MMRFC_DPD_RESULT_BUF_Q14_BUF_Q14_MASK                                   (0x03FFFFFF)

#define MMRFC_DPD_RESULT_BUF_Q15_BUF_Q15_LSB                                    (0)
#define MMRFC_DPD_RESULT_BUF_Q15_BUF_Q15_WIDTH                                  (26)
#define MMRFC_DPD_RESULT_BUF_Q15_BUF_Q15_MASK                                   (0x03FFFFFF)

#define MMRFC_DPD_RESULT_BUF_Q16_BUF_Q16_LSB                                    (0)
#define MMRFC_DPD_RESULT_BUF_Q16_BUF_Q16_WIDTH                                  (26)
#define MMRFC_DPD_RESULT_BUF_Q16_BUF_Q16_MASK                                   (0x03FFFFFF)

#define MMRFC_DPD_RESULT_BUF_Q17_BUF_Q17_LSB                                    (0)
#define MMRFC_DPD_RESULT_BUF_Q17_BUF_Q17_WIDTH                                  (26)
#define MMRFC_DPD_RESULT_BUF_Q17_BUF_Q17_MASK                                   (0x03FFFFFF)

#define MMRFC_DPD_RESULT_BUF_Q18_BUF_Q18_LSB                                    (0)
#define MMRFC_DPD_RESULT_BUF_Q18_BUF_Q18_WIDTH                                  (26)
#define MMRFC_DPD_RESULT_BUF_Q18_BUF_Q18_MASK                                   (0x03FFFFFF)

#define MMRFC_DPD_RESULT_BUF_Q19_BUF_Q19_LSB                                    (0)
#define MMRFC_DPD_RESULT_BUF_Q19_BUF_Q19_WIDTH                                  (26)
#define MMRFC_DPD_RESULT_BUF_Q19_BUF_Q19_MASK                                   (0x03FFFFFF)

#define MMRFC_DPD_RESULT_BUF_Q20_BUF_Q20_LSB                                    (0)
#define MMRFC_DPD_RESULT_BUF_Q20_BUF_Q20_WIDTH                                  (26)
#define MMRFC_DPD_RESULT_BUF_Q20_BUF_Q20_MASK                                   (0x03FFFFFF)

#define MMRFC_DPD_RESULT_BUF_Q21_BUF_Q21_LSB                                    (0)
#define MMRFC_DPD_RESULT_BUF_Q21_BUF_Q21_WIDTH                                  (26)
#define MMRFC_DPD_RESULT_BUF_Q21_BUF_Q21_MASK                                   (0x03FFFFFF)

#define MMRFC_DPD_RESULT_BUF_Q22_BUF_Q22_LSB                                    (0)
#define MMRFC_DPD_RESULT_BUF_Q22_BUF_Q22_WIDTH                                  (26)
#define MMRFC_DPD_RESULT_BUF_Q22_BUF_Q22_MASK                                   (0x03FFFFFF)

#define MMRFC_DPD_RESULT_BUF_Q23_BUF_Q23_LSB                                    (0)
#define MMRFC_DPD_RESULT_BUF_Q23_BUF_Q23_WIDTH                                  (26)
#define MMRFC_DPD_RESULT_BUF_Q23_BUF_Q23_MASK                                   (0x03FFFFFF)

#define MMRFC_DPD_RESULT_BUF_Q24_BUF_Q24_LSB                                    (0)
#define MMRFC_DPD_RESULT_BUF_Q24_BUF_Q24_WIDTH                                  (26)
#define MMRFC_DPD_RESULT_BUF_Q24_BUF_Q24_MASK                                   (0x03FFFFFF)

#define MMRFC_DPD_RESULT_BUF_Q25_BUF_Q25_LSB                                    (0)
#define MMRFC_DPD_RESULT_BUF_Q25_BUF_Q25_WIDTH                                  (26)
#define MMRFC_DPD_RESULT_BUF_Q25_BUF_Q25_MASK                                   (0x03FFFFFF)

#define MMRFC_DPD_RESULT_BUF_Q26_BUF_Q26_LSB                                    (0)
#define MMRFC_DPD_RESULT_BUF_Q26_BUF_Q26_WIDTH                                  (26)
#define MMRFC_DPD_RESULT_BUF_Q26_BUF_Q26_MASK                                   (0x03FFFFFF)

#define MMRFC_DPD_RESULT_BUF_Q27_BUF_Q27_LSB                                    (0)
#define MMRFC_DPD_RESULT_BUF_Q27_BUF_Q27_WIDTH                                  (26)
#define MMRFC_DPD_RESULT_BUF_Q27_BUF_Q27_MASK                                   (0x03FFFFFF)

#define MMRFC_DPD_RESULT_BUF_Q28_BUF_Q28_LSB                                    (0)
#define MMRFC_DPD_RESULT_BUF_Q28_BUF_Q28_WIDTH                                  (26)
#define MMRFC_DPD_RESULT_BUF_Q28_BUF_Q28_MASK                                   (0x03FFFFFF)

#define MMRFC_DPD_RESULT_BUF_Q29_BUF_Q29_LSB                                    (0)
#define MMRFC_DPD_RESULT_BUF_Q29_BUF_Q29_WIDTH                                  (26)
#define MMRFC_DPD_RESULT_BUF_Q29_BUF_Q29_MASK                                   (0x03FFFFFF)

#define MMRFC_DPD_RESULT_BUF_Q30_BUF_Q30_LSB                                    (0)
#define MMRFC_DPD_RESULT_BUF_Q30_BUF_Q30_WIDTH                                  (26)
#define MMRFC_DPD_RESULT_BUF_Q30_BUF_Q30_MASK                                   (0x03FFFFFF)

#define MMRFC_DPD_RESULT_BUF_Q31_BUF_Q31_LSB                                    (0)
#define MMRFC_DPD_RESULT_BUF_Q31_BUF_Q31_WIDTH                                  (26)
#define MMRFC_DPD_RESULT_BUF_Q31_BUF_Q31_MASK                                   (0x03FFFFFF)

#define MMRFC_DPD_STATUS_STATUS_FIN_LSB                                         (0)
#define MMRFC_DPD_STATUS_STATUS_FIN_WIDTH                                       (1)
#define MMRFC_DPD_STATUS_STATUS_FIN_MASK                                        (0x00000001)
#define MMRFC_DPD_STATUS_STATUS_FIN_BIT                                         (0x00000001)

#define MMRFC_ET_DMA_START_ADDR_START_ADDR_LSB                                  (0)
#define MMRFC_ET_DMA_START_ADDR_START_ADDR_WIDTH                                (32)
#define MMRFC_ET_DMA_START_ADDR_START_ADDR_MASK                                 (0xFFFFFFFF)

#define MMRFC_ET_DMA_SAMPLE_LEN_SAMPLE_LEN_LSB                                  (0)
#define MMRFC_ET_DMA_SAMPLE_LEN_SAMPLE_LEN_WIDTH                                (5)
#define MMRFC_ET_DMA_SAMPLE_LEN_SAMPLE_LEN_MASK                                 (0x0000001F)

#define MMRFC_ET_DMA_STATUS_STATUS_FIN_LSB                                      (0)
#define MMRFC_ET_DMA_STATUS_STATUS_FIN_WIDTH                                    (1)
#define MMRFC_ET_DMA_STATUS_STATUS_FIN_MASK                                     (0x00000001)
#define MMRFC_ET_DMA_STATUS_STATUS_FIN_BIT                                      (0x00000001)

#define MMRFC_TDE_LENGTH_MEAS_SAMPLE_LSB                                        (16)
#define MMRFC_TDE_LENGTH_MEAS_SAMPLE_WIDTH                                      (16)
#define MMRFC_TDE_LENGTH_MEAS_SAMPLE_MASK                                       (0xFFFF0000)

#define MMRFC_TDE_LENGTH_SHIFT_LSB                                              (8)
#define MMRFC_TDE_LENGTH_SHIFT_WIDTH                                            (3)
#define MMRFC_TDE_LENGTH_SHIFT_MASK                                             (0x00000700)

#define MMRFC_TDE_LENGTH_WAIT_SAMPLE_LSB                                        (0)
#define MMRFC_TDE_LENGTH_WAIT_SAMPLE_WIDTH                                      (8)
#define MMRFC_TDE_LENGTH_WAIT_SAMPLE_MASK                                       (0x000000FF)

#define MMRFC_TDE_CON_TDE_BYPASS_LSB                                            (15)
#define MMRFC_TDE_CON_TDE_BYPASS_WIDTH                                          (1)
#define MMRFC_TDE_CON_TDE_BYPASS_MASK                                           (0x00008000)
#define MMRFC_TDE_CON_TDE_BYPASS_BIT                                            (0x00008000)

#define MMRFC_TDE_CON_MAX_DELAY_EST_LSB                                         (0)
#define MMRFC_TDE_CON_MAX_DELAY_EST_WIDTH                                       (15)
#define MMRFC_TDE_CON_MAX_DELAY_EST_MASK                                        (0x00007FFF)

#define MMRFC_TDE_RESULT_STATUS_FIN_LSB                                         (31)
#define MMRFC_TDE_RESULT_STATUS_FIN_WIDTH                                       (1)
#define MMRFC_TDE_RESULT_STATUS_FIN_MASK                                        (0x80000000)
#define MMRFC_TDE_RESULT_STATUS_FIN_BIT                                         (0x80000000)

#define MMRFC_TDE_RESULT_DELAY_EST_LSB                                          (0)
#define MMRFC_TDE_RESULT_DELAY_EST_WIDTH                                        (16)
#define MMRFC_TDE_RESULT_DELAY_EST_MASK                                         (0x0000FFFF)

#define MMRFC_ED_CON_REF_DLY_INI_LSB                                            (12)
#define MMRFC_ED_CON_REF_DLY_INI_WIDTH                                          (4)
#define MMRFC_ED_CON_REF_DLY_INI_MASK                                           (0x0000F000)

#define MMRFC_ED_CON_INV_IDX_THR_LSB                                            (5)
#define MMRFC_ED_CON_INV_IDX_THR_WIDTH                                          (7)
#define MMRFC_ED_CON_INV_IDX_THR_MASK                                           (0x00000FE0)

#define MMRFC_ED_CON_FRAC_DLY_EN_LSB                                            (3)
#define MMRFC_ED_CON_FRAC_DLY_EN_WIDTH                                          (1)
#define MMRFC_ED_CON_FRAC_DLY_EN_MASK                                           (0x00000008)
#define MMRFC_ED_CON_FRAC_DLY_EN_BIT                                            (0x00000008)

#define MMRFC_ED_CON_SHIFT_X_LSB                                                (0)
#define MMRFC_ED_CON_SHIFT_X_WIDTH                                              (3)
#define MMRFC_ED_CON_SHIFT_X_MASK                                               (0x00000007)

#define MMRFC_ED_LENGTH_MEAS_SAMPLE_LSB                                         (16)
#define MMRFC_ED_LENGTH_MEAS_SAMPLE_WIDTH                                       (16)
#define MMRFC_ED_LENGTH_MEAS_SAMPLE_MASK                                        (0xFFFF0000)

#define MMRFC_ED_LENGTH_WAIT_SAMPLE_LSB                                         (0)
#define MMRFC_ED_LENGTH_WAIT_SAMPLE_WIDTH                                       (16)
#define MMRFC_ED_LENGTH_WAIT_SAMPLE_MASK                                        (0x0000FFFF)

#define MMRFC_ED_RESULT_COUNT0_CNT1_LSB                                         (16)
#define MMRFC_ED_RESULT_COUNT0_CNT1_WIDTH                                       (16)
#define MMRFC_ED_RESULT_COUNT0_CNT1_MASK                                        (0xFFFF0000)

#define MMRFC_ED_RESULT_COUNT0_CNT0_LSB                                         (0)
#define MMRFC_ED_RESULT_COUNT0_CNT0_WIDTH                                       (16)
#define MMRFC_ED_RESULT_COUNT0_CNT0_MASK                                        (0x0000FFFF)

#define MMRFC_ED_RESULT_COUNT2_CNT3_LSB                                         (16)
#define MMRFC_ED_RESULT_COUNT2_CNT3_WIDTH                                       (16)
#define MMRFC_ED_RESULT_COUNT2_CNT3_MASK                                        (0xFFFF0000)

#define MMRFC_ED_RESULT_COUNT2_CNT2_LSB                                         (0)
#define MMRFC_ED_RESULT_COUNT2_CNT2_WIDTH                                       (16)
#define MMRFC_ED_RESULT_COUNT2_CNT2_MASK                                        (0x0000FFFF)

#define MMRFC_ED_RESULT_COUNT4_CNT5_LSB                                         (16)
#define MMRFC_ED_RESULT_COUNT4_CNT5_WIDTH                                       (16)
#define MMRFC_ED_RESULT_COUNT4_CNT5_MASK                                        (0xFFFF0000)

#define MMRFC_ED_RESULT_COUNT4_CNT4_LSB                                         (0)
#define MMRFC_ED_RESULT_COUNT4_CNT4_WIDTH                                       (16)
#define MMRFC_ED_RESULT_COUNT4_CNT4_MASK                                        (0x0000FFFF)

#define MMRFC_ED_RESULT_COUNT6_CNT7_LSB                                         (16)
#define MMRFC_ED_RESULT_COUNT6_CNT7_WIDTH                                       (16)
#define MMRFC_ED_RESULT_COUNT6_CNT7_MASK                                        (0xFFFF0000)

#define MMRFC_ED_RESULT_COUNT6_CNT6_LSB                                         (0)
#define MMRFC_ED_RESULT_COUNT6_CNT6_WIDTH                                       (16)
#define MMRFC_ED_RESULT_COUNT6_CNT6_MASK                                        (0x0000FFFF)

#define MMRFC_ED_RESULT_COUNT8_CNT9_LSB                                         (16)
#define MMRFC_ED_RESULT_COUNT8_CNT9_WIDTH                                       (16)
#define MMRFC_ED_RESULT_COUNT8_CNT9_MASK                                        (0xFFFF0000)

#define MMRFC_ED_RESULT_COUNT8_CNT8_LSB                                         (0)
#define MMRFC_ED_RESULT_COUNT8_CNT8_WIDTH                                       (16)
#define MMRFC_ED_RESULT_COUNT8_CNT8_MASK                                        (0x0000FFFF)

#define MMRFC_ED_RESULT_COUNT10_CNT11_LSB                                       (16)
#define MMRFC_ED_RESULT_COUNT10_CNT11_WIDTH                                     (16)
#define MMRFC_ED_RESULT_COUNT10_CNT11_MASK                                      (0xFFFF0000)

#define MMRFC_ED_RESULT_COUNT10_CNT10_LSB                                       (0)
#define MMRFC_ED_RESULT_COUNT10_CNT10_WIDTH                                     (16)
#define MMRFC_ED_RESULT_COUNT10_CNT10_MASK                                      (0x0000FFFF)

#define MMRFC_ED_RESULT_COUNT12_CNT13_LSB                                       (16)
#define MMRFC_ED_RESULT_COUNT12_CNT13_WIDTH                                     (16)
#define MMRFC_ED_RESULT_COUNT12_CNT13_MASK                                      (0xFFFF0000)

#define MMRFC_ED_RESULT_COUNT12_CNT12_LSB                                       (0)
#define MMRFC_ED_RESULT_COUNT12_CNT12_WIDTH                                     (16)
#define MMRFC_ED_RESULT_COUNT12_CNT12_MASK                                      (0x0000FFFF)

#define MMRFC_ED_RESULT_COUNT14_CNT15_LSB                                       (16)
#define MMRFC_ED_RESULT_COUNT14_CNT15_WIDTH                                     (16)
#define MMRFC_ED_RESULT_COUNT14_CNT15_MASK                                      (0xFFFF0000)

#define MMRFC_ED_RESULT_COUNT14_CNT14_LSB                                       (0)
#define MMRFC_ED_RESULT_COUNT14_CNT14_WIDTH                                     (16)
#define MMRFC_ED_RESULT_COUNT14_CNT14_MASK                                      (0x0000FFFF)

#define MMRFC_ED_RESULT_COUNT16_CNT17_LSB                                       (16)
#define MMRFC_ED_RESULT_COUNT16_CNT17_WIDTH                                     (16)
#define MMRFC_ED_RESULT_COUNT16_CNT17_MASK                                      (0xFFFF0000)

#define MMRFC_ED_RESULT_COUNT16_CNT16_LSB                                       (0)
#define MMRFC_ED_RESULT_COUNT16_CNT16_WIDTH                                     (16)
#define MMRFC_ED_RESULT_COUNT16_CNT16_MASK                                      (0x0000FFFF)

#define MMRFC_ED_RESULT_COUNT18_CNT19_LSB                                       (16)
#define MMRFC_ED_RESULT_COUNT18_CNT19_WIDTH                                     (16)
#define MMRFC_ED_RESULT_COUNT18_CNT19_MASK                                      (0xFFFF0000)

#define MMRFC_ED_RESULT_COUNT18_CNT18_LSB                                       (0)
#define MMRFC_ED_RESULT_COUNT18_CNT18_WIDTH                                     (16)
#define MMRFC_ED_RESULT_COUNT18_CNT18_MASK                                      (0x0000FFFF)

#define MMRFC_ED_RESULT_COUNT20_CNT21_LSB                                       (16)
#define MMRFC_ED_RESULT_COUNT20_CNT21_WIDTH                                     (16)
#define MMRFC_ED_RESULT_COUNT20_CNT21_MASK                                      (0xFFFF0000)

#define MMRFC_ED_RESULT_COUNT20_CNT20_LSB                                       (0)
#define MMRFC_ED_RESULT_COUNT20_CNT20_WIDTH                                     (16)
#define MMRFC_ED_RESULT_COUNT20_CNT20_MASK                                      (0x0000FFFF)

#define MMRFC_ED_RESULT_COUNT22_CNT23_LSB                                       (16)
#define MMRFC_ED_RESULT_COUNT22_CNT23_WIDTH                                     (16)
#define MMRFC_ED_RESULT_COUNT22_CNT23_MASK                                      (0xFFFF0000)

#define MMRFC_ED_RESULT_COUNT22_CNT22_LSB                                       (0)
#define MMRFC_ED_RESULT_COUNT22_CNT22_WIDTH                                     (16)
#define MMRFC_ED_RESULT_COUNT22_CNT22_MASK                                      (0x0000FFFF)

#define MMRFC_ED_RESULT_COUNT24_CNT25_LSB                                       (16)
#define MMRFC_ED_RESULT_COUNT24_CNT25_WIDTH                                     (16)
#define MMRFC_ED_RESULT_COUNT24_CNT25_MASK                                      (0xFFFF0000)

#define MMRFC_ED_RESULT_COUNT24_CNT24_LSB                                       (0)
#define MMRFC_ED_RESULT_COUNT24_CNT24_WIDTH                                     (16)
#define MMRFC_ED_RESULT_COUNT24_CNT24_MASK                                      (0x0000FFFF)

#define MMRFC_ED_RESULT_COUNT26_CNT27_LSB                                       (16)
#define MMRFC_ED_RESULT_COUNT26_CNT27_WIDTH                                     (16)
#define MMRFC_ED_RESULT_COUNT26_CNT27_MASK                                      (0xFFFF0000)

#define MMRFC_ED_RESULT_COUNT26_CNT26_LSB                                       (0)
#define MMRFC_ED_RESULT_COUNT26_CNT26_WIDTH                                     (16)
#define MMRFC_ED_RESULT_COUNT26_CNT26_MASK                                      (0x0000FFFF)

#define MMRFC_ED_RESULT_COUNT28_CNT29_LSB                                       (16)
#define MMRFC_ED_RESULT_COUNT28_CNT29_WIDTH                                     (16)
#define MMRFC_ED_RESULT_COUNT28_CNT29_MASK                                      (0xFFFF0000)

#define MMRFC_ED_RESULT_COUNT28_CNT28_LSB                                       (0)
#define MMRFC_ED_RESULT_COUNT28_CNT28_WIDTH                                     (16)
#define MMRFC_ED_RESULT_COUNT28_CNT28_MASK                                      (0x0000FFFF)

#define MMRFC_ED_RESULT_COUNT30_CNT31_LSB                                       (16)
#define MMRFC_ED_RESULT_COUNT30_CNT31_WIDTH                                     (16)
#define MMRFC_ED_RESULT_COUNT30_CNT31_MASK                                      (0xFFFF0000)

#define MMRFC_ED_RESULT_COUNT30_CNT30_LSB                                       (0)
#define MMRFC_ED_RESULT_COUNT30_CNT30_WIDTH                                     (16)
#define MMRFC_ED_RESULT_COUNT30_CNT30_MASK                                      (0x0000FFFF)

#define MMRFC_ED_RESULT_POW0_POW0_LSB                                           (0)
#define MMRFC_ED_RESULT_POW0_POW0_WIDTH                                         (31)
#define MMRFC_ED_RESULT_POW0_POW0_MASK                                          (0x7FFFFFFF)

#define MMRFC_ED_RESULT_POW1_POW1_LSB                                           (0)
#define MMRFC_ED_RESULT_POW1_POW1_WIDTH                                         (31)
#define MMRFC_ED_RESULT_POW1_POW1_MASK                                          (0x7FFFFFFF)

#define MMRFC_ED_RESULT_POW2_POW2_LSB                                           (0)
#define MMRFC_ED_RESULT_POW2_POW2_WIDTH                                         (31)
#define MMRFC_ED_RESULT_POW2_POW2_MASK                                          (0x7FFFFFFF)

#define MMRFC_ED_RESULT_POW3_POW3_LSB                                           (0)
#define MMRFC_ED_RESULT_POW3_POW3_WIDTH                                         (31)
#define MMRFC_ED_RESULT_POW3_POW3_MASK                                          (0x7FFFFFFF)

#define MMRFC_ED_RESULT_POW4_POW4_LSB                                           (0)
#define MMRFC_ED_RESULT_POW4_POW4_WIDTH                                         (31)
#define MMRFC_ED_RESULT_POW4_POW4_MASK                                          (0x7FFFFFFF)

#define MMRFC_ED_RESULT_POW5_POW5_LSB                                           (0)
#define MMRFC_ED_RESULT_POW5_POW5_WIDTH                                         (31)
#define MMRFC_ED_RESULT_POW5_POW5_MASK                                          (0x7FFFFFFF)

#define MMRFC_ED_RESULT_POW6_POW6_LSB                                           (0)
#define MMRFC_ED_RESULT_POW6_POW6_WIDTH                                         (31)
#define MMRFC_ED_RESULT_POW6_POW6_MASK                                          (0x7FFFFFFF)

#define MMRFC_ED_RESULT_POW7_POW7_LSB                                           (0)
#define MMRFC_ED_RESULT_POW7_POW7_WIDTH                                         (31)
#define MMRFC_ED_RESULT_POW7_POW7_MASK                                          (0x7FFFFFFF)

#define MMRFC_ED_RESULT_POW8_POW8_LSB                                           (0)
#define MMRFC_ED_RESULT_POW8_POW8_WIDTH                                         (31)
#define MMRFC_ED_RESULT_POW8_POW8_MASK                                          (0x7FFFFFFF)

#define MMRFC_ED_RESULT_POW9_POW9_LSB                                           (0)
#define MMRFC_ED_RESULT_POW9_POW9_WIDTH                                         (31)
#define MMRFC_ED_RESULT_POW9_POW9_MASK                                          (0x7FFFFFFF)

#define MMRFC_ED_RESULT_POW10_POW10_LSB                                         (0)
#define MMRFC_ED_RESULT_POW10_POW10_WIDTH                                       (31)
#define MMRFC_ED_RESULT_POW10_POW10_MASK                                        (0x7FFFFFFF)

#define MMRFC_ED_RESULT_POW11_POW11_LSB                                         (0)
#define MMRFC_ED_RESULT_POW11_POW11_WIDTH                                       (31)
#define MMRFC_ED_RESULT_POW11_POW11_MASK                                        (0x7FFFFFFF)

#define MMRFC_ED_RESULT_POW12_POW12_LSB                                         (0)
#define MMRFC_ED_RESULT_POW12_POW12_WIDTH                                       (31)
#define MMRFC_ED_RESULT_POW12_POW12_MASK                                        (0x7FFFFFFF)

#define MMRFC_ED_RESULT_POW13_POW13_LSB                                         (0)
#define MMRFC_ED_RESULT_POW13_POW13_WIDTH                                       (31)
#define MMRFC_ED_RESULT_POW13_POW13_MASK                                        (0x7FFFFFFF)

#define MMRFC_ED_RESULT_POW14_POW14_LSB                                         (0)
#define MMRFC_ED_RESULT_POW14_POW14_WIDTH                                       (31)
#define MMRFC_ED_RESULT_POW14_POW14_MASK                                        (0x7FFFFFFF)

#define MMRFC_ED_RESULT_POW15_POW15_LSB                                         (0)
#define MMRFC_ED_RESULT_POW15_POW15_WIDTH                                       (31)
#define MMRFC_ED_RESULT_POW15_POW15_MASK                                        (0x7FFFFFFF)

#define MMRFC_ED_RESULT_POW16_POW16_LSB                                         (0)
#define MMRFC_ED_RESULT_POW16_POW16_WIDTH                                       (31)
#define MMRFC_ED_RESULT_POW16_POW16_MASK                                        (0x7FFFFFFF)

#define MMRFC_ED_RESULT_POW17_POW17_LSB                                         (0)
#define MMRFC_ED_RESULT_POW17_POW17_WIDTH                                       (31)
#define MMRFC_ED_RESULT_POW17_POW17_MASK                                        (0x7FFFFFFF)

#define MMRFC_ED_RESULT_POW18_POW18_LSB                                         (0)
#define MMRFC_ED_RESULT_POW18_POW18_WIDTH                                       (31)
#define MMRFC_ED_RESULT_POW18_POW18_MASK                                        (0x7FFFFFFF)

#define MMRFC_ED_RESULT_POW19_POW19_LSB                                         (0)
#define MMRFC_ED_RESULT_POW19_POW19_WIDTH                                       (31)
#define MMRFC_ED_RESULT_POW19_POW19_MASK                                        (0x7FFFFFFF)

#define MMRFC_ED_RESULT_POW20_POW20_LSB                                         (0)
#define MMRFC_ED_RESULT_POW20_POW20_WIDTH                                       (31)
#define MMRFC_ED_RESULT_POW20_POW20_MASK                                        (0x7FFFFFFF)

#define MMRFC_ED_RESULT_POW21_POW21_LSB                                         (0)
#define MMRFC_ED_RESULT_POW21_POW21_WIDTH                                       (31)
#define MMRFC_ED_RESULT_POW21_POW21_MASK                                        (0x7FFFFFFF)

#define MMRFC_ED_RESULT_POW22_POW22_LSB                                         (0)
#define MMRFC_ED_RESULT_POW22_POW22_WIDTH                                       (31)
#define MMRFC_ED_RESULT_POW22_POW22_MASK                                        (0x7FFFFFFF)

#define MMRFC_ED_RESULT_POW23_POW23_LSB                                         (0)
#define MMRFC_ED_RESULT_POW23_POW23_WIDTH                                       (31)
#define MMRFC_ED_RESULT_POW23_POW23_MASK                                        (0x7FFFFFFF)

#define MMRFC_ED_RESULT_POW24_POW24_LSB                                         (0)
#define MMRFC_ED_RESULT_POW24_POW24_WIDTH                                       (31)
#define MMRFC_ED_RESULT_POW24_POW24_MASK                                        (0x7FFFFFFF)

#define MMRFC_ED_RESULT_POW25_POW25_LSB                                         (0)
#define MMRFC_ED_RESULT_POW25_POW25_WIDTH                                       (31)
#define MMRFC_ED_RESULT_POW25_POW25_MASK                                        (0x7FFFFFFF)

#define MMRFC_ED_RESULT_POW26_POW26_LSB                                         (0)
#define MMRFC_ED_RESULT_POW26_POW26_WIDTH                                       (31)
#define MMRFC_ED_RESULT_POW26_POW26_MASK                                        (0x7FFFFFFF)

#define MMRFC_ED_RESULT_POW27_POW27_LSB                                         (0)
#define MMRFC_ED_RESULT_POW27_POW27_WIDTH                                       (31)
#define MMRFC_ED_RESULT_POW27_POW27_MASK                                        (0x7FFFFFFF)

#define MMRFC_ED_RESULT_POW28_POW28_LSB                                         (0)
#define MMRFC_ED_RESULT_POW28_POW28_WIDTH                                       (31)
#define MMRFC_ED_RESULT_POW28_POW28_MASK                                        (0x7FFFFFFF)

#define MMRFC_ED_RESULT_POW29_POW29_LSB                                         (0)
#define MMRFC_ED_RESULT_POW29_POW29_WIDTH                                       (31)
#define MMRFC_ED_RESULT_POW29_POW29_MASK                                        (0x7FFFFFFF)

#define MMRFC_ED_RESULT_POW30_POW30_LSB                                         (0)
#define MMRFC_ED_RESULT_POW30_POW30_WIDTH                                       (31)
#define MMRFC_ED_RESULT_POW30_POW30_MASK                                        (0x7FFFFFFF)

#define MMRFC_ED_RESULT_POW31_POW31_LSB                                         (0)
#define MMRFC_ED_RESULT_POW31_POW31_WIDTH                                       (31)
#define MMRFC_ED_RESULT_POW31_POW31_MASK                                        (0x7FFFFFFF)

#define MMRFC_ED_RESULT_COR_I0_COR_I0_LSB                                       (0)
#define MMRFC_ED_RESULT_COR_I0_COR_I0_WIDTH                                     (32)
#define MMRFC_ED_RESULT_COR_I0_COR_I0_MASK                                      (0xFFFFFFFF)

#define MMRFC_ED_RESULT_COR_I1_COR_I1_LSB                                       (0)
#define MMRFC_ED_RESULT_COR_I1_COR_I1_WIDTH                                     (32)
#define MMRFC_ED_RESULT_COR_I1_COR_I1_MASK                                      (0xFFFFFFFF)

#define MMRFC_ED_RESULT_COR_I2_COR_I2_LSB                                       (0)
#define MMRFC_ED_RESULT_COR_I2_COR_I2_WIDTH                                     (32)
#define MMRFC_ED_RESULT_COR_I2_COR_I2_MASK                                      (0xFFFFFFFF)

#define MMRFC_ED_RESULT_COR_I3_COR_I3_LSB                                       (0)
#define MMRFC_ED_RESULT_COR_I3_COR_I3_WIDTH                                     (32)
#define MMRFC_ED_RESULT_COR_I3_COR_I3_MASK                                      (0xFFFFFFFF)

#define MMRFC_ED_RESULT_COR_I4_COR_I4_LSB                                       (0)
#define MMRFC_ED_RESULT_COR_I4_COR_I4_WIDTH                                     (32)
#define MMRFC_ED_RESULT_COR_I4_COR_I4_MASK                                      (0xFFFFFFFF)

#define MMRFC_ED_RESULT_COR_I5_COR_I5_LSB                                       (0)
#define MMRFC_ED_RESULT_COR_I5_COR_I5_WIDTH                                     (32)
#define MMRFC_ED_RESULT_COR_I5_COR_I5_MASK                                      (0xFFFFFFFF)

#define MMRFC_ED_RESULT_COR_I6_COR_I6_LSB                                       (0)
#define MMRFC_ED_RESULT_COR_I6_COR_I6_WIDTH                                     (32)
#define MMRFC_ED_RESULT_COR_I6_COR_I6_MASK                                      (0xFFFFFFFF)

#define MMRFC_ED_RESULT_COR_I7_COR_I7_LSB                                       (0)
#define MMRFC_ED_RESULT_COR_I7_COR_I7_WIDTH                                     (32)
#define MMRFC_ED_RESULT_COR_I7_COR_I7_MASK                                      (0xFFFFFFFF)

#define MMRFC_ED_RESULT_COR_I8_COR_I8_LSB                                       (0)
#define MMRFC_ED_RESULT_COR_I8_COR_I8_WIDTH                                     (32)
#define MMRFC_ED_RESULT_COR_I8_COR_I8_MASK                                      (0xFFFFFFFF)

#define MMRFC_ED_RESULT_COR_I9_COR_I9_LSB                                       (0)
#define MMRFC_ED_RESULT_COR_I9_COR_I9_WIDTH                                     (32)
#define MMRFC_ED_RESULT_COR_I9_COR_I9_MASK                                      (0xFFFFFFFF)

#define MMRFC_ED_RESULT_COR_I10_COR_I10_LSB                                     (0)
#define MMRFC_ED_RESULT_COR_I10_COR_I10_WIDTH                                   (32)
#define MMRFC_ED_RESULT_COR_I10_COR_I10_MASK                                    (0xFFFFFFFF)

#define MMRFC_ED_RESULT_COR_I11_COR_I11_LSB                                     (0)
#define MMRFC_ED_RESULT_COR_I11_COR_I11_WIDTH                                   (32)
#define MMRFC_ED_RESULT_COR_I11_COR_I11_MASK                                    (0xFFFFFFFF)

#define MMRFC_ED_RESULT_COR_I12_COR_I12_LSB                                     (0)
#define MMRFC_ED_RESULT_COR_I12_COR_I12_WIDTH                                   (32)
#define MMRFC_ED_RESULT_COR_I12_COR_I12_MASK                                    (0xFFFFFFFF)

#define MMRFC_ED_RESULT_COR_I13_COR_I13_LSB                                     (0)
#define MMRFC_ED_RESULT_COR_I13_COR_I13_WIDTH                                   (32)
#define MMRFC_ED_RESULT_COR_I13_COR_I13_MASK                                    (0xFFFFFFFF)

#define MMRFC_ED_RESULT_COR_I14_COR_I14_LSB                                     (0)
#define MMRFC_ED_RESULT_COR_I14_COR_I14_WIDTH                                   (32)
#define MMRFC_ED_RESULT_COR_I14_COR_I14_MASK                                    (0xFFFFFFFF)

#define MMRFC_ED_RESULT_COR_I15_COR_I15_LSB                                     (0)
#define MMRFC_ED_RESULT_COR_I15_COR_I15_WIDTH                                   (32)
#define MMRFC_ED_RESULT_COR_I15_COR_I15_MASK                                    (0xFFFFFFFF)

#define MMRFC_ED_RESULT_COR_I16_COR_I16_LSB                                     (0)
#define MMRFC_ED_RESULT_COR_I16_COR_I16_WIDTH                                   (32)
#define MMRFC_ED_RESULT_COR_I16_COR_I16_MASK                                    (0xFFFFFFFF)

#define MMRFC_ED_RESULT_COR_I17_COR_I17_LSB                                     (0)
#define MMRFC_ED_RESULT_COR_I17_COR_I17_WIDTH                                   (32)
#define MMRFC_ED_RESULT_COR_I17_COR_I17_MASK                                    (0xFFFFFFFF)

#define MMRFC_ED_RESULT_COR_I18_COR_I18_LSB                                     (0)
#define MMRFC_ED_RESULT_COR_I18_COR_I18_WIDTH                                   (32)
#define MMRFC_ED_RESULT_COR_I18_COR_I18_MASK                                    (0xFFFFFFFF)

#define MMRFC_ED_RESULT_COR_I19_COR_I19_LSB                                     (0)
#define MMRFC_ED_RESULT_COR_I19_COR_I19_WIDTH                                   (32)
#define MMRFC_ED_RESULT_COR_I19_COR_I19_MASK                                    (0xFFFFFFFF)

#define MMRFC_ED_RESULT_COR_I20_COR_I20_LSB                                     (0)
#define MMRFC_ED_RESULT_COR_I20_COR_I20_WIDTH                                   (32)
#define MMRFC_ED_RESULT_COR_I20_COR_I20_MASK                                    (0xFFFFFFFF)

#define MMRFC_ED_RESULT_COR_I21_COR_I21_LSB                                     (0)
#define MMRFC_ED_RESULT_COR_I21_COR_I21_WIDTH                                   (32)
#define MMRFC_ED_RESULT_COR_I21_COR_I21_MASK                                    (0xFFFFFFFF)

#define MMRFC_ED_RESULT_COR_I22_COR_I22_LSB                                     (0)
#define MMRFC_ED_RESULT_COR_I22_COR_I22_WIDTH                                   (32)
#define MMRFC_ED_RESULT_COR_I22_COR_I22_MASK                                    (0xFFFFFFFF)

#define MMRFC_ED_RESULT_COR_I23_COR_I23_LSB                                     (0)
#define MMRFC_ED_RESULT_COR_I23_COR_I23_WIDTH                                   (32)
#define MMRFC_ED_RESULT_COR_I23_COR_I23_MASK                                    (0xFFFFFFFF)

#define MMRFC_ED_RESULT_COR_I24_COR_I24_LSB                                     (0)
#define MMRFC_ED_RESULT_COR_I24_COR_I24_WIDTH                                   (32)
#define MMRFC_ED_RESULT_COR_I24_COR_I24_MASK                                    (0xFFFFFFFF)

#define MMRFC_ED_RESULT_COR_I25_COR_I25_LSB                                     (0)
#define MMRFC_ED_RESULT_COR_I25_COR_I25_WIDTH                                   (32)
#define MMRFC_ED_RESULT_COR_I25_COR_I25_MASK                                    (0xFFFFFFFF)

#define MMRFC_ED_RESULT_COR_I26_COR_I26_LSB                                     (0)
#define MMRFC_ED_RESULT_COR_I26_COR_I26_WIDTH                                   (32)
#define MMRFC_ED_RESULT_COR_I26_COR_I26_MASK                                    (0xFFFFFFFF)

#define MMRFC_ED_RESULT_COR_I27_COR_I27_LSB                                     (0)
#define MMRFC_ED_RESULT_COR_I27_COR_I27_WIDTH                                   (32)
#define MMRFC_ED_RESULT_COR_I27_COR_I27_MASK                                    (0xFFFFFFFF)

#define MMRFC_ED_RESULT_COR_I28_COR_I28_LSB                                     (0)
#define MMRFC_ED_RESULT_COR_I28_COR_I28_WIDTH                                   (32)
#define MMRFC_ED_RESULT_COR_I28_COR_I28_MASK                                    (0xFFFFFFFF)

#define MMRFC_ED_RESULT_COR_I29_COR_I29_LSB                                     (0)
#define MMRFC_ED_RESULT_COR_I29_COR_I29_WIDTH                                   (32)
#define MMRFC_ED_RESULT_COR_I29_COR_I29_MASK                                    (0xFFFFFFFF)

#define MMRFC_ED_RESULT_COR_I30_COR_I30_LSB                                     (0)
#define MMRFC_ED_RESULT_COR_I30_COR_I30_WIDTH                                   (32)
#define MMRFC_ED_RESULT_COR_I30_COR_I30_MASK                                    (0xFFFFFFFF)

#define MMRFC_ED_RESULT_COR_I31_COR_I31_LSB                                     (0)
#define MMRFC_ED_RESULT_COR_I31_COR_I31_WIDTH                                   (32)
#define MMRFC_ED_RESULT_COR_I31_COR_I31_MASK                                    (0xFFFFFFFF)

#define MMRFC_ED_RESULT_COR_Q0_COR_Q0_LSB                                       (0)
#define MMRFC_ED_RESULT_COR_Q0_COR_Q0_WIDTH                                     (32)
#define MMRFC_ED_RESULT_COR_Q0_COR_Q0_MASK                                      (0xFFFFFFFF)

#define MMRFC_ED_RESULT_COR_Q1_COR_Q1_LSB                                       (0)
#define MMRFC_ED_RESULT_COR_Q1_COR_Q1_WIDTH                                     (32)
#define MMRFC_ED_RESULT_COR_Q1_COR_Q1_MASK                                      (0xFFFFFFFF)

#define MMRFC_ED_RESULT_COR_Q2_COR_Q2_LSB                                       (0)
#define MMRFC_ED_RESULT_COR_Q2_COR_Q2_WIDTH                                     (32)
#define MMRFC_ED_RESULT_COR_Q2_COR_Q2_MASK                                      (0xFFFFFFFF)

#define MMRFC_ED_RESULT_COR_Q3_COR_Q3_LSB                                       (0)
#define MMRFC_ED_RESULT_COR_Q3_COR_Q3_WIDTH                                     (32)
#define MMRFC_ED_RESULT_COR_Q3_COR_Q3_MASK                                      (0xFFFFFFFF)

#define MMRFC_ED_RESULT_COR_Q4_COR_Q4_LSB                                       (0)
#define MMRFC_ED_RESULT_COR_Q4_COR_Q4_WIDTH                                     (32)
#define MMRFC_ED_RESULT_COR_Q4_COR_Q4_MASK                                      (0xFFFFFFFF)

#define MMRFC_ED_RESULT_COR_Q5_COR_Q5_LSB                                       (0)
#define MMRFC_ED_RESULT_COR_Q5_COR_Q5_WIDTH                                     (32)
#define MMRFC_ED_RESULT_COR_Q5_COR_Q5_MASK                                      (0xFFFFFFFF)

#define MMRFC_ED_RESULT_COR_Q6_COR_Q6_LSB                                       (0)
#define MMRFC_ED_RESULT_COR_Q6_COR_Q6_WIDTH                                     (32)
#define MMRFC_ED_RESULT_COR_Q6_COR_Q6_MASK                                      (0xFFFFFFFF)

#define MMRFC_ED_RESULT_COR_Q7_COR_Q7_LSB                                       (0)
#define MMRFC_ED_RESULT_COR_Q7_COR_Q7_WIDTH                                     (32)
#define MMRFC_ED_RESULT_COR_Q7_COR_Q7_MASK                                      (0xFFFFFFFF)

#define MMRFC_ED_RESULT_COR_Q8_COR_Q8_LSB                                       (0)
#define MMRFC_ED_RESULT_COR_Q8_COR_Q8_WIDTH                                     (32)
#define MMRFC_ED_RESULT_COR_Q8_COR_Q8_MASK                                      (0xFFFFFFFF)

#define MMRFC_ED_RESULT_COR_Q9_COR_Q9_LSB                                       (0)
#define MMRFC_ED_RESULT_COR_Q9_COR_Q9_WIDTH                                     (32)
#define MMRFC_ED_RESULT_COR_Q9_COR_Q9_MASK                                      (0xFFFFFFFF)

#define MMRFC_ED_RESULT_COR_Q10_COR_Q10_LSB                                     (0)
#define MMRFC_ED_RESULT_COR_Q10_COR_Q10_WIDTH                                   (32)
#define MMRFC_ED_RESULT_COR_Q10_COR_Q10_MASK                                    (0xFFFFFFFF)

#define MMRFC_ED_RESULT_COR_Q11_COR_Q11_LSB                                     (0)
#define MMRFC_ED_RESULT_COR_Q11_COR_Q11_WIDTH                                   (32)
#define MMRFC_ED_RESULT_COR_Q11_COR_Q11_MASK                                    (0xFFFFFFFF)

#define MMRFC_ED_RESULT_COR_Q12_COR_Q12_LSB                                     (0)
#define MMRFC_ED_RESULT_COR_Q12_COR_Q12_WIDTH                                   (32)
#define MMRFC_ED_RESULT_COR_Q12_COR_Q12_MASK                                    (0xFFFFFFFF)

#define MMRFC_ED_RESULT_COR_Q13_COR_Q13_LSB                                     (0)
#define MMRFC_ED_RESULT_COR_Q13_COR_Q13_WIDTH                                   (32)
#define MMRFC_ED_RESULT_COR_Q13_COR_Q13_MASK                                    (0xFFFFFFFF)

#define MMRFC_ED_RESULT_COR_Q14_COR_Q14_LSB                                     (0)
#define MMRFC_ED_RESULT_COR_Q14_COR_Q14_WIDTH                                   (32)
#define MMRFC_ED_RESULT_COR_Q14_COR_Q14_MASK                                    (0xFFFFFFFF)

#define MMRFC_ED_RESULT_COR_Q15_COR_Q15_LSB                                     (0)
#define MMRFC_ED_RESULT_COR_Q15_COR_Q15_WIDTH                                   (32)
#define MMRFC_ED_RESULT_COR_Q15_COR_Q15_MASK                                    (0xFFFFFFFF)

#define MMRFC_ED_RESULT_COR_Q16_COR_Q16_LSB                                     (0)
#define MMRFC_ED_RESULT_COR_Q16_COR_Q16_WIDTH                                   (32)
#define MMRFC_ED_RESULT_COR_Q16_COR_Q16_MASK                                    (0xFFFFFFFF)

#define MMRFC_ED_RESULT_COR_Q17_COR_Q17_LSB                                     (0)
#define MMRFC_ED_RESULT_COR_Q17_COR_Q17_WIDTH                                   (32)
#define MMRFC_ED_RESULT_COR_Q17_COR_Q17_MASK                                    (0xFFFFFFFF)

#define MMRFC_ED_RESULT_COR_Q18_COR_Q18_LSB                                     (0)
#define MMRFC_ED_RESULT_COR_Q18_COR_Q18_WIDTH                                   (32)
#define MMRFC_ED_RESULT_COR_Q18_COR_Q18_MASK                                    (0xFFFFFFFF)

#define MMRFC_ED_RESULT_COR_Q19_COR_Q19_LSB                                     (0)
#define MMRFC_ED_RESULT_COR_Q19_COR_Q19_WIDTH                                   (32)
#define MMRFC_ED_RESULT_COR_Q19_COR_Q19_MASK                                    (0xFFFFFFFF)

#define MMRFC_ED_RESULT_COR_Q20_COR_Q20_LSB                                     (0)
#define MMRFC_ED_RESULT_COR_Q20_COR_Q20_WIDTH                                   (32)
#define MMRFC_ED_RESULT_COR_Q20_COR_Q20_MASK                                    (0xFFFFFFFF)

#define MMRFC_ED_RESULT_COR_Q21_COR_Q21_LSB                                     (0)
#define MMRFC_ED_RESULT_COR_Q21_COR_Q21_WIDTH                                   (32)
#define MMRFC_ED_RESULT_COR_Q21_COR_Q21_MASK                                    (0xFFFFFFFF)

#define MMRFC_ED_RESULT_COR_Q22_COR_Q22_LSB                                     (0)
#define MMRFC_ED_RESULT_COR_Q22_COR_Q22_WIDTH                                   (32)
#define MMRFC_ED_RESULT_COR_Q22_COR_Q22_MASK                                    (0xFFFFFFFF)

#define MMRFC_ED_RESULT_COR_Q23_COR_Q23_LSB                                     (0)
#define MMRFC_ED_RESULT_COR_Q23_COR_Q23_WIDTH                                   (32)
#define MMRFC_ED_RESULT_COR_Q23_COR_Q23_MASK                                    (0xFFFFFFFF)

#define MMRFC_ED_RESULT_COR_Q24_COR_Q24_LSB                                     (0)
#define MMRFC_ED_RESULT_COR_Q24_COR_Q24_WIDTH                                   (32)
#define MMRFC_ED_RESULT_COR_Q24_COR_Q24_MASK                                    (0xFFFFFFFF)

#define MMRFC_ED_RESULT_COR_Q25_COR_Q25_LSB                                     (0)
#define MMRFC_ED_RESULT_COR_Q25_COR_Q25_WIDTH                                   (32)
#define MMRFC_ED_RESULT_COR_Q25_COR_Q25_MASK                                    (0xFFFFFFFF)

#define MMRFC_ED_RESULT_COR_Q26_COR_Q26_LSB                                     (0)
#define MMRFC_ED_RESULT_COR_Q26_COR_Q26_WIDTH                                   (32)
#define MMRFC_ED_RESULT_COR_Q26_COR_Q26_MASK                                    (0xFFFFFFFF)

#define MMRFC_ED_RESULT_COR_Q27_COR_Q27_LSB                                     (0)
#define MMRFC_ED_RESULT_COR_Q27_COR_Q27_WIDTH                                   (32)
#define MMRFC_ED_RESULT_COR_Q27_COR_Q27_MASK                                    (0xFFFFFFFF)

#define MMRFC_ED_RESULT_COR_Q28_COR_Q28_LSB                                     (0)
#define MMRFC_ED_RESULT_COR_Q28_COR_Q28_WIDTH                                   (32)
#define MMRFC_ED_RESULT_COR_Q28_COR_Q28_MASK                                    (0xFFFFFFFF)

#define MMRFC_ED_RESULT_COR_Q29_COR_Q29_LSB                                     (0)
#define MMRFC_ED_RESULT_COR_Q29_COR_Q29_WIDTH                                   (32)
#define MMRFC_ED_RESULT_COR_Q29_COR_Q29_MASK                                    (0xFFFFFFFF)

#define MMRFC_ED_RESULT_COR_Q30_COR_Q30_LSB                                     (0)
#define MMRFC_ED_RESULT_COR_Q30_COR_Q30_WIDTH                                   (32)
#define MMRFC_ED_RESULT_COR_Q30_COR_Q30_MASK                                    (0xFFFFFFFF)

#define MMRFC_ED_RESULT_COR_Q31_COR_Q31_LSB                                     (0)
#define MMRFC_ED_RESULT_COR_Q31_COR_Q31_WIDTH                                   (32)
#define MMRFC_ED_RESULT_COR_Q31_COR_Q31_MASK                                    (0xFFFFFFFF)

#define MMRFC_ED_RESULT_STATUS_STATUS_FIN_LSB                                   (0)
#define MMRFC_ED_RESULT_STATUS_STATUS_FIN_WIDTH                                 (1)
#define MMRFC_ED_RESULT_STATUS_STATUS_FIN_MASK                                  (0x00000001)
#define MMRFC_ED_RESULT_STATUS_STATUS_FIN_BIT                                   (0x00000001)

/*=================================================================================================================================*/
// MMRFC RX MEAS
#define MMRFC_DFE_RX_MS_WTL_IQK_MODE_SEL_MS_3G_TDD_REG_EN_LSB                   (2)
#define MMRFC_DFE_RX_MS_WTL_IQK_MODE_SEL_MS_3G_TDD_REG_EN_WIDTH                 (1)
#define MMRFC_DFE_RX_MS_WTL_IQK_MODE_SEL_MS_3G_TDD_REG_EN_MASK                  (0x00000004)
#define MMRFC_DFE_RX_MS_WTL_IQK_MODE_SEL_MS_3G_TDD_REG_EN_BIT                   (0x00000004)

#define MMRFC_DFE_RX_MS_WTL_IQK_MODE_SEL_MS_WCDMA_REG_EN_LSB                    (1)
#define MMRFC_DFE_RX_MS_WTL_IQK_MODE_SEL_MS_WCDMA_REG_EN_WIDTH                  (1)
#define MMRFC_DFE_RX_MS_WTL_IQK_MODE_SEL_MS_WCDMA_REG_EN_MASK                   (0x00000002)
#define MMRFC_DFE_RX_MS_WTL_IQK_MODE_SEL_MS_WCDMA_REG_EN_BIT                    (0x00000002)

#define MMRFC_DFE_RX_MS_WTL_IQK_MODE_SEL_MS_LTE_REG_EN_LSB                      (0)
#define MMRFC_DFE_RX_MS_WTL_IQK_MODE_SEL_MS_LTE_REG_EN_WIDTH                    (1)
#define MMRFC_DFE_RX_MS_WTL_IQK_MODE_SEL_MS_LTE_REG_EN_MASK                     (0x00000001)
#define MMRFC_DFE_RX_MS_WTL_IQK_MODE_SEL_MS_LTE_REG_EN_BIT                      (0x00000001)

#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_Q_RDY_2_T3_A0_LSB    (30)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_Q_RDY_2_T3_A0_WIDTH  (1)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_Q_RDY_2_T3_A0_MASK   (0x40000000)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_Q_RDY_2_T3_A0_BIT    (0x40000000)

#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_Q_RDY_1_T3_A0_LSB    (29)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_Q_RDY_1_T3_A0_WIDTH  (1)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_Q_RDY_1_T3_A0_MASK   (0x20000000)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_Q_RDY_1_T3_A0_BIT    (0x20000000)

#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_Q_RDY_0_T3_A0_LSB    (28)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_Q_RDY_0_T3_A0_WIDTH  (1)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_Q_RDY_0_T3_A0_MASK   (0x10000000)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_Q_RDY_0_T3_A0_BIT    (0x10000000)

#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_I_RDY_2_T3_A0_LSB    (26)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_I_RDY_2_T3_A0_WIDTH  (1)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_I_RDY_2_T3_A0_MASK   (0x04000000)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_I_RDY_2_T3_A0_BIT    (0x04000000)

#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_I_RDY_1_T3_A0_LSB    (25)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_I_RDY_1_T3_A0_WIDTH  (1)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_I_RDY_1_T3_A0_MASK   (0x02000000)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_I_RDY_1_T3_A0_BIT    (0x02000000)

#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_I_RDY_0_T3_A0_LSB    (24)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_I_RDY_0_T3_A0_WIDTH  (1)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_I_RDY_0_T3_A0_MASK   (0x01000000)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_I_RDY_0_T3_A0_BIT    (0x01000000)

#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_Q_RDY_2_T2_A0_LSB    (22)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_Q_RDY_2_T2_A0_WIDTH  (1)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_Q_RDY_2_T2_A0_MASK   (0x00400000)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_Q_RDY_2_T2_A0_BIT    (0x00400000)

#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_Q_RDY_1_T2_A0_LSB    (21)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_Q_RDY_1_T2_A0_WIDTH  (1)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_Q_RDY_1_T2_A0_MASK   (0x00200000)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_Q_RDY_1_T2_A0_BIT    (0x00200000)

#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_Q_RDY_0_T2_A0_LSB    (20)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_Q_RDY_0_T2_A0_WIDTH  (1)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_Q_RDY_0_T2_A0_MASK   (0x00100000)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_Q_RDY_0_T2_A0_BIT    (0x00100000)

#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_I_RDY_2_T2_A0_LSB    (18)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_I_RDY_2_T2_A0_WIDTH  (1)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_I_RDY_2_T2_A0_MASK   (0x00040000)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_I_RDY_2_T2_A0_BIT    (0x00040000)

#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_I_RDY_1_T2_A0_LSB    (17)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_I_RDY_1_T2_A0_WIDTH  (1)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_I_RDY_1_T2_A0_MASK   (0x00020000)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_I_RDY_1_T2_A0_BIT    (0x00020000)

#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_I_RDY_0_T2_A0_LSB    (16)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_I_RDY_0_T2_A0_WIDTH  (1)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_I_RDY_0_T2_A0_MASK   (0x00010000)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_I_RDY_0_T2_A0_BIT    (0x00010000)

#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_Q_RDY_2_T1_A0_LSB    (14)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_Q_RDY_2_T1_A0_WIDTH  (1)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_Q_RDY_2_T1_A0_MASK   (0x00004000)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_Q_RDY_2_T1_A0_BIT    (0x00004000)

#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_Q_RDY_1_T1_A0_LSB    (13)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_Q_RDY_1_T1_A0_WIDTH  (1)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_Q_RDY_1_T1_A0_MASK   (0x00002000)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_Q_RDY_1_T1_A0_BIT    (0x00002000)

#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_Q_RDY_0_T1_A0_LSB    (12)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_Q_RDY_0_T1_A0_WIDTH  (1)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_Q_RDY_0_T1_A0_MASK   (0x00001000)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_Q_RDY_0_T1_A0_BIT    (0x00001000)

#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_I_RDY_2_T1_A0_LSB    (10)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_I_RDY_2_T1_A0_WIDTH  (1)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_I_RDY_2_T1_A0_MASK   (0x00000400)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_I_RDY_2_T1_A0_BIT    (0x00000400)

#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_I_RDY_1_T1_A0_LSB    (9)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_I_RDY_1_T1_A0_WIDTH  (1)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_I_RDY_1_T1_A0_MASK   (0x00000200)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_I_RDY_1_T1_A0_BIT    (0x00000200)

#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_I_RDY_0_T1_A0_LSB    (8)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_I_RDY_0_T1_A0_WIDTH  (1)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_I_RDY_0_T1_A0_MASK   (0x00000100)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_I_RDY_0_T1_A0_BIT    (0x00000100)

#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_Q_RDY_2_T0_A0_LSB    (6)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_Q_RDY_2_T0_A0_WIDTH  (1)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_Q_RDY_2_T0_A0_MASK   (0x00000040)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_Q_RDY_2_T0_A0_BIT    (0x00000040)

#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_Q_RDY_1_T0_A0_LSB    (5)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_Q_RDY_1_T0_A0_WIDTH  (1)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_Q_RDY_1_T0_A0_MASK   (0x00000020)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_Q_RDY_1_T0_A0_BIT    (0x00000020)

#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_Q_RDY_0_T0_A0_LSB    (4)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_Q_RDY_0_T0_A0_WIDTH  (1)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_Q_RDY_0_T0_A0_MASK   (0x00000010)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_Q_RDY_0_T0_A0_BIT    (0x00000010)

#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_I_RDY_2_T0_A0_LSB    (2)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_I_RDY_2_T0_A0_WIDTH  (1)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_I_RDY_2_T0_A0_MASK   (0x00000004)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_I_RDY_2_T0_A0_BIT    (0x00000004)

#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_I_RDY_1_T0_A0_LSB    (1)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_I_RDY_1_T0_A0_WIDTH  (1)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_I_RDY_1_T0_A0_MASK   (0x00000002)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_I_RDY_1_T0_A0_BIT    (0x00000002)

#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_I_RDY_0_T0_A0_LSB    (0)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_I_RDY_0_T0_A0_WIDTH  (1)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_I_RDY_0_T0_A0_MASK   (0x00000001)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A0_MS_WTL_IQK_I_RDY_0_T0_A0_BIT    (0x00000001)

#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_Q_READ_2_T3_A0_LSB      (30)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_Q_READ_2_T3_A0_WIDTH    (1)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_Q_READ_2_T3_A0_MASK     (0x40000000)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_Q_READ_2_T3_A0_BIT      (0x40000000)

#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_Q_READ_1_T3_A0_LSB      (29)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_Q_READ_1_T3_A0_WIDTH    (1)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_Q_READ_1_T3_A0_MASK     (0x20000000)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_Q_READ_1_T3_A0_BIT      (0x20000000)

#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_Q_READ_0_T3_A0_LSB      (28)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_Q_READ_0_T3_A0_WIDTH    (1)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_Q_READ_0_T3_A0_MASK     (0x10000000)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_Q_READ_0_T3_A0_BIT      (0x10000000)

#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_I_READ_2_T3_A0_LSB      (26)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_I_READ_2_T3_A0_WIDTH    (1)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_I_READ_2_T3_A0_MASK     (0x04000000)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_I_READ_2_T3_A0_BIT      (0x04000000)

#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_I_READ_1_T3_A0_LSB      (25)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_I_READ_1_T3_A0_WIDTH    (1)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_I_READ_1_T3_A0_MASK     (0x02000000)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_I_READ_1_T3_A0_BIT      (0x02000000)

#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_I_READ_0_T3_A0_LSB      (24)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_I_READ_0_T3_A0_WIDTH    (1)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_I_READ_0_T3_A0_MASK     (0x01000000)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_I_READ_0_T3_A0_BIT      (0x01000000)

#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_Q_READ_2_T2_A0_LSB      (22)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_Q_READ_2_T2_A0_WIDTH    (1)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_Q_READ_2_T2_A0_MASK     (0x00400000)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_Q_READ_2_T2_A0_BIT      (0x00400000)

#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_Q_READ_1_T2_A0_LSB      (21)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_Q_READ_1_T2_A0_WIDTH    (1)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_Q_READ_1_T2_A0_MASK     (0x00200000)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_Q_READ_1_T2_A0_BIT      (0x00200000)

#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_Q_READ_0_T2_A0_LSB      (20)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_Q_READ_0_T2_A0_WIDTH    (1)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_Q_READ_0_T2_A0_MASK     (0x00100000)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_Q_READ_0_T2_A0_BIT      (0x00100000)

#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_I_READ_2_T2_A0_LSB      (18)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_I_READ_2_T2_A0_WIDTH    (1)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_I_READ_2_T2_A0_MASK     (0x00040000)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_I_READ_2_T2_A0_BIT      (0x00040000)

#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_I_READ_1_T2_A0_LSB      (17)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_I_READ_1_T2_A0_WIDTH    (1)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_I_READ_1_T2_A0_MASK     (0x00020000)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_I_READ_1_T2_A0_BIT      (0x00020000)

#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_I_READ_0_T2_A0_LSB      (16)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_I_READ_0_T2_A0_WIDTH    (1)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_I_READ_0_T2_A0_MASK     (0x00010000)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_I_READ_0_T2_A0_BIT      (0x00010000)

#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_Q_READ_2_T1_A0_LSB      (14)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_Q_READ_2_T1_A0_WIDTH    (1)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_Q_READ_2_T1_A0_MASK     (0x00004000)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_Q_READ_2_T1_A0_BIT      (0x00004000)

#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_Q_READ_1_T1_A0_LSB      (13)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_Q_READ_1_T1_A0_WIDTH    (1)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_Q_READ_1_T1_A0_MASK     (0x00002000)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_Q_READ_1_T1_A0_BIT      (0x00002000)

#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_Q_READ_0_T1_A0_LSB      (12)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_Q_READ_0_T1_A0_WIDTH    (1)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_Q_READ_0_T1_A0_MASK     (0x00001000)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_Q_READ_0_T1_A0_BIT      (0x00001000)

#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_I_READ_2_T1_A0_LSB      (10)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_I_READ_2_T1_A0_WIDTH    (1)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_I_READ_2_T1_A0_MASK     (0x00000400)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_I_READ_2_T1_A0_BIT      (0x00000400)

#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_I_READ_1_T1_A0_LSB      (9)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_I_READ_1_T1_A0_WIDTH    (1)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_I_READ_1_T1_A0_MASK     (0x00000200)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_I_READ_1_T1_A0_BIT      (0x00000200)

#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_I_READ_0_T1_A0_LSB      (8)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_I_READ_0_T1_A0_WIDTH    (1)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_I_READ_0_T1_A0_MASK     (0x00000100)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_I_READ_0_T1_A0_BIT      (0x00000100)

#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_Q_READ_2_T0_A0_LSB      (6)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_Q_READ_2_T0_A0_WIDTH    (1)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_Q_READ_2_T0_A0_MASK     (0x00000040)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_Q_READ_2_T0_A0_BIT      (0x00000040)

#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_Q_READ_1_T0_A0_LSB      (5)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_Q_READ_1_T0_A0_WIDTH    (1)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_Q_READ_1_T0_A0_MASK     (0x00000020)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_Q_READ_1_T0_A0_BIT      (0x00000020)

#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_Q_READ_0_T0_A0_LSB      (4)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_Q_READ_0_T0_A0_WIDTH    (1)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_Q_READ_0_T0_A0_MASK     (0x00000010)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_Q_READ_0_T0_A0_BIT      (0x00000010)

#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_I_READ_2_T0_A0_LSB      (2)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_I_READ_2_T0_A0_WIDTH    (1)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_I_READ_2_T0_A0_MASK     (0x00000004)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_I_READ_2_T0_A0_BIT      (0x00000004)

#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_I_READ_1_T0_A0_LSB      (1)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_I_READ_1_T0_A0_WIDTH    (1)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_I_READ_1_T0_A0_MASK     (0x00000002)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_I_READ_1_T0_A0_BIT      (0x00000002)

#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_I_READ_0_T0_A0_LSB      (0)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_I_READ_0_T0_A0_WIDTH    (1)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_I_READ_0_T0_A0_MASK     (0x00000001)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A0_MS_W_IQK_I_READ_0_T0_A0_BIT      (0x00000001)

#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_Q_RDY_2_T3_A1_LSB    (30)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_Q_RDY_2_T3_A1_WIDTH  (1)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_Q_RDY_2_T3_A1_MASK   (0x40000000)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_Q_RDY_2_T3_A1_BIT    (0x40000000)

#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_Q_RDY_1_T3_A1_LSB    (29)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_Q_RDY_1_T3_A1_WIDTH  (1)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_Q_RDY_1_T3_A1_MASK   (0x20000000)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_Q_RDY_1_T3_A1_BIT    (0x20000000)

#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_Q_RDY_0_T3_A1_LSB    (28)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_Q_RDY_0_T3_A1_WIDTH  (1)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_Q_RDY_0_T3_A1_MASK   (0x10000000)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_Q_RDY_0_T3_A1_BIT    (0x10000000)

#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_I_RDY_2_T3_A1_LSB    (26)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_I_RDY_2_T3_A1_WIDTH  (1)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_I_RDY_2_T3_A1_MASK   (0x04000000)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_I_RDY_2_T3_A1_BIT    (0x04000000)

#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_I_RDY_1_T3_A1_LSB    (25)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_I_RDY_1_T3_A1_WIDTH  (1)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_I_RDY_1_T3_A1_MASK   (0x02000000)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_I_RDY_1_T3_A1_BIT    (0x02000000)

#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_I_RDY_0_T3_A1_LSB    (24)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_I_RDY_0_T3_A1_WIDTH  (1)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_I_RDY_0_T3_A1_MASK   (0x01000000)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_I_RDY_0_T3_A1_BIT    (0x01000000)

#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_Q_RDY_2_T2_A1_LSB    (22)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_Q_RDY_2_T2_A1_WIDTH  (1)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_Q_RDY_2_T2_A1_MASK   (0x00400000)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_Q_RDY_2_T2_A1_BIT    (0x00400000)

#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_Q_RDY_1_T2_A1_LSB    (21)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_Q_RDY_1_T2_A1_WIDTH  (1)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_Q_RDY_1_T2_A1_MASK   (0x00200000)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_Q_RDY_1_T2_A1_BIT    (0x00200000)

#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_Q_RDY_0_T2_A1_LSB    (20)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_Q_RDY_0_T2_A1_WIDTH  (1)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_Q_RDY_0_T2_A1_MASK   (0x00100000)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_Q_RDY_0_T2_A1_BIT    (0x00100000)

#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_I_RDY_2_T2_A1_LSB    (18)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_I_RDY_2_T2_A1_WIDTH  (1)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_I_RDY_2_T2_A1_MASK   (0x00040000)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_I_RDY_2_T2_A1_BIT    (0x00040000)

#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_I_RDY_1_T2_A1_LSB    (17)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_I_RDY_1_T2_A1_WIDTH  (1)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_I_RDY_1_T2_A1_MASK   (0x00020000)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_I_RDY_1_T2_A1_BIT    (0x00020000)

#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_I_RDY_0_T2_A1_LSB    (16)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_I_RDY_0_T2_A1_WIDTH  (1)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_I_RDY_0_T2_A1_MASK   (0x00010000)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_I_RDY_0_T2_A1_BIT    (0x00010000)

#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_Q_RDY_2_T1_A1_LSB    (14)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_Q_RDY_2_T1_A1_WIDTH  (1)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_Q_RDY_2_T1_A1_MASK   (0x00004000)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_Q_RDY_2_T1_A1_BIT    (0x00004000)

#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_Q_RDY_1_T1_A1_LSB    (13)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_Q_RDY_1_T1_A1_WIDTH  (1)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_Q_RDY_1_T1_A1_MASK   (0x00002000)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_Q_RDY_1_T1_A1_BIT    (0x00002000)

#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_Q_RDY_0_T1_A1_LSB    (12)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_Q_RDY_0_T1_A1_WIDTH  (1)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_Q_RDY_0_T1_A1_MASK   (0x00001000)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_Q_RDY_0_T1_A1_BIT    (0x00001000)

#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_I_RDY_2_T1_A1_LSB    (10)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_I_RDY_2_T1_A1_WIDTH  (1)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_I_RDY_2_T1_A1_MASK   (0x00000400)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_I_RDY_2_T1_A1_BIT    (0x00000400)

#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_I_RDY_1_T1_A1_LSB    (9)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_I_RDY_1_T1_A1_WIDTH  (1)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_I_RDY_1_T1_A1_MASK   (0x00000200)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_I_RDY_1_T1_A1_BIT    (0x00000200)

#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_I_RDY_0_T1_A1_LSB    (8)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_I_RDY_0_T1_A1_WIDTH  (1)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_I_RDY_0_T1_A1_MASK   (0x00000100)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_I_RDY_0_T1_A1_BIT    (0x00000100)

#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_Q_RDY_2_T0_A1_LSB    (6)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_Q_RDY_2_T0_A1_WIDTH  (1)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_Q_RDY_2_T0_A1_MASK   (0x00000040)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_Q_RDY_2_T0_A1_BIT    (0x00000040)

#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_Q_RDY_1_T0_A1_LSB    (5)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_Q_RDY_1_T0_A1_WIDTH  (1)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_Q_RDY_1_T0_A1_MASK   (0x00000020)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_Q_RDY_1_T0_A1_BIT    (0x00000020)

#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_Q_RDY_0_T0_A1_LSB    (4)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_Q_RDY_0_T0_A1_WIDTH  (1)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_Q_RDY_0_T0_A1_MASK   (0x00000010)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_Q_RDY_0_T0_A1_BIT    (0x00000010)

#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_I_RDY_2_T0_A1_LSB    (2)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_I_RDY_2_T0_A1_WIDTH  (1)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_I_RDY_2_T0_A1_MASK   (0x00000004)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_I_RDY_2_T0_A1_BIT    (0x00000004)

#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_I_RDY_1_T0_A1_LSB    (1)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_I_RDY_1_T0_A1_WIDTH  (1)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_I_RDY_1_T0_A1_MASK   (0x00000002)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_I_RDY_1_T0_A1_BIT    (0x00000002)

#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_I_RDY_0_T0_A1_LSB    (0)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_I_RDY_0_T0_A1_WIDTH  (1)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_I_RDY_0_T0_A1_MASK   (0x00000001)
#define MMRFC_DFE_RX_MS_WTL_IQK_IQ_RDY_T0123_A1_MS_WTL_IQK_I_RDY_0_T0_A1_BIT    (0x00000001)

#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_Q_READ_2_T3_A1_LSB      (30)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_Q_READ_2_T3_A1_WIDTH    (1)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_Q_READ_2_T3_A1_MASK     (0x40000000)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_Q_READ_2_T3_A1_BIT      (0x40000000)

#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_Q_READ_1_T3_A1_LSB      (29)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_Q_READ_1_T3_A1_WIDTH    (1)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_Q_READ_1_T3_A1_MASK     (0x20000000)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_Q_READ_1_T3_A1_BIT      (0x20000000)

#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_Q_READ_0_T3_A1_LSB      (28)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_Q_READ_0_T3_A1_WIDTH    (1)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_Q_READ_0_T3_A1_MASK     (0x10000000)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_Q_READ_0_T3_A1_BIT      (0x10000000)

#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_I_READ_2_T3_A1_LSB      (26)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_I_READ_2_T3_A1_WIDTH    (1)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_I_READ_2_T3_A1_MASK     (0x04000000)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_I_READ_2_T3_A1_BIT      (0x04000000)

#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_I_READ_1_T3_A1_LSB      (25)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_I_READ_1_T3_A1_WIDTH    (1)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_I_READ_1_T3_A1_MASK     (0x02000000)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_I_READ_1_T3_A1_BIT      (0x02000000)

#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_I_READ_0_T3_A1_LSB      (24)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_I_READ_0_T3_A1_WIDTH    (1)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_I_READ_0_T3_A1_MASK     (0x01000000)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_I_READ_0_T3_A1_BIT      (0x01000000)

#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_Q_READ_2_T2_A1_LSB      (22)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_Q_READ_2_T2_A1_WIDTH    (1)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_Q_READ_2_T2_A1_MASK     (0x00400000)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_Q_READ_2_T2_A1_BIT      (0x00400000)

#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_Q_READ_1_T2_A1_LSB      (21)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_Q_READ_1_T2_A1_WIDTH    (1)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_Q_READ_1_T2_A1_MASK     (0x00200000)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_Q_READ_1_T2_A1_BIT      (0x00200000)

#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_Q_READ_0_T2_A1_LSB      (20)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_Q_READ_0_T2_A1_WIDTH    (1)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_Q_READ_0_T2_A1_MASK     (0x00100000)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_Q_READ_0_T2_A1_BIT      (0x00100000)

#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_I_READ_2_T2_A1_LSB      (18)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_I_READ_2_T2_A1_WIDTH    (1)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_I_READ_2_T2_A1_MASK     (0x00040000)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_I_READ_2_T2_A1_BIT      (0x00040000)

#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_I_READ_1_T2_A1_LSB      (17)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_I_READ_1_T2_A1_WIDTH    (1)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_I_READ_1_T2_A1_MASK     (0x00020000)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_I_READ_1_T2_A1_BIT      (0x00020000)

#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_I_READ_0_T2_A1_LSB      (16)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_I_READ_0_T2_A1_WIDTH    (1)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_I_READ_0_T2_A1_MASK     (0x00010000)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_I_READ_0_T2_A1_BIT      (0x00010000)

#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_Q_READ_2_T1_A1_LSB      (14)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_Q_READ_2_T1_A1_WIDTH    (1)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_Q_READ_2_T1_A1_MASK     (0x00004000)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_Q_READ_2_T1_A1_BIT      (0x00004000)

#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_Q_READ_1_T1_A1_LSB      (13)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_Q_READ_1_T1_A1_WIDTH    (1)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_Q_READ_1_T1_A1_MASK     (0x00002000)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_Q_READ_1_T1_A1_BIT      (0x00002000)

#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_Q_READ_0_T1_A1_LSB      (12)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_Q_READ_0_T1_A1_WIDTH    (1)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_Q_READ_0_T1_A1_MASK     (0x00001000)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_Q_READ_0_T1_A1_BIT      (0x00001000)

#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_I_READ_2_T1_A1_LSB      (10)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_I_READ_2_T1_A1_WIDTH    (1)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_I_READ_2_T1_A1_MASK     (0x00000400)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_I_READ_2_T1_A1_BIT      (0x00000400)

#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_I_READ_1_T1_A1_LSB      (9)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_I_READ_1_T1_A1_WIDTH    (1)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_I_READ_1_T1_A1_MASK     (0x00000200)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_I_READ_1_T1_A1_BIT      (0x00000200)

#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_I_READ_0_T1_A1_LSB      (8)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_I_READ_0_T1_A1_WIDTH    (1)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_I_READ_0_T1_A1_MASK     (0x00000100)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_I_READ_0_T1_A1_BIT      (0x00000100)

#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_Q_READ_2_T0_A1_LSB      (6)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_Q_READ_2_T0_A1_WIDTH    (1)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_Q_READ_2_T0_A1_MASK     (0x00000040)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_Q_READ_2_T0_A1_BIT      (0x00000040)

#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_Q_READ_1_T0_A1_LSB      (5)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_Q_READ_1_T0_A1_WIDTH    (1)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_Q_READ_1_T0_A1_MASK     (0x00000020)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_Q_READ_1_T0_A1_BIT      (0x00000020)

#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_Q_READ_0_T0_A1_LSB      (4)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_Q_READ_0_T0_A1_WIDTH    (1)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_Q_READ_0_T0_A1_MASK     (0x00000010)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_Q_READ_0_T0_A1_BIT      (0x00000010)

#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_I_READ_2_T0_A1_LSB      (2)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_I_READ_2_T0_A1_WIDTH    (1)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_I_READ_2_T0_A1_MASK     (0x00000004)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_I_READ_2_T0_A1_BIT      (0x00000004)

#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_I_READ_1_T0_A1_LSB      (1)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_I_READ_1_T0_A1_WIDTH    (1)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_I_READ_1_T0_A1_MASK     (0x00000002)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_I_READ_1_T0_A1_BIT      (0x00000002)

#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_I_READ_0_T0_A1_LSB      (0)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_I_READ_0_T0_A1_WIDTH    (1)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_I_READ_0_T0_A1_MASK     (0x00000001)
#define MMRFC_DFE_RX_MS_W_IQK_IQ_READ_T0123_A1_MS_W_IQK_I_READ_0_T0_A1_BIT      (0x00000001)

#define MMRFC_DFE_RX_MS_W_RXK_CTRL_A0_MS_W_RXK_IIP2_EN_A0_LSB                   (0)
#define MMRFC_DFE_RX_MS_W_RXK_CTRL_A0_MS_W_RXK_IIP2_EN_A0_WIDTH                 (1)
#define MMRFC_DFE_RX_MS_W_RXK_CTRL_A0_MS_W_RXK_IIP2_EN_A0_MASK                  (0x00000001)
#define MMRFC_DFE_RX_MS_W_RXK_CTRL_A0_MS_W_RXK_IIP2_EN_A0_BIT                   (0x00000001)

#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_3_T7_A0_LSB       (31)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_3_T7_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_3_T7_A0_MASK      (0x80000000)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_3_T7_A0_BIT       (0x80000000)

#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_2_T7_A0_LSB       (30)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_2_T7_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_2_T7_A0_MASK      (0x40000000)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_2_T7_A0_BIT       (0x40000000)

#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_1_T7_A0_LSB       (29)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_1_T7_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_1_T7_A0_MASK      (0x20000000)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_1_T7_A0_BIT       (0x20000000)

#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_0_T7_A0_LSB       (28)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_0_T7_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_0_T7_A0_MASK      (0x10000000)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_0_T7_A0_BIT       (0x10000000)

#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_3_T6_A0_LSB       (27)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_3_T6_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_3_T6_A0_MASK      (0x08000000)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_3_T6_A0_BIT       (0x08000000)

#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_2_T6_A0_LSB       (26)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_2_T6_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_2_T6_A0_MASK      (0x04000000)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_2_T6_A0_BIT       (0x04000000)

#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_1_T6_A0_LSB       (25)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_1_T6_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_1_T6_A0_MASK      (0x02000000)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_1_T6_A0_BIT       (0x02000000)

#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_0_T6_A0_LSB       (24)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_0_T6_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_0_T6_A0_MASK      (0x01000000)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_0_T6_A0_BIT       (0x01000000)

#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_3_T5_A0_LSB       (23)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_3_T5_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_3_T5_A0_MASK      (0x00800000)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_3_T5_A0_BIT       (0x00800000)

#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_2_T5_A0_LSB       (22)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_2_T5_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_2_T5_A0_MASK      (0x00400000)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_2_T5_A0_BIT       (0x00400000)

#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_1_T5_A0_LSB       (21)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_1_T5_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_1_T5_A0_MASK      (0x00200000)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_1_T5_A0_BIT       (0x00200000)

#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_0_T5_A0_LSB       (20)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_0_T5_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_0_T5_A0_MASK      (0x00100000)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_0_T5_A0_BIT       (0x00100000)

#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_3_T4_A0_LSB       (19)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_3_T4_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_3_T4_A0_MASK      (0x00080000)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_3_T4_A0_BIT       (0x00080000)

#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_2_T4_A0_LSB       (18)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_2_T4_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_2_T4_A0_MASK      (0x00040000)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_2_T4_A0_BIT       (0x00040000)

#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_1_T4_A0_LSB       (17)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_1_T4_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_1_T4_A0_MASK      (0x00020000)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_1_T4_A0_BIT       (0x00020000)

#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_0_T4_A0_LSB       (16)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_0_T4_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_0_T4_A0_MASK      (0x00010000)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_0_T4_A0_BIT       (0x00010000)

#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_3_T3_A0_LSB       (15)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_3_T3_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_3_T3_A0_MASK      (0x00008000)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_3_T3_A0_BIT       (0x00008000)

#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_2_T3_A0_LSB       (14)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_2_T3_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_2_T3_A0_MASK      (0x00004000)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_2_T3_A0_BIT       (0x00004000)

#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_1_T3_A0_LSB       (13)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_1_T3_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_1_T3_A0_MASK      (0x00002000)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_1_T3_A0_BIT       (0x00002000)

#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_0_T3_A0_LSB       (12)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_0_T3_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_0_T3_A0_MASK      (0x00001000)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_0_T3_A0_BIT       (0x00001000)

#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_3_T2_A0_LSB       (11)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_3_T2_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_3_T2_A0_MASK      (0x00000800)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_3_T2_A0_BIT       (0x00000800)

#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_2_T2_A0_LSB       (10)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_2_T2_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_2_T2_A0_MASK      (0x00000400)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_2_T2_A0_BIT       (0x00000400)

#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_1_T2_A0_LSB       (9)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_1_T2_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_1_T2_A0_MASK      (0x00000200)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_1_T2_A0_BIT       (0x00000200)

#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_0_T2_A0_LSB       (8)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_0_T2_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_0_T2_A0_MASK      (0x00000100)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_0_T2_A0_BIT       (0x00000100)

#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_3_T1_A0_LSB       (7)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_3_T1_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_3_T1_A0_MASK      (0x00000080)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_3_T1_A0_BIT       (0x00000080)

#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_2_T1_A0_LSB       (6)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_2_T1_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_2_T1_A0_MASK      (0x00000040)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_2_T1_A0_BIT       (0x00000040)

#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_1_T1_A0_LSB       (5)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_1_T1_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_1_T1_A0_MASK      (0x00000020)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_1_T1_A0_BIT       (0x00000020)

#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_0_T1_A0_LSB       (4)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_0_T1_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_0_T1_A0_MASK      (0x00000010)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_0_T1_A0_BIT       (0x00000010)

#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_3_T0_A0_LSB       (3)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_3_T0_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_3_T0_A0_MASK      (0x00000008)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_3_T0_A0_BIT       (0x00000008)

#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_2_T0_A0_LSB       (2)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_2_T0_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_2_T0_A0_MASK      (0x00000004)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_2_T0_A0_BIT       (0x00000004)

#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_1_T0_A0_LSB       (1)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_1_T0_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_1_T0_A0_MASK      (0x00000002)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_1_T0_A0_BIT       (0x00000002)

#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_0_T0_A0_LSB       (0)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_0_T0_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_0_T0_A0_MASK      (0x00000001)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A0_MS_WL_RXK_RDY_0_T0_A0_BIT       (0x00000001)

#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_3_T7_A0_LSB       (31)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_3_T7_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_3_T7_A0_MASK      (0x80000000)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_3_T7_A0_BIT       (0x80000000)

#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_2_T7_A0_LSB       (30)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_2_T7_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_2_T7_A0_MASK      (0x40000000)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_2_T7_A0_BIT       (0x40000000)

#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_1_T7_A0_LSB       (29)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_1_T7_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_1_T7_A0_MASK      (0x20000000)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_1_T7_A0_BIT       (0x20000000)

#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_0_T7_A0_LSB       (28)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_0_T7_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_0_T7_A0_MASK      (0x10000000)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_0_T7_A0_BIT       (0x10000000)

#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_3_T6_A0_LSB       (27)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_3_T6_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_3_T6_A0_MASK      (0x08000000)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_3_T6_A0_BIT       (0x08000000)

#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_2_T6_A0_LSB       (26)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_2_T6_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_2_T6_A0_MASK      (0x04000000)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_2_T6_A0_BIT       (0x04000000)

#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_1_T6_A0_LSB       (25)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_1_T6_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_1_T6_A0_MASK      (0x02000000)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_1_T6_A0_BIT       (0x02000000)

#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_0_T6_A0_LSB       (24)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_0_T6_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_0_T6_A0_MASK      (0x01000000)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_0_T6_A0_BIT       (0x01000000)

#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_3_T5_A0_LSB       (23)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_3_T5_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_3_T5_A0_MASK      (0x00800000)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_3_T5_A0_BIT       (0x00800000)

#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_2_T5_A0_LSB       (22)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_2_T5_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_2_T5_A0_MASK      (0x00400000)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_2_T5_A0_BIT       (0x00400000)

#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_1_T5_A0_LSB       (21)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_1_T5_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_1_T5_A0_MASK      (0x00200000)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_1_T5_A0_BIT       (0x00200000)

#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_0_T5_A0_LSB       (20)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_0_T5_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_0_T5_A0_MASK      (0x00100000)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_0_T5_A0_BIT       (0x00100000)

#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_3_T4_A0_LSB       (19)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_3_T4_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_3_T4_A0_MASK      (0x00080000)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_3_T4_A0_BIT       (0x00080000)

#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_2_T4_A0_LSB       (18)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_2_T4_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_2_T4_A0_MASK      (0x00040000)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_2_T4_A0_BIT       (0x00040000)

#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_1_T4_A0_LSB       (17)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_1_T4_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_1_T4_A0_MASK      (0x00020000)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_1_T4_A0_BIT       (0x00020000)

#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_0_T4_A0_LSB       (16)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_0_T4_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_0_T4_A0_MASK      (0x00010000)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_0_T4_A0_BIT       (0x00010000)

#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_3_T3_A0_LSB       (15)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_3_T3_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_3_T3_A0_MASK      (0x00008000)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_3_T3_A0_BIT       (0x00008000)

#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_2_T3_A0_LSB       (14)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_2_T3_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_2_T3_A0_MASK      (0x00004000)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_2_T3_A0_BIT       (0x00004000)

#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_1_T3_A0_LSB       (13)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_1_T3_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_1_T3_A0_MASK      (0x00002000)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_1_T3_A0_BIT       (0x00002000)

#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_0_T3_A0_LSB       (12)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_0_T3_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_0_T3_A0_MASK      (0x00001000)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_0_T3_A0_BIT       (0x00001000)

#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_3_T2_A0_LSB       (11)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_3_T2_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_3_T2_A0_MASK      (0x00000800)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_3_T2_A0_BIT       (0x00000800)

#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_2_T2_A0_LSB       (10)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_2_T2_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_2_T2_A0_MASK      (0x00000400)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_2_T2_A0_BIT       (0x00000400)

#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_1_T2_A0_LSB       (9)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_1_T2_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_1_T2_A0_MASK      (0x00000200)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_1_T2_A0_BIT       (0x00000200)

#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_0_T2_A0_LSB       (8)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_0_T2_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_0_T2_A0_MASK      (0x00000100)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_0_T2_A0_BIT       (0x00000100)

#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_3_T1_A0_LSB       (7)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_3_T1_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_3_T1_A0_MASK      (0x00000080)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_3_T1_A0_BIT       (0x00000080)

#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_2_T1_A0_LSB       (6)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_2_T1_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_2_T1_A0_MASK      (0x00000040)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_2_T1_A0_BIT       (0x00000040)

#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_1_T1_A0_LSB       (5)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_1_T1_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_1_T1_A0_MASK      (0x00000020)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_1_T1_A0_BIT       (0x00000020)

#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_0_T1_A0_LSB       (4)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_0_T1_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_0_T1_A0_MASK      (0x00000010)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_0_T1_A0_BIT       (0x00000010)

#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_3_T0_A0_LSB       (3)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_3_T0_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_3_T0_A0_MASK      (0x00000008)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_3_T0_A0_BIT       (0x00000008)

#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_2_T0_A0_LSB       (2)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_2_T0_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_2_T0_A0_MASK      (0x00000004)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_2_T0_A0_BIT       (0x00000004)

#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_1_T0_A0_LSB       (1)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_1_T0_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_1_T0_A0_MASK      (0x00000002)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_1_T0_A0_BIT       (0x00000002)

#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_0_T0_A0_LSB       (0)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_0_T0_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_0_T0_A0_MASK      (0x00000001)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A0_MS_W_RXK_READ_0_T0_A0_BIT       (0x00000001)

#define MMRFC_DFE_RX_MS_W_RXK_CTRL_A1_MS_W_RXK_IIP2_EN_A1_LSB                   (0)
#define MMRFC_DFE_RX_MS_W_RXK_CTRL_A1_MS_W_RXK_IIP2_EN_A1_WIDTH                 (1)
#define MMRFC_DFE_RX_MS_W_RXK_CTRL_A1_MS_W_RXK_IIP2_EN_A1_MASK                  (0x00000001)
#define MMRFC_DFE_RX_MS_W_RXK_CTRL_A1_MS_W_RXK_IIP2_EN_A1_BIT                   (0x00000001)

#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_3_T7_A1_LSB       (31)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_3_T7_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_3_T7_A1_MASK      (0x80000000)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_3_T7_A1_BIT       (0x80000000)

#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_2_T7_A1_LSB       (30)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_2_T7_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_2_T7_A1_MASK      (0x40000000)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_2_T7_A1_BIT       (0x40000000)

#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_1_T7_A1_LSB       (29)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_1_T7_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_1_T7_A1_MASK      (0x20000000)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_1_T7_A1_BIT       (0x20000000)

#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_0_T7_A1_LSB       (28)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_0_T7_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_0_T7_A1_MASK      (0x10000000)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_0_T7_A1_BIT       (0x10000000)

#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_3_T6_A1_LSB       (27)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_3_T6_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_3_T6_A1_MASK      (0x08000000)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_3_T6_A1_BIT       (0x08000000)

#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_2_T6_A1_LSB       (26)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_2_T6_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_2_T6_A1_MASK      (0x04000000)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_2_T6_A1_BIT       (0x04000000)

#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_1_T6_A1_LSB       (25)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_1_T6_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_1_T6_A1_MASK      (0x02000000)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_1_T6_A1_BIT       (0x02000000)

#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_0_T6_A1_LSB       (24)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_0_T6_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_0_T6_A1_MASK      (0x01000000)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_0_T6_A1_BIT       (0x01000000)

#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_3_T5_A1_LSB       (23)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_3_T5_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_3_T5_A1_MASK      (0x00800000)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_3_T5_A1_BIT       (0x00800000)

#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_2_T5_A1_LSB       (22)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_2_T5_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_2_T5_A1_MASK      (0x00400000)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_2_T5_A1_BIT       (0x00400000)

#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_1_T5_A1_LSB       (21)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_1_T5_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_1_T5_A1_MASK      (0x00200000)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_1_T5_A1_BIT       (0x00200000)

#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_0_T5_A1_LSB       (20)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_0_T5_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_0_T5_A1_MASK      (0x00100000)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_0_T5_A1_BIT       (0x00100000)

#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_3_T4_A1_LSB       (19)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_3_T4_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_3_T4_A1_MASK      (0x00080000)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_3_T4_A1_BIT       (0x00080000)

#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_2_T4_A1_LSB       (18)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_2_T4_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_2_T4_A1_MASK      (0x00040000)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_2_T4_A1_BIT       (0x00040000)

#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_1_T4_A1_LSB       (17)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_1_T4_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_1_T4_A1_MASK      (0x00020000)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_1_T4_A1_BIT       (0x00020000)

#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_0_T4_A1_LSB       (16)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_0_T4_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_0_T4_A1_MASK      (0x00010000)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_0_T4_A1_BIT       (0x00010000)

#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_3_T3_A1_LSB       (15)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_3_T3_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_3_T3_A1_MASK      (0x00008000)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_3_T3_A1_BIT       (0x00008000)

#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_2_T3_A1_LSB       (14)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_2_T3_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_2_T3_A1_MASK      (0x00004000)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_2_T3_A1_BIT       (0x00004000)

#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_1_T3_A1_LSB       (13)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_1_T3_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_1_T3_A1_MASK      (0x00002000)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_1_T3_A1_BIT       (0x00002000)

#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_0_T3_A1_LSB       (12)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_0_T3_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_0_T3_A1_MASK      (0x00001000)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_0_T3_A1_BIT       (0x00001000)

#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_3_T2_A1_LSB       (11)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_3_T2_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_3_T2_A1_MASK      (0x00000800)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_3_T2_A1_BIT       (0x00000800)

#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_2_T2_A1_LSB       (10)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_2_T2_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_2_T2_A1_MASK      (0x00000400)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_2_T2_A1_BIT       (0x00000400)

#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_1_T2_A1_LSB       (9)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_1_T2_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_1_T2_A1_MASK      (0x00000200)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_1_T2_A1_BIT       (0x00000200)

#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_0_T2_A1_LSB       (8)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_0_T2_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_0_T2_A1_MASK      (0x00000100)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_0_T2_A1_BIT       (0x00000100)

#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_3_T1_A1_LSB       (7)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_3_T1_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_3_T1_A1_MASK      (0x00000080)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_3_T1_A1_BIT       (0x00000080)

#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_2_T1_A1_LSB       (6)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_2_T1_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_2_T1_A1_MASK      (0x00000040)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_2_T1_A1_BIT       (0x00000040)

#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_1_T1_A1_LSB       (5)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_1_T1_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_1_T1_A1_MASK      (0x00000020)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_1_T1_A1_BIT       (0x00000020)

#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_0_T1_A1_LSB       (4)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_0_T1_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_0_T1_A1_MASK      (0x00000010)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_0_T1_A1_BIT       (0x00000010)

#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_3_T0_A1_LSB       (3)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_3_T0_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_3_T0_A1_MASK      (0x00000008)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_3_T0_A1_BIT       (0x00000008)

#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_2_T0_A1_LSB       (2)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_2_T0_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_2_T0_A1_MASK      (0x00000004)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_2_T0_A1_BIT       (0x00000004)

#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_1_T0_A1_LSB       (1)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_1_T0_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_1_T0_A1_MASK      (0x00000002)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_1_T0_A1_BIT       (0x00000002)

#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_0_T0_A1_LSB       (0)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_0_T0_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_0_T0_A1_MASK      (0x00000001)
#define MMRFC_DFE_RX_MS_WL_RXK_RDY_T01234567_A1_MS_WL_RXK_RDY_0_T0_A1_BIT       (0x00000001)

#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_3_T7_A1_LSB       (31)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_3_T7_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_3_T7_A1_MASK      (0x80000000)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_3_T7_A1_BIT       (0x80000000)

#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_2_T7_A1_LSB       (30)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_2_T7_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_2_T7_A1_MASK      (0x40000000)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_2_T7_A1_BIT       (0x40000000)

#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_1_T7_A1_LSB       (29)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_1_T7_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_1_T7_A1_MASK      (0x20000000)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_1_T7_A1_BIT       (0x20000000)

#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_0_T7_A1_LSB       (28)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_0_T7_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_0_T7_A1_MASK      (0x10000000)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_0_T7_A1_BIT       (0x10000000)

#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_3_T6_A1_LSB       (27)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_3_T6_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_3_T6_A1_MASK      (0x08000000)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_3_T6_A1_BIT       (0x08000000)

#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_2_T6_A1_LSB       (26)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_2_T6_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_2_T6_A1_MASK      (0x04000000)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_2_T6_A1_BIT       (0x04000000)

#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_1_T6_A1_LSB       (25)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_1_T6_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_1_T6_A1_MASK      (0x02000000)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_1_T6_A1_BIT       (0x02000000)

#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_0_T6_A1_LSB       (24)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_0_T6_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_0_T6_A1_MASK      (0x01000000)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_0_T6_A1_BIT       (0x01000000)

#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_3_T5_A1_LSB       (23)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_3_T5_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_3_T5_A1_MASK      (0x00800000)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_3_T5_A1_BIT       (0x00800000)

#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_2_T5_A1_LSB       (22)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_2_T5_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_2_T5_A1_MASK      (0x00400000)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_2_T5_A1_BIT       (0x00400000)

#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_1_T5_A1_LSB       (21)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_1_T5_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_1_T5_A1_MASK      (0x00200000)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_1_T5_A1_BIT       (0x00200000)

#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_0_T5_A1_LSB       (20)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_0_T5_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_0_T5_A1_MASK      (0x00100000)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_0_T5_A1_BIT       (0x00100000)

#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_3_T4_A1_LSB       (19)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_3_T4_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_3_T4_A1_MASK      (0x00080000)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_3_T4_A1_BIT       (0x00080000)

#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_2_T4_A1_LSB       (18)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_2_T4_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_2_T4_A1_MASK      (0x00040000)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_2_T4_A1_BIT       (0x00040000)

#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_1_T4_A1_LSB       (17)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_1_T4_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_1_T4_A1_MASK      (0x00020000)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_1_T4_A1_BIT       (0x00020000)

#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_0_T4_A1_LSB       (16)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_0_T4_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_0_T4_A1_MASK      (0x00010000)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_0_T4_A1_BIT       (0x00010000)

#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_3_T3_A1_LSB       (15)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_3_T3_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_3_T3_A1_MASK      (0x00008000)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_3_T3_A1_BIT       (0x00008000)

#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_2_T3_A1_LSB       (14)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_2_T3_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_2_T3_A1_MASK      (0x00004000)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_2_T3_A1_BIT       (0x00004000)

#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_1_T3_A1_LSB       (13)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_1_T3_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_1_T3_A1_MASK      (0x00002000)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_1_T3_A1_BIT       (0x00002000)

#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_0_T3_A1_LSB       (12)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_0_T3_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_0_T3_A1_MASK      (0x00001000)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_0_T3_A1_BIT       (0x00001000)

#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_3_T2_A1_LSB       (11)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_3_T2_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_3_T2_A1_MASK      (0x00000800)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_3_T2_A1_BIT       (0x00000800)

#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_2_T2_A1_LSB       (10)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_2_T2_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_2_T2_A1_MASK      (0x00000400)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_2_T2_A1_BIT       (0x00000400)

#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_1_T2_A1_LSB       (9)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_1_T2_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_1_T2_A1_MASK      (0x00000200)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_1_T2_A1_BIT       (0x00000200)

#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_0_T2_A1_LSB       (8)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_0_T2_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_0_T2_A1_MASK      (0x00000100)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_0_T2_A1_BIT       (0x00000100)

#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_3_T1_A1_LSB       (7)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_3_T1_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_3_T1_A1_MASK      (0x00000080)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_3_T1_A1_BIT       (0x00000080)

#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_2_T1_A1_LSB       (6)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_2_T1_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_2_T1_A1_MASK      (0x00000040)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_2_T1_A1_BIT       (0x00000040)

#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_1_T1_A1_LSB       (5)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_1_T1_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_1_T1_A1_MASK      (0x00000020)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_1_T1_A1_BIT       (0x00000020)

#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_0_T1_A1_LSB       (4)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_0_T1_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_0_T1_A1_MASK      (0x00000010)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_0_T1_A1_BIT       (0x00000010)

#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_3_T0_A1_LSB       (3)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_3_T0_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_3_T0_A1_MASK      (0x00000008)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_3_T0_A1_BIT       (0x00000008)

#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_2_T0_A1_LSB       (2)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_2_T0_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_2_T0_A1_MASK      (0x00000004)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_2_T0_A1_BIT       (0x00000004)

#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_1_T0_A1_LSB       (1)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_1_T0_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_1_T0_A1_MASK      (0x00000002)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_1_T0_A1_BIT       (0x00000002)

#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_0_T0_A1_LSB       (0)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_0_T0_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_0_T0_A1_MASK      (0x00000001)
#define MMRFC_DFE_RX_MS_W_RXK_READ_T01234567_A1_MS_W_RXK_READ_0_T0_A1_BIT       (0x00000001)

#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_0_T0_A0_MS_W_IQK_ACC_LEN_0_T0_A0_LSB      (0)
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_0_T0_A0_MS_W_IQK_ACC_LEN_0_T0_A0_WIDTH    (17)
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_0_T0_A0_MS_W_IQK_ACC_LEN_0_T0_A0_MASK     (0x0001FFFF)

#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_1_T0_A0_MS_W_IQK_ACC_LEN_1_T0_A0_LSB      (0)
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_1_T0_A0_MS_W_IQK_ACC_LEN_1_T0_A0_WIDTH    (17)
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_1_T0_A0_MS_W_IQK_ACC_LEN_1_T0_A0_MASK     (0x0001FFFF)

#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_2_T0_A0_MS_W_IQK_ACC_LEN_2_T0_A0_LSB      (0)
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_2_T0_A0_MS_W_IQK_ACC_LEN_2_T0_A0_WIDTH    (17)
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_2_T0_A0_MS_W_IQK_ACC_LEN_2_T0_A0_MASK     (0x0001FFFF)

#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_0_T1_A0_MS_W_IQK_ACC_LEN_0_T1_A0_LSB      (0)
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_0_T1_A0_MS_W_IQK_ACC_LEN_0_T1_A0_WIDTH    (17)
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_0_T1_A0_MS_W_IQK_ACC_LEN_0_T1_A0_MASK     (0x0001FFFF)

#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_1_T1_A0_MS_W_IQK_ACC_LEN_1_T1_A0_LSB      (0)
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_1_T1_A0_MS_W_IQK_ACC_LEN_1_T1_A0_WIDTH    (17)
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_1_T1_A0_MS_W_IQK_ACC_LEN_1_T1_A0_MASK     (0x0001FFFF)

#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_2_T1_A0_MS_W_IQK_ACC_LEN_2_T1_A0_LSB      (0)
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_2_T1_A0_MS_W_IQK_ACC_LEN_2_T1_A0_WIDTH    (17)
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_2_T1_A0_MS_W_IQK_ACC_LEN_2_T1_A0_MASK     (0x0001FFFF)

#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_0_T2_A0_MS_W_IQK_ACC_LEN_0_T2_A0_LSB      (0)
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_0_T2_A0_MS_W_IQK_ACC_LEN_0_T2_A0_WIDTH    (17)
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_0_T2_A0_MS_W_IQK_ACC_LEN_0_T2_A0_MASK     (0x0001FFFF)

#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_1_T2_A0_MS_W_IQK_ACC_LEN_1_T2_A0_LSB      (0)
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_1_T2_A0_MS_W_IQK_ACC_LEN_1_T2_A0_WIDTH    (17)
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_1_T2_A0_MS_W_IQK_ACC_LEN_1_T2_A0_MASK     (0x0001FFFF)

#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_2_T2_A0_MS_W_IQK_ACC_LEN_2_T2_A0_LSB      (0)
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_2_T2_A0_MS_W_IQK_ACC_LEN_2_T2_A0_WIDTH    (17)
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_2_T2_A0_MS_W_IQK_ACC_LEN_2_T2_A0_MASK     (0x0001FFFF)

#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_0_T3_A0_MS_W_IQK_ACC_LEN_0_T3_A0_LSB      (0)
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_0_T3_A0_MS_W_IQK_ACC_LEN_0_T3_A0_WIDTH    (17)
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_0_T3_A0_MS_W_IQK_ACC_LEN_0_T3_A0_MASK     (0x0001FFFF)

#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_1_T3_A0_MS_W_IQK_ACC_LEN_1_T3_A0_LSB      (0)
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_1_T3_A0_MS_W_IQK_ACC_LEN_1_T3_A0_WIDTH    (17)
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_1_T3_A0_MS_W_IQK_ACC_LEN_1_T3_A0_MASK     (0x0001FFFF)

#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_2_T3_A0_MS_W_IQK_ACC_LEN_2_T3_A0_LSB      (0)
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_2_T3_A0_MS_W_IQK_ACC_LEN_2_T3_A0_WIDTH    (17)
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_2_T3_A0_MS_W_IQK_ACC_LEN_2_T3_A0_MASK     (0x0001FFFF)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T0_A0_MS_W_IQK_CLP_LEN_0_T0_A0_LSB (24)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T0_A0_MS_W_IQK_CLP_LEN_0_T0_A0_WIDTH (5)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T0_A0_MS_W_IQK_CLP_LEN_0_T0_A0_MASK (0x1F000000)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T0_A0_MS_W_IQK_RND_LEN_0_T0_A0_LSB (16)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T0_A0_MS_W_IQK_RND_LEN_0_T0_A0_WIDTH (5)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T0_A0_MS_W_IQK_RND_LEN_0_T0_A0_MASK (0x001F0000)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T0_A0_MS_W_IQK_TCK_0_T0_A0_LSB     (8)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T0_A0_MS_W_IQK_TCK_0_T0_A0_WIDTH   (7)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T0_A0_MS_W_IQK_TCK_0_T0_A0_MASK    (0x00007F00)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T0_A0_MS_W_IQK_SAMPLE_MASK_0_T0_A0_LSB (0)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T0_A0_MS_W_IQK_SAMPLE_MASK_0_T0_A0_WIDTH (7)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T0_A0_MS_W_IQK_SAMPLE_MASK_0_T0_A0_MASK (0x0000007F)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T0_A0_MS_W_IQK_CLP_LEN_1_T0_A0_LSB (24)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T0_A0_MS_W_IQK_CLP_LEN_1_T0_A0_WIDTH (5)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T0_A0_MS_W_IQK_CLP_LEN_1_T0_A0_MASK (0x1F000000)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T0_A0_MS_W_IQK_RND_LEN_1_T0_A0_LSB (16)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T0_A0_MS_W_IQK_RND_LEN_1_T0_A0_WIDTH (5)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T0_A0_MS_W_IQK_RND_LEN_1_T0_A0_MASK (0x001F0000)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T0_A0_MS_W_IQK_TCK_1_T0_A0_LSB     (8)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T0_A0_MS_W_IQK_TCK_1_T0_A0_WIDTH   (7)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T0_A0_MS_W_IQK_TCK_1_T0_A0_MASK    (0x00007F00)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T0_A0_MS_W_IQK_SAMPLE_MASK_1_T0_A0_LSB (0)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T0_A0_MS_W_IQK_SAMPLE_MASK_1_T0_A0_WIDTH (7)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T0_A0_MS_W_IQK_SAMPLE_MASK_1_T0_A0_MASK (0x0000007F)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T0_A0_MS_W_IQK_CLP_LEN_2_T0_A0_LSB (24)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T0_A0_MS_W_IQK_CLP_LEN_2_T0_A0_WIDTH (5)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T0_A0_MS_W_IQK_CLP_LEN_2_T0_A0_MASK (0x1F000000)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T0_A0_MS_W_IQK_RND_LEN_2_T0_A0_LSB (16)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T0_A0_MS_W_IQK_RND_LEN_2_T0_A0_WIDTH (5)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T0_A0_MS_W_IQK_RND_LEN_2_T0_A0_MASK (0x001F0000)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T0_A0_MS_W_IQK_TCK_2_T0_A0_LSB     (8)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T0_A0_MS_W_IQK_TCK_2_T0_A0_WIDTH   (7)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T0_A0_MS_W_IQK_TCK_2_T0_A0_MASK    (0x00007F00)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T0_A0_MS_W_IQK_SAMPLE_MASK_2_T0_A0_LSB (0)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T0_A0_MS_W_IQK_SAMPLE_MASK_2_T0_A0_WIDTH (7)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T0_A0_MS_W_IQK_SAMPLE_MASK_2_T0_A0_MASK (0x0000007F)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T1_A0_MS_W_IQK_CLP_LEN_0_T1_A0_LSB (24)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T1_A0_MS_W_IQK_CLP_LEN_0_T1_A0_WIDTH (5)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T1_A0_MS_W_IQK_CLP_LEN_0_T1_A0_MASK (0x1F000000)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T1_A0_MS_W_IQK_RND_LEN_0_T1_A0_LSB (16)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T1_A0_MS_W_IQK_RND_LEN_0_T1_A0_WIDTH (5)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T1_A0_MS_W_IQK_RND_LEN_0_T1_A0_MASK (0x001F0000)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T1_A0_MS_W_IQK_TCK_0_T1_A0_LSB     (8)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T1_A0_MS_W_IQK_TCK_0_T1_A0_WIDTH   (7)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T1_A0_MS_W_IQK_TCK_0_T1_A0_MASK    (0x00007F00)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T1_A0_MS_W_IQK_SAMPLE_MASK_0_T1_A0_LSB (0)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T1_A0_MS_W_IQK_SAMPLE_MASK_0_T1_A0_WIDTH (7)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T1_A0_MS_W_IQK_SAMPLE_MASK_0_T1_A0_MASK (0x0000007F)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T1_A0_MS_W_IQK_CLP_LEN_1_T1_A0_LSB (24)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T1_A0_MS_W_IQK_CLP_LEN_1_T1_A0_WIDTH (5)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T1_A0_MS_W_IQK_CLP_LEN_1_T1_A0_MASK (0x1F000000)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T1_A0_MS_W_IQK_RND_LEN_1_T1_A0_LSB (16)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T1_A0_MS_W_IQK_RND_LEN_1_T1_A0_WIDTH (5)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T1_A0_MS_W_IQK_RND_LEN_1_T1_A0_MASK (0x001F0000)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T1_A0_MS_W_IQK_TCK_1_T1_A0_LSB     (8)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T1_A0_MS_W_IQK_TCK_1_T1_A0_WIDTH   (7)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T1_A0_MS_W_IQK_TCK_1_T1_A0_MASK    (0x00007F00)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T1_A0_MS_W_IQK_SAMPLE_MASK_1_T1_A0_LSB (0)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T1_A0_MS_W_IQK_SAMPLE_MASK_1_T1_A0_WIDTH (7)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T1_A0_MS_W_IQK_SAMPLE_MASK_1_T1_A0_MASK (0x0000007F)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T1_A0_MS_W_IQK_CLP_LEN_2_T1_A0_LSB (24)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T1_A0_MS_W_IQK_CLP_LEN_2_T1_A0_WIDTH (5)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T1_A0_MS_W_IQK_CLP_LEN_2_T1_A0_MASK (0x1F000000)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T1_A0_MS_W_IQK_RND_LEN_2_T1_A0_LSB (16)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T1_A0_MS_W_IQK_RND_LEN_2_T1_A0_WIDTH (5)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T1_A0_MS_W_IQK_RND_LEN_2_T1_A0_MASK (0x001F0000)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T1_A0_MS_W_IQK_TCK_2_T1_A0_LSB     (8)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T1_A0_MS_W_IQK_TCK_2_T1_A0_WIDTH   (7)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T1_A0_MS_W_IQK_TCK_2_T1_A0_MASK    (0x00007F00)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T1_A0_MS_W_IQK_SAMPLE_MASK_2_T1_A0_LSB (0)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T1_A0_MS_W_IQK_SAMPLE_MASK_2_T1_A0_WIDTH (7)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T1_A0_MS_W_IQK_SAMPLE_MASK_2_T1_A0_MASK (0x0000007F)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T2_A0_MS_W_IQK_CLP_LEN_0_T2_A0_LSB (24)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T2_A0_MS_W_IQK_CLP_LEN_0_T2_A0_WIDTH (5)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T2_A0_MS_W_IQK_CLP_LEN_0_T2_A0_MASK (0x1F000000)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T2_A0_MS_W_IQK_RND_LEN_0_T2_A0_LSB (16)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T2_A0_MS_W_IQK_RND_LEN_0_T2_A0_WIDTH (5)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T2_A0_MS_W_IQK_RND_LEN_0_T2_A0_MASK (0x001F0000)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T2_A0_MS_W_IQK_TCK_0_T2_A0_LSB     (8)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T2_A0_MS_W_IQK_TCK_0_T2_A0_WIDTH   (7)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T2_A0_MS_W_IQK_TCK_0_T2_A0_MASK    (0x00007F00)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T2_A0_MS_W_IQK_SAMPLE_MASK_0_T2_A0_LSB (0)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T2_A0_MS_W_IQK_SAMPLE_MASK_0_T2_A0_WIDTH (7)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T2_A0_MS_W_IQK_SAMPLE_MASK_0_T2_A0_MASK (0x0000007F)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T2_A0_MS_W_IQK_CLP_LEN_1_T2_A0_LSB (24)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T2_A0_MS_W_IQK_CLP_LEN_1_T2_A0_WIDTH (5)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T2_A0_MS_W_IQK_CLP_LEN_1_T2_A0_MASK (0x1F000000)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T2_A0_MS_W_IQK_RND_LEN_1_T2_A0_LSB (16)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T2_A0_MS_W_IQK_RND_LEN_1_T2_A0_WIDTH (5)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T2_A0_MS_W_IQK_RND_LEN_1_T2_A0_MASK (0x001F0000)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T2_A0_MS_W_IQK_TCK_1_T2_A0_LSB     (8)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T2_A0_MS_W_IQK_TCK_1_T2_A0_WIDTH   (7)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T2_A0_MS_W_IQK_TCK_1_T2_A0_MASK    (0x00007F00)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T2_A0_MS_W_IQK_SAMPLE_MASK_1_T2_A0_LSB (0)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T2_A0_MS_W_IQK_SAMPLE_MASK_1_T2_A0_WIDTH (7)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T2_A0_MS_W_IQK_SAMPLE_MASK_1_T2_A0_MASK (0x0000007F)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T2_A0_MS_W_IQK_CLP_LEN_2_T2_A0_LSB (24)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T2_A0_MS_W_IQK_CLP_LEN_2_T2_A0_WIDTH (5)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T2_A0_MS_W_IQK_CLP_LEN_2_T2_A0_MASK (0x1F000000)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T2_A0_MS_W_IQK_RND_LEN_2_T2_A0_LSB (16)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T2_A0_MS_W_IQK_RND_LEN_2_T2_A0_WIDTH (5)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T2_A0_MS_W_IQK_RND_LEN_2_T2_A0_MASK (0x001F0000)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T2_A0_MS_W_IQK_TCK_2_T2_A0_LSB     (8)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T2_A0_MS_W_IQK_TCK_2_T2_A0_WIDTH   (7)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T2_A0_MS_W_IQK_TCK_2_T2_A0_MASK    (0x00007F00)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T2_A0_MS_W_IQK_SAMPLE_MASK_2_T2_A0_LSB (0)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T2_A0_MS_W_IQK_SAMPLE_MASK_2_T2_A0_WIDTH (7)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T2_A0_MS_W_IQK_SAMPLE_MASK_2_T2_A0_MASK (0x0000007F)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T3_A0_MS_W_IQK_CLP_LEN_0_T3_A0_LSB (24)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T3_A0_MS_W_IQK_CLP_LEN_0_T3_A0_WIDTH (5)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T3_A0_MS_W_IQK_CLP_LEN_0_T3_A0_MASK (0x1F000000)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T3_A0_MS_W_IQK_RND_LEN_0_T3_A0_LSB (16)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T3_A0_MS_W_IQK_RND_LEN_0_T3_A0_WIDTH (5)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T3_A0_MS_W_IQK_RND_LEN_0_T3_A0_MASK (0x001F0000)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T3_A0_MS_W_IQK_TCK_0_T3_A0_LSB     (8)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T3_A0_MS_W_IQK_TCK_0_T3_A0_WIDTH   (7)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T3_A0_MS_W_IQK_TCK_0_T3_A0_MASK    (0x00007F00)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T3_A0_MS_W_IQK_SAMPLE_MASK_0_T3_A0_LSB (0)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T3_A0_MS_W_IQK_SAMPLE_MASK_0_T3_A0_WIDTH (7)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T3_A0_MS_W_IQK_SAMPLE_MASK_0_T3_A0_MASK (0x0000007F)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T3_A0_MS_W_IQK_CLP_LEN_1_T3_A0_LSB (24)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T3_A0_MS_W_IQK_CLP_LEN_1_T3_A0_WIDTH (5)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T3_A0_MS_W_IQK_CLP_LEN_1_T3_A0_MASK (0x1F000000)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T3_A0_MS_W_IQK_RND_LEN_1_T3_A0_LSB (16)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T3_A0_MS_W_IQK_RND_LEN_1_T3_A0_WIDTH (5)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T3_A0_MS_W_IQK_RND_LEN_1_T3_A0_MASK (0x001F0000)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T3_A0_MS_W_IQK_TCK_1_T3_A0_LSB     (8)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T3_A0_MS_W_IQK_TCK_1_T3_A0_WIDTH   (7)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T3_A0_MS_W_IQK_TCK_1_T3_A0_MASK    (0x00007F00)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T3_A0_MS_W_IQK_SAMPLE_MASK_1_T3_A0_LSB (0)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T3_A0_MS_W_IQK_SAMPLE_MASK_1_T3_A0_WIDTH (7)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T3_A0_MS_W_IQK_SAMPLE_MASK_1_T3_A0_MASK (0x0000007F)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T3_A0_MS_W_IQK_CLP_LEN_2_T3_A0_LSB (24)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T3_A0_MS_W_IQK_CLP_LEN_2_T3_A0_WIDTH (5)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T3_A0_MS_W_IQK_CLP_LEN_2_T3_A0_MASK (0x1F000000)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T3_A0_MS_W_IQK_RND_LEN_2_T3_A0_LSB (16)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T3_A0_MS_W_IQK_RND_LEN_2_T3_A0_WIDTH (5)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T3_A0_MS_W_IQK_RND_LEN_2_T3_A0_MASK (0x001F0000)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T3_A0_MS_W_IQK_TCK_2_T3_A0_LSB     (8)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T3_A0_MS_W_IQK_TCK_2_T3_A0_WIDTH   (7)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T3_A0_MS_W_IQK_TCK_2_T3_A0_MASK    (0x00007F00)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T3_A0_MS_W_IQK_SAMPLE_MASK_2_T3_A0_LSB (0)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T3_A0_MS_W_IQK_SAMPLE_MASK_2_T3_A0_WIDTH (7)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T3_A0_MS_W_IQK_SAMPLE_MASK_2_T3_A0_MASK (0x0000007F)

#define MMRFC_DFE_RX_MS_W_IQK_MUL_MASK_A0_MS_W_IQK_MUL_SQUARE_MASK_A0_LSB       (8)
#define MMRFC_DFE_RX_MS_W_IQK_MUL_MASK_A0_MS_W_IQK_MUL_SQUARE_MASK_A0_WIDTH     (3)
#define MMRFC_DFE_RX_MS_W_IQK_MUL_MASK_A0_MS_W_IQK_MUL_SQUARE_MASK_A0_MASK      (0x00000700)

#define MMRFC_DFE_RX_MS_W_IQK_MUL_MASK_A0_MS_W_IQK_I_MUL_Q_MASK_A0_LSB          (4)
#define MMRFC_DFE_RX_MS_W_IQK_MUL_MASK_A0_MS_W_IQK_I_MUL_Q_MASK_A0_WIDTH        (3)
#define MMRFC_DFE_RX_MS_W_IQK_MUL_MASK_A0_MS_W_IQK_I_MUL_Q_MASK_A0_MASK         (0x00000070)

#define MMRFC_DFE_RX_MS_W_IQK_MUL_MASK_A0_MS_W_IQK_MUL_1_MASK_A0_LSB            (0)
#define MMRFC_DFE_RX_MS_W_IQK_MUL_MASK_A0_MS_W_IQK_MUL_1_MASK_A0_WIDTH          (3)
#define MMRFC_DFE_RX_MS_W_IQK_MUL_MASK_A0_MS_W_IQK_MUL_1_MASK_A0_MASK           (0x00000007)

#define MMRFC_DFE_RX_MS_W_IQK_DC_MASK_RS_EN_A0_MS_W_IQK_DC_HW_CANCEL_HW_A0_LSB  (12)
#define MMRFC_DFE_RX_MS_W_IQK_DC_MASK_RS_EN_A0_MS_W_IQK_DC_HW_CANCEL_HW_A0_WIDTH (1)
#define MMRFC_DFE_RX_MS_W_IQK_DC_MASK_RS_EN_A0_MS_W_IQK_DC_HW_CANCEL_HW_A0_MASK (0x00001000)
#define MMRFC_DFE_RX_MS_W_IQK_DC_MASK_RS_EN_A0_MS_W_IQK_DC_HW_CANCEL_HW_A0_BIT  (0x00001000)

#define MMRFC_DFE_RX_MS_W_IQK_DC_MASK_RS_EN_A0_MS_W_IQK_DC_RS_P0_A0_LSB         (4)
#define MMRFC_DFE_RX_MS_W_IQK_DC_MASK_RS_EN_A0_MS_W_IQK_DC_RS_P0_A0_WIDTH       (5)
#define MMRFC_DFE_RX_MS_W_IQK_DC_MASK_RS_EN_A0_MS_W_IQK_DC_RS_P0_A0_MASK        (0x000001F0)

#define MMRFC_DFE_RX_MS_W_IQK_DC_MASK_RS_EN_A0_MS_W_IQK_DC_MASK_P0_A0_LSB       (0)
#define MMRFC_DFE_RX_MS_W_IQK_DC_MASK_RS_EN_A0_MS_W_IQK_DC_MASK_P0_A0_WIDTH     (3)
#define MMRFC_DFE_RX_MS_W_IQK_DC_MASK_RS_EN_A0_MS_W_IQK_DC_MASK_P0_A0_MASK      (0x00000007)

#define MMRFC_DFE_RX_MS_W_IQK_DC_I_P0_A0_MS_W_IQK_DC_I_P0_A0_LSB                (0)
#define MMRFC_DFE_RX_MS_W_IQK_DC_I_P0_A0_MS_W_IQK_DC_I_P0_A0_WIDTH              (18)
#define MMRFC_DFE_RX_MS_W_IQK_DC_I_P0_A0_MS_W_IQK_DC_I_P0_A0_MASK               (0x0003FFFF)

#define MMRFC_DFE_RX_MS_W_IQK_DC_Q_P0_A0_MS_W_IQK_DC_Q_P0_A0_LSB                (0)
#define MMRFC_DFE_RX_MS_W_IQK_DC_Q_P0_A0_MS_W_IQK_DC_Q_P0_A0_WIDTH              (18)
#define MMRFC_DFE_RX_MS_W_IQK_DC_Q_P0_A0_MS_W_IQK_DC_Q_P0_A0_MASK               (0x0003FFFF)

#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_0_T0_A1_MS_W_IQK_ACC_LEN_0_T0_A1_LSB      (0)
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_0_T0_A1_MS_W_IQK_ACC_LEN_0_T0_A1_WIDTH    (17)
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_0_T0_A1_MS_W_IQK_ACC_LEN_0_T0_A1_MASK     (0x0001FFFF)

#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_1_T0_A1_MS_W_IQK_ACC_LEN_1_T0_A1_LSB      (0)
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_1_T0_A1_MS_W_IQK_ACC_LEN_1_T0_A1_WIDTH    (17)
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_1_T0_A1_MS_W_IQK_ACC_LEN_1_T0_A1_MASK     (0x0001FFFF)

#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_2_T0_A1_MS_W_IQK_ACC_LEN_2_T0_A1_LSB      (0)
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_2_T0_A1_MS_W_IQK_ACC_LEN_2_T0_A1_WIDTH    (17)
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_2_T0_A1_MS_W_IQK_ACC_LEN_2_T0_A1_MASK     (0x0001FFFF)

#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_0_T1_A1_MS_W_IQK_ACC_LEN_0_T1_A1_LSB      (0)
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_0_T1_A1_MS_W_IQK_ACC_LEN_0_T1_A1_WIDTH    (17)
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_0_T1_A1_MS_W_IQK_ACC_LEN_0_T1_A1_MASK     (0x0001FFFF)

#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_1_T1_A1_MS_W_IQK_ACC_LEN_1_T1_A1_LSB      (0)
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_1_T1_A1_MS_W_IQK_ACC_LEN_1_T1_A1_WIDTH    (17)
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_1_T1_A1_MS_W_IQK_ACC_LEN_1_T1_A1_MASK     (0x0001FFFF)

#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_2_T1_A1_MS_W_IQK_ACC_LEN_2_T1_A1_LSB      (0)
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_2_T1_A1_MS_W_IQK_ACC_LEN_2_T1_A1_WIDTH    (17)
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_2_T1_A1_MS_W_IQK_ACC_LEN_2_T1_A1_MASK     (0x0001FFFF)

#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_0_T2_A1_MS_W_IQK_ACC_LEN_0_T2_A1_LSB      (0)
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_0_T2_A1_MS_W_IQK_ACC_LEN_0_T2_A1_WIDTH    (17)
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_0_T2_A1_MS_W_IQK_ACC_LEN_0_T2_A1_MASK     (0x0001FFFF)

#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_1_T2_A1_MS_W_IQK_ACC_LEN_1_T2_A1_LSB      (0)
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_1_T2_A1_MS_W_IQK_ACC_LEN_1_T2_A1_WIDTH    (17)
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_1_T2_A1_MS_W_IQK_ACC_LEN_1_T2_A1_MASK     (0x0001FFFF)

#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_2_T2_A1_MS_W_IQK_ACC_LEN_2_T2_A1_LSB      (0)
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_2_T2_A1_MS_W_IQK_ACC_LEN_2_T2_A1_WIDTH    (17)
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_2_T2_A1_MS_W_IQK_ACC_LEN_2_T2_A1_MASK     (0x0001FFFF)

#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_0_T3_A1_MS_W_IQK_ACC_LEN_0_T3_A1_LSB      (0)
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_0_T3_A1_MS_W_IQK_ACC_LEN_0_T3_A1_WIDTH    (17)
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_0_T3_A1_MS_W_IQK_ACC_LEN_0_T3_A1_MASK     (0x0001FFFF)

#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_1_T3_A1_MS_W_IQK_ACC_LEN_1_T3_A1_LSB      (0)
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_1_T3_A1_MS_W_IQK_ACC_LEN_1_T3_A1_WIDTH    (17)
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_1_T3_A1_MS_W_IQK_ACC_LEN_1_T3_A1_MASK     (0x0001FFFF)

#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_2_T3_A1_MS_W_IQK_ACC_LEN_2_T3_A1_LSB      (0)
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_2_T3_A1_MS_W_IQK_ACC_LEN_2_T3_A1_WIDTH    (17)
#define MMRFC_DFE_RX_MS_W_IQK_ACC_LEN_2_T3_A1_MS_W_IQK_ACC_LEN_2_T3_A1_MASK     (0x0001FFFF)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T0_A1_MS_W_IQK_CLP_LEN_0_T0_A1_LSB (24)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T0_A1_MS_W_IQK_CLP_LEN_0_T0_A1_WIDTH (5)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T0_A1_MS_W_IQK_CLP_LEN_0_T0_A1_MASK (0x1F000000)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T0_A1_MS_W_IQK_RND_LEN_0_T0_A1_LSB (16)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T0_A1_MS_W_IQK_RND_LEN_0_T0_A1_WIDTH (5)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T0_A1_MS_W_IQK_RND_LEN_0_T0_A1_MASK (0x001F0000)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T0_A1_MS_W_IQK_TCK_0_T0_A1_LSB     (8)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T0_A1_MS_W_IQK_TCK_0_T0_A1_WIDTH   (7)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T0_A1_MS_W_IQK_TCK_0_T0_A1_MASK    (0x00007F00)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T0_A1_MS_W_IQK_SAMPLE_MASK_0_T0_A1_LSB (0)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T0_A1_MS_W_IQK_SAMPLE_MASK_0_T0_A1_WIDTH (7)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T0_A1_MS_W_IQK_SAMPLE_MASK_0_T0_A1_MASK (0x0000007F)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T0_A1_MS_W_IQK_CLP_LEN_1_T0_A1_LSB (24)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T0_A1_MS_W_IQK_CLP_LEN_1_T0_A1_WIDTH (5)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T0_A1_MS_W_IQK_CLP_LEN_1_T0_A1_MASK (0x1F000000)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T0_A1_MS_W_IQK_RND_LEN_1_T0_A1_LSB (16)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T0_A1_MS_W_IQK_RND_LEN_1_T0_A1_WIDTH (5)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T0_A1_MS_W_IQK_RND_LEN_1_T0_A1_MASK (0x001F0000)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T0_A1_MS_W_IQK_TCK_1_T0_A1_LSB     (8)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T0_A1_MS_W_IQK_TCK_1_T0_A1_WIDTH   (7)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T0_A1_MS_W_IQK_TCK_1_T0_A1_MASK    (0x00007F00)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T0_A1_MS_W_IQK_SAMPLE_MASK_1_T0_A1_LSB (0)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T0_A1_MS_W_IQK_SAMPLE_MASK_1_T0_A1_WIDTH (7)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T0_A1_MS_W_IQK_SAMPLE_MASK_1_T0_A1_MASK (0x0000007F)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T0_A1_MS_W_IQK_CLP_LEN_2_T0_A1_LSB (24)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T0_A1_MS_W_IQK_CLP_LEN_2_T0_A1_WIDTH (5)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T0_A1_MS_W_IQK_CLP_LEN_2_T0_A1_MASK (0x1F000000)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T0_A1_MS_W_IQK_RND_LEN_2_T0_A1_LSB (16)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T0_A1_MS_W_IQK_RND_LEN_2_T0_A1_WIDTH (5)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T0_A1_MS_W_IQK_RND_LEN_2_T0_A1_MASK (0x001F0000)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T0_A1_MS_W_IQK_TCK_2_T0_A1_LSB     (8)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T0_A1_MS_W_IQK_TCK_2_T0_A1_WIDTH   (7)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T0_A1_MS_W_IQK_TCK_2_T0_A1_MASK    (0x00007F00)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T0_A1_MS_W_IQK_SAMPLE_MASK_2_T0_A1_LSB (0)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T0_A1_MS_W_IQK_SAMPLE_MASK_2_T0_A1_WIDTH (7)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T0_A1_MS_W_IQK_SAMPLE_MASK_2_T0_A1_MASK (0x0000007F)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T1_A1_MS_W_IQK_CLP_LEN_0_T1_A1_LSB (24)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T1_A1_MS_W_IQK_CLP_LEN_0_T1_A1_WIDTH (5)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T1_A1_MS_W_IQK_CLP_LEN_0_T1_A1_MASK (0x1F000000)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T1_A1_MS_W_IQK_RND_LEN_0_T1_A1_LSB (16)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T1_A1_MS_W_IQK_RND_LEN_0_T1_A1_WIDTH (5)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T1_A1_MS_W_IQK_RND_LEN_0_T1_A1_MASK (0x001F0000)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T1_A1_MS_W_IQK_TCK_0_T1_A1_LSB     (8)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T1_A1_MS_W_IQK_TCK_0_T1_A1_WIDTH   (7)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T1_A1_MS_W_IQK_TCK_0_T1_A1_MASK    (0x00007F00)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T1_A1_MS_W_IQK_SAMPLE_MASK_0_T1_A1_LSB (0)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T1_A1_MS_W_IQK_SAMPLE_MASK_0_T1_A1_WIDTH (7)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T1_A1_MS_W_IQK_SAMPLE_MASK_0_T1_A1_MASK (0x0000007F)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T1_A1_MS_W_IQK_CLP_LEN_1_T1_A1_LSB (24)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T1_A1_MS_W_IQK_CLP_LEN_1_T1_A1_WIDTH (5)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T1_A1_MS_W_IQK_CLP_LEN_1_T1_A1_MASK (0x1F000000)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T1_A1_MS_W_IQK_RND_LEN_1_T1_A1_LSB (16)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T1_A1_MS_W_IQK_RND_LEN_1_T1_A1_WIDTH (5)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T1_A1_MS_W_IQK_RND_LEN_1_T1_A1_MASK (0x001F0000)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T1_A1_MS_W_IQK_TCK_1_T1_A1_LSB     (8)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T1_A1_MS_W_IQK_TCK_1_T1_A1_WIDTH   (7)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T1_A1_MS_W_IQK_TCK_1_T1_A1_MASK    (0x00007F00)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T1_A1_MS_W_IQK_SAMPLE_MASK_1_T1_A1_LSB (0)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T1_A1_MS_W_IQK_SAMPLE_MASK_1_T1_A1_WIDTH (7)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T1_A1_MS_W_IQK_SAMPLE_MASK_1_T1_A1_MASK (0x0000007F)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T1_A1_MS_W_IQK_CLP_LEN_2_T1_A1_LSB (24)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T1_A1_MS_W_IQK_CLP_LEN_2_T1_A1_WIDTH (5)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T1_A1_MS_W_IQK_CLP_LEN_2_T1_A1_MASK (0x1F000000)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T1_A1_MS_W_IQK_RND_LEN_2_T1_A1_LSB (16)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T1_A1_MS_W_IQK_RND_LEN_2_T1_A1_WIDTH (5)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T1_A1_MS_W_IQK_RND_LEN_2_T1_A1_MASK (0x001F0000)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T1_A1_MS_W_IQK_TCK_2_T1_A1_LSB     (8)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T1_A1_MS_W_IQK_TCK_2_T1_A1_WIDTH   (7)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T1_A1_MS_W_IQK_TCK_2_T1_A1_MASK    (0x00007F00)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T1_A1_MS_W_IQK_SAMPLE_MASK_2_T1_A1_LSB (0)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T1_A1_MS_W_IQK_SAMPLE_MASK_2_T1_A1_WIDTH (7)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T1_A1_MS_W_IQK_SAMPLE_MASK_2_T1_A1_MASK (0x0000007F)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T2_A1_MS_W_IQK_CLP_LEN_0_T2_A1_LSB (24)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T2_A1_MS_W_IQK_CLP_LEN_0_T2_A1_WIDTH (5)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T2_A1_MS_W_IQK_CLP_LEN_0_T2_A1_MASK (0x1F000000)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T2_A1_MS_W_IQK_RND_LEN_0_T2_A1_LSB (16)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T2_A1_MS_W_IQK_RND_LEN_0_T2_A1_WIDTH (5)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T2_A1_MS_W_IQK_RND_LEN_0_T2_A1_MASK (0x001F0000)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T2_A1_MS_W_IQK_TCK_0_T2_A1_LSB     (8)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T2_A1_MS_W_IQK_TCK_0_T2_A1_WIDTH   (7)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T2_A1_MS_W_IQK_TCK_0_T2_A1_MASK    (0x00007F00)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T2_A1_MS_W_IQK_SAMPLE_MASK_0_T2_A1_LSB (0)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T2_A1_MS_W_IQK_SAMPLE_MASK_0_T2_A1_WIDTH (7)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T2_A1_MS_W_IQK_SAMPLE_MASK_0_T2_A1_MASK (0x0000007F)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T2_A1_MS_W_IQK_CLP_LEN_1_T2_A1_LSB (24)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T2_A1_MS_W_IQK_CLP_LEN_1_T2_A1_WIDTH (5)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T2_A1_MS_W_IQK_CLP_LEN_1_T2_A1_MASK (0x1F000000)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T2_A1_MS_W_IQK_RND_LEN_1_T2_A1_LSB (16)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T2_A1_MS_W_IQK_RND_LEN_1_T2_A1_WIDTH (5)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T2_A1_MS_W_IQK_RND_LEN_1_T2_A1_MASK (0x001F0000)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T2_A1_MS_W_IQK_TCK_1_T2_A1_LSB     (8)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T2_A1_MS_W_IQK_TCK_1_T2_A1_WIDTH   (7)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T2_A1_MS_W_IQK_TCK_1_T2_A1_MASK    (0x00007F00)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T2_A1_MS_W_IQK_SAMPLE_MASK_1_T2_A1_LSB (0)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T2_A1_MS_W_IQK_SAMPLE_MASK_1_T2_A1_WIDTH (7)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T2_A1_MS_W_IQK_SAMPLE_MASK_1_T2_A1_MASK (0x0000007F)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T2_A1_MS_W_IQK_CLP_LEN_2_T2_A1_LSB (24)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T2_A1_MS_W_IQK_CLP_LEN_2_T2_A1_WIDTH (5)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T2_A1_MS_W_IQK_CLP_LEN_2_T2_A1_MASK (0x1F000000)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T2_A1_MS_W_IQK_RND_LEN_2_T2_A1_LSB (16)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T2_A1_MS_W_IQK_RND_LEN_2_T2_A1_WIDTH (5)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T2_A1_MS_W_IQK_RND_LEN_2_T2_A1_MASK (0x001F0000)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T2_A1_MS_W_IQK_TCK_2_T2_A1_LSB     (8)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T2_A1_MS_W_IQK_TCK_2_T2_A1_WIDTH   (7)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T2_A1_MS_W_IQK_TCK_2_T2_A1_MASK    (0x00007F00)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T2_A1_MS_W_IQK_SAMPLE_MASK_2_T2_A1_LSB (0)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T2_A1_MS_W_IQK_SAMPLE_MASK_2_T2_A1_WIDTH (7)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T2_A1_MS_W_IQK_SAMPLE_MASK_2_T2_A1_MASK (0x0000007F)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T3_A1_MS_W_IQK_CLP_LEN_0_T3_A1_LSB (24)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T3_A1_MS_W_IQK_CLP_LEN_0_T3_A1_WIDTH (5)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T3_A1_MS_W_IQK_CLP_LEN_0_T3_A1_MASK (0x1F000000)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T3_A1_MS_W_IQK_RND_LEN_0_T3_A1_LSB (16)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T3_A1_MS_W_IQK_RND_LEN_0_T3_A1_WIDTH (5)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T3_A1_MS_W_IQK_RND_LEN_0_T3_A1_MASK (0x001F0000)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T3_A1_MS_W_IQK_TCK_0_T3_A1_LSB     (8)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T3_A1_MS_W_IQK_TCK_0_T3_A1_WIDTH   (7)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T3_A1_MS_W_IQK_TCK_0_T3_A1_MASK    (0x00007F00)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T3_A1_MS_W_IQK_SAMPLE_MASK_0_T3_A1_LSB (0)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T3_A1_MS_W_IQK_SAMPLE_MASK_0_T3_A1_WIDTH (7)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_0_T3_A1_MS_W_IQK_SAMPLE_MASK_0_T3_A1_MASK (0x0000007F)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T3_A1_MS_W_IQK_CLP_LEN_1_T3_A1_LSB (24)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T3_A1_MS_W_IQK_CLP_LEN_1_T3_A1_WIDTH (5)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T3_A1_MS_W_IQK_CLP_LEN_1_T3_A1_MASK (0x1F000000)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T3_A1_MS_W_IQK_RND_LEN_1_T3_A1_LSB (16)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T3_A1_MS_W_IQK_RND_LEN_1_T3_A1_WIDTH (5)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T3_A1_MS_W_IQK_RND_LEN_1_T3_A1_MASK (0x001F0000)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T3_A1_MS_W_IQK_TCK_1_T3_A1_LSB     (8)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T3_A1_MS_W_IQK_TCK_1_T3_A1_WIDTH   (7)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T3_A1_MS_W_IQK_TCK_1_T3_A1_MASK    (0x00007F00)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T3_A1_MS_W_IQK_SAMPLE_MASK_1_T3_A1_LSB (0)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T3_A1_MS_W_IQK_SAMPLE_MASK_1_T3_A1_WIDTH (7)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_1_T3_A1_MS_W_IQK_SAMPLE_MASK_1_T3_A1_MASK (0x0000007F)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T3_A1_MS_W_IQK_CLP_LEN_2_T3_A1_LSB (24)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T3_A1_MS_W_IQK_CLP_LEN_2_T3_A1_WIDTH (5)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T3_A1_MS_W_IQK_CLP_LEN_2_T3_A1_MASK (0x1F000000)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T3_A1_MS_W_IQK_RND_LEN_2_T3_A1_LSB (16)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T3_A1_MS_W_IQK_RND_LEN_2_T3_A1_WIDTH (5)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T3_A1_MS_W_IQK_RND_LEN_2_T3_A1_MASK (0x001F0000)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T3_A1_MS_W_IQK_TCK_2_T3_A1_LSB     (8)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T3_A1_MS_W_IQK_TCK_2_T3_A1_WIDTH   (7)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T3_A1_MS_W_IQK_TCK_2_T3_A1_MASK    (0x00007F00)

#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T3_A1_MS_W_IQK_SAMPLE_MASK_2_T3_A1_LSB (0)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T3_A1_MS_W_IQK_SAMPLE_MASK_2_T3_A1_WIDTH (7)
#define MMRFC_DFE_RX_MS_W_IQK_RATE_CLP_RND_2_T3_A1_MS_W_IQK_SAMPLE_MASK_2_T3_A1_MASK (0x0000007F)

#define MMRFC_DFE_RX_MS_W_IQK_MUL_MASK_A1_MS_W_IQK_MUL_SQUARE_MASK_A1_LSB       (8)
#define MMRFC_DFE_RX_MS_W_IQK_MUL_MASK_A1_MS_W_IQK_MUL_SQUARE_MASK_A1_WIDTH     (3)
#define MMRFC_DFE_RX_MS_W_IQK_MUL_MASK_A1_MS_W_IQK_MUL_SQUARE_MASK_A1_MASK      (0x00000700)

#define MMRFC_DFE_RX_MS_W_IQK_MUL_MASK_A1_MS_W_IQK_I_MUL_Q_MASK_A1_LSB          (4)
#define MMRFC_DFE_RX_MS_W_IQK_MUL_MASK_A1_MS_W_IQK_I_MUL_Q_MASK_A1_WIDTH        (3)
#define MMRFC_DFE_RX_MS_W_IQK_MUL_MASK_A1_MS_W_IQK_I_MUL_Q_MASK_A1_MASK         (0x00000070)

#define MMRFC_DFE_RX_MS_W_IQK_MUL_MASK_A1_MS_W_IQK_MUL_1_MASK_A1_LSB            (0)
#define MMRFC_DFE_RX_MS_W_IQK_MUL_MASK_A1_MS_W_IQK_MUL_1_MASK_A1_WIDTH          (3)
#define MMRFC_DFE_RX_MS_W_IQK_MUL_MASK_A1_MS_W_IQK_MUL_1_MASK_A1_MASK           (0x00000007)

#define MMRFC_DFE_RX_MS_W_IQK_DC_MASK_RS_EN_A1_MS_W_IQK_DC_HW_CANCEL_HW_A1_LSB  (12)
#define MMRFC_DFE_RX_MS_W_IQK_DC_MASK_RS_EN_A1_MS_W_IQK_DC_HW_CANCEL_HW_A1_WIDTH (1)
#define MMRFC_DFE_RX_MS_W_IQK_DC_MASK_RS_EN_A1_MS_W_IQK_DC_HW_CANCEL_HW_A1_MASK (0x00001000)
#define MMRFC_DFE_RX_MS_W_IQK_DC_MASK_RS_EN_A1_MS_W_IQK_DC_HW_CANCEL_HW_A1_BIT  (0x00001000)

#define MMRFC_DFE_RX_MS_W_IQK_DC_MASK_RS_EN_A1_MS_W_IQK_DC_RS_P0_A1_LSB         (4)
#define MMRFC_DFE_RX_MS_W_IQK_DC_MASK_RS_EN_A1_MS_W_IQK_DC_RS_P0_A1_WIDTH       (5)
#define MMRFC_DFE_RX_MS_W_IQK_DC_MASK_RS_EN_A1_MS_W_IQK_DC_RS_P0_A1_MASK        (0x000001F0)

#define MMRFC_DFE_RX_MS_W_IQK_DC_MASK_RS_EN_A1_MS_W_IQK_DC_MASK_P0_A1_LSB       (0)
#define MMRFC_DFE_RX_MS_W_IQK_DC_MASK_RS_EN_A1_MS_W_IQK_DC_MASK_P0_A1_WIDTH     (3)
#define MMRFC_DFE_RX_MS_W_IQK_DC_MASK_RS_EN_A1_MS_W_IQK_DC_MASK_P0_A1_MASK      (0x00000007)

#define MMRFC_DFE_RX_MS_W_IQK_DC_I_P0_A1_MS_W_IQK_DC_I_P0_A1_LSB                (0)
#define MMRFC_DFE_RX_MS_W_IQK_DC_I_P0_A1_MS_W_IQK_DC_I_P0_A1_WIDTH              (18)
#define MMRFC_DFE_RX_MS_W_IQK_DC_I_P0_A1_MS_W_IQK_DC_I_P0_A1_MASK               (0x0003FFFF)

#define MMRFC_DFE_RX_MS_W_IQK_DC_Q_P0_A1_MS_W_IQK_DC_Q_P0_A1_LSB                (0)
#define MMRFC_DFE_RX_MS_W_IQK_DC_Q_P0_A1_MS_W_IQK_DC_Q_P0_A1_WIDTH              (18)
#define MMRFC_DFE_RX_MS_W_IQK_DC_Q_P0_A1_MS_W_IQK_DC_Q_P0_A1_MASK               (0x0003FFFF)

#define MMRFC_DFE_RX_MS_W_RXK_ACC_LEN_0_A0_MS_W_RXK_ACC_LEN_0_A0_LSB            (0)
#define MMRFC_DFE_RX_MS_W_RXK_ACC_LEN_0_A0_MS_W_RXK_ACC_LEN_0_A0_WIDTH          (17)
#define MMRFC_DFE_RX_MS_W_RXK_ACC_LEN_0_A0_MS_W_RXK_ACC_LEN_0_A0_MASK           (0x0001FFFF)

#define MMRFC_DFE_RX_MS_W_RXK_ACC_LEN_1_A0_MS_W_RXK_ACC_LEN_1_A0_LSB            (0)
#define MMRFC_DFE_RX_MS_W_RXK_ACC_LEN_1_A0_MS_W_RXK_ACC_LEN_1_A0_WIDTH          (17)
#define MMRFC_DFE_RX_MS_W_RXK_ACC_LEN_1_A0_MS_W_RXK_ACC_LEN_1_A0_MASK           (0x0001FFFF)

#define MMRFC_DFE_RX_MS_W_RXK_ACC_LEN_2_A0_MS_W_RXK_ACC_LEN_2_A0_LSB            (0)
#define MMRFC_DFE_RX_MS_W_RXK_ACC_LEN_2_A0_MS_W_RXK_ACC_LEN_2_A0_WIDTH          (17)
#define MMRFC_DFE_RX_MS_W_RXK_ACC_LEN_2_A0_MS_W_RXK_ACC_LEN_2_A0_MASK           (0x0001FFFF)

#define MMRFC_DFE_RX_MS_W_RXK_ACC_LEN_3_A0_MS_W_RXK_ACC_LEN_3_A0_LSB            (0)
#define MMRFC_DFE_RX_MS_W_RXK_ACC_LEN_3_A0_MS_W_RXK_ACC_LEN_3_A0_WIDTH          (17)
#define MMRFC_DFE_RX_MS_W_RXK_ACC_LEN_3_A0_MS_W_RXK_ACC_LEN_3_A0_MASK           (0x0001FFFF)

#define MMRFC_DFE_RX_MS_W_RXK_RATE_0_A0_MS_W_RXK_TCK_0_A0_LSB                   (8)
#define MMRFC_DFE_RX_MS_W_RXK_RATE_0_A0_MS_W_RXK_TCK_0_A0_WIDTH                 (7)
#define MMRFC_DFE_RX_MS_W_RXK_RATE_0_A0_MS_W_RXK_TCK_0_A0_MASK                  (0x00007F00)

#define MMRFC_DFE_RX_MS_W_RXK_RATE_0_A0_MS_W_RXK_SAMPLE_MASK_0_A0_LSB           (0)
#define MMRFC_DFE_RX_MS_W_RXK_RATE_0_A0_MS_W_RXK_SAMPLE_MASK_0_A0_WIDTH         (7)
#define MMRFC_DFE_RX_MS_W_RXK_RATE_0_A0_MS_W_RXK_SAMPLE_MASK_0_A0_MASK          (0x0000007F)

#define MMRFC_DFE_RX_MS_W_RXK_RATE_1_A0_MS_W_RXK_TCK_1_A0_LSB                   (8)
#define MMRFC_DFE_RX_MS_W_RXK_RATE_1_A0_MS_W_RXK_TCK_1_A0_WIDTH                 (7)
#define MMRFC_DFE_RX_MS_W_RXK_RATE_1_A0_MS_W_RXK_TCK_1_A0_MASK                  (0x00007F00)

#define MMRFC_DFE_RX_MS_W_RXK_RATE_1_A0_MS_W_RXK_SAMPLE_MASK_1_A0_LSB           (0)
#define MMRFC_DFE_RX_MS_W_RXK_RATE_1_A0_MS_W_RXK_SAMPLE_MASK_1_A0_WIDTH         (7)
#define MMRFC_DFE_RX_MS_W_RXK_RATE_1_A0_MS_W_RXK_SAMPLE_MASK_1_A0_MASK          (0x0000007F)

#define MMRFC_DFE_RX_MS_W_RXK_RATE_2_A0_MS_W_RXK_TCK_2_A0_LSB                   (8)
#define MMRFC_DFE_RX_MS_W_RXK_RATE_2_A0_MS_W_RXK_TCK_2_A0_WIDTH                 (7)
#define MMRFC_DFE_RX_MS_W_RXK_RATE_2_A0_MS_W_RXK_TCK_2_A0_MASK                  (0x00007F00)

#define MMRFC_DFE_RX_MS_W_RXK_RATE_2_A0_MS_W_RXK_SAMPLE_MASK_2_A0_LSB           (0)
#define MMRFC_DFE_RX_MS_W_RXK_RATE_2_A0_MS_W_RXK_SAMPLE_MASK_2_A0_WIDTH         (7)
#define MMRFC_DFE_RX_MS_W_RXK_RATE_2_A0_MS_W_RXK_SAMPLE_MASK_2_A0_MASK          (0x0000007F)

#define MMRFC_DFE_RX_MS_W_RXK_RATE_3_A0_MS_W_RXK_TCK_3_A0_LSB                   (8)
#define MMRFC_DFE_RX_MS_W_RXK_RATE_3_A0_MS_W_RXK_TCK_3_A0_WIDTH                 (7)
#define MMRFC_DFE_RX_MS_W_RXK_RATE_3_A0_MS_W_RXK_TCK_3_A0_MASK                  (0x00007F00)

#define MMRFC_DFE_RX_MS_W_RXK_RATE_3_A0_MS_W_RXK_SAMPLE_MASK_3_A0_LSB           (0)
#define MMRFC_DFE_RX_MS_W_RXK_RATE_3_A0_MS_W_RXK_SAMPLE_MASK_3_A0_WIDTH         (7)
#define MMRFC_DFE_RX_MS_W_RXK_RATE_3_A0_MS_W_RXK_SAMPLE_MASK_3_A0_MASK          (0x0000007F)

#define MMRFC_DFE_RX_MS_W_RXK_ACC_LEN_0_A1_MS_W_RXK_ACC_LEN_0_A1_LSB            (0)
#define MMRFC_DFE_RX_MS_W_RXK_ACC_LEN_0_A1_MS_W_RXK_ACC_LEN_0_A1_WIDTH          (17)
#define MMRFC_DFE_RX_MS_W_RXK_ACC_LEN_0_A1_MS_W_RXK_ACC_LEN_0_A1_MASK           (0x0001FFFF)

#define MMRFC_DFE_RX_MS_W_RXK_ACC_LEN_1_A1_MS_W_RXK_ACC_LEN_1_A1_LSB            (0)
#define MMRFC_DFE_RX_MS_W_RXK_ACC_LEN_1_A1_MS_W_RXK_ACC_LEN_1_A1_WIDTH          (17)
#define MMRFC_DFE_RX_MS_W_RXK_ACC_LEN_1_A1_MS_W_RXK_ACC_LEN_1_A1_MASK           (0x0001FFFF)

#define MMRFC_DFE_RX_MS_W_RXK_ACC_LEN_2_A1_MS_W_RXK_ACC_LEN_2_A1_LSB            (0)
#define MMRFC_DFE_RX_MS_W_RXK_ACC_LEN_2_A1_MS_W_RXK_ACC_LEN_2_A1_WIDTH          (17)
#define MMRFC_DFE_RX_MS_W_RXK_ACC_LEN_2_A1_MS_W_RXK_ACC_LEN_2_A1_MASK           (0x0001FFFF)

#define MMRFC_DFE_RX_MS_W_RXK_ACC_LEN_3_A1_MS_W_RXK_ACC_LEN_3_A1_LSB            (0)
#define MMRFC_DFE_RX_MS_W_RXK_ACC_LEN_3_A1_MS_W_RXK_ACC_LEN_3_A1_WIDTH          (17)
#define MMRFC_DFE_RX_MS_W_RXK_ACC_LEN_3_A1_MS_W_RXK_ACC_LEN_3_A1_MASK           (0x0001FFFF)

#define MMRFC_DFE_RX_MS_W_RXK_RATE_0_A1_MS_W_RXK_TCK_0_A1_LSB                   (8)
#define MMRFC_DFE_RX_MS_W_RXK_RATE_0_A1_MS_W_RXK_TCK_0_A1_WIDTH                 (7)
#define MMRFC_DFE_RX_MS_W_RXK_RATE_0_A1_MS_W_RXK_TCK_0_A1_MASK                  (0x00007F00)

#define MMRFC_DFE_RX_MS_W_RXK_RATE_0_A1_MS_W_RXK_SAMPLE_MASK_0_A1_LSB           (0)
#define MMRFC_DFE_RX_MS_W_RXK_RATE_0_A1_MS_W_RXK_SAMPLE_MASK_0_A1_WIDTH         (7)
#define MMRFC_DFE_RX_MS_W_RXK_RATE_0_A1_MS_W_RXK_SAMPLE_MASK_0_A1_MASK          (0x0000007F)

#define MMRFC_DFE_RX_MS_W_RXK_RATE_1_A1_MS_W_RXK_TCK_1_A1_LSB                   (8)
#define MMRFC_DFE_RX_MS_W_RXK_RATE_1_A1_MS_W_RXK_TCK_1_A1_WIDTH                 (7)
#define MMRFC_DFE_RX_MS_W_RXK_RATE_1_A1_MS_W_RXK_TCK_1_A1_MASK                  (0x00007F00)

#define MMRFC_DFE_RX_MS_W_RXK_RATE_1_A1_MS_W_RXK_SAMPLE_MASK_1_A1_LSB           (0)
#define MMRFC_DFE_RX_MS_W_RXK_RATE_1_A1_MS_W_RXK_SAMPLE_MASK_1_A1_WIDTH         (7)
#define MMRFC_DFE_RX_MS_W_RXK_RATE_1_A1_MS_W_RXK_SAMPLE_MASK_1_A1_MASK          (0x0000007F)

#define MMRFC_DFE_RX_MS_W_RXK_RATE_2_A1_MS_W_RXK_TCK_2_A1_LSB                   (8)
#define MMRFC_DFE_RX_MS_W_RXK_RATE_2_A1_MS_W_RXK_TCK_2_A1_WIDTH                 (7)
#define MMRFC_DFE_RX_MS_W_RXK_RATE_2_A1_MS_W_RXK_TCK_2_A1_MASK                  (0x00007F00)

#define MMRFC_DFE_RX_MS_W_RXK_RATE_2_A1_MS_W_RXK_SAMPLE_MASK_2_A1_LSB           (0)
#define MMRFC_DFE_RX_MS_W_RXK_RATE_2_A1_MS_W_RXK_SAMPLE_MASK_2_A1_WIDTH         (7)
#define MMRFC_DFE_RX_MS_W_RXK_RATE_2_A1_MS_W_RXK_SAMPLE_MASK_2_A1_MASK          (0x0000007F)

#define MMRFC_DFE_RX_MS_W_RXK_RATE_3_A1_MS_W_RXK_TCK_3_A1_LSB                   (8)
#define MMRFC_DFE_RX_MS_W_RXK_RATE_3_A1_MS_W_RXK_TCK_3_A1_WIDTH                 (7)
#define MMRFC_DFE_RX_MS_W_RXK_RATE_3_A1_MS_W_RXK_TCK_3_A1_MASK                  (0x00007F00)

#define MMRFC_DFE_RX_MS_W_RXK_RATE_3_A1_MS_W_RXK_SAMPLE_MASK_3_A1_LSB           (0)
#define MMRFC_DFE_RX_MS_W_RXK_RATE_3_A1_MS_W_RXK_SAMPLE_MASK_3_A1_WIDTH         (7)
#define MMRFC_DFE_RX_MS_W_RXK_RATE_3_A1_MS_W_RXK_SAMPLE_MASK_3_A1_MASK          (0x0000007F)

#define MMRFC_DFE_RX_MS_T_IQK_CTRL_T0123_A0_MS_T_IQK_3G_TDD_69P33M_CK_EN_A0_LSB (4)
#define MMRFC_DFE_RX_MS_T_IQK_CTRL_T0123_A0_MS_T_IQK_3G_TDD_69P33M_CK_EN_A0_WIDTH (1)
#define MMRFC_DFE_RX_MS_T_IQK_CTRL_T0123_A0_MS_T_IQK_3G_TDD_69P33M_CK_EN_A0_MASK (0x00000010)
#define MMRFC_DFE_RX_MS_T_IQK_CTRL_T0123_A0_MS_T_IQK_3G_TDD_69P33M_CK_EN_A0_BIT (0x00000010)

#define MMRFC_DFE_RX_MS_T_IQK_CTRL_T0123_A0_MS_T_IQK_3G_TDD_NORMAL_EN_T3_A0_LSB (3)
#define MMRFC_DFE_RX_MS_T_IQK_CTRL_T0123_A0_MS_T_IQK_3G_TDD_NORMAL_EN_T3_A0_WIDTH (1)
#define MMRFC_DFE_RX_MS_T_IQK_CTRL_T0123_A0_MS_T_IQK_3G_TDD_NORMAL_EN_T3_A0_MASK (0x00000008)
#define MMRFC_DFE_RX_MS_T_IQK_CTRL_T0123_A0_MS_T_IQK_3G_TDD_NORMAL_EN_T3_A0_BIT (0x00000008)

#define MMRFC_DFE_RX_MS_T_IQK_CTRL_T0123_A0_MS_T_IQK_3G_TDD_NORMAL_EN_T2_A0_LSB (2)
#define MMRFC_DFE_RX_MS_T_IQK_CTRL_T0123_A0_MS_T_IQK_3G_TDD_NORMAL_EN_T2_A0_WIDTH (1)
#define MMRFC_DFE_RX_MS_T_IQK_CTRL_T0123_A0_MS_T_IQK_3G_TDD_NORMAL_EN_T2_A0_MASK (0x00000004)
#define MMRFC_DFE_RX_MS_T_IQK_CTRL_T0123_A0_MS_T_IQK_3G_TDD_NORMAL_EN_T2_A0_BIT (0x00000004)

#define MMRFC_DFE_RX_MS_T_IQK_CTRL_T0123_A0_MS_T_IQK_3G_TDD_NORMAL_EN_T1_A0_LSB (1)
#define MMRFC_DFE_RX_MS_T_IQK_CTRL_T0123_A0_MS_T_IQK_3G_TDD_NORMAL_EN_T1_A0_WIDTH (1)
#define MMRFC_DFE_RX_MS_T_IQK_CTRL_T0123_A0_MS_T_IQK_3G_TDD_NORMAL_EN_T1_A0_MASK (0x00000002)
#define MMRFC_DFE_RX_MS_T_IQK_CTRL_T0123_A0_MS_T_IQK_3G_TDD_NORMAL_EN_T1_A0_BIT (0x00000002)

#define MMRFC_DFE_RX_MS_T_IQK_CTRL_T0123_A0_MS_T_IQK_3G_TDD_NORMAL_EN_T0_A0_LSB (0)
#define MMRFC_DFE_RX_MS_T_IQK_CTRL_T0123_A0_MS_T_IQK_3G_TDD_NORMAL_EN_T0_A0_WIDTH (1)
#define MMRFC_DFE_RX_MS_T_IQK_CTRL_T0123_A0_MS_T_IQK_3G_TDD_NORMAL_EN_T0_A0_MASK (0x00000001)
#define MMRFC_DFE_RX_MS_T_IQK_CTRL_T0123_A0_MS_T_IQK_3G_TDD_NORMAL_EN_T0_A0_BIT (0x00000001)

#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_Q_READ_2_T3_A0_LSB      (30)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_Q_READ_2_T3_A0_WIDTH    (1)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_Q_READ_2_T3_A0_MASK     (0x40000000)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_Q_READ_2_T3_A0_BIT      (0x40000000)

#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_Q_READ_1_T3_A0_LSB      (29)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_Q_READ_1_T3_A0_WIDTH    (1)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_Q_READ_1_T3_A0_MASK     (0x20000000)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_Q_READ_1_T3_A0_BIT      (0x20000000)

#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_Q_READ_0_T3_A0_LSB      (28)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_Q_READ_0_T3_A0_WIDTH    (1)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_Q_READ_0_T3_A0_MASK     (0x10000000)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_Q_READ_0_T3_A0_BIT      (0x10000000)

#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_I_READ_2_T3_A0_LSB      (26)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_I_READ_2_T3_A0_WIDTH    (1)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_I_READ_2_T3_A0_MASK     (0x04000000)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_I_READ_2_T3_A0_BIT      (0x04000000)

#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_I_READ_1_T3_A0_LSB      (25)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_I_READ_1_T3_A0_WIDTH    (1)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_I_READ_1_T3_A0_MASK     (0x02000000)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_I_READ_1_T3_A0_BIT      (0x02000000)

#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_I_READ_0_T3_A0_LSB      (24)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_I_READ_0_T3_A0_WIDTH    (1)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_I_READ_0_T3_A0_MASK     (0x01000000)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_I_READ_0_T3_A0_BIT      (0x01000000)

#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_Q_READ_2_T2_A0_LSB      (22)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_Q_READ_2_T2_A0_WIDTH    (1)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_Q_READ_2_T2_A0_MASK     (0x00400000)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_Q_READ_2_T2_A0_BIT      (0x00400000)

#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_Q_READ_1_T2_A0_LSB      (21)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_Q_READ_1_T2_A0_WIDTH    (1)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_Q_READ_1_T2_A0_MASK     (0x00200000)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_Q_READ_1_T2_A0_BIT      (0x00200000)

#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_Q_READ_0_T2_A0_LSB      (20)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_Q_READ_0_T2_A0_WIDTH    (1)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_Q_READ_0_T2_A0_MASK     (0x00100000)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_Q_READ_0_T2_A0_BIT      (0x00100000)

#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_I_READ_2_T2_A0_LSB      (18)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_I_READ_2_T2_A0_WIDTH    (1)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_I_READ_2_T2_A0_MASK     (0x00040000)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_I_READ_2_T2_A0_BIT      (0x00040000)

#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_I_READ_1_T2_A0_LSB      (17)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_I_READ_1_T2_A0_WIDTH    (1)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_I_READ_1_T2_A0_MASK     (0x00020000)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_I_READ_1_T2_A0_BIT      (0x00020000)

#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_I_READ_0_T2_A0_LSB      (16)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_I_READ_0_T2_A0_WIDTH    (1)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_I_READ_0_T2_A0_MASK     (0x00010000)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_I_READ_0_T2_A0_BIT      (0x00010000)

#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_Q_READ_2_T1_A0_LSB      (14)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_Q_READ_2_T1_A0_WIDTH    (1)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_Q_READ_2_T1_A0_MASK     (0x00004000)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_Q_READ_2_T1_A0_BIT      (0x00004000)

#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_Q_READ_1_T1_A0_LSB      (13)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_Q_READ_1_T1_A0_WIDTH    (1)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_Q_READ_1_T1_A0_MASK     (0x00002000)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_Q_READ_1_T1_A0_BIT      (0x00002000)

#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_Q_READ_0_T1_A0_LSB      (12)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_Q_READ_0_T1_A0_WIDTH    (1)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_Q_READ_0_T1_A0_MASK     (0x00001000)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_Q_READ_0_T1_A0_BIT      (0x00001000)

#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_I_READ_2_T1_A0_LSB      (10)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_I_READ_2_T1_A0_WIDTH    (1)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_I_READ_2_T1_A0_MASK     (0x00000400)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_I_READ_2_T1_A0_BIT      (0x00000400)

#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_I_READ_1_T1_A0_LSB      (9)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_I_READ_1_T1_A0_WIDTH    (1)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_I_READ_1_T1_A0_MASK     (0x00000200)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_I_READ_1_T1_A0_BIT      (0x00000200)

#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_I_READ_0_T1_A0_LSB      (8)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_I_READ_0_T1_A0_WIDTH    (1)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_I_READ_0_T1_A0_MASK     (0x00000100)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_I_READ_0_T1_A0_BIT      (0x00000100)

#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_Q_READ_2_T0_A0_LSB      (6)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_Q_READ_2_T0_A0_WIDTH    (1)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_Q_READ_2_T0_A0_MASK     (0x00000040)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_Q_READ_2_T0_A0_BIT      (0x00000040)

#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_Q_READ_1_T0_A0_LSB      (5)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_Q_READ_1_T0_A0_WIDTH    (1)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_Q_READ_1_T0_A0_MASK     (0x00000020)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_Q_READ_1_T0_A0_BIT      (0x00000020)

#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_Q_READ_0_T0_A0_LSB      (4)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_Q_READ_0_T0_A0_WIDTH    (1)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_Q_READ_0_T0_A0_MASK     (0x00000010)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_Q_READ_0_T0_A0_BIT      (0x00000010)

#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_I_READ_2_T0_A0_LSB      (2)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_I_READ_2_T0_A0_WIDTH    (1)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_I_READ_2_T0_A0_MASK     (0x00000004)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_I_READ_2_T0_A0_BIT      (0x00000004)

#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_I_READ_1_T0_A0_LSB      (1)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_I_READ_1_T0_A0_WIDTH    (1)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_I_READ_1_T0_A0_MASK     (0x00000002)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_I_READ_1_T0_A0_BIT      (0x00000002)

#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_I_READ_0_T0_A0_LSB      (0)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_I_READ_0_T0_A0_WIDTH    (1)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_I_READ_0_T0_A0_MASK     (0x00000001)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A0_MS_L_IQK_I_READ_0_T0_A0_BIT      (0x00000001)

#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_Q_READ_2_T3_A1_LSB      (30)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_Q_READ_2_T3_A1_WIDTH    (1)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_Q_READ_2_T3_A1_MASK     (0x40000000)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_Q_READ_2_T3_A1_BIT      (0x40000000)

#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_Q_READ_1_T3_A1_LSB      (29)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_Q_READ_1_T3_A1_WIDTH    (1)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_Q_READ_1_T3_A1_MASK     (0x20000000)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_Q_READ_1_T3_A1_BIT      (0x20000000)

#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_Q_READ_0_T3_A1_LSB      (28)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_Q_READ_0_T3_A1_WIDTH    (1)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_Q_READ_0_T3_A1_MASK     (0x10000000)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_Q_READ_0_T3_A1_BIT      (0x10000000)

#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_I_READ_2_T3_A1_LSB      (26)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_I_READ_2_T3_A1_WIDTH    (1)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_I_READ_2_T3_A1_MASK     (0x04000000)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_I_READ_2_T3_A1_BIT      (0x04000000)

#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_I_READ_1_T3_A1_LSB      (25)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_I_READ_1_T3_A1_WIDTH    (1)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_I_READ_1_T3_A1_MASK     (0x02000000)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_I_READ_1_T3_A1_BIT      (0x02000000)

#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_I_READ_0_T3_A1_LSB      (24)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_I_READ_0_T3_A1_WIDTH    (1)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_I_READ_0_T3_A1_MASK     (0x01000000)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_I_READ_0_T3_A1_BIT      (0x01000000)

#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_Q_READ_2_T2_A1_LSB      (22)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_Q_READ_2_T2_A1_WIDTH    (1)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_Q_READ_2_T2_A1_MASK     (0x00400000)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_Q_READ_2_T2_A1_BIT      (0x00400000)

#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_Q_READ_1_T2_A1_LSB      (21)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_Q_READ_1_T2_A1_WIDTH    (1)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_Q_READ_1_T2_A1_MASK     (0x00200000)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_Q_READ_1_T2_A1_BIT      (0x00200000)

#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_Q_READ_0_T2_A1_LSB      (20)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_Q_READ_0_T2_A1_WIDTH    (1)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_Q_READ_0_T2_A1_MASK     (0x00100000)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_Q_READ_0_T2_A1_BIT      (0x00100000)

#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_I_READ_2_T2_A1_LSB      (18)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_I_READ_2_T2_A1_WIDTH    (1)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_I_READ_2_T2_A1_MASK     (0x00040000)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_I_READ_2_T2_A1_BIT      (0x00040000)

#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_I_READ_1_T2_A1_LSB      (17)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_I_READ_1_T2_A1_WIDTH    (1)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_I_READ_1_T2_A1_MASK     (0x00020000)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_I_READ_1_T2_A1_BIT      (0x00020000)

#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_I_READ_0_T2_A1_LSB      (16)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_I_READ_0_T2_A1_WIDTH    (1)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_I_READ_0_T2_A1_MASK     (0x00010000)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_I_READ_0_T2_A1_BIT      (0x00010000)

#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_Q_READ_2_T1_A1_LSB      (14)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_Q_READ_2_T1_A1_WIDTH    (1)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_Q_READ_2_T1_A1_MASK     (0x00004000)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_Q_READ_2_T1_A1_BIT      (0x00004000)

#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_Q_READ_1_T1_A1_LSB      (13)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_Q_READ_1_T1_A1_WIDTH    (1)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_Q_READ_1_T1_A1_MASK     (0x00002000)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_Q_READ_1_T1_A1_BIT      (0x00002000)

#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_Q_READ_0_T1_A1_LSB      (12)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_Q_READ_0_T1_A1_WIDTH    (1)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_Q_READ_0_T1_A1_MASK     (0x00001000)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_Q_READ_0_T1_A1_BIT      (0x00001000)

#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_I_READ_2_T1_A1_LSB      (10)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_I_READ_2_T1_A1_WIDTH    (1)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_I_READ_2_T1_A1_MASK     (0x00000400)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_I_READ_2_T1_A1_BIT      (0x00000400)

#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_I_READ_1_T1_A1_LSB      (9)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_I_READ_1_T1_A1_WIDTH    (1)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_I_READ_1_T1_A1_MASK     (0x00000200)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_I_READ_1_T1_A1_BIT      (0x00000200)

#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_I_READ_0_T1_A1_LSB      (8)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_I_READ_0_T1_A1_WIDTH    (1)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_I_READ_0_T1_A1_MASK     (0x00000100)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_I_READ_0_T1_A1_BIT      (0x00000100)

#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_Q_READ_2_T0_A1_LSB      (6)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_Q_READ_2_T0_A1_WIDTH    (1)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_Q_READ_2_T0_A1_MASK     (0x00000040)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_Q_READ_2_T0_A1_BIT      (0x00000040)

#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_Q_READ_1_T0_A1_LSB      (5)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_Q_READ_1_T0_A1_WIDTH    (1)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_Q_READ_1_T0_A1_MASK     (0x00000020)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_Q_READ_1_T0_A1_BIT      (0x00000020)

#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_Q_READ_0_T0_A1_LSB      (4)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_Q_READ_0_T0_A1_WIDTH    (1)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_Q_READ_0_T0_A1_MASK     (0x00000010)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_Q_READ_0_T0_A1_BIT      (0x00000010)

#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_I_READ_2_T0_A1_LSB      (2)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_I_READ_2_T0_A1_WIDTH    (1)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_I_READ_2_T0_A1_MASK     (0x00000004)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_I_READ_2_T0_A1_BIT      (0x00000004)

#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_I_READ_1_T0_A1_LSB      (1)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_I_READ_1_T0_A1_WIDTH    (1)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_I_READ_1_T0_A1_MASK     (0x00000002)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_I_READ_1_T0_A1_BIT      (0x00000002)

#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_I_READ_0_T0_A1_LSB      (0)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_I_READ_0_T0_A1_WIDTH    (1)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_I_READ_0_T0_A1_MASK     (0x00000001)
#define MMRFC_DFE_RX_MS_L_IQK_IQ_READ_T0123_A1_MS_L_IQK_I_READ_0_T0_A1_BIT      (0x00000001)

#define MMRFC_DFE_RX_MS_L_RXK_CTRL_A0_MS_L_RXK_IIP2_EN_A0_LSB                   (0)
#define MMRFC_DFE_RX_MS_L_RXK_CTRL_A0_MS_L_RXK_IIP2_EN_A0_WIDTH                 (1)
#define MMRFC_DFE_RX_MS_L_RXK_CTRL_A0_MS_L_RXK_IIP2_EN_A0_MASK                  (0x00000001)
#define MMRFC_DFE_RX_MS_L_RXK_CTRL_A0_MS_L_RXK_IIP2_EN_A0_BIT                   (0x00000001)

#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_3_T7_A0_LSB       (31)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_3_T7_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_3_T7_A0_MASK      (0x80000000)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_3_T7_A0_BIT       (0x80000000)

#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_2_T7_A0_LSB       (30)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_2_T7_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_2_T7_A0_MASK      (0x40000000)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_2_T7_A0_BIT       (0x40000000)

#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_1_T7_A0_LSB       (29)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_1_T7_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_1_T7_A0_MASK      (0x20000000)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_1_T7_A0_BIT       (0x20000000)

#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_0_T7_A0_LSB       (28)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_0_T7_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_0_T7_A0_MASK      (0x10000000)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_0_T7_A0_BIT       (0x10000000)

#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_3_T6_A0_LSB       (27)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_3_T6_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_3_T6_A0_MASK      (0x08000000)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_3_T6_A0_BIT       (0x08000000)

#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_2_T6_A0_LSB       (26)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_2_T6_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_2_T6_A0_MASK      (0x04000000)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_2_T6_A0_BIT       (0x04000000)

#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_1_T6_A0_LSB       (25)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_1_T6_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_1_T6_A0_MASK      (0x02000000)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_1_T6_A0_BIT       (0x02000000)

#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_0_T6_A0_LSB       (24)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_0_T6_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_0_T6_A0_MASK      (0x01000000)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_0_T6_A0_BIT       (0x01000000)

#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_3_T5_A0_LSB       (23)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_3_T5_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_3_T5_A0_MASK      (0x00800000)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_3_T5_A0_BIT       (0x00800000)

#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_2_T5_A0_LSB       (22)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_2_T5_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_2_T5_A0_MASK      (0x00400000)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_2_T5_A0_BIT       (0x00400000)

#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_1_T5_A0_LSB       (21)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_1_T5_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_1_T5_A0_MASK      (0x00200000)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_1_T5_A0_BIT       (0x00200000)

#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_0_T5_A0_LSB       (20)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_0_T5_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_0_T5_A0_MASK      (0x00100000)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_0_T5_A0_BIT       (0x00100000)

#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_3_T4_A0_LSB       (19)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_3_T4_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_3_T4_A0_MASK      (0x00080000)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_3_T4_A0_BIT       (0x00080000)

#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_2_T4_A0_LSB       (18)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_2_T4_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_2_T4_A0_MASK      (0x00040000)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_2_T4_A0_BIT       (0x00040000)

#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_1_T4_A0_LSB       (17)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_1_T4_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_1_T4_A0_MASK      (0x00020000)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_1_T4_A0_BIT       (0x00020000)

#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_0_T4_A0_LSB       (16)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_0_T4_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_0_T4_A0_MASK      (0x00010000)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_0_T4_A0_BIT       (0x00010000)

#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_3_T3_A0_LSB       (15)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_3_T3_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_3_T3_A0_MASK      (0x00008000)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_3_T3_A0_BIT       (0x00008000)

#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_2_T3_A0_LSB       (14)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_2_T3_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_2_T3_A0_MASK      (0x00004000)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_2_T3_A0_BIT       (0x00004000)

#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_1_T3_A0_LSB       (13)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_1_T3_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_1_T3_A0_MASK      (0x00002000)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_1_T3_A0_BIT       (0x00002000)

#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_0_T3_A0_LSB       (12)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_0_T3_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_0_T3_A0_MASK      (0x00001000)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_0_T3_A0_BIT       (0x00001000)

#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_3_T2_A0_LSB       (11)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_3_T2_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_3_T2_A0_MASK      (0x00000800)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_3_T2_A0_BIT       (0x00000800)

#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_2_T2_A0_LSB       (10)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_2_T2_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_2_T2_A0_MASK      (0x00000400)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_2_T2_A0_BIT       (0x00000400)

#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_1_T2_A0_LSB       (9)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_1_T2_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_1_T2_A0_MASK      (0x00000200)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_1_T2_A0_BIT       (0x00000200)

#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_0_T2_A0_LSB       (8)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_0_T2_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_0_T2_A0_MASK      (0x00000100)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_0_T2_A0_BIT       (0x00000100)

#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_3_T1_A0_LSB       (7)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_3_T1_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_3_T1_A0_MASK      (0x00000080)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_3_T1_A0_BIT       (0x00000080)

#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_2_T1_A0_LSB       (6)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_2_T1_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_2_T1_A0_MASK      (0x00000040)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_2_T1_A0_BIT       (0x00000040)

#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_1_T1_A0_LSB       (5)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_1_T1_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_1_T1_A0_MASK      (0x00000020)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_1_T1_A0_BIT       (0x00000020)

#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_0_T1_A0_LSB       (4)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_0_T1_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_0_T1_A0_MASK      (0x00000010)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_0_T1_A0_BIT       (0x00000010)

#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_3_T0_A0_LSB       (3)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_3_T0_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_3_T0_A0_MASK      (0x00000008)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_3_T0_A0_BIT       (0x00000008)

#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_2_T0_A0_LSB       (2)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_2_T0_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_2_T0_A0_MASK      (0x00000004)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_2_T0_A0_BIT       (0x00000004)

#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_1_T0_A0_LSB       (1)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_1_T0_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_1_T0_A0_MASK      (0x00000002)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_1_T0_A0_BIT       (0x00000002)

#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_0_T0_A0_LSB       (0)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_0_T0_A0_WIDTH     (1)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_0_T0_A0_MASK      (0x00000001)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A0_MS_L_RXK_READ_0_T0_A0_BIT       (0x00000001)

#define MMRFC_DFE_RX_MS_L_RXK_CTRL_A1_MS_L_RXK_IIP2_EN_A1_LSB                   (0)
#define MMRFC_DFE_RX_MS_L_RXK_CTRL_A1_MS_L_RXK_IIP2_EN_A1_WIDTH                 (1)
#define MMRFC_DFE_RX_MS_L_RXK_CTRL_A1_MS_L_RXK_IIP2_EN_A1_MASK                  (0x00000001)
#define MMRFC_DFE_RX_MS_L_RXK_CTRL_A1_MS_L_RXK_IIP2_EN_A1_BIT                   (0x00000001)

#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_3_T7_A1_LSB       (31)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_3_T7_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_3_T7_A1_MASK      (0x80000000)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_3_T7_A1_BIT       (0x80000000)

#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_2_T7_A1_LSB       (30)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_2_T7_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_2_T7_A1_MASK      (0x40000000)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_2_T7_A1_BIT       (0x40000000)

#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_1_T7_A1_LSB       (29)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_1_T7_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_1_T7_A1_MASK      (0x20000000)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_1_T7_A1_BIT       (0x20000000)

#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_0_T7_A1_LSB       (28)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_0_T7_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_0_T7_A1_MASK      (0x10000000)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_0_T7_A1_BIT       (0x10000000)

#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_3_T6_A1_LSB       (27)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_3_T6_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_3_T6_A1_MASK      (0x08000000)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_3_T6_A1_BIT       (0x08000000)

#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_2_T6_A1_LSB       (26)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_2_T6_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_2_T6_A1_MASK      (0x04000000)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_2_T6_A1_BIT       (0x04000000)

#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_1_T6_A1_LSB       (25)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_1_T6_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_1_T6_A1_MASK      (0x02000000)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_1_T6_A1_BIT       (0x02000000)

#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_0_T6_A1_LSB       (24)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_0_T6_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_0_T6_A1_MASK      (0x01000000)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_0_T6_A1_BIT       (0x01000000)

#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_3_T5_A1_LSB       (23)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_3_T5_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_3_T5_A1_MASK      (0x00800000)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_3_T5_A1_BIT       (0x00800000)

#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_2_T5_A1_LSB       (22)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_2_T5_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_2_T5_A1_MASK      (0x00400000)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_2_T5_A1_BIT       (0x00400000)

#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_1_T5_A1_LSB       (21)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_1_T5_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_1_T5_A1_MASK      (0x00200000)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_1_T5_A1_BIT       (0x00200000)

#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_0_T5_A1_LSB       (20)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_0_T5_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_0_T5_A1_MASK      (0x00100000)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_0_T5_A1_BIT       (0x00100000)

#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_3_T4_A1_LSB       (19)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_3_T4_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_3_T4_A1_MASK      (0x00080000)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_3_T4_A1_BIT       (0x00080000)

#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_2_T4_A1_LSB       (18)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_2_T4_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_2_T4_A1_MASK      (0x00040000)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_2_T4_A1_BIT       (0x00040000)

#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_1_T4_A1_LSB       (17)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_1_T4_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_1_T4_A1_MASK      (0x00020000)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_1_T4_A1_BIT       (0x00020000)

#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_0_T4_A1_LSB       (16)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_0_T4_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_0_T4_A1_MASK      (0x00010000)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_0_T4_A1_BIT       (0x00010000)

#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_3_T3_A1_LSB       (15)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_3_T3_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_3_T3_A1_MASK      (0x00008000)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_3_T3_A1_BIT       (0x00008000)

#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_2_T3_A1_LSB       (14)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_2_T3_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_2_T3_A1_MASK      (0x00004000)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_2_T3_A1_BIT       (0x00004000)

#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_1_T3_A1_LSB       (13)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_1_T3_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_1_T3_A1_MASK      (0x00002000)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_1_T3_A1_BIT       (0x00002000)

#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_0_T3_A1_LSB       (12)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_0_T3_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_0_T3_A1_MASK      (0x00001000)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_0_T3_A1_BIT       (0x00001000)

#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_3_T2_A1_LSB       (11)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_3_T2_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_3_T2_A1_MASK      (0x00000800)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_3_T2_A1_BIT       (0x00000800)

#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_2_T2_A1_LSB       (10)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_2_T2_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_2_T2_A1_MASK      (0x00000400)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_2_T2_A1_BIT       (0x00000400)

#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_1_T2_A1_LSB       (9)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_1_T2_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_1_T2_A1_MASK      (0x00000200)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_1_T2_A1_BIT       (0x00000200)

#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_0_T2_A1_LSB       (8)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_0_T2_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_0_T2_A1_MASK      (0x00000100)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_0_T2_A1_BIT       (0x00000100)

#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_3_T1_A1_LSB       (7)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_3_T1_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_3_T1_A1_MASK      (0x00000080)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_3_T1_A1_BIT       (0x00000080)

#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_2_T1_A1_LSB       (6)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_2_T1_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_2_T1_A1_MASK      (0x00000040)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_2_T1_A1_BIT       (0x00000040)

#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_1_T1_A1_LSB       (5)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_1_T1_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_1_T1_A1_MASK      (0x00000020)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_1_T1_A1_BIT       (0x00000020)

#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_0_T1_A1_LSB       (4)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_0_T1_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_0_T1_A1_MASK      (0x00000010)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_0_T1_A1_BIT       (0x00000010)

#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_3_T0_A1_LSB       (3)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_3_T0_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_3_T0_A1_MASK      (0x00000008)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_3_T0_A1_BIT       (0x00000008)

#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_2_T0_A1_LSB       (2)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_2_T0_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_2_T0_A1_MASK      (0x00000004)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_2_T0_A1_BIT       (0x00000004)

#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_1_T0_A1_LSB       (1)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_1_T0_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_1_T0_A1_MASK      (0x00000002)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_1_T0_A1_BIT       (0x00000002)

#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_0_T0_A1_LSB       (0)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_0_T0_A1_WIDTH     (1)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_0_T0_A1_MASK      (0x00000001)
#define MMRFC_DFE_RX_MS_L_RXK_READ_T01234567_A1_MS_L_RXK_READ_0_T0_A1_BIT       (0x00000001)

#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_0_T0_A0_MS_L_IQK_ACC_LEN_0_T0_A0_LSB      (0)
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_0_T0_A0_MS_L_IQK_ACC_LEN_0_T0_A0_WIDTH    (17)
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_0_T0_A0_MS_L_IQK_ACC_LEN_0_T0_A0_MASK     (0x0001FFFF)

#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_1_T0_A0_MS_L_IQK_ACC_LEN_1_T0_A0_LSB      (0)
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_1_T0_A0_MS_L_IQK_ACC_LEN_1_T0_A0_WIDTH    (17)
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_1_T0_A0_MS_L_IQK_ACC_LEN_1_T0_A0_MASK     (0x0001FFFF)

#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_2_T0_A0_MS_L_IQK_ACC_LEN_2_T0_A0_LSB      (0)
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_2_T0_A0_MS_L_IQK_ACC_LEN_2_T0_A0_WIDTH    (17)
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_2_T0_A0_MS_L_IQK_ACC_LEN_2_T0_A0_MASK     (0x0001FFFF)

#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_0_T1_A0_MS_L_IQK_ACC_LEN_0_T1_A0_LSB      (0)
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_0_T1_A0_MS_L_IQK_ACC_LEN_0_T1_A0_WIDTH    (17)
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_0_T1_A0_MS_L_IQK_ACC_LEN_0_T1_A0_MASK     (0x0001FFFF)

#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_1_T1_A0_MS_L_IQK_ACC_LEN_1_T1_A0_LSB      (0)
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_1_T1_A0_MS_L_IQK_ACC_LEN_1_T1_A0_WIDTH    (17)
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_1_T1_A0_MS_L_IQK_ACC_LEN_1_T1_A0_MASK     (0x0001FFFF)

#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_2_T1_A0_MS_L_IQK_ACC_LEN_2_T1_A0_LSB      (0)
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_2_T1_A0_MS_L_IQK_ACC_LEN_2_T1_A0_WIDTH    (17)
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_2_T1_A0_MS_L_IQK_ACC_LEN_2_T1_A0_MASK     (0x0001FFFF)

#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_0_T2_A0_MS_L_IQK_ACC_LEN_0_T2_A0_LSB      (0)
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_0_T2_A0_MS_L_IQK_ACC_LEN_0_T2_A0_WIDTH    (17)
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_0_T2_A0_MS_L_IQK_ACC_LEN_0_T2_A0_MASK     (0x0001FFFF)

#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_1_T2_A0_MS_L_IQK_ACC_LEN_1_T2_A0_LSB      (0)
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_1_T2_A0_MS_L_IQK_ACC_LEN_1_T2_A0_WIDTH    (17)
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_1_T2_A0_MS_L_IQK_ACC_LEN_1_T2_A0_MASK     (0x0001FFFF)

#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_2_T2_A0_MS_L_IQK_ACC_LEN_2_T2_A0_LSB      (0)
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_2_T2_A0_MS_L_IQK_ACC_LEN_2_T2_A0_WIDTH    (17)
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_2_T2_A0_MS_L_IQK_ACC_LEN_2_T2_A0_MASK     (0x0001FFFF)

#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_0_T3_A0_MS_L_IQK_ACC_LEN_0_T3_A0_LSB      (0)
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_0_T3_A0_MS_L_IQK_ACC_LEN_0_T3_A0_WIDTH    (17)
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_0_T3_A0_MS_L_IQK_ACC_LEN_0_T3_A0_MASK     (0x0001FFFF)

#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_1_T3_A0_MS_L_IQK_ACC_LEN_1_T3_A0_LSB      (0)
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_1_T3_A0_MS_L_IQK_ACC_LEN_1_T3_A0_WIDTH    (17)
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_1_T3_A0_MS_L_IQK_ACC_LEN_1_T3_A0_MASK     (0x0001FFFF)

#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_2_T3_A0_MS_L_IQK_ACC_LEN_2_T3_A0_LSB      (0)
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_2_T3_A0_MS_L_IQK_ACC_LEN_2_T3_A0_WIDTH    (17)
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_2_T3_A0_MS_L_IQK_ACC_LEN_2_T3_A0_MASK     (0x0001FFFF)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T0_A0_MS_L_IQK_CLP_LEN_0_T0_A0_LSB (24)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T0_A0_MS_L_IQK_CLP_LEN_0_T0_A0_WIDTH (5)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T0_A0_MS_L_IQK_CLP_LEN_0_T0_A0_MASK (0x1F000000)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T0_A0_MS_L_IQK_RND_LEN_0_T0_A0_LSB (16)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T0_A0_MS_L_IQK_RND_LEN_0_T0_A0_WIDTH (5)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T0_A0_MS_L_IQK_RND_LEN_0_T0_A0_MASK (0x001F0000)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T0_A0_MS_L_IQK_TCK_0_T0_A0_LSB     (8)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T0_A0_MS_L_IQK_TCK_0_T0_A0_WIDTH   (7)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T0_A0_MS_L_IQK_TCK_0_T0_A0_MASK    (0x00007F00)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T0_A0_MS_L_IQK_SAMPLE_MASK_0_T0_A0_LSB (0)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T0_A0_MS_L_IQK_SAMPLE_MASK_0_T0_A0_WIDTH (7)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T0_A0_MS_L_IQK_SAMPLE_MASK_0_T0_A0_MASK (0x0000007F)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T0_A0_MS_L_IQK_CLP_LEN_1_T0_A0_LSB (24)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T0_A0_MS_L_IQK_CLP_LEN_1_T0_A0_WIDTH (5)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T0_A0_MS_L_IQK_CLP_LEN_1_T0_A0_MASK (0x1F000000)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T0_A0_MS_L_IQK_RND_LEN_1_T0_A0_LSB (16)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T0_A0_MS_L_IQK_RND_LEN_1_T0_A0_WIDTH (5)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T0_A0_MS_L_IQK_RND_LEN_1_T0_A0_MASK (0x001F0000)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T0_A0_MS_L_IQK_TCK_1_T0_A0_LSB     (8)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T0_A0_MS_L_IQK_TCK_1_T0_A0_WIDTH   (7)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T0_A0_MS_L_IQK_TCK_1_T0_A0_MASK    (0x00007F00)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T0_A0_MS_L_IQK_SAMPLE_MASK_1_T0_A0_LSB (0)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T0_A0_MS_L_IQK_SAMPLE_MASK_1_T0_A0_WIDTH (7)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T0_A0_MS_L_IQK_SAMPLE_MASK_1_T0_A0_MASK (0x0000007F)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T0_A0_MS_L_IQK_CLP_LEN_2_T0_A0_LSB (24)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T0_A0_MS_L_IQK_CLP_LEN_2_T0_A0_WIDTH (5)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T0_A0_MS_L_IQK_CLP_LEN_2_T0_A0_MASK (0x1F000000)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T0_A0_MS_L_IQK_RND_LEN_2_T0_A0_LSB (16)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T0_A0_MS_L_IQK_RND_LEN_2_T0_A0_WIDTH (5)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T0_A0_MS_L_IQK_RND_LEN_2_T0_A0_MASK (0x001F0000)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T0_A0_MS_L_IQK_TCK_2_T0_A0_LSB     (8)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T0_A0_MS_L_IQK_TCK_2_T0_A0_WIDTH   (7)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T0_A0_MS_L_IQK_TCK_2_T0_A0_MASK    (0x00007F00)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T0_A0_MS_L_IQK_SAMPLE_MASK_2_T0_A0_LSB (0)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T0_A0_MS_L_IQK_SAMPLE_MASK_2_T0_A0_WIDTH (7)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T0_A0_MS_L_IQK_SAMPLE_MASK_2_T0_A0_MASK (0x0000007F)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T1_A0_MS_L_IQK_CLP_LEN_0_T1_A0_LSB (24)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T1_A0_MS_L_IQK_CLP_LEN_0_T1_A0_WIDTH (5)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T1_A0_MS_L_IQK_CLP_LEN_0_T1_A0_MASK (0x1F000000)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T1_A0_MS_L_IQK_RND_LEN_0_T1_A0_LSB (16)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T1_A0_MS_L_IQK_RND_LEN_0_T1_A0_WIDTH (5)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T1_A0_MS_L_IQK_RND_LEN_0_T1_A0_MASK (0x001F0000)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T1_A0_MS_L_IQK_TCK_0_T1_A0_LSB     (8)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T1_A0_MS_L_IQK_TCK_0_T1_A0_WIDTH   (7)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T1_A0_MS_L_IQK_TCK_0_T1_A0_MASK    (0x00007F00)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T1_A0_MS_L_IQK_SAMPLE_MASK_0_T1_A0_LSB (0)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T1_A0_MS_L_IQK_SAMPLE_MASK_0_T1_A0_WIDTH (7)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T1_A0_MS_L_IQK_SAMPLE_MASK_0_T1_A0_MASK (0x0000007F)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T1_A0_MS_L_IQK_CLP_LEN_1_T1_A0_LSB (24)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T1_A0_MS_L_IQK_CLP_LEN_1_T1_A0_WIDTH (5)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T1_A0_MS_L_IQK_CLP_LEN_1_T1_A0_MASK (0x1F000000)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T1_A0_MS_L_IQK_RND_LEN_1_T1_A0_LSB (16)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T1_A0_MS_L_IQK_RND_LEN_1_T1_A0_WIDTH (5)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T1_A0_MS_L_IQK_RND_LEN_1_T1_A0_MASK (0x001F0000)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T1_A0_MS_L_IQK_TCK_1_T1_A0_LSB     (8)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T1_A0_MS_L_IQK_TCK_1_T1_A0_WIDTH   (7)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T1_A0_MS_L_IQK_TCK_1_T1_A0_MASK    (0x00007F00)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T1_A0_MS_L_IQK_SAMPLE_MASK_1_T1_A0_LSB (0)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T1_A0_MS_L_IQK_SAMPLE_MASK_1_T1_A0_WIDTH (7)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T1_A0_MS_L_IQK_SAMPLE_MASK_1_T1_A0_MASK (0x0000007F)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T1_A0_MS_L_IQK_CLP_LEN_2_T1_A0_LSB (24)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T1_A0_MS_L_IQK_CLP_LEN_2_T1_A0_WIDTH (5)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T1_A0_MS_L_IQK_CLP_LEN_2_T1_A0_MASK (0x1F000000)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T1_A0_MS_L_IQK_RND_LEN_2_T1_A0_LSB (16)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T1_A0_MS_L_IQK_RND_LEN_2_T1_A0_WIDTH (5)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T1_A0_MS_L_IQK_RND_LEN_2_T1_A0_MASK (0x001F0000)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T1_A0_MS_L_IQK_TCK_2_T1_A0_LSB     (8)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T1_A0_MS_L_IQK_TCK_2_T1_A0_WIDTH   (7)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T1_A0_MS_L_IQK_TCK_2_T1_A0_MASK    (0x00007F00)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T1_A0_MS_L_IQK_SAMPLE_MASK_2_T1_A0_LSB (0)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T1_A0_MS_L_IQK_SAMPLE_MASK_2_T1_A0_WIDTH (7)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T1_A0_MS_L_IQK_SAMPLE_MASK_2_T1_A0_MASK (0x0000007F)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T2_A0_MS_L_IQK_CLP_LEN_0_T2_A0_LSB (24)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T2_A0_MS_L_IQK_CLP_LEN_0_T2_A0_WIDTH (5)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T2_A0_MS_L_IQK_CLP_LEN_0_T2_A0_MASK (0x1F000000)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T2_A0_MS_L_IQK_RND_LEN_0_T2_A0_LSB (16)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T2_A0_MS_L_IQK_RND_LEN_0_T2_A0_WIDTH (5)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T2_A0_MS_L_IQK_RND_LEN_0_T2_A0_MASK (0x001F0000)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T2_A0_MS_L_IQK_TCK_0_T2_A0_LSB     (8)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T2_A0_MS_L_IQK_TCK_0_T2_A0_WIDTH   (7)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T2_A0_MS_L_IQK_TCK_0_T2_A0_MASK    (0x00007F00)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T2_A0_MS_L_IQK_SAMPLE_MASK_0_T2_A0_LSB (0)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T2_A0_MS_L_IQK_SAMPLE_MASK_0_T2_A0_WIDTH (7)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T2_A0_MS_L_IQK_SAMPLE_MASK_0_T2_A0_MASK (0x0000007F)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T2_A0_MS_L_IQK_CLP_LEN_1_T2_A0_LSB (24)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T2_A0_MS_L_IQK_CLP_LEN_1_T2_A0_WIDTH (5)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T2_A0_MS_L_IQK_CLP_LEN_1_T2_A0_MASK (0x1F000000)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T2_A0_MS_L_IQK_RND_LEN_1_T2_A0_LSB (16)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T2_A0_MS_L_IQK_RND_LEN_1_T2_A0_WIDTH (5)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T2_A0_MS_L_IQK_RND_LEN_1_T2_A0_MASK (0x001F0000)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T2_A0_MS_L_IQK_TCK_1_T2_A0_LSB     (8)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T2_A0_MS_L_IQK_TCK_1_T2_A0_WIDTH   (7)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T2_A0_MS_L_IQK_TCK_1_T2_A0_MASK    (0x00007F00)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T2_A0_MS_L_IQK_SAMPLE_MASK_1_T2_A0_LSB (0)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T2_A0_MS_L_IQK_SAMPLE_MASK_1_T2_A0_WIDTH (7)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T2_A0_MS_L_IQK_SAMPLE_MASK_1_T2_A0_MASK (0x0000007F)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T2_A0_MS_L_IQK_CLP_LEN_2_T2_A0_LSB (24)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T2_A0_MS_L_IQK_CLP_LEN_2_T2_A0_WIDTH (5)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T2_A0_MS_L_IQK_CLP_LEN_2_T2_A0_MASK (0x1F000000)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T2_A0_MS_L_IQK_RND_LEN_2_T2_A0_LSB (16)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T2_A0_MS_L_IQK_RND_LEN_2_T2_A0_WIDTH (5)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T2_A0_MS_L_IQK_RND_LEN_2_T2_A0_MASK (0x001F0000)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T2_A0_MS_L_IQK_TCK_2_T2_A0_LSB     (8)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T2_A0_MS_L_IQK_TCK_2_T2_A0_WIDTH   (7)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T2_A0_MS_L_IQK_TCK_2_T2_A0_MASK    (0x00007F00)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T2_A0_MS_L_IQK_SAMPLE_MASK_2_T2_A0_LSB (0)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T2_A0_MS_L_IQK_SAMPLE_MASK_2_T2_A0_WIDTH (7)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T2_A0_MS_L_IQK_SAMPLE_MASK_2_T2_A0_MASK (0x0000007F)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T3_A0_MS_L_IQK_CLP_LEN_0_T3_A0_LSB (24)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T3_A0_MS_L_IQK_CLP_LEN_0_T3_A0_WIDTH (5)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T3_A0_MS_L_IQK_CLP_LEN_0_T3_A0_MASK (0x1F000000)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T3_A0_MS_L_IQK_RND_LEN_0_T3_A0_LSB (16)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T3_A0_MS_L_IQK_RND_LEN_0_T3_A0_WIDTH (5)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T3_A0_MS_L_IQK_RND_LEN_0_T3_A0_MASK (0x001F0000)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T3_A0_MS_L_IQK_TCK_0_T3_A0_LSB     (8)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T3_A0_MS_L_IQK_TCK_0_T3_A0_WIDTH   (7)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T3_A0_MS_L_IQK_TCK_0_T3_A0_MASK    (0x00007F00)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T3_A0_MS_L_IQK_SAMPLE_MASK_0_T3_A0_LSB (0)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T3_A0_MS_L_IQK_SAMPLE_MASK_0_T3_A0_WIDTH (7)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T3_A0_MS_L_IQK_SAMPLE_MASK_0_T3_A0_MASK (0x0000007F)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T3_A0_MS_L_IQK_CLP_LEN_1_T3_A0_LSB (24)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T3_A0_MS_L_IQK_CLP_LEN_1_T3_A0_WIDTH (5)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T3_A0_MS_L_IQK_CLP_LEN_1_T3_A0_MASK (0x1F000000)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T3_A0_MS_L_IQK_RND_LEN_1_T3_A0_LSB (16)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T3_A0_MS_L_IQK_RND_LEN_1_T3_A0_WIDTH (5)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T3_A0_MS_L_IQK_RND_LEN_1_T3_A0_MASK (0x001F0000)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T3_A0_MS_L_IQK_TCK_1_T3_A0_LSB     (8)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T3_A0_MS_L_IQK_TCK_1_T3_A0_WIDTH   (7)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T3_A0_MS_L_IQK_TCK_1_T3_A0_MASK    (0x00007F00)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T3_A0_MS_L_IQK_SAMPLE_MASK_1_T3_A0_LSB (0)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T3_A0_MS_L_IQK_SAMPLE_MASK_1_T3_A0_WIDTH (7)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T3_A0_MS_L_IQK_SAMPLE_MASK_1_T3_A0_MASK (0x0000007F)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T3_A0_MS_L_IQK_CLP_LEN_2_T3_A0_LSB (24)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T3_A0_MS_L_IQK_CLP_LEN_2_T3_A0_WIDTH (5)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T3_A0_MS_L_IQK_CLP_LEN_2_T3_A0_MASK (0x1F000000)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T3_A0_MS_L_IQK_RND_LEN_2_T3_A0_LSB (16)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T3_A0_MS_L_IQK_RND_LEN_2_T3_A0_WIDTH (5)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T3_A0_MS_L_IQK_RND_LEN_2_T3_A0_MASK (0x001F0000)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T3_A0_MS_L_IQK_TCK_2_T3_A0_LSB     (8)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T3_A0_MS_L_IQK_TCK_2_T3_A0_WIDTH   (7)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T3_A0_MS_L_IQK_TCK_2_T3_A0_MASK    (0x00007F00)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T3_A0_MS_L_IQK_SAMPLE_MASK_2_T3_A0_LSB (0)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T3_A0_MS_L_IQK_SAMPLE_MASK_2_T3_A0_WIDTH (7)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T3_A0_MS_L_IQK_SAMPLE_MASK_2_T3_A0_MASK (0x0000007F)

#define MMRFC_DFE_RX_MS_L_IQK_MUL_MASK_A0_MS_L_IQK_MUL_SQUARE_MASK_A0_LSB       (8)
#define MMRFC_DFE_RX_MS_L_IQK_MUL_MASK_A0_MS_L_IQK_MUL_SQUARE_MASK_A0_WIDTH     (3)
#define MMRFC_DFE_RX_MS_L_IQK_MUL_MASK_A0_MS_L_IQK_MUL_SQUARE_MASK_A0_MASK      (0x00000700)

#define MMRFC_DFE_RX_MS_L_IQK_MUL_MASK_A0_MS_L_IQK_I_MUL_Q_MASK_A0_LSB          (4)
#define MMRFC_DFE_RX_MS_L_IQK_MUL_MASK_A0_MS_L_IQK_I_MUL_Q_MASK_A0_WIDTH        (3)
#define MMRFC_DFE_RX_MS_L_IQK_MUL_MASK_A0_MS_L_IQK_I_MUL_Q_MASK_A0_MASK         (0x00000070)

#define MMRFC_DFE_RX_MS_L_IQK_MUL_MASK_A0_MS_L_IQK_MUL_1_MASK_A0_LSB            (0)
#define MMRFC_DFE_RX_MS_L_IQK_MUL_MASK_A0_MS_L_IQK_MUL_1_MASK_A0_WIDTH          (3)
#define MMRFC_DFE_RX_MS_L_IQK_MUL_MASK_A0_MS_L_IQK_MUL_1_MASK_A0_MASK           (0x00000007)

#define MMRFC_DFE_RX_MS_L_IQK_DC_MASK_RS_EN_A0_MS_L_IQK_DC_HW_CANCEL_HW_A0_LSB  (12)
#define MMRFC_DFE_RX_MS_L_IQK_DC_MASK_RS_EN_A0_MS_L_IQK_DC_HW_CANCEL_HW_A0_WIDTH (1)
#define MMRFC_DFE_RX_MS_L_IQK_DC_MASK_RS_EN_A0_MS_L_IQK_DC_HW_CANCEL_HW_A0_MASK (0x00001000)
#define MMRFC_DFE_RX_MS_L_IQK_DC_MASK_RS_EN_A0_MS_L_IQK_DC_HW_CANCEL_HW_A0_BIT  (0x00001000)

#define MMRFC_DFE_RX_MS_L_IQK_DC_MASK_RS_EN_A0_MS_L_IQK_DC_RS_P0_A0_LSB         (4)
#define MMRFC_DFE_RX_MS_L_IQK_DC_MASK_RS_EN_A0_MS_L_IQK_DC_RS_P0_A0_WIDTH       (5)
#define MMRFC_DFE_RX_MS_L_IQK_DC_MASK_RS_EN_A0_MS_L_IQK_DC_RS_P0_A0_MASK        (0x000001F0)

#define MMRFC_DFE_RX_MS_L_IQK_DC_MASK_RS_EN_A0_MS_L_IQK_DC_MASK_P0_A0_LSB       (0)
#define MMRFC_DFE_RX_MS_L_IQK_DC_MASK_RS_EN_A0_MS_L_IQK_DC_MASK_P0_A0_WIDTH     (3)
#define MMRFC_DFE_RX_MS_L_IQK_DC_MASK_RS_EN_A0_MS_L_IQK_DC_MASK_P0_A0_MASK      (0x00000007)

#define MMRFC_DFE_RX_MS_L_IQK_DC_I_P0_A0_MS_L_IQK_DC_I_P0_A0_LSB                (0)
#define MMRFC_DFE_RX_MS_L_IQK_DC_I_P0_A0_MS_L_IQK_DC_I_P0_A0_WIDTH              (18)
#define MMRFC_DFE_RX_MS_L_IQK_DC_I_P0_A0_MS_L_IQK_DC_I_P0_A0_MASK               (0x0003FFFF)

#define MMRFC_DFE_RX_MS_L_IQK_DC_Q_P0_A0_MS_L_IQK_DC_Q_P0_A0_LSB                (0)
#define MMRFC_DFE_RX_MS_L_IQK_DC_Q_P0_A0_MS_L_IQK_DC_Q_P0_A0_WIDTH              (18)
#define MMRFC_DFE_RX_MS_L_IQK_DC_Q_P0_A0_MS_L_IQK_DC_Q_P0_A0_MASK               (0x0003FFFF)

#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_0_T0_A1_MS_L_IQK_ACC_LEN_0_T0_A1_LSB      (0)
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_0_T0_A1_MS_L_IQK_ACC_LEN_0_T0_A1_WIDTH    (17)
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_0_T0_A1_MS_L_IQK_ACC_LEN_0_T0_A1_MASK     (0x0001FFFF)

#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_1_T0_A1_MS_L_IQK_ACC_LEN_1_T0_A1_LSB      (0)
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_1_T0_A1_MS_L_IQK_ACC_LEN_1_T0_A1_WIDTH    (17)
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_1_T0_A1_MS_L_IQK_ACC_LEN_1_T0_A1_MASK     (0x0001FFFF)

#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_2_T0_A1_MS_L_IQK_ACC_LEN_2_T0_A1_LSB      (0)
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_2_T0_A1_MS_L_IQK_ACC_LEN_2_T0_A1_WIDTH    (17)
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_2_T0_A1_MS_L_IQK_ACC_LEN_2_T0_A1_MASK     (0x0001FFFF)

#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_0_T1_A1_MS_L_IQK_ACC_LEN_0_T1_A1_LSB      (0)
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_0_T1_A1_MS_L_IQK_ACC_LEN_0_T1_A1_WIDTH    (17)
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_0_T1_A1_MS_L_IQK_ACC_LEN_0_T1_A1_MASK     (0x0001FFFF)

#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_1_T1_A1_MS_L_IQK_ACC_LEN_1_T1_A1_LSB      (0)
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_1_T1_A1_MS_L_IQK_ACC_LEN_1_T1_A1_WIDTH    (17)
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_1_T1_A1_MS_L_IQK_ACC_LEN_1_T1_A1_MASK     (0x0001FFFF)

#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_2_T1_A1_MS_L_IQK_ACC_LEN_2_T1_A1_LSB      (0)
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_2_T1_A1_MS_L_IQK_ACC_LEN_2_T1_A1_WIDTH    (17)
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_2_T1_A1_MS_L_IQK_ACC_LEN_2_T1_A1_MASK     (0x0001FFFF)

#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_0_T2_A1_MS_L_IQK_ACC_LEN_0_T2_A1_LSB      (0)
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_0_T2_A1_MS_L_IQK_ACC_LEN_0_T2_A1_WIDTH    (17)
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_0_T2_A1_MS_L_IQK_ACC_LEN_0_T2_A1_MASK     (0x0001FFFF)

#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_1_T2_A1_MS_L_IQK_ACC_LEN_1_T2_A1_LSB      (0)
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_1_T2_A1_MS_L_IQK_ACC_LEN_1_T2_A1_WIDTH    (17)
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_1_T2_A1_MS_L_IQK_ACC_LEN_1_T2_A1_MASK     (0x0001FFFF)

#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_2_T2_A1_MS_L_IQK_ACC_LEN_2_T2_A1_LSB      (0)
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_2_T2_A1_MS_L_IQK_ACC_LEN_2_T2_A1_WIDTH    (17)
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_2_T2_A1_MS_L_IQK_ACC_LEN_2_T2_A1_MASK     (0x0001FFFF)

#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_0_T3_A1_MS_L_IQK_ACC_LEN_0_T3_A1_LSB      (0)
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_0_T3_A1_MS_L_IQK_ACC_LEN_0_T3_A1_WIDTH    (17)
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_0_T3_A1_MS_L_IQK_ACC_LEN_0_T3_A1_MASK     (0x0001FFFF)

#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_1_T3_A1_MS_L_IQK_ACC_LEN_1_T3_A1_LSB      (0)
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_1_T3_A1_MS_L_IQK_ACC_LEN_1_T3_A1_WIDTH    (17)
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_1_T3_A1_MS_L_IQK_ACC_LEN_1_T3_A1_MASK     (0x0001FFFF)

#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_2_T3_A1_MS_L_IQK_ACC_LEN_2_T3_A1_LSB      (0)
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_2_T3_A1_MS_L_IQK_ACC_LEN_2_T3_A1_WIDTH    (17)
#define MMRFC_DFE_RX_MS_L_IQK_ACC_LEN_2_T3_A1_MS_L_IQK_ACC_LEN_2_T3_A1_MASK     (0x0001FFFF)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T0_A1_MS_L_IQK_CLP_LEN_0_T0_A1_LSB (24)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T0_A1_MS_L_IQK_CLP_LEN_0_T0_A1_WIDTH (5)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T0_A1_MS_L_IQK_CLP_LEN_0_T0_A1_MASK (0x1F000000)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T0_A1_MS_L_IQK_RND_LEN_0_T0_A1_LSB (16)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T0_A1_MS_L_IQK_RND_LEN_0_T0_A1_WIDTH (5)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T0_A1_MS_L_IQK_RND_LEN_0_T0_A1_MASK (0x001F0000)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T0_A1_MS_L_IQK_TCK_0_T0_A1_LSB     (8)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T0_A1_MS_L_IQK_TCK_0_T0_A1_WIDTH   (7)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T0_A1_MS_L_IQK_TCK_0_T0_A1_MASK    (0x00007F00)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T0_A1_MS_L_IQK_SAMPLE_MASK_0_T0_A1_LSB (0)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T0_A1_MS_L_IQK_SAMPLE_MASK_0_T0_A1_WIDTH (7)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T0_A1_MS_L_IQK_SAMPLE_MASK_0_T0_A1_MASK (0x0000007F)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T0_A1_MS_L_IQK_CLP_LEN_1_T0_A1_LSB (24)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T0_A1_MS_L_IQK_CLP_LEN_1_T0_A1_WIDTH (5)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T0_A1_MS_L_IQK_CLP_LEN_1_T0_A1_MASK (0x1F000000)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T0_A1_MS_L_IQK_RND_LEN_1_T0_A1_LSB (16)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T0_A1_MS_L_IQK_RND_LEN_1_T0_A1_WIDTH (5)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T0_A1_MS_L_IQK_RND_LEN_1_T0_A1_MASK (0x001F0000)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T0_A1_MS_L_IQK_TCK_1_T0_A1_LSB     (8)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T0_A1_MS_L_IQK_TCK_1_T0_A1_WIDTH   (7)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T0_A1_MS_L_IQK_TCK_1_T0_A1_MASK    (0x00007F00)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T0_A1_MS_L_IQK_SAMPLE_MASK_1_T0_A1_LSB (0)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T0_A1_MS_L_IQK_SAMPLE_MASK_1_T0_A1_WIDTH (7)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T0_A1_MS_L_IQK_SAMPLE_MASK_1_T0_A1_MASK (0x0000007F)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T0_A1_MS_L_IQK_CLP_LEN_2_T0_A1_LSB (24)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T0_A1_MS_L_IQK_CLP_LEN_2_T0_A1_WIDTH (5)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T0_A1_MS_L_IQK_CLP_LEN_2_T0_A1_MASK (0x1F000000)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T0_A1_MS_L_IQK_RND_LEN_2_T0_A1_LSB (16)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T0_A1_MS_L_IQK_RND_LEN_2_T0_A1_WIDTH (5)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T0_A1_MS_L_IQK_RND_LEN_2_T0_A1_MASK (0x001F0000)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T0_A1_MS_L_IQK_TCK_2_T0_A1_LSB     (8)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T0_A1_MS_L_IQK_TCK_2_T0_A1_WIDTH   (7)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T0_A1_MS_L_IQK_TCK_2_T0_A1_MASK    (0x00007F00)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T0_A1_MS_L_IQK_SAMPLE_MASK_2_T0_A1_LSB (0)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T0_A1_MS_L_IQK_SAMPLE_MASK_2_T0_A1_WIDTH (7)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T0_A1_MS_L_IQK_SAMPLE_MASK_2_T0_A1_MASK (0x0000007F)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T1_A1_MS_L_IQK_CLP_LEN_0_T1_A1_LSB (24)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T1_A1_MS_L_IQK_CLP_LEN_0_T1_A1_WIDTH (5)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T1_A1_MS_L_IQK_CLP_LEN_0_T1_A1_MASK (0x1F000000)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T1_A1_MS_L_IQK_RND_LEN_0_T1_A1_LSB (16)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T1_A1_MS_L_IQK_RND_LEN_0_T1_A1_WIDTH (5)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T1_A1_MS_L_IQK_RND_LEN_0_T1_A1_MASK (0x001F0000)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T1_A1_MS_L_IQK_TCK_0_T1_A1_LSB     (8)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T1_A1_MS_L_IQK_TCK_0_T1_A1_WIDTH   (7)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T1_A1_MS_L_IQK_TCK_0_T1_A1_MASK    (0x00007F00)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T1_A1_MS_L_IQK_SAMPLE_MASK_0_T1_A1_LSB (0)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T1_A1_MS_L_IQK_SAMPLE_MASK_0_T1_A1_WIDTH (7)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T1_A1_MS_L_IQK_SAMPLE_MASK_0_T1_A1_MASK (0x0000007F)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T1_A1_MS_L_IQK_CLP_LEN_1_T1_A1_LSB (24)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T1_A1_MS_L_IQK_CLP_LEN_1_T1_A1_WIDTH (5)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T1_A1_MS_L_IQK_CLP_LEN_1_T1_A1_MASK (0x1F000000)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T1_A1_MS_L_IQK_RND_LEN_1_T1_A1_LSB (16)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T1_A1_MS_L_IQK_RND_LEN_1_T1_A1_WIDTH (5)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T1_A1_MS_L_IQK_RND_LEN_1_T1_A1_MASK (0x001F0000)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T1_A1_MS_L_IQK_TCK_1_T1_A1_LSB     (8)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T1_A1_MS_L_IQK_TCK_1_T1_A1_WIDTH   (7)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T1_A1_MS_L_IQK_TCK_1_T1_A1_MASK    (0x00007F00)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T1_A1_MS_L_IQK_SAMPLE_MASK_1_T1_A1_LSB (0)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T1_A1_MS_L_IQK_SAMPLE_MASK_1_T1_A1_WIDTH (7)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T1_A1_MS_L_IQK_SAMPLE_MASK_1_T1_A1_MASK (0x0000007F)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T1_A1_MS_L_IQK_CLP_LEN_2_T1_A1_LSB (24)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T1_A1_MS_L_IQK_CLP_LEN_2_T1_A1_WIDTH (5)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T1_A1_MS_L_IQK_CLP_LEN_2_T1_A1_MASK (0x1F000000)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T1_A1_MS_L_IQK_RND_LEN_2_T1_A1_LSB (16)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T1_A1_MS_L_IQK_RND_LEN_2_T1_A1_WIDTH (5)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T1_A1_MS_L_IQK_RND_LEN_2_T1_A1_MASK (0x001F0000)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T1_A1_MS_L_IQK_TCK_2_T1_A1_LSB     (8)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T1_A1_MS_L_IQK_TCK_2_T1_A1_WIDTH   (7)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T1_A1_MS_L_IQK_TCK_2_T1_A1_MASK    (0x00007F00)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T1_A1_MS_L_IQK_SAMPLE_MASK_2_T1_A1_LSB (0)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T1_A1_MS_L_IQK_SAMPLE_MASK_2_T1_A1_WIDTH (7)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T1_A1_MS_L_IQK_SAMPLE_MASK_2_T1_A1_MASK (0x0000007F)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T2_A1_MS_L_IQK_CLP_LEN_0_T2_A1_LSB (24)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T2_A1_MS_L_IQK_CLP_LEN_0_T2_A1_WIDTH (5)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T2_A1_MS_L_IQK_CLP_LEN_0_T2_A1_MASK (0x1F000000)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T2_A1_MS_L_IQK_RND_LEN_0_T2_A1_LSB (16)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T2_A1_MS_L_IQK_RND_LEN_0_T2_A1_WIDTH (5)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T2_A1_MS_L_IQK_RND_LEN_0_T2_A1_MASK (0x001F0000)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T2_A1_MS_L_IQK_TCK_0_T2_A1_LSB     (8)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T2_A1_MS_L_IQK_TCK_0_T2_A1_WIDTH   (7)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T2_A1_MS_L_IQK_TCK_0_T2_A1_MASK    (0x00007F00)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T2_A1_MS_L_IQK_SAMPLE_MASK_0_T2_A1_LSB (0)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T2_A1_MS_L_IQK_SAMPLE_MASK_0_T2_A1_WIDTH (7)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T2_A1_MS_L_IQK_SAMPLE_MASK_0_T2_A1_MASK (0x0000007F)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T2_A1_MS_L_IQK_CLP_LEN_1_T2_A1_LSB (24)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T2_A1_MS_L_IQK_CLP_LEN_1_T2_A1_WIDTH (5)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T2_A1_MS_L_IQK_CLP_LEN_1_T2_A1_MASK (0x1F000000)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T2_A1_MS_L_IQK_RND_LEN_1_T2_A1_LSB (16)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T2_A1_MS_L_IQK_RND_LEN_1_T2_A1_WIDTH (5)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T2_A1_MS_L_IQK_RND_LEN_1_T2_A1_MASK (0x001F0000)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T2_A1_MS_L_IQK_TCK_1_T2_A1_LSB     (8)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T2_A1_MS_L_IQK_TCK_1_T2_A1_WIDTH   (7)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T2_A1_MS_L_IQK_TCK_1_T2_A1_MASK    (0x00007F00)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T2_A1_MS_L_IQK_SAMPLE_MASK_1_T2_A1_LSB (0)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T2_A1_MS_L_IQK_SAMPLE_MASK_1_T2_A1_WIDTH (7)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T2_A1_MS_L_IQK_SAMPLE_MASK_1_T2_A1_MASK (0x0000007F)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T2_A1_MS_L_IQK_CLP_LEN_2_T2_A1_LSB (24)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T2_A1_MS_L_IQK_CLP_LEN_2_T2_A1_WIDTH (5)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T2_A1_MS_L_IQK_CLP_LEN_2_T2_A1_MASK (0x1F000000)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T2_A1_MS_L_IQK_RND_LEN_2_T2_A1_LSB (16)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T2_A1_MS_L_IQK_RND_LEN_2_T2_A1_WIDTH (5)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T2_A1_MS_L_IQK_RND_LEN_2_T2_A1_MASK (0x001F0000)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T2_A1_MS_L_IQK_TCK_2_T2_A1_LSB     (8)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T2_A1_MS_L_IQK_TCK_2_T2_A1_WIDTH   (7)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T2_A1_MS_L_IQK_TCK_2_T2_A1_MASK    (0x00007F00)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T2_A1_MS_L_IQK_SAMPLE_MASK_2_T2_A1_LSB (0)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T2_A1_MS_L_IQK_SAMPLE_MASK_2_T2_A1_WIDTH (7)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T2_A1_MS_L_IQK_SAMPLE_MASK_2_T2_A1_MASK (0x0000007F)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T3_A1_MS_L_IQK_CLP_LEN_0_T3_A1_LSB (24)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T3_A1_MS_L_IQK_CLP_LEN_0_T3_A1_WIDTH (5)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T3_A1_MS_L_IQK_CLP_LEN_0_T3_A1_MASK (0x1F000000)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T3_A1_MS_L_IQK_RND_LEN_0_T3_A1_LSB (16)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T3_A1_MS_L_IQK_RND_LEN_0_T3_A1_WIDTH (5)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T3_A1_MS_L_IQK_RND_LEN_0_T3_A1_MASK (0x001F0000)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T3_A1_MS_L_IQK_TCK_0_T3_A1_LSB     (8)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T3_A1_MS_L_IQK_TCK_0_T3_A1_WIDTH   (7)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T3_A1_MS_L_IQK_TCK_0_T3_A1_MASK    (0x00007F00)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T3_A1_MS_L_IQK_SAMPLE_MASK_0_T3_A1_LSB (0)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T3_A1_MS_L_IQK_SAMPLE_MASK_0_T3_A1_WIDTH (7)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_0_T3_A1_MS_L_IQK_SAMPLE_MASK_0_T3_A1_MASK (0x0000007F)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T3_A1_MS_L_IQK_CLP_LEN_1_T3_A1_LSB (24)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T3_A1_MS_L_IQK_CLP_LEN_1_T3_A1_WIDTH (5)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T3_A1_MS_L_IQK_CLP_LEN_1_T3_A1_MASK (0x1F000000)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T3_A1_MS_L_IQK_RND_LEN_1_T3_A1_LSB (16)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T3_A1_MS_L_IQK_RND_LEN_1_T3_A1_WIDTH (5)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T3_A1_MS_L_IQK_RND_LEN_1_T3_A1_MASK (0x001F0000)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T3_A1_MS_L_IQK_TCK_1_T3_A1_LSB     (8)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T3_A1_MS_L_IQK_TCK_1_T3_A1_WIDTH   (7)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T3_A1_MS_L_IQK_TCK_1_T3_A1_MASK    (0x00007F00)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T3_A1_MS_L_IQK_SAMPLE_MASK_1_T3_A1_LSB (0)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T3_A1_MS_L_IQK_SAMPLE_MASK_1_T3_A1_WIDTH (7)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_1_T3_A1_MS_L_IQK_SAMPLE_MASK_1_T3_A1_MASK (0x0000007F)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T3_A1_MS_L_IQK_CLP_LEN_2_T3_A1_LSB (24)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T3_A1_MS_L_IQK_CLP_LEN_2_T3_A1_WIDTH (5)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T3_A1_MS_L_IQK_CLP_LEN_2_T3_A1_MASK (0x1F000000)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T3_A1_MS_L_IQK_RND_LEN_2_T3_A1_LSB (16)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T3_A1_MS_L_IQK_RND_LEN_2_T3_A1_WIDTH (5)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T3_A1_MS_L_IQK_RND_LEN_2_T3_A1_MASK (0x001F0000)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T3_A1_MS_L_IQK_TCK_2_T3_A1_LSB     (8)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T3_A1_MS_L_IQK_TCK_2_T3_A1_WIDTH   (7)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T3_A1_MS_L_IQK_TCK_2_T3_A1_MASK    (0x00007F00)

#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T3_A1_MS_L_IQK_SAMPLE_MASK_2_T3_A1_LSB (0)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T3_A1_MS_L_IQK_SAMPLE_MASK_2_T3_A1_WIDTH (7)
#define MMRFC_DFE_RX_MS_L_IQK_RATE_CLP_RND_2_T3_A1_MS_L_IQK_SAMPLE_MASK_2_T3_A1_MASK (0x0000007F)

#define MMRFC_DFE_RX_MS_L_IQK_MUL_MASK_A1_MS_L_IQK_MUL_SQUARE_MASK_A1_LSB       (8)
#define MMRFC_DFE_RX_MS_L_IQK_MUL_MASK_A1_MS_L_IQK_MUL_SQUARE_MASK_A1_WIDTH     (3)
#define MMRFC_DFE_RX_MS_L_IQK_MUL_MASK_A1_MS_L_IQK_MUL_SQUARE_MASK_A1_MASK      (0x00000700)

#define MMRFC_DFE_RX_MS_L_IQK_MUL_MASK_A1_MS_L_IQK_I_MUL_Q_MASK_A1_LSB          (4)
#define MMRFC_DFE_RX_MS_L_IQK_MUL_MASK_A1_MS_L_IQK_I_MUL_Q_MASK_A1_WIDTH        (3)
#define MMRFC_DFE_RX_MS_L_IQK_MUL_MASK_A1_MS_L_IQK_I_MUL_Q_MASK_A1_MASK         (0x00000070)

#define MMRFC_DFE_RX_MS_L_IQK_MUL_MASK_A1_MS_L_IQK_MUL_1_MASK_A1_LSB            (0)
#define MMRFC_DFE_RX_MS_L_IQK_MUL_MASK_A1_MS_L_IQK_MUL_1_MASK_A1_WIDTH          (3)
#define MMRFC_DFE_RX_MS_L_IQK_MUL_MASK_A1_MS_L_IQK_MUL_1_MASK_A1_MASK           (0x00000007)

#define MMRFC_DFE_RX_MS_L_IQK_DC_MASK_RS_EN_A1_MS_L_IQK_DC_HW_CANCEL_HW_A1_LSB  (12)
#define MMRFC_DFE_RX_MS_L_IQK_DC_MASK_RS_EN_A1_MS_L_IQK_DC_HW_CANCEL_HW_A1_WIDTH (1)
#define MMRFC_DFE_RX_MS_L_IQK_DC_MASK_RS_EN_A1_MS_L_IQK_DC_HW_CANCEL_HW_A1_MASK (0x00001000)
#define MMRFC_DFE_RX_MS_L_IQK_DC_MASK_RS_EN_A1_MS_L_IQK_DC_HW_CANCEL_HW_A1_BIT  (0x00001000)

#define MMRFC_DFE_RX_MS_L_IQK_DC_MASK_RS_EN_A1_MS_L_IQK_DC_RS_P0_A1_LSB         (4)
#define MMRFC_DFE_RX_MS_L_IQK_DC_MASK_RS_EN_A1_MS_L_IQK_DC_RS_P0_A1_WIDTH       (5)
#define MMRFC_DFE_RX_MS_L_IQK_DC_MASK_RS_EN_A1_MS_L_IQK_DC_RS_P0_A1_MASK        (0x000001F0)

#define MMRFC_DFE_RX_MS_L_IQK_DC_MASK_RS_EN_A1_MS_L_IQK_DC_MASK_P0_A1_LSB       (0)
#define MMRFC_DFE_RX_MS_L_IQK_DC_MASK_RS_EN_A1_MS_L_IQK_DC_MASK_P0_A1_WIDTH     (3)
#define MMRFC_DFE_RX_MS_L_IQK_DC_MASK_RS_EN_A1_MS_L_IQK_DC_MASK_P0_A1_MASK      (0x00000007)

#define MMRFC_DFE_RX_MS_L_IQK_DC_I_P0_A1_MS_L_IQK_DC_I_P0_A1_LSB                (0)
#define MMRFC_DFE_RX_MS_L_IQK_DC_I_P0_A1_MS_L_IQK_DC_I_P0_A1_WIDTH              (18)
#define MMRFC_DFE_RX_MS_L_IQK_DC_I_P0_A1_MS_L_IQK_DC_I_P0_A1_MASK               (0x0003FFFF)

#define MMRFC_DFE_RX_MS_L_IQK_DC_Q_P0_A1_MS_L_IQK_DC_Q_P0_A1_LSB                (0)
#define MMRFC_DFE_RX_MS_L_IQK_DC_Q_P0_A1_MS_L_IQK_DC_Q_P0_A1_WIDTH              (18)
#define MMRFC_DFE_RX_MS_L_IQK_DC_Q_P0_A1_MS_L_IQK_DC_Q_P0_A1_MASK               (0x0003FFFF)

#define MMRFC_DFE_RX_MS_L_RXK_ACC_LEN_0_A0_MS_L_RXK_ACC_LEN_0_A0_LSB            (0)
#define MMRFC_DFE_RX_MS_L_RXK_ACC_LEN_0_A0_MS_L_RXK_ACC_LEN_0_A0_WIDTH          (17)
#define MMRFC_DFE_RX_MS_L_RXK_ACC_LEN_0_A0_MS_L_RXK_ACC_LEN_0_A0_MASK           (0x0001FFFF)

#define MMRFC_DFE_RX_MS_L_RXK_ACC_LEN_1_A0_MS_L_RXK_ACC_LEN_1_A0_LSB            (0)
#define MMRFC_DFE_RX_MS_L_RXK_ACC_LEN_1_A0_MS_L_RXK_ACC_LEN_1_A0_WIDTH          (17)
#define MMRFC_DFE_RX_MS_L_RXK_ACC_LEN_1_A0_MS_L_RXK_ACC_LEN_1_A0_MASK           (0x0001FFFF)

#define MMRFC_DFE_RX_MS_L_RXK_ACC_LEN_2_A0_MS_L_RXK_ACC_LEN_2_A0_LSB            (0)
#define MMRFC_DFE_RX_MS_L_RXK_ACC_LEN_2_A0_MS_L_RXK_ACC_LEN_2_A0_WIDTH          (17)
#define MMRFC_DFE_RX_MS_L_RXK_ACC_LEN_2_A0_MS_L_RXK_ACC_LEN_2_A0_MASK           (0x0001FFFF)

#define MMRFC_DFE_RX_MS_L_RXK_ACC_LEN_3_A0_MS_L_RXK_ACC_LEN_3_A0_LSB            (0)
#define MMRFC_DFE_RX_MS_L_RXK_ACC_LEN_3_A0_MS_L_RXK_ACC_LEN_3_A0_WIDTH          (17)
#define MMRFC_DFE_RX_MS_L_RXK_ACC_LEN_3_A0_MS_L_RXK_ACC_LEN_3_A0_MASK           (0x0001FFFF)

#define MMRFC_DFE_RX_MS_L_RXK_RATE_0_A0_MS_L_RXK_TCK_0_A0_LSB                   (8)
#define MMRFC_DFE_RX_MS_L_RXK_RATE_0_A0_MS_L_RXK_TCK_0_A0_WIDTH                 (7)
#define MMRFC_DFE_RX_MS_L_RXK_RATE_0_A0_MS_L_RXK_TCK_0_A0_MASK                  (0x00007F00)

#define MMRFC_DFE_RX_MS_L_RXK_RATE_0_A0_MS_L_RXK_SAMPLE_MASK_0_A0_LSB           (0)
#define MMRFC_DFE_RX_MS_L_RXK_RATE_0_A0_MS_L_RXK_SAMPLE_MASK_0_A0_WIDTH         (7)
#define MMRFC_DFE_RX_MS_L_RXK_RATE_0_A0_MS_L_RXK_SAMPLE_MASK_0_A0_MASK          (0x0000007F)

#define MMRFC_DFE_RX_MS_L_RXK_RATE_1_A0_MS_L_RXK_TCK_1_A0_LSB                   (8)
#define MMRFC_DFE_RX_MS_L_RXK_RATE_1_A0_MS_L_RXK_TCK_1_A0_WIDTH                 (7)
#define MMRFC_DFE_RX_MS_L_RXK_RATE_1_A0_MS_L_RXK_TCK_1_A0_MASK                  (0x00007F00)

#define MMRFC_DFE_RX_MS_L_RXK_RATE_1_A0_MS_L_RXK_SAMPLE_MASK_1_A0_LSB           (0)
#define MMRFC_DFE_RX_MS_L_RXK_RATE_1_A0_MS_L_RXK_SAMPLE_MASK_1_A0_WIDTH         (7)
#define MMRFC_DFE_RX_MS_L_RXK_RATE_1_A0_MS_L_RXK_SAMPLE_MASK_1_A0_MASK          (0x0000007F)

#define MMRFC_DFE_RX_MS_L_RXK_RATE_2_A0_MS_L_RXK_TCK_2_A0_LSB                   (8)
#define MMRFC_DFE_RX_MS_L_RXK_RATE_2_A0_MS_L_RXK_TCK_2_A0_WIDTH                 (7)
#define MMRFC_DFE_RX_MS_L_RXK_RATE_2_A0_MS_L_RXK_TCK_2_A0_MASK                  (0x00007F00)

#define MMRFC_DFE_RX_MS_L_RXK_RATE_2_A0_MS_L_RXK_SAMPLE_MASK_2_A0_LSB           (0)
#define MMRFC_DFE_RX_MS_L_RXK_RATE_2_A0_MS_L_RXK_SAMPLE_MASK_2_A0_WIDTH         (7)
#define MMRFC_DFE_RX_MS_L_RXK_RATE_2_A0_MS_L_RXK_SAMPLE_MASK_2_A0_MASK          (0x0000007F)

#define MMRFC_DFE_RX_MS_L_RXK_RATE_3_A0_MS_L_RXK_TCK_3_A0_LSB                   (8)
#define MMRFC_DFE_RX_MS_L_RXK_RATE_3_A0_MS_L_RXK_TCK_3_A0_WIDTH                 (7)
#define MMRFC_DFE_RX_MS_L_RXK_RATE_3_A0_MS_L_RXK_TCK_3_A0_MASK                  (0x00007F00)

#define MMRFC_DFE_RX_MS_L_RXK_RATE_3_A0_MS_L_RXK_SAMPLE_MASK_3_A0_LSB           (0)
#define MMRFC_DFE_RX_MS_L_RXK_RATE_3_A0_MS_L_RXK_SAMPLE_MASK_3_A0_WIDTH         (7)
#define MMRFC_DFE_RX_MS_L_RXK_RATE_3_A0_MS_L_RXK_SAMPLE_MASK_3_A0_MASK          (0x0000007F)

#define MMRFC_DFE_RX_MS_L_RXK_ACC_LEN_0_A1_MS_L_RXK_ACC_LEN_0_A1_LSB            (0)
#define MMRFC_DFE_RX_MS_L_RXK_ACC_LEN_0_A1_MS_L_RXK_ACC_LEN_0_A1_WIDTH          (17)
#define MMRFC_DFE_RX_MS_L_RXK_ACC_LEN_0_A1_MS_L_RXK_ACC_LEN_0_A1_MASK           (0x0001FFFF)

#define MMRFC_DFE_RX_MS_L_RXK_ACC_LEN_1_A1_MS_L_RXK_ACC_LEN_1_A1_LSB            (0)
#define MMRFC_DFE_RX_MS_L_RXK_ACC_LEN_1_A1_MS_L_RXK_ACC_LEN_1_A1_WIDTH          (17)
#define MMRFC_DFE_RX_MS_L_RXK_ACC_LEN_1_A1_MS_L_RXK_ACC_LEN_1_A1_MASK           (0x0001FFFF)

#define MMRFC_DFE_RX_MS_L_RXK_ACC_LEN_2_A1_MS_L_RXK_ACC_LEN_2_A1_LSB            (0)
#define MMRFC_DFE_RX_MS_L_RXK_ACC_LEN_2_A1_MS_L_RXK_ACC_LEN_2_A1_WIDTH          (17)
#define MMRFC_DFE_RX_MS_L_RXK_ACC_LEN_2_A1_MS_L_RXK_ACC_LEN_2_A1_MASK           (0x0001FFFF)

#define MMRFC_DFE_RX_MS_L_RXK_ACC_LEN_3_A1_MS_L_RXK_ACC_LEN_3_A1_LSB            (0)
#define MMRFC_DFE_RX_MS_L_RXK_ACC_LEN_3_A1_MS_L_RXK_ACC_LEN_3_A1_WIDTH          (17)
#define MMRFC_DFE_RX_MS_L_RXK_ACC_LEN_3_A1_MS_L_RXK_ACC_LEN_3_A1_MASK           (0x0001FFFF)

#define MMRFC_DFE_RX_MS_L_RXK_RATE_0_A1_MS_L_RXK_TCK_0_A1_LSB                   (8)
#define MMRFC_DFE_RX_MS_L_RXK_RATE_0_A1_MS_L_RXK_TCK_0_A1_WIDTH                 (7)
#define MMRFC_DFE_RX_MS_L_RXK_RATE_0_A1_MS_L_RXK_TCK_0_A1_MASK                  (0x00007F00)

#define MMRFC_DFE_RX_MS_L_RXK_RATE_0_A1_MS_L_RXK_SAMPLE_MASK_0_A1_LSB           (0)
#define MMRFC_DFE_RX_MS_L_RXK_RATE_0_A1_MS_L_RXK_SAMPLE_MASK_0_A1_WIDTH         (7)
#define MMRFC_DFE_RX_MS_L_RXK_RATE_0_A1_MS_L_RXK_SAMPLE_MASK_0_A1_MASK          (0x0000007F)

#define MMRFC_DFE_RX_MS_L_RXK_RATE_1_A1_MS_L_RXK_TCK_1_A1_LSB                   (8)
#define MMRFC_DFE_RX_MS_L_RXK_RATE_1_A1_MS_L_RXK_TCK_1_A1_WIDTH                 (7)
#define MMRFC_DFE_RX_MS_L_RXK_RATE_1_A1_MS_L_RXK_TCK_1_A1_MASK                  (0x00007F00)

#define MMRFC_DFE_RX_MS_L_RXK_RATE_1_A1_MS_L_RXK_SAMPLE_MASK_1_A1_LSB           (0)
#define MMRFC_DFE_RX_MS_L_RXK_RATE_1_A1_MS_L_RXK_SAMPLE_MASK_1_A1_WIDTH         (7)
#define MMRFC_DFE_RX_MS_L_RXK_RATE_1_A1_MS_L_RXK_SAMPLE_MASK_1_A1_MASK          (0x0000007F)

#define MMRFC_DFE_RX_MS_L_RXK_RATE_2_A1_MS_L_RXK_TCK_2_A1_LSB                   (8)
#define MMRFC_DFE_RX_MS_L_RXK_RATE_2_A1_MS_L_RXK_TCK_2_A1_WIDTH                 (7)
#define MMRFC_DFE_RX_MS_L_RXK_RATE_2_A1_MS_L_RXK_TCK_2_A1_MASK                  (0x00007F00)

#define MMRFC_DFE_RX_MS_L_RXK_RATE_2_A1_MS_L_RXK_SAMPLE_MASK_2_A1_LSB           (0)
#define MMRFC_DFE_RX_MS_L_RXK_RATE_2_A1_MS_L_RXK_SAMPLE_MASK_2_A1_WIDTH         (7)
#define MMRFC_DFE_RX_MS_L_RXK_RATE_2_A1_MS_L_RXK_SAMPLE_MASK_2_A1_MASK          (0x0000007F)

#define MMRFC_DFE_RX_MS_L_RXK_RATE_3_A1_MS_L_RXK_TCK_3_A1_LSB                   (8)
#define MMRFC_DFE_RX_MS_L_RXK_RATE_3_A1_MS_L_RXK_TCK_3_A1_WIDTH                 (7)
#define MMRFC_DFE_RX_MS_L_RXK_RATE_3_A1_MS_L_RXK_TCK_3_A1_MASK                  (0x00007F00)

#define MMRFC_DFE_RX_MS_L_RXK_RATE_3_A1_MS_L_RXK_SAMPLE_MASK_3_A1_LSB           (0)
#define MMRFC_DFE_RX_MS_L_RXK_RATE_3_A1_MS_L_RXK_SAMPLE_MASK_3_A1_WIDTH         (7)
#define MMRFC_DFE_RX_MS_L_RXK_RATE_3_A1_MS_L_RXK_SAMPLE_MASK_3_A1_MASK          (0x0000007F)

#define MMRFC_DFE_RX_MS_WTL_IQK_I_MEM0_T0_A0_DFE_RX_MS_WTL_IQK_I_MEM0_T0_A0_LSB (0)          
#define MMRFC_DFE_RX_MS_WTL_IQK_I_MEM0_T0_A0_DFE_RX_MS_WTL_IQK_I_MEM0_T0_A0_WIDTH (32)       
#define MMRFC_DFE_RX_MS_WTL_IQK_I_MEM0_T0_A0_DFE_RX_MS_WTL_IQK_I_MEM0_T0_A0_MASK (0xFFFFFFFF)

#define MMRFC_DFE_RX_MS_WL_RXK_MEM0_T0_A0_DFE_RX_MS_WL_RXK_MEM0_T0_A0_LSB       (0)            
#define MMRFC_DFE_RX_MS_WL_RXK_MEM0_T0_A0_DFE_RX_MS_WL_RXK_MEM0_T0_A0_WIDTH     (32)           
#define MMRFC_DFE_RX_MS_WL_RXK_MEM0_T0_A0_DFE_RX_MS_WL_RXK_MEM0_T0_A0_MASK      (0xFFFFFFFF)   

/*=================================================================================================================================*/
//ABB Mixedsys DIG_CON
#define MMRF_DIG_CON1_inv_mm_txdac_en_LSB                                       (8)
#define MMRF_DIG_CON1_inv_mm_txdac_en_WIDTH                                     (1)
#define MMRF_DIG_CON1_inv_mm_txdac_en_MASK                                      (0x0100)
#define MMRF_DIG_CON1_inv_mm_txdac_en_BIT                                       (0x0100)

#define MMRF_DIG_CON1_inv_mm_txcic_en_LSB                                       (7)
#define MMRF_DIG_CON1_inv_mm_txcic_en_WIDTH                                     (1)
#define MMRF_DIG_CON1_inv_mm_txcic_en_MASK                                      (0x0080)
#define MMRF_DIG_CON1_inv_mm_txcic_en_BIT                                       (0x0080)

#define MMRF_DIG_CON1_inv_mm_etcic_en_LSB                                       (6)
#define MMRF_DIG_CON1_inv_mm_etcic_en_WIDTH                                     (1)
#define MMRF_DIG_CON1_inv_mm_etcic_en_MASK                                      (0x0040)
#define MMRF_DIG_CON1_inv_mm_etcic_en_BIT                                       (0x0040)

#define MMRF_DIG_CON1_inv_mm_rxadc_en_LSB                                       (5)
#define MMRF_DIG_CON1_inv_mm_rxadc_en_WIDTH                                     (1)
#define MMRF_DIG_CON1_inv_mm_rxadc_en_MASK                                      (0x0020)
#define MMRF_DIG_CON1_inv_mm_rxadc_en_BIT                                       (0x0020)

#define MMRF_DIG_CON1_inv_mm_rxcic_en_LSB                                       (4)
#define MMRF_DIG_CON1_inv_mm_rxcic_en_WIDTH                                     (1)
#define MMRF_DIG_CON1_inv_mm_rxcic_en_MASK                                      (0x0010)
#define MMRF_DIG_CON1_inv_mm_rxcic_en_BIT                                       (0x0010)

#define MMRF_DIG_CON1_inv_2g_txdac_en_LSB                                       (3)
#define MMRF_DIG_CON1_inv_2g_txdac_en_WIDTH                                     (1)
#define MMRF_DIG_CON1_inv_2g_txdac_en_MASK                                      (0x0008)
#define MMRF_DIG_CON1_inv_2g_txdac_en_BIT                                       (0x0008)

#define MMRF_DIG_CON1_inv_2g_txcic_en_LSB                                       (2)
#define MMRF_DIG_CON1_inv_2g_txcic_en_WIDTH                                     (1)
#define MMRF_DIG_CON1_inv_2g_txcic_en_MASK                                      (0x0004)
#define MMRF_DIG_CON1_inv_2g_txcic_en_BIT                                       (0x0004)

#define MMRF_DIG_CON1_inv_2g_rxadc_en_LSB                                       (1)
#define MMRF_DIG_CON1_inv_2g_rxadc_en_WIDTH                                     (1)
#define MMRF_DIG_CON1_inv_2g_rxadc_en_MASK                                      (0x0002)
#define MMRF_DIG_CON1_inv_2g_rxadc_en_BIT                                       (0x0002)

#define MMRF_DIG_CON1_inv_2g_rxcic_en_LSB                                       (0)
#define MMRF_DIG_CON1_inv_2g_rxcic_en_WIDTH                                     (1)
#define MMRF_DIG_CON1_inv_2g_rxcic_en_MASK                                      (0x0001)
#define MMRF_DIG_CON1_inv_2g_rxcic_en_BIT                                       (0x0001)

#define MMRF_DIG_CON2_BBTX_c2k_datapath_sel_LSB                                 (15)
#define MMRF_DIG_CON2_BBTX_c2k_datapath_sel_WIDTH                               (1)
#define MMRF_DIG_CON2_BBTX_c2k_datapath_sel_MASK                                (0x8000)
#define MMRF_DIG_CON2_BBTX_c2k_datapath_sel_BIT                                 (0x8000)

#define MMRF_DIG_CON2_BBTX_c2k_test_pattern_sel_LSB                             (14)
#define MMRF_DIG_CON2_BBTX_c2k_test_pattern_sel_WIDTH                           (1)
#define MMRF_DIG_CON2_BBTX_c2k_test_pattern_sel_MASK                            (0x4000)
#define MMRF_DIG_CON2_BBTX_c2k_test_pattern_sel_BIT                             (0x4000)

#define MMRF_DIG_CON2_BBTX_c2k_comp_datapath_sel_LSB                            (13)
#define MMRF_DIG_CON2_BBTX_c2k_comp_datapath_sel_WIDTH                          (1)
#define MMRF_DIG_CON2_BBTX_c2k_comp_datapath_sel_MASK                           (0x2000)
#define MMRF_DIG_CON2_BBTX_c2k_comp_datapath_sel_BIT                            (0x2000)

#define MMRF_DIG_CON2_BBTX_c2k_comp_test_pattern_sel_LSB                        (12)
#define MMRF_DIG_CON2_BBTX_c2k_comp_test_pattern_sel_WIDTH                      (1)
#define MMRF_DIG_CON2_BBTX_c2k_comp_test_pattern_sel_MASK                       (0x1000)
#define MMRF_DIG_CON2_BBTX_c2k_comp_test_pattern_sel_BIT                        (0x1000)

#define MMRF_DIG_CON2_BBET_mm_datapath_sel_LSB                                  (11)
#define MMRF_DIG_CON2_BBET_mm_datapath_sel_WIDTH                                (1)
#define MMRF_DIG_CON2_BBET_mm_datapath_sel_MASK                                 (0x0800)
#define MMRF_DIG_CON2_BBET_mm_datapath_sel_BIT                                  (0x0800)

#define MMRF_DIG_CON2_BBTX_q_path_test_pattern_sel_LSB                          (10)
#define MMRF_DIG_CON2_BBTX_q_path_test_pattern_sel_WIDTH                        (1)
#define MMRF_DIG_CON2_BBTX_q_path_test_pattern_sel_MASK                         (0x0400)
#define MMRF_DIG_CON2_BBTX_q_path_test_pattern_sel_BIT                          (0x0400)

#define MMRF_DIG_CON2_BBTX_datapath_sel_LSB                                     (9)
#define MMRF_DIG_CON2_BBTX_datapath_sel_WIDTH                                   (1)
#define MMRF_DIG_CON2_BBTX_datapath_sel_MASK                                    (0x0200)
#define MMRF_DIG_CON2_BBTX_datapath_sel_BIT                                     (0x0200)

#define MMRF_DIG_CON2_BBET_datapath_sel_LSB                                     (8)
#define MMRF_DIG_CON2_BBET_datapath_sel_WIDTH                                   (1)
#define MMRF_DIG_CON2_BBET_datapath_sel_MASK                                    (0x0100)
#define MMRF_DIG_CON2_BBET_datapath_sel_BIT                                     (0x0100)

#define MMRF_DIG_CON2_BBTX_mm_datapath_sel_LSB                                  (5)
#define MMRF_DIG_CON2_BBTX_mm_datapath_sel_WIDTH                                (1)
#define MMRF_DIG_CON2_BBTX_mm_datapath_sel_MASK                                 (0x0020)
#define MMRF_DIG_CON2_BBTX_mm_datapath_sel_BIT                                  (0x0020)

#define MMRF_DIG_CON2_BBTX_mm_test_pattern_sel_LSB                              (4)
#define MMRF_DIG_CON2_BBTX_mm_test_pattern_sel_WIDTH                            (1)
#define MMRF_DIG_CON2_BBTX_mm_test_pattern_sel_MASK                             (0x0010)
#define MMRF_DIG_CON2_BBTX_mm_test_pattern_sel_BIT                              (0x0010)

#define MMRF_DIG_CON2_BBTX_2g_datapath_sel_LSB                                  (1)
#define MMRF_DIG_CON2_BBTX_2g_datapath_sel_WIDTH                                (1)
#define MMRF_DIG_CON2_BBTX_2g_datapath_sel_MASK                                 (0x0002)
#define MMRF_DIG_CON2_BBTX_2g_datapath_sel_BIT                                  (0x0002)

#define MMRF_DIG_CON2_BBTX_2g_test_pattern_sel_LSB                              (0)
#define MMRF_DIG_CON2_BBTX_2g_test_pattern_sel_WIDTH                            (1)
#define MMRF_DIG_CON2_BBTX_2g_test_pattern_sel_MASK                             (0x0001)
#define MMRF_DIG_CON2_BBTX_2g_test_pattern_sel_BIT                              (0x0001)

#define MMRF_DIG_CON3_apc_c2k_sel_LSB                                           (0)
#define MMRF_DIG_CON3_apc_c2k_sel_WIDTH                                         (2)
#define MMRF_DIG_CON3_apc_c2k_sel_MASK                                          (0x0003)

#define MMRF_DIG_CON4_apc_2g_sel_LSB                                            (0)
#define MMRF_DIG_CON4_apc_2g_sel_WIDTH                                          (2)
#define MMRF_DIG_CON4_apc_2g_sel_MASK                                           (0x0003)

#define MMRF_DIG_CON5_apc_mm_sel_LSB                                            (0)
#define MMRF_DIG_CON5_apc_mm_sel_WIDTH                                          (2)
#define MMRF_DIG_CON5_apc_mm_sel_MASK                                           (0x0003)

#define MMRF_DIG_CON6_apc1_swrst_b_LSB                                          (15)
#define MMRF_DIG_CON6_apc1_swrst_b_WIDTH                                        (1)
#define MMRF_DIG_CON6_apc1_swrst_b_MASK                                         (0x8000)
#define MMRF_DIG_CON6_apc1_swrst_b_BIT                                          (0x8000)

#define MMRF_DIG_CON6_apc1_path_sel_LSB                                         (12)
#define MMRF_DIG_CON6_apc1_path_sel_WIDTH                                       (2)
#define MMRF_DIG_CON6_apc1_path_sel_MASK                                        (0x3000)

#define MMRF_DIG_CON6_apc1_pwdb_LSB                                             (11)
#define MMRF_DIG_CON6_apc1_pwdb_WIDTH                                           (1)
#define MMRF_DIG_CON6_apc1_pwdb_MASK                                            (0x0800)
#define MMRF_DIG_CON6_apc1_pwdb_BIT                                             (0x0800)

#define MMRF_DIG_CON6_apc1_tg_LSB                                               (10)
#define MMRF_DIG_CON6_apc1_tg_WIDTH                                             (1)
#define MMRF_DIG_CON6_apc1_tg_MASK                                              (0x0400)
#define MMRF_DIG_CON6_apc1_tg_BIT                                               (0x0400)

#define MMRF_DIG_CON6_apc1_bus_LSB                                              (0)
#define MMRF_DIG_CON6_apc1_bus_WIDTH                                            (10)
#define MMRF_DIG_CON6_apc1_bus_MASK                                             (0x03FF)

#define MMRF_DIG_CON7_apc1_status_LSB                                           (0)
#define MMRF_DIG_CON7_apc1_status_WIDTH                                         (16)
#define MMRF_DIG_CON7_apc1_status_MASK                                          (0xFFFF)

#define MMRF_DIG_CON8_apc2_swrst_b_LSB                                          (15)
#define MMRF_DIG_CON8_apc2_swrst_b_WIDTH                                        (1)
#define MMRF_DIG_CON8_apc2_swrst_b_MASK                                         (0x8000)
#define MMRF_DIG_CON8_apc2_swrst_b_BIT                                          (0x8000)

#define MMRF_DIG_CON8_apc2_path_sel_LSB                                         (12)
#define MMRF_DIG_CON8_apc2_path_sel_WIDTH                                       (2)
#define MMRF_DIG_CON8_apc2_path_sel_MASK                                        (0x3000)

#define MMRF_DIG_CON8_apc2_pwdb_LSB                                             (11)
#define MMRF_DIG_CON8_apc2_pwdb_WIDTH                                           (1)
#define MMRF_DIG_CON8_apc2_pwdb_MASK                                            (0x0800)
#define MMRF_DIG_CON8_apc2_pwdb_BIT                                             (0x0800)

#define MMRF_DIG_CON8_apc2_tg_LSB                                               (10)
#define MMRF_DIG_CON8_apc2_tg_WIDTH                                             (1)
#define MMRF_DIG_CON8_apc2_tg_MASK                                              (0x0400)
#define MMRF_DIG_CON8_apc2_tg_BIT                                               (0x0400)

#define MMRF_DIG_CON8_apc2_bus_LSB                                              (0)
#define MMRF_DIG_CON8_apc2_bus_WIDTH                                            (10)
#define MMRF_DIG_CON8_apc2_bus_MASK                                             (0x03FF)

#define MMRF_DIG_CON9_apc2_status_LSB                                           (0)
#define MMRF_DIG_CON9_apc2_status_WIDTH                                         (16)
#define MMRF_DIG_CON9_apc2_status_MASK                                          (0xFFFF)

#define MMRF_DIG_CONA_bbrx_pbbrx1_adc_en_ctl_LSB                                (15)
#define MMRF_DIG_CONA_bbrx_pbbrx1_adc_en_ctl_WIDTH                              (1)
#define MMRF_DIG_CONA_bbrx_pbbrx1_adc_en_ctl_MASK                               (0x8000)
#define MMRF_DIG_CONA_bbrx_pbbrx1_adc_en_ctl_BIT                                (0x8000)

#define MMRF_DIG_CONA_bbrx_dbbrx1_adc_en_ctl_LSB                                (14)
#define MMRF_DIG_CONA_bbrx_dbbrx1_adc_en_ctl_WIDTH                              (1)
#define MMRF_DIG_CONA_bbrx_dbbrx1_adc_en_ctl_MASK                               (0x4000)
#define MMRF_DIG_CONA_bbrx_dbbrx1_adc_en_ctl_BIT                                (0x4000)

#define MMRF_DIG_CONA_bbrx_pbbrx2_adc_en_ctl_LSB                                (13)
#define MMRF_DIG_CONA_bbrx_pbbrx2_adc_en_ctl_WIDTH                              (1)
#define MMRF_DIG_CONA_bbrx_pbbrx2_adc_en_ctl_MASK                               (0x2000)
#define MMRF_DIG_CONA_bbrx_pbbrx2_adc_en_ctl_BIT                                (0x2000)

#define MMRF_DIG_CONA_bbrx_dbbrx2_adc_en_ctl_LSB                                (12)
#define MMRF_DIG_CONA_bbrx_dbbrx2_adc_en_ctl_WIDTH                              (1)
#define MMRF_DIG_CONA_bbrx_dbbrx2_adc_en_ctl_MASK                               (0x1000)
#define MMRF_DIG_CONA_bbrx_dbbrx2_adc_en_ctl_BIT                                (0x1000)

#define MMRF_DIG_CONA_bbrx_pbbrx1_cic_en_ctl_LSB                                (11)
#define MMRF_DIG_CONA_bbrx_pbbrx1_cic_en_ctl_WIDTH                              (1)
#define MMRF_DIG_CONA_bbrx_pbbrx1_cic_en_ctl_MASK                               (0x0800)
#define MMRF_DIG_CONA_bbrx_pbbrx1_cic_en_ctl_BIT                                (0x0800)

#define MMRF_DIG_CONA_bbrx_dbbrx1_cic_en_ctl_LSB                                (10)
#define MMRF_DIG_CONA_bbrx_dbbrx1_cic_en_ctl_WIDTH                              (1)
#define MMRF_DIG_CONA_bbrx_dbbrx1_cic_en_ctl_MASK                               (0x0400)
#define MMRF_DIG_CONA_bbrx_dbbrx1_cic_en_ctl_BIT                                (0x0400)

#define MMRF_DIG_CONA_bbrx_pbbrx2_cic_en_ctl_LSB                                (9)
#define MMRF_DIG_CONA_bbrx_pbbrx2_cic_en_ctl_WIDTH                              (1)
#define MMRF_DIG_CONA_bbrx_pbbrx2_cic_en_ctl_MASK                               (0x0200)
#define MMRF_DIG_CONA_bbrx_pbbrx2_cic_en_ctl_BIT                                (0x0200)

#define MMRF_DIG_CONA_bbrx_dbbrx2_cic_en_ctl_LSB                                (8)
#define MMRF_DIG_CONA_bbrx_dbbrx2_cic_en_ctl_WIDTH                              (1)
#define MMRF_DIG_CONA_bbrx_dbbrx2_cic_en_ctl_MASK                               (0x0100)
#define MMRF_DIG_CONA_bbrx_dbbrx2_cic_en_ctl_BIT                                (0x0100)

#define MMRF_DIG_CONA_bbrx_pbbrx1_adc_sw_en_LSB                                 (7)
#define MMRF_DIG_CONA_bbrx_pbbrx1_adc_sw_en_WIDTH                               (1)
#define MMRF_DIG_CONA_bbrx_pbbrx1_adc_sw_en_MASK                                (0x0080)
#define MMRF_DIG_CONA_bbrx_pbbrx1_adc_sw_en_BIT                                 (0x0080)

#define MMRF_DIG_CONA_bbrx_dbbrx1_adc_sw_en_LSB                                 (6)
#define MMRF_DIG_CONA_bbrx_dbbrx1_adc_sw_en_WIDTH                               (1)
#define MMRF_DIG_CONA_bbrx_dbbrx1_adc_sw_en_MASK                                (0x0040)
#define MMRF_DIG_CONA_bbrx_dbbrx1_adc_sw_en_BIT                                 (0x0040)

#define MMRF_DIG_CONA_bbrx_pbbrx2_adc_sw_en_LSB                                 (5)
#define MMRF_DIG_CONA_bbrx_pbbrx2_adc_sw_en_WIDTH                               (1)
#define MMRF_DIG_CONA_bbrx_pbbrx2_adc_sw_en_MASK                                (0x0020)
#define MMRF_DIG_CONA_bbrx_pbbrx2_adc_sw_en_BIT                                 (0x0020)

#define MMRF_DIG_CONA_bbrx_dbbrx2_adc_sw_en_LSB                                 (4)
#define MMRF_DIG_CONA_bbrx_dbbrx2_adc_sw_en_WIDTH                               (1)
#define MMRF_DIG_CONA_bbrx_dbbrx2_adc_sw_en_MASK                                (0x0010)
#define MMRF_DIG_CONA_bbrx_dbbrx2_adc_sw_en_BIT                                 (0x0010)

#define MMRF_DIG_CONA_bbrx_pbbrx1_cic_sw_en_LSB                                 (3)
#define MMRF_DIG_CONA_bbrx_pbbrx1_cic_sw_en_WIDTH                               (1)
#define MMRF_DIG_CONA_bbrx_pbbrx1_cic_sw_en_MASK                                (0x0008)
#define MMRF_DIG_CONA_bbrx_pbbrx1_cic_sw_en_BIT                                 (0x0008)

#define MMRF_DIG_CONA_bbrx_dbbrx1_cic_sw_en_LSB                                 (2)
#define MMRF_DIG_CONA_bbrx_dbbrx1_cic_sw_en_WIDTH                               (1)
#define MMRF_DIG_CONA_bbrx_dbbrx1_cic_sw_en_MASK                                (0x0004)
#define MMRF_DIG_CONA_bbrx_dbbrx1_cic_sw_en_BIT                                 (0x0004)

#define MMRF_DIG_CONA_bbrx_pbbrx2_cic_sw_en_LSB                                 (1)
#define MMRF_DIG_CONA_bbrx_pbbrx2_cic_sw_en_WIDTH                               (1)
#define MMRF_DIG_CONA_bbrx_pbbrx2_cic_sw_en_MASK                                (0x0002)
#define MMRF_DIG_CONA_bbrx_pbbrx2_cic_sw_en_BIT                                 (0x0002)

#define MMRF_DIG_CONA_bbrx_dbbrx2_cic_sw_en_LSB                                 (0)
#define MMRF_DIG_CONA_bbrx_dbbrx2_cic_sw_en_WIDTH                               (1)
#define MMRF_DIG_CONA_bbrx_dbbrx2_cic_sw_en_MASK                                (0x0001)
#define MMRF_DIG_CONA_bbrx_dbbrx2_cic_sw_en_BIT                                 (0x0001)

#define MMRF_DIG_CONB_bbtx_cic_ck_tgl_en_LSB                                    (14)
#define MMRF_DIG_CONB_bbtx_cic_ck_tgl_en_WIDTH                                  (1)
#define MMRF_DIG_CONB_bbtx_cic_ck_tgl_en_MASK                                   (0x4000)
#define MMRF_DIG_CONB_bbtx_cic_ck_tgl_en_BIT                                    (0x4000)

#define MMRF_DIG_CONB_bbtx_2g_tgl_en_ctl_LSB                                    (13)
#define MMRF_DIG_CONB_bbtx_2g_tgl_en_ctl_WIDTH                                  (1)
#define MMRF_DIG_CONB_bbtx_2g_tgl_en_ctl_MASK                                   (0x2000)
#define MMRF_DIG_CONB_bbtx_2g_tgl_en_ctl_BIT                                    (0x2000)

#define MMRF_DIG_CONB_bbtx_2g_dac_en_ctl_LSB                                    (12)
#define MMRF_DIG_CONB_bbtx_2g_dac_en_ctl_WIDTH                                  (1)
#define MMRF_DIG_CONB_bbtx_2g_dac_en_ctl_MASK                                   (0x1000)
#define MMRF_DIG_CONB_bbtx_2g_dac_en_ctl_BIT                                    (0x1000)

#define MMRF_DIG_CONB_bbtx_2g_cic_en_ctl_LSB                                    (11)
#define MMRF_DIG_CONB_bbtx_2g_cic_en_ctl_WIDTH                                  (1)
#define MMRF_DIG_CONB_bbtx_2g_cic_en_ctl_MASK                                   (0x0800)
#define MMRF_DIG_CONB_bbtx_2g_cic_en_ctl_BIT                                    (0x0800)

#define MMRF_DIG_CONB_bbtx_mm_dac_en_ctl_LSB                                    (10)
#define MMRF_DIG_CONB_bbtx_mm_dac_en_ctl_WIDTH                                  (1)
#define MMRF_DIG_CONB_bbtx_mm_dac_en_ctl_MASK                                   (0x0400)
#define MMRF_DIG_CONB_bbtx_mm_dac_en_ctl_BIT                                    (0x0400)

#define MMRF_DIG_CONB_bbtx_mm_cic_en_ctl_LSB                                    (9)
#define MMRF_DIG_CONB_bbtx_mm_cic_en_ctl_WIDTH                                  (1)
#define MMRF_DIG_CONB_bbtx_mm_cic_en_ctl_MASK                                   (0x0200)
#define MMRF_DIG_CONB_bbtx_mm_cic_en_ctl_BIT                                    (0x0200)

#define MMRF_DIG_CONB_bbet_mm_dac_en_ctl_LSB                                    (8)
#define MMRF_DIG_CONB_bbet_mm_dac_en_ctl_WIDTH                                  (1)
#define MMRF_DIG_CONB_bbet_mm_dac_en_ctl_MASK                                   (0x0100)
#define MMRF_DIG_CONB_bbet_mm_dac_en_ctl_BIT                                    (0x0100)

#define MMRF_DIG_CONB_bbet_mm_cic_en_ctl_LSB                                    (7)
#define MMRF_DIG_CONB_bbet_mm_cic_en_ctl_WIDTH                                  (1)
#define MMRF_DIG_CONB_bbet_mm_cic_en_ctl_MASK                                   (0x0080)
#define MMRF_DIG_CONB_bbet_mm_cic_en_ctl_BIT                                    (0x0080)

#define MMRF_DIG_CONB_bbtx_2g_tgl_sw_en_LSB                                     (6)
#define MMRF_DIG_CONB_bbtx_2g_tgl_sw_en_WIDTH                                   (1)
#define MMRF_DIG_CONB_bbtx_2g_tgl_sw_en_MASK                                    (0x0040)
#define MMRF_DIG_CONB_bbtx_2g_tgl_sw_en_BIT                                     (0x0040)

#define MMRF_DIG_CONB_bbtx_2g_dac_sw_en_LSB                                     (5)
#define MMRF_DIG_CONB_bbtx_2g_dac_sw_en_WIDTH                                   (1)
#define MMRF_DIG_CONB_bbtx_2g_dac_sw_en_MASK                                    (0x0020)
#define MMRF_DIG_CONB_bbtx_2g_dac_sw_en_BIT                                     (0x0020)

#define MMRF_DIG_CONB_bbtx_2g_cic_sw_en_LSB                                     (4)
#define MMRF_DIG_CONB_bbtx_2g_cic_sw_en_WIDTH                                   (1)
#define MMRF_DIG_CONB_bbtx_2g_cic_sw_en_MASK                                    (0x0010)
#define MMRF_DIG_CONB_bbtx_2g_cic_sw_en_BIT                                     (0x0010)

#define MMRF_DIG_CONB_bbtx_mm_dac_sw_en_LSB                                     (3)
#define MMRF_DIG_CONB_bbtx_mm_dac_sw_en_WIDTH                                   (1)
#define MMRF_DIG_CONB_bbtx_mm_dac_sw_en_MASK                                    (0x0008)
#define MMRF_DIG_CONB_bbtx_mm_dac_sw_en_BIT                                     (0x0008)

#define MMRF_DIG_CONB_bbtx_mm_cic_sw_en_LSB                                     (2)
#define MMRF_DIG_CONB_bbtx_mm_cic_sw_en_WIDTH                                   (1)
#define MMRF_DIG_CONB_bbtx_mm_cic_sw_en_MASK                                    (0x0004)
#define MMRF_DIG_CONB_bbtx_mm_cic_sw_en_BIT                                     (0x0004)

#define MMRF_DIG_CONB_bbet_mm_dac_sw_en_LSB                                     (1)
#define MMRF_DIG_CONB_bbet_mm_dac_sw_en_WIDTH                                   (1)
#define MMRF_DIG_CONB_bbet_mm_dac_sw_en_MASK                                    (0x0002)
#define MMRF_DIG_CONB_bbet_mm_dac_sw_en_BIT                                     (0x0002)

#define MMRF_DIG_CONB_bbet_mm_cic_sw_en_LSB                                     (0)
#define MMRF_DIG_CONB_bbet_mm_cic_sw_en_WIDTH                                   (1)
#define MMRF_DIG_CONB_bbet_mm_cic_sw_en_MASK                                    (0x0001)
#define MMRF_DIG_CONB_bbet_mm_cic_sw_en_BIT                                     (0x0001)

#define MMRF_DIG_COND_ckgen_mm_bbtx_et_enable_LSB                               (0)
#define MMRF_DIG_COND_ckgen_mm_bbtx_et_enable_WIDTH                             (1)
#define MMRF_DIG_COND_ckgen_mm_bbtx_et_enable_MASK                              (0x0001)
#define MMRF_DIG_COND_ckgen_mm_bbtx_et_enable_BIT                               (0x0001)

#define MMRF_DIG_CONE_ckgen_pbbrx1_ckcnt_phase_cfg_LSB                          (5)
#define MMRF_DIG_CONE_ckgen_pbbrx1_ckcnt_phase_cfg_WIDTH                        (5)
#define MMRF_DIG_CONE_ckgen_pbbrx1_ckcnt_phase_cfg_MASK                         (0x03E0)

#define MMRF_DIG_CONE_ckgen_dbbrx1_ckcnt_phase_cfg_LSB                          (0)
#define MMRF_DIG_CONE_ckgen_dbbrx1_ckcnt_phase_cfg_WIDTH                        (5)
#define MMRF_DIG_CONE_ckgen_dbbrx1_ckcnt_phase_cfg_MASK                         (0x001F)

#define MMRF_DIG_CONF_ckgen_pbbrx2_ckcnt_phase_cfg_LSB                          (5)
#define MMRF_DIG_CONF_ckgen_pbbrx2_ckcnt_phase_cfg_WIDTH                        (5)
#define MMRF_DIG_CONF_ckgen_pbbrx2_ckcnt_phase_cfg_MASK                         (0x03E0)

#define MMRF_DIG_CONF_ckgen_dbbrx2_ckcnt_phase_cfg_LSB                          (0)
#define MMRF_DIG_CONF_ckgen_dbbrx2_ckcnt_phase_cfg_WIDTH                        (5)
#define MMRF_DIG_CONF_ckgen_dbbrx2_ckcnt_phase_cfg_MASK                         (0x001F)

#define MMRF_DIG_CON10_bbrx_pbbrx1_adc_reg_sel_ctrl_LSB                         (15)
#define MMRF_DIG_CON10_bbrx_pbbrx1_adc_reg_sel_ctrl_WIDTH                       (1)
#define MMRF_DIG_CON10_bbrx_pbbrx1_adc_reg_sel_ctrl_MASK                        (0x8000)
#define MMRF_DIG_CON10_bbrx_pbbrx1_adc_reg_sel_ctrl_BIT                         (0x8000)

#define MMRF_DIG_CON10_bbrx_pbbrx1_wtl_reg_sel_ctrl_LSB                         (14)
#define MMRF_DIG_CON10_bbrx_pbbrx1_wtl_reg_sel_ctrl_WIDTH                       (1)
#define MMRF_DIG_CON10_bbrx_pbbrx1_wtl_reg_sel_ctrl_MASK                        (0x4000)
#define MMRF_DIG_CON10_bbrx_pbbrx1_wtl_reg_sel_ctrl_BIT                         (0x4000)

#define MMRF_DIG_CON10_bbrx_pbbrx1_adc_reg_sel_sw_LSB                           (11)
#define MMRF_DIG_CON10_bbrx_pbbrx1_adc_reg_sel_sw_WIDTH                         (3)
#define MMRF_DIG_CON10_bbrx_pbbrx1_adc_reg_sel_sw_MASK                          (0x3800)

#define MMRF_DIG_CON10_bbrx_pbbrx1_wtl_reg_sel_sw_LSB                           (8)
#define MMRF_DIG_CON10_bbrx_pbbrx1_wtl_reg_sel_sw_WIDTH                         (3)
#define MMRF_DIG_CON10_bbrx_pbbrx1_wtl_reg_sel_sw_MASK                          (0x0700)

#define MMRF_DIG_CON10_bbrx_dbbrx1_adc_reg_sel_ctrl_LSB                         (7)
#define MMRF_DIG_CON10_bbrx_dbbrx1_adc_reg_sel_ctrl_WIDTH                       (1)
#define MMRF_DIG_CON10_bbrx_dbbrx1_adc_reg_sel_ctrl_MASK                        (0x0080)
#define MMRF_DIG_CON10_bbrx_dbbrx1_adc_reg_sel_ctrl_BIT                         (0x0080)

#define MMRF_DIG_CON10_bbrx_dbbrx1_wtl_reg_sel_ctrl_LSB                         (6)
#define MMRF_DIG_CON10_bbrx_dbbrx1_wtl_reg_sel_ctrl_WIDTH                       (1)
#define MMRF_DIG_CON10_bbrx_dbbrx1_wtl_reg_sel_ctrl_MASK                        (0x0040)
#define MMRF_DIG_CON10_bbrx_dbbrx1_wtl_reg_sel_ctrl_BIT                         (0x0040)

#define MMRF_DIG_CON10_bbrx_dbbrx1_adc_reg_sel_sw_LSB                           (3)
#define MMRF_DIG_CON10_bbrx_dbbrx1_adc_reg_sel_sw_WIDTH                         (3)
#define MMRF_DIG_CON10_bbrx_dbbrx1_adc_reg_sel_sw_MASK                          (0x0038)

#define MMRF_DIG_CON10_bbrx_dbbrx1_wtl_reg_sel_sw_LSB                           (0)
#define MMRF_DIG_CON10_bbrx_dbbrx1_wtl_reg_sel_sw_WIDTH                         (3)
#define MMRF_DIG_CON10_bbrx_dbbrx1_wtl_reg_sel_sw_MASK                          (0x0007)

#define MMRF_DIG_CON11_bbrx_pbbrx2_adc_reg_sel_ctrl_LSB                         (15)
#define MMRF_DIG_CON11_bbrx_pbbrx2_adc_reg_sel_ctrl_WIDTH                       (1)
#define MMRF_DIG_CON11_bbrx_pbbrx2_adc_reg_sel_ctrl_MASK                        (0x8000)
#define MMRF_DIG_CON11_bbrx_pbbrx2_adc_reg_sel_ctrl_BIT                         (0x8000)

#define MMRF_DIG_CON11_bbrx_pbbrx2_wtl_reg_sel_ctrl_LSB                         (14)
#define MMRF_DIG_CON11_bbrx_pbbrx2_wtl_reg_sel_ctrl_WIDTH                       (1)
#define MMRF_DIG_CON11_bbrx_pbbrx2_wtl_reg_sel_ctrl_MASK                        (0x4000)
#define MMRF_DIG_CON11_bbrx_pbbrx2_wtl_reg_sel_ctrl_BIT                         (0x4000)

#define MMRF_DIG_CON11_bbrx_pbbrx2_adc_reg_sel_sw_LSB                           (11)
#define MMRF_DIG_CON11_bbrx_pbbrx2_adc_reg_sel_sw_WIDTH                         (3)
#define MMRF_DIG_CON11_bbrx_pbbrx2_adc_reg_sel_sw_MASK                          (0x3800)

#define MMRF_DIG_CON11_bbrx_pbbrx2_wtl_reg_sel_sw_LSB                           (8)
#define MMRF_DIG_CON11_bbrx_pbbrx2_wtl_reg_sel_sw_WIDTH                         (3)
#define MMRF_DIG_CON11_bbrx_pbbrx2_wtl_reg_sel_sw_MASK                          (0x0700)

#define MMRF_DIG_CON11_bbrx_dbbrx2_adc_reg_sel_ctrl_LSB                         (7)
#define MMRF_DIG_CON11_bbrx_dbbrx2_adc_reg_sel_ctrl_WIDTH                       (1)
#define MMRF_DIG_CON11_bbrx_dbbrx2_adc_reg_sel_ctrl_MASK                        (0x0080)
#define MMRF_DIG_CON11_bbrx_dbbrx2_adc_reg_sel_ctrl_BIT                         (0x0080)

#define MMRF_DIG_CON11_bbrx_dbbrx2_wtl_reg_sel_ctrl_LSB                         (6)
#define MMRF_DIG_CON11_bbrx_dbbrx2_wtl_reg_sel_ctrl_WIDTH                       (1)
#define MMRF_DIG_CON11_bbrx_dbbrx2_wtl_reg_sel_ctrl_MASK                        (0x0040)
#define MMRF_DIG_CON11_bbrx_dbbrx2_wtl_reg_sel_ctrl_BIT                         (0x0040)

#define MMRF_DIG_CON11_bbrx_dbbrx2_adc_reg_sel_sw_LSB                           (3)
#define MMRF_DIG_CON11_bbrx_dbbrx2_adc_reg_sel_sw_WIDTH                         (3)
#define MMRF_DIG_CON11_bbrx_dbbrx2_adc_reg_sel_sw_MASK                          (0x0038)

#define MMRF_DIG_CON11_bbrx_dbbrx2_wtl_reg_sel_sw_LSB                           (0)
#define MMRF_DIG_CON11_bbrx_dbbrx2_wtl_reg_sel_sw_WIDTH                         (3)
#define MMRF_DIG_CON11_bbrx_dbbrx2_wtl_reg_sel_sw_MASK                          (0x0007)

#define MMRF_DIG_CON12_pbbrx1_wbuf_w_g0_rxdfe_mode_sel_LSB                      (12)
#define MMRF_DIG_CON12_pbbrx1_wbuf_w_g0_rxdfe_mode_sel_WIDTH                    (2)
#define MMRF_DIG_CON12_pbbrx1_wbuf_w_g0_rxdfe_mode_sel_MASK                     (0x3000)

#define MMRF_DIG_CON12_pbbrx1_wbuf_w_g0_rxadc_rate_sel_LSB                      (0)
#define MMRF_DIG_CON12_pbbrx1_wbuf_w_g0_rxadc_rate_sel_WIDTH                    (12)
#define MMRF_DIG_CON12_pbbrx1_wbuf_w_g0_rxadc_rate_sel_MASK                     (0x0FFF)

#define MMRF_DIG_CON13_pbbrx1_wbuf_w_g0_cic_out_rate_sel_LSB                    (0)
#define MMRF_DIG_CON13_pbbrx1_wbuf_w_g0_cic_out_rate_sel_WIDTH                  (12)
#define MMRF_DIG_CON13_pbbrx1_wbuf_w_g0_cic_out_rate_sel_MASK                   (0x0FFF)

#define MMRF_DIG_CON14_pbbrx1_wbuf_w_g0_cic_fdd_p_r_sel_LSB                     (6)
#define MMRF_DIG_CON14_pbbrx1_wbuf_w_g0_cic_fdd_p_r_sel_WIDTH                   (2)
#define MMRF_DIG_CON14_pbbrx1_wbuf_w_g0_cic_fdd_p_r_sel_MASK                    (0x00C0)

#define MMRF_DIG_CON14_pbbrx1_wbuf_w_g0_cic_fdd_p_c_sel_LSB                     (3)
#define MMRF_DIG_CON14_pbbrx1_wbuf_w_g0_cic_fdd_p_c_sel_WIDTH                   (3)
#define MMRF_DIG_CON14_pbbrx1_wbuf_w_g0_cic_fdd_p_c_sel_MASK                    (0x0038)

#define MMRF_DIG_CON14_pbbrx1_wbuf_w_g0_cic_lte_p_zp_sel_LSB                    (0)
#define MMRF_DIG_CON14_pbbrx1_wbuf_w_g0_cic_lte_p_zp_sel_WIDTH                  (3)
#define MMRF_DIG_CON14_pbbrx1_wbuf_w_g0_cic_lte_p_zp_sel_MASK                   (0x0007)

#define MMRF_DIG_CON15_pbbrx1_wbuf_w_g1_rxdfe_mode_sel_LSB                      (12)
#define MMRF_DIG_CON15_pbbrx1_wbuf_w_g1_rxdfe_mode_sel_WIDTH                    (2)
#define MMRF_DIG_CON15_pbbrx1_wbuf_w_g1_rxdfe_mode_sel_MASK                     (0x3000)

#define MMRF_DIG_CON15_pbbrx1_wbuf_w_g1_rxadc_rate_sel_LSB                      (0)
#define MMRF_DIG_CON15_pbbrx1_wbuf_w_g1_rxadc_rate_sel_WIDTH                    (12)
#define MMRF_DIG_CON15_pbbrx1_wbuf_w_g1_rxadc_rate_sel_MASK                     (0x0FFF)

#define MMRF_DIG_CON16_pbbrx1_wbuf_w_g1_cic_out_rate_sel_LSB                    (0)
#define MMRF_DIG_CON16_pbbrx1_wbuf_w_g1_cic_out_rate_sel_WIDTH                  (12)
#define MMRF_DIG_CON16_pbbrx1_wbuf_w_g1_cic_out_rate_sel_MASK                   (0x0FFF)

#define MMRF_DIG_CON17_pbbrx1_wbuf_w_g1_cic_fdd_p_r_sel_LSB                     (6)
#define MMRF_DIG_CON17_pbbrx1_wbuf_w_g1_cic_fdd_p_r_sel_WIDTH                   (2)
#define MMRF_DIG_CON17_pbbrx1_wbuf_w_g1_cic_fdd_p_r_sel_MASK                    (0x00C0)

#define MMRF_DIG_CON17_pbbrx1_wbuf_w_g1_cic_fdd_p_c_sel_LSB                     (3)
#define MMRF_DIG_CON17_pbbrx1_wbuf_w_g1_cic_fdd_p_c_sel_WIDTH                   (3)
#define MMRF_DIG_CON17_pbbrx1_wbuf_w_g1_cic_fdd_p_c_sel_MASK                    (0x0038)

#define MMRF_DIG_CON17_pbbrx1_wbuf_w_g1_cic_lte_p_zp_sel_LSB                    (0)
#define MMRF_DIG_CON17_pbbrx1_wbuf_w_g1_cic_lte_p_zp_sel_WIDTH                  (3)
#define MMRF_DIG_CON17_pbbrx1_wbuf_w_g1_cic_lte_p_zp_sel_MASK                   (0x0007)

#define MMRF_DIG_CON18_pbbrx1_wbuf_w_g2_rxdfe_mode_sel_LSB                      (12)
#define MMRF_DIG_CON18_pbbrx1_wbuf_w_g2_rxdfe_mode_sel_WIDTH                    (2)
#define MMRF_DIG_CON18_pbbrx1_wbuf_w_g2_rxdfe_mode_sel_MASK                     (0x3000)

#define MMRF_DIG_CON18_pbbrx1_wbuf_w_g2_rxadc_rate_sel_LSB                      (0)
#define MMRF_DIG_CON18_pbbrx1_wbuf_w_g2_rxadc_rate_sel_WIDTH                    (12)
#define MMRF_DIG_CON18_pbbrx1_wbuf_w_g2_rxadc_rate_sel_MASK                     (0x0FFF)

#define MMRF_DIG_CON19_pbbrx1_wbuf_w_g2_cic_out_rate_sel_LSB                    (0)
#define MMRF_DIG_CON19_pbbrx1_wbuf_w_g2_cic_out_rate_sel_WIDTH                  (12)
#define MMRF_DIG_CON19_pbbrx1_wbuf_w_g2_cic_out_rate_sel_MASK                   (0x0FFF)

#define MMRF_DIG_CON1A_pbbrx1_wbuf_w_g2_cic_fdd_p_r_sel_LSB                     (6)
#define MMRF_DIG_CON1A_pbbrx1_wbuf_w_g2_cic_fdd_p_r_sel_WIDTH                   (2)
#define MMRF_DIG_CON1A_pbbrx1_wbuf_w_g2_cic_fdd_p_r_sel_MASK                    (0x00C0)

#define MMRF_DIG_CON1A_pbbrx1_wbuf_w_g2_cic_fdd_p_c_sel_LSB                     (3)
#define MMRF_DIG_CON1A_pbbrx1_wbuf_w_g2_cic_fdd_p_c_sel_WIDTH                   (3)
#define MMRF_DIG_CON1A_pbbrx1_wbuf_w_g2_cic_fdd_p_c_sel_MASK                    (0x0038)

#define MMRF_DIG_CON1A_pbbrx1_wbuf_w_g2_cic_lte_p_zp_sel_LSB                    (0)
#define MMRF_DIG_CON1A_pbbrx1_wbuf_w_g2_cic_lte_p_zp_sel_WIDTH                  (3)
#define MMRF_DIG_CON1A_pbbrx1_wbuf_w_g2_cic_lte_p_zp_sel_MASK                   (0x0007)

#define MMRF_DIG_CON1B_pbbrx1_wbuf_t_g0_rxdfe_mode_sel_LSB                      (12)
#define MMRF_DIG_CON1B_pbbrx1_wbuf_t_g0_rxdfe_mode_sel_WIDTH                    (2)
#define MMRF_DIG_CON1B_pbbrx1_wbuf_t_g0_rxdfe_mode_sel_MASK                     (0x3000)

#define MMRF_DIG_CON1B_pbbrx1_wbuf_t_g0_rxadc_rate_sel_LSB                      (0)
#define MMRF_DIG_CON1B_pbbrx1_wbuf_t_g0_rxadc_rate_sel_WIDTH                    (12)
#define MMRF_DIG_CON1B_pbbrx1_wbuf_t_g0_rxadc_rate_sel_MASK                     (0x0FFF)

#define MMRF_DIG_CON1C_pbbrx1_wbuf_t_g0_cic_out_rate_sel_LSB                    (0)
#define MMRF_DIG_CON1C_pbbrx1_wbuf_t_g0_cic_out_rate_sel_WIDTH                  (12)
#define MMRF_DIG_CON1C_pbbrx1_wbuf_t_g0_cic_out_rate_sel_MASK                   (0x0FFF)

#define MMRF_DIG_CON1D_pbbrx1_wbuf_t_g0_cic_fdd_p_r_sel_LSB                     (6)
#define MMRF_DIG_CON1D_pbbrx1_wbuf_t_g0_cic_fdd_p_r_sel_WIDTH                   (2)
#define MMRF_DIG_CON1D_pbbrx1_wbuf_t_g0_cic_fdd_p_r_sel_MASK                    (0x00C0)

#define MMRF_DIG_CON1D_pbbrx1_wbuf_t_g0_cic_fdd_p_c_sel_LSB                     (3)
#define MMRF_DIG_CON1D_pbbrx1_wbuf_t_g0_cic_fdd_p_c_sel_WIDTH                   (3)
#define MMRF_DIG_CON1D_pbbrx1_wbuf_t_g0_cic_fdd_p_c_sel_MASK                    (0x0038)

#define MMRF_DIG_CON1D_pbbrx1_wbuf_t_g0_cic_lte_p_zp_sel_LSB                    (0)
#define MMRF_DIG_CON1D_pbbrx1_wbuf_t_g0_cic_lte_p_zp_sel_WIDTH                  (3)
#define MMRF_DIG_CON1D_pbbrx1_wbuf_t_g0_cic_lte_p_zp_sel_MASK                   (0x0007)

#define MMRF_DIG_CON1E_pbbrx1_wbuf_t_g1_rxdfe_mode_sel_LSB                      (12)
#define MMRF_DIG_CON1E_pbbrx1_wbuf_t_g1_rxdfe_mode_sel_WIDTH                    (2)
#define MMRF_DIG_CON1E_pbbrx1_wbuf_t_g1_rxdfe_mode_sel_MASK                     (0x3000)

#define MMRF_DIG_CON1E_pbbrx1_wbuf_t_g1_rxadc_rate_sel_LSB                      (0)
#define MMRF_DIG_CON1E_pbbrx1_wbuf_t_g1_rxadc_rate_sel_WIDTH                    (12)
#define MMRF_DIG_CON1E_pbbrx1_wbuf_t_g1_rxadc_rate_sel_MASK                     (0x0FFF)

#define MMRF_DIG_CON1F_pbbrx1_wbuf_t_g1_cic_out_rate_sel_LSB                    (0)
#define MMRF_DIG_CON1F_pbbrx1_wbuf_t_g1_cic_out_rate_sel_WIDTH                  (12)
#define MMRF_DIG_CON1F_pbbrx1_wbuf_t_g1_cic_out_rate_sel_MASK                   (0x0FFF)

#define MMRF_DIG_CON20_pbbrx1_wbuf_t_g1_cic_fdd_p_r_sel_LSB                     (6)
#define MMRF_DIG_CON20_pbbrx1_wbuf_t_g1_cic_fdd_p_r_sel_WIDTH                   (2)
#define MMRF_DIG_CON20_pbbrx1_wbuf_t_g1_cic_fdd_p_r_sel_MASK                    (0x00C0)

#define MMRF_DIG_CON20_pbbrx1_wbuf_t_g1_cic_fdd_p_c_sel_LSB                     (3)
#define MMRF_DIG_CON20_pbbrx1_wbuf_t_g1_cic_fdd_p_c_sel_WIDTH                   (3)
#define MMRF_DIG_CON20_pbbrx1_wbuf_t_g1_cic_fdd_p_c_sel_MASK                    (0x0038)

#define MMRF_DIG_CON20_pbbrx1_wbuf_t_g1_cic_lte_p_zp_sel_LSB                    (0)
#define MMRF_DIG_CON20_pbbrx1_wbuf_t_g1_cic_lte_p_zp_sel_WIDTH                  (3)
#define MMRF_DIG_CON20_pbbrx1_wbuf_t_g1_cic_lte_p_zp_sel_MASK                   (0x0007)

#define MMRF_DIG_CON21_pbbrx1_wbuf_t_g2_rxdfe_mode_sel_LSB                      (12)
#define MMRF_DIG_CON21_pbbrx1_wbuf_t_g2_rxdfe_mode_sel_WIDTH                    (2)
#define MMRF_DIG_CON21_pbbrx1_wbuf_t_g2_rxdfe_mode_sel_MASK                     (0x3000)

#define MMRF_DIG_CON21_pbbrx1_wbuf_t_g2_rxadc_rate_sel_LSB                      (0)
#define MMRF_DIG_CON21_pbbrx1_wbuf_t_g2_rxadc_rate_sel_WIDTH                    (12)
#define MMRF_DIG_CON21_pbbrx1_wbuf_t_g2_rxadc_rate_sel_MASK                     (0x0FFF)

#define MMRF_DIG_CON22_pbbrx1_wbuf_t_g2_cic_out_rate_sel_LSB                    (0)
#define MMRF_DIG_CON22_pbbrx1_wbuf_t_g2_cic_out_rate_sel_WIDTH                  (12)
#define MMRF_DIG_CON22_pbbrx1_wbuf_t_g2_cic_out_rate_sel_MASK                   (0x0FFF)

#define MMRF_DIG_CON23_pbbrx1_wbuf_t_g2_cic_fdd_p_r_sel_LSB                     (6)
#define MMRF_DIG_CON23_pbbrx1_wbuf_t_g2_cic_fdd_p_r_sel_WIDTH                   (2)
#define MMRF_DIG_CON23_pbbrx1_wbuf_t_g2_cic_fdd_p_r_sel_MASK                    (0x00C0)

#define MMRF_DIG_CON23_pbbrx1_wbuf_t_g2_cic_fdd_p_c_sel_LSB                     (3)
#define MMRF_DIG_CON23_pbbrx1_wbuf_t_g2_cic_fdd_p_c_sel_WIDTH                   (3)
#define MMRF_DIG_CON23_pbbrx1_wbuf_t_g2_cic_fdd_p_c_sel_MASK                    (0x0038)

#define MMRF_DIG_CON23_pbbrx1_wbuf_t_g2_cic_lte_p_zp_sel_LSB                    (0)
#define MMRF_DIG_CON23_pbbrx1_wbuf_t_g2_cic_lte_p_zp_sel_WIDTH                  (3)
#define MMRF_DIG_CON23_pbbrx1_wbuf_t_g2_cic_lte_p_zp_sel_MASK                   (0x0007)

#define MMRF_DIG_CON24_pbbrx1_wbuf_l_g0_rxdfe_mode_sel_LSB                      (12)
#define MMRF_DIG_CON24_pbbrx1_wbuf_l_g0_rxdfe_mode_sel_WIDTH                    (2)
#define MMRF_DIG_CON24_pbbrx1_wbuf_l_g0_rxdfe_mode_sel_MASK                     (0x3000)

#define MMRF_DIG_CON24_pbbrx1_wbuf_l_g0_rxadc_rate_sel_LSB                      (0)
#define MMRF_DIG_CON24_pbbrx1_wbuf_l_g0_rxadc_rate_sel_WIDTH                    (12)
#define MMRF_DIG_CON24_pbbrx1_wbuf_l_g0_rxadc_rate_sel_MASK                     (0x0FFF)

#define MMRF_DIG_CON25_pbbrx1_wbuf_l_g0_cic_out_rate_sel_LSB                    (0)
#define MMRF_DIG_CON25_pbbrx1_wbuf_l_g0_cic_out_rate_sel_WIDTH                  (12)
#define MMRF_DIG_CON25_pbbrx1_wbuf_l_g0_cic_out_rate_sel_MASK                   (0x0FFF)

#define MMRF_DIG_CON26_pbbrx1_wbuf_l_g0_cic_fdd_p_r_sel_LSB                     (6)
#define MMRF_DIG_CON26_pbbrx1_wbuf_l_g0_cic_fdd_p_r_sel_WIDTH                   (2)
#define MMRF_DIG_CON26_pbbrx1_wbuf_l_g0_cic_fdd_p_r_sel_MASK                    (0x00C0)

#define MMRF_DIG_CON26_pbbrx1_wbuf_l_g0_cic_fdd_p_c_sel_LSB                     (3)
#define MMRF_DIG_CON26_pbbrx1_wbuf_l_g0_cic_fdd_p_c_sel_WIDTH                   (3)
#define MMRF_DIG_CON26_pbbrx1_wbuf_l_g0_cic_fdd_p_c_sel_MASK                    (0x0038)

#define MMRF_DIG_CON26_pbbrx1_wbuf_l_g0_cic_lte_p_zp_sel_LSB                    (0)
#define MMRF_DIG_CON26_pbbrx1_wbuf_l_g0_cic_lte_p_zp_sel_WIDTH                  (3)
#define MMRF_DIG_CON26_pbbrx1_wbuf_l_g0_cic_lte_p_zp_sel_MASK                   (0x0007)

#define MMRF_DIG_CON27_pbbrx1_wbuf_l_g1_rxdfe_mode_sel_LSB                      (12)
#define MMRF_DIG_CON27_pbbrx1_wbuf_l_g1_rxdfe_mode_sel_WIDTH                    (2)
#define MMRF_DIG_CON27_pbbrx1_wbuf_l_g1_rxdfe_mode_sel_MASK                     (0x3000)

#define MMRF_DIG_CON27_pbbrx1_wbuf_l_g1_rxadc_rate_sel_LSB                      (0)
#define MMRF_DIG_CON27_pbbrx1_wbuf_l_g1_rxadc_rate_sel_WIDTH                    (12)
#define MMRF_DIG_CON27_pbbrx1_wbuf_l_g1_rxadc_rate_sel_MASK                     (0x0FFF)

#define MMRF_DIG_CON28_pbbrx1_wbuf_l_g1_cic_out_rate_sel_LSB                    (0)
#define MMRF_DIG_CON28_pbbrx1_wbuf_l_g1_cic_out_rate_sel_WIDTH                  (12)
#define MMRF_DIG_CON28_pbbrx1_wbuf_l_g1_cic_out_rate_sel_MASK                   (0x0FFF)

#define MMRF_DIG_CON29_pbbrx1_wbuf_l_g1_cic_fdd_p_r_sel_LSB                     (6)
#define MMRF_DIG_CON29_pbbrx1_wbuf_l_g1_cic_fdd_p_r_sel_WIDTH                   (2)
#define MMRF_DIG_CON29_pbbrx1_wbuf_l_g1_cic_fdd_p_r_sel_MASK                    (0x00C0)

#define MMRF_DIG_CON29_pbbrx1_wbuf_l_g1_cic_fdd_p_c_sel_LSB                     (3)
#define MMRF_DIG_CON29_pbbrx1_wbuf_l_g1_cic_fdd_p_c_sel_WIDTH                   (3)
#define MMRF_DIG_CON29_pbbrx1_wbuf_l_g1_cic_fdd_p_c_sel_MASK                    (0x0038)

#define MMRF_DIG_CON29_pbbrx1_wbuf_l_g1_cic_lte_p_zp_sel_LSB                    (0)
#define MMRF_DIG_CON29_pbbrx1_wbuf_l_g1_cic_lte_p_zp_sel_WIDTH                  (3)
#define MMRF_DIG_CON29_pbbrx1_wbuf_l_g1_cic_lte_p_zp_sel_MASK                   (0x0007)

#define MMRF_DIG_CON2A_pbbrx1_wbuf_l_g2_rxdfe_mode_sel_LSB                      (12)
#define MMRF_DIG_CON2A_pbbrx1_wbuf_l_g2_rxdfe_mode_sel_WIDTH                    (2)
#define MMRF_DIG_CON2A_pbbrx1_wbuf_l_g2_rxdfe_mode_sel_MASK                     (0x3000)

#define MMRF_DIG_CON2A_pbbrx1_wbuf_l_g2_rxadc_rate_sel_LSB                      (0)
#define MMRF_DIG_CON2A_pbbrx1_wbuf_l_g2_rxadc_rate_sel_WIDTH                    (12)
#define MMRF_DIG_CON2A_pbbrx1_wbuf_l_g2_rxadc_rate_sel_MASK                     (0x0FFF)

#define MMRF_DIG_CON2B_pbbrx1_wbuf_l_g2_cic_out_rate_sel_LSB                    (0)
#define MMRF_DIG_CON2B_pbbrx1_wbuf_l_g2_cic_out_rate_sel_WIDTH                  (12)
#define MMRF_DIG_CON2B_pbbrx1_wbuf_l_g2_cic_out_rate_sel_MASK                   (0x0FFF)

#define MMRF_DIG_CON2C_pbbrx1_wbuf_l_g2_cic_fdd_p_r_sel_LSB                     (6)
#define MMRF_DIG_CON2C_pbbrx1_wbuf_l_g2_cic_fdd_p_r_sel_WIDTH                   (2)
#define MMRF_DIG_CON2C_pbbrx1_wbuf_l_g2_cic_fdd_p_r_sel_MASK                    (0x00C0)

#define MMRF_DIG_CON2C_pbbrx1_wbuf_l_g2_cic_fdd_p_c_sel_LSB                     (3)
#define MMRF_DIG_CON2C_pbbrx1_wbuf_l_g2_cic_fdd_p_c_sel_WIDTH                   (3)
#define MMRF_DIG_CON2C_pbbrx1_wbuf_l_g2_cic_fdd_p_c_sel_MASK                    (0x0038)

#define MMRF_DIG_CON2C_pbbrx1_wbuf_l_g2_cic_lte_p_zp_sel_LSB                    (0)
#define MMRF_DIG_CON2C_pbbrx1_wbuf_l_g2_cic_lte_p_zp_sel_WIDTH                  (3)
#define MMRF_DIG_CON2C_pbbrx1_wbuf_l_g2_cic_lte_p_zp_sel_MASK                   (0x0007)

#define MMRF_DIG_CON2D_dbbrx1_wbuf_w_g0_rxdfe_mode_sel_LSB                      (12)
#define MMRF_DIG_CON2D_dbbrx1_wbuf_w_g0_rxdfe_mode_sel_WIDTH                    (2)
#define MMRF_DIG_CON2D_dbbrx1_wbuf_w_g0_rxdfe_mode_sel_MASK                     (0x3000)

#define MMRF_DIG_CON2D_dbbrx1_wbuf_w_g0_rxadc_rate_sel_LSB                      (0)
#define MMRF_DIG_CON2D_dbbrx1_wbuf_w_g0_rxadc_rate_sel_WIDTH                    (12)
#define MMRF_DIG_CON2D_dbbrx1_wbuf_w_g0_rxadc_rate_sel_MASK                     (0x0FFF)

#define MMRF_DIG_CON2E_dbbrx1_wbuf_w_g0_cic_out_rate_sel_LSB                    (0)
#define MMRF_DIG_CON2E_dbbrx1_wbuf_w_g0_cic_out_rate_sel_WIDTH                  (12)
#define MMRF_DIG_CON2E_dbbrx1_wbuf_w_g0_cic_out_rate_sel_MASK                   (0x0FFF)

#define MMRF_DIG_CON2F_dbbrx1_wbuf_w_g0_cic_fdd_p_r_sel_LSB                     (6)
#define MMRF_DIG_CON2F_dbbrx1_wbuf_w_g0_cic_fdd_p_r_sel_WIDTH                   (2)
#define MMRF_DIG_CON2F_dbbrx1_wbuf_w_g0_cic_fdd_p_r_sel_MASK                    (0x00C0)

#define MMRF_DIG_CON2F_dbbrx1_wbuf_w_g0_cic_fdd_p_c_sel_LSB                     (3)
#define MMRF_DIG_CON2F_dbbrx1_wbuf_w_g0_cic_fdd_p_c_sel_WIDTH                   (3)
#define MMRF_DIG_CON2F_dbbrx1_wbuf_w_g0_cic_fdd_p_c_sel_MASK                    (0x0038)

#define MMRF_DIG_CON2F_dbbrx1_wbuf_w_g0_cic_lte_p_zp_sel_LSB                    (0)
#define MMRF_DIG_CON2F_dbbrx1_wbuf_w_g0_cic_lte_p_zp_sel_WIDTH                  (3)
#define MMRF_DIG_CON2F_dbbrx1_wbuf_w_g0_cic_lte_p_zp_sel_MASK                   (0x0007)

#define MMRF_DIG_CON30_dbbrx1_wbuf_w_g1_rxdfe_mode_sel_LSB                      (12)
#define MMRF_DIG_CON30_dbbrx1_wbuf_w_g1_rxdfe_mode_sel_WIDTH                    (2)
#define MMRF_DIG_CON30_dbbrx1_wbuf_w_g1_rxdfe_mode_sel_MASK                     (0x3000)

#define MMRF_DIG_CON30_dbbrx1_wbuf_w_g1_rxadc_rate_sel_LSB                      (0)
#define MMRF_DIG_CON30_dbbrx1_wbuf_w_g1_rxadc_rate_sel_WIDTH                    (12)
#define MMRF_DIG_CON30_dbbrx1_wbuf_w_g1_rxadc_rate_sel_MASK                     (0x0FFF)

#define MMRF_DIG_CON31_dbbrx1_wbuf_w_g1_cic_out_rate_sel_LSB                    (0)
#define MMRF_DIG_CON31_dbbrx1_wbuf_w_g1_cic_out_rate_sel_WIDTH                  (12)
#define MMRF_DIG_CON31_dbbrx1_wbuf_w_g1_cic_out_rate_sel_MASK                   (0x0FFF)

#define MMRF_DIG_CON32_dbbrx1_wbuf_w_g1_cic_fdd_p_r_sel_LSB                     (6)
#define MMRF_DIG_CON32_dbbrx1_wbuf_w_g1_cic_fdd_p_r_sel_WIDTH                   (2)
#define MMRF_DIG_CON32_dbbrx1_wbuf_w_g1_cic_fdd_p_r_sel_MASK                    (0x00C0)

#define MMRF_DIG_CON32_dbbrx1_wbuf_w_g1_cic_fdd_p_c_sel_LSB                     (3)
#define MMRF_DIG_CON32_dbbrx1_wbuf_w_g1_cic_fdd_p_c_sel_WIDTH                   (3)
#define MMRF_DIG_CON32_dbbrx1_wbuf_w_g1_cic_fdd_p_c_sel_MASK                    (0x0038)

#define MMRF_DIG_CON32_dbbrx1_wbuf_w_g1_cic_lte_p_zp_sel_LSB                    (0)
#define MMRF_DIG_CON32_dbbrx1_wbuf_w_g1_cic_lte_p_zp_sel_WIDTH                  (3)
#define MMRF_DIG_CON32_dbbrx1_wbuf_w_g1_cic_lte_p_zp_sel_MASK                   (0x0007)

#define MMRF_DIG_CON33_dbbrx1_wbuf_w_g2_rxdfe_mode_sel_LSB                      (12)
#define MMRF_DIG_CON33_dbbrx1_wbuf_w_g2_rxdfe_mode_sel_WIDTH                    (2)
#define MMRF_DIG_CON33_dbbrx1_wbuf_w_g2_rxdfe_mode_sel_MASK                     (0x3000)

#define MMRF_DIG_CON33_dbbrx1_wbuf_w_g2_rxadc_rate_sel_LSB                      (0)
#define MMRF_DIG_CON33_dbbrx1_wbuf_w_g2_rxadc_rate_sel_WIDTH                    (12)
#define MMRF_DIG_CON33_dbbrx1_wbuf_w_g2_rxadc_rate_sel_MASK                     (0x0FFF)

#define MMRF_DIG_CON34_dbbrx1_wbuf_w_g2_cic_out_rate_sel_LSB                    (0)
#define MMRF_DIG_CON34_dbbrx1_wbuf_w_g2_cic_out_rate_sel_WIDTH                  (12)
#define MMRF_DIG_CON34_dbbrx1_wbuf_w_g2_cic_out_rate_sel_MASK                   (0x0FFF)

#define MMRF_DIG_CON35_dbbrx1_wbuf_w_g2_cic_fdd_p_r_sel_LSB                     (6)
#define MMRF_DIG_CON35_dbbrx1_wbuf_w_g2_cic_fdd_p_r_sel_WIDTH                   (2)
#define MMRF_DIG_CON35_dbbrx1_wbuf_w_g2_cic_fdd_p_r_sel_MASK                    (0x00C0)

#define MMRF_DIG_CON35_dbbrx1_wbuf_w_g2_cic_fdd_p_c_sel_LSB                     (3)
#define MMRF_DIG_CON35_dbbrx1_wbuf_w_g2_cic_fdd_p_c_sel_WIDTH                   (3)
#define MMRF_DIG_CON35_dbbrx1_wbuf_w_g2_cic_fdd_p_c_sel_MASK                    (0x0038)

#define MMRF_DIG_CON35_dbbrx1_wbuf_w_g2_cic_lte_p_zp_sel_LSB                    (0)
#define MMRF_DIG_CON35_dbbrx1_wbuf_w_g2_cic_lte_p_zp_sel_WIDTH                  (3)
#define MMRF_DIG_CON35_dbbrx1_wbuf_w_g2_cic_lte_p_zp_sel_MASK                   (0x0007)

#define MMRF_DIG_CON36_dbbrx1_wbuf_t_g0_rxdfe_mode_sel_LSB                      (12)
#define MMRF_DIG_CON36_dbbrx1_wbuf_t_g0_rxdfe_mode_sel_WIDTH                    (2)
#define MMRF_DIG_CON36_dbbrx1_wbuf_t_g0_rxdfe_mode_sel_MASK                     (0x3000)

#define MMRF_DIG_CON36_dbbrx1_wbuf_t_g0_rxadc_rate_sel_LSB                      (0)
#define MMRF_DIG_CON36_dbbrx1_wbuf_t_g0_rxadc_rate_sel_WIDTH                    (12)
#define MMRF_DIG_CON36_dbbrx1_wbuf_t_g0_rxadc_rate_sel_MASK                     (0x0FFF)

#define MMRF_DIG_CON37_dbbrx1_wbuf_t_g0_cic_out_rate_sel_LSB                    (0)
#define MMRF_DIG_CON37_dbbrx1_wbuf_t_g0_cic_out_rate_sel_WIDTH                  (12)
#define MMRF_DIG_CON37_dbbrx1_wbuf_t_g0_cic_out_rate_sel_MASK                   (0x0FFF)

#define MMRF_DIG_CON38_dbbrx1_wbuf_t_g0_cic_fdd_p_r_sel_LSB                     (6)
#define MMRF_DIG_CON38_dbbrx1_wbuf_t_g0_cic_fdd_p_r_sel_WIDTH                   (2)
#define MMRF_DIG_CON38_dbbrx1_wbuf_t_g0_cic_fdd_p_r_sel_MASK                    (0x00C0)

#define MMRF_DIG_CON38_dbbrx1_wbuf_t_g0_cic_fdd_p_c_sel_LSB                     (3)
#define MMRF_DIG_CON38_dbbrx1_wbuf_t_g0_cic_fdd_p_c_sel_WIDTH                   (3)
#define MMRF_DIG_CON38_dbbrx1_wbuf_t_g0_cic_fdd_p_c_sel_MASK                    (0x0038)

#define MMRF_DIG_CON38_dbbrx1_wbuf_t_g0_cic_lte_p_zp_sel_LSB                    (0)
#define MMRF_DIG_CON38_dbbrx1_wbuf_t_g0_cic_lte_p_zp_sel_WIDTH                  (3)
#define MMRF_DIG_CON38_dbbrx1_wbuf_t_g0_cic_lte_p_zp_sel_MASK                   (0x0007)

#define MMRF_DIG_CON39_dbbrx1_wbuf_t_g1_rxdfe_mode_sel_LSB                      (12)
#define MMRF_DIG_CON39_dbbrx1_wbuf_t_g1_rxdfe_mode_sel_WIDTH                    (2)
#define MMRF_DIG_CON39_dbbrx1_wbuf_t_g1_rxdfe_mode_sel_MASK                     (0x3000)

#define MMRF_DIG_CON39_dbbrx1_wbuf_t_g1_rxadc_rate_sel_LSB                      (0)
#define MMRF_DIG_CON39_dbbrx1_wbuf_t_g1_rxadc_rate_sel_WIDTH                    (12)
#define MMRF_DIG_CON39_dbbrx1_wbuf_t_g1_rxadc_rate_sel_MASK                     (0x0FFF)

#define MMRF_DIG_CON3A_dbbrx1_wbuf_t_g1_cic_out_rate_sel_LSB                    (0)
#define MMRF_DIG_CON3A_dbbrx1_wbuf_t_g1_cic_out_rate_sel_WIDTH                  (12)
#define MMRF_DIG_CON3A_dbbrx1_wbuf_t_g1_cic_out_rate_sel_MASK                   (0x0FFF)

#define MMRF_DIG_CON3B_dbbrx1_wbuf_t_g1_cic_fdd_p_r_sel_LSB                     (6)
#define MMRF_DIG_CON3B_dbbrx1_wbuf_t_g1_cic_fdd_p_r_sel_WIDTH                   (2)
#define MMRF_DIG_CON3B_dbbrx1_wbuf_t_g1_cic_fdd_p_r_sel_MASK                    (0x00C0)

#define MMRF_DIG_CON3B_dbbrx1_wbuf_t_g1_cic_fdd_p_c_sel_LSB                     (3)
#define MMRF_DIG_CON3B_dbbrx1_wbuf_t_g1_cic_fdd_p_c_sel_WIDTH                   (3)
#define MMRF_DIG_CON3B_dbbrx1_wbuf_t_g1_cic_fdd_p_c_sel_MASK                    (0x0038)

#define MMRF_DIG_CON3B_dbbrx1_wbuf_t_g1_cic_lte_p_zp_sel_LSB                    (0)
#define MMRF_DIG_CON3B_dbbrx1_wbuf_t_g1_cic_lte_p_zp_sel_WIDTH                  (3)
#define MMRF_DIG_CON3B_dbbrx1_wbuf_t_g1_cic_lte_p_zp_sel_MASK                   (0x0007)

#define MMRF_DIG_CON3C_dbbrx1_wbuf_t_g2_rxdfe_mode_sel_LSB                      (12)
#define MMRF_DIG_CON3C_dbbrx1_wbuf_t_g2_rxdfe_mode_sel_WIDTH                    (2)
#define MMRF_DIG_CON3C_dbbrx1_wbuf_t_g2_rxdfe_mode_sel_MASK                     (0x3000)

#define MMRF_DIG_CON3C_dbbrx1_wbuf_t_g2_rxadc_rate_sel_LSB                      (0)
#define MMRF_DIG_CON3C_dbbrx1_wbuf_t_g2_rxadc_rate_sel_WIDTH                    (12)
#define MMRF_DIG_CON3C_dbbrx1_wbuf_t_g2_rxadc_rate_sel_MASK                     (0x0FFF)

#define MMRF_DIG_CON3D_dbbrx1_wbuf_t_g2_cic_out_rate_sel_LSB                    (0)
#define MMRF_DIG_CON3D_dbbrx1_wbuf_t_g2_cic_out_rate_sel_WIDTH                  (12)
#define MMRF_DIG_CON3D_dbbrx1_wbuf_t_g2_cic_out_rate_sel_MASK                   (0x0FFF)

#define MMRF_DIG_CON3E_dbbrx1_wbuf_t_g2_cic_fdd_p_r_sel_LSB                     (6)
#define MMRF_DIG_CON3E_dbbrx1_wbuf_t_g2_cic_fdd_p_r_sel_WIDTH                   (2)
#define MMRF_DIG_CON3E_dbbrx1_wbuf_t_g2_cic_fdd_p_r_sel_MASK                    (0x00C0)

#define MMRF_DIG_CON3E_dbbrx1_wbuf_t_g2_cic_fdd_p_c_sel_LSB                     (3)
#define MMRF_DIG_CON3E_dbbrx1_wbuf_t_g2_cic_fdd_p_c_sel_WIDTH                   (3)
#define MMRF_DIG_CON3E_dbbrx1_wbuf_t_g2_cic_fdd_p_c_sel_MASK                    (0x0038)

#define MMRF_DIG_CON3E_dbbrx1_wbuf_t_g2_cic_lte_p_zp_sel_LSB                    (0)
#define MMRF_DIG_CON3E_dbbrx1_wbuf_t_g2_cic_lte_p_zp_sel_WIDTH                  (3)
#define MMRF_DIG_CON3E_dbbrx1_wbuf_t_g2_cic_lte_p_zp_sel_MASK                   (0x0007)

#define MMRF_DIG_CON3F_dbbrx1_wbuf_l_g0_rxdfe_mode_sel_LSB                      (12)
#define MMRF_DIG_CON3F_dbbrx1_wbuf_l_g0_rxdfe_mode_sel_WIDTH                    (2)
#define MMRF_DIG_CON3F_dbbrx1_wbuf_l_g0_rxdfe_mode_sel_MASK                     (0x3000)

#define MMRF_DIG_CON3F_dbbrx1_wbuf_l_g0_rxadc_rate_sel_LSB                      (0)
#define MMRF_DIG_CON3F_dbbrx1_wbuf_l_g0_rxadc_rate_sel_WIDTH                    (12)
#define MMRF_DIG_CON3F_dbbrx1_wbuf_l_g0_rxadc_rate_sel_MASK                     (0x0FFF)

#define MMRF_DIG_CON40_dbbrx1_wbuf_l_g0_cic_out_rate_sel_LSB                    (0)
#define MMRF_DIG_CON40_dbbrx1_wbuf_l_g0_cic_out_rate_sel_WIDTH                  (12)
#define MMRF_DIG_CON40_dbbrx1_wbuf_l_g0_cic_out_rate_sel_MASK                   (0x0FFF)

#define MMRF_DIG_CON41_dbbrx1_wbuf_l_g0_cic_fdd_p_r_sel_LSB                     (6)
#define MMRF_DIG_CON41_dbbrx1_wbuf_l_g0_cic_fdd_p_r_sel_WIDTH                   (2)
#define MMRF_DIG_CON41_dbbrx1_wbuf_l_g0_cic_fdd_p_r_sel_MASK                    (0x00C0)

#define MMRF_DIG_CON41_dbbrx1_wbuf_l_g0_cic_fdd_p_c_sel_LSB                     (3)
#define MMRF_DIG_CON41_dbbrx1_wbuf_l_g0_cic_fdd_p_c_sel_WIDTH                   (3)
#define MMRF_DIG_CON41_dbbrx1_wbuf_l_g0_cic_fdd_p_c_sel_MASK                    (0x0038)

#define MMRF_DIG_CON41_dbbrx1_wbuf_l_g0_cic_lte_p_zp_sel_LSB                    (0)
#define MMRF_DIG_CON41_dbbrx1_wbuf_l_g0_cic_lte_p_zp_sel_WIDTH                  (3)
#define MMRF_DIG_CON41_dbbrx1_wbuf_l_g0_cic_lte_p_zp_sel_MASK                   (0x0007)

#define MMRF_DIG_CON42_dbbrx1_wbuf_l_g1_rxdfe_mode_sel_LSB                      (12)
#define MMRF_DIG_CON42_dbbrx1_wbuf_l_g1_rxdfe_mode_sel_WIDTH                    (2)
#define MMRF_DIG_CON42_dbbrx1_wbuf_l_g1_rxdfe_mode_sel_MASK                     (0x3000)

#define MMRF_DIG_CON42_dbbrx1_wbuf_l_g1_rxadc_rate_sel_LSB                      (0)
#define MMRF_DIG_CON42_dbbrx1_wbuf_l_g1_rxadc_rate_sel_WIDTH                    (12)
#define MMRF_DIG_CON42_dbbrx1_wbuf_l_g1_rxadc_rate_sel_MASK                     (0x0FFF)

#define MMRF_DIG_CON43_dbbrx1_wbuf_l_g1_cic_out_rate_sel_LSB                    (0)
#define MMRF_DIG_CON43_dbbrx1_wbuf_l_g1_cic_out_rate_sel_WIDTH                  (12)
#define MMRF_DIG_CON43_dbbrx1_wbuf_l_g1_cic_out_rate_sel_MASK                   (0x0FFF)

#define MMRF_DIG_CON44_dbbrx1_wbuf_l_g1_cic_fdd_p_r_sel_LSB                     (6)
#define MMRF_DIG_CON44_dbbrx1_wbuf_l_g1_cic_fdd_p_r_sel_WIDTH                   (2)
#define MMRF_DIG_CON44_dbbrx1_wbuf_l_g1_cic_fdd_p_r_sel_MASK                    (0x00C0)

#define MMRF_DIG_CON44_dbbrx1_wbuf_l_g1_cic_fdd_p_c_sel_LSB                     (3)
#define MMRF_DIG_CON44_dbbrx1_wbuf_l_g1_cic_fdd_p_c_sel_WIDTH                   (3)
#define MMRF_DIG_CON44_dbbrx1_wbuf_l_g1_cic_fdd_p_c_sel_MASK                    (0x0038)

#define MMRF_DIG_CON44_dbbrx1_wbuf_l_g1_cic_lte_p_zp_sel_LSB                    (0)
#define MMRF_DIG_CON44_dbbrx1_wbuf_l_g1_cic_lte_p_zp_sel_WIDTH                  (3)
#define MMRF_DIG_CON44_dbbrx1_wbuf_l_g1_cic_lte_p_zp_sel_MASK                   (0x0007)

#define MMRF_DIG_CON45_dbbrx1_wbuf_l_g2_rxdfe_mode_sel_LSB                      (12)
#define MMRF_DIG_CON45_dbbrx1_wbuf_l_g2_rxdfe_mode_sel_WIDTH                    (2)
#define MMRF_DIG_CON45_dbbrx1_wbuf_l_g2_rxdfe_mode_sel_MASK                     (0x3000)

#define MMRF_DIG_CON45_dbbrx1_wbuf_l_g2_rxadc_rate_sel_LSB                      (0)
#define MMRF_DIG_CON45_dbbrx1_wbuf_l_g2_rxadc_rate_sel_WIDTH                    (12)
#define MMRF_DIG_CON45_dbbrx1_wbuf_l_g2_rxadc_rate_sel_MASK                     (0x0FFF)

#define MMRF_DIG_CON46_dbbrx1_wbuf_l_g2_cic_out_rate_sel_LSB                    (0)
#define MMRF_DIG_CON46_dbbrx1_wbuf_l_g2_cic_out_rate_sel_WIDTH                  (12)
#define MMRF_DIG_CON46_dbbrx1_wbuf_l_g2_cic_out_rate_sel_MASK                   (0x0FFF)

#define MMRF_DIG_CON47_dbbrx1_wbuf_l_g2_cic_fdd_p_r_sel_LSB                     (6)
#define MMRF_DIG_CON47_dbbrx1_wbuf_l_g2_cic_fdd_p_r_sel_WIDTH                   (2)
#define MMRF_DIG_CON47_dbbrx1_wbuf_l_g2_cic_fdd_p_r_sel_MASK                    (0x00C0)

#define MMRF_DIG_CON47_dbbrx1_wbuf_l_g2_cic_fdd_p_c_sel_LSB                     (3)
#define MMRF_DIG_CON47_dbbrx1_wbuf_l_g2_cic_fdd_p_c_sel_WIDTH                   (3)
#define MMRF_DIG_CON47_dbbrx1_wbuf_l_g2_cic_fdd_p_c_sel_MASK                    (0x0038)

#define MMRF_DIG_CON47_dbbrx1_wbuf_l_g2_cic_lte_p_zp_sel_LSB                    (0)
#define MMRF_DIG_CON47_dbbrx1_wbuf_l_g2_cic_lte_p_zp_sel_WIDTH                  (3)
#define MMRF_DIG_CON47_dbbrx1_wbuf_l_g2_cic_lte_p_zp_sel_MASK                   (0x0007)

#define MMRF_DIG_CON48_pbbrx2_wbuf_w_g0_rxdfe_mode_sel_LSB                      (12)
#define MMRF_DIG_CON48_pbbrx2_wbuf_w_g0_rxdfe_mode_sel_WIDTH                    (2)
#define MMRF_DIG_CON48_pbbrx2_wbuf_w_g0_rxdfe_mode_sel_MASK                     (0x3000)

#define MMRF_DIG_CON48_pbbrx2_wbuf_w_g0_rxadc_rate_sel_LSB                      (0)
#define MMRF_DIG_CON48_pbbrx2_wbuf_w_g0_rxadc_rate_sel_WIDTH                    (12)
#define MMRF_DIG_CON48_pbbrx2_wbuf_w_g0_rxadc_rate_sel_MASK                     (0x0FFF)

#define MMRF_DIG_CON49_pbbrx2_wbuf_w_g0_cic_out_rate_sel_LSB                    (0)
#define MMRF_DIG_CON49_pbbrx2_wbuf_w_g0_cic_out_rate_sel_WIDTH                  (12)
#define MMRF_DIG_CON49_pbbrx2_wbuf_w_g0_cic_out_rate_sel_MASK                   (0x0FFF)

#define MMRF_DIG_CON4A_pbbrx2_wbuf_w_g0_cic_fdd_p_r_sel_LSB                     (6)
#define MMRF_DIG_CON4A_pbbrx2_wbuf_w_g0_cic_fdd_p_r_sel_WIDTH                   (2)
#define MMRF_DIG_CON4A_pbbrx2_wbuf_w_g0_cic_fdd_p_r_sel_MASK                    (0x00C0)

#define MMRF_DIG_CON4A_pbbrx2_wbuf_w_g0_cic_fdd_p_c_sel_LSB                     (3)
#define MMRF_DIG_CON4A_pbbrx2_wbuf_w_g0_cic_fdd_p_c_sel_WIDTH                   (3)
#define MMRF_DIG_CON4A_pbbrx2_wbuf_w_g0_cic_fdd_p_c_sel_MASK                    (0x0038)

#define MMRF_DIG_CON4A_pbbrx2_wbuf_w_g0_cic_lte_p_zp_sel_LSB                    (0)
#define MMRF_DIG_CON4A_pbbrx2_wbuf_w_g0_cic_lte_p_zp_sel_WIDTH                  (3)
#define MMRF_DIG_CON4A_pbbrx2_wbuf_w_g0_cic_lte_p_zp_sel_MASK                   (0x0007)

#define MMRF_DIG_CON4B_pbbrx2_wbuf_w_g1_rxdfe_mode_sel_LSB                      (12)
#define MMRF_DIG_CON4B_pbbrx2_wbuf_w_g1_rxdfe_mode_sel_WIDTH                    (2)
#define MMRF_DIG_CON4B_pbbrx2_wbuf_w_g1_rxdfe_mode_sel_MASK                     (0x3000)

#define MMRF_DIG_CON4B_pbbrx2_wbuf_w_g1_rxadc_rate_sel_LSB                      (0)
#define MMRF_DIG_CON4B_pbbrx2_wbuf_w_g1_rxadc_rate_sel_WIDTH                    (12)
#define MMRF_DIG_CON4B_pbbrx2_wbuf_w_g1_rxadc_rate_sel_MASK                     (0x0FFF)

#define MMRF_DIG_CON4C_pbbrx2_wbuf_w_g1_cic_out_rate_sel_LSB                    (0)
#define MMRF_DIG_CON4C_pbbrx2_wbuf_w_g1_cic_out_rate_sel_WIDTH                  (12)
#define MMRF_DIG_CON4C_pbbrx2_wbuf_w_g1_cic_out_rate_sel_MASK                   (0x0FFF)

#define MMRF_DIG_CON4D_pbbrx2_wbuf_w_g1_cic_fdd_p_r_sel_LSB                     (6)
#define MMRF_DIG_CON4D_pbbrx2_wbuf_w_g1_cic_fdd_p_r_sel_WIDTH                   (2)
#define MMRF_DIG_CON4D_pbbrx2_wbuf_w_g1_cic_fdd_p_r_sel_MASK                    (0x00C0)

#define MMRF_DIG_CON4D_pbbrx2_wbuf_w_g1_cic_fdd_p_c_sel_LSB                     (3)
#define MMRF_DIG_CON4D_pbbrx2_wbuf_w_g1_cic_fdd_p_c_sel_WIDTH                   (3)
#define MMRF_DIG_CON4D_pbbrx2_wbuf_w_g1_cic_fdd_p_c_sel_MASK                    (0x0038)

#define MMRF_DIG_CON4D_pbbrx2_wbuf_w_g1_cic_lte_p_zp_sel_LSB                    (0)
#define MMRF_DIG_CON4D_pbbrx2_wbuf_w_g1_cic_lte_p_zp_sel_WIDTH                  (3)
#define MMRF_DIG_CON4D_pbbrx2_wbuf_w_g1_cic_lte_p_zp_sel_MASK                   (0x0007)

#define MMRF_DIG_CON4E_pbbrx2_wbuf_w_g2_rxdfe_mode_sel_LSB                      (12)
#define MMRF_DIG_CON4E_pbbrx2_wbuf_w_g2_rxdfe_mode_sel_WIDTH                    (2)
#define MMRF_DIG_CON4E_pbbrx2_wbuf_w_g2_rxdfe_mode_sel_MASK                     (0x3000)

#define MMRF_DIG_CON4E_pbbrx2_wbuf_w_g2_rxadc_rate_sel_LSB                      (0)
#define MMRF_DIG_CON4E_pbbrx2_wbuf_w_g2_rxadc_rate_sel_WIDTH                    (12)
#define MMRF_DIG_CON4E_pbbrx2_wbuf_w_g2_rxadc_rate_sel_MASK                     (0x0FFF)

#define MMRF_DIG_CON4F_pbbrx2_wbuf_w_g2_cic_out_rate_sel_LSB                    (0)
#define MMRF_DIG_CON4F_pbbrx2_wbuf_w_g2_cic_out_rate_sel_WIDTH                  (12)
#define MMRF_DIG_CON4F_pbbrx2_wbuf_w_g2_cic_out_rate_sel_MASK                   (0x0FFF)

#define MMRF_DIG_CON50_pbbrx2_wbuf_w_g2_cic_fdd_p_r_sel_LSB                     (6)
#define MMRF_DIG_CON50_pbbrx2_wbuf_w_g2_cic_fdd_p_r_sel_WIDTH                   (2)
#define MMRF_DIG_CON50_pbbrx2_wbuf_w_g2_cic_fdd_p_r_sel_MASK                    (0x00C0)

#define MMRF_DIG_CON50_pbbrx2_wbuf_w_g2_cic_fdd_p_c_sel_LSB                     (3)
#define MMRF_DIG_CON50_pbbrx2_wbuf_w_g2_cic_fdd_p_c_sel_WIDTH                   (3)
#define MMRF_DIG_CON50_pbbrx2_wbuf_w_g2_cic_fdd_p_c_sel_MASK                    (0x0038)

#define MMRF_DIG_CON50_pbbrx2_wbuf_w_g2_cic_lte_p_zp_sel_LSB                    (0)
#define MMRF_DIG_CON50_pbbrx2_wbuf_w_g2_cic_lte_p_zp_sel_WIDTH                  (3)
#define MMRF_DIG_CON50_pbbrx2_wbuf_w_g2_cic_lte_p_zp_sel_MASK                   (0x0007)

#define MMRF_DIG_CON51_pbbrx2_wbuf_t_g0_rxdfe_mode_sel_LSB                      (12)
#define MMRF_DIG_CON51_pbbrx2_wbuf_t_g0_rxdfe_mode_sel_WIDTH                    (2)
#define MMRF_DIG_CON51_pbbrx2_wbuf_t_g0_rxdfe_mode_sel_MASK                     (0x3000)

#define MMRF_DIG_CON51_pbbrx2_wbuf_t_g0_rxadc_rate_sel_LSB                      (0)
#define MMRF_DIG_CON51_pbbrx2_wbuf_t_g0_rxadc_rate_sel_WIDTH                    (12)
#define MMRF_DIG_CON51_pbbrx2_wbuf_t_g0_rxadc_rate_sel_MASK                     (0x0FFF)

#define MMRF_DIG_CON52_pbbrx2_wbuf_t_g0_cic_out_rate_sel_LSB                    (0)
#define MMRF_DIG_CON52_pbbrx2_wbuf_t_g0_cic_out_rate_sel_WIDTH                  (12)
#define MMRF_DIG_CON52_pbbrx2_wbuf_t_g0_cic_out_rate_sel_MASK                   (0x0FFF)

#define MMRF_DIG_CON53_pbbrx2_wbuf_t_g0_cic_fdd_p_r_sel_LSB                     (6)
#define MMRF_DIG_CON53_pbbrx2_wbuf_t_g0_cic_fdd_p_r_sel_WIDTH                   (2)
#define MMRF_DIG_CON53_pbbrx2_wbuf_t_g0_cic_fdd_p_r_sel_MASK                    (0x00C0)

#define MMRF_DIG_CON53_pbbrx2_wbuf_t_g0_cic_fdd_p_c_sel_LSB                     (3)
#define MMRF_DIG_CON53_pbbrx2_wbuf_t_g0_cic_fdd_p_c_sel_WIDTH                   (3)
#define MMRF_DIG_CON53_pbbrx2_wbuf_t_g0_cic_fdd_p_c_sel_MASK                    (0x0038)

#define MMRF_DIG_CON53_pbbrx2_wbuf_t_g0_cic_lte_p_zp_sel_LSB                    (0)
#define MMRF_DIG_CON53_pbbrx2_wbuf_t_g0_cic_lte_p_zp_sel_WIDTH                  (3)
#define MMRF_DIG_CON53_pbbrx2_wbuf_t_g0_cic_lte_p_zp_sel_MASK                   (0x0007)

#define MMRF_DIG_CON54_pbbrx2_wbuf_t_g1_rxdfe_mode_sel_LSB                      (12)
#define MMRF_DIG_CON54_pbbrx2_wbuf_t_g1_rxdfe_mode_sel_WIDTH                    (2)
#define MMRF_DIG_CON54_pbbrx2_wbuf_t_g1_rxdfe_mode_sel_MASK                     (0x3000)

#define MMRF_DIG_CON54_pbbrx2_wbuf_t_g1_rxadc_rate_sel_LSB                      (0)
#define MMRF_DIG_CON54_pbbrx2_wbuf_t_g1_rxadc_rate_sel_WIDTH                    (12)
#define MMRF_DIG_CON54_pbbrx2_wbuf_t_g1_rxadc_rate_sel_MASK                     (0x0FFF)

#define MMRF_DIG_CON55_pbbrx2_wbuf_t_g1_cic_out_rate_sel_LSB                    (0)
#define MMRF_DIG_CON55_pbbrx2_wbuf_t_g1_cic_out_rate_sel_WIDTH                  (12)
#define MMRF_DIG_CON55_pbbrx2_wbuf_t_g1_cic_out_rate_sel_MASK                   (0x0FFF)

#define MMRF_DIG_CON56_pbbrx2_wbuf_t_g1_cic_fdd_p_r_sel_LSB                     (6)
#define MMRF_DIG_CON56_pbbrx2_wbuf_t_g1_cic_fdd_p_r_sel_WIDTH                   (2)
#define MMRF_DIG_CON56_pbbrx2_wbuf_t_g1_cic_fdd_p_r_sel_MASK                    (0x00C0)

#define MMRF_DIG_CON56_pbbrx2_wbuf_t_g1_cic_fdd_p_c_sel_LSB                     (3)
#define MMRF_DIG_CON56_pbbrx2_wbuf_t_g1_cic_fdd_p_c_sel_WIDTH                   (3)
#define MMRF_DIG_CON56_pbbrx2_wbuf_t_g1_cic_fdd_p_c_sel_MASK                    (0x0038)

#define MMRF_DIG_CON56_pbbrx2_wbuf_t_g1_cic_lte_p_zp_sel_LSB                    (0)
#define MMRF_DIG_CON56_pbbrx2_wbuf_t_g1_cic_lte_p_zp_sel_WIDTH                  (3)
#define MMRF_DIG_CON56_pbbrx2_wbuf_t_g1_cic_lte_p_zp_sel_MASK                   (0x0007)

#define MMRF_DIG_CON57_pbbrx2_wbuf_t_g2_rxdfe_mode_sel_LSB                      (12)
#define MMRF_DIG_CON57_pbbrx2_wbuf_t_g2_rxdfe_mode_sel_WIDTH                    (2)
#define MMRF_DIG_CON57_pbbrx2_wbuf_t_g2_rxdfe_mode_sel_MASK                     (0x3000)

#define MMRF_DIG_CON57_pbbrx2_wbuf_t_g2_rxadc_rate_sel_LSB                      (0)
#define MMRF_DIG_CON57_pbbrx2_wbuf_t_g2_rxadc_rate_sel_WIDTH                    (12)
#define MMRF_DIG_CON57_pbbrx2_wbuf_t_g2_rxadc_rate_sel_MASK                     (0x0FFF)

#define MMRF_DIG_CON58_pbbrx2_wbuf_t_g2_cic_out_rate_sel_LSB                    (0)
#define MMRF_DIG_CON58_pbbrx2_wbuf_t_g2_cic_out_rate_sel_WIDTH                  (12)
#define MMRF_DIG_CON58_pbbrx2_wbuf_t_g2_cic_out_rate_sel_MASK                   (0x0FFF)

#define MMRF_DIG_CON59_pbbrx2_wbuf_t_g2_cic_fdd_p_r_sel_LSB                     (6)
#define MMRF_DIG_CON59_pbbrx2_wbuf_t_g2_cic_fdd_p_r_sel_WIDTH                   (2)
#define MMRF_DIG_CON59_pbbrx2_wbuf_t_g2_cic_fdd_p_r_sel_MASK                    (0x00C0)

#define MMRF_DIG_CON59_pbbrx2_wbuf_t_g2_cic_fdd_p_c_sel_LSB                     (3)
#define MMRF_DIG_CON59_pbbrx2_wbuf_t_g2_cic_fdd_p_c_sel_WIDTH                   (3)
#define MMRF_DIG_CON59_pbbrx2_wbuf_t_g2_cic_fdd_p_c_sel_MASK                    (0x0038)

#define MMRF_DIG_CON59_pbbrx2_wbuf_t_g2_cic_lte_p_zp_sel_LSB                    (0)
#define MMRF_DIG_CON59_pbbrx2_wbuf_t_g2_cic_lte_p_zp_sel_WIDTH                  (3)
#define MMRF_DIG_CON59_pbbrx2_wbuf_t_g2_cic_lte_p_zp_sel_MASK                   (0x0007)

#define MMRF_DIG_CON5A_pbbrx2_wbuf_l_g0_rxdfe_mode_sel_LSB                      (12)
#define MMRF_DIG_CON5A_pbbrx2_wbuf_l_g0_rxdfe_mode_sel_WIDTH                    (2)
#define MMRF_DIG_CON5A_pbbrx2_wbuf_l_g0_rxdfe_mode_sel_MASK                     (0x3000)

#define MMRF_DIG_CON5A_pbbrx2_wbuf_l_g0_rxadc_rate_sel_LSB                      (0)
#define MMRF_DIG_CON5A_pbbrx2_wbuf_l_g0_rxadc_rate_sel_WIDTH                    (12)
#define MMRF_DIG_CON5A_pbbrx2_wbuf_l_g0_rxadc_rate_sel_MASK                     (0x0FFF)

#define MMRF_DIG_CON5B_pbbrx2_wbuf_l_g0_cic_out_rate_sel_LSB                    (0)
#define MMRF_DIG_CON5B_pbbrx2_wbuf_l_g0_cic_out_rate_sel_WIDTH                  (12)
#define MMRF_DIG_CON5B_pbbrx2_wbuf_l_g0_cic_out_rate_sel_MASK                   (0x0FFF)

#define MMRF_DIG_CON5C_pbbrx2_wbuf_l_g0_cic_fdd_p_r_sel_LSB                     (6)
#define MMRF_DIG_CON5C_pbbrx2_wbuf_l_g0_cic_fdd_p_r_sel_WIDTH                   (2)
#define MMRF_DIG_CON5C_pbbrx2_wbuf_l_g0_cic_fdd_p_r_sel_MASK                    (0x00C0)

#define MMRF_DIG_CON5C_pbbrx2_wbuf_l_g0_cic_fdd_p_c_sel_LSB                     (3)
#define MMRF_DIG_CON5C_pbbrx2_wbuf_l_g0_cic_fdd_p_c_sel_WIDTH                   (3)
#define MMRF_DIG_CON5C_pbbrx2_wbuf_l_g0_cic_fdd_p_c_sel_MASK                    (0x0038)

#define MMRF_DIG_CON5C_pbbrx2_wbuf_l_g0_cic_lte_p_zp_sel_LSB                    (0)
#define MMRF_DIG_CON5C_pbbrx2_wbuf_l_g0_cic_lte_p_zp_sel_WIDTH                  (3)
#define MMRF_DIG_CON5C_pbbrx2_wbuf_l_g0_cic_lte_p_zp_sel_MASK                   (0x0007)

#define MMRF_DIG_CON5D_pbbrx2_wbuf_l_g1_rxdfe_mode_sel_LSB                      (12)
#define MMRF_DIG_CON5D_pbbrx2_wbuf_l_g1_rxdfe_mode_sel_WIDTH                    (2)
#define MMRF_DIG_CON5D_pbbrx2_wbuf_l_g1_rxdfe_mode_sel_MASK                     (0x3000)

#define MMRF_DIG_CON5D_pbbrx2_wbuf_l_g1_rxadc_rate_sel_LSB                      (0)
#define MMRF_DIG_CON5D_pbbrx2_wbuf_l_g1_rxadc_rate_sel_WIDTH                    (12)
#define MMRF_DIG_CON5D_pbbrx2_wbuf_l_g1_rxadc_rate_sel_MASK                     (0x0FFF)

#define MMRF_DIG_CON5E_pbbrx2_wbuf_l_g1_cic_out_rate_sel_LSB                    (0)
#define MMRF_DIG_CON5E_pbbrx2_wbuf_l_g1_cic_out_rate_sel_WIDTH                  (12)
#define MMRF_DIG_CON5E_pbbrx2_wbuf_l_g1_cic_out_rate_sel_MASK                   (0x0FFF)

#define MMRF_DIG_CON5F_pbbrx2_wbuf_l_g1_cic_fdd_p_r_sel_LSB                     (6)
#define MMRF_DIG_CON5F_pbbrx2_wbuf_l_g1_cic_fdd_p_r_sel_WIDTH                   (2)
#define MMRF_DIG_CON5F_pbbrx2_wbuf_l_g1_cic_fdd_p_r_sel_MASK                    (0x00C0)

#define MMRF_DIG_CON5F_pbbrx2_wbuf_l_g1_cic_fdd_p_c_sel_LSB                     (3)
#define MMRF_DIG_CON5F_pbbrx2_wbuf_l_g1_cic_fdd_p_c_sel_WIDTH                   (3)
#define MMRF_DIG_CON5F_pbbrx2_wbuf_l_g1_cic_fdd_p_c_sel_MASK                    (0x0038)

#define MMRF_DIG_CON5F_pbbrx2_wbuf_l_g1_cic_lte_p_zp_sel_LSB                    (0)
#define MMRF_DIG_CON5F_pbbrx2_wbuf_l_g1_cic_lte_p_zp_sel_WIDTH                  (3)
#define MMRF_DIG_CON5F_pbbrx2_wbuf_l_g1_cic_lte_p_zp_sel_MASK                   (0x0007)

#define MMRF_DIG_CON60_pbbrx2_wbuf_l_g2_rxdfe_mode_sel_LSB                      (12)
#define MMRF_DIG_CON60_pbbrx2_wbuf_l_g2_rxdfe_mode_sel_WIDTH                    (2)
#define MMRF_DIG_CON60_pbbrx2_wbuf_l_g2_rxdfe_mode_sel_MASK                     (0x3000)

#define MMRF_DIG_CON60_pbbrx2_wbuf_l_g2_rxadc_rate_sel_LSB                      (0)
#define MMRF_DIG_CON60_pbbrx2_wbuf_l_g2_rxadc_rate_sel_WIDTH                    (12)
#define MMRF_DIG_CON60_pbbrx2_wbuf_l_g2_rxadc_rate_sel_MASK                     (0x0FFF)

#define MMRF_DIG_CON61_pbbrx2_wbuf_l_g2_cic_out_rate_sel_LSB                    (0)
#define MMRF_DIG_CON61_pbbrx2_wbuf_l_g2_cic_out_rate_sel_WIDTH                  (12)
#define MMRF_DIG_CON61_pbbrx2_wbuf_l_g2_cic_out_rate_sel_MASK                   (0x0FFF)

#define MMRF_DIG_CON62_pbbrx2_wbuf_l_g2_cic_fdd_p_r_sel_LSB                     (6)
#define MMRF_DIG_CON62_pbbrx2_wbuf_l_g2_cic_fdd_p_r_sel_WIDTH                   (2)
#define MMRF_DIG_CON62_pbbrx2_wbuf_l_g2_cic_fdd_p_r_sel_MASK                    (0x00C0)

#define MMRF_DIG_CON62_pbbrx2_wbuf_l_g2_cic_fdd_p_c_sel_LSB                     (3)
#define MMRF_DIG_CON62_pbbrx2_wbuf_l_g2_cic_fdd_p_c_sel_WIDTH                   (3)
#define MMRF_DIG_CON62_pbbrx2_wbuf_l_g2_cic_fdd_p_c_sel_MASK                    (0x0038)

#define MMRF_DIG_CON62_pbbrx2_wbuf_l_g2_cic_lte_p_zp_sel_LSB                    (0)
#define MMRF_DIG_CON62_pbbrx2_wbuf_l_g2_cic_lte_p_zp_sel_WIDTH                  (3)
#define MMRF_DIG_CON62_pbbrx2_wbuf_l_g2_cic_lte_p_zp_sel_MASK                   (0x0007)

#define MMRF_DIG_CON63_dbbrx2_wbuf_w_g0_rxdfe_mode_sel_LSB                      (12)
#define MMRF_DIG_CON63_dbbrx2_wbuf_w_g0_rxdfe_mode_sel_WIDTH                    (2)
#define MMRF_DIG_CON63_dbbrx2_wbuf_w_g0_rxdfe_mode_sel_MASK                     (0x3000)

#define MMRF_DIG_CON63_dbbrx2_wbuf_w_g0_rxadc_rate_sel_LSB                      (0)
#define MMRF_DIG_CON63_dbbrx2_wbuf_w_g0_rxadc_rate_sel_WIDTH                    (12)
#define MMRF_DIG_CON63_dbbrx2_wbuf_w_g0_rxadc_rate_sel_MASK                     (0x0FFF)

#define MMRF_DIG_CON64_dbbrx2_wbuf_w_g0_cic_out_rate_sel_LSB                    (0)
#define MMRF_DIG_CON64_dbbrx2_wbuf_w_g0_cic_out_rate_sel_WIDTH                  (12)
#define MMRF_DIG_CON64_dbbrx2_wbuf_w_g0_cic_out_rate_sel_MASK                   (0x0FFF)

#define MMRF_DIG_CON65_dbbrx2_wbuf_w_g0_cic_fdd_p_r_sel_LSB                     (6)
#define MMRF_DIG_CON65_dbbrx2_wbuf_w_g0_cic_fdd_p_r_sel_WIDTH                   (2)
#define MMRF_DIG_CON65_dbbrx2_wbuf_w_g0_cic_fdd_p_r_sel_MASK                    (0x00C0)

#define MMRF_DIG_CON65_dbbrx2_wbuf_w_g0_cic_fdd_p_c_sel_LSB                     (3)
#define MMRF_DIG_CON65_dbbrx2_wbuf_w_g0_cic_fdd_p_c_sel_WIDTH                   (3)
#define MMRF_DIG_CON65_dbbrx2_wbuf_w_g0_cic_fdd_p_c_sel_MASK                    (0x0038)

#define MMRF_DIG_CON65_dbbrx2_wbuf_w_g0_cic_lte_p_zp_sel_LSB                    (0)
#define MMRF_DIG_CON65_dbbrx2_wbuf_w_g0_cic_lte_p_zp_sel_WIDTH                  (3)
#define MMRF_DIG_CON65_dbbrx2_wbuf_w_g0_cic_lte_p_zp_sel_MASK                   (0x0007)

#define MMRF_DIG_CON66_dbbrx2_wbuf_w_g1_rxdfe_mode_sel_LSB                      (12)
#define MMRF_DIG_CON66_dbbrx2_wbuf_w_g1_rxdfe_mode_sel_WIDTH                    (2)
#define MMRF_DIG_CON66_dbbrx2_wbuf_w_g1_rxdfe_mode_sel_MASK                     (0x3000)

#define MMRF_DIG_CON66_dbbrx2_wbuf_w_g1_rxadc_rate_sel_LSB                      (0)
#define MMRF_DIG_CON66_dbbrx2_wbuf_w_g1_rxadc_rate_sel_WIDTH                    (12)
#define MMRF_DIG_CON66_dbbrx2_wbuf_w_g1_rxadc_rate_sel_MASK                     (0x0FFF)

#define MMRF_DIG_CON67_dbbrx2_wbuf_w_g1_cic_out_rate_sel_LSB                    (0)
#define MMRF_DIG_CON67_dbbrx2_wbuf_w_g1_cic_out_rate_sel_WIDTH                  (12)
#define MMRF_DIG_CON67_dbbrx2_wbuf_w_g1_cic_out_rate_sel_MASK                   (0x0FFF)

#define MMRF_DIG_CON68_dbbrx2_wbuf_w_g1_cic_fdd_p_r_sel_LSB                     (6)
#define MMRF_DIG_CON68_dbbrx2_wbuf_w_g1_cic_fdd_p_r_sel_WIDTH                   (2)
#define MMRF_DIG_CON68_dbbrx2_wbuf_w_g1_cic_fdd_p_r_sel_MASK                    (0x00C0)

#define MMRF_DIG_CON68_dbbrx2_wbuf_w_g1_cic_fdd_p_c_sel_LSB                     (3)
#define MMRF_DIG_CON68_dbbrx2_wbuf_w_g1_cic_fdd_p_c_sel_WIDTH                   (3)
#define MMRF_DIG_CON68_dbbrx2_wbuf_w_g1_cic_fdd_p_c_sel_MASK                    (0x0038)

#define MMRF_DIG_CON68_dbbrx2_wbuf_w_g1_cic_lte_p_zp_sel_LSB                    (0)
#define MMRF_DIG_CON68_dbbrx2_wbuf_w_g1_cic_lte_p_zp_sel_WIDTH                  (3)
#define MMRF_DIG_CON68_dbbrx2_wbuf_w_g1_cic_lte_p_zp_sel_MASK                   (0x0007)

#define MMRF_DIG_CON69_dbbrx2_wbuf_w_g2_rxdfe_mode_sel_LSB                      (12)
#define MMRF_DIG_CON69_dbbrx2_wbuf_w_g2_rxdfe_mode_sel_WIDTH                    (2)
#define MMRF_DIG_CON69_dbbrx2_wbuf_w_g2_rxdfe_mode_sel_MASK                     (0x3000)

#define MMRF_DIG_CON69_dbbrx2_wbuf_w_g2_rxadc_rate_sel_LSB                      (0)
#define MMRF_DIG_CON69_dbbrx2_wbuf_w_g2_rxadc_rate_sel_WIDTH                    (12)
#define MMRF_DIG_CON69_dbbrx2_wbuf_w_g2_rxadc_rate_sel_MASK                     (0x0FFF)

#define MMRF_DIG_CON6A_dbbrx2_wbuf_w_g2_cic_out_rate_sel_LSB                    (0)
#define MMRF_DIG_CON6A_dbbrx2_wbuf_w_g2_cic_out_rate_sel_WIDTH                  (12)
#define MMRF_DIG_CON6A_dbbrx2_wbuf_w_g2_cic_out_rate_sel_MASK                   (0x0FFF)

#define MMRF_DIG_CON6B_dbbrx2_wbuf_w_g2_cic_fdd_p_r_sel_LSB                     (6)
#define MMRF_DIG_CON6B_dbbrx2_wbuf_w_g2_cic_fdd_p_r_sel_WIDTH                   (2)
#define MMRF_DIG_CON6B_dbbrx2_wbuf_w_g2_cic_fdd_p_r_sel_MASK                    (0x00C0)

#define MMRF_DIG_CON6B_dbbrx2_wbuf_w_g2_cic_fdd_p_c_sel_LSB                     (3)
#define MMRF_DIG_CON6B_dbbrx2_wbuf_w_g2_cic_fdd_p_c_sel_WIDTH                   (3)
#define MMRF_DIG_CON6B_dbbrx2_wbuf_w_g2_cic_fdd_p_c_sel_MASK                    (0x0038)

#define MMRF_DIG_CON6B_dbbrx2_wbuf_w_g2_cic_lte_p_zp_sel_LSB                    (0)
#define MMRF_DIG_CON6B_dbbrx2_wbuf_w_g2_cic_lte_p_zp_sel_WIDTH                  (3)
#define MMRF_DIG_CON6B_dbbrx2_wbuf_w_g2_cic_lte_p_zp_sel_MASK                   (0x0007)

#define MMRF_DIG_CON6C_dbbrx2_wbuf_t_g0_rxdfe_mode_sel_LSB                      (12)
#define MMRF_DIG_CON6C_dbbrx2_wbuf_t_g0_rxdfe_mode_sel_WIDTH                    (2)
#define MMRF_DIG_CON6C_dbbrx2_wbuf_t_g0_rxdfe_mode_sel_MASK                     (0x3000)

#define MMRF_DIG_CON6C_dbbrx2_wbuf_t_g0_rxadc_rate_sel_LSB                      (0)
#define MMRF_DIG_CON6C_dbbrx2_wbuf_t_g0_rxadc_rate_sel_WIDTH                    (12)
#define MMRF_DIG_CON6C_dbbrx2_wbuf_t_g0_rxadc_rate_sel_MASK                     (0x0FFF)

#define MMRF_DIG_CON6D_dbbrx2_wbuf_t_g0_cic_out_rate_sel_LSB                    (0)
#define MMRF_DIG_CON6D_dbbrx2_wbuf_t_g0_cic_out_rate_sel_WIDTH                  (12)
#define MMRF_DIG_CON6D_dbbrx2_wbuf_t_g0_cic_out_rate_sel_MASK                   (0x0FFF)

#define MMRF_DIG_CON6E_dbbrx2_wbuf_t_g0_cic_fdd_p_r_sel_LSB                     (6)
#define MMRF_DIG_CON6E_dbbrx2_wbuf_t_g0_cic_fdd_p_r_sel_WIDTH                   (2)
#define MMRF_DIG_CON6E_dbbrx2_wbuf_t_g0_cic_fdd_p_r_sel_MASK                    (0x00C0)

#define MMRF_DIG_CON6E_dbbrx2_wbuf_t_g0_cic_fdd_p_c_sel_LSB                     (3)
#define MMRF_DIG_CON6E_dbbrx2_wbuf_t_g0_cic_fdd_p_c_sel_WIDTH                   (3)
#define MMRF_DIG_CON6E_dbbrx2_wbuf_t_g0_cic_fdd_p_c_sel_MASK                    (0x0038)

#define MMRF_DIG_CON6E_dbbrx2_wbuf_t_g0_cic_lte_p_zp_sel_LSB                    (0)
#define MMRF_DIG_CON6E_dbbrx2_wbuf_t_g0_cic_lte_p_zp_sel_WIDTH                  (3)
#define MMRF_DIG_CON6E_dbbrx2_wbuf_t_g0_cic_lte_p_zp_sel_MASK                   (0x0007)

#define MMRF_DIG_CON6F_dbbrx2_wbuf_t_g1_rxdfe_mode_sel_LSB                      (12)
#define MMRF_DIG_CON6F_dbbrx2_wbuf_t_g1_rxdfe_mode_sel_WIDTH                    (2)
#define MMRF_DIG_CON6F_dbbrx2_wbuf_t_g1_rxdfe_mode_sel_MASK                     (0x3000)

#define MMRF_DIG_CON6F_dbbrx2_wbuf_t_g1_rxadc_rate_sel_LSB                      (0)
#define MMRF_DIG_CON6F_dbbrx2_wbuf_t_g1_rxadc_rate_sel_WIDTH                    (12)
#define MMRF_DIG_CON6F_dbbrx2_wbuf_t_g1_rxadc_rate_sel_MASK                     (0x0FFF)

#define MMRF_DIG_CON70_dbbrx2_wbuf_t_g1_cic_out_rate_sel_LSB                    (0)
#define MMRF_DIG_CON70_dbbrx2_wbuf_t_g1_cic_out_rate_sel_WIDTH                  (12)
#define MMRF_DIG_CON70_dbbrx2_wbuf_t_g1_cic_out_rate_sel_MASK                   (0x0FFF)

#define MMRF_DIG_CON71_dbbrx2_wbuf_t_g1_cic_fdd_p_r_sel_LSB                     (6)
#define MMRF_DIG_CON71_dbbrx2_wbuf_t_g1_cic_fdd_p_r_sel_WIDTH                   (2)
#define MMRF_DIG_CON71_dbbrx2_wbuf_t_g1_cic_fdd_p_r_sel_MASK                    (0x00C0)

#define MMRF_DIG_CON71_dbbrx2_wbuf_t_g1_cic_fdd_p_c_sel_LSB                     (3)
#define MMRF_DIG_CON71_dbbrx2_wbuf_t_g1_cic_fdd_p_c_sel_WIDTH                   (3)
#define MMRF_DIG_CON71_dbbrx2_wbuf_t_g1_cic_fdd_p_c_sel_MASK                    (0x0038)

#define MMRF_DIG_CON71_dbbrx2_wbuf_t_g1_cic_lte_p_zp_sel_LSB                    (0)
#define MMRF_DIG_CON71_dbbrx2_wbuf_t_g1_cic_lte_p_zp_sel_WIDTH                  (3)
#define MMRF_DIG_CON71_dbbrx2_wbuf_t_g1_cic_lte_p_zp_sel_MASK                   (0x0007)

#define MMRF_DIG_CON72_dbbrx2_wbuf_t_g2_rxdfe_mode_sel_LSB                      (12)
#define MMRF_DIG_CON72_dbbrx2_wbuf_t_g2_rxdfe_mode_sel_WIDTH                    (2)
#define MMRF_DIG_CON72_dbbrx2_wbuf_t_g2_rxdfe_mode_sel_MASK                     (0x3000)

#define MMRF_DIG_CON72_dbbrx2_wbuf_t_g2_rxadc_rate_sel_LSB                      (0)
#define MMRF_DIG_CON72_dbbrx2_wbuf_t_g2_rxadc_rate_sel_WIDTH                    (12)
#define MMRF_DIG_CON72_dbbrx2_wbuf_t_g2_rxadc_rate_sel_MASK                     (0x0FFF)

#define MMRF_DIG_CON73_dbbrx2_wbuf_t_g2_cic_out_rate_sel_LSB                    (0)
#define MMRF_DIG_CON73_dbbrx2_wbuf_t_g2_cic_out_rate_sel_WIDTH                  (12)
#define MMRF_DIG_CON73_dbbrx2_wbuf_t_g2_cic_out_rate_sel_MASK                   (0x0FFF)

#define MMRF_DIG_CON74_dbbrx2_wbuf_t_g2_cic_fdd_p_r_sel_LSB                     (6)
#define MMRF_DIG_CON74_dbbrx2_wbuf_t_g2_cic_fdd_p_r_sel_WIDTH                   (2)
#define MMRF_DIG_CON74_dbbrx2_wbuf_t_g2_cic_fdd_p_r_sel_MASK                    (0x00C0)

#define MMRF_DIG_CON74_dbbrx2_wbuf_t_g2_cic_fdd_p_c_sel_LSB                     (3)
#define MMRF_DIG_CON74_dbbrx2_wbuf_t_g2_cic_fdd_p_c_sel_WIDTH                   (3)
#define MMRF_DIG_CON74_dbbrx2_wbuf_t_g2_cic_fdd_p_c_sel_MASK                    (0x0038)

#define MMRF_DIG_CON74_dbbrx2_wbuf_t_g2_cic_lte_p_zp_sel_LSB                    (0)
#define MMRF_DIG_CON74_dbbrx2_wbuf_t_g2_cic_lte_p_zp_sel_WIDTH                  (3)
#define MMRF_DIG_CON74_dbbrx2_wbuf_t_g2_cic_lte_p_zp_sel_MASK                   (0x0007)

#define MMRF_DIG_CON75_dbbrx2_wbuf_l_g0_rxdfe_mode_sel_LSB                      (12)
#define MMRF_DIG_CON75_dbbrx2_wbuf_l_g0_rxdfe_mode_sel_WIDTH                    (2)
#define MMRF_DIG_CON75_dbbrx2_wbuf_l_g0_rxdfe_mode_sel_MASK                     (0x3000)

#define MMRF_DIG_CON75_dbbrx2_wbuf_l_g0_rxadc_rate_sel_LSB                      (0)
#define MMRF_DIG_CON75_dbbrx2_wbuf_l_g0_rxadc_rate_sel_WIDTH                    (12)
#define MMRF_DIG_CON75_dbbrx2_wbuf_l_g0_rxadc_rate_sel_MASK                     (0x0FFF)

#define MMRF_DIG_CON76_dbbrx2_wbuf_l_g0_cic_out_rate_sel_LSB                    (0)
#define MMRF_DIG_CON76_dbbrx2_wbuf_l_g0_cic_out_rate_sel_WIDTH                  (12)
#define MMRF_DIG_CON76_dbbrx2_wbuf_l_g0_cic_out_rate_sel_MASK                   (0x0FFF)

#define MMRF_DIG_CON77_dbbrx2_wbuf_l_g0_cic_fdd_p_r_sel_LSB                     (6)
#define MMRF_DIG_CON77_dbbrx2_wbuf_l_g0_cic_fdd_p_r_sel_WIDTH                   (2)
#define MMRF_DIG_CON77_dbbrx2_wbuf_l_g0_cic_fdd_p_r_sel_MASK                    (0x00C0)

#define MMRF_DIG_CON77_dbbrx2_wbuf_l_g0_cic_fdd_p_c_sel_LSB                     (3)
#define MMRF_DIG_CON77_dbbrx2_wbuf_l_g0_cic_fdd_p_c_sel_WIDTH                   (3)
#define MMRF_DIG_CON77_dbbrx2_wbuf_l_g0_cic_fdd_p_c_sel_MASK                    (0x0038)

#define MMRF_DIG_CON77_dbbrx2_wbuf_l_g0_cic_lte_p_zp_sel_LSB                    (0)
#define MMRF_DIG_CON77_dbbrx2_wbuf_l_g0_cic_lte_p_zp_sel_WIDTH                  (3)
#define MMRF_DIG_CON77_dbbrx2_wbuf_l_g0_cic_lte_p_zp_sel_MASK                   (0x0007)

#define MMRF_DIG_CON78_dbbrx2_wbuf_l_g1_rxdfe_mode_sel_LSB                      (12)
#define MMRF_DIG_CON78_dbbrx2_wbuf_l_g1_rxdfe_mode_sel_WIDTH                    (2)
#define MMRF_DIG_CON78_dbbrx2_wbuf_l_g1_rxdfe_mode_sel_MASK                     (0x3000)

#define MMRF_DIG_CON78_dbbrx2_wbuf_l_g1_rxadc_rate_sel_LSB                      (0)
#define MMRF_DIG_CON78_dbbrx2_wbuf_l_g1_rxadc_rate_sel_WIDTH                    (12)
#define MMRF_DIG_CON78_dbbrx2_wbuf_l_g1_rxadc_rate_sel_MASK                     (0x0FFF)

#define MMRF_DIG_CON79_dbbrx2_wbuf_l_g1_cic_out_rate_sel_LSB                    (0)
#define MMRF_DIG_CON79_dbbrx2_wbuf_l_g1_cic_out_rate_sel_WIDTH                  (12)
#define MMRF_DIG_CON79_dbbrx2_wbuf_l_g1_cic_out_rate_sel_MASK                   (0x0FFF)

#define MMRF_DIG_CON7A_dbbrx2_wbuf_l_g1_cic_fdd_p_r_sel_LSB                     (6)
#define MMRF_DIG_CON7A_dbbrx2_wbuf_l_g1_cic_fdd_p_r_sel_WIDTH                   (2)
#define MMRF_DIG_CON7A_dbbrx2_wbuf_l_g1_cic_fdd_p_r_sel_MASK                    (0x00C0)

#define MMRF_DIG_CON7A_dbbrx2_wbuf_l_g1_cic_fdd_p_c_sel_LSB                     (3)
#define MMRF_DIG_CON7A_dbbrx2_wbuf_l_g1_cic_fdd_p_c_sel_WIDTH                   (3)
#define MMRF_DIG_CON7A_dbbrx2_wbuf_l_g1_cic_fdd_p_c_sel_MASK                    (0x0038)

#define MMRF_DIG_CON7A_dbbrx2_wbuf_l_g1_cic_lte_p_zp_sel_LSB                    (0)
#define MMRF_DIG_CON7A_dbbrx2_wbuf_l_g1_cic_lte_p_zp_sel_WIDTH                  (3)
#define MMRF_DIG_CON7A_dbbrx2_wbuf_l_g1_cic_lte_p_zp_sel_MASK                   (0x0007)

#define MMRF_DIG_CON7B_dbbrx2_wbuf_l_g2_rxdfe_mode_sel_LSB                      (12)
#define MMRF_DIG_CON7B_dbbrx2_wbuf_l_g2_rxdfe_mode_sel_WIDTH                    (2)
#define MMRF_DIG_CON7B_dbbrx2_wbuf_l_g2_rxdfe_mode_sel_MASK                     (0x3000)

#define MMRF_DIG_CON7B_dbbrx2_wbuf_l_g2_rxadc_rate_sel_LSB                      (0)
#define MMRF_DIG_CON7B_dbbrx2_wbuf_l_g2_rxadc_rate_sel_WIDTH                    (12)
#define MMRF_DIG_CON7B_dbbrx2_wbuf_l_g2_rxadc_rate_sel_MASK                     (0x0FFF)

#define MMRF_DIG_CON7C_dbbrx2_wbuf_l_g2_cic_out_rate_sel_LSB                    (0)
#define MMRF_DIG_CON7C_dbbrx2_wbuf_l_g2_cic_out_rate_sel_WIDTH                  (12)
#define MMRF_DIG_CON7C_dbbrx2_wbuf_l_g2_cic_out_rate_sel_MASK                   (0x0FFF)

#define MMRF_DIG_CON7D_dbbrx2_wbuf_l_g2_cic_fdd_p_r_sel_LSB                     (6)
#define MMRF_DIG_CON7D_dbbrx2_wbuf_l_g2_cic_fdd_p_r_sel_WIDTH                   (2)
#define MMRF_DIG_CON7D_dbbrx2_wbuf_l_g2_cic_fdd_p_r_sel_MASK                    (0x00C0)

#define MMRF_DIG_CON7D_dbbrx2_wbuf_l_g2_cic_fdd_p_c_sel_LSB                     (3)
#define MMRF_DIG_CON7D_dbbrx2_wbuf_l_g2_cic_fdd_p_c_sel_WIDTH                   (3)
#define MMRF_DIG_CON7D_dbbrx2_wbuf_l_g2_cic_fdd_p_c_sel_MASK                    (0x0038)

#define MMRF_DIG_CON7D_dbbrx2_wbuf_l_g2_cic_lte_p_zp_sel_LSB                    (0)
#define MMRF_DIG_CON7D_dbbrx2_wbuf_l_g2_cic_lte_p_zp_sel_WIDTH                  (3)
#define MMRF_DIG_CON7D_dbbrx2_wbuf_l_g2_cic_lte_p_zp_sel_MASK                   (0x0007)

#define MMRF_DIG_CON81_pbbrx1_ovld_occur_LSB                                    (15)
#define MMRF_DIG_CON81_pbbrx1_ovld_occur_WIDTH                                  (1)
#define MMRF_DIG_CON81_pbbrx1_ovld_occur_MASK                                   (0x8000)
#define MMRF_DIG_CON81_pbbrx1_ovld_occur_BIT                                    (0x8000)

#define MMRF_DIG_CON81_pbbrx1_ovld_occur_dly_LSB                                (14)
#define MMRF_DIG_CON81_pbbrx1_ovld_occur_dly_WIDTH                              (1)
#define MMRF_DIG_CON81_pbbrx1_ovld_occur_dly_MASK                               (0x4000)
#define MMRF_DIG_CON81_pbbrx1_ovld_occur_dly_BIT                                (0x4000)

#define MMRF_DIG_CON81_pbbrx1_dfe_ovld_clr_tgl_LSB                              (13)
#define MMRF_DIG_CON81_pbbrx1_dfe_ovld_clr_tgl_WIDTH                            (1)
#define MMRF_DIG_CON81_pbbrx1_dfe_ovld_clr_tgl_MASK                             (0x2000)
#define MMRF_DIG_CON81_pbbrx1_dfe_ovld_clr_tgl_BIT                              (0x2000)

#define MMRF_DIG_CON81_pbbrx1_cic_gain_mode_LSB                                 (9)
#define MMRF_DIG_CON81_pbbrx1_cic_gain_mode_WIDTH                               (1)
#define MMRF_DIG_CON81_pbbrx1_cic_gain_mode_MASK                                (0x0200)
#define MMRF_DIG_CON81_pbbrx1_cic_gain_mode_BIT                                 (0x0200)

#define MMRF_DIG_CON81_pbbrx1_cic_gain_sel_LSB                                  (7)
#define MMRF_DIG_CON81_pbbrx1_cic_gain_sel_WIDTH                                (2)
#define MMRF_DIG_CON81_pbbrx1_cic_gain_sel_MASK                                 (0x0180)

#define MMRF_DIG_CON81_pbbrx1_ovld_clr_LSB                                      (6)
#define MMRF_DIG_CON81_pbbrx1_ovld_clr_WIDTH                                    (1)
#define MMRF_DIG_CON81_pbbrx1_ovld_clr_MASK                                     (0x0040)
#define MMRF_DIG_CON81_pbbrx1_ovld_clr_BIT                                      (0x0040)

#define MMRF_DIG_CON81_pbbrx1_ovld_en_LSB                                       (5)
#define MMRF_DIG_CON81_pbbrx1_ovld_en_WIDTH                                     (1)
#define MMRF_DIG_CON81_pbbrx1_ovld_en_MASK                                      (0x0020)
#define MMRF_DIG_CON81_pbbrx1_ovld_en_BIT                                       (0x0020)

#define MMRF_DIG_CON81_pbbrx1_ovld_dly_time_LSB                                 (0)
#define MMRF_DIG_CON81_pbbrx1_ovld_dly_time_WIDTH                               (5)
#define MMRF_DIG_CON81_pbbrx1_ovld_dly_time_MASK                                (0x001F)

#define MMRF_DIG_CON82_dbbrx1_ovld_occur_LSB                                    (15)
#define MMRF_DIG_CON82_dbbrx1_ovld_occur_WIDTH                                  (1)
#define MMRF_DIG_CON82_dbbrx1_ovld_occur_MASK                                   (0x8000)
#define MMRF_DIG_CON82_dbbrx1_ovld_occur_BIT                                    (0x8000)

#define MMRF_DIG_CON82_dbbrx1_ovld_occur_dly_LSB                                (14)
#define MMRF_DIG_CON82_dbbrx1_ovld_occur_dly_WIDTH                              (1)
#define MMRF_DIG_CON82_dbbrx1_ovld_occur_dly_MASK                               (0x4000)
#define MMRF_DIG_CON82_dbbrx1_ovld_occur_dly_BIT                                (0x4000)

#define MMRF_DIG_CON82_dbbrx1_dfe_ovld_clr_tgl_LSB                              (13)
#define MMRF_DIG_CON82_dbbrx1_dfe_ovld_clr_tgl_WIDTH                            (1)
#define MMRF_DIG_CON82_dbbrx1_dfe_ovld_clr_tgl_MASK                             (0x2000)
#define MMRF_DIG_CON82_dbbrx1_dfe_ovld_clr_tgl_BIT                              (0x2000)

#define MMRF_DIG_CON82_dbbrx1_cic_gain_mode_LSB                                 (9)
#define MMRF_DIG_CON82_dbbrx1_cic_gain_mode_WIDTH                               (1)
#define MMRF_DIG_CON82_dbbrx1_cic_gain_mode_MASK                                (0x0200)
#define MMRF_DIG_CON82_dbbrx1_cic_gain_mode_BIT                                 (0x0200)

#define MMRF_DIG_CON82_dbbrx1_cic_gain_sel_LSB                                  (7)
#define MMRF_DIG_CON82_dbbrx1_cic_gain_sel_WIDTH                                (2)
#define MMRF_DIG_CON82_dbbrx1_cic_gain_sel_MASK                                 (0x0180)

#define MMRF_DIG_CON82_dbbrx1_ovld_clr_LSB                                      (6)
#define MMRF_DIG_CON82_dbbrx1_ovld_clr_WIDTH                                    (1)
#define MMRF_DIG_CON82_dbbrx1_ovld_clr_MASK                                     (0x0040)
#define MMRF_DIG_CON82_dbbrx1_ovld_clr_BIT                                      (0x0040)

#define MMRF_DIG_CON82_dbbrx1_ovld_en_LSB                                       (5)
#define MMRF_DIG_CON82_dbbrx1_ovld_en_WIDTH                                     (1)
#define MMRF_DIG_CON82_dbbrx1_ovld_en_MASK                                      (0x0020)
#define MMRF_DIG_CON82_dbbrx1_ovld_en_BIT                                       (0x0020)

#define MMRF_DIG_CON82_dbbrx1_ovld_dly_time_LSB                                 (0)
#define MMRF_DIG_CON82_dbbrx1_ovld_dly_time_WIDTH                               (5)
#define MMRF_DIG_CON82_dbbrx1_ovld_dly_time_MASK                                (0x001F)

#define MMRF_DIG_CON83_pbbrx2_ovld_occur_LSB                                    (15)
#define MMRF_DIG_CON83_pbbrx2_ovld_occur_WIDTH                                  (1)
#define MMRF_DIG_CON83_pbbrx2_ovld_occur_MASK                                   (0x8000)
#define MMRF_DIG_CON83_pbbrx2_ovld_occur_BIT                                    (0x8000)

#define MMRF_DIG_CON83_pbbrx2_ovld_occur_dly_LSB                                (14)
#define MMRF_DIG_CON83_pbbrx2_ovld_occur_dly_WIDTH                              (1)
#define MMRF_DIG_CON83_pbbrx2_ovld_occur_dly_MASK                               (0x4000)
#define MMRF_DIG_CON83_pbbrx2_ovld_occur_dly_BIT                                (0x4000)

#define MMRF_DIG_CON83_pbbrx2_dfe_ovld_clr_tgl_LSB                              (13)
#define MMRF_DIG_CON83_pbbrx2_dfe_ovld_clr_tgl_WIDTH                            (1)
#define MMRF_DIG_CON83_pbbrx2_dfe_ovld_clr_tgl_MASK                             (0x2000)
#define MMRF_DIG_CON83_pbbrx2_dfe_ovld_clr_tgl_BIT                              (0x2000)

#define MMRF_DIG_CON83_pbbrx2_cic_gain_mode_LSB                                 (9)
#define MMRF_DIG_CON83_pbbrx2_cic_gain_mode_WIDTH                               (1)
#define MMRF_DIG_CON83_pbbrx2_cic_gain_mode_MASK                                (0x0200)
#define MMRF_DIG_CON83_pbbrx2_cic_gain_mode_BIT                                 (0x0200)

#define MMRF_DIG_CON83_pbbrx2_cic_gain_sel_LSB                                  (7)
#define MMRF_DIG_CON83_pbbrx2_cic_gain_sel_WIDTH                                (2)
#define MMRF_DIG_CON83_pbbrx2_cic_gain_sel_MASK                                 (0x0180)

#define MMRF_DIG_CON83_pbbrx2_ovld_clr_LSB                                      (6)
#define MMRF_DIG_CON83_pbbrx2_ovld_clr_WIDTH                                    (1)
#define MMRF_DIG_CON83_pbbrx2_ovld_clr_MASK                                     (0x0040)
#define MMRF_DIG_CON83_pbbrx2_ovld_clr_BIT                                      (0x0040)

#define MMRF_DIG_CON83_pbbrx2_ovld_en_LSB                                       (5)
#define MMRF_DIG_CON83_pbbrx2_ovld_en_WIDTH                                     (1)
#define MMRF_DIG_CON83_pbbrx2_ovld_en_MASK                                      (0x0020)
#define MMRF_DIG_CON83_pbbrx2_ovld_en_BIT                                       (0x0020)

#define MMRF_DIG_CON83_pbbrx2_ovld_dly_time_LSB                                 (0)
#define MMRF_DIG_CON83_pbbrx2_ovld_dly_time_WIDTH                               (5)
#define MMRF_DIG_CON83_pbbrx2_ovld_dly_time_MASK                                (0x001F)

#define MMRF_DIG_CON84_dbbrx2_ovld_occur_LSB                                    (15)
#define MMRF_DIG_CON84_dbbrx2_ovld_occur_WIDTH                                  (1)
#define MMRF_DIG_CON84_dbbrx2_ovld_occur_MASK                                   (0x8000)
#define MMRF_DIG_CON84_dbbrx2_ovld_occur_BIT                                    (0x8000)

#define MMRF_DIG_CON84_dbbrx2_ovld_occur_dly_LSB                                (14)
#define MMRF_DIG_CON84_dbbrx2_ovld_occur_dly_WIDTH                              (1)
#define MMRF_DIG_CON84_dbbrx2_ovld_occur_dly_MASK                               (0x4000)
#define MMRF_DIG_CON84_dbbrx2_ovld_occur_dly_BIT                                (0x4000)

#define MMRF_DIG_CON84_dbbrx2_dfe_ovld_clr_tgl_LSB                              (13)
#define MMRF_DIG_CON84_dbbrx2_dfe_ovld_clr_tgl_WIDTH                            (1)
#define MMRF_DIG_CON84_dbbrx2_dfe_ovld_clr_tgl_MASK                             (0x2000)
#define MMRF_DIG_CON84_dbbrx2_dfe_ovld_clr_tgl_BIT                              (0x2000)

#define MMRF_DIG_CON84_dbbrx2_cic_gain_mode_LSB                                 (9)
#define MMRF_DIG_CON84_dbbrx2_cic_gain_mode_WIDTH                               (1)
#define MMRF_DIG_CON84_dbbrx2_cic_gain_mode_MASK                                (0x0200)
#define MMRF_DIG_CON84_dbbrx2_cic_gain_mode_BIT                                 (0x0200)

#define MMRF_DIG_CON84_dbbrx2_cic_gain_sel_LSB                                  (7)
#define MMRF_DIG_CON84_dbbrx2_cic_gain_sel_WIDTH                                (2)
#define MMRF_DIG_CON84_dbbrx2_cic_gain_sel_MASK                                 (0x0180)

#define MMRF_DIG_CON84_dbbrx2_ovld_clr_LSB                                      (6)
#define MMRF_DIG_CON84_dbbrx2_ovld_clr_WIDTH                                    (1)
#define MMRF_DIG_CON84_dbbrx2_ovld_clr_MASK                                     (0x0040)
#define MMRF_DIG_CON84_dbbrx2_ovld_clr_BIT                                      (0x0040)

#define MMRF_DIG_CON84_dbbrx2_ovld_en_LSB                                       (5)
#define MMRF_DIG_CON84_dbbrx2_ovld_en_WIDTH                                     (1)
#define MMRF_DIG_CON84_dbbrx2_ovld_en_MASK                                      (0x0020)
#define MMRF_DIG_CON84_dbbrx2_ovld_en_BIT                                       (0x0020)

#define MMRF_DIG_CON84_dbbrx2_ovld_dly_time_LSB                                 (0)
#define MMRF_DIG_CON84_dbbrx2_ovld_dly_time_WIDTH                               (5)
#define MMRF_DIG_CON84_dbbrx2_ovld_dly_time_MASK                                (0x001F)

#define MMRF_DIG_CON85_pbbrx1_inputsel0_normal_LSB                              (10)
#define MMRF_DIG_CON85_pbbrx1_inputsel0_normal_WIDTH                            (2)
#define MMRF_DIG_CON85_pbbrx1_inputsel0_normal_MASK                             (0x0C00)

#define MMRF_DIG_CON85_pbbrx1_inputsel1_normal_LSB                              (8)
#define MMRF_DIG_CON85_pbbrx1_inputsel1_normal_WIDTH                            (2)
#define MMRF_DIG_CON85_pbbrx1_inputsel1_normal_MASK                             (0x0300)

#define MMRF_DIG_CON85_pbbrx1_inputsel2_normal_LSB                              (6)
#define MMRF_DIG_CON85_pbbrx1_inputsel2_normal_WIDTH                            (2)
#define MMRF_DIG_CON85_pbbrx1_inputsel2_normal_MASK                             (0x00C0)

#define MMRF_DIG_CON85_pbbrx1_inputsel0_ovld_LSB                                (4)
#define MMRF_DIG_CON85_pbbrx1_inputsel0_ovld_WIDTH                              (2)
#define MMRF_DIG_CON85_pbbrx1_inputsel0_ovld_MASK                               (0x0030)

#define MMRF_DIG_CON85_pbbrx1_inputsel1_ovld_LSB                                (2)
#define MMRF_DIG_CON85_pbbrx1_inputsel1_ovld_WIDTH                              (2)
#define MMRF_DIG_CON85_pbbrx1_inputsel1_ovld_MASK                               (0x000C)

#define MMRF_DIG_CON85_pbbrx1_inputsel2_ovld_LSB                                (0)
#define MMRF_DIG_CON85_pbbrx1_inputsel2_ovld_WIDTH                              (2)
#define MMRF_DIG_CON85_pbbrx1_inputsel2_ovld_MASK                               (0x0003)

#define MMRF_DIG_CON86_dbbrx1_inputsel0_normal_LSB                              (10)
#define MMRF_DIG_CON86_dbbrx1_inputsel0_normal_WIDTH                            (2)
#define MMRF_DIG_CON86_dbbrx1_inputsel0_normal_MASK                             (0x0C00)

#define MMRF_DIG_CON86_dbbrx1_inputsel1_normal_LSB                              (8)
#define MMRF_DIG_CON86_dbbrx1_inputsel1_normal_WIDTH                            (2)
#define MMRF_DIG_CON86_dbbrx1_inputsel1_normal_MASK                             (0x0300)

#define MMRF_DIG_CON86_dbbrx1_inputsel2_normal_LSB                              (6)
#define MMRF_DIG_CON86_dbbrx1_inputsel2_normal_WIDTH                            (2)
#define MMRF_DIG_CON86_dbbrx1_inputsel2_normal_MASK                             (0x00C0)

#define MMRF_DIG_CON86_dbbrx1_inputsel0_ovld_LSB                                (4)
#define MMRF_DIG_CON86_dbbrx1_inputsel0_ovld_WIDTH                              (2)
#define MMRF_DIG_CON86_dbbrx1_inputsel0_ovld_MASK                               (0x0030)

#define MMRF_DIG_CON86_dbbrx1_inputsel1_ovld_LSB                                (2)
#define MMRF_DIG_CON86_dbbrx1_inputsel1_ovld_WIDTH                              (2)
#define MMRF_DIG_CON86_dbbrx1_inputsel1_ovld_MASK                               (0x000C)

#define MMRF_DIG_CON86_dbbrx1_inputsel2_ovld_LSB                                (0)
#define MMRF_DIG_CON86_dbbrx1_inputsel2_ovld_WIDTH                              (2)
#define MMRF_DIG_CON86_dbbrx1_inputsel2_ovld_MASK                               (0x0003)

#define MMRF_DIG_CON87_pbbrx2_inputsel0_normal_LSB                              (10)
#define MMRF_DIG_CON87_pbbrx2_inputsel0_normal_WIDTH                            (2)
#define MMRF_DIG_CON87_pbbrx2_inputsel0_normal_MASK                             (0x0C00)

#define MMRF_DIG_CON87_pbbrx2_inputsel1_normal_LSB                              (8)
#define MMRF_DIG_CON87_pbbrx2_inputsel1_normal_WIDTH                            (2)
#define MMRF_DIG_CON87_pbbrx2_inputsel1_normal_MASK                             (0x0300)

#define MMRF_DIG_CON87_pbbrx2_inputsel2_normal_LSB                              (6)
#define MMRF_DIG_CON87_pbbrx2_inputsel2_normal_WIDTH                            (2)
#define MMRF_DIG_CON87_pbbrx2_inputsel2_normal_MASK                             (0x00C0)

#define MMRF_DIG_CON87_pbbrx2_inputsel0_ovld_LSB                                (4)
#define MMRF_DIG_CON87_pbbrx2_inputsel0_ovld_WIDTH                              (2)
#define MMRF_DIG_CON87_pbbrx2_inputsel0_ovld_MASK                               (0x0030)

#define MMRF_DIG_CON87_pbbrx2_inputsel1_ovld_LSB                                (2)
#define MMRF_DIG_CON87_pbbrx2_inputsel1_ovld_WIDTH                              (2)
#define MMRF_DIG_CON87_pbbrx2_inputsel1_ovld_MASK                               (0x000C)

#define MMRF_DIG_CON87_pbbrx2_inputsel2_ovld_LSB                                (0)
#define MMRF_DIG_CON87_pbbrx2_inputsel2_ovld_WIDTH                              (2)
#define MMRF_DIG_CON87_pbbrx2_inputsel2_ovld_MASK                               (0x0003)

#define MMRF_DIG_CON88_dbbrx2_inputsel0_normal_LSB                              (10)
#define MMRF_DIG_CON88_dbbrx2_inputsel0_normal_WIDTH                            (2)
#define MMRF_DIG_CON88_dbbrx2_inputsel0_normal_MASK                             (0x0C00)

#define MMRF_DIG_CON88_dbbrx2_inputsel1_normal_LSB                              (8)
#define MMRF_DIG_CON88_dbbrx2_inputsel1_normal_WIDTH                            (2)
#define MMRF_DIG_CON88_dbbrx2_inputsel1_normal_MASK                             (0x0300)

#define MMRF_DIG_CON88_dbbrx2_inputsel2_normal_LSB                              (6)
#define MMRF_DIG_CON88_dbbrx2_inputsel2_normal_WIDTH                            (2)
#define MMRF_DIG_CON88_dbbrx2_inputsel2_normal_MASK                             (0x00C0)

#define MMRF_DIG_CON88_dbbrx2_inputsel0_ovld_LSB                                (4)
#define MMRF_DIG_CON88_dbbrx2_inputsel0_ovld_WIDTH                              (2)
#define MMRF_DIG_CON88_dbbrx2_inputsel0_ovld_MASK                               (0x0030)

#define MMRF_DIG_CON88_dbbrx2_inputsel1_ovld_LSB                                (2)
#define MMRF_DIG_CON88_dbbrx2_inputsel1_ovld_WIDTH                              (2)
#define MMRF_DIG_CON88_dbbrx2_inputsel1_ovld_MASK                               (0x000C)

#define MMRF_DIG_CON88_dbbrx2_inputsel2_ovld_LSB                                (0)
#define MMRF_DIG_CON88_dbbrx2_inputsel2_ovld_WIDTH                              (2)
#define MMRF_DIG_CON88_dbbrx2_inputsel2_ovld_MASK                               (0x0003)

#define MMRF_DIG_CON89_bbrx_2g_adc_sel_ctl_LSB                                  (5)
#define MMRF_DIG_CON89_bbrx_2g_adc_sel_ctl_WIDTH                                (2)
#define MMRF_DIG_CON89_bbrx_2g_adc_sel_ctl_MASK                                 (0x0060)

#define MMRF_DIG_CON89_bbrx_2g_adc_sel_sw_LSB                                   (4)
#define MMRF_DIG_CON89_bbrx_2g_adc_sel_sw_WIDTH                                 (1)
#define MMRF_DIG_CON89_bbrx_2g_adc_sel_sw_MASK                                  (0x0010)
#define MMRF_DIG_CON89_bbrx_2g_adc_sel_sw_BIT                                   (0x0010)

#define MMRF_DIG_CON89_bbrx_2g_adc_en_ctl_LSB                                   (3)
#define MMRF_DIG_CON89_bbrx_2g_adc_en_ctl_WIDTH                                 (1)
#define MMRF_DIG_CON89_bbrx_2g_adc_en_ctl_MASK                                  (0x0008)
#define MMRF_DIG_CON89_bbrx_2g_adc_en_ctl_BIT                                   (0x0008)

#define MMRF_DIG_CON89_bbrx_2g_cic_en_ctl_LSB                                   (2)
#define MMRF_DIG_CON89_bbrx_2g_cic_en_ctl_WIDTH                                 (1)
#define MMRF_DIG_CON89_bbrx_2g_cic_en_ctl_MASK                                  (0x0004)
#define MMRF_DIG_CON89_bbrx_2g_cic_en_ctl_BIT                                   (0x0004)

#define MMRF_DIG_CON89_bbrx_2g_adc_sw_en_LSB                                    (1)
#define MMRF_DIG_CON89_bbrx_2g_adc_sw_en_WIDTH                                  (1)
#define MMRF_DIG_CON89_bbrx_2g_adc_sw_en_MASK                                   (0x0002)
#define MMRF_DIG_CON89_bbrx_2g_adc_sw_en_BIT                                    (0x0002)

#define MMRF_DIG_CON89_bbrx_2g_cic_sw_en_LSB                                    (0)
#define MMRF_DIG_CON89_bbrx_2g_cic_sw_en_WIDTH                                  (1)
#define MMRF_DIG_CON89_bbrx_2g_cic_sw_en_MASK                                   (0x0001)
#define MMRF_DIG_CON89_bbrx_2g_cic_sw_en_BIT                                    (0x0001)

#define MMRF_DIG_CON8A_packer_pbbrx1_en_LSB                                     (4)
#define MMRF_DIG_CON8A_packer_pbbrx1_en_WIDTH                                   (1)
#define MMRF_DIG_CON8A_packer_pbbrx1_en_MASK                                    (0x0010)
#define MMRF_DIG_CON8A_packer_pbbrx1_en_BIT                                     (0x0010)

#define MMRF_DIG_CON8A_packer_pbbrx1_ckin_sel_LSB                               (2)
#define MMRF_DIG_CON8A_packer_pbbrx1_ckin_sel_WIDTH                             (2)
#define MMRF_DIG_CON8A_packer_pbbrx1_ckin_sel_MASK                              (0x000C)

#define MMRF_DIG_CON8A_packer_pbbrx1_ckout_sel_LSB                              (0)
#define MMRF_DIG_CON8A_packer_pbbrx1_ckout_sel_WIDTH                            (2)
#define MMRF_DIG_CON8A_packer_pbbrx1_ckout_sel_MASK                             (0x0003)

#define MMRF_DIG_CON8B_packer_dbbrx1_en_LSB                                     (4)
#define MMRF_DIG_CON8B_packer_dbbrx1_en_WIDTH                                   (1)
#define MMRF_DIG_CON8B_packer_dbbrx1_en_MASK                                    (0x0010)
#define MMRF_DIG_CON8B_packer_dbbrx1_en_BIT                                     (0x0010)

#define MMRF_DIG_CON8B_packer_dbbrx1_ckin_sel_LSB                               (2)
#define MMRF_DIG_CON8B_packer_dbbrx1_ckin_sel_WIDTH                             (2)
#define MMRF_DIG_CON8B_packer_dbbrx1_ckin_sel_MASK                              (0x000C)

#define MMRF_DIG_CON8B_packer_dbbrx1_ckout_sel_LSB                              (0)
#define MMRF_DIG_CON8B_packer_dbbrx1_ckout_sel_WIDTH                            (2)
#define MMRF_DIG_CON8B_packer_dbbrx1_ckout_sel_MASK                             (0x0003)

#define MMRF_DIG_CON8C_packer_pbbrx2_en_LSB                                     (4)
#define MMRF_DIG_CON8C_packer_pbbrx2_en_WIDTH                                   (1)
#define MMRF_DIG_CON8C_packer_pbbrx2_en_MASK                                    (0x0010)
#define MMRF_DIG_CON8C_packer_pbbrx2_en_BIT                                     (0x0010)

#define MMRF_DIG_CON8C_packer_pbbrx2_ckin_sel_LSB                               (2)
#define MMRF_DIG_CON8C_packer_pbbrx2_ckin_sel_WIDTH                             (2)
#define MMRF_DIG_CON8C_packer_pbbrx2_ckin_sel_MASK                              (0x000C)

#define MMRF_DIG_CON8C_packer_pbbrx2_ckout_sel_LSB                              (0)
#define MMRF_DIG_CON8C_packer_pbbrx2_ckout_sel_WIDTH                            (2)
#define MMRF_DIG_CON8C_packer_pbbrx2_ckout_sel_MASK                             (0x0003)

#define MMRF_DIG_CON8D_packer_dbbrx2_en_LSB                                     (4)
#define MMRF_DIG_CON8D_packer_dbbrx2_en_WIDTH                                   (1)
#define MMRF_DIG_CON8D_packer_dbbrx2_en_MASK                                    (0x0010)
#define MMRF_DIG_CON8D_packer_dbbrx2_en_BIT                                     (0x0010)

#define MMRF_DIG_CON8D_packer_dbbrx2_ckin_sel_LSB                               (2)
#define MMRF_DIG_CON8D_packer_dbbrx2_ckin_sel_WIDTH                             (2)
#define MMRF_DIG_CON8D_packer_dbbrx2_ckin_sel_MASK                              (0x000C)

#define MMRF_DIG_CON8D_packer_dbbrx2_ckout_sel_LSB                              (0)
#define MMRF_DIG_CON8D_packer_dbbrx2_ckout_sel_WIDTH                            (2)
#define MMRF_DIG_CON8D_packer_dbbrx2_ckout_sel_MASK                             (0x0003)

#define MMRF_DIG_CON8E_bbtx_mm_txdfe_rat_ctlsel_LSB                             (4)
#define MMRF_DIG_CON8E_bbtx_mm_txdfe_rat_ctlsel_WIDTH                           (4)
#define MMRF_DIG_CON8E_bbtx_mm_txdfe_rat_ctlsel_MASK                            (0x00F0)

#define MMRF_DIG_CON8E_bbtx_mm_txdac_rate_ctlsel_LSB                            (2)
#define MMRF_DIG_CON8E_bbtx_mm_txdac_rate_ctlsel_WIDTH                          (2)
#define MMRF_DIG_CON8E_bbtx_mm_txdac_rate_ctlsel_MASK                           (0x000C)

#define MMRF_DIG_CON8E_bbtx_mm_txdfe_rat_sw_LSB                                 (1)
#define MMRF_DIG_CON8E_bbtx_mm_txdfe_rat_sw_WIDTH                               (1)
#define MMRF_DIG_CON8E_bbtx_mm_txdfe_rat_sw_MASK                                (0x0002)
#define MMRF_DIG_CON8E_bbtx_mm_txdfe_rat_sw_BIT                                 (0x0002)

#define MMRF_DIG_CON8E_bbtx_mm_txdac_rate_sw_LSB                                (0)
#define MMRF_DIG_CON8E_bbtx_mm_txdac_rate_sw_WIDTH                              (1)
#define MMRF_DIG_CON8E_bbtx_mm_txdac_rate_sw_MASK                               (0x0001)
#define MMRF_DIG_CON8E_bbtx_mm_txdac_rate_sw_BIT                                (0x0001)

#define MMRF_DIG_CON8F_bbtx_2g_txdfe_rat_ctlsel_LSB                             (4)
#define MMRF_DIG_CON8F_bbtx_2g_txdfe_rat_ctlsel_WIDTH                           (4)
#define MMRF_DIG_CON8F_bbtx_2g_txdfe_rat_ctlsel_MASK                            (0x00F0)

#define MMRF_DIG_CON8F_bbtx_2g_txdac_rate_ctlsel_LSB                            (2)
#define MMRF_DIG_CON8F_bbtx_2g_txdac_rate_ctlsel_WIDTH                          (2)
#define MMRF_DIG_CON8F_bbtx_2g_txdac_rate_ctlsel_MASK                           (0x000C)

#define MMRF_DIG_CON8F_bbtx_2g_txdfe_rat_sw_LSB                                 (1)
#define MMRF_DIG_CON8F_bbtx_2g_txdfe_rat_sw_WIDTH                               (1)
#define MMRF_DIG_CON8F_bbtx_2g_txdfe_rat_sw_MASK                                (0x0002)
#define MMRF_DIG_CON8F_bbtx_2g_txdfe_rat_sw_BIT                                 (0x0002)

#define MMRF_DIG_CON8F_bbtx_2g_txdac_rate_sw_LSB                                (0)
#define MMRF_DIG_CON8F_bbtx_2g_txdac_rate_sw_WIDTH                              (1)
#define MMRF_DIG_CON8F_bbtx_2g_txdac_rate_sw_MASK                               (0x0001)
#define MMRF_DIG_CON8F_bbtx_2g_txdac_rate_sw_BIT                                (0x0001)

#define MMRF_DIG_CON90_sinegen_ck_out_sel_LSB                                   (2)
#define MMRF_DIG_CON90_sinegen_ck_out_sel_WIDTH                                 (2)
#define MMRF_DIG_CON90_sinegen_ck_out_sel_MASK                                  (0x000C)

#define MMRF_DIG_CON90_ckgen_sinclk_rate_sel_LSB                                (1)
#define MMRF_DIG_CON90_ckgen_sinclk_rate_sel_WIDTH                              (1)
#define MMRF_DIG_CON90_ckgen_sinclk_rate_sel_MASK                               (0x0002)
#define MMRF_DIG_CON90_ckgen_sinclk_rate_sel_BIT                                (0x0002)

#define MMRF_DIG_CON90_ckgen_sinclk_enable_LSB                                  (0)
#define MMRF_DIG_CON90_ckgen_sinclk_enable_WIDTH                                (1)
#define MMRF_DIG_CON90_ckgen_sinclk_enable_MASK                                 (0x0001)
#define MMRF_DIG_CON90_ckgen_sinclk_enable_BIT                                  (0x0001)

#define MMRF_DIG_CON91_singen_en_LSB                                            (7)
#define MMRF_DIG_CON91_singen_en_WIDTH                                          (1)
#define MMRF_DIG_CON91_singen_en_MASK                                           (0x0080)
#define MMRF_DIG_CON91_singen_en_BIT                                            (0x0080)

#define MMRF_DIG_CON91_singen_from_txcal_LSB                                    (6)
#define MMRF_DIG_CON91_singen_from_txcal_WIDTH                                  (1)
#define MMRF_DIG_CON91_singen_from_txcal_MASK                                   (0x0040)
#define MMRF_DIG_CON91_singen_from_txcal_BIT                                    (0x0040)

#define MMRF_DIG_CON91_singen_olt_mode_LSB                                      (5)
#define MMRF_DIG_CON91_singen_olt_mode_WIDTH                                    (1)
#define MMRF_DIG_CON91_singen_olt_mode_MASK                                     (0x0020)
#define MMRF_DIG_CON91_singen_olt_mode_BIT                                      (0x0020)

#define MMRF_DIG_CON91_singen_fix_en_i_LSB                                      (1)
#define MMRF_DIG_CON91_singen_fix_en_i_WIDTH                                    (1)
#define MMRF_DIG_CON91_singen_fix_en_i_MASK                                     (0x0002)
#define MMRF_DIG_CON91_singen_fix_en_i_BIT                                      (0x0002)

#define MMRF_DIG_CON91_singen_fix_en_q_LSB                                      (0)
#define MMRF_DIG_CON91_singen_fix_en_q_WIDTH                                    (1)
#define MMRF_DIG_CON91_singen_fix_en_q_MASK                                     (0x0001)
#define MMRF_DIG_CON91_singen_fix_en_q_BIT                                      (0x0001)

#define MMRF_DIG_CON92_singen_fix_i_LSB                                         (0)
#define MMRF_DIG_CON92_singen_fix_i_WIDTH                                       (11)
#define MMRF_DIG_CON92_singen_fix_i_MASK                                        (0x07FF)

#define MMRF_DIG_CON93_singen_fix_q_LSB                                         (0)
#define MMRF_DIG_CON93_singen_fix_q_WIDTH                                       (11)
#define MMRF_DIG_CON93_singen_fix_q_MASK                                        (0x07FF)

#define MMRF_DIG_CON94_singen_clkdiv_n_LSB                                      (8)
#define MMRF_DIG_CON94_singen_clkdiv_n_WIDTH                                    (2)
#define MMRF_DIG_CON94_singen_clkdiv_n_MASK                                     (0x0300)

#define MMRF_DIG_CON94_singen_mode_i_LSB                                        (4)
#define MMRF_DIG_CON94_singen_mode_i_WIDTH                                      (4)
#define MMRF_DIG_CON94_singen_mode_i_MASK                                       (0x00F0)

#define MMRF_DIG_CON94_singen_mode_q_LSB                                        (0)
#define MMRF_DIG_CON94_singen_mode_q_WIDTH                                      (4)
#define MMRF_DIG_CON94_singen_mode_q_MASK                                       (0x000F)

#define MMRF_DIG_CON95_singen_clkdiv_i_LSB                                      (0)
#define MMRF_DIG_CON95_singen_clkdiv_i_WIDTH                                    (10)
#define MMRF_DIG_CON95_singen_clkdiv_i_MASK                                     (0x03FF)

#define MMRF_DIG_CON96_singen_clkdiv_q_LSB                                      (0)
#define MMRF_DIG_CON96_singen_clkdiv_q_WIDTH                                    (10)
#define MMRF_DIG_CON96_singen_clkdiv_q_MASK                                     (0x03FF)

#define MMRF_DIG_CON97_singen_gain_i_LSB                                        (4)
#define MMRF_DIG_CON97_singen_gain_i_WIDTH                                      (3)
#define MMRF_DIG_CON97_singen_gain_i_MASK                                       (0x0070)

#define MMRF_DIG_CON97_singen_gain_q_LSB                                        (0)
#define MMRF_DIG_CON97_singen_gain_q_WIDTH                                      (3)
#define MMRF_DIG_CON97_singen_gain_q_MASK                                       (0x0007)

#define MMRF_DIG_CON98_singen_gain_mode_LSB                                     (7)
#define MMRF_DIG_CON98_singen_gain_mode_WIDTH                                   (1)
#define MMRF_DIG_CON98_singen_gain_mode_MASK                                    (0x0080)
#define MMRF_DIG_CON98_singen_gain_mode_BIT                                     (0x0080)

#define MMRF_DIG_CON99_singen_inc_step0_i_LSB                                   (0)
#define MMRF_DIG_CON99_singen_inc_step0_i_WIDTH                                 (10)
#define MMRF_DIG_CON99_singen_inc_step0_i_MASK                                  (0x03FF)

#define MMRF_DIG_CON9A_singen_inc_step0_q_LSB                                   (0)
#define MMRF_DIG_CON9A_singen_inc_step0_q_WIDTH                                 (10)
#define MMRF_DIG_CON9A_singen_inc_step0_q_MASK                                  (0x03FF)

#define MMRF_DIG_CON9B_singen_start_addr0_i_LSB                                 (0)
#define MMRF_DIG_CON9B_singen_start_addr0_i_WIDTH                               (10)
#define MMRF_DIG_CON9B_singen_start_addr0_i_MASK                                (0x03FF)

#define MMRF_DIG_CON9C_singen_start_addr0_q_LSB                                 (0)
#define MMRF_DIG_CON9C_singen_start_addr0_q_WIDTH                               (10)
#define MMRF_DIG_CON9C_singen_start_addr0_q_MASK                                (0x03FF)

#define MMRF_DIG_CON9D_pbbrx1_3g_inputsel1_normal_LSB                           (14)
#define MMRF_DIG_CON9D_pbbrx1_3g_inputsel1_normal_WIDTH                         (2)
#define MMRF_DIG_CON9D_pbbrx1_3g_inputsel1_normal_MASK                          (0xC000)

#define MMRF_DIG_CON9D_pbbrx1_3g_inputsel2_normal_LSB                           (12)
#define MMRF_DIG_CON9D_pbbrx1_3g_inputsel2_normal_WIDTH                         (2)
#define MMRF_DIG_CON9D_pbbrx1_3g_inputsel2_normal_MASK                          (0x3000)

#define MMRF_DIG_CON9D_pbbrx1_3g_inputsel1_ovld_LSB                             (10)
#define MMRF_DIG_CON9D_pbbrx1_3g_inputsel1_ovld_WIDTH                           (2)
#define MMRF_DIG_CON9D_pbbrx1_3g_inputsel1_ovld_MASK                            (0x0C00)

#define MMRF_DIG_CON9D_pbbrx1_3g_inputsel2_ovld_LSB                             (8)
#define MMRF_DIG_CON9D_pbbrx1_3g_inputsel2_ovld_WIDTH                           (2)
#define MMRF_DIG_CON9D_pbbrx1_3g_inputsel2_ovld_MASK                            (0x0300)

#define MMRF_DIG_CON9D_dbbrx1_3g_inputsel1_normal_LSB                           (6)
#define MMRF_DIG_CON9D_dbbrx1_3g_inputsel1_normal_WIDTH                         (2)
#define MMRF_DIG_CON9D_dbbrx1_3g_inputsel1_normal_MASK                          (0x00C0)

#define MMRF_DIG_CON9D_dbbrx1_3g_inputsel2_normal_LSB                           (4)
#define MMRF_DIG_CON9D_dbbrx1_3g_inputsel2_normal_WIDTH                         (2)
#define MMRF_DIG_CON9D_dbbrx1_3g_inputsel2_normal_MASK                          (0x0030)

#define MMRF_DIG_CON9D_dbbrx1_3g_inputsel1_ovld_LSB                             (2)
#define MMRF_DIG_CON9D_dbbrx1_3g_inputsel1_ovld_WIDTH                           (2)
#define MMRF_DIG_CON9D_dbbrx1_3g_inputsel1_ovld_MASK                            (0x000C)

#define MMRF_DIG_CON9D_dbbrx1_3g_inputsel2_ovld_LSB                             (0)
#define MMRF_DIG_CON9D_dbbrx1_3g_inputsel2_ovld_WIDTH                           (2)
#define MMRF_DIG_CON9D_dbbrx1_3g_inputsel2_ovld_MASK                            (0x0003)

#define MMRF_DIG_CON9E_pbbrx2_3g_inputsel1_normal_LSB                           (14)
#define MMRF_DIG_CON9E_pbbrx2_3g_inputsel1_normal_WIDTH                         (2)
#define MMRF_DIG_CON9E_pbbrx2_3g_inputsel1_normal_MASK                          (0xC000)

#define MMRF_DIG_CON9E_pbbrx2_3g_inputsel2_normal_LSB                           (12)
#define MMRF_DIG_CON9E_pbbrx2_3g_inputsel2_normal_WIDTH                         (2)
#define MMRF_DIG_CON9E_pbbrx2_3g_inputsel2_normal_MASK                          (0x3000)

#define MMRF_DIG_CON9E_pbbrx2_3g_inputsel1_ovld_LSB                             (10)
#define MMRF_DIG_CON9E_pbbrx2_3g_inputsel1_ovld_WIDTH                           (2)
#define MMRF_DIG_CON9E_pbbrx2_3g_inputsel1_ovld_MASK                            (0x0C00)

#define MMRF_DIG_CON9E_pbbrx2_3g_inputsel2_ovld_LSB                             (8)
#define MMRF_DIG_CON9E_pbbrx2_3g_inputsel2_ovld_WIDTH                           (2)
#define MMRF_DIG_CON9E_pbbrx2_3g_inputsel2_ovld_MASK                            (0x0300)

#define MMRF_DIG_CON9E_dbbrx2_3g_inputsel1_normal_LSB                           (6)
#define MMRF_DIG_CON9E_dbbrx2_3g_inputsel1_normal_WIDTH                         (2)
#define MMRF_DIG_CON9E_dbbrx2_3g_inputsel1_normal_MASK                          (0x00C0)

#define MMRF_DIG_CON9E_dbbrx2_3g_inputsel2_normal_LSB                           (4)
#define MMRF_DIG_CON9E_dbbrx2_3g_inputsel2_normal_WIDTH                         (2)
#define MMRF_DIG_CON9E_dbbrx2_3g_inputsel2_normal_MASK                          (0x0030)

#define MMRF_DIG_CON9E_dbbrx2_3g_inputsel1_ovld_LSB                             (2)
#define MMRF_DIG_CON9E_dbbrx2_3g_inputsel1_ovld_WIDTH                           (2)
#define MMRF_DIG_CON9E_dbbrx2_3g_inputsel1_ovld_MASK                            (0x000C)

#define MMRF_DIG_CON9E_dbbrx2_3g_inputsel2_ovld_LSB                             (0)
#define MMRF_DIG_CON9E_dbbrx2_3g_inputsel2_ovld_WIDTH                           (2)
#define MMRF_DIG_CON9E_dbbrx2_3g_inputsel2_ovld_MASK                            (0x0003)

#define MMRF_DIG_CONA0_rccal_lte_ck_en_LSB                                      (15)
#define MMRF_DIG_CONA0_rccal_lte_ck_en_WIDTH                                    (1)
#define MMRF_DIG_CONA0_rccal_lte_ck_en_MASK                                     (0x8000)
#define MMRF_DIG_CONA0_rccal_lte_ck_en_BIT                                      (0x8000)

#define MMRF_DIG_CONA0_rccal_lte_seq_ck_en_LSB                                  (0)
#define MMRF_DIG_CONA0_rccal_lte_seq_ck_en_WIDTH                                (1)
#define MMRF_DIG_CONA0_rccal_lte_seq_ck_en_MASK                                 (0x0001)
#define MMRF_DIG_CONA0_rccal_lte_seq_ck_en_BIT                                  (0x0001)

#define MMRF_DIG_CONA1_rccal_lte_done_LSB                                       (12)
#define MMRF_DIG_CONA1_rccal_lte_done_WIDTH                                     (1)
#define MMRF_DIG_CONA1_rccal_lte_done_MASK                                      (0x1000)
#define MMRF_DIG_CONA1_rccal_lte_done_BIT                                       (0x1000)

#define MMRF_DIG_CONA1_rccal_lte_state_LSB                                      (4)
#define MMRF_DIG_CONA1_rccal_lte_state_WIDTH                                    (5)
#define MMRF_DIG_CONA1_rccal_lte_state_MASK                                     (0x01F0)

#define MMRF_DIG_CONA1_rccal_lte_start_LSB                                      (0)
#define MMRF_DIG_CONA1_rccal_lte_start_WIDTH                                    (1)
#define MMRF_DIG_CONA1_rccal_lte_start_MASK                                     (0x0001)
#define MMRF_DIG_CONA1_rccal_lte_start_BIT                                      (0x0001)

#define MMRF_DIG_CONA2_rccal_lte_out_inv_LSB                                    (12)
#define MMRF_DIG_CONA2_rccal_lte_out_inv_WIDTH                                  (1)
#define MMRF_DIG_CONA2_rccal_lte_out_inv_MASK                                   (0x1000)
#define MMRF_DIG_CONA2_rccal_lte_out_inv_BIT                                    (0x1000)

#define MMRF_DIG_CONA2_rccal_lte_osc_cnt_dbg_LSB                                (0)
#define MMRF_DIG_CONA2_rccal_lte_osc_cnt_dbg_WIDTH                              (10)
#define MMRF_DIG_CONA2_rccal_lte_osc_cnt_dbg_MASK                               (0x03FF)

#define MMRF_DIG_CONA3_rccal_lte_trim_cnt_LSB                                   (0)
#define MMRF_DIG_CONA3_rccal_lte_trim_cnt_WIDTH                                 (12)
#define MMRF_DIG_CONA3_rccal_lte_trim_cnt_MASK                                  (0x0FFF)

#define MMRF_DIG_CONA4_rccal_lte_cmp_th_LSB                                     (0)
#define MMRF_DIG_CONA4_rccal_lte_cmp_th_WIDTH                                   (10)
#define MMRF_DIG_CONA4_rccal_lte_cmp_th_MASK                                    (0x03FF)

#define MMRF_DIG_CONA5_rccal_lte_sel_cap_LSB                                    (8)
#define MMRF_DIG_CONA5_rccal_lte_sel_cap_WIDTH                                  (6)
#define MMRF_DIG_CONA5_rccal_lte_sel_cap_MASK                                   (0x3F00)

#define MMRF_DIG_CONA5_rccal_lte_sel_cap_sw_LSB                                 (7)
#define MMRF_DIG_CONA5_rccal_lte_sel_cap_sw_WIDTH                               (1)
#define MMRF_DIG_CONA5_rccal_lte_sel_cap_sw_MASK                                (0x0080)
#define MMRF_DIG_CONA5_rccal_lte_sel_cap_sw_BIT                                 (0x0080)

#define MMRF_DIG_CONA5_rccal_lte_offset_cap_LSB                                 (0)
#define MMRF_DIG_CONA5_rccal_lte_offset_cap_WIDTH                               (6)
#define MMRF_DIG_CONA5_rccal_lte_offset_cap_MASK                                (0x003F)

#define MMRF_DIG_CONA6_rccal_lte_offset_sat_inv_out_LSB                         (8)
#define MMRF_DIG_CONA6_rccal_lte_offset_sat_inv_out_WIDTH                       (6)
#define MMRF_DIG_CONA6_rccal_lte_offset_sat_inv_out_MASK                        (0x3F00)

#define MMRF_DIG_CONA6_rccal_lte_sar_out_LSB                                    (0)
#define MMRF_DIG_CONA6_rccal_lte_sar_out_WIDTH                                  (6)
#define MMRF_DIG_CONA6_rccal_lte_sar_out_MASK                                   (0x003F)

#define MMRF_DIG_CONBF_dpdadc_packer_en_fr_afunc_LSB                            (6)
#define MMRF_DIG_CONBF_dpdadc_packer_en_fr_afunc_WIDTH                          (1)
#define MMRF_DIG_CONBF_dpdadc_packer_en_fr_afunc_MASK                           (0x0040)
#define MMRF_DIG_CONBF_dpdadc_packer_en_fr_afunc_BIT                            (0x0040)

#define MMRF_DIG_CONBF_dpdadc_packer_en_LSB                                     (5)
#define MMRF_DIG_CONBF_dpdadc_packer_en_WIDTH                                   (1)
#define MMRF_DIG_CONBF_dpdadc_packer_en_MASK                                    (0x0020)
#define MMRF_DIG_CONBF_dpdadc_packer_en_BIT                                     (0x0020)

#define MMRF_DIG_CONBF_dpdadc_packer_ck_inv_LSB                                 (4)
#define MMRF_DIG_CONBF_dpdadc_packer_ck_inv_WIDTH                               (1)
#define MMRF_DIG_CONBF_dpdadc_packer_ck_inv_MASK                                (0x0010)
#define MMRF_DIG_CONBF_dpdadc_packer_ck_inv_BIT                                 (0x0010)

#define MMRF_DIG_CONBF_dpdadc_packer_ck_out_sel_LSB                             (2)
#define MMRF_DIG_CONBF_dpdadc_packer_ck_out_sel_WIDTH                           (2)
#define MMRF_DIG_CONBF_dpdadc_packer_ck_out_sel_MASK                            (0x000C)

#define MMRF_DIG_CONBF_dpdadc_en_ctl_LSB                                        (1)
#define MMRF_DIG_CONBF_dpdadc_en_ctl_WIDTH                                      (1)
#define MMRF_DIG_CONBF_dpdadc_en_ctl_MASK                                       (0x0002)
#define MMRF_DIG_CONBF_dpdadc_en_ctl_BIT                                        (0x0002)

#define MMRF_DIG_CONBF_dpdadc_en_sw_LSB                                         (0)
#define MMRF_DIG_CONBF_dpdadc_en_sw_WIDTH                                       (1)
#define MMRF_DIG_CONBF_dpdadc_en_sw_MASK                                        (0x0001)
#define MMRF_DIG_CONBF_dpdadc_en_sw_BIT                                         (0x0001)

/*=================================================================================================================================*/
//ABB Mixedsys APC_CON
#define MMRF_APC_CON1_RG_APC1_TEST_LSB                                          (15)
#define MMRF_APC_CON1_RG_APC1_TEST_WIDTH                                        (1)
#define MMRF_APC_CON1_RG_APC1_TEST_MASK                                         (0x8000)
#define MMRF_APC_CON1_RG_APC1_TEST_BIT                                          (0x8000)

#define MMRF_APC_CON1_RG_APC1_CALI_LSB                                          (10)
#define MMRF_APC_CON1_RG_APC1_CALI_WIDTH                                        (4)
#define MMRF_APC_CON1_RG_APC1_CALI_MASK                                         (0x3C00)

#define MMRF_APC_CON1_RG_APC1_TGSEL_LSB                                         (8)
#define MMRF_APC_CON1_RG_APC1_TGSEL_WIDTH                                       (1)
#define MMRF_APC_CON1_RG_APC1_TGSEL_MASK                                        (0x0100)
#define MMRF_APC_CON1_RG_APC1_TGSEL_BIT                                         (0x0100)

#define MMRF_APC_CON1_RG_APC1_BUF_TRIM_LSB                                      (4)
#define MMRF_APC_CON1_RG_APC1_BUF_TRIM_WIDTH                                    (4)
#define MMRF_APC_CON1_RG_APC1_BUF_TRIM_MASK                                     (0x00F0)

#define MMRF_APC_CON1_RG_APC1_BUF_CALI_LSB                                      (0)
#define MMRF_APC_CON1_RG_APC1_BUF_CALI_WIDTH                                    (4)
#define MMRF_APC_CON1_RG_APC1_BUF_CALI_MASK                                     (0x000F)

#define MMRF_APC_CON2_RG_APC2_TEST_LSB                                          (15)
#define MMRF_APC_CON2_RG_APC2_TEST_WIDTH                                        (1)
#define MMRF_APC_CON2_RG_APC2_TEST_MASK                                         (0x8000)
#define MMRF_APC_CON2_RG_APC2_TEST_BIT                                          (0x8000)

#define MMRF_APC_CON2_RG_APC2_CALI_LSB                                          (10)
#define MMRF_APC_CON2_RG_APC2_CALI_WIDTH                                        (4)
#define MMRF_APC_CON2_RG_APC2_CALI_MASK                                         (0x3C00)

#define MMRF_APC_CON2_RG_APC2_TGSEL_LSB                                         (8)
#define MMRF_APC_CON2_RG_APC2_TGSEL_WIDTH                                       (1)
#define MMRF_APC_CON2_RG_APC2_TGSEL_MASK                                        (0x0100)
#define MMRF_APC_CON2_RG_APC2_TGSEL_BIT                                         (0x0100)

#define MMRF_APC_CON2_RG_APC2_BUF_TRIM_LSB                                      (4)
#define MMRF_APC_CON2_RG_APC2_BUF_TRIM_WIDTH                                    (4)
#define MMRF_APC_CON2_RG_APC2_BUF_TRIM_MASK                                     (0x00F0)

#define MMRF_APC_CON2_RG_APC2_BUF_CALI_LSB                                      (0)
#define MMRF_APC_CON2_RG_APC2_BUF_CALI_WIDTH                                    (4)
#define MMRF_APC_CON2_RG_APC2_BUF_CALI_MASK                                     (0x000F)

/*=================================================================================================================================*/
//ABB Mixedsys LTEPBBRX1_CON
#define MMRF_LTEPBBRX1_CON0_RG_LTE_PBBRX1_SDM_INT_SEL_VCM_OP_FINAL_LSB          (15)
#define MMRF_LTEPBBRX1_CON0_RG_LTE_PBBRX1_SDM_INT_SEL_VCM_OP_FINAL_WIDTH        (1)
#define MMRF_LTEPBBRX1_CON0_RG_LTE_PBBRX1_SDM_INT_SEL_VCM_OP_FINAL_MASK         (0x8000)
#define MMRF_LTEPBBRX1_CON0_RG_LTE_PBBRX1_SDM_INT_SEL_VCM_OP_FINAL_BIT          (0x8000)

#define MMRF_LTEPBBRX1_CON0_RG_LTE_PBBRX1_SDM_INT_SEL_VCM_LSB                   (0)
#define MMRF_LTEPBBRX1_CON0_RG_LTE_PBBRX1_SDM_INT_SEL_VCM_WIDTH                 (8)
#define MMRF_LTEPBBRX1_CON0_RG_LTE_PBBRX1_SDM_INT_SEL_VCM_MASK                  (0x00FF)

#define MMRF_LTEPBBRX1_CON1_RG_LTE_PBBRX1_SDM_ESL_CONFIG_LSB                    (0)
#define MMRF_LTEPBBRX1_CON1_RG_LTE_PBBRX1_SDM_ESL_CONFIG_WIDTH                  (2)
#define MMRF_LTEPBBRX1_CON1_RG_LTE_PBBRX1_SDM_ESL_CONFIG_MASK                   (0x0003)

#define MMRF_LTEPBBRX1_CON2_RG_LTE_PBBRX1_QUAN_CAL_MANUAL_EN_LSB                (15)
#define MMRF_LTEPBBRX1_CON2_RG_LTE_PBBRX1_QUAN_CAL_MANUAL_EN_WIDTH              (1)
#define MMRF_LTEPBBRX1_CON2_RG_LTE_PBBRX1_QUAN_CAL_MANUAL_EN_MASK               (0x8000)
#define MMRF_LTEPBBRX1_CON2_RG_LTE_PBBRX1_QUAN_CAL_MANUAL_EN_BIT                (0x8000)

#define MMRF_LTEPBBRX1_CON2_RG_LTE_PBBRX1_QUAN_CAL_REG_SEL_LSB                  (10)
#define MMRF_LTEPBBRX1_CON2_RG_LTE_PBBRX1_QUAN_CAL_REG_SEL_WIDTH                (4)
#define MMRF_LTEPBBRX1_CON2_RG_LTE_PBBRX1_QUAN_CAL_REG_SEL_MASK                 (0x3C00)

#define MMRF_LTEPBBRX1_CON2_RG_LTE_PBBRX1_QUAN_CAL_REG_WRITE_LSB                (0)
#define MMRF_LTEPBBRX1_CON2_RG_LTE_PBBRX1_QUAN_CAL_REG_WRITE_WIDTH              (10)
#define MMRF_LTEPBBRX1_CON2_RG_LTE_PBBRX1_QUAN_CAL_REG_WRITE_MASK               (0x03FF)

#define MMRF_LTEPBBRX1_CON10_RG_LTE_PBBRX1_BIAS_SELI_LSB                        (0)
#define MMRF_LTEPBBRX1_CON10_RG_LTE_PBBRX1_BIAS_SELI_WIDTH                      (16)
#define MMRF_LTEPBBRX1_CON10_RG_LTE_PBBRX1_BIAS_SELI_MASK                       (0xFFFF)

#define MMRF_LTEPBBRX1_CON11_RG_LTE_PBBRX1_BIAS_DAC_SELI_LSB                    (0)
#define MMRF_LTEPBBRX1_CON11_RG_LTE_PBBRX1_BIAS_DAC_SELI_WIDTH                  (4)
#define MMRF_LTEPBBRX1_CON11_RG_LTE_PBBRX1_BIAS_DAC_SELI_MASK                   (0x000F)

#define MMRF_LTEPBBRX1_CON12_RG_LTE_PBBRX1_BIAS_SELI_TX_LSB                     (0)
#define MMRF_LTEPBBRX1_CON12_RG_LTE_PBBRX1_BIAS_SELI_TX_WIDTH                   (8)
#define MMRF_LTEPBBRX1_CON12_RG_LTE_PBBRX1_BIAS_SELI_TX_MASK                    (0x00FF)

#define MMRF_LTEPBBRX1_CON13_RG_LTE_PBBRX1_LDO155_SELV_LSB                      (0)
#define MMRF_LTEPBBRX1_CON13_RG_LTE_PBBRX1_LDO155_SELV_WIDTH                    (4)
#define MMRF_LTEPBBRX1_CON13_RG_LTE_PBBRX1_LDO155_SELV_MASK                     (0x000F)

#define MMRF_LTEPBBRX1_CON14_RG_LTE_PBBRX1_LDO155_BIST_EN_LSB                   (2)
#define MMRF_LTEPBBRX1_CON14_RG_LTE_PBBRX1_LDO155_BIST_EN_WIDTH                 (1)
#define MMRF_LTEPBBRX1_CON14_RG_LTE_PBBRX1_LDO155_BIST_EN_MASK                  (0x0004)
#define MMRF_LTEPBBRX1_CON14_RG_LTE_PBBRX1_LDO155_BIST_EN_BIT                   (0x0004)

#define MMRF_LTEPBBRX1_CON14_RG_LTE_PBBRX1_SDM_INT_AUTORST_ENB_LSB              (1)
#define MMRF_LTEPBBRX1_CON14_RG_LTE_PBBRX1_SDM_INT_AUTORST_ENB_WIDTH            (1)
#define MMRF_LTEPBBRX1_CON14_RG_LTE_PBBRX1_SDM_INT_AUTORST_ENB_MASK             (0x0002)
#define MMRF_LTEPBBRX1_CON14_RG_LTE_PBBRX1_SDM_INT_AUTORST_ENB_BIT              (0x0002)

#define MMRF_LTEPBBRX1_CON14_RG_LTE_PBBRX1_SDM_INT_OVERLOAD_ENB_LSB             (0)
#define MMRF_LTEPBBRX1_CON14_RG_LTE_PBBRX1_SDM_INT_OVERLOAD_ENB_WIDTH           (1)
#define MMRF_LTEPBBRX1_CON14_RG_LTE_PBBRX1_SDM_INT_OVERLOAD_ENB_MASK            (0x0001)
#define MMRF_LTEPBBRX1_CON14_RG_LTE_PBBRX1_SDM_INT_OVERLOAD_ENB_BIT             (0x0001)

#define MMRF_LTEPBBRX1_CON15_RG_LTE_PBBRX1_SDM_INT_RC_CONFIG1_LSB               (8)
#define MMRF_LTEPBBRX1_CON15_RG_LTE_PBBRX1_SDM_INT_RC_CONFIG1_WIDTH             (8)
#define MMRF_LTEPBBRX1_CON15_RG_LTE_PBBRX1_SDM_INT_RC_CONFIG1_MASK              (0xFF00)

#define MMRF_LTEPBBRX1_CON15_RG_LTE_PBBRX1_SDM_INT_RC_CONFIG2_LSB               (0)
#define MMRF_LTEPBBRX1_CON15_RG_LTE_PBBRX1_SDM_INT_RC_CONFIG2_WIDTH             (8)
#define MMRF_LTEPBBRX1_CON15_RG_LTE_PBBRX1_SDM_INT_RC_CONFIG2_MASK              (0x00FF)

#define MMRF_LTEPBBRX1_CON16_RG_LTE_PBBRX1_SDM_INT_RSV_LSB                      (0)
#define MMRF_LTEPBBRX1_CON16_RG_LTE_PBBRX1_SDM_INT_RSV_WIDTH                    (8)
#define MMRF_LTEPBBRX1_CON16_RG_LTE_PBBRX1_SDM_INT_RSV_MASK                     (0x00FF)

#define MMRF_LTEPBBRX1_CON17_RG_LTE_PBBRX1_SDM_INT_LDO_LSB                      (8)
#define MMRF_LTEPBBRX1_CON17_RG_LTE_PBBRX1_SDM_INT_LDO_WIDTH                    (8)
#define MMRF_LTEPBBRX1_CON17_RG_LTE_PBBRX1_SDM_INT_LDO_MASK                     (0xFF00)

#define MMRF_LTEPBBRX1_CON17_RG_LTE_PBBRX1_SDM_DAC_LDO_LSB                      (0)
#define MMRF_LTEPBBRX1_CON17_RG_LTE_PBBRX1_SDM_DAC_LDO_WIDTH                    (8)
#define MMRF_LTEPBBRX1_CON17_RG_LTE_PBBRX1_SDM_DAC_LDO_MASK                     (0x00FF)

#define MMRF_LTEPBBRX1_CON18_RG_LTE_PBBRX1_SDM_DAC_RSV_LSB                      (8)
#define MMRF_LTEPBBRX1_CON18_RG_LTE_PBBRX1_SDM_DAC_RSV_WIDTH                    (8)
#define MMRF_LTEPBBRX1_CON18_RG_LTE_PBBRX1_SDM_DAC_RSV_MASK                     (0xFF00)

#define MMRF_LTEPBBRX1_CON18_RG_LTE_PBBRX1_SDM_DAC2_RSV_LSB                     (0)
#define MMRF_LTEPBBRX1_CON18_RG_LTE_PBBRX1_SDM_DAC2_RSV_WIDTH                   (8)
#define MMRF_LTEPBBRX1_CON18_RG_LTE_PBBRX1_SDM_DAC2_RSV_MASK                    (0x00FF)

#define MMRF_LTEPBBRX1_CON19_RG_LTE_PBBRX1_SDM_CK_SEL_LSB                       (0)
#define MMRF_LTEPBBRX1_CON19_RG_LTE_PBBRX1_SDM_CK_SEL_WIDTH                     (4)
#define MMRF_LTEPBBRX1_CON19_RG_LTE_PBBRX1_SDM_CK_SEL_MASK                      (0x000F)

#define MMRF_LTEPBBRX1_CON20_RG_LTE_PBBRX1_QUAN_REGDMY_I_LSB                    (0)
#define MMRF_LTEPBBRX1_CON20_RG_LTE_PBBRX1_QUAN_REGDMY_I_WIDTH                  (16)
#define MMRF_LTEPBBRX1_CON20_RG_LTE_PBBRX1_QUAN_REGDMY_I_MASK                   (0xFFFF)

#define MMRF_LTEPBBRX1_CON21_RG_LTE_PBBRX1_QUAN_REGDMY_Q_LSB                    (0)
#define MMRF_LTEPBBRX1_CON21_RG_LTE_PBBRX1_QUAN_REGDMY_Q_WIDTH                  (16)
#define MMRF_LTEPBBRX1_CON21_RG_LTE_PBBRX1_QUAN_REGDMY_Q_MASK                   (0xFFFF)

#define MMRF_LTEPBBRX1_CON22_RG_LTE_PBBRX1_QUAN_DOUT_DITHER_TYPE_LSB            (8)
#define MMRF_LTEPBBRX1_CON22_RG_LTE_PBBRX1_QUAN_DOUT_DITHER_TYPE_WIDTH          (1)
#define MMRF_LTEPBBRX1_CON22_RG_LTE_PBBRX1_QUAN_DOUT_DITHER_TYPE_MASK           (0x0100)
#define MMRF_LTEPBBRX1_CON22_RG_LTE_PBBRX1_QUAN_DOUT_DITHER_TYPE_BIT            (0x0100)

#define MMRF_LTEPBBRX1_CON22_RG_LTE_PBBRX1_QUAN_DOUT_OUTPUT_SEL_LSB             (6)
#define MMRF_LTEPBBRX1_CON22_RG_LTE_PBBRX1_QUAN_DOUT_OUTPUT_SEL_WIDTH           (2)
#define MMRF_LTEPBBRX1_CON22_RG_LTE_PBBRX1_QUAN_DOUT_OUTPUT_SEL_MASK            (0x00C0)

#define MMRF_LTEPBBRX1_CON22_RG_LTE_PBBRX1_QUAN_DOUT_DMYSW_EN_LSB               (5)
#define MMRF_LTEPBBRX1_CON22_RG_LTE_PBBRX1_QUAN_DOUT_DMYSW_EN_WIDTH             (1)
#define MMRF_LTEPBBRX1_CON22_RG_LTE_PBBRX1_QUAN_DOUT_DMYSW_EN_MASK              (0x0020)
#define MMRF_LTEPBBRX1_CON22_RG_LTE_PBBRX1_QUAN_DOUT_DMYSW_EN_BIT               (0x0020)

#define MMRF_LTEPBBRX1_CON22_RG_LTE_PBBRX1_QUAN_DOUT_INNERDAC_MODE_LSB          (3)
#define MMRF_LTEPBBRX1_CON22_RG_LTE_PBBRX1_QUAN_DOUT_INNERDAC_MODE_WIDTH        (2)
#define MMRF_LTEPBBRX1_CON22_RG_LTE_PBBRX1_QUAN_DOUT_INNERDAC_MODE_MASK         (0x0018)

#define MMRF_LTEPBBRX1_CON22_RG_LTE_PBBRX1_QUAN_CAL_RESOLUTION_LSB              (2)
#define MMRF_LTEPBBRX1_CON22_RG_LTE_PBBRX1_QUAN_CAL_RESOLUTION_WIDTH            (1)
#define MMRF_LTEPBBRX1_CON22_RG_LTE_PBBRX1_QUAN_CAL_RESOLUTION_MASK             (0x0004)
#define MMRF_LTEPBBRX1_CON22_RG_LTE_PBBRX1_QUAN_CAL_RESOLUTION_BIT              (0x0004)

#define MMRF_LTEPBBRX1_CON22_RG_LTE_PBBRX1_QUAN_DOUT_TRACK_RANGE_LSB            (0)
#define MMRF_LTEPBBRX1_CON22_RG_LTE_PBBRX1_QUAN_DOUT_TRACK_RANGE_WIDTH          (2)
#define MMRF_LTEPBBRX1_CON22_RG_LTE_PBBRX1_QUAN_DOUT_TRACK_RANGE_MASK           (0x0003)

#define MMRF_LTEPBBRX1_CON23_RG_LTE_PBBRX1_QUAN_DOUT_CLIP_LENGTH_LSB            (12)
#define MMRF_LTEPBBRX1_CON23_RG_LTE_PBBRX1_QUAN_DOUT_CLIP_LENGTH_WIDTH          (4)
#define MMRF_LTEPBBRX1_CON23_RG_LTE_PBBRX1_QUAN_DOUT_CLIP_LENGTH_MASK           (0xF000)

#define MMRF_LTEPBBRX1_CON23_RG_LTE_PBBRX1_QUAN_DOUT_INNERDAC_EN_LSB            (10)
#define MMRF_LTEPBBRX1_CON23_RG_LTE_PBBRX1_QUAN_DOUT_INNERDAC_EN_WIDTH          (1)
#define MMRF_LTEPBBRX1_CON23_RG_LTE_PBBRX1_QUAN_DOUT_INNERDAC_EN_MASK           (0x0400)
#define MMRF_LTEPBBRX1_CON23_RG_LTE_PBBRX1_QUAN_DOUT_INNERDAC_EN_BIT            (0x0400)

#define MMRF_LTEPBBRX1_CON23_RG_LTE_PBBRX1_QUAN_DOUT_DITHER_EN_LSB              (9)
#define MMRF_LTEPBBRX1_CON23_RG_LTE_PBBRX1_QUAN_DOUT_DITHER_EN_WIDTH            (1)
#define MMRF_LTEPBBRX1_CON23_RG_LTE_PBBRX1_QUAN_DOUT_DITHER_EN_MASK             (0x0200)
#define MMRF_LTEPBBRX1_CON23_RG_LTE_PBBRX1_QUAN_DOUT_DITHER_EN_BIT              (0x0200)

#define MMRF_LTEPBBRX1_CON23_RG_LTE_PBBRX1_QUAN_DOUT_DITHER_FREQ_LSB            (6)
#define MMRF_LTEPBBRX1_CON23_RG_LTE_PBBRX1_QUAN_DOUT_DITHER_FREQ_WIDTH          (3)
#define MMRF_LTEPBBRX1_CON23_RG_LTE_PBBRX1_QUAN_DOUT_DITHER_FREQ_MASK           (0x01C0)

#define MMRF_LTEPBBRX1_CON23_RG_LTE_PBBRX1_QUAN_CAL_FASTMODE_LSB                (5)
#define MMRF_LTEPBBRX1_CON23_RG_LTE_PBBRX1_QUAN_CAL_FASTMODE_WIDTH              (1)
#define MMRF_LTEPBBRX1_CON23_RG_LTE_PBBRX1_QUAN_CAL_FASTMODE_MASK               (0x0020)
#define MMRF_LTEPBBRX1_CON23_RG_LTE_PBBRX1_QUAN_CAL_FASTMODE_BIT                (0x0020)

#define MMRF_LTEPBBRX1_CON23_RG_LTE_PBBRX1_QUAN_CAL_TRACK_EN_LSB                (4)
#define MMRF_LTEPBBRX1_CON23_RG_LTE_PBBRX1_QUAN_CAL_TRACK_EN_WIDTH              (1)
#define MMRF_LTEPBBRX1_CON23_RG_LTE_PBBRX1_QUAN_CAL_TRACK_EN_MASK               (0x0010)
#define MMRF_LTEPBBRX1_CON23_RG_LTE_PBBRX1_QUAN_CAL_TRACK_EN_BIT                (0x0010)

#define MMRF_LTEPBBRX1_CON23_RG_LTE_PBBRX1_QUAN_CAL_DRG_LSB                     (3)
#define MMRF_LTEPBBRX1_CON23_RG_LTE_PBBRX1_QUAN_CAL_DRG_WIDTH                   (1)
#define MMRF_LTEPBBRX1_CON23_RG_LTE_PBBRX1_QUAN_CAL_DRG_MASK                    (0x0008)
#define MMRF_LTEPBBRX1_CON23_RG_LTE_PBBRX1_QUAN_CAL_DRG_BIT                     (0x0008)

#define MMRF_LTEPBBRX1_CON23_RG_LTE_PBBRX1_QUAN_CAL_MANUAL_TG_I_LSB             (2)
#define MMRF_LTEPBBRX1_CON23_RG_LTE_PBBRX1_QUAN_CAL_MANUAL_TG_I_WIDTH           (1)
#define MMRF_LTEPBBRX1_CON23_RG_LTE_PBBRX1_QUAN_CAL_MANUAL_TG_I_MASK            (0x0004)
#define MMRF_LTEPBBRX1_CON23_RG_LTE_PBBRX1_QUAN_CAL_MANUAL_TG_I_BIT             (0x0004)

#define MMRF_LTEPBBRX1_CON23_RG_LTE_PBBRX1_QUAN_CAL_MANUAL_TG_Q_LSB             (1)
#define MMRF_LTEPBBRX1_CON23_RG_LTE_PBBRX1_QUAN_CAL_MANUAL_TG_Q_WIDTH           (1)
#define MMRF_LTEPBBRX1_CON23_RG_LTE_PBBRX1_QUAN_CAL_MANUAL_TG_Q_MASK            (0x0002)
#define MMRF_LTEPBBRX1_CON23_RG_LTE_PBBRX1_QUAN_CAL_MANUAL_TG_Q_BIT             (0x0002)

#define MMRF_LTEPBBRX1_CON23_RG_LTE_PBBRX1_QUAN_CAL_BACKGROUND_EN_LSB           (0)
#define MMRF_LTEPBBRX1_CON23_RG_LTE_PBBRX1_QUAN_CAL_BACKGROUND_EN_WIDTH         (1)
#define MMRF_LTEPBBRX1_CON23_RG_LTE_PBBRX1_QUAN_CAL_BACKGROUND_EN_MASK          (0x0001)
#define MMRF_LTEPBBRX1_CON23_RG_LTE_PBBRX1_QUAN_CAL_BACKGROUND_EN_BIT           (0x0001)

#define MMRF_LTEPBBRX1_CON24_RGS_LTE_PBBRX1_QUAN_CAL_REG_READ_I_LSB             (0)
#define MMRF_LTEPBBRX1_CON24_RGS_LTE_PBBRX1_QUAN_CAL_REG_READ_I_WIDTH           (10)
#define MMRF_LTEPBBRX1_CON24_RGS_LTE_PBBRX1_QUAN_CAL_REG_READ_I_MASK            (0x03FF)

#define MMRF_LTEPBBRX1_CON25_RGS_LTE_PBBRX1_QUAN_CAL_REG_READ_Q_LSB             (0)
#define MMRF_LTEPBBRX1_CON25_RGS_LTE_PBBRX1_QUAN_CAL_REG_READ_Q_WIDTH           (10)
#define MMRF_LTEPBBRX1_CON25_RGS_LTE_PBBRX1_QUAN_CAL_REG_READ_Q_MASK            (0x03FF)

#define MMRF_LTEPBBRX1_CON26_RGS_LTE_PBBRX1_QUAN_CAL_FOREGROUND_DONE_I_LSB      (3)
#define MMRF_LTEPBBRX1_CON26_RGS_LTE_PBBRX1_QUAN_CAL_FOREGROUND_DONE_I_WIDTH    (1)
#define MMRF_LTEPBBRX1_CON26_RGS_LTE_PBBRX1_QUAN_CAL_FOREGROUND_DONE_I_MASK     (0x0008)
#define MMRF_LTEPBBRX1_CON26_RGS_LTE_PBBRX1_QUAN_CAL_FOREGROUND_DONE_I_BIT      (0x0008)

#define MMRF_LTEPBBRX1_CON26_RGS_LTE_PBBRX1_QUAN_CAL_FOREGROUND_DONE_Q_LSB      (2)
#define MMRF_LTEPBBRX1_CON26_RGS_LTE_PBBRX1_QUAN_CAL_FOREGROUND_DONE_Q_WIDTH    (1)
#define MMRF_LTEPBBRX1_CON26_RGS_LTE_PBBRX1_QUAN_CAL_FOREGROUND_DONE_Q_MASK     (0x0004)
#define MMRF_LTEPBBRX1_CON26_RGS_LTE_PBBRX1_QUAN_CAL_FOREGROUND_DONE_Q_BIT      (0x0004)

#define MMRF_LTEPBBRX1_CON26_RGS_LTE_PBBRX1_QUAN_CAL_BUSY_I_LSB                 (1)
#define MMRF_LTEPBBRX1_CON26_RGS_LTE_PBBRX1_QUAN_CAL_BUSY_I_WIDTH               (1)
#define MMRF_LTEPBBRX1_CON26_RGS_LTE_PBBRX1_QUAN_CAL_BUSY_I_MASK                (0x0002)
#define MMRF_LTEPBBRX1_CON26_RGS_LTE_PBBRX1_QUAN_CAL_BUSY_I_BIT                 (0x0002)

#define MMRF_LTEPBBRX1_CON26_RGS_LTE_PBBRX1_QUAN_CAL_BUSY_Q_LSB                 (0)
#define MMRF_LTEPBBRX1_CON26_RGS_LTE_PBBRX1_QUAN_CAL_BUSY_Q_WIDTH               (1)
#define MMRF_LTEPBBRX1_CON26_RGS_LTE_PBBRX1_QUAN_CAL_BUSY_Q_MASK                (0x0001)
#define MMRF_LTEPBBRX1_CON26_RGS_LTE_PBBRX1_QUAN_CAL_BUSY_Q_BIT                 (0x0001)

#define MMRF_LTEPBBRX1_CON27_RG_LTE_PBBRX1_QUAN_CLK_GATING_LSB                  (15)
#define MMRF_LTEPBBRX1_CON27_RG_LTE_PBBRX1_QUAN_CLK_GATING_WIDTH                (1)
#define MMRF_LTEPBBRX1_CON27_RG_LTE_PBBRX1_QUAN_CLK_GATING_MASK                 (0x8000)
#define MMRF_LTEPBBRX1_CON27_RG_LTE_PBBRX1_QUAN_CLK_GATING_BIT                  (0x8000)

#define MMRF_LTEPBBRX1_CON27_RG_LTE_PBBRX1_QUAN_DCMSHIFT_I_LSB                  (12)
#define MMRF_LTEPBBRX1_CON27_RG_LTE_PBBRX1_QUAN_DCMSHIFT_I_WIDTH                (2)
#define MMRF_LTEPBBRX1_CON27_RG_LTE_PBBRX1_QUAN_DCMSHIFT_I_MASK                 (0x3000)

#define MMRF_LTEPBBRX1_CON27_RG_LTE_PBBRX1_QUAN_DCMSHIFT_Q_LSB                  (10)
#define MMRF_LTEPBBRX1_CON27_RG_LTE_PBBRX1_QUAN_DCMSHIFT_Q_WIDTH                (2)
#define MMRF_LTEPBBRX1_CON27_RG_LTE_PBBRX1_QUAN_DCMSHIFT_Q_MASK                 (0x0C00)

#define MMRF_LTEPBBRX1_CON27_RG_LTE_PBBRX1_QUAN_SEARCHBEST_LSB                  (9)
#define MMRF_LTEPBBRX1_CON27_RG_LTE_PBBRX1_QUAN_SEARCHBEST_WIDTH                (1)
#define MMRF_LTEPBBRX1_CON27_RG_LTE_PBBRX1_QUAN_SEARCHBEST_MASK                 (0x0200)
#define MMRF_LTEPBBRX1_CON27_RG_LTE_PBBRX1_QUAN_SEARCHBEST_BIT                  (0x0200)

#define MMRF_LTEPBBRX1_CON28_RG_LTE_PBBRX1_QUAN_DCMCAL_INITIAL_I_LSB            (8)
#define MMRF_LTEPBBRX1_CON28_RG_LTE_PBBRX1_QUAN_DCMCAL_INITIAL_I_WIDTH          (8)
#define MMRF_LTEPBBRX1_CON28_RG_LTE_PBBRX1_QUAN_DCMCAL_INITIAL_I_MASK           (0xFF00)

#define MMRF_LTEPBBRX1_CON28_RG_LTE_PBBRX1_QUAN_DCMCAL_INITIAL_Q_LSB            (0)
#define MMRF_LTEPBBRX1_CON28_RG_LTE_PBBRX1_QUAN_DCMCAL_INITIAL_Q_WIDTH          (8)
#define MMRF_LTEPBBRX1_CON28_RG_LTE_PBBRX1_QUAN_DCMCAL_INITIAL_Q_MASK           (0x00FF)

#define MMRF_LTEPBBRX1_CON29_RG_LTE_PBBRX1_QUANCAL_ULTRA_FASTMODE_LSB           (12)
#define MMRF_LTEPBBRX1_CON29_RG_LTE_PBBRX1_QUANCAL_ULTRA_FASTMODE_WIDTH         (1)
#define MMRF_LTEPBBRX1_CON29_RG_LTE_PBBRX1_QUANCAL_ULTRA_FASTMODE_MASK          (0x1000)
#define MMRF_LTEPBBRX1_CON29_RG_LTE_PBBRX1_QUANCAL_ULTRA_FASTMODE_BIT           (0x1000)

#define MMRF_LTEPBBRX1_CON29_RG_LTE_PBBRX1_QUANDOUT_ZCD_RANGE_LSB               (8)
#define MMRF_LTEPBBRX1_CON29_RG_LTE_PBBRX1_QUANDOUT_ZCD_RANGE_WIDTH             (2)
#define MMRF_LTEPBBRX1_CON29_RG_LTE_PBBRX1_QUANDOUT_ZCD_RANGE_MASK              (0x0300)

#define MMRF_LTEPBBRX1_CON29_RG_LTE_PBBRX1_SDM_RCCAL_BOUNDARY_LSB               (4)
#define MMRF_LTEPBBRX1_CON29_RG_LTE_PBBRX1_SDM_RCCAL_BOUNDARY_WIDTH             (2)
#define MMRF_LTEPBBRX1_CON29_RG_LTE_PBBRX1_SDM_RCCAL_BOUNDARY_MASK              (0x0030)

#define MMRF_LTEPBBRX1_CON29_RG_LTE_PBBRX1_SDM_RCCAL_ACCULENGTH_LSB             (0)
#define MMRF_LTEPBBRX1_CON29_RG_LTE_PBBRX1_SDM_RCCAL_ACCULENGTH_WIDTH           (2)
#define MMRF_LTEPBBRX1_CON29_RG_LTE_PBBRX1_SDM_RCCAL_ACCULENGTH_MASK            (0x0003)

#define MMRF_LTEPBBRX1_CON2A_RG_LTE_PBBRX1_SDM_RCCAL_OFFSET_I_LSB               (12)
#define MMRF_LTEPBBRX1_CON2A_RG_LTE_PBBRX1_SDM_RCCAL_OFFSET_I_WIDTH             (4)
#define MMRF_LTEPBBRX1_CON2A_RG_LTE_PBBRX1_SDM_RCCAL_OFFSET_I_MASK              (0xF000)

#define MMRF_LTEPBBRX1_CON2A_RG_LTE_PBBRX1_SDM_RCCAL_OFFSET_Q_LSB               (8)
#define MMRF_LTEPBBRX1_CON2A_RG_LTE_PBBRX1_SDM_RCCAL_OFFSET_Q_WIDTH             (4)
#define MMRF_LTEPBBRX1_CON2A_RG_LTE_PBBRX1_SDM_RCCAL_OFFSET_Q_MASK              (0x0F00)

#define MMRF_LTEPBBRX1_CON2A_RG_LTE_PBBRX1_SDM_RCCAL_INITIAL_I_LSB              (4)
#define MMRF_LTEPBBRX1_CON2A_RG_LTE_PBBRX1_SDM_RCCAL_INITIAL_I_WIDTH            (4)
#define MMRF_LTEPBBRX1_CON2A_RG_LTE_PBBRX1_SDM_RCCAL_INITIAL_I_MASK             (0x00F0)

#define MMRF_LTEPBBRX1_CON2A_RG_LTE_PBBRX1_SDM_RCCAL_INITIAL_Q_LSB              (0)
#define MMRF_LTEPBBRX1_CON2A_RG_LTE_PBBRX1_SDM_RCCAL_INITIAL_Q_WIDTH            (4)
#define MMRF_LTEPBBRX1_CON2A_RG_LTE_PBBRX1_SDM_RCCAL_INITIAL_Q_MASK             (0x000F)

#define MMRF_LTEPBBRX1_CON2B_RGS_LTE_PBBRX1_SDM_RCCAL_CAPCODE_I_LSB             (8)
#define MMRF_LTEPBBRX1_CON2B_RGS_LTE_PBBRX1_SDM_RCCAL_CAPCODE_I_WIDTH           (6)
#define MMRF_LTEPBBRX1_CON2B_RGS_LTE_PBBRX1_SDM_RCCAL_CAPCODE_I_MASK            (0x3F00)

#define MMRF_LTEPBBRX1_CON2B_RGS_LTE_PBBRX1_SDM_RCCAL_CAPCODE_Q_LSB             (0)
#define MMRF_LTEPBBRX1_CON2B_RGS_LTE_PBBRX1_SDM_RCCAL_CAPCODE_Q_WIDTH           (6)
#define MMRF_LTEPBBRX1_CON2B_RGS_LTE_PBBRX1_SDM_RCCAL_CAPCODE_Q_MASK            (0x003F)

#define MMRF_LTEPBBRX1_CON2C_RG_LTE_PBBRX1_SEQ_RSV_LSB                          (0)
#define MMRF_LTEPBBRX1_CON2C_RG_LTE_PBBRX1_SEQ_RSV_WIDTH                        (16)
#define MMRF_LTEPBBRX1_CON2C_RG_LTE_PBBRX1_SEQ_RSV_MASK                         (0xFFFF)

#define MMRF_LTEPBBRX1_CON2D_RG_LTE_PBBRX1_SEQ_RSV1_LSB                         (0)
#define MMRF_LTEPBBRX1_CON2D_RG_LTE_PBBRX1_SEQ_RSV1_WIDTH                       (8)
#define MMRF_LTEPBBRX1_CON2D_RG_LTE_PBBRX1_SEQ_RSV1_MASK                        (0x00FF)

#define MMRF_LTEPBBRX1_CON2E_RG_LTE_PBBRX1_TOP_RSV_LSB                          (0)
#define MMRF_LTEPBBRX1_CON2E_RG_LTE_PBBRX1_TOP_RSV_WIDTH                        (10)
#define MMRF_LTEPBBRX1_CON2E_RG_LTE_PBBRX1_TOP_RSV_MASK                         (0x03FF)

#define MMRF_LTEPBBRX1_CON30_DA_LTE_PBBRX1_SEQ_EN_LSB                           (8)
#define MMRF_LTEPBBRX1_CON30_DA_LTE_PBBRX1_SEQ_EN_WIDTH                         (1)
#define MMRF_LTEPBBRX1_CON30_DA_LTE_PBBRX1_SEQ_EN_MASK                          (0x0100)
#define MMRF_LTEPBBRX1_CON30_DA_LTE_PBBRX1_SEQ_EN_BIT                           (0x0100)

#define MMRF_LTEPBBRX1_CON30_DA_LTE_PBBRX1_SEQ_RSTB_LSB                         (4)
#define MMRF_LTEPBBRX1_CON30_DA_LTE_PBBRX1_SEQ_RSTB_WIDTH                       (1)
#define MMRF_LTEPBBRX1_CON30_DA_LTE_PBBRX1_SEQ_RSTB_MASK                        (0x0010)
#define MMRF_LTEPBBRX1_CON30_DA_LTE_PBBRX1_SEQ_RSTB_BIT                         (0x0010)

#define MMRF_LTEPBBRX1_CON31_DA_LTE_PBBRX1_SDM_INT_SEL_CAP_LSB                  (0)
#define MMRF_LTEPBBRX1_CON31_DA_LTE_PBBRX1_SDM_INT_SEL_CAP_WIDTH                (6)
#define MMRF_LTEPBBRX1_CON31_DA_LTE_PBBRX1_SDM_INT_SEL_CAP_MASK                 (0x003F)

#define MMRF_LTEPBBRX1_CON32_DA_LTE_PBBRX1_SDM_INT_SEL_CAP13_LSB                (0)
#define MMRF_LTEPBBRX1_CON32_DA_LTE_PBBRX1_SDM_INT_SEL_CAP13_WIDTH              (6)
#define MMRF_LTEPBBRX1_CON32_DA_LTE_PBBRX1_SDM_INT_SEL_CAP13_MASK               (0x003F)

#define MMRF_LTEPBBRX1_CON33_DA_LTE_PBBRX1_SEQ_CFG_LSB                          (0)
#define MMRF_LTEPBBRX1_CON33_DA_LTE_PBBRX1_SEQ_CFG_WIDTH                        (8)
#define MMRF_LTEPBBRX1_CON33_DA_LTE_PBBRX1_SEQ_CFG_MASK                         (0x00FF)

#define MMRF_LTEPBBRX1_CON34_DA_LTE_PBBRX1_SEQ_CFG1_LSB                         (0)
#define MMRF_LTEPBBRX1_CON34_DA_LTE_PBBRX1_SEQ_CFG1_WIDTH                       (8)
#define MMRF_LTEPBBRX1_CON34_DA_LTE_PBBRX1_SEQ_CFG1_MASK                        (0x00FF)

#define MMRF_LTEPBBRX1_CON35_DA_LTE_PBBRX1_TOP_RSV_LSB                          (0)
#define MMRF_LTEPBBRX1_CON35_DA_LTE_PBBRX1_TOP_RSV_WIDTH                        (16)
#define MMRF_LTEPBBRX1_CON35_DA_LTE_PBBRX1_TOP_RSV_MASK                         (0xFFFF)

/*=================================================================================================================================*/
//ABB Mixedsys LTEPBBRX2_CON
#define MMRF_LTEPBBRX2_CON0_RG_LTE_PBBRX2_SDM_INT_SEL_VCM_OP_FINAL_LSB          (15)
#define MMRF_LTEPBBRX2_CON0_RG_LTE_PBBRX2_SDM_INT_SEL_VCM_OP_FINAL_WIDTH        (1)
#define MMRF_LTEPBBRX2_CON0_RG_LTE_PBBRX2_SDM_INT_SEL_VCM_OP_FINAL_MASK         (0x8000)
#define MMRF_LTEPBBRX2_CON0_RG_LTE_PBBRX2_SDM_INT_SEL_VCM_OP_FINAL_BIT          (0x8000)

#define MMRF_LTEPBBRX2_CON0_RG_LTE_PBBRX2_SDM_INT_SEL_VCM_LSB                   (0)
#define MMRF_LTEPBBRX2_CON0_RG_LTE_PBBRX2_SDM_INT_SEL_VCM_WIDTH                 (8)
#define MMRF_LTEPBBRX2_CON0_RG_LTE_PBBRX2_SDM_INT_SEL_VCM_MASK                  (0x00FF)

#define MMRF_LTEPBBRX2_CON1_RG_LTE_PBBRX2_SDM_ESL_CONFIG_LSB                    (0)
#define MMRF_LTEPBBRX2_CON1_RG_LTE_PBBRX2_SDM_ESL_CONFIG_WIDTH                  (2)
#define MMRF_LTEPBBRX2_CON1_RG_LTE_PBBRX2_SDM_ESL_CONFIG_MASK                   (0x0003)

#define MMRF_LTEPBBRX2_CON2_RG_LTE_PBBRX2_QUAN_CAL_MANUAL_EN_LSB                (15)
#define MMRF_LTEPBBRX2_CON2_RG_LTE_PBBRX2_QUAN_CAL_MANUAL_EN_WIDTH              (1)
#define MMRF_LTEPBBRX2_CON2_RG_LTE_PBBRX2_QUAN_CAL_MANUAL_EN_MASK               (0x8000)
#define MMRF_LTEPBBRX2_CON2_RG_LTE_PBBRX2_QUAN_CAL_MANUAL_EN_BIT                (0x8000)

#define MMRF_LTEPBBRX2_CON2_RG_LTE_PBBRX2_QUAN_CAL_REG_SEL_LSB                  (10)
#define MMRF_LTEPBBRX2_CON2_RG_LTE_PBBRX2_QUAN_CAL_REG_SEL_WIDTH                (4)
#define MMRF_LTEPBBRX2_CON2_RG_LTE_PBBRX2_QUAN_CAL_REG_SEL_MASK                 (0x3C00)

#define MMRF_LTEPBBRX2_CON2_RG_LTE_PBBRX2_QUAN_CAL_REG_WRITE_LSB                (0)
#define MMRF_LTEPBBRX2_CON2_RG_LTE_PBBRX2_QUAN_CAL_REG_WRITE_WIDTH              (10)
#define MMRF_LTEPBBRX2_CON2_RG_LTE_PBBRX2_QUAN_CAL_REG_WRITE_MASK               (0x03FF)

#define MMRF_LTEPBBRX2_CON10_RG_LTE_PBBRX2_BIAS_SELI_LSB                        (0)
#define MMRF_LTEPBBRX2_CON10_RG_LTE_PBBRX2_BIAS_SELI_WIDTH                      (16)
#define MMRF_LTEPBBRX2_CON10_RG_LTE_PBBRX2_BIAS_SELI_MASK                       (0xFFFF)

#define MMRF_LTEPBBRX2_CON11_RG_LTE_PBBRX2_BIAS_DAC_SELI_LSB                    (0)
#define MMRF_LTEPBBRX2_CON11_RG_LTE_PBBRX2_BIAS_DAC_SELI_WIDTH                  (4)
#define MMRF_LTEPBBRX2_CON11_RG_LTE_PBBRX2_BIAS_DAC_SELI_MASK                   (0x000F)

#define MMRF_LTEPBBRX2_CON12_RG_LTE_PBBRX2_BIAS_SELI_TX_LSB                     (0)
#define MMRF_LTEPBBRX2_CON12_RG_LTE_PBBRX2_BIAS_SELI_TX_WIDTH                   (8)
#define MMRF_LTEPBBRX2_CON12_RG_LTE_PBBRX2_BIAS_SELI_TX_MASK                    (0x00FF)

#define MMRF_LTEPBBRX2_CON13_RG_LTE_PBBRX2_LDO155_SELV_LSB                      (0)
#define MMRF_LTEPBBRX2_CON13_RG_LTE_PBBRX2_LDO155_SELV_WIDTH                    (4)
#define MMRF_LTEPBBRX2_CON13_RG_LTE_PBBRX2_LDO155_SELV_MASK                     (0x000F)

#define MMRF_LTEPBBRX2_CON14_RG_LTE_PBBRX2_LDO155_BIST_EN_LSB                   (2)
#define MMRF_LTEPBBRX2_CON14_RG_LTE_PBBRX2_LDO155_BIST_EN_WIDTH                 (1)
#define MMRF_LTEPBBRX2_CON14_RG_LTE_PBBRX2_LDO155_BIST_EN_MASK                  (0x0004)
#define MMRF_LTEPBBRX2_CON14_RG_LTE_PBBRX2_LDO155_BIST_EN_BIT                   (0x0004)

#define MMRF_LTEPBBRX2_CON14_RG_LTE_PBBRX2_SDM_INT_AUTORST_ENB_LSB              (1)
#define MMRF_LTEPBBRX2_CON14_RG_LTE_PBBRX2_SDM_INT_AUTORST_ENB_WIDTH            (1)
#define MMRF_LTEPBBRX2_CON14_RG_LTE_PBBRX2_SDM_INT_AUTORST_ENB_MASK             (0x0002)
#define MMRF_LTEPBBRX2_CON14_RG_LTE_PBBRX2_SDM_INT_AUTORST_ENB_BIT              (0x0002)

#define MMRF_LTEPBBRX2_CON14_RG_LTE_PBBRX2_SDM_INT_OVERLOAD_ENB_LSB             (0)
#define MMRF_LTEPBBRX2_CON14_RG_LTE_PBBRX2_SDM_INT_OVERLOAD_ENB_WIDTH           (1)
#define MMRF_LTEPBBRX2_CON14_RG_LTE_PBBRX2_SDM_INT_OVERLOAD_ENB_MASK            (0x0001)
#define MMRF_LTEPBBRX2_CON14_RG_LTE_PBBRX2_SDM_INT_OVERLOAD_ENB_BIT             (0x0001)

#define MMRF_LTEPBBRX2_CON15_RG_LTE_PBBRX2_SDM_INT_RC_CONFIG1_LSB               (8)
#define MMRF_LTEPBBRX2_CON15_RG_LTE_PBBRX2_SDM_INT_RC_CONFIG1_WIDTH             (8)
#define MMRF_LTEPBBRX2_CON15_RG_LTE_PBBRX2_SDM_INT_RC_CONFIG1_MASK              (0xFF00)

#define MMRF_LTEPBBRX2_CON15_RG_LTE_PBBRX2_SDM_INT_RC_CONFIG2_LSB               (0)
#define MMRF_LTEPBBRX2_CON15_RG_LTE_PBBRX2_SDM_INT_RC_CONFIG2_WIDTH             (8)
#define MMRF_LTEPBBRX2_CON15_RG_LTE_PBBRX2_SDM_INT_RC_CONFIG2_MASK              (0x00FF)

#define MMRF_LTEPBBRX2_CON16_RG_LTE_PBBRX2_SDM_INT_RSV_LSB                      (0)
#define MMRF_LTEPBBRX2_CON16_RG_LTE_PBBRX2_SDM_INT_RSV_WIDTH                    (8)
#define MMRF_LTEPBBRX2_CON16_RG_LTE_PBBRX2_SDM_INT_RSV_MASK                     (0x00FF)

#define MMRF_LTEPBBRX2_CON17_RG_LTE_PBBRX2_SDM_INT_LDO_LSB                      (8)
#define MMRF_LTEPBBRX2_CON17_RG_LTE_PBBRX2_SDM_INT_LDO_WIDTH                    (8)
#define MMRF_LTEPBBRX2_CON17_RG_LTE_PBBRX2_SDM_INT_LDO_MASK                     (0xFF00)

#define MMRF_LTEPBBRX2_CON17_RG_LTE_PBBRX2_SDM_DAC_LDO_LSB                      (0)
#define MMRF_LTEPBBRX2_CON17_RG_LTE_PBBRX2_SDM_DAC_LDO_WIDTH                    (8)
#define MMRF_LTEPBBRX2_CON17_RG_LTE_PBBRX2_SDM_DAC_LDO_MASK                     (0x00FF)

#define MMRF_LTEPBBRX2_CON18_RG_LTE_PBBRX2_SDM_DAC_RSV_LSB                      (8)
#define MMRF_LTEPBBRX2_CON18_RG_LTE_PBBRX2_SDM_DAC_RSV_WIDTH                    (8)
#define MMRF_LTEPBBRX2_CON18_RG_LTE_PBBRX2_SDM_DAC_RSV_MASK                     (0xFF00)

#define MMRF_LTEPBBRX2_CON18_RG_LTE_PBBRX2_SDM_DAC2_RSV_LSB                     (0)
#define MMRF_LTEPBBRX2_CON18_RG_LTE_PBBRX2_SDM_DAC2_RSV_WIDTH                   (8)
#define MMRF_LTEPBBRX2_CON18_RG_LTE_PBBRX2_SDM_DAC2_RSV_MASK                    (0x00FF)

#define MMRF_LTEPBBRX2_CON19_RG_LTE_PBBRX2_SDM_CK_SEL_LSB                       (0)
#define MMRF_LTEPBBRX2_CON19_RG_LTE_PBBRX2_SDM_CK_SEL_WIDTH                     (4)
#define MMRF_LTEPBBRX2_CON19_RG_LTE_PBBRX2_SDM_CK_SEL_MASK                      (0x000F)

#define MMRF_LTEPBBRX2_CON20_RG_LTE_PBBRX2_QUAN_REGDMY_I_LSB                    (0)
#define MMRF_LTEPBBRX2_CON20_RG_LTE_PBBRX2_QUAN_REGDMY_I_WIDTH                  (16)
#define MMRF_LTEPBBRX2_CON20_RG_LTE_PBBRX2_QUAN_REGDMY_I_MASK                   (0xFFFF)

#define MMRF_LTEPBBRX2_CON21_RG_LTE_PBBRX2_QUAN_REGDMY_Q_LSB                    (0)
#define MMRF_LTEPBBRX2_CON21_RG_LTE_PBBRX2_QUAN_REGDMY_Q_WIDTH                  (16)
#define MMRF_LTEPBBRX2_CON21_RG_LTE_PBBRX2_QUAN_REGDMY_Q_MASK                   (0xFFFF)

#define MMRF_LTEPBBRX2_CON22_RG_LTE_PBBRX2_QUAN_DOUT_DITHER_TYPE_LSB            (8)
#define MMRF_LTEPBBRX2_CON22_RG_LTE_PBBRX2_QUAN_DOUT_DITHER_TYPE_WIDTH          (1)
#define MMRF_LTEPBBRX2_CON22_RG_LTE_PBBRX2_QUAN_DOUT_DITHER_TYPE_MASK           (0x0100)
#define MMRF_LTEPBBRX2_CON22_RG_LTE_PBBRX2_QUAN_DOUT_DITHER_TYPE_BIT            (0x0100)

#define MMRF_LTEPBBRX2_CON22_RG_LTE_PBBRX2_QUAN_DOUT_OUTPUT_SEL_LSB             (6)
#define MMRF_LTEPBBRX2_CON22_RG_LTE_PBBRX2_QUAN_DOUT_OUTPUT_SEL_WIDTH           (2)
#define MMRF_LTEPBBRX2_CON22_RG_LTE_PBBRX2_QUAN_DOUT_OUTPUT_SEL_MASK            (0x00C0)

#define MMRF_LTEPBBRX2_CON22_RG_LTE_PBBRX2_QUAN_DOUT_DMYSW_EN_LSB               (5)
#define MMRF_LTEPBBRX2_CON22_RG_LTE_PBBRX2_QUAN_DOUT_DMYSW_EN_WIDTH             (1)
#define MMRF_LTEPBBRX2_CON22_RG_LTE_PBBRX2_QUAN_DOUT_DMYSW_EN_MASK              (0x0020)
#define MMRF_LTEPBBRX2_CON22_RG_LTE_PBBRX2_QUAN_DOUT_DMYSW_EN_BIT               (0x0020)

#define MMRF_LTEPBBRX2_CON22_RG_LTE_PBBRX2_QUAN_DOUT_INNERDAC_MODE_LSB          (3)
#define MMRF_LTEPBBRX2_CON22_RG_LTE_PBBRX2_QUAN_DOUT_INNERDAC_MODE_WIDTH        (2)
#define MMRF_LTEPBBRX2_CON22_RG_LTE_PBBRX2_QUAN_DOUT_INNERDAC_MODE_MASK         (0x0018)

#define MMRF_LTEPBBRX2_CON22_RG_LTE_PBBRX2_QUAN_CAL_RESOLUTION_LSB              (2)
#define MMRF_LTEPBBRX2_CON22_RG_LTE_PBBRX2_QUAN_CAL_RESOLUTION_WIDTH            (1)
#define MMRF_LTEPBBRX2_CON22_RG_LTE_PBBRX2_QUAN_CAL_RESOLUTION_MASK             (0x0004)
#define MMRF_LTEPBBRX2_CON22_RG_LTE_PBBRX2_QUAN_CAL_RESOLUTION_BIT              (0x0004)

#define MMRF_LTEPBBRX2_CON22_RG_LTE_PBBRX2_QUAN_DOUT_TRACK_RANGE_LSB            (0)
#define MMRF_LTEPBBRX2_CON22_RG_LTE_PBBRX2_QUAN_DOUT_TRACK_RANGE_WIDTH          (2)
#define MMRF_LTEPBBRX2_CON22_RG_LTE_PBBRX2_QUAN_DOUT_TRACK_RANGE_MASK           (0x0003)

#define MMRF_LTEPBBRX2_CON23_RG_LTE_PBBRX2_QUAN_DOUT_CLIP_LENGTH_LSB            (12)
#define MMRF_LTEPBBRX2_CON23_RG_LTE_PBBRX2_QUAN_DOUT_CLIP_LENGTH_WIDTH          (4)
#define MMRF_LTEPBBRX2_CON23_RG_LTE_PBBRX2_QUAN_DOUT_CLIP_LENGTH_MASK           (0xF000)

#define MMRF_LTEPBBRX2_CON23_RG_LTE_PBBRX2_QUAN_DOUT_INNERDAC_EN_LSB            (10)
#define MMRF_LTEPBBRX2_CON23_RG_LTE_PBBRX2_QUAN_DOUT_INNERDAC_EN_WIDTH          (1)
#define MMRF_LTEPBBRX2_CON23_RG_LTE_PBBRX2_QUAN_DOUT_INNERDAC_EN_MASK           (0x0400)
#define MMRF_LTEPBBRX2_CON23_RG_LTE_PBBRX2_QUAN_DOUT_INNERDAC_EN_BIT            (0x0400)

#define MMRF_LTEPBBRX2_CON23_RG_LTE_PBBRX2_QUAN_DOUT_DITHER_EN_LSB              (9)
#define MMRF_LTEPBBRX2_CON23_RG_LTE_PBBRX2_QUAN_DOUT_DITHER_EN_WIDTH            (1)
#define MMRF_LTEPBBRX2_CON23_RG_LTE_PBBRX2_QUAN_DOUT_DITHER_EN_MASK             (0x0200)
#define MMRF_LTEPBBRX2_CON23_RG_LTE_PBBRX2_QUAN_DOUT_DITHER_EN_BIT              (0x0200)

#define MMRF_LTEPBBRX2_CON23_RG_LTE_PBBRX2_QUAN_DOUT_DITHER_FREQ_LSB            (6)
#define MMRF_LTEPBBRX2_CON23_RG_LTE_PBBRX2_QUAN_DOUT_DITHER_FREQ_WIDTH          (3)
#define MMRF_LTEPBBRX2_CON23_RG_LTE_PBBRX2_QUAN_DOUT_DITHER_FREQ_MASK           (0x01C0)

#define MMRF_LTEPBBRX2_CON23_RG_LTE_PBBRX2_QUAN_CAL_FASTMODE_LSB                (5)
#define MMRF_LTEPBBRX2_CON23_RG_LTE_PBBRX2_QUAN_CAL_FASTMODE_WIDTH              (1)
#define MMRF_LTEPBBRX2_CON23_RG_LTE_PBBRX2_QUAN_CAL_FASTMODE_MASK               (0x0020)
#define MMRF_LTEPBBRX2_CON23_RG_LTE_PBBRX2_QUAN_CAL_FASTMODE_BIT                (0x0020)

#define MMRF_LTEPBBRX2_CON23_RG_LTE_PBBRX2_QUAN_CAL_TRACK_EN_LSB                (4)
#define MMRF_LTEPBBRX2_CON23_RG_LTE_PBBRX2_QUAN_CAL_TRACK_EN_WIDTH              (1)
#define MMRF_LTEPBBRX2_CON23_RG_LTE_PBBRX2_QUAN_CAL_TRACK_EN_MASK               (0x0010)
#define MMRF_LTEPBBRX2_CON23_RG_LTE_PBBRX2_QUAN_CAL_TRACK_EN_BIT                (0x0010)

#define MMRF_LTEPBBRX2_CON23_RG_LTE_PBBRX2_QUAN_CAL_DRG_LSB                     (3)
#define MMRF_LTEPBBRX2_CON23_RG_LTE_PBBRX2_QUAN_CAL_DRG_WIDTH                   (1)
#define MMRF_LTEPBBRX2_CON23_RG_LTE_PBBRX2_QUAN_CAL_DRG_MASK                    (0x0008)
#define MMRF_LTEPBBRX2_CON23_RG_LTE_PBBRX2_QUAN_CAL_DRG_BIT                     (0x0008)

#define MMRF_LTEPBBRX2_CON23_RG_LTE_PBBRX2_QUAN_CAL_MANUAL_TG_I_LSB             (2)
#define MMRF_LTEPBBRX2_CON23_RG_LTE_PBBRX2_QUAN_CAL_MANUAL_TG_I_WIDTH           (1)
#define MMRF_LTEPBBRX2_CON23_RG_LTE_PBBRX2_QUAN_CAL_MANUAL_TG_I_MASK            (0x0004)
#define MMRF_LTEPBBRX2_CON23_RG_LTE_PBBRX2_QUAN_CAL_MANUAL_TG_I_BIT             (0x0004)

#define MMRF_LTEPBBRX2_CON23_RG_LTE_PBBRX2_QUAN_CAL_MANUAL_TG_Q_LSB             (1)
#define MMRF_LTEPBBRX2_CON23_RG_LTE_PBBRX2_QUAN_CAL_MANUAL_TG_Q_WIDTH           (1)
#define MMRF_LTEPBBRX2_CON23_RG_LTE_PBBRX2_QUAN_CAL_MANUAL_TG_Q_MASK            (0x0002)
#define MMRF_LTEPBBRX2_CON23_RG_LTE_PBBRX2_QUAN_CAL_MANUAL_TG_Q_BIT             (0x0002)

#define MMRF_LTEPBBRX2_CON23_RG_LTE_PBBRX2_QUAN_CAL_BACKGROUND_EN_LSB           (0)
#define MMRF_LTEPBBRX2_CON23_RG_LTE_PBBRX2_QUAN_CAL_BACKGROUND_EN_WIDTH         (1)
#define MMRF_LTEPBBRX2_CON23_RG_LTE_PBBRX2_QUAN_CAL_BACKGROUND_EN_MASK          (0x0001)
#define MMRF_LTEPBBRX2_CON23_RG_LTE_PBBRX2_QUAN_CAL_BACKGROUND_EN_BIT           (0x0001)

#define MMRF_LTEPBBRX2_CON24_RGS_LTE_PBBRX2_QUAN_CAL_REG_READ_I_LSB             (0)
#define MMRF_LTEPBBRX2_CON24_RGS_LTE_PBBRX2_QUAN_CAL_REG_READ_I_WIDTH           (10)
#define MMRF_LTEPBBRX2_CON24_RGS_LTE_PBBRX2_QUAN_CAL_REG_READ_I_MASK            (0x03FF)

#define MMRF_LTEPBBRX2_CON25_RGS_LTE_PBBRX2_QUAN_CAL_REG_READ_Q_LSB             (0)
#define MMRF_LTEPBBRX2_CON25_RGS_LTE_PBBRX2_QUAN_CAL_REG_READ_Q_WIDTH           (10)
#define MMRF_LTEPBBRX2_CON25_RGS_LTE_PBBRX2_QUAN_CAL_REG_READ_Q_MASK            (0x03FF)

#define MMRF_LTEPBBRX2_CON26_RGS_LTE_PBBRX2_QUAN_CAL_FOREGROUND_DONE_I_LSB      (3)
#define MMRF_LTEPBBRX2_CON26_RGS_LTE_PBBRX2_QUAN_CAL_FOREGROUND_DONE_I_WIDTH    (1)
#define MMRF_LTEPBBRX2_CON26_RGS_LTE_PBBRX2_QUAN_CAL_FOREGROUND_DONE_I_MASK     (0x0008)
#define MMRF_LTEPBBRX2_CON26_RGS_LTE_PBBRX2_QUAN_CAL_FOREGROUND_DONE_I_BIT      (0x0008)

#define MMRF_LTEPBBRX2_CON26_RGS_LTE_PBBRX2_QUAN_CAL_FOREGROUND_DONE_Q_LSB      (2)
#define MMRF_LTEPBBRX2_CON26_RGS_LTE_PBBRX2_QUAN_CAL_FOREGROUND_DONE_Q_WIDTH    (1)
#define MMRF_LTEPBBRX2_CON26_RGS_LTE_PBBRX2_QUAN_CAL_FOREGROUND_DONE_Q_MASK     (0x0004)
#define MMRF_LTEPBBRX2_CON26_RGS_LTE_PBBRX2_QUAN_CAL_FOREGROUND_DONE_Q_BIT      (0x0004)

#define MMRF_LTEPBBRX2_CON26_RGS_LTE_PBBRX2_QUAN_CAL_BUSY_I_LSB                 (1)
#define MMRF_LTEPBBRX2_CON26_RGS_LTE_PBBRX2_QUAN_CAL_BUSY_I_WIDTH               (1)
#define MMRF_LTEPBBRX2_CON26_RGS_LTE_PBBRX2_QUAN_CAL_BUSY_I_MASK                (0x0002)
#define MMRF_LTEPBBRX2_CON26_RGS_LTE_PBBRX2_QUAN_CAL_BUSY_I_BIT                 (0x0002)

#define MMRF_LTEPBBRX2_CON26_RGS_LTE_PBBRX2_QUAN_CAL_BUSY_Q_LSB                 (0)
#define MMRF_LTEPBBRX2_CON26_RGS_LTE_PBBRX2_QUAN_CAL_BUSY_Q_WIDTH               (1)
#define MMRF_LTEPBBRX2_CON26_RGS_LTE_PBBRX2_QUAN_CAL_BUSY_Q_MASK                (0x0001)
#define MMRF_LTEPBBRX2_CON26_RGS_LTE_PBBRX2_QUAN_CAL_BUSY_Q_BIT                 (0x0001)

#define MMRF_LTEPBBRX2_CON27_RG_LTE_PBBRX2_QUAN_CLK_GATING_LSB                  (15)
#define MMRF_LTEPBBRX2_CON27_RG_LTE_PBBRX2_QUAN_CLK_GATING_WIDTH                (1)
#define MMRF_LTEPBBRX2_CON27_RG_LTE_PBBRX2_QUAN_CLK_GATING_MASK                 (0x8000)
#define MMRF_LTEPBBRX2_CON27_RG_LTE_PBBRX2_QUAN_CLK_GATING_BIT                  (0x8000)

#define MMRF_LTEPBBRX2_CON27_RG_LTE_PBBRX2_QUAN_DCMSHIFT_I_LSB                  (12)
#define MMRF_LTEPBBRX2_CON27_RG_LTE_PBBRX2_QUAN_DCMSHIFT_I_WIDTH                (2)
#define MMRF_LTEPBBRX2_CON27_RG_LTE_PBBRX2_QUAN_DCMSHIFT_I_MASK                 (0x3000)

#define MMRF_LTEPBBRX2_CON27_RG_LTE_PBBRX2_QUAN_DCMSHIFT_Q_LSB                  (10)
#define MMRF_LTEPBBRX2_CON27_RG_LTE_PBBRX2_QUAN_DCMSHIFT_Q_WIDTH                (2)
#define MMRF_LTEPBBRX2_CON27_RG_LTE_PBBRX2_QUAN_DCMSHIFT_Q_MASK                 (0x0C00)

#define MMRF_LTEPBBRX2_CON27_RG_LTE_PBBRX2_QUAN_SEARCHBEST_LSB                  (9)
#define MMRF_LTEPBBRX2_CON27_RG_LTE_PBBRX2_QUAN_SEARCHBEST_WIDTH                (1)
#define MMRF_LTEPBBRX2_CON27_RG_LTE_PBBRX2_QUAN_SEARCHBEST_MASK                 (0x0200)
#define MMRF_LTEPBBRX2_CON27_RG_LTE_PBBRX2_QUAN_SEARCHBEST_BIT                  (0x0200)

#define MMRF_LTEPBBRX2_CON28_RG_LTE_PBBRX2_QUAN_DCMCAL_INITIAL_I_LSB            (8)
#define MMRF_LTEPBBRX2_CON28_RG_LTE_PBBRX2_QUAN_DCMCAL_INITIAL_I_WIDTH          (8)
#define MMRF_LTEPBBRX2_CON28_RG_LTE_PBBRX2_QUAN_DCMCAL_INITIAL_I_MASK           (0xFF00)

#define MMRF_LTEPBBRX2_CON28_RG_LTE_PBBRX2_QUAN_DCMCAL_INITIAL_Q_LSB            (0)
#define MMRF_LTEPBBRX2_CON28_RG_LTE_PBBRX2_QUAN_DCMCAL_INITIAL_Q_WIDTH          (8)
#define MMRF_LTEPBBRX2_CON28_RG_LTE_PBBRX2_QUAN_DCMCAL_INITIAL_Q_MASK           (0x00FF)

#define MMRF_LTEPBBRX2_CON29_RG_LTE_PBBRX2_QUANCAL_ULTRA_FASTMODE_LSB           (12)
#define MMRF_LTEPBBRX2_CON29_RG_LTE_PBBRX2_QUANCAL_ULTRA_FASTMODE_WIDTH         (1)
#define MMRF_LTEPBBRX2_CON29_RG_LTE_PBBRX2_QUANCAL_ULTRA_FASTMODE_MASK          (0x1000)
#define MMRF_LTEPBBRX2_CON29_RG_LTE_PBBRX2_QUANCAL_ULTRA_FASTMODE_BIT           (0x1000)

#define MMRF_LTEPBBRX2_CON29_RG_LTE_PBBRX2_QUANDOUT_ZCD_RANGE_LSB               (8)
#define MMRF_LTEPBBRX2_CON29_RG_LTE_PBBRX2_QUANDOUT_ZCD_RANGE_WIDTH             (2)
#define MMRF_LTEPBBRX2_CON29_RG_LTE_PBBRX2_QUANDOUT_ZCD_RANGE_MASK              (0x0300)

#define MMRF_LTEPBBRX2_CON29_RG_LTE_PBBRX2_SDM_RCCAL_BOUNDARY_LSB               (4)
#define MMRF_LTEPBBRX2_CON29_RG_LTE_PBBRX2_SDM_RCCAL_BOUNDARY_WIDTH             (2)
#define MMRF_LTEPBBRX2_CON29_RG_LTE_PBBRX2_SDM_RCCAL_BOUNDARY_MASK              (0x0030)

#define MMRF_LTEPBBRX2_CON29_RG_LTE_PBBRX2_SDM_RCCAL_ACCULENGTH_LSB             (0)
#define MMRF_LTEPBBRX2_CON29_RG_LTE_PBBRX2_SDM_RCCAL_ACCULENGTH_WIDTH           (2)
#define MMRF_LTEPBBRX2_CON29_RG_LTE_PBBRX2_SDM_RCCAL_ACCULENGTH_MASK            (0x0003)

#define MMRF_LTEPBBRX2_CON2A_RG_LTE_PBBRX2_SDM_RCCAL_OFFSET_I_LSB               (12)
#define MMRF_LTEPBBRX2_CON2A_RG_LTE_PBBRX2_SDM_RCCAL_OFFSET_I_WIDTH             (4)
#define MMRF_LTEPBBRX2_CON2A_RG_LTE_PBBRX2_SDM_RCCAL_OFFSET_I_MASK              (0xF000)

#define MMRF_LTEPBBRX2_CON2A_RG_LTE_PBBRX2_SDM_RCCAL_OFFSET_Q_LSB               (8)
#define MMRF_LTEPBBRX2_CON2A_RG_LTE_PBBRX2_SDM_RCCAL_OFFSET_Q_WIDTH             (4)
#define MMRF_LTEPBBRX2_CON2A_RG_LTE_PBBRX2_SDM_RCCAL_OFFSET_Q_MASK              (0x0F00)

#define MMRF_LTEPBBRX2_CON2A_RG_LTE_PBBRX2_SDM_RCCAL_INITIAL_I_LSB              (4)
#define MMRF_LTEPBBRX2_CON2A_RG_LTE_PBBRX2_SDM_RCCAL_INITIAL_I_WIDTH            (4)
#define MMRF_LTEPBBRX2_CON2A_RG_LTE_PBBRX2_SDM_RCCAL_INITIAL_I_MASK             (0x00F0)

#define MMRF_LTEPBBRX2_CON2A_RG_LTE_PBBRX2_SDM_RCCAL_INITIAL_Q_LSB              (0)
#define MMRF_LTEPBBRX2_CON2A_RG_LTE_PBBRX2_SDM_RCCAL_INITIAL_Q_WIDTH            (4)
#define MMRF_LTEPBBRX2_CON2A_RG_LTE_PBBRX2_SDM_RCCAL_INITIAL_Q_MASK             (0x000F)

#define MMRF_LTEPBBRX2_CON2B_RGS_LTE_PBBRX2_SDM_RCCAL_CAPCODE_I_LSB             (8)
#define MMRF_LTEPBBRX2_CON2B_RGS_LTE_PBBRX2_SDM_RCCAL_CAPCODE_I_WIDTH           (6)
#define MMRF_LTEPBBRX2_CON2B_RGS_LTE_PBBRX2_SDM_RCCAL_CAPCODE_I_MASK            (0x3F00)

#define MMRF_LTEPBBRX2_CON2B_RGS_LTE_PBBRX2_SDM_RCCAL_CAPCODE_Q_LSB             (0)
#define MMRF_LTEPBBRX2_CON2B_RGS_LTE_PBBRX2_SDM_RCCAL_CAPCODE_Q_WIDTH           (6)
#define MMRF_LTEPBBRX2_CON2B_RGS_LTE_PBBRX2_SDM_RCCAL_CAPCODE_Q_MASK            (0x003F)

#define MMRF_LTEPBBRX2_CON2C_RG_LTE_PBBRX2_SEQ_RSV_LSB                          (0)
#define MMRF_LTEPBBRX2_CON2C_RG_LTE_PBBRX2_SEQ_RSV_WIDTH                        (16)
#define MMRF_LTEPBBRX2_CON2C_RG_LTE_PBBRX2_SEQ_RSV_MASK                         (0xFFFF)

#define MMRF_LTEPBBRX2_CON2D_RG_LTE_PBBRX2_SEQ_RSV1_LSB                         (0)
#define MMRF_LTEPBBRX2_CON2D_RG_LTE_PBBRX2_SEQ_RSV1_WIDTH                       (8)
#define MMRF_LTEPBBRX2_CON2D_RG_LTE_PBBRX2_SEQ_RSV1_MASK                        (0x00FF)

#define MMRF_LTEPBBRX2_CON2E_RG_LTE_PBBRX2_TOP_RSV_LSB                          (0)
#define MMRF_LTEPBBRX2_CON2E_RG_LTE_PBBRX2_TOP_RSV_WIDTH                        (10)
#define MMRF_LTEPBBRX2_CON2E_RG_LTE_PBBRX2_TOP_RSV_MASK                         (0x03FF)

#define MMRF_LTEPBBRX2_CON30_DA_LTE_PBBRX2_SEQ_EN_LSB                           (8)
#define MMRF_LTEPBBRX2_CON30_DA_LTE_PBBRX2_SEQ_EN_WIDTH                         (1)
#define MMRF_LTEPBBRX2_CON30_DA_LTE_PBBRX2_SEQ_EN_MASK                          (0x0100)
#define MMRF_LTEPBBRX2_CON30_DA_LTE_PBBRX2_SEQ_EN_BIT                           (0x0100)

#define MMRF_LTEPBBRX2_CON30_DA_LTE_PBBRX2_SEQ_RSTB_LSB                         (4)
#define MMRF_LTEPBBRX2_CON30_DA_LTE_PBBRX2_SEQ_RSTB_WIDTH                       (1)
#define MMRF_LTEPBBRX2_CON30_DA_LTE_PBBRX2_SEQ_RSTB_MASK                        (0x0010)
#define MMRF_LTEPBBRX2_CON30_DA_LTE_PBBRX2_SEQ_RSTB_BIT                         (0x0010)

#define MMRF_LTEPBBRX2_CON31_DA_LTE_PBBRX2_SDM_INT_SEL_CAP_LSB                  (0)
#define MMRF_LTEPBBRX2_CON31_DA_LTE_PBBRX2_SDM_INT_SEL_CAP_WIDTH                (6)
#define MMRF_LTEPBBRX2_CON31_DA_LTE_PBBRX2_SDM_INT_SEL_CAP_MASK                 (0x003F)

#define MMRF_LTEPBBRX2_CON32_DA_LTE_PBBRX2_SDM_INT_SEL_CAP13_LSB                (0)
#define MMRF_LTEPBBRX2_CON32_DA_LTE_PBBRX2_SDM_INT_SEL_CAP13_WIDTH              (6)
#define MMRF_LTEPBBRX2_CON32_DA_LTE_PBBRX2_SDM_INT_SEL_CAP13_MASK               (0x003F)

#define MMRF_LTEPBBRX2_CON33_DA_LTE_PBBRX2_SEQ_CFG_LSB                          (0)
#define MMRF_LTEPBBRX2_CON33_DA_LTE_PBBRX2_SEQ_CFG_WIDTH                        (8)
#define MMRF_LTEPBBRX2_CON33_DA_LTE_PBBRX2_SEQ_CFG_MASK                         (0x00FF)

#define MMRF_LTEPBBRX2_CON34_DA_LTE_PBBRX2_SEQ_CFG1_LSB                         (0)
#define MMRF_LTEPBBRX2_CON34_DA_LTE_PBBRX2_SEQ_CFG1_WIDTH                       (8)
#define MMRF_LTEPBBRX2_CON34_DA_LTE_PBBRX2_SEQ_CFG1_MASK                        (0x00FF)

#define MMRF_LTEPBBRX2_CON35_DA_LTE_PBBRX2_TOP_RSV_LSB                          (0)
#define MMRF_LTEPBBRX2_CON35_DA_LTE_PBBRX2_TOP_RSV_WIDTH                        (16)
#define MMRF_LTEPBBRX2_CON35_DA_LTE_PBBRX2_TOP_RSV_MASK                         (0xFFFF)

/*=================================================================================================================================*/
//ABB Mixedsys LTEDBBRX1_CON
#define MMRF_LTEDBBRX1_CON0_RG_LTE_DBBRX1_SDM_INT_SEL_VCM_OP_FINAL_LSB          (15)
#define MMRF_LTEDBBRX1_CON0_RG_LTE_DBBRX1_SDM_INT_SEL_VCM_OP_FINAL_WIDTH        (1)
#define MMRF_LTEDBBRX1_CON0_RG_LTE_DBBRX1_SDM_INT_SEL_VCM_OP_FINAL_MASK         (0x8000)
#define MMRF_LTEDBBRX1_CON0_RG_LTE_DBBRX1_SDM_INT_SEL_VCM_OP_FINAL_BIT          (0x8000)

#define MMRF_LTEDBBRX1_CON0_RG_LTE_DBBRX1_SDM_INT_SEL_VCM_LSB                   (0)
#define MMRF_LTEDBBRX1_CON0_RG_LTE_DBBRX1_SDM_INT_SEL_VCM_WIDTH                 (8)
#define MMRF_LTEDBBRX1_CON0_RG_LTE_DBBRX1_SDM_INT_SEL_VCM_MASK                  (0x00FF)

#define MMRF_LTEDBBRX1_CON1_RG_LTE_DBBRX1_SDM_ESL_CONFIG_LSB                    (0)
#define MMRF_LTEDBBRX1_CON1_RG_LTE_DBBRX1_SDM_ESL_CONFIG_WIDTH                  (2)
#define MMRF_LTEDBBRX1_CON1_RG_LTE_DBBRX1_SDM_ESL_CONFIG_MASK                   (0x0003)

#define MMRF_LTEDBBRX1_CON2_RG_LTE_DBBRX1_QUAN_CAL_MANUAL_EN_LSB                (15)
#define MMRF_LTEDBBRX1_CON2_RG_LTE_DBBRX1_QUAN_CAL_MANUAL_EN_WIDTH              (1)
#define MMRF_LTEDBBRX1_CON2_RG_LTE_DBBRX1_QUAN_CAL_MANUAL_EN_MASK               (0x8000)
#define MMRF_LTEDBBRX1_CON2_RG_LTE_DBBRX1_QUAN_CAL_MANUAL_EN_BIT                (0x8000)

#define MMRF_LTEDBBRX1_CON2_RG_LTE_DBBRX1_QUAN_CAL_REG_SEL_LSB                  (10)
#define MMRF_LTEDBBRX1_CON2_RG_LTE_DBBRX1_QUAN_CAL_REG_SEL_WIDTH                (4)
#define MMRF_LTEDBBRX1_CON2_RG_LTE_DBBRX1_QUAN_CAL_REG_SEL_MASK                 (0x3C00)

#define MMRF_LTEDBBRX1_CON2_RG_LTE_DBBRX1_QUAN_CAL_REG_WRITE_LSB                (0)
#define MMRF_LTEDBBRX1_CON2_RG_LTE_DBBRX1_QUAN_CAL_REG_WRITE_WIDTH              (10)
#define MMRF_LTEDBBRX1_CON2_RG_LTE_DBBRX1_QUAN_CAL_REG_WRITE_MASK               (0x03FF)

#define MMRF_LTEDBBRX1_CON10_RG_LTE_DBBRX1_BIAS_SELI_LSB                        (0)
#define MMRF_LTEDBBRX1_CON10_RG_LTE_DBBRX1_BIAS_SELI_WIDTH                      (16)
#define MMRF_LTEDBBRX1_CON10_RG_LTE_DBBRX1_BIAS_SELI_MASK                       (0xFFFF)

#define MMRF_LTEDBBRX1_CON11_RG_LTE_DBBRX1_BIAS_DAC_SELI_LSB                    (0)
#define MMRF_LTEDBBRX1_CON11_RG_LTE_DBBRX1_BIAS_DAC_SELI_WIDTH                  (4)
#define MMRF_LTEDBBRX1_CON11_RG_LTE_DBBRX1_BIAS_DAC_SELI_MASK                   (0x000F)

#define MMRF_LTEDBBRX1_CON12_RG_LTE_DBBRX1_BIAS_SELI_TX_LSB                     (0)
#define MMRF_LTEDBBRX1_CON12_RG_LTE_DBBRX1_BIAS_SELI_TX_WIDTH                   (8)
#define MMRF_LTEDBBRX1_CON12_RG_LTE_DBBRX1_BIAS_SELI_TX_MASK                    (0x00FF)

#define MMRF_LTEDBBRX1_CON13_RG_LTE_DBBRX1_LDO155_SELV_LSB                      (0)
#define MMRF_LTEDBBRX1_CON13_RG_LTE_DBBRX1_LDO155_SELV_WIDTH                    (4)
#define MMRF_LTEDBBRX1_CON13_RG_LTE_DBBRX1_LDO155_SELV_MASK                     (0x000F)

#define MMRF_LTEDBBRX1_CON14_RG_LTE_DBBRX1_LDO155_BIST_EN_LSB                   (2)
#define MMRF_LTEDBBRX1_CON14_RG_LTE_DBBRX1_LDO155_BIST_EN_WIDTH                 (1)
#define MMRF_LTEDBBRX1_CON14_RG_LTE_DBBRX1_LDO155_BIST_EN_MASK                  (0x0004)
#define MMRF_LTEDBBRX1_CON14_RG_LTE_DBBRX1_LDO155_BIST_EN_BIT                   (0x0004)

#define MMRF_LTEDBBRX1_CON14_RG_LTE_DBBRX1_SDM_INT_AUTORST_ENB_LSB              (1)
#define MMRF_LTEDBBRX1_CON14_RG_LTE_DBBRX1_SDM_INT_AUTORST_ENB_WIDTH            (1)
#define MMRF_LTEDBBRX1_CON14_RG_LTE_DBBRX1_SDM_INT_AUTORST_ENB_MASK             (0x0002)
#define MMRF_LTEDBBRX1_CON14_RG_LTE_DBBRX1_SDM_INT_AUTORST_ENB_BIT              (0x0002)

#define MMRF_LTEDBBRX1_CON14_RG_LTE_DBBRX1_SDM_INT_OVERLOAD_ENB_LSB             (0)
#define MMRF_LTEDBBRX1_CON14_RG_LTE_DBBRX1_SDM_INT_OVERLOAD_ENB_WIDTH           (1)
#define MMRF_LTEDBBRX1_CON14_RG_LTE_DBBRX1_SDM_INT_OVERLOAD_ENB_MASK            (0x0001)
#define MMRF_LTEDBBRX1_CON14_RG_LTE_DBBRX1_SDM_INT_OVERLOAD_ENB_BIT             (0x0001)

#define MMRF_LTEDBBRX1_CON15_RG_LTE_DBBRX1_SDM_INT_RC_CONFIG1_LSB               (8)
#define MMRF_LTEDBBRX1_CON15_RG_LTE_DBBRX1_SDM_INT_RC_CONFIG1_WIDTH             (8)
#define MMRF_LTEDBBRX1_CON15_RG_LTE_DBBRX1_SDM_INT_RC_CONFIG1_MASK              (0xFF00)

#define MMRF_LTEDBBRX1_CON15_RG_LTE_DBBRX1_SDM_INT_RC_CONFIG2_LSB               (0)
#define MMRF_LTEDBBRX1_CON15_RG_LTE_DBBRX1_SDM_INT_RC_CONFIG2_WIDTH             (8)
#define MMRF_LTEDBBRX1_CON15_RG_LTE_DBBRX1_SDM_INT_RC_CONFIG2_MASK              (0x00FF)

#define MMRF_LTEDBBRX1_CON16_RG_LTE_DBBRX1_SDM_INT_RSV_LSB                      (0)
#define MMRF_LTEDBBRX1_CON16_RG_LTE_DBBRX1_SDM_INT_RSV_WIDTH                    (8)
#define MMRF_LTEDBBRX1_CON16_RG_LTE_DBBRX1_SDM_INT_RSV_MASK                     (0x00FF)

#define MMRF_LTEDBBRX1_CON17_RG_LTE_DBBRX1_SDM_INT_LDO_LSB                      (8)
#define MMRF_LTEDBBRX1_CON17_RG_LTE_DBBRX1_SDM_INT_LDO_WIDTH                    (8)
#define MMRF_LTEDBBRX1_CON17_RG_LTE_DBBRX1_SDM_INT_LDO_MASK                     (0xFF00)

#define MMRF_LTEDBBRX1_CON17_RG_LTE_DBBRX1_SDM_DAC_LDO_LSB                      (0)
#define MMRF_LTEDBBRX1_CON17_RG_LTE_DBBRX1_SDM_DAC_LDO_WIDTH                    (8)
#define MMRF_LTEDBBRX1_CON17_RG_LTE_DBBRX1_SDM_DAC_LDO_MASK                     (0x00FF)

#define MMRF_LTEDBBRX1_CON18_RG_LTE_DBBRX1_SDM_DAC_RSV_LSB                      (8)
#define MMRF_LTEDBBRX1_CON18_RG_LTE_DBBRX1_SDM_DAC_RSV_WIDTH                    (8)
#define MMRF_LTEDBBRX1_CON18_RG_LTE_DBBRX1_SDM_DAC_RSV_MASK                     (0xFF00)

#define MMRF_LTEDBBRX1_CON18_RG_LTE_DBBRX1_SDM_DAC2_RSV_LSB                     (0)
#define MMRF_LTEDBBRX1_CON18_RG_LTE_DBBRX1_SDM_DAC2_RSV_WIDTH                   (8)
#define MMRF_LTEDBBRX1_CON18_RG_LTE_DBBRX1_SDM_DAC2_RSV_MASK                    (0x00FF)

#define MMRF_LTEDBBRX1_CON19_RG_LTE_DBBRX1_SDM_CK_SEL_LSB                       (0)
#define MMRF_LTEDBBRX1_CON19_RG_LTE_DBBRX1_SDM_CK_SEL_WIDTH                     (4)
#define MMRF_LTEDBBRX1_CON19_RG_LTE_DBBRX1_SDM_CK_SEL_MASK                      (0x000F)

#define MMRF_LTEDBBRX1_CON20_RG_LTE_DBBRX1_QUAN_REGDMY_I_LSB                    (0)
#define MMRF_LTEDBBRX1_CON20_RG_LTE_DBBRX1_QUAN_REGDMY_I_WIDTH                  (16)
#define MMRF_LTEDBBRX1_CON20_RG_LTE_DBBRX1_QUAN_REGDMY_I_MASK                   (0xFFFF)

#define MMRF_LTEDBBRX1_CON21_RG_LTE_DBBRX1_QUAN_REGDMY_Q_LSB                    (0)
#define MMRF_LTEDBBRX1_CON21_RG_LTE_DBBRX1_QUAN_REGDMY_Q_WIDTH                  (16)
#define MMRF_LTEDBBRX1_CON21_RG_LTE_DBBRX1_QUAN_REGDMY_Q_MASK                   (0xFFFF)

#define MMRF_LTEDBBRX1_CON22_RG_LTE_DBBRX1_QUAN_DOUT_DITHER_TYPE_LSB            (8)
#define MMRF_LTEDBBRX1_CON22_RG_LTE_DBBRX1_QUAN_DOUT_DITHER_TYPE_WIDTH          (1)
#define MMRF_LTEDBBRX1_CON22_RG_LTE_DBBRX1_QUAN_DOUT_DITHER_TYPE_MASK           (0x0100)
#define MMRF_LTEDBBRX1_CON22_RG_LTE_DBBRX1_QUAN_DOUT_DITHER_TYPE_BIT            (0x0100)

#define MMRF_LTEDBBRX1_CON22_RG_LTE_DBBRX1_QUAN_DOUT_OUTPUT_SEL_LSB             (6)
#define MMRF_LTEDBBRX1_CON22_RG_LTE_DBBRX1_QUAN_DOUT_OUTPUT_SEL_WIDTH           (2)
#define MMRF_LTEDBBRX1_CON22_RG_LTE_DBBRX1_QUAN_DOUT_OUTPUT_SEL_MASK            (0x00C0)

#define MMRF_LTEDBBRX1_CON22_RG_LTE_DBBRX1_QUAN_DOUT_DMYSW_EN_LSB               (5)
#define MMRF_LTEDBBRX1_CON22_RG_LTE_DBBRX1_QUAN_DOUT_DMYSW_EN_WIDTH             (1)
#define MMRF_LTEDBBRX1_CON22_RG_LTE_DBBRX1_QUAN_DOUT_DMYSW_EN_MASK              (0x0020)
#define MMRF_LTEDBBRX1_CON22_RG_LTE_DBBRX1_QUAN_DOUT_DMYSW_EN_BIT               (0x0020)

#define MMRF_LTEDBBRX1_CON22_RG_LTE_DBBRX1_QUAN_DOUT_INNERDAC_MODE_LSB          (3)
#define MMRF_LTEDBBRX1_CON22_RG_LTE_DBBRX1_QUAN_DOUT_INNERDAC_MODE_WIDTH        (2)
#define MMRF_LTEDBBRX1_CON22_RG_LTE_DBBRX1_QUAN_DOUT_INNERDAC_MODE_MASK         (0x0018)

#define MMRF_LTEDBBRX1_CON22_RG_LTE_DBBRX1_QUAN_CAL_RESOLUTION_LSB              (2)
#define MMRF_LTEDBBRX1_CON22_RG_LTE_DBBRX1_QUAN_CAL_RESOLUTION_WIDTH            (1)
#define MMRF_LTEDBBRX1_CON22_RG_LTE_DBBRX1_QUAN_CAL_RESOLUTION_MASK             (0x0004)
#define MMRF_LTEDBBRX1_CON22_RG_LTE_DBBRX1_QUAN_CAL_RESOLUTION_BIT              (0x0004)

#define MMRF_LTEDBBRX1_CON22_RG_LTE_DBBRX1_QUAN_DOUT_TRACK_RANGE_LSB            (0)
#define MMRF_LTEDBBRX1_CON22_RG_LTE_DBBRX1_QUAN_DOUT_TRACK_RANGE_WIDTH          (2)
#define MMRF_LTEDBBRX1_CON22_RG_LTE_DBBRX1_QUAN_DOUT_TRACK_RANGE_MASK           (0x0003)

#define MMRF_LTEDBBRX1_CON23_RG_LTE_DBBRX1_QUAN_DOUT_CLIP_LENGTH_LSB            (12)
#define MMRF_LTEDBBRX1_CON23_RG_LTE_DBBRX1_QUAN_DOUT_CLIP_LENGTH_WIDTH          (4)
#define MMRF_LTEDBBRX1_CON23_RG_LTE_DBBRX1_QUAN_DOUT_CLIP_LENGTH_MASK           (0xF000)

#define MMRF_LTEDBBRX1_CON23_RG_LTE_DBBRX1_QUAN_DOUT_INNERDAC_EN_LSB            (10)
#define MMRF_LTEDBBRX1_CON23_RG_LTE_DBBRX1_QUAN_DOUT_INNERDAC_EN_WIDTH          (1)
#define MMRF_LTEDBBRX1_CON23_RG_LTE_DBBRX1_QUAN_DOUT_INNERDAC_EN_MASK           (0x0400)
#define MMRF_LTEDBBRX1_CON23_RG_LTE_DBBRX1_QUAN_DOUT_INNERDAC_EN_BIT            (0x0400)

#define MMRF_LTEDBBRX1_CON23_RG_LTE_DBBRX1_QUAN_DOUT_DITHER_EN_LSB              (9)
#define MMRF_LTEDBBRX1_CON23_RG_LTE_DBBRX1_QUAN_DOUT_DITHER_EN_WIDTH            (1)
#define MMRF_LTEDBBRX1_CON23_RG_LTE_DBBRX1_QUAN_DOUT_DITHER_EN_MASK             (0x0200)
#define MMRF_LTEDBBRX1_CON23_RG_LTE_DBBRX1_QUAN_DOUT_DITHER_EN_BIT              (0x0200)

#define MMRF_LTEDBBRX1_CON23_RG_LTE_DBBRX1_QUAN_DOUT_DITHER_FREQ_LSB            (6)
#define MMRF_LTEDBBRX1_CON23_RG_LTE_DBBRX1_QUAN_DOUT_DITHER_FREQ_WIDTH          (3)
#define MMRF_LTEDBBRX1_CON23_RG_LTE_DBBRX1_QUAN_DOUT_DITHER_FREQ_MASK           (0x01C0)

#define MMRF_LTEDBBRX1_CON23_RG_LTE_DBBRX1_QUAN_CAL_FASTMODE_LSB                (5)
#define MMRF_LTEDBBRX1_CON23_RG_LTE_DBBRX1_QUAN_CAL_FASTMODE_WIDTH              (1)
#define MMRF_LTEDBBRX1_CON23_RG_LTE_DBBRX1_QUAN_CAL_FASTMODE_MASK               (0x0020)
#define MMRF_LTEDBBRX1_CON23_RG_LTE_DBBRX1_QUAN_CAL_FASTMODE_BIT                (0x0020)

#define MMRF_LTEDBBRX1_CON23_RG_LTE_DBBRX1_QUAN_CAL_TRACK_EN_LSB                (4)
#define MMRF_LTEDBBRX1_CON23_RG_LTE_DBBRX1_QUAN_CAL_TRACK_EN_WIDTH              (1)
#define MMRF_LTEDBBRX1_CON23_RG_LTE_DBBRX1_QUAN_CAL_TRACK_EN_MASK               (0x0010)
#define MMRF_LTEDBBRX1_CON23_RG_LTE_DBBRX1_QUAN_CAL_TRACK_EN_BIT                (0x0010)

#define MMRF_LTEDBBRX1_CON23_RG_LTE_DBBRX1_QUAN_CAL_DRG_LSB                     (3)
#define MMRF_LTEDBBRX1_CON23_RG_LTE_DBBRX1_QUAN_CAL_DRG_WIDTH                   (1)
#define MMRF_LTEDBBRX1_CON23_RG_LTE_DBBRX1_QUAN_CAL_DRG_MASK                    (0x0008)
#define MMRF_LTEDBBRX1_CON23_RG_LTE_DBBRX1_QUAN_CAL_DRG_BIT                     (0x0008)

#define MMRF_LTEDBBRX1_CON23_RG_LTE_DBBRX1_QUAN_CAL_MANUAL_TG_I_LSB             (2)
#define MMRF_LTEDBBRX1_CON23_RG_LTE_DBBRX1_QUAN_CAL_MANUAL_TG_I_WIDTH           (1)
#define MMRF_LTEDBBRX1_CON23_RG_LTE_DBBRX1_QUAN_CAL_MANUAL_TG_I_MASK            (0x0004)
#define MMRF_LTEDBBRX1_CON23_RG_LTE_DBBRX1_QUAN_CAL_MANUAL_TG_I_BIT             (0x0004)

#define MMRF_LTEDBBRX1_CON23_RG_LTE_DBBRX1_QUAN_CAL_MANUAL_TG_Q_LSB             (1)
#define MMRF_LTEDBBRX1_CON23_RG_LTE_DBBRX1_QUAN_CAL_MANUAL_TG_Q_WIDTH           (1)
#define MMRF_LTEDBBRX1_CON23_RG_LTE_DBBRX1_QUAN_CAL_MANUAL_TG_Q_MASK            (0x0002)
#define MMRF_LTEDBBRX1_CON23_RG_LTE_DBBRX1_QUAN_CAL_MANUAL_TG_Q_BIT             (0x0002)

#define MMRF_LTEDBBRX1_CON23_RG_LTE_DBBRX1_QUAN_CAL_BACKGROUND_EN_LSB           (0)
#define MMRF_LTEDBBRX1_CON23_RG_LTE_DBBRX1_QUAN_CAL_BACKGROUND_EN_WIDTH         (1)
#define MMRF_LTEDBBRX1_CON23_RG_LTE_DBBRX1_QUAN_CAL_BACKGROUND_EN_MASK          (0x0001)
#define MMRF_LTEDBBRX1_CON23_RG_LTE_DBBRX1_QUAN_CAL_BACKGROUND_EN_BIT           (0x0001)

#define MMRF_LTEDBBRX1_CON24_RGS_LTE_DBBRX1_QUAN_CAL_REG_READ_I_LSB             (0)
#define MMRF_LTEDBBRX1_CON24_RGS_LTE_DBBRX1_QUAN_CAL_REG_READ_I_WIDTH           (10)
#define MMRF_LTEDBBRX1_CON24_RGS_LTE_DBBRX1_QUAN_CAL_REG_READ_I_MASK            (0x03FF)

#define MMRF_LTEDBBRX1_CON25_RGS_LTE_DBBRX1_QUAN_CAL_REG_READ_Q_LSB             (0)
#define MMRF_LTEDBBRX1_CON25_RGS_LTE_DBBRX1_QUAN_CAL_REG_READ_Q_WIDTH           (10)
#define MMRF_LTEDBBRX1_CON25_RGS_LTE_DBBRX1_QUAN_CAL_REG_READ_Q_MASK            (0x03FF)

#define MMRF_LTEDBBRX1_CON26_RGS_LTE_DBBRX1_QUAN_CAL_FOREGROUND_DONE_I_LSB      (3)
#define MMRF_LTEDBBRX1_CON26_RGS_LTE_DBBRX1_QUAN_CAL_FOREGROUND_DONE_I_WIDTH    (1)
#define MMRF_LTEDBBRX1_CON26_RGS_LTE_DBBRX1_QUAN_CAL_FOREGROUND_DONE_I_MASK     (0x0008)
#define MMRF_LTEDBBRX1_CON26_RGS_LTE_DBBRX1_QUAN_CAL_FOREGROUND_DONE_I_BIT      (0x0008)

#define MMRF_LTEDBBRX1_CON26_RGS_LTE_DBBRX1_QUAN_CAL_FOREGROUND_DONE_Q_LSB      (2)
#define MMRF_LTEDBBRX1_CON26_RGS_LTE_DBBRX1_QUAN_CAL_FOREGROUND_DONE_Q_WIDTH    (1)
#define MMRF_LTEDBBRX1_CON26_RGS_LTE_DBBRX1_QUAN_CAL_FOREGROUND_DONE_Q_MASK     (0x0004)
#define MMRF_LTEDBBRX1_CON26_RGS_LTE_DBBRX1_QUAN_CAL_FOREGROUND_DONE_Q_BIT      (0x0004)

#define MMRF_LTEDBBRX1_CON26_RGS_LTE_DBBRX1_QUAN_CAL_BUSY_I_LSB                 (1)
#define MMRF_LTEDBBRX1_CON26_RGS_LTE_DBBRX1_QUAN_CAL_BUSY_I_WIDTH               (1)
#define MMRF_LTEDBBRX1_CON26_RGS_LTE_DBBRX1_QUAN_CAL_BUSY_I_MASK                (0x0002)
#define MMRF_LTEDBBRX1_CON26_RGS_LTE_DBBRX1_QUAN_CAL_BUSY_I_BIT                 (0x0002)

#define MMRF_LTEDBBRX1_CON26_RGS_LTE_DBBRX1_QUAN_CAL_BUSY_Q_LSB                 (0)
#define MMRF_LTEDBBRX1_CON26_RGS_LTE_DBBRX1_QUAN_CAL_BUSY_Q_WIDTH               (1)
#define MMRF_LTEDBBRX1_CON26_RGS_LTE_DBBRX1_QUAN_CAL_BUSY_Q_MASK                (0x0001)
#define MMRF_LTEDBBRX1_CON26_RGS_LTE_DBBRX1_QUAN_CAL_BUSY_Q_BIT                 (0x0001)

#define MMRF_LTEDBBRX1_CON27_RG_LTE_DBBRX1_QUAN_CLK_GATING_LSB                  (15)
#define MMRF_LTEDBBRX1_CON27_RG_LTE_DBBRX1_QUAN_CLK_GATING_WIDTH                (1)
#define MMRF_LTEDBBRX1_CON27_RG_LTE_DBBRX1_QUAN_CLK_GATING_MASK                 (0x8000)
#define MMRF_LTEDBBRX1_CON27_RG_LTE_DBBRX1_QUAN_CLK_GATING_BIT                  (0x8000)

#define MMRF_LTEDBBRX1_CON27_RG_LTE_DBBRX1_QUAN_DCMSHIFT_I_LSB                  (12)
#define MMRF_LTEDBBRX1_CON27_RG_LTE_DBBRX1_QUAN_DCMSHIFT_I_WIDTH                (2)
#define MMRF_LTEDBBRX1_CON27_RG_LTE_DBBRX1_QUAN_DCMSHIFT_I_MASK                 (0x3000)

#define MMRF_LTEDBBRX1_CON27_RG_LTE_DBBRX1_QUAN_DCMSHIFT_Q_LSB                  (10)
#define MMRF_LTEDBBRX1_CON27_RG_LTE_DBBRX1_QUAN_DCMSHIFT_Q_WIDTH                (2)
#define MMRF_LTEDBBRX1_CON27_RG_LTE_DBBRX1_QUAN_DCMSHIFT_Q_MASK                 (0x0C00)

#define MMRF_LTEDBBRX1_CON27_RG_LTE_DBBRX1_QUAN_SEARCHBEST_LSB                  (9)
#define MMRF_LTEDBBRX1_CON27_RG_LTE_DBBRX1_QUAN_SEARCHBEST_WIDTH                (1)
#define MMRF_LTEDBBRX1_CON27_RG_LTE_DBBRX1_QUAN_SEARCHBEST_MASK                 (0x0200)
#define MMRF_LTEDBBRX1_CON27_RG_LTE_DBBRX1_QUAN_SEARCHBEST_BIT                  (0x0200)

#define MMRF_LTEDBBRX1_CON28_RG_LTE_DBBRX1_QUAN_DCMCAL_INITIAL_I_LSB            (8)
#define MMRF_LTEDBBRX1_CON28_RG_LTE_DBBRX1_QUAN_DCMCAL_INITIAL_I_WIDTH          (8)
#define MMRF_LTEDBBRX1_CON28_RG_LTE_DBBRX1_QUAN_DCMCAL_INITIAL_I_MASK           (0xFF00)

#define MMRF_LTEDBBRX1_CON28_RG_LTE_DBBRX1_QUAN_DCMCAL_INITIAL_Q_LSB            (0)
#define MMRF_LTEDBBRX1_CON28_RG_LTE_DBBRX1_QUAN_DCMCAL_INITIAL_Q_WIDTH          (8)
#define MMRF_LTEDBBRX1_CON28_RG_LTE_DBBRX1_QUAN_DCMCAL_INITIAL_Q_MASK           (0x00FF)

#define MMRF_LTEDBBRX1_CON29_RG_LTE_DBBRX1_QUANCAL_ULTRA_FASTMODE_LSB           (12)
#define MMRF_LTEDBBRX1_CON29_RG_LTE_DBBRX1_QUANCAL_ULTRA_FASTMODE_WIDTH         (1)
#define MMRF_LTEDBBRX1_CON29_RG_LTE_DBBRX1_QUANCAL_ULTRA_FASTMODE_MASK          (0x1000)
#define MMRF_LTEDBBRX1_CON29_RG_LTE_DBBRX1_QUANCAL_ULTRA_FASTMODE_BIT           (0x1000)

#define MMRF_LTEDBBRX1_CON29_RG_LTE_DBBRX1_QUANDOUT_ZCD_RANGE_LSB               (8)
#define MMRF_LTEDBBRX1_CON29_RG_LTE_DBBRX1_QUANDOUT_ZCD_RANGE_WIDTH             (2)
#define MMRF_LTEDBBRX1_CON29_RG_LTE_DBBRX1_QUANDOUT_ZCD_RANGE_MASK              (0x0300)

#define MMRF_LTEDBBRX1_CON29_RG_LTE_DBBRX1_SDM_RCCAL_BOUNDARY_LSB               (4)
#define MMRF_LTEDBBRX1_CON29_RG_LTE_DBBRX1_SDM_RCCAL_BOUNDARY_WIDTH             (2)
#define MMRF_LTEDBBRX1_CON29_RG_LTE_DBBRX1_SDM_RCCAL_BOUNDARY_MASK              (0x0030)

#define MMRF_LTEDBBRX1_CON29_RG_LTE_DBBRX1_SDM_RCCAL_ACCULENGTH_LSB             (0)
#define MMRF_LTEDBBRX1_CON29_RG_LTE_DBBRX1_SDM_RCCAL_ACCULENGTH_WIDTH           (2)
#define MMRF_LTEDBBRX1_CON29_RG_LTE_DBBRX1_SDM_RCCAL_ACCULENGTH_MASK            (0x0003)

#define MMRF_LTEDBBRX1_CON2A_RG_LTE_DBBRX1_SDM_RCCAL_OFFSET_I_LSB               (12)
#define MMRF_LTEDBBRX1_CON2A_RG_LTE_DBBRX1_SDM_RCCAL_OFFSET_I_WIDTH             (4)
#define MMRF_LTEDBBRX1_CON2A_RG_LTE_DBBRX1_SDM_RCCAL_OFFSET_I_MASK              (0xF000)

#define MMRF_LTEDBBRX1_CON2A_RG_LTE_DBBRX1_SDM_RCCAL_OFFSET_Q_LSB               (8)
#define MMRF_LTEDBBRX1_CON2A_RG_LTE_DBBRX1_SDM_RCCAL_OFFSET_Q_WIDTH             (4)
#define MMRF_LTEDBBRX1_CON2A_RG_LTE_DBBRX1_SDM_RCCAL_OFFSET_Q_MASK              (0x0F00)

#define MMRF_LTEDBBRX1_CON2A_RG_LTE_DBBRX1_SDM_RCCAL_INITIAL_I_LSB              (4)
#define MMRF_LTEDBBRX1_CON2A_RG_LTE_DBBRX1_SDM_RCCAL_INITIAL_I_WIDTH            (4)
#define MMRF_LTEDBBRX1_CON2A_RG_LTE_DBBRX1_SDM_RCCAL_INITIAL_I_MASK             (0x00F0)

#define MMRF_LTEDBBRX1_CON2A_RG_LTE_DBBRX1_SDM_RCCAL_INITIAL_Q_LSB              (0)
#define MMRF_LTEDBBRX1_CON2A_RG_LTE_DBBRX1_SDM_RCCAL_INITIAL_Q_WIDTH            (4)
#define MMRF_LTEDBBRX1_CON2A_RG_LTE_DBBRX1_SDM_RCCAL_INITIAL_Q_MASK             (0x000F)

#define MMRF_LTEDBBRX1_CON2B_RGS_LTE_DBBRX1_SDM_RCCAL_CAPCODE_I_LSB             (8)
#define MMRF_LTEDBBRX1_CON2B_RGS_LTE_DBBRX1_SDM_RCCAL_CAPCODE_I_WIDTH           (6)
#define MMRF_LTEDBBRX1_CON2B_RGS_LTE_DBBRX1_SDM_RCCAL_CAPCODE_I_MASK            (0x3F00)

#define MMRF_LTEDBBRX1_CON2B_RGS_LTE_DBBRX1_SDM_RCCAL_CAPCODE_Q_LSB             (0)
#define MMRF_LTEDBBRX1_CON2B_RGS_LTE_DBBRX1_SDM_RCCAL_CAPCODE_Q_WIDTH           (6)
#define MMRF_LTEDBBRX1_CON2B_RGS_LTE_DBBRX1_SDM_RCCAL_CAPCODE_Q_MASK            (0x003F)

#define MMRF_LTEDBBRX1_CON2C_RG_LTE_DBBRX1_SEQ_RSV_LSB                          (0)
#define MMRF_LTEDBBRX1_CON2C_RG_LTE_DBBRX1_SEQ_RSV_WIDTH                        (16)
#define MMRF_LTEDBBRX1_CON2C_RG_LTE_DBBRX1_SEQ_RSV_MASK                         (0xFFFF)

#define MMRF_LTEDBBRX1_CON2D_RG_LTE_DBBRX1_SEQ_RSV1_LSB                         (0)
#define MMRF_LTEDBBRX1_CON2D_RG_LTE_DBBRX1_SEQ_RSV1_WIDTH                       (8)
#define MMRF_LTEDBBRX1_CON2D_RG_LTE_DBBRX1_SEQ_RSV1_MASK                        (0x00FF)

#define MMRF_LTEDBBRX1_CON2E_RG_LTE_DBBRX1_TOP_RSV_LSB                          (0)
#define MMRF_LTEDBBRX1_CON2E_RG_LTE_DBBRX1_TOP_RSV_WIDTH                        (10)
#define MMRF_LTEDBBRX1_CON2E_RG_LTE_DBBRX1_TOP_RSV_MASK                         (0x03FF)

#define MMRF_LTEDBBRX1_CON30_DA_LTE_DBBRX1_SEQ_EN_LSB                           (8)
#define MMRF_LTEDBBRX1_CON30_DA_LTE_DBBRX1_SEQ_EN_WIDTH                         (1)
#define MMRF_LTEDBBRX1_CON30_DA_LTE_DBBRX1_SEQ_EN_MASK                          (0x0100)
#define MMRF_LTEDBBRX1_CON30_DA_LTE_DBBRX1_SEQ_EN_BIT                           (0x0100)

#define MMRF_LTEDBBRX1_CON30_DA_LTE_DBBRX1_SEQ_RSTB_LSB                         (4)
#define MMRF_LTEDBBRX1_CON30_DA_LTE_DBBRX1_SEQ_RSTB_WIDTH                       (1)
#define MMRF_LTEDBBRX1_CON30_DA_LTE_DBBRX1_SEQ_RSTB_MASK                        (0x0010)
#define MMRF_LTEDBBRX1_CON30_DA_LTE_DBBRX1_SEQ_RSTB_BIT                         (0x0010)

#define MMRF_LTEDBBRX1_CON31_DA_LTE_DBBRX1_SDM_INT_SEL_CAP_LSB                  (0)
#define MMRF_LTEDBBRX1_CON31_DA_LTE_DBBRX1_SDM_INT_SEL_CAP_WIDTH                (6)
#define MMRF_LTEDBBRX1_CON31_DA_LTE_DBBRX1_SDM_INT_SEL_CAP_MASK                 (0x003F)

#define MMRF_LTEDBBRX1_CON32_DA_LTE_DBBRX1_SDM_INT_SEL_CAP13_LSB                (0)
#define MMRF_LTEDBBRX1_CON32_DA_LTE_DBBRX1_SDM_INT_SEL_CAP13_WIDTH              (6)
#define MMRF_LTEDBBRX1_CON32_DA_LTE_DBBRX1_SDM_INT_SEL_CAP13_MASK               (0x003F)

#define MMRF_LTEDBBRX1_CON33_DA_LTE_DBBRX1_SEQ_CFG_LSB                          (0)
#define MMRF_LTEDBBRX1_CON33_DA_LTE_DBBRX1_SEQ_CFG_WIDTH                        (8)
#define MMRF_LTEDBBRX1_CON33_DA_LTE_DBBRX1_SEQ_CFG_MASK                         (0x00FF)

#define MMRF_LTEDBBRX1_CON34_DA_LTE_DBBRX1_SEQ_CFG1_LSB                         (0)
#define MMRF_LTEDBBRX1_CON34_DA_LTE_DBBRX1_SEQ_CFG1_WIDTH                       (8)
#define MMRF_LTEDBBRX1_CON34_DA_LTE_DBBRX1_SEQ_CFG1_MASK                        (0x00FF)

#define MMRF_LTEDBBRX1_CON35_DA_LTE_DBBRX1_TOP_RSV_LSB                          (0)
#define MMRF_LTEDBBRX1_CON35_DA_LTE_DBBRX1_TOP_RSV_WIDTH                        (16)
#define MMRF_LTEDBBRX1_CON35_DA_LTE_DBBRX1_TOP_RSV_MASK                         (0xFFFF)

/*=================================================================================================================================*/
//ABB Mixedsys LTEDBBRX2_CON
#define MMRF_LTEDBBRX2_CON0_RG_LTE_DBBRX2_SDM_INT_SEL_VCM_OP_FINAL_LSB          (15)
#define MMRF_LTEDBBRX2_CON0_RG_LTE_DBBRX2_SDM_INT_SEL_VCM_OP_FINAL_WIDTH        (1)
#define MMRF_LTEDBBRX2_CON0_RG_LTE_DBBRX2_SDM_INT_SEL_VCM_OP_FINAL_MASK         (0x8000)
#define MMRF_LTEDBBRX2_CON0_RG_LTE_DBBRX2_SDM_INT_SEL_VCM_OP_FINAL_BIT          (0x8000)

#define MMRF_LTEDBBRX2_CON0_RG_LTE_DBBRX2_SDM_INT_SEL_VCM_LSB                   (0)
#define MMRF_LTEDBBRX2_CON0_RG_LTE_DBBRX2_SDM_INT_SEL_VCM_WIDTH                 (8)
#define MMRF_LTEDBBRX2_CON0_RG_LTE_DBBRX2_SDM_INT_SEL_VCM_MASK                  (0x00FF)

#define MMRF_LTEDBBRX2_CON1_RG_LTE_DBBRX2_SDM_ESL_CONFIG_LSB                    (0)
#define MMRF_LTEDBBRX2_CON1_RG_LTE_DBBRX2_SDM_ESL_CONFIG_WIDTH                  (2)
#define MMRF_LTEDBBRX2_CON1_RG_LTE_DBBRX2_SDM_ESL_CONFIG_MASK                   (0x0003)

#define MMRF_LTEDBBRX2_CON2_RG_LTE_DBBRX2_QUAN_CAL_MANUAL_EN_LSB                (15)
#define MMRF_LTEDBBRX2_CON2_RG_LTE_DBBRX2_QUAN_CAL_MANUAL_EN_WIDTH              (1)
#define MMRF_LTEDBBRX2_CON2_RG_LTE_DBBRX2_QUAN_CAL_MANUAL_EN_MASK               (0x8000)
#define MMRF_LTEDBBRX2_CON2_RG_LTE_DBBRX2_QUAN_CAL_MANUAL_EN_BIT                (0x8000)

#define MMRF_LTEDBBRX2_CON2_RG_LTE_DBBRX2_QUAN_CAL_REG_SEL_LSB                  (10)
#define MMRF_LTEDBBRX2_CON2_RG_LTE_DBBRX2_QUAN_CAL_REG_SEL_WIDTH                (4)
#define MMRF_LTEDBBRX2_CON2_RG_LTE_DBBRX2_QUAN_CAL_REG_SEL_MASK                 (0x3C00)

#define MMRF_LTEDBBRX2_CON2_RG_LTE_DBBRX2_QUAN_CAL_REG_WRITE_LSB                (0)
#define MMRF_LTEDBBRX2_CON2_RG_LTE_DBBRX2_QUAN_CAL_REG_WRITE_WIDTH              (10)
#define MMRF_LTEDBBRX2_CON2_RG_LTE_DBBRX2_QUAN_CAL_REG_WRITE_MASK               (0x03FF)

#define MMRF_LTEDBBRX2_CON10_RG_LTE_DBBRX2_BIAS_SELI_LSB                        (0)
#define MMRF_LTEDBBRX2_CON10_RG_LTE_DBBRX2_BIAS_SELI_WIDTH                      (16)
#define MMRF_LTEDBBRX2_CON10_RG_LTE_DBBRX2_BIAS_SELI_MASK                       (0xFFFF)

#define MMRF_LTEDBBRX2_CON11_RG_LTE_DBBRX2_BIAS_DAC_SELI_LSB                    (0)
#define MMRF_LTEDBBRX2_CON11_RG_LTE_DBBRX2_BIAS_DAC_SELI_WIDTH                  (4)
#define MMRF_LTEDBBRX2_CON11_RG_LTE_DBBRX2_BIAS_DAC_SELI_MASK                   (0x000F)

#define MMRF_LTEDBBRX2_CON12_RG_LTE_DBBRX2_BIAS_SELI_TX_LSB                     (0)
#define MMRF_LTEDBBRX2_CON12_RG_LTE_DBBRX2_BIAS_SELI_TX_WIDTH                   (8)
#define MMRF_LTEDBBRX2_CON12_RG_LTE_DBBRX2_BIAS_SELI_TX_MASK                    (0x00FF)

#define MMRF_LTEDBBRX2_CON13_RG_LTE_DBBRX2_LDO155_SELV_LSB                      (0)
#define MMRF_LTEDBBRX2_CON13_RG_LTE_DBBRX2_LDO155_SELV_WIDTH                    (4)
#define MMRF_LTEDBBRX2_CON13_RG_LTE_DBBRX2_LDO155_SELV_MASK                     (0x000F)

#define MMRF_LTEDBBRX2_CON14_RG_LTE_DBBRX2_LDO155_BIST_EN_LSB                   (2)
#define MMRF_LTEDBBRX2_CON14_RG_LTE_DBBRX2_LDO155_BIST_EN_WIDTH                 (1)
#define MMRF_LTEDBBRX2_CON14_RG_LTE_DBBRX2_LDO155_BIST_EN_MASK                  (0x0004)
#define MMRF_LTEDBBRX2_CON14_RG_LTE_DBBRX2_LDO155_BIST_EN_BIT                   (0x0004)

#define MMRF_LTEDBBRX2_CON14_RG_LTE_DBBRX2_SDM_INT_AUTORST_ENB_LSB              (1)
#define MMRF_LTEDBBRX2_CON14_RG_LTE_DBBRX2_SDM_INT_AUTORST_ENB_WIDTH            (1)
#define MMRF_LTEDBBRX2_CON14_RG_LTE_DBBRX2_SDM_INT_AUTORST_ENB_MASK             (0x0002)
#define MMRF_LTEDBBRX2_CON14_RG_LTE_DBBRX2_SDM_INT_AUTORST_ENB_BIT              (0x0002)

#define MMRF_LTEDBBRX2_CON14_RG_LTE_DBBRX2_SDM_INT_OVERLOAD_ENB_LSB             (0)
#define MMRF_LTEDBBRX2_CON14_RG_LTE_DBBRX2_SDM_INT_OVERLOAD_ENB_WIDTH           (1)
#define MMRF_LTEDBBRX2_CON14_RG_LTE_DBBRX2_SDM_INT_OVERLOAD_ENB_MASK            (0x0001)
#define MMRF_LTEDBBRX2_CON14_RG_LTE_DBBRX2_SDM_INT_OVERLOAD_ENB_BIT             (0x0001)

#define MMRF_LTEDBBRX2_CON15_RG_LTE_DBBRX2_SDM_INT_RC_CONFIG1_LSB               (8)
#define MMRF_LTEDBBRX2_CON15_RG_LTE_DBBRX2_SDM_INT_RC_CONFIG1_WIDTH             (8)
#define MMRF_LTEDBBRX2_CON15_RG_LTE_DBBRX2_SDM_INT_RC_CONFIG1_MASK              (0xFF00)

#define MMRF_LTEDBBRX2_CON15_RG_LTE_DBBRX2_SDM_INT_RC_CONFIG2_LSB               (0)
#define MMRF_LTEDBBRX2_CON15_RG_LTE_DBBRX2_SDM_INT_RC_CONFIG2_WIDTH             (8)
#define MMRF_LTEDBBRX2_CON15_RG_LTE_DBBRX2_SDM_INT_RC_CONFIG2_MASK              (0x00FF)

#define MMRF_LTEDBBRX2_CON16_RG_LTE_DBBRX2_SDM_INT_RSV_LSB                      (0)
#define MMRF_LTEDBBRX2_CON16_RG_LTE_DBBRX2_SDM_INT_RSV_WIDTH                    (8)
#define MMRF_LTEDBBRX2_CON16_RG_LTE_DBBRX2_SDM_INT_RSV_MASK                     (0x00FF)

#define MMRF_LTEDBBRX2_CON17_RG_LTE_DBBRX2_SDM_INT_LDO_LSB                      (8)
#define MMRF_LTEDBBRX2_CON17_RG_LTE_DBBRX2_SDM_INT_LDO_WIDTH                    (8)
#define MMRF_LTEDBBRX2_CON17_RG_LTE_DBBRX2_SDM_INT_LDO_MASK                     (0xFF00)

#define MMRF_LTEDBBRX2_CON17_RG_LTE_DBBRX2_SDM_DAC_LDO_LSB                      (0)
#define MMRF_LTEDBBRX2_CON17_RG_LTE_DBBRX2_SDM_DAC_LDO_WIDTH                    (8)
#define MMRF_LTEDBBRX2_CON17_RG_LTE_DBBRX2_SDM_DAC_LDO_MASK                     (0x00FF)

#define MMRF_LTEDBBRX2_CON18_RG_LTE_DBBRX2_SDM_DAC_RSV_LSB                      (8)
#define MMRF_LTEDBBRX2_CON18_RG_LTE_DBBRX2_SDM_DAC_RSV_WIDTH                    (8)
#define MMRF_LTEDBBRX2_CON18_RG_LTE_DBBRX2_SDM_DAC_RSV_MASK                     (0xFF00)

#define MMRF_LTEDBBRX2_CON18_RG_LTE_DBBRX2_SDM_DAC2_RSV_LSB                     (0)
#define MMRF_LTEDBBRX2_CON18_RG_LTE_DBBRX2_SDM_DAC2_RSV_WIDTH                   (8)
#define MMRF_LTEDBBRX2_CON18_RG_LTE_DBBRX2_SDM_DAC2_RSV_MASK                    (0x00FF)

#define MMRF_LTEDBBRX2_CON19_RG_LTE_DBBRX2_SDM_CK_SEL_LSB                       (0)
#define MMRF_LTEDBBRX2_CON19_RG_LTE_DBBRX2_SDM_CK_SEL_WIDTH                     (4)
#define MMRF_LTEDBBRX2_CON19_RG_LTE_DBBRX2_SDM_CK_SEL_MASK                      (0x000F)

#define MMRF_LTEDBBRX2_CON20_RG_LTE_DBBRX2_QUAN_REGDMY_I_LSB                    (0)
#define MMRF_LTEDBBRX2_CON20_RG_LTE_DBBRX2_QUAN_REGDMY_I_WIDTH                  (16)
#define MMRF_LTEDBBRX2_CON20_RG_LTE_DBBRX2_QUAN_REGDMY_I_MASK                   (0xFFFF)

#define MMRF_LTEDBBRX2_CON21_RG_LTE_DBBRX2_QUAN_REGDMY_Q_LSB                    (0)
#define MMRF_LTEDBBRX2_CON21_RG_LTE_DBBRX2_QUAN_REGDMY_Q_WIDTH                  (16)
#define MMRF_LTEDBBRX2_CON21_RG_LTE_DBBRX2_QUAN_REGDMY_Q_MASK                   (0xFFFF)

#define MMRF_LTEDBBRX2_CON22_RG_LTE_DBBRX2_QUAN_DOUT_DITHER_TYPE_LSB            (8)
#define MMRF_LTEDBBRX2_CON22_RG_LTE_DBBRX2_QUAN_DOUT_DITHER_TYPE_WIDTH          (1)
#define MMRF_LTEDBBRX2_CON22_RG_LTE_DBBRX2_QUAN_DOUT_DITHER_TYPE_MASK           (0x0100)
#define MMRF_LTEDBBRX2_CON22_RG_LTE_DBBRX2_QUAN_DOUT_DITHER_TYPE_BIT            (0x0100)

#define MMRF_LTEDBBRX2_CON22_RG_LTE_DBBRX2_QUAN_DOUT_OUTPUT_SEL_LSB             (6)
#define MMRF_LTEDBBRX2_CON22_RG_LTE_DBBRX2_QUAN_DOUT_OUTPUT_SEL_WIDTH           (2)
#define MMRF_LTEDBBRX2_CON22_RG_LTE_DBBRX2_QUAN_DOUT_OUTPUT_SEL_MASK            (0x00C0)

#define MMRF_LTEDBBRX2_CON22_RG_LTE_DBBRX2_QUAN_DOUT_DMYSW_EN_LSB               (5)
#define MMRF_LTEDBBRX2_CON22_RG_LTE_DBBRX2_QUAN_DOUT_DMYSW_EN_WIDTH             (1)
#define MMRF_LTEDBBRX2_CON22_RG_LTE_DBBRX2_QUAN_DOUT_DMYSW_EN_MASK              (0x0020)
#define MMRF_LTEDBBRX2_CON22_RG_LTE_DBBRX2_QUAN_DOUT_DMYSW_EN_BIT               (0x0020)

#define MMRF_LTEDBBRX2_CON22_RG_LTE_DBBRX2_QUAN_DOUT_INNERDAC_MODE_LSB          (3)
#define MMRF_LTEDBBRX2_CON22_RG_LTE_DBBRX2_QUAN_DOUT_INNERDAC_MODE_WIDTH        (2)
#define MMRF_LTEDBBRX2_CON22_RG_LTE_DBBRX2_QUAN_DOUT_INNERDAC_MODE_MASK         (0x0018)

#define MMRF_LTEDBBRX2_CON22_RG_LTE_DBBRX2_QUAN_CAL_RESOLUTION_LSB              (2)
#define MMRF_LTEDBBRX2_CON22_RG_LTE_DBBRX2_QUAN_CAL_RESOLUTION_WIDTH            (1)
#define MMRF_LTEDBBRX2_CON22_RG_LTE_DBBRX2_QUAN_CAL_RESOLUTION_MASK             (0x0004)
#define MMRF_LTEDBBRX2_CON22_RG_LTE_DBBRX2_QUAN_CAL_RESOLUTION_BIT              (0x0004)

#define MMRF_LTEDBBRX2_CON22_RG_LTE_DBBRX2_QUAN_DOUT_TRACK_RANGE_LSB            (0)
#define MMRF_LTEDBBRX2_CON22_RG_LTE_DBBRX2_QUAN_DOUT_TRACK_RANGE_WIDTH          (2)
#define MMRF_LTEDBBRX2_CON22_RG_LTE_DBBRX2_QUAN_DOUT_TRACK_RANGE_MASK           (0x0003)

#define MMRF_LTEDBBRX2_CON23_RG_LTE_DBBRX2_QUAN_DOUT_CLIP_LENGTH_LSB            (12)
#define MMRF_LTEDBBRX2_CON23_RG_LTE_DBBRX2_QUAN_DOUT_CLIP_LENGTH_WIDTH          (4)
#define MMRF_LTEDBBRX2_CON23_RG_LTE_DBBRX2_QUAN_DOUT_CLIP_LENGTH_MASK           (0xF000)

#define MMRF_LTEDBBRX2_CON23_RG_LTE_DBBRX2_QUAN_DOUT_INNERDAC_EN_LSB            (10)
#define MMRF_LTEDBBRX2_CON23_RG_LTE_DBBRX2_QUAN_DOUT_INNERDAC_EN_WIDTH          (1)
#define MMRF_LTEDBBRX2_CON23_RG_LTE_DBBRX2_QUAN_DOUT_INNERDAC_EN_MASK           (0x0400)
#define MMRF_LTEDBBRX2_CON23_RG_LTE_DBBRX2_QUAN_DOUT_INNERDAC_EN_BIT            (0x0400)

#define MMRF_LTEDBBRX2_CON23_RG_LTE_DBBRX2_QUAN_DOUT_DITHER_EN_LSB              (9)
#define MMRF_LTEDBBRX2_CON23_RG_LTE_DBBRX2_QUAN_DOUT_DITHER_EN_WIDTH            (1)
#define MMRF_LTEDBBRX2_CON23_RG_LTE_DBBRX2_QUAN_DOUT_DITHER_EN_MASK             (0x0200)
#define MMRF_LTEDBBRX2_CON23_RG_LTE_DBBRX2_QUAN_DOUT_DITHER_EN_BIT              (0x0200)

#define MMRF_LTEDBBRX2_CON23_RG_LTE_DBBRX2_QUAN_DOUT_DITHER_FREQ_LSB            (6)
#define MMRF_LTEDBBRX2_CON23_RG_LTE_DBBRX2_QUAN_DOUT_DITHER_FREQ_WIDTH          (3)
#define MMRF_LTEDBBRX2_CON23_RG_LTE_DBBRX2_QUAN_DOUT_DITHER_FREQ_MASK           (0x01C0)

#define MMRF_LTEDBBRX2_CON23_RG_LTE_DBBRX2_QUAN_CAL_FASTMODE_LSB                (5)
#define MMRF_LTEDBBRX2_CON23_RG_LTE_DBBRX2_QUAN_CAL_FASTMODE_WIDTH              (1)
#define MMRF_LTEDBBRX2_CON23_RG_LTE_DBBRX2_QUAN_CAL_FASTMODE_MASK               (0x0020)
#define MMRF_LTEDBBRX2_CON23_RG_LTE_DBBRX2_QUAN_CAL_FASTMODE_BIT                (0x0020)

#define MMRF_LTEDBBRX2_CON23_RG_LTE_DBBRX2_QUAN_CAL_TRACK_EN_LSB                (4)
#define MMRF_LTEDBBRX2_CON23_RG_LTE_DBBRX2_QUAN_CAL_TRACK_EN_WIDTH              (1)
#define MMRF_LTEDBBRX2_CON23_RG_LTE_DBBRX2_QUAN_CAL_TRACK_EN_MASK               (0x0010)
#define MMRF_LTEDBBRX2_CON23_RG_LTE_DBBRX2_QUAN_CAL_TRACK_EN_BIT                (0x0010)

#define MMRF_LTEDBBRX2_CON23_RG_LTE_DBBRX2_QUAN_CAL_DRG_LSB                     (3)
#define MMRF_LTEDBBRX2_CON23_RG_LTE_DBBRX2_QUAN_CAL_DRG_WIDTH                   (1)
#define MMRF_LTEDBBRX2_CON23_RG_LTE_DBBRX2_QUAN_CAL_DRG_MASK                    (0x0008)
#define MMRF_LTEDBBRX2_CON23_RG_LTE_DBBRX2_QUAN_CAL_DRG_BIT                     (0x0008)

#define MMRF_LTEDBBRX2_CON23_RG_LTE_DBBRX2_QUAN_CAL_MANUAL_TG_I_LSB             (2)
#define MMRF_LTEDBBRX2_CON23_RG_LTE_DBBRX2_QUAN_CAL_MANUAL_TG_I_WIDTH           (1)
#define MMRF_LTEDBBRX2_CON23_RG_LTE_DBBRX2_QUAN_CAL_MANUAL_TG_I_MASK            (0x0004)
#define MMRF_LTEDBBRX2_CON23_RG_LTE_DBBRX2_QUAN_CAL_MANUAL_TG_I_BIT             (0x0004)

#define MMRF_LTEDBBRX2_CON23_RG_LTE_DBBRX2_QUAN_CAL_MANUAL_TG_Q_LSB             (1)
#define MMRF_LTEDBBRX2_CON23_RG_LTE_DBBRX2_QUAN_CAL_MANUAL_TG_Q_WIDTH           (1)
#define MMRF_LTEDBBRX2_CON23_RG_LTE_DBBRX2_QUAN_CAL_MANUAL_TG_Q_MASK            (0x0002)
#define MMRF_LTEDBBRX2_CON23_RG_LTE_DBBRX2_QUAN_CAL_MANUAL_TG_Q_BIT             (0x0002)

#define MMRF_LTEDBBRX2_CON23_RG_LTE_DBBRX2_QUAN_CAL_BACKGROUND_EN_LSB           (0)
#define MMRF_LTEDBBRX2_CON23_RG_LTE_DBBRX2_QUAN_CAL_BACKGROUND_EN_WIDTH         (1)
#define MMRF_LTEDBBRX2_CON23_RG_LTE_DBBRX2_QUAN_CAL_BACKGROUND_EN_MASK          (0x0001)
#define MMRF_LTEDBBRX2_CON23_RG_LTE_DBBRX2_QUAN_CAL_BACKGROUND_EN_BIT           (0x0001)

#define MMRF_LTEDBBRX2_CON24_RGS_LTE_DBBRX2_QUAN_CAL_REG_READ_I_LSB             (0)
#define MMRF_LTEDBBRX2_CON24_RGS_LTE_DBBRX2_QUAN_CAL_REG_READ_I_WIDTH           (10)
#define MMRF_LTEDBBRX2_CON24_RGS_LTE_DBBRX2_QUAN_CAL_REG_READ_I_MASK            (0x03FF)

#define MMRF_LTEDBBRX2_CON25_RGS_LTE_DBBRX2_QUAN_CAL_REG_READ_Q_LSB             (0)
#define MMRF_LTEDBBRX2_CON25_RGS_LTE_DBBRX2_QUAN_CAL_REG_READ_Q_WIDTH           (10)
#define MMRF_LTEDBBRX2_CON25_RGS_LTE_DBBRX2_QUAN_CAL_REG_READ_Q_MASK            (0x03FF)

#define MMRF_LTEDBBRX2_CON26_RGS_LTE_DBBRX2_QUAN_CAL_FOREGROUND_DONE_I_LSB      (3)
#define MMRF_LTEDBBRX2_CON26_RGS_LTE_DBBRX2_QUAN_CAL_FOREGROUND_DONE_I_WIDTH    (1)
#define MMRF_LTEDBBRX2_CON26_RGS_LTE_DBBRX2_QUAN_CAL_FOREGROUND_DONE_I_MASK     (0x0008)
#define MMRF_LTEDBBRX2_CON26_RGS_LTE_DBBRX2_QUAN_CAL_FOREGROUND_DONE_I_BIT      (0x0008)

#define MMRF_LTEDBBRX2_CON26_RGS_LTE_DBBRX2_QUAN_CAL_FOREGROUND_DONE_Q_LSB      (2)
#define MMRF_LTEDBBRX2_CON26_RGS_LTE_DBBRX2_QUAN_CAL_FOREGROUND_DONE_Q_WIDTH    (1)
#define MMRF_LTEDBBRX2_CON26_RGS_LTE_DBBRX2_QUAN_CAL_FOREGROUND_DONE_Q_MASK     (0x0004)
#define MMRF_LTEDBBRX2_CON26_RGS_LTE_DBBRX2_QUAN_CAL_FOREGROUND_DONE_Q_BIT      (0x0004)

#define MMRF_LTEDBBRX2_CON26_RGS_LTE_DBBRX2_QUAN_CAL_BUSY_I_LSB                 (1)
#define MMRF_LTEDBBRX2_CON26_RGS_LTE_DBBRX2_QUAN_CAL_BUSY_I_WIDTH               (1)
#define MMRF_LTEDBBRX2_CON26_RGS_LTE_DBBRX2_QUAN_CAL_BUSY_I_MASK                (0x0002)
#define MMRF_LTEDBBRX2_CON26_RGS_LTE_DBBRX2_QUAN_CAL_BUSY_I_BIT                 (0x0002)

#define MMRF_LTEDBBRX2_CON26_RGS_LTE_DBBRX2_QUAN_CAL_BUSY_Q_LSB                 (0)
#define MMRF_LTEDBBRX2_CON26_RGS_LTE_DBBRX2_QUAN_CAL_BUSY_Q_WIDTH               (1)
#define MMRF_LTEDBBRX2_CON26_RGS_LTE_DBBRX2_QUAN_CAL_BUSY_Q_MASK                (0x0001)
#define MMRF_LTEDBBRX2_CON26_RGS_LTE_DBBRX2_QUAN_CAL_BUSY_Q_BIT                 (0x0001)

#define MMRF_LTEDBBRX2_CON27_RG_LTE_DBBRX2_QUAN_CLK_GATING_LSB                  (15)
#define MMRF_LTEDBBRX2_CON27_RG_LTE_DBBRX2_QUAN_CLK_GATING_WIDTH                (1)
#define MMRF_LTEDBBRX2_CON27_RG_LTE_DBBRX2_QUAN_CLK_GATING_MASK                 (0x8000)
#define MMRF_LTEDBBRX2_CON27_RG_LTE_DBBRX2_QUAN_CLK_GATING_BIT                  (0x8000)

#define MMRF_LTEDBBRX2_CON27_RG_LTE_DBBRX2_QUAN_DCMSHIFT_I_LSB                  (12)
#define MMRF_LTEDBBRX2_CON27_RG_LTE_DBBRX2_QUAN_DCMSHIFT_I_WIDTH                (2)
#define MMRF_LTEDBBRX2_CON27_RG_LTE_DBBRX2_QUAN_DCMSHIFT_I_MASK                 (0x3000)

#define MMRF_LTEDBBRX2_CON27_RG_LTE_DBBRX2_QUAN_DCMSHIFT_Q_LSB                  (10)
#define MMRF_LTEDBBRX2_CON27_RG_LTE_DBBRX2_QUAN_DCMSHIFT_Q_WIDTH                (2)
#define MMRF_LTEDBBRX2_CON27_RG_LTE_DBBRX2_QUAN_DCMSHIFT_Q_MASK                 (0x0C00)

#define MMRF_LTEDBBRX2_CON27_RG_LTE_DBBRX2_QUAN_SEARCHBEST_LSB                  (9)
#define MMRF_LTEDBBRX2_CON27_RG_LTE_DBBRX2_QUAN_SEARCHBEST_WIDTH                (1)
#define MMRF_LTEDBBRX2_CON27_RG_LTE_DBBRX2_QUAN_SEARCHBEST_MASK                 (0x0200)
#define MMRF_LTEDBBRX2_CON27_RG_LTE_DBBRX2_QUAN_SEARCHBEST_BIT                  (0x0200)

#define MMRF_LTEDBBRX2_CON28_RG_LTE_DBBRX2_QUAN_DCMCAL_INITIAL_I_LSB            (8)
#define MMRF_LTEDBBRX2_CON28_RG_LTE_DBBRX2_QUAN_DCMCAL_INITIAL_I_WIDTH          (8)
#define MMRF_LTEDBBRX2_CON28_RG_LTE_DBBRX2_QUAN_DCMCAL_INITIAL_I_MASK           (0xFF00)

#define MMRF_LTEDBBRX2_CON28_RG_LTE_DBBRX2_QUAN_DCMCAL_INITIAL_Q_LSB            (0)
#define MMRF_LTEDBBRX2_CON28_RG_LTE_DBBRX2_QUAN_DCMCAL_INITIAL_Q_WIDTH          (8)
#define MMRF_LTEDBBRX2_CON28_RG_LTE_DBBRX2_QUAN_DCMCAL_INITIAL_Q_MASK           (0x00FF)

#define MMRF_LTEDBBRX2_CON29_RG_LTE_DBBRX2_QUANCAL_ULTRA_FASTMODE_LSB           (12)
#define MMRF_LTEDBBRX2_CON29_RG_LTE_DBBRX2_QUANCAL_ULTRA_FASTMODE_WIDTH         (1)
#define MMRF_LTEDBBRX2_CON29_RG_LTE_DBBRX2_QUANCAL_ULTRA_FASTMODE_MASK          (0x1000)
#define MMRF_LTEDBBRX2_CON29_RG_LTE_DBBRX2_QUANCAL_ULTRA_FASTMODE_BIT           (0x1000)

#define MMRF_LTEDBBRX2_CON29_RG_LTE_DBBRX2_QUANDOUT_ZCD_RANGE_LSB               (8)
#define MMRF_LTEDBBRX2_CON29_RG_LTE_DBBRX2_QUANDOUT_ZCD_RANGE_WIDTH             (2)
#define MMRF_LTEDBBRX2_CON29_RG_LTE_DBBRX2_QUANDOUT_ZCD_RANGE_MASK              (0x0300)

#define MMRF_LTEDBBRX2_CON29_RG_LTE_DBBRX2_SDM_RCCAL_BOUNDARY_LSB               (4)
#define MMRF_LTEDBBRX2_CON29_RG_LTE_DBBRX2_SDM_RCCAL_BOUNDARY_WIDTH             (2)
#define MMRF_LTEDBBRX2_CON29_RG_LTE_DBBRX2_SDM_RCCAL_BOUNDARY_MASK              (0x0030)

#define MMRF_LTEDBBRX2_CON29_RG_LTE_DBBRX2_SDM_RCCAL_ACCULENGTH_LSB             (0)
#define MMRF_LTEDBBRX2_CON29_RG_LTE_DBBRX2_SDM_RCCAL_ACCULENGTH_WIDTH           (2)
#define MMRF_LTEDBBRX2_CON29_RG_LTE_DBBRX2_SDM_RCCAL_ACCULENGTH_MASK            (0x0003)

#define MMRF_LTEDBBRX2_CON2A_RG_LTE_DBBRX2_SDM_RCCAL_OFFSET_I_LSB               (12)
#define MMRF_LTEDBBRX2_CON2A_RG_LTE_DBBRX2_SDM_RCCAL_OFFSET_I_WIDTH             (4)
#define MMRF_LTEDBBRX2_CON2A_RG_LTE_DBBRX2_SDM_RCCAL_OFFSET_I_MASK              (0xF000)

#define MMRF_LTEDBBRX2_CON2A_RG_LTE_DBBRX2_SDM_RCCAL_OFFSET_Q_LSB               (8)
#define MMRF_LTEDBBRX2_CON2A_RG_LTE_DBBRX2_SDM_RCCAL_OFFSET_Q_WIDTH             (4)
#define MMRF_LTEDBBRX2_CON2A_RG_LTE_DBBRX2_SDM_RCCAL_OFFSET_Q_MASK              (0x0F00)

#define MMRF_LTEDBBRX2_CON2A_RG_LTE_DBBRX2_SDM_RCCAL_INITIAL_I_LSB              (4)
#define MMRF_LTEDBBRX2_CON2A_RG_LTE_DBBRX2_SDM_RCCAL_INITIAL_I_WIDTH            (4)
#define MMRF_LTEDBBRX2_CON2A_RG_LTE_DBBRX2_SDM_RCCAL_INITIAL_I_MASK             (0x00F0)

#define MMRF_LTEDBBRX2_CON2A_RG_LTE_DBBRX2_SDM_RCCAL_INITIAL_Q_LSB              (0)
#define MMRF_LTEDBBRX2_CON2A_RG_LTE_DBBRX2_SDM_RCCAL_INITIAL_Q_WIDTH            (4)
#define MMRF_LTEDBBRX2_CON2A_RG_LTE_DBBRX2_SDM_RCCAL_INITIAL_Q_MASK             (0x000F)

#define MMRF_LTEDBBRX2_CON2B_RGS_LTE_DBBRX2_SDM_RCCAL_CAPCODE_I_LSB             (8)
#define MMRF_LTEDBBRX2_CON2B_RGS_LTE_DBBRX2_SDM_RCCAL_CAPCODE_I_WIDTH           (6)
#define MMRF_LTEDBBRX2_CON2B_RGS_LTE_DBBRX2_SDM_RCCAL_CAPCODE_I_MASK            (0x3F00)

#define MMRF_LTEDBBRX2_CON2B_RGS_LTE_DBBRX2_SDM_RCCAL_CAPCODE_Q_LSB             (0)
#define MMRF_LTEDBBRX2_CON2B_RGS_LTE_DBBRX2_SDM_RCCAL_CAPCODE_Q_WIDTH           (6)
#define MMRF_LTEDBBRX2_CON2B_RGS_LTE_DBBRX2_SDM_RCCAL_CAPCODE_Q_MASK            (0x003F)

#define MMRF_LTEDBBRX2_CON2C_RG_LTE_DBBRX2_SEQ_RSV_LSB                          (0)
#define MMRF_LTEDBBRX2_CON2C_RG_LTE_DBBRX2_SEQ_RSV_WIDTH                        (16)
#define MMRF_LTEDBBRX2_CON2C_RG_LTE_DBBRX2_SEQ_RSV_MASK                         (0xFFFF)

#define MMRF_LTEDBBRX2_CON2D_RG_LTE_DBBRX2_SEQ_RSV1_LSB                         (0)
#define MMRF_LTEDBBRX2_CON2D_RG_LTE_DBBRX2_SEQ_RSV1_WIDTH                       (8)
#define MMRF_LTEDBBRX2_CON2D_RG_LTE_DBBRX2_SEQ_RSV1_MASK                        (0x00FF)

#define MMRF_LTEDBBRX2_CON2E_RG_LTE_DBBRX2_TOP_RSV_LSB                          (0)
#define MMRF_LTEDBBRX2_CON2E_RG_LTE_DBBRX2_TOP_RSV_WIDTH                        (10)
#define MMRF_LTEDBBRX2_CON2E_RG_LTE_DBBRX2_TOP_RSV_MASK                         (0x03FF)

#define MMRF_LTEDBBRX2_CON30_DA_LTE_DBBRX2_SEQ_EN_LSB                           (8)
#define MMRF_LTEDBBRX2_CON30_DA_LTE_DBBRX2_SEQ_EN_WIDTH                         (1)
#define MMRF_LTEDBBRX2_CON30_DA_LTE_DBBRX2_SEQ_EN_MASK                          (0x0100)
#define MMRF_LTEDBBRX2_CON30_DA_LTE_DBBRX2_SEQ_EN_BIT                           (0x0100)

#define MMRF_LTEDBBRX2_CON30_DA_LTE_DBBRX2_SEQ_RSTB_LSB                         (4)
#define MMRF_LTEDBBRX2_CON30_DA_LTE_DBBRX2_SEQ_RSTB_WIDTH                       (1)
#define MMRF_LTEDBBRX2_CON30_DA_LTE_DBBRX2_SEQ_RSTB_MASK                        (0x0010)
#define MMRF_LTEDBBRX2_CON30_DA_LTE_DBBRX2_SEQ_RSTB_BIT                         (0x0010)

#define MMRF_LTEDBBRX2_CON31_DA_LTE_DBBRX2_SDM_INT_SEL_CAP_LSB                  (0)
#define MMRF_LTEDBBRX2_CON31_DA_LTE_DBBRX2_SDM_INT_SEL_CAP_WIDTH                (6)
#define MMRF_LTEDBBRX2_CON31_DA_LTE_DBBRX2_SDM_INT_SEL_CAP_MASK                 (0x003F)

#define MMRF_LTEDBBRX2_CON32_DA_LTE_DBBRX2_SDM_INT_SEL_CAP13_LSB                (0)
#define MMRF_LTEDBBRX2_CON32_DA_LTE_DBBRX2_SDM_INT_SEL_CAP13_WIDTH              (6)
#define MMRF_LTEDBBRX2_CON32_DA_LTE_DBBRX2_SDM_INT_SEL_CAP13_MASK               (0x003F)

#define MMRF_LTEDBBRX2_CON33_DA_LTE_DBBRX2_SEQ_CFG_LSB                          (0)
#define MMRF_LTEDBBRX2_CON33_DA_LTE_DBBRX2_SEQ_CFG_WIDTH                        (8)
#define MMRF_LTEDBBRX2_CON33_DA_LTE_DBBRX2_SEQ_CFG_MASK                         (0x00FF)

#define MMRF_LTEDBBRX2_CON34_DA_LTE_DBBRX2_SEQ_CFG1_LSB                         (0)
#define MMRF_LTEDBBRX2_CON34_DA_LTE_DBBRX2_SEQ_CFG1_WIDTH                       (8)
#define MMRF_LTEDBBRX2_CON34_DA_LTE_DBBRX2_SEQ_CFG1_MASK                        (0x00FF)

#define MMRF_LTEDBBRX2_CON35_DA_LTE_DBBRX2_TOP_RSV_LSB                          (0)
#define MMRF_LTEDBBRX2_CON35_DA_LTE_DBBRX2_TOP_RSV_WIDTH                        (16)
#define MMRF_LTEDBBRX2_CON35_DA_LTE_DBBRX2_TOP_RSV_MASK                         (0xFFFF)

/*=================================================================================================================================*/
//ABB Mixedsys DPDADC_CON
#define MMRF_DPDADC_CON0_RG_DPDADC_CLK_EN_LSB                                   (12)
#define MMRF_DPDADC_CON0_RG_DPDADC_CLK_EN_WIDTH                                 (1)
#define MMRF_DPDADC_CON0_RG_DPDADC_CLK_EN_MASK                                  (0x1000)
#define MMRF_DPDADC_CON0_RG_DPDADC_CLK_EN_BIT                                   (0x1000)

#define MMRF_DPDADC_CON0_RG_DPDADC_I_DELAY_LSB                                  (6)
#define MMRF_DPDADC_CON0_RG_DPDADC_I_DELAY_WIDTH                                (2)
#define MMRF_DPDADC_CON0_RG_DPDADC_I_DELAY_MASK                                 (0x00C0)

#define MMRF_DPDADC_CON0_RG_DPDADC_Q_DELAY_LSB                                  (4)
#define MMRF_DPDADC_CON0_RG_DPDADC_Q_DELAY_WIDTH                                (2)
#define MMRF_DPDADC_CON0_RG_DPDADC_Q_DELAY_MASK                                 (0x0030)

#define MMRF_DPDADC_CON0_RG_DPDADC_LSB_PWD_LSB                                  (0)
#define MMRF_DPDADC_CON0_RG_DPDADC_LSB_PWD_WIDTH                                (1)
#define MMRF_DPDADC_CON0_RG_DPDADC_LSB_PWD_MASK                                 (0x0001)
#define MMRF_DPDADC_CON0_RG_DPDADC_LSB_PWD_BIT                                  (0x0001)

#define MMRF_DPDADC_CON1_RG_DPDADC_I_COMP_CP_LSB                                (8)
#define MMRF_DPDADC_CON1_RG_DPDADC_I_COMP_CP_WIDTH                              (4)
#define MMRF_DPDADC_CON1_RG_DPDADC_I_COMP_CP_MASK                               (0x0F00)

#define MMRF_DPDADC_CON1_RG_DPDADC_I_COMP_CN_LSB                                (0)
#define MMRF_DPDADC_CON1_RG_DPDADC_I_COMP_CN_WIDTH                              (4)
#define MMRF_DPDADC_CON1_RG_DPDADC_I_COMP_CN_MASK                               (0x000F)

#define MMRF_DPDADC_CON2_RG_DPDADC_Q_COMP_CP_LSB                                (8)
#define MMRF_DPDADC_CON2_RG_DPDADC_Q_COMP_CP_WIDTH                              (4)
#define MMRF_DPDADC_CON2_RG_DPDADC_Q_COMP_CP_MASK                               (0x0F00)

#define MMRF_DPDADC_CON2_RG_DPDADC_Q_COMP_CN_LSB                                (0)
#define MMRF_DPDADC_CON2_RG_DPDADC_Q_COMP_CN_WIDTH                              (4)
#define MMRF_DPDADC_CON2_RG_DPDADC_Q_COMP_CN_MASK                               (0x000F)

#define MMRF_DPDADC_CON3_RG_DPDADC_CAL_RSTB_LSB                                 (13)
#define MMRF_DPDADC_CON3_RG_DPDADC_CAL_RSTB_WIDTH                               (1)
#define MMRF_DPDADC_CON3_RG_DPDADC_CAL_RSTB_MASK                                (0x2000)
#define MMRF_DPDADC_CON3_RG_DPDADC_CAL_RSTB_BIT                                 (0x2000)

#define MMRF_DPDADC_CON3_RG_DPDADC_CAL_EN_LSB                                   (12)
#define MMRF_DPDADC_CON3_RG_DPDADC_CAL_EN_WIDTH                                 (1)
#define MMRF_DPDADC_CON3_RG_DPDADC_CAL_EN_MASK                                  (0x1000)
#define MMRF_DPDADC_CON3_RG_DPDADC_CAL_EN_BIT                                   (0x1000)

#define MMRF_DPDADC_CON3_RG_DPDADC_I_COR_EN_LSB                                 (9)
#define MMRF_DPDADC_CON3_RG_DPDADC_I_COR_EN_WIDTH                               (1)
#define MMRF_DPDADC_CON3_RG_DPDADC_I_COR_EN_MASK                                (0x0200)
#define MMRF_DPDADC_CON3_RG_DPDADC_I_COR_EN_BIT                                 (0x0200)

#define MMRF_DPDADC_CON3_RG_DPDADC_Q_COR_EN_LSB                                 (8)
#define MMRF_DPDADC_CON3_RG_DPDADC_Q_COR_EN_WIDTH                               (1)
#define MMRF_DPDADC_CON3_RG_DPDADC_Q_COR_EN_MASK                                (0x0100)
#define MMRF_DPDADC_CON3_RG_DPDADC_Q_COR_EN_BIT                                 (0x0100)

#define MMRF_DPDADC_CON3_RG_DPDADC_CKO_INV_LSB                                  (7)
#define MMRF_DPDADC_CON3_RG_DPDADC_CKO_INV_WIDTH                                (1)
#define MMRF_DPDADC_CON3_RG_DPDADC_CKO_INV_MASK                                 (0x0080)
#define MMRF_DPDADC_CON3_RG_DPDADC_CKO_INV_BIT                                  (0x0080)

#define MMRF_DPDADC_CON3_RG_DPDADC_CAL_AVG_NP_LSB                               (4)
#define MMRF_DPDADC_CON3_RG_DPDADC_CAL_AVG_NP_WIDTH                             (3)
#define MMRF_DPDADC_CON3_RG_DPDADC_CAL_AVG_NP_MASK                              (0x0070)

#define MMRF_DPDADC_CON3_RG_DPDADC_DATA_DIV_LSB                                 (0)
#define MMRF_DPDADC_CON3_RG_DPDADC_DATA_DIV_WIDTH                               (2)
#define MMRF_DPDADC_CON3_RG_DPDADC_DATA_DIV_MASK                                (0x0003)

#define MMRF_DPDADC_CON4_RG_DPDADC_EXTRABIT_OFF_LSB                             (15)
#define MMRF_DPDADC_CON4_RG_DPDADC_EXTRABIT_OFF_WIDTH                           (1)
#define MMRF_DPDADC_CON4_RG_DPDADC_EXTRABIT_OFF_MASK                            (0x8000)
#define MMRF_DPDADC_CON4_RG_DPDADC_EXTRABIT_OFF_BIT                             (0x8000)

#define MMRF_DPDADC_CON4_RG_DPDADC_OFS_CAL_EN_LSB                               (13)
#define MMRF_DPDADC_CON4_RG_DPDADC_OFS_CAL_EN_WIDTH                             (1)
#define MMRF_DPDADC_CON4_RG_DPDADC_OFS_CAL_EN_MASK                              (0x2000)
#define MMRF_DPDADC_CON4_RG_DPDADC_OFS_CAL_EN_BIT                               (0x2000)

#define MMRF_DPDADC_CON4_RG_DPDADC_OFS_MANUAL_LSB                               (12)
#define MMRF_DPDADC_CON4_RG_DPDADC_OFS_MANUAL_WIDTH                             (1)
#define MMRF_DPDADC_CON4_RG_DPDADC_OFS_MANUAL_MASK                              (0x1000)
#define MMRF_DPDADC_CON4_RG_DPDADC_OFS_MANUAL_BIT                               (0x1000)

#define MMRF_DPDADC_CON4_RG_DPDADC_OFS_CP_CN_SWP_LSB                            (11)
#define MMRF_DPDADC_CON4_RG_DPDADC_OFS_CP_CN_SWP_WIDTH                          (1)
#define MMRF_DPDADC_CON4_RG_DPDADC_OFS_CP_CN_SWP_MASK                           (0x0800)
#define MMRF_DPDADC_CON4_RG_DPDADC_OFS_CP_CN_SWP_BIT                            (0x0800)

#define MMRF_DPDADC_CON5_RG_DPDADC_SINGLE_P_EN_LSB                              (13)
#define MMRF_DPDADC_CON5_RG_DPDADC_SINGLE_P_EN_WIDTH                            (1)
#define MMRF_DPDADC_CON5_RG_DPDADC_SINGLE_P_EN_MASK                             (0x2000)
#define MMRF_DPDADC_CON5_RG_DPDADC_SINGLE_P_EN_BIT                              (0x2000)

#define MMRF_DPDADC_CON5_RG_DPDADC_SINGLE_N_EN_LSB                              (12)
#define MMRF_DPDADC_CON5_RG_DPDADC_SINGLE_N_EN_WIDTH                            (1)
#define MMRF_DPDADC_CON5_RG_DPDADC_SINGLE_N_EN_MASK                             (0x1000)
#define MMRF_DPDADC_CON5_RG_DPDADC_SINGLE_N_EN_BIT                              (0x1000)

#define MMRF_DPDADC_CON5_RG_DPDADC_RCCAL_CAP_SEL_LSB                            (0)
#define MMRF_DPDADC_CON5_RG_DPDADC_RCCAL_CAP_SEL_WIDTH                          (6)
#define MMRF_DPDADC_CON5_RG_DPDADC_RCCAL_CAP_SEL_MASK                           (0x003F)

#define MMRF_DPDADC_CON6_RG_DPDADC_01_LSB                                       (0)
#define MMRF_DPDADC_CON6_RG_DPDADC_01_WIDTH                                     (16)
#define MMRF_DPDADC_CON6_RG_DPDADC_01_MASK                                      (0xFFFF)

#define MMRF_DPDADC_CON7_RGS_DPDADC_01_15_0_LSB                                 (0)
#define MMRF_DPDADC_CON7_RGS_DPDADC_01_15_0_WIDTH                               (16)
#define MMRF_DPDADC_CON7_RGS_DPDADC_01_15_0_MASK                                (0xFFFF)

#define MMRF_DPDADC_CON8_RGS_DPDADC_01_31_16_LSB                                (0)
#define MMRF_DPDADC_CON8_RGS_DPDADC_01_31_16_WIDTH                              (16)
#define MMRF_DPDADC_CON8_RGS_DPDADC_01_31_16_MASK                               (0xFFFF)

#define MMRF_DPDADC_CON9_RG_DPDADC_VREF_ADJ_LSB                                 (8)
#define MMRF_DPDADC_CON9_RG_DPDADC_VREF_ADJ_WIDTH                               (3)
#define MMRF_DPDADC_CON9_RG_DPDADC_VREF_ADJ_MASK                                (0x0700)

#define MMRF_DPDADC_CON9_RG_DPDADC_LDO1P1_ADJ_LSB                               (4)
#define MMRF_DPDADC_CON9_RG_DPDADC_LDO1P1_ADJ_WIDTH                             (3)
#define MMRF_DPDADC_CON9_RG_DPDADC_LDO1P1_ADJ_MASK                              (0x0070)

#define MMRF_DPDADC_CON9_RG_DPDADC_LDO1P25_ADJ_LSB                              (0)
#define MMRF_DPDADC_CON9_RG_DPDADC_LDO1P25_ADJ_WIDTH                            (3)
#define MMRF_DPDADC_CON9_RG_DPDADC_LDO1P25_ADJ_MASK                             (0x0007)

#define MMRF_DPDADC_CONA_RG_DPDADC_BUF_EN_LSB                                   (0)
#define MMRF_DPDADC_CONA_RG_DPDADC_BUF_EN_WIDTH                                 (1)
#define MMRF_DPDADC_CONA_RG_DPDADC_BUF_EN_MASK                                  (0x0001)
#define MMRF_DPDADC_CONA_RG_DPDADC_BUF_EN_BIT                                   (0x0001)

#define MMRF_DPDADC_CONB_RG_DPDADC_BUF_TEST_EN_LSB                              (0)
#define MMRF_DPDADC_CONB_RG_DPDADC_BUF_TEST_EN_WIDTH                            (1)
#define MMRF_DPDADC_CONB_RG_DPDADC_BUF_TEST_EN_MASK                             (0x0001)
#define MMRF_DPDADC_CONB_RG_DPDADC_BUF_TEST_EN_BIT                              (0x0001)

#define MMRF_DPDADC_CONC_RG_DPDADC_BUF_GAIN_ADJ_LSB                             (4)
#define MMRF_DPDADC_CONC_RG_DPDADC_BUF_GAIN_ADJ_WIDTH                           (4)
#define MMRF_DPDADC_CONC_RG_DPDADC_BUF_GAIN_ADJ_MASK                            (0x00F0)

#define MMRF_DPDADC_CONC_RG_DPDADC_BUF_IB_ADJ_LSB                               (2)
#define MMRF_DPDADC_CONC_RG_DPDADC_BUF_IB_ADJ_WIDTH                             (2)
#define MMRF_DPDADC_CONC_RG_DPDADC_BUF_IB_ADJ_MASK                              (0x000C)

#define MMRF_DPDADC_CONC_RG_DPDADC_BUF_LDO_ADJ_LSB                              (0)
#define MMRF_DPDADC_CONC_RG_DPDADC_BUF_LDO_ADJ_WIDTH                            (2)
#define MMRF_DPDADC_CONC_RG_DPDADC_BUF_LDO_ADJ_MASK                             (0x0003)

#define MMRF_DPDADC_COND_RG_DPDADC_BUF_LDO_EN_LSB                               (0)
#define MMRF_DPDADC_COND_RG_DPDADC_BUF_LDO_EN_WIDTH                             (1)
#define MMRF_DPDADC_COND_RG_DPDADC_BUF_LDO_EN_MASK                              (0x0001)
#define MMRF_DPDADC_COND_RG_DPDADC_BUF_LDO_EN_BIT                               (0x0001)

/*=================================================================================================================================*/
//ABB Mixedsys LTEBBTX_CON
#define MMRF_LTEBBTX_CON0_RG_LTEBBTX_LDO15_VGEAR_VK10_LSB                       (2)
#define MMRF_LTEBBTX_CON0_RG_LTEBBTX_LDO15_VGEAR_VK10_WIDTH                     (2)
#define MMRF_LTEBBTX_CON0_RG_LTEBBTX_LDO15_VGEAR_VK10_MASK                      (0x000C)

#define MMRF_LTEBBTX_CON0_RG_LTEBBTX_REF_VGEAR_VK10_LSB                         (0)
#define MMRF_LTEBBTX_CON0_RG_LTEBBTX_REF_VGEAR_VK10_WIDTH                       (2)
#define MMRF_LTEBBTX_CON0_RG_LTEBBTX_REF_VGEAR_VK10_MASK                        (0x0003)

#define MMRF_LTEBBTX_CON1_RG_LTEBBTX_VCM_VGEAR_VK10_LSB                         (4)
#define MMRF_LTEBBTX_CON1_RG_LTEBBTX_VCM_VGEAR_VK10_WIDTH                       (3)
#define MMRF_LTEBBTX_CON1_RG_LTEBBTX_VCM_VGEAR_VK10_MASK                        (0x0070)

#define MMRF_LTEBBTX_CON1_RG_LTEBBTX_LDO10_VGEAR_VK10_LSB                       (0)
#define MMRF_LTEBBTX_CON1_RG_LTEBBTX_LDO10_VGEAR_VK10_WIDTH                     (3)
#define MMRF_LTEBBTX_CON1_RG_LTEBBTX_LDO10_VGEAR_VK10_MASK                      (0x0007)

#define MMRF_LTEBBTX_CON3_RG_LTEBBTX_CLK_SEL_VK10_LSB                           (0)
#define MMRF_LTEBBTX_CON3_RG_LTEBBTX_CLK_SEL_VK10_WIDTH                         (1)
#define MMRF_LTEBBTX_CON3_RG_LTEBBTX_CLK_SEL_VK10_MASK                          (0x0001)
#define MMRF_LTEBBTX_CON3_RG_LTEBBTX_CLK_SEL_VK10_BIT                           (0x0001)

#define MMRF_LTEBBTX_CON4_RG_LTEBBTX_SPARE_VK10_LSB                             (0)
#define MMRF_LTEBBTX_CON4_RG_LTEBBTX_SPARE_VK10_WIDTH                           (4)
#define MMRF_LTEBBTX_CON4_RG_LTEBBTX_SPARE_VK10_MASK                            (0x000F)

#define MMRF_LTEBBTX_CON5_RG_LTEBBTX_I_SWDAC_VK10_LSB                           (5)
#define MMRF_LTEBBTX_CON5_RG_LTEBBTX_I_SWDAC_VK10_WIDTH                         (1)
#define MMRF_LTEBBTX_CON5_RG_LTEBBTX_I_SWDAC_VK10_MASK                          (0x0020)
#define MMRF_LTEBBTX_CON5_RG_LTEBBTX_I_SWDAC_VK10_BIT                           (0x0020)

#define MMRF_LTEBBTX_CON5_RG_LTEBBTX_I_SWLPF_VK10_LSB                           (4)
#define MMRF_LTEBBTX_CON5_RG_LTEBBTX_I_SWLPF_VK10_WIDTH                         (1)
#define MMRF_LTEBBTX_CON5_RG_LTEBBTX_I_SWLPF_VK10_MASK                          (0x0010)
#define MMRF_LTEBBTX_CON5_RG_LTEBBTX_I_SWLPF_VK10_BIT                           (0x0010)

#define MMRF_LTEBBTX_CON5_RG_LTEBBTX_I_SWPAD_VK10_LSB                           (3)
#define MMRF_LTEBBTX_CON5_RG_LTEBBTX_I_SWPAD_VK10_WIDTH                         (1)
#define MMRF_LTEBBTX_CON5_RG_LTEBBTX_I_SWPAD_VK10_MASK                          (0x0008)
#define MMRF_LTEBBTX_CON5_RG_LTEBBTX_I_SWPAD_VK10_BIT                           (0x0008)

#define MMRF_LTEBBTX_CON5_RG_LTEBBTX_Q_SWDAC_VK10_LSB                           (2)
#define MMRF_LTEBBTX_CON5_RG_LTEBBTX_Q_SWDAC_VK10_WIDTH                         (1)
#define MMRF_LTEBBTX_CON5_RG_LTEBBTX_Q_SWDAC_VK10_MASK                          (0x0004)
#define MMRF_LTEBBTX_CON5_RG_LTEBBTX_Q_SWDAC_VK10_BIT                           (0x0004)

#define MMRF_LTEBBTX_CON5_RG_LTEBBTX_Q_SWLPF_VK10_LSB                           (1)
#define MMRF_LTEBBTX_CON5_RG_LTEBBTX_Q_SWLPF_VK10_WIDTH                         (1)
#define MMRF_LTEBBTX_CON5_RG_LTEBBTX_Q_SWLPF_VK10_MASK                          (0x0002)
#define MMRF_LTEBBTX_CON5_RG_LTEBBTX_Q_SWLPF_VK10_BIT                           (0x0002)

#define MMRF_LTEBBTX_CON5_RG_LTEBBTX_Q_SWPAD_VK10_LSB                           (0)
#define MMRF_LTEBBTX_CON5_RG_LTEBBTX_Q_SWPAD_VK10_WIDTH                         (1)
#define MMRF_LTEBBTX_CON5_RG_LTEBBTX_Q_SWPAD_VK10_MASK                          (0x0001)
#define MMRF_LTEBBTX_CON5_RG_LTEBBTX_Q_SWPAD_VK10_BIT                           (0x0001)

#define MMRF_LTEBBTX_CON6_RG_LTEBBTX_I_RSEL_LSB                                 (4)
#define MMRF_LTEBBTX_CON6_RG_LTEBBTX_I_RSEL_WIDTH                               (4)
#define MMRF_LTEBBTX_CON6_RG_LTEBBTX_I_RSEL_MASK                                (0x00F0)

#define MMRF_LTEBBTX_CON6_RG_LTEBBTX_Q_RSEL_LSB                                 (0)
#define MMRF_LTEBBTX_CON6_RG_LTEBBTX_Q_RSEL_WIDTH                               (4)
#define MMRF_LTEBBTX_CON6_RG_LTEBBTX_Q_RSEL_MASK                                (0x000F)

#define MMRF_LTEBBTX_CON8_RG_LTEBBTX_GAIN_LSB                                   (12)
#define MMRF_LTEBBTX_CON8_RG_LTEBBTX_GAIN_WIDTH                                 (4)
#define MMRF_LTEBBTX_CON8_RG_LTEBBTX_GAIN_MASK                                  (0xF000)

#define MMRF_LTEBBTX_CON8_RG_LTEBBTX_SEQ_RSV_LSB                                (0)
#define MMRF_LTEBBTX_CON8_RG_LTEBBTX_SEQ_RSV_WIDTH                              (12)
#define MMRF_LTEBBTX_CON8_RG_LTEBBTX_SEQ_RSV_MASK                               (0x0FFF)

#define MMRF_LTEBBTX_CON9_RG_LTEBBTX_BIAS_SELI_VK10_LSB                         (0)
#define MMRF_LTEBBTX_CON9_RG_LTEBBTX_BIAS_SELI_VK10_WIDTH                       (8)
#define MMRF_LTEBBTX_CON9_RG_LTEBBTX_BIAS_SELI_VK10_MASK                        (0x00FF)

#define MMRF_LTEBBTX_CONA_DA_LTEBBTX_I_CSEL_VK10_LSB                            (8)
#define MMRF_LTEBBTX_CONA_DA_LTEBBTX_I_CSEL_VK10_WIDTH                          (6)
#define MMRF_LTEBBTX_CONA_DA_LTEBBTX_I_CSEL_VK10_MASK                           (0x3F00)

#define MMRF_LTEBBTX_CONA_DA_LTEBBTX_Q_CSEL_VK10_LSB                            (0)
#define MMRF_LTEBBTX_CONA_DA_LTEBBTX_Q_CSEL_VK10_WIDTH                          (6)
#define MMRF_LTEBBTX_CONA_DA_LTEBBTX_Q_CSEL_VK10_MASK                           (0x003F)

#define MMRF_LTEBBTX_CONB_DA_LTEBBTX_SEQ_EN_LSB                                 (12)
#define MMRF_LTEBBTX_CONB_DA_LTEBBTX_SEQ_EN_WIDTH                               (1)
#define MMRF_LTEBBTX_CONB_DA_LTEBBTX_SEQ_EN_MASK                                (0x1000)
#define MMRF_LTEBBTX_CONB_DA_LTEBBTX_SEQ_EN_BIT                                 (0x1000)

#define MMRF_LTEBBTX_CONB_DA_LTEBBTX_SEQ_CFG_LSB                                (4)
#define MMRF_LTEBBTX_CONB_DA_LTEBBTX_SEQ_CFG_WIDTH                              (6)
#define MMRF_LTEBBTX_CONB_DA_LTEBBTX_SEQ_CFG_MASK                               (0x03F0)

#define MMRF_LTEBBTX_CONB_DA_LTEBBTX_SEQ_RSTB_LSB                               (0)
#define MMRF_LTEBBTX_CONB_DA_LTEBBTX_SEQ_RSTB_WIDTH                             (1)
#define MMRF_LTEBBTX_CONB_DA_LTEBBTX_SEQ_RSTB_MASK                              (0x0001)
#define MMRF_LTEBBTX_CONB_DA_LTEBBTX_SEQ_RSTB_BIT                               (0x0001)

#define MMRF_LTEBBTX_CONC_DA_LTEBBTX_BW_VK10_LTE_LSB                            (0)
#define MMRF_LTEBBTX_CONC_DA_LTEBBTX_BW_VK10_LTE_WIDTH                          (1)
#define MMRF_LTEBBTX_CONC_DA_LTEBBTX_BW_VK10_LTE_MASK                           (0x0001)
#define MMRF_LTEBBTX_CONC_DA_LTEBBTX_BW_VK10_LTE_BIT                            (0x0001)

#define MMRF_LTEBBTX_COND_DA_LTEBBTX_BW_VK10_3G_LSB                             (0)
#define MMRF_LTEBBTX_COND_DA_LTEBBTX_BW_VK10_3G_WIDTH                           (1)
#define MMRF_LTEBBTX_COND_DA_LTEBBTX_BW_VK10_3G_MASK                            (0x0001)
#define MMRF_LTEBBTX_COND_DA_LTEBBTX_BW_VK10_3G_BIT                             (0x0001)

#define MMRF_LTEBBTX_CONE_DA_LTEBBTX_BW_VK10_TDD_LSB                            (0)
#define MMRF_LTEBBTX_CONE_DA_LTEBBTX_BW_VK10_TDD_WIDTH                          (1)
#define MMRF_LTEBBTX_CONE_DA_LTEBBTX_BW_VK10_TDD_MASK                           (0x0001)
#define MMRF_LTEBBTX_CONE_DA_LTEBBTX_BW_VK10_TDD_BIT                            (0x0001)

#define MMRF_LTEBBTX_CONF_DA_LTEBBTX_BW_VK10_2G_LSB                             (0)
#define MMRF_LTEBBTX_CONF_DA_LTEBBTX_BW_VK10_2G_WIDTH                           (1)
#define MMRF_LTEBBTX_CONF_DA_LTEBBTX_BW_VK10_2G_MASK                            (0x0001)
#define MMRF_LTEBBTX_CONF_DA_LTEBBTX_BW_VK10_2G_BIT                             (0x0001)

#define MMRF_LTEBBTX_CON12_RG_LTEBBTX_CAL_EN_LSB                                (0)
#define MMRF_LTEBBTX_CON12_RG_LTEBBTX_CAL_EN_WIDTH                              (1)
#define MMRF_LTEBBTX_CON12_RG_LTEBBTX_CAL_EN_MASK                               (0x0001)
#define MMRF_LTEBBTX_CON12_RG_LTEBBTX_CAL_EN_BIT                                (0x0001)

#define MMRF_LTEBBTX_CON13_RG_LTEBBTX_01_15_0_LSB                               (0)
#define MMRF_LTEBBTX_CON13_RG_LTEBBTX_01_15_0_WIDTH                             (16)
#define MMRF_LTEBBTX_CON13_RG_LTEBBTX_01_15_0_MASK                              (0xFFFF)

#define MMRF_LTEBBTX_CON14_RG_LTEBBTX_01_31_16_LSB                              (0)
#define MMRF_LTEBBTX_CON14_RG_LTEBBTX_01_31_16_WIDTH                            (16)
#define MMRF_LTEBBTX_CON14_RG_LTEBBTX_01_31_16_MASK                             (0xFFFF)

#define MMRF_LTEBBTX_CON15_RGS_LTEBBTX_01_15_0_LSB                              (0)
#define MMRF_LTEBBTX_CON15_RGS_LTEBBTX_01_15_0_WIDTH                            (16)
#define MMRF_LTEBBTX_CON15_RGS_LTEBBTX_01_15_0_MASK                             (0xFFFF)

#define MMRF_LTEBBTX_CON16_RGS_LTEBBTX_01_31_16_LSB                             (0)
#define MMRF_LTEBBTX_CON16_RGS_LTEBBTX_01_31_16_WIDTH                           (16)
#define MMRF_LTEBBTX_CON16_RGS_LTEBBTX_01_31_16_MASK                            (0xFFFF)

/*=================================================================================================================================*/
//ABB Mixedsys ETDAC_CON
#define MMRF_ETDAC_CON0_RG_ETDAC_LDO15_VGEAR_VK10_LSB                           (2)
#define MMRF_ETDAC_CON0_RG_ETDAC_LDO15_VGEAR_VK10_WIDTH                         (2)
#define MMRF_ETDAC_CON0_RG_ETDAC_LDO15_VGEAR_VK10_MASK                          (0x000C)

#define MMRF_ETDAC_CON0_RG_ETDAC_REF_VGEAR_VK10_LSB                             (0)
#define MMRF_ETDAC_CON0_RG_ETDAC_REF_VGEAR_VK10_WIDTH                           (2)
#define MMRF_ETDAC_CON0_RG_ETDAC_REF_VGEAR_VK10_MASK                            (0x0003)

#define MMRF_ETDAC_CON1_RG_ETDAC_VCM_VGEAR_VK10_LSB                             (4)
#define MMRF_ETDAC_CON1_RG_ETDAC_VCM_VGEAR_VK10_WIDTH                           (3)
#define MMRF_ETDAC_CON1_RG_ETDAC_VCM_VGEAR_VK10_MASK                            (0x0070)

#define MMRF_ETDAC_CON1_RG_ETDAC_LDO10_VGEAR_VK10_LSB                           (0)
#define MMRF_ETDAC_CON1_RG_ETDAC_LDO10_VGEAR_VK10_WIDTH                         (3)
#define MMRF_ETDAC_CON1_RG_ETDAC_LDO10_VGEAR_VK10_MASK                          (0x0007)

#define MMRF_ETDAC_CON3_RG_ETDAC_CLK_SEL_VK10_LSB                               (0)
#define MMRF_ETDAC_CON3_RG_ETDAC_CLK_SEL_VK10_WIDTH                             (1)
#define MMRF_ETDAC_CON3_RG_ETDAC_CLK_SEL_VK10_MASK                              (0x0001)
#define MMRF_ETDAC_CON3_RG_ETDAC_CLK_SEL_VK10_BIT                               (0x0001)

#define MMRF_ETDAC_CON4_RG_ETDAC_SPARE_VK10_LSB                                 (0)
#define MMRF_ETDAC_CON4_RG_ETDAC_SPARE_VK10_WIDTH                               (4)
#define MMRF_ETDAC_CON4_RG_ETDAC_SPARE_VK10_MASK                                (0x000F)

#define MMRF_ETDAC_CON5_RG_ETDAC_SWDAC_VK10_LSB                                 (5)
#define MMRF_ETDAC_CON5_RG_ETDAC_SWDAC_VK10_WIDTH                               (1)
#define MMRF_ETDAC_CON5_RG_ETDAC_SWDAC_VK10_MASK                                (0x0020)
#define MMRF_ETDAC_CON5_RG_ETDAC_SWDAC_VK10_BIT                                 (0x0020)

#define MMRF_ETDAC_CON5_RG_ETDAC_SWLPF_VK10_LSB                                 (4)
#define MMRF_ETDAC_CON5_RG_ETDAC_SWLPF_VK10_WIDTH                               (1)
#define MMRF_ETDAC_CON5_RG_ETDAC_SWLPF_VK10_MASK                                (0x0010)
#define MMRF_ETDAC_CON5_RG_ETDAC_SWLPF_VK10_BIT                                 (0x0010)

#define MMRF_ETDAC_CON5_RG_ETDAC_SWPAD_VK10_LSB                                 (3)
#define MMRF_ETDAC_CON5_RG_ETDAC_SWPAD_VK10_WIDTH                               (1)
#define MMRF_ETDAC_CON5_RG_ETDAC_SWPAD_VK10_MASK                                (0x0008)
#define MMRF_ETDAC_CON5_RG_ETDAC_SWPAD_VK10_BIT                                 (0x0008)

#define MMRF_ETDAC_CON6_RG_ETDAC_RSEL_LSB                                       (0)
#define MMRF_ETDAC_CON6_RG_ETDAC_RSEL_WIDTH                                     (4)
#define MMRF_ETDAC_CON6_RG_ETDAC_RSEL_MASK                                      (0x000F)

#define MMRF_ETDAC_CON8_RG_ETDAC_GAIN_LSB                                       (12)
#define MMRF_ETDAC_CON8_RG_ETDAC_GAIN_WIDTH                                     (4)
#define MMRF_ETDAC_CON8_RG_ETDAC_GAIN_MASK                                      (0xF000)

#define MMRF_ETDAC_CON8_RG_ETDAC_SEQ_RSV_LSB                                    (0)
#define MMRF_ETDAC_CON8_RG_ETDAC_SEQ_RSV_WIDTH                                  (12)
#define MMRF_ETDAC_CON8_RG_ETDAC_SEQ_RSV_MASK                                   (0x0FFF)

#define MMRF_ETDAC_CON9_RG_ETDAC_BIAS_SELI_VK10_LSB                             (0)
#define MMRF_ETDAC_CON9_RG_ETDAC_BIAS_SELI_VK10_WIDTH                           (8)
#define MMRF_ETDAC_CON9_RG_ETDAC_BIAS_SELI_VK10_MASK                            (0x00FF)

#define MMRF_ETDAC_CONA_DA_ETDAC_CSEL_VK10_LSB                                  (0)
#define MMRF_ETDAC_CONA_DA_ETDAC_CSEL_VK10_WIDTH                                (6)
#define MMRF_ETDAC_CONA_DA_ETDAC_CSEL_VK10_MASK                                 (0x003F)

#define MMRF_ETDAC_CONB_DA_ETDAC_SEQ_EN_LSB                                     (12)
#define MMRF_ETDAC_CONB_DA_ETDAC_SEQ_EN_WIDTH                                   (1)
#define MMRF_ETDAC_CONB_DA_ETDAC_SEQ_EN_MASK                                    (0x1000)
#define MMRF_ETDAC_CONB_DA_ETDAC_SEQ_EN_BIT                                     (0x1000)

#define MMRF_ETDAC_CONB_DA_ETDAC_SEQ_CFG_LSB                                    (4)
#define MMRF_ETDAC_CONB_DA_ETDAC_SEQ_CFG_WIDTH                                  (6)
#define MMRF_ETDAC_CONB_DA_ETDAC_SEQ_CFG_MASK                                   (0x03F0)

#define MMRF_ETDAC_CONB_DA_ETDAC_SEQ_RSTB_LSB                                   (0)
#define MMRF_ETDAC_CONB_DA_ETDAC_SEQ_RSTB_WIDTH                                 (1)
#define MMRF_ETDAC_CONB_DA_ETDAC_SEQ_RSTB_MASK                                  (0x0001)
#define MMRF_ETDAC_CONB_DA_ETDAC_SEQ_RSTB_BIT                                   (0x0001)

#define MMRF_ETDAC_CONE_DA_ETDAC_BW_VK10_LTE_LSB                                (0)
#define MMRF_ETDAC_CONE_DA_ETDAC_BW_VK10_LTE_WIDTH                              (1)
#define MMRF_ETDAC_CONE_DA_ETDAC_BW_VK10_LTE_MASK                               (0x0001)
#define MMRF_ETDAC_CONE_DA_ETDAC_BW_VK10_LTE_BIT                                (0x0001)

#define MMRF_ETDAC_CONF_DA_ETDAC_BW_VK10_3G_LSB                                 (1)
#define MMRF_ETDAC_CONF_DA_ETDAC_BW_VK10_3G_WIDTH                               (1)
#define MMRF_ETDAC_CONF_DA_ETDAC_BW_VK10_3G_MASK                                (0x0002)
#define MMRF_ETDAC_CONF_DA_ETDAC_BW_VK10_3G_BIT                                 (0x0002)

#define MMRF_ETDAC_CONF_DA_ETDAC_BW_VK10_TDD_LSB                                (0)
#define MMRF_ETDAC_CONF_DA_ETDAC_BW_VK10_TDD_WIDTH                              (1)
#define MMRF_ETDAC_CONF_DA_ETDAC_BW_VK10_TDD_MASK                               (0x0001)
#define MMRF_ETDAC_CONF_DA_ETDAC_BW_VK10_TDD_BIT                                (0x0001)

#define MMRF_ETDAC_CON10_RG_ETDAC_CAL_EN_LSB                                    (0)
#define MMRF_ETDAC_CON10_RG_ETDAC_CAL_EN_WIDTH                                  (1)
#define MMRF_ETDAC_CON10_RG_ETDAC_CAL_EN_MASK                                   (0x0001)
#define MMRF_ETDAC_CON10_RG_ETDAC_CAL_EN_BIT                                    (0x0001)

#define MMRF_ETDAC_CON11_RG_ETDAC_01_LSB                                        (0)
#define MMRF_ETDAC_CON11_RG_ETDAC_01_WIDTH                                      (16)
#define MMRF_ETDAC_CON11_RG_ETDAC_01_MASK                                       (0xFFFF)

#define MMRF_ETDAC_CON13_RGS_ETDAC_01_LSB                                       (0)
#define MMRF_ETDAC_CON13_RGS_ETDAC_01_WIDTH                                     (16)
#define MMRF_ETDAC_CON13_RGS_ETDAC_01_MASK                                      (0xFFFF)

/*=================================================================================================================================*/
//ABB Mixedsys RSV_CON
#define MMRF_RSV_CON0_mixed_rsv0_LSB                                            (0)
#define MMRF_RSV_CON0_mixed_rsv0_WIDTH                                          (16)
#define MMRF_RSV_CON0_mixed_rsv0_MASK                                           (0xFFFF)

#define MMRF_RSV_CON1_mixed_rsv1_LSB                                            (0)
#define MMRF_RSV_CON1_mixed_rsv1_WIDTH                                          (16)
#define MMRF_RSV_CON1_mixed_rsv1_MASK                                           (0xFFFF)

#define MMRF_RSV_CON2_mixed_rsv2_LSB                                            (0)
#define MMRF_RSV_CON2_mixed_rsv2_WIDTH                                          (16)
#define MMRF_RSV_CON2_mixed_rsv2_MASK                                           (0xFFFF)

#define MMRF_RSV_CON3_mixed_rsv3_LSB                                            (0)
#define MMRF_RSV_CON3_mixed_rsv3_WIDTH                                          (16)
#define MMRF_RSV_CON3_mixed_rsv3_MASK                                           (0xFFFF)

#define MMRF_RSV_CON4_mixed_rsv4_LSB                                            (0)
#define MMRF_RSV_CON4_mixed_rsv4_WIDTH                                          (16)
#define MMRF_RSV_CON4_mixed_rsv4_MASK                                           (0xFFFF)

#define MMRF_RSV_CON5_mixed_rsv5_LSB                                            (0)
#define MMRF_RSV_CON5_mixed_rsv5_WIDTH                                          (16)
#define MMRF_RSV_CON5_mixed_rsv5_MASK                                           (0xFFFF)

#define MMRF_RSV_CON6_mixed_rsv6_LSB                                            (0)
#define MMRF_RSV_CON6_mixed_rsv6_WIDTH                                          (16)
#define MMRF_RSV_CON6_mixed_rsv6_MASK                                           (0xFFFF)

#define MMRF_RSV_CON7_mixed_rsv7_LSB                                            (0)
#define MMRF_RSV_CON7_mixed_rsv7_WIDTH                                          (16)
#define MMRF_RSV_CON7_mixed_rsv7_MASK                                           (0xFFFF)

#define MMRF_RSV_CON8_mixed_rsv8_LSB                                            (0)
#define MMRF_RSV_CON8_mixed_rsv8_WIDTH                                          (16)
#define MMRF_RSV_CON8_mixed_rsv8_MASK                                           (0xFFFF)

#define MMRF_RSV_CON9_mixed_rsv9_LSB                                            (0)
#define MMRF_RSV_CON9_mixed_rsv9_WIDTH                                          (16)
#define MMRF_RSV_CON9_mixed_rsv9_MASK                                           (0xFFFF)

#define MMRF_RSV_CONA_mixed_rsva_LSB                                            (0)
#define MMRF_RSV_CONA_mixed_rsva_WIDTH                                          (16)
#define MMRF_RSV_CONA_mixed_rsva_MASK                                           (0xFFFF)

#define MMRF_RSV_CONB_mixed_rsvb_LSB                                            (0)
#define MMRF_RSV_CONB_mixed_rsvb_WIDTH                                          (16)
#define MMRF_RSV_CONB_mixed_rsvb_MASK                                           (0xFFFF)

/*=================================================================================================================================*/
//ABB Mixedsys RSV2_CON
#define MMRF_RSV2_CON0_mixed_rsv20_LSB                                          (0)
#define MMRF_RSV2_CON0_mixed_rsv20_WIDTH                                        (16)
#define MMRF_RSV2_CON0_mixed_rsv20_MASK                                         (0xFFFF)

#define MMRF_RSV2_CON1_mixed_rsv21_LSB                                          (0)
#define MMRF_RSV2_CON1_mixed_rsv21_WIDTH                                        (16)
#define MMRF_RSV2_CON1_mixed_rsv21_MASK                                         (0xFFFF)

#define MMRF_RSV2_CON2_mixed_rsv22_LSB                                          (0)
#define MMRF_RSV2_CON2_mixed_rsv22_WIDTH                                        (16)
#define MMRF_RSV2_CON2_mixed_rsv22_MASK                                         (0xFFFF)

#define MMRF_RSV2_CON3_mixed_rsv23_LSB                                          (0)
#define MMRF_RSV2_CON3_mixed_rsv23_WIDTH                                        (16)
#define MMRF_RSV2_CON3_mixed_rsv23_MASK                                         (0xFFFF)

#define MMRF_RSV2_CON4_mixed_rsv24_LSB                                          (0)
#define MMRF_RSV2_CON4_mixed_rsv24_WIDTH                                        (16)
#define MMRF_RSV2_CON4_mixed_rsv24_MASK                                         (0xFFFF)

#define MMRF_RSV2_CON5_mixed_rsv25_LSB                                          (0)
#define MMRF_RSV2_CON5_mixed_rsv25_WIDTH                                        (16)
#define MMRF_RSV2_CON5_mixed_rsv25_MASK                                         (0xFFFF)

#define MMRF_RSV2_CON6_mixed_rsv26_LSB                                          (0)
#define MMRF_RSV2_CON6_mixed_rsv26_WIDTH                                        (16)
#define MMRF_RSV2_CON6_mixed_rsv26_MASK                                         (0xFFFF)

#define MMRF_RSV2_CON7_mixed_rsv27_LSB                                          (0)
#define MMRF_RSV2_CON7_mixed_rsv27_WIDTH                                        (16)
#define MMRF_RSV2_CON7_mixed_rsv27_MASK                                         (0xFFFF)

#define MMRF_RSV2_CON8_mixed_rsv28_LSB                                          (0)
#define MMRF_RSV2_CON8_mixed_rsv28_WIDTH                                        (16)
#define MMRF_RSV2_CON8_mixed_rsv28_MASK                                         (0xFFFF)

#define MMRF_RSV2_CON9_mixed_rsv29_LSB                                          (0)
#define MMRF_RSV2_CON9_mixed_rsv29_WIDTH                                        (16)
#define MMRF_RSV2_CON9_mixed_rsv29_MASK                                         (0xFFFF)

#define MMRF_RSV2_CONA_mixed_rsv2a_LSB                                          (0)
#define MMRF_RSV2_CONA_mixed_rsv2a_WIDTH                                        (16)
#define MMRF_RSV2_CONA_mixed_rsv2a_MASK                                         (0xFFFF)

#define MMRF_RSV2_CONB_mixed_rsv2b_LSB                                          (0)
#define MMRF_RSV2_CONB_mixed_rsv2b_WIDTH                                        (16)
#define MMRF_RSV2_CONB_mixed_rsv2b_MASK                                         (0xFFFF)

#define MMRF_RSV2_CONC_mixed_rsv2c_LSB                                          (0)
#define MMRF_RSV2_CONC_mixed_rsv2c_WIDTH                                        (16)
#define MMRF_RSV2_CONC_mixed_rsv2c_MASK                                         (0xFFFF)

#define MMRF_RSV2_COND_mixed_rsv2d_LSB                                          (0)
#define MMRF_RSV2_COND_mixed_rsv2d_WIDTH                                        (16)
#define MMRF_RSV2_COND_mixed_rsv2d_MASK                                         (0xFFFF)

#define MMRF_RSV2_CONE_mixed_rsv2e_LSB                                          (0)
#define MMRF_RSV2_CONE_mixed_rsv2e_WIDTH                                        (16)
#define MMRF_RSV2_CONE_mixed_rsv2e_MASK                                         (0xFFFF)

#define MMRF_RSV2_CONF_mixed_rsv2f_LSB                                          (0)
#define MMRF_RSV2_CONF_mixed_rsv2f_WIDTH                                        (16)
#define MMRF_RSV2_CONF_mixed_rsv2f_MASK                                         (0xFFFF)

/*=================================================================================================================================*/
//ABB Mixedsys DBG_CON
#define MMRF_DBG_CON0_abist_mon0_sel_LSB                                        (8)
#define MMRF_DBG_CON0_abist_mon0_sel_WIDTH                                      (8)
#define MMRF_DBG_CON0_abist_mon0_sel_MASK                                       (0xFF00)

#define MMRF_DBG_CON0_abist_mon1_sel_LSB                                        (0)
#define MMRF_DBG_CON0_abist_mon1_sel_WIDTH                                      (8)
#define MMRF_DBG_CON0_abist_mon1_sel_MASK                                       (0x00FF)

#define MMRF_DBG_CON1_abist_mon2_sel_LSB                                        (8)
#define MMRF_DBG_CON1_abist_mon2_sel_WIDTH                                      (8)
#define MMRF_DBG_CON1_abist_mon2_sel_MASK                                       (0xFF00)

#define MMRF_DBG_CON1_abist_mon3_sel_LSB                                        (0)
#define MMRF_DBG_CON1_abist_mon3_sel_WIDTH                                      (8)
#define MMRF_DBG_CON1_abist_mon3_sel_MASK                                       (0x00FF)

#define MMRF_DBG_CON2_abist_mon4_sel_LSB                                        (0)
#define MMRF_DBG_CON2_abist_mon4_sel_WIDTH                                      (8)
#define MMRF_DBG_CON2_abist_mon4_sel_MASK                                       (0x00FF)

#define MMRF_DBG_CON3_abist_mon0_LSB                                            (0)
#define MMRF_DBG_CON3_abist_mon0_WIDTH                                          (16)
#define MMRF_DBG_CON3_abist_mon0_MASK                                           (0xFFFF)

#define MMRF_DBG_CON4_abist_mon1_LSB                                            (0)
#define MMRF_DBG_CON4_abist_mon1_WIDTH                                          (16)
#define MMRF_DBG_CON4_abist_mon1_MASK                                           (0xFFFF)

#define MMRF_DBG_CON5_abist_mon2_LSB                                            (0)
#define MMRF_DBG_CON5_abist_mon2_WIDTH                                          (16)
#define MMRF_DBG_CON5_abist_mon2_MASK                                           (0xFFFF)

#define MMRF_DBG_CON6_abist_mon3_LSB                                            (0)
#define MMRF_DBG_CON6_abist_mon3_WIDTH                                          (16)
#define MMRF_DBG_CON6_abist_mon3_MASK                                           (0xFFFF)

#define MMRF_DBG_CON7_abist_mon4_LSB                                            (0)
#define MMRF_DBG_CON7_abist_mon4_WIDTH                                          (16)
#define MMRF_DBG_CON7_abist_mon4_MASK                                           (0xFFFF)

#define MMRF_DBG_CON8_a_func_den_15_0_LSB                                       (0)
#define MMRF_DBG_CON8_a_func_den_15_0_WIDTH                                     (16)
#define MMRF_DBG_CON8_a_func_den_15_0_MASK                                      (0xFFFF)

#define MMRF_DBG_CON9_a_func_den_31_16_LSB                                      (0)
#define MMRF_DBG_CON9_a_func_den_31_16_WIDTH                                    (16)
#define MMRF_DBG_CON9_a_func_den_31_16_MASK                                     (0xFFFF)

#define MMRF_DBG_CONA_a_func_den_47_32_LSB                                      (0)
#define MMRF_DBG_CONA_a_func_den_47_32_WIDTH                                    (16)
#define MMRF_DBG_CONA_a_func_den_47_32_MASK                                     (0xFFFF)

#define MMRF_DBG_CONB_a_func_den_63_48_LSB                                      (0)
#define MMRF_DBG_CONB_a_func_den_63_48_WIDTH                                    (16)
#define MMRF_DBG_CONB_a_func_den_63_48_MASK                                     (0xFFFF)

#define MMRF_DBG_CONC_a_func_den_79_64_LSB                                      (0)
#define MMRF_DBG_CONC_a_func_den_79_64_WIDTH                                    (16)
#define MMRF_DBG_CONC_a_func_den_79_64_MASK                                     (0xFFFF)

#define MMRF_DBG_COND_a_func_din_15_0_LSB                                       (0)
#define MMRF_DBG_COND_a_func_din_15_0_WIDTH                                     (16)
#define MMRF_DBG_COND_a_func_din_15_0_MASK                                      (0xFFFF)

#define MMRF_DBG_CONE_a_func_din_31_16_LSB                                      (0)
#define MMRF_DBG_CONE_a_func_din_31_16_WIDTH                                    (16)
#define MMRF_DBG_CONE_a_func_din_31_16_MASK                                     (0xFFFF)

#define MMRF_DBG_CONF_a_func_din_47_32_LSB                                      (0)
#define MMRF_DBG_CONF_a_func_din_47_32_WIDTH                                    (16)
#define MMRF_DBG_CONF_a_func_din_47_32_MASK                                     (0xFFFF)

#define MMRF_DBG_CON10_a_func_din_63_48_LSB                                     (0)
#define MMRF_DBG_CON10_a_func_din_63_48_WIDTH                                   (16)
#define MMRF_DBG_CON10_a_func_din_63_48_MASK                                    (0xFFFF)

#define MMRF_DBG_CON11_a_func_din_79_64_LSB                                     (0)
#define MMRF_DBG_CON11_a_func_din_79_64_WIDTH                                   (16)
#define MMRF_DBG_CON11_a_func_din_79_64_MASK                                    (0xFFFF)

/*=================================================================================================================================*/
#define MMRF_L_RXDFE_FC_CON_P0_L_ANT_SWAP_LSB                                   (31)
#define MMRF_L_RXDFE_FC_CON_P0_L_ANT_SWAP_WIDTH                                 (1)
#define MMRF_L_RXDFE_FC_CON_P0_L_ANT_SWAP_MASK                                  (0x80000000)
#define MMRF_L_RXDFE_FC_CON_P0_L_ANT_SWAP_BIT                                   (0x80000000)

#define MMRF_L_RXDFE_FC_CON_P0_L_FPGA_EQUIP_SEL_P0_A1_LSB                       (11)
#define MMRF_L_RXDFE_FC_CON_P0_L_FPGA_EQUIP_SEL_P0_A1_WIDTH                     (1)
#define MMRF_L_RXDFE_FC_CON_P0_L_FPGA_EQUIP_SEL_P0_A1_MASK                      (0x00000800)
#define MMRF_L_RXDFE_FC_CON_P0_L_FPGA_EQUIP_SEL_P0_A1_BIT                       (0x00000800)

#define MMRF_L_RXDFE_FC_CON_P0_L_IQ_SWAP_P0_A1_LSB                              (10)
#define MMRF_L_RXDFE_FC_CON_P0_L_IQ_SWAP_P0_A1_WIDTH                            (1)
#define MMRF_L_RXDFE_FC_CON_P0_L_IQ_SWAP_P0_A1_MASK                             (0x00000400)
#define MMRF_L_RXDFE_FC_CON_P0_L_IQ_SWAP_P0_A1_BIT                              (0x00000400)

#define MMRF_L_RXDFE_FC_CON_P0_L_Q_INV_P0_A1_LSB                                (9)
#define MMRF_L_RXDFE_FC_CON_P0_L_Q_INV_P0_A1_WIDTH                              (1)
#define MMRF_L_RXDFE_FC_CON_P0_L_Q_INV_P0_A1_MASK                               (0x00000200)
#define MMRF_L_RXDFE_FC_CON_P0_L_Q_INV_P0_A1_BIT                                (0x00000200)

#define MMRF_L_RXDFE_FC_CON_P0_L_I_INV_P0_A1_LSB                                (8)
#define MMRF_L_RXDFE_FC_CON_P0_L_I_INV_P0_A1_WIDTH                              (1)
#define MMRF_L_RXDFE_FC_CON_P0_L_I_INV_P0_A1_MASK                               (0x00000100)
#define MMRF_L_RXDFE_FC_CON_P0_L_I_INV_P0_A1_BIT                                (0x00000100)

#define MMRF_L_RXDFE_FC_CON_P0_L_FPGA_EQUIP_SEL_P0_A0_LSB                       (3)
#define MMRF_L_RXDFE_FC_CON_P0_L_FPGA_EQUIP_SEL_P0_A0_WIDTH                     (1)
#define MMRF_L_RXDFE_FC_CON_P0_L_FPGA_EQUIP_SEL_P0_A0_MASK                      (0x00000008)
#define MMRF_L_RXDFE_FC_CON_P0_L_FPGA_EQUIP_SEL_P0_A0_BIT                       (0x00000008)

#define MMRF_L_RXDFE_FC_CON_P0_L_IQ_SWAP_P0_A0_LSB                              (2)
#define MMRF_L_RXDFE_FC_CON_P0_L_IQ_SWAP_P0_A0_WIDTH                            (1)
#define MMRF_L_RXDFE_FC_CON_P0_L_IQ_SWAP_P0_A0_MASK                             (0x00000004)
#define MMRF_L_RXDFE_FC_CON_P0_L_IQ_SWAP_P0_A0_BIT                              (0x00000004)

#define MMRF_L_RXDFE_FC_CON_P0_L_Q_INV_P0_A0_LSB                                (1)
#define MMRF_L_RXDFE_FC_CON_P0_L_Q_INV_P0_A0_WIDTH                              (1)
#define MMRF_L_RXDFE_FC_CON_P0_L_Q_INV_P0_A0_MASK                               (0x00000002)
#define MMRF_L_RXDFE_FC_CON_P0_L_Q_INV_P0_A0_BIT                                (0x00000002)

#define MMRF_L_RXDFE_FC_CON_P0_L_I_INV_P0_A0_LSB                                (0)
#define MMRF_L_RXDFE_FC_CON_P0_L_I_INV_P0_A0_WIDTH                              (1)
#define MMRF_L_RXDFE_FC_CON_P0_L_I_INV_P0_A0_MASK                               (0x00000001)
#define MMRF_L_RXDFE_FC_CON_P0_L_I_INV_P0_A0_BIT                                (0x00000001)

#define MMRF_L_RXDFE_FC_CON_P1_L_FPGA_EQUIP_SEL_P1_A1_LSB                       (11)
#define MMRF_L_RXDFE_FC_CON_P1_L_FPGA_EQUIP_SEL_P1_A1_WIDTH                     (1)
#define MMRF_L_RXDFE_FC_CON_P1_L_FPGA_EQUIP_SEL_P1_A1_MASK                      (0x00000800)
#define MMRF_L_RXDFE_FC_CON_P1_L_FPGA_EQUIP_SEL_P1_A1_BIT                       (0x00000800)

#define MMRF_L_RXDFE_FC_CON_P1_L_IQ_SWAP_P1_A1_LSB                              (10)
#define MMRF_L_RXDFE_FC_CON_P1_L_IQ_SWAP_P1_A1_WIDTH                            (1)
#define MMRF_L_RXDFE_FC_CON_P1_L_IQ_SWAP_P1_A1_MASK                             (0x00000400)
#define MMRF_L_RXDFE_FC_CON_P1_L_IQ_SWAP_P1_A1_BIT                              (0x00000400)

#define MMRF_L_RXDFE_FC_CON_P1_L_Q_INV_P1_A1_LSB                                (9)
#define MMRF_L_RXDFE_FC_CON_P1_L_Q_INV_P1_A1_WIDTH                              (1)
#define MMRF_L_RXDFE_FC_CON_P1_L_Q_INV_P1_A1_MASK                               (0x00000200)
#define MMRF_L_RXDFE_FC_CON_P1_L_Q_INV_P1_A1_BIT                                (0x00000200)

#define MMRF_L_RXDFE_FC_CON_P1_L_I_INV_P1_A1_LSB                                (8)
#define MMRF_L_RXDFE_FC_CON_P1_L_I_INV_P1_A1_WIDTH                              (1)
#define MMRF_L_RXDFE_FC_CON_P1_L_I_INV_P1_A1_MASK                               (0x00000100)
#define MMRF_L_RXDFE_FC_CON_P1_L_I_INV_P1_A1_BIT                                (0x00000100)

#define MMRF_L_RXDFE_FC_CON_P1_L_FPGA_EQUIP_SEL_P1_A0_LSB                       (3)
#define MMRF_L_RXDFE_FC_CON_P1_L_FPGA_EQUIP_SEL_P1_A0_WIDTH                     (1)
#define MMRF_L_RXDFE_FC_CON_P1_L_FPGA_EQUIP_SEL_P1_A0_MASK                      (0x00000008)
#define MMRF_L_RXDFE_FC_CON_P1_L_FPGA_EQUIP_SEL_P1_A0_BIT                       (0x00000008)

#define MMRF_L_RXDFE_FC_CON_P1_L_IQ_SWAP_P1_A0_LSB                              (2)
#define MMRF_L_RXDFE_FC_CON_P1_L_IQ_SWAP_P1_A0_WIDTH                            (1)
#define MMRF_L_RXDFE_FC_CON_P1_L_IQ_SWAP_P1_A0_MASK                             (0x00000004)
#define MMRF_L_RXDFE_FC_CON_P1_L_IQ_SWAP_P1_A0_BIT                              (0x00000004)

#define MMRF_L_RXDFE_FC_CON_P1_L_Q_INV_P1_A0_LSB                                (1)
#define MMRF_L_RXDFE_FC_CON_P1_L_Q_INV_P1_A0_WIDTH                              (1)
#define MMRF_L_RXDFE_FC_CON_P1_L_Q_INV_P1_A0_MASK                               (0x00000002)
#define MMRF_L_RXDFE_FC_CON_P1_L_Q_INV_P1_A0_BIT                                (0x00000002)

#define MMRF_L_RXDFE_FC_CON_P1_L_I_INV_P1_A0_LSB                                (0)
#define MMRF_L_RXDFE_FC_CON_P1_L_I_INV_P1_A0_WIDTH                              (1)
#define MMRF_L_RXDFE_FC_CON_P1_L_I_INV_P1_A0_MASK                               (0x00000001)
#define MMRF_L_RXDFE_FC_CON_P1_L_I_INV_P1_A0_BIT                                (0x00000001)


#define MMRF_T_RXDFE_FC_CON_P0_T_ANT_SWAP_LSB                                   (31)
#define MMRF_T_RXDFE_FC_CON_P0_T_ANT_SWAP_WIDTH                                 (1)
#define MMRF_T_RXDFE_FC_CON_P0_T_ANT_SWAP_MASK                                  (0x80000000)
#define MMRF_T_RXDFE_FC_CON_P0_T_ANT_SWAP_BIT                                   (0x80000000)

#define MMRF_T_RXDFE_FC_CON_P0_T_FPGA_EQUIP_SEL_P0_A1_LSB                       (11)
#define MMRF_T_RXDFE_FC_CON_P0_T_FPGA_EQUIP_SEL_P0_A1_WIDTH                     (1)
#define MMRF_T_RXDFE_FC_CON_P0_T_FPGA_EQUIP_SEL_P0_A1_MASK                      (0x00000800)
#define MMRF_T_RXDFE_FC_CON_P0_T_FPGA_EQUIP_SEL_P0_A1_BIT                       (0x00000800)

#define MMRF_T_RXDFE_FC_CON_P0_T_IQ_SWAP_P0_A1_LSB                              (10)
#define MMRF_T_RXDFE_FC_CON_P0_T_IQ_SWAP_P0_A1_WIDTH                            (1)
#define MMRF_T_RXDFE_FC_CON_P0_T_IQ_SWAP_P0_A1_MASK                             (0x00000400)
#define MMRF_T_RXDFE_FC_CON_P0_T_IQ_SWAP_P0_A1_BIT                              (0x00000400)

#define MMRF_T_RXDFE_FC_CON_P0_T_Q_INV_P0_A1_LSB                                (9)
#define MMRF_T_RXDFE_FC_CON_P0_T_Q_INV_P0_A1_WIDTH                              (1)
#define MMRF_T_RXDFE_FC_CON_P0_T_Q_INV_P0_A1_MASK                               (0x00000200)
#define MMRF_T_RXDFE_FC_CON_P0_T_Q_INV_P0_A1_BIT                                (0x00000200)

#define MMRF_T_RXDFE_FC_CON_P0_T_I_INV_P0_A1_LSB                                (8)
#define MMRF_T_RXDFE_FC_CON_P0_T_I_INV_P0_A1_WIDTH                              (1)
#define MMRF_T_RXDFE_FC_CON_P0_T_I_INV_P0_A1_MASK                               (0x00000100)
#define MMRF_T_RXDFE_FC_CON_P0_T_I_INV_P0_A1_BIT                                (0x00000100)

#define MMRF_T_RXDFE_FC_CON_P0_T_FPGA_EQUIP_SEL_P0_A0_LSB                       (3)
#define MMRF_T_RXDFE_FC_CON_P0_T_FPGA_EQUIP_SEL_P0_A0_WIDTH                     (1)
#define MMRF_T_RXDFE_FC_CON_P0_T_FPGA_EQUIP_SEL_P0_A0_MASK                      (0x00000008)
#define MMRF_T_RXDFE_FC_CON_P0_T_FPGA_EQUIP_SEL_P0_A0_BIT                       (0x00000008)

#define MMRF_T_RXDFE_FC_CON_P0_T_IQ_SWAP_P0_A0_LSB                              (2)
#define MMRF_T_RXDFE_FC_CON_P0_T_IQ_SWAP_P0_A0_WIDTH                            (1)
#define MMRF_T_RXDFE_FC_CON_P0_T_IQ_SWAP_P0_A0_MASK                             (0x00000004)
#define MMRF_T_RXDFE_FC_CON_P0_T_IQ_SWAP_P0_A0_BIT                              (0x00000004)

#define MMRF_T_RXDFE_FC_CON_P0_T_Q_INV_P0_A0_LSB                                (1)
#define MMRF_T_RXDFE_FC_CON_P0_T_Q_INV_P0_A0_WIDTH                              (1)
#define MMRF_T_RXDFE_FC_CON_P0_T_Q_INV_P0_A0_MASK                               (0x00000002)
#define MMRF_T_RXDFE_FC_CON_P0_T_Q_INV_P0_A0_BIT                                (0x00000002)

#define MMRF_T_RXDFE_FC_CON_P0_T_I_INV_P0_A0_LSB                                (0)
#define MMRF_T_RXDFE_FC_CON_P0_T_I_INV_P0_A0_WIDTH                              (1)
#define MMRF_T_RXDFE_FC_CON_P0_T_I_INV_P0_A0_MASK                               (0x00000001)
#define MMRF_T_RXDFE_FC_CON_P0_T_I_INV_P0_A0_BIT                                (0x00000001)

#define MMRF_T_RXDFE_FC_CON_P1_T_FPGA_EQUIP_SEL_P1_A1_LSB                       (11)
#define MMRF_T_RXDFE_FC_CON_P1_T_FPGA_EQUIP_SEL_P1_A1_WIDTH                     (1)
#define MMRF_T_RXDFE_FC_CON_P1_T_FPGA_EQUIP_SEL_P1_A1_MASK                      (0x00000800)
#define MMRF_T_RXDFE_FC_CON_P1_T_FPGA_EQUIP_SEL_P1_A1_BIT                       (0x00000800)

#define MMRF_T_RXDFE_FC_CON_P1_T_IQ_SWAP_P1_A1_LSB                              (10)
#define MMRF_T_RXDFE_FC_CON_P1_T_IQ_SWAP_P1_A1_WIDTH                            (1)
#define MMRF_T_RXDFE_FC_CON_P1_T_IQ_SWAP_P1_A1_MASK                             (0x00000400)
#define MMRF_T_RXDFE_FC_CON_P1_T_IQ_SWAP_P1_A1_BIT                              (0x00000400)

#define MMRF_T_RXDFE_FC_CON_P1_T_Q_INV_P1_A1_LSB                                (9)
#define MMRF_T_RXDFE_FC_CON_P1_T_Q_INV_P1_A1_WIDTH                              (1)
#define MMRF_T_RXDFE_FC_CON_P1_T_Q_INV_P1_A1_MASK                               (0x00000200)
#define MMRF_T_RXDFE_FC_CON_P1_T_Q_INV_P1_A1_BIT                                (0x00000200)

#define MMRF_T_RXDFE_FC_CON_P1_T_I_INV_P1_A1_LSB                                (8)
#define MMRF_T_RXDFE_FC_CON_P1_T_I_INV_P1_A1_WIDTH                              (1)
#define MMRF_T_RXDFE_FC_CON_P1_T_I_INV_P1_A1_MASK                               (0x00000100)
#define MMRF_T_RXDFE_FC_CON_P1_T_I_INV_P1_A1_BIT                                (0x00000100)

#define MMRF_T_RXDFE_FC_CON_P1_T_FPGA_EQUIP_SEL_P1_A0_LSB                       (3)
#define MMRF_T_RXDFE_FC_CON_P1_T_FPGA_EQUIP_SEL_P1_A0_WIDTH                     (1)
#define MMRF_T_RXDFE_FC_CON_P1_T_FPGA_EQUIP_SEL_P1_A0_MASK                      (0x00000008)
#define MMRF_T_RXDFE_FC_CON_P1_T_FPGA_EQUIP_SEL_P1_A0_BIT                       (0x00000008)

#define MMRF_T_RXDFE_FC_CON_P1_T_IQ_SWAP_P1_A0_LSB                              (2)
#define MMRF_T_RXDFE_FC_CON_P1_T_IQ_SWAP_P1_A0_WIDTH                            (1)
#define MMRF_T_RXDFE_FC_CON_P1_T_IQ_SWAP_P1_A0_MASK                             (0x00000004)
#define MMRF_T_RXDFE_FC_CON_P1_T_IQ_SWAP_P1_A0_BIT                              (0x00000004)

#define MMRF_T_RXDFE_FC_CON_P1_T_Q_INV_P1_A0_LSB                                (1)
#define MMRF_T_RXDFE_FC_CON_P1_T_Q_INV_P1_A0_WIDTH                              (1)
#define MMRF_T_RXDFE_FC_CON_P1_T_Q_INV_P1_A0_MASK                               (0x00000002)
#define MMRF_T_RXDFE_FC_CON_P1_T_Q_INV_P1_A0_BIT                                (0x00000002)

#define MMRF_T_RXDFE_FC_CON_P1_T_I_INV_P1_A0_LSB                                (0)
#define MMRF_T_RXDFE_FC_CON_P1_T_I_INV_P1_A0_WIDTH                              (1)
#define MMRF_T_RXDFE_FC_CON_P1_T_I_INV_P1_A0_MASK                               (0x00000001)
#define MMRF_T_RXDFE_FC_CON_P1_T_I_INV_P1_A0_BIT                                (0x00000001)


#define MMRF_W_RXDFE_FC_CON_P0_W_ANT_SWAP_LSB                                   (31)
#define MMRF_W_RXDFE_FC_CON_P0_W_ANT_SWAP_WIDTH                                 (1)
#define MMRF_W_RXDFE_FC_CON_P0_W_ANT_SWAP_MASK                                  (0x80000000)
#define MMRF_W_RXDFE_FC_CON_P0_W_ANT_SWAP_BIT                                   (0x80000000)

#define MMRF_W_RXDFE_FC_CON_P0_W_FPGA_EQUIP_SEL_P0_A1_LSB                       (11)
#define MMRF_W_RXDFE_FC_CON_P0_W_FPGA_EQUIP_SEL_P0_A1_WIDTH                     (1)
#define MMRF_W_RXDFE_FC_CON_P0_W_FPGA_EQUIP_SEL_P0_A1_MASK                      (0x00000800)
#define MMRF_W_RXDFE_FC_CON_P0_W_FPGA_EQUIP_SEL_P0_A1_BIT                       (0x00000800)

#define MMRF_W_RXDFE_FC_CON_P0_W_IQ_SWAP_P0_A1_LSB                              (10)
#define MMRF_W_RXDFE_FC_CON_P0_W_IQ_SWAP_P0_A1_WIDTH                            (1)
#define MMRF_W_RXDFE_FC_CON_P0_W_IQ_SWAP_P0_A1_MASK                             (0x00000400)
#define MMRF_W_RXDFE_FC_CON_P0_W_IQ_SWAP_P0_A1_BIT                              (0x00000400)

#define MMRF_W_RXDFE_FC_CON_P0_W_Q_INV_P0_A1_LSB                                (9)
#define MMRF_W_RXDFE_FC_CON_P0_W_Q_INV_P0_A1_WIDTH                              (1)
#define MMRF_W_RXDFE_FC_CON_P0_W_Q_INV_P0_A1_MASK                               (0x00000200)
#define MMRF_W_RXDFE_FC_CON_P0_W_Q_INV_P0_A1_BIT                                (0x00000200)

#define MMRF_W_RXDFE_FC_CON_P0_W_I_INV_P0_A1_LSB                                (8)
#define MMRF_W_RXDFE_FC_CON_P0_W_I_INV_P0_A1_WIDTH                              (1)
#define MMRF_W_RXDFE_FC_CON_P0_W_I_INV_P0_A1_MASK                               (0x00000100)
#define MMRF_W_RXDFE_FC_CON_P0_W_I_INV_P0_A1_BIT                                (0x00000100)

#define MMRF_W_RXDFE_FC_CON_P0_W_FPGA_EQUIP_SEL_P0_A0_LSB                       (3)
#define MMRF_W_RXDFE_FC_CON_P0_W_FPGA_EQUIP_SEL_P0_A0_WIDTH                     (1)
#define MMRF_W_RXDFE_FC_CON_P0_W_FPGA_EQUIP_SEL_P0_A0_MASK                      (0x00000008)
#define MMRF_W_RXDFE_FC_CON_P0_W_FPGA_EQUIP_SEL_P0_A0_BIT                       (0x00000008)

#define MMRF_W_RXDFE_FC_CON_P0_W_IQ_SWAP_P0_A0_LSB                              (2)
#define MMRF_W_RXDFE_FC_CON_P0_W_IQ_SWAP_P0_A0_WIDTH                            (1)
#define MMRF_W_RXDFE_FC_CON_P0_W_IQ_SWAP_P0_A0_MASK                             (0x00000004)
#define MMRF_W_RXDFE_FC_CON_P0_W_IQ_SWAP_P0_A0_BIT                              (0x00000004)

#define MMRF_W_RXDFE_FC_CON_P0_W_Q_INV_P0_A0_LSB                                (1)
#define MMRF_W_RXDFE_FC_CON_P0_W_Q_INV_P0_A0_WIDTH                              (1)
#define MMRF_W_RXDFE_FC_CON_P0_W_Q_INV_P0_A0_MASK                               (0x00000002)
#define MMRF_W_RXDFE_FC_CON_P0_W_Q_INV_P0_A0_BIT                                (0x00000002)

#define MMRF_W_RXDFE_FC_CON_P0_W_I_INV_P0_A0_LSB                                (0)
#define MMRF_W_RXDFE_FC_CON_P0_W_I_INV_P0_A0_WIDTH                              (1)
#define MMRF_W_RXDFE_FC_CON_P0_W_I_INV_P0_A0_MASK                               (0x00000001)
#define MMRF_W_RXDFE_FC_CON_P0_W_I_INV_P0_A0_BIT                                (0x00000001)

#define MMRF_W_RXDFE_FC_CON_P1_W_FPGA_EQUIP_SEL_P1_A1_LSB                       (11)
#define MMRF_W_RXDFE_FC_CON_P1_W_FPGA_EQUIP_SEL_P1_A1_WIDTH                     (1)
#define MMRF_W_RXDFE_FC_CON_P1_W_FPGA_EQUIP_SEL_P1_A1_MASK                      (0x00000800)
#define MMRF_W_RXDFE_FC_CON_P1_W_FPGA_EQUIP_SEL_P1_A1_BIT                       (0x00000800)

#define MMRF_W_RXDFE_FC_CON_P1_W_IQ_SWAP_P1_A1_LSB                              (10)
#define MMRF_W_RXDFE_FC_CON_P1_W_IQ_SWAP_P1_A1_WIDTH                            (1)
#define MMRF_W_RXDFE_FC_CON_P1_W_IQ_SWAP_P1_A1_MASK                             (0x00000400)
#define MMRF_W_RXDFE_FC_CON_P1_W_IQ_SWAP_P1_A1_BIT                              (0x00000400)

#define MMRF_W_RXDFE_FC_CON_P1_W_Q_INV_P1_A1_LSB                                (9)
#define MMRF_W_RXDFE_FC_CON_P1_W_Q_INV_P1_A1_WIDTH                              (1)
#define MMRF_W_RXDFE_FC_CON_P1_W_Q_INV_P1_A1_MASK                               (0x00000200)
#define MMRF_W_RXDFE_FC_CON_P1_W_Q_INV_P1_A1_BIT                                (0x00000200)

#define MMRF_W_RXDFE_FC_CON_P1_W_I_INV_P1_A1_LSB                                (8)
#define MMRF_W_RXDFE_FC_CON_P1_W_I_INV_P1_A1_WIDTH                              (1)
#define MMRF_W_RXDFE_FC_CON_P1_W_I_INV_P1_A1_MASK                               (0x00000100)
#define MMRF_W_RXDFE_FC_CON_P1_W_I_INV_P1_A1_BIT                                (0x00000100)

#define MMRF_W_RXDFE_FC_CON_P1_W_FPGA_EQUIP_SEL_P1_A0_LSB                       (3)
#define MMRF_W_RXDFE_FC_CON_P1_W_FPGA_EQUIP_SEL_P1_A0_WIDTH                     (1)
#define MMRF_W_RXDFE_FC_CON_P1_W_FPGA_EQUIP_SEL_P1_A0_MASK                      (0x00000008)
#define MMRF_W_RXDFE_FC_CON_P1_W_FPGA_EQUIP_SEL_P1_A0_BIT                       (0x00000008)

#define MMRF_W_RXDFE_FC_CON_P1_W_IQ_SWAP_P1_A0_LSB                              (2)
#define MMRF_W_RXDFE_FC_CON_P1_W_IQ_SWAP_P1_A0_WIDTH                            (1)
#define MMRF_W_RXDFE_FC_CON_P1_W_IQ_SWAP_P1_A0_MASK                             (0x00000004)
#define MMRF_W_RXDFE_FC_CON_P1_W_IQ_SWAP_P1_A0_BIT                              (0x00000004)

#define MMRF_W_RXDFE_FC_CON_P1_W_Q_INV_P1_A0_LSB                                (1)
#define MMRF_W_RXDFE_FC_CON_P1_W_Q_INV_P1_A0_WIDTH                              (1)
#define MMRF_W_RXDFE_FC_CON_P1_W_Q_INV_P1_A0_MASK                               (0x00000002)
#define MMRF_W_RXDFE_FC_CON_P1_W_Q_INV_P1_A0_BIT                                (0x00000002)

#define MMRF_W_RXDFE_FC_CON_P1_W_I_INV_P1_A0_LSB                                (0)
#define MMRF_W_RXDFE_FC_CON_P1_W_I_INV_P1_A0_WIDTH                              (1)
#define MMRF_W_RXDFE_FC_CON_P1_W_I_INV_P1_A0_MASK                               (0x00000001)
#define MMRF_W_RXDFE_FC_CON_P1_W_I_INV_P1_A0_BIT                                (0x00000001)

/*=================================================================================================================================*/
#if IS_MML1_CRYSTAL_ON_PMIC_SUPPORT
//DCXO
#define MMRF_DCXO_CW00_XO_CLKSEL_MAN_LSB                                        (15)
#define MMRF_DCXO_CW00_XO_CLKSEL_MAN_WIDTH                                      (1)
#define MMRF_DCXO_CW00_XO_CLKSEL_MAN_MASK                                       (0x8000)
#define MMRF_DCXO_CW00_XO_CLKSEL_MAN_BIT                                        (0x8000)

#define MMRF_DCXO_CW00_XO_ENBB_EN_M_LSB                                         (14)
#define MMRF_DCXO_CW00_XO_ENBB_EN_M_WIDTH                                       (1)
#define MMRF_DCXO_CW00_XO_ENBB_EN_M_MASK                                        (0x4000)
#define MMRF_DCXO_CW00_XO_ENBB_EN_M_BIT                                         (0x4000)

#define MMRF_DCXO_CW00_XO_ENBB_MAN_LSB                                          (13)
#define MMRF_DCXO_CW00_XO_ENBB_MAN_WIDTH                                        (1)
#define MMRF_DCXO_CW00_XO_ENBB_MAN_MASK                                         (0x2000)
#define MMRF_DCXO_CW00_XO_ENBB_MAN_BIT                                          (0x2000)

#define MMRF_DCXO_CW00_XO_BB_LPM_EN_LSB                                         (12)
#define MMRF_DCXO_CW00_XO_BB_LPM_EN_WIDTH                                       (1)
#define MMRF_DCXO_CW00_XO_BB_LPM_EN_MASK                                        (0x1000)
#define MMRF_DCXO_CW00_XO_BB_LPM_EN_BIT                                         (0x1000)

#define MMRF_DCXO_CW00_XO_EXTBUF4_EN_M_LSB                                      (11)
#define MMRF_DCXO_CW00_XO_EXTBUF4_EN_M_WIDTH                                    (1)
#define MMRF_DCXO_CW00_XO_EXTBUF4_EN_M_MASK                                     (0x0800)
#define MMRF_DCXO_CW00_XO_EXTBUF4_EN_M_BIT                                      (0x0800)

#define MMRF_DCXO_CW00_XO_EXTBUF4_MODE_LSB                                      (9)
#define MMRF_DCXO_CW00_XO_EXTBUF4_MODE_WIDTH                                    (2)
#define MMRF_DCXO_CW00_XO_EXTBUF4_MODE_MASK                                     (0x0600)

#define MMRF_DCXO_CW00_XO_EXTBUF3_EN_M_LSB                                      (8)
#define MMRF_DCXO_CW00_XO_EXTBUF3_EN_M_WIDTH                                    (1)
#define MMRF_DCXO_CW00_XO_EXTBUF3_EN_M_MASK                                     (0x0100)
#define MMRF_DCXO_CW00_XO_EXTBUF3_EN_M_BIT                                      (0x0100)

#define MMRF_DCXO_CW00_XO_EXTBUF3_MODE_LSB                                      (6)
#define MMRF_DCXO_CW00_XO_EXTBUF3_MODE_WIDTH                                    (2)
#define MMRF_DCXO_CW00_XO_EXTBUF3_MODE_MASK                                     (0x00C0)

#define MMRF_DCXO_CW00_XO_EXTBUF2_EN_M_LSB                                      (5)
#define MMRF_DCXO_CW00_XO_EXTBUF2_EN_M_WIDTH                                    (1)
#define MMRF_DCXO_CW00_XO_EXTBUF2_EN_M_MASK                                     (0x0020)
#define MMRF_DCXO_CW00_XO_EXTBUF2_EN_M_BIT                                      (0x0020)

#define MMRF_DCXO_CW00_XO_EXTBUF2_MODE_LSB                                      (3)
#define MMRF_DCXO_CW00_XO_EXTBUF2_MODE_WIDTH                                    (2)
#define MMRF_DCXO_CW00_XO_EXTBUF2_MODE_MASK                                     (0x0018)

#define MMRF_DCXO_CW00_XO_EXTBUF1_EN_M_LSB                                      (2)
#define MMRF_DCXO_CW00_XO_EXTBUF1_EN_M_WIDTH                                    (1)
#define MMRF_DCXO_CW00_XO_EXTBUF1_EN_M_MASK                                     (0x0004)
#define MMRF_DCXO_CW00_XO_EXTBUF1_EN_M_BIT                                      (0x0004)

#define MMRF_DCXO_CW00_XO_EXTBUF1_MODE_LSB                                      (0)
#define MMRF_DCXO_CW00_XO_EXTBUF1_MODE_WIDTH                                    (2)
#define MMRF_DCXO_CW00_XO_EXTBUF1_MODE_MASK                                     (0x0003)

#define MMRF_DCXO_CW01_XO_AUDIO_EN_M_LSB                                        (15)
#define MMRF_DCXO_CW01_XO_AUDIO_EN_M_WIDTH                                      (1)
#define MMRF_DCXO_CW01_XO_AUDIO_EN_M_MASK                                       (0x8000)
#define MMRF_DCXO_CW01_XO_AUDIO_EN_M_BIT                                        (0x8000)

#define MMRF_DCXO_CW01_XO_LPBUF_EN_M_LSB                                        (14)
#define MMRF_DCXO_CW01_XO_LPBUF_EN_M_WIDTH                                      (1)
#define MMRF_DCXO_CW01_XO_LPBUF_EN_M_MASK                                       (0x4000)
#define MMRF_DCXO_CW01_XO_LPBUF_EN_M_BIT                                        (0x4000)

#define MMRF_DCXO_CW01_XO_LPM_PREBUF_EN_M_LSB                                   (13)
#define MMRF_DCXO_CW01_XO_LPM_PREBUF_EN_M_WIDTH                                 (1)
#define MMRF_DCXO_CW01_XO_LPM_PREBUF_EN_M_MASK                                  (0x2000)
#define MMRF_DCXO_CW01_XO_LPM_PREBUF_EN_M_BIT                                   (0x2000)

#define MMRF_DCXO_CW01_XO_LPMBUF_MAN_LSB                                        (12)
#define MMRF_DCXO_CW01_XO_LPMBUF_MAN_WIDTH                                      (1)
#define MMRF_DCXO_CW01_XO_LPMBUF_MAN_MASK                                       (0x1000)
#define MMRF_DCXO_CW01_XO_LPMBUF_MAN_BIT                                        (0x1000)

#define MMRF_DCXO_CW01_XO_IBUF_EN_M_LSB                                         (11)
#define MMRF_DCXO_CW01_XO_IBUF_EN_M_WIDTH                                       (1)
#define MMRF_DCXO_CW01_XO_IBUF_EN_M_MASK                                        (0x0800)
#define MMRF_DCXO_CW01_XO_IBUF_EN_M_BIT                                         (0x0800)

#define MMRF_DCXO_CW01_XO_PBUF_EN_M_LSB                                         (10)
#define MMRF_DCXO_CW01_XO_PBUF_EN_M_WIDTH                                       (1)
#define MMRF_DCXO_CW01_XO_PBUF_EN_M_MASK                                        (0x0400)
#define MMRF_DCXO_CW01_XO_PBUF_EN_M_BIT                                         (0x0400)

#define MMRF_DCXO_CW01_XO_INTBUF_MAN_LSB                                        (9)
#define MMRF_DCXO_CW01_XO_INTBUF_MAN_WIDTH                                      (1)
#define MMRF_DCXO_CW01_XO_INTBUF_MAN_MASK                                       (0x0200)
#define MMRF_DCXO_CW01_XO_INTBUF_MAN_BIT                                        (0x0200)

#define MMRF_DCXO_CW01_XO_EXTBUF4_CKG_EN_M_LSB                                  (8)
#define MMRF_DCXO_CW01_XO_EXTBUF4_CKG_EN_M_WIDTH                                (1)
#define MMRF_DCXO_CW01_XO_EXTBUF4_CKG_EN_M_MASK                                 (0x0100)
#define MMRF_DCXO_CW01_XO_EXTBUF4_CKG_EN_M_BIT                                  (0x0100)

#define MMRF_DCXO_CW01_XO_EXTBUF4_CKG_MAN_LSB                                   (7)
#define MMRF_DCXO_CW01_XO_EXTBUF4_CKG_MAN_WIDTH                                 (1)
#define MMRF_DCXO_CW01_XO_EXTBUF4_CKG_MAN_MASK                                  (0x0080)
#define MMRF_DCXO_CW01_XO_EXTBUF4_CKG_MAN_BIT                                   (0x0080)

#define MMRF_DCXO_CW01_XO_EXTBUF3_CKG_EN_M_LSB                                  (6)
#define MMRF_DCXO_CW01_XO_EXTBUF3_CKG_EN_M_WIDTH                                (1)
#define MMRF_DCXO_CW01_XO_EXTBUF3_CKG_EN_M_MASK                                 (0x0040)
#define MMRF_DCXO_CW01_XO_EXTBUF3_CKG_EN_M_BIT                                  (0x0040)

#define MMRF_DCXO_CW01_XO_EXTBUF3_CKG_MAN_LSB                                   (5)
#define MMRF_DCXO_CW01_XO_EXTBUF3_CKG_MAN_WIDTH                                 (1)
#define MMRF_DCXO_CW01_XO_EXTBUF3_CKG_MAN_MASK                                  (0x0020)
#define MMRF_DCXO_CW01_XO_EXTBUF3_CKG_MAN_BIT                                   (0x0020)

#define MMRF_DCXO_CW01_XO_EXTBUF2_CKG_EN_M_LSB                                  (4)
#define MMRF_DCXO_CW01_XO_EXTBUF2_CKG_EN_M_WIDTH                                (1)
#define MMRF_DCXO_CW01_XO_EXTBUF2_CKG_EN_M_MASK                                 (0x0010)
#define MMRF_DCXO_CW01_XO_EXTBUF2_CKG_EN_M_BIT                                  (0x0010)

#define MMRF_DCXO_CW01_XO_EXTBUF2_CKG_MAN_LSB                                   (3)
#define MMRF_DCXO_CW01_XO_EXTBUF2_CKG_MAN_WIDTH                                 (1)
#define MMRF_DCXO_CW01_XO_EXTBUF2_CKG_MAN_MASK                                  (0x0008)
#define MMRF_DCXO_CW01_XO_EXTBUF2_CKG_MAN_BIT                                   (0x0008)

#define MMRF_DCXO_CW01_XO_EXTBUF1_CKG_EN_M_LSB                                  (2)
#define MMRF_DCXO_CW01_XO_EXTBUF1_CKG_EN_M_WIDTH                                (1)
#define MMRF_DCXO_CW01_XO_EXTBUF1_CKG_EN_M_MASK                                 (0x0004)
#define MMRF_DCXO_CW01_XO_EXTBUF1_CKG_EN_M_BIT                                  (0x0004)

#define MMRF_DCXO_CW01_XO_EXTBUF1_CKG_MAN_LSB                                   (1)
#define MMRF_DCXO_CW01_XO_EXTBUF1_CKG_MAN_WIDTH                                 (1)
#define MMRF_DCXO_CW01_XO_EXTBUF1_CKG_MAN_MASK                                  (0x0002)
#define MMRF_DCXO_CW01_XO_EXTBUF1_CKG_MAN_BIT                                   (0x0002)

#define MMRF_DCXO_CW01_XO_CLKSEL_EN_M_LSB                                       (0)
#define MMRF_DCXO_CW01_XO_CLKSEL_EN_M_WIDTH                                     (1)
#define MMRF_DCXO_CW01_XO_CLKSEL_EN_M_MASK                                      (0x0001)
#define MMRF_DCXO_CW01_XO_CLKSEL_EN_M_BIT                                       (0x0001)

#define MMRF_DCXO_CW02_XO_OPMODE_MAN_LSB                                        (15)
#define MMRF_DCXO_CW02_XO_OPMODE_MAN_WIDTH                                      (1)
#define MMRF_DCXO_CW02_XO_OPMODE_MAN_MASK                                       (0x8000)
#define MMRF_DCXO_CW02_XO_OPMODE_MAN_BIT                                        (0x8000)

#define MMRF_DCXO_CW02_XO_26MLP_MAN_EN_LSB                                      (14)
#define MMRF_DCXO_CW02_XO_26MLP_MAN_EN_WIDTH                                    (1)
#define MMRF_DCXO_CW02_XO_26MLP_MAN_EN_MASK                                     (0x4000)
#define MMRF_DCXO_CW02_XO_26MLP_MAN_EN_BIT                                      (0x4000)

#define MMRF_DCXO_CW02_XO_CBANK_SYNC_DYN_LSB                                    (13)
#define MMRF_DCXO_CW02_XO_CBANK_SYNC_DYN_WIDTH                                  (1)
#define MMRF_DCXO_CW02_XO_CBANK_SYNC_DYN_MASK                                   (0x2000)
#define MMRF_DCXO_CW02_XO_CBANK_SYNC_DYN_BIT                                    (0x2000)

#define MMRF_DCXO_CW02_XO_LDOCAL_EN_LSB                                         (12)
#define MMRF_DCXO_CW02_XO_LDOCAL_EN_WIDTH                                       (1)
#define MMRF_DCXO_CW02_XO_LDOCAL_EN_MASK                                        (0x1000)
#define MMRF_DCXO_CW02_XO_LDOCAL_EN_BIT                                         (0x1000)

#define MMRF_DCXO_CW02_XO_EN26M_OFFSQ_EN_LSB                                    (11)
#define MMRF_DCXO_CW02_XO_EN26M_OFFSQ_EN_WIDTH                                  (1)
#define MMRF_DCXO_CW02_XO_EN26M_OFFSQ_EN_MASK                                   (0x0800)
#define MMRF_DCXO_CW02_XO_EN26M_OFFSQ_EN_BIT                                    (0x0800)

#define MMRF_DCXO_CW02_XO_AAC_MODE_FPM_LSB                                      (9)
#define MMRF_DCXO_CW02_XO_AAC_MODE_FPM_WIDTH                                    (2)
#define MMRF_DCXO_CW02_XO_AAC_MODE_FPM_MASK                                     (0x0600)

#define MMRF_DCXO_CW02_XO_AAC_MODE_LPM_LSB                                      (7)
#define MMRF_DCXO_CW02_XO_AAC_MODE_LPM_WIDTH                                    (2)
#define MMRF_DCXO_CW02_XO_AAC_MODE_LPM_MASK                                     (0x0180)

#define MMRF_DCXO_CW02_XO_AAC_FPM_TIME_LSB                                      (5)
#define MMRF_DCXO_CW02_XO_AAC_FPM_TIME_WIDTH                                    (2)
#define MMRF_DCXO_CW02_XO_AAC_FPM_TIME_MASK                                     (0x0060)

#define MMRF_DCXO_CW02_XO_STRUP_MODE_LSB                                        (4)
#define MMRF_DCXO_CW02_XO_STRUP_MODE_WIDTH                                      (1)
#define MMRF_DCXO_CW02_XO_STRUP_MODE_MASK                                       (0x0010)
#define MMRF_DCXO_CW02_XO_STRUP_MODE_BIT                                        (0x0010)

#define MMRF_DCXO_CW02_XO_XMODE_M_LSB                                           (3)
#define MMRF_DCXO_CW02_XO_XMODE_M_WIDTH                                         (1)
#define MMRF_DCXO_CW02_XO_XMODE_M_MASK                                          (0x0008)
#define MMRF_DCXO_CW02_XO_XMODE_M_BIT                                           (0x0008)

#define MMRF_DCXO_CW02_XO_XMODE_MAN_LSB                                         (2)
#define MMRF_DCXO_CW02_XO_XMODE_MAN_WIDTH                                       (1)
#define MMRF_DCXO_CW02_XO_XMODE_MAN_MASK                                        (0x0004)
#define MMRF_DCXO_CW02_XO_XMODE_MAN_BIT                                         (0x0004)

#define MMRF_DCXO_CW02_XO_EN32K_M_LSB                                           (1)
#define MMRF_DCXO_CW02_XO_EN32K_M_WIDTH                                         (1)
#define MMRF_DCXO_CW02_XO_EN32K_M_MASK                                          (0x0002)
#define MMRF_DCXO_CW02_XO_EN32K_M_BIT                                           (0x0002)

#define MMRF_DCXO_CW02_XO_EN32K_MAN_LSB                                         (0)
#define MMRF_DCXO_CW02_XO_EN32K_MAN_WIDTH                                       (1)
#define MMRF_DCXO_CW02_XO_EN32K_MAN_MASK                                        (0x0001)
#define MMRF_DCXO_CW02_XO_EN32K_MAN_BIT                                         (0x0001)

#define MMRF_DCXO_CW03_XO_FPM_ISEL_MAN_LSB                                      (11)
#define MMRF_DCXO_CW03_XO_FPM_ISEL_MAN_WIDTH                                    (5)
#define MMRF_DCXO_CW03_XO_FPM_ISEL_MAN_MASK                                     (0xF800)

#define MMRF_DCXO_CW03_XO_LPM_ISEL_MAN_LSB                                      (6)
#define MMRF_DCXO_CW03_XO_LPM_ISEL_MAN_WIDTH                                    (5)
#define MMRF_DCXO_CW03_XO_LPM_ISEL_MAN_MASK                                     (0x07C0)

#define MMRF_DCXO_CW03_XO_PBUF_DITH_MODE_LSB                                    (4)
#define MMRF_DCXO_CW03_XO_PBUF_DITH_MODE_WIDTH                                  (2)
#define MMRF_DCXO_CW03_XO_PBUF_DITH_MODE_MASK                                   (0x0030)

#define MMRF_DCXO_CW03_XO_PBUF_DITHTD_M_LSB                                     (0)
#define MMRF_DCXO_CW03_XO_PBUF_DITHTD_M_WIDTH                                   (4)
#define MMRF_DCXO_CW03_XO_PBUF_DITHTD_M_MASK                                    (0x000F)

#define MMRF_DCXO_CW04_XO_CDAC_LPM_LSB                                          (8)
#define MMRF_DCXO_CW04_XO_CDAC_LPM_WIDTH                                        (8)
#define MMRF_DCXO_CW04_XO_CDAC_LPM_MASK                                         (0xFF00)

#define MMRF_DCXO_CW04_XO_CDAC_FPM_LSB                                          (0)
#define MMRF_DCXO_CW04_XO_CDAC_FPM_WIDTH                                        (8)
#define MMRF_DCXO_CW04_XO_CDAC_FPM_MASK                                         (0x00FF)

#define MMRF_DCXO_CW05_XO_COFST_FPM_LSB                                         (14)
#define MMRF_DCXO_CW05_XO_COFST_FPM_WIDTH                                       (2)
#define MMRF_DCXO_CW05_XO_COFST_FPM_MASK                                        (0xC000)

#define MMRF_DCXO_CW05_XO_32KDIV_NFRAC_FPM_LSB                                  (0)
#define MMRF_DCXO_CW05_XO_32KDIV_NFRAC_FPM_WIDTH                                (14)
#define MMRF_DCXO_CW05_XO_32KDIV_NFRAC_FPM_MASK                                 (0x3FFF)

#define MMRF_DCXO_CW06_XO_COFST_LPM_LSB                                         (14)
#define MMRF_DCXO_CW06_XO_COFST_LPM_WIDTH                                       (2)
#define MMRF_DCXO_CW06_XO_COFST_LPM_MASK                                        (0xC000)

#define MMRF_DCXO_CW06_XO_32KDIV_NFRAC_LPM_LSB                                  (0)
#define MMRF_DCXO_CW06_XO_32KDIV_NFRAC_LPM_WIDTH                                (14)
#define MMRF_DCXO_CW06_XO_32KDIV_NFRAC_LPM_MASK                                 (0x3FFF)

#define MMRF_DCXO_CW07_XO_CORE_IDAC_FPM_LSB                                     (14)
#define MMRF_DCXO_CW07_XO_CORE_IDAC_FPM_WIDTH                                   (2)
#define MMRF_DCXO_CW07_XO_CORE_IDAC_FPM_MASK                                    (0xC000)

#define MMRF_DCXO_CW07_XO_CORE_GMX2_FPM_LSB                                     (13)
#define MMRF_DCXO_CW07_XO_CORE_GMX2_FPM_WIDTH                                   (1)
#define MMRF_DCXO_CW07_XO_CORE_GMX2_FPM_MASK                                    (0x2000)
#define MMRF_DCXO_CW07_XO_CORE_GMX2_FPM_BIT                                     (0x2000)

#define MMRF_DCXO_CW07_XO_CORE_BYPCAS_FPM_LSB                                   (12)
#define MMRF_DCXO_CW07_XO_CORE_BYPCAS_FPM_WIDTH                                 (1)
#define MMRF_DCXO_CW07_XO_CORE_BYPCAS_FPM_MASK                                  (0x1000)
#define MMRF_DCXO_CW07_XO_CORE_BYPCAS_FPM_BIT                                   (0x1000)

#define MMRF_DCXO_CW07_XO_ILPM_COMP_EN_M_LSB                                    (11)
#define MMRF_DCXO_CW07_XO_ILPM_COMP_EN_M_WIDTH                                  (1)
#define MMRF_DCXO_CW07_XO_ILPM_COMP_EN_M_MASK                                   (0x0800)
#define MMRF_DCXO_CW07_XO_ILPM_COMP_EN_M_BIT                                    (0x0800)

#define MMRF_DCXO_CW07_XO_IFPM_COMP_EN_M_LSB                                    (10)
#define MMRF_DCXO_CW07_XO_IFPM_COMP_EN_M_WIDTH                                  (1)
#define MMRF_DCXO_CW07_XO_IFPM_COMP_EN_M_MASK                                   (0x0400)
#define MMRF_DCXO_CW07_XO_IFPM_COMP_EN_M_BIT                                    (0x0400)

#define MMRF_DCXO_CW07_XO_IAAC_COMP_EN_M_LSB                                    (9)
#define MMRF_DCXO_CW07_XO_IAAC_COMP_EN_M_WIDTH                                  (1)
#define MMRF_DCXO_CW07_XO_IAAC_COMP_EN_M_MASK                                   (0x0200)
#define MMRF_DCXO_CW07_XO_IAAC_COMP_EN_M_BIT                                    (0x0200)

#define MMRF_DCXO_CW07_XO_VTCGEN_EN_M_LSB                                       (8)
#define MMRF_DCXO_CW07_XO_VTCGEN_EN_M_WIDTH                                     (1)
#define MMRF_DCXO_CW07_XO_VTCGEN_EN_M_MASK                                      (0x0100)
#define MMRF_DCXO_CW07_XO_VTCGEN_EN_M_BIT                                       (0x0100)

#define MMRF_DCXO_CW07_XO_LPMBIAS_EN_M_LSB                                      (7)
#define MMRF_DCXO_CW07_XO_LPMBIAS_EN_M_WIDTH                                    (1)
#define MMRF_DCXO_CW07_XO_LPMBIAS_EN_M_MASK                                     (0x0080)
#define MMRF_DCXO_CW07_XO_LPMBIAS_EN_M_BIT                                      (0x0080)

#define MMRF_DCXO_CW07_XO_CORE_VBLPM_EN_M_LSB                                   (6)
#define MMRF_DCXO_CW07_XO_CORE_VBLPM_EN_M_WIDTH                                 (1)
#define MMRF_DCXO_CW07_XO_CORE_VBLPM_EN_M_MASK                                  (0x0040)
#define MMRF_DCXO_CW07_XO_CORE_VBLPM_EN_M_BIT                                   (0x0040)

#define MMRF_DCXO_CW07_XO_CORE_VBFPM_EN_M_LSB                                   (5)
#define MMRF_DCXO_CW07_XO_CORE_VBFPM_EN_M_WIDTH                                 (1)
#define MMRF_DCXO_CW07_XO_CORE_VBFPM_EN_M_MASK                                  (0x0020)
#define MMRF_DCXO_CW07_XO_CORE_VBFPM_EN_M_BIT                                   (0x0020)

#define MMRF_DCXO_CW07_XO_STARTUP_EN_M_LSB                                      (4)
#define MMRF_DCXO_CW07_XO_STARTUP_EN_M_WIDTH                                    (1)
#define MMRF_DCXO_CW07_XO_STARTUP_EN_M_MASK                                     (0x0010)
#define MMRF_DCXO_CW07_XO_STARTUP_EN_M_BIT                                      (0x0010)

#define MMRF_DCXO_CW07_XO_CORE_AAC_EN_M_LSB                                     (3)
#define MMRF_DCXO_CW07_XO_CORE_AAC_EN_M_WIDTH                                   (1)
#define MMRF_DCXO_CW07_XO_CORE_AAC_EN_M_MASK                                    (0x0008)
#define MMRF_DCXO_CW07_XO_CORE_AAC_EN_M_BIT                                     (0x0008)

#define MMRF_DCXO_CW07_XO_CORE_TURBO_EN_M_LSB                                   (2)
#define MMRF_DCXO_CW07_XO_CORE_TURBO_EN_M_WIDTH                                 (1)
#define MMRF_DCXO_CW07_XO_CORE_TURBO_EN_M_MASK                                  (0x0004)
#define MMRF_DCXO_CW07_XO_CORE_TURBO_EN_M_BIT                                   (0x0004)

#define MMRF_DCXO_CW07_XO_CORE_EN_M_LSB                                         (1)
#define MMRF_DCXO_CW07_XO_CORE_EN_M_WIDTH                                       (1)
#define MMRF_DCXO_CW07_XO_CORE_EN_M_MASK                                        (0x0002)
#define MMRF_DCXO_CW07_XO_CORE_EN_M_BIT                                         (0x0002)

#define MMRF_DCXO_CW07_XO_CORE_MAN_LSB                                          (0)
#define MMRF_DCXO_CW07_XO_CORE_MAN_WIDTH                                        (1)
#define MMRF_DCXO_CW07_XO_CORE_MAN_MASK                                         (0x0001)
#define MMRF_DCXO_CW07_XO_CORE_MAN_BIT                                          (0x0001)

#define MMRF_DCXO_CW08_XO_AAC_COMP_POL_LSB                                      (15)
#define MMRF_DCXO_CW08_XO_AAC_COMP_POL_WIDTH                                    (1)
#define MMRF_DCXO_CW08_XO_AAC_COMP_POL_MASK                                     (0x8000)
#define MMRF_DCXO_CW08_XO_AAC_COMP_POL_BIT                                      (0x8000)

#define MMRF_DCXO_CW08_XO_AAC_VSEL_FPM_LSB                                      (11)
#define MMRF_DCXO_CW08_XO_AAC_VSEL_FPM_WIDTH                                    (4)
#define MMRF_DCXO_CW08_XO_AAC_VSEL_FPM_MASK                                     (0x7800)

#define MMRF_DCXO_CW08_XO_AAC_COMP_HV_FPM_LSB                                   (10)
#define MMRF_DCXO_CW08_XO_AAC_COMP_HV_FPM_WIDTH                                 (1)
#define MMRF_DCXO_CW08_XO_AAC_COMP_HV_FPM_MASK                                  (0x0400)
#define MMRF_DCXO_CW08_XO_AAC_COMP_HV_FPM_BIT                                   (0x0400)

#define MMRF_DCXO_CW08_XO_AAC_VOFST_FPM_LSB                                     (8)
#define MMRF_DCXO_CW08_XO_AAC_VOFST_FPM_WIDTH                                   (2)
#define MMRF_DCXO_CW08_XO_AAC_VOFST_FPM_MASK                                    (0x0300)

#define MMRF_DCXO_CW08_XO_AAC_IBIAS_FPM_LSB                                     (6)
#define MMRF_DCXO_CW08_XO_AAC_IBIAS_FPM_WIDTH                                   (2)
#define MMRF_DCXO_CW08_XO_AAC_IBIAS_FPM_MASK                                    (0x00C0)

#define MMRF_DCXO_CW08_XO_AAC_HV_FPM_LSB                                        (5)
#define MMRF_DCXO_CW08_XO_AAC_HV_FPM_WIDTH                                      (1)
#define MMRF_DCXO_CW08_XO_AAC_HV_FPM_MASK                                       (0x0020)
#define MMRF_DCXO_CW08_XO_AAC_HV_FPM_BIT                                        (0x0020)

#define MMRF_DCXO_CW08_XO_COMP_TSTEN_M_LSB                                      (4)
#define MMRF_DCXO_CW08_XO_COMP_TSTEN_M_WIDTH                                    (1)
#define MMRF_DCXO_CW08_XO_COMP_TSTEN_M_MASK                                     (0x0010)
#define MMRF_DCXO_CW08_XO_COMP_TSTEN_M_BIT                                      (0x0010)

#define MMRF_DCXO_CW08_XO_COMP_EN_M_LSB                                         (3)
#define MMRF_DCXO_CW08_XO_COMP_EN_M_WIDTH                                       (1)
#define MMRF_DCXO_CW08_XO_COMP_EN_M_MASK                                        (0x0008)
#define MMRF_DCXO_CW08_XO_COMP_EN_M_BIT                                         (0x0008)

#define MMRF_DCXO_CW08_XO_AAC_MONEN_M_LSB                                       (2)
#define MMRF_DCXO_CW08_XO_AAC_MONEN_M_WIDTH                                     (1)
#define MMRF_DCXO_CW08_XO_AAC_MONEN_M_MASK                                      (0x0004)
#define MMRF_DCXO_CW08_XO_AAC_MONEN_M_BIT                                       (0x0004)

#define MMRF_DCXO_CW08_XO_AAC_EN_M_LSB                                          (1)
#define MMRF_DCXO_CW08_XO_AAC_EN_M_WIDTH                                        (1)
#define MMRF_DCXO_CW08_XO_AAC_EN_M_MASK                                         (0x0002)
#define MMRF_DCXO_CW08_XO_AAC_EN_M_BIT                                          (0x0002)

#define MMRF_DCXO_CW08_XO_AAC_COMP_MAN_LSB                                      (0)
#define MMRF_DCXO_CW08_XO_AAC_COMP_MAN_WIDTH                                    (1)
#define MMRF_DCXO_CW08_XO_AAC_COMP_MAN_MASK                                     (0x0001)
#define MMRF_DCXO_CW08_XO_AAC_COMP_MAN_BIT                                      (0x0001)

#define MMRF_DCXO_CW09_DCXO_SWRST_LSB                                           (15)
#define MMRF_DCXO_CW09_DCXO_SWRST_WIDTH                                         (1)
#define MMRF_DCXO_CW09_DCXO_SWRST_MASK                                          (0x8000)
#define MMRF_DCXO_CW09_DCXO_SWRST_BIT                                           (0x8000)

#define MMRF_DCXO_CW09_XO_AAC_FPM_SWEN_LSB                                      (14)
#define MMRF_DCXO_CW09_XO_AAC_FPM_SWEN_WIDTH                                    (1)
#define MMRF_DCXO_CW09_XO_AAC_FPM_SWEN_MASK                                     (0x4000)
#define MMRF_DCXO_CW09_XO_AAC_FPM_SWEN_BIT                                      (0x4000)

#define MMRF_DCXO_CW09_XO_AAC_VOFST_LPM_LSB                                     (12)
#define MMRF_DCXO_CW09_XO_AAC_VOFST_LPM_WIDTH                                   (2)
#define MMRF_DCXO_CW09_XO_AAC_VOFST_LPM_MASK                                    (0x3000)

#define MMRF_DCXO_CW09_XO_AAC_IBIAS_LPM_LSB                                     (10)
#define MMRF_DCXO_CW09_XO_AAC_IBIAS_LPM_WIDTH                                   (2)
#define MMRF_DCXO_CW09_XO_AAC_IBIAS_LPM_MASK                                    (0x0C00)

#define MMRF_DCXO_CW09_XO_AAC_HV_LPM_LSB                                        (9)
#define MMRF_DCXO_CW09_XO_AAC_HV_LPM_WIDTH                                      (1)
#define MMRF_DCXO_CW09_XO_AAC_HV_LPM_MASK                                       (0x0200)
#define MMRF_DCXO_CW09_XO_AAC_HV_LPM_BIT                                        (0x0200)

#define MMRF_DCXO_CW09_XO_AAC_VSEL_LPM_LSB                                      (5)
#define MMRF_DCXO_CW09_XO_AAC_VSEL_LPM_WIDTH                                    (4)
#define MMRF_DCXO_CW09_XO_AAC_VSEL_LPM_MASK                                     (0x01E0)

#define MMRF_DCXO_CW09_XO_AAC_COMP_HV_LPM_LSB                                   (4)
#define MMRF_DCXO_CW09_XO_AAC_COMP_HV_LPM_WIDTH                                 (1)
#define MMRF_DCXO_CW09_XO_AAC_COMP_HV_LPM_MASK                                  (0x0010)
#define MMRF_DCXO_CW09_XO_AAC_COMP_HV_LPM_BIT                                   (0x0010)

#define MMRF_DCXO_CW09_XO_CORE_IDAC_LPM_LSB                                     (2)
#define MMRF_DCXO_CW09_XO_CORE_IDAC_LPM_WIDTH                                   (2)
#define MMRF_DCXO_CW09_XO_CORE_IDAC_LPM_MASK                                    (0x000C)

#define MMRF_DCXO_CW09_XO_CORE_GMX2_LPM_LSB                                     (1)
#define MMRF_DCXO_CW09_XO_CORE_GMX2_LPM_WIDTH                                   (1)
#define MMRF_DCXO_CW09_XO_CORE_GMX2_LPM_MASK                                    (0x0002)
#define MMRF_DCXO_CW09_XO_CORE_GMX2_LPM_BIT                                     (0x0002)

#define MMRF_DCXO_CW09_XO_CORE_BYPCAS_LPM_LSB                                   (0)
#define MMRF_DCXO_CW09_XO_CORE_BYPCAS_LPM_WIDTH                                 (1)
#define MMRF_DCXO_CW09_XO_CORE_BYPCAS_LPM_MASK                                  (0x0001)
#define MMRF_DCXO_CW09_XO_CORE_BYPCAS_LPM_BIT                                   (0x0001)

#define MMRF_DCXO_CW10_XO_VBIST_EN_M_LSB                                        (15)
#define MMRF_DCXO_CW10_XO_VBIST_EN_M_WIDTH                                      (1)
#define MMRF_DCXO_CW10_XO_VBIST_EN_M_MASK                                       (0x8000)
#define MMRF_DCXO_CW10_XO_VBIST_EN_M_BIT                                        (0x8000)

#define MMRF_DCXO_CW10_XO_TEST_VCAL_EN_M_LSB                                    (14)
#define MMRF_DCXO_CW10_XO_TEST_VCAL_EN_M_WIDTH                                  (1)
#define MMRF_DCXO_CW10_XO_TEST_VCAL_EN_M_MASK                                   (0x4000)
#define MMRF_DCXO_CW10_XO_TEST_VCAL_EN_M_BIT                                    (0x4000)

#define MMRF_DCXO_CW10_XO_LDOVTST_EN_M_LSB                                      (13)
#define MMRF_DCXO_CW10_XO_LDOVTST_EN_M_WIDTH                                    (1)
#define MMRF_DCXO_CW10_XO_LDOVTST_EN_M_MASK                                     (0x2000)
#define MMRF_DCXO_CW10_XO_LDOVTST_EN_M_BIT                                      (0x2000)

#define MMRF_DCXO_CW10_XO_LDOPBUF_VSET_M_LSB                                    (9)
#define MMRF_DCXO_CW10_XO_LDOPBUF_VSET_M_WIDTH                                  (4)
#define MMRF_DCXO_CW10_XO_LDOPBUF_VSET_M_MASK                                   (0x1E00)

#define MMRF_DCXO_CW10_XO_LDOPBUF_EN_M_LSB                                      (8)
#define MMRF_DCXO_CW10_XO_LDOPBUF_EN_M_WIDTH                                    (1)
#define MMRF_DCXO_CW10_XO_LDOPBUF_EN_M_MASK                                     (0x0100)
#define MMRF_DCXO_CW10_XO_LDOPBUF_EN_M_BIT                                      (0x0100)

#define MMRF_DCXO_CW10_XO_LDO_MAN_LSB                                           (7)
#define MMRF_DCXO_CW10_XO_LDO_MAN_WIDTH                                         (1)
#define MMRF_DCXO_CW10_XO_LDO_MAN_MASK                                          (0x0080)
#define MMRF_DCXO_CW10_XO_LDO_MAN_BIT                                           (0x0080)

#define MMRF_DCXO_CW10_XO_CTL_SYNC_EN_M_LSB                                     (6)
#define MMRF_DCXO_CW10_XO_CTL_SYNC_EN_M_WIDTH                                   (1)
#define MMRF_DCXO_CW10_XO_CTL_SYNC_EN_M_MASK                                    (0x0040)
#define MMRF_DCXO_CW10_XO_CTL_SYNC_EN_M_BIT                                     (0x0040)

#define MMRF_DCXO_CW10_XO_CTL_SYNC_MAN_LSB                                      (5)
#define MMRF_DCXO_CW10_XO_CTL_SYNC_MAN_WIDTH                                    (1)
#define MMRF_DCXO_CW10_XO_CTL_SYNC_MAN_MASK                                     (0x0020)
#define MMRF_DCXO_CW10_XO_CTL_SYNC_MAN_BIT                                      (0x0020)

#define MMRF_DCXO_CW10_XO_CBANK_SYNC_EN_M_LSB                                   (4)
#define MMRF_DCXO_CW10_XO_CBANK_SYNC_EN_M_WIDTH                                 (1)
#define MMRF_DCXO_CW10_XO_CBANK_SYNC_EN_M_MASK                                  (0x0010)
#define MMRF_DCXO_CW10_XO_CBANK_SYNC_EN_M_BIT                                   (0x0010)

#define MMRF_DCXO_CW10_XO_CBANK_SYNC_MAN_LSB                                    (3)
#define MMRF_DCXO_CW10_XO_CBANK_SYNC_MAN_WIDTH                                  (1)
#define MMRF_DCXO_CW10_XO_CBANK_SYNC_MAN_MASK                                   (0x0008)
#define MMRF_DCXO_CW10_XO_CBANK_SYNC_MAN_BIT                                    (0x0008)

#define MMRF_DCXO_CW10_XO_32KDIV_TEST_EN_LSB                                    (2)
#define MMRF_DCXO_CW10_XO_32KDIV_TEST_EN_WIDTH                                  (1)
#define MMRF_DCXO_CW10_XO_32KDIV_TEST_EN_MASK                                   (0x0004)
#define MMRF_DCXO_CW10_XO_32KDIV_TEST_EN_BIT                                    (0x0004)

#define MMRF_DCXO_CW10_XO_32KDIV_RATIO_MAN_LSB                                  (1)
#define MMRF_DCXO_CW10_XO_32KDIV_RATIO_MAN_WIDTH                                (1)
#define MMRF_DCXO_CW10_XO_32KDIV_RATIO_MAN_MASK                                 (0x0002)
#define MMRF_DCXO_CW10_XO_32KDIV_RATIO_MAN_BIT                                  (0x0002)

#define MMRF_DCXO_CW10_DCXO_32KDIV_SWRST_LSB                                    (0)
#define MMRF_DCXO_CW10_DCXO_32KDIV_SWRST_WIDTH                                  (1)
#define MMRF_DCXO_CW10_DCXO_32KDIV_SWRST_MASK                                   (0x0001)
#define MMRF_DCXO_CW10_DCXO_32KDIV_SWRST_BIT                                    (0x0001)

#define MMRF_DCXO_CW11_RG_XO_LDOPBUF_ENCL_LSB                                   (15)
#define MMRF_DCXO_CW11_RG_XO_LDOPBUF_ENCL_WIDTH                                 (1)
#define MMRF_DCXO_CW11_RG_XO_LDOPBUF_ENCL_MASK                                  (0x8000)
#define MMRF_DCXO_CW11_RG_XO_LDOPBUF_ENCL_BIT                                   (0x8000)

#define MMRF_DCXO_CW11_RG_XO_LDOPBUF_BYP_LSB                                    (14)
#define MMRF_DCXO_CW11_RG_XO_LDOPBUF_BYP_WIDTH                                  (1)
#define MMRF_DCXO_CW11_RG_XO_LDOPBUF_BYP_MASK                                   (0x4000)
#define MMRF_DCXO_CW11_RG_XO_LDOPBUF_BYP_BIT                                    (0x4000)

#define MMRF_DCXO_CW11_RG_XO_LPBUF_INV_LSB                                      (13)
#define MMRF_DCXO_CW11_RG_XO_LPBUF_INV_WIDTH                                    (1)
#define MMRF_DCXO_CW11_RG_XO_LPBUF_INV_MASK                                     (0x2000)
#define MMRF_DCXO_CW11_RG_XO_LPBUF_INV_BIT                                      (0x2000)

#define MMRF_DCXO_CW11_RG_XO_CTL_SYNC_BYP_LSB                                   (12)
#define MMRF_DCXO_CW11_RG_XO_CTL_SYNC_BYP_WIDTH                                 (1)
#define MMRF_DCXO_CW11_RG_XO_CTL_SYNC_BYP_MASK                                  (0x1000)
#define MMRF_DCXO_CW11_RG_XO_CTL_SYNC_BYP_BIT                                   (0x1000)

#define MMRF_DCXO_CW11_RG_XO_CTL_POL_LSB                                        (11)
#define MMRF_DCXO_CW11_RG_XO_CTL_POL_WIDTH                                      (1)
#define MMRF_DCXO_CW11_RG_XO_CTL_POL_MASK                                       (0x0800)
#define MMRF_DCXO_CW11_RG_XO_CTL_POL_BIT                                        (0x0800)

#define MMRF_DCXO_CW11_RG_XO_CBANK_SYNC_BYP_LSB                                 (10)
#define MMRF_DCXO_CW11_RG_XO_CBANK_SYNC_BYP_WIDTH                               (1)
#define MMRF_DCXO_CW11_RG_XO_CBANK_SYNC_BYP_MASK                                (0x0400)
#define MMRF_DCXO_CW11_RG_XO_CBANK_SYNC_BYP_BIT                                 (0x0400)

#define MMRF_DCXO_CW11_RG_XO_CBANK_POL_LSB                                      (9)
#define MMRF_DCXO_CW11_RG_XO_CBANK_POL_WIDTH                                    (1)
#define MMRF_DCXO_CW11_RG_XO_CBANK_POL_MASK                                     (0x0200)
#define MMRF_DCXO_CW11_RG_XO_CBANK_POL_BIT                                      (0x0200)

#define MMRF_DCXO_CW11_RG_XO_SYNC_CKPOL_LSB                                     (8)
#define MMRF_DCXO_CW11_RG_XO_SYNC_CKPOL_WIDTH                                   (1)
#define MMRF_DCXO_CW11_RG_XO_SYNC_CKPOL_MASK                                    (0x0100)
#define MMRF_DCXO_CW11_RG_XO_SYNC_CKPOL_BIT                                     (0x0100)

#define MMRF_DCXO_CW11_RG_XO_THADC_EN_LSB                                       (7)
#define MMRF_DCXO_CW11_RG_XO_THADC_EN_WIDTH                                     (1)
#define MMRF_DCXO_CW11_RG_XO_THADC_EN_MASK                                      (0x0080)
#define MMRF_DCXO_CW11_RG_XO_THADC_EN_BIT                                       (0x0080)

#define MMRF_DCXO_CW11_RG_XO_CORE_OSCTD_LSB                                     (5)
#define MMRF_DCXO_CW11_RG_XO_CORE_OSCTD_WIDTH                                   (2)
#define MMRF_DCXO_CW11_RG_XO_CORE_OSCTD_MASK                                    (0x0060)

#define MMRF_DCXO_CW11_XO_VTEST_SEL_MUX_LSB                                     (0)
#define MMRF_DCXO_CW11_XO_VTEST_SEL_MUX_WIDTH                                   (5)
#define MMRF_DCXO_CW11_XO_VTEST_SEL_MUX_MASK                                    (0x001F)

#define MMRF_DCXO_CW12_RG_XO_BUFLDO24_VSET_LSB                                  (13)
#define MMRF_DCXO_CW12_RG_XO_BUFLDO24_VSET_WIDTH                                (3)
#define MMRF_DCXO_CW12_RG_XO_BUFLDO24_VSET_MASK                                 (0xE000)

#define MMRF_DCXO_CW12_RG_XO_BUFLDO24_IBX2_LSB                                  (12)
#define MMRF_DCXO_CW12_RG_XO_BUFLDO24_IBX2_WIDTH                                (1)
#define MMRF_DCXO_CW12_RG_XO_BUFLDO24_IBX2_MASK                                 (0x1000)
#define MMRF_DCXO_CW12_RG_XO_BUFLDO24_IBX2_BIT                                  (0x1000)

#define MMRF_DCXO_CW12_RG_XO_BUFLDO24_ENCL_LSB                                  (11)
#define MMRF_DCXO_CW12_RG_XO_BUFLDO24_ENCL_WIDTH                                (1)
#define MMRF_DCXO_CW12_RG_XO_BUFLDO24_ENCL_MASK                                 (0x0800)
#define MMRF_DCXO_CW12_RG_XO_BUFLDO24_ENCL_BIT                                  (0x0800)

#define MMRF_DCXO_CW12_RG_XO_BUFLDO13_VSET_LSB                                  (9)
#define MMRF_DCXO_CW12_RG_XO_BUFLDO13_VSET_WIDTH                                (2)
#define MMRF_DCXO_CW12_RG_XO_BUFLDO13_VSET_MASK                                 (0x0600)

#define MMRF_DCXO_CW12_RG_XO_BUFLDO13_IX2_LSB                                   (8)
#define MMRF_DCXO_CW12_RG_XO_BUFLDO13_IX2_WIDTH                                 (1)
#define MMRF_DCXO_CW12_RG_XO_BUFLDO13_IX2_MASK                                  (0x0100)
#define MMRF_DCXO_CW12_RG_XO_BUFLDO13_IX2_BIT                                   (0x0100)

#define MMRF_DCXO_CW12_RG_XO_BUFLDO13_IBX2_LSB                                  (7)
#define MMRF_DCXO_CW12_RG_XO_BUFLDO13_IBX2_WIDTH                                (1)
#define MMRF_DCXO_CW12_RG_XO_BUFLDO13_IBX2_MASK                                 (0x0080)
#define MMRF_DCXO_CW12_RG_XO_BUFLDO13_IBX2_BIT                                  (0x0080)

#define MMRF_DCXO_CW12_RG_XO_BUFLDO13_ENCL_LSB                                  (6)
#define MMRF_DCXO_CW12_RG_XO_BUFLDO13_ENCL_WIDTH                                (1)
#define MMRF_DCXO_CW12_RG_XO_BUFLDO13_ENCL_MASK                                 (0x0040)
#define MMRF_DCXO_CW12_RG_XO_BUFLDO13_ENCL_BIT                                  (0x0040)

#define MMRF_DCXO_CW12_RG_XO_IBUF_ISET_LSB                                      (4)
#define MMRF_DCXO_CW12_RG_XO_IBUF_ISET_WIDTH                                    (2)
#define MMRF_DCXO_CW12_RG_XO_IBUF_ISET_MASK                                     (0x0030)

#define MMRF_DCXO_CW12_RG_XO_PBUF_ISET_LSB                                      (2)
#define MMRF_DCXO_CW12_RG_XO_PBUF_ISET_WIDTH                                    (2)
#define MMRF_DCXO_CW12_RG_XO_PBUF_ISET_MASK                                     (0x000C)

#define MMRF_DCXO_CW12_RG_XO_VGBIAS_VSET_LSB                                    (0)
#define MMRF_DCXO_CW12_RG_XO_VGBIAS_VSET_WIDTH                                  (2)
#define MMRF_DCXO_CW12_RG_XO_VGBIAS_VSET_MASK                                   (0x0003)

#define MMRF_DCXO_CW13_RG_XO_EXTBUF4_ISET_LSB                                   (14)
#define MMRF_DCXO_CW13_RG_XO_EXTBUF4_ISET_WIDTH                                 (2)
#define MMRF_DCXO_CW13_RG_XO_EXTBUF4_ISET_MASK                                  (0xC000)

#define MMRF_DCXO_CW13_RG_XO_EXTBUF4_HD_LSB                                     (12)
#define MMRF_DCXO_CW13_RG_XO_EXTBUF4_HD_WIDTH                                   (2)
#define MMRF_DCXO_CW13_RG_XO_EXTBUF4_HD_MASK                                    (0x3000)

#define MMRF_DCXO_CW13_RG_XO_EXTBUF3_ISET_LSB                                   (10)
#define MMRF_DCXO_CW13_RG_XO_EXTBUF3_ISET_WIDTH                                 (2)
#define MMRF_DCXO_CW13_RG_XO_EXTBUF3_ISET_MASK                                  (0x0C00)

#define MMRF_DCXO_CW13_RG_XO_EXTBUF3_HD_LSB                                     (8)
#define MMRF_DCXO_CW13_RG_XO_EXTBUF3_HD_WIDTH                                   (2)
#define MMRF_DCXO_CW13_RG_XO_EXTBUF3_HD_MASK                                    (0x0300)

#define MMRF_DCXO_CW13_RG_XO_EXTBUF2_ISET_LSB                                   (6)
#define MMRF_DCXO_CW13_RG_XO_EXTBUF2_ISET_WIDTH                                 (2)
#define MMRF_DCXO_CW13_RG_XO_EXTBUF2_ISET_MASK                                  (0x00C0)

#define MMRF_DCXO_CW13_RG_XO_EXTBUF2_HD_LSB                                     (4)
#define MMRF_DCXO_CW13_RG_XO_EXTBUF2_HD_WIDTH                                   (2)
#define MMRF_DCXO_CW13_RG_XO_EXTBUF2_HD_MASK                                    (0x0030)

#define MMRF_DCXO_CW13_RG_XO_EXTBUF1_ISET_LSB                                   (2)
#define MMRF_DCXO_CW13_RG_XO_EXTBUF1_ISET_WIDTH                                 (2)
#define MMRF_DCXO_CW13_RG_XO_EXTBUF1_ISET_MASK                                  (0x000C)

#define MMRF_DCXO_CW13_RG_XO_EXTBUF1_HD_LSB                                     (0)
#define MMRF_DCXO_CW13_RG_XO_EXTBUF1_HD_WIDTH                                   (2)
#define MMRF_DCXO_CW13_RG_XO_EXTBUF1_HD_MASK                                    (0x0003)

#define MMRF_DCXO_CW14_XO_CAL_EN_M_LSB                                          (15)
#define MMRF_DCXO_CW14_XO_CAL_EN_M_WIDTH                                        (1)
#define MMRF_DCXO_CW14_XO_CAL_EN_M_MASK                                         (0x8000)
#define MMRF_DCXO_CW14_XO_CAL_EN_M_BIT                                          (0x8000)

#define MMRF_DCXO_CW14_XO_CAL_EN_MAN_LSB                                        (14)
#define MMRF_DCXO_CW14_XO_CAL_EN_MAN_WIDTH                                      (1)
#define MMRF_DCXO_CW14_XO_CAL_EN_MAN_MASK                                       (0x4000)
#define MMRF_DCXO_CW14_XO_CAL_EN_MAN_BIT                                        (0x4000)

#define MMRF_DCXO_CW14_RG_XO_RESERVED1_LSB                                      (10)
#define MMRF_DCXO_CW14_RG_XO_RESERVED1_WIDTH                                    (4)
#define MMRF_DCXO_CW14_RG_XO_RESERVED1_MASK                                     (0x3C00)

#define MMRF_DCXO_CW14_RG_XO_RESERVED0_LSB                                      (6)
#define MMRF_DCXO_CW14_RG_XO_RESERVED0_WIDTH                                    (4)
#define MMRF_DCXO_CW14_RG_XO_RESERVED0_MASK                                     (0x03C0)

#define MMRF_DCXO_CW14_RG_XO_AUDIO_ISET_LSB                                     (4)
#define MMRF_DCXO_CW14_RG_XO_AUDIO_ISET_WIDTH                                   (2)
#define MMRF_DCXO_CW14_RG_XO_AUDIO_ISET_MASK                                    (0x0030)

#define MMRF_DCXO_CW14_RG_XO_AUDIO_ATTEN_LSB                                    (2)
#define MMRF_DCXO_CW14_RG_XO_AUDIO_ATTEN_WIDTH                                  (2)
#define MMRF_DCXO_CW14_RG_XO_AUDIO_ATTEN_MASK                                   (0x000C)

#define MMRF_DCXO_CW14_RG_XO_LPM_PREBUF_ISET_LSB                                (0)
#define MMRF_DCXO_CW14_RG_XO_LPM_PREBUF_ISET_WIDTH                              (2)
#define MMRF_DCXO_CW14_RG_XO_LPM_PREBUF_ISET_MASK                               (0x0003)

#define MMRF_DCXO_CW15_DCXO_AUXOUT_SEL_LSB                                      (5)
#define MMRF_DCXO_CW15_DCXO_AUXOUT_SEL_WIDTH                                    (11)
#define MMRF_DCXO_CW15_DCXO_AUXOUT_SEL_MASK                                     (0xFFE0)

#define MMRF_DCXO_CW15_DCXO_STATIC_AUXOUT_SEL_LSB                               (1)
#define MMRF_DCXO_CW15_DCXO_STATIC_AUXOUT_SEL_WIDTH                             (4)
#define MMRF_DCXO_CW15_DCXO_STATIC_AUXOUT_SEL_MASK                              (0x001E)

#define MMRF_DCXO_CW15_DCXO_STATIC_AUXOUT_EN_LSB                                (0)
#define MMRF_DCXO_CW15_DCXO_STATIC_AUXOUT_EN_WIDTH                              (1)
#define MMRF_DCXO_CW15_DCXO_STATIC_AUXOUT_EN_MASK                               (0x0001)
#define MMRF_DCXO_CW15_DCXO_STATIC_AUXOUT_EN_BIT                                (0x0001)
#endif

#endif //#ifndef _MML1_RF_REG_TK6291_H_
