NDFramePage.OnPageTitleLoaded("File3:mvau_tb_v1.sv","mvau_tb_v1.sv");NDSummary.OnSummaryLoaded("File3:mvau_tb_v1.sv",[["SystemVerilog","SystemVerilog"]],[["Combinatorial Always Blocks","Always"],["Groups","Group"],["Initial blocks","Initial"],["Module","Module"],["Signals","Signal"]],[[119,0,1,"Module","Module"],[120,0,3,"<span class=\"Qualifier\">mvau_tb_v1.</span>&#8203;sv (testbench)","mvau_tb_v1.sv"],[121,0,1,"Signals","Signals"],[122,0,4,"rst_n","rst_n"],[123,0,4,"out_v","out_v"],[124,0,4,"out","out"],[125,0,4,"out_packed","out_packed"],[126,0,4,"in_v","in_v"],[127,0,4,"weights","weights"],[128,0,4,"in_mat","in_mat"],[129,0,4,"in","in"],[130,0,4,"mvau_beh","mvau_beh"],[131,0,4,"test_count","test_count"],[132,0,4,"do_comp","do_comp"],[133,0,1,"Initial blocks","Initial_blocks"],[134,0,2,"CLK_RST_GEN","CLK_RST_GEN"],[135,0,1,"Combinatorial Always Blocks","Combinatorial_Always_Blocks"],[136,0,0,"CLK_GEN","CLK_GEN"],[137,0,0,"WGT_MAT_GEN","WGT_MAT_GEN"],[138,0,0,"INP_MAT_GEN","INP_MAT_GEN"]]);