|RSAinput
addr1[0] => addr1[0].IN2
addr1[1] => addr1[1].IN2
addr1[2] => addr1[2].IN2
addr1[3] => addr1[3].IN2
addr1[4] => addr1[4].IN2
addr1[5] => addr1[5].IN2
addr1[6] => addr1[6].IN2
addr2[0] => ~NO_FANOUT~
addr2[1] => ~NO_FANOUT~
addr2[2] => ~NO_FANOUT~
addr2[3] => ~NO_FANOUT~
addr2[4] => ~NO_FANOUT~
addr2[5] => ~NO_FANOUT~
addr2[6] => ~NO_FANOUT~
clk => clk.IN3
dataoutl[0] <= multiplier:multiplier0.dataoutl
dataoutl[1] <= multiplier:multiplier0.dataoutl
dataoutl[2] <= multiplier:multiplier0.dataoutl
dataoutl[3] <= multiplier:multiplier0.dataoutl
dataoutl[4] <= multiplier:multiplier0.dataoutl
dataoutl[5] <= multiplier:multiplier0.dataoutl
dataoutl[6] <= multiplier:multiplier0.dataoutl
dataoutl[7] <= multiplier:multiplier0.dataoutl
dataoutl[8] <= multiplier:multiplier0.dataoutl
dataoutl[9] <= multiplier:multiplier0.dataoutl
dataoutl[10] <= multiplier:multiplier0.dataoutl
dataoutl[11] <= multiplier:multiplier0.dataoutl
dataoutl[12] <= multiplier:multiplier0.dataoutl
dataoutl[13] <= multiplier:multiplier0.dataoutl
dataoutl[14] <= multiplier:multiplier0.dataoutl
dataoutl[15] <= multiplier:multiplier0.dataoutl
dataoutl[16] <= multiplier:multiplier0.dataoutl
dataoutl[17] <= multiplier:multiplier0.dataoutl
dataoutl[18] <= multiplier:multiplier0.dataoutl
dataoutl[19] <= multiplier:multiplier0.dataoutl
dataoutl[20] <= multiplier:multiplier0.dataoutl
dataoutl[21] <= multiplier:multiplier0.dataoutl
dataoutl[22] <= multiplier:multiplier0.dataoutl
dataoutl[23] <= multiplier:multiplier0.dataoutl
dataoutl[24] <= multiplier:multiplier0.dataoutl
dataoutl[25] <= multiplier:multiplier0.dataoutl
dataoutl[26] <= multiplier:multiplier0.dataoutl
dataoutl[27] <= multiplier:multiplier0.dataoutl
dataoutl[28] <= multiplier:multiplier0.dataoutl
dataoutl[29] <= multiplier:multiplier0.dataoutl
dataoutl[30] <= multiplier:multiplier0.dataoutl
dataoutl[31] <= multiplier:multiplier0.dataoutl
dataouth[0] <= multiplier:multiplier0.dataouth
dataouth[1] <= multiplier:multiplier0.dataouth
dataouth[2] <= multiplier:multiplier0.dataouth
dataouth[3] <= multiplier:multiplier0.dataouth
dataouth[4] <= multiplier:multiplier0.dataouth
dataouth[5] <= multiplier:multiplier0.dataouth
dataouth[6] <= multiplier:multiplier0.dataouth
dataouth[7] <= multiplier:multiplier0.dataouth
dataouth[8] <= multiplier:multiplier0.dataouth
dataouth[9] <= multiplier:multiplier0.dataouth
dataouth[10] <= multiplier:multiplier0.dataouth
dataouth[11] <= multiplier:multiplier0.dataouth
dataouth[12] <= multiplier:multiplier0.dataouth
dataouth[13] <= multiplier:multiplier0.dataouth
dataouth[14] <= multiplier:multiplier0.dataouth
dataouth[15] <= multiplier:multiplier0.dataouth
dataouth[16] <= multiplier:multiplier0.dataouth
dataouth[17] <= multiplier:multiplier0.dataouth
dataouth[18] <= multiplier:multiplier0.dataouth
dataouth[19] <= multiplier:multiplier0.dataouth
dataouth[20] <= multiplier:multiplier0.dataouth
dataouth[21] <= multiplier:multiplier0.dataouth
dataouth[22] <= multiplier:multiplier0.dataouth
dataouth[23] <= multiplier:multiplier0.dataouth
dataouth[24] <= multiplier:multiplier0.dataouth
dataouth[25] <= multiplier:multiplier0.dataouth
dataouth[26] <= multiplier:multiplier0.dataouth
dataouth[27] <= multiplier:multiplier0.dataouth
dataouth[28] <= multiplier:multiplier0.dataouth
dataouth[29] <= multiplier:multiplier0.dataouth
dataouth[30] <= multiplier:multiplier0.dataouth
dataouth[31] <= multiplier:multiplier0.dataouth


|RSAinput|mem_m:mem_m0
addr[0] => addr[0].IN1
addr[1] => addr[1].IN1
addr[2] => addr[2].IN1
addr[3] => addr[3].IN1
addr[4] => addr[4].IN1
addr[5] => addr[5].IN1
addr[6] => addr[6].IN1
clk => clk.IN2
dataout[0] <= lpm_ram_dq:ram.q
dataout[1] <= lpm_ram_dq:ram.q
dataout[2] <= lpm_ram_dq:ram.q
dataout[3] <= lpm_ram_dq:ram.q
dataout[4] <= lpm_ram_dq:ram.q
dataout[5] <= lpm_ram_dq:ram.q
dataout[6] <= lpm_ram_dq:ram.q
dataout[7] <= lpm_ram_dq:ram.q
dataout[8] <= lpm_ram_dq:ram.q
dataout[9] <= lpm_ram_dq:ram.q
dataout[10] <= lpm_ram_dq:ram.q
dataout[11] <= lpm_ram_dq:ram.q
dataout[12] <= lpm_ram_dq:ram.q
dataout[13] <= lpm_ram_dq:ram.q
dataout[14] <= lpm_ram_dq:ram.q
dataout[15] <= lpm_ram_dq:ram.q
dataout[16] <= lpm_ram_dq:ram.q
dataout[17] <= lpm_ram_dq:ram.q
dataout[18] <= lpm_ram_dq:ram.q
dataout[19] <= lpm_ram_dq:ram.q
dataout[20] <= lpm_ram_dq:ram.q
dataout[21] <= lpm_ram_dq:ram.q
dataout[22] <= lpm_ram_dq:ram.q
dataout[23] <= lpm_ram_dq:ram.q
dataout[24] <= lpm_ram_dq:ram.q
dataout[25] <= lpm_ram_dq:ram.q
dataout[26] <= lpm_ram_dq:ram.q
dataout[27] <= lpm_ram_dq:ram.q
dataout[28] <= lpm_ram_dq:ram.q
dataout[29] <= lpm_ram_dq:ram.q
dataout[30] <= lpm_ram_dq:ram.q
dataout[31] <= lpm_ram_dq:ram.q


|RSAinput|mem_m:mem_m0|lpm_ram_dq:ram
data[0] => altram:sram.data[0]
data[1] => altram:sram.data[1]
data[2] => altram:sram.data[2]
data[3] => altram:sram.data[3]
data[4] => altram:sram.data[4]
data[5] => altram:sram.data[5]
data[6] => altram:sram.data[6]
data[7] => altram:sram.data[7]
data[8] => altram:sram.data[8]
data[9] => altram:sram.data[9]
data[10] => altram:sram.data[10]
data[11] => altram:sram.data[11]
data[12] => altram:sram.data[12]
data[13] => altram:sram.data[13]
data[14] => altram:sram.data[14]
data[15] => altram:sram.data[15]
data[16] => altram:sram.data[16]
data[17] => altram:sram.data[17]
data[18] => altram:sram.data[18]
data[19] => altram:sram.data[19]
data[20] => altram:sram.data[20]
data[21] => altram:sram.data[21]
data[22] => altram:sram.data[22]
data[23] => altram:sram.data[23]
data[24] => altram:sram.data[24]
data[25] => altram:sram.data[25]
data[26] => altram:sram.data[26]
data[27] => altram:sram.data[27]
data[28] => altram:sram.data[28]
data[29] => altram:sram.data[29]
data[30] => altram:sram.data[30]
data[31] => altram:sram.data[31]
address[0] => altram:sram.address[0]
address[1] => altram:sram.address[1]
address[2] => altram:sram.address[2]
address[3] => altram:sram.address[3]
address[4] => altram:sram.address[4]
address[5] => altram:sram.address[5]
address[6] => altram:sram.address[6]
inclock => altram:sram.clocki
outclock => altram:sram.clocko
we => altram:sram.we
q[0] <= altram:sram.q[0]
q[1] <= altram:sram.q[1]
q[2] <= altram:sram.q[2]
q[3] <= altram:sram.q[3]
q[4] <= altram:sram.q[4]
q[5] <= altram:sram.q[5]
q[6] <= altram:sram.q[6]
q[7] <= altram:sram.q[7]
q[8] <= altram:sram.q[8]
q[9] <= altram:sram.q[9]
q[10] <= altram:sram.q[10]
q[11] <= altram:sram.q[11]
q[12] <= altram:sram.q[12]
q[13] <= altram:sram.q[13]
q[14] <= altram:sram.q[14]
q[15] <= altram:sram.q[15]
q[16] <= altram:sram.q[16]
q[17] <= altram:sram.q[17]
q[18] <= altram:sram.q[18]
q[19] <= altram:sram.q[19]
q[20] <= altram:sram.q[20]
q[21] <= altram:sram.q[21]
q[22] <= altram:sram.q[22]
q[23] <= altram:sram.q[23]
q[24] <= altram:sram.q[24]
q[25] <= altram:sram.q[25]
q[26] <= altram:sram.q[26]
q[27] <= altram:sram.q[27]
q[28] <= altram:sram.q[28]
q[29] <= altram:sram.q[29]
q[30] <= altram:sram.q[30]
q[31] <= altram:sram.q[31]


|RSAinput|mem_m:mem_m0|lpm_ram_dq:ram|altram:sram
we => _.IN0
data[0] => altsyncram:ram_block.data_a[0]
data[1] => altsyncram:ram_block.data_a[1]
data[2] => altsyncram:ram_block.data_a[2]
data[3] => altsyncram:ram_block.data_a[3]
data[4] => altsyncram:ram_block.data_a[4]
data[5] => altsyncram:ram_block.data_a[5]
data[6] => altsyncram:ram_block.data_a[6]
data[7] => altsyncram:ram_block.data_a[7]
data[8] => altsyncram:ram_block.data_a[8]
data[9] => altsyncram:ram_block.data_a[9]
data[10] => altsyncram:ram_block.data_a[10]
data[11] => altsyncram:ram_block.data_a[11]
data[12] => altsyncram:ram_block.data_a[12]
data[13] => altsyncram:ram_block.data_a[13]
data[14] => altsyncram:ram_block.data_a[14]
data[15] => altsyncram:ram_block.data_a[15]
data[16] => altsyncram:ram_block.data_a[16]
data[17] => altsyncram:ram_block.data_a[17]
data[18] => altsyncram:ram_block.data_a[18]
data[19] => altsyncram:ram_block.data_a[19]
data[20] => altsyncram:ram_block.data_a[20]
data[21] => altsyncram:ram_block.data_a[21]
data[22] => altsyncram:ram_block.data_a[22]
data[23] => altsyncram:ram_block.data_a[23]
data[24] => altsyncram:ram_block.data_a[24]
data[25] => altsyncram:ram_block.data_a[25]
data[26] => altsyncram:ram_block.data_a[26]
data[27] => altsyncram:ram_block.data_a[27]
data[28] => altsyncram:ram_block.data_a[28]
data[29] => altsyncram:ram_block.data_a[29]
data[30] => altsyncram:ram_block.data_a[30]
data[31] => altsyncram:ram_block.data_a[31]
address[0] => altsyncram:ram_block.address_a[0]
address[1] => altsyncram:ram_block.address_a[1]
address[2] => altsyncram:ram_block.address_a[2]
address[3] => altsyncram:ram_block.address_a[3]
address[4] => altsyncram:ram_block.address_a[4]
address[5] => altsyncram:ram_block.address_a[5]
address[6] => altsyncram:ram_block.address_a[6]
clocki => altsyncram:ram_block.clock0
clocko => altsyncram:ram_block.clock1
be => _.IN1
q[0] <= altsyncram:ram_block.q_a[0]
q[1] <= altsyncram:ram_block.q_a[1]
q[2] <= altsyncram:ram_block.q_a[2]
q[3] <= altsyncram:ram_block.q_a[3]
q[4] <= altsyncram:ram_block.q_a[4]
q[5] <= altsyncram:ram_block.q_a[5]
q[6] <= altsyncram:ram_block.q_a[6]
q[7] <= altsyncram:ram_block.q_a[7]
q[8] <= altsyncram:ram_block.q_a[8]
q[9] <= altsyncram:ram_block.q_a[9]
q[10] <= altsyncram:ram_block.q_a[10]
q[11] <= altsyncram:ram_block.q_a[11]
q[12] <= altsyncram:ram_block.q_a[12]
q[13] <= altsyncram:ram_block.q_a[13]
q[14] <= altsyncram:ram_block.q_a[14]
q[15] <= altsyncram:ram_block.q_a[15]
q[16] <= altsyncram:ram_block.q_a[16]
q[17] <= altsyncram:ram_block.q_a[17]
q[18] <= altsyncram:ram_block.q_a[18]
q[19] <= altsyncram:ram_block.q_a[19]
q[20] <= altsyncram:ram_block.q_a[20]
q[21] <= altsyncram:ram_block.q_a[21]
q[22] <= altsyncram:ram_block.q_a[22]
q[23] <= altsyncram:ram_block.q_a[23]
q[24] <= altsyncram:ram_block.q_a[24]
q[25] <= altsyncram:ram_block.q_a[25]
q[26] <= altsyncram:ram_block.q_a[26]
q[27] <= altsyncram:ram_block.q_a[27]
q[28] <= altsyncram:ram_block.q_a[28]
q[29] <= altsyncram:ram_block.q_a[29]
q[30] <= altsyncram:ram_block.q_a[30]
q[31] <= altsyncram:ram_block.q_a[31]


|RSAinput|mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block
wren_a => altsyncram_kg91:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_kg91:auto_generated.data_a[0]
data_a[1] => altsyncram_kg91:auto_generated.data_a[1]
data_a[2] => altsyncram_kg91:auto_generated.data_a[2]
data_a[3] => altsyncram_kg91:auto_generated.data_a[3]
data_a[4] => altsyncram_kg91:auto_generated.data_a[4]
data_a[5] => altsyncram_kg91:auto_generated.data_a[5]
data_a[6] => altsyncram_kg91:auto_generated.data_a[6]
data_a[7] => altsyncram_kg91:auto_generated.data_a[7]
data_a[8] => altsyncram_kg91:auto_generated.data_a[8]
data_a[9] => altsyncram_kg91:auto_generated.data_a[9]
data_a[10] => altsyncram_kg91:auto_generated.data_a[10]
data_a[11] => altsyncram_kg91:auto_generated.data_a[11]
data_a[12] => altsyncram_kg91:auto_generated.data_a[12]
data_a[13] => altsyncram_kg91:auto_generated.data_a[13]
data_a[14] => altsyncram_kg91:auto_generated.data_a[14]
data_a[15] => altsyncram_kg91:auto_generated.data_a[15]
data_a[16] => altsyncram_kg91:auto_generated.data_a[16]
data_a[17] => altsyncram_kg91:auto_generated.data_a[17]
data_a[18] => altsyncram_kg91:auto_generated.data_a[18]
data_a[19] => altsyncram_kg91:auto_generated.data_a[19]
data_a[20] => altsyncram_kg91:auto_generated.data_a[20]
data_a[21] => altsyncram_kg91:auto_generated.data_a[21]
data_a[22] => altsyncram_kg91:auto_generated.data_a[22]
data_a[23] => altsyncram_kg91:auto_generated.data_a[23]
data_a[24] => altsyncram_kg91:auto_generated.data_a[24]
data_a[25] => altsyncram_kg91:auto_generated.data_a[25]
data_a[26] => altsyncram_kg91:auto_generated.data_a[26]
data_a[27] => altsyncram_kg91:auto_generated.data_a[27]
data_a[28] => altsyncram_kg91:auto_generated.data_a[28]
data_a[29] => altsyncram_kg91:auto_generated.data_a[29]
data_a[30] => altsyncram_kg91:auto_generated.data_a[30]
data_a[31] => altsyncram_kg91:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_kg91:auto_generated.address_a[0]
address_a[1] => altsyncram_kg91:auto_generated.address_a[1]
address_a[2] => altsyncram_kg91:auto_generated.address_a[2]
address_a[3] => altsyncram_kg91:auto_generated.address_a[3]
address_a[4] => altsyncram_kg91:auto_generated.address_a[4]
address_a[5] => altsyncram_kg91:auto_generated.address_a[5]
address_a[6] => altsyncram_kg91:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_kg91:auto_generated.clock0
clock1 => altsyncram_kg91:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_kg91:auto_generated.q_a[0]
q_a[1] <= altsyncram_kg91:auto_generated.q_a[1]
q_a[2] <= altsyncram_kg91:auto_generated.q_a[2]
q_a[3] <= altsyncram_kg91:auto_generated.q_a[3]
q_a[4] <= altsyncram_kg91:auto_generated.q_a[4]
q_a[5] <= altsyncram_kg91:auto_generated.q_a[5]
q_a[6] <= altsyncram_kg91:auto_generated.q_a[6]
q_a[7] <= altsyncram_kg91:auto_generated.q_a[7]
q_a[8] <= altsyncram_kg91:auto_generated.q_a[8]
q_a[9] <= altsyncram_kg91:auto_generated.q_a[9]
q_a[10] <= altsyncram_kg91:auto_generated.q_a[10]
q_a[11] <= altsyncram_kg91:auto_generated.q_a[11]
q_a[12] <= altsyncram_kg91:auto_generated.q_a[12]
q_a[13] <= altsyncram_kg91:auto_generated.q_a[13]
q_a[14] <= altsyncram_kg91:auto_generated.q_a[14]
q_a[15] <= altsyncram_kg91:auto_generated.q_a[15]
q_a[16] <= altsyncram_kg91:auto_generated.q_a[16]
q_a[17] <= altsyncram_kg91:auto_generated.q_a[17]
q_a[18] <= altsyncram_kg91:auto_generated.q_a[18]
q_a[19] <= altsyncram_kg91:auto_generated.q_a[19]
q_a[20] <= altsyncram_kg91:auto_generated.q_a[20]
q_a[21] <= altsyncram_kg91:auto_generated.q_a[21]
q_a[22] <= altsyncram_kg91:auto_generated.q_a[22]
q_a[23] <= altsyncram_kg91:auto_generated.q_a[23]
q_a[24] <= altsyncram_kg91:auto_generated.q_a[24]
q_a[25] <= altsyncram_kg91:auto_generated.q_a[25]
q_a[26] <= altsyncram_kg91:auto_generated.q_a[26]
q_a[27] <= altsyncram_kg91:auto_generated.q_a[27]
q_a[28] <= altsyncram_kg91:auto_generated.q_a[28]
q_a[29] <= altsyncram_kg91:auto_generated.q_a[29]
q_a[30] <= altsyncram_kg91:auto_generated.q_a[30]
q_a[31] <= altsyncram_kg91:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|RSAinput|mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|RSAinput|mem_e:mem_e0
addr[0] => addr[0].IN1
addr[1] => addr[1].IN1
addr[2] => addr[2].IN1
addr[3] => addr[3].IN1
addr[4] => addr[4].IN1
addr[5] => addr[5].IN1
addr[6] => addr[6].IN1
clk => clk.IN2
dataout[0] <= lpm_ram_dq:ram.q
dataout[1] <= lpm_ram_dq:ram.q
dataout[2] <= lpm_ram_dq:ram.q
dataout[3] <= lpm_ram_dq:ram.q
dataout[4] <= lpm_ram_dq:ram.q
dataout[5] <= lpm_ram_dq:ram.q
dataout[6] <= lpm_ram_dq:ram.q
dataout[7] <= lpm_ram_dq:ram.q
dataout[8] <= lpm_ram_dq:ram.q
dataout[9] <= lpm_ram_dq:ram.q
dataout[10] <= lpm_ram_dq:ram.q
dataout[11] <= lpm_ram_dq:ram.q
dataout[12] <= lpm_ram_dq:ram.q
dataout[13] <= lpm_ram_dq:ram.q
dataout[14] <= lpm_ram_dq:ram.q
dataout[15] <= lpm_ram_dq:ram.q
dataout[16] <= lpm_ram_dq:ram.q
dataout[17] <= lpm_ram_dq:ram.q
dataout[18] <= lpm_ram_dq:ram.q
dataout[19] <= lpm_ram_dq:ram.q
dataout[20] <= lpm_ram_dq:ram.q
dataout[21] <= lpm_ram_dq:ram.q
dataout[22] <= lpm_ram_dq:ram.q
dataout[23] <= lpm_ram_dq:ram.q
dataout[24] <= lpm_ram_dq:ram.q
dataout[25] <= lpm_ram_dq:ram.q
dataout[26] <= lpm_ram_dq:ram.q
dataout[27] <= lpm_ram_dq:ram.q
dataout[28] <= lpm_ram_dq:ram.q
dataout[29] <= lpm_ram_dq:ram.q
dataout[30] <= lpm_ram_dq:ram.q
dataout[31] <= lpm_ram_dq:ram.q


|RSAinput|mem_e:mem_e0|lpm_ram_dq:ram
data[0] => altram:sram.data[0]
data[1] => altram:sram.data[1]
data[2] => altram:sram.data[2]
data[3] => altram:sram.data[3]
data[4] => altram:sram.data[4]
data[5] => altram:sram.data[5]
data[6] => altram:sram.data[6]
data[7] => altram:sram.data[7]
data[8] => altram:sram.data[8]
data[9] => altram:sram.data[9]
data[10] => altram:sram.data[10]
data[11] => altram:sram.data[11]
data[12] => altram:sram.data[12]
data[13] => altram:sram.data[13]
data[14] => altram:sram.data[14]
data[15] => altram:sram.data[15]
data[16] => altram:sram.data[16]
data[17] => altram:sram.data[17]
data[18] => altram:sram.data[18]
data[19] => altram:sram.data[19]
data[20] => altram:sram.data[20]
data[21] => altram:sram.data[21]
data[22] => altram:sram.data[22]
data[23] => altram:sram.data[23]
data[24] => altram:sram.data[24]
data[25] => altram:sram.data[25]
data[26] => altram:sram.data[26]
data[27] => altram:sram.data[27]
data[28] => altram:sram.data[28]
data[29] => altram:sram.data[29]
data[30] => altram:sram.data[30]
data[31] => altram:sram.data[31]
address[0] => altram:sram.address[0]
address[1] => altram:sram.address[1]
address[2] => altram:sram.address[2]
address[3] => altram:sram.address[3]
address[4] => altram:sram.address[4]
address[5] => altram:sram.address[5]
address[6] => altram:sram.address[6]
inclock => altram:sram.clocki
outclock => altram:sram.clocko
we => altram:sram.we
q[0] <= altram:sram.q[0]
q[1] <= altram:sram.q[1]
q[2] <= altram:sram.q[2]
q[3] <= altram:sram.q[3]
q[4] <= altram:sram.q[4]
q[5] <= altram:sram.q[5]
q[6] <= altram:sram.q[6]
q[7] <= altram:sram.q[7]
q[8] <= altram:sram.q[8]
q[9] <= altram:sram.q[9]
q[10] <= altram:sram.q[10]
q[11] <= altram:sram.q[11]
q[12] <= altram:sram.q[12]
q[13] <= altram:sram.q[13]
q[14] <= altram:sram.q[14]
q[15] <= altram:sram.q[15]
q[16] <= altram:sram.q[16]
q[17] <= altram:sram.q[17]
q[18] <= altram:sram.q[18]
q[19] <= altram:sram.q[19]
q[20] <= altram:sram.q[20]
q[21] <= altram:sram.q[21]
q[22] <= altram:sram.q[22]
q[23] <= altram:sram.q[23]
q[24] <= altram:sram.q[24]
q[25] <= altram:sram.q[25]
q[26] <= altram:sram.q[26]
q[27] <= altram:sram.q[27]
q[28] <= altram:sram.q[28]
q[29] <= altram:sram.q[29]
q[30] <= altram:sram.q[30]
q[31] <= altram:sram.q[31]


|RSAinput|mem_e:mem_e0|lpm_ram_dq:ram|altram:sram
we => _.IN0
data[0] => altsyncram:ram_block.data_a[0]
data[1] => altsyncram:ram_block.data_a[1]
data[2] => altsyncram:ram_block.data_a[2]
data[3] => altsyncram:ram_block.data_a[3]
data[4] => altsyncram:ram_block.data_a[4]
data[5] => altsyncram:ram_block.data_a[5]
data[6] => altsyncram:ram_block.data_a[6]
data[7] => altsyncram:ram_block.data_a[7]
data[8] => altsyncram:ram_block.data_a[8]
data[9] => altsyncram:ram_block.data_a[9]
data[10] => altsyncram:ram_block.data_a[10]
data[11] => altsyncram:ram_block.data_a[11]
data[12] => altsyncram:ram_block.data_a[12]
data[13] => altsyncram:ram_block.data_a[13]
data[14] => altsyncram:ram_block.data_a[14]
data[15] => altsyncram:ram_block.data_a[15]
data[16] => altsyncram:ram_block.data_a[16]
data[17] => altsyncram:ram_block.data_a[17]
data[18] => altsyncram:ram_block.data_a[18]
data[19] => altsyncram:ram_block.data_a[19]
data[20] => altsyncram:ram_block.data_a[20]
data[21] => altsyncram:ram_block.data_a[21]
data[22] => altsyncram:ram_block.data_a[22]
data[23] => altsyncram:ram_block.data_a[23]
data[24] => altsyncram:ram_block.data_a[24]
data[25] => altsyncram:ram_block.data_a[25]
data[26] => altsyncram:ram_block.data_a[26]
data[27] => altsyncram:ram_block.data_a[27]
data[28] => altsyncram:ram_block.data_a[28]
data[29] => altsyncram:ram_block.data_a[29]
data[30] => altsyncram:ram_block.data_a[30]
data[31] => altsyncram:ram_block.data_a[31]
address[0] => altsyncram:ram_block.address_a[0]
address[1] => altsyncram:ram_block.address_a[1]
address[2] => altsyncram:ram_block.address_a[2]
address[3] => altsyncram:ram_block.address_a[3]
address[4] => altsyncram:ram_block.address_a[4]
address[5] => altsyncram:ram_block.address_a[5]
address[6] => altsyncram:ram_block.address_a[6]
clocki => altsyncram:ram_block.clock0
clocko => altsyncram:ram_block.clock1
be => _.IN1
q[0] <= altsyncram:ram_block.q_a[0]
q[1] <= altsyncram:ram_block.q_a[1]
q[2] <= altsyncram:ram_block.q_a[2]
q[3] <= altsyncram:ram_block.q_a[3]
q[4] <= altsyncram:ram_block.q_a[4]
q[5] <= altsyncram:ram_block.q_a[5]
q[6] <= altsyncram:ram_block.q_a[6]
q[7] <= altsyncram:ram_block.q_a[7]
q[8] <= altsyncram:ram_block.q_a[8]
q[9] <= altsyncram:ram_block.q_a[9]
q[10] <= altsyncram:ram_block.q_a[10]
q[11] <= altsyncram:ram_block.q_a[11]
q[12] <= altsyncram:ram_block.q_a[12]
q[13] <= altsyncram:ram_block.q_a[13]
q[14] <= altsyncram:ram_block.q_a[14]
q[15] <= altsyncram:ram_block.q_a[15]
q[16] <= altsyncram:ram_block.q_a[16]
q[17] <= altsyncram:ram_block.q_a[17]
q[18] <= altsyncram:ram_block.q_a[18]
q[19] <= altsyncram:ram_block.q_a[19]
q[20] <= altsyncram:ram_block.q_a[20]
q[21] <= altsyncram:ram_block.q_a[21]
q[22] <= altsyncram:ram_block.q_a[22]
q[23] <= altsyncram:ram_block.q_a[23]
q[24] <= altsyncram:ram_block.q_a[24]
q[25] <= altsyncram:ram_block.q_a[25]
q[26] <= altsyncram:ram_block.q_a[26]
q[27] <= altsyncram:ram_block.q_a[27]
q[28] <= altsyncram:ram_block.q_a[28]
q[29] <= altsyncram:ram_block.q_a[29]
q[30] <= altsyncram:ram_block.q_a[30]
q[31] <= altsyncram:ram_block.q_a[31]


|RSAinput|mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block
wren_a => altsyncram_cg91:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_cg91:auto_generated.data_a[0]
data_a[1] => altsyncram_cg91:auto_generated.data_a[1]
data_a[2] => altsyncram_cg91:auto_generated.data_a[2]
data_a[3] => altsyncram_cg91:auto_generated.data_a[3]
data_a[4] => altsyncram_cg91:auto_generated.data_a[4]
data_a[5] => altsyncram_cg91:auto_generated.data_a[5]
data_a[6] => altsyncram_cg91:auto_generated.data_a[6]
data_a[7] => altsyncram_cg91:auto_generated.data_a[7]
data_a[8] => altsyncram_cg91:auto_generated.data_a[8]
data_a[9] => altsyncram_cg91:auto_generated.data_a[9]
data_a[10] => altsyncram_cg91:auto_generated.data_a[10]
data_a[11] => altsyncram_cg91:auto_generated.data_a[11]
data_a[12] => altsyncram_cg91:auto_generated.data_a[12]
data_a[13] => altsyncram_cg91:auto_generated.data_a[13]
data_a[14] => altsyncram_cg91:auto_generated.data_a[14]
data_a[15] => altsyncram_cg91:auto_generated.data_a[15]
data_a[16] => altsyncram_cg91:auto_generated.data_a[16]
data_a[17] => altsyncram_cg91:auto_generated.data_a[17]
data_a[18] => altsyncram_cg91:auto_generated.data_a[18]
data_a[19] => altsyncram_cg91:auto_generated.data_a[19]
data_a[20] => altsyncram_cg91:auto_generated.data_a[20]
data_a[21] => altsyncram_cg91:auto_generated.data_a[21]
data_a[22] => altsyncram_cg91:auto_generated.data_a[22]
data_a[23] => altsyncram_cg91:auto_generated.data_a[23]
data_a[24] => altsyncram_cg91:auto_generated.data_a[24]
data_a[25] => altsyncram_cg91:auto_generated.data_a[25]
data_a[26] => altsyncram_cg91:auto_generated.data_a[26]
data_a[27] => altsyncram_cg91:auto_generated.data_a[27]
data_a[28] => altsyncram_cg91:auto_generated.data_a[28]
data_a[29] => altsyncram_cg91:auto_generated.data_a[29]
data_a[30] => altsyncram_cg91:auto_generated.data_a[30]
data_a[31] => altsyncram_cg91:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_cg91:auto_generated.address_a[0]
address_a[1] => altsyncram_cg91:auto_generated.address_a[1]
address_a[2] => altsyncram_cg91:auto_generated.address_a[2]
address_a[3] => altsyncram_cg91:auto_generated.address_a[3]
address_a[4] => altsyncram_cg91:auto_generated.address_a[4]
address_a[5] => altsyncram_cg91:auto_generated.address_a[5]
address_a[6] => altsyncram_cg91:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cg91:auto_generated.clock0
clock1 => altsyncram_cg91:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_cg91:auto_generated.q_a[0]
q_a[1] <= altsyncram_cg91:auto_generated.q_a[1]
q_a[2] <= altsyncram_cg91:auto_generated.q_a[2]
q_a[3] <= altsyncram_cg91:auto_generated.q_a[3]
q_a[4] <= altsyncram_cg91:auto_generated.q_a[4]
q_a[5] <= altsyncram_cg91:auto_generated.q_a[5]
q_a[6] <= altsyncram_cg91:auto_generated.q_a[6]
q_a[7] <= altsyncram_cg91:auto_generated.q_a[7]
q_a[8] <= altsyncram_cg91:auto_generated.q_a[8]
q_a[9] <= altsyncram_cg91:auto_generated.q_a[9]
q_a[10] <= altsyncram_cg91:auto_generated.q_a[10]
q_a[11] <= altsyncram_cg91:auto_generated.q_a[11]
q_a[12] <= altsyncram_cg91:auto_generated.q_a[12]
q_a[13] <= altsyncram_cg91:auto_generated.q_a[13]
q_a[14] <= altsyncram_cg91:auto_generated.q_a[14]
q_a[15] <= altsyncram_cg91:auto_generated.q_a[15]
q_a[16] <= altsyncram_cg91:auto_generated.q_a[16]
q_a[17] <= altsyncram_cg91:auto_generated.q_a[17]
q_a[18] <= altsyncram_cg91:auto_generated.q_a[18]
q_a[19] <= altsyncram_cg91:auto_generated.q_a[19]
q_a[20] <= altsyncram_cg91:auto_generated.q_a[20]
q_a[21] <= altsyncram_cg91:auto_generated.q_a[21]
q_a[22] <= altsyncram_cg91:auto_generated.q_a[22]
q_a[23] <= altsyncram_cg91:auto_generated.q_a[23]
q_a[24] <= altsyncram_cg91:auto_generated.q_a[24]
q_a[25] <= altsyncram_cg91:auto_generated.q_a[25]
q_a[26] <= altsyncram_cg91:auto_generated.q_a[26]
q_a[27] <= altsyncram_cg91:auto_generated.q_a[27]
q_a[28] <= altsyncram_cg91:auto_generated.q_a[28]
q_a[29] <= altsyncram_cg91:auto_generated.q_a[29]
q_a[30] <= altsyncram_cg91:auto_generated.q_a[30]
q_a[31] <= altsyncram_cg91:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|RSAinput|mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|RSAinput|multiplier:multiplier0
clk => dataouth[0]~reg0.CLK
clk => dataouth[1]~reg0.CLK
clk => dataouth[2]~reg0.CLK
clk => dataouth[3]~reg0.CLK
clk => dataouth[4]~reg0.CLK
clk => dataouth[5]~reg0.CLK
clk => dataouth[6]~reg0.CLK
clk => dataouth[7]~reg0.CLK
clk => dataouth[8]~reg0.CLK
clk => dataouth[9]~reg0.CLK
clk => dataouth[10]~reg0.CLK
clk => dataouth[11]~reg0.CLK
clk => dataouth[12]~reg0.CLK
clk => dataouth[13]~reg0.CLK
clk => dataouth[14]~reg0.CLK
clk => dataouth[15]~reg0.CLK
clk => dataouth[16]~reg0.CLK
clk => dataouth[17]~reg0.CLK
clk => dataouth[18]~reg0.CLK
clk => dataouth[19]~reg0.CLK
clk => dataouth[20]~reg0.CLK
clk => dataouth[21]~reg0.CLK
clk => dataouth[22]~reg0.CLK
clk => dataouth[23]~reg0.CLK
clk => dataouth[24]~reg0.CLK
clk => dataouth[25]~reg0.CLK
clk => dataouth[26]~reg0.CLK
clk => dataouth[27]~reg0.CLK
clk => dataouth[28]~reg0.CLK
clk => dataouth[29]~reg0.CLK
clk => dataouth[30]~reg0.CLK
clk => dataouth[31]~reg0.CLK
clk => dataoutl[0]~reg0.CLK
clk => dataoutl[1]~reg0.CLK
clk => dataoutl[2]~reg0.CLK
clk => dataoutl[3]~reg0.CLK
clk => dataoutl[4]~reg0.CLK
clk => dataoutl[5]~reg0.CLK
clk => dataoutl[6]~reg0.CLK
clk => dataoutl[7]~reg0.CLK
clk => dataoutl[8]~reg0.CLK
clk => dataoutl[9]~reg0.CLK
clk => dataoutl[10]~reg0.CLK
clk => dataoutl[11]~reg0.CLK
clk => dataoutl[12]~reg0.CLK
clk => dataoutl[13]~reg0.CLK
clk => dataoutl[14]~reg0.CLK
clk => dataoutl[15]~reg0.CLK
clk => dataoutl[16]~reg0.CLK
clk => dataoutl[17]~reg0.CLK
clk => dataoutl[18]~reg0.CLK
clk => dataoutl[19]~reg0.CLK
clk => dataoutl[20]~reg0.CLK
clk => dataoutl[21]~reg0.CLK
clk => dataoutl[22]~reg0.CLK
clk => dataoutl[23]~reg0.CLK
clk => dataoutl[24]~reg0.CLK
clk => dataoutl[25]~reg0.CLK
clk => dataoutl[26]~reg0.CLK
clk => dataoutl[27]~reg0.CLK
clk => dataoutl[28]~reg0.CLK
clk => dataoutl[29]~reg0.CLK
clk => dataoutl[30]~reg0.CLK
clk => dataoutl[31]~reg0.CLK
dataa[0] => Mult0.IN31
dataa[1] => Mult0.IN30
dataa[2] => Mult0.IN29
dataa[3] => Mult0.IN28
dataa[4] => Mult0.IN27
dataa[5] => Mult0.IN26
dataa[6] => Mult0.IN25
dataa[7] => Mult0.IN24
dataa[8] => Mult0.IN23
dataa[9] => Mult0.IN22
dataa[10] => Mult0.IN21
dataa[11] => Mult0.IN20
dataa[12] => Mult0.IN19
dataa[13] => Mult0.IN18
dataa[14] => Mult0.IN17
dataa[15] => Mult0.IN16
dataa[16] => Mult0.IN15
dataa[17] => Mult0.IN14
dataa[18] => Mult0.IN13
dataa[19] => Mult0.IN12
dataa[20] => Mult0.IN11
dataa[21] => Mult0.IN10
dataa[22] => Mult0.IN9
dataa[23] => Mult0.IN8
dataa[24] => Mult0.IN7
dataa[25] => Mult0.IN6
dataa[26] => Mult0.IN5
dataa[27] => Mult0.IN4
dataa[28] => Mult0.IN3
dataa[29] => Mult0.IN2
dataa[30] => Mult0.IN1
dataa[31] => Mult0.IN0
datab[0] => Mult0.IN63
datab[1] => Mult0.IN62
datab[2] => Mult0.IN61
datab[3] => Mult0.IN60
datab[4] => Mult0.IN59
datab[5] => Mult0.IN58
datab[6] => Mult0.IN57
datab[7] => Mult0.IN56
datab[8] => Mult0.IN55
datab[9] => Mult0.IN54
datab[10] => Mult0.IN53
datab[11] => Mult0.IN52
datab[12] => Mult0.IN51
datab[13] => Mult0.IN50
datab[14] => Mult0.IN49
datab[15] => Mult0.IN48
datab[16] => Mult0.IN47
datab[17] => Mult0.IN46
datab[18] => Mult0.IN45
datab[19] => Mult0.IN44
datab[20] => Mult0.IN43
datab[21] => Mult0.IN42
datab[22] => Mult0.IN41
datab[23] => Mult0.IN40
datab[24] => Mult0.IN39
datab[25] => Mult0.IN38
datab[26] => Mult0.IN37
datab[27] => Mult0.IN36
datab[28] => Mult0.IN35
datab[29] => Mult0.IN34
datab[30] => Mult0.IN33
datab[31] => Mult0.IN32
dataoutl[0] <= dataoutl[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataoutl[1] <= dataoutl[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataoutl[2] <= dataoutl[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataoutl[3] <= dataoutl[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataoutl[4] <= dataoutl[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataoutl[5] <= dataoutl[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataoutl[6] <= dataoutl[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataoutl[7] <= dataoutl[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataoutl[8] <= dataoutl[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataoutl[9] <= dataoutl[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataoutl[10] <= dataoutl[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataoutl[11] <= dataoutl[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataoutl[12] <= dataoutl[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataoutl[13] <= dataoutl[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataoutl[14] <= dataoutl[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataoutl[15] <= dataoutl[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataoutl[16] <= dataoutl[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataoutl[17] <= dataoutl[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataoutl[18] <= dataoutl[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataoutl[19] <= dataoutl[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataoutl[20] <= dataoutl[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataoutl[21] <= dataoutl[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataoutl[22] <= dataoutl[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataoutl[23] <= dataoutl[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataoutl[24] <= dataoutl[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataoutl[25] <= dataoutl[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataoutl[26] <= dataoutl[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataoutl[27] <= dataoutl[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataoutl[28] <= dataoutl[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataoutl[29] <= dataoutl[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataoutl[30] <= dataoutl[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataoutl[31] <= dataoutl[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataouth[0] <= dataouth[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataouth[1] <= dataouth[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataouth[2] <= dataouth[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataouth[3] <= dataouth[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataouth[4] <= dataouth[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataouth[5] <= dataouth[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataouth[6] <= dataouth[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataouth[7] <= dataouth[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataouth[8] <= dataouth[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataouth[9] <= dataouth[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataouth[10] <= dataouth[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataouth[11] <= dataouth[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataouth[12] <= dataouth[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataouth[13] <= dataouth[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataouth[14] <= dataouth[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataouth[15] <= dataouth[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataouth[16] <= dataouth[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataouth[17] <= dataouth[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataouth[18] <= dataouth[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataouth[19] <= dataouth[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataouth[20] <= dataouth[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataouth[21] <= dataouth[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataouth[22] <= dataouth[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataouth[23] <= dataouth[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataouth[24] <= dataouth[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataouth[25] <= dataouth[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataouth[26] <= dataouth[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataouth[27] <= dataouth[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataouth[28] <= dataouth[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataouth[29] <= dataouth[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataouth[30] <= dataouth[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataouth[31] <= dataouth[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


