-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity main_p_mul_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    num_a_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
    num_a_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
    num_b_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    num_b_ce0 : OUT STD_LOGIC;
    num_b_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    num_b_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    num_b_ce1 : OUT STD_LOGIC;
    num_b_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    num_b_address2 : OUT STD_LOGIC_VECTOR (5 downto 0);
    num_b_ce2 : OUT STD_LOGIC;
    num_b_q2 : IN STD_LOGIC_VECTOR (31 downto 0);
    num_b_offset : IN STD_LOGIC_VECTOR (3 downto 0);
    num_res_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
    num_res_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
    num_res_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_12725_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_12725_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_12725_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_12725_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_12725_p_ce : OUT STD_LOGIC;
    grp_fu_4198_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4198_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4198_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4198_p_ce : OUT STD_LOGIC;
    grp_fu_4204_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4204_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4204_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4204_p_ce : OUT STD_LOGIC;
    grp_fu_12729_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_12729_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_12729_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_12729_p_ce : OUT STD_LOGIC );
end;


architecture behav of main_p_mul_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (20 downto 0) := "000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (20 downto 0) := "000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (20 downto 0) := "000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (20 downto 0) := "000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (20 downto 0) := "000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (20 downto 0) := "000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (20 downto 0) := "000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (20 downto 0) := "000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (20 downto 0) := "000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (20 downto 0) := "001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (20 downto 0) := "010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (20 downto 0) := "100000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv6_2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal num_b_load_reg_568 : STD_LOGIC_VECTOR (31 downto 0);
    signal num_b_load_1_reg_573 : STD_LOGIC_VECTOR (31 downto 0);
    signal num_b_load_2_reg_578 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln169_fu_270_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln169_reg_583 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal icmp_ln172_fu_286_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln172_reg_591 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln169_fu_274_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_296_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_reg_596 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln172_20_fu_312_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln172_20_reg_601 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_324_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_reg_606 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln172_21_fu_340_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln172_21_reg_611 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_246_fu_352_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_246_reg_616 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_reg_667 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal mul_1_i_reg_672 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_2_i_reg_677 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_248_fu_387_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_248_reg_682 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal tmp_250_fu_394_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_250_reg_688 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal tmp_252_fu_400_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_252_reg_694 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal i_68_reg_699 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal add_ln187_fu_420_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln187_reg_706 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln187_fu_414_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal aux_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal aux_ce0 : STD_LOGIC;
    signal aux_we0 : STD_LOGIC;
    signal aux_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln166_1_fu_235_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast_fu_246_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast2_fu_257_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal zext_ln187_fu_409_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_fu_72 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln169_fu_280_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal i_66_fu_80 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal num_res4_01_fu_84 : STD_LOGIC_VECTOR (31 downto 0);
    signal write_flag_0_fu_88 : STD_LOGIC_VECTOR (0 downto 0);
    signal write_flag6_0_fu_92 : STD_LOGIC_VECTOR (0 downto 0);
    signal num_res3_02_fu_96 : STD_LOGIC_VECTOR (31 downto 0);
    signal num_res_03_fu_100 : STD_LOGIC_VECTOR (31 downto 0);
    signal write_flag3_0_fu_104 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_200_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_200_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal tmp_245_fu_221_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln166_fu_217_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln166_fu_229_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal empty_fu_240_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal empty_114_fu_251_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln173_fu_292_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln172_fu_306_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_s_fu_324_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln172_11_fu_334_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_246_fu_352_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln189_fu_444_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln189_3_fu_451_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln189_4_fu_458_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component main_fadd_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component main_fmul_32ns_32ns_32_3_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component main_mux_32_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component main_sqrt_aux_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    aux_U : component main_sqrt_aux_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => aux_address0,
        ce0 => aux_ce0,
        we0 => aux_we0,
        d0 => tmp_252_reg_694,
        q0 => aux_q0);

    mux_32_32_1_1_U557 : component main_mux_32_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => num_a_1_read,
        din2 => num_a_2_read,
        din3 => trunc_ln173_fu_292_p1,
        dout => tmp_fu_296_p5);

    mux_32_32_1_1_U558 : component main_mux_32_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => num_a_1_read,
        din2 => num_a_2_read,
        din3 => tmp_s_fu_324_p4,
        dout => tmp_s_fu_324_p5);

    mux_32_32_1_1_U559 : component main_mux_32_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => num_a_1_read,
        din2 => num_a_2_read,
        din3 => tmp_246_fu_352_p4,
        dout => tmp_246_fu_352_p5);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    i_66_fu_80_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln169_fu_274_p2 = ap_const_lv1_1))) then 
                i_66_fu_80 <= ap_const_lv2_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                i_66_fu_80 <= add_ln187_reg_706;
            end if; 
        end if;
    end process;

    i_fu_72_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_fu_72 <= ap_const_lv3_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln169_fu_274_p2 = ap_const_lv1_0))) then 
                i_fu_72 <= add_ln169_fu_280_p2;
            end if; 
        end if;
    end process;

    write_flag3_0_fu_104_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln169_fu_274_p2 = ap_const_lv1_1))) then 
                write_flag3_0_fu_104 <= ap_const_lv1_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state21) and (i_68_reg_699 = ap_const_lv2_1))) then 
                write_flag3_0_fu_104 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    write_flag6_0_fu_92_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln169_fu_274_p2 = ap_const_lv1_1))) then 
                write_flag6_0_fu_92 <= ap_const_lv1_0;
            elsif ((not((i_68_reg_699 = ap_const_lv2_1)) and not((i_68_reg_699 = ap_const_lv2_0)) and (ap_const_logic_1 = ap_CS_fsm_state21))) then 
                write_flag6_0_fu_92 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    write_flag_0_fu_88_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln169_fu_274_p2 = ap_const_lv1_1))) then 
                write_flag_0_fu_88 <= ap_const_lv1_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state21) and (i_68_reg_699 = ap_const_lv2_0))) then 
                write_flag_0_fu_88 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state20)) then
                add_ln187_reg_706 <= add_ln187_fu_420_p2;
                i_68_reg_699 <= i_66_fu_80;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln169_fu_274_p2 = ap_const_lv1_0))) then
                icmp_ln172_20_reg_601 <= icmp_ln172_20_fu_312_p2;
                icmp_ln172_21_reg_611 <= icmp_ln172_21_fu_340_p2;
                icmp_ln172_reg_591 <= icmp_ln172_fu_286_p2;
                tmp_246_reg_616 <= tmp_246_fu_352_p5;
                tmp_reg_596 <= tmp_fu_296_p5;
                tmp_s_reg_606 <= tmp_s_fu_324_p5;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln172_20_reg_601 = ap_const_lv1_1))) then
                mul_1_i_reg_672 <= grp_fu_4204_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln172_21_reg_611 = ap_const_lv1_1))) then
                mul_2_i_reg_677 <= grp_fu_12729_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln172_reg_591 = ap_const_lv1_1))) then
                mul_i_reg_667 <= grp_fu_4198_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                num_b_load_1_reg_573 <= num_b_q1;
                num_b_load_2_reg_578 <= num_b_q0;
                num_b_load_reg_568 <= num_b_q2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state21) and (i_68_reg_699 = ap_const_lv2_1))) then
                num_res3_02_fu_96 <= aux_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((i_68_reg_699 = ap_const_lv2_1)) and not((i_68_reg_699 = ap_const_lv2_0)) and (ap_const_logic_1 = ap_CS_fsm_state21))) then
                num_res4_01_fu_84 <= aux_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state21) and (i_68_reg_699 = ap_const_lv2_0))) then
                num_res_03_fu_100 <= aux_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                tmp_248_reg_682 <= tmp_248_fu_387_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                tmp_250_reg_688 <= tmp_250_fu_394_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then
                tmp_252_reg_694 <= tmp_252_fu_400_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                    zext_ln169_reg_583(2 downto 0) <= zext_ln169_fu_270_p1(2 downto 0);
            end if;
        end if;
    end process;
    zext_ln169_reg_583(63 downto 3) <= "0000000000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state3, icmp_ln169_fu_274_p2, ap_CS_fsm_state20, icmp_ln187_fu_414_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln169_fu_274_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state20;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state20 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state20) and (icmp_ln187_fu_414_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state21;
                end if;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln169_fu_280_p2 <= std_logic_vector(unsigned(i_fu_72) + unsigned(ap_const_lv3_1));
    add_ln172_11_fu_334_p2 <= std_logic_vector(unsigned(i_fu_72) + unsigned(ap_const_lv3_6));
    add_ln172_fu_306_p2 <= std_logic_vector(unsigned(i_fu_72) + unsigned(ap_const_lv3_7));
    add_ln187_fu_420_p2 <= std_logic_vector(unsigned(i_66_fu_80) + unsigned(ap_const_lv2_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state20, icmp_ln187_fu_414_p2)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_logic_1 = ap_CS_fsm_state20) and (icmp_ln187_fu_414_p2 = ap_const_lv1_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state20, icmp_ln187_fu_414_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) and (icmp_ln187_fu_414_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= select_ln189_fu_444_p3;
    ap_return_1 <= select_ln189_3_fu_451_p3;
    ap_return_2 <= select_ln189_4_fu_458_p3;

    aux_address0_assign_proc : process(zext_ln169_reg_583, ap_CS_fsm_state20, ap_CS_fsm_state19, zext_ln187_fu_409_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            aux_address0 <= zext_ln187_fu_409_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            aux_address0 <= zext_ln169_reg_583(3 - 1 downto 0);
        else 
            aux_address0 <= "XXX";
        end if; 
    end process;


    aux_ce0_assign_proc : process(ap_CS_fsm_state20, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            aux_ce0 <= ap_const_logic_1;
        else 
            aux_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    aux_we0_assign_proc : process(ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            aux_we0 <= ap_const_logic_1;
        else 
            aux_we0 <= ap_const_logic_0;
        end if; 
    end process;

    empty_114_fu_251_p2 <= std_logic_vector(unsigned(sub_ln166_fu_229_p2) + unsigned(ap_const_lv6_2));
    empty_fu_240_p2 <= std_logic_vector(unsigned(sub_ln166_fu_229_p2) + unsigned(ap_const_lv6_1));
    grp_fu_12725_p_ce <= ap_const_logic_1;
    grp_fu_12725_p_din0 <= grp_fu_200_p0;
    grp_fu_12725_p_din1 <= grp_fu_200_p1;
    grp_fu_12725_p_opcode <= ap_const_lv2_0;
    grp_fu_12729_p_ce <= ap_const_logic_1;
    grp_fu_12729_p_din0 <= tmp_246_reg_616;
    grp_fu_12729_p_din1 <= num_b_load_2_reg_578;

    grp_fu_200_p0_assign_proc : process(mul_i_reg_667, tmp_248_reg_682, tmp_250_reg_688, ap_CS_fsm_state7, ap_CS_fsm_state11, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_fu_200_p0 <= tmp_250_reg_688;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_200_p0 <= tmp_248_reg_682;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_200_p0 <= mul_i_reg_667;
        else 
            grp_fu_200_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_200_p1_assign_proc : process(mul_1_i_reg_672, mul_2_i_reg_677, ap_CS_fsm_state7, ap_CS_fsm_state11, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_fu_200_p1 <= mul_2_i_reg_677;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_200_p1 <= mul_1_i_reg_672;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_200_p1 <= ap_const_lv32_0;
        else 
            grp_fu_200_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_4198_p_ce <= ap_const_logic_1;
    grp_fu_4198_p_din0 <= tmp_reg_596;
    grp_fu_4198_p_din1 <= num_b_load_reg_568;
    grp_fu_4204_p_ce <= ap_const_logic_1;
    grp_fu_4204_p_din0 <= tmp_s_reg_606;
    grp_fu_4204_p_din1 <= num_b_load_1_reg_573;
    icmp_ln169_fu_274_p2 <= "1" when (i_fu_72 = ap_const_lv3_5) else "0";
    icmp_ln172_20_fu_312_p2 <= "1" when (unsigned(add_ln172_fu_306_p2) < unsigned(ap_const_lv3_3)) else "0";
    icmp_ln172_21_fu_340_p2 <= "1" when (unsigned(add_ln172_11_fu_334_p2) < unsigned(ap_const_lv3_3)) else "0";
    icmp_ln172_fu_286_p2 <= "1" when (unsigned(i_fu_72) < unsigned(ap_const_lv3_3)) else "0";
    icmp_ln187_fu_414_p2 <= "1" when (i_66_fu_80 = ap_const_lv2_3) else "0";
    num_b_address0 <= p_cast2_fu_257_p1(6 - 1 downto 0);
    num_b_address1 <= p_cast_fu_246_p1(6 - 1 downto 0);
    num_b_address2 <= zext_ln166_1_fu_235_p1(6 - 1 downto 0);

    num_b_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            num_b_ce0 <= ap_const_logic_1;
        else 
            num_b_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    num_b_ce1_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            num_b_ce1 <= ap_const_logic_1;
        else 
            num_b_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    num_b_ce2_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            num_b_ce2 <= ap_const_logic_1;
        else 
            num_b_ce2 <= ap_const_logic_0;
        end if; 
    end process;

    p_cast2_fu_257_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_114_fu_251_p2),64));
    p_cast_fu_246_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_fu_240_p2),64));
    select_ln189_3_fu_451_p3 <= 
        num_res3_02_fu_96 when (write_flag3_0_fu_104(0) = '1') else 
        num_res_1_read;
    select_ln189_4_fu_458_p3 <= 
        num_res4_01_fu_84 when (write_flag6_0_fu_92(0) = '1') else 
        num_res_2_read;
    select_ln189_fu_444_p3 <= 
        num_res_03_fu_100 when (write_flag_0_fu_88(0) = '1') else 
        num_res_0_read;
    sub_ln166_fu_229_p2 <= std_logic_vector(unsigned(tmp_245_fu_221_p3) - unsigned(zext_ln166_fu_217_p1));
    tmp_245_fu_221_p3 <= (num_b_offset & ap_const_lv2_0);
    tmp_246_fu_352_p4 <= (trunc_ln173_fu_292_p1 xor ap_const_lv2_2);
    tmp_248_fu_387_p3 <= 
        grp_fu_12725_p_dout0 when (icmp_ln172_reg_591(0) = '1') else 
        ap_const_lv32_0;
    tmp_250_fu_394_p3 <= 
        grp_fu_12725_p_dout0 when (icmp_ln172_20_reg_601(0) = '1') else 
        tmp_248_reg_682;
    tmp_252_fu_400_p3 <= 
        grp_fu_12725_p_dout0 when (icmp_ln172_21_reg_611(0) = '1') else 
        tmp_250_reg_688;
    tmp_s_fu_324_p4 <= std_logic_vector(unsigned(trunc_ln173_fu_292_p1) + unsigned(ap_const_lv2_3));
    trunc_ln173_fu_292_p1 <= i_fu_72(2 - 1 downto 0);
    zext_ln166_1_fu_235_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln166_fu_229_p2),64));
    zext_ln166_fu_217_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(num_b_offset),6));
    zext_ln169_fu_270_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_fu_72),64));
    zext_ln187_fu_409_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_66_fu_80),64));
end behav;
