{
  "Top": "ex3",
  "RtlTop": "ex3",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "kintex7",
    "Device": "xc7k160t",
    "Package": "-fbg484",
    "Speed": "-2"
  },
  "HlsSolution": {
    
  },
  "Args": {
    "a": {
      "index": "0",
      "type": {
        "dataType": "ap_int",
        "dataWidth": "6",
        "interfaceRef": "a_V"
      }
    },
    "b": {
      "index": "1",
      "type": {
        "dataType": "ap_int",
        "dataWidth": "6",
        "interfaceRef": "b_V"
      }
    },
    "c": {
      "index": "2",
      "type": {
        "kinds": ["pointer"],
        "dataType": "ap_int",
        "dataWidth": "6",
        "interfaceRef": "c_V"
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "9",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "ex3",
    "Version": "1.0",
    "DisplayName": "Ex3",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/ex3apint.cpp"],
    "Vhdl": [
      "impl\/vhdl\/ex3_mac_muladd_6scud.vhd",
      "impl\/vhdl\/ex3_sdiv_6s_6ns_6bkb.vhd",
      "impl\/vhdl\/ex3.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/ex3_mac_muladd_6scud.v",
      "impl\/verilog\/ex3_sdiv_6s_6ns_6bkb.v",
      "impl\/verilog\/ex3.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/afs\/hep.wisc.edu\/user\/rsimeon\/tac_hep_fpga\/TAC-HEP-FPGA-HLS\/week5\/homework\/Exercise3_apint\/solution1\/.autopilot\/db\/ex3.design.xml",
    "DebugDir": "\/afs\/hep.wisc.edu\/user\/rsimeon\/tac_hep_fpga\/TAC-HEP-FPGA-HLS\/week5\/homework\/Exercise3_apint\/solution1\/.debug",
    "ProtoInst": ["\/afs\/hep.wisc.edu\/user\/rsimeon\/tac_hep_fpga\/TAC-HEP-FPGA-HLS\/week5\/homework\/Exercise3_apint\/solution1\/.debug\/ex3.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "a_V": {
      "type": "data",
      "dir": "in",
      "width": "6",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "6"
        }},
      "bundle_name": "a_V",
      "bundle_role": "default"
    },
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst",
      "bundle_role": "default"
    },
    "b_V": {
      "type": "data",
      "dir": "in",
      "width": "6",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "6"
        }},
      "bundle_name": "b_V",
      "bundle_role": "default"
    },
    "c_V": {
      "type": "data",
      "dir": "out",
      "width": "6",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "6"
        }},
      "bundle_name": "c_V",
      "bundle_role": "default"
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "a_V": {
      "dir": "in",
      "width": "6"
    },
    "b_V": {
      "dir": "in",
      "width": "6"
    },
    "c_V": {
      "dir": "out",
      "width": "6"
    },
    "c_V_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "ex3"},
    "Info": {"ex3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"ex3": {
        "Latency": {
          "LatencyBest": "9",
          "LatencyAvg": "9",
          "LatencyWorst": "9",
          "PipelineII": "10",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "6.811"
        },
        "Area": {
          "DSP48E": "1",
          "FF": "92",
          "LUT": "94",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "ex3",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-05-12 18:13:16 CDT",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.1"
  }
}
