Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Tue Nov 10 10:21:34 2020
| Host         : DESKTOP-PUKS9CF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z010
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    46 |
|    Minimum number of control sets                        |    46 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    80 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    46 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |    21 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    19 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1443 |          447 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             287 |           96 |
| Yes          | No                    | No                     |             895 |          287 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               7 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
| Clock Signal |                                     Enable Signal                                    |                                                                          Set/Reset Signal                                                                         | Slice Load Count | Bel Load Count |
+--------------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  ap_clk      | bd_0_i/hls_inst/inst/Reorder_fft_AXILiteS_s_axi_U/waddr                              |                                                                                                                                                                   |                1 |              4 |
|  ap_clk      | bd_0_i/hls_inst/inst/Reorder_fft_AXILiteS_s_axi_U/rdata[7]_i_1_n_1                   |                                                                                                                                                                   |                2 |              5 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state28                                               |                                                                                                                                                                   |                3 |              6 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state81                                               |                                                                                                                                                                   |                3 |              6 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state55                                               |                                                                                                                                                                   |                3 |              6 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state3                                                |                                                                                                                                                                   |                4 |              6 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state86                                               |                                                                                                                                                                   |                2 |              6 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state29                                               |                                                                                                                                                                   |                3 |              6 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state54                                               |                                                                                                                                                                   |                5 |              6 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state34                                               |                                                                                                                                                                   |                2 |              6 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state80                                               |                                                                                                                                                                   |                2 |              6 |
|  ap_clk      |                                                                                      | bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U11/Reorder_fft_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/p_1_in12_out                  |                2 |              7 |
|  ap_clk      |                                                                                      | bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U10/Reorder_fft_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/p_1_in12_out                  |                3 |              7 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_pp2_stage0                                            |                                                                                                                                                                   |                3 |              7 |
|  ap_clk      |                                                                                      | bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U12/Reorder_fft_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/p_1_in12_out                  |                2 |              7 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_pp1_stage0                                            |                                                                                                                                                                   |                2 |              7 |
|  ap_clk      |                                                                                      | bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U7/Reorder_fft_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/p_1_in12_out                   |                3 |              7 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_pp0_stage0                                            |                                                                                                                                                                   |                2 |              7 |
|  ap_clk      |                                                                                      | bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U8/Reorder_fft_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/p_1_in12_out                   |                4 |              7 |
|  ap_clk      |                                                                                      | bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U9/Reorder_fft_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/p_1_in12_out                   |                3 |              7 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state106                                              | bd_0_i/hls_inst/inst/Reorder_fft_AXILiteS_s_axi_U/SR[0]                                                                                                           |                2 |              7 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_pp3_stage0                                            |                                                                                                                                                                   |                5 |              7 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_NS_fsm[2]                                                    |                                                                                                                                                                   |                4 |              7 |
|  ap_clk      |                                                                                      | bd_0_i/hls_inst/inst/ap_NS_fsm136_out                                                                                                                             |                2 |              9 |
|  ap_clk      | bd_0_i/hls_inst/inst/lut_reorder_I_U/Reorder_fft_lut_rbkb_rom_U/E[0]                 |                                                                                                                                                                   |                4 |              9 |
|  ap_clk      | bd_0_i/hls_inst/inst/Imag_addr_5_reg_19500                                           |                                                                                                                                                                   |                6 |             10 |
|  ap_clk      | bd_0_i/hls_inst/inst/lut_reorder_J_U/Reorder_fft_lut_rcud_rom_U/ap_CS_fsm_reg[35][0] |                                                                                                                                                                   |                3 |             10 |
|  ap_clk      |                                                                                      | bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U7/Reorder_fft_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]_0  |                7 |             22 |
|  ap_clk      |                                                                                      | bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U9/Reorder_fft_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]_0  |                9 |             22 |
|  ap_clk      |                                                                                      | bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U8/Reorder_fft_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]_0  |                7 |             22 |
|  ap_clk      |                                                                                      | bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U10/Reorder_fft_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]_0 |                6 |             22 |
|  ap_clk      |                                                                                      | bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U11/Reorder_fft_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]_0 |               10 |             22 |
|  ap_clk      |                                                                                      | bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U12/Reorder_fft_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]_0 |                8 |             22 |
|  ap_clk      | bd_0_i/hls_inst/inst/reg_6230                                                        |                                                                                                                                                                   |               24 |             64 |
|  ap_clk      | bd_0_i/hls_inst/inst/reg_6520                                                        |                                                                                                                                                                   |               22 |             64 |
|  ap_clk      | bd_0_i/hls_inst/inst/reg_6970                                                        |                                                                                                                                                                   |               15 |             64 |
|  ap_clk      | bd_0_i/hls_inst/inst/reg_6430                                                        |                                                                                                                                                                   |               23 |             64 |
|  ap_clk      | bd_0_i/hls_inst/inst/reg_6690                                                        |                                                                                                                                                                   |               13 |             64 |
|  ap_clk      | bd_0_i/hls_inst/inst/reg_6610                                                        |                                                                                                                                                                   |               14 |             64 |
|  ap_clk      | bd_0_i/hls_inst/inst/reg_6340                                                        |                                                                                                                                                                   |               22 |             64 |
|  ap_clk      | bd_0_i/hls_inst/inst/reg_6770                                                        |                                                                                                                                                                   |               20 |             64 |
|  ap_clk      | bd_0_i/hls_inst/inst/reg_6870                                                        |                                                                                                                                                                   |               24 |             64 |
|  ap_clk      | bd_0_i/hls_inst/inst/reg_7270                                                        |                                                                                                                                                                   |               12 |             64 |
|  ap_clk      |                                                                                      | bd_0_i/hls_inst/inst/Reorder_fft_AXILiteS_s_axi_U/ap_rst_n_0                                                                                                      |               30 |            104 |
|  ap_clk      | bd_0_i/hls_inst/inst/reg_7070                                                        |                                                                                                                                                                   |               39 |            128 |
|  ap_clk      |                                                                                      |                                                                                                                                                                   |              447 |           1481 |
+--------------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


