
module Processor_tb();

// Inputs
	reg CLK, RST;
	reg[15:0] in_data;

// Outputs
	wire[15:0] out_result;

	parameter   PERIOD = 20;
	parameter   real DUTY_CYCLE = 0.5;
	integer failures = 0;
	
	initial begin   // Clock process for CLK
	forever
		begin
        CLK = 1'b0;
        #(PERIOD-(PERIOD*DUTY_CYCLE)) CLK = 1'b1;
        #(PERIOD*DUTY_CYCLE);
       end
   end
	
	
Processor Processor_inst
(
	.CLK(CLK) ,	// input  CLK
	.RST(RST) ,	// input  RST
	.in_data(in_data) ,	// input [15:0] in_data
	.out_result(out_result) 	// output [15:0] out_result
);

integer i;

initial begin

	// Initialize
	CLK= 0;
	RST = 1;
	#(0.5 * PERIOD);
	
	RST = 0;
	in_data = 'h13B0;
	//in_data = 'h0002;
	
	for(i = 0; i < 100000; i=i+1) begin
		#(PERIOD);
	end


	// Test 
	//B
	$display("Output: Got %b", out_result);
	$display("Output2: Got %i", out_result);
	if(out_result != 'h0003)begin
		$display("Failed Ouput: Got %d", out_result);
		failures = failures + 1;
	end
	

	// Display the total number of failures
	if (failures != 0) begin
		$display("Total Failures: %d", failures);
	end else begin
		$display("All tests passed!");
	end

$stop;
end


endmodule 