# parity-generator
 Its a 3-bit parity generator for non overlapping input.
 Language: Verilog
