{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1497879652293 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1497879652295 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 19 10:40:52 2017 " "Processing started: Mon Jun 19 10:40:52 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1497879652295 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497879652295 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Kmeans_EntradaDados -c Kmeans_EntradaDados " "Command: quartus_map --read_settings_files=on --write_settings_files=off Kmeans_EntradaDados -c Kmeans_EntradaDados" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497879652295 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1497879652536 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1497879652536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Kmeans_EntradaDados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Kmeans_EntradaDados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Kmeans_EntradaDados-arch " "Found design unit 1: Kmeans_EntradaDados-arch" {  } { { "Kmeans_EntradaDados.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/Kmeans_EntradaDados.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497879664612 ""} { "Info" "ISGN_ENTITY_NAME" "1 Kmeans_EntradaDados " "Found entity 1: Kmeans_EntradaDados" {  } { { "Kmeans_EntradaDados.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/Kmeans_EntradaDados.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497879664612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497879664612 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Kmeans_EntradaDados " "Elaborating entity \"Kmeans_EntradaDados\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1497879664670 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "nCentroids\[0\] GND " "Pin \"nCentroids\[0\]\" is stuck at GND" {  } { { "Kmeans_EntradaDados.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/Kmeans_EntradaDados.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497879665034 "|Kmeans_EntradaDados|nCentroids[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nCentroids\[1\] VCC " "Pin \"nCentroids\[1\]\" is stuck at VCC" {  } { { "Kmeans_EntradaDados.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/Kmeans_EntradaDados.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497879665034 "|Kmeans_EntradaDados|nCentroids[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nCentroids\[2\] GND " "Pin \"nCentroids\[2\]\" is stuck at GND" {  } { { "Kmeans_EntradaDados.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/Kmeans_EntradaDados.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497879665034 "|Kmeans_EntradaDados|nCentroids[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nCentroids\[3\] GND " "Pin \"nCentroids\[3\]\" is stuck at GND" {  } { { "Kmeans_EntradaDados.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/Kmeans_EntradaDados.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497879665034 "|Kmeans_EntradaDados|nCentroids[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nCentroids\[4\] GND " "Pin \"nCentroids\[4\]\" is stuck at GND" {  } { { "Kmeans_EntradaDados.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/Kmeans_EntradaDados.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497879665034 "|Kmeans_EntradaDados|nCentroids[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nCentroids\[5\] GND " "Pin \"nCentroids\[5\]\" is stuck at GND" {  } { { "Kmeans_EntradaDados.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/Kmeans_EntradaDados.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497879665034 "|Kmeans_EntradaDados|nCentroids[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nCentroids\[6\] GND " "Pin \"nCentroids\[6\]\" is stuck at GND" {  } { { "Kmeans_EntradaDados.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/Kmeans_EntradaDados.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497879665034 "|Kmeans_EntradaDados|nCentroids[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nCentroids\[7\] GND " "Pin \"nCentroids\[7\]\" is stuck at GND" {  } { { "Kmeans_EntradaDados.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/Kmeans_EntradaDados.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497879665034 "|Kmeans_EntradaDados|nCentroids[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nCentroids\[8\] GND " "Pin \"nCentroids\[8\]\" is stuck at GND" {  } { { "Kmeans_EntradaDados.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/Kmeans_EntradaDados.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497879665034 "|Kmeans_EntradaDados|nCentroids[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nCentroids\[9\] GND " "Pin \"nCentroids\[9\]\" is stuck at GND" {  } { { "Kmeans_EntradaDados.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/Kmeans_EntradaDados.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497879665034 "|Kmeans_EntradaDados|nCentroids[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nIteracoes\[0\] GND " "Pin \"nIteracoes\[0\]\" is stuck at GND" {  } { { "Kmeans_EntradaDados.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/Kmeans_EntradaDados.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497879665034 "|Kmeans_EntradaDados|nIteracoes[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nIteracoes\[1\] GND " "Pin \"nIteracoes\[1\]\" is stuck at GND" {  } { { "Kmeans_EntradaDados.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/Kmeans_EntradaDados.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497879665034 "|Kmeans_EntradaDados|nIteracoes[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nIteracoes\[2\] VCC " "Pin \"nIteracoes\[2\]\" is stuck at VCC" {  } { { "Kmeans_EntradaDados.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/Kmeans_EntradaDados.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497879665034 "|Kmeans_EntradaDados|nIteracoes[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nIteracoes\[3\] GND " "Pin \"nIteracoes\[3\]\" is stuck at GND" {  } { { "Kmeans_EntradaDados.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/Kmeans_EntradaDados.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497879665034 "|Kmeans_EntradaDados|nIteracoes[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nIteracoes\[4\] GND " "Pin \"nIteracoes\[4\]\" is stuck at GND" {  } { { "Kmeans_EntradaDados.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/Kmeans_EntradaDados.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497879665034 "|Kmeans_EntradaDados|nIteracoes[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nIteracoes\[5\] GND " "Pin \"nIteracoes\[5\]\" is stuck at GND" {  } { { "Kmeans_EntradaDados.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/Kmeans_EntradaDados.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497879665034 "|Kmeans_EntradaDados|nIteracoes[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nIteracoes\[6\] GND " "Pin \"nIteracoes\[6\]\" is stuck at GND" {  } { { "Kmeans_EntradaDados.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/Kmeans_EntradaDados.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497879665034 "|Kmeans_EntradaDados|nIteracoes[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nPontos\[0\] GND " "Pin \"nPontos\[0\]\" is stuck at GND" {  } { { "Kmeans_EntradaDados.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/Kmeans_EntradaDados.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497879665034 "|Kmeans_EntradaDados|nPontos[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nPontos\[1\] GND " "Pin \"nPontos\[1\]\" is stuck at GND" {  } { { "Kmeans_EntradaDados.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/Kmeans_EntradaDados.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497879665034 "|Kmeans_EntradaDados|nPontos[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nPontos\[2\] GND " "Pin \"nPontos\[2\]\" is stuck at GND" {  } { { "Kmeans_EntradaDados.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/Kmeans_EntradaDados.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497879665034 "|Kmeans_EntradaDados|nPontos[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nPontos\[3\] GND " "Pin \"nPontos\[3\]\" is stuck at GND" {  } { { "Kmeans_EntradaDados.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/Kmeans_EntradaDados.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497879665034 "|Kmeans_EntradaDados|nPontos[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nPontos\[4\] GND " "Pin \"nPontos\[4\]\" is stuck at GND" {  } { { "Kmeans_EntradaDados.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/Kmeans_EntradaDados.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497879665034 "|Kmeans_EntradaDados|nPontos[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nPontos\[5\] GND " "Pin \"nPontos\[5\]\" is stuck at GND" {  } { { "Kmeans_EntradaDados.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/Kmeans_EntradaDados.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497879665034 "|Kmeans_EntradaDados|nPontos[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nPontos\[6\] GND " "Pin \"nPontos\[6\]\" is stuck at GND" {  } { { "Kmeans_EntradaDados.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/Kmeans_EntradaDados.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497879665034 "|Kmeans_EntradaDados|nPontos[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nPontos\[7\] GND " "Pin \"nPontos\[7\]\" is stuck at GND" {  } { { "Kmeans_EntradaDados.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/Kmeans_EntradaDados.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497879665034 "|Kmeans_EntradaDados|nPontos[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nPontos\[8\] GND " "Pin \"nPontos\[8\]\" is stuck at GND" {  } { { "Kmeans_EntradaDados.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/Kmeans_EntradaDados.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497879665034 "|Kmeans_EntradaDados|nPontos[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nPontos\[9\] GND " "Pin \"nPontos\[9\]\" is stuck at GND" {  } { { "Kmeans_EntradaDados.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/Kmeans_EntradaDados.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497879665034 "|Kmeans_EntradaDados|nPontos[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nPontos\[10\] VCC " "Pin \"nPontos\[10\]\" is stuck at VCC" {  } { { "Kmeans_EntradaDados.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/Kmeans_EntradaDados.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497879665034 "|Kmeans_EntradaDados|nPontos[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nPontos\[11\] GND " "Pin \"nPontos\[11\]\" is stuck at GND" {  } { { "Kmeans_EntradaDados.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/Kmeans_EntradaDados.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497879665034 "|Kmeans_EntradaDados|nPontos[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nPontos\[12\] GND " "Pin \"nPontos\[12\]\" is stuck at GND" {  } { { "Kmeans_EntradaDados.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/Kmeans_EntradaDados.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497879665034 "|Kmeans_EntradaDados|nPontos[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nPontos\[13\] GND " "Pin \"nPontos\[13\]\" is stuck at GND" {  } { { "Kmeans_EntradaDados.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/Kmeans_EntradaDados.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497879665034 "|Kmeans_EntradaDados|nPontos[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nPontos\[14\] GND " "Pin \"nPontos\[14\]\" is stuck at GND" {  } { { "Kmeans_EntradaDados.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/Kmeans_EntradaDados.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497879665034 "|Kmeans_EntradaDados|nPontos[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nDimensoes\[0\] VCC " "Pin \"nDimensoes\[0\]\" is stuck at VCC" {  } { { "Kmeans_EntradaDados.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/Kmeans_EntradaDados.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497879665034 "|Kmeans_EntradaDados|nDimensoes[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nDimensoes\[1\] VCC " "Pin \"nDimensoes\[1\]\" is stuck at VCC" {  } { { "Kmeans_EntradaDados.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/Kmeans_EntradaDados.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497879665034 "|Kmeans_EntradaDados|nDimensoes[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nDimensoes\[2\] GND " "Pin \"nDimensoes\[2\]\" is stuck at GND" {  } { { "Kmeans_EntradaDados.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/Kmeans_EntradaDados.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497879665034 "|Kmeans_EntradaDados|nDimensoes[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nDimensoes\[3\] GND " "Pin \"nDimensoes\[3\]\" is stuck at GND" {  } { { "Kmeans_EntradaDados.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/Kmeans_EntradaDados.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497879665034 "|Kmeans_EntradaDados|nDimensoes[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "initAddr\[0\] GND " "Pin \"initAddr\[0\]\" is stuck at GND" {  } { { "Kmeans_EntradaDados.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/Kmeans_EntradaDados.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497879665034 "|Kmeans_EntradaDados|initAddr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "initAddr\[1\] GND " "Pin \"initAddr\[1\]\" is stuck at GND" {  } { { "Kmeans_EntradaDados.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/Kmeans_EntradaDados.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497879665034 "|Kmeans_EntradaDados|initAddr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "initAddr\[2\] GND " "Pin \"initAddr\[2\]\" is stuck at GND" {  } { { "Kmeans_EntradaDados.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/Kmeans_EntradaDados.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497879665034 "|Kmeans_EntradaDados|initAddr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "initAddr\[3\] GND " "Pin \"initAddr\[3\]\" is stuck at GND" {  } { { "Kmeans_EntradaDados.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/Kmeans_EntradaDados.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497879665034 "|Kmeans_EntradaDados|initAddr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "initAddr\[4\] GND " "Pin \"initAddr\[4\]\" is stuck at GND" {  } { { "Kmeans_EntradaDados.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/Kmeans_EntradaDados.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497879665034 "|Kmeans_EntradaDados|initAddr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "initAddr\[5\] GND " "Pin \"initAddr\[5\]\" is stuck at GND" {  } { { "Kmeans_EntradaDados.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/Kmeans_EntradaDados.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497879665034 "|Kmeans_EntradaDados|initAddr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "initAddr\[6\] GND " "Pin \"initAddr\[6\]\" is stuck at GND" {  } { { "Kmeans_EntradaDados.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/Kmeans_EntradaDados.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497879665034 "|Kmeans_EntradaDados|initAddr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "initAddr\[7\] GND " "Pin \"initAddr\[7\]\" is stuck at GND" {  } { { "Kmeans_EntradaDados.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/Kmeans_EntradaDados.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497879665034 "|Kmeans_EntradaDados|initAddr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "initAddr\[8\] GND " "Pin \"initAddr\[8\]\" is stuck at GND" {  } { { "Kmeans_EntradaDados.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/Kmeans_EntradaDados.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497879665034 "|Kmeans_EntradaDados|initAddr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "initAddr\[9\] GND " "Pin \"initAddr\[9\]\" is stuck at GND" {  } { { "Kmeans_EntradaDados.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/Kmeans_EntradaDados.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497879665034 "|Kmeans_EntradaDados|initAddr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "initAddr\[10\] GND " "Pin \"initAddr\[10\]\" is stuck at GND" {  } { { "Kmeans_EntradaDados.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/Kmeans_EntradaDados.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497879665034 "|Kmeans_EntradaDados|initAddr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "initAddr\[11\] GND " "Pin \"initAddr\[11\]\" is stuck at GND" {  } { { "Kmeans_EntradaDados.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/Kmeans_EntradaDados.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497879665034 "|Kmeans_EntradaDados|initAddr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "initAddr\[12\] GND " "Pin \"initAddr\[12\]\" is stuck at GND" {  } { { "Kmeans_EntradaDados.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/Kmeans_EntradaDados.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497879665034 "|Kmeans_EntradaDados|initAddr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "initAddr\[13\] GND " "Pin \"initAddr\[13\]\" is stuck at GND" {  } { { "Kmeans_EntradaDados.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/Kmeans_EntradaDados.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497879665034 "|Kmeans_EntradaDados|initAddr[13]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1497879665034 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1497879665144 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497879665144 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "50 " "Implemented 50 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "0 " "Implemented 0 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1497879665185 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1497879665185 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1497879665185 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "958 " "Peak virtual memory: 958 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1497879665194 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 19 10:41:05 2017 " "Processing ended: Mon Jun 19 10:41:05 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1497879665194 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1497879665194 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1497879665194 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1497879665194 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1497879666350 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1497879666351 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 19 10:41:05 2017 " "Processing started: Mon Jun 19 10:41:05 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1497879666351 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1497879666351 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Kmeans_EntradaDados -c Kmeans_EntradaDados " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Kmeans_EntradaDados -c Kmeans_EntradaDados" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1497879666351 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1497879666421 ""}
{ "Info" "0" "" "Project  = Kmeans_EntradaDados" {  } {  } 0 0 "Project  = Kmeans_EntradaDados" 0 0 "Fitter" 0 0 1497879666422 ""}
{ "Info" "0" "" "Revision = Kmeans_EntradaDados" {  } {  } 0 0 "Revision = Kmeans_EntradaDados" 0 0 "Fitter" 0 0 1497879666422 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1497879666492 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1497879666492 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Kmeans_EntradaDados EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Kmeans_EntradaDados\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1497879666499 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1497879666559 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1497879666559 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1497879667013 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1497879667019 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1497879667097 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1497879667097 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1497879667097 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1497879667097 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1497879667097 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1497879667097 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1497879667097 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1497879667097 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1497879667097 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1497879667097 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/lucas/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/" { { 0 { 0 ""} 0 114 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1497879667101 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/lucas/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/" { { 0 { 0 ""} 0 116 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1497879667101 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/lucas/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/" { { 0 { 0 ""} 0 118 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1497879667101 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/lucas/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/" { { 0 { 0 ""} 0 120 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1497879667101 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/lucas/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/" { { 0 { 0 ""} 0 122 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1497879667101 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1497879667101 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1497879667103 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "50 50 " "No exact pin location assignment(s) for 50 pins of 50 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1497879667884 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Kmeans_EntradaDados.sdc " "Synopsys Design Constraints File file not found: 'Kmeans_EntradaDados.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1497879668105 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1497879668106 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1497879668106 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1497879668107 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1497879668108 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1497879668108 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1497879668108 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1497879668112 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1497879668113 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1497879668113 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1497879668114 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1497879668115 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1497879668115 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1497879668115 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1497879668116 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1497879668116 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1497879668116 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1497879668116 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "50 unused 2.5V 0 50 0 " "Number of I/O pins in group: 50 (unused VREF, 2.5V VCCIO, 0 input, 50 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1497879668118 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1497879668118 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1497879668118 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1497879668120 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1497879668120 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1497879668120 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1497879668120 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1497879668120 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1497879668120 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1497879668120 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1497879668120 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1497879668120 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1497879668120 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1497879668202 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1497879668206 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1497879671191 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1497879671355 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1497879671418 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1497879672132 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1497879672132 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1497879672396 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y24 X10_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } { { "loc" "" { Generic "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} { { 12 { 0 ""} 0 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1497879678795 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1497879678795 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1497879679038 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1497879679038 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1497879679038 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1497879679039 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.01 " "Total time spent on timing analysis during the Fitter is 0.01 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1497879679176 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1497879679183 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1497879679504 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1497879679505 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1497879679820 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1497879680220 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/output_files/Kmeans_EntradaDados.fit.smsg " "Generated suppressed messages file /home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/output_files/Kmeans_EntradaDados.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1497879680502 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1480 " "Peak virtual memory: 1480 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1497879680730 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 19 10:41:20 2017 " "Processing ended: Mon Jun 19 10:41:20 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1497879680730 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1497879680730 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1497879680730 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1497879680730 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1497879682036 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1497879682037 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 19 10:41:21 2017 " "Processing started: Mon Jun 19 10:41:21 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1497879682037 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1497879682037 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Kmeans_EntradaDados -c Kmeans_EntradaDados " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Kmeans_EntradaDados -c Kmeans_EntradaDados" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1497879682038 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1497879682308 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1497879685801 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1497879685941 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "822 " "Peak virtual memory: 822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1497879686221 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 19 10:41:26 2017 " "Processing ended: Mon Jun 19 10:41:26 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1497879686221 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1497879686221 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1497879686221 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1497879686221 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1497879686396 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1497879687352 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1497879687353 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 19 10:41:27 2017 " "Processing started: Mon Jun 19 10:41:27 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1497879687353 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497879687353 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Kmeans_EntradaDados -c Kmeans_EntradaDados " "Command: quartus_sta Kmeans_EntradaDados -c Kmeans_EntradaDados" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497879687353 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1497879687425 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497879687540 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497879687540 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497879687605 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497879687605 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Kmeans_EntradaDados.sdc " "Synopsys Design Constraints File file not found: 'Kmeans_EntradaDados.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497879688223 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497879688223 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497879688224 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497879688224 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497879688224 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497879688224 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1497879688225 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497879688230 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1497879688231 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497879688232 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497879688237 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497879688238 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497879688239 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497879688240 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497879688240 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1497879688245 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497879688267 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497879688613 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497879688639 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497879688640 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497879688640 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497879688640 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497879688641 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497879688642 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497879688643 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497879688643 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497879688644 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497879688644 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1497879688647 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497879688719 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497879688719 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497879688719 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497879688719 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497879688721 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497879688721 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497879688722 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497879688723 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497879688723 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497879689164 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497879689164 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "968 " "Peak virtual memory: 968 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1497879689190 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 19 10:41:29 2017 " "Processing ended: Mon Jun 19 10:41:29 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1497879689190 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1497879689190 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1497879689190 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497879689190 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497879690429 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1497879690430 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 19 10:41:30 2017 " "Processing started: Mon Jun 19 10:41:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1497879690430 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1497879690430 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Kmeans_EntradaDados -c Kmeans_EntradaDados " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Kmeans_EntradaDados -c Kmeans_EntradaDados" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1497879690431 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1497879690756 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Kmeans_EntradaDados_7_1200mv_85c_slow.vho /home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/simulation/modelsim/ simulation " "Generated file Kmeans_EntradaDados_7_1200mv_85c_slow.vho in folder \"/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1497879690880 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Kmeans_EntradaDados_7_1200mv_0c_slow.vho /home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/simulation/modelsim/ simulation " "Generated file Kmeans_EntradaDados_7_1200mv_0c_slow.vho in folder \"/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1497879690898 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Kmeans_EntradaDados_min_1200mv_0c_fast.vho /home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/simulation/modelsim/ simulation " "Generated file Kmeans_EntradaDados_min_1200mv_0c_fast.vho in folder \"/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1497879690933 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Kmeans_EntradaDados.vho /home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/simulation/modelsim/ simulation " "Generated file Kmeans_EntradaDados.vho in folder \"/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1497879690962 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Kmeans_EntradaDados_7_1200mv_85c_vhd_slow.sdo /home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/simulation/modelsim/ simulation " "Generated file Kmeans_EntradaDados_7_1200mv_85c_vhd_slow.sdo in folder \"/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1497879690984 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Kmeans_EntradaDados_7_1200mv_0c_vhd_slow.sdo /home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/simulation/modelsim/ simulation " "Generated file Kmeans_EntradaDados_7_1200mv_0c_vhd_slow.sdo in folder \"/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1497879691000 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Kmeans_EntradaDados_min_1200mv_0c_vhd_fast.sdo /home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/simulation/modelsim/ simulation " "Generated file Kmeans_EntradaDados_min_1200mv_0c_vhd_fast.sdo in folder \"/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1497879691016 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Kmeans_EntradaDados_vhd.sdo /home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/simulation/modelsim/ simulation " "Generated file Kmeans_EntradaDados_vhd.sdo in folder \"/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_EntradaDados/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1497879691031 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1055 " "Peak virtual memory: 1055 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1497879691059 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 19 10:41:31 2017 " "Processing ended: Mon Jun 19 10:41:31 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1497879691059 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1497879691059 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1497879691059 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1497879691059 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 65 s " "Quartus Prime Full Compilation was successful. 0 errors, 65 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1497879691204 ""}
