#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Sat Aug 20 12:19:09 2016
# Process ID: 4424
# Log file: E:/Processor_project/processor7777/planAhead_run_1/planAhead.log
# Journal file: E:/Processor_project/processor7777/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from E:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [E:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [E:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source E:/Processor_project/processor7777/pa.fromNetlist.tcl
# create_project -name processor7777 -dir "E:/Processor_project/processor7777/planAhead_run_2" -part xc6slx45csg324-3
create_project: Time (s): elapsed = 00:00:05 . Memory (MB): peak = 457.301 ; gain = 61.820
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "E:/Processor_project/processor7777/realCPU.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {E:/Processor_project/processor7777} {ipcore_dir} }
# add_files [list {ipcore_dir/RamMem.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/RomIns.ncf}] -fileset [get_property constrset [current_run]]
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "realCPU.ucf" [current_fileset -constrset]
Adding file 'E:/Processor_project/processor7777/realCPU.ucf' to fileset 'constrs_1'
# add_files [list {realCPU.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx45csg324-3
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design realCPU.ngc ...
WARNING:NetListWriters:298 - No output is written to realCPU.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus counter<10 : 0> on block realCPU is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus p/mir<26 : 0> on block realCPU is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus p/cntr/GND_50_o_address[7]_mux_9_OUT<7 :
   1> on block realCPU is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   p/alu/A[15]_B[15]_div_4/Madd_GND_15_o_b[15]_add_11_OUT_Madd_Madd_cy<14 : 11>
   on block realCPU is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   p/alu/A[15]_B[15]_div_4/Madd_GND_15_o_b[15]_add_9_OUT_Madd_Madd_cy<14 : 12>
   on block realCPU is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file realCPU.edif ...
ngc2edif: Total memory usage is 88508 kilobytes

Parsing EDIF File [./planAhead_run_2/processor7777.data/cache/realCPU_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_2/processor7777.data/cache/realCPU_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design RamMem.ngc ...
WARNING:NetListWriters:298 - No output is written to RamMem.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file RamMem.edif ...
ngc2edif: Total memory usage is 88508 kilobytes

Reading core file 'E:/Processor_project/processor7777/ipcore_dir/RamMem.ngc' for (cell view 'RamMem', library 'realCPU_lib', file 'realCPU.ngc')
Parsing EDIF File [./planAhead_run_2/processor7777.data/cache/RamMem_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_2/processor7777.data/cache/RamMem_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design RomIns.ngc ...
WARNING:NetListWriters:298 - No output is written to RomIns.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file RomIns.edif ...
ngc2edif: Total memory usage is 84412 kilobytes

Reading core file 'E:/Processor_project/processor7777/ipcore_dir/RomIns.ngc' for (cell view 'RomIns', library 'realCPU_lib', file 'realCPU.ngc')
Parsing EDIF File [./planAhead_run_2/processor7777.data/cache/RomIns_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_2/processor7777.data/cache/RomIns_ngc_zx.edif]
WARNING: [Netlist 29-43] Netlist 'realCPU' is not ideal for floorplanning, since the cellview 'realCPU' defined in file 'realCPU.ngc' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
Loading clock regions from E:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx45/ClockRegion.xml
Loading clock buffers from E:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx45/ClockBuffers.xml
Loading package pin functions from E:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from E:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx45/csg324/Package.xml
Loading io standards from E:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from E:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : E:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [E:/Processor_project/processor7777/ipcore_dir/RamMem.ncf]
Finished Parsing UCF File [E:/Processor_project/processor7777/ipcore_dir/RamMem.ncf]
Parsing UCF File [E:/Processor_project/processor7777/ipcore_dir/RomIns.ncf]
Finished Parsing UCF File [E:/Processor_project/processor7777/ipcore_dir/RomIns.ncf]
Parsing UCF File [E:/Processor_project/processor7777/realCPU.ucf]
Finished Parsing UCF File [E:/Processor_project/processor7777/realCPU.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 0bd3da05
link_design: Time (s): elapsed = 00:00:21 . Memory (MB): peak = 649.926 ; gain = 189.410
startgroup
set_property package_pin L15 [get_ports clk]
endgroup
startgroup
set_property package_pin A16 [get_ports rx]
endgroup
startgroup
set_property package_pin B16 [get_ports tx]
endgroup
startgroup
set_property package_pin C14 [get_ports reset]
endgroup
startgroup
set_property package_pin U18 [get_ports {led[0]}]
endgroup
startgroup
set_property package_pin M14 [get_ports {led[1]}]
endgroup
startgroup
set_property package_pin N14 [get_ports {led[2]}]
endgroup
startgroup
set_property package_pin L14 [get_ports {led[3]}]
endgroup
startgroup
set_property package_pin M13 [get_ports {led[4]}]
endgroup
startgroup
set_property package_pin D4 [get_ports {led[5]}]
endgroup
startgroup
set_property package_pin P16 [get_ports {led[6]}]
endgroup
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
 (See E:/Processor_project/processor7777\planAhead_pid4424.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sat Aug 20 12:23:25 2016...
INFO: [Common 17-83] Releasing license: PlanAhead
