/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Id: cmicm.h 1.9.2.2 Broadcom SDK $
 * $Copyright: Copyright 2012 Broadcom Corporation.
 * This program is the proprietary software of Broadcom Corporation
 * and/or its licensors, and may only be used, duplicated, modified
 * or distributed pursuant to the terms and conditions of a separate,
 * written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized
 * License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and
 * Broadcom expressly reserves all rights in and to the Software
 * and all intellectual property rights therein.  IF YOU HAVE
 * NO AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE
 * IN ANY WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE
 * ALL USE OF THE SOFTWARE.  
 *  
 * Except as expressly set forth in the Authorized License,
 *  
 * 1.     This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of
 * Broadcom integrated circuit products.
 *  
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS
 * PROVIDED "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY,
 * OR OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 * 
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL,
 * INCIDENTAL, SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER
 * ARISING OUT OF OR IN ANY WAY RELATING TO YOUR USE OF OR INABILITY
 * TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF
 * THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR USD 1.00,
 * WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING
 * ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.$
 *
 * File:	cmicm.h
 * Purpose:	CMICM registers include file.
 * Supports:	bcm56440_a0
 */

/* This array is sorted on address. Don't modify */
#define CMICM_REG_INIT { \
    { 0x00000000, "CMIC_I2CM_SMBUS_CONFIG", CMIC_I2CM_SMBUS_CONFIGr }, \
    { 0x00000004, "CMIC_I2CM_SMBUS_TIMING_CONFIG", CMIC_I2CM_SMBUS_TIMING_CONFIGr }, \
    { 0x00000008, "CMIC_I2CM_SMBUS_ADDRESS", CMIC_I2CM_SMBUS_ADDRESSr }, \
    { 0x0000000c, "CMIC_I2CM_SMBUS_MASTER_FIFO_CONTROL", CMIC_I2CM_SMBUS_MASTER_FIFO_CONTROLr }, \
    { 0x00000010, "CMIC_I2CM_SMBUS_SLAVE_FIFO_CONTROL", CMIC_I2CM_SMBUS_SLAVE_FIFO_CONTROLr }, \
    { 0x00000014, "CMIC_I2CM_SMBUS_BIT_BANG_CONTROL", CMIC_I2CM_SMBUS_BIT_BANG_CONTROLr }, \
    { 0x00000030, "CMIC_I2CM_SMBUS_MASTER_COMMAND", CMIC_I2CM_SMBUS_MASTER_COMMANDr }, \
    { 0x00000034, "CMIC_I2CM_SMBUS_SLAVE_COMMAND", CMIC_I2CM_SMBUS_SLAVE_COMMANDr }, \
    { 0x00000038, "CMIC_I2CM_SMBUS_EVENT_ENABLE", CMIC_I2CM_SMBUS_EVENT_ENABLEr }, \
    { 0x0000003c, "CMIC_I2CM_SMBUS_EVENT_STATUS", CMIC_I2CM_SMBUS_EVENT_STATUSr }, \
    { 0x00000040, "CMIC_I2CM_SMBUS_MASTER_DATA_WRITE", CMIC_I2CM_SMBUS_MASTER_DATA_WRITEr }, \
    { 0x00000044, "CMIC_I2CM_SMBUS_MASTER_DATA_READ", CMIC_I2CM_SMBUS_MASTER_DATA_READr }, \
    { 0x00000048, "CMIC_I2CM_SMBUS_SLAVE_DATA_WRITE", CMIC_I2CM_SMBUS_SLAVE_DATA_WRITEr }, \
    { 0x0000004c, "CMIC_I2CM_SMBUS_SLAVE_DATA_READ", CMIC_I2CM_SMBUS_SLAVE_DATA_READr }, \
    { 0x00001500, "MSPI_SPCR0_LSB", MSPI_SPCR0_LSBr }, \
    { 0x00001504, "MSPI_SPCR0_MSB", MSPI_SPCR0_MSBr }, \
    { 0x00001508, "MSPI_SPCR1_LSB", MSPI_SPCR1_LSBr }, \
    { 0x0000150c, "MSPI_SPCR1_MSB", MSPI_SPCR1_MSBr }, \
    { 0x00001510, "MSPI_NEWQP", MSPI_NEWQPr }, \
    { 0x00001514, "MSPI_ENDQP", MSPI_ENDQPr }, \
    { 0x00001518, "MSPI_SPCR2", MSPI_SPCR2r }, \
    { 0x00001520, "MSPI_STATUS", MSPI_STATUSr }, \
    { 0x00001524, "MSPI_CPTQP", MSPI_CPTQPr }, \
    { 0x00001540, "MSPI_TXRAM_00", MSPI_TXRAM_00r }, \
    { 0x00001544, "MSPI_TXRAM_01", MSPI_TXRAM_01r }, \
    { 0x00001548, "MSPI_TXRAM_02", MSPI_TXRAM_02r }, \
    { 0x0000154c, "MSPI_TXRAM_03", MSPI_TXRAM_03r }, \
    { 0x00001550, "MSPI_TXRAM_04", MSPI_TXRAM_04r }, \
    { 0x00001554, "MSPI_TXRAM_05", MSPI_TXRAM_05r }, \
    { 0x00001558, "MSPI_TXRAM_06", MSPI_TXRAM_06r }, \
    { 0x0000155c, "MSPI_TXRAM_07", MSPI_TXRAM_07r }, \
    { 0x00001560, "MSPI_TXRAM_08", MSPI_TXRAM_08r }, \
    { 0x00001564, "MSPI_TXRAM_09", MSPI_TXRAM_09r }, \
    { 0x00001568, "MSPI_TXRAM_10", MSPI_TXRAM_10r }, \
    { 0x0000156c, "MSPI_TXRAM_11", MSPI_TXRAM_11r }, \
    { 0x00001570, "MSPI_TXRAM_12", MSPI_TXRAM_12r }, \
    { 0x00001574, "MSPI_TXRAM_13", MSPI_TXRAM_13r }, \
    { 0x00001578, "MSPI_TXRAM_14", MSPI_TXRAM_14r }, \
    { 0x0000157c, "MSPI_TXRAM_15", MSPI_TXRAM_15r }, \
    { 0x00001580, "MSPI_TXRAM_16", MSPI_TXRAM_16r }, \
    { 0x00001584, "MSPI_TXRAM_17", MSPI_TXRAM_17r }, \
    { 0x00001588, "MSPI_TXRAM_18", MSPI_TXRAM_18r }, \
    { 0x0000158c, "MSPI_TXRAM_19", MSPI_TXRAM_19r }, \
    { 0x00001590, "MSPI_TXRAM_20", MSPI_TXRAM_20r }, \
    { 0x00001594, "MSPI_TXRAM_21", MSPI_TXRAM_21r }, \
    { 0x00001598, "MSPI_TXRAM_22", MSPI_TXRAM_22r }, \
    { 0x0000159c, "MSPI_TXRAM_23", MSPI_TXRAM_23r }, \
    { 0x000015a0, "MSPI_TXRAM_24", MSPI_TXRAM_24r }, \
    { 0x000015a4, "MSPI_TXRAM_25", MSPI_TXRAM_25r }, \
    { 0x000015a8, "MSPI_TXRAM_26", MSPI_TXRAM_26r }, \
    { 0x000015ac, "MSPI_TXRAM_27", MSPI_TXRAM_27r }, \
    { 0x000015b0, "MSPI_TXRAM_28", MSPI_TXRAM_28r }, \
    { 0x000015b4, "MSPI_TXRAM_29", MSPI_TXRAM_29r }, \
    { 0x000015b8, "MSPI_TXRAM_30", MSPI_TXRAM_30r }, \
    { 0x000015bc, "MSPI_TXRAM_31", MSPI_TXRAM_31r }, \
    { 0x000015c0, "MSPI_RXRAM_00", MSPI_RXRAM_00r }, \
    { 0x000015c4, "MSPI_RXRAM_01", MSPI_RXRAM_01r }, \
    { 0x000015c8, "MSPI_RXRAM_02", MSPI_RXRAM_02r }, \
    { 0x000015cc, "MSPI_RXRAM_03", MSPI_RXRAM_03r }, \
    { 0x000015d0, "MSPI_RXRAM_04", MSPI_RXRAM_04r }, \
    { 0x000015d4, "MSPI_RXRAM_05", MSPI_RXRAM_05r }, \
    { 0x000015d8, "MSPI_RXRAM_06", MSPI_RXRAM_06r }, \
    { 0x000015dc, "MSPI_RXRAM_07", MSPI_RXRAM_07r }, \
    { 0x000015e0, "MSPI_RXRAM_08", MSPI_RXRAM_08r }, \
    { 0x000015e4, "MSPI_RXRAM_09", MSPI_RXRAM_09r }, \
    { 0x000015e8, "MSPI_RXRAM_10", MSPI_RXRAM_10r }, \
    { 0x000015ec, "MSPI_RXRAM_11", MSPI_RXRAM_11r }, \
    { 0x000015f0, "MSPI_RXRAM_12", MSPI_RXRAM_12r }, \
    { 0x000015f4, "MSPI_RXRAM_13", MSPI_RXRAM_13r }, \
    { 0x000015f8, "MSPI_RXRAM_14", MSPI_RXRAM_14r }, \
    { 0x000015fc, "MSPI_RXRAM_15", MSPI_RXRAM_15r }, \
    { 0x00001600, "MSPI_RXRAM_16", MSPI_RXRAM_16r }, \
    { 0x00001604, "MSPI_RXRAM_17", MSPI_RXRAM_17r }, \
    { 0x00001608, "MSPI_RXRAM_18", MSPI_RXRAM_18r }, \
    { 0x0000160c, "MSPI_RXRAM_19", MSPI_RXRAM_19r }, \
    { 0x00001610, "MSPI_RXRAM_20", MSPI_RXRAM_20r }, \
    { 0x00001614, "MSPI_RXRAM_21", MSPI_RXRAM_21r }, \
    { 0x00001618, "MSPI_RXRAM_22", MSPI_RXRAM_22r }, \
    { 0x0000161c, "MSPI_RXRAM_23", MSPI_RXRAM_23r }, \
    { 0x00001620, "MSPI_RXRAM_24", MSPI_RXRAM_24r }, \
    { 0x00001624, "MSPI_RXRAM_25", MSPI_RXRAM_25r }, \
    { 0x00001628, "MSPI_RXRAM_26", MSPI_RXRAM_26r }, \
    { 0x0000162c, "MSPI_RXRAM_27", MSPI_RXRAM_27r }, \
    { 0x00001630, "MSPI_RXRAM_28", MSPI_RXRAM_28r }, \
    { 0x00001634, "MSPI_RXRAM_29", MSPI_RXRAM_29r }, \
    { 0x00001638, "MSPI_RXRAM_30", MSPI_RXRAM_30r }, \
    { 0x0000163c, "MSPI_RXRAM_31", MSPI_RXRAM_31r }, \
    { 0x00001640, "MSPI_CDRAM_00", MSPI_CDRAM_00r }, \
    { 0x00001644, "MSPI_CDRAM_01", MSPI_CDRAM_01r }, \
    { 0x00001648, "MSPI_CDRAM_02", MSPI_CDRAM_02r }, \
    { 0x0000164c, "MSPI_CDRAM_03", MSPI_CDRAM_03r }, \
    { 0x00001650, "MSPI_CDRAM_04", MSPI_CDRAM_04r }, \
    { 0x00001654, "MSPI_CDRAM_05", MSPI_CDRAM_05r }, \
    { 0x00001658, "MSPI_CDRAM_06", MSPI_CDRAM_06r }, \
    { 0x0000165c, "MSPI_CDRAM_07", MSPI_CDRAM_07r }, \
    { 0x00001660, "MSPI_CDRAM_08", MSPI_CDRAM_08r }, \
    { 0x00001664, "MSPI_CDRAM_09", MSPI_CDRAM_09r }, \
    { 0x00001668, "MSPI_CDRAM_10", MSPI_CDRAM_10r }, \
    { 0x0000166c, "MSPI_CDRAM_11", MSPI_CDRAM_11r }, \
    { 0x00001670, "MSPI_CDRAM_12", MSPI_CDRAM_12r }, \
    { 0x00001674, "MSPI_CDRAM_13", MSPI_CDRAM_13r }, \
    { 0x00001678, "MSPI_CDRAM_14", MSPI_CDRAM_14r }, \
    { 0x0000167c, "MSPI_CDRAM_15", MSPI_CDRAM_15r }, \
    { 0x00001680, "CMICM_BSPI_MAST_N_BOOT", CMICM_BSPI_MAST_N_BOOTr }, \
    { 0x00001684, "CMICM_BSPI_BUSY_STATUS", CMICM_BSPI_BUSY_STATUSr }, \
    { 0x00001688, "CMICM_BSPI_INTR_STATUS", CMICM_BSPI_INTR_STATUSr }, \
    { 0x0000168c, "CMICM_BSPI_B0_STATUS", CMICM_BSPI_B0_STATUSr }, \
    { 0x00001690, "CMICM_BSPI_B0_CNTRL", CMICM_BSPI_B0_CNTRLr }, \
    { 0x00001694, "CMICM_BSPI_B1_STATUS", CMICM_BSPI_B1_STATUSr }, \
    { 0x00001698, "CMICM_BSPI_B1_CNTRL", CMICM_BSPI_B1_CNTRLr }, \
    { 0x00002000, "CMIC_GP_DATA_IN", CMIC_GP_DATA_INr }, \
    { 0x00002004, "CMIC_GP_DATA_OUT", CMIC_GP_DATA_OUTr }, \
    { 0x00002008, "CMIC_GP_OUT_EN", CMIC_GP_OUT_ENr }, \
    { 0x0000200c, "CMIC_GP_INT_TYPE", CMIC_GP_INT_TYPEr }, \
    { 0x00002010, "CMIC_GP_INT_DE", CMIC_GP_INT_DEr }, \
    { 0x00002014, "CMIC_GP_INT_EDGE", CMIC_GP_INT_EDGEr }, \
    { 0x00002018, "CMIC_GP_INT_MSK", CMIC_GP_INT_MSKr }, \
    { 0x0000201c, "CMIC_GP_INT_STAT", CMIC_GP_INT_STATr }, \
    { 0x00002020, "CMIC_GP_INT_MSTAT", CMIC_GP_INT_MSTATr }, \
    { 0x00002024, "CMIC_GP_INT_CLR", CMIC_GP_INT_CLRr }, \
    { 0x00002028, "CMIC_GP_AUX_SEL", CMIC_GP_AUX_SELr }, \
    { 0x00002030, "CMIC_GP_INIT_VAL", CMIC_GP_INIT_VALr }, \
    { 0x00002034, "CMIC_GP_PAD_RES", CMIC_GP_PAD_RESr }, \
    { 0x00002038, "CMIC_GP_RES_EN", CMIC_GP_RES_ENr }, \
    { 0x0000203c, "CMIC_GP_TEST_INPUT", CMIC_GP_TEST_INPUTr }, \
    { 0x00002040, "CMIC_GP_TEST_OUTPUT", CMIC_GP_TEST_OUTPUTr }, \
    { 0x00002044, "CMIC_GP_TEST_ENABLE", CMIC_GP_TEST_ENABLEr }, \
    { 0x00002048, "CMIC_GP_PRB_ENABLE", CMIC_GP_PRB_ENABLEr }, \
    { 0x0000204c, "CMIC_GP_PRB_OE", CMIC_GP_PRB_OEr }, \
    { 0x00003000, "CMIC_UART0_RBR_THR_DLL", CMIC_UART0_RBR_THR_DLLr }, \
    { 0x00003004, "CMIC_UART0_DLH_IER", CMIC_UART0_DLH_IERr }, \
    { 0x00003008, "CMIC_UART0_IIR_FCR", CMIC_UART0_IIR_FCRr }, \
    { 0x0000300c, "CMIC_UART0_LCR", CMIC_UART0_LCRr }, \
    { 0x00003010, "CMIC_UART0_MCR", CMIC_UART0_MCRr }, \
    { 0x00003014, "CMIC_UART0_LSR", CMIC_UART0_LSRr }, \
    { 0x00003018, "CMIC_UART0_MSR", CMIC_UART0_MSRr }, \
    { 0x0000301c, "CMIC_UART0_SCR", CMIC_UART0_SCRr }, \
    { 0x00003020, "CMIC_UART0_LPDLL", CMIC_UART0_LPDLLr }, \
    { 0x00003024, "CMIC_UART0_LPDLH", CMIC_UART0_LPDLHr }, \
    { 0x00003030, "CMIC_UART0_SRBR_STHR", CMIC_UART0_SRBR_STHRr }, \
    { 0x00003070, "CMIC_UART0_FAR", CMIC_UART0_FARr }, \
    { 0x00003074, "CMIC_UART0_TFR", CMIC_UART0_TFRr }, \
    { 0x00003078, "CMIC_UART0_RFW", CMIC_UART0_RFWr }, \
    { 0x0000307c, "CMIC_UART0_USR", CMIC_UART0_USRr }, \
    { 0x00003080, "CMIC_UART0_TFL", CMIC_UART0_TFLr }, \
    { 0x00003084, "CMIC_UART0_RFL", CMIC_UART0_RFLr }, \
    { 0x00003088, "CMIC_UART0_SRR", CMIC_UART0_SRRr }, \
    { 0x0000308c, "CMIC_UART0_SRTS", CMIC_UART0_SRTSr }, \
    { 0x00003090, "CMIC_UART0_SBCR", CMIC_UART0_SBCRr }, \
    { 0x00003094, "CMIC_UART0_SDMAM", CMIC_UART0_SDMAMr }, \
    { 0x00003098, "CMIC_UART0_SFE", CMIC_UART0_SFEr }, \
    { 0x0000309c, "CMIC_UART0_SRT", CMIC_UART0_SRTr }, \
    { 0x000030a0, "CMIC_UART0_STET", CMIC_UART0_STETr }, \
    { 0x000030a4, "CMIC_UART0_HTX", CMIC_UART0_HTXr }, \
    { 0x000030a8, "CMIC_UART0_DMASA", CMIC_UART0_DMASAr }, \
    { 0x000030f4, "CMIC_UART0_CPR", CMIC_UART0_CPRr }, \
    { 0x000030f8, "CMIC_UART0_UCV", CMIC_UART0_UCVr }, \
    { 0x000030fc, "CMIC_UART0_CTR", CMIC_UART0_CTRr }, \
    { 0x00004000, "CMIC_UART1_RBR_THR_DLL", CMIC_UART1_RBR_THR_DLLr }, \
    { 0x00004004, "CMIC_UART1_DLH_IER", CMIC_UART1_DLH_IERr }, \
    { 0x00004008, "CMIC_UART1_IIR_FCR", CMIC_UART1_IIR_FCRr }, \
    { 0x0000400c, "CMIC_UART1_LCR", CMIC_UART1_LCRr }, \
    { 0x00004010, "CMIC_UART1_MCR", CMIC_UART1_MCRr }, \
    { 0x00004014, "CMIC_UART1_LSR", CMIC_UART1_LSRr }, \
    { 0x00004018, "CMIC_UART1_MSR", CMIC_UART1_MSRr }, \
    { 0x0000401c, "CMIC_UART1_SCR", CMIC_UART1_SCRr }, \
    { 0x00004020, "CMIC_UART1_LPDLL", CMIC_UART1_LPDLLr }, \
    { 0x00004024, "CMIC_UART1_LPDLH", CMIC_UART1_LPDLHr }, \
    { 0x00004030, "CMIC_UART1_SRBR_STHR", CMIC_UART1_SRBR_STHRr }, \
    { 0x00004070, "CMIC_UART1_FAR", CMIC_UART1_FARr }, \
    { 0x00004074, "CMIC_UART1_TFR", CMIC_UART1_TFRr }, \
    { 0x00004078, "CMIC_UART1_RFW", CMIC_UART1_RFWr }, \
    { 0x0000407c, "CMIC_UART1_USR", CMIC_UART1_USRr }, \
    { 0x00004080, "CMIC_UART1_TFL", CMIC_UART1_TFLr }, \
    { 0x00004084, "CMIC_UART1_RFL", CMIC_UART1_RFLr }, \
    { 0x00004088, "CMIC_UART1_SRR", CMIC_UART1_SRRr }, \
    { 0x0000408c, "CMIC_UART1_SRTS", CMIC_UART1_SRTSr }, \
    { 0x00004090, "CMIC_UART1_SBCR", CMIC_UART1_SBCRr }, \
    { 0x00004094, "CMIC_UART1_SDMAM", CMIC_UART1_SDMAMr }, \
    { 0x00004098, "CMIC_UART1_SFE", CMIC_UART1_SFEr }, \
    { 0x0000409c, "CMIC_UART1_SRT", CMIC_UART1_SRTr }, \
    { 0x000040a0, "CMIC_UART1_STET", CMIC_UART1_STETr }, \
    { 0x000040a4, "CMIC_UART1_HTX", CMIC_UART1_HTXr }, \
    { 0x000040a8, "CMIC_UART1_DMASA", CMIC_UART1_DMASAr }, \
    { 0x000040f4, "CMIC_UART1_CPR", CMIC_UART1_CPRr }, \
    { 0x000040f8, "CMIC_UART1_UCV", CMIC_UART1_UCVr }, \
    { 0x000040fc, "CMIC_UART1_CTR", CMIC_UART1_CTRr }, \
    { 0x00010000, "CMIC_COMMON_SCHAN_CTRL", CMIC_COMMON_SCHAN_CTRLr }, \
    { 0x00010004, "CMIC_COMMON_SCHAN_ACK_DATA_BEAT_COUNT", CMIC_COMMON_SCHAN_ACK_DATA_BEAT_COUNTr }, \
    { 0x00010008, "CMIC_COMMON_SCHAN_ERR", CMIC_COMMON_SCHAN_ERRr }, \
    { 0x0001000c, "CMIC_COMMON_SCHAN_MESSAGE", CMIC_COMMON_SCHAN_MESSAGEr }, \
    { 0x00010080, "CMIC_COMMON_MIIM_PARAM", CMIC_COMMON_MIIM_PARAMr }, \
    { 0x00010084, "CMIC_COMMON_MIIM_READ_DATA", CMIC_COMMON_MIIM_READ_DATAr }, \
    { 0x00010088, "CMIC_COMMON_MIIM_ADDRESS", CMIC_COMMON_MIIM_ADDRESSr }, \
    { 0x0001008c, "CMIC_COMMON_MIIM_CTRL", CMIC_COMMON_MIIM_CTRLr }, \
    { 0x00010090, "CMIC_COMMON_MIIM_STAT", CMIC_COMMON_MIIM_STATr }, \
    { 0x00010094, "CMIC_SBUS_TIMEOUT", CMIC_SBUS_TIMEOUTr }, \
    { 0x00010098, "CMIC_SBUS_RING_MAP_0_7", CMIC_SBUS_RING_MAP_0_7r }, \
    { 0x0001009c, "CMIC_SBUS_RING_MAP_8_15", CMIC_SBUS_RING_MAP_8_15r }, \
    { 0x000100a0, "CMIC_SBUS_RING_MAP_16_23", CMIC_SBUS_RING_MAP_16_23r }, \
    { 0x000100a4, "CMIC_SBUS_RING_MAP_24_31", CMIC_SBUS_RING_MAP_24_31r }, \
    { 0x000100a8, "CMIC_SBUS_RING_MAP_32_39", CMIC_SBUS_RING_MAP_32_39r }, \
    { 0x000100ac, "CMIC_SBUS_RING_MAP_40_47", CMIC_SBUS_RING_MAP_40_47r }, \
    { 0x000100b0, "CMIC_SBUS_RING_MAP_48_55", CMIC_SBUS_RING_MAP_48_55r }, \
    { 0x000100b4, "CMIC_SBUS_RING_MAP_56_63", CMIC_SBUS_RING_MAP_56_63r }, \
    { 0x000100b8, "CMIC_STAT_DMA_PORT_TYPE_MAP_0", CMIC_STAT_DMA_PORT_TYPE_MAP_0r }, \
    { 0x000100bc, "CMIC_STAT_DMA_PORT_TYPE_MAP_1", CMIC_STAT_DMA_PORT_TYPE_MAP_1r }, \
    { 0x000100c0, "CMIC_STAT_DMA_PORT_TYPE_MAP_2", CMIC_STAT_DMA_PORT_TYPE_MAP_2r }, \
    { 0x000100c4, "CMIC_STAT_DMA_BLKNUM_MAP_4_0", CMIC_STAT_DMA_BLKNUM_MAP_4_0r }, \
    { 0x000100c8, "CMIC_STAT_DMA_BLKNUM_MAP_9_5", CMIC_STAT_DMA_BLKNUM_MAP_9_5r }, \
    { 0x000100cc, "CMIC_STAT_DMA_BLKNUM_MAP_14_10", CMIC_STAT_DMA_BLKNUM_MAP_14_10r }, \
    { 0x000100d0, "CMIC_STAT_DMA_BLKNUM_MAP_19_15", CMIC_STAT_DMA_BLKNUM_MAP_19_15r }, \
    { 0x000100d4, "CMIC_STAT_DMA_BLKNUM_MAP_24_20", CMIC_STAT_DMA_BLKNUM_MAP_24_20r }, \
    { 0x000100d8, "CMIC_STAT_DMA_BLKNUM_MAP_29_25", CMIC_STAT_DMA_BLKNUM_MAP_29_25r }, \
    { 0x000100dc, "CMIC_STAT_DMA_BLKNUM_MAP_34_30", CMIC_STAT_DMA_BLKNUM_MAP_34_30r }, \
    { 0x000100e0, "CMIC_STAT_DMA_BLKNUM_MAP_39_35", CMIC_STAT_DMA_BLKNUM_MAP_39_35r }, \
    { 0x000100e4, "CMIC_STAT_DMA_BLKNUM_MAP_44_40", CMIC_STAT_DMA_BLKNUM_MAP_44_40r }, \
    { 0x000100e8, "CMIC_STAT_DMA_BLKNUM_MAP_49_45", CMIC_STAT_DMA_BLKNUM_MAP_49_45r }, \
    { 0x000100ec, "CMIC_STAT_DMA_BLKNUM_MAP_54_50", CMIC_STAT_DMA_BLKNUM_MAP_54_50r }, \
    { 0x000100f0, "CMIC_STAT_DMA_BLKNUM_MAP_59_55", CMIC_STAT_DMA_BLKNUM_MAP_59_55r }, \
    { 0x000100f4, "CMIC_STAT_DMA_BLKNUM_MAP_64_60", CMIC_STAT_DMA_BLKNUM_MAP_64_60r }, \
    { 0x000100f8, "CMIC_STAT_DMA_BLKNUM_MAP_69_65", CMIC_STAT_DMA_BLKNUM_MAP_69_65r }, \
    { 0x000100fc, "CMIC_STAT_DMA_BLKNUM_MAP_74_70", CMIC_STAT_DMA_BLKNUM_MAP_74_70r }, \
    { 0x00010100, "CMIC_STAT_DMA_BLKNUM_MAP_79_75", CMIC_STAT_DMA_BLKNUM_MAP_79_75r }, \
    { 0x00010104, "CMIC_STAT_DMA_BLKNUM_MAP_84_80", CMIC_STAT_DMA_BLKNUM_MAP_84_80r }, \
    { 0x00010108, "CMIC_STAT_DMA_BLKNUM_MAP_89_85", CMIC_STAT_DMA_BLKNUM_MAP_89_85r }, \
    { 0x0001010c, "CMIC_STAT_DMA_BLKNUM_MAP_94_90", CMIC_STAT_DMA_BLKNUM_MAP_94_90r }, \
    { 0x00010110, "CMIC_STAT_DMA_BLKNUM_MAP_95", CMIC_STAT_DMA_BLKNUM_MAP_95r }, \
    { 0x00010114, "CMIC_STAT_DMA_ING_STATS_CFG", CMIC_STAT_DMA_ING_STATS_CFGr }, \
    { 0x00010118, "CMIC_STAT_DMA_EGR_STATS_CFG", CMIC_STAT_DMA_EGR_STATS_CFGr }, \
    { 0x0001011c, "CMIC_STAT_DMA_MAC_STATS_CFG", CMIC_STAT_DMA_MAC_STATS_CFGr }, \
    { 0x00010120, "CMIC_STAT_DMA_PORTNUM_MAP_3_0", CMIC_STAT_DMA_PORTNUM_MAP_3_0r }, \
    { 0x00010124, "CMIC_STAT_DMA_PORTNUM_MAP_7_4", CMIC_STAT_DMA_PORTNUM_MAP_7_4r }, \
    { 0x00010128, "CMIC_STAT_DMA_PORTNUM_MAP_11_8", CMIC_STAT_DMA_PORTNUM_MAP_11_8r }, \
    { 0x0001012c, "CMIC_STAT_DMA_PORTNUM_MAP_15_12", CMIC_STAT_DMA_PORTNUM_MAP_15_12r }, \
    { 0x00010130, "CMIC_STAT_DMA_PORTNUM_MAP_19_16", CMIC_STAT_DMA_PORTNUM_MAP_19_16r }, \
    { 0x00010134, "CMIC_STAT_DMA_PORTNUM_MAP_23_20", CMIC_STAT_DMA_PORTNUM_MAP_23_20r }, \
    { 0x00010138, "CMIC_STAT_DMA_PORTNUM_MAP_27_24", CMIC_STAT_DMA_PORTNUM_MAP_27_24r }, \
    { 0x0001013c, "CMIC_STAT_DMA_PORTNUM_MAP_31_28", CMIC_STAT_DMA_PORTNUM_MAP_31_28r }, \
    { 0x00010140, "CMIC_STAT_DMA_PORTNUM_MAP_35_32", CMIC_STAT_DMA_PORTNUM_MAP_35_32r }, \
    { 0x00010144, "CMIC_STAT_DMA_PORTNUM_MAP_39_36", CMIC_STAT_DMA_PORTNUM_MAP_39_36r }, \
    { 0x00010148, "CMIC_STAT_DMA_PORTNUM_MAP_43_40", CMIC_STAT_DMA_PORTNUM_MAP_43_40r }, \
    { 0x0001014c, "CMIC_STAT_DMA_PORTNUM_MAP_47_44", CMIC_STAT_DMA_PORTNUM_MAP_47_44r }, \
    { 0x00010150, "CMIC_STAT_DMA_PORTNUM_MAP_51_48", CMIC_STAT_DMA_PORTNUM_MAP_51_48r }, \
    { 0x00010154, "CMIC_STAT_DMA_PORTNUM_MAP_55_52", CMIC_STAT_DMA_PORTNUM_MAP_55_52r }, \
    { 0x00010158, "CMIC_STAT_DMA_PORTNUM_MAP_59_56", CMIC_STAT_DMA_PORTNUM_MAP_59_56r }, \
    { 0x0001015c, "CMIC_STAT_DMA_PORTNUM_MAP_63_60", CMIC_STAT_DMA_PORTNUM_MAP_63_60r }, \
    { 0x00010160, "CMIC_STAT_DMA_PORTNUM_MAP_67_64", CMIC_STAT_DMA_PORTNUM_MAP_67_64r }, \
    { 0x00010164, "CMIC_STAT_DMA_PORTNUM_MAP_71_68", CMIC_STAT_DMA_PORTNUM_MAP_71_68r }, \
    { 0x00010168, "CMIC_STAT_DMA_PORTNUM_MAP_75_72", CMIC_STAT_DMA_PORTNUM_MAP_75_72r }, \
    { 0x0001016c, "CMIC_STAT_DMA_PORTNUM_MAP_79_76", CMIC_STAT_DMA_PORTNUM_MAP_79_76r }, \
    { 0x00010170, "CMIC_STAT_DMA_PORTNUM_MAP_83_80", CMIC_STAT_DMA_PORTNUM_MAP_83_80r }, \
    { 0x00010174, "CMIC_STAT_DMA_PORTNUM_MAP_87_84", CMIC_STAT_DMA_PORTNUM_MAP_87_84r }, \
    { 0x00010178, "CMIC_STAT_DMA_PORTNUM_MAP_91_88", CMIC_STAT_DMA_PORTNUM_MAP_91_88r }, \
    { 0x0001017c, "CMIC_STAT_DMA_PORTNUM_MAP_95_92", CMIC_STAT_DMA_PORTNUM_MAP_95_92r }, \
    { 0x00010188, "CMIC_SRAM_TM0_CONTROL", CMIC_SRAM_TM0_CONTROLr }, \
    { 0x0001018c, "CMIC_SRAM_TM1_CONTROL", CMIC_SRAM_TM1_CONTROLr }, \
    { 0x00010190, "CMIC_SRAM_TM2_CONTROL", CMIC_SRAM_TM2_CONTROLr }, \
    { 0x00010194, "CMICM_COMMON_CONFIG", CMICM_COMMON_CONFIGr }, \
    { 0x00010198, "CMIC_MISC_CONTROL", CMIC_MISC_CONTROLr }, \
    { 0x0001019c, "CMIC_MISC_STATUS", CMIC_MISC_STATUSr }, \
    { 0x000101ec, "CMIC_COMMON_PCIE_PIO_ENDIANESS", CMIC_COMMON_PCIE_PIO_ENDIANESSr }, \
    { 0x000101f0, "CMIC_COMMON_UC0_PIO_ENDIANESS", CMIC_COMMON_UC0_PIO_ENDIANESSr }, \
    { 0x000101f4, "CMIC_COMMON_UC1_PIO_ENDIANESS", CMIC_COMMON_UC1_PIO_ENDIANESSr }, \
    { 0x000101f8, "CMIC_COMMON_SPI_PIO_ENDIANESS", CMIC_COMMON_SPI_PIO_ENDIANESSr }, \
    { 0x000101fc, "CMIC_COMMON_I2C_PIO_ENDIANESS", CMIC_COMMON_I2C_PIO_ENDIANESSr }, \
    { 0x00010200, "CMIC_COMMON_RPE_PIO_ENDIANESS", CMIC_COMMON_RPE_PIO_ENDIANESSr }, \
    { 0x00010204, "CMIC_PIO_MCS_ACCESS_PAGE", CMIC_PIO_MCS_ACCESS_PAGEr }, \
    { 0x00010208, "CMIC_PCIE_CONFIG", CMIC_PCIE_CONFIGr }, \
    { 0x0001020c, "CMIC_UC0_CONFIG", CMIC_UC0_CONFIGr }, \
    { 0x00010210, "CMIC_UC1_CONFIG", CMIC_UC1_CONFIGr }, \
    { 0x00010214, "CMIC_PCIE_ERROR_STATUS", CMIC_PCIE_ERROR_STATUSr }, \
    { 0x00010218, "CMIC_PCIE_ERROR_STATUS_CLR", CMIC_PCIE_ERROR_STATUS_CLRr }, \
    { 0x0001021c, "CMIC_SW_RST", CMIC_SW_RSTr }, \
    { 0x00010220, "CMIC_CPS_RESET", CMIC_CPS_RESETr }, \
    { 0x00010224, "CMIC_DEV_REV_ID", CMIC_DEV_REV_IDr }, \
    { 0x00010228, "CMICM_REVID", CMICM_REVIDr }, \
    { 0x00010230, "PCIE_RST_CONTROL", PCIE_RST_CONTROLr }, \
    { 0x00010234, "CMIC_OVERRIDE_STRAP", CMIC_OVERRIDE_STRAPr }, \
    { 0x00010238, "CMIC_COMMON_BSPI_BIGENDIAN", CMIC_COMMON_BSPI_BIGENDIANr }, \
    { 0x00010240, "CMIC_COMMON_STRAP_STATUS_0", CMIC_COMMON_STRAP_STATUS_0r }, \
    { 0x00010244, "CMIC_COMMON_STRAP_STATUS_1", CMIC_COMMON_STRAP_STATUS_1r }, \
    { 0x00010248, "CMIC_FSRF_STBY_CONTROL", CMIC_FSRF_STBY_CONTROLr }, \
    { 0x00010300, "CMIC_SEMAPHORE_1", CMIC_SEMAPHORE_1r }, \
    { 0x00010304, "CMIC_SEMAPHORE_1_SHADOW", CMIC_SEMAPHORE_1_SHADOWr }, \
    { 0x00010308, "CMIC_SEMAPHORE_2", CMIC_SEMAPHORE_2r }, \
    { 0x0001030c, "CMIC_SEMAPHORE_2_SHADOW", CMIC_SEMAPHORE_2_SHADOWr }, \
    { 0x00010310, "CMIC_SEMAPHORE_3", CMIC_SEMAPHORE_3r }, \
    { 0x00010314, "CMIC_SEMAPHORE_3_SHADOW", CMIC_SEMAPHORE_3_SHADOWr }, \
    { 0x00010318, "CMIC_SEMAPHORE_4", CMIC_SEMAPHORE_4r }, \
    { 0x0001031c, "CMIC_SEMAPHORE_4_SHADOW", CMIC_SEMAPHORE_4_SHADOWr }, \
    { 0x00010320, "CMIC_SEMAPHORE_5", CMIC_SEMAPHORE_5r }, \
    { 0x00010324, "CMIC_SEMAPHORE_5_SHADOW", CMIC_SEMAPHORE_5_SHADOWr }, \
    { 0x00010328, "CMIC_SEMAPHORE_6", CMIC_SEMAPHORE_6r }, \
    { 0x0001032c, "CMIC_SEMAPHORE_6_SHADOW", CMIC_SEMAPHORE_6_SHADOWr }, \
    { 0x00010330, "CMIC_SEMAPHORE_7", CMIC_SEMAPHORE_7r }, \
    { 0x00010334, "CMIC_SEMAPHORE_7_SHADOW", CMIC_SEMAPHORE_7_SHADOWr }, \
    { 0x00010338, "CMIC_SEMAPHORE_8", CMIC_SEMAPHORE_8r }, \
    { 0x0001033c, "CMIC_SEMAPHORE_8_SHADOW", CMIC_SEMAPHORE_8_SHADOWr }, \
    { 0x00010340, "CMIC_SEMAPHORE_9", CMIC_SEMAPHORE_9r }, \
    { 0x00010344, "CMIC_SEMAPHORE_9_SHADOW", CMIC_SEMAPHORE_9_SHADOWr }, \
    { 0x00010348, "CMIC_SEMAPHORE_10", CMIC_SEMAPHORE_10r }, \
    { 0x0001034c, "CMIC_SEMAPHORE_10_SHADOW", CMIC_SEMAPHORE_10_SHADOWr }, \
    { 0x00010350, "CMIC_SEMAPHORE_11", CMIC_SEMAPHORE_11r }, \
    { 0x00010354, "CMIC_SEMAPHORE_11_SHADOW", CMIC_SEMAPHORE_11_SHADOWr }, \
    { 0x00010358, "CMIC_SEMAPHORE_12", CMIC_SEMAPHORE_12r }, \
    { 0x0001035c, "CMIC_SEMAPHORE_12_SHADOW", CMIC_SEMAPHORE_12_SHADOWr }, \
    { 0x00010360, "CMIC_SEMAPHORE_13", CMIC_SEMAPHORE_13r }, \
    { 0x00010364, "CMIC_SEMAPHORE_13_SHADOW", CMIC_SEMAPHORE_13_SHADOWr }, \
    { 0x00010368, "CMIC_SEMAPHORE_14", CMIC_SEMAPHORE_14r }, \
    { 0x0001036c, "CMIC_SEMAPHORE_14_SHADOW", CMIC_SEMAPHORE_14_SHADOWr }, \
    { 0x00010370, "CMIC_SEMAPHORE_15", CMIC_SEMAPHORE_15r }, \
    { 0x00010374, "CMIC_SEMAPHORE_15_SHADOW", CMIC_SEMAPHORE_15_SHADOWr }, \
    { 0x00010378, "CMIC_SEMAPHORE_16", CMIC_SEMAPHORE_16r }, \
    { 0x0001037c, "CMIC_SEMAPHORE_16_SHADOW", CMIC_SEMAPHORE_16_SHADOWr }, \
    { 0x00010380, "CMIC_SEMAPHORE_17", CMIC_SEMAPHORE_17r }, \
    { 0x00010384, "CMIC_SEMAPHORE_17_SHADOW", CMIC_SEMAPHORE_17_SHADOWr }, \
    { 0x00010388, "CMIC_SEMAPHORE_18", CMIC_SEMAPHORE_18r }, \
    { 0x0001038c, "CMIC_SEMAPHORE_18_SHADOW", CMIC_SEMAPHORE_18_SHADOWr }, \
    { 0x00010390, "CMIC_SEMAPHORE_19", CMIC_SEMAPHORE_19r }, \
    { 0x00010394, "CMIC_SEMAPHORE_19_SHADOW", CMIC_SEMAPHORE_19_SHADOWr }, \
    { 0x00010398, "CMIC_SEMAPHORE_20", CMIC_SEMAPHORE_20r }, \
    { 0x0001039c, "CMIC_SEMAPHORE_20_SHADOW", CMIC_SEMAPHORE_20_SHADOWr }, \
    { 0x000103a0, "CMIC_SEMAPHORE_21", CMIC_SEMAPHORE_21r }, \
    { 0x000103a4, "CMIC_SEMAPHORE_21_SHADOW", CMIC_SEMAPHORE_21_SHADOWr }, \
    { 0x000103a8, "CMIC_SEMAPHORE_22", CMIC_SEMAPHORE_22r }, \
    { 0x000103ac, "CMIC_SEMAPHORE_22_SHADOW", CMIC_SEMAPHORE_22_SHADOWr }, \
    { 0x000103b0, "CMIC_SEMAPHORE_23", CMIC_SEMAPHORE_23r }, \
    { 0x000103b4, "CMIC_SEMAPHORE_23_SHADOW", CMIC_SEMAPHORE_23_SHADOWr }, \
    { 0x000103b8, "CMIC_SEMAPHORE_24", CMIC_SEMAPHORE_24r }, \
    { 0x000103bc, "CMIC_SEMAPHORE_24_SHADOW", CMIC_SEMAPHORE_24_SHADOWr }, \
    { 0x000103c0, "CMIC_SEMAPHORE_25", CMIC_SEMAPHORE_25r }, \
    { 0x000103c4, "CMIC_SEMAPHORE_25_SHADOW", CMIC_SEMAPHORE_25_SHADOWr }, \
    { 0x000103c8, "CMIC_SEMAPHORE_26", CMIC_SEMAPHORE_26r }, \
    { 0x000103cc, "CMIC_SEMAPHORE_26_SHADOW", CMIC_SEMAPHORE_26_SHADOWr }, \
    { 0x000103d0, "CMIC_SEMAPHORE_27", CMIC_SEMAPHORE_27r }, \
    { 0x000103d4, "CMIC_SEMAPHORE_27_SHADOW", CMIC_SEMAPHORE_27_SHADOWr }, \
    { 0x000103d8, "CMIC_SEMAPHORE_28", CMIC_SEMAPHORE_28r }, \
    { 0x000103dc, "CMIC_SEMAPHORE_28_SHADOW", CMIC_SEMAPHORE_28_SHADOWr }, \
    { 0x000103e0, "CMIC_SEMAPHORE_29", CMIC_SEMAPHORE_29r }, \
    { 0x000103e4, "CMIC_SEMAPHORE_29_SHADOW", CMIC_SEMAPHORE_29_SHADOWr }, \
    { 0x000103e8, "CMIC_SEMAPHORE_30", CMIC_SEMAPHORE_30r }, \
    { 0x000103ec, "CMIC_SEMAPHORE_30_SHADOW", CMIC_SEMAPHORE_30_SHADOWr }, \
    { 0x000103f0, "CMIC_SEMAPHORE_31", CMIC_SEMAPHORE_31r }, \
    { 0x000103f4, "CMIC_SEMAPHORE_31_SHADOW", CMIC_SEMAPHORE_31_SHADOWr }, \
    { 0x000103f8, "CMIC_SEMAPHORE_32", CMIC_SEMAPHORE_32r }, \
    { 0x000103fc, "CMIC_SEMAPHORE_32_SHADOW", CMIC_SEMAPHORE_32_SHADOWr }, \
    { 0x00010400, "CMIC_TS_FREQ_CTRL_LOWER", CMIC_TS_FREQ_CTRL_LOWERr }, \
    { 0x00010404, "CMIC_TS_FREQ_CTRL_UPPER", CMIC_TS_FREQ_CTRL_UPPERr }, \
    { 0x00010408, "CMIC_TS_TIME_CAPTURE_CTRL", CMIC_TS_TIME_CAPTURE_CTRLr }, \
    { 0x0001040c, "CMIC_TS_INPUT_TIME_FIFO_TS", CMIC_TS_INPUT_TIME_FIFO_TSr }, \
    { 0x00010410, "CMIC_TS_INPUT_TIME_FIFO_ID", CMIC_TS_INPUT_TIME_FIFO_IDr }, \
    { 0x00010414, "CMIC_TS_CAPTURE_STATUS", CMIC_TS_CAPTURE_STATUSr }, \
    { 0x00010418, "CMIC_TS_CAPTURE_STATUS_CLR", CMIC_TS_CAPTURE_STATUS_CLRr }, \
    { 0x0001041c, "CMIC_TS_FIFO_STATUS", CMIC_TS_FIFO_STATUSr }, \
    { 0x00010420, "CMIC_TS_GPIO_1_CTRL", CMIC_TS_GPIO_1_CTRLr }, \
    { 0x00010424, "CMIC_TS_GPIO_1_UP_EVENT_CTRL", CMIC_TS_GPIO_1_UP_EVENT_CTRLr }, \
    { 0x00010428, "CMIC_TS_GPIO_1_DOWN_EVENT_CTRL", CMIC_TS_GPIO_1_DOWN_EVENT_CTRLr }, \
    { 0x0001042c, "CMIC_TS_GPIO_2_CTRL", CMIC_TS_GPIO_2_CTRLr }, \
    { 0x00010430, "CMIC_TS_GPIO_2_UP_EVENT_CTRL", CMIC_TS_GPIO_2_UP_EVENT_CTRLr }, \
    { 0x00010434, "CMIC_TS_GPIO_2_DOWN_EVENT_CTRL", CMIC_TS_GPIO_2_DOWN_EVENT_CTRLr }, \
    { 0x00010438, "CMIC_TS_GPIO_3_CTRL", CMIC_TS_GPIO_3_CTRLr }, \
    { 0x0001043c, "CMIC_TS_GPIO_3_UP_EVENT_CTRL", CMIC_TS_GPIO_3_UP_EVENT_CTRLr }, \
    { 0x00010440, "CMIC_TS_GPIO_3_DOWN_EVENT_CTRL", CMIC_TS_GPIO_3_DOWN_EVENT_CTRLr }, \
    { 0x00010444, "CMIC_TS_GPIO_4_CTRL", CMIC_TS_GPIO_4_CTRLr }, \
    { 0x00010448, "CMIC_TS_GPIO_4_UP_EVENT_CTRL", CMIC_TS_GPIO_4_UP_EVENT_CTRLr }, \
    { 0x0001044c, "CMIC_TS_GPIO_4_DOWN_EVENT_CTRL", CMIC_TS_GPIO_4_DOWN_EVENT_CTRLr }, \
    { 0x00010450, "CMIC_TS_GPIO_5_CTRL", CMIC_TS_GPIO_5_CTRLr }, \
    { 0x00010454, "CMIC_TS_GPIO_5_UP_EVENT_CTRL", CMIC_TS_GPIO_5_UP_EVENT_CTRLr }, \
    { 0x00010458, "CMIC_TS_GPIO_5_DOWN_EVENT_CTRL", CMIC_TS_GPIO_5_DOWN_EVENT_CTRLr }, \
    { 0x0001045c, "CMIC_TS_GPIO_6_CTRL", CMIC_TS_GPIO_6_CTRLr }, \
    { 0x00010460, "CMIC_TS_GPIO_6_UP_EVENT_CTRL", CMIC_TS_GPIO_6_UP_EVENT_CTRLr }, \
    { 0x00010464, "CMIC_TS_GPIO_6_DOWN_EVENT_CTRL", CMIC_TS_GPIO_6_DOWN_EVENT_CTRLr }, \
    { 0x00010468, "CMIC_TS_L1_CLK_RECOVERED_CLK_COUNT_CTRL", CMIC_TS_L1_CLK_RECOVERED_CLK_COUNT_CTRLr }, \
    { 0x0001046c, "CMIC_TS_L1_CLK_RECOVERED_CLK_BKUP_COUNT_CTRL", CMIC_TS_L1_CLK_RECOVERED_CLK_BKUP_COUNT_CTRLr }, \
    { 0x00010470, "CMIC_TS_LCPLL_CLK_COUNT_CTRL", CMIC_TS_LCPLL_CLK_COUNT_CTRLr }, \
    { 0x00010474, "CMIC_BS_REF_CLK_GEN_CTRL", CMIC_BS_REF_CLK_GEN_CTRLr }, \
    { 0x00010500, "CMIC_BS_CONFIG", CMIC_BS_CONFIGr }, \
    { 0x00010504, "CMIC_BS_CLK_CTRL", CMIC_BS_CLK_CTRLr }, \
    { 0x00010508, "CMIC_BS_HEARTBEAT_CTRL", CMIC_BS_HEARTBEAT_CTRLr }, \
    { 0x0001050c, "CMIC_BS_HEARTBEAT_UP_DURATION", CMIC_BS_HEARTBEAT_UP_DURATIONr }, \
    { 0x00010510, "CMIC_BS_HEARTBEAT_DOWN_DURATION", CMIC_BS_HEARTBEAT_DOWN_DURATIONr }, \
    { 0x00010514, "CMIC_BS_OUTPUT_TIME_0", CMIC_BS_OUTPUT_TIME_0r }, \
    { 0x00010518, "CMIC_BS_OUTPUT_TIME_1", CMIC_BS_OUTPUT_TIME_1r }, \
    { 0x0001051c, "CMIC_BS_OUTPUT_TIME_2", CMIC_BS_OUTPUT_TIME_2r }, \
    { 0x00010520, "CMIC_BS_INPUT_TIME_0", CMIC_BS_INPUT_TIME_0r }, \
    { 0x00010524, "CMIC_BS_INPUT_TIME_1", CMIC_BS_INPUT_TIME_1r }, \
    { 0x00010528, "CMIC_BS_INPUT_TIME_2", CMIC_BS_INPUT_TIME_2r }, \
    { 0x0001052c, "CMIC_BS_INITIAL_CRC", CMIC_BS_INITIAL_CRCr }, \
    { 0x00011000, "CMIC_RATE_ADJUST", CMIC_RATE_ADJUSTr }, \
    { 0x00011004, "CMIC_RATE_ADJUST_INT_MDIO", CMIC_RATE_ADJUST_INT_MDIOr }, \
    { 0x00011008, "CMIC_MIIM_SCAN_CTRL", CMIC_MIIM_SCAN_CTRLr }, \
    { 0x0001100c, "CMIC_MIIM_SCAN_STATUS", CMIC_MIIM_SCAN_STATUSr }, \
    { 0x00011010, "CMIC_MIIM_AUTO_SCAN_ADDRESS", CMIC_MIIM_AUTO_SCAN_ADDRESSr }, \
    { 0x00011014, "CMIC_MIIM_PAUSE_MIIM_ADDRESS", CMIC_MIIM_PAUSE_MIIM_ADDRESSr }, \
    { 0x00011018, "CMIC_MIIM_LINK_STATUS_0", CMIC_MIIM_LINK_STATUS_0r }, \
    { 0x0001101c, "CMIC_MIIM_LINK_STATUS_1", CMIC_MIIM_LINK_STATUS_1r }, \
    { 0x00011020, "CMIC_MIIM_LINK_STATUS_2", CMIC_MIIM_LINK_STATUS_2r }, \
    { 0x00011024, "CMIC_MIIM_RX_PAUSE_STATUS_0", CMIC_MIIM_RX_PAUSE_STATUS_0r }, \
    { 0x00011028, "CMIC_MIIM_RX_PAUSE_STATUS_1", CMIC_MIIM_RX_PAUSE_STATUS_1r }, \
    { 0x0001102c, "CMIC_MIIM_RX_PAUSE_STATUS_2", CMIC_MIIM_RX_PAUSE_STATUS_2r }, \
    { 0x00011030, "CMIC_MIIM_TX_PAUSE_STATUS_0", CMIC_MIIM_TX_PAUSE_STATUS_0r }, \
    { 0x00011034, "CMIC_MIIM_TX_PAUSE_STATUS_1", CMIC_MIIM_TX_PAUSE_STATUS_1r }, \
    { 0x00011038, "CMIC_MIIM_TX_PAUSE_STATUS_2", CMIC_MIIM_TX_PAUSE_STATUS_2r }, \
    { 0x0001103c, "CMIC_MIIM_SCAN_PORTS_0", CMIC_MIIM_SCAN_PORTS_0r }, \
    { 0x00011040, "CMIC_MIIM_SCAN_PORTS_1", CMIC_MIIM_SCAN_PORTS_1r }, \
    { 0x00011044, "CMIC_MIIM_SCAN_PORTS_2", CMIC_MIIM_SCAN_PORTS_2r }, \
    { 0x00011048, "CMIC_MIIM_PAUSE_SCAN_PORTS_0", CMIC_MIIM_PAUSE_SCAN_PORTS_0r }, \
    { 0x0001104c, "CMIC_MIIM_PAUSE_SCAN_PORTS_1", CMIC_MIIM_PAUSE_SCAN_PORTS_1r }, \
    { 0x00011050, "CMIC_MIIM_PAUSE_SCAN_PORTS_2", CMIC_MIIM_PAUSE_SCAN_PORTS_2r }, \
    { 0x00011054, "CMIC_MIIM_PROTOCOL_MAP_0", CMIC_MIIM_PROTOCOL_MAP_0r }, \
    { 0x00011058, "CMIC_MIIM_PROTOCOL_MAP_1", CMIC_MIIM_PROTOCOL_MAP_1r }, \
    { 0x0001105c, "CMIC_MIIM_PROTOCOL_MAP_2", CMIC_MIIM_PROTOCOL_MAP_2r }, \
    { 0x00011060, "CMIC_MIIM_INT_SEL_MAP_0", CMIC_MIIM_INT_SEL_MAP_0r }, \
    { 0x00011064, "CMIC_MIIM_INT_SEL_MAP_1", CMIC_MIIM_INT_SEL_MAP_1r }, \
    { 0x00011068, "CMIC_MIIM_INT_SEL_MAP_2", CMIC_MIIM_INT_SEL_MAP_2r }, \
    { 0x0001106c, "CMIC_MIIM_BUS_SEL_MAP_9_0", CMIC_MIIM_BUS_SEL_MAP_9_0r }, \
    { 0x00011070, "CMIC_MIIM_BUS_SEL_MAP_19_10", CMIC_MIIM_BUS_SEL_MAP_19_10r }, \
    { 0x00011074, "CMIC_MIIM_BUS_SEL_MAP_29_20", CMIC_MIIM_BUS_SEL_MAP_29_20r }, \
    { 0x00011078, "CMIC_MIIM_BUS_SEL_MAP_39_30", CMIC_MIIM_BUS_SEL_MAP_39_30r }, \
    { 0x0001107c, "CMIC_MIIM_BUS_SEL_MAP_49_40", CMIC_MIIM_BUS_SEL_MAP_49_40r }, \
    { 0x00011080, "CMIC_MIIM_BUS_SEL_MAP_59_50", CMIC_MIIM_BUS_SEL_MAP_59_50r }, \
    { 0x00011084, "CMIC_MIIM_BUS_SEL_MAP_69_60", CMIC_MIIM_BUS_SEL_MAP_69_60r }, \
    { 0x00011088, "CMIC_MIIM_BUS_SEL_MAP_79_70", CMIC_MIIM_BUS_SEL_MAP_79_70r }, \
    { 0x0001108c, "CMIC_MIIM_BUS_SEL_MAP_89_80", CMIC_MIIM_BUS_SEL_MAP_89_80r }, \
    { 0x00011090, "CMIC_MIIM_BUS_SEL_MAP_95_90", CMIC_MIIM_BUS_SEL_MAP_95_90r }, \
    { 0x00011094, "CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0", CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0r }, \
    { 0x00011098, "CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4", CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4r }, \
    { 0x0001109c, "CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8", CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8r }, \
    { 0x000110a0, "CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12", CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12r }, \
    { 0x000110a4, "CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16", CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16r }, \
    { 0x000110a8, "CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20", CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20r }, \
    { 0x000110ac, "CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24", CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24r }, \
    { 0x000110b0, "CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28", CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28r }, \
    { 0x000110b4, "CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32", CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32r }, \
    { 0x000110b8, "CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36", CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36r }, \
    { 0x000110bc, "CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40", CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40r }, \
    { 0x000110c0, "CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44", CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44r }, \
    { 0x000110c4, "CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48", CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48r }, \
    { 0x000110c8, "CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52", CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52r }, \
    { 0x000110cc, "CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56", CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56r }, \
    { 0x000110d0, "CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60", CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60r }, \
    { 0x000110d4, "CMIC_MIIM_EXT_PHY_ADDR_MAP_67_64", CMIC_MIIM_EXT_PHY_ADDR_MAP_67_64r }, \
    { 0x000110d8, "CMIC_MIIM_EXT_PHY_ADDR_MAP_71_68", CMIC_MIIM_EXT_PHY_ADDR_MAP_71_68r }, \
    { 0x000110dc, "CMIC_MIIM_EXT_PHY_ADDR_MAP_75_72", CMIC_MIIM_EXT_PHY_ADDR_MAP_75_72r }, \
    { 0x000110e0, "CMIC_MIIM_EXT_PHY_ADDR_MAP_79_76", CMIC_MIIM_EXT_PHY_ADDR_MAP_79_76r }, \
    { 0x000110e4, "CMIC_MIIM_EXT_PHY_ADDR_MAP_83_80", CMIC_MIIM_EXT_PHY_ADDR_MAP_83_80r }, \
    { 0x000110e8, "CMIC_MIIM_EXT_PHY_ADDR_MAP_87_84", CMIC_MIIM_EXT_PHY_ADDR_MAP_87_84r }, \
    { 0x000110ec, "CMIC_MIIM_EXT_PHY_ADDR_MAP_91_88", CMIC_MIIM_EXT_PHY_ADDR_MAP_91_88r }, \
    { 0x000110f0, "CMIC_MIIM_EXT_PHY_ADDR_MAP_95_92", CMIC_MIIM_EXT_PHY_ADDR_MAP_95_92r }, \
    { 0x000110f4, "CMIC_MIIM_RX_PAUSE_CAPABILITY_0", CMIC_MIIM_RX_PAUSE_CAPABILITY_0r }, \
    { 0x000110f8, "CMIC_MIIM_RX_PAUSE_CAPABILITY_1", CMIC_MIIM_RX_PAUSE_CAPABILITY_1r }, \
    { 0x000110fc, "CMIC_MIIM_RX_PAUSE_CAPABILITY_2", CMIC_MIIM_RX_PAUSE_CAPABILITY_2r }, \
    { 0x00011100, "CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_0", CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_0r }, \
    { 0x00011104, "CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_1", CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_1r }, \
    { 0x00011108, "CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_2", CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_2r }, \
    { 0x0001110c, "CMIC_MIIM_TX_PAUSE_CAPABILITY_0", CMIC_MIIM_TX_PAUSE_CAPABILITY_0r }, \
    { 0x00011110, "CMIC_MIIM_TX_PAUSE_CAPABILITY_1", CMIC_MIIM_TX_PAUSE_CAPABILITY_1r }, \
    { 0x00011114, "CMIC_MIIM_TX_PAUSE_CAPABILITY_2", CMIC_MIIM_TX_PAUSE_CAPABILITY_2r }, \
    { 0x00011118, "CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_0", CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_0r }, \
    { 0x0001111c, "CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_1", CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_1r }, \
    { 0x00011120, "CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_2", CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_2r }, \
    { 0x00011124, "CMIC_MIIM_CLR_SCAN_STATUS", CMIC_MIIM_CLR_SCAN_STATUSr }, \
    { 0x00012000, "CMIC_SER_START_ADDR_0", CMIC_SER_START_ADDR_0r }, \
    { 0x00012004, "CMIC_SER_END_ADDR_0", CMIC_SER_END_ADDR_0r }, \
    { 0x00012008, "CMIC_SER_MEM_ADDR_0", CMIC_SER_MEM_ADDR_0r }, \
    { 0x0001200c, "CMIC_SER_RANGE0_DATAENTRY_LEN", CMIC_SER_RANGE0_DATAENTRY_LENr }, \
    { 0x00012010, "CMIC_SER_START_ADDR_1", CMIC_SER_START_ADDR_1r }, \
    { 0x00012014, "CMIC_SER_END_ADDR_1", CMIC_SER_END_ADDR_1r }, \
    { 0x00012018, "CMIC_SER_MEM_ADDR_1", CMIC_SER_MEM_ADDR_1r }, \
    { 0x0001201c, "CMIC_SER_RANGE1_DATAENTRY_LEN", CMIC_SER_RANGE1_DATAENTRY_LENr }, \
    { 0x00012020, "CMIC_SER_START_ADDR_2", CMIC_SER_START_ADDR_2r }, \
    { 0x00012024, "CMIC_SER_END_ADDR_2", CMIC_SER_END_ADDR_2r }, \
    { 0x00012028, "CMIC_SER_MEM_ADDR_2", CMIC_SER_MEM_ADDR_2r }, \
    { 0x0001202c, "CMIC_SER_RANGE2_DATAENTRY_LEN", CMIC_SER_RANGE2_DATAENTRY_LENr }, \
    { 0x00012030, "CMIC_SER_START_ADDR_3", CMIC_SER_START_ADDR_3r }, \
    { 0x00012034, "CMIC_SER_END_ADDR_3", CMIC_SER_END_ADDR_3r }, \
    { 0x00012038, "CMIC_SER_MEM_ADDR_3", CMIC_SER_MEM_ADDR_3r }, \
    { 0x0001203c, "CMIC_SER_RANGE3_DATAENTRY_LEN", CMIC_SER_RANGE3_DATAENTRY_LENr }, \
    { 0x00012040, "CMIC_SER_START_ADDR_4", CMIC_SER_START_ADDR_4r }, \
    { 0x00012044, "CMIC_SER_END_ADDR_4", CMIC_SER_END_ADDR_4r }, \
    { 0x00012048, "CMIC_SER_MEM_ADDR_4", CMIC_SER_MEM_ADDR_4r }, \
    { 0x0001204c, "CMIC_SER_RANGE4_DATAENTRY_LEN", CMIC_SER_RANGE4_DATAENTRY_LENr }, \
    { 0x00012050, "CMIC_SER_START_ADDR_5", CMIC_SER_START_ADDR_5r }, \
    { 0x00012054, "CMIC_SER_END_ADDR_5", CMIC_SER_END_ADDR_5r }, \
    { 0x00012058, "CMIC_SER_MEM_ADDR_5", CMIC_SER_MEM_ADDR_5r }, \
    { 0x0001205c, "CMIC_SER_RANGE5_DATAENTRY_LEN", CMIC_SER_RANGE5_DATAENTRY_LENr }, \
    { 0x00012060, "CMIC_SER_START_ADDR_6", CMIC_SER_START_ADDR_6r }, \
    { 0x00012064, "CMIC_SER_END_ADDR_6", CMIC_SER_END_ADDR_6r }, \
    { 0x00012068, "CMIC_SER_MEM_ADDR_6", CMIC_SER_MEM_ADDR_6r }, \
    { 0x0001206c, "CMIC_SER_RANGE6_DATAENTRY_LEN", CMIC_SER_RANGE6_DATAENTRY_LENr }, \
    { 0x00012070, "CMIC_SER_START_ADDR_7", CMIC_SER_START_ADDR_7r }, \
    { 0x00012074, "CMIC_SER_END_ADDR_7", CMIC_SER_END_ADDR_7r }, \
    { 0x00012078, "CMIC_SER_MEM_ADDR_7", CMIC_SER_MEM_ADDR_7r }, \
    { 0x0001207c, "CMIC_SER_RANGE7_DATAENTRY_LEN", CMIC_SER_RANGE7_DATAENTRY_LENr }, \
    { 0x00012080, "CMIC_SER_START_ADDR_8", CMIC_SER_START_ADDR_8r }, \
    { 0x00012084, "CMIC_SER_END_ADDR_8", CMIC_SER_END_ADDR_8r }, \
    { 0x00012088, "CMIC_SER_MEM_ADDR_8", CMIC_SER_MEM_ADDR_8r }, \
    { 0x0001208c, "CMIC_SER_RANGE8_DATAENTRY_LEN", CMIC_SER_RANGE8_DATAENTRY_LENr }, \
    { 0x00012090, "CMIC_SER_START_ADDR_9", CMIC_SER_START_ADDR_9r }, \
    { 0x00012094, "CMIC_SER_END_ADDR_9", CMIC_SER_END_ADDR_9r }, \
    { 0x00012098, "CMIC_SER_MEM_ADDR_9", CMIC_SER_MEM_ADDR_9r }, \
    { 0x0001209c, "CMIC_SER_RANGE9_DATAENTRY_LEN", CMIC_SER_RANGE9_DATAENTRY_LENr }, \
    { 0x000120a0, "CMIC_SER_START_ADDR_10", CMIC_SER_START_ADDR_10r }, \
    { 0x000120a4, "CMIC_SER_END_ADDR_10", CMIC_SER_END_ADDR_10r }, \
    { 0x000120a8, "CMIC_SER_MEM_ADDR_10", CMIC_SER_MEM_ADDR_10r }, \
    { 0x000120ac, "CMIC_SER_RANGE10_DATAENTRY_LEN", CMIC_SER_RANGE10_DATAENTRY_LENr }, \
    { 0x000120b0, "CMIC_SER_START_ADDR_11", CMIC_SER_START_ADDR_11r }, \
    { 0x000120b4, "CMIC_SER_END_ADDR_11", CMIC_SER_END_ADDR_11r }, \
    { 0x000120b8, "CMIC_SER_MEM_ADDR_11", CMIC_SER_MEM_ADDR_11r }, \
    { 0x000120bc, "CMIC_SER_RANGE11_DATAENTRY_LEN", CMIC_SER_RANGE11_DATAENTRY_LENr }, \
    { 0x000120c0, "CMIC_SER_START_ADDR_12", CMIC_SER_START_ADDR_12r }, \
    { 0x000120c4, "CMIC_SER_END_ADDR_12", CMIC_SER_END_ADDR_12r }, \
    { 0x000120c8, "CMIC_SER_MEM_ADDR_12", CMIC_SER_MEM_ADDR_12r }, \
    { 0x000120cc, "CMIC_SER_RANGE12_DATAENTRY_LEN", CMIC_SER_RANGE12_DATAENTRY_LENr }, \
    { 0x000120d0, "CMIC_SER_START_ADDR_13", CMIC_SER_START_ADDR_13r }, \
    { 0x000120d4, "CMIC_SER_END_ADDR_13", CMIC_SER_END_ADDR_13r }, \
    { 0x000120d8, "CMIC_SER_MEM_ADDR_13", CMIC_SER_MEM_ADDR_13r }, \
    { 0x000120dc, "CMIC_SER_RANGE13_DATAENTRY_LEN", CMIC_SER_RANGE13_DATAENTRY_LENr }, \
    { 0x000120e0, "CMIC_SER_START_ADDR_14", CMIC_SER_START_ADDR_14r }, \
    { 0x000120e4, "CMIC_SER_END_ADDR_14", CMIC_SER_END_ADDR_14r }, \
    { 0x000120e8, "CMIC_SER_MEM_ADDR_14", CMIC_SER_MEM_ADDR_14r }, \
    { 0x000120ec, "CMIC_SER_RANGE14_DATAENTRY_LEN", CMIC_SER_RANGE14_DATAENTRY_LENr }, \
    { 0x000120f0, "CMIC_SER_START_ADDR_15", CMIC_SER_START_ADDR_15r }, \
    { 0x000120f4, "CMIC_SER_END_ADDR_15", CMIC_SER_END_ADDR_15r }, \
    { 0x000120f8, "CMIC_SER_MEM_ADDR_15", CMIC_SER_MEM_ADDR_15r }, \
    { 0x000120fc, "CMIC_SER_RANGE15_DATAENTRY_LEN", CMIC_SER_RANGE15_DATAENTRY_LENr }, \
    { 0x00012100, "CMIC_SER_START_ADDR_16", CMIC_SER_START_ADDR_16r }, \
    { 0x00012104, "CMIC_SER_END_ADDR_16", CMIC_SER_END_ADDR_16r }, \
    { 0x00012108, "CMIC_SER_MEM_ADDR_16", CMIC_SER_MEM_ADDR_16r }, \
    { 0x0001210c, "CMIC_SER_RANGE16_DATAENTRY_LEN", CMIC_SER_RANGE16_DATAENTRY_LENr }, \
    { 0x00012110, "CMIC_SER_START_ADDR_17", CMIC_SER_START_ADDR_17r }, \
    { 0x00012114, "CMIC_SER_END_ADDR_17", CMIC_SER_END_ADDR_17r }, \
    { 0x00012118, "CMIC_SER_MEM_ADDR_17", CMIC_SER_MEM_ADDR_17r }, \
    { 0x0001211c, "CMIC_SER_RANGE17_DATAENTRY_LEN", CMIC_SER_RANGE17_DATAENTRY_LENr }, \
    { 0x00012120, "CMIC_SER_START_ADDR_18", CMIC_SER_START_ADDR_18r }, \
    { 0x00012124, "CMIC_SER_END_ADDR_18", CMIC_SER_END_ADDR_18r }, \
    { 0x00012128, "CMIC_SER_MEM_ADDR_18", CMIC_SER_MEM_ADDR_18r }, \
    { 0x0001212c, "CMIC_SER_RANGE18_DATAENTRY_LEN", CMIC_SER_RANGE18_DATAENTRY_LENr }, \
    { 0x00012130, "CMIC_SER_START_ADDR_19", CMIC_SER_START_ADDR_19r }, \
    { 0x00012134, "CMIC_SER_END_ADDR_19", CMIC_SER_END_ADDR_19r }, \
    { 0x00012138, "CMIC_SER_MEM_ADDR_19", CMIC_SER_MEM_ADDR_19r }, \
    { 0x0001213c, "CMIC_SER_RANGE19_DATAENTRY_LEN", CMIC_SER_RANGE19_DATAENTRY_LENr }, \
    { 0x00012140, "CMIC_SER_START_ADDR_20", CMIC_SER_START_ADDR_20r }, \
    { 0x00012144, "CMIC_SER_END_ADDR_20", CMIC_SER_END_ADDR_20r }, \
    { 0x00012148, "CMIC_SER_MEM_ADDR_20", CMIC_SER_MEM_ADDR_20r }, \
    { 0x0001214c, "CMIC_SER_RANGE20_DATAENTRY_LEN", CMIC_SER_RANGE20_DATAENTRY_LENr }, \
    { 0x00012150, "CMIC_SER_START_ADDR_21", CMIC_SER_START_ADDR_21r }, \
    { 0x00012154, "CMIC_SER_END_ADDR_21", CMIC_SER_END_ADDR_21r }, \
    { 0x00012158, "CMIC_SER_MEM_ADDR_21", CMIC_SER_MEM_ADDR_21r }, \
    { 0x0001215c, "CMIC_SER_RANGE21_DATAENTRY_LEN", CMIC_SER_RANGE21_DATAENTRY_LENr }, \
    { 0x00012160, "CMIC_SER_START_ADDR_22", CMIC_SER_START_ADDR_22r }, \
    { 0x00012164, "CMIC_SER_END_ADDR_22", CMIC_SER_END_ADDR_22r }, \
    { 0x00012168, "CMIC_SER_MEM_ADDR_22", CMIC_SER_MEM_ADDR_22r }, \
    { 0x0001216c, "CMIC_SER_RANGE22_DATAENTRY_LEN", CMIC_SER_RANGE22_DATAENTRY_LENr }, \
    { 0x00012170, "CMIC_SER_START_ADDR_23", CMIC_SER_START_ADDR_23r }, \
    { 0x00012174, "CMIC_SER_END_ADDR_23", CMIC_SER_END_ADDR_23r }, \
    { 0x00012178, "CMIC_SER_MEM_ADDR_23", CMIC_SER_MEM_ADDR_23r }, \
    { 0x0001217c, "CMIC_SER_RANGE23_DATAENTRY_LEN", CMIC_SER_RANGE23_DATAENTRY_LENr }, \
    { 0x00012180, "CMIC_SER_START_ADDR_24", CMIC_SER_START_ADDR_24r }, \
    { 0x00012184, "CMIC_SER_END_ADDR_24", CMIC_SER_END_ADDR_24r }, \
    { 0x00012188, "CMIC_SER_MEM_ADDR_24", CMIC_SER_MEM_ADDR_24r }, \
    { 0x0001218c, "CMIC_SER_RANGE24_DATAENTRY_LEN", CMIC_SER_RANGE24_DATAENTRY_LENr }, \
    { 0x00012190, "CMIC_SER_START_ADDR_25", CMIC_SER_START_ADDR_25r }, \
    { 0x00012194, "CMIC_SER_END_ADDR_25", CMIC_SER_END_ADDR_25r }, \
    { 0x00012198, "CMIC_SER_MEM_ADDR_25", CMIC_SER_MEM_ADDR_25r }, \
    { 0x0001219c, "CMIC_SER_RANGE25_DATAENTRY_LEN", CMIC_SER_RANGE25_DATAENTRY_LENr }, \
    { 0x000121a0, "CMIC_SER_START_ADDR_26", CMIC_SER_START_ADDR_26r }, \
    { 0x000121a4, "CMIC_SER_END_ADDR_26", CMIC_SER_END_ADDR_26r }, \
    { 0x000121a8, "CMIC_SER_MEM_ADDR_26", CMIC_SER_MEM_ADDR_26r }, \
    { 0x000121ac, "CMIC_SER_RANGE26_DATAENTRY_LEN", CMIC_SER_RANGE26_DATAENTRY_LENr }, \
    { 0x000121b0, "CMIC_SER_START_ADDR_27", CMIC_SER_START_ADDR_27r }, \
    { 0x000121b4, "CMIC_SER_END_ADDR_27", CMIC_SER_END_ADDR_27r }, \
    { 0x000121b8, "CMIC_SER_MEM_ADDR_27", CMIC_SER_MEM_ADDR_27r }, \
    { 0x000121bc, "CMIC_SER_RANGE27_DATAENTRY_LEN", CMIC_SER_RANGE27_DATAENTRY_LENr }, \
    { 0x000121c0, "CMIC_SER_START_ADDR_28", CMIC_SER_START_ADDR_28r }, \
    { 0x000121c4, "CMIC_SER_END_ADDR_28", CMIC_SER_END_ADDR_28r }, \
    { 0x000121c8, "CMIC_SER_MEM_ADDR_28", CMIC_SER_MEM_ADDR_28r }, \
    { 0x000121cc, "CMIC_SER_RANGE28_DATAENTRY_LEN", CMIC_SER_RANGE28_DATAENTRY_LENr }, \
    { 0x000121d0, "CMIC_SER_START_ADDR_29", CMIC_SER_START_ADDR_29r }, \
    { 0x000121d4, "CMIC_SER_END_ADDR_29", CMIC_SER_END_ADDR_29r }, \
    { 0x000121d8, "CMIC_SER_MEM_ADDR_29", CMIC_SER_MEM_ADDR_29r }, \
    { 0x000121dc, "CMIC_SER_RANGE29_DATAENTRY_LEN", CMIC_SER_RANGE29_DATAENTRY_LENr }, \
    { 0x000121e0, "CMIC_SER_START_ADDR_30", CMIC_SER_START_ADDR_30r }, \
    { 0x000121e4, "CMIC_SER_END_ADDR_30", CMIC_SER_END_ADDR_30r }, \
    { 0x000121e8, "CMIC_SER_MEM_ADDR_30", CMIC_SER_MEM_ADDR_30r }, \
    { 0x000121ec, "CMIC_SER_RANGE30_DATAENTRY_LEN", CMIC_SER_RANGE30_DATAENTRY_LENr }, \
    { 0x000121f0, "CMIC_SER_START_ADDR_31", CMIC_SER_START_ADDR_31r }, \
    { 0x000121f4, "CMIC_SER_END_ADDR_31", CMIC_SER_END_ADDR_31r }, \
    { 0x000121f8, "CMIC_SER_MEM_ADDR_31", CMIC_SER_MEM_ADDR_31r }, \
    { 0x000121fc, "CMIC_SER_RANGE31_DATAENTRY_LEN", CMIC_SER_RANGE31_DATAENTRY_LENr }, \
    { 0x00012200, "CMIC_SER_FAIL_CNT", CMIC_SER_FAIL_CNTr }, \
    { 0x00012204, "CMIC_SER_FAIL_ENTRY", CMIC_SER_FAIL_ENTRYr }, \
    { 0x00012208, "CMIC_SER_MEM_DATA", CMIC_SER_MEM_DATAr }, \
    { 0x0001220c, "CMIC_SER_MEM_ADDR", CMIC_SER_MEM_ADDRr }, \
    { 0x00012210, "CMIC_SER_PROTECT_ADDR_RANGE_VALID", CMIC_SER_PROTECT_ADDR_RANGE_VALIDr }, \
    { 0x00012214, "CMIC_SER_INTERLEAVE_PARITY", CMIC_SER_INTERLEAVE_PARITYr }, \
    { 0x00012218, "CMIC_SER_PARITY_MODE_SEL_15_0", CMIC_SER_PARITY_MODE_SEL_15_0r }, \
    { 0x0001221c, "CMIC_SER_PARITY_MODE_SEL_31_16", CMIC_SER_PARITY_MODE_SEL_31_16r }, \
    { 0x00012220, "CMIC_SER_POWER_DOWN_MEM_LOWER", CMIC_SER_POWER_DOWN_MEM_LOWERr }, \
    { 0x00012224, "CMIC_SER_POWER_DOWN_MEM_UPPER", CMIC_SER_POWER_DOWN_MEM_UPPERr }, \
    { 0x0001a000, "CMIC_RXBUF_EPINTF_RELEASE_ALL_CREDITS", CMIC_RXBUF_EPINTF_RELEASE_ALL_CREDITSr }, \
    { 0x0001a004, "CMIC_RXBUF_EPINTF_MAX_INTERFACE_CREDITS", CMIC_RXBUF_EPINTF_MAX_INTERFACE_CREDITSr }, \
    { 0x0001a008, "CMIC_RXBUF_STATUSBUF_MAX_FLIST_ENTRIES", CMIC_RXBUF_STATUSBUF_MAX_FLIST_ENTRIESr }, \
    { 0x0001a00c, "CMIC_RXBUF_DATABUF_MAX_FLIST_ENTRIES", CMIC_RXBUF_DATABUF_MAX_FLIST_ENTRIESr }, \
    { 0x0001a010, "CMIC_RXBUF_STATUSBUF_NUM_FREE_ENTRIES", CMIC_RXBUF_STATUSBUF_NUM_FREE_ENTRIESr }, \
    { 0x0001a014, "CMIC_RXBUF_DATABUF_NUM_FREE_ENTRIES", CMIC_RXBUF_DATABUF_NUM_FREE_ENTRIESr }, \
    { 0x0001a018, "CMIC_RXBUF_BLOCK_STATUSBUF_ALLOC", CMIC_RXBUF_BLOCK_STATUSBUF_ALLOCr }, \
    { 0x0001a01c, "CMIC_RXBUF_BLOCK_DATABUF_ALLOC", CMIC_RXBUF_BLOCK_DATABUF_ALLOCr }, \
    { 0x0001a020, "CMIC_RXBUF_EPINTF_BUF_DEPTH", CMIC_RXBUF_EPINTF_BUF_DEPTHr }, \
    { 0x0001a024, "CMIC_RXBUF_CONFIG", CMIC_RXBUF_CONFIGr }, \
    { 0x0001b000, "CMIC_TXBUF_MAX_BUF_LIMITS", CMIC_TXBUF_MAX_BUF_LIMITSr }, \
    { 0x0001b004, "CMIC_TXBUF_MIN_BUF_LIMITS", CMIC_TXBUF_MIN_BUF_LIMITSr }, \
    { 0x0001b00c, "CMIC_TXBUF_RPE_PKT_CNT", CMIC_TXBUF_RPE_PKT_CNTr }, \
    { 0x0001b010, "CMIC_TXBUF_CMC0_PKT_CNT", CMIC_TXBUF_CMC0_PKT_CNTr }, \
    { 0x0001b014, "CMIC_TXBUF_CMC1_PKT_CNT", CMIC_TXBUF_CMC1_PKT_CNTr }, \
    { 0x0001b018, "CMIC_TXBUF_CMC2_PKT_CNT", CMIC_TXBUF_CMC2_PKT_CNTr }, \
    { 0x0001b01c, "CMIC_TXBUF_DEBUG", CMIC_TXBUF_DEBUGr }, \
    { 0x0001b024, "CMIC_TXBUF_IPINTF_BUF_DEPTH", CMIC_TXBUF_IPINTF_BUF_DEPTHr }, \
    { 0x0001b028, "CMIC_TXBUF_DATABUF_NUM_FREE_ENTRIES", CMIC_TXBUF_DATABUF_NUM_FREE_ENTRIESr }, \
    { 0x0001b02c, "CMIC_TXBUF_IPINTF_INTERFACE_CREDITS", CMIC_TXBUF_IPINTF_INTERFACE_CREDITSr }, \
    { 0x0001b030, "CMIC_TXBUF_DATABUF_MAX_FLIST_ENTRIES", CMIC_TXBUF_DATABUF_MAX_FLIST_ENTRIESr }, \
    { 0x0001b034, "CMIC_TXBUF_CONFIG", CMIC_TXBUF_CONFIGr }, \
    { 0x0001b038, "CMIC_TXBUF_STAT", CMIC_TXBUF_STATr }, \
    { 0x0001b03c, "CMIC_TXBUF_STAT_CLR", CMIC_TXBUF_STAT_CLRr }, \
    { 0x0001c408, "CMIC_PIO_IC_AR_ARB_MI0", CMIC_PIO_IC_AR_ARB_MI0r }, \
    { 0x0001c40c, "CMIC_PIO_IC_AW_ARB_MI0", CMIC_PIO_IC_AW_ARB_MI0r }, \
    { 0x0001c428, "CMIC_PIO_IC_AR_ARB_MI1", CMIC_PIO_IC_AR_ARB_MI1r }, \
    { 0x0001c42c, "CMIC_PIO_IC_AW_ARB_MI1", CMIC_PIO_IC_AW_ARB_MI1r }, \
    { 0x0001c448, "CMIC_PIO_IC_AR_ARB_MI2", CMIC_PIO_IC_AR_ARB_MI2r }, \
    { 0x0001c44c, "CMIC_PIO_IC_AW_ARB_MI2", CMIC_PIO_IC_AW_ARB_MI2r }, \
    { 0x0001c468, "CMIC_PIO_IC_AR_ARB_MI3", CMIC_PIO_IC_AR_ARB_MI3r }, \
    { 0x0001c46c, "CMIC_PIO_IC_AW_ARB_MI3", CMIC_PIO_IC_AW_ARB_MI3r }, \
    { 0x0001c488, "CMIC_PIO_IC_AR_ARB_MI4", CMIC_PIO_IC_AR_ARB_MI4r }, \
    { 0x0001c48c, "CMIC_PIO_IC_AW_ARB_MI4", CMIC_PIO_IC_AW_ARB_MI4r }, \
    { 0x0001c4a8, "CMIC_PIO_IC_AR_ARB_MI5", CMIC_PIO_IC_AR_ARB_MI5r }, \
    { 0x0001c4ac, "CMIC_PIO_IC_AW_ARB_MI5", CMIC_PIO_IC_AW_ARB_MI5r }, \
    { 0x0001c4c8, "CMIC_PIO_IC_AR_ARB_MI6", CMIC_PIO_IC_AR_ARB_MI6r }, \
    { 0x0001c4cc, "CMIC_PIO_IC_AW_ARB_MI6", CMIC_PIO_IC_AW_ARB_MI6r }, \
    { 0x0001c4e8, "CMIC_PIO_IC_AR_ARB_MI7", CMIC_PIO_IC_AR_ARB_MI7r }, \
    { 0x0001c4ec, "CMIC_PIO_IC_AW_ARB_MI7", CMIC_PIO_IC_AW_ARB_MI7r }, \
    { 0x0001cfc0, "CMIC_PIO_IC_CFG_REG_0", CMIC_PIO_IC_CFG_REG_0r }, \
    { 0x0001cfc4, "CMIC_PIO_IC_CFG_REG_1", CMIC_PIO_IC_CFG_REG_1r }, \
    { 0x0001cfcc, "CMIC_PIO_IC_CFG_REG_2", CMIC_PIO_IC_CFG_REG_2r }, \
    { 0x0001cfe0, "CMIC_PIO_IC_PER_REG_0", CMIC_PIO_IC_PER_REG_0r }, \
    { 0x0001cfe4, "CMIC_PIO_IC_PER_REG_1", CMIC_PIO_IC_PER_REG_1r }, \
    { 0x0001cfe8, "CMIC_PIO_IC_PER_REG_2", CMIC_PIO_IC_PER_REG_2r }, \
    { 0x0001cfec, "CMIC_PIO_IC_PER_REG_3", CMIC_PIO_IC_PER_REG_3r }, \
    { 0x0001cff0, "CMIC_PIO_IC_ID_REG_0", CMIC_PIO_IC_ID_REG_0r }, \
    { 0x0001cff4, "CMIC_PIO_IC_ID_REG_1", CMIC_PIO_IC_ID_REG_1r }, \
    { 0x0001cff8, "CMIC_PIO_IC_ID_REG_2", CMIC_PIO_IC_ID_REG_2r }, \
    { 0x0001cffc, "CMIC_PIO_IC_ID_REG_3", CMIC_PIO_IC_ID_REG_3r }, \
    { 0x0001d408, "CMIC_DMA_IC_AR_ARB_MI0", CMIC_DMA_IC_AR_ARB_MI0r }, \
    { 0x0001d40c, "CMIC_DMA_IC_AW_ARB_MI0", CMIC_DMA_IC_AW_ARB_MI0r }, \
    { 0x0001d428, "CMIC_DMA_IC_AR_ARB_MI1", CMIC_DMA_IC_AR_ARB_MI1r }, \
    { 0x0001d42c, "CMIC_DMA_IC_AW_ARB_MI1", CMIC_DMA_IC_AW_ARB_MI1r }, \
    { 0x0001dfc0, "CMIC_DMA_IC_CFG_REG_0", CMIC_DMA_IC_CFG_REG_0r }, \
    { 0x0001dfc4, "CMIC_DMA_IC_CFG_REG_1", CMIC_DMA_IC_CFG_REG_1r }, \
    { 0x0001dfcc, "CMIC_DMA_IC_CFG_REG_2", CMIC_DMA_IC_CFG_REG_2r }, \
    { 0x0001dfe0, "CMIC_DMA_IC_PER_REG_0", CMIC_DMA_IC_PER_REG_0r }, \
    { 0x0001dfe4, "CMIC_DMA_IC_PER_REG_1", CMIC_DMA_IC_PER_REG_1r }, \
    { 0x0001dfe8, "CMIC_DMA_IC_PER_REG_2", CMIC_DMA_IC_PER_REG_2r }, \
    { 0x0001dfec, "CMIC_DMA_IC_PER_REG_3", CMIC_DMA_IC_PER_REG_3r }, \
    { 0x0001dff0, "CMIC_DMA_IC_ID_REG_0", CMIC_DMA_IC_ID_REG_0r }, \
    { 0x0001dff4, "CMIC_DMA_IC_ID_REG_1", CMIC_DMA_IC_ID_REG_1r }, \
    { 0x0001dff8, "CMIC_DMA_IC_ID_REG_2", CMIC_DMA_IC_ID_REG_2r }, \
    { 0x0001dffc, "CMIC_DMA_IC_ID_REG_3", CMIC_DMA_IC_ID_REG_3r }, \
    { 0x00020000, "CMIC_LEDUP0_CTRL", CMIC_LEDUP0_CTRLr }, \
    { 0x00020004, "CMIC_LEDUP0_STATUS", CMIC_LEDUP0_STATUSr }, \
    { 0x00020008, "CMIC_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDR", CMIC_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDRr }, \
    { 0x00020010, "CMIC_LEDUP0_PORT_ORDER_REMAP_0_3", CMIC_LEDUP0_PORT_ORDER_REMAP_0_3r }, \
    { 0x00020014, "CMIC_LEDUP0_PORT_ORDER_REMAP_4_7", CMIC_LEDUP0_PORT_ORDER_REMAP_4_7r }, \
    { 0x00020018, "CMIC_LEDUP0_PORT_ORDER_REMAP_8_11", CMIC_LEDUP0_PORT_ORDER_REMAP_8_11r }, \
    { 0x0002001c, "CMIC_LEDUP0_PORT_ORDER_REMAP_12_15", CMIC_LEDUP0_PORT_ORDER_REMAP_12_15r }, \
    { 0x00020020, "CMIC_LEDUP0_PORT_ORDER_REMAP_16_19", CMIC_LEDUP0_PORT_ORDER_REMAP_16_19r }, \
    { 0x00020024, "CMIC_LEDUP0_PORT_ORDER_REMAP_20_23", CMIC_LEDUP0_PORT_ORDER_REMAP_20_23r }, \
    { 0x00020028, "CMIC_LEDUP0_PORT_ORDER_REMAP_24_27", CMIC_LEDUP0_PORT_ORDER_REMAP_24_27r }, \
    { 0x0002002c, "CMIC_LEDUP0_PORT_ORDER_REMAP_28_31", CMIC_LEDUP0_PORT_ORDER_REMAP_28_31r }, \
    { 0x00020030, "CMIC_LEDUP0_PORT_ORDER_REMAP_32_35", CMIC_LEDUP0_PORT_ORDER_REMAP_32_35r }, \
    { 0x00020034, "CMIC_LEDUP0_PORT_ORDER_REMAP_36_39", CMIC_LEDUP0_PORT_ORDER_REMAP_36_39r }, \
    { 0x00020038, "CMIC_LEDUP0_PORT_ORDER_REMAP_40_43", CMIC_LEDUP0_PORT_ORDER_REMAP_40_43r }, \
    { 0x0002003c, "CMIC_LEDUP0_PORT_ORDER_REMAP_44_47", CMIC_LEDUP0_PORT_ORDER_REMAP_44_47r }, \
    { 0x00020040, "CMIC_LEDUP0_PORT_ORDER_REMAP_48_51", CMIC_LEDUP0_PORT_ORDER_REMAP_48_51r }, \
    { 0x00020044, "CMIC_LEDUP0_PORT_ORDER_REMAP_52_55", CMIC_LEDUP0_PORT_ORDER_REMAP_52_55r }, \
    { 0x00020048, "CMIC_LEDUP0_PORT_ORDER_REMAP_56_59", CMIC_LEDUP0_PORT_ORDER_REMAP_56_59r }, \
    { 0x0002004c, "CMIC_LEDUP0_PORT_ORDER_REMAP_60_63", CMIC_LEDUP0_PORT_ORDER_REMAP_60_63r }, \
    { 0x00020050, "CMIC_LEDUP0_CLK_PARAMS", CMIC_LEDUP0_CLK_PARAMSr }, \
    { 0x00020400, "CMIC_LEDUP0_DATA_RAM", CMIC_LEDUP0_DATA_RAMr }, \
    { 0x00020800, "CMIC_LEDUP0_PROGRAM_RAM", CMIC_LEDUP0_PROGRAM_RAMr }, \
    { 0x00021000, "CMIC_LEDUP1_CTRL", CMIC_LEDUP1_CTRLr }, \
    { 0x00021004, "CMIC_LEDUP1_STATUS", CMIC_LEDUP1_STATUSr }, \
    { 0x00021008, "CMIC_LEDUP1_SCANCHAIN_ASSEMBLY_ST_ADDR", CMIC_LEDUP1_SCANCHAIN_ASSEMBLY_ST_ADDRr }, \
    { 0x00021010, "CMIC_LEDUP1_PORT_ORDER_REMAP_0_3", CMIC_LEDUP1_PORT_ORDER_REMAP_0_3r }, \
    { 0x00021014, "CMIC_LEDUP1_PORT_ORDER_REMAP_4_7", CMIC_LEDUP1_PORT_ORDER_REMAP_4_7r }, \
    { 0x00021018, "CMIC_LEDUP1_PORT_ORDER_REMAP_8_11", CMIC_LEDUP1_PORT_ORDER_REMAP_8_11r }, \
    { 0x0002101c, "CMIC_LEDUP1_PORT_ORDER_REMAP_12_15", CMIC_LEDUP1_PORT_ORDER_REMAP_12_15r }, \
    { 0x00021020, "CMIC_LEDUP1_PORT_ORDER_REMAP_16_19", CMIC_LEDUP1_PORT_ORDER_REMAP_16_19r }, \
    { 0x00021024, "CMIC_LEDUP1_PORT_ORDER_REMAP_20_23", CMIC_LEDUP1_PORT_ORDER_REMAP_20_23r }, \
    { 0x00021028, "CMIC_LEDUP1_PORT_ORDER_REMAP_24_27", CMIC_LEDUP1_PORT_ORDER_REMAP_24_27r }, \
    { 0x0002102c, "CMIC_LEDUP1_PORT_ORDER_REMAP_28_31", CMIC_LEDUP1_PORT_ORDER_REMAP_28_31r }, \
    { 0x00021030, "CMIC_LEDUP1_PORT_ORDER_REMAP_32_35", CMIC_LEDUP1_PORT_ORDER_REMAP_32_35r }, \
    { 0x00021034, "CMIC_LEDUP1_PORT_ORDER_REMAP_36_39", CMIC_LEDUP1_PORT_ORDER_REMAP_36_39r }, \
    { 0x00021038, "CMIC_LEDUP1_PORT_ORDER_REMAP_40_43", CMIC_LEDUP1_PORT_ORDER_REMAP_40_43r }, \
    { 0x0002103c, "CMIC_LEDUP1_PORT_ORDER_REMAP_44_47", CMIC_LEDUP1_PORT_ORDER_REMAP_44_47r }, \
    { 0x00021040, "CMIC_LEDUP1_PORT_ORDER_REMAP_48_51", CMIC_LEDUP1_PORT_ORDER_REMAP_48_51r }, \
    { 0x00021044, "CMIC_LEDUP1_PORT_ORDER_REMAP_52_55", CMIC_LEDUP1_PORT_ORDER_REMAP_52_55r }, \
    { 0x00021048, "CMIC_LEDUP1_PORT_ORDER_REMAP_56_59", CMIC_LEDUP1_PORT_ORDER_REMAP_56_59r }, \
    { 0x0002104c, "CMIC_LEDUP1_PORT_ORDER_REMAP_60_63", CMIC_LEDUP1_PORT_ORDER_REMAP_60_63r }, \
    { 0x00021050, "CMIC_LEDUP1_CLK_PARAMS", CMIC_LEDUP1_CLK_PARAMSr }, \
    { 0x00021400, "CMIC_LEDUP1_DATA_RAM", CMIC_LEDUP1_DATA_RAMr }, \
    { 0x00021800, "CMIC_LEDUP1_PROGRAM_RAM", CMIC_LEDUP1_PROGRAM_RAMr }, \
    { 0x00022080, "CMIC_RPE_MIIM_PARAM", CMIC_RPE_MIIM_PARAMr }, \
    { 0x00022084, "CMIC_RPE_MIIM_READ_DATA", CMIC_RPE_MIIM_READ_DATAr }, \
    { 0x00022088, "CMIC_RPE_MIIM_ADDRESS", CMIC_RPE_MIIM_ADDRESSr }, \
    { 0x0002208c, "CMIC_RPE_MIIM_CTRL", CMIC_RPE_MIIM_CTRLr }, \
    { 0x00022090, "CMIC_RPE_MIIM_STAT", CMIC_RPE_MIIM_STATr }, \
    { 0x00022100, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_0", CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r }, \
    { 0x00022104, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_1", CMIC_PKT_PRI_MAP_TABLE_ENTRY_1r }, \
    { 0x00022108, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_2", CMIC_PKT_PRI_MAP_TABLE_ENTRY_2r }, \
    { 0x0002210c, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_3", CMIC_PKT_PRI_MAP_TABLE_ENTRY_3r }, \
    { 0x00022110, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_4", CMIC_PKT_PRI_MAP_TABLE_ENTRY_4r }, \
    { 0x00022114, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_5", CMIC_PKT_PRI_MAP_TABLE_ENTRY_5r }, \
    { 0x00022118, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_6", CMIC_PKT_PRI_MAP_TABLE_ENTRY_6r }, \
    { 0x0002211c, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_7", CMIC_PKT_PRI_MAP_TABLE_ENTRY_7r }, \
    { 0x00022120, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_8", CMIC_PKT_PRI_MAP_TABLE_ENTRY_8r }, \
    { 0x00022124, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_9", CMIC_PKT_PRI_MAP_TABLE_ENTRY_9r }, \
    { 0x00022128, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_10", CMIC_PKT_PRI_MAP_TABLE_ENTRY_10r }, \
    { 0x0002212c, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_11", CMIC_PKT_PRI_MAP_TABLE_ENTRY_11r }, \
    { 0x00022130, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_12", CMIC_PKT_PRI_MAP_TABLE_ENTRY_12r }, \
    { 0x00022134, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_13", CMIC_PKT_PRI_MAP_TABLE_ENTRY_13r }, \
    { 0x00022138, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_14", CMIC_PKT_PRI_MAP_TABLE_ENTRY_14r }, \
    { 0x0002213c, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_15", CMIC_PKT_PRI_MAP_TABLE_ENTRY_15r }, \
    { 0x00022140, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_16", CMIC_PKT_PRI_MAP_TABLE_ENTRY_16r }, \
    { 0x00022144, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_17", CMIC_PKT_PRI_MAP_TABLE_ENTRY_17r }, \
    { 0x00022148, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_18", CMIC_PKT_PRI_MAP_TABLE_ENTRY_18r }, \
    { 0x0002214c, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_19", CMIC_PKT_PRI_MAP_TABLE_ENTRY_19r }, \
    { 0x00022150, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_20", CMIC_PKT_PRI_MAP_TABLE_ENTRY_20r }, \
    { 0x00022154, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_21", CMIC_PKT_PRI_MAP_TABLE_ENTRY_21r }, \
    { 0x00022158, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_22", CMIC_PKT_PRI_MAP_TABLE_ENTRY_22r }, \
    { 0x0002215c, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_23", CMIC_PKT_PRI_MAP_TABLE_ENTRY_23r }, \
    { 0x00022160, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_24", CMIC_PKT_PRI_MAP_TABLE_ENTRY_24r }, \
    { 0x00022164, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_25", CMIC_PKT_PRI_MAP_TABLE_ENTRY_25r }, \
    { 0x00022168, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_26", CMIC_PKT_PRI_MAP_TABLE_ENTRY_26r }, \
    { 0x0002216c, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_27", CMIC_PKT_PRI_MAP_TABLE_ENTRY_27r }, \
    { 0x00022170, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_28", CMIC_PKT_PRI_MAP_TABLE_ENTRY_28r }, \
    { 0x00022174, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_29", CMIC_PKT_PRI_MAP_TABLE_ENTRY_29r }, \
    { 0x00022178, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_30", CMIC_PKT_PRI_MAP_TABLE_ENTRY_30r }, \
    { 0x0002217c, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_31", CMIC_PKT_PRI_MAP_TABLE_ENTRY_31r }, \
    { 0x00022180, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_32", CMIC_PKT_PRI_MAP_TABLE_ENTRY_32r }, \
    { 0x00022184, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_33", CMIC_PKT_PRI_MAP_TABLE_ENTRY_33r }, \
    { 0x00022188, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_34", CMIC_PKT_PRI_MAP_TABLE_ENTRY_34r }, \
    { 0x0002218c, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_35", CMIC_PKT_PRI_MAP_TABLE_ENTRY_35r }, \
    { 0x00022190, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_36", CMIC_PKT_PRI_MAP_TABLE_ENTRY_36r }, \
    { 0x00022194, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_37", CMIC_PKT_PRI_MAP_TABLE_ENTRY_37r }, \
    { 0x00022198, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_38", CMIC_PKT_PRI_MAP_TABLE_ENTRY_38r }, \
    { 0x0002219c, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_39", CMIC_PKT_PRI_MAP_TABLE_ENTRY_39r }, \
    { 0x000221a0, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_40", CMIC_PKT_PRI_MAP_TABLE_ENTRY_40r }, \
    { 0x000221a4, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_41", CMIC_PKT_PRI_MAP_TABLE_ENTRY_41r }, \
    { 0x000221a8, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_42", CMIC_PKT_PRI_MAP_TABLE_ENTRY_42r }, \
    { 0x000221ac, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_43", CMIC_PKT_PRI_MAP_TABLE_ENTRY_43r }, \
    { 0x000221b0, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_44", CMIC_PKT_PRI_MAP_TABLE_ENTRY_44r }, \
    { 0x000221b4, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_45", CMIC_PKT_PRI_MAP_TABLE_ENTRY_45r }, \
    { 0x000221b8, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_46", CMIC_PKT_PRI_MAP_TABLE_ENTRY_46r }, \
    { 0x000221bc, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_47", CMIC_PKT_PRI_MAP_TABLE_ENTRY_47r }, \
    { 0x000221c0, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_48", CMIC_PKT_PRI_MAP_TABLE_ENTRY_48r }, \
    { 0x000221c4, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_49", CMIC_PKT_PRI_MAP_TABLE_ENTRY_49r }, \
    { 0x000221c8, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_50", CMIC_PKT_PRI_MAP_TABLE_ENTRY_50r }, \
    { 0x000221cc, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_51", CMIC_PKT_PRI_MAP_TABLE_ENTRY_51r }, \
    { 0x000221d0, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_52", CMIC_PKT_PRI_MAP_TABLE_ENTRY_52r }, \
    { 0x000221d4, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_53", CMIC_PKT_PRI_MAP_TABLE_ENTRY_53r }, \
    { 0x000221d8, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_54", CMIC_PKT_PRI_MAP_TABLE_ENTRY_54r }, \
    { 0x000221dc, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_55", CMIC_PKT_PRI_MAP_TABLE_ENTRY_55r }, \
    { 0x000221e0, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_56", CMIC_PKT_PRI_MAP_TABLE_ENTRY_56r }, \
    { 0x000221e4, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_57", CMIC_PKT_PRI_MAP_TABLE_ENTRY_57r }, \
    { 0x000221e8, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_58", CMIC_PKT_PRI_MAP_TABLE_ENTRY_58r }, \
    { 0x000221ec, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_59", CMIC_PKT_PRI_MAP_TABLE_ENTRY_59r }, \
    { 0x000221f0, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_60", CMIC_PKT_PRI_MAP_TABLE_ENTRY_60r }, \
    { 0x000221f4, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_61", CMIC_PKT_PRI_MAP_TABLE_ENTRY_61r }, \
    { 0x000221f8, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_62", CMIC_PKT_PRI_MAP_TABLE_ENTRY_62r }, \
    { 0x000221fc, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_63", CMIC_PKT_PRI_MAP_TABLE_ENTRY_63r }, \
    { 0x00022200, "CMIC_PKT_CTRL", CMIC_PKT_CTRLr }, \
    { 0x00022204, "CMIC_PKT_LMAC0_HI", CMIC_PKT_LMAC0_HIr }, \
    { 0x00022208, "CMIC_PKT_LMAC0_LO", CMIC_PKT_LMAC0_LOr }, \
    { 0x0002220c, "CMIC_PKT_LMAC1_HI", CMIC_PKT_LMAC1_HIr }, \
    { 0x00022210, "CMIC_PKT_LMAC1_LO", CMIC_PKT_LMAC1_LOr }, \
    { 0x00022214, "CMIC_PKT_VLAN", CMIC_PKT_VLANr }, \
    { 0x00022218, "CMIC_PKT_ETHER_SIG", CMIC_PKT_ETHER_SIGr }, \
    { 0x0002221c, "CMIC_PKT_COS_0", CMIC_PKT_COS_0r }, \
    { 0x00022220, "CMIC_PKT_COS_1", CMIC_PKT_COS_1r }, \
    { 0x00022224, "CMIC_PKT_PORTS_0", CMIC_PKT_PORTS_0r }, \
    { 0x00022228, "CMIC_PKT_PORTS_1", CMIC_PKT_PORTS_1r }, \
    { 0x0002222c, "CMIC_PKT_PORTS_2", CMIC_PKT_PORTS_2r }, \
    { 0x00022230, "CMIC_PKT_RMAC", CMIC_PKT_RMACr }, \
    { 0x00022234, "CMIC_PKT_RMAC_HI", CMIC_PKT_RMAC_HIr }, \
    { 0x00022238, "CMIC_PKT_RMH0", CMIC_PKT_RMH0r }, \
    { 0x0002223c, "CMIC_PKT_RMH1", CMIC_PKT_RMH1r }, \
    { 0x00022240, "CMIC_PKT_RMH2", CMIC_PKT_RMH2r }, \
    { 0x00022244, "CMIC_INTR_PKT_PACING_DELAY", CMIC_INTR_PKT_PACING_DELAYr }, \
    { 0x00022248, "CMIC_RPE_STAT", CMIC_RPE_STATr }, \
    { 0x0002224c, "CMIC_RPE_STAT_CLR", CMIC_RPE_STAT_CLRr }, \
    { 0x000222a4, "CMIC_PKT_COS_QUEUES_HI", CMIC_PKT_COS_QUEUES_HIr }, \
    { 0x000222a8, "CMIC_PKT_COS_QUEUES_LO", CMIC_PKT_COS_QUEUES_LOr }, \
    { 0x000222ac, "CMIC_PKT_COUNT_SCHAN", CMIC_PKT_COUNT_SCHANr }, \
    { 0x000222b0, "CMIC_PKT_COUNT_SCHAN_REP", CMIC_PKT_COUNT_SCHAN_REPr }, \
    { 0x000222b4, "CMIC_PKT_COUNT_FROMCPU_MH", CMIC_PKT_COUNT_FROMCPU_MHr }, \
    { 0x000222b8, "CMIC_PKT_COUNT_FROMCPU", CMIC_PKT_COUNT_FROMCPUr }, \
    { 0x000222bc, "CMIC_PKT_COUNT_TOCPUDM", CMIC_PKT_COUNT_TOCPUDMr }, \
    { 0x000222c0, "CMIC_PKT_COUNT_TOCPUD", CMIC_PKT_COUNT_TOCPUDr }, \
    { 0x000222c4, "CMIC_PKT_COUNT_TOCPUEM", CMIC_PKT_COUNT_TOCPUEMr }, \
    { 0x000222c8, "CMIC_PKT_COUNT_TOCPUE", CMIC_PKT_COUNT_TOCPUEr }, \
    { 0x000222cc, "CMIC_PKT_COUNT_PIO_REPLY", CMIC_PKT_COUNT_PIO_REPLYr }, \
    { 0x000222d0, "CMIC_PKT_COUNT_PIO", CMIC_PKT_COUNT_PIOr }, \
    { 0x000222d4, "CMIC_PKT_COUNT_INTR", CMIC_PKT_COUNT_INTRr }, \
    { 0x000222d8, "CMIC_SCHAN_RCPU_RPIO_MESSAGE", CMIC_SCHAN_RCPU_RPIO_MESSAGEr }, \
    { 0x00022330, "CMIC_RPE_IRQ_STAT0", CMIC_RPE_IRQ_STAT0r }, \
    { 0x00022334, "CMIC_RPE_IRQ_STAT1", CMIC_RPE_IRQ_STAT1r }, \
    { 0x00022338, "CMIC_RPE_IRQ_STAT2", CMIC_RPE_IRQ_STAT2r }, \
    { 0x0002233c, "CMIC_RPE_IRQ_STAT3", CMIC_RPE_IRQ_STAT3r }, \
    { 0x00022340, "CMIC_RPE_IRQ_STAT4", CMIC_RPE_IRQ_STAT4r }, \
    { 0x00022344, "CMIC_RPE_RCPU_IRQ_MASK0", CMIC_RPE_RCPU_IRQ_MASK0r }, \
    { 0x00022348, "CMIC_RPE_RCPU_IRQ_MASK1", CMIC_RPE_RCPU_IRQ_MASK1r }, \
    { 0x0002234c, "CMIC_RPE_RCPU_IRQ_MASK2", CMIC_RPE_RCPU_IRQ_MASK2r }, \
    { 0x00022350, "CMIC_RPE_RCPU_IRQ_MASK3", CMIC_RPE_RCPU_IRQ_MASK3r }, \
    { 0x00022354, "CMIC_RPE_RCPU_IRQ_MASK4", CMIC_RPE_RCPU_IRQ_MASK4r }, \
    { 0x00022358, "CMIC_RPE_PCIE_IRQ_MASK0", CMIC_RPE_PCIE_IRQ_MASK0r }, \
    { 0x0002235c, "CMIC_RPE_UC0_IRQ_MASK0", CMIC_RPE_UC0_IRQ_MASK0r }, \
    { 0x00022360, "CMIC_RPE_UC1_IRQ_MASK0", CMIC_RPE_UC1_IRQ_MASK0r }, \
    { 0x00022364, "CMIC_PKT_RMH3", CMIC_PKT_RMH3r }, \
    { 0x00022368, "CMIC_RPE_MAX_CELL_LIMIT", CMIC_RPE_MAX_CELL_LIMITr }, \
    { 0x0002236c, "CMIC_RPE_SW_INTR_CONFIG", CMIC_RPE_SW_INTR_CONFIGr }, \
    { 0x00022370, "CMIC_PKT_REASON_0_TYPE", CMIC_PKT_REASON_0_TYPEr }, \
    { 0x000223b0, "CMIC_PKT_REASON_1_TYPE", CMIC_PKT_REASON_1_TYPEr }, \
    { 0x000223f0, "CMIC_PKT_REASON_DIRECT_0_TYPE", CMIC_PKT_REASON_DIRECT_0_TYPEr }, \
    { 0x00022430, "CMIC_PKT_REASON_DIRECT_1_TYPE", CMIC_PKT_REASON_DIRECT_1_TYPEr }, \
    { 0x00022470, "CMIC_PKT_REASON_MINI_0_TYPE", CMIC_PKT_REASON_MINI_0_TYPEr }, \
    { 0x000224b0, "CMIC_PKT_REASON_MINI_1_TYPE", CMIC_PKT_REASON_MINI_1_TYPEr }, \
    { 0x00023000, "CMIC_MMU_COSLC_COUNT_ADDR", CMIC_MMU_COSLC_COUNT_ADDRr }, \
    { 0x00023004, "CMIC_MMU_COSLC_COUNT_DATA", CMIC_MMU_COSLC_COUNT_DATAr }, \
    { 0x00024000, "CMIC_TIM0_TIMER1LOAD", CMIC_TIM0_TIMER1LOADr }, \
    { 0x00024004, "CMIC_TIM0_TIMER1VALUE", CMIC_TIM0_TIMER1VALUEr }, \
    { 0x00024008, "CMIC_TIM0_TIMER1CONTROL", CMIC_TIM0_TIMER1CONTROLr }, \
    { 0x0002400c, "CMIC_TIM0_TIMER1INTCLR", CMIC_TIM0_TIMER1INTCLRr }, \
    { 0x00024010, "CMIC_TIM0_TIMER1RIS", CMIC_TIM0_TIMER1RISr }, \
    { 0x00024014, "CMIC_TIM0_TIMER1MIS", CMIC_TIM0_TIMER1MISr }, \
    { 0x00024018, "CMIC_TIM0_TIMER1BGLOAD", CMIC_TIM0_TIMER1BGLOADr }, \
    { 0x00024020, "CMIC_TIM0_TIMER2LOAD", CMIC_TIM0_TIMER2LOADr }, \
    { 0x00024024, "CMIC_TIM0_TIMER2VALUE", CMIC_TIM0_TIMER2VALUEr }, \
    { 0x00024028, "CMIC_TIM0_TIMER2CONTROL", CMIC_TIM0_TIMER2CONTROLr }, \
    { 0x0002402c, "CMIC_TIM0_TIMER2INTCLR", CMIC_TIM0_TIMER2INTCLRr }, \
    { 0x00024030, "CMIC_TIM0_TIMER2RIS", CMIC_TIM0_TIMER2RISr }, \
    { 0x00024034, "CMIC_TIM0_TIMER2MIS", CMIC_TIM0_TIMER2MISr }, \
    { 0x00024038, "CMIC_TIM0_TIMER2BGLOAD", CMIC_TIM0_TIMER2BGLOADr }, \
    { 0x00024f00, "CMIC_TIM0_TIMERITCR", CMIC_TIM0_TIMERITCRr }, \
    { 0x00024f04, "CMIC_TIM0_TIMERITOP", CMIC_TIM0_TIMERITOPr }, \
    { 0x00024fe0, "CMIC_TIM0_TIMERPERIPHID0", CMIC_TIM0_TIMERPERIPHID0r }, \
    { 0x00024fe4, "CMIC_TIM0_TIMERPERIPHID1", CMIC_TIM0_TIMERPERIPHID1r }, \
    { 0x00024fe8, "CMIC_TIM0_TIMERPERIPHID2", CMIC_TIM0_TIMERPERIPHID2r }, \
    { 0x00024fec, "CMIC_TIM0_TIMERPERIPHID3", CMIC_TIM0_TIMERPERIPHID3r }, \
    { 0x00024ff0, "CMIC_TIM0_TIMERPCELLID0", CMIC_TIM0_TIMERPCELLID0r }, \
    { 0x00024ff4, "CMIC_TIM0_TIMERPCELLID1", CMIC_TIM0_TIMERPCELLID1r }, \
    { 0x00024ff8, "CMIC_TIM0_TIMERPCELLID2", CMIC_TIM0_TIMERPCELLID2r }, \
    { 0x00024ffc, "CMIC_TIM0_TIMERPCELLID3", CMIC_TIM0_TIMERPCELLID3r }, \
    { 0x00025000, "CMIC_FINE_GRAIN_COUNTERS_CTRL", CMIC_FINE_GRAIN_COUNTERS_CTRLr }, \
    { 0x00025004, "CMIC_FINE_GRAIN_COUNTERS_NS_VALUE", CMIC_FINE_GRAIN_COUNTERS_NS_VALUEr }, \
    { 0x00025008, "CMIC_FINE_GRAIN_COUNTERS_SECOND_VALUE", CMIC_FINE_GRAIN_COUNTERS_SECOND_VALUEr }, \
    { 0x00026000, "CMIC_TIM1_TIMER1LOAD", CMIC_TIM1_TIMER1LOADr }, \
    { 0x00026004, "CMIC_TIM1_TIMER1VALUE", CMIC_TIM1_TIMER1VALUEr }, \
    { 0x00026008, "CMIC_TIM1_TIMER1CONTROL", CMIC_TIM1_TIMER1CONTROLr }, \
    { 0x0002600c, "CMIC_TIM1_TIMER1INTCLR", CMIC_TIM1_TIMER1INTCLRr }, \
    { 0x00026010, "CMIC_TIM1_TIMER1RIS", CMIC_TIM1_TIMER1RISr }, \
    { 0x00026014, "CMIC_TIM1_TIMER1MIS", CMIC_TIM1_TIMER1MISr }, \
    { 0x00026018, "CMIC_TIM1_TIMER1BGLOAD", CMIC_TIM1_TIMER1BGLOADr }, \
    { 0x00026020, "CMIC_TIM1_TIMER2LOAD", CMIC_TIM1_TIMER2LOADr }, \
    { 0x00026024, "CMIC_TIM1_TIMER2VALUE", CMIC_TIM1_TIMER2VALUEr }, \
    { 0x00026028, "CMIC_TIM1_TIMER2CONTROL", CMIC_TIM1_TIMER2CONTROLr }, \
    { 0x0002602c, "CMIC_TIM1_TIMER2INTCLR", CMIC_TIM1_TIMER2INTCLRr }, \
    { 0x00026030, "CMIC_TIM1_TIMER2RIS", CMIC_TIM1_TIMER2RISr }, \
    { 0x00026034, "CMIC_TIM1_TIMER2MIS", CMIC_TIM1_TIMER2MISr }, \
    { 0x00026038, "CMIC_TIM1_TIMER2BGLOAD", CMIC_TIM1_TIMER2BGLOADr }, \
    { 0x00026f00, "CMIC_TIM1_TIMERITCR", CMIC_TIM1_TIMERITCRr }, \
    { 0x00026f04, "CMIC_TIM1_TIMERITOP", CMIC_TIM1_TIMERITOPr }, \
    { 0x00026fe0, "CMIC_TIM1_TIMERPERIPHID0", CMIC_TIM1_TIMERPERIPHID0r }, \
    { 0x00026fe4, "CMIC_TIM1_TIMERPERIPHID1", CMIC_TIM1_TIMERPERIPHID1r }, \
    { 0x00026fe8, "CMIC_TIM1_TIMERPERIPHID2", CMIC_TIM1_TIMERPERIPHID2r }, \
    { 0x00026fec, "CMIC_TIM1_TIMERPERIPHID3", CMIC_TIM1_TIMERPERIPHID3r }, \
    { 0x00026ff0, "CMIC_TIM1_TIMERPCELLID0", CMIC_TIM1_TIMERPCELLID0r }, \
    { 0x00026ff4, "CMIC_TIM1_TIMERPCELLID1", CMIC_TIM1_TIMERPCELLID1r }, \
    { 0x00026ff8, "CMIC_TIM1_TIMERPCELLID2", CMIC_TIM1_TIMERPCELLID2r }, \
    { 0x00026ffc, "CMIC_TIM1_TIMERPCELLID3", CMIC_TIM1_TIMERPCELLID3r }, \
    { 0x00027000, "CMIC_PCIE_CFG_ADDRESS", CMIC_PCIE_CFG_ADDRESSr }, \
    { 0x00027004, "CMIC_PCIE_CFG_WRITE_DATA", CMIC_PCIE_CFG_WRITE_DATAr }, \
    { 0x00027008, "CMIC_PCIE_CFG_READ_DATA", CMIC_PCIE_CFG_READ_DATAr }, \
    { 0x00030064, "CMIC_FSCHAN_ENABLE_PROGRAMMABLE_OPCODE", CMIC_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr }, \
    { 0x00030068, "CMIC_FSCHAN_STATUS", CMIC_FSCHAN_STATUSr }, \
    { 0x0003006c, "CMIC_FSCHAN_OPCODE", CMIC_FSCHAN_OPCODEr }, \
    { 0x00030070, "CMIC_FSCHAN_ADDRESS", CMIC_FSCHAN_ADDRESSr }, \
    { 0x00030074, "CMIC_FSCHAN_DATA32", CMIC_FSCHAN_DATA32r }, \
    { 0x00030078, "CMIC_FSCHAN_DATA64_LO", CMIC_FSCHAN_DATA64_LOr }, \
    { 0x0003007c, "CMIC_FSCHAN_DATA64_HI", CMIC_FSCHAN_DATA64_HIr }, \
    { 0x00031000, "CMIC_CMC0_SCHAN_CTRL", CMIC_CMC0_SCHAN_CTRLr }, \
    { 0x00031004, "CMIC_CMC0_SCHAN_ACK_DATA_BEAT_COUNT", CMIC_CMC0_SCHAN_ACK_DATA_BEAT_COUNTr }, \
    { 0x00031008, "CMIC_CMC0_SCHAN_ERR", CMIC_CMC0_SCHAN_ERRr }, \
    { 0x0003100c, "CMIC_CMC0_SCHAN_MESSAGE", CMIC_CMC0_SCHAN_MESSAGEr }, \
    { 0x00031064, "CMIC_CMC0_FSCHAN_ENABLE_PROGRAMMABLE_OPCODE", CMIC_CMC0_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr }, \
    { 0x00031068, "CMIC_CMC0_FSCHAN_STATUS", CMIC_CMC0_FSCHAN_STATUSr }, \
    { 0x0003106c, "CMIC_CMC0_FSCHAN_OPCODE", CMIC_CMC0_FSCHAN_OPCODEr }, \
    { 0x00031070, "CMIC_CMC0_FSCHAN_ADDRESS", CMIC_CMC0_FSCHAN_ADDRESSr }, \
    { 0x00031074, "CMIC_CMC0_FSCHAN_DATA32", CMIC_CMC0_FSCHAN_DATA32r }, \
    { 0x00031078, "CMIC_CMC0_FSCHAN_DATA64_LO", CMIC_CMC0_FSCHAN_DATA64_LOr }, \
    { 0x0003107c, "CMIC_CMC0_FSCHAN_DATA64_HI", CMIC_CMC0_FSCHAN_DATA64_HIr }, \
    { 0x00031080, "CMIC_CMC0_MIIM_PARAM", CMIC_CMC0_MIIM_PARAMr }, \
    { 0x00031084, "CMIC_CMC0_MIIM_READ_DATA", CMIC_CMC0_MIIM_READ_DATAr }, \
    { 0x00031088, "CMIC_CMC0_MIIM_ADDRESS", CMIC_CMC0_MIIM_ADDRESSr }, \
    { 0x0003108c, "CMIC_CMC0_MIIM_CTRL", CMIC_CMC0_MIIM_CTRLr }, \
    { 0x00031090, "CMIC_CMC0_MIIM_STAT", CMIC_CMC0_MIIM_STATr }, \
    { 0x00031140, "CMIC_CMC0_CH0_DMA_CTRL", CMIC_CMC0_CH0_DMA_CTRLr }, \
    { 0x00031144, "CMIC_CMC0_CH1_DMA_CTRL", CMIC_CMC0_CH1_DMA_CTRLr }, \
    { 0x00031148, "CMIC_CMC0_CH2_DMA_CTRL", CMIC_CMC0_CH2_DMA_CTRLr }, \
    { 0x0003114c, "CMIC_CMC0_CH3_DMA_CTRL", CMIC_CMC0_CH3_DMA_CTRLr }, \
    { 0x00031150, "CMIC_CMC0_DMA_STAT", CMIC_CMC0_DMA_STATr }, \
    { 0x00031158, "CMIC_CMC0_DMA_DESC0", CMIC_CMC0_DMA_DESC0r }, \
    { 0x0003115c, "CMIC_CMC0_DMA_DESC1", CMIC_CMC0_DMA_DESC1r }, \
    { 0x00031160, "CMIC_CMC0_DMA_DESC2", CMIC_CMC0_DMA_DESC2r }, \
    { 0x00031164, "CMIC_CMC0_DMA_DESC3", CMIC_CMC0_DMA_DESC3r }, \
    { 0x00031168, "CMIC_CMC0_CH0_COS_CTRL_RX_0", CMIC_CMC0_CH0_COS_CTRL_RX_0r }, \
    { 0x0003116c, "CMIC_CMC0_CH0_COS_CTRL_RX_1", CMIC_CMC0_CH0_COS_CTRL_RX_1r }, \
    { 0x00031170, "CMIC_CMC0_CH1_COS_CTRL_RX_0", CMIC_CMC0_CH1_COS_CTRL_RX_0r }, \
    { 0x00031174, "CMIC_CMC0_CH1_COS_CTRL_RX_1", CMIC_CMC0_CH1_COS_CTRL_RX_1r }, \
    { 0x00031178, "CMIC_CMC0_CH2_COS_CTRL_RX_0", CMIC_CMC0_CH2_COS_CTRL_RX_0r }, \
    { 0x0003117c, "CMIC_CMC0_CH2_COS_CTRL_RX_1", CMIC_CMC0_CH2_COS_CTRL_RX_1r }, \
    { 0x00031180, "CMIC_CMC0_CH3_COS_CTRL_RX_0", CMIC_CMC0_CH3_COS_CTRL_RX_0r }, \
    { 0x00031184, "CMIC_CMC0_CH3_COS_CTRL_RX_1", CMIC_CMC0_CH3_COS_CTRL_RX_1r }, \
    { 0x00031188, "CMIC_CMC0_DMA_CH0_INTR_COAL", CMIC_CMC0_DMA_CH0_INTR_COALr }, \
    { 0x0003118c, "CMIC_CMC0_DMA_CH1_INTR_COAL", CMIC_CMC0_DMA_CH1_INTR_COALr }, \
    { 0x00031190, "CMIC_CMC0_DMA_CH2_INTR_COAL", CMIC_CMC0_DMA_CH2_INTR_COALr }, \
    { 0x00031194, "CMIC_CMC0_DMA_CH3_INTR_COAL", CMIC_CMC0_DMA_CH3_INTR_COALr }, \
    { 0x00031198, "CMIC_CMC0_RXBUF_THRESHOLD_CONFIG", CMIC_CMC0_RXBUF_THRESHOLD_CONFIGr }, \
    { 0x0003119c, "CMIC_CMC0_PROGRAMMABLE_COS_MASK0", CMIC_CMC0_PROGRAMMABLE_COS_MASK0r }, \
    { 0x000311a0, "CMIC_CMC0_PROGRAMMABLE_COS_MASK1", CMIC_CMC0_PROGRAMMABLE_COS_MASK1r }, \
    { 0x000311a4, "CMIC_CMC0_DMA_STAT_CLR", CMIC_CMC0_DMA_STAT_CLRr }, \
    { 0x000311a8, "CMIC_CMC0_CH0_DMA_CURR_DESC", CMIC_CMC0_CH0_DMA_CURR_DESCr }, \
    { 0x000311ac, "CMIC_CMC0_CH1_DMA_CURR_DESC", CMIC_CMC0_CH1_DMA_CURR_DESCr }, \
    { 0x000311b0, "CMIC_CMC0_CH2_DMA_CURR_DESC", CMIC_CMC0_CH2_DMA_CURR_DESCr }, \
    { 0x000311b4, "CMIC_CMC0_CH3_DMA_CURR_DESC", CMIC_CMC0_CH3_DMA_CURR_DESCr }, \
    { 0x000311c0, "CMIC_CMC0_STAT_DMA_ADDR", CMIC_CMC0_STAT_DMA_ADDRr }, \
    { 0x000311c4, "CMIC_CMC0_STAT_DMA_CFG", CMIC_CMC0_STAT_DMA_CFGr }, \
    { 0x000311c8, "CMIC_CMC0_STAT_DMA_PORTS_0", CMIC_CMC0_STAT_DMA_PORTS_0r }, \
    { 0x000311cc, "CMIC_CMC0_STAT_DMA_PORTS_1", CMIC_CMC0_STAT_DMA_PORTS_1r }, \
    { 0x000311d0, "CMIC_CMC0_STAT_DMA_PORTS_2", CMIC_CMC0_STAT_DMA_PORTS_2r }, \
    { 0x000311d4, "CMIC_CMC0_STAT_DMA_CURRENT", CMIC_CMC0_STAT_DMA_CURRENTr }, \
    { 0x000311d8, "CMIC_CMC0_STAT_DMA_SBUS_START_ADDRESS", CMIC_CMC0_STAT_DMA_SBUS_START_ADDRESSr }, \
    { 0x000311dc, "CMIC_CMC0_STAT_DMA_STAT", CMIC_CMC0_STAT_DMA_STATr }, \
    { 0x00031200, "CMIC_CMC0_SLAM_DMA_PCIMEM_START_ADDR", CMIC_CMC0_SLAM_DMA_PCIMEM_START_ADDRr }, \
    { 0x00031204, "CMIC_CMC0_SLAM_DMA_SBUS_START_ADDR", CMIC_CMC0_SLAM_DMA_SBUS_START_ADDRr }, \
    { 0x00031208, "CMIC_CMC0_SLAM_DMA_ENTRY_COUNT", CMIC_CMC0_SLAM_DMA_ENTRY_COUNTr }, \
    { 0x0003120c, "CMIC_CMC0_SLAM_DMA_CFG", CMIC_CMC0_SLAM_DMA_CFGr }, \
    { 0x00031210, "CMIC_CMC0_SLAM_DMA_STAT", CMIC_CMC0_SLAM_DMA_STATr }, \
    { 0x00031214, "CMIC_CMC0_SLAM_DMA_CUR_ENTRY_SBUS_ADDR", CMIC_CMC0_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr }, \
    { 0x00031218, "CMIC_CMC0_SLAM_DMA_SBUS_CMD_CONFIG", CMIC_CMC0_SLAM_DMA_SBUS_CMD_CONFIGr }, \
    { 0x00031240, "CMIC_CMC0_TABLE_DMA_PCIMEM_START_ADDR", CMIC_CMC0_TABLE_DMA_PCIMEM_START_ADDRr }, \
    { 0x00031244, "CMIC_CMC0_TABLE_DMA_SBUS_START_ADDR", CMIC_CMC0_TABLE_DMA_SBUS_START_ADDRr }, \
    { 0x00031248, "CMIC_CMC0_TABLE_DMA_ENTRY_COUNT", CMIC_CMC0_TABLE_DMA_ENTRY_COUNTr }, \
    { 0x0003124c, "CMIC_CMC0_TABLE_DMA_CFG", CMIC_CMC0_TABLE_DMA_CFGr }, \
    { 0x00031250, "CMIC_CMC0_TABLE_DMA_STAT", CMIC_CMC0_TABLE_DMA_STATr }, \
    { 0x00031254, "CMIC_CMC0_TABLE_DMA_CUR_ENTRY_SBUS_ADDR", CMIC_CMC0_TABLE_DMA_CUR_ENTRY_SBUS_ADDRr }, \
    { 0x00031258, "CMIC_CMC0_TABLE_DMA_SBUS_CMD_CONFIG", CMIC_CMC0_TABLE_DMA_SBUS_CMD_CONFIGr }, \
    { 0x000312c0, "CMIC_CMC0_FIFO_CH0_RD_DMA_CFG", CMIC_CMC0_FIFO_CH0_RD_DMA_CFGr }, \
    { 0x000312c4, "CMIC_CMC0_FIFO_CH1_RD_DMA_CFG", CMIC_CMC0_FIFO_CH1_RD_DMA_CFGr }, \
    { 0x000312c8, "CMIC_CMC0_FIFO_CH2_RD_DMA_CFG", CMIC_CMC0_FIFO_CH2_RD_DMA_CFGr }, \
    { 0x000312cc, "CMIC_CMC0_FIFO_CH3_RD_DMA_CFG", CMIC_CMC0_FIFO_CH3_RD_DMA_CFGr }, \
    { 0x000312d0, "CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_START_ADDRESS", CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr }, \
    { 0x000312d4, "CMIC_CMC0_FIFO_CH1_RD_DMA_SBUS_START_ADDRESS", CMIC_CMC0_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr }, \
    { 0x000312d8, "CMIC_CMC0_FIFO_CH2_RD_DMA_SBUS_START_ADDRESS", CMIC_CMC0_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr }, \
    { 0x000312dc, "CMIC_CMC0_FIFO_CH3_RD_DMA_SBUS_START_ADDRESS", CMIC_CMC0_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr }, \
    { 0x000312e0, "CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS", CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr }, \
    { 0x000312e4, "CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS", CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr }, \
    { 0x000312e8, "CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS", CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr }, \
    { 0x000312ec, "CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS", CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr }, \
    { 0x000312f0, "CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTR", CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr }, \
    { 0x000312f4, "CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTR", CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr }, \
    { 0x000312f8, "CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTR", CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTRr }, \
    { 0x000312fc, "CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTR", CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTRr }, \
    { 0x00031300, "CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTR", CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTRr }, \
    { 0x00031304, "CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTR", CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTRr }, \
    { 0x00031308, "CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTR", CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTRr }, \
    { 0x0003130c, "CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTR", CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTRr }, \
    { 0x00031354, "CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLD", CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr }, \
    { 0x00031358, "CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLD", CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr }, \
    { 0x0003135c, "CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLD", CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr }, \
    { 0x00031360, "CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLD", CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr }, \
    { 0x00031364, "CMIC_CMC0_FIFO_CH0_RD_DMA_STAT", CMIC_CMC0_FIFO_CH0_RD_DMA_STATr }, \
    { 0x00031368, "CMIC_CMC0_FIFO_CH1_RD_DMA_STAT", CMIC_CMC0_FIFO_CH1_RD_DMA_STATr }, \
    { 0x0003136c, "CMIC_CMC0_FIFO_CH2_RD_DMA_STAT", CMIC_CMC0_FIFO_CH2_RD_DMA_STATr }, \
    { 0x00031370, "CMIC_CMC0_FIFO_CH3_RD_DMA_STAT", CMIC_CMC0_FIFO_CH3_RD_DMA_STATr }, \
    { 0x00031374, "CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLR", CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLRr }, \
    { 0x00031378, "CMIC_CMC0_FIFO_CH1_RD_DMA_STAT_CLR", CMIC_CMC0_FIFO_CH1_RD_DMA_STAT_CLRr }, \
    { 0x0003137c, "CMIC_CMC0_FIFO_CH2_RD_DMA_STAT_CLR", CMIC_CMC0_FIFO_CH2_RD_DMA_STAT_CLRr }, \
    { 0x00031380, "CMIC_CMC0_FIFO_CH3_RD_DMA_STAT_CLR", CMIC_CMC0_FIFO_CH3_RD_DMA_STAT_CLRr }, \
    { 0x00031384, "CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIG", CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIGr }, \
    { 0x00031388, "CMIC_CMC0_FIFO_CH1_RD_DMA_SBUS_CMD_CONFIG", CMIC_CMC0_FIFO_CH1_RD_DMA_SBUS_CMD_CONFIGr }, \
    { 0x0003138c, "CMIC_CMC0_FIFO_CH2_RD_DMA_SBUS_CMD_CONFIG", CMIC_CMC0_FIFO_CH2_RD_DMA_SBUS_CMD_CONFIGr }, \
    { 0x00031390, "CMIC_CMC0_FIFO_CH3_RD_DMA_SBUS_CMD_CONFIG", CMIC_CMC0_FIFO_CH3_RD_DMA_SBUS_CMD_CONFIGr }, \
    { 0x00031394, "CMIC_CMC0_FIFO_RD_DMA_DEBUG", CMIC_CMC0_FIFO_RD_DMA_DEBUGr }, \
    { 0x000313a0, "CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR", CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDRr }, \
    { 0x000313a4, "CMIC_CMC0_CCM_DMA_HOST1_MEM_START_ADDR", CMIC_CMC0_CCM_DMA_HOST1_MEM_START_ADDRr }, \
    { 0x000313a8, "CMIC_CMC0_CCM_DMA_ENTRY_COUNT", CMIC_CMC0_CCM_DMA_ENTRY_COUNTr }, \
    { 0x000313ac, "CMIC_CMC0_CCM_DMA_CFG", CMIC_CMC0_CCM_DMA_CFGr }, \
    { 0x000313b0, "CMIC_CMC0_CCM_DMA_STAT", CMIC_CMC0_CCM_DMA_STATr }, \
    { 0x000313b4, "CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDR", CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDRr }, \
    { 0x000313b8, "CMIC_CMC0_CCM_DMA_CUR_HOST1_ADDR", CMIC_CMC0_CCM_DMA_CUR_HOST1_ADDRr }, \
    { 0x00031400, "CMIC_CMC0_IRQ_STAT0", CMIC_CMC0_IRQ_STAT0r }, \
    { 0x00031404, "CMIC_CMC0_IRQ_STAT1", CMIC_CMC0_IRQ_STAT1r }, \
    { 0x00031408, "CMIC_CMC0_IRQ_STAT2", CMIC_CMC0_IRQ_STAT2r }, \
    { 0x0003140c, "CMIC_CMC0_IRQ_STAT3", CMIC_CMC0_IRQ_STAT3r }, \
    { 0x00031410, "CMIC_CMC0_IRQ_STAT4", CMIC_CMC0_IRQ_STAT4r }, \
    { 0x00031414, "CMIC_CMC0_PCIE_IRQ_MASK0", CMIC_CMC0_PCIE_IRQ_MASK0r }, \
    { 0x00031418, "CMIC_CMC0_PCIE_IRQ_MASK1", CMIC_CMC0_PCIE_IRQ_MASK1r }, \
    { 0x0003141c, "CMIC_CMC0_PCIE_IRQ_MASK2", CMIC_CMC0_PCIE_IRQ_MASK2r }, \
    { 0x00031420, "CMIC_CMC0_PCIE_IRQ_MASK3", CMIC_CMC0_PCIE_IRQ_MASK3r }, \
    { 0x00031424, "CMIC_CMC0_PCIE_IRQ_MASK4", CMIC_CMC0_PCIE_IRQ_MASK4r }, \
    { 0x00031428, "CMIC_CMC0_UC0_IRQ_MASK0", CMIC_CMC0_UC0_IRQ_MASK0r }, \
    { 0x0003142c, "CMIC_CMC0_UC0_IRQ_MASK1", CMIC_CMC0_UC0_IRQ_MASK1r }, \
    { 0x00031430, "CMIC_CMC0_UC0_IRQ_MASK2", CMIC_CMC0_UC0_IRQ_MASK2r }, \
    { 0x00031434, "CMIC_CMC0_UC0_IRQ_MASK3", CMIC_CMC0_UC0_IRQ_MASK3r }, \
    { 0x00031438, "CMIC_CMC0_UC0_IRQ_MASK4", CMIC_CMC0_UC0_IRQ_MASK4r }, \
    { 0x0003143c, "CMIC_CMC0_UC1_IRQ_MASK0", CMIC_CMC0_UC1_IRQ_MASK0r }, \
    { 0x00031440, "CMIC_CMC0_UC1_IRQ_MASK1", CMIC_CMC0_UC1_IRQ_MASK1r }, \
    { 0x00031444, "CMIC_CMC0_UC1_IRQ_MASK2", CMIC_CMC0_UC1_IRQ_MASK2r }, \
    { 0x00031448, "CMIC_CMC0_UC1_IRQ_MASK3", CMIC_CMC0_UC1_IRQ_MASK3r }, \
    { 0x0003144c, "CMIC_CMC0_UC1_IRQ_MASK4", CMIC_CMC0_UC1_IRQ_MASK4r }, \
    { 0x00031450, "CMIC_CMC0_RCPU_IRQ_MASK0", CMIC_CMC0_RCPU_IRQ_MASK0r }, \
    { 0x00031470, "CMIC_CMC0_PCIE_MISCEL", CMIC_CMC0_PCIE_MISCELr }, \
    { 0x00031474, "CMIC_CMC0_HOSTMEM_ADDR_REMAP_0", CMIC_CMC0_HOSTMEM_ADDR_REMAP_0r }, \
    { 0x00031478, "CMIC_CMC0_HOSTMEM_ADDR_REMAP_1", CMIC_CMC0_HOSTMEM_ADDR_REMAP_1r }, \
    { 0x0003147c, "CMIC_CMC0_HOSTMEM_ADDR_REMAP_2", CMIC_CMC0_HOSTMEM_ADDR_REMAP_2r }, \
    { 0x00031480, "CMIC_CMC0_PKT_COUNT_CH0_RXPKT", CMIC_CMC0_PKT_COUNT_CH0_RXPKTr }, \
    { 0x00031484, "CMIC_CMC0_PKT_COUNT_CH0_TXPKT", CMIC_CMC0_PKT_COUNT_CH0_TXPKTr }, \
    { 0x00031488, "CMIC_CMC0_PKT_COUNT_CH1_RXPKT", CMIC_CMC0_PKT_COUNT_CH1_RXPKTr }, \
    { 0x0003148c, "CMIC_CMC0_PKT_COUNT_CH1_TXPKT", CMIC_CMC0_PKT_COUNT_CH1_TXPKTr }, \
    { 0x00031490, "CMIC_CMC0_PKT_COUNT_CH2_RXPKT", CMIC_CMC0_PKT_COUNT_CH2_RXPKTr }, \
    { 0x00031494, "CMIC_CMC0_PKT_COUNT_CH2_TXPKT", CMIC_CMC0_PKT_COUNT_CH2_TXPKTr }, \
    { 0x00031498, "CMIC_CMC0_PKT_COUNT_CH3_RXPKT", CMIC_CMC0_PKT_COUNT_CH3_RXPKTr }, \
    { 0x0003149c, "CMIC_CMC0_PKT_COUNT_CH3_TXPKT", CMIC_CMC0_PKT_COUNT_CH3_TXPKTr }, \
    { 0x000314a0, "CMIC_CMC0_PKT_COUNT_RXPKT", CMIC_CMC0_PKT_COUNT_RXPKTr }, \
    { 0x000314a4, "CMIC_CMC0_PKT_COUNT_TXPKT", CMIC_CMC0_PKT_COUNT_TXPKTr }, \
    { 0x000314a8, "CMIC_CMC0_SW_INTR_CONFIG", CMIC_CMC0_SW_INTR_CONFIGr }, \
    { 0x00032000, "CMIC_CMC1_SCHAN_CTRL", CMIC_CMC1_SCHAN_CTRLr }, \
    { 0x00032004, "CMIC_CMC1_SCHAN_ACK_DATA_BEAT_COUNT", CMIC_CMC1_SCHAN_ACK_DATA_BEAT_COUNTr }, \
    { 0x00032008, "CMIC_CMC1_SCHAN_ERR", CMIC_CMC1_SCHAN_ERRr }, \
    { 0x0003200c, "CMIC_CMC1_SCHAN_MESSAGE", CMIC_CMC1_SCHAN_MESSAGEr }, \
    { 0x00032064, "CMIC_CMC1_FSCHAN_ENABLE_PROGRAMMABLE_OPCODE", CMIC_CMC1_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr }, \
    { 0x00032068, "CMIC_CMC1_FSCHAN_STATUS", CMIC_CMC1_FSCHAN_STATUSr }, \
    { 0x0003206c, "CMIC_CMC1_FSCHAN_OPCODE", CMIC_CMC1_FSCHAN_OPCODEr }, \
    { 0x00032070, "CMIC_CMC1_FSCHAN_ADDRESS", CMIC_CMC1_FSCHAN_ADDRESSr }, \
    { 0x00032074, "CMIC_CMC1_FSCHAN_DATA32", CMIC_CMC1_FSCHAN_DATA32r }, \
    { 0x00032078, "CMIC_CMC1_FSCHAN_DATA64_LO", CMIC_CMC1_FSCHAN_DATA64_LOr }, \
    { 0x0003207c, "CMIC_CMC1_FSCHAN_DATA64_HI", CMIC_CMC1_FSCHAN_DATA64_HIr }, \
    { 0x00032080, "CMIC_CMC1_MIIM_PARAM", CMIC_CMC1_MIIM_PARAMr }, \
    { 0x00032084, "CMIC_CMC1_MIIM_READ_DATA", CMIC_CMC1_MIIM_READ_DATAr }, \
    { 0x00032088, "CMIC_CMC1_MIIM_ADDRESS", CMIC_CMC1_MIIM_ADDRESSr }, \
    { 0x0003208c, "CMIC_CMC1_MIIM_CTRL", CMIC_CMC1_MIIM_CTRLr }, \
    { 0x00032090, "CMIC_CMC1_MIIM_STAT", CMIC_CMC1_MIIM_STATr }, \
    { 0x00032140, "CMIC_CMC1_CH0_DMA_CTRL", CMIC_CMC1_CH0_DMA_CTRLr }, \
    { 0x00032144, "CMIC_CMC1_CH1_DMA_CTRL", CMIC_CMC1_CH1_DMA_CTRLr }, \
    { 0x00032148, "CMIC_CMC1_CH2_DMA_CTRL", CMIC_CMC1_CH2_DMA_CTRLr }, \
    { 0x0003214c, "CMIC_CMC1_CH3_DMA_CTRL", CMIC_CMC1_CH3_DMA_CTRLr }, \
    { 0x00032150, "CMIC_CMC1_DMA_STAT", CMIC_CMC1_DMA_STATr }, \
    { 0x00032158, "CMIC_CMC1_DMA_DESC0", CMIC_CMC1_DMA_DESC0r }, \
    { 0x0003215c, "CMIC_CMC1_DMA_DESC1", CMIC_CMC1_DMA_DESC1r }, \
    { 0x00032160, "CMIC_CMC1_DMA_DESC2", CMIC_CMC1_DMA_DESC2r }, \
    { 0x00032164, "CMIC_CMC1_DMA_DESC3", CMIC_CMC1_DMA_DESC3r }, \
    { 0x00032168, "CMIC_CMC1_CH0_COS_CTRL_RX_0", CMIC_CMC1_CH0_COS_CTRL_RX_0r }, \
    { 0x0003216c, "CMIC_CMC1_CH0_COS_CTRL_RX_1", CMIC_CMC1_CH0_COS_CTRL_RX_1r }, \
    { 0x00032170, "CMIC_CMC1_CH1_COS_CTRL_RX_0", CMIC_CMC1_CH1_COS_CTRL_RX_0r }, \
    { 0x00032174, "CMIC_CMC1_CH1_COS_CTRL_RX_1", CMIC_CMC1_CH1_COS_CTRL_RX_1r }, \
    { 0x00032178, "CMIC_CMC1_CH2_COS_CTRL_RX_0", CMIC_CMC1_CH2_COS_CTRL_RX_0r }, \
    { 0x0003217c, "CMIC_CMC1_CH2_COS_CTRL_RX_1", CMIC_CMC1_CH2_COS_CTRL_RX_1r }, \
    { 0x00032180, "CMIC_CMC1_CH3_COS_CTRL_RX_0", CMIC_CMC1_CH3_COS_CTRL_RX_0r }, \
    { 0x00032184, "CMIC_CMC1_CH3_COS_CTRL_RX_1", CMIC_CMC1_CH3_COS_CTRL_RX_1r }, \
    { 0x00032188, "CMIC_CMC1_DMA_CH0_INTR_COAL", CMIC_CMC1_DMA_CH0_INTR_COALr }, \
    { 0x0003218c, "CMIC_CMC1_DMA_CH1_INTR_COAL", CMIC_CMC1_DMA_CH1_INTR_COALr }, \
    { 0x00032190, "CMIC_CMC1_DMA_CH2_INTR_COAL", CMIC_CMC1_DMA_CH2_INTR_COALr }, \
    { 0x00032194, "CMIC_CMC1_DMA_CH3_INTR_COAL", CMIC_CMC1_DMA_CH3_INTR_COALr }, \
    { 0x00032198, "CMIC_CMC1_RXBUF_THRESHOLD_CONFIG", CMIC_CMC1_RXBUF_THRESHOLD_CONFIGr }, \
    { 0x0003219c, "CMIC_CMC1_PROGRAMMABLE_COS_MASK0", CMIC_CMC1_PROGRAMMABLE_COS_MASK0r }, \
    { 0x000321a0, "CMIC_CMC1_PROGRAMMABLE_COS_MASK1", CMIC_CMC1_PROGRAMMABLE_COS_MASK1r }, \
    { 0x000321a4, "CMIC_CMC1_DMA_STAT_CLR", CMIC_CMC1_DMA_STAT_CLRr }, \
    { 0x000321a8, "CMIC_CMC1_CH0_DMA_CURR_DESC", CMIC_CMC1_CH0_DMA_CURR_DESCr }, \
    { 0x000321ac, "CMIC_CMC1_CH1_DMA_CURR_DESC", CMIC_CMC1_CH1_DMA_CURR_DESCr }, \
    { 0x000321b0, "CMIC_CMC1_CH2_DMA_CURR_DESC", CMIC_CMC1_CH2_DMA_CURR_DESCr }, \
    { 0x000321b4, "CMIC_CMC1_CH3_DMA_CURR_DESC", CMIC_CMC1_CH3_DMA_CURR_DESCr }, \
    { 0x000321c0, "CMIC_CMC1_STAT_DMA_ADDR", CMIC_CMC1_STAT_DMA_ADDRr }, \
    { 0x000321c4, "CMIC_CMC1_STAT_DMA_CFG", CMIC_CMC1_STAT_DMA_CFGr }, \
    { 0x000321c8, "CMIC_CMC1_STAT_DMA_PORTS_0", CMIC_CMC1_STAT_DMA_PORTS_0r }, \
    { 0x000321cc, "CMIC_CMC1_STAT_DMA_PORTS_1", CMIC_CMC1_STAT_DMA_PORTS_1r }, \
    { 0x000321d0, "CMIC_CMC1_STAT_DMA_PORTS_2", CMIC_CMC1_STAT_DMA_PORTS_2r }, \
    { 0x000321d4, "CMIC_CMC1_STAT_DMA_CURRENT", CMIC_CMC1_STAT_DMA_CURRENTr }, \
    { 0x000321d8, "CMIC_CMC1_STAT_DMA_SBUS_START_ADDRESS", CMIC_CMC1_STAT_DMA_SBUS_START_ADDRESSr }, \
    { 0x000321dc, "CMIC_CMC1_STAT_DMA_STAT", CMIC_CMC1_STAT_DMA_STATr }, \
    { 0x00032200, "CMIC_CMC1_SLAM_DMA_PCIMEM_START_ADDR", CMIC_CMC1_SLAM_DMA_PCIMEM_START_ADDRr }, \
    { 0x00032204, "CMIC_CMC1_SLAM_DMA_SBUS_START_ADDR", CMIC_CMC1_SLAM_DMA_SBUS_START_ADDRr }, \
    { 0x00032208, "CMIC_CMC1_SLAM_DMA_ENTRY_COUNT", CMIC_CMC1_SLAM_DMA_ENTRY_COUNTr }, \
    { 0x0003220c, "CMIC_CMC1_SLAM_DMA_CFG", CMIC_CMC1_SLAM_DMA_CFGr }, \
    { 0x00032210, "CMIC_CMC1_SLAM_DMA_STAT", CMIC_CMC1_SLAM_DMA_STATr }, \
    { 0x00032214, "CMIC_CMC1_SLAM_DMA_CUR_ENTRY_SBUS_ADDR", CMIC_CMC1_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr }, \
    { 0x00032218, "CMIC_CMC1_SLAM_DMA_SBUS_CMD_CONFIG", CMIC_CMC1_SLAM_DMA_SBUS_CMD_CONFIGr }, \
    { 0x00032240, "CMIC_CMC1_TABLE_DMA_PCIMEM_START_ADDR", CMIC_CMC1_TABLE_DMA_PCIMEM_START_ADDRr }, \
    { 0x00032244, "CMIC_CMC1_TABLE_DMA_SBUS_START_ADDR", CMIC_CMC1_TABLE_DMA_SBUS_START_ADDRr }, \
    { 0x00032248, "CMIC_CMC1_TABLE_DMA_ENTRY_COUNT", CMIC_CMC1_TABLE_DMA_ENTRY_COUNTr }, \
    { 0x0003224c, "CMIC_CMC1_TABLE_DMA_CFG", CMIC_CMC1_TABLE_DMA_CFGr }, \
    { 0x00032250, "CMIC_CMC1_TABLE_DMA_STAT", CMIC_CMC1_TABLE_DMA_STATr }, \
    { 0x00032254, "CMIC_CMC1_TABLE_DMA_CUR_ENTRY_SBUS_ADDR", CMIC_CMC1_TABLE_DMA_CUR_ENTRY_SBUS_ADDRr }, \
    { 0x00032258, "CMIC_CMC1_TABLE_DMA_SBUS_CMD_CONFIG", CMIC_CMC1_TABLE_DMA_SBUS_CMD_CONFIGr }, \
    { 0x000322c0, "CMIC_CMC1_FIFO_CH0_RD_DMA_CFG", CMIC_CMC1_FIFO_CH0_RD_DMA_CFGr }, \
    { 0x000322c4, "CMIC_CMC1_FIFO_CH1_RD_DMA_CFG", CMIC_CMC1_FIFO_CH1_RD_DMA_CFGr }, \
    { 0x000322c8, "CMIC_CMC1_FIFO_CH2_RD_DMA_CFG", CMIC_CMC1_FIFO_CH2_RD_DMA_CFGr }, \
    { 0x000322cc, "CMIC_CMC1_FIFO_CH3_RD_DMA_CFG", CMIC_CMC1_FIFO_CH3_RD_DMA_CFGr }, \
    { 0x000322d0, "CMIC_CMC1_FIFO_CH0_RD_DMA_SBUS_START_ADDRESS", CMIC_CMC1_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr }, \
    { 0x000322d4, "CMIC_CMC1_FIFO_CH1_RD_DMA_SBUS_START_ADDRESS", CMIC_CMC1_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr }, \
    { 0x000322d8, "CMIC_CMC1_FIFO_CH2_RD_DMA_SBUS_START_ADDRESS", CMIC_CMC1_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr }, \
    { 0x000322dc, "CMIC_CMC1_FIFO_CH3_RD_DMA_SBUS_START_ADDRESS", CMIC_CMC1_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr }, \
    { 0x000322e0, "CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS", CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr }, \
    { 0x000322e4, "CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS", CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr }, \
    { 0x000322e8, "CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS", CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr }, \
    { 0x000322ec, "CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS", CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr }, \
    { 0x000322f0, "CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTR", CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr }, \
    { 0x000322f4, "CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTR", CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr }, \
    { 0x000322f8, "CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTR", CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTRr }, \
    { 0x000322fc, "CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTR", CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTRr }, \
    { 0x00032300, "CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTR", CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTRr }, \
    { 0x00032304, "CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTR", CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTRr }, \
    { 0x00032308, "CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTR", CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTRr }, \
    { 0x0003230c, "CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTR", CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTRr }, \
    { 0x00032354, "CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLD", CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr }, \
    { 0x00032358, "CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLD", CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr }, \
    { 0x0003235c, "CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLD", CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr }, \
    { 0x00032360, "CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLD", CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr }, \
    { 0x00032364, "CMIC_CMC1_FIFO_CH0_RD_DMA_STAT", CMIC_CMC1_FIFO_CH0_RD_DMA_STATr }, \
    { 0x00032368, "CMIC_CMC1_FIFO_CH1_RD_DMA_STAT", CMIC_CMC1_FIFO_CH1_RD_DMA_STATr }, \
    { 0x0003236c, "CMIC_CMC1_FIFO_CH2_RD_DMA_STAT", CMIC_CMC1_FIFO_CH2_RD_DMA_STATr }, \
    { 0x00032370, "CMIC_CMC1_FIFO_CH3_RD_DMA_STAT", CMIC_CMC1_FIFO_CH3_RD_DMA_STATr }, \
    { 0x00032374, "CMIC_CMC1_FIFO_CH0_RD_DMA_STAT_CLR", CMIC_CMC1_FIFO_CH0_RD_DMA_STAT_CLRr }, \
    { 0x00032378, "CMIC_CMC1_FIFO_CH1_RD_DMA_STAT_CLR", CMIC_CMC1_FIFO_CH1_RD_DMA_STAT_CLRr }, \
    { 0x0003237c, "CMIC_CMC1_FIFO_CH2_RD_DMA_STAT_CLR", CMIC_CMC1_FIFO_CH2_RD_DMA_STAT_CLRr }, \
    { 0x00032380, "CMIC_CMC1_FIFO_CH3_RD_DMA_STAT_CLR", CMIC_CMC1_FIFO_CH3_RD_DMA_STAT_CLRr }, \
    { 0x00032384, "CMIC_CMC1_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIG", CMIC_CMC1_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIGr }, \
    { 0x00032388, "CMIC_CMC1_FIFO_CH1_RD_DMA_SBUS_CMD_CONFIG", CMIC_CMC1_FIFO_CH1_RD_DMA_SBUS_CMD_CONFIGr }, \
    { 0x0003238c, "CMIC_CMC1_FIFO_CH2_RD_DMA_SBUS_CMD_CONFIG", CMIC_CMC1_FIFO_CH2_RD_DMA_SBUS_CMD_CONFIGr }, \
    { 0x00032390, "CMIC_CMC1_FIFO_CH3_RD_DMA_SBUS_CMD_CONFIG", CMIC_CMC1_FIFO_CH3_RD_DMA_SBUS_CMD_CONFIGr }, \
    { 0x00032394, "CMIC_CMC1_FIFO_RD_DMA_DEBUG", CMIC_CMC1_FIFO_RD_DMA_DEBUGr }, \
    { 0x000323a0, "CMIC_CMC1_CCM_DMA_HOST0_MEM_START_ADDR", CMIC_CMC1_CCM_DMA_HOST0_MEM_START_ADDRr }, \
    { 0x000323a4, "CMIC_CMC1_CCM_DMA_HOST1_MEM_START_ADDR", CMIC_CMC1_CCM_DMA_HOST1_MEM_START_ADDRr }, \
    { 0x000323a8, "CMIC_CMC1_CCM_DMA_ENTRY_COUNT", CMIC_CMC1_CCM_DMA_ENTRY_COUNTr }, \
    { 0x000323ac, "CMIC_CMC1_CCM_DMA_CFG", CMIC_CMC1_CCM_DMA_CFGr }, \
    { 0x000323b0, "CMIC_CMC1_CCM_DMA_STAT", CMIC_CMC1_CCM_DMA_STATr }, \
    { 0x000323b4, "CMIC_CMC1_CCM_DMA_CUR_HOST0_ADDR", CMIC_CMC1_CCM_DMA_CUR_HOST0_ADDRr }, \
    { 0x000323b8, "CMIC_CMC1_CCM_DMA_CUR_HOST1_ADDR", CMIC_CMC1_CCM_DMA_CUR_HOST1_ADDRr }, \
    { 0x00032400, "CMIC_CMC1_IRQ_STAT0", CMIC_CMC1_IRQ_STAT0r }, \
    { 0x00032404, "CMIC_CMC1_IRQ_STAT1", CMIC_CMC1_IRQ_STAT1r }, \
    { 0x00032408, "CMIC_CMC1_IRQ_STAT2", CMIC_CMC1_IRQ_STAT2r }, \
    { 0x0003240c, "CMIC_CMC1_IRQ_STAT3", CMIC_CMC1_IRQ_STAT3r }, \
    { 0x00032410, "CMIC_CMC1_IRQ_STAT4", CMIC_CMC1_IRQ_STAT4r }, \
    { 0x00032414, "CMIC_CMC1_PCIE_IRQ_MASK0", CMIC_CMC1_PCIE_IRQ_MASK0r }, \
    { 0x00032418, "CMIC_CMC1_PCIE_IRQ_MASK1", CMIC_CMC1_PCIE_IRQ_MASK1r }, \
    { 0x0003241c, "CMIC_CMC1_PCIE_IRQ_MASK2", CMIC_CMC1_PCIE_IRQ_MASK2r }, \
    { 0x00032420, "CMIC_CMC1_PCIE_IRQ_MASK3", CMIC_CMC1_PCIE_IRQ_MASK3r }, \
    { 0x00032424, "CMIC_CMC1_PCIE_IRQ_MASK4", CMIC_CMC1_PCIE_IRQ_MASK4r }, \
    { 0x00032428, "CMIC_CMC1_UC0_IRQ_MASK0", CMIC_CMC1_UC0_IRQ_MASK0r }, \
    { 0x0003242c, "CMIC_CMC1_UC0_IRQ_MASK1", CMIC_CMC1_UC0_IRQ_MASK1r }, \
    { 0x00032430, "CMIC_CMC1_UC0_IRQ_MASK2", CMIC_CMC1_UC0_IRQ_MASK2r }, \
    { 0x00032434, "CMIC_CMC1_UC0_IRQ_MASK3", CMIC_CMC1_UC0_IRQ_MASK3r }, \
    { 0x00032438, "CMIC_CMC1_UC0_IRQ_MASK4", CMIC_CMC1_UC0_IRQ_MASK4r }, \
    { 0x0003243c, "CMIC_CMC1_UC1_IRQ_MASK0", CMIC_CMC1_UC1_IRQ_MASK0r }, \
    { 0x00032440, "CMIC_CMC1_UC1_IRQ_MASK1", CMIC_CMC1_UC1_IRQ_MASK1r }, \
    { 0x00032444, "CMIC_CMC1_UC1_IRQ_MASK2", CMIC_CMC1_UC1_IRQ_MASK2r }, \
    { 0x00032448, "CMIC_CMC1_UC1_IRQ_MASK3", CMIC_CMC1_UC1_IRQ_MASK3r }, \
    { 0x0003244c, "CMIC_CMC1_UC1_IRQ_MASK4", CMIC_CMC1_UC1_IRQ_MASK4r }, \
    { 0x00032450, "CMIC_CMC1_RCPU_IRQ_MASK0", CMIC_CMC1_RCPU_IRQ_MASK0r }, \
    { 0x00032470, "CMIC_CMC1_PCIE_MISCEL", CMIC_CMC1_PCIE_MISCELr }, \
    { 0x00032474, "CMIC_CMC1_HOSTMEM_ADDR_REMAP_0", CMIC_CMC1_HOSTMEM_ADDR_REMAP_0r }, \
    { 0x00032478, "CMIC_CMC1_HOSTMEM_ADDR_REMAP_1", CMIC_CMC1_HOSTMEM_ADDR_REMAP_1r }, \
    { 0x0003247c, "CMIC_CMC1_HOSTMEM_ADDR_REMAP_2", CMIC_CMC1_HOSTMEM_ADDR_REMAP_2r }, \
    { 0x00032480, "CMIC_CMC1_PKT_COUNT_CH0_RXPKT", CMIC_CMC1_PKT_COUNT_CH0_RXPKTr }, \
    { 0x00032484, "CMIC_CMC1_PKT_COUNT_CH0_TXPKT", CMIC_CMC1_PKT_COUNT_CH0_TXPKTr }, \
    { 0x00032488, "CMIC_CMC1_PKT_COUNT_CH1_RXPKT", CMIC_CMC1_PKT_COUNT_CH1_RXPKTr }, \
    { 0x0003248c, "CMIC_CMC1_PKT_COUNT_CH1_TXPKT", CMIC_CMC1_PKT_COUNT_CH1_TXPKTr }, \
    { 0x00032490, "CMIC_CMC1_PKT_COUNT_CH2_RXPKT", CMIC_CMC1_PKT_COUNT_CH2_RXPKTr }, \
    { 0x00032494, "CMIC_CMC1_PKT_COUNT_CH2_TXPKT", CMIC_CMC1_PKT_COUNT_CH2_TXPKTr }, \
    { 0x00032498, "CMIC_CMC1_PKT_COUNT_CH3_RXPKT", CMIC_CMC1_PKT_COUNT_CH3_RXPKTr }, \
    { 0x0003249c, "CMIC_CMC1_PKT_COUNT_CH3_TXPKT", CMIC_CMC1_PKT_COUNT_CH3_TXPKTr }, \
    { 0x000324a0, "CMIC_CMC1_PKT_COUNT_RXPKT", CMIC_CMC1_PKT_COUNT_RXPKTr }, \
    { 0x000324a4, "CMIC_CMC1_PKT_COUNT_TXPKT", CMIC_CMC1_PKT_COUNT_TXPKTr }, \
    { 0x000324a8, "CMIC_CMC1_SW_INTR_CONFIG", CMIC_CMC1_SW_INTR_CONFIGr }, \
    { 0x00033000, "CMIC_CMC2_SCHAN_CTRL", CMIC_CMC2_SCHAN_CTRLr }, \
    { 0x00033004, "CMIC_CMC2_SCHAN_ACK_DATA_BEAT_COUNT", CMIC_CMC2_SCHAN_ACK_DATA_BEAT_COUNTr }, \
    { 0x00033008, "CMIC_CMC2_SCHAN_ERR", CMIC_CMC2_SCHAN_ERRr }, \
    { 0x0003300c, "CMIC_CMC2_SCHAN_MESSAGE", CMIC_CMC2_SCHAN_MESSAGEr }, \
    { 0x00033064, "CMIC_CMC2_FSCHAN_ENABLE_PROGRAMMABLE_OPCODE", CMIC_CMC2_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr }, \
    { 0x00033068, "CMIC_CMC2_FSCHAN_STATUS", CMIC_CMC2_FSCHAN_STATUSr }, \
    { 0x0003306c, "CMIC_CMC2_FSCHAN_OPCODE", CMIC_CMC2_FSCHAN_OPCODEr }, \
    { 0x00033070, "CMIC_CMC2_FSCHAN_ADDRESS", CMIC_CMC2_FSCHAN_ADDRESSr }, \
    { 0x00033074, "CMIC_CMC2_FSCHAN_DATA32", CMIC_CMC2_FSCHAN_DATA32r }, \
    { 0x00033078, "CMIC_CMC2_FSCHAN_DATA64_LO", CMIC_CMC2_FSCHAN_DATA64_LOr }, \
    { 0x0003307c, "CMIC_CMC2_FSCHAN_DATA64_HI", CMIC_CMC2_FSCHAN_DATA64_HIr }, \
    { 0x00033080, "CMIC_CMC2_MIIM_PARAM", CMIC_CMC2_MIIM_PARAMr }, \
    { 0x00033084, "CMIC_CMC2_MIIM_READ_DATA", CMIC_CMC2_MIIM_READ_DATAr }, \
    { 0x00033088, "CMIC_CMC2_MIIM_ADDRESS", CMIC_CMC2_MIIM_ADDRESSr }, \
    { 0x0003308c, "CMIC_CMC2_MIIM_CTRL", CMIC_CMC2_MIIM_CTRLr }, \
    { 0x00033090, "CMIC_CMC2_MIIM_STAT", CMIC_CMC2_MIIM_STATr }, \
    { 0x00033140, "CMIC_CMC2_CH0_DMA_CTRL", CMIC_CMC2_CH0_DMA_CTRLr }, \
    { 0x00033144, "CMIC_CMC2_CH1_DMA_CTRL", CMIC_CMC2_CH1_DMA_CTRLr }, \
    { 0x00033148, "CMIC_CMC2_CH2_DMA_CTRL", CMIC_CMC2_CH2_DMA_CTRLr }, \
    { 0x0003314c, "CMIC_CMC2_CH3_DMA_CTRL", CMIC_CMC2_CH3_DMA_CTRLr }, \
    { 0x00033150, "CMIC_CMC2_DMA_STAT", CMIC_CMC2_DMA_STATr }, \
    { 0x00033158, "CMIC_CMC2_DMA_DESC0", CMIC_CMC2_DMA_DESC0r }, \
    { 0x0003315c, "CMIC_CMC2_DMA_DESC1", CMIC_CMC2_DMA_DESC1r }, \
    { 0x00033160, "CMIC_CMC2_DMA_DESC2", CMIC_CMC2_DMA_DESC2r }, \
    { 0x00033164, "CMIC_CMC2_DMA_DESC3", CMIC_CMC2_DMA_DESC3r }, \
    { 0x00033168, "CMIC_CMC2_CH0_COS_CTRL_RX_0", CMIC_CMC2_CH0_COS_CTRL_RX_0r }, \
    { 0x0003316c, "CMIC_CMC2_CH0_COS_CTRL_RX_1", CMIC_CMC2_CH0_COS_CTRL_RX_1r }, \
    { 0x00033170, "CMIC_CMC2_CH1_COS_CTRL_RX_0", CMIC_CMC2_CH1_COS_CTRL_RX_0r }, \
    { 0x00033174, "CMIC_CMC2_CH1_COS_CTRL_RX_1", CMIC_CMC2_CH1_COS_CTRL_RX_1r }, \
    { 0x00033178, "CMIC_CMC2_CH2_COS_CTRL_RX_0", CMIC_CMC2_CH2_COS_CTRL_RX_0r }, \
    { 0x0003317c, "CMIC_CMC2_CH2_COS_CTRL_RX_1", CMIC_CMC2_CH2_COS_CTRL_RX_1r }, \
    { 0x00033180, "CMIC_CMC2_CH3_COS_CTRL_RX_0", CMIC_CMC2_CH3_COS_CTRL_RX_0r }, \
    { 0x00033184, "CMIC_CMC2_CH3_COS_CTRL_RX_1", CMIC_CMC2_CH3_COS_CTRL_RX_1r }, \
    { 0x00033188, "CMIC_CMC2_DMA_CH0_INTR_COAL", CMIC_CMC2_DMA_CH0_INTR_COALr }, \
    { 0x0003318c, "CMIC_CMC2_DMA_CH1_INTR_COAL", CMIC_CMC2_DMA_CH1_INTR_COALr }, \
    { 0x00033190, "CMIC_CMC2_DMA_CH2_INTR_COAL", CMIC_CMC2_DMA_CH2_INTR_COALr }, \
    { 0x00033194, "CMIC_CMC2_DMA_CH3_INTR_COAL", CMIC_CMC2_DMA_CH3_INTR_COALr }, \
    { 0x00033198, "CMIC_CMC2_RXBUF_THRESHOLD_CONFIG", CMIC_CMC2_RXBUF_THRESHOLD_CONFIGr }, \
    { 0x0003319c, "CMIC_CMC2_PROGRAMMABLE_COS_MASK0", CMIC_CMC2_PROGRAMMABLE_COS_MASK0r }, \
    { 0x000331a0, "CMIC_CMC2_PROGRAMMABLE_COS_MASK1", CMIC_CMC2_PROGRAMMABLE_COS_MASK1r }, \
    { 0x000331a4, "CMIC_CMC2_DMA_STAT_CLR", CMIC_CMC2_DMA_STAT_CLRr }, \
    { 0x000331a8, "CMIC_CMC2_CH0_DMA_CURR_DESC", CMIC_CMC2_CH0_DMA_CURR_DESCr }, \
    { 0x000331ac, "CMIC_CMC2_CH1_DMA_CURR_DESC", CMIC_CMC2_CH1_DMA_CURR_DESCr }, \
    { 0x000331b0, "CMIC_CMC2_CH2_DMA_CURR_DESC", CMIC_CMC2_CH2_DMA_CURR_DESCr }, \
    { 0x000331b4, "CMIC_CMC2_CH3_DMA_CURR_DESC", CMIC_CMC2_CH3_DMA_CURR_DESCr }, \
    { 0x000331c0, "CMIC_CMC2_STAT_DMA_ADDR", CMIC_CMC2_STAT_DMA_ADDRr }, \
    { 0x000331c4, "CMIC_CMC2_STAT_DMA_CFG", CMIC_CMC2_STAT_DMA_CFGr }, \
    { 0x000331c8, "CMIC_CMC2_STAT_DMA_PORTS_0", CMIC_CMC2_STAT_DMA_PORTS_0r }, \
    { 0x000331cc, "CMIC_CMC2_STAT_DMA_PORTS_1", CMIC_CMC2_STAT_DMA_PORTS_1r }, \
    { 0x000331d0, "CMIC_CMC2_STAT_DMA_PORTS_2", CMIC_CMC2_STAT_DMA_PORTS_2r }, \
    { 0x000331d4, "CMIC_CMC2_STAT_DMA_CURRENT", CMIC_CMC2_STAT_DMA_CURRENTr }, \
    { 0x000331d8, "CMIC_CMC2_STAT_DMA_SBUS_START_ADDRESS", CMIC_CMC2_STAT_DMA_SBUS_START_ADDRESSr }, \
    { 0x000331dc, "CMIC_CMC2_STAT_DMA_STAT", CMIC_CMC2_STAT_DMA_STATr }, \
    { 0x00033200, "CMIC_CMC2_SLAM_DMA_PCIMEM_START_ADDR", CMIC_CMC2_SLAM_DMA_PCIMEM_START_ADDRr }, \
    { 0x00033204, "CMIC_CMC2_SLAM_DMA_SBUS_START_ADDR", CMIC_CMC2_SLAM_DMA_SBUS_START_ADDRr }, \
    { 0x00033208, "CMIC_CMC2_SLAM_DMA_ENTRY_COUNT", CMIC_CMC2_SLAM_DMA_ENTRY_COUNTr }, \
    { 0x0003320c, "CMIC_CMC2_SLAM_DMA_CFG", CMIC_CMC2_SLAM_DMA_CFGr }, \
    { 0x00033210, "CMIC_CMC2_SLAM_DMA_STAT", CMIC_CMC2_SLAM_DMA_STATr }, \
    { 0x00033214, "CMIC_CMC2_SLAM_DMA_CUR_ENTRY_SBUS_ADDR", CMIC_CMC2_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr }, \
    { 0x00033218, "CMIC_CMC2_SLAM_DMA_SBUS_CMD_CONFIG", CMIC_CMC2_SLAM_DMA_SBUS_CMD_CONFIGr }, \
    { 0x00033240, "CMIC_CMC2_TABLE_DMA_PCIMEM_START_ADDR", CMIC_CMC2_TABLE_DMA_PCIMEM_START_ADDRr }, \
    { 0x00033244, "CMIC_CMC2_TABLE_DMA_SBUS_START_ADDR", CMIC_CMC2_TABLE_DMA_SBUS_START_ADDRr }, \
    { 0x00033248, "CMIC_CMC2_TABLE_DMA_ENTRY_COUNT", CMIC_CMC2_TABLE_DMA_ENTRY_COUNTr }, \
    { 0x0003324c, "CMIC_CMC2_TABLE_DMA_CFG", CMIC_CMC2_TABLE_DMA_CFGr }, \
    { 0x00033250, "CMIC_CMC2_TABLE_DMA_STAT", CMIC_CMC2_TABLE_DMA_STATr }, \
    { 0x00033254, "CMIC_CMC2_TABLE_DMA_CUR_ENTRY_SBUS_ADDR", CMIC_CMC2_TABLE_DMA_CUR_ENTRY_SBUS_ADDRr }, \
    { 0x00033258, "CMIC_CMC2_TABLE_DMA_SBUS_CMD_CONFIG", CMIC_CMC2_TABLE_DMA_SBUS_CMD_CONFIGr }, \
    { 0x000332c0, "CMIC_CMC2_FIFO_CH0_RD_DMA_CFG", CMIC_CMC2_FIFO_CH0_RD_DMA_CFGr }, \
    { 0x000332c4, "CMIC_CMC2_FIFO_CH1_RD_DMA_CFG", CMIC_CMC2_FIFO_CH1_RD_DMA_CFGr }, \
    { 0x000332c8, "CMIC_CMC2_FIFO_CH2_RD_DMA_CFG", CMIC_CMC2_FIFO_CH2_RD_DMA_CFGr }, \
    { 0x000332cc, "CMIC_CMC2_FIFO_CH3_RD_DMA_CFG", CMIC_CMC2_FIFO_CH3_RD_DMA_CFGr }, \
    { 0x000332d0, "CMIC_CMC2_FIFO_CH0_RD_DMA_SBUS_START_ADDRESS", CMIC_CMC2_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr }, \
    { 0x000332d4, "CMIC_CMC2_FIFO_CH1_RD_DMA_SBUS_START_ADDRESS", CMIC_CMC2_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr }, \
    { 0x000332d8, "CMIC_CMC2_FIFO_CH2_RD_DMA_SBUS_START_ADDRESS", CMIC_CMC2_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr }, \
    { 0x000332dc, "CMIC_CMC2_FIFO_CH3_RD_DMA_SBUS_START_ADDRESS", CMIC_CMC2_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr }, \
    { 0x000332e0, "CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS", CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr }, \
    { 0x000332e4, "CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS", CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr }, \
    { 0x000332e8, "CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS", CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr }, \
    { 0x000332ec, "CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS", CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr }, \
    { 0x000332f0, "CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTR", CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr }, \
    { 0x000332f4, "CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTR", CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr }, \
    { 0x000332f8, "CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTR", CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTRr }, \
    { 0x000332fc, "CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTR", CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTRr }, \
    { 0x00033300, "CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTR", CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTRr }, \
    { 0x00033304, "CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTR", CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTRr }, \
    { 0x00033308, "CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTR", CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTRr }, \
    { 0x0003330c, "CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTR", CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTRr }, \
    { 0x00033354, "CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLD", CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr }, \
    { 0x00033358, "CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLD", CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr }, \
    { 0x0003335c, "CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLD", CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr }, \
    { 0x00033360, "CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLD", CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr }, \
    { 0x00033364, "CMIC_CMC2_FIFO_CH0_RD_DMA_STAT", CMIC_CMC2_FIFO_CH0_RD_DMA_STATr }, \
    { 0x00033368, "CMIC_CMC2_FIFO_CH1_RD_DMA_STAT", CMIC_CMC2_FIFO_CH1_RD_DMA_STATr }, \
    { 0x0003336c, "CMIC_CMC2_FIFO_CH2_RD_DMA_STAT", CMIC_CMC2_FIFO_CH2_RD_DMA_STATr }, \
    { 0x00033370, "CMIC_CMC2_FIFO_CH3_RD_DMA_STAT", CMIC_CMC2_FIFO_CH3_RD_DMA_STATr }, \
    { 0x00033374, "CMIC_CMC2_FIFO_CH0_RD_DMA_STAT_CLR", CMIC_CMC2_FIFO_CH0_RD_DMA_STAT_CLRr }, \
    { 0x00033378, "CMIC_CMC2_FIFO_CH1_RD_DMA_STAT_CLR", CMIC_CMC2_FIFO_CH1_RD_DMA_STAT_CLRr }, \
    { 0x0003337c, "CMIC_CMC2_FIFO_CH2_RD_DMA_STAT_CLR", CMIC_CMC2_FIFO_CH2_RD_DMA_STAT_CLRr }, \
    { 0x00033380, "CMIC_CMC2_FIFO_CH3_RD_DMA_STAT_CLR", CMIC_CMC2_FIFO_CH3_RD_DMA_STAT_CLRr }, \
    { 0x00033384, "CMIC_CMC2_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIG", CMIC_CMC2_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIGr }, \
    { 0x00033388, "CMIC_CMC2_FIFO_CH1_RD_DMA_SBUS_CMD_CONFIG", CMIC_CMC2_FIFO_CH1_RD_DMA_SBUS_CMD_CONFIGr }, \
    { 0x0003338c, "CMIC_CMC2_FIFO_CH2_RD_DMA_SBUS_CMD_CONFIG", CMIC_CMC2_FIFO_CH2_RD_DMA_SBUS_CMD_CONFIGr }, \
    { 0x00033390, "CMIC_CMC2_FIFO_CH3_RD_DMA_SBUS_CMD_CONFIG", CMIC_CMC2_FIFO_CH3_RD_DMA_SBUS_CMD_CONFIGr }, \
    { 0x00033394, "CMIC_CMC2_FIFO_RD_DMA_DEBUG", CMIC_CMC2_FIFO_RD_DMA_DEBUGr }, \
    { 0x000333a0, "CMIC_CMC2_CCM_DMA_HOST0_MEM_START_ADDR", CMIC_CMC2_CCM_DMA_HOST0_MEM_START_ADDRr }, \
    { 0x000333a4, "CMIC_CMC2_CCM_DMA_HOST1_MEM_START_ADDR", CMIC_CMC2_CCM_DMA_HOST1_MEM_START_ADDRr }, \
    { 0x000333a8, "CMIC_CMC2_CCM_DMA_ENTRY_COUNT", CMIC_CMC2_CCM_DMA_ENTRY_COUNTr }, \
    { 0x000333ac, "CMIC_CMC2_CCM_DMA_CFG", CMIC_CMC2_CCM_DMA_CFGr }, \
    { 0x000333b0, "CMIC_CMC2_CCM_DMA_STAT", CMIC_CMC2_CCM_DMA_STATr }, \
    { 0x000333b4, "CMIC_CMC2_CCM_DMA_CUR_HOST0_ADDR", CMIC_CMC2_CCM_DMA_CUR_HOST0_ADDRr }, \
    { 0x000333b8, "CMIC_CMC2_CCM_DMA_CUR_HOST1_ADDR", CMIC_CMC2_CCM_DMA_CUR_HOST1_ADDRr }, \
    { 0x00033400, "CMIC_CMC2_IRQ_STAT0", CMIC_CMC2_IRQ_STAT0r }, \
    { 0x00033404, "CMIC_CMC2_IRQ_STAT1", CMIC_CMC2_IRQ_STAT1r }, \
    { 0x00033408, "CMIC_CMC2_IRQ_STAT2", CMIC_CMC2_IRQ_STAT2r }, \
    { 0x0003340c, "CMIC_CMC2_IRQ_STAT3", CMIC_CMC2_IRQ_STAT3r }, \
    { 0x00033410, "CMIC_CMC2_IRQ_STAT4", CMIC_CMC2_IRQ_STAT4r }, \
    { 0x00033414, "CMIC_CMC2_PCIE_IRQ_MASK0", CMIC_CMC2_PCIE_IRQ_MASK0r }, \
    { 0x00033418, "CMIC_CMC2_PCIE_IRQ_MASK1", CMIC_CMC2_PCIE_IRQ_MASK1r }, \
    { 0x0003341c, "CMIC_CMC2_PCIE_IRQ_MASK2", CMIC_CMC2_PCIE_IRQ_MASK2r }, \
    { 0x00033420, "CMIC_CMC2_PCIE_IRQ_MASK3", CMIC_CMC2_PCIE_IRQ_MASK3r }, \
    { 0x00033424, "CMIC_CMC2_PCIE_IRQ_MASK4", CMIC_CMC2_PCIE_IRQ_MASK4r }, \
    { 0x00033428, "CMIC_CMC2_UC0_IRQ_MASK0", CMIC_CMC2_UC0_IRQ_MASK0r }, \
    { 0x0003342c, "CMIC_CMC2_UC0_IRQ_MASK1", CMIC_CMC2_UC0_IRQ_MASK1r }, \
    { 0x00033430, "CMIC_CMC2_UC0_IRQ_MASK2", CMIC_CMC2_UC0_IRQ_MASK2r }, \
    { 0x00033434, "CMIC_CMC2_UC0_IRQ_MASK3", CMIC_CMC2_UC0_IRQ_MASK3r }, \
    { 0x00033438, "CMIC_CMC2_UC0_IRQ_MASK4", CMIC_CMC2_UC0_IRQ_MASK4r }, \
    { 0x0003343c, "CMIC_CMC2_UC1_IRQ_MASK0", CMIC_CMC2_UC1_IRQ_MASK0r }, \
    { 0x00033440, "CMIC_CMC2_UC1_IRQ_MASK1", CMIC_CMC2_UC1_IRQ_MASK1r }, \
    { 0x00033444, "CMIC_CMC2_UC1_IRQ_MASK2", CMIC_CMC2_UC1_IRQ_MASK2r }, \
    { 0x00033448, "CMIC_CMC2_UC1_IRQ_MASK3", CMIC_CMC2_UC1_IRQ_MASK3r }, \
    { 0x0003344c, "CMIC_CMC2_UC1_IRQ_MASK4", CMIC_CMC2_UC1_IRQ_MASK4r }, \
    { 0x00033450, "CMIC_CMC2_RCPU_IRQ_MASK0", CMIC_CMC2_RCPU_IRQ_MASK0r }, \
    { 0x00033470, "CMIC_CMC2_PCIE_MISCEL", CMIC_CMC2_PCIE_MISCELr }, \
    { 0x00033474, "CMIC_CMC2_HOSTMEM_ADDR_REMAP_0", CMIC_CMC2_HOSTMEM_ADDR_REMAP_0r }, \
    { 0x00033478, "CMIC_CMC2_HOSTMEM_ADDR_REMAP_1", CMIC_CMC2_HOSTMEM_ADDR_REMAP_1r }, \
    { 0x0003347c, "CMIC_CMC2_HOSTMEM_ADDR_REMAP_2", CMIC_CMC2_HOSTMEM_ADDR_REMAP_2r }, \
    { 0x00033480, "CMIC_CMC2_PKT_COUNT_CH0_RXPKT", CMIC_CMC2_PKT_COUNT_CH0_RXPKTr }, \
    { 0x00033484, "CMIC_CMC2_PKT_COUNT_CH0_TXPKT", CMIC_CMC2_PKT_COUNT_CH0_TXPKTr }, \
    { 0x00033488, "CMIC_CMC2_PKT_COUNT_CH1_RXPKT", CMIC_CMC2_PKT_COUNT_CH1_RXPKTr }, \
    { 0x0003348c, "CMIC_CMC2_PKT_COUNT_CH1_TXPKT", CMIC_CMC2_PKT_COUNT_CH1_TXPKTr }, \
    { 0x00033490, "CMIC_CMC2_PKT_COUNT_CH2_RXPKT", CMIC_CMC2_PKT_COUNT_CH2_RXPKTr }, \
    { 0x00033494, "CMIC_CMC2_PKT_COUNT_CH2_TXPKT", CMIC_CMC2_PKT_COUNT_CH2_TXPKTr }, \
    { 0x00033498, "CMIC_CMC2_PKT_COUNT_CH3_RXPKT", CMIC_CMC2_PKT_COUNT_CH3_RXPKTr }, \
    { 0x0003349c, "CMIC_CMC2_PKT_COUNT_CH3_TXPKT", CMIC_CMC2_PKT_COUNT_CH3_TXPKTr }, \
    { 0x000334a0, "CMIC_CMC2_PKT_COUNT_RXPKT", CMIC_CMC2_PKT_COUNT_RXPKTr }, \
    { 0x000334a4, "CMIC_CMC2_PKT_COUNT_TXPKT", CMIC_CMC2_PKT_COUNT_TXPKTr }, \
    { 0x000334a8, "CMIC_CMC2_SW_INTR_CONFIG", CMIC_CMC2_SW_INTR_CONFIGr }, \
}

#define CMICM_OFFSET_MIN (0)
#define CMICM_OFFSET_MAX (0x000334a8)
#define NUM_CMICM_REGS (1340)

#define CMICM_BSPI_B0_CNTRL_OFFSET                   	(0x1690)
#define CMICM_BSPI_B0_STATUS_OFFSET                  	(0x168c)
#define CMICM_BSPI_B1_CNTRL_OFFSET                   	(0x1698)
#define CMICM_BSPI_B1_STATUS_OFFSET                  	(0x1694)
#define CMICM_BSPI_BUSY_STATUS_OFFSET                	(0x1684)
#define CMICM_BSPI_INTR_STATUS_OFFSET                	(0x1688)
#define CMICM_BSPI_MAST_N_BOOT_OFFSET                	(0x1680)
#define CMICM_COMMON_CONFIG_OFFSET                   	(0x10194)
#define CMICM_REVID_OFFSET                           	(0x10228)
#define CMIC_BS_CLK_CTRL_OFFSET                      	(0x10504)
#define CMIC_BS_CONFIG_OFFSET                        	(0x10500)
#define CMIC_BS_HEARTBEAT_CTRL_OFFSET                	(0x10508)
#define CMIC_BS_HEARTBEAT_DOWN_DURATION_OFFSET       	(0x10510)
#define CMIC_BS_HEARTBEAT_UP_DURATION_OFFSET         	(0x1050c)
#define CMIC_BS_INITIAL_CRC_OFFSET                   	(0x1052c)
#define CMIC_BS_INPUT_TIME_0_OFFSET                  	(0x10520)
#define CMIC_BS_INPUT_TIME_1_OFFSET                  	(0x10524)
#define CMIC_BS_INPUT_TIME_2_OFFSET                  	(0x10528)
#define CMIC_BS_OUTPUT_TIME_0_OFFSET                 	(0x10514)
#define CMIC_BS_OUTPUT_TIME_1_OFFSET                 	(0x10518)
#define CMIC_BS_OUTPUT_TIME_2_OFFSET                 	(0x1051c)
#define CMIC_BS_REF_CLK_GEN_CTRL_OFFSET              	(0x10474)
#define CMIC_CMC0_CCM_DMA_CFG_OFFSET                 	(0x313ac)
#define CMIC_CMC1_CCM_DMA_CFG_OFFSET                 	(0x323ac)
#define CMIC_CMC2_CCM_DMA_CFG_OFFSET                 	(0x333ac)
#define CMIC_CMCx_CCM_DMA_CFG_OFFSET(x)              	(0x313ac + (0x1000 * x))
#define CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDR_OFFSET      	(0x313b4)
#define CMIC_CMC1_CCM_DMA_CUR_HOST0_ADDR_OFFSET      	(0x323b4)
#define CMIC_CMC2_CCM_DMA_CUR_HOST0_ADDR_OFFSET      	(0x333b4)
#define CMIC_CMCx_CCM_DMA_CUR_HOST0_ADDR_OFFSET(x)   	(0x313b4 + (0x1000 * x))
#define CMIC_CMC0_CCM_DMA_CUR_HOST1_ADDR_OFFSET      	(0x313b8)
#define CMIC_CMC1_CCM_DMA_CUR_HOST1_ADDR_OFFSET      	(0x323b8)
#define CMIC_CMC2_CCM_DMA_CUR_HOST1_ADDR_OFFSET      	(0x333b8)
#define CMIC_CMCx_CCM_DMA_CUR_HOST1_ADDR_OFFSET(x)   	(0x313b8 + (0x1000 * x))
#define CMIC_CMC0_CCM_DMA_ENTRY_COUNT_OFFSET         	(0x313a8)
#define CMIC_CMC1_CCM_DMA_ENTRY_COUNT_OFFSET         	(0x323a8)
#define CMIC_CMC2_CCM_DMA_ENTRY_COUNT_OFFSET         	(0x333a8)
#define CMIC_CMCx_CCM_DMA_ENTRY_COUNT_OFFSET(x)      	(0x313a8 + (0x1000 * x))
#define CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_OFFSET	(0x313a0)
#define CMIC_CMC1_CCM_DMA_HOST0_MEM_START_ADDR_OFFSET	(0x323a0)
#define CMIC_CMC2_CCM_DMA_HOST0_MEM_START_ADDR_OFFSET	(0x333a0)
#define CMIC_CMCx_CCM_DMA_HOST0_MEM_START_ADDR_OFFSET(x)	(0x313a0 + (0x1000 * x))
#define CMIC_CMC0_CCM_DMA_HOST1_MEM_START_ADDR_OFFSET	(0x313a4)
#define CMIC_CMC1_CCM_DMA_HOST1_MEM_START_ADDR_OFFSET	(0x323a4)
#define CMIC_CMC2_CCM_DMA_HOST1_MEM_START_ADDR_OFFSET	(0x333a4)
#define CMIC_CMCx_CCM_DMA_HOST1_MEM_START_ADDR_OFFSET(x)	(0x313a4 + (0x1000 * x))
#define CMIC_CMC0_CCM_DMA_STAT_OFFSET                	(0x313b0)
#define CMIC_CMC1_CCM_DMA_STAT_OFFSET                	(0x323b0)
#define CMIC_CMC2_CCM_DMA_STAT_OFFSET                	(0x333b0)
#define CMIC_CMCx_CCM_DMA_STAT_OFFSET(x)             	(0x313b0 + (0x1000 * x))
#define CMIC_CMC0_CH0_COS_CTRL_RX_0_OFFSET           	(0x31168)
#define CMIC_CMC1_CH0_COS_CTRL_RX_0_OFFSET           	(0x32168)
#define CMIC_CMC2_CH0_COS_CTRL_RX_0_OFFSET           	(0x33168)
#define CMIC_CMCx_CH0_COS_CTRL_RX_0_OFFSET(x)        	(0x31168 + (0x1000 * x))
#define CMIC_CMC0_CH0_COS_CTRL_RX_1_OFFSET           	(0x3116c)
#define CMIC_CMC1_CH0_COS_CTRL_RX_1_OFFSET           	(0x3216c)
#define CMIC_CMC2_CH0_COS_CTRL_RX_1_OFFSET           	(0x3316c)
#define CMIC_CMCx_CH0_COS_CTRL_RX_1_OFFSET(x)        	(0x3116c + (0x1000 * x))
#define CMIC_CMC0_CH0_DMA_CTRL_OFFSET                	(0x31140)
#define CMIC_CMC1_CH0_DMA_CTRL_OFFSET                	(0x32140)
#define CMIC_CMC2_CH0_DMA_CTRL_OFFSET                	(0x33140)
#define CMIC_CMCx_CH0_DMA_CTRL_OFFSET(x)             	(0x31140 + (0x1000 * x))
#define CMIC_CMC0_CH0_DMA_CURR_DESC_OFFSET           	(0x311a8)
#define CMIC_CMC1_CH0_DMA_CURR_DESC_OFFSET           	(0x321a8)
#define CMIC_CMC2_CH0_DMA_CURR_DESC_OFFSET           	(0x331a8)
#define CMIC_CMCx_CH0_DMA_CURR_DESC_OFFSET(x)        	(0x311a8 + (0x1000 * x))
#define CMIC_CMC0_CH1_COS_CTRL_RX_0_OFFSET           	(0x31170)
#define CMIC_CMC1_CH1_COS_CTRL_RX_0_OFFSET           	(0x32170)
#define CMIC_CMC2_CH1_COS_CTRL_RX_0_OFFSET           	(0x33170)
#define CMIC_CMCx_CH1_COS_CTRL_RX_0_OFFSET(x)        	(0x31170 + (0x1000 * x))
#define CMIC_CMC0_CH1_COS_CTRL_RX_1_OFFSET           	(0x31174)
#define CMIC_CMC1_CH1_COS_CTRL_RX_1_OFFSET           	(0x32174)
#define CMIC_CMC2_CH1_COS_CTRL_RX_1_OFFSET           	(0x33174)
#define CMIC_CMCx_CH1_COS_CTRL_RX_1_OFFSET(x)        	(0x31174 + (0x1000 * x))
#define CMIC_CMC0_CH1_DMA_CTRL_OFFSET                	(0x31144)
#define CMIC_CMC1_CH1_DMA_CTRL_OFFSET                	(0x32144)
#define CMIC_CMC2_CH1_DMA_CTRL_OFFSET                	(0x33144)
#define CMIC_CMCx_CH1_DMA_CTRL_OFFSET(x)             	(0x31144 + (0x1000 * x))
#define CMIC_CMC0_CH1_DMA_CURR_DESC_OFFSET           	(0x311ac)
#define CMIC_CMC1_CH1_DMA_CURR_DESC_OFFSET           	(0x321ac)
#define CMIC_CMC2_CH1_DMA_CURR_DESC_OFFSET           	(0x331ac)
#define CMIC_CMCx_CH1_DMA_CURR_DESC_OFFSET(x)        	(0x311ac + (0x1000 * x))
#define CMIC_CMC0_CH2_COS_CTRL_RX_0_OFFSET           	(0x31178)
#define CMIC_CMC1_CH2_COS_CTRL_RX_0_OFFSET           	(0x32178)
#define CMIC_CMC2_CH2_COS_CTRL_RX_0_OFFSET           	(0x33178)
#define CMIC_CMCx_CH2_COS_CTRL_RX_0_OFFSET(x)        	(0x31178 + (0x1000 * x))
#define CMIC_CMC0_CH2_COS_CTRL_RX_1_OFFSET           	(0x3117c)
#define CMIC_CMC1_CH2_COS_CTRL_RX_1_OFFSET           	(0x3217c)
#define CMIC_CMC2_CH2_COS_CTRL_RX_1_OFFSET           	(0x3317c)
#define CMIC_CMCx_CH2_COS_CTRL_RX_1_OFFSET(x)        	(0x3117c + (0x1000 * x))
#define CMIC_CMC0_CH2_DMA_CTRL_OFFSET                	(0x31148)
#define CMIC_CMC1_CH2_DMA_CTRL_OFFSET                	(0x32148)
#define CMIC_CMC2_CH2_DMA_CTRL_OFFSET                	(0x33148)
#define CMIC_CMCx_CH2_DMA_CTRL_OFFSET(x)             	(0x31148 + (0x1000 * x))
#define CMIC_CMC0_CH2_DMA_CURR_DESC_OFFSET           	(0x311b0)
#define CMIC_CMC1_CH2_DMA_CURR_DESC_OFFSET           	(0x321b0)
#define CMIC_CMC2_CH2_DMA_CURR_DESC_OFFSET           	(0x331b0)
#define CMIC_CMCx_CH2_DMA_CURR_DESC_OFFSET(x)        	(0x311b0 + (0x1000 * x))
#define CMIC_CMC0_CH3_COS_CTRL_RX_0_OFFSET           	(0x31180)
#define CMIC_CMC1_CH3_COS_CTRL_RX_0_OFFSET           	(0x32180)
#define CMIC_CMC2_CH3_COS_CTRL_RX_0_OFFSET           	(0x33180)
#define CMIC_CMCx_CH3_COS_CTRL_RX_0_OFFSET(x)        	(0x31180 + (0x1000 * x))
#define CMIC_CMC0_CH3_COS_CTRL_RX_1_OFFSET           	(0x31184)
#define CMIC_CMC1_CH3_COS_CTRL_RX_1_OFFSET           	(0x32184)
#define CMIC_CMC2_CH3_COS_CTRL_RX_1_OFFSET           	(0x33184)
#define CMIC_CMCx_CH3_COS_CTRL_RX_1_OFFSET(x)        	(0x31184 + (0x1000 * x))
#define CMIC_CMC0_CH3_DMA_CTRL_OFFSET                	(0x3114c)
#define CMIC_CMC1_CH3_DMA_CTRL_OFFSET                	(0x3214c)
#define CMIC_CMC2_CH3_DMA_CTRL_OFFSET                	(0x3314c)
#define CMIC_CMCx_CH3_DMA_CTRL_OFFSET(x)             	(0x3114c + (0x1000 * x))
#define CMIC_CMC0_CH3_DMA_CURR_DESC_OFFSET           	(0x311b4)
#define CMIC_CMC1_CH3_DMA_CURR_DESC_OFFSET           	(0x321b4)
#define CMIC_CMC2_CH3_DMA_CURR_DESC_OFFSET           	(0x331b4)
#define CMIC_CMCx_CH3_DMA_CURR_DESC_OFFSET(x)        	(0x311b4 + (0x1000 * x))
#define CMIC_CMC0_DMA_CH0_INTR_COAL_OFFSET           	(0x31188)
#define CMIC_CMC1_DMA_CH0_INTR_COAL_OFFSET           	(0x32188)
#define CMIC_CMC2_DMA_CH0_INTR_COAL_OFFSET           	(0x33188)
#define CMIC_CMCx_DMA_CH0_INTR_COAL_OFFSET(x)        	(0x31188 + (0x1000 * x))
#define CMIC_CMC0_DMA_CH1_INTR_COAL_OFFSET           	(0x3118c)
#define CMIC_CMC1_DMA_CH1_INTR_COAL_OFFSET           	(0x3218c)
#define CMIC_CMC2_DMA_CH1_INTR_COAL_OFFSET           	(0x3318c)
#define CMIC_CMCx_DMA_CH1_INTR_COAL_OFFSET(x)        	(0x3118c + (0x1000 * x))
#define CMIC_CMC0_DMA_CH2_INTR_COAL_OFFSET           	(0x31190)
#define CMIC_CMC1_DMA_CH2_INTR_COAL_OFFSET           	(0x32190)
#define CMIC_CMC2_DMA_CH2_INTR_COAL_OFFSET           	(0x33190)
#define CMIC_CMCx_DMA_CH2_INTR_COAL_OFFSET(x)        	(0x31190 + (0x1000 * x))
#define CMIC_CMC0_DMA_CH3_INTR_COAL_OFFSET           	(0x31194)
#define CMIC_CMC1_DMA_CH3_INTR_COAL_OFFSET           	(0x32194)
#define CMIC_CMC2_DMA_CH3_INTR_COAL_OFFSET           	(0x33194)
#define CMIC_CMCx_DMA_CH3_INTR_COAL_OFFSET(x)        	(0x31194 + (0x1000 * x))
#define CMIC_CMC0_DMA_DESC0_OFFSET                   	(0x31158)
#define CMIC_CMC1_DMA_DESC0_OFFSET                   	(0x32158)
#define CMIC_CMC2_DMA_DESC0_OFFSET                   	(0x33158)
#define CMIC_CMCx_DMA_DESC0_OFFSET(x)                	(0x31158 + (0x1000 * x))
#define CMIC_CMC0_DMA_DESC1_OFFSET                   	(0x3115c)
#define CMIC_CMC1_DMA_DESC1_OFFSET                   	(0x3215c)
#define CMIC_CMC2_DMA_DESC1_OFFSET                   	(0x3315c)
#define CMIC_CMCx_DMA_DESC1_OFFSET(x)                	(0x3115c + (0x1000 * x))
#define CMIC_CMC0_DMA_DESC2_OFFSET                   	(0x31160)
#define CMIC_CMC1_DMA_DESC2_OFFSET                   	(0x32160)
#define CMIC_CMC2_DMA_DESC2_OFFSET                   	(0x33160)
#define CMIC_CMCx_DMA_DESC2_OFFSET(x)                	(0x31160 + (0x1000 * x))
#define CMIC_CMC0_DMA_DESC3_OFFSET                   	(0x31164)
#define CMIC_CMC1_DMA_DESC3_OFFSET                   	(0x32164)
#define CMIC_CMC2_DMA_DESC3_OFFSET                   	(0x33164)
#define CMIC_CMCx_DMA_DESC3_OFFSET(x)                	(0x31164 + (0x1000 * x))
#define CMIC_CMC0_DMA_STAT_OFFSET                    	(0x31150)
#define CMIC_CMC1_DMA_STAT_OFFSET                    	(0x32150)
#define CMIC_CMC2_DMA_STAT_OFFSET                    	(0x33150)
#define CMIC_CMCx_DMA_STAT_OFFSET(x)                 	(0x31150 + (0x1000 * x))
#define CMIC_CMC0_DMA_STAT_CLR_OFFSET                	(0x311a4)
#define CMIC_CMC1_DMA_STAT_CLR_OFFSET                	(0x321a4)
#define CMIC_CMC2_DMA_STAT_CLR_OFFSET                	(0x331a4)
#define CMIC_CMCx_DMA_STAT_CLR_OFFSET(x)             	(0x311a4 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH0_RD_DMA_CFG_OFFSET         	(0x312c0)
#define CMIC_CMC1_FIFO_CH0_RD_DMA_CFG_OFFSET         	(0x322c0)
#define CMIC_CMC2_FIFO_CH0_RD_DMA_CFG_OFFSET         	(0x332c0)
#define CMIC_CMCx_FIFO_CH0_RD_DMA_CFG_OFFSET(x)      	(0x312c0 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTR_OFFSET	(0x312f0)
#define CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTR_OFFSET	(0x322f0)
#define CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTR_OFFSET	(0x332f0)
#define CMIC_CMCx_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTR_OFFSET(x)	(0x312f0 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_OFFSET	(0x312e0)
#define CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_OFFSET	(0x322e0)
#define CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_OFFSET	(0x332e0)
#define CMIC_CMCx_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_OFFSET(x)	(0x312e0 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLD_OFFSET	(0x31354)
#define CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLD_OFFSET	(0x32354)
#define CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLD_OFFSET	(0x33354)
#define CMIC_CMCx_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLD_OFFSET(x)	(0x31354 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTR_OFFSET	(0x312f4)
#define CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTR_OFFSET	(0x322f4)
#define CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTR_OFFSET	(0x332f4)
#define CMIC_CMCx_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTR_OFFSET(x)	(0x312f4 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIG_OFFSET	(0x31384)
#define CMIC_CMC1_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIG_OFFSET	(0x32384)
#define CMIC_CMC2_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIG_OFFSET	(0x33384)
#define CMIC_CMCx_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIG_OFFSET(x)	(0x31384 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_START_ADDRESS_OFFSET	(0x312d0)
#define CMIC_CMC1_FIFO_CH0_RD_DMA_SBUS_START_ADDRESS_OFFSET	(0x322d0)
#define CMIC_CMC2_FIFO_CH0_RD_DMA_SBUS_START_ADDRESS_OFFSET	(0x332d0)
#define CMIC_CMCx_FIFO_CH0_RD_DMA_SBUS_START_ADDRESS_OFFSET(x)	(0x312d0 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_OFFSET        	(0x31364)
#define CMIC_CMC1_FIFO_CH0_RD_DMA_STAT_OFFSET        	(0x32364)
#define CMIC_CMC2_FIFO_CH0_RD_DMA_STAT_OFFSET        	(0x33364)
#define CMIC_CMCx_FIFO_CH0_RD_DMA_STAT_OFFSET(x)     	(0x31364 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLR_OFFSET    	(0x31374)
#define CMIC_CMC1_FIFO_CH0_RD_DMA_STAT_CLR_OFFSET    	(0x32374)
#define CMIC_CMC2_FIFO_CH0_RD_DMA_STAT_CLR_OFFSET    	(0x33374)
#define CMIC_CMCx_FIFO_CH0_RD_DMA_STAT_CLR_OFFSET(x) 	(0x31374 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH1_RD_DMA_CFG_OFFSET         	(0x312c4)
#define CMIC_CMC1_FIFO_CH1_RD_DMA_CFG_OFFSET         	(0x322c4)
#define CMIC_CMC2_FIFO_CH1_RD_DMA_CFG_OFFSET         	(0x332c4)
#define CMIC_CMCx_FIFO_CH1_RD_DMA_CFG_OFFSET(x)      	(0x312c4 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTR_OFFSET	(0x312f8)
#define CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTR_OFFSET	(0x322f8)
#define CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTR_OFFSET	(0x332f8)
#define CMIC_CMCx_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTR_OFFSET(x)	(0x312f8 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_OFFSET	(0x312e4)
#define CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_OFFSET	(0x322e4)
#define CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_OFFSET	(0x332e4)
#define CMIC_CMCx_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_OFFSET(x)	(0x312e4 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLD_OFFSET	(0x31358)
#define CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLD_OFFSET	(0x32358)
#define CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLD_OFFSET	(0x33358)
#define CMIC_CMCx_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLD_OFFSET(x)	(0x31358 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTR_OFFSET	(0x312fc)
#define CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTR_OFFSET	(0x322fc)
#define CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTR_OFFSET	(0x332fc)
#define CMIC_CMCx_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTR_OFFSET(x)	(0x312fc + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH1_RD_DMA_SBUS_CMD_CONFIG_OFFSET	(0x31388)
#define CMIC_CMC1_FIFO_CH1_RD_DMA_SBUS_CMD_CONFIG_OFFSET	(0x32388)
#define CMIC_CMC2_FIFO_CH1_RD_DMA_SBUS_CMD_CONFIG_OFFSET	(0x33388)
#define CMIC_CMCx_FIFO_CH1_RD_DMA_SBUS_CMD_CONFIG_OFFSET(x)	(0x31388 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH1_RD_DMA_SBUS_START_ADDRESS_OFFSET	(0x312d4)
#define CMIC_CMC1_FIFO_CH1_RD_DMA_SBUS_START_ADDRESS_OFFSET	(0x322d4)
#define CMIC_CMC2_FIFO_CH1_RD_DMA_SBUS_START_ADDRESS_OFFSET	(0x332d4)
#define CMIC_CMCx_FIFO_CH1_RD_DMA_SBUS_START_ADDRESS_OFFSET(x)	(0x312d4 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH1_RD_DMA_STAT_OFFSET        	(0x31368)
#define CMIC_CMC1_FIFO_CH1_RD_DMA_STAT_OFFSET        	(0x32368)
#define CMIC_CMC2_FIFO_CH1_RD_DMA_STAT_OFFSET        	(0x33368)
#define CMIC_CMCx_FIFO_CH1_RD_DMA_STAT_OFFSET(x)     	(0x31368 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH1_RD_DMA_STAT_CLR_OFFSET    	(0x31378)
#define CMIC_CMC1_FIFO_CH1_RD_DMA_STAT_CLR_OFFSET    	(0x32378)
#define CMIC_CMC2_FIFO_CH1_RD_DMA_STAT_CLR_OFFSET    	(0x33378)
#define CMIC_CMCx_FIFO_CH1_RD_DMA_STAT_CLR_OFFSET(x) 	(0x31378 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH2_RD_DMA_CFG_OFFSET         	(0x312c8)
#define CMIC_CMC1_FIFO_CH2_RD_DMA_CFG_OFFSET         	(0x322c8)
#define CMIC_CMC2_FIFO_CH2_RD_DMA_CFG_OFFSET         	(0x332c8)
#define CMIC_CMCx_FIFO_CH2_RD_DMA_CFG_OFFSET(x)      	(0x312c8 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTR_OFFSET	(0x31300)
#define CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTR_OFFSET	(0x32300)
#define CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTR_OFFSET	(0x33300)
#define CMIC_CMCx_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTR_OFFSET(x)	(0x31300 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_OFFSET	(0x312e8)
#define CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_OFFSET	(0x322e8)
#define CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_OFFSET	(0x332e8)
#define CMIC_CMCx_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_OFFSET(x)	(0x312e8 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLD_OFFSET	(0x3135c)
#define CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLD_OFFSET	(0x3235c)
#define CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLD_OFFSET	(0x3335c)
#define CMIC_CMCx_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLD_OFFSET(x)	(0x3135c + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTR_OFFSET	(0x31304)
#define CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTR_OFFSET	(0x32304)
#define CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTR_OFFSET	(0x33304)
#define CMIC_CMCx_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTR_OFFSET(x)	(0x31304 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH2_RD_DMA_SBUS_CMD_CONFIG_OFFSET	(0x3138c)
#define CMIC_CMC1_FIFO_CH2_RD_DMA_SBUS_CMD_CONFIG_OFFSET	(0x3238c)
#define CMIC_CMC2_FIFO_CH2_RD_DMA_SBUS_CMD_CONFIG_OFFSET	(0x3338c)
#define CMIC_CMCx_FIFO_CH2_RD_DMA_SBUS_CMD_CONFIG_OFFSET(x)	(0x3138c + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH2_RD_DMA_SBUS_START_ADDRESS_OFFSET	(0x312d8)
#define CMIC_CMC1_FIFO_CH2_RD_DMA_SBUS_START_ADDRESS_OFFSET	(0x322d8)
#define CMIC_CMC2_FIFO_CH2_RD_DMA_SBUS_START_ADDRESS_OFFSET	(0x332d8)
#define CMIC_CMCx_FIFO_CH2_RD_DMA_SBUS_START_ADDRESS_OFFSET(x)	(0x312d8 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH2_RD_DMA_STAT_OFFSET        	(0x3136c)
#define CMIC_CMC1_FIFO_CH2_RD_DMA_STAT_OFFSET        	(0x3236c)
#define CMIC_CMC2_FIFO_CH2_RD_DMA_STAT_OFFSET        	(0x3336c)
#define CMIC_CMCx_FIFO_CH2_RD_DMA_STAT_OFFSET(x)     	(0x3136c + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH2_RD_DMA_STAT_CLR_OFFSET    	(0x3137c)
#define CMIC_CMC1_FIFO_CH2_RD_DMA_STAT_CLR_OFFSET    	(0x3237c)
#define CMIC_CMC2_FIFO_CH2_RD_DMA_STAT_CLR_OFFSET    	(0x3337c)
#define CMIC_CMCx_FIFO_CH2_RD_DMA_STAT_CLR_OFFSET(x) 	(0x3137c + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH3_RD_DMA_CFG_OFFSET         	(0x312cc)
#define CMIC_CMC1_FIFO_CH3_RD_DMA_CFG_OFFSET         	(0x322cc)
#define CMIC_CMC2_FIFO_CH3_RD_DMA_CFG_OFFSET         	(0x332cc)
#define CMIC_CMCx_FIFO_CH3_RD_DMA_CFG_OFFSET(x)      	(0x312cc + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTR_OFFSET	(0x31308)
#define CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTR_OFFSET	(0x32308)
#define CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTR_OFFSET	(0x33308)
#define CMIC_CMCx_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTR_OFFSET(x)	(0x31308 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_OFFSET	(0x312ec)
#define CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_OFFSET	(0x322ec)
#define CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_OFFSET	(0x332ec)
#define CMIC_CMCx_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_OFFSET(x)	(0x312ec + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLD_OFFSET	(0x31360)
#define CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLD_OFFSET	(0x32360)
#define CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLD_OFFSET	(0x33360)
#define CMIC_CMCx_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLD_OFFSET(x)	(0x31360 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTR_OFFSET	(0x3130c)
#define CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTR_OFFSET	(0x3230c)
#define CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTR_OFFSET	(0x3330c)
#define CMIC_CMCx_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTR_OFFSET(x)	(0x3130c + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH3_RD_DMA_SBUS_CMD_CONFIG_OFFSET	(0x31390)
#define CMIC_CMC1_FIFO_CH3_RD_DMA_SBUS_CMD_CONFIG_OFFSET	(0x32390)
#define CMIC_CMC2_FIFO_CH3_RD_DMA_SBUS_CMD_CONFIG_OFFSET	(0x33390)
#define CMIC_CMCx_FIFO_CH3_RD_DMA_SBUS_CMD_CONFIG_OFFSET(x)	(0x31390 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH3_RD_DMA_SBUS_START_ADDRESS_OFFSET	(0x312dc)
#define CMIC_CMC1_FIFO_CH3_RD_DMA_SBUS_START_ADDRESS_OFFSET	(0x322dc)
#define CMIC_CMC2_FIFO_CH3_RD_DMA_SBUS_START_ADDRESS_OFFSET	(0x332dc)
#define CMIC_CMCx_FIFO_CH3_RD_DMA_SBUS_START_ADDRESS_OFFSET(x)	(0x312dc + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH3_RD_DMA_STAT_OFFSET        	(0x31370)
#define CMIC_CMC1_FIFO_CH3_RD_DMA_STAT_OFFSET        	(0x32370)
#define CMIC_CMC2_FIFO_CH3_RD_DMA_STAT_OFFSET        	(0x33370)
#define CMIC_CMCx_FIFO_CH3_RD_DMA_STAT_OFFSET(x)     	(0x31370 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH3_RD_DMA_STAT_CLR_OFFSET    	(0x31380)
#define CMIC_CMC1_FIFO_CH3_RD_DMA_STAT_CLR_OFFSET    	(0x32380)
#define CMIC_CMC2_FIFO_CH3_RD_DMA_STAT_CLR_OFFSET    	(0x33380)
#define CMIC_CMCx_FIFO_CH3_RD_DMA_STAT_CLR_OFFSET(x) 	(0x31380 + (0x1000 * x))
#define CMIC_CMC0_FIFO_RD_DMA_DEBUG_OFFSET           	(0x31394)
#define CMIC_CMC1_FIFO_RD_DMA_DEBUG_OFFSET           	(0x32394)
#define CMIC_CMC2_FIFO_RD_DMA_DEBUG_OFFSET           	(0x33394)
#define CMIC_CMCx_FIFO_RD_DMA_DEBUG_OFFSET(x)        	(0x31394 + (0x1000 * x))
#define CMIC_CMC0_FSCHAN_ADDRESS_OFFSET              	(0x31070)
#define CMIC_CMC1_FSCHAN_ADDRESS_OFFSET              	(0x32070)
#define CMIC_CMC2_FSCHAN_ADDRESS_OFFSET              	(0x33070)
#define CMIC_CMCx_FSCHAN_ADDRESS_OFFSET(x)           	(0x31070 + (0x1000 * x))
#define CMIC_CMC0_FSCHAN_DATA32_OFFSET               	(0x31074)
#define CMIC_CMC1_FSCHAN_DATA32_OFFSET               	(0x32074)
#define CMIC_CMC2_FSCHAN_DATA32_OFFSET               	(0x33074)
#define CMIC_CMCx_FSCHAN_DATA32_OFFSET(x)            	(0x31074 + (0x1000 * x))
#define CMIC_CMC0_FSCHAN_DATA64_HI_OFFSET            	(0x3107c)
#define CMIC_CMC1_FSCHAN_DATA64_HI_OFFSET            	(0x3207c)
#define CMIC_CMC2_FSCHAN_DATA64_HI_OFFSET            	(0x3307c)
#define CMIC_CMCx_FSCHAN_DATA64_HI_OFFSET(x)         	(0x3107c + (0x1000 * x))
#define CMIC_CMC0_FSCHAN_DATA64_LO_OFFSET            	(0x31078)
#define CMIC_CMC1_FSCHAN_DATA64_LO_OFFSET            	(0x32078)
#define CMIC_CMC2_FSCHAN_DATA64_LO_OFFSET            	(0x33078)
#define CMIC_CMCx_FSCHAN_DATA64_LO_OFFSET(x)         	(0x31078 + (0x1000 * x))
#define CMIC_CMC0_FSCHAN_ENABLE_PROGRAMMABLE_OPCODE_OFFSET	(0x31064)
#define CMIC_CMC1_FSCHAN_ENABLE_PROGRAMMABLE_OPCODE_OFFSET	(0x32064)
#define CMIC_CMC2_FSCHAN_ENABLE_PROGRAMMABLE_OPCODE_OFFSET	(0x33064)
#define CMIC_CMCx_FSCHAN_ENABLE_PROGRAMMABLE_OPCODE_OFFSET(x)	(0x31064 + (0x1000 * x))
#define CMIC_CMC0_FSCHAN_OPCODE_OFFSET               	(0x3106c)
#define CMIC_CMC1_FSCHAN_OPCODE_OFFSET               	(0x3206c)
#define CMIC_CMC2_FSCHAN_OPCODE_OFFSET               	(0x3306c)
#define CMIC_CMCx_FSCHAN_OPCODE_OFFSET(x)            	(0x3106c + (0x1000 * x))
#define CMIC_CMC0_FSCHAN_STATUS_OFFSET               	(0x31068)
#define CMIC_CMC1_FSCHAN_STATUS_OFFSET               	(0x32068)
#define CMIC_CMC2_FSCHAN_STATUS_OFFSET               	(0x33068)
#define CMIC_CMCx_FSCHAN_STATUS_OFFSET(x)            	(0x31068 + (0x1000 * x))
#define CMIC_CMC0_HOSTMEM_ADDR_REMAP_0_OFFSET        	(0x31474)
#define CMIC_CMC1_HOSTMEM_ADDR_REMAP_0_OFFSET        	(0x32474)
#define CMIC_CMC2_HOSTMEM_ADDR_REMAP_0_OFFSET        	(0x33474)
#define CMIC_CMCx_HOSTMEM_ADDR_REMAP_0_OFFSET(x)     	(0x31474 + (0x1000 * x))
#define CMIC_CMC0_HOSTMEM_ADDR_REMAP_1_OFFSET        	(0x31478)
#define CMIC_CMC1_HOSTMEM_ADDR_REMAP_1_OFFSET        	(0x32478)
#define CMIC_CMC2_HOSTMEM_ADDR_REMAP_1_OFFSET        	(0x33478)
#define CMIC_CMCx_HOSTMEM_ADDR_REMAP_1_OFFSET(x)     	(0x31478 + (0x1000 * x))
#define CMIC_CMC0_HOSTMEM_ADDR_REMAP_2_OFFSET        	(0x3147c)
#define CMIC_CMC1_HOSTMEM_ADDR_REMAP_2_OFFSET        	(0x3247c)
#define CMIC_CMC2_HOSTMEM_ADDR_REMAP_2_OFFSET        	(0x3347c)
#define CMIC_CMCx_HOSTMEM_ADDR_REMAP_2_OFFSET(x)     	(0x3147c + (0x1000 * x))
#define CMIC_CMC0_IRQ_STAT0_OFFSET                   	(0x31400)
#define CMIC_CMC1_IRQ_STAT0_OFFSET                   	(0x32400)
#define CMIC_CMC2_IRQ_STAT0_OFFSET                   	(0x33400)
#define CMIC_CMCx_IRQ_STAT0_OFFSET(x)                	(0x31400 + (0x1000 * x))
#define CMIC_CMC0_IRQ_STAT1_OFFSET                   	(0x31404)
#define CMIC_CMC1_IRQ_STAT1_OFFSET                   	(0x32404)
#define CMIC_CMC2_IRQ_STAT1_OFFSET                   	(0x33404)
#define CMIC_CMCx_IRQ_STAT1_OFFSET(x)                	(0x31404 + (0x1000 * x))
#define CMIC_CMC0_IRQ_STAT2_OFFSET                   	(0x31408)
#define CMIC_CMC1_IRQ_STAT2_OFFSET                   	(0x32408)
#define CMIC_CMC2_IRQ_STAT2_OFFSET                   	(0x33408)
#define CMIC_CMCx_IRQ_STAT2_OFFSET(x)                	(0x31408 + (0x1000 * x))
#define CMIC_CMC0_IRQ_STAT3_OFFSET                   	(0x3140c)
#define CMIC_CMC1_IRQ_STAT3_OFFSET                   	(0x3240c)
#define CMIC_CMC2_IRQ_STAT3_OFFSET                   	(0x3340c)
#define CMIC_CMCx_IRQ_STAT3_OFFSET(x)                	(0x3140c + (0x1000 * x))
#define CMIC_CMC0_IRQ_STAT4_OFFSET                   	(0x31410)
#define CMIC_CMC1_IRQ_STAT4_OFFSET                   	(0x32410)
#define CMIC_CMC2_IRQ_STAT4_OFFSET                   	(0x33410)
#define CMIC_CMCx_IRQ_STAT4_OFFSET(x)                	(0x31410 + (0x1000 * x))
#define CMIC_CMC0_MIIM_ADDRESS_OFFSET                	(0x31088)
#define CMIC_CMC1_MIIM_ADDRESS_OFFSET                	(0x32088)
#define CMIC_CMC2_MIIM_ADDRESS_OFFSET                	(0x33088)
#define CMIC_CMCx_MIIM_ADDRESS_OFFSET(x)             	(0x31088 + (0x1000 * x))
#define CMIC_CMC0_MIIM_CTRL_OFFSET                   	(0x3108c)
#define CMIC_CMC1_MIIM_CTRL_OFFSET                   	(0x3208c)
#define CMIC_CMC2_MIIM_CTRL_OFFSET                   	(0x3308c)
#define CMIC_CMCx_MIIM_CTRL_OFFSET(x)                	(0x3108c + (0x1000 * x))
#define CMIC_CMC0_MIIM_PARAM_OFFSET                  	(0x31080)
#define CMIC_CMC1_MIIM_PARAM_OFFSET                  	(0x32080)
#define CMIC_CMC2_MIIM_PARAM_OFFSET                  	(0x33080)
#define CMIC_CMCx_MIIM_PARAM_OFFSET(x)               	(0x31080 + (0x1000 * x))
#define CMIC_CMC0_MIIM_READ_DATA_OFFSET              	(0x31084)
#define CMIC_CMC1_MIIM_READ_DATA_OFFSET              	(0x32084)
#define CMIC_CMC2_MIIM_READ_DATA_OFFSET              	(0x33084)
#define CMIC_CMCx_MIIM_READ_DATA_OFFSET(x)           	(0x31084 + (0x1000 * x))
#define CMIC_CMC0_MIIM_STAT_OFFSET                   	(0x31090)
#define CMIC_CMC1_MIIM_STAT_OFFSET                   	(0x32090)
#define CMIC_CMC2_MIIM_STAT_OFFSET                   	(0x33090)
#define CMIC_CMCx_MIIM_STAT_OFFSET(x)                	(0x31090 + (0x1000 * x))
#define CMIC_CMC0_PCIE_IRQ_MASK0_OFFSET              	(0x31414)
#define CMIC_CMC1_PCIE_IRQ_MASK0_OFFSET              	(0x32414)
#define CMIC_CMC2_PCIE_IRQ_MASK0_OFFSET              	(0x33414)
#define CMIC_CMCx_PCIE_IRQ_MASK0_OFFSET(x)           	(0x31414 + (0x1000 * x))
#define CMIC_CMC0_PCIE_IRQ_MASK1_OFFSET              	(0x31418)
#define CMIC_CMC1_PCIE_IRQ_MASK1_OFFSET              	(0x32418)
#define CMIC_CMC2_PCIE_IRQ_MASK1_OFFSET              	(0x33418)
#define CMIC_CMCx_PCIE_IRQ_MASK1_OFFSET(x)           	(0x31418 + (0x1000 * x))
#define CMIC_CMC0_PCIE_IRQ_MASK2_OFFSET              	(0x3141c)
#define CMIC_CMC1_PCIE_IRQ_MASK2_OFFSET              	(0x3241c)
#define CMIC_CMC2_PCIE_IRQ_MASK2_OFFSET              	(0x3341c)
#define CMIC_CMCx_PCIE_IRQ_MASK2_OFFSET(x)           	(0x3141c + (0x1000 * x))
#define CMIC_CMC0_PCIE_IRQ_MASK3_OFFSET              	(0x31420)
#define CMIC_CMC1_PCIE_IRQ_MASK3_OFFSET              	(0x32420)
#define CMIC_CMC2_PCIE_IRQ_MASK3_OFFSET              	(0x33420)
#define CMIC_CMCx_PCIE_IRQ_MASK3_OFFSET(x)           	(0x31420 + (0x1000 * x))
#define CMIC_CMC0_PCIE_IRQ_MASK4_OFFSET              	(0x31424)
#define CMIC_CMC1_PCIE_IRQ_MASK4_OFFSET              	(0x32424)
#define CMIC_CMC2_PCIE_IRQ_MASK4_OFFSET              	(0x33424)
#define CMIC_CMCx_PCIE_IRQ_MASK4_OFFSET(x)           	(0x31424 + (0x1000 * x))
#define CMIC_CMC0_PCIE_MISCEL_OFFSET                 	(0x31470)
#define CMIC_CMC1_PCIE_MISCEL_OFFSET                 	(0x32470)
#define CMIC_CMC2_PCIE_MISCEL_OFFSET                 	(0x33470)
#define CMIC_CMCx_PCIE_MISCEL_OFFSET(x)              	(0x31470 + (0x1000 * x))
#define CMIC_CMC0_PKT_COUNT_CH0_RXPKT_OFFSET         	(0x31480)
#define CMIC_CMC1_PKT_COUNT_CH0_RXPKT_OFFSET         	(0x32480)
#define CMIC_CMC2_PKT_COUNT_CH0_RXPKT_OFFSET         	(0x33480)
#define CMIC_CMCx_PKT_COUNT_CH0_RXPKT_OFFSET(x)      	(0x31480 + (0x1000 * x))
#define CMIC_CMC0_PKT_COUNT_CH0_TXPKT_OFFSET         	(0x31484)
#define CMIC_CMC1_PKT_COUNT_CH0_TXPKT_OFFSET         	(0x32484)
#define CMIC_CMC2_PKT_COUNT_CH0_TXPKT_OFFSET         	(0x33484)
#define CMIC_CMCx_PKT_COUNT_CH0_TXPKT_OFFSET(x)      	(0x31484 + (0x1000 * x))
#define CMIC_CMC0_PKT_COUNT_CH1_RXPKT_OFFSET         	(0x31488)
#define CMIC_CMC1_PKT_COUNT_CH1_RXPKT_OFFSET         	(0x32488)
#define CMIC_CMC2_PKT_COUNT_CH1_RXPKT_OFFSET         	(0x33488)
#define CMIC_CMCx_PKT_COUNT_CH1_RXPKT_OFFSET(x)      	(0x31488 + (0x1000 * x))
#define CMIC_CMC0_PKT_COUNT_CH1_TXPKT_OFFSET         	(0x3148c)
#define CMIC_CMC1_PKT_COUNT_CH1_TXPKT_OFFSET         	(0x3248c)
#define CMIC_CMC2_PKT_COUNT_CH1_TXPKT_OFFSET         	(0x3348c)
#define CMIC_CMCx_PKT_COUNT_CH1_TXPKT_OFFSET(x)      	(0x3148c + (0x1000 * x))
#define CMIC_CMC0_PKT_COUNT_CH2_RXPKT_OFFSET         	(0x31490)
#define CMIC_CMC1_PKT_COUNT_CH2_RXPKT_OFFSET         	(0x32490)
#define CMIC_CMC2_PKT_COUNT_CH2_RXPKT_OFFSET         	(0x33490)
#define CMIC_CMCx_PKT_COUNT_CH2_RXPKT_OFFSET(x)      	(0x31490 + (0x1000 * x))
#define CMIC_CMC0_PKT_COUNT_CH2_TXPKT_OFFSET         	(0x31494)
#define CMIC_CMC1_PKT_COUNT_CH2_TXPKT_OFFSET         	(0x32494)
#define CMIC_CMC2_PKT_COUNT_CH2_TXPKT_OFFSET         	(0x33494)
#define CMIC_CMCx_PKT_COUNT_CH2_TXPKT_OFFSET(x)      	(0x31494 + (0x1000 * x))
#define CMIC_CMC0_PKT_COUNT_CH3_RXPKT_OFFSET         	(0x31498)
#define CMIC_CMC1_PKT_COUNT_CH3_RXPKT_OFFSET         	(0x32498)
#define CMIC_CMC2_PKT_COUNT_CH3_RXPKT_OFFSET         	(0x33498)
#define CMIC_CMCx_PKT_COUNT_CH3_RXPKT_OFFSET(x)      	(0x31498 + (0x1000 * x))
#define CMIC_CMC0_PKT_COUNT_CH3_TXPKT_OFFSET         	(0x3149c)
#define CMIC_CMC1_PKT_COUNT_CH3_TXPKT_OFFSET         	(0x3249c)
#define CMIC_CMC2_PKT_COUNT_CH3_TXPKT_OFFSET         	(0x3349c)
#define CMIC_CMCx_PKT_COUNT_CH3_TXPKT_OFFSET(x)      	(0x3149c + (0x1000 * x))
#define CMIC_CMC0_PKT_COUNT_RXPKT_OFFSET             	(0x314a0)
#define CMIC_CMC1_PKT_COUNT_RXPKT_OFFSET             	(0x324a0)
#define CMIC_CMC2_PKT_COUNT_RXPKT_OFFSET             	(0x334a0)
#define CMIC_CMCx_PKT_COUNT_RXPKT_OFFSET(x)          	(0x314a0 + (0x1000 * x))
#define CMIC_CMC0_PKT_COUNT_TXPKT_OFFSET             	(0x314a4)
#define CMIC_CMC1_PKT_COUNT_TXPKT_OFFSET             	(0x324a4)
#define CMIC_CMC2_PKT_COUNT_TXPKT_OFFSET             	(0x334a4)
#define CMIC_CMCx_PKT_COUNT_TXPKT_OFFSET(x)          	(0x314a4 + (0x1000 * x))
#define CMIC_CMC0_PROGRAMMABLE_COS_MASK0_OFFSET      	(0x3119c)
#define CMIC_CMC1_PROGRAMMABLE_COS_MASK0_OFFSET      	(0x3219c)
#define CMIC_CMC2_PROGRAMMABLE_COS_MASK0_OFFSET      	(0x3319c)
#define CMIC_CMCx_PROGRAMMABLE_COS_MASK0_OFFSET(x)   	(0x3119c + (0x1000 * x))
#define CMIC_CMC0_PROGRAMMABLE_COS_MASK1_OFFSET      	(0x311a0)
#define CMIC_CMC1_PROGRAMMABLE_COS_MASK1_OFFSET      	(0x321a0)
#define CMIC_CMC2_PROGRAMMABLE_COS_MASK1_OFFSET      	(0x331a0)
#define CMIC_CMCx_PROGRAMMABLE_COS_MASK1_OFFSET(x)   	(0x311a0 + (0x1000 * x))
#define CMIC_CMC0_RCPU_IRQ_MASK0_OFFSET              	(0x31450)
#define CMIC_CMC1_RCPU_IRQ_MASK0_OFFSET              	(0x32450)
#define CMIC_CMC2_RCPU_IRQ_MASK0_OFFSET              	(0x33450)
#define CMIC_CMCx_RCPU_IRQ_MASK0_OFFSET(x)           	(0x31450 + (0x1000 * x))
#define CMIC_CMC0_RXBUF_THRESHOLD_CONFIG_OFFSET      	(0x31198)
#define CMIC_CMC1_RXBUF_THRESHOLD_CONFIG_OFFSET      	(0x32198)
#define CMIC_CMC2_RXBUF_THRESHOLD_CONFIG_OFFSET      	(0x33198)
#define CMIC_CMCx_RXBUF_THRESHOLD_CONFIG_OFFSET(x)   	(0x31198 + (0x1000 * x))
#define CMIC_CMC0_SCHAN_ACK_DATA_BEAT_COUNT_OFFSET   	(0x31004)
#define CMIC_CMC1_SCHAN_ACK_DATA_BEAT_COUNT_OFFSET   	(0x32004)
#define CMIC_CMC2_SCHAN_ACK_DATA_BEAT_COUNT_OFFSET   	(0x33004)
#define CMIC_CMCx_SCHAN_ACK_DATA_BEAT_COUNT_OFFSET(x)	(0x31004 + (0x1000 * x))
#define CMIC_CMC0_SCHAN_CTRL_OFFSET                  	(0x31000)
#define CMIC_CMC1_SCHAN_CTRL_OFFSET                  	(0x32000)
#define CMIC_CMC2_SCHAN_CTRL_OFFSET                  	(0x33000)
#define CMIC_CMCx_SCHAN_CTRL_OFFSET(x)               	(0x31000 + (0x1000 * x))
#define CMIC_CMC0_SCHAN_ERR_OFFSET                   	(0x31008)
#define CMIC_CMC1_SCHAN_ERR_OFFSET                   	(0x32008)
#define CMIC_CMC2_SCHAN_ERR_OFFSET                   	(0x33008)
#define CMIC_CMCx_SCHAN_ERR_OFFSET(x)                	(0x31008 + (0x1000 * x))
#define CMIC_CMC0_SCHAN_MESSAGE_OFFSET               	(0x3100c)
#define CMIC_CMC1_SCHAN_MESSAGE_OFFSET               	(0x3200c)
#define CMIC_CMC2_SCHAN_MESSAGE_OFFSET               	(0x3300c)
#define CMIC_CMCx_SCHAN_MESSAGE_OFFSET(x)            	(0x3100c + (0x1000 * x))
#define CMIC_CMC0_SLAM_DMA_CFG_OFFSET                	(0x3120c)
#define CMIC_CMC1_SLAM_DMA_CFG_OFFSET                	(0x3220c)
#define CMIC_CMC2_SLAM_DMA_CFG_OFFSET                	(0x3320c)
#define CMIC_CMCx_SLAM_DMA_CFG_OFFSET(x)             	(0x3120c + (0x1000 * x))
#define CMIC_CMC0_SLAM_DMA_CUR_ENTRY_SBUS_ADDR_OFFSET	(0x31214)
#define CMIC_CMC1_SLAM_DMA_CUR_ENTRY_SBUS_ADDR_OFFSET	(0x32214)
#define CMIC_CMC2_SLAM_DMA_CUR_ENTRY_SBUS_ADDR_OFFSET	(0x33214)
#define CMIC_CMCx_SLAM_DMA_CUR_ENTRY_SBUS_ADDR_OFFSET(x)	(0x31214 + (0x1000 * x))
#define CMIC_CMC0_SLAM_DMA_ENTRY_COUNT_OFFSET        	(0x31208)
#define CMIC_CMC1_SLAM_DMA_ENTRY_COUNT_OFFSET        	(0x32208)
#define CMIC_CMC2_SLAM_DMA_ENTRY_COUNT_OFFSET        	(0x33208)
#define CMIC_CMCx_SLAM_DMA_ENTRY_COUNT_OFFSET(x)     	(0x31208 + (0x1000 * x))
#define CMIC_CMC0_SLAM_DMA_PCIMEM_START_ADDR_OFFSET  	(0x31200)
#define CMIC_CMC1_SLAM_DMA_PCIMEM_START_ADDR_OFFSET  	(0x32200)
#define CMIC_CMC2_SLAM_DMA_PCIMEM_START_ADDR_OFFSET  	(0x33200)
#define CMIC_CMCx_SLAM_DMA_PCIMEM_START_ADDR_OFFSET(x)	(0x31200 + (0x1000 * x))
#define CMIC_CMC0_SLAM_DMA_SBUS_CMD_CONFIG_OFFSET    	(0x31218)
#define CMIC_CMC1_SLAM_DMA_SBUS_CMD_CONFIG_OFFSET    	(0x32218)
#define CMIC_CMC2_SLAM_DMA_SBUS_CMD_CONFIG_OFFSET    	(0x33218)
#define CMIC_CMCx_SLAM_DMA_SBUS_CMD_CONFIG_OFFSET(x) 	(0x31218 + (0x1000 * x))
#define CMIC_CMC0_SLAM_DMA_SBUS_START_ADDR_OFFSET    	(0x31204)
#define CMIC_CMC1_SLAM_DMA_SBUS_START_ADDR_OFFSET    	(0x32204)
#define CMIC_CMC2_SLAM_DMA_SBUS_START_ADDR_OFFSET    	(0x33204)
#define CMIC_CMCx_SLAM_DMA_SBUS_START_ADDR_OFFSET(x) 	(0x31204 + (0x1000 * x))
#define CMIC_CMC0_SLAM_DMA_STAT_OFFSET               	(0x31210)
#define CMIC_CMC1_SLAM_DMA_STAT_OFFSET               	(0x32210)
#define CMIC_CMC2_SLAM_DMA_STAT_OFFSET               	(0x33210)
#define CMIC_CMCx_SLAM_DMA_STAT_OFFSET(x)            	(0x31210 + (0x1000 * x))
#define CMIC_CMC0_STAT_DMA_ADDR_OFFSET               	(0x311c0)
#define CMIC_CMC1_STAT_DMA_ADDR_OFFSET               	(0x321c0)
#define CMIC_CMC2_STAT_DMA_ADDR_OFFSET               	(0x331c0)
#define CMIC_CMCx_STAT_DMA_ADDR_OFFSET(x)            	(0x311c0 + (0x1000 * x))
#define CMIC_CMC0_STAT_DMA_CFG_OFFSET                	(0x311c4)
#define CMIC_CMC1_STAT_DMA_CFG_OFFSET                	(0x321c4)
#define CMIC_CMC2_STAT_DMA_CFG_OFFSET                	(0x331c4)
#define CMIC_CMCx_STAT_DMA_CFG_OFFSET(x)             	(0x311c4 + (0x1000 * x))
#define CMIC_CMC0_STAT_DMA_CURRENT_OFFSET            	(0x311d4)
#define CMIC_CMC1_STAT_DMA_CURRENT_OFFSET            	(0x321d4)
#define CMIC_CMC2_STAT_DMA_CURRENT_OFFSET            	(0x331d4)
#define CMIC_CMCx_STAT_DMA_CURRENT_OFFSET(x)         	(0x311d4 + (0x1000 * x))
#define CMIC_CMC0_STAT_DMA_PORTS_0_OFFSET            	(0x311c8)
#define CMIC_CMC1_STAT_DMA_PORTS_0_OFFSET            	(0x321c8)
#define CMIC_CMC2_STAT_DMA_PORTS_0_OFFSET            	(0x331c8)
#define CMIC_CMCx_STAT_DMA_PORTS_0_OFFSET(x)         	(0x311c8 + (0x1000 * x))
#define CMIC_CMC0_STAT_DMA_PORTS_1_OFFSET            	(0x311cc)
#define CMIC_CMC1_STAT_DMA_PORTS_1_OFFSET            	(0x321cc)
#define CMIC_CMC2_STAT_DMA_PORTS_1_OFFSET            	(0x331cc)
#define CMIC_CMCx_STAT_DMA_PORTS_1_OFFSET(x)         	(0x311cc + (0x1000 * x))
#define CMIC_CMC0_STAT_DMA_PORTS_2_OFFSET            	(0x311d0)
#define CMIC_CMC1_STAT_DMA_PORTS_2_OFFSET            	(0x321d0)
#define CMIC_CMC2_STAT_DMA_PORTS_2_OFFSET            	(0x331d0)
#define CMIC_CMCx_STAT_DMA_PORTS_2_OFFSET(x)         	(0x311d0 + (0x1000 * x))
#define CMIC_CMC0_STAT_DMA_SBUS_START_ADDRESS_OFFSET 	(0x311d8)
#define CMIC_CMC1_STAT_DMA_SBUS_START_ADDRESS_OFFSET 	(0x321d8)
#define CMIC_CMC2_STAT_DMA_SBUS_START_ADDRESS_OFFSET 	(0x331d8)
#define CMIC_CMCx_STAT_DMA_SBUS_START_ADDRESS_OFFSET(x)	(0x311d8 + (0x1000 * x))
#define CMIC_CMC0_STAT_DMA_STAT_OFFSET               	(0x311dc)
#define CMIC_CMC1_STAT_DMA_STAT_OFFSET               	(0x321dc)
#define CMIC_CMC2_STAT_DMA_STAT_OFFSET               	(0x331dc)
#define CMIC_CMCx_STAT_DMA_STAT_OFFSET(x)            	(0x311dc + (0x1000 * x))
#define CMIC_CMC0_SW_INTR_CONFIG_OFFSET              	(0x314a8)
#define CMIC_CMC1_SW_INTR_CONFIG_OFFSET              	(0x324a8)
#define CMIC_CMC2_SW_INTR_CONFIG_OFFSET              	(0x334a8)
#define CMIC_CMCx_SW_INTR_CONFIG_OFFSET(x)           	(0x314a8 + (0x1000 * x))
#define CMIC_CMC0_TABLE_DMA_CFG_OFFSET               	(0x3124c)
#define CMIC_CMC1_TABLE_DMA_CFG_OFFSET               	(0x3224c)
#define CMIC_CMC2_TABLE_DMA_CFG_OFFSET               	(0x3324c)
#define CMIC_CMCx_TABLE_DMA_CFG_OFFSET(x)            	(0x3124c + (0x1000 * x))
#define CMIC_CMC0_TABLE_DMA_CUR_ENTRY_SBUS_ADDR_OFFSET	(0x31254)
#define CMIC_CMC1_TABLE_DMA_CUR_ENTRY_SBUS_ADDR_OFFSET	(0x32254)
#define CMIC_CMC2_TABLE_DMA_CUR_ENTRY_SBUS_ADDR_OFFSET	(0x33254)
#define CMIC_CMCx_TABLE_DMA_CUR_ENTRY_SBUS_ADDR_OFFSET(x)	(0x31254 + (0x1000 * x))
#define CMIC_CMC0_TABLE_DMA_ENTRY_COUNT_OFFSET       	(0x31248)
#define CMIC_CMC1_TABLE_DMA_ENTRY_COUNT_OFFSET       	(0x32248)
#define CMIC_CMC2_TABLE_DMA_ENTRY_COUNT_OFFSET       	(0x33248)
#define CMIC_CMCx_TABLE_DMA_ENTRY_COUNT_OFFSET(x)    	(0x31248 + (0x1000 * x))
#define CMIC_CMC0_TABLE_DMA_PCIMEM_START_ADDR_OFFSET 	(0x31240)
#define CMIC_CMC1_TABLE_DMA_PCIMEM_START_ADDR_OFFSET 	(0x32240)
#define CMIC_CMC2_TABLE_DMA_PCIMEM_START_ADDR_OFFSET 	(0x33240)
#define CMIC_CMCx_TABLE_DMA_PCIMEM_START_ADDR_OFFSET(x)	(0x31240 + (0x1000 * x))
#define CMIC_CMC0_TABLE_DMA_SBUS_CMD_CONFIG_OFFSET   	(0x31258)
#define CMIC_CMC1_TABLE_DMA_SBUS_CMD_CONFIG_OFFSET   	(0x32258)
#define CMIC_CMC2_TABLE_DMA_SBUS_CMD_CONFIG_OFFSET   	(0x33258)
#define CMIC_CMCx_TABLE_DMA_SBUS_CMD_CONFIG_OFFSET(x)	(0x31258 + (0x1000 * x))
#define CMIC_CMC0_TABLE_DMA_SBUS_START_ADDR_OFFSET   	(0x31244)
#define CMIC_CMC1_TABLE_DMA_SBUS_START_ADDR_OFFSET   	(0x32244)
#define CMIC_CMC2_TABLE_DMA_SBUS_START_ADDR_OFFSET   	(0x33244)
#define CMIC_CMCx_TABLE_DMA_SBUS_START_ADDR_OFFSET(x)	(0x31244 + (0x1000 * x))
#define CMIC_CMC0_TABLE_DMA_STAT_OFFSET              	(0x31250)
#define CMIC_CMC1_TABLE_DMA_STAT_OFFSET              	(0x32250)
#define CMIC_CMC2_TABLE_DMA_STAT_OFFSET              	(0x33250)
#define CMIC_CMCx_TABLE_DMA_STAT_OFFSET(x)           	(0x31250 + (0x1000 * x))
#define CMIC_CMC0_UC0_IRQ_MASK0_OFFSET               	(0x31428)
#define CMIC_CMC1_UC0_IRQ_MASK0_OFFSET               	(0x32428)
#define CMIC_CMC2_UC0_IRQ_MASK0_OFFSET               	(0x33428)
#define CMIC_CMCx_UC0_IRQ_MASK0_OFFSET(x)            	(0x31428 + (0x1000 * x))
#define CMIC_CMC0_UC0_IRQ_MASK1_OFFSET               	(0x3142c)
#define CMIC_CMC1_UC0_IRQ_MASK1_OFFSET               	(0x3242c)
#define CMIC_CMC2_UC0_IRQ_MASK1_OFFSET               	(0x3342c)
#define CMIC_CMCx_UC0_IRQ_MASK1_OFFSET(x)            	(0x3142c + (0x1000 * x))
#define CMIC_CMC0_UC0_IRQ_MASK2_OFFSET               	(0x31430)
#define CMIC_CMC1_UC0_IRQ_MASK2_OFFSET               	(0x32430)
#define CMIC_CMC2_UC0_IRQ_MASK2_OFFSET               	(0x33430)
#define CMIC_CMCx_UC0_IRQ_MASK2_OFFSET(x)            	(0x31430 + (0x1000 * x))
#define CMIC_CMC0_UC0_IRQ_MASK3_OFFSET               	(0x31434)
#define CMIC_CMC1_UC0_IRQ_MASK3_OFFSET               	(0x32434)
#define CMIC_CMC2_UC0_IRQ_MASK3_OFFSET               	(0x33434)
#define CMIC_CMCx_UC0_IRQ_MASK3_OFFSET(x)            	(0x31434 + (0x1000 * x))
#define CMIC_CMC0_UC0_IRQ_MASK4_OFFSET               	(0x31438)
#define CMIC_CMC1_UC0_IRQ_MASK4_OFFSET               	(0x32438)
#define CMIC_CMC2_UC0_IRQ_MASK4_OFFSET               	(0x33438)
#define CMIC_CMCx_UC0_IRQ_MASK4_OFFSET(x)            	(0x31438 + (0x1000 * x))
#define CMIC_CMC0_UC1_IRQ_MASK0_OFFSET               	(0x3143c)
#define CMIC_CMC1_UC1_IRQ_MASK0_OFFSET               	(0x3243c)
#define CMIC_CMC2_UC1_IRQ_MASK0_OFFSET               	(0x3343c)
#define CMIC_CMCx_UC1_IRQ_MASK0_OFFSET(x)            	(0x3143c + (0x1000 * x))
#define CMIC_CMC0_UC1_IRQ_MASK1_OFFSET               	(0x31440)
#define CMIC_CMC1_UC1_IRQ_MASK1_OFFSET               	(0x32440)
#define CMIC_CMC2_UC1_IRQ_MASK1_OFFSET               	(0x33440)
#define CMIC_CMCx_UC1_IRQ_MASK1_OFFSET(x)            	(0x31440 + (0x1000 * x))
#define CMIC_CMC0_UC1_IRQ_MASK2_OFFSET               	(0x31444)
#define CMIC_CMC1_UC1_IRQ_MASK2_OFFSET               	(0x32444)
#define CMIC_CMC2_UC1_IRQ_MASK2_OFFSET               	(0x33444)
#define CMIC_CMCx_UC1_IRQ_MASK2_OFFSET(x)            	(0x31444 + (0x1000 * x))
#define CMIC_CMC0_UC1_IRQ_MASK3_OFFSET               	(0x31448)
#define CMIC_CMC1_UC1_IRQ_MASK3_OFFSET               	(0x32448)
#define CMIC_CMC2_UC1_IRQ_MASK3_OFFSET               	(0x33448)
#define CMIC_CMCx_UC1_IRQ_MASK3_OFFSET(x)            	(0x31448 + (0x1000 * x))
#define CMIC_CMC0_UC1_IRQ_MASK4_OFFSET               	(0x3144c)
#define CMIC_CMC1_UC1_IRQ_MASK4_OFFSET               	(0x3244c)
#define CMIC_CMC2_UC1_IRQ_MASK4_OFFSET               	(0x3344c)
#define CMIC_CMCx_UC1_IRQ_MASK4_OFFSET(x)            	(0x3144c + (0x1000 * x))
#define CMIC_COMMON_BSPI_BIGENDIAN_OFFSET            	(0x10238)
#define CMIC_COMMON_I2C_PIO_ENDIANESS_OFFSET         	(0x101fc)
#define CMIC_COMMON_MIIM_ADDRESS_OFFSET              	(0x10088)
#define CMIC_COMMON_MIIM_CTRL_OFFSET                 	(0x1008c)
#define CMIC_COMMON_MIIM_PARAM_OFFSET                	(0x10080)
#define CMIC_COMMON_MIIM_READ_DATA_OFFSET            	(0x10084)
#define CMIC_COMMON_MIIM_STAT_OFFSET                 	(0x10090)
#define CMIC_COMMON_PCIE_PIO_ENDIANESS_OFFSET        	(0x101ec)
#define CMIC_COMMON_RPE_PIO_ENDIANESS_OFFSET         	(0x10200)
#define CMIC_COMMON_SCHAN_ACK_DATA_BEAT_COUNT_OFFSET 	(0x10004)
#define CMIC_COMMON_SCHAN_CTRL_OFFSET                	(0x10000)
#define CMIC_COMMON_SCHAN_ERR_OFFSET                 	(0x10008)
#define CMIC_COMMON_SCHAN_MESSAGE_OFFSET             	(0x1000c)
#define CMIC_COMMON_SPI_PIO_ENDIANESS_OFFSET         	(0x101f8)
#define CMIC_COMMON_STRAP_STATUS_0_OFFSET            	(0x10240)
#define CMIC_COMMON_STRAP_STATUS_1_OFFSET            	(0x10244)
#define CMIC_COMMON_UC0_PIO_ENDIANESS_OFFSET         	(0x101f0)
#define CMIC_COMMON_UC1_PIO_ENDIANESS_OFFSET         	(0x101f4)
#define CMIC_CPS_RESET_OFFSET                        	(0x10220)
#define CMIC_DEV_REV_ID_OFFSET                       	(0x10224)
#define CMIC_DMA_IC_AR_ARB_MI0_OFFSET                	(0x1d408)
#define CMIC_DMA_IC_AR_ARB_MI1_OFFSET                	(0x1d428)
#define CMIC_DMA_IC_AW_ARB_MI0_OFFSET                	(0x1d40c)
#define CMIC_DMA_IC_AW_ARB_MI1_OFFSET                	(0x1d42c)
#define CMIC_DMA_IC_CFG_REG_0_OFFSET                 	(0x1dfc0)
#define CMIC_DMA_IC_CFG_REG_1_OFFSET                 	(0x1dfc4)
#define CMIC_DMA_IC_CFG_REG_2_OFFSET                 	(0x1dfcc)
#define CMIC_DMA_IC_ID_REG_0_OFFSET                  	(0x1dff0)
#define CMIC_DMA_IC_ID_REG_1_OFFSET                  	(0x1dff4)
#define CMIC_DMA_IC_ID_REG_2_OFFSET                  	(0x1dff8)
#define CMIC_DMA_IC_ID_REG_3_OFFSET                  	(0x1dffc)
#define CMIC_DMA_IC_PER_REG_0_OFFSET                 	(0x1dfe0)
#define CMIC_DMA_IC_PER_REG_1_OFFSET                 	(0x1dfe4)
#define CMIC_DMA_IC_PER_REG_2_OFFSET                 	(0x1dfe8)
#define CMIC_DMA_IC_PER_REG_3_OFFSET                 	(0x1dfec)
#define CMIC_FINE_GRAIN_COUNTERS_CTRL_OFFSET         	(0x25000)
#define CMIC_FINE_GRAIN_COUNTERS_NS_VALUE_OFFSET     	(0x25004)
#define CMIC_FINE_GRAIN_COUNTERS_SECOND_VALUE_OFFSET 	(0x25008)
#define CMIC_FSCHAN_ADDRESS_OFFSET                   	(0x30070)
#define CMIC_FSCHAN_DATA32_OFFSET                    	(0x30074)
#define CMIC_FSCHAN_DATA64_HI_OFFSET                 	(0x3007c)
#define CMIC_FSCHAN_DATA64_LO_OFFSET                 	(0x30078)
#define CMIC_FSCHAN_ENABLE_PROGRAMMABLE_OPCODE_OFFSET	(0x30064)
#define CMIC_FSCHAN_OPCODE_OFFSET                    	(0x3006c)
#define CMIC_FSCHAN_STATUS_OFFSET                    	(0x30068)
#define CMIC_FSRF_STBY_CONTROL_OFFSET                	(0x10248)
#define CMIC_GP_AUX_SEL_OFFSET                       	(0x2028)
#define CMIC_GP_DATA_IN_OFFSET                       	(0x2000)
#define CMIC_GP_DATA_OUT_OFFSET                      	(0x2004)
#define CMIC_GP_INIT_VAL_OFFSET                      	(0x2030)
#define CMIC_GP_INT_CLR_OFFSET                       	(0x2024)
#define CMIC_GP_INT_DE_OFFSET                        	(0x2010)
#define CMIC_GP_INT_EDGE_OFFSET                      	(0x2014)
#define CMIC_GP_INT_MSK_OFFSET                       	(0x2018)
#define CMIC_GP_INT_MSTAT_OFFSET                     	(0x2020)
#define CMIC_GP_INT_STAT_OFFSET                      	(0x201c)
#define CMIC_GP_INT_TYPE_OFFSET                      	(0x200c)
#define CMIC_GP_OUT_EN_OFFSET                        	(0x2008)
#define CMIC_GP_PAD_RES_OFFSET                       	(0x2034)
#define CMIC_GP_PRB_ENABLE_OFFSET                    	(0x2048)
#define CMIC_GP_PRB_OE_OFFSET                        	(0x204c)
#define CMIC_GP_RES_EN_OFFSET                        	(0x2038)
#define CMIC_GP_TEST_ENABLE_OFFSET                   	(0x2044)
#define CMIC_GP_TEST_INPUT_OFFSET                    	(0x203c)
#define CMIC_GP_TEST_OUTPUT_OFFSET                   	(0x2040)
#define CMIC_I2CM_SMBUS_ADDRESS_OFFSET               	(0x8)
#define CMIC_I2CM_SMBUS_BIT_BANG_CONTROL_OFFSET      	(0x14)
#define CMIC_I2CM_SMBUS_CONFIG_OFFSET                	(0x0)
#define CMIC_I2CM_SMBUS_EVENT_ENABLE_OFFSET          	(0x38)
#define CMIC_I2CM_SMBUS_EVENT_STATUS_OFFSET          	(0x3c)
#define CMIC_I2CM_SMBUS_MASTER_COMMAND_OFFSET        	(0x30)
#define CMIC_I2CM_SMBUS_MASTER_DATA_READ_OFFSET      	(0x44)
#define CMIC_I2CM_SMBUS_MASTER_DATA_WRITE_OFFSET     	(0x40)
#define CMIC_I2CM_SMBUS_MASTER_FIFO_CONTROL_OFFSET   	(0xc)
#define CMIC_I2CM_SMBUS_SLAVE_COMMAND_OFFSET         	(0x34)
#define CMIC_I2CM_SMBUS_SLAVE_DATA_READ_OFFSET       	(0x4c)
#define CMIC_I2CM_SMBUS_SLAVE_DATA_WRITE_OFFSET      	(0x48)
#define CMIC_I2CM_SMBUS_SLAVE_FIFO_CONTROL_OFFSET    	(0x10)
#define CMIC_I2CM_SMBUS_TIMING_CONFIG_OFFSET         	(0x4)
#define CMIC_INTR_PKT_PACING_DELAY_OFFSET            	(0x22244)
#define CMIC_LEDUP0_CLK_PARAMS_OFFSET                	(0x20050)
#define CMIC_LEDUP0_CTRL_OFFSET                      	(0x20000)
#define CMIC_LEDUP0_DATA_RAM_OFFSET                  	(0x20400)
#define CMIC_LEDUP0_PORT_ORDER_REMAP_0_3_OFFSET      	(0x20010)
#define CMIC_LEDUP0_PORT_ORDER_REMAP_12_15_OFFSET    	(0x2001c)
#define CMIC_LEDUP0_PORT_ORDER_REMAP_16_19_OFFSET    	(0x20020)
#define CMIC_LEDUP0_PORT_ORDER_REMAP_20_23_OFFSET    	(0x20024)
#define CMIC_LEDUP0_PORT_ORDER_REMAP_24_27_OFFSET    	(0x20028)
#define CMIC_LEDUP0_PORT_ORDER_REMAP_28_31_OFFSET    	(0x2002c)
#define CMIC_LEDUP0_PORT_ORDER_REMAP_32_35_OFFSET    	(0x20030)
#define CMIC_LEDUP0_PORT_ORDER_REMAP_36_39_OFFSET    	(0x20034)
#define CMIC_LEDUP0_PORT_ORDER_REMAP_40_43_OFFSET    	(0x20038)
#define CMIC_LEDUP0_PORT_ORDER_REMAP_44_47_OFFSET    	(0x2003c)
#define CMIC_LEDUP0_PORT_ORDER_REMAP_48_51_OFFSET    	(0x20040)
#define CMIC_LEDUP0_PORT_ORDER_REMAP_4_7_OFFSET      	(0x20014)
#define CMIC_LEDUP0_PORT_ORDER_REMAP_52_55_OFFSET    	(0x20044)
#define CMIC_LEDUP0_PORT_ORDER_REMAP_56_59_OFFSET    	(0x20048)
#define CMIC_LEDUP0_PORT_ORDER_REMAP_60_63_OFFSET    	(0x2004c)
#define CMIC_LEDUP0_PORT_ORDER_REMAP_8_11_OFFSET     	(0x20018)
#define CMIC_LEDUP0_PROGRAM_RAM_OFFSET               	(0x20800)
#define CMIC_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDR_OFFSET	(0x20008)
#define CMIC_LEDUP0_STATUS_OFFSET                    	(0x20004)
#define CMIC_LEDUP1_CLK_PARAMS_OFFSET                	(0x21050)
#define CMIC_LEDUP1_CTRL_OFFSET                      	(0x21000)
#define CMIC_LEDUP1_DATA_RAM_OFFSET                  	(0x21400)
#define CMIC_LEDUP1_PORT_ORDER_REMAP_0_3_OFFSET      	(0x21010)
#define CMIC_LEDUP1_PORT_ORDER_REMAP_12_15_OFFSET    	(0x2101c)
#define CMIC_LEDUP1_PORT_ORDER_REMAP_16_19_OFFSET    	(0x21020)
#define CMIC_LEDUP1_PORT_ORDER_REMAP_20_23_OFFSET    	(0x21024)
#define CMIC_LEDUP1_PORT_ORDER_REMAP_24_27_OFFSET    	(0x21028)
#define CMIC_LEDUP1_PORT_ORDER_REMAP_28_31_OFFSET    	(0x2102c)
#define CMIC_LEDUP1_PORT_ORDER_REMAP_32_35_OFFSET    	(0x21030)
#define CMIC_LEDUP1_PORT_ORDER_REMAP_36_39_OFFSET    	(0x21034)
#define CMIC_LEDUP1_PORT_ORDER_REMAP_40_43_OFFSET    	(0x21038)
#define CMIC_LEDUP1_PORT_ORDER_REMAP_44_47_OFFSET    	(0x2103c)
#define CMIC_LEDUP1_PORT_ORDER_REMAP_48_51_OFFSET    	(0x21040)
#define CMIC_LEDUP1_PORT_ORDER_REMAP_4_7_OFFSET      	(0x21014)
#define CMIC_LEDUP1_PORT_ORDER_REMAP_52_55_OFFSET    	(0x21044)
#define CMIC_LEDUP1_PORT_ORDER_REMAP_56_59_OFFSET    	(0x21048)
#define CMIC_LEDUP1_PORT_ORDER_REMAP_60_63_OFFSET    	(0x2104c)
#define CMIC_LEDUP1_PORT_ORDER_REMAP_8_11_OFFSET     	(0x21018)
#define CMIC_LEDUP1_PROGRAM_RAM_OFFSET               	(0x21800)
#define CMIC_LEDUP1_SCANCHAIN_ASSEMBLY_ST_ADDR_OFFSET	(0x21008)
#define CMIC_LEDUP1_STATUS_OFFSET                    	(0x21004)
#define CMIC_MIIM_AUTO_SCAN_ADDRESS_OFFSET           	(0x11010)
#define CMIC_MIIM_BUS_SEL_MAP_19_10_OFFSET           	(0x11070)
#define CMIC_MIIM_BUS_SEL_MAP_29_20_OFFSET           	(0x11074)
#define CMIC_MIIM_BUS_SEL_MAP_39_30_OFFSET           	(0x11078)
#define CMIC_MIIM_BUS_SEL_MAP_49_40_OFFSET           	(0x1107c)
#define CMIC_MIIM_BUS_SEL_MAP_59_50_OFFSET           	(0x11080)
#define CMIC_MIIM_BUS_SEL_MAP_69_60_OFFSET           	(0x11084)
#define CMIC_MIIM_BUS_SEL_MAP_79_70_OFFSET           	(0x11088)
#define CMIC_MIIM_BUS_SEL_MAP_89_80_OFFSET           	(0x1108c)
#define CMIC_MIIM_BUS_SEL_MAP_95_90_OFFSET           	(0x11090)
#define CMIC_MIIM_BUS_SEL_MAP_9_0_OFFSET             	(0x1106c)
#define CMIC_MIIM_CLR_SCAN_STATUS_OFFSET             	(0x11124)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8_OFFSET       	(0x1109c)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12_OFFSET      	(0x110a0)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16_OFFSET      	(0x110a4)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20_OFFSET      	(0x110a8)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24_OFFSET      	(0x110ac)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28_OFFSET      	(0x110b0)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32_OFFSET      	(0x110b4)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36_OFFSET      	(0x110b8)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0_OFFSET        	(0x11094)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40_OFFSET      	(0x110bc)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44_OFFSET      	(0x110c0)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48_OFFSET      	(0x110c4)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52_OFFSET      	(0x110c8)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56_OFFSET      	(0x110cc)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60_OFFSET      	(0x110d0)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_67_64_OFFSET      	(0x110d4)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_71_68_OFFSET      	(0x110d8)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_75_72_OFFSET      	(0x110dc)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_79_76_OFFSET      	(0x110e0)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4_OFFSET        	(0x11098)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_83_80_OFFSET      	(0x110e4)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_87_84_OFFSET      	(0x110e8)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_91_88_OFFSET      	(0x110ec)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_95_92_OFFSET      	(0x110f0)
#define CMIC_MIIM_INT_SEL_MAP_0_OFFSET               	(0x11060)
#define CMIC_MIIM_INT_SEL_MAP_1_OFFSET               	(0x11064)
#define CMIC_MIIM_INT_SEL_MAP_2_OFFSET               	(0x11068)
#define CMIC_MIIM_LINK_STATUS_0_OFFSET               	(0x11018)
#define CMIC_MIIM_LINK_STATUS_1_OFFSET               	(0x1101c)
#define CMIC_MIIM_LINK_STATUS_2_OFFSET               	(0x11020)
#define CMIC_MIIM_PAUSE_MIIM_ADDRESS_OFFSET          	(0x11014)
#define CMIC_MIIM_PAUSE_SCAN_PORTS_0_OFFSET          	(0x11048)
#define CMIC_MIIM_PAUSE_SCAN_PORTS_1_OFFSET          	(0x1104c)
#define CMIC_MIIM_PAUSE_SCAN_PORTS_2_OFFSET          	(0x11050)
#define CMIC_MIIM_PROTOCOL_MAP_0_OFFSET              	(0x11054)
#define CMIC_MIIM_PROTOCOL_MAP_1_OFFSET              	(0x11058)
#define CMIC_MIIM_PROTOCOL_MAP_2_OFFSET              	(0x1105c)
#define CMIC_MIIM_RX_PAUSE_CAPABILITY_0_OFFSET       	(0x110f4)
#define CMIC_MIIM_RX_PAUSE_CAPABILITY_1_OFFSET       	(0x110f8)
#define CMIC_MIIM_RX_PAUSE_CAPABILITY_2_OFFSET       	(0x110fc)
#define CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_0_OFFSET 	(0x11100)
#define CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_1_OFFSET 	(0x11104)
#define CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_2_OFFSET 	(0x11108)
#define CMIC_MIIM_RX_PAUSE_STATUS_0_OFFSET           	(0x11024)
#define CMIC_MIIM_RX_PAUSE_STATUS_1_OFFSET           	(0x11028)
#define CMIC_MIIM_RX_PAUSE_STATUS_2_OFFSET           	(0x1102c)
#define CMIC_MIIM_SCAN_CTRL_OFFSET                   	(0x11008)
#define CMIC_MIIM_SCAN_PORTS_0_OFFSET                	(0x1103c)
#define CMIC_MIIM_SCAN_PORTS_1_OFFSET                	(0x11040)
#define CMIC_MIIM_SCAN_PORTS_2_OFFSET                	(0x11044)
#define CMIC_MIIM_SCAN_STATUS_OFFSET                 	(0x1100c)
#define CMIC_MIIM_TX_PAUSE_CAPABILITY_0_OFFSET       	(0x1110c)
#define CMIC_MIIM_TX_PAUSE_CAPABILITY_1_OFFSET       	(0x11110)
#define CMIC_MIIM_TX_PAUSE_CAPABILITY_2_OFFSET       	(0x11114)
#define CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_0_OFFSET 	(0x11118)
#define CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_1_OFFSET 	(0x1111c)
#define CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_2_OFFSET 	(0x11120)
#define CMIC_MIIM_TX_PAUSE_STATUS_0_OFFSET           	(0x11030)
#define CMIC_MIIM_TX_PAUSE_STATUS_1_OFFSET           	(0x11034)
#define CMIC_MIIM_TX_PAUSE_STATUS_2_OFFSET           	(0x11038)
#define CMIC_MISC_CONTROL_OFFSET                     	(0x10198)
#define CMIC_MISC_STATUS_OFFSET                      	(0x1019c)
#define CMIC_MMU_COSLC_COUNT_ADDR_OFFSET             	(0x23000)
#define CMIC_MMU_COSLC_COUNT_DATA_OFFSET             	(0x23004)
#define CMIC_OVERRIDE_STRAP_OFFSET                   	(0x10234)
#define CMIC_PCIE_CFG_ADDRESS_OFFSET                 	(0x27000)
#define CMIC_PCIE_CFG_READ_DATA_OFFSET               	(0x27008)
#define CMIC_PCIE_CFG_WRITE_DATA_OFFSET              	(0x27004)
#define CMIC_PCIE_CONFIG_OFFSET                      	(0x10208)
#define CMIC_PCIE_ERROR_STATUS_OFFSET                	(0x10214)
#define CMIC_PCIE_ERROR_STATUS_CLR_OFFSET            	(0x10218)
#define CMIC_PIO_IC_AR_ARB_MI0_OFFSET                	(0x1c408)
#define CMIC_PIO_IC_AR_ARB_MI1_OFFSET                	(0x1c428)
#define CMIC_PIO_IC_AR_ARB_MI2_OFFSET                	(0x1c448)
#define CMIC_PIO_IC_AR_ARB_MI3_OFFSET                	(0x1c468)
#define CMIC_PIO_IC_AR_ARB_MI4_OFFSET                	(0x1c488)
#define CMIC_PIO_IC_AR_ARB_MI5_OFFSET                	(0x1c4a8)
#define CMIC_PIO_IC_AR_ARB_MI6_OFFSET                	(0x1c4c8)
#define CMIC_PIO_IC_AR_ARB_MI7_OFFSET                	(0x1c4e8)
#define CMIC_PIO_IC_AW_ARB_MI0_OFFSET                	(0x1c40c)
#define CMIC_PIO_IC_AW_ARB_MI1_OFFSET                	(0x1c42c)
#define CMIC_PIO_IC_AW_ARB_MI2_OFFSET                	(0x1c44c)
#define CMIC_PIO_IC_AW_ARB_MI3_OFFSET                	(0x1c46c)
#define CMIC_PIO_IC_AW_ARB_MI4_OFFSET                	(0x1c48c)
#define CMIC_PIO_IC_AW_ARB_MI5_OFFSET                	(0x1c4ac)
#define CMIC_PIO_IC_AW_ARB_MI6_OFFSET                	(0x1c4cc)
#define CMIC_PIO_IC_AW_ARB_MI7_OFFSET                	(0x1c4ec)
#define CMIC_PIO_IC_CFG_REG_0_OFFSET                 	(0x1cfc0)
#define CMIC_PIO_IC_CFG_REG_1_OFFSET                 	(0x1cfc4)
#define CMIC_PIO_IC_CFG_REG_2_OFFSET                 	(0x1cfcc)
#define CMIC_PIO_IC_ID_REG_0_OFFSET                  	(0x1cff0)
#define CMIC_PIO_IC_ID_REG_1_OFFSET                  	(0x1cff4)
#define CMIC_PIO_IC_ID_REG_2_OFFSET                  	(0x1cff8)
#define CMIC_PIO_IC_ID_REG_3_OFFSET                  	(0x1cffc)
#define CMIC_PIO_IC_PER_REG_0_OFFSET                 	(0x1cfe0)
#define CMIC_PIO_IC_PER_REG_1_OFFSET                 	(0x1cfe4)
#define CMIC_PIO_IC_PER_REG_2_OFFSET                 	(0x1cfe8)
#define CMIC_PIO_IC_PER_REG_3_OFFSET                 	(0x1cfec)
#define CMIC_PIO_MCS_ACCESS_PAGE_OFFSET              	(0x10204)
#define CMIC_PKT_COS_0_OFFSET                        	(0x2221c)
#define CMIC_PKT_COS_1_OFFSET                        	(0x22220)
#define CMIC_PKT_COS_QUEUES_HI_OFFSET                	(0x222a4)
#define CMIC_PKT_COS_QUEUES_LO_OFFSET                	(0x222a8)
#define CMIC_PKT_COUNT_FROMCPU_OFFSET                	(0x222b8)
#define CMIC_PKT_COUNT_FROMCPU_MH_OFFSET             	(0x222b4)
#define CMIC_PKT_COUNT_INTR_OFFSET                   	(0x222d4)
#define CMIC_PKT_COUNT_PIO_OFFSET                    	(0x222d0)
#define CMIC_PKT_COUNT_PIO_REPLY_OFFSET              	(0x222cc)
#define CMIC_PKT_COUNT_SCHAN_OFFSET                  	(0x222ac)
#define CMIC_PKT_COUNT_SCHAN_REP_OFFSET              	(0x222b0)
#define CMIC_PKT_COUNT_TOCPUD_OFFSET                 	(0x222c0)
#define CMIC_PKT_COUNT_TOCPUDM_OFFSET                	(0x222bc)
#define CMIC_PKT_COUNT_TOCPUE_OFFSET                 	(0x222c8)
#define CMIC_PKT_COUNT_TOCPUEM_OFFSET                	(0x222c4)
#define CMIC_PKT_CTRL_OFFSET                         	(0x22200)
#define CMIC_PKT_ETHER_SIG_OFFSET                    	(0x22218)
#define CMIC_PKT_LMAC0_HI_OFFSET                     	(0x22204)
#define CMIC_PKT_LMAC0_LO_OFFSET                     	(0x22208)
#define CMIC_PKT_LMAC1_HI_OFFSET                     	(0x2220c)
#define CMIC_PKT_LMAC1_LO_OFFSET                     	(0x22210)
#define CMIC_PKT_PORTS_0_OFFSET                      	(0x22224)
#define CMIC_PKT_PORTS_1_OFFSET                      	(0x22228)
#define CMIC_PKT_PORTS_2_OFFSET                      	(0x2222c)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_OFFSET        	(0x22100)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_1_OFFSET        	(0x22104)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_10_OFFSET       	(0x22128)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_11_OFFSET       	(0x2212c)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_12_OFFSET       	(0x22130)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_13_OFFSET       	(0x22134)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_14_OFFSET       	(0x22138)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_15_OFFSET       	(0x2213c)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_16_OFFSET       	(0x22140)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_17_OFFSET       	(0x22144)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_18_OFFSET       	(0x22148)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_19_OFFSET       	(0x2214c)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_2_OFFSET        	(0x22108)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_20_OFFSET       	(0x22150)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_21_OFFSET       	(0x22154)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_22_OFFSET       	(0x22158)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_23_OFFSET       	(0x2215c)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_24_OFFSET       	(0x22160)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_25_OFFSET       	(0x22164)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_26_OFFSET       	(0x22168)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_27_OFFSET       	(0x2216c)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_28_OFFSET       	(0x22170)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_29_OFFSET       	(0x22174)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_3_OFFSET        	(0x2210c)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_30_OFFSET       	(0x22178)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_31_OFFSET       	(0x2217c)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_32_OFFSET       	(0x22180)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_33_OFFSET       	(0x22184)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_34_OFFSET       	(0x22188)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_35_OFFSET       	(0x2218c)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_36_OFFSET       	(0x22190)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_37_OFFSET       	(0x22194)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_38_OFFSET       	(0x22198)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_39_OFFSET       	(0x2219c)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_4_OFFSET        	(0x22110)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_40_OFFSET       	(0x221a0)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_41_OFFSET       	(0x221a4)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_42_OFFSET       	(0x221a8)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_43_OFFSET       	(0x221ac)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_44_OFFSET       	(0x221b0)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_45_OFFSET       	(0x221b4)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_46_OFFSET       	(0x221b8)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_47_OFFSET       	(0x221bc)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_48_OFFSET       	(0x221c0)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_49_OFFSET       	(0x221c4)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_5_OFFSET        	(0x22114)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_50_OFFSET       	(0x221c8)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_51_OFFSET       	(0x221cc)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_52_OFFSET       	(0x221d0)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_53_OFFSET       	(0x221d4)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_54_OFFSET       	(0x221d8)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_55_OFFSET       	(0x221dc)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_56_OFFSET       	(0x221e0)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_57_OFFSET       	(0x221e4)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_58_OFFSET       	(0x221e8)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_59_OFFSET       	(0x221ec)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_6_OFFSET        	(0x22118)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_60_OFFSET       	(0x221f0)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_61_OFFSET       	(0x221f4)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_62_OFFSET       	(0x221f8)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_63_OFFSET       	(0x221fc)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_7_OFFSET        	(0x2211c)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_8_OFFSET        	(0x22120)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_9_OFFSET        	(0x22124)
#define CMIC_PKT_REASON_0_TYPE_OFFSET                	(0x22370)
#define CMIC_PKT_REASON_1_TYPE_OFFSET                	(0x223b0)
#define CMIC_PKT_REASON_DIRECT_0_TYPE_OFFSET         	(0x223f0)
#define CMIC_PKT_REASON_DIRECT_1_TYPE_OFFSET         	(0x22430)
#define CMIC_PKT_REASON_MINI_0_TYPE_OFFSET           	(0x22470)
#define CMIC_PKT_REASON_MINI_1_TYPE_OFFSET           	(0x224b0)
#define CMIC_PKT_RMAC_OFFSET                         	(0x22230)
#define CMIC_PKT_RMAC_HI_OFFSET                      	(0x22234)
#define CMIC_PKT_RMH0_OFFSET                         	(0x22238)
#define CMIC_PKT_RMH1_OFFSET                         	(0x2223c)
#define CMIC_PKT_RMH2_OFFSET                         	(0x22240)
#define CMIC_PKT_RMH3_OFFSET                         	(0x22364)
#define CMIC_PKT_VLAN_OFFSET                         	(0x22214)
#define CMIC_RATE_ADJUST_OFFSET                      	(0x11000)
#define CMIC_RATE_ADJUST_INT_MDIO_OFFSET             	(0x11004)
#define CMIC_RPE_IRQ_STAT0_OFFSET                    	(0x22330)
#define CMIC_RPE_IRQ_STAT1_OFFSET                    	(0x22334)
#define CMIC_RPE_IRQ_STAT2_OFFSET                    	(0x22338)
#define CMIC_RPE_IRQ_STAT3_OFFSET                    	(0x2233c)
#define CMIC_RPE_IRQ_STAT4_OFFSET                    	(0x22340)
#define CMIC_RPE_MAX_CELL_LIMIT_OFFSET               	(0x22368)
#define CMIC_RPE_MIIM_ADDRESS_OFFSET                 	(0x22088)
#define CMIC_RPE_MIIM_CTRL_OFFSET                    	(0x2208c)
#define CMIC_RPE_MIIM_PARAM_OFFSET                   	(0x22080)
#define CMIC_RPE_MIIM_READ_DATA_OFFSET               	(0x22084)
#define CMIC_RPE_MIIM_STAT_OFFSET                    	(0x22090)
#define CMIC_RPE_PCIE_IRQ_MASK0_OFFSET               	(0x22358)
#define CMIC_RPE_RCPU_IRQ_MASK0_OFFSET               	(0x22344)
#define CMIC_RPE_RCPU_IRQ_MASK1_OFFSET               	(0x22348)
#define CMIC_RPE_RCPU_IRQ_MASK2_OFFSET               	(0x2234c)
#define CMIC_RPE_RCPU_IRQ_MASK3_OFFSET               	(0x22350)
#define CMIC_RPE_RCPU_IRQ_MASK4_OFFSET               	(0x22354)
#define CMIC_RPE_STAT_OFFSET                         	(0x22248)
#define CMIC_RPE_STAT_CLR_OFFSET                     	(0x2224c)
#define CMIC_RPE_SW_INTR_CONFIG_OFFSET               	(0x2236c)
#define CMIC_RPE_UC0_IRQ_MASK0_OFFSET                	(0x2235c)
#define CMIC_RPE_UC1_IRQ_MASK0_OFFSET                	(0x22360)
#define CMIC_RXBUF_BLOCK_DATABUF_ALLOC_OFFSET        	(0x1a01c)
#define CMIC_RXBUF_BLOCK_STATUSBUF_ALLOC_OFFSET      	(0x1a018)
#define CMIC_RXBUF_CONFIG_OFFSET                     	(0x1a024)
#define CMIC_RXBUF_DATABUF_MAX_FLIST_ENTRIES_OFFSET  	(0x1a00c)
#define CMIC_RXBUF_DATABUF_NUM_FREE_ENTRIES_OFFSET   	(0x1a014)
#define CMIC_RXBUF_EPINTF_BUF_DEPTH_OFFSET           	(0x1a020)
#define CMIC_RXBUF_EPINTF_MAX_INTERFACE_CREDITS_OFFSET	(0x1a004)
#define CMIC_RXBUF_EPINTF_RELEASE_ALL_CREDITS_OFFSET 	(0x1a000)
#define CMIC_RXBUF_STATUSBUF_MAX_FLIST_ENTRIES_OFFSET	(0x1a008)
#define CMIC_RXBUF_STATUSBUF_NUM_FREE_ENTRIES_OFFSET 	(0x1a010)
#define CMIC_SBUS_RING_MAP_0_7_OFFSET                	(0x10098)
#define CMIC_SBUS_RING_MAP_16_23_OFFSET              	(0x100a0)
#define CMIC_SBUS_RING_MAP_24_31_OFFSET              	(0x100a4)
#define CMIC_SBUS_RING_MAP_32_39_OFFSET              	(0x100a8)
#define CMIC_SBUS_RING_MAP_40_47_OFFSET              	(0x100ac)
#define CMIC_SBUS_RING_MAP_48_55_OFFSET              	(0x100b0)
#define CMIC_SBUS_RING_MAP_56_63_OFFSET              	(0x100b4)
#define CMIC_SBUS_RING_MAP_8_15_OFFSET               	(0x1009c)
#define CMIC_SBUS_TIMEOUT_OFFSET                     	(0x10094)
#define CMIC_SCHAN_RCPU_RPIO_MESSAGE_OFFSET          	(0x222d8)
#define CMIC_SEMAPHORE_1_OFFSET                      	(0x10300)
#define CMIC_SEMAPHORE_10_OFFSET                     	(0x10348)
#define CMIC_SEMAPHORE_10_SHADOW_OFFSET              	(0x1034c)
#define CMIC_SEMAPHORE_11_OFFSET                     	(0x10350)
#define CMIC_SEMAPHORE_11_SHADOW_OFFSET              	(0x10354)
#define CMIC_SEMAPHORE_12_OFFSET                     	(0x10358)
#define CMIC_SEMAPHORE_12_SHADOW_OFFSET              	(0x1035c)
#define CMIC_SEMAPHORE_13_OFFSET                     	(0x10360)
#define CMIC_SEMAPHORE_13_SHADOW_OFFSET              	(0x10364)
#define CMIC_SEMAPHORE_14_OFFSET                     	(0x10368)
#define CMIC_SEMAPHORE_14_SHADOW_OFFSET              	(0x1036c)
#define CMIC_SEMAPHORE_15_OFFSET                     	(0x10370)
#define CMIC_SEMAPHORE_15_SHADOW_OFFSET              	(0x10374)
#define CMIC_SEMAPHORE_16_OFFSET                     	(0x10378)
#define CMIC_SEMAPHORE_16_SHADOW_OFFSET              	(0x1037c)
#define CMIC_SEMAPHORE_17_OFFSET                     	(0x10380)
#define CMIC_SEMAPHORE_17_SHADOW_OFFSET              	(0x10384)
#define CMIC_SEMAPHORE_18_OFFSET                     	(0x10388)
#define CMIC_SEMAPHORE_18_SHADOW_OFFSET              	(0x1038c)
#define CMIC_SEMAPHORE_19_OFFSET                     	(0x10390)
#define CMIC_SEMAPHORE_19_SHADOW_OFFSET              	(0x10394)
#define CMIC_SEMAPHORE_1_SHADOW_OFFSET               	(0x10304)
#define CMIC_SEMAPHORE_2_OFFSET                      	(0x10308)
#define CMIC_SEMAPHORE_20_OFFSET                     	(0x10398)
#define CMIC_SEMAPHORE_20_SHADOW_OFFSET              	(0x1039c)
#define CMIC_SEMAPHORE_21_OFFSET                     	(0x103a0)
#define CMIC_SEMAPHORE_21_SHADOW_OFFSET              	(0x103a4)
#define CMIC_SEMAPHORE_22_OFFSET                     	(0x103a8)
#define CMIC_SEMAPHORE_22_SHADOW_OFFSET              	(0x103ac)
#define CMIC_SEMAPHORE_23_OFFSET                     	(0x103b0)
#define CMIC_SEMAPHORE_23_SHADOW_OFFSET              	(0x103b4)
#define CMIC_SEMAPHORE_24_OFFSET                     	(0x103b8)
#define CMIC_SEMAPHORE_24_SHADOW_OFFSET              	(0x103bc)
#define CMIC_SEMAPHORE_25_OFFSET                     	(0x103c0)
#define CMIC_SEMAPHORE_25_SHADOW_OFFSET              	(0x103c4)
#define CMIC_SEMAPHORE_26_OFFSET                     	(0x103c8)
#define CMIC_SEMAPHORE_26_SHADOW_OFFSET              	(0x103cc)
#define CMIC_SEMAPHORE_27_OFFSET                     	(0x103d0)
#define CMIC_SEMAPHORE_27_SHADOW_OFFSET              	(0x103d4)
#define CMIC_SEMAPHORE_28_OFFSET                     	(0x103d8)
#define CMIC_SEMAPHORE_28_SHADOW_OFFSET              	(0x103dc)
#define CMIC_SEMAPHORE_29_OFFSET                     	(0x103e0)
#define CMIC_SEMAPHORE_29_SHADOW_OFFSET              	(0x103e4)
#define CMIC_SEMAPHORE_2_SHADOW_OFFSET               	(0x1030c)
#define CMIC_SEMAPHORE_3_OFFSET                      	(0x10310)
#define CMIC_SEMAPHORE_30_OFFSET                     	(0x103e8)
#define CMIC_SEMAPHORE_30_SHADOW_OFFSET              	(0x103ec)
#define CMIC_SEMAPHORE_31_OFFSET                     	(0x103f0)
#define CMIC_SEMAPHORE_31_SHADOW_OFFSET              	(0x103f4)
#define CMIC_SEMAPHORE_32_OFFSET                     	(0x103f8)
#define CMIC_SEMAPHORE_32_SHADOW_OFFSET              	(0x103fc)
#define CMIC_SEMAPHORE_3_SHADOW_OFFSET               	(0x10314)
#define CMIC_SEMAPHORE_4_OFFSET                      	(0x10318)
#define CMIC_SEMAPHORE_4_SHADOW_OFFSET               	(0x1031c)
#define CMIC_SEMAPHORE_5_OFFSET                      	(0x10320)
#define CMIC_SEMAPHORE_5_SHADOW_OFFSET               	(0x10324)
#define CMIC_SEMAPHORE_6_OFFSET                      	(0x10328)
#define CMIC_SEMAPHORE_6_SHADOW_OFFSET               	(0x1032c)
#define CMIC_SEMAPHORE_7_OFFSET                      	(0x10330)
#define CMIC_SEMAPHORE_7_SHADOW_OFFSET               	(0x10334)
#define CMIC_SEMAPHORE_8_OFFSET                      	(0x10338)
#define CMIC_SEMAPHORE_8_SHADOW_OFFSET               	(0x1033c)
#define CMIC_SEMAPHORE_9_OFFSET                      	(0x10340)
#define CMIC_SEMAPHORE_9_SHADOW_OFFSET               	(0x10344)
#define CMIC_SER_END_ADDR_0_OFFSET                   	(0x12004)
#define CMIC_SER_END_ADDR_1_OFFSET                   	(0x12014)
#define CMIC_SER_END_ADDR_10_OFFSET                  	(0x120a4)
#define CMIC_SER_END_ADDR_11_OFFSET                  	(0x120b4)
#define CMIC_SER_END_ADDR_12_OFFSET                  	(0x120c4)
#define CMIC_SER_END_ADDR_13_OFFSET                  	(0x120d4)
#define CMIC_SER_END_ADDR_14_OFFSET                  	(0x120e4)
#define CMIC_SER_END_ADDR_15_OFFSET                  	(0x120f4)
#define CMIC_SER_END_ADDR_16_OFFSET                  	(0x12104)
#define CMIC_SER_END_ADDR_17_OFFSET                  	(0x12114)
#define CMIC_SER_END_ADDR_18_OFFSET                  	(0x12124)
#define CMIC_SER_END_ADDR_19_OFFSET                  	(0x12134)
#define CMIC_SER_END_ADDR_2_OFFSET                   	(0x12024)
#define CMIC_SER_END_ADDR_20_OFFSET                  	(0x12144)
#define CMIC_SER_END_ADDR_21_OFFSET                  	(0x12154)
#define CMIC_SER_END_ADDR_22_OFFSET                  	(0x12164)
#define CMIC_SER_END_ADDR_23_OFFSET                  	(0x12174)
#define CMIC_SER_END_ADDR_24_OFFSET                  	(0x12184)
#define CMIC_SER_END_ADDR_25_OFFSET                  	(0x12194)
#define CMIC_SER_END_ADDR_26_OFFSET                  	(0x121a4)
#define CMIC_SER_END_ADDR_27_OFFSET                  	(0x121b4)
#define CMIC_SER_END_ADDR_28_OFFSET                  	(0x121c4)
#define CMIC_SER_END_ADDR_29_OFFSET                  	(0x121d4)
#define CMIC_SER_END_ADDR_3_OFFSET                   	(0x12034)
#define CMIC_SER_END_ADDR_30_OFFSET                  	(0x121e4)
#define CMIC_SER_END_ADDR_31_OFFSET                  	(0x121f4)
#define CMIC_SER_END_ADDR_4_OFFSET                   	(0x12044)
#define CMIC_SER_END_ADDR_5_OFFSET                   	(0x12054)
#define CMIC_SER_END_ADDR_6_OFFSET                   	(0x12064)
#define CMIC_SER_END_ADDR_7_OFFSET                   	(0x12074)
#define CMIC_SER_END_ADDR_8_OFFSET                   	(0x12084)
#define CMIC_SER_END_ADDR_9_OFFSET                   	(0x12094)
#define CMIC_SER_FAIL_CNT_OFFSET                     	(0x12200)
#define CMIC_SER_FAIL_ENTRY_OFFSET                   	(0x12204)
#define CMIC_SER_INTERLEAVE_PARITY_OFFSET            	(0x12214)
#define CMIC_SER_MEM_ADDR_OFFSET                     	(0x1220c)
#define CMIC_SER_MEM_ADDR_0_OFFSET                   	(0x12008)
#define CMIC_SER_MEM_ADDR_1_OFFSET                   	(0x12018)
#define CMIC_SER_MEM_ADDR_10_OFFSET                  	(0x120a8)
#define CMIC_SER_MEM_ADDR_11_OFFSET                  	(0x120b8)
#define CMIC_SER_MEM_ADDR_12_OFFSET                  	(0x120c8)
#define CMIC_SER_MEM_ADDR_13_OFFSET                  	(0x120d8)
#define CMIC_SER_MEM_ADDR_14_OFFSET                  	(0x120e8)
#define CMIC_SER_MEM_ADDR_15_OFFSET                  	(0x120f8)
#define CMIC_SER_MEM_ADDR_16_OFFSET                  	(0x12108)
#define CMIC_SER_MEM_ADDR_17_OFFSET                  	(0x12118)
#define CMIC_SER_MEM_ADDR_18_OFFSET                  	(0x12128)
#define CMIC_SER_MEM_ADDR_19_OFFSET                  	(0x12138)
#define CMIC_SER_MEM_ADDR_2_OFFSET                   	(0x12028)
#define CMIC_SER_MEM_ADDR_20_OFFSET                  	(0x12148)
#define CMIC_SER_MEM_ADDR_21_OFFSET                  	(0x12158)
#define CMIC_SER_MEM_ADDR_22_OFFSET                  	(0x12168)
#define CMIC_SER_MEM_ADDR_23_OFFSET                  	(0x12178)
#define CMIC_SER_MEM_ADDR_24_OFFSET                  	(0x12188)
#define CMIC_SER_MEM_ADDR_25_OFFSET                  	(0x12198)
#define CMIC_SER_MEM_ADDR_26_OFFSET                  	(0x121a8)
#define CMIC_SER_MEM_ADDR_27_OFFSET                  	(0x121b8)
#define CMIC_SER_MEM_ADDR_28_OFFSET                  	(0x121c8)
#define CMIC_SER_MEM_ADDR_29_OFFSET                  	(0x121d8)
#define CMIC_SER_MEM_ADDR_3_OFFSET                   	(0x12038)
#define CMIC_SER_MEM_ADDR_30_OFFSET                  	(0x121e8)
#define CMIC_SER_MEM_ADDR_31_OFFSET                  	(0x121f8)
#define CMIC_SER_MEM_ADDR_4_OFFSET                   	(0x12048)
#define CMIC_SER_MEM_ADDR_5_OFFSET                   	(0x12058)
#define CMIC_SER_MEM_ADDR_6_OFFSET                   	(0x12068)
#define CMIC_SER_MEM_ADDR_7_OFFSET                   	(0x12078)
#define CMIC_SER_MEM_ADDR_8_OFFSET                   	(0x12088)
#define CMIC_SER_MEM_ADDR_9_OFFSET                   	(0x12098)
#define CMIC_SER_MEM_DATA_OFFSET                     	(0x12208)
#define CMIC_SER_PARITY_MODE_SEL_15_0_OFFSET         	(0x12218)
#define CMIC_SER_PARITY_MODE_SEL_31_16_OFFSET        	(0x1221c)
#define CMIC_SER_POWER_DOWN_MEM_LOWER_OFFSET         	(0x12220)
#define CMIC_SER_POWER_DOWN_MEM_UPPER_OFFSET         	(0x12224)
#define CMIC_SER_PROTECT_ADDR_RANGE_VALID_OFFSET     	(0x12210)
#define CMIC_SER_RANGE0_DATAENTRY_LEN_OFFSET         	(0x1200c)
#define CMIC_SER_RANGE10_DATAENTRY_LEN_OFFSET        	(0x120ac)
#define CMIC_SER_RANGE11_DATAENTRY_LEN_OFFSET        	(0x120bc)
#define CMIC_SER_RANGE12_DATAENTRY_LEN_OFFSET        	(0x120cc)
#define CMIC_SER_RANGE13_DATAENTRY_LEN_OFFSET        	(0x120dc)
#define CMIC_SER_RANGE14_DATAENTRY_LEN_OFFSET        	(0x120ec)
#define CMIC_SER_RANGE15_DATAENTRY_LEN_OFFSET        	(0x120fc)
#define CMIC_SER_RANGE16_DATAENTRY_LEN_OFFSET        	(0x1210c)
#define CMIC_SER_RANGE17_DATAENTRY_LEN_OFFSET        	(0x1211c)
#define CMIC_SER_RANGE18_DATAENTRY_LEN_OFFSET        	(0x1212c)
#define CMIC_SER_RANGE19_DATAENTRY_LEN_OFFSET        	(0x1213c)
#define CMIC_SER_RANGE1_DATAENTRY_LEN_OFFSET         	(0x1201c)
#define CMIC_SER_RANGE20_DATAENTRY_LEN_OFFSET        	(0x1214c)
#define CMIC_SER_RANGE21_DATAENTRY_LEN_OFFSET        	(0x1215c)
#define CMIC_SER_RANGE22_DATAENTRY_LEN_OFFSET        	(0x1216c)
#define CMIC_SER_RANGE23_DATAENTRY_LEN_OFFSET        	(0x1217c)
#define CMIC_SER_RANGE24_DATAENTRY_LEN_OFFSET        	(0x1218c)
#define CMIC_SER_RANGE25_DATAENTRY_LEN_OFFSET        	(0x1219c)
#define CMIC_SER_RANGE26_DATAENTRY_LEN_OFFSET        	(0x121ac)
#define CMIC_SER_RANGE27_DATAENTRY_LEN_OFFSET        	(0x121bc)
#define CMIC_SER_RANGE28_DATAENTRY_LEN_OFFSET        	(0x121cc)
#define CMIC_SER_RANGE29_DATAENTRY_LEN_OFFSET        	(0x121dc)
#define CMIC_SER_RANGE2_DATAENTRY_LEN_OFFSET         	(0x1202c)
#define CMIC_SER_RANGE30_DATAENTRY_LEN_OFFSET        	(0x121ec)
#define CMIC_SER_RANGE31_DATAENTRY_LEN_OFFSET        	(0x121fc)
#define CMIC_SER_RANGE3_DATAENTRY_LEN_OFFSET         	(0x1203c)
#define CMIC_SER_RANGE4_DATAENTRY_LEN_OFFSET         	(0x1204c)
#define CMIC_SER_RANGE5_DATAENTRY_LEN_OFFSET         	(0x1205c)
#define CMIC_SER_RANGE6_DATAENTRY_LEN_OFFSET         	(0x1206c)
#define CMIC_SER_RANGE7_DATAENTRY_LEN_OFFSET         	(0x1207c)
#define CMIC_SER_RANGE8_DATAENTRY_LEN_OFFSET         	(0x1208c)
#define CMIC_SER_RANGE9_DATAENTRY_LEN_OFFSET         	(0x1209c)
#define CMIC_SER_START_ADDR_0_OFFSET                 	(0x12000)
#define CMIC_SER_START_ADDR_1_OFFSET                 	(0x12010)
#define CMIC_SER_START_ADDR_10_OFFSET                	(0x120a0)
#define CMIC_SER_START_ADDR_11_OFFSET                	(0x120b0)
#define CMIC_SER_START_ADDR_12_OFFSET                	(0x120c0)
#define CMIC_SER_START_ADDR_13_OFFSET                	(0x120d0)
#define CMIC_SER_START_ADDR_14_OFFSET                	(0x120e0)
#define CMIC_SER_START_ADDR_15_OFFSET                	(0x120f0)
#define CMIC_SER_START_ADDR_16_OFFSET                	(0x12100)
#define CMIC_SER_START_ADDR_17_OFFSET                	(0x12110)
#define CMIC_SER_START_ADDR_18_OFFSET                	(0x12120)
#define CMIC_SER_START_ADDR_19_OFFSET                	(0x12130)
#define CMIC_SER_START_ADDR_2_OFFSET                 	(0x12020)
#define CMIC_SER_START_ADDR_20_OFFSET                	(0x12140)
#define CMIC_SER_START_ADDR_21_OFFSET                	(0x12150)
#define CMIC_SER_START_ADDR_22_OFFSET                	(0x12160)
#define CMIC_SER_START_ADDR_23_OFFSET                	(0x12170)
#define CMIC_SER_START_ADDR_24_OFFSET                	(0x12180)
#define CMIC_SER_START_ADDR_25_OFFSET                	(0x12190)
#define CMIC_SER_START_ADDR_26_OFFSET                	(0x121a0)
#define CMIC_SER_START_ADDR_27_OFFSET                	(0x121b0)
#define CMIC_SER_START_ADDR_28_OFFSET                	(0x121c0)
#define CMIC_SER_START_ADDR_29_OFFSET                	(0x121d0)
#define CMIC_SER_START_ADDR_3_OFFSET                 	(0x12030)
#define CMIC_SER_START_ADDR_30_OFFSET                	(0x121e0)
#define CMIC_SER_START_ADDR_31_OFFSET                	(0x121f0)
#define CMIC_SER_START_ADDR_4_OFFSET                 	(0x12040)
#define CMIC_SER_START_ADDR_5_OFFSET                 	(0x12050)
#define CMIC_SER_START_ADDR_6_OFFSET                 	(0x12060)
#define CMIC_SER_START_ADDR_7_OFFSET                 	(0x12070)
#define CMIC_SER_START_ADDR_8_OFFSET                 	(0x12080)
#define CMIC_SER_START_ADDR_9_OFFSET                 	(0x12090)
#define CMIC_SRAM_TM0_CONTROL_OFFSET                 	(0x10188)
#define CMIC_SRAM_TM1_CONTROL_OFFSET                 	(0x1018c)
#define CMIC_SRAM_TM2_CONTROL_OFFSET                 	(0x10190)
#define CMIC_STAT_DMA_BLKNUM_MAP_14_10_OFFSET        	(0x100cc)
#define CMIC_STAT_DMA_BLKNUM_MAP_19_15_OFFSET        	(0x100d0)
#define CMIC_STAT_DMA_BLKNUM_MAP_24_20_OFFSET        	(0x100d4)
#define CMIC_STAT_DMA_BLKNUM_MAP_29_25_OFFSET        	(0x100d8)
#define CMIC_STAT_DMA_BLKNUM_MAP_34_30_OFFSET        	(0x100dc)
#define CMIC_STAT_DMA_BLKNUM_MAP_39_35_OFFSET        	(0x100e0)
#define CMIC_STAT_DMA_BLKNUM_MAP_44_40_OFFSET        	(0x100e4)
#define CMIC_STAT_DMA_BLKNUM_MAP_49_45_OFFSET        	(0x100e8)
#define CMIC_STAT_DMA_BLKNUM_MAP_4_0_OFFSET          	(0x100c4)
#define CMIC_STAT_DMA_BLKNUM_MAP_54_50_OFFSET        	(0x100ec)
#define CMIC_STAT_DMA_BLKNUM_MAP_59_55_OFFSET        	(0x100f0)
#define CMIC_STAT_DMA_BLKNUM_MAP_64_60_OFFSET        	(0x100f4)
#define CMIC_STAT_DMA_BLKNUM_MAP_69_65_OFFSET        	(0x100f8)
#define CMIC_STAT_DMA_BLKNUM_MAP_74_70_OFFSET        	(0x100fc)
#define CMIC_STAT_DMA_BLKNUM_MAP_79_75_OFFSET        	(0x10100)
#define CMIC_STAT_DMA_BLKNUM_MAP_84_80_OFFSET        	(0x10104)
#define CMIC_STAT_DMA_BLKNUM_MAP_89_85_OFFSET        	(0x10108)
#define CMIC_STAT_DMA_BLKNUM_MAP_94_90_OFFSET        	(0x1010c)
#define CMIC_STAT_DMA_BLKNUM_MAP_95_OFFSET           	(0x10110)
#define CMIC_STAT_DMA_BLKNUM_MAP_9_5_OFFSET          	(0x100c8)
#define CMIC_STAT_DMA_EGR_STATS_CFG_OFFSET           	(0x10118)
#define CMIC_STAT_DMA_ING_STATS_CFG_OFFSET           	(0x10114)
#define CMIC_STAT_DMA_MAC_STATS_CFG_OFFSET           	(0x1011c)
#define CMIC_STAT_DMA_PORTNUM_MAP_11_8_OFFSET        	(0x10128)
#define CMIC_STAT_DMA_PORTNUM_MAP_15_12_OFFSET       	(0x1012c)
#define CMIC_STAT_DMA_PORTNUM_MAP_19_16_OFFSET       	(0x10130)
#define CMIC_STAT_DMA_PORTNUM_MAP_23_20_OFFSET       	(0x10134)
#define CMIC_STAT_DMA_PORTNUM_MAP_27_24_OFFSET       	(0x10138)
#define CMIC_STAT_DMA_PORTNUM_MAP_31_28_OFFSET       	(0x1013c)
#define CMIC_STAT_DMA_PORTNUM_MAP_35_32_OFFSET       	(0x10140)
#define CMIC_STAT_DMA_PORTNUM_MAP_39_36_OFFSET       	(0x10144)
#define CMIC_STAT_DMA_PORTNUM_MAP_3_0_OFFSET         	(0x10120)
#define CMIC_STAT_DMA_PORTNUM_MAP_43_40_OFFSET       	(0x10148)
#define CMIC_STAT_DMA_PORTNUM_MAP_47_44_OFFSET       	(0x1014c)
#define CMIC_STAT_DMA_PORTNUM_MAP_51_48_OFFSET       	(0x10150)
#define CMIC_STAT_DMA_PORTNUM_MAP_55_52_OFFSET       	(0x10154)
#define CMIC_STAT_DMA_PORTNUM_MAP_59_56_OFFSET       	(0x10158)
#define CMIC_STAT_DMA_PORTNUM_MAP_63_60_OFFSET       	(0x1015c)
#define CMIC_STAT_DMA_PORTNUM_MAP_67_64_OFFSET       	(0x10160)
#define CMIC_STAT_DMA_PORTNUM_MAP_71_68_OFFSET       	(0x10164)
#define CMIC_STAT_DMA_PORTNUM_MAP_75_72_OFFSET       	(0x10168)
#define CMIC_STAT_DMA_PORTNUM_MAP_79_76_OFFSET       	(0x1016c)
#define CMIC_STAT_DMA_PORTNUM_MAP_7_4_OFFSET         	(0x10124)
#define CMIC_STAT_DMA_PORTNUM_MAP_83_80_OFFSET       	(0x10170)
#define CMIC_STAT_DMA_PORTNUM_MAP_87_84_OFFSET       	(0x10174)
#define CMIC_STAT_DMA_PORTNUM_MAP_91_88_OFFSET       	(0x10178)
#define CMIC_STAT_DMA_PORTNUM_MAP_95_92_OFFSET       	(0x1017c)
#define CMIC_STAT_DMA_PORT_TYPE_MAP_0_OFFSET         	(0x100b8)
#define CMIC_STAT_DMA_PORT_TYPE_MAP_1_OFFSET         	(0x100bc)
#define CMIC_STAT_DMA_PORT_TYPE_MAP_2_OFFSET         	(0x100c0)
#define CMIC_SW_RST_OFFSET                           	(0x1021c)
#define CMIC_TIM0_TIMER1BGLOAD_OFFSET                	(0x24018)
#define CMIC_TIM0_TIMER1CONTROL_OFFSET               	(0x24008)
#define CMIC_TIM0_TIMER1INTCLR_OFFSET                	(0x2400c)
#define CMIC_TIM0_TIMER1LOAD_OFFSET                  	(0x24000)
#define CMIC_TIM0_TIMER1MIS_OFFSET                   	(0x24014)
#define CMIC_TIM0_TIMER1RIS_OFFSET                   	(0x24010)
#define CMIC_TIM0_TIMER1VALUE_OFFSET                 	(0x24004)
#define CMIC_TIM0_TIMER2BGLOAD_OFFSET                	(0x24038)
#define CMIC_TIM0_TIMER2CONTROL_OFFSET               	(0x24028)
#define CMIC_TIM0_TIMER2INTCLR_OFFSET                	(0x2402c)
#define CMIC_TIM0_TIMER2LOAD_OFFSET                  	(0x24020)
#define CMIC_TIM0_TIMER2MIS_OFFSET                   	(0x24034)
#define CMIC_TIM0_TIMER2RIS_OFFSET                   	(0x24030)
#define CMIC_TIM0_TIMER2VALUE_OFFSET                 	(0x24024)
#define CMIC_TIM0_TIMERITCR_OFFSET                   	(0x24f00)
#define CMIC_TIM0_TIMERITOP_OFFSET                   	(0x24f04)
#define CMIC_TIM0_TIMERPCELLID0_OFFSET               	(0x24ff0)
#define CMIC_TIM0_TIMERPCELLID1_OFFSET               	(0x24ff4)
#define CMIC_TIM0_TIMERPCELLID2_OFFSET               	(0x24ff8)
#define CMIC_TIM0_TIMERPCELLID3_OFFSET               	(0x24ffc)
#define CMIC_TIM0_TIMERPERIPHID0_OFFSET              	(0x24fe0)
#define CMIC_TIM0_TIMERPERIPHID1_OFFSET              	(0x24fe4)
#define CMIC_TIM0_TIMERPERIPHID2_OFFSET              	(0x24fe8)
#define CMIC_TIM0_TIMERPERIPHID3_OFFSET              	(0x24fec)
#define CMIC_TIM1_TIMER1BGLOAD_OFFSET                	(0x26018)
#define CMIC_TIM1_TIMER1CONTROL_OFFSET               	(0x26008)
#define CMIC_TIM1_TIMER1INTCLR_OFFSET                	(0x2600c)
#define CMIC_TIM1_TIMER1LOAD_OFFSET                  	(0x26000)
#define CMIC_TIM1_TIMER1MIS_OFFSET                   	(0x26014)
#define CMIC_TIM1_TIMER1RIS_OFFSET                   	(0x26010)
#define CMIC_TIM1_TIMER1VALUE_OFFSET                 	(0x26004)
#define CMIC_TIM1_TIMER2BGLOAD_OFFSET                	(0x26038)
#define CMIC_TIM1_TIMER2CONTROL_OFFSET               	(0x26028)
#define CMIC_TIM1_TIMER2INTCLR_OFFSET                	(0x2602c)
#define CMIC_TIM1_TIMER2LOAD_OFFSET                  	(0x26020)
#define CMIC_TIM1_TIMER2MIS_OFFSET                   	(0x26034)
#define CMIC_TIM1_TIMER2RIS_OFFSET                   	(0x26030)
#define CMIC_TIM1_TIMER2VALUE_OFFSET                 	(0x26024)
#define CMIC_TIM1_TIMERITCR_OFFSET                   	(0x26f00)
#define CMIC_TIM1_TIMERITOP_OFFSET                   	(0x26f04)
#define CMIC_TIM1_TIMERPCELLID0_OFFSET               	(0x26ff0)
#define CMIC_TIM1_TIMERPCELLID1_OFFSET               	(0x26ff4)
#define CMIC_TIM1_TIMERPCELLID2_OFFSET               	(0x26ff8)
#define CMIC_TIM1_TIMERPCELLID3_OFFSET               	(0x26ffc)
#define CMIC_TIM1_TIMERPERIPHID0_OFFSET              	(0x26fe0)
#define CMIC_TIM1_TIMERPERIPHID1_OFFSET              	(0x26fe4)
#define CMIC_TIM1_TIMERPERIPHID2_OFFSET              	(0x26fe8)
#define CMIC_TIM1_TIMERPERIPHID3_OFFSET              	(0x26fec)
#define CMIC_TS_CAPTURE_STATUS_OFFSET                	(0x10414)
#define CMIC_TS_CAPTURE_STATUS_CLR_OFFSET            	(0x10418)
#define CMIC_TS_FIFO_STATUS_OFFSET                   	(0x1041c)
#define CMIC_TS_FREQ_CTRL_LOWER_OFFSET               	(0x10400)
#define CMIC_TS_FREQ_CTRL_UPPER_OFFSET               	(0x10404)
#define CMIC_TS_GPIO_1_CTRL_OFFSET                   	(0x10420)
#define CMIC_TS_GPIO_1_DOWN_EVENT_CTRL_OFFSET        	(0x10428)
#define CMIC_TS_GPIO_1_UP_EVENT_CTRL_OFFSET          	(0x10424)
#define CMIC_TS_GPIO_2_CTRL_OFFSET                   	(0x1042c)
#define CMIC_TS_GPIO_2_DOWN_EVENT_CTRL_OFFSET        	(0x10434)
#define CMIC_TS_GPIO_2_UP_EVENT_CTRL_OFFSET          	(0x10430)
#define CMIC_TS_GPIO_3_CTRL_OFFSET                   	(0x10438)
#define CMIC_TS_GPIO_3_DOWN_EVENT_CTRL_OFFSET        	(0x10440)
#define CMIC_TS_GPIO_3_UP_EVENT_CTRL_OFFSET          	(0x1043c)
#define CMIC_TS_GPIO_4_CTRL_OFFSET                   	(0x10444)
#define CMIC_TS_GPIO_4_DOWN_EVENT_CTRL_OFFSET        	(0x1044c)
#define CMIC_TS_GPIO_4_UP_EVENT_CTRL_OFFSET          	(0x10448)
#define CMIC_TS_GPIO_5_CTRL_OFFSET                   	(0x10450)
#define CMIC_TS_GPIO_5_DOWN_EVENT_CTRL_OFFSET        	(0x10458)
#define CMIC_TS_GPIO_5_UP_EVENT_CTRL_OFFSET          	(0x10454)
#define CMIC_TS_GPIO_6_CTRL_OFFSET                   	(0x1045c)
#define CMIC_TS_GPIO_6_DOWN_EVENT_CTRL_OFFSET        	(0x10464)
#define CMIC_TS_GPIO_6_UP_EVENT_CTRL_OFFSET          	(0x10460)
#define CMIC_TS_INPUT_TIME_FIFO_ID_OFFSET            	(0x10410)
#define CMIC_TS_INPUT_TIME_FIFO_TS_OFFSET            	(0x1040c)
#define CMIC_TS_L1_CLK_RECOVERED_CLK_BKUP_COUNT_CTRL_OFFSET	(0x1046c)
#define CMIC_TS_L1_CLK_RECOVERED_CLK_COUNT_CTRL_OFFSET	(0x10468)
#define CMIC_TS_LCPLL_CLK_COUNT_CTRL_OFFSET          	(0x10470)
#define CMIC_TS_TIME_CAPTURE_CTRL_OFFSET             	(0x10408)
#define CMIC_TXBUF_CMC0_PKT_CNT_OFFSET               	(0x1b010)
#define CMIC_TXBUF_CMC1_PKT_CNT_OFFSET               	(0x1b014)
#define CMIC_TXBUF_CMC2_PKT_CNT_OFFSET               	(0x1b018)
#define CMIC_TXBUF_CONFIG_OFFSET                     	(0x1b034)
#define CMIC_TXBUF_DATABUF_MAX_FLIST_ENTRIES_OFFSET  	(0x1b030)
#define CMIC_TXBUF_DATABUF_NUM_FREE_ENTRIES_OFFSET   	(0x1b028)
#define CMIC_TXBUF_DEBUG_OFFSET                      	(0x1b01c)
#define CMIC_TXBUF_IPINTF_BUF_DEPTH_OFFSET           	(0x1b024)
#define CMIC_TXBUF_IPINTF_INTERFACE_CREDITS_OFFSET   	(0x1b02c)
#define CMIC_TXBUF_MAX_BUF_LIMITS_OFFSET             	(0x1b000)
#define CMIC_TXBUF_MIN_BUF_LIMITS_OFFSET             	(0x1b004)
#define CMIC_TXBUF_RPE_PKT_CNT_OFFSET                	(0x1b00c)
#define CMIC_TXBUF_STAT_OFFSET                       	(0x1b038)
#define CMIC_TXBUF_STAT_CLR_OFFSET                   	(0x1b03c)
#define CMIC_UART0_CPR_OFFSET                        	(0x30f4)
#define CMIC_UART0_CTR_OFFSET                        	(0x30fc)
#define CMIC_UART0_DLH_IER_OFFSET                    	(0x3004)
#define CMIC_UART0_DMASA_OFFSET                      	(0x30a8)
#define CMIC_UART0_FAR_OFFSET                        	(0x3070)
#define CMIC_UART0_HTX_OFFSET                        	(0x30a4)
#define CMIC_UART0_IIR_FCR_OFFSET                    	(0x3008)
#define CMIC_UART0_LCR_OFFSET                        	(0x300c)
#define CMIC_UART0_LPDLH_OFFSET                      	(0x3024)
#define CMIC_UART0_LPDLL_OFFSET                      	(0x3020)
#define CMIC_UART0_LSR_OFFSET                        	(0x3014)
#define CMIC_UART0_MCR_OFFSET                        	(0x3010)
#define CMIC_UART0_MSR_OFFSET                        	(0x3018)
#define CMIC_UART0_RBR_THR_DLL_OFFSET                	(0x3000)
#define CMIC_UART0_RFL_OFFSET                        	(0x3084)
#define CMIC_UART0_RFW_OFFSET                        	(0x3078)
#define CMIC_UART0_SBCR_OFFSET                       	(0x3090)
#define CMIC_UART0_SCR_OFFSET                        	(0x301c)
#define CMIC_UART0_SDMAM_OFFSET                      	(0x3094)
#define CMIC_UART0_SFE_OFFSET                        	(0x3098)
#define CMIC_UART0_SRBR_STHR_OFFSET                  	(0x3030)
#define CMIC_UART0_SRR_OFFSET                        	(0x3088)
#define CMIC_UART0_SRT_OFFSET                        	(0x309c)
#define CMIC_UART0_SRTS_OFFSET                       	(0x308c)
#define CMIC_UART0_STET_OFFSET                       	(0x30a0)
#define CMIC_UART0_TFL_OFFSET                        	(0x3080)
#define CMIC_UART0_TFR_OFFSET                        	(0x3074)
#define CMIC_UART0_UCV_OFFSET                        	(0x30f8)
#define CMIC_UART0_USR_OFFSET                        	(0x307c)
#define CMIC_UART1_CPR_OFFSET                        	(0x40f4)
#define CMIC_UART1_CTR_OFFSET                        	(0x40fc)
#define CMIC_UART1_DLH_IER_OFFSET                    	(0x4004)
#define CMIC_UART1_DMASA_OFFSET                      	(0x40a8)
#define CMIC_UART1_FAR_OFFSET                        	(0x4070)
#define CMIC_UART1_HTX_OFFSET                        	(0x40a4)
#define CMIC_UART1_IIR_FCR_OFFSET                    	(0x4008)
#define CMIC_UART1_LCR_OFFSET                        	(0x400c)
#define CMIC_UART1_LPDLH_OFFSET                      	(0x4024)
#define CMIC_UART1_LPDLL_OFFSET                      	(0x4020)
#define CMIC_UART1_LSR_OFFSET                        	(0x4014)
#define CMIC_UART1_MCR_OFFSET                        	(0x4010)
#define CMIC_UART1_MSR_OFFSET                        	(0x4018)
#define CMIC_UART1_RBR_THR_DLL_OFFSET                	(0x4000)
#define CMIC_UART1_RFL_OFFSET                        	(0x4084)
#define CMIC_UART1_RFW_OFFSET                        	(0x4078)
#define CMIC_UART1_SBCR_OFFSET                       	(0x4090)
#define CMIC_UART1_SCR_OFFSET                        	(0x401c)
#define CMIC_UART1_SDMAM_OFFSET                      	(0x4094)
#define CMIC_UART1_SFE_OFFSET                        	(0x4098)
#define CMIC_UART1_SRBR_STHR_OFFSET                  	(0x4030)
#define CMIC_UART1_SRR_OFFSET                        	(0x4088)
#define CMIC_UART1_SRT_OFFSET                        	(0x409c)
#define CMIC_UART1_SRTS_OFFSET                       	(0x408c)
#define CMIC_UART1_STET_OFFSET                       	(0x40a0)
#define CMIC_UART1_TFL_OFFSET                        	(0x4080)
#define CMIC_UART1_TFR_OFFSET                        	(0x4074)
#define CMIC_UART1_UCV_OFFSET                        	(0x40f8)
#define CMIC_UART1_USR_OFFSET                        	(0x407c)
#define CMIC_UC0_CONFIG_OFFSET                       	(0x1020c)
#define CMIC_UC1_CONFIG_OFFSET                       	(0x10210)
#define MSPI_CDRAM_00_OFFSET                         	(0x1640)
#define MSPI_CDRAM_01_OFFSET                         	(0x1644)
#define MSPI_CDRAM_02_OFFSET                         	(0x1648)
#define MSPI_CDRAM_03_OFFSET                         	(0x164c)
#define MSPI_CDRAM_04_OFFSET                         	(0x1650)
#define MSPI_CDRAM_05_OFFSET                         	(0x1654)
#define MSPI_CDRAM_06_OFFSET                         	(0x1658)
#define MSPI_CDRAM_07_OFFSET                         	(0x165c)
#define MSPI_CDRAM_08_OFFSET                         	(0x1660)
#define MSPI_CDRAM_09_OFFSET                         	(0x1664)
#define MSPI_CDRAM_10_OFFSET                         	(0x1668)
#define MSPI_CDRAM_11_OFFSET                         	(0x166c)
#define MSPI_CDRAM_12_OFFSET                         	(0x1670)
#define MSPI_CDRAM_13_OFFSET                         	(0x1674)
#define MSPI_CDRAM_14_OFFSET                         	(0x1678)
#define MSPI_CDRAM_15_OFFSET                         	(0x167c)
#define MSPI_CPTQP_OFFSET                            	(0x1524)
#define MSPI_ENDQP_OFFSET                            	(0x1514)
#define MSPI_NEWQP_OFFSET                            	(0x1510)
#define MSPI_RXRAM_00_OFFSET                         	(0x15c0)
#define MSPI_RXRAM_01_OFFSET                         	(0x15c4)
#define MSPI_RXRAM_02_OFFSET                         	(0x15c8)
#define MSPI_RXRAM_03_OFFSET                         	(0x15cc)
#define MSPI_RXRAM_04_OFFSET                         	(0x15d0)
#define MSPI_RXRAM_05_OFFSET                         	(0x15d4)
#define MSPI_RXRAM_06_OFFSET                         	(0x15d8)
#define MSPI_RXRAM_07_OFFSET                         	(0x15dc)
#define MSPI_RXRAM_08_OFFSET                         	(0x15e0)
#define MSPI_RXRAM_09_OFFSET                         	(0x15e4)
#define MSPI_RXRAM_10_OFFSET                         	(0x15e8)
#define MSPI_RXRAM_11_OFFSET                         	(0x15ec)
#define MSPI_RXRAM_12_OFFSET                         	(0x15f0)
#define MSPI_RXRAM_13_OFFSET                         	(0x15f4)
#define MSPI_RXRAM_14_OFFSET                         	(0x15f8)
#define MSPI_RXRAM_15_OFFSET                         	(0x15fc)
#define MSPI_RXRAM_16_OFFSET                         	(0x1600)
#define MSPI_RXRAM_17_OFFSET                         	(0x1604)
#define MSPI_RXRAM_18_OFFSET                         	(0x1608)
#define MSPI_RXRAM_19_OFFSET                         	(0x160c)
#define MSPI_RXRAM_20_OFFSET                         	(0x1610)
#define MSPI_RXRAM_21_OFFSET                         	(0x1614)
#define MSPI_RXRAM_22_OFFSET                         	(0x1618)
#define MSPI_RXRAM_23_OFFSET                         	(0x161c)
#define MSPI_RXRAM_24_OFFSET                         	(0x1620)
#define MSPI_RXRAM_25_OFFSET                         	(0x1624)
#define MSPI_RXRAM_26_OFFSET                         	(0x1628)
#define MSPI_RXRAM_27_OFFSET                         	(0x162c)
#define MSPI_RXRAM_28_OFFSET                         	(0x1630)
#define MSPI_RXRAM_29_OFFSET                         	(0x1634)
#define MSPI_RXRAM_30_OFFSET                         	(0x1638)
#define MSPI_RXRAM_31_OFFSET                         	(0x163c)
#define MSPI_SPCR0_LSB_OFFSET                        	(0x1500)
#define MSPI_SPCR0_MSB_OFFSET                        	(0x1504)
#define MSPI_SPCR1_LSB_OFFSET                        	(0x1508)
#define MSPI_SPCR1_MSB_OFFSET                        	(0x150c)
#define MSPI_SPCR2_OFFSET                            	(0x1518)
#define MSPI_STATUS_OFFSET                           	(0x1520)
#define MSPI_TXRAM_00_OFFSET                         	(0x1540)
#define MSPI_TXRAM_01_OFFSET                         	(0x1544)
#define MSPI_TXRAM_02_OFFSET                         	(0x1548)
#define MSPI_TXRAM_03_OFFSET                         	(0x154c)
#define MSPI_TXRAM_04_OFFSET                         	(0x1550)
#define MSPI_TXRAM_05_OFFSET                         	(0x1554)
#define MSPI_TXRAM_06_OFFSET                         	(0x1558)
#define MSPI_TXRAM_07_OFFSET                         	(0x155c)
#define MSPI_TXRAM_08_OFFSET                         	(0x1560)
#define MSPI_TXRAM_09_OFFSET                         	(0x1564)
#define MSPI_TXRAM_10_OFFSET                         	(0x1568)
#define MSPI_TXRAM_11_OFFSET                         	(0x156c)
#define MSPI_TXRAM_12_OFFSET                         	(0x1570)
#define MSPI_TXRAM_13_OFFSET                         	(0x1574)
#define MSPI_TXRAM_14_OFFSET                         	(0x1578)
#define MSPI_TXRAM_15_OFFSET                         	(0x157c)
#define MSPI_TXRAM_16_OFFSET                         	(0x1580)
#define MSPI_TXRAM_17_OFFSET                         	(0x1584)
#define MSPI_TXRAM_18_OFFSET                         	(0x1588)
#define MSPI_TXRAM_19_OFFSET                         	(0x158c)
#define MSPI_TXRAM_20_OFFSET                         	(0x1590)
#define MSPI_TXRAM_21_OFFSET                         	(0x1594)
#define MSPI_TXRAM_22_OFFSET                         	(0x1598)
#define MSPI_TXRAM_23_OFFSET                         	(0x159c)
#define MSPI_TXRAM_24_OFFSET                         	(0x15a0)
#define MSPI_TXRAM_25_OFFSET                         	(0x15a4)
#define MSPI_TXRAM_26_OFFSET                         	(0x15a8)
#define MSPI_TXRAM_27_OFFSET                         	(0x15ac)
#define MSPI_TXRAM_28_OFFSET                         	(0x15b0)
#define MSPI_TXRAM_29_OFFSET                         	(0x15b4)
#define MSPI_TXRAM_30_OFFSET                         	(0x15b8)
#define MSPI_TXRAM_31_OFFSET                         	(0x15bc)
#define PCIE_RST_CONTROL_OFFSET                      	(0x10230)
