
CHAOS_STM32F1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000085f4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000090  08008700  08008700  00018700  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008790  08008790  000201b8  2**0
                  CONTENTS
  4 .ARM          00000000  08008790  08008790  000201b8  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008790  08008790  000201b8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008790  08008790  00018790  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008794  08008794  00018794  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001b8  20000000  08008798  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000126c  200001b8  08008950  000201b8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001424  08008950  00021424  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201b8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013804  00000000  00000000  000201e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003983  00000000  00000000  000339e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011f0  00000000  00000000  00037368  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ff8  00000000  00000000  00038558  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001bb30  00000000  00000000  00039550  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016b49  00000000  00000000  00055080  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008e185  00000000  00000000  0006bbc9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f9d4e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000473c  00000000  00000000  000f9da0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200001b8 	.word	0x200001b8
 8000128:	00000000 	.word	0x00000000
 800012c:	080086e8 	.word	0x080086e8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200001bc 	.word	0x200001bc
 8000148:	080086e8 	.word	0x080086e8

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <HAL_TIM_PeriodElapsedCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800015c:	b580      	push	{r7, lr}
 800015e:	b082      	sub	sp, #8
 8000160:	af00      	add	r7, sp, #0
 8000162:	6078      	str	r0, [r7, #4]
  if(htim->Instance == TIM2)
 8000164:	687b      	ldr	r3, [r7, #4]
 8000166:	681b      	ldr	r3, [r3, #0]
 8000168:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800016c:	d101      	bne.n	8000172 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    /* OS tick service */
    Os_Tick();
 800016e:	f007 ffe7 	bl	8008140 <Os_Tick>
  }
}
 8000172:	bf00      	nop
 8000174:	3708      	adds	r7, #8
 8000176:	46bd      	mov	sp, r7
 8000178:	bd80      	pop	{r7, pc}
	...

0800017c <MyTask_1>:

/* MyTask_1 function */
TASK(MyTask_1)
{
 800017c:	b580      	push	{r7, lr}
 800017e:	b082      	sub	sp, #8
 8000180:	af00      	add	r7, sp, #0
  char *data = "LED_1 Toggle \r\n";
 8000182:	4b10      	ldr	r3, [pc, #64]	; (80001c4 <MyTask_1+0x48>)
 8000184:	607b      	str	r3, [r7, #4]

  /* Toggle LED */
  CDC_Transmit_FS((uint8_t*)data, strlen(data));
 8000186:	6878      	ldr	r0, [r7, #4]
 8000188:	f7ff ffe0 	bl	800014c <strlen>
 800018c:	4603      	mov	r3, r0
 800018e:	4619      	mov	r1, r3
 8000190:	6878      	ldr	r0, [r7, #4]
 8000192:	f007 fb01 	bl	8007798 <CDC_Transmit_FS>
  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8000196:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800019a:	480b      	ldr	r0, [pc, #44]	; (80001c8 <MyTask_1+0x4c>)
 800019c:	f000 fd38 	bl	8000c10 <HAL_GPIO_TogglePin>
  HAL_Delay(10);
 80001a0:	200a      	movs	r0, #10
 80001a2:	f000 fa67 	bl	8000674 <HAL_Delay>
  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 80001a6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80001aa:	4807      	ldr	r0, [pc, #28]	; (80001c8 <MyTask_1+0x4c>)
 80001ac:	f000 fd30 	bl	8000c10 <HAL_GPIO_TogglePin>
  HAL_Delay(100);
 80001b0:	2064      	movs	r0, #100	; 0x64
 80001b2:	f000 fa5f 	bl	8000674 <HAL_Delay>

  /* Task Termination */
  Os_TerminateTask();
 80001b6:	f008 fa2f 	bl	8008618 <Os_TerminateTask>
}
 80001ba:	bf00      	nop
 80001bc:	3708      	adds	r7, #8
 80001be:	46bd      	mov	sp, r7
 80001c0:	bd80      	pop	{r7, pc}
 80001c2:	bf00      	nop
 80001c4:	08008700 	.word	0x08008700
 80001c8:	40011000 	.word	0x40011000

080001cc <MyTask_2>:

/* MyTask_2 function */
TASK(MyTask_2)
{
 80001cc:	b580      	push	{r7, lr}
 80001ce:	b082      	sub	sp, #8
 80001d0:	af00      	add	r7, sp, #0
  char *data = "LED_2 Toggle \r\n";
 80001d2:	4b10      	ldr	r3, [pc, #64]	; (8000214 <MyTask_2+0x48>)
 80001d4:	607b      	str	r3, [r7, #4]

  /* Toggle LED */
  CDC_Transmit_FS((uint8_t*)data, strlen(data));
 80001d6:	6878      	ldr	r0, [r7, #4]
 80001d8:	f7ff ffb8 	bl	800014c <strlen>
 80001dc:	4603      	mov	r3, r0
 80001de:	4619      	mov	r1, r3
 80001e0:	6878      	ldr	r0, [r7, #4]
 80001e2:	f007 fad9 	bl	8007798 <CDC_Transmit_FS>
  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 80001e6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80001ea:	480b      	ldr	r0, [pc, #44]	; (8000218 <MyTask_2+0x4c>)
 80001ec:	f000 fd10 	bl	8000c10 <HAL_GPIO_TogglePin>
  HAL_Delay(10);
 80001f0:	200a      	movs	r0, #10
 80001f2:	f000 fa3f 	bl	8000674 <HAL_Delay>
  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 80001f6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80001fa:	4807      	ldr	r0, [pc, #28]	; (8000218 <MyTask_2+0x4c>)
 80001fc:	f000 fd08 	bl	8000c10 <HAL_GPIO_TogglePin>
  HAL_Delay(100);
 8000200:	2064      	movs	r0, #100	; 0x64
 8000202:	f000 fa37 	bl	8000674 <HAL_Delay>
  //HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
  //HAL_Delay(10);
  //HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);

  /* Task Termination */
  Os_TerminateTask();
 8000206:	f008 fa07 	bl	8008618 <Os_TerminateTask>
}
 800020a:	bf00      	nop
 800020c:	3708      	adds	r7, #8
 800020e:	46bd      	mov	sp, r7
 8000210:	bd80      	pop	{r7, pc}
 8000212:	bf00      	nop
 8000214:	08008710 	.word	0x08008710
 8000218:	40011000 	.word	0x40011000

0800021c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800021c:	b580      	push	{r7, lr}
 800021e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000220:	f000 f9c6 	bl	80005b0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000224:	f000 f80e 	bl	8000244 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000228:	f000 f8b2 	bl	8000390 <MX_GPIO_Init>
  MX_TIM2_Init();
 800022c:	f000 f864 	bl	80002f8 <MX_TIM2_Init>
  MX_USB_DEVICE_Init();
 8000230:	f007 f9f4 	bl	800761c <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim2);
 8000234:	4802      	ldr	r0, [pc, #8]	; (8000240 <main+0x24>)
 8000236:	f002 ff49 	bl	80030cc <HAL_TIM_Base_Start_IT>

  /* Start OS */
  Os_Start();
 800023a:	f007 ff6b 	bl	8008114 <Os_Start>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800023e:	e7fe      	b.n	800023e <main+0x22>
 8000240:	200001d4 	.word	0x200001d4

08000244 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000244:	b580      	push	{r7, lr}
 8000246:	b094      	sub	sp, #80	; 0x50
 8000248:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800024a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800024e:	2228      	movs	r2, #40	; 0x28
 8000250:	2100      	movs	r1, #0
 8000252:	4618      	mov	r0, r3
 8000254:	f008 fa40 	bl	80086d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000258:	f107 0314 	add.w	r3, r7, #20
 800025c:	2200      	movs	r2, #0
 800025e:	601a      	str	r2, [r3, #0]
 8000260:	605a      	str	r2, [r3, #4]
 8000262:	609a      	str	r2, [r3, #8]
 8000264:	60da      	str	r2, [r3, #12]
 8000266:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000268:	1d3b      	adds	r3, r7, #4
 800026a:	2200      	movs	r2, #0
 800026c:	601a      	str	r2, [r3, #0]
 800026e:	605a      	str	r2, [r3, #4]
 8000270:	609a      	str	r2, [r3, #8]
 8000272:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000274:	2301      	movs	r3, #1
 8000276:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000278:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800027c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800027e:	2300      	movs	r3, #0
 8000280:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000282:	2301      	movs	r3, #1
 8000284:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000286:	2302      	movs	r3, #2
 8000288:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800028a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800028e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000290:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000294:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000296:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800029a:	4618      	mov	r0, r3
 800029c:	f002 fa32 	bl	8002704 <HAL_RCC_OscConfig>
 80002a0:	4603      	mov	r3, r0
 80002a2:	2b00      	cmp	r3, #0
 80002a4:	d001      	beq.n	80002aa <SystemClock_Config+0x66>
  {
    Error_Handler();
 80002a6:	f000 f8bf 	bl	8000428 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002aa:	230f      	movs	r3, #15
 80002ac:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002ae:	2302      	movs	r3, #2
 80002b0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002b2:	2300      	movs	r3, #0
 80002b4:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80002b6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80002ba:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002bc:	2300      	movs	r3, #0
 80002be:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80002c0:	f107 0314 	add.w	r3, r7, #20
 80002c4:	2102      	movs	r1, #2
 80002c6:	4618      	mov	r0, r3
 80002c8:	f002 fc9e 	bl	8002c08 <HAL_RCC_ClockConfig>
 80002cc:	4603      	mov	r3, r0
 80002ce:	2b00      	cmp	r3, #0
 80002d0:	d001      	beq.n	80002d6 <SystemClock_Config+0x92>
  {
    Error_Handler();
 80002d2:	f000 f8a9 	bl	8000428 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80002d6:	2310      	movs	r3, #16
 80002d8:	607b      	str	r3, [r7, #4]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 80002da:	2300      	movs	r3, #0
 80002dc:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80002de:	1d3b      	adds	r3, r7, #4
 80002e0:	4618      	mov	r0, r3
 80002e2:	f002 fded 	bl	8002ec0 <HAL_RCCEx_PeriphCLKConfig>
 80002e6:	4603      	mov	r3, r0
 80002e8:	2b00      	cmp	r3, #0
 80002ea:	d001      	beq.n	80002f0 <SystemClock_Config+0xac>
  {
    Error_Handler();
 80002ec:	f000 f89c 	bl	8000428 <Error_Handler>
  }
}
 80002f0:	bf00      	nop
 80002f2:	3750      	adds	r7, #80	; 0x50
 80002f4:	46bd      	mov	sp, r7
 80002f6:	bd80      	pop	{r7, pc}

080002f8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80002f8:	b580      	push	{r7, lr}
 80002fa:	b086      	sub	sp, #24
 80002fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80002fe:	f107 0308 	add.w	r3, r7, #8
 8000302:	2200      	movs	r2, #0
 8000304:	601a      	str	r2, [r3, #0]
 8000306:	605a      	str	r2, [r3, #4]
 8000308:	609a      	str	r2, [r3, #8]
 800030a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800030c:	463b      	mov	r3, r7
 800030e:	2200      	movs	r2, #0
 8000310:	601a      	str	r2, [r3, #0]
 8000312:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000314:	4b1d      	ldr	r3, [pc, #116]	; (800038c <MX_TIM2_Init+0x94>)
 8000316:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800031a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7200;
 800031c:	4b1b      	ldr	r3, [pc, #108]	; (800038c <MX_TIM2_Init+0x94>)
 800031e:	f44f 52e1 	mov.w	r2, #7200	; 0x1c20
 8000322:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000324:	4b19      	ldr	r3, [pc, #100]	; (800038c <MX_TIM2_Init+0x94>)
 8000326:	2200      	movs	r2, #0
 8000328:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10;
 800032a:	4b18      	ldr	r3, [pc, #96]	; (800038c <MX_TIM2_Init+0x94>)
 800032c:	220a      	movs	r2, #10
 800032e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000330:	4b16      	ldr	r3, [pc, #88]	; (800038c <MX_TIM2_Init+0x94>)
 8000332:	2200      	movs	r2, #0
 8000334:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000336:	4b15      	ldr	r3, [pc, #84]	; (800038c <MX_TIM2_Init+0x94>)
 8000338:	2200      	movs	r2, #0
 800033a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800033c:	4813      	ldr	r0, [pc, #76]	; (800038c <MX_TIM2_Init+0x94>)
 800033e:	f002 fe75 	bl	800302c <HAL_TIM_Base_Init>
 8000342:	4603      	mov	r3, r0
 8000344:	2b00      	cmp	r3, #0
 8000346:	d001      	beq.n	800034c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000348:	f000 f86e 	bl	8000428 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800034c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000350:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000352:	f107 0308 	add.w	r3, r7, #8
 8000356:	4619      	mov	r1, r3
 8000358:	480c      	ldr	r0, [pc, #48]	; (800038c <MX_TIM2_Init+0x94>)
 800035a:	f002 fff9 	bl	8003350 <HAL_TIM_ConfigClockSource>
 800035e:	4603      	mov	r3, r0
 8000360:	2b00      	cmp	r3, #0
 8000362:	d001      	beq.n	8000368 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000364:	f000 f860 	bl	8000428 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000368:	2300      	movs	r3, #0
 800036a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800036c:	2300      	movs	r3, #0
 800036e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000370:	463b      	mov	r3, r7
 8000372:	4619      	mov	r1, r3
 8000374:	4805      	ldr	r0, [pc, #20]	; (800038c <MX_TIM2_Init+0x94>)
 8000376:	f003 f9db 	bl	8003730 <HAL_TIMEx_MasterConfigSynchronization>
 800037a:	4603      	mov	r3, r0
 800037c:	2b00      	cmp	r3, #0
 800037e:	d001      	beq.n	8000384 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000380:	f000 f852 	bl	8000428 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000384:	bf00      	nop
 8000386:	3718      	adds	r7, #24
 8000388:	46bd      	mov	sp, r7
 800038a:	bd80      	pop	{r7, pc}
 800038c:	200001d4 	.word	0x200001d4

08000390 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000390:	b580      	push	{r7, lr}
 8000392:	b088      	sub	sp, #32
 8000394:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000396:	f107 0310 	add.w	r3, r7, #16
 800039a:	2200      	movs	r2, #0
 800039c:	601a      	str	r2, [r3, #0]
 800039e:	605a      	str	r2, [r3, #4]
 80003a0:	609a      	str	r2, [r3, #8]
 80003a2:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003a4:	4b1e      	ldr	r3, [pc, #120]	; (8000420 <MX_GPIO_Init+0x90>)
 80003a6:	699b      	ldr	r3, [r3, #24]
 80003a8:	4a1d      	ldr	r2, [pc, #116]	; (8000420 <MX_GPIO_Init+0x90>)
 80003aa:	f043 0310 	orr.w	r3, r3, #16
 80003ae:	6193      	str	r3, [r2, #24]
 80003b0:	4b1b      	ldr	r3, [pc, #108]	; (8000420 <MX_GPIO_Init+0x90>)
 80003b2:	699b      	ldr	r3, [r3, #24]
 80003b4:	f003 0310 	and.w	r3, r3, #16
 80003b8:	60fb      	str	r3, [r7, #12]
 80003ba:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80003bc:	4b18      	ldr	r3, [pc, #96]	; (8000420 <MX_GPIO_Init+0x90>)
 80003be:	699b      	ldr	r3, [r3, #24]
 80003c0:	4a17      	ldr	r2, [pc, #92]	; (8000420 <MX_GPIO_Init+0x90>)
 80003c2:	f043 0320 	orr.w	r3, r3, #32
 80003c6:	6193      	str	r3, [r2, #24]
 80003c8:	4b15      	ldr	r3, [pc, #84]	; (8000420 <MX_GPIO_Init+0x90>)
 80003ca:	699b      	ldr	r3, [r3, #24]
 80003cc:	f003 0320 	and.w	r3, r3, #32
 80003d0:	60bb      	str	r3, [r7, #8]
 80003d2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003d4:	4b12      	ldr	r3, [pc, #72]	; (8000420 <MX_GPIO_Init+0x90>)
 80003d6:	699b      	ldr	r3, [r3, #24]
 80003d8:	4a11      	ldr	r2, [pc, #68]	; (8000420 <MX_GPIO_Init+0x90>)
 80003da:	f043 0304 	orr.w	r3, r3, #4
 80003de:	6193      	str	r3, [r2, #24]
 80003e0:	4b0f      	ldr	r3, [pc, #60]	; (8000420 <MX_GPIO_Init+0x90>)
 80003e2:	699b      	ldr	r3, [r3, #24]
 80003e4:	f003 0304 	and.w	r3, r3, #4
 80003e8:	607b      	str	r3, [r7, #4]
 80003ea:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 80003ec:	2201      	movs	r2, #1
 80003ee:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80003f2:	480c      	ldr	r0, [pc, #48]	; (8000424 <MX_GPIO_Init+0x94>)
 80003f4:	f000 fbf4 	bl	8000be0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80003f8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80003fc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003fe:	2301      	movs	r3, #1
 8000400:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000402:	2300      	movs	r3, #0
 8000404:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000406:	2302      	movs	r3, #2
 8000408:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800040a:	f107 0310 	add.w	r3, r7, #16
 800040e:	4619      	mov	r1, r3
 8000410:	4804      	ldr	r0, [pc, #16]	; (8000424 <MX_GPIO_Init+0x94>)
 8000412:	f000 fa61 	bl	80008d8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000416:	bf00      	nop
 8000418:	3720      	adds	r7, #32
 800041a:	46bd      	mov	sp, r7
 800041c:	bd80      	pop	{r7, pc}
 800041e:	bf00      	nop
 8000420:	40021000 	.word	0x40021000
 8000424:	40011000 	.word	0x40011000

08000428 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000428:	b480      	push	{r7}
 800042a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800042c:	b672      	cpsid	i
}
 800042e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000430:	e7fe      	b.n	8000430 <Error_Handler+0x8>
	...

08000434 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000434:	b480      	push	{r7}
 8000436:	b085      	sub	sp, #20
 8000438:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800043a:	4b15      	ldr	r3, [pc, #84]	; (8000490 <HAL_MspInit+0x5c>)
 800043c:	699b      	ldr	r3, [r3, #24]
 800043e:	4a14      	ldr	r2, [pc, #80]	; (8000490 <HAL_MspInit+0x5c>)
 8000440:	f043 0301 	orr.w	r3, r3, #1
 8000444:	6193      	str	r3, [r2, #24]
 8000446:	4b12      	ldr	r3, [pc, #72]	; (8000490 <HAL_MspInit+0x5c>)
 8000448:	699b      	ldr	r3, [r3, #24]
 800044a:	f003 0301 	and.w	r3, r3, #1
 800044e:	60bb      	str	r3, [r7, #8]
 8000450:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000452:	4b0f      	ldr	r3, [pc, #60]	; (8000490 <HAL_MspInit+0x5c>)
 8000454:	69db      	ldr	r3, [r3, #28]
 8000456:	4a0e      	ldr	r2, [pc, #56]	; (8000490 <HAL_MspInit+0x5c>)
 8000458:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800045c:	61d3      	str	r3, [r2, #28]
 800045e:	4b0c      	ldr	r3, [pc, #48]	; (8000490 <HAL_MspInit+0x5c>)
 8000460:	69db      	ldr	r3, [r3, #28]
 8000462:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000466:	607b      	str	r3, [r7, #4]
 8000468:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800046a:	4b0a      	ldr	r3, [pc, #40]	; (8000494 <HAL_MspInit+0x60>)
 800046c:	685b      	ldr	r3, [r3, #4]
 800046e:	60fb      	str	r3, [r7, #12]
 8000470:	68fb      	ldr	r3, [r7, #12]
 8000472:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000476:	60fb      	str	r3, [r7, #12]
 8000478:	68fb      	ldr	r3, [r7, #12]
 800047a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800047e:	60fb      	str	r3, [r7, #12]
 8000480:	4a04      	ldr	r2, [pc, #16]	; (8000494 <HAL_MspInit+0x60>)
 8000482:	68fb      	ldr	r3, [r7, #12]
 8000484:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000486:	bf00      	nop
 8000488:	3714      	adds	r7, #20
 800048a:	46bd      	mov	sp, r7
 800048c:	bc80      	pop	{r7}
 800048e:	4770      	bx	lr
 8000490:	40021000 	.word	0x40021000
 8000494:	40010000 	.word	0x40010000

08000498 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000498:	b580      	push	{r7, lr}
 800049a:	b084      	sub	sp, #16
 800049c:	af00      	add	r7, sp, #0
 800049e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80004a0:	687b      	ldr	r3, [r7, #4]
 80004a2:	681b      	ldr	r3, [r3, #0]
 80004a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80004a8:	d113      	bne.n	80004d2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80004aa:	4b0c      	ldr	r3, [pc, #48]	; (80004dc <HAL_TIM_Base_MspInit+0x44>)
 80004ac:	69db      	ldr	r3, [r3, #28]
 80004ae:	4a0b      	ldr	r2, [pc, #44]	; (80004dc <HAL_TIM_Base_MspInit+0x44>)
 80004b0:	f043 0301 	orr.w	r3, r3, #1
 80004b4:	61d3      	str	r3, [r2, #28]
 80004b6:	4b09      	ldr	r3, [pc, #36]	; (80004dc <HAL_TIM_Base_MspInit+0x44>)
 80004b8:	69db      	ldr	r3, [r3, #28]
 80004ba:	f003 0301 	and.w	r3, r3, #1
 80004be:	60fb      	str	r3, [r7, #12]
 80004c0:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80004c2:	2200      	movs	r2, #0
 80004c4:	2100      	movs	r1, #0
 80004c6:	201c      	movs	r0, #28
 80004c8:	f000 f9cf 	bl	800086a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80004cc:	201c      	movs	r0, #28
 80004ce:	f000 f9e8 	bl	80008a2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80004d2:	bf00      	nop
 80004d4:	3710      	adds	r7, #16
 80004d6:	46bd      	mov	sp, r7
 80004d8:	bd80      	pop	{r7, pc}
 80004da:	bf00      	nop
 80004dc:	40021000 	.word	0x40021000

080004e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80004e0:	b480      	push	{r7}
 80004e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80004e4:	e7fe      	b.n	80004e4 <NMI_Handler+0x4>

080004e6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80004e6:	b480      	push	{r7}
 80004e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80004ea:	e7fe      	b.n	80004ea <HardFault_Handler+0x4>

080004ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80004ec:	b480      	push	{r7}
 80004ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80004f0:	e7fe      	b.n	80004f0 <MemManage_Handler+0x4>

080004f2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80004f2:	b480      	push	{r7}
 80004f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80004f6:	e7fe      	b.n	80004f6 <BusFault_Handler+0x4>

080004f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80004f8:	b480      	push	{r7}
 80004fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80004fc:	e7fe      	b.n	80004fc <UsageFault_Handler+0x4>

080004fe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80004fe:	b480      	push	{r7}
 8000500:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000502:	bf00      	nop
 8000504:	46bd      	mov	sp, r7
 8000506:	bc80      	pop	{r7}
 8000508:	4770      	bx	lr

0800050a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800050a:	b480      	push	{r7}
 800050c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800050e:	bf00      	nop
 8000510:	46bd      	mov	sp, r7
 8000512:	bc80      	pop	{r7}
 8000514:	4770      	bx	lr

08000516 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000516:	b480      	push	{r7}
 8000518:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800051a:	bf00      	nop
 800051c:	46bd      	mov	sp, r7
 800051e:	bc80      	pop	{r7}
 8000520:	4770      	bx	lr

08000522 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000522:	b580      	push	{r7, lr}
 8000524:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000526:	f000 f889 	bl	800063c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800052a:	bf00      	nop
 800052c:	bd80      	pop	{r7, pc}
	...

08000530 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8000530:	b580      	push	{r7, lr}
 8000532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8000534:	4802      	ldr	r0, [pc, #8]	; (8000540 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8000536:	f000 fca0 	bl	8000e7a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 800053a:	bf00      	nop
 800053c:	bd80      	pop	{r7, pc}
 800053e:	bf00      	nop
 8000540:	20000ee8 	.word	0x20000ee8

08000544 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000544:	b580      	push	{r7, lr}
 8000546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000548:	4802      	ldr	r0, [pc, #8]	; (8000554 <TIM2_IRQHandler+0x10>)
 800054a:	f002 fe11 	bl	8003170 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800054e:	bf00      	nop
 8000550:	bd80      	pop	{r7, pc}
 8000552:	bf00      	nop
 8000554:	200001d4 	.word	0x200001d4

08000558 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000558:	b480      	push	{r7}
 800055a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800055c:	bf00      	nop
 800055e:	46bd      	mov	sp, r7
 8000560:	bc80      	pop	{r7}
 8000562:	4770      	bx	lr

08000564 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000564:	f7ff fff8 	bl	8000558 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000568:	480b      	ldr	r0, [pc, #44]	; (8000598 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800056a:	490c      	ldr	r1, [pc, #48]	; (800059c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800056c:	4a0c      	ldr	r2, [pc, #48]	; (80005a0 <LoopFillZerobss+0x16>)
  movs r3, #0
 800056e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000570:	e002      	b.n	8000578 <LoopCopyDataInit>

08000572 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000572:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000574:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000576:	3304      	adds	r3, #4

08000578 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000578:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800057a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800057c:	d3f9      	bcc.n	8000572 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800057e:	4a09      	ldr	r2, [pc, #36]	; (80005a4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000580:	4c09      	ldr	r4, [pc, #36]	; (80005a8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000582:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000584:	e001      	b.n	800058a <LoopFillZerobss>

08000586 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000586:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000588:	3204      	adds	r2, #4

0800058a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800058a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800058c:	d3fb      	bcc.n	8000586 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800058e:	f008 f871 	bl	8008674 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000592:	f7ff fe43 	bl	800021c <main>
  bx lr
 8000596:	4770      	bx	lr
  ldr r0, =_sdata
 8000598:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800059c:	200001b8 	.word	0x200001b8
  ldr r2, =_sidata
 80005a0:	08008798 	.word	0x08008798
  ldr r2, =_sbss
 80005a4:	200001b8 	.word	0x200001b8
  ldr r4, =_ebss
 80005a8:	20001424 	.word	0x20001424

080005ac <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80005ac:	e7fe      	b.n	80005ac <ADC1_2_IRQHandler>
	...

080005b0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005b4:	4b08      	ldr	r3, [pc, #32]	; (80005d8 <HAL_Init+0x28>)
 80005b6:	681b      	ldr	r3, [r3, #0]
 80005b8:	4a07      	ldr	r2, [pc, #28]	; (80005d8 <HAL_Init+0x28>)
 80005ba:	f043 0310 	orr.w	r3, r3, #16
 80005be:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005c0:	2003      	movs	r0, #3
 80005c2:	f000 f947 	bl	8000854 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80005c6:	200f      	movs	r0, #15
 80005c8:	f000 f808 	bl	80005dc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80005cc:	f7ff ff32 	bl	8000434 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80005d0:	2300      	movs	r3, #0
}
 80005d2:	4618      	mov	r0, r3
 80005d4:	bd80      	pop	{r7, pc}
 80005d6:	bf00      	nop
 80005d8:	40022000 	.word	0x40022000

080005dc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b082      	sub	sp, #8
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005e4:	4b12      	ldr	r3, [pc, #72]	; (8000630 <HAL_InitTick+0x54>)
 80005e6:	681a      	ldr	r2, [r3, #0]
 80005e8:	4b12      	ldr	r3, [pc, #72]	; (8000634 <HAL_InitTick+0x58>)
 80005ea:	781b      	ldrb	r3, [r3, #0]
 80005ec:	4619      	mov	r1, r3
 80005ee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80005f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80005fa:	4618      	mov	r0, r3
 80005fc:	f000 f95f 	bl	80008be <HAL_SYSTICK_Config>
 8000600:	4603      	mov	r3, r0
 8000602:	2b00      	cmp	r3, #0
 8000604:	d001      	beq.n	800060a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000606:	2301      	movs	r3, #1
 8000608:	e00e      	b.n	8000628 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	2b0f      	cmp	r3, #15
 800060e:	d80a      	bhi.n	8000626 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000610:	2200      	movs	r2, #0
 8000612:	6879      	ldr	r1, [r7, #4]
 8000614:	f04f 30ff 	mov.w	r0, #4294967295
 8000618:	f000 f927 	bl	800086a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800061c:	4a06      	ldr	r2, [pc, #24]	; (8000638 <HAL_InitTick+0x5c>)
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000622:	2300      	movs	r3, #0
 8000624:	e000      	b.n	8000628 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000626:	2301      	movs	r3, #1
}
 8000628:	4618      	mov	r0, r3
 800062a:	3708      	adds	r7, #8
 800062c:	46bd      	mov	sp, r7
 800062e:	bd80      	pop	{r7, pc}
 8000630:	20000000 	.word	0x20000000
 8000634:	20000008 	.word	0x20000008
 8000638:	20000004 	.word	0x20000004

0800063c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800063c:	b480      	push	{r7}
 800063e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000640:	4b05      	ldr	r3, [pc, #20]	; (8000658 <HAL_IncTick+0x1c>)
 8000642:	781b      	ldrb	r3, [r3, #0]
 8000644:	461a      	mov	r2, r3
 8000646:	4b05      	ldr	r3, [pc, #20]	; (800065c <HAL_IncTick+0x20>)
 8000648:	681b      	ldr	r3, [r3, #0]
 800064a:	4413      	add	r3, r2
 800064c:	4a03      	ldr	r2, [pc, #12]	; (800065c <HAL_IncTick+0x20>)
 800064e:	6013      	str	r3, [r2, #0]
}
 8000650:	bf00      	nop
 8000652:	46bd      	mov	sp, r7
 8000654:	bc80      	pop	{r7}
 8000656:	4770      	bx	lr
 8000658:	20000008 	.word	0x20000008
 800065c:	2000021c 	.word	0x2000021c

08000660 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000660:	b480      	push	{r7}
 8000662:	af00      	add	r7, sp, #0
  return uwTick;
 8000664:	4b02      	ldr	r3, [pc, #8]	; (8000670 <HAL_GetTick+0x10>)
 8000666:	681b      	ldr	r3, [r3, #0]
}
 8000668:	4618      	mov	r0, r3
 800066a:	46bd      	mov	sp, r7
 800066c:	bc80      	pop	{r7}
 800066e:	4770      	bx	lr
 8000670:	2000021c 	.word	0x2000021c

08000674 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	b084      	sub	sp, #16
 8000678:	af00      	add	r7, sp, #0
 800067a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800067c:	f7ff fff0 	bl	8000660 <HAL_GetTick>
 8000680:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000686:	68fb      	ldr	r3, [r7, #12]
 8000688:	f1b3 3fff 	cmp.w	r3, #4294967295
 800068c:	d005      	beq.n	800069a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800068e:	4b0a      	ldr	r3, [pc, #40]	; (80006b8 <HAL_Delay+0x44>)
 8000690:	781b      	ldrb	r3, [r3, #0]
 8000692:	461a      	mov	r2, r3
 8000694:	68fb      	ldr	r3, [r7, #12]
 8000696:	4413      	add	r3, r2
 8000698:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800069a:	bf00      	nop
 800069c:	f7ff ffe0 	bl	8000660 <HAL_GetTick>
 80006a0:	4602      	mov	r2, r0
 80006a2:	68bb      	ldr	r3, [r7, #8]
 80006a4:	1ad3      	subs	r3, r2, r3
 80006a6:	68fa      	ldr	r2, [r7, #12]
 80006a8:	429a      	cmp	r2, r3
 80006aa:	d8f7      	bhi.n	800069c <HAL_Delay+0x28>
  {
  }
}
 80006ac:	bf00      	nop
 80006ae:	bf00      	nop
 80006b0:	3710      	adds	r7, #16
 80006b2:	46bd      	mov	sp, r7
 80006b4:	bd80      	pop	{r7, pc}
 80006b6:	bf00      	nop
 80006b8:	20000008 	.word	0x20000008

080006bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006bc:	b480      	push	{r7}
 80006be:	b085      	sub	sp, #20
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	f003 0307 	and.w	r3, r3, #7
 80006ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80006cc:	4b0c      	ldr	r3, [pc, #48]	; (8000700 <__NVIC_SetPriorityGrouping+0x44>)
 80006ce:	68db      	ldr	r3, [r3, #12]
 80006d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80006d2:	68ba      	ldr	r2, [r7, #8]
 80006d4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80006d8:	4013      	ands	r3, r2
 80006da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80006dc:	68fb      	ldr	r3, [r7, #12]
 80006de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80006e0:	68bb      	ldr	r3, [r7, #8]
 80006e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80006e4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80006e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80006ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80006ee:	4a04      	ldr	r2, [pc, #16]	; (8000700 <__NVIC_SetPriorityGrouping+0x44>)
 80006f0:	68bb      	ldr	r3, [r7, #8]
 80006f2:	60d3      	str	r3, [r2, #12]
}
 80006f4:	bf00      	nop
 80006f6:	3714      	adds	r7, #20
 80006f8:	46bd      	mov	sp, r7
 80006fa:	bc80      	pop	{r7}
 80006fc:	4770      	bx	lr
 80006fe:	bf00      	nop
 8000700:	e000ed00 	.word	0xe000ed00

08000704 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000704:	b480      	push	{r7}
 8000706:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000708:	4b04      	ldr	r3, [pc, #16]	; (800071c <__NVIC_GetPriorityGrouping+0x18>)
 800070a:	68db      	ldr	r3, [r3, #12]
 800070c:	0a1b      	lsrs	r3, r3, #8
 800070e:	f003 0307 	and.w	r3, r3, #7
}
 8000712:	4618      	mov	r0, r3
 8000714:	46bd      	mov	sp, r7
 8000716:	bc80      	pop	{r7}
 8000718:	4770      	bx	lr
 800071a:	bf00      	nop
 800071c:	e000ed00 	.word	0xe000ed00

08000720 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000720:	b480      	push	{r7}
 8000722:	b083      	sub	sp, #12
 8000724:	af00      	add	r7, sp, #0
 8000726:	4603      	mov	r3, r0
 8000728:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800072a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800072e:	2b00      	cmp	r3, #0
 8000730:	db0b      	blt.n	800074a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000732:	79fb      	ldrb	r3, [r7, #7]
 8000734:	f003 021f 	and.w	r2, r3, #31
 8000738:	4906      	ldr	r1, [pc, #24]	; (8000754 <__NVIC_EnableIRQ+0x34>)
 800073a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800073e:	095b      	lsrs	r3, r3, #5
 8000740:	2001      	movs	r0, #1
 8000742:	fa00 f202 	lsl.w	r2, r0, r2
 8000746:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800074a:	bf00      	nop
 800074c:	370c      	adds	r7, #12
 800074e:	46bd      	mov	sp, r7
 8000750:	bc80      	pop	{r7}
 8000752:	4770      	bx	lr
 8000754:	e000e100 	.word	0xe000e100

08000758 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000758:	b480      	push	{r7}
 800075a:	b083      	sub	sp, #12
 800075c:	af00      	add	r7, sp, #0
 800075e:	4603      	mov	r3, r0
 8000760:	6039      	str	r1, [r7, #0]
 8000762:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000764:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000768:	2b00      	cmp	r3, #0
 800076a:	db0a      	blt.n	8000782 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800076c:	683b      	ldr	r3, [r7, #0]
 800076e:	b2da      	uxtb	r2, r3
 8000770:	490c      	ldr	r1, [pc, #48]	; (80007a4 <__NVIC_SetPriority+0x4c>)
 8000772:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000776:	0112      	lsls	r2, r2, #4
 8000778:	b2d2      	uxtb	r2, r2
 800077a:	440b      	add	r3, r1
 800077c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000780:	e00a      	b.n	8000798 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000782:	683b      	ldr	r3, [r7, #0]
 8000784:	b2da      	uxtb	r2, r3
 8000786:	4908      	ldr	r1, [pc, #32]	; (80007a8 <__NVIC_SetPriority+0x50>)
 8000788:	79fb      	ldrb	r3, [r7, #7]
 800078a:	f003 030f 	and.w	r3, r3, #15
 800078e:	3b04      	subs	r3, #4
 8000790:	0112      	lsls	r2, r2, #4
 8000792:	b2d2      	uxtb	r2, r2
 8000794:	440b      	add	r3, r1
 8000796:	761a      	strb	r2, [r3, #24]
}
 8000798:	bf00      	nop
 800079a:	370c      	adds	r7, #12
 800079c:	46bd      	mov	sp, r7
 800079e:	bc80      	pop	{r7}
 80007a0:	4770      	bx	lr
 80007a2:	bf00      	nop
 80007a4:	e000e100 	.word	0xe000e100
 80007a8:	e000ed00 	.word	0xe000ed00

080007ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007ac:	b480      	push	{r7}
 80007ae:	b089      	sub	sp, #36	; 0x24
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	60f8      	str	r0, [r7, #12]
 80007b4:	60b9      	str	r1, [r7, #8]
 80007b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80007b8:	68fb      	ldr	r3, [r7, #12]
 80007ba:	f003 0307 	and.w	r3, r3, #7
 80007be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80007c0:	69fb      	ldr	r3, [r7, #28]
 80007c2:	f1c3 0307 	rsb	r3, r3, #7
 80007c6:	2b04      	cmp	r3, #4
 80007c8:	bf28      	it	cs
 80007ca:	2304      	movcs	r3, #4
 80007cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007ce:	69fb      	ldr	r3, [r7, #28]
 80007d0:	3304      	adds	r3, #4
 80007d2:	2b06      	cmp	r3, #6
 80007d4:	d902      	bls.n	80007dc <NVIC_EncodePriority+0x30>
 80007d6:	69fb      	ldr	r3, [r7, #28]
 80007d8:	3b03      	subs	r3, #3
 80007da:	e000      	b.n	80007de <NVIC_EncodePriority+0x32>
 80007dc:	2300      	movs	r3, #0
 80007de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007e0:	f04f 32ff 	mov.w	r2, #4294967295
 80007e4:	69bb      	ldr	r3, [r7, #24]
 80007e6:	fa02 f303 	lsl.w	r3, r2, r3
 80007ea:	43da      	mvns	r2, r3
 80007ec:	68bb      	ldr	r3, [r7, #8]
 80007ee:	401a      	ands	r2, r3
 80007f0:	697b      	ldr	r3, [r7, #20]
 80007f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80007f4:	f04f 31ff 	mov.w	r1, #4294967295
 80007f8:	697b      	ldr	r3, [r7, #20]
 80007fa:	fa01 f303 	lsl.w	r3, r1, r3
 80007fe:	43d9      	mvns	r1, r3
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000804:	4313      	orrs	r3, r2
         );
}
 8000806:	4618      	mov	r0, r3
 8000808:	3724      	adds	r7, #36	; 0x24
 800080a:	46bd      	mov	sp, r7
 800080c:	bc80      	pop	{r7}
 800080e:	4770      	bx	lr

08000810 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	b082      	sub	sp, #8
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	3b01      	subs	r3, #1
 800081c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000820:	d301      	bcc.n	8000826 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000822:	2301      	movs	r3, #1
 8000824:	e00f      	b.n	8000846 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000826:	4a0a      	ldr	r2, [pc, #40]	; (8000850 <SysTick_Config+0x40>)
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	3b01      	subs	r3, #1
 800082c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800082e:	210f      	movs	r1, #15
 8000830:	f04f 30ff 	mov.w	r0, #4294967295
 8000834:	f7ff ff90 	bl	8000758 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000838:	4b05      	ldr	r3, [pc, #20]	; (8000850 <SysTick_Config+0x40>)
 800083a:	2200      	movs	r2, #0
 800083c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800083e:	4b04      	ldr	r3, [pc, #16]	; (8000850 <SysTick_Config+0x40>)
 8000840:	2207      	movs	r2, #7
 8000842:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000844:	2300      	movs	r3, #0
}
 8000846:	4618      	mov	r0, r3
 8000848:	3708      	adds	r7, #8
 800084a:	46bd      	mov	sp, r7
 800084c:	bd80      	pop	{r7, pc}
 800084e:	bf00      	nop
 8000850:	e000e010 	.word	0xe000e010

08000854 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	b082      	sub	sp, #8
 8000858:	af00      	add	r7, sp, #0
 800085a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800085c:	6878      	ldr	r0, [r7, #4]
 800085e:	f7ff ff2d 	bl	80006bc <__NVIC_SetPriorityGrouping>
}
 8000862:	bf00      	nop
 8000864:	3708      	adds	r7, #8
 8000866:	46bd      	mov	sp, r7
 8000868:	bd80      	pop	{r7, pc}

0800086a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800086a:	b580      	push	{r7, lr}
 800086c:	b086      	sub	sp, #24
 800086e:	af00      	add	r7, sp, #0
 8000870:	4603      	mov	r3, r0
 8000872:	60b9      	str	r1, [r7, #8]
 8000874:	607a      	str	r2, [r7, #4]
 8000876:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000878:	2300      	movs	r3, #0
 800087a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800087c:	f7ff ff42 	bl	8000704 <__NVIC_GetPriorityGrouping>
 8000880:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000882:	687a      	ldr	r2, [r7, #4]
 8000884:	68b9      	ldr	r1, [r7, #8]
 8000886:	6978      	ldr	r0, [r7, #20]
 8000888:	f7ff ff90 	bl	80007ac <NVIC_EncodePriority>
 800088c:	4602      	mov	r2, r0
 800088e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000892:	4611      	mov	r1, r2
 8000894:	4618      	mov	r0, r3
 8000896:	f7ff ff5f 	bl	8000758 <__NVIC_SetPriority>
}
 800089a:	bf00      	nop
 800089c:	3718      	adds	r7, #24
 800089e:	46bd      	mov	sp, r7
 80008a0:	bd80      	pop	{r7, pc}

080008a2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008a2:	b580      	push	{r7, lr}
 80008a4:	b082      	sub	sp, #8
 80008a6:	af00      	add	r7, sp, #0
 80008a8:	4603      	mov	r3, r0
 80008aa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80008ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008b0:	4618      	mov	r0, r3
 80008b2:	f7ff ff35 	bl	8000720 <__NVIC_EnableIRQ>
}
 80008b6:	bf00      	nop
 80008b8:	3708      	adds	r7, #8
 80008ba:	46bd      	mov	sp, r7
 80008bc:	bd80      	pop	{r7, pc}

080008be <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80008be:	b580      	push	{r7, lr}
 80008c0:	b082      	sub	sp, #8
 80008c2:	af00      	add	r7, sp, #0
 80008c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80008c6:	6878      	ldr	r0, [r7, #4]
 80008c8:	f7ff ffa2 	bl	8000810 <SysTick_Config>
 80008cc:	4603      	mov	r3, r0
}
 80008ce:	4618      	mov	r0, r3
 80008d0:	3708      	adds	r7, #8
 80008d2:	46bd      	mov	sp, r7
 80008d4:	bd80      	pop	{r7, pc}
	...

080008d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80008d8:	b480      	push	{r7}
 80008da:	b08b      	sub	sp, #44	; 0x2c
 80008dc:	af00      	add	r7, sp, #0
 80008de:	6078      	str	r0, [r7, #4]
 80008e0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80008e2:	2300      	movs	r3, #0
 80008e4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80008e6:	2300      	movs	r3, #0
 80008e8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80008ea:	e169      	b.n	8000bc0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80008ec:	2201      	movs	r2, #1
 80008ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008f0:	fa02 f303 	lsl.w	r3, r2, r3
 80008f4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80008f6:	683b      	ldr	r3, [r7, #0]
 80008f8:	681b      	ldr	r3, [r3, #0]
 80008fa:	69fa      	ldr	r2, [r7, #28]
 80008fc:	4013      	ands	r3, r2
 80008fe:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000900:	69ba      	ldr	r2, [r7, #24]
 8000902:	69fb      	ldr	r3, [r7, #28]
 8000904:	429a      	cmp	r2, r3
 8000906:	f040 8158 	bne.w	8000bba <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800090a:	683b      	ldr	r3, [r7, #0]
 800090c:	685b      	ldr	r3, [r3, #4]
 800090e:	4a9a      	ldr	r2, [pc, #616]	; (8000b78 <HAL_GPIO_Init+0x2a0>)
 8000910:	4293      	cmp	r3, r2
 8000912:	d05e      	beq.n	80009d2 <HAL_GPIO_Init+0xfa>
 8000914:	4a98      	ldr	r2, [pc, #608]	; (8000b78 <HAL_GPIO_Init+0x2a0>)
 8000916:	4293      	cmp	r3, r2
 8000918:	d875      	bhi.n	8000a06 <HAL_GPIO_Init+0x12e>
 800091a:	4a98      	ldr	r2, [pc, #608]	; (8000b7c <HAL_GPIO_Init+0x2a4>)
 800091c:	4293      	cmp	r3, r2
 800091e:	d058      	beq.n	80009d2 <HAL_GPIO_Init+0xfa>
 8000920:	4a96      	ldr	r2, [pc, #600]	; (8000b7c <HAL_GPIO_Init+0x2a4>)
 8000922:	4293      	cmp	r3, r2
 8000924:	d86f      	bhi.n	8000a06 <HAL_GPIO_Init+0x12e>
 8000926:	4a96      	ldr	r2, [pc, #600]	; (8000b80 <HAL_GPIO_Init+0x2a8>)
 8000928:	4293      	cmp	r3, r2
 800092a:	d052      	beq.n	80009d2 <HAL_GPIO_Init+0xfa>
 800092c:	4a94      	ldr	r2, [pc, #592]	; (8000b80 <HAL_GPIO_Init+0x2a8>)
 800092e:	4293      	cmp	r3, r2
 8000930:	d869      	bhi.n	8000a06 <HAL_GPIO_Init+0x12e>
 8000932:	4a94      	ldr	r2, [pc, #592]	; (8000b84 <HAL_GPIO_Init+0x2ac>)
 8000934:	4293      	cmp	r3, r2
 8000936:	d04c      	beq.n	80009d2 <HAL_GPIO_Init+0xfa>
 8000938:	4a92      	ldr	r2, [pc, #584]	; (8000b84 <HAL_GPIO_Init+0x2ac>)
 800093a:	4293      	cmp	r3, r2
 800093c:	d863      	bhi.n	8000a06 <HAL_GPIO_Init+0x12e>
 800093e:	4a92      	ldr	r2, [pc, #584]	; (8000b88 <HAL_GPIO_Init+0x2b0>)
 8000940:	4293      	cmp	r3, r2
 8000942:	d046      	beq.n	80009d2 <HAL_GPIO_Init+0xfa>
 8000944:	4a90      	ldr	r2, [pc, #576]	; (8000b88 <HAL_GPIO_Init+0x2b0>)
 8000946:	4293      	cmp	r3, r2
 8000948:	d85d      	bhi.n	8000a06 <HAL_GPIO_Init+0x12e>
 800094a:	2b12      	cmp	r3, #18
 800094c:	d82a      	bhi.n	80009a4 <HAL_GPIO_Init+0xcc>
 800094e:	2b12      	cmp	r3, #18
 8000950:	d859      	bhi.n	8000a06 <HAL_GPIO_Init+0x12e>
 8000952:	a201      	add	r2, pc, #4	; (adr r2, 8000958 <HAL_GPIO_Init+0x80>)
 8000954:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000958:	080009d3 	.word	0x080009d3
 800095c:	080009ad 	.word	0x080009ad
 8000960:	080009bf 	.word	0x080009bf
 8000964:	08000a01 	.word	0x08000a01
 8000968:	08000a07 	.word	0x08000a07
 800096c:	08000a07 	.word	0x08000a07
 8000970:	08000a07 	.word	0x08000a07
 8000974:	08000a07 	.word	0x08000a07
 8000978:	08000a07 	.word	0x08000a07
 800097c:	08000a07 	.word	0x08000a07
 8000980:	08000a07 	.word	0x08000a07
 8000984:	08000a07 	.word	0x08000a07
 8000988:	08000a07 	.word	0x08000a07
 800098c:	08000a07 	.word	0x08000a07
 8000990:	08000a07 	.word	0x08000a07
 8000994:	08000a07 	.word	0x08000a07
 8000998:	08000a07 	.word	0x08000a07
 800099c:	080009b5 	.word	0x080009b5
 80009a0:	080009c9 	.word	0x080009c9
 80009a4:	4a79      	ldr	r2, [pc, #484]	; (8000b8c <HAL_GPIO_Init+0x2b4>)
 80009a6:	4293      	cmp	r3, r2
 80009a8:	d013      	beq.n	80009d2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80009aa:	e02c      	b.n	8000a06 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80009ac:	683b      	ldr	r3, [r7, #0]
 80009ae:	68db      	ldr	r3, [r3, #12]
 80009b0:	623b      	str	r3, [r7, #32]
          break;
 80009b2:	e029      	b.n	8000a08 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80009b4:	683b      	ldr	r3, [r7, #0]
 80009b6:	68db      	ldr	r3, [r3, #12]
 80009b8:	3304      	adds	r3, #4
 80009ba:	623b      	str	r3, [r7, #32]
          break;
 80009bc:	e024      	b.n	8000a08 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80009be:	683b      	ldr	r3, [r7, #0]
 80009c0:	68db      	ldr	r3, [r3, #12]
 80009c2:	3308      	adds	r3, #8
 80009c4:	623b      	str	r3, [r7, #32]
          break;
 80009c6:	e01f      	b.n	8000a08 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80009c8:	683b      	ldr	r3, [r7, #0]
 80009ca:	68db      	ldr	r3, [r3, #12]
 80009cc:	330c      	adds	r3, #12
 80009ce:	623b      	str	r3, [r7, #32]
          break;
 80009d0:	e01a      	b.n	8000a08 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80009d2:	683b      	ldr	r3, [r7, #0]
 80009d4:	689b      	ldr	r3, [r3, #8]
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d102      	bne.n	80009e0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80009da:	2304      	movs	r3, #4
 80009dc:	623b      	str	r3, [r7, #32]
          break;
 80009de:	e013      	b.n	8000a08 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80009e0:	683b      	ldr	r3, [r7, #0]
 80009e2:	689b      	ldr	r3, [r3, #8]
 80009e4:	2b01      	cmp	r3, #1
 80009e6:	d105      	bne.n	80009f4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80009e8:	2308      	movs	r3, #8
 80009ea:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	69fa      	ldr	r2, [r7, #28]
 80009f0:	611a      	str	r2, [r3, #16]
          break;
 80009f2:	e009      	b.n	8000a08 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80009f4:	2308      	movs	r3, #8
 80009f6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	69fa      	ldr	r2, [r7, #28]
 80009fc:	615a      	str	r2, [r3, #20]
          break;
 80009fe:	e003      	b.n	8000a08 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000a00:	2300      	movs	r3, #0
 8000a02:	623b      	str	r3, [r7, #32]
          break;
 8000a04:	e000      	b.n	8000a08 <HAL_GPIO_Init+0x130>
          break;
 8000a06:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000a08:	69bb      	ldr	r3, [r7, #24]
 8000a0a:	2bff      	cmp	r3, #255	; 0xff
 8000a0c:	d801      	bhi.n	8000a12 <HAL_GPIO_Init+0x13a>
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	e001      	b.n	8000a16 <HAL_GPIO_Init+0x13e>
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	3304      	adds	r3, #4
 8000a16:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000a18:	69bb      	ldr	r3, [r7, #24]
 8000a1a:	2bff      	cmp	r3, #255	; 0xff
 8000a1c:	d802      	bhi.n	8000a24 <HAL_GPIO_Init+0x14c>
 8000a1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a20:	009b      	lsls	r3, r3, #2
 8000a22:	e002      	b.n	8000a2a <HAL_GPIO_Init+0x152>
 8000a24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a26:	3b08      	subs	r3, #8
 8000a28:	009b      	lsls	r3, r3, #2
 8000a2a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000a2c:	697b      	ldr	r3, [r7, #20]
 8000a2e:	681a      	ldr	r2, [r3, #0]
 8000a30:	210f      	movs	r1, #15
 8000a32:	693b      	ldr	r3, [r7, #16]
 8000a34:	fa01 f303 	lsl.w	r3, r1, r3
 8000a38:	43db      	mvns	r3, r3
 8000a3a:	401a      	ands	r2, r3
 8000a3c:	6a39      	ldr	r1, [r7, #32]
 8000a3e:	693b      	ldr	r3, [r7, #16]
 8000a40:	fa01 f303 	lsl.w	r3, r1, r3
 8000a44:	431a      	orrs	r2, r3
 8000a46:	697b      	ldr	r3, [r7, #20]
 8000a48:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000a4a:	683b      	ldr	r3, [r7, #0]
 8000a4c:	685b      	ldr	r3, [r3, #4]
 8000a4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	f000 80b1 	beq.w	8000bba <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000a58:	4b4d      	ldr	r3, [pc, #308]	; (8000b90 <HAL_GPIO_Init+0x2b8>)
 8000a5a:	699b      	ldr	r3, [r3, #24]
 8000a5c:	4a4c      	ldr	r2, [pc, #304]	; (8000b90 <HAL_GPIO_Init+0x2b8>)
 8000a5e:	f043 0301 	orr.w	r3, r3, #1
 8000a62:	6193      	str	r3, [r2, #24]
 8000a64:	4b4a      	ldr	r3, [pc, #296]	; (8000b90 <HAL_GPIO_Init+0x2b8>)
 8000a66:	699b      	ldr	r3, [r3, #24]
 8000a68:	f003 0301 	and.w	r3, r3, #1
 8000a6c:	60bb      	str	r3, [r7, #8]
 8000a6e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000a70:	4a48      	ldr	r2, [pc, #288]	; (8000b94 <HAL_GPIO_Init+0x2bc>)
 8000a72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a74:	089b      	lsrs	r3, r3, #2
 8000a76:	3302      	adds	r3, #2
 8000a78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a7c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000a7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a80:	f003 0303 	and.w	r3, r3, #3
 8000a84:	009b      	lsls	r3, r3, #2
 8000a86:	220f      	movs	r2, #15
 8000a88:	fa02 f303 	lsl.w	r3, r2, r3
 8000a8c:	43db      	mvns	r3, r3
 8000a8e:	68fa      	ldr	r2, [r7, #12]
 8000a90:	4013      	ands	r3, r2
 8000a92:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	4a40      	ldr	r2, [pc, #256]	; (8000b98 <HAL_GPIO_Init+0x2c0>)
 8000a98:	4293      	cmp	r3, r2
 8000a9a:	d013      	beq.n	8000ac4 <HAL_GPIO_Init+0x1ec>
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	4a3f      	ldr	r2, [pc, #252]	; (8000b9c <HAL_GPIO_Init+0x2c4>)
 8000aa0:	4293      	cmp	r3, r2
 8000aa2:	d00d      	beq.n	8000ac0 <HAL_GPIO_Init+0x1e8>
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	4a3e      	ldr	r2, [pc, #248]	; (8000ba0 <HAL_GPIO_Init+0x2c8>)
 8000aa8:	4293      	cmp	r3, r2
 8000aaa:	d007      	beq.n	8000abc <HAL_GPIO_Init+0x1e4>
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	4a3d      	ldr	r2, [pc, #244]	; (8000ba4 <HAL_GPIO_Init+0x2cc>)
 8000ab0:	4293      	cmp	r3, r2
 8000ab2:	d101      	bne.n	8000ab8 <HAL_GPIO_Init+0x1e0>
 8000ab4:	2303      	movs	r3, #3
 8000ab6:	e006      	b.n	8000ac6 <HAL_GPIO_Init+0x1ee>
 8000ab8:	2304      	movs	r3, #4
 8000aba:	e004      	b.n	8000ac6 <HAL_GPIO_Init+0x1ee>
 8000abc:	2302      	movs	r3, #2
 8000abe:	e002      	b.n	8000ac6 <HAL_GPIO_Init+0x1ee>
 8000ac0:	2301      	movs	r3, #1
 8000ac2:	e000      	b.n	8000ac6 <HAL_GPIO_Init+0x1ee>
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000ac8:	f002 0203 	and.w	r2, r2, #3
 8000acc:	0092      	lsls	r2, r2, #2
 8000ace:	4093      	lsls	r3, r2
 8000ad0:	68fa      	ldr	r2, [r7, #12]
 8000ad2:	4313      	orrs	r3, r2
 8000ad4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000ad6:	492f      	ldr	r1, [pc, #188]	; (8000b94 <HAL_GPIO_Init+0x2bc>)
 8000ad8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ada:	089b      	lsrs	r3, r3, #2
 8000adc:	3302      	adds	r3, #2
 8000ade:	68fa      	ldr	r2, [r7, #12]
 8000ae0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000ae4:	683b      	ldr	r3, [r7, #0]
 8000ae6:	685b      	ldr	r3, [r3, #4]
 8000ae8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d006      	beq.n	8000afe <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000af0:	4b2d      	ldr	r3, [pc, #180]	; (8000ba8 <HAL_GPIO_Init+0x2d0>)
 8000af2:	689a      	ldr	r2, [r3, #8]
 8000af4:	492c      	ldr	r1, [pc, #176]	; (8000ba8 <HAL_GPIO_Init+0x2d0>)
 8000af6:	69bb      	ldr	r3, [r7, #24]
 8000af8:	4313      	orrs	r3, r2
 8000afa:	608b      	str	r3, [r1, #8]
 8000afc:	e006      	b.n	8000b0c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000afe:	4b2a      	ldr	r3, [pc, #168]	; (8000ba8 <HAL_GPIO_Init+0x2d0>)
 8000b00:	689a      	ldr	r2, [r3, #8]
 8000b02:	69bb      	ldr	r3, [r7, #24]
 8000b04:	43db      	mvns	r3, r3
 8000b06:	4928      	ldr	r1, [pc, #160]	; (8000ba8 <HAL_GPIO_Init+0x2d0>)
 8000b08:	4013      	ands	r3, r2
 8000b0a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000b0c:	683b      	ldr	r3, [r7, #0]
 8000b0e:	685b      	ldr	r3, [r3, #4]
 8000b10:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d006      	beq.n	8000b26 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000b18:	4b23      	ldr	r3, [pc, #140]	; (8000ba8 <HAL_GPIO_Init+0x2d0>)
 8000b1a:	68da      	ldr	r2, [r3, #12]
 8000b1c:	4922      	ldr	r1, [pc, #136]	; (8000ba8 <HAL_GPIO_Init+0x2d0>)
 8000b1e:	69bb      	ldr	r3, [r7, #24]
 8000b20:	4313      	orrs	r3, r2
 8000b22:	60cb      	str	r3, [r1, #12]
 8000b24:	e006      	b.n	8000b34 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000b26:	4b20      	ldr	r3, [pc, #128]	; (8000ba8 <HAL_GPIO_Init+0x2d0>)
 8000b28:	68da      	ldr	r2, [r3, #12]
 8000b2a:	69bb      	ldr	r3, [r7, #24]
 8000b2c:	43db      	mvns	r3, r3
 8000b2e:	491e      	ldr	r1, [pc, #120]	; (8000ba8 <HAL_GPIO_Init+0x2d0>)
 8000b30:	4013      	ands	r3, r2
 8000b32:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000b34:	683b      	ldr	r3, [r7, #0]
 8000b36:	685b      	ldr	r3, [r3, #4]
 8000b38:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d006      	beq.n	8000b4e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000b40:	4b19      	ldr	r3, [pc, #100]	; (8000ba8 <HAL_GPIO_Init+0x2d0>)
 8000b42:	685a      	ldr	r2, [r3, #4]
 8000b44:	4918      	ldr	r1, [pc, #96]	; (8000ba8 <HAL_GPIO_Init+0x2d0>)
 8000b46:	69bb      	ldr	r3, [r7, #24]
 8000b48:	4313      	orrs	r3, r2
 8000b4a:	604b      	str	r3, [r1, #4]
 8000b4c:	e006      	b.n	8000b5c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000b4e:	4b16      	ldr	r3, [pc, #88]	; (8000ba8 <HAL_GPIO_Init+0x2d0>)
 8000b50:	685a      	ldr	r2, [r3, #4]
 8000b52:	69bb      	ldr	r3, [r7, #24]
 8000b54:	43db      	mvns	r3, r3
 8000b56:	4914      	ldr	r1, [pc, #80]	; (8000ba8 <HAL_GPIO_Init+0x2d0>)
 8000b58:	4013      	ands	r3, r2
 8000b5a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000b5c:	683b      	ldr	r3, [r7, #0]
 8000b5e:	685b      	ldr	r3, [r3, #4]
 8000b60:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d021      	beq.n	8000bac <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000b68:	4b0f      	ldr	r3, [pc, #60]	; (8000ba8 <HAL_GPIO_Init+0x2d0>)
 8000b6a:	681a      	ldr	r2, [r3, #0]
 8000b6c:	490e      	ldr	r1, [pc, #56]	; (8000ba8 <HAL_GPIO_Init+0x2d0>)
 8000b6e:	69bb      	ldr	r3, [r7, #24]
 8000b70:	4313      	orrs	r3, r2
 8000b72:	600b      	str	r3, [r1, #0]
 8000b74:	e021      	b.n	8000bba <HAL_GPIO_Init+0x2e2>
 8000b76:	bf00      	nop
 8000b78:	10320000 	.word	0x10320000
 8000b7c:	10310000 	.word	0x10310000
 8000b80:	10220000 	.word	0x10220000
 8000b84:	10210000 	.word	0x10210000
 8000b88:	10120000 	.word	0x10120000
 8000b8c:	10110000 	.word	0x10110000
 8000b90:	40021000 	.word	0x40021000
 8000b94:	40010000 	.word	0x40010000
 8000b98:	40010800 	.word	0x40010800
 8000b9c:	40010c00 	.word	0x40010c00
 8000ba0:	40011000 	.word	0x40011000
 8000ba4:	40011400 	.word	0x40011400
 8000ba8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000bac:	4b0b      	ldr	r3, [pc, #44]	; (8000bdc <HAL_GPIO_Init+0x304>)
 8000bae:	681a      	ldr	r2, [r3, #0]
 8000bb0:	69bb      	ldr	r3, [r7, #24]
 8000bb2:	43db      	mvns	r3, r3
 8000bb4:	4909      	ldr	r1, [pc, #36]	; (8000bdc <HAL_GPIO_Init+0x304>)
 8000bb6:	4013      	ands	r3, r2
 8000bb8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000bba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bbc:	3301      	adds	r3, #1
 8000bbe:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000bc0:	683b      	ldr	r3, [r7, #0]
 8000bc2:	681a      	ldr	r2, [r3, #0]
 8000bc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bc6:	fa22 f303 	lsr.w	r3, r2, r3
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	f47f ae8e 	bne.w	80008ec <HAL_GPIO_Init+0x14>
  }
}
 8000bd0:	bf00      	nop
 8000bd2:	bf00      	nop
 8000bd4:	372c      	adds	r7, #44	; 0x2c
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	bc80      	pop	{r7}
 8000bda:	4770      	bx	lr
 8000bdc:	40010400 	.word	0x40010400

08000be0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000be0:	b480      	push	{r7}
 8000be2:	b083      	sub	sp, #12
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]
 8000be8:	460b      	mov	r3, r1
 8000bea:	807b      	strh	r3, [r7, #2]
 8000bec:	4613      	mov	r3, r2
 8000bee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000bf0:	787b      	ldrb	r3, [r7, #1]
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d003      	beq.n	8000bfe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000bf6:	887a      	ldrh	r2, [r7, #2]
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000bfc:	e003      	b.n	8000c06 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000bfe:	887b      	ldrh	r3, [r7, #2]
 8000c00:	041a      	lsls	r2, r3, #16
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	611a      	str	r2, [r3, #16]
}
 8000c06:	bf00      	nop
 8000c08:	370c      	adds	r7, #12
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	bc80      	pop	{r7}
 8000c0e:	4770      	bx	lr

08000c10 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000c10:	b480      	push	{r7}
 8000c12:	b085      	sub	sp, #20
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
 8000c18:	460b      	mov	r3, r1
 8000c1a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	68db      	ldr	r3, [r3, #12]
 8000c20:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000c22:	887a      	ldrh	r2, [r7, #2]
 8000c24:	68fb      	ldr	r3, [r7, #12]
 8000c26:	4013      	ands	r3, r2
 8000c28:	041a      	lsls	r2, r3, #16
 8000c2a:	68fb      	ldr	r3, [r7, #12]
 8000c2c:	43d9      	mvns	r1, r3
 8000c2e:	887b      	ldrh	r3, [r7, #2]
 8000c30:	400b      	ands	r3, r1
 8000c32:	431a      	orrs	r2, r3
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	611a      	str	r2, [r3, #16]
}
 8000c38:	bf00      	nop
 8000c3a:	3714      	adds	r7, #20
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	bc80      	pop	{r7}
 8000c40:	4770      	bx	lr

08000c42 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8000c42:	b580      	push	{r7, lr}
 8000c44:	b084      	sub	sp, #16
 8000c46:	af00      	add	r7, sp, #0
 8000c48:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d101      	bne.n	8000c54 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8000c50:	2301      	movs	r3, #1
 8000c52:	e0e8      	b.n	8000e26 <HAL_PCD_Init+0x1e4>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	f893 3291 	ldrb.w	r3, [r3, #657]	; 0x291
 8000c5a:	b2db      	uxtb	r3, r3
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d106      	bne.n	8000c6e <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	2200      	movs	r2, #0
 8000c64:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8000c68:	6878      	ldr	r0, [r7, #4]
 8000c6a:	f006 fec9 	bl	8007a00 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	2203      	movs	r2, #3
 8000c72:	f883 2291 	strb.w	r2, [r3, #657]	; 0x291

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	2200      	movs	r2, #0
 8000c7a:	715a      	strb	r2, [r3, #5]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	4618      	mov	r0, r3
 8000c82:	f002 fde8 	bl	8003856 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	6818      	ldr	r0, [r3, #0]
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	3304      	adds	r3, #4
 8000c8e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000c90:	f002 fdbe 	bl	8003810 <USB_CoreInit>
 8000c94:	4603      	mov	r3, r0
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d005      	beq.n	8000ca6 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	2202      	movs	r2, #2
 8000c9e:	f883 2291 	strb.w	r2, [r3, #657]	; 0x291
    return HAL_ERROR;
 8000ca2:	2301      	movs	r3, #1
 8000ca4:	e0bf      	b.n	8000e26 <HAL_PCD_Init+0x1e4>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	2100      	movs	r1, #0
 8000cac:	4618      	mov	r0, r3
 8000cae:	f002 fdec 	bl	800388a <USB_SetCurrentMode>
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d005      	beq.n	8000cc4 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	2202      	movs	r2, #2
 8000cbc:	f883 2291 	strb.w	r2, [r3, #657]	; 0x291
    return HAL_ERROR;
 8000cc0:	2301      	movs	r3, #1
 8000cc2:	e0b0      	b.n	8000e26 <HAL_PCD_Init+0x1e4>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	73fb      	strb	r3, [r7, #15]
 8000cc8:	e03e      	b.n	8000d48 <HAL_PCD_Init+0x106>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8000cca:	7bfa      	ldrb	r2, [r7, #15]
 8000ccc:	6879      	ldr	r1, [r7, #4]
 8000cce:	4613      	mov	r3, r2
 8000cd0:	009b      	lsls	r3, r3, #2
 8000cd2:	4413      	add	r3, r2
 8000cd4:	00db      	lsls	r3, r3, #3
 8000cd6:	440b      	add	r3, r1
 8000cd8:	3311      	adds	r3, #17
 8000cda:	2201      	movs	r2, #1
 8000cdc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8000cde:	7bfa      	ldrb	r2, [r7, #15]
 8000ce0:	6879      	ldr	r1, [r7, #4]
 8000ce2:	4613      	mov	r3, r2
 8000ce4:	009b      	lsls	r3, r3, #2
 8000ce6:	4413      	add	r3, r2
 8000ce8:	00db      	lsls	r3, r3, #3
 8000cea:	440b      	add	r3, r1
 8000cec:	3310      	adds	r3, #16
 8000cee:	7bfa      	ldrb	r2, [r7, #15]
 8000cf0:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8000cf2:	7bfa      	ldrb	r2, [r7, #15]
 8000cf4:	6879      	ldr	r1, [r7, #4]
 8000cf6:	4613      	mov	r3, r2
 8000cf8:	009b      	lsls	r3, r3, #2
 8000cfa:	4413      	add	r3, r2
 8000cfc:	00db      	lsls	r3, r3, #3
 8000cfe:	440b      	add	r3, r1
 8000d00:	3313      	adds	r3, #19
 8000d02:	2200      	movs	r2, #0
 8000d04:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8000d06:	7bfa      	ldrb	r2, [r7, #15]
 8000d08:	6879      	ldr	r1, [r7, #4]
 8000d0a:	4613      	mov	r3, r2
 8000d0c:	009b      	lsls	r3, r3, #2
 8000d0e:	4413      	add	r3, r2
 8000d10:	00db      	lsls	r3, r3, #3
 8000d12:	440b      	add	r3, r1
 8000d14:	3320      	adds	r3, #32
 8000d16:	2200      	movs	r2, #0
 8000d18:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8000d1a:	7bfa      	ldrb	r2, [r7, #15]
 8000d1c:	6879      	ldr	r1, [r7, #4]
 8000d1e:	4613      	mov	r3, r2
 8000d20:	009b      	lsls	r3, r3, #2
 8000d22:	4413      	add	r3, r2
 8000d24:	00db      	lsls	r3, r3, #3
 8000d26:	440b      	add	r3, r1
 8000d28:	3324      	adds	r3, #36	; 0x24
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8000d2e:	7bfb      	ldrb	r3, [r7, #15]
 8000d30:	6879      	ldr	r1, [r7, #4]
 8000d32:	1c5a      	adds	r2, r3, #1
 8000d34:	4613      	mov	r3, r2
 8000d36:	009b      	lsls	r3, r3, #2
 8000d38:	4413      	add	r3, r2
 8000d3a:	00db      	lsls	r3, r3, #3
 8000d3c:	440b      	add	r3, r1
 8000d3e:	2200      	movs	r2, #0
 8000d40:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000d42:	7bfb      	ldrb	r3, [r7, #15]
 8000d44:	3301      	adds	r3, #1
 8000d46:	73fb      	strb	r3, [r7, #15]
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	791b      	ldrb	r3, [r3, #4]
 8000d4c:	7bfa      	ldrb	r2, [r7, #15]
 8000d4e:	429a      	cmp	r2, r3
 8000d50:	d3bb      	bcc.n	8000cca <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000d52:	2300      	movs	r3, #0
 8000d54:	73fb      	strb	r3, [r7, #15]
 8000d56:	e044      	b.n	8000de2 <HAL_PCD_Init+0x1a0>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8000d58:	7bfa      	ldrb	r2, [r7, #15]
 8000d5a:	6879      	ldr	r1, [r7, #4]
 8000d5c:	4613      	mov	r3, r2
 8000d5e:	009b      	lsls	r3, r3, #2
 8000d60:	4413      	add	r3, r2
 8000d62:	00db      	lsls	r3, r3, #3
 8000d64:	440b      	add	r3, r1
 8000d66:	f203 1351 	addw	r3, r3, #337	; 0x151
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8000d6e:	7bfa      	ldrb	r2, [r7, #15]
 8000d70:	6879      	ldr	r1, [r7, #4]
 8000d72:	4613      	mov	r3, r2
 8000d74:	009b      	lsls	r3, r3, #2
 8000d76:	4413      	add	r3, r2
 8000d78:	00db      	lsls	r3, r3, #3
 8000d7a:	440b      	add	r3, r1
 8000d7c:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8000d80:	7bfa      	ldrb	r2, [r7, #15]
 8000d82:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8000d84:	7bfa      	ldrb	r2, [r7, #15]
 8000d86:	6879      	ldr	r1, [r7, #4]
 8000d88:	4613      	mov	r3, r2
 8000d8a:	009b      	lsls	r3, r3, #2
 8000d8c:	4413      	add	r3, r2
 8000d8e:	00db      	lsls	r3, r3, #3
 8000d90:	440b      	add	r3, r1
 8000d92:	f203 1353 	addw	r3, r3, #339	; 0x153
 8000d96:	2200      	movs	r2, #0
 8000d98:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8000d9a:	7bfa      	ldrb	r2, [r7, #15]
 8000d9c:	6879      	ldr	r1, [r7, #4]
 8000d9e:	4613      	mov	r3, r2
 8000da0:	009b      	lsls	r3, r3, #2
 8000da2:	4413      	add	r3, r2
 8000da4:	00db      	lsls	r3, r3, #3
 8000da6:	440b      	add	r3, r1
 8000da8:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 8000dac:	2200      	movs	r2, #0
 8000dae:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8000db0:	7bfa      	ldrb	r2, [r7, #15]
 8000db2:	6879      	ldr	r1, [r7, #4]
 8000db4:	4613      	mov	r3, r2
 8000db6:	009b      	lsls	r3, r3, #2
 8000db8:	4413      	add	r3, r2
 8000dba:	00db      	lsls	r3, r3, #3
 8000dbc:	440b      	add	r3, r1
 8000dbe:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8000dc6:	7bfa      	ldrb	r2, [r7, #15]
 8000dc8:	6879      	ldr	r1, [r7, #4]
 8000dca:	4613      	mov	r3, r2
 8000dcc:	009b      	lsls	r3, r3, #2
 8000dce:	4413      	add	r3, r2
 8000dd0:	00db      	lsls	r3, r3, #3
 8000dd2:	440b      	add	r3, r1
 8000dd4:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8000dd8:	2200      	movs	r2, #0
 8000dda:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000ddc:	7bfb      	ldrb	r3, [r7, #15]
 8000dde:	3301      	adds	r3, #1
 8000de0:	73fb      	strb	r3, [r7, #15]
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	791b      	ldrb	r3, [r3, #4]
 8000de6:	7bfa      	ldrb	r2, [r7, #15]
 8000de8:	429a      	cmp	r2, r3
 8000dea:	d3b5      	bcc.n	8000d58 <HAL_PCD_Init+0x116>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	6818      	ldr	r0, [r3, #0]
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	3304      	adds	r3, #4
 8000df4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000df6:	f002 fd54 	bl	80038a2 <USB_DevInit>
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d005      	beq.n	8000e0c <HAL_PCD_Init+0x1ca>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	2202      	movs	r2, #2
 8000e04:	f883 2291 	strb.w	r2, [r3, #657]	; 0x291
    return HAL_ERROR;
 8000e08:	2301      	movs	r3, #1
 8000e0a:	e00c      	b.n	8000e26 <HAL_PCD_Init+0x1e4>
  }

  hpcd->USB_Address = 0U;
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	2200      	movs	r2, #0
 8000e10:	735a      	strb	r2, [r3, #13]
  hpcd->State = HAL_PCD_STATE_READY;
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	2201      	movs	r2, #1
 8000e16:	f883 2291 	strb.w	r2, [r3, #657]	; 0x291
  (void)USB_DevDisconnect(hpcd->Instance);
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	4618      	mov	r0, r3
 8000e20:	f004 ffd3 	bl	8005dca <USB_DevDisconnect>

  return HAL_OK;
 8000e24:	2300      	movs	r3, #0
}
 8000e26:	4618      	mov	r0, r3
 8000e28:	3710      	adds	r7, #16
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bd80      	pop	{r7, pc}

08000e2e <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8000e2e:	b580      	push	{r7, lr}
 8000e30:	b082      	sub	sp, #8
 8000e32:	af00      	add	r7, sp, #0
 8000e34:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	f893 3290 	ldrb.w	r3, [r3, #656]	; 0x290
 8000e3c:	2b01      	cmp	r3, #1
 8000e3e:	d101      	bne.n	8000e44 <HAL_PCD_Start+0x16>
 8000e40:	2302      	movs	r3, #2
 8000e42:	e016      	b.n	8000e72 <HAL_PCD_Start+0x44>
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	2201      	movs	r2, #1
 8000e48:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
  __HAL_PCD_ENABLE(hpcd);
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	4618      	mov	r0, r3
 8000e52:	f002 fcea 	bl	800382a <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8000e56:	2101      	movs	r1, #1
 8000e58:	6878      	ldr	r0, [r7, #4]
 8000e5a:	f007 f844 	bl	8007ee6 <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	4618      	mov	r0, r3
 8000e64:	f004 ffa7 	bl	8005db6 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290

  return HAL_OK;
 8000e70:	2300      	movs	r3, #0
}
 8000e72:	4618      	mov	r0, r3
 8000e74:	3708      	adds	r7, #8
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bd80      	pop	{r7, pc}

08000e7a <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8000e7a:	b580      	push	{r7, lr}
 8000e7c:	b088      	sub	sp, #32
 8000e7e:	af00      	add	r7, sp, #0
 8000e80:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	4618      	mov	r0, r3
 8000e88:	f004 ffa9 	bl	8005dde <USB_ReadInterrupts>
 8000e8c:	61b8      	str	r0, [r7, #24]
  uint16_t store_ep[8];
  uint8_t i;

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8000e8e:	69bb      	ldr	r3, [r7, #24]
 8000e90:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d003      	beq.n	8000ea0 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8000e98:	6878      	ldr	r0, [r7, #4]
 8000e9a:	f000 fb1a 	bl	80014d2 <PCD_EP_ISR_Handler>

    return;
 8000e9e:	e119      	b.n	80010d4 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8000ea0:	69bb      	ldr	r3, [r7, #24]
 8000ea2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d013      	beq.n	8000ed2 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8000eb2:	b29a      	uxth	r2, r3
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8000ebc:	b292      	uxth	r2, r2
 8000ebe:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8000ec2:	6878      	ldr	r0, [r7, #4]
 8000ec4:	f006 fe17 	bl	8007af6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8000ec8:	2100      	movs	r1, #0
 8000eca:	6878      	ldr	r0, [r7, #4]
 8000ecc:	f000 f905 	bl	80010da <HAL_PCD_SetAddress>

    return;
 8000ed0:	e100      	b.n	80010d4 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8000ed2:	69bb      	ldr	r3, [r7, #24]
 8000ed4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d00c      	beq.n	8000ef6 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8000ee4:	b29a      	uxth	r2, r3
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8000eee:	b292      	uxth	r2, r2
 8000ef0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8000ef4:	e0ee      	b.n	80010d4 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8000ef6:	69bb      	ldr	r3, [r7, #24]
 8000ef8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d00c      	beq.n	8000f1a <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8000f08:	b29a      	uxth	r2, r3
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8000f12:	b292      	uxth	r2, r2
 8000f14:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8000f18:	e0dc      	b.n	80010d4 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8000f1a:	69bb      	ldr	r3, [r7, #24]
 8000f1c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d027      	beq.n	8000f74 <HAL_PCD_IRQHandler+0xfa>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8000f2c:	b29a      	uxth	r2, r3
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	f022 0204 	bic.w	r2, r2, #4
 8000f36:	b292      	uxth	r2, r2
 8000f38:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8000f44:	b29a      	uxth	r2, r3
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	f022 0208 	bic.w	r2, r2, #8
 8000f4e:	b292      	uxth	r2, r2
 8000f50:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8000f54:	6878      	ldr	r0, [r7, #4]
 8000f56:	f006 fe07 	bl	8007b68 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8000f62:	b29a      	uxth	r2, r3
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8000f6c:	b292      	uxth	r2, r2
 8000f6e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8000f72:	e0af      	b.n	80010d4 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8000f74:	69bb      	ldr	r3, [r7, #24]
 8000f76:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	f000 8083 	beq.w	8001086 <HAL_PCD_IRQHandler+0x20c>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint registers */
    for (i = 0U; i < 8U; i++)
 8000f80:	2300      	movs	r3, #0
 8000f82:	77fb      	strb	r3, [r7, #31]
 8000f84:	e010      	b.n	8000fa8 <HAL_PCD_IRQHandler+0x12e>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	461a      	mov	r2, r3
 8000f8c:	7ffb      	ldrb	r3, [r7, #31]
 8000f8e:	009b      	lsls	r3, r3, #2
 8000f90:	441a      	add	r2, r3
 8000f92:	7ffb      	ldrb	r3, [r7, #31]
 8000f94:	8812      	ldrh	r2, [r2, #0]
 8000f96:	b292      	uxth	r2, r2
 8000f98:	005b      	lsls	r3, r3, #1
 8000f9a:	3320      	adds	r3, #32
 8000f9c:	443b      	add	r3, r7
 8000f9e:	f823 2c18 	strh.w	r2, [r3, #-24]
    for (i = 0U; i < 8U; i++)
 8000fa2:	7ffb      	ldrb	r3, [r7, #31]
 8000fa4:	3301      	adds	r3, #1
 8000fa6:	77fb      	strb	r3, [r7, #31]
 8000fa8:	7ffb      	ldrb	r3, [r7, #31]
 8000faa:	2b07      	cmp	r3, #7
 8000fac:	d9eb      	bls.n	8000f86 <HAL_PCD_IRQHandler+0x10c>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8000fb6:	b29a      	uxth	r2, r3
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	f042 0201 	orr.w	r2, r2, #1
 8000fc0:	b292      	uxth	r2, r2
 8000fc2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8000fce:	b29a      	uxth	r2, r3
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	f022 0201 	bic.w	r2, r2, #1
 8000fd8:	b292      	uxth	r2, r2
 8000fda:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 8000fde:	bf00      	nop
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8000fe8:	b29b      	uxth	r3, r3
 8000fea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d0f6      	beq.n	8000fe0 <HAL_PCD_IRQHandler+0x166>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8000ffa:	b29a      	uxth	r2, r3
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001004:	b292      	uxth	r2, r2
 8001006:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 800100a:	2300      	movs	r3, #0
 800100c:	77fb      	strb	r3, [r7, #31]
 800100e:	e00f      	b.n	8001030 <HAL_PCD_IRQHandler+0x1b6>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 8001010:	7ffb      	ldrb	r3, [r7, #31]
 8001012:	687a      	ldr	r2, [r7, #4]
 8001014:	6812      	ldr	r2, [r2, #0]
 8001016:	4611      	mov	r1, r2
 8001018:	7ffa      	ldrb	r2, [r7, #31]
 800101a:	0092      	lsls	r2, r2, #2
 800101c:	440a      	add	r2, r1
 800101e:	005b      	lsls	r3, r3, #1
 8001020:	3320      	adds	r3, #32
 8001022:	443b      	add	r3, r7
 8001024:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8001028:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 800102a:	7ffb      	ldrb	r3, [r7, #31]
 800102c:	3301      	adds	r3, #1
 800102e:	77fb      	strb	r3, [r7, #31]
 8001030:	7ffb      	ldrb	r3, [r7, #31]
 8001032:	2b07      	cmp	r3, #7
 8001034:	d9ec      	bls.n	8001010 <HAL_PCD_IRQHandler+0x196>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800103e:	b29a      	uxth	r2, r3
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	f042 0208 	orr.w	r2, r2, #8
 8001048:	b292      	uxth	r2, r2
 800104a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001056:	b29a      	uxth	r2, r3
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001060:	b292      	uxth	r2, r2
 8001062:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800106e:	b29a      	uxth	r2, r3
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	f042 0204 	orr.w	r2, r2, #4
 8001078:	b292      	uxth	r2, r2
 800107a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 800107e:	6878      	ldr	r0, [r7, #4]
 8001080:	f006 fd58 	bl	8007b34 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8001084:	e026      	b.n	80010d4 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8001086:	69bb      	ldr	r3, [r7, #24]
 8001088:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800108c:	2b00      	cmp	r3, #0
 800108e:	d00f      	beq.n	80010b0 <HAL_PCD_IRQHandler+0x236>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001098:	b29a      	uxth	r2, r3
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80010a2:	b292      	uxth	r2, r2
 80010a4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 80010a8:	6878      	ldr	r0, [r7, #4]
 80010aa:	f006 fd16 	bl	8007ada <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80010ae:	e011      	b.n	80010d4 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 80010b0:	69bb      	ldr	r3, [r7, #24]
 80010b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d00c      	beq.n	80010d4 <HAL_PCD_IRQHandler+0x25a>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80010c2:	b29a      	uxth	r2, r3
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80010cc:	b292      	uxth	r2, r2
 80010ce:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 80010d2:	bf00      	nop
  }
}
 80010d4:	3720      	adds	r7, #32
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd80      	pop	{r7, pc}

080010da <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80010da:	b580      	push	{r7, lr}
 80010dc:	b082      	sub	sp, #8
 80010de:	af00      	add	r7, sp, #0
 80010e0:	6078      	str	r0, [r7, #4]
 80010e2:	460b      	mov	r3, r1
 80010e4:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	f893 3290 	ldrb.w	r3, [r3, #656]	; 0x290
 80010ec:	2b01      	cmp	r3, #1
 80010ee:	d101      	bne.n	80010f4 <HAL_PCD_SetAddress+0x1a>
 80010f0:	2302      	movs	r3, #2
 80010f2:	e012      	b.n	800111a <HAL_PCD_SetAddress+0x40>
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	2201      	movs	r2, #1
 80010f8:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
  hpcd->USB_Address = address;
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	78fa      	ldrb	r2, [r7, #3]
 8001100:	735a      	strb	r2, [r3, #13]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	78fa      	ldrb	r2, [r7, #3]
 8001108:	4611      	mov	r1, r2
 800110a:	4618      	mov	r0, r3
 800110c:	f004 fe40 	bl	8005d90 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	2200      	movs	r2, #0
 8001114:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290

  return HAL_OK;
 8001118:	2300      	movs	r3, #0
}
 800111a:	4618      	mov	r0, r3
 800111c:	3708      	adds	r7, #8
 800111e:	46bd      	mov	sp, r7
 8001120:	bd80      	pop	{r7, pc}

08001122 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8001122:	b580      	push	{r7, lr}
 8001124:	b084      	sub	sp, #16
 8001126:	af00      	add	r7, sp, #0
 8001128:	6078      	str	r0, [r7, #4]
 800112a:	4608      	mov	r0, r1
 800112c:	4611      	mov	r1, r2
 800112e:	461a      	mov	r2, r3
 8001130:	4603      	mov	r3, r0
 8001132:	70fb      	strb	r3, [r7, #3]
 8001134:	460b      	mov	r3, r1
 8001136:	803b      	strh	r3, [r7, #0]
 8001138:	4613      	mov	r3, r2
 800113a:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800113c:	2300      	movs	r3, #0
 800113e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001140:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001144:	2b00      	cmp	r3, #0
 8001146:	da0e      	bge.n	8001166 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001148:	78fb      	ldrb	r3, [r7, #3]
 800114a:	f003 0207 	and.w	r2, r3, #7
 800114e:	4613      	mov	r3, r2
 8001150:	009b      	lsls	r3, r3, #2
 8001152:	4413      	add	r3, r2
 8001154:	00db      	lsls	r3, r3, #3
 8001156:	3310      	adds	r3, #16
 8001158:	687a      	ldr	r2, [r7, #4]
 800115a:	4413      	add	r3, r2
 800115c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	2201      	movs	r2, #1
 8001162:	705a      	strb	r2, [r3, #1]
 8001164:	e00e      	b.n	8001184 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001166:	78fb      	ldrb	r3, [r7, #3]
 8001168:	f003 0207 	and.w	r2, r3, #7
 800116c:	4613      	mov	r3, r2
 800116e:	009b      	lsls	r3, r3, #2
 8001170:	4413      	add	r3, r2
 8001172:	00db      	lsls	r3, r3, #3
 8001174:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8001178:	687a      	ldr	r2, [r7, #4]
 800117a:	4413      	add	r3, r2
 800117c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	2200      	movs	r2, #0
 8001182:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8001184:	78fb      	ldrb	r3, [r7, #3]
 8001186:	f003 0307 	and.w	r3, r3, #7
 800118a:	b2da      	uxtb	r2, r3
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8001190:	883a      	ldrh	r2, [r7, #0]
 8001192:	68fb      	ldr	r3, [r7, #12]
 8001194:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8001196:	68fb      	ldr	r3, [r7, #12]
 8001198:	78ba      	ldrb	r2, [r7, #2]
 800119a:	70da      	strb	r2, [r3, #3]
    ep->tx_fifo_num = ep->num;
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800119c:	78bb      	ldrb	r3, [r7, #2]
 800119e:	2b02      	cmp	r3, #2
 80011a0:	d102      	bne.n	80011a8 <HAL_PCD_EP_Open+0x86>
  {
    ep->data_pid_start = 0U;
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	2200      	movs	r2, #0
 80011a6:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	f893 3290 	ldrb.w	r3, [r3, #656]	; 0x290
 80011ae:	2b01      	cmp	r3, #1
 80011b0:	d101      	bne.n	80011b6 <HAL_PCD_EP_Open+0x94>
 80011b2:	2302      	movs	r3, #2
 80011b4:	e00e      	b.n	80011d4 <HAL_PCD_EP_Open+0xb2>
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	2201      	movs	r2, #1
 80011ba:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	68f9      	ldr	r1, [r7, #12]
 80011c4:	4618      	mov	r0, r3
 80011c6:	f002 fb89 	bl	80038dc <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	2200      	movs	r2, #0
 80011ce:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290

  return ret;
 80011d2:	7afb      	ldrb	r3, [r7, #11]
}
 80011d4:	4618      	mov	r0, r3
 80011d6:	3710      	adds	r7, #16
 80011d8:	46bd      	mov	sp, r7
 80011da:	bd80      	pop	{r7, pc}

080011dc <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b084      	sub	sp, #16
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
 80011e4:	460b      	mov	r3, r1
 80011e6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80011e8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	da0e      	bge.n	800120e <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80011f0:	78fb      	ldrb	r3, [r7, #3]
 80011f2:	f003 0207 	and.w	r2, r3, #7
 80011f6:	4613      	mov	r3, r2
 80011f8:	009b      	lsls	r3, r3, #2
 80011fa:	4413      	add	r3, r2
 80011fc:	00db      	lsls	r3, r3, #3
 80011fe:	3310      	adds	r3, #16
 8001200:	687a      	ldr	r2, [r7, #4]
 8001202:	4413      	add	r3, r2
 8001204:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	2201      	movs	r2, #1
 800120a:	705a      	strb	r2, [r3, #1]
 800120c:	e00e      	b.n	800122c <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800120e:	78fb      	ldrb	r3, [r7, #3]
 8001210:	f003 0207 	and.w	r2, r3, #7
 8001214:	4613      	mov	r3, r2
 8001216:	009b      	lsls	r3, r3, #2
 8001218:	4413      	add	r3, r2
 800121a:	00db      	lsls	r3, r3, #3
 800121c:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8001220:	687a      	ldr	r2, [r7, #4]
 8001222:	4413      	add	r3, r2
 8001224:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001226:	68fb      	ldr	r3, [r7, #12]
 8001228:	2200      	movs	r2, #0
 800122a:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800122c:	78fb      	ldrb	r3, [r7, #3]
 800122e:	f003 0307 	and.w	r3, r3, #7
 8001232:	b2da      	uxtb	r2, r3
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	f893 3290 	ldrb.w	r3, [r3, #656]	; 0x290
 800123e:	2b01      	cmp	r3, #1
 8001240:	d101      	bne.n	8001246 <HAL_PCD_EP_Close+0x6a>
 8001242:	2302      	movs	r3, #2
 8001244:	e00e      	b.n	8001264 <HAL_PCD_EP_Close+0x88>
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	2201      	movs	r2, #1
 800124a:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	68f9      	ldr	r1, [r7, #12]
 8001254:	4618      	mov	r0, r3
 8001256:	f002 ff01 	bl	800405c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	2200      	movs	r2, #0
 800125e:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
  return HAL_OK;
 8001262:	2300      	movs	r3, #0
}
 8001264:	4618      	mov	r0, r3
 8001266:	3710      	adds	r7, #16
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}

0800126c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b086      	sub	sp, #24
 8001270:	af00      	add	r7, sp, #0
 8001272:	60f8      	str	r0, [r7, #12]
 8001274:	607a      	str	r2, [r7, #4]
 8001276:	603b      	str	r3, [r7, #0]
 8001278:	460b      	mov	r3, r1
 800127a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800127c:	7afb      	ldrb	r3, [r7, #11]
 800127e:	f003 0207 	and.w	r2, r3, #7
 8001282:	4613      	mov	r3, r2
 8001284:	009b      	lsls	r3, r3, #2
 8001286:	4413      	add	r3, r2
 8001288:	00db      	lsls	r3, r3, #3
 800128a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800128e:	68fa      	ldr	r2, [r7, #12]
 8001290:	4413      	add	r3, r2
 8001292:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001294:	697b      	ldr	r3, [r7, #20]
 8001296:	687a      	ldr	r2, [r7, #4]
 8001298:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800129a:	697b      	ldr	r3, [r7, #20]
 800129c:	683a      	ldr	r2, [r7, #0]
 800129e:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80012a0:	697b      	ldr	r3, [r7, #20]
 80012a2:	2200      	movs	r2, #0
 80012a4:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 80012a6:	697b      	ldr	r3, [r7, #20]
 80012a8:	2200      	movs	r2, #0
 80012aa:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80012ac:	7afb      	ldrb	r3, [r7, #11]
 80012ae:	f003 0307 	and.w	r3, r3, #7
 80012b2:	b2da      	uxtb	r2, r3
 80012b4:	697b      	ldr	r3, [r7, #20]
 80012b6:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	6979      	ldr	r1, [r7, #20]
 80012be:	4618      	mov	r0, r3
 80012c0:	f003 f8b8 	bl	8004434 <USB_EPStartXfer>

  return HAL_OK;
 80012c4:	2300      	movs	r3, #0
}
 80012c6:	4618      	mov	r0, r3
 80012c8:	3718      	adds	r7, #24
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd80      	pop	{r7, pc}

080012ce <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80012ce:	b480      	push	{r7}
 80012d0:	b083      	sub	sp, #12
 80012d2:	af00      	add	r7, sp, #0
 80012d4:	6078      	str	r0, [r7, #4]
 80012d6:	460b      	mov	r3, r1
 80012d8:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80012da:	78fb      	ldrb	r3, [r7, #3]
 80012dc:	f003 0207 	and.w	r2, r3, #7
 80012e0:	6879      	ldr	r1, [r7, #4]
 80012e2:	4613      	mov	r3, r2
 80012e4:	009b      	lsls	r3, r3, #2
 80012e6:	4413      	add	r3, r2
 80012e8:	00db      	lsls	r3, r3, #3
 80012ea:	440b      	add	r3, r1
 80012ec:	f503 73b6 	add.w	r3, r3, #364	; 0x16c
 80012f0:	681b      	ldr	r3, [r3, #0]
}
 80012f2:	4618      	mov	r0, r3
 80012f4:	370c      	adds	r7, #12
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bc80      	pop	{r7}
 80012fa:	4770      	bx	lr

080012fc <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b086      	sub	sp, #24
 8001300:	af00      	add	r7, sp, #0
 8001302:	60f8      	str	r0, [r7, #12]
 8001304:	607a      	str	r2, [r7, #4]
 8001306:	603b      	str	r3, [r7, #0]
 8001308:	460b      	mov	r3, r1
 800130a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800130c:	7afb      	ldrb	r3, [r7, #11]
 800130e:	f003 0207 	and.w	r2, r3, #7
 8001312:	4613      	mov	r3, r2
 8001314:	009b      	lsls	r3, r3, #2
 8001316:	4413      	add	r3, r2
 8001318:	00db      	lsls	r3, r3, #3
 800131a:	3310      	adds	r3, #16
 800131c:	68fa      	ldr	r2, [r7, #12]
 800131e:	4413      	add	r3, r2
 8001320:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001322:	697b      	ldr	r3, [r7, #20]
 8001324:	687a      	ldr	r2, [r7, #4]
 8001326:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8001328:	697b      	ldr	r3, [r7, #20]
 800132a:	683a      	ldr	r2, [r7, #0]
 800132c:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 800132e:	697b      	ldr	r3, [r7, #20]
 8001330:	2201      	movs	r2, #1
 8001332:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 8001336:	697b      	ldr	r3, [r7, #20]
 8001338:	683a      	ldr	r2, [r7, #0]
 800133a:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 800133c:	697b      	ldr	r3, [r7, #20]
 800133e:	2200      	movs	r2, #0
 8001340:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8001342:	697b      	ldr	r3, [r7, #20]
 8001344:	2201      	movs	r2, #1
 8001346:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001348:	7afb      	ldrb	r3, [r7, #11]
 800134a:	f003 0307 	and.w	r3, r3, #7
 800134e:	b2da      	uxtb	r2, r3
 8001350:	697b      	ldr	r3, [r7, #20]
 8001352:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	6979      	ldr	r1, [r7, #20]
 800135a:	4618      	mov	r0, r3
 800135c:	f003 f86a 	bl	8004434 <USB_EPStartXfer>

  return HAL_OK;
 8001360:	2300      	movs	r3, #0
}
 8001362:	4618      	mov	r0, r3
 8001364:	3718      	adds	r7, #24
 8001366:	46bd      	mov	sp, r7
 8001368:	bd80      	pop	{r7, pc}

0800136a <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800136a:	b580      	push	{r7, lr}
 800136c:	b084      	sub	sp, #16
 800136e:	af00      	add	r7, sp, #0
 8001370:	6078      	str	r0, [r7, #4]
 8001372:	460b      	mov	r3, r1
 8001374:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8001376:	78fb      	ldrb	r3, [r7, #3]
 8001378:	f003 0307 	and.w	r3, r3, #7
 800137c:	687a      	ldr	r2, [r7, #4]
 800137e:	7912      	ldrb	r2, [r2, #4]
 8001380:	4293      	cmp	r3, r2
 8001382:	d901      	bls.n	8001388 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8001384:	2301      	movs	r3, #1
 8001386:	e04c      	b.n	8001422 <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001388:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800138c:	2b00      	cmp	r3, #0
 800138e:	da0e      	bge.n	80013ae <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001390:	78fb      	ldrb	r3, [r7, #3]
 8001392:	f003 0207 	and.w	r2, r3, #7
 8001396:	4613      	mov	r3, r2
 8001398:	009b      	lsls	r3, r3, #2
 800139a:	4413      	add	r3, r2
 800139c:	00db      	lsls	r3, r3, #3
 800139e:	3310      	adds	r3, #16
 80013a0:	687a      	ldr	r2, [r7, #4]
 80013a2:	4413      	add	r3, r2
 80013a4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80013a6:	68fb      	ldr	r3, [r7, #12]
 80013a8:	2201      	movs	r2, #1
 80013aa:	705a      	strb	r2, [r3, #1]
 80013ac:	e00c      	b.n	80013c8 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80013ae:	78fa      	ldrb	r2, [r7, #3]
 80013b0:	4613      	mov	r3, r2
 80013b2:	009b      	lsls	r3, r3, #2
 80013b4:	4413      	add	r3, r2
 80013b6:	00db      	lsls	r3, r3, #3
 80013b8:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80013bc:	687a      	ldr	r2, [r7, #4]
 80013be:	4413      	add	r3, r2
 80013c0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	2200      	movs	r2, #0
 80013c6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	2201      	movs	r2, #1
 80013cc:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80013ce:	78fb      	ldrb	r3, [r7, #3]
 80013d0:	f003 0307 	and.w	r3, r3, #7
 80013d4:	b2da      	uxtb	r2, r3
 80013d6:	68fb      	ldr	r3, [r7, #12]
 80013d8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	f893 3290 	ldrb.w	r3, [r3, #656]	; 0x290
 80013e0:	2b01      	cmp	r3, #1
 80013e2:	d101      	bne.n	80013e8 <HAL_PCD_EP_SetStall+0x7e>
 80013e4:	2302      	movs	r3, #2
 80013e6:	e01c      	b.n	8001422 <HAL_PCD_EP_SetStall+0xb8>
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	2201      	movs	r2, #1
 80013ec:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	68f9      	ldr	r1, [r7, #12]
 80013f6:	4618      	mov	r0, r3
 80013f8:	f004 fbcd 	bl	8005b96 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80013fc:	78fb      	ldrb	r3, [r7, #3]
 80013fe:	f003 0307 	and.w	r3, r3, #7
 8001402:	2b00      	cmp	r3, #0
 8001404:	d108      	bne.n	8001418 <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681a      	ldr	r2, [r3, #0]
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	f503 7326 	add.w	r3, r3, #664	; 0x298
 8001410:	4619      	mov	r1, r3
 8001412:	4610      	mov	r0, r2
 8001414:	f004 fcf2 	bl	8005dfc <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	2200      	movs	r2, #0
 800141c:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290

  return HAL_OK;
 8001420:	2300      	movs	r3, #0
}
 8001422:	4618      	mov	r0, r3
 8001424:	3710      	adds	r7, #16
 8001426:	46bd      	mov	sp, r7
 8001428:	bd80      	pop	{r7, pc}

0800142a <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800142a:	b580      	push	{r7, lr}
 800142c:	b084      	sub	sp, #16
 800142e:	af00      	add	r7, sp, #0
 8001430:	6078      	str	r0, [r7, #4]
 8001432:	460b      	mov	r3, r1
 8001434:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8001436:	78fb      	ldrb	r3, [r7, #3]
 8001438:	f003 030f 	and.w	r3, r3, #15
 800143c:	687a      	ldr	r2, [r7, #4]
 800143e:	7912      	ldrb	r2, [r2, #4]
 8001440:	4293      	cmp	r3, r2
 8001442:	d901      	bls.n	8001448 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8001444:	2301      	movs	r3, #1
 8001446:	e040      	b.n	80014ca <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001448:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800144c:	2b00      	cmp	r3, #0
 800144e:	da0e      	bge.n	800146e <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001450:	78fb      	ldrb	r3, [r7, #3]
 8001452:	f003 0207 	and.w	r2, r3, #7
 8001456:	4613      	mov	r3, r2
 8001458:	009b      	lsls	r3, r3, #2
 800145a:	4413      	add	r3, r2
 800145c:	00db      	lsls	r3, r3, #3
 800145e:	3310      	adds	r3, #16
 8001460:	687a      	ldr	r2, [r7, #4]
 8001462:	4413      	add	r3, r2
 8001464:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	2201      	movs	r2, #1
 800146a:	705a      	strb	r2, [r3, #1]
 800146c:	e00e      	b.n	800148c <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800146e:	78fb      	ldrb	r3, [r7, #3]
 8001470:	f003 0207 	and.w	r2, r3, #7
 8001474:	4613      	mov	r3, r2
 8001476:	009b      	lsls	r3, r3, #2
 8001478:	4413      	add	r3, r2
 800147a:	00db      	lsls	r3, r3, #3
 800147c:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8001480:	687a      	ldr	r2, [r7, #4]
 8001482:	4413      	add	r3, r2
 8001484:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	2200      	movs	r2, #0
 800148a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	2200      	movs	r2, #0
 8001490:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001492:	78fb      	ldrb	r3, [r7, #3]
 8001494:	f003 0307 	and.w	r3, r3, #7
 8001498:	b2da      	uxtb	r2, r3
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	f893 3290 	ldrb.w	r3, [r3, #656]	; 0x290
 80014a4:	2b01      	cmp	r3, #1
 80014a6:	d101      	bne.n	80014ac <HAL_PCD_EP_ClrStall+0x82>
 80014a8:	2302      	movs	r3, #2
 80014aa:	e00e      	b.n	80014ca <HAL_PCD_EP_ClrStall+0xa0>
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	2201      	movs	r2, #1
 80014b0:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	68f9      	ldr	r1, [r7, #12]
 80014ba:	4618      	mov	r0, r3
 80014bc:	f004 fbbb 	bl	8005c36 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	2200      	movs	r2, #0
 80014c4:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290

  return HAL_OK;
 80014c8:	2300      	movs	r3, #0
}
 80014ca:	4618      	mov	r0, r3
 80014cc:	3710      	adds	r7, #16
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bd80      	pop	{r7, pc}

080014d2 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 80014d2:	b580      	push	{r7, lr}
 80014d4:	b096      	sub	sp, #88	; 0x58
 80014d6:	af00      	add	r7, sp, #0
 80014d8:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80014da:	e3bc      	b.n	8001c56 <PCD_EP_ISR_Handler+0x784>
  {
    wIstr = hpcd->Instance->ISTR;
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80014e4:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 80014e8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80014ec:	b2db      	uxtb	r3, r3
 80014ee:	f003 030f 	and.w	r3, r3, #15
 80014f2:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d

    if (epindex == 0U)
 80014f6:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	f040 8176 	bne.w	80017ec <PCD_EP_ISR_Handler+0x31a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8001500:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8001504:	f003 0310 	and.w	r3, r3, #16
 8001508:	2b00      	cmp	r3, #0
 800150a:	d14f      	bne.n	80015ac <PCD_EP_ISR_Handler+0xda>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	881b      	ldrh	r3, [r3, #0]
 8001512:	b29b      	uxth	r3, r3
 8001514:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8001518:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800151c:	81fb      	strh	r3, [r7, #14]
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	681a      	ldr	r2, [r3, #0]
 8001522:	89fb      	ldrh	r3, [r7, #14]
 8001524:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001528:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800152c:	b29b      	uxth	r3, r3
 800152e:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	3310      	adds	r3, #16
 8001534:	657b      	str	r3, [r7, #84]	; 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800153e:	b29b      	uxth	r3, r3
 8001540:	461a      	mov	r2, r3
 8001542:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001544:	781b      	ldrb	r3, [r3, #0]
 8001546:	00db      	lsls	r3, r3, #3
 8001548:	4413      	add	r3, r2
 800154a:	3302      	adds	r3, #2
 800154c:	005b      	lsls	r3, r3, #1
 800154e:	687a      	ldr	r2, [r7, #4]
 8001550:	6812      	ldr	r2, [r2, #0]
 8001552:	4413      	add	r3, r2
 8001554:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001558:	881b      	ldrh	r3, [r3, #0]
 800155a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800155e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001560:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8001562:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001564:	695a      	ldr	r2, [r3, #20]
 8001566:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001568:	69db      	ldr	r3, [r3, #28]
 800156a:	441a      	add	r2, r3
 800156c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800156e:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8001570:	2100      	movs	r1, #0
 8001572:	6878      	ldr	r0, [r7, #4]
 8001574:	f006 fa97 	bl	8007aa6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	7b5b      	ldrb	r3, [r3, #13]
 800157c:	b2db      	uxtb	r3, r3
 800157e:	2b00      	cmp	r3, #0
 8001580:	f000 8369 	beq.w	8001c56 <PCD_EP_ISR_Handler+0x784>
 8001584:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001586:	699b      	ldr	r3, [r3, #24]
 8001588:	2b00      	cmp	r3, #0
 800158a:	f040 8364 	bne.w	8001c56 <PCD_EP_ISR_Handler+0x784>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	7b5b      	ldrb	r3, [r3, #13]
 8001592:	b2db      	uxtb	r3, r3
 8001594:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001598:	b2da      	uxtb	r2, r3
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	b292      	uxth	r2, r2
 80015a0:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	2200      	movs	r2, #0
 80015a8:	735a      	strb	r2, [r3, #13]
 80015aa:	e354      	b.n	8001c56 <PCD_EP_ISR_Handler+0x784>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80015b2:	657b      	str	r3, [r7, #84]	; 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	881b      	ldrh	r3, [r3, #0]
 80015ba:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 80015be:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80015c2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d034      	beq.n	8001634 <PCD_EP_ISR_Handler+0x162>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80015d2:	b29b      	uxth	r3, r3
 80015d4:	461a      	mov	r2, r3
 80015d6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80015d8:	781b      	ldrb	r3, [r3, #0]
 80015da:	00db      	lsls	r3, r3, #3
 80015dc:	4413      	add	r3, r2
 80015de:	3306      	adds	r3, #6
 80015e0:	005b      	lsls	r3, r3, #1
 80015e2:	687a      	ldr	r2, [r7, #4]
 80015e4:	6812      	ldr	r2, [r2, #0]
 80015e6:	4413      	add	r3, r2
 80015e8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80015ec:	881b      	ldrh	r3, [r3, #0]
 80015ee:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80015f2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80015f4:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	6818      	ldr	r0, [r3, #0]
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	f503 7126 	add.w	r1, r3, #664	; 0x298
 8001600:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001602:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8001604:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001606:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8001608:	b29b      	uxth	r3, r3
 800160a:	f004 fc47 	bl	8005e9c <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	881b      	ldrh	r3, [r3, #0]
 8001614:	b29a      	uxth	r2, r3
 8001616:	f640 738f 	movw	r3, #3983	; 0xf8f
 800161a:	4013      	ands	r3, r2
 800161c:	823b      	strh	r3, [r7, #16]
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	8a3a      	ldrh	r2, [r7, #16]
 8001624:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001628:	b292      	uxth	r2, r2
 800162a:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800162c:	6878      	ldr	r0, [r7, #4]
 800162e:	f006 fa0d 	bl	8007a4c <HAL_PCD_SetupStageCallback>
 8001632:	e310      	b.n	8001c56 <PCD_EP_ISR_Handler+0x784>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8001634:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 8001638:	2b00      	cmp	r3, #0
 800163a:	f280 830c 	bge.w	8001c56 <PCD_EP_ISR_Handler+0x784>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	881b      	ldrh	r3, [r3, #0]
 8001644:	b29a      	uxth	r2, r3
 8001646:	f640 738f 	movw	r3, #3983	; 0xf8f
 800164a:	4013      	ands	r3, r2
 800164c:	83fb      	strh	r3, [r7, #30]
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	8bfa      	ldrh	r2, [r7, #30]
 8001654:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001658:	b292      	uxth	r2, r2
 800165a:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001664:	b29b      	uxth	r3, r3
 8001666:	461a      	mov	r2, r3
 8001668:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800166a:	781b      	ldrb	r3, [r3, #0]
 800166c:	00db      	lsls	r3, r3, #3
 800166e:	4413      	add	r3, r2
 8001670:	3306      	adds	r3, #6
 8001672:	005b      	lsls	r3, r3, #1
 8001674:	687a      	ldr	r2, [r7, #4]
 8001676:	6812      	ldr	r2, [r2, #0]
 8001678:	4413      	add	r3, r2
 800167a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800167e:	881b      	ldrh	r3, [r3, #0]
 8001680:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001684:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001686:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8001688:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800168a:	69db      	ldr	r3, [r3, #28]
 800168c:	2b00      	cmp	r3, #0
 800168e:	d019      	beq.n	80016c4 <PCD_EP_ISR_Handler+0x1f2>
 8001690:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001692:	695b      	ldr	r3, [r3, #20]
 8001694:	2b00      	cmp	r3, #0
 8001696:	d015      	beq.n	80016c4 <PCD_EP_ISR_Handler+0x1f2>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	6818      	ldr	r0, [r3, #0]
 800169c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800169e:	6959      	ldr	r1, [r3, #20]
 80016a0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80016a2:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 80016a4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80016a6:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80016a8:	b29b      	uxth	r3, r3
 80016aa:	f004 fbf7 	bl	8005e9c <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 80016ae:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80016b0:	695a      	ldr	r2, [r3, #20]
 80016b2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80016b4:	69db      	ldr	r3, [r3, #28]
 80016b6:	441a      	add	r2, r3
 80016b8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80016ba:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80016bc:	2100      	movs	r1, #0
 80016be:	6878      	ldr	r0, [r7, #4]
 80016c0:	f006 f9d6 	bl	8007a70 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	881b      	ldrh	r3, [r3, #0]
 80016ca:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 80016ce:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80016d2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	f040 82bd 	bne.w	8001c56 <PCD_EP_ISR_Handler+0x784>
 80016dc:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80016e0:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80016e4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80016e8:	f000 82b5 	beq.w	8001c56 <PCD_EP_ISR_Handler+0x784>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	61bb      	str	r3, [r7, #24]
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80016fa:	b29b      	uxth	r3, r3
 80016fc:	461a      	mov	r2, r3
 80016fe:	69bb      	ldr	r3, [r7, #24]
 8001700:	4413      	add	r3, r2
 8001702:	61bb      	str	r3, [r7, #24]
 8001704:	69bb      	ldr	r3, [r7, #24]
 8001706:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800170a:	617b      	str	r3, [r7, #20]
 800170c:	697b      	ldr	r3, [r7, #20]
 800170e:	881b      	ldrh	r3, [r3, #0]
 8001710:	b29b      	uxth	r3, r3
 8001712:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001716:	b29a      	uxth	r2, r3
 8001718:	697b      	ldr	r3, [r7, #20]
 800171a:	801a      	strh	r2, [r3, #0]
 800171c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800171e:	691b      	ldr	r3, [r3, #16]
 8001720:	2b3e      	cmp	r3, #62	; 0x3e
 8001722:	d91d      	bls.n	8001760 <PCD_EP_ISR_Handler+0x28e>
 8001724:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001726:	691b      	ldr	r3, [r3, #16]
 8001728:	095b      	lsrs	r3, r3, #5
 800172a:	647b      	str	r3, [r7, #68]	; 0x44
 800172c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800172e:	691b      	ldr	r3, [r3, #16]
 8001730:	f003 031f 	and.w	r3, r3, #31
 8001734:	2b00      	cmp	r3, #0
 8001736:	d102      	bne.n	800173e <PCD_EP_ISR_Handler+0x26c>
 8001738:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800173a:	3b01      	subs	r3, #1
 800173c:	647b      	str	r3, [r7, #68]	; 0x44
 800173e:	697b      	ldr	r3, [r7, #20]
 8001740:	881b      	ldrh	r3, [r3, #0]
 8001742:	b29a      	uxth	r2, r3
 8001744:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001746:	b29b      	uxth	r3, r3
 8001748:	029b      	lsls	r3, r3, #10
 800174a:	b29b      	uxth	r3, r3
 800174c:	4313      	orrs	r3, r2
 800174e:	b29b      	uxth	r3, r3
 8001750:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001754:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001758:	b29a      	uxth	r2, r3
 800175a:	697b      	ldr	r3, [r7, #20]
 800175c:	801a      	strh	r2, [r3, #0]
 800175e:	e026      	b.n	80017ae <PCD_EP_ISR_Handler+0x2dc>
 8001760:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001762:	691b      	ldr	r3, [r3, #16]
 8001764:	2b00      	cmp	r3, #0
 8001766:	d10a      	bne.n	800177e <PCD_EP_ISR_Handler+0x2ac>
 8001768:	697b      	ldr	r3, [r7, #20]
 800176a:	881b      	ldrh	r3, [r3, #0]
 800176c:	b29b      	uxth	r3, r3
 800176e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001772:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001776:	b29a      	uxth	r2, r3
 8001778:	697b      	ldr	r3, [r7, #20]
 800177a:	801a      	strh	r2, [r3, #0]
 800177c:	e017      	b.n	80017ae <PCD_EP_ISR_Handler+0x2dc>
 800177e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001780:	691b      	ldr	r3, [r3, #16]
 8001782:	085b      	lsrs	r3, r3, #1
 8001784:	647b      	str	r3, [r7, #68]	; 0x44
 8001786:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001788:	691b      	ldr	r3, [r3, #16]
 800178a:	f003 0301 	and.w	r3, r3, #1
 800178e:	2b00      	cmp	r3, #0
 8001790:	d002      	beq.n	8001798 <PCD_EP_ISR_Handler+0x2c6>
 8001792:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001794:	3301      	adds	r3, #1
 8001796:	647b      	str	r3, [r7, #68]	; 0x44
 8001798:	697b      	ldr	r3, [r7, #20]
 800179a:	881b      	ldrh	r3, [r3, #0]
 800179c:	b29a      	uxth	r2, r3
 800179e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80017a0:	b29b      	uxth	r3, r3
 80017a2:	029b      	lsls	r3, r3, #10
 80017a4:	b29b      	uxth	r3, r3
 80017a6:	4313      	orrs	r3, r2
 80017a8:	b29a      	uxth	r2, r3
 80017aa:	697b      	ldr	r3, [r7, #20]
 80017ac:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	881b      	ldrh	r3, [r3, #0]
 80017b4:	b29b      	uxth	r3, r3
 80017b6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80017ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80017be:	827b      	strh	r3, [r7, #18]
 80017c0:	8a7b      	ldrh	r3, [r7, #18]
 80017c2:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80017c6:	827b      	strh	r3, [r7, #18]
 80017c8:	8a7b      	ldrh	r3, [r7, #18]
 80017ca:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80017ce:	827b      	strh	r3, [r7, #18]
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681a      	ldr	r2, [r3, #0]
 80017d4:	8a7b      	ldrh	r3, [r7, #18]
 80017d6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80017da:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80017de:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80017e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80017e6:	b29b      	uxth	r3, r3
 80017e8:	8013      	strh	r3, [r2, #0]
 80017ea:	e234      	b.n	8001c56 <PCD_EP_ISR_Handler+0x784>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	461a      	mov	r2, r3
 80017f2:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 80017f6:	009b      	lsls	r3, r3, #2
 80017f8:	4413      	add	r3, r2
 80017fa:	881b      	ldrh	r3, [r3, #0]
 80017fc:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8001800:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 8001804:	2b00      	cmp	r3, #0
 8001806:	f280 80fc 	bge.w	8001a02 <PCD_EP_ISR_Handler+0x530>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	461a      	mov	r2, r3
 8001810:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8001814:	009b      	lsls	r3, r3, #2
 8001816:	4413      	add	r3, r2
 8001818:	881b      	ldrh	r3, [r3, #0]
 800181a:	b29a      	uxth	r2, r3
 800181c:	f640 738f 	movw	r3, #3983	; 0xf8f
 8001820:	4013      	ands	r3, r2
 8001822:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	461a      	mov	r2, r3
 800182c:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8001830:	009b      	lsls	r3, r3, #2
 8001832:	4413      	add	r3, r2
 8001834:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 8001838:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800183c:	b292      	uxth	r2, r2
 800183e:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8001840:	f897 204d 	ldrb.w	r2, [r7, #77]	; 0x4d
 8001844:	4613      	mov	r3, r2
 8001846:	009b      	lsls	r3, r3, #2
 8001848:	4413      	add	r3, r2
 800184a:	00db      	lsls	r3, r3, #3
 800184c:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8001850:	687a      	ldr	r2, [r7, #4]
 8001852:	4413      	add	r3, r2
 8001854:	657b      	str	r3, [r7, #84]	; 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8001856:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001858:	7b1b      	ldrb	r3, [r3, #12]
 800185a:	2b00      	cmp	r3, #0
 800185c:	d125      	bne.n	80018aa <PCD_EP_ISR_Handler+0x3d8>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001866:	b29b      	uxth	r3, r3
 8001868:	461a      	mov	r2, r3
 800186a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800186c:	781b      	ldrb	r3, [r3, #0]
 800186e:	00db      	lsls	r3, r3, #3
 8001870:	4413      	add	r3, r2
 8001872:	3306      	adds	r3, #6
 8001874:	005b      	lsls	r3, r3, #1
 8001876:	687a      	ldr	r2, [r7, #4]
 8001878:	6812      	ldr	r2, [r2, #0]
 800187a:	4413      	add	r3, r2
 800187c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001880:	881b      	ldrh	r3, [r3, #0]
 8001882:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001886:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

          if (count != 0U)
 800188a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800188e:	2b00      	cmp	r3, #0
 8001890:	f000 8092 	beq.w	80019b8 <PCD_EP_ISR_Handler+0x4e6>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	6818      	ldr	r0, [r3, #0]
 8001898:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800189a:	6959      	ldr	r1, [r3, #20]
 800189c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800189e:	88da      	ldrh	r2, [r3, #6]
 80018a0:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80018a4:	f004 fafa 	bl	8005e9c <USB_ReadPMA>
 80018a8:	e086      	b.n	80019b8 <PCD_EP_ISR_Handler+0x4e6>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 80018aa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80018ac:	78db      	ldrb	r3, [r3, #3]
 80018ae:	2b02      	cmp	r3, #2
 80018b0:	d10a      	bne.n	80018c8 <PCD_EP_ISR_Handler+0x3f6>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80018b2:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80018b6:	461a      	mov	r2, r3
 80018b8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80018ba:	6878      	ldr	r0, [r7, #4]
 80018bc:	f000 f9d9 	bl	8001c72 <HAL_PCD_EP_DB_Receive>
 80018c0:	4603      	mov	r3, r0
 80018c2:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 80018c6:	e077      	b.n	80019b8 <PCD_EP_ISR_Handler+0x4e6>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	461a      	mov	r2, r3
 80018ce:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80018d0:	781b      	ldrb	r3, [r3, #0]
 80018d2:	009b      	lsls	r3, r3, #2
 80018d4:	4413      	add	r3, r2
 80018d6:	881b      	ldrh	r3, [r3, #0]
 80018d8:	b29b      	uxth	r3, r3
 80018da:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80018de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80018e2:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	461a      	mov	r2, r3
 80018ec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80018ee:	781b      	ldrb	r3, [r3, #0]
 80018f0:	009b      	lsls	r3, r3, #2
 80018f2:	441a      	add	r2, r3
 80018f4:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 80018f8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80018fc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8001900:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001904:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8001908:	b29b      	uxth	r3, r3
 800190a:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	461a      	mov	r2, r3
 8001912:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001914:	781b      	ldrb	r3, [r3, #0]
 8001916:	009b      	lsls	r3, r3, #2
 8001918:	4413      	add	r3, r2
 800191a:	881b      	ldrh	r3, [r3, #0]
 800191c:	b29b      	uxth	r3, r3
 800191e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001922:	2b00      	cmp	r3, #0
 8001924:	d024      	beq.n	8001970 <PCD_EP_ISR_Handler+0x49e>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800192e:	b29b      	uxth	r3, r3
 8001930:	461a      	mov	r2, r3
 8001932:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001934:	781b      	ldrb	r3, [r3, #0]
 8001936:	00db      	lsls	r3, r3, #3
 8001938:	4413      	add	r3, r2
 800193a:	3302      	adds	r3, #2
 800193c:	005b      	lsls	r3, r3, #1
 800193e:	687a      	ldr	r2, [r7, #4]
 8001940:	6812      	ldr	r2, [r2, #0]
 8001942:	4413      	add	r3, r2
 8001944:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001948:	881b      	ldrh	r3, [r3, #0]
 800194a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800194e:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

              if (count != 0U)
 8001952:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8001956:	2b00      	cmp	r3, #0
 8001958:	d02e      	beq.n	80019b8 <PCD_EP_ISR_Handler+0x4e6>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	6818      	ldr	r0, [r3, #0]
 800195e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001960:	6959      	ldr	r1, [r3, #20]
 8001962:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001964:	891a      	ldrh	r2, [r3, #8]
 8001966:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800196a:	f004 fa97 	bl	8005e9c <USB_ReadPMA>
 800196e:	e023      	b.n	80019b8 <PCD_EP_ISR_Handler+0x4e6>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001978:	b29b      	uxth	r3, r3
 800197a:	461a      	mov	r2, r3
 800197c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800197e:	781b      	ldrb	r3, [r3, #0]
 8001980:	00db      	lsls	r3, r3, #3
 8001982:	4413      	add	r3, r2
 8001984:	3306      	adds	r3, #6
 8001986:	005b      	lsls	r3, r3, #1
 8001988:	687a      	ldr	r2, [r7, #4]
 800198a:	6812      	ldr	r2, [r2, #0]
 800198c:	4413      	add	r3, r2
 800198e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001992:	881b      	ldrh	r3, [r3, #0]
 8001994:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001998:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

              if (count != 0U)
 800199c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d009      	beq.n	80019b8 <PCD_EP_ISR_Handler+0x4e6>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	6818      	ldr	r0, [r3, #0]
 80019a8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80019aa:	6959      	ldr	r1, [r3, #20]
 80019ac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80019ae:	895a      	ldrh	r2, [r3, #10]
 80019b0:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80019b4:	f004 fa72 	bl	8005e9c <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 80019b8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80019ba:	69da      	ldr	r2, [r3, #28]
 80019bc:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80019c0:	441a      	add	r2, r3
 80019c2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80019c4:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80019c6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80019c8:	695a      	ldr	r2, [r3, #20]
 80019ca:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80019ce:	441a      	add	r2, r3
 80019d0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80019d2:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80019d4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80019d6:	699b      	ldr	r3, [r3, #24]
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d005      	beq.n	80019e8 <PCD_EP_ISR_Handler+0x516>
 80019dc:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 80019e0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80019e2:	691b      	ldr	r3, [r3, #16]
 80019e4:	429a      	cmp	r2, r3
 80019e6:	d206      	bcs.n	80019f6 <PCD_EP_ISR_Handler+0x524>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80019e8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80019ea:	781b      	ldrb	r3, [r3, #0]
 80019ec:	4619      	mov	r1, r3
 80019ee:	6878      	ldr	r0, [r7, #4]
 80019f0:	f006 f83e 	bl	8007a70 <HAL_PCD_DataOutStageCallback>
 80019f4:	e005      	b.n	8001a02 <PCD_EP_ISR_Handler+0x530>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80019fc:	4618      	mov	r0, r3
 80019fe:	f002 fd19 	bl	8004434 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8001a02:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8001a06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	f000 8123 	beq.w	8001c56 <PCD_EP_ISR_Handler+0x784>
      {
        ep = &hpcd->IN_ep[epindex];
 8001a10:	f897 204d 	ldrb.w	r2, [r7, #77]	; 0x4d
 8001a14:	4613      	mov	r3, r2
 8001a16:	009b      	lsls	r3, r3, #2
 8001a18:	4413      	add	r3, r2
 8001a1a:	00db      	lsls	r3, r3, #3
 8001a1c:	3310      	adds	r3, #16
 8001a1e:	687a      	ldr	r2, [r7, #4]
 8001a20:	4413      	add	r3, r2
 8001a22:	657b      	str	r3, [r7, #84]	; 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	461a      	mov	r2, r3
 8001a2a:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8001a2e:	009b      	lsls	r3, r3, #2
 8001a30:	4413      	add	r3, r2
 8001a32:	881b      	ldrh	r3, [r3, #0]
 8001a34:	b29b      	uxth	r3, r3
 8001a36:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8001a3a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001a3e:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	461a      	mov	r2, r3
 8001a48:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8001a4c:	009b      	lsls	r3, r3, #2
 8001a4e:	441a      	add	r2, r3
 8001a50:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8001a54:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001a58:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001a5c:	b29b      	uxth	r3, r3
 8001a5e:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8001a60:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001a62:	78db      	ldrb	r3, [r3, #3]
 8001a64:	2b01      	cmp	r3, #1
 8001a66:	f040 80a2 	bne.w	8001bae <PCD_EP_ISR_Handler+0x6dc>
        {
          ep->xfer_len = 0U;
 8001a6a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8001a70:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001a72:	7b1b      	ldrb	r3, [r3, #12]
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	f000 8093 	beq.w	8001ba0 <PCD_EP_ISR_Handler+0x6ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8001a7a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8001a7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d046      	beq.n	8001b14 <PCD_EP_ISR_Handler+0x642>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8001a86:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001a88:	785b      	ldrb	r3, [r3, #1]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d126      	bne.n	8001adc <PCD_EP_ISR_Handler+0x60a>
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	627b      	str	r3, [r7, #36]	; 0x24
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001a9c:	b29b      	uxth	r3, r3
 8001a9e:	461a      	mov	r2, r3
 8001aa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001aa2:	4413      	add	r3, r2
 8001aa4:	627b      	str	r3, [r7, #36]	; 0x24
 8001aa6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001aa8:	781b      	ldrb	r3, [r3, #0]
 8001aaa:	011a      	lsls	r2, r3, #4
 8001aac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001aae:	4413      	add	r3, r2
 8001ab0:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8001ab4:	623b      	str	r3, [r7, #32]
 8001ab6:	6a3b      	ldr	r3, [r7, #32]
 8001ab8:	881b      	ldrh	r3, [r3, #0]
 8001aba:	b29b      	uxth	r3, r3
 8001abc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001ac0:	b29a      	uxth	r2, r3
 8001ac2:	6a3b      	ldr	r3, [r7, #32]
 8001ac4:	801a      	strh	r2, [r3, #0]
 8001ac6:	6a3b      	ldr	r3, [r7, #32]
 8001ac8:	881b      	ldrh	r3, [r3, #0]
 8001aca:	b29b      	uxth	r3, r3
 8001acc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001ad0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001ad4:	b29a      	uxth	r2, r3
 8001ad6:	6a3b      	ldr	r3, [r7, #32]
 8001ad8:	801a      	strh	r2, [r3, #0]
 8001ada:	e061      	b.n	8001ba0 <PCD_EP_ISR_Handler+0x6ce>
 8001adc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001ade:	785b      	ldrb	r3, [r3, #1]
 8001ae0:	2b01      	cmp	r3, #1
 8001ae2:	d15d      	bne.n	8001ba0 <PCD_EP_ISR_Handler+0x6ce>
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001af2:	b29b      	uxth	r3, r3
 8001af4:	461a      	mov	r2, r3
 8001af6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001af8:	4413      	add	r3, r2
 8001afa:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001afc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001afe:	781b      	ldrb	r3, [r3, #0]
 8001b00:	011a      	lsls	r2, r3, #4
 8001b02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b04:	4413      	add	r3, r2
 8001b06:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8001b0a:	62bb      	str	r3, [r7, #40]	; 0x28
 8001b0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b0e:	2200      	movs	r2, #0
 8001b10:	801a      	strh	r2, [r3, #0]
 8001b12:	e045      	b.n	8001ba0 <PCD_EP_ISR_Handler+0x6ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001b1a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001b1c:	785b      	ldrb	r3, [r3, #1]
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d126      	bne.n	8001b70 <PCD_EP_ISR_Handler+0x69e>
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	637b      	str	r3, [r7, #52]	; 0x34
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001b30:	b29b      	uxth	r3, r3
 8001b32:	461a      	mov	r2, r3
 8001b34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b36:	4413      	add	r3, r2
 8001b38:	637b      	str	r3, [r7, #52]	; 0x34
 8001b3a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001b3c:	781b      	ldrb	r3, [r3, #0]
 8001b3e:	011a      	lsls	r2, r3, #4
 8001b40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b42:	4413      	add	r3, r2
 8001b44:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8001b48:	633b      	str	r3, [r7, #48]	; 0x30
 8001b4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b4c:	881b      	ldrh	r3, [r3, #0]
 8001b4e:	b29b      	uxth	r3, r3
 8001b50:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001b54:	b29a      	uxth	r2, r3
 8001b56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b58:	801a      	strh	r2, [r3, #0]
 8001b5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b5c:	881b      	ldrh	r3, [r3, #0]
 8001b5e:	b29b      	uxth	r3, r3
 8001b60:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001b64:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001b68:	b29a      	uxth	r2, r3
 8001b6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b6c:	801a      	strh	r2, [r3, #0]
 8001b6e:	e017      	b.n	8001ba0 <PCD_EP_ISR_Handler+0x6ce>
 8001b70:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001b72:	785b      	ldrb	r3, [r3, #1]
 8001b74:	2b01      	cmp	r3, #1
 8001b76:	d113      	bne.n	8001ba0 <PCD_EP_ISR_Handler+0x6ce>
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001b80:	b29b      	uxth	r3, r3
 8001b82:	461a      	mov	r2, r3
 8001b84:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001b86:	4413      	add	r3, r2
 8001b88:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001b8a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001b8c:	781b      	ldrb	r3, [r3, #0]
 8001b8e:	011a      	lsls	r2, r3, #4
 8001b90:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001b92:	4413      	add	r3, r2
 8001b94:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8001b98:	63bb      	str	r3, [r7, #56]	; 0x38
 8001b9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8001ba0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001ba2:	781b      	ldrb	r3, [r3, #0]
 8001ba4:	4619      	mov	r1, r3
 8001ba6:	6878      	ldr	r0, [r7, #4]
 8001ba8:	f005 ff7d 	bl	8007aa6 <HAL_PCD_DataInStageCallback>
 8001bac:	e053      	b.n	8001c56 <PCD_EP_ISR_Handler+0x784>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8001bae:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8001bb2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d146      	bne.n	8001c48 <PCD_EP_ISR_Handler+0x776>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001bc2:	b29b      	uxth	r3, r3
 8001bc4:	461a      	mov	r2, r3
 8001bc6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001bc8:	781b      	ldrb	r3, [r3, #0]
 8001bca:	00db      	lsls	r3, r3, #3
 8001bcc:	4413      	add	r3, r2
 8001bce:	3302      	adds	r3, #2
 8001bd0:	005b      	lsls	r3, r3, #1
 8001bd2:	687a      	ldr	r2, [r7, #4]
 8001bd4:	6812      	ldr	r2, [r2, #0]
 8001bd6:	4413      	add	r3, r2
 8001bd8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001bdc:	881b      	ldrh	r3, [r3, #0]
 8001bde:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001be2:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

            if (ep->xfer_len > TxPctSize)
 8001be6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001be8:	699a      	ldr	r2, [r3, #24]
 8001bea:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8001bee:	429a      	cmp	r2, r3
 8001bf0:	d907      	bls.n	8001c02 <PCD_EP_ISR_Handler+0x730>
            {
              ep->xfer_len -= TxPctSize;
 8001bf2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001bf4:	699a      	ldr	r2, [r3, #24]
 8001bf6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8001bfa:	1ad2      	subs	r2, r2, r3
 8001bfc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001bfe:	619a      	str	r2, [r3, #24]
 8001c00:	e002      	b.n	8001c08 <PCD_EP_ISR_Handler+0x736>
            }
            else
            {
              ep->xfer_len = 0U;
 8001c02:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001c04:	2200      	movs	r2, #0
 8001c06:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8001c08:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001c0a:	699b      	ldr	r3, [r3, #24]
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d106      	bne.n	8001c1e <PCD_EP_ISR_Handler+0x74c>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8001c10:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001c12:	781b      	ldrb	r3, [r3, #0]
 8001c14:	4619      	mov	r1, r3
 8001c16:	6878      	ldr	r0, [r7, #4]
 8001c18:	f005 ff45 	bl	8007aa6 <HAL_PCD_DataInStageCallback>
 8001c1c:	e01b      	b.n	8001c56 <PCD_EP_ISR_Handler+0x784>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8001c1e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001c20:	695a      	ldr	r2, [r3, #20]
 8001c22:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8001c26:	441a      	add	r2, r3
 8001c28:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001c2a:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8001c2c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001c2e:	69da      	ldr	r2, [r3, #28]
 8001c30:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8001c34:	441a      	add	r2, r3
 8001c36:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001c38:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8001c40:	4618      	mov	r0, r3
 8001c42:	f002 fbf7 	bl	8004434 <USB_EPStartXfer>
 8001c46:	e006      	b.n	8001c56 <PCD_EP_ISR_Handler+0x784>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8001c48:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8001c4c:	461a      	mov	r2, r3
 8001c4e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8001c50:	6878      	ldr	r0, [r7, #4]
 8001c52:	f000 f91b 	bl	8001e8c <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001c5e:	b29b      	uxth	r3, r3
 8001c60:	b21b      	sxth	r3, r3
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	f6ff ac3a 	blt.w	80014dc <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8001c68:	2300      	movs	r3, #0
}
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	3758      	adds	r7, #88	; 0x58
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bd80      	pop	{r7, pc}

08001c72 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8001c72:	b580      	push	{r7, lr}
 8001c74:	b088      	sub	sp, #32
 8001c76:	af00      	add	r7, sp, #0
 8001c78:	60f8      	str	r0, [r7, #12]
 8001c7a:	60b9      	str	r1, [r7, #8]
 8001c7c:	4613      	mov	r3, r2
 8001c7e:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8001c80:	88fb      	ldrh	r3, [r7, #6]
 8001c82:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d07e      	beq.n	8001d88 <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001c92:	b29b      	uxth	r3, r3
 8001c94:	461a      	mov	r2, r3
 8001c96:	68bb      	ldr	r3, [r7, #8]
 8001c98:	781b      	ldrb	r3, [r3, #0]
 8001c9a:	00db      	lsls	r3, r3, #3
 8001c9c:	4413      	add	r3, r2
 8001c9e:	3302      	adds	r3, #2
 8001ca0:	005b      	lsls	r3, r3, #1
 8001ca2:	68fa      	ldr	r2, [r7, #12]
 8001ca4:	6812      	ldr	r2, [r2, #0]
 8001ca6:	4413      	add	r3, r2
 8001ca8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001cac:	881b      	ldrh	r3, [r3, #0]
 8001cae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001cb2:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8001cb4:	68bb      	ldr	r3, [r7, #8]
 8001cb6:	699a      	ldr	r2, [r3, #24]
 8001cb8:	8b7b      	ldrh	r3, [r7, #26]
 8001cba:	429a      	cmp	r2, r3
 8001cbc:	d306      	bcc.n	8001ccc <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 8001cbe:	68bb      	ldr	r3, [r7, #8]
 8001cc0:	699a      	ldr	r2, [r3, #24]
 8001cc2:	8b7b      	ldrh	r3, [r7, #26]
 8001cc4:	1ad2      	subs	r2, r2, r3
 8001cc6:	68bb      	ldr	r3, [r7, #8]
 8001cc8:	619a      	str	r2, [r3, #24]
 8001cca:	e002      	b.n	8001cd2 <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 8001ccc:	68bb      	ldr	r3, [r7, #8]
 8001cce:	2200      	movs	r2, #0
 8001cd0:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8001cd2:	68bb      	ldr	r3, [r7, #8]
 8001cd4:	699b      	ldr	r3, [r3, #24]
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d123      	bne.n	8001d22 <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	461a      	mov	r2, r3
 8001ce0:	68bb      	ldr	r3, [r7, #8]
 8001ce2:	781b      	ldrb	r3, [r3, #0]
 8001ce4:	009b      	lsls	r3, r3, #2
 8001ce6:	4413      	add	r3, r2
 8001ce8:	881b      	ldrh	r3, [r3, #0]
 8001cea:	b29b      	uxth	r3, r3
 8001cec:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001cf0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001cf4:	833b      	strh	r3, [r7, #24]
 8001cf6:	8b3b      	ldrh	r3, [r7, #24]
 8001cf8:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8001cfc:	833b      	strh	r3, [r7, #24]
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	461a      	mov	r2, r3
 8001d04:	68bb      	ldr	r3, [r7, #8]
 8001d06:	781b      	ldrb	r3, [r3, #0]
 8001d08:	009b      	lsls	r3, r3, #2
 8001d0a:	441a      	add	r2, r3
 8001d0c:	8b3b      	ldrh	r3, [r7, #24]
 8001d0e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8001d12:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8001d16:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001d1a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001d1e:	b29b      	uxth	r3, r3
 8001d20:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8001d22:	88fb      	ldrh	r3, [r7, #6]
 8001d24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d01f      	beq.n	8001d6c <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	461a      	mov	r2, r3
 8001d32:	68bb      	ldr	r3, [r7, #8]
 8001d34:	781b      	ldrb	r3, [r3, #0]
 8001d36:	009b      	lsls	r3, r3, #2
 8001d38:	4413      	add	r3, r2
 8001d3a:	881b      	ldrh	r3, [r3, #0]
 8001d3c:	b29b      	uxth	r3, r3
 8001d3e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001d42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001d46:	82fb      	strh	r3, [r7, #22]
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	461a      	mov	r2, r3
 8001d4e:	68bb      	ldr	r3, [r7, #8]
 8001d50:	781b      	ldrb	r3, [r3, #0]
 8001d52:	009b      	lsls	r3, r3, #2
 8001d54:	441a      	add	r2, r3
 8001d56:	8afb      	ldrh	r3, [r7, #22]
 8001d58:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8001d5c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8001d60:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001d64:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8001d68:	b29b      	uxth	r3, r3
 8001d6a:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8001d6c:	8b7b      	ldrh	r3, [r7, #26]
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	f000 8087 	beq.w	8001e82 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	6818      	ldr	r0, [r3, #0]
 8001d78:	68bb      	ldr	r3, [r7, #8]
 8001d7a:	6959      	ldr	r1, [r3, #20]
 8001d7c:	68bb      	ldr	r3, [r7, #8]
 8001d7e:	891a      	ldrh	r2, [r3, #8]
 8001d80:	8b7b      	ldrh	r3, [r7, #26]
 8001d82:	f004 f88b 	bl	8005e9c <USB_ReadPMA>
 8001d86:	e07c      	b.n	8001e82 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001d90:	b29b      	uxth	r3, r3
 8001d92:	461a      	mov	r2, r3
 8001d94:	68bb      	ldr	r3, [r7, #8]
 8001d96:	781b      	ldrb	r3, [r3, #0]
 8001d98:	00db      	lsls	r3, r3, #3
 8001d9a:	4413      	add	r3, r2
 8001d9c:	3306      	adds	r3, #6
 8001d9e:	005b      	lsls	r3, r3, #1
 8001da0:	68fa      	ldr	r2, [r7, #12]
 8001da2:	6812      	ldr	r2, [r2, #0]
 8001da4:	4413      	add	r3, r2
 8001da6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001daa:	881b      	ldrh	r3, [r3, #0]
 8001dac:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001db0:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8001db2:	68bb      	ldr	r3, [r7, #8]
 8001db4:	699a      	ldr	r2, [r3, #24]
 8001db6:	8b7b      	ldrh	r3, [r7, #26]
 8001db8:	429a      	cmp	r2, r3
 8001dba:	d306      	bcc.n	8001dca <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 8001dbc:	68bb      	ldr	r3, [r7, #8]
 8001dbe:	699a      	ldr	r2, [r3, #24]
 8001dc0:	8b7b      	ldrh	r3, [r7, #26]
 8001dc2:	1ad2      	subs	r2, r2, r3
 8001dc4:	68bb      	ldr	r3, [r7, #8]
 8001dc6:	619a      	str	r2, [r3, #24]
 8001dc8:	e002      	b.n	8001dd0 <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 8001dca:	68bb      	ldr	r3, [r7, #8]
 8001dcc:	2200      	movs	r2, #0
 8001dce:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8001dd0:	68bb      	ldr	r3, [r7, #8]
 8001dd2:	699b      	ldr	r3, [r3, #24]
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d123      	bne.n	8001e20 <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	461a      	mov	r2, r3
 8001dde:	68bb      	ldr	r3, [r7, #8]
 8001de0:	781b      	ldrb	r3, [r3, #0]
 8001de2:	009b      	lsls	r3, r3, #2
 8001de4:	4413      	add	r3, r2
 8001de6:	881b      	ldrh	r3, [r3, #0]
 8001de8:	b29b      	uxth	r3, r3
 8001dea:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001dee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001df2:	83fb      	strh	r3, [r7, #30]
 8001df4:	8bfb      	ldrh	r3, [r7, #30]
 8001df6:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8001dfa:	83fb      	strh	r3, [r7, #30]
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	461a      	mov	r2, r3
 8001e02:	68bb      	ldr	r3, [r7, #8]
 8001e04:	781b      	ldrb	r3, [r3, #0]
 8001e06:	009b      	lsls	r3, r3, #2
 8001e08:	441a      	add	r2, r3
 8001e0a:	8bfb      	ldrh	r3, [r7, #30]
 8001e0c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8001e10:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8001e14:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001e18:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001e1c:	b29b      	uxth	r3, r3
 8001e1e:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8001e20:	88fb      	ldrh	r3, [r7, #6]
 8001e22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d11f      	bne.n	8001e6a <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	461a      	mov	r2, r3
 8001e30:	68bb      	ldr	r3, [r7, #8]
 8001e32:	781b      	ldrb	r3, [r3, #0]
 8001e34:	009b      	lsls	r3, r3, #2
 8001e36:	4413      	add	r3, r2
 8001e38:	881b      	ldrh	r3, [r3, #0]
 8001e3a:	b29b      	uxth	r3, r3
 8001e3c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001e40:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001e44:	83bb      	strh	r3, [r7, #28]
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	461a      	mov	r2, r3
 8001e4c:	68bb      	ldr	r3, [r7, #8]
 8001e4e:	781b      	ldrb	r3, [r3, #0]
 8001e50:	009b      	lsls	r3, r3, #2
 8001e52:	441a      	add	r2, r3
 8001e54:	8bbb      	ldrh	r3, [r7, #28]
 8001e56:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8001e5a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8001e5e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001e62:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8001e66:	b29b      	uxth	r3, r3
 8001e68:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8001e6a:	8b7b      	ldrh	r3, [r7, #26]
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d008      	beq.n	8001e82 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	6818      	ldr	r0, [r3, #0]
 8001e74:	68bb      	ldr	r3, [r7, #8]
 8001e76:	6959      	ldr	r1, [r3, #20]
 8001e78:	68bb      	ldr	r3, [r7, #8]
 8001e7a:	895a      	ldrh	r2, [r3, #10]
 8001e7c:	8b7b      	ldrh	r3, [r7, #26]
 8001e7e:	f004 f80d 	bl	8005e9c <USB_ReadPMA>
    }
  }

  return count;
 8001e82:	8b7b      	ldrh	r3, [r7, #26]
}
 8001e84:	4618      	mov	r0, r3
 8001e86:	3720      	adds	r7, #32
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bd80      	pop	{r7, pc}

08001e8c <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b0a4      	sub	sp, #144	; 0x90
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	60f8      	str	r0, [r7, #12]
 8001e94:	60b9      	str	r1, [r7, #8]
 8001e96:	4613      	mov	r3, r2
 8001e98:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8001e9a:	88fb      	ldrh	r3, [r7, #6]
 8001e9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	f000 81dd 	beq.w	8002260 <HAL_PCD_EP_DB_Transmit+0x3d4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001eae:	b29b      	uxth	r3, r3
 8001eb0:	461a      	mov	r2, r3
 8001eb2:	68bb      	ldr	r3, [r7, #8]
 8001eb4:	781b      	ldrb	r3, [r3, #0]
 8001eb6:	00db      	lsls	r3, r3, #3
 8001eb8:	4413      	add	r3, r2
 8001eba:	3302      	adds	r3, #2
 8001ebc:	005b      	lsls	r3, r3, #1
 8001ebe:	68fa      	ldr	r2, [r7, #12]
 8001ec0:	6812      	ldr	r2, [r2, #0]
 8001ec2:	4413      	add	r3, r2
 8001ec4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001ec8:	881b      	ldrh	r3, [r3, #0]
 8001eca:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001ece:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86

    if (ep->xfer_len > TxPctSize)
 8001ed2:	68bb      	ldr	r3, [r7, #8]
 8001ed4:	699a      	ldr	r2, [r3, #24]
 8001ed6:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8001eda:	429a      	cmp	r2, r3
 8001edc:	d907      	bls.n	8001eee <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxPctSize;
 8001ede:	68bb      	ldr	r3, [r7, #8]
 8001ee0:	699a      	ldr	r2, [r3, #24]
 8001ee2:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8001ee6:	1ad2      	subs	r2, r2, r3
 8001ee8:	68bb      	ldr	r3, [r7, #8]
 8001eea:	619a      	str	r2, [r3, #24]
 8001eec:	e002      	b.n	8001ef4 <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 8001eee:	68bb      	ldr	r3, [r7, #8]
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8001ef4:	68bb      	ldr	r3, [r7, #8]
 8001ef6:	699b      	ldr	r3, [r3, #24]
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	f040 80b9 	bne.w	8002070 <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8001efe:	68bb      	ldr	r3, [r7, #8]
 8001f00:	785b      	ldrb	r3, [r3, #1]
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d126      	bne.n	8001f54 <HAL_PCD_EP_DB_Transmit+0xc8>
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001f14:	b29b      	uxth	r3, r3
 8001f16:	461a      	mov	r2, r3
 8001f18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f1a:	4413      	add	r3, r2
 8001f1c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001f1e:	68bb      	ldr	r3, [r7, #8]
 8001f20:	781b      	ldrb	r3, [r3, #0]
 8001f22:	011a      	lsls	r2, r3, #4
 8001f24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f26:	4413      	add	r3, r2
 8001f28:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8001f2c:	62bb      	str	r3, [r7, #40]	; 0x28
 8001f2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f30:	881b      	ldrh	r3, [r3, #0]
 8001f32:	b29b      	uxth	r3, r3
 8001f34:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001f38:	b29a      	uxth	r2, r3
 8001f3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f3c:	801a      	strh	r2, [r3, #0]
 8001f3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f40:	881b      	ldrh	r3, [r3, #0]
 8001f42:	b29b      	uxth	r3, r3
 8001f44:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001f48:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001f4c:	b29a      	uxth	r2, r3
 8001f4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f50:	801a      	strh	r2, [r3, #0]
 8001f52:	e01a      	b.n	8001f8a <HAL_PCD_EP_DB_Transmit+0xfe>
 8001f54:	68bb      	ldr	r3, [r7, #8]
 8001f56:	785b      	ldrb	r3, [r3, #1]
 8001f58:	2b01      	cmp	r3, #1
 8001f5a:	d116      	bne.n	8001f8a <HAL_PCD_EP_DB_Transmit+0xfe>
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	637b      	str	r3, [r7, #52]	; 0x34
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001f6a:	b29b      	uxth	r3, r3
 8001f6c:	461a      	mov	r2, r3
 8001f6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001f70:	4413      	add	r3, r2
 8001f72:	637b      	str	r3, [r7, #52]	; 0x34
 8001f74:	68bb      	ldr	r3, [r7, #8]
 8001f76:	781b      	ldrb	r3, [r3, #0]
 8001f78:	011a      	lsls	r2, r3, #4
 8001f7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001f7c:	4413      	add	r3, r2
 8001f7e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8001f82:	633b      	str	r3, [r7, #48]	; 0x30
 8001f84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f86:	2200      	movs	r2, #0
 8001f88:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	627b      	str	r3, [r7, #36]	; 0x24
 8001f90:	68bb      	ldr	r3, [r7, #8]
 8001f92:	785b      	ldrb	r3, [r3, #1]
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d126      	bne.n	8001fe6 <HAL_PCD_EP_DB_Transmit+0x15a>
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	61fb      	str	r3, [r7, #28]
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001fa6:	b29b      	uxth	r3, r3
 8001fa8:	461a      	mov	r2, r3
 8001faa:	69fb      	ldr	r3, [r7, #28]
 8001fac:	4413      	add	r3, r2
 8001fae:	61fb      	str	r3, [r7, #28]
 8001fb0:	68bb      	ldr	r3, [r7, #8]
 8001fb2:	781b      	ldrb	r3, [r3, #0]
 8001fb4:	011a      	lsls	r2, r3, #4
 8001fb6:	69fb      	ldr	r3, [r7, #28]
 8001fb8:	4413      	add	r3, r2
 8001fba:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8001fbe:	61bb      	str	r3, [r7, #24]
 8001fc0:	69bb      	ldr	r3, [r7, #24]
 8001fc2:	881b      	ldrh	r3, [r3, #0]
 8001fc4:	b29b      	uxth	r3, r3
 8001fc6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001fca:	b29a      	uxth	r2, r3
 8001fcc:	69bb      	ldr	r3, [r7, #24]
 8001fce:	801a      	strh	r2, [r3, #0]
 8001fd0:	69bb      	ldr	r3, [r7, #24]
 8001fd2:	881b      	ldrh	r3, [r3, #0]
 8001fd4:	b29b      	uxth	r3, r3
 8001fd6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001fda:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001fde:	b29a      	uxth	r2, r3
 8001fe0:	69bb      	ldr	r3, [r7, #24]
 8001fe2:	801a      	strh	r2, [r3, #0]
 8001fe4:	e017      	b.n	8002016 <HAL_PCD_EP_DB_Transmit+0x18a>
 8001fe6:	68bb      	ldr	r3, [r7, #8]
 8001fe8:	785b      	ldrb	r3, [r3, #1]
 8001fea:	2b01      	cmp	r3, #1
 8001fec:	d113      	bne.n	8002016 <HAL_PCD_EP_DB_Transmit+0x18a>
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001ff6:	b29b      	uxth	r3, r3
 8001ff8:	461a      	mov	r2, r3
 8001ffa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ffc:	4413      	add	r3, r2
 8001ffe:	627b      	str	r3, [r7, #36]	; 0x24
 8002000:	68bb      	ldr	r3, [r7, #8]
 8002002:	781b      	ldrb	r3, [r3, #0]
 8002004:	011a      	lsls	r2, r3, #4
 8002006:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002008:	4413      	add	r3, r2
 800200a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800200e:	623b      	str	r3, [r7, #32]
 8002010:	6a3b      	ldr	r3, [r7, #32]
 8002012:	2200      	movs	r2, #0
 8002014:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002016:	68bb      	ldr	r3, [r7, #8]
 8002018:	781b      	ldrb	r3, [r3, #0]
 800201a:	4619      	mov	r1, r3
 800201c:	68f8      	ldr	r0, [r7, #12]
 800201e:	f005 fd42 	bl	8007aa6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002022:	88fb      	ldrh	r3, [r7, #6]
 8002024:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002028:	2b00      	cmp	r3, #0
 800202a:	f000 82fc 	beq.w	8002626 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	461a      	mov	r2, r3
 8002034:	68bb      	ldr	r3, [r7, #8]
 8002036:	781b      	ldrb	r3, [r3, #0]
 8002038:	009b      	lsls	r3, r3, #2
 800203a:	4413      	add	r3, r2
 800203c:	881b      	ldrh	r3, [r3, #0]
 800203e:	b29b      	uxth	r3, r3
 8002040:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002044:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002048:	82fb      	strh	r3, [r7, #22]
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	461a      	mov	r2, r3
 8002050:	68bb      	ldr	r3, [r7, #8]
 8002052:	781b      	ldrb	r3, [r3, #0]
 8002054:	009b      	lsls	r3, r3, #2
 8002056:	441a      	add	r2, r3
 8002058:	8afb      	ldrh	r3, [r7, #22]
 800205a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800205e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002062:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002066:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800206a:	b29b      	uxth	r3, r3
 800206c:	8013      	strh	r3, [r2, #0]
 800206e:	e2da      	b.n	8002626 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002070:	88fb      	ldrh	r3, [r7, #6]
 8002072:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002076:	2b00      	cmp	r3, #0
 8002078:	d021      	beq.n	80020be <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	461a      	mov	r2, r3
 8002080:	68bb      	ldr	r3, [r7, #8]
 8002082:	781b      	ldrb	r3, [r3, #0]
 8002084:	009b      	lsls	r3, r3, #2
 8002086:	4413      	add	r3, r2
 8002088:	881b      	ldrh	r3, [r3, #0]
 800208a:	b29b      	uxth	r3, r3
 800208c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002090:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002094:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	461a      	mov	r2, r3
 800209e:	68bb      	ldr	r3, [r7, #8]
 80020a0:	781b      	ldrb	r3, [r3, #0]
 80020a2:	009b      	lsls	r3, r3, #2
 80020a4:	441a      	add	r2, r3
 80020a6:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 80020aa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80020ae:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80020b2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80020b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80020ba:	b29b      	uxth	r3, r3
 80020bc:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80020be:	68bb      	ldr	r3, [r7, #8]
 80020c0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80020c4:	2b01      	cmp	r3, #1
 80020c6:	f040 82ae 	bne.w	8002626 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 80020ca:	68bb      	ldr	r3, [r7, #8]
 80020cc:	695a      	ldr	r2, [r3, #20]
 80020ce:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 80020d2:	441a      	add	r2, r3
 80020d4:	68bb      	ldr	r3, [r7, #8]
 80020d6:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80020d8:	68bb      	ldr	r3, [r7, #8]
 80020da:	69da      	ldr	r2, [r3, #28]
 80020dc:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 80020e0:	441a      	add	r2, r3
 80020e2:	68bb      	ldr	r3, [r7, #8]
 80020e4:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80020e6:	68bb      	ldr	r3, [r7, #8]
 80020e8:	6a1a      	ldr	r2, [r3, #32]
 80020ea:	68bb      	ldr	r3, [r7, #8]
 80020ec:	691b      	ldr	r3, [r3, #16]
 80020ee:	429a      	cmp	r2, r3
 80020f0:	d30b      	bcc.n	800210a <HAL_PCD_EP_DB_Transmit+0x27e>
        {
          len = ep->maxpacket;
 80020f2:	68bb      	ldr	r3, [r7, #8]
 80020f4:	691b      	ldr	r3, [r3, #16]
 80020f6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db -= len;
 80020fa:	68bb      	ldr	r3, [r7, #8]
 80020fc:	6a1a      	ldr	r2, [r3, #32]
 80020fe:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002102:	1ad2      	subs	r2, r2, r3
 8002104:	68bb      	ldr	r3, [r7, #8]
 8002106:	621a      	str	r2, [r3, #32]
 8002108:	e017      	b.n	800213a <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else if (ep->xfer_len_db == 0U)
 800210a:	68bb      	ldr	r3, [r7, #8]
 800210c:	6a1b      	ldr	r3, [r3, #32]
 800210e:	2b00      	cmp	r3, #0
 8002110:	d108      	bne.n	8002124 <HAL_PCD_EP_DB_Transmit+0x298>
        {
          len = TxPctSize;
 8002112:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8002116:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_fill_db = 0U;
 800211a:	68bb      	ldr	r3, [r7, #8]
 800211c:	2200      	movs	r2, #0
 800211e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8002122:	e00a      	b.n	800213a <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8002124:	68bb      	ldr	r3, [r7, #8]
 8002126:	2200      	movs	r2, #0
 8002128:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 800212c:	68bb      	ldr	r3, [r7, #8]
 800212e:	6a1b      	ldr	r3, [r3, #32]
 8002130:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db = 0U;
 8002134:	68bb      	ldr	r3, [r7, #8]
 8002136:	2200      	movs	r2, #0
 8002138:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800213a:	68bb      	ldr	r3, [r7, #8]
 800213c:	785b      	ldrb	r3, [r3, #1]
 800213e:	2b00      	cmp	r3, #0
 8002140:	d165      	bne.n	800220e <HAL_PCD_EP_DB_Transmit+0x382>
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002150:	b29b      	uxth	r3, r3
 8002152:	461a      	mov	r2, r3
 8002154:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002156:	4413      	add	r3, r2
 8002158:	63fb      	str	r3, [r7, #60]	; 0x3c
 800215a:	68bb      	ldr	r3, [r7, #8]
 800215c:	781b      	ldrb	r3, [r3, #0]
 800215e:	011a      	lsls	r2, r3, #4
 8002160:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002162:	4413      	add	r3, r2
 8002164:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8002168:	63bb      	str	r3, [r7, #56]	; 0x38
 800216a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800216c:	881b      	ldrh	r3, [r3, #0]
 800216e:	b29b      	uxth	r3, r3
 8002170:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002174:	b29a      	uxth	r2, r3
 8002176:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002178:	801a      	strh	r2, [r3, #0]
 800217a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800217e:	2b3e      	cmp	r3, #62	; 0x3e
 8002180:	d91d      	bls.n	80021be <HAL_PCD_EP_DB_Transmit+0x332>
 8002182:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002186:	095b      	lsrs	r3, r3, #5
 8002188:	64bb      	str	r3, [r7, #72]	; 0x48
 800218a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800218e:	f003 031f 	and.w	r3, r3, #31
 8002192:	2b00      	cmp	r3, #0
 8002194:	d102      	bne.n	800219c <HAL_PCD_EP_DB_Transmit+0x310>
 8002196:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002198:	3b01      	subs	r3, #1
 800219a:	64bb      	str	r3, [r7, #72]	; 0x48
 800219c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800219e:	881b      	ldrh	r3, [r3, #0]
 80021a0:	b29a      	uxth	r2, r3
 80021a2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80021a4:	b29b      	uxth	r3, r3
 80021a6:	029b      	lsls	r3, r3, #10
 80021a8:	b29b      	uxth	r3, r3
 80021aa:	4313      	orrs	r3, r2
 80021ac:	b29b      	uxth	r3, r3
 80021ae:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80021b2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80021b6:	b29a      	uxth	r2, r3
 80021b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80021ba:	801a      	strh	r2, [r3, #0]
 80021bc:	e044      	b.n	8002248 <HAL_PCD_EP_DB_Transmit+0x3bc>
 80021be:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d10a      	bne.n	80021dc <HAL_PCD_EP_DB_Transmit+0x350>
 80021c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80021c8:	881b      	ldrh	r3, [r3, #0]
 80021ca:	b29b      	uxth	r3, r3
 80021cc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80021d0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80021d4:	b29a      	uxth	r2, r3
 80021d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80021d8:	801a      	strh	r2, [r3, #0]
 80021da:	e035      	b.n	8002248 <HAL_PCD_EP_DB_Transmit+0x3bc>
 80021dc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80021e0:	085b      	lsrs	r3, r3, #1
 80021e2:	64bb      	str	r3, [r7, #72]	; 0x48
 80021e4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80021e8:	f003 0301 	and.w	r3, r3, #1
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d002      	beq.n	80021f6 <HAL_PCD_EP_DB_Transmit+0x36a>
 80021f0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80021f2:	3301      	adds	r3, #1
 80021f4:	64bb      	str	r3, [r7, #72]	; 0x48
 80021f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80021f8:	881b      	ldrh	r3, [r3, #0]
 80021fa:	b29a      	uxth	r2, r3
 80021fc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80021fe:	b29b      	uxth	r3, r3
 8002200:	029b      	lsls	r3, r3, #10
 8002202:	b29b      	uxth	r3, r3
 8002204:	4313      	orrs	r3, r2
 8002206:	b29a      	uxth	r2, r3
 8002208:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800220a:	801a      	strh	r2, [r3, #0]
 800220c:	e01c      	b.n	8002248 <HAL_PCD_EP_DB_Transmit+0x3bc>
 800220e:	68bb      	ldr	r3, [r7, #8]
 8002210:	785b      	ldrb	r3, [r3, #1]
 8002212:	2b01      	cmp	r3, #1
 8002214:	d118      	bne.n	8002248 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	647b      	str	r3, [r7, #68]	; 0x44
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002224:	b29b      	uxth	r3, r3
 8002226:	461a      	mov	r2, r3
 8002228:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800222a:	4413      	add	r3, r2
 800222c:	647b      	str	r3, [r7, #68]	; 0x44
 800222e:	68bb      	ldr	r3, [r7, #8]
 8002230:	781b      	ldrb	r3, [r3, #0]
 8002232:	011a      	lsls	r2, r3, #4
 8002234:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002236:	4413      	add	r3, r2
 8002238:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800223c:	643b      	str	r3, [r7, #64]	; 0x40
 800223e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002242:	b29a      	uxth	r2, r3
 8002244:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002246:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	6818      	ldr	r0, [r3, #0]
 800224c:	68bb      	ldr	r3, [r7, #8]
 800224e:	6959      	ldr	r1, [r3, #20]
 8002250:	68bb      	ldr	r3, [r7, #8]
 8002252:	891a      	ldrh	r2, [r3, #8]
 8002254:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002258:	b29b      	uxth	r3, r3
 800225a:	f003 fdda 	bl	8005e12 <USB_WritePMA>
 800225e:	e1e2      	b.n	8002626 <HAL_PCD_EP_DB_Transmit+0x79a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002268:	b29b      	uxth	r3, r3
 800226a:	461a      	mov	r2, r3
 800226c:	68bb      	ldr	r3, [r7, #8]
 800226e:	781b      	ldrb	r3, [r3, #0]
 8002270:	00db      	lsls	r3, r3, #3
 8002272:	4413      	add	r3, r2
 8002274:	3306      	adds	r3, #6
 8002276:	005b      	lsls	r3, r3, #1
 8002278:	68fa      	ldr	r2, [r7, #12]
 800227a:	6812      	ldr	r2, [r2, #0]
 800227c:	4413      	add	r3, r2
 800227e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002282:	881b      	ldrh	r3, [r3, #0]
 8002284:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002288:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86

    if (ep->xfer_len >= TxPctSize)
 800228c:	68bb      	ldr	r3, [r7, #8]
 800228e:	699a      	ldr	r2, [r3, #24]
 8002290:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8002294:	429a      	cmp	r2, r3
 8002296:	d307      	bcc.n	80022a8 <HAL_PCD_EP_DB_Transmit+0x41c>
    {
      ep->xfer_len -= TxPctSize;
 8002298:	68bb      	ldr	r3, [r7, #8]
 800229a:	699a      	ldr	r2, [r3, #24]
 800229c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 80022a0:	1ad2      	subs	r2, r2, r3
 80022a2:	68bb      	ldr	r3, [r7, #8]
 80022a4:	619a      	str	r2, [r3, #24]
 80022a6:	e002      	b.n	80022ae <HAL_PCD_EP_DB_Transmit+0x422>
    }
    else
    {
      ep->xfer_len = 0U;
 80022a8:	68bb      	ldr	r3, [r7, #8]
 80022aa:	2200      	movs	r2, #0
 80022ac:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80022ae:	68bb      	ldr	r3, [r7, #8]
 80022b0:	699b      	ldr	r3, [r3, #24]
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	f040 80c0 	bne.w	8002438 <HAL_PCD_EP_DB_Transmit+0x5ac>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80022b8:	68bb      	ldr	r3, [r7, #8]
 80022ba:	785b      	ldrb	r3, [r3, #1]
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d126      	bne.n	800230e <HAL_PCD_EP_DB_Transmit+0x482>
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	67fb      	str	r3, [r7, #124]	; 0x7c
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80022ce:	b29b      	uxth	r3, r3
 80022d0:	461a      	mov	r2, r3
 80022d2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80022d4:	4413      	add	r3, r2
 80022d6:	67fb      	str	r3, [r7, #124]	; 0x7c
 80022d8:	68bb      	ldr	r3, [r7, #8]
 80022da:	781b      	ldrb	r3, [r3, #0]
 80022dc:	011a      	lsls	r2, r3, #4
 80022de:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80022e0:	4413      	add	r3, r2
 80022e2:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80022e6:	67bb      	str	r3, [r7, #120]	; 0x78
 80022e8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80022ea:	881b      	ldrh	r3, [r3, #0]
 80022ec:	b29b      	uxth	r3, r3
 80022ee:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80022f2:	b29a      	uxth	r2, r3
 80022f4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80022f6:	801a      	strh	r2, [r3, #0]
 80022f8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80022fa:	881b      	ldrh	r3, [r3, #0]
 80022fc:	b29b      	uxth	r3, r3
 80022fe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002302:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002306:	b29a      	uxth	r2, r3
 8002308:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800230a:	801a      	strh	r2, [r3, #0]
 800230c:	e01a      	b.n	8002344 <HAL_PCD_EP_DB_Transmit+0x4b8>
 800230e:	68bb      	ldr	r3, [r7, #8]
 8002310:	785b      	ldrb	r3, [r3, #1]
 8002312:	2b01      	cmp	r3, #1
 8002314:	d116      	bne.n	8002344 <HAL_PCD_EP_DB_Transmit+0x4b8>
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	667b      	str	r3, [r7, #100]	; 0x64
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002324:	b29b      	uxth	r3, r3
 8002326:	461a      	mov	r2, r3
 8002328:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800232a:	4413      	add	r3, r2
 800232c:	667b      	str	r3, [r7, #100]	; 0x64
 800232e:	68bb      	ldr	r3, [r7, #8]
 8002330:	781b      	ldrb	r3, [r3, #0]
 8002332:	011a      	lsls	r2, r3, #4
 8002334:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002336:	4413      	add	r3, r2
 8002338:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800233c:	663b      	str	r3, [r7, #96]	; 0x60
 800233e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002340:	2200      	movs	r2, #0
 8002342:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	677b      	str	r3, [r7, #116]	; 0x74
 800234a:	68bb      	ldr	r3, [r7, #8]
 800234c:	785b      	ldrb	r3, [r3, #1]
 800234e:	2b00      	cmp	r3, #0
 8002350:	d12b      	bne.n	80023aa <HAL_PCD_EP_DB_Transmit+0x51e>
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002360:	b29b      	uxth	r3, r3
 8002362:	461a      	mov	r2, r3
 8002364:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002366:	4413      	add	r3, r2
 8002368:	66fb      	str	r3, [r7, #108]	; 0x6c
 800236a:	68bb      	ldr	r3, [r7, #8]
 800236c:	781b      	ldrb	r3, [r3, #0]
 800236e:	011a      	lsls	r2, r3, #4
 8002370:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002372:	4413      	add	r3, r2
 8002374:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8002378:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800237c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002380:	881b      	ldrh	r3, [r3, #0]
 8002382:	b29b      	uxth	r3, r3
 8002384:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002388:	b29a      	uxth	r2, r3
 800238a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800238e:	801a      	strh	r2, [r3, #0]
 8002390:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002394:	881b      	ldrh	r3, [r3, #0]
 8002396:	b29b      	uxth	r3, r3
 8002398:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800239c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80023a0:	b29a      	uxth	r2, r3
 80023a2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80023a6:	801a      	strh	r2, [r3, #0]
 80023a8:	e017      	b.n	80023da <HAL_PCD_EP_DB_Transmit+0x54e>
 80023aa:	68bb      	ldr	r3, [r7, #8]
 80023ac:	785b      	ldrb	r3, [r3, #1]
 80023ae:	2b01      	cmp	r3, #1
 80023b0:	d113      	bne.n	80023da <HAL_PCD_EP_DB_Transmit+0x54e>
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80023ba:	b29b      	uxth	r3, r3
 80023bc:	461a      	mov	r2, r3
 80023be:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80023c0:	4413      	add	r3, r2
 80023c2:	677b      	str	r3, [r7, #116]	; 0x74
 80023c4:	68bb      	ldr	r3, [r7, #8]
 80023c6:	781b      	ldrb	r3, [r3, #0]
 80023c8:	011a      	lsls	r2, r3, #4
 80023ca:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80023cc:	4413      	add	r3, r2
 80023ce:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80023d2:	673b      	str	r3, [r7, #112]	; 0x70
 80023d4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80023d6:	2200      	movs	r2, #0
 80023d8:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80023da:	68bb      	ldr	r3, [r7, #8]
 80023dc:	781b      	ldrb	r3, [r3, #0]
 80023de:	4619      	mov	r1, r3
 80023e0:	68f8      	ldr	r0, [r7, #12]
 80023e2:	f005 fb60 	bl	8007aa6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80023e6:	88fb      	ldrh	r3, [r7, #6]
 80023e8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	f040 811a 	bne.w	8002626 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	461a      	mov	r2, r3
 80023f8:	68bb      	ldr	r3, [r7, #8]
 80023fa:	781b      	ldrb	r3, [r3, #0]
 80023fc:	009b      	lsls	r3, r3, #2
 80023fe:	4413      	add	r3, r2
 8002400:	881b      	ldrh	r3, [r3, #0]
 8002402:	b29b      	uxth	r3, r3
 8002404:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002408:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800240c:	f8a7 3088 	strh.w	r3, [r7, #136]	; 0x88
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	461a      	mov	r2, r3
 8002416:	68bb      	ldr	r3, [r7, #8]
 8002418:	781b      	ldrb	r3, [r3, #0]
 800241a:	009b      	lsls	r3, r3, #2
 800241c:	441a      	add	r2, r3
 800241e:	f8b7 3088 	ldrh.w	r3, [r7, #136]	; 0x88
 8002422:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002426:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800242a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800242e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002432:	b29b      	uxth	r3, r3
 8002434:	8013      	strh	r3, [r2, #0]
 8002436:	e0f6      	b.n	8002626 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8002438:	88fb      	ldrh	r3, [r7, #6]
 800243a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800243e:	2b00      	cmp	r3, #0
 8002440:	d121      	bne.n	8002486 <HAL_PCD_EP_DB_Transmit+0x5fa>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	461a      	mov	r2, r3
 8002448:	68bb      	ldr	r3, [r7, #8]
 800244a:	781b      	ldrb	r3, [r3, #0]
 800244c:	009b      	lsls	r3, r3, #2
 800244e:	4413      	add	r3, r2
 8002450:	881b      	ldrh	r3, [r3, #0]
 8002452:	b29b      	uxth	r3, r3
 8002454:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002458:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800245c:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	461a      	mov	r2, r3
 8002466:	68bb      	ldr	r3, [r7, #8]
 8002468:	781b      	ldrb	r3, [r3, #0]
 800246a:	009b      	lsls	r3, r3, #2
 800246c:	441a      	add	r2, r3
 800246e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8002472:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002476:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800247a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800247e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002482:	b29b      	uxth	r3, r3
 8002484:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8002486:	68bb      	ldr	r3, [r7, #8]
 8002488:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800248c:	2b01      	cmp	r3, #1
 800248e:	f040 80ca 	bne.w	8002626 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8002492:	68bb      	ldr	r3, [r7, #8]
 8002494:	695a      	ldr	r2, [r3, #20]
 8002496:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800249a:	441a      	add	r2, r3
 800249c:	68bb      	ldr	r3, [r7, #8]
 800249e:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80024a0:	68bb      	ldr	r3, [r7, #8]
 80024a2:	69da      	ldr	r2, [r3, #28]
 80024a4:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 80024a8:	441a      	add	r2, r3
 80024aa:	68bb      	ldr	r3, [r7, #8]
 80024ac:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80024ae:	68bb      	ldr	r3, [r7, #8]
 80024b0:	6a1a      	ldr	r2, [r3, #32]
 80024b2:	68bb      	ldr	r3, [r7, #8]
 80024b4:	691b      	ldr	r3, [r3, #16]
 80024b6:	429a      	cmp	r2, r3
 80024b8:	d30b      	bcc.n	80024d2 <HAL_PCD_EP_DB_Transmit+0x646>
        {
          len = ep->maxpacket;
 80024ba:	68bb      	ldr	r3, [r7, #8]
 80024bc:	691b      	ldr	r3, [r3, #16]
 80024be:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db -= len;
 80024c2:	68bb      	ldr	r3, [r7, #8]
 80024c4:	6a1a      	ldr	r2, [r3, #32]
 80024c6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80024ca:	1ad2      	subs	r2, r2, r3
 80024cc:	68bb      	ldr	r3, [r7, #8]
 80024ce:	621a      	str	r2, [r3, #32]
 80024d0:	e017      	b.n	8002502 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else if (ep->xfer_len_db == 0U)
 80024d2:	68bb      	ldr	r3, [r7, #8]
 80024d4:	6a1b      	ldr	r3, [r3, #32]
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d108      	bne.n	80024ec <HAL_PCD_EP_DB_Transmit+0x660>
        {
          len = TxPctSize;
 80024da:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 80024de:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_fill_db = 0U;
 80024e2:	68bb      	ldr	r3, [r7, #8]
 80024e4:	2200      	movs	r2, #0
 80024e6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80024ea:	e00a      	b.n	8002502 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else
        {
          len = ep->xfer_len_db;
 80024ec:	68bb      	ldr	r3, [r7, #8]
 80024ee:	6a1b      	ldr	r3, [r3, #32]
 80024f0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db = 0U;
 80024f4:	68bb      	ldr	r3, [r7, #8]
 80024f6:	2200      	movs	r2, #0
 80024f8:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 80024fa:	68bb      	ldr	r3, [r7, #8]
 80024fc:	2200      	movs	r2, #0
 80024fe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	657b      	str	r3, [r7, #84]	; 0x54
 8002508:	68bb      	ldr	r3, [r7, #8]
 800250a:	785b      	ldrb	r3, [r3, #1]
 800250c:	2b00      	cmp	r3, #0
 800250e:	d165      	bne.n	80025dc <HAL_PCD_EP_DB_Transmit+0x750>
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800251e:	b29b      	uxth	r3, r3
 8002520:	461a      	mov	r2, r3
 8002522:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002524:	4413      	add	r3, r2
 8002526:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002528:	68bb      	ldr	r3, [r7, #8]
 800252a:	781b      	ldrb	r3, [r3, #0]
 800252c:	011a      	lsls	r2, r3, #4
 800252e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002530:	4413      	add	r3, r2
 8002532:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8002536:	65bb      	str	r3, [r7, #88]	; 0x58
 8002538:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800253a:	881b      	ldrh	r3, [r3, #0]
 800253c:	b29b      	uxth	r3, r3
 800253e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002542:	b29a      	uxth	r2, r3
 8002544:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002546:	801a      	strh	r2, [r3, #0]
 8002548:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800254c:	2b3e      	cmp	r3, #62	; 0x3e
 800254e:	d91d      	bls.n	800258c <HAL_PCD_EP_DB_Transmit+0x700>
 8002550:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002554:	095b      	lsrs	r3, r3, #5
 8002556:	66bb      	str	r3, [r7, #104]	; 0x68
 8002558:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800255c:	f003 031f 	and.w	r3, r3, #31
 8002560:	2b00      	cmp	r3, #0
 8002562:	d102      	bne.n	800256a <HAL_PCD_EP_DB_Transmit+0x6de>
 8002564:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002566:	3b01      	subs	r3, #1
 8002568:	66bb      	str	r3, [r7, #104]	; 0x68
 800256a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800256c:	881b      	ldrh	r3, [r3, #0]
 800256e:	b29a      	uxth	r2, r3
 8002570:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002572:	b29b      	uxth	r3, r3
 8002574:	029b      	lsls	r3, r3, #10
 8002576:	b29b      	uxth	r3, r3
 8002578:	4313      	orrs	r3, r2
 800257a:	b29b      	uxth	r3, r3
 800257c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002580:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002584:	b29a      	uxth	r2, r3
 8002586:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002588:	801a      	strh	r2, [r3, #0]
 800258a:	e041      	b.n	8002610 <HAL_PCD_EP_DB_Transmit+0x784>
 800258c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002590:	2b00      	cmp	r3, #0
 8002592:	d10a      	bne.n	80025aa <HAL_PCD_EP_DB_Transmit+0x71e>
 8002594:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002596:	881b      	ldrh	r3, [r3, #0]
 8002598:	b29b      	uxth	r3, r3
 800259a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800259e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80025a2:	b29a      	uxth	r2, r3
 80025a4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80025a6:	801a      	strh	r2, [r3, #0]
 80025a8:	e032      	b.n	8002610 <HAL_PCD_EP_DB_Transmit+0x784>
 80025aa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80025ae:	085b      	lsrs	r3, r3, #1
 80025b0:	66bb      	str	r3, [r7, #104]	; 0x68
 80025b2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80025b6:	f003 0301 	and.w	r3, r3, #1
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d002      	beq.n	80025c4 <HAL_PCD_EP_DB_Transmit+0x738>
 80025be:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80025c0:	3301      	adds	r3, #1
 80025c2:	66bb      	str	r3, [r7, #104]	; 0x68
 80025c4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80025c6:	881b      	ldrh	r3, [r3, #0]
 80025c8:	b29a      	uxth	r2, r3
 80025ca:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80025cc:	b29b      	uxth	r3, r3
 80025ce:	029b      	lsls	r3, r3, #10
 80025d0:	b29b      	uxth	r3, r3
 80025d2:	4313      	orrs	r3, r2
 80025d4:	b29a      	uxth	r2, r3
 80025d6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80025d8:	801a      	strh	r2, [r3, #0]
 80025da:	e019      	b.n	8002610 <HAL_PCD_EP_DB_Transmit+0x784>
 80025dc:	68bb      	ldr	r3, [r7, #8]
 80025de:	785b      	ldrb	r3, [r3, #1]
 80025e0:	2b01      	cmp	r3, #1
 80025e2:	d115      	bne.n	8002610 <HAL_PCD_EP_DB_Transmit+0x784>
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80025ec:	b29b      	uxth	r3, r3
 80025ee:	461a      	mov	r2, r3
 80025f0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80025f2:	4413      	add	r3, r2
 80025f4:	657b      	str	r3, [r7, #84]	; 0x54
 80025f6:	68bb      	ldr	r3, [r7, #8]
 80025f8:	781b      	ldrb	r3, [r3, #0]
 80025fa:	011a      	lsls	r2, r3, #4
 80025fc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80025fe:	4413      	add	r3, r2
 8002600:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8002604:	653b      	str	r3, [r7, #80]	; 0x50
 8002606:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800260a:	b29a      	uxth	r2, r3
 800260c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800260e:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	6818      	ldr	r0, [r3, #0]
 8002614:	68bb      	ldr	r3, [r7, #8]
 8002616:	6959      	ldr	r1, [r3, #20]
 8002618:	68bb      	ldr	r3, [r7, #8]
 800261a:	895a      	ldrh	r2, [r3, #10]
 800261c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002620:	b29b      	uxth	r3, r3
 8002622:	f003 fbf6 	bl	8005e12 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	461a      	mov	r2, r3
 800262c:	68bb      	ldr	r3, [r7, #8]
 800262e:	781b      	ldrb	r3, [r3, #0]
 8002630:	009b      	lsls	r3, r3, #2
 8002632:	4413      	add	r3, r2
 8002634:	881b      	ldrh	r3, [r3, #0]
 8002636:	b29b      	uxth	r3, r3
 8002638:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800263c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002640:	82bb      	strh	r3, [r7, #20]
 8002642:	8abb      	ldrh	r3, [r7, #20]
 8002644:	f083 0310 	eor.w	r3, r3, #16
 8002648:	82bb      	strh	r3, [r7, #20]
 800264a:	8abb      	ldrh	r3, [r7, #20]
 800264c:	f083 0320 	eor.w	r3, r3, #32
 8002650:	82bb      	strh	r3, [r7, #20]
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	461a      	mov	r2, r3
 8002658:	68bb      	ldr	r3, [r7, #8]
 800265a:	781b      	ldrb	r3, [r3, #0]
 800265c:	009b      	lsls	r3, r3, #2
 800265e:	441a      	add	r2, r3
 8002660:	8abb      	ldrh	r3, [r7, #20]
 8002662:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002666:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800266a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800266e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002672:	b29b      	uxth	r3, r3
 8002674:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8002676:	2300      	movs	r3, #0
}
 8002678:	4618      	mov	r0, r3
 800267a:	3790      	adds	r7, #144	; 0x90
 800267c:	46bd      	mov	sp, r7
 800267e:	bd80      	pop	{r7, pc}

08002680 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8002680:	b480      	push	{r7}
 8002682:	b087      	sub	sp, #28
 8002684:	af00      	add	r7, sp, #0
 8002686:	60f8      	str	r0, [r7, #12]
 8002688:	607b      	str	r3, [r7, #4]
 800268a:	460b      	mov	r3, r1
 800268c:	817b      	strh	r3, [r7, #10]
 800268e:	4613      	mov	r3, r2
 8002690:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8002692:	897b      	ldrh	r3, [r7, #10]
 8002694:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002698:	b29b      	uxth	r3, r3
 800269a:	2b00      	cmp	r3, #0
 800269c:	d00b      	beq.n	80026b6 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800269e:	897b      	ldrh	r3, [r7, #10]
 80026a0:	f003 0207 	and.w	r2, r3, #7
 80026a4:	4613      	mov	r3, r2
 80026a6:	009b      	lsls	r3, r3, #2
 80026a8:	4413      	add	r3, r2
 80026aa:	00db      	lsls	r3, r3, #3
 80026ac:	3310      	adds	r3, #16
 80026ae:	68fa      	ldr	r2, [r7, #12]
 80026b0:	4413      	add	r3, r2
 80026b2:	617b      	str	r3, [r7, #20]
 80026b4:	e009      	b.n	80026ca <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80026b6:	897a      	ldrh	r2, [r7, #10]
 80026b8:	4613      	mov	r3, r2
 80026ba:	009b      	lsls	r3, r3, #2
 80026bc:	4413      	add	r3, r2
 80026be:	00db      	lsls	r3, r3, #3
 80026c0:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80026c4:	68fa      	ldr	r2, [r7, #12]
 80026c6:	4413      	add	r3, r2
 80026c8:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 80026ca:	893b      	ldrh	r3, [r7, #8]
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d107      	bne.n	80026e0 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 80026d0:	697b      	ldr	r3, [r7, #20]
 80026d2:	2200      	movs	r2, #0
 80026d4:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	b29a      	uxth	r2, r3
 80026da:	697b      	ldr	r3, [r7, #20]
 80026dc:	80da      	strh	r2, [r3, #6]
 80026de:	e00b      	b.n	80026f8 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 80026e0:	697b      	ldr	r3, [r7, #20]
 80026e2:	2201      	movs	r2, #1
 80026e4:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	b29a      	uxth	r2, r3
 80026ea:	697b      	ldr	r3, [r7, #20]
 80026ec:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	0c1b      	lsrs	r3, r3, #16
 80026f2:	b29a      	uxth	r2, r3
 80026f4:	697b      	ldr	r3, [r7, #20]
 80026f6:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80026f8:	2300      	movs	r3, #0
}
 80026fa:	4618      	mov	r0, r3
 80026fc:	371c      	adds	r7, #28
 80026fe:	46bd      	mov	sp, r7
 8002700:	bc80      	pop	{r7}
 8002702:	4770      	bx	lr

08002704 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b086      	sub	sp, #24
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	2b00      	cmp	r3, #0
 8002710:	d101      	bne.n	8002716 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002712:	2301      	movs	r3, #1
 8002714:	e272      	b.n	8002bfc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f003 0301 	and.w	r3, r3, #1
 800271e:	2b00      	cmp	r3, #0
 8002720:	f000 8087 	beq.w	8002832 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002724:	4b92      	ldr	r3, [pc, #584]	; (8002970 <HAL_RCC_OscConfig+0x26c>)
 8002726:	685b      	ldr	r3, [r3, #4]
 8002728:	f003 030c 	and.w	r3, r3, #12
 800272c:	2b04      	cmp	r3, #4
 800272e:	d00c      	beq.n	800274a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002730:	4b8f      	ldr	r3, [pc, #572]	; (8002970 <HAL_RCC_OscConfig+0x26c>)
 8002732:	685b      	ldr	r3, [r3, #4]
 8002734:	f003 030c 	and.w	r3, r3, #12
 8002738:	2b08      	cmp	r3, #8
 800273a:	d112      	bne.n	8002762 <HAL_RCC_OscConfig+0x5e>
 800273c:	4b8c      	ldr	r3, [pc, #560]	; (8002970 <HAL_RCC_OscConfig+0x26c>)
 800273e:	685b      	ldr	r3, [r3, #4]
 8002740:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002744:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002748:	d10b      	bne.n	8002762 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800274a:	4b89      	ldr	r3, [pc, #548]	; (8002970 <HAL_RCC_OscConfig+0x26c>)
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002752:	2b00      	cmp	r3, #0
 8002754:	d06c      	beq.n	8002830 <HAL_RCC_OscConfig+0x12c>
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	685b      	ldr	r3, [r3, #4]
 800275a:	2b00      	cmp	r3, #0
 800275c:	d168      	bne.n	8002830 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800275e:	2301      	movs	r3, #1
 8002760:	e24c      	b.n	8002bfc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	685b      	ldr	r3, [r3, #4]
 8002766:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800276a:	d106      	bne.n	800277a <HAL_RCC_OscConfig+0x76>
 800276c:	4b80      	ldr	r3, [pc, #512]	; (8002970 <HAL_RCC_OscConfig+0x26c>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4a7f      	ldr	r2, [pc, #508]	; (8002970 <HAL_RCC_OscConfig+0x26c>)
 8002772:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002776:	6013      	str	r3, [r2, #0]
 8002778:	e02e      	b.n	80027d8 <HAL_RCC_OscConfig+0xd4>
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	685b      	ldr	r3, [r3, #4]
 800277e:	2b00      	cmp	r3, #0
 8002780:	d10c      	bne.n	800279c <HAL_RCC_OscConfig+0x98>
 8002782:	4b7b      	ldr	r3, [pc, #492]	; (8002970 <HAL_RCC_OscConfig+0x26c>)
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	4a7a      	ldr	r2, [pc, #488]	; (8002970 <HAL_RCC_OscConfig+0x26c>)
 8002788:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800278c:	6013      	str	r3, [r2, #0]
 800278e:	4b78      	ldr	r3, [pc, #480]	; (8002970 <HAL_RCC_OscConfig+0x26c>)
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	4a77      	ldr	r2, [pc, #476]	; (8002970 <HAL_RCC_OscConfig+0x26c>)
 8002794:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002798:	6013      	str	r3, [r2, #0]
 800279a:	e01d      	b.n	80027d8 <HAL_RCC_OscConfig+0xd4>
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	685b      	ldr	r3, [r3, #4]
 80027a0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80027a4:	d10c      	bne.n	80027c0 <HAL_RCC_OscConfig+0xbc>
 80027a6:	4b72      	ldr	r3, [pc, #456]	; (8002970 <HAL_RCC_OscConfig+0x26c>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	4a71      	ldr	r2, [pc, #452]	; (8002970 <HAL_RCC_OscConfig+0x26c>)
 80027ac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80027b0:	6013      	str	r3, [r2, #0]
 80027b2:	4b6f      	ldr	r3, [pc, #444]	; (8002970 <HAL_RCC_OscConfig+0x26c>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	4a6e      	ldr	r2, [pc, #440]	; (8002970 <HAL_RCC_OscConfig+0x26c>)
 80027b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80027bc:	6013      	str	r3, [r2, #0]
 80027be:	e00b      	b.n	80027d8 <HAL_RCC_OscConfig+0xd4>
 80027c0:	4b6b      	ldr	r3, [pc, #428]	; (8002970 <HAL_RCC_OscConfig+0x26c>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	4a6a      	ldr	r2, [pc, #424]	; (8002970 <HAL_RCC_OscConfig+0x26c>)
 80027c6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80027ca:	6013      	str	r3, [r2, #0]
 80027cc:	4b68      	ldr	r3, [pc, #416]	; (8002970 <HAL_RCC_OscConfig+0x26c>)
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	4a67      	ldr	r2, [pc, #412]	; (8002970 <HAL_RCC_OscConfig+0x26c>)
 80027d2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80027d6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	685b      	ldr	r3, [r3, #4]
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d013      	beq.n	8002808 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027e0:	f7fd ff3e 	bl	8000660 <HAL_GetTick>
 80027e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027e6:	e008      	b.n	80027fa <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80027e8:	f7fd ff3a 	bl	8000660 <HAL_GetTick>
 80027ec:	4602      	mov	r2, r0
 80027ee:	693b      	ldr	r3, [r7, #16]
 80027f0:	1ad3      	subs	r3, r2, r3
 80027f2:	2b64      	cmp	r3, #100	; 0x64
 80027f4:	d901      	bls.n	80027fa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80027f6:	2303      	movs	r3, #3
 80027f8:	e200      	b.n	8002bfc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027fa:	4b5d      	ldr	r3, [pc, #372]	; (8002970 <HAL_RCC_OscConfig+0x26c>)
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002802:	2b00      	cmp	r3, #0
 8002804:	d0f0      	beq.n	80027e8 <HAL_RCC_OscConfig+0xe4>
 8002806:	e014      	b.n	8002832 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002808:	f7fd ff2a 	bl	8000660 <HAL_GetTick>
 800280c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800280e:	e008      	b.n	8002822 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002810:	f7fd ff26 	bl	8000660 <HAL_GetTick>
 8002814:	4602      	mov	r2, r0
 8002816:	693b      	ldr	r3, [r7, #16]
 8002818:	1ad3      	subs	r3, r2, r3
 800281a:	2b64      	cmp	r3, #100	; 0x64
 800281c:	d901      	bls.n	8002822 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800281e:	2303      	movs	r3, #3
 8002820:	e1ec      	b.n	8002bfc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002822:	4b53      	ldr	r3, [pc, #332]	; (8002970 <HAL_RCC_OscConfig+0x26c>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800282a:	2b00      	cmp	r3, #0
 800282c:	d1f0      	bne.n	8002810 <HAL_RCC_OscConfig+0x10c>
 800282e:	e000      	b.n	8002832 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002830:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f003 0302 	and.w	r3, r3, #2
 800283a:	2b00      	cmp	r3, #0
 800283c:	d063      	beq.n	8002906 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800283e:	4b4c      	ldr	r3, [pc, #304]	; (8002970 <HAL_RCC_OscConfig+0x26c>)
 8002840:	685b      	ldr	r3, [r3, #4]
 8002842:	f003 030c 	and.w	r3, r3, #12
 8002846:	2b00      	cmp	r3, #0
 8002848:	d00b      	beq.n	8002862 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800284a:	4b49      	ldr	r3, [pc, #292]	; (8002970 <HAL_RCC_OscConfig+0x26c>)
 800284c:	685b      	ldr	r3, [r3, #4]
 800284e:	f003 030c 	and.w	r3, r3, #12
 8002852:	2b08      	cmp	r3, #8
 8002854:	d11c      	bne.n	8002890 <HAL_RCC_OscConfig+0x18c>
 8002856:	4b46      	ldr	r3, [pc, #280]	; (8002970 <HAL_RCC_OscConfig+0x26c>)
 8002858:	685b      	ldr	r3, [r3, #4]
 800285a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800285e:	2b00      	cmp	r3, #0
 8002860:	d116      	bne.n	8002890 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002862:	4b43      	ldr	r3, [pc, #268]	; (8002970 <HAL_RCC_OscConfig+0x26c>)
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f003 0302 	and.w	r3, r3, #2
 800286a:	2b00      	cmp	r3, #0
 800286c:	d005      	beq.n	800287a <HAL_RCC_OscConfig+0x176>
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	691b      	ldr	r3, [r3, #16]
 8002872:	2b01      	cmp	r3, #1
 8002874:	d001      	beq.n	800287a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002876:	2301      	movs	r3, #1
 8002878:	e1c0      	b.n	8002bfc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800287a:	4b3d      	ldr	r3, [pc, #244]	; (8002970 <HAL_RCC_OscConfig+0x26c>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	695b      	ldr	r3, [r3, #20]
 8002886:	00db      	lsls	r3, r3, #3
 8002888:	4939      	ldr	r1, [pc, #228]	; (8002970 <HAL_RCC_OscConfig+0x26c>)
 800288a:	4313      	orrs	r3, r2
 800288c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800288e:	e03a      	b.n	8002906 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	691b      	ldr	r3, [r3, #16]
 8002894:	2b00      	cmp	r3, #0
 8002896:	d020      	beq.n	80028da <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002898:	4b36      	ldr	r3, [pc, #216]	; (8002974 <HAL_RCC_OscConfig+0x270>)
 800289a:	2201      	movs	r2, #1
 800289c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800289e:	f7fd fedf 	bl	8000660 <HAL_GetTick>
 80028a2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028a4:	e008      	b.n	80028b8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80028a6:	f7fd fedb 	bl	8000660 <HAL_GetTick>
 80028aa:	4602      	mov	r2, r0
 80028ac:	693b      	ldr	r3, [r7, #16]
 80028ae:	1ad3      	subs	r3, r2, r3
 80028b0:	2b02      	cmp	r3, #2
 80028b2:	d901      	bls.n	80028b8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80028b4:	2303      	movs	r3, #3
 80028b6:	e1a1      	b.n	8002bfc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028b8:	4b2d      	ldr	r3, [pc, #180]	; (8002970 <HAL_RCC_OscConfig+0x26c>)
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f003 0302 	and.w	r3, r3, #2
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d0f0      	beq.n	80028a6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028c4:	4b2a      	ldr	r3, [pc, #168]	; (8002970 <HAL_RCC_OscConfig+0x26c>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	695b      	ldr	r3, [r3, #20]
 80028d0:	00db      	lsls	r3, r3, #3
 80028d2:	4927      	ldr	r1, [pc, #156]	; (8002970 <HAL_RCC_OscConfig+0x26c>)
 80028d4:	4313      	orrs	r3, r2
 80028d6:	600b      	str	r3, [r1, #0]
 80028d8:	e015      	b.n	8002906 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80028da:	4b26      	ldr	r3, [pc, #152]	; (8002974 <HAL_RCC_OscConfig+0x270>)
 80028dc:	2200      	movs	r2, #0
 80028de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028e0:	f7fd febe 	bl	8000660 <HAL_GetTick>
 80028e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80028e6:	e008      	b.n	80028fa <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80028e8:	f7fd feba 	bl	8000660 <HAL_GetTick>
 80028ec:	4602      	mov	r2, r0
 80028ee:	693b      	ldr	r3, [r7, #16]
 80028f0:	1ad3      	subs	r3, r2, r3
 80028f2:	2b02      	cmp	r3, #2
 80028f4:	d901      	bls.n	80028fa <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80028f6:	2303      	movs	r3, #3
 80028f8:	e180      	b.n	8002bfc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80028fa:	4b1d      	ldr	r3, [pc, #116]	; (8002970 <HAL_RCC_OscConfig+0x26c>)
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f003 0302 	and.w	r3, r3, #2
 8002902:	2b00      	cmp	r3, #0
 8002904:	d1f0      	bne.n	80028e8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f003 0308 	and.w	r3, r3, #8
 800290e:	2b00      	cmp	r3, #0
 8002910:	d03a      	beq.n	8002988 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	699b      	ldr	r3, [r3, #24]
 8002916:	2b00      	cmp	r3, #0
 8002918:	d019      	beq.n	800294e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800291a:	4b17      	ldr	r3, [pc, #92]	; (8002978 <HAL_RCC_OscConfig+0x274>)
 800291c:	2201      	movs	r2, #1
 800291e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002920:	f7fd fe9e 	bl	8000660 <HAL_GetTick>
 8002924:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002926:	e008      	b.n	800293a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002928:	f7fd fe9a 	bl	8000660 <HAL_GetTick>
 800292c:	4602      	mov	r2, r0
 800292e:	693b      	ldr	r3, [r7, #16]
 8002930:	1ad3      	subs	r3, r2, r3
 8002932:	2b02      	cmp	r3, #2
 8002934:	d901      	bls.n	800293a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002936:	2303      	movs	r3, #3
 8002938:	e160      	b.n	8002bfc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800293a:	4b0d      	ldr	r3, [pc, #52]	; (8002970 <HAL_RCC_OscConfig+0x26c>)
 800293c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800293e:	f003 0302 	and.w	r3, r3, #2
 8002942:	2b00      	cmp	r3, #0
 8002944:	d0f0      	beq.n	8002928 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002946:	2001      	movs	r0, #1
 8002948:	f000 fa9c 	bl	8002e84 <RCC_Delay>
 800294c:	e01c      	b.n	8002988 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800294e:	4b0a      	ldr	r3, [pc, #40]	; (8002978 <HAL_RCC_OscConfig+0x274>)
 8002950:	2200      	movs	r2, #0
 8002952:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002954:	f7fd fe84 	bl	8000660 <HAL_GetTick>
 8002958:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800295a:	e00f      	b.n	800297c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800295c:	f7fd fe80 	bl	8000660 <HAL_GetTick>
 8002960:	4602      	mov	r2, r0
 8002962:	693b      	ldr	r3, [r7, #16]
 8002964:	1ad3      	subs	r3, r2, r3
 8002966:	2b02      	cmp	r3, #2
 8002968:	d908      	bls.n	800297c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800296a:	2303      	movs	r3, #3
 800296c:	e146      	b.n	8002bfc <HAL_RCC_OscConfig+0x4f8>
 800296e:	bf00      	nop
 8002970:	40021000 	.word	0x40021000
 8002974:	42420000 	.word	0x42420000
 8002978:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800297c:	4b92      	ldr	r3, [pc, #584]	; (8002bc8 <HAL_RCC_OscConfig+0x4c4>)
 800297e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002980:	f003 0302 	and.w	r3, r3, #2
 8002984:	2b00      	cmp	r3, #0
 8002986:	d1e9      	bne.n	800295c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f003 0304 	and.w	r3, r3, #4
 8002990:	2b00      	cmp	r3, #0
 8002992:	f000 80a6 	beq.w	8002ae2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002996:	2300      	movs	r3, #0
 8002998:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800299a:	4b8b      	ldr	r3, [pc, #556]	; (8002bc8 <HAL_RCC_OscConfig+0x4c4>)
 800299c:	69db      	ldr	r3, [r3, #28]
 800299e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d10d      	bne.n	80029c2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80029a6:	4b88      	ldr	r3, [pc, #544]	; (8002bc8 <HAL_RCC_OscConfig+0x4c4>)
 80029a8:	69db      	ldr	r3, [r3, #28]
 80029aa:	4a87      	ldr	r2, [pc, #540]	; (8002bc8 <HAL_RCC_OscConfig+0x4c4>)
 80029ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80029b0:	61d3      	str	r3, [r2, #28]
 80029b2:	4b85      	ldr	r3, [pc, #532]	; (8002bc8 <HAL_RCC_OscConfig+0x4c4>)
 80029b4:	69db      	ldr	r3, [r3, #28]
 80029b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029ba:	60bb      	str	r3, [r7, #8]
 80029bc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80029be:	2301      	movs	r3, #1
 80029c0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029c2:	4b82      	ldr	r3, [pc, #520]	; (8002bcc <HAL_RCC_OscConfig+0x4c8>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d118      	bne.n	8002a00 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80029ce:	4b7f      	ldr	r3, [pc, #508]	; (8002bcc <HAL_RCC_OscConfig+0x4c8>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	4a7e      	ldr	r2, [pc, #504]	; (8002bcc <HAL_RCC_OscConfig+0x4c8>)
 80029d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80029d8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80029da:	f7fd fe41 	bl	8000660 <HAL_GetTick>
 80029de:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029e0:	e008      	b.n	80029f4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80029e2:	f7fd fe3d 	bl	8000660 <HAL_GetTick>
 80029e6:	4602      	mov	r2, r0
 80029e8:	693b      	ldr	r3, [r7, #16]
 80029ea:	1ad3      	subs	r3, r2, r3
 80029ec:	2b64      	cmp	r3, #100	; 0x64
 80029ee:	d901      	bls.n	80029f4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80029f0:	2303      	movs	r3, #3
 80029f2:	e103      	b.n	8002bfc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029f4:	4b75      	ldr	r3, [pc, #468]	; (8002bcc <HAL_RCC_OscConfig+0x4c8>)
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d0f0      	beq.n	80029e2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	68db      	ldr	r3, [r3, #12]
 8002a04:	2b01      	cmp	r3, #1
 8002a06:	d106      	bne.n	8002a16 <HAL_RCC_OscConfig+0x312>
 8002a08:	4b6f      	ldr	r3, [pc, #444]	; (8002bc8 <HAL_RCC_OscConfig+0x4c4>)
 8002a0a:	6a1b      	ldr	r3, [r3, #32]
 8002a0c:	4a6e      	ldr	r2, [pc, #440]	; (8002bc8 <HAL_RCC_OscConfig+0x4c4>)
 8002a0e:	f043 0301 	orr.w	r3, r3, #1
 8002a12:	6213      	str	r3, [r2, #32]
 8002a14:	e02d      	b.n	8002a72 <HAL_RCC_OscConfig+0x36e>
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	68db      	ldr	r3, [r3, #12]
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d10c      	bne.n	8002a38 <HAL_RCC_OscConfig+0x334>
 8002a1e:	4b6a      	ldr	r3, [pc, #424]	; (8002bc8 <HAL_RCC_OscConfig+0x4c4>)
 8002a20:	6a1b      	ldr	r3, [r3, #32]
 8002a22:	4a69      	ldr	r2, [pc, #420]	; (8002bc8 <HAL_RCC_OscConfig+0x4c4>)
 8002a24:	f023 0301 	bic.w	r3, r3, #1
 8002a28:	6213      	str	r3, [r2, #32]
 8002a2a:	4b67      	ldr	r3, [pc, #412]	; (8002bc8 <HAL_RCC_OscConfig+0x4c4>)
 8002a2c:	6a1b      	ldr	r3, [r3, #32]
 8002a2e:	4a66      	ldr	r2, [pc, #408]	; (8002bc8 <HAL_RCC_OscConfig+0x4c4>)
 8002a30:	f023 0304 	bic.w	r3, r3, #4
 8002a34:	6213      	str	r3, [r2, #32]
 8002a36:	e01c      	b.n	8002a72 <HAL_RCC_OscConfig+0x36e>
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	68db      	ldr	r3, [r3, #12]
 8002a3c:	2b05      	cmp	r3, #5
 8002a3e:	d10c      	bne.n	8002a5a <HAL_RCC_OscConfig+0x356>
 8002a40:	4b61      	ldr	r3, [pc, #388]	; (8002bc8 <HAL_RCC_OscConfig+0x4c4>)
 8002a42:	6a1b      	ldr	r3, [r3, #32]
 8002a44:	4a60      	ldr	r2, [pc, #384]	; (8002bc8 <HAL_RCC_OscConfig+0x4c4>)
 8002a46:	f043 0304 	orr.w	r3, r3, #4
 8002a4a:	6213      	str	r3, [r2, #32]
 8002a4c:	4b5e      	ldr	r3, [pc, #376]	; (8002bc8 <HAL_RCC_OscConfig+0x4c4>)
 8002a4e:	6a1b      	ldr	r3, [r3, #32]
 8002a50:	4a5d      	ldr	r2, [pc, #372]	; (8002bc8 <HAL_RCC_OscConfig+0x4c4>)
 8002a52:	f043 0301 	orr.w	r3, r3, #1
 8002a56:	6213      	str	r3, [r2, #32]
 8002a58:	e00b      	b.n	8002a72 <HAL_RCC_OscConfig+0x36e>
 8002a5a:	4b5b      	ldr	r3, [pc, #364]	; (8002bc8 <HAL_RCC_OscConfig+0x4c4>)
 8002a5c:	6a1b      	ldr	r3, [r3, #32]
 8002a5e:	4a5a      	ldr	r2, [pc, #360]	; (8002bc8 <HAL_RCC_OscConfig+0x4c4>)
 8002a60:	f023 0301 	bic.w	r3, r3, #1
 8002a64:	6213      	str	r3, [r2, #32]
 8002a66:	4b58      	ldr	r3, [pc, #352]	; (8002bc8 <HAL_RCC_OscConfig+0x4c4>)
 8002a68:	6a1b      	ldr	r3, [r3, #32]
 8002a6a:	4a57      	ldr	r2, [pc, #348]	; (8002bc8 <HAL_RCC_OscConfig+0x4c4>)
 8002a6c:	f023 0304 	bic.w	r3, r3, #4
 8002a70:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	68db      	ldr	r3, [r3, #12]
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d015      	beq.n	8002aa6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a7a:	f7fd fdf1 	bl	8000660 <HAL_GetTick>
 8002a7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a80:	e00a      	b.n	8002a98 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a82:	f7fd fded 	bl	8000660 <HAL_GetTick>
 8002a86:	4602      	mov	r2, r0
 8002a88:	693b      	ldr	r3, [r7, #16]
 8002a8a:	1ad3      	subs	r3, r2, r3
 8002a8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a90:	4293      	cmp	r3, r2
 8002a92:	d901      	bls.n	8002a98 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002a94:	2303      	movs	r3, #3
 8002a96:	e0b1      	b.n	8002bfc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a98:	4b4b      	ldr	r3, [pc, #300]	; (8002bc8 <HAL_RCC_OscConfig+0x4c4>)
 8002a9a:	6a1b      	ldr	r3, [r3, #32]
 8002a9c:	f003 0302 	and.w	r3, r3, #2
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d0ee      	beq.n	8002a82 <HAL_RCC_OscConfig+0x37e>
 8002aa4:	e014      	b.n	8002ad0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002aa6:	f7fd fddb 	bl	8000660 <HAL_GetTick>
 8002aaa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002aac:	e00a      	b.n	8002ac4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002aae:	f7fd fdd7 	bl	8000660 <HAL_GetTick>
 8002ab2:	4602      	mov	r2, r0
 8002ab4:	693b      	ldr	r3, [r7, #16]
 8002ab6:	1ad3      	subs	r3, r2, r3
 8002ab8:	f241 3288 	movw	r2, #5000	; 0x1388
 8002abc:	4293      	cmp	r3, r2
 8002abe:	d901      	bls.n	8002ac4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002ac0:	2303      	movs	r3, #3
 8002ac2:	e09b      	b.n	8002bfc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ac4:	4b40      	ldr	r3, [pc, #256]	; (8002bc8 <HAL_RCC_OscConfig+0x4c4>)
 8002ac6:	6a1b      	ldr	r3, [r3, #32]
 8002ac8:	f003 0302 	and.w	r3, r3, #2
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d1ee      	bne.n	8002aae <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002ad0:	7dfb      	ldrb	r3, [r7, #23]
 8002ad2:	2b01      	cmp	r3, #1
 8002ad4:	d105      	bne.n	8002ae2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ad6:	4b3c      	ldr	r3, [pc, #240]	; (8002bc8 <HAL_RCC_OscConfig+0x4c4>)
 8002ad8:	69db      	ldr	r3, [r3, #28]
 8002ada:	4a3b      	ldr	r2, [pc, #236]	; (8002bc8 <HAL_RCC_OscConfig+0x4c4>)
 8002adc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002ae0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	69db      	ldr	r3, [r3, #28]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	f000 8087 	beq.w	8002bfa <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002aec:	4b36      	ldr	r3, [pc, #216]	; (8002bc8 <HAL_RCC_OscConfig+0x4c4>)
 8002aee:	685b      	ldr	r3, [r3, #4]
 8002af0:	f003 030c 	and.w	r3, r3, #12
 8002af4:	2b08      	cmp	r3, #8
 8002af6:	d061      	beq.n	8002bbc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	69db      	ldr	r3, [r3, #28]
 8002afc:	2b02      	cmp	r3, #2
 8002afe:	d146      	bne.n	8002b8e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b00:	4b33      	ldr	r3, [pc, #204]	; (8002bd0 <HAL_RCC_OscConfig+0x4cc>)
 8002b02:	2200      	movs	r2, #0
 8002b04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b06:	f7fd fdab 	bl	8000660 <HAL_GetTick>
 8002b0a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b0c:	e008      	b.n	8002b20 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b0e:	f7fd fda7 	bl	8000660 <HAL_GetTick>
 8002b12:	4602      	mov	r2, r0
 8002b14:	693b      	ldr	r3, [r7, #16]
 8002b16:	1ad3      	subs	r3, r2, r3
 8002b18:	2b02      	cmp	r3, #2
 8002b1a:	d901      	bls.n	8002b20 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002b1c:	2303      	movs	r3, #3
 8002b1e:	e06d      	b.n	8002bfc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b20:	4b29      	ldr	r3, [pc, #164]	; (8002bc8 <HAL_RCC_OscConfig+0x4c4>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d1f0      	bne.n	8002b0e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6a1b      	ldr	r3, [r3, #32]
 8002b30:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b34:	d108      	bne.n	8002b48 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002b36:	4b24      	ldr	r3, [pc, #144]	; (8002bc8 <HAL_RCC_OscConfig+0x4c4>)
 8002b38:	685b      	ldr	r3, [r3, #4]
 8002b3a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	689b      	ldr	r3, [r3, #8]
 8002b42:	4921      	ldr	r1, [pc, #132]	; (8002bc8 <HAL_RCC_OscConfig+0x4c4>)
 8002b44:	4313      	orrs	r3, r2
 8002b46:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002b48:	4b1f      	ldr	r3, [pc, #124]	; (8002bc8 <HAL_RCC_OscConfig+0x4c4>)
 8002b4a:	685b      	ldr	r3, [r3, #4]
 8002b4c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6a19      	ldr	r1, [r3, #32]
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b58:	430b      	orrs	r3, r1
 8002b5a:	491b      	ldr	r1, [pc, #108]	; (8002bc8 <HAL_RCC_OscConfig+0x4c4>)
 8002b5c:	4313      	orrs	r3, r2
 8002b5e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002b60:	4b1b      	ldr	r3, [pc, #108]	; (8002bd0 <HAL_RCC_OscConfig+0x4cc>)
 8002b62:	2201      	movs	r2, #1
 8002b64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b66:	f7fd fd7b 	bl	8000660 <HAL_GetTick>
 8002b6a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002b6c:	e008      	b.n	8002b80 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b6e:	f7fd fd77 	bl	8000660 <HAL_GetTick>
 8002b72:	4602      	mov	r2, r0
 8002b74:	693b      	ldr	r3, [r7, #16]
 8002b76:	1ad3      	subs	r3, r2, r3
 8002b78:	2b02      	cmp	r3, #2
 8002b7a:	d901      	bls.n	8002b80 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002b7c:	2303      	movs	r3, #3
 8002b7e:	e03d      	b.n	8002bfc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002b80:	4b11      	ldr	r3, [pc, #68]	; (8002bc8 <HAL_RCC_OscConfig+0x4c4>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d0f0      	beq.n	8002b6e <HAL_RCC_OscConfig+0x46a>
 8002b8c:	e035      	b.n	8002bfa <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b8e:	4b10      	ldr	r3, [pc, #64]	; (8002bd0 <HAL_RCC_OscConfig+0x4cc>)
 8002b90:	2200      	movs	r2, #0
 8002b92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b94:	f7fd fd64 	bl	8000660 <HAL_GetTick>
 8002b98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b9a:	e008      	b.n	8002bae <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b9c:	f7fd fd60 	bl	8000660 <HAL_GetTick>
 8002ba0:	4602      	mov	r2, r0
 8002ba2:	693b      	ldr	r3, [r7, #16]
 8002ba4:	1ad3      	subs	r3, r2, r3
 8002ba6:	2b02      	cmp	r3, #2
 8002ba8:	d901      	bls.n	8002bae <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002baa:	2303      	movs	r3, #3
 8002bac:	e026      	b.n	8002bfc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002bae:	4b06      	ldr	r3, [pc, #24]	; (8002bc8 <HAL_RCC_OscConfig+0x4c4>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d1f0      	bne.n	8002b9c <HAL_RCC_OscConfig+0x498>
 8002bba:	e01e      	b.n	8002bfa <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	69db      	ldr	r3, [r3, #28]
 8002bc0:	2b01      	cmp	r3, #1
 8002bc2:	d107      	bne.n	8002bd4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002bc4:	2301      	movs	r3, #1
 8002bc6:	e019      	b.n	8002bfc <HAL_RCC_OscConfig+0x4f8>
 8002bc8:	40021000 	.word	0x40021000
 8002bcc:	40007000 	.word	0x40007000
 8002bd0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002bd4:	4b0b      	ldr	r3, [pc, #44]	; (8002c04 <HAL_RCC_OscConfig+0x500>)
 8002bd6:	685b      	ldr	r3, [r3, #4]
 8002bd8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6a1b      	ldr	r3, [r3, #32]
 8002be4:	429a      	cmp	r2, r3
 8002be6:	d106      	bne.n	8002bf6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002bf2:	429a      	cmp	r2, r3
 8002bf4:	d001      	beq.n	8002bfa <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002bf6:	2301      	movs	r3, #1
 8002bf8:	e000      	b.n	8002bfc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002bfa:	2300      	movs	r3, #0
}
 8002bfc:	4618      	mov	r0, r3
 8002bfe:	3718      	adds	r7, #24
 8002c00:	46bd      	mov	sp, r7
 8002c02:	bd80      	pop	{r7, pc}
 8002c04:	40021000 	.word	0x40021000

08002c08 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b084      	sub	sp, #16
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
 8002c10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d101      	bne.n	8002c1c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002c18:	2301      	movs	r3, #1
 8002c1a:	e0d0      	b.n	8002dbe <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002c1c:	4b6a      	ldr	r3, [pc, #424]	; (8002dc8 <HAL_RCC_ClockConfig+0x1c0>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f003 0307 	and.w	r3, r3, #7
 8002c24:	683a      	ldr	r2, [r7, #0]
 8002c26:	429a      	cmp	r2, r3
 8002c28:	d910      	bls.n	8002c4c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c2a:	4b67      	ldr	r3, [pc, #412]	; (8002dc8 <HAL_RCC_ClockConfig+0x1c0>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f023 0207 	bic.w	r2, r3, #7
 8002c32:	4965      	ldr	r1, [pc, #404]	; (8002dc8 <HAL_RCC_ClockConfig+0x1c0>)
 8002c34:	683b      	ldr	r3, [r7, #0]
 8002c36:	4313      	orrs	r3, r2
 8002c38:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c3a:	4b63      	ldr	r3, [pc, #396]	; (8002dc8 <HAL_RCC_ClockConfig+0x1c0>)
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f003 0307 	and.w	r3, r3, #7
 8002c42:	683a      	ldr	r2, [r7, #0]
 8002c44:	429a      	cmp	r2, r3
 8002c46:	d001      	beq.n	8002c4c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002c48:	2301      	movs	r3, #1
 8002c4a:	e0b8      	b.n	8002dbe <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f003 0302 	and.w	r3, r3, #2
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d020      	beq.n	8002c9a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f003 0304 	and.w	r3, r3, #4
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d005      	beq.n	8002c70 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002c64:	4b59      	ldr	r3, [pc, #356]	; (8002dcc <HAL_RCC_ClockConfig+0x1c4>)
 8002c66:	685b      	ldr	r3, [r3, #4]
 8002c68:	4a58      	ldr	r2, [pc, #352]	; (8002dcc <HAL_RCC_ClockConfig+0x1c4>)
 8002c6a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002c6e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f003 0308 	and.w	r3, r3, #8
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d005      	beq.n	8002c88 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002c7c:	4b53      	ldr	r3, [pc, #332]	; (8002dcc <HAL_RCC_ClockConfig+0x1c4>)
 8002c7e:	685b      	ldr	r3, [r3, #4]
 8002c80:	4a52      	ldr	r2, [pc, #328]	; (8002dcc <HAL_RCC_ClockConfig+0x1c4>)
 8002c82:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002c86:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c88:	4b50      	ldr	r3, [pc, #320]	; (8002dcc <HAL_RCC_ClockConfig+0x1c4>)
 8002c8a:	685b      	ldr	r3, [r3, #4]
 8002c8c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	689b      	ldr	r3, [r3, #8]
 8002c94:	494d      	ldr	r1, [pc, #308]	; (8002dcc <HAL_RCC_ClockConfig+0x1c4>)
 8002c96:	4313      	orrs	r3, r2
 8002c98:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f003 0301 	and.w	r3, r3, #1
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d040      	beq.n	8002d28 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	685b      	ldr	r3, [r3, #4]
 8002caa:	2b01      	cmp	r3, #1
 8002cac:	d107      	bne.n	8002cbe <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002cae:	4b47      	ldr	r3, [pc, #284]	; (8002dcc <HAL_RCC_ClockConfig+0x1c4>)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d115      	bne.n	8002ce6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002cba:	2301      	movs	r3, #1
 8002cbc:	e07f      	b.n	8002dbe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	685b      	ldr	r3, [r3, #4]
 8002cc2:	2b02      	cmp	r3, #2
 8002cc4:	d107      	bne.n	8002cd6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002cc6:	4b41      	ldr	r3, [pc, #260]	; (8002dcc <HAL_RCC_ClockConfig+0x1c4>)
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d109      	bne.n	8002ce6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002cd2:	2301      	movs	r3, #1
 8002cd4:	e073      	b.n	8002dbe <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cd6:	4b3d      	ldr	r3, [pc, #244]	; (8002dcc <HAL_RCC_ClockConfig+0x1c4>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f003 0302 	and.w	r3, r3, #2
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d101      	bne.n	8002ce6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	e06b      	b.n	8002dbe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002ce6:	4b39      	ldr	r3, [pc, #228]	; (8002dcc <HAL_RCC_ClockConfig+0x1c4>)
 8002ce8:	685b      	ldr	r3, [r3, #4]
 8002cea:	f023 0203 	bic.w	r2, r3, #3
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	685b      	ldr	r3, [r3, #4]
 8002cf2:	4936      	ldr	r1, [pc, #216]	; (8002dcc <HAL_RCC_ClockConfig+0x1c4>)
 8002cf4:	4313      	orrs	r3, r2
 8002cf6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002cf8:	f7fd fcb2 	bl	8000660 <HAL_GetTick>
 8002cfc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cfe:	e00a      	b.n	8002d16 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d00:	f7fd fcae 	bl	8000660 <HAL_GetTick>
 8002d04:	4602      	mov	r2, r0
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	1ad3      	subs	r3, r2, r3
 8002d0a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d0e:	4293      	cmp	r3, r2
 8002d10:	d901      	bls.n	8002d16 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002d12:	2303      	movs	r3, #3
 8002d14:	e053      	b.n	8002dbe <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d16:	4b2d      	ldr	r3, [pc, #180]	; (8002dcc <HAL_RCC_ClockConfig+0x1c4>)
 8002d18:	685b      	ldr	r3, [r3, #4]
 8002d1a:	f003 020c 	and.w	r2, r3, #12
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	685b      	ldr	r3, [r3, #4]
 8002d22:	009b      	lsls	r3, r3, #2
 8002d24:	429a      	cmp	r2, r3
 8002d26:	d1eb      	bne.n	8002d00 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002d28:	4b27      	ldr	r3, [pc, #156]	; (8002dc8 <HAL_RCC_ClockConfig+0x1c0>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f003 0307 	and.w	r3, r3, #7
 8002d30:	683a      	ldr	r2, [r7, #0]
 8002d32:	429a      	cmp	r2, r3
 8002d34:	d210      	bcs.n	8002d58 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d36:	4b24      	ldr	r3, [pc, #144]	; (8002dc8 <HAL_RCC_ClockConfig+0x1c0>)
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f023 0207 	bic.w	r2, r3, #7
 8002d3e:	4922      	ldr	r1, [pc, #136]	; (8002dc8 <HAL_RCC_ClockConfig+0x1c0>)
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	4313      	orrs	r3, r2
 8002d44:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d46:	4b20      	ldr	r3, [pc, #128]	; (8002dc8 <HAL_RCC_ClockConfig+0x1c0>)
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f003 0307 	and.w	r3, r3, #7
 8002d4e:	683a      	ldr	r2, [r7, #0]
 8002d50:	429a      	cmp	r2, r3
 8002d52:	d001      	beq.n	8002d58 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002d54:	2301      	movs	r3, #1
 8002d56:	e032      	b.n	8002dbe <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f003 0304 	and.w	r3, r3, #4
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d008      	beq.n	8002d76 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d64:	4b19      	ldr	r3, [pc, #100]	; (8002dcc <HAL_RCC_ClockConfig+0x1c4>)
 8002d66:	685b      	ldr	r3, [r3, #4]
 8002d68:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	68db      	ldr	r3, [r3, #12]
 8002d70:	4916      	ldr	r1, [pc, #88]	; (8002dcc <HAL_RCC_ClockConfig+0x1c4>)
 8002d72:	4313      	orrs	r3, r2
 8002d74:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f003 0308 	and.w	r3, r3, #8
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d009      	beq.n	8002d96 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002d82:	4b12      	ldr	r3, [pc, #72]	; (8002dcc <HAL_RCC_ClockConfig+0x1c4>)
 8002d84:	685b      	ldr	r3, [r3, #4]
 8002d86:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	691b      	ldr	r3, [r3, #16]
 8002d8e:	00db      	lsls	r3, r3, #3
 8002d90:	490e      	ldr	r1, [pc, #56]	; (8002dcc <HAL_RCC_ClockConfig+0x1c4>)
 8002d92:	4313      	orrs	r3, r2
 8002d94:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002d96:	f000 f821 	bl	8002ddc <HAL_RCC_GetSysClockFreq>
 8002d9a:	4602      	mov	r2, r0
 8002d9c:	4b0b      	ldr	r3, [pc, #44]	; (8002dcc <HAL_RCC_ClockConfig+0x1c4>)
 8002d9e:	685b      	ldr	r3, [r3, #4]
 8002da0:	091b      	lsrs	r3, r3, #4
 8002da2:	f003 030f 	and.w	r3, r3, #15
 8002da6:	490a      	ldr	r1, [pc, #40]	; (8002dd0 <HAL_RCC_ClockConfig+0x1c8>)
 8002da8:	5ccb      	ldrb	r3, [r1, r3]
 8002daa:	fa22 f303 	lsr.w	r3, r2, r3
 8002dae:	4a09      	ldr	r2, [pc, #36]	; (8002dd4 <HAL_RCC_ClockConfig+0x1cc>)
 8002db0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002db2:	4b09      	ldr	r3, [pc, #36]	; (8002dd8 <HAL_RCC_ClockConfig+0x1d0>)
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	4618      	mov	r0, r3
 8002db8:	f7fd fc10 	bl	80005dc <HAL_InitTick>

  return HAL_OK;
 8002dbc:	2300      	movs	r3, #0
}
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	3710      	adds	r7, #16
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	bd80      	pop	{r7, pc}
 8002dc6:	bf00      	nop
 8002dc8:	40022000 	.word	0x40022000
 8002dcc:	40021000 	.word	0x40021000
 8002dd0:	08008768 	.word	0x08008768
 8002dd4:	20000000 	.word	0x20000000
 8002dd8:	20000004 	.word	0x20000004

08002ddc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ddc:	b480      	push	{r7}
 8002dde:	b087      	sub	sp, #28
 8002de0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002de2:	2300      	movs	r3, #0
 8002de4:	60fb      	str	r3, [r7, #12]
 8002de6:	2300      	movs	r3, #0
 8002de8:	60bb      	str	r3, [r7, #8]
 8002dea:	2300      	movs	r3, #0
 8002dec:	617b      	str	r3, [r7, #20]
 8002dee:	2300      	movs	r3, #0
 8002df0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002df2:	2300      	movs	r3, #0
 8002df4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002df6:	4b1e      	ldr	r3, [pc, #120]	; (8002e70 <HAL_RCC_GetSysClockFreq+0x94>)
 8002df8:	685b      	ldr	r3, [r3, #4]
 8002dfa:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	f003 030c 	and.w	r3, r3, #12
 8002e02:	2b04      	cmp	r3, #4
 8002e04:	d002      	beq.n	8002e0c <HAL_RCC_GetSysClockFreq+0x30>
 8002e06:	2b08      	cmp	r3, #8
 8002e08:	d003      	beq.n	8002e12 <HAL_RCC_GetSysClockFreq+0x36>
 8002e0a:	e027      	b.n	8002e5c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002e0c:	4b19      	ldr	r3, [pc, #100]	; (8002e74 <HAL_RCC_GetSysClockFreq+0x98>)
 8002e0e:	613b      	str	r3, [r7, #16]
      break;
 8002e10:	e027      	b.n	8002e62 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	0c9b      	lsrs	r3, r3, #18
 8002e16:	f003 030f 	and.w	r3, r3, #15
 8002e1a:	4a17      	ldr	r2, [pc, #92]	; (8002e78 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002e1c:	5cd3      	ldrb	r3, [r2, r3]
 8002e1e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d010      	beq.n	8002e4c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002e2a:	4b11      	ldr	r3, [pc, #68]	; (8002e70 <HAL_RCC_GetSysClockFreq+0x94>)
 8002e2c:	685b      	ldr	r3, [r3, #4]
 8002e2e:	0c5b      	lsrs	r3, r3, #17
 8002e30:	f003 0301 	and.w	r3, r3, #1
 8002e34:	4a11      	ldr	r2, [pc, #68]	; (8002e7c <HAL_RCC_GetSysClockFreq+0xa0>)
 8002e36:	5cd3      	ldrb	r3, [r2, r3]
 8002e38:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	4a0d      	ldr	r2, [pc, #52]	; (8002e74 <HAL_RCC_GetSysClockFreq+0x98>)
 8002e3e:	fb03 f202 	mul.w	r2, r3, r2
 8002e42:	68bb      	ldr	r3, [r7, #8]
 8002e44:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e48:	617b      	str	r3, [r7, #20]
 8002e4a:	e004      	b.n	8002e56 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	4a0c      	ldr	r2, [pc, #48]	; (8002e80 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002e50:	fb02 f303 	mul.w	r3, r2, r3
 8002e54:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002e56:	697b      	ldr	r3, [r7, #20]
 8002e58:	613b      	str	r3, [r7, #16]
      break;
 8002e5a:	e002      	b.n	8002e62 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002e5c:	4b05      	ldr	r3, [pc, #20]	; (8002e74 <HAL_RCC_GetSysClockFreq+0x98>)
 8002e5e:	613b      	str	r3, [r7, #16]
      break;
 8002e60:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002e62:	693b      	ldr	r3, [r7, #16]
}
 8002e64:	4618      	mov	r0, r3
 8002e66:	371c      	adds	r7, #28
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	bc80      	pop	{r7}
 8002e6c:	4770      	bx	lr
 8002e6e:	bf00      	nop
 8002e70:	40021000 	.word	0x40021000
 8002e74:	007a1200 	.word	0x007a1200
 8002e78:	08008778 	.word	0x08008778
 8002e7c:	08008788 	.word	0x08008788
 8002e80:	003d0900 	.word	0x003d0900

08002e84 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002e84:	b480      	push	{r7}
 8002e86:	b085      	sub	sp, #20
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002e8c:	4b0a      	ldr	r3, [pc, #40]	; (8002eb8 <RCC_Delay+0x34>)
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	4a0a      	ldr	r2, [pc, #40]	; (8002ebc <RCC_Delay+0x38>)
 8002e92:	fba2 2303 	umull	r2, r3, r2, r3
 8002e96:	0a5b      	lsrs	r3, r3, #9
 8002e98:	687a      	ldr	r2, [r7, #4]
 8002e9a:	fb02 f303 	mul.w	r3, r2, r3
 8002e9e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002ea0:	bf00      	nop
  }
  while (Delay --);
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	1e5a      	subs	r2, r3, #1
 8002ea6:	60fa      	str	r2, [r7, #12]
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d1f9      	bne.n	8002ea0 <RCC_Delay+0x1c>
}
 8002eac:	bf00      	nop
 8002eae:	bf00      	nop
 8002eb0:	3714      	adds	r7, #20
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	bc80      	pop	{r7}
 8002eb6:	4770      	bx	lr
 8002eb8:	20000000 	.word	0x20000000
 8002ebc:	10624dd3 	.word	0x10624dd3

08002ec0 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b086      	sub	sp, #24
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8002ec8:	2300      	movs	r3, #0
 8002eca:	613b      	str	r3, [r7, #16]
 8002ecc:	2300      	movs	r3, #0
 8002ece:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f003 0301 	and.w	r3, r3, #1
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d07d      	beq.n	8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8002edc:	2300      	movs	r3, #0
 8002ede:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ee0:	4b4f      	ldr	r3, [pc, #316]	; (8003020 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ee2:	69db      	ldr	r3, [r3, #28]
 8002ee4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d10d      	bne.n	8002f08 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002eec:	4b4c      	ldr	r3, [pc, #304]	; (8003020 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002eee:	69db      	ldr	r3, [r3, #28]
 8002ef0:	4a4b      	ldr	r2, [pc, #300]	; (8003020 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ef2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ef6:	61d3      	str	r3, [r2, #28]
 8002ef8:	4b49      	ldr	r3, [pc, #292]	; (8003020 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002efa:	69db      	ldr	r3, [r3, #28]
 8002efc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f00:	60bb      	str	r3, [r7, #8]
 8002f02:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f04:	2301      	movs	r3, #1
 8002f06:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f08:	4b46      	ldr	r3, [pc, #280]	; (8003024 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d118      	bne.n	8002f46 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f14:	4b43      	ldr	r3, [pc, #268]	; (8003024 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	4a42      	ldr	r2, [pc, #264]	; (8003024 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002f1a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f1e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f20:	f7fd fb9e 	bl	8000660 <HAL_GetTick>
 8002f24:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f26:	e008      	b.n	8002f3a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f28:	f7fd fb9a 	bl	8000660 <HAL_GetTick>
 8002f2c:	4602      	mov	r2, r0
 8002f2e:	693b      	ldr	r3, [r7, #16]
 8002f30:	1ad3      	subs	r3, r2, r3
 8002f32:	2b64      	cmp	r3, #100	; 0x64
 8002f34:	d901      	bls.n	8002f3a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8002f36:	2303      	movs	r3, #3
 8002f38:	e06d      	b.n	8003016 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f3a:	4b3a      	ldr	r3, [pc, #232]	; (8003024 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d0f0      	beq.n	8002f28 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002f46:	4b36      	ldr	r3, [pc, #216]	; (8003020 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f48:	6a1b      	ldr	r3, [r3, #32]
 8002f4a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f4e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d02e      	beq.n	8002fb4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	685b      	ldr	r3, [r3, #4]
 8002f5a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f5e:	68fa      	ldr	r2, [r7, #12]
 8002f60:	429a      	cmp	r2, r3
 8002f62:	d027      	beq.n	8002fb4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002f64:	4b2e      	ldr	r3, [pc, #184]	; (8003020 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f66:	6a1b      	ldr	r3, [r3, #32]
 8002f68:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002f6c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002f6e:	4b2e      	ldr	r3, [pc, #184]	; (8003028 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002f70:	2201      	movs	r2, #1
 8002f72:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002f74:	4b2c      	ldr	r3, [pc, #176]	; (8003028 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002f76:	2200      	movs	r2, #0
 8002f78:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002f7a:	4a29      	ldr	r2, [pc, #164]	; (8003020 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	f003 0301 	and.w	r3, r3, #1
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d014      	beq.n	8002fb4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f8a:	f7fd fb69 	bl	8000660 <HAL_GetTick>
 8002f8e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f90:	e00a      	b.n	8002fa8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f92:	f7fd fb65 	bl	8000660 <HAL_GetTick>
 8002f96:	4602      	mov	r2, r0
 8002f98:	693b      	ldr	r3, [r7, #16]
 8002f9a:	1ad3      	subs	r3, r2, r3
 8002f9c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fa0:	4293      	cmp	r3, r2
 8002fa2:	d901      	bls.n	8002fa8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002fa4:	2303      	movs	r3, #3
 8002fa6:	e036      	b.n	8003016 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fa8:	4b1d      	ldr	r3, [pc, #116]	; (8003020 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002faa:	6a1b      	ldr	r3, [r3, #32]
 8002fac:	f003 0302 	and.w	r3, r3, #2
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d0ee      	beq.n	8002f92 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002fb4:	4b1a      	ldr	r3, [pc, #104]	; (8003020 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002fb6:	6a1b      	ldr	r3, [r3, #32]
 8002fb8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	685b      	ldr	r3, [r3, #4]
 8002fc0:	4917      	ldr	r1, [pc, #92]	; (8003020 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002fc2:	4313      	orrs	r3, r2
 8002fc4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002fc6:	7dfb      	ldrb	r3, [r7, #23]
 8002fc8:	2b01      	cmp	r3, #1
 8002fca:	d105      	bne.n	8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002fcc:	4b14      	ldr	r3, [pc, #80]	; (8003020 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002fce:	69db      	ldr	r3, [r3, #28]
 8002fd0:	4a13      	ldr	r2, [pc, #76]	; (8003020 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002fd2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002fd6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f003 0302 	and.w	r3, r3, #2
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d008      	beq.n	8002ff6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002fe4:	4b0e      	ldr	r3, [pc, #56]	; (8003020 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002fe6:	685b      	ldr	r3, [r3, #4]
 8002fe8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	689b      	ldr	r3, [r3, #8]
 8002ff0:	490b      	ldr	r1, [pc, #44]	; (8003020 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ff2:	4313      	orrs	r3, r2
 8002ff4:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f003 0310 	and.w	r3, r3, #16
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d008      	beq.n	8003014 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003002:	4b07      	ldr	r3, [pc, #28]	; (8003020 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003004:	685b      	ldr	r3, [r3, #4]
 8003006:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	68db      	ldr	r3, [r3, #12]
 800300e:	4904      	ldr	r1, [pc, #16]	; (8003020 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003010:	4313      	orrs	r3, r2
 8003012:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003014:	2300      	movs	r3, #0
}
 8003016:	4618      	mov	r0, r3
 8003018:	3718      	adds	r7, #24
 800301a:	46bd      	mov	sp, r7
 800301c:	bd80      	pop	{r7, pc}
 800301e:	bf00      	nop
 8003020:	40021000 	.word	0x40021000
 8003024:	40007000 	.word	0x40007000
 8003028:	42420440 	.word	0x42420440

0800302c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800302c:	b580      	push	{r7, lr}
 800302e:	b082      	sub	sp, #8
 8003030:	af00      	add	r7, sp, #0
 8003032:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	2b00      	cmp	r3, #0
 8003038:	d101      	bne.n	800303e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800303a:	2301      	movs	r3, #1
 800303c:	e041      	b.n	80030c2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003044:	b2db      	uxtb	r3, r3
 8003046:	2b00      	cmp	r3, #0
 8003048:	d106      	bne.n	8003058 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2200      	movs	r2, #0
 800304e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003052:	6878      	ldr	r0, [r7, #4]
 8003054:	f7fd fa20 	bl	8000498 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2202      	movs	r2, #2
 800305c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681a      	ldr	r2, [r3, #0]
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	3304      	adds	r3, #4
 8003068:	4619      	mov	r1, r3
 800306a:	4610      	mov	r0, r2
 800306c:	f000 fa5c 	bl	8003528 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	2201      	movs	r2, #1
 8003074:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2201      	movs	r2, #1
 800307c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	2201      	movs	r2, #1
 8003084:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2201      	movs	r2, #1
 800308c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	2201      	movs	r2, #1
 8003094:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	2201      	movs	r2, #1
 800309c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	2201      	movs	r2, #1
 80030a4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2201      	movs	r2, #1
 80030ac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	2201      	movs	r2, #1
 80030b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2201      	movs	r2, #1
 80030bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80030c0:	2300      	movs	r3, #0
}
 80030c2:	4618      	mov	r0, r3
 80030c4:	3708      	adds	r7, #8
 80030c6:	46bd      	mov	sp, r7
 80030c8:	bd80      	pop	{r7, pc}
	...

080030cc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80030cc:	b480      	push	{r7}
 80030ce:	b085      	sub	sp, #20
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80030da:	b2db      	uxtb	r3, r3
 80030dc:	2b01      	cmp	r3, #1
 80030de:	d001      	beq.n	80030e4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80030e0:	2301      	movs	r3, #1
 80030e2:	e03a      	b.n	800315a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	2202      	movs	r2, #2
 80030e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	68da      	ldr	r2, [r3, #12]
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f042 0201 	orr.w	r2, r2, #1
 80030fa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	4a18      	ldr	r2, [pc, #96]	; (8003164 <HAL_TIM_Base_Start_IT+0x98>)
 8003102:	4293      	cmp	r3, r2
 8003104:	d00e      	beq.n	8003124 <HAL_TIM_Base_Start_IT+0x58>
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800310e:	d009      	beq.n	8003124 <HAL_TIM_Base_Start_IT+0x58>
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	4a14      	ldr	r2, [pc, #80]	; (8003168 <HAL_TIM_Base_Start_IT+0x9c>)
 8003116:	4293      	cmp	r3, r2
 8003118:	d004      	beq.n	8003124 <HAL_TIM_Base_Start_IT+0x58>
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	4a13      	ldr	r2, [pc, #76]	; (800316c <HAL_TIM_Base_Start_IT+0xa0>)
 8003120:	4293      	cmp	r3, r2
 8003122:	d111      	bne.n	8003148 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	689b      	ldr	r3, [r3, #8]
 800312a:	f003 0307 	and.w	r3, r3, #7
 800312e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	2b06      	cmp	r3, #6
 8003134:	d010      	beq.n	8003158 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	681a      	ldr	r2, [r3, #0]
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f042 0201 	orr.w	r2, r2, #1
 8003144:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003146:	e007      	b.n	8003158 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	681a      	ldr	r2, [r3, #0]
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f042 0201 	orr.w	r2, r2, #1
 8003156:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003158:	2300      	movs	r3, #0
}
 800315a:	4618      	mov	r0, r3
 800315c:	3714      	adds	r7, #20
 800315e:	46bd      	mov	sp, r7
 8003160:	bc80      	pop	{r7}
 8003162:	4770      	bx	lr
 8003164:	40012c00 	.word	0x40012c00
 8003168:	40000400 	.word	0x40000400
 800316c:	40000800 	.word	0x40000800

08003170 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	b084      	sub	sp, #16
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	68db      	ldr	r3, [r3, #12]
 800317e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	691b      	ldr	r3, [r3, #16]
 8003186:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003188:	68bb      	ldr	r3, [r7, #8]
 800318a:	f003 0302 	and.w	r3, r3, #2
 800318e:	2b00      	cmp	r3, #0
 8003190:	d020      	beq.n	80031d4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	f003 0302 	and.w	r3, r3, #2
 8003198:	2b00      	cmp	r3, #0
 800319a:	d01b      	beq.n	80031d4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f06f 0202 	mvn.w	r2, #2
 80031a4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	2201      	movs	r2, #1
 80031aa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	699b      	ldr	r3, [r3, #24]
 80031b2:	f003 0303 	and.w	r3, r3, #3
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d003      	beq.n	80031c2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80031ba:	6878      	ldr	r0, [r7, #4]
 80031bc:	f000 f998 	bl	80034f0 <HAL_TIM_IC_CaptureCallback>
 80031c0:	e005      	b.n	80031ce <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80031c2:	6878      	ldr	r0, [r7, #4]
 80031c4:	f000 f98b 	bl	80034de <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80031c8:	6878      	ldr	r0, [r7, #4]
 80031ca:	f000 f99a 	bl	8003502 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	2200      	movs	r2, #0
 80031d2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80031d4:	68bb      	ldr	r3, [r7, #8]
 80031d6:	f003 0304 	and.w	r3, r3, #4
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d020      	beq.n	8003220 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	f003 0304 	and.w	r3, r3, #4
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d01b      	beq.n	8003220 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f06f 0204 	mvn.w	r2, #4
 80031f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	2202      	movs	r2, #2
 80031f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	699b      	ldr	r3, [r3, #24]
 80031fe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003202:	2b00      	cmp	r3, #0
 8003204:	d003      	beq.n	800320e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003206:	6878      	ldr	r0, [r7, #4]
 8003208:	f000 f972 	bl	80034f0 <HAL_TIM_IC_CaptureCallback>
 800320c:	e005      	b.n	800321a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800320e:	6878      	ldr	r0, [r7, #4]
 8003210:	f000 f965 	bl	80034de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003214:	6878      	ldr	r0, [r7, #4]
 8003216:	f000 f974 	bl	8003502 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2200      	movs	r2, #0
 800321e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003220:	68bb      	ldr	r3, [r7, #8]
 8003222:	f003 0308 	and.w	r3, r3, #8
 8003226:	2b00      	cmp	r3, #0
 8003228:	d020      	beq.n	800326c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	f003 0308 	and.w	r3, r3, #8
 8003230:	2b00      	cmp	r3, #0
 8003232:	d01b      	beq.n	800326c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f06f 0208 	mvn.w	r2, #8
 800323c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	2204      	movs	r2, #4
 8003242:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	69db      	ldr	r3, [r3, #28]
 800324a:	f003 0303 	and.w	r3, r3, #3
 800324e:	2b00      	cmp	r3, #0
 8003250:	d003      	beq.n	800325a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003252:	6878      	ldr	r0, [r7, #4]
 8003254:	f000 f94c 	bl	80034f0 <HAL_TIM_IC_CaptureCallback>
 8003258:	e005      	b.n	8003266 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800325a:	6878      	ldr	r0, [r7, #4]
 800325c:	f000 f93f 	bl	80034de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003260:	6878      	ldr	r0, [r7, #4]
 8003262:	f000 f94e 	bl	8003502 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	2200      	movs	r2, #0
 800326a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800326c:	68bb      	ldr	r3, [r7, #8]
 800326e:	f003 0310 	and.w	r3, r3, #16
 8003272:	2b00      	cmp	r3, #0
 8003274:	d020      	beq.n	80032b8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	f003 0310 	and.w	r3, r3, #16
 800327c:	2b00      	cmp	r3, #0
 800327e:	d01b      	beq.n	80032b8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f06f 0210 	mvn.w	r2, #16
 8003288:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	2208      	movs	r2, #8
 800328e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	69db      	ldr	r3, [r3, #28]
 8003296:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800329a:	2b00      	cmp	r3, #0
 800329c:	d003      	beq.n	80032a6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800329e:	6878      	ldr	r0, [r7, #4]
 80032a0:	f000 f926 	bl	80034f0 <HAL_TIM_IC_CaptureCallback>
 80032a4:	e005      	b.n	80032b2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80032a6:	6878      	ldr	r0, [r7, #4]
 80032a8:	f000 f919 	bl	80034de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032ac:	6878      	ldr	r0, [r7, #4]
 80032ae:	f000 f928 	bl	8003502 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2200      	movs	r2, #0
 80032b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80032b8:	68bb      	ldr	r3, [r7, #8]
 80032ba:	f003 0301 	and.w	r3, r3, #1
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d00c      	beq.n	80032dc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	f003 0301 	and.w	r3, r3, #1
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d007      	beq.n	80032dc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f06f 0201 	mvn.w	r2, #1
 80032d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80032d6:	6878      	ldr	r0, [r7, #4]
 80032d8:	f7fc ff40 	bl	800015c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80032dc:	68bb      	ldr	r3, [r7, #8]
 80032de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d00c      	beq.n	8003300 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d007      	beq.n	8003300 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80032f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80032fa:	6878      	ldr	r0, [r7, #4]
 80032fc:	f000 fa7f 	bl	80037fe <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003300:	68bb      	ldr	r3, [r7, #8]
 8003302:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003306:	2b00      	cmp	r3, #0
 8003308:	d00c      	beq.n	8003324 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003310:	2b00      	cmp	r3, #0
 8003312:	d007      	beq.n	8003324 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800331c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800331e:	6878      	ldr	r0, [r7, #4]
 8003320:	f000 f8f8 	bl	8003514 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003324:	68bb      	ldr	r3, [r7, #8]
 8003326:	f003 0320 	and.w	r3, r3, #32
 800332a:	2b00      	cmp	r3, #0
 800332c:	d00c      	beq.n	8003348 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	f003 0320 	and.w	r3, r3, #32
 8003334:	2b00      	cmp	r3, #0
 8003336:	d007      	beq.n	8003348 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f06f 0220 	mvn.w	r2, #32
 8003340:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003342:	6878      	ldr	r0, [r7, #4]
 8003344:	f000 fa52 	bl	80037ec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003348:	bf00      	nop
 800334a:	3710      	adds	r7, #16
 800334c:	46bd      	mov	sp, r7
 800334e:	bd80      	pop	{r7, pc}

08003350 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b084      	sub	sp, #16
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
 8003358:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800335a:	2300      	movs	r3, #0
 800335c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003364:	2b01      	cmp	r3, #1
 8003366:	d101      	bne.n	800336c <HAL_TIM_ConfigClockSource+0x1c>
 8003368:	2302      	movs	r3, #2
 800336a:	e0b4      	b.n	80034d6 <HAL_TIM_ConfigClockSource+0x186>
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2201      	movs	r2, #1
 8003370:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	2202      	movs	r2, #2
 8003378:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	689b      	ldr	r3, [r3, #8]
 8003382:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003384:	68bb      	ldr	r3, [r7, #8]
 8003386:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800338a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800338c:	68bb      	ldr	r3, [r7, #8]
 800338e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003392:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	68ba      	ldr	r2, [r7, #8]
 800339a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80033a4:	d03e      	beq.n	8003424 <HAL_TIM_ConfigClockSource+0xd4>
 80033a6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80033aa:	f200 8087 	bhi.w	80034bc <HAL_TIM_ConfigClockSource+0x16c>
 80033ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80033b2:	f000 8086 	beq.w	80034c2 <HAL_TIM_ConfigClockSource+0x172>
 80033b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80033ba:	d87f      	bhi.n	80034bc <HAL_TIM_ConfigClockSource+0x16c>
 80033bc:	2b70      	cmp	r3, #112	; 0x70
 80033be:	d01a      	beq.n	80033f6 <HAL_TIM_ConfigClockSource+0xa6>
 80033c0:	2b70      	cmp	r3, #112	; 0x70
 80033c2:	d87b      	bhi.n	80034bc <HAL_TIM_ConfigClockSource+0x16c>
 80033c4:	2b60      	cmp	r3, #96	; 0x60
 80033c6:	d050      	beq.n	800346a <HAL_TIM_ConfigClockSource+0x11a>
 80033c8:	2b60      	cmp	r3, #96	; 0x60
 80033ca:	d877      	bhi.n	80034bc <HAL_TIM_ConfigClockSource+0x16c>
 80033cc:	2b50      	cmp	r3, #80	; 0x50
 80033ce:	d03c      	beq.n	800344a <HAL_TIM_ConfigClockSource+0xfa>
 80033d0:	2b50      	cmp	r3, #80	; 0x50
 80033d2:	d873      	bhi.n	80034bc <HAL_TIM_ConfigClockSource+0x16c>
 80033d4:	2b40      	cmp	r3, #64	; 0x40
 80033d6:	d058      	beq.n	800348a <HAL_TIM_ConfigClockSource+0x13a>
 80033d8:	2b40      	cmp	r3, #64	; 0x40
 80033da:	d86f      	bhi.n	80034bc <HAL_TIM_ConfigClockSource+0x16c>
 80033dc:	2b30      	cmp	r3, #48	; 0x30
 80033de:	d064      	beq.n	80034aa <HAL_TIM_ConfigClockSource+0x15a>
 80033e0:	2b30      	cmp	r3, #48	; 0x30
 80033e2:	d86b      	bhi.n	80034bc <HAL_TIM_ConfigClockSource+0x16c>
 80033e4:	2b20      	cmp	r3, #32
 80033e6:	d060      	beq.n	80034aa <HAL_TIM_ConfigClockSource+0x15a>
 80033e8:	2b20      	cmp	r3, #32
 80033ea:	d867      	bhi.n	80034bc <HAL_TIM_ConfigClockSource+0x16c>
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d05c      	beq.n	80034aa <HAL_TIM_ConfigClockSource+0x15a>
 80033f0:	2b10      	cmp	r3, #16
 80033f2:	d05a      	beq.n	80034aa <HAL_TIM_ConfigClockSource+0x15a>
 80033f4:	e062      	b.n	80034bc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6818      	ldr	r0, [r3, #0]
 80033fa:	683b      	ldr	r3, [r7, #0]
 80033fc:	6899      	ldr	r1, [r3, #8]
 80033fe:	683b      	ldr	r3, [r7, #0]
 8003400:	685a      	ldr	r2, [r3, #4]
 8003402:	683b      	ldr	r3, [r7, #0]
 8003404:	68db      	ldr	r3, [r3, #12]
 8003406:	f000 f974 	bl	80036f2 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	689b      	ldr	r3, [r3, #8]
 8003410:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003412:	68bb      	ldr	r3, [r7, #8]
 8003414:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003418:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	68ba      	ldr	r2, [r7, #8]
 8003420:	609a      	str	r2, [r3, #8]
      break;
 8003422:	e04f      	b.n	80034c4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6818      	ldr	r0, [r3, #0]
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	6899      	ldr	r1, [r3, #8]
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	685a      	ldr	r2, [r3, #4]
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	68db      	ldr	r3, [r3, #12]
 8003434:	f000 f95d 	bl	80036f2 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	689a      	ldr	r2, [r3, #8]
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003446:	609a      	str	r2, [r3, #8]
      break;
 8003448:	e03c      	b.n	80034c4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	6818      	ldr	r0, [r3, #0]
 800344e:	683b      	ldr	r3, [r7, #0]
 8003450:	6859      	ldr	r1, [r3, #4]
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	68db      	ldr	r3, [r3, #12]
 8003456:	461a      	mov	r2, r3
 8003458:	f000 f8d4 	bl	8003604 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	2150      	movs	r1, #80	; 0x50
 8003462:	4618      	mov	r0, r3
 8003464:	f000 f92b 	bl	80036be <TIM_ITRx_SetConfig>
      break;
 8003468:	e02c      	b.n	80034c4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6818      	ldr	r0, [r3, #0]
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	6859      	ldr	r1, [r3, #4]
 8003472:	683b      	ldr	r3, [r7, #0]
 8003474:	68db      	ldr	r3, [r3, #12]
 8003476:	461a      	mov	r2, r3
 8003478:	f000 f8f2 	bl	8003660 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	2160      	movs	r1, #96	; 0x60
 8003482:	4618      	mov	r0, r3
 8003484:	f000 f91b 	bl	80036be <TIM_ITRx_SetConfig>
      break;
 8003488:	e01c      	b.n	80034c4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6818      	ldr	r0, [r3, #0]
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	6859      	ldr	r1, [r3, #4]
 8003492:	683b      	ldr	r3, [r7, #0]
 8003494:	68db      	ldr	r3, [r3, #12]
 8003496:	461a      	mov	r2, r3
 8003498:	f000 f8b4 	bl	8003604 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	2140      	movs	r1, #64	; 0x40
 80034a2:	4618      	mov	r0, r3
 80034a4:	f000 f90b 	bl	80036be <TIM_ITRx_SetConfig>
      break;
 80034a8:	e00c      	b.n	80034c4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681a      	ldr	r2, [r3, #0]
 80034ae:	683b      	ldr	r3, [r7, #0]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	4619      	mov	r1, r3
 80034b4:	4610      	mov	r0, r2
 80034b6:	f000 f902 	bl	80036be <TIM_ITRx_SetConfig>
      break;
 80034ba:	e003      	b.n	80034c4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80034bc:	2301      	movs	r3, #1
 80034be:	73fb      	strb	r3, [r7, #15]
      break;
 80034c0:	e000      	b.n	80034c4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80034c2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	2201      	movs	r2, #1
 80034c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	2200      	movs	r2, #0
 80034d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80034d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80034d6:	4618      	mov	r0, r3
 80034d8:	3710      	adds	r7, #16
 80034da:	46bd      	mov	sp, r7
 80034dc:	bd80      	pop	{r7, pc}

080034de <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80034de:	b480      	push	{r7}
 80034e0:	b083      	sub	sp, #12
 80034e2:	af00      	add	r7, sp, #0
 80034e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80034e6:	bf00      	nop
 80034e8:	370c      	adds	r7, #12
 80034ea:	46bd      	mov	sp, r7
 80034ec:	bc80      	pop	{r7}
 80034ee:	4770      	bx	lr

080034f0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80034f0:	b480      	push	{r7}
 80034f2:	b083      	sub	sp, #12
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80034f8:	bf00      	nop
 80034fa:	370c      	adds	r7, #12
 80034fc:	46bd      	mov	sp, r7
 80034fe:	bc80      	pop	{r7}
 8003500:	4770      	bx	lr

08003502 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003502:	b480      	push	{r7}
 8003504:	b083      	sub	sp, #12
 8003506:	af00      	add	r7, sp, #0
 8003508:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800350a:	bf00      	nop
 800350c:	370c      	adds	r7, #12
 800350e:	46bd      	mov	sp, r7
 8003510:	bc80      	pop	{r7}
 8003512:	4770      	bx	lr

08003514 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003514:	b480      	push	{r7}
 8003516:	b083      	sub	sp, #12
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800351c:	bf00      	nop
 800351e:	370c      	adds	r7, #12
 8003520:	46bd      	mov	sp, r7
 8003522:	bc80      	pop	{r7}
 8003524:	4770      	bx	lr
	...

08003528 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003528:	b480      	push	{r7}
 800352a:	b085      	sub	sp, #20
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]
 8003530:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	4a2f      	ldr	r2, [pc, #188]	; (80035f8 <TIM_Base_SetConfig+0xd0>)
 800353c:	4293      	cmp	r3, r2
 800353e:	d00b      	beq.n	8003558 <TIM_Base_SetConfig+0x30>
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003546:	d007      	beq.n	8003558 <TIM_Base_SetConfig+0x30>
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	4a2c      	ldr	r2, [pc, #176]	; (80035fc <TIM_Base_SetConfig+0xd4>)
 800354c:	4293      	cmp	r3, r2
 800354e:	d003      	beq.n	8003558 <TIM_Base_SetConfig+0x30>
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	4a2b      	ldr	r2, [pc, #172]	; (8003600 <TIM_Base_SetConfig+0xd8>)
 8003554:	4293      	cmp	r3, r2
 8003556:	d108      	bne.n	800356a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800355e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003560:	683b      	ldr	r3, [r7, #0]
 8003562:	685b      	ldr	r3, [r3, #4]
 8003564:	68fa      	ldr	r2, [r7, #12]
 8003566:	4313      	orrs	r3, r2
 8003568:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	4a22      	ldr	r2, [pc, #136]	; (80035f8 <TIM_Base_SetConfig+0xd0>)
 800356e:	4293      	cmp	r3, r2
 8003570:	d00b      	beq.n	800358a <TIM_Base_SetConfig+0x62>
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003578:	d007      	beq.n	800358a <TIM_Base_SetConfig+0x62>
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	4a1f      	ldr	r2, [pc, #124]	; (80035fc <TIM_Base_SetConfig+0xd4>)
 800357e:	4293      	cmp	r3, r2
 8003580:	d003      	beq.n	800358a <TIM_Base_SetConfig+0x62>
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	4a1e      	ldr	r2, [pc, #120]	; (8003600 <TIM_Base_SetConfig+0xd8>)
 8003586:	4293      	cmp	r3, r2
 8003588:	d108      	bne.n	800359c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003590:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003592:	683b      	ldr	r3, [r7, #0]
 8003594:	68db      	ldr	r3, [r3, #12]
 8003596:	68fa      	ldr	r2, [r7, #12]
 8003598:	4313      	orrs	r3, r2
 800359a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80035a2:	683b      	ldr	r3, [r7, #0]
 80035a4:	695b      	ldr	r3, [r3, #20]
 80035a6:	4313      	orrs	r3, r2
 80035a8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	68fa      	ldr	r2, [r7, #12]
 80035ae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	689a      	ldr	r2, [r3, #8]
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	681a      	ldr	r2, [r3, #0]
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	4a0d      	ldr	r2, [pc, #52]	; (80035f8 <TIM_Base_SetConfig+0xd0>)
 80035c4:	4293      	cmp	r3, r2
 80035c6:	d103      	bne.n	80035d0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	691a      	ldr	r2, [r3, #16]
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	2201      	movs	r2, #1
 80035d4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	691b      	ldr	r3, [r3, #16]
 80035da:	f003 0301 	and.w	r3, r3, #1
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d005      	beq.n	80035ee <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	691b      	ldr	r3, [r3, #16]
 80035e6:	f023 0201 	bic.w	r2, r3, #1
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	611a      	str	r2, [r3, #16]
  }
}
 80035ee:	bf00      	nop
 80035f0:	3714      	adds	r7, #20
 80035f2:	46bd      	mov	sp, r7
 80035f4:	bc80      	pop	{r7}
 80035f6:	4770      	bx	lr
 80035f8:	40012c00 	.word	0x40012c00
 80035fc:	40000400 	.word	0x40000400
 8003600:	40000800 	.word	0x40000800

08003604 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003604:	b480      	push	{r7}
 8003606:	b087      	sub	sp, #28
 8003608:	af00      	add	r7, sp, #0
 800360a:	60f8      	str	r0, [r7, #12]
 800360c:	60b9      	str	r1, [r7, #8]
 800360e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	6a1b      	ldr	r3, [r3, #32]
 8003614:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	6a1b      	ldr	r3, [r3, #32]
 800361a:	f023 0201 	bic.w	r2, r3, #1
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	699b      	ldr	r3, [r3, #24]
 8003626:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003628:	693b      	ldr	r3, [r7, #16]
 800362a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800362e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	011b      	lsls	r3, r3, #4
 8003634:	693a      	ldr	r2, [r7, #16]
 8003636:	4313      	orrs	r3, r2
 8003638:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800363a:	697b      	ldr	r3, [r7, #20]
 800363c:	f023 030a 	bic.w	r3, r3, #10
 8003640:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003642:	697a      	ldr	r2, [r7, #20]
 8003644:	68bb      	ldr	r3, [r7, #8]
 8003646:	4313      	orrs	r3, r2
 8003648:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	693a      	ldr	r2, [r7, #16]
 800364e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	697a      	ldr	r2, [r7, #20]
 8003654:	621a      	str	r2, [r3, #32]
}
 8003656:	bf00      	nop
 8003658:	371c      	adds	r7, #28
 800365a:	46bd      	mov	sp, r7
 800365c:	bc80      	pop	{r7}
 800365e:	4770      	bx	lr

08003660 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003660:	b480      	push	{r7}
 8003662:	b087      	sub	sp, #28
 8003664:	af00      	add	r7, sp, #0
 8003666:	60f8      	str	r0, [r7, #12]
 8003668:	60b9      	str	r1, [r7, #8]
 800366a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	6a1b      	ldr	r3, [r3, #32]
 8003670:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	6a1b      	ldr	r3, [r3, #32]
 8003676:	f023 0210 	bic.w	r2, r3, #16
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	699b      	ldr	r3, [r3, #24]
 8003682:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003684:	693b      	ldr	r3, [r7, #16]
 8003686:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800368a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	031b      	lsls	r3, r3, #12
 8003690:	693a      	ldr	r2, [r7, #16]
 8003692:	4313      	orrs	r3, r2
 8003694:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003696:	697b      	ldr	r3, [r7, #20]
 8003698:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800369c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800369e:	68bb      	ldr	r3, [r7, #8]
 80036a0:	011b      	lsls	r3, r3, #4
 80036a2:	697a      	ldr	r2, [r7, #20]
 80036a4:	4313      	orrs	r3, r2
 80036a6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	693a      	ldr	r2, [r7, #16]
 80036ac:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	697a      	ldr	r2, [r7, #20]
 80036b2:	621a      	str	r2, [r3, #32]
}
 80036b4:	bf00      	nop
 80036b6:	371c      	adds	r7, #28
 80036b8:	46bd      	mov	sp, r7
 80036ba:	bc80      	pop	{r7}
 80036bc:	4770      	bx	lr

080036be <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80036be:	b480      	push	{r7}
 80036c0:	b085      	sub	sp, #20
 80036c2:	af00      	add	r7, sp, #0
 80036c4:	6078      	str	r0, [r7, #4]
 80036c6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	689b      	ldr	r3, [r3, #8]
 80036cc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80036d4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80036d6:	683a      	ldr	r2, [r7, #0]
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	4313      	orrs	r3, r2
 80036dc:	f043 0307 	orr.w	r3, r3, #7
 80036e0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	68fa      	ldr	r2, [r7, #12]
 80036e6:	609a      	str	r2, [r3, #8]
}
 80036e8:	bf00      	nop
 80036ea:	3714      	adds	r7, #20
 80036ec:	46bd      	mov	sp, r7
 80036ee:	bc80      	pop	{r7}
 80036f0:	4770      	bx	lr

080036f2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80036f2:	b480      	push	{r7}
 80036f4:	b087      	sub	sp, #28
 80036f6:	af00      	add	r7, sp, #0
 80036f8:	60f8      	str	r0, [r7, #12]
 80036fa:	60b9      	str	r1, [r7, #8]
 80036fc:	607a      	str	r2, [r7, #4]
 80036fe:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	689b      	ldr	r3, [r3, #8]
 8003704:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003706:	697b      	ldr	r3, [r7, #20]
 8003708:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800370c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	021a      	lsls	r2, r3, #8
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	431a      	orrs	r2, r3
 8003716:	68bb      	ldr	r3, [r7, #8]
 8003718:	4313      	orrs	r3, r2
 800371a:	697a      	ldr	r2, [r7, #20]
 800371c:	4313      	orrs	r3, r2
 800371e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	697a      	ldr	r2, [r7, #20]
 8003724:	609a      	str	r2, [r3, #8]
}
 8003726:	bf00      	nop
 8003728:	371c      	adds	r7, #28
 800372a:	46bd      	mov	sp, r7
 800372c:	bc80      	pop	{r7}
 800372e:	4770      	bx	lr

08003730 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003730:	b480      	push	{r7}
 8003732:	b085      	sub	sp, #20
 8003734:	af00      	add	r7, sp, #0
 8003736:	6078      	str	r0, [r7, #4]
 8003738:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003740:	2b01      	cmp	r3, #1
 8003742:	d101      	bne.n	8003748 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003744:	2302      	movs	r3, #2
 8003746:	e046      	b.n	80037d6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	2201      	movs	r2, #1
 800374c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2202      	movs	r2, #2
 8003754:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	685b      	ldr	r3, [r3, #4]
 800375e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	689b      	ldr	r3, [r3, #8]
 8003766:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800376e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003770:	683b      	ldr	r3, [r7, #0]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	68fa      	ldr	r2, [r7, #12]
 8003776:	4313      	orrs	r3, r2
 8003778:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	68fa      	ldr	r2, [r7, #12]
 8003780:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	4a16      	ldr	r2, [pc, #88]	; (80037e0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003788:	4293      	cmp	r3, r2
 800378a:	d00e      	beq.n	80037aa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003794:	d009      	beq.n	80037aa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	4a12      	ldr	r2, [pc, #72]	; (80037e4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800379c:	4293      	cmp	r3, r2
 800379e:	d004      	beq.n	80037aa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	4a10      	ldr	r2, [pc, #64]	; (80037e8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80037a6:	4293      	cmp	r3, r2
 80037a8:	d10c      	bne.n	80037c4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80037aa:	68bb      	ldr	r3, [r7, #8]
 80037ac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80037b0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	685b      	ldr	r3, [r3, #4]
 80037b6:	68ba      	ldr	r2, [r7, #8]
 80037b8:	4313      	orrs	r3, r2
 80037ba:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	68ba      	ldr	r2, [r7, #8]
 80037c2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2201      	movs	r2, #1
 80037c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2200      	movs	r2, #0
 80037d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80037d4:	2300      	movs	r3, #0
}
 80037d6:	4618      	mov	r0, r3
 80037d8:	3714      	adds	r7, #20
 80037da:	46bd      	mov	sp, r7
 80037dc:	bc80      	pop	{r7}
 80037de:	4770      	bx	lr
 80037e0:	40012c00 	.word	0x40012c00
 80037e4:	40000400 	.word	0x40000400
 80037e8:	40000800 	.word	0x40000800

080037ec <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80037ec:	b480      	push	{r7}
 80037ee:	b083      	sub	sp, #12
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80037f4:	bf00      	nop
 80037f6:	370c      	adds	r7, #12
 80037f8:	46bd      	mov	sp, r7
 80037fa:	bc80      	pop	{r7}
 80037fc:	4770      	bx	lr

080037fe <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80037fe:	b480      	push	{r7}
 8003800:	b083      	sub	sp, #12
 8003802:	af00      	add	r7, sp, #0
 8003804:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003806:	bf00      	nop
 8003808:	370c      	adds	r7, #12
 800380a:	46bd      	mov	sp, r7
 800380c:	bc80      	pop	{r7}
 800380e:	4770      	bx	lr

08003810 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8003810:	b480      	push	{r7}
 8003812:	b085      	sub	sp, #20
 8003814:	af00      	add	r7, sp, #0
 8003816:	60f8      	str	r0, [r7, #12]
 8003818:	4638      	mov	r0, r7
 800381a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800381e:	2300      	movs	r3, #0
}
 8003820:	4618      	mov	r0, r3
 8003822:	3714      	adds	r7, #20
 8003824:	46bd      	mov	sp, r7
 8003826:	bc80      	pop	{r7}
 8003828:	4770      	bx	lr

0800382a <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800382a:	b480      	push	{r7}
 800382c:	b085      	sub	sp, #20
 800382e:	af00      	add	r7, sp, #0
 8003830:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	2200      	movs	r2, #0
 8003836:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800383a:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 800383e:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	b29a      	uxth	r2, r3
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800384a:	2300      	movs	r3, #0
}
 800384c:	4618      	mov	r0, r3
 800384e:	3714      	adds	r7, #20
 8003850:	46bd      	mov	sp, r7
 8003852:	bc80      	pop	{r7}
 8003854:	4770      	bx	lr

08003856 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8003856:	b480      	push	{r7}
 8003858:	b085      	sub	sp, #20
 800385a:	af00      	add	r7, sp, #0
 800385c:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800385e:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8003862:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800386a:	b29a      	uxth	r2, r3
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	b29b      	uxth	r3, r3
 8003870:	43db      	mvns	r3, r3
 8003872:	b29b      	uxth	r3, r3
 8003874:	4013      	ands	r3, r2
 8003876:	b29a      	uxth	r2, r3
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800387e:	2300      	movs	r3, #0
}
 8003880:	4618      	mov	r0, r3
 8003882:	3714      	adds	r7, #20
 8003884:	46bd      	mov	sp, r7
 8003886:	bc80      	pop	{r7}
 8003888:	4770      	bx	lr

0800388a <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 800388a:	b480      	push	{r7}
 800388c:	b083      	sub	sp, #12
 800388e:	af00      	add	r7, sp, #0
 8003890:	6078      	str	r0, [r7, #4]
 8003892:	460b      	mov	r3, r1
 8003894:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8003896:	2300      	movs	r3, #0
}
 8003898:	4618      	mov	r0, r3
 800389a:	370c      	adds	r7, #12
 800389c:	46bd      	mov	sp, r7
 800389e:	bc80      	pop	{r7}
 80038a0:	4770      	bx	lr

080038a2 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80038a2:	b480      	push	{r7}
 80038a4:	b085      	sub	sp, #20
 80038a6:	af00      	add	r7, sp, #0
 80038a8:	60f8      	str	r0, [r7, #12]
 80038aa:	4638      	mov	r0, r7
 80038ac:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	2201      	movs	r2, #1
 80038b4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	2200      	movs	r2, #0
 80038bc:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	2200      	movs	r2, #0
 80038c4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	2200      	movs	r2, #0
 80038cc:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 80038d0:	2300      	movs	r3, #0
}
 80038d2:	4618      	mov	r0, r3
 80038d4:	3714      	adds	r7, #20
 80038d6:	46bd      	mov	sp, r7
 80038d8:	bc80      	pop	{r7}
 80038da:	4770      	bx	lr

080038dc <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80038dc:	b480      	push	{r7}
 80038de:	b09d      	sub	sp, #116	; 0x74
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
 80038e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 80038e6:	2300      	movs	r3, #0
 80038e8:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 80038ec:	687a      	ldr	r2, [r7, #4]
 80038ee:	683b      	ldr	r3, [r7, #0]
 80038f0:	781b      	ldrb	r3, [r3, #0]
 80038f2:	009b      	lsls	r3, r3, #2
 80038f4:	4413      	add	r3, r2
 80038f6:	881b      	ldrh	r3, [r3, #0]
 80038f8:	b29b      	uxth	r3, r3
 80038fa:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 80038fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003902:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 8003906:	683b      	ldr	r3, [r7, #0]
 8003908:	78db      	ldrb	r3, [r3, #3]
 800390a:	2b03      	cmp	r3, #3
 800390c:	d81f      	bhi.n	800394e <USB_ActivateEndpoint+0x72>
 800390e:	a201      	add	r2, pc, #4	; (adr r2, 8003914 <USB_ActivateEndpoint+0x38>)
 8003910:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003914:	08003925 	.word	0x08003925
 8003918:	08003941 	.word	0x08003941
 800391c:	08003957 	.word	0x08003957
 8003920:	08003933 	.word	0x08003933
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8003924:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8003928:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800392c:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 8003930:	e012      	b.n	8003958 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8003932:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8003936:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 800393a:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 800393e:	e00b      	b.n	8003958 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8003940:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8003944:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003948:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 800394c:	e004      	b.n	8003958 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800394e:	2301      	movs	r3, #1
 8003950:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
      break;
 8003954:	e000      	b.n	8003958 <USB_ActivateEndpoint+0x7c>
      break;
 8003956:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8003958:	687a      	ldr	r2, [r7, #4]
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	781b      	ldrb	r3, [r3, #0]
 800395e:	009b      	lsls	r3, r3, #2
 8003960:	441a      	add	r2, r3
 8003962:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8003966:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800396a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800396e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003972:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003976:	b29b      	uxth	r3, r3
 8003978:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800397a:	687a      	ldr	r2, [r7, #4]
 800397c:	683b      	ldr	r3, [r7, #0]
 800397e:	781b      	ldrb	r3, [r3, #0]
 8003980:	009b      	lsls	r3, r3, #2
 8003982:	4413      	add	r3, r2
 8003984:	881b      	ldrh	r3, [r3, #0]
 8003986:	b29b      	uxth	r3, r3
 8003988:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800398c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003990:	b29a      	uxth	r2, r3
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	781b      	ldrb	r3, [r3, #0]
 8003996:	b29b      	uxth	r3, r3
 8003998:	4313      	orrs	r3, r2
 800399a:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 800399e:	687a      	ldr	r2, [r7, #4]
 80039a0:	683b      	ldr	r3, [r7, #0]
 80039a2:	781b      	ldrb	r3, [r3, #0]
 80039a4:	009b      	lsls	r3, r3, #2
 80039a6:	441a      	add	r2, r3
 80039a8:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 80039ac:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80039b0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80039b4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80039b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80039bc:	b29b      	uxth	r3, r3
 80039be:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 80039c0:	683b      	ldr	r3, [r7, #0]
 80039c2:	7b1b      	ldrb	r3, [r3, #12]
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	f040 8178 	bne.w	8003cba <USB_ActivateEndpoint+0x3de>
  {
    if (ep->is_in != 0U)
 80039ca:	683b      	ldr	r3, [r7, #0]
 80039cc:	785b      	ldrb	r3, [r3, #1]
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	f000 8084 	beq.w	8003adc <USB_ActivateEndpoint+0x200>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	61bb      	str	r3, [r7, #24]
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80039de:	b29b      	uxth	r3, r3
 80039e0:	461a      	mov	r2, r3
 80039e2:	69bb      	ldr	r3, [r7, #24]
 80039e4:	4413      	add	r3, r2
 80039e6:	61bb      	str	r3, [r7, #24]
 80039e8:	683b      	ldr	r3, [r7, #0]
 80039ea:	781b      	ldrb	r3, [r3, #0]
 80039ec:	011a      	lsls	r2, r3, #4
 80039ee:	69bb      	ldr	r3, [r7, #24]
 80039f0:	4413      	add	r3, r2
 80039f2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80039f6:	617b      	str	r3, [r7, #20]
 80039f8:	683b      	ldr	r3, [r7, #0]
 80039fa:	88db      	ldrh	r3, [r3, #6]
 80039fc:	085b      	lsrs	r3, r3, #1
 80039fe:	b29b      	uxth	r3, r3
 8003a00:	005b      	lsls	r3, r3, #1
 8003a02:	b29a      	uxth	r2, r3
 8003a04:	697b      	ldr	r3, [r7, #20]
 8003a06:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003a08:	687a      	ldr	r2, [r7, #4]
 8003a0a:	683b      	ldr	r3, [r7, #0]
 8003a0c:	781b      	ldrb	r3, [r3, #0]
 8003a0e:	009b      	lsls	r3, r3, #2
 8003a10:	4413      	add	r3, r2
 8003a12:	881b      	ldrh	r3, [r3, #0]
 8003a14:	827b      	strh	r3, [r7, #18]
 8003a16:	8a7b      	ldrh	r3, [r7, #18]
 8003a18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d01b      	beq.n	8003a58 <USB_ActivateEndpoint+0x17c>
 8003a20:	687a      	ldr	r2, [r7, #4]
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	781b      	ldrb	r3, [r3, #0]
 8003a26:	009b      	lsls	r3, r3, #2
 8003a28:	4413      	add	r3, r2
 8003a2a:	881b      	ldrh	r3, [r3, #0]
 8003a2c:	b29b      	uxth	r3, r3
 8003a2e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003a32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a36:	823b      	strh	r3, [r7, #16]
 8003a38:	687a      	ldr	r2, [r7, #4]
 8003a3a:	683b      	ldr	r3, [r7, #0]
 8003a3c:	781b      	ldrb	r3, [r3, #0]
 8003a3e:	009b      	lsls	r3, r3, #2
 8003a40:	441a      	add	r2, r3
 8003a42:	8a3b      	ldrh	r3, [r7, #16]
 8003a44:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003a48:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003a4c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003a50:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003a54:	b29b      	uxth	r3, r3
 8003a56:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8003a58:	683b      	ldr	r3, [r7, #0]
 8003a5a:	78db      	ldrb	r3, [r3, #3]
 8003a5c:	2b01      	cmp	r3, #1
 8003a5e:	d020      	beq.n	8003aa2 <USB_ActivateEndpoint+0x1c6>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8003a60:	687a      	ldr	r2, [r7, #4]
 8003a62:	683b      	ldr	r3, [r7, #0]
 8003a64:	781b      	ldrb	r3, [r3, #0]
 8003a66:	009b      	lsls	r3, r3, #2
 8003a68:	4413      	add	r3, r2
 8003a6a:	881b      	ldrh	r3, [r3, #0]
 8003a6c:	b29b      	uxth	r3, r3
 8003a6e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003a72:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003a76:	81bb      	strh	r3, [r7, #12]
 8003a78:	89bb      	ldrh	r3, [r7, #12]
 8003a7a:	f083 0320 	eor.w	r3, r3, #32
 8003a7e:	81bb      	strh	r3, [r7, #12]
 8003a80:	687a      	ldr	r2, [r7, #4]
 8003a82:	683b      	ldr	r3, [r7, #0]
 8003a84:	781b      	ldrb	r3, [r3, #0]
 8003a86:	009b      	lsls	r3, r3, #2
 8003a88:	441a      	add	r2, r3
 8003a8a:	89bb      	ldrh	r3, [r7, #12]
 8003a8c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003a90:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003a94:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003a98:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003a9c:	b29b      	uxth	r3, r3
 8003a9e:	8013      	strh	r3, [r2, #0]
 8003aa0:	e2d5      	b.n	800404e <USB_ActivateEndpoint+0x772>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8003aa2:	687a      	ldr	r2, [r7, #4]
 8003aa4:	683b      	ldr	r3, [r7, #0]
 8003aa6:	781b      	ldrb	r3, [r3, #0]
 8003aa8:	009b      	lsls	r3, r3, #2
 8003aaa:	4413      	add	r3, r2
 8003aac:	881b      	ldrh	r3, [r3, #0]
 8003aae:	b29b      	uxth	r3, r3
 8003ab0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003ab4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003ab8:	81fb      	strh	r3, [r7, #14]
 8003aba:	687a      	ldr	r2, [r7, #4]
 8003abc:	683b      	ldr	r3, [r7, #0]
 8003abe:	781b      	ldrb	r3, [r3, #0]
 8003ac0:	009b      	lsls	r3, r3, #2
 8003ac2:	441a      	add	r2, r3
 8003ac4:	89fb      	ldrh	r3, [r7, #14]
 8003ac6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003aca:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003ace:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003ad2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003ad6:	b29b      	uxth	r3, r3
 8003ad8:	8013      	strh	r3, [r2, #0]
 8003ada:	e2b8      	b.n	800404e <USB_ActivateEndpoint+0x772>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	633b      	str	r3, [r7, #48]	; 0x30
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003ae6:	b29b      	uxth	r3, r3
 8003ae8:	461a      	mov	r2, r3
 8003aea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003aec:	4413      	add	r3, r2
 8003aee:	633b      	str	r3, [r7, #48]	; 0x30
 8003af0:	683b      	ldr	r3, [r7, #0]
 8003af2:	781b      	ldrb	r3, [r3, #0]
 8003af4:	011a      	lsls	r2, r3, #4
 8003af6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003af8:	4413      	add	r3, r2
 8003afa:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8003afe:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003b00:	683b      	ldr	r3, [r7, #0]
 8003b02:	88db      	ldrh	r3, [r3, #6]
 8003b04:	085b      	lsrs	r3, r3, #1
 8003b06:	b29b      	uxth	r3, r3
 8003b08:	005b      	lsls	r3, r3, #1
 8003b0a:	b29a      	uxth	r2, r3
 8003b0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b0e:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	62bb      	str	r3, [r7, #40]	; 0x28
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003b1a:	b29b      	uxth	r3, r3
 8003b1c:	461a      	mov	r2, r3
 8003b1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b20:	4413      	add	r3, r2
 8003b22:	62bb      	str	r3, [r7, #40]	; 0x28
 8003b24:	683b      	ldr	r3, [r7, #0]
 8003b26:	781b      	ldrb	r3, [r3, #0]
 8003b28:	011a      	lsls	r2, r3, #4
 8003b2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b2c:	4413      	add	r3, r2
 8003b2e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003b32:	627b      	str	r3, [r7, #36]	; 0x24
 8003b34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b36:	881b      	ldrh	r3, [r3, #0]
 8003b38:	b29b      	uxth	r3, r3
 8003b3a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003b3e:	b29a      	uxth	r2, r3
 8003b40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b42:	801a      	strh	r2, [r3, #0]
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	691b      	ldr	r3, [r3, #16]
 8003b48:	2b3e      	cmp	r3, #62	; 0x3e
 8003b4a:	d91d      	bls.n	8003b88 <USB_ActivateEndpoint+0x2ac>
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	691b      	ldr	r3, [r3, #16]
 8003b50:	095b      	lsrs	r3, r3, #5
 8003b52:	66bb      	str	r3, [r7, #104]	; 0x68
 8003b54:	683b      	ldr	r3, [r7, #0]
 8003b56:	691b      	ldr	r3, [r3, #16]
 8003b58:	f003 031f 	and.w	r3, r3, #31
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d102      	bne.n	8003b66 <USB_ActivateEndpoint+0x28a>
 8003b60:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003b62:	3b01      	subs	r3, #1
 8003b64:	66bb      	str	r3, [r7, #104]	; 0x68
 8003b66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b68:	881b      	ldrh	r3, [r3, #0]
 8003b6a:	b29a      	uxth	r2, r3
 8003b6c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003b6e:	b29b      	uxth	r3, r3
 8003b70:	029b      	lsls	r3, r3, #10
 8003b72:	b29b      	uxth	r3, r3
 8003b74:	4313      	orrs	r3, r2
 8003b76:	b29b      	uxth	r3, r3
 8003b78:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003b7c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003b80:	b29a      	uxth	r2, r3
 8003b82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b84:	801a      	strh	r2, [r3, #0]
 8003b86:	e026      	b.n	8003bd6 <USB_ActivateEndpoint+0x2fa>
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	691b      	ldr	r3, [r3, #16]
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d10a      	bne.n	8003ba6 <USB_ActivateEndpoint+0x2ca>
 8003b90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b92:	881b      	ldrh	r3, [r3, #0]
 8003b94:	b29b      	uxth	r3, r3
 8003b96:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003b9a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003b9e:	b29a      	uxth	r2, r3
 8003ba0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ba2:	801a      	strh	r2, [r3, #0]
 8003ba4:	e017      	b.n	8003bd6 <USB_ActivateEndpoint+0x2fa>
 8003ba6:	683b      	ldr	r3, [r7, #0]
 8003ba8:	691b      	ldr	r3, [r3, #16]
 8003baa:	085b      	lsrs	r3, r3, #1
 8003bac:	66bb      	str	r3, [r7, #104]	; 0x68
 8003bae:	683b      	ldr	r3, [r7, #0]
 8003bb0:	691b      	ldr	r3, [r3, #16]
 8003bb2:	f003 0301 	and.w	r3, r3, #1
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d002      	beq.n	8003bc0 <USB_ActivateEndpoint+0x2e4>
 8003bba:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003bbc:	3301      	adds	r3, #1
 8003bbe:	66bb      	str	r3, [r7, #104]	; 0x68
 8003bc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bc2:	881b      	ldrh	r3, [r3, #0]
 8003bc4:	b29a      	uxth	r2, r3
 8003bc6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003bc8:	b29b      	uxth	r3, r3
 8003bca:	029b      	lsls	r3, r3, #10
 8003bcc:	b29b      	uxth	r3, r3
 8003bce:	4313      	orrs	r3, r2
 8003bd0:	b29a      	uxth	r2, r3
 8003bd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bd4:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003bd6:	687a      	ldr	r2, [r7, #4]
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	781b      	ldrb	r3, [r3, #0]
 8003bdc:	009b      	lsls	r3, r3, #2
 8003bde:	4413      	add	r3, r2
 8003be0:	881b      	ldrh	r3, [r3, #0]
 8003be2:	847b      	strh	r3, [r7, #34]	; 0x22
 8003be4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8003be6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d01b      	beq.n	8003c26 <USB_ActivateEndpoint+0x34a>
 8003bee:	687a      	ldr	r2, [r7, #4]
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	781b      	ldrb	r3, [r3, #0]
 8003bf4:	009b      	lsls	r3, r3, #2
 8003bf6:	4413      	add	r3, r2
 8003bf8:	881b      	ldrh	r3, [r3, #0]
 8003bfa:	b29b      	uxth	r3, r3
 8003bfc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003c00:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c04:	843b      	strh	r3, [r7, #32]
 8003c06:	687a      	ldr	r2, [r7, #4]
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	781b      	ldrb	r3, [r3, #0]
 8003c0c:	009b      	lsls	r3, r3, #2
 8003c0e:	441a      	add	r2, r3
 8003c10:	8c3b      	ldrh	r3, [r7, #32]
 8003c12:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003c16:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003c1a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003c1e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003c22:	b29b      	uxth	r3, r3
 8003c24:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 8003c26:	683b      	ldr	r3, [r7, #0]
 8003c28:	781b      	ldrb	r3, [r3, #0]
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d124      	bne.n	8003c78 <USB_ActivateEndpoint+0x39c>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8003c2e:	687a      	ldr	r2, [r7, #4]
 8003c30:	683b      	ldr	r3, [r7, #0]
 8003c32:	781b      	ldrb	r3, [r3, #0]
 8003c34:	009b      	lsls	r3, r3, #2
 8003c36:	4413      	add	r3, r2
 8003c38:	881b      	ldrh	r3, [r3, #0]
 8003c3a:	b29b      	uxth	r3, r3
 8003c3c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003c40:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c44:	83bb      	strh	r3, [r7, #28]
 8003c46:	8bbb      	ldrh	r3, [r7, #28]
 8003c48:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8003c4c:	83bb      	strh	r3, [r7, #28]
 8003c4e:	8bbb      	ldrh	r3, [r7, #28]
 8003c50:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8003c54:	83bb      	strh	r3, [r7, #28]
 8003c56:	687a      	ldr	r2, [r7, #4]
 8003c58:	683b      	ldr	r3, [r7, #0]
 8003c5a:	781b      	ldrb	r3, [r3, #0]
 8003c5c:	009b      	lsls	r3, r3, #2
 8003c5e:	441a      	add	r2, r3
 8003c60:	8bbb      	ldrh	r3, [r7, #28]
 8003c62:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003c66:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003c6a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003c6e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003c72:	b29b      	uxth	r3, r3
 8003c74:	8013      	strh	r3, [r2, #0]
 8003c76:	e1ea      	b.n	800404e <USB_ActivateEndpoint+0x772>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8003c78:	687a      	ldr	r2, [r7, #4]
 8003c7a:	683b      	ldr	r3, [r7, #0]
 8003c7c:	781b      	ldrb	r3, [r3, #0]
 8003c7e:	009b      	lsls	r3, r3, #2
 8003c80:	4413      	add	r3, r2
 8003c82:	881b      	ldrh	r3, [r3, #0]
 8003c84:	b29b      	uxth	r3, r3
 8003c86:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003c8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c8e:	83fb      	strh	r3, [r7, #30]
 8003c90:	8bfb      	ldrh	r3, [r7, #30]
 8003c92:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8003c96:	83fb      	strh	r3, [r7, #30]
 8003c98:	687a      	ldr	r2, [r7, #4]
 8003c9a:	683b      	ldr	r3, [r7, #0]
 8003c9c:	781b      	ldrb	r3, [r3, #0]
 8003c9e:	009b      	lsls	r3, r3, #2
 8003ca0:	441a      	add	r2, r3
 8003ca2:	8bfb      	ldrh	r3, [r7, #30]
 8003ca4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003ca8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003cac:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003cb0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003cb4:	b29b      	uxth	r3, r3
 8003cb6:	8013      	strh	r3, [r2, #0]
 8003cb8:	e1c9      	b.n	800404e <USB_ActivateEndpoint+0x772>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8003cba:	683b      	ldr	r3, [r7, #0]
 8003cbc:	78db      	ldrb	r3, [r3, #3]
 8003cbe:	2b02      	cmp	r3, #2
 8003cc0:	d11e      	bne.n	8003d00 <USB_ActivateEndpoint+0x424>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8003cc2:	687a      	ldr	r2, [r7, #4]
 8003cc4:	683b      	ldr	r3, [r7, #0]
 8003cc6:	781b      	ldrb	r3, [r3, #0]
 8003cc8:	009b      	lsls	r3, r3, #2
 8003cca:	4413      	add	r3, r2
 8003ccc:	881b      	ldrh	r3, [r3, #0]
 8003cce:	b29b      	uxth	r3, r3
 8003cd0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003cd4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003cd8:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 8003cdc:	687a      	ldr	r2, [r7, #4]
 8003cde:	683b      	ldr	r3, [r7, #0]
 8003ce0:	781b      	ldrb	r3, [r3, #0]
 8003ce2:	009b      	lsls	r3, r3, #2
 8003ce4:	441a      	add	r2, r3
 8003ce6:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8003cea:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003cee:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003cf2:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8003cf6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003cfa:	b29b      	uxth	r3, r3
 8003cfc:	8013      	strh	r3, [r2, #0]
 8003cfe:	e01d      	b.n	8003d3c <USB_ActivateEndpoint+0x460>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8003d00:	687a      	ldr	r2, [r7, #4]
 8003d02:	683b      	ldr	r3, [r7, #0]
 8003d04:	781b      	ldrb	r3, [r3, #0]
 8003d06:	009b      	lsls	r3, r3, #2
 8003d08:	4413      	add	r3, r2
 8003d0a:	881b      	ldrh	r3, [r3, #0]
 8003d0c:	b29b      	uxth	r3, r3
 8003d0e:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 8003d12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d16:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
 8003d1a:	687a      	ldr	r2, [r7, #4]
 8003d1c:	683b      	ldr	r3, [r7, #0]
 8003d1e:	781b      	ldrb	r3, [r3, #0]
 8003d20:	009b      	lsls	r3, r3, #2
 8003d22:	441a      	add	r2, r3
 8003d24:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8003d28:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003d2c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003d30:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003d34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003d38:	b29b      	uxth	r3, r3
 8003d3a:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003d46:	b29b      	uxth	r3, r3
 8003d48:	461a      	mov	r2, r3
 8003d4a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003d4c:	4413      	add	r3, r2
 8003d4e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003d50:	683b      	ldr	r3, [r7, #0]
 8003d52:	781b      	ldrb	r3, [r3, #0]
 8003d54:	011a      	lsls	r2, r3, #4
 8003d56:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003d58:	4413      	add	r3, r2
 8003d5a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003d5e:	65bb      	str	r3, [r7, #88]	; 0x58
 8003d60:	683b      	ldr	r3, [r7, #0]
 8003d62:	891b      	ldrh	r3, [r3, #8]
 8003d64:	085b      	lsrs	r3, r3, #1
 8003d66:	b29b      	uxth	r3, r3
 8003d68:	005b      	lsls	r3, r3, #1
 8003d6a:	b29a      	uxth	r2, r3
 8003d6c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003d6e:	801a      	strh	r2, [r3, #0]
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	657b      	str	r3, [r7, #84]	; 0x54
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003d7a:	b29b      	uxth	r3, r3
 8003d7c:	461a      	mov	r2, r3
 8003d7e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003d80:	4413      	add	r3, r2
 8003d82:	657b      	str	r3, [r7, #84]	; 0x54
 8003d84:	683b      	ldr	r3, [r7, #0]
 8003d86:	781b      	ldrb	r3, [r3, #0]
 8003d88:	011a      	lsls	r2, r3, #4
 8003d8a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003d8c:	4413      	add	r3, r2
 8003d8e:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8003d92:	653b      	str	r3, [r7, #80]	; 0x50
 8003d94:	683b      	ldr	r3, [r7, #0]
 8003d96:	895b      	ldrh	r3, [r3, #10]
 8003d98:	085b      	lsrs	r3, r3, #1
 8003d9a:	b29b      	uxth	r3, r3
 8003d9c:	005b      	lsls	r3, r3, #1
 8003d9e:	b29a      	uxth	r2, r3
 8003da0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003da2:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	785b      	ldrb	r3, [r3, #1]
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	f040 8093 	bne.w	8003ed4 <USB_ActivateEndpoint+0x5f8>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003dae:	687a      	ldr	r2, [r7, #4]
 8003db0:	683b      	ldr	r3, [r7, #0]
 8003db2:	781b      	ldrb	r3, [r3, #0]
 8003db4:	009b      	lsls	r3, r3, #2
 8003db6:	4413      	add	r3, r2
 8003db8:	881b      	ldrh	r3, [r3, #0]
 8003dba:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8003dbe:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8003dc2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d01b      	beq.n	8003e02 <USB_ActivateEndpoint+0x526>
 8003dca:	687a      	ldr	r2, [r7, #4]
 8003dcc:	683b      	ldr	r3, [r7, #0]
 8003dce:	781b      	ldrb	r3, [r3, #0]
 8003dd0:	009b      	lsls	r3, r3, #2
 8003dd2:	4413      	add	r3, r2
 8003dd4:	881b      	ldrh	r3, [r3, #0]
 8003dd6:	b29b      	uxth	r3, r3
 8003dd8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003ddc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003de0:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8003de2:	687a      	ldr	r2, [r7, #4]
 8003de4:	683b      	ldr	r3, [r7, #0]
 8003de6:	781b      	ldrb	r3, [r3, #0]
 8003de8:	009b      	lsls	r3, r3, #2
 8003dea:	441a      	add	r2, r3
 8003dec:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8003dee:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003df2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003df6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003dfa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003dfe:	b29b      	uxth	r3, r3
 8003e00:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003e02:	687a      	ldr	r2, [r7, #4]
 8003e04:	683b      	ldr	r3, [r7, #0]
 8003e06:	781b      	ldrb	r3, [r3, #0]
 8003e08:	009b      	lsls	r3, r3, #2
 8003e0a:	4413      	add	r3, r2
 8003e0c:	881b      	ldrh	r3, [r3, #0]
 8003e0e:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8003e10:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8003e12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d01b      	beq.n	8003e52 <USB_ActivateEndpoint+0x576>
 8003e1a:	687a      	ldr	r2, [r7, #4]
 8003e1c:	683b      	ldr	r3, [r7, #0]
 8003e1e:	781b      	ldrb	r3, [r3, #0]
 8003e20:	009b      	lsls	r3, r3, #2
 8003e22:	4413      	add	r3, r2
 8003e24:	881b      	ldrh	r3, [r3, #0]
 8003e26:	b29b      	uxth	r3, r3
 8003e28:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003e2c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e30:	877b      	strh	r3, [r7, #58]	; 0x3a
 8003e32:	687a      	ldr	r2, [r7, #4]
 8003e34:	683b      	ldr	r3, [r7, #0]
 8003e36:	781b      	ldrb	r3, [r3, #0]
 8003e38:	009b      	lsls	r3, r3, #2
 8003e3a:	441a      	add	r2, r3
 8003e3c:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8003e3e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003e42:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003e46:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003e4a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003e4e:	b29b      	uxth	r3, r3
 8003e50:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8003e52:	687a      	ldr	r2, [r7, #4]
 8003e54:	683b      	ldr	r3, [r7, #0]
 8003e56:	781b      	ldrb	r3, [r3, #0]
 8003e58:	009b      	lsls	r3, r3, #2
 8003e5a:	4413      	add	r3, r2
 8003e5c:	881b      	ldrh	r3, [r3, #0]
 8003e5e:	b29b      	uxth	r3, r3
 8003e60:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003e64:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e68:	873b      	strh	r3, [r7, #56]	; 0x38
 8003e6a:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8003e6c:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8003e70:	873b      	strh	r3, [r7, #56]	; 0x38
 8003e72:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8003e74:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8003e78:	873b      	strh	r3, [r7, #56]	; 0x38
 8003e7a:	687a      	ldr	r2, [r7, #4]
 8003e7c:	683b      	ldr	r3, [r7, #0]
 8003e7e:	781b      	ldrb	r3, [r3, #0]
 8003e80:	009b      	lsls	r3, r3, #2
 8003e82:	441a      	add	r2, r3
 8003e84:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8003e86:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003e8a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003e8e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003e92:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003e96:	b29b      	uxth	r3, r3
 8003e98:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8003e9a:	687a      	ldr	r2, [r7, #4]
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	781b      	ldrb	r3, [r3, #0]
 8003ea0:	009b      	lsls	r3, r3, #2
 8003ea2:	4413      	add	r3, r2
 8003ea4:	881b      	ldrh	r3, [r3, #0]
 8003ea6:	b29b      	uxth	r3, r3
 8003ea8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003eac:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003eb0:	86fb      	strh	r3, [r7, #54]	; 0x36
 8003eb2:	687a      	ldr	r2, [r7, #4]
 8003eb4:	683b      	ldr	r3, [r7, #0]
 8003eb6:	781b      	ldrb	r3, [r3, #0]
 8003eb8:	009b      	lsls	r3, r3, #2
 8003eba:	441a      	add	r2, r3
 8003ebc:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8003ebe:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003ec2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003ec6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003eca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003ece:	b29b      	uxth	r3, r3
 8003ed0:	8013      	strh	r3, [r2, #0]
 8003ed2:	e0bc      	b.n	800404e <USB_ActivateEndpoint+0x772>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003ed4:	687a      	ldr	r2, [r7, #4]
 8003ed6:	683b      	ldr	r3, [r7, #0]
 8003ed8:	781b      	ldrb	r3, [r3, #0]
 8003eda:	009b      	lsls	r3, r3, #2
 8003edc:	4413      	add	r3, r2
 8003ede:	881b      	ldrh	r3, [r3, #0]
 8003ee0:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 8003ee4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8003ee8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d01d      	beq.n	8003f2c <USB_ActivateEndpoint+0x650>
 8003ef0:	687a      	ldr	r2, [r7, #4]
 8003ef2:	683b      	ldr	r3, [r7, #0]
 8003ef4:	781b      	ldrb	r3, [r3, #0]
 8003ef6:	009b      	lsls	r3, r3, #2
 8003ef8:	4413      	add	r3, r2
 8003efa:	881b      	ldrh	r3, [r3, #0]
 8003efc:	b29b      	uxth	r3, r3
 8003efe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003f02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f06:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 8003f0a:	687a      	ldr	r2, [r7, #4]
 8003f0c:	683b      	ldr	r3, [r7, #0]
 8003f0e:	781b      	ldrb	r3, [r3, #0]
 8003f10:	009b      	lsls	r3, r3, #2
 8003f12:	441a      	add	r2, r3
 8003f14:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8003f18:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003f1c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003f20:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003f24:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003f28:	b29b      	uxth	r3, r3
 8003f2a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003f2c:	687a      	ldr	r2, [r7, #4]
 8003f2e:	683b      	ldr	r3, [r7, #0]
 8003f30:	781b      	ldrb	r3, [r3, #0]
 8003f32:	009b      	lsls	r3, r3, #2
 8003f34:	4413      	add	r3, r2
 8003f36:	881b      	ldrh	r3, [r3, #0]
 8003f38:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8003f3c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8003f40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d01d      	beq.n	8003f84 <USB_ActivateEndpoint+0x6a8>
 8003f48:	687a      	ldr	r2, [r7, #4]
 8003f4a:	683b      	ldr	r3, [r7, #0]
 8003f4c:	781b      	ldrb	r3, [r3, #0]
 8003f4e:	009b      	lsls	r3, r3, #2
 8003f50:	4413      	add	r3, r2
 8003f52:	881b      	ldrh	r3, [r3, #0]
 8003f54:	b29b      	uxth	r3, r3
 8003f56:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003f5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f5e:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8003f62:	687a      	ldr	r2, [r7, #4]
 8003f64:	683b      	ldr	r3, [r7, #0]
 8003f66:	781b      	ldrb	r3, [r3, #0]
 8003f68:	009b      	lsls	r3, r3, #2
 8003f6a:	441a      	add	r2, r3
 8003f6c:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8003f70:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003f74:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003f78:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003f7c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003f80:	b29b      	uxth	r3, r3
 8003f82:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	78db      	ldrb	r3, [r3, #3]
 8003f88:	2b01      	cmp	r3, #1
 8003f8a:	d024      	beq.n	8003fd6 <USB_ActivateEndpoint+0x6fa>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8003f8c:	687a      	ldr	r2, [r7, #4]
 8003f8e:	683b      	ldr	r3, [r7, #0]
 8003f90:	781b      	ldrb	r3, [r3, #0]
 8003f92:	009b      	lsls	r3, r3, #2
 8003f94:	4413      	add	r3, r2
 8003f96:	881b      	ldrh	r3, [r3, #0]
 8003f98:	b29b      	uxth	r3, r3
 8003f9a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003f9e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003fa2:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8003fa6:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8003faa:	f083 0320 	eor.w	r3, r3, #32
 8003fae:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8003fb2:	687a      	ldr	r2, [r7, #4]
 8003fb4:	683b      	ldr	r3, [r7, #0]
 8003fb6:	781b      	ldrb	r3, [r3, #0]
 8003fb8:	009b      	lsls	r3, r3, #2
 8003fba:	441a      	add	r2, r3
 8003fbc:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8003fc0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003fc4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003fc8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003fcc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003fd0:	b29b      	uxth	r3, r3
 8003fd2:	8013      	strh	r3, [r2, #0]
 8003fd4:	e01d      	b.n	8004012 <USB_ActivateEndpoint+0x736>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8003fd6:	687a      	ldr	r2, [r7, #4]
 8003fd8:	683b      	ldr	r3, [r7, #0]
 8003fda:	781b      	ldrb	r3, [r3, #0]
 8003fdc:	009b      	lsls	r3, r3, #2
 8003fde:	4413      	add	r3, r2
 8003fe0:	881b      	ldrh	r3, [r3, #0]
 8003fe2:	b29b      	uxth	r3, r3
 8003fe4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003fe8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003fec:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 8003ff0:	687a      	ldr	r2, [r7, #4]
 8003ff2:	683b      	ldr	r3, [r7, #0]
 8003ff4:	781b      	ldrb	r3, [r3, #0]
 8003ff6:	009b      	lsls	r3, r3, #2
 8003ff8:	441a      	add	r2, r3
 8003ffa:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8003ffe:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004002:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004006:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800400a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800400e:	b29b      	uxth	r3, r3
 8004010:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8004012:	687a      	ldr	r2, [r7, #4]
 8004014:	683b      	ldr	r3, [r7, #0]
 8004016:	781b      	ldrb	r3, [r3, #0]
 8004018:	009b      	lsls	r3, r3, #2
 800401a:	4413      	add	r3, r2
 800401c:	881b      	ldrh	r3, [r3, #0]
 800401e:	b29b      	uxth	r3, r3
 8004020:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004024:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004028:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 800402c:	687a      	ldr	r2, [r7, #4]
 800402e:	683b      	ldr	r3, [r7, #0]
 8004030:	781b      	ldrb	r3, [r3, #0]
 8004032:	009b      	lsls	r3, r3, #2
 8004034:	441a      	add	r2, r3
 8004036:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800403a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800403e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004042:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004046:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800404a:	b29b      	uxth	r3, r3
 800404c:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800404e:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
}
 8004052:	4618      	mov	r0, r3
 8004054:	3774      	adds	r7, #116	; 0x74
 8004056:	46bd      	mov	sp, r7
 8004058:	bc80      	pop	{r7}
 800405a:	4770      	bx	lr

0800405c <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800405c:	b480      	push	{r7}
 800405e:	b08d      	sub	sp, #52	; 0x34
 8004060:	af00      	add	r7, sp, #0
 8004062:	6078      	str	r0, [r7, #4]
 8004064:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8004066:	683b      	ldr	r3, [r7, #0]
 8004068:	7b1b      	ldrb	r3, [r3, #12]
 800406a:	2b00      	cmp	r3, #0
 800406c:	f040 808e 	bne.w	800418c <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	785b      	ldrb	r3, [r3, #1]
 8004074:	2b00      	cmp	r3, #0
 8004076:	d044      	beq.n	8004102 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004078:	687a      	ldr	r2, [r7, #4]
 800407a:	683b      	ldr	r3, [r7, #0]
 800407c:	781b      	ldrb	r3, [r3, #0]
 800407e:	009b      	lsls	r3, r3, #2
 8004080:	4413      	add	r3, r2
 8004082:	881b      	ldrh	r3, [r3, #0]
 8004084:	81bb      	strh	r3, [r7, #12]
 8004086:	89bb      	ldrh	r3, [r7, #12]
 8004088:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800408c:	2b00      	cmp	r3, #0
 800408e:	d01b      	beq.n	80040c8 <USB_DeactivateEndpoint+0x6c>
 8004090:	687a      	ldr	r2, [r7, #4]
 8004092:	683b      	ldr	r3, [r7, #0]
 8004094:	781b      	ldrb	r3, [r3, #0]
 8004096:	009b      	lsls	r3, r3, #2
 8004098:	4413      	add	r3, r2
 800409a:	881b      	ldrh	r3, [r3, #0]
 800409c:	b29b      	uxth	r3, r3
 800409e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80040a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80040a6:	817b      	strh	r3, [r7, #10]
 80040a8:	687a      	ldr	r2, [r7, #4]
 80040aa:	683b      	ldr	r3, [r7, #0]
 80040ac:	781b      	ldrb	r3, [r3, #0]
 80040ae:	009b      	lsls	r3, r3, #2
 80040b0:	441a      	add	r2, r3
 80040b2:	897b      	ldrh	r3, [r7, #10]
 80040b4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80040b8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80040bc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80040c0:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80040c4:	b29b      	uxth	r3, r3
 80040c6:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80040c8:	687a      	ldr	r2, [r7, #4]
 80040ca:	683b      	ldr	r3, [r7, #0]
 80040cc:	781b      	ldrb	r3, [r3, #0]
 80040ce:	009b      	lsls	r3, r3, #2
 80040d0:	4413      	add	r3, r2
 80040d2:	881b      	ldrh	r3, [r3, #0]
 80040d4:	b29b      	uxth	r3, r3
 80040d6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80040da:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80040de:	813b      	strh	r3, [r7, #8]
 80040e0:	687a      	ldr	r2, [r7, #4]
 80040e2:	683b      	ldr	r3, [r7, #0]
 80040e4:	781b      	ldrb	r3, [r3, #0]
 80040e6:	009b      	lsls	r3, r3, #2
 80040e8:	441a      	add	r2, r3
 80040ea:	893b      	ldrh	r3, [r7, #8]
 80040ec:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80040f0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80040f4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80040f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80040fc:	b29b      	uxth	r3, r3
 80040fe:	8013      	strh	r3, [r2, #0]
 8004100:	e192      	b.n	8004428 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004102:	687a      	ldr	r2, [r7, #4]
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	781b      	ldrb	r3, [r3, #0]
 8004108:	009b      	lsls	r3, r3, #2
 800410a:	4413      	add	r3, r2
 800410c:	881b      	ldrh	r3, [r3, #0]
 800410e:	827b      	strh	r3, [r7, #18]
 8004110:	8a7b      	ldrh	r3, [r7, #18]
 8004112:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004116:	2b00      	cmp	r3, #0
 8004118:	d01b      	beq.n	8004152 <USB_DeactivateEndpoint+0xf6>
 800411a:	687a      	ldr	r2, [r7, #4]
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	781b      	ldrb	r3, [r3, #0]
 8004120:	009b      	lsls	r3, r3, #2
 8004122:	4413      	add	r3, r2
 8004124:	881b      	ldrh	r3, [r3, #0]
 8004126:	b29b      	uxth	r3, r3
 8004128:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800412c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004130:	823b      	strh	r3, [r7, #16]
 8004132:	687a      	ldr	r2, [r7, #4]
 8004134:	683b      	ldr	r3, [r7, #0]
 8004136:	781b      	ldrb	r3, [r3, #0]
 8004138:	009b      	lsls	r3, r3, #2
 800413a:	441a      	add	r2, r3
 800413c:	8a3b      	ldrh	r3, [r7, #16]
 800413e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004142:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004146:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800414a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800414e:	b29b      	uxth	r3, r3
 8004150:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8004152:	687a      	ldr	r2, [r7, #4]
 8004154:	683b      	ldr	r3, [r7, #0]
 8004156:	781b      	ldrb	r3, [r3, #0]
 8004158:	009b      	lsls	r3, r3, #2
 800415a:	4413      	add	r3, r2
 800415c:	881b      	ldrh	r3, [r3, #0]
 800415e:	b29b      	uxth	r3, r3
 8004160:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004164:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004168:	81fb      	strh	r3, [r7, #14]
 800416a:	687a      	ldr	r2, [r7, #4]
 800416c:	683b      	ldr	r3, [r7, #0]
 800416e:	781b      	ldrb	r3, [r3, #0]
 8004170:	009b      	lsls	r3, r3, #2
 8004172:	441a      	add	r2, r3
 8004174:	89fb      	ldrh	r3, [r7, #14]
 8004176:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800417a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800417e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004182:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004186:	b29b      	uxth	r3, r3
 8004188:	8013      	strh	r3, [r2, #0]
 800418a:	e14d      	b.n	8004428 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800418c:	683b      	ldr	r3, [r7, #0]
 800418e:	785b      	ldrb	r3, [r3, #1]
 8004190:	2b00      	cmp	r3, #0
 8004192:	f040 80a5 	bne.w	80042e0 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004196:	687a      	ldr	r2, [r7, #4]
 8004198:	683b      	ldr	r3, [r7, #0]
 800419a:	781b      	ldrb	r3, [r3, #0]
 800419c:	009b      	lsls	r3, r3, #2
 800419e:	4413      	add	r3, r2
 80041a0:	881b      	ldrh	r3, [r3, #0]
 80041a2:	843b      	strh	r3, [r7, #32]
 80041a4:	8c3b      	ldrh	r3, [r7, #32]
 80041a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d01b      	beq.n	80041e6 <USB_DeactivateEndpoint+0x18a>
 80041ae:	687a      	ldr	r2, [r7, #4]
 80041b0:	683b      	ldr	r3, [r7, #0]
 80041b2:	781b      	ldrb	r3, [r3, #0]
 80041b4:	009b      	lsls	r3, r3, #2
 80041b6:	4413      	add	r3, r2
 80041b8:	881b      	ldrh	r3, [r3, #0]
 80041ba:	b29b      	uxth	r3, r3
 80041bc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80041c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80041c4:	83fb      	strh	r3, [r7, #30]
 80041c6:	687a      	ldr	r2, [r7, #4]
 80041c8:	683b      	ldr	r3, [r7, #0]
 80041ca:	781b      	ldrb	r3, [r3, #0]
 80041cc:	009b      	lsls	r3, r3, #2
 80041ce:	441a      	add	r2, r3
 80041d0:	8bfb      	ldrh	r3, [r7, #30]
 80041d2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80041d6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80041da:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80041de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80041e2:	b29b      	uxth	r3, r3
 80041e4:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80041e6:	687a      	ldr	r2, [r7, #4]
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	781b      	ldrb	r3, [r3, #0]
 80041ec:	009b      	lsls	r3, r3, #2
 80041ee:	4413      	add	r3, r2
 80041f0:	881b      	ldrh	r3, [r3, #0]
 80041f2:	83bb      	strh	r3, [r7, #28]
 80041f4:	8bbb      	ldrh	r3, [r7, #28]
 80041f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d01b      	beq.n	8004236 <USB_DeactivateEndpoint+0x1da>
 80041fe:	687a      	ldr	r2, [r7, #4]
 8004200:	683b      	ldr	r3, [r7, #0]
 8004202:	781b      	ldrb	r3, [r3, #0]
 8004204:	009b      	lsls	r3, r3, #2
 8004206:	4413      	add	r3, r2
 8004208:	881b      	ldrh	r3, [r3, #0]
 800420a:	b29b      	uxth	r3, r3
 800420c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004210:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004214:	837b      	strh	r3, [r7, #26]
 8004216:	687a      	ldr	r2, [r7, #4]
 8004218:	683b      	ldr	r3, [r7, #0]
 800421a:	781b      	ldrb	r3, [r3, #0]
 800421c:	009b      	lsls	r3, r3, #2
 800421e:	441a      	add	r2, r3
 8004220:	8b7b      	ldrh	r3, [r7, #26]
 8004222:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004226:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800422a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800422e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8004232:	b29b      	uxth	r3, r3
 8004234:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8004236:	687a      	ldr	r2, [r7, #4]
 8004238:	683b      	ldr	r3, [r7, #0]
 800423a:	781b      	ldrb	r3, [r3, #0]
 800423c:	009b      	lsls	r3, r3, #2
 800423e:	4413      	add	r3, r2
 8004240:	881b      	ldrh	r3, [r3, #0]
 8004242:	b29b      	uxth	r3, r3
 8004244:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004248:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800424c:	833b      	strh	r3, [r7, #24]
 800424e:	687a      	ldr	r2, [r7, #4]
 8004250:	683b      	ldr	r3, [r7, #0]
 8004252:	781b      	ldrb	r3, [r3, #0]
 8004254:	009b      	lsls	r3, r3, #2
 8004256:	441a      	add	r2, r3
 8004258:	8b3b      	ldrh	r3, [r7, #24]
 800425a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800425e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004262:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004266:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800426a:	b29b      	uxth	r3, r3
 800426c:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800426e:	687a      	ldr	r2, [r7, #4]
 8004270:	683b      	ldr	r3, [r7, #0]
 8004272:	781b      	ldrb	r3, [r3, #0]
 8004274:	009b      	lsls	r3, r3, #2
 8004276:	4413      	add	r3, r2
 8004278:	881b      	ldrh	r3, [r3, #0]
 800427a:	b29b      	uxth	r3, r3
 800427c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004280:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004284:	82fb      	strh	r3, [r7, #22]
 8004286:	687a      	ldr	r2, [r7, #4]
 8004288:	683b      	ldr	r3, [r7, #0]
 800428a:	781b      	ldrb	r3, [r3, #0]
 800428c:	009b      	lsls	r3, r3, #2
 800428e:	441a      	add	r2, r3
 8004290:	8afb      	ldrh	r3, [r7, #22]
 8004292:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004296:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800429a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800429e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80042a2:	b29b      	uxth	r3, r3
 80042a4:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80042a6:	687a      	ldr	r2, [r7, #4]
 80042a8:	683b      	ldr	r3, [r7, #0]
 80042aa:	781b      	ldrb	r3, [r3, #0]
 80042ac:	009b      	lsls	r3, r3, #2
 80042ae:	4413      	add	r3, r2
 80042b0:	881b      	ldrh	r3, [r3, #0]
 80042b2:	b29b      	uxth	r3, r3
 80042b4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80042b8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80042bc:	82bb      	strh	r3, [r7, #20]
 80042be:	687a      	ldr	r2, [r7, #4]
 80042c0:	683b      	ldr	r3, [r7, #0]
 80042c2:	781b      	ldrb	r3, [r3, #0]
 80042c4:	009b      	lsls	r3, r3, #2
 80042c6:	441a      	add	r2, r3
 80042c8:	8abb      	ldrh	r3, [r7, #20]
 80042ca:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80042ce:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80042d2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80042d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80042da:	b29b      	uxth	r3, r3
 80042dc:	8013      	strh	r3, [r2, #0]
 80042de:	e0a3      	b.n	8004428 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80042e0:	687a      	ldr	r2, [r7, #4]
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	781b      	ldrb	r3, [r3, #0]
 80042e6:	009b      	lsls	r3, r3, #2
 80042e8:	4413      	add	r3, r2
 80042ea:	881b      	ldrh	r3, [r3, #0]
 80042ec:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80042ee:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80042f0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d01b      	beq.n	8004330 <USB_DeactivateEndpoint+0x2d4>
 80042f8:	687a      	ldr	r2, [r7, #4]
 80042fa:	683b      	ldr	r3, [r7, #0]
 80042fc:	781b      	ldrb	r3, [r3, #0]
 80042fe:	009b      	lsls	r3, r3, #2
 8004300:	4413      	add	r3, r2
 8004302:	881b      	ldrh	r3, [r3, #0]
 8004304:	b29b      	uxth	r3, r3
 8004306:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800430a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800430e:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8004310:	687a      	ldr	r2, [r7, #4]
 8004312:	683b      	ldr	r3, [r7, #0]
 8004314:	781b      	ldrb	r3, [r3, #0]
 8004316:	009b      	lsls	r3, r3, #2
 8004318:	441a      	add	r2, r3
 800431a:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800431c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004320:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004324:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004328:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800432c:	b29b      	uxth	r3, r3
 800432e:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004330:	687a      	ldr	r2, [r7, #4]
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	781b      	ldrb	r3, [r3, #0]
 8004336:	009b      	lsls	r3, r3, #2
 8004338:	4413      	add	r3, r2
 800433a:	881b      	ldrh	r3, [r3, #0]
 800433c:	857b      	strh	r3, [r7, #42]	; 0x2a
 800433e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8004340:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004344:	2b00      	cmp	r3, #0
 8004346:	d01b      	beq.n	8004380 <USB_DeactivateEndpoint+0x324>
 8004348:	687a      	ldr	r2, [r7, #4]
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	781b      	ldrb	r3, [r3, #0]
 800434e:	009b      	lsls	r3, r3, #2
 8004350:	4413      	add	r3, r2
 8004352:	881b      	ldrh	r3, [r3, #0]
 8004354:	b29b      	uxth	r3, r3
 8004356:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800435a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800435e:	853b      	strh	r3, [r7, #40]	; 0x28
 8004360:	687a      	ldr	r2, [r7, #4]
 8004362:	683b      	ldr	r3, [r7, #0]
 8004364:	781b      	ldrb	r3, [r3, #0]
 8004366:	009b      	lsls	r3, r3, #2
 8004368:	441a      	add	r2, r3
 800436a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800436c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004370:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004374:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004378:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800437c:	b29b      	uxth	r3, r3
 800437e:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8004380:	687a      	ldr	r2, [r7, #4]
 8004382:	683b      	ldr	r3, [r7, #0]
 8004384:	781b      	ldrb	r3, [r3, #0]
 8004386:	009b      	lsls	r3, r3, #2
 8004388:	4413      	add	r3, r2
 800438a:	881b      	ldrh	r3, [r3, #0]
 800438c:	b29b      	uxth	r3, r3
 800438e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004392:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004396:	84fb      	strh	r3, [r7, #38]	; 0x26
 8004398:	687a      	ldr	r2, [r7, #4]
 800439a:	683b      	ldr	r3, [r7, #0]
 800439c:	781b      	ldrb	r3, [r3, #0]
 800439e:	009b      	lsls	r3, r3, #2
 80043a0:	441a      	add	r2, r3
 80043a2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80043a4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80043a8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80043ac:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80043b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80043b4:	b29b      	uxth	r3, r3
 80043b6:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80043b8:	687a      	ldr	r2, [r7, #4]
 80043ba:	683b      	ldr	r3, [r7, #0]
 80043bc:	781b      	ldrb	r3, [r3, #0]
 80043be:	009b      	lsls	r3, r3, #2
 80043c0:	4413      	add	r3, r2
 80043c2:	881b      	ldrh	r3, [r3, #0]
 80043c4:	b29b      	uxth	r3, r3
 80043c6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80043ca:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80043ce:	84bb      	strh	r3, [r7, #36]	; 0x24
 80043d0:	687a      	ldr	r2, [r7, #4]
 80043d2:	683b      	ldr	r3, [r7, #0]
 80043d4:	781b      	ldrb	r3, [r3, #0]
 80043d6:	009b      	lsls	r3, r3, #2
 80043d8:	441a      	add	r2, r3
 80043da:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80043dc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80043e0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80043e4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80043e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80043ec:	b29b      	uxth	r3, r3
 80043ee:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80043f0:	687a      	ldr	r2, [r7, #4]
 80043f2:	683b      	ldr	r3, [r7, #0]
 80043f4:	781b      	ldrb	r3, [r3, #0]
 80043f6:	009b      	lsls	r3, r3, #2
 80043f8:	4413      	add	r3, r2
 80043fa:	881b      	ldrh	r3, [r3, #0]
 80043fc:	b29b      	uxth	r3, r3
 80043fe:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004402:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004406:	847b      	strh	r3, [r7, #34]	; 0x22
 8004408:	687a      	ldr	r2, [r7, #4]
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	781b      	ldrb	r3, [r3, #0]
 800440e:	009b      	lsls	r3, r3, #2
 8004410:	441a      	add	r2, r3
 8004412:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8004414:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004418:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800441c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004420:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004424:	b29b      	uxth	r3, r3
 8004426:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8004428:	2300      	movs	r3, #0
}
 800442a:	4618      	mov	r0, r3
 800442c:	3734      	adds	r7, #52	; 0x34
 800442e:	46bd      	mov	sp, r7
 8004430:	bc80      	pop	{r7}
 8004432:	4770      	bx	lr

08004434 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004434:	b580      	push	{r7, lr}
 8004436:	b0c2      	sub	sp, #264	; 0x108
 8004438:	af00      	add	r7, sp, #0
 800443a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800443e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8004442:	6018      	str	r0, [r3, #0]
 8004444:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004448:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800444c:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800444e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004452:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	785b      	ldrb	r3, [r3, #1]
 800445a:	2b01      	cmp	r3, #1
 800445c:	f040 86b7 	bne.w	80051ce <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8004460:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004464:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	699a      	ldr	r2, [r3, #24]
 800446c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004470:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	691b      	ldr	r3, [r3, #16]
 8004478:	429a      	cmp	r2, r3
 800447a:	d908      	bls.n	800448e <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 800447c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004480:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	691b      	ldr	r3, [r3, #16]
 8004488:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800448c:	e007      	b.n	800449e <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 800448e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004492:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	699b      	ldr	r3, [r3, #24]
 800449a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800449e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80044a2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	7b1b      	ldrb	r3, [r3, #12]
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d13a      	bne.n	8004524 <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 80044ae:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80044b2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	6959      	ldr	r1, [r3, #20]
 80044ba:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80044be:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	88da      	ldrh	r2, [r3, #6]
 80044c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80044ca:	b29b      	uxth	r3, r3
 80044cc:	f507 7084 	add.w	r0, r7, #264	; 0x108
 80044d0:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 80044d4:	6800      	ldr	r0, [r0, #0]
 80044d6:	f001 fc9c 	bl	8005e12 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80044da:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80044de:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	613b      	str	r3, [r7, #16]
 80044e6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80044ea:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80044f4:	b29b      	uxth	r3, r3
 80044f6:	461a      	mov	r2, r3
 80044f8:	693b      	ldr	r3, [r7, #16]
 80044fa:	4413      	add	r3, r2
 80044fc:	613b      	str	r3, [r7, #16]
 80044fe:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004502:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	781b      	ldrb	r3, [r3, #0]
 800450a:	011a      	lsls	r2, r3, #4
 800450c:	693b      	ldr	r3, [r7, #16]
 800450e:	4413      	add	r3, r2
 8004510:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004514:	60fb      	str	r3, [r7, #12]
 8004516:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800451a:	b29a      	uxth	r2, r3
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	801a      	strh	r2, [r3, #0]
 8004520:	f000 be1f 	b.w	8005162 <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8004524:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004528:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	78db      	ldrb	r3, [r3, #3]
 8004530:	2b02      	cmp	r3, #2
 8004532:	f040 8462 	bne.w	8004dfa <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8004536:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800453a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	6a1a      	ldr	r2, [r3, #32]
 8004542:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004546:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	691b      	ldr	r3, [r3, #16]
 800454e:	429a      	cmp	r2, r3
 8004550:	f240 83df 	bls.w	8004d12 <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8004554:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004558:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800455c:	681a      	ldr	r2, [r3, #0]
 800455e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004562:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	781b      	ldrb	r3, [r3, #0]
 800456a:	009b      	lsls	r3, r3, #2
 800456c:	4413      	add	r3, r2
 800456e:	881b      	ldrh	r3, [r3, #0]
 8004570:	b29b      	uxth	r3, r3
 8004572:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004576:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800457a:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 800457e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004582:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8004586:	681a      	ldr	r2, [r3, #0]
 8004588:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800458c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	781b      	ldrb	r3, [r3, #0]
 8004594:	009b      	lsls	r3, r3, #2
 8004596:	441a      	add	r2, r3
 8004598:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800459c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80045a0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80045a4:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 80045a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80045ac:	b29b      	uxth	r3, r3
 80045ae:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 80045b0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80045b4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	6a1a      	ldr	r2, [r3, #32]
 80045bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80045c0:	1ad2      	subs	r2, r2, r3
 80045c2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80045c6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80045ce:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80045d2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80045d6:	681a      	ldr	r2, [r3, #0]
 80045d8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80045dc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	781b      	ldrb	r3, [r3, #0]
 80045e4:	009b      	lsls	r3, r3, #2
 80045e6:	4413      	add	r3, r2
 80045e8:	881b      	ldrh	r3, [r3, #0]
 80045ea:	b29b      	uxth	r3, r3
 80045ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	f000 81c7 	beq.w	8004984 <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80045f6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80045fa:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	633b      	str	r3, [r7, #48]	; 0x30
 8004602:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004606:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	785b      	ldrb	r3, [r3, #1]
 800460e:	2b00      	cmp	r3, #0
 8004610:	d177      	bne.n	8004702 <USB_EPStartXfer+0x2ce>
 8004612:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004616:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	62bb      	str	r3, [r7, #40]	; 0x28
 800461e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004622:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800462c:	b29b      	uxth	r3, r3
 800462e:	461a      	mov	r2, r3
 8004630:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004632:	4413      	add	r3, r2
 8004634:	62bb      	str	r3, [r7, #40]	; 0x28
 8004636:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800463a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	781b      	ldrb	r3, [r3, #0]
 8004642:	011a      	lsls	r2, r3, #4
 8004644:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004646:	4413      	add	r3, r2
 8004648:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800464c:	627b      	str	r3, [r7, #36]	; 0x24
 800464e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004650:	881b      	ldrh	r3, [r3, #0]
 8004652:	b29b      	uxth	r3, r3
 8004654:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004658:	b29a      	uxth	r2, r3
 800465a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800465c:	801a      	strh	r2, [r3, #0]
 800465e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004662:	2b3e      	cmp	r3, #62	; 0x3e
 8004664:	d921      	bls.n	80046aa <USB_EPStartXfer+0x276>
 8004666:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800466a:	095b      	lsrs	r3, r3, #5
 800466c:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8004670:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004674:	f003 031f 	and.w	r3, r3, #31
 8004678:	2b00      	cmp	r3, #0
 800467a:	d104      	bne.n	8004686 <USB_EPStartXfer+0x252>
 800467c:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8004680:	3b01      	subs	r3, #1
 8004682:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8004686:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004688:	881b      	ldrh	r3, [r3, #0]
 800468a:	b29a      	uxth	r2, r3
 800468c:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8004690:	b29b      	uxth	r3, r3
 8004692:	029b      	lsls	r3, r3, #10
 8004694:	b29b      	uxth	r3, r3
 8004696:	4313      	orrs	r3, r2
 8004698:	b29b      	uxth	r3, r3
 800469a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800469e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80046a2:	b29a      	uxth	r2, r3
 80046a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046a6:	801a      	strh	r2, [r3, #0]
 80046a8:	e050      	b.n	800474c <USB_EPStartXfer+0x318>
 80046aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d10a      	bne.n	80046c8 <USB_EPStartXfer+0x294>
 80046b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046b4:	881b      	ldrh	r3, [r3, #0]
 80046b6:	b29b      	uxth	r3, r3
 80046b8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80046bc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80046c0:	b29a      	uxth	r2, r3
 80046c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046c4:	801a      	strh	r2, [r3, #0]
 80046c6:	e041      	b.n	800474c <USB_EPStartXfer+0x318>
 80046c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80046cc:	085b      	lsrs	r3, r3, #1
 80046ce:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80046d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80046d6:	f003 0301 	and.w	r3, r3, #1
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d004      	beq.n	80046e8 <USB_EPStartXfer+0x2b4>
 80046de:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80046e2:	3301      	adds	r3, #1
 80046e4:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80046e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046ea:	881b      	ldrh	r3, [r3, #0]
 80046ec:	b29a      	uxth	r2, r3
 80046ee:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80046f2:	b29b      	uxth	r3, r3
 80046f4:	029b      	lsls	r3, r3, #10
 80046f6:	b29b      	uxth	r3, r3
 80046f8:	4313      	orrs	r3, r2
 80046fa:	b29a      	uxth	r2, r3
 80046fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046fe:	801a      	strh	r2, [r3, #0]
 8004700:	e024      	b.n	800474c <USB_EPStartXfer+0x318>
 8004702:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004706:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	785b      	ldrb	r3, [r3, #1]
 800470e:	2b01      	cmp	r3, #1
 8004710:	d11c      	bne.n	800474c <USB_EPStartXfer+0x318>
 8004712:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004716:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004720:	b29b      	uxth	r3, r3
 8004722:	461a      	mov	r2, r3
 8004724:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004726:	4413      	add	r3, r2
 8004728:	633b      	str	r3, [r7, #48]	; 0x30
 800472a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800472e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	781b      	ldrb	r3, [r3, #0]
 8004736:	011a      	lsls	r2, r3, #4
 8004738:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800473a:	4413      	add	r3, r2
 800473c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004740:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004742:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004746:	b29a      	uxth	r2, r3
 8004748:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800474a:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800474c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004750:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	895b      	ldrh	r3, [r3, #10]
 8004758:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800475c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004760:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	6959      	ldr	r1, [r3, #20]
 8004768:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800476c:	b29b      	uxth	r3, r3
 800476e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8004772:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8004776:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800477a:	6800      	ldr	r0, [r0, #0]
 800477c:	f001 fb49 	bl	8005e12 <USB_WritePMA>
            ep->xfer_buff += len;
 8004780:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004784:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	695a      	ldr	r2, [r3, #20]
 800478c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004790:	441a      	add	r2, r3
 8004792:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004796:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800479e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80047a2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	6a1a      	ldr	r2, [r3, #32]
 80047aa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80047ae:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	691b      	ldr	r3, [r3, #16]
 80047b6:	429a      	cmp	r2, r3
 80047b8:	d90f      	bls.n	80047da <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 80047ba:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80047be:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	6a1a      	ldr	r2, [r3, #32]
 80047c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80047ca:	1ad2      	subs	r2, r2, r3
 80047cc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80047d0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	621a      	str	r2, [r3, #32]
 80047d8:	e00e      	b.n	80047f8 <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 80047da:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80047de:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	6a1b      	ldr	r3, [r3, #32]
 80047e6:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 80047ea:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80047ee:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	2200      	movs	r2, #0
 80047f6:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80047f8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80047fc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	785b      	ldrb	r3, [r3, #1]
 8004804:	2b00      	cmp	r3, #0
 8004806:	d177      	bne.n	80048f8 <USB_EPStartXfer+0x4c4>
 8004808:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800480c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	61bb      	str	r3, [r7, #24]
 8004814:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004818:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004822:	b29b      	uxth	r3, r3
 8004824:	461a      	mov	r2, r3
 8004826:	69bb      	ldr	r3, [r7, #24]
 8004828:	4413      	add	r3, r2
 800482a:	61bb      	str	r3, [r7, #24]
 800482c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004830:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	781b      	ldrb	r3, [r3, #0]
 8004838:	011a      	lsls	r2, r3, #4
 800483a:	69bb      	ldr	r3, [r7, #24]
 800483c:	4413      	add	r3, r2
 800483e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004842:	617b      	str	r3, [r7, #20]
 8004844:	697b      	ldr	r3, [r7, #20]
 8004846:	881b      	ldrh	r3, [r3, #0]
 8004848:	b29b      	uxth	r3, r3
 800484a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800484e:	b29a      	uxth	r2, r3
 8004850:	697b      	ldr	r3, [r7, #20]
 8004852:	801a      	strh	r2, [r3, #0]
 8004854:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004858:	2b3e      	cmp	r3, #62	; 0x3e
 800485a:	d921      	bls.n	80048a0 <USB_EPStartXfer+0x46c>
 800485c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004860:	095b      	lsrs	r3, r3, #5
 8004862:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8004866:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800486a:	f003 031f 	and.w	r3, r3, #31
 800486e:	2b00      	cmp	r3, #0
 8004870:	d104      	bne.n	800487c <USB_EPStartXfer+0x448>
 8004872:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004876:	3b01      	subs	r3, #1
 8004878:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800487c:	697b      	ldr	r3, [r7, #20]
 800487e:	881b      	ldrh	r3, [r3, #0]
 8004880:	b29a      	uxth	r2, r3
 8004882:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004886:	b29b      	uxth	r3, r3
 8004888:	029b      	lsls	r3, r3, #10
 800488a:	b29b      	uxth	r3, r3
 800488c:	4313      	orrs	r3, r2
 800488e:	b29b      	uxth	r3, r3
 8004890:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004894:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004898:	b29a      	uxth	r2, r3
 800489a:	697b      	ldr	r3, [r7, #20]
 800489c:	801a      	strh	r2, [r3, #0]
 800489e:	e056      	b.n	800494e <USB_EPStartXfer+0x51a>
 80048a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d10a      	bne.n	80048be <USB_EPStartXfer+0x48a>
 80048a8:	697b      	ldr	r3, [r7, #20]
 80048aa:	881b      	ldrh	r3, [r3, #0]
 80048ac:	b29b      	uxth	r3, r3
 80048ae:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80048b2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80048b6:	b29a      	uxth	r2, r3
 80048b8:	697b      	ldr	r3, [r7, #20]
 80048ba:	801a      	strh	r2, [r3, #0]
 80048bc:	e047      	b.n	800494e <USB_EPStartXfer+0x51a>
 80048be:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80048c2:	085b      	lsrs	r3, r3, #1
 80048c4:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80048c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80048cc:	f003 0301 	and.w	r3, r3, #1
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d004      	beq.n	80048de <USB_EPStartXfer+0x4aa>
 80048d4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80048d8:	3301      	adds	r3, #1
 80048da:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80048de:	697b      	ldr	r3, [r7, #20]
 80048e0:	881b      	ldrh	r3, [r3, #0]
 80048e2:	b29a      	uxth	r2, r3
 80048e4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80048e8:	b29b      	uxth	r3, r3
 80048ea:	029b      	lsls	r3, r3, #10
 80048ec:	b29b      	uxth	r3, r3
 80048ee:	4313      	orrs	r3, r2
 80048f0:	b29a      	uxth	r2, r3
 80048f2:	697b      	ldr	r3, [r7, #20]
 80048f4:	801a      	strh	r2, [r3, #0]
 80048f6:	e02a      	b.n	800494e <USB_EPStartXfer+0x51a>
 80048f8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80048fc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	785b      	ldrb	r3, [r3, #1]
 8004904:	2b01      	cmp	r3, #1
 8004906:	d122      	bne.n	800494e <USB_EPStartXfer+0x51a>
 8004908:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800490c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	623b      	str	r3, [r7, #32]
 8004914:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004918:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004922:	b29b      	uxth	r3, r3
 8004924:	461a      	mov	r2, r3
 8004926:	6a3b      	ldr	r3, [r7, #32]
 8004928:	4413      	add	r3, r2
 800492a:	623b      	str	r3, [r7, #32]
 800492c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004930:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	781b      	ldrb	r3, [r3, #0]
 8004938:	011a      	lsls	r2, r3, #4
 800493a:	6a3b      	ldr	r3, [r7, #32]
 800493c:	4413      	add	r3, r2
 800493e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004942:	61fb      	str	r3, [r7, #28]
 8004944:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004948:	b29a      	uxth	r2, r3
 800494a:	69fb      	ldr	r3, [r7, #28]
 800494c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800494e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004952:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	891b      	ldrh	r3, [r3, #8]
 800495a:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800495e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004962:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	6959      	ldr	r1, [r3, #20]
 800496a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800496e:	b29b      	uxth	r3, r3
 8004970:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8004974:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8004978:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800497c:	6800      	ldr	r0, [r0, #0]
 800497e:	f001 fa48 	bl	8005e12 <USB_WritePMA>
 8004982:	e3ee      	b.n	8005162 <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8004984:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004988:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	785b      	ldrb	r3, [r3, #1]
 8004990:	2b00      	cmp	r3, #0
 8004992:	d177      	bne.n	8004a84 <USB_EPStartXfer+0x650>
 8004994:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004998:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	64bb      	str	r3, [r7, #72]	; 0x48
 80049a0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80049a4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80049ae:	b29b      	uxth	r3, r3
 80049b0:	461a      	mov	r2, r3
 80049b2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80049b4:	4413      	add	r3, r2
 80049b6:	64bb      	str	r3, [r7, #72]	; 0x48
 80049b8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80049bc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	781b      	ldrb	r3, [r3, #0]
 80049c4:	011a      	lsls	r2, r3, #4
 80049c6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80049c8:	4413      	add	r3, r2
 80049ca:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80049ce:	647b      	str	r3, [r7, #68]	; 0x44
 80049d0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80049d2:	881b      	ldrh	r3, [r3, #0]
 80049d4:	b29b      	uxth	r3, r3
 80049d6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80049da:	b29a      	uxth	r2, r3
 80049dc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80049de:	801a      	strh	r2, [r3, #0]
 80049e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80049e4:	2b3e      	cmp	r3, #62	; 0x3e
 80049e6:	d921      	bls.n	8004a2c <USB_EPStartXfer+0x5f8>
 80049e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80049ec:	095b      	lsrs	r3, r3, #5
 80049ee:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80049f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80049f6:	f003 031f 	and.w	r3, r3, #31
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d104      	bne.n	8004a08 <USB_EPStartXfer+0x5d4>
 80049fe:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004a02:	3b01      	subs	r3, #1
 8004a04:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8004a08:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004a0a:	881b      	ldrh	r3, [r3, #0]
 8004a0c:	b29a      	uxth	r2, r3
 8004a0e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004a12:	b29b      	uxth	r3, r3
 8004a14:	029b      	lsls	r3, r3, #10
 8004a16:	b29b      	uxth	r3, r3
 8004a18:	4313      	orrs	r3, r2
 8004a1a:	b29b      	uxth	r3, r3
 8004a1c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004a20:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004a24:	b29a      	uxth	r2, r3
 8004a26:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004a28:	801a      	strh	r2, [r3, #0]
 8004a2a:	e056      	b.n	8004ada <USB_EPStartXfer+0x6a6>
 8004a2c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d10a      	bne.n	8004a4a <USB_EPStartXfer+0x616>
 8004a34:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004a36:	881b      	ldrh	r3, [r3, #0]
 8004a38:	b29b      	uxth	r3, r3
 8004a3a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004a3e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004a42:	b29a      	uxth	r2, r3
 8004a44:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004a46:	801a      	strh	r2, [r3, #0]
 8004a48:	e047      	b.n	8004ada <USB_EPStartXfer+0x6a6>
 8004a4a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004a4e:	085b      	lsrs	r3, r3, #1
 8004a50:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8004a54:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004a58:	f003 0301 	and.w	r3, r3, #1
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d004      	beq.n	8004a6a <USB_EPStartXfer+0x636>
 8004a60:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004a64:	3301      	adds	r3, #1
 8004a66:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8004a6a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004a6c:	881b      	ldrh	r3, [r3, #0]
 8004a6e:	b29a      	uxth	r2, r3
 8004a70:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004a74:	b29b      	uxth	r3, r3
 8004a76:	029b      	lsls	r3, r3, #10
 8004a78:	b29b      	uxth	r3, r3
 8004a7a:	4313      	orrs	r3, r2
 8004a7c:	b29a      	uxth	r2, r3
 8004a7e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004a80:	801a      	strh	r2, [r3, #0]
 8004a82:	e02a      	b.n	8004ada <USB_EPStartXfer+0x6a6>
 8004a84:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004a88:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	785b      	ldrb	r3, [r3, #1]
 8004a90:	2b01      	cmp	r3, #1
 8004a92:	d122      	bne.n	8004ada <USB_EPStartXfer+0x6a6>
 8004a94:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004a98:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	653b      	str	r3, [r7, #80]	; 0x50
 8004aa0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004aa4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004aae:	b29b      	uxth	r3, r3
 8004ab0:	461a      	mov	r2, r3
 8004ab2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004ab4:	4413      	add	r3, r2
 8004ab6:	653b      	str	r3, [r7, #80]	; 0x50
 8004ab8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004abc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	781b      	ldrb	r3, [r3, #0]
 8004ac4:	011a      	lsls	r2, r3, #4
 8004ac6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004ac8:	4413      	add	r3, r2
 8004aca:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004ace:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004ad0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004ad4:	b29a      	uxth	r2, r3
 8004ad6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004ad8:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8004ada:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004ade:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	891b      	ldrh	r3, [r3, #8]
 8004ae6:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004aea:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004aee:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	6959      	ldr	r1, [r3, #20]
 8004af6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004afa:	b29b      	uxth	r3, r3
 8004afc:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8004b00:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8004b04:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8004b08:	6800      	ldr	r0, [r0, #0]
 8004b0a:	f001 f982 	bl	8005e12 <USB_WritePMA>
            ep->xfer_buff += len;
 8004b0e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004b12:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	695a      	ldr	r2, [r3, #20]
 8004b1a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004b1e:	441a      	add	r2, r3
 8004b20:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004b24:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8004b2c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004b30:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	6a1a      	ldr	r2, [r3, #32]
 8004b38:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004b3c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	691b      	ldr	r3, [r3, #16]
 8004b44:	429a      	cmp	r2, r3
 8004b46:	d90f      	bls.n	8004b68 <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 8004b48:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004b4c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	6a1a      	ldr	r2, [r3, #32]
 8004b54:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004b58:	1ad2      	subs	r2, r2, r3
 8004b5a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004b5e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	621a      	str	r2, [r3, #32]
 8004b66:	e00e      	b.n	8004b86 <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 8004b68:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004b6c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	6a1b      	ldr	r3, [r3, #32]
 8004b74:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 8004b78:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004b7c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	2200      	movs	r2, #0
 8004b84:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8004b86:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004b8a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	643b      	str	r3, [r7, #64]	; 0x40
 8004b92:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004b96:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	785b      	ldrb	r3, [r3, #1]
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d177      	bne.n	8004c92 <USB_EPStartXfer+0x85e>
 8004ba2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004ba6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	63bb      	str	r3, [r7, #56]	; 0x38
 8004bae:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004bb2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004bbc:	b29b      	uxth	r3, r3
 8004bbe:	461a      	mov	r2, r3
 8004bc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004bc2:	4413      	add	r3, r2
 8004bc4:	63bb      	str	r3, [r7, #56]	; 0x38
 8004bc6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004bca:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	781b      	ldrb	r3, [r3, #0]
 8004bd2:	011a      	lsls	r2, r3, #4
 8004bd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004bd6:	4413      	add	r3, r2
 8004bd8:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004bdc:	637b      	str	r3, [r7, #52]	; 0x34
 8004bde:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004be0:	881b      	ldrh	r3, [r3, #0]
 8004be2:	b29b      	uxth	r3, r3
 8004be4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004be8:	b29a      	uxth	r2, r3
 8004bea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004bec:	801a      	strh	r2, [r3, #0]
 8004bee:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004bf2:	2b3e      	cmp	r3, #62	; 0x3e
 8004bf4:	d921      	bls.n	8004c3a <USB_EPStartXfer+0x806>
 8004bf6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004bfa:	095b      	lsrs	r3, r3, #5
 8004bfc:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8004c00:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004c04:	f003 031f 	and.w	r3, r3, #31
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d104      	bne.n	8004c16 <USB_EPStartXfer+0x7e2>
 8004c0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c10:	3b01      	subs	r3, #1
 8004c12:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8004c16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c18:	881b      	ldrh	r3, [r3, #0]
 8004c1a:	b29a      	uxth	r2, r3
 8004c1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c20:	b29b      	uxth	r3, r3
 8004c22:	029b      	lsls	r3, r3, #10
 8004c24:	b29b      	uxth	r3, r3
 8004c26:	4313      	orrs	r3, r2
 8004c28:	b29b      	uxth	r3, r3
 8004c2a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004c2e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004c32:	b29a      	uxth	r2, r3
 8004c34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c36:	801a      	strh	r2, [r3, #0]
 8004c38:	e050      	b.n	8004cdc <USB_EPStartXfer+0x8a8>
 8004c3a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d10a      	bne.n	8004c58 <USB_EPStartXfer+0x824>
 8004c42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c44:	881b      	ldrh	r3, [r3, #0]
 8004c46:	b29b      	uxth	r3, r3
 8004c48:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004c4c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004c50:	b29a      	uxth	r2, r3
 8004c52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c54:	801a      	strh	r2, [r3, #0]
 8004c56:	e041      	b.n	8004cdc <USB_EPStartXfer+0x8a8>
 8004c58:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004c5c:	085b      	lsrs	r3, r3, #1
 8004c5e:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8004c62:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004c66:	f003 0301 	and.w	r3, r3, #1
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d004      	beq.n	8004c78 <USB_EPStartXfer+0x844>
 8004c6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c72:	3301      	adds	r3, #1
 8004c74:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8004c78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c7a:	881b      	ldrh	r3, [r3, #0]
 8004c7c:	b29a      	uxth	r2, r3
 8004c7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c82:	b29b      	uxth	r3, r3
 8004c84:	029b      	lsls	r3, r3, #10
 8004c86:	b29b      	uxth	r3, r3
 8004c88:	4313      	orrs	r3, r2
 8004c8a:	b29a      	uxth	r2, r3
 8004c8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c8e:	801a      	strh	r2, [r3, #0]
 8004c90:	e024      	b.n	8004cdc <USB_EPStartXfer+0x8a8>
 8004c92:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004c96:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	785b      	ldrb	r3, [r3, #1]
 8004c9e:	2b01      	cmp	r3, #1
 8004ca0:	d11c      	bne.n	8004cdc <USB_EPStartXfer+0x8a8>
 8004ca2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004ca6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004cb0:	b29b      	uxth	r3, r3
 8004cb2:	461a      	mov	r2, r3
 8004cb4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004cb6:	4413      	add	r3, r2
 8004cb8:	643b      	str	r3, [r7, #64]	; 0x40
 8004cba:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004cbe:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	781b      	ldrb	r3, [r3, #0]
 8004cc6:	011a      	lsls	r2, r3, #4
 8004cc8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004cca:	4413      	add	r3, r2
 8004ccc:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004cd0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004cd2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004cd6:	b29a      	uxth	r2, r3
 8004cd8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004cda:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8004cdc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004ce0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	895b      	ldrh	r3, [r3, #10]
 8004ce8:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004cec:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004cf0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	6959      	ldr	r1, [r3, #20]
 8004cf8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004cfc:	b29b      	uxth	r3, r3
 8004cfe:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8004d02:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8004d06:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8004d0a:	6800      	ldr	r0, [r0, #0]
 8004d0c:	f001 f881 	bl	8005e12 <USB_WritePMA>
 8004d10:	e227      	b.n	8005162 <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8004d12:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004d16:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	6a1b      	ldr	r3, [r3, #32]
 8004d1e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8004d22:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004d26:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8004d2a:	681a      	ldr	r2, [r3, #0]
 8004d2c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004d30:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	781b      	ldrb	r3, [r3, #0]
 8004d38:	009b      	lsls	r3, r3, #2
 8004d3a:	4413      	add	r3, r2
 8004d3c:	881b      	ldrh	r3, [r3, #0]
 8004d3e:	b29b      	uxth	r3, r3
 8004d40:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 8004d44:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d48:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 8004d4c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004d50:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8004d54:	681a      	ldr	r2, [r3, #0]
 8004d56:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004d5a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	781b      	ldrb	r3, [r3, #0]
 8004d62:	009b      	lsls	r3, r3, #2
 8004d64:	441a      	add	r2, r3
 8004d66:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8004d6a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004d6e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004d72:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004d76:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004d7a:	b29b      	uxth	r3, r3
 8004d7c:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8004d7e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004d82:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004d8a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004d8e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004d98:	b29b      	uxth	r3, r3
 8004d9a:	461a      	mov	r2, r3
 8004d9c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004d9e:	4413      	add	r3, r2
 8004da0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004da2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004da6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	781b      	ldrb	r3, [r3, #0]
 8004dae:	011a      	lsls	r2, r3, #4
 8004db0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004db2:	4413      	add	r3, r2
 8004db4:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004db8:	65bb      	str	r3, [r7, #88]	; 0x58
 8004dba:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004dbe:	b29a      	uxth	r2, r3
 8004dc0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004dc2:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8004dc4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004dc8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	891b      	ldrh	r3, [r3, #8]
 8004dd0:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004dd4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004dd8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	6959      	ldr	r1, [r3, #20]
 8004de0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004de4:	b29b      	uxth	r3, r3
 8004de6:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8004dea:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8004dee:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8004df2:	6800      	ldr	r0, [r0, #0]
 8004df4:	f001 f80d 	bl	8005e12 <USB_WritePMA>
 8004df8:	e1b3      	b.n	8005162 <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8004dfa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004dfe:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	6a1a      	ldr	r2, [r3, #32]
 8004e06:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004e0a:	1ad2      	subs	r2, r2, r3
 8004e0c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004e10:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8004e18:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004e1c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8004e20:	681a      	ldr	r2, [r3, #0]
 8004e22:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004e26:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	781b      	ldrb	r3, [r3, #0]
 8004e2e:	009b      	lsls	r3, r3, #2
 8004e30:	4413      	add	r3, r2
 8004e32:	881b      	ldrh	r3, [r3, #0]
 8004e34:	b29b      	uxth	r3, r3
 8004e36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	f000 80c6 	beq.w	8004fcc <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8004e40:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004e44:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	673b      	str	r3, [r7, #112]	; 0x70
 8004e4c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004e50:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	785b      	ldrb	r3, [r3, #1]
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d177      	bne.n	8004f4c <USB_EPStartXfer+0xb18>
 8004e5c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004e60:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	66bb      	str	r3, [r7, #104]	; 0x68
 8004e68:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004e6c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004e76:	b29b      	uxth	r3, r3
 8004e78:	461a      	mov	r2, r3
 8004e7a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004e7c:	4413      	add	r3, r2
 8004e7e:	66bb      	str	r3, [r7, #104]	; 0x68
 8004e80:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004e84:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	781b      	ldrb	r3, [r3, #0]
 8004e8c:	011a      	lsls	r2, r3, #4
 8004e8e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004e90:	4413      	add	r3, r2
 8004e92:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004e96:	667b      	str	r3, [r7, #100]	; 0x64
 8004e98:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004e9a:	881b      	ldrh	r3, [r3, #0]
 8004e9c:	b29b      	uxth	r3, r3
 8004e9e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004ea2:	b29a      	uxth	r2, r3
 8004ea4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004ea6:	801a      	strh	r2, [r3, #0]
 8004ea8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004eac:	2b3e      	cmp	r3, #62	; 0x3e
 8004eae:	d921      	bls.n	8004ef4 <USB_EPStartXfer+0xac0>
 8004eb0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004eb4:	095b      	lsrs	r3, r3, #5
 8004eb6:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8004eba:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004ebe:	f003 031f 	and.w	r3, r3, #31
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d104      	bne.n	8004ed0 <USB_EPStartXfer+0xa9c>
 8004ec6:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8004eca:	3b01      	subs	r3, #1
 8004ecc:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8004ed0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004ed2:	881b      	ldrh	r3, [r3, #0]
 8004ed4:	b29a      	uxth	r2, r3
 8004ed6:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8004eda:	b29b      	uxth	r3, r3
 8004edc:	029b      	lsls	r3, r3, #10
 8004ede:	b29b      	uxth	r3, r3
 8004ee0:	4313      	orrs	r3, r2
 8004ee2:	b29b      	uxth	r3, r3
 8004ee4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004ee8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004eec:	b29a      	uxth	r2, r3
 8004eee:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004ef0:	801a      	strh	r2, [r3, #0]
 8004ef2:	e050      	b.n	8004f96 <USB_EPStartXfer+0xb62>
 8004ef4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d10a      	bne.n	8004f12 <USB_EPStartXfer+0xade>
 8004efc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004efe:	881b      	ldrh	r3, [r3, #0]
 8004f00:	b29b      	uxth	r3, r3
 8004f02:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004f06:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004f0a:	b29a      	uxth	r2, r3
 8004f0c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004f0e:	801a      	strh	r2, [r3, #0]
 8004f10:	e041      	b.n	8004f96 <USB_EPStartXfer+0xb62>
 8004f12:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004f16:	085b      	lsrs	r3, r3, #1
 8004f18:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8004f1c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004f20:	f003 0301 	and.w	r3, r3, #1
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d004      	beq.n	8004f32 <USB_EPStartXfer+0xafe>
 8004f28:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8004f2c:	3301      	adds	r3, #1
 8004f2e:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8004f32:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004f34:	881b      	ldrh	r3, [r3, #0]
 8004f36:	b29a      	uxth	r2, r3
 8004f38:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8004f3c:	b29b      	uxth	r3, r3
 8004f3e:	029b      	lsls	r3, r3, #10
 8004f40:	b29b      	uxth	r3, r3
 8004f42:	4313      	orrs	r3, r2
 8004f44:	b29a      	uxth	r2, r3
 8004f46:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004f48:	801a      	strh	r2, [r3, #0]
 8004f4a:	e024      	b.n	8004f96 <USB_EPStartXfer+0xb62>
 8004f4c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004f50:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	785b      	ldrb	r3, [r3, #1]
 8004f58:	2b01      	cmp	r3, #1
 8004f5a:	d11c      	bne.n	8004f96 <USB_EPStartXfer+0xb62>
 8004f5c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004f60:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004f6a:	b29b      	uxth	r3, r3
 8004f6c:	461a      	mov	r2, r3
 8004f6e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004f70:	4413      	add	r3, r2
 8004f72:	673b      	str	r3, [r7, #112]	; 0x70
 8004f74:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004f78:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	781b      	ldrb	r3, [r3, #0]
 8004f80:	011a      	lsls	r2, r3, #4
 8004f82:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004f84:	4413      	add	r3, r2
 8004f86:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004f8a:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004f8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004f90:	b29a      	uxth	r2, r3
 8004f92:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004f94:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8004f96:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004f9a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	895b      	ldrh	r3, [r3, #10]
 8004fa2:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004fa6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004faa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	6959      	ldr	r1, [r3, #20]
 8004fb2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004fb6:	b29b      	uxth	r3, r3
 8004fb8:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8004fbc:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8004fc0:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8004fc4:	6800      	ldr	r0, [r0, #0]
 8004fc6:	f000 ff24 	bl	8005e12 <USB_WritePMA>
 8004fca:	e0ca      	b.n	8005162 <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8004fcc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004fd0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	785b      	ldrb	r3, [r3, #1]
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d177      	bne.n	80050cc <USB_EPStartXfer+0xc98>
 8004fdc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004fe0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	67fb      	str	r3, [r7, #124]	; 0x7c
 8004fe8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004fec:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004ff6:	b29b      	uxth	r3, r3
 8004ff8:	461a      	mov	r2, r3
 8004ffa:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004ffc:	4413      	add	r3, r2
 8004ffe:	67fb      	str	r3, [r7, #124]	; 0x7c
 8005000:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005004:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	781b      	ldrb	r3, [r3, #0]
 800500c:	011a      	lsls	r2, r3, #4
 800500e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005010:	4413      	add	r3, r2
 8005012:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005016:	67bb      	str	r3, [r7, #120]	; 0x78
 8005018:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800501a:	881b      	ldrh	r3, [r3, #0]
 800501c:	b29b      	uxth	r3, r3
 800501e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005022:	b29a      	uxth	r2, r3
 8005024:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005026:	801a      	strh	r2, [r3, #0]
 8005028:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800502c:	2b3e      	cmp	r3, #62	; 0x3e
 800502e:	d921      	bls.n	8005074 <USB_EPStartXfer+0xc40>
 8005030:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005034:	095b      	lsrs	r3, r3, #5
 8005036:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800503a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800503e:	f003 031f 	and.w	r3, r3, #31
 8005042:	2b00      	cmp	r3, #0
 8005044:	d104      	bne.n	8005050 <USB_EPStartXfer+0xc1c>
 8005046:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800504a:	3b01      	subs	r3, #1
 800504c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8005050:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005052:	881b      	ldrh	r3, [r3, #0]
 8005054:	b29a      	uxth	r2, r3
 8005056:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800505a:	b29b      	uxth	r3, r3
 800505c:	029b      	lsls	r3, r3, #10
 800505e:	b29b      	uxth	r3, r3
 8005060:	4313      	orrs	r3, r2
 8005062:	b29b      	uxth	r3, r3
 8005064:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005068:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800506c:	b29a      	uxth	r2, r3
 800506e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005070:	801a      	strh	r2, [r3, #0]
 8005072:	e05c      	b.n	800512e <USB_EPStartXfer+0xcfa>
 8005074:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005078:	2b00      	cmp	r3, #0
 800507a:	d10a      	bne.n	8005092 <USB_EPStartXfer+0xc5e>
 800507c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800507e:	881b      	ldrh	r3, [r3, #0]
 8005080:	b29b      	uxth	r3, r3
 8005082:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005086:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800508a:	b29a      	uxth	r2, r3
 800508c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800508e:	801a      	strh	r2, [r3, #0]
 8005090:	e04d      	b.n	800512e <USB_EPStartXfer+0xcfa>
 8005092:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005096:	085b      	lsrs	r3, r3, #1
 8005098:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800509c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80050a0:	f003 0301 	and.w	r3, r3, #1
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d004      	beq.n	80050b2 <USB_EPStartXfer+0xc7e>
 80050a8:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80050ac:	3301      	adds	r3, #1
 80050ae:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80050b2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80050b4:	881b      	ldrh	r3, [r3, #0]
 80050b6:	b29a      	uxth	r2, r3
 80050b8:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80050bc:	b29b      	uxth	r3, r3
 80050be:	029b      	lsls	r3, r3, #10
 80050c0:	b29b      	uxth	r3, r3
 80050c2:	4313      	orrs	r3, r2
 80050c4:	b29a      	uxth	r2, r3
 80050c6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80050c8:	801a      	strh	r2, [r3, #0]
 80050ca:	e030      	b.n	800512e <USB_EPStartXfer+0xcfa>
 80050cc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80050d0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	785b      	ldrb	r3, [r3, #1]
 80050d8:	2b01      	cmp	r3, #1
 80050da:	d128      	bne.n	800512e <USB_EPStartXfer+0xcfa>
 80050dc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80050e0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80050ea:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80050ee:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80050f8:	b29b      	uxth	r3, r3
 80050fa:	461a      	mov	r2, r3
 80050fc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005100:	4413      	add	r3, r2
 8005102:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005106:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800510a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	781b      	ldrb	r3, [r3, #0]
 8005112:	011a      	lsls	r2, r3, #4
 8005114:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005118:	4413      	add	r3, r2
 800511a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800511e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005122:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005126:	b29a      	uxth	r2, r3
 8005128:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800512c:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800512e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005132:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	891b      	ldrh	r3, [r3, #8]
 800513a:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800513e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005142:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	6959      	ldr	r1, [r3, #20]
 800514a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800514e:	b29b      	uxth	r3, r3
 8005150:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8005154:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8005158:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800515c:	6800      	ldr	r0, [r0, #0]
 800515e:	f000 fe58 	bl	8005e12 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8005162:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005166:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800516a:	681a      	ldr	r2, [r3, #0]
 800516c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005170:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	781b      	ldrb	r3, [r3, #0]
 8005178:	009b      	lsls	r3, r3, #2
 800517a:	4413      	add	r3, r2
 800517c:	881b      	ldrh	r3, [r3, #0]
 800517e:	b29b      	uxth	r3, r3
 8005180:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005184:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005188:	817b      	strh	r3, [r7, #10]
 800518a:	897b      	ldrh	r3, [r7, #10]
 800518c:	f083 0310 	eor.w	r3, r3, #16
 8005190:	817b      	strh	r3, [r7, #10]
 8005192:	897b      	ldrh	r3, [r7, #10]
 8005194:	f083 0320 	eor.w	r3, r3, #32
 8005198:	817b      	strh	r3, [r7, #10]
 800519a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800519e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80051a2:	681a      	ldr	r2, [r3, #0]
 80051a4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80051a8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	781b      	ldrb	r3, [r3, #0]
 80051b0:	009b      	lsls	r3, r3, #2
 80051b2:	441a      	add	r2, r3
 80051b4:	897b      	ldrh	r3, [r7, #10]
 80051b6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80051ba:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80051be:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80051c2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80051c6:	b29b      	uxth	r3, r3
 80051c8:	8013      	strh	r3, [r2, #0]
 80051ca:	f000 bcde 	b.w	8005b8a <USB_EPStartXfer+0x1756>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 80051ce:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80051d2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	7b1b      	ldrb	r3, [r3, #12]
 80051da:	2b00      	cmp	r3, #0
 80051dc:	f040 80bb 	bne.w	8005356 <USB_EPStartXfer+0xf22>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 80051e0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80051e4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	699a      	ldr	r2, [r3, #24]
 80051ec:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80051f0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	691b      	ldr	r3, [r3, #16]
 80051f8:	429a      	cmp	r2, r3
 80051fa:	d917      	bls.n	800522c <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 80051fc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005200:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	691b      	ldr	r3, [r3, #16]
 8005208:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len -= len;
 800520c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005210:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	699a      	ldr	r2, [r3, #24]
 8005218:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800521c:	1ad2      	subs	r2, r2, r3
 800521e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005222:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	619a      	str	r2, [r3, #24]
 800522a:	e00e      	b.n	800524a <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 800522c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005230:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	699b      	ldr	r3, [r3, #24]
 8005238:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len = 0U;
 800523c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005240:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	2200      	movs	r2, #0
 8005248:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 800524a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800524e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005258:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800525c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005266:	b29b      	uxth	r3, r3
 8005268:	461a      	mov	r2, r3
 800526a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800526e:	4413      	add	r3, r2
 8005270:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005274:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005278:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	781b      	ldrb	r3, [r3, #0]
 8005280:	011a      	lsls	r2, r3, #4
 8005282:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005286:	4413      	add	r3, r2
 8005288:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800528c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8005290:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005294:	881b      	ldrh	r3, [r3, #0]
 8005296:	b29b      	uxth	r3, r3
 8005298:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800529c:	b29a      	uxth	r2, r3
 800529e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80052a2:	801a      	strh	r2, [r3, #0]
 80052a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80052a8:	2b3e      	cmp	r3, #62	; 0x3e
 80052aa:	d924      	bls.n	80052f6 <USB_EPStartXfer+0xec2>
 80052ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80052b0:	095b      	lsrs	r3, r3, #5
 80052b2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80052b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80052ba:	f003 031f 	and.w	r3, r3, #31
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d104      	bne.n	80052cc <USB_EPStartXfer+0xe98>
 80052c2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80052c6:	3b01      	subs	r3, #1
 80052c8:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80052cc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80052d0:	881b      	ldrh	r3, [r3, #0]
 80052d2:	b29a      	uxth	r2, r3
 80052d4:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80052d8:	b29b      	uxth	r3, r3
 80052da:	029b      	lsls	r3, r3, #10
 80052dc:	b29b      	uxth	r3, r3
 80052de:	4313      	orrs	r3, r2
 80052e0:	b29b      	uxth	r3, r3
 80052e2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80052e6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80052ea:	b29a      	uxth	r2, r3
 80052ec:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80052f0:	801a      	strh	r2, [r3, #0]
 80052f2:	f000 bc10 	b.w	8005b16 <USB_EPStartXfer+0x16e2>
 80052f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d10c      	bne.n	8005318 <USB_EPStartXfer+0xee4>
 80052fe:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005302:	881b      	ldrh	r3, [r3, #0]
 8005304:	b29b      	uxth	r3, r3
 8005306:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800530a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800530e:	b29a      	uxth	r2, r3
 8005310:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005314:	801a      	strh	r2, [r3, #0]
 8005316:	e3fe      	b.n	8005b16 <USB_EPStartXfer+0x16e2>
 8005318:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800531c:	085b      	lsrs	r3, r3, #1
 800531e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005322:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005326:	f003 0301 	and.w	r3, r3, #1
 800532a:	2b00      	cmp	r3, #0
 800532c:	d004      	beq.n	8005338 <USB_EPStartXfer+0xf04>
 800532e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8005332:	3301      	adds	r3, #1
 8005334:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005338:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800533c:	881b      	ldrh	r3, [r3, #0]
 800533e:	b29a      	uxth	r2, r3
 8005340:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8005344:	b29b      	uxth	r3, r3
 8005346:	029b      	lsls	r3, r3, #10
 8005348:	b29b      	uxth	r3, r3
 800534a:	4313      	orrs	r3, r2
 800534c:	b29a      	uxth	r2, r3
 800534e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005352:	801a      	strh	r2, [r3, #0]
 8005354:	e3df      	b.n	8005b16 <USB_EPStartXfer+0x16e2>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8005356:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800535a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	78db      	ldrb	r3, [r3, #3]
 8005362:	2b02      	cmp	r3, #2
 8005364:	f040 8218 	bne.w	8005798 <USB_EPStartXfer+0x1364>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8005368:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800536c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	785b      	ldrb	r3, [r3, #1]
 8005374:	2b00      	cmp	r3, #0
 8005376:	f040 809d 	bne.w	80054b4 <USB_EPStartXfer+0x1080>
 800537a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800537e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005388:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800538c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005396:	b29b      	uxth	r3, r3
 8005398:	461a      	mov	r2, r3
 800539a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800539e:	4413      	add	r3, r2
 80053a0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80053a4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80053a8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	781b      	ldrb	r3, [r3, #0]
 80053b0:	011a      	lsls	r2, r3, #4
 80053b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80053b6:	4413      	add	r3, r2
 80053b8:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80053bc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80053c0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80053c4:	881b      	ldrh	r3, [r3, #0]
 80053c6:	b29b      	uxth	r3, r3
 80053c8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80053cc:	b29a      	uxth	r2, r3
 80053ce:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80053d2:	801a      	strh	r2, [r3, #0]
 80053d4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80053d8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	691b      	ldr	r3, [r3, #16]
 80053e0:	2b3e      	cmp	r3, #62	; 0x3e
 80053e2:	d92b      	bls.n	800543c <USB_EPStartXfer+0x1008>
 80053e4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80053e8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	691b      	ldr	r3, [r3, #16]
 80053f0:	095b      	lsrs	r3, r3, #5
 80053f2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80053f6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80053fa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	691b      	ldr	r3, [r3, #16]
 8005402:	f003 031f 	and.w	r3, r3, #31
 8005406:	2b00      	cmp	r3, #0
 8005408:	d104      	bne.n	8005414 <USB_EPStartXfer+0xfe0>
 800540a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800540e:	3b01      	subs	r3, #1
 8005410:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005414:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8005418:	881b      	ldrh	r3, [r3, #0]
 800541a:	b29a      	uxth	r2, r3
 800541c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005420:	b29b      	uxth	r3, r3
 8005422:	029b      	lsls	r3, r3, #10
 8005424:	b29b      	uxth	r3, r3
 8005426:	4313      	orrs	r3, r2
 8005428:	b29b      	uxth	r3, r3
 800542a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800542e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005432:	b29a      	uxth	r2, r3
 8005434:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8005438:	801a      	strh	r2, [r3, #0]
 800543a:	e070      	b.n	800551e <USB_EPStartXfer+0x10ea>
 800543c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005440:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	691b      	ldr	r3, [r3, #16]
 8005448:	2b00      	cmp	r3, #0
 800544a:	d10c      	bne.n	8005466 <USB_EPStartXfer+0x1032>
 800544c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8005450:	881b      	ldrh	r3, [r3, #0]
 8005452:	b29b      	uxth	r3, r3
 8005454:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005458:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800545c:	b29a      	uxth	r2, r3
 800545e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8005462:	801a      	strh	r2, [r3, #0]
 8005464:	e05b      	b.n	800551e <USB_EPStartXfer+0x10ea>
 8005466:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800546a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	691b      	ldr	r3, [r3, #16]
 8005472:	085b      	lsrs	r3, r3, #1
 8005474:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005478:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800547c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	691b      	ldr	r3, [r3, #16]
 8005484:	f003 0301 	and.w	r3, r3, #1
 8005488:	2b00      	cmp	r3, #0
 800548a:	d004      	beq.n	8005496 <USB_EPStartXfer+0x1062>
 800548c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005490:	3301      	adds	r3, #1
 8005492:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005496:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800549a:	881b      	ldrh	r3, [r3, #0]
 800549c:	b29a      	uxth	r2, r3
 800549e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80054a2:	b29b      	uxth	r3, r3
 80054a4:	029b      	lsls	r3, r3, #10
 80054a6:	b29b      	uxth	r3, r3
 80054a8:	4313      	orrs	r3, r2
 80054aa:	b29a      	uxth	r2, r3
 80054ac:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80054b0:	801a      	strh	r2, [r3, #0]
 80054b2:	e034      	b.n	800551e <USB_EPStartXfer+0x10ea>
 80054b4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80054b8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	785b      	ldrb	r3, [r3, #1]
 80054c0:	2b01      	cmp	r3, #1
 80054c2:	d12c      	bne.n	800551e <USB_EPStartXfer+0x10ea>
 80054c4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80054c8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80054d2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80054d6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80054e0:	b29b      	uxth	r3, r3
 80054e2:	461a      	mov	r2, r3
 80054e4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80054e8:	4413      	add	r3, r2
 80054ea:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80054ee:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80054f2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	781b      	ldrb	r3, [r3, #0]
 80054fa:	011a      	lsls	r2, r3, #4
 80054fc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8005500:	4413      	add	r3, r2
 8005502:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005506:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800550a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800550e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	691b      	ldr	r3, [r3, #16]
 8005516:	b29a      	uxth	r2, r3
 8005518:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800551c:	801a      	strh	r2, [r3, #0]
 800551e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005522:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800552c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005530:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	785b      	ldrb	r3, [r3, #1]
 8005538:	2b00      	cmp	r3, #0
 800553a:	f040 809d 	bne.w	8005678 <USB_EPStartXfer+0x1244>
 800553e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005542:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800554c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005550:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800555a:	b29b      	uxth	r3, r3
 800555c:	461a      	mov	r2, r3
 800555e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005562:	4413      	add	r3, r2
 8005564:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005568:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800556c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	781b      	ldrb	r3, [r3, #0]
 8005574:	011a      	lsls	r2, r3, #4
 8005576:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800557a:	4413      	add	r3, r2
 800557c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005580:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005584:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005588:	881b      	ldrh	r3, [r3, #0]
 800558a:	b29b      	uxth	r3, r3
 800558c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005590:	b29a      	uxth	r2, r3
 8005592:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005596:	801a      	strh	r2, [r3, #0]
 8005598:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800559c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	691b      	ldr	r3, [r3, #16]
 80055a4:	2b3e      	cmp	r3, #62	; 0x3e
 80055a6:	d92b      	bls.n	8005600 <USB_EPStartXfer+0x11cc>
 80055a8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80055ac:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	691b      	ldr	r3, [r3, #16]
 80055b4:	095b      	lsrs	r3, r3, #5
 80055b6:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80055ba:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80055be:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	691b      	ldr	r3, [r3, #16]
 80055c6:	f003 031f 	and.w	r3, r3, #31
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d104      	bne.n	80055d8 <USB_EPStartXfer+0x11a4>
 80055ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80055d2:	3b01      	subs	r3, #1
 80055d4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80055d8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80055dc:	881b      	ldrh	r3, [r3, #0]
 80055de:	b29a      	uxth	r2, r3
 80055e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80055e4:	b29b      	uxth	r3, r3
 80055e6:	029b      	lsls	r3, r3, #10
 80055e8:	b29b      	uxth	r3, r3
 80055ea:	4313      	orrs	r3, r2
 80055ec:	b29b      	uxth	r3, r3
 80055ee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80055f2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80055f6:	b29a      	uxth	r2, r3
 80055f8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80055fc:	801a      	strh	r2, [r3, #0]
 80055fe:	e069      	b.n	80056d4 <USB_EPStartXfer+0x12a0>
 8005600:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005604:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	691b      	ldr	r3, [r3, #16]
 800560c:	2b00      	cmp	r3, #0
 800560e:	d10c      	bne.n	800562a <USB_EPStartXfer+0x11f6>
 8005610:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005614:	881b      	ldrh	r3, [r3, #0]
 8005616:	b29b      	uxth	r3, r3
 8005618:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800561c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005620:	b29a      	uxth	r2, r3
 8005622:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005626:	801a      	strh	r2, [r3, #0]
 8005628:	e054      	b.n	80056d4 <USB_EPStartXfer+0x12a0>
 800562a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800562e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	691b      	ldr	r3, [r3, #16]
 8005636:	085b      	lsrs	r3, r3, #1
 8005638:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800563c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005640:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	691b      	ldr	r3, [r3, #16]
 8005648:	f003 0301 	and.w	r3, r3, #1
 800564c:	2b00      	cmp	r3, #0
 800564e:	d004      	beq.n	800565a <USB_EPStartXfer+0x1226>
 8005650:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005654:	3301      	adds	r3, #1
 8005656:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800565a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800565e:	881b      	ldrh	r3, [r3, #0]
 8005660:	b29a      	uxth	r2, r3
 8005662:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005666:	b29b      	uxth	r3, r3
 8005668:	029b      	lsls	r3, r3, #10
 800566a:	b29b      	uxth	r3, r3
 800566c:	4313      	orrs	r3, r2
 800566e:	b29a      	uxth	r2, r3
 8005670:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005674:	801a      	strh	r2, [r3, #0]
 8005676:	e02d      	b.n	80056d4 <USB_EPStartXfer+0x12a0>
 8005678:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800567c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	785b      	ldrb	r3, [r3, #1]
 8005684:	2b01      	cmp	r3, #1
 8005686:	d125      	bne.n	80056d4 <USB_EPStartXfer+0x12a0>
 8005688:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800568c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005696:	b29b      	uxth	r3, r3
 8005698:	461a      	mov	r2, r3
 800569a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800569e:	4413      	add	r3, r2
 80056a0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80056a4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80056a8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	781b      	ldrb	r3, [r3, #0]
 80056b0:	011a      	lsls	r2, r3, #4
 80056b2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80056b6:	4413      	add	r3, r2
 80056b8:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80056bc:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80056c0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80056c4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	691b      	ldr	r3, [r3, #16]
 80056cc:	b29a      	uxth	r2, r3
 80056ce:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80056d2:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 80056d4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80056d8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	69db      	ldr	r3, [r3, #28]
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	f000 8218 	beq.w	8005b16 <USB_EPStartXfer+0x16e2>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 80056e6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80056ea:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80056ee:	681a      	ldr	r2, [r3, #0]
 80056f0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80056f4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	781b      	ldrb	r3, [r3, #0]
 80056fc:	009b      	lsls	r3, r3, #2
 80056fe:	4413      	add	r3, r2
 8005700:	881b      	ldrh	r3, [r3, #0]
 8005702:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8005706:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800570a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800570e:	2b00      	cmp	r3, #0
 8005710:	d005      	beq.n	800571e <USB_EPStartXfer+0x12ea>
 8005712:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8005716:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800571a:	2b00      	cmp	r3, #0
 800571c:	d10d      	bne.n	800573a <USB_EPStartXfer+0x1306>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800571e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8005722:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8005726:	2b00      	cmp	r3, #0
 8005728:	f040 81f5 	bne.w	8005b16 <USB_EPStartXfer+0x16e2>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800572c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8005730:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005734:	2b00      	cmp	r3, #0
 8005736:	f040 81ee 	bne.w	8005b16 <USB_EPStartXfer+0x16e2>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800573a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800573e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005742:	681a      	ldr	r2, [r3, #0]
 8005744:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005748:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	781b      	ldrb	r3, [r3, #0]
 8005750:	009b      	lsls	r3, r3, #2
 8005752:	4413      	add	r3, r2
 8005754:	881b      	ldrh	r3, [r3, #0]
 8005756:	b29b      	uxth	r3, r3
 8005758:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800575c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005760:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
 8005764:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005768:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800576c:	681a      	ldr	r2, [r3, #0]
 800576e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005772:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	781b      	ldrb	r3, [r3, #0]
 800577a:	009b      	lsls	r3, r3, #2
 800577c:	441a      	add	r2, r3
 800577e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 8005782:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005786:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800578a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800578e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005792:	b29b      	uxth	r3, r3
 8005794:	8013      	strh	r3, [r2, #0]
 8005796:	e1be      	b.n	8005b16 <USB_EPStartXfer+0x16e2>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8005798:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800579c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	78db      	ldrb	r3, [r3, #3]
 80057a4:	2b01      	cmp	r3, #1
 80057a6:	f040 81b4 	bne.w	8005b12 <USB_EPStartXfer+0x16de>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 80057aa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80057ae:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	699a      	ldr	r2, [r3, #24]
 80057b6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80057ba:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	691b      	ldr	r3, [r3, #16]
 80057c2:	429a      	cmp	r2, r3
 80057c4:	d917      	bls.n	80057f6 <USB_EPStartXfer+0x13c2>
        {
          len = ep->maxpacket;
 80057c6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80057ca:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	691b      	ldr	r3, [r3, #16]
 80057d2:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len -= len;
 80057d6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80057da:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	699a      	ldr	r2, [r3, #24]
 80057e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80057e6:	1ad2      	subs	r2, r2, r3
 80057e8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80057ec:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	619a      	str	r2, [r3, #24]
 80057f4:	e00e      	b.n	8005814 <USB_EPStartXfer+0x13e0>
        }
        else
        {
          len = ep->xfer_len;
 80057f6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80057fa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	699b      	ldr	r3, [r3, #24]
 8005802:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len = 0U;
 8005806:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800580a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	2200      	movs	r2, #0
 8005812:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8005814:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005818:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	785b      	ldrb	r3, [r3, #1]
 8005820:	2b00      	cmp	r3, #0
 8005822:	f040 8085 	bne.w	8005930 <USB_EPStartXfer+0x14fc>
 8005826:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800582a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005834:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005838:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005842:	b29b      	uxth	r3, r3
 8005844:	461a      	mov	r2, r3
 8005846:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800584a:	4413      	add	r3, r2
 800584c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005850:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005854:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	781b      	ldrb	r3, [r3, #0]
 800585c:	011a      	lsls	r2, r3, #4
 800585e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8005862:	4413      	add	r3, r2
 8005864:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005868:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800586c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8005870:	881b      	ldrh	r3, [r3, #0]
 8005872:	b29b      	uxth	r3, r3
 8005874:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005878:	b29a      	uxth	r2, r3
 800587a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800587e:	801a      	strh	r2, [r3, #0]
 8005880:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005884:	2b3e      	cmp	r3, #62	; 0x3e
 8005886:	d923      	bls.n	80058d0 <USB_EPStartXfer+0x149c>
 8005888:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800588c:	095b      	lsrs	r3, r3, #5
 800588e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8005892:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005896:	f003 031f 	and.w	r3, r3, #31
 800589a:	2b00      	cmp	r3, #0
 800589c:	d104      	bne.n	80058a8 <USB_EPStartXfer+0x1474>
 800589e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80058a2:	3b01      	subs	r3, #1
 80058a4:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80058a8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80058ac:	881b      	ldrh	r3, [r3, #0]
 80058ae:	b29a      	uxth	r2, r3
 80058b0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80058b4:	b29b      	uxth	r3, r3
 80058b6:	029b      	lsls	r3, r3, #10
 80058b8:	b29b      	uxth	r3, r3
 80058ba:	4313      	orrs	r3, r2
 80058bc:	b29b      	uxth	r3, r3
 80058be:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80058c2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80058c6:	b29a      	uxth	r2, r3
 80058c8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80058cc:	801a      	strh	r2, [r3, #0]
 80058ce:	e060      	b.n	8005992 <USB_EPStartXfer+0x155e>
 80058d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d10c      	bne.n	80058f2 <USB_EPStartXfer+0x14be>
 80058d8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80058dc:	881b      	ldrh	r3, [r3, #0]
 80058de:	b29b      	uxth	r3, r3
 80058e0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80058e4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80058e8:	b29a      	uxth	r2, r3
 80058ea:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80058ee:	801a      	strh	r2, [r3, #0]
 80058f0:	e04f      	b.n	8005992 <USB_EPStartXfer+0x155e>
 80058f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80058f6:	085b      	lsrs	r3, r3, #1
 80058f8:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80058fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005900:	f003 0301 	and.w	r3, r3, #1
 8005904:	2b00      	cmp	r3, #0
 8005906:	d004      	beq.n	8005912 <USB_EPStartXfer+0x14de>
 8005908:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800590c:	3301      	adds	r3, #1
 800590e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8005912:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8005916:	881b      	ldrh	r3, [r3, #0]
 8005918:	b29a      	uxth	r2, r3
 800591a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800591e:	b29b      	uxth	r3, r3
 8005920:	029b      	lsls	r3, r3, #10
 8005922:	b29b      	uxth	r3, r3
 8005924:	4313      	orrs	r3, r2
 8005926:	b29a      	uxth	r2, r3
 8005928:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800592c:	801a      	strh	r2, [r3, #0]
 800592e:	e030      	b.n	8005992 <USB_EPStartXfer+0x155e>
 8005930:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005934:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	785b      	ldrb	r3, [r3, #1]
 800593c:	2b01      	cmp	r3, #1
 800593e:	d128      	bne.n	8005992 <USB_EPStartXfer+0x155e>
 8005940:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005944:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800594e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005952:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800595c:	b29b      	uxth	r3, r3
 800595e:	461a      	mov	r2, r3
 8005960:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005964:	4413      	add	r3, r2
 8005966:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800596a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800596e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	781b      	ldrb	r3, [r3, #0]
 8005976:	011a      	lsls	r2, r3, #4
 8005978:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800597c:	4413      	add	r3, r2
 800597e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005982:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005986:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800598a:	b29a      	uxth	r2, r3
 800598c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8005990:	801a      	strh	r2, [r3, #0]
 8005992:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005996:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80059a0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80059a4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	785b      	ldrb	r3, [r3, #1]
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	f040 8085 	bne.w	8005abc <USB_EPStartXfer+0x1688>
 80059b2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80059b6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 80059c0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80059c4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80059ce:	b29b      	uxth	r3, r3
 80059d0:	461a      	mov	r2, r3
 80059d2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80059d6:	4413      	add	r3, r2
 80059d8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 80059dc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80059e0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	781b      	ldrb	r3, [r3, #0]
 80059e8:	011a      	lsls	r2, r3, #4
 80059ea:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80059ee:	4413      	add	r3, r2
 80059f0:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80059f4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80059f8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80059fc:	881b      	ldrh	r3, [r3, #0]
 80059fe:	b29b      	uxth	r3, r3
 8005a00:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005a04:	b29a      	uxth	r2, r3
 8005a06:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8005a0a:	801a      	strh	r2, [r3, #0]
 8005a0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005a10:	2b3e      	cmp	r3, #62	; 0x3e
 8005a12:	d923      	bls.n	8005a5c <USB_EPStartXfer+0x1628>
 8005a14:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005a18:	095b      	lsrs	r3, r3, #5
 8005a1a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005a1e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005a22:	f003 031f 	and.w	r3, r3, #31
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d104      	bne.n	8005a34 <USB_EPStartXfer+0x1600>
 8005a2a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005a2e:	3b01      	subs	r3, #1
 8005a30:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005a34:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8005a38:	881b      	ldrh	r3, [r3, #0]
 8005a3a:	b29a      	uxth	r2, r3
 8005a3c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005a40:	b29b      	uxth	r3, r3
 8005a42:	029b      	lsls	r3, r3, #10
 8005a44:	b29b      	uxth	r3, r3
 8005a46:	4313      	orrs	r3, r2
 8005a48:	b29b      	uxth	r3, r3
 8005a4a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005a4e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005a52:	b29a      	uxth	r2, r3
 8005a54:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8005a58:	801a      	strh	r2, [r3, #0]
 8005a5a:	e05c      	b.n	8005b16 <USB_EPStartXfer+0x16e2>
 8005a5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d10c      	bne.n	8005a7e <USB_EPStartXfer+0x164a>
 8005a64:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8005a68:	881b      	ldrh	r3, [r3, #0]
 8005a6a:	b29b      	uxth	r3, r3
 8005a6c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005a70:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005a74:	b29a      	uxth	r2, r3
 8005a76:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8005a7a:	801a      	strh	r2, [r3, #0]
 8005a7c:	e04b      	b.n	8005b16 <USB_EPStartXfer+0x16e2>
 8005a7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005a82:	085b      	lsrs	r3, r3, #1
 8005a84:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005a88:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005a8c:	f003 0301 	and.w	r3, r3, #1
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d004      	beq.n	8005a9e <USB_EPStartXfer+0x166a>
 8005a94:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005a98:	3301      	adds	r3, #1
 8005a9a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005a9e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8005aa2:	881b      	ldrh	r3, [r3, #0]
 8005aa4:	b29a      	uxth	r2, r3
 8005aa6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005aaa:	b29b      	uxth	r3, r3
 8005aac:	029b      	lsls	r3, r3, #10
 8005aae:	b29b      	uxth	r3, r3
 8005ab0:	4313      	orrs	r3, r2
 8005ab2:	b29a      	uxth	r2, r3
 8005ab4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8005ab8:	801a      	strh	r2, [r3, #0]
 8005aba:	e02c      	b.n	8005b16 <USB_EPStartXfer+0x16e2>
 8005abc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005ac0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	785b      	ldrb	r3, [r3, #1]
 8005ac8:	2b01      	cmp	r3, #1
 8005aca:	d124      	bne.n	8005b16 <USB_EPStartXfer+0x16e2>
 8005acc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005ad0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005ada:	b29b      	uxth	r3, r3
 8005adc:	461a      	mov	r2, r3
 8005ade:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005ae2:	4413      	add	r3, r2
 8005ae4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005ae8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005aec:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	781b      	ldrb	r3, [r3, #0]
 8005af4:	011a      	lsls	r2, r3, #4
 8005af6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005afa:	4413      	add	r3, r2
 8005afc:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005b00:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005b04:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005b08:	b29a      	uxth	r2, r3
 8005b0a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005b0e:	801a      	strh	r2, [r3, #0]
 8005b10:	e001      	b.n	8005b16 <USB_EPStartXfer+0x16e2>
      }
      else
      {
        return HAL_ERROR;
 8005b12:	2301      	movs	r3, #1
 8005b14:	e03a      	b.n	8005b8c <USB_EPStartXfer+0x1758>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005b16:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005b1a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005b1e:	681a      	ldr	r2, [r3, #0]
 8005b20:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005b24:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	781b      	ldrb	r3, [r3, #0]
 8005b2c:	009b      	lsls	r3, r3, #2
 8005b2e:	4413      	add	r3, r2
 8005b30:	881b      	ldrh	r3, [r3, #0]
 8005b32:	b29b      	uxth	r3, r3
 8005b34:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005b38:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b3c:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 8005b40:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8005b44:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8005b48:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 8005b4c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8005b50:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8005b54:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 8005b58:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005b5c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005b60:	681a      	ldr	r2, [r3, #0]
 8005b62:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005b66:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	781b      	ldrb	r3, [r3, #0]
 8005b6e:	009b      	lsls	r3, r3, #2
 8005b70:	441a      	add	r2, r3
 8005b72:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8005b76:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005b7a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005b7e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005b82:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005b86:	b29b      	uxth	r3, r3
 8005b88:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8005b8a:	2300      	movs	r3, #0
}
 8005b8c:	4618      	mov	r0, r3
 8005b8e:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8005b92:	46bd      	mov	sp, r7
 8005b94:	bd80      	pop	{r7, pc}

08005b96 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005b96:	b480      	push	{r7}
 8005b98:	b085      	sub	sp, #20
 8005b9a:	af00      	add	r7, sp, #0
 8005b9c:	6078      	str	r0, [r7, #4]
 8005b9e:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8005ba0:	683b      	ldr	r3, [r7, #0]
 8005ba2:	785b      	ldrb	r3, [r3, #1]
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d020      	beq.n	8005bea <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8005ba8:	687a      	ldr	r2, [r7, #4]
 8005baa:	683b      	ldr	r3, [r7, #0]
 8005bac:	781b      	ldrb	r3, [r3, #0]
 8005bae:	009b      	lsls	r3, r3, #2
 8005bb0:	4413      	add	r3, r2
 8005bb2:	881b      	ldrh	r3, [r3, #0]
 8005bb4:	b29b      	uxth	r3, r3
 8005bb6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005bba:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005bbe:	81bb      	strh	r3, [r7, #12]
 8005bc0:	89bb      	ldrh	r3, [r7, #12]
 8005bc2:	f083 0310 	eor.w	r3, r3, #16
 8005bc6:	81bb      	strh	r3, [r7, #12]
 8005bc8:	687a      	ldr	r2, [r7, #4]
 8005bca:	683b      	ldr	r3, [r7, #0]
 8005bcc:	781b      	ldrb	r3, [r3, #0]
 8005bce:	009b      	lsls	r3, r3, #2
 8005bd0:	441a      	add	r2, r3
 8005bd2:	89bb      	ldrh	r3, [r7, #12]
 8005bd4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005bd8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005bdc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005be0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005be4:	b29b      	uxth	r3, r3
 8005be6:	8013      	strh	r3, [r2, #0]
 8005be8:	e01f      	b.n	8005c2a <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8005bea:	687a      	ldr	r2, [r7, #4]
 8005bec:	683b      	ldr	r3, [r7, #0]
 8005bee:	781b      	ldrb	r3, [r3, #0]
 8005bf0:	009b      	lsls	r3, r3, #2
 8005bf2:	4413      	add	r3, r2
 8005bf4:	881b      	ldrh	r3, [r3, #0]
 8005bf6:	b29b      	uxth	r3, r3
 8005bf8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005bfc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c00:	81fb      	strh	r3, [r7, #14]
 8005c02:	89fb      	ldrh	r3, [r7, #14]
 8005c04:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8005c08:	81fb      	strh	r3, [r7, #14]
 8005c0a:	687a      	ldr	r2, [r7, #4]
 8005c0c:	683b      	ldr	r3, [r7, #0]
 8005c0e:	781b      	ldrb	r3, [r3, #0]
 8005c10:	009b      	lsls	r3, r3, #2
 8005c12:	441a      	add	r2, r3
 8005c14:	89fb      	ldrh	r3, [r7, #14]
 8005c16:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005c1a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005c1e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005c22:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005c26:	b29b      	uxth	r3, r3
 8005c28:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8005c2a:	2300      	movs	r3, #0
}
 8005c2c:	4618      	mov	r0, r3
 8005c2e:	3714      	adds	r7, #20
 8005c30:	46bd      	mov	sp, r7
 8005c32:	bc80      	pop	{r7}
 8005c34:	4770      	bx	lr

08005c36 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005c36:	b480      	push	{r7}
 8005c38:	b087      	sub	sp, #28
 8005c3a:	af00      	add	r7, sp, #0
 8005c3c:	6078      	str	r0, [r7, #4]
 8005c3e:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8005c40:	683b      	ldr	r3, [r7, #0]
 8005c42:	7b1b      	ldrb	r3, [r3, #12]
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	f040 809d 	bne.w	8005d84 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 8005c4a:	683b      	ldr	r3, [r7, #0]
 8005c4c:	785b      	ldrb	r3, [r3, #1]
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d04c      	beq.n	8005cec <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005c52:	687a      	ldr	r2, [r7, #4]
 8005c54:	683b      	ldr	r3, [r7, #0]
 8005c56:	781b      	ldrb	r3, [r3, #0]
 8005c58:	009b      	lsls	r3, r3, #2
 8005c5a:	4413      	add	r3, r2
 8005c5c:	881b      	ldrh	r3, [r3, #0]
 8005c5e:	823b      	strh	r3, [r7, #16]
 8005c60:	8a3b      	ldrh	r3, [r7, #16]
 8005c62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d01b      	beq.n	8005ca2 <USB_EPClearStall+0x6c>
 8005c6a:	687a      	ldr	r2, [r7, #4]
 8005c6c:	683b      	ldr	r3, [r7, #0]
 8005c6e:	781b      	ldrb	r3, [r3, #0]
 8005c70:	009b      	lsls	r3, r3, #2
 8005c72:	4413      	add	r3, r2
 8005c74:	881b      	ldrh	r3, [r3, #0]
 8005c76:	b29b      	uxth	r3, r3
 8005c78:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005c7c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c80:	81fb      	strh	r3, [r7, #14]
 8005c82:	687a      	ldr	r2, [r7, #4]
 8005c84:	683b      	ldr	r3, [r7, #0]
 8005c86:	781b      	ldrb	r3, [r3, #0]
 8005c88:	009b      	lsls	r3, r3, #2
 8005c8a:	441a      	add	r2, r3
 8005c8c:	89fb      	ldrh	r3, [r7, #14]
 8005c8e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005c92:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005c96:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005c9a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005c9e:	b29b      	uxth	r3, r3
 8005ca0:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005ca2:	683b      	ldr	r3, [r7, #0]
 8005ca4:	78db      	ldrb	r3, [r3, #3]
 8005ca6:	2b01      	cmp	r3, #1
 8005ca8:	d06c      	beq.n	8005d84 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8005caa:	687a      	ldr	r2, [r7, #4]
 8005cac:	683b      	ldr	r3, [r7, #0]
 8005cae:	781b      	ldrb	r3, [r3, #0]
 8005cb0:	009b      	lsls	r3, r3, #2
 8005cb2:	4413      	add	r3, r2
 8005cb4:	881b      	ldrh	r3, [r3, #0]
 8005cb6:	b29b      	uxth	r3, r3
 8005cb8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005cbc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005cc0:	81bb      	strh	r3, [r7, #12]
 8005cc2:	89bb      	ldrh	r3, [r7, #12]
 8005cc4:	f083 0320 	eor.w	r3, r3, #32
 8005cc8:	81bb      	strh	r3, [r7, #12]
 8005cca:	687a      	ldr	r2, [r7, #4]
 8005ccc:	683b      	ldr	r3, [r7, #0]
 8005cce:	781b      	ldrb	r3, [r3, #0]
 8005cd0:	009b      	lsls	r3, r3, #2
 8005cd2:	441a      	add	r2, r3
 8005cd4:	89bb      	ldrh	r3, [r7, #12]
 8005cd6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005cda:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005cde:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005ce2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005ce6:	b29b      	uxth	r3, r3
 8005ce8:	8013      	strh	r3, [r2, #0]
 8005cea:	e04b      	b.n	8005d84 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005cec:	687a      	ldr	r2, [r7, #4]
 8005cee:	683b      	ldr	r3, [r7, #0]
 8005cf0:	781b      	ldrb	r3, [r3, #0]
 8005cf2:	009b      	lsls	r3, r3, #2
 8005cf4:	4413      	add	r3, r2
 8005cf6:	881b      	ldrh	r3, [r3, #0]
 8005cf8:	82fb      	strh	r3, [r7, #22]
 8005cfa:	8afb      	ldrh	r3, [r7, #22]
 8005cfc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d01b      	beq.n	8005d3c <USB_EPClearStall+0x106>
 8005d04:	687a      	ldr	r2, [r7, #4]
 8005d06:	683b      	ldr	r3, [r7, #0]
 8005d08:	781b      	ldrb	r3, [r3, #0]
 8005d0a:	009b      	lsls	r3, r3, #2
 8005d0c:	4413      	add	r3, r2
 8005d0e:	881b      	ldrh	r3, [r3, #0]
 8005d10:	b29b      	uxth	r3, r3
 8005d12:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005d16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d1a:	82bb      	strh	r3, [r7, #20]
 8005d1c:	687a      	ldr	r2, [r7, #4]
 8005d1e:	683b      	ldr	r3, [r7, #0]
 8005d20:	781b      	ldrb	r3, [r3, #0]
 8005d22:	009b      	lsls	r3, r3, #2
 8005d24:	441a      	add	r2, r3
 8005d26:	8abb      	ldrh	r3, [r7, #20]
 8005d28:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005d2c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005d30:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005d34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005d38:	b29b      	uxth	r3, r3
 8005d3a:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005d3c:	687a      	ldr	r2, [r7, #4]
 8005d3e:	683b      	ldr	r3, [r7, #0]
 8005d40:	781b      	ldrb	r3, [r3, #0]
 8005d42:	009b      	lsls	r3, r3, #2
 8005d44:	4413      	add	r3, r2
 8005d46:	881b      	ldrh	r3, [r3, #0]
 8005d48:	b29b      	uxth	r3, r3
 8005d4a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005d4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d52:	827b      	strh	r3, [r7, #18]
 8005d54:	8a7b      	ldrh	r3, [r7, #18]
 8005d56:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8005d5a:	827b      	strh	r3, [r7, #18]
 8005d5c:	8a7b      	ldrh	r3, [r7, #18]
 8005d5e:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8005d62:	827b      	strh	r3, [r7, #18]
 8005d64:	687a      	ldr	r2, [r7, #4]
 8005d66:	683b      	ldr	r3, [r7, #0]
 8005d68:	781b      	ldrb	r3, [r3, #0]
 8005d6a:	009b      	lsls	r3, r3, #2
 8005d6c:	441a      	add	r2, r3
 8005d6e:	8a7b      	ldrh	r3, [r7, #18]
 8005d70:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005d74:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005d78:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005d7c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005d80:	b29b      	uxth	r3, r3
 8005d82:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8005d84:	2300      	movs	r3, #0
}
 8005d86:	4618      	mov	r0, r3
 8005d88:	371c      	adds	r7, #28
 8005d8a:	46bd      	mov	sp, r7
 8005d8c:	bc80      	pop	{r7}
 8005d8e:	4770      	bx	lr

08005d90 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8005d90:	b480      	push	{r7}
 8005d92:	b083      	sub	sp, #12
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	6078      	str	r0, [r7, #4]
 8005d98:	460b      	mov	r3, r1
 8005d9a:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8005d9c:	78fb      	ldrb	r3, [r7, #3]
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d103      	bne.n	8005daa <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	2280      	movs	r2, #128	; 0x80
 8005da6:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8005daa:	2300      	movs	r3, #0
}
 8005dac:	4618      	mov	r0, r3
 8005dae:	370c      	adds	r7, #12
 8005db0:	46bd      	mov	sp, r7
 8005db2:	bc80      	pop	{r7}
 8005db4:	4770      	bx	lr

08005db6 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8005db6:	b480      	push	{r7}
 8005db8:	b083      	sub	sp, #12
 8005dba:	af00      	add	r7, sp, #0
 8005dbc:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8005dbe:	2300      	movs	r3, #0
}
 8005dc0:	4618      	mov	r0, r3
 8005dc2:	370c      	adds	r7, #12
 8005dc4:	46bd      	mov	sp, r7
 8005dc6:	bc80      	pop	{r7}
 8005dc8:	4770      	bx	lr

08005dca <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 8005dca:	b480      	push	{r7}
 8005dcc:	b083      	sub	sp, #12
 8005dce:	af00      	add	r7, sp, #0
 8005dd0:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8005dd2:	2300      	movs	r3, #0
}
 8005dd4:	4618      	mov	r0, r3
 8005dd6:	370c      	adds	r7, #12
 8005dd8:	46bd      	mov	sp, r7
 8005dda:	bc80      	pop	{r7}
 8005ddc:	4770      	bx	lr

08005dde <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 8005dde:	b480      	push	{r7}
 8005de0:	b085      	sub	sp, #20
 8005de2:	af00      	add	r7, sp, #0
 8005de4:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005dec:	b29b      	uxth	r3, r3
 8005dee:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8005df0:	68fb      	ldr	r3, [r7, #12]
}
 8005df2:	4618      	mov	r0, r3
 8005df4:	3714      	adds	r7, #20
 8005df6:	46bd      	mov	sp, r7
 8005df8:	bc80      	pop	{r7}
 8005dfa:	4770      	bx	lr

08005dfc <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8005dfc:	b480      	push	{r7}
 8005dfe:	b083      	sub	sp, #12
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	6078      	str	r0, [r7, #4]
 8005e04:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8005e06:	2300      	movs	r3, #0
}
 8005e08:	4618      	mov	r0, r3
 8005e0a:	370c      	adds	r7, #12
 8005e0c:	46bd      	mov	sp, r7
 8005e0e:	bc80      	pop	{r7}
 8005e10:	4770      	bx	lr

08005e12 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8005e12:	b480      	push	{r7}
 8005e14:	b08b      	sub	sp, #44	; 0x2c
 8005e16:	af00      	add	r7, sp, #0
 8005e18:	60f8      	str	r0, [r7, #12]
 8005e1a:	60b9      	str	r1, [r7, #8]
 8005e1c:	4611      	mov	r1, r2
 8005e1e:	461a      	mov	r2, r3
 8005e20:	460b      	mov	r3, r1
 8005e22:	80fb      	strh	r3, [r7, #6]
 8005e24:	4613      	mov	r3, r2
 8005e26:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8005e28:	88bb      	ldrh	r3, [r7, #4]
 8005e2a:	3301      	adds	r3, #1
 8005e2c:	085b      	lsrs	r3, r3, #1
 8005e2e:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8005e34:	68bb      	ldr	r3, [r7, #8]
 8005e36:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8005e38:	88fb      	ldrh	r3, [r7, #6]
 8005e3a:	005a      	lsls	r2, r3, #1
 8005e3c:	697b      	ldr	r3, [r7, #20]
 8005e3e:	4413      	add	r3, r2
 8005e40:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005e44:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8005e46:	69bb      	ldr	r3, [r7, #24]
 8005e48:	627b      	str	r3, [r7, #36]	; 0x24
 8005e4a:	e01e      	b.n	8005e8a <USB_WritePMA+0x78>
  {
    WrVal = pBuf[0];
 8005e4c:	69fb      	ldr	r3, [r7, #28]
 8005e4e:	781b      	ldrb	r3, [r3, #0]
 8005e50:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8005e52:	69fb      	ldr	r3, [r7, #28]
 8005e54:	3301      	adds	r3, #1
 8005e56:	781b      	ldrb	r3, [r3, #0]
 8005e58:	021b      	lsls	r3, r3, #8
 8005e5a:	b21a      	sxth	r2, r3
 8005e5c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8005e60:	4313      	orrs	r3, r2
 8005e62:	b21b      	sxth	r3, r3
 8005e64:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8005e66:	6a3b      	ldr	r3, [r7, #32]
 8005e68:	8a7a      	ldrh	r2, [r7, #18]
 8005e6a:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8005e6c:	6a3b      	ldr	r3, [r7, #32]
 8005e6e:	3302      	adds	r3, #2
 8005e70:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
 8005e72:	6a3b      	ldr	r3, [r7, #32]
 8005e74:	3302      	adds	r3, #2
 8005e76:	623b      	str	r3, [r7, #32]
#endif /* PMA_ACCESS */

    pBuf++;
 8005e78:	69fb      	ldr	r3, [r7, #28]
 8005e7a:	3301      	adds	r3, #1
 8005e7c:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8005e7e:	69fb      	ldr	r3, [r7, #28]
 8005e80:	3301      	adds	r3, #1
 8005e82:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8005e84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e86:	3b01      	subs	r3, #1
 8005e88:	627b      	str	r3, [r7, #36]	; 0x24
 8005e8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d1dd      	bne.n	8005e4c <USB_WritePMA+0x3a>
  }
}
 8005e90:	bf00      	nop
 8005e92:	bf00      	nop
 8005e94:	372c      	adds	r7, #44	; 0x2c
 8005e96:	46bd      	mov	sp, r7
 8005e98:	bc80      	pop	{r7}
 8005e9a:	4770      	bx	lr

08005e9c <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8005e9c:	b480      	push	{r7}
 8005e9e:	b08b      	sub	sp, #44	; 0x2c
 8005ea0:	af00      	add	r7, sp, #0
 8005ea2:	60f8      	str	r0, [r7, #12]
 8005ea4:	60b9      	str	r1, [r7, #8]
 8005ea6:	4611      	mov	r1, r2
 8005ea8:	461a      	mov	r2, r3
 8005eaa:	460b      	mov	r3, r1
 8005eac:	80fb      	strh	r3, [r7, #6]
 8005eae:	4613      	mov	r3, r2
 8005eb0:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8005eb2:	88bb      	ldrh	r3, [r7, #4]
 8005eb4:	085b      	lsrs	r3, r3, #1
 8005eb6:	b29b      	uxth	r3, r3
 8005eb8:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8005ebe:	68bb      	ldr	r3, [r7, #8]
 8005ec0:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8005ec2:	88fb      	ldrh	r3, [r7, #6]
 8005ec4:	005a      	lsls	r2, r3, #1
 8005ec6:	697b      	ldr	r3, [r7, #20]
 8005ec8:	4413      	add	r3, r2
 8005eca:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005ece:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8005ed0:	69bb      	ldr	r3, [r7, #24]
 8005ed2:	627b      	str	r3, [r7, #36]	; 0x24
 8005ed4:	e01b      	b.n	8005f0e <USB_ReadPMA+0x72>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8005ed6:	6a3b      	ldr	r3, [r7, #32]
 8005ed8:	881b      	ldrh	r3, [r3, #0]
 8005eda:	b29b      	uxth	r3, r3
 8005edc:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8005ede:	6a3b      	ldr	r3, [r7, #32]
 8005ee0:	3302      	adds	r3, #2
 8005ee2:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8005ee4:	693b      	ldr	r3, [r7, #16]
 8005ee6:	b2da      	uxtb	r2, r3
 8005ee8:	69fb      	ldr	r3, [r7, #28]
 8005eea:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8005eec:	69fb      	ldr	r3, [r7, #28]
 8005eee:	3301      	adds	r3, #1
 8005ef0:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8005ef2:	693b      	ldr	r3, [r7, #16]
 8005ef4:	0a1b      	lsrs	r3, r3, #8
 8005ef6:	b2da      	uxtb	r2, r3
 8005ef8:	69fb      	ldr	r3, [r7, #28]
 8005efa:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8005efc:	69fb      	ldr	r3, [r7, #28]
 8005efe:	3301      	adds	r3, #1
 8005f00:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 8005f02:	6a3b      	ldr	r3, [r7, #32]
 8005f04:	3302      	adds	r3, #2
 8005f06:	623b      	str	r3, [r7, #32]
  for (count = n; count != 0U; count--)
 8005f08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f0a:	3b01      	subs	r3, #1
 8005f0c:	627b      	str	r3, [r7, #36]	; 0x24
 8005f0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d1e0      	bne.n	8005ed6 <USB_ReadPMA+0x3a>
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8005f14:	88bb      	ldrh	r3, [r7, #4]
 8005f16:	f003 0301 	and.w	r3, r3, #1
 8005f1a:	b29b      	uxth	r3, r3
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d007      	beq.n	8005f30 <USB_ReadPMA+0x94>
  {
    RdVal = *pdwVal;
 8005f20:	6a3b      	ldr	r3, [r7, #32]
 8005f22:	881b      	ldrh	r3, [r3, #0]
 8005f24:	b29b      	uxth	r3, r3
 8005f26:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8005f28:	693b      	ldr	r3, [r7, #16]
 8005f2a:	b2da      	uxtb	r2, r3
 8005f2c:	69fb      	ldr	r3, [r7, #28]
 8005f2e:	701a      	strb	r2, [r3, #0]
  }
}
 8005f30:	bf00      	nop
 8005f32:	372c      	adds	r7, #44	; 0x2c
 8005f34:	46bd      	mov	sp, r7
 8005f36:	bc80      	pop	{r7}
 8005f38:	4770      	bx	lr

08005f3a <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005f3a:	b580      	push	{r7, lr}
 8005f3c:	b084      	sub	sp, #16
 8005f3e:	af00      	add	r7, sp, #0
 8005f40:	6078      	str	r0, [r7, #4]
 8005f42:	460b      	mov	r3, r1
 8005f44:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8005f46:	2300      	movs	r3, #0
 8005f48:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	7c1b      	ldrb	r3, [r3, #16]
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d115      	bne.n	8005f7e <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8005f52:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005f56:	2202      	movs	r2, #2
 8005f58:	2181      	movs	r1, #129	; 0x81
 8005f5a:	6878      	ldr	r0, [r7, #4]
 8005f5c:	f001 fe87 	bl	8007c6e <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	2201      	movs	r2, #1
 8005f64:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8005f66:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005f6a:	2202      	movs	r2, #2
 8005f6c:	2101      	movs	r1, #1
 8005f6e:	6878      	ldr	r0, [r7, #4]
 8005f70:	f001 fe7d 	bl	8007c6e <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2201      	movs	r2, #1
 8005f78:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 8005f7c:	e012      	b.n	8005fa4 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8005f7e:	2340      	movs	r3, #64	; 0x40
 8005f80:	2202      	movs	r2, #2
 8005f82:	2181      	movs	r1, #129	; 0x81
 8005f84:	6878      	ldr	r0, [r7, #4]
 8005f86:	f001 fe72 	bl	8007c6e <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	2201      	movs	r2, #1
 8005f8e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8005f90:	2340      	movs	r3, #64	; 0x40
 8005f92:	2202      	movs	r2, #2
 8005f94:	2101      	movs	r1, #1
 8005f96:	6878      	ldr	r0, [r7, #4]
 8005f98:	f001 fe69 	bl	8007c6e <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	2201      	movs	r2, #1
 8005fa0:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8005fa4:	2308      	movs	r3, #8
 8005fa6:	2203      	movs	r2, #3
 8005fa8:	2182      	movs	r1, #130	; 0x82
 8005faa:	6878      	ldr	r0, [r7, #4]
 8005fac:	f001 fe5f 	bl	8007c6e <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	2201      	movs	r2, #1
 8005fb4:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8005fb6:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8005fba:	f001 ff7f 	bl	8007ebc <USBD_static_malloc>
 8005fbe:	4602      	mov	r2, r0
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d102      	bne.n	8005fd6 <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 8005fd0:	2301      	movs	r3, #1
 8005fd2:	73fb      	strb	r3, [r7, #15]
 8005fd4:	e026      	b.n	8006024 <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005fdc:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8005fe8:	68bb      	ldr	r3, [r7, #8]
 8005fea:	2200      	movs	r2, #0
 8005fec:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 8005ff0:	68bb      	ldr	r3, [r7, #8]
 8005ff2:	2200      	movs	r2, #0
 8005ff4:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	7c1b      	ldrb	r3, [r3, #16]
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d109      	bne.n	8006014 <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8006000:	68bb      	ldr	r3, [r7, #8]
 8006002:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006006:	f44f 7300 	mov.w	r3, #512	; 0x200
 800600a:	2101      	movs	r1, #1
 800600c:	6878      	ldr	r0, [r7, #4]
 800600e:	f001 ff1e 	bl	8007e4e <USBD_LL_PrepareReceive>
 8006012:	e007      	b.n	8006024 <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8006014:	68bb      	ldr	r3, [r7, #8]
 8006016:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800601a:	2340      	movs	r3, #64	; 0x40
 800601c:	2101      	movs	r1, #1
 800601e:	6878      	ldr	r0, [r7, #4]
 8006020:	f001 ff15 	bl	8007e4e <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8006024:	7bfb      	ldrb	r3, [r7, #15]
}
 8006026:	4618      	mov	r0, r3
 8006028:	3710      	adds	r7, #16
 800602a:	46bd      	mov	sp, r7
 800602c:	bd80      	pop	{r7, pc}

0800602e <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800602e:	b580      	push	{r7, lr}
 8006030:	b084      	sub	sp, #16
 8006032:	af00      	add	r7, sp, #0
 8006034:	6078      	str	r0, [r7, #4]
 8006036:	460b      	mov	r3, r1
 8006038:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800603a:	2300      	movs	r3, #0
 800603c:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800603e:	2181      	movs	r1, #129	; 0x81
 8006040:	6878      	ldr	r0, [r7, #4]
 8006042:	f001 fe3a 	bl	8007cba <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	2200      	movs	r2, #0
 800604a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800604c:	2101      	movs	r1, #1
 800604e:	6878      	ldr	r0, [r7, #4]
 8006050:	f001 fe33 	bl	8007cba <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	2200      	movs	r2, #0
 8006058:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800605c:	2182      	movs	r1, #130	; 0x82
 800605e:	6878      	ldr	r0, [r7, #4]
 8006060:	f001 fe2b 	bl	8007cba <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	2200      	movs	r2, #0
 8006068:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006070:	2b00      	cmp	r3, #0
 8006072:	d00e      	beq.n	8006092 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800607a:	685b      	ldr	r3, [r3, #4]
 800607c:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006084:	4618      	mov	r0, r3
 8006086:	f001 ff25 	bl	8007ed4 <USBD_static_free>
    pdev->pClassData = NULL;
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	2200      	movs	r2, #0
 800608e:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 8006092:	7bfb      	ldrb	r3, [r7, #15]
}
 8006094:	4618      	mov	r0, r3
 8006096:	3710      	adds	r7, #16
 8006098:	46bd      	mov	sp, r7
 800609a:	bd80      	pop	{r7, pc}

0800609c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800609c:	b580      	push	{r7, lr}
 800609e:	b086      	sub	sp, #24
 80060a0:	af00      	add	r7, sp, #0
 80060a2:	6078      	str	r0, [r7, #4]
 80060a4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80060ac:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 80060ae:	2300      	movs	r3, #0
 80060b0:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 80060b2:	2300      	movs	r3, #0
 80060b4:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 80060b6:	2300      	movs	r3, #0
 80060b8:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80060ba:	683b      	ldr	r3, [r7, #0]
 80060bc:	781b      	ldrb	r3, [r3, #0]
 80060be:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d039      	beq.n	800613a <USBD_CDC_Setup+0x9e>
 80060c6:	2b20      	cmp	r3, #32
 80060c8:	d17f      	bne.n	80061ca <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 80060ca:	683b      	ldr	r3, [r7, #0]
 80060cc:	88db      	ldrh	r3, [r3, #6]
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d029      	beq.n	8006126 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 80060d2:	683b      	ldr	r3, [r7, #0]
 80060d4:	781b      	ldrb	r3, [r3, #0]
 80060d6:	b25b      	sxtb	r3, r3
 80060d8:	2b00      	cmp	r3, #0
 80060da:	da11      	bge.n	8006100 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80060e2:	689b      	ldr	r3, [r3, #8]
 80060e4:	683a      	ldr	r2, [r7, #0]
 80060e6:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 80060e8:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80060ea:	683a      	ldr	r2, [r7, #0]
 80060ec:	88d2      	ldrh	r2, [r2, #6]
 80060ee:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 80060f0:	6939      	ldr	r1, [r7, #16]
 80060f2:	683b      	ldr	r3, [r7, #0]
 80060f4:	88db      	ldrh	r3, [r3, #6]
 80060f6:	461a      	mov	r2, r3
 80060f8:	6878      	ldr	r0, [r7, #4]
 80060fa:	f001 fa0a 	bl	8007512 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 80060fe:	e06b      	b.n	80061d8 <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 8006100:	683b      	ldr	r3, [r7, #0]
 8006102:	785a      	ldrb	r2, [r3, #1]
 8006104:	693b      	ldr	r3, [r7, #16]
 8006106:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800610a:	683b      	ldr	r3, [r7, #0]
 800610c:	88db      	ldrh	r3, [r3, #6]
 800610e:	b2da      	uxtb	r2, r3
 8006110:	693b      	ldr	r3, [r7, #16]
 8006112:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8006116:	6939      	ldr	r1, [r7, #16]
 8006118:	683b      	ldr	r3, [r7, #0]
 800611a:	88db      	ldrh	r3, [r3, #6]
 800611c:	461a      	mov	r2, r3
 800611e:	6878      	ldr	r0, [r7, #4]
 8006120:	f001 fa25 	bl	800756e <USBD_CtlPrepareRx>
      break;
 8006124:	e058      	b.n	80061d8 <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800612c:	689b      	ldr	r3, [r3, #8]
 800612e:	683a      	ldr	r2, [r7, #0]
 8006130:	7850      	ldrb	r0, [r2, #1]
 8006132:	2200      	movs	r2, #0
 8006134:	6839      	ldr	r1, [r7, #0]
 8006136:	4798      	blx	r3
      break;
 8006138:	e04e      	b.n	80061d8 <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800613a:	683b      	ldr	r3, [r7, #0]
 800613c:	785b      	ldrb	r3, [r3, #1]
 800613e:	2b0b      	cmp	r3, #11
 8006140:	d02e      	beq.n	80061a0 <USBD_CDC_Setup+0x104>
 8006142:	2b0b      	cmp	r3, #11
 8006144:	dc38      	bgt.n	80061b8 <USBD_CDC_Setup+0x11c>
 8006146:	2b00      	cmp	r3, #0
 8006148:	d002      	beq.n	8006150 <USBD_CDC_Setup+0xb4>
 800614a:	2b0a      	cmp	r3, #10
 800614c:	d014      	beq.n	8006178 <USBD_CDC_Setup+0xdc>
 800614e:	e033      	b.n	80061b8 <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006156:	2b03      	cmp	r3, #3
 8006158:	d107      	bne.n	800616a <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 800615a:	f107 030c 	add.w	r3, r7, #12
 800615e:	2202      	movs	r2, #2
 8006160:	4619      	mov	r1, r3
 8006162:	6878      	ldr	r0, [r7, #4]
 8006164:	f001 f9d5 	bl	8007512 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006168:	e02e      	b.n	80061c8 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 800616a:	6839      	ldr	r1, [r7, #0]
 800616c:	6878      	ldr	r0, [r7, #4]
 800616e:	f001 f966 	bl	800743e <USBD_CtlError>
            ret = USBD_FAIL;
 8006172:	2302      	movs	r3, #2
 8006174:	75fb      	strb	r3, [r7, #23]
          break;
 8006176:	e027      	b.n	80061c8 <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800617e:	2b03      	cmp	r3, #3
 8006180:	d107      	bne.n	8006192 <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8006182:	f107 030f 	add.w	r3, r7, #15
 8006186:	2201      	movs	r2, #1
 8006188:	4619      	mov	r1, r3
 800618a:	6878      	ldr	r0, [r7, #4]
 800618c:	f001 f9c1 	bl	8007512 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006190:	e01a      	b.n	80061c8 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8006192:	6839      	ldr	r1, [r7, #0]
 8006194:	6878      	ldr	r0, [r7, #4]
 8006196:	f001 f952 	bl	800743e <USBD_CtlError>
            ret = USBD_FAIL;
 800619a:	2302      	movs	r3, #2
 800619c:	75fb      	strb	r3, [r7, #23]
          break;
 800619e:	e013      	b.n	80061c8 <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80061a6:	2b03      	cmp	r3, #3
 80061a8:	d00d      	beq.n	80061c6 <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 80061aa:	6839      	ldr	r1, [r7, #0]
 80061ac:	6878      	ldr	r0, [r7, #4]
 80061ae:	f001 f946 	bl	800743e <USBD_CtlError>
            ret = USBD_FAIL;
 80061b2:	2302      	movs	r3, #2
 80061b4:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80061b6:	e006      	b.n	80061c6 <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 80061b8:	6839      	ldr	r1, [r7, #0]
 80061ba:	6878      	ldr	r0, [r7, #4]
 80061bc:	f001 f93f 	bl	800743e <USBD_CtlError>
          ret = USBD_FAIL;
 80061c0:	2302      	movs	r3, #2
 80061c2:	75fb      	strb	r3, [r7, #23]
          break;
 80061c4:	e000      	b.n	80061c8 <USBD_CDC_Setup+0x12c>
          break;
 80061c6:	bf00      	nop
      }
      break;
 80061c8:	e006      	b.n	80061d8 <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 80061ca:	6839      	ldr	r1, [r7, #0]
 80061cc:	6878      	ldr	r0, [r7, #4]
 80061ce:	f001 f936 	bl	800743e <USBD_CtlError>
      ret = USBD_FAIL;
 80061d2:	2302      	movs	r3, #2
 80061d4:	75fb      	strb	r3, [r7, #23]
      break;
 80061d6:	bf00      	nop
  }

  return ret;
 80061d8:	7dfb      	ldrb	r3, [r7, #23]
}
 80061da:	4618      	mov	r0, r3
 80061dc:	3718      	adds	r7, #24
 80061de:	46bd      	mov	sp, r7
 80061e0:	bd80      	pop	{r7, pc}

080061e2 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80061e2:	b580      	push	{r7, lr}
 80061e4:	b084      	sub	sp, #16
 80061e6:	af00      	add	r7, sp, #0
 80061e8:	6078      	str	r0, [r7, #4]
 80061ea:	460b      	mov	r3, r1
 80061ec:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80061f4:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80061fc:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006204:	2b00      	cmp	r3, #0
 8006206:	d03a      	beq.n	800627e <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8006208:	78fa      	ldrb	r2, [r7, #3]
 800620a:	6879      	ldr	r1, [r7, #4]
 800620c:	4613      	mov	r3, r2
 800620e:	009b      	lsls	r3, r3, #2
 8006210:	4413      	add	r3, r2
 8006212:	009b      	lsls	r3, r3, #2
 8006214:	440b      	add	r3, r1
 8006216:	331c      	adds	r3, #28
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	2b00      	cmp	r3, #0
 800621c:	d029      	beq.n	8006272 <USBD_CDC_DataIn+0x90>
 800621e:	78fa      	ldrb	r2, [r7, #3]
 8006220:	6879      	ldr	r1, [r7, #4]
 8006222:	4613      	mov	r3, r2
 8006224:	009b      	lsls	r3, r3, #2
 8006226:	4413      	add	r3, r2
 8006228:	009b      	lsls	r3, r3, #2
 800622a:	440b      	add	r3, r1
 800622c:	331c      	adds	r3, #28
 800622e:	681a      	ldr	r2, [r3, #0]
 8006230:	78f9      	ldrb	r1, [r7, #3]
 8006232:	68b8      	ldr	r0, [r7, #8]
 8006234:	460b      	mov	r3, r1
 8006236:	009b      	lsls	r3, r3, #2
 8006238:	440b      	add	r3, r1
 800623a:	00db      	lsls	r3, r3, #3
 800623c:	4403      	add	r3, r0
 800623e:	3320      	adds	r3, #32
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	fbb2 f1f3 	udiv	r1, r2, r3
 8006246:	fb01 f303 	mul.w	r3, r1, r3
 800624a:	1ad3      	subs	r3, r2, r3
 800624c:	2b00      	cmp	r3, #0
 800624e:	d110      	bne.n	8006272 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8006250:	78fa      	ldrb	r2, [r7, #3]
 8006252:	6879      	ldr	r1, [r7, #4]
 8006254:	4613      	mov	r3, r2
 8006256:	009b      	lsls	r3, r3, #2
 8006258:	4413      	add	r3, r2
 800625a:	009b      	lsls	r3, r3, #2
 800625c:	440b      	add	r3, r1
 800625e:	331c      	adds	r3, #28
 8006260:	2200      	movs	r2, #0
 8006262:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8006264:	78f9      	ldrb	r1, [r7, #3]
 8006266:	2300      	movs	r3, #0
 8006268:	2200      	movs	r2, #0
 800626a:	6878      	ldr	r0, [r7, #4]
 800626c:	f001 fdcc 	bl	8007e08 <USBD_LL_Transmit>
 8006270:	e003      	b.n	800627a <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	2200      	movs	r2, #0
 8006276:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 800627a:	2300      	movs	r3, #0
 800627c:	e000      	b.n	8006280 <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 800627e:	2302      	movs	r3, #2
  }
}
 8006280:	4618      	mov	r0, r3
 8006282:	3710      	adds	r7, #16
 8006284:	46bd      	mov	sp, r7
 8006286:	bd80      	pop	{r7, pc}

08006288 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006288:	b580      	push	{r7, lr}
 800628a:	b084      	sub	sp, #16
 800628c:	af00      	add	r7, sp, #0
 800628e:	6078      	str	r0, [r7, #4]
 8006290:	460b      	mov	r3, r1
 8006292:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800629a:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800629c:	78fb      	ldrb	r3, [r7, #3]
 800629e:	4619      	mov	r1, r3
 80062a0:	6878      	ldr	r0, [r7, #4]
 80062a2:	f001 fdf7 	bl	8007e94 <USBD_LL_GetRxDataSize>
 80062a6:	4602      	mov	r2, r0
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d00d      	beq.n	80062d4 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80062be:	68db      	ldr	r3, [r3, #12]
 80062c0:	68fa      	ldr	r2, [r7, #12]
 80062c2:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 80062c6:	68fa      	ldr	r2, [r7, #12]
 80062c8:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 80062cc:	4611      	mov	r1, r2
 80062ce:	4798      	blx	r3

    return USBD_OK;
 80062d0:	2300      	movs	r3, #0
 80062d2:	e000      	b.n	80062d6 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 80062d4:	2302      	movs	r3, #2
  }
}
 80062d6:	4618      	mov	r0, r3
 80062d8:	3710      	adds	r7, #16
 80062da:	46bd      	mov	sp, r7
 80062dc:	bd80      	pop	{r7, pc}

080062de <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80062de:	b580      	push	{r7, lr}
 80062e0:	b084      	sub	sp, #16
 80062e2:	af00      	add	r7, sp, #0
 80062e4:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80062ec:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d015      	beq.n	8006324 <USBD_CDC_EP0_RxReady+0x46>
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80062fe:	2bff      	cmp	r3, #255	; 0xff
 8006300:	d010      	beq.n	8006324 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006308:	689b      	ldr	r3, [r3, #8]
 800630a:	68fa      	ldr	r2, [r7, #12]
 800630c:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 8006310:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8006312:	68fa      	ldr	r2, [r7, #12]
 8006314:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8006318:	b292      	uxth	r2, r2
 800631a:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	22ff      	movs	r2, #255	; 0xff
 8006320:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 8006324:	2300      	movs	r3, #0
}
 8006326:	4618      	mov	r0, r3
 8006328:	3710      	adds	r7, #16
 800632a:	46bd      	mov	sp, r7
 800632c:	bd80      	pop	{r7, pc}
	...

08006330 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8006330:	b480      	push	{r7}
 8006332:	b083      	sub	sp, #12
 8006334:	af00      	add	r7, sp, #0
 8006336:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	2243      	movs	r2, #67	; 0x43
 800633c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800633e:	4b03      	ldr	r3, [pc, #12]	; (800634c <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8006340:	4618      	mov	r0, r3
 8006342:	370c      	adds	r7, #12
 8006344:	46bd      	mov	sp, r7
 8006346:	bc80      	pop	{r7}
 8006348:	4770      	bx	lr
 800634a:	bf00      	nop
 800634c:	20000094 	.word	0x20000094

08006350 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8006350:	b480      	push	{r7}
 8006352:	b083      	sub	sp, #12
 8006354:	af00      	add	r7, sp, #0
 8006356:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	2243      	movs	r2, #67	; 0x43
 800635c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800635e:	4b03      	ldr	r3, [pc, #12]	; (800636c <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8006360:	4618      	mov	r0, r3
 8006362:	370c      	adds	r7, #12
 8006364:	46bd      	mov	sp, r7
 8006366:	bc80      	pop	{r7}
 8006368:	4770      	bx	lr
 800636a:	bf00      	nop
 800636c:	20000050 	.word	0x20000050

08006370 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8006370:	b480      	push	{r7}
 8006372:	b083      	sub	sp, #12
 8006374:	af00      	add	r7, sp, #0
 8006376:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	2243      	movs	r2, #67	; 0x43
 800637c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800637e:	4b03      	ldr	r3, [pc, #12]	; (800638c <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8006380:	4618      	mov	r0, r3
 8006382:	370c      	adds	r7, #12
 8006384:	46bd      	mov	sp, r7
 8006386:	bc80      	pop	{r7}
 8006388:	4770      	bx	lr
 800638a:	bf00      	nop
 800638c:	200000d8 	.word	0x200000d8

08006390 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8006390:	b480      	push	{r7}
 8006392:	b083      	sub	sp, #12
 8006394:	af00      	add	r7, sp, #0
 8006396:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	220a      	movs	r2, #10
 800639c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800639e:	4b03      	ldr	r3, [pc, #12]	; (80063ac <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80063a0:	4618      	mov	r0, r3
 80063a2:	370c      	adds	r7, #12
 80063a4:	46bd      	mov	sp, r7
 80063a6:	bc80      	pop	{r7}
 80063a8:	4770      	bx	lr
 80063aa:	bf00      	nop
 80063ac:	2000000c 	.word	0x2000000c

080063b0 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 80063b0:	b480      	push	{r7}
 80063b2:	b085      	sub	sp, #20
 80063b4:	af00      	add	r7, sp, #0
 80063b6:	6078      	str	r0, [r7, #4]
 80063b8:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 80063ba:	2302      	movs	r3, #2
 80063bc:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 80063be:	683b      	ldr	r3, [r7, #0]
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d005      	beq.n	80063d0 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	683a      	ldr	r2, [r7, #0]
 80063c8:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 80063cc:	2300      	movs	r3, #0
 80063ce:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80063d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80063d2:	4618      	mov	r0, r3
 80063d4:	3714      	adds	r7, #20
 80063d6:	46bd      	mov	sp, r7
 80063d8:	bc80      	pop	{r7}
 80063da:	4770      	bx	lr

080063dc <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 80063dc:	b480      	push	{r7}
 80063de:	b087      	sub	sp, #28
 80063e0:	af00      	add	r7, sp, #0
 80063e2:	60f8      	str	r0, [r7, #12]
 80063e4:	60b9      	str	r1, [r7, #8]
 80063e6:	4613      	mov	r3, r2
 80063e8:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80063f0:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 80063f2:	697b      	ldr	r3, [r7, #20]
 80063f4:	68ba      	ldr	r2, [r7, #8]
 80063f6:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 80063fa:	88fa      	ldrh	r2, [r7, #6]
 80063fc:	697b      	ldr	r3, [r7, #20]
 80063fe:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 8006402:	2300      	movs	r3, #0
}
 8006404:	4618      	mov	r0, r3
 8006406:	371c      	adds	r7, #28
 8006408:	46bd      	mov	sp, r7
 800640a:	bc80      	pop	{r7}
 800640c:	4770      	bx	lr

0800640e <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 800640e:	b480      	push	{r7}
 8006410:	b085      	sub	sp, #20
 8006412:	af00      	add	r7, sp, #0
 8006414:	6078      	str	r0, [r7, #4]
 8006416:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800641e:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	683a      	ldr	r2, [r7, #0]
 8006424:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 8006428:	2300      	movs	r3, #0
}
 800642a:	4618      	mov	r0, r3
 800642c:	3714      	adds	r7, #20
 800642e:	46bd      	mov	sp, r7
 8006430:	bc80      	pop	{r7}
 8006432:	4770      	bx	lr

08006434 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8006434:	b580      	push	{r7, lr}
 8006436:	b084      	sub	sp, #16
 8006438:	af00      	add	r7, sp, #0
 800643a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006442:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800644a:	2b00      	cmp	r3, #0
 800644c:	d01c      	beq.n	8006488 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006454:	2b00      	cmp	r3, #0
 8006456:	d115      	bne.n	8006484 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	2201      	movs	r2, #1
 800645c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8006476:	b29b      	uxth	r3, r3
 8006478:	2181      	movs	r1, #129	; 0x81
 800647a:	6878      	ldr	r0, [r7, #4]
 800647c:	f001 fcc4 	bl	8007e08 <USBD_LL_Transmit>

      return USBD_OK;
 8006480:	2300      	movs	r3, #0
 8006482:	e002      	b.n	800648a <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 8006484:	2301      	movs	r3, #1
 8006486:	e000      	b.n	800648a <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 8006488:	2302      	movs	r3, #2
  }
}
 800648a:	4618      	mov	r0, r3
 800648c:	3710      	adds	r7, #16
 800648e:	46bd      	mov	sp, r7
 8006490:	bd80      	pop	{r7, pc}

08006492 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8006492:	b580      	push	{r7, lr}
 8006494:	b084      	sub	sp, #16
 8006496:	af00      	add	r7, sp, #0
 8006498:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80064a0:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d017      	beq.n	80064dc <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	7c1b      	ldrb	r3, [r3, #16]
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d109      	bne.n	80064c8 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80064ba:	f44f 7300 	mov.w	r3, #512	; 0x200
 80064be:	2101      	movs	r1, #1
 80064c0:	6878      	ldr	r0, [r7, #4]
 80064c2:	f001 fcc4 	bl	8007e4e <USBD_LL_PrepareReceive>
 80064c6:	e007      	b.n	80064d8 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80064ce:	2340      	movs	r3, #64	; 0x40
 80064d0:	2101      	movs	r1, #1
 80064d2:	6878      	ldr	r0, [r7, #4]
 80064d4:	f001 fcbb 	bl	8007e4e <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 80064d8:	2300      	movs	r3, #0
 80064da:	e000      	b.n	80064de <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 80064dc:	2302      	movs	r3, #2
  }
}
 80064de:	4618      	mov	r0, r3
 80064e0:	3710      	adds	r7, #16
 80064e2:	46bd      	mov	sp, r7
 80064e4:	bd80      	pop	{r7, pc}

080064e6 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80064e6:	b580      	push	{r7, lr}
 80064e8:	b084      	sub	sp, #16
 80064ea:	af00      	add	r7, sp, #0
 80064ec:	60f8      	str	r0, [r7, #12]
 80064ee:	60b9      	str	r1, [r7, #8]
 80064f0:	4613      	mov	r3, r2
 80064f2:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d101      	bne.n	80064fe <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 80064fa:	2302      	movs	r3, #2
 80064fc:	e01a      	b.n	8006534 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006504:	2b00      	cmp	r3, #0
 8006506:	d003      	beq.n	8006510 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	2200      	movs	r2, #0
 800650c:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8006510:	68bb      	ldr	r3, [r7, #8]
 8006512:	2b00      	cmp	r3, #0
 8006514:	d003      	beq.n	800651e <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	68ba      	ldr	r2, [r7, #8]
 800651a:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	2201      	movs	r2, #1
 8006522:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	79fa      	ldrb	r2, [r7, #7]
 800652a:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800652c:	68f8      	ldr	r0, [r7, #12]
 800652e:	f001 fb29 	bl	8007b84 <USBD_LL_Init>

  return USBD_OK;
 8006532:	2300      	movs	r3, #0
}
 8006534:	4618      	mov	r0, r3
 8006536:	3710      	adds	r7, #16
 8006538:	46bd      	mov	sp, r7
 800653a:	bd80      	pop	{r7, pc}

0800653c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800653c:	b480      	push	{r7}
 800653e:	b085      	sub	sp, #20
 8006540:	af00      	add	r7, sp, #0
 8006542:	6078      	str	r0, [r7, #4]
 8006544:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8006546:	2300      	movs	r3, #0
 8006548:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 800654a:	683b      	ldr	r3, [r7, #0]
 800654c:	2b00      	cmp	r3, #0
 800654e:	d006      	beq.n	800655e <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	683a      	ldr	r2, [r7, #0]
 8006554:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 8006558:	2300      	movs	r3, #0
 800655a:	73fb      	strb	r3, [r7, #15]
 800655c:	e001      	b.n	8006562 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800655e:	2302      	movs	r3, #2
 8006560:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8006562:	7bfb      	ldrb	r3, [r7, #15]
}
 8006564:	4618      	mov	r0, r3
 8006566:	3714      	adds	r7, #20
 8006568:	46bd      	mov	sp, r7
 800656a:	bc80      	pop	{r7}
 800656c:	4770      	bx	lr

0800656e <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800656e:	b580      	push	{r7, lr}
 8006570:	b082      	sub	sp, #8
 8006572:	af00      	add	r7, sp, #0
 8006574:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8006576:	6878      	ldr	r0, [r7, #4]
 8006578:	f001 fb5e 	bl	8007c38 <USBD_LL_Start>

  return USBD_OK;
 800657c:	2300      	movs	r3, #0
}
 800657e:	4618      	mov	r0, r3
 8006580:	3708      	adds	r7, #8
 8006582:	46bd      	mov	sp, r7
 8006584:	bd80      	pop	{r7, pc}

08006586 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8006586:	b480      	push	{r7}
 8006588:	b083      	sub	sp, #12
 800658a:	af00      	add	r7, sp, #0
 800658c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800658e:	2300      	movs	r3, #0
}
 8006590:	4618      	mov	r0, r3
 8006592:	370c      	adds	r7, #12
 8006594:	46bd      	mov	sp, r7
 8006596:	bc80      	pop	{r7}
 8006598:	4770      	bx	lr

0800659a <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800659a:	b580      	push	{r7, lr}
 800659c:	b084      	sub	sp, #16
 800659e:	af00      	add	r7, sp, #0
 80065a0:	6078      	str	r0, [r7, #4]
 80065a2:	460b      	mov	r3, r1
 80065a4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 80065a6:	2302      	movs	r3, #2
 80065a8:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d00c      	beq.n	80065ce <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	78fa      	ldrb	r2, [r7, #3]
 80065be:	4611      	mov	r1, r2
 80065c0:	6878      	ldr	r0, [r7, #4]
 80065c2:	4798      	blx	r3
 80065c4:	4603      	mov	r3, r0
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d101      	bne.n	80065ce <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 80065ca:	2300      	movs	r3, #0
 80065cc:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 80065ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80065d0:	4618      	mov	r0, r3
 80065d2:	3710      	adds	r7, #16
 80065d4:	46bd      	mov	sp, r7
 80065d6:	bd80      	pop	{r7, pc}

080065d8 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80065d8:	b580      	push	{r7, lr}
 80065da:	b082      	sub	sp, #8
 80065dc:	af00      	add	r7, sp, #0
 80065de:	6078      	str	r0, [r7, #4]
 80065e0:	460b      	mov	r3, r1
 80065e2:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80065ea:	685b      	ldr	r3, [r3, #4]
 80065ec:	78fa      	ldrb	r2, [r7, #3]
 80065ee:	4611      	mov	r1, r2
 80065f0:	6878      	ldr	r0, [r7, #4]
 80065f2:	4798      	blx	r3

  return USBD_OK;
 80065f4:	2300      	movs	r3, #0
}
 80065f6:	4618      	mov	r0, r3
 80065f8:	3708      	adds	r7, #8
 80065fa:	46bd      	mov	sp, r7
 80065fc:	bd80      	pop	{r7, pc}

080065fe <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80065fe:	b580      	push	{r7, lr}
 8006600:	b082      	sub	sp, #8
 8006602:	af00      	add	r7, sp, #0
 8006604:	6078      	str	r0, [r7, #4]
 8006606:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800660e:	6839      	ldr	r1, [r7, #0]
 8006610:	4618      	mov	r0, r3
 8006612:	f000 fed8 	bl	80073c6 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	2201      	movs	r2, #1
 800661a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8006624:	461a      	mov	r2, r3
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8006632:	f003 031f 	and.w	r3, r3, #31
 8006636:	2b02      	cmp	r3, #2
 8006638:	d016      	beq.n	8006668 <USBD_LL_SetupStage+0x6a>
 800663a:	2b02      	cmp	r3, #2
 800663c:	d81c      	bhi.n	8006678 <USBD_LL_SetupStage+0x7a>
 800663e:	2b00      	cmp	r3, #0
 8006640:	d002      	beq.n	8006648 <USBD_LL_SetupStage+0x4a>
 8006642:	2b01      	cmp	r3, #1
 8006644:	d008      	beq.n	8006658 <USBD_LL_SetupStage+0x5a>
 8006646:	e017      	b.n	8006678 <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800664e:	4619      	mov	r1, r3
 8006650:	6878      	ldr	r0, [r7, #4]
 8006652:	f000 f9cb 	bl	80069ec <USBD_StdDevReq>
      break;
 8006656:	e01a      	b.n	800668e <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800665e:	4619      	mov	r1, r3
 8006660:	6878      	ldr	r0, [r7, #4]
 8006662:	f000 fa2d 	bl	8006ac0 <USBD_StdItfReq>
      break;
 8006666:	e012      	b.n	800668e <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800666e:	4619      	mov	r1, r3
 8006670:	6878      	ldr	r0, [r7, #4]
 8006672:	f000 fa6d 	bl	8006b50 <USBD_StdEPReq>
      break;
 8006676:	e00a      	b.n	800668e <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800667e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8006682:	b2db      	uxtb	r3, r3
 8006684:	4619      	mov	r1, r3
 8006686:	6878      	ldr	r0, [r7, #4]
 8006688:	f001 fb36 	bl	8007cf8 <USBD_LL_StallEP>
      break;
 800668c:	bf00      	nop
  }

  return USBD_OK;
 800668e:	2300      	movs	r3, #0
}
 8006690:	4618      	mov	r0, r3
 8006692:	3708      	adds	r7, #8
 8006694:	46bd      	mov	sp, r7
 8006696:	bd80      	pop	{r7, pc}

08006698 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8006698:	b580      	push	{r7, lr}
 800669a:	b086      	sub	sp, #24
 800669c:	af00      	add	r7, sp, #0
 800669e:	60f8      	str	r0, [r7, #12]
 80066a0:	460b      	mov	r3, r1
 80066a2:	607a      	str	r2, [r7, #4]
 80066a4:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 80066a6:	7afb      	ldrb	r3, [r7, #11]
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d14b      	bne.n	8006744 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 80066b2:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80066ba:	2b03      	cmp	r3, #3
 80066bc:	d134      	bne.n	8006728 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 80066be:	697b      	ldr	r3, [r7, #20]
 80066c0:	68da      	ldr	r2, [r3, #12]
 80066c2:	697b      	ldr	r3, [r7, #20]
 80066c4:	691b      	ldr	r3, [r3, #16]
 80066c6:	429a      	cmp	r2, r3
 80066c8:	d919      	bls.n	80066fe <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 80066ca:	697b      	ldr	r3, [r7, #20]
 80066cc:	68da      	ldr	r2, [r3, #12]
 80066ce:	697b      	ldr	r3, [r7, #20]
 80066d0:	691b      	ldr	r3, [r3, #16]
 80066d2:	1ad2      	subs	r2, r2, r3
 80066d4:	697b      	ldr	r3, [r7, #20]
 80066d6:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80066d8:	697b      	ldr	r3, [r7, #20]
 80066da:	68da      	ldr	r2, [r3, #12]
 80066dc:	697b      	ldr	r3, [r7, #20]
 80066de:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 80066e0:	429a      	cmp	r2, r3
 80066e2:	d203      	bcs.n	80066ec <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80066e4:	697b      	ldr	r3, [r7, #20]
 80066e6:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 80066e8:	b29b      	uxth	r3, r3
 80066ea:	e002      	b.n	80066f2 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80066ec:	697b      	ldr	r3, [r7, #20]
 80066ee:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 80066f0:	b29b      	uxth	r3, r3
 80066f2:	461a      	mov	r2, r3
 80066f4:	6879      	ldr	r1, [r7, #4]
 80066f6:	68f8      	ldr	r0, [r7, #12]
 80066f8:	f000 ff57 	bl	80075aa <USBD_CtlContinueRx>
 80066fc:	e038      	b.n	8006770 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006704:	691b      	ldr	r3, [r3, #16]
 8006706:	2b00      	cmp	r3, #0
 8006708:	d00a      	beq.n	8006720 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8006710:	2b03      	cmp	r3, #3
 8006712:	d105      	bne.n	8006720 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800671a:	691b      	ldr	r3, [r3, #16]
 800671c:	68f8      	ldr	r0, [r7, #12]
 800671e:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8006720:	68f8      	ldr	r0, [r7, #12]
 8006722:	f000 ff54 	bl	80075ce <USBD_CtlSendStatus>
 8006726:	e023      	b.n	8006770 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800672e:	2b05      	cmp	r3, #5
 8006730:	d11e      	bne.n	8006770 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	2200      	movs	r2, #0
 8006736:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 800673a:	2100      	movs	r1, #0
 800673c:	68f8      	ldr	r0, [r7, #12]
 800673e:	f001 fadb 	bl	8007cf8 <USBD_LL_StallEP>
 8006742:	e015      	b.n	8006770 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800674a:	699b      	ldr	r3, [r3, #24]
 800674c:	2b00      	cmp	r3, #0
 800674e:	d00d      	beq.n	800676c <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8006756:	2b03      	cmp	r3, #3
 8006758:	d108      	bne.n	800676c <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006760:	699b      	ldr	r3, [r3, #24]
 8006762:	7afa      	ldrb	r2, [r7, #11]
 8006764:	4611      	mov	r1, r2
 8006766:	68f8      	ldr	r0, [r7, #12]
 8006768:	4798      	blx	r3
 800676a:	e001      	b.n	8006770 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800676c:	2302      	movs	r3, #2
 800676e:	e000      	b.n	8006772 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8006770:	2300      	movs	r3, #0
}
 8006772:	4618      	mov	r0, r3
 8006774:	3718      	adds	r7, #24
 8006776:	46bd      	mov	sp, r7
 8006778:	bd80      	pop	{r7, pc}

0800677a <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800677a:	b580      	push	{r7, lr}
 800677c:	b086      	sub	sp, #24
 800677e:	af00      	add	r7, sp, #0
 8006780:	60f8      	str	r0, [r7, #12]
 8006782:	460b      	mov	r3, r1
 8006784:	607a      	str	r2, [r7, #4]
 8006786:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8006788:	7afb      	ldrb	r3, [r7, #11]
 800678a:	2b00      	cmp	r3, #0
 800678c:	d17f      	bne.n	800688e <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	3314      	adds	r3, #20
 8006792:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800679a:	2b02      	cmp	r3, #2
 800679c:	d15c      	bne.n	8006858 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 800679e:	697b      	ldr	r3, [r7, #20]
 80067a0:	68da      	ldr	r2, [r3, #12]
 80067a2:	697b      	ldr	r3, [r7, #20]
 80067a4:	691b      	ldr	r3, [r3, #16]
 80067a6:	429a      	cmp	r2, r3
 80067a8:	d915      	bls.n	80067d6 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 80067aa:	697b      	ldr	r3, [r7, #20]
 80067ac:	68da      	ldr	r2, [r3, #12]
 80067ae:	697b      	ldr	r3, [r7, #20]
 80067b0:	691b      	ldr	r3, [r3, #16]
 80067b2:	1ad2      	subs	r2, r2, r3
 80067b4:	697b      	ldr	r3, [r7, #20]
 80067b6:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 80067b8:	697b      	ldr	r3, [r7, #20]
 80067ba:	68db      	ldr	r3, [r3, #12]
 80067bc:	b29b      	uxth	r3, r3
 80067be:	461a      	mov	r2, r3
 80067c0:	6879      	ldr	r1, [r7, #4]
 80067c2:	68f8      	ldr	r0, [r7, #12]
 80067c4:	f000 fec1 	bl	800754a <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80067c8:	2300      	movs	r3, #0
 80067ca:	2200      	movs	r2, #0
 80067cc:	2100      	movs	r1, #0
 80067ce:	68f8      	ldr	r0, [r7, #12]
 80067d0:	f001 fb3d 	bl	8007e4e <USBD_LL_PrepareReceive>
 80067d4:	e04e      	b.n	8006874 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 80067d6:	697b      	ldr	r3, [r7, #20]
 80067d8:	689b      	ldr	r3, [r3, #8]
 80067da:	697a      	ldr	r2, [r7, #20]
 80067dc:	6912      	ldr	r2, [r2, #16]
 80067de:	fbb3 f1f2 	udiv	r1, r3, r2
 80067e2:	fb01 f202 	mul.w	r2, r1, r2
 80067e6:	1a9b      	subs	r3, r3, r2
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d11c      	bne.n	8006826 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 80067ec:	697b      	ldr	r3, [r7, #20]
 80067ee:	689a      	ldr	r2, [r3, #8]
 80067f0:	697b      	ldr	r3, [r7, #20]
 80067f2:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 80067f4:	429a      	cmp	r2, r3
 80067f6:	d316      	bcc.n	8006826 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 80067f8:	697b      	ldr	r3, [r7, #20]
 80067fa:	689a      	ldr	r2, [r3, #8]
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8006802:	429a      	cmp	r2, r3
 8006804:	d20f      	bcs.n	8006826 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8006806:	2200      	movs	r2, #0
 8006808:	2100      	movs	r1, #0
 800680a:	68f8      	ldr	r0, [r7, #12]
 800680c:	f000 fe9d 	bl	800754a <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	2200      	movs	r2, #0
 8006814:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006818:	2300      	movs	r3, #0
 800681a:	2200      	movs	r2, #0
 800681c:	2100      	movs	r1, #0
 800681e:	68f8      	ldr	r0, [r7, #12]
 8006820:	f001 fb15 	bl	8007e4e <USBD_LL_PrepareReceive>
 8006824:	e026      	b.n	8006874 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800682c:	68db      	ldr	r3, [r3, #12]
 800682e:	2b00      	cmp	r3, #0
 8006830:	d00a      	beq.n	8006848 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8006838:	2b03      	cmp	r3, #3
 800683a:	d105      	bne.n	8006848 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006842:	68db      	ldr	r3, [r3, #12]
 8006844:	68f8      	ldr	r0, [r7, #12]
 8006846:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8006848:	2180      	movs	r1, #128	; 0x80
 800684a:	68f8      	ldr	r0, [r7, #12]
 800684c:	f001 fa54 	bl	8007cf8 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8006850:	68f8      	ldr	r0, [r7, #12]
 8006852:	f000 fecf 	bl	80075f4 <USBD_CtlReceiveStatus>
 8006856:	e00d      	b.n	8006874 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800685e:	2b04      	cmp	r3, #4
 8006860:	d004      	beq.n	800686c <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8006868:	2b00      	cmp	r3, #0
 800686a:	d103      	bne.n	8006874 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800686c:	2180      	movs	r1, #128	; 0x80
 800686e:	68f8      	ldr	r0, [r7, #12]
 8006870:	f001 fa42 	bl	8007cf8 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800687a:	2b01      	cmp	r3, #1
 800687c:	d11d      	bne.n	80068ba <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800687e:	68f8      	ldr	r0, [r7, #12]
 8006880:	f7ff fe81 	bl	8006586 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	2200      	movs	r2, #0
 8006888:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800688c:	e015      	b.n	80068ba <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006894:	695b      	ldr	r3, [r3, #20]
 8006896:	2b00      	cmp	r3, #0
 8006898:	d00d      	beq.n	80068b6 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 80068a0:	2b03      	cmp	r3, #3
 80068a2:	d108      	bne.n	80068b6 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80068aa:	695b      	ldr	r3, [r3, #20]
 80068ac:	7afa      	ldrb	r2, [r7, #11]
 80068ae:	4611      	mov	r1, r2
 80068b0:	68f8      	ldr	r0, [r7, #12]
 80068b2:	4798      	blx	r3
 80068b4:	e001      	b.n	80068ba <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80068b6:	2302      	movs	r3, #2
 80068b8:	e000      	b.n	80068bc <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 80068ba:	2300      	movs	r3, #0
}
 80068bc:	4618      	mov	r0, r3
 80068be:	3718      	adds	r7, #24
 80068c0:	46bd      	mov	sp, r7
 80068c2:	bd80      	pop	{r7, pc}

080068c4 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80068c4:	b580      	push	{r7, lr}
 80068c6:	b082      	sub	sp, #8
 80068c8:	af00      	add	r7, sp, #0
 80068ca:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80068cc:	2340      	movs	r3, #64	; 0x40
 80068ce:	2200      	movs	r2, #0
 80068d0:	2100      	movs	r1, #0
 80068d2:	6878      	ldr	r0, [r7, #4]
 80068d4:	f001 f9cb 	bl	8007c6e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	2201      	movs	r2, #1
 80068dc:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	2240      	movs	r2, #64	; 0x40
 80068e4:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80068e8:	2340      	movs	r3, #64	; 0x40
 80068ea:	2200      	movs	r2, #0
 80068ec:	2180      	movs	r1, #128	; 0x80
 80068ee:	6878      	ldr	r0, [r7, #4]
 80068f0:	f001 f9bd 	bl	8007c6e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	2201      	movs	r2, #1
 80068f8:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	2240      	movs	r2, #64	; 0x40
 80068fe:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	2201      	movs	r2, #1
 8006904:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	2200      	movs	r2, #0
 800690c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	2200      	movs	r2, #0
 8006914:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	2200      	movs	r2, #0
 800691a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006924:	2b00      	cmp	r3, #0
 8006926:	d009      	beq.n	800693c <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800692e:	685b      	ldr	r3, [r3, #4]
 8006930:	687a      	ldr	r2, [r7, #4]
 8006932:	6852      	ldr	r2, [r2, #4]
 8006934:	b2d2      	uxtb	r2, r2
 8006936:	4611      	mov	r1, r2
 8006938:	6878      	ldr	r0, [r7, #4]
 800693a:	4798      	blx	r3
  }

  return USBD_OK;
 800693c:	2300      	movs	r3, #0
}
 800693e:	4618      	mov	r0, r3
 8006940:	3708      	adds	r7, #8
 8006942:	46bd      	mov	sp, r7
 8006944:	bd80      	pop	{r7, pc}

08006946 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8006946:	b480      	push	{r7}
 8006948:	b083      	sub	sp, #12
 800694a:	af00      	add	r7, sp, #0
 800694c:	6078      	str	r0, [r7, #4]
 800694e:	460b      	mov	r3, r1
 8006950:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	78fa      	ldrb	r2, [r7, #3]
 8006956:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8006958:	2300      	movs	r3, #0
}
 800695a:	4618      	mov	r0, r3
 800695c:	370c      	adds	r7, #12
 800695e:	46bd      	mov	sp, r7
 8006960:	bc80      	pop	{r7}
 8006962:	4770      	bx	lr

08006964 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8006964:	b480      	push	{r7}
 8006966:	b083      	sub	sp, #12
 8006968:	af00      	add	r7, sp, #0
 800696a:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	2204      	movs	r2, #4
 800697c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8006980:	2300      	movs	r3, #0
}
 8006982:	4618      	mov	r0, r3
 8006984:	370c      	adds	r7, #12
 8006986:	46bd      	mov	sp, r7
 8006988:	bc80      	pop	{r7}
 800698a:	4770      	bx	lr

0800698c <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800698c:	b480      	push	{r7}
 800698e:	b083      	sub	sp, #12
 8006990:	af00      	add	r7, sp, #0
 8006992:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800699a:	2b04      	cmp	r3, #4
 800699c:	d105      	bne.n	80069aa <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 80069aa:	2300      	movs	r3, #0
}
 80069ac:	4618      	mov	r0, r3
 80069ae:	370c      	adds	r7, #12
 80069b0:	46bd      	mov	sp, r7
 80069b2:	bc80      	pop	{r7}
 80069b4:	4770      	bx	lr

080069b6 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80069b6:	b580      	push	{r7, lr}
 80069b8:	b082      	sub	sp, #8
 80069ba:	af00      	add	r7, sp, #0
 80069bc:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80069c4:	2b03      	cmp	r3, #3
 80069c6:	d10b      	bne.n	80069e0 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80069ce:	69db      	ldr	r3, [r3, #28]
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d005      	beq.n	80069e0 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80069da:	69db      	ldr	r3, [r3, #28]
 80069dc:	6878      	ldr	r0, [r7, #4]
 80069de:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80069e0:	2300      	movs	r3, #0
}
 80069e2:	4618      	mov	r0, r3
 80069e4:	3708      	adds	r7, #8
 80069e6:	46bd      	mov	sp, r7
 80069e8:	bd80      	pop	{r7, pc}
	...

080069ec <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 80069ec:	b580      	push	{r7, lr}
 80069ee:	b084      	sub	sp, #16
 80069f0:	af00      	add	r7, sp, #0
 80069f2:	6078      	str	r0, [r7, #4]
 80069f4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80069f6:	2300      	movs	r3, #0
 80069f8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80069fa:	683b      	ldr	r3, [r7, #0]
 80069fc:	781b      	ldrb	r3, [r3, #0]
 80069fe:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006a02:	2b40      	cmp	r3, #64	; 0x40
 8006a04:	d005      	beq.n	8006a12 <USBD_StdDevReq+0x26>
 8006a06:	2b40      	cmp	r3, #64	; 0x40
 8006a08:	d84f      	bhi.n	8006aaa <USBD_StdDevReq+0xbe>
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d009      	beq.n	8006a22 <USBD_StdDevReq+0x36>
 8006a0e:	2b20      	cmp	r3, #32
 8006a10:	d14b      	bne.n	8006aaa <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006a18:	689b      	ldr	r3, [r3, #8]
 8006a1a:	6839      	ldr	r1, [r7, #0]
 8006a1c:	6878      	ldr	r0, [r7, #4]
 8006a1e:	4798      	blx	r3
      break;
 8006a20:	e048      	b.n	8006ab4 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006a22:	683b      	ldr	r3, [r7, #0]
 8006a24:	785b      	ldrb	r3, [r3, #1]
 8006a26:	2b09      	cmp	r3, #9
 8006a28:	d839      	bhi.n	8006a9e <USBD_StdDevReq+0xb2>
 8006a2a:	a201      	add	r2, pc, #4	; (adr r2, 8006a30 <USBD_StdDevReq+0x44>)
 8006a2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a30:	08006a81 	.word	0x08006a81
 8006a34:	08006a95 	.word	0x08006a95
 8006a38:	08006a9f 	.word	0x08006a9f
 8006a3c:	08006a8b 	.word	0x08006a8b
 8006a40:	08006a9f 	.word	0x08006a9f
 8006a44:	08006a63 	.word	0x08006a63
 8006a48:	08006a59 	.word	0x08006a59
 8006a4c:	08006a9f 	.word	0x08006a9f
 8006a50:	08006a77 	.word	0x08006a77
 8006a54:	08006a6d 	.word	0x08006a6d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8006a58:	6839      	ldr	r1, [r7, #0]
 8006a5a:	6878      	ldr	r0, [r7, #4]
 8006a5c:	f000 f9dc 	bl	8006e18 <USBD_GetDescriptor>
          break;
 8006a60:	e022      	b.n	8006aa8 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8006a62:	6839      	ldr	r1, [r7, #0]
 8006a64:	6878      	ldr	r0, [r7, #4]
 8006a66:	f000 fb3f 	bl	80070e8 <USBD_SetAddress>
          break;
 8006a6a:	e01d      	b.n	8006aa8 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8006a6c:	6839      	ldr	r1, [r7, #0]
 8006a6e:	6878      	ldr	r0, [r7, #4]
 8006a70:	f000 fb7e 	bl	8007170 <USBD_SetConfig>
          break;
 8006a74:	e018      	b.n	8006aa8 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8006a76:	6839      	ldr	r1, [r7, #0]
 8006a78:	6878      	ldr	r0, [r7, #4]
 8006a7a:	f000 fc07 	bl	800728c <USBD_GetConfig>
          break;
 8006a7e:	e013      	b.n	8006aa8 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8006a80:	6839      	ldr	r1, [r7, #0]
 8006a82:	6878      	ldr	r0, [r7, #4]
 8006a84:	f000 fc37 	bl	80072f6 <USBD_GetStatus>
          break;
 8006a88:	e00e      	b.n	8006aa8 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8006a8a:	6839      	ldr	r1, [r7, #0]
 8006a8c:	6878      	ldr	r0, [r7, #4]
 8006a8e:	f000 fc65 	bl	800735c <USBD_SetFeature>
          break;
 8006a92:	e009      	b.n	8006aa8 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8006a94:	6839      	ldr	r1, [r7, #0]
 8006a96:	6878      	ldr	r0, [r7, #4]
 8006a98:	f000 fc74 	bl	8007384 <USBD_ClrFeature>
          break;
 8006a9c:	e004      	b.n	8006aa8 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 8006a9e:	6839      	ldr	r1, [r7, #0]
 8006aa0:	6878      	ldr	r0, [r7, #4]
 8006aa2:	f000 fccc 	bl	800743e <USBD_CtlError>
          break;
 8006aa6:	bf00      	nop
      }
      break;
 8006aa8:	e004      	b.n	8006ab4 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8006aaa:	6839      	ldr	r1, [r7, #0]
 8006aac:	6878      	ldr	r0, [r7, #4]
 8006aae:	f000 fcc6 	bl	800743e <USBD_CtlError>
      break;
 8006ab2:	bf00      	nop
  }

  return ret;
 8006ab4:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ab6:	4618      	mov	r0, r3
 8006ab8:	3710      	adds	r7, #16
 8006aba:	46bd      	mov	sp, r7
 8006abc:	bd80      	pop	{r7, pc}
 8006abe:	bf00      	nop

08006ac0 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8006ac0:	b580      	push	{r7, lr}
 8006ac2:	b084      	sub	sp, #16
 8006ac4:	af00      	add	r7, sp, #0
 8006ac6:	6078      	str	r0, [r7, #4]
 8006ac8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006aca:	2300      	movs	r3, #0
 8006acc:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006ace:	683b      	ldr	r3, [r7, #0]
 8006ad0:	781b      	ldrb	r3, [r3, #0]
 8006ad2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006ad6:	2b40      	cmp	r3, #64	; 0x40
 8006ad8:	d005      	beq.n	8006ae6 <USBD_StdItfReq+0x26>
 8006ada:	2b40      	cmp	r3, #64	; 0x40
 8006adc:	d82e      	bhi.n	8006b3c <USBD_StdItfReq+0x7c>
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d001      	beq.n	8006ae6 <USBD_StdItfReq+0x26>
 8006ae2:	2b20      	cmp	r3, #32
 8006ae4:	d12a      	bne.n	8006b3c <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006aec:	3b01      	subs	r3, #1
 8006aee:	2b02      	cmp	r3, #2
 8006af0:	d81d      	bhi.n	8006b2e <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8006af2:	683b      	ldr	r3, [r7, #0]
 8006af4:	889b      	ldrh	r3, [r3, #4]
 8006af6:	b2db      	uxtb	r3, r3
 8006af8:	2b01      	cmp	r3, #1
 8006afa:	d813      	bhi.n	8006b24 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006b02:	689b      	ldr	r3, [r3, #8]
 8006b04:	6839      	ldr	r1, [r7, #0]
 8006b06:	6878      	ldr	r0, [r7, #4]
 8006b08:	4798      	blx	r3
 8006b0a:	4603      	mov	r3, r0
 8006b0c:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8006b0e:	683b      	ldr	r3, [r7, #0]
 8006b10:	88db      	ldrh	r3, [r3, #6]
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d110      	bne.n	8006b38 <USBD_StdItfReq+0x78>
 8006b16:	7bfb      	ldrb	r3, [r7, #15]
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d10d      	bne.n	8006b38 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 8006b1c:	6878      	ldr	r0, [r7, #4]
 8006b1e:	f000 fd56 	bl	80075ce <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8006b22:	e009      	b.n	8006b38 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 8006b24:	6839      	ldr	r1, [r7, #0]
 8006b26:	6878      	ldr	r0, [r7, #4]
 8006b28:	f000 fc89 	bl	800743e <USBD_CtlError>
          break;
 8006b2c:	e004      	b.n	8006b38 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 8006b2e:	6839      	ldr	r1, [r7, #0]
 8006b30:	6878      	ldr	r0, [r7, #4]
 8006b32:	f000 fc84 	bl	800743e <USBD_CtlError>
          break;
 8006b36:	e000      	b.n	8006b3a <USBD_StdItfReq+0x7a>
          break;
 8006b38:	bf00      	nop
      }
      break;
 8006b3a:	e004      	b.n	8006b46 <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 8006b3c:	6839      	ldr	r1, [r7, #0]
 8006b3e:	6878      	ldr	r0, [r7, #4]
 8006b40:	f000 fc7d 	bl	800743e <USBD_CtlError>
      break;
 8006b44:	bf00      	nop
  }

  return USBD_OK;
 8006b46:	2300      	movs	r3, #0
}
 8006b48:	4618      	mov	r0, r3
 8006b4a:	3710      	adds	r7, #16
 8006b4c:	46bd      	mov	sp, r7
 8006b4e:	bd80      	pop	{r7, pc}

08006b50 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8006b50:	b580      	push	{r7, lr}
 8006b52:	b084      	sub	sp, #16
 8006b54:	af00      	add	r7, sp, #0
 8006b56:	6078      	str	r0, [r7, #4]
 8006b58:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8006b5a:	2300      	movs	r3, #0
 8006b5c:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 8006b5e:	683b      	ldr	r3, [r7, #0]
 8006b60:	889b      	ldrh	r3, [r3, #4]
 8006b62:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006b64:	683b      	ldr	r3, [r7, #0]
 8006b66:	781b      	ldrb	r3, [r3, #0]
 8006b68:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006b6c:	2b40      	cmp	r3, #64	; 0x40
 8006b6e:	d007      	beq.n	8006b80 <USBD_StdEPReq+0x30>
 8006b70:	2b40      	cmp	r3, #64	; 0x40
 8006b72:	f200 8146 	bhi.w	8006e02 <USBD_StdEPReq+0x2b2>
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d00a      	beq.n	8006b90 <USBD_StdEPReq+0x40>
 8006b7a:	2b20      	cmp	r3, #32
 8006b7c:	f040 8141 	bne.w	8006e02 <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006b86:	689b      	ldr	r3, [r3, #8]
 8006b88:	6839      	ldr	r1, [r7, #0]
 8006b8a:	6878      	ldr	r0, [r7, #4]
 8006b8c:	4798      	blx	r3
      break;
 8006b8e:	e13d      	b.n	8006e0c <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8006b90:	683b      	ldr	r3, [r7, #0]
 8006b92:	781b      	ldrb	r3, [r3, #0]
 8006b94:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006b98:	2b20      	cmp	r3, #32
 8006b9a:	d10a      	bne.n	8006bb2 <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006ba2:	689b      	ldr	r3, [r3, #8]
 8006ba4:	6839      	ldr	r1, [r7, #0]
 8006ba6:	6878      	ldr	r0, [r7, #4]
 8006ba8:	4798      	blx	r3
 8006baa:	4603      	mov	r3, r0
 8006bac:	73fb      	strb	r3, [r7, #15]

        return ret;
 8006bae:	7bfb      	ldrb	r3, [r7, #15]
 8006bb0:	e12d      	b.n	8006e0e <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 8006bb2:	683b      	ldr	r3, [r7, #0]
 8006bb4:	785b      	ldrb	r3, [r3, #1]
 8006bb6:	2b03      	cmp	r3, #3
 8006bb8:	d007      	beq.n	8006bca <USBD_StdEPReq+0x7a>
 8006bba:	2b03      	cmp	r3, #3
 8006bbc:	f300 811b 	bgt.w	8006df6 <USBD_StdEPReq+0x2a6>
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d072      	beq.n	8006caa <USBD_StdEPReq+0x15a>
 8006bc4:	2b01      	cmp	r3, #1
 8006bc6:	d03a      	beq.n	8006c3e <USBD_StdEPReq+0xee>
 8006bc8:	e115      	b.n	8006df6 <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006bd0:	2b02      	cmp	r3, #2
 8006bd2:	d002      	beq.n	8006bda <USBD_StdEPReq+0x8a>
 8006bd4:	2b03      	cmp	r3, #3
 8006bd6:	d015      	beq.n	8006c04 <USBD_StdEPReq+0xb4>
 8006bd8:	e02b      	b.n	8006c32 <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006bda:	7bbb      	ldrb	r3, [r7, #14]
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d00c      	beq.n	8006bfa <USBD_StdEPReq+0xaa>
 8006be0:	7bbb      	ldrb	r3, [r7, #14]
 8006be2:	2b80      	cmp	r3, #128	; 0x80
 8006be4:	d009      	beq.n	8006bfa <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8006be6:	7bbb      	ldrb	r3, [r7, #14]
 8006be8:	4619      	mov	r1, r3
 8006bea:	6878      	ldr	r0, [r7, #4]
 8006bec:	f001 f884 	bl	8007cf8 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8006bf0:	2180      	movs	r1, #128	; 0x80
 8006bf2:	6878      	ldr	r0, [r7, #4]
 8006bf4:	f001 f880 	bl	8007cf8 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006bf8:	e020      	b.n	8006c3c <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 8006bfa:	6839      	ldr	r1, [r7, #0]
 8006bfc:	6878      	ldr	r0, [r7, #4]
 8006bfe:	f000 fc1e 	bl	800743e <USBD_CtlError>
              break;
 8006c02:	e01b      	b.n	8006c3c <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006c04:	683b      	ldr	r3, [r7, #0]
 8006c06:	885b      	ldrh	r3, [r3, #2]
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d10e      	bne.n	8006c2a <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 8006c0c:	7bbb      	ldrb	r3, [r7, #14]
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d00b      	beq.n	8006c2a <USBD_StdEPReq+0xda>
 8006c12:	7bbb      	ldrb	r3, [r7, #14]
 8006c14:	2b80      	cmp	r3, #128	; 0x80
 8006c16:	d008      	beq.n	8006c2a <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8006c18:	683b      	ldr	r3, [r7, #0]
 8006c1a:	88db      	ldrh	r3, [r3, #6]
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d104      	bne.n	8006c2a <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 8006c20:	7bbb      	ldrb	r3, [r7, #14]
 8006c22:	4619      	mov	r1, r3
 8006c24:	6878      	ldr	r0, [r7, #4]
 8006c26:	f001 f867 	bl	8007cf8 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 8006c2a:	6878      	ldr	r0, [r7, #4]
 8006c2c:	f000 fccf 	bl	80075ce <USBD_CtlSendStatus>

              break;
 8006c30:	e004      	b.n	8006c3c <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 8006c32:	6839      	ldr	r1, [r7, #0]
 8006c34:	6878      	ldr	r0, [r7, #4]
 8006c36:	f000 fc02 	bl	800743e <USBD_CtlError>
              break;
 8006c3a:	bf00      	nop
          }
          break;
 8006c3c:	e0e0      	b.n	8006e00 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006c44:	2b02      	cmp	r3, #2
 8006c46:	d002      	beq.n	8006c4e <USBD_StdEPReq+0xfe>
 8006c48:	2b03      	cmp	r3, #3
 8006c4a:	d015      	beq.n	8006c78 <USBD_StdEPReq+0x128>
 8006c4c:	e026      	b.n	8006c9c <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006c4e:	7bbb      	ldrb	r3, [r7, #14]
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d00c      	beq.n	8006c6e <USBD_StdEPReq+0x11e>
 8006c54:	7bbb      	ldrb	r3, [r7, #14]
 8006c56:	2b80      	cmp	r3, #128	; 0x80
 8006c58:	d009      	beq.n	8006c6e <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8006c5a:	7bbb      	ldrb	r3, [r7, #14]
 8006c5c:	4619      	mov	r1, r3
 8006c5e:	6878      	ldr	r0, [r7, #4]
 8006c60:	f001 f84a 	bl	8007cf8 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8006c64:	2180      	movs	r1, #128	; 0x80
 8006c66:	6878      	ldr	r0, [r7, #4]
 8006c68:	f001 f846 	bl	8007cf8 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006c6c:	e01c      	b.n	8006ca8 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 8006c6e:	6839      	ldr	r1, [r7, #0]
 8006c70:	6878      	ldr	r0, [r7, #4]
 8006c72:	f000 fbe4 	bl	800743e <USBD_CtlError>
              break;
 8006c76:	e017      	b.n	8006ca8 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006c78:	683b      	ldr	r3, [r7, #0]
 8006c7a:	885b      	ldrh	r3, [r3, #2]
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d112      	bne.n	8006ca6 <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8006c80:	7bbb      	ldrb	r3, [r7, #14]
 8006c82:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d004      	beq.n	8006c94 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8006c8a:	7bbb      	ldrb	r3, [r7, #14]
 8006c8c:	4619      	mov	r1, r3
 8006c8e:	6878      	ldr	r0, [r7, #4]
 8006c90:	f001 f851 	bl	8007d36 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8006c94:	6878      	ldr	r0, [r7, #4]
 8006c96:	f000 fc9a 	bl	80075ce <USBD_CtlSendStatus>
              }
              break;
 8006c9a:	e004      	b.n	8006ca6 <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 8006c9c:	6839      	ldr	r1, [r7, #0]
 8006c9e:	6878      	ldr	r0, [r7, #4]
 8006ca0:	f000 fbcd 	bl	800743e <USBD_CtlError>
              break;
 8006ca4:	e000      	b.n	8006ca8 <USBD_StdEPReq+0x158>
              break;
 8006ca6:	bf00      	nop
          }
          break;
 8006ca8:	e0aa      	b.n	8006e00 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006cb0:	2b02      	cmp	r3, #2
 8006cb2:	d002      	beq.n	8006cba <USBD_StdEPReq+0x16a>
 8006cb4:	2b03      	cmp	r3, #3
 8006cb6:	d032      	beq.n	8006d1e <USBD_StdEPReq+0x1ce>
 8006cb8:	e097      	b.n	8006dea <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006cba:	7bbb      	ldrb	r3, [r7, #14]
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d007      	beq.n	8006cd0 <USBD_StdEPReq+0x180>
 8006cc0:	7bbb      	ldrb	r3, [r7, #14]
 8006cc2:	2b80      	cmp	r3, #128	; 0x80
 8006cc4:	d004      	beq.n	8006cd0 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 8006cc6:	6839      	ldr	r1, [r7, #0]
 8006cc8:	6878      	ldr	r0, [r7, #4]
 8006cca:	f000 fbb8 	bl	800743e <USBD_CtlError>
                break;
 8006cce:	e091      	b.n	8006df4 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006cd0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	da0b      	bge.n	8006cf0 <USBD_StdEPReq+0x1a0>
 8006cd8:	7bbb      	ldrb	r3, [r7, #14]
 8006cda:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006cde:	4613      	mov	r3, r2
 8006ce0:	009b      	lsls	r3, r3, #2
 8006ce2:	4413      	add	r3, r2
 8006ce4:	009b      	lsls	r3, r3, #2
 8006ce6:	3310      	adds	r3, #16
 8006ce8:	687a      	ldr	r2, [r7, #4]
 8006cea:	4413      	add	r3, r2
 8006cec:	3304      	adds	r3, #4
 8006cee:	e00b      	b.n	8006d08 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006cf0:	7bbb      	ldrb	r3, [r7, #14]
 8006cf2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006cf6:	4613      	mov	r3, r2
 8006cf8:	009b      	lsls	r3, r3, #2
 8006cfa:	4413      	add	r3, r2
 8006cfc:	009b      	lsls	r3, r3, #2
 8006cfe:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8006d02:	687a      	ldr	r2, [r7, #4]
 8006d04:	4413      	add	r3, r2
 8006d06:	3304      	adds	r3, #4
 8006d08:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8006d0a:	68bb      	ldr	r3, [r7, #8]
 8006d0c:	2200      	movs	r2, #0
 8006d0e:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8006d10:	68bb      	ldr	r3, [r7, #8]
 8006d12:	2202      	movs	r2, #2
 8006d14:	4619      	mov	r1, r3
 8006d16:	6878      	ldr	r0, [r7, #4]
 8006d18:	f000 fbfb 	bl	8007512 <USBD_CtlSendData>
              break;
 8006d1c:	e06a      	b.n	8006df4 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8006d1e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	da11      	bge.n	8006d4a <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8006d26:	7bbb      	ldrb	r3, [r7, #14]
 8006d28:	f003 020f 	and.w	r2, r3, #15
 8006d2c:	6879      	ldr	r1, [r7, #4]
 8006d2e:	4613      	mov	r3, r2
 8006d30:	009b      	lsls	r3, r3, #2
 8006d32:	4413      	add	r3, r2
 8006d34:	009b      	lsls	r3, r3, #2
 8006d36:	440b      	add	r3, r1
 8006d38:	3318      	adds	r3, #24
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d117      	bne.n	8006d70 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8006d40:	6839      	ldr	r1, [r7, #0]
 8006d42:	6878      	ldr	r0, [r7, #4]
 8006d44:	f000 fb7b 	bl	800743e <USBD_CtlError>
                  break;
 8006d48:	e054      	b.n	8006df4 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8006d4a:	7bbb      	ldrb	r3, [r7, #14]
 8006d4c:	f003 020f 	and.w	r2, r3, #15
 8006d50:	6879      	ldr	r1, [r7, #4]
 8006d52:	4613      	mov	r3, r2
 8006d54:	009b      	lsls	r3, r3, #2
 8006d56:	4413      	add	r3, r2
 8006d58:	009b      	lsls	r3, r3, #2
 8006d5a:	440b      	add	r3, r1
 8006d5c:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d104      	bne.n	8006d70 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8006d66:	6839      	ldr	r1, [r7, #0]
 8006d68:	6878      	ldr	r0, [r7, #4]
 8006d6a:	f000 fb68 	bl	800743e <USBD_CtlError>
                  break;
 8006d6e:	e041      	b.n	8006df4 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006d70:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	da0b      	bge.n	8006d90 <USBD_StdEPReq+0x240>
 8006d78:	7bbb      	ldrb	r3, [r7, #14]
 8006d7a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006d7e:	4613      	mov	r3, r2
 8006d80:	009b      	lsls	r3, r3, #2
 8006d82:	4413      	add	r3, r2
 8006d84:	009b      	lsls	r3, r3, #2
 8006d86:	3310      	adds	r3, #16
 8006d88:	687a      	ldr	r2, [r7, #4]
 8006d8a:	4413      	add	r3, r2
 8006d8c:	3304      	adds	r3, #4
 8006d8e:	e00b      	b.n	8006da8 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006d90:	7bbb      	ldrb	r3, [r7, #14]
 8006d92:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006d96:	4613      	mov	r3, r2
 8006d98:	009b      	lsls	r3, r3, #2
 8006d9a:	4413      	add	r3, r2
 8006d9c:	009b      	lsls	r3, r3, #2
 8006d9e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8006da2:	687a      	ldr	r2, [r7, #4]
 8006da4:	4413      	add	r3, r2
 8006da6:	3304      	adds	r3, #4
 8006da8:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8006daa:	7bbb      	ldrb	r3, [r7, #14]
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d002      	beq.n	8006db6 <USBD_StdEPReq+0x266>
 8006db0:	7bbb      	ldrb	r3, [r7, #14]
 8006db2:	2b80      	cmp	r3, #128	; 0x80
 8006db4:	d103      	bne.n	8006dbe <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 8006db6:	68bb      	ldr	r3, [r7, #8]
 8006db8:	2200      	movs	r2, #0
 8006dba:	601a      	str	r2, [r3, #0]
 8006dbc:	e00e      	b.n	8006ddc <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8006dbe:	7bbb      	ldrb	r3, [r7, #14]
 8006dc0:	4619      	mov	r1, r3
 8006dc2:	6878      	ldr	r0, [r7, #4]
 8006dc4:	f000 ffd6 	bl	8007d74 <USBD_LL_IsStallEP>
 8006dc8:	4603      	mov	r3, r0
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d003      	beq.n	8006dd6 <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 8006dce:	68bb      	ldr	r3, [r7, #8]
 8006dd0:	2201      	movs	r2, #1
 8006dd2:	601a      	str	r2, [r3, #0]
 8006dd4:	e002      	b.n	8006ddc <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 8006dd6:	68bb      	ldr	r3, [r7, #8]
 8006dd8:	2200      	movs	r2, #0
 8006dda:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8006ddc:	68bb      	ldr	r3, [r7, #8]
 8006dde:	2202      	movs	r2, #2
 8006de0:	4619      	mov	r1, r3
 8006de2:	6878      	ldr	r0, [r7, #4]
 8006de4:	f000 fb95 	bl	8007512 <USBD_CtlSendData>
              break;
 8006de8:	e004      	b.n	8006df4 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 8006dea:	6839      	ldr	r1, [r7, #0]
 8006dec:	6878      	ldr	r0, [r7, #4]
 8006dee:	f000 fb26 	bl	800743e <USBD_CtlError>
              break;
 8006df2:	bf00      	nop
          }
          break;
 8006df4:	e004      	b.n	8006e00 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 8006df6:	6839      	ldr	r1, [r7, #0]
 8006df8:	6878      	ldr	r0, [r7, #4]
 8006dfa:	f000 fb20 	bl	800743e <USBD_CtlError>
          break;
 8006dfe:	bf00      	nop
      }
      break;
 8006e00:	e004      	b.n	8006e0c <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 8006e02:	6839      	ldr	r1, [r7, #0]
 8006e04:	6878      	ldr	r0, [r7, #4]
 8006e06:	f000 fb1a 	bl	800743e <USBD_CtlError>
      break;
 8006e0a:	bf00      	nop
  }

  return ret;
 8006e0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e0e:	4618      	mov	r0, r3
 8006e10:	3710      	adds	r7, #16
 8006e12:	46bd      	mov	sp, r7
 8006e14:	bd80      	pop	{r7, pc}
	...

08006e18 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8006e18:	b580      	push	{r7, lr}
 8006e1a:	b084      	sub	sp, #16
 8006e1c:	af00      	add	r7, sp, #0
 8006e1e:	6078      	str	r0, [r7, #4]
 8006e20:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8006e22:	2300      	movs	r3, #0
 8006e24:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8006e26:	2300      	movs	r3, #0
 8006e28:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8006e2a:	2300      	movs	r3, #0
 8006e2c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8006e2e:	683b      	ldr	r3, [r7, #0]
 8006e30:	885b      	ldrh	r3, [r3, #2]
 8006e32:	0a1b      	lsrs	r3, r3, #8
 8006e34:	b29b      	uxth	r3, r3
 8006e36:	3b01      	subs	r3, #1
 8006e38:	2b06      	cmp	r3, #6
 8006e3a:	f200 8128 	bhi.w	800708e <USBD_GetDescriptor+0x276>
 8006e3e:	a201      	add	r2, pc, #4	; (adr r2, 8006e44 <USBD_GetDescriptor+0x2c>)
 8006e40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e44:	08006e61 	.word	0x08006e61
 8006e48:	08006e79 	.word	0x08006e79
 8006e4c:	08006eb9 	.word	0x08006eb9
 8006e50:	0800708f 	.word	0x0800708f
 8006e54:	0800708f 	.word	0x0800708f
 8006e58:	0800702f 	.word	0x0800702f
 8006e5c:	0800705b 	.word	0x0800705b
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	687a      	ldr	r2, [r7, #4]
 8006e6a:	7c12      	ldrb	r2, [r2, #16]
 8006e6c:	f107 0108 	add.w	r1, r7, #8
 8006e70:	4610      	mov	r0, r2
 8006e72:	4798      	blx	r3
 8006e74:	60f8      	str	r0, [r7, #12]
      break;
 8006e76:	e112      	b.n	800709e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	7c1b      	ldrb	r3, [r3, #16]
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d10d      	bne.n	8006e9c <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006e86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e88:	f107 0208 	add.w	r2, r7, #8
 8006e8c:	4610      	mov	r0, r2
 8006e8e:	4798      	blx	r3
 8006e90:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	3301      	adds	r3, #1
 8006e96:	2202      	movs	r2, #2
 8006e98:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8006e9a:	e100      	b.n	800709e <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006ea2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ea4:	f107 0208 	add.w	r2, r7, #8
 8006ea8:	4610      	mov	r0, r2
 8006eaa:	4798      	blx	r3
 8006eac:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	3301      	adds	r3, #1
 8006eb2:	2202      	movs	r2, #2
 8006eb4:	701a      	strb	r2, [r3, #0]
      break;
 8006eb6:	e0f2      	b.n	800709e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8006eb8:	683b      	ldr	r3, [r7, #0]
 8006eba:	885b      	ldrh	r3, [r3, #2]
 8006ebc:	b2db      	uxtb	r3, r3
 8006ebe:	2b05      	cmp	r3, #5
 8006ec0:	f200 80ac 	bhi.w	800701c <USBD_GetDescriptor+0x204>
 8006ec4:	a201      	add	r2, pc, #4	; (adr r2, 8006ecc <USBD_GetDescriptor+0xb4>)
 8006ec6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006eca:	bf00      	nop
 8006ecc:	08006ee5 	.word	0x08006ee5
 8006ed0:	08006f19 	.word	0x08006f19
 8006ed4:	08006f4d 	.word	0x08006f4d
 8006ed8:	08006f81 	.word	0x08006f81
 8006edc:	08006fb5 	.word	0x08006fb5
 8006ee0:	08006fe9 	.word	0x08006fe9
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006eea:	685b      	ldr	r3, [r3, #4]
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d00b      	beq.n	8006f08 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006ef6:	685b      	ldr	r3, [r3, #4]
 8006ef8:	687a      	ldr	r2, [r7, #4]
 8006efa:	7c12      	ldrb	r2, [r2, #16]
 8006efc:	f107 0108 	add.w	r1, r7, #8
 8006f00:	4610      	mov	r0, r2
 8006f02:	4798      	blx	r3
 8006f04:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006f06:	e091      	b.n	800702c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006f08:	6839      	ldr	r1, [r7, #0]
 8006f0a:	6878      	ldr	r0, [r7, #4]
 8006f0c:	f000 fa97 	bl	800743e <USBD_CtlError>
            err++;
 8006f10:	7afb      	ldrb	r3, [r7, #11]
 8006f12:	3301      	adds	r3, #1
 8006f14:	72fb      	strb	r3, [r7, #11]
          break;
 8006f16:	e089      	b.n	800702c <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006f1e:	689b      	ldr	r3, [r3, #8]
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d00b      	beq.n	8006f3c <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006f2a:	689b      	ldr	r3, [r3, #8]
 8006f2c:	687a      	ldr	r2, [r7, #4]
 8006f2e:	7c12      	ldrb	r2, [r2, #16]
 8006f30:	f107 0108 	add.w	r1, r7, #8
 8006f34:	4610      	mov	r0, r2
 8006f36:	4798      	blx	r3
 8006f38:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006f3a:	e077      	b.n	800702c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006f3c:	6839      	ldr	r1, [r7, #0]
 8006f3e:	6878      	ldr	r0, [r7, #4]
 8006f40:	f000 fa7d 	bl	800743e <USBD_CtlError>
            err++;
 8006f44:	7afb      	ldrb	r3, [r7, #11]
 8006f46:	3301      	adds	r3, #1
 8006f48:	72fb      	strb	r3, [r7, #11]
          break;
 8006f4a:	e06f      	b.n	800702c <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006f52:	68db      	ldr	r3, [r3, #12]
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d00b      	beq.n	8006f70 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006f5e:	68db      	ldr	r3, [r3, #12]
 8006f60:	687a      	ldr	r2, [r7, #4]
 8006f62:	7c12      	ldrb	r2, [r2, #16]
 8006f64:	f107 0108 	add.w	r1, r7, #8
 8006f68:	4610      	mov	r0, r2
 8006f6a:	4798      	blx	r3
 8006f6c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006f6e:	e05d      	b.n	800702c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006f70:	6839      	ldr	r1, [r7, #0]
 8006f72:	6878      	ldr	r0, [r7, #4]
 8006f74:	f000 fa63 	bl	800743e <USBD_CtlError>
            err++;
 8006f78:	7afb      	ldrb	r3, [r7, #11]
 8006f7a:	3301      	adds	r3, #1
 8006f7c:	72fb      	strb	r3, [r7, #11]
          break;
 8006f7e:	e055      	b.n	800702c <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006f86:	691b      	ldr	r3, [r3, #16]
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d00b      	beq.n	8006fa4 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006f92:	691b      	ldr	r3, [r3, #16]
 8006f94:	687a      	ldr	r2, [r7, #4]
 8006f96:	7c12      	ldrb	r2, [r2, #16]
 8006f98:	f107 0108 	add.w	r1, r7, #8
 8006f9c:	4610      	mov	r0, r2
 8006f9e:	4798      	blx	r3
 8006fa0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006fa2:	e043      	b.n	800702c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006fa4:	6839      	ldr	r1, [r7, #0]
 8006fa6:	6878      	ldr	r0, [r7, #4]
 8006fa8:	f000 fa49 	bl	800743e <USBD_CtlError>
            err++;
 8006fac:	7afb      	ldrb	r3, [r7, #11]
 8006fae:	3301      	adds	r3, #1
 8006fb0:	72fb      	strb	r3, [r7, #11]
          break;
 8006fb2:	e03b      	b.n	800702c <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006fba:	695b      	ldr	r3, [r3, #20]
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d00b      	beq.n	8006fd8 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006fc6:	695b      	ldr	r3, [r3, #20]
 8006fc8:	687a      	ldr	r2, [r7, #4]
 8006fca:	7c12      	ldrb	r2, [r2, #16]
 8006fcc:	f107 0108 	add.w	r1, r7, #8
 8006fd0:	4610      	mov	r0, r2
 8006fd2:	4798      	blx	r3
 8006fd4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006fd6:	e029      	b.n	800702c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006fd8:	6839      	ldr	r1, [r7, #0]
 8006fda:	6878      	ldr	r0, [r7, #4]
 8006fdc:	f000 fa2f 	bl	800743e <USBD_CtlError>
            err++;
 8006fe0:	7afb      	ldrb	r3, [r7, #11]
 8006fe2:	3301      	adds	r3, #1
 8006fe4:	72fb      	strb	r3, [r7, #11]
          break;
 8006fe6:	e021      	b.n	800702c <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006fee:	699b      	ldr	r3, [r3, #24]
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d00b      	beq.n	800700c <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006ffa:	699b      	ldr	r3, [r3, #24]
 8006ffc:	687a      	ldr	r2, [r7, #4]
 8006ffe:	7c12      	ldrb	r2, [r2, #16]
 8007000:	f107 0108 	add.w	r1, r7, #8
 8007004:	4610      	mov	r0, r2
 8007006:	4798      	blx	r3
 8007008:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800700a:	e00f      	b.n	800702c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800700c:	6839      	ldr	r1, [r7, #0]
 800700e:	6878      	ldr	r0, [r7, #4]
 8007010:	f000 fa15 	bl	800743e <USBD_CtlError>
            err++;
 8007014:	7afb      	ldrb	r3, [r7, #11]
 8007016:	3301      	adds	r3, #1
 8007018:	72fb      	strb	r3, [r7, #11]
          break;
 800701a:	e007      	b.n	800702c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800701c:	6839      	ldr	r1, [r7, #0]
 800701e:	6878      	ldr	r0, [r7, #4]
 8007020:	f000 fa0d 	bl	800743e <USBD_CtlError>
          err++;
 8007024:	7afb      	ldrb	r3, [r7, #11]
 8007026:	3301      	adds	r3, #1
 8007028:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800702a:	e038      	b.n	800709e <USBD_GetDescriptor+0x286>
 800702c:	e037      	b.n	800709e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	7c1b      	ldrb	r3, [r3, #16]
 8007032:	2b00      	cmp	r3, #0
 8007034:	d109      	bne.n	800704a <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800703c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800703e:	f107 0208 	add.w	r2, r7, #8
 8007042:	4610      	mov	r0, r2
 8007044:	4798      	blx	r3
 8007046:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007048:	e029      	b.n	800709e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800704a:	6839      	ldr	r1, [r7, #0]
 800704c:	6878      	ldr	r0, [r7, #4]
 800704e:	f000 f9f6 	bl	800743e <USBD_CtlError>
        err++;
 8007052:	7afb      	ldrb	r3, [r7, #11]
 8007054:	3301      	adds	r3, #1
 8007056:	72fb      	strb	r3, [r7, #11]
      break;
 8007058:	e021      	b.n	800709e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	7c1b      	ldrb	r3, [r3, #16]
 800705e:	2b00      	cmp	r3, #0
 8007060:	d10d      	bne.n	800707e <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007068:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800706a:	f107 0208 	add.w	r2, r7, #8
 800706e:	4610      	mov	r0, r2
 8007070:	4798      	blx	r3
 8007072:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	3301      	adds	r3, #1
 8007078:	2207      	movs	r2, #7
 800707a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800707c:	e00f      	b.n	800709e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800707e:	6839      	ldr	r1, [r7, #0]
 8007080:	6878      	ldr	r0, [r7, #4]
 8007082:	f000 f9dc 	bl	800743e <USBD_CtlError>
        err++;
 8007086:	7afb      	ldrb	r3, [r7, #11]
 8007088:	3301      	adds	r3, #1
 800708a:	72fb      	strb	r3, [r7, #11]
      break;
 800708c:	e007      	b.n	800709e <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800708e:	6839      	ldr	r1, [r7, #0]
 8007090:	6878      	ldr	r0, [r7, #4]
 8007092:	f000 f9d4 	bl	800743e <USBD_CtlError>
      err++;
 8007096:	7afb      	ldrb	r3, [r7, #11]
 8007098:	3301      	adds	r3, #1
 800709a:	72fb      	strb	r3, [r7, #11]
      break;
 800709c:	bf00      	nop
  }

  if (err != 0U)
 800709e:	7afb      	ldrb	r3, [r7, #11]
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d11c      	bne.n	80070de <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 80070a4:	893b      	ldrh	r3, [r7, #8]
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d011      	beq.n	80070ce <USBD_GetDescriptor+0x2b6>
 80070aa:	683b      	ldr	r3, [r7, #0]
 80070ac:	88db      	ldrh	r3, [r3, #6]
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d00d      	beq.n	80070ce <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 80070b2:	683b      	ldr	r3, [r7, #0]
 80070b4:	88da      	ldrh	r2, [r3, #6]
 80070b6:	893b      	ldrh	r3, [r7, #8]
 80070b8:	4293      	cmp	r3, r2
 80070ba:	bf28      	it	cs
 80070bc:	4613      	movcs	r3, r2
 80070be:	b29b      	uxth	r3, r3
 80070c0:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80070c2:	893b      	ldrh	r3, [r7, #8]
 80070c4:	461a      	mov	r2, r3
 80070c6:	68f9      	ldr	r1, [r7, #12]
 80070c8:	6878      	ldr	r0, [r7, #4]
 80070ca:	f000 fa22 	bl	8007512 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 80070ce:	683b      	ldr	r3, [r7, #0]
 80070d0:	88db      	ldrh	r3, [r3, #6]
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d104      	bne.n	80070e0 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 80070d6:	6878      	ldr	r0, [r7, #4]
 80070d8:	f000 fa79 	bl	80075ce <USBD_CtlSendStatus>
 80070dc:	e000      	b.n	80070e0 <USBD_GetDescriptor+0x2c8>
    return;
 80070de:	bf00      	nop
    }
  }
}
 80070e0:	3710      	adds	r7, #16
 80070e2:	46bd      	mov	sp, r7
 80070e4:	bd80      	pop	{r7, pc}
 80070e6:	bf00      	nop

080070e8 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80070e8:	b580      	push	{r7, lr}
 80070ea:	b084      	sub	sp, #16
 80070ec:	af00      	add	r7, sp, #0
 80070ee:	6078      	str	r0, [r7, #4]
 80070f0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80070f2:	683b      	ldr	r3, [r7, #0]
 80070f4:	889b      	ldrh	r3, [r3, #4]
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d130      	bne.n	800715c <USBD_SetAddress+0x74>
 80070fa:	683b      	ldr	r3, [r7, #0]
 80070fc:	88db      	ldrh	r3, [r3, #6]
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d12c      	bne.n	800715c <USBD_SetAddress+0x74>
 8007102:	683b      	ldr	r3, [r7, #0]
 8007104:	885b      	ldrh	r3, [r3, #2]
 8007106:	2b7f      	cmp	r3, #127	; 0x7f
 8007108:	d828      	bhi.n	800715c <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800710a:	683b      	ldr	r3, [r7, #0]
 800710c:	885b      	ldrh	r3, [r3, #2]
 800710e:	b2db      	uxtb	r3, r3
 8007110:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007114:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800711c:	2b03      	cmp	r3, #3
 800711e:	d104      	bne.n	800712a <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8007120:	6839      	ldr	r1, [r7, #0]
 8007122:	6878      	ldr	r0, [r7, #4]
 8007124:	f000 f98b 	bl	800743e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007128:	e01d      	b.n	8007166 <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	7bfa      	ldrb	r2, [r7, #15]
 800712e:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8007132:	7bfb      	ldrb	r3, [r7, #15]
 8007134:	4619      	mov	r1, r3
 8007136:	6878      	ldr	r0, [r7, #4]
 8007138:	f000 fe47 	bl	8007dca <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800713c:	6878      	ldr	r0, [r7, #4]
 800713e:	f000 fa46 	bl	80075ce <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8007142:	7bfb      	ldrb	r3, [r7, #15]
 8007144:	2b00      	cmp	r3, #0
 8007146:	d004      	beq.n	8007152 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	2202      	movs	r2, #2
 800714c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007150:	e009      	b.n	8007166 <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	2201      	movs	r2, #1
 8007156:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800715a:	e004      	b.n	8007166 <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800715c:	6839      	ldr	r1, [r7, #0]
 800715e:	6878      	ldr	r0, [r7, #4]
 8007160:	f000 f96d 	bl	800743e <USBD_CtlError>
  }
}
 8007164:	bf00      	nop
 8007166:	bf00      	nop
 8007168:	3710      	adds	r7, #16
 800716a:	46bd      	mov	sp, r7
 800716c:	bd80      	pop	{r7, pc}
	...

08007170 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007170:	b580      	push	{r7, lr}
 8007172:	b082      	sub	sp, #8
 8007174:	af00      	add	r7, sp, #0
 8007176:	6078      	str	r0, [r7, #4]
 8007178:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800717a:	683b      	ldr	r3, [r7, #0]
 800717c:	885b      	ldrh	r3, [r3, #2]
 800717e:	b2da      	uxtb	r2, r3
 8007180:	4b41      	ldr	r3, [pc, #260]	; (8007288 <USBD_SetConfig+0x118>)
 8007182:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8007184:	4b40      	ldr	r3, [pc, #256]	; (8007288 <USBD_SetConfig+0x118>)
 8007186:	781b      	ldrb	r3, [r3, #0]
 8007188:	2b01      	cmp	r3, #1
 800718a:	d904      	bls.n	8007196 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800718c:	6839      	ldr	r1, [r7, #0]
 800718e:	6878      	ldr	r0, [r7, #4]
 8007190:	f000 f955 	bl	800743e <USBD_CtlError>
 8007194:	e075      	b.n	8007282 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800719c:	2b02      	cmp	r3, #2
 800719e:	d002      	beq.n	80071a6 <USBD_SetConfig+0x36>
 80071a0:	2b03      	cmp	r3, #3
 80071a2:	d023      	beq.n	80071ec <USBD_SetConfig+0x7c>
 80071a4:	e062      	b.n	800726c <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 80071a6:	4b38      	ldr	r3, [pc, #224]	; (8007288 <USBD_SetConfig+0x118>)
 80071a8:	781b      	ldrb	r3, [r3, #0]
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d01a      	beq.n	80071e4 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 80071ae:	4b36      	ldr	r3, [pc, #216]	; (8007288 <USBD_SetConfig+0x118>)
 80071b0:	781b      	ldrb	r3, [r3, #0]
 80071b2:	461a      	mov	r2, r3
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	2203      	movs	r2, #3
 80071bc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 80071c0:	4b31      	ldr	r3, [pc, #196]	; (8007288 <USBD_SetConfig+0x118>)
 80071c2:	781b      	ldrb	r3, [r3, #0]
 80071c4:	4619      	mov	r1, r3
 80071c6:	6878      	ldr	r0, [r7, #4]
 80071c8:	f7ff f9e7 	bl	800659a <USBD_SetClassConfig>
 80071cc:	4603      	mov	r3, r0
 80071ce:	2b02      	cmp	r3, #2
 80071d0:	d104      	bne.n	80071dc <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 80071d2:	6839      	ldr	r1, [r7, #0]
 80071d4:	6878      	ldr	r0, [r7, #4]
 80071d6:	f000 f932 	bl	800743e <USBD_CtlError>
            return;
 80071da:	e052      	b.n	8007282 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 80071dc:	6878      	ldr	r0, [r7, #4]
 80071de:	f000 f9f6 	bl	80075ce <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 80071e2:	e04e      	b.n	8007282 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 80071e4:	6878      	ldr	r0, [r7, #4]
 80071e6:	f000 f9f2 	bl	80075ce <USBD_CtlSendStatus>
        break;
 80071ea:	e04a      	b.n	8007282 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 80071ec:	4b26      	ldr	r3, [pc, #152]	; (8007288 <USBD_SetConfig+0x118>)
 80071ee:	781b      	ldrb	r3, [r3, #0]
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d112      	bne.n	800721a <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	2202      	movs	r2, #2
 80071f8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 80071fc:	4b22      	ldr	r3, [pc, #136]	; (8007288 <USBD_SetConfig+0x118>)
 80071fe:	781b      	ldrb	r3, [r3, #0]
 8007200:	461a      	mov	r2, r3
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8007206:	4b20      	ldr	r3, [pc, #128]	; (8007288 <USBD_SetConfig+0x118>)
 8007208:	781b      	ldrb	r3, [r3, #0]
 800720a:	4619      	mov	r1, r3
 800720c:	6878      	ldr	r0, [r7, #4]
 800720e:	f7ff f9e3 	bl	80065d8 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8007212:	6878      	ldr	r0, [r7, #4]
 8007214:	f000 f9db 	bl	80075ce <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8007218:	e033      	b.n	8007282 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800721a:	4b1b      	ldr	r3, [pc, #108]	; (8007288 <USBD_SetConfig+0x118>)
 800721c:	781b      	ldrb	r3, [r3, #0]
 800721e:	461a      	mov	r2, r3
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	685b      	ldr	r3, [r3, #4]
 8007224:	429a      	cmp	r2, r3
 8007226:	d01d      	beq.n	8007264 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	685b      	ldr	r3, [r3, #4]
 800722c:	b2db      	uxtb	r3, r3
 800722e:	4619      	mov	r1, r3
 8007230:	6878      	ldr	r0, [r7, #4]
 8007232:	f7ff f9d1 	bl	80065d8 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8007236:	4b14      	ldr	r3, [pc, #80]	; (8007288 <USBD_SetConfig+0x118>)
 8007238:	781b      	ldrb	r3, [r3, #0]
 800723a:	461a      	mov	r2, r3
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8007240:	4b11      	ldr	r3, [pc, #68]	; (8007288 <USBD_SetConfig+0x118>)
 8007242:	781b      	ldrb	r3, [r3, #0]
 8007244:	4619      	mov	r1, r3
 8007246:	6878      	ldr	r0, [r7, #4]
 8007248:	f7ff f9a7 	bl	800659a <USBD_SetClassConfig>
 800724c:	4603      	mov	r3, r0
 800724e:	2b02      	cmp	r3, #2
 8007250:	d104      	bne.n	800725c <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 8007252:	6839      	ldr	r1, [r7, #0]
 8007254:	6878      	ldr	r0, [r7, #4]
 8007256:	f000 f8f2 	bl	800743e <USBD_CtlError>
            return;
 800725a:	e012      	b.n	8007282 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800725c:	6878      	ldr	r0, [r7, #4]
 800725e:	f000 f9b6 	bl	80075ce <USBD_CtlSendStatus>
        break;
 8007262:	e00e      	b.n	8007282 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8007264:	6878      	ldr	r0, [r7, #4]
 8007266:	f000 f9b2 	bl	80075ce <USBD_CtlSendStatus>
        break;
 800726a:	e00a      	b.n	8007282 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 800726c:	6839      	ldr	r1, [r7, #0]
 800726e:	6878      	ldr	r0, [r7, #4]
 8007270:	f000 f8e5 	bl	800743e <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8007274:	4b04      	ldr	r3, [pc, #16]	; (8007288 <USBD_SetConfig+0x118>)
 8007276:	781b      	ldrb	r3, [r3, #0]
 8007278:	4619      	mov	r1, r3
 800727a:	6878      	ldr	r0, [r7, #4]
 800727c:	f7ff f9ac 	bl	80065d8 <USBD_ClrClassConfig>
        break;
 8007280:	bf00      	nop
    }
  }
}
 8007282:	3708      	adds	r7, #8
 8007284:	46bd      	mov	sp, r7
 8007286:	bd80      	pop	{r7, pc}
 8007288:	20000220 	.word	0x20000220

0800728c <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800728c:	b580      	push	{r7, lr}
 800728e:	b082      	sub	sp, #8
 8007290:	af00      	add	r7, sp, #0
 8007292:	6078      	str	r0, [r7, #4]
 8007294:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8007296:	683b      	ldr	r3, [r7, #0]
 8007298:	88db      	ldrh	r3, [r3, #6]
 800729a:	2b01      	cmp	r3, #1
 800729c:	d004      	beq.n	80072a8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800729e:	6839      	ldr	r1, [r7, #0]
 80072a0:	6878      	ldr	r0, [r7, #4]
 80072a2:	f000 f8cc 	bl	800743e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80072a6:	e022      	b.n	80072ee <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80072ae:	2b02      	cmp	r3, #2
 80072b0:	dc02      	bgt.n	80072b8 <USBD_GetConfig+0x2c>
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	dc03      	bgt.n	80072be <USBD_GetConfig+0x32>
 80072b6:	e015      	b.n	80072e4 <USBD_GetConfig+0x58>
 80072b8:	2b03      	cmp	r3, #3
 80072ba:	d00b      	beq.n	80072d4 <USBD_GetConfig+0x48>
 80072bc:	e012      	b.n	80072e4 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	2200      	movs	r2, #0
 80072c2:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	3308      	adds	r3, #8
 80072c8:	2201      	movs	r2, #1
 80072ca:	4619      	mov	r1, r3
 80072cc:	6878      	ldr	r0, [r7, #4]
 80072ce:	f000 f920 	bl	8007512 <USBD_CtlSendData>
        break;
 80072d2:	e00c      	b.n	80072ee <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	3304      	adds	r3, #4
 80072d8:	2201      	movs	r2, #1
 80072da:	4619      	mov	r1, r3
 80072dc:	6878      	ldr	r0, [r7, #4]
 80072de:	f000 f918 	bl	8007512 <USBD_CtlSendData>
        break;
 80072e2:	e004      	b.n	80072ee <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 80072e4:	6839      	ldr	r1, [r7, #0]
 80072e6:	6878      	ldr	r0, [r7, #4]
 80072e8:	f000 f8a9 	bl	800743e <USBD_CtlError>
        break;
 80072ec:	bf00      	nop
}
 80072ee:	bf00      	nop
 80072f0:	3708      	adds	r7, #8
 80072f2:	46bd      	mov	sp, r7
 80072f4:	bd80      	pop	{r7, pc}

080072f6 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80072f6:	b580      	push	{r7, lr}
 80072f8:	b082      	sub	sp, #8
 80072fa:	af00      	add	r7, sp, #0
 80072fc:	6078      	str	r0, [r7, #4]
 80072fe:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007306:	3b01      	subs	r3, #1
 8007308:	2b02      	cmp	r3, #2
 800730a:	d81e      	bhi.n	800734a <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800730c:	683b      	ldr	r3, [r7, #0]
 800730e:	88db      	ldrh	r3, [r3, #6]
 8007310:	2b02      	cmp	r3, #2
 8007312:	d004      	beq.n	800731e <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 8007314:	6839      	ldr	r1, [r7, #0]
 8007316:	6878      	ldr	r0, [r7, #4]
 8007318:	f000 f891 	bl	800743e <USBD_CtlError>
        break;
 800731c:	e01a      	b.n	8007354 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	2201      	movs	r2, #1
 8007322:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800732a:	2b00      	cmp	r3, #0
 800732c:	d005      	beq.n	800733a <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	68db      	ldr	r3, [r3, #12]
 8007332:	f043 0202 	orr.w	r2, r3, #2
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	330c      	adds	r3, #12
 800733e:	2202      	movs	r2, #2
 8007340:	4619      	mov	r1, r3
 8007342:	6878      	ldr	r0, [r7, #4]
 8007344:	f000 f8e5 	bl	8007512 <USBD_CtlSendData>
      break;
 8007348:	e004      	b.n	8007354 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800734a:	6839      	ldr	r1, [r7, #0]
 800734c:	6878      	ldr	r0, [r7, #4]
 800734e:	f000 f876 	bl	800743e <USBD_CtlError>
      break;
 8007352:	bf00      	nop
  }
}
 8007354:	bf00      	nop
 8007356:	3708      	adds	r7, #8
 8007358:	46bd      	mov	sp, r7
 800735a:	bd80      	pop	{r7, pc}

0800735c <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800735c:	b580      	push	{r7, lr}
 800735e:	b082      	sub	sp, #8
 8007360:	af00      	add	r7, sp, #0
 8007362:	6078      	str	r0, [r7, #4]
 8007364:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007366:	683b      	ldr	r3, [r7, #0]
 8007368:	885b      	ldrh	r3, [r3, #2]
 800736a:	2b01      	cmp	r3, #1
 800736c:	d106      	bne.n	800737c <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	2201      	movs	r2, #1
 8007372:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 8007376:	6878      	ldr	r0, [r7, #4]
 8007378:	f000 f929 	bl	80075ce <USBD_CtlSendStatus>
  }
}
 800737c:	bf00      	nop
 800737e:	3708      	adds	r7, #8
 8007380:	46bd      	mov	sp, r7
 8007382:	bd80      	pop	{r7, pc}

08007384 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8007384:	b580      	push	{r7, lr}
 8007386:	b082      	sub	sp, #8
 8007388:	af00      	add	r7, sp, #0
 800738a:	6078      	str	r0, [r7, #4]
 800738c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007394:	3b01      	subs	r3, #1
 8007396:	2b02      	cmp	r3, #2
 8007398:	d80b      	bhi.n	80073b2 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800739a:	683b      	ldr	r3, [r7, #0]
 800739c:	885b      	ldrh	r3, [r3, #2]
 800739e:	2b01      	cmp	r3, #1
 80073a0:	d10c      	bne.n	80073bc <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	2200      	movs	r2, #0
 80073a6:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 80073aa:	6878      	ldr	r0, [r7, #4]
 80073ac:	f000 f90f 	bl	80075ce <USBD_CtlSendStatus>
      }
      break;
 80073b0:	e004      	b.n	80073bc <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 80073b2:	6839      	ldr	r1, [r7, #0]
 80073b4:	6878      	ldr	r0, [r7, #4]
 80073b6:	f000 f842 	bl	800743e <USBD_CtlError>
      break;
 80073ba:	e000      	b.n	80073be <USBD_ClrFeature+0x3a>
      break;
 80073bc:	bf00      	nop
  }
}
 80073be:	bf00      	nop
 80073c0:	3708      	adds	r7, #8
 80073c2:	46bd      	mov	sp, r7
 80073c4:	bd80      	pop	{r7, pc}

080073c6 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80073c6:	b480      	push	{r7}
 80073c8:	b083      	sub	sp, #12
 80073ca:	af00      	add	r7, sp, #0
 80073cc:	6078      	str	r0, [r7, #4]
 80073ce:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 80073d0:	683b      	ldr	r3, [r7, #0]
 80073d2:	781a      	ldrb	r2, [r3, #0]
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 80073d8:	683b      	ldr	r3, [r7, #0]
 80073da:	785a      	ldrb	r2, [r3, #1]
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 80073e0:	683b      	ldr	r3, [r7, #0]
 80073e2:	3302      	adds	r3, #2
 80073e4:	781b      	ldrb	r3, [r3, #0]
 80073e6:	b29a      	uxth	r2, r3
 80073e8:	683b      	ldr	r3, [r7, #0]
 80073ea:	3303      	adds	r3, #3
 80073ec:	781b      	ldrb	r3, [r3, #0]
 80073ee:	b29b      	uxth	r3, r3
 80073f0:	021b      	lsls	r3, r3, #8
 80073f2:	b29b      	uxth	r3, r3
 80073f4:	4413      	add	r3, r2
 80073f6:	b29a      	uxth	r2, r3
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 80073fc:	683b      	ldr	r3, [r7, #0]
 80073fe:	3304      	adds	r3, #4
 8007400:	781b      	ldrb	r3, [r3, #0]
 8007402:	b29a      	uxth	r2, r3
 8007404:	683b      	ldr	r3, [r7, #0]
 8007406:	3305      	adds	r3, #5
 8007408:	781b      	ldrb	r3, [r3, #0]
 800740a:	b29b      	uxth	r3, r3
 800740c:	021b      	lsls	r3, r3, #8
 800740e:	b29b      	uxth	r3, r3
 8007410:	4413      	add	r3, r2
 8007412:	b29a      	uxth	r2, r3
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8007418:	683b      	ldr	r3, [r7, #0]
 800741a:	3306      	adds	r3, #6
 800741c:	781b      	ldrb	r3, [r3, #0]
 800741e:	b29a      	uxth	r2, r3
 8007420:	683b      	ldr	r3, [r7, #0]
 8007422:	3307      	adds	r3, #7
 8007424:	781b      	ldrb	r3, [r3, #0]
 8007426:	b29b      	uxth	r3, r3
 8007428:	021b      	lsls	r3, r3, #8
 800742a:	b29b      	uxth	r3, r3
 800742c:	4413      	add	r3, r2
 800742e:	b29a      	uxth	r2, r3
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	80da      	strh	r2, [r3, #6]

}
 8007434:	bf00      	nop
 8007436:	370c      	adds	r7, #12
 8007438:	46bd      	mov	sp, r7
 800743a:	bc80      	pop	{r7}
 800743c:	4770      	bx	lr

0800743e <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800743e:	b580      	push	{r7, lr}
 8007440:	b082      	sub	sp, #8
 8007442:	af00      	add	r7, sp, #0
 8007444:	6078      	str	r0, [r7, #4]
 8007446:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 8007448:	2180      	movs	r1, #128	; 0x80
 800744a:	6878      	ldr	r0, [r7, #4]
 800744c:	f000 fc54 	bl	8007cf8 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8007450:	2100      	movs	r1, #0
 8007452:	6878      	ldr	r0, [r7, #4]
 8007454:	f000 fc50 	bl	8007cf8 <USBD_LL_StallEP>
}
 8007458:	bf00      	nop
 800745a:	3708      	adds	r7, #8
 800745c:	46bd      	mov	sp, r7
 800745e:	bd80      	pop	{r7, pc}

08007460 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8007460:	b580      	push	{r7, lr}
 8007462:	b086      	sub	sp, #24
 8007464:	af00      	add	r7, sp, #0
 8007466:	60f8      	str	r0, [r7, #12]
 8007468:	60b9      	str	r1, [r7, #8]
 800746a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800746c:	2300      	movs	r3, #0
 800746e:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	2b00      	cmp	r3, #0
 8007474:	d032      	beq.n	80074dc <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8007476:	68f8      	ldr	r0, [r7, #12]
 8007478:	f000 f834 	bl	80074e4 <USBD_GetLen>
 800747c:	4603      	mov	r3, r0
 800747e:	3301      	adds	r3, #1
 8007480:	b29b      	uxth	r3, r3
 8007482:	005b      	lsls	r3, r3, #1
 8007484:	b29a      	uxth	r2, r3
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800748a:	7dfb      	ldrb	r3, [r7, #23]
 800748c:	1c5a      	adds	r2, r3, #1
 800748e:	75fa      	strb	r2, [r7, #23]
 8007490:	461a      	mov	r2, r3
 8007492:	68bb      	ldr	r3, [r7, #8]
 8007494:	4413      	add	r3, r2
 8007496:	687a      	ldr	r2, [r7, #4]
 8007498:	7812      	ldrb	r2, [r2, #0]
 800749a:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800749c:	7dfb      	ldrb	r3, [r7, #23]
 800749e:	1c5a      	adds	r2, r3, #1
 80074a0:	75fa      	strb	r2, [r7, #23]
 80074a2:	461a      	mov	r2, r3
 80074a4:	68bb      	ldr	r3, [r7, #8]
 80074a6:	4413      	add	r3, r2
 80074a8:	2203      	movs	r2, #3
 80074aa:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 80074ac:	e012      	b.n	80074d4 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	1c5a      	adds	r2, r3, #1
 80074b2:	60fa      	str	r2, [r7, #12]
 80074b4:	7dfa      	ldrb	r2, [r7, #23]
 80074b6:	1c51      	adds	r1, r2, #1
 80074b8:	75f9      	strb	r1, [r7, #23]
 80074ba:	4611      	mov	r1, r2
 80074bc:	68ba      	ldr	r2, [r7, #8]
 80074be:	440a      	add	r2, r1
 80074c0:	781b      	ldrb	r3, [r3, #0]
 80074c2:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 80074c4:	7dfb      	ldrb	r3, [r7, #23]
 80074c6:	1c5a      	adds	r2, r3, #1
 80074c8:	75fa      	strb	r2, [r7, #23]
 80074ca:	461a      	mov	r2, r3
 80074cc:	68bb      	ldr	r3, [r7, #8]
 80074ce:	4413      	add	r3, r2
 80074d0:	2200      	movs	r2, #0
 80074d2:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	781b      	ldrb	r3, [r3, #0]
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d1e8      	bne.n	80074ae <USBD_GetString+0x4e>
    }
  }
}
 80074dc:	bf00      	nop
 80074de:	3718      	adds	r7, #24
 80074e0:	46bd      	mov	sp, r7
 80074e2:	bd80      	pop	{r7, pc}

080074e4 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80074e4:	b480      	push	{r7}
 80074e6:	b085      	sub	sp, #20
 80074e8:	af00      	add	r7, sp, #0
 80074ea:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80074ec:	2300      	movs	r3, #0
 80074ee:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 80074f0:	e005      	b.n	80074fe <USBD_GetLen+0x1a>
  {
    len++;
 80074f2:	7bfb      	ldrb	r3, [r7, #15]
 80074f4:	3301      	adds	r3, #1
 80074f6:	73fb      	strb	r3, [r7, #15]
    buf++;
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	3301      	adds	r3, #1
 80074fc:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	781b      	ldrb	r3, [r3, #0]
 8007502:	2b00      	cmp	r3, #0
 8007504:	d1f5      	bne.n	80074f2 <USBD_GetLen+0xe>
  }

  return len;
 8007506:	7bfb      	ldrb	r3, [r7, #15]
}
 8007508:	4618      	mov	r0, r3
 800750a:	3714      	adds	r7, #20
 800750c:	46bd      	mov	sp, r7
 800750e:	bc80      	pop	{r7}
 8007510:	4770      	bx	lr

08007512 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8007512:	b580      	push	{r7, lr}
 8007514:	b084      	sub	sp, #16
 8007516:	af00      	add	r7, sp, #0
 8007518:	60f8      	str	r0, [r7, #12]
 800751a:	60b9      	str	r1, [r7, #8]
 800751c:	4613      	mov	r3, r2
 800751e:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	2202      	movs	r2, #2
 8007524:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8007528:	88fa      	ldrh	r2, [r7, #6]
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800752e:	88fa      	ldrh	r2, [r7, #6]
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007534:	88fb      	ldrh	r3, [r7, #6]
 8007536:	68ba      	ldr	r2, [r7, #8]
 8007538:	2100      	movs	r1, #0
 800753a:	68f8      	ldr	r0, [r7, #12]
 800753c:	f000 fc64 	bl	8007e08 <USBD_LL_Transmit>

  return USBD_OK;
 8007540:	2300      	movs	r3, #0
}
 8007542:	4618      	mov	r0, r3
 8007544:	3710      	adds	r7, #16
 8007546:	46bd      	mov	sp, r7
 8007548:	bd80      	pop	{r7, pc}

0800754a <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800754a:	b580      	push	{r7, lr}
 800754c:	b084      	sub	sp, #16
 800754e:	af00      	add	r7, sp, #0
 8007550:	60f8      	str	r0, [r7, #12]
 8007552:	60b9      	str	r1, [r7, #8]
 8007554:	4613      	mov	r3, r2
 8007556:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007558:	88fb      	ldrh	r3, [r7, #6]
 800755a:	68ba      	ldr	r2, [r7, #8]
 800755c:	2100      	movs	r1, #0
 800755e:	68f8      	ldr	r0, [r7, #12]
 8007560:	f000 fc52 	bl	8007e08 <USBD_LL_Transmit>

  return USBD_OK;
 8007564:	2300      	movs	r3, #0
}
 8007566:	4618      	mov	r0, r3
 8007568:	3710      	adds	r7, #16
 800756a:	46bd      	mov	sp, r7
 800756c:	bd80      	pop	{r7, pc}

0800756e <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800756e:	b580      	push	{r7, lr}
 8007570:	b084      	sub	sp, #16
 8007572:	af00      	add	r7, sp, #0
 8007574:	60f8      	str	r0, [r7, #12]
 8007576:	60b9      	str	r1, [r7, #8]
 8007578:	4613      	mov	r3, r2
 800757a:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	2203      	movs	r2, #3
 8007580:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8007584:	88fa      	ldrh	r2, [r7, #6]
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 800758c:	88fa      	ldrh	r2, [r7, #6]
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007594:	88fb      	ldrh	r3, [r7, #6]
 8007596:	68ba      	ldr	r2, [r7, #8]
 8007598:	2100      	movs	r1, #0
 800759a:	68f8      	ldr	r0, [r7, #12]
 800759c:	f000 fc57 	bl	8007e4e <USBD_LL_PrepareReceive>

  return USBD_OK;
 80075a0:	2300      	movs	r3, #0
}
 80075a2:	4618      	mov	r0, r3
 80075a4:	3710      	adds	r7, #16
 80075a6:	46bd      	mov	sp, r7
 80075a8:	bd80      	pop	{r7, pc}

080075aa <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 80075aa:	b580      	push	{r7, lr}
 80075ac:	b084      	sub	sp, #16
 80075ae:	af00      	add	r7, sp, #0
 80075b0:	60f8      	str	r0, [r7, #12]
 80075b2:	60b9      	str	r1, [r7, #8]
 80075b4:	4613      	mov	r3, r2
 80075b6:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80075b8:	88fb      	ldrh	r3, [r7, #6]
 80075ba:	68ba      	ldr	r2, [r7, #8]
 80075bc:	2100      	movs	r1, #0
 80075be:	68f8      	ldr	r0, [r7, #12]
 80075c0:	f000 fc45 	bl	8007e4e <USBD_LL_PrepareReceive>

  return USBD_OK;
 80075c4:	2300      	movs	r3, #0
}
 80075c6:	4618      	mov	r0, r3
 80075c8:	3710      	adds	r7, #16
 80075ca:	46bd      	mov	sp, r7
 80075cc:	bd80      	pop	{r7, pc}

080075ce <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80075ce:	b580      	push	{r7, lr}
 80075d0:	b082      	sub	sp, #8
 80075d2:	af00      	add	r7, sp, #0
 80075d4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	2204      	movs	r2, #4
 80075da:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80075de:	2300      	movs	r3, #0
 80075e0:	2200      	movs	r2, #0
 80075e2:	2100      	movs	r1, #0
 80075e4:	6878      	ldr	r0, [r7, #4]
 80075e6:	f000 fc0f 	bl	8007e08 <USBD_LL_Transmit>

  return USBD_OK;
 80075ea:	2300      	movs	r3, #0
}
 80075ec:	4618      	mov	r0, r3
 80075ee:	3708      	adds	r7, #8
 80075f0:	46bd      	mov	sp, r7
 80075f2:	bd80      	pop	{r7, pc}

080075f4 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80075f4:	b580      	push	{r7, lr}
 80075f6:	b082      	sub	sp, #8
 80075f8:	af00      	add	r7, sp, #0
 80075fa:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	2205      	movs	r2, #5
 8007600:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007604:	2300      	movs	r3, #0
 8007606:	2200      	movs	r2, #0
 8007608:	2100      	movs	r1, #0
 800760a:	6878      	ldr	r0, [r7, #4]
 800760c:	f000 fc1f 	bl	8007e4e <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007610:	2300      	movs	r3, #0
}
 8007612:	4618      	mov	r0, r3
 8007614:	3708      	adds	r7, #8
 8007616:	46bd      	mov	sp, r7
 8007618:	bd80      	pop	{r7, pc}
	...

0800761c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800761c:	b580      	push	{r7, lr}
 800761e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8007620:	2200      	movs	r2, #0
 8007622:	4912      	ldr	r1, [pc, #72]	; (800766c <MX_USB_DEVICE_Init+0x50>)
 8007624:	4812      	ldr	r0, [pc, #72]	; (8007670 <MX_USB_DEVICE_Init+0x54>)
 8007626:	f7fe ff5e 	bl	80064e6 <USBD_Init>
 800762a:	4603      	mov	r3, r0
 800762c:	2b00      	cmp	r3, #0
 800762e:	d001      	beq.n	8007634 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8007630:	f7f8 fefa 	bl	8000428 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8007634:	490f      	ldr	r1, [pc, #60]	; (8007674 <MX_USB_DEVICE_Init+0x58>)
 8007636:	480e      	ldr	r0, [pc, #56]	; (8007670 <MX_USB_DEVICE_Init+0x54>)
 8007638:	f7fe ff80 	bl	800653c <USBD_RegisterClass>
 800763c:	4603      	mov	r3, r0
 800763e:	2b00      	cmp	r3, #0
 8007640:	d001      	beq.n	8007646 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8007642:	f7f8 fef1 	bl	8000428 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8007646:	490c      	ldr	r1, [pc, #48]	; (8007678 <MX_USB_DEVICE_Init+0x5c>)
 8007648:	4809      	ldr	r0, [pc, #36]	; (8007670 <MX_USB_DEVICE_Init+0x54>)
 800764a:	f7fe feb1 	bl	80063b0 <USBD_CDC_RegisterInterface>
 800764e:	4603      	mov	r3, r0
 8007650:	2b00      	cmp	r3, #0
 8007652:	d001      	beq.n	8007658 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8007654:	f7f8 fee8 	bl	8000428 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8007658:	4805      	ldr	r0, [pc, #20]	; (8007670 <MX_USB_DEVICE_Init+0x54>)
 800765a:	f7fe ff88 	bl	800656e <USBD_Start>
 800765e:	4603      	mov	r3, r0
 8007660:	2b00      	cmp	r3, #0
 8007662:	d001      	beq.n	8007668 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8007664:	f7f8 fee0 	bl	8000428 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8007668:	bf00      	nop
 800766a:	bd80      	pop	{r7, pc}
 800766c:	2000012c 	.word	0x2000012c
 8007670:	20000224 	.word	0x20000224
 8007674:	20000018 	.word	0x20000018
 8007678:	2000011c 	.word	0x2000011c

0800767c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800767c:	b580      	push	{r7, lr}
 800767e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8007680:	2200      	movs	r2, #0
 8007682:	4905      	ldr	r1, [pc, #20]	; (8007698 <CDC_Init_FS+0x1c>)
 8007684:	4805      	ldr	r0, [pc, #20]	; (800769c <CDC_Init_FS+0x20>)
 8007686:	f7fe fea9 	bl	80063dc <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800768a:	4905      	ldr	r1, [pc, #20]	; (80076a0 <CDC_Init_FS+0x24>)
 800768c:	4803      	ldr	r0, [pc, #12]	; (800769c <CDC_Init_FS+0x20>)
 800768e:	f7fe febe 	bl	800640e <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8007692:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8007694:	4618      	mov	r0, r3
 8007696:	bd80      	pop	{r7, pc}
 8007698:	200008e8 	.word	0x200008e8
 800769c:	20000224 	.word	0x20000224
 80076a0:	200004e8 	.word	0x200004e8

080076a4 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80076a4:	b480      	push	{r7}
 80076a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80076a8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80076aa:	4618      	mov	r0, r3
 80076ac:	46bd      	mov	sp, r7
 80076ae:	bc80      	pop	{r7}
 80076b0:	4770      	bx	lr
	...

080076b4 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80076b4:	b480      	push	{r7}
 80076b6:	b083      	sub	sp, #12
 80076b8:	af00      	add	r7, sp, #0
 80076ba:	4603      	mov	r3, r0
 80076bc:	6039      	str	r1, [r7, #0]
 80076be:	71fb      	strb	r3, [r7, #7]
 80076c0:	4613      	mov	r3, r2
 80076c2:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80076c4:	79fb      	ldrb	r3, [r7, #7]
 80076c6:	2b23      	cmp	r3, #35	; 0x23
 80076c8:	d84a      	bhi.n	8007760 <CDC_Control_FS+0xac>
 80076ca:	a201      	add	r2, pc, #4	; (adr r2, 80076d0 <CDC_Control_FS+0x1c>)
 80076cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076d0:	08007761 	.word	0x08007761
 80076d4:	08007761 	.word	0x08007761
 80076d8:	08007761 	.word	0x08007761
 80076dc:	08007761 	.word	0x08007761
 80076e0:	08007761 	.word	0x08007761
 80076e4:	08007761 	.word	0x08007761
 80076e8:	08007761 	.word	0x08007761
 80076ec:	08007761 	.word	0x08007761
 80076f0:	08007761 	.word	0x08007761
 80076f4:	08007761 	.word	0x08007761
 80076f8:	08007761 	.word	0x08007761
 80076fc:	08007761 	.word	0x08007761
 8007700:	08007761 	.word	0x08007761
 8007704:	08007761 	.word	0x08007761
 8007708:	08007761 	.word	0x08007761
 800770c:	08007761 	.word	0x08007761
 8007710:	08007761 	.word	0x08007761
 8007714:	08007761 	.word	0x08007761
 8007718:	08007761 	.word	0x08007761
 800771c:	08007761 	.word	0x08007761
 8007720:	08007761 	.word	0x08007761
 8007724:	08007761 	.word	0x08007761
 8007728:	08007761 	.word	0x08007761
 800772c:	08007761 	.word	0x08007761
 8007730:	08007761 	.word	0x08007761
 8007734:	08007761 	.word	0x08007761
 8007738:	08007761 	.word	0x08007761
 800773c:	08007761 	.word	0x08007761
 8007740:	08007761 	.word	0x08007761
 8007744:	08007761 	.word	0x08007761
 8007748:	08007761 	.word	0x08007761
 800774c:	08007761 	.word	0x08007761
 8007750:	08007761 	.word	0x08007761
 8007754:	08007761 	.word	0x08007761
 8007758:	08007761 	.word	0x08007761
 800775c:	08007761 	.word	0x08007761
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8007760:	bf00      	nop
  }

  return (USBD_OK);
 8007762:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8007764:	4618      	mov	r0, r3
 8007766:	370c      	adds	r7, #12
 8007768:	46bd      	mov	sp, r7
 800776a:	bc80      	pop	{r7}
 800776c:	4770      	bx	lr
 800776e:	bf00      	nop

08007770 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8007770:	b580      	push	{r7, lr}
 8007772:	b082      	sub	sp, #8
 8007774:	af00      	add	r7, sp, #0
 8007776:	6078      	str	r0, [r7, #4]
 8007778:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800777a:	6879      	ldr	r1, [r7, #4]
 800777c:	4805      	ldr	r0, [pc, #20]	; (8007794 <CDC_Receive_FS+0x24>)
 800777e:	f7fe fe46 	bl	800640e <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8007782:	4804      	ldr	r0, [pc, #16]	; (8007794 <CDC_Receive_FS+0x24>)
 8007784:	f7fe fe85 	bl	8006492 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8007788:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800778a:	4618      	mov	r0, r3
 800778c:	3708      	adds	r7, #8
 800778e:	46bd      	mov	sp, r7
 8007790:	bd80      	pop	{r7, pc}
 8007792:	bf00      	nop
 8007794:	20000224 	.word	0x20000224

08007798 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8007798:	b580      	push	{r7, lr}
 800779a:	b084      	sub	sp, #16
 800779c:	af00      	add	r7, sp, #0
 800779e:	6078      	str	r0, [r7, #4]
 80077a0:	460b      	mov	r3, r1
 80077a2:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 80077a4:	2300      	movs	r3, #0
 80077a6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 80077a8:	4b0d      	ldr	r3, [pc, #52]	; (80077e0 <CDC_Transmit_FS+0x48>)
 80077aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80077ae:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 80077b0:	68bb      	ldr	r3, [r7, #8]
 80077b2:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d001      	beq.n	80077be <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 80077ba:	2301      	movs	r3, #1
 80077bc:	e00b      	b.n	80077d6 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80077be:	887b      	ldrh	r3, [r7, #2]
 80077c0:	461a      	mov	r2, r3
 80077c2:	6879      	ldr	r1, [r7, #4]
 80077c4:	4806      	ldr	r0, [pc, #24]	; (80077e0 <CDC_Transmit_FS+0x48>)
 80077c6:	f7fe fe09 	bl	80063dc <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80077ca:	4805      	ldr	r0, [pc, #20]	; (80077e0 <CDC_Transmit_FS+0x48>)
 80077cc:	f7fe fe32 	bl	8006434 <USBD_CDC_TransmitPacket>
 80077d0:	4603      	mov	r3, r0
 80077d2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 80077d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80077d6:	4618      	mov	r0, r3
 80077d8:	3710      	adds	r7, #16
 80077da:	46bd      	mov	sp, r7
 80077dc:	bd80      	pop	{r7, pc}
 80077de:	bf00      	nop
 80077e0:	20000224 	.word	0x20000224

080077e4 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80077e4:	b480      	push	{r7}
 80077e6:	b083      	sub	sp, #12
 80077e8:	af00      	add	r7, sp, #0
 80077ea:	4603      	mov	r3, r0
 80077ec:	6039      	str	r1, [r7, #0]
 80077ee:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80077f0:	683b      	ldr	r3, [r7, #0]
 80077f2:	2212      	movs	r2, #18
 80077f4:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80077f6:	4b03      	ldr	r3, [pc, #12]	; (8007804 <USBD_FS_DeviceDescriptor+0x20>)
}
 80077f8:	4618      	mov	r0, r3
 80077fa:	370c      	adds	r7, #12
 80077fc:	46bd      	mov	sp, r7
 80077fe:	bc80      	pop	{r7}
 8007800:	4770      	bx	lr
 8007802:	bf00      	nop
 8007804:	20000148 	.word	0x20000148

08007808 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007808:	b480      	push	{r7}
 800780a:	b083      	sub	sp, #12
 800780c:	af00      	add	r7, sp, #0
 800780e:	4603      	mov	r3, r0
 8007810:	6039      	str	r1, [r7, #0]
 8007812:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8007814:	683b      	ldr	r3, [r7, #0]
 8007816:	2204      	movs	r2, #4
 8007818:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800781a:	4b03      	ldr	r3, [pc, #12]	; (8007828 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800781c:	4618      	mov	r0, r3
 800781e:	370c      	adds	r7, #12
 8007820:	46bd      	mov	sp, r7
 8007822:	bc80      	pop	{r7}
 8007824:	4770      	bx	lr
 8007826:	bf00      	nop
 8007828:	2000015c 	.word	0x2000015c

0800782c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800782c:	b580      	push	{r7, lr}
 800782e:	b082      	sub	sp, #8
 8007830:	af00      	add	r7, sp, #0
 8007832:	4603      	mov	r3, r0
 8007834:	6039      	str	r1, [r7, #0]
 8007836:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8007838:	79fb      	ldrb	r3, [r7, #7]
 800783a:	2b00      	cmp	r3, #0
 800783c:	d105      	bne.n	800784a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800783e:	683a      	ldr	r2, [r7, #0]
 8007840:	4907      	ldr	r1, [pc, #28]	; (8007860 <USBD_FS_ProductStrDescriptor+0x34>)
 8007842:	4808      	ldr	r0, [pc, #32]	; (8007864 <USBD_FS_ProductStrDescriptor+0x38>)
 8007844:	f7ff fe0c 	bl	8007460 <USBD_GetString>
 8007848:	e004      	b.n	8007854 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800784a:	683a      	ldr	r2, [r7, #0]
 800784c:	4904      	ldr	r1, [pc, #16]	; (8007860 <USBD_FS_ProductStrDescriptor+0x34>)
 800784e:	4805      	ldr	r0, [pc, #20]	; (8007864 <USBD_FS_ProductStrDescriptor+0x38>)
 8007850:	f7ff fe06 	bl	8007460 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007854:	4b02      	ldr	r3, [pc, #8]	; (8007860 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8007856:	4618      	mov	r0, r3
 8007858:	3708      	adds	r7, #8
 800785a:	46bd      	mov	sp, r7
 800785c:	bd80      	pop	{r7, pc}
 800785e:	bf00      	nop
 8007860:	20000ce8 	.word	0x20000ce8
 8007864:	08008720 	.word	0x08008720

08007868 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007868:	b580      	push	{r7, lr}
 800786a:	b082      	sub	sp, #8
 800786c:	af00      	add	r7, sp, #0
 800786e:	4603      	mov	r3, r0
 8007870:	6039      	str	r1, [r7, #0]
 8007872:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8007874:	683a      	ldr	r2, [r7, #0]
 8007876:	4904      	ldr	r1, [pc, #16]	; (8007888 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8007878:	4804      	ldr	r0, [pc, #16]	; (800788c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800787a:	f7ff fdf1 	bl	8007460 <USBD_GetString>
  return USBD_StrDesc;
 800787e:	4b02      	ldr	r3, [pc, #8]	; (8007888 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8007880:	4618      	mov	r0, r3
 8007882:	3708      	adds	r7, #8
 8007884:	46bd      	mov	sp, r7
 8007886:	bd80      	pop	{r7, pc}
 8007888:	20000ce8 	.word	0x20000ce8
 800788c:	08008738 	.word	0x08008738

08007890 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007890:	b580      	push	{r7, lr}
 8007892:	b082      	sub	sp, #8
 8007894:	af00      	add	r7, sp, #0
 8007896:	4603      	mov	r3, r0
 8007898:	6039      	str	r1, [r7, #0]
 800789a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800789c:	683b      	ldr	r3, [r7, #0]
 800789e:	221a      	movs	r2, #26
 80078a0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80078a2:	f000 f843 	bl	800792c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80078a6:	4b02      	ldr	r3, [pc, #8]	; (80078b0 <USBD_FS_SerialStrDescriptor+0x20>)
}
 80078a8:	4618      	mov	r0, r3
 80078aa:	3708      	adds	r7, #8
 80078ac:	46bd      	mov	sp, r7
 80078ae:	bd80      	pop	{r7, pc}
 80078b0:	20000160 	.word	0x20000160

080078b4 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80078b4:	b580      	push	{r7, lr}
 80078b6:	b082      	sub	sp, #8
 80078b8:	af00      	add	r7, sp, #0
 80078ba:	4603      	mov	r3, r0
 80078bc:	6039      	str	r1, [r7, #0]
 80078be:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80078c0:	79fb      	ldrb	r3, [r7, #7]
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d105      	bne.n	80078d2 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80078c6:	683a      	ldr	r2, [r7, #0]
 80078c8:	4907      	ldr	r1, [pc, #28]	; (80078e8 <USBD_FS_ConfigStrDescriptor+0x34>)
 80078ca:	4808      	ldr	r0, [pc, #32]	; (80078ec <USBD_FS_ConfigStrDescriptor+0x38>)
 80078cc:	f7ff fdc8 	bl	8007460 <USBD_GetString>
 80078d0:	e004      	b.n	80078dc <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80078d2:	683a      	ldr	r2, [r7, #0]
 80078d4:	4904      	ldr	r1, [pc, #16]	; (80078e8 <USBD_FS_ConfigStrDescriptor+0x34>)
 80078d6:	4805      	ldr	r0, [pc, #20]	; (80078ec <USBD_FS_ConfigStrDescriptor+0x38>)
 80078d8:	f7ff fdc2 	bl	8007460 <USBD_GetString>
  }
  return USBD_StrDesc;
 80078dc:	4b02      	ldr	r3, [pc, #8]	; (80078e8 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80078de:	4618      	mov	r0, r3
 80078e0:	3708      	adds	r7, #8
 80078e2:	46bd      	mov	sp, r7
 80078e4:	bd80      	pop	{r7, pc}
 80078e6:	bf00      	nop
 80078e8:	20000ce8 	.word	0x20000ce8
 80078ec:	0800874c 	.word	0x0800874c

080078f0 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80078f0:	b580      	push	{r7, lr}
 80078f2:	b082      	sub	sp, #8
 80078f4:	af00      	add	r7, sp, #0
 80078f6:	4603      	mov	r3, r0
 80078f8:	6039      	str	r1, [r7, #0]
 80078fa:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80078fc:	79fb      	ldrb	r3, [r7, #7]
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d105      	bne.n	800790e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007902:	683a      	ldr	r2, [r7, #0]
 8007904:	4907      	ldr	r1, [pc, #28]	; (8007924 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8007906:	4808      	ldr	r0, [pc, #32]	; (8007928 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8007908:	f7ff fdaa 	bl	8007460 <USBD_GetString>
 800790c:	e004      	b.n	8007918 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800790e:	683a      	ldr	r2, [r7, #0]
 8007910:	4904      	ldr	r1, [pc, #16]	; (8007924 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8007912:	4805      	ldr	r0, [pc, #20]	; (8007928 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8007914:	f7ff fda4 	bl	8007460 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007918:	4b02      	ldr	r3, [pc, #8]	; (8007924 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800791a:	4618      	mov	r0, r3
 800791c:	3708      	adds	r7, #8
 800791e:	46bd      	mov	sp, r7
 8007920:	bd80      	pop	{r7, pc}
 8007922:	bf00      	nop
 8007924:	20000ce8 	.word	0x20000ce8
 8007928:	08008758 	.word	0x08008758

0800792c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800792c:	b580      	push	{r7, lr}
 800792e:	b084      	sub	sp, #16
 8007930:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8007932:	4b0f      	ldr	r3, [pc, #60]	; (8007970 <Get_SerialNum+0x44>)
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8007938:	4b0e      	ldr	r3, [pc, #56]	; (8007974 <Get_SerialNum+0x48>)
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800793e:	4b0e      	ldr	r3, [pc, #56]	; (8007978 <Get_SerialNum+0x4c>)
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8007944:	68fa      	ldr	r2, [r7, #12]
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	4413      	add	r3, r2
 800794a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	2b00      	cmp	r3, #0
 8007950:	d009      	beq.n	8007966 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8007952:	2208      	movs	r2, #8
 8007954:	4909      	ldr	r1, [pc, #36]	; (800797c <Get_SerialNum+0x50>)
 8007956:	68f8      	ldr	r0, [r7, #12]
 8007958:	f000 f814 	bl	8007984 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800795c:	2204      	movs	r2, #4
 800795e:	4908      	ldr	r1, [pc, #32]	; (8007980 <Get_SerialNum+0x54>)
 8007960:	68b8      	ldr	r0, [r7, #8]
 8007962:	f000 f80f 	bl	8007984 <IntToUnicode>
  }
}
 8007966:	bf00      	nop
 8007968:	3710      	adds	r7, #16
 800796a:	46bd      	mov	sp, r7
 800796c:	bd80      	pop	{r7, pc}
 800796e:	bf00      	nop
 8007970:	1ffff7e8 	.word	0x1ffff7e8
 8007974:	1ffff7ec 	.word	0x1ffff7ec
 8007978:	1ffff7f0 	.word	0x1ffff7f0
 800797c:	20000162 	.word	0x20000162
 8007980:	20000172 	.word	0x20000172

08007984 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8007984:	b480      	push	{r7}
 8007986:	b087      	sub	sp, #28
 8007988:	af00      	add	r7, sp, #0
 800798a:	60f8      	str	r0, [r7, #12]
 800798c:	60b9      	str	r1, [r7, #8]
 800798e:	4613      	mov	r3, r2
 8007990:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8007992:	2300      	movs	r3, #0
 8007994:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8007996:	2300      	movs	r3, #0
 8007998:	75fb      	strb	r3, [r7, #23]
 800799a:	e027      	b.n	80079ec <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	0f1b      	lsrs	r3, r3, #28
 80079a0:	2b09      	cmp	r3, #9
 80079a2:	d80b      	bhi.n	80079bc <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	0f1b      	lsrs	r3, r3, #28
 80079a8:	b2da      	uxtb	r2, r3
 80079aa:	7dfb      	ldrb	r3, [r7, #23]
 80079ac:	005b      	lsls	r3, r3, #1
 80079ae:	4619      	mov	r1, r3
 80079b0:	68bb      	ldr	r3, [r7, #8]
 80079b2:	440b      	add	r3, r1
 80079b4:	3230      	adds	r2, #48	; 0x30
 80079b6:	b2d2      	uxtb	r2, r2
 80079b8:	701a      	strb	r2, [r3, #0]
 80079ba:	e00a      	b.n	80079d2 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	0f1b      	lsrs	r3, r3, #28
 80079c0:	b2da      	uxtb	r2, r3
 80079c2:	7dfb      	ldrb	r3, [r7, #23]
 80079c4:	005b      	lsls	r3, r3, #1
 80079c6:	4619      	mov	r1, r3
 80079c8:	68bb      	ldr	r3, [r7, #8]
 80079ca:	440b      	add	r3, r1
 80079cc:	3237      	adds	r2, #55	; 0x37
 80079ce:	b2d2      	uxtb	r2, r2
 80079d0:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	011b      	lsls	r3, r3, #4
 80079d6:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80079d8:	7dfb      	ldrb	r3, [r7, #23]
 80079da:	005b      	lsls	r3, r3, #1
 80079dc:	3301      	adds	r3, #1
 80079de:	68ba      	ldr	r2, [r7, #8]
 80079e0:	4413      	add	r3, r2
 80079e2:	2200      	movs	r2, #0
 80079e4:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80079e6:	7dfb      	ldrb	r3, [r7, #23]
 80079e8:	3301      	adds	r3, #1
 80079ea:	75fb      	strb	r3, [r7, #23]
 80079ec:	7dfa      	ldrb	r2, [r7, #23]
 80079ee:	79fb      	ldrb	r3, [r7, #7]
 80079f0:	429a      	cmp	r2, r3
 80079f2:	d3d3      	bcc.n	800799c <IntToUnicode+0x18>
  }
}
 80079f4:	bf00      	nop
 80079f6:	bf00      	nop
 80079f8:	371c      	adds	r7, #28
 80079fa:	46bd      	mov	sp, r7
 80079fc:	bc80      	pop	{r7}
 80079fe:	4770      	bx	lr

08007a00 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8007a00:	b580      	push	{r7, lr}
 8007a02:	b084      	sub	sp, #16
 8007a04:	af00      	add	r7, sp, #0
 8007a06:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	4a0d      	ldr	r2, [pc, #52]	; (8007a44 <HAL_PCD_MspInit+0x44>)
 8007a0e:	4293      	cmp	r3, r2
 8007a10:	d113      	bne.n	8007a3a <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8007a12:	4b0d      	ldr	r3, [pc, #52]	; (8007a48 <HAL_PCD_MspInit+0x48>)
 8007a14:	69db      	ldr	r3, [r3, #28]
 8007a16:	4a0c      	ldr	r2, [pc, #48]	; (8007a48 <HAL_PCD_MspInit+0x48>)
 8007a18:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8007a1c:	61d3      	str	r3, [r2, #28]
 8007a1e:	4b0a      	ldr	r3, [pc, #40]	; (8007a48 <HAL_PCD_MspInit+0x48>)
 8007a20:	69db      	ldr	r3, [r3, #28]
 8007a22:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007a26:	60fb      	str	r3, [r7, #12]
 8007a28:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8007a2a:	2200      	movs	r2, #0
 8007a2c:	2100      	movs	r1, #0
 8007a2e:	2014      	movs	r0, #20
 8007a30:	f7f8 ff1b 	bl	800086a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8007a34:	2014      	movs	r0, #20
 8007a36:	f7f8 ff34 	bl	80008a2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8007a3a:	bf00      	nop
 8007a3c:	3710      	adds	r7, #16
 8007a3e:	46bd      	mov	sp, r7
 8007a40:	bd80      	pop	{r7, pc}
 8007a42:	bf00      	nop
 8007a44:	40005c00 	.word	0x40005c00
 8007a48:	40021000 	.word	0x40021000

08007a4c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007a4c:	b580      	push	{r7, lr}
 8007a4e:	b082      	sub	sp, #8
 8007a50:	af00      	add	r7, sp, #0
 8007a52:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	f503 7326 	add.w	r3, r3, #664	; 0x298
 8007a60:	4619      	mov	r1, r3
 8007a62:	4610      	mov	r0, r2
 8007a64:	f7fe fdcb 	bl	80065fe <USBD_LL_SetupStage>
}
 8007a68:	bf00      	nop
 8007a6a:	3708      	adds	r7, #8
 8007a6c:	46bd      	mov	sp, r7
 8007a6e:	bd80      	pop	{r7, pc}

08007a70 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007a70:	b580      	push	{r7, lr}
 8007a72:	b082      	sub	sp, #8
 8007a74:	af00      	add	r7, sp, #0
 8007a76:	6078      	str	r0, [r7, #4]
 8007a78:	460b      	mov	r3, r1
 8007a7a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	f8d3 02d4 	ldr.w	r0, [r3, #724]	; 0x2d4
 8007a82:	78fa      	ldrb	r2, [r7, #3]
 8007a84:	6879      	ldr	r1, [r7, #4]
 8007a86:	4613      	mov	r3, r2
 8007a88:	009b      	lsls	r3, r3, #2
 8007a8a:	4413      	add	r3, r2
 8007a8c:	00db      	lsls	r3, r3, #3
 8007a8e:	440b      	add	r3, r1
 8007a90:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8007a94:	681a      	ldr	r2, [r3, #0]
 8007a96:	78fb      	ldrb	r3, [r7, #3]
 8007a98:	4619      	mov	r1, r3
 8007a9a:	f7fe fdfd 	bl	8006698 <USBD_LL_DataOutStage>
}
 8007a9e:	bf00      	nop
 8007aa0:	3708      	adds	r7, #8
 8007aa2:	46bd      	mov	sp, r7
 8007aa4:	bd80      	pop	{r7, pc}

08007aa6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007aa6:	b580      	push	{r7, lr}
 8007aa8:	b082      	sub	sp, #8
 8007aaa:	af00      	add	r7, sp, #0
 8007aac:	6078      	str	r0, [r7, #4]
 8007aae:	460b      	mov	r3, r1
 8007ab0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	f8d3 02d4 	ldr.w	r0, [r3, #724]	; 0x2d4
 8007ab8:	78fa      	ldrb	r2, [r7, #3]
 8007aba:	6879      	ldr	r1, [r7, #4]
 8007abc:	4613      	mov	r3, r2
 8007abe:	009b      	lsls	r3, r3, #2
 8007ac0:	4413      	add	r3, r2
 8007ac2:	00db      	lsls	r3, r3, #3
 8007ac4:	440b      	add	r3, r1
 8007ac6:	3324      	adds	r3, #36	; 0x24
 8007ac8:	681a      	ldr	r2, [r3, #0]
 8007aca:	78fb      	ldrb	r3, [r7, #3]
 8007acc:	4619      	mov	r1, r3
 8007ace:	f7fe fe54 	bl	800677a <USBD_LL_DataInStage>
}
 8007ad2:	bf00      	nop
 8007ad4:	3708      	adds	r7, #8
 8007ad6:	46bd      	mov	sp, r7
 8007ad8:	bd80      	pop	{r7, pc}

08007ada <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007ada:	b580      	push	{r7, lr}
 8007adc:	b082      	sub	sp, #8
 8007ade:	af00      	add	r7, sp, #0
 8007ae0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007ae8:	4618      	mov	r0, r3
 8007aea:	f7fe ff64 	bl	80069b6 <USBD_LL_SOF>
}
 8007aee:	bf00      	nop
 8007af0:	3708      	adds	r7, #8
 8007af2:	46bd      	mov	sp, r7
 8007af4:	bd80      	pop	{r7, pc}

08007af6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007af6:	b580      	push	{r7, lr}
 8007af8:	b084      	sub	sp, #16
 8007afa:	af00      	add	r7, sp, #0
 8007afc:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8007afe:	2301      	movs	r3, #1
 8007b00:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	799b      	ldrb	r3, [r3, #6]
 8007b06:	2b02      	cmp	r3, #2
 8007b08:	d001      	beq.n	8007b0e <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8007b0a:	f7f8 fc8d 	bl	8000428 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007b14:	7bfa      	ldrb	r2, [r7, #15]
 8007b16:	4611      	mov	r1, r2
 8007b18:	4618      	mov	r0, r3
 8007b1a:	f7fe ff14 	bl	8006946 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007b24:	4618      	mov	r0, r3
 8007b26:	f7fe fecd 	bl	80068c4 <USBD_LL_Reset>
}
 8007b2a:	bf00      	nop
 8007b2c:	3710      	adds	r7, #16
 8007b2e:	46bd      	mov	sp, r7
 8007b30:	bd80      	pop	{r7, pc}
	...

08007b34 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007b34:	b580      	push	{r7, lr}
 8007b36:	b082      	sub	sp, #8
 8007b38:	af00      	add	r7, sp, #0
 8007b3a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007b42:	4618      	mov	r0, r3
 8007b44:	f7fe ff0e 	bl	8006964 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	7a9b      	ldrb	r3, [r3, #10]
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d005      	beq.n	8007b5c <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007b50:	4b04      	ldr	r3, [pc, #16]	; (8007b64 <HAL_PCD_SuspendCallback+0x30>)
 8007b52:	691b      	ldr	r3, [r3, #16]
 8007b54:	4a03      	ldr	r2, [pc, #12]	; (8007b64 <HAL_PCD_SuspendCallback+0x30>)
 8007b56:	f043 0306 	orr.w	r3, r3, #6
 8007b5a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8007b5c:	bf00      	nop
 8007b5e:	3708      	adds	r7, #8
 8007b60:	46bd      	mov	sp, r7
 8007b62:	bd80      	pop	{r7, pc}
 8007b64:	e000ed00 	.word	0xe000ed00

08007b68 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007b68:	b580      	push	{r7, lr}
 8007b6a:	b082      	sub	sp, #8
 8007b6c:	af00      	add	r7, sp, #0
 8007b6e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007b76:	4618      	mov	r0, r3
 8007b78:	f7fe ff08 	bl	800698c <USBD_LL_Resume>
}
 8007b7c:	bf00      	nop
 8007b7e:	3708      	adds	r7, #8
 8007b80:	46bd      	mov	sp, r7
 8007b82:	bd80      	pop	{r7, pc}

08007b84 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8007b84:	b580      	push	{r7, lr}
 8007b86:	b082      	sub	sp, #8
 8007b88:	af00      	add	r7, sp, #0
 8007b8a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 8007b8c:	4a28      	ldr	r2, [pc, #160]	; (8007c30 <USBD_LL_Init+0xac>)
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	f8c2 32d4 	str.w	r3, [r2, #724]	; 0x2d4
  pdev->pData = &hpcd_USB_FS;
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	4a26      	ldr	r2, [pc, #152]	; (8007c30 <USBD_LL_Init+0xac>)
 8007b98:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 8007b9c:	4b24      	ldr	r3, [pc, #144]	; (8007c30 <USBD_LL_Init+0xac>)
 8007b9e:	4a25      	ldr	r2, [pc, #148]	; (8007c34 <USBD_LL_Init+0xb0>)
 8007ba0:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8007ba2:	4b23      	ldr	r3, [pc, #140]	; (8007c30 <USBD_LL_Init+0xac>)
 8007ba4:	2208      	movs	r2, #8
 8007ba6:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8007ba8:	4b21      	ldr	r3, [pc, #132]	; (8007c30 <USBD_LL_Init+0xac>)
 8007baa:	2202      	movs	r2, #2
 8007bac:	719a      	strb	r2, [r3, #6]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8007bae:	4b20      	ldr	r3, [pc, #128]	; (8007c30 <USBD_LL_Init+0xac>)
 8007bb0:	2200      	movs	r2, #0
 8007bb2:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8007bb4:	4b1e      	ldr	r3, [pc, #120]	; (8007c30 <USBD_LL_Init+0xac>)
 8007bb6:	2200      	movs	r2, #0
 8007bb8:	72da      	strb	r2, [r3, #11]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8007bba:	4b1d      	ldr	r3, [pc, #116]	; (8007c30 <USBD_LL_Init+0xac>)
 8007bbc:	2200      	movs	r2, #0
 8007bbe:	731a      	strb	r2, [r3, #12]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8007bc0:	481b      	ldr	r0, [pc, #108]	; (8007c30 <USBD_LL_Init+0xac>)
 8007bc2:	f7f9 f83e 	bl	8000c42 <HAL_PCD_Init>
 8007bc6:	4603      	mov	r3, r0
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d001      	beq.n	8007bd0 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 8007bcc:	f7f8 fc2c 	bl	8000428 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8007bd6:	2318      	movs	r3, #24
 8007bd8:	2200      	movs	r2, #0
 8007bda:	2100      	movs	r1, #0
 8007bdc:	f7fa fd50 	bl	8002680 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8007be6:	2358      	movs	r3, #88	; 0x58
 8007be8:	2200      	movs	r2, #0
 8007bea:	2180      	movs	r1, #128	; 0x80
 8007bec:	f7fa fd48 	bl	8002680 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8007bf6:	23c0      	movs	r3, #192	; 0xc0
 8007bf8:	2200      	movs	r2, #0
 8007bfa:	2181      	movs	r1, #129	; 0x81
 8007bfc:	f7fa fd40 	bl	8002680 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8007c06:	f44f 7388 	mov.w	r3, #272	; 0x110
 8007c0a:	2200      	movs	r2, #0
 8007c0c:	2101      	movs	r1, #1
 8007c0e:	f7fa fd37 	bl	8002680 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8007c18:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007c1c:	2200      	movs	r2, #0
 8007c1e:	2182      	movs	r1, #130	; 0x82
 8007c20:	f7fa fd2e 	bl	8002680 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8007c24:	2300      	movs	r3, #0
}
 8007c26:	4618      	mov	r0, r3
 8007c28:	3708      	adds	r7, #8
 8007c2a:	46bd      	mov	sp, r7
 8007c2c:	bd80      	pop	{r7, pc}
 8007c2e:	bf00      	nop
 8007c30:	20000ee8 	.word	0x20000ee8
 8007c34:	40005c00 	.word	0x40005c00

08007c38 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8007c38:	b580      	push	{r7, lr}
 8007c3a:	b084      	sub	sp, #16
 8007c3c:	af00      	add	r7, sp, #0
 8007c3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007c40:	2300      	movs	r3, #0
 8007c42:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007c44:	2300      	movs	r3, #0
 8007c46:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007c4e:	4618      	mov	r0, r3
 8007c50:	f7f9 f8ed 	bl	8000e2e <HAL_PCD_Start>
 8007c54:	4603      	mov	r3, r0
 8007c56:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007c58:	7bfb      	ldrb	r3, [r7, #15]
 8007c5a:	4618      	mov	r0, r3
 8007c5c:	f000 f94e 	bl	8007efc <USBD_Get_USB_Status>
 8007c60:	4603      	mov	r3, r0
 8007c62:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007c64:	7bbb      	ldrb	r3, [r7, #14]
}
 8007c66:	4618      	mov	r0, r3
 8007c68:	3710      	adds	r7, #16
 8007c6a:	46bd      	mov	sp, r7
 8007c6c:	bd80      	pop	{r7, pc}

08007c6e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8007c6e:	b580      	push	{r7, lr}
 8007c70:	b084      	sub	sp, #16
 8007c72:	af00      	add	r7, sp, #0
 8007c74:	6078      	str	r0, [r7, #4]
 8007c76:	4608      	mov	r0, r1
 8007c78:	4611      	mov	r1, r2
 8007c7a:	461a      	mov	r2, r3
 8007c7c:	4603      	mov	r3, r0
 8007c7e:	70fb      	strb	r3, [r7, #3]
 8007c80:	460b      	mov	r3, r1
 8007c82:	70bb      	strb	r3, [r7, #2]
 8007c84:	4613      	mov	r3, r2
 8007c86:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007c88:	2300      	movs	r3, #0
 8007c8a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007c8c:	2300      	movs	r3, #0
 8007c8e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8007c96:	78bb      	ldrb	r3, [r7, #2]
 8007c98:	883a      	ldrh	r2, [r7, #0]
 8007c9a:	78f9      	ldrb	r1, [r7, #3]
 8007c9c:	f7f9 fa41 	bl	8001122 <HAL_PCD_EP_Open>
 8007ca0:	4603      	mov	r3, r0
 8007ca2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007ca4:	7bfb      	ldrb	r3, [r7, #15]
 8007ca6:	4618      	mov	r0, r3
 8007ca8:	f000 f928 	bl	8007efc <USBD_Get_USB_Status>
 8007cac:	4603      	mov	r3, r0
 8007cae:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007cb0:	7bbb      	ldrb	r3, [r7, #14]
}
 8007cb2:	4618      	mov	r0, r3
 8007cb4:	3710      	adds	r7, #16
 8007cb6:	46bd      	mov	sp, r7
 8007cb8:	bd80      	pop	{r7, pc}

08007cba <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007cba:	b580      	push	{r7, lr}
 8007cbc:	b084      	sub	sp, #16
 8007cbe:	af00      	add	r7, sp, #0
 8007cc0:	6078      	str	r0, [r7, #4]
 8007cc2:	460b      	mov	r3, r1
 8007cc4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007cc6:	2300      	movs	r3, #0
 8007cc8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007cca:	2300      	movs	r3, #0
 8007ccc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007cd4:	78fa      	ldrb	r2, [r7, #3]
 8007cd6:	4611      	mov	r1, r2
 8007cd8:	4618      	mov	r0, r3
 8007cda:	f7f9 fa7f 	bl	80011dc <HAL_PCD_EP_Close>
 8007cde:	4603      	mov	r3, r0
 8007ce0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007ce2:	7bfb      	ldrb	r3, [r7, #15]
 8007ce4:	4618      	mov	r0, r3
 8007ce6:	f000 f909 	bl	8007efc <USBD_Get_USB_Status>
 8007cea:	4603      	mov	r3, r0
 8007cec:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007cee:	7bbb      	ldrb	r3, [r7, #14]
}
 8007cf0:	4618      	mov	r0, r3
 8007cf2:	3710      	adds	r7, #16
 8007cf4:	46bd      	mov	sp, r7
 8007cf6:	bd80      	pop	{r7, pc}

08007cf8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007cf8:	b580      	push	{r7, lr}
 8007cfa:	b084      	sub	sp, #16
 8007cfc:	af00      	add	r7, sp, #0
 8007cfe:	6078      	str	r0, [r7, #4]
 8007d00:	460b      	mov	r3, r1
 8007d02:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007d04:	2300      	movs	r3, #0
 8007d06:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007d08:	2300      	movs	r3, #0
 8007d0a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007d12:	78fa      	ldrb	r2, [r7, #3]
 8007d14:	4611      	mov	r1, r2
 8007d16:	4618      	mov	r0, r3
 8007d18:	f7f9 fb27 	bl	800136a <HAL_PCD_EP_SetStall>
 8007d1c:	4603      	mov	r3, r0
 8007d1e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007d20:	7bfb      	ldrb	r3, [r7, #15]
 8007d22:	4618      	mov	r0, r3
 8007d24:	f000 f8ea 	bl	8007efc <USBD_Get_USB_Status>
 8007d28:	4603      	mov	r3, r0
 8007d2a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007d2c:	7bbb      	ldrb	r3, [r7, #14]
}
 8007d2e:	4618      	mov	r0, r3
 8007d30:	3710      	adds	r7, #16
 8007d32:	46bd      	mov	sp, r7
 8007d34:	bd80      	pop	{r7, pc}

08007d36 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007d36:	b580      	push	{r7, lr}
 8007d38:	b084      	sub	sp, #16
 8007d3a:	af00      	add	r7, sp, #0
 8007d3c:	6078      	str	r0, [r7, #4]
 8007d3e:	460b      	mov	r3, r1
 8007d40:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007d42:	2300      	movs	r3, #0
 8007d44:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007d46:	2300      	movs	r3, #0
 8007d48:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007d50:	78fa      	ldrb	r2, [r7, #3]
 8007d52:	4611      	mov	r1, r2
 8007d54:	4618      	mov	r0, r3
 8007d56:	f7f9 fb68 	bl	800142a <HAL_PCD_EP_ClrStall>
 8007d5a:	4603      	mov	r3, r0
 8007d5c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007d5e:	7bfb      	ldrb	r3, [r7, #15]
 8007d60:	4618      	mov	r0, r3
 8007d62:	f000 f8cb 	bl	8007efc <USBD_Get_USB_Status>
 8007d66:	4603      	mov	r3, r0
 8007d68:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007d6a:	7bbb      	ldrb	r3, [r7, #14]
}
 8007d6c:	4618      	mov	r0, r3
 8007d6e:	3710      	adds	r7, #16
 8007d70:	46bd      	mov	sp, r7
 8007d72:	bd80      	pop	{r7, pc}

08007d74 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007d74:	b480      	push	{r7}
 8007d76:	b085      	sub	sp, #20
 8007d78:	af00      	add	r7, sp, #0
 8007d7a:	6078      	str	r0, [r7, #4]
 8007d7c:	460b      	mov	r3, r1
 8007d7e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007d86:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8007d88:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	da0b      	bge.n	8007da8 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8007d90:	78fb      	ldrb	r3, [r7, #3]
 8007d92:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007d96:	68f9      	ldr	r1, [r7, #12]
 8007d98:	4613      	mov	r3, r2
 8007d9a:	009b      	lsls	r3, r3, #2
 8007d9c:	4413      	add	r3, r2
 8007d9e:	00db      	lsls	r3, r3, #3
 8007da0:	440b      	add	r3, r1
 8007da2:	3312      	adds	r3, #18
 8007da4:	781b      	ldrb	r3, [r3, #0]
 8007da6:	e00b      	b.n	8007dc0 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8007da8:	78fb      	ldrb	r3, [r7, #3]
 8007daa:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007dae:	68f9      	ldr	r1, [r7, #12]
 8007db0:	4613      	mov	r3, r2
 8007db2:	009b      	lsls	r3, r3, #2
 8007db4:	4413      	add	r3, r2
 8007db6:	00db      	lsls	r3, r3, #3
 8007db8:	440b      	add	r3, r1
 8007dba:	f503 73a9 	add.w	r3, r3, #338	; 0x152
 8007dbe:	781b      	ldrb	r3, [r3, #0]
  }
}
 8007dc0:	4618      	mov	r0, r3
 8007dc2:	3714      	adds	r7, #20
 8007dc4:	46bd      	mov	sp, r7
 8007dc6:	bc80      	pop	{r7}
 8007dc8:	4770      	bx	lr

08007dca <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8007dca:	b580      	push	{r7, lr}
 8007dcc:	b084      	sub	sp, #16
 8007dce:	af00      	add	r7, sp, #0
 8007dd0:	6078      	str	r0, [r7, #4]
 8007dd2:	460b      	mov	r3, r1
 8007dd4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007dd6:	2300      	movs	r3, #0
 8007dd8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007dda:	2300      	movs	r3, #0
 8007ddc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007de4:	78fa      	ldrb	r2, [r7, #3]
 8007de6:	4611      	mov	r1, r2
 8007de8:	4618      	mov	r0, r3
 8007dea:	f7f9 f976 	bl	80010da <HAL_PCD_SetAddress>
 8007dee:	4603      	mov	r3, r0
 8007df0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007df2:	7bfb      	ldrb	r3, [r7, #15]
 8007df4:	4618      	mov	r0, r3
 8007df6:	f000 f881 	bl	8007efc <USBD_Get_USB_Status>
 8007dfa:	4603      	mov	r3, r0
 8007dfc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007dfe:	7bbb      	ldrb	r3, [r7, #14]
}
 8007e00:	4618      	mov	r0, r3
 8007e02:	3710      	adds	r7, #16
 8007e04:	46bd      	mov	sp, r7
 8007e06:	bd80      	pop	{r7, pc}

08007e08 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8007e08:	b580      	push	{r7, lr}
 8007e0a:	b086      	sub	sp, #24
 8007e0c:	af00      	add	r7, sp, #0
 8007e0e:	60f8      	str	r0, [r7, #12]
 8007e10:	607a      	str	r2, [r7, #4]
 8007e12:	461a      	mov	r2, r3
 8007e14:	460b      	mov	r3, r1
 8007e16:	72fb      	strb	r3, [r7, #11]
 8007e18:	4613      	mov	r3, r2
 8007e1a:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007e1c:	2300      	movs	r3, #0
 8007e1e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007e20:	2300      	movs	r3, #0
 8007e22:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8007e2a:	893b      	ldrh	r3, [r7, #8]
 8007e2c:	7af9      	ldrb	r1, [r7, #11]
 8007e2e:	687a      	ldr	r2, [r7, #4]
 8007e30:	f7f9 fa64 	bl	80012fc <HAL_PCD_EP_Transmit>
 8007e34:	4603      	mov	r3, r0
 8007e36:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007e38:	7dfb      	ldrb	r3, [r7, #23]
 8007e3a:	4618      	mov	r0, r3
 8007e3c:	f000 f85e 	bl	8007efc <USBD_Get_USB_Status>
 8007e40:	4603      	mov	r3, r0
 8007e42:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8007e44:	7dbb      	ldrb	r3, [r7, #22]
}
 8007e46:	4618      	mov	r0, r3
 8007e48:	3718      	adds	r7, #24
 8007e4a:	46bd      	mov	sp, r7
 8007e4c:	bd80      	pop	{r7, pc}

08007e4e <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8007e4e:	b580      	push	{r7, lr}
 8007e50:	b086      	sub	sp, #24
 8007e52:	af00      	add	r7, sp, #0
 8007e54:	60f8      	str	r0, [r7, #12]
 8007e56:	607a      	str	r2, [r7, #4]
 8007e58:	461a      	mov	r2, r3
 8007e5a:	460b      	mov	r3, r1
 8007e5c:	72fb      	strb	r3, [r7, #11]
 8007e5e:	4613      	mov	r3, r2
 8007e60:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007e62:	2300      	movs	r3, #0
 8007e64:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007e66:	2300      	movs	r3, #0
 8007e68:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8007e70:	893b      	ldrh	r3, [r7, #8]
 8007e72:	7af9      	ldrb	r1, [r7, #11]
 8007e74:	687a      	ldr	r2, [r7, #4]
 8007e76:	f7f9 f9f9 	bl	800126c <HAL_PCD_EP_Receive>
 8007e7a:	4603      	mov	r3, r0
 8007e7c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007e7e:	7dfb      	ldrb	r3, [r7, #23]
 8007e80:	4618      	mov	r0, r3
 8007e82:	f000 f83b 	bl	8007efc <USBD_Get_USB_Status>
 8007e86:	4603      	mov	r3, r0
 8007e88:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8007e8a:	7dbb      	ldrb	r3, [r7, #22]
}
 8007e8c:	4618      	mov	r0, r3
 8007e8e:	3718      	adds	r7, #24
 8007e90:	46bd      	mov	sp, r7
 8007e92:	bd80      	pop	{r7, pc}

08007e94 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007e94:	b580      	push	{r7, lr}
 8007e96:	b082      	sub	sp, #8
 8007e98:	af00      	add	r7, sp, #0
 8007e9a:	6078      	str	r0, [r7, #4]
 8007e9c:	460b      	mov	r3, r1
 8007e9e:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007ea6:	78fa      	ldrb	r2, [r7, #3]
 8007ea8:	4611      	mov	r1, r2
 8007eaa:	4618      	mov	r0, r3
 8007eac:	f7f9 fa0f 	bl	80012ce <HAL_PCD_EP_GetRxCount>
 8007eb0:	4603      	mov	r3, r0
}
 8007eb2:	4618      	mov	r0, r3
 8007eb4:	3708      	adds	r7, #8
 8007eb6:	46bd      	mov	sp, r7
 8007eb8:	bd80      	pop	{r7, pc}
	...

08007ebc <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8007ebc:	b480      	push	{r7}
 8007ebe:	b083      	sub	sp, #12
 8007ec0:	af00      	add	r7, sp, #0
 8007ec2:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8007ec4:	4b02      	ldr	r3, [pc, #8]	; (8007ed0 <USBD_static_malloc+0x14>)
}
 8007ec6:	4618      	mov	r0, r3
 8007ec8:	370c      	adds	r7, #12
 8007eca:	46bd      	mov	sp, r7
 8007ecc:	bc80      	pop	{r7}
 8007ece:	4770      	bx	lr
 8007ed0:	200011c0 	.word	0x200011c0

08007ed4 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8007ed4:	b480      	push	{r7}
 8007ed6:	b083      	sub	sp, #12
 8007ed8:	af00      	add	r7, sp, #0
 8007eda:	6078      	str	r0, [r7, #4]

}
 8007edc:	bf00      	nop
 8007ede:	370c      	adds	r7, #12
 8007ee0:	46bd      	mov	sp, r7
 8007ee2:	bc80      	pop	{r7}
 8007ee4:	4770      	bx	lr

08007ee6 <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007ee6:	b480      	push	{r7}
 8007ee8:	b083      	sub	sp, #12
 8007eea:	af00      	add	r7, sp, #0
 8007eec:	6078      	str	r0, [r7, #4]
 8007eee:	460b      	mov	r3, r1
 8007ef0:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 8007ef2:	bf00      	nop
 8007ef4:	370c      	adds	r7, #12
 8007ef6:	46bd      	mov	sp, r7
 8007ef8:	bc80      	pop	{r7}
 8007efa:	4770      	bx	lr

08007efc <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8007efc:	b480      	push	{r7}
 8007efe:	b085      	sub	sp, #20
 8007f00:	af00      	add	r7, sp, #0
 8007f02:	4603      	mov	r3, r0
 8007f04:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007f06:	2300      	movs	r3, #0
 8007f08:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8007f0a:	79fb      	ldrb	r3, [r7, #7]
 8007f0c:	2b03      	cmp	r3, #3
 8007f0e:	d817      	bhi.n	8007f40 <USBD_Get_USB_Status+0x44>
 8007f10:	a201      	add	r2, pc, #4	; (adr r2, 8007f18 <USBD_Get_USB_Status+0x1c>)
 8007f12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f16:	bf00      	nop
 8007f18:	08007f29 	.word	0x08007f29
 8007f1c:	08007f2f 	.word	0x08007f2f
 8007f20:	08007f35 	.word	0x08007f35
 8007f24:	08007f3b 	.word	0x08007f3b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8007f28:	2300      	movs	r3, #0
 8007f2a:	73fb      	strb	r3, [r7, #15]
    break;
 8007f2c:	e00b      	b.n	8007f46 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8007f2e:	2302      	movs	r3, #2
 8007f30:	73fb      	strb	r3, [r7, #15]
    break;
 8007f32:	e008      	b.n	8007f46 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007f34:	2301      	movs	r3, #1
 8007f36:	73fb      	strb	r3, [r7, #15]
    break;
 8007f38:	e005      	b.n	8007f46 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8007f3a:	2302      	movs	r3, #2
 8007f3c:	73fb      	strb	r3, [r7, #15]
    break;
 8007f3e:	e002      	b.n	8007f46 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8007f40:	2302      	movs	r3, #2
 8007f42:	73fb      	strb	r3, [r7, #15]
    break;
 8007f44:	bf00      	nop
  }
  return usb_status;
 8007f46:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f48:	4618      	mov	r0, r3
 8007f4a:	3714      	adds	r7, #20
 8007f4c:	46bd      	mov	sp, r7
 8007f4e:	bc80      	pop	{r7}
 8007f50:	4770      	bx	lr
 8007f52:	bf00      	nop

08007f54 <UpdateSchFlag>:
* Output:       None
* Author:       F.Ficili
* Description:  Update the schedule flag.
************************************************************************/
Os_VoidReturnType UpdateSchFlag (void)
{
 8007f54:	b480      	push	{r7}
 8007f56:	af00      	add	r7, sp, #0
  /* Tick event counter  */
  static volatile uint16_t TickCounter = 0;

  /* Increment local counter */
  TickCounter++;
 8007f58:	4b0a      	ldr	r3, [pc, #40]	; (8007f84 <UpdateSchFlag+0x30>)
 8007f5a:	881b      	ldrh	r3, [r3, #0]
 8007f5c:	b29b      	uxth	r3, r3
 8007f5e:	3301      	adds	r3, #1
 8007f60:	b29a      	uxth	r2, r3
 8007f62:	4b08      	ldr	r3, [pc, #32]	; (8007f84 <UpdateSchFlag+0x30>)
 8007f64:	801a      	strh	r2, [r3, #0]
  /* If the scheduler period has elapsed */
  if (TickCounter >= SCHED_COUNTER_TH)
 8007f66:	4b07      	ldr	r3, [pc, #28]	; (8007f84 <UpdateSchFlag+0x30>)
 8007f68:	881b      	ldrh	r3, [r3, #0]
 8007f6a:	b29b      	uxth	r3, r3
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d005      	beq.n	8007f7c <UpdateSchFlag+0x28>
  {
    /* Reset counter */
    TickCounter = 0;
 8007f70:	4b04      	ldr	r3, [pc, #16]	; (8007f84 <UpdateSchFlag+0x30>)
 8007f72:	2200      	movs	r2, #0
 8007f74:	801a      	strh	r2, [r3, #0]
    /* Main scheduler timebase flag */
    MainSystemTimebaseFlag = CALL_TASK_PHASE;
 8007f76:	4b04      	ldr	r3, [pc, #16]	; (8007f88 <UpdateSchFlag+0x34>)
 8007f78:	2200      	movs	r2, #0
 8007f7a:	701a      	strb	r2, [r3, #0]
  }   
}
 8007f7c:	bf00      	nop
 8007f7e:	46bd      	mov	sp, r7
 8007f80:	bc80      	pop	{r7}
 8007f82:	4770      	bx	lr
 8007f84:	2000141c 	.word	0x2000141c
 8007f88:	2000017a 	.word	0x2000017a

08007f8c <UpdateOsCounters>:
* Output:       None
* Author:       F.Ficili
* Description:  Function used to increment Os-related counters.
************************************************************************/
Os_VoidReturnType UpdateOsCounters (void)
{
 8007f8c:	b480      	push	{r7}
 8007f8e:	af00      	add	r7, sp, #0
  /* Increment Os tick counter, this counter wraps after 4.294.967.296 counts */
  Os_TickCounter++;
 8007f90:	4b04      	ldr	r3, [pc, #16]	; (8007fa4 <UpdateOsCounters+0x18>)
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	3301      	adds	r3, #1
 8007f96:	4a03      	ldr	r2, [pc, #12]	; (8007fa4 <UpdateOsCounters+0x18>)
 8007f98:	6013      	str	r3, [r2, #0]
}
 8007f9a:	bf00      	nop
 8007f9c:	46bd      	mov	sp, r7
 8007f9e:	bc80      	pop	{r7}
 8007fa0:	4770      	bx	lr
 8007fa2:	bf00      	nop
 8007fa4:	20001420 	.word	0x20001420

08007fa8 <OsDispatch>:
* Output:       None
* Author:       F.Ficili
* Description:  Dispatch a task.
************************************************************************/
Os_VoidReturnType OsDispatch (uint16_t TaskIndex)
{  
 8007fa8:	b580      	push	{r7, lr}
 8007faa:	b082      	sub	sp, #8
 8007fac:	af00      	add	r7, sp, #0
 8007fae:	4603      	mov	r3, r0
 8007fb0:	80fb      	strh	r3, [r7, #6]
#if (ENABLE_PRE_TASK_HOOK == STD_TRUE)
  User_PreTaskHook(Tasks[TaskIndex].TaskID);
#endif  
  
  /* Sanity check on Task Pointer */
  if (Tasks[TaskIndex].Task != NULL)
 8007fb2:	88fa      	ldrh	r2, [r7, #6]
 8007fb4:	4910      	ldr	r1, [pc, #64]	; (8007ff8 <OsDispatch+0x50>)
 8007fb6:	4613      	mov	r3, r2
 8007fb8:	005b      	lsls	r3, r3, #1
 8007fba:	4413      	add	r3, r2
 8007fbc:	009b      	lsls	r3, r3, #2
 8007fbe:	440b      	add	r3, r1
 8007fc0:	3304      	adds	r3, #4
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d013      	beq.n	8007ff0 <OsDispatch+0x48>
  {
    /* Change task state */
    Tasks[TaskIndex].State = RUNNING;    
 8007fc8:	88fa      	ldrh	r2, [r7, #6]
 8007fca:	490b      	ldr	r1, [pc, #44]	; (8007ff8 <OsDispatch+0x50>)
 8007fcc:	4613      	mov	r3, r2
 8007fce:	005b      	lsls	r3, r3, #1
 8007fd0:	4413      	add	r3, r2
 8007fd2:	009b      	lsls	r3, r3, #2
 8007fd4:	440b      	add	r3, r1
 8007fd6:	3308      	adds	r3, #8
 8007fd8:	2202      	movs	r2, #2
 8007fda:	701a      	strb	r2, [r3, #0]
    /* Run the task */
    Tasks[TaskIndex].Task();  
 8007fdc:	88fa      	ldrh	r2, [r7, #6]
 8007fde:	4906      	ldr	r1, [pc, #24]	; (8007ff8 <OsDispatch+0x50>)
 8007fe0:	4613      	mov	r3, r2
 8007fe2:	005b      	lsls	r3, r3, #1
 8007fe4:	4413      	add	r3, r2
 8007fe6:	009b      	lsls	r3, r3, #2
 8007fe8:	440b      	add	r3, r1
 8007fea:	3304      	adds	r3, #4
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	4798      	blx	r3
/* REQ_HOOK_010 REQ_HOOK_050 */ 
/* Optionally call the post-task hook */   
#if (ENABLE_POST_TASK_HOOK == STD_TRUE)
  User_PostTaskHook(Tasks[TaskIndex].TaskID);
#endif  
}
 8007ff0:	bf00      	nop
 8007ff2:	3708      	adds	r7, #8
 8007ff4:	46bd      	mov	sp, r7
 8007ff6:	bd80      	pop	{r7, pc}
 8007ff8:	200001a0 	.word	0x200001a0

08007ffc <SetOsState>:
* Output:       None
* Author:       F.Ficili
* Description:  This function set the OS State.
************************************************************************/
Os_VoidReturnType SetOsState (OsStateType State)
{ 
 8007ffc:	b480      	push	{r7}
 8007ffe:	b083      	sub	sp, #12
 8008000:	af00      	add	r7, sp, #0
 8008002:	4603      	mov	r3, r0
 8008004:	71fb      	strb	r3, [r7, #7]
  /* Set OS State */
  OsState = State;
 8008006:	4a04      	ldr	r2, [pc, #16]	; (8008018 <SetOsState+0x1c>)
 8008008:	79fb      	ldrb	r3, [r7, #7]
 800800a:	7013      	strb	r3, [r2, #0]
}
 800800c:	bf00      	nop
 800800e:	370c      	adds	r7, #12
 8008010:	46bd      	mov	sp, r7
 8008012:	bc80      	pop	{r7}
 8008014:	4770      	bx	lr
 8008016:	bf00      	nop
 8008018:	200013e0 	.word	0x200013e0

0800801c <ActivateAutoStartedTasks>:
* Output:       None
* Author:       F.Ficili
* Description:  Activate all auto-started tasks.
************************************************************************/
Os_VoidReturnType ActivateAutoStartedTasks (void)
{
 800801c:	b580      	push	{r7, lr}
 800801e:	b082      	sub	sp, #8
 8008020:	af00      	add	r7, sp, #0
  uint16_t TaskIndex;
  
  /* Scroll the auto-start task table */  
  for (TaskIndex = 0u; TaskIndex < AutoStartTaskNumber; TaskIndex++)
 8008022:	2300      	movs	r3, #0
 8008024:	80fb      	strh	r3, [r7, #6]
 8008026:	e009      	b.n	800803c <ActivateAutoStartedTasks+0x20>
  {
    /* Activate the task */
    Os_ActivateTask(AutoStartedTasks[TaskIndex]);
 8008028:	88fb      	ldrh	r3, [r7, #6]
 800802a:	4a09      	ldr	r2, [pc, #36]	; (8008050 <ActivateAutoStartedTasks+0x34>)
 800802c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008030:	4618      	mov	r0, r3
 8008032:	f000 fa8b 	bl	800854c <Os_ActivateTask>
  for (TaskIndex = 0u; TaskIndex < AutoStartTaskNumber; TaskIndex++)
 8008036:	88fb      	ldrh	r3, [r7, #6]
 8008038:	3301      	adds	r3, #1
 800803a:	80fb      	strh	r3, [r7, #6]
 800803c:	4b05      	ldr	r3, [pc, #20]	; (8008054 <ActivateAutoStartedTasks+0x38>)
 800803e:	881b      	ldrh	r3, [r3, #0]
 8008040:	88fa      	ldrh	r2, [r7, #6]
 8008042:	429a      	cmp	r2, r3
 8008044:	d3f0      	bcc.n	8008028 <ActivateAutoStartedTasks+0xc>
  }  
} 
 8008046:	bf00      	nop
 8008048:	bf00      	nop
 800804a:	3708      	adds	r7, #8
 800804c:	46bd      	mov	sp, r7
 800804e:	bd80      	pop	{r7, pc}
 8008050:	20001424 	.word	0x20001424
 8008054:	0800878c 	.word	0x0800878c

08008058 <OsInit>:
* Output:       None
* Author:       F.Ficili
* Description:  This function makes all the initialization needed by the OS.
************************************************************************/
void OsInit (void)
{  
 8008058:	b580      	push	{r7, lr}
 800805a:	af00      	add	r7, sp, #0
  /* Init task ready queue */
  Os_InitEvtQueue(&TaskReadyQueueCtrl, MAX_READY_TASKS, sizeof(TaskReadyQueueType), TaskReadyQueue);
 800805c:	4b08      	ldr	r3, [pc, #32]	; (8008080 <OsInit+0x28>)
 800805e:	2204      	movs	r2, #4
 8008060:	210a      	movs	r1, #10
 8008062:	4808      	ldr	r0, [pc, #32]	; (8008084 <OsInit+0x2c>)
 8008064:	f000 f8f0 	bl	8008248 <Os_InitEvtQueue>
    
  /* Activate auto-started tasks */
  ActivateAutoStartedTasks();
 8008068:	f7ff ffd8 	bl	800801c <ActivateAutoStartedTasks>
  
  /* Check that the OS is in the right initial state */
  if (OsState == OS_IDLE)
 800806c:	4b06      	ldr	r3, [pc, #24]	; (8008088 <OsInit+0x30>)
 800806e:	781b      	ldrb	r3, [r3, #0]
 8008070:	2b00      	cmp	r3, #0
 8008072:	d102      	bne.n	800807a <OsInit+0x22>
  {
    /* Put OS in RUNNING State */
    SetOsState(OS_RUNNING);  
 8008074:	2001      	movs	r0, #1
 8008076:	f7ff ffc1 	bl	8007ffc <SetOsState>
/* REQ_HOOK_010 REQ_HOOK_020 */   
/* Optionally call the Startup Hook */  
#if (ENABLE_STARTUP_HOOK == STD_TRUE)
  User_StartupHook();
#endif  
}
 800807a:	bf00      	nop
 800807c:	bd80      	pop	{r7, pc}
 800807e:	bf00      	nop
 8008080:	200013e4 	.word	0x200013e4
 8008084:	2000140c 	.word	0x2000140c
 8008088:	200013e0 	.word	0x200013e0

0800808c <OsSchedule>:
* Output:       None
* Author:       F.Ficili	
* Description:  Extract and run ready tasks from the queue.  
************************************************************************/
Os_VoidReturnType OsSchedule (void)
{
 800808c:	b580      	push	{r7, lr}
 800808e:	b082      	sub	sp, #8
 8008090:	af00      	add	r7, sp, #0
  TaskReadyQueueType Task;     
  
  /* If the ready queue is not empty */
  if (!Os_IsEvtQueueEmpty(&TaskReadyQueueCtrl))
 8008092:	481c      	ldr	r0, [pc, #112]	; (8008104 <OsSchedule+0x78>)
 8008094:	f000 f8fc 	bl	8008290 <Os_IsEvtQueueEmpty>
 8008098:	4603      	mov	r3, r0
 800809a:	2b00      	cmp	r3, #0
 800809c:	d12d      	bne.n	80080fa <OsSchedule+0x6e>
  {
    /* Extract tasks from the ready queue */
    if (Os_QueueExtractAndShift(&TaskReadyQueueCtrl, &Task))
 800809e:	1d3b      	adds	r3, r7, #4
 80080a0:	4619      	mov	r1, r3
 80080a2:	4818      	ldr	r0, [pc, #96]	; (8008104 <OsSchedule+0x78>)
 80080a4:	f000 f96f 	bl	8008386 <Os_QueueExtractAndShift>
 80080a8:	4603      	mov	r3, r0
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d025      	beq.n	80080fa <OsSchedule+0x6e>
    {
      /* Scroll the task table */  
      for (ActiveTaskIndex = 0u; ActiveTaskIndex < TaskNumber; ActiveTaskIndex++)
 80080ae:	4b16      	ldr	r3, [pc, #88]	; (8008108 <OsSchedule+0x7c>)
 80080b0:	2200      	movs	r2, #0
 80080b2:	801a      	strh	r2, [r3, #0]
 80080b4:	e01a      	b.n	80080ec <OsSchedule+0x60>
      {
        /* If the task ID matches */
        if (Tasks[ActiveTaskIndex].TaskID == Task.TaskID)
 80080b6:	4b14      	ldr	r3, [pc, #80]	; (8008108 <OsSchedule+0x7c>)
 80080b8:	881b      	ldrh	r3, [r3, #0]
 80080ba:	b29b      	uxth	r3, r3
 80080bc:	4619      	mov	r1, r3
 80080be:	4a13      	ldr	r2, [pc, #76]	; (800810c <OsSchedule+0x80>)
 80080c0:	460b      	mov	r3, r1
 80080c2:	005b      	lsls	r3, r3, #1
 80080c4:	440b      	add	r3, r1
 80080c6:	009b      	lsls	r3, r3, #2
 80080c8:	4413      	add	r3, r2
 80080ca:	881a      	ldrh	r2, [r3, #0]
 80080cc:	88bb      	ldrh	r3, [r7, #4]
 80080ce:	429a      	cmp	r2, r3
 80080d0:	d105      	bne.n	80080de <OsSchedule+0x52>
        {
          /* Call dispatcher  */
          OsDispatch(ActiveTaskIndex);   
 80080d2:	4b0d      	ldr	r3, [pc, #52]	; (8008108 <OsSchedule+0x7c>)
 80080d4:	881b      	ldrh	r3, [r3, #0]
 80080d6:	b29b      	uxth	r3, r3
 80080d8:	4618      	mov	r0, r3
 80080da:	f7ff ff65 	bl	8007fa8 <OsDispatch>
      for (ActiveTaskIndex = 0u; ActiveTaskIndex < TaskNumber; ActiveTaskIndex++)
 80080de:	4b0a      	ldr	r3, [pc, #40]	; (8008108 <OsSchedule+0x7c>)
 80080e0:	881b      	ldrh	r3, [r3, #0]
 80080e2:	b29b      	uxth	r3, r3
 80080e4:	3301      	adds	r3, #1
 80080e6:	b29a      	uxth	r2, r3
 80080e8:	4b07      	ldr	r3, [pc, #28]	; (8008108 <OsSchedule+0x7c>)
 80080ea:	801a      	strh	r2, [r3, #0]
 80080ec:	4b06      	ldr	r3, [pc, #24]	; (8008108 <OsSchedule+0x7c>)
 80080ee:	881b      	ldrh	r3, [r3, #0]
 80080f0:	b29a      	uxth	r2, r3
 80080f2:	4b07      	ldr	r3, [pc, #28]	; (8008110 <OsSchedule+0x84>)
 80080f4:	881b      	ldrh	r3, [r3, #0]
 80080f6:	429a      	cmp	r2, r3
 80080f8:	d3dd      	bcc.n	80080b6 <OsSchedule+0x2a>
        }
      }
    }  
  }
}
 80080fa:	bf00      	nop
 80080fc:	3708      	adds	r7, #8
 80080fe:	46bd      	mov	sp, r7
 8008100:	bd80      	pop	{r7, pc}
 8008102:	bf00      	nop
 8008104:	2000140c 	.word	0x2000140c
 8008108:	200013e2 	.word	0x200013e2
 800810c:	200001a0 	.word	0x200001a0
 8008110:	0800878a 	.word	0x0800878a

08008114 <Os_Start>:
* Output:       None
* Author:       F.Ficili	
* Description:  Start the OS.       
************************************************************************/
Os_VoidReturnType Os_Start (void)
{   
 8008114:	b580      	push	{r7, lr}
 8008116:	af00      	add	r7, sp, #0
   */
  
  /* --------------------- INIT BLOCK --------------------- */
  
  /* Here all the OS initialization take place */
  OsInit();
 8008118:	f7ff ff9e 	bl	8008058 <OsInit>
  
  /* -------------------- RUNNING BLOCK ------------------- */
  
  /* Infinite loop */
  while (OsState == OS_RUNNING)
 800811c:	e004      	b.n	8008128 <Os_Start+0x14>
    /* If the scheduler timer has expired */
    if (MainSystemTimebaseFlag == CALL_TASK_PHASE)
#endif      
    {           
      /* Dispatch the activated tasks */
      OsSchedule();
 800811e:	f7ff ffb5 	bl	800808c <OsSchedule>
      /* Reset flag */
      MainSystemTimebaseFlag = WAIT_TRIGGER_PHASE;
 8008122:	4b05      	ldr	r3, [pc, #20]	; (8008138 <Os_Start+0x24>)
 8008124:	2201      	movs	r2, #1
 8008126:	701a      	strb	r2, [r3, #0]
  while (OsState == OS_RUNNING)
 8008128:	4b04      	ldr	r3, [pc, #16]	; (800813c <Os_Start+0x28>)
 800812a:	781b      	ldrb	r3, [r3, #0]
 800812c:	2b01      	cmp	r3, #1
 800812e:	d0f6      	beq.n	800811e <Os_Start+0xa>
  /* ------------------- SHUTDOWN BLOCK ------------------ */  
  
  /* Call OsShutdown */
  OsShutdown();  
#endif  
}
 8008130:	bf00      	nop
 8008132:	bf00      	nop
 8008134:	bd80      	pop	{r7, pc}
 8008136:	bf00      	nop
 8008138:	2000017a 	.word	0x2000017a
 800813c:	200013e0 	.word	0x200013e0

08008140 <Os_Tick>:
* Author:       F.Ficili
* Description:  Manage the OS base tick. This service must be called inside 
*               the system tick timer interrupt.
************************************************************************/
Os_VoidReturnType Os_Tick (void)
{
 8008140:	b580      	push	{r7, lr}
 8008142:	af00      	add	r7, sp, #0
  /* Update scheduler flag */
  UpdateSchFlag();
 8008144:	f7ff ff06 	bl	8007f54 <UpdateSchFlag>
  /* Update Os-related counters */
  UpdateOsCounters();
 8008148:	f7ff ff20 	bl	8007f8c <UpdateOsCounters>
  /* Update schedule table */
  Os_UpdateSchedTable();  
 800814c:	f000 f96c 	bl	8008428 <Os_UpdateSchedTable>
  /* Update system alarms */
  Os_UpdateAlarms();
 8008150:	f000 f86a 	bl	8008228 <Os_UpdateAlarms>
}
 8008154:	bf00      	nop
 8008156:	bd80      	pop	{r7, pc}

08008158 <Os_SortReadyQueue>:
* Author:       F.Ficili
* Description:  Function used to sort the task ready queue basing on priority.
*               Algorithm version: Insertion Sort. 
************************************************************************/
Os_VoidReturnType Os_SortReadyQueue (volatile TaskReadyQueueType Trq[])
{
 8008158:	b580      	push	{r7, lr}
 800815a:	b086      	sub	sp, #24
 800815c:	af00      	add	r7, sp, #0
 800815e:	6078      	str	r0, [r7, #4]
  uint16_t Priority;
  TaskReadyQueueType TrqBackup;
  uint16_t QueueItemsCount;
  
  /* Get the number of elements in the queue */
  Os_GetQueueItemCount(&TaskReadyQueueCtrl, &QueueItemsCount);
 8008160:	f107 030a 	add.w	r3, r7, #10
 8008164:	4619      	mov	r1, r3
 8008166:	482f      	ldr	r0, [pc, #188]	; (8008224 <Os_SortReadyQueue+0xcc>)
 8008168:	f000 f8ba 	bl	80082e0 <Os_GetQueueItemCount>
  
  /* Start sorting algorithm */
  for (i = 1; i < QueueItemsCount; i++) 
 800816c:	2301      	movs	r3, #1
 800816e:	82fb      	strh	r3, [r7, #22]
 8008170:	e04e      	b.n	8008210 <Os_SortReadyQueue+0xb8>
  {
    Priority = Trq[i].Priority;
 8008172:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8008176:	009b      	lsls	r3, r3, #2
 8008178:	687a      	ldr	r2, [r7, #4]
 800817a:	4413      	add	r3, r2
 800817c:	885b      	ldrh	r3, [r3, #2]
 800817e:	827b      	strh	r3, [r7, #18]
    j = i - 1;
 8008180:	8afb      	ldrh	r3, [r7, #22]
 8008182:	3b01      	subs	r3, #1
 8008184:	b29b      	uxth	r3, r3
 8008186:	82bb      	strh	r3, [r7, #20]

    /* Move elements of Trq[0..i-1], that are greater than Priority, to one position ahead
      of their current position */
    while (j >= 0 && Trq[j].Priority < Priority) 
 8008188:	e026      	b.n	80081d8 <Os_SortReadyQueue+0x80>
    {
      TrqBackup = Trq[j + 1];
 800818a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800818e:	3301      	adds	r3, #1
 8008190:	009b      	lsls	r3, r3, #2
 8008192:	687a      	ldr	r2, [r7, #4]
 8008194:	441a      	add	r2, r3
 8008196:	f107 030c 	add.w	r3, r7, #12
 800819a:	6810      	ldr	r0, [r2, #0]
 800819c:	6018      	str	r0, [r3, #0]
      Trq[j + 1] = Trq[j];
 800819e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80081a2:	009b      	lsls	r3, r3, #2
 80081a4:	687a      	ldr	r2, [r7, #4]
 80081a6:	18d1      	adds	r1, r2, r3
 80081a8:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80081ac:	3301      	adds	r3, #1
 80081ae:	009b      	lsls	r3, r3, #2
 80081b0:	687a      	ldr	r2, [r7, #4]
 80081b2:	4413      	add	r3, r2
 80081b4:	461a      	mov	r2, r3
 80081b6:	460b      	mov	r3, r1
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	6013      	str	r3, [r2, #0]
      /* Restore Task backup */
      Trq[j] = TrqBackup;         
 80081bc:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80081c0:	009b      	lsls	r3, r3, #2
 80081c2:	687a      	ldr	r2, [r7, #4]
 80081c4:	4413      	add	r3, r2
 80081c6:	461a      	mov	r2, r3
 80081c8:	f107 030c 	add.w	r3, r7, #12
 80081cc:	6818      	ldr	r0, [r3, #0]
 80081ce:	6010      	str	r0, [r2, #0]
      j = j - 1;
 80081d0:	8abb      	ldrh	r3, [r7, #20]
 80081d2:	3b01      	subs	r3, #1
 80081d4:	b29b      	uxth	r3, r3
 80081d6:	82bb      	strh	r3, [r7, #20]
    while (j >= 0 && Trq[j].Priority < Priority) 
 80081d8:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80081dc:	2b00      	cmp	r3, #0
 80081de:	db09      	blt.n	80081f4 <Os_SortReadyQueue+0x9c>
 80081e0:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80081e4:	009b      	lsls	r3, r3, #2
 80081e6:	687a      	ldr	r2, [r7, #4]
 80081e8:	4413      	add	r3, r2
 80081ea:	885b      	ldrh	r3, [r3, #2]
 80081ec:	b29b      	uxth	r3, r3
 80081ee:	8a7a      	ldrh	r2, [r7, #18]
 80081f0:	429a      	cmp	r2, r3
 80081f2:	d8ca      	bhi.n	800818a <Os_SortReadyQueue+0x32>
    }

    /* Update priority */
    Trq[j + 1].Priority = Priority;
 80081f4:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80081f8:	3301      	adds	r3, #1
 80081fa:	009b      	lsls	r3, r3, #2
 80081fc:	687a      	ldr	r2, [r7, #4]
 80081fe:	4413      	add	r3, r2
 8008200:	8a7a      	ldrh	r2, [r7, #18]
 8008202:	805a      	strh	r2, [r3, #2]
  for (i = 1; i < QueueItemsCount; i++) 
 8008204:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8008208:	b29b      	uxth	r3, r3
 800820a:	3301      	adds	r3, #1
 800820c:	b29b      	uxth	r3, r3
 800820e:	82fb      	strh	r3, [r7, #22]
 8008210:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8008214:	897a      	ldrh	r2, [r7, #10]
 8008216:	4293      	cmp	r3, r2
 8008218:	dbab      	blt.n	8008172 <Os_SortReadyQueue+0x1a>
  }
}
 800821a:	bf00      	nop
 800821c:	bf00      	nop
 800821e:	3718      	adds	r7, #24
 8008220:	46bd      	mov	sp, r7
 8008222:	bd80      	pop	{r7, pc}
 8008224:	2000140c 	.word	0x2000140c

08008228 <Os_UpdateAlarms>:
* Output:       None
* Author:       F.Ficili	
* Description:  Update the system alarms.    
************************************************************************/
Os_ApiReturnType Os_UpdateAlarms (void)
{
 8008228:	b480      	push	{r7}
 800822a:	b083      	sub	sp, #12
 800822c:	af00      	add	r7, sp, #0
  /* Locals */
  Os_ApiReturnType OpRes = E_OS_OK;    
 800822e:	2301      	movs	r3, #1
 8008230:	717b      	strb	r3, [r7, #5]
  uint16_t AlarmIdx = 0u;  
 8008232:	2300      	movs	r3, #0
 8008234:	80fb      	strh	r3, [r7, #6]
  
  /* Scroll the alarms list */  
  for (AlarmIdx = 0u; AlarmIdx < ALARMS_NUMB; AlarmIdx++)
 8008236:	2300      	movs	r3, #0
 8008238:	80fb      	strh	r3, [r7, #6]
 800823a:	bf00      	nop
      }
    }    
  }  
  
  /* Return operation result */
  return OpRes;    
 800823c:	797b      	ldrb	r3, [r7, #5]
}
 800823e:	4618      	mov	r0, r3
 8008240:	370c      	adds	r7, #12
 8008242:	46bd      	mov	sp, r7
 8008244:	bc80      	pop	{r7}
 8008246:	4770      	bx	lr

08008248 <Os_InitEvtQueue>:
* Description:  Initialize the event queue. A config structure and an array of the element type must
*               be previously declared. The size of the queue and the size of the single element must
*               be passed over to allow the Os to locally store this informations.  
************************************************************************/
Os_VoidReturnType Os_InitEvtQueue (QueueCtrlStrType* QueueCfg, uint16_t QueueSize, uint8_t ElemSize, volatile void* QueuePtr)
{
 8008248:	b480      	push	{r7}
 800824a:	b085      	sub	sp, #20
 800824c:	af00      	add	r7, sp, #0
 800824e:	60f8      	str	r0, [r7, #12]
 8008250:	607b      	str	r3, [r7, #4]
 8008252:	460b      	mov	r3, r1
 8008254:	817b      	strh	r3, [r7, #10]
 8008256:	4613      	mov	r3, r2
 8008258:	727b      	strb	r3, [r7, #9]
  /* Configure the queue structure */
  QueueCfg->QueueSize = QueueSize;
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	897a      	ldrh	r2, [r7, #10]
 800825e:	801a      	strh	r2, [r3, #0]
  QueueCfg->ElemSize = ElemSize;
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	7a7a      	ldrb	r2, [r7, #9]
 8008264:	721a      	strb	r2, [r3, #8]
  QueueCfg->QueuePtr = (uint8_t*)QueuePtr;
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	687a      	ldr	r2, [r7, #4]
 800826a:	605a      	str	r2, [r3, #4]
  QueueCfg->QueueFrontIdx = 0;
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	2200      	movs	r2, #0
 8008270:	815a      	strh	r2, [r3, #10]
  QueueCfg->QueueRearIdx = -(QueueCfg->ElemSize);
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	7a1b      	ldrb	r3, [r3, #8]
 8008276:	b29b      	uxth	r3, r3
 8008278:	425b      	negs	r3, r3
 800827a:	b29a      	uxth	r2, r3
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	819a      	strh	r2, [r3, #12]
  QueueCfg->QueueItemCount = 0;    
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	2200      	movs	r2, #0
 8008284:	81da      	strh	r2, [r3, #14]
}
 8008286:	bf00      	nop
 8008288:	3714      	adds	r7, #20
 800828a:	46bd      	mov	sp, r7
 800828c:	bc80      	pop	{r7}
 800828e:	4770      	bx	lr

08008290 <Os_IsEvtQueueEmpty>:
* Output:       Os_QueueStsType
* Author:       F.Ficili	 
* Description:  Check if the queue is empty or not. 
************************************************************************/
Os_QueueStsType Os_IsEvtQueueEmpty (QueueCtrlStrType* QueueCfg)
{
 8008290:	b480      	push	{r7}
 8008292:	b085      	sub	sp, #20
 8008294:	af00      	add	r7, sp, #0
 8008296:	6078      	str	r0, [r7, #4]
  /* Locals */
  uint8_t Ret;

  /* Check if the queue is empty or not */
  if (QueueCfg->QueueItemCount == 0)
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	89db      	ldrh	r3, [r3, #14]
 800829c:	2b00      	cmp	r3, #0
 800829e:	d102      	bne.n	80082a6 <Os_IsEvtQueueEmpty+0x16>
  {
    Ret = QUEUE_IS_EMPTY;
 80082a0:	2301      	movs	r3, #1
 80082a2:	73fb      	strb	r3, [r7, #15]
 80082a4:	e001      	b.n	80082aa <Os_IsEvtQueueEmpty+0x1a>
  }
  else
  {
    Ret = QUEUE_NOT_EMPTY_OR_FULL;
 80082a6:	2300      	movs	r3, #0
 80082a8:	73fb      	strb	r3, [r7, #15]
  }      

  return Ret;
 80082aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80082ac:	4618      	mov	r0, r3
 80082ae:	3714      	adds	r7, #20
 80082b0:	46bd      	mov	sp, r7
 80082b2:	bc80      	pop	{r7}
 80082b4:	4770      	bx	lr

080082b6 <Os_IsEvtQueueFull>:
* Output:       Os_QueueStsType 
* Author:       F.Ficili	 
* Description:  Check if the FIFO queue is full or not. 
************************************************************************/
Os_QueueStsType Os_IsEvtQueueFull (QueueCtrlStrType* QueueCfg)
{
 80082b6:	b480      	push	{r7}
 80082b8:	b085      	sub	sp, #20
 80082ba:	af00      	add	r7, sp, #0
 80082bc:	6078      	str	r0, [r7, #4]
  /* Locals */  
  uint8_t Ret;

  /* Check if the queue is full or not */
  if (QueueCfg->QueueItemCount == QueueCfg->QueueSize)
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	89da      	ldrh	r2, [r3, #14]
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	881b      	ldrh	r3, [r3, #0]
 80082c6:	429a      	cmp	r2, r3
 80082c8:	d102      	bne.n	80082d0 <Os_IsEvtQueueFull+0x1a>
  {
    Ret = QUEUE_IS_FULL;
 80082ca:	2302      	movs	r3, #2
 80082cc:	73fb      	strb	r3, [r7, #15]
 80082ce:	e001      	b.n	80082d4 <Os_IsEvtQueueFull+0x1e>
  }
  else
  {
    Ret = QUEUE_NOT_EMPTY_OR_FULL;
 80082d0:	2300      	movs	r3, #0
 80082d2:	73fb      	strb	r3, [r7, #15]
  }      

  return Ret;
 80082d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80082d6:	4618      	mov	r0, r3
 80082d8:	3714      	adds	r7, #20
 80082da:	46bd      	mov	sp, r7
 80082dc:	bc80      	pop	{r7}
 80082de:	4770      	bx	lr

080082e0 <Os_GetQueueItemCount>:
* Output:       Os_VoidReturnType
* Author:       F.Ficili	 
* Description:  Get the current number of element present in the FIFO queue.
************************************************************************/
Os_VoidReturnType Os_GetQueueItemCount (QueueCtrlStrType* QueueCfg, uint16_t* QueueItems)
{
 80082e0:	b480      	push	{r7}
 80082e2:	b083      	sub	sp, #12
 80082e4:	af00      	add	r7, sp, #0
 80082e6:	6078      	str	r0, [r7, #4]
 80082e8:	6039      	str	r1, [r7, #0]
  /* Provide the number of items in the queue */
  *QueueItems = QueueCfg->QueueItemCount;
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	89da      	ldrh	r2, [r3, #14]
 80082ee:	683b      	ldr	r3, [r7, #0]
 80082f0:	801a      	strh	r2, [r3, #0]
}
 80082f2:	bf00      	nop
 80082f4:	370c      	adds	r7, #12
 80082f6:	46bd      	mov	sp, r7
 80082f8:	bc80      	pop	{r7}
 80082fa:	4770      	bx	lr

080082fc <Os_QueueInsert>:
* Author:       F.Ficili	 
* Description:  Insert an element in the FIFO queue. If success return QUEUE_NOT_FULL
*               if fails return QUEUE_FULL.  
************************************************************************/
Os_QueueFullStsType Os_QueueInsert (QueueCtrlStrType* QueueCfg, void* DataElemIn)
{
 80082fc:	b580      	push	{r7, lr}
 80082fe:	b084      	sub	sp, #16
 8008300:	af00      	add	r7, sp, #0
 8008302:	6078      	str	r0, [r7, #4]
 8008304:	6039      	str	r1, [r7, #0]
  /* Locals */  
  Os_QueueFullStsType Ret;

  /* If the queue is not full */
  if (!Os_IsEvtQueueFull(QueueCfg))
 8008306:	6878      	ldr	r0, [r7, #4]
 8008308:	f7ff ffd5 	bl	80082b6 <Os_IsEvtQueueFull>
 800830c:	4603      	mov	r3, r0
 800830e:	2b00      	cmp	r3, #0
 8008310:	d132      	bne.n	8008378 <Os_QueueInsert+0x7c>
  {
    /* Wrap if the limit is reached */
    if (QueueCfg->QueueRearIdx == ((QueueCfg->QueueSize*QueueCfg->ElemSize) - QueueCfg->ElemSize))
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	899b      	ldrh	r3, [r3, #12]
 8008316:	4619      	mov	r1, r3
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	881b      	ldrh	r3, [r3, #0]
 800831c:	461a      	mov	r2, r3
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	7a1b      	ldrb	r3, [r3, #8]
 8008322:	fb02 f303 	mul.w	r3, r2, r3
 8008326:	687a      	ldr	r2, [r7, #4]
 8008328:	7a12      	ldrb	r2, [r2, #8]
 800832a:	1a9b      	subs	r3, r3, r2
 800832c:	4299      	cmp	r1, r3
 800832e:	d106      	bne.n	800833e <Os_QueueInsert+0x42>
    {
       QueueCfg->QueueRearIdx = -QueueCfg->ElemSize;
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	7a1b      	ldrb	r3, [r3, #8]
 8008334:	b29b      	uxth	r3, r3
 8008336:	425b      	negs	r3, r3
 8008338:	b29a      	uxth	r2, r3
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	819a      	strh	r2, [r3, #12]
    }
    /* Increment queue rear index */
    QueueCfg->QueueRearIdx += QueueCfg->ElemSize;
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	899a      	ldrh	r2, [r3, #12]
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	7a1b      	ldrb	r3, [r3, #8]
 8008346:	b29b      	uxth	r3, r3
 8008348:	4413      	add	r3, r2
 800834a:	b29a      	uxth	r2, r3
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	819a      	strh	r2, [r3, #12]
    /* Copy the element to insert in the queue */
    memcpy(&(QueueCfg->QueuePtr[QueueCfg->QueueRearIdx]), DataElemIn, QueueCfg->ElemSize);        
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	685b      	ldr	r3, [r3, #4]
 8008354:	687a      	ldr	r2, [r7, #4]
 8008356:	8992      	ldrh	r2, [r2, #12]
 8008358:	1898      	adds	r0, r3, r2
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	7a1b      	ldrb	r3, [r3, #8]
 800835e:	461a      	mov	r2, r3
 8008360:	6839      	ldr	r1, [r7, #0]
 8008362:	f000 f9ab 	bl	80086bc <memcpy>
    /* Increment number of stored item */
    QueueCfg->QueueItemCount++;
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	89db      	ldrh	r3, [r3, #14]
 800836a:	3301      	adds	r3, #1
 800836c:	b29a      	uxth	r2, r3
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	81da      	strh	r2, [r3, #14]
    /* Return OK */
    Ret = QUEUE_NOT_FULL;    
 8008372:	2301      	movs	r3, #1
 8008374:	73fb      	strb	r3, [r7, #15]
 8008376:	e001      	b.n	800837c <Os_QueueInsert+0x80>
  }
  else
  {
    /* Queue full */
    Ret = QUEUE_FULL;  
 8008378:	2300      	movs	r3, #0
 800837a:	73fb      	strb	r3, [r7, #15]
  }

  return Ret;
 800837c:	7bfb      	ldrb	r3, [r7, #15]
}
 800837e:	4618      	mov	r0, r3
 8008380:	3710      	adds	r7, #16
 8008382:	46bd      	mov	sp, r7
 8008384:	bd80      	pop	{r7, pc}

08008386 <Os_QueueExtractAndShift>:
*               This implementation is less efficient than Os_QueueExtract, that works in circular
*               buffer fashion.  
*               If success return QUEUE_NOT_EMPTY if fails return QUEUE_EMPTY.
************************************************************************/
Os_QueueEmptyStsType Os_QueueExtractAndShift (QueueCtrlStrType* QueueCfg, void* DataElemOut)
{
 8008386:	b580      	push	{r7, lr}
 8008388:	b084      	sub	sp, #16
 800838a:	af00      	add	r7, sp, #0
 800838c:	6078      	str	r0, [r7, #4]
 800838e:	6039      	str	r1, [r7, #0]
  /* Locals */  
  Os_QueueEmptyStsType Ret;
  uint16_t ElmIdx;
  uint16_t QueueIdx = 0;
 8008390:	2300      	movs	r3, #0
 8008392:	817b      	strh	r3, [r7, #10]

  if (QueueCfg->QueueItemCount > 0)
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	89db      	ldrh	r3, [r3, #14]
 8008398:	2b00      	cmp	r3, #0
 800839a:	d03d      	beq.n	8008418 <Os_QueueExtractAndShift+0x92>
  {
    /* Extract element */
    memcpy(DataElemOut, &(QueueCfg->QueuePtr[QueueCfg->QueueFrontIdx]), QueueCfg->ElemSize);
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	685b      	ldr	r3, [r3, #4]
 80083a0:	687a      	ldr	r2, [r7, #4]
 80083a2:	8952      	ldrh	r2, [r2, #10]
 80083a4:	1899      	adds	r1, r3, r2
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	7a1b      	ldrb	r3, [r3, #8]
 80083aa:	461a      	mov	r2, r3
 80083ac:	6838      	ldr	r0, [r7, #0]
 80083ae:	f000 f985 	bl	80086bc <memcpy>
    /* Shift all remaining elements */       
    for (ElmIdx = 0; ElmIdx < QueueCfg->QueueItemCount; ElmIdx++)
 80083b2:	2300      	movs	r3, #0
 80083b4:	81bb      	strh	r3, [r7, #12]
 80083b6:	e018      	b.n	80083ea <Os_QueueExtractAndShift+0x64>
    {
      memcpy(&(QueueCfg->QueuePtr[QueueIdx]), &(QueueCfg->QueuePtr[(QueueIdx + QueueCfg->ElemSize)]), QueueCfg->ElemSize);
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	685a      	ldr	r2, [r3, #4]
 80083bc:	897b      	ldrh	r3, [r7, #10]
 80083be:	18d0      	adds	r0, r2, r3
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	685b      	ldr	r3, [r3, #4]
 80083c4:	897a      	ldrh	r2, [r7, #10]
 80083c6:	6879      	ldr	r1, [r7, #4]
 80083c8:	7a09      	ldrb	r1, [r1, #8]
 80083ca:	440a      	add	r2, r1
 80083cc:	1899      	adds	r1, r3, r2
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	7a1b      	ldrb	r3, [r3, #8]
 80083d2:	461a      	mov	r2, r3
 80083d4:	f000 f972 	bl	80086bc <memcpy>
      QueueIdx += QueueCfg->ElemSize; 
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	7a1b      	ldrb	r3, [r3, #8]
 80083dc:	b29a      	uxth	r2, r3
 80083de:	897b      	ldrh	r3, [r7, #10]
 80083e0:	4413      	add	r3, r2
 80083e2:	817b      	strh	r3, [r7, #10]
    for (ElmIdx = 0; ElmIdx < QueueCfg->QueueItemCount; ElmIdx++)
 80083e4:	89bb      	ldrh	r3, [r7, #12]
 80083e6:	3301      	adds	r3, #1
 80083e8:	81bb      	strh	r3, [r7, #12]
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	89db      	ldrh	r3, [r3, #14]
 80083ee:	89ba      	ldrh	r2, [r7, #12]
 80083f0:	429a      	cmp	r2, r3
 80083f2:	d3e1      	bcc.n	80083b8 <Os_QueueExtractAndShift+0x32>
    }
    /* Decrement count */
    QueueCfg->QueueItemCount--;      
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	89db      	ldrh	r3, [r3, #14]
 80083f8:	3b01      	subs	r3, #1
 80083fa:	b29a      	uxth	r2, r3
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	81da      	strh	r2, [r3, #14]
    /* Decrement queue front index */
    QueueCfg->QueueRearIdx -= QueueCfg->ElemSize;            
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	899a      	ldrh	r2, [r3, #12]
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	7a1b      	ldrb	r3, [r3, #8]
 8008408:	b29b      	uxth	r3, r3
 800840a:	1ad3      	subs	r3, r2, r3
 800840c:	b29a      	uxth	r2, r3
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	819a      	strh	r2, [r3, #12]
    /* Return event present */
    Ret = QUEUE_NOT_EMPTY;  
 8008412:	2301      	movs	r3, #1
 8008414:	73fb      	strb	r3, [r7, #15]
 8008416:	e001      	b.n	800841c <Os_QueueExtractAndShift+0x96>
  }
  else
  {
    /* Return queue empty */
    Ret = QUEUE_EMPTY;
 8008418:	2300      	movs	r3, #0
 800841a:	73fb      	strb	r3, [r7, #15]
  }

  return Ret;
 800841c:	7bfb      	ldrb	r3, [r7, #15]
 800841e:	4618      	mov	r0, r3
 8008420:	3710      	adds	r7, #16
 8008422:	46bd      	mov	sp, r7
 8008424:	bd80      	pop	{r7, pc}
	...

08008428 <Os_UpdateSchedTable>:
* Output:       None
* Author:       F.Ficili	
* Description:  Update the system schedule table.    
************************************************************************/
Os_ApiReturnType Os_UpdateSchedTable (void)
{
 8008428:	b580      	push	{r7, lr}
 800842a:	b082      	sub	sp, #8
 800842c:	af00      	add	r7, sp, #0
  /* Locals */
  Os_ApiReturnType OpRes = E_OS_OK;    
 800842e:	2301      	movs	r3, #1
 8008430:	71fb      	strb	r3, [r7, #7]
  uint16_t SchTblIdx = 0u;  
 8008432:	2300      	movs	r3, #0
 8008434:	80bb      	strh	r3, [r7, #4]
  uint16_t SchEvtIdx = 0u;
 8008436:	2300      	movs	r3, #0
 8008438:	807b      	strh	r3, [r7, #2]
  
  /* Scroll the schedule table list */  
  for (SchTblIdx = 0u; SchTblIdx < SCH_TBL_NUMB; SchTblIdx++)
 800843a:	2300      	movs	r3, #0
 800843c:	80bb      	strh	r3, [r7, #4]
 800843e:	e07a      	b.n	8008536 <Os_UpdateSchedTable+0x10e>
  {
    /* If the schedule table has been activated (Configuration or at runtime) */
    if (SchedTableList[SchTblIdx].ScheduleTableState == SCH_TBL_ACTIVE)
 8008440:	88ba      	ldrh	r2, [r7, #4]
 8008442:	4941      	ldr	r1, [pc, #260]	; (8008548 <Os_UpdateSchedTable+0x120>)
 8008444:	4613      	mov	r3, r2
 8008446:	005b      	lsls	r3, r3, #1
 8008448:	4413      	add	r3, r2
 800844a:	009b      	lsls	r3, r3, #2
 800844c:	440b      	add	r3, r1
 800844e:	3304      	adds	r3, #4
 8008450:	781b      	ldrb	r3, [r3, #0]
 8008452:	2b01      	cmp	r3, #1
 8008454:	d16c      	bne.n	8008530 <Os_UpdateSchedTable+0x108>
    {
      /* Scroll the schedule table */  
      for (SchEvtIdx = 0u; SchEvtIdx < SchedTableList[SchTblIdx].SchEvtNumber; SchEvtIdx++)
 8008456:	2300      	movs	r3, #0
 8008458:	807b      	strh	r3, [r7, #2]
 800845a:	e05d      	b.n	8008518 <Os_UpdateSchedTable+0xf0>
      {
        /* Consistency check of pointed element */
        if (SchedTableList[SchTblIdx].SchedTblElem != NULL)
 800845c:	88ba      	ldrh	r2, [r7, #4]
 800845e:	493a      	ldr	r1, [pc, #232]	; (8008548 <Os_UpdateSchedTable+0x120>)
 8008460:	4613      	mov	r3, r2
 8008462:	005b      	lsls	r3, r3, #1
 8008464:	4413      	add	r3, r2
 8008466:	009b      	lsls	r3, r3, #2
 8008468:	440b      	add	r3, r1
 800846a:	3308      	adds	r3, #8
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	2b00      	cmp	r3, #0
 8008470:	d04d      	beq.n	800850e <Os_UpdateSchedTable+0xe6>
        {
          /* Increment sched. counter for each sched. event */ 
          SchedTableList[SchTblIdx].SchedTblElem[SchEvtIdx].Counter++;
 8008472:	88ba      	ldrh	r2, [r7, #4]
 8008474:	4934      	ldr	r1, [pc, #208]	; (8008548 <Os_UpdateSchedTable+0x120>)
 8008476:	4613      	mov	r3, r2
 8008478:	005b      	lsls	r3, r3, #1
 800847a:	4413      	add	r3, r2
 800847c:	009b      	lsls	r3, r3, #2
 800847e:	440b      	add	r3, r1
 8008480:	3308      	adds	r3, #8
 8008482:	681a      	ldr	r2, [r3, #0]
 8008484:	887b      	ldrh	r3, [r7, #2]
 8008486:	00db      	lsls	r3, r3, #3
 8008488:	4413      	add	r3, r2
 800848a:	885a      	ldrh	r2, [r3, #2]
 800848c:	3201      	adds	r2, #1
 800848e:	b292      	uxth	r2, r2
 8008490:	805a      	strh	r2, [r3, #2]
          /* If a schedule event matches... */
          if (SchedTableList[SchTblIdx].SchedTblElem[SchEvtIdx].Counter >= (SchedTableList[SchTblIdx].SchedTblElem[SchEvtIdx].TimeoutMs/SCHED_COUNTER_TH))
 8008492:	88ba      	ldrh	r2, [r7, #4]
 8008494:	492c      	ldr	r1, [pc, #176]	; (8008548 <Os_UpdateSchedTable+0x120>)
 8008496:	4613      	mov	r3, r2
 8008498:	005b      	lsls	r3, r3, #1
 800849a:	4413      	add	r3, r2
 800849c:	009b      	lsls	r3, r3, #2
 800849e:	440b      	add	r3, r1
 80084a0:	3308      	adds	r3, #8
 80084a2:	681a      	ldr	r2, [r3, #0]
 80084a4:	887b      	ldrh	r3, [r7, #2]
 80084a6:	00db      	lsls	r3, r3, #3
 80084a8:	4413      	add	r3, r2
 80084aa:	885b      	ldrh	r3, [r3, #2]
 80084ac:	4618      	mov	r0, r3
 80084ae:	88ba      	ldrh	r2, [r7, #4]
 80084b0:	4925      	ldr	r1, [pc, #148]	; (8008548 <Os_UpdateSchedTable+0x120>)
 80084b2:	4613      	mov	r3, r2
 80084b4:	005b      	lsls	r3, r3, #1
 80084b6:	4413      	add	r3, r2
 80084b8:	009b      	lsls	r3, r3, #2
 80084ba:	440b      	add	r3, r1
 80084bc:	3308      	adds	r3, #8
 80084be:	681a      	ldr	r2, [r3, #0]
 80084c0:	887b      	ldrh	r3, [r7, #2]
 80084c2:	00db      	lsls	r3, r3, #3
 80084c4:	4413      	add	r3, r2
 80084c6:	685b      	ldr	r3, [r3, #4]
 80084c8:	4298      	cmp	r0, r3
 80084ca:	d31d      	bcc.n	8008508 <Os_UpdateSchedTable+0xe0>
              printf("\r\nTimestamp - %d - ", Os_TickCounter);        
              printf("New Scheduling cycle:\r\n");
            }
#endif      
            /* ... activate the corresponding task */
            Os_ActivateTask(SchedTableList[SchTblIdx].SchedTblElem[SchEvtIdx].TaskID);
 80084cc:	88ba      	ldrh	r2, [r7, #4]
 80084ce:	491e      	ldr	r1, [pc, #120]	; (8008548 <Os_UpdateSchedTable+0x120>)
 80084d0:	4613      	mov	r3, r2
 80084d2:	005b      	lsls	r3, r3, #1
 80084d4:	4413      	add	r3, r2
 80084d6:	009b      	lsls	r3, r3, #2
 80084d8:	440b      	add	r3, r1
 80084da:	3308      	adds	r3, #8
 80084dc:	681a      	ldr	r2, [r3, #0]
 80084de:	887b      	ldrh	r3, [r7, #2]
 80084e0:	00db      	lsls	r3, r3, #3
 80084e2:	4413      	add	r3, r2
 80084e4:	881b      	ldrh	r3, [r3, #0]
 80084e6:	4618      	mov	r0, r3
 80084e8:	f000 f830 	bl	800854c <Os_ActivateTask>
            /* Reset counter */
            SchedTableList[SchTblIdx].SchedTblElem[SchEvtIdx].Counter = 0;          
 80084ec:	88ba      	ldrh	r2, [r7, #4]
 80084ee:	4916      	ldr	r1, [pc, #88]	; (8008548 <Os_UpdateSchedTable+0x120>)
 80084f0:	4613      	mov	r3, r2
 80084f2:	005b      	lsls	r3, r3, #1
 80084f4:	4413      	add	r3, r2
 80084f6:	009b      	lsls	r3, r3, #2
 80084f8:	440b      	add	r3, r1
 80084fa:	3308      	adds	r3, #8
 80084fc:	681a      	ldr	r2, [r3, #0]
 80084fe:	887b      	ldrh	r3, [r7, #2]
 8008500:	00db      	lsls	r3, r3, #3
 8008502:	4413      	add	r3, r2
 8008504:	2200      	movs	r2, #0
 8008506:	805a      	strh	r2, [r3, #2]
          }    
          /* OK */
          OpRes = E_OS_OK;            
 8008508:	2301      	movs	r3, #1
 800850a:	71fb      	strb	r3, [r7, #7]
 800850c:	e001      	b.n	8008512 <Os_UpdateSchedTable+0xea>
        }
        else
        {
          /* Bad pointer */
          OpRes = E_OS_WRONG_SCH_TBL_PTR;
 800850e:	2335      	movs	r3, #53	; 0x35
 8008510:	71fb      	strb	r3, [r7, #7]
      for (SchEvtIdx = 0u; SchEvtIdx < SchedTableList[SchTblIdx].SchEvtNumber; SchEvtIdx++)
 8008512:	887b      	ldrh	r3, [r7, #2]
 8008514:	3301      	adds	r3, #1
 8008516:	807b      	strh	r3, [r7, #2]
 8008518:	88ba      	ldrh	r2, [r7, #4]
 800851a:	490b      	ldr	r1, [pc, #44]	; (8008548 <Os_UpdateSchedTable+0x120>)
 800851c:	4613      	mov	r3, r2
 800851e:	005b      	lsls	r3, r3, #1
 8008520:	4413      	add	r3, r2
 8008522:	009b      	lsls	r3, r3, #2
 8008524:	440b      	add	r3, r1
 8008526:	3302      	adds	r3, #2
 8008528:	881b      	ldrh	r3, [r3, #0]
 800852a:	887a      	ldrh	r2, [r7, #2]
 800852c:	429a      	cmp	r2, r3
 800852e:	d395      	bcc.n	800845c <Os_UpdateSchedTable+0x34>
  for (SchTblIdx = 0u; SchTblIdx < SCH_TBL_NUMB; SchTblIdx++)
 8008530:	88bb      	ldrh	r3, [r7, #4]
 8008532:	3301      	adds	r3, #1
 8008534:	80bb      	strh	r3, [r7, #4]
 8008536:	88bb      	ldrh	r3, [r7, #4]
 8008538:	2b00      	cmp	r3, #0
 800853a:	d081      	beq.n	8008440 <Os_UpdateSchedTable+0x18>
      }    
    }
  }  
  
  /* Return operation result */
  return OpRes;    
 800853c:	79fb      	ldrb	r3, [r7, #7]
}
 800853e:	4618      	mov	r0, r3
 8008540:	3708      	adds	r7, #8
 8008542:	46bd      	mov	sp, r7
 8008544:	bd80      	pop	{r7, pc}
 8008546:	bf00      	nop
 8008548:	20000194 	.word	0x20000194

0800854c <Os_ActivateTask>:
* Output:       None
* Author:       F.Ficili
* Description:  Activate a task based on the ID.
************************************************************************/
Os_ApiReturnType Os_ActivateTask (uint16_t TaskID)
{
 800854c:	b580      	push	{r7, lr}
 800854e:	b086      	sub	sp, #24
 8008550:	af00      	add	r7, sp, #0
 8008552:	4603      	mov	r3, r0
 8008554:	80fb      	strh	r3, [r7, #6]
  /* Locals */
  Os_ApiReturnType OpRes;  
  uint16_t TaskIdx = 0u;
 8008556:	2300      	movs	r3, #0
 8008558:	82bb      	strh	r3, [r7, #20]
  bool Found = false;
 800855a:	2300      	movs	r3, #0
 800855c:	74fb      	strb	r3, [r7, #19]
  TaskReadyQueueType Task;  

  /* Scroll the task table */  
  for (TaskIdx = 0u; TaskIdx < TaskNumber; TaskIdx++)
 800855e:	2300      	movs	r3, #0
 8008560:	82bb      	strh	r3, [r7, #20]
 8008562:	e03f      	b.n	80085e4 <Os_ActivateTask+0x98>
  {
    if (Tasks[TaskIdx].TaskID == TaskID)
 8008564:	8aba      	ldrh	r2, [r7, #20]
 8008566:	4928      	ldr	r1, [pc, #160]	; (8008608 <Os_ActivateTask+0xbc>)
 8008568:	4613      	mov	r3, r2
 800856a:	005b      	lsls	r3, r3, #1
 800856c:	4413      	add	r3, r2
 800856e:	009b      	lsls	r3, r3, #2
 8008570:	440b      	add	r3, r1
 8008572:	881b      	ldrh	r3, [r3, #0]
 8008574:	88fa      	ldrh	r2, [r7, #6]
 8008576:	429a      	cmp	r2, r3
 8008578:	d131      	bne.n	80085de <Os_ActivateTask+0x92>
    {
      /* Set found flag and break */
      Found = true;      
 800857a:	2301      	movs	r3, #1
 800857c:	74fb      	strb	r3, [r7, #19]
      /* Transition check */
      if (Tasks[TaskIdx].State == IDLE)
 800857e:	8aba      	ldrh	r2, [r7, #20]
 8008580:	4921      	ldr	r1, [pc, #132]	; (8008608 <Os_ActivateTask+0xbc>)
 8008582:	4613      	mov	r3, r2
 8008584:	005b      	lsls	r3, r3, #1
 8008586:	4413      	add	r3, r2
 8008588:	009b      	lsls	r3, r3, #2
 800858a:	440b      	add	r3, r1
 800858c:	3308      	adds	r3, #8
 800858e:	781b      	ldrb	r3, [r3, #0]
 8008590:	2b00      	cmp	r3, #0
 8008592:	d121      	bne.n	80085d8 <Os_ActivateTask+0x8c>
      {        
        /* Put the task in ready state */
        Tasks[TaskIdx].State = READY;        
 8008594:	8aba      	ldrh	r2, [r7, #20]
 8008596:	491c      	ldr	r1, [pc, #112]	; (8008608 <Os_ActivateTask+0xbc>)
 8008598:	4613      	mov	r3, r2
 800859a:	005b      	lsls	r3, r3, #1
 800859c:	4413      	add	r3, r2
 800859e:	009b      	lsls	r3, r3, #2
 80085a0:	440b      	add	r3, r1
 80085a2:	3308      	adds	r3, #8
 80085a4:	2201      	movs	r2, #1
 80085a6:	701a      	strb	r2, [r3, #0]
        /* Insert the task in the queue */
        Task.TaskID = TaskID;
 80085a8:	88fb      	ldrh	r3, [r7, #6]
 80085aa:	81bb      	strh	r3, [r7, #12]
        Task.Priority = Tasks[TaskIdx].Priority;
 80085ac:	8aba      	ldrh	r2, [r7, #20]
 80085ae:	4916      	ldr	r1, [pc, #88]	; (8008608 <Os_ActivateTask+0xbc>)
 80085b0:	4613      	mov	r3, r2
 80085b2:	005b      	lsls	r3, r3, #1
 80085b4:	4413      	add	r3, r2
 80085b6:	009b      	lsls	r3, r3, #2
 80085b8:	440b      	add	r3, r1
 80085ba:	330a      	adds	r3, #10
 80085bc:	881b      	ldrh	r3, [r3, #0]
 80085be:	81fb      	strh	r3, [r7, #14]
        Os_QueueInsert(&TaskReadyQueueCtrl, &Task);
 80085c0:	f107 030c 	add.w	r3, r7, #12
 80085c4:	4619      	mov	r1, r3
 80085c6:	4811      	ldr	r0, [pc, #68]	; (800860c <Os_ActivateTask+0xc0>)
 80085c8:	f7ff fe98 	bl	80082fc <Os_QueueInsert>
        /* Sort the queue by priority */ 
        Os_SortReadyQueue(TaskReadyQueue); 
 80085cc:	4810      	ldr	r0, [pc, #64]	; (8008610 <Os_ActivateTask+0xc4>)
 80085ce:	f7ff fdc3 	bl	8008158 <Os_SortReadyQueue>
        /* OK */
        OpRes = E_OS_OK;            
 80085d2:	2301      	movs	r3, #1
 80085d4:	75fb      	strb	r3, [r7, #23]
#ifdef TERMINAL_DEBUG_ENABLED
          printf("Timestamp - %d - ", Os_TickCounter);      
          printf("Task %d Not Activated, wrong state transition \r\n", Tasks[TaskIdx].TaskID);
#endif            
      }
      break;
 80085d6:	e00a      	b.n	80085ee <Os_ActivateTask+0xa2>
        OpRes = E_OS_WRONG_TASK_STATE_TRANSITION;
 80085d8:	2320      	movs	r3, #32
 80085da:	75fb      	strb	r3, [r7, #23]
      break;
 80085dc:	e007      	b.n	80085ee <Os_ActivateTask+0xa2>
  for (TaskIdx = 0u; TaskIdx < TaskNumber; TaskIdx++)
 80085de:	8abb      	ldrh	r3, [r7, #20]
 80085e0:	3301      	adds	r3, #1
 80085e2:	82bb      	strh	r3, [r7, #20]
 80085e4:	4b0b      	ldr	r3, [pc, #44]	; (8008614 <Os_ActivateTask+0xc8>)
 80085e6:	881b      	ldrh	r3, [r3, #0]
 80085e8:	8aba      	ldrh	r2, [r7, #20]
 80085ea:	429a      	cmp	r2, r3
 80085ec:	d3ba      	bcc.n	8008564 <Os_ActivateTask+0x18>
    }
  }
  
  /* If we didn't find the task */
  if (Found == false)
 80085ee:	7cfb      	ldrb	r3, [r7, #19]
 80085f0:	f083 0301 	eor.w	r3, r3, #1
 80085f4:	b2db      	uxtb	r3, r3
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d001      	beq.n	80085fe <Os_ActivateTask+0xb2>
  {
    /* Wrong ID */
    OpRes = E_OS_WRONG_TASK_ID;
 80085fa:	231f      	movs	r3, #31
 80085fc:	75fb      	strb	r3, [r7, #23]
        printf("Task %d Not Found \r\n", TaskID);
#endif        
  }
  
  /* Return operation result */
  return OpRes;
 80085fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8008600:	4618      	mov	r0, r3
 8008602:	3718      	adds	r7, #24
 8008604:	46bd      	mov	sp, r7
 8008606:	bd80      	pop	{r7, pc}
 8008608:	200001a0 	.word	0x200001a0
 800860c:	2000140c 	.word	0x2000140c
 8008610:	200013e4 	.word	0x200013e4
 8008614:	0800878a 	.word	0x0800878a

08008618 <Os_TerminateTask>:
* Author:       F.Ficili
* Description:  Terminate the task. The function terminates the currently active
*               task, so has to be called by the running task itself. 
************************************************************************/
Os_ApiReturnType Os_TerminateTask (void)
{
 8008618:	b480      	push	{r7}
 800861a:	b083      	sub	sp, #12
 800861c:	af00      	add	r7, sp, #0
  /* Locals */
  Os_ApiReturnType OpRes;  
  
  /* Check task state */
  if (Tasks[ActiveTaskIndex].State == RUNNING)
 800861e:	4b13      	ldr	r3, [pc, #76]	; (800866c <Os_TerminateTask+0x54>)
 8008620:	881b      	ldrh	r3, [r3, #0]
 8008622:	b29b      	uxth	r3, r3
 8008624:	4619      	mov	r1, r3
 8008626:	4a12      	ldr	r2, [pc, #72]	; (8008670 <Os_TerminateTask+0x58>)
 8008628:	460b      	mov	r3, r1
 800862a:	005b      	lsls	r3, r3, #1
 800862c:	440b      	add	r3, r1
 800862e:	009b      	lsls	r3, r3, #2
 8008630:	4413      	add	r3, r2
 8008632:	3308      	adds	r3, #8
 8008634:	781b      	ldrb	r3, [r3, #0]
 8008636:	2b02      	cmp	r3, #2
 8008638:	d10f      	bne.n	800865a <Os_TerminateTask+0x42>
  {
    /* Put the task in IDLE state */
    Tasks[ActiveTaskIndex].State = IDLE;
 800863a:	4b0c      	ldr	r3, [pc, #48]	; (800866c <Os_TerminateTask+0x54>)
 800863c:	881b      	ldrh	r3, [r3, #0]
 800863e:	b29b      	uxth	r3, r3
 8008640:	4619      	mov	r1, r3
 8008642:	4a0b      	ldr	r2, [pc, #44]	; (8008670 <Os_TerminateTask+0x58>)
 8008644:	460b      	mov	r3, r1
 8008646:	005b      	lsls	r3, r3, #1
 8008648:	440b      	add	r3, r1
 800864a:	009b      	lsls	r3, r3, #2
 800864c:	4413      	add	r3, r2
 800864e:	3308      	adds	r3, #8
 8008650:	2200      	movs	r2, #0
 8008652:	701a      	strb	r2, [r3, #0]
    /* OK */
    OpRes = E_OS_OK;
 8008654:	2301      	movs	r3, #1
 8008656:	71fb      	strb	r3, [r7, #7]
 8008658:	e001      	b.n	800865e <Os_TerminateTask+0x46>
  #endif    
  }
  else
  {
    /* Wrong state transition, can't terminate a non-running task */
    OpRes = E_OS_WRONG_TASK_STATE_TRANSITION;
 800865a:	2320      	movs	r3, #32
 800865c:	71fb      	strb	r3, [r7, #7]
    User_ErrorHook(OpRes);
#endif      
  }
    
  /* Return operation result */
  return OpRes;   
 800865e:	79fb      	ldrb	r3, [r7, #7]
}
 8008660:	4618      	mov	r0, r3
 8008662:	370c      	adds	r7, #12
 8008664:	46bd      	mov	sp, r7
 8008666:	bc80      	pop	{r7}
 8008668:	4770      	bx	lr
 800866a:	bf00      	nop
 800866c:	200013e2 	.word	0x200013e2
 8008670:	200001a0 	.word	0x200001a0

08008674 <__libc_init_array>:
 8008674:	b570      	push	{r4, r5, r6, lr}
 8008676:	2600      	movs	r6, #0
 8008678:	4d0c      	ldr	r5, [pc, #48]	; (80086ac <__libc_init_array+0x38>)
 800867a:	4c0d      	ldr	r4, [pc, #52]	; (80086b0 <__libc_init_array+0x3c>)
 800867c:	1b64      	subs	r4, r4, r5
 800867e:	10a4      	asrs	r4, r4, #2
 8008680:	42a6      	cmp	r6, r4
 8008682:	d109      	bne.n	8008698 <__libc_init_array+0x24>
 8008684:	f000 f830 	bl	80086e8 <_init>
 8008688:	2600      	movs	r6, #0
 800868a:	4d0a      	ldr	r5, [pc, #40]	; (80086b4 <__libc_init_array+0x40>)
 800868c:	4c0a      	ldr	r4, [pc, #40]	; (80086b8 <__libc_init_array+0x44>)
 800868e:	1b64      	subs	r4, r4, r5
 8008690:	10a4      	asrs	r4, r4, #2
 8008692:	42a6      	cmp	r6, r4
 8008694:	d105      	bne.n	80086a2 <__libc_init_array+0x2e>
 8008696:	bd70      	pop	{r4, r5, r6, pc}
 8008698:	f855 3b04 	ldr.w	r3, [r5], #4
 800869c:	4798      	blx	r3
 800869e:	3601      	adds	r6, #1
 80086a0:	e7ee      	b.n	8008680 <__libc_init_array+0xc>
 80086a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80086a6:	4798      	blx	r3
 80086a8:	3601      	adds	r6, #1
 80086aa:	e7f2      	b.n	8008692 <__libc_init_array+0x1e>
 80086ac:	08008790 	.word	0x08008790
 80086b0:	08008790 	.word	0x08008790
 80086b4:	08008790 	.word	0x08008790
 80086b8:	08008794 	.word	0x08008794

080086bc <memcpy>:
 80086bc:	440a      	add	r2, r1
 80086be:	4291      	cmp	r1, r2
 80086c0:	f100 33ff 	add.w	r3, r0, #4294967295
 80086c4:	d100      	bne.n	80086c8 <memcpy+0xc>
 80086c6:	4770      	bx	lr
 80086c8:	b510      	push	{r4, lr}
 80086ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 80086ce:	4291      	cmp	r1, r2
 80086d0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80086d4:	d1f9      	bne.n	80086ca <memcpy+0xe>
 80086d6:	bd10      	pop	{r4, pc}

080086d8 <memset>:
 80086d8:	4603      	mov	r3, r0
 80086da:	4402      	add	r2, r0
 80086dc:	4293      	cmp	r3, r2
 80086de:	d100      	bne.n	80086e2 <memset+0xa>
 80086e0:	4770      	bx	lr
 80086e2:	f803 1b01 	strb.w	r1, [r3], #1
 80086e6:	e7f9      	b.n	80086dc <memset+0x4>

080086e8 <_init>:
 80086e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086ea:	bf00      	nop
 80086ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80086ee:	bc08      	pop	{r3}
 80086f0:	469e      	mov	lr, r3
 80086f2:	4770      	bx	lr

080086f4 <_fini>:
 80086f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086f6:	bf00      	nop
 80086f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80086fa:	bc08      	pop	{r3}
 80086fc:	469e      	mov	lr, r3
 80086fe:	4770      	bx	lr
