===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.5717 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.3362 ( 16.1%)    0.3362 ( 21.4%)  FIR Parser
    1.4463 ( 69.4%)    0.9343 ( 59.4%)  'firrtl.circuit' Pipeline
    0.1860 (  8.9%)    0.0952 (  6.1%)    'firrtl.module' Pipeline
    0.1608 (  7.7%)    0.0831 (  5.3%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0251 (  1.2%)    0.0130 (  0.8%)      LowerCHIRRTL
    0.0151 (  0.7%)    0.0151 (  1.0%)    InferWidths
    0.0616 (  3.0%)    0.0616 (  3.9%)    InferResets
    0.0036 (  0.2%)    0.0036 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.1419 (  6.8%)    0.1419 (  9.0%)    LowerFIRRTLTypes
    0.8482 ( 40.7%)    0.4314 ( 27.5%)    'firrtl.module' Pipeline
    0.1283 (  6.2%)    0.0677 (  4.3%)      ExpandWhens
    0.7199 ( 34.5%)    0.3708 ( 23.6%)      Canonicalizer
    0.0244 (  1.2%)    0.0244 (  1.6%)    Inliner
    0.0302 (  1.4%)    0.0302 (  1.9%)    IMConstProp
    0.0004 (  0.0%)    0.0004 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1318 (  6.3%)    0.1318 (  8.4%)    'firrtl.module' Pipeline
    0.1318 (  6.3%)    0.1318 (  8.4%)      Canonicalizer
    0.0978 (  4.7%)    0.0978 (  6.2%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.1138 (  5.5%)    0.1138 (  7.2%)  'hw.module' Pipeline
    0.0013 (  0.1%)    0.0013 (  0.1%)    HWCleanup
    0.0323 (  1.6%)    0.0323 (  2.1%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0793 (  3.8%)    0.0793 (  5.0%)    Canonicalizer
    0.0009 (  0.0%)    0.0009 (  0.1%)    HWLegalizeModules
    0.0074 (  0.4%)    0.0074 (  0.5%)  HWLegalizeNames
    0.0191 (  0.9%)    0.0191 (  1.2%)  'hw.module' Pipeline
    0.0191 (  0.9%)    0.0191 (  1.2%)    PrettifyVerilog
    0.0617 (  3.0%)    0.0617 (  3.9%)  ExportVerilog emission
    0.0011 (  0.1%)    0.0011 (  0.1%)  Rest
    2.0837 (100.0%)    1.5717 (100.0%)  Total

{
  totalTime: 1.582,
  maxMemory: 70983680
}
