sch2hdl,-intstyle,ise,-family,spartan6,-verilog,/home/amit/Example_porject/simple_logic.vf,-w,/home/amit/Example_porject/simple_logic.sch
