vlsi implement deep neural network integr stochast comput arash ardakani fran√ßoi leduc primeau naoya onizawa member ieee takahiro hanyu senior member ieee warren gross senior member ieee abstract hardwar implement deep neural net work dnns receiv tremend attent applic fact requir high speed oper suit hardwar implement numer element complex interconnect requir lead larg area occup copious power consumpt stochast comput promis low power area effici hardwar implement exist stocha tic algorithm requir long stream long latenc paper propos integ form stochast comput introduc elementari circuit propos effici implement dnn base integr stochast comput propos architectur integ stochast stream modifi finit state machin base tanh function perform comput reduc latenc compar convent stochast comput propos architec ture implement fpga averag reduct area latenc compar best report architectur literatur synthes circuit cmos technolog toler fault rate comput time violat allow occur power save fault toler properti propos architectur suitabl inher unreli advanc process technolog memristor technolog term deep neural network machin learn hard ware implement integr stochast comput pattern recognit larg scale integr vlsi introduct implement biolog inspir tifici neural network restrict boltzmann machin rbm arous great interest high perform solv complic function varieti applic benefit machin learn algorithm split phase refer learn infer phase learn engin find proper configur map learn input data desir output infer engin extract configur comput output data deep neural network deep belief network dbn state art puter vision recognit task dbn form stack rbms top construct deep network fig rbms dbn pre train gradient base contrast diverg gcd algorithm gradient descent backpropag algorithm classif fine tune year general purpos processor input layer layer layer output layer fig layer dbn denot weight layer number layer softwar realiz train infer engin dbn larg power consump tion high resourc util main drawback approach train procedur perform cloud server equip graphic process unit gpu extract weight store memori infer engin usag fact applic requir real time comput central approach send data cloud server time consum note train infer comput perform cloud server central approach hardwar implement infer engin promis approach compar softwar base implement counterpart dbns construct multipl layer rbms classif layer main comput kernel consist hundr vector matrix multipl linear function layer multipl cost implement hardwar exist parallel semi parallel vlsi implement network suffer high silicon area power consumpt nonlinear function implement tabl lut requir larg memori hardwar implemen tation network larg silicon area caus connect layer lead sever rout congest effici vlsi implement open problem stochast comput promis ultra low cost fault toler hardwar impl mentat applic instanc unipolar multipl addit implement gate multiplex multiplex base adder introduc scale factor precis loss failur deep neural network requir addit gate provid good approxim addit input valu small gate perform addit dbns huge misclassif error compar fix point hardwar implement effici stochast implemen tation maintain perform dbn miss paper integr stochast comput troduc solv precis loss issu convent scale adder form comput tree adder exploit perform addit stochast domain precis loss worth mention propos techniqu lower latenc compar convent binari stochast comput novel finit state machin fsm base tanh function propos nonlinear function dbn final effici stochast implement dbn base aforemen tion techniqu accept misclassif error propos smaller area averag compar state art stochast architectur nanoscal memori resistor memristor devic volatil digit memori consum energi compar cmos scale size challeng problem memristor devic presenc random variat make technolog unsuit determinist comput promis approach deal determin memristor design system fault toler paper propos architectur toler fault rate time violat allow occur make suitabl memristor devic rest paper organ pro vide review comput element iii introduc propos integr stochast comput oper domain describ integr stochast implement dbn implement propos architectur provid perform stochast implement studi circuit time violat note accept occasion time violat allow reduc suppli voltag improv energi effici system conclud paper discuss futur stochast comput comput element stochast comput number repres quenc random bit content sequenc depend bit xnor fig stochast multipl gate unipolar format xnor gate bipolar format statist denot bit random sequenc repres real number simpli generat sequenc denot expect random variabl unipolar format bipolar format common format repres set note real number repres format scale fit appropri interv paper upper case letter repres element stochast stream lower case letter repres real associ stream multipl multipl stochast stream perform ing xnor gate unipolar bipolar encod format illustr fig unipolar format multipl input stochast stream comput input sequenc independ multipl bipolar format perform xnor input stream independ simplifi equat fig stochast addit mux gate addit addit perform scale adder gate scale adder multiplex mux perform addit output mux result output mux select signal stochast stream probabl illustr fig input scale adder ensur output legitim rang encod format scale factor input addit perform tree multipl input mux general result input scale adder scale time decreas precis stream achiev desir accuraci longer bit stream larger latenc gate approxim adder fig output gate input express gate function adder input scale ensur aforement condit met type adder requir long bit stream overcom precis loss incur scale factor overcom loss lead inaccur accumul parallel counter apc propos apc take parallel bit input add counter clock cycl system adder preserv lower latenc small varianc sum worth mention adder convert stochast stream binari form adder restrict case addit perform final result requir intermedi result binari format fsm base function hyperbol tangent exponenti function putat requir applic function fig state transit diagram fsm implement tanh exponenti function stochast stream stochast stream integ stochast stream fig stochast represent integ stochast represent implement stochast domain fsm fig state transit diagram fsm implement tanh exponenti function denot number state fsm linear gain exponenti function stochast output sequenc equat defin stanh sexp approxim function tanh exp stochast domain worth mention input output stanh function bipolar format input output sexp function bipolar unipolar format tanh stanh exp sexp iii propos integr stochast comput generat integ stochast stream integ stochast stream sequenc integ num ber repres complement sign magnitud averag stream real number unipolar format bipolar format real summat binari stochast stream probabl instanc express probabl repres convent binari stochast stream fig integ stochast represent achiev summat generat binari stochast stream illustr fig general integ stochast stream repres real sequenc element xji integ stochast comput element stochast stream fig increas rang integ stochast stream reduc comput latenc stochast stream stochast stream stochast comput element stochast comput element fig parallel stochast comput factor xji denot element binari stochast quenc repres real expect integ stochast stream generat integ stochast stream bipolar format case element stream xji repres stream xji real number express integ stochast stream prior scale oppos convent stochast stream restrict interv integr comput stream effect length convent fail provid properti instanc represent requir effect bit stream length convent effect bit stream length generat convent stochast bit stream number oper second number requir higher effect length exampl generat integr fig case bit stream length number oper perform lower length convent techniqu reduc bit wise fig integ stochast multipli multipl integ stochast stream binari stochast bit stream gate mux latenc brought stochast comput make integr suitabl throughput intens applic worth mention integr parallel sake clariti aforement exampl illustr fig parallel factor fact copi binari system instanti input effect length summari real number divid summat multipl number interv integ stochast stream number generat column wise addit equat bipolar format integ stochast stream generat implicit scale integ stochast stream integ stochast represent real number generat implicit scale factor method expect individu binari stream chosen repres integ stream method avoid divid easili account subsequ comput instanc real number repres integ stream length set implicit scale factor generat binari sequenc length sequenc form integ sequenc correspond implicit scale factor fig multipl integr main advantag compar binari radix format low complex implement mathemat oper multipl implement xnor gate depend code format integ stochast multipli binari radix multipli fig multipl real stochast stream result counter initi counter counter counter counter counter counter counter offset algorithm pseudo code convent algorithm fsm base function number integ stochast stream unipolar format perform independ equat hold true integ stochast multi plicat bipolar format well implement cost multipli depend consid valu equal multipl implement bit wise gate mux depict fig rang unipolar case bipolar case addit integr convent suffer precis loss incur scale adder make inappropri applic requir addit hand integr binari radix adder perform addit domain preserv addit unipolar format perform expect oper linear equat remain valid bipolar case rang unipolar bipolar format adder advantag apc fact retain provid input reduc varianc sum second reduc bit stream length requir comput compar convent output adder integ stochast stream subsequ stochast comput unit oppos apc data integ result counter initi counter counter counter counter counter counter counter offset algorithm pseudo code propos algorithm integ stochast fsm base function fsm base function integr input stochast fsm base tanh exponentia tion function restrict real valu interv desir tanh exponenti function achiev scale input adjust term increas bit stream length long latenc transit state fsm perform input bipolar format state transit formul algorithm convent integ stochast tanh exponenti function propos general alg integr element stochast stream repres complement sign magnitud represent bipolar format state counter increas decreas integ input state counter increment decrement clock cycl oppos convent fsm base function restrict step transit algorithm integ fsm base function propos algorithm output propos integ fsm base function integr domain encod format convent fsm base function instanc output integ tanh function bipolar format output integ exponenti function unipolar format integ fsm base function requir time state compar convent counterpart approxim transfer function integ tanh exponenti function refer nstanh nsexp tanh nstanh exp nsexp tanh nstanh nstanh nstanh stanh tanh nstanh nstanh nstanh stanh fig integ stochast implement tanh integ stochast implement tanh exp nsexp nsexp nsexp exp nsexp nsexp nsexp sexp fig integ stochast implement exp integ stochast implement exp order valid propos algorithm mont carlo simul fig illustr ampl propos nstanh function compar correspond stanh tanh function valu simul nstanh accur stanh accuraci improv increas nstanh approxim tanh input valu rang neglig perform loss stanh work propos nstanh function approxim tanh function fraction scale factor tanh nstanh long sure number state mention statement hold true nsexp sexp fig propos fsm base function integr result better approxim increas convent stochast fsm base function integ stochast implement dbn review dbn algorithm dbns hierarch graphic model stack rbms top train greedi unsupervis manner dbns low level input construct higher level abstract posit layer adjust number layer size level abstract precis perform dbns high depend network size dbns layer larger network better perform paper layer dbn classif layer exploit handwritten digit recognit implement integ stochast architec ture benchmark mix nation institut standard technolog mnist data set data set thousand pixel imag visibl node hidden layer hidden layer output node fig high level architectur layer dbn train test procedur pixel repres integ number requir bit digit represent mention train procedur perform remot server cloud extract weight store memori hardwar infer engin classifi input imag real time fig dbn handwritten digit classi ficat paper network construct layer rbm call hidden layer classif layer input dbn output hidden layer refer visibl node hidden node hierarch comput hidden layer perform wijvi exp denot number visibl node visibl node wij extract weight bias term intermedi output hidden node hidden node nonlinear function dbn equat call sigmoid function classif layer requir sigmoid function quantiz maximum output denot recogn label propos stochast architectur dbn vlsi implement dbn network binari form comput expens requir matrix multipl straightforward implement sigmoid function hardwar unit implement lut requir extra memori addit memori store weight consid bit weight multipli tree adder nstanh stochast stream stochast neuron bit wise bit wise bit wise bit wise fig propos integ stochast neuron denot binari integ stochast binari stochast convert requir matrix multipl hidden layer parallel implement network configur mean visibl node layer hidden node second layer hidden node output node note parallel implement network huge silicon area rout congest caus layer interconnect stochast implement dbn promis approach perform mention complex arithmet oper simpl low cost element order find output hidden node multipl quir easili perform gate unipolar format addit multipli output perform scale adder gate scale adder sum number requir extrem long bit stream fact output result adder scale time small number repres short stream length gate adder perform comput input scale term close increas requir stream length comput apc propos realiz matrix oper despit good perform addit suitabl approach stochast dbn convert binari form iii integ stochast stream generat convent stochast stream consid multipl layer dbn perform convent stochast domain natur algorithm add multipl exploit binari tree adder addit result remain integ stochast form precis loss sigmoid function implement integ stochast domain well sigmoid function comput tanh function tanh input nstanh function fig histogram integ valu input nstanh function layer dbn tanh function implement nstanh func tion integ stochast domain output nstanh bipolar format convent stochast domain consid output unipolar format output nstanh equival sigmoid function stochast domain fig propos integ stochast architectur singl neuron input signal stream generat convent stochast domain weight repres compliment format integ stochast domain rang requir log bit represent multipl perform bit wise gate tree adder nstanh unit perform addit nonlinear function output integ stochast sigmoid function repres singl wire unipolar format input output format integ stochast architectur dbn form stack propos singl neuron architectur input imag requir minimum bit stream length weight lie interv requir minimum bit stream length convent stochast domain latenc propos integ stochast implement dbn equal issu architectur find input rang nstanh function select simul histogram adder output identifi rang window cover data instanc fig histogram integ valu input nstanh function layer dbn diagram generat base correl stochast input select rang network fig rang depend correl stochast input rang bigger number correl increas correl input introduc lfsr unit share input order reduc hardwar area paper set lfsr unit neuron share neuron precis lfsrs seed total generat input weight propos dbn architectur tabl misclassif error propos architectur network size stream length misclassif error propos code type float point integer stream length implement simul misclassif error rate comparison misclassif error rate dbns play crucial role perform system misclassifi cation error propos integ stochast architectur dbns configur summar tabl simul matlab mnist handwritten test digit float ing point code propos architectur method propos train core extract network weight bit precis repres weight requir stream length instanc stream length generat integ stochast stream weight stochast stream input imag case second scenario stream length generat integ stochast stream weight binari stochast input pixel bit precis increas weight precis input imag decreas requir bit represent binari form stream length reduc gate multipl simul neglig perform loss propos integ stochast dbn size compar float point version hardwar implement comparison previous section fulli semi parallel vlsi implement dbn binari form requir lot hardwar resourc work target fpgas manag fit fulli parallel deep neural network architectur singl fpga board fulli pipelin fpga architectur factor rbm frbm propos implement singl layer neural network consist node virtual techniqu time multiplex share techniqu virtex fpga board largest frbm neural network achiev virtual order node stochast implement dbn fpga board present network size architectur fail provid accept misclassif error compar softwar base design tabl hardwar implement perform implement propos architectur fpga virtex network size stream length misclassif error area lut latenc throughput mbps propos vaul ili pmf ideal pmf ideal pmf ideal pmf ideal pmf ideal fig deviat layer neuron stream length condit pmf propos integ stochast architectur dbn size xilinx fpga implement misclassif error propos architectur network size largest network present network size area propos design reduc latenc propos architectur reduc increas latenc integ stochast hardwar reduc suitabl throughput intens applic fault toler propos architectur consid standard asic implementa tion studi quasi synchron implement suppli voltag circuit reduc critic voltag permit time violat occur techniqu allow decreas nomin suppli voltag circuit reduc power consumpt maintain perform fault toler natur stochast hardwar character time violat algorithm studi small test circuit simul tabl iii deviat layer layer neuron network deviat layer neuron layer neuron stream length approach propos architectur process circuit replic time form layer depend requir degre parallel character time violat small process circuit neuron processor layer synthes cmos technolog deviat measur voltag increment tabl iii note deviat observ suppli voltag larger binari stochast convert unit consid neuron weight hard code implement deviat error layer neuron huge misclassif error benefici allow larg deviat occur layer neuron third layer expect suppli voltag layer process circuit big impact energi consumpt layer neuron suppli layer layer neuron suppli deviat layer neuron depict fig condit probabl mass function pmf ideal fault free output process circuit note highest probabl expect ideal pmf instanc condit pmf ideal highest probabl perform propos design differ ent deviat rate provid tabl misclassifica tion perform oper system perform reliabl system despit fact deviat rate layer neuron layer neuron lower energi consumpt hand introduc bit wise deviat rate fix point system tabl asic implement network mhz cmos technolog implement type integr binari radix suppli voltag reliabl stream length misclassif error energi improv averag power neuron averag area neuron latenc misclassif rate tabl implement fix point implement network size despit improv propos architectur provid propos stochast implement stochast implement energi fix point implement cmos power consumpt area stochast neuron smaller result stochast plement imag process circuit stochast implement fault toler fix point implement prefer futur process technolog inher unreli nanoscal memristor devic note memristor devic consum energi compar cmos scale size stochast implement suggest promis approach devic conclus integr hardwar implement precis intens applic feasibl stochast main allow comput perform stream length improv latenc system effici stochast implement deep belief network propos integr simul implement propos design reduc area occup latenc respect state art propos architectur toler fault rate time violat allow occur lower suppli voltag cmos implement support futur unreli process technolog memristor acknowledg author condo help suggest refer park bong shin lee choi yoo scalabl deep learn infer processor tetra parallel mimd architectur big data applic ieee int solid state circuit confer isscc feb dahl deng acero context depend pre train deep neural network larg vocabulari speech recognit ieee tran audio speech languag process jan hinton osindero teh fast learn algorithm deep belief net neural comput juli hinton salakhutdinov reduc dimension data neural network scienc juli arbib handbook brain theori neural network cambridg usa mit press luo tian wang tang switchabl deep network pedestrian detect ieee conf comput vision pattern recognit cvpr june zeng ouyang wang multi stage contextu deep learn pedestrian detect ieee int conf comput vision iccv dec alaghi hay stochast circuit real time imag process applic acm edac ieee design autom confer dac tehrani mannor gross fulli parallel stochast ldpc decod ieee tran signal process nov lilja hardwar implement radial basi function neural network stochast logic design autom test europ confer exhibit march dickson mcleod card stochast arithmet implemen tation neural network situ learn ieee int conf neural network gain stochast comput system advanc system scienc ser advanc system scienc tou springer ting hay stochast logic realiz matrix oper euromicro conf digit system design dsd aug knag zhang nativ stochast comput architec ture enabl memristor ieee tran nanotechnolog march brown card stochast neural comput comput element ieee tran comput sep lecun cort mnist databas handwritten digit onlin http exdb mnist najafi lilja fpga implement restrict boltzmann machin classifi stochast bit stream ieee int conf applic specif system architectur processor asap juli tanaka okutomi novel infer restrict boltzmann machin int conf pattern recognit icpr aug cox blanz ganglion fast hardwar implement connectionist classifi proc ieee custom integr circuit conf zhao shaw taylor stochast connect neural network fourth int conf artifici neural network jun skubiszewski exact hardwar implement boltzmann machin proc fourth ieee symposium parallel distribut process dec kim mcafe mcmahon olukotun high scalabl restrict boltzmann machin fpga implement int conf field programm logic applic aug chow multi fpga architectur stochast restrict boltzmann machin int conf field programm logic applic aug chow high perform reconfigur hardwar architectur restrict boltzmann machin ieee tran neural network nov kim asaad linsker fulli pipelin fpga architectur factor restrict boltzmann machin artifici neural network acm tran reconfigur technol syst feb onlin http leduc primeau kschischang gross model energi optim ldpc decod circuit time violat corr onlin http lilja qian bazargan riedel comput stochast bit stream digit imag process case studi ieee tran larg scale integr vlsi system march 