Classic Timing Analyzer report for TA1
Wed Jun 10 13:23:32 2020
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                        ;
+------------------------------+-------+---------------+----------------------------------+-----------------------+-----------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                  ; To                    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-----------------------+-----------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 2.822 ns                         ; clock                 ; inst                  ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.123 ns                         ; gen_vhdl:inst7|s.S010 ; Shift                 ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.174 ns                         ; Addbit                ; inst15                ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 124.41 MHz ( period = 8.038 ns ) ; inst16                ; gen_vhdl:inst7|s.S100 ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                       ;                       ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-----------------------+-----------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                    ; To                                                                                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 124.41 MHz ( period = 8.038 ns )               ; inst16                                                                                  ; gen_vhdl:inst7|s.S100                                                                   ; clock      ; clock    ; None                        ; None                      ; 0.419 ns                ;
; N/A   ; 124.53 MHz ( period = 8.030 ns )               ; inst16                                                                                  ; gen_vhdl:inst7|s.S011                                                                   ; clock      ; clock    ; None                        ; None                      ; 0.415 ns                ;
; N/A   ; 230.15 MHz ( period = 4.345 ns )               ; lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[2] ; gen_vhdl:inst7|s.S101                                                                   ; clock      ; clock    ; None                        ; None                      ; 0.747 ns                ;
; N/A   ; 230.20 MHz ( period = 4.344 ns )               ; lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[2] ; gen_vhdl:inst7|s.S010                                                                   ; clock      ; clock    ; None                        ; None                      ; 0.746 ns                ;
; N/A   ; 465.98 MHz ( period = 2.146 ns )               ; inst15                                                                                  ; inst16                                                                                  ; clock      ; clock    ; None                        ; None                      ; 0.887 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; gen_vhdl:inst7|s.S101                                                                   ; gen_vhdl:inst7|s.S000                                                                   ; clock      ; clock    ; None                        ; None                      ; 0.885 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; gen_vhdl:inst7|s.S101                                                                   ; gen_vhdl:inst7|s.S110                                                                   ; clock      ; clock    ; None                        ; None                      ; 0.885 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; gen_vhdl:inst7|s.S110                                                                   ; gen_vhdl:inst7|s.S000                                                                   ; clock      ; clock    ; None                        ; None                      ; 0.780 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; gen_vhdl:inst7|s.S100                                                                   ; gen_vhdl:inst7|s.S101                                                                   ; clock      ; clock    ; None                        ; None                      ; 0.760 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; gen_vhdl:inst7|s.S100                                                                   ; gen_vhdl:inst7|s.S010                                                                   ; clock      ; clock    ; None                        ; None                      ; 0.759 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[0] ; lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[2] ; clock      ; clock    ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[1] ; lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[2] ; clock      ; clock    ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[0] ; lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[1] ; clock      ; clock    ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; gen_vhdl:inst7|s.S011                                                                   ; gen_vhdl:inst7|s.S010                                                                   ; clock      ; clock    ; None                        ; None                      ; 0.639 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; gen_vhdl:inst7|s.S000                                                                   ; gen_vhdl:inst7|s.S001                                                                   ; clock      ; clock    ; None                        ; None                      ; 0.638 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; gen_vhdl:inst7|s.S010                                                                   ; gen_vhdl:inst7|s.S100                                                                   ; clock      ; clock    ; None                        ; None                      ; 0.637 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[2] ; lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[2] ; clock      ; clock    ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[1] ; lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[1] ; clock      ; clock    ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[0] ; lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[0] ; clock      ; clock    ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; gen_vhdl:inst7|s.S011                                                                   ; gen_vhdl:inst7|s.S101                                                                   ; clock      ; clock    ; None                        ; None                      ; 0.606 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; gen_vhdl:inst7|s.S001                                                                   ; gen_vhdl:inst7|s.S010                                                                   ; clock      ; clock    ; None                        ; None                      ; 0.597 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; gen_vhdl:inst7|s.S010                                                                   ; gen_vhdl:inst7|s.S011                                                                   ; clock      ; clock    ; None                        ; None                      ; 0.534 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; gen_vhdl:inst7|s.S000                                                                   ; gen_vhdl:inst7|s.S000                                                                   ; clock      ; clock    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; gen_vhdl:inst7|s.S110                                                                   ; gen_vhdl:inst7|s.S110                                                                   ; clock      ; clock    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst                                                                                    ; inst                                                                                    ; clock      ; clock    ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------+
; tsu                                                                           ;
+-------+--------------+------------+--------+-----------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To                    ; To Clock ;
+-------+--------------+------------+--------+-----------------------+----------+
; N/A   ; None         ; 2.822 ns   ; clock  ; inst                  ; clock    ;
; N/A   ; None         ; 2.732 ns   ; N_flg  ; gen_vhdl:inst7|s.S000 ; clock    ;
; N/A   ; None         ; 2.732 ns   ; N_flg  ; gen_vhdl:inst7|s.S110 ; clock    ;
; N/A   ; None         ; 2.391 ns   ; start  ; gen_vhdl:inst7|s.S001 ; clock    ;
; N/A   ; None         ; 2.389 ns   ; start  ; gen_vhdl:inst7|s.S000 ; clock    ;
; N/A   ; None         ; 0.065 ns   ; Addbit ; inst15                ; clock    ;
+-------+--------------+------------+--------+-----------------------+----------+


+--------------------------------------------------------------------------------+
; tco                                                                            ;
+-------+--------------+------------+-----------------------+-------+------------+
; Slack ; Required tco ; Actual tco ; From                  ; To    ; From Clock ;
+-------+--------------+------------+-----------------------+-------+------------+
; N/A   ; None         ; 7.123 ns   ; gen_vhdl:inst7|s.S010 ; Shift ; clock      ;
; N/A   ; None         ; 6.903 ns   ; gen_vhdl:inst7|s.S101 ; N_st  ; clock      ;
; N/A   ; None         ; 5.264 ns   ; gen_vhdl:inst7|s.S011 ; Add   ; clock      ;
; N/A   ; None         ; 5.263 ns   ; gen_vhdl:inst7|s.S001 ; Load  ; clock      ;
; N/A   ; None         ; 5.262 ns   ; gen_vhdl:inst7|s.S110 ; N_gen ; clock      ;
; N/A   ; None         ; 5.262 ns   ; gen_vhdl:inst7|s.S000 ; Done  ; clock      ;
+-------+--------------+------------+-----------------------+-------+------------+


+-------------------------------------------------------------------------------------+
; th                                                                                  ;
+---------------+-------------+-----------+--------+-----------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To                    ; To Clock ;
+---------------+-------------+-----------+--------+-----------------------+----------+
; N/A           ; None        ; 0.174 ns  ; Addbit ; inst15                ; clock    ;
; N/A           ; None        ; -2.150 ns ; start  ; gen_vhdl:inst7|s.S000 ; clock    ;
; N/A           ; None        ; -2.152 ns ; start  ; gen_vhdl:inst7|s.S001 ; clock    ;
; N/A           ; None        ; -2.493 ns ; N_flg  ; gen_vhdl:inst7|s.S000 ; clock    ;
; N/A           ; None        ; -2.493 ns ; N_flg  ; gen_vhdl:inst7|s.S110 ; clock    ;
; N/A           ; None        ; -2.583 ns ; clock  ; inst                  ; clock    ;
+---------------+-------------+-----------+--------+-----------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Jun 10 13:23:32 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TA1 -c TA1 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "inst" as buffer
Info: Clock "clock" has Internal fmax of 124.41 MHz between source register "inst16" and destination register "gen_vhdl:inst7|s.S100" (period= 8.038 ns)
    Info: + Longest register to register delay is 0.419 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y24_N27; Fanout = 2; REG Node = 'inst16'
        Info: 2: + IC(0.211 ns) + CELL(0.053 ns) = 0.264 ns; Loc. = LCCOMB_X7_Y24_N4; Fanout = 1; COMB Node = 'gen_vhdl:inst7|s~12'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.419 ns; Loc. = LCFF_X7_Y24_N5; Fanout = 2; REG Node = 'gen_vhdl:inst7|s.S100'
        Info: Total cell delay = 0.208 ns ( 49.64 % )
        Info: Total interconnect delay = 0.211 ns ( 50.36 % )
    Info: - Smallest clock skew is -3.416 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.492 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.677 ns) + CELL(0.618 ns) = 2.492 ns; Loc. = LCFF_X7_Y24_N5; Fanout = 2; REG Node = 'gen_vhdl:inst7|s.S100'
            Info: Total cell delay = 1.472 ns ( 59.07 % )
            Info: Total interconnect delay = 1.020 ns ( 40.93 % )
        Info: - Longest clock path from clock "clock" to source register is 5.908 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'clock'
            Info: 2: + IC(1.216 ns) + CELL(0.712 ns) = 2.782 ns; Loc. = LCFF_X9_Y12_N21; Fanout = 2; REG Node = 'inst'
            Info: 3: + IC(1.820 ns) + CELL(0.000 ns) = 4.602 ns; Loc. = CLKCTRL_G10; Fanout = 5; COMB Node = 'inst~clkctrl'
            Info: 4: + IC(0.688 ns) + CELL(0.618 ns) = 5.908 ns; Loc. = LCFF_X7_Y24_N27; Fanout = 2; REG Node = 'inst16'
            Info: Total cell delay = 2.184 ns ( 36.97 % )
            Info: Total interconnect delay = 3.724 ns ( 63.03 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "inst" (data pin = "clock", clock pin = "clock") is 2.822 ns
    Info: + Longest pin to register delay is 5.420 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'clock'
        Info: 2: + IC(4.139 ns) + CELL(0.272 ns) = 5.265 ns; Loc. = LCCOMB_X9_Y12_N20; Fanout = 1; COMB Node = 'inst~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.420 ns; Loc. = LCFF_X9_Y12_N21; Fanout = 2; REG Node = 'inst'
        Info: Total cell delay = 1.281 ns ( 23.63 % )
        Info: Total interconnect delay = 4.139 ns ( 76.37 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.688 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'clock'
        Info: 2: + IC(1.216 ns) + CELL(0.618 ns) = 2.688 ns; Loc. = LCFF_X9_Y12_N21; Fanout = 2; REG Node = 'inst'
        Info: Total cell delay = 1.472 ns ( 54.76 % )
        Info: Total interconnect delay = 1.216 ns ( 45.24 % )
Info: tco from clock "clock" to destination pin "Shift" through register "gen_vhdl:inst7|s.S010" is 7.123 ns
    Info: + Longest clock path from clock "clock" to source register is 2.492 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.677 ns) + CELL(0.618 ns) = 2.492 ns; Loc. = LCFF_X7_Y24_N7; Fanout = 3; REG Node = 'gen_vhdl:inst7|s.S010'
        Info: Total cell delay = 1.472 ns ( 59.07 % )
        Info: Total interconnect delay = 1.020 ns ( 40.93 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.537 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y24_N7; Fanout = 3; REG Node = 'gen_vhdl:inst7|s.S010'
        Info: 2: + IC(2.383 ns) + CELL(2.154 ns) = 4.537 ns; Loc. = PIN_D2; Fanout = 0; PIN Node = 'Shift'
        Info: Total cell delay = 2.154 ns ( 47.48 % )
        Info: Total interconnect delay = 2.383 ns ( 52.52 % )
Info: th for register "inst15" (data pin = "Addbit", clock pin = "clock") is 0.174 ns
    Info: + Longest clock path from clock "clock" to destination register is 5.910 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'clock'
        Info: 2: + IC(1.216 ns) + CELL(0.712 ns) = 2.782 ns; Loc. = LCFF_X9_Y12_N21; Fanout = 2; REG Node = 'inst'
        Info: 3: + IC(1.820 ns) + CELL(0.000 ns) = 4.602 ns; Loc. = CLKCTRL_G10; Fanout = 5; COMB Node = 'inst~clkctrl'
        Info: 4: + IC(0.690 ns) + CELL(0.618 ns) = 5.910 ns; Loc. = LCFF_X7_Y25_N1; Fanout = 1; REG Node = 'inst15'
        Info: Total cell delay = 2.184 ns ( 36.95 % )
        Info: Total interconnect delay = 3.726 ns ( 63.05 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.885 ns
        Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_F6; Fanout = 1; PIN Node = 'Addbit'
        Info: 2: + IC(4.850 ns) + CELL(0.053 ns) = 5.730 ns; Loc. = LCCOMB_X7_Y25_N0; Fanout = 1; COMB Node = 'inst15~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.885 ns; Loc. = LCFF_X7_Y25_N1; Fanout = 1; REG Node = 'inst15'
        Info: Total cell delay = 1.035 ns ( 17.59 % )
        Info: Total interconnect delay = 4.850 ns ( 82.41 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 182 megabytes
    Info: Processing ended: Wed Jun 10 13:23:32 2020
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


