{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1596537621662 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1596537621672 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 04 12:40:21 2020 " "Processing started: Tue Aug 04 12:40:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1596537621672 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596537621672 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off master_thesis_layer -c inverted_residual_block " "Command: quartus_map --read_settings_files=on --write_settings_files=off master_thesis_layer -c inverted_residual_block" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596537621672 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1596537622388 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"logic\";  expecting \";\" inverted_residual_block.sv(44) " "Verilog HDL syntax error at inverted_residual_block.sv(44) near text: \"logic\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "inverted_residual_block.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv" 44 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1596537633215 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "size_kex size_KEX inverted_residual_block.sv(58) " "Verilog HDL Declaration information at inverted_residual_block.sv(58): object \"size_kex\" differs only in case from object \"size_KEX\" in the same scope" {  } { { "inverted_residual_block.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv" 58 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596537633216 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "inverted_residual_block inverted_residual_block.sv(18) " "Ignored design unit \"inverted_residual_block\" at inverted_residual_block.sv(18) due to previous errors" {  } { { "inverted_residual_block.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv" 18 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1596537633216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inverted_residual_block.sv 0 0 " "Found 0 design units, including 0 entities, in source file inverted_residual_block.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596537633217 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "finish FINISH Main_Controller.sv(22) " "Verilog HDL Declaration information at Main_Controller.sv(22): object \"finish\" differs only in case from object \"FINISH\" in the same scope" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596537633220 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tox Tox Main_Controller.sv(51) " "Verilog HDL Declaration information at Main_Controller.sv(51): object \"tox\" differs only in case from object \"Tox\" in the same scope" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596537633220 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "toy Toy Main_Controller.sv(51) " "Verilog HDL Declaration information at Main_Controller.sv(51): object \"toy\" differs only in case from object \"Toy\" in the same scope" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596537633220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file main_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Main_controller " "Found entity 1: Main_controller" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596537633222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596537633222 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "w_fmi W_FMI DMA.sv(25) " "Verilog HDL Declaration information at DMA.sv(25): object \"w_fmi\" differs only in case from object \"W_FMI\" in the same scope" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596537633226 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "w_kpw W_KPW DMA.sv(25) " "Verilog HDL Declaration information at DMA.sv(25): object \"w_kpw\" differs only in case from object \"W_KPW\" in the same scope" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596537633226 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "w_kdw W_KDW DMA.sv(25) " "Verilog HDL Declaration information at DMA.sv(25): object \"w_kdw\" differs only in case from object \"W_KDW\" in the same scope" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596537633226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DMA " "Found entity 1: DMA" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596537633227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596537633227 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "write WRITE Convolution_1_1.sv(27) " "Verilog HDL Declaration information at Convolution_1_1.sv(27): object \"write\" differs only in case from object \"WRITE\" in the same scope" {  } { { "Convolution_1_1.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_1_1.sv" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596537633230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convolution_1_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file convolution_1_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Convolution_1_1 " "Found entity 1: Convolution_1_1" {  } { { "Convolution_1_1.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_1_1.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596537633232 ""} { "Info" "ISGN_ENTITY_NAME" "2 SHIFT_REGISTER_PX " "Found entity 2: SHIFT_REGISTER_PX" {  } { { "Convolution_1_1.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_1_1.sv" 300 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596537633232 ""} { "Info" "ISGN_ENTITY_NAME" "3 SHIFT_REGISTER_WG " "Found entity 3: SHIFT_REGISTER_WG" {  } { { "Convolution_1_1.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_1_1.sv" 315 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596537633232 ""} { "Info" "ISGN_ENTITY_NAME" "4 SHIFT_REGISTER_POS " "Found entity 4: SHIFT_REGISTER_POS" {  } { { "Convolution_1_1.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_1_1.sv" 330 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596537633232 ""} { "Info" "ISGN_ENTITY_NAME" "5 RELU6 " "Found entity 5: RELU6" {  } { { "Convolution_1_1.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_1_1.sv" 345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596537633232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596537633232 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "write WRITE Convolution_dsc.sv(31) " "Verilog HDL Declaration information at Convolution_dsc.sv(31): object \"write\" differs only in case from object \"WRITE\" in the same scope" {  } { { "Convolution_dsc.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596537633236 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LOAD_FMINT load_fmint Convolution_dsc.sv(44) " "Verilog HDL Declaration information at Convolution_dsc.sv(44): object \"LOAD_FMINT\" differs only in case from object \"load_fmint\" in the same scope" {  } { { "Convolution_dsc.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 44 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596537633236 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Tox tox Convolution_dsc.sv(26) " "Verilog HDL Declaration information at Convolution_dsc.sv(26): object \"Tox\" differs only in case from object \"tox\" in the same scope" {  } { { "Convolution_dsc.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596537633236 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Toy toy Convolution_dsc.sv(26) " "Verilog HDL Declaration information at Convolution_dsc.sv(26): object \"Toy\" differs only in case from object \"toy\" in the same scope" {  } { { "Convolution_dsc.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596537633236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convolution_dsc.sv 6 6 " "Found 6 design units, including 6 entities, in source file convolution_dsc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Convolution_dsc " "Found entity 1: Convolution_dsc" {  } { { "Convolution_dsc.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596537633238 ""} { "Info" "ISGN_ENTITY_NAME" "2 SHIFT_REGISTER_FMINT " "Found entity 2: SHIFT_REGISTER_FMINT" {  } { { "Convolution_dsc.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 456 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596537633238 ""} { "Info" "ISGN_ENTITY_NAME" "3 SHIFT_REGISTER_DW_WG " "Found entity 3: SHIFT_REGISTER_DW_WG" {  } { { "Convolution_dsc.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 471 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596537633238 ""} { "Info" "ISGN_ENTITY_NAME" "4 SHIFT_REGISTER_PW_PS " "Found entity 4: SHIFT_REGISTER_PW_PS" {  } { { "Convolution_dsc.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 486 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596537633238 ""} { "Info" "ISGN_ENTITY_NAME" "5 SHIFT_REGISTER_PW_WG " "Found entity 5: SHIFT_REGISTER_PW_WG" {  } { { "Convolution_dsc.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 501 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596537633238 ""} { "Info" "ISGN_ENTITY_NAME" "6 RELU6_DSC " "Found entity 6: RELU6_DSC" {  } { { "Convolution_dsc.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 516 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596537633238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596537633238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_fmi.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_fmi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_FMI " "Found entity 1: RAM_FMI" {  } { { "RAM_FMI.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/RAM_FMI.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596537633241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596537633241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_fmint.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_fmint.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_FMINT " "Found entity 1: RAM_FMINT" {  } { { "RAM_FMINT.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/RAM_FMINT.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596537633244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596537633244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_fmo.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_fmo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_FMO " "Found entity 1: RAM_FMO" {  } { { "RAM_FMO.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/RAM_FMO.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596537633247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596537633247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_kex.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_kex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_KEX " "Found entity 1: RAM_KEX" {  } { { "RAM_KEX.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/RAM_KEX.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596537633250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596537633250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_kdw.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_kdw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_KDW " "Found entity 1: RAM_KDW" {  } { { "RAM_KDW.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/RAM_KDW.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596537633253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596537633253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_kpw.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_kpw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_KPW " "Found entity 1: RAM_KPW" {  } { { "RAM_KPW.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/RAM_KPW.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596537633256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596537633256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irb_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file irb_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 irb_pkg (SystemVerilog) " "Found design unit 1: irb_pkg (SystemVerilog)" {  } { { "irb_pkg.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/irb_pkg.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596537633260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596537633260 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "testbench.sv(206) " "Verilog HDL information at testbench.sv(206): always construct contains both blocking and non-blocking assignments" {  } { { "testbench.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/testbench.sv" 206 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1596537633263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/testbench.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596537633264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596537633264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file tb_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_pkg (SystemVerilog) " "Found design unit 1: tb_pkg (SystemVerilog)" {  } { { "tb_pkg.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/tb_pkg.sv" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596537633268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596537633268 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitRepo/Memoire/src/Simulation_code/output_files/inverted_residual_block.map.smsg " "Generated suppressed messages file D:/GitRepo/Memoire/src/Simulation_code/output_files/inverted_residual_block.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596537633291 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4757 " "Peak virtual memory: 4757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1596537633341 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Aug 04 12:40:33 2020 " "Processing ended: Tue Aug 04 12:40:33 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1596537633341 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1596537633341 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1596537633341 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1596537633341 ""}
