Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Dec  1 20:53:26 2023
| Host         : LAPTOP-7V8610GV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    43 |
| Unused register locations in slices containing registers |   155 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              57 |           21 |
| No           | No                    | Yes                    |             110 |           39 |
| No           | Yes                   | No                     |              50 |           19 |
| Yes          | No                    | No                     |              41 |           20 |
| Yes          | No                    | Yes                    |             228 |           71 |
| Yes          | Yes                   | No                     |              31 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+------------------+----------------+
|           Clock Signal          |                                                   Enable Signal                                                   |                   Set/Reset Signal                  | Slice Load Count | Bel Load Count |
+---------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG                  | db_a/db_reg[0]_i_1__3_n_0                                                                                         | reset_reg_rep_n_0                                   |                1 |              1 |
|  clk_IBUF_BUFG                  |                                                                                                                   | reset                                               |                2 |              2 |
|  clk_IBUF_BUFG                  | score_display_unit/bcd_unit/bcd_total[11]_i_1_n_0                                                                 |                                                     |                2 |              4 |
|  clk_IBUF_BUFG                  | db_a/db_reg[0]_i_1__3_n_0                                                                                         | reset_reg_rep__0_n_0                                |                1 |              4 |
|  clk_IBUF_BUFG                  | bomb_module_unit/bomb_exp_state_reg[3]_i_1_n_0                                                                    | reset_reg_rep__0_n_0                                |                1 |              4 |
|  clk_IBUF_BUFG                  | block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_0_0_i_1_n_0 |                                                     |                1 |              4 |
|  clk_IBUF_BUFG                  | block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_0_0_i_1_n_0 |                                                     |                1 |              4 |
|  clk_IBUF_BUFG                  | block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_0_0_i_1_n_0 |                                                     |                1 |              4 |
|  clk_IBUF_BUFG                  | block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_0_0_i_1_n_0 |                                                     |                1 |              4 |
|  clk_IBUF_BUFG                  | block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0_i_1_n_0   |                                                     |                1 |              4 |
|  clk_IBUF_BUFG                  | block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0_i_1_n_0 |                                                     |                1 |              4 |
|  clk_IBUF_BUFG                  | block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_640_767_0_0_i_1_n_0 |                                                     |                1 |              4 |
|  clk_IBUF_BUFG                  | enemy_module_unit/move_cnt_next                                                                                   | reset_reg_rep__1_n_0                                |                1 |              4 |
|  clk_IBUF_BUFG                  | score_display_unit/bcd_unit/bcd_total[15]_i_1_n_0                                                                 |                                                     |                3 |              4 |
|  clk_IBUF_BUFG                  | score_display_unit/bcd_unit/bcd_total[3]_i_1_n_0                                                                  |                                                     |                3 |              4 |
|  clk_IBUF_BUFG                  | score_display_unit/bcd_unit/bcd_total[7]_i_1_n_0                                                                  |                                                     |                3 |              4 |
|  clk_IBUF_BUFG                  | bomb_module_unit/bomb_y_reg[5]_i_1_n_0                                                                            | reset_reg_rep__1_n_0                                |                3 |              6 |
|  clk_IBUF_BUFG                  | bomb_module_unit/bomb_y_reg[5]_i_1_n_0                                                                            | reset_reg_rep__0_n_0                                |                4 |              6 |
|  clk_25mhz_BUFG                 |                                                                                                                   | vga_sync_unit/row_pix[9]_i_1_n_0                    |                6 |             10 |
|  clk_25mhz_BUFG                 | vga_sync_unit/col_pix03_out                                                                                       | vga_sync_unit/col_pix                               |                4 |             10 |
|  clk_IBUF_BUFG                  | enemy_module_unit/LFSR_16_unit/data[15]_i_1_n_0                                                                   |                                                     |                4 |             10 |
|  clk_IBUF_BUFG                  |                                                                                                                   | vga_sync_unit/SR[0]                                 |                3 |             10 |
|  clk_IBUF_BUFG                  | bm_module/x_b_reg0                                                                                                | reset                                               |                4 |             10 |
|  clk_IBUF_BUFG                  | bm_module/y_b_reg0                                                                                                | reset                                               |                4 |             10 |
|  enemy_module_unit/x_e_abm_next |                                                                                                                   |                                                     |                4 |             12 |
|  clk_IBUF_BUFG                  |                                                                                                                   | bm_module/animation_timer[30]_i_1_n_0               |                5 |             12 |
|  clk_IBUF_BUFG                  | clk_25mhz_BUFG                                                                                                    | reset_reg_rep_n_0                                   |                5 |             12 |
|  clk_IBUF_BUFG                  | db_a/db_reg[0]_i_1__3_n_0                                                                                         | reset_reg_rep__1_n_0                                |                4 |             13 |
|  clk_IBUF_BUFG                  |                                                                                                                   | reset_reg_rep_n_0                                   |                5 |             16 |
|  clk_IBUF_BUFG                  | enemy_module_unit/motion_timer_max_next                                                                           | reset_reg_rep__1_n_0                                |                4 |             16 |
|  clk_IBUF_BUFG                  | score_display_unit/bcd_unit/bcd3_reg                                                                              |                                                     |                6 |             16 |
|  clk_IBUF_BUFG                  |                                                                                                                   | inst/new_clk_25mhz                                  |                5 |             18 |
|  clk_IBUF_BUFG                  | db_u/db_reg[0]_i_1__0_n_0                                                                                         | reset                                               |                5 |             18 |
|  clk_IBUF_BUFG                  | db_d/db_reg[0]_i_1__1_n_0                                                                                         | reset                                               |                5 |             18 |
|  clk_IBUF_BUFG                  | db_l/db_reg[0]_i_1__2_n_0                                                                                         | reset                                               |                5 |             18 |
|  clk_IBUF_BUFG                  | db_r/db_reg[0]_i_1_n_0                                                                                            | reset                                               |                5 |             18 |
|  clk_IBUF_BUFG                  | enemy_module_unit/x_e_next                                                                                        | reset_reg_rep__1_n_0                                |                6 |             20 |
|  clk_IBUF_BUFG                  | score_display_unit/bcd_unit/shift_count[20]_i_2_n_0                                                               | score_display_unit/bcd_unit/shift_count[20]_i_1_n_0 |                6 |             21 |
|  clk_IBUF_BUFG                  | enemy_module_unit/motion_timer_reg[21]_i_1_n_0                                                                    | reset_reg_rep__1_n_0                                |                8 |             22 |
|  clk_IBUF_BUFG                  |                                                                                                                   | reset_reg_rep__1_n_0                                |               11 |             27 |
|  clk_IBUF_BUFG                  | game_lives_unit/invisibility_reg0                                                                                 | reset_reg_rep__0_n_0                                |                5 |             28 |
|  clk_IBUF_BUFG                  |                                                                                                                   |                                                     |               17 |             45 |
|  clk_IBUF_BUFG                  |                                                                                                                   | reset_reg_rep__0_n_0                                |               21 |             65 |
+---------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     1 |
| 4      |                    14 |
| 6      |                     2 |
| 10     |                     6 |
| 12     |                     3 |
| 13     |                     1 |
| 16+    |                    15 |
+--------+-----------------------+


