#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Tue Nov 14 02:13:52 2017
# Process ID: 9116
# Current directory: D:/Development/FPGA/InterNoC/InterNoC.runs/DemoInterconnect_interface_axi_master_0_0_synth_1
# Command line: vivado.exe -log DemoInterconnect_interface_axi_master_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source DemoInterconnect_interface_axi_master_0_0.tcl
# Log file: D:/Development/FPGA/InterNoC/InterNoC.runs/DemoInterconnect_interface_axi_master_0_0_synth_1/DemoInterconnect_interface_axi_master_0_0.vds
# Journal file: D:/Development/FPGA/InterNoC/InterNoC.runs/DemoInterconnect_interface_axi_master_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source DemoInterconnect_interface_axi_master_0_0.tcl -notrace
Command: synth_design -top DemoInterconnect_interface_axi_master_0_0 -part xc7a15tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14528 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 344.488 ; gain = 95.801
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DemoInterconnect_interface_axi_master_0_0' [d:/Development/FPGA/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ip/DemoInterconnect_interface_axi_master_0_0/synth/DemoInterconnect_interface_axi_master_0_0.vhd:88]
	Parameter C_IF00_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_PACKET_WIDTH bound to: 40 - type: integer 
	Parameter C_PACKET_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_PACKET_CTRL_WIDTH bound to: 3 - type: integer 
	Parameter C_PACKET_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_AXI_PACKET_ADDR_OFFSET bound to: 16 - type: integer 
	Parameter C_M00_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_SELF_ADDR bound to: 16 - type: integer 
	Parameter C_TIMEOUT_PERIOD bound to: 16384 - type: integer 
INFO: [Synth 8-3491] module 'interface_axi_master_v1_0' declared at 'd:/Development/FPGA/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ipshared/ee7b/hdl/interface_axi_master_v1_0.vhd:5' bound to instance 'U0' of component 'interface_axi_master_v1_0' [d:/Development/FPGA/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ip/DemoInterconnect_interface_axi_master_0_0/synth/DemoInterconnect_interface_axi_master_0_0.vhd:164]
INFO: [Synth 8-638] synthesizing module 'interface_axi_master_v1_0' [d:/Development/FPGA/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ipshared/ee7b/hdl/interface_axi_master_v1_0.vhd:54]
	Parameter C_IF00_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_PACKET_WIDTH bound to: 40 - type: integer 
	Parameter C_PACKET_CTRL_WIDTH bound to: 3 - type: integer 
	Parameter C_PACKET_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_PACKET_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PACKET_ADDR_OFFSET bound to: 16 - type: integer 
	Parameter C_M00_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_SELF_ADDR bound to: 16 - type: integer 
	Parameter C_TIMEOUT_PERIOD bound to: 16384 - type: integer 
WARNING: [Synth 8-614] signal 'current_state' is read in the process but is not in the sensitivity list [d:/Development/FPGA/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ipshared/ee7b/hdl/interface_axi_master_v1_0.vhd:160]
WARNING: [Synth 8-614] signal 'current_init_axi_rx' is read in the process but is not in the sensitivity list [d:/Development/FPGA/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ipshared/ee7b/hdl/interface_axi_master_v1_0.vhd:160]
WARNING: [Synth 8-614] signal 'current_init_axi_tx' is read in the process but is not in the sensitivity list [d:/Development/FPGA/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ipshared/ee7b/hdl/interface_axi_master_v1_0.vhd:160]
WARNING: [Synth 8-614] signal 'current_axi_data' is read in the process but is not in the sensitivity list [d:/Development/FPGA/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ipshared/ee7b/hdl/interface_axi_master_v1_0.vhd:160]
WARNING: [Synth 8-614] signal 'current_packet' is read in the process but is not in the sensitivity list [d:/Development/FPGA/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ipshared/ee7b/hdl/interface_axi_master_v1_0.vhd:160]
WARNING: [Synth 8-614] signal 'current_body_count' is read in the process but is not in the sensitivity list [d:/Development/FPGA/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ipshared/ee7b/hdl/interface_axi_master_v1_0.vhd:160]
WARNING: [Synth 8-614] signal 'current_head' is read in the process but is not in the sensitivity list [d:/Development/FPGA/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ipshared/ee7b/hdl/interface_axi_master_v1_0.vhd:160]
WARNING: [Synth 8-614] signal 'current_body' is read in the process but is not in the sensitivity list [d:/Development/FPGA/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ipshared/ee7b/hdl/interface_axi_master_v1_0.vhd:160]
WARNING: [Synth 8-614] signal 'current_timeout_count' is read in the process but is not in the sensitivity list [d:/Development/FPGA/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ipshared/ee7b/hdl/interface_axi_master_v1_0.vhd:160]
WARNING: [Synth 8-614] signal 'current_if00_load' is read in the process but is not in the sensitivity list [d:/Development/FPGA/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ipshared/ee7b/hdl/interface_axi_master_v1_0.vhd:160]
WARNING: [Synth 8-614] signal 'next_if00_load' is read in the process but is not in the sensitivity list [d:/Development/FPGA/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ipshared/ee7b/hdl/interface_axi_master_v1_0.vhd:160]
WARNING: [Synth 8-614] signal 'if00_data_in' is read in the process but is not in the sensitivity list [d:/Development/FPGA/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ipshared/ee7b/hdl/interface_axi_master_v1_0.vhd:160]
WARNING: [Synth 8-614] signal 'axi_write_done' is read in the process but is not in the sensitivity list [d:/Development/FPGA/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ipshared/ee7b/hdl/interface_axi_master_v1_0.vhd:160]
WARNING: [Synth 8-614] signal 'axi_read_done' is read in the process but is not in the sensitivity list [d:/Development/FPGA/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ipshared/ee7b/hdl/interface_axi_master_v1_0.vhd:160]
WARNING: [Synth 8-614] signal 'axi_data' is read in the process but is not in the sensitivity list [d:/Development/FPGA/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ipshared/ee7b/hdl/interface_axi_master_v1_0.vhd:160]
WARNING: [Synth 8-614] signal 'if00_send_busy' is read in the process but is not in the sensitivity list [d:/Development/FPGA/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ipshared/ee7b/hdl/interface_axi_master_v1_0.vhd:160]
WARNING: [Synth 8-614] signal 'if00_send_done' is read in the process but is not in the sensitivity list [d:/Development/FPGA/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ipshared/ee7b/hdl/interface_axi_master_v1_0.vhd:160]
	Parameter C_IF00_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_PACKET_WIDTH bound to: 40 - type: integer 
	Parameter C_PACKET_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_PACKET_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PACKET_ADDR_OFFSET bound to: 16 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'interface_axi_master_v1_0_M00_AXI' declared at 'd:/Development/FPGA/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ipshared/ee7b/hdl/interface_axi_master_v1_0_M00_AXI.vhd:5' bound to instance 'interface_axi_master_v1_0_M00_AXI_inst' of component 'interface_axi_master_v1_0_M00_AXI' [d:/Development/FPGA/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ipshared/ee7b/hdl/interface_axi_master_v1_0.vhd:291]
INFO: [Synth 8-638] synthesizing module 'interface_axi_master_v1_0_M00_AXI' [d:/Development/FPGA/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ipshared/ee7b/hdl/interface_axi_master_v1_0_M00_AXI.vhd:93]
	Parameter C_IF00_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_PACKET_WIDTH bound to: 40 - type: integer 
	Parameter C_PACKET_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_PACKET_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PACKET_ADDR_OFFSET bound to: 16 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-4471] merging register 'init_rxn_ff2_reg' into 'init_txn_ff2_reg' [d:/Development/FPGA/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ipshared/ee7b/hdl/interface_axi_master_v1_0_M00_AXI.vhd:211]
WARNING: [Synth 8-6014] Unused sequential element init_rxn_ff2_reg was removed.  [d:/Development/FPGA/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ipshared/ee7b/hdl/interface_axi_master_v1_0_M00_AXI.vhd:211]
INFO: [Synth 8-256] done synthesizing module 'interface_axi_master_v1_0_M00_AXI' (1#1) [d:/Development/FPGA/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ipshared/ee7b/hdl/interface_axi_master_v1_0_M00_AXI.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'interface_axi_master_v1_0' (2#1) [d:/Development/FPGA/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ipshared/ee7b/hdl/interface_axi_master_v1_0.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'DemoInterconnect_interface_axi_master_0_0' (3#1) [d:/Development/FPGA/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ip/DemoInterconnect_interface_axi_master_0_0/synth/DemoInterconnect_interface_axi_master_0_0.vhd:88]
WARNING: [Synth 8-3331] design interface_axi_master_v1_0_M00_AXI has unconnected port PACKET_TX[39]
WARNING: [Synth 8-3331] design interface_axi_master_v1_0_M00_AXI has unconnected port PACKET_TX[38]
WARNING: [Synth 8-3331] design interface_axi_master_v1_0_M00_AXI has unconnected port PACKET_TX[37]
WARNING: [Synth 8-3331] design interface_axi_master_v1_0_M00_AXI has unconnected port M_AXI_BRESP[0]
WARNING: [Synth 8-3331] design interface_axi_master_v1_0_M00_AXI has unconnected port M_AXI_RRESP[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 387.559 ; gain = 138.871
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 387.559 ; gain = 138.871
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a15tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 684.793 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 684.793 ; gain = 436.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a15tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 684.793 ; gain = 436.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 684.793 ; gain = 436.105
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'mst_exec_state_reg' in module 'interface_axi_master_v1_0_M00_AXI'
INFO: [Synth 8-5544] ROM "error_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "start_single_read" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "start_single_write" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'interface_axi_master_v1_0'
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_timeout_count" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
              init_write |                              001 |                              001
                op_write |                              010 |                              010
               init_read |                              011 |                              011
                 op_read |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mst_exec_state_reg' using encoding 'sequential' in module 'interface_axi_master_v1_0_M00_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                st_reset |                             0000 |                             1000
                 st_idle |                             0001 |                             0000
              st_rx_head |                             0010 |                             0001
              st_rx_body |                             0011 |                             0010
                 st_pack |                             0100 |                             0011
             st_axi_init |                             0101 |                             0100
             st_axi_resp |                             0110 |                             0101
              st_tx_data |                             0111 |                             0110
              st_tx_wait |                             1000 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'interface_axi_master_v1_0'
WARNING: [Synth 8-327] inferring latch for variable 'if00_data_out_reg' [d:/Development/FPGA/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ipshared/ee7b/hdl/interface_axi_master_v1_0.vhd:177]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 684.793 ; gain = 436.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   9 Input     40 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   9 Input     32 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 2     
	   9 Input     15 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   5 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module interface_axi_master_v1_0_M00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 11    
Module interface_axi_master_v1_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   9 Input     40 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   9 Input     32 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 2     
	   9 Input     15 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 45 (col length:60)
BRAMs: 50 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element U0/interface_axi_master_v1_0_M00_AXI_inst/error_reg_reg was removed.  [d:/Development/FPGA/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ipshared/ee7b/hdl/interface_axi_master_v1_0_M00_AXI.vhd:207]
INFO: [Synth 8-3917] design DemoInterconnect_interface_axi_master_0_0 has port m00_axi_awaddr[31] driven by constant 0
INFO: [Synth 8-3917] design DemoInterconnect_interface_axi_master_0_0 has port m00_axi_awaddr[30] driven by constant 0
INFO: [Synth 8-3917] design DemoInterconnect_interface_axi_master_0_0 has port m00_axi_awaddr[29] driven by constant 0
INFO: [Synth 8-3917] design DemoInterconnect_interface_axi_master_0_0 has port m00_axi_awaddr[28] driven by constant 0
INFO: [Synth 8-3917] design DemoInterconnect_interface_axi_master_0_0 has port m00_axi_awaddr[27] driven by constant 0
INFO: [Synth 8-3917] design DemoInterconnect_interface_axi_master_0_0 has port m00_axi_awaddr[26] driven by constant 0
INFO: [Synth 8-3917] design DemoInterconnect_interface_axi_master_0_0 has port m00_axi_awaddr[25] driven by constant 0
INFO: [Synth 8-3917] design DemoInterconnect_interface_axi_master_0_0 has port m00_axi_awaddr[24] driven by constant 0
INFO: [Synth 8-3917] design DemoInterconnect_interface_axi_master_0_0 has port m00_axi_awaddr[23] driven by constant 0
INFO: [Synth 8-3917] design DemoInterconnect_interface_axi_master_0_0 has port m00_axi_awaddr[22] driven by constant 0
INFO: [Synth 8-3917] design DemoInterconnect_interface_axi_master_0_0 has port m00_axi_awaddr[21] driven by constant 0
INFO: [Synth 8-3917] design DemoInterconnect_interface_axi_master_0_0 has port m00_axi_awaddr[15] driven by constant 0
INFO: [Synth 8-3917] design DemoInterconnect_interface_axi_master_0_0 has port m00_axi_awaddr[14] driven by constant 0
INFO: [Synth 8-3917] design DemoInterconnect_interface_axi_master_0_0 has port m00_axi_awaddr[13] driven by constant 0
INFO: [Synth 8-3917] design DemoInterconnect_interface_axi_master_0_0 has port m00_axi_awaddr[12] driven by constant 0
INFO: [Synth 8-3917] design DemoInterconnect_interface_axi_master_0_0 has port m00_axi_awaddr[11] driven by constant 0
INFO: [Synth 8-3917] design DemoInterconnect_interface_axi_master_0_0 has port m00_axi_awaddr[10] driven by constant 0
INFO: [Synth 8-3917] design DemoInterconnect_interface_axi_master_0_0 has port m00_axi_awaddr[9] driven by constant 0
INFO: [Synth 8-3917] design DemoInterconnect_interface_axi_master_0_0 has port m00_axi_awaddr[8] driven by constant 0
INFO: [Synth 8-3917] design DemoInterconnect_interface_axi_master_0_0 has port m00_axi_awaddr[7] driven by constant 0
INFO: [Synth 8-3917] design DemoInterconnect_interface_axi_master_0_0 has port m00_axi_awaddr[6] driven by constant 0
INFO: [Synth 8-3917] design DemoInterconnect_interface_axi_master_0_0 has port m00_axi_awaddr[5] driven by constant 0
INFO: [Synth 8-3917] design DemoInterconnect_interface_axi_master_0_0 has port m00_axi_awaddr[4] driven by constant 0
INFO: [Synth 8-3917] design DemoInterconnect_interface_axi_master_0_0 has port m00_axi_awaddr[3] driven by constant 0
INFO: [Synth 8-3917] design DemoInterconnect_interface_axi_master_0_0 has port m00_axi_awaddr[2] driven by constant 0
INFO: [Synth 8-3917] design DemoInterconnect_interface_axi_master_0_0 has port m00_axi_awaddr[1] driven by constant 0
INFO: [Synth 8-3917] design DemoInterconnect_interface_axi_master_0_0 has port m00_axi_awaddr[0] driven by constant 0
INFO: [Synth 8-3917] design DemoInterconnect_interface_axi_master_0_0 has port m00_axi_awprot[2] driven by constant 0
INFO: [Synth 8-3917] design DemoInterconnect_interface_axi_master_0_0 has port m00_axi_awprot[1] driven by constant 0
INFO: [Synth 8-3917] design DemoInterconnect_interface_axi_master_0_0 has port m00_axi_awprot[0] driven by constant 0
INFO: [Synth 8-3917] design DemoInterconnect_interface_axi_master_0_0 has port m00_axi_wstrb[3] driven by constant 1
INFO: [Synth 8-3917] design DemoInterconnect_interface_axi_master_0_0 has port m00_axi_wstrb[2] driven by constant 1
INFO: [Synth 8-3917] design DemoInterconnect_interface_axi_master_0_0 has port m00_axi_wstrb[1] driven by constant 1
INFO: [Synth 8-3917] design DemoInterconnect_interface_axi_master_0_0 has port m00_axi_wstrb[0] driven by constant 1
INFO: [Synth 8-3917] design DemoInterconnect_interface_axi_master_0_0 has port m00_axi_araddr[31] driven by constant 0
INFO: [Synth 8-3917] design DemoInterconnect_interface_axi_master_0_0 has port m00_axi_araddr[30] driven by constant 0
INFO: [Synth 8-3917] design DemoInterconnect_interface_axi_master_0_0 has port m00_axi_araddr[29] driven by constant 0
INFO: [Synth 8-3917] design DemoInterconnect_interface_axi_master_0_0 has port m00_axi_araddr[28] driven by constant 0
INFO: [Synth 8-3917] design DemoInterconnect_interface_axi_master_0_0 has port m00_axi_araddr[27] driven by constant 0
INFO: [Synth 8-3917] design DemoInterconnect_interface_axi_master_0_0 has port m00_axi_araddr[26] driven by constant 0
INFO: [Synth 8-3917] design DemoInterconnect_interface_axi_master_0_0 has port m00_axi_araddr[25] driven by constant 0
INFO: [Synth 8-3917] design DemoInterconnect_interface_axi_master_0_0 has port m00_axi_araddr[24] driven by constant 0
INFO: [Synth 8-3917] design DemoInterconnect_interface_axi_master_0_0 has port m00_axi_araddr[23] driven by constant 0
INFO: [Synth 8-3917] design DemoInterconnect_interface_axi_master_0_0 has port m00_axi_araddr[22] driven by constant 0
INFO: [Synth 8-3917] design DemoInterconnect_interface_axi_master_0_0 has port m00_axi_araddr[21] driven by constant 0
INFO: [Synth 8-3917] design DemoInterconnect_interface_axi_master_0_0 has port m00_axi_araddr[15] driven by constant 0
INFO: [Synth 8-3917] design DemoInterconnect_interface_axi_master_0_0 has port m00_axi_araddr[14] driven by constant 0
INFO: [Synth 8-3917] design DemoInterconnect_interface_axi_master_0_0 has port m00_axi_araddr[13] driven by constant 0
INFO: [Synth 8-3917] design DemoInterconnect_interface_axi_master_0_0 has port m00_axi_araddr[12] driven by constant 0
INFO: [Synth 8-3917] design DemoInterconnect_interface_axi_master_0_0 has port m00_axi_araddr[11] driven by constant 0
INFO: [Synth 8-3917] design DemoInterconnect_interface_axi_master_0_0 has port m00_axi_araddr[10] driven by constant 0
INFO: [Synth 8-3917] design DemoInterconnect_interface_axi_master_0_0 has port m00_axi_araddr[9] driven by constant 0
INFO: [Synth 8-3917] design DemoInterconnect_interface_axi_master_0_0 has port m00_axi_araddr[8] driven by constant 0
INFO: [Synth 8-3917] design DemoInterconnect_interface_axi_master_0_0 has port m00_axi_araddr[7] driven by constant 0
INFO: [Synth 8-3917] design DemoInterconnect_interface_axi_master_0_0 has port m00_axi_araddr[6] driven by constant 0
INFO: [Synth 8-3917] design DemoInterconnect_interface_axi_master_0_0 has port m00_axi_araddr[5] driven by constant 0
INFO: [Synth 8-3917] design DemoInterconnect_interface_axi_master_0_0 has port m00_axi_araddr[4] driven by constant 0
INFO: [Synth 8-3917] design DemoInterconnect_interface_axi_master_0_0 has port m00_axi_araddr[3] driven by constant 0
INFO: [Synth 8-3917] design DemoInterconnect_interface_axi_master_0_0 has port m00_axi_araddr[2] driven by constant 0
INFO: [Synth 8-3917] design DemoInterconnect_interface_axi_master_0_0 has port m00_axi_araddr[1] driven by constant 0
INFO: [Synth 8-3917] design DemoInterconnect_interface_axi_master_0_0 has port m00_axi_araddr[0] driven by constant 0
INFO: [Synth 8-3917] design DemoInterconnect_interface_axi_master_0_0 has port m00_axi_arprot[2] driven by constant 0
INFO: [Synth 8-3917] design DemoInterconnect_interface_axi_master_0_0 has port m00_axi_arprot[1] driven by constant 0
INFO: [Synth 8-3917] design DemoInterconnect_interface_axi_master_0_0 has port m00_axi_arprot[0] driven by constant 1
WARNING: [Synth 8-3331] design DemoInterconnect_interface_axi_master_0_0 has unconnected port m00_axi_bresp[0]
WARNING: [Synth 8-3331] design DemoInterconnect_interface_axi_master_0_0 has unconnected port m00_axi_rresp[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:48 . Memory (MB): peak = 684.793 ; gain = 436.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:00 ; elapsed = 00:01:19 . Memory (MB): peak = 684.793 ; gain = 436.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:19 . Memory (MB): peak = 684.793 ; gain = 436.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:00 ; elapsed = 00:01:19 . Memory (MB): peak = 684.793 ; gain = 436.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:02 ; elapsed = 00:01:22 . Memory (MB): peak = 684.793 ; gain = 436.105
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:02 ; elapsed = 00:01:22 . Memory (MB): peak = 684.793 ; gain = 436.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:02 ; elapsed = 00:01:22 . Memory (MB): peak = 684.793 ; gain = 436.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:02 ; elapsed = 00:01:22 . Memory (MB): peak = 684.793 ; gain = 436.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:02 ; elapsed = 00:01:22 . Memory (MB): peak = 684.793 ; gain = 436.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:02 ; elapsed = 00:01:22 . Memory (MB): peak = 684.793 ; gain = 436.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     4|
|2     |LUT1   |     1|
|3     |LUT2   |    95|
|4     |LUT3   |    29|
|5     |LUT4   |     7|
|6     |LUT5   |    24|
|7     |LUT6   |    39|
|8     |MUXF7  |     1|
|9     |FDRE   |   185|
|10    |LD     |     8|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------------------+----------------------------------+------+
|      |Instance                                   |Module                            |Cells |
+------+-------------------------------------------+----------------------------------+------+
|1     |top                                        |                                  |   393|
|2     |  U0                                       |interface_axi_master_v1_0         |   393|
|3     |    interface_axi_master_v1_0_M00_AXI_inst |interface_axi_master_v1_0_M00_AXI |   105|
+------+-------------------------------------------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:02 ; elapsed = 00:01:22 . Memory (MB): peak = 684.793 ; gain = 436.105
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:01:08 . Memory (MB): peak = 684.793 ; gain = 138.871
Synthesis Optimization Complete : Time (s): cpu = 00:01:02 ; elapsed = 00:01:22 . Memory (MB): peak = 684.793 ; gain = 436.105
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LD => LDCE: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
96 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:04 ; elapsed = 00:01:27 . Memory (MB): peak = 684.793 ; gain = 444.684
INFO: [Common 17-1381] The checkpoint 'D:/Development/FPGA/InterNoC/InterNoC.runs/DemoInterconnect_interface_axi_master_0_0_synth_1/DemoInterconnect_interface_axi_master_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP d:/Development/FPGA/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ip/DemoInterconnect_interface_axi_master_0_0/DemoInterconnect_interface_axi_master_0_0.xci
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/Development/FPGA/InterNoC/InterNoC.runs/DemoInterconnect_interface_axi_master_0_0_synth_1/DemoInterconnect_interface_axi_master_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DemoInterconnect_interface_axi_master_0_0_utilization_synth.rpt -pb DemoInterconnect_interface_axi_master_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 684.793 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Nov 14 02:15:39 2017...
