

================================================================
== Vivado HLS Report for 'Loop_Row_DCT_Loop_pr'
================================================================
* Date:           Wed May 26 18:08:29 2021

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        dct.prj
* Solution:       solution6
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      9.73|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  121|  121|  121|  121|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                   |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_DCT_Loop     |  120|  120|        15|          -|          -|     8|    no    |
        | + DCT_Outer_Loop  |   12|   12|         6|          1|          1|     8|    yes   |
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      8|       -|      -|
|Expression       |        -|      -|       0|    145|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        0|      -|     119|     16|
|Multiplexer      |        -|      -|       -|     72|
|Register         |        -|      -|     629|     64|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      8|     748|    297|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      3|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |dct_mac_muladd_14kbM_U13  |dct_mac_muladd_14kbM  | i0 + i1 * i2 |
    |dct_mac_muladd_15lbW_U14  |dct_mac_muladd_15lbW  | i0 + i1 * i2 |
    |dct_mac_muladd_15lbW_U15  |dct_mac_muladd_15lbW  | i0 + i1 * i2 |
    |dct_mac_muladd_15lbW_U16  |dct_mac_muladd_15lbW  | i0 * i1 + i2 |
    |dct_mac_muladd_15mb6_U17  |dct_mac_muladd_15mb6  | i0 * i1 + i2 |
    |dct_mul_mul_15s_1jbC_U10  |dct_mul_mul_15s_1jbC  |    i0 * i1   |
    |dct_mul_mul_15s_1jbC_U11  |dct_mul_mul_15s_1jbC  |    i0 * i1   |
    |dct_mul_mul_15s_1jbC_U12  |dct_mul_mul_15s_1jbC  |    i0 * i1   |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +---------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |        Memory       |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |dct_coeff_table_0_U  |Loop_Row_DCT_Loopbkb  |        0|  14|   2|     8|   14|     1|          112|
    |dct_coeff_table_1_U  |Loop_Row_DCT_Loopcud  |        0|  15|   2|     8|   15|     1|          120|
    |dct_coeff_table_2_U  |Loop_Row_DCT_LoopdEe  |        0|  15|   2|     8|   15|     1|          120|
    |dct_coeff_table_3_U  |Loop_Row_DCT_LoopeOg  |        0|  15|   2|     8|   15|     1|          120|
    |dct_coeff_table_4_U  |Loop_Row_DCT_LoopfYi  |        0|  15|   2|     8|   15|     1|          120|
    |dct_coeff_table_5_U  |Loop_Row_DCT_Loopg8j  |        0|  15|   2|     8|   15|     1|          120|
    |dct_coeff_table_6_U  |Loop_Row_DCT_Loophbi  |        0|  15|   2|     8|   15|     1|          120|
    |dct_coeff_table_7_U  |Loop_Row_DCT_Loopibs  |        0|  15|   2|     8|   15|     1|          120|
    +---------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total                |                      |        0| 119|  16|    64|  119|     8|          952|
    +---------------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |i_fu_302_p2              |     +    |      0|  0|  13|           4|           1|
    |k_fu_338_p2              |     +    |      0|  0|  13|           4|           1|
    |tmp1_fu_408_p2           |     +    |      0|  0|  36|          29|          29|
    |tmp4_fu_412_p2           |     +    |      0|  0|  29|          29|          29|
    |tmp_3_i_fu_416_p2        |     +    |      0|  0|  29|          29|          29|
    |tmp_5_fu_355_p2          |     +    |      0|  0|  15|           8|           8|
    |tmp_fu_296_p2            |   icmp   |      0|  0|   2|           4|           5|
    |tmp_i_fu_332_p2          |   icmp   |      0|  0|   2|           4|           5|
    |ap_block_state1          |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 145|         114|         112|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5  |   9|          2|    1|          2|
    |i_0_i_reg_274            |   9|          2|    4|          8|
    |k_i_reg_285              |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         15|   12|         27|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |   4|   0|    4|          0|
    |ap_done_reg                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5       |   1|   0|    1|          0|
    |buf_2d_in_0_addr_reg_506      |   3|   0|    3|          0|
    |buf_2d_in_0_load_reg_644      |  16|   0|   16|          0|
    |buf_2d_in_1_addr_reg_511      |   3|   0|    3|          0|
    |buf_2d_in_1_load_reg_594      |  16|   0|   16|          0|
    |buf_2d_in_2_addr_reg_516      |   3|   0|    3|          0|
    |buf_2d_in_2_load_reg_659      |  16|   0|   16|          0|
    |buf_2d_in_3_addr_reg_521      |   3|   0|    3|          0|
    |buf_2d_in_3_load_reg_609      |  16|   0|   16|          0|
    |buf_2d_in_4_addr_reg_526      |   3|   0|    3|          0|
    |buf_2d_in_4_load_reg_674      |  16|   0|   16|          0|
    |buf_2d_in_5_addr_reg_531      |   3|   0|    3|          0|
    |buf_2d_in_5_load_reg_624      |  16|   0|   16|          0|
    |buf_2d_in_6_addr_reg_536      |   3|   0|    3|          0|
    |buf_2d_in_6_load_reg_689      |  16|   0|   16|          0|
    |buf_2d_in_7_addr_reg_541      |   3|   0|    3|          0|
    |buf_2d_in_7_load_reg_699      |  16|   0|   16|          0|
    |dct_coeff_table_0_lo_reg_639  |  14|   0|   14|          0|
    |dct_coeff_table_1_lo_reg_589  |  15|   0|   15|          0|
    |dct_coeff_table_2_lo_reg_654  |  15|   0|   15|          0|
    |dct_coeff_table_3_lo_reg_604  |  15|   0|   15|          0|
    |dct_coeff_table_4_lo_reg_669  |  15|   0|   15|          0|
    |dct_coeff_table_5_lo_reg_619  |  15|   0|   15|          0|
    |dct_coeff_table_6_lo_reg_684  |  15|   0|   15|          0|
    |dct_coeff_table_7_lo_reg_694  |  15|   0|   15|          0|
    |i_0_i_reg_274                 |   4|   0|    4|          0|
    |i_reg_496                     |   4|   0|    4|          0|
    |k_i_reg_285                   |   4|   0|    4|          0|
    |tmp1_reg_704                  |  29|   0|   29|          0|
    |tmp5_reg_709                  |  29|   0|   29|          0|
    |tmp6_reg_714                  |  29|   0|   29|          0|
    |tmp_16_cast_reg_501           |   4|   0|    8|          4|
    |tmp_5_i_reg_719               |  16|   0|   16|          0|
    |tmp_5_reg_564                 |   8|   0|    8|          0|
    |tmp_8_1_i_reg_649             |  29|   0|   29|          0|
    |tmp_8_3_i_reg_664             |  29|   0|   29|          0|
    |tmp_8_5_i_reg_679             |  29|   0|   29|          0|
    |tmp_i_17_reg_555              |   4|   0|   64|         60|
    |tmp_i_reg_546                 |   1|   0|    1|          0|
    |tmp_5_reg_564                 |  64|  32|    8|          0|
    |tmp_i_reg_546                 |  64|  32|    1|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 629|  64|  574|         64|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | Loop_Row_DCT_Loop_pr | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | Loop_Row_DCT_Loop_pr | return value |
|ap_start               |  in |    1| ap_ctrl_hs | Loop_Row_DCT_Loop_pr | return value |
|ap_done                | out |    1| ap_ctrl_hs | Loop_Row_DCT_Loop_pr | return value |
|ap_continue            |  in |    1| ap_ctrl_hs | Loop_Row_DCT_Loop_pr | return value |
|ap_idle                | out |    1| ap_ctrl_hs | Loop_Row_DCT_Loop_pr | return value |
|ap_ready               | out |    1| ap_ctrl_hs | Loop_Row_DCT_Loop_pr | return value |
|buf_2d_in_0_address0   | out |    3|  ap_memory |      buf_2d_in_0     |     array    |
|buf_2d_in_0_ce0        | out |    1|  ap_memory |      buf_2d_in_0     |     array    |
|buf_2d_in_0_q0         |  in |   16|  ap_memory |      buf_2d_in_0     |     array    |
|buf_2d_in_1_address0   | out |    3|  ap_memory |      buf_2d_in_1     |     array    |
|buf_2d_in_1_ce0        | out |    1|  ap_memory |      buf_2d_in_1     |     array    |
|buf_2d_in_1_q0         |  in |   16|  ap_memory |      buf_2d_in_1     |     array    |
|buf_2d_in_2_address0   | out |    3|  ap_memory |      buf_2d_in_2     |     array    |
|buf_2d_in_2_ce0        | out |    1|  ap_memory |      buf_2d_in_2     |     array    |
|buf_2d_in_2_q0         |  in |   16|  ap_memory |      buf_2d_in_2     |     array    |
|buf_2d_in_3_address0   | out |    3|  ap_memory |      buf_2d_in_3     |     array    |
|buf_2d_in_3_ce0        | out |    1|  ap_memory |      buf_2d_in_3     |     array    |
|buf_2d_in_3_q0         |  in |   16|  ap_memory |      buf_2d_in_3     |     array    |
|buf_2d_in_4_address0   | out |    3|  ap_memory |      buf_2d_in_4     |     array    |
|buf_2d_in_4_ce0        | out |    1|  ap_memory |      buf_2d_in_4     |     array    |
|buf_2d_in_4_q0         |  in |   16|  ap_memory |      buf_2d_in_4     |     array    |
|buf_2d_in_5_address0   | out |    3|  ap_memory |      buf_2d_in_5     |     array    |
|buf_2d_in_5_ce0        | out |    1|  ap_memory |      buf_2d_in_5     |     array    |
|buf_2d_in_5_q0         |  in |   16|  ap_memory |      buf_2d_in_5     |     array    |
|buf_2d_in_6_address0   | out |    3|  ap_memory |      buf_2d_in_6     |     array    |
|buf_2d_in_6_ce0        | out |    1|  ap_memory |      buf_2d_in_6     |     array    |
|buf_2d_in_6_q0         |  in |   16|  ap_memory |      buf_2d_in_6     |     array    |
|buf_2d_in_7_address0   | out |    3|  ap_memory |      buf_2d_in_7     |     array    |
|buf_2d_in_7_ce0        | out |    1|  ap_memory |      buf_2d_in_7     |     array    |
|buf_2d_in_7_q0         |  in |   16|  ap_memory |      buf_2d_in_7     |     array    |
|row_outbuf_i_address0  | out |    6|  ap_memory |     row_outbuf_i     |     array    |
|row_outbuf_i_ce0       | out |    1|  ap_memory |     row_outbuf_i     |     array    |
|row_outbuf_i_we0       | out |    1|  ap_memory |     row_outbuf_i     |     array    |
|row_outbuf_i_d0        | out |   16|  ap_memory |     row_outbuf_i     |     array    |
+-----------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 9
* Pipeline: 1
  Pipeline-0: II = 1, D = 6, States = { 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
3 --> 
	9  / (tmp_i)
	4  / (!tmp_i)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	3  / true
9 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.77ns
ST_1: StgValue_10 (18)  [1/1] 1.77ns  loc: dct.c:32->dct.c:87
newFuncRoot:0  br label %dct_1d.exit


 <State 2>: 3.10ns
ST_2: i_0_i (20)  [1/1] 0.00ns
dct_1d.exit:0  %i_0_i = phi i4 [ 0, %newFuncRoot ], [ %i, %dct_1d.exit.loopexit ]

ST_2: tmp (21)  [1/1] 3.10ns  loc: dct.c:32->dct.c:87
dct_1d.exit:1  %tmp = icmp eq i4 %i_0_i, -8

ST_2: i (22)  [1/1] 2.62ns  loc: dct.c:32->dct.c:87
dct_1d.exit:2  %i = add i4 %i_0_i, 1

ST_2: StgValue_14 (23)  [1/1] 0.00ns  loc: dct.c:32->dct.c:87
dct_1d.exit:3  br i1 %tmp, label %.preheader2.i.exitStub, label %0

ST_2: empty (25)  [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

ST_2: StgValue_16 (26)  [1/1] 0.00ns  loc: dct.c:32->dct.c:87
:1  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str4) nounwind

ST_2: tmp_141_cast_i (27)  [1/1] 0.00ns  loc: dct.c:32->dct.c:87
:2  %tmp_141_cast_i = zext i4 %i_0_i to i64

ST_2: tmp_s (28)  [1/1] 0.00ns  loc: dct.c:32->dct.c:87
:3  %tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_0_i, i3 0)

ST_2: tmp_16_cast (29)  [1/1] 0.00ns  loc: dct.c:4->dct.c:33->dct.c:87
:4  %tmp_16_cast = zext i7 %tmp_s to i8

ST_2: buf_2d_in_0_addr (30)  [1/1] 0.00ns  loc: dct.c:32->dct.c:87
:5  %buf_2d_in_0_addr = getelementptr [8 x i16]* %buf_2d_in_0, i64 0, i64 %tmp_141_cast_i

ST_2: buf_2d_in_1_addr (31)  [1/1] 0.00ns  loc: dct.c:32->dct.c:87
:6  %buf_2d_in_1_addr = getelementptr [8 x i16]* %buf_2d_in_1, i64 0, i64 %tmp_141_cast_i

ST_2: buf_2d_in_2_addr (32)  [1/1] 0.00ns  loc: dct.c:32->dct.c:87
:7  %buf_2d_in_2_addr = getelementptr [8 x i16]* %buf_2d_in_2, i64 0, i64 %tmp_141_cast_i

ST_2: buf_2d_in_3_addr (33)  [1/1] 0.00ns  loc: dct.c:32->dct.c:87
:8  %buf_2d_in_3_addr = getelementptr [8 x i16]* %buf_2d_in_3, i64 0, i64 %tmp_141_cast_i

ST_2: buf_2d_in_4_addr (34)  [1/1] 0.00ns  loc: dct.c:32->dct.c:87
:9  %buf_2d_in_4_addr = getelementptr [8 x i16]* %buf_2d_in_4, i64 0, i64 %tmp_141_cast_i

ST_2: buf_2d_in_5_addr (35)  [1/1] 0.00ns  loc: dct.c:32->dct.c:87
:10  %buf_2d_in_5_addr = getelementptr [8 x i16]* %buf_2d_in_5, i64 0, i64 %tmp_141_cast_i

ST_2: buf_2d_in_6_addr (36)  [1/1] 0.00ns  loc: dct.c:32->dct.c:87
:11  %buf_2d_in_6_addr = getelementptr [8 x i16]* %buf_2d_in_6, i64 0, i64 %tmp_141_cast_i

ST_2: buf_2d_in_7_addr (37)  [1/1] 0.00ns  loc: dct.c:32->dct.c:87
:12  %buf_2d_in_7_addr = getelementptr [8 x i16]* %buf_2d_in_7, i64 0, i64 %tmp_141_cast_i

ST_2: StgValue_28 (38)  [1/1] 1.77ns  loc: dct.c:13->dct.c:33->dct.c:87
:13  br label %1

ST_2: StgValue_29 (117)  [1/1] 0.00ns
.preheader2.i.exitStub:0  ret void


 <State 3>: 3.25ns
ST_3: k_i (40)  [1/1] 0.00ns
:0  %k_i = phi i4 [ 0, %0 ], [ %k, %2 ]

ST_3: tmp_i (41)  [1/1] 3.10ns  loc: dct.c:13->dct.c:33->dct.c:87
:1  %tmp_i = icmp eq i4 %k_i, -8

ST_3: k (42)  [1/1] 2.62ns  loc: dct.c:13->dct.c:33->dct.c:87
:2  %k = add i4 %k_i, 1

ST_3: StgValue_33 (43)  [1/1] 0.00ns  loc: dct.c:13->dct.c:33->dct.c:87
:3  br i1 %tmp_i, label %dct_1d.exit.loopexit, label %2

ST_3: tmp_i_17 (49)  [1/1] 0.00ns  loc: dct.c:16->dct.c:33->dct.c:87
:4  %tmp_i_17 = zext i4 %k_i to i64

ST_3: tmp_i_cast (50)  [1/1] 0.00ns  loc: dct.c:19->dct.c:33->dct.c:87
:5  %tmp_i_cast = zext i4 %k_i to i8

ST_3: tmp_5 (51)  [1/1] 2.75ns  loc: dct.c:19->dct.c:33->dct.c:87
:6  %tmp_5 = add i8 %tmp_16_cast, %tmp_i_cast

ST_3: dct_coeff_table_1_ad (60)  [1/1] 0.00ns  loc: dct.c:16->dct.c:33->dct.c:87
:15  %dct_coeff_table_1_ad = getelementptr [8 x i15]* @dct_coeff_table_1, i64 0, i64 %tmp_i_17

ST_3: dct_coeff_table_1_lo (61)  [2/2] 3.25ns  loc: dct.c:16->dct.c:33->dct.c:87
:16  %dct_coeff_table_1_lo = load i15* %dct_coeff_table_1_ad, align 2

ST_3: buf_2d_in_1_load (63)  [2/2] 2.32ns  loc: dct.c:32->dct.c:87
:18  %buf_2d_in_1_load = load i16* %buf_2d_in_1_addr, align 2

ST_3: dct_coeff_table_3_ad (72)  [1/1] 0.00ns  loc: dct.c:16->dct.c:33->dct.c:87
:27  %dct_coeff_table_3_ad = getelementptr [8 x i15]* @dct_coeff_table_3, i64 0, i64 %tmp_i_17

ST_3: dct_coeff_table_3_lo (73)  [2/2] 3.25ns  loc: dct.c:16->dct.c:33->dct.c:87
:28  %dct_coeff_table_3_lo = load i15* %dct_coeff_table_3_ad, align 2

ST_3: buf_2d_in_3_load (75)  [2/2] 2.32ns  loc: dct.c:32->dct.c:87
:30  %buf_2d_in_3_load = load i16* %buf_2d_in_3_addr, align 2

ST_3: dct_coeff_table_5_ad (84)  [1/1] 0.00ns  loc: dct.c:16->dct.c:33->dct.c:87
:39  %dct_coeff_table_5_ad = getelementptr [8 x i15]* @dct_coeff_table_5, i64 0, i64 %tmp_i_17

ST_3: dct_coeff_table_5_lo (85)  [2/2] 3.25ns  loc: dct.c:16->dct.c:33->dct.c:87
:40  %dct_coeff_table_5_lo = load i15* %dct_coeff_table_5_ad, align 2

ST_3: buf_2d_in_5_load (87)  [2/2] 2.32ns  loc: dct.c:32->dct.c:87
:42  %buf_2d_in_5_load = load i16* %buf_2d_in_5_addr, align 2


 <State 4>: 3.25ns
ST_4: dct_coeff_table_0_ad (54)  [1/1] 0.00ns  loc: dct.c:16->dct.c:33->dct.c:87
:9  %dct_coeff_table_0_ad = getelementptr [8 x i14]* @dct_coeff_table_0, i64 0, i64 %tmp_i_17

ST_4: dct_coeff_table_0_lo (55)  [2/2] 3.25ns  loc: dct.c:16->dct.c:33->dct.c:87
:10  %dct_coeff_table_0_lo = load i14* %dct_coeff_table_0_ad, align 2

ST_4: buf_2d_in_0_load (57)  [2/2] 2.32ns  loc: dct.c:32->dct.c:87
:12  %buf_2d_in_0_load = load i16* %buf_2d_in_0_addr, align 2

ST_4: dct_coeff_table_1_lo (61)  [1/2] 3.25ns  loc: dct.c:16->dct.c:33->dct.c:87
:16  %dct_coeff_table_1_lo = load i15* %dct_coeff_table_1_ad, align 2

ST_4: buf_2d_in_1_load (63)  [1/2] 2.32ns  loc: dct.c:32->dct.c:87
:18  %buf_2d_in_1_load = load i16* %buf_2d_in_1_addr, align 2

ST_4: dct_coeff_table_2_ad (66)  [1/1] 0.00ns  loc: dct.c:16->dct.c:33->dct.c:87
:21  %dct_coeff_table_2_ad = getelementptr [8 x i15]* @dct_coeff_table_2, i64 0, i64 %tmp_i_17

ST_4: dct_coeff_table_2_lo (67)  [2/2] 3.25ns  loc: dct.c:16->dct.c:33->dct.c:87
:22  %dct_coeff_table_2_lo = load i15* %dct_coeff_table_2_ad, align 2

ST_4: buf_2d_in_2_load (69)  [2/2] 2.32ns  loc: dct.c:32->dct.c:87
:24  %buf_2d_in_2_load = load i16* %buf_2d_in_2_addr, align 2

ST_4: dct_coeff_table_3_lo (73)  [1/2] 3.25ns  loc: dct.c:16->dct.c:33->dct.c:87
:28  %dct_coeff_table_3_lo = load i15* %dct_coeff_table_3_ad, align 2

ST_4: buf_2d_in_3_load (75)  [1/2] 2.32ns  loc: dct.c:32->dct.c:87
:30  %buf_2d_in_3_load = load i16* %buf_2d_in_3_addr, align 2

ST_4: dct_coeff_table_4_ad (78)  [1/1] 0.00ns  loc: dct.c:16->dct.c:33->dct.c:87
:33  %dct_coeff_table_4_ad = getelementptr [8 x i15]* @dct_coeff_table_4, i64 0, i64 %tmp_i_17

ST_4: dct_coeff_table_4_lo (79)  [2/2] 3.25ns  loc: dct.c:16->dct.c:33->dct.c:87
:34  %dct_coeff_table_4_lo = load i15* %dct_coeff_table_4_ad, align 2

ST_4: buf_2d_in_4_load (81)  [2/2] 2.32ns  loc: dct.c:32->dct.c:87
:36  %buf_2d_in_4_load = load i16* %buf_2d_in_4_addr, align 2

ST_4: dct_coeff_table_5_lo (85)  [1/2] 3.25ns  loc: dct.c:16->dct.c:33->dct.c:87
:40  %dct_coeff_table_5_lo = load i15* %dct_coeff_table_5_ad, align 2

ST_4: buf_2d_in_5_load (87)  [1/2] 2.32ns  loc: dct.c:32->dct.c:87
:42  %buf_2d_in_5_load = load i16* %buf_2d_in_5_addr, align 2

ST_4: dct_coeff_table_6_ad (90)  [1/1] 0.00ns  loc: dct.c:16->dct.c:33->dct.c:87
:45  %dct_coeff_table_6_ad = getelementptr [8 x i15]* @dct_coeff_table_6, i64 0, i64 %tmp_i_17

ST_4: dct_coeff_table_6_lo (91)  [2/2] 3.25ns  loc: dct.c:16->dct.c:33->dct.c:87
:46  %dct_coeff_table_6_lo = load i15* %dct_coeff_table_6_ad, align 2

ST_4: buf_2d_in_6_load (93)  [2/2] 2.32ns  loc: dct.c:32->dct.c:87
:48  %buf_2d_in_6_load = load i16* %buf_2d_in_6_addr, align 2

ST_4: dct_coeff_table_7_ad (96)  [1/1] 0.00ns  loc: dct.c:16->dct.c:33->dct.c:87
:51  %dct_coeff_table_7_ad = getelementptr [8 x i15]* @dct_coeff_table_7, i64 0, i64 %tmp_i_17

ST_4: dct_coeff_table_7_lo (97)  [2/2] 3.25ns  loc: dct.c:16->dct.c:33->dct.c:87
:52  %dct_coeff_table_7_lo = load i15* %dct_coeff_table_7_ad, align 2

ST_4: buf_2d_in_7_load (99)  [2/2] 2.32ns  loc: dct.c:32->dct.c:87
:54  %buf_2d_in_7_load = load i16* %buf_2d_in_7_addr, align 2


 <State 5>: 6.38ns
ST_5: dct_coeff_table_0_lo (55)  [1/2] 3.25ns  loc: dct.c:16->dct.c:33->dct.c:87
:10  %dct_coeff_table_0_lo = load i14* %dct_coeff_table_0_ad, align 2

ST_5: buf_2d_in_0_load (57)  [1/2] 2.32ns  loc: dct.c:32->dct.c:87
:12  %buf_2d_in_0_load = load i16* %buf_2d_in_0_addr, align 2

ST_5: coeff_1_cast_i (62)  [1/1] 0.00ns  loc: dct.c:16->dct.c:33->dct.c:87
:17  %coeff_1_cast_i = sext i15 %dct_coeff_table_1_lo to i29

ST_5: tmp_7_1_cast_i (64)  [1/1] 0.00ns  loc: dct.c:17->dct.c:33->dct.c:87
:19  %tmp_7_1_cast_i = sext i16 %buf_2d_in_1_load to i29

ST_5: tmp_8_1_i (65)  [1/1] 6.38ns  loc: dct.c:17->dct.c:33->dct.c:87
:20  %tmp_8_1_i = mul i29 %coeff_1_cast_i, %tmp_7_1_cast_i

ST_5: dct_coeff_table_2_lo (67)  [1/2] 3.25ns  loc: dct.c:16->dct.c:33->dct.c:87
:22  %dct_coeff_table_2_lo = load i15* %dct_coeff_table_2_ad, align 2

ST_5: buf_2d_in_2_load (69)  [1/2] 2.32ns  loc: dct.c:32->dct.c:87
:24  %buf_2d_in_2_load = load i16* %buf_2d_in_2_addr, align 2

ST_5: coeff_3_cast_i (74)  [1/1] 0.00ns  loc: dct.c:16->dct.c:33->dct.c:87
:29  %coeff_3_cast_i = sext i15 %dct_coeff_table_3_lo to i29

ST_5: tmp_7_3_cast_i (76)  [1/1] 0.00ns  loc: dct.c:17->dct.c:33->dct.c:87
:31  %tmp_7_3_cast_i = sext i16 %buf_2d_in_3_load to i29

ST_5: tmp_8_3_i (77)  [1/1] 6.38ns  loc: dct.c:17->dct.c:33->dct.c:87
:32  %tmp_8_3_i = mul i29 %coeff_3_cast_i, %tmp_7_3_cast_i

ST_5: dct_coeff_table_4_lo (79)  [1/2] 3.25ns  loc: dct.c:16->dct.c:33->dct.c:87
:34  %dct_coeff_table_4_lo = load i15* %dct_coeff_table_4_ad, align 2

ST_5: buf_2d_in_4_load (81)  [1/2] 2.32ns  loc: dct.c:32->dct.c:87
:36  %buf_2d_in_4_load = load i16* %buf_2d_in_4_addr, align 2

ST_5: coeff_5_cast_i (86)  [1/1] 0.00ns  loc: dct.c:16->dct.c:33->dct.c:87
:41  %coeff_5_cast_i = sext i15 %dct_coeff_table_5_lo to i29

ST_5: tmp_7_5_cast_i (88)  [1/1] 0.00ns  loc: dct.c:17->dct.c:33->dct.c:87
:43  %tmp_7_5_cast_i = sext i16 %buf_2d_in_5_load to i29

ST_5: tmp_8_5_i (89)  [1/1] 6.38ns  loc: dct.c:17->dct.c:33->dct.c:87
:44  %tmp_8_5_i = mul i29 %coeff_5_cast_i, %tmp_7_5_cast_i

ST_5: dct_coeff_table_6_lo (91)  [1/2] 3.25ns  loc: dct.c:16->dct.c:33->dct.c:87
:46  %dct_coeff_table_6_lo = load i15* %dct_coeff_table_6_ad, align 2

ST_5: buf_2d_in_6_load (93)  [1/2] 2.32ns  loc: dct.c:32->dct.c:87
:48  %buf_2d_in_6_load = load i16* %buf_2d_in_6_addr, align 2

ST_5: dct_coeff_table_7_lo (97)  [1/2] 3.25ns  loc: dct.c:16->dct.c:33->dct.c:87
:52  %dct_coeff_table_7_lo = load i15* %dct_coeff_table_7_ad, align 2

ST_5: buf_2d_in_7_load (99)  [1/2] 2.32ns  loc: dct.c:32->dct.c:87
:54  %buf_2d_in_7_load = load i16* %buf_2d_in_7_addr, align 2


 <State 6>: 9.73ns
ST_6: coeff_cast_i (56)  [1/1] 0.00ns  loc: dct.c:16->dct.c:33->dct.c:87
:11  %coeff_cast_i = zext i14 %dct_coeff_table_0_lo to i29

ST_6: tmp_7_cast_i (58)  [1/1] 0.00ns  loc: dct.c:17->dct.c:33->dct.c:87
:13  %tmp_7_cast_i = sext i16 %buf_2d_in_0_load to i29

ST_6: tmp_8_i (59)  [1/1] 3.36ns  loc: dct.c:17->dct.c:33->dct.c:87
:14  %tmp_8_i = mul i29 %coeff_cast_i, %tmp_7_cast_i

ST_6: coeff_2_cast_i (68)  [1/1] 0.00ns  loc: dct.c:16->dct.c:33->dct.c:87
:23  %coeff_2_cast_i = sext i15 %dct_coeff_table_2_lo to i29

ST_6: tmp_7_2_cast_i (70)  [1/1] 0.00ns  loc: dct.c:17->dct.c:33->dct.c:87
:25  %tmp_7_2_cast_i = sext i16 %buf_2d_in_2_load to i29

ST_6: tmp_8_2_i (71)  [1/1] 3.36ns  loc: dct.c:17->dct.c:33->dct.c:87
:26  %tmp_8_2_i = mul i29 %coeff_2_cast_i, %tmp_7_2_cast_i

ST_6: coeff_4_cast_i (80)  [1/1] 0.00ns  loc: dct.c:16->dct.c:33->dct.c:87
:35  %coeff_4_cast_i = sext i15 %dct_coeff_table_4_lo to i29

ST_6: tmp_7_4_cast_i (82)  [1/1] 0.00ns  loc: dct.c:17->dct.c:33->dct.c:87
:37  %tmp_7_4_cast_i = sext i16 %buf_2d_in_4_load to i29

ST_6: tmp_8_4_i (83)  [1/1] 3.36ns  loc: dct.c:17->dct.c:33->dct.c:87
:38  %tmp_8_4_i = mul i29 %coeff_4_cast_i, %tmp_7_4_cast_i

ST_6: coeff_6_cast_i (92)  [1/1] 0.00ns  loc: dct.c:16->dct.c:33->dct.c:87
:47  %coeff_6_cast_i = sext i15 %dct_coeff_table_6_lo to i29

ST_6: tmp_7_6_cast_i (94)  [1/1] 0.00ns  loc: dct.c:17->dct.c:33->dct.c:87
:49  %tmp_7_6_cast_i = sext i16 %buf_2d_in_6_load to i29

ST_6: tmp_8_6_i (95)  [1/1] 3.36ns  loc: dct.c:17->dct.c:33->dct.c:87
:50  %tmp_8_6_i = mul i29 %coeff_6_cast_i, %tmp_7_6_cast_i

ST_6: coeff_7_cast_i (98)  [1/1] 0.00ns  loc: dct.c:16->dct.c:33->dct.c:87
:53  %coeff_7_cast_i = sext i15 %dct_coeff_table_7_lo to i29

ST_6: tmp_7_7_cast_i (100)  [1/1] 0.00ns  loc: dct.c:17->dct.c:33->dct.c:87
:55  %tmp_7_7_cast_i = sext i16 %buf_2d_in_7_load to i29

ST_6: tmp_8_7_i (101)  [1/1] 3.36ns  loc: dct.c:17->dct.c:33->dct.c:87
:56  %tmp_8_7_i = mul i29 %coeff_7_cast_i, %tmp_7_7_cast_i

ST_6: tmp2 (102)  [1/1] 3.02ns  loc: dct.c:19->dct.c:33->dct.c:87
:57  %tmp2 = add i29 %tmp_8_1_i, %tmp_8_i

ST_6: tmp3 (103)  [1/1] 3.02ns  loc: dct.c:19->dct.c:33->dct.c:87
:58  %tmp3 = add i29 %tmp_8_3_i, %tmp_8_2_i

ST_6: tmp1 (104)  [1/1] 3.35ns  loc: dct.c:19->dct.c:33->dct.c:87
:59  %tmp1 = add i29 %tmp2, %tmp3

ST_6: tmp5 (105)  [1/1] 3.02ns  loc: dct.c:19->dct.c:33->dct.c:87
:60  %tmp5 = add i29 %tmp_8_5_i, %tmp_8_4_i

ST_6: tmp7 (106)  [1/1] 3.02ns  loc: dct.c:19->dct.c:33->dct.c:87
:61  %tmp7 = add i29 %tmp_8_7_i, 4096

ST_6: tmp6 (107)  [1/1] 3.02ns  loc: dct.c:19->dct.c:33->dct.c:87
:62  %tmp6 = add i29 %tmp_8_6_i, %tmp7


 <State 7>: 4.28ns
ST_7: tmp4 (108)  [1/1] 2.14ns  loc: dct.c:19->dct.c:33->dct.c:87
:63  %tmp4 = add i29 %tmp5, %tmp6

ST_7: tmp_3_i (109)  [1/1] 2.14ns  loc: dct.c:19->dct.c:33->dct.c:87
:64  %tmp_3_i = add i29 %tmp1, %tmp4

ST_7: tmp_5_i (110)  [1/1] 0.00ns  loc: dct.c:19->dct.c:33->dct.c:87
:65  %tmp_5_i = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %tmp_3_i, i32 13, i32 28)


 <State 8>: 3.25ns
ST_8: empty_16 (45)  [1/1] 0.00ns
:0  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

ST_8: StgValue_111 (46)  [1/1] 0.00ns  loc: dct.c:13->dct.c:33->dct.c:87
:1  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str) nounwind

ST_8: tmp_2_i (47)  [1/1] 0.00ns  loc: dct.c:13->dct.c:33->dct.c:87
:2  %tmp_2_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str) nounwind

ST_8: StgValue_113 (48)  [1/1] 0.00ns  loc: dct.c:14->dct.c:33->dct.c:87
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_8: tmp_17_cast (52)  [1/1] 0.00ns  loc: dct.c:19->dct.c:33->dct.c:87
:7  %tmp_17_cast = zext i8 %tmp_5 to i64

ST_8: row_outbuf_i_addr (53)  [1/1] 0.00ns  loc: dct.c:19->dct.c:33->dct.c:87
:8  %row_outbuf_i_addr = getelementptr [64 x i16]* %row_outbuf_i, i64 0, i64 %tmp_17_cast

ST_8: StgValue_116 (111)  [1/1] 3.25ns  loc: dct.c:19->dct.c:33->dct.c:87
:66  store i16 %tmp_5_i, i16* %row_outbuf_i_addr, align 2

ST_8: empty_18 (112)  [1/1] 0.00ns  loc: dct.c:20->dct.c:33->dct.c:87
:67  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str, i32 %tmp_2_i) nounwind

ST_8: StgValue_118 (113)  [1/1] 0.00ns  loc: dct.c:13->dct.c:33->dct.c:87
:68  br label %1


 <State 9>: 0.00ns
ST_9: StgValue_119 (115)  [1/1] 0.00ns
dct_1d.exit.loopexit:0  br label %dct_1d.exit



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buf_2d_in_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf_2d_in_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf_2d_in_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf_2d_in_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf_2d_in_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf_2d_in_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf_2d_in_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf_2d_in_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ row_outbuf_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_10          (br               ) [ 0111111111]
i_0_i                (phi              ) [ 0010000000]
tmp                  (icmp             ) [ 0011111111]
i                    (add              ) [ 0111111111]
StgValue_14          (br               ) [ 0000000000]
empty                (speclooptripcount) [ 0000000000]
StgValue_16          (specloopname     ) [ 0000000000]
tmp_141_cast_i       (zext             ) [ 0000000000]
tmp_s                (bitconcatenate   ) [ 0000000000]
tmp_16_cast          (zext             ) [ 0001111110]
buf_2d_in_0_addr     (getelementptr    ) [ 0001111110]
buf_2d_in_1_addr     (getelementptr    ) [ 0001111110]
buf_2d_in_2_addr     (getelementptr    ) [ 0001111110]
buf_2d_in_3_addr     (getelementptr    ) [ 0001111110]
buf_2d_in_4_addr     (getelementptr    ) [ 0001111110]
buf_2d_in_5_addr     (getelementptr    ) [ 0001111110]
buf_2d_in_6_addr     (getelementptr    ) [ 0001111110]
buf_2d_in_7_addr     (getelementptr    ) [ 0001111110]
StgValue_28          (br               ) [ 0011111111]
StgValue_29          (ret              ) [ 0000000000]
k_i                  (phi              ) [ 0001000000]
tmp_i                (icmp             ) [ 0011111111]
k                    (add              ) [ 0011111111]
StgValue_33          (br               ) [ 0000000000]
tmp_i_17             (zext             ) [ 0001100000]
tmp_i_cast           (zext             ) [ 0000000000]
tmp_5                (add              ) [ 0001111110]
dct_coeff_table_1_ad (getelementptr    ) [ 0001100000]
dct_coeff_table_3_ad (getelementptr    ) [ 0001100000]
dct_coeff_table_5_ad (getelementptr    ) [ 0001100000]
dct_coeff_table_0_ad (getelementptr    ) [ 0001010000]
dct_coeff_table_1_lo (load             ) [ 0001010000]
buf_2d_in_1_load     (load             ) [ 0001010000]
dct_coeff_table_2_ad (getelementptr    ) [ 0001010000]
dct_coeff_table_3_lo (load             ) [ 0001010000]
buf_2d_in_3_load     (load             ) [ 0001010000]
dct_coeff_table_4_ad (getelementptr    ) [ 0001010000]
dct_coeff_table_5_lo (load             ) [ 0001010000]
buf_2d_in_5_load     (load             ) [ 0001010000]
dct_coeff_table_6_ad (getelementptr    ) [ 0001010000]
dct_coeff_table_7_ad (getelementptr    ) [ 0001010000]
dct_coeff_table_0_lo (load             ) [ 0001001000]
buf_2d_in_0_load     (load             ) [ 0001001000]
coeff_1_cast_i       (sext             ) [ 0000000000]
tmp_7_1_cast_i       (sext             ) [ 0000000000]
tmp_8_1_i            (mul              ) [ 0001001000]
dct_coeff_table_2_lo (load             ) [ 0001001000]
buf_2d_in_2_load     (load             ) [ 0001001000]
coeff_3_cast_i       (sext             ) [ 0000000000]
tmp_7_3_cast_i       (sext             ) [ 0000000000]
tmp_8_3_i            (mul              ) [ 0001001000]
dct_coeff_table_4_lo (load             ) [ 0001001000]
buf_2d_in_4_load     (load             ) [ 0001001000]
coeff_5_cast_i       (sext             ) [ 0000000000]
tmp_7_5_cast_i       (sext             ) [ 0000000000]
tmp_8_5_i            (mul              ) [ 0001001000]
dct_coeff_table_6_lo (load             ) [ 0001001000]
buf_2d_in_6_load     (load             ) [ 0001001000]
dct_coeff_table_7_lo (load             ) [ 0001001000]
buf_2d_in_7_load     (load             ) [ 0001001000]
coeff_cast_i         (zext             ) [ 0000000000]
tmp_7_cast_i         (sext             ) [ 0000000000]
tmp_8_i              (mul              ) [ 0000000000]
coeff_2_cast_i       (sext             ) [ 0000000000]
tmp_7_2_cast_i       (sext             ) [ 0000000000]
tmp_8_2_i            (mul              ) [ 0000000000]
coeff_4_cast_i       (sext             ) [ 0000000000]
tmp_7_4_cast_i       (sext             ) [ 0000000000]
tmp_8_4_i            (mul              ) [ 0000000000]
coeff_6_cast_i       (sext             ) [ 0000000000]
tmp_7_6_cast_i       (sext             ) [ 0000000000]
tmp_8_6_i            (mul              ) [ 0000000000]
coeff_7_cast_i       (sext             ) [ 0000000000]
tmp_7_7_cast_i       (sext             ) [ 0000000000]
tmp_8_7_i            (mul              ) [ 0000000000]
tmp2                 (add              ) [ 0000000000]
tmp3                 (add              ) [ 0000000000]
tmp1                 (add              ) [ 0001000100]
tmp5                 (add              ) [ 0001000100]
tmp7                 (add              ) [ 0000000000]
tmp6                 (add              ) [ 0001000100]
tmp4                 (add              ) [ 0000000000]
tmp_3_i              (add              ) [ 0000000000]
tmp_5_i              (partselect       ) [ 0001000010]
empty_16             (speclooptripcount) [ 0000000000]
StgValue_111         (specloopname     ) [ 0000000000]
tmp_2_i              (specregionbegin  ) [ 0000000000]
StgValue_113         (specpipeline     ) [ 0000000000]
tmp_17_cast          (zext             ) [ 0000000000]
row_outbuf_i_addr    (getelementptr    ) [ 0000000000]
StgValue_116         (store            ) [ 0000000000]
empty_18             (specregionend    ) [ 0000000000]
StgValue_118         (br               ) [ 0011111111]
StgValue_119         (br               ) [ 0111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buf_2d_in_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2d_in_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buf_2d_in_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2d_in_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buf_2d_in_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2d_in_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buf_2d_in_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2d_in_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="buf_2d_in_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2d_in_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="buf_2d_in_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2d_in_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="buf_2d_in_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2d_in_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="buf_2d_in_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2d_in_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="row_outbuf_i">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_outbuf_i"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dct_coeff_table_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dct_coeff_table_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="dct_coeff_table_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="dct_coeff_table_3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="dct_coeff_table_4">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="dct_coeff_table_5">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="dct_coeff_table_6">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="dct_coeff_table_7">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="buf_2d_in_0_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="16" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="4" slack="0"/>
<pin id="82" dir="1" index="3" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_0_addr/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="buf_2d_in_1_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="16" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="4" slack="0"/>
<pin id="89" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_1_addr/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="buf_2d_in_2_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="16" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="4" slack="0"/>
<pin id="96" dir="1" index="3" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_2_addr/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="buf_2d_in_3_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="16" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="4" slack="0"/>
<pin id="103" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_3_addr/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="buf_2d_in_4_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="16" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="4" slack="0"/>
<pin id="110" dir="1" index="3" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_4_addr/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="buf_2d_in_5_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="16" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="4" slack="0"/>
<pin id="117" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_5_addr/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="buf_2d_in_6_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="4" slack="0"/>
<pin id="124" dir="1" index="3" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_6_addr/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="buf_2d_in_7_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="16" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="4" slack="0"/>
<pin id="131" dir="1" index="3" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_7_addr/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="dct_coeff_table_1_ad_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="15" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="4" slack="0"/>
<pin id="138" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_1_ad/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="3" slack="0"/>
<pin id="143" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="144" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_1_lo/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="3" slack="1"/>
<pin id="148" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="149" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_2d_in_1_load/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="dct_coeff_table_3_ad_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="15" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="4" slack="0"/>
<pin id="154" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_3_ad/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="3" slack="0"/>
<pin id="159" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="160" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_3_lo/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="3" slack="1"/>
<pin id="164" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="165" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_2d_in_3_load/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="dct_coeff_table_5_ad_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="15" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="4" slack="0"/>
<pin id="170" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_5_ad/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_access_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="3" slack="0"/>
<pin id="175" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="176" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_5_lo/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_access_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="3" slack="1"/>
<pin id="180" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="181" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_2d_in_5_load/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="dct_coeff_table_0_ad_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="14" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="4" slack="1"/>
<pin id="186" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_0_ad/4 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="3" slack="0"/>
<pin id="191" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="192" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_0_lo/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_access_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="3" slack="2"/>
<pin id="196" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="197" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_2d_in_0_load/4 "/>
</bind>
</comp>

<comp id="198" class="1004" name="dct_coeff_table_2_ad_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="15" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="4" slack="1"/>
<pin id="202" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_2_ad/4 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_access_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="3" slack="0"/>
<pin id="207" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="208" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_2_lo/4 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_access_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="3" slack="2"/>
<pin id="212" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="213" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_2d_in_2_load/4 "/>
</bind>
</comp>

<comp id="214" class="1004" name="dct_coeff_table_4_ad_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="15" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="4" slack="1"/>
<pin id="218" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_4_ad/4 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_access_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="3" slack="0"/>
<pin id="223" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="224" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_4_lo/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="3" slack="2"/>
<pin id="228" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="229" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_2d_in_4_load/4 "/>
</bind>
</comp>

<comp id="230" class="1004" name="dct_coeff_table_6_ad_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="15" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="4" slack="1"/>
<pin id="234" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_6_ad/4 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_access_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="3" slack="0"/>
<pin id="239" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="240" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_6_lo/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_access_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="3" slack="2"/>
<pin id="244" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="245" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_2d_in_6_load/4 "/>
</bind>
</comp>

<comp id="246" class="1004" name="dct_coeff_table_7_ad_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="15" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="4" slack="1"/>
<pin id="250" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_7_ad/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_access_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="3" slack="0"/>
<pin id="255" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="256" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_7_lo/4 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_access_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="3" slack="2"/>
<pin id="260" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="261" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_2d_in_7_load/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="row_outbuf_i_addr_gep_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="16" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="8" slack="0"/>
<pin id="266" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_outbuf_i_addr/8 "/>
</bind>
</comp>

<comp id="269" class="1004" name="StgValue_116_access_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="6" slack="0"/>
<pin id="271" dir="0" index="1" bw="16" slack="1"/>
<pin id="272" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_116/8 "/>
</bind>
</comp>

<comp id="274" class="1005" name="i_0_i_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="4" slack="1"/>
<pin id="276" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="278" class="1004" name="i_0_i_phi_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="1"/>
<pin id="280" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="4" slack="0"/>
<pin id="282" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/2 "/>
</bind>
</comp>

<comp id="285" class="1005" name="k_i_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="4" slack="1"/>
<pin id="287" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k_i (phireg) "/>
</bind>
</comp>

<comp id="289" class="1004" name="k_i_phi_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="1"/>
<pin id="291" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="292" dir="0" index="2" bw="4" slack="0"/>
<pin id="293" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_i/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="4" slack="0"/>
<pin id="298" dir="0" index="1" bw="4" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="i_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="4" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_141_cast_i_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="4" slack="0"/>
<pin id="310" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_141_cast_i/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_s_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="7" slack="0"/>
<pin id="322" dir="0" index="1" bw="4" slack="0"/>
<pin id="323" dir="0" index="2" bw="1" slack="0"/>
<pin id="324" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_16_cast_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="7" slack="0"/>
<pin id="330" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16_cast/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_i_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="4" slack="0"/>
<pin id="334" dir="0" index="1" bw="4" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="k_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="4" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_i_17_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="4" slack="0"/>
<pin id="346" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_17/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_i_cast_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="4" slack="0"/>
<pin id="353" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_5_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="7" slack="1"/>
<pin id="357" dir="0" index="1" bw="4" slack="0"/>
<pin id="358" dir="1" index="2" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="coeff_1_cast_i_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="15" slack="1"/>
<pin id="362" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="coeff_1_cast_i/5 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_7_1_cast_i_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="16" slack="1"/>
<pin id="365" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_7_1_cast_i/5 "/>
</bind>
</comp>

<comp id="366" class="1004" name="coeff_3_cast_i_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="15" slack="1"/>
<pin id="368" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="coeff_3_cast_i/5 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_7_3_cast_i_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="16" slack="1"/>
<pin id="371" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_7_3_cast_i/5 "/>
</bind>
</comp>

<comp id="372" class="1004" name="coeff_5_cast_i_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="15" slack="1"/>
<pin id="374" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="coeff_5_cast_i/5 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_7_5_cast_i_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="16" slack="1"/>
<pin id="377" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_7_5_cast_i/5 "/>
</bind>
</comp>

<comp id="378" class="1004" name="coeff_cast_i_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="14" slack="1"/>
<pin id="380" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="coeff_cast_i/6 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_7_cast_i_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="16" slack="1"/>
<pin id="383" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_7_cast_i/6 "/>
</bind>
</comp>

<comp id="384" class="1004" name="coeff_2_cast_i_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="15" slack="1"/>
<pin id="386" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="coeff_2_cast_i/6 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_7_2_cast_i_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="16" slack="1"/>
<pin id="389" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_7_2_cast_i/6 "/>
</bind>
</comp>

<comp id="390" class="1004" name="coeff_4_cast_i_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="15" slack="1"/>
<pin id="392" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="coeff_4_cast_i/6 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_7_4_cast_i_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="16" slack="1"/>
<pin id="395" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_7_4_cast_i/6 "/>
</bind>
</comp>

<comp id="396" class="1004" name="coeff_6_cast_i_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="15" slack="1"/>
<pin id="398" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="coeff_6_cast_i/6 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_7_6_cast_i_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="16" slack="1"/>
<pin id="401" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_7_6_cast_i/6 "/>
</bind>
</comp>

<comp id="402" class="1004" name="coeff_7_cast_i_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="15" slack="1"/>
<pin id="404" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="coeff_7_cast_i/6 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_7_7_cast_i_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="16" slack="1"/>
<pin id="407" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_7_7_cast_i/6 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp1_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="29" slack="0"/>
<pin id="410" dir="0" index="1" bw="29" slack="0"/>
<pin id="411" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/6 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp4_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="29" slack="1"/>
<pin id="414" dir="0" index="1" bw="29" slack="1"/>
<pin id="415" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/7 "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp_3_i_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="29" slack="1"/>
<pin id="418" dir="0" index="1" bw="29" slack="0"/>
<pin id="419" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3_i/7 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_5_i_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="16" slack="0"/>
<pin id="423" dir="0" index="1" bw="29" slack="0"/>
<pin id="424" dir="0" index="2" bw="5" slack="0"/>
<pin id="425" dir="0" index="3" bw="6" slack="0"/>
<pin id="426" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5_i/7 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_17_cast_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="8" slack="5"/>
<pin id="433" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17_cast/8 "/>
</bind>
</comp>

<comp id="435" class="1007" name="tmp_8_1_i_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="15" slack="0"/>
<pin id="437" dir="0" index="1" bw="16" slack="0"/>
<pin id="438" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_8_1_i/5 "/>
</bind>
</comp>

<comp id="441" class="1007" name="tmp_8_3_i_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="15" slack="0"/>
<pin id="443" dir="0" index="1" bw="16" slack="0"/>
<pin id="444" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_8_3_i/5 "/>
</bind>
</comp>

<comp id="447" class="1007" name="tmp_8_5_i_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="15" slack="0"/>
<pin id="449" dir="0" index="1" bw="16" slack="0"/>
<pin id="450" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_8_5_i/5 "/>
</bind>
</comp>

<comp id="453" class="1007" name="grp_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="14" slack="0"/>
<pin id="455" dir="0" index="1" bw="16" slack="0"/>
<pin id="456" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="457" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_8_i/6 tmp2/6 "/>
</bind>
</comp>

<comp id="461" class="1007" name="grp_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="15" slack="0"/>
<pin id="463" dir="0" index="1" bw="16" slack="0"/>
<pin id="464" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="465" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_8_2_i/6 tmp3/6 "/>
</bind>
</comp>

<comp id="469" class="1007" name="grp_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="15" slack="0"/>
<pin id="471" dir="0" index="1" bw="16" slack="0"/>
<pin id="472" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="473" dir="1" index="3" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_8_4_i/6 tmp5/6 "/>
</bind>
</comp>

<comp id="476" class="1007" name="grp_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="15" slack="0"/>
<pin id="478" dir="0" index="1" bw="16" slack="0"/>
<pin id="479" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="480" dir="1" index="3" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_8_6_i/6 tmp6/6 "/>
</bind>
</comp>

<comp id="483" class="1007" name="grp_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="15" slack="0"/>
<pin id="485" dir="0" index="1" bw="16" slack="0"/>
<pin id="486" dir="0" index="2" bw="29" slack="0"/>
<pin id="487" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_8_7_i/6 tmp7/6 "/>
</bind>
</comp>

<comp id="492" class="1005" name="tmp_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="1"/>
<pin id="494" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="496" class="1005" name="i_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="4" slack="0"/>
<pin id="498" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="501" class="1005" name="tmp_16_cast_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="8" slack="1"/>
<pin id="503" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16_cast "/>
</bind>
</comp>

<comp id="506" class="1005" name="buf_2d_in_0_addr_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="3" slack="2"/>
<pin id="508" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="buf_2d_in_0_addr "/>
</bind>
</comp>

<comp id="511" class="1005" name="buf_2d_in_1_addr_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="3" slack="1"/>
<pin id="513" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_in_1_addr "/>
</bind>
</comp>

<comp id="516" class="1005" name="buf_2d_in_2_addr_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="3" slack="2"/>
<pin id="518" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="buf_2d_in_2_addr "/>
</bind>
</comp>

<comp id="521" class="1005" name="buf_2d_in_3_addr_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="3" slack="1"/>
<pin id="523" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_in_3_addr "/>
</bind>
</comp>

<comp id="526" class="1005" name="buf_2d_in_4_addr_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="3" slack="2"/>
<pin id="528" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="buf_2d_in_4_addr "/>
</bind>
</comp>

<comp id="531" class="1005" name="buf_2d_in_5_addr_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="3" slack="1"/>
<pin id="533" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_in_5_addr "/>
</bind>
</comp>

<comp id="536" class="1005" name="buf_2d_in_6_addr_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="3" slack="2"/>
<pin id="538" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="buf_2d_in_6_addr "/>
</bind>
</comp>

<comp id="541" class="1005" name="buf_2d_in_7_addr_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="3" slack="2"/>
<pin id="543" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="buf_2d_in_7_addr "/>
</bind>
</comp>

<comp id="546" class="1005" name="tmp_i_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="1"/>
<pin id="548" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="550" class="1005" name="k_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="4" slack="0"/>
<pin id="552" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="555" class="1005" name="tmp_i_17_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="64" slack="1"/>
<pin id="557" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_17 "/>
</bind>
</comp>

<comp id="564" class="1005" name="tmp_5_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="8" slack="5"/>
<pin id="566" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="569" class="1005" name="dct_coeff_table_1_ad_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="3" slack="1"/>
<pin id="571" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_1_ad "/>
</bind>
</comp>

<comp id="574" class="1005" name="dct_coeff_table_3_ad_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="3" slack="1"/>
<pin id="576" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_3_ad "/>
</bind>
</comp>

<comp id="579" class="1005" name="dct_coeff_table_5_ad_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="3" slack="1"/>
<pin id="581" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_5_ad "/>
</bind>
</comp>

<comp id="584" class="1005" name="dct_coeff_table_0_ad_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="3" slack="1"/>
<pin id="586" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_0_ad "/>
</bind>
</comp>

<comp id="589" class="1005" name="dct_coeff_table_1_lo_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="15" slack="1"/>
<pin id="591" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_1_lo "/>
</bind>
</comp>

<comp id="594" class="1005" name="buf_2d_in_1_load_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="16" slack="1"/>
<pin id="596" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_in_1_load "/>
</bind>
</comp>

<comp id="599" class="1005" name="dct_coeff_table_2_ad_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="3" slack="1"/>
<pin id="601" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_2_ad "/>
</bind>
</comp>

<comp id="604" class="1005" name="dct_coeff_table_3_lo_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="15" slack="1"/>
<pin id="606" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_3_lo "/>
</bind>
</comp>

<comp id="609" class="1005" name="buf_2d_in_3_load_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="16" slack="1"/>
<pin id="611" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_in_3_load "/>
</bind>
</comp>

<comp id="614" class="1005" name="dct_coeff_table_4_ad_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="3" slack="1"/>
<pin id="616" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_4_ad "/>
</bind>
</comp>

<comp id="619" class="1005" name="dct_coeff_table_5_lo_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="15" slack="1"/>
<pin id="621" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_5_lo "/>
</bind>
</comp>

<comp id="624" class="1005" name="buf_2d_in_5_load_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="16" slack="1"/>
<pin id="626" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_in_5_load "/>
</bind>
</comp>

<comp id="629" class="1005" name="dct_coeff_table_6_ad_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="3" slack="1"/>
<pin id="631" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_6_ad "/>
</bind>
</comp>

<comp id="634" class="1005" name="dct_coeff_table_7_ad_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="3" slack="1"/>
<pin id="636" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_7_ad "/>
</bind>
</comp>

<comp id="639" class="1005" name="dct_coeff_table_0_lo_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="14" slack="1"/>
<pin id="641" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_0_lo "/>
</bind>
</comp>

<comp id="644" class="1005" name="buf_2d_in_0_load_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="16" slack="1"/>
<pin id="646" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_in_0_load "/>
</bind>
</comp>

<comp id="649" class="1005" name="tmp_8_1_i_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="29" slack="1"/>
<pin id="651" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_1_i "/>
</bind>
</comp>

<comp id="654" class="1005" name="dct_coeff_table_2_lo_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="15" slack="1"/>
<pin id="656" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_2_lo "/>
</bind>
</comp>

<comp id="659" class="1005" name="buf_2d_in_2_load_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="16" slack="1"/>
<pin id="661" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_in_2_load "/>
</bind>
</comp>

<comp id="664" class="1005" name="tmp_8_3_i_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="29" slack="1"/>
<pin id="666" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_3_i "/>
</bind>
</comp>

<comp id="669" class="1005" name="dct_coeff_table_4_lo_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="15" slack="1"/>
<pin id="671" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_4_lo "/>
</bind>
</comp>

<comp id="674" class="1005" name="buf_2d_in_4_load_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="16" slack="1"/>
<pin id="676" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_in_4_load "/>
</bind>
</comp>

<comp id="679" class="1005" name="tmp_8_5_i_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="29" slack="1"/>
<pin id="681" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_5_i "/>
</bind>
</comp>

<comp id="684" class="1005" name="dct_coeff_table_6_lo_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="15" slack="1"/>
<pin id="686" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_6_lo "/>
</bind>
</comp>

<comp id="689" class="1005" name="buf_2d_in_6_load_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="16" slack="1"/>
<pin id="691" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_in_6_load "/>
</bind>
</comp>

<comp id="694" class="1005" name="dct_coeff_table_7_lo_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="15" slack="1"/>
<pin id="696" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_7_lo "/>
</bind>
</comp>

<comp id="699" class="1005" name="buf_2d_in_7_load_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="16" slack="1"/>
<pin id="701" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_in_7_load "/>
</bind>
</comp>

<comp id="704" class="1005" name="tmp1_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="29" slack="1"/>
<pin id="706" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="709" class="1005" name="tmp5_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="29" slack="1"/>
<pin id="711" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp5 "/>
</bind>
</comp>

<comp id="714" class="1005" name="tmp6_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="29" slack="1"/>
<pin id="716" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp6 "/>
</bind>
</comp>

<comp id="719" class="1005" name="tmp_5_i_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="16" slack="1"/>
<pin id="721" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="52" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="2" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="52" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="52" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="6" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="52" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="52" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="10" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="52" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="12" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="52" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="14" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="52" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="20" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="52" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="134" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="155"><net_src comp="24" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="52" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="161"><net_src comp="150" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="171"><net_src comp="28" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="52" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="166" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="187"><net_src comp="18" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="52" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="193"><net_src comp="182" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="203"><net_src comp="22" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="52" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="209"><net_src comp="198" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="219"><net_src comp="26" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="52" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="225"><net_src comp="214" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="235"><net_src comp="30" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="52" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="241"><net_src comp="230" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="251"><net_src comp="32" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="52" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="257"><net_src comp="246" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="267"><net_src comp="16" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="52" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="273"><net_src comp="262" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="277"><net_src comp="34" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="274" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="288"><net_src comp="34" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="295"><net_src comp="285" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="300"><net_src comp="278" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="36" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="278" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="38" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="311"><net_src comp="278" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="313"><net_src comp="308" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="314"><net_src comp="308" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="315"><net_src comp="308" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="316"><net_src comp="308" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="317"><net_src comp="308" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="318"><net_src comp="308" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="319"><net_src comp="308" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="325"><net_src comp="48" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="278" pin="4"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="50" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="331"><net_src comp="320" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="336"><net_src comp="289" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="36" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="289" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="38" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="347"><net_src comp="289" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="349"><net_src comp="344" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="350"><net_src comp="344" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="354"><net_src comp="289" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="359"><net_src comp="351" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="420"><net_src comp="412" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="427"><net_src comp="56" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="416" pin="2"/><net_sink comp="421" pin=1"/></net>

<net id="429"><net_src comp="58" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="430"><net_src comp="60" pin="0"/><net_sink comp="421" pin=3"/></net>

<net id="434"><net_src comp="431" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="439"><net_src comp="360" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="363" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="366" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="369" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="451"><net_src comp="372" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="375" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="458"><net_src comp="378" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="381" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="460"><net_src comp="453" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="466"><net_src comp="384" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="387" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="468"><net_src comp="461" pin="3"/><net_sink comp="408" pin=1"/></net>

<net id="474"><net_src comp="390" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="393" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="481"><net_src comp="396" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="399" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="488"><net_src comp="402" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="405" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="490"><net_src comp="54" pin="0"/><net_sink comp="483" pin=2"/></net>

<net id="491"><net_src comp="483" pin="3"/><net_sink comp="476" pin=1"/></net>

<net id="495"><net_src comp="296" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="499"><net_src comp="302" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="504"><net_src comp="328" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="509"><net_src comp="78" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="514"><net_src comp="85" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="519"><net_src comp="92" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="524"><net_src comp="99" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="529"><net_src comp="106" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="534"><net_src comp="113" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="539"><net_src comp="120" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="544"><net_src comp="127" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="549"><net_src comp="332" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="553"><net_src comp="338" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="558"><net_src comp="344" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="560"><net_src comp="555" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="561"><net_src comp="555" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="562"><net_src comp="555" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="563"><net_src comp="555" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="567"><net_src comp="355" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="572"><net_src comp="134" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="577"><net_src comp="150" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="582"><net_src comp="166" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="587"><net_src comp="182" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="592"><net_src comp="141" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="597"><net_src comp="146" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="602"><net_src comp="198" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="607"><net_src comp="157" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="612"><net_src comp="162" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="617"><net_src comp="214" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="622"><net_src comp="173" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="627"><net_src comp="178" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="632"><net_src comp="230" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="637"><net_src comp="246" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="642"><net_src comp="189" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="647"><net_src comp="194" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="652"><net_src comp="435" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="657"><net_src comp="205" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="662"><net_src comp="210" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="667"><net_src comp="441" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="672"><net_src comp="221" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="677"><net_src comp="226" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="682"><net_src comp="447" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="687"><net_src comp="237" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="692"><net_src comp="242" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="697"><net_src comp="253" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="702"><net_src comp="258" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="707"><net_src comp="408" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="712"><net_src comp="469" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="717"><net_src comp="476" pin="3"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="722"><net_src comp="421" pin="4"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="269" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: row_outbuf_i | {8 }
	Port: dct_coeff_table_0 | {}
	Port: dct_coeff_table_1 | {}
	Port: dct_coeff_table_2 | {}
	Port: dct_coeff_table_3 | {}
	Port: dct_coeff_table_4 | {}
	Port: dct_coeff_table_5 | {}
	Port: dct_coeff_table_6 | {}
	Port: dct_coeff_table_7 | {}
 - Input state : 
	Port: Loop_Row_DCT_Loop_pr : buf_2d_in_0 | {4 5 }
	Port: Loop_Row_DCT_Loop_pr : buf_2d_in_1 | {3 4 }
	Port: Loop_Row_DCT_Loop_pr : buf_2d_in_2 | {4 5 }
	Port: Loop_Row_DCT_Loop_pr : buf_2d_in_3 | {3 4 }
	Port: Loop_Row_DCT_Loop_pr : buf_2d_in_4 | {4 5 }
	Port: Loop_Row_DCT_Loop_pr : buf_2d_in_5 | {3 4 }
	Port: Loop_Row_DCT_Loop_pr : buf_2d_in_6 | {4 5 }
	Port: Loop_Row_DCT_Loop_pr : buf_2d_in_7 | {4 5 }
	Port: Loop_Row_DCT_Loop_pr : dct_coeff_table_0 | {4 5 }
	Port: Loop_Row_DCT_Loop_pr : dct_coeff_table_1 | {3 4 }
	Port: Loop_Row_DCT_Loop_pr : dct_coeff_table_2 | {4 5 }
	Port: Loop_Row_DCT_Loop_pr : dct_coeff_table_3 | {3 4 }
	Port: Loop_Row_DCT_Loop_pr : dct_coeff_table_4 | {4 5 }
	Port: Loop_Row_DCT_Loop_pr : dct_coeff_table_5 | {3 4 }
	Port: Loop_Row_DCT_Loop_pr : dct_coeff_table_6 | {4 5 }
	Port: Loop_Row_DCT_Loop_pr : dct_coeff_table_7 | {4 5 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		i : 1
		StgValue_14 : 2
		tmp_141_cast_i : 1
		tmp_s : 1
		tmp_16_cast : 2
		buf_2d_in_0_addr : 2
		buf_2d_in_1_addr : 2
		buf_2d_in_2_addr : 2
		buf_2d_in_3_addr : 2
		buf_2d_in_4_addr : 2
		buf_2d_in_5_addr : 2
		buf_2d_in_6_addr : 2
		buf_2d_in_7_addr : 2
	State 3
		tmp_i : 1
		k : 1
		StgValue_33 : 2
		tmp_i_17 : 1
		tmp_i_cast : 1
		tmp_5 : 2
		dct_coeff_table_1_ad : 2
		dct_coeff_table_1_lo : 3
		dct_coeff_table_3_ad : 2
		dct_coeff_table_3_lo : 3
		dct_coeff_table_5_ad : 2
		dct_coeff_table_5_lo : 3
	State 4
		dct_coeff_table_0_lo : 1
		dct_coeff_table_2_lo : 1
		dct_coeff_table_4_lo : 1
		dct_coeff_table_6_lo : 1
		dct_coeff_table_7_lo : 1
	State 5
		tmp_8_1_i : 1
		tmp_8_3_i : 1
		tmp_8_5_i : 1
	State 6
		tmp_8_i : 1
		tmp_8_2_i : 1
		tmp_8_4_i : 1
		tmp_8_6_i : 1
		tmp_8_7_i : 1
		tmp2 : 2
		tmp3 : 2
		tmp1 : 3
		tmp5 : 2
		tmp7 : 2
		tmp6 : 3
	State 7
		tmp_3_i : 1
		tmp_5_i : 2
	State 8
		row_outbuf_i_addr : 1
		StgValue_116 : 2
		empty_18 : 1
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |        i_fu_302       |    0    |    0    |    13   |
|          |        k_fu_338       |    0    |    0    |    13   |
|    add   |      tmp_5_fu_355     |    0    |    0    |    15   |
|          |      tmp1_fu_408      |    0    |    0    |    36   |
|          |      tmp4_fu_412      |    0    |    0    |    29   |
|          |     tmp_3_i_fu_416    |    0    |    0    |    29   |
|----------|-----------------------|---------|---------|---------|
|          |       grp_fu_453      |    1    |    0    |    0    |
|          |       grp_fu_461      |    1    |    0    |    0    |
|  muladd  |       grp_fu_469      |    1    |    0    |    0    |
|          |       grp_fu_476      |    1    |    0    |    0    |
|          |       grp_fu_483      |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   icmp   |       tmp_fu_296      |    0    |    0    |    2    |
|          |      tmp_i_fu_332     |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|          |    tmp_8_1_i_fu_435   |    1    |    0    |    0    |
|    mul   |    tmp_8_3_i_fu_441   |    1    |    0    |    0    |
|          |    tmp_8_5_i_fu_447   |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          | tmp_141_cast_i_fu_308 |    0    |    0    |    0    |
|          |   tmp_16_cast_fu_328  |    0    |    0    |    0    |
|   zext   |    tmp_i_17_fu_344    |    0    |    0    |    0    |
|          |   tmp_i_cast_fu_351   |    0    |    0    |    0    |
|          |  coeff_cast_i_fu_378  |    0    |    0    |    0    |
|          |   tmp_17_cast_fu_431  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|bitconcatenate|      tmp_s_fu_320     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          | coeff_1_cast_i_fu_360 |    0    |    0    |    0    |
|          | tmp_7_1_cast_i_fu_363 |    0    |    0    |    0    |
|          | coeff_3_cast_i_fu_366 |    0    |    0    |    0    |
|          | tmp_7_3_cast_i_fu_369 |    0    |    0    |    0    |
|          | coeff_5_cast_i_fu_372 |    0    |    0    |    0    |
|          | tmp_7_5_cast_i_fu_375 |    0    |    0    |    0    |
|          |  tmp_7_cast_i_fu_381  |    0    |    0    |    0    |
|   sext   | coeff_2_cast_i_fu_384 |    0    |    0    |    0    |
|          | tmp_7_2_cast_i_fu_387 |    0    |    0    |    0    |
|          | coeff_4_cast_i_fu_390 |    0    |    0    |    0    |
|          | tmp_7_4_cast_i_fu_393 |    0    |    0    |    0    |
|          | coeff_6_cast_i_fu_396 |    0    |    0    |    0    |
|          | tmp_7_6_cast_i_fu_399 |    0    |    0    |    0    |
|          | coeff_7_cast_i_fu_402 |    0    |    0    |    0    |
|          | tmp_7_7_cast_i_fu_405 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|partselect|     tmp_5_i_fu_421    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    8    |    0    |   139   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|  buf_2d_in_0_addr_reg_506  |    3   |
|  buf_2d_in_0_load_reg_644  |   16   |
|  buf_2d_in_1_addr_reg_511  |    3   |
|  buf_2d_in_1_load_reg_594  |   16   |
|  buf_2d_in_2_addr_reg_516  |    3   |
|  buf_2d_in_2_load_reg_659  |   16   |
|  buf_2d_in_3_addr_reg_521  |    3   |
|  buf_2d_in_3_load_reg_609  |   16   |
|  buf_2d_in_4_addr_reg_526  |    3   |
|  buf_2d_in_4_load_reg_674  |   16   |
|  buf_2d_in_5_addr_reg_531  |    3   |
|  buf_2d_in_5_load_reg_624  |   16   |
|  buf_2d_in_6_addr_reg_536  |    3   |
|  buf_2d_in_6_load_reg_689  |   16   |
|  buf_2d_in_7_addr_reg_541  |    3   |
|  buf_2d_in_7_load_reg_699  |   16   |
|dct_coeff_table_0_ad_reg_584|    3   |
|dct_coeff_table_0_lo_reg_639|   14   |
|dct_coeff_table_1_ad_reg_569|    3   |
|dct_coeff_table_1_lo_reg_589|   15   |
|dct_coeff_table_2_ad_reg_599|    3   |
|dct_coeff_table_2_lo_reg_654|   15   |
|dct_coeff_table_3_ad_reg_574|    3   |
|dct_coeff_table_3_lo_reg_604|   15   |
|dct_coeff_table_4_ad_reg_614|    3   |
|dct_coeff_table_4_lo_reg_669|   15   |
|dct_coeff_table_5_ad_reg_579|    3   |
|dct_coeff_table_5_lo_reg_619|   15   |
|dct_coeff_table_6_ad_reg_629|    3   |
|dct_coeff_table_6_lo_reg_684|   15   |
|dct_coeff_table_7_ad_reg_634|    3   |
|dct_coeff_table_7_lo_reg_694|   15   |
|        i_0_i_reg_274       |    4   |
|          i_reg_496         |    4   |
|         k_i_reg_285        |    4   |
|          k_reg_550         |    4   |
|        tmp1_reg_704        |   29   |
|        tmp5_reg_709        |   29   |
|        tmp6_reg_714        |   29   |
|     tmp_16_cast_reg_501    |    8   |
|       tmp_5_i_reg_719      |   16   |
|        tmp_5_reg_564       |    8   |
|      tmp_8_1_i_reg_649     |   29   |
|      tmp_8_3_i_reg_664     |   29   |
|      tmp_8_5_i_reg_679     |   29   |
|      tmp_i_17_reg_555      |   64   |
|        tmp_i_reg_546       |    1   |
|         tmp_reg_492        |    1   |
+----------------------------+--------+
|            Total           |   583  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_141 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_157 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_173 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_189 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_205 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_221 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_237 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_253 |  p0  |   2  |   3  |    6   ||    9    |
|     grp_fu_453    |  p0  |   2  |  14  |   28   ||    9    |
|     grp_fu_461    |  p0  |   2  |  15  |   30   ||    9    |
|     grp_fu_469    |  p0  |   2  |  15  |   30   ||    9    |
|     grp_fu_476    |  p1  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   168  ||  21.228 ||   108   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |    0   |   139  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   21   |    -   |   108  |
|  Register |    -   |    -   |   583  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |   21   |   583  |   247  |
+-----------+--------+--------+--------+--------+
