module ALU( 
  input         io_dw, 
  input  [3:0]  io_fn, 
  input  [63:0] io_in2, 
  input  [63:0] io_in1, 
  output [63:0] io_out, 
  output [63:0] io_adder_out, 
  output        io_cmp_out 
);
  wire  _T_11; 
  wire [63:0] _T_12; 
  wire [63:0] in2_inv; 
  wire [63:0] in1_xor_in2; 
  wire [63:0] _T_14; 
  wire [63:0] _GEN_1; 
  wire  _T_18; 
  wire  _T_19; 
  wire  _T_20; 
  wire  _T_21; 
  wire  _T_22; 
  wire  _T_25; 
  wire  slt; 
  wire  _T_26; 
  wire  _T_28; 
  wire  _T_29; 
  wire  _T_30; 
  wire  _T_33; 
  wire  _T_34; 
  wire [31:0] _T_36; 
  wire [31:0] _T_38; 
  wire [31:0] _T_39; 
  wire  _T_40; 
  wire  _T_42; 
  wire [4:0] _T_43; 
  wire [5:0] shamt; 
  wire [31:0] _T_44; 
  wire [63:0] shin_r; 
  wire  _T_45; 
  wire  _T_46; 
  wire  _T_47; 
  wire [31:0] _T_50; 
  wire [63:0] _T_51; 
  wire [31:0] _T_52; 
  wire [63:0] _GEN_2; 
  wire [63:0] _T_53; 
  wire [63:0] _T_55; 
  wire [63:0] _T_56; 
  wire [47:0] _T_60; 
  wire [63:0] _GEN_3; 
  wire [63:0] _T_61; 
  wire [47:0] _T_62; 
  wire [63:0] _GEN_4; 
  wire [63:0] _T_63; 
  wire [63:0] _T_65; 
  wire [63:0] _T_66; 
  wire [55:0] _T_70; 
  wire [63:0] _GEN_5; 
  wire [63:0] _T_71; 
  wire [55:0] _T_72; 
  wire [63:0] _GEN_6; 
  wire [63:0] _T_73; 
  wire [63:0] _T_75; 
  wire [63:0] _T_76; 
  wire [59:0] _T_80; 
  wire [63:0] _GEN_7; 
  wire [63:0] _T_81; 
  wire [59:0] _T_82; 
  wire [63:0] _GEN_8; 
  wire [63:0] _T_83; 
  wire [63:0] _T_85; 
  wire [63:0] _T_86; 
  wire [61:0] _T_90; 
  wire [63:0] _GEN_9; 
  wire [63:0] _T_91; 
  wire [61:0] _T_92; 
  wire [63:0] _GEN_10; 
  wire [63:0] _T_93; 
  wire [63:0] _T_95; 
  wire [63:0] _T_96; 
  wire [62:0] _T_100; 
  wire [63:0] _GEN_11; 
  wire [63:0] _T_101; 
  wire [62:0] _T_102; 
  wire [63:0] _GEN_12; 
  wire [63:0] _T_103; 
  wire [63:0] _T_105; 
  wire [63:0] _T_106; 
  wire [63:0] shin; 
  wire  _T_108; 
  wire  _T_109; 
  wire [64:0] _T_110; 
  wire [64:0] _T_111; 
  wire [64:0] _T_112; 
  wire [63:0] shout_r; 
  wire [31:0] _T_115; 
  wire [63:0] _T_116; 
  wire [31:0] _T_117; 
  wire [63:0] _GEN_13; 
  wire [63:0] _T_118; 
  wire [63:0] _T_120; 
  wire [63:0] _T_121; 
  wire [47:0] _T_125; 
  wire [63:0] _GEN_14; 
  wire [63:0] _T_126; 
  wire [47:0] _T_127; 
  wire [63:0] _GEN_15; 
  wire [63:0] _T_128; 
  wire [63:0] _T_130; 
  wire [63:0] _T_131; 
  wire [55:0] _T_135; 
  wire [63:0] _GEN_16; 
  wire [63:0] _T_136; 
  wire [55:0] _T_137; 
  wire [63:0] _GEN_17; 
  wire [63:0] _T_138; 
  wire [63:0] _T_140; 
  wire [63:0] _T_141; 
  wire [59:0] _T_145; 
  wire [63:0] _GEN_18; 
  wire [63:0] _T_146; 
  wire [59:0] _T_147; 
  wire [63:0] _GEN_19; 
  wire [63:0] _T_148; 
  wire [63:0] _T_150; 
  wire [63:0] _T_151; 
  wire [61:0] _T_155; 
  wire [63:0] _GEN_20; 
  wire [63:0] _T_156; 
  wire [61:0] _T_157; 
  wire [63:0] _GEN_21; 
  wire [63:0] _T_158; 
  wire [63:0] _T_160; 
  wire [63:0] _T_161; 
  wire [62:0] _T_165; 
  wire [63:0] _GEN_22; 
  wire [63:0] _T_166; 
  wire [62:0] _T_167; 
  wire [63:0] _GEN_23; 
  wire [63:0] _T_168; 
  wire [63:0] _T_170; 
  wire [63:0] shout_l; 
  wire [63:0] _T_174; 
  wire  _T_175; 
  wire [63:0] _T_176; 
  wire [63:0] shout; 
  wire  _T_177; 
  wire  _T_178; 
  wire  _T_179; 
  wire [63:0] _T_180; 
  wire  _T_182; 
  wire  _T_183; 
  wire [63:0] _T_184; 
  wire [63:0] _T_185; 
  wire [63:0] logic$; 
  wire  _T_186; 
  wire  _T_187; 
  wire [63:0] _GEN_24; 
  wire [63:0] _T_188; 
  wire [63:0] shift_logic; 
  wire  _T_189; 
  wire  _T_190; 
  wire  _T_191; 
  wire [63:0] out; 
  wire  _T_192; 
  wire  _T_193; 
  wire [31:0] _T_195; 
  wire [31:0] _T_196; 
  wire [63:0] _T_197; 
  assign _T_11 = io_fn[3]; 
  assign _T_12 = ~ io_in2; 
  assign in2_inv = _T_11 ? _T_12 : io_in2; 
  assign in1_xor_in2 = io_in1 ^ in2_inv; 
  assign _T_14 = io_in1 + in2_inv; 
  assign _GEN_1 = {{63'd0}, _T_11}; 
  assign _T_18 = io_in1[63]; 
  assign _T_19 = io_in2[63]; 
  assign _T_20 = _T_18 == _T_19; 
  assign _T_21 = io_adder_out[63]; 
  assign _T_22 = io_fn[1]; 
  assign _T_25 = _T_22 ? _T_19 : _T_18; 
  assign slt = _T_20 ? _T_21 : _T_25; 
  assign _T_26 = io_fn[0]; 
  assign _T_28 = _T_11 == 1'h0; 
  assign _T_29 = in1_xor_in2 == 64'h0; 
  assign _T_30 = _T_28 ? _T_29 : slt; 
  assign _T_33 = io_in1[31]; 
  assign _T_34 = _T_11 & _T_33; 
  assign _T_36 = _T_34 ? 32'hffffffff : 32'h0; 
  assign _T_38 = io_in1[63:32]; 
  assign _T_39 = io_dw ? _T_38 : _T_36; 
  assign _T_40 = io_in2[5]; 
  assign _T_42 = _T_40 & io_dw; 
  assign _T_43 = io_in2[4:0]; 
  assign shamt = {_T_42,_T_43}; 
  assign _T_44 = io_in1[31:0]; 
  assign shin_r = {_T_39,_T_44}; 
  assign _T_45 = io_fn == 4'h5; 
  assign _T_46 = io_fn == 4'hb; 
  assign _T_47 = _T_45 | _T_46; 
  assign _T_50 = shin_r[63:32]; 
  assign _T_51 = {{32'd0}, _T_50}; 
  assign _T_52 = shin_r[31:0]; 
  assign _GEN_2 = {{32'd0}, _T_52}; 
  assign _T_53 = _GEN_2 << 32; 
  assign _T_55 = _T_53 & 64'hffffffff00000000; 
  assign _T_56 = _T_51 | _T_55; 
  assign _T_60 = _T_56[63:16]; 
  assign _GEN_3 = {{16'd0}, _T_60}; 
  assign _T_61 = _GEN_3 & 64'hffff0000ffff; 
  assign _T_62 = _T_56[47:0]; 
  assign _GEN_4 = {{16'd0}, _T_62}; 
  assign _T_63 = _GEN_4 << 16; 
  assign _T_65 = _T_63 & 64'hffff0000ffff0000; 
  assign _T_66 = _T_61 | _T_65; 
  assign _T_70 = _T_66[63:8]; 
  assign _GEN_5 = {{8'd0}, _T_70}; 
  assign _T_71 = _GEN_5 & 64'hff00ff00ff00ff; 
  assign _T_72 = _T_66[55:0]; 
  assign _GEN_6 = {{8'd0}, _T_72}; 
  assign _T_73 = _GEN_6 << 8; 
  assign _T_75 = _T_73 & 64'hff00ff00ff00ff00; 
  assign _T_76 = _T_71 | _T_75; 
  assign _T_80 = _T_76[63:4]; 
  assign _GEN_7 = {{4'd0}, _T_80}; 
  assign _T_81 = _GEN_7 & 64'hf0f0f0f0f0f0f0f; 
  assign _T_82 = _T_76[59:0]; 
  assign _GEN_8 = {{4'd0}, _T_82}; 
  assign _T_83 = _GEN_8 << 4; 
  assign _T_85 = _T_83 & 64'hf0f0f0f0f0f0f0f0; 
  assign _T_86 = _T_81 | _T_85; 
  assign _T_90 = _T_86[63:2]; 
  assign _GEN_9 = {{2'd0}, _T_90}; 
  assign _T_91 = _GEN_9 & 64'h3333333333333333; 
  assign _T_92 = _T_86[61:0]; 
  assign _GEN_10 = {{2'd0}, _T_92}; 
  assign _T_93 = _GEN_10 << 2; 
  assign _T_95 = _T_93 & 64'hcccccccccccccccc; 
  assign _T_96 = _T_91 | _T_95; 
  assign _T_100 = _T_96[63:1]; 
  assign _GEN_11 = {{1'd0}, _T_100}; 
  assign _T_101 = _GEN_11 & 64'h5555555555555555; 
  assign _T_102 = _T_96[62:0]; 
  assign _GEN_12 = {{1'd0}, _T_102}; 
  assign _T_103 = _GEN_12 << 1; 
  assign _T_105 = _T_103 & 64'haaaaaaaaaaaaaaaa; 
  assign _T_106 = _T_101 | _T_105; 
  assign shin = _T_47 ? shin_r : _T_106; 
  assign _T_108 = shin[63]; 
  assign _T_109 = _T_11 & _T_108; 
  assign _T_110 = {_T_109,shin}; 
  assign _T_111 = $signed(_T_110); 
  assign _T_112 = $signed(_T_111) >>> shamt; 
  assign shout_r = _T_112[63:0]; 
  assign _T_115 = shout_r[63:32]; 
  assign _T_116 = {{32'd0}, _T_115}; 
  assign _T_117 = shout_r[31:0]; 
  assign _GEN_13 = {{32'd0}, _T_117}; 
  assign _T_118 = _GEN_13 << 32; 
  assign _T_120 = _T_118 & 64'hffffffff00000000; 
  assign _T_121 = _T_116 | _T_120; 
  assign _T_125 = _T_121[63:16]; 
  assign _GEN_14 = {{16'd0}, _T_125}; 
  assign _T_126 = _GEN_14 & 64'hffff0000ffff; 
  assign _T_127 = _T_121[47:0]; 
  assign _GEN_15 = {{16'd0}, _T_127}; 
  assign _T_128 = _GEN_15 << 16; 
  assign _T_130 = _T_128 & 64'hffff0000ffff0000; 
  assign _T_131 = _T_126 | _T_130; 
  assign _T_135 = _T_131[63:8]; 
  assign _GEN_16 = {{8'd0}, _T_135}; 
  assign _T_136 = _GEN_16 & 64'hff00ff00ff00ff; 
  assign _T_137 = _T_131[55:0]; 
  assign _GEN_17 = {{8'd0}, _T_137}; 
  assign _T_138 = _GEN_17 << 8; 
  assign _T_140 = _T_138 & 64'hff00ff00ff00ff00; 
  assign _T_141 = _T_136 | _T_140; 
  assign _T_145 = _T_141[63:4]; 
  assign _GEN_18 = {{4'd0}, _T_145}; 
  assign _T_146 = _GEN_18 & 64'hf0f0f0f0f0f0f0f; 
  assign _T_147 = _T_141[59:0]; 
  assign _GEN_19 = {{4'd0}, _T_147}; 
  assign _T_148 = _GEN_19 << 4; 
  assign _T_150 = _T_148 & 64'hf0f0f0f0f0f0f0f0; 
  assign _T_151 = _T_146 | _T_150; 
  assign _T_155 = _T_151[63:2]; 
  assign _GEN_20 = {{2'd0}, _T_155}; 
  assign _T_156 = _GEN_20 & 64'h3333333333333333; 
  assign _T_157 = _T_151[61:0]; 
  assign _GEN_21 = {{2'd0}, _T_157}; 
  assign _T_158 = _GEN_21 << 2; 
  assign _T_160 = _T_158 & 64'hcccccccccccccccc; 
  assign _T_161 = _T_156 | _T_160; 
  assign _T_165 = _T_161[63:1]; 
  assign _GEN_22 = {{1'd0}, _T_165}; 
  assign _T_166 = _GEN_22 & 64'h5555555555555555; 
  assign _T_167 = _T_161[62:0]; 
  assign _GEN_23 = {{1'd0}, _T_167}; 
  assign _T_168 = _GEN_23 << 1; 
  assign _T_170 = _T_168 & 64'haaaaaaaaaaaaaaaa; 
  assign shout_l = _T_166 | _T_170; 
  assign _T_174 = _T_47 ? shout_r : 64'h0; 
  assign _T_175 = io_fn == 4'h1; 
  assign _T_176 = _T_175 ? shout_l : 64'h0; 
  assign shout = _T_174 | _T_176; 
  assign _T_177 = io_fn == 4'h4; 
  assign _T_178 = io_fn == 4'h6; 
  assign _T_179 = _T_177 | _T_178; 
  assign _T_180 = _T_179 ? in1_xor_in2 : 64'h0; 
  assign _T_182 = io_fn == 4'h7; 
  assign _T_183 = _T_178 | _T_182; 
  assign _T_184 = io_in1 & io_in2; 
  assign _T_185 = _T_183 ? _T_184 : 64'h0; 
  assign logic$ = _T_180 | _T_185; 
  assign _T_186 = io_fn >= 4'hc; 
  assign _T_187 = _T_186 & slt; 
  assign _GEN_24 = {{63'd0}, _T_187}; 
  assign _T_188 = _GEN_24 | logic$; 
  assign shift_logic = _T_188 | shout; 
  assign _T_189 = io_fn == 4'h0; 
  assign _T_190 = io_fn == 4'ha; 
  assign _T_191 = _T_189 | _T_190; 
  assign out = _T_191 ? io_adder_out : shift_logic; 
  assign _T_192 = io_dw == 1'h0; 
  assign _T_193 = out[31]; 
  assign _T_195 = _T_193 ? 32'hffffffff : 32'h0; 
  assign _T_196 = out[31:0]; 
  assign _T_197 = {_T_195,_T_196}; 
  assign io_out = _T_192 ? _T_197 : out; 
  assign io_adder_out = _T_14 + _GEN_1; 
  assign io_cmp_out = _T_26 ^ _T_30; 
endmodule
