/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.3
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2019 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* UART */
#define UART_tx__0__DR CYREG_GPIO_PRT7_DR
#define UART_tx__0__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define UART_tx__0__DR_INV CYREG_GPIO_PRT7_DR_INV
#define UART_tx__0__DR_SET CYREG_GPIO_PRT7_DR_SET
#define UART_tx__0__HSIOM CYREG_HSIOM_PORT_SEL7
#define UART_tx__0__HSIOM_MASK 0x000000F0u
#define UART_tx__0__HSIOM_SHIFT 4u
#define UART_tx__0__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define UART_tx__0__INTR CYREG_GPIO_PRT7_INTR
#define UART_tx__0__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define UART_tx__0__INTSTAT CYREG_GPIO_PRT7_INTR
#define UART_tx__0__MASK 0x02u
#define UART_tx__0__PC CYREG_GPIO_PRT7_PC
#define UART_tx__0__PC2 CYREG_GPIO_PRT7_PC2
#define UART_tx__0__PORT 7u
#define UART_tx__0__PS CYREG_GPIO_PRT7_PS
#define UART_tx__0__SHIFT 1u
#define UART_tx__DR CYREG_GPIO_PRT7_DR
#define UART_tx__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define UART_tx__DR_INV CYREG_GPIO_PRT7_DR_INV
#define UART_tx__DR_SET CYREG_GPIO_PRT7_DR_SET
#define UART_tx__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define UART_tx__INTR CYREG_GPIO_PRT7_INTR
#define UART_tx__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define UART_tx__INTSTAT CYREG_GPIO_PRT7_INTR
#define UART_tx__MASK 0x02u
#define UART_tx__PC CYREG_GPIO_PRT7_PC
#define UART_tx__PC2 CYREG_GPIO_PRT7_PC2
#define UART_tx__PORT 7u
#define UART_tx__PS CYREG_GPIO_PRT7_PS
#define UART_tx__SHIFT 1u

/* DIO_0_0 */
#define DIO_0_0__0__DR CYREG_GPIO_PRT0_DR
#define DIO_0_0__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define DIO_0_0__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define DIO_0_0__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define DIO_0_0__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define DIO_0_0__0__HSIOM_MASK 0x0000000Fu
#define DIO_0_0__0__HSIOM_SHIFT 0u
#define DIO_0_0__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define DIO_0_0__0__INTR CYREG_GPIO_PRT0_INTR
#define DIO_0_0__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define DIO_0_0__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define DIO_0_0__0__MASK 0x01u
#define DIO_0_0__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define DIO_0_0__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define DIO_0_0__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define DIO_0_0__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define DIO_0_0__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define DIO_0_0__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define DIO_0_0__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define DIO_0_0__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define DIO_0_0__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define DIO_0_0__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define DIO_0_0__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define DIO_0_0__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define DIO_0_0__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define DIO_0_0__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define DIO_0_0__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define DIO_0_0__0__PC CYREG_GPIO_PRT0_PC
#define DIO_0_0__0__PC2 CYREG_GPIO_PRT0_PC2
#define DIO_0_0__0__PORT 0u
#define DIO_0_0__0__PS CYREG_GPIO_PRT0_PS
#define DIO_0_0__0__SHIFT 0u
#define DIO_0_0__DR CYREG_GPIO_PRT0_DR
#define DIO_0_0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define DIO_0_0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define DIO_0_0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define DIO_0_0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define DIO_0_0__INTR CYREG_GPIO_PRT0_INTR
#define DIO_0_0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define DIO_0_0__INTSTAT CYREG_GPIO_PRT0_INTR
#define DIO_0_0__MASK 0x01u
#define DIO_0_0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define DIO_0_0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define DIO_0_0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define DIO_0_0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define DIO_0_0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define DIO_0_0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define DIO_0_0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define DIO_0_0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define DIO_0_0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define DIO_0_0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define DIO_0_0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define DIO_0_0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define DIO_0_0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define DIO_0_0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define DIO_0_0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define DIO_0_0__PC CYREG_GPIO_PRT0_PC
#define DIO_0_0__PC2 CYREG_GPIO_PRT0_PC2
#define DIO_0_0__PORT 0u
#define DIO_0_0__PS CYREG_GPIO_PRT0_PS
#define DIO_0_0__SHIFT 0u

/* DIO_0_3 */
#define DIO_0_3__0__DR CYREG_GPIO_PRT0_DR
#define DIO_0_3__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define DIO_0_3__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define DIO_0_3__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define DIO_0_3__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define DIO_0_3__0__HSIOM_MASK 0x0000F000u
#define DIO_0_3__0__HSIOM_SHIFT 12u
#define DIO_0_3__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define DIO_0_3__0__INTR CYREG_GPIO_PRT0_INTR
#define DIO_0_3__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define DIO_0_3__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define DIO_0_3__0__MASK 0x08u
#define DIO_0_3__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define DIO_0_3__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define DIO_0_3__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define DIO_0_3__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define DIO_0_3__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define DIO_0_3__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define DIO_0_3__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define DIO_0_3__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define DIO_0_3__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define DIO_0_3__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define DIO_0_3__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define DIO_0_3__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define DIO_0_3__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define DIO_0_3__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define DIO_0_3__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define DIO_0_3__0__PC CYREG_GPIO_PRT0_PC
#define DIO_0_3__0__PC2 CYREG_GPIO_PRT0_PC2
#define DIO_0_3__0__PORT 0u
#define DIO_0_3__0__PS CYREG_GPIO_PRT0_PS
#define DIO_0_3__0__SHIFT 3u
#define DIO_0_3__DR CYREG_GPIO_PRT0_DR
#define DIO_0_3__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define DIO_0_3__DR_INV CYREG_GPIO_PRT0_DR_INV
#define DIO_0_3__DR_SET CYREG_GPIO_PRT0_DR_SET
#define DIO_0_3__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define DIO_0_3__INTR CYREG_GPIO_PRT0_INTR
#define DIO_0_3__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define DIO_0_3__INTSTAT CYREG_GPIO_PRT0_INTR
#define DIO_0_3__MASK 0x08u
#define DIO_0_3__PA__CFG0 CYREG_UDB_PA0_CFG0
#define DIO_0_3__PA__CFG1 CYREG_UDB_PA0_CFG1
#define DIO_0_3__PA__CFG10 CYREG_UDB_PA0_CFG10
#define DIO_0_3__PA__CFG11 CYREG_UDB_PA0_CFG11
#define DIO_0_3__PA__CFG12 CYREG_UDB_PA0_CFG12
#define DIO_0_3__PA__CFG13 CYREG_UDB_PA0_CFG13
#define DIO_0_3__PA__CFG14 CYREG_UDB_PA0_CFG14
#define DIO_0_3__PA__CFG2 CYREG_UDB_PA0_CFG2
#define DIO_0_3__PA__CFG3 CYREG_UDB_PA0_CFG3
#define DIO_0_3__PA__CFG4 CYREG_UDB_PA0_CFG4
#define DIO_0_3__PA__CFG5 CYREG_UDB_PA0_CFG5
#define DIO_0_3__PA__CFG6 CYREG_UDB_PA0_CFG6
#define DIO_0_3__PA__CFG7 CYREG_UDB_PA0_CFG7
#define DIO_0_3__PA__CFG8 CYREG_UDB_PA0_CFG8
#define DIO_0_3__PA__CFG9 CYREG_UDB_PA0_CFG9
#define DIO_0_3__PC CYREG_GPIO_PRT0_PC
#define DIO_0_3__PC2 CYREG_GPIO_PRT0_PC2
#define DIO_0_3__PORT 0u
#define DIO_0_3__PS CYREG_GPIO_PRT0_PS
#define DIO_0_3__SHIFT 3u

/* LED_Alarm */
#define LED_Alarm__0__DR CYREG_GPIO_PRT6_DR
#define LED_Alarm__0__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define LED_Alarm__0__DR_INV CYREG_GPIO_PRT6_DR_INV
#define LED_Alarm__0__DR_SET CYREG_GPIO_PRT6_DR_SET
#define LED_Alarm__0__HSIOM CYREG_HSIOM_PORT_SEL6
#define LED_Alarm__0__HSIOM_MASK 0x00F00000u
#define LED_Alarm__0__HSIOM_SHIFT 20u
#define LED_Alarm__0__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define LED_Alarm__0__INTR CYREG_GPIO_PRT6_INTR
#define LED_Alarm__0__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define LED_Alarm__0__INTSTAT CYREG_GPIO_PRT6_INTR
#define LED_Alarm__0__MASK 0x20u
#define LED_Alarm__0__PC CYREG_GPIO_PRT6_PC
#define LED_Alarm__0__PC2 CYREG_GPIO_PRT6_PC2
#define LED_Alarm__0__PORT 6u
#define LED_Alarm__0__PS CYREG_GPIO_PRT6_PS
#define LED_Alarm__0__SHIFT 5u
#define LED_Alarm__DR CYREG_GPIO_PRT6_DR
#define LED_Alarm__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define LED_Alarm__DR_INV CYREG_GPIO_PRT6_DR_INV
#define LED_Alarm__DR_SET CYREG_GPIO_PRT6_DR_SET
#define LED_Alarm__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define LED_Alarm__INTR CYREG_GPIO_PRT6_INTR
#define LED_Alarm__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define LED_Alarm__INTSTAT CYREG_GPIO_PRT6_INTR
#define LED_Alarm__MASK 0x20u
#define LED_Alarm__PC CYREG_GPIO_PRT6_PC
#define LED_Alarm__PC2 CYREG_GPIO_PRT6_PC2
#define LED_Alarm__PORT 6u
#define LED_Alarm__PS CYREG_GPIO_PRT6_PS
#define LED_Alarm__SHIFT 5u

/* LED_WdtIsr */
#define LED_WdtIsr__0__DR CYREG_GPIO_PRT0_DR
#define LED_WdtIsr__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define LED_WdtIsr__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define LED_WdtIsr__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define LED_WdtIsr__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define LED_WdtIsr__0__HSIOM_MASK 0x0F000000u
#define LED_WdtIsr__0__HSIOM_SHIFT 24u
#define LED_WdtIsr__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define LED_WdtIsr__0__INTR CYREG_GPIO_PRT0_INTR
#define LED_WdtIsr__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define LED_WdtIsr__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define LED_WdtIsr__0__MASK 0x40u
#define LED_WdtIsr__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LED_WdtIsr__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LED_WdtIsr__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LED_WdtIsr__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LED_WdtIsr__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LED_WdtIsr__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LED_WdtIsr__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LED_WdtIsr__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LED_WdtIsr__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LED_WdtIsr__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LED_WdtIsr__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LED_WdtIsr__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LED_WdtIsr__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LED_WdtIsr__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LED_WdtIsr__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LED_WdtIsr__0__PC CYREG_GPIO_PRT0_PC
#define LED_WdtIsr__0__PC2 CYREG_GPIO_PRT0_PC2
#define LED_WdtIsr__0__PORT 0u
#define LED_WdtIsr__0__PS CYREG_GPIO_PRT0_PS
#define LED_WdtIsr__0__SHIFT 6u
#define LED_WdtIsr__DR CYREG_GPIO_PRT0_DR
#define LED_WdtIsr__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define LED_WdtIsr__DR_INV CYREG_GPIO_PRT0_DR_INV
#define LED_WdtIsr__DR_SET CYREG_GPIO_PRT0_DR_SET
#define LED_WdtIsr__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define LED_WdtIsr__INTR CYREG_GPIO_PRT0_INTR
#define LED_WdtIsr__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define LED_WdtIsr__INTSTAT CYREG_GPIO_PRT0_INTR
#define LED_WdtIsr__MASK 0x40u
#define LED_WdtIsr__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LED_WdtIsr__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LED_WdtIsr__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LED_WdtIsr__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LED_WdtIsr__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LED_WdtIsr__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LED_WdtIsr__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LED_WdtIsr__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LED_WdtIsr__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LED_WdtIsr__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LED_WdtIsr__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LED_WdtIsr__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LED_WdtIsr__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LED_WdtIsr__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LED_WdtIsr__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LED_WdtIsr__PC CYREG_GPIO_PRT0_PC
#define LED_WdtIsr__PC2 CYREG_GPIO_PRT0_PC2
#define LED_WdtIsr__PORT 0u
#define LED_WdtIsr__PS CYREG_GPIO_PRT0_PS
#define LED_WdtIsr__SHIFT 6u

/* Miscellaneous */
#define CY_PROJECT_NAME "RTC_P4_WDT_Example_V1.00.04-Fork1"
#define CY_VERSION "PSoC Creator  4.3"
#define CYDEV_BANDGAP_VOLTAGE 1.024
#define CYDEV_BCLK__HFCLK__HZ 48000000U
#define CYDEV_BCLK__HFCLK__KHZ 48000U
#define CYDEV_BCLK__HFCLK__MHZ 48U
#define CYDEV_BCLK__SYSCLK__HZ 24000000U
#define CYDEV_BCLK__SYSCLK__KHZ 24000U
#define CYDEV_BCLK__SYSCLK__MHZ 24U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 24u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x112D11A1u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 24u
#define CYDEV_CHIP_MEMBER_4AA 23u
#define CYDEV_CHIP_MEMBER_4AB 28u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4D 18u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 25u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 22u
#define CYDEV_CHIP_MEMBER_4I 30u
#define CYDEV_CHIP_MEMBER_4J 19u
#define CYDEV_CHIP_MEMBER_4K 20u
#define CYDEV_CHIP_MEMBER_4L 29u
#define CYDEV_CHIP_MEMBER_4M 27u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 26u
#define CYDEV_CHIP_MEMBER_4Q 15u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 21u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 16u
#define CYDEV_CHIP_MEMBER_4Z 17u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 31u
#define CYDEV_CHIP_MEMBER_FM3 35u
#define CYDEV_CHIP_MEMBER_FM4 36u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 32u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 33u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 34u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4M
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4M_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 10u
#define CYDEV_DFT_SELECT_CLK1 11u
#define CYDEV_DMA_CHANNELS_AVAILABLE 8
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 1u
#define CYDEV_INTR_NUMBER_DMA 13u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_RTC_SOURCE_DIV 32768
#define CYDEV_RTC_SOURCE_WDT 2u
#define CYDEV_STACK_SIZE 0x0400
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDIO 3.3
#define CYDEV_VDDIO_MV 3300
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYDEV_WDT0_DIV 16000
#define CYDEV_WDT2_DIV 32768
#define CYIPBLOCK_m0s8can_VERSION 1
#define CYIPBLOCK_m0s8cpussv2_VERSION 1
#define CYIPBLOCK_m0s8csd_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lcd_VERSION 2
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8udbif_VERSION 1
#define CYIPBLOCK_m0s8wco_VERSION 1
#define CYIPBLOCK_s8pass4al_VERSION 1
#define DMA_CHANNELS_USED__MASK 0u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
