$date
	Sun Oct 23 08:03:55 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#60146
b11100 &
b11100 %
1$
b11100 !
1"
#60147
0"
#60150
b1110 &
b1110 %
#60154
b111 &
b111 %
#60158
b10110 &
b10110 %
#60162
b1011 &
b1011 %
#60166
b100010 &
b100010 %
#60170
b10001 &
b10001 %
#60174
b110100 &
b110100 %
#60178
b11010 &
b11010 %
#60182
b1101 &
b1101 %
#60186
b101000 &
b101000 %
#60190
b10100 &
b10100 %
#60194
b1010 &
b1010 %
#60198
b101 &
b101 %
#60202
b10000 &
b10000 %
#60206
b1000 &
b1000 %
#60210
b100 &
b100 %
#60214
b10 &
b10 %
#60218
b1 &
b1 %
1#
#60222
b0 &
0#
b0 %
0$
#1101817
b10100 !
1"
#1101818
b10100 &
b10100 %
1$
#1101819
0"
#1101822
b1010 &
b1010 %
#1101826
b101 &
b101 %
#1101830
b10000 &
b10000 %
#1101834
b1000 &
b1000 %
#1101838
b100 &
b100 %
#1101842
b10 &
b10 %
#1101846
b1 &
1#
b1 %
#1101850
b0 &
b0 %
0#
0$
#2115643
b1101 !
1"
#2115646
b1101 &
b1101 %
1$
#2115647
0"
#2115650
b101000 &
b101000 %
#2115654
b10100 &
b10100 %
#2115658
b1010 &
b1010 %
#2115662
b101 &
b101 %
#2115666
b10000 &
b10000 %
#2115670
b1000 &
b1000 %
#2115674
b100 &
b100 %
#2115678
b10 &
b10 %
#2115682
b1 &
b1 %
1#
#2115686
b0 &
0#
b0 %
0$
#4500012
