{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748621686353 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748621686357 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 31 00:14:45 2025 " "Processing started: Sat May 31 00:14:45 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748621686357 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1748621686357 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ballplayer -c ballplayer " "Command: quartus_sta ballplayer -c ballplayer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1748621686357 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1748621687253 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1748621687570 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748621687596 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748621687596 ""}
{ "Info" "ISTA_SDC_FOUND" "ballplayer_multi_image.sdc " "Reading SDC File: 'ballplayer_multi_image.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1748621687813 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ballplayer_multi_image.sdc 15 led_status\[*\] port " "Ignored filter at ballplayer_multi_image.sdc(15): led_status\[*\] could not be matched with a port" {  } { { "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" "" { Text "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1748621687821 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ballplayer_multi_image.sdc 15 Argument <targets> is an empty collection " "Ignored set_output_delay at ballplayer_multi_image.sdc(15): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \"clk\" -max 2.0 \[get_ports \{led_status\[*\]\}\] " "set_output_delay -clock \"clk\" -max 2.0 \[get_ports \{led_status\[*\]\}\]" {  } { { "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" "" { Text "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748621687821 ""}  } { { "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" "" { Text "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748621687821 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ballplayer_multi_image.sdc 16 Argument <targets> is an empty collection " "Ignored set_output_delay at ballplayer_multi_image.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \"clk\" -min 0.5 \[get_ports \{led_status\[*\]\}\] " "set_output_delay -clock \"clk\" -min 0.5 \[get_ports \{led_status\[*\]\}\]" {  } { { "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" "" { Text "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748621687822 ""}  } { { "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" "" { Text "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748621687822 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ballplayer_multi_image.sdc 22 *rom* cell " "Ignored filter at ballplayer_multi_image.sdc(22): *rom* could not be matched with a cell" {  } { { "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" "" { Text "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1748621687822 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path ballplayer_multi_image.sdc 22 Argument <from> is an empty collection " "Ignored set_multicycle_path at ballplayer_multi_image.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup -end 2 -from \[get_cells \{*rom*\}\] -to \[get_cells \{*lcd*\}\] " "set_multicycle_path -setup -end 2 -from \[get_cells \{*rom*\}\] -to \[get_cells \{*lcd*\}\]" {  } { { "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" "" { Text "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748621687822 ""}  } { { "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" "" { Text "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748621687822 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path ballplayer_multi_image.sdc 23 Argument <from> is an empty collection " "Ignored set_multicycle_path at ballplayer_multi_image.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold -end 1 -from \[get_cells \{*rom*\}\] -to \[get_cells \{*lcd*\}\] " "set_multicycle_path -hold -end 1 -from \[get_cells \{*rom*\}\] -to \[get_cells \{*lcd*\}\]" {  } { { "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" "" { Text "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748621687822 ""}  } { { "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" "" { Text "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748621687822 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ballplayer_multi_image.sdc 26 *image_timer* cell " "Ignored filter at ballplayer_multi_image.sdc(26): *image_timer* could not be matched with a cell" {  } { { "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" "" { Text "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1748621687822 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ballplayer_multi_image.sdc 26 *current_image* cell " "Ignored filter at ballplayer_multi_image.sdc(26): *current_image* could not be matched with a cell" {  } { { "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" "" { Text "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1748621687822 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path ballplayer_multi_image.sdc 26 Argument <from> is an empty collection " "Ignored set_multicycle_path at ballplayer_multi_image.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup -end 5 -from \[get_cells \{*image_timer*\}\] -to \[get_cells \{*current_image*\}\] " "set_multicycle_path -setup -end 5 -from \[get_cells \{*image_timer*\}\] -to \[get_cells \{*current_image*\}\]" {  } { { "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" "" { Text "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748621687823 ""}  } { { "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" "" { Text "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748621687823 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path ballplayer_multi_image.sdc 26 Argument <to> is an empty collection " "Ignored set_multicycle_path at ballplayer_multi_image.sdc(26): Argument <to> is an empty collection" {  } { { "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" "" { Text "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748621687823 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path ballplayer_multi_image.sdc 27 Argument <from> is an empty collection " "Ignored set_multicycle_path at ballplayer_multi_image.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold -end 4 -from \[get_cells \{*image_timer*\}\] -to \[get_cells \{*current_image*\}\] " "set_multicycle_path -hold -end 4 -from \[get_cells \{*image_timer*\}\] -to \[get_cells \{*current_image*\}\]" {  } { { "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" "" { Text "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748621687823 ""}  } { { "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" "" { Text "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748621687823 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path ballplayer_multi_image.sdc 27 Argument <to> is an empty collection " "Ignored set_multicycle_path at ballplayer_multi_image.sdc(27): Argument <to> is an empty collection" {  } { { "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" "" { Text "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748621687823 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path ballplayer_multi_image.sdc 36 Argument <from> is an empty collection " "Ignored set_multicycle_path at ballplayer_multi_image.sdc(36): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup -end 3 -from \[get_cells \{*rom*\}\] -to \[get_cells \{*lcd*\}\] " "set_multicycle_path -setup -end 3 -from \[get_cells \{*rom*\}\] -to \[get_cells \{*lcd*\}\]" {  } { { "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" "" { Text "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748621687823 ""}  } { { "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" "" { Text "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748621687823 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path ballplayer_multi_image.sdc 37 Argument <from> is an empty collection " "Ignored set_multicycle_path at ballplayer_multi_image.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold -end 2 -from \[get_cells \{*rom*\}\] -to \[get_cells \{*lcd*\}\] " "set_multicycle_path -hold -end 2 -from \[get_cells \{*rom*\}\] -to \[get_cells \{*lcd*\}\]" {  } { { "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" "" { Text "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748621687823 ""}  } { { "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" "" { Text "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748621687823 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: clk_25mhz with master clock period: 40.000 found on PLL node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 83.333 " "Clock: clk_25mhz with master clock period: 40.000 found on PLL node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 83.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1748621687842 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1748621687842 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_25mhz (Rise) clk_25mhz (Rise) setup and hold " "From clk_25mhz (Rise) to clk_25mhz (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1748621687842 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1748621687842 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1748621687842 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1748621687847 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1748621687866 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1748621687875 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -33.681 " "Worst-case setup slack is -33.681" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748621687876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748621687876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -33.681            -802.645 clk_25mhz  " "  -33.681            -802.645 clk_25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748621687876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748621687876 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.360 " "Worst-case hold slack is 0.360" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748621687886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748621687886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 clk_25mhz  " "    0.360               0.000 clk_25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748621687886 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748621687886 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1748621687888 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1748621687889 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.313 " "Worst-case minimum pulse width slack is 9.313" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748621687890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748621687890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.313               0.000 clk_25mhz  " "    9.313               0.000 clk_25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748621687890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.860               0.000 clk  " "   19.860               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748621687890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748621687890 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1748621687902 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1748621687926 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1748621690127 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: clk_25mhz with master clock period: 40.000 found on PLL node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 83.333 " "Clock: clk_25mhz with master clock period: 40.000 found on PLL node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 83.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1748621690287 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1748621690287 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_25mhz (Rise) clk_25mhz (Rise) setup and hold " "From clk_25mhz (Rise) to clk_25mhz (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1748621690287 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1748621690287 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1748621690312 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -30.150 " "Worst-case setup slack is -30.150" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748621690313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748621690313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -30.150            -713.403 clk_25mhz  " "  -30.150            -713.403 clk_25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748621690313 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748621690313 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.322 " "Worst-case hold slack is 0.322" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748621690323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748621690323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 clk_25mhz  " "    0.322               0.000 clk_25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748621690323 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748621690323 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1748621690324 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1748621690327 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.288 " "Worst-case minimum pulse width slack is 9.288" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748621690328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748621690328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.288               0.000 clk_25mhz  " "    9.288               0.000 clk_25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748621690328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.856               0.000 clk  " "   19.856               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748621690328 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748621690328 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1748621690335 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: clk_25mhz with master clock period: 40.000 found on PLL node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 83.333 " "Clock: clk_25mhz with master clock period: 40.000 found on PLL node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 83.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1748621690487 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1748621690487 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_25mhz (Rise) clk_25mhz (Rise) setup and hold " "From clk_25mhz (Rise) to clk_25mhz (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1748621690487 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1748621690487 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1748621690495 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.000 " "Worst-case setup slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748621690496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748621690496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -15.862 clk_25mhz  " "   -1.000             -15.862 clk_25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748621690496 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748621690496 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.151 " "Worst-case hold slack is 0.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748621690506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748621690506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 clk_25mhz  " "    0.151               0.000 clk_25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748621690506 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748621690506 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1748621690508 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1748621690509 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.356 " "Worst-case minimum pulse width slack is 9.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748621690510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748621690510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.356               0.000 clk_25mhz  " "    9.356               0.000 clk_25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748621690510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.512               0.000 clk  " "   19.512               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748621690510 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748621690510 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1748621690968 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1748621690968 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 29 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4829 " "Peak virtual memory: 4829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748621691010 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 31 00:14:51 2025 " "Processing ended: Sat May 31 00:14:51 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748621691010 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748621691010 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748621691010 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1748621691010 ""}
