`timescale 1ns / 1ps

interface interf(input logic clk);
//Signals of interface
logic [3:0] bitA,bitB;
logic [5:0] sum;
endinterface