
UserApp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000200  08040200  08040200  00000200  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011400  08040400  08040400  00000400  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001360  08051800  08051800  00011800  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08052b60  08052b60  00022e90  2**0
                  CONTENTS
  4 .ARM          00000008  08052b60  08052b60  00012b60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08052b68  08052b68  00022e90  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08052b68  08052b68  00012b68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  08052b70  08052b70  00012b70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000308  20001000  08052b78  00021000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .align16      00000010  08052e80  08052e80  00022e80  2**0
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          0000fd18  20001308  20001308  00031308  2**2
                  ALLOC
 11 ._user_heap_stack 00001200  20011020  20011020  00031308  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00022e90  2**0
                  CONTENTS, READONLY
 13 .debug_info   0006f0b0  00000000  00000000  00022ec0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_abbrev 0000d279  00000000  00000000  00091f70  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    0002027a  00000000  00000000  0009f1e9  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_aranges 00002610  00000000  00000000  000bf468  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 00003960  00000000  00000000  000c1a78  2**3
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_macro  00015a52  00000000  00000000  000c53d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_line   00039e22  00000000  00000000  000dae2a  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_str    000fed92  00000000  00000000  00114c4c  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .comment      0000007b  00000000  00000000  002139de  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00007e60  00000000  00000000  00213a5c  2**2
                  CONTENTS, READONLY, DEBUGGING
 23 .stab         0000009c  00000000  00000000  0021b8bc  2**2
                  CONTENTS, READONLY, DEBUGGING
 24 .stabstr      0000014d  00000000  00000000  0021b958  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08040400 <__do_global_dtors_aux>:
 8040400:	b510      	push	{r4, lr}
 8040402:	4c05      	ldr	r4, [pc, #20]	; (8040418 <__do_global_dtors_aux+0x18>)
 8040404:	7823      	ldrb	r3, [r4, #0]
 8040406:	b933      	cbnz	r3, 8040416 <__do_global_dtors_aux+0x16>
 8040408:	4b04      	ldr	r3, [pc, #16]	; (804041c <__do_global_dtors_aux+0x1c>)
 804040a:	b113      	cbz	r3, 8040412 <__do_global_dtors_aux+0x12>
 804040c:	4804      	ldr	r0, [pc, #16]	; (8040420 <__do_global_dtors_aux+0x20>)
 804040e:	f3af 8000 	nop.w
 8040412:	2301      	movs	r3, #1
 8040414:	7023      	strb	r3, [r4, #0]
 8040416:	bd10      	pop	{r4, pc}
 8040418:	20001308 	.word	0x20001308
 804041c:	00000000 	.word	0x00000000
 8040420:	080517e8 	.word	0x080517e8

08040424 <frame_dummy>:
 8040424:	b508      	push	{r3, lr}
 8040426:	4b03      	ldr	r3, [pc, #12]	; (8040434 <frame_dummy+0x10>)
 8040428:	b11b      	cbz	r3, 8040432 <frame_dummy+0xe>
 804042a:	4903      	ldr	r1, [pc, #12]	; (8040438 <frame_dummy+0x14>)
 804042c:	4803      	ldr	r0, [pc, #12]	; (804043c <frame_dummy+0x18>)
 804042e:	f3af 8000 	nop.w
 8040432:	bd08      	pop	{r3, pc}
 8040434:	00000000 	.word	0x00000000
 8040438:	2000130c 	.word	0x2000130c
 804043c:	080517e8 	.word	0x080517e8

08040440 <memchr>:
 8040440:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8040444:	2a10      	cmp	r2, #16
 8040446:	db2b      	blt.n	80404a0 <memchr+0x60>
 8040448:	f010 0f07 	tst.w	r0, #7
 804044c:	d008      	beq.n	8040460 <memchr+0x20>
 804044e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8040452:	3a01      	subs	r2, #1
 8040454:	428b      	cmp	r3, r1
 8040456:	d02d      	beq.n	80404b4 <memchr+0x74>
 8040458:	f010 0f07 	tst.w	r0, #7
 804045c:	b342      	cbz	r2, 80404b0 <memchr+0x70>
 804045e:	d1f6      	bne.n	804044e <memchr+0xe>
 8040460:	b4f0      	push	{r4, r5, r6, r7}
 8040462:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8040466:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 804046a:	f022 0407 	bic.w	r4, r2, #7
 804046e:	f07f 0700 	mvns.w	r7, #0
 8040472:	2300      	movs	r3, #0
 8040474:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8040478:	3c08      	subs	r4, #8
 804047a:	ea85 0501 	eor.w	r5, r5, r1
 804047e:	ea86 0601 	eor.w	r6, r6, r1
 8040482:	fa85 f547 	uadd8	r5, r5, r7
 8040486:	faa3 f587 	sel	r5, r3, r7
 804048a:	fa86 f647 	uadd8	r6, r6, r7
 804048e:	faa5 f687 	sel	r6, r5, r7
 8040492:	b98e      	cbnz	r6, 80404b8 <memchr+0x78>
 8040494:	d1ee      	bne.n	8040474 <memchr+0x34>
 8040496:	bcf0      	pop	{r4, r5, r6, r7}
 8040498:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 804049c:	f002 0207 	and.w	r2, r2, #7
 80404a0:	b132      	cbz	r2, 80404b0 <memchr+0x70>
 80404a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80404a6:	3a01      	subs	r2, #1
 80404a8:	ea83 0301 	eor.w	r3, r3, r1
 80404ac:	b113      	cbz	r3, 80404b4 <memchr+0x74>
 80404ae:	d1f8      	bne.n	80404a2 <memchr+0x62>
 80404b0:	2000      	movs	r0, #0
 80404b2:	4770      	bx	lr
 80404b4:	3801      	subs	r0, #1
 80404b6:	4770      	bx	lr
 80404b8:	2d00      	cmp	r5, #0
 80404ba:	bf06      	itte	eq
 80404bc:	4635      	moveq	r5, r6
 80404be:	3803      	subeq	r0, #3
 80404c0:	3807      	subne	r0, #7
 80404c2:	f015 0f01 	tst.w	r5, #1
 80404c6:	d107      	bne.n	80404d8 <memchr+0x98>
 80404c8:	3001      	adds	r0, #1
 80404ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80404ce:	bf02      	ittt	eq
 80404d0:	3001      	addeq	r0, #1
 80404d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80404d6:	3001      	addeq	r0, #1
 80404d8:	bcf0      	pop	{r4, r5, r6, r7}
 80404da:	3801      	subs	r0, #1
 80404dc:	4770      	bx	lr
 80404de:	bf00      	nop

080404e0 <__aeabi_drsub>:
 80404e0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80404e4:	e002      	b.n	80404ec <__adddf3>
 80404e6:	bf00      	nop

080404e8 <__aeabi_dsub>:
 80404e8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080404ec <__adddf3>:
 80404ec:	b530      	push	{r4, r5, lr}
 80404ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80404f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80404f6:	ea94 0f05 	teq	r4, r5
 80404fa:	bf08      	it	eq
 80404fc:	ea90 0f02 	teqeq	r0, r2
 8040500:	bf1f      	itttt	ne
 8040502:	ea54 0c00 	orrsne.w	ip, r4, r0
 8040506:	ea55 0c02 	orrsne.w	ip, r5, r2
 804050a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 804050e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8040512:	f000 80e2 	beq.w	80406da <__adddf3+0x1ee>
 8040516:	ea4f 5454 	mov.w	r4, r4, lsr #21
 804051a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 804051e:	bfb8      	it	lt
 8040520:	426d      	neglt	r5, r5
 8040522:	dd0c      	ble.n	804053e <__adddf3+0x52>
 8040524:	442c      	add	r4, r5
 8040526:	ea80 0202 	eor.w	r2, r0, r2
 804052a:	ea81 0303 	eor.w	r3, r1, r3
 804052e:	ea82 0000 	eor.w	r0, r2, r0
 8040532:	ea83 0101 	eor.w	r1, r3, r1
 8040536:	ea80 0202 	eor.w	r2, r0, r2
 804053a:	ea81 0303 	eor.w	r3, r1, r3
 804053e:	2d36      	cmp	r5, #54	; 0x36
 8040540:	bf88      	it	hi
 8040542:	bd30      	pophi	{r4, r5, pc}
 8040544:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8040548:	ea4f 3101 	mov.w	r1, r1, lsl #12
 804054c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8040550:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8040554:	d002      	beq.n	804055c <__adddf3+0x70>
 8040556:	4240      	negs	r0, r0
 8040558:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 804055c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8040560:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8040564:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8040568:	d002      	beq.n	8040570 <__adddf3+0x84>
 804056a:	4252      	negs	r2, r2
 804056c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8040570:	ea94 0f05 	teq	r4, r5
 8040574:	f000 80a7 	beq.w	80406c6 <__adddf3+0x1da>
 8040578:	f1a4 0401 	sub.w	r4, r4, #1
 804057c:	f1d5 0e20 	rsbs	lr, r5, #32
 8040580:	db0d      	blt.n	804059e <__adddf3+0xb2>
 8040582:	fa02 fc0e 	lsl.w	ip, r2, lr
 8040586:	fa22 f205 	lsr.w	r2, r2, r5
 804058a:	1880      	adds	r0, r0, r2
 804058c:	f141 0100 	adc.w	r1, r1, #0
 8040590:	fa03 f20e 	lsl.w	r2, r3, lr
 8040594:	1880      	adds	r0, r0, r2
 8040596:	fa43 f305 	asr.w	r3, r3, r5
 804059a:	4159      	adcs	r1, r3
 804059c:	e00e      	b.n	80405bc <__adddf3+0xd0>
 804059e:	f1a5 0520 	sub.w	r5, r5, #32
 80405a2:	f10e 0e20 	add.w	lr, lr, #32
 80405a6:	2a01      	cmp	r2, #1
 80405a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80405ac:	bf28      	it	cs
 80405ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80405b2:	fa43 f305 	asr.w	r3, r3, r5
 80405b6:	18c0      	adds	r0, r0, r3
 80405b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80405bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80405c0:	d507      	bpl.n	80405d2 <__adddf3+0xe6>
 80405c2:	f04f 0e00 	mov.w	lr, #0
 80405c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80405ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80405ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80405d2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80405d6:	d31b      	bcc.n	8040610 <__adddf3+0x124>
 80405d8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80405dc:	d30c      	bcc.n	80405f8 <__adddf3+0x10c>
 80405de:	0849      	lsrs	r1, r1, #1
 80405e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80405e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80405e8:	f104 0401 	add.w	r4, r4, #1
 80405ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80405f0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80405f4:	f080 809a 	bcs.w	804072c <__adddf3+0x240>
 80405f8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80405fc:	bf08      	it	eq
 80405fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8040602:	f150 0000 	adcs.w	r0, r0, #0
 8040606:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 804060a:	ea41 0105 	orr.w	r1, r1, r5
 804060e:	bd30      	pop	{r4, r5, pc}
 8040610:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8040614:	4140      	adcs	r0, r0
 8040616:	eb41 0101 	adc.w	r1, r1, r1
 804061a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 804061e:	f1a4 0401 	sub.w	r4, r4, #1
 8040622:	d1e9      	bne.n	80405f8 <__adddf3+0x10c>
 8040624:	f091 0f00 	teq	r1, #0
 8040628:	bf04      	itt	eq
 804062a:	4601      	moveq	r1, r0
 804062c:	2000      	moveq	r0, #0
 804062e:	fab1 f381 	clz	r3, r1
 8040632:	bf08      	it	eq
 8040634:	3320      	addeq	r3, #32
 8040636:	f1a3 030b 	sub.w	r3, r3, #11
 804063a:	f1b3 0220 	subs.w	r2, r3, #32
 804063e:	da0c      	bge.n	804065a <__adddf3+0x16e>
 8040640:	320c      	adds	r2, #12
 8040642:	dd08      	ble.n	8040656 <__adddf3+0x16a>
 8040644:	f102 0c14 	add.w	ip, r2, #20
 8040648:	f1c2 020c 	rsb	r2, r2, #12
 804064c:	fa01 f00c 	lsl.w	r0, r1, ip
 8040650:	fa21 f102 	lsr.w	r1, r1, r2
 8040654:	e00c      	b.n	8040670 <__adddf3+0x184>
 8040656:	f102 0214 	add.w	r2, r2, #20
 804065a:	bfd8      	it	le
 804065c:	f1c2 0c20 	rsble	ip, r2, #32
 8040660:	fa01 f102 	lsl.w	r1, r1, r2
 8040664:	fa20 fc0c 	lsr.w	ip, r0, ip
 8040668:	bfdc      	itt	le
 804066a:	ea41 010c 	orrle.w	r1, r1, ip
 804066e:	4090      	lslle	r0, r2
 8040670:	1ae4      	subs	r4, r4, r3
 8040672:	bfa2      	ittt	ge
 8040674:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8040678:	4329      	orrge	r1, r5
 804067a:	bd30      	popge	{r4, r5, pc}
 804067c:	ea6f 0404 	mvn.w	r4, r4
 8040680:	3c1f      	subs	r4, #31
 8040682:	da1c      	bge.n	80406be <__adddf3+0x1d2>
 8040684:	340c      	adds	r4, #12
 8040686:	dc0e      	bgt.n	80406a6 <__adddf3+0x1ba>
 8040688:	f104 0414 	add.w	r4, r4, #20
 804068c:	f1c4 0220 	rsb	r2, r4, #32
 8040690:	fa20 f004 	lsr.w	r0, r0, r4
 8040694:	fa01 f302 	lsl.w	r3, r1, r2
 8040698:	ea40 0003 	orr.w	r0, r0, r3
 804069c:	fa21 f304 	lsr.w	r3, r1, r4
 80406a0:	ea45 0103 	orr.w	r1, r5, r3
 80406a4:	bd30      	pop	{r4, r5, pc}
 80406a6:	f1c4 040c 	rsb	r4, r4, #12
 80406aa:	f1c4 0220 	rsb	r2, r4, #32
 80406ae:	fa20 f002 	lsr.w	r0, r0, r2
 80406b2:	fa01 f304 	lsl.w	r3, r1, r4
 80406b6:	ea40 0003 	orr.w	r0, r0, r3
 80406ba:	4629      	mov	r1, r5
 80406bc:	bd30      	pop	{r4, r5, pc}
 80406be:	fa21 f004 	lsr.w	r0, r1, r4
 80406c2:	4629      	mov	r1, r5
 80406c4:	bd30      	pop	{r4, r5, pc}
 80406c6:	f094 0f00 	teq	r4, #0
 80406ca:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80406ce:	bf06      	itte	eq
 80406d0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80406d4:	3401      	addeq	r4, #1
 80406d6:	3d01      	subne	r5, #1
 80406d8:	e74e      	b.n	8040578 <__adddf3+0x8c>
 80406da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80406de:	bf18      	it	ne
 80406e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80406e4:	d029      	beq.n	804073a <__adddf3+0x24e>
 80406e6:	ea94 0f05 	teq	r4, r5
 80406ea:	bf08      	it	eq
 80406ec:	ea90 0f02 	teqeq	r0, r2
 80406f0:	d005      	beq.n	80406fe <__adddf3+0x212>
 80406f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80406f6:	bf04      	itt	eq
 80406f8:	4619      	moveq	r1, r3
 80406fa:	4610      	moveq	r0, r2
 80406fc:	bd30      	pop	{r4, r5, pc}
 80406fe:	ea91 0f03 	teq	r1, r3
 8040702:	bf1e      	ittt	ne
 8040704:	2100      	movne	r1, #0
 8040706:	2000      	movne	r0, #0
 8040708:	bd30      	popne	{r4, r5, pc}
 804070a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 804070e:	d105      	bne.n	804071c <__adddf3+0x230>
 8040710:	0040      	lsls	r0, r0, #1
 8040712:	4149      	adcs	r1, r1
 8040714:	bf28      	it	cs
 8040716:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 804071a:	bd30      	pop	{r4, r5, pc}
 804071c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8040720:	bf3c      	itt	cc
 8040722:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8040726:	bd30      	popcc	{r4, r5, pc}
 8040728:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 804072c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8040730:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8040734:	f04f 0000 	mov.w	r0, #0
 8040738:	bd30      	pop	{r4, r5, pc}
 804073a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 804073e:	bf1a      	itte	ne
 8040740:	4619      	movne	r1, r3
 8040742:	4610      	movne	r0, r2
 8040744:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8040748:	bf1c      	itt	ne
 804074a:	460b      	movne	r3, r1
 804074c:	4602      	movne	r2, r0
 804074e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8040752:	bf06      	itte	eq
 8040754:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8040758:	ea91 0f03 	teqeq	r1, r3
 804075c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8040760:	bd30      	pop	{r4, r5, pc}
 8040762:	bf00      	nop

08040764 <__aeabi_ui2d>:
 8040764:	f090 0f00 	teq	r0, #0
 8040768:	bf04      	itt	eq
 804076a:	2100      	moveq	r1, #0
 804076c:	4770      	bxeq	lr
 804076e:	b530      	push	{r4, r5, lr}
 8040770:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8040774:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8040778:	f04f 0500 	mov.w	r5, #0
 804077c:	f04f 0100 	mov.w	r1, #0
 8040780:	e750      	b.n	8040624 <__adddf3+0x138>
 8040782:	bf00      	nop

08040784 <__aeabi_i2d>:
 8040784:	f090 0f00 	teq	r0, #0
 8040788:	bf04      	itt	eq
 804078a:	2100      	moveq	r1, #0
 804078c:	4770      	bxeq	lr
 804078e:	b530      	push	{r4, r5, lr}
 8040790:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8040794:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8040798:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 804079c:	bf48      	it	mi
 804079e:	4240      	negmi	r0, r0
 80407a0:	f04f 0100 	mov.w	r1, #0
 80407a4:	e73e      	b.n	8040624 <__adddf3+0x138>
 80407a6:	bf00      	nop

080407a8 <__aeabi_f2d>:
 80407a8:	0042      	lsls	r2, r0, #1
 80407aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80407ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80407b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80407b6:	bf1f      	itttt	ne
 80407b8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80407bc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80407c0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80407c4:	4770      	bxne	lr
 80407c6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80407ca:	bf08      	it	eq
 80407cc:	4770      	bxeq	lr
 80407ce:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80407d2:	bf04      	itt	eq
 80407d4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80407d8:	4770      	bxeq	lr
 80407da:	b530      	push	{r4, r5, lr}
 80407dc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80407e0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80407e4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80407e8:	e71c      	b.n	8040624 <__adddf3+0x138>
 80407ea:	bf00      	nop

080407ec <__aeabi_ul2d>:
 80407ec:	ea50 0201 	orrs.w	r2, r0, r1
 80407f0:	bf08      	it	eq
 80407f2:	4770      	bxeq	lr
 80407f4:	b530      	push	{r4, r5, lr}
 80407f6:	f04f 0500 	mov.w	r5, #0
 80407fa:	e00a      	b.n	8040812 <__aeabi_l2d+0x16>

080407fc <__aeabi_l2d>:
 80407fc:	ea50 0201 	orrs.w	r2, r0, r1
 8040800:	bf08      	it	eq
 8040802:	4770      	bxeq	lr
 8040804:	b530      	push	{r4, r5, lr}
 8040806:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 804080a:	d502      	bpl.n	8040812 <__aeabi_l2d+0x16>
 804080c:	4240      	negs	r0, r0
 804080e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8040812:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8040816:	f104 0432 	add.w	r4, r4, #50	; 0x32
 804081a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 804081e:	f43f aed8 	beq.w	80405d2 <__adddf3+0xe6>
 8040822:	f04f 0203 	mov.w	r2, #3
 8040826:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 804082a:	bf18      	it	ne
 804082c:	3203      	addne	r2, #3
 804082e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8040832:	bf18      	it	ne
 8040834:	3203      	addne	r2, #3
 8040836:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 804083a:	f1c2 0320 	rsb	r3, r2, #32
 804083e:	fa00 fc03 	lsl.w	ip, r0, r3
 8040842:	fa20 f002 	lsr.w	r0, r0, r2
 8040846:	fa01 fe03 	lsl.w	lr, r1, r3
 804084a:	ea40 000e 	orr.w	r0, r0, lr
 804084e:	fa21 f102 	lsr.w	r1, r1, r2
 8040852:	4414      	add	r4, r2
 8040854:	e6bd      	b.n	80405d2 <__adddf3+0xe6>
 8040856:	bf00      	nop

08040858 <__aeabi_dmul>:
 8040858:	b570      	push	{r4, r5, r6, lr}
 804085a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 804085e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8040862:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8040866:	bf1d      	ittte	ne
 8040868:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 804086c:	ea94 0f0c 	teqne	r4, ip
 8040870:	ea95 0f0c 	teqne	r5, ip
 8040874:	f000 f8de 	bleq	8040a34 <__aeabi_dmul+0x1dc>
 8040878:	442c      	add	r4, r5
 804087a:	ea81 0603 	eor.w	r6, r1, r3
 804087e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8040882:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8040886:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 804088a:	bf18      	it	ne
 804088c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8040890:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8040894:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8040898:	d038      	beq.n	804090c <__aeabi_dmul+0xb4>
 804089a:	fba0 ce02 	umull	ip, lr, r0, r2
 804089e:	f04f 0500 	mov.w	r5, #0
 80408a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80408a6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80408aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80408ae:	f04f 0600 	mov.w	r6, #0
 80408b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80408b6:	f09c 0f00 	teq	ip, #0
 80408ba:	bf18      	it	ne
 80408bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80408c0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80408c4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80408c8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80408cc:	d204      	bcs.n	80408d8 <__aeabi_dmul+0x80>
 80408ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80408d2:	416d      	adcs	r5, r5
 80408d4:	eb46 0606 	adc.w	r6, r6, r6
 80408d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80408dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80408e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80408e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80408e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80408ec:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80408f0:	bf88      	it	hi
 80408f2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80408f6:	d81e      	bhi.n	8040936 <__aeabi_dmul+0xde>
 80408f8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80408fc:	bf08      	it	eq
 80408fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8040902:	f150 0000 	adcs.w	r0, r0, #0
 8040906:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 804090a:	bd70      	pop	{r4, r5, r6, pc}
 804090c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8040910:	ea46 0101 	orr.w	r1, r6, r1
 8040914:	ea40 0002 	orr.w	r0, r0, r2
 8040918:	ea81 0103 	eor.w	r1, r1, r3
 804091c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8040920:	bfc2      	ittt	gt
 8040922:	ebd4 050c 	rsbsgt	r5, r4, ip
 8040926:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 804092a:	bd70      	popgt	{r4, r5, r6, pc}
 804092c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8040930:	f04f 0e00 	mov.w	lr, #0
 8040934:	3c01      	subs	r4, #1
 8040936:	f300 80ab 	bgt.w	8040a90 <__aeabi_dmul+0x238>
 804093a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 804093e:	bfde      	ittt	le
 8040940:	2000      	movle	r0, #0
 8040942:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8040946:	bd70      	pople	{r4, r5, r6, pc}
 8040948:	f1c4 0400 	rsb	r4, r4, #0
 804094c:	3c20      	subs	r4, #32
 804094e:	da35      	bge.n	80409bc <__aeabi_dmul+0x164>
 8040950:	340c      	adds	r4, #12
 8040952:	dc1b      	bgt.n	804098c <__aeabi_dmul+0x134>
 8040954:	f104 0414 	add.w	r4, r4, #20
 8040958:	f1c4 0520 	rsb	r5, r4, #32
 804095c:	fa00 f305 	lsl.w	r3, r0, r5
 8040960:	fa20 f004 	lsr.w	r0, r0, r4
 8040964:	fa01 f205 	lsl.w	r2, r1, r5
 8040968:	ea40 0002 	orr.w	r0, r0, r2
 804096c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8040970:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8040974:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8040978:	fa21 f604 	lsr.w	r6, r1, r4
 804097c:	eb42 0106 	adc.w	r1, r2, r6
 8040980:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8040984:	bf08      	it	eq
 8040986:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 804098a:	bd70      	pop	{r4, r5, r6, pc}
 804098c:	f1c4 040c 	rsb	r4, r4, #12
 8040990:	f1c4 0520 	rsb	r5, r4, #32
 8040994:	fa00 f304 	lsl.w	r3, r0, r4
 8040998:	fa20 f005 	lsr.w	r0, r0, r5
 804099c:	fa01 f204 	lsl.w	r2, r1, r4
 80409a0:	ea40 0002 	orr.w	r0, r0, r2
 80409a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80409a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80409ac:	f141 0100 	adc.w	r1, r1, #0
 80409b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80409b4:	bf08      	it	eq
 80409b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80409ba:	bd70      	pop	{r4, r5, r6, pc}
 80409bc:	f1c4 0520 	rsb	r5, r4, #32
 80409c0:	fa00 f205 	lsl.w	r2, r0, r5
 80409c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80409c8:	fa20 f304 	lsr.w	r3, r0, r4
 80409cc:	fa01 f205 	lsl.w	r2, r1, r5
 80409d0:	ea43 0302 	orr.w	r3, r3, r2
 80409d4:	fa21 f004 	lsr.w	r0, r1, r4
 80409d8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80409dc:	fa21 f204 	lsr.w	r2, r1, r4
 80409e0:	ea20 0002 	bic.w	r0, r0, r2
 80409e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80409e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80409ec:	bf08      	it	eq
 80409ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80409f2:	bd70      	pop	{r4, r5, r6, pc}
 80409f4:	f094 0f00 	teq	r4, #0
 80409f8:	d10f      	bne.n	8040a1a <__aeabi_dmul+0x1c2>
 80409fa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80409fe:	0040      	lsls	r0, r0, #1
 8040a00:	eb41 0101 	adc.w	r1, r1, r1
 8040a04:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8040a08:	bf08      	it	eq
 8040a0a:	3c01      	subeq	r4, #1
 8040a0c:	d0f7      	beq.n	80409fe <__aeabi_dmul+0x1a6>
 8040a0e:	ea41 0106 	orr.w	r1, r1, r6
 8040a12:	f095 0f00 	teq	r5, #0
 8040a16:	bf18      	it	ne
 8040a18:	4770      	bxne	lr
 8040a1a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8040a1e:	0052      	lsls	r2, r2, #1
 8040a20:	eb43 0303 	adc.w	r3, r3, r3
 8040a24:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8040a28:	bf08      	it	eq
 8040a2a:	3d01      	subeq	r5, #1
 8040a2c:	d0f7      	beq.n	8040a1e <__aeabi_dmul+0x1c6>
 8040a2e:	ea43 0306 	orr.w	r3, r3, r6
 8040a32:	4770      	bx	lr
 8040a34:	ea94 0f0c 	teq	r4, ip
 8040a38:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8040a3c:	bf18      	it	ne
 8040a3e:	ea95 0f0c 	teqne	r5, ip
 8040a42:	d00c      	beq.n	8040a5e <__aeabi_dmul+0x206>
 8040a44:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8040a48:	bf18      	it	ne
 8040a4a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8040a4e:	d1d1      	bne.n	80409f4 <__aeabi_dmul+0x19c>
 8040a50:	ea81 0103 	eor.w	r1, r1, r3
 8040a54:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8040a58:	f04f 0000 	mov.w	r0, #0
 8040a5c:	bd70      	pop	{r4, r5, r6, pc}
 8040a5e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8040a62:	bf06      	itte	eq
 8040a64:	4610      	moveq	r0, r2
 8040a66:	4619      	moveq	r1, r3
 8040a68:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8040a6c:	d019      	beq.n	8040aa2 <__aeabi_dmul+0x24a>
 8040a6e:	ea94 0f0c 	teq	r4, ip
 8040a72:	d102      	bne.n	8040a7a <__aeabi_dmul+0x222>
 8040a74:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8040a78:	d113      	bne.n	8040aa2 <__aeabi_dmul+0x24a>
 8040a7a:	ea95 0f0c 	teq	r5, ip
 8040a7e:	d105      	bne.n	8040a8c <__aeabi_dmul+0x234>
 8040a80:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8040a84:	bf1c      	itt	ne
 8040a86:	4610      	movne	r0, r2
 8040a88:	4619      	movne	r1, r3
 8040a8a:	d10a      	bne.n	8040aa2 <__aeabi_dmul+0x24a>
 8040a8c:	ea81 0103 	eor.w	r1, r1, r3
 8040a90:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8040a94:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8040a98:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8040a9c:	f04f 0000 	mov.w	r0, #0
 8040aa0:	bd70      	pop	{r4, r5, r6, pc}
 8040aa2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8040aa6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8040aaa:	bd70      	pop	{r4, r5, r6, pc}

08040aac <__aeabi_ddiv>:
 8040aac:	b570      	push	{r4, r5, r6, lr}
 8040aae:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8040ab2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8040ab6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8040aba:	bf1d      	ittte	ne
 8040abc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8040ac0:	ea94 0f0c 	teqne	r4, ip
 8040ac4:	ea95 0f0c 	teqne	r5, ip
 8040ac8:	f000 f8a7 	bleq	8040c1a <__aeabi_ddiv+0x16e>
 8040acc:	eba4 0405 	sub.w	r4, r4, r5
 8040ad0:	ea81 0e03 	eor.w	lr, r1, r3
 8040ad4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8040ad8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8040adc:	f000 8088 	beq.w	8040bf0 <__aeabi_ddiv+0x144>
 8040ae0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8040ae4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8040ae8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8040aec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8040af0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8040af4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8040af8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8040afc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8040b00:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8040b04:	429d      	cmp	r5, r3
 8040b06:	bf08      	it	eq
 8040b08:	4296      	cmpeq	r6, r2
 8040b0a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8040b0e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8040b12:	d202      	bcs.n	8040b1a <__aeabi_ddiv+0x6e>
 8040b14:	085b      	lsrs	r3, r3, #1
 8040b16:	ea4f 0232 	mov.w	r2, r2, rrx
 8040b1a:	1ab6      	subs	r6, r6, r2
 8040b1c:	eb65 0503 	sbc.w	r5, r5, r3
 8040b20:	085b      	lsrs	r3, r3, #1
 8040b22:	ea4f 0232 	mov.w	r2, r2, rrx
 8040b26:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8040b2a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8040b2e:	ebb6 0e02 	subs.w	lr, r6, r2
 8040b32:	eb75 0e03 	sbcs.w	lr, r5, r3
 8040b36:	bf22      	ittt	cs
 8040b38:	1ab6      	subcs	r6, r6, r2
 8040b3a:	4675      	movcs	r5, lr
 8040b3c:	ea40 000c 	orrcs.w	r0, r0, ip
 8040b40:	085b      	lsrs	r3, r3, #1
 8040b42:	ea4f 0232 	mov.w	r2, r2, rrx
 8040b46:	ebb6 0e02 	subs.w	lr, r6, r2
 8040b4a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8040b4e:	bf22      	ittt	cs
 8040b50:	1ab6      	subcs	r6, r6, r2
 8040b52:	4675      	movcs	r5, lr
 8040b54:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8040b58:	085b      	lsrs	r3, r3, #1
 8040b5a:	ea4f 0232 	mov.w	r2, r2, rrx
 8040b5e:	ebb6 0e02 	subs.w	lr, r6, r2
 8040b62:	eb75 0e03 	sbcs.w	lr, r5, r3
 8040b66:	bf22      	ittt	cs
 8040b68:	1ab6      	subcs	r6, r6, r2
 8040b6a:	4675      	movcs	r5, lr
 8040b6c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8040b70:	085b      	lsrs	r3, r3, #1
 8040b72:	ea4f 0232 	mov.w	r2, r2, rrx
 8040b76:	ebb6 0e02 	subs.w	lr, r6, r2
 8040b7a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8040b7e:	bf22      	ittt	cs
 8040b80:	1ab6      	subcs	r6, r6, r2
 8040b82:	4675      	movcs	r5, lr
 8040b84:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8040b88:	ea55 0e06 	orrs.w	lr, r5, r6
 8040b8c:	d018      	beq.n	8040bc0 <__aeabi_ddiv+0x114>
 8040b8e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8040b92:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8040b96:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8040b9a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8040b9e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8040ba2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8040ba6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8040baa:	d1c0      	bne.n	8040b2e <__aeabi_ddiv+0x82>
 8040bac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8040bb0:	d10b      	bne.n	8040bca <__aeabi_ddiv+0x11e>
 8040bb2:	ea41 0100 	orr.w	r1, r1, r0
 8040bb6:	f04f 0000 	mov.w	r0, #0
 8040bba:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8040bbe:	e7b6      	b.n	8040b2e <__aeabi_ddiv+0x82>
 8040bc0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8040bc4:	bf04      	itt	eq
 8040bc6:	4301      	orreq	r1, r0
 8040bc8:	2000      	moveq	r0, #0
 8040bca:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8040bce:	bf88      	it	hi
 8040bd0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8040bd4:	f63f aeaf 	bhi.w	8040936 <__aeabi_dmul+0xde>
 8040bd8:	ebb5 0c03 	subs.w	ip, r5, r3
 8040bdc:	bf04      	itt	eq
 8040bde:	ebb6 0c02 	subseq.w	ip, r6, r2
 8040be2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8040be6:	f150 0000 	adcs.w	r0, r0, #0
 8040bea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8040bee:	bd70      	pop	{r4, r5, r6, pc}
 8040bf0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8040bf4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8040bf8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8040bfc:	bfc2      	ittt	gt
 8040bfe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8040c02:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8040c06:	bd70      	popgt	{r4, r5, r6, pc}
 8040c08:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8040c0c:	f04f 0e00 	mov.w	lr, #0
 8040c10:	3c01      	subs	r4, #1
 8040c12:	e690      	b.n	8040936 <__aeabi_dmul+0xde>
 8040c14:	ea45 0e06 	orr.w	lr, r5, r6
 8040c18:	e68d      	b.n	8040936 <__aeabi_dmul+0xde>
 8040c1a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8040c1e:	ea94 0f0c 	teq	r4, ip
 8040c22:	bf08      	it	eq
 8040c24:	ea95 0f0c 	teqeq	r5, ip
 8040c28:	f43f af3b 	beq.w	8040aa2 <__aeabi_dmul+0x24a>
 8040c2c:	ea94 0f0c 	teq	r4, ip
 8040c30:	d10a      	bne.n	8040c48 <__aeabi_ddiv+0x19c>
 8040c32:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8040c36:	f47f af34 	bne.w	8040aa2 <__aeabi_dmul+0x24a>
 8040c3a:	ea95 0f0c 	teq	r5, ip
 8040c3e:	f47f af25 	bne.w	8040a8c <__aeabi_dmul+0x234>
 8040c42:	4610      	mov	r0, r2
 8040c44:	4619      	mov	r1, r3
 8040c46:	e72c      	b.n	8040aa2 <__aeabi_dmul+0x24a>
 8040c48:	ea95 0f0c 	teq	r5, ip
 8040c4c:	d106      	bne.n	8040c5c <__aeabi_ddiv+0x1b0>
 8040c4e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8040c52:	f43f aefd 	beq.w	8040a50 <__aeabi_dmul+0x1f8>
 8040c56:	4610      	mov	r0, r2
 8040c58:	4619      	mov	r1, r3
 8040c5a:	e722      	b.n	8040aa2 <__aeabi_dmul+0x24a>
 8040c5c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8040c60:	bf18      	it	ne
 8040c62:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8040c66:	f47f aec5 	bne.w	80409f4 <__aeabi_dmul+0x19c>
 8040c6a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8040c6e:	f47f af0d 	bne.w	8040a8c <__aeabi_dmul+0x234>
 8040c72:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8040c76:	f47f aeeb 	bne.w	8040a50 <__aeabi_dmul+0x1f8>
 8040c7a:	e712      	b.n	8040aa2 <__aeabi_dmul+0x24a>

08040c7c <__gedf2>:
 8040c7c:	f04f 3cff 	mov.w	ip, #4294967295
 8040c80:	e006      	b.n	8040c90 <__cmpdf2+0x4>
 8040c82:	bf00      	nop

08040c84 <__ledf2>:
 8040c84:	f04f 0c01 	mov.w	ip, #1
 8040c88:	e002      	b.n	8040c90 <__cmpdf2+0x4>
 8040c8a:	bf00      	nop

08040c8c <__cmpdf2>:
 8040c8c:	f04f 0c01 	mov.w	ip, #1
 8040c90:	f84d cd04 	str.w	ip, [sp, #-4]!
 8040c94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8040c98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8040c9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8040ca0:	bf18      	it	ne
 8040ca2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8040ca6:	d01b      	beq.n	8040ce0 <__cmpdf2+0x54>
 8040ca8:	b001      	add	sp, #4
 8040caa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8040cae:	bf0c      	ite	eq
 8040cb0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8040cb4:	ea91 0f03 	teqne	r1, r3
 8040cb8:	bf02      	ittt	eq
 8040cba:	ea90 0f02 	teqeq	r0, r2
 8040cbe:	2000      	moveq	r0, #0
 8040cc0:	4770      	bxeq	lr
 8040cc2:	f110 0f00 	cmn.w	r0, #0
 8040cc6:	ea91 0f03 	teq	r1, r3
 8040cca:	bf58      	it	pl
 8040ccc:	4299      	cmppl	r1, r3
 8040cce:	bf08      	it	eq
 8040cd0:	4290      	cmpeq	r0, r2
 8040cd2:	bf2c      	ite	cs
 8040cd4:	17d8      	asrcs	r0, r3, #31
 8040cd6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8040cda:	f040 0001 	orr.w	r0, r0, #1
 8040cde:	4770      	bx	lr
 8040ce0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8040ce4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8040ce8:	d102      	bne.n	8040cf0 <__cmpdf2+0x64>
 8040cea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8040cee:	d107      	bne.n	8040d00 <__cmpdf2+0x74>
 8040cf0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8040cf4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8040cf8:	d1d6      	bne.n	8040ca8 <__cmpdf2+0x1c>
 8040cfa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8040cfe:	d0d3      	beq.n	8040ca8 <__cmpdf2+0x1c>
 8040d00:	f85d 0b04 	ldr.w	r0, [sp], #4
 8040d04:	4770      	bx	lr
 8040d06:	bf00      	nop

08040d08 <__aeabi_cdrcmple>:
 8040d08:	4684      	mov	ip, r0
 8040d0a:	4610      	mov	r0, r2
 8040d0c:	4662      	mov	r2, ip
 8040d0e:	468c      	mov	ip, r1
 8040d10:	4619      	mov	r1, r3
 8040d12:	4663      	mov	r3, ip
 8040d14:	e000      	b.n	8040d18 <__aeabi_cdcmpeq>
 8040d16:	bf00      	nop

08040d18 <__aeabi_cdcmpeq>:
 8040d18:	b501      	push	{r0, lr}
 8040d1a:	f7ff ffb7 	bl	8040c8c <__cmpdf2>
 8040d1e:	2800      	cmp	r0, #0
 8040d20:	bf48      	it	mi
 8040d22:	f110 0f00 	cmnmi.w	r0, #0
 8040d26:	bd01      	pop	{r0, pc}

08040d28 <__aeabi_dcmpeq>:
 8040d28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8040d2c:	f7ff fff4 	bl	8040d18 <__aeabi_cdcmpeq>
 8040d30:	bf0c      	ite	eq
 8040d32:	2001      	moveq	r0, #1
 8040d34:	2000      	movne	r0, #0
 8040d36:	f85d fb08 	ldr.w	pc, [sp], #8
 8040d3a:	bf00      	nop

08040d3c <__aeabi_dcmplt>:
 8040d3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8040d40:	f7ff ffea 	bl	8040d18 <__aeabi_cdcmpeq>
 8040d44:	bf34      	ite	cc
 8040d46:	2001      	movcc	r0, #1
 8040d48:	2000      	movcs	r0, #0
 8040d4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8040d4e:	bf00      	nop

08040d50 <__aeabi_dcmple>:
 8040d50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8040d54:	f7ff ffe0 	bl	8040d18 <__aeabi_cdcmpeq>
 8040d58:	bf94      	ite	ls
 8040d5a:	2001      	movls	r0, #1
 8040d5c:	2000      	movhi	r0, #0
 8040d5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8040d62:	bf00      	nop

08040d64 <__aeabi_dcmpge>:
 8040d64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8040d68:	f7ff ffce 	bl	8040d08 <__aeabi_cdrcmple>
 8040d6c:	bf94      	ite	ls
 8040d6e:	2001      	movls	r0, #1
 8040d70:	2000      	movhi	r0, #0
 8040d72:	f85d fb08 	ldr.w	pc, [sp], #8
 8040d76:	bf00      	nop

08040d78 <__aeabi_dcmpgt>:
 8040d78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8040d7c:	f7ff ffc4 	bl	8040d08 <__aeabi_cdrcmple>
 8040d80:	bf34      	ite	cc
 8040d82:	2001      	movcc	r0, #1
 8040d84:	2000      	movcs	r0, #0
 8040d86:	f85d fb08 	ldr.w	pc, [sp], #8
 8040d8a:	bf00      	nop

08040d8c <__aeabi_d2iz>:
 8040d8c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8040d90:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8040d94:	d215      	bcs.n	8040dc2 <__aeabi_d2iz+0x36>
 8040d96:	d511      	bpl.n	8040dbc <__aeabi_d2iz+0x30>
 8040d98:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8040d9c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8040da0:	d912      	bls.n	8040dc8 <__aeabi_d2iz+0x3c>
 8040da2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8040da6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8040daa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8040dae:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8040db2:	fa23 f002 	lsr.w	r0, r3, r2
 8040db6:	bf18      	it	ne
 8040db8:	4240      	negne	r0, r0
 8040dba:	4770      	bx	lr
 8040dbc:	f04f 0000 	mov.w	r0, #0
 8040dc0:	4770      	bx	lr
 8040dc2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8040dc6:	d105      	bne.n	8040dd4 <__aeabi_d2iz+0x48>
 8040dc8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8040dcc:	bf08      	it	eq
 8040dce:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8040dd2:	4770      	bx	lr
 8040dd4:	f04f 0000 	mov.w	r0, #0
 8040dd8:	4770      	bx	lr
 8040dda:	bf00      	nop

08040ddc <__aeabi_d2uiz>:
 8040ddc:	004a      	lsls	r2, r1, #1
 8040dde:	d211      	bcs.n	8040e04 <__aeabi_d2uiz+0x28>
 8040de0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8040de4:	d211      	bcs.n	8040e0a <__aeabi_d2uiz+0x2e>
 8040de6:	d50d      	bpl.n	8040e04 <__aeabi_d2uiz+0x28>
 8040de8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8040dec:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8040df0:	d40e      	bmi.n	8040e10 <__aeabi_d2uiz+0x34>
 8040df2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8040df6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8040dfa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8040dfe:	fa23 f002 	lsr.w	r0, r3, r2
 8040e02:	4770      	bx	lr
 8040e04:	f04f 0000 	mov.w	r0, #0
 8040e08:	4770      	bx	lr
 8040e0a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8040e0e:	d102      	bne.n	8040e16 <__aeabi_d2uiz+0x3a>
 8040e10:	f04f 30ff 	mov.w	r0, #4294967295
 8040e14:	4770      	bx	lr
 8040e16:	f04f 0000 	mov.w	r0, #0
 8040e1a:	4770      	bx	lr

08040e1c <__aeabi_uldivmod>:
 8040e1c:	b953      	cbnz	r3, 8040e34 <__aeabi_uldivmod+0x18>
 8040e1e:	b94a      	cbnz	r2, 8040e34 <__aeabi_uldivmod+0x18>
 8040e20:	2900      	cmp	r1, #0
 8040e22:	bf08      	it	eq
 8040e24:	2800      	cmpeq	r0, #0
 8040e26:	bf1c      	itt	ne
 8040e28:	f04f 31ff 	movne.w	r1, #4294967295
 8040e2c:	f04f 30ff 	movne.w	r0, #4294967295
 8040e30:	f000 b972 	b.w	8041118 <__aeabi_idiv0>
 8040e34:	f1ad 0c08 	sub.w	ip, sp, #8
 8040e38:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8040e3c:	f000 f806 	bl	8040e4c <__udivmoddi4>
 8040e40:	f8dd e004 	ldr.w	lr, [sp, #4]
 8040e44:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8040e48:	b004      	add	sp, #16
 8040e4a:	4770      	bx	lr

08040e4c <__udivmoddi4>:
 8040e4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8040e50:	9e08      	ldr	r6, [sp, #32]
 8040e52:	4604      	mov	r4, r0
 8040e54:	4688      	mov	r8, r1
 8040e56:	2b00      	cmp	r3, #0
 8040e58:	d14b      	bne.n	8040ef2 <__udivmoddi4+0xa6>
 8040e5a:	428a      	cmp	r2, r1
 8040e5c:	4615      	mov	r5, r2
 8040e5e:	d967      	bls.n	8040f30 <__udivmoddi4+0xe4>
 8040e60:	fab2 f282 	clz	r2, r2
 8040e64:	b14a      	cbz	r2, 8040e7a <__udivmoddi4+0x2e>
 8040e66:	f1c2 0720 	rsb	r7, r2, #32
 8040e6a:	fa01 f302 	lsl.w	r3, r1, r2
 8040e6e:	fa20 f707 	lsr.w	r7, r0, r7
 8040e72:	4095      	lsls	r5, r2
 8040e74:	ea47 0803 	orr.w	r8, r7, r3
 8040e78:	4094      	lsls	r4, r2
 8040e7a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8040e7e:	0c23      	lsrs	r3, r4, #16
 8040e80:	fbb8 f7fe 	udiv	r7, r8, lr
 8040e84:	fa1f fc85 	uxth.w	ip, r5
 8040e88:	fb0e 8817 	mls	r8, lr, r7, r8
 8040e8c:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8040e90:	fb07 f10c 	mul.w	r1, r7, ip
 8040e94:	4299      	cmp	r1, r3
 8040e96:	d909      	bls.n	8040eac <__udivmoddi4+0x60>
 8040e98:	18eb      	adds	r3, r5, r3
 8040e9a:	f107 30ff 	add.w	r0, r7, #4294967295
 8040e9e:	f080 811b 	bcs.w	80410d8 <__udivmoddi4+0x28c>
 8040ea2:	4299      	cmp	r1, r3
 8040ea4:	f240 8118 	bls.w	80410d8 <__udivmoddi4+0x28c>
 8040ea8:	3f02      	subs	r7, #2
 8040eaa:	442b      	add	r3, r5
 8040eac:	1a5b      	subs	r3, r3, r1
 8040eae:	b2a4      	uxth	r4, r4
 8040eb0:	fbb3 f0fe 	udiv	r0, r3, lr
 8040eb4:	fb0e 3310 	mls	r3, lr, r0, r3
 8040eb8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8040ebc:	fb00 fc0c 	mul.w	ip, r0, ip
 8040ec0:	45a4      	cmp	ip, r4
 8040ec2:	d909      	bls.n	8040ed8 <__udivmoddi4+0x8c>
 8040ec4:	192c      	adds	r4, r5, r4
 8040ec6:	f100 33ff 	add.w	r3, r0, #4294967295
 8040eca:	f080 8107 	bcs.w	80410dc <__udivmoddi4+0x290>
 8040ece:	45a4      	cmp	ip, r4
 8040ed0:	f240 8104 	bls.w	80410dc <__udivmoddi4+0x290>
 8040ed4:	3802      	subs	r0, #2
 8040ed6:	442c      	add	r4, r5
 8040ed8:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8040edc:	eba4 040c 	sub.w	r4, r4, ip
 8040ee0:	2700      	movs	r7, #0
 8040ee2:	b11e      	cbz	r6, 8040eec <__udivmoddi4+0xa0>
 8040ee4:	40d4      	lsrs	r4, r2
 8040ee6:	2300      	movs	r3, #0
 8040ee8:	e9c6 4300 	strd	r4, r3, [r6]
 8040eec:	4639      	mov	r1, r7
 8040eee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8040ef2:	428b      	cmp	r3, r1
 8040ef4:	d909      	bls.n	8040f0a <__udivmoddi4+0xbe>
 8040ef6:	2e00      	cmp	r6, #0
 8040ef8:	f000 80eb 	beq.w	80410d2 <__udivmoddi4+0x286>
 8040efc:	2700      	movs	r7, #0
 8040efe:	e9c6 0100 	strd	r0, r1, [r6]
 8040f02:	4638      	mov	r0, r7
 8040f04:	4639      	mov	r1, r7
 8040f06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8040f0a:	fab3 f783 	clz	r7, r3
 8040f0e:	2f00      	cmp	r7, #0
 8040f10:	d147      	bne.n	8040fa2 <__udivmoddi4+0x156>
 8040f12:	428b      	cmp	r3, r1
 8040f14:	d302      	bcc.n	8040f1c <__udivmoddi4+0xd0>
 8040f16:	4282      	cmp	r2, r0
 8040f18:	f200 80fa 	bhi.w	8041110 <__udivmoddi4+0x2c4>
 8040f1c:	1a84      	subs	r4, r0, r2
 8040f1e:	eb61 0303 	sbc.w	r3, r1, r3
 8040f22:	2001      	movs	r0, #1
 8040f24:	4698      	mov	r8, r3
 8040f26:	2e00      	cmp	r6, #0
 8040f28:	d0e0      	beq.n	8040eec <__udivmoddi4+0xa0>
 8040f2a:	e9c6 4800 	strd	r4, r8, [r6]
 8040f2e:	e7dd      	b.n	8040eec <__udivmoddi4+0xa0>
 8040f30:	b902      	cbnz	r2, 8040f34 <__udivmoddi4+0xe8>
 8040f32:	deff      	udf	#255	; 0xff
 8040f34:	fab2 f282 	clz	r2, r2
 8040f38:	2a00      	cmp	r2, #0
 8040f3a:	f040 808f 	bne.w	804105c <__udivmoddi4+0x210>
 8040f3e:	1b49      	subs	r1, r1, r5
 8040f40:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8040f44:	fa1f f885 	uxth.w	r8, r5
 8040f48:	2701      	movs	r7, #1
 8040f4a:	fbb1 fcfe 	udiv	ip, r1, lr
 8040f4e:	0c23      	lsrs	r3, r4, #16
 8040f50:	fb0e 111c 	mls	r1, lr, ip, r1
 8040f54:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8040f58:	fb08 f10c 	mul.w	r1, r8, ip
 8040f5c:	4299      	cmp	r1, r3
 8040f5e:	d907      	bls.n	8040f70 <__udivmoddi4+0x124>
 8040f60:	18eb      	adds	r3, r5, r3
 8040f62:	f10c 30ff 	add.w	r0, ip, #4294967295
 8040f66:	d202      	bcs.n	8040f6e <__udivmoddi4+0x122>
 8040f68:	4299      	cmp	r1, r3
 8040f6a:	f200 80cd 	bhi.w	8041108 <__udivmoddi4+0x2bc>
 8040f6e:	4684      	mov	ip, r0
 8040f70:	1a59      	subs	r1, r3, r1
 8040f72:	b2a3      	uxth	r3, r4
 8040f74:	fbb1 f0fe 	udiv	r0, r1, lr
 8040f78:	fb0e 1410 	mls	r4, lr, r0, r1
 8040f7c:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8040f80:	fb08 f800 	mul.w	r8, r8, r0
 8040f84:	45a0      	cmp	r8, r4
 8040f86:	d907      	bls.n	8040f98 <__udivmoddi4+0x14c>
 8040f88:	192c      	adds	r4, r5, r4
 8040f8a:	f100 33ff 	add.w	r3, r0, #4294967295
 8040f8e:	d202      	bcs.n	8040f96 <__udivmoddi4+0x14a>
 8040f90:	45a0      	cmp	r8, r4
 8040f92:	f200 80b6 	bhi.w	8041102 <__udivmoddi4+0x2b6>
 8040f96:	4618      	mov	r0, r3
 8040f98:	eba4 0408 	sub.w	r4, r4, r8
 8040f9c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8040fa0:	e79f      	b.n	8040ee2 <__udivmoddi4+0x96>
 8040fa2:	f1c7 0c20 	rsb	ip, r7, #32
 8040fa6:	40bb      	lsls	r3, r7
 8040fa8:	fa22 fe0c 	lsr.w	lr, r2, ip
 8040fac:	ea4e 0e03 	orr.w	lr, lr, r3
 8040fb0:	fa01 f407 	lsl.w	r4, r1, r7
 8040fb4:	fa20 f50c 	lsr.w	r5, r0, ip
 8040fb8:	fa21 f30c 	lsr.w	r3, r1, ip
 8040fbc:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8040fc0:	4325      	orrs	r5, r4
 8040fc2:	fbb3 f9f8 	udiv	r9, r3, r8
 8040fc6:	0c2c      	lsrs	r4, r5, #16
 8040fc8:	fb08 3319 	mls	r3, r8, r9, r3
 8040fcc:	fa1f fa8e 	uxth.w	sl, lr
 8040fd0:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8040fd4:	fb09 f40a 	mul.w	r4, r9, sl
 8040fd8:	429c      	cmp	r4, r3
 8040fda:	fa02 f207 	lsl.w	r2, r2, r7
 8040fde:	fa00 f107 	lsl.w	r1, r0, r7
 8040fe2:	d90b      	bls.n	8040ffc <__udivmoddi4+0x1b0>
 8040fe4:	eb1e 0303 	adds.w	r3, lr, r3
 8040fe8:	f109 30ff 	add.w	r0, r9, #4294967295
 8040fec:	f080 8087 	bcs.w	80410fe <__udivmoddi4+0x2b2>
 8040ff0:	429c      	cmp	r4, r3
 8040ff2:	f240 8084 	bls.w	80410fe <__udivmoddi4+0x2b2>
 8040ff6:	f1a9 0902 	sub.w	r9, r9, #2
 8040ffa:	4473      	add	r3, lr
 8040ffc:	1b1b      	subs	r3, r3, r4
 8040ffe:	b2ad      	uxth	r5, r5
 8041000:	fbb3 f0f8 	udiv	r0, r3, r8
 8041004:	fb08 3310 	mls	r3, r8, r0, r3
 8041008:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 804100c:	fb00 fa0a 	mul.w	sl, r0, sl
 8041010:	45a2      	cmp	sl, r4
 8041012:	d908      	bls.n	8041026 <__udivmoddi4+0x1da>
 8041014:	eb1e 0404 	adds.w	r4, lr, r4
 8041018:	f100 33ff 	add.w	r3, r0, #4294967295
 804101c:	d26b      	bcs.n	80410f6 <__udivmoddi4+0x2aa>
 804101e:	45a2      	cmp	sl, r4
 8041020:	d969      	bls.n	80410f6 <__udivmoddi4+0x2aa>
 8041022:	3802      	subs	r0, #2
 8041024:	4474      	add	r4, lr
 8041026:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 804102a:	fba0 8902 	umull	r8, r9, r0, r2
 804102e:	eba4 040a 	sub.w	r4, r4, sl
 8041032:	454c      	cmp	r4, r9
 8041034:	46c2      	mov	sl, r8
 8041036:	464b      	mov	r3, r9
 8041038:	d354      	bcc.n	80410e4 <__udivmoddi4+0x298>
 804103a:	d051      	beq.n	80410e0 <__udivmoddi4+0x294>
 804103c:	2e00      	cmp	r6, #0
 804103e:	d069      	beq.n	8041114 <__udivmoddi4+0x2c8>
 8041040:	ebb1 050a 	subs.w	r5, r1, sl
 8041044:	eb64 0403 	sbc.w	r4, r4, r3
 8041048:	fa04 fc0c 	lsl.w	ip, r4, ip
 804104c:	40fd      	lsrs	r5, r7
 804104e:	40fc      	lsrs	r4, r7
 8041050:	ea4c 0505 	orr.w	r5, ip, r5
 8041054:	e9c6 5400 	strd	r5, r4, [r6]
 8041058:	2700      	movs	r7, #0
 804105a:	e747      	b.n	8040eec <__udivmoddi4+0xa0>
 804105c:	f1c2 0320 	rsb	r3, r2, #32
 8041060:	fa20 f703 	lsr.w	r7, r0, r3
 8041064:	4095      	lsls	r5, r2
 8041066:	fa01 f002 	lsl.w	r0, r1, r2
 804106a:	fa21 f303 	lsr.w	r3, r1, r3
 804106e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8041072:	4338      	orrs	r0, r7
 8041074:	0c01      	lsrs	r1, r0, #16
 8041076:	fbb3 f7fe 	udiv	r7, r3, lr
 804107a:	fa1f f885 	uxth.w	r8, r5
 804107e:	fb0e 3317 	mls	r3, lr, r7, r3
 8041082:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8041086:	fb07 f308 	mul.w	r3, r7, r8
 804108a:	428b      	cmp	r3, r1
 804108c:	fa04 f402 	lsl.w	r4, r4, r2
 8041090:	d907      	bls.n	80410a2 <__udivmoddi4+0x256>
 8041092:	1869      	adds	r1, r5, r1
 8041094:	f107 3cff 	add.w	ip, r7, #4294967295
 8041098:	d22f      	bcs.n	80410fa <__udivmoddi4+0x2ae>
 804109a:	428b      	cmp	r3, r1
 804109c:	d92d      	bls.n	80410fa <__udivmoddi4+0x2ae>
 804109e:	3f02      	subs	r7, #2
 80410a0:	4429      	add	r1, r5
 80410a2:	1acb      	subs	r3, r1, r3
 80410a4:	b281      	uxth	r1, r0
 80410a6:	fbb3 f0fe 	udiv	r0, r3, lr
 80410aa:	fb0e 3310 	mls	r3, lr, r0, r3
 80410ae:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80410b2:	fb00 f308 	mul.w	r3, r0, r8
 80410b6:	428b      	cmp	r3, r1
 80410b8:	d907      	bls.n	80410ca <__udivmoddi4+0x27e>
 80410ba:	1869      	adds	r1, r5, r1
 80410bc:	f100 3cff 	add.w	ip, r0, #4294967295
 80410c0:	d217      	bcs.n	80410f2 <__udivmoddi4+0x2a6>
 80410c2:	428b      	cmp	r3, r1
 80410c4:	d915      	bls.n	80410f2 <__udivmoddi4+0x2a6>
 80410c6:	3802      	subs	r0, #2
 80410c8:	4429      	add	r1, r5
 80410ca:	1ac9      	subs	r1, r1, r3
 80410cc:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80410d0:	e73b      	b.n	8040f4a <__udivmoddi4+0xfe>
 80410d2:	4637      	mov	r7, r6
 80410d4:	4630      	mov	r0, r6
 80410d6:	e709      	b.n	8040eec <__udivmoddi4+0xa0>
 80410d8:	4607      	mov	r7, r0
 80410da:	e6e7      	b.n	8040eac <__udivmoddi4+0x60>
 80410dc:	4618      	mov	r0, r3
 80410de:	e6fb      	b.n	8040ed8 <__udivmoddi4+0x8c>
 80410e0:	4541      	cmp	r1, r8
 80410e2:	d2ab      	bcs.n	804103c <__udivmoddi4+0x1f0>
 80410e4:	ebb8 0a02 	subs.w	sl, r8, r2
 80410e8:	eb69 020e 	sbc.w	r2, r9, lr
 80410ec:	3801      	subs	r0, #1
 80410ee:	4613      	mov	r3, r2
 80410f0:	e7a4      	b.n	804103c <__udivmoddi4+0x1f0>
 80410f2:	4660      	mov	r0, ip
 80410f4:	e7e9      	b.n	80410ca <__udivmoddi4+0x27e>
 80410f6:	4618      	mov	r0, r3
 80410f8:	e795      	b.n	8041026 <__udivmoddi4+0x1da>
 80410fa:	4667      	mov	r7, ip
 80410fc:	e7d1      	b.n	80410a2 <__udivmoddi4+0x256>
 80410fe:	4681      	mov	r9, r0
 8041100:	e77c      	b.n	8040ffc <__udivmoddi4+0x1b0>
 8041102:	3802      	subs	r0, #2
 8041104:	442c      	add	r4, r5
 8041106:	e747      	b.n	8040f98 <__udivmoddi4+0x14c>
 8041108:	f1ac 0c02 	sub.w	ip, ip, #2
 804110c:	442b      	add	r3, r5
 804110e:	e72f      	b.n	8040f70 <__udivmoddi4+0x124>
 8041110:	4638      	mov	r0, r7
 8041112:	e708      	b.n	8040f26 <__udivmoddi4+0xda>
 8041114:	4637      	mov	r7, r6
 8041116:	e6e9      	b.n	8040eec <__udivmoddi4+0xa0>

08041118 <__aeabi_idiv0>:
 8041118:	4770      	bx	lr
 804111a:	bf00      	nop

0804111c <INIT_ReaderUART>:
static void chafon_init_GPIO(void);
static void verification_Comunication_Buffer();
static uint8_t check_earring_size();

void INIT_ReaderUART(USART_TypeDef * uartPort,uint32_t baudRate)
{
 804111c:	b510      	push	{r4, lr}
	huart2.Instance = uartPort;
 804111e:	4b1f      	ldr	r3, [pc, #124]	; (804119c <INIT_ReaderUART+0x80>)
	huart2.Init.BaudRate = baudRate;
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8041120:	2400      	movs	r4, #0
{
 8041122:	b088      	sub	sp, #32
	huart2.Init.BaudRate = baudRate;
 8041124:	e9c3 0100 	strd	r0, r1, [r3]
	huart2.Init.StopBits = UART_STOPBITS_1;
	huart2.Init.Parity = UART_PARITY_NONE;
	huart2.Init.Mode = UART_MODE_TX_RX;
 8041128:	220c      	movs	r2, #12
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
	if (HAL_UART_Init(&huart2) != HAL_OK)
 804112a:	4618      	mov	r0, r3
	huart2.Init.StopBits = UART_STOPBITS_1;
 804112c:	e9c3 4402 	strd	r4, r4, [r3, #8]
	huart2.Init.Parity = UART_PARITY_NONE;
 8041130:	611c      	str	r4, [r3, #16]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8041132:	e9c3 2405 	strd	r2, r4, [r3, #20]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8041136:	61dc      	str	r4, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK)
 8041138:	f004 ff52 	bl	8045fe0 <HAL_UART_Init>
 804113c:	b108      	cbz	r0, 8041142 <INIT_ReaderUART+0x26>
	  {
	    Error_Handler();
 804113e:	f00c ff31 	bl	804dfa4 <Error_Handler>

static void chafon_init_GPIO(void)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};

  __HAL_RCC_USART2_CLK_ENABLE();
 8041142:	4b17      	ldr	r3, [pc, #92]	; (80411a0 <INIT_ReaderUART+0x84>)
 8041144:	9401      	str	r4, [sp, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8041146:	9405      	str	r4, [sp, #20]
  __HAL_RCC_USART2_CLK_ENABLE();
 8041148:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 804114a:	4816      	ldr	r0, [pc, #88]	; (80411a4 <INIT_ReaderUART+0x88>)
  __HAL_RCC_USART2_CLK_ENABLE();
 804114c:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8041150:	641a      	str	r2, [r3, #64]	; 0x40
 8041152:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8041154:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8041158:	9201      	str	r2, [sp, #4]
 804115a:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 804115c:	9402      	str	r4, [sp, #8]
 804115e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8041160:	f042 0201 	orr.w	r2, r2, #1
 8041164:	631a      	str	r2, [r3, #48]	; 0x30
 8041166:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8041168:	f003 0301 	and.w	r3, r3, #1
 804116c:	9302      	str	r3, [sp, #8]
 804116e:	9b02      	ldr	r3, [sp, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8041170:	220c      	movs	r2, #12
 8041172:	2302      	movs	r3, #2
 8041174:	e9cd 2303 	strd	r2, r3, [sp, #12]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8041178:	2103      	movs	r1, #3
 804117a:	2307      	movs	r3, #7
 804117c:	e9cd 1306 	strd	r1, r3, [sp, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8041180:	a903      	add	r1, sp, #12
 8041182:	f002 fdc9 	bl	8043d18 <HAL_GPIO_Init>

  HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8041186:	2200      	movs	r2, #0
 8041188:	4611      	mov	r1, r2
 804118a:	2026      	movs	r0, #38	; 0x26
 804118c:	f002 f9ca 	bl	8043524 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART2_IRQn);
 8041190:	2026      	movs	r0, #38	; 0x26
 8041192:	f002 f9fb 	bl	804358c <HAL_NVIC_EnableIRQ>
}
 8041196:	b008      	add	sp, #32
 8041198:	bd10      	pop	{r4, pc}
 804119a:	bf00      	nop
 804119c:	2000e6c0 	.word	0x2000e6c0
 80411a0:	40023800 	.word	0x40023800
 80411a4:	40020000 	.word	0x40020000

080411a8 <init_Communication>:
//    }
//    return 0;
//}

void init_Communication()
{
 80411a8:	b510      	push	{r4, lr}
	HAL_UART_Receive_IT(&huart2, reciver_buffer,1);
 80411aa:	4c07      	ldr	r4, [pc, #28]	; (80411c8 <init_Communication+0x20>)
 80411ac:	4907      	ldr	r1, [pc, #28]	; (80411cc <init_Communication+0x24>)
 80411ae:	2201      	movs	r2, #1
 80411b0:	4620      	mov	r0, r4
 80411b2:	f005 f819 	bl	80461e8 <HAL_UART_Receive_IT>
	HAL_UART_Transmit(&huart2,(uint8_t *)INIT_COMMUNICATION_CHAFON, INIT_COMMUNICATION_CHAFON[0]+1,100);
 80411b6:	4906      	ldr	r1, [pc, #24]	; (80411d0 <init_Communication+0x28>)
 80411b8:	780a      	ldrb	r2, [r1, #0]
 80411ba:	4620      	mov	r0, r4
 80411bc:	2364      	movs	r3, #100	; 0x64
 80411be:	3201      	adds	r2, #1
}
 80411c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_UART_Transmit(&huart2,(uint8_t *)INIT_COMMUNICATION_CHAFON, INIT_COMMUNICATION_CHAFON[0]+1,100);
 80411c4:	f004 bf52 	b.w	804606c <HAL_UART_Transmit>
 80411c8:	2000e6c0 	.word	0x2000e6c0
 80411cc:	2000e700 	.word	0x2000e700
 80411d0:	20001000 	.word	0x20001000

080411d4 <get_Earrings>:

uint8_t get_Earrings(Model_earrings *earring)
{
 80411d4:	b510      	push	{r4, lr}
//	return 0;
//}

static uint8_t check_earring_size()
{
	if(last_earring > -1 && last_earring >= number_earrings){
 80411d6:	4c0e      	ldr	r4, [pc, #56]	; (8041210 <get_Earrings+0x3c>)
 80411d8:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 80411dc:	2a00      	cmp	r2, #0
 80411de:	db0d      	blt.n	80411fc <get_Earrings+0x28>
 80411e0:	428a      	cmp	r2, r1
 80411e2:	db0b      	blt.n	80411fc <get_Earrings+0x28>
		memcpy(earring->N_TAG, &earrings[number_earrings].N_TAG, EARRING_SIZE);
 80411e4:	4b0b      	ldr	r3, [pc, #44]	; (8041214 <get_Earrings+0x40>)
 80411e6:	2224      	movs	r2, #36	; 0x24
 80411e8:	fb02 3101 	mla	r1, r2, r1, r3
 80411ec:	680b      	ldr	r3, [r1, #0]
 80411ee:	6003      	str	r3, [r0, #0]
 80411f0:	684b      	ldr	r3, [r1, #4]
 80411f2:	6043      	str	r3, [r0, #4]
 80411f4:	688b      	ldr	r3, [r1, #8]
 80411f6:	6083      	str	r3, [r0, #8]
		return 1;
 80411f8:	2001      	movs	r0, #1
}
 80411fa:	bd10      	pop	{r4, pc}
		return 1;
	}
	else
	{
		PRINTF("\n-----ZEROU------(%d)(%d)\n",number_earrings,last_earring);
 80411fc:	4806      	ldr	r0, [pc, #24]	; (8041218 <get_Earrings+0x44>)
 80411fe:	f00c fdcd 	bl	804dd9c <TraceSend>
		number_earrings = 0;
		last_earring = -1;
 8041202:	f04f 33ff 	mov.w	r3, #4294967295
 8041206:	2000      	movs	r0, #0
 8041208:	e9c4 3002 	strd	r3, r0, [r4, #8]
 804120c:	e7f5      	b.n	80411fa <get_Earrings+0x26>
 804120e:	bf00      	nop
 8041210:	20001000 	.word	0x20001000
 8041214:	2000151b 	.word	0x2000151b
 8041218:	08051e00 	.word	0x08051e00

0804121c <data_request_chafon>:
	}
}

void data_request_chafon(ANTENNAS antenna)
{
	DATA_REQUEST[6] = antenna;
 804121c:	4b0f      	ldr	r3, [pc, #60]	; (804125c <data_request_chafon+0x40>)
 804121e:	7598      	strb	r0, [r3, #22]
	ANTENNA_CRC(antenna, DATA_REQUEST[8],DATA_REQUEST[9]);
 8041220:	3880      	subs	r0, #128	; 0x80
 8041222:	2803      	cmp	r0, #3
 8041224:	d807      	bhi.n	8041236 <data_request_chafon+0x1a>
 8041226:	e8df f000 	tbb	[pc, r0]
 804122a:	0d02      	.short	0x0d02
 804122c:	1511      	.short	0x1511
 804122e:	22dd      	movs	r2, #221	; 0xdd
 8041230:	761a      	strb	r2, [r3, #24]
 8041232:	2223      	movs	r2, #35	; 0x23
 8041234:	765a      	strb	r2, [r3, #25]
	HAL_UART_Transmit(&huart2, (uint8_t *)DATA_REQUEST, DATA_REQUEST[0]+1, 100);
 8041236:	7c1a      	ldrb	r2, [r3, #16]
 8041238:	4909      	ldr	r1, [pc, #36]	; (8041260 <data_request_chafon+0x44>)
 804123a:	480a      	ldr	r0, [pc, #40]	; (8041264 <data_request_chafon+0x48>)
 804123c:	2364      	movs	r3, #100	; 0x64
 804123e:	3201      	adds	r2, #1
 8041240:	f004 bf14 	b.w	804606c <HAL_UART_Transmit>
	ANTENNA_CRC(antenna, DATA_REQUEST[8],DATA_REQUEST[9]);
 8041244:	2205      	movs	r2, #5
 8041246:	761a      	strb	r2, [r3, #24]
 8041248:	223a      	movs	r2, #58	; 0x3a
 804124a:	e7f3      	b.n	8041234 <data_request_chafon+0x18>
 804124c:	226d      	movs	r2, #109	; 0x6d
 804124e:	761a      	strb	r2, [r3, #24]
 8041250:	2210      	movs	r2, #16
 8041252:	e7ef      	b.n	8041234 <data_request_chafon+0x18>
 8041254:	22b5      	movs	r2, #181	; 0xb5
 8041256:	761a      	strb	r2, [r3, #24]
 8041258:	2209      	movs	r2, #9
 804125a:	e7eb      	b.n	8041234 <data_request_chafon+0x18>
 804125c:	20001000 	.word	0x20001000
 8041260:	20001010 	.word	0x20001010
 8041264:	2000e6c0 	.word	0x2000e6c0

08041268 <data_Validation>:
}

void data_Validation()
{
 8041268:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint8_t verification_buffer[EARRINGS_DATA_SIZE];
	memcpy(verification_buffer,data,EARRINGS_DATA_SIZE);
 804126a:	4b2b      	ldr	r3, [pc, #172]	; (8041318 <data_Validation+0xb0>)
{
 804126c:	b087      	sub	sp, #28
	memcpy(verification_buffer,data,EARRINGS_DATA_SIZE);
 804126e:	466a      	mov	r2, sp
 8041270:	f103 0710 	add.w	r7, r3, #16
 8041274:	461c      	mov	r4, r3
 8041276:	4616      	mov	r6, r2
 8041278:	6818      	ldr	r0, [r3, #0]
 804127a:	6859      	ldr	r1, [r3, #4]
 804127c:	4615      	mov	r5, r2
 804127e:	c503      	stmia	r5!, {r0, r1}
 8041280:	3308      	adds	r3, #8
 8041282:	42bb      	cmp	r3, r7
 8041284:	462a      	mov	r2, r5
 8041286:	d1f7      	bne.n	8041278 <data_Validation+0x10>
 8041288:	6818      	ldr	r0, [r3, #0]
 804128a:	6028      	str	r0, [r5, #0]
 804128c:	791b      	ldrb	r3, [r3, #4]
 804128e:	712b      	strb	r3, [r5, #4]
//	for(int i = 0; i < data[0]+1; i++)
//		PRINTF("(%x) ",verification_buffer[i]);
//	PRINTF("\n");
	if(!verification_flag && verification_buffer[0] == ANSWER_COMMUNICATION_SIZE)
 8041290:	f894 31f4 	ldrb.w	r3, [r4, #500]	; 0x1f4
 8041294:	b9ab      	cbnz	r3, 80412c2 <data_Validation+0x5a>
 8041296:	f89d 3000 	ldrb.w	r3, [sp]
 804129a:	2b11      	cmp	r3, #17
 804129c:	d111      	bne.n	80412c2 <data_Validation+0x5a>

static void verification_Comunication_Buffer(uint8_t verification_buffer[EARRINGS_DATA_SIZE])
{
	//memcpy(verification_buffer,data,19);

	if(verification_buffer[0] == 0x11 && memcmp(verification_buffer,CHAFON_ANSWER,CHAFON_ANSWER[0]+1) == 0)
 804129e:	491f      	ldr	r1, [pc, #124]	; (804131c <data_Validation+0xb4>)
 80412a0:	f811 2f1a 	ldrb.w	r2, [r1, #26]!
 80412a4:	4630      	mov	r0, r6
 80412a6:	3201      	adds	r2, #1
 80412a8:	f00e ff1e 	bl	80500e8 <memcmp>
 80412ac:	bb90      	cbnz	r0, 8041314 <data_Validation+0xac>
	{
		communication_validation_flag = 1;
 80412ae:	2301      	movs	r3, #1
		reciever_flag = 1;
		verification_flag = 1;
		PRINTF("Successful Communication CHAFON \r\n");
 80412b0:	481b      	ldr	r0, [pc, #108]	; (8041320 <data_Validation+0xb8>)
		communication_validation_flag = 1;
 80412b2:	f884 31f5 	strb.w	r3, [r4, #501]	; 0x1f5
		reciever_flag = 1;
 80412b6:	f884 31f6 	strb.w	r3, [r4, #502]	; 0x1f6
		verification_flag = 1;
 80412ba:	f884 31f4 	strb.w	r3, [r4, #500]	; 0x1f4

	}else
		PRINTF("\n Communication Fail CHAFON \n");
 80412be:	f00c fd6d 	bl	804dd9c <TraceSend>
	if(reciever_flag && communication_validation_flag && verification_buffer[0] == EARRINGS_DATA_SIZE )
 80412c2:	f894 31f6 	ldrb.w	r3, [r4, #502]	; 0x1f6
 80412c6:	b31b      	cbz	r3, 8041310 <data_Validation+0xa8>
 80412c8:	f894 31f5 	ldrb.w	r3, [r4, #501]	; 0x1f5
 80412cc:	b303      	cbz	r3, 8041310 <data_Validation+0xa8>
 80412ce:	f89d 3000 	ldrb.w	r3, [sp]
 80412d2:	2b15      	cmp	r3, #21
 80412d4:	d11c      	bne.n	8041310 <data_Validation+0xa8>
		memcpy(earrings[++last_earring].N_TAG, &verification_buffer[7], EARRING_SIZE);
 80412d6:	4d11      	ldr	r5, [pc, #68]	; (804131c <data_Validation+0xb4>)
 80412d8:	4f12      	ldr	r7, [pc, #72]	; (8041324 <data_Validation+0xbc>)
 80412da:	68a9      	ldr	r1, [r5, #8]
 80412dc:	aa06      	add	r2, sp, #24
 80412de:	3101      	adds	r1, #1
 80412e0:	2024      	movs	r0, #36	; 0x24
 80412e2:	4348      	muls	r0, r1
 80412e4:	f852 3d11 	ldr.w	r3, [r2, #-17]!
 80412e8:	51c3      	str	r3, [r0, r7]
 80412ea:	19c6      	adds	r6, r0, r7
 80412ec:	6853      	ldr	r3, [r2, #4]
 80412ee:	6073      	str	r3, [r6, #4]
 80412f0:	6893      	ldr	r3, [r2, #8]
 80412f2:	60b3      	str	r3, [r6, #8]
		PRINTF("\n-----last: (%d)",last_earring);
 80412f4:	480c      	ldr	r0, [pc, #48]	; (8041328 <data_Validation+0xc0>)
		memcpy(earrings[++last_earring].N_TAG, &verification_buffer[7], EARRING_SIZE);
 80412f6:	60a9      	str	r1, [r5, #8]
		PRINTF("\n-----last: (%d)",last_earring);
 80412f8:	f00c fd50 	bl	804dd9c <TraceSend>
		communication_validation_flag = 0;
 80412fc:	2300      	movs	r3, #0
 80412fe:	f884 31f5 	strb.w	r3, [r4, #501]	; 0x1f5
		if(last_earring == EARRINGS_MAX_SIZE){
 8041302:	68ab      	ldr	r3, [r5, #8]
 8041304:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
			last_earring = EARRINGS_MAX_SIZE - 2;
 8041308:	bf04      	itt	eq
 804130a:	f44f 73f9 	moveq.w	r3, #498	; 0x1f2
 804130e:	60ab      	streq	r3, [r5, #8]
}
 8041310:	b007      	add	sp, #28
 8041312:	bdf0      	pop	{r4, r5, r6, r7, pc}
		PRINTF("\n Communication Fail CHAFON \n");
 8041314:	4805      	ldr	r0, [pc, #20]	; (804132c <data_Validation+0xc4>)
 8041316:	e7d2      	b.n	80412be <data_Validation+0x56>
 8041318:	20001324 	.word	0x20001324
 804131c:	20001000 	.word	0x20001000
 8041320:	08051e1b 	.word	0x08051e1b
 8041324:	2000151b 	.word	0x2000151b
 8041328:	08051e5c 	.word	0x08051e5c
 804132c:	08051e3e 	.word	0x08051e3e

08041330 <assert_version>:
		return true;
	return false;
}

bool assert_version(uint8_t major_version, uint8_t minor_version, uint8_t patch_version){
	if(MAJOR_FIRMWARE_VERSION == major_version){ // Criar define para posies da verso
 8041330:	2801      	cmp	r0, #1
 8041332:	d105      	bne.n	8041340 <assert_version+0x10>
		if (MINOR_FIRMWARE_VERSION == minor_version){
 8041334:	b939      	cbnz	r1, 8041346 <assert_version+0x16>
			if (PATCH_FIRMWARE_VERSION < patch_version){
 8041336:	2a07      	cmp	r2, #7
 8041338:	bf94      	ite	ls
 804133a:	2000      	movls	r0, #0
 804133c:	2001      	movhi	r0, #1
 804133e:	4770      	bx	lr
		}
		else if(MINOR_FIRMWARE_VERSION < minor_version){
			return true;
		}
	}
	else if (MAJOR_FIRMWARE_VERSION < major_version){
 8041340:	bf8c      	ite	hi
 8041342:	2001      	movhi	r0, #1
 8041344:	2000      	movls	r0, #0
		return true;
	}
	return false;
}
 8041346:	4770      	bx	lr

08041348 <break_connection>:
//	 if (comVAR==length)
//		 	return 1;
//	 else 	return 0;
//}

void break_connection(){
 8041348:	b510      	push	{r4, lr}

	HAL_GPIO_WritePin(BLE_BRK_GPIO_Port, BLE_BRK_Pin, RESET);		// Aciona o pino que interrompe a possvel conexo errada.
 804134a:	4c07      	ldr	r4, [pc, #28]	; (8041368 <break_connection+0x20>)
 804134c:	2200      	movs	r2, #0
 804134e:	4620      	mov	r0, r4
 8041350:	f44f 7180 	mov.w	r1, #256	; 0x100
 8041354:	f002 fe54 	bl	8044000 <HAL_GPIO_WritePin>

	uint32_t aux = 0;
	while(aux<1*100000)
		aux++;

	HAL_GPIO_WritePin(BLE_BRK_GPIO_Port, BLE_BRK_Pin, SET);			// Se a conexo for quebrada, restaura a forma original.
 8041358:	4620      	mov	r0, r4
 804135a:	2201      	movs	r2, #1
 804135c:	f44f 7180 	mov.w	r1, #256	; 0x100

}
 8041360:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_GPIO_WritePin(BLE_BRK_GPIO_Port, BLE_BRK_Pin, SET);			// Se a conexo for quebrada, restaura a forma original.
 8041364:	f002 be4c 	b.w	8044000 <HAL_GPIO_WritePin>
 8041368:	40020000 	.word	0x40020000

0804136c <ble_handler>:
{
 804136c:	b538      	push	{r3, r4, r5, lr}
	switch (message[1]) {
 804136e:	7842      	ldrb	r2, [r0, #1]
 8041370:	2a60      	cmp	r2, #96	; 0x60
{
 8041372:	4603      	mov	r3, r0
	switch (message[1]) {
 8041374:	d019      	beq.n	80413aa <ble_handler+0x3e>
 8041376:	d809      	bhi.n	804138c <ble_handler+0x20>
 8041378:	2a21      	cmp	r2, #33	; 0x21
 804137a:	d062      	beq.n	8041442 <ble_handler+0xd6>
 804137c:	2a22      	cmp	r2, #34	; 0x22
 804137e:	d064      	beq.n	804144a <ble_handler+0xde>
 8041380:	2a20      	cmp	r2, #32
 8041382:	d124      	bne.n	80413ce <ble_handler+0x62>
			HAL_UART_Transmit(&huart1, (uint8_t *) &answer_firmware_version_buffer, sizeof(answer_firmware_version_buffer), 100);
 8041384:	2364      	movs	r3, #100	; 0x64
 8041386:	2206      	movs	r2, #6
 8041388:	493d      	ldr	r1, [pc, #244]	; (8041480 <ble_handler+0x114>)
 804138a:	e056      	b.n	804143a <ble_handler+0xce>
	switch (message[1]) {
 804138c:	2a65      	cmp	r2, #101	; 0x65
 804138e:	d03e      	beq.n	804140e <ble_handler+0xa2>
 8041390:	2a6f      	cmp	r2, #111	; 0x6f
 8041392:	d028      	beq.n	80413e6 <ble_handler+0x7a>
 8041394:	2a61      	cmp	r2, #97	; 0x61
 8041396:	d11a      	bne.n	80413ce <ble_handler+0x62>
			flags_ble.confirm = SET;
 8041398:	4a3a      	ldr	r2, [pc, #232]	; (8041484 <ble_handler+0x118>)
			PRINTF("====>   confirm = SET \r\n");
 804139a:	483b      	ldr	r0, [pc, #236]	; (8041488 <ble_handler+0x11c>)
			flags_ble.confirm = SET;
 804139c:	7813      	ldrb	r3, [r2, #0]
 804139e:	f043 0304 	orr.w	r3, r3, #4
 80413a2:	7013      	strb	r3, [r2, #0]
			PRINTF("====>   confirm = SET \r\n");
 80413a4:	f00c fcfa 	bl	804dd9c <TraceSend>
			break;
 80413a8:	e011      	b.n	80413ce <ble_handler+0x62>
			if(flags_ble.connection == SET)
 80413aa:	4c36      	ldr	r4, [pc, #216]	; (8041484 <ble_handler+0x118>)
 80413ac:	7823      	ldrb	r3, [r4, #0]
 80413ae:	f013 0508 	ands.w	r5, r3, #8
 80413b2:	d00e      	beq.n	80413d2 <ble_handler+0x66>
				HAL_UART_Transmit(&huart1, (uint8_t *)BLE_ESTABLISHED_CONNECTION, MSG_CONNECTION_ESTABLISHED_SIZE, 100);
 80413b4:	2364      	movs	r3, #100	; 0x64
 80413b6:	2203      	movs	r2, #3
 80413b8:	4934      	ldr	r1, [pc, #208]	; (804148c <ble_handler+0x120>)
 80413ba:	4835      	ldr	r0, [pc, #212]	; (8041490 <ble_handler+0x124>)
 80413bc:	f004 fe56 	bl	804606c <HAL_UART_Transmit>
			  	HAL_TIM_Base_Start_IT(&htim2);			// Inicia o timer que envia as requisies para o mdulo RFID
 80413c0:	4834      	ldr	r0, [pc, #208]	; (8041494 <ble_handler+0x128>)
 80413c2:	f004 fb38 	bl	8045a36 <HAL_TIM_Base_Start_IT>
			  	flags_ble.start = SET;
 80413c6:	7823      	ldrb	r3, [r4, #0]
 80413c8:	f043 0301 	orr.w	r3, r3, #1
 80413cc:	7023      	strb	r3, [r4, #0]
}
 80413ce:	2000      	movs	r0, #0
 80413d0:	bd38      	pop	{r3, r4, r5, pc}
				HAL_TIM_Base_Stop_IT(&htim2);			// Para momentneamente as requisies e leituras de TAG para requisio do ID do RFID
 80413d2:	4830      	ldr	r0, [pc, #192]	; (8041494 <ble_handler+0x128>)
 80413d4:	f004 fb3f 	bl	8045a56 <HAL_TIM_Base_Stop_IT>
				flags_ble.start = RESET;						// Reseta a flag de inicio da comunicao
 80413d8:	7823      	ldrb	r3, [r4, #0]
 80413da:	f365 0300 	bfi	r3, r5, #0, #1
				flags_ble.start = RESET;				// Reseta a flag de inicio da comunicao
 80413de:	7023      	strb	r3, [r4, #0]
				break_connection();						// Funo de quebra de conexo
 80413e0:	f7ff ffb2 	bl	8041348 <break_connection>
 80413e4:	e7f3      	b.n	80413ce <ble_handler+0x62>
			if (flags_ble.start == SET)
 80413e6:	4c27      	ldr	r4, [pc, #156]	; (8041484 <ble_handler+0x118>)
			HAL_UART_Transmit(&huart1, (uint8_t *) answer_end_connection, 3, 100);
 80413e8:	492b      	ldr	r1, [pc, #172]	; (8041498 <ble_handler+0x12c>)
 80413ea:	4829      	ldr	r0, [pc, #164]	; (8041490 <ble_handler+0x124>)
 80413ec:	2364      	movs	r3, #100	; 0x64
 80413ee:	2203      	movs	r2, #3
 80413f0:	f004 fe3c 	bl	804606c <HAL_UART_Transmit>
			if (flags_ble.start == SET)
 80413f4:	7823      	ldrb	r3, [r4, #0]
 80413f6:	07db      	lsls	r3, r3, #31
 80413f8:	d5e9      	bpl.n	80413ce <ble_handler+0x62>
				PRINTF("====>   START = RESET \r\n");
 80413fa:	4828      	ldr	r0, [pc, #160]	; (804149c <ble_handler+0x130>)
 80413fc:	f00c fcce 	bl	804dd9c <TraceSend>
				HAL_TIM_Base_Stop_IT(&htim2);			// Para momentneamente as requisies e leituras de TAG
 8041400:	4824      	ldr	r0, [pc, #144]	; (8041494 <ble_handler+0x128>)
 8041402:	f004 fb28 	bl	8045a56 <HAL_TIM_Base_Stop_IT>
				flags_ble.start = RESET;				// Reseta a flag de inicio da comunicao
 8041406:	7823      	ldrb	r3, [r4, #0]
 8041408:	f36f 0300 	bfc	r3, #0, #1
 804140c:	e7e7      	b.n	80413de <ble_handler+0x72>
	switch (message[1]) {
 804140e:	2102      	movs	r1, #2
				if(message[sizeofEarring] == 0x0D)
 8041410:	5c58      	ldrb	r0, [r3, r1]
 8041412:	280d      	cmp	r0, #13
 8041414:	b2ca      	uxtb	r2, r1
 8041416:	d003      	beq.n	8041420 <ble_handler+0xb4>
 8041418:	3101      	adds	r1, #1
			for (sizeofEarring=2; sizeofEarring<TAG_SIZE; sizeofEarring++)
 804141a:	2924      	cmp	r1, #36	; 0x24
 804141c:	d1f8      	bne.n	8041410 <ble_handler+0xa4>
 804141e:	460a      	mov	r2, r1
			sizeofEarring -= 2;
 8041420:	3a02      	subs	r2, #2
 8041422:	b2d2      	uxtb	r2, r2
			memcpy(&MSG_WRITE_EARRING[initialPosition], &message[2], sizeofEarring );
 8041424:	4c1e      	ldr	r4, [pc, #120]	; (80414a0 <ble_handler+0x134>)
			initialPosition = (MSG_WRITE_EARRING_SIZE-1) - sizeofEarring;
 8041426:	f1c2 0020 	rsb	r0, r2, #32
			memcpy(&MSG_WRITE_EARRING[initialPosition], &message[2], sizeofEarring );
 804142a:	1c99      	adds	r1, r3, #2
 804142c:	fa54 f080 	uxtab	r0, r4, r0
 8041430:	f00e fe69 	bl	8050106 <memcpy>
			HAL_UART_Transmit(&huart1, (uint8_t *) MSG_WRITE_EARRING, MSG_WRITE_EARRING_SIZE, 100);
 8041434:	2364      	movs	r3, #100	; 0x64
 8041436:	2221      	movs	r2, #33	; 0x21
 8041438:	4621      	mov	r1, r4
				HAL_UART_Transmit(&huart1, (uint8_t *) &answer_wrong_file_buffer, sizeof(answer_wrong_file_buffer), 100);
 804143a:	4815      	ldr	r0, [pc, #84]	; (8041490 <ble_handler+0x124>)
 804143c:	f004 fe16 	bl	804606c <HAL_UART_Transmit>
 8041440:	e7c5      	b.n	80413ce <ble_handler+0x62>
			HAL_UART_Transmit(&huart1, (uint8_t *) &answer_device_type,sizeof(answer_device_type),100);
 8041442:	2364      	movs	r3, #100	; 0x64
 8041444:	2204      	movs	r2, #4
 8041446:	4917      	ldr	r1, [pc, #92]	; (80414a4 <ble_handler+0x138>)
 8041448:	e7f7      	b.n	804143a <ble_handler+0xce>
			if(assert_version(message[2], message[3], message[4])){
 804144a:	7902      	ldrb	r2, [r0, #4]
 804144c:	78c1      	ldrb	r1, [r0, #3]
 804144e:	7880      	ldrb	r0, [r0, #2]
 8041450:	f7ff ff6e 	bl	8041330 <assert_version>
 8041454:	b178      	cbz	r0, 8041476 <ble_handler+0x10a>
	if (DEVICE_TYPE == device_type)
 8041456:	795b      	ldrb	r3, [r3, #5]
 8041458:	2b02      	cmp	r3, #2
 804145a:	d108      	bne.n	804146e <ble_handler+0x102>
					flags_ble.update_mode = SET;
 804145c:	4a09      	ldr	r2, [pc, #36]	; (8041484 <ble_handler+0x118>)
					HAL_UART_Transmit(&huart1, (uint8_t *) &answer_execute_update_buffer, sizeof(answer_execute_update_buffer), 100);
 804145e:	4912      	ldr	r1, [pc, #72]	; (80414a8 <ble_handler+0x13c>)
					flags_ble.update_mode = SET;
 8041460:	7813      	ldrb	r3, [r2, #0]
 8041462:	f043 0310 	orr.w	r3, r3, #16
 8041466:	7013      	strb	r3, [r2, #0]
					HAL_UART_Transmit(&huart1, (uint8_t *) &answer_execute_update_buffer, sizeof(answer_execute_update_buffer), 100);
 8041468:	2364      	movs	r3, #100	; 0x64
 804146a:	2203      	movs	r2, #3
 804146c:	e7e5      	b.n	804143a <ble_handler+0xce>
					HAL_UART_Transmit(&huart1, (uint8_t *) &answer_wrong_device_type, sizeof(answer_wrong_device_type),100);
 804146e:	2364      	movs	r3, #100	; 0x64
 8041470:	2203      	movs	r2, #3
 8041472:	490e      	ldr	r1, [pc, #56]	; (80414ac <ble_handler+0x140>)
 8041474:	e7e1      	b.n	804143a <ble_handler+0xce>
				HAL_UART_Transmit(&huart1, (uint8_t *) &answer_wrong_file_buffer, sizeof(answer_wrong_file_buffer), 100);
 8041476:	2364      	movs	r3, #100	; 0x64
 8041478:	2203      	movs	r2, #3
 804147a:	490d      	ldr	r1, [pc, #52]	; (80414b0 <ble_handler+0x144>)
 804147c:	e7dd      	b.n	804143a <ble_handler+0xce>
 804147e:	bf00      	nop
 8041480:	20001057 	.word	0x20001057
 8041484:	2000e738 	.word	0x2000e738
 8041488:	08051e6d 	.word	0x08051e6d
 804148c:	2000102c 	.word	0x2000102c
 8041490:	2000e73c 	.word	0x2000e73c
 8041494:	20010950 	.word	0x20010950
 8041498:	2000102f 	.word	0x2000102f
 804149c:	08051e86 	.word	0x08051e86
 80414a0:	20001032 	.word	0x20001032
 80414a4:	20001053 	.word	0x20001053
 80414a8:	2000105d 	.word	0x2000105d
 80414ac:	20001060 	.word	0x20001060
 80414b0:	20001063 	.word	0x20001063

080414b4 <MX_USART1_UART_Init>:
  * @retval None
  */
void MX_USART1_UART_Init(void)
{

  huart1.Instance = USART1;
 80414b4:	480b      	ldr	r0, [pc, #44]	; (80414e4 <MX_USART1_UART_Init+0x30>)
  huart1.Init.BaudRate = 9600;
 80414b6:	4a0c      	ldr	r2, [pc, #48]	; (80414e8 <MX_USART1_UART_Init+0x34>)
{
 80414b8:	b508      	push	{r3, lr}
  huart1.Init.BaudRate = 9600;
 80414ba:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 80414be:	e9c0 2300 	strd	r2, r3, [r0]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80414c2:	2300      	movs	r3, #0
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 80414c4:	220c      	movs	r2, #12
  huart1.Init.StopBits = UART_STOPBITS_1;
 80414c6:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart1.Init.Parity = UART_PARITY_NONE;
 80414ca:	6103      	str	r3, [r0, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80414cc:	e9c0 2305 	strd	r2, r3, [r0, #20]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80414d0:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80414d2:	f004 fd85 	bl	8045fe0 <HAL_UART_Init>
 80414d6:	b118      	cbz	r0, 80414e0 <MX_USART1_UART_Init+0x2c>
  {
    Error_Handler();
  }

}
 80414d8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80414dc:	f00c bd62 	b.w	804dfa4 <Error_Handler>
}
 80414e0:	bd08      	pop	{r3, pc}
 80414e2:	bf00      	nop
 80414e4:	2000e73c 	.word	0x2000e73c
 80414e8:	40011000 	.word	0x40011000

080414ec <MX_USART2_UART_Init>:
  * @retval None
  */
void MX_USART2_UART_Init(void)
{

  huart2.Instance = USART2;
 80414ec:	480b      	ldr	r0, [pc, #44]	; (804151c <MX_USART2_UART_Init+0x30>)
  huart2.Init.BaudRate = 38400;
 80414ee:	4a0c      	ldr	r2, [pc, #48]	; (8041520 <MX_USART2_UART_Init+0x34>)
{
 80414f0:	b508      	push	{r3, lr}
  huart2.Init.BaudRate = 38400;
 80414f2:	f44f 4316 	mov.w	r3, #38400	; 0x9600
 80414f6:	e9c0 2300 	strd	r2, r3, [r0]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80414fa:	2300      	movs	r3, #0
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 80414fc:	220c      	movs	r2, #12
  huart2.Init.StopBits = UART_STOPBITS_1;
 80414fe:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart2.Init.Parity = UART_PARITY_NONE;
 8041502:	6103      	str	r3, [r0, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8041504:	e9c0 2305 	strd	r2, r3, [r0, #20]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8041508:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 804150a:	f004 fd69 	bl	8045fe0 <HAL_UART_Init>
 804150e:	b118      	cbz	r0, 8041518 <MX_USART2_UART_Init+0x2c>
  {
    Error_Handler();
  }

}
 8041510:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8041514:	f00c bd46 	b.w	804dfa4 <Error_Handler>
}
 8041518:	bd08      	pop	{r3, pc}
 804151a:	bf00      	nop
 804151c:	2000e6c0 	.word	0x2000e6c0
 8041520:	40004400 	.word	0x40004400

08041524 <Ble_Init_GPIO>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
void Ble_Init_GPIO(void)
{
 8041524:	b530      	push	{r4, r5, lr}
 8041526:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8041528:	2214      	movs	r2, #20
 804152a:	2100      	movs	r1, #0
 804152c:	a803      	add	r0, sp, #12
 804152e:	f00e fdf5 	bl	805011c <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8041532:	2400      	movs	r4, #0
 8041534:	4b18      	ldr	r3, [pc, #96]	; (8041598 <Ble_Init_GPIO+0x74>)
 8041536:	9401      	str	r4, [sp, #4]
 8041538:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BLE_BRK_GPIO_Port, BLE_BRK_Pin, GPIO_PIN_SET);
 804153a:	4d18      	ldr	r5, [pc, #96]	; (804159c <Ble_Init_GPIO+0x78>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 804153c:	f042 0201 	orr.w	r2, r2, #1
 8041540:	631a      	str	r2, [r3, #48]	; 0x30
 8041542:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8041544:	f002 0201 	and.w	r2, r2, #1
 8041548:	9201      	str	r2, [sp, #4]
 804154a:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 804154c:	9402      	str	r4, [sp, #8]
 804154e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8041550:	f042 0202 	orr.w	r2, r2, #2
 8041554:	631a      	str	r2, [r3, #48]	; 0x30
 8041556:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8041558:	f003 0302 	and.w	r3, r3, #2
 804155c:	9302      	str	r3, [sp, #8]
  HAL_GPIO_WritePin(BLE_BRK_GPIO_Port, BLE_BRK_Pin, GPIO_PIN_SET);
 804155e:	4628      	mov	r0, r5
 8041560:	2201      	movs	r2, #1
 8041562:	f44f 7180 	mov.w	r1, #256	; 0x100
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8041566:	9b02      	ldr	r3, [sp, #8]
  HAL_GPIO_WritePin(BLE_BRK_GPIO_Port, BLE_BRK_Pin, GPIO_PIN_SET);
 8041568:	f002 fd4a 	bl	8044000 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BLE_BRK_Pin */
  GPIO_InitStruct.Pin = BLE_BRK_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 804156c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8041570:	2301      	movs	r3, #1
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(BLE_BRK_GPIO_Port, &GPIO_InitStruct);
 8041572:	a903      	add	r1, sp, #12
 8041574:	4628      	mov	r0, r5
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8041576:	e9cd 2303 	strd	r2, r3, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 804157a:	e9cd 3405 	strd	r3, r4, [sp, #20]
  HAL_GPIO_Init(BLE_BRK_GPIO_Port, &GPIO_InitStruct);
 804157e:	f002 fbcb 	bl	8043d18 <HAL_GPIO_Init>

  /*Configure GPIO pin : BLE_STATE_Pin */
  GPIO_InitStruct.Pin = BLE_STATE_Pin;
 8041582:	f44f 6300 	mov.w	r3, #2048	; 0x800
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(BLE_STATE_GPIO_Port, &GPIO_InitStruct);
 8041586:	a903      	add	r1, sp, #12
 8041588:	4628      	mov	r0, r5
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 804158a:	e9cd 3403 	strd	r3, r4, [sp, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 804158e:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(BLE_STATE_GPIO_Port, &GPIO_InitStruct);
 8041590:	f002 fbc2 	bl	8043d18 <HAL_GPIO_Init>

}
 8041594:	b009      	add	sp, #36	; 0x24
 8041596:	bd30      	pop	{r4, r5, pc}
 8041598:	40023800 	.word	0x40023800
 804159c:	40020000 	.word	0x40020000

080415a0 <GetFskBandwidthRegValue>:
 *
 * \param [IN] bandwidth Bandwidth value in Hz
 * \retval regValue Bandwidth register value.
 */
static uint8_t GetFskBandwidthRegValue( uint32_t bandwidth )
{
 80415a0:	b510      	push	{r4, lr}
    uint8_t i;

    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ) - 1; i++ )
    {
        if( ( bandwidth >= FskBandwidths[i].bandwidth ) && ( bandwidth < FskBandwidths[i + 1].bandwidth ) )
 80415a2:	4909      	ldr	r1, [pc, #36]	; (80415c8 <GetFskBandwidthRegValue+0x28>)
{
 80415a4:	2300      	movs	r3, #0
        if( ( bandwidth >= FskBandwidths[i].bandwidth ) && ( bandwidth < FskBandwidths[i + 1].bandwidth ) )
 80415a6:	f851 4033 	ldr.w	r4, [r1, r3, lsl #3]
 80415aa:	4284      	cmp	r4, r0
 80415ac:	ea4f 02c3 	mov.w	r2, r3, lsl #3
 80415b0:	d803      	bhi.n	80415ba <GetFskBandwidthRegValue+0x1a>
 80415b2:	440a      	add	r2, r1
 80415b4:	6894      	ldr	r4, [r2, #8]
 80415b6:	4284      	cmp	r4, r0
 80415b8:	d803      	bhi.n	80415c2 <GetFskBandwidthRegValue+0x22>
 80415ba:	3301      	adds	r3, #1
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ) - 1; i++ )
 80415bc:	2b15      	cmp	r3, #21
 80415be:	d1f2      	bne.n	80415a6 <GetFskBandwidthRegValue+0x6>
 80415c0:	e7fe      	b.n	80415c0 <GetFskBandwidthRegValue+0x20>
        {
            return FskBandwidths[i].RegValue;
 80415c2:	7910      	ldrb	r0, [r2, #4]
        }
    }
    // ERROR: Value not found
    while( 1 );
}
 80415c4:	bd10      	pop	{r4, pc}
 80415c6:	bf00      	nop
 80415c8:	08051800 	.word	0x08051800

080415cc <SX1276OnDio4Irq>:
    }
}

void SX1276OnDio4Irq( void* context )
{
    switch( SX1276.Settings.Modem )
 80415cc:	4b04      	ldr	r3, [pc, #16]	; (80415e0 <SX1276OnDio4Irq+0x14>)
 80415ce:	795a      	ldrb	r2, [r3, #5]
 80415d0:	b92a      	cbnz	r2, 80415de <SX1276OnDio4Irq+0x12>
    {
    case MODEM_FSK:
        {
            if( SX1276.Settings.FskPacketHandler.PreambleDetected == false )
 80415d2:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 80415d6:	b912      	cbnz	r2, 80415de <SX1276OnDio4Irq+0x12>
            {
                SX1276.Settings.FskPacketHandler.PreambleDetected = true;
 80415d8:	2201      	movs	r2, #1
 80415da:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    case MODEM_LORA:
        break;
    default:
        break;
    }
}
 80415de:	4770      	bx	lr
 80415e0:	2000e7b0 	.word	0x2000e7b0

080415e4 <SX1276BoardInit>:
    LoRaBoardCallbacks =callbacks;
 80415e4:	4b01      	ldr	r3, [pc, #4]	; (80415ec <SX1276BoardInit+0x8>)
 80415e6:	6018      	str	r0, [r3, #0]
}
 80415e8:	4770      	bx	lr
 80415ea:	bf00      	nop
 80415ec:	2000cd84 	.word	0x2000cd84

080415f0 <SX1276GetStatus>:
}
 80415f0:	4b01      	ldr	r3, [pc, #4]	; (80415f8 <SX1276GetStatus+0x8>)
 80415f2:	7918      	ldrb	r0, [r3, #4]
 80415f4:	4770      	bx	lr
 80415f6:	bf00      	nop
 80415f8:	2000e7b0 	.word	0x2000e7b0

080415fc <SX1276Reset>:
{
 80415fc:	b530      	push	{r4, r5, lr}
    HW_GPIO_Init( RADIO_RESET_PORT, RADIO_RESET_PIN, &initStruct );
 80415fe:	4d12      	ldr	r5, [pc, #72]	; (8041648 <SX1276Reset+0x4c>)
{
 8041600:	b087      	sub	sp, #28
    initStruct.Mode =GPIO_MODE_OUTPUT_PP;
 8041602:	2401      	movs	r4, #1
    GPIO_InitTypeDef initStruct = { 0 };
 8041604:	2214      	movs	r2, #20
 8041606:	2100      	movs	r1, #0
 8041608:	a801      	add	r0, sp, #4
 804160a:	f00e fd87 	bl	805011c <memset>
    initStruct.Speed = GPIO_SPEED_HIGH;
 804160e:	2303      	movs	r3, #3
    HW_GPIO_Init( RADIO_RESET_PORT, RADIO_RESET_PIN, &initStruct );
 8041610:	aa01      	add	r2, sp, #4
 8041612:	4621      	mov	r1, r4
 8041614:	4628      	mov	r0, r5
    initStruct.Speed = GPIO_SPEED_HIGH;
 8041616:	9304      	str	r3, [sp, #16]
    initStruct.Mode =GPIO_MODE_OUTPUT_PP;
 8041618:	9402      	str	r4, [sp, #8]
    HW_GPIO_Init( RADIO_RESET_PORT, RADIO_RESET_PIN, &initStruct );
 804161a:	f00c fea1 	bl	804e360 <HW_GPIO_Init>
    HW_GPIO_Write( RADIO_RESET_PORT, RADIO_RESET_PIN, 0 );
 804161e:	4621      	mov	r1, r4
 8041620:	2200      	movs	r2, #0
 8041622:	4628      	mov	r0, r5
 8041624:	f00c ff1e 	bl	804e464 <HW_GPIO_Write>
    DelayMs( 1 );
 8041628:	4620      	mov	r0, r4
 804162a:	f00d fe5d 	bl	804f2e8 <HAL_Delay>
    initStruct.Mode = GPIO_NOPULL;
 804162e:	2300      	movs	r3, #0
    HW_GPIO_Init( RADIO_RESET_PORT, RADIO_RESET_PIN, &initStruct );
 8041630:	aa01      	add	r2, sp, #4
 8041632:	4621      	mov	r1, r4
 8041634:	4628      	mov	r0, r5
    initStruct.Mode = GPIO_NOPULL;
 8041636:	9302      	str	r3, [sp, #8]
    HW_GPIO_Init( RADIO_RESET_PORT, RADIO_RESET_PIN, &initStruct );
 8041638:	f00c fe92 	bl	804e360 <HW_GPIO_Init>
    DelayMs( 6 );
 804163c:	2006      	movs	r0, #6
 804163e:	f00d fe53 	bl	804f2e8 <HAL_Delay>
}
 8041642:	b007      	add	sp, #28
 8041644:	bd30      	pop	{r4, r5, pc}
 8041646:	bf00      	nop
 8041648:	40020400 	.word	0x40020400

0804164c <SX1276WriteBuffer>:
{
 804164c:	b570      	push	{r4, r5, r6, lr}
 804164e:	4606      	mov	r6, r0
 8041650:	460c      	mov	r4, r1
 8041652:	4615      	mov	r5, r2
    HW_GPIO_Write( RADIO_NSS_PORT, RADIO_NSS_PIN, 0 );
 8041654:	2102      	movs	r1, #2
 8041656:	2200      	movs	r2, #0
 8041658:	480b      	ldr	r0, [pc, #44]	; (8041688 <SX1276WriteBuffer+0x3c>)
 804165a:	f00c ff03 	bl	804e464 <HW_GPIO_Write>
    HW_SPI_InOut( addr | 0x80 );
 804165e:	f046 0080 	orr.w	r0, r6, #128	; 0x80
 8041662:	f00d f9a3 	bl	804e9ac <HW_SPI_InOut>
 8041666:	3c01      	subs	r4, #1
 8041668:	4425      	add	r5, r4
    for( i = 0; i < size; i++ )
 804166a:	42ac      	cmp	r4, r5
 804166c:	d106      	bne.n	804167c <SX1276WriteBuffer+0x30>
    HW_GPIO_Write( RADIO_NSS_PORT, RADIO_NSS_PIN, 1 );
 804166e:	2201      	movs	r2, #1
 8041670:	2102      	movs	r1, #2
 8041672:	4805      	ldr	r0, [pc, #20]	; (8041688 <SX1276WriteBuffer+0x3c>)
}
 8041674:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HW_GPIO_Write( RADIO_NSS_PORT, RADIO_NSS_PIN, 1 );
 8041678:	f00c bef4 	b.w	804e464 <HW_GPIO_Write>
        HW_SPI_InOut( buffer[i] );
 804167c:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8041680:	f00d f994 	bl	804e9ac <HW_SPI_InOut>
 8041684:	e7f1      	b.n	804166a <SX1276WriteBuffer+0x1e>
 8041686:	bf00      	nop
 8041688:	40020400 	.word	0x40020400

0804168c <SX1276Write>:
{
 804168c:	b507      	push	{r0, r1, r2, lr}
 804168e:	ab02      	add	r3, sp, #8
    SX1276WriteBuffer( addr, &data, 1 );
 8041690:	2201      	movs	r2, #1
{
 8041692:	f803 1d01 	strb.w	r1, [r3, #-1]!
    SX1276WriteBuffer( addr, &data, 1 );
 8041696:	4619      	mov	r1, r3
 8041698:	f7ff ffd8 	bl	804164c <SX1276WriteBuffer>
}
 804169c:	b003      	add	sp, #12
 804169e:	f85d fb04 	ldr.w	pc, [sp], #4
	...

080416a4 <SX1276SetChannel>:
    SX1276.Settings.Channel = freq;
 80416a4:	4b10      	ldr	r3, [pc, #64]	; (80416e8 <SX1276SetChannel+0x44>)
{
 80416a6:	b510      	push	{r4, lr}
    SX1276.Settings.Channel = freq;
 80416a8:	6098      	str	r0, [r3, #8]
    SX_FREQ_TO_CHANNEL( channel, freq );
 80416aa:	f643 5309 	movw	r3, #15625	; 0x3d09
 80416ae:	f641 6484 	movw	r4, #7812	; 0x1e84
 80416b2:	fbb0 f2f3 	udiv	r2, r0, r3
 80416b6:	fb03 0012 	mls	r0, r3, r2, r0
 80416ba:	eb04 2400 	add.w	r4, r4, r0, lsl #8
 80416be:	fbb4 f4f3 	udiv	r4, r4, r3
 80416c2:	eb04 2402 	add.w	r4, r4, r2, lsl #8
    SX1276Write( REG_FRFMSB, ( uint8_t )( ( channel >> 16 ) & 0xFF ) );
 80416c6:	f3c4 4107 	ubfx	r1, r4, #16, #8
 80416ca:	2006      	movs	r0, #6
 80416cc:	f7ff ffde 	bl	804168c <SX1276Write>
    SX1276Write( REG_FRFMID, ( uint8_t )( ( channel >> 8 ) & 0xFF ) );
 80416d0:	f3c4 2107 	ubfx	r1, r4, #8, #8
 80416d4:	2007      	movs	r0, #7
 80416d6:	f7ff ffd9 	bl	804168c <SX1276Write>
    SX1276Write( REG_FRFLSB, ( uint8_t )( channel & 0xFF ) );
 80416da:	b2e1      	uxtb	r1, r4
 80416dc:	2008      	movs	r0, #8
}
 80416de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    SX1276Write( REG_FRFLSB, ( uint8_t )( channel & 0xFF ) );
 80416e2:	f7ff bfd3 	b.w	804168c <SX1276Write>
 80416e6:	bf00      	nop
 80416e8:	2000e7b0 	.word	0x2000e7b0

080416ec <SX1276ReadBuffer>:
{
 80416ec:	b570      	push	{r4, r5, r6, lr}
 80416ee:	4606      	mov	r6, r0
 80416f0:	460c      	mov	r4, r1
 80416f2:	4615      	mov	r5, r2
    HW_GPIO_Write( RADIO_NSS_PORT, RADIO_NSS_PIN, 0 );
 80416f4:	2102      	movs	r1, #2
 80416f6:	2200      	movs	r2, #0
 80416f8:	480b      	ldr	r0, [pc, #44]	; (8041728 <SX1276ReadBuffer+0x3c>)
 80416fa:	f00c feb3 	bl	804e464 <HW_GPIO_Write>
    HW_SPI_InOut( addr & 0x7F );
 80416fe:	f006 007f 	and.w	r0, r6, #127	; 0x7f
 8041702:	f00d f953 	bl	804e9ac <HW_SPI_InOut>
 8041706:	3c01      	subs	r4, #1
 8041708:	4425      	add	r5, r4
    for( i = 0; i < size; i++ )
 804170a:	42ac      	cmp	r4, r5
 804170c:	d106      	bne.n	804171c <SX1276ReadBuffer+0x30>
    HW_GPIO_Write( RADIO_NSS_PORT, RADIO_NSS_PIN, 1 );
 804170e:	2201      	movs	r2, #1
 8041710:	2102      	movs	r1, #2
 8041712:	4805      	ldr	r0, [pc, #20]	; (8041728 <SX1276ReadBuffer+0x3c>)
}
 8041714:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HW_GPIO_Write( RADIO_NSS_PORT, RADIO_NSS_PIN, 1 );
 8041718:	f00c bea4 	b.w	804e464 <HW_GPIO_Write>
        buffer[i] = HW_SPI_InOut( 0 );
 804171c:	2000      	movs	r0, #0
 804171e:	f00d f945 	bl	804e9ac <HW_SPI_InOut>
 8041722:	f804 0f01 	strb.w	r0, [r4, #1]!
 8041726:	e7f0      	b.n	804170a <SX1276ReadBuffer+0x1e>
 8041728:	40020400 	.word	0x40020400

0804172c <SX1276Read>:
{
 804172c:	b507      	push	{r0, r1, r2, lr}
    SX1276ReadBuffer( addr, &data, 1 );
 804172e:	2201      	movs	r2, #1
 8041730:	f10d 0107 	add.w	r1, sp, #7
 8041734:	f7ff ffda 	bl	80416ec <SX1276ReadBuffer>
}
 8041738:	f89d 0007 	ldrb.w	r0, [sp, #7]
 804173c:	b003      	add	sp, #12
 804173e:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08041744 <RxChainCalibration>:
{
 8041744:	b538      	push	{r3, r4, r5, lr}
    regPaConfigInitVal = SX1276Read( REG_PACONFIG );
 8041746:	2009      	movs	r0, #9
 8041748:	f7ff fff0 	bl	804172c <SX1276Read>
 804174c:	4605      	mov	r5, r0
    channel = ( ( ( uint32_t )SX1276Read( REG_FRFMSB ) << 16 ) |
 804174e:	2006      	movs	r0, #6
 8041750:	f7ff ffec 	bl	804172c <SX1276Read>
 8041754:	4604      	mov	r4, r0
                ( ( uint32_t )SX1276Read( REG_FRFMID ) << 8 ) |
 8041756:	2007      	movs	r0, #7
 8041758:	f7ff ffe8 	bl	804172c <SX1276Read>
 804175c:	0200      	lsls	r0, r0, #8
    channel = ( ( ( uint32_t )SX1276Read( REG_FRFMSB ) << 16 ) |
 804175e:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
                ( ( uint32_t )SX1276Read( REG_FRFLSB ) ) );
 8041762:	2008      	movs	r0, #8
 8041764:	f7ff ffe2 	bl	804172c <SX1276Read>
    channel = ( ( ( uint32_t )SX1276Read( REG_FRFMSB ) << 16 ) |
 8041768:	4320      	orrs	r0, r4
    SX_CHANNEL_TO_FREQ(channel, initialFreq);
 804176a:	f643 5309 	movw	r3, #15625	; 0x3d09
 804176e:	b2c4      	uxtb	r4, r0
 8041770:	435c      	muls	r4, r3
 8041772:	0a00      	lsrs	r0, r0, #8
 8041774:	4358      	muls	r0, r3
 8041776:	3480      	adds	r4, #128	; 0x80
    SX1276Write( REG_PACONFIG, 0x00 );
 8041778:	2100      	movs	r1, #0
    SX_CHANNEL_TO_FREQ(channel, initialFreq);
 804177a:	eb00 2414 	add.w	r4, r0, r4, lsr #8
    SX1276Write( REG_PACONFIG, 0x00 );
 804177e:	2009      	movs	r0, #9
 8041780:	f7ff ff84 	bl	804168c <SX1276Write>
    SX1276Write( REG_IMAGECAL, ( SX1276Read( REG_IMAGECAL ) & RF_IMAGECAL_IMAGECAL_MASK ) | RF_IMAGECAL_IMAGECAL_START );
 8041784:	203b      	movs	r0, #59	; 0x3b
 8041786:	f7ff ffd1 	bl	804172c <SX1276Read>
 804178a:	f040 0140 	orr.w	r1, r0, #64	; 0x40
 804178e:	b2c9      	uxtb	r1, r1
 8041790:	203b      	movs	r0, #59	; 0x3b
 8041792:	f7ff ff7b 	bl	804168c <SX1276Write>
    while( ( SX1276Read( REG_IMAGECAL ) & RF_IMAGECAL_IMAGECAL_RUNNING ) == RF_IMAGECAL_IMAGECAL_RUNNING )
 8041796:	203b      	movs	r0, #59	; 0x3b
 8041798:	f7ff ffc8 	bl	804172c <SX1276Read>
 804179c:	0682      	lsls	r2, r0, #26
 804179e:	d4fa      	bmi.n	8041796 <RxChainCalibration+0x52>
    SX1276SetChannel( 868000000 );
 80417a0:	480c      	ldr	r0, [pc, #48]	; (80417d4 <RxChainCalibration+0x90>)
 80417a2:	f7ff ff7f 	bl	80416a4 <SX1276SetChannel>
    SX1276Write( REG_IMAGECAL, ( SX1276Read( REG_IMAGECAL ) & RF_IMAGECAL_IMAGECAL_MASK ) | RF_IMAGECAL_IMAGECAL_START );
 80417a6:	203b      	movs	r0, #59	; 0x3b
 80417a8:	f7ff ffc0 	bl	804172c <SX1276Read>
 80417ac:	f040 0140 	orr.w	r1, r0, #64	; 0x40
 80417b0:	b2c9      	uxtb	r1, r1
 80417b2:	203b      	movs	r0, #59	; 0x3b
 80417b4:	f7ff ff6a 	bl	804168c <SX1276Write>
    while( ( SX1276Read( REG_IMAGECAL ) & RF_IMAGECAL_IMAGECAL_RUNNING ) == RF_IMAGECAL_IMAGECAL_RUNNING )
 80417b8:	203b      	movs	r0, #59	; 0x3b
 80417ba:	f7ff ffb7 	bl	804172c <SX1276Read>
 80417be:	0683      	lsls	r3, r0, #26
 80417c0:	d4fa      	bmi.n	80417b8 <RxChainCalibration+0x74>
    SX1276Write( REG_PACONFIG, regPaConfigInitVal );
 80417c2:	4629      	mov	r1, r5
 80417c4:	2009      	movs	r0, #9
 80417c6:	f7ff ff61 	bl	804168c <SX1276Write>
    SX1276SetChannel( initialFreq );
 80417ca:	4620      	mov	r0, r4
}
 80417cc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    SX1276SetChannel( initialFreq );
 80417d0:	f7ff bf68 	b.w	80416a4 <SX1276SetChannel>
 80417d4:	33bca100 	.word	0x33bca100

080417d8 <SX1276GetTimeOnAir>:
{
 80417d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80417dc:	4688      	mov	r8, r1
    switch( modem )
 80417de:	b118      	cbz	r0, 80417e8 <SX1276GetTimeOnAir+0x10>
 80417e0:	2801      	cmp	r0, #1
 80417e2:	d058      	beq.n	8041896 <SX1276GetTimeOnAir+0xbe>
    uint32_t airTime = 0;
 80417e4:	2000      	movs	r0, #0
    return airTime;
 80417e6:	e04e      	b.n	8041886 <SX1276GetTimeOnAir+0xae>
            airTime = (uint32_t) round( ( 8 * ( SX1276.Settings.Fsk.PreambleLen +
 80417e8:	4c75      	ldr	r4, [pc, #468]	; (80419c0 <SX1276GetTimeOnAir+0x1e8>)
                                     ( ( SX1276Read( REG_SYNCCONFIG ) & ~RF_SYNCCONFIG_SYNCSIZE_MASK ) + 1 ) +
 80417ea:	2027      	movs	r0, #39	; 0x27
            airTime = (uint32_t) round( ( 8 * ( SX1276.Settings.Fsk.PreambleLen +
 80417ec:	8c25      	ldrh	r5, [r4, #32]
                                     ( ( SX1276Read( REG_SYNCCONFIG ) & ~RF_SYNCCONFIG_SYNCSIZE_MASK ) + 1 ) +
 80417ee:	f7ff ff9d 	bl	804172c <SX1276Read>
 80417f2:	f020 00f8 	bic.w	r0, r0, #248	; 0xf8
 80417f6:	3001      	adds	r0, #1
 80417f8:	4428      	add	r0, r5
 80417fa:	f7fe ffc3 	bl	8040784 <__aeabi_i2d>
                                     ( ( SX1276.Settings.Fsk.FixLen == 0x01 ) ? 0.0 : 1.0 ) +
 80417fe:	f894 3022 	ldrb.w	r3, [r4, #34]	; 0x22
 8041802:	2200      	movs	r2, #0
 8041804:	2b00      	cmp	r3, #0
 8041806:	d141      	bne.n	804188c <SX1276GetTimeOnAir+0xb4>
 8041808:	4b6e      	ldr	r3, [pc, #440]	; (80419c4 <SX1276GetTimeOnAir+0x1ec>)
                                     ( ( SX1276Read( REG_SYNCCONFIG ) & ~RF_SYNCCONFIG_SYNCSIZE_MASK ) + 1 ) +
 804180a:	f7fe fe6f 	bl	80404ec <__adddf3>
 804180e:	4606      	mov	r6, r0
                                     ( ( ( SX1276Read( REG_PACKETCONFIG1 ) & ~RF_PACKETCONFIG1_ADDRSFILTERING_MASK ) != 0x00 ) ? 1.0 : 0 ) +
 8041810:	2030      	movs	r0, #48	; 0x30
                                     ( ( SX1276Read( REG_SYNCCONFIG ) & ~RF_SYNCCONFIG_SYNCSIZE_MASK ) + 1 ) +
 8041812:	460f      	mov	r7, r1
                                     ( ( ( SX1276Read( REG_PACKETCONFIG1 ) & ~RF_PACKETCONFIG1_ADDRSFILTERING_MASK ) != 0x00 ) ? 1.0 : 0 ) +
 8041814:	f7ff ff8a 	bl	804172c <SX1276Read>
 8041818:	f030 03f9 	bics.w	r3, r0, #249	; 0xf9
 804181c:	bf0c      	ite	eq
 804181e:	2300      	moveq	r3, #0
 8041820:	4b68      	ldrne	r3, [pc, #416]	; (80419c4 <SX1276GetTimeOnAir+0x1ec>)
 8041822:	2200      	movs	r2, #0
                                     ( ( SX1276.Settings.Fsk.FixLen == 0x01 ) ? 0.0 : 1.0 ) +
 8041824:	4630      	mov	r0, r6
 8041826:	4639      	mov	r1, r7
 8041828:	f7fe fe60 	bl	80404ec <__adddf3>
 804182c:	4606      	mov	r6, r0
                                     ( ( ( SX1276Read( REG_PACKETCONFIG1 ) & ~RF_PACKETCONFIG1_ADDRSFILTERING_MASK ) != 0x00 ) ? 1.0 : 0 ) +
 804182e:	4640      	mov	r0, r8
                                     ( ( SX1276.Settings.Fsk.FixLen == 0x01 ) ? 0.0 : 1.0 ) +
 8041830:	460f      	mov	r7, r1
                                     ( ( ( SX1276Read( REG_PACKETCONFIG1 ) & ~RF_PACKETCONFIG1_ADDRSFILTERING_MASK ) != 0x00 ) ? 1.0 : 0 ) +
 8041832:	f7fe ffa7 	bl	8040784 <__aeabi_i2d>
 8041836:	4602      	mov	r2, r0
 8041838:	460b      	mov	r3, r1
 804183a:	4630      	mov	r0, r6
 804183c:	4639      	mov	r1, r7
 804183e:	f7fe fe55 	bl	80404ec <__adddf3>
                                     ( ( SX1276.Settings.Fsk.CrcOn == 0x01 ) ? 2.0 : 0 ) ) /
 8041842:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8041846:	2200      	movs	r2, #0
 8041848:	bb13      	cbnz	r3, 8041890 <SX1276GetTimeOnAir+0xb8>
 804184a:	2300      	movs	r3, #0
                                     pktLen +
 804184c:	f7fe fe4e 	bl	80404ec <__adddf3>
            airTime = (uint32_t) round( ( 8 * ( SX1276.Settings.Fsk.PreambleLen +
 8041850:	2200      	movs	r2, #0
 8041852:	4b5d      	ldr	r3, [pc, #372]	; (80419c8 <SX1276GetTimeOnAir+0x1f0>)
 8041854:	f7ff f800 	bl	8040858 <__aeabi_dmul>
 8041858:	4606      	mov	r6, r0
                                     ( ( SX1276.Settings.Fsk.CrcOn == 0x01 ) ? 2.0 : 0 ) ) /
 804185a:	69e0      	ldr	r0, [r4, #28]
            airTime = (uint32_t) round( ( 8 * ( SX1276.Settings.Fsk.PreambleLen +
 804185c:	460f      	mov	r7, r1
                                     ( ( SX1276.Settings.Fsk.CrcOn == 0x01 ) ? 2.0 : 0 ) ) /
 804185e:	f7fe ff81 	bl	8040764 <__aeabi_ui2d>
 8041862:	4602      	mov	r2, r0
 8041864:	460b      	mov	r3, r1
 8041866:	4630      	mov	r0, r6
 8041868:	4639      	mov	r1, r7
 804186a:	f7ff f91f 	bl	8040aac <__aeabi_ddiv>
            airTime = (uint32_t) round( ( 8 * ( SX1276.Settings.Fsk.PreambleLen +
 804186e:	2200      	movs	r2, #0
 8041870:	4b56      	ldr	r3, [pc, #344]	; (80419cc <SX1276GetTimeOnAir+0x1f4>)
 8041872:	f7fe fff1 	bl	8040858 <__aeabi_dmul>
 8041876:	ec41 0b10 	vmov	d0, r0, r1
 804187a:	f00f ff2d 	bl	80516d8 <round>
            airTime = (uint32_t) floor( tOnAir * 1000 + 0.999 );
 804187e:	ec51 0b10 	vmov	r0, r1, d0
 8041882:	f7ff faab 	bl	8040ddc <__aeabi_d2uiz>
}
 8041886:	b003      	add	sp, #12
 8041888:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
                                     ( ( SX1276.Settings.Fsk.FixLen == 0x01 ) ? 0.0 : 1.0 ) +
 804188c:	2300      	movs	r3, #0
 804188e:	e7bc      	b.n	804180a <SX1276GetTimeOnAir+0x32>
                                     ( ( SX1276.Settings.Fsk.CrcOn == 0x01 ) ? 2.0 : 0 ) ) /
 8041890:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8041894:	e7da      	b.n	804184c <SX1276GetTimeOnAir+0x74>
            switch( SX1276.Settings.LoRa.Bandwidth )
 8041896:	4a4a      	ldr	r2, [pc, #296]	; (80419c0 <SX1276GetTimeOnAir+0x1e8>)
 8041898:	6c53      	ldr	r3, [r2, #68]	; 0x44
 804189a:	3b07      	subs	r3, #7
 804189c:	2b02      	cmp	r3, #2
 804189e:	4692      	mov	sl, r2
 80418a0:	f200 8082 	bhi.w	80419a8 <SX1276GetTimeOnAir+0x1d0>
 80418a4:	4a4a      	ldr	r2, [pc, #296]	; (80419d0 <SX1276GetTimeOnAir+0x1f8>)
 80418a6:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80418aa:	e9d3 452c 	ldrd	r4, r5, [r3, #176]	; 0xb0
            double rs = bw / ( 1 << SX1276.Settings.LoRa.Datarate );
 80418ae:	f8da b048 	ldr.w	fp, [sl, #72]	; 0x48
 80418b2:	2001      	movs	r0, #1
 80418b4:	fa00 f00b 	lsl.w	r0, r0, fp
 80418b8:	f7fe ff64 	bl	8040784 <__aeabi_i2d>
 80418bc:	4602      	mov	r2, r0
 80418be:	460b      	mov	r3, r1
 80418c0:	4620      	mov	r0, r4
 80418c2:	4629      	mov	r1, r5
 80418c4:	f7ff f8f2 	bl	8040aac <__aeabi_ddiv>
            double ts = 1 / rs;
 80418c8:	4602      	mov	r2, r0
 80418ca:	460b      	mov	r3, r1
 80418cc:	2000      	movs	r0, #0
 80418ce:	493d      	ldr	r1, [pc, #244]	; (80419c4 <SX1276GetTimeOnAir+0x1ec>)
 80418d0:	f7ff f8ec 	bl	8040aac <__aeabi_ddiv>
 80418d4:	4604      	mov	r4, r0
            double tPreamble = ( SX1276.Settings.LoRa.PreambleLen + 4.25 ) * ts;
 80418d6:	f8ba 004e 	ldrh.w	r0, [sl, #78]	; 0x4e
            double ts = 1 / rs;
 80418da:	460d      	mov	r5, r1
            double tPreamble = ( SX1276.Settings.LoRa.PreambleLen + 4.25 ) * ts;
 80418dc:	f7fe ff52 	bl	8040784 <__aeabi_i2d>
 80418e0:	2200      	movs	r2, #0
 80418e2:	4b3c      	ldr	r3, [pc, #240]	; (80419d4 <SX1276GetTimeOnAir+0x1fc>)
 80418e4:	f7fe fe02 	bl	80404ec <__adddf3>
 80418e8:	4622      	mov	r2, r4
 80418ea:	462b      	mov	r3, r5
 80418ec:	f7fe ffb4 	bl	8040858 <__aeabi_dmul>
                                 ( SX1276.Settings.LoRa.FixLen ? 20 : 0 ) ) /
 80418f0:	f89a 3050 	ldrb.w	r3, [sl, #80]	; 0x50
            double tPreamble = ( SX1276.Settings.LoRa.PreambleLen + 4.25 ) * ts;
 80418f4:	4606      	mov	r6, r0
 80418f6:	460f      	mov	r7, r1
                                 28 + 16 * SX1276.Settings.LoRa.CrcOn -
 80418f8:	f89a 0052 	ldrb.w	r0, [sl, #82]	; 0x52
            double tmp = ceil( ( 8 * pktLen - 4 * SX1276.Settings.LoRa.Datarate +
 80418fc:	ea4f 018b 	mov.w	r1, fp, lsl #2
 8041900:	f1c1 011c 	rsb	r1, r1, #28
                                 ( SX1276.Settings.LoRa.FixLen ? 20 : 0 ) ) /
 8041904:	2b00      	cmp	r3, #0
 8041906:	eb01 1100 	add.w	r1, r1, r0, lsl #4
                                 28 + 16 * SX1276.Settings.LoRa.CrcOn -
 804190a:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
                                 ( SX1276.Settings.LoRa.FixLen ? 20 : 0 ) ) /
 804190e:	bf14      	ite	ne
 8041910:	2014      	movne	r0, #20
 8041912:	2000      	moveq	r0, #0
            double tmp = ceil( ( 8 * pktLen - 4 * SX1276.Settings.LoRa.Datarate +
 8041914:	1a08      	subs	r0, r1, r0
 8041916:	f7fe ff25 	bl	8040764 <__aeabi_ui2d>
                                 ( ( SX1276.Settings.LoRa.LowDatarateOptimize > 0 ) ? 2 : 0 ) ) ) ) *
 804191a:	f89a 304c 	ldrb.w	r3, [sl, #76]	; 0x4c
 804191e:	2b00      	cmp	r3, #0
            double tmp = ceil( ( 8 * pktLen - 4 * SX1276.Settings.LoRa.Datarate +
 8041920:	4680      	mov	r8, r0
                                 ( ( SX1276.Settings.LoRa.LowDatarateOptimize > 0 ) ? 2 : 0 ) ) ) ) *
 8041922:	bf14      	ite	ne
 8041924:	2002      	movne	r0, #2
 8041926:	2000      	moveq	r0, #0
                                 ( double )( 4 * ( SX1276.Settings.LoRa.Datarate -
 8041928:	ebab 0000 	sub.w	r0, fp, r0
 804192c:	0080      	lsls	r0, r0, #2
            double tmp = ceil( ( 8 * pktLen - 4 * SX1276.Settings.LoRa.Datarate +
 804192e:	4689      	mov	r9, r1
                                 ( double )( 4 * ( SX1276.Settings.LoRa.Datarate -
 8041930:	f7fe ff18 	bl	8040764 <__aeabi_ui2d>
            double tmp = ceil( ( 8 * pktLen - 4 * SX1276.Settings.LoRa.Datarate +
 8041934:	4602      	mov	r2, r0
 8041936:	460b      	mov	r3, r1
 8041938:	4640      	mov	r0, r8
 804193a:	4649      	mov	r1, r9
 804193c:	f7ff f8b6 	bl	8040aac <__aeabi_ddiv>
 8041940:	ec41 0b10 	vmov	d0, r0, r1
 8041944:	f00f fdc4 	bl	80514d0 <ceil>
                                 ( SX1276.Settings.LoRa.Coderate + 4 );
 8041948:	f89a 004d 	ldrb.w	r0, [sl, #77]	; 0x4d
            double tmp = ceil( ( 8 * pktLen - 4 * SX1276.Settings.LoRa.Datarate +
 804194c:	ec53 2b10 	vmov	r2, r3, d0
                                 ( ( SX1276.Settings.LoRa.LowDatarateOptimize > 0 ) ? 2 : 0 ) ) ) ) *
 8041950:	3004      	adds	r0, #4
            double tmp = ceil( ( 8 * pktLen - 4 * SX1276.Settings.LoRa.Datarate +
 8041952:	e9cd 2300 	strd	r2, r3, [sp]
                                 ( ( SX1276.Settings.LoRa.LowDatarateOptimize > 0 ) ? 2 : 0 ) ) ) ) *
 8041956:	f7fe ff15 	bl	8040784 <__aeabi_i2d>
            double tmp = ceil( ( 8 * pktLen - 4 * SX1276.Settings.LoRa.Datarate +
 804195a:	e9dd 2300 	ldrd	r2, r3, [sp]
 804195e:	f7fe ff7b 	bl	8040858 <__aeabi_dmul>
            double nPayload = 8 + ( ( tmp > 0 ) ? tmp : 0 );
 8041962:	2200      	movs	r2, #0
 8041964:	2300      	movs	r3, #0
            double tmp = ceil( ( 8 * pktLen - 4 * SX1276.Settings.LoRa.Datarate +
 8041966:	4680      	mov	r8, r0
 8041968:	4689      	mov	r9, r1
            double nPayload = 8 + ( ( tmp > 0 ) ? tmp : 0 );
 804196a:	f7ff fa05 	bl	8040d78 <__aeabi_dcmpgt>
 804196e:	b1f0      	cbz	r0, 80419ae <SX1276GetTimeOnAir+0x1d6>
 8041970:	2200      	movs	r2, #0
 8041972:	4b15      	ldr	r3, [pc, #84]	; (80419c8 <SX1276GetTimeOnAir+0x1f0>)
 8041974:	4640      	mov	r0, r8
 8041976:	4649      	mov	r1, r9
 8041978:	f7fe fdb8 	bl	80404ec <__adddf3>
            double tPayload = nPayload * ts;
 804197c:	4622      	mov	r2, r4
 804197e:	462b      	mov	r3, r5
 8041980:	f7fe ff6a 	bl	8040858 <__aeabi_dmul>
            double tOnAir = tPreamble + tPayload;
 8041984:	4632      	mov	r2, r6
 8041986:	463b      	mov	r3, r7
 8041988:	f7fe fdb0 	bl	80404ec <__adddf3>
            airTime = (uint32_t) floor( tOnAir * 1000 + 0.999 );
 804198c:	2200      	movs	r2, #0
 804198e:	4b0f      	ldr	r3, [pc, #60]	; (80419cc <SX1276GetTimeOnAir+0x1f4>)
 8041990:	f7fe ff62 	bl	8040858 <__aeabi_dmul>
 8041994:	a308      	add	r3, pc, #32	; (adr r3, 80419b8 <SX1276GetTimeOnAir+0x1e0>)
 8041996:	e9d3 2300 	ldrd	r2, r3, [r3]
 804199a:	f7fe fda7 	bl	80404ec <__adddf3>
 804199e:	ec41 0b10 	vmov	d0, r0, r1
 80419a2:	f00f fe15 	bl	80515d0 <floor>
 80419a6:	e76a      	b.n	804187e <SX1276GetTimeOnAir+0xa6>
            switch( SX1276.Settings.LoRa.Bandwidth )
 80419a8:	2400      	movs	r4, #0
 80419aa:	2500      	movs	r5, #0
 80419ac:	e77f      	b.n	80418ae <SX1276GetTimeOnAir+0xd6>
            double nPayload = 8 + ( ( tmp > 0 ) ? tmp : 0 );
 80419ae:	2000      	movs	r0, #0
 80419b0:	4905      	ldr	r1, [pc, #20]	; (80419c8 <SX1276GetTimeOnAir+0x1f0>)
 80419b2:	e7e3      	b.n	804197c <SX1276GetTimeOnAir+0x1a4>
 80419b4:	f3af 8000 	nop.w
 80419b8:	d916872b 	.word	0xd916872b
 80419bc:	3feff7ce 	.word	0x3feff7ce
 80419c0:	2000e7b0 	.word	0x2000e7b0
 80419c4:	3ff00000 	.word	0x3ff00000
 80419c8:	40200000 	.word	0x40200000
 80419cc:	408f4000 	.word	0x408f4000
 80419d0:	08051800 	.word	0x08051800
 80419d4:	40110000 	.word	0x40110000

080419d8 <SX1276ReadRssi>:
{
 80419d8:	b508      	push	{r3, lr}
    switch( modem )
 80419da:	b120      	cbz	r0, 80419e6 <SX1276ReadRssi+0xe>
 80419dc:	2801      	cmp	r0, #1
 80419de:	d00a      	beq.n	80419f6 <SX1276ReadRssi+0x1e>
        rssi = -1;
 80419e0:	f04f 30ff 	mov.w	r0, #4294967295
 80419e4:	e006      	b.n	80419f4 <SX1276ReadRssi+0x1c>
        rssi = -( SX1276Read( REG_RSSIVALUE ) >> 1 );
 80419e6:	2011      	movs	r0, #17
 80419e8:	f7ff fea0 	bl	804172c <SX1276Read>
 80419ec:	f3c0 0047 	ubfx	r0, r0, #1, #8
 80419f0:	4240      	negs	r0, r0
            rssi = RSSI_OFFSET_LF + SX1276Read( REG_LR_RSSIVALUE );
 80419f2:	b200      	sxth	r0, r0
}
 80419f4:	bd08      	pop	{r3, pc}
        if( SX1276.Settings.Channel > RF_MID_BAND_THRESH )
 80419f6:	4b07      	ldr	r3, [pc, #28]	; (8041a14 <SX1276ReadRssi+0x3c>)
 80419f8:	689a      	ldr	r2, [r3, #8]
 80419fa:	4b07      	ldr	r3, [pc, #28]	; (8041a18 <SX1276ReadRssi+0x40>)
 80419fc:	429a      	cmp	r2, r3
            rssi = RSSI_OFFSET_HF + SX1276Read( REG_LR_RSSIVALUE );
 80419fe:	f04f 001b 	mov.w	r0, #27
        if( SX1276.Settings.Channel > RF_MID_BAND_THRESH )
 8041a02:	d903      	bls.n	8041a0c <SX1276ReadRssi+0x34>
            rssi = RSSI_OFFSET_HF + SX1276Read( REG_LR_RSSIVALUE );
 8041a04:	f7ff fe92 	bl	804172c <SX1276Read>
 8041a08:	389d      	subs	r0, #157	; 0x9d
 8041a0a:	e7f2      	b.n	80419f2 <SX1276ReadRssi+0x1a>
            rssi = RSSI_OFFSET_LF + SX1276Read( REG_LR_RSSIVALUE );
 8041a0c:	f7ff fe8e 	bl	804172c <SX1276Read>
 8041a10:	38a4      	subs	r0, #164	; 0xa4
 8041a12:	e7ee      	b.n	80419f2 <SX1276ReadRssi+0x1a>
 8041a14:	2000e7b0 	.word	0x2000e7b0
 8041a18:	1f4add40 	.word	0x1f4add40

08041a1c <SX1276SetOpMode.part.2>:
void SX1276SetOpMode( uint8_t opMode )
 8041a1c:	b510      	push	{r4, lr}
      SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RF_OPMODE_MASK ) | opMode );
 8041a1e:	2001      	movs	r0, #1
 8041a20:	f7ff fe84 	bl	804172c <SX1276Read>
      LoRaBoardCallbacks->SX1276BoardSetAntSwLowPower( true );
 8041a24:	4c07      	ldr	r4, [pc, #28]	; (8041a44 <SX1276SetOpMode.part.2+0x28>)
      SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RF_OPMODE_MASK ) | opMode );
 8041a26:	f000 01f8 	and.w	r1, r0, #248	; 0xf8
 8041a2a:	2001      	movs	r0, #1
 8041a2c:	f7ff fe2e 	bl	804168c <SX1276Write>
      LoRaBoardCallbacks->SX1276BoardSetAntSwLowPower( true );
 8041a30:	6823      	ldr	r3, [r4, #0]
 8041a32:	2001      	movs	r0, #1
 8041a34:	691b      	ldr	r3, [r3, #16]
 8041a36:	4798      	blx	r3
      LoRaBoardCallbacks->SX1276BoardSetXO( RESET ); 
 8041a38:	6823      	ldr	r3, [r4, #0]
 8041a3a:	2000      	movs	r0, #0
 8041a3c:	681b      	ldr	r3, [r3, #0]
}
 8041a3e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      LoRaBoardCallbacks->SX1276BoardSetXO( RESET ); 
 8041a42:	4718      	bx	r3
 8041a44:	2000cd84 	.word	0x2000cd84

08041a48 <SX1276SetSleep>:
{
 8041a48:	b508      	push	{r3, lr}
    TimerStop( &RxTimeoutTimer );
 8041a4a:	480a      	ldr	r0, [pc, #40]	; (8041a74 <SX1276SetSleep+0x2c>)
 8041a4c:	f00c f91c 	bl	804dc88 <TimerStop>
    TimerStop( &TxTimeoutTimer );
 8041a50:	4809      	ldr	r0, [pc, #36]	; (8041a78 <SX1276SetSleep+0x30>)
 8041a52:	f00c f919 	bl	804dc88 <TimerStop>
    TimerStop( &RxTimeoutSyncWord );
 8041a56:	4809      	ldr	r0, [pc, #36]	; (8041a7c <SX1276SetSleep+0x34>)
 8041a58:	f00c f916 	bl	804dc88 <TimerStop>
 8041a5c:	f7ff ffde 	bl	8041a1c <SX1276SetOpMode.part.2>
    LoRaBoardCallbacks->SX1276BoardSetXO( RESET );
 8041a60:	4b07      	ldr	r3, [pc, #28]	; (8041a80 <SX1276SetSleep+0x38>)
 8041a62:	681b      	ldr	r3, [r3, #0]
 8041a64:	2000      	movs	r0, #0
 8041a66:	681b      	ldr	r3, [r3, #0]
 8041a68:	4798      	blx	r3
    SX1276.Settings.State = RF_IDLE;
 8041a6a:	4b06      	ldr	r3, [pc, #24]	; (8041a84 <SX1276SetSleep+0x3c>)
 8041a6c:	2200      	movs	r2, #0
 8041a6e:	711a      	strb	r2, [r3, #4]
}
 8041a70:	bd08      	pop	{r3, pc}
 8041a72:	bf00      	nop
 8041a74:	2000e818 	.word	0x2000e818
 8041a78:	2000e780 	.word	0x2000e780
 8041a7c:	2000e798 	.word	0x2000e798
 8041a80:	2000cd84 	.word	0x2000cd84
 8041a84:	2000e7b0 	.word	0x2000e7b0

08041a88 <SX1276SetOpMode>:
{
 8041a88:	b538      	push	{r3, r4, r5, lr}
    if( opMode == RF_OPMODE_SLEEP )
 8041a8a:	4604      	mov	r4, r0
 8041a8c:	b918      	cbnz	r0, 8041a96 <SX1276SetOpMode+0xe>
}
 8041a8e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8041a92:	f7ff bfc3 	b.w	8041a1c <SX1276SetOpMode.part.2>
      LoRaBoardCallbacks->SX1276BoardSetXO( SET ); 
 8041a96:	4d0c      	ldr	r5, [pc, #48]	; (8041ac8 <SX1276SetOpMode+0x40>)
 8041a98:	682b      	ldr	r3, [r5, #0]
 8041a9a:	2001      	movs	r0, #1
 8041a9c:	681b      	ldr	r3, [r3, #0]
 8041a9e:	4798      	blx	r3
      LoRaBoardCallbacks->SX1276BoardSetAntSwLowPower( false );
 8041aa0:	682b      	ldr	r3, [r5, #0]
 8041aa2:	2000      	movs	r0, #0
 8041aa4:	691b      	ldr	r3, [r3, #16]
 8041aa6:	4798      	blx	r3
      LoRaBoardCallbacks->SX1276BoardSetAntSw( opMode );
 8041aa8:	682b      	ldr	r3, [r5, #0]
 8041aaa:	4620      	mov	r0, r4
 8041aac:	695b      	ldr	r3, [r3, #20]
 8041aae:	4798      	blx	r3
      SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RF_OPMODE_MASK ) | opMode );
 8041ab0:	2001      	movs	r0, #1
 8041ab2:	f7ff fe3b 	bl	804172c <SX1276Read>
 8041ab6:	f000 01f8 	and.w	r1, r0, #248	; 0xf8
 8041aba:	4321      	orrs	r1, r4
 8041abc:	2001      	movs	r0, #1
}
 8041abe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RF_OPMODE_MASK ) | opMode );
 8041ac2:	f7ff bde3 	b.w	804168c <SX1276Write>
 8041ac6:	bf00      	nop
 8041ac8:	2000cd84 	.word	0x2000cd84

08041acc <SX1276SetStby>:
{
 8041acc:	b508      	push	{r3, lr}
    TimerStop( &RxTimeoutTimer );
 8041ace:	4808      	ldr	r0, [pc, #32]	; (8041af0 <SX1276SetStby+0x24>)
 8041ad0:	f00c f8da 	bl	804dc88 <TimerStop>
    TimerStop( &TxTimeoutTimer );
 8041ad4:	4807      	ldr	r0, [pc, #28]	; (8041af4 <SX1276SetStby+0x28>)
 8041ad6:	f00c f8d7 	bl	804dc88 <TimerStop>
    TimerStop( &RxTimeoutSyncWord );
 8041ada:	4807      	ldr	r0, [pc, #28]	; (8041af8 <SX1276SetStby+0x2c>)
 8041adc:	f00c f8d4 	bl	804dc88 <TimerStop>
    SX1276SetOpMode( RF_OPMODE_STANDBY );
 8041ae0:	2001      	movs	r0, #1
 8041ae2:	f7ff ffd1 	bl	8041a88 <SX1276SetOpMode>
    SX1276.Settings.State = RF_IDLE;
 8041ae6:	4b05      	ldr	r3, [pc, #20]	; (8041afc <SX1276SetStby+0x30>)
 8041ae8:	2200      	movs	r2, #0
 8041aea:	711a      	strb	r2, [r3, #4]
}
 8041aec:	bd08      	pop	{r3, pc}
 8041aee:	bf00      	nop
 8041af0:	2000e818 	.word	0x2000e818
 8041af4:	2000e780 	.word	0x2000e780
 8041af8:	2000e798 	.word	0x2000e798
 8041afc:	2000e7b0 	.word	0x2000e7b0

08041b00 <SX1276SetRx>:
{
 8041b00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    switch( SX1276.Settings.Modem )
 8041b02:	4c79      	ldr	r4, [pc, #484]	; (8041ce8 <SX1276SetRx+0x1e8>)
{
 8041b04:	4607      	mov	r7, r0
    TimerStop( &TxTimeoutTimer );
 8041b06:	4879      	ldr	r0, [pc, #484]	; (8041cec <SX1276SetRx+0x1ec>)
 8041b08:	f00c f8be 	bl	804dc88 <TimerStop>
    switch( SX1276.Settings.Modem )
 8041b0c:	7965      	ldrb	r5, [r4, #5]
 8041b0e:	b11d      	cbz	r5, 8041b18 <SX1276SetRx+0x18>
 8041b10:	2d01      	cmp	r5, #1
 8041b12:	d044      	beq.n	8041b9e <SX1276SetRx+0x9e>
    bool rxContinuous = false;
 8041b14:	2600      	movs	r6, #0
 8041b16:	e022      	b.n	8041b5e <SX1276SetRx+0x5e>
            SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 8041b18:	2040      	movs	r0, #64	; 0x40
            rxContinuous = SX1276.Settings.Fsk.RxContinuous;
 8041b1a:	f894 6026 	ldrb.w	r6, [r4, #38]	; 0x26
            SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 8041b1e:	f7ff fe05 	bl	804172c <SX1276Read>
                                                                            RF_DIOMAPPING1_DIO0_00 |
 8041b22:	f000 0103 	and.w	r1, r0, #3
            SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 8041b26:	f041 010c 	orr.w	r1, r1, #12
 8041b2a:	2040      	movs	r0, #64	; 0x40
 8041b2c:	f7ff fdae 	bl	804168c <SX1276Write>
            SX1276Write( REG_DIOMAPPING2, ( SX1276Read( REG_DIOMAPPING2 ) & RF_DIOMAPPING2_DIO4_MASK &
 8041b30:	2041      	movs	r0, #65	; 0x41
 8041b32:	f7ff fdfb 	bl	804172c <SX1276Read>
 8041b36:	f060 013e 	orn	r1, r0, #62	; 0x3e
 8041b3a:	b2c9      	uxtb	r1, r1
 8041b3c:	2041      	movs	r0, #65	; 0x41
 8041b3e:	f7ff fda5 	bl	804168c <SX1276Write>
            SX1276.Settings.FskPacketHandler.FifoThresh = SX1276Read( REG_FIFOTHRESH ) & 0x3F;
 8041b42:	2035      	movs	r0, #53	; 0x35
 8041b44:	f7ff fdf2 	bl	804172c <SX1276Read>
 8041b48:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 8041b4c:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
            SX1276Write( REG_RXCONFIG, RF_RXCONFIG_AFCAUTO_ON | RF_RXCONFIG_AGCAUTO_ON | RF_RXCONFIG_RXTRIGER_PREAMBLEDETECT );
 8041b50:	211e      	movs	r1, #30
 8041b52:	200d      	movs	r0, #13
 8041b54:	f7ff fd9a 	bl	804168c <SX1276Write>
            SX1276.Settings.FskPacketHandler.PreambleDetected = false;
 8041b58:	8625      	strh	r5, [r4, #48]	; 0x30
            SX1276.Settings.FskPacketHandler.NbBytes = 0;
 8041b5a:	87a5      	strh	r5, [r4, #60]	; 0x3c
            SX1276.Settings.FskPacketHandler.Size = 0;
 8041b5c:	8765      	strh	r5, [r4, #58]	; 0x3a
    memset( RxTxBuffer, 0, ( size_t )RX_BUFFER_SIZE );
 8041b5e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8041b62:	2100      	movs	r1, #0
 8041b64:	4862      	ldr	r0, [pc, #392]	; (8041cf0 <SX1276SetRx+0x1f0>)
 8041b66:	f00e fad9 	bl	805011c <memset>
    SX1276.Settings.State = RF_RX_RUNNING;
 8041b6a:	2301      	movs	r3, #1
 8041b6c:	7123      	strb	r3, [r4, #4]
    if( timeout != 0 )
 8041b6e:	b137      	cbz	r7, 8041b7e <SX1276SetRx+0x7e>
        TimerSetValue( &RxTimeoutTimer, timeout );
 8041b70:	4860      	ldr	r0, [pc, #384]	; (8041cf4 <SX1276SetRx+0x1f4>)
 8041b72:	4639      	mov	r1, r7
 8041b74:	f00c f8b0 	bl	804dcd8 <TimerSetValue>
        TimerStart( &RxTimeoutTimer );
 8041b78:	485e      	ldr	r0, [pc, #376]	; (8041cf4 <SX1276SetRx+0x1f4>)
 8041b7a:	f00c f813 	bl	804dba4 <TimerStart>
    if( SX1276.Settings.Modem == MODEM_FSK )
 8041b7e:	7963      	ldrb	r3, [r4, #5]
 8041b80:	2b00      	cmp	r3, #0
 8041b82:	f040 80a9 	bne.w	8041cd8 <SX1276SetRx+0x1d8>
        SX1276SetOpMode( RF_OPMODE_RECEIVER );
 8041b86:	2005      	movs	r0, #5
 8041b88:	f7ff ff7e 	bl	8041a88 <SX1276SetOpMode>
        TimerSetValue( &RxTimeoutSyncWord, SX1276.Settings.Fsk.RxSingleTimeout );
 8041b8c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8041b8e:	485a      	ldr	r0, [pc, #360]	; (8041cf8 <SX1276SetRx+0x1f8>)
 8041b90:	f00c f8a2 	bl	804dcd8 <TimerSetValue>
        TimerStart( &RxTimeoutSyncWord );
 8041b94:	4858      	ldr	r0, [pc, #352]	; (8041cf8 <SX1276SetRx+0x1f8>)
}
 8041b96:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
        TimerStart( &RxTimeoutSyncWord );
 8041b9a:	f00c b803 	b.w	804dba4 <TimerStart>
            if( SX1276.Settings.LoRa.IqInverted == true )
 8041b9e:	f894 3055 	ldrb.w	r3, [r4, #85]	; 0x55
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_ON | RFLR_INVERTIQ_TX_OFF ) );
 8041ba2:	2033      	movs	r0, #51	; 0x33
            if( SX1276.Settings.LoRa.IqInverted == true )
 8041ba4:	b32b      	cbz	r3, 8041bf2 <SX1276SetRx+0xf2>
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_ON | RFLR_INVERTIQ_TX_OFF ) );
 8041ba6:	f7ff fdc1 	bl	804172c <SX1276Read>
 8041baa:	f040 0141 	orr.w	r1, r0, #65	; 0x41
 8041bae:	b2c9      	uxtb	r1, r1
 8041bb0:	2033      	movs	r0, #51	; 0x33
 8041bb2:	f7ff fd6b 	bl	804168c <SX1276Write>
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_ON );
 8041bb6:	2119      	movs	r1, #25
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF );
 8041bb8:	203b      	movs	r0, #59	; 0x3b
 8041bba:	f7ff fd67 	bl	804168c <SX1276Write>
            if( SX1276.Settings.LoRa.Bandwidth < 9 )
 8041bbe:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8041bc0:	2b08      	cmp	r3, #8
                SX1276Write( REG_LR_DETECTOPTIMIZE, SX1276Read( REG_LR_DETECTOPTIMIZE ) & 0x7F );
 8041bc2:	f04f 0031 	mov.w	r0, #49	; 0x31
            if( SX1276.Settings.LoRa.Bandwidth < 9 )
 8041bc6:	d876      	bhi.n	8041cb6 <SX1276SetRx+0x1b6>
                SX1276Write( REG_LR_DETECTOPTIMIZE, SX1276Read( REG_LR_DETECTOPTIMIZE ) & 0x7F );
 8041bc8:	f7ff fdb0 	bl	804172c <SX1276Read>
 8041bcc:	f000 017f 	and.w	r1, r0, #127	; 0x7f
 8041bd0:	2031      	movs	r0, #49	; 0x31
 8041bd2:	f7ff fd5b 	bl	804168c <SX1276Write>
                SX1276Write( REG_LR_IFFREQ2, 0x00 );
 8041bd6:	2100      	movs	r1, #0
 8041bd8:	2030      	movs	r0, #48	; 0x30
 8041bda:	f7ff fd57 	bl	804168c <SX1276Write>
                switch( SX1276.Settings.LoRa.Bandwidth )
 8041bde:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8041be0:	2b08      	cmp	r3, #8
 8041be2:	d81b      	bhi.n	8041c1c <SX1276SetRx+0x11c>
 8041be4:	e8df f003 	tbb	[pc, r3]
 8041be8:	473e3510 	.word	0x473e3510
 8041bec:	62625950 	.word	0x62625950
 8041bf0:	62          	.byte	0x62
 8041bf1:	00          	.byte	0x00
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_OFF ) );
 8041bf2:	f7ff fd9b 	bl	804172c <SX1276Read>
 8041bf6:	f000 01be 	and.w	r1, r0, #190	; 0xbe
 8041bfa:	f041 0101 	orr.w	r1, r1, #1
 8041bfe:	2033      	movs	r0, #51	; 0x33
 8041c00:	f7ff fd44 	bl	804168c <SX1276Write>
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF );
 8041c04:	211d      	movs	r1, #29
 8041c06:	e7d7      	b.n	8041bb8 <SX1276SetRx+0xb8>
                    SX1276Write( REG_LR_IFFREQ1, 0x48 );
 8041c08:	202f      	movs	r0, #47	; 0x2f
 8041c0a:	2148      	movs	r1, #72	; 0x48
 8041c0c:	f7ff fd3e 	bl	804168c <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 7810 );
 8041c10:	68a0      	ldr	r0, [r4, #8]
 8041c12:	f500 50f4 	add.w	r0, r0, #7808	; 0x1e80
 8041c16:	3002      	adds	r0, #2
                    SX1276SetChannel(SX1276.Settings.Channel + 41670 );
 8041c18:	f7ff fd44 	bl	80416a4 <SX1276SetChannel>
            if( SX1276.Settings.LoRa.FreqHopOn == true )
 8041c1c:	f894 3053 	ldrb.w	r3, [r4, #83]	; 0x53
            rxContinuous = SX1276.Settings.LoRa.RxContinuous;
 8041c20:	f894 6056 	ldrb.w	r6, [r4, #86]	; 0x56
            if( SX1276.Settings.LoRa.FreqHopOn == true )
 8041c24:	2b00      	cmp	r3, #0
 8041c26:	d04d      	beq.n	8041cc4 <SX1276SetRx+0x1c4>
                SX1276Write( REG_LR_IRQFLAGSMASK, //RFLR_IRQFLAGS_RXTIMEOUT |
 8041c28:	211d      	movs	r1, #29
 8041c2a:	2011      	movs	r0, #17
 8041c2c:	f7ff fd2e 	bl	804168c <SX1276Write>
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK & RFLR_DIOMAPPING1_DIO2_MASK  ) | RFLR_DIOMAPPING1_DIO0_00 | RFLR_DIOMAPPING1_DIO2_00 );
 8041c30:	2040      	movs	r0, #64	; 0x40
 8041c32:	f7ff fd7b 	bl	804172c <SX1276Read>
 8041c36:	f000 0133 	and.w	r1, r0, #51	; 0x33
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_00 );
 8041c3a:	2040      	movs	r0, #64	; 0x40
 8041c3c:	f7ff fd26 	bl	804168c <SX1276Write>
            SX1276Write( REG_LR_FIFORXBASEADDR, 0 );
 8041c40:	2100      	movs	r1, #0
 8041c42:	200f      	movs	r0, #15
 8041c44:	f7ff fd22 	bl	804168c <SX1276Write>
            SX1276Write( REG_LR_FIFOADDRPTR, 0 );
 8041c48:	2100      	movs	r1, #0
 8041c4a:	200d      	movs	r0, #13
 8041c4c:	f7ff fd1e 	bl	804168c <SX1276Write>
        break;
 8041c50:	e785      	b.n	8041b5e <SX1276SetRx+0x5e>
                    SX1276Write( REG_LR_IFFREQ1, 0x44 );
 8041c52:	202f      	movs	r0, #47	; 0x2f
 8041c54:	2144      	movs	r1, #68	; 0x44
 8041c56:	f7ff fd19 	bl	804168c <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 10420 );
 8041c5a:	68a0      	ldr	r0, [r4, #8]
 8041c5c:	f500 5022 	add.w	r0, r0, #10368	; 0x2880
 8041c60:	3034      	adds	r0, #52	; 0x34
 8041c62:	e7d9      	b.n	8041c18 <SX1276SetRx+0x118>
                    SX1276Write( REG_LR_IFFREQ1, 0x44 );
 8041c64:	202f      	movs	r0, #47	; 0x2f
 8041c66:	2144      	movs	r1, #68	; 0x44
 8041c68:	f7ff fd10 	bl	804168c <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 15620 );
 8041c6c:	68a0      	ldr	r0, [r4, #8]
 8041c6e:	f500 5074 	add.w	r0, r0, #15616	; 0x3d00
 8041c72:	3004      	adds	r0, #4
 8041c74:	e7d0      	b.n	8041c18 <SX1276SetRx+0x118>
                    SX1276Write( REG_LR_IFFREQ1, 0x44 );
 8041c76:	202f      	movs	r0, #47	; 0x2f
 8041c78:	2144      	movs	r1, #68	; 0x44
 8041c7a:	f7ff fd07 	bl	804168c <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 20830 );
 8041c7e:	68a0      	ldr	r0, [r4, #8]
 8041c80:	f500 40a2 	add.w	r0, r0, #20736	; 0x5100
 8041c84:	305e      	adds	r0, #94	; 0x5e
 8041c86:	e7c7      	b.n	8041c18 <SX1276SetRx+0x118>
                    SX1276Write( REG_LR_IFFREQ1, 0x44 );
 8041c88:	202f      	movs	r0, #47	; 0x2f
 8041c8a:	2144      	movs	r1, #68	; 0x44
 8041c8c:	f7ff fcfe 	bl	804168c <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 31250 );
 8041c90:	68a0      	ldr	r0, [r4, #8]
 8041c92:	f500 40f4 	add.w	r0, r0, #31232	; 0x7a00
 8041c96:	3012      	adds	r0, #18
 8041c98:	e7be      	b.n	8041c18 <SX1276SetRx+0x118>
                    SX1276Write( REG_LR_IFFREQ1, 0x44 );
 8041c9a:	202f      	movs	r0, #47	; 0x2f
 8041c9c:	2144      	movs	r1, #68	; 0x44
 8041c9e:	f7ff fcf5 	bl	804168c <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 41670 );
 8041ca2:	68a0      	ldr	r0, [r4, #8]
 8041ca4:	f500 4022 	add.w	r0, r0, #41472	; 0xa200
 8041ca8:	30c6      	adds	r0, #198	; 0xc6
 8041caa:	e7b5      	b.n	8041c18 <SX1276SetRx+0x118>
                    SX1276Write( REG_LR_IFFREQ1, 0x40 );
 8041cac:	2140      	movs	r1, #64	; 0x40
 8041cae:	202f      	movs	r0, #47	; 0x2f
                SX1276Write( REG_LR_DETECTOPTIMIZE, SX1276Read( REG_LR_DETECTOPTIMIZE ) | 0x80 );
 8041cb0:	f7ff fcec 	bl	804168c <SX1276Write>
 8041cb4:	e7b2      	b.n	8041c1c <SX1276SetRx+0x11c>
 8041cb6:	f7ff fd39 	bl	804172c <SX1276Read>
 8041cba:	f060 017f 	orn	r1, r0, #127	; 0x7f
 8041cbe:	b2c9      	uxtb	r1, r1
 8041cc0:	2031      	movs	r0, #49	; 0x31
 8041cc2:	e7f5      	b.n	8041cb0 <SX1276SetRx+0x1b0>
                SX1276Write( REG_LR_IRQFLAGSMASK, //RFLR_IRQFLAGS_RXTIMEOUT |
 8041cc4:	211f      	movs	r1, #31
 8041cc6:	2011      	movs	r0, #17
 8041cc8:	f7ff fce0 	bl	804168c <SX1276Write>
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_00 );
 8041ccc:	2040      	movs	r0, #64	; 0x40
 8041cce:	f7ff fd2d 	bl	804172c <SX1276Read>
 8041cd2:	f000 013f 	and.w	r1, r0, #63	; 0x3f
 8041cd6:	e7b0      	b.n	8041c3a <SX1276SetRx+0x13a>
        if( rxContinuous == true )
 8041cd8:	b126      	cbz	r6, 8041ce4 <SX1276SetRx+0x1e4>
            SX1276SetOpMode( RFLR_OPMODE_RECEIVER );
 8041cda:	2005      	movs	r0, #5
}
 8041cdc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
            SX1276SetOpMode( RFLR_OPMODE_RECEIVER_SINGLE );
 8041ce0:	f7ff bed2 	b.w	8041a88 <SX1276SetOpMode>
 8041ce4:	2006      	movs	r0, #6
 8041ce6:	e7f9      	b.n	8041cdc <SX1276SetRx+0x1dc>
 8041ce8:	2000e7b0 	.word	0x2000e7b0
 8041cec:	2000e780 	.word	0x2000e780
 8041cf0:	2000cd88 	.word	0x2000cd88
 8041cf4:	2000e818 	.word	0x2000e818
 8041cf8:	2000e798 	.word	0x2000e798

08041cfc <SX1276SetTx>:
{
 8041cfc:	b510      	push	{r4, lr}
 8041cfe:	4604      	mov	r4, r0
    TimerStop( &RxTimeoutTimer );
 8041d00:	4825      	ldr	r0, [pc, #148]	; (8041d98 <SX1276SetTx+0x9c>)
 8041d02:	f00b ffc1 	bl	804dc88 <TimerStop>
    TimerSetValue( &TxTimeoutTimer, timeout );
 8041d06:	4621      	mov	r1, r4
    switch( SX1276.Settings.Modem )
 8041d08:	4c24      	ldr	r4, [pc, #144]	; (8041d9c <SX1276SetTx+0xa0>)
    TimerSetValue( &TxTimeoutTimer, timeout );
 8041d0a:	4825      	ldr	r0, [pc, #148]	; (8041da0 <SX1276SetTx+0xa4>)
 8041d0c:	f00b ffe4 	bl	804dcd8 <TimerSetValue>
    switch( SX1276.Settings.Modem )
 8041d10:	7963      	ldrb	r3, [r4, #5]
 8041d12:	b15b      	cbz	r3, 8041d2c <SX1276SetTx+0x30>
 8041d14:	2b01      	cmp	r3, #1
 8041d16:	d023      	beq.n	8041d60 <SX1276SetTx+0x64>
    SX1276.Settings.State = RF_TX_RUNNING;
 8041d18:	2302      	movs	r3, #2
    TimerStart( &TxTimeoutTimer );
 8041d1a:	4821      	ldr	r0, [pc, #132]	; (8041da0 <SX1276SetTx+0xa4>)
    SX1276.Settings.State = RF_TX_RUNNING;
 8041d1c:	7123      	strb	r3, [r4, #4]
    TimerStart( &TxTimeoutTimer );
 8041d1e:	f00b ff41 	bl	804dba4 <TimerStart>
    SX1276SetOpMode( RF_OPMODE_TRANSMITTER );
 8041d22:	2003      	movs	r0, #3
}
 8041d24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    SX1276SetOpMode( RF_OPMODE_TRANSMITTER );
 8041d28:	f7ff beae 	b.w	8041a88 <SX1276SetOpMode>
            SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 8041d2c:	2040      	movs	r0, #64	; 0x40
 8041d2e:	f7ff fcfd 	bl	804172c <SX1276Read>
                                                                            RF_DIOMAPPING1_DIO1_MASK &
 8041d32:	f000 0103 	and.w	r1, r0, #3
            SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 8041d36:	f041 0110 	orr.w	r1, r1, #16
 8041d3a:	2040      	movs	r0, #64	; 0x40
 8041d3c:	f7ff fca6 	bl	804168c <SX1276Write>
            SX1276Write( REG_DIOMAPPING2, ( SX1276Read( REG_DIOMAPPING2 ) & RF_DIOMAPPING2_DIO4_MASK &
 8041d40:	2041      	movs	r0, #65	; 0x41
 8041d42:	f7ff fcf3 	bl	804172c <SX1276Read>
 8041d46:	f000 013e 	and.w	r1, r0, #62	; 0x3e
 8041d4a:	2041      	movs	r0, #65	; 0x41
 8041d4c:	f7ff fc9e 	bl	804168c <SX1276Write>
            SX1276.Settings.FskPacketHandler.FifoThresh = SX1276Read( REG_FIFOTHRESH ) & 0x3F;
 8041d50:	2035      	movs	r0, #53	; 0x35
 8041d52:	f7ff fceb 	bl	804172c <SX1276Read>
 8041d56:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 8041d5a:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
        break;
 8041d5e:	e7db      	b.n	8041d18 <SX1276SetTx+0x1c>
            if( SX1276.Settings.LoRa.FreqHopOn == true )
 8041d60:	f894 3053 	ldrb.w	r3, [r4, #83]	; 0x53
 8041d64:	b173      	cbz	r3, 8041d84 <SX1276SetTx+0x88>
                SX1276Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 8041d66:	21f5      	movs	r1, #245	; 0xf5
 8041d68:	2011      	movs	r0, #17
 8041d6a:	f7ff fc8f 	bl	804168c <SX1276Write>
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK & RFLR_DIOMAPPING1_DIO2_MASK ) | RFLR_DIOMAPPING1_DIO0_01 | RFLR_DIOMAPPING1_DIO2_00 );
 8041d6e:	2040      	movs	r0, #64	; 0x40
 8041d70:	f7ff fcdc 	bl	804172c <SX1276Read>
 8041d74:	f000 0133 	and.w	r1, r0, #51	; 0x33
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_01 );
 8041d78:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 8041d7c:	2040      	movs	r0, #64	; 0x40
 8041d7e:	f7ff fc85 	bl	804168c <SX1276Write>
 8041d82:	e7c9      	b.n	8041d18 <SX1276SetTx+0x1c>
                SX1276Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 8041d84:	21f7      	movs	r1, #247	; 0xf7
 8041d86:	2011      	movs	r0, #17
 8041d88:	f7ff fc80 	bl	804168c <SX1276Write>
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_01 );
 8041d8c:	2040      	movs	r0, #64	; 0x40
 8041d8e:	f7ff fccd 	bl	804172c <SX1276Read>
 8041d92:	f000 013f 	and.w	r1, r0, #63	; 0x3f
 8041d96:	e7ef      	b.n	8041d78 <SX1276SetTx+0x7c>
 8041d98:	2000e818 	.word	0x2000e818
 8041d9c:	2000e7b0 	.word	0x2000e7b0
 8041da0:	2000e780 	.word	0x2000e780

08041da4 <SX1276StartCad>:
{
 8041da4:	b510      	push	{r4, lr}
    switch( SX1276.Settings.Modem )
 8041da6:	4c0c      	ldr	r4, [pc, #48]	; (8041dd8 <SX1276StartCad+0x34>)
 8041da8:	7963      	ldrb	r3, [r4, #5]
 8041daa:	2b01      	cmp	r3, #1
 8041dac:	d112      	bne.n	8041dd4 <SX1276StartCad+0x30>
            SX1276Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 8041dae:	21fa      	movs	r1, #250	; 0xfa
 8041db0:	2011      	movs	r0, #17
 8041db2:	f7ff fc6b 	bl	804168c <SX1276Write>
            SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO3_MASK ) | RFLR_DIOMAPPING1_DIO3_00 );
 8041db6:	2040      	movs	r0, #64	; 0x40
 8041db8:	f7ff fcb8 	bl	804172c <SX1276Read>
 8041dbc:	f000 01fc 	and.w	r1, r0, #252	; 0xfc
 8041dc0:	2040      	movs	r0, #64	; 0x40
 8041dc2:	f7ff fc63 	bl	804168c <SX1276Write>
            SX1276.Settings.State = RF_CAD;
 8041dc6:	2303      	movs	r3, #3
 8041dc8:	7123      	strb	r3, [r4, #4]
            SX1276SetOpMode( RFLR_OPMODE_CAD );
 8041dca:	2007      	movs	r0, #7
}
 8041dcc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
            SX1276SetOpMode( RFLR_OPMODE_CAD );
 8041dd0:	f7ff be5a 	b.w	8041a88 <SX1276SetOpMode>
}
 8041dd4:	bd10      	pop	{r4, pc}
 8041dd6:	bf00      	nop
 8041dd8:	2000e7b0 	.word	0x2000e7b0

08041ddc <SX1276SetModem>:
{
 8041ddc:	b510      	push	{r4, lr}
 8041dde:	4604      	mov	r4, r0
    if( ( SX1276Read( REG_OPMODE ) & RFLR_OPMODE_LONGRANGEMODE_ON ) != 0 )
 8041de0:	2001      	movs	r0, #1
 8041de2:	f7ff fca3 	bl	804172c <SX1276Read>
 8041de6:	4b19      	ldr	r3, [pc, #100]	; (8041e4c <SX1276SetModem+0x70>)
 8041de8:	f010 0f80 	tst.w	r0, #128	; 0x80
        SX1276.Settings.Modem = MODEM_LORA;
 8041dec:	bf14      	ite	ne
 8041dee:	2201      	movne	r2, #1
        SX1276.Settings.Modem = MODEM_FSK;
 8041df0:	2200      	moveq	r2, #0
 8041df2:	715a      	strb	r2, [r3, #5]
    if( SX1276.Settings.Modem == modem )
 8041df4:	795a      	ldrb	r2, [r3, #5]
 8041df6:	42a2      	cmp	r2, r4
 8041df8:	d027      	beq.n	8041e4a <SX1276SetModem+0x6e>
    switch( SX1276.Settings.Modem )
 8041dfa:	2c01      	cmp	r4, #1
    SX1276.Settings.Modem = modem;
 8041dfc:	715c      	strb	r4, [r3, #5]
    switch( SX1276.Settings.Modem )
 8041dfe:	d013      	beq.n	8041e28 <SX1276SetModem+0x4c>
 8041e00:	f7ff fe0c 	bl	8041a1c <SX1276SetOpMode.part.2>
        SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RFLR_OPMODE_LONGRANGEMODE_MASK ) | RFLR_OPMODE_LONGRANGEMODE_OFF );
 8041e04:	2001      	movs	r0, #1
 8041e06:	f7ff fc91 	bl	804172c <SX1276Read>
 8041e0a:	f000 017f 	and.w	r1, r0, #127	; 0x7f
 8041e0e:	2001      	movs	r0, #1
 8041e10:	f7ff fc3c 	bl	804168c <SX1276Write>
        SX1276Write( REG_DIOMAPPING1, 0x00 );
 8041e14:	2100      	movs	r1, #0
 8041e16:	2040      	movs	r0, #64	; 0x40
 8041e18:	f7ff fc38 	bl	804168c <SX1276Write>
        SX1276Write( REG_DIOMAPPING2, 0x30 ); // DIO5=ModeReady
 8041e1c:	2130      	movs	r1, #48	; 0x30
        SX1276Write( REG_DIOMAPPING2, 0x00 );
 8041e1e:	2041      	movs	r0, #65	; 0x41
}
 8041e20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        SX1276Write( REG_DIOMAPPING2, 0x00 );
 8041e24:	f7ff bc32 	b.w	804168c <SX1276Write>
 8041e28:	f7ff fdf8 	bl	8041a1c <SX1276SetOpMode.part.2>
        SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RFLR_OPMODE_LONGRANGEMODE_MASK ) | RFLR_OPMODE_LONGRANGEMODE_ON );
 8041e2c:	4620      	mov	r0, r4
 8041e2e:	f7ff fc7d 	bl	804172c <SX1276Read>
 8041e32:	f060 017f 	orn	r1, r0, #127	; 0x7f
 8041e36:	b2c9      	uxtb	r1, r1
 8041e38:	4620      	mov	r0, r4
 8041e3a:	f7ff fc27 	bl	804168c <SX1276Write>
        SX1276Write( REG_DIOMAPPING1, 0x00 );
 8041e3e:	2100      	movs	r1, #0
 8041e40:	2040      	movs	r0, #64	; 0x40
 8041e42:	f7ff fc23 	bl	804168c <SX1276Write>
        SX1276Write( REG_DIOMAPPING2, 0x00 );
 8041e46:	2100      	movs	r1, #0
 8041e48:	e7e9      	b.n	8041e1e <SX1276SetModem+0x42>
}
 8041e4a:	bd10      	pop	{r4, pc}
 8041e4c:	2000e7b0 	.word	0x2000e7b0

08041e50 <SX1276Init>:
{
 8041e50:	b570      	push	{r4, r5, r6, lr}
    RadioEvents = events;
 8041e52:	4d1b      	ldr	r5, [pc, #108]	; (8041ec0 <SX1276Init+0x70>)
    TimerInit( &TxTimeoutTimer, SX1276OnTimeoutIrq );
 8041e54:	491b      	ldr	r1, [pc, #108]	; (8041ec4 <SX1276Init+0x74>)
    RadioEvents = events;
 8041e56:	f8c5 0104 	str.w	r0, [r5, #260]	; 0x104
    TimerInit( &TxTimeoutTimer, SX1276OnTimeoutIrq );
 8041e5a:	481b      	ldr	r0, [pc, #108]	; (8041ec8 <SX1276Init+0x78>)
 8041e5c:	4c1b      	ldr	r4, [pc, #108]	; (8041ecc <SX1276Init+0x7c>)
 8041e5e:	f00b fe97 	bl	804db90 <TimerInit>
    TimerInit( &RxTimeoutTimer, SX1276OnTimeoutIrq );
 8041e62:	4918      	ldr	r1, [pc, #96]	; (8041ec4 <SX1276Init+0x74>)
 8041e64:	481a      	ldr	r0, [pc, #104]	; (8041ed0 <SX1276Init+0x80>)
 8041e66:	f00b fe93 	bl	804db90 <TimerInit>
    TimerInit( &RxTimeoutSyncWord, SX1276OnTimeoutIrq );
 8041e6a:	4916      	ldr	r1, [pc, #88]	; (8041ec4 <SX1276Init+0x74>)
 8041e6c:	4819      	ldr	r0, [pc, #100]	; (8041ed4 <SX1276Init+0x84>)
 8041e6e:	f00b fe8f 	bl	804db90 <TimerInit>
    LoRaBoardCallbacks->SX1276BoardSetXO( SET );
 8041e72:	682b      	ldr	r3, [r5, #0]
 8041e74:	2001      	movs	r0, #1
 8041e76:	681b      	ldr	r3, [r3, #0]
 8041e78:	4798      	blx	r3
    SX1276Reset( );
 8041e7a:	f7ff fbbf 	bl	80415fc <SX1276Reset>
    RxChainCalibration( );
 8041e7e:	f7ff fc61 	bl	8041744 <RxChainCalibration>
 8041e82:	f7ff fdcb 	bl	8041a1c <SX1276SetOpMode.part.2>
    LoRaBoardCallbacks->SX1276BoardIoIrqInit( DioIrq );
 8041e86:	682b      	ldr	r3, [r5, #0]
 8041e88:	4813      	ldr	r0, [pc, #76]	; (8041ed8 <SX1276Init+0x88>)
 8041e8a:	689b      	ldr	r3, [r3, #8]
 8041e8c:	4798      	blx	r3
 8041e8e:	f104 0630 	add.w	r6, r4, #48	; 0x30
        SX1276SetModem( RadioRegsInit[i].Modem );
 8041e92:	7820      	ldrb	r0, [r4, #0]
 8041e94:	f7ff ffa2 	bl	8041ddc <SX1276SetModem>
 8041e98:	3403      	adds	r4, #3
        SX1276Write( RadioRegsInit[i].Addr, RadioRegsInit[i].Value );
 8041e9a:	f814 1c01 	ldrb.w	r1, [r4, #-1]
 8041e9e:	f814 0c02 	ldrb.w	r0, [r4, #-2]
 8041ea2:	f7ff fbf3 	bl	804168c <SX1276Write>
    for( i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 8041ea6:	42b4      	cmp	r4, r6
 8041ea8:	d1f3      	bne.n	8041e92 <SX1276Init+0x42>
    SX1276SetModem( MODEM_FSK );
 8041eaa:	2000      	movs	r0, #0
 8041eac:	f7ff ff96 	bl	8041ddc <SX1276SetModem>
    SX1276.Settings.State = RF_IDLE;
 8041eb0:	4b0a      	ldr	r3, [pc, #40]	; (8041edc <SX1276Init+0x8c>)
 8041eb2:	2200      	movs	r2, #0
 8041eb4:	711a      	strb	r2, [r3, #4]
    return ( uint32_t )LoRaBoardCallbacks->SX1276BoardGetWakeTime( ) + RADIO_WAKEUP_TIME;// BOARD_WAKEUP_TIME;
 8041eb6:	682b      	ldr	r3, [r5, #0]
 8041eb8:	685b      	ldr	r3, [r3, #4]
 8041eba:	4798      	blx	r3
}
 8041ebc:	3002      	adds	r0, #2
 8041ebe:	bd70      	pop	{r4, r5, r6, pc}
 8041ec0:	2000cd84 	.word	0x2000cd84
 8041ec4:	08042ae9 	.word	0x08042ae9
 8041ec8:	2000e780 	.word	0x2000e780
 8041ecc:	080518c8 	.word	0x080518c8
 8041ed0:	2000e818 	.word	0x2000e818
 8041ed4:	2000e798 	.word	0x2000e798
 8041ed8:	20001088 	.word	0x20001088
 8041edc:	2000e7b0 	.word	0x2000e7b0

08041ee0 <SX1276IsChannelFree>:
{
 8041ee0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8041ee2:	461c      	mov	r4, r3
    return SX1276.Settings.State;
 8041ee4:	4b13      	ldr	r3, [pc, #76]	; (8041f34 <SX1276IsChannelFree+0x54>)
    if( SX1276GetStatus( ) != RF_IDLE )
 8041ee6:	791b      	ldrb	r3, [r3, #4]
{
 8041ee8:	4606      	mov	r6, r0
 8041eea:	460d      	mov	r5, r1
 8041eec:	4617      	mov	r7, r2
    if( SX1276GetStatus( ) != RF_IDLE )
 8041eee:	b9f3      	cbnz	r3, 8041f2e <SX1276IsChannelFree+0x4e>
    SX1276SetModem( modem );
 8041ef0:	f7ff ff74 	bl	8041ddc <SX1276SetModem>
    SX1276SetChannel( freq );
 8041ef4:	4628      	mov	r0, r5
 8041ef6:	f7ff fbd5 	bl	80416a4 <SX1276SetChannel>
    SX1276SetOpMode( RF_OPMODE_RECEIVER );
 8041efa:	2005      	movs	r0, #5
 8041efc:	f7ff fdc4 	bl	8041a88 <SX1276SetOpMode>
    DelayMs( 1 );
 8041f00:	2001      	movs	r0, #1
 8041f02:	f00d f9f1 	bl	804f2e8 <HAL_Delay>
    carrierSenseTime = TimerGetCurrentTime( );
 8041f06:	f00b fef8 	bl	804dcfa <TimerGetCurrentTime>
 8041f0a:	4605      	mov	r5, r0
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 8041f0c:	4628      	mov	r0, r5
 8041f0e:	f00b fefb 	bl	804dd08 <TimerGetElapsedTime>
 8041f12:	42a0      	cmp	r0, r4
 8041f14:	d304      	bcc.n	8041f20 <SX1276IsChannelFree+0x40>
    bool status = true;
 8041f16:	2401      	movs	r4, #1
    SX1276SetSleep( );
 8041f18:	f7ff fd96 	bl	8041a48 <SX1276SetSleep>
}
 8041f1c:	4620      	mov	r0, r4
 8041f1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        rssi = SX1276ReadRssi( modem );
 8041f20:	4630      	mov	r0, r6
 8041f22:	f7ff fd59 	bl	80419d8 <SX1276ReadRssi>
        if( rssi > rssiThresh )
 8041f26:	42b8      	cmp	r0, r7
 8041f28:	ddf0      	ble.n	8041f0c <SX1276IsChannelFree+0x2c>
            status = false;
 8041f2a:	2400      	movs	r4, #0
 8041f2c:	e7f4      	b.n	8041f18 <SX1276IsChannelFree+0x38>
        return false;
 8041f2e:	2400      	movs	r4, #0
 8041f30:	e7f4      	b.n	8041f1c <SX1276IsChannelFree+0x3c>
 8041f32:	bf00      	nop
 8041f34:	2000e7b0 	.word	0x2000e7b0

08041f38 <SX1276Random>:
{
 8041f38:	b538      	push	{r3, r4, r5, lr}
    SX1276SetModem( MODEM_LORA );
 8041f3a:	2001      	movs	r0, #1
 8041f3c:	f7ff ff4e 	bl	8041ddc <SX1276SetModem>
    SX1276Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 8041f40:	21ff      	movs	r1, #255	; 0xff
 8041f42:	2011      	movs	r0, #17
 8041f44:	f7ff fba2 	bl	804168c <SX1276Write>
    SX1276SetOpMode( RF_OPMODE_RECEIVER );
 8041f48:	2005      	movs	r0, #5
 8041f4a:	f7ff fd9d 	bl	8041a88 <SX1276SetOpMode>
 8041f4e:	2400      	movs	r4, #0
    uint32_t rnd = 0;
 8041f50:	4625      	mov	r5, r4
        DelayMs( 1 );
 8041f52:	2001      	movs	r0, #1
 8041f54:	f00d f9c8 	bl	804f2e8 <HAL_Delay>
        rnd |= ( ( uint32_t )SX1276Read( REG_LR_RSSIWIDEBAND ) & 0x01 ) << i;
 8041f58:	202c      	movs	r0, #44	; 0x2c
 8041f5a:	f7ff fbe7 	bl	804172c <SX1276Read>
 8041f5e:	f000 0001 	and.w	r0, r0, #1
 8041f62:	40a0      	lsls	r0, r4
 8041f64:	3401      	adds	r4, #1
    for( i = 0; i < 32; i++ )
 8041f66:	2c20      	cmp	r4, #32
        rnd |= ( ( uint32_t )SX1276Read( REG_LR_RSSIWIDEBAND ) & 0x01 ) << i;
 8041f68:	ea45 0500 	orr.w	r5, r5, r0
    for( i = 0; i < 32; i++ )
 8041f6c:	d1f1      	bne.n	8041f52 <SX1276Random+0x1a>
    SX1276SetSleep( );
 8041f6e:	f7ff fd6b 	bl	8041a48 <SX1276SetSleep>
}
 8041f72:	4628      	mov	r0, r5
 8041f74:	bd38      	pop	{r3, r4, r5, pc}
	...

08041f78 <SX1276SetRxConfig>:
{
 8041f78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8041f7c:	b089      	sub	sp, #36	; 0x24
 8041f7e:	4604      	mov	r4, r0
 8041f80:	9300      	str	r3, [sp, #0]
 8041f82:	f8bd 3050 	ldrh.w	r3, [sp, #80]	; 0x50
 8041f86:	9304      	str	r3, [sp, #16]
 8041f88:	f89d 3064 	ldrb.w	r3, [sp, #100]	; 0x64
 8041f8c:	9302      	str	r3, [sp, #8]
 8041f8e:	468a      	mov	sl, r1
 8041f90:	f89d 306c 	ldrb.w	r3, [sp, #108]	; 0x6c
 8041f94:	f89d 1060 	ldrb.w	r1, [sp, #96]	; 0x60
 8041f98:	9305      	str	r3, [sp, #20]
 8041f9a:	4615      	mov	r5, r2
 8041f9c:	f89d 2068 	ldrb.w	r2, [sp, #104]	; 0x68
 8041fa0:	9206      	str	r2, [sp, #24]
 8041fa2:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
 8041fa6:	f8bd 704c 	ldrh.w	r7, [sp, #76]	; 0x4c
 8041faa:	f89d 8054 	ldrb.w	r8, [sp, #84]	; 0x54
 8041fae:	f89d b058 	ldrb.w	fp, [sp, #88]	; 0x58
 8041fb2:	f89d 605c 	ldrb.w	r6, [sp, #92]	; 0x5c
 8041fb6:	9107      	str	r1, [sp, #28]
    SX1276SetModem( modem );
 8041fb8:	f7ff ff10 	bl	8041ddc <SX1276SetModem>
    switch( modem )
 8041fbc:	e9dd 3205 	ldrd	r3, r2, [sp, #20]
 8041fc0:	b134      	cbz	r4, 8041fd0 <SX1276SetRxConfig+0x58>
 8041fc2:	2c01      	cmp	r4, #1
 8041fc4:	9907      	ldr	r1, [sp, #28]
 8041fc6:	f000 8083 	beq.w	80420d0 <SX1276SetRxConfig+0x158>
}
 8041fca:	b009      	add	sp, #36	; 0x24
 8041fcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            SX1276.Settings.Fsk.Bandwidth = bandwidth;
 8041fd0:	4ca1      	ldr	r4, [pc, #644]	; (8042258 <SX1276SetRxConfig+0x2e0>)
            SX1276.Settings.Fsk.RxSingleTimeout = ( uint32_t )( symbTimeout * ( ( 1.0 / ( double )datarate ) * 8.0 ) * 1000 );
 8041fd2:	4628      	mov	r0, r5
            SX1276.Settings.Fsk.IqInverted = iqInverted;
 8041fd4:	f884 2025 	strb.w	r2, [r4, #37]	; 0x25
            SX1276.Settings.Fsk.RxContinuous = rxContinuous;
 8041fd8:	f884 3026 	strb.w	r3, [r4, #38]	; 0x26
            SX1276.Settings.Fsk.Bandwidth = bandwidth;
 8041fdc:	f8c4 a014 	str.w	sl, [r4, #20]
            SX1276.Settings.Fsk.BandwidthAfc = bandwidthAfc;
 8041fe0:	e9c4 9506 	strd	r9, r5, [r4, #24]
            SX1276.Settings.Fsk.FixLen = fixLen;
 8041fe4:	f884 8022 	strb.w	r8, [r4, #34]	; 0x22
            SX1276.Settings.Fsk.PayloadLen = payloadLen;
 8041fe8:	f884 b023 	strb.w	fp, [r4, #35]	; 0x23
            SX1276.Settings.Fsk.CrcOn = crcOn;
 8041fec:	f884 6024 	strb.w	r6, [r4, #36]	; 0x24
            SX1276.Settings.Fsk.PreambleLen = preambleLen;
 8041ff0:	8427      	strh	r7, [r4, #32]
            SX1276.Settings.Fsk.RxSingleTimeout = ( uint32_t )( symbTimeout * ( ( 1.0 / ( double )datarate ) * 8.0 ) * 1000 );
 8041ff2:	f7fe fbb7 	bl	8040764 <__aeabi_ui2d>
 8041ff6:	e9cd 0100 	strd	r0, r1, [sp]
 8041ffa:	4602      	mov	r2, r0
 8041ffc:	460b      	mov	r3, r1
 8041ffe:	2000      	movs	r0, #0
 8042000:	4996      	ldr	r1, [pc, #600]	; (804225c <SX1276SetRxConfig+0x2e4>)
 8042002:	f7fe fd53 	bl	8040aac <__aeabi_ddiv>
 8042006:	2200      	movs	r2, #0
 8042008:	4b95      	ldr	r3, [pc, #596]	; (8042260 <SX1276SetRxConfig+0x2e8>)
 804200a:	f7fe fc25 	bl	8040858 <__aeabi_dmul>
 804200e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8042012:	9804      	ldr	r0, [sp, #16]
 8042014:	f7fe fbb6 	bl	8040784 <__aeabi_i2d>
 8042018:	4602      	mov	r2, r0
 804201a:	460b      	mov	r3, r1
 804201c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8042020:	f7fe fc1a 	bl	8040858 <__aeabi_dmul>
 8042024:	2200      	movs	r2, #0
 8042026:	4b8f      	ldr	r3, [pc, #572]	; (8042264 <SX1276SetRxConfig+0x2ec>)
 8042028:	f7fe fc16 	bl	8040858 <__aeabi_dmul>
 804202c:	f7fe fed6 	bl	8040ddc <__aeabi_d2uiz>
            datarate = ( uint16_t )( ( double )XTAL_FREQ / ( double )datarate );
 8042030:	e9dd 2300 	ldrd	r2, r3, [sp]
            SX1276.Settings.Fsk.RxSingleTimeout = ( uint32_t )( symbTimeout * ( ( 1.0 / ( double )datarate ) * 8.0 ) * 1000 );
 8042034:	62e0      	str	r0, [r4, #44]	; 0x2c
            datarate = ( uint16_t )( ( double )XTAL_FREQ / ( double )datarate );
 8042036:	a186      	add	r1, pc, #536	; (adr r1, 8042250 <SX1276SetRxConfig+0x2d8>)
 8042038:	e9d1 0100 	ldrd	r0, r1, [r1]
 804203c:	f7fe fd36 	bl	8040aac <__aeabi_ddiv>
 8042040:	f7fe fecc 	bl	8040ddc <__aeabi_d2uiz>
 8042044:	b284      	uxth	r4, r0
            SX1276Write( REG_BITRATEMSB, ( uint8_t )( datarate >> 8 ) );
 8042046:	0a21      	lsrs	r1, r4, #8
 8042048:	2002      	movs	r0, #2
 804204a:	f7ff fb1f 	bl	804168c <SX1276Write>
            SX1276Write( REG_BITRATELSB, ( uint8_t )( datarate & 0xFF ) );
 804204e:	b2e1      	uxtb	r1, r4
 8042050:	2003      	movs	r0, #3
 8042052:	f7ff fb1b 	bl	804168c <SX1276Write>
            SX1276Write( REG_RXBW, GetFskBandwidthRegValue( bandwidth ) );
 8042056:	4650      	mov	r0, sl
 8042058:	f7ff faa2 	bl	80415a0 <GetFskBandwidthRegValue>
 804205c:	4601      	mov	r1, r0
 804205e:	2012      	movs	r0, #18
 8042060:	f7ff fb14 	bl	804168c <SX1276Write>
            SX1276Write( REG_AFCBW, GetFskBandwidthRegValue( bandwidthAfc ) );
 8042064:	4648      	mov	r0, r9
 8042066:	f7ff fa9b 	bl	80415a0 <GetFskBandwidthRegValue>
 804206a:	4601      	mov	r1, r0
 804206c:	2013      	movs	r0, #19
 804206e:	f7ff fb0d 	bl	804168c <SX1276Write>
            SX1276Write( REG_PREAMBLEMSB, ( uint8_t )( ( preambleLen >> 8 ) & 0xFF ) );
 8042072:	0a39      	lsrs	r1, r7, #8
 8042074:	2025      	movs	r0, #37	; 0x25
 8042076:	f7ff fb09 	bl	804168c <SX1276Write>
            SX1276Write( REG_PREAMBLELSB, ( uint8_t )( preambleLen & 0xFF ) );
 804207a:	b2f9      	uxtb	r1, r7
 804207c:	2026      	movs	r0, #38	; 0x26
 804207e:	f7ff fb05 	bl	804168c <SX1276Write>
            if( fixLen == 1 )
 8042082:	f1b8 0f00 	cmp.w	r8, #0
 8042086:	d021      	beq.n	80420cc <SX1276SetRxConfig+0x154>
                SX1276Write( REG_PAYLOADLENGTH, payloadLen );
 8042088:	4659      	mov	r1, fp
                SX1276Write( REG_PAYLOADLENGTH, 0xFF ); // Set payload length to the maximum
 804208a:	2032      	movs	r0, #50	; 0x32
 804208c:	f7ff fafe 	bl	804168c <SX1276Write>
                         ( SX1276Read( REG_PACKETCONFIG1 ) &
 8042090:	2030      	movs	r0, #48	; 0x30
 8042092:	f7ff fb4b 	bl	804172c <SX1276Read>
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
 8042096:	f1b8 0f00 	cmp.w	r8, #0
                           RF_PACKETCONFIG1_CRC_MASK &
 804209a:	f000 006f 	and.w	r0, r0, #111	; 0x6f
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
 804209e:	bf14      	ite	ne
 80420a0:	2100      	movne	r1, #0
 80420a2:	f06f 017f 	mvneq.w	r1, #127	; 0x7f
                           ( ( fixLen == 1 ) ? RF_PACKETCONFIG1_PACKETFORMAT_FIXED : RF_PACKETCONFIG1_PACKETFORMAT_VARIABLE ) |
 80420a6:	ea40 1006 	orr.w	r0, r0, r6, lsl #4
 80420aa:	4301      	orrs	r1, r0
            SX1276Write( REG_PACKETCONFIG1,
 80420ac:	b2c9      	uxtb	r1, r1
 80420ae:	2030      	movs	r0, #48	; 0x30
 80420b0:	f7ff faec 	bl	804168c <SX1276Write>
            SX1276Write( REG_PACKETCONFIG2, ( SX1276Read( REG_PACKETCONFIG2 ) | RF_PACKETCONFIG2_DATAMODE_PACKET ) );
 80420b4:	2031      	movs	r0, #49	; 0x31
 80420b6:	f7ff fb39 	bl	804172c <SX1276Read>
 80420ba:	f040 0140 	orr.w	r1, r0, #64	; 0x40
 80420be:	b2c9      	uxtb	r1, r1
 80420c0:	2031      	movs	r0, #49	; 0x31
}
 80420c2:	b009      	add	sp, #36	; 0x24
 80420c4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 80420c8:	f7ff bae0 	b.w	804168c <SX1276Write>
                SX1276Write( REG_PAYLOADLENGTH, 0xFF ); // Set payload length to the maximum
 80420cc:	21ff      	movs	r1, #255	; 0xff
 80420ce:	e7dc      	b.n	804208a <SX1276SetRxConfig+0x112>
            if( bandwidth > 2 )
 80420d0:	f1ba 0f02 	cmp.w	sl, #2
 80420d4:	d900      	bls.n	80420d8 <SX1276SetRxConfig+0x160>
 80420d6:	e7fe      	b.n	80420d6 <SX1276SetRxConfig+0x15e>
            SX1276.Settings.LoRa.Bandwidth = bandwidth;
 80420d8:	4c5f      	ldr	r4, [pc, #380]	; (8042258 <SX1276SetRxConfig+0x2e0>)
            SX1276.Settings.LoRa.Coderate = coderate;
 80420da:	9800      	ldr	r0, [sp, #0]
            SX1276.Settings.LoRa.FreqHopOn = freqHopOn;
 80420dc:	f884 1053 	strb.w	r1, [r4, #83]	; 0x53
            bandwidth += 7;
 80420e0:	f10a 0907 	add.w	r9, sl, #7
            SX1276.Settings.LoRa.HopPeriod = hopPeriod;
 80420e4:	9902      	ldr	r1, [sp, #8]
            SX1276.Settings.LoRa.Coderate = coderate;
 80420e6:	f884 004d 	strb.w	r0, [r4, #77]	; 0x4d
            if( datarate > 12 )
 80420ea:	2d0c      	cmp	r5, #12
            SX1276.Settings.LoRa.Datarate = datarate;
 80420ec:	e9c4 9511 	strd	r9, r5, [r4, #68]	; 0x44
            SX1276.Settings.LoRa.PreambleLen = preambleLen;
 80420f0:	f8a4 704e 	strh.w	r7, [r4, #78]	; 0x4e
            SX1276.Settings.LoRa.FixLen = fixLen;
 80420f4:	f884 8050 	strb.w	r8, [r4, #80]	; 0x50
            SX1276.Settings.LoRa.PayloadLen = payloadLen;
 80420f8:	f884 b051 	strb.w	fp, [r4, #81]	; 0x51
            SX1276.Settings.LoRa.CrcOn = crcOn;
 80420fc:	f884 6052 	strb.w	r6, [r4, #82]	; 0x52
            SX1276.Settings.LoRa.HopPeriod = hopPeriod;
 8042100:	f884 1054 	strb.w	r1, [r4, #84]	; 0x54
            SX1276.Settings.LoRa.IqInverted = iqInverted;
 8042104:	f884 2055 	strb.w	r2, [r4, #85]	; 0x55
            SX1276.Settings.LoRa.RxContinuous = rxContinuous;
 8042108:	f884 3056 	strb.w	r3, [r4, #86]	; 0x56
            if( datarate > 12 )
 804210c:	f200 8098 	bhi.w	8042240 <SX1276SetRxConfig+0x2c8>
            else if( datarate < 6 )
 8042110:	2d05      	cmp	r5, #5
 8042112:	f240 8081 	bls.w	8042218 <SX1276SetRxConfig+0x2a0>
            if( ( ( bandwidth == 7 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8042116:	f1b9 0f07 	cmp.w	r9, #7
 804211a:	d176      	bne.n	804220a <SX1276SetRxConfig+0x292>
 804211c:	f1a5 030b 	sub.w	r3, r5, #11
 8042120:	2b01      	cmp	r3, #1
 8042122:	d877      	bhi.n	8042214 <SX1276SetRxConfig+0x29c>
                SX1276.Settings.LoRa.LowDatarateOptimize = 0x01;
 8042124:	2301      	movs	r3, #1
                         ( SX1276Read( REG_LR_MODEMCONFIG1 ) &
 8042126:	201d      	movs	r0, #29
                SX1276.Settings.LoRa.LowDatarateOptimize = 0x00;
 8042128:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
                         ( SX1276Read( REG_LR_MODEMCONFIG1 ) &
 804212c:	f7ff fafe 	bl	804172c <SX1276Read>
                           ( bandwidth << 4 ) | ( coderate << 1 ) |
 8042130:	9b00      	ldr	r3, [sp, #0]
 8042132:	ea48 0143 	orr.w	r1, r8, r3, lsl #1
 8042136:	ea41 1109 	orr.w	r1, r1, r9, lsl #4
            SX1276Write( REG_LR_MODEMCONFIG1,
 804213a:	b2c9      	uxtb	r1, r1
 804213c:	201d      	movs	r0, #29
 804213e:	f7ff faa5 	bl	804168c <SX1276Write>
                         ( SX1276Read( REG_LR_MODEMCONFIG2 ) &
 8042142:	201e      	movs	r0, #30
 8042144:	f7ff faf2 	bl	804172c <SX1276Read>
                           ( ( symbTimeout >> 8 ) & ~RFLR_MODEMCONFIG2_SYMBTIMEOUTMSB_MASK ) );
 8042148:	9b04      	ldr	r3, [sp, #16]
 804214a:	f3c3 2101 	ubfx	r1, r3, #8, #2
                           RFLR_MODEMCONFIG2_RXPAYLOADCRC_MASK &
 804214e:	f000 0008 	and.w	r0, r0, #8
            SX1276Write( REG_LR_MODEMCONFIG2,
 8042152:	ea41 0186 	orr.w	r1, r1, r6, lsl #2
 8042156:	4301      	orrs	r1, r0
 8042158:	ea41 1105 	orr.w	r1, r1, r5, lsl #4
 804215c:	b2c9      	uxtb	r1, r1
 804215e:	201e      	movs	r0, #30
 8042160:	f7ff fa94 	bl	804168c <SX1276Write>
                         ( SX1276Read( REG_LR_MODEMCONFIG3 ) &
 8042164:	2026      	movs	r0, #38	; 0x26
 8042166:	f7ff fae1 	bl	804172c <SX1276Read>
                           ( SX1276.Settings.LoRa.LowDatarateOptimize << 3 ) );
 804216a:	f894 104c 	ldrb.w	r1, [r4, #76]	; 0x4c
                         ( SX1276Read( REG_LR_MODEMCONFIG3 ) &
 804216e:	f020 0008 	bic.w	r0, r0, #8
                           RFLR_MODEMCONFIG3_LOWDATARATEOPTIMIZE_MASK ) |
 8042172:	ea40 01c1 	orr.w	r1, r0, r1, lsl #3
            SX1276Write( REG_LR_MODEMCONFIG3,
 8042176:	b2c9      	uxtb	r1, r1
 8042178:	2026      	movs	r0, #38	; 0x26
 804217a:	f7ff fa87 	bl	804168c <SX1276Write>
            SX1276Write( REG_LR_SYMBTIMEOUTLSB, ( uint8_t )( symbTimeout & 0xFF ) );
 804217e:	f89d 1010 	ldrb.w	r1, [sp, #16]
 8042182:	201f      	movs	r0, #31
 8042184:	f7ff fa82 	bl	804168c <SX1276Write>
            SX1276Write( REG_LR_PREAMBLEMSB, ( uint8_t )( ( preambleLen >> 8 ) & 0xFF ) );
 8042188:	0a39      	lsrs	r1, r7, #8
 804218a:	2020      	movs	r0, #32
 804218c:	f7ff fa7e 	bl	804168c <SX1276Write>
            SX1276Write( REG_LR_PREAMBLELSB, ( uint8_t )( preambleLen & 0xFF ) );
 8042190:	b2f9      	uxtb	r1, r7
 8042192:	2021      	movs	r0, #33	; 0x21
 8042194:	f7ff fa7a 	bl	804168c <SX1276Write>
            if( fixLen == 1 )
 8042198:	f1b8 0f00 	cmp.w	r8, #0
 804219c:	d003      	beq.n	80421a6 <SX1276SetRxConfig+0x22e>
                SX1276Write( REG_LR_PAYLOADLENGTH, payloadLen );
 804219e:	4659      	mov	r1, fp
 80421a0:	2022      	movs	r0, #34	; 0x22
 80421a2:	f7ff fa73 	bl	804168c <SX1276Write>
            if( SX1276.Settings.LoRa.FreqHopOn == true )
 80421a6:	f894 3053 	ldrb.w	r3, [r4, #83]	; 0x53
 80421aa:	b16b      	cbz	r3, 80421c8 <SX1276SetRxConfig+0x250>
                SX1276Write( REG_LR_PLLHOP, ( SX1276Read( REG_LR_PLLHOP ) & RFLR_PLLHOP_FASTHOP_MASK ) | RFLR_PLLHOP_FASTHOP_ON );
 80421ac:	2044      	movs	r0, #68	; 0x44
 80421ae:	f7ff fabd 	bl	804172c <SX1276Read>
 80421b2:	f060 017f 	orn	r1, r0, #127	; 0x7f
 80421b6:	b2c9      	uxtb	r1, r1
 80421b8:	2044      	movs	r0, #68	; 0x44
 80421ba:	f7ff fa67 	bl	804168c <SX1276Write>
                SX1276Write( REG_LR_HOPPERIOD, SX1276.Settings.LoRa.HopPeriod );
 80421be:	f894 1054 	ldrb.w	r1, [r4, #84]	; 0x54
 80421c2:	2024      	movs	r0, #36	; 0x24
 80421c4:	f7ff fa62 	bl	804168c <SX1276Write>
            if( ( bandwidth == 9 ) && ( SX1276.Settings.Channel > RF_MID_BAND_THRESH ) )
 80421c8:	f1b9 0f09 	cmp.w	r9, #9
 80421cc:	d12a      	bne.n	8042224 <SX1276SetRxConfig+0x2ac>
 80421ce:	68a2      	ldr	r2, [r4, #8]
 80421d0:	4b25      	ldr	r3, [pc, #148]	; (8042268 <SX1276SetRxConfig+0x2f0>)
 80421d2:	429a      	cmp	r2, r3
                SX1276Write( REG_LR_HIGHBWOPTIMIZE1, 0x02 );
 80421d4:	f04f 0102 	mov.w	r1, #2
 80421d8:	f04f 0036 	mov.w	r0, #54	; 0x36
            if( ( bandwidth == 9 ) && ( SX1276.Settings.Channel > RF_MID_BAND_THRESH ) )
 80421dc:	d91e      	bls.n	804221c <SX1276SetRxConfig+0x2a4>
                SX1276Write( REG_LR_HIGHBWOPTIMIZE1, 0x02 );
 80421de:	f7ff fa55 	bl	804168c <SX1276Write>
                SX1276Write( REG_LR_HIGHBWOPTIMIZE2, 0x64 );
 80421e2:	2164      	movs	r1, #100	; 0x64
                SX1276Write( REG_LR_HIGHBWOPTIMIZE2, 0x7F );
 80421e4:	203a      	movs	r0, #58	; 0x3a
                SX1276Write( REG_LR_HIGHBWOPTIMIZE1, 0x03 );
 80421e6:	f7ff fa51 	bl	804168c <SX1276Write>
            if( datarate == 6 )
 80421ea:	2d06      	cmp	r5, #6
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 80421ec:	f04f 0031 	mov.w	r0, #49	; 0x31
            if( datarate == 6 )
 80421f0:	d11b      	bne.n	804222a <SX1276SetRxConfig+0x2b2>
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 80421f2:	f7ff fa9b 	bl	804172c <SX1276Read>
                               RFLR_DETECTIONOPTIMIZE_MASK ) |
 80421f6:	f000 01f8 	and.w	r1, r0, #248	; 0xf8
                SX1276Write( REG_LR_DETECTOPTIMIZE,
 80421fa:	f041 0105 	orr.w	r1, r1, #5
 80421fe:	2031      	movs	r0, #49	; 0x31
 8042200:	f7ff fa44 	bl	804168c <SX1276Write>
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 8042204:	210c      	movs	r1, #12
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 8042206:	2037      	movs	r0, #55	; 0x37
 8042208:	e75b      	b.n	80420c2 <SX1276SetRxConfig+0x14a>
            if( ( ( bandwidth == 7 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 804220a:	f1b9 0f08 	cmp.w	r9, #8
 804220e:	d101      	bne.n	8042214 <SX1276SetRxConfig+0x29c>
                ( ( bandwidth == 8 ) && ( datarate == 12 ) ) )
 8042210:	2d0c      	cmp	r5, #12
 8042212:	d087      	beq.n	8042124 <SX1276SetRxConfig+0x1ac>
                SX1276.Settings.LoRa.LowDatarateOptimize = 0x00;
 8042214:	2300      	movs	r3, #0
 8042216:	e786      	b.n	8042126 <SX1276SetRxConfig+0x1ae>
                datarate = 6;
 8042218:	2506      	movs	r5, #6
 804221a:	e7fb      	b.n	8042214 <SX1276SetRxConfig+0x29c>
                SX1276Write( REG_LR_HIGHBWOPTIMIZE1, 0x02 );
 804221c:	f7ff fa36 	bl	804168c <SX1276Write>
                SX1276Write( REG_LR_HIGHBWOPTIMIZE2, 0x7F );
 8042220:	217f      	movs	r1, #127	; 0x7f
 8042222:	e7df      	b.n	80421e4 <SX1276SetRxConfig+0x26c>
                SX1276Write( REG_LR_HIGHBWOPTIMIZE1, 0x03 );
 8042224:	2103      	movs	r1, #3
 8042226:	2036      	movs	r0, #54	; 0x36
 8042228:	e7dd      	b.n	80421e6 <SX1276SetRxConfig+0x26e>
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 804222a:	f7ff fa7f 	bl	804172c <SX1276Read>
                             RFLR_DETECTIONOPTIMIZE_MASK ) |
 804222e:	f000 01f8 	and.w	r1, r0, #248	; 0xf8
                SX1276Write( REG_LR_DETECTOPTIMIZE,
 8042232:	f041 0103 	orr.w	r1, r1, #3
 8042236:	2031      	movs	r0, #49	; 0x31
 8042238:	f7ff fa28 	bl	804168c <SX1276Write>
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 804223c:	210a      	movs	r1, #10
 804223e:	e7e2      	b.n	8042206 <SX1276SetRxConfig+0x28e>
            if( ( ( bandwidth == 7 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8042240:	f1ba 0f02 	cmp.w	sl, #2
 8042244:	f04f 050c 	mov.w	r5, #12
 8042248:	d0e4      	beq.n	8042214 <SX1276SetRxConfig+0x29c>
 804224a:	e76b      	b.n	8042124 <SX1276SetRxConfig+0x1ac>
 804224c:	f3af 8000 	nop.w
 8042250:	00000000 	.word	0x00000000
 8042254:	417e8480 	.word	0x417e8480
 8042258:	2000e7b0 	.word	0x2000e7b0
 804225c:	3ff00000 	.word	0x3ff00000
 8042260:	40200000 	.word	0x40200000
 8042264:	408f4000 	.word	0x408f4000
 8042268:	1f4add40 	.word	0x1f4add40
 804226c:	00000000 	.word	0x00000000

08042270 <SX1276SetTxConfig>:
{
 8042270:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8042274:	b087      	sub	sp, #28
 8042276:	4698      	mov	r8, r3
 8042278:	f89d 3054 	ldrb.w	r3, [sp, #84]	; 0x54
 804227c:	9301      	str	r3, [sp, #4]
 804227e:	f89d 3058 	ldrb.w	r3, [sp, #88]	; 0x58
 8042282:	9303      	str	r3, [sp, #12]
 8042284:	f89d 305c 	ldrb.w	r3, [sp, #92]	; 0x5c
 8042288:	9304      	str	r3, [sp, #16]
 804228a:	9b18      	ldr	r3, [sp, #96]	; 0x60
 804228c:	9205      	str	r2, [sp, #20]
 804228e:	4689      	mov	r9, r1
 8042290:	9302      	str	r3, [sp, #8]
 8042292:	4683      	mov	fp, r0
 8042294:	9c10      	ldr	r4, [sp, #64]	; 0x40
 8042296:	f89d a044 	ldrb.w	sl, [sp, #68]	; 0x44
 804229a:	f8bd 7048 	ldrh.w	r7, [sp, #72]	; 0x48
 804229e:	f89d 604c 	ldrb.w	r6, [sp, #76]	; 0x4c
 80422a2:	f89d 5050 	ldrb.w	r5, [sp, #80]	; 0x50
    SX1276SetModem( modem );
 80422a6:	f7ff fd99 	bl	8041ddc <SX1276SetModem>
    LoRaBoardCallbacks->SX1276BoardSetRfTxPower( power );
 80422aa:	4985      	ldr	r1, [pc, #532]	; (80424c0 <SX1276SetTxConfig+0x250>)
 80422ac:	6809      	ldr	r1, [r1, #0]
 80422ae:	4648      	mov	r0, r9
 80422b0:	68c9      	ldr	r1, [r1, #12]
 80422b2:	4788      	blx	r1
    switch( modem )
 80422b4:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 80422b8:	f1bb 0f00 	cmp.w	fp, #0
 80422bc:	d005      	beq.n	80422ca <SX1276SetTxConfig+0x5a>
 80422be:	f1bb 0f01 	cmp.w	fp, #1
 80422c2:	d061      	beq.n	8042388 <SX1276SetTxConfig+0x118>
}
 80422c4:	b007      	add	sp, #28
 80422c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            SX1276.Settings.Fsk.Power = power;
 80422ca:	497e      	ldr	r1, [pc, #504]	; (80424c4 <SX1276SetTxConfig+0x254>)
            SX1276.Settings.Fsk.IqInverted = iqInverted;
 80422cc:	f881 3025 	strb.w	r3, [r1, #37]	; 0x25
            SX1276.Settings.Fsk.TxTimeout = timeout;
 80422d0:	9b02      	ldr	r3, [sp, #8]
            SX1276.Settings.Fsk.Datarate = datarate;
 80422d2:	61cc      	str	r4, [r1, #28]
            SX1276.Settings.Fsk.Bandwidth = bandwidth;
 80422d4:	e9c1 2804 	strd	r2, r8, [r1, #16]
            SX1276.Settings.Fsk.CrcOn = crcOn;
 80422d8:	f881 5024 	strb.w	r5, [r1, #36]	; 0x24
            SX1276.Settings.Fsk.TxTimeout = timeout;
 80422dc:	628b      	str	r3, [r1, #40]	; 0x28
            fdev = ( uint16_t )( ( double )fdev / ( double )FREQ_STEP );
 80422de:	4610      	mov	r0, r2
            SX1276.Settings.Fsk.Power = power;
 80422e0:	f881 900c 	strb.w	r9, [r1, #12]
            SX1276.Settings.Fsk.PreambleLen = preambleLen;
 80422e4:	840f      	strh	r7, [r1, #32]
            SX1276.Settings.Fsk.FixLen = fixLen;
 80422e6:	f881 6022 	strb.w	r6, [r1, #34]	; 0x22
            fdev = ( uint16_t )( ( double )fdev / ( double )FREQ_STEP );
 80422ea:	f7fe fa3b 	bl	8040764 <__aeabi_ui2d>
 80422ee:	a370      	add	r3, pc, #448	; (adr r3, 80424b0 <SX1276SetTxConfig+0x240>)
 80422f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80422f4:	f7fe fbda 	bl	8040aac <__aeabi_ddiv>
 80422f8:	f7fe fd70 	bl	8040ddc <__aeabi_d2uiz>
 80422fc:	fa1f f880 	uxth.w	r8, r0
            SX1276Write( REG_FDEVMSB, ( uint8_t )( fdev >> 8 ) );
 8042300:	ea4f 2118 	mov.w	r1, r8, lsr #8
 8042304:	2004      	movs	r0, #4
 8042306:	f7ff f9c1 	bl	804168c <SX1276Write>
            SX1276Write( REG_FDEVLSB, ( uint8_t )( fdev & 0xFF ) );
 804230a:	fa5f f188 	uxtb.w	r1, r8
 804230e:	2005      	movs	r0, #5
 8042310:	f7ff f9bc 	bl	804168c <SX1276Write>
            datarate = ( uint16_t )( ( double )XTAL_FREQ / ( double )datarate );
 8042314:	4620      	mov	r0, r4
 8042316:	f7fe fa25 	bl	8040764 <__aeabi_ui2d>
 804231a:	4602      	mov	r2, r0
 804231c:	460b      	mov	r3, r1
 804231e:	a166      	add	r1, pc, #408	; (adr r1, 80424b8 <SX1276SetTxConfig+0x248>)
 8042320:	e9d1 0100 	ldrd	r0, r1, [r1]
 8042324:	f7fe fbc2 	bl	8040aac <__aeabi_ddiv>
 8042328:	f7fe fd58 	bl	8040ddc <__aeabi_d2uiz>
 804232c:	b284      	uxth	r4, r0
            SX1276Write( REG_BITRATEMSB, ( uint8_t )( datarate >> 8 ) );
 804232e:	0a21      	lsrs	r1, r4, #8
 8042330:	2002      	movs	r0, #2
 8042332:	f7ff f9ab 	bl	804168c <SX1276Write>
            SX1276Write( REG_BITRATELSB, ( uint8_t )( datarate & 0xFF ) );
 8042336:	b2e1      	uxtb	r1, r4
 8042338:	2003      	movs	r0, #3
 804233a:	f7ff f9a7 	bl	804168c <SX1276Write>
            SX1276Write( REG_PREAMBLEMSB, ( preambleLen >> 8 ) & 0x00FF );
 804233e:	0a39      	lsrs	r1, r7, #8
 8042340:	2025      	movs	r0, #37	; 0x25
 8042342:	f7ff f9a3 	bl	804168c <SX1276Write>
            SX1276Write( REG_PREAMBLELSB, preambleLen & 0xFF );
 8042346:	b2f9      	uxtb	r1, r7
 8042348:	2026      	movs	r0, #38	; 0x26
 804234a:	f7ff f99f 	bl	804168c <SX1276Write>
                         ( SX1276Read( REG_PACKETCONFIG1 ) &
 804234e:	2030      	movs	r0, #48	; 0x30
 8042350:	f7ff f9ec 	bl	804172c <SX1276Read>
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
 8042354:	2e00      	cmp	r6, #0
                           RF_PACKETCONFIG1_CRC_MASK &
 8042356:	f000 006f 	and.w	r0, r0, #111	; 0x6f
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
 804235a:	bf14      	ite	ne
 804235c:	2100      	movne	r1, #0
 804235e:	f06f 017f 	mvneq.w	r1, #127	; 0x7f
                           ( ( fixLen == 1 ) ? RF_PACKETCONFIG1_PACKETFORMAT_FIXED : RF_PACKETCONFIG1_PACKETFORMAT_VARIABLE ) |
 8042362:	ea40 1505 	orr.w	r5, r0, r5, lsl #4
 8042366:	4329      	orrs	r1, r5
            SX1276Write( REG_PACKETCONFIG1,
 8042368:	b2c9      	uxtb	r1, r1
 804236a:	2030      	movs	r0, #48	; 0x30
 804236c:	f7ff f98e 	bl	804168c <SX1276Write>
            SX1276Write( REG_PACKETCONFIG2, ( SX1276Read( REG_PACKETCONFIG2 ) | RF_PACKETCONFIG2_DATAMODE_PACKET ) );
 8042370:	2031      	movs	r0, #49	; 0x31
 8042372:	f7ff f9db 	bl	804172c <SX1276Read>
 8042376:	f040 0140 	orr.w	r1, r0, #64	; 0x40
 804237a:	b2c9      	uxtb	r1, r1
 804237c:	2031      	movs	r0, #49	; 0x31
}
 804237e:	b007      	add	sp, #28
 8042380:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 8042384:	f7ff b982 	b.w	804168c <SX1276Write>
            SX1276.Settings.LoRa.Power = power;
 8042388:	4a4e      	ldr	r2, [pc, #312]	; (80424c4 <SX1276SetTxConfig+0x254>)
            if( bandwidth > 2 )
 804238a:	f1b8 0f02 	cmp.w	r8, #2
            SX1276.Settings.LoRa.Power = power;
 804238e:	f882 9040 	strb.w	r9, [r2, #64]	; 0x40
 8042392:	4691      	mov	r9, r2
            if( bandwidth > 2 )
 8042394:	d900      	bls.n	8042398 <SX1276SetTxConfig+0x128>
 8042396:	e7fe      	b.n	8042396 <SX1276SetTxConfig+0x126>
            bandwidth += 7;
 8042398:	f108 0b07 	add.w	fp, r8, #7
            SX1276.Settings.LoRa.Datarate = datarate;
 804239c:	e9c2 b411 	strd	fp, r4, [r2, #68]	; 0x44
            SX1276.Settings.LoRa.Coderate = coderate;
 80423a0:	f882 a04d 	strb.w	sl, [r2, #77]	; 0x4d
            SX1276.Settings.LoRa.PreambleLen = preambleLen;
 80423a4:	f8a2 704e 	strh.w	r7, [r2, #78]	; 0x4e
            SX1276.Settings.LoRa.FixLen = fixLen;
 80423a8:	f882 6050 	strb.w	r6, [r2, #80]	; 0x50
            SX1276.Settings.LoRa.FreqHopOn = freqHopOn;
 80423ac:	9a01      	ldr	r2, [sp, #4]
 80423ae:	f889 2053 	strb.w	r2, [r9, #83]	; 0x53
            SX1276.Settings.LoRa.IqInverted = iqInverted;
 80423b2:	f889 3055 	strb.w	r3, [r9, #85]	; 0x55
            SX1276.Settings.LoRa.HopPeriod = hopPeriod;
 80423b6:	9a03      	ldr	r2, [sp, #12]
            SX1276.Settings.LoRa.TxTimeout = timeout;
 80423b8:	9b02      	ldr	r3, [sp, #8]
            SX1276.Settings.LoRa.HopPeriod = hopPeriod;
 80423ba:	f889 2054 	strb.w	r2, [r9, #84]	; 0x54
            if( datarate > 12 )
 80423be:	2c0c      	cmp	r4, #12
            SX1276.Settings.LoRa.CrcOn = crcOn;
 80423c0:	f889 5052 	strb.w	r5, [r9, #82]	; 0x52
            SX1276.Settings.LoRa.TxTimeout = timeout;
 80423c4:	f8c9 3058 	str.w	r3, [r9, #88]	; 0x58
            if( datarate > 12 )
 80423c8:	d86c      	bhi.n	80424a4 <SX1276SetTxConfig+0x234>
            else if( datarate < 6 )
 80423ca:	2c05      	cmp	r4, #5
 80423cc:	d95d      	bls.n	804248a <SX1276SetTxConfig+0x21a>
            if( ( ( bandwidth == 7 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 80423ce:	f1bb 0f07 	cmp.w	fp, #7
 80423d2:	d153      	bne.n	804247c <SX1276SetTxConfig+0x20c>
 80423d4:	f1a4 030b 	sub.w	r3, r4, #11
 80423d8:	2b01      	cmp	r3, #1
 80423da:	d854      	bhi.n	8042486 <SX1276SetTxConfig+0x216>
                SX1276.Settings.LoRa.LowDatarateOptimize = 0x01;
 80423dc:	2301      	movs	r3, #1
                SX1276.Settings.LoRa.LowDatarateOptimize = 0x00;
 80423de:	f889 304c 	strb.w	r3, [r9, #76]	; 0x4c
            if( SX1276.Settings.LoRa.FreqHopOn == true )
 80423e2:	9b01      	ldr	r3, [sp, #4]
 80423e4:	b16b      	cbz	r3, 8042402 <SX1276SetTxConfig+0x192>
                SX1276Write( REG_LR_PLLHOP, ( SX1276Read( REG_LR_PLLHOP ) & RFLR_PLLHOP_FASTHOP_MASK ) | RFLR_PLLHOP_FASTHOP_ON );
 80423e6:	2044      	movs	r0, #68	; 0x44
 80423e8:	f7ff f9a0 	bl	804172c <SX1276Read>
 80423ec:	f060 017f 	orn	r1, r0, #127	; 0x7f
 80423f0:	b2c9      	uxtb	r1, r1
 80423f2:	2044      	movs	r0, #68	; 0x44
 80423f4:	f7ff f94a 	bl	804168c <SX1276Write>
                SX1276Write( REG_LR_HOPPERIOD, SX1276.Settings.LoRa.HopPeriod );
 80423f8:	f899 1054 	ldrb.w	r1, [r9, #84]	; 0x54
 80423fc:	2024      	movs	r0, #36	; 0x24
 80423fe:	f7ff f945 	bl	804168c <SX1276Write>
                         ( SX1276Read( REG_LR_MODEMCONFIG1 ) &
 8042402:	201d      	movs	r0, #29
                           ( bandwidth << 4 ) | ( coderate << 1 ) |
 8042404:	ea46 064a 	orr.w	r6, r6, sl, lsl #1
                         ( SX1276Read( REG_LR_MODEMCONFIG1 ) &
 8042408:	f7ff f990 	bl	804172c <SX1276Read>
                           ( bandwidth << 4 ) | ( coderate << 1 ) |
 804240c:	ea46 110b 	orr.w	r1, r6, fp, lsl #4
            SX1276Write( REG_LR_MODEMCONFIG1,
 8042410:	b2c9      	uxtb	r1, r1
 8042412:	201d      	movs	r0, #29
 8042414:	f7ff f93a 	bl	804168c <SX1276Write>
                         ( SX1276Read( REG_LR_MODEMCONFIG2 ) &
 8042418:	201e      	movs	r0, #30
 804241a:	f7ff f987 	bl	804172c <SX1276Read>
                           ( datarate << 4 ) | ( crcOn << 2 ) );
 804241e:	00ad      	lsls	r5, r5, #2
                           RFLR_MODEMCONFIG2_SF_MASK &
 8042420:	f000 000b 	and.w	r0, r0, #11
            SX1276Write( REG_LR_MODEMCONFIG2,
 8042424:	ea45 1504 	orr.w	r5, r5, r4, lsl #4
 8042428:	4305      	orrs	r5, r0
 804242a:	b2e9      	uxtb	r1, r5
 804242c:	201e      	movs	r0, #30
 804242e:	f7ff f92d 	bl	804168c <SX1276Write>
                         ( SX1276Read( REG_LR_MODEMCONFIG3 ) &
 8042432:	2026      	movs	r0, #38	; 0x26
 8042434:	f7ff f97a 	bl	804172c <SX1276Read>
                           ( SX1276.Settings.LoRa.LowDatarateOptimize << 3 ) );
 8042438:	f899 104c 	ldrb.w	r1, [r9, #76]	; 0x4c
                         ( SX1276Read( REG_LR_MODEMCONFIG3 ) &
 804243c:	f020 0008 	bic.w	r0, r0, #8
                           RFLR_MODEMCONFIG3_LOWDATARATEOPTIMIZE_MASK ) |
 8042440:	ea40 01c1 	orr.w	r1, r0, r1, lsl #3
            SX1276Write( REG_LR_MODEMCONFIG3,
 8042444:	b2c9      	uxtb	r1, r1
 8042446:	2026      	movs	r0, #38	; 0x26
 8042448:	f7ff f920 	bl	804168c <SX1276Write>
            SX1276Write( REG_LR_PREAMBLEMSB, ( preambleLen >> 8 ) & 0x00FF );
 804244c:	0a39      	lsrs	r1, r7, #8
 804244e:	2020      	movs	r0, #32
 8042450:	f7ff f91c 	bl	804168c <SX1276Write>
            SX1276Write( REG_LR_PREAMBLELSB, preambleLen & 0xFF );
 8042454:	2021      	movs	r0, #33	; 0x21
 8042456:	b2f9      	uxtb	r1, r7
 8042458:	f7ff f918 	bl	804168c <SX1276Write>
            if( datarate == 6 )
 804245c:	2c06      	cmp	r4, #6
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 804245e:	f04f 0031 	mov.w	r0, #49	; 0x31
            if( datarate == 6 )
 8042462:	d114      	bne.n	804248e <SX1276SetTxConfig+0x21e>
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 8042464:	f7ff f962 	bl	804172c <SX1276Read>
                               RFLR_DETECTIONOPTIMIZE_MASK ) |
 8042468:	f000 01f8 	and.w	r1, r0, #248	; 0xf8
                SX1276Write( REG_LR_DETECTOPTIMIZE,
 804246c:	f041 0105 	orr.w	r1, r1, #5
 8042470:	2031      	movs	r0, #49	; 0x31
 8042472:	f7ff f90b 	bl	804168c <SX1276Write>
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 8042476:	210c      	movs	r1, #12
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 8042478:	2037      	movs	r0, #55	; 0x37
 804247a:	e780      	b.n	804237e <SX1276SetTxConfig+0x10e>
            if( ( ( bandwidth == 7 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 804247c:	f1bb 0f08 	cmp.w	fp, #8
 8042480:	d101      	bne.n	8042486 <SX1276SetTxConfig+0x216>
                ( ( bandwidth == 8 ) && ( datarate == 12 ) ) )
 8042482:	2c0c      	cmp	r4, #12
 8042484:	d0aa      	beq.n	80423dc <SX1276SetTxConfig+0x16c>
                SX1276.Settings.LoRa.LowDatarateOptimize = 0x00;
 8042486:	2300      	movs	r3, #0
 8042488:	e7a9      	b.n	80423de <SX1276SetTxConfig+0x16e>
                datarate = 6;
 804248a:	2406      	movs	r4, #6
 804248c:	e7fb      	b.n	8042486 <SX1276SetTxConfig+0x216>
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 804248e:	f7ff f94d 	bl	804172c <SX1276Read>
                             RFLR_DETECTIONOPTIMIZE_MASK ) |
 8042492:	f000 01f8 	and.w	r1, r0, #248	; 0xf8
                SX1276Write( REG_LR_DETECTOPTIMIZE,
 8042496:	f041 0103 	orr.w	r1, r1, #3
 804249a:	2031      	movs	r0, #49	; 0x31
 804249c:	f7ff f8f6 	bl	804168c <SX1276Write>
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 80424a0:	210a      	movs	r1, #10
 80424a2:	e7e9      	b.n	8042478 <SX1276SetTxConfig+0x208>
            if( ( ( bandwidth == 7 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 80424a4:	f1b8 0f02 	cmp.w	r8, #2
 80424a8:	f04f 040c 	mov.w	r4, #12
 80424ac:	d0eb      	beq.n	8042486 <SX1276SetTxConfig+0x216>
 80424ae:	e795      	b.n	80423dc <SX1276SetTxConfig+0x16c>
 80424b0:	00000000 	.word	0x00000000
 80424b4:	404e8480 	.word	0x404e8480
 80424b8:	00000000 	.word	0x00000000
 80424bc:	417e8480 	.word	0x417e8480
 80424c0:	2000cd84 	.word	0x2000cd84
 80424c4:	2000e7b0 	.word	0x2000e7b0

080424c8 <SX1276SetTxContinuousWave>:
{
 80424c8:	b530      	push	{r4, r5, lr}
    uint32_t timeout = ( uint32_t )( time * 1000 );
 80424ca:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
{
 80424ce:	b08b      	sub	sp, #44	; 0x2c
    uint32_t timeout = ( uint32_t )( time * 1000 );
 80424d0:	4354      	muls	r4, r2
{
 80424d2:	460d      	mov	r5, r1
    SX1276SetChannel( freq );
 80424d4:	f7ff f8e6 	bl	80416a4 <SX1276SetChannel>
    SX1276SetTxConfig( MODEM_FSK, power, 0, 0, 4800, 0, 5, false, false, 0, 0, 0, timeout );
 80424d8:	2300      	movs	r3, #0
 80424da:	2205      	movs	r2, #5
 80424dc:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80424e0:	f44f 5296 	mov.w	r2, #4800	; 0x12c0
 80424e4:	e9cd 3306 	strd	r3, r3, [sp, #24]
 80424e8:	e9cd 3304 	strd	r3, r3, [sp, #16]
 80424ec:	9303      	str	r3, [sp, #12]
 80424ee:	4618      	mov	r0, r3
 80424f0:	4629      	mov	r1, r5
 80424f2:	9200      	str	r2, [sp, #0]
 80424f4:	9408      	str	r4, [sp, #32]
 80424f6:	461a      	mov	r2, r3
 80424f8:	f7ff feba 	bl	8042270 <SX1276SetTxConfig>
    SX1276Write( REG_PACKETCONFIG2, ( SX1276Read( REG_PACKETCONFIG2 ) & RF_PACKETCONFIG2_DATAMODE_MASK ) );
 80424fc:	2031      	movs	r0, #49	; 0x31
 80424fe:	f7ff f915 	bl	804172c <SX1276Read>
 8042502:	f000 01bf 	and.w	r1, r0, #191	; 0xbf
 8042506:	2031      	movs	r0, #49	; 0x31
 8042508:	f7ff f8c0 	bl	804168c <SX1276Write>
    TimerSetValue( &TxTimeoutTimer, timeout );
 804250c:	4d0c      	ldr	r5, [pc, #48]	; (8042540 <SX1276SetTxContinuousWave+0x78>)
    SX1276Write( REG_DIOMAPPING1, RF_DIOMAPPING1_DIO0_11 | RF_DIOMAPPING1_DIO1_11 );
 804250e:	21f0      	movs	r1, #240	; 0xf0
 8042510:	2040      	movs	r0, #64	; 0x40
 8042512:	f7ff f8bb 	bl	804168c <SX1276Write>
    SX1276Write( REG_DIOMAPPING2, RF_DIOMAPPING2_DIO4_10 | RF_DIOMAPPING2_DIO5_10 );
 8042516:	21a0      	movs	r1, #160	; 0xa0
 8042518:	2041      	movs	r0, #65	; 0x41
 804251a:	f7ff f8b7 	bl	804168c <SX1276Write>
    TimerSetValue( &TxTimeoutTimer, timeout );
 804251e:	4621      	mov	r1, r4
 8042520:	4628      	mov	r0, r5
 8042522:	f00b fbd9 	bl	804dcd8 <TimerSetValue>
    SX1276.Settings.State = RF_TX_RUNNING;
 8042526:	4b07      	ldr	r3, [pc, #28]	; (8042544 <SX1276SetTxContinuousWave+0x7c>)
 8042528:	2202      	movs	r2, #2
    TimerStart( &TxTimeoutTimer );
 804252a:	4628      	mov	r0, r5
    SX1276.Settings.State = RF_TX_RUNNING;
 804252c:	711a      	strb	r2, [r3, #4]
    TimerStart( &TxTimeoutTimer );
 804252e:	f00b fb39 	bl	804dba4 <TimerStart>
    SX1276SetOpMode( RF_OPMODE_TRANSMITTER );
 8042532:	2003      	movs	r0, #3
}
 8042534:	b00b      	add	sp, #44	; 0x2c
 8042536:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    SX1276SetOpMode( RF_OPMODE_TRANSMITTER );
 804253a:	f7ff baa5 	b.w	8041a88 <SX1276SetOpMode>
 804253e:	bf00      	nop
 8042540:	2000e780 	.word	0x2000e780
 8042544:	2000e7b0 	.word	0x2000e7b0

08042548 <SX1276OnDio2Irq>:
{
 8042548:	b570      	push	{r4, r5, r6, lr}
    switch( SX1276.Settings.State )
 804254a:	4c2b      	ldr	r4, [pc, #172]	; (80425f8 <SX1276OnDio2Irq+0xb0>)
 804254c:	7921      	ldrb	r1, [r4, #4]
 804254e:	2901      	cmp	r1, #1
 8042550:	d002      	beq.n	8042558 <SX1276OnDio2Irq+0x10>
 8042552:	2902      	cmp	r1, #2
 8042554:	d048      	beq.n	80425e8 <SX1276OnDio2Irq+0xa0>
}
 8042556:	bd70      	pop	{r4, r5, r6, pc}
            switch( SX1276.Settings.Modem )
 8042558:	7963      	ldrb	r3, [r4, #5]
 804255a:	b1d3      	cbz	r3, 8042592 <SX1276OnDio2Irq+0x4a>
 804255c:	2b01      	cmp	r3, #1
 804255e:	d1fa      	bne.n	8042556 <SX1276OnDio2Irq+0xe>
                if( SX1276.Settings.LoRa.FreqHopOn == true )
 8042560:	f894 3053 	ldrb.w	r3, [r4, #83]	; 0x53
 8042564:	2b00      	cmp	r3, #0
 8042566:	d0f6      	beq.n	8042556 <SX1276OnDio2Irq+0xe>
                    SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL );
 8042568:	2102      	movs	r1, #2
                    SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL );
 804256a:	2012      	movs	r0, #18
 804256c:	f7ff f88e 	bl	804168c <SX1276Write>
                    if( ( RadioEvents != NULL ) && ( RadioEvents->FhssChangeChannel != NULL ) )
 8042570:	4b22      	ldr	r3, [pc, #136]	; (80425fc <SX1276OnDio2Irq+0xb4>)
 8042572:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8042576:	2b00      	cmp	r3, #0
 8042578:	d0ed      	beq.n	8042556 <SX1276OnDio2Irq+0xe>
 804257a:	695c      	ldr	r4, [r3, #20]
 804257c:	2c00      	cmp	r4, #0
 804257e:	d0ea      	beq.n	8042556 <SX1276OnDio2Irq+0xe>
                        RadioEvents->FhssChangeChannel( ( SX1276Read( REG_LR_HOPCHANNEL ) & RFLR_HOPCHANNEL_CHANNEL_MASK ) );
 8042580:	201c      	movs	r0, #28
 8042582:	f7ff f8d3 	bl	804172c <SX1276Read>
 8042586:	4623      	mov	r3, r4
 8042588:	f000 003f 	and.w	r0, r0, #63	; 0x3f
}
 804258c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
                        RadioEvents->FhssChangeChannel( ( SX1276Read( REG_LR_HOPCHANNEL ) & RFLR_HOPCHANNEL_CHANNEL_MASK ) );
 8042590:	4718      	bx	r3
                SX1276.Settings.FskPacketHandler.PreambleDetected = true;
 8042592:	f884 1030 	strb.w	r1, [r4, #48]	; 0x30
                if( ( SX1276.Settings.FskPacketHandler.PreambleDetected == true ) && ( SX1276.Settings.FskPacketHandler.SyncWordDetected == false ) )
 8042596:	8e25      	ldrh	r5, [r4, #48]	; 0x30
 8042598:	2d01      	cmp	r5, #1
 804259a:	d1dc      	bne.n	8042556 <SX1276OnDio2Irq+0xe>
                    TimerStop( &RxTimeoutSyncWord );
 804259c:	4818      	ldr	r0, [pc, #96]	; (8042600 <SX1276OnDio2Irq+0xb8>)
 804259e:	f00b fb73 	bl	804dc88 <TimerStop>
                    SX1276.Settings.FskPacketHandler.RssiValue = -( SX1276Read( REG_RSSIVALUE ) >> 1 );
 80425a2:	2011      	movs	r0, #17
                    SX1276.Settings.FskPacketHandler.SyncWordDetected = true;
 80425a4:	f884 5031 	strb.w	r5, [r4, #49]	; 0x31
                    SX1276.Settings.FskPacketHandler.RssiValue = -( SX1276Read( REG_RSSIVALUE ) >> 1 );
 80425a8:	f7ff f8c0 	bl	804172c <SX1276Read>
 80425ac:	0840      	lsrs	r0, r0, #1
 80425ae:	4240      	negs	r0, r0
 80425b0:	f884 0032 	strb.w	r0, [r4, #50]	; 0x32
                    afcChannel = ( ( ( uint16_t )SX1276Read( REG_AFCMSB ) << 8 ) |
 80425b4:	201b      	movs	r0, #27
 80425b6:	f7ff f8b9 	bl	804172c <SX1276Read>
 80425ba:	4605      	mov	r5, r0
                                     ( uint16_t )SX1276Read( REG_AFCLSB ) );
 80425bc:	201c      	movs	r0, #28
 80425be:	f7ff f8b5 	bl	804172c <SX1276Read>
                    afcChannel = ( ( ( uint16_t )SX1276Read( REG_AFCMSB ) << 8 ) |
 80425c2:	ea40 2005 	orr.w	r0, r0, r5, lsl #8
                    SX_CHANNEL_TO_FREQ( afcChannel, SX1276.Settings.FskPacketHandler.AfcValue );
 80425c6:	b2c2      	uxtb	r2, r0
 80425c8:	f643 5309 	movw	r3, #15625	; 0x3d09
 80425cc:	435a      	muls	r2, r3
 80425ce:	0a00      	lsrs	r0, r0, #8
 80425d0:	3280      	adds	r2, #128	; 0x80
 80425d2:	4343      	muls	r3, r0
 80425d4:	eb03 2312 	add.w	r3, r3, r2, lsr #8
                    SX1276.Settings.FskPacketHandler.RxGain = ( SX1276Read( REG_LNA ) >> 5 ) & 0x07;
 80425d8:	200c      	movs	r0, #12
                    SX_CHANNEL_TO_FREQ( afcChannel, SX1276.Settings.FskPacketHandler.AfcValue );
 80425da:	6363      	str	r3, [r4, #52]	; 0x34
                    SX1276.Settings.FskPacketHandler.RxGain = ( SX1276Read( REG_LNA ) >> 5 ) & 0x07;
 80425dc:	f7ff f8a6 	bl	804172c <SX1276Read>
 80425e0:	0940      	lsrs	r0, r0, #5
 80425e2:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
 80425e6:	e7b6      	b.n	8042556 <SX1276OnDio2Irq+0xe>
            switch( SX1276.Settings.Modem )
 80425e8:	7963      	ldrb	r3, [r4, #5]
 80425ea:	2b01      	cmp	r3, #1
 80425ec:	d1b3      	bne.n	8042556 <SX1276OnDio2Irq+0xe>
                if( SX1276.Settings.LoRa.FreqHopOn == true )
 80425ee:	f894 3053 	ldrb.w	r3, [r4, #83]	; 0x53
 80425f2:	2b00      	cmp	r3, #0
 80425f4:	d0af      	beq.n	8042556 <SX1276OnDio2Irq+0xe>
 80425f6:	e7b8      	b.n	804256a <SX1276OnDio2Irq+0x22>
 80425f8:	2000e7b0 	.word	0x2000e7b0
 80425fc:	2000cd84 	.word	0x2000cd84
 8042600:	2000e798 	.word	0x2000e798

08042604 <SX1276OnDio3Irq>:
    switch( SX1276.Settings.Modem )
 8042604:	4b12      	ldr	r3, [pc, #72]	; (8042650 <SX1276OnDio3Irq+0x4c>)
{
 8042606:	b570      	push	{r4, r5, r6, lr}
    switch( SX1276.Settings.Modem )
 8042608:	795d      	ldrb	r5, [r3, #5]
 804260a:	2d01      	cmp	r5, #1
 804260c:	d11e      	bne.n	804264c <SX1276OnDio3Irq+0x48>
        if( ( SX1276Read( REG_LR_IRQFLAGS ) & RFLR_IRQFLAGS_CADDETECTED ) == RFLR_IRQFLAGS_CADDETECTED )
 804260e:	2012      	movs	r0, #18
 8042610:	f7ff f88c 	bl	804172c <SX1276Read>
 8042614:	f010 0601 	ands.w	r6, r0, #1
 8042618:	4c0e      	ldr	r4, [pc, #56]	; (8042654 <SX1276OnDio3Irq+0x50>)
 804261a:	d00c      	beq.n	8042636 <SX1276OnDio3Irq+0x32>
            SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_CADDETECTED | RFLR_IRQFLAGS_CADDONE );
 804261c:	2105      	movs	r1, #5
 804261e:	2012      	movs	r0, #18
 8042620:	f7ff f834 	bl	804168c <SX1276Write>
            if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8042624:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
 8042628:	b183      	cbz	r3, 804264c <SX1276OnDio3Irq+0x48>
 804262a:	699b      	ldr	r3, [r3, #24]
 804262c:	b173      	cbz	r3, 804264c <SX1276OnDio3Irq+0x48>
                RadioEvents->CadDone( true );
 804262e:	4628      	mov	r0, r5
}
 8042630:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
                RadioEvents->CadDone( false );
 8042634:	4718      	bx	r3
            SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_CADDONE );
 8042636:	2104      	movs	r1, #4
 8042638:	2012      	movs	r0, #18
 804263a:	f7ff f827 	bl	804168c <SX1276Write>
            if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 804263e:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
 8042642:	b11b      	cbz	r3, 804264c <SX1276OnDio3Irq+0x48>
 8042644:	699b      	ldr	r3, [r3, #24]
 8042646:	b10b      	cbz	r3, 804264c <SX1276OnDio3Irq+0x48>
                RadioEvents->CadDone( false );
 8042648:	4630      	mov	r0, r6
 804264a:	e7f1      	b.n	8042630 <SX1276OnDio3Irq+0x2c>
}
 804264c:	bd70      	pop	{r4, r5, r6, pc}
 804264e:	bf00      	nop
 8042650:	2000e7b0 	.word	0x2000e7b0
 8042654:	2000cd84 	.word	0x2000cd84

08042658 <SX1276WriteFifo>:
    SX1276WriteBuffer( 0, buffer, size );
 8042658:	460a      	mov	r2, r1
 804265a:	4601      	mov	r1, r0
 804265c:	2000      	movs	r0, #0
 804265e:	f7fe bff5 	b.w	804164c <SX1276WriteBuffer>
	...

08042664 <SX1276Send>:
{
 8042664:	b537      	push	{r0, r1, r2, r4, r5, lr}
    switch( SX1276.Settings.Modem )
 8042666:	4c39      	ldr	r4, [pc, #228]	; (804274c <SX1276Send+0xe8>)
{
 8042668:	f88d 1007 	strb.w	r1, [sp, #7]
    switch( SX1276.Settings.Modem )
 804266c:	7963      	ldrb	r3, [r4, #5]
{
 804266e:	4605      	mov	r5, r0
    switch( SX1276.Settings.Modem )
 8042670:	b11b      	cbz	r3, 804267a <SX1276Send+0x16>
 8042672:	2b01      	cmp	r3, #1
 8042674:	d02f      	beq.n	80426d6 <SX1276Send+0x72>
    uint32_t txTimeout = 0;
 8042676:	2000      	movs	r0, #0
 8042678:	e01d      	b.n	80426b6 <SX1276Send+0x52>
            SX1276.Settings.FskPacketHandler.NbBytes = 0;
 804267a:	87a3      	strh	r3, [r4, #60]	; 0x3c
            if( SX1276.Settings.Fsk.FixLen == false )
 804267c:	f894 3022 	ldrb.w	r3, [r4, #34]	; 0x22
            SX1276.Settings.FskPacketHandler.Size = size;
 8042680:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8042684:	8761      	strh	r1, [r4, #58]	; 0x3a
            if( SX1276.Settings.Fsk.FixLen == false )
 8042686:	b9d3      	cbnz	r3, 80426be <SX1276Send+0x5a>
                SX1276WriteFifo( ( uint8_t* )&size, 1 );
 8042688:	2101      	movs	r1, #1
 804268a:	f10d 0007 	add.w	r0, sp, #7
 804268e:	f7ff ffe3 	bl	8042658 <SX1276WriteFifo>
            if( ( size > 0 ) && ( size <= 64 ) )
 8042692:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8042696:	1e53      	subs	r3, r2, #1
 8042698:	2b3f      	cmp	r3, #63	; 0x3f
 804269a:	d814      	bhi.n	80426c6 <SX1276Send+0x62>
                SX1276.Settings.FskPacketHandler.ChunkSize = size;
 804269c:	f884 203f 	strb.w	r2, [r4, #63]	; 0x3f
            SX1276WriteFifo( buffer, SX1276.Settings.FskPacketHandler.ChunkSize );
 80426a0:	4628      	mov	r0, r5
 80426a2:	f894 103f 	ldrb.w	r1, [r4, #63]	; 0x3f
 80426a6:	f7ff ffd7 	bl	8042658 <SX1276WriteFifo>
            SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.ChunkSize;
 80426aa:	8fa2      	ldrh	r2, [r4, #60]	; 0x3c
 80426ac:	f894 303f 	ldrb.w	r3, [r4, #63]	; 0x3f
            txTimeout = SX1276.Settings.Fsk.TxTimeout;
 80426b0:	6aa0      	ldr	r0, [r4, #40]	; 0x28
            SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.ChunkSize;
 80426b2:	4413      	add	r3, r2
 80426b4:	87a3      	strh	r3, [r4, #60]	; 0x3c
    SX1276SetTx( txTimeout );
 80426b6:	f7ff fb21 	bl	8041cfc <SX1276SetTx>
}
 80426ba:	b003      	add	sp, #12
 80426bc:	bd30      	pop	{r4, r5, pc}
                SX1276Write( REG_PAYLOADLENGTH, size );
 80426be:	2032      	movs	r0, #50	; 0x32
 80426c0:	f7fe ffe4 	bl	804168c <SX1276Write>
 80426c4:	e7e5      	b.n	8042692 <SX1276Send+0x2e>
                memcpy1( RxTxBuffer, buffer, size );
 80426c6:	4629      	mov	r1, r5
 80426c8:	4821      	ldr	r0, [pc, #132]	; (8042750 <SX1276Send+0xec>)
 80426ca:	f00b fbcc 	bl	804de66 <memcpy1>
                SX1276.Settings.FskPacketHandler.ChunkSize = 32;
 80426ce:	2320      	movs	r3, #32
 80426d0:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 80426d4:	e7e4      	b.n	80426a0 <SX1276Send+0x3c>
            if( SX1276.Settings.LoRa.IqInverted == true )
 80426d6:	f894 3055 	ldrb.w	r3, [r4, #85]	; 0x55
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_ON ) );
 80426da:	2033      	movs	r0, #51	; 0x33
            if( SX1276.Settings.LoRa.IqInverted == true )
 80426dc:	b35b      	cbz	r3, 8042736 <SX1276Send+0xd2>
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_ON ) );
 80426de:	f7ff f825 	bl	804172c <SX1276Read>
 80426e2:	f000 01be 	and.w	r1, r0, #190	; 0xbe
 80426e6:	2033      	movs	r0, #51	; 0x33
 80426e8:	f7fe ffd0 	bl	804168c <SX1276Write>
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_ON );
 80426ec:	2119      	movs	r1, #25
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF );
 80426ee:	203b      	movs	r0, #59	; 0x3b
 80426f0:	f7fe ffcc 	bl	804168c <SX1276Write>
            SX1276.Settings.LoRaPacketHandler.Size = size;
 80426f4:	f89d 1007 	ldrb.w	r1, [sp, #7]
 80426f8:	f884 1064 	strb.w	r1, [r4, #100]	; 0x64
            SX1276Write( REG_LR_PAYLOADLENGTH, size );
 80426fc:	2022      	movs	r0, #34	; 0x22
 80426fe:	f7fe ffc5 	bl	804168c <SX1276Write>
            SX1276Write( REG_LR_FIFOTXBASEADDR, 0 );
 8042702:	2100      	movs	r1, #0
 8042704:	200e      	movs	r0, #14
 8042706:	f7fe ffc1 	bl	804168c <SX1276Write>
            SX1276Write( REG_LR_FIFOADDRPTR, 0 );
 804270a:	2100      	movs	r1, #0
 804270c:	200d      	movs	r0, #13
 804270e:	f7fe ffbd 	bl	804168c <SX1276Write>
            if( ( SX1276Read( REG_OPMODE ) & ~RF_OPMODE_MASK ) == RF_OPMODE_SLEEP )
 8042712:	2001      	movs	r0, #1
 8042714:	f7ff f80a 	bl	804172c <SX1276Read>
 8042718:	f030 03f8 	bics.w	r3, r0, #248	; 0xf8
 804271c:	d104      	bne.n	8042728 <SX1276Send+0xc4>
                SX1276SetStby( );
 804271e:	f7ff f9d5 	bl	8041acc <SX1276SetStby>
                DelayMs( 1 );
 8042722:	2001      	movs	r0, #1
 8042724:	f00c fde0 	bl	804f2e8 <HAL_Delay>
            SX1276WriteFifo( buffer, size );
 8042728:	4628      	mov	r0, r5
 804272a:	f89d 1007 	ldrb.w	r1, [sp, #7]
 804272e:	f7ff ff93 	bl	8042658 <SX1276WriteFifo>
            txTimeout = SX1276.Settings.LoRa.TxTimeout;
 8042732:	6da0      	ldr	r0, [r4, #88]	; 0x58
        break;
 8042734:	e7bf      	b.n	80426b6 <SX1276Send+0x52>
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_OFF ) );
 8042736:	f7fe fff9 	bl	804172c <SX1276Read>
 804273a:	f000 01be 	and.w	r1, r0, #190	; 0xbe
 804273e:	f041 0101 	orr.w	r1, r1, #1
 8042742:	2033      	movs	r0, #51	; 0x33
 8042744:	f7fe ffa2 	bl	804168c <SX1276Write>
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF );
 8042748:	211d      	movs	r1, #29
 804274a:	e7d0      	b.n	80426ee <SX1276Send+0x8a>
 804274c:	2000e7b0 	.word	0x2000e7b0
 8042750:	2000cd88 	.word	0x2000cd88

08042754 <SX1276ReadFifo>:
    SX1276ReadBuffer( 0, buffer, size );
 8042754:	460a      	mov	r2, r1
 8042756:	4601      	mov	r1, r0
 8042758:	2000      	movs	r0, #0
 804275a:	f7fe bfc7 	b.w	80416ec <SX1276ReadBuffer>
	...

08042760 <SX1276OnDio0Irq>:
{
 8042760:	b573      	push	{r0, r1, r4, r5, r6, lr}
    switch( SX1276.Settings.State )
 8042762:	4e89      	ldr	r6, [pc, #548]	; (8042988 <SX1276OnDio0Irq+0x228>)
    volatile uint8_t irqFlags = 0;
 8042764:	2300      	movs	r3, #0
 8042766:	f88d 3007 	strb.w	r3, [sp, #7]
    switch( SX1276.Settings.State )
 804276a:	7933      	ldrb	r3, [r6, #4]
 804276c:	2b01      	cmp	r3, #1
 804276e:	4634      	mov	r4, r6
 8042770:	d004      	beq.n	804277c <SX1276OnDio0Irq+0x1c>
 8042772:	2b02      	cmp	r3, #2
 8042774:	f000 80f4 	beq.w	8042960 <SX1276OnDio0Irq+0x200>
}
 8042778:	b002      	add	sp, #8
 804277a:	bd70      	pop	{r4, r5, r6, pc}
            switch( SX1276.Settings.Modem )
 804277c:	7973      	ldrb	r3, [r6, #5]
 804277e:	b33b      	cbz	r3, 80427d0 <SX1276OnDio0Irq+0x70>
 8042780:	2b01      	cmp	r3, #1
 8042782:	d1f9      	bne.n	8042778 <SX1276OnDio0Irq+0x18>
                    SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_RXDONE );
 8042784:	2140      	movs	r1, #64	; 0x40
 8042786:	2012      	movs	r0, #18
 8042788:	f7fe ff80 	bl	804168c <SX1276Write>
                    irqFlags = SX1276Read( REG_LR_IRQFLAGS );
 804278c:	2012      	movs	r0, #18
 804278e:	f7fe ffcd 	bl	804172c <SX1276Read>
 8042792:	f88d 0007 	strb.w	r0, [sp, #7]
                    if( ( irqFlags & RFLR_IRQFLAGS_PAYLOADCRCERROR_MASK ) == RFLR_IRQFLAGS_PAYLOADCRCERROR )
 8042796:	f89d 3007 	ldrb.w	r3, [sp, #7]
 804279a:	4d7c      	ldr	r5, [pc, #496]	; (804298c <SX1276OnDio0Irq+0x22c>)
 804279c:	f013 0f20 	tst.w	r3, #32
 80427a0:	f000 808d 	beq.w	80428be <SX1276OnDio0Irq+0x15e>
                        SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_PAYLOADCRCERROR );
 80427a4:	2120      	movs	r1, #32
 80427a6:	2012      	movs	r0, #18
 80427a8:	f7fe ff70 	bl	804168c <SX1276Write>
                        if( SX1276.Settings.LoRa.RxContinuous == false )
 80427ac:	f896 3056 	ldrb.w	r3, [r6, #86]	; 0x56
 80427b0:	b903      	cbnz	r3, 80427b4 <SX1276OnDio0Irq+0x54>
                            SX1276.Settings.State = RF_IDLE;
 80427b2:	7133      	strb	r3, [r6, #4]
                        TimerStop( &RxTimeoutTimer );
 80427b4:	4876      	ldr	r0, [pc, #472]	; (8042990 <SX1276OnDio0Irq+0x230>)
 80427b6:	f00b fa67 	bl	804dc88 <TimerStop>
                        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError != NULL ) )
 80427ba:	f8d5 3104 	ldr.w	r3, [r5, #260]	; 0x104
 80427be:	2b00      	cmp	r3, #0
 80427c0:	d0da      	beq.n	8042778 <SX1276OnDio0Irq+0x18>
 80427c2:	691b      	ldr	r3, [r3, #16]
                if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 80427c4:	2b00      	cmp	r3, #0
 80427c6:	d0d7      	beq.n	8042778 <SX1276OnDio0Irq+0x18>
}
 80427c8:	b002      	add	sp, #8
 80427ca:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
                    RadioEvents->TxDone( );
 80427ce:	4718      	bx	r3
                if( SX1276.Settings.Fsk.CrcOn == true )
 80427d0:	f896 3024 	ldrb.w	r3, [r6, #36]	; 0x24
 80427d4:	4d6d      	ldr	r5, [pc, #436]	; (804298c <SX1276OnDio0Irq+0x22c>)
 80427d6:	b393      	cbz	r3, 804283e <SX1276OnDio0Irq+0xde>
                    irqFlags = SX1276Read( REG_IRQFLAGS2 );
 80427d8:	203f      	movs	r0, #63	; 0x3f
 80427da:	f7fe ffa7 	bl	804172c <SX1276Read>
 80427de:	f88d 0007 	strb.w	r0, [sp, #7]
                    if( ( irqFlags & RF_IRQFLAGS2_CRCOK ) != RF_IRQFLAGS2_CRCOK )
 80427e2:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80427e6:	079b      	lsls	r3, r3, #30
 80427e8:	d429      	bmi.n	804283e <SX1276OnDio0Irq+0xde>
                        SX1276Write( REG_IRQFLAGS1, RF_IRQFLAGS1_RSSI |
 80427ea:	210b      	movs	r1, #11
 80427ec:	203e      	movs	r0, #62	; 0x3e
 80427ee:	f7fe ff4d 	bl	804168c <SX1276Write>
                        SX1276Write( REG_IRQFLAGS2, RF_IRQFLAGS2_FIFOOVERRUN );
 80427f2:	2110      	movs	r1, #16
 80427f4:	203f      	movs	r0, #63	; 0x3f
 80427f6:	f7fe ff49 	bl	804168c <SX1276Write>
                        TimerStop( &RxTimeoutTimer );
 80427fa:	4865      	ldr	r0, [pc, #404]	; (8042990 <SX1276OnDio0Irq+0x230>)
 80427fc:	f00b fa44 	bl	804dc88 <TimerStop>
                        if( SX1276.Settings.Fsk.RxContinuous == false )
 8042800:	f896 6026 	ldrb.w	r6, [r6, #38]	; 0x26
 8042804:	b976      	cbnz	r6, 8042824 <SX1276OnDio0Irq+0xc4>
                            TimerStop( &RxTimeoutSyncWord );
 8042806:	4863      	ldr	r0, [pc, #396]	; (8042994 <SX1276OnDio0Irq+0x234>)
 8042808:	f00b fa3e 	bl	804dc88 <TimerStop>
                            SX1276.Settings.State = RF_IDLE;
 804280c:	7126      	strb	r6, [r4, #4]
                        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError != NULL ) )
 804280e:	f8d5 3104 	ldr.w	r3, [r5, #260]	; 0x104
 8042812:	b113      	cbz	r3, 804281a <SX1276OnDio0Irq+0xba>
 8042814:	691b      	ldr	r3, [r3, #16]
 8042816:	b103      	cbz	r3, 804281a <SX1276OnDio0Irq+0xba>
                            RadioEvents->RxError( );
 8042818:	4798      	blx	r3
                        SX1276.Settings.FskPacketHandler.PreambleDetected = false;
 804281a:	2300      	movs	r3, #0
 804281c:	8623      	strh	r3, [r4, #48]	; 0x30
                        SX1276.Settings.FskPacketHandler.NbBytes = 0;
 804281e:	87a3      	strh	r3, [r4, #60]	; 0x3c
                        SX1276.Settings.FskPacketHandler.Size = 0;
 8042820:	8763      	strh	r3, [r4, #58]	; 0x3a
                        break;
 8042822:	e7a9      	b.n	8042778 <SX1276OnDio0Irq+0x18>
                            SX1276Write( REG_RXCONFIG, SX1276Read( REG_RXCONFIG ) | RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK );
 8042824:	200d      	movs	r0, #13
 8042826:	f7fe ff81 	bl	804172c <SX1276Read>
 804282a:	f040 0140 	orr.w	r1, r0, #64	; 0x40
 804282e:	b2c9      	uxtb	r1, r1
 8042830:	200d      	movs	r0, #13
 8042832:	f7fe ff2b 	bl	804168c <SX1276Write>
                            TimerStart( &RxTimeoutSyncWord );
 8042836:	4857      	ldr	r0, [pc, #348]	; (8042994 <SX1276OnDio0Irq+0x234>)
 8042838:	f00b f9b4 	bl	804dba4 <TimerStart>
 804283c:	e7e7      	b.n	804280e <SX1276OnDio0Irq+0xae>
                if( ( SX1276.Settings.FskPacketHandler.Size == 0 ) && ( SX1276.Settings.FskPacketHandler.NbBytes == 0 ) )
 804283e:	8f61      	ldrh	r1, [r4, #58]	; 0x3a
 8042840:	8fa0      	ldrh	r0, [r4, #60]	; 0x3c
 8042842:	4e55      	ldr	r6, [pc, #340]	; (8042998 <SX1276OnDio0Irq+0x238>)
 8042844:	b951      	cbnz	r1, 804285c <SX1276OnDio0Irq+0xfc>
 8042846:	b948      	cbnz	r0, 804285c <SX1276OnDio0Irq+0xfc>
                    if( SX1276.Settings.Fsk.FixLen == false )
 8042848:	f894 3022 	ldrb.w	r3, [r4, #34]	; 0x22
 804284c:	bb2b      	cbnz	r3, 804289a <SX1276OnDio0Irq+0x13a>
                        SX1276ReadFifo( ( uint8_t* )&SX1276.Settings.FskPacketHandler.Size, 1 );
 804284e:	2101      	movs	r1, #1
 8042850:	4852      	ldr	r0, [pc, #328]	; (804299c <SX1276OnDio0Irq+0x23c>)
 8042852:	f7ff ff7f 	bl	8042754 <SX1276ReadFifo>
                    SX1276ReadFifo( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes, SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8042856:	8fa0      	ldrh	r0, [r4, #60]	; 0x3c
 8042858:	f894 103a 	ldrb.w	r1, [r4, #58]	; 0x3a
                    SX1276ReadFifo( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes, SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 804285c:	1a09      	subs	r1, r1, r0
 804285e:	b2c9      	uxtb	r1, r1
 8042860:	4430      	add	r0, r6
 8042862:	f7ff ff77 	bl	8042754 <SX1276ReadFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8042866:	8f63      	ldrh	r3, [r4, #58]	; 0x3a
                TimerStop( &RxTimeoutTimer );
 8042868:	4849      	ldr	r0, [pc, #292]	; (8042990 <SX1276OnDio0Irq+0x230>)
                    SX1276.Settings.FskPacketHandler.NbBytes += ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 804286a:	87a3      	strh	r3, [r4, #60]	; 0x3c
                TimerStop( &RxTimeoutTimer );
 804286c:	f00b fa0c 	bl	804dc88 <TimerStop>
                if( SX1276.Settings.Fsk.RxContinuous == false )
 8042870:	f894 3026 	ldrb.w	r3, [r4, #38]	; 0x26
 8042874:	b9b3      	cbnz	r3, 80428a4 <SX1276OnDio0Irq+0x144>
                    TimerStop( &RxTimeoutSyncWord );
 8042876:	4847      	ldr	r0, [pc, #284]	; (8042994 <SX1276OnDio0Irq+0x234>)
                    SX1276.Settings.State = RF_IDLE;
 8042878:	7123      	strb	r3, [r4, #4]
                    TimerStop( &RxTimeoutSyncWord );
 804287a:	f00b fa05 	bl	804dc88 <TimerStop>
                if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 804287e:	f8d5 3104 	ldr.w	r3, [r5, #260]	; 0x104
 8042882:	2b00      	cmp	r3, #0
 8042884:	d0c9      	beq.n	804281a <SX1276OnDio0Irq+0xba>
 8042886:	689d      	ldr	r5, [r3, #8]
 8042888:	2d00      	cmp	r5, #0
 804288a:	d0c6      	beq.n	804281a <SX1276OnDio0Irq+0xba>
                    RadioEvents->RxDone( RxTxBuffer, SX1276.Settings.FskPacketHandler.Size, SX1276.Settings.FskPacketHandler.RssiValue, 0 );
 804288c:	2300      	movs	r3, #0
 804288e:	f994 2032 	ldrsb.w	r2, [r4, #50]	; 0x32
 8042892:	8f61      	ldrh	r1, [r4, #58]	; 0x3a
 8042894:	4840      	ldr	r0, [pc, #256]	; (8042998 <SX1276OnDio0Irq+0x238>)
 8042896:	47a8      	blx	r5
 8042898:	e7bf      	b.n	804281a <SX1276OnDio0Irq+0xba>
                        SX1276.Settings.FskPacketHandler.Size = SX1276Read( REG_PAYLOADLENGTH );
 804289a:	2032      	movs	r0, #50	; 0x32
 804289c:	f7fe ff46 	bl	804172c <SX1276Read>
 80428a0:	8760      	strh	r0, [r4, #58]	; 0x3a
 80428a2:	e7d8      	b.n	8042856 <SX1276OnDio0Irq+0xf6>
                    SX1276Write( REG_RXCONFIG, SX1276Read( REG_RXCONFIG ) | RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK );
 80428a4:	200d      	movs	r0, #13
 80428a6:	f7fe ff41 	bl	804172c <SX1276Read>
 80428aa:	f040 0140 	orr.w	r1, r0, #64	; 0x40
 80428ae:	b2c9      	uxtb	r1, r1
 80428b0:	200d      	movs	r0, #13
 80428b2:	f7fe feeb 	bl	804168c <SX1276Write>
                    TimerStart( &RxTimeoutSyncWord );
 80428b6:	4837      	ldr	r0, [pc, #220]	; (8042994 <SX1276OnDio0Irq+0x234>)
 80428b8:	f00b f974 	bl	804dba4 <TimerStart>
 80428bc:	e7df      	b.n	804287e <SX1276OnDio0Irq+0x11e>
                    SX1276.Settings.LoRaPacketHandler.SnrValue = ( ( ( int8_t )SX1276Read( REG_LR_PKTSNRVALUE ) ) + 2 ) >> 2;
 80428be:	2019      	movs	r0, #25
 80428c0:	f7fe ff34 	bl	804172c <SX1276Read>
 80428c4:	b240      	sxtb	r0, r0
 80428c6:	3002      	adds	r0, #2
 80428c8:	1080      	asrs	r0, r0, #2
 80428ca:	f886 0060 	strb.w	r0, [r6, #96]	; 0x60
                    int16_t rssi = SX1276Read( REG_LR_PKTRSSIVALUE );
 80428ce:	201a      	movs	r0, #26
 80428d0:	f7fe ff2c 	bl	804172c <SX1276Read>
                    if( SX1276.Settings.LoRaPacketHandler.SnrValue < 0 )
 80428d4:	f996 3060 	ldrsb.w	r3, [r6, #96]	; 0x60
 80428d8:	4931      	ldr	r1, [pc, #196]	; (80429a0 <SX1276OnDio0Irq+0x240>)
 80428da:	f340 120b 	sbfx	r2, r0, #4, #12
 80428de:	2b00      	cmp	r3, #0
 80428e0:	b292      	uxth	r2, r2
 80428e2:	b280      	uxth	r0, r0
 80428e4:	da36      	bge.n	8042954 <SX1276OnDio0Irq+0x1f4>
                        if( SX1276.Settings.Channel > RF_MID_BAND_THRESH )
 80428e6:	68b6      	ldr	r6, [r6, #8]
 80428e8:	b29b      	uxth	r3, r3
 80428ea:	428e      	cmp	r6, r1
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_HF + rssi + ( rssi >> 4 ) +
 80428ec:	bf8c      	ite	hi
 80428ee:	3b9d      	subhi	r3, #157	; 0x9d
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_LF + rssi + ( rssi >> 4 ) +
 80428f0:	3ba4      	subls	r3, #164	; 0xa4
 80428f2:	4418      	add	r0, r3
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_LF + rssi + ( rssi >> 4 );
 80428f4:	4410      	add	r0, r2
 80428f6:	f8a4 0062 	strh.w	r0, [r4, #98]	; 0x62
                    SX1276.Settings.LoRaPacketHandler.Size = SX1276Read( REG_LR_RXNBBYTES );
 80428fa:	2013      	movs	r0, #19
 80428fc:	f7fe ff16 	bl	804172c <SX1276Read>
 8042900:	f884 0064 	strb.w	r0, [r4, #100]	; 0x64
                    SX1276Write( REG_LR_FIFOADDRPTR, SX1276Read( REG_LR_FIFORXCURRENTADDR ) );
 8042904:	2010      	movs	r0, #16
 8042906:	f7fe ff11 	bl	804172c <SX1276Read>
 804290a:	4601      	mov	r1, r0
 804290c:	200d      	movs	r0, #13
 804290e:	f7fe febd 	bl	804168c <SX1276Write>
                    SX1276ReadFifo( RxTxBuffer, SX1276.Settings.LoRaPacketHandler.Size );
 8042912:	f894 1064 	ldrb.w	r1, [r4, #100]	; 0x64
 8042916:	4820      	ldr	r0, [pc, #128]	; (8042998 <SX1276OnDio0Irq+0x238>)
 8042918:	f7ff ff1c 	bl	8042754 <SX1276ReadFifo>
                    if( SX1276.Settings.LoRa.RxContinuous == false )
 804291c:	f894 3056 	ldrb.w	r3, [r4, #86]	; 0x56
 8042920:	b903      	cbnz	r3, 8042924 <SX1276OnDio0Irq+0x1c4>
                        SX1276.Settings.State = RF_IDLE;
 8042922:	7123      	strb	r3, [r4, #4]
                    TimerStop( &RxTimeoutTimer );
 8042924:	481a      	ldr	r0, [pc, #104]	; (8042990 <SX1276OnDio0Irq+0x230>)
 8042926:	f00b f9af 	bl	804dc88 <TimerStop>
                    if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 804292a:	f8d5 3104 	ldr.w	r3, [r5, #260]	; 0x104
 804292e:	2b00      	cmp	r3, #0
 8042930:	f43f af22 	beq.w	8042778 <SX1276OnDio0Irq+0x18>
 8042934:	689d      	ldr	r5, [r3, #8]
 8042936:	2d00      	cmp	r5, #0
 8042938:	f43f af1e 	beq.w	8042778 <SX1276OnDio0Irq+0x18>
                        RadioEvents->RxDone( RxTxBuffer, SX1276.Settings.LoRaPacketHandler.Size, SX1276.Settings.LoRaPacketHandler.RssiValue, SX1276.Settings.LoRaPacketHandler.SnrValue );
 804293c:	f994 3060 	ldrsb.w	r3, [r4, #96]	; 0x60
 8042940:	f9b4 2062 	ldrsh.w	r2, [r4, #98]	; 0x62
 8042944:	f894 1064 	ldrb.w	r1, [r4, #100]	; 0x64
 8042948:	4813      	ldr	r0, [pc, #76]	; (8042998 <SX1276OnDio0Irq+0x238>)
 804294a:	46ac      	mov	ip, r5
}
 804294c:	b002      	add	sp, #8
 804294e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
                        RadioEvents->RxDone( RxTxBuffer, SX1276.Settings.LoRaPacketHandler.Size, SX1276.Settings.LoRaPacketHandler.RssiValue, SX1276.Settings.LoRaPacketHandler.SnrValue );
 8042952:	4760      	bx	ip
                        if( SX1276.Settings.Channel > RF_MID_BAND_THRESH )
 8042954:	68b3      	ldr	r3, [r6, #8]
 8042956:	428b      	cmp	r3, r1
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_HF + rssi + ( rssi >> 4 );
 8042958:	bf8c      	ite	hi
 804295a:	389d      	subhi	r0, #157	; 0x9d
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_LF + rssi + ( rssi >> 4 );
 804295c:	38a4      	subls	r0, #164	; 0xa4
 804295e:	e7c9      	b.n	80428f4 <SX1276OnDio0Irq+0x194>
            TimerStop( &TxTimeoutTimer );
 8042960:	4810      	ldr	r0, [pc, #64]	; (80429a4 <SX1276OnDio0Irq+0x244>)
 8042962:	f00b f991 	bl	804dc88 <TimerStop>
            switch( SX1276.Settings.Modem )
 8042966:	7973      	ldrb	r3, [r6, #5]
 8042968:	2b01      	cmp	r3, #1
 804296a:	d103      	bne.n	8042974 <SX1276OnDio0Irq+0x214>
                SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_TXDONE );
 804296c:	2108      	movs	r1, #8
 804296e:	2012      	movs	r0, #18
 8042970:	f7fe fe8c 	bl	804168c <SX1276Write>
                SX1276.Settings.State = RF_IDLE;
 8042974:	2300      	movs	r3, #0
 8042976:	7123      	strb	r3, [r4, #4]
                if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 8042978:	4b04      	ldr	r3, [pc, #16]	; (804298c <SX1276OnDio0Irq+0x22c>)
 804297a:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 804297e:	2b00      	cmp	r3, #0
 8042980:	f43f aefa 	beq.w	8042778 <SX1276OnDio0Irq+0x18>
 8042984:	681b      	ldr	r3, [r3, #0]
 8042986:	e71d      	b.n	80427c4 <SX1276OnDio0Irq+0x64>
 8042988:	2000e7b0 	.word	0x2000e7b0
 804298c:	2000cd84 	.word	0x2000cd84
 8042990:	2000e818 	.word	0x2000e818
 8042994:	2000e798 	.word	0x2000e798
 8042998:	2000cd88 	.word	0x2000cd88
 804299c:	2000e7ea 	.word	0x2000e7ea
 80429a0:	1f4add40 	.word	0x1f4add40
 80429a4:	2000e780 	.word	0x2000e780

080429a8 <SX1276OnDio1Irq>:
{
 80429a8:	b570      	push	{r4, r5, r6, lr}
    switch( SX1276.Settings.State )
 80429aa:	4c33      	ldr	r4, [pc, #204]	; (8042a78 <SX1276OnDio1Irq+0xd0>)
 80429ac:	7926      	ldrb	r6, [r4, #4]
 80429ae:	2e01      	cmp	r6, #1
 80429b0:	4625      	mov	r5, r4
 80429b2:	d002      	beq.n	80429ba <SX1276OnDio1Irq+0x12>
 80429b4:	2e02      	cmp	r6, #2
 80429b6:	d045      	beq.n	8042a44 <SX1276OnDio1Irq+0x9c>
}
 80429b8:	bd70      	pop	{r4, r5, r6, pc}
            switch( SX1276.Settings.Modem )
 80429ba:	7963      	ldrb	r3, [r4, #5]
 80429bc:	b1ab      	cbz	r3, 80429ea <SX1276OnDio1Irq+0x42>
 80429be:	2b01      	cmp	r3, #1
 80429c0:	d1fa      	bne.n	80429b8 <SX1276OnDio1Irq+0x10>
                TimerStop( &RxTimeoutTimer );
 80429c2:	482e      	ldr	r0, [pc, #184]	; (8042a7c <SX1276OnDio1Irq+0xd4>)
 80429c4:	f00b f960 	bl	804dc88 <TimerStop>
                SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_RXTIMEOUT );
 80429c8:	2180      	movs	r1, #128	; 0x80
 80429ca:	2012      	movs	r0, #18
 80429cc:	f7fe fe5e 	bl	804168c <SX1276Write>
                SX1276.Settings.State = RF_IDLE;
 80429d0:	2300      	movs	r3, #0
 80429d2:	7123      	strb	r3, [r4, #4]
                if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 80429d4:	4b2a      	ldr	r3, [pc, #168]	; (8042a80 <SX1276OnDio1Irq+0xd8>)
 80429d6:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 80429da:	2b00      	cmp	r3, #0
 80429dc:	d0ec      	beq.n	80429b8 <SX1276OnDio1Irq+0x10>
 80429de:	68db      	ldr	r3, [r3, #12]
 80429e0:	2b00      	cmp	r3, #0
 80429e2:	d0e9      	beq.n	80429b8 <SX1276OnDio1Irq+0x10>
}
 80429e4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
                    RadioEvents->RxTimeout( );
 80429e8:	4718      	bx	r3
                TimerStop( &RxTimeoutSyncWord );
 80429ea:	4826      	ldr	r0, [pc, #152]	; (8042a84 <SX1276OnDio1Irq+0xdc>)
 80429ec:	f00b f94c 	bl	804dc88 <TimerStop>
                if( ( SX1276.Settings.FskPacketHandler.Size == 0 ) && ( SX1276.Settings.FskPacketHandler.NbBytes == 0 ) )
 80429f0:	8f63      	ldrh	r3, [r4, #58]	; 0x3a
 80429f2:	b94b      	cbnz	r3, 8042a08 <SX1276OnDio1Irq+0x60>
 80429f4:	8fa3      	ldrh	r3, [r4, #60]	; 0x3c
 80429f6:	b93b      	cbnz	r3, 8042a08 <SX1276OnDio1Irq+0x60>
                    if( SX1276.Settings.Fsk.FixLen == false )
 80429f8:	f894 3022 	ldrb.w	r3, [r4, #34]	; 0x22
 80429fc:	b9c3      	cbnz	r3, 8042a30 <SX1276OnDio1Irq+0x88>
                        SX1276ReadFifo( ( uint8_t* )&SX1276.Settings.FskPacketHandler.Size, 1 );
 80429fe:	4631      	mov	r1, r6
 8042a00:	f104 003a 	add.w	r0, r4, #58	; 0x3a
 8042a04:	f7ff fea6 	bl	8042754 <SX1276ReadFifo>
                if( ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes ) >= SX1276.Settings.FskPacketHandler.FifoThresh )
 8042a08:	8faa      	ldrh	r2, [r5, #60]	; 0x3c
 8042a0a:	8f69      	ldrh	r1, [r5, #58]	; 0x3a
 8042a0c:	f895 303e 	ldrb.w	r3, [r5, #62]	; 0x3e
 8042a10:	481d      	ldr	r0, [pc, #116]	; (8042a88 <SX1276OnDio1Irq+0xe0>)
 8042a12:	1a89      	subs	r1, r1, r2
 8042a14:	4299      	cmp	r1, r3
 8042a16:	4410      	add	r0, r2
 8042a18:	db0f      	blt.n	8042a3a <SX1276OnDio1Irq+0x92>
                    SX1276ReadFifo( ( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes ), SX1276.Settings.FskPacketHandler.FifoThresh - 1 );
 8042a1a:	1e59      	subs	r1, r3, #1
 8042a1c:	b2c9      	uxtb	r1, r1
 8042a1e:	f7ff fe99 	bl	8042754 <SX1276ReadFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.FifoThresh - 1;
 8042a22:	8fab      	ldrh	r3, [r5, #60]	; 0x3c
 8042a24:	1e5a      	subs	r2, r3, #1
 8042a26:	f895 303e 	ldrb.w	r3, [r5, #62]	; 0x3e
 8042a2a:	4413      	add	r3, r2
                    SX1276.Settings.FskPacketHandler.NbBytes += ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8042a2c:	87ab      	strh	r3, [r5, #60]	; 0x3c
 8042a2e:	e7c3      	b.n	80429b8 <SX1276OnDio1Irq+0x10>
                        SX1276.Settings.FskPacketHandler.Size = SX1276Read( REG_PAYLOADLENGTH );
 8042a30:	2032      	movs	r0, #50	; 0x32
 8042a32:	f7fe fe7b 	bl	804172c <SX1276Read>
 8042a36:	8760      	strh	r0, [r4, #58]	; 0x3a
 8042a38:	e7e6      	b.n	8042a08 <SX1276OnDio1Irq+0x60>
                    SX1276ReadFifo( ( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes ), SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8042a3a:	b2c9      	uxtb	r1, r1
 8042a3c:	f7ff fe8a 	bl	8042754 <SX1276ReadFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8042a40:	8f6b      	ldrh	r3, [r5, #58]	; 0x3a
 8042a42:	e7f3      	b.n	8042a2c <SX1276OnDio1Irq+0x84>
            switch( SX1276.Settings.Modem )
 8042a44:	7963      	ldrb	r3, [r4, #5]
 8042a46:	2b00      	cmp	r3, #0
 8042a48:	d1b6      	bne.n	80429b8 <SX1276OnDio1Irq+0x10>
                if( ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes ) > SX1276.Settings.FskPacketHandler.ChunkSize )
 8042a4a:	8fa2      	ldrh	r2, [r4, #60]	; 0x3c
 8042a4c:	8f63      	ldrh	r3, [r4, #58]	; 0x3a
 8042a4e:	f894 103f 	ldrb.w	r1, [r4, #63]	; 0x3f
 8042a52:	480d      	ldr	r0, [pc, #52]	; (8042a88 <SX1276OnDio1Irq+0xe0>)
 8042a54:	1a9b      	subs	r3, r3, r2
 8042a56:	428b      	cmp	r3, r1
 8042a58:	4410      	add	r0, r2
 8042a5a:	dd07      	ble.n	8042a6c <SX1276OnDio1Irq+0xc4>
                    SX1276WriteFifo( ( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes ), SX1276.Settings.FskPacketHandler.ChunkSize );
 8042a5c:	f7ff fdfc 	bl	8042658 <SX1276WriteFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.ChunkSize;
 8042a60:	f894 303f 	ldrb.w	r3, [r4, #63]	; 0x3f
 8042a64:	8fa2      	ldrh	r2, [r4, #60]	; 0x3c
 8042a66:	4413      	add	r3, r2
                    SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes;
 8042a68:	87a3      	strh	r3, [r4, #60]	; 0x3c
}
 8042a6a:	e7a5      	b.n	80429b8 <SX1276OnDio1Irq+0x10>
                    SX1276WriteFifo( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes, SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8042a6c:	b2d9      	uxtb	r1, r3
 8042a6e:	f7ff fdf3 	bl	8042658 <SX1276WriteFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes;
 8042a72:	8f63      	ldrh	r3, [r4, #58]	; 0x3a
 8042a74:	e7f8      	b.n	8042a68 <SX1276OnDio1Irq+0xc0>
 8042a76:	bf00      	nop
 8042a78:	2000e7b0 	.word	0x2000e7b0
 8042a7c:	2000e818 	.word	0x2000e818
 8042a80:	2000cd84 	.word	0x2000cd84
 8042a84:	2000e798 	.word	0x2000e798
 8042a88:	2000cd88 	.word	0x2000cd88

08042a8c <SX1276SetMaxPayloadLength>:
{
 8042a8c:	b538      	push	{r3, r4, r5, lr}
 8042a8e:	4605      	mov	r5, r0
 8042a90:	460c      	mov	r4, r1
    SX1276SetModem( modem );
 8042a92:	f7ff f9a3 	bl	8041ddc <SX1276SetModem>
    switch( modem )
 8042a96:	b115      	cbz	r5, 8042a9e <SX1276SetMaxPayloadLength+0x12>
 8042a98:	2d01      	cmp	r5, #1
 8042a9a:	d00b      	beq.n	8042ab4 <SX1276SetMaxPayloadLength+0x28>
}
 8042a9c:	bd38      	pop	{r3, r4, r5, pc}
        if( SX1276.Settings.Fsk.FixLen == false )
 8042a9e:	4b07      	ldr	r3, [pc, #28]	; (8042abc <SX1276SetMaxPayloadLength+0x30>)
 8042aa0:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8042aa4:	2b00      	cmp	r3, #0
 8042aa6:	d1f9      	bne.n	8042a9c <SX1276SetMaxPayloadLength+0x10>
            SX1276Write( REG_PAYLOADLENGTH, max );
 8042aa8:	4621      	mov	r1, r4
 8042aaa:	2032      	movs	r0, #50	; 0x32
}
 8042aac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
        SX1276Write( REG_LR_PAYLOADMAXLENGTH, max );
 8042ab0:	f7fe bdec 	b.w	804168c <SX1276Write>
 8042ab4:	4621      	mov	r1, r4
 8042ab6:	2023      	movs	r0, #35	; 0x23
 8042ab8:	e7f8      	b.n	8042aac <SX1276SetMaxPayloadLength+0x20>
 8042aba:	bf00      	nop
 8042abc:	2000e7b0 	.word	0x2000e7b0

08042ac0 <SX1276SetPublicNetwork>:
{
 8042ac0:	b510      	push	{r4, lr}
 8042ac2:	4604      	mov	r4, r0
    SX1276SetModem( MODEM_LORA );
 8042ac4:	2001      	movs	r0, #1
 8042ac6:	f7ff f989 	bl	8041ddc <SX1276SetModem>
    SX1276.Settings.LoRa.PublicNetwork = enable;
 8042aca:	4b06      	ldr	r3, [pc, #24]	; (8042ae4 <SX1276SetPublicNetwork+0x24>)
 8042acc:	f883 405c 	strb.w	r4, [r3, #92]	; 0x5c
    if( enable == true )
 8042ad0:	b12c      	cbz	r4, 8042ade <SX1276SetPublicNetwork+0x1e>
        SX1276Write( REG_LR_SYNCWORD, LORA_MAC_PUBLIC_SYNCWORD );
 8042ad2:	2134      	movs	r1, #52	; 0x34
        SX1276Write( REG_LR_SYNCWORD, LORA_MAC_PRIVATE_SYNCWORD );
 8042ad4:	2039      	movs	r0, #57	; 0x39
}
 8042ad6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        SX1276Write( REG_LR_SYNCWORD, LORA_MAC_PRIVATE_SYNCWORD );
 8042ada:	f7fe bdd7 	b.w	804168c <SX1276Write>
 8042ade:	2112      	movs	r1, #18
 8042ae0:	e7f8      	b.n	8042ad4 <SX1276SetPublicNetwork+0x14>
 8042ae2:	bf00      	nop
 8042ae4:	2000e7b0 	.word	0x2000e7b0

08042ae8 <SX1276OnTimeoutIrq>:
{
 8042ae8:	b570      	push	{r4, r5, r6, lr}
    switch( SX1276.Settings.State )
 8042aea:	4c2c      	ldr	r4, [pc, #176]	; (8042b9c <SX1276OnTimeoutIrq+0xb4>)
 8042aec:	7923      	ldrb	r3, [r4, #4]
 8042aee:	2b01      	cmp	r3, #1
 8042af0:	4625      	mov	r5, r4
 8042af2:	d002      	beq.n	8042afa <SX1276OnTimeoutIrq+0x12>
 8042af4:	2b02      	cmp	r3, #2
 8042af6:	d02c      	beq.n	8042b52 <SX1276OnTimeoutIrq+0x6a>
}
 8042af8:	bd70      	pop	{r4, r5, r6, pc}
        if( SX1276.Settings.Modem == MODEM_FSK )
 8042afa:	7963      	ldrb	r3, [r4, #5]
 8042afc:	b9cb      	cbnz	r3, 8042b32 <SX1276OnTimeoutIrq+0x4a>
            SX1276.Settings.FskPacketHandler.PreambleDetected = false;
 8042afe:	8623      	strh	r3, [r4, #48]	; 0x30
            SX1276Write( REG_IRQFLAGS1, RF_IRQFLAGS1_RSSI |
 8042b00:	210b      	movs	r1, #11
 8042b02:	203e      	movs	r0, #62	; 0x3e
            SX1276.Settings.FskPacketHandler.NbBytes = 0;
 8042b04:	87a3      	strh	r3, [r4, #60]	; 0x3c
            SX1276.Settings.FskPacketHandler.Size = 0;
 8042b06:	8763      	strh	r3, [r4, #58]	; 0x3a
            SX1276Write( REG_IRQFLAGS1, RF_IRQFLAGS1_RSSI |
 8042b08:	f7fe fdc0 	bl	804168c <SX1276Write>
            SX1276Write( REG_IRQFLAGS2, RF_IRQFLAGS2_FIFOOVERRUN );
 8042b0c:	2110      	movs	r1, #16
 8042b0e:	203f      	movs	r0, #63	; 0x3f
 8042b10:	f7fe fdbc 	bl	804168c <SX1276Write>
            if( SX1276.Settings.Fsk.RxContinuous == true )
 8042b14:	f894 3026 	ldrb.w	r3, [r4, #38]	; 0x26
 8042b18:	b1b3      	cbz	r3, 8042b48 <SX1276OnTimeoutIrq+0x60>
                SX1276Write( REG_RXCONFIG, SX1276Read( REG_RXCONFIG ) | RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK );
 8042b1a:	200d      	movs	r0, #13
 8042b1c:	f7fe fe06 	bl	804172c <SX1276Read>
 8042b20:	f040 0140 	orr.w	r1, r0, #64	; 0x40
 8042b24:	b2c9      	uxtb	r1, r1
 8042b26:	200d      	movs	r0, #13
 8042b28:	f7fe fdb0 	bl	804168c <SX1276Write>
                TimerStart( &RxTimeoutSyncWord );
 8042b2c:	481c      	ldr	r0, [pc, #112]	; (8042ba0 <SX1276OnTimeoutIrq+0xb8>)
 8042b2e:	f00b f839 	bl	804dba4 <TimerStart>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8042b32:	4b1c      	ldr	r3, [pc, #112]	; (8042ba4 <SX1276OnTimeoutIrq+0xbc>)
 8042b34:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8042b38:	2b00      	cmp	r3, #0
 8042b3a:	d0dd      	beq.n	8042af8 <SX1276OnTimeoutIrq+0x10>
 8042b3c:	68db      	ldr	r3, [r3, #12]
        if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 8042b3e:	2b00      	cmp	r3, #0
 8042b40:	d0da      	beq.n	8042af8 <SX1276OnTimeoutIrq+0x10>
}
 8042b42:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
            RadioEvents->TxTimeout( );
 8042b46:	4718      	bx	r3
                TimerStop( &RxTimeoutSyncWord );
 8042b48:	4815      	ldr	r0, [pc, #84]	; (8042ba0 <SX1276OnTimeoutIrq+0xb8>)
                SX1276.Settings.State = RF_IDLE;
 8042b4a:	7123      	strb	r3, [r4, #4]
                TimerStop( &RxTimeoutSyncWord );
 8042b4c:	f00b f89c 	bl	804dc88 <TimerStop>
 8042b50:	e7ef      	b.n	8042b32 <SX1276OnTimeoutIrq+0x4a>
        SX1276Reset( );
 8042b52:	f7fe fd53 	bl	80415fc <SX1276Reset>
 8042b56:	4c14      	ldr	r4, [pc, #80]	; (8042ba8 <SX1276OnTimeoutIrq+0xc0>)
        RxChainCalibration( );
 8042b58:	f7fe fdf4 	bl	8041744 <RxChainCalibration>
 8042b5c:	f7fe ff5e 	bl	8041a1c <SX1276SetOpMode.part.2>
 8042b60:	f104 0630 	add.w	r6, r4, #48	; 0x30
            SX1276SetModem( RadioRegsInit[i].Modem );
 8042b64:	7820      	ldrb	r0, [r4, #0]
 8042b66:	f7ff f939 	bl	8041ddc <SX1276SetModem>
 8042b6a:	3403      	adds	r4, #3
            SX1276Write( RadioRegsInit[i].Addr, RadioRegsInit[i].Value );
 8042b6c:	f814 1c01 	ldrb.w	r1, [r4, #-1]
 8042b70:	f814 0c02 	ldrb.w	r0, [r4, #-2]
 8042b74:	f7fe fd8a 	bl	804168c <SX1276Write>
        for( uint8_t i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 8042b78:	42b4      	cmp	r4, r6
 8042b7a:	d1f3      	bne.n	8042b64 <SX1276OnTimeoutIrq+0x7c>
        SX1276SetModem( MODEM_FSK );
 8042b7c:	2000      	movs	r0, #0
 8042b7e:	f7ff f92d 	bl	8041ddc <SX1276SetModem>
        SX1276SetPublicNetwork( SX1276.Settings.LoRa.PublicNetwork );
 8042b82:	f895 005c 	ldrb.w	r0, [r5, #92]	; 0x5c
 8042b86:	f7ff ff9b 	bl	8042ac0 <SX1276SetPublicNetwork>
        SX1276.Settings.State = RF_IDLE;
 8042b8a:	2300      	movs	r3, #0
 8042b8c:	712b      	strb	r3, [r5, #4]
        if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 8042b8e:	4b05      	ldr	r3, [pc, #20]	; (8042ba4 <SX1276OnTimeoutIrq+0xbc>)
 8042b90:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8042b94:	2b00      	cmp	r3, #0
 8042b96:	d0af      	beq.n	8042af8 <SX1276OnTimeoutIrq+0x10>
 8042b98:	685b      	ldr	r3, [r3, #4]
 8042b9a:	e7d0      	b.n	8042b3e <SX1276OnTimeoutIrq+0x56>
 8042b9c:	2000e7b0 	.word	0x2000e7b0
 8042ba0:	2000e798 	.word	0x2000e798
 8042ba4:	2000cd84 	.word	0x2000cd84
 8042ba8:	080518c8 	.word	0x080518c8

08042bac <SX1276GetWakeupTime>:
{
 8042bac:	b508      	push	{r3, lr}
    return ( uint32_t )LoRaBoardCallbacks->SX1276BoardGetWakeTime( ) + RADIO_WAKEUP_TIME;// BOARD_WAKEUP_TIME;
 8042bae:	4b03      	ldr	r3, [pc, #12]	; (8042bbc <SX1276GetWakeupTime+0x10>)
 8042bb0:	681b      	ldr	r3, [r3, #0]
 8042bb2:	685b      	ldr	r3, [r3, #4]
 8042bb4:	4798      	blx	r3
}
 8042bb6:	3002      	adds	r0, #2
 8042bb8:	bd08      	pop	{r3, pc}
 8042bba:	bf00      	nop
 8042bbc:	2000cd84 	.word	0x2000cd84

08042bc0 <SX1276GetWakeTime>:
};

uint32_t SX1276GetWakeTime( void )
{
  return  BOARD_WAKEUP_TIME;
}
 8042bc0:	2000      	movs	r0, #0
 8042bc2:	4770      	bx	lr

08042bc4 <SX1276SetXO>:

void SX1276SetXO( uint8_t state )
{
}
 8042bc4:	4770      	bx	lr

08042bc6 <SX1276CheckRfFrequency>:

bool SX1276CheckRfFrequency( uint32_t frequency )
{
    // Implement check. Currently all frequencies are supported
    return true;
}
 8042bc6:	2001      	movs	r0, #1
 8042bc8:	4770      	bx	lr
	...

08042bcc <SX1276IoInit>:
{
 8042bcc:	b510      	push	{r4, lr}
 8042bce:	b086      	sub	sp, #24
  GPIO_InitTypeDef initStruct={0};
 8042bd0:	2214      	movs	r2, #20
 8042bd2:	2100      	movs	r1, #0
 8042bd4:	a801      	add	r0, sp, #4
 8042bd6:	f00d faa1 	bl	805011c <memset>
  SX1276BoardInit( &BoardCallbacks );
 8042bda:	4811      	ldr	r0, [pc, #68]	; (8042c20 <SX1276IoInit+0x54>)
  HW_GPIO_Init( RADIO_DIO_0_PORT, RADIO_DIO_0_PIN, &initStruct );
 8042bdc:	4c11      	ldr	r4, [pc, #68]	; (8042c24 <SX1276IoInit+0x58>)
  SX1276BoardInit( &BoardCallbacks );
 8042bde:	f7fe fd01 	bl	80415e4 <SX1276BoardInit>
  initStruct.Pull = GPIO_PULLDOWN;
 8042be2:	4a11      	ldr	r2, [pc, #68]	; (8042c28 <SX1276IoInit+0x5c>)
 8042be4:	2302      	movs	r3, #2
 8042be6:	e9cd 2302 	strd	r2, r3, [sp, #8]
  HW_GPIO_Init( RADIO_DIO_0_PORT, RADIO_DIO_0_PIN, &initStruct );
 8042bea:	4620      	mov	r0, r4
  initStruct.Speed = GPIO_SPEED_HIGH;
 8042bec:	2303      	movs	r3, #3
  HW_GPIO_Init( RADIO_DIO_0_PORT, RADIO_DIO_0_PIN, &initStruct );
 8042bee:	aa01      	add	r2, sp, #4
 8042bf0:	f44f 7100 	mov.w	r1, #512	; 0x200
  initStruct.Speed = GPIO_SPEED_HIGH;
 8042bf4:	9304      	str	r3, [sp, #16]
  HW_GPIO_Init( RADIO_DIO_0_PORT, RADIO_DIO_0_PIN, &initStruct );
 8042bf6:	f00b fbb3 	bl	804e360 <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_DIO_1_PORT, RADIO_DIO_1_PIN, &initStruct );
 8042bfa:	aa01      	add	r2, sp, #4
 8042bfc:	4620      	mov	r0, r4
 8042bfe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8042c02:	f00b fbad 	bl	804e360 <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_DIO_2_PORT, RADIO_DIO_2_PIN, &initStruct );
 8042c06:	aa01      	add	r2, sp, #4
 8042c08:	4620      	mov	r0, r4
 8042c0a:	2180      	movs	r1, #128	; 0x80
 8042c0c:	f00b fba8 	bl	804e360 <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_DIO_3_PORT, RADIO_DIO_3_PIN, &initStruct );
 8042c10:	aa01      	add	r2, sp, #4
 8042c12:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8042c16:	4620      	mov	r0, r4
 8042c18:	f00b fba2 	bl	804e360 <HW_GPIO_Init>
}
 8042c1c:	b006      	add	sp, #24
 8042c1e:	bd10      	pop	{r4, pc}
 8042c20:	200010a0 	.word	0x200010a0
 8042c24:	40021000 	.word	0x40021000
 8042c28:	10110000 	.word	0x10110000

08042c2c <SX1276IoDeInit>:
{
 8042c2c:	b510      	push	{r4, lr}
 8042c2e:	b086      	sub	sp, #24
  GPIO_InitTypeDef initStruct={0};
 8042c30:	2214      	movs	r2, #20
 8042c32:	2100      	movs	r1, #0
 8042c34:	a801      	add	r0, sp, #4
 8042c36:	f00d fa71 	bl	805011c <memset>
  HW_GPIO_Init( RADIO_DIO_0_PORT, RADIO_DIO_0_PIN, &initStruct );
 8042c3a:	4c0f      	ldr	r4, [pc, #60]	; (8042c78 <SX1276IoDeInit+0x4c>)
  initStruct.Pull = GPIO_PULLDOWN;
 8042c3c:	4a0f      	ldr	r2, [pc, #60]	; (8042c7c <SX1276IoDeInit+0x50>)
 8042c3e:	2302      	movs	r3, #2
 8042c40:	e9cd 2302 	strd	r2, r3, [sp, #8]
  HW_GPIO_Init( RADIO_DIO_0_PORT, RADIO_DIO_0_PIN, &initStruct );
 8042c44:	4620      	mov	r0, r4
 8042c46:	aa01      	add	r2, sp, #4
 8042c48:	f44f 7100 	mov.w	r1, #512	; 0x200
 8042c4c:	f00b fb88 	bl	804e360 <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_DIO_1_PORT, RADIO_DIO_1_PIN, &initStruct );
 8042c50:	aa01      	add	r2, sp, #4
 8042c52:	4620      	mov	r0, r4
 8042c54:	f44f 7180 	mov.w	r1, #256	; 0x100
 8042c58:	f00b fb82 	bl	804e360 <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_DIO_2_PORT, RADIO_DIO_2_PIN, &initStruct );
 8042c5c:	aa01      	add	r2, sp, #4
 8042c5e:	4620      	mov	r0, r4
 8042c60:	2180      	movs	r1, #128	; 0x80
 8042c62:	f00b fb7d 	bl	804e360 <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_DIO_3_PORT, RADIO_DIO_3_PIN, &initStruct );
 8042c66:	aa01      	add	r2, sp, #4
 8042c68:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8042c6c:	4620      	mov	r0, r4
 8042c6e:	f00b fb77 	bl	804e360 <HW_GPIO_Init>
}
 8042c72:	b006      	add	sp, #24
 8042c74:	bd10      	pop	{r4, pc}
 8042c76:	bf00      	nop
 8042c78:	40021000 	.word	0x40021000
 8042c7c:	10110000 	.word	0x10110000

08042c80 <SX1276IoIrqInit>:
{
 8042c80:	b570      	push	{r4, r5, r6, lr}
  HW_GPIO_SetIrq( RADIO_DIO_0_PORT, RADIO_DIO_0_PIN, IRQ_HIGH_PRIORITY, irqHandlers[0] );
 8042c82:	4c0f      	ldr	r4, [pc, #60]	; (8042cc0 <SX1276IoIrqInit+0x40>)
 8042c84:	6803      	ldr	r3, [r0, #0]
{
 8042c86:	4605      	mov	r5, r0
  HW_GPIO_SetIrq( RADIO_DIO_0_PORT, RADIO_DIO_0_PIN, IRQ_HIGH_PRIORITY, irqHandlers[0] );
 8042c88:	2200      	movs	r2, #0
 8042c8a:	4620      	mov	r0, r4
 8042c8c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8042c90:	f00b fbc0 	bl	804e414 <HW_GPIO_SetIrq>
  HW_GPIO_SetIrq( RADIO_DIO_1_PORT, RADIO_DIO_1_PIN, IRQ_HIGH_PRIORITY, irqHandlers[1] );
 8042c94:	686b      	ldr	r3, [r5, #4]
 8042c96:	4620      	mov	r0, r4
 8042c98:	2200      	movs	r2, #0
 8042c9a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8042c9e:	f00b fbb9 	bl	804e414 <HW_GPIO_SetIrq>
  HW_GPIO_SetIrq( RADIO_DIO_2_PORT, RADIO_DIO_2_PIN, IRQ_HIGH_PRIORITY, irqHandlers[2] );
 8042ca2:	68ab      	ldr	r3, [r5, #8]
 8042ca4:	4620      	mov	r0, r4
 8042ca6:	2200      	movs	r2, #0
 8042ca8:	2180      	movs	r1, #128	; 0x80
 8042caa:	f00b fbb3 	bl	804e414 <HW_GPIO_SetIrq>
  HW_GPIO_SetIrq( RADIO_DIO_3_PORT, RADIO_DIO_3_PIN, IRQ_HIGH_PRIORITY, irqHandlers[3] );
 8042cae:	68eb      	ldr	r3, [r5, #12]
 8042cb0:	4620      	mov	r0, r4
 8042cb2:	2200      	movs	r2, #0
 8042cb4:	f44f 6100 	mov.w	r1, #2048	; 0x800
}
 8042cb8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  HW_GPIO_SetIrq( RADIO_DIO_3_PORT, RADIO_DIO_3_PIN, IRQ_HIGH_PRIORITY, irqHandlers[3] );
 8042cbc:	f00b bbaa 	b.w	804e414 <HW_GPIO_SetIrq>
 8042cc0:	40021000 	.word	0x40021000

08042cc4 <SX1276SetRfTxPower>:
{
 8042cc4:	b570      	push	{r4, r5, r6, lr}
 8042cc6:	4606      	mov	r6, r0
    paConfig = SX1276Read( REG_PACONFIG );
 8042cc8:	2009      	movs	r0, #9
 8042cca:	f7fe fd2f 	bl	804172c <SX1276Read>
 8042cce:	4604      	mov	r4, r0
    paDac = SX1276Read( REG_PADAC );
 8042cd0:	204d      	movs	r0, #77	; 0x4d
 8042cd2:	f7fe fd2b 	bl	804172c <SX1276Read>
        if( power > 17 )
 8042cd6:	2e11      	cmp	r6, #17
            paDac = ( paDac & RF_PADAC_20DBM_MASK ) | RF_PADAC_20DBM_ON;
 8042cd8:	bfcb      	itete	gt
 8042cda:	f040 0507 	orrgt.w	r5, r0, #7
            paDac = ( paDac & RF_PADAC_20DBM_MASK ) | RF_PADAC_20DBM_OFF;
 8042cde:	f000 05f8 	andle.w	r5, r0, #248	; 0xf8
            paDac = ( paDac & RF_PADAC_20DBM_MASK ) | RF_PADAC_20DBM_ON;
 8042ce2:	b2ed      	uxtbgt	r5, r5
            paDac = ( paDac & RF_PADAC_20DBM_MASK ) | RF_PADAC_20DBM_OFF;
 8042ce4:	f045 0504 	orrle.w	r5, r5, #4
    paConfig |= RF_PACONFIG_PASELECT_PABOOST;
 8042ce8:	f064 047f 	orn	r4, r4, #127	; 0x7f
        if( ( paDac & RF_PADAC_20DBM_ON ) == RF_PADAC_20DBM_ON )
 8042cec:	f005 0307 	and.w	r3, r5, #7
    if( ( paConfig & RF_PACONFIG_PASELECT_PABOOST ) == RF_PACONFIG_PASELECT_PABOOST )
 8042cf0:	b264      	sxtb	r4, r4
        if( ( paDac & RF_PADAC_20DBM_ON ) == RF_PADAC_20DBM_ON )
 8042cf2:	2b07      	cmp	r3, #7
 8042cf4:	f024 040f 	bic.w	r4, r4, #15
 8042cf8:	d115      	bne.n	8042d26 <SX1276SetRfTxPower+0x62>
            if( power < 5 )
 8042cfa:	2e04      	cmp	r6, #4
 8042cfc:	dd11      	ble.n	8042d22 <SX1276SetRfTxPower+0x5e>
            if( power > 20 )
 8042cfe:	2e14      	cmp	r6, #20
 8042d00:	dd03      	ble.n	8042d0a <SX1276SetRfTxPower+0x46>
            	PRINTF("Full Power 20\r\n");
 8042d02:	480d      	ldr	r0, [pc, #52]	; (8042d38 <SX1276SetRfTxPower+0x74>)
 8042d04:	f00b f84a 	bl	804dd9c <TraceSend>
                power = 20;
 8042d08:	2614      	movs	r6, #20
            paConfig = ( paConfig & RF_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power - 5 ) & 0x0F );
 8042d0a:	1f71      	subs	r1, r6, #5
            paConfig = ( paConfig & RF_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power - 2 ) & 0x0F );
 8042d0c:	430c      	orrs	r4, r1
 8042d0e:	b2e1      	uxtb	r1, r4
    SX1276Write( REG_PACONFIG, paConfig );
 8042d10:	2009      	movs	r0, #9
 8042d12:	f7fe fcbb 	bl	804168c <SX1276Write>
    SX1276Write( REG_PADAC, paDac );
 8042d16:	4629      	mov	r1, r5
 8042d18:	204d      	movs	r0, #77	; 0x4d
}
 8042d1a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    SX1276Write( REG_PADAC, paDac );
 8042d1e:	f7fe bcb5 	b.w	804168c <SX1276Write>
                power = 5;
 8042d22:	2605      	movs	r6, #5
 8042d24:	e7f1      	b.n	8042d0a <SX1276SetRfTxPower+0x46>
 8042d26:	2e11      	cmp	r6, #17
 8042d28:	bfa8      	it	ge
 8042d2a:	2611      	movge	r6, #17
            paConfig = ( paConfig & RF_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power - 2 ) & 0x0F );
 8042d2c:	2e02      	cmp	r6, #2
 8042d2e:	bfb8      	it	lt
 8042d30:	2602      	movlt	r6, #2
 8042d32:	1eb1      	subs	r1, r6, #2
 8042d34:	e7ea      	b.n	8042d0c <SX1276SetRfTxPower+0x48>
 8042d36:	bf00      	nop
 8042d38:	08051eaf 	.word	0x08051eaf

08042d3c <SX1276SetAntSwLowPower>:
{
 8042d3c:	b510      	push	{r4, lr}
    if( RadioIsActive != status )
 8042d3e:	4b14      	ldr	r3, [pc, #80]	; (8042d90 <SX1276SetAntSwLowPower+0x54>)
 8042d40:	781a      	ldrb	r2, [r3, #0]
 8042d42:	4282      	cmp	r2, r0
{
 8042d44:	b086      	sub	sp, #24
    if( RadioIsActive != status )
 8042d46:	d017      	beq.n	8042d78 <SX1276SetAntSwLowPower+0x3c>
        RadioIsActive = status;
 8042d48:	7018      	strb	r0, [r3, #0]
  GPIO_InitTypeDef initStruct={0};
 8042d4a:	2214      	movs	r2, #20
        if( status == false )
 8042d4c:	b9b0      	cbnz	r0, 8042d7c <SX1276SetAntSwLowPower+0x40>
  GPIO_InitTypeDef initStruct={0};
 8042d4e:	4601      	mov	r1, r0
 8042d50:	a801      	add	r0, sp, #4
 8042d52:	f00d f9e3 	bl	805011c <memset>
  initStruct.Mode =GPIO_MODE_OUTPUT_PP;
 8042d56:	2301      	movs	r3, #1
 8042d58:	9302      	str	r3, [sp, #8]
  PRINTF("Antenna Init\r\n");
 8042d5a:	480e      	ldr	r0, [pc, #56]	; (8042d94 <SX1276SetAntSwLowPower+0x58>)
  initStruct.Speed = GPIO_SPEED_HIGH;
 8042d5c:	2303      	movs	r3, #3
 8042d5e:	9304      	str	r3, [sp, #16]
  PRINTF("Antenna Init\r\n");
 8042d60:	f00b f81c 	bl	804dd9c <TraceSend>
  HW_GPIO_Init(  RADIO_ANT_SWITCH_PORT, RADIO_ANT_SWITCH_PIN, &initStruct ); 
 8042d64:	aa01      	add	r2, sp, #4
 8042d66:	2102      	movs	r1, #2
 8042d68:	480b      	ldr	r0, [pc, #44]	; (8042d98 <SX1276SetAntSwLowPower+0x5c>)
 8042d6a:	f00b faf9 	bl	804e360 <HW_GPIO_Init>
  HW_GPIO_Write( RADIO_ANT_SWITCH_PORT, RADIO_ANT_SWITCH_PIN, 0);
 8042d6e:	2200      	movs	r2, #0
 8042d70:	2102      	movs	r1, #2
 8042d72:	4809      	ldr	r0, [pc, #36]	; (8042d98 <SX1276SetAntSwLowPower+0x5c>)
 8042d74:	f00b fb76 	bl	804e464 <HW_GPIO_Write>
}
 8042d78:	b006      	add	sp, #24
 8042d7a:	bd10      	pop	{r4, pc}
  GPIO_InitTypeDef initStruct={0};
 8042d7c:	2100      	movs	r1, #0
 8042d7e:	a801      	add	r0, sp, #4
 8042d80:	f00d f9cc 	bl	805011c <memset>
  initStruct.Mode = GPIO_MODE_OUTPUT_PP ;
 8042d84:	2301      	movs	r3, #1
 8042d86:	9302      	str	r3, [sp, #8]
  initStruct.Speed = GPIO_SPEED_HIGH;
 8042d88:	2303      	movs	r3, #3
 8042d8a:	9304      	str	r3, [sp, #16]
 8042d8c:	e7ea      	b.n	8042d64 <SX1276SetAntSwLowPower+0x28>
 8042d8e:	bf00      	nop
 8042d90:	2000ce8c 	.word	0x2000ce8c
 8042d94:	08051ebf 	.word	0x08051ebf
 8042d98:	40020800 	.word	0x40020800

08042d9c <SX1276SetAntSw>:
{
 8042d9c:	b510      	push	{r4, lr}
	PRINTF("opMode = %d\r\n", opMode);
 8042d9e:	4601      	mov	r1, r0
{
 8042da0:	4604      	mov	r4, r0
	PRINTF("opMode = %d\r\n", opMode);
 8042da2:	4806      	ldr	r0, [pc, #24]	; (8042dbc <SX1276SetAntSw+0x20>)
 8042da4:	f00a fffa 	bl	804dd9c <TraceSend>
    switch( opMode )
 8042da8:	2c03      	cmp	r4, #3
        HW_GPIO_Write( RADIO_ANT_SWITCH_PORT, RADIO_ANT_SWITCH_PIN, RADIO_ANT_SWITCH_SET_TX);
 8042daa:	bf0c      	ite	eq
 8042dac:	2201      	moveq	r2, #1
        HW_GPIO_Write( RADIO_ANT_SWITCH_PORT, RADIO_ANT_SWITCH_PIN, RADIO_ANT_SWITCH_SET_RX);
 8042dae:	2200      	movne	r2, #0
 8042db0:	2102      	movs	r1, #2
 8042db2:	4803      	ldr	r0, [pc, #12]	; (8042dc0 <SX1276SetAntSw+0x24>)
}
 8042db4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        HW_GPIO_Write( RADIO_ANT_SWITCH_PORT, RADIO_ANT_SWITCH_PIN, RADIO_ANT_SWITCH_SET_RX);
 8042db8:	f00b bb54 	b.w	804e464 <HW_GPIO_Write>
 8042dbc:	08051ece 	.word	0x08051ece
 8042dc0:	40020800 	.word	0x40020800

08042dc4 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8042dc4:	490e      	ldr	r1, [pc, #56]	; (8042e00 <SystemInit+0x3c>)
 8042dc6:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8042dca:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8042dce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8042dd2:	4b0c      	ldr	r3, [pc, #48]	; (8042e04 <SystemInit+0x40>)
 8042dd4:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8042dd6:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 8042dd8:	f042 0201 	orr.w	r2, r2, #1
 8042ddc:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 8042dde:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8042de0:	681a      	ldr	r2, [r3, #0]
 8042de2:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8042de6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8042dea:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8042dec:	4a06      	ldr	r2, [pc, #24]	; (8042e08 <SystemInit+0x44>)
 8042dee:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8042df0:	681a      	ldr	r2, [r3, #0]
 8042df2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8042df6:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8042df8:	60d8      	str	r0, [r3, #12]
#if defined (DATA_IN_ExtSRAM) || defined (DATA_IN_ExtSDRAM)
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */

  /* Configure the Vector Table location  ------------------*/
  SCB->VTOR = INTVECT_START;
 8042dfa:	4b04      	ldr	r3, [pc, #16]	; (8042e0c <SystemInit+0x48>)
 8042dfc:	608b      	str	r3, [r1, #8]
}
 8042dfe:	4770      	bx	lr
 8042e00:	e000ed00 	.word	0xe000ed00
 8042e04:	40023800 	.word	0x40023800
 8042e08:	24003010 	.word	0x24003010
 8042e0c:	08040200 	.word	0x08040200

08042e10 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 8042e10:	b508      	push	{r3, lr}
  uint8_t sd_state = MSD_OK;

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 8042e12:	4613      	mov	r3, r2
 8042e14:	460a      	mov	r2, r1
 8042e16:	4601      	mov	r1, r0
 8042e18:	4803      	ldr	r0, [pc, #12]	; (8042e28 <BSP_SD_ReadBlocks_DMA+0x18>)
 8042e1a:	f001 ff59 	bl	8044cd0 <HAL_SD_ReadBlocks_DMA>
  {
    sd_state = MSD_ERROR;
  }

  return sd_state;
}
 8042e1e:	3000      	adds	r0, #0
 8042e20:	bf18      	it	ne
 8042e22:	2001      	movne	r0, #1
 8042e24:	bd08      	pop	{r3, pc}
 8042e26:	bf00      	nop
 8042e28:	20010ec4 	.word	0x20010ec4

08042e2c <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 8042e2c:	b508      	push	{r3, lr}
  uint8_t sd_state = MSD_OK;

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 8042e2e:	4613      	mov	r3, r2
 8042e30:	460a      	mov	r2, r1
 8042e32:	4601      	mov	r1, r0
 8042e34:	4803      	ldr	r0, [pc, #12]	; (8042e44 <BSP_SD_WriteBlocks_DMA+0x18>)
 8042e36:	f001 ffe1 	bl	8044dfc <HAL_SD_WriteBlocks_DMA>
  {
    sd_state = MSD_ERROR;
  }

  return sd_state;
}
 8042e3a:	3000      	adds	r0, #0
 8042e3c:	bf18      	it	ne
 8042e3e:	2001      	movne	r0, #1
 8042e40:	bd08      	pop	{r3, pc}
 8042e42:	bf00      	nop
 8042e44:	20010ec4 	.word	0x20010ec4

08042e48 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8042e48:	b508      	push	{r3, lr}
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8042e4a:	4803      	ldr	r0, [pc, #12]	; (8042e58 <BSP_SD_GetCardState+0x10>)
 8042e4c:	f002 faec 	bl	8045428 <HAL_SD_GetCardState>
}
 8042e50:	3804      	subs	r0, #4
 8042e52:	bf18      	it	ne
 8042e54:	2001      	movne	r0, #1
 8042e56:	bd08      	pop	{r3, pc}
 8042e58:	20010ec4 	.word	0x20010ec4

08042e5c <BSP_SD_GetCardInfo>:
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 8042e5c:	4601      	mov	r1, r0
 8042e5e:	4801      	ldr	r0, [pc, #4]	; (8042e64 <BSP_SD_GetCardInfo+0x8>)
 8042e60:	f002 ba4b 	b.w	80452fa <HAL_SD_GetCardInfo>
 8042e64:	20010ec4 	.word	0x20010ec4

08042e68 <BSP_SD_AbortCallback>:
 8042e68:	4770      	bx	lr

08042e6a <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 8042e6a:	b508      	push	{r3, lr}
  BSP_SD_AbortCallback();
 8042e6c:	f7ff fffc 	bl	8042e68 <BSP_SD_AbortCallback>
}
 8042e70:	bd08      	pop	{r3, pc}

08042e72 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 8042e72:	b508      	push	{r3, lr}
  BSP_SD_WriteCpltCallback();
 8042e74:	f000 f90c 	bl	8043090 <BSP_SD_WriteCpltCallback>
}
 8042e78:	bd08      	pop	{r3, pc}

08042e7a <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8042e7a:	b508      	push	{r3, lr}
  BSP_SD_ReadCpltCallback();
 8042e7c:	f000 f90e 	bl	804309c <BSP_SD_ReadCpltCallback>
}
 8042e80:	bd08      	pop	{r3, pc}

08042e82 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8042e82:	b507      	push	{r0, r1, r2, lr}
  __IO uint8_t status = SD_PRESENT;
 8042e84:	2301      	movs	r3, #1
 8042e86:	f88d 3007 	strb.w	r3, [sp, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 8042e8a:	f000 f82f 	bl	8042eec <BSP_PlatformIsDetected>
 8042e8e:	b908      	cbnz	r0, 8042e94 <BSP_SD_IsDetected+0x12>
  {
    status = SD_NOT_PRESENT;
 8042e90:	f88d 0007 	strb.w	r0, [sp, #7]
  }

  return status;
 8042e94:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 8042e98:	b003      	add	sp, #12
 8042e9a:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08042ea0 <BSP_SD_Init>:
{
 8042ea0:	b508      	push	{r3, lr}
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8042ea2:	f7ff ffee 	bl	8042e82 <BSP_SD_IsDetected>
 8042ea6:	2801      	cmp	r0, #1
 8042ea8:	d10c      	bne.n	8042ec4 <BSP_SD_Init+0x24>
  sd_state = HAL_SD_Init(&hsd);
 8042eaa:	4807      	ldr	r0, [pc, #28]	; (8042ec8 <BSP_SD_Init+0x28>)
 8042eac:	f002 fa0a 	bl	80452c4 <HAL_SD_Init>
  if (sd_state == MSD_OK)
 8042eb0:	b938      	cbnz	r0, 8042ec2 <BSP_SD_Init+0x22>
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 8042eb2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8042eb6:	4804      	ldr	r0, [pc, #16]	; (8042ec8 <BSP_SD_Init+0x28>)
 8042eb8:	f002 fa32 	bl	8045320 <HAL_SD_ConfigWideBusOperation>
    return MSD_ERROR;
 8042ebc:	3000      	adds	r0, #0
 8042ebe:	bf18      	it	ne
 8042ec0:	2001      	movne	r0, #1
}
 8042ec2:	bd08      	pop	{r3, pc}
    return MSD_ERROR;
 8042ec4:	2001      	movs	r0, #1
 8042ec6:	e7fc      	b.n	8042ec2 <BSP_SD_Init+0x22>
 8042ec8:	20010ec4 	.word	0x20010ec4

08042ecc <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8042ecc:	b508      	push	{r3, lr}
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8042ece:	4903      	ldr	r1, [pc, #12]	; (8042edc <MX_FATFS_Init+0x10>)
 8042ed0:	4803      	ldr	r0, [pc, #12]	; (8042ee0 <MX_FATFS_Init+0x14>)
 8042ed2:	f004 fde9 	bl	8047aa8 <FATFS_LinkDriver>
 8042ed6:	4b03      	ldr	r3, [pc, #12]	; (8042ee4 <MX_FATFS_Init+0x18>)
 8042ed8:	7018      	strb	r0, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8042eda:	bd08      	pop	{r3, pc}
 8042edc:	2000e831 	.word	0x2000e831
 8042ee0:	08051984 	.word	0x08051984
 8042ee4:	2000e830 	.word	0x2000e830

08042ee8 <get_fattime>:
DWORD get_fattime(void)
{
  /* USER CODE BEGIN get_fattime */
  return 0;
  /* USER CODE END get_fattime */
}
 8042ee8:	2000      	movs	r0, #0
 8042eea:	4770      	bx	lr

08042eec <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 8042eec:	b508      	push	{r3, lr}
    uint8_t status = SD_PRESENT;
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 8042eee:	2180      	movs	r1, #128	; 0x80
 8042ef0:	4803      	ldr	r0, [pc, #12]	; (8042f00 <BSP_PlatformIsDetected+0x14>)
 8042ef2:	f001 f87f 	bl	8043ff4 <HAL_GPIO_ReadPin>
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
}
 8042ef6:	fab0 f080 	clz	r0, r0
 8042efa:	0940      	lsrs	r0, r0, #5
 8042efc:	bd08      	pop	{r3, pc}
 8042efe:	bf00      	nop
 8042f00:	40020800 	.word	0x40020800

08042f04 <SD_CheckStatus.isra.0>:
  }

  return -1;
}

static DSTATUS SD_CheckStatus(BYTE lun)
 8042f04:	b510      	push	{r4, lr}
{
  Stat = STA_NOINIT;
 8042f06:	4c06      	ldr	r4, [pc, #24]	; (8042f20 <SD_CheckStatus.isra.0+0x1c>)
 8042f08:	2301      	movs	r3, #1
 8042f0a:	7023      	strb	r3, [r4, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 8042f0c:	f7ff ff9c 	bl	8042e48 <BSP_SD_GetCardState>
 8042f10:	4623      	mov	r3, r4
 8042f12:	b918      	cbnz	r0, 8042f1c <SD_CheckStatus.isra.0+0x18>
  {
    Stat &= ~STA_NOINIT;
 8042f14:	7822      	ldrb	r2, [r4, #0]
 8042f16:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8042f1a:	7022      	strb	r2, [r4, #0]
  }

  return Stat;
 8042f1c:	7818      	ldrb	r0, [r3, #0]
}
 8042f1e:	bd10      	pop	{r4, pc}
 8042f20:	200010bc 	.word	0x200010bc

08042f24 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8042f24:	b510      	push	{r4, lr}

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 8042f26:	f7ff ffbb 	bl	8042ea0 <BSP_SD_Init>
 8042f2a:	4c03      	ldr	r4, [pc, #12]	; (8042f38 <SD_initialize+0x14>)
 8042f2c:	b910      	cbnz	r0, 8042f34 <SD_initialize+0x10>
  {
    Stat = SD_CheckStatus(lun);
 8042f2e:	f7ff ffe9 	bl	8042f04 <SD_CheckStatus.isra.0>
 8042f32:	7020      	strb	r0, [r4, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 8042f34:	7820      	ldrb	r0, [r4, #0]
}
 8042f36:	bd10      	pop	{r4, pc}
 8042f38:	200010bc 	.word	0x200010bc

08042f3c <SD_status>:
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
  return SD_CheckStatus(lun);
 8042f3c:	f7ff bfe2 	b.w	8042f04 <SD_CheckStatus.isra.0>

08042f40 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8042f40:	b510      	push	{r4, lr}
  DRESULT res = RES_ERROR;
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8042f42:	4b12      	ldr	r3, [pc, #72]	; (8042f8c <SD_ioctl+0x4c>)
 8042f44:	781b      	ldrb	r3, [r3, #0]
 8042f46:	07db      	lsls	r3, r3, #31
{
 8042f48:	b088      	sub	sp, #32
 8042f4a:	4614      	mov	r4, r2
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8042f4c:	d41b      	bmi.n	8042f86 <SD_ioctl+0x46>

  switch (cmd)
 8042f4e:	2903      	cmp	r1, #3
 8042f50:	d803      	bhi.n	8042f5a <SD_ioctl+0x1a>
 8042f52:	e8df f001 	tbb	[pc, r1]
 8042f56:	0510      	.short	0x0510
 8042f58:	120b      	.short	0x120b
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
    res = RES_OK;
    break;

  default:
    res = RES_PARERR;
 8042f5a:	2004      	movs	r0, #4
  }

  return res;
}
 8042f5c:	b008      	add	sp, #32
 8042f5e:	bd10      	pop	{r4, pc}
    BSP_SD_GetCardInfo(&CardInfo);
 8042f60:	4668      	mov	r0, sp
 8042f62:	f7ff ff7b 	bl	8042e5c <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8042f66:	9b06      	ldr	r3, [sp, #24]
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8042f68:	6023      	str	r3, [r4, #0]
 8042f6a:	e004      	b.n	8042f76 <SD_ioctl+0x36>
    BSP_SD_GetCardInfo(&CardInfo);
 8042f6c:	4668      	mov	r0, sp
 8042f6e:	f7ff ff75 	bl	8042e5c <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8042f72:	9b07      	ldr	r3, [sp, #28]
 8042f74:	8023      	strh	r3, [r4, #0]
    res = RES_OK;
 8042f76:	2000      	movs	r0, #0
 8042f78:	e7f0      	b.n	8042f5c <SD_ioctl+0x1c>
    BSP_SD_GetCardInfo(&CardInfo);
 8042f7a:	4668      	mov	r0, sp
 8042f7c:	f7ff ff6e 	bl	8042e5c <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8042f80:	9b07      	ldr	r3, [sp, #28]
 8042f82:	0a5b      	lsrs	r3, r3, #9
 8042f84:	e7f0      	b.n	8042f68 <SD_ioctl+0x28>
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8042f86:	2003      	movs	r0, #3
 8042f88:	e7e8      	b.n	8042f5c <SD_ioctl+0x1c>
 8042f8a:	bf00      	nop
 8042f8c:	200010bc 	.word	0x200010bc

08042f90 <SD_CheckStatusWithTimeout.constprop.4>:
static int SD_CheckStatusWithTimeout(uint32_t timeout)
 8042f90:	b538      	push	{r3, r4, r5, lr}
  uint32_t timer = HAL_GetTick();
 8042f92:	f000 f8af 	bl	80430f4 <HAL_GetTick>
  while(HAL_GetTick() - timer < timeout)
 8042f96:	f247 542f 	movw	r4, #29999	; 0x752f
  uint32_t timer = HAL_GetTick();
 8042f9a:	4605      	mov	r5, r0
  while(HAL_GetTick() - timer < timeout)
 8042f9c:	f000 f8aa 	bl	80430f4 <HAL_GetTick>
 8042fa0:	1b40      	subs	r0, r0, r5
 8042fa2:	42a0      	cmp	r0, r4
 8042fa4:	d902      	bls.n	8042fac <SD_CheckStatusWithTimeout.constprop.4+0x1c>
  return -1;
 8042fa6:	f04f 30ff 	mov.w	r0, #4294967295
 8042faa:	e003      	b.n	8042fb4 <SD_CheckStatusWithTimeout.constprop.4+0x24>
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8042fac:	f7ff ff4c 	bl	8042e48 <BSP_SD_GetCardState>
 8042fb0:	2800      	cmp	r0, #0
 8042fb2:	d1f3      	bne.n	8042f9c <SD_CheckStatusWithTimeout.constprop.4+0xc>
}
 8042fb4:	bd38      	pop	{r3, r4, r5, pc}
	...

08042fb8 <SD_write>:
{
 8042fb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   WriteStatus = 0;
 8042fba:	4c19      	ldr	r4, [pc, #100]	; (8043020 <SD_write+0x68>)
{
 8042fbc:	461f      	mov	r7, r3
   WriteStatus = 0;
 8042fbe:	2300      	movs	r3, #0
{
 8042fc0:	460d      	mov	r5, r1
 8042fc2:	4616      	mov	r6, r2
   WriteStatus = 0;
 8042fc4:	6023      	str	r3, [r4, #0]
  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8042fc6:	f7ff ffe3 	bl	8042f90 <SD_CheckStatusWithTimeout.constprop.4>
 8042fca:	2800      	cmp	r0, #0
 8042fcc:	da01      	bge.n	8042fd2 <SD_write+0x1a>
    return res;
 8042fce:	2001      	movs	r0, #1
}
 8042fd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 8042fd2:	463a      	mov	r2, r7
 8042fd4:	4631      	mov	r1, r6
 8042fd6:	4628      	mov	r0, r5
 8042fd8:	f7ff ff28 	bl	8042e2c <BSP_SD_WriteBlocks_DMA>
 8042fdc:	2800      	cmp	r0, #0
 8042fde:	d1f6      	bne.n	8042fce <SD_write+0x16>
      timeout = HAL_GetTick();
 8042fe0:	f000 f888 	bl	80430f4 <HAL_GetTick>
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8042fe4:	f247 552f 	movw	r5, #29999	; 0x752f
      timeout = HAL_GetTick();
 8042fe8:	4606      	mov	r6, r0
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8042fea:	6823      	ldr	r3, [r4, #0]
 8042fec:	b923      	cbnz	r3, 8042ff8 <SD_write+0x40>
 8042fee:	f000 f881 	bl	80430f4 <HAL_GetTick>
 8042ff2:	1b80      	subs	r0, r0, r6
 8042ff4:	42a8      	cmp	r0, r5
 8042ff6:	d9f8      	bls.n	8042fea <SD_write+0x32>
      if (WriteStatus == 0)
 8042ff8:	6823      	ldr	r3, [r4, #0]
 8042ffa:	2b00      	cmp	r3, #0
 8042ffc:	d0e7      	beq.n	8042fce <SD_write+0x16>
        WriteStatus = 0;
 8042ffe:	2300      	movs	r3, #0
 8043000:	6023      	str	r3, [r4, #0]
        timeout = HAL_GetTick();
 8043002:	f000 f877 	bl	80430f4 <HAL_GetTick>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8043006:	f247 542f 	movw	r4, #29999	; 0x752f
        timeout = HAL_GetTick();
 804300a:	4605      	mov	r5, r0
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 804300c:	f000 f872 	bl	80430f4 <HAL_GetTick>
 8043010:	1b40      	subs	r0, r0, r5
 8043012:	42a0      	cmp	r0, r4
 8043014:	d8db      	bhi.n	8042fce <SD_write+0x16>
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8043016:	f7ff ff17 	bl	8042e48 <BSP_SD_GetCardState>
 804301a:	2800      	cmp	r0, #0
 804301c:	d1f6      	bne.n	804300c <SD_write+0x54>
 804301e:	e7d7      	b.n	8042fd0 <SD_write+0x18>
 8043020:	2000ce90 	.word	0x2000ce90

08043024 <SD_read>:
{
 8043024:	b570      	push	{r4, r5, r6, lr}
 8043026:	460c      	mov	r4, r1
 8043028:	4615      	mov	r5, r2
 804302a:	461e      	mov	r6, r3
  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 804302c:	f7ff ffb0 	bl	8042f90 <SD_CheckStatusWithTimeout.constprop.4>
 8043030:	2800      	cmp	r0, #0
 8043032:	da01      	bge.n	8043038 <SD_read+0x14>
    return res;
 8043034:	2001      	movs	r0, #1
}
 8043036:	bd70      	pop	{r4, r5, r6, pc}
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 8043038:	4632      	mov	r2, r6
 804303a:	4629      	mov	r1, r5
 804303c:	4620      	mov	r0, r4
 804303e:	f7ff fee7 	bl	8042e10 <BSP_SD_ReadBlocks_DMA>
 8043042:	2800      	cmp	r0, #0
 8043044:	d1f6      	bne.n	8043034 <SD_read+0x10>
      ReadStatus = 0;
 8043046:	4c11      	ldr	r4, [pc, #68]	; (804308c <SD_read+0x68>)
 8043048:	6060      	str	r0, [r4, #4]
      timeout = HAL_GetTick();
 804304a:	f000 f853 	bl	80430f4 <HAL_GetTick>
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 804304e:	f247 552f 	movw	r5, #29999	; 0x752f
      timeout = HAL_GetTick();
 8043052:	4606      	mov	r6, r0
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8043054:	6863      	ldr	r3, [r4, #4]
 8043056:	b923      	cbnz	r3, 8043062 <SD_read+0x3e>
 8043058:	f000 f84c 	bl	80430f4 <HAL_GetTick>
 804305c:	1b80      	subs	r0, r0, r6
 804305e:	42a8      	cmp	r0, r5
 8043060:	d9f8      	bls.n	8043054 <SD_read+0x30>
      if (ReadStatus == 0)
 8043062:	6863      	ldr	r3, [r4, #4]
 8043064:	2b00      	cmp	r3, #0
 8043066:	d0e5      	beq.n	8043034 <SD_read+0x10>
        ReadStatus = 0;
 8043068:	2300      	movs	r3, #0
 804306a:	6063      	str	r3, [r4, #4]
        timeout = HAL_GetTick();
 804306c:	f000 f842 	bl	80430f4 <HAL_GetTick>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8043070:	f247 542f 	movw	r4, #29999	; 0x752f
        timeout = HAL_GetTick();
 8043074:	4605      	mov	r5, r0
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8043076:	f000 f83d 	bl	80430f4 <HAL_GetTick>
 804307a:	1b40      	subs	r0, r0, r5
 804307c:	42a0      	cmp	r0, r4
 804307e:	d8d9      	bhi.n	8043034 <SD_read+0x10>
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8043080:	f7ff fee2 	bl	8042e48 <BSP_SD_GetCardState>
 8043084:	2800      	cmp	r0, #0
 8043086:	d1f6      	bne.n	8043076 <SD_read+0x52>
 8043088:	e7d5      	b.n	8043036 <SD_read+0x12>
 804308a:	bf00      	nop
 804308c:	2000ce90 	.word	0x2000ce90

08043090 <BSP_SD_WriteCpltCallback>:
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{

  WriteStatus = 1;
 8043090:	4b01      	ldr	r3, [pc, #4]	; (8043098 <BSP_SD_WriteCpltCallback+0x8>)
 8043092:	2201      	movs	r2, #1
 8043094:	601a      	str	r2, [r3, #0]
}
 8043096:	4770      	bx	lr
 8043098:	2000ce90 	.word	0x2000ce90

0804309c <BSP_SD_ReadCpltCallback>:
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
  ReadStatus = 1;
 804309c:	4b01      	ldr	r3, [pc, #4]	; (80430a4 <BSP_SD_ReadCpltCallback+0x8>)
 804309e:	2201      	movs	r2, #1
 80430a0:	605a      	str	r2, [r3, #4]
}
 80430a2:	4770      	bx	lr
 80430a4:	2000ce90 	.word	0x2000ce90

080430a8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80430a8:	b508      	push	{r3, lr}
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80430aa:	4b0b      	ldr	r3, [pc, #44]	; (80430d8 <HAL_Init+0x30>)
 80430ac:	681a      	ldr	r2, [r3, #0]
 80430ae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80430b2:	601a      	str	r2, [r3, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80430b4:	681a      	ldr	r2, [r3, #0]
 80430b6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80430ba:	601a      	str	r2, [r3, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80430bc:	681a      	ldr	r2, [r3, #0]
 80430be:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80430c2:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80430c4:	2003      	movs	r0, #3
 80430c6:	f000 fa1b 	bl	8043500 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80430ca:	2000      	movs	r0, #0
 80430cc:	f00c f90a 	bl	804f2e4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80430d0:	f00c f910 	bl	804f2f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 80430d4:	2000      	movs	r0, #0
 80430d6:	bd08      	pop	{r3, pc}
 80430d8:	40023c00 	.word	0x40023c00

080430dc <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80430dc:	4a03      	ldr	r2, [pc, #12]	; (80430ec <HAL_IncTick+0x10>)
 80430de:	4b04      	ldr	r3, [pc, #16]	; (80430f0 <HAL_IncTick+0x14>)
 80430e0:	6811      	ldr	r1, [r2, #0]
 80430e2:	781b      	ldrb	r3, [r3, #0]
 80430e4:	440b      	add	r3, r1
 80430e6:	6013      	str	r3, [r2, #0]
}
 80430e8:	4770      	bx	lr
 80430ea:	bf00      	nop
 80430ec:	200108a0 	.word	0x200108a0
 80430f0:	200010c0 	.word	0x200010c0

080430f4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80430f4:	4b01      	ldr	r3, [pc, #4]	; (80430fc <HAL_GetTick+0x8>)
 80430f6:	6818      	ldr	r0, [r3, #0]
}
 80430f8:	4770      	bx	lr
 80430fa:	bf00      	nop
 80430fc:	200108a0 	.word	0x200108a0

08043100 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8043100:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 8043102:	4604      	mov	r4, r0
 8043104:	2800      	cmp	r0, #0
 8043106:	f000 809b 	beq.w	8043240 <HAL_ADC_Init+0x140>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 804310a:	6c05      	ldr	r5, [r0, #64]	; 0x40
 804310c:	b925      	cbnz	r5, 8043118 <HAL_ADC_Init+0x18>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 804310e:	f00c f84b 	bl	804f1a8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8043112:	6465      	str	r5, [r4, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8043114:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8043118:	6c23      	ldr	r3, [r4, #64]	; 0x40
 804311a:	06db      	lsls	r3, r3, #27
 804311c:	f100 808e 	bmi.w	804323c <HAL_ADC_Init+0x13c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8043120:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8043122:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8043126:	f023 0302 	bic.w	r3, r3, #2
 804312a:	f043 0302 	orr.w	r3, r3, #2
 804312e:	6423      	str	r3, [r4, #64]	; 0x40
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8043130:	4b44      	ldr	r3, [pc, #272]	; (8043244 <HAL_ADC_Init+0x144>)
 8043132:	685a      	ldr	r2, [r3, #4]
 8043134:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8043138:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 804313a:	685a      	ldr	r2, [r3, #4]
 804313c:	6861      	ldr	r1, [r4, #4]
 804313e:	430a      	orrs	r2, r1
 8043140:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8043142:	6823      	ldr	r3, [r4, #0]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8043144:	6921      	ldr	r1, [r4, #16]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8043146:	685a      	ldr	r2, [r3, #4]
 8043148:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 804314c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 804314e:	685a      	ldr	r2, [r3, #4]
 8043150:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8043154:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8043156:	685a      	ldr	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8043158:	68a1      	ldr	r1, [r4, #8]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 804315a:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 804315e:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8043160:	685a      	ldr	r2, [r3, #4]
 8043162:	430a      	orrs	r2, r1
 8043164:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8043166:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8043168:	68e1      	ldr	r1, [r4, #12]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 804316a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 804316e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8043170:	689a      	ldr	r2, [r3, #8]
 8043172:	430a      	orrs	r2, r1
 8043174:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8043176:	4934      	ldr	r1, [pc, #208]	; (8043248 <HAL_ADC_Init+0x148>)
 8043178:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 804317a:	428a      	cmp	r2, r1
 804317c:	d052      	beq.n	8043224 <HAL_ADC_Init+0x124>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 804317e:	6899      	ldr	r1, [r3, #8]
 8043180:	f021 6170 	bic.w	r1, r1, #251658240	; 0xf000000
 8043184:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8043186:	6899      	ldr	r1, [r3, #8]
 8043188:	430a      	orrs	r2, r1
 804318a:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 804318c:	689a      	ldr	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 804318e:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8043190:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8043194:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8043196:	689a      	ldr	r2, [r3, #8]
 8043198:	430a      	orrs	r2, r1
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 804319a:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 804319c:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 804319e:	7e21      	ldrb	r1, [r4, #24]
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80431a0:	f022 0202 	bic.w	r2, r2, #2
 80431a4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80431a6:	689a      	ldr	r2, [r3, #8]
 80431a8:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 80431ac:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80431ae:	f894 2020 	ldrb.w	r2, [r4, #32]
 80431b2:	2a00      	cmp	r2, #0
 80431b4:	d03e      	beq.n	8043234 <HAL_ADC_Init+0x134>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80431b6:	685a      	ldr	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80431b8:	6a61      	ldr	r1, [r4, #36]	; 0x24
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80431ba:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80431be:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80431c0:	685a      	ldr	r2, [r3, #4]
 80431c2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80431c6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80431c8:	685a      	ldr	r2, [r3, #4]
 80431ca:	3901      	subs	r1, #1
 80431cc:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80431d0:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80431d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80431d4:	69e1      	ldr	r1, [r4, #28]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80431d6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80431da:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80431dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80431de:	3901      	subs	r1, #1
 80431e0:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 80431e4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80431e6:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80431e8:	f894 1030 	ldrb.w	r1, [r4, #48]	; 0x30
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80431ec:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80431f0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80431f2:	689a      	ldr	r2, [r3, #8]
 80431f4:	ea42 2241 	orr.w	r2, r2, r1, lsl #9
 80431f8:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80431fa:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80431fc:	6961      	ldr	r1, [r4, #20]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80431fe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8043202:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8043204:	689a      	ldr	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8043206:	2000      	movs	r0, #0
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8043208:	ea42 2281 	orr.w	r2, r2, r1, lsl #10
 804320c:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 804320e:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8043210:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8043212:	f023 0303 	bic.w	r3, r3, #3
 8043216:	f043 0301 	orr.w	r3, r3, #1
 804321a:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 804321c:	2300      	movs	r3, #0
 804321e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8043222:	bd38      	pop	{r3, r4, r5, pc}
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8043224:	689a      	ldr	r2, [r3, #8]
 8043226:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 804322a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 804322c:	689a      	ldr	r2, [r3, #8]
 804322e:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8043232:	e7b2      	b.n	804319a <HAL_ADC_Init+0x9a>
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8043234:	685a      	ldr	r2, [r3, #4]
 8043236:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 804323a:	e7c9      	b.n	80431d0 <HAL_ADC_Init+0xd0>
    tmp_hal_status = HAL_ERROR;
 804323c:	2001      	movs	r0, #1
 804323e:	e7ed      	b.n	804321c <HAL_ADC_Init+0x11c>
    return HAL_ERROR;
 8043240:	2001      	movs	r0, #1
 8043242:	e7ee      	b.n	8043222 <HAL_ADC_Init+0x122>
 8043244:	40012300 	.word	0x40012300
 8043248:	0f000001 	.word	0x0f000001

0804324c <HAL_ADC_Start>:
{
 804324c:	b082      	sub	sp, #8
  __IO uint32_t counter = 0U;
 804324e:	2300      	movs	r3, #0
 8043250:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8043252:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8043256:	2b01      	cmp	r3, #1
 8043258:	d061      	beq.n	804331e <HAL_ADC_Start+0xd2>
 804325a:	2301      	movs	r3, #1
 804325c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8043260:	6803      	ldr	r3, [r0, #0]
 8043262:	689a      	ldr	r2, [r3, #8]
 8043264:	07d1      	lsls	r1, r2, #31
 8043266:	d505      	bpl.n	8043274 <HAL_ADC_Start+0x28>
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8043268:	689a      	ldr	r2, [r3, #8]
 804326a:	07d2      	lsls	r2, r2, #31
 804326c:	d414      	bmi.n	8043298 <HAL_ADC_Start+0x4c>
  return HAL_OK;
 804326e:	2000      	movs	r0, #0
}
 8043270:	b002      	add	sp, #8
 8043272:	4770      	bx	lr
    __HAL_ADC_ENABLE(hadc);
 8043274:	689a      	ldr	r2, [r3, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8043276:	492b      	ldr	r1, [pc, #172]	; (8043324 <HAL_ADC_Start+0xd8>)
    __HAL_ADC_ENABLE(hadc);
 8043278:	f042 0201 	orr.w	r2, r2, #1
 804327c:	609a      	str	r2, [r3, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 804327e:	4a2a      	ldr	r2, [pc, #168]	; (8043328 <HAL_ADC_Start+0xdc>)
 8043280:	6812      	ldr	r2, [r2, #0]
 8043282:	fbb2 f2f1 	udiv	r2, r2, r1
 8043286:	eb02 0242 	add.w	r2, r2, r2, lsl #1
      counter--;
 804328a:	9201      	str	r2, [sp, #4]
    while(counter != 0U)
 804328c:	9a01      	ldr	r2, [sp, #4]
 804328e:	2a00      	cmp	r2, #0
 8043290:	d0ea      	beq.n	8043268 <HAL_ADC_Start+0x1c>
      counter--;
 8043292:	9a01      	ldr	r2, [sp, #4]
 8043294:	3a01      	subs	r2, #1
 8043296:	e7f8      	b.n	804328a <HAL_ADC_Start+0x3e>
    ADC_STATE_CLR_SET(hadc->State,
 8043298:	6c02      	ldr	r2, [r0, #64]	; 0x40
 804329a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 804329e:	f022 0201 	bic.w	r2, r2, #1
 80432a2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80432a6:	6402      	str	r2, [r0, #64]	; 0x40
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80432a8:	685a      	ldr	r2, [r3, #4]
 80432aa:	0551      	lsls	r1, r2, #21
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80432ac:	bf41      	itttt	mi
 80432ae:	6c02      	ldrmi	r2, [r0, #64]	; 0x40
 80432b0:	f422 5240 	bicmi.w	r2, r2, #12288	; 0x3000
 80432b4:	f442 5280 	orrmi.w	r2, r2, #4096	; 0x1000
 80432b8:	6402      	strmi	r2, [r0, #64]	; 0x40
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80432ba:	6c02      	ldr	r2, [r0, #64]	; 0x40
 80432bc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80432c0:	bf1c      	itt	ne
 80432c2:	6c42      	ldrne	r2, [r0, #68]	; 0x44
 80432c4:	f022 0206 	bicne.w	r2, r2, #6
      ADC_CLEAR_ERRORCODE(hadc);
 80432c8:	6442      	str	r2, [r0, #68]	; 0x44
    __HAL_UNLOCK(hadc);
 80432ca:	2200      	movs	r2, #0
 80432cc:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80432d0:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80432d4:	601a      	str	r2, [r3, #0]
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80432d6:	4a15      	ldr	r2, [pc, #84]	; (804332c <HAL_ADC_Start+0xe0>)
 80432d8:	6851      	ldr	r1, [r2, #4]
 80432da:	f011 0f1f 	tst.w	r1, #31
 80432de:	4914      	ldr	r1, [pc, #80]	; (8043330 <HAL_ADC_Start+0xe4>)
 80432e0:	d11a      	bne.n	8043318 <HAL_ADC_Start+0xcc>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80432e2:	428b      	cmp	r3, r1
 80432e4:	d006      	beq.n	80432f4 <HAL_ADC_Start+0xa8>
 80432e6:	f501 7180 	add.w	r1, r1, #256	; 0x100
 80432ea:	428b      	cmp	r3, r1
 80432ec:	d10b      	bne.n	8043306 <HAL_ADC_Start+0xba>
 80432ee:	6852      	ldr	r2, [r2, #4]
 80432f0:	06d2      	lsls	r2, r2, #27
 80432f2:	d1bc      	bne.n	804326e <HAL_ADC_Start+0x22>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80432f4:	6898      	ldr	r0, [r3, #8]
 80432f6:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 80432fa:	d1b8      	bne.n	804326e <HAL_ADC_Start+0x22>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80432fc:	689a      	ldr	r2, [r3, #8]
 80432fe:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8043302:	609a      	str	r2, [r3, #8]
 8043304:	e7b4      	b.n	8043270 <HAL_ADC_Start+0x24>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8043306:	490b      	ldr	r1, [pc, #44]	; (8043334 <HAL_ADC_Start+0xe8>)
 8043308:	428b      	cmp	r3, r1
 804330a:	d1b0      	bne.n	804326e <HAL_ADC_Start+0x22>
 804330c:	6852      	ldr	r2, [r2, #4]
 804330e:	f002 021f 	and.w	r2, r2, #31
 8043312:	2a0f      	cmp	r2, #15
 8043314:	d9ee      	bls.n	80432f4 <HAL_ADC_Start+0xa8>
 8043316:	e7aa      	b.n	804326e <HAL_ADC_Start+0x22>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8043318:	428b      	cmp	r3, r1
 804331a:	d1a8      	bne.n	804326e <HAL_ADC_Start+0x22>
 804331c:	e7ea      	b.n	80432f4 <HAL_ADC_Start+0xa8>
  __HAL_LOCK(hadc);
 804331e:	2002      	movs	r0, #2
 8043320:	e7a6      	b.n	8043270 <HAL_ADC_Start+0x24>
 8043322:	bf00      	nop
 8043324:	000f4240 	.word	0x000f4240
 8043328:	200010b8 	.word	0x200010b8
 804332c:	40012300 	.word	0x40012300
 8043330:	40012000 	.word	0x40012000
 8043334:	40012200 	.word	0x40012200

08043338 <HAL_ADC_PollForConversion>:
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8043338:	6803      	ldr	r3, [r0, #0]
 804333a:	689a      	ldr	r2, [r3, #8]
{
 804333c:	b570      	push	{r4, r5, r6, lr}
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 804333e:	0556      	lsls	r6, r2, #21
{
 8043340:	4604      	mov	r4, r0
 8043342:	460d      	mov	r5, r1
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8043344:	d50b      	bpl.n	804335e <HAL_ADC_PollForConversion+0x26>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8043346:	689b      	ldr	r3, [r3, #8]
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8043348:	05d8      	lsls	r0, r3, #23
 804334a:	d508      	bpl.n	804335e <HAL_ADC_PollForConversion+0x26>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 804334c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 804334e:	f043 0320 	orr.w	r3, r3, #32
 8043352:	6423      	str	r3, [r4, #64]	; 0x40
    __HAL_UNLOCK(hadc);
 8043354:	2300      	movs	r3, #0
 8043356:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_ERROR;
 804335a:	2001      	movs	r0, #1
}
 804335c:	bd70      	pop	{r4, r5, r6, pc}
  tickstart = HAL_GetTick();
 804335e:	f7ff fec9 	bl	80430f4 <HAL_GetTick>
 8043362:	4606      	mov	r6, r0
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8043364:	6823      	ldr	r3, [r4, #0]
 8043366:	681a      	ldr	r2, [r3, #0]
 8043368:	0792      	lsls	r2, r2, #30
 804336a:	d50c      	bpl.n	8043386 <HAL_ADC_PollForConversion+0x4e>
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 804336c:	f06f 0212 	mvn.w	r2, #18
 8043370:	601a      	str	r2, [r3, #0]
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8043372:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8043374:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8043378:	6422      	str	r2, [r4, #64]	; 0x40
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 804337a:	689a      	ldr	r2, [r3, #8]
 804337c:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 8043380:	d013      	beq.n	80433aa <HAL_ADC_PollForConversion+0x72>
  return HAL_OK;
 8043382:	2000      	movs	r0, #0
 8043384:	e7ea      	b.n	804335c <HAL_ADC_PollForConversion+0x24>
    if(Timeout != HAL_MAX_DELAY)
 8043386:	1c69      	adds	r1, r5, #1
 8043388:	d0ed      	beq.n	8043366 <HAL_ADC_PollForConversion+0x2e>
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 804338a:	b945      	cbnz	r5, 804339e <HAL_ADC_PollForConversion+0x66>
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 804338c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 804338e:	f043 0304 	orr.w	r3, r3, #4
 8043392:	6423      	str	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hadc);
 8043394:	2300      	movs	r3, #0
 8043396:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        return HAL_TIMEOUT;
 804339a:	2003      	movs	r0, #3
 804339c:	e7de      	b.n	804335c <HAL_ADC_PollForConversion+0x24>
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 804339e:	f7ff fea9 	bl	80430f4 <HAL_GetTick>
 80433a2:	1b80      	subs	r0, r0, r6
 80433a4:	42a8      	cmp	r0, r5
 80433a6:	d9dd      	bls.n	8043364 <HAL_ADC_PollForConversion+0x2c>
 80433a8:	e7f0      	b.n	804338c <HAL_ADC_PollForConversion+0x54>
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80433aa:	7e22      	ldrb	r2, [r4, #24]
 80433ac:	2a00      	cmp	r2, #0
 80433ae:	d1e8      	bne.n	8043382 <HAL_ADC_PollForConversion+0x4a>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80433b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80433b2:	f412 0f70 	tst.w	r2, #15728640	; 0xf00000
 80433b6:	d002      	beq.n	80433be <HAL_ADC_PollForConversion+0x86>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80433b8:	689b      	ldr	r3, [r3, #8]
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80433ba:	055b      	lsls	r3, r3, #21
 80433bc:	d4e1      	bmi.n	8043382 <HAL_ADC_PollForConversion+0x4a>
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80433be:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80433c0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80433c4:	6423      	str	r3, [r4, #64]	; 0x40
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80433c6:	6c20      	ldr	r0, [r4, #64]	; 0x40
 80433c8:	f410 5080 	ands.w	r0, r0, #4096	; 0x1000
 80433cc:	d1d9      	bne.n	8043382 <HAL_ADC_PollForConversion+0x4a>
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80433ce:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80433d0:	f043 0301 	orr.w	r3, r3, #1
 80433d4:	6423      	str	r3, [r4, #64]	; 0x40
 80433d6:	e7c1      	b.n	804335c <HAL_ADC_PollForConversion+0x24>

080433d8 <HAL_ADC_GetValue>:
  return hadc->Instance->DR;
 80433d8:	6803      	ldr	r3, [r0, #0]
 80433da:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
}
 80433dc:	4770      	bx	lr
	...

080433e0 <HAL_ADC_ConfigChannel>:
{
 80433e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t counter = 0U;
 80433e2:	2300      	movs	r3, #0
 80433e4:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 80433e6:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80433ea:	2b01      	cmp	r3, #1
 80433ec:	d07e      	beq.n	80434ec <HAL_ADC_ConfigChannel+0x10c>
  if (sConfig->Channel > ADC_CHANNEL_9)
 80433ee:	680d      	ldr	r5, [r1, #0]
 80433f0:	688e      	ldr	r6, [r1, #8]
  __HAL_LOCK(hadc);
 80433f2:	2301      	movs	r3, #1
  if (sConfig->Channel > ADC_CHANNEL_9)
 80433f4:	2d09      	cmp	r5, #9
  __HAL_LOCK(hadc);
 80433f6:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
 80433fa:	b2ac      	uxth	r4, r5
 80433fc:	6803      	ldr	r3, [r0, #0]
  if (sConfig->Channel > ADC_CHANNEL_9)
 80433fe:	d929      	bls.n	8043454 <HAL_ADC_ConfigChannel+0x74>
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8043400:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 8043404:	68df      	ldr	r7, [r3, #12]
 8043406:	3a1e      	subs	r2, #30
 8043408:	f04f 0c07 	mov.w	ip, #7
 804340c:	fa0c fc02 	lsl.w	ip, ip, r2
 8043410:	ea27 070c 	bic.w	r7, r7, ip
 8043414:	60df      	str	r7, [r3, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8043416:	68df      	ldr	r7, [r3, #12]
 8043418:	fa06 f202 	lsl.w	r2, r6, r2
 804341c:	433a      	orrs	r2, r7
 804341e:	60da      	str	r2, [r3, #12]
  if (sConfig->Rank < 7U)
 8043420:	6849      	ldr	r1, [r1, #4]
 8043422:	2906      	cmp	r1, #6
 8043424:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 8043428:	d824      	bhi.n	8043474 <HAL_ADC_ConfigChannel+0x94>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 804342a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 804342c:	3a05      	subs	r2, #5
 804342e:	261f      	movs	r6, #31
 8043430:	4096      	lsls	r6, r2
 8043432:	ea21 0106 	bic.w	r1, r1, r6
 8043436:	6359      	str	r1, [r3, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8043438:	6b59      	ldr	r1, [r3, #52]	; 0x34
 804343a:	fa04 f202 	lsl.w	r2, r4, r2
 804343e:	430a      	orrs	r2, r1
 8043440:	635a      	str	r2, [r3, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8043442:	4a2b      	ldr	r2, [pc, #172]	; (80434f0 <HAL_ADC_ConfigChannel+0x110>)
 8043444:	4293      	cmp	r3, r2
 8043446:	d031      	beq.n	80434ac <HAL_ADC_ConfigChannel+0xcc>
  __HAL_UNLOCK(hadc);
 8043448:	2300      	movs	r3, #0
 804344a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 804344e:	4618      	mov	r0, r3
}
 8043450:	b003      	add	sp, #12
 8043452:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8043454:	691f      	ldr	r7, [r3, #16]
 8043456:	eb05 0245 	add.w	r2, r5, r5, lsl #1
 804345a:	f04f 0c07 	mov.w	ip, #7
 804345e:	fa0c fc02 	lsl.w	ip, ip, r2
 8043462:	ea27 070c 	bic.w	r7, r7, ip
 8043466:	611f      	str	r7, [r3, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8043468:	691f      	ldr	r7, [r3, #16]
 804346a:	fa06 f202 	lsl.w	r2, r6, r2
 804346e:	433a      	orrs	r2, r7
 8043470:	611a      	str	r2, [r3, #16]
 8043472:	e7d5      	b.n	8043420 <HAL_ADC_ConfigChannel+0x40>
  else if (sConfig->Rank < 13U)
 8043474:	290c      	cmp	r1, #12
 8043476:	f04f 011f 	mov.w	r1, #31
 804347a:	d80b      	bhi.n	8043494 <HAL_ADC_ConfigChannel+0xb4>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 804347c:	6b1e      	ldr	r6, [r3, #48]	; 0x30
 804347e:	3a23      	subs	r2, #35	; 0x23
 8043480:	4091      	lsls	r1, r2
 8043482:	ea26 0101 	bic.w	r1, r6, r1
 8043486:	6319      	str	r1, [r3, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8043488:	6b19      	ldr	r1, [r3, #48]	; 0x30
 804348a:	fa04 f202 	lsl.w	r2, r4, r2
 804348e:	430a      	orrs	r2, r1
 8043490:	631a      	str	r2, [r3, #48]	; 0x30
 8043492:	e7d6      	b.n	8043442 <HAL_ADC_ConfigChannel+0x62>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8043494:	6ade      	ldr	r6, [r3, #44]	; 0x2c
 8043496:	3a41      	subs	r2, #65	; 0x41
 8043498:	4091      	lsls	r1, r2
 804349a:	ea26 0101 	bic.w	r1, r6, r1
 804349e:	62d9      	str	r1, [r3, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80434a0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80434a2:	fa04 f202 	lsl.w	r2, r4, r2
 80434a6:	430a      	orrs	r2, r1
 80434a8:	62da      	str	r2, [r3, #44]	; 0x2c
 80434aa:	e7ca      	b.n	8043442 <HAL_ADC_ConfigChannel+0x62>
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80434ac:	2d12      	cmp	r5, #18
 80434ae:	d104      	bne.n	80434ba <HAL_ADC_ConfigChannel+0xda>
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80434b0:	4a10      	ldr	r2, [pc, #64]	; (80434f4 <HAL_ADC_ConfigChannel+0x114>)
 80434b2:	6853      	ldr	r3, [r2, #4]
 80434b4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80434b8:	6053      	str	r3, [r2, #4]
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80434ba:	f1a5 0310 	sub.w	r3, r5, #16
 80434be:	2b01      	cmp	r3, #1
 80434c0:	d8c2      	bhi.n	8043448 <HAL_ADC_ConfigChannel+0x68>
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80434c2:	4a0c      	ldr	r2, [pc, #48]	; (80434f4 <HAL_ADC_ConfigChannel+0x114>)
 80434c4:	6853      	ldr	r3, [r2, #4]
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80434c6:	2d10      	cmp	r5, #16
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80434c8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80434cc:	6053      	str	r3, [r2, #4]
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80434ce:	d1bb      	bne.n	8043448 <HAL_ADC_ConfigChannel+0x68>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80434d0:	4b09      	ldr	r3, [pc, #36]	; (80434f8 <HAL_ADC_ConfigChannel+0x118>)
 80434d2:	4a0a      	ldr	r2, [pc, #40]	; (80434fc <HAL_ADC_ConfigChannel+0x11c>)
 80434d4:	681b      	ldr	r3, [r3, #0]
 80434d6:	fbb3 f2f2 	udiv	r2, r3, r2
 80434da:	230a      	movs	r3, #10
 80434dc:	4353      	muls	r3, r2
        counter--;
 80434de:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 80434e0:	9b01      	ldr	r3, [sp, #4]
 80434e2:	2b00      	cmp	r3, #0
 80434e4:	d0b0      	beq.n	8043448 <HAL_ADC_ConfigChannel+0x68>
        counter--;
 80434e6:	9b01      	ldr	r3, [sp, #4]
 80434e8:	3b01      	subs	r3, #1
 80434ea:	e7f8      	b.n	80434de <HAL_ADC_ConfigChannel+0xfe>
  __HAL_LOCK(hadc);
 80434ec:	2002      	movs	r0, #2
 80434ee:	e7af      	b.n	8043450 <HAL_ADC_ConfigChannel+0x70>
 80434f0:	40012000 	.word	0x40012000
 80434f4:	40012300 	.word	0x40012300
 80434f8:	200010b8 	.word	0x200010b8
 80434fc:	000f4240 	.word	0x000f4240

08043500 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8043500:	4a07      	ldr	r2, [pc, #28]	; (8043520 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8043502:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8043504:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8043508:	041b      	lsls	r3, r3, #16
 804350a:	0c1b      	lsrs	r3, r3, #16
 804350c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8043510:	0200      	lsls	r0, r0, #8
 8043512:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8043516:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 804351a:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 804351c:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 804351e:	4770      	bx	lr
 8043520:	e000ed00 	.word	0xe000ed00

08043524 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8043524:	4b17      	ldr	r3, [pc, #92]	; (8043584 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8043526:	b570      	push	{r4, r5, r6, lr}
 8043528:	68dc      	ldr	r4, [r3, #12]
 804352a:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 804352e:	f1c4 0507 	rsb	r5, r4, #7
 8043532:	2d04      	cmp	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8043534:	f104 0304 	add.w	r3, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8043538:	bf28      	it	cs
 804353a:	2504      	movcs	r5, #4

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 804353c:	f04f 36ff 	mov.w	r6, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8043540:	2b06      	cmp	r3, #6
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8043542:	fa06 f305 	lsl.w	r3, r6, r5
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8043546:	bf8c      	ite	hi
 8043548:	3c03      	subhi	r4, #3
 804354a:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 804354c:	ea21 0303 	bic.w	r3, r1, r3
 8043550:	40a3      	lsls	r3, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8043552:	fa06 f404 	lsl.w	r4, r6, r4
 8043556:	ea22 0404 	bic.w	r4, r2, r4
  if ((int32_t)(IRQn) >= 0)
 804355a:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 804355c:	ea43 0304 	orr.w	r3, r3, r4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8043560:	bfa8      	it	ge
 8043562:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
 8043566:	ea4f 1303 	mov.w	r3, r3, lsl #4
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 804356a:	bfbc      	itt	lt
 804356c:	f000 000f 	andlt.w	r0, r0, #15
 8043570:	4a05      	ldrlt	r2, [pc, #20]	; (8043588 <HAL_NVIC_SetPriority+0x64>)
 8043572:	b2db      	uxtb	r3, r3
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8043574:	bfaa      	itet	ge
 8043576:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 804357a:	5413      	strblt	r3, [r2, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 804357c:	f880 3300 	strbge.w	r3, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8043580:	bd70      	pop	{r4, r5, r6, pc}
 8043582:	bf00      	nop
 8043584:	e000ed00 	.word	0xe000ed00
 8043588:	e000ed14 	.word	0xe000ed14

0804358c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 804358c:	2800      	cmp	r0, #0
 804358e:	db08      	blt.n	80435a2 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8043590:	0942      	lsrs	r2, r0, #5
 8043592:	2301      	movs	r3, #1
 8043594:	f000 001f 	and.w	r0, r0, #31
 8043598:	fa03 f000 	lsl.w	r0, r3, r0
 804359c:	4b01      	ldr	r3, [pc, #4]	; (80435a4 <HAL_NVIC_EnableIRQ+0x18>)
 804359e:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80435a2:	4770      	bx	lr
 80435a4:	e000e100 	.word	0xe000e100

080435a8 <HAL_NVIC_DisableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80435a8:	2800      	cmp	r0, #0
 80435aa:	db0d      	blt.n	80435c8 <HAL_NVIC_DisableIRQ+0x20>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80435ac:	0943      	lsrs	r3, r0, #5
 80435ae:	2201      	movs	r2, #1
 80435b0:	f000 001f 	and.w	r0, r0, #31
 80435b4:	fa02 f000 	lsl.w	r0, r2, r0
 80435b8:	3320      	adds	r3, #32
 80435ba:	4a04      	ldr	r2, [pc, #16]	; (80435cc <HAL_NVIC_DisableIRQ+0x24>)
 80435bc:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80435c0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80435c4:	f3bf 8f6f 	isb	sy
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
}
 80435c8:	4770      	bx	lr
 80435ca:	bf00      	nop
 80435cc:	e000e100 	.word	0xe000e100

080435d0 <HAL_NVIC_SystemReset>:
  __ASM volatile ("dsb 0xF":::"memory");
 80435d0:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80435d4:	4905      	ldr	r1, [pc, #20]	; (80435ec <HAL_NVIC_SystemReset+0x1c>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80435d6:	4b06      	ldr	r3, [pc, #24]	; (80435f0 <HAL_NVIC_SystemReset+0x20>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80435d8:	68ca      	ldr	r2, [r1, #12]
 80435da:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80435de:	4313      	orrs	r3, r2
 80435e0:	60cb      	str	r3, [r1, #12]
 80435e2:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80435e6:	bf00      	nop
 80435e8:	e7fd      	b.n	80435e6 <HAL_NVIC_SystemReset+0x16>
 80435ea:	bf00      	nop
 80435ec:	e000ed00 	.word	0xe000ed00
 80435f0:	05fa0004 	.word	0x05fa0004

080435f4 <HAL_NVIC_ClearPendingIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80435f4:	2800      	cmp	r0, #0
 80435f6:	db09      	blt.n	804360c <HAL_NVIC_ClearPendingIRQ+0x18>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80435f8:	0943      	lsrs	r3, r0, #5
 80435fa:	2201      	movs	r2, #1
 80435fc:	f000 001f 	and.w	r0, r0, #31
 8043600:	fa02 f000 	lsl.w	r0, r2, r0
 8043604:	3360      	adds	r3, #96	; 0x60
 8043606:	4a02      	ldr	r2, [pc, #8]	; (8043610 <HAL_NVIC_ClearPendingIRQ+0x1c>)
 8043608:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
}
 804360c:	4770      	bx	lr
 804360e:	bf00      	nop
 8043610:	e000e100 	.word	0xe000e100

08043614 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8043614:	6803      	ldr	r3, [r0, #0]
 8043616:	b2da      	uxtb	r2, r3
 8043618:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 804361c:	f023 0303 	bic.w	r3, r3, #3
 8043620:	2118      	movs	r1, #24
 8043622:	3a10      	subs	r2, #16
 8043624:	fbb2 f2f1 	udiv	r2, r2, r1
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8043628:	4904      	ldr	r1, [pc, #16]	; (804363c <DMA_CalcBaseAndBitshift+0x28>)
  
  if (stream_number > 3U)
 804362a:	2a03      	cmp	r2, #3
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 804362c:	bf88      	it	hi
 804362e:	3304      	addhi	r3, #4
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8043630:	5c89      	ldrb	r1, [r1, r2]
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8043632:	6583      	str	r3, [r0, #88]	; 0x58
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8043634:	65c1      	str	r1, [r0, #92]	; 0x5c
  }
  
  return hdma->StreamBaseAddress;
}
 8043636:	6d80      	ldr	r0, [r0, #88]	; 0x58
 8043638:	4770      	bx	lr
 804363a:	bf00      	nop
 804363c:	08051998 	.word	0x08051998

08043640 <HAL_DMA_Init>:
{
 8043640:	b570      	push	{r4, r5, r6, lr}
 8043642:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8043644:	f7ff fd56 	bl	80430f4 <HAL_GetTick>
 8043648:	4605      	mov	r5, r0
  if(hdma == NULL)
 804364a:	2c00      	cmp	r4, #0
 804364c:	d071      	beq.n	8043732 <HAL_DMA_Init+0xf2>
  __HAL_UNLOCK(hdma);
 804364e:	2300      	movs	r3, #0
 8043650:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  __HAL_DMA_DISABLE(hdma);
 8043654:	6822      	ldr	r2, [r4, #0]
  hdma->State = HAL_DMA_STATE_BUSY;
 8043656:	2302      	movs	r3, #2
 8043658:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 804365c:	6813      	ldr	r3, [r2, #0]
 804365e:	f023 0301 	bic.w	r3, r3, #1
 8043662:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8043664:	6821      	ldr	r1, [r4, #0]
 8043666:	680b      	ldr	r3, [r1, #0]
 8043668:	07d8      	lsls	r0, r3, #31
 804366a:	d43c      	bmi.n	80436e6 <HAL_DMA_Init+0xa6>
  tmp = hdma->Instance->CR;
 804366c:	680b      	ldr	r3, [r1, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 804366e:	4d32      	ldr	r5, [pc, #200]	; (8043738 <HAL_DMA_Init+0xf8>)
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8043670:	69a0      	ldr	r0, [r4, #24]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8043672:	401d      	ands	r5, r3
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8043674:	e9d4 2301 	ldrd	r2, r3, [r4, #4]
 8043678:	4313      	orrs	r3, r2
 804367a:	68e2      	ldr	r2, [r4, #12]
 804367c:	4313      	orrs	r3, r2
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 804367e:	6922      	ldr	r2, [r4, #16]
 8043680:	4313      	orrs	r3, r2
 8043682:	6962      	ldr	r2, [r4, #20]
 8043684:	4313      	orrs	r3, r2
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8043686:	69e2      	ldr	r2, [r4, #28]
 8043688:	4303      	orrs	r3, r0
 804368a:	4313      	orrs	r3, r2
          hdma->Init.Mode                | hdma->Init.Priority;
 804368c:	6a22      	ldr	r2, [r4, #32]
 804368e:	4313      	orrs	r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8043690:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8043692:	2a04      	cmp	r2, #4
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8043694:	ea43 0305 	orr.w	r3, r3, r5
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8043698:	bf02      	ittt	eq
 804369a:	e9d4 560b 	ldrdeq	r5, r6, [r4, #44]	; 0x2c
 804369e:	4335      	orreq	r5, r6
 80436a0:	432b      	orreq	r3, r5
  hdma->Instance->CR = tmp;  
 80436a2:	600b      	str	r3, [r1, #0]
  tmp = hdma->Instance->FCR;
 80436a4:	694b      	ldr	r3, [r1, #20]
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80436a6:	2a04      	cmp	r2, #4
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80436a8:	f023 0307 	bic.w	r3, r3, #7
  tmp |= hdma->Init.FIFOMode;
 80436ac:	ea43 0302 	orr.w	r3, r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80436b0:	d10b      	bne.n	80436ca <HAL_DMA_Init+0x8a>
    tmp |= hdma->Init.FIFOThreshold;
 80436b2:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80436b4:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    tmp |= hdma->Init.FIFOThreshold;
 80436b6:	4313      	orrs	r3, r2
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80436b8:	b13d      	cbz	r5, 80436ca <HAL_DMA_Init+0x8a>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80436ba:	b9f8      	cbnz	r0, 80436fc <HAL_DMA_Init+0xbc>
  {
    switch (tmp)
 80436bc:	2a01      	cmp	r2, #1
 80436be:	d02d      	beq.n	804371c <HAL_DMA_Init+0xdc>
 80436c0:	d301      	bcc.n	80436c6 <HAL_DMA_Init+0x86>
 80436c2:	2a02      	cmp	r2, #2
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80436c4:	d101      	bne.n	80436ca <HAL_DMA_Init+0x8a>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80436c6:	01ea      	lsls	r2, r5, #7
 80436c8:	d42b      	bmi.n	8043722 <HAL_DMA_Init+0xe2>
  hdma->Instance->FCR = tmp;
 80436ca:	614b      	str	r3, [r1, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80436cc:	4620      	mov	r0, r4
 80436ce:	f7ff ffa1 	bl	8043614 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80436d2:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80436d4:	233f      	movs	r3, #63	; 0x3f
 80436d6:	4093      	lsls	r3, r2
 80436d8:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80436da:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 80436dc:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80436de:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 80436e0:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 80436e4:	e009      	b.n	80436fa <HAL_DMA_Init+0xba>
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80436e6:	f7ff fd05 	bl	80430f4 <HAL_GetTick>
 80436ea:	1b40      	subs	r0, r0, r5
 80436ec:	2805      	cmp	r0, #5
 80436ee:	d9b9      	bls.n	8043664 <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80436f0:	2320      	movs	r3, #32
 80436f2:	6563      	str	r3, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80436f4:	2003      	movs	r0, #3
        hdma->State = HAL_DMA_STATE_READY;
 80436f6:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
}
 80436fa:	bd70      	pop	{r4, r5, r6, pc}
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80436fc:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 8043700:	d113      	bne.n	804372a <HAL_DMA_Init+0xea>
    switch (tmp)
 8043702:	2a03      	cmp	r2, #3
 8043704:	d8e1      	bhi.n	80436ca <HAL_DMA_Init+0x8a>
 8043706:	a001      	add	r0, pc, #4	; (adr r0, 804370c <HAL_DMA_Init+0xcc>)
 8043708:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
 804370c:	08043723 	.word	0x08043723
 8043710:	080436c7 	.word	0x080436c7
 8043714:	08043723 	.word	0x08043723
 8043718:	0804371d 	.word	0x0804371d
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 804371c:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 8043720:	d1d3      	bne.n	80436ca <HAL_DMA_Init+0x8a>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8043722:	2340      	movs	r3, #64	; 0x40
 8043724:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8043726:	2001      	movs	r0, #1
 8043728:	e7e5      	b.n	80436f6 <HAL_DMA_Init+0xb6>
    switch (tmp)
 804372a:	2a02      	cmp	r2, #2
 804372c:	d9f9      	bls.n	8043722 <HAL_DMA_Init+0xe2>
 804372e:	2a03      	cmp	r2, #3
 8043730:	e7c8      	b.n	80436c4 <HAL_DMA_Init+0x84>
    return HAL_ERROR;
 8043732:	2001      	movs	r0, #1
 8043734:	e7e1      	b.n	80436fa <HAL_DMA_Init+0xba>
 8043736:	bf00      	nop
 8043738:	f010803f 	.word	0xf010803f

0804373c <HAL_DMA_DeInit>:
{
 804373c:	b538      	push	{r3, r4, r5, lr}
  if(hdma == NULL)
 804373e:	4605      	mov	r5, r0
 8043740:	b320      	cbz	r0, 804378c <HAL_DMA_DeInit+0x50>
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8043742:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
 8043746:	b2e4      	uxtb	r4, r4
 8043748:	2c02      	cmp	r4, #2
 804374a:	d01d      	beq.n	8043788 <HAL_DMA_DeInit+0x4c>
  __HAL_DMA_DISABLE(hdma);
 804374c:	6803      	ldr	r3, [r0, #0]
 804374e:	681a      	ldr	r2, [r3, #0]
 8043750:	f022 0201 	bic.w	r2, r2, #1
  hdma->Instance->CR   = 0U;
 8043754:	2400      	movs	r4, #0
  __HAL_DMA_DISABLE(hdma);
 8043756:	601a      	str	r2, [r3, #0]
  hdma->Instance->FCR  = 0x00000021U;
 8043758:	2221      	movs	r2, #33	; 0x21
  hdma->Instance->CR   = 0U;
 804375a:	601c      	str	r4, [r3, #0]
  hdma->Instance->NDTR = 0U;
 804375c:	605c      	str	r4, [r3, #4]
  hdma->Instance->PAR  = 0U;
 804375e:	609c      	str	r4, [r3, #8]
  hdma->Instance->M0AR = 0U;
 8043760:	60dc      	str	r4, [r3, #12]
  hdma->Instance->M1AR = 0U;
 8043762:	611c      	str	r4, [r3, #16]
  hdma->Instance->FCR  = 0x00000021U;
 8043764:	615a      	str	r2, [r3, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8043766:	f7ff ff55 	bl	8043614 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 804376a:	6dea      	ldr	r2, [r5, #92]	; 0x5c
 804376c:	233f      	movs	r3, #63	; 0x3f
 804376e:	4093      	lsls	r3, r2
  hdma->XferHalfCpltCallback = NULL;
 8043770:	e9c5 440f 	strd	r4, r4, [r5, #60]	; 0x3c
  hdma->XferM1HalfCpltCallback = NULL;
 8043774:	e9c5 4411 	strd	r4, r4, [r5, #68]	; 0x44
  hdma->XferAbortCallback = NULL;
 8043778:	e9c5 4413 	strd	r4, r4, [r5, #76]	; 0x4c
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 804377c:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 804377e:	656c      	str	r4, [r5, #84]	; 0x54
  __HAL_UNLOCK(hdma);
 8043780:	f885 4034 	strb.w	r4, [r5, #52]	; 0x34
  hdma->State = HAL_DMA_STATE_RESET;
 8043784:	f885 4035 	strb.w	r4, [r5, #53]	; 0x35
    return HAL_BUSY;
 8043788:	4620      	mov	r0, r4
 804378a:	e000      	b.n	804378e <HAL_DMA_DeInit+0x52>
    return HAL_ERROR;
 804378c:	2001      	movs	r0, #1
}
 804378e:	bd38      	pop	{r3, r4, r5, pc}

08043790 <HAL_DMA_Start_IT>:
{
 8043790:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hdma);
 8043792:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
 8043796:	2c01      	cmp	r4, #1
 8043798:	d032      	beq.n	8043800 <HAL_DMA_Start_IT+0x70>
 804379a:	2401      	movs	r4, #1
 804379c:	f880 4034 	strb.w	r4, [r0, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 80437a0:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80437a4:	6d86      	ldr	r6, [r0, #88]	; 0x58
  if(HAL_DMA_STATE_READY == hdma->State)
 80437a6:	2c01      	cmp	r4, #1
 80437a8:	f04f 0500 	mov.w	r5, #0
 80437ac:	f04f 0402 	mov.w	r4, #2
 80437b0:	d124      	bne.n	80437fc <HAL_DMA_Start_IT+0x6c>
    hdma->State = HAL_DMA_STATE_BUSY;
 80437b2:	f880 4035 	strb.w	r4, [r0, #53]	; 0x35
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80437b6:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80437b8:	6545      	str	r5, [r0, #84]	; 0x54
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80437ba:	6825      	ldr	r5, [r4, #0]
 80437bc:	f425 2580 	bic.w	r5, r5, #262144	; 0x40000
 80437c0:	6025      	str	r5, [r4, #0]
  hdma->Instance->NDTR = DataLength;
 80437c2:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80437c4:	6883      	ldr	r3, [r0, #8]
 80437c6:	2b40      	cmp	r3, #64	; 0x40
    hdma->Instance->PAR = DstAddress;
 80437c8:	bf0e      	itee	eq
 80437ca:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->PAR = SrcAddress;
 80437cc:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->M0AR = DstAddress;
 80437ce:	60e2      	strne	r2, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80437d0:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
    hdma->Instance->M0AR = SrcAddress;
 80437d2:	bf08      	it	eq
 80437d4:	60e1      	streq	r1, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80437d6:	233f      	movs	r3, #63	; 0x3f
 80437d8:	4093      	lsls	r3, r2
 80437da:	60b3      	str	r3, [r6, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80437dc:	6823      	ldr	r3, [r4, #0]
 80437de:	f043 0316 	orr.w	r3, r3, #22
 80437e2:	6023      	str	r3, [r4, #0]
    if(hdma->XferHalfCpltCallback != NULL)
 80437e4:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80437e6:	b11b      	cbz	r3, 80437f0 <HAL_DMA_Start_IT+0x60>
      hdma->Instance->CR  |= DMA_IT_HT;
 80437e8:	6823      	ldr	r3, [r4, #0]
 80437ea:	f043 0308 	orr.w	r3, r3, #8
 80437ee:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 80437f0:	6823      	ldr	r3, [r4, #0]
 80437f2:	f043 0301 	orr.w	r3, r3, #1
 80437f6:	6023      	str	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80437f8:	2000      	movs	r0, #0
}
 80437fa:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_UNLOCK(hdma);	  
 80437fc:	f880 5034 	strb.w	r5, [r0, #52]	; 0x34
  __HAL_LOCK(hdma);
 8043800:	2002      	movs	r0, #2
 8043802:	e7fa      	b.n	80437fa <HAL_DMA_Start_IT+0x6a>

08043804 <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8043804:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8043808:	2b02      	cmp	r3, #2
 804380a:	d003      	beq.n	8043814 <HAL_DMA_Abort_IT+0x10>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 804380c:	2380      	movs	r3, #128	; 0x80
 804380e:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 8043810:	2001      	movs	r0, #1
 8043812:	4770      	bx	lr
    __HAL_DMA_DISABLE(hdma);
 8043814:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 8043816:	2305      	movs	r3, #5
 8043818:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 804381c:	6813      	ldr	r3, [r2, #0]
 804381e:	f023 0301 	bic.w	r3, r3, #1
 8043822:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8043824:	2000      	movs	r0, #0
}
 8043826:	4770      	bx	lr

08043828 <HAL_DMA_IRQHandler>:
{
 8043828:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t count = 0U;
 804382a:	2300      	movs	r3, #0
 804382c:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600U;
 804382e:	4b5c      	ldr	r3, [pc, #368]	; (80439a0 <HAL_DMA_IRQHandler+0x178>)
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8043830:	6d85      	ldr	r5, [r0, #88]	; 0x58
  uint32_t timeout = SystemCoreClock / 9600U;
 8043832:	681f      	ldr	r7, [r3, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8043834:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
  tmpisr = regs->ISR;
 8043836:	682e      	ldr	r6, [r5, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8043838:	2208      	movs	r2, #8
 804383a:	409a      	lsls	r2, r3
 804383c:	4232      	tst	r2, r6
{
 804383e:	4604      	mov	r4, r0
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8043840:	d00c      	beq.n	804385c <HAL_DMA_IRQHandler+0x34>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8043842:	6801      	ldr	r1, [r0, #0]
 8043844:	6808      	ldr	r0, [r1, #0]
 8043846:	0740      	lsls	r0, r0, #29
 8043848:	d508      	bpl.n	804385c <HAL_DMA_IRQHandler+0x34>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 804384a:	6808      	ldr	r0, [r1, #0]
 804384c:	f020 0004 	bic.w	r0, r0, #4
 8043850:	6008      	str	r0, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8043852:	60aa      	str	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8043854:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8043856:	f042 0201 	orr.w	r2, r2, #1
 804385a:	6562      	str	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 804385c:	2201      	movs	r2, #1
 804385e:	409a      	lsls	r2, r3
 8043860:	4232      	tst	r2, r6
 8043862:	d008      	beq.n	8043876 <HAL_DMA_IRQHandler+0x4e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8043864:	6821      	ldr	r1, [r4, #0]
 8043866:	6949      	ldr	r1, [r1, #20]
 8043868:	0609      	lsls	r1, r1, #24
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 804386a:	bf41      	itttt	mi
 804386c:	60aa      	strmi	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 804386e:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 8043870:	f042 0202 	orrmi.w	r2, r2, #2
 8043874:	6562      	strmi	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8043876:	2204      	movs	r2, #4
 8043878:	409a      	lsls	r2, r3
 804387a:	4232      	tst	r2, r6
 804387c:	d008      	beq.n	8043890 <HAL_DMA_IRQHandler+0x68>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 804387e:	6821      	ldr	r1, [r4, #0]
 8043880:	6809      	ldr	r1, [r1, #0]
 8043882:	0788      	lsls	r0, r1, #30
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8043884:	bf41      	itttt	mi
 8043886:	60aa      	strmi	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8043888:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 804388a:	f042 0204 	orrmi.w	r2, r2, #4
 804388e:	6562      	strmi	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8043890:	2210      	movs	r2, #16
 8043892:	409a      	lsls	r2, r3
 8043894:	4232      	tst	r2, r6
 8043896:	d010      	beq.n	80438ba <HAL_DMA_IRQHandler+0x92>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8043898:	6823      	ldr	r3, [r4, #0]
 804389a:	6819      	ldr	r1, [r3, #0]
 804389c:	0709      	lsls	r1, r1, #28
 804389e:	d50c      	bpl.n	80438ba <HAL_DMA_IRQHandler+0x92>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80438a0:	60aa      	str	r2, [r5, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80438a2:	681a      	ldr	r2, [r3, #0]
 80438a4:	0350      	lsls	r0, r2, #13
 80438a6:	d537      	bpl.n	8043918 <HAL_DMA_IRQHandler+0xf0>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80438a8:	681b      	ldr	r3, [r3, #0]
 80438aa:	0319      	lsls	r1, r3, #12
 80438ac:	d401      	bmi.n	80438b2 <HAL_DMA_IRQHandler+0x8a>
        if(hdma->XferHalfCpltCallback != NULL)
 80438ae:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80438b0:	e000      	b.n	80438b4 <HAL_DMA_IRQHandler+0x8c>
          if(hdma->XferM1HalfCpltCallback != NULL)
 80438b2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
        if(hdma->XferHalfCpltCallback != NULL)
 80438b4:	b10b      	cbz	r3, 80438ba <HAL_DMA_IRQHandler+0x92>
          hdma->XferHalfCpltCallback(hdma);
 80438b6:	4620      	mov	r0, r4
 80438b8:	4798      	blx	r3
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80438ba:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80438bc:	2220      	movs	r2, #32
 80438be:	408a      	lsls	r2, r1
 80438c0:	4232      	tst	r2, r6
 80438c2:	d03a      	beq.n	804393a <HAL_DMA_IRQHandler+0x112>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80438c4:	6823      	ldr	r3, [r4, #0]
 80438c6:	6818      	ldr	r0, [r3, #0]
 80438c8:	06c6      	lsls	r6, r0, #27
 80438ca:	d536      	bpl.n	804393a <HAL_DMA_IRQHandler+0x112>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80438cc:	60aa      	str	r2, [r5, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80438ce:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 80438d2:	2a05      	cmp	r2, #5
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80438d4:	681a      	ldr	r2, [r3, #0]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80438d6:	d127      	bne.n	8043928 <HAL_DMA_IRQHandler+0x100>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80438d8:	f022 0216 	bic.w	r2, r2, #22
 80438dc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80438de:	695a      	ldr	r2, [r3, #20]
 80438e0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80438e4:	615a      	str	r2, [r3, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80438e6:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80438e8:	b90a      	cbnz	r2, 80438ee <HAL_DMA_IRQHandler+0xc6>
 80438ea:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 80438ec:	b11a      	cbz	r2, 80438f6 <HAL_DMA_IRQHandler+0xce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80438ee:	681a      	ldr	r2, [r3, #0]
 80438f0:	f022 0208 	bic.w	r2, r2, #8
 80438f4:	601a      	str	r2, [r3, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80438f6:	233f      	movs	r3, #63	; 0x3f
 80438f8:	408b      	lsls	r3, r1
 80438fa:	60ab      	str	r3, [r5, #8]
        __HAL_UNLOCK(hdma);
 80438fc:	2300      	movs	r3, #0
 80438fe:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_READY;
 8043902:	2301      	movs	r3, #1
 8043904:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferAbortCallback != NULL)
 8043908:	6d23      	ldr	r3, [r4, #80]	; 0x50
    if(hdma->XferErrorCallback != NULL)
 804390a:	2b00      	cmp	r3, #0
 804390c:	d045      	beq.n	804399a <HAL_DMA_IRQHandler+0x172>
      hdma->XferErrorCallback(hdma);
 804390e:	4620      	mov	r0, r4
}
 8043910:	b003      	add	sp, #12
 8043912:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
      hdma->XferErrorCallback(hdma);
 8043916:	4718      	bx	r3
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8043918:	681a      	ldr	r2, [r3, #0]
 804391a:	05d2      	lsls	r2, r2, #23
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 804391c:	bf5e      	ittt	pl
 804391e:	681a      	ldrpl	r2, [r3, #0]
 8043920:	f022 0208 	bicpl.w	r2, r2, #8
 8043924:	601a      	strpl	r2, [r3, #0]
 8043926:	e7c2      	b.n	80438ae <HAL_DMA_IRQHandler+0x86>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8043928:	0350      	lsls	r0, r2, #13
 804392a:	d527      	bpl.n	804397c <HAL_DMA_IRQHandler+0x154>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 804392c:	681b      	ldr	r3, [r3, #0]
 804392e:	0319      	lsls	r1, r3, #12
 8043930:	d431      	bmi.n	8043996 <HAL_DMA_IRQHandler+0x16e>
          if(hdma->XferM1CpltCallback != NULL)
 8043932:	6c63      	ldr	r3, [r4, #68]	; 0x44
        if(hdma->XferCpltCallback != NULL)
 8043934:	b10b      	cbz	r3, 804393a <HAL_DMA_IRQHandler+0x112>
          hdma->XferCpltCallback(hdma);
 8043936:	4620      	mov	r0, r4
 8043938:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 804393a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 804393c:	b36b      	cbz	r3, 804399a <HAL_DMA_IRQHandler+0x172>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 804393e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8043940:	07da      	lsls	r2, r3, #31
 8043942:	d519      	bpl.n	8043978 <HAL_DMA_IRQHandler+0x150>
      hdma->State = HAL_DMA_STATE_ABORT;
 8043944:	2305      	movs	r3, #5
      __HAL_DMA_DISABLE(hdma);
 8043946:	6822      	ldr	r2, [r4, #0]
      hdma->State = HAL_DMA_STATE_ABORT;
 8043948:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 804394c:	6813      	ldr	r3, [r2, #0]
 804394e:	f023 0301 	bic.w	r3, r3, #1
 8043952:	6013      	str	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8043954:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8043958:	fbb7 f7f3 	udiv	r7, r7, r3
        if (++count > timeout)
 804395c:	9b01      	ldr	r3, [sp, #4]
 804395e:	3301      	adds	r3, #1
 8043960:	42bb      	cmp	r3, r7
 8043962:	9301      	str	r3, [sp, #4]
 8043964:	d802      	bhi.n	804396c <HAL_DMA_IRQHandler+0x144>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8043966:	6813      	ldr	r3, [r2, #0]
 8043968:	07db      	lsls	r3, r3, #31
 804396a:	d4f7      	bmi.n	804395c <HAL_DMA_IRQHandler+0x134>
      __HAL_UNLOCK(hdma);
 804396c:	2300      	movs	r3, #0
 804396e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8043972:	2301      	movs	r3, #1
 8043974:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    if(hdma->XferErrorCallback != NULL)
 8043978:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 804397a:	e7c6      	b.n	804390a <HAL_DMA_IRQHandler+0xe2>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 804397c:	681a      	ldr	r2, [r3, #0]
 804397e:	f412 7280 	ands.w	r2, r2, #256	; 0x100
 8043982:	d108      	bne.n	8043996 <HAL_DMA_IRQHandler+0x16e>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8043984:	6819      	ldr	r1, [r3, #0]
 8043986:	f021 0110 	bic.w	r1, r1, #16
 804398a:	6019      	str	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 804398c:	2301      	movs	r3, #1
          __HAL_UNLOCK(hdma);
 804398e:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 8043992:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferCpltCallback != NULL)
 8043996:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8043998:	e7cc      	b.n	8043934 <HAL_DMA_IRQHandler+0x10c>
}
 804399a:	b003      	add	sp, #12
 804399c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 804399e:	bf00      	nop
 80439a0:	200010b8 	.word	0x200010b8

080439a4 <HAL_DMA_GetError>:
  return hdma->ErrorCode;
 80439a4:	6d40      	ldr	r0, [r0, #84]	; 0x54
}
 80439a6:	4770      	bx	lr

080439a8 <FLASH_Program_DoubleWord>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80439a8:	4909      	ldr	r1, [pc, #36]	; (80439d0 <FLASH_Program_DoubleWord+0x28>)
{
 80439aa:	b510      	push	{r4, lr}
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80439ac:	690c      	ldr	r4, [r1, #16]
 80439ae:	f424 7440 	bic.w	r4, r4, #768	; 0x300
 80439b2:	610c      	str	r4, [r1, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 80439b4:	690c      	ldr	r4, [r1, #16]
 80439b6:	f444 7440 	orr.w	r4, r4, #768	; 0x300
 80439ba:	610c      	str	r4, [r1, #16]
  FLASH->CR |= FLASH_CR_PG;
 80439bc:	690c      	ldr	r4, [r1, #16]
 80439be:	f044 0401 	orr.w	r4, r4, #1
 80439c2:	610c      	str	r4, [r1, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 80439c4:	6002      	str	r2, [r0, #0]
  __ASM volatile ("isb 0xF":::"memory");
 80439c6:	f3bf 8f6f 	isb	sy
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 80439ca:	6043      	str	r3, [r0, #4]
}
 80439cc:	bd10      	pop	{r4, pc}
 80439ce:	bf00      	nop
 80439d0:	40023c00 	.word	0x40023c00

080439d4 <FLASH_Program_Word>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80439d4:	4b07      	ldr	r3, [pc, #28]	; (80439f4 <FLASH_Program_Word+0x20>)
 80439d6:	691a      	ldr	r2, [r3, #16]
 80439d8:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80439dc:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 80439de:	691a      	ldr	r2, [r3, #16]
 80439e0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80439e4:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 80439e6:	691a      	ldr	r2, [r3, #16]
 80439e8:	f042 0201 	orr.w	r2, r2, #1
 80439ec:	611a      	str	r2, [r3, #16]

  *(__IO uint32_t*)Address = Data;
 80439ee:	6001      	str	r1, [r0, #0]
}
 80439f0:	4770      	bx	lr
 80439f2:	bf00      	nop
 80439f4:	40023c00 	.word	0x40023c00

080439f8 <FLASH_Program_HalfWord>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80439f8:	4b07      	ldr	r3, [pc, #28]	; (8043a18 <FLASH_Program_HalfWord+0x20>)
 80439fa:	691a      	ldr	r2, [r3, #16]
 80439fc:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8043a00:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8043a02:	691a      	ldr	r2, [r3, #16]
 8043a04:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8043a08:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 8043a0a:	691a      	ldr	r2, [r3, #16]
 8043a0c:	f042 0201 	orr.w	r2, r2, #1
 8043a10:	611a      	str	r2, [r3, #16]

  *(__IO uint16_t*)Address = Data;
 8043a12:	8001      	strh	r1, [r0, #0]
}
 8043a14:	4770      	bx	lr
 8043a16:	bf00      	nop
 8043a18:	40023c00 	.word	0x40023c00

08043a1c <FLASH_SetErrorCode>:
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8043a1c:	4b1a      	ldr	r3, [pc, #104]	; (8043a88 <FLASH_SetErrorCode+0x6c>)
 8043a1e:	68da      	ldr	r2, [r3, #12]
 8043a20:	06d2      	lsls	r2, r2, #27
 8043a22:	d506      	bpl.n	8043a32 <FLASH_SetErrorCode+0x16>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8043a24:	4919      	ldr	r1, [pc, #100]	; (8043a8c <FLASH_SetErrorCode+0x70>)
 8043a26:	69ca      	ldr	r2, [r1, #28]
 8043a28:	f042 0210 	orr.w	r2, r2, #16
 8043a2c:	61ca      	str	r2, [r1, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8043a2e:	2210      	movs	r2, #16
 8043a30:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8043a32:	68da      	ldr	r2, [r3, #12]
 8043a34:	0690      	lsls	r0, r2, #26
 8043a36:	d506      	bpl.n	8043a46 <FLASH_SetErrorCode+0x2a>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8043a38:	4914      	ldr	r1, [pc, #80]	; (8043a8c <FLASH_SetErrorCode+0x70>)
 8043a3a:	69ca      	ldr	r2, [r1, #28]
 8043a3c:	f042 0208 	orr.w	r2, r2, #8
 8043a40:	61ca      	str	r2, [r1, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8043a42:	2220      	movs	r2, #32
 8043a44:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8043a46:	4b10      	ldr	r3, [pc, #64]	; (8043a88 <FLASH_SetErrorCode+0x6c>)
 8043a48:	68da      	ldr	r2, [r3, #12]
 8043a4a:	0651      	lsls	r1, r2, #25
 8043a4c:	d506      	bpl.n	8043a5c <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8043a4e:	490f      	ldr	r1, [pc, #60]	; (8043a8c <FLASH_SetErrorCode+0x70>)
 8043a50:	69ca      	ldr	r2, [r1, #28]
 8043a52:	f042 0204 	orr.w	r2, r2, #4
 8043a56:	61ca      	str	r2, [r1, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8043a58:	2240      	movs	r2, #64	; 0x40
 8043a5a:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8043a5c:	68da      	ldr	r2, [r3, #12]
 8043a5e:	0612      	lsls	r2, r2, #24
 8043a60:	d506      	bpl.n	8043a70 <FLASH_SetErrorCode+0x54>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8043a62:	490a      	ldr	r1, [pc, #40]	; (8043a8c <FLASH_SetErrorCode+0x70>)
 8043a64:	69ca      	ldr	r2, [r1, #28]
 8043a66:	f042 0202 	orr.w	r2, r2, #2
 8043a6a:	61ca      	str	r2, [r1, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8043a6c:	2280      	movs	r2, #128	; 0x80
 8043a6e:	60da      	str	r2, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8043a70:	4a05      	ldr	r2, [pc, #20]	; (8043a88 <FLASH_SetErrorCode+0x6c>)
 8043a72:	68d3      	ldr	r3, [r2, #12]
 8043a74:	079b      	lsls	r3, r3, #30
 8043a76:	d506      	bpl.n	8043a86 <FLASH_SetErrorCode+0x6a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8043a78:	4904      	ldr	r1, [pc, #16]	; (8043a8c <FLASH_SetErrorCode+0x70>)
 8043a7a:	69cb      	ldr	r3, [r1, #28]
 8043a7c:	f043 0320 	orr.w	r3, r3, #32
 8043a80:	61cb      	str	r3, [r1, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8043a82:	2302      	movs	r3, #2
 8043a84:	60d3      	str	r3, [r2, #12]
  }
}
 8043a86:	4770      	bx	lr
 8043a88:	40023c00 	.word	0x40023c00
 8043a8c:	200108a4 	.word	0x200108a4

08043a90 <HAL_FLASH_Unlock>:
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8043a90:	4b06      	ldr	r3, [pc, #24]	; (8043aac <HAL_FLASH_Unlock+0x1c>)
 8043a92:	691a      	ldr	r2, [r3, #16]
 8043a94:	2a00      	cmp	r2, #0
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8043a96:	bfbf      	itttt	lt
 8043a98:	4a05      	ldrlt	r2, [pc, #20]	; (8043ab0 <HAL_FLASH_Unlock+0x20>)
 8043a9a:	605a      	strlt	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8043a9c:	f102 3288 	addlt.w	r2, r2, #2290649224	; 0x88888888
 8043aa0:	605a      	strlt	r2, [r3, #4]
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8043aa2:	bfba      	itte	lt
 8043aa4:	6918      	ldrlt	r0, [r3, #16]
  HAL_StatusTypeDef status = HAL_OK;
 8043aa6:	0fc0      	lsrlt	r0, r0, #31
 8043aa8:	2000      	movge	r0, #0
}
 8043aaa:	4770      	bx	lr
 8043aac:	40023c00 	.word	0x40023c00
 8043ab0:	45670123 	.word	0x45670123

08043ab4 <HAL_FLASH_Lock>:
  FLASH->CR |= FLASH_CR_LOCK;
 8043ab4:	4a03      	ldr	r2, [pc, #12]	; (8043ac4 <HAL_FLASH_Lock+0x10>)
 8043ab6:	6913      	ldr	r3, [r2, #16]
 8043ab8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8043abc:	6113      	str	r3, [r2, #16]
}
 8043abe:	2000      	movs	r0, #0
 8043ac0:	4770      	bx	lr
 8043ac2:	bf00      	nop
 8043ac4:	40023c00 	.word	0x40023c00

08043ac8 <HAL_FLASH_GetError>:
   return pFlash.ErrorCode;
 8043ac8:	4b01      	ldr	r3, [pc, #4]	; (8043ad0 <HAL_FLASH_GetError+0x8>)
 8043aca:	69d8      	ldr	r0, [r3, #28]
}  
 8043acc:	4770      	bx	lr
 8043ace:	bf00      	nop
 8043ad0:	200108a4 	.word	0x200108a4

08043ad4 <FLASH_WaitForLastOperation>:
{ 
 8043ad4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8043ad6:	4b12      	ldr	r3, [pc, #72]	; (8043b20 <FLASH_WaitForLastOperation+0x4c>)
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8043ad8:	4c12      	ldr	r4, [pc, #72]	; (8043b24 <FLASH_WaitForLastOperation+0x50>)
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8043ada:	2200      	movs	r2, #0
{ 
 8043adc:	4605      	mov	r5, r0
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8043ade:	61da      	str	r2, [r3, #28]
  tickstart = HAL_GetTick();
 8043ae0:	f7ff fb08 	bl	80430f4 <HAL_GetTick>
 8043ae4:	4626      	mov	r6, r4
 8043ae6:	4607      	mov	r7, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8043ae8:	68e3      	ldr	r3, [r4, #12]
 8043aea:	03da      	lsls	r2, r3, #15
 8043aec:	d40c      	bmi.n	8043b08 <FLASH_WaitForLastOperation+0x34>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8043aee:	68e3      	ldr	r3, [r4, #12]
 8043af0:	07db      	lsls	r3, r3, #31
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8043af2:	bf44      	itt	mi
 8043af4:	2301      	movmi	r3, #1
 8043af6:	60e3      	strmi	r3, [r4, #12]
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8043af8:	68f0      	ldr	r0, [r6, #12]
 8043afa:	f010 00f2 	ands.w	r0, r0, #242	; 0xf2
 8043afe:	d007      	beq.n	8043b10 <FLASH_WaitForLastOperation+0x3c>
    FLASH_SetErrorCode();
 8043b00:	f7ff ff8c 	bl	8043a1c <FLASH_SetErrorCode>
    return HAL_ERROR;
 8043b04:	2001      	movs	r0, #1
 8043b06:	e003      	b.n	8043b10 <FLASH_WaitForLastOperation+0x3c>
    if(Timeout != HAL_MAX_DELAY)
 8043b08:	1c69      	adds	r1, r5, #1
 8043b0a:	d0ed      	beq.n	8043ae8 <FLASH_WaitForLastOperation+0x14>
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8043b0c:	b90d      	cbnz	r5, 8043b12 <FLASH_WaitForLastOperation+0x3e>
        return HAL_TIMEOUT;
 8043b0e:	2003      	movs	r0, #3
}  
 8043b10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8043b12:	f7ff faef 	bl	80430f4 <HAL_GetTick>
 8043b16:	1bc0      	subs	r0, r0, r7
 8043b18:	42a8      	cmp	r0, r5
 8043b1a:	d9e5      	bls.n	8043ae8 <FLASH_WaitForLastOperation+0x14>
 8043b1c:	e7f7      	b.n	8043b0e <FLASH_WaitForLastOperation+0x3a>
 8043b1e:	bf00      	nop
 8043b20:	200108a4 	.word	0x200108a4
 8043b24:	40023c00 	.word	0x40023c00

08043b28 <HAL_FLASH_Program>:
{
 8043b28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(&pFlash);
 8043b2c:	4d1f      	ldr	r5, [pc, #124]	; (8043bac <HAL_FLASH_Program+0x84>)
{
 8043b2e:	4698      	mov	r8, r3
  __HAL_LOCK(&pFlash);
 8043b30:	7e2b      	ldrb	r3, [r5, #24]
 8043b32:	2b01      	cmp	r3, #1
{
 8043b34:	4607      	mov	r7, r0
 8043b36:	460e      	mov	r6, r1
 8043b38:	4614      	mov	r4, r2
  __HAL_LOCK(&pFlash);
 8043b3a:	d035      	beq.n	8043ba8 <HAL_FLASH_Program+0x80>
 8043b3c:	2301      	movs	r3, #1
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8043b3e:	f24c 3050 	movw	r0, #50000	; 0xc350
  __HAL_LOCK(&pFlash);
 8043b42:	762b      	strb	r3, [r5, #24]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8043b44:	f7ff ffc6 	bl	8043ad4 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 8043b48:	b9b0      	cbnz	r0, 8043b78 <HAL_FLASH_Program+0x50>
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8043b4a:	b9cf      	cbnz	r7, 8043b80 <HAL_FLASH_Program+0x58>
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8043b4c:	4b18      	ldr	r3, [pc, #96]	; (8043bb0 <HAL_FLASH_Program+0x88>)
 8043b4e:	691a      	ldr	r2, [r3, #16]
 8043b50:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8043b54:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8043b56:	691a      	ldr	r2, [r3, #16]
 8043b58:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 8043b5a:	691a      	ldr	r2, [r3, #16]
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8043b5c:	b2e4      	uxtb	r4, r4
  FLASH->CR |= FLASH_CR_PG;
 8043b5e:	f042 0201 	orr.w	r2, r2, #1
 8043b62:	611a      	str	r2, [r3, #16]
  *(__IO uint8_t*)Address = Data;
 8043b64:	7034      	strb	r4, [r6, #0]
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8043b66:	f24c 3050 	movw	r0, #50000	; 0xc350
 8043b6a:	f7ff ffb3 	bl	8043ad4 <FLASH_WaitForLastOperation>
    FLASH->CR &= (~FLASH_CR_PG);  
 8043b6e:	4a10      	ldr	r2, [pc, #64]	; (8043bb0 <HAL_FLASH_Program+0x88>)
 8043b70:	6913      	ldr	r3, [r2, #16]
 8043b72:	f023 0301 	bic.w	r3, r3, #1
 8043b76:	6113      	str	r3, [r2, #16]
  __HAL_UNLOCK(&pFlash);
 8043b78:	2300      	movs	r3, #0
 8043b7a:	762b      	strb	r3, [r5, #24]
}
 8043b7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8043b80:	2f01      	cmp	r7, #1
 8043b82:	d104      	bne.n	8043b8e <HAL_FLASH_Program+0x66>
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8043b84:	b2a1      	uxth	r1, r4
 8043b86:	4630      	mov	r0, r6
 8043b88:	f7ff ff36 	bl	80439f8 <FLASH_Program_HalfWord>
 8043b8c:	e7eb      	b.n	8043b66 <HAL_FLASH_Program+0x3e>
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8043b8e:	2f02      	cmp	r7, #2
 8043b90:	d104      	bne.n	8043b9c <HAL_FLASH_Program+0x74>
      FLASH_Program_Word(Address, (uint32_t) Data);
 8043b92:	4621      	mov	r1, r4
 8043b94:	4630      	mov	r0, r6
 8043b96:	f7ff ff1d 	bl	80439d4 <FLASH_Program_Word>
 8043b9a:	e7e4      	b.n	8043b66 <HAL_FLASH_Program+0x3e>
      FLASH_Program_DoubleWord(Address, Data);
 8043b9c:	4622      	mov	r2, r4
 8043b9e:	4643      	mov	r3, r8
 8043ba0:	4630      	mov	r0, r6
 8043ba2:	f7ff ff01 	bl	80439a8 <FLASH_Program_DoubleWord>
 8043ba6:	e7de      	b.n	8043b66 <HAL_FLASH_Program+0x3e>
  __HAL_LOCK(&pFlash);
 8043ba8:	2002      	movs	r0, #2
 8043baa:	e7e7      	b.n	8043b7c <HAL_FLASH_Program+0x54>
 8043bac:	200108a4 	.word	0x200108a4
 8043bb0:	40023c00 	.word	0x40023c00

08043bb4 <FLASH_MassErase.isra.0>:
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));
  
  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8043bb4:	4b07      	ldr	r3, [pc, #28]	; (8043bd4 <FLASH_MassErase.isra.0+0x20>)
 8043bb6:	691a      	ldr	r2, [r3, #16]
 8043bb8:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8043bbc:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_MER;
 8043bbe:	691a      	ldr	r2, [r3, #16]
 8043bc0:	f042 0204 	orr.w	r2, r2, #4
 8043bc4:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 8043bc6:	691a      	ldr	r2, [r3, #16]
 8043bc8:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8043bcc:	ea42 2000 	orr.w	r0, r2, r0, lsl #8
 8043bd0:	6118      	str	r0, [r3, #16]
}
 8043bd2:	4770      	bx	lr
 8043bd4:	40023c00 	.word	0x40023c00

08043bd8 <FLASH_Erase_Sector>:

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8043bd8:	b139      	cbz	r1, 8043bea <FLASH_Erase_Sector+0x12>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8043bda:	2901      	cmp	r1, #1
 8043bdc:	d01c      	beq.n	8043c18 <FLASH_Erase_Sector+0x40>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8043bde:	2902      	cmp	r1, #2
  {
    tmp_psize = FLASH_PSIZE_WORD;
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8043be0:	bf0c      	ite	eq
 8043be2:	f44f 7100 	moveq.w	r1, #512	; 0x200
 8043be6:	f44f 7140 	movne.w	r1, #768	; 0x300
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8043bea:	4b0d      	ldr	r3, [pc, #52]	; (8043c20 <FLASH_Erase_Sector+0x48>)
 8043bec:	691a      	ldr	r2, [r3, #16]
 8043bee:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8043bf2:	611a      	str	r2, [r3, #16]
  FLASH->CR |= tmp_psize;
 8043bf4:	691a      	ldr	r2, [r3, #16]
 8043bf6:	4311      	orrs	r1, r2
 8043bf8:	6119      	str	r1, [r3, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8043bfa:	691a      	ldr	r2, [r3, #16]
 8043bfc:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8043c00:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8043c02:	691a      	ldr	r2, [r3, #16]
 8043c04:	f042 0202 	orr.w	r2, r2, #2
 8043c08:	ea42 00c0 	orr.w	r0, r2, r0, lsl #3
 8043c0c:	6118      	str	r0, [r3, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8043c0e:	691a      	ldr	r2, [r3, #16]
 8043c10:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8043c14:	611a      	str	r2, [r3, #16]
}
 8043c16:	4770      	bx	lr
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8043c18:	f44f 7180 	mov.w	r1, #256	; 0x100
 8043c1c:	e7e5      	b.n	8043bea <FLASH_Erase_Sector+0x12>
 8043c1e:	bf00      	nop
 8043c20:	40023c00 	.word	0x40023c00

08043c24 <FLASH_FlushCaches>:
  * @retval None
  */
void FLASH_FlushCaches(void)
{
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN)!= RESET)
 8043c24:	4b14      	ldr	r3, [pc, #80]	; (8043c78 <FLASH_FlushCaches+0x54>)
 8043c26:	681a      	ldr	r2, [r3, #0]
 8043c28:	0591      	lsls	r1, r2, #22
 8043c2a:	d50f      	bpl.n	8043c4c <FLASH_FlushCaches+0x28>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8043c2c:	681a      	ldr	r2, [r3, #0]
 8043c2e:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8043c32:	601a      	str	r2, [r3, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8043c34:	681a      	ldr	r2, [r3, #0]
 8043c36:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8043c3a:	601a      	str	r2, [r3, #0]
 8043c3c:	681a      	ldr	r2, [r3, #0]
 8043c3e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8043c42:	601a      	str	r2, [r3, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8043c44:	681a      	ldr	r2, [r3, #0]
 8043c46:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8043c4a:	601a      	str	r2, [r3, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8043c4c:	4b0a      	ldr	r3, [pc, #40]	; (8043c78 <FLASH_FlushCaches+0x54>)
 8043c4e:	681a      	ldr	r2, [r3, #0]
 8043c50:	0552      	lsls	r2, r2, #21
 8043c52:	d50f      	bpl.n	8043c74 <FLASH_FlushCaches+0x50>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8043c54:	681a      	ldr	r2, [r3, #0]
 8043c56:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8043c5a:	601a      	str	r2, [r3, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8043c5c:	681a      	ldr	r2, [r3, #0]
 8043c5e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8043c62:	601a      	str	r2, [r3, #0]
 8043c64:	681a      	ldr	r2, [r3, #0]
 8043c66:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8043c6a:	601a      	str	r2, [r3, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8043c6c:	681a      	ldr	r2, [r3, #0]
 8043c6e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8043c72:	601a      	str	r2, [r3, #0]
  }
}
 8043c74:	4770      	bx	lr
 8043c76:	bf00      	nop
 8043c78:	40023c00 	.word	0x40023c00

08043c7c <HAL_FLASHEx_Erase>:
{
 8043c7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  __HAL_LOCK(&pFlash);
 8043c80:	4e23      	ldr	r6, [pc, #140]	; (8043d10 <HAL_FLASHEx_Erase+0x94>)
 8043c82:	7e33      	ldrb	r3, [r6, #24]
 8043c84:	2b01      	cmp	r3, #1
{
 8043c86:	4604      	mov	r4, r0
 8043c88:	4688      	mov	r8, r1
  __HAL_LOCK(&pFlash);
 8043c8a:	d03f      	beq.n	8043d0c <HAL_FLASHEx_Erase+0x90>
 8043c8c:	2301      	movs	r3, #1
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8043c8e:	f24c 3050 	movw	r0, #50000	; 0xc350
  __HAL_LOCK(&pFlash);
 8043c92:	7633      	strb	r3, [r6, #24]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8043c94:	f7ff ff1e 	bl	8043ad4 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 8043c98:	4605      	mov	r5, r0
 8043c9a:	b9a8      	cbnz	r0, 8043cc8 <HAL_FLASHEx_Erase+0x4c>
    *SectorError = 0xFFFFFFFFU;
 8043c9c:	f04f 33ff 	mov.w	r3, #4294967295
 8043ca0:	f8c8 3000 	str.w	r3, [r8]
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8043ca4:	6823      	ldr	r3, [r4, #0]
 8043ca6:	2b01      	cmp	r3, #1
 8043ca8:	d113      	bne.n	8043cd2 <HAL_FLASHEx_Erase+0x56>
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8043caa:	7c20      	ldrb	r0, [r4, #16]
 8043cac:	f7ff ff82 	bl	8043bb4 <FLASH_MassErase.isra.0>
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8043cb0:	f24c 3050 	movw	r0, #50000	; 0xc350
 8043cb4:	f7ff ff0e 	bl	8043ad4 <FLASH_WaitForLastOperation>
      FLASH->CR &= (~FLASH_MER_BIT);
 8043cb8:	4a16      	ldr	r2, [pc, #88]	; (8043d14 <HAL_FLASHEx_Erase+0x98>)
 8043cba:	6913      	ldr	r3, [r2, #16]
 8043cbc:	f023 0304 	bic.w	r3, r3, #4
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8043cc0:	4605      	mov	r5, r0
      FLASH->CR &= (~FLASH_MER_BIT);
 8043cc2:	6113      	str	r3, [r2, #16]
    FLASH_FlushCaches();    
 8043cc4:	f7ff ffae 	bl	8043c24 <FLASH_FlushCaches>
  __HAL_UNLOCK(&pFlash);
 8043cc8:	2300      	movs	r3, #0
 8043cca:	7633      	strb	r3, [r6, #24]
}
 8043ccc:	4628      	mov	r0, r5
 8043cce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8043cd2:	68a7      	ldr	r7, [r4, #8]
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8043cd4:	f8df 903c 	ldr.w	r9, [pc, #60]	; 8043d14 <HAL_FLASHEx_Erase+0x98>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8043cd8:	e9d4 2302 	ldrd	r2, r3, [r4, #8]
 8043cdc:	4413      	add	r3, r2
 8043cde:	42bb      	cmp	r3, r7
 8043ce0:	d9f0      	bls.n	8043cc4 <HAL_FLASHEx_Erase+0x48>
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8043ce2:	7c21      	ldrb	r1, [r4, #16]
 8043ce4:	4638      	mov	r0, r7
 8043ce6:	f7ff ff77 	bl	8043bd8 <FLASH_Erase_Sector>
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8043cea:	f24c 3050 	movw	r0, #50000	; 0xc350
 8043cee:	f7ff fef1 	bl	8043ad4 <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8043cf2:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8043cf6:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 8043cfa:	f8c9 3010 	str.w	r3, [r9, #16]
        if(status != HAL_OK) 
 8043cfe:	b118      	cbz	r0, 8043d08 <HAL_FLASHEx_Erase+0x8c>
          *SectorError = index;
 8043d00:	f8c8 7000 	str.w	r7, [r8]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8043d04:	4605      	mov	r5, r0
          break;
 8043d06:	e7dd      	b.n	8043cc4 <HAL_FLASHEx_Erase+0x48>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8043d08:	3701      	adds	r7, #1
 8043d0a:	e7e5      	b.n	8043cd8 <HAL_FLASHEx_Erase+0x5c>
  __HAL_LOCK(&pFlash);
 8043d0c:	2502      	movs	r5, #2
 8043d0e:	e7dd      	b.n	8043ccc <HAL_FLASHEx_Erase+0x50>
 8043d10:	200108a4 	.word	0x200108a4
 8043d14:	40023c00 	.word	0x40023c00

08043d18 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8043d18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8043d1c:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8043d1e:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8043d20:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8043ed0 <HAL_GPIO_Init+0x1b8>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8043d24:	4a68      	ldr	r2, [pc, #416]	; (8043ec8 <HAL_GPIO_Init+0x1b0>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8043d26:	f8df 91ac 	ldr.w	r9, [pc, #428]	; 8043ed4 <HAL_GPIO_Init+0x1bc>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8043d2a:	9301      	str	r3, [sp, #4]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8043d2c:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 8043d2e:	2401      	movs	r4, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8043d30:	9d01      	ldr	r5, [sp, #4]
    ioposition = 0x01U << position;
 8043d32:	409c      	lsls	r4, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8043d34:	4025      	ands	r5, r4
    if(iocurrent == ioposition)
 8043d36:	42ac      	cmp	r4, r5
 8043d38:	f040 80b0 	bne.w	8043e9c <HAL_GPIO_Init+0x184>
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8043d3c:	684c      	ldr	r4, [r1, #4]
 8043d3e:	f024 0c10 	bic.w	ip, r4, #16
 8043d42:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8043d46:	2603      	movs	r6, #3
 8043d48:	f10c 37ff 	add.w	r7, ip, #4294967295
 8043d4c:	fa06 f60e 	lsl.w	r6, r6, lr
 8043d50:	2f01      	cmp	r7, #1
 8043d52:	ea6f 0606 	mvn.w	r6, r6
 8043d56:	d811      	bhi.n	8043d7c <HAL_GPIO_Init+0x64>
        temp = GPIOx->OSPEEDR; 
 8043d58:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8043d5a:	ea07 0a06 	and.w	sl, r7, r6
        temp |= (GPIO_Init->Speed << (position * 2U));
 8043d5e:	68cf      	ldr	r7, [r1, #12]
 8043d60:	fa07 f70e 	lsl.w	r7, r7, lr
 8043d64:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OSPEEDR = temp;
 8043d68:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8043d6a:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8043d6c:	ea27 0a05 	bic.w	sl, r7, r5
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8043d70:	f3c4 1700 	ubfx	r7, r4, #4, #1
 8043d74:	409f      	lsls	r7, r3
 8043d76:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OTYPER = temp;
 8043d7a:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8043d7c:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8043d7e:	ea07 0a06 	and.w	sl, r7, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8043d82:	688f      	ldr	r7, [r1, #8]
 8043d84:	fa07 f70e 	lsl.w	r7, r7, lr
 8043d88:	ea47 070a 	orr.w	r7, r7, sl
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8043d8c:	f1bc 0f02 	cmp.w	ip, #2
      GPIOx->PUPDR = temp;
 8043d90:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8043d92:	d116      	bne.n	8043dc2 <HAL_GPIO_Init+0xaa>
        temp = GPIOx->AFR[position >> 3U];
 8043d94:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8043d98:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8043d9c:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8043da0:	f8da 7020 	ldr.w	r7, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8043da4:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8043da8:	f04f 0c0f 	mov.w	ip, #15
 8043dac:	fa0c fc0b 	lsl.w	ip, ip, fp
 8043db0:	ea27 0c0c 	bic.w	ip, r7, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8043db4:	690f      	ldr	r7, [r1, #16]
 8043db6:	fa07 f70b 	lsl.w	r7, r7, fp
 8043dba:	ea47 070c 	orr.w	r7, r7, ip
        GPIOx->AFR[position >> 3U] = temp;
 8043dbe:	f8ca 7020 	str.w	r7, [sl, #32]
      temp = GPIOx->MODER;
 8043dc2:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8043dc4:	403e      	ands	r6, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8043dc6:	f004 0703 	and.w	r7, r4, #3
 8043dca:	fa07 fe0e 	lsl.w	lr, r7, lr
 8043dce:	ea4e 0606 	orr.w	r6, lr, r6
      GPIOx->MODER = temp;
 8043dd2:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8043dd4:	00e6      	lsls	r6, r4, #3
 8043dd6:	d561      	bpl.n	8043e9c <HAL_GPIO_Init+0x184>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8043dd8:	f04f 0b00 	mov.w	fp, #0
 8043ddc:	f8cd b00c 	str.w	fp, [sp, #12]
 8043de0:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8043de4:	4e39      	ldr	r6, [pc, #228]	; (8043ecc <HAL_GPIO_Init+0x1b4>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8043de6:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 8043dea:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 8043dee:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 8043df2:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 8043df6:	9703      	str	r7, [sp, #12]
 8043df8:	9f03      	ldr	r7, [sp, #12]
 8043dfa:	f023 0703 	bic.w	r7, r3, #3
 8043dfe:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8043e02:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8043e06:	f003 0e03 	and.w	lr, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8043e0a:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8043e0e:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8043e12:	f04f 0c0f 	mov.w	ip, #15
 8043e16:	fa0c fc0e 	lsl.w	ip, ip, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8043e1a:	42b0      	cmp	r0, r6
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8043e1c:	ea2a 0c0c 	bic.w	ip, sl, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8043e20:	d043      	beq.n	8043eaa <HAL_GPIO_Init+0x192>
 8043e22:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8043e26:	42b0      	cmp	r0, r6
 8043e28:	d041      	beq.n	8043eae <HAL_GPIO_Init+0x196>
 8043e2a:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8043e2e:	42b0      	cmp	r0, r6
 8043e30:	d03f      	beq.n	8043eb2 <HAL_GPIO_Init+0x19a>
 8043e32:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8043e36:	42b0      	cmp	r0, r6
 8043e38:	d03d      	beq.n	8043eb6 <HAL_GPIO_Init+0x19e>
 8043e3a:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8043e3e:	42b0      	cmp	r0, r6
 8043e40:	d03b      	beq.n	8043eba <HAL_GPIO_Init+0x1a2>
 8043e42:	4548      	cmp	r0, r9
 8043e44:	d03b      	beq.n	8043ebe <HAL_GPIO_Init+0x1a6>
 8043e46:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8043e4a:	42b0      	cmp	r0, r6
 8043e4c:	d039      	beq.n	8043ec2 <HAL_GPIO_Init+0x1aa>
 8043e4e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8043e52:	42b0      	cmp	r0, r6
 8043e54:	bf14      	ite	ne
 8043e56:	2608      	movne	r6, #8
 8043e58:	2607      	moveq	r6, #7
 8043e5a:	fa06 f60e 	lsl.w	r6, r6, lr
 8043e5e:	ea46 060c 	orr.w	r6, r6, ip
        SYSCFG->EXTICR[position >> 2U] = temp;
 8043e62:	60be      	str	r6, [r7, #8]
        temp = EXTI->IMR;
 8043e64:	6816      	ldr	r6, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8043e66:	43ef      	mvns	r7, r5
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8043e68:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 8043e6c:	bf0c      	ite	eq
 8043e6e:	403e      	andeq	r6, r7
        {
          temp |= iocurrent;
 8043e70:	432e      	orrne	r6, r5
        }
        EXTI->IMR = temp;
 8043e72:	6016      	str	r6, [r2, #0]

        temp = EXTI->EMR;
 8043e74:	6856      	ldr	r6, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8043e76:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8043e7a:	bf0c      	ite	eq
 8043e7c:	403e      	andeq	r6, r7
        {
          temp |= iocurrent;
 8043e7e:	432e      	orrne	r6, r5
        }
        EXTI->EMR = temp;
 8043e80:	6056      	str	r6, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8043e82:	6896      	ldr	r6, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8043e84:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 8043e88:	bf0c      	ite	eq
 8043e8a:	403e      	andeq	r6, r7
        {
          temp |= iocurrent;
 8043e8c:	432e      	orrne	r6, r5
        }
        EXTI->RTSR = temp;
 8043e8e:	6096      	str	r6, [r2, #8]

        temp = EXTI->FTSR;
 8043e90:	68d6      	ldr	r6, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8043e92:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8043e94:	bf54      	ite	pl
 8043e96:	403e      	andpl	r6, r7
        {
          temp |= iocurrent;
 8043e98:	432e      	orrmi	r6, r5
        }
        EXTI->FTSR = temp;
 8043e9a:	60d6      	str	r6, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8043e9c:	3301      	adds	r3, #1
 8043e9e:	2b10      	cmp	r3, #16
 8043ea0:	f47f af45 	bne.w	8043d2e <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 8043ea4:	b005      	add	sp, #20
 8043ea6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8043eaa:	465e      	mov	r6, fp
 8043eac:	e7d5      	b.n	8043e5a <HAL_GPIO_Init+0x142>
 8043eae:	2601      	movs	r6, #1
 8043eb0:	e7d3      	b.n	8043e5a <HAL_GPIO_Init+0x142>
 8043eb2:	2602      	movs	r6, #2
 8043eb4:	e7d1      	b.n	8043e5a <HAL_GPIO_Init+0x142>
 8043eb6:	2603      	movs	r6, #3
 8043eb8:	e7cf      	b.n	8043e5a <HAL_GPIO_Init+0x142>
 8043eba:	2604      	movs	r6, #4
 8043ebc:	e7cd      	b.n	8043e5a <HAL_GPIO_Init+0x142>
 8043ebe:	2605      	movs	r6, #5
 8043ec0:	e7cb      	b.n	8043e5a <HAL_GPIO_Init+0x142>
 8043ec2:	2606      	movs	r6, #6
 8043ec4:	e7c9      	b.n	8043e5a <HAL_GPIO_Init+0x142>
 8043ec6:	bf00      	nop
 8043ec8:	40013c00 	.word	0x40013c00
 8043ecc:	40020000 	.word	0x40020000
 8043ed0:	40023800 	.word	0x40023800
 8043ed4:	40021400 	.word	0x40021400

08043ed8 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8043ed8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
      tmp = SYSCFG->EXTICR[position >> 2U];
      tmp &= (0x0FU << (4U * (position & 0x03U)));
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8043edc:	4d40      	ldr	r5, [pc, #256]	; (8043fe0 <HAL_GPIO_DeInit+0x108>)
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8043ede:	f8df 9108 	ldr.w	r9, [pc, #264]	; 8043fe8 <HAL_GPIO_DeInit+0x110>
 8043ee2:	f8df a108 	ldr.w	sl, [pc, #264]	; 8043fec <HAL_GPIO_DeInit+0x114>
 8043ee6:	f8df b108 	ldr.w	fp, [pc, #264]	; 8043ff0 <HAL_GPIO_DeInit+0x118>
  for(position = 0U; position < GPIO_NUMBER; position++)
 8043eea:	2200      	movs	r2, #0
    ioposition = 0x01U << position;
 8043eec:	2301      	movs	r3, #1
 8043eee:	fa03 fe02 	lsl.w	lr, r3, r2
    iocurrent = (GPIO_Pin) & ioposition;
 8043ef2:	ea0e 0401 	and.w	r4, lr, r1
    if(iocurrent == ioposition)
 8043ef6:	45a6      	cmp	lr, r4
 8043ef8:	d15f      	bne.n	8043fba <HAL_GPIO_DeInit+0xe2>
 8043efa:	f022 0603 	bic.w	r6, r2, #3
 8043efe:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 8043f02:	f506 369c 	add.w	r6, r6, #79872	; 0x13800
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8043f06:	f002 0c03 	and.w	ip, r2, #3
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8043f0a:	4b36      	ldr	r3, [pc, #216]	; (8043fe4 <HAL_GPIO_DeInit+0x10c>)
      tmp = SYSCFG->EXTICR[position >> 2U];
 8043f0c:	f8d6 8008 	ldr.w	r8, [r6, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8043f10:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8043f14:	270f      	movs	r7, #15
 8043f16:	fa07 f70c 	lsl.w	r7, r7, ip
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8043f1a:	4298      	cmp	r0, r3
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8043f1c:	ea07 0808 	and.w	r8, r7, r8
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8043f20:	d050      	beq.n	8043fc4 <HAL_GPIO_DeInit+0xec>
 8043f22:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8043f26:	4298      	cmp	r0, r3
 8043f28:	d04e      	beq.n	8043fc8 <HAL_GPIO_DeInit+0xf0>
 8043f2a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8043f2e:	4298      	cmp	r0, r3
 8043f30:	d04c      	beq.n	8043fcc <HAL_GPIO_DeInit+0xf4>
 8043f32:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8043f36:	4298      	cmp	r0, r3
 8043f38:	d04a      	beq.n	8043fd0 <HAL_GPIO_DeInit+0xf8>
 8043f3a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8043f3e:	4298      	cmp	r0, r3
 8043f40:	d048      	beq.n	8043fd4 <HAL_GPIO_DeInit+0xfc>
 8043f42:	4548      	cmp	r0, r9
 8043f44:	d048      	beq.n	8043fd8 <HAL_GPIO_DeInit+0x100>
 8043f46:	4550      	cmp	r0, sl
 8043f48:	d048      	beq.n	8043fdc <HAL_GPIO_DeInit+0x104>
 8043f4a:	4558      	cmp	r0, fp
 8043f4c:	bf0c      	ite	eq
 8043f4e:	2307      	moveq	r3, #7
 8043f50:	2308      	movne	r3, #8
 8043f52:	fa03 f30c 	lsl.w	r3, r3, ip
 8043f56:	4543      	cmp	r3, r8
 8043f58:	d110      	bne.n	8043f7c <HAL_GPIO_DeInit+0xa4>
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8043f5a:	682b      	ldr	r3, [r5, #0]
 8043f5c:	43e4      	mvns	r4, r4
 8043f5e:	4023      	ands	r3, r4
 8043f60:	602b      	str	r3, [r5, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8043f62:	686b      	ldr	r3, [r5, #4]
 8043f64:	4023      	ands	r3, r4
 8043f66:	606b      	str	r3, [r5, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8043f68:	68ab      	ldr	r3, [r5, #8]
 8043f6a:	4023      	ands	r3, r4
 8043f6c:	60ab      	str	r3, [r5, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8043f6e:	68eb      	ldr	r3, [r5, #12]
 8043f70:	401c      	ands	r4, r3
 8043f72:	60ec      	str	r4, [r5, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8043f74:	68b3      	ldr	r3, [r6, #8]
 8043f76:	ea23 0707 	bic.w	r7, r3, r7
 8043f7a:	60b7      	str	r7, [r6, #8]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8043f7c:	0056      	lsls	r6, r2, #1
 8043f7e:	2303      	movs	r3, #3
 8043f80:	6804      	ldr	r4, [r0, #0]
 8043f82:	40b3      	lsls	r3, r6
 8043f84:	43db      	mvns	r3, r3
 8043f86:	401c      	ands	r4, r3
 8043f88:	6004      	str	r4, [r0, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8043f8a:	08d4      	lsrs	r4, r2, #3
 8043f8c:	eb00 0484 	add.w	r4, r0, r4, lsl #2
 8043f90:	f002 0c07 	and.w	ip, r2, #7
 8043f94:	6a26      	ldr	r6, [r4, #32]
 8043f96:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8043f9a:	270f      	movs	r7, #15
 8043f9c:	fa07 f70c 	lsl.w	r7, r7, ip
 8043fa0:	ea26 0707 	bic.w	r7, r6, r7
 8043fa4:	6227      	str	r7, [r4, #32]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8043fa6:	68c4      	ldr	r4, [r0, #12]
 8043fa8:	401c      	ands	r4, r3
 8043faa:	60c4      	str	r4, [r0, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8043fac:	6844      	ldr	r4, [r0, #4]
 8043fae:	ea24 040e 	bic.w	r4, r4, lr
 8043fb2:	6044      	str	r4, [r0, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8043fb4:	6884      	ldr	r4, [r0, #8]
 8043fb6:	4023      	ands	r3, r4
 8043fb8:	6083      	str	r3, [r0, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8043fba:	3201      	adds	r2, #1
 8043fbc:	2a10      	cmp	r2, #16
 8043fbe:	d195      	bne.n	8043eec <HAL_GPIO_DeInit+0x14>
    }
  }
}
 8043fc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8043fc4:	2300      	movs	r3, #0
 8043fc6:	e7c4      	b.n	8043f52 <HAL_GPIO_DeInit+0x7a>
 8043fc8:	2301      	movs	r3, #1
 8043fca:	e7c2      	b.n	8043f52 <HAL_GPIO_DeInit+0x7a>
 8043fcc:	2302      	movs	r3, #2
 8043fce:	e7c0      	b.n	8043f52 <HAL_GPIO_DeInit+0x7a>
 8043fd0:	2303      	movs	r3, #3
 8043fd2:	e7be      	b.n	8043f52 <HAL_GPIO_DeInit+0x7a>
 8043fd4:	2304      	movs	r3, #4
 8043fd6:	e7bc      	b.n	8043f52 <HAL_GPIO_DeInit+0x7a>
 8043fd8:	2305      	movs	r3, #5
 8043fda:	e7ba      	b.n	8043f52 <HAL_GPIO_DeInit+0x7a>
 8043fdc:	2306      	movs	r3, #6
 8043fde:	e7b8      	b.n	8043f52 <HAL_GPIO_DeInit+0x7a>
 8043fe0:	40013c00 	.word	0x40013c00
 8043fe4:	40020000 	.word	0x40020000
 8043fe8:	40021400 	.word	0x40021400
 8043fec:	40021800 	.word	0x40021800
 8043ff0:	40021c00 	.word	0x40021c00

08043ff4 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8043ff4:	6903      	ldr	r3, [r0, #16]
 8043ff6:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8043ff8:	bf14      	ite	ne
 8043ffa:	2001      	movne	r0, #1
 8043ffc:	2000      	moveq	r0, #0
 8043ffe:	4770      	bx	lr

08044000 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8044000:	b10a      	cbz	r2, 8044006 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8044002:	6181      	str	r1, [r0, #24]
  }
}
 8044004:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8044006:	0409      	lsls	r1, r1, #16
 8044008:	e7fb      	b.n	8044002 <HAL_GPIO_WritePin+0x2>
	...

0804400c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 804400c:	b508      	push	{r3, lr}
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 804400e:	4b04      	ldr	r3, [pc, #16]	; (8044020 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8044010:	6959      	ldr	r1, [r3, #20]
 8044012:	4201      	tst	r1, r0
 8044014:	d002      	beq.n	804401c <HAL_GPIO_EXTI_IRQHandler+0x10>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8044016:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8044018:	f00b f9b2 	bl	804f380 <HAL_GPIO_EXTI_Callback>
  }
}
 804401c:	bd08      	pop	{r3, pc}
 804401e:	bf00      	nop
 8044020:	40013c00 	.word	0x40013c00

08044024 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8044024:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8044028:	4604      	mov	r4, r0
 804402a:	b908      	cbnz	r0, 8044030 <HAL_RCC_OscConfig+0xc>
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
      {
        return HAL_ERROR;
 804402c:	2001      	movs	r0, #1
 804402e:	e03f      	b.n	80440b0 <HAL_RCC_OscConfig+0x8c>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8044030:	6803      	ldr	r3, [r0, #0]
 8044032:	07dd      	lsls	r5, r3, #31
 8044034:	d410      	bmi.n	8044058 <HAL_RCC_OscConfig+0x34>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8044036:	6823      	ldr	r3, [r4, #0]
 8044038:	0798      	lsls	r0, r3, #30
 804403a:	d45a      	bmi.n	80440f2 <HAL_RCC_OscConfig+0xce>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 804403c:	6823      	ldr	r3, [r4, #0]
 804403e:	071a      	lsls	r2, r3, #28
 8044040:	f100 809c 	bmi.w	804417c <HAL_RCC_OscConfig+0x158>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8044044:	6823      	ldr	r3, [r4, #0]
 8044046:	075b      	lsls	r3, r3, #29
 8044048:	f100 80ba 	bmi.w	80441c0 <HAL_RCC_OscConfig+0x19c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 804404c:	69a0      	ldr	r0, [r4, #24]
 804404e:	2800      	cmp	r0, #0
 8044050:	f040 811b 	bne.w	804428a <HAL_RCC_OscConfig+0x266>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8044054:	2000      	movs	r0, #0
 8044056:	e02b      	b.n	80440b0 <HAL_RCC_OscConfig+0x8c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8044058:	4ba7      	ldr	r3, [pc, #668]	; (80442f8 <HAL_RCC_OscConfig+0x2d4>)
 804405a:	689a      	ldr	r2, [r3, #8]
 804405c:	f002 020c 	and.w	r2, r2, #12
 8044060:	2a04      	cmp	r2, #4
 8044062:	d007      	beq.n	8044074 <HAL_RCC_OscConfig+0x50>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8044064:	689a      	ldr	r2, [r3, #8]
 8044066:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 804406a:	2a08      	cmp	r2, #8
 804406c:	d10a      	bne.n	8044084 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 804406e:	685b      	ldr	r3, [r3, #4]
 8044070:	0259      	lsls	r1, r3, #9
 8044072:	d507      	bpl.n	8044084 <HAL_RCC_OscConfig+0x60>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8044074:	4ba0      	ldr	r3, [pc, #640]	; (80442f8 <HAL_RCC_OscConfig+0x2d4>)
 8044076:	681b      	ldr	r3, [r3, #0]
 8044078:	039a      	lsls	r2, r3, #14
 804407a:	d5dc      	bpl.n	8044036 <HAL_RCC_OscConfig+0x12>
 804407c:	6863      	ldr	r3, [r4, #4]
 804407e:	2b00      	cmp	r3, #0
 8044080:	d1d9      	bne.n	8044036 <HAL_RCC_OscConfig+0x12>
 8044082:	e7d3      	b.n	804402c <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8044084:	6863      	ldr	r3, [r4, #4]
 8044086:	4d9c      	ldr	r5, [pc, #624]	; (80442f8 <HAL_RCC_OscConfig+0x2d4>)
 8044088:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 804408c:	d113      	bne.n	80440b6 <HAL_RCC_OscConfig+0x92>
 804408e:	682b      	ldr	r3, [r5, #0]
 8044090:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8044094:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8044096:	f7ff f82d 	bl	80430f4 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 804409a:	4d97      	ldr	r5, [pc, #604]	; (80442f8 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 804409c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 804409e:	682b      	ldr	r3, [r5, #0]
 80440a0:	039b      	lsls	r3, r3, #14
 80440a2:	d4c8      	bmi.n	8044036 <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80440a4:	f7ff f826 	bl	80430f4 <HAL_GetTick>
 80440a8:	1b80      	subs	r0, r0, r6
 80440aa:	2864      	cmp	r0, #100	; 0x64
 80440ac:	d9f7      	bls.n	804409e <HAL_RCC_OscConfig+0x7a>
            return HAL_TIMEOUT;
 80440ae:	2003      	movs	r0, #3
}
 80440b0:	b002      	add	sp, #8
 80440b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80440b6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80440ba:	d104      	bne.n	80440c6 <HAL_RCC_OscConfig+0xa2>
 80440bc:	682b      	ldr	r3, [r5, #0]
 80440be:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80440c2:	602b      	str	r3, [r5, #0]
 80440c4:	e7e3      	b.n	804408e <HAL_RCC_OscConfig+0x6a>
 80440c6:	682a      	ldr	r2, [r5, #0]
 80440c8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80440cc:	602a      	str	r2, [r5, #0]
 80440ce:	682a      	ldr	r2, [r5, #0]
 80440d0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80440d4:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80440d6:	2b00      	cmp	r3, #0
 80440d8:	d1dd      	bne.n	8044096 <HAL_RCC_OscConfig+0x72>
        tickstart = HAL_GetTick();
 80440da:	f7ff f80b 	bl	80430f4 <HAL_GetTick>
 80440de:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80440e0:	682b      	ldr	r3, [r5, #0]
 80440e2:	039f      	lsls	r7, r3, #14
 80440e4:	d5a7      	bpl.n	8044036 <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80440e6:	f7ff f805 	bl	80430f4 <HAL_GetTick>
 80440ea:	1b80      	subs	r0, r0, r6
 80440ec:	2864      	cmp	r0, #100	; 0x64
 80440ee:	d9f7      	bls.n	80440e0 <HAL_RCC_OscConfig+0xbc>
 80440f0:	e7dd      	b.n	80440ae <HAL_RCC_OscConfig+0x8a>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80440f2:	4b81      	ldr	r3, [pc, #516]	; (80442f8 <HAL_RCC_OscConfig+0x2d4>)
 80440f4:	689a      	ldr	r2, [r3, #8]
 80440f6:	f012 0f0c 	tst.w	r2, #12
 80440fa:	d007      	beq.n	804410c <HAL_RCC_OscConfig+0xe8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80440fc:	689a      	ldr	r2, [r3, #8]
 80440fe:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8044102:	2a08      	cmp	r2, #8
 8044104:	d111      	bne.n	804412a <HAL_RCC_OscConfig+0x106>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8044106:	685b      	ldr	r3, [r3, #4]
 8044108:	025e      	lsls	r6, r3, #9
 804410a:	d40e      	bmi.n	804412a <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 804410c:	4b7a      	ldr	r3, [pc, #488]	; (80442f8 <HAL_RCC_OscConfig+0x2d4>)
 804410e:	681a      	ldr	r2, [r3, #0]
 8044110:	0795      	lsls	r5, r2, #30
 8044112:	d502      	bpl.n	804411a <HAL_RCC_OscConfig+0xf6>
 8044114:	68e2      	ldr	r2, [r4, #12]
 8044116:	2a01      	cmp	r2, #1
 8044118:	d188      	bne.n	804402c <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 804411a:	681a      	ldr	r2, [r3, #0]
 804411c:	6921      	ldr	r1, [r4, #16]
 804411e:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8044122:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8044126:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8044128:	e788      	b.n	804403c <HAL_RCC_OscConfig+0x18>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 804412a:	68e2      	ldr	r2, [r4, #12]
 804412c:	4b73      	ldr	r3, [pc, #460]	; (80442fc <HAL_RCC_OscConfig+0x2d8>)
 804412e:	b1b2      	cbz	r2, 804415e <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_ENABLE();
 8044130:	2201      	movs	r2, #1
 8044132:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8044134:	f7fe ffde 	bl	80430f4 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8044138:	4d6f      	ldr	r5, [pc, #444]	; (80442f8 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 804413a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 804413c:	682b      	ldr	r3, [r5, #0]
 804413e:	0798      	lsls	r0, r3, #30
 8044140:	d507      	bpl.n	8044152 <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8044142:	682b      	ldr	r3, [r5, #0]
 8044144:	6922      	ldr	r2, [r4, #16]
 8044146:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 804414a:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 804414e:	602b      	str	r3, [r5, #0]
 8044150:	e774      	b.n	804403c <HAL_RCC_OscConfig+0x18>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8044152:	f7fe ffcf 	bl	80430f4 <HAL_GetTick>
 8044156:	1b80      	subs	r0, r0, r6
 8044158:	2802      	cmp	r0, #2
 804415a:	d9ef      	bls.n	804413c <HAL_RCC_OscConfig+0x118>
 804415c:	e7a7      	b.n	80440ae <HAL_RCC_OscConfig+0x8a>
        __HAL_RCC_HSI_DISABLE();
 804415e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8044160:	f7fe ffc8 	bl	80430f4 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8044164:	4d64      	ldr	r5, [pc, #400]	; (80442f8 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8044166:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8044168:	682b      	ldr	r3, [r5, #0]
 804416a:	0799      	lsls	r1, r3, #30
 804416c:	f57f af66 	bpl.w	804403c <HAL_RCC_OscConfig+0x18>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8044170:	f7fe ffc0 	bl	80430f4 <HAL_GetTick>
 8044174:	1b80      	subs	r0, r0, r6
 8044176:	2802      	cmp	r0, #2
 8044178:	d9f6      	bls.n	8044168 <HAL_RCC_OscConfig+0x144>
 804417a:	e798      	b.n	80440ae <HAL_RCC_OscConfig+0x8a>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 804417c:	6962      	ldr	r2, [r4, #20]
 804417e:	4b60      	ldr	r3, [pc, #384]	; (8044300 <HAL_RCC_OscConfig+0x2dc>)
 8044180:	b17a      	cbz	r2, 80441a2 <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_LSI_ENABLE();
 8044182:	2201      	movs	r2, #1
 8044184:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8044186:	f7fe ffb5 	bl	80430f4 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 804418a:	4d5b      	ldr	r5, [pc, #364]	; (80442f8 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 804418c:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 804418e:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8044190:	079f      	lsls	r7, r3, #30
 8044192:	f53f af57 	bmi.w	8044044 <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8044196:	f7fe ffad 	bl	80430f4 <HAL_GetTick>
 804419a:	1b80      	subs	r0, r0, r6
 804419c:	2802      	cmp	r0, #2
 804419e:	d9f6      	bls.n	804418e <HAL_RCC_OscConfig+0x16a>
 80441a0:	e785      	b.n	80440ae <HAL_RCC_OscConfig+0x8a>
      __HAL_RCC_LSI_DISABLE();
 80441a2:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80441a4:	f7fe ffa6 	bl	80430f4 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80441a8:	4d53      	ldr	r5, [pc, #332]	; (80442f8 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 80441aa:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80441ac:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 80441ae:	0798      	lsls	r0, r3, #30
 80441b0:	f57f af48 	bpl.w	8044044 <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80441b4:	f7fe ff9e 	bl	80430f4 <HAL_GetTick>
 80441b8:	1b80      	subs	r0, r0, r6
 80441ba:	2802      	cmp	r0, #2
 80441bc:	d9f6      	bls.n	80441ac <HAL_RCC_OscConfig+0x188>
 80441be:	e776      	b.n	80440ae <HAL_RCC_OscConfig+0x8a>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80441c0:	4b4d      	ldr	r3, [pc, #308]	; (80442f8 <HAL_RCC_OscConfig+0x2d4>)
 80441c2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80441c4:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 80441c8:	d128      	bne.n	804421c <HAL_RCC_OscConfig+0x1f8>
      __HAL_RCC_PWR_CLK_ENABLE();
 80441ca:	9201      	str	r2, [sp, #4]
 80441cc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80441ce:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80441d2:	641a      	str	r2, [r3, #64]	; 0x40
 80441d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80441d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80441da:	9301      	str	r3, [sp, #4]
 80441dc:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80441de:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80441e0:	4d48      	ldr	r5, [pc, #288]	; (8044304 <HAL_RCC_OscConfig+0x2e0>)
 80441e2:	682b      	ldr	r3, [r5, #0]
 80441e4:	05d9      	lsls	r1, r3, #23
 80441e6:	d51b      	bpl.n	8044220 <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80441e8:	68a3      	ldr	r3, [r4, #8]
 80441ea:	4d43      	ldr	r5, [pc, #268]	; (80442f8 <HAL_RCC_OscConfig+0x2d4>)
 80441ec:	2b01      	cmp	r3, #1
 80441ee:	d127      	bne.n	8044240 <HAL_RCC_OscConfig+0x21c>
 80441f0:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80441f2:	f043 0301 	orr.w	r3, r3, #1
 80441f6:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 80441f8:	f7fe ff7c 	bl	80430f4 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80441fc:	4d3e      	ldr	r5, [pc, #248]	; (80442f8 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 80441fe:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8044200:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8044204:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8044206:	079b      	lsls	r3, r3, #30
 8044208:	d539      	bpl.n	804427e <HAL_RCC_OscConfig+0x25a>
    if(pwrclkchanged == SET)
 804420a:	2e00      	cmp	r6, #0
 804420c:	f43f af1e 	beq.w	804404c <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 8044210:	4a39      	ldr	r2, [pc, #228]	; (80442f8 <HAL_RCC_OscConfig+0x2d4>)
 8044212:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8044214:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8044218:	6413      	str	r3, [r2, #64]	; 0x40
 804421a:	e717      	b.n	804404c <HAL_RCC_OscConfig+0x28>
    FlagStatus       pwrclkchanged = RESET;
 804421c:	2600      	movs	r6, #0
 804421e:	e7df      	b.n	80441e0 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8044220:	682b      	ldr	r3, [r5, #0]
 8044222:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8044226:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8044228:	f7fe ff64 	bl	80430f4 <HAL_GetTick>
 804422c:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 804422e:	682b      	ldr	r3, [r5, #0]
 8044230:	05da      	lsls	r2, r3, #23
 8044232:	d4d9      	bmi.n	80441e8 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8044234:	f7fe ff5e 	bl	80430f4 <HAL_GetTick>
 8044238:	1bc0      	subs	r0, r0, r7
 804423a:	2802      	cmp	r0, #2
 804423c:	d9f7      	bls.n	804422e <HAL_RCC_OscConfig+0x20a>
 804423e:	e736      	b.n	80440ae <HAL_RCC_OscConfig+0x8a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8044240:	2b05      	cmp	r3, #5
 8044242:	d104      	bne.n	804424e <HAL_RCC_OscConfig+0x22a>
 8044244:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8044246:	f043 0304 	orr.w	r3, r3, #4
 804424a:	672b      	str	r3, [r5, #112]	; 0x70
 804424c:	e7d0      	b.n	80441f0 <HAL_RCC_OscConfig+0x1cc>
 804424e:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8044250:	f022 0201 	bic.w	r2, r2, #1
 8044254:	672a      	str	r2, [r5, #112]	; 0x70
 8044256:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8044258:	f022 0204 	bic.w	r2, r2, #4
 804425c:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 804425e:	2b00      	cmp	r3, #0
 8044260:	d1ca      	bne.n	80441f8 <HAL_RCC_OscConfig+0x1d4>
      tickstart = HAL_GetTick();
 8044262:	f7fe ff47 	bl	80430f4 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8044266:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 804426a:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 804426c:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 804426e:	0798      	lsls	r0, r3, #30
 8044270:	d5cb      	bpl.n	804420a <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8044272:	f7fe ff3f 	bl	80430f4 <HAL_GetTick>
 8044276:	1bc0      	subs	r0, r0, r7
 8044278:	4540      	cmp	r0, r8
 804427a:	d9f7      	bls.n	804426c <HAL_RCC_OscConfig+0x248>
 804427c:	e717      	b.n	80440ae <HAL_RCC_OscConfig+0x8a>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 804427e:	f7fe ff39 	bl	80430f4 <HAL_GetTick>
 8044282:	1bc0      	subs	r0, r0, r7
 8044284:	4540      	cmp	r0, r8
 8044286:	d9bd      	bls.n	8044204 <HAL_RCC_OscConfig+0x1e0>
 8044288:	e711      	b.n	80440ae <HAL_RCC_OscConfig+0x8a>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 804428a:	4d1b      	ldr	r5, [pc, #108]	; (80442f8 <HAL_RCC_OscConfig+0x2d4>)
 804428c:	68ab      	ldr	r3, [r5, #8]
 804428e:	f003 030c 	and.w	r3, r3, #12
 8044292:	2b08      	cmp	r3, #8
 8044294:	d047      	beq.n	8044326 <HAL_RCC_OscConfig+0x302>
 8044296:	4e1c      	ldr	r6, [pc, #112]	; (8044308 <HAL_RCC_OscConfig+0x2e4>)
 8044298:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 804429a:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 804429c:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 804429e:	d135      	bne.n	804430c <HAL_RCC_OscConfig+0x2e8>
        tickstart = HAL_GetTick();
 80442a0:	f7fe ff28 	bl	80430f4 <HAL_GetTick>
 80442a4:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80442a6:	682b      	ldr	r3, [r5, #0]
 80442a8:	0199      	lsls	r1, r3, #6
 80442aa:	d41e      	bmi.n	80442ea <HAL_RCC_OscConfig+0x2c6>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80442ac:	e9d4 3207 	ldrd	r3, r2, [r4, #28]
 80442b0:	4313      	orrs	r3, r2
 80442b2:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80442b4:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 80442b8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80442ba:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80442be:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80442c0:	4c0d      	ldr	r4, [pc, #52]	; (80442f8 <HAL_RCC_OscConfig+0x2d4>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80442c2:	0852      	lsrs	r2, r2, #1
 80442c4:	3a01      	subs	r2, #1
 80442c6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80442ca:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 80442cc:	2301      	movs	r3, #1
 80442ce:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 80442d0:	f7fe ff10 	bl	80430f4 <HAL_GetTick>
 80442d4:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80442d6:	6823      	ldr	r3, [r4, #0]
 80442d8:	019a      	lsls	r2, r3, #6
 80442da:	f53f aebb 	bmi.w	8044054 <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80442de:	f7fe ff09 	bl	80430f4 <HAL_GetTick>
 80442e2:	1b40      	subs	r0, r0, r5
 80442e4:	2802      	cmp	r0, #2
 80442e6:	d9f6      	bls.n	80442d6 <HAL_RCC_OscConfig+0x2b2>
 80442e8:	e6e1      	b.n	80440ae <HAL_RCC_OscConfig+0x8a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80442ea:	f7fe ff03 	bl	80430f4 <HAL_GetTick>
 80442ee:	1bc0      	subs	r0, r0, r7
 80442f0:	2802      	cmp	r0, #2
 80442f2:	d9d8      	bls.n	80442a6 <HAL_RCC_OscConfig+0x282>
 80442f4:	e6db      	b.n	80440ae <HAL_RCC_OscConfig+0x8a>
 80442f6:	bf00      	nop
 80442f8:	40023800 	.word	0x40023800
 80442fc:	42470000 	.word	0x42470000
 8044300:	42470e80 	.word	0x42470e80
 8044304:	40007000 	.word	0x40007000
 8044308:	42470060 	.word	0x42470060
        tickstart = HAL_GetTick();
 804430c:	f7fe fef2 	bl	80430f4 <HAL_GetTick>
 8044310:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8044312:	682b      	ldr	r3, [r5, #0]
 8044314:	019b      	lsls	r3, r3, #6
 8044316:	f57f ae9d 	bpl.w	8044054 <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 804431a:	f7fe feeb 	bl	80430f4 <HAL_GetTick>
 804431e:	1b00      	subs	r0, r0, r4
 8044320:	2802      	cmp	r0, #2
 8044322:	d9f6      	bls.n	8044312 <HAL_RCC_OscConfig+0x2ee>
 8044324:	e6c3      	b.n	80440ae <HAL_RCC_OscConfig+0x8a>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8044326:	2801      	cmp	r0, #1
 8044328:	f43f aec2 	beq.w	80440b0 <HAL_RCC_OscConfig+0x8c>
        pll_config = RCC->PLLCFGR;
 804432c:	6868      	ldr	r0, [r5, #4]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 804432e:	69e3      	ldr	r3, [r4, #28]
 8044330:	f400 0280 	and.w	r2, r0, #4194304	; 0x400000
 8044334:	429a      	cmp	r2, r3
 8044336:	f47f ae79 	bne.w	804402c <HAL_RCC_OscConfig+0x8>
 804433a:	6a22      	ldr	r2, [r4, #32]
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 804433c:	f000 033f 	and.w	r3, r0, #63	; 0x3f
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8044340:	4293      	cmp	r3, r2
 8044342:	f47f ae73 	bne.w	804402c <HAL_RCC_OscConfig+0x8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8044346:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8044348:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 804434c:	4003      	ands	r3, r0
 804434e:	4293      	cmp	r3, r2
 8044350:	f47f ae6c 	bne.w	804402c <HAL_RCC_OscConfig+0x8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8044354:	6aa2      	ldr	r2, [r4, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8044356:	f400 3340 	and.w	r3, r0, #196608	; 0x30000
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 804435a:	4293      	cmp	r3, r2
 804435c:	f47f ae66 	bne.w	804402c <HAL_RCC_OscConfig+0x8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8044360:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8044362:	f000 6070 	and.w	r0, r0, #251658240	; 0xf000000
    return HAL_ERROR;
 8044366:	1ac0      	subs	r0, r0, r3
 8044368:	bf18      	it	ne
 804436a:	2001      	movne	r0, #1
 804436c:	e6a0      	b.n	80440b0 <HAL_RCC_OscConfig+0x8c>
 804436e:	bf00      	nop

08044370 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8044370:	4913      	ldr	r1, [pc, #76]	; (80443c0 <HAL_RCC_GetSysClockFreq+0x50>)
{
 8044372:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8044374:	688b      	ldr	r3, [r1, #8]
 8044376:	f003 030c 	and.w	r3, r3, #12
 804437a:	2b04      	cmp	r3, #4
 804437c:	d003      	beq.n	8044386 <HAL_RCC_GetSysClockFreq+0x16>
 804437e:	2b08      	cmp	r3, #8
 8044380:	d003      	beq.n	804438a <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8044382:	4810      	ldr	r0, [pc, #64]	; (80443c4 <HAL_RCC_GetSysClockFreq+0x54>)
    {
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
 8044384:	e000      	b.n	8044388 <HAL_RCC_GetSysClockFreq+0x18>
      sysclockfreq = HSE_VALUE;
 8044386:	4810      	ldr	r0, [pc, #64]	; (80443c8 <HAL_RCC_GetSysClockFreq+0x58>)
}
 8044388:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 804438a:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 804438c:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 804438e:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8044390:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8044394:	bf14      	ite	ne
 8044396:	480c      	ldrne	r0, [pc, #48]	; (80443c8 <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8044398:	480a      	ldreq	r0, [pc, #40]	; (80443c4 <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 804439a:	f3c1 1188 	ubfx	r1, r1, #6, #9
 804439e:	bf18      	it	ne
 80443a0:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80443a2:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80443a6:	fba1 0100 	umull	r0, r1, r1, r0
 80443aa:	f7fc fd37 	bl	8040e1c <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80443ae:	4b04      	ldr	r3, [pc, #16]	; (80443c0 <HAL_RCC_GetSysClockFreq+0x50>)
 80443b0:	685b      	ldr	r3, [r3, #4]
 80443b2:	f3c3 4301 	ubfx	r3, r3, #16, #2
 80443b6:	3301      	adds	r3, #1
 80443b8:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 80443ba:	fbb0 f0f3 	udiv	r0, r0, r3
 80443be:	e7e3      	b.n	8044388 <HAL_RCC_GetSysClockFreq+0x18>
 80443c0:	40023800 	.word	0x40023800
 80443c4:	00f42400 	.word	0x00f42400
 80443c8:	007a1200 	.word	0x007a1200

080443cc <HAL_RCC_ClockConfig>:
{
 80443cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80443d0:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 80443d2:	4604      	mov	r4, r0
 80443d4:	b910      	cbnz	r0, 80443dc <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 80443d6:	2001      	movs	r0, #1
}
 80443d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80443dc:	4b43      	ldr	r3, [pc, #268]	; (80444ec <HAL_RCC_ClockConfig+0x120>)
 80443de:	681a      	ldr	r2, [r3, #0]
 80443e0:	f002 020f 	and.w	r2, r2, #15
 80443e4:	428a      	cmp	r2, r1
 80443e6:	d328      	bcc.n	804443a <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80443e8:	6821      	ldr	r1, [r4, #0]
 80443ea:	078f      	lsls	r7, r1, #30
 80443ec:	d42d      	bmi.n	804444a <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80443ee:	07c8      	lsls	r0, r1, #31
 80443f0:	d440      	bmi.n	8044474 <HAL_RCC_ClockConfig+0xa8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80443f2:	4b3e      	ldr	r3, [pc, #248]	; (80444ec <HAL_RCC_ClockConfig+0x120>)
 80443f4:	681a      	ldr	r2, [r3, #0]
 80443f6:	f002 020f 	and.w	r2, r2, #15
 80443fa:	42aa      	cmp	r2, r5
 80443fc:	d865      	bhi.n	80444ca <HAL_RCC_ClockConfig+0xfe>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80443fe:	6822      	ldr	r2, [r4, #0]
 8044400:	0751      	lsls	r1, r2, #29
 8044402:	d46b      	bmi.n	80444dc <HAL_RCC_ClockConfig+0x110>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8044404:	0713      	lsls	r3, r2, #28
 8044406:	d507      	bpl.n	8044418 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8044408:	4a39      	ldr	r2, [pc, #228]	; (80444f0 <HAL_RCC_ClockConfig+0x124>)
 804440a:	6921      	ldr	r1, [r4, #16]
 804440c:	6893      	ldr	r3, [r2, #8]
 804440e:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8044412:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8044416:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8044418:	f7ff ffaa 	bl	8044370 <HAL_RCC_GetSysClockFreq>
 804441c:	4b34      	ldr	r3, [pc, #208]	; (80444f0 <HAL_RCC_ClockConfig+0x124>)
 804441e:	4a35      	ldr	r2, [pc, #212]	; (80444f4 <HAL_RCC_ClockConfig+0x128>)
 8044420:	689b      	ldr	r3, [r3, #8]
 8044422:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8044426:	5cd3      	ldrb	r3, [r2, r3]
 8044428:	40d8      	lsrs	r0, r3
 804442a:	4b33      	ldr	r3, [pc, #204]	; (80444f8 <HAL_RCC_ClockConfig+0x12c>)
 804442c:	6018      	str	r0, [r3, #0]
  HAL_InitTick (uwTickPrio);
 804442e:	4b33      	ldr	r3, [pc, #204]	; (80444fc <HAL_RCC_ClockConfig+0x130>)
 8044430:	6818      	ldr	r0, [r3, #0]
 8044432:	f00a ff57 	bl	804f2e4 <HAL_InitTick>
  return HAL_OK;
 8044436:	2000      	movs	r0, #0
 8044438:	e7ce      	b.n	80443d8 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 804443a:	b2ca      	uxtb	r2, r1
 804443c:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 804443e:	681b      	ldr	r3, [r3, #0]
 8044440:	f003 030f 	and.w	r3, r3, #15
 8044444:	428b      	cmp	r3, r1
 8044446:	d1c6      	bne.n	80443d6 <HAL_RCC_ClockConfig+0xa>
 8044448:	e7ce      	b.n	80443e8 <HAL_RCC_ClockConfig+0x1c>
 804444a:	4b29      	ldr	r3, [pc, #164]	; (80444f0 <HAL_RCC_ClockConfig+0x124>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 804444c:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8044450:	bf1e      	ittt	ne
 8044452:	689a      	ldrne	r2, [r3, #8]
 8044454:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 8044458:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 804445a:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 804445c:	bf42      	ittt	mi
 804445e:	689a      	ldrmi	r2, [r3, #8]
 8044460:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8044464:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8044466:	689a      	ldr	r2, [r3, #8]
 8044468:	68a0      	ldr	r0, [r4, #8]
 804446a:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 804446e:	4302      	orrs	r2, r0
 8044470:	609a      	str	r2, [r3, #8]
 8044472:	e7bc      	b.n	80443ee <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8044474:	6862      	ldr	r2, [r4, #4]
 8044476:	4b1e      	ldr	r3, [pc, #120]	; (80444f0 <HAL_RCC_ClockConfig+0x124>)
 8044478:	2a01      	cmp	r2, #1
 804447a:	d11c      	bne.n	80444b6 <HAL_RCC_ClockConfig+0xea>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 804447c:	681b      	ldr	r3, [r3, #0]
 804447e:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8044482:	d0a8      	beq.n	80443d6 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8044484:	4e1a      	ldr	r6, [pc, #104]	; (80444f0 <HAL_RCC_ClockConfig+0x124>)
 8044486:	68b3      	ldr	r3, [r6, #8]
 8044488:	f023 0303 	bic.w	r3, r3, #3
 804448c:	4313      	orrs	r3, r2
 804448e:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8044490:	f7fe fe30 	bl	80430f4 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8044494:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8044498:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 804449a:	68b3      	ldr	r3, [r6, #8]
 804449c:	6862      	ldr	r2, [r4, #4]
 804449e:	f003 030c 	and.w	r3, r3, #12
 80444a2:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80444a6:	d0a4      	beq.n	80443f2 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80444a8:	f7fe fe24 	bl	80430f4 <HAL_GetTick>
 80444ac:	1bc0      	subs	r0, r0, r7
 80444ae:	4540      	cmp	r0, r8
 80444b0:	d9f3      	bls.n	804449a <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 80444b2:	2003      	movs	r0, #3
 80444b4:	e790      	b.n	80443d8 <HAL_RCC_ClockConfig+0xc>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80444b6:	1e91      	subs	r1, r2, #2
 80444b8:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80444ba:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80444bc:	d802      	bhi.n	80444c4 <HAL_RCC_ClockConfig+0xf8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80444be:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80444c2:	e7de      	b.n	8044482 <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80444c4:	f013 0f02 	tst.w	r3, #2
 80444c8:	e7db      	b.n	8044482 <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80444ca:	b2ea      	uxtb	r2, r5
 80444cc:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80444ce:	681b      	ldr	r3, [r3, #0]
 80444d0:	f003 030f 	and.w	r3, r3, #15
 80444d4:	42ab      	cmp	r3, r5
 80444d6:	f47f af7e 	bne.w	80443d6 <HAL_RCC_ClockConfig+0xa>
 80444da:	e790      	b.n	80443fe <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80444dc:	4904      	ldr	r1, [pc, #16]	; (80444f0 <HAL_RCC_ClockConfig+0x124>)
 80444de:	68e0      	ldr	r0, [r4, #12]
 80444e0:	688b      	ldr	r3, [r1, #8]
 80444e2:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 80444e6:	4303      	orrs	r3, r0
 80444e8:	608b      	str	r3, [r1, #8]
 80444ea:	e78b      	b.n	8044404 <HAL_RCC_ClockConfig+0x38>
 80444ec:	40023c00 	.word	0x40023c00
 80444f0:	40023800 	.word	0x40023800
 80444f4:	0805196c 	.word	0x0805196c
 80444f8:	200010b8 	.word	0x200010b8
 80444fc:	200010c4 	.word	0x200010c4

08044500 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8044500:	4b04      	ldr	r3, [pc, #16]	; (8044514 <HAL_RCC_GetPCLK1Freq+0x14>)
 8044502:	4a05      	ldr	r2, [pc, #20]	; (8044518 <HAL_RCC_GetPCLK1Freq+0x18>)
 8044504:	689b      	ldr	r3, [r3, #8]
 8044506:	f3c3 2382 	ubfx	r3, r3, #10, #3
 804450a:	5cd3      	ldrb	r3, [r2, r3]
 804450c:	4a03      	ldr	r2, [pc, #12]	; (804451c <HAL_RCC_GetPCLK1Freq+0x1c>)
 804450e:	6810      	ldr	r0, [r2, #0]
}
 8044510:	40d8      	lsrs	r0, r3
 8044512:	4770      	bx	lr
 8044514:	40023800 	.word	0x40023800
 8044518:	0805197c 	.word	0x0805197c
 804451c:	200010b8 	.word	0x200010b8

08044520 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8044520:	4b04      	ldr	r3, [pc, #16]	; (8044534 <HAL_RCC_GetPCLK2Freq+0x14>)
 8044522:	4a05      	ldr	r2, [pc, #20]	; (8044538 <HAL_RCC_GetPCLK2Freq+0x18>)
 8044524:	689b      	ldr	r3, [r3, #8]
 8044526:	f3c3 3342 	ubfx	r3, r3, #13, #3
 804452a:	5cd3      	ldrb	r3, [r2, r3]
 804452c:	4a03      	ldr	r2, [pc, #12]	; (804453c <HAL_RCC_GetPCLK2Freq+0x1c>)
 804452e:	6810      	ldr	r0, [r2, #0]
}
 8044530:	40d8      	lsrs	r0, r3
 8044532:	4770      	bx	lr
 8044534:	40023800 	.word	0x40023800
 8044538:	0805197c 	.word	0x0805197c
 804453c:	200010b8 	.word	0x200010b8

08044540 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8044540:	6803      	ldr	r3, [r0, #0]
 8044542:	f013 0f05 	tst.w	r3, #5
{
 8044546:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8044548:	4605      	mov	r5, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 804454a:	d105      	bne.n	8044558 <HAL_RCCEx_PeriphCLKConfig+0x18>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 804454c:	6828      	ldr	r0, [r5, #0]
 804454e:	f010 0002 	ands.w	r0, r0, #2
 8044552:	d128      	bne.n	80445a6 <HAL_RCCEx_PeriphCLKConfig+0x66>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
}
 8044554:	b003      	add	sp, #12
 8044556:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_PLLI2S_DISABLE();
 8044558:	4c41      	ldr	r4, [pc, #260]	; (8044660 <HAL_RCCEx_PeriphCLKConfig+0x120>)
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 804455a:	4e42      	ldr	r6, [pc, #264]	; (8044664 <HAL_RCCEx_PeriphCLKConfig+0x124>)
    __HAL_RCC_PLLI2S_DISABLE();
 804455c:	2300      	movs	r3, #0
 804455e:	6023      	str	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8044560:	f7fe fdc8 	bl	80430f4 <HAL_GetTick>
 8044564:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8044566:	6833      	ldr	r3, [r6, #0]
 8044568:	011b      	lsls	r3, r3, #4
 804456a:	d415      	bmi.n	8044598 <HAL_RCCEx_PeriphCLKConfig+0x58>
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 804456c:	e9d5 2301 	ldrd	r2, r3, [r5, #4]
 8044570:	071b      	lsls	r3, r3, #28
 8044572:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8044576:	f8c6 3084 	str.w	r3, [r6, #132]	; 0x84
    __HAL_RCC_PLLI2S_ENABLE();
 804457a:	2301      	movs	r3, #1
 804457c:	6023      	str	r3, [r4, #0]
    tickstart = HAL_GetTick();
 804457e:	f7fe fdb9 	bl	80430f4 <HAL_GetTick>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8044582:	4c38      	ldr	r4, [pc, #224]	; (8044664 <HAL_RCCEx_PeriphCLKConfig+0x124>)
    tickstart = HAL_GetTick();
 8044584:	4606      	mov	r6, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8044586:	6823      	ldr	r3, [r4, #0]
 8044588:	0118      	lsls	r0, r3, #4
 804458a:	d4df      	bmi.n	804454c <HAL_RCCEx_PeriphCLKConfig+0xc>
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 804458c:	f7fe fdb2 	bl	80430f4 <HAL_GetTick>
 8044590:	1b80      	subs	r0, r0, r6
 8044592:	2802      	cmp	r0, #2
 8044594:	d9f7      	bls.n	8044586 <HAL_RCCEx_PeriphCLKConfig+0x46>
 8044596:	e004      	b.n	80445a2 <HAL_RCCEx_PeriphCLKConfig+0x62>
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8044598:	f7fe fdac 	bl	80430f4 <HAL_GetTick>
 804459c:	1bc0      	subs	r0, r0, r7
 804459e:	2802      	cmp	r0, #2
 80445a0:	d9e1      	bls.n	8044566 <HAL_RCCEx_PeriphCLKConfig+0x26>
        return HAL_TIMEOUT;
 80445a2:	2003      	movs	r0, #3
 80445a4:	e7d6      	b.n	8044554 <HAL_RCCEx_PeriphCLKConfig+0x14>
    __HAL_RCC_PWR_CLK_ENABLE();
 80445a6:	2300      	movs	r3, #0
 80445a8:	9301      	str	r3, [sp, #4]
 80445aa:	4b2e      	ldr	r3, [pc, #184]	; (8044664 <HAL_RCCEx_PeriphCLKConfig+0x124>)
    PWR->CR |= PWR_CR_DBP;
 80445ac:	4c2e      	ldr	r4, [pc, #184]	; (8044668 <HAL_RCCEx_PeriphCLKConfig+0x128>)
    __HAL_RCC_PWR_CLK_ENABLE();
 80445ae:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80445b0:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80445b4:	641a      	str	r2, [r3, #64]	; 0x40
 80445b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80445b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80445bc:	9301      	str	r3, [sp, #4]
 80445be:	9b01      	ldr	r3, [sp, #4]
    PWR->CR |= PWR_CR_DBP;
 80445c0:	6823      	ldr	r3, [r4, #0]
 80445c2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80445c6:	6023      	str	r3, [r4, #0]
    tickstart = HAL_GetTick();
 80445c8:	f7fe fd94 	bl	80430f4 <HAL_GetTick>
 80445cc:	4606      	mov	r6, r0
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80445ce:	6823      	ldr	r3, [r4, #0]
 80445d0:	05d9      	lsls	r1, r3, #23
 80445d2:	d51b      	bpl.n	804460c <HAL_RCCEx_PeriphCLKConfig+0xcc>
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80445d4:	4c23      	ldr	r4, [pc, #140]	; (8044664 <HAL_RCCEx_PeriphCLKConfig+0x124>)
 80445d6:	6f23      	ldr	r3, [r4, #112]	; 0x70
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80445d8:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 80445dc:	d11c      	bne.n	8044618 <HAL_RCCEx_PeriphCLKConfig+0xd8>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80445de:	68eb      	ldr	r3, [r5, #12]
 80445e0:	f403 7240 	and.w	r2, r3, #768	; 0x300
 80445e4:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 80445e8:	4a1e      	ldr	r2, [pc, #120]	; (8044664 <HAL_RCCEx_PeriphCLKConfig+0x124>)
 80445ea:	d134      	bne.n	8044656 <HAL_RCCEx_PeriphCLKConfig+0x116>
 80445ec:	6891      	ldr	r1, [r2, #8]
 80445ee:	f023 4070 	bic.w	r0, r3, #4026531840	; 0xf0000000
 80445f2:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 80445f6:	f420 7040 	bic.w	r0, r0, #768	; 0x300
 80445fa:	4301      	orrs	r1, r0
 80445fc:	6091      	str	r1, [r2, #8]
 80445fe:	6f11      	ldr	r1, [r2, #112]	; 0x70
 8044600:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8044604:	430b      	orrs	r3, r1
 8044606:	6713      	str	r3, [r2, #112]	; 0x70
  return HAL_OK;
 8044608:	2000      	movs	r0, #0
 804460a:	e7a3      	b.n	8044554 <HAL_RCCEx_PeriphCLKConfig+0x14>
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 804460c:	f7fe fd72 	bl	80430f4 <HAL_GetTick>
 8044610:	1b80      	subs	r0, r0, r6
 8044612:	2802      	cmp	r0, #2
 8044614:	d9db      	bls.n	80445ce <HAL_RCCEx_PeriphCLKConfig+0x8e>
 8044616:	e7c4      	b.n	80445a2 <HAL_RCCEx_PeriphCLKConfig+0x62>
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8044618:	68ea      	ldr	r2, [r5, #12]
 804461a:	f402 7240 	and.w	r2, r2, #768	; 0x300
 804461e:	4293      	cmp	r3, r2
 8044620:	d0dd      	beq.n	80445de <HAL_RCCEx_PeriphCLKConfig+0x9e>
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8044622:	6f23      	ldr	r3, [r4, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_FORCE();
 8044624:	4a11      	ldr	r2, [pc, #68]	; (804466c <HAL_RCCEx_PeriphCLKConfig+0x12c>)
 8044626:	2101      	movs	r1, #1
 8044628:	6011      	str	r1, [r2, #0]
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 804462a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 804462e:	2100      	movs	r1, #0
 8044630:	6011      	str	r1, [r2, #0]
      RCC->BDCR = tmpreg1;
 8044632:	6723      	str	r3, [r4, #112]	; 0x70
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8044634:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8044636:	07da      	lsls	r2, r3, #31
 8044638:	d5d1      	bpl.n	80445de <HAL_RCCEx_PeriphCLKConfig+0x9e>
        tickstart = HAL_GetTick();
 804463a:	f7fe fd5b 	bl	80430f4 <HAL_GetTick>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 804463e:	f241 3788 	movw	r7, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8044642:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8044644:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8044646:	079b      	lsls	r3, r3, #30
 8044648:	d4c9      	bmi.n	80445de <HAL_RCCEx_PeriphCLKConfig+0x9e>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 804464a:	f7fe fd53 	bl	80430f4 <HAL_GetTick>
 804464e:	1b80      	subs	r0, r0, r6
 8044650:	42b8      	cmp	r0, r7
 8044652:	d9f7      	bls.n	8044644 <HAL_RCCEx_PeriphCLKConfig+0x104>
 8044654:	e7a5      	b.n	80445a2 <HAL_RCCEx_PeriphCLKConfig+0x62>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8044656:	6891      	ldr	r1, [r2, #8]
 8044658:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 804465c:	e7ce      	b.n	80445fc <HAL_RCCEx_PeriphCLKConfig+0xbc>
 804465e:	bf00      	nop
 8044660:	42470068 	.word	0x42470068
 8044664:	40023800 	.word	0x40023800
 8044668:	40007000 	.word	0x40007000
 804466c:	42470e40 	.word	0x42470e40

08044670 <HAL_RTC_DeactivateAlarm>:

  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8044670:	7f03      	ldrb	r3, [r0, #28]
 8044672:	2b01      	cmp	r3, #1
{
 8044674:	b570      	push	{r4, r5, r6, lr}
 8044676:	4604      	mov	r4, r0
 8044678:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(hrtc);
 804467c:	d021      	beq.n	80446c2 <HAL_RTC_DeactivateAlarm+0x52>
 804467e:	2301      	movs	r3, #1
 8044680:	7723      	strb	r3, [r4, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8044682:	6823      	ldr	r3, [r4, #0]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8044684:	7760      	strb	r0, [r4, #29]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8044686:	22ca      	movs	r2, #202	; 0xca
 8044688:	625a      	str	r2, [r3, #36]	; 0x24
 804468a:	2253      	movs	r2, #83	; 0x53
 804468c:	625a      	str	r2, [r3, #36]	; 0x24

  if(Alarm == RTC_ALARM_A)
 804468e:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
  {
    /* AlarmA */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8044692:	689a      	ldr	r2, [r3, #8]
  if(Alarm == RTC_ALARM_A)
 8044694:	d123      	bne.n	80446de <HAL_RTC_DeactivateAlarm+0x6e>
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8044696:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 804469a:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 804469c:	689a      	ldr	r2, [r3, #8]
 804469e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80446a2:	609a      	str	r2, [r3, #8]

    /* Get tick */
    tickstart = HAL_GetTick();
 80446a4:	f7fe fd26 	bl	80430f4 <HAL_GetTick>
 80446a8:	4606      	mov	r6, r0

    /* Wait till RTC ALRxWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 80446aa:	6823      	ldr	r3, [r4, #0]
 80446ac:	68dd      	ldr	r5, [r3, #12]
 80446ae:	f015 0501 	ands.w	r5, r5, #1
 80446b2:	d007      	beq.n	80446c4 <HAL_RTC_DeactivateAlarm+0x54>
        return HAL_TIMEOUT;
      }
    }
  }
  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80446b4:	6823      	ldr	r3, [r4, #0]
 80446b6:	22ff      	movs	r2, #255	; 0xff
 80446b8:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80446ba:	2000      	movs	r0, #0
  hrtc->State = HAL_RTC_STATE_READY;
 80446bc:	2301      	movs	r3, #1
 80446be:	7763      	strb	r3, [r4, #29]
  __HAL_UNLOCK(hrtc);
 80446c0:	7720      	strb	r0, [r4, #28]

  return HAL_OK;
}
 80446c2:	bd70      	pop	{r4, r5, r6, pc}
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80446c4:	f7fe fd16 	bl	80430f4 <HAL_GetTick>
 80446c8:	1b80      	subs	r0, r0, r6
 80446ca:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80446ce:	d9ec      	bls.n	80446aa <HAL_RTC_DeactivateAlarm+0x3a>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80446d0:	6823      	ldr	r3, [r4, #0]
 80446d2:	22ff      	movs	r2, #255	; 0xff
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80446d4:	2003      	movs	r0, #3
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80446d6:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80446d8:	7760      	strb	r0, [r4, #29]
        __HAL_UNLOCK(hrtc);
 80446da:	7725      	strb	r5, [r4, #28]
        return HAL_TIMEOUT;
 80446dc:	e7f1      	b.n	80446c2 <HAL_RTC_DeactivateAlarm+0x52>
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 80446de:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80446e2:	609a      	str	r2, [r3, #8]
    __HAL_RTC_ALARM_DISABLE_IT(hrtc,RTC_IT_ALRB);
 80446e4:	689a      	ldr	r2, [r3, #8]
 80446e6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80446ea:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 80446ec:	f7fe fd02 	bl	80430f4 <HAL_GetTick>
 80446f0:	4606      	mov	r6, r0
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 80446f2:	6823      	ldr	r3, [r4, #0]
 80446f4:	68dd      	ldr	r5, [r3, #12]
 80446f6:	f015 0502 	ands.w	r5, r5, #2
 80446fa:	d1db      	bne.n	80446b4 <HAL_RTC_DeactivateAlarm+0x44>
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80446fc:	f7fe fcfa 	bl	80430f4 <HAL_GetTick>
 8044700:	1b80      	subs	r0, r0, r6
 8044702:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8044706:	d9f4      	bls.n	80446f2 <HAL_RTC_DeactivateAlarm+0x82>
 8044708:	e7e2      	b.n	80446d0 <HAL_RTC_DeactivateAlarm+0x60>

0804470a <HAL_RTC_WaitForSynchro>:
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
  uint32_t tickstart = 0U;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 804470a:	6802      	ldr	r2, [r0, #0]
{
 804470c:	b538      	push	{r3, r4, r5, lr}
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 804470e:	68d3      	ldr	r3, [r2, #12]
 8044710:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8044714:	60d3      	str	r3, [r2, #12]
{
 8044716:	4604      	mov	r4, r0

    /* Get tick */
    tickstart = HAL_GetTick();
 8044718:	f7fe fcec 	bl	80430f4 <HAL_GetTick>
 804471c:	4605      	mov	r5, r0

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 804471e:	6823      	ldr	r3, [r4, #0]
 8044720:	68db      	ldr	r3, [r3, #12]
 8044722:	069b      	lsls	r3, r3, #26
 8044724:	d501      	bpl.n	804472a <HAL_RTC_WaitForSynchro+0x20>
    {
      return HAL_TIMEOUT;
    }
  }

  return HAL_OK;
 8044726:	2000      	movs	r0, #0
}
 8044728:	bd38      	pop	{r3, r4, r5, pc}
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 804472a:	f7fe fce3 	bl	80430f4 <HAL_GetTick>
 804472e:	1b40      	subs	r0, r0, r5
 8044730:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8044734:	d9f3      	bls.n	804471e <HAL_RTC_WaitForSynchro+0x14>
      return HAL_TIMEOUT;
 8044736:	2003      	movs	r0, #3
 8044738:	e7f6      	b.n	8044728 <HAL_RTC_WaitForSynchro+0x1e>

0804473a <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 804473a:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 804473c:	6803      	ldr	r3, [r0, #0]
 804473e:	68da      	ldr	r2, [r3, #12]
 8044740:	0652      	lsls	r2, r2, #25
{
 8044742:	4604      	mov	r4, r0
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8044744:	d501      	bpl.n	804474a <RTC_EnterInitMode+0x10>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 8044746:	2000      	movs	r0, #0
}
 8044748:	bd38      	pop	{r3, r4, r5, pc}
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 804474a:	f04f 32ff 	mov.w	r2, #4294967295
 804474e:	60da      	str	r2, [r3, #12]
    tickstart = HAL_GetTick();
 8044750:	f7fe fcd0 	bl	80430f4 <HAL_GetTick>
 8044754:	4605      	mov	r5, r0
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8044756:	6823      	ldr	r3, [r4, #0]
 8044758:	68db      	ldr	r3, [r3, #12]
 804475a:	065b      	lsls	r3, r3, #25
 804475c:	d4f3      	bmi.n	8044746 <RTC_EnterInitMode+0xc>
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 804475e:	f7fe fcc9 	bl	80430f4 <HAL_GetTick>
 8044762:	1b40      	subs	r0, r0, r5
 8044764:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8044768:	d9f5      	bls.n	8044756 <RTC_EnterInitMode+0x1c>
        return HAL_TIMEOUT;
 804476a:	2003      	movs	r0, #3
 804476c:	e7ec      	b.n	8044748 <RTC_EnterInitMode+0xe>

0804476e <HAL_RTC_Init>:
{
 804476e:	b538      	push	{r3, r4, r5, lr}
  if(hrtc == NULL)
 8044770:	4604      	mov	r4, r0
 8044772:	b1b8      	cbz	r0, 80447a4 <HAL_RTC_Init+0x36>
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8044774:	7f43      	ldrb	r3, [r0, #29]
 8044776:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 804477a:	b913      	cbnz	r3, 8044782 <HAL_RTC_Init+0x14>
    hrtc->Lock = HAL_UNLOCKED;
 804477c:	7702      	strb	r2, [r0, #28]
    HAL_RTC_MspInit(hrtc);
 804477e:	f00a fdcb 	bl	804f318 <HAL_RTC_MspInit>
  hrtc->State = HAL_RTC_STATE_BUSY;
 8044782:	2302      	movs	r3, #2
 8044784:	7763      	strb	r3, [r4, #29]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8044786:	6823      	ldr	r3, [r4, #0]
 8044788:	22ca      	movs	r2, #202	; 0xca
 804478a:	625a      	str	r2, [r3, #36]	; 0x24
 804478c:	2253      	movs	r2, #83	; 0x53
 804478e:	625a      	str	r2, [r3, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8044790:	4620      	mov	r0, r4
 8044792:	f7ff ffd2 	bl	804473a <RTC_EnterInitMode>
 8044796:	6823      	ldr	r3, [r4, #0]
 8044798:	4605      	mov	r5, r0
 804479a:	b128      	cbz	r0, 80447a8 <HAL_RTC_Init+0x3a>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 804479c:	22ff      	movs	r2, #255	; 0xff
 804479e:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 80447a0:	2304      	movs	r3, #4
 80447a2:	7763      	strb	r3, [r4, #29]
     return HAL_ERROR;
 80447a4:	2501      	movs	r5, #1
 80447a6:	e02e      	b.n	8044806 <HAL_RTC_Init+0x98>
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80447a8:	689a      	ldr	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80447aa:	6920      	ldr	r0, [r4, #16]
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80447ac:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
 80447b0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80447b4:	609a      	str	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80447b6:	6862      	ldr	r2, [r4, #4]
 80447b8:	6899      	ldr	r1, [r3, #8]
 80447ba:	4302      	orrs	r2, r0
 80447bc:	6960      	ldr	r0, [r4, #20]
 80447be:	4302      	orrs	r2, r0
 80447c0:	430a      	orrs	r2, r1
 80447c2:	609a      	str	r2, [r3, #8]
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80447c4:	68e2      	ldr	r2, [r4, #12]
 80447c6:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 80447c8:	691a      	ldr	r2, [r3, #16]
 80447ca:	68a1      	ldr	r1, [r4, #8]
 80447cc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80447d0:	611a      	str	r2, [r3, #16]
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80447d2:	68da      	ldr	r2, [r3, #12]
 80447d4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80447d8:	60da      	str	r2, [r3, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80447da:	689b      	ldr	r3, [r3, #8]
 80447dc:	069b      	lsls	r3, r3, #26
 80447de:	d405      	bmi.n	80447ec <HAL_RTC_Init+0x7e>
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80447e0:	4620      	mov	r0, r4
 80447e2:	f7ff ff92 	bl	804470a <HAL_RTC_WaitForSynchro>
 80447e6:	b108      	cbz	r0, 80447ec <HAL_RTC_Init+0x7e>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80447e8:	6823      	ldr	r3, [r4, #0]
 80447ea:	e7d7      	b.n	804479c <HAL_RTC_Init+0x2e>
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 80447ec:	6823      	ldr	r3, [r4, #0]
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80447ee:	69a1      	ldr	r1, [r4, #24]
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 80447f0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80447f2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80447f6:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80447f8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80447fa:	430a      	orrs	r2, r1
 80447fc:	641a      	str	r2, [r3, #64]	; 0x40
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80447fe:	22ff      	movs	r2, #255	; 0xff
 8044800:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY;
 8044802:	2301      	movs	r3, #1
 8044804:	7763      	strb	r3, [r4, #29]
}
 8044806:	4628      	mov	r0, r5
 8044808:	bd38      	pop	{r3, r4, r5, pc}

0804480a <RTC_ByteToBcd2>:
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
  uint32_t bcdhigh = 0U;
 804480a:	2300      	movs	r3, #0

  while(Value >= 10U)
 804480c:	2809      	cmp	r0, #9
 804480e:	d803      	bhi.n	8044818 <RTC_ByteToBcd2+0xe>
  {
    bcdhigh++;
    Value -= 10U;
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 8044810:	ea40 1003 	orr.w	r0, r0, r3, lsl #4
}
 8044814:	b2c0      	uxtb	r0, r0
 8044816:	4770      	bx	lr
    Value -= 10U;
 8044818:	380a      	subs	r0, #10
    bcdhigh++;
 804481a:	3301      	adds	r3, #1
    Value -= 10U;
 804481c:	b2c0      	uxtb	r0, r0
 804481e:	e7f5      	b.n	804480c <RTC_ByteToBcd2+0x2>

08044820 <HAL_RTC_SetTime>:
  __HAL_LOCK(hrtc);
 8044820:	7f03      	ldrb	r3, [r0, #28]
 8044822:	2b01      	cmp	r3, #1
{
 8044824:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8044828:	4606      	mov	r6, r0
 804482a:	460f      	mov	r7, r1
 804482c:	f04f 0502 	mov.w	r5, #2
  __HAL_LOCK(hrtc);
 8044830:	d02e      	beq.n	8044890 <HAL_RTC_SetTime+0x70>
 8044832:	2301      	movs	r3, #1
 8044834:	6801      	ldr	r1, [r0, #0]
 8044836:	7703      	strb	r3, [r0, #28]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8044838:	7745      	strb	r5, [r0, #29]
 804483a:	7838      	ldrb	r0, [r7, #0]
 804483c:	787d      	ldrb	r5, [r7, #1]
 804483e:	78bc      	ldrb	r4, [r7, #2]
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8044840:	688b      	ldr	r3, [r1, #8]
  if(Format == RTC_FORMAT_BIN)
 8044842:	bb42      	cbnz	r2, 8044896 <HAL_RTC_SetTime+0x76>
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8044844:	f013 0340 	ands.w	r3, r3, #64	; 0x40
      sTime->TimeFormat = 0x00U;
 8044848:	bf08      	it	eq
 804484a:	70fb      	strbeq	r3, [r7, #3]
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 804484c:	f7ff ffdd 	bl	804480a <RTC_ByteToBcd2>
 8044850:	4680      	mov	r8, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8044852:	4628      	mov	r0, r5
 8044854:	f7ff ffd9 	bl	804480a <RTC_ByteToBcd2>
 8044858:	4602      	mov	r2, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 804485a:	4620      	mov	r0, r4
 804485c:	f7ff ffd5 	bl	804480a <RTC_ByteToBcd2>
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8044860:	78fb      	ldrb	r3, [r7, #3]
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8044862:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8044866:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 804486a:	ea40 2402 	orr.w	r4, r0, r2, lsl #8
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 804486e:	23ca      	movs	r3, #202	; 0xca
 8044870:	624b      	str	r3, [r1, #36]	; 0x24
 8044872:	2353      	movs	r3, #83	; 0x53
 8044874:	624b      	str	r3, [r1, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8044876:	4630      	mov	r0, r6
 8044878:	f7ff ff5f 	bl	804473a <RTC_EnterInitMode>
 804487c:	6833      	ldr	r3, [r6, #0]
 804487e:	4605      	mov	r5, r0
 8044880:	b1b0      	cbz	r0, 80448b0 <HAL_RTC_SetTime+0x90>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8044882:	22ff      	movs	r2, #255	; 0xff
 8044884:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 8044886:	2304      	movs	r3, #4
 8044888:	7773      	strb	r3, [r6, #29]
    __HAL_UNLOCK(hrtc);
 804488a:	2300      	movs	r3, #0
 804488c:	7733      	strb	r3, [r6, #28]
        return HAL_ERROR;
 804488e:	2501      	movs	r5, #1
}
 8044890:	4628      	mov	r0, r5
 8044892:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8044896:	f013 0340 	ands.w	r3, r3, #64	; 0x40
              ((uint32_t)(sTime->Minutes) << 8U) | \
 804489a:	ea4f 2505 	mov.w	r5, r5, lsl #8
      sTime->TimeFormat = 0x00U;
 804489e:	bf08      	it	eq
 80448a0:	70fb      	strbeq	r3, [r7, #3]
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80448a2:	ea45 4000 	orr.w	r0, r5, r0, lsl #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 80448a6:	4320      	orrs	r0, r4
              ((uint32_t)(sTime->TimeFormat) << 16U));
 80448a8:	78fc      	ldrb	r4, [r7, #3]
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80448aa:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 80448ae:	e7de      	b.n	804486e <HAL_RTC_SetTime+0x4e>
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80448b0:	f004 347f 	and.w	r4, r4, #2139062143	; 0x7f7f7f7f
 80448b4:	f024 44fe 	bic.w	r4, r4, #2130706432	; 0x7f000000
 80448b8:	601c      	str	r4, [r3, #0]
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 80448ba:	689a      	ldr	r2, [r3, #8]
 80448bc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80448c0:	609a      	str	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80448c2:	e9d7 2003 	ldrd	r2, r0, [r7, #12]
 80448c6:	6899      	ldr	r1, [r3, #8]
 80448c8:	4302      	orrs	r2, r0
 80448ca:	430a      	orrs	r2, r1
 80448cc:	609a      	str	r2, [r3, #8]
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80448ce:	68da      	ldr	r2, [r3, #12]
 80448d0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80448d4:	60da      	str	r2, [r3, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80448d6:	689b      	ldr	r3, [r3, #8]
 80448d8:	069b      	lsls	r3, r3, #26
 80448da:	d40a      	bmi.n	80448f2 <HAL_RTC_SetTime+0xd2>
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80448dc:	4630      	mov	r0, r6
 80448de:	f7ff ff14 	bl	804470a <HAL_RTC_WaitForSynchro>
 80448e2:	b130      	cbz	r0, 80448f2 <HAL_RTC_SetTime+0xd2>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80448e4:	6833      	ldr	r3, [r6, #0]
 80448e6:	22ff      	movs	r2, #255	; 0xff
 80448e8:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 80448ea:	2304      	movs	r3, #4
 80448ec:	7773      	strb	r3, [r6, #29]
        __HAL_UNLOCK(hrtc);
 80448ee:	7735      	strb	r5, [r6, #28]
 80448f0:	e7cd      	b.n	804488e <HAL_RTC_SetTime+0x6e>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80448f2:	6833      	ldr	r3, [r6, #0]
 80448f4:	22ff      	movs	r2, #255	; 0xff
 80448f6:	625a      	str	r2, [r3, #36]	; 0x24
   hrtc->State = HAL_RTC_STATE_READY;
 80448f8:	2301      	movs	r3, #1
 80448fa:	7773      	strb	r3, [r6, #29]
   __HAL_UNLOCK(hrtc);
 80448fc:	2300      	movs	r3, #0
 80448fe:	7733      	strb	r3, [r6, #28]
   return HAL_OK;
 8044900:	e7c6      	b.n	8044890 <HAL_RTC_SetTime+0x70>

08044902 <HAL_RTC_SetDate>:
{
 8044902:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 __HAL_LOCK(hrtc);
 8044904:	7f03      	ldrb	r3, [r0, #28]
 8044906:	2b01      	cmp	r3, #1
{
 8044908:	4606      	mov	r6, r0
 804490a:	f04f 0502 	mov.w	r5, #2
 __HAL_LOCK(hrtc);
 804490e:	d030      	beq.n	8044972 <HAL_RTC_SetDate+0x70>
 8044910:	2301      	movs	r3, #1
 8044912:	7703      	strb	r3, [r0, #28]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8044914:	7745      	strb	r5, [r0, #29]
 8044916:	780d      	ldrb	r5, [r1, #0]
 8044918:	78c8      	ldrb	r0, [r1, #3]
 804491a:	784c      	ldrb	r4, [r1, #1]
 804491c:	788f      	ldrb	r7, [r1, #2]
 804491e:	036d      	lsls	r5, r5, #13
  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8044920:	2a00      	cmp	r2, #0
 8044922:	d147      	bne.n	80449b4 <HAL_RTC_SetDate+0xb2>
 8044924:	06e2      	lsls	r2, r4, #27
 8044926:	d503      	bpl.n	8044930 <HAL_RTC_SetDate+0x2e>
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8044928:	f024 0410 	bic.w	r4, r4, #16
 804492c:	340a      	adds	r4, #10
 804492e:	704c      	strb	r4, [r1, #1]
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8044930:	f7ff ff6b 	bl	804480a <RTC_ByteToBcd2>
 8044934:	4602      	mov	r2, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8044936:	7848      	ldrb	r0, [r1, #1]
 8044938:	f7ff ff67 	bl	804480a <RTC_ByteToBcd2>
 804493c:	4604      	mov	r4, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 804493e:	4638      	mov	r0, r7
 8044940:	f7ff ff63 	bl	804480a <RTC_ByteToBcd2>
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8044944:	4328      	orrs	r0, r5
 8044946:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 804494a:	6833      	ldr	r3, [r6, #0]
 804494c:	22ca      	movs	r2, #202	; 0xca
 804494e:	625a      	str	r2, [r3, #36]	; 0x24
 8044950:	2253      	movs	r2, #83	; 0x53
 8044952:	625a      	str	r2, [r3, #36]	; 0x24
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8044954:	ea40 2404 	orr.w	r4, r0, r4, lsl #8
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8044958:	4630      	mov	r0, r6
 804495a:	f7ff feee 	bl	804473a <RTC_EnterInitMode>
 804495e:	6833      	ldr	r3, [r6, #0]
 8044960:	4605      	mov	r5, r0
 8044962:	b140      	cbz	r0, 8044976 <HAL_RTC_SetDate+0x74>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8044964:	22ff      	movs	r2, #255	; 0xff
 8044966:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 8044968:	2304      	movs	r3, #4
 804496a:	7773      	strb	r3, [r6, #29]
    __HAL_UNLOCK(hrtc);
 804496c:	2300      	movs	r3, #0
 804496e:	7733      	strb	r3, [r6, #28]
        return HAL_ERROR;
 8044970:	2501      	movs	r5, #1
}
 8044972:	4628      	mov	r0, r5
 8044974:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8044976:	f024 447f 	bic.w	r4, r4, #4278190080	; 0xff000000
 804497a:	f024 04c0 	bic.w	r4, r4, #192	; 0xc0
 804497e:	605c      	str	r4, [r3, #4]
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8044980:	68da      	ldr	r2, [r3, #12]
 8044982:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8044986:	60da      	str	r2, [r3, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8044988:	689b      	ldr	r3, [r3, #8]
 804498a:	069b      	lsls	r3, r3, #26
 804498c:	d40a      	bmi.n	80449a4 <HAL_RTC_SetDate+0xa2>
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 804498e:	4630      	mov	r0, r6
 8044990:	f7ff febb 	bl	804470a <HAL_RTC_WaitForSynchro>
 8044994:	b130      	cbz	r0, 80449a4 <HAL_RTC_SetDate+0xa2>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8044996:	6833      	ldr	r3, [r6, #0]
 8044998:	22ff      	movs	r2, #255	; 0xff
 804499a:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 804499c:	2304      	movs	r3, #4
 804499e:	7773      	strb	r3, [r6, #29]
        __HAL_UNLOCK(hrtc);
 80449a0:	7735      	strb	r5, [r6, #28]
 80449a2:	e7e5      	b.n	8044970 <HAL_RTC_SetDate+0x6e>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80449a4:	6833      	ldr	r3, [r6, #0]
 80449a6:	22ff      	movs	r2, #255	; 0xff
 80449a8:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY ;
 80449aa:	2301      	movs	r3, #1
 80449ac:	7773      	strb	r3, [r6, #29]
    __HAL_UNLOCK(hrtc);
 80449ae:	2300      	movs	r3, #0
 80449b0:	7733      	strb	r3, [r6, #28]
    return HAL_OK;
 80449b2:	e7de      	b.n	8044972 <HAL_RTC_SetDate+0x70>
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80449b4:	ea45 4000 	orr.w	r0, r5, r0, lsl #16
 80449b8:	4338      	orrs	r0, r7
 80449ba:	e7c6      	b.n	804494a <HAL_RTC_SetDate+0x48>

080449bc <HAL_RTC_SetAlarm_IT>:
{
 80449bc:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  __IO uint32_t count = RTC_TIMEOUT_VALUE  * (SystemCoreClock / 32U / 1000U) ;
 80449c0:	4b53      	ldr	r3, [pc, #332]	; (8044b10 <HAL_RTC_SetAlarm_IT+0x154>)
{
 80449c2:	4606      	mov	r6, r0
  __IO uint32_t count = RTC_TIMEOUT_VALUE  * (SystemCoreClock / 32U / 1000U) ;
 80449c4:	681b      	ldr	r3, [r3, #0]
 80449c6:	f44f 40fa 	mov.w	r0, #32000	; 0x7d00
 80449ca:	fbb3 f0f0 	udiv	r0, r3, r0
 80449ce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80449d2:	4343      	muls	r3, r0
 80449d4:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hrtc);
 80449d6:	7f33      	ldrb	r3, [r6, #28]
 80449d8:	2b01      	cmp	r3, #1
 80449da:	f04f 0002 	mov.w	r0, #2
 80449de:	d04a      	beq.n	8044a76 <HAL_RTC_SetAlarm_IT+0xba>
 80449e0:	2301      	movs	r3, #1
 80449e2:	6834      	ldr	r4, [r6, #0]
 80449e4:	7733      	strb	r3, [r6, #28]
  hrtc->State = HAL_RTC_STATE_BUSY;
 80449e6:	7770      	strb	r0, [r6, #29]
 80449e8:	7808      	ldrb	r0, [r1, #0]
 80449ea:	f891 9001 	ldrb.w	r9, [r1, #1]
 80449ee:	f891 a002 	ldrb.w	sl, [r1, #2]
 80449f2:	f891 7020 	ldrb.w	r7, [r1, #32]
 80449f6:	69cd      	ldr	r5, [r1, #28]
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80449f8:	68a3      	ldr	r3, [r4, #8]
  if(Format == RTC_FORMAT_BIN)
 80449fa:	2a00      	cmp	r2, #0
 80449fc:	d13e      	bne.n	8044a7c <HAL_RTC_SetAlarm_IT+0xc0>
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80449fe:	f013 0340 	ands.w	r3, r3, #64	; 0x40
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8044a02:	bf08      	it	eq
 8044a04:	70cb      	strbeq	r3, [r1, #3]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8044a06:	f7ff ff00 	bl	804480a <RTC_ByteToBcd2>
 8044a0a:	4680      	mov	r8, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8044a0c:	4648      	mov	r0, r9
 8044a0e:	f7ff fefc 	bl	804480a <RTC_ByteToBcd2>
 8044a12:	4602      	mov	r2, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8044a14:	4650      	mov	r0, sl
 8044a16:	f7ff fef8 	bl	804480a <RTC_ByteToBcd2>
 8044a1a:	4681      	mov	r9, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8044a1c:	4638      	mov	r0, r7
 8044a1e:	f7ff fef4 	bl	804480a <RTC_ByteToBcd2>
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8044a22:	694b      	ldr	r3, [r1, #20]
 8044a24:	432b      	orrs	r3, r5
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8044a26:	78cd      	ldrb	r5, [r1, #3]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8044a28:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
 8044a2c:	ea43 0309 	orr.w	r3, r3, r9
 8044a30:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8044a34:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8044a38:	ea43 6000 	orr.w	r0, r3, r0, lsl #24
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8044a3c:	698b      	ldr	r3, [r1, #24]
 8044a3e:	684a      	ldr	r2, [r1, #4]
 8044a40:	431a      	orrs	r2, r3
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8044a42:	23ca      	movs	r3, #202	; 0xca
 8044a44:	6263      	str	r3, [r4, #36]	; 0x24
 8044a46:	2353      	movs	r3, #83	; 0x53
 8044a48:	6263      	str	r3, [r4, #36]	; 0x24
  if(sAlarm->Alarm == RTC_ALARM_A)
 8044a4a:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 8044a4c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8044a50:	68a3      	ldr	r3, [r4, #8]
  if(sAlarm->Alarm == RTC_ALARM_A)
 8044a52:	d142      	bne.n	8044ada <HAL_RTC_SetAlarm_IT+0x11e>
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8044a54:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8044a58:	60a3      	str	r3, [r4, #8]
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8044a5a:	68e3      	ldr	r3, [r4, #12]
 8044a5c:	b2db      	uxtb	r3, r3
 8044a5e:	f463 73c0 	orn	r3, r3, #384	; 0x180
 8044a62:	60e3      	str	r3, [r4, #12]
      if (count-- == 0U)
 8044a64:	9b01      	ldr	r3, [sp, #4]
 8044a66:	1e59      	subs	r1, r3, #1
 8044a68:	9101      	str	r1, [sp, #4]
 8044a6a:	b9cb      	cbnz	r3, 8044aa0 <HAL_RTC_SetAlarm_IT+0xe4>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8044a6c:	22ff      	movs	r2, #255	; 0xff
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8044a6e:	2003      	movs	r0, #3
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8044a70:	6262      	str	r2, [r4, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8044a72:	7770      	strb	r0, [r6, #29]
        __HAL_UNLOCK(hrtc);
 8044a74:	7733      	strb	r3, [r6, #28]
}
 8044a76:	b002      	add	sp, #8
 8044a78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8044a7c:	f013 0340 	ands.w	r3, r3, #64	; 0x40
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8044a80:	bf08      	it	eq
 8044a82:	70cb      	strbeq	r3, [r1, #3]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8044a84:	694b      	ldr	r3, [r1, #20]
 8044a86:	431d      	orrs	r5, r3
 8044a88:	ea45 050a 	orr.w	r5, r5, sl
 8044a8c:	ea45 4000 	orr.w	r0, r5, r0, lsl #16
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8044a90:	78cb      	ldrb	r3, [r1, #3]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8044a92:	ea40 2009 	orr.w	r0, r0, r9, lsl #8
 8044a96:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8044a9a:	ea40 6007 	orr.w	r0, r0, r7, lsl #24
 8044a9e:	e7cd      	b.n	8044a3c <HAL_RTC_SetAlarm_IT+0x80>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET);
 8044aa0:	68e3      	ldr	r3, [r4, #12]
 8044aa2:	07d9      	lsls	r1, r3, #31
 8044aa4:	d5de      	bpl.n	8044a64 <HAL_RTC_SetAlarm_IT+0xa8>
    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8044aa6:	61e0      	str	r0, [r4, #28]
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8044aa8:	6462      	str	r2, [r4, #68]	; 0x44
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8044aaa:	68a3      	ldr	r3, [r4, #8]
 8044aac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8044ab0:	60a3      	str	r3, [r4, #8]
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 8044ab2:	68a3      	ldr	r3, [r4, #8]
 8044ab4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8044ab8:	60a3      	str	r3, [r4, #8]
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8044aba:	4b16      	ldr	r3, [pc, #88]	; (8044b14 <HAL_RTC_SetAlarm_IT+0x158>)
 8044abc:	681a      	ldr	r2, [r3, #0]
 8044abe:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8044ac2:	601a      	str	r2, [r3, #0]
  EXTI->RTSR |= RTC_EXTI_LINE_ALARM_EVENT;
 8044ac4:	689a      	ldr	r2, [r3, #8]
 8044ac6:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8044aca:	609a      	str	r2, [r3, #8]
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8044acc:	23ff      	movs	r3, #255	; 0xff
 8044ace:	6263      	str	r3, [r4, #36]	; 0x24
  __HAL_UNLOCK(hrtc);
 8044ad0:	2000      	movs	r0, #0
  hrtc->State = HAL_RTC_STATE_READY;
 8044ad2:	2301      	movs	r3, #1
 8044ad4:	7773      	strb	r3, [r6, #29]
  __HAL_UNLOCK(hrtc);
 8044ad6:	7730      	strb	r0, [r6, #28]
  return HAL_OK;
 8044ad8:	e7cd      	b.n	8044a76 <HAL_RTC_SetAlarm_IT+0xba>
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8044ada:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8044ade:	60a3      	str	r3, [r4, #8]
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8044ae0:	68e3      	ldr	r3, [r4, #12]
 8044ae2:	b2db      	uxtb	r3, r3
 8044ae4:	f463 7320 	orn	r3, r3, #640	; 0x280
 8044ae8:	60e3      	str	r3, [r4, #12]
      if (count-- == 0U)
 8044aea:	9b01      	ldr	r3, [sp, #4]
 8044aec:	1e59      	subs	r1, r3, #1
 8044aee:	9101      	str	r1, [sp, #4]
 8044af0:	2b00      	cmp	r3, #0
 8044af2:	d0bb      	beq.n	8044a6c <HAL_RTC_SetAlarm_IT+0xb0>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET);
 8044af4:	68e3      	ldr	r3, [r4, #12]
 8044af6:	079b      	lsls	r3, r3, #30
 8044af8:	d5f7      	bpl.n	8044aea <HAL_RTC_SetAlarm_IT+0x12e>
    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8044afa:	6220      	str	r0, [r4, #32]
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8044afc:	64a2      	str	r2, [r4, #72]	; 0x48
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8044afe:	68a3      	ldr	r3, [r4, #8]
 8044b00:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8044b04:	60a3      	str	r3, [r4, #8]
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8044b06:	68a3      	ldr	r3, [r4, #8]
 8044b08:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8044b0c:	e7d4      	b.n	8044ab8 <HAL_RTC_SetAlarm_IT+0xfc>
 8044b0e:	bf00      	nop
 8044b10:	200010b8 	.word	0x200010b8
 8044b14:	40013c00 	.word	0x40013c00

08044b18 <RTC_Bcd2ToByte>:
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
  uint32_t tmp = 0U;
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8044b18:	0903      	lsrs	r3, r0, #4
 8044b1a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  return (tmp + (Value & (uint8_t)0x0F));
 8044b1e:	f000 000f 	and.w	r0, r0, #15
 8044b22:	eb00 0043 	add.w	r0, r0, r3, lsl #1
}
 8044b26:	b2c0      	uxtb	r0, r0
 8044b28:	4770      	bx	lr

08044b2a <HAL_RTC_GetTime>:
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8044b2a:	6803      	ldr	r3, [r0, #0]
 8044b2c:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8044b2e:	6048      	str	r0, [r1, #4]
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8044b30:	6918      	ldr	r0, [r3, #16]
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8044b32:	681b      	ldr	r3, [r3, #0]
 8044b34:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8044b38:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
{
 8044b3c:	b570      	push	{r4, r5, r6, lr}
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8044b3e:	f3c0 000e 	ubfx	r0, r0, #0, #15
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8044b42:	0c1d      	lsrs	r5, r3, #16
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8044b44:	6088      	str	r0, [r1, #8]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8044b46:	f3c3 2606 	ubfx	r6, r3, #8, #7
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8044b4a:	f005 003f 	and.w	r0, r5, #63	; 0x3f
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8044b4e:	b2dc      	uxtb	r4, r3
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 8044b50:	f005 0540 	and.w	r5, r5, #64	; 0x40
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8044b54:	7008      	strb	r0, [r1, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8044b56:	704e      	strb	r6, [r1, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8044b58:	708c      	strb	r4, [r1, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 8044b5a:	70cd      	strb	r5, [r1, #3]
  if(Format == RTC_FORMAT_BIN)
 8044b5c:	b952      	cbnz	r2, 8044b74 <HAL_RTC_GetTime+0x4a>
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8044b5e:	f7ff ffdb 	bl	8044b18 <RTC_Bcd2ToByte>
 8044b62:	7008      	strb	r0, [r1, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8044b64:	4630      	mov	r0, r6
 8044b66:	f7ff ffd7 	bl	8044b18 <RTC_Bcd2ToByte>
 8044b6a:	7048      	strb	r0, [r1, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8044b6c:	4620      	mov	r0, r4
 8044b6e:	f7ff ffd3 	bl	8044b18 <RTC_Bcd2ToByte>
 8044b72:	7088      	strb	r0, [r1, #2]
}
 8044b74:	2000      	movs	r0, #0
 8044b76:	bd70      	pop	{r4, r5, r6, pc}

08044b78 <HAL_RTC_GetDate>:
{
 8044b78:	b538      	push	{r3, r4, r5, lr}
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8044b7a:	6803      	ldr	r3, [r0, #0]
 8044b7c:	685b      	ldr	r3, [r3, #4]
 8044b7e:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8044b82:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 8044b86:	0c18      	lsrs	r0, r3, #16
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8044b88:	f3c3 2504 	ubfx	r5, r3, #8, #5
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8044b8c:	b2dc      	uxtb	r4, r3
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 8044b8e:	f3c3 3342 	ubfx	r3, r3, #13, #3
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 8044b92:	70c8      	strb	r0, [r1, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8044b94:	704d      	strb	r5, [r1, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8044b96:	708c      	strb	r4, [r1, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 8044b98:	700b      	strb	r3, [r1, #0]
  if(Format == RTC_FORMAT_BIN)
 8044b9a:	b952      	cbnz	r2, 8044bb2 <HAL_RTC_GetDate+0x3a>
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8044b9c:	f7ff ffbc 	bl	8044b18 <RTC_Bcd2ToByte>
 8044ba0:	70c8      	strb	r0, [r1, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8044ba2:	4628      	mov	r0, r5
 8044ba4:	f7ff ffb8 	bl	8044b18 <RTC_Bcd2ToByte>
 8044ba8:	7048      	strb	r0, [r1, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8044baa:	4620      	mov	r0, r4
 8044bac:	f7ff ffb4 	bl	8044b18 <RTC_Bcd2ToByte>
 8044bb0:	7088      	strb	r0, [r1, #2]
}
 8044bb2:	2000      	movs	r0, #0
 8044bb4:	bd38      	pop	{r3, r4, r5, pc}

08044bb6 <HAL_RTCEx_BKUPWrite>:
  uint32_t tmp = 0U;

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)&(hrtc->Instance->BKP0R);
 8044bb6:	6803      	ldr	r3, [r0, #0]
 8044bb8:	3350      	adds	r3, #80	; 0x50
  tmp += (BackupRegister * 4U);

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8044bba:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
}
 8044bbe:	4770      	bx	lr

08044bc0 <HAL_RTCEx_BKUPRead>:
  uint32_t tmp = 0U;

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)&(hrtc->Instance->BKP0R);
 8044bc0:	6803      	ldr	r3, [r0, #0]
 8044bc2:	3350      	adds	r3, #80	; 0x50
  tmp += (BackupRegister * 4U);

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8044bc4:	f853 0021 	ldr.w	r0, [r3, r1, lsl #2]
}
 8044bc8:	4770      	bx	lr

08044bca <HAL_RTCEx_EnableBypassShadow>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef* hrtc)
{
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8044bca:	7f03      	ldrb	r3, [r0, #28]
 8044bcc:	2b01      	cmp	r3, #1
 8044bce:	f04f 0302 	mov.w	r3, #2
 8044bd2:	d00f      	beq.n	8044bf4 <HAL_RTCEx_EnableBypassShadow+0x2a>

  hrtc->State = HAL_RTC_STATE_BUSY;
 8044bd4:	7743      	strb	r3, [r0, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8044bd6:	6803      	ldr	r3, [r0, #0]
 8044bd8:	22ca      	movs	r2, #202	; 0xca
 8044bda:	625a      	str	r2, [r3, #36]	; 0x24
 8044bdc:	2253      	movs	r2, #83	; 0x53
 8044bde:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the BYPSHAD bit */
  hrtc->Instance->CR |= (uint8_t)RTC_CR_BYPSHAD;
 8044be0:	689a      	ldr	r2, [r3, #8]
 8044be2:	f042 0220 	orr.w	r2, r2, #32
 8044be6:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8044be8:	22ff      	movs	r2, #255	; 0xff
 8044bea:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8044bec:	2301      	movs	r3, #1
 8044bee:	7743      	strb	r3, [r0, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8044bf0:	2300      	movs	r3, #0
 8044bf2:	7703      	strb	r3, [r0, #28]
  __HAL_LOCK(hrtc);
 8044bf4:	4618      	mov	r0, r3

  return HAL_OK;
}
 8044bf6:	4770      	bx	lr

08044bf8 <SD_DMATransmitCplt>:
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 8044bf8:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8044bfa:	681a      	ldr	r2, [r3, #0]
 8044bfc:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 8044bfe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8044c02:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 8044c04:	4770      	bx	lr

08044c06 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8044c06:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8044c0a:	b089      	sub	sp, #36	; 0x24
 8044c0c:	4605      	mov	r5, r0
 8044c0e:	460e      	mov	r6, r1
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8044c10:	f7fe fa70 	bl	80430f4 <HAL_GetTick>
  uint32_t index = 0U;
  uint32_t tempscr[2U] = {0U, 0U};
 8044c14:	2300      	movs	r3, #0
  uint32_t tickstart = HAL_GetTick();
 8044c16:	4681      	mov	r9, r0
  uint32_t *scr = pSCR;

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8044c18:	2108      	movs	r1, #8
 8044c1a:	6828      	ldr	r0, [r5, #0]
  uint32_t tempscr[2U] = {0U, 0U};
 8044c1c:	e9cd 3300 	strd	r3, r3, [sp]
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8044c20:	f001 fe55 	bl	80468ce <SDMMC_CmdBlockLength>
  if(errorstate != HAL_SD_ERROR_NONE)
 8044c24:	4604      	mov	r4, r0
 8044c26:	bb40      	cbnz	r0, 8044c7a <SD_FindSCR+0x74>
  {
    return errorstate;
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8044c28:	6d29      	ldr	r1, [r5, #80]	; 0x50
 8044c2a:	6828      	ldr	r0, [r5, #0]
 8044c2c:	0409      	lsls	r1, r1, #16
 8044c2e:	f001 ff61 	bl	8046af4 <SDMMC_CmdAppCommand>
  if(errorstate != HAL_SD_ERROR_NONE)
 8044c32:	4604      	mov	r4, r0
 8044c34:	bb08      	cbnz	r0, 8044c7a <SD_FindSCR+0x74>
  {
    return errorstate;
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
  config.DataLength    = 8U;
 8044c36:	f04f 32ff 	mov.w	r2, #4294967295
 8044c3a:	2308      	movs	r3, #8
 8044c3c:	e9cd 2302 	strd	r2, r3, [sp, #8]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8044c40:	2130      	movs	r1, #48	; 0x30
 8044c42:	2302      	movs	r3, #2
 8044c44:	e9cd 1304 	strd	r1, r3, [sp, #16]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8044c48:	9006      	str	r0, [sp, #24]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8044c4a:	2301      	movs	r3, #1
  (void)SDIO_ConfigData(hsd->Instance, &config);
 8044c4c:	a902      	add	r1, sp, #8
 8044c4e:	6828      	ldr	r0, [r5, #0]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8044c50:	9307      	str	r3, [sp, #28]
  (void)SDIO_ConfigData(hsd->Instance, &config);
 8044c52:	f001 fe29 	bl	80468a8 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8044c56:	6828      	ldr	r0, [r5, #0]
 8044c58:	f001 ff95 	bl	8046b86 <SDMMC_CmdSendSCR>
  if(errorstate != HAL_SD_ERROR_NONE)
 8044c5c:	4604      	mov	r4, r0
 8044c5e:	b960      	cbnz	r0, 8044c7a <SD_FindSCR+0x74>
  uint32_t index = 0U;
 8044c60:	4607      	mov	r7, r0
  {
    return errorstate;
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 8044c62:	f240 482a 	movw	r8, #1066	; 0x42a
 8044c66:	6828      	ldr	r0, [r5, #0]
 8044c68:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8044c6a:	ea13 0f08 	tst.w	r3, r8
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8044c6e:	6b43      	ldr	r3, [r0, #52]	; 0x34
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 8044c70:	d007      	beq.n	8044c82 <SD_FindSCR+0x7c>
    {
      return HAL_SD_ERROR_TIMEOUT;
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8044c72:	0719      	lsls	r1, r3, #28
 8044c74:	d518      	bpl.n	8044ca8 <SD_FindSCR+0xa2>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8044c76:	2408      	movs	r4, #8

    return HAL_SD_ERROR_DATA_CRC_FAIL;
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8044c78:	6384      	str	r4, [r0, #56]	; 0x38
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));

  }

  return HAL_SD_ERROR_NONE;
}
 8044c7a:	4620      	mov	r0, r4
 8044c7c:	b009      	add	sp, #36	; 0x24
 8044c7e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8044c82:	029b      	lsls	r3, r3, #10
 8044c84:	d507      	bpl.n	8044c96 <SD_FindSCR+0x90>
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8044c86:	f001 fde5 	bl	8046854 <SDIO_ReadFIFO>
 8044c8a:	ab08      	add	r3, sp, #32
 8044c8c:	eb03 0387 	add.w	r3, r3, r7, lsl #2
      index++;
 8044c90:	3701      	adds	r7, #1
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8044c92:	f843 0c20 	str.w	r0, [r3, #-32]
    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8044c96:	f7fe fa2d 	bl	80430f4 <HAL_GetTick>
 8044c9a:	eba0 0009 	sub.w	r0, r0, r9
 8044c9e:	3001      	adds	r0, #1
 8044ca0:	d1e1      	bne.n	8044c66 <SD_FindSCR+0x60>
      return HAL_SD_ERROR_TIMEOUT;
 8044ca2:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8044ca6:	e7e8      	b.n	8044c7a <SD_FindSCR+0x74>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8044ca8:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8044caa:	079a      	lsls	r2, r3, #30
 8044cac:	d501      	bpl.n	8044cb2 <SD_FindSCR+0xac>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8044cae:	2402      	movs	r4, #2
 8044cb0:	e7e2      	b.n	8044c78 <SD_FindSCR+0x72>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8044cb2:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8044cb4:	069b      	lsls	r3, r3, #26
 8044cb6:	d501      	bpl.n	8044cbc <SD_FindSCR+0xb6>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8044cb8:	2420      	movs	r4, #32
 8044cba:	e7dd      	b.n	8044c78 <SD_FindSCR+0x72>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8044cbc:	f240 533a 	movw	r3, #1338	; 0x53a
 8044cc0:	6383      	str	r3, [r0, #56]	; 0x38
 8044cc2:	9b01      	ldr	r3, [sp, #4]
 8044cc4:	ba1b      	rev	r3, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8044cc6:	6033      	str	r3, [r6, #0]
 8044cc8:	9b00      	ldr	r3, [sp, #0]
 8044cca:	ba1b      	rev	r3, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8044ccc:	6073      	str	r3, [r6, #4]
  return HAL_SD_ERROR_NONE;
 8044cce:	e7d4      	b.n	8044c7a <SD_FindSCR+0x74>

08044cd0 <HAL_SD_ReadBlocks_DMA>:
{
 8044cd0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8044cd4:	4604      	mov	r4, r0
 8044cd6:	b087      	sub	sp, #28
 8044cd8:	4617      	mov	r7, r2
 8044cda:	4698      	mov	r8, r3
  if(NULL == pData)
 8044cdc:	b941      	cbnz	r1, 8044cf0 <HAL_SD_ReadBlocks_DMA+0x20>
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8044cde:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8044ce0:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8044ce4:	63a3      	str	r3, [r4, #56]	; 0x38
    return HAL_ERROR;
 8044ce6:	2501      	movs	r5, #1
}
 8044ce8:	4628      	mov	r0, r5
 8044cea:	b007      	add	sp, #28
 8044cec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  if(hsd->State == HAL_SD_STATE_READY)
 8044cf0:	f890 6034 	ldrb.w	r6, [r0, #52]	; 0x34
 8044cf4:	b2f6      	uxtb	r6, r6
 8044cf6:	2e01      	cmp	r6, #1
 8044cf8:	d176      	bne.n	8044de8 <HAL_SD_ReadBlocks_DMA+0x118>
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8044cfa:	2200      	movs	r2, #0
 8044cfc:	6382      	str	r2, [r0, #56]	; 0x38
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8044cfe:	6dc0      	ldr	r0, [r0, #92]	; 0x5c
 8044d00:	18fb      	adds	r3, r7, r3
 8044d02:	4283      	cmp	r3, r0
 8044d04:	d903      	bls.n	8044d0e <HAL_SD_ReadBlocks_DMA+0x3e>
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8044d06:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8044d08:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8044d0c:	e7ea      	b.n	8044ce4 <HAL_SD_ReadBlocks_DMA+0x14>
    hsd->Instance->DCTRL = 0U;
 8044d0e:	6825      	ldr	r5, [r4, #0]
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8044d10:	6c20      	ldr	r0, [r4, #64]	; 0x40
    hsd->State = HAL_SD_STATE_BUSY;
 8044d12:	2303      	movs	r3, #3
 8044d14:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    hsd->Instance->DCTRL = 0U;
 8044d18:	62ea      	str	r2, [r5, #44]	; 0x2c
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
 8044d1a:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8044d1c:	f443 734a 	orr.w	r3, r3, #808	; 0x328
 8044d20:	f043 0302 	orr.w	r3, r3, #2
 8044d24:	63eb      	str	r3, [r5, #60]	; 0x3c
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8044d26:	4b31      	ldr	r3, [pc, #196]	; (8044dec <HAL_SD_ReadBlocks_DMA+0x11c>)
 8044d28:	63c3      	str	r3, [r0, #60]	; 0x3c
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 8044d2a:	4b31      	ldr	r3, [pc, #196]	; (8044df0 <HAL_SD_ReadBlocks_DMA+0x120>)
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8044d2c:	ea4f 2948 	mov.w	r9, r8, lsl #9
    hsd->hdmarx->XferAbortCallback = NULL;
 8044d30:	e9c0 3213 	strd	r3, r2, [r0, #76]	; 0x4c
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8044d34:	460a      	mov	r2, r1
 8044d36:	ea4f 0399 	mov.w	r3, r9, lsr #2
 8044d3a:	f105 0180 	add.w	r1, r5, #128	; 0x80
 8044d3e:	f7fe fd27 	bl	8043790 <HAL_DMA_Start_IT>
 8044d42:	4605      	mov	r5, r0
 8044d44:	b168      	cbz	r0, 8044d62 <HAL_SD_ReadBlocks_DMA+0x92>
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8044d46:	6823      	ldr	r3, [r4, #0]
 8044d48:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8044d4a:	f422 7295 	bic.w	r2, r2, #298	; 0x12a
 8044d4e:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8044d50:	4a28      	ldr	r2, [pc, #160]	; (8044df4 <HAL_SD_ReadBlocks_DMA+0x124>)
 8044d52:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8044d54:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8044d56:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8044d5a:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8044d5c:	f884 6034 	strb.w	r6, [r4, #52]	; 0x34
 8044d60:	e7c1      	b.n	8044ce6 <HAL_SD_ReadBlocks_DMA+0x16>
      __HAL_SD_DMA_ENABLE(hsd);
 8044d62:	4b25      	ldr	r3, [pc, #148]	; (8044df8 <HAL_SD_ReadBlocks_DMA+0x128>)
      errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8044d64:	6820      	ldr	r0, [r4, #0]
      __HAL_SD_DMA_ENABLE(hsd);
 8044d66:	601e      	str	r6, [r3, #0]
      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8044d68:	6c63      	ldr	r3, [r4, #68]	; 0x44
      errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8044d6a:	f44f 7100 	mov.w	r1, #512	; 0x200
      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8044d6e:	2b01      	cmp	r3, #1
        add *= 512U;
 8044d70:	bf18      	it	ne
 8044d72:	027f      	lslne	r7, r7, #9
      errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8044d74:	f001 fdab 	bl	80468ce <SDMMC_CmdBlockLength>
      if(errorstate != HAL_SD_ERROR_NONE)
 8044d78:	b148      	cbz	r0, 8044d8e <HAL_SD_ReadBlocks_DMA+0xbe>
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8044d7a:	6823      	ldr	r3, [r4, #0]
 8044d7c:	4a1d      	ldr	r2, [pc, #116]	; (8044df4 <HAL_SD_ReadBlocks_DMA+0x124>)
 8044d7e:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8044d80:	6ba3      	ldr	r3, [r4, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8044d82:	2501      	movs	r5, #1
        hsd->ErrorCode |= errorstate;
 8044d84:	4318      	orrs	r0, r3
 8044d86:	63a0      	str	r0, [r4, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8044d88:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
        return HAL_ERROR;
 8044d8c:	e7ac      	b.n	8044ce8 <HAL_SD_ReadBlocks_DMA+0x18>
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8044d8e:	f04f 33ff 	mov.w	r3, #4294967295
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8044d92:	e9cd 3900 	strd	r3, r9, [sp]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8044d96:	2290      	movs	r2, #144	; 0x90
 8044d98:	2302      	movs	r3, #2
 8044d9a:	e9cd 2302 	strd	r2, r3, [sp, #8]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8044d9e:	9004      	str	r0, [sp, #16]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8044da0:	2301      	movs	r3, #1
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8044da2:	4669      	mov	r1, sp
 8044da4:	6820      	ldr	r0, [r4, #0]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8044da6:	9305      	str	r3, [sp, #20]
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8044da8:	f001 fd7e 	bl	80468a8 <SDIO_ConfigData>
      if(NumberOfBlocks > 1U)
 8044dac:	f1b8 0f01 	cmp.w	r8, #1
 8044db0:	d913      	bls.n	8044dda <HAL_SD_ReadBlocks_DMA+0x10a>
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8044db2:	2382      	movs	r3, #130	; 0x82
 8044db4:	6323      	str	r3, [r4, #48]	; 0x30
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8044db6:	4639      	mov	r1, r7
 8044db8:	6820      	ldr	r0, [r4, #0]
 8044dba:	f001 fdb8 	bl	804692e <SDMMC_CmdReadMultiBlock>
      if(errorstate != HAL_SD_ERROR_NONE)
 8044dbe:	2800      	cmp	r0, #0
 8044dc0:	d092      	beq.n	8044ce8 <HAL_SD_ReadBlocks_DMA+0x18>
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8044dc2:	6823      	ldr	r3, [r4, #0]
 8044dc4:	4a0b      	ldr	r2, [pc, #44]	; (8044df4 <HAL_SD_ReadBlocks_DMA+0x124>)
 8044dc6:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8044dc8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8044dca:	2501      	movs	r5, #1
        hsd->ErrorCode |= errorstate;
 8044dcc:	4318      	orrs	r0, r3
        hsd->Context = SD_CONTEXT_NONE;
 8044dce:	2300      	movs	r3, #0
        hsd->ErrorCode |= errorstate;
 8044dd0:	63a0      	str	r0, [r4, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8044dd2:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8044dd6:	6323      	str	r3, [r4, #48]	; 0x30
        return HAL_ERROR;
 8044dd8:	e786      	b.n	8044ce8 <HAL_SD_ReadBlocks_DMA+0x18>
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8044dda:	2381      	movs	r3, #129	; 0x81
 8044ddc:	6323      	str	r3, [r4, #48]	; 0x30
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8044dde:	4639      	mov	r1, r7
 8044de0:	6820      	ldr	r0, [r4, #0]
 8044de2:	f001 fd8c 	bl	80468fe <SDMMC_CmdReadSingleBlock>
 8044de6:	e7ea      	b.n	8044dbe <HAL_SD_ReadBlocks_DMA+0xee>
    return HAL_BUSY;
 8044de8:	2502      	movs	r5, #2
 8044dea:	e77d      	b.n	8044ce8 <HAL_SD_ReadBlocks_DMA+0x18>
 8044dec:	08044f2f 	.word	0x08044f2f
 8044df0:	08045451 	.word	0x08045451
 8044df4:	004005ff 	.word	0x004005ff
 8044df8:	4225858c 	.word	0x4225858c

08044dfc <HAL_SD_WriteBlocks_DMA>:
{
 8044dfc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8044e00:	4604      	mov	r4, r0
 8044e02:	b087      	sub	sp, #28
 8044e04:	4616      	mov	r6, r2
 8044e06:	461f      	mov	r7, r3
  if(NULL == pData)
 8044e08:	4689      	mov	r9, r1
 8044e0a:	b941      	cbnz	r1, 8044e1e <HAL_SD_WriteBlocks_DMA+0x22>
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8044e0c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8044e0e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8044e12:	6383      	str	r3, [r0, #56]	; 0x38
    return HAL_ERROR;
 8044e14:	2501      	movs	r5, #1
}
 8044e16:	4628      	mov	r0, r5
 8044e18:	b007      	add	sp, #28
 8044e1a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  if(hsd->State == HAL_SD_STATE_READY)
 8044e1e:	f890 5034 	ldrb.w	r5, [r0, #52]	; 0x34
 8044e22:	b2ed      	uxtb	r5, r5
 8044e24:	2d01      	cmp	r5, #1
 8044e26:	d177      	bne.n	8044f18 <HAL_SD_WriteBlocks_DMA+0x11c>
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8044e28:	6dc1      	ldr	r1, [r0, #92]	; 0x5c
 8044e2a:	18f3      	adds	r3, r6, r3
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8044e2c:	2200      	movs	r2, #0
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8044e2e:	428b      	cmp	r3, r1
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8044e30:	6382      	str	r2, [r0, #56]	; 0x38
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8044e32:	d904      	bls.n	8044e3e <HAL_SD_WriteBlocks_DMA+0x42>
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8044e34:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8044e36:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8044e3a:	6383      	str	r3, [r0, #56]	; 0x38
      return HAL_ERROR;
 8044e3c:	e7eb      	b.n	8044e16 <HAL_SD_WriteBlocks_DMA+0x1a>
    hsd->State = HAL_SD_STATE_BUSY;
 8044e3e:	2303      	movs	r3, #3
 8044e40:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
    hsd->Instance->DCTRL = 0U;
 8044e44:	6800      	ldr	r0, [r0, #0]
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8044e46:	4935      	ldr	r1, [pc, #212]	; (8044f1c <HAL_SD_WriteBlocks_DMA+0x120>)
    hsd->Instance->DCTRL = 0U;
 8044e48:	62c2      	str	r2, [r0, #44]	; 0x2c
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 8044e4a:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8044e4c:	f443 7306 	orr.w	r3, r3, #536	; 0x218
 8044e50:	f043 0302 	orr.w	r3, r3, #2
 8044e54:	63c3      	str	r3, [r0, #60]	; 0x3c
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8044e56:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8044e58:	63d9      	str	r1, [r3, #60]	; 0x3c
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 8044e5a:	4931      	ldr	r1, [pc, #196]	; (8044f20 <HAL_SD_WriteBlocks_DMA+0x124>)
    hsd->hdmatx->XferAbortCallback = NULL;
 8044e5c:	e9c3 1213 	strd	r1, r2, [r3, #76]	; 0x4c
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8044e60:	6c63      	ldr	r3, [r4, #68]	; 0x44
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8044e62:	f44f 7100 	mov.w	r1, #512	; 0x200
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8044e66:	2b01      	cmp	r3, #1
      add *= 512U;
 8044e68:	bf18      	it	ne
 8044e6a:	0276      	lslne	r6, r6, #9
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8044e6c:	f001 fd2f 	bl	80468ce <SDMMC_CmdBlockLength>
    if(errorstate != HAL_SD_ERROR_NONE)
 8044e70:	4602      	mov	r2, r0
 8044e72:	6820      	ldr	r0, [r4, #0]
 8044e74:	b142      	cbz	r2, 8044e88 <HAL_SD_WriteBlocks_DMA+0x8c>
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8044e76:	4b2b      	ldr	r3, [pc, #172]	; (8044f24 <HAL_SD_WriteBlocks_DMA+0x128>)
 8044e78:	6383      	str	r3, [r0, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8044e7a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8044e7c:	2501      	movs	r5, #1
      hsd->ErrorCode |= errorstate;
 8044e7e:	4313      	orrs	r3, r2
 8044e80:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8044e82:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
      return HAL_ERROR;
 8044e86:	e7c6      	b.n	8044e16 <HAL_SD_WriteBlocks_DMA+0x1a>
    if(NumberOfBlocks > 1U)
 8044e88:	2f01      	cmp	r7, #1
 8044e8a:	d912      	bls.n	8044eb2 <HAL_SD_WriteBlocks_DMA+0xb6>
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8044e8c:	23a0      	movs	r3, #160	; 0xa0
 8044e8e:	6323      	str	r3, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8044e90:	4631      	mov	r1, r6
 8044e92:	f001 fd7c 	bl	804698e <SDMMC_CmdWriteMultiBlock>
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8044e96:	4606      	mov	r6, r0
 8044e98:	6822      	ldr	r2, [r4, #0]
    if(errorstate != HAL_SD_ERROR_NONE)
 8044e9a:	b180      	cbz	r0, 8044ebe <HAL_SD_WriteBlocks_DMA+0xc2>
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8044e9c:	4b21      	ldr	r3, [pc, #132]	; (8044f24 <HAL_SD_WriteBlocks_DMA+0x128>)
 8044e9e:	6393      	str	r3, [r2, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8044ea0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8044ea2:	2501      	movs	r5, #1
      hsd->ErrorCode |= errorstate;
 8044ea4:	431e      	orrs	r6, r3
      hsd->Context = SD_CONTEXT_NONE;
 8044ea6:	2300      	movs	r3, #0
      hsd->ErrorCode |= errorstate;
 8044ea8:	63a6      	str	r6, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8044eaa:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8044eae:	6323      	str	r3, [r4, #48]	; 0x30
      return HAL_ERROR;
 8044eb0:	e7b1      	b.n	8044e16 <HAL_SD_WriteBlocks_DMA+0x1a>
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8044eb2:	2390      	movs	r3, #144	; 0x90
 8044eb4:	6323      	str	r3, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8044eb6:	4631      	mov	r1, r6
 8044eb8:	f001 fd51 	bl	804695e <SDMMC_CmdWriteSingleBlock>
 8044ebc:	e7eb      	b.n	8044e96 <HAL_SD_WriteBlocks_DMA+0x9a>
    __HAL_SD_DMA_ENABLE(hsd);
 8044ebe:	4b1a      	ldr	r3, [pc, #104]	; (8044f28 <HAL_SD_WriteBlocks_DMA+0x12c>)
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8044ec0:	6be0      	ldr	r0, [r4, #60]	; 0x3c
    __HAL_SD_DMA_ENABLE(hsd);
 8044ec2:	f04f 0801 	mov.w	r8, #1
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8044ec6:	027f      	lsls	r7, r7, #9
    __HAL_SD_DMA_ENABLE(hsd);
 8044ec8:	f8c3 8000 	str.w	r8, [r3]
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8044ecc:	3280      	adds	r2, #128	; 0x80
 8044ece:	08bb      	lsrs	r3, r7, #2
 8044ed0:	4649      	mov	r1, r9
 8044ed2:	f7fe fc5d 	bl	8043790 <HAL_DMA_Start_IT>
 8044ed6:	4605      	mov	r5, r0
 8044ed8:	b180      	cbz	r0, 8044efc <HAL_SD_WriteBlocks_DMA+0x100>
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 8044eda:	6822      	ldr	r2, [r4, #0]
 8044edc:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 8044ede:	f423 7306 	bic.w	r3, r3, #536	; 0x218
 8044ee2:	f023 0302 	bic.w	r3, r3, #2
 8044ee6:	63d3      	str	r3, [r2, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8044ee8:	4b0e      	ldr	r3, [pc, #56]	; (8044f24 <HAL_SD_WriteBlocks_DMA+0x128>)
 8044eea:	6393      	str	r3, [r2, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8044eec:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8044eee:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8044ef2:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8044ef4:	f884 8034 	strb.w	r8, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8044ef8:	6326      	str	r6, [r4, #48]	; 0x30
 8044efa:	e78b      	b.n	8044e14 <HAL_SD_WriteBlocks_DMA+0x18>
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8044efc:	f04f 33ff 	mov.w	r3, #4294967295
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8044f00:	e9cd 3700 	strd	r3, r7, [sp]
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8044f04:	4669      	mov	r1, sp
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8044f06:	2390      	movs	r3, #144	; 0x90
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8044f08:	6820      	ldr	r0, [r4, #0]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8044f0a:	e9cd 3602 	strd	r3, r6, [sp, #8]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8044f0e:	e9cd 6804 	strd	r6, r8, [sp, #16]
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8044f12:	f001 fcc9 	bl	80468a8 <SDIO_ConfigData>
      return HAL_OK;
 8044f16:	e77e      	b.n	8044e16 <HAL_SD_WriteBlocks_DMA+0x1a>
    return HAL_BUSY;
 8044f18:	2502      	movs	r5, #2
 8044f1a:	e77c      	b.n	8044e16 <HAL_SD_WriteBlocks_DMA+0x1a>
 8044f1c:	08044bf9 	.word	0x08044bf9
 8044f20:	08045451 	.word	0x08045451
 8044f24:	004005ff 	.word	0x004005ff
 8044f28:	4225858c 	.word	0x4225858c

08044f2c <HAL_SD_ErrorCallback>:
 8044f2c:	4770      	bx	lr

08044f2e <SD_DMAReceiveCplt>:
{
 8044f2e:	b510      	push	{r4, lr}
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8044f30:	6b84      	ldr	r4, [r0, #56]	; 0x38
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 8044f32:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8044f34:	2b82      	cmp	r3, #130	; 0x82
 8044f36:	d109      	bne.n	8044f4c <SD_DMAReceiveCplt+0x1e>
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8044f38:	6820      	ldr	r0, [r4, #0]
 8044f3a:	f001 fd41 	bl	80469c0 <SDMMC_CmdStopTransfer>
    if(errorstate != HAL_SD_ERROR_NONE)
 8044f3e:	b128      	cbz	r0, 8044f4c <SD_DMAReceiveCplt+0x1e>
      hsd->ErrorCode |= errorstate;
 8044f40:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8044f42:	4318      	orrs	r0, r3
 8044f44:	63a0      	str	r0, [r4, #56]	; 0x38
      HAL_SD_ErrorCallback(hsd);
 8044f46:	4620      	mov	r0, r4
 8044f48:	f7ff fff0 	bl	8044f2c <HAL_SD_ErrorCallback>
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8044f4c:	6823      	ldr	r3, [r4, #0]
 8044f4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8044f50:	f022 0208 	bic.w	r2, r2, #8
 8044f54:	62da      	str	r2, [r3, #44]	; 0x2c
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8044f56:	f240 523a 	movw	r2, #1338	; 0x53a
 8044f5a:	639a      	str	r2, [r3, #56]	; 0x38
  hsd->State = HAL_SD_STATE_READY;
 8044f5c:	2301      	movs	r3, #1
 8044f5e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8044f62:	2300      	movs	r3, #0
 8044f64:	6323      	str	r3, [r4, #48]	; 0x30
  HAL_SD_RxCpltCallback(hsd);
 8044f66:	4620      	mov	r0, r4
 8044f68:	f7fd ff87 	bl	8042e7a <HAL_SD_RxCpltCallback>
}
 8044f6c:	bd10      	pop	{r4, pc}
	...

08044f70 <HAL_SD_GetCardCSD>:
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8044f70:	6e43      	ldr	r3, [r0, #100]	; 0x64
 8044f72:	0f9a      	lsrs	r2, r3, #30
 8044f74:	700a      	strb	r2, [r1, #0]
  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8044f76:	f3c3 6283 	ubfx	r2, r3, #26, #4
 8044f7a:	704a      	strb	r2, [r1, #1]
  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8044f7c:	f3c3 6201 	ubfx	r2, r3, #24, #2
 8044f80:	708a      	strb	r2, [r1, #2]
  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8044f82:	f3c3 4207 	ubfx	r2, r3, #16, #8
 8044f86:	70ca      	strb	r2, [r1, #3]
  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8044f88:	f3c3 2207 	ubfx	r2, r3, #8, #8
  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8044f8c:	b2db      	uxtb	r3, r3
  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8044f8e:	710a      	strb	r2, [r1, #4]
  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8044f90:	714b      	strb	r3, [r1, #5]
  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8044f92:	6e83      	ldr	r3, [r0, #104]	; 0x68
 8044f94:	0d1a      	lsrs	r2, r3, #20
 8044f96:	80ca      	strh	r2, [r1, #6]
  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8044f98:	f3c3 4203 	ubfx	r2, r3, #16, #4
 8044f9c:	720a      	strb	r2, [r1, #8]
  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8044f9e:	f3c3 32c0 	ubfx	r2, r3, #15, #1
 8044fa2:	724a      	strb	r2, [r1, #9]
  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8044fa4:	f3c3 3280 	ubfx	r2, r3, #14, #1
 8044fa8:	728a      	strb	r2, [r1, #10]
  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8044faa:	f3c3 3240 	ubfx	r2, r3, #13, #1
 8044fae:	72ca      	strb	r2, [r1, #11]
  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8044fb0:	f3c3 3200 	ubfx	r2, r3, #12, #1
 8044fb4:	730a      	strb	r2, [r1, #12]
  pCSD->Reserved2 = 0U; /*!< Reserved */
 8044fb6:	2200      	movs	r2, #0
 8044fb8:	734a      	strb	r2, [r1, #13]
  if(hsd->SdCard.CardType == CARD_SDSC)
 8044fba:	6c42      	ldr	r2, [r0, #68]	; 0x44
{
 8044fbc:	b510      	push	{r4, lr}
  if(hsd->SdCard.CardType == CARD_SDSC)
 8044fbe:	2a00      	cmp	r2, #0
 8044fc0:	d16b      	bne.n	804509a <HAL_SD_GetCardCSD+0x12a>
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8044fc2:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
 8044fc4:	f640 74fc 	movw	r4, #4092	; 0xffc
 8044fc8:	ea04 0383 	and.w	r3, r4, r3, lsl #2
 8044fcc:	ea43 7392 	orr.w	r3, r3, r2, lsr #30
 8044fd0:	610b      	str	r3, [r1, #16]
    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8044fd2:	f3c2 63c2 	ubfx	r3, r2, #27, #3
 8044fd6:	750b      	strb	r3, [r1, #20]
    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8044fd8:	f3c2 6302 	ubfx	r3, r2, #24, #3
 8044fdc:	754b      	strb	r3, [r1, #21]
    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8044fde:	f3c2 5342 	ubfx	r3, r2, #21, #3
 8044fe2:	758b      	strb	r3, [r1, #22]
    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8044fe4:	f3c2 4382 	ubfx	r3, r2, #18, #3
    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8044fe8:	f3c2 32c2 	ubfx	r2, r2, #15, #3
    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8044fec:	75cb      	strb	r3, [r1, #23]
    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8044fee:	760a      	strb	r2, [r1, #24]
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8044ff0:	690b      	ldr	r3, [r1, #16]
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8044ff2:	7e0a      	ldrb	r2, [r1, #24]
 8044ff4:	f002 0207 	and.w	r2, r2, #7
 8044ff8:	3202      	adds	r2, #2
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8044ffa:	3301      	adds	r3, #1
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8044ffc:	4093      	lsls	r3, r2
 8044ffe:	6543      	str	r3, [r0, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8045000:	7a0a      	ldrb	r2, [r1, #8]
 8045002:	f002 040f 	and.w	r4, r2, #15
 8045006:	2201      	movs	r2, #1
 8045008:	40a2      	lsls	r2, r4
 804500a:	6582      	str	r2, [r0, #88]	; 0x58
    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 804500c:	0a52      	lsrs	r2, r2, #9
 804500e:	4353      	muls	r3, r2
 8045010:	65c3      	str	r3, [r0, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8045012:	f44f 7300 	mov.w	r3, #512	; 0x200
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8045016:	6603      	str	r3, [r0, #96]	; 0x60
  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8045018:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 804501a:	f3c3 3280 	ubfx	r2, r3, #14, #1
 804501e:	764a      	strb	r2, [r1, #25]
  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8045020:	f3c3 12c6 	ubfx	r2, r3, #7, #7
  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8045024:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8045028:	768a      	strb	r2, [r1, #26]
  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 804502a:	76cb      	strb	r3, [r1, #27]
  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 804502c:	6f03      	ldr	r3, [r0, #112]	; 0x70
 804502e:	0fda      	lsrs	r2, r3, #31
 8045030:	770a      	strb	r2, [r1, #28]
  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8045032:	f3c3 7241 	ubfx	r2, r3, #29, #2
 8045036:	774a      	strb	r2, [r1, #29]
  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8045038:	f3c3 6282 	ubfx	r2, r3, #26, #3
 804503c:	778a      	strb	r2, [r1, #30]
  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 804503e:	f3c3 5283 	ubfx	r2, r3, #22, #4
 8045042:	77ca      	strb	r2, [r1, #31]
  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8045044:	f3c3 5240 	ubfx	r2, r3, #21, #1
 8045048:	f881 2020 	strb.w	r2, [r1, #32]
  pCSD->Reserved3 = 0;
 804504c:	2000      	movs	r0, #0
  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 804504e:	f3c3 4200 	ubfx	r2, r3, #16, #1
  pCSD->Reserved3 = 0;
 8045052:	f881 0021 	strb.w	r0, [r1, #33]	; 0x21
  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8045056:	f881 2022 	strb.w	r2, [r1, #34]	; 0x22
  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 804505a:	f3c3 32c0 	ubfx	r2, r3, #15, #1
 804505e:	f881 2023 	strb.w	r2, [r1, #35]	; 0x23
  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8045062:	f3c3 3280 	ubfx	r2, r3, #14, #1
 8045066:	f881 2024 	strb.w	r2, [r1, #36]	; 0x24
  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 804506a:	f3c3 3240 	ubfx	r2, r3, #13, #1
 804506e:	f881 2025 	strb.w	r2, [r1, #37]	; 0x25
  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8045072:	f3c3 3200 	ubfx	r2, r3, #12, #1
 8045076:	f881 2026 	strb.w	r2, [r1, #38]	; 0x26
  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 804507a:	f3c3 2281 	ubfx	r2, r3, #10, #2
 804507e:	f881 2027 	strb.w	r2, [r1, #39]	; 0x27
  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8045082:	f3c3 2201 	ubfx	r2, r3, #8, #2
  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8045086:	f3c3 0346 	ubfx	r3, r3, #1, #7
  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 804508a:	f881 2028 	strb.w	r2, [r1, #40]	; 0x28
  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 804508e:	f881 3029 	strb.w	r3, [r1, #41]	; 0x29
  pCSD->Reserved4 = 1;
 8045092:	2301      	movs	r3, #1
 8045094:	f881 302a 	strb.w	r3, [r1, #42]	; 0x2a
}
 8045098:	bd10      	pop	{r4, pc}
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 804509a:	2a01      	cmp	r2, #1
 804509c:	d10f      	bne.n	80450be <HAL_SD_GetCardCSD+0x14e>
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 804509e:	f8b0 206e 	ldrh.w	r2, [r0, #110]	; 0x6e
 80450a2:	041b      	lsls	r3, r3, #16
 80450a4:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 80450a8:	4313      	orrs	r3, r2
 80450aa:	610b      	str	r3, [r1, #16]
    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 80450ac:	690b      	ldr	r3, [r1, #16]
 80450ae:	3301      	adds	r3, #1
 80450b0:	029b      	lsls	r3, r3, #10
 80450b2:	6543      	str	r3, [r0, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 80450b4:	65c3      	str	r3, [r0, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 80450b6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80450ba:	6583      	str	r3, [r0, #88]	; 0x58
 80450bc:	e7ab      	b.n	8045016 <HAL_SD_GetCardCSD+0xa6>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80450be:	6803      	ldr	r3, [r0, #0]
 80450c0:	4a05      	ldr	r2, [pc, #20]	; (80450d8 <HAL_SD_GetCardCSD+0x168>)
 80450c2:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80450c4:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80450c6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80450ca:	6383      	str	r3, [r0, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80450cc:	2301      	movs	r3, #1
 80450ce:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
    return HAL_ERROR;
 80450d2:	4618      	mov	r0, r3
 80450d4:	e7e0      	b.n	8045098 <HAL_SD_GetCardCSD+0x128>
 80450d6:	bf00      	nop
 80450d8:	004005ff 	.word	0x004005ff

080450dc <HAL_SD_InitCard>:
{
 80450dc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 80450e0:	2300      	movs	r3, #0
{
 80450e2:	b099      	sub	sp, #100	; 0x64
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 80450e4:	e9cd 3309 	strd	r3, r3, [sp, #36]	; 0x24
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 80450e8:	e9cd 3307 	strd	r3, r3, [sp, #28]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 80450ec:	930b      	str	r3, [sp, #44]	; 0x2c
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 80450ee:	2376      	movs	r3, #118	; 0x76
 80450f0:	930c      	str	r3, [sp, #48]	; 0x30
  status = SDIO_Init(hsd->Instance, Init);
 80450f2:	ab0a      	add	r3, sp, #40	; 0x28
{
 80450f4:	4604      	mov	r4, r0
  status = SDIO_Init(hsd->Instance, Init);
 80450f6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80450fa:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 80450fe:	ab07      	add	r3, sp, #28
 8045100:	cb0e      	ldmia	r3, {r1, r2, r3}
 8045102:	6820      	ldr	r0, [r4, #0]
 8045104:	f001 fb8a 	bl	804681c <SDIO_Init>
  if(status != HAL_OK)
 8045108:	4605      	mov	r5, r0
 804510a:	2800      	cmp	r0, #0
 804510c:	f040 80d4 	bne.w	80452b8 <HAL_SD_InitCard+0x1dc>
  __HAL_SD_DISABLE(hsd);
 8045110:	4f6a      	ldr	r7, [pc, #424]	; (80452bc <HAL_SD_InitCard+0x1e0>)
  __HAL_SD_ENABLE(hsd);
 8045112:	2601      	movs	r6, #1
  __HAL_SD_DISABLE(hsd);
 8045114:	6038      	str	r0, [r7, #0]
  (void)SDIO_PowerState_ON(hsd->Instance);
 8045116:	6820      	ldr	r0, [r4, #0]
 8045118:	f001 fba4 	bl	8046864 <SDIO_PowerState_ON>
  __HAL_SD_ENABLE(hsd);
 804511c:	603e      	str	r6, [r7, #0]
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 804511e:	6820      	ldr	r0, [r4, #0]
  __IO uint32_t count = 0U;
 8045120:	9506      	str	r5, [sp, #24]
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8045122:	f001 fc7f 	bl	8046a24 <SDMMC_CmdGoIdleState>
  if(errorstate != HAL_SD_ERROR_NONE)
 8045126:	4605      	mov	r5, r0
 8045128:	b940      	cbnz	r0, 804513c <HAL_SD_InitCard+0x60>
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 804512a:	6820      	ldr	r0, [r4, #0]
 804512c:	f001 fca2 	bl	8046a74 <SDMMC_CmdOperCond>
  if(errorstate != HAL_SD_ERROR_NONE)
 8045130:	b158      	cbz	r0, 804514a <HAL_SD_InitCard+0x6e>
    hsd->SdCard.CardVersion = CARD_V1_X;
 8045132:	64a5      	str	r5, [r4, #72]	; 0x48
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8045134:	6820      	ldr	r0, [r4, #0]
 8045136:	f001 fc75 	bl	8046a24 <SDMMC_CmdGoIdleState>
    if(errorstate != HAL_SD_ERROR_NONE)
 804513a:	b138      	cbz	r0, 804514c <HAL_SD_InitCard+0x70>
    hsd->State = HAL_SD_STATE_READY;
 804513c:	2501      	movs	r5, #1
 804513e:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8045142:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8045144:	4318      	orrs	r0, r3
    hsd->ErrorCode |= errorstate;
 8045146:	63a0      	str	r0, [r4, #56]	; 0x38
 8045148:	e084      	b.n	8045254 <HAL_SD_InitCard+0x178>
    hsd->SdCard.CardVersion = CARD_V2_X;
 804514a:	64a6      	str	r6, [r4, #72]	; 0x48
  if( hsd->SdCard.CardVersion == CARD_V2_X)
 804514c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 804514e:	2b01      	cmp	r3, #1
 8045150:	d134      	bne.n	80451bc <HAL_SD_InitCard+0xe0>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8045152:	2100      	movs	r1, #0
 8045154:	6820      	ldr	r0, [r4, #0]
 8045156:	f001 fccd 	bl	8046af4 <SDMMC_CmdAppCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 804515a:	b378      	cbz	r0, 80451bc <HAL_SD_InitCard+0xe0>
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 804515c:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8045160:	e7ec      	b.n	804513c <HAL_SD_InitCard+0x60>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8045162:	4631      	mov	r1, r6
 8045164:	6820      	ldr	r0, [r4, #0]
 8045166:	f001 fcc5 	bl	8046af4 <SDMMC_CmdAppCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 804516a:	2800      	cmp	r0, #0
 804516c:	d1e6      	bne.n	804513c <HAL_SD_InitCard+0x60>
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 804516e:	4649      	mov	r1, r9
 8045170:	6820      	ldr	r0, [r4, #0]
 8045172:	f001 fcd7 	bl	8046b24 <SDMMC_CmdAppOperCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 8045176:	2800      	cmp	r0, #0
 8045178:	d1f0      	bne.n	804515c <HAL_SD_InitCard+0x80>
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 804517a:	4631      	mov	r1, r6
 804517c:	6820      	ldr	r0, [r4, #0]
 804517e:	f001 fb90 	bl	80468a2 <SDIO_GetResponse>
    count++;
 8045182:	9b06      	ldr	r3, [sp, #24]
 8045184:	3301      	adds	r3, #1
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8045186:	4605      	mov	r5, r0
    count++;
 8045188:	9306      	str	r3, [sp, #24]
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 804518a:	0fc6      	lsrs	r6, r0, #31
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 804518c:	9b06      	ldr	r3, [sp, #24]
 804518e:	42bb      	cmp	r3, r7
 8045190:	d801      	bhi.n	8045196 <HAL_SD_InitCard+0xba>
 8045192:	2e00      	cmp	r6, #0
 8045194:	d0e5      	beq.n	8045162 <HAL_SD_InitCard+0x86>
  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8045196:	9b06      	ldr	r3, [sp, #24]
 8045198:	4543      	cmp	r3, r8
 804519a:	d816      	bhi.n	80451ca <HAL_SD_InitCard+0xee>
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 804519c:	f015 4580 	ands.w	r5, r5, #1073741824	; 0x40000000
 80451a0:	f04f 0301 	mov.w	r3, #1
 80451a4:	bf18      	it	ne
 80451a6:	461d      	movne	r5, r3
 80451a8:	6465      	str	r5, [r4, #68]	; 0x44
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 80451aa:	6820      	ldr	r0, [r4, #0]
  uint16_t sd_rca = 1U;
 80451ac:	f8ad 3016 	strh.w	r3, [sp, #22]
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 80451b0:	f001 fb60 	bl	8046874 <SDIO_GetPowerState>
 80451b4:	b960      	cbnz	r0, 80451d0 <HAL_SD_InitCard+0xf4>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80451b6:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 80451ba:	e056      	b.n	804526a <HAL_SD_InitCard+0x18e>
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 80451bc:	f64f 77fe 	movw	r7, #65534	; 0xfffe
{
 80451c0:	2600      	movs	r6, #0
 80451c2:	46b8      	mov	r8, r7
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 80451c4:	f8df 90f8 	ldr.w	r9, [pc, #248]	; 80452c0 <HAL_SD_InitCard+0x1e4>
 80451c8:	e7e0      	b.n	804518c <HAL_SD_InitCard+0xb0>
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 80451ca:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 80451ce:	e7b5      	b.n	804513c <HAL_SD_InitCard+0x60>
  if(hsd->SdCard.CardType != CARD_SECURED)
 80451d0:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80451d2:	2b03      	cmp	r3, #3
 80451d4:	d019      	beq.n	804520a <HAL_SD_InitCard+0x12e>
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 80451d6:	6820      	ldr	r0, [r4, #0]
 80451d8:	f001 fced 	bl	8046bb6 <SDMMC_CmdSendCID>
    if(errorstate != HAL_SD_ERROR_NONE)
 80451dc:	2800      	cmp	r0, #0
 80451de:	d144      	bne.n	804526a <HAL_SD_InitCard+0x18e>
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80451e0:	4601      	mov	r1, r0
 80451e2:	6820      	ldr	r0, [r4, #0]
 80451e4:	f001 fb5d 	bl	80468a2 <SDIO_GetResponse>
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80451e8:	2104      	movs	r1, #4
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80451ea:	6760      	str	r0, [r4, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80451ec:	6820      	ldr	r0, [r4, #0]
 80451ee:	f001 fb58 	bl	80468a2 <SDIO_GetResponse>
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80451f2:	2108      	movs	r1, #8
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80451f4:	67a0      	str	r0, [r4, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80451f6:	6820      	ldr	r0, [r4, #0]
 80451f8:	f001 fb53 	bl	80468a2 <SDIO_GetResponse>
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80451fc:	210c      	movs	r1, #12
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80451fe:	67e0      	str	r0, [r4, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8045200:	6820      	ldr	r0, [r4, #0]
 8045202:	f001 fb4e 	bl	80468a2 <SDIO_GetResponse>
 8045206:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
  if(hsd->SdCard.CardType != CARD_SECURED)
 804520a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 804520c:	2b03      	cmp	r3, #3
 804520e:	d125      	bne.n	804525c <HAL_SD_InitCard+0x180>
  if(hsd->SdCard.CardType != CARD_SECURED)
 8045210:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8045212:	2b03      	cmp	r3, #3
 8045214:	d12f      	bne.n	8045276 <HAL_SD_InitCard+0x19a>
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8045216:	2104      	movs	r1, #4
 8045218:	6820      	ldr	r0, [r4, #0]
 804521a:	f001 fb42 	bl	80468a2 <SDIO_GetResponse>
 804521e:	0d00      	lsrs	r0, r0, #20
 8045220:	64e0      	str	r0, [r4, #76]	; 0x4c
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8045222:	a90d      	add	r1, sp, #52	; 0x34
 8045224:	4620      	mov	r0, r4
 8045226:	f7ff fea3 	bl	8044f70 <HAL_SD_GetCardCSD>
 804522a:	4605      	mov	r5, r0
 804522c:	2800      	cmp	r0, #0
 804522e:	d140      	bne.n	80452b2 <HAL_SD_InitCard+0x1d6>
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8045230:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8045232:	4603      	mov	r3, r0
 8045234:	0412      	lsls	r2, r2, #16
 8045236:	6820      	ldr	r0, [r4, #0]
 8045238:	f001 fbdc 	bl	80469f4 <SDMMC_CmdSelDesel>
  if(errorstate != HAL_SD_ERROR_NONE)
 804523c:	b9a8      	cbnz	r0, 804526a <HAL_SD_InitCard+0x18e>
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 804523e:	f104 0310 	add.w	r3, r4, #16
 8045242:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8045246:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 804524a:	1d23      	adds	r3, r4, #4
 804524c:	cb0e      	ldmia	r3, {r1, r2, r3}
 804524e:	6820      	ldr	r0, [r4, #0]
 8045250:	f001 fae4 	bl	804681c <SDIO_Init>
}
 8045254:	4628      	mov	r0, r5
 8045256:	b019      	add	sp, #100	; 0x64
 8045258:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 804525c:	f10d 0116 	add.w	r1, sp, #22
 8045260:	6820      	ldr	r0, [r4, #0]
 8045262:	f001 fcd3 	bl	8046c0c <SDMMC_CmdSetRelAdd>
    if(errorstate != HAL_SD_ERROR_NONE)
 8045266:	2800      	cmp	r0, #0
 8045268:	d0d2      	beq.n	8045210 <HAL_SD_InitCard+0x134>
    hsd->State = HAL_SD_STATE_READY;
 804526a:	2501      	movs	r5, #1
 804526c:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8045270:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8045272:	4308      	orrs	r0, r1
 8045274:	e767      	b.n	8045146 <HAL_SD_InitCard+0x6a>
    hsd->SdCard.RelCardAdd = sd_rca;
 8045276:	f8bd 1016 	ldrh.w	r1, [sp, #22]
 804527a:	6521      	str	r1, [r4, #80]	; 0x50
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 804527c:	6820      	ldr	r0, [r4, #0]
 804527e:	0409      	lsls	r1, r1, #16
 8045280:	f001 fcae 	bl	8046be0 <SDMMC_CmdSendCSD>
    if(errorstate != HAL_SD_ERROR_NONE)
 8045284:	2800      	cmp	r0, #0
 8045286:	d1f0      	bne.n	804526a <HAL_SD_InitCard+0x18e>
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8045288:	4601      	mov	r1, r0
 804528a:	6820      	ldr	r0, [r4, #0]
 804528c:	f001 fb09 	bl	80468a2 <SDIO_GetResponse>
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8045290:	2104      	movs	r1, #4
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8045292:	6660      	str	r0, [r4, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8045294:	6820      	ldr	r0, [r4, #0]
 8045296:	f001 fb04 	bl	80468a2 <SDIO_GetResponse>
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 804529a:	2108      	movs	r1, #8
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 804529c:	66a0      	str	r0, [r4, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 804529e:	6820      	ldr	r0, [r4, #0]
 80452a0:	f001 faff 	bl	80468a2 <SDIO_GetResponse>
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80452a4:	210c      	movs	r1, #12
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80452a6:	66e0      	str	r0, [r4, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80452a8:	6820      	ldr	r0, [r4, #0]
 80452aa:	f001 fafa 	bl	80468a2 <SDIO_GetResponse>
 80452ae:	6720      	str	r0, [r4, #112]	; 0x70
 80452b0:	e7b1      	b.n	8045216 <HAL_SD_InitCard+0x13a>
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80452b2:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 80452b6:	e7d8      	b.n	804526a <HAL_SD_InitCard+0x18e>
    return HAL_ERROR;
 80452b8:	2501      	movs	r5, #1
 80452ba:	e7cb      	b.n	8045254 <HAL_SD_InitCard+0x178>
 80452bc:	422580a0 	.word	0x422580a0
 80452c0:	c1100000 	.word	0xc1100000

080452c4 <HAL_SD_Init>:
{
 80452c4:	b510      	push	{r4, lr}
  if(hsd == NULL)
 80452c6:	4604      	mov	r4, r0
 80452c8:	b908      	cbnz	r0, 80452ce <HAL_SD_Init+0xa>
    return HAL_ERROR;
 80452ca:	2001      	movs	r0, #1
}
 80452cc:	bd10      	pop	{r4, pc}
  if(hsd->State == HAL_SD_STATE_RESET)
 80452ce:	f890 3034 	ldrb.w	r3, [r0, #52]	; 0x34
 80452d2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80452d6:	b913      	cbnz	r3, 80452de <HAL_SD_Init+0x1a>
    hsd->Lock = HAL_UNLOCKED;
 80452d8:	7702      	strb	r2, [r0, #28]
    HAL_SD_MspInit(hsd);
 80452da:	f009 fe83 	bl	804efe4 <HAL_SD_MspInit>
  hsd->State = HAL_SD_STATE_BUSY;
 80452de:	2303      	movs	r3, #3
 80452e0:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 80452e4:	4620      	mov	r0, r4
 80452e6:	f7ff fef9 	bl	80450dc <HAL_SD_InitCard>
 80452ea:	2800      	cmp	r0, #0
 80452ec:	d1ed      	bne.n	80452ca <HAL_SD_Init+0x6>
  hsd->State = HAL_SD_STATE_READY;
 80452ee:	2301      	movs	r3, #1
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80452f0:	63a0      	str	r0, [r4, #56]	; 0x38
  hsd->Context = SD_CONTEXT_NONE;
 80452f2:	6320      	str	r0, [r4, #48]	; 0x30
  hsd->State = HAL_SD_STATE_READY;
 80452f4:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  return HAL_OK;
 80452f8:	e7e8      	b.n	80452cc <HAL_SD_Init+0x8>

080452fa <HAL_SD_GetCardInfo>:
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 80452fa:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80452fc:	600b      	str	r3, [r1, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 80452fe:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8045300:	604b      	str	r3, [r1, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8045302:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8045304:	608b      	str	r3, [r1, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8045306:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8045308:	60cb      	str	r3, [r1, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 804530a:	6d43      	ldr	r3, [r0, #84]	; 0x54
 804530c:	610b      	str	r3, [r1, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 804530e:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8045310:	614b      	str	r3, [r1, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8045312:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 8045314:	618b      	str	r3, [r1, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8045316:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8045318:	61cb      	str	r3, [r1, #28]
}
 804531a:	2000      	movs	r0, #0
 804531c:	4770      	bx	lr
	...

08045320 <HAL_SD_ConfigWideBusOperation>:
{
 8045320:	b5f0      	push	{r4, r5, r6, r7, lr}
  hsd->State = HAL_SD_STATE_BUSY;
 8045322:	2303      	movs	r3, #3
 8045324:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
  if(hsd->SdCard.CardType != CARD_SECURED)
 8045328:	6c43      	ldr	r3, [r0, #68]	; 0x44
 804532a:	2b03      	cmp	r3, #3
{
 804532c:	b08b      	sub	sp, #44	; 0x2c
 804532e:	4604      	mov	r4, r0
 8045330:	460e      	mov	r6, r1
  if(hsd->SdCard.CardType != CARD_SECURED)
 8045332:	d002      	beq.n	804533a <HAL_SD_ConfigWideBusOperation+0x1a>
    if(WideMode == SDIO_BUS_WIDE_8B)
 8045334:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8045338:	d103      	bne.n	8045342 <HAL_SD_ConfigWideBusOperation+0x22>
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 804533a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 804533c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8045340:	e053      	b.n	80453ea <HAL_SD_ConfigWideBusOperation+0xca>
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8045342:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 8045346:	6800      	ldr	r0, [r0, #0]
 8045348:	d12a      	bne.n	80453a0 <HAL_SD_ConfigWideBusOperation+0x80>
  uint32_t scr[2U] = {0U, 0U};
 804534a:	2100      	movs	r1, #0
 804534c:	e9cd 1104 	strd	r1, r1, [sp, #16]
  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8045350:	f001 faa7 	bl	80468a2 <SDIO_GetResponse>
 8045354:	0180      	lsls	r0, r0, #6
 8045356:	d41e      	bmi.n	8045396 <HAL_SD_ConfigWideBusOperation+0x76>
  errorstate = SD_FindSCR(hsd, scr);
 8045358:	a904      	add	r1, sp, #16
 804535a:	4620      	mov	r0, r4
 804535c:	f7ff fc53 	bl	8044c06 <SD_FindSCR>
  if(errorstate != HAL_SD_ERROR_NONE)
 8045360:	b960      	cbnz	r0, 804537c <HAL_SD_ConfigWideBusOperation+0x5c>
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8045362:	9b05      	ldr	r3, [sp, #20]
 8045364:	0359      	lsls	r1, r3, #13
 8045366:	d518      	bpl.n	804539a <HAL_SD_ConfigWideBusOperation+0x7a>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8045368:	6d21      	ldr	r1, [r4, #80]	; 0x50
 804536a:	6820      	ldr	r0, [r4, #0]
 804536c:	0409      	lsls	r1, r1, #16
 804536e:	f001 fbc1 	bl	8046af4 <SDMMC_CmdAppCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 8045372:	b918      	cbnz	r0, 804537c <HAL_SD_ConfigWideBusOperation+0x5c>
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8045374:	2102      	movs	r1, #2
 8045376:	6820      	ldr	r0, [r4, #0]
 8045378:	f001 fbed 	bl	8046b56 <SDMMC_CmdBusWidth>
      hsd->ErrorCode |= errorstate;
 804537c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 804537e:	4318      	orrs	r0, r3
      hsd->ErrorCode |= errorstate;
 8045380:	63a0      	str	r0, [r4, #56]	; 0x38
  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8045382:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 8045384:	6827      	ldr	r7, [r4, #0]
 8045386:	b395      	cbz	r5, 80453ee <HAL_SD_ConfigWideBusOperation+0xce>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8045388:	4b26      	ldr	r3, [pc, #152]	; (8045424 <HAL_SD_ConfigWideBusOperation+0x104>)
 804538a:	63bb      	str	r3, [r7, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 804538c:	2001      	movs	r0, #1
 804538e:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
}
 8045392:	b00b      	add	sp, #44	; 0x2c
 8045394:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8045396:	4630      	mov	r0, r6
 8045398:	e7f0      	b.n	804537c <HAL_SD_ConfigWideBusOperation+0x5c>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 804539a:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 804539e:	e7ed      	b.n	804537c <HAL_SD_ConfigWideBusOperation+0x5c>
    else if(WideMode == SDIO_BUS_WIDE_1B)
 80453a0:	bb01      	cbnz	r1, 80453e4 <HAL_SD_ConfigWideBusOperation+0xc4>
  uint32_t scr[2U] = {0U, 0U};
 80453a2:	e9cd 1104 	strd	r1, r1, [sp, #16]
  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80453a6:	f001 fa7c 	bl	80468a2 <SDIO_GetResponse>
 80453aa:	0182      	lsls	r2, r0, #6
 80453ac:	d414      	bmi.n	80453d8 <HAL_SD_ConfigWideBusOperation+0xb8>
  errorstate = SD_FindSCR(hsd, scr);
 80453ae:	a904      	add	r1, sp, #16
 80453b0:	4620      	mov	r0, r4
 80453b2:	f7ff fc28 	bl	8044c06 <SD_FindSCR>
  if(errorstate != HAL_SD_ERROR_NONE)
 80453b6:	b960      	cbnz	r0, 80453d2 <HAL_SD_ConfigWideBusOperation+0xb2>
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80453b8:	9b05      	ldr	r3, [sp, #20]
 80453ba:	03db      	lsls	r3, r3, #15
 80453bc:	d50f      	bpl.n	80453de <HAL_SD_ConfigWideBusOperation+0xbe>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80453be:	6d21      	ldr	r1, [r4, #80]	; 0x50
 80453c0:	6820      	ldr	r0, [r4, #0]
 80453c2:	0409      	lsls	r1, r1, #16
 80453c4:	f001 fb96 	bl	8046af4 <SDMMC_CmdAppCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 80453c8:	b918      	cbnz	r0, 80453d2 <HAL_SD_ConfigWideBusOperation+0xb2>
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 80453ca:	4601      	mov	r1, r0
 80453cc:	6820      	ldr	r0, [r4, #0]
 80453ce:	f001 fbc2 	bl	8046b56 <SDMMC_CmdBusWidth>
      hsd->ErrorCode |= errorstate;
 80453d2:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80453d4:	4308      	orrs	r0, r1
 80453d6:	e7d3      	b.n	8045380 <HAL_SD_ConfigWideBusOperation+0x60>
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80453d8:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80453dc:	e7f9      	b.n	80453d2 <HAL_SD_ConfigWideBusOperation+0xb2>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80453de:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 80453e2:	e7f6      	b.n	80453d2 <HAL_SD_ConfigWideBusOperation+0xb2>
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80453e4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80453e6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80453ea:	63a3      	str	r3, [r4, #56]	; 0x38
 80453ec:	e7c9      	b.n	8045382 <HAL_SD_ConfigWideBusOperation+0x62>
    Init.ClockEdge           = hsd->Init.ClockEdge;
 80453ee:	6863      	ldr	r3, [r4, #4]
 80453f0:	9304      	str	r3, [sp, #16]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 80453f2:	68a3      	ldr	r3, [r4, #8]
 80453f4:	9305      	str	r3, [sp, #20]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 80453f6:	68e3      	ldr	r3, [r4, #12]
    Init.BusWide             = WideMode;
 80453f8:	e9cd 3606 	strd	r3, r6, [sp, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 80453fc:	6963      	ldr	r3, [r4, #20]
 80453fe:	9308      	str	r3, [sp, #32]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8045400:	69a3      	ldr	r3, [r4, #24]
 8045402:	9309      	str	r3, [sp, #36]	; 0x24
    (void)SDIO_Init(hsd->Instance, Init);
 8045404:	ab0a      	add	r3, sp, #40	; 0x28
 8045406:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 804540a:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 804540e:	ab04      	add	r3, sp, #16
 8045410:	cb0e      	ldmia	r3, {r1, r2, r3}
 8045412:	4638      	mov	r0, r7
 8045414:	f001 fa02 	bl	804681c <SDIO_Init>
  hsd->State = HAL_SD_STATE_READY;
 8045418:	2301      	movs	r3, #1
 804541a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  return HAL_OK;
 804541e:	4628      	mov	r0, r5
 8045420:	e7b7      	b.n	8045392 <HAL_SD_ConfigWideBusOperation+0x72>
 8045422:	bf00      	nop
 8045424:	004005ff 	.word	0x004005ff

08045428 <HAL_SD_GetCardState>:
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8045428:	6d01      	ldr	r1, [r0, #80]	; 0x50
{
 804542a:	b510      	push	{r4, lr}
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 804542c:	0409      	lsls	r1, r1, #16
{
 804542e:	4604      	mov	r4, r0
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8045430:	6800      	ldr	r0, [r0, #0]
 8045432:	f001 fc3b 	bl	8046cac <SDMMC_CmdSendStatus>
  if(errorstate != HAL_SD_ERROR_NONE)
 8045436:	4601      	mov	r1, r0
 8045438:	b928      	cbnz	r0, 8045446 <HAL_SD_GetCardState+0x1e>
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 804543a:	6820      	ldr	r0, [r4, #0]
 804543c:	f001 fa31 	bl	80468a2 <SDIO_GetResponse>
}
 8045440:	f3c0 2043 	ubfx	r0, r0, #9, #4
 8045444:	bd10      	pop	{r4, pc}
    hsd->ErrorCode |= errorstate;
 8045446:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8045448:	4319      	orrs	r1, r3
 804544a:	63a1      	str	r1, [r4, #56]	; 0x38
  uint32_t resp1 = 0;
 804544c:	2000      	movs	r0, #0
 804544e:	e7f7      	b.n	8045440 <HAL_SD_GetCardState+0x18>

08045450 <SD_DMAError>:
{
 8045450:	b510      	push	{r4, lr}
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8045452:	6b84      	ldr	r4, [r0, #56]	; 0x38
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8045454:	f7fe faa6 	bl	80439a4 <HAL_DMA_GetError>
 8045458:	2802      	cmp	r0, #2
 804545a:	d026      	beq.n	80454aa <SD_DMAError+0x5a>
    RxErrorCode = hsd->hdmarx->ErrorCode;
 804545c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 804545e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 8045460:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 8045462:	2a01      	cmp	r2, #1
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 8045464:	6d5b      	ldr	r3, [r3, #84]	; 0x54
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 8045466:	d001      	beq.n	804546c <SD_DMAError+0x1c>
 8045468:	2b01      	cmp	r3, #1
 804546a:	d11b      	bne.n	80454a4 <SD_DMAError+0x54>
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 804546c:	6823      	ldr	r3, [r4, #0]
 804546e:	4a0f      	ldr	r2, [pc, #60]	; (80454ac <SD_DMAError+0x5c>)
 8045470:	639a      	str	r2, [r3, #56]	; 0x38
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8045472:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8045474:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8045478:	63da      	str	r2, [r3, #60]	; 0x3c
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 804547a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 804547c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8045480:	63a3      	str	r3, [r4, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 8045482:	4620      	mov	r0, r4
 8045484:	f7ff ffd0 	bl	8045428 <HAL_SD_GetCardState>
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8045488:	3805      	subs	r0, #5
 804548a:	2801      	cmp	r0, #1
 804548c:	d805      	bhi.n	804549a <SD_DMAError+0x4a>
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 804548e:	6820      	ldr	r0, [r4, #0]
 8045490:	f001 fa96 	bl	80469c0 <SDMMC_CmdStopTransfer>
 8045494:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8045496:	4318      	orrs	r0, r3
 8045498:	63a0      	str	r0, [r4, #56]	; 0x38
      hsd->State= HAL_SD_STATE_READY;
 804549a:	2301      	movs	r3, #1
 804549c:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80454a0:	2300      	movs	r3, #0
 80454a2:	6323      	str	r3, [r4, #48]	; 0x30
    HAL_SD_ErrorCallback(hsd);
 80454a4:	4620      	mov	r0, r4
 80454a6:	f7ff fd41 	bl	8044f2c <HAL_SD_ErrorCallback>
}
 80454aa:	bd10      	pop	{r4, pc}
 80454ac:	004005ff 	.word	0x004005ff

080454b0 <SD_DMATxAbort>:
{
 80454b0:	b510      	push	{r4, lr}
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80454b2:	6b84      	ldr	r4, [r0, #56]	; 0x38
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80454b4:	6823      	ldr	r3, [r4, #0]
 80454b6:	f240 523a 	movw	r2, #1338	; 0x53a
 80454ba:	639a      	str	r2, [r3, #56]	; 0x38
  CardState = HAL_SD_GetCardState(hsd);
 80454bc:	4620      	mov	r0, r4
 80454be:	f7ff ffb3 	bl	8045428 <HAL_SD_GetCardState>
  hsd->State = HAL_SD_STATE_READY;
 80454c2:	2301      	movs	r3, #1
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80454c4:	3805      	subs	r0, #5
  hsd->State = HAL_SD_STATE_READY;
 80454c6:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80454ca:	2801      	cmp	r0, #1
  hsd->Context = SD_CONTEXT_NONE;
 80454cc:	f04f 0300 	mov.w	r3, #0
 80454d0:	6323      	str	r3, [r4, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80454d2:	d805      	bhi.n	80454e0 <SD_DMATxAbort+0x30>
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80454d4:	6820      	ldr	r0, [r4, #0]
 80454d6:	f001 fa73 	bl	80469c0 <SDMMC_CmdStopTransfer>
 80454da:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80454dc:	4318      	orrs	r0, r3
 80454de:	63a0      	str	r0, [r4, #56]	; 0x38
  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 80454e0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    HAL_SD_AbortCallback(hsd);
 80454e2:	4620      	mov	r0, r4
  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 80454e4:	b913      	cbnz	r3, 80454ec <SD_DMATxAbort+0x3c>
    HAL_SD_AbortCallback(hsd);
 80454e6:	f7fd fcc0 	bl	8042e6a <HAL_SD_AbortCallback>
}
 80454ea:	bd10      	pop	{r4, pc}
    HAL_SD_ErrorCallback(hsd);
 80454ec:	f7ff fd1e 	bl	8044f2c <HAL_SD_ErrorCallback>
}
 80454f0:	e7fb      	b.n	80454ea <SD_DMATxAbort+0x3a>
	...

080454f4 <HAL_SD_IRQHandler>:
{
 80454f4:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t context = hsd->Context;
 80454f8:	6b05      	ldr	r5, [r0, #48]	; 0x30
{
 80454fa:	4604      	mov	r4, r0
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80454fc:	6800      	ldr	r0, [r0, #0]
 80454fe:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8045500:	041a      	lsls	r2, r3, #16
 8045502:	d51f      	bpl.n	8045544 <HAL_SD_IRQHandler+0x50>
 8045504:	072b      	lsls	r3, r5, #28
 8045506:	d51d      	bpl.n	8045544 <HAL_SD_IRQHandler+0x50>
{
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
  dataremaining = hsd->RxXferSize;
 8045508:	6ae7      	ldr	r7, [r4, #44]	; 0x2c

  if (dataremaining > 0U)
 804550a:	b1c7      	cbz	r7, 804553e <HAL_SD_IRQHandler+0x4a>
  tmp = hsd->pRxBuffPtr;
 804550c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 804550e:	1d35      	adds	r5, r6, #4
 8045510:	f106 0824 	add.w	r8, r6, #36	; 0x24
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8045514:	6820      	ldr	r0, [r4, #0]
 8045516:	f001 f99d 	bl	8046854 <SDIO_ReadFIFO>
      *tmp = (uint8_t)(data & 0xFFU);
      tmp++;
      dataremaining--;
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 804551a:	0a03      	lsrs	r3, r0, #8
      *tmp = (uint8_t)(data & 0xFFU);
 804551c:	f805 0c04 	strb.w	r0, [r5, #-4]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8045520:	f805 3c03 	strb.w	r3, [r5, #-3]
      tmp++;
      dataremaining--;
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8045524:	0c03      	lsrs	r3, r0, #16
      tmp++;
      dataremaining--;
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8045526:	0e00      	lsrs	r0, r0, #24
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8045528:	f805 3c02 	strb.w	r3, [r5, #-2]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 804552c:	f805 0c01 	strb.w	r0, [r5, #-1]
 8045530:	3504      	adds	r5, #4
    for(count = 0U; count < 8U; count++)
 8045532:	4545      	cmp	r5, r8
 8045534:	d1ee      	bne.n	8045514 <HAL_SD_IRQHandler+0x20>
      tmp++;
      dataremaining--;
    }

    hsd->pRxBuffPtr = tmp;
 8045536:	3620      	adds	r6, #32
    hsd->RxXferSize = dataremaining;
 8045538:	3f20      	subs	r7, #32
    hsd->pRxBuffPtr = tmp;
 804553a:	62a6      	str	r6, [r4, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 804553c:	62e7      	str	r7, [r4, #44]	; 0x2c
}
 804553e:	b002      	add	sp, #8
 8045540:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 8045544:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8045546:	05df      	lsls	r7, r3, #23
 8045548:	d545      	bpl.n	80455d6 <HAL_SD_IRQHandler+0xe2>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 804554a:	f44f 7380 	mov.w	r3, #256	; 0x100
 804554e:	6383      	str	r3, [r0, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8045550:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8045552:	f423 4343 	bic.w	r3, r3, #49920	; 0xc300
 8045556:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 804555a:	63c3      	str	r3, [r0, #60]	; 0x3c
    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 804555c:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    if((context & SD_CONTEXT_IT) != 0U)
 804555e:	072e      	lsls	r6, r5, #28
    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 8045560:	f023 0301 	bic.w	r3, r3, #1
 8045564:	62c3      	str	r3, [r0, #44]	; 0x2c
    if((context & SD_CONTEXT_IT) != 0U)
 8045566:	d51b      	bpl.n	80455a0 <HAL_SD_IRQHandler+0xac>
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8045568:	f015 0f22 	tst.w	r5, #34	; 0x22
 804556c:	d008      	beq.n	8045580 <HAL_SD_IRQHandler+0x8c>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 804556e:	f001 fa27 	bl	80469c0 <SDMMC_CmdStopTransfer>
        if(errorstate != HAL_SD_ERROR_NONE)
 8045572:	b128      	cbz	r0, 8045580 <HAL_SD_IRQHandler+0x8c>
          hsd->ErrorCode |= errorstate;
 8045574:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8045576:	4318      	orrs	r0, r3
 8045578:	63a0      	str	r0, [r4, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 804557a:	4620      	mov	r0, r4
 804557c:	f7ff fcd6 	bl	8044f2c <HAL_SD_ErrorCallback>
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8045580:	6823      	ldr	r3, [r4, #0]
 8045582:	f240 523a 	movw	r2, #1338	; 0x53a
 8045586:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8045588:	2301      	movs	r3, #1
 804558a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 804558e:	07a9      	lsls	r1, r5, #30
      hsd->Context = SD_CONTEXT_NONE;
 8045590:	f04f 0300 	mov.w	r3, #0
 8045594:	6323      	str	r3, [r4, #48]	; 0x30
        HAL_SD_RxCpltCallback(hsd);
 8045596:	4620      	mov	r0, r4
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8045598:	d01a      	beq.n	80455d0 <HAL_SD_IRQHandler+0xdc>
        HAL_SD_RxCpltCallback(hsd);
 804559a:	f7fd fc6e 	bl	8042e7a <HAL_SD_RxCpltCallback>
 804559e:	e7ce      	b.n	804553e <HAL_SD_IRQHandler+0x4a>
    else if((context & SD_CONTEXT_DMA) != 0U)
 80455a0:	062a      	lsls	r2, r5, #24
 80455a2:	d5cc      	bpl.n	804553e <HAL_SD_IRQHandler+0x4a>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 80455a4:	06ab      	lsls	r3, r5, #26
 80455a6:	d508      	bpl.n	80455ba <HAL_SD_IRQHandler+0xc6>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80455a8:	f001 fa0a 	bl	80469c0 <SDMMC_CmdStopTransfer>
        if(errorstate != HAL_SD_ERROR_NONE)
 80455ac:	b128      	cbz	r0, 80455ba <HAL_SD_IRQHandler+0xc6>
          hsd->ErrorCode |= errorstate;
 80455ae:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80455b0:	4318      	orrs	r0, r3
 80455b2:	63a0      	str	r0, [r4, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 80455b4:	4620      	mov	r0, r4
 80455b6:	f7ff fcb9 	bl	8044f2c <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 80455ba:	07af      	lsls	r7, r5, #30
 80455bc:	d1bf      	bne.n	804553e <HAL_SD_IRQHandler+0x4a>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 80455be:	6822      	ldr	r2, [r4, #0]
 80455c0:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80455c2:	f023 0308 	bic.w	r3, r3, #8
 80455c6:	62d3      	str	r3, [r2, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 80455c8:	2301      	movs	r3, #1
 80455ca:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 80455ce:	4620      	mov	r0, r4
 80455d0:	f7fd fc4f 	bl	8042e72 <HAL_SD_TxCpltCallback>
 80455d4:	e7b3      	b.n	804553e <HAL_SD_IRQHandler+0x4a>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80455d6:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80455d8:	045e      	lsls	r6, r3, #17
 80455da:	d526      	bpl.n	804562a <HAL_SD_IRQHandler+0x136>
 80455dc:	0729      	lsls	r1, r5, #28
 80455de:	d524      	bpl.n	804562a <HAL_SD_IRQHandler+0x136>
{
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
  dataremaining = hsd->TxXferSize;
 80455e0:	6a67      	ldr	r7, [r4, #36]	; 0x24

  if (dataremaining > 0U)
 80455e2:	2f00      	cmp	r7, #0
 80455e4:	d0ab      	beq.n	804553e <HAL_SD_IRQHandler+0x4a>
  tmp = hsd->pTxBuffPtr;
 80455e6:	6a26      	ldr	r6, [r4, #32]
 80455e8:	1d35      	adds	r5, r6, #4
 80455ea:	f106 0824 	add.w	r8, r6, #36	; 0x24
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
    {
      data = (uint32_t)(*tmp);
 80455ee:	f815 3c04 	ldrb.w	r3, [r5, #-4]
 80455f2:	9301      	str	r3, [sp, #4]
      tmp++;
      dataremaining--;
      data |= ((uint32_t)(*tmp) << 8U);
 80455f4:	f815 2c03 	ldrb.w	r2, [r5, #-3]
      tmp++;
      dataremaining--;
      data |= ((uint32_t)(*tmp) << 24U);
      tmp++;
      dataremaining--;
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 80455f8:	6820      	ldr	r0, [r4, #0]
      data |= ((uint32_t)(*tmp) << 8U);
 80455fa:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80455fe:	9301      	str	r3, [sp, #4]
      data |= ((uint32_t)(*tmp) << 16U);
 8045600:	f815 2c02 	ldrb.w	r2, [r5, #-2]
 8045604:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8045608:	9301      	str	r3, [sp, #4]
      data |= ((uint32_t)(*tmp) << 24U);
 804560a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 804560e:	a901      	add	r1, sp, #4
      data |= ((uint32_t)(*tmp) << 24U);
 8045610:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8045614:	3504      	adds	r5, #4
 8045616:	9301      	str	r3, [sp, #4]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8045618:	f001 f91f 	bl	804685a <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 804561c:	4545      	cmp	r5, r8
 804561e:	d1e6      	bne.n	80455ee <HAL_SD_IRQHandler+0xfa>
    }

    hsd->pTxBuffPtr = tmp;
 8045620:	3620      	adds	r6, #32
    hsd->TxXferSize = dataremaining;
 8045622:	3f20      	subs	r7, #32
    hsd->pTxBuffPtr = tmp;
 8045624:	6226      	str	r6, [r4, #32]
    hsd->TxXferSize = dataremaining;
 8045626:	6267      	str	r7, [r4, #36]	; 0x24
 8045628:	e789      	b.n	804553e <HAL_SD_IRQHandler+0x4a>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR | SDIO_FLAG_STBITERR) != RESET)
 804562a:	6b42      	ldr	r2, [r0, #52]	; 0x34
 804562c:	f240 233a 	movw	r3, #570	; 0x23a
 8045630:	421a      	tst	r2, r3
 8045632:	d084      	beq.n	804553e <HAL_SD_IRQHandler+0x4a>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 8045634:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8045636:	079a      	lsls	r2, r3, #30
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8045638:	bf42      	ittt	mi
 804563a:	6ba3      	ldrmi	r3, [r4, #56]	; 0x38
 804563c:	f043 0302 	orrmi.w	r3, r3, #2
 8045640:	63a3      	strmi	r3, [r4, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 8045642:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8045644:	071b      	lsls	r3, r3, #28
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8045646:	bf42      	ittt	mi
 8045648:	6ba3      	ldrmi	r3, [r4, #56]	; 0x38
 804564a:	f043 0308 	orrmi.w	r3, r3, #8
 804564e:	63a3      	strmi	r3, [r4, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 8045650:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8045652:	069f      	lsls	r7, r3, #26
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8045654:	bf42      	ittt	mi
 8045656:	6ba3      	ldrmi	r3, [r4, #56]	; 0x38
 8045658:	f043 0320 	orrmi.w	r3, r3, #32
 804565c:	63a3      	strmi	r3, [r4, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 804565e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8045660:	06de      	lsls	r6, r3, #27
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8045662:	bf42      	ittt	mi
 8045664:	6ba3      	ldrmi	r3, [r4, #56]	; 0x38
 8045666:	f043 0310 	orrmi.w	r3, r3, #16
 804566a:	63a3      	strmi	r3, [r4, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR) != RESET)
 804566c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 804566e:	0599      	lsls	r1, r3, #22
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8045670:	bf42      	ittt	mi
 8045672:	6ba3      	ldrmi	r3, [r4, #56]	; 0x38
 8045674:	f043 0308 	orrmi.w	r3, r3, #8
 8045678:	63a3      	strmi	r3, [r4, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 804567a:	f240 733a 	movw	r3, #1850	; 0x73a
 804567e:	6383      	str	r3, [r0, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8045680:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8045682:	f423 734e 	bic.w	r3, r3, #824	; 0x338
 8045686:	f023 0302 	bic.w	r3, r3, #2
 804568a:	63c3      	str	r3, [r0, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 804568c:	f001 f998 	bl	80469c0 <SDMMC_CmdStopTransfer>
 8045690:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8045692:	072a      	lsls	r2, r5, #28
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8045694:	ea40 0003 	orr.w	r0, r0, r3
 8045698:	63a0      	str	r0, [r4, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 804569a:	d508      	bpl.n	80456ae <HAL_SD_IRQHandler+0x1ba>
      hsd->State = HAL_SD_STATE_READY;
 804569c:	2301      	movs	r3, #1
 804569e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80456a2:	2300      	movs	r3, #0
 80456a4:	6323      	str	r3, [r4, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 80456a6:	4620      	mov	r0, r4
 80456a8:	f7ff fc40 	bl	8044f2c <HAL_SD_ErrorCallback>
 80456ac:	e747      	b.n	804553e <HAL_SD_IRQHandler+0x4a>
    else if((context & SD_CONTEXT_DMA) != 0U)
 80456ae:	062b      	lsls	r3, r5, #24
 80456b0:	f57f af45 	bpl.w	804553e <HAL_SD_IRQHandler+0x4a>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 80456b4:	f015 0f30 	tst.w	r5, #48	; 0x30
 80456b8:	d00b      	beq.n	80456d2 <HAL_SD_IRQHandler+0x1de>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 80456ba:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80456bc:	4b10      	ldr	r3, [pc, #64]	; (8045700 <HAL_SD_IRQHandler+0x20c>)
 80456be:	6503      	str	r3, [r0, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 80456c0:	f7fe f8a0 	bl	8043804 <HAL_DMA_Abort_IT>
 80456c4:	2800      	cmp	r0, #0
 80456c6:	f43f af3a 	beq.w	804553e <HAL_SD_IRQHandler+0x4a>
          SD_DMATxAbort(hsd->hdmatx);
 80456ca:	6be0      	ldr	r0, [r4, #60]	; 0x3c
          SD_DMARxAbort(hsd->hdmarx);
 80456cc:	f7ff fef0 	bl	80454b0 <SD_DMATxAbort>
 80456d0:	e735      	b.n	804553e <HAL_SD_IRQHandler+0x4a>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 80456d2:	f015 0503 	ands.w	r5, r5, #3
 80456d6:	d009      	beq.n	80456ec <HAL_SD_IRQHandler+0x1f8>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 80456d8:	6c20      	ldr	r0, [r4, #64]	; 0x40
 80456da:	4b0a      	ldr	r3, [pc, #40]	; (8045704 <HAL_SD_IRQHandler+0x210>)
 80456dc:	6503      	str	r3, [r0, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 80456de:	f7fe f891 	bl	8043804 <HAL_DMA_Abort_IT>
 80456e2:	2800      	cmp	r0, #0
 80456e4:	f43f af2b 	beq.w	804553e <HAL_SD_IRQHandler+0x4a>
          SD_DMARxAbort(hsd->hdmarx);
 80456e8:	6c20      	ldr	r0, [r4, #64]	; 0x40
 80456ea:	e7ef      	b.n	80456cc <HAL_SD_IRQHandler+0x1d8>
        hsd->State = HAL_SD_STATE_READY;
 80456ec:	2301      	movs	r3, #1
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80456ee:	63a5      	str	r5, [r4, #56]	; 0x38
        HAL_SD_AbortCallback(hsd);
 80456f0:	4620      	mov	r0, r4
        hsd->State = HAL_SD_STATE_READY;
 80456f2:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80456f6:	6325      	str	r5, [r4, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 80456f8:	f7fd fbb7 	bl	8042e6a <HAL_SD_AbortCallback>
}
 80456fc:	e71f      	b.n	804553e <HAL_SD_IRQHandler+0x4a>
 80456fe:	bf00      	nop
 8045700:	080454b1 	.word	0x080454b1
 8045704:	08045709 	.word	0x08045709

08045708 <SD_DMARxAbort>:
 8045708:	f7ff bed2 	b.w	80454b0 <SD_DMATxAbort>

0804570c <SPI_WaitFlagStateUntilTimeout.constprop.7>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 804570c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 804570e:	4604      	mov	r4, r0
 8045710:	460e      	mov	r6, r1
 8045712:	4615      	mov	r5, r2
 8045714:	461f      	mov	r7, r3
                                                       uint32_t Timeout, uint32_t Tickstart)
{
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8045716:	6821      	ldr	r1, [r4, #0]
 8045718:	688a      	ldr	r2, [r1, #8]
 804571a:	ea36 0302 	bics.w	r3, r6, r2
 804571e:	d001      	beq.n	8045724 <SPI_WaitFlagStateUntilTimeout.constprop.7+0x18>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 8045720:	2000      	movs	r0, #0
 8045722:	e02d      	b.n	8045780 <SPI_WaitFlagStateUntilTimeout.constprop.7+0x74>
    if (Timeout != HAL_MAX_DELAY)
 8045724:	1c6b      	adds	r3, r5, #1
 8045726:	d0f7      	beq.n	8045718 <SPI_WaitFlagStateUntilTimeout.constprop.7+0xc>
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8045728:	f7fd fce4 	bl	80430f4 <HAL_GetTick>
 804572c:	1bc0      	subs	r0, r0, r7
 804572e:	4285      	cmp	r5, r0
 8045730:	d8f1      	bhi.n	8045716 <SPI_WaitFlagStateUntilTimeout.constprop.7+0xa>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8045732:	6823      	ldr	r3, [r4, #0]
 8045734:	685a      	ldr	r2, [r3, #4]
 8045736:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 804573a:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 804573c:	6862      	ldr	r2, [r4, #4]
 804573e:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8045742:	d10a      	bne.n	804575a <SPI_WaitFlagStateUntilTimeout.constprop.7+0x4e>
 8045744:	68a2      	ldr	r2, [r4, #8]
 8045746:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 804574a:	d002      	beq.n	8045752 <SPI_WaitFlagStateUntilTimeout.constprop.7+0x46>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 804574c:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8045750:	d103      	bne.n	804575a <SPI_WaitFlagStateUntilTimeout.constprop.7+0x4e>
          __HAL_SPI_DISABLE(hspi);
 8045752:	681a      	ldr	r2, [r3, #0]
 8045754:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8045758:	601a      	str	r2, [r3, #0]
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 804575a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 804575c:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8045760:	d107      	bne.n	8045772 <SPI_WaitFlagStateUntilTimeout.constprop.7+0x66>
          SPI_RESET_CRC(hspi);
 8045762:	681a      	ldr	r2, [r3, #0]
 8045764:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8045768:	601a      	str	r2, [r3, #0]
 804576a:	681a      	ldr	r2, [r3, #0]
 804576c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8045770:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8045772:	2301      	movs	r3, #1
 8045774:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8045778:	2300      	movs	r3, #0
 804577a:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
 804577e:	2003      	movs	r0, #3
}
 8045780:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08045784 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8045784:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8045786:	4613      	mov	r3, r2
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8045788:	4a12      	ldr	r2, [pc, #72]	; (80457d4 <SPI_EndRxTxTransaction+0x50>)
 804578a:	4e13      	ldr	r6, [pc, #76]	; (80457d8 <SPI_EndRxTxTransaction+0x54>)
 804578c:	6815      	ldr	r5, [r2, #0]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 804578e:	6842      	ldr	r2, [r0, #4]
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8045790:	fbb5 f6f6 	udiv	r6, r5, r6
 8045794:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
 8045798:	4375      	muls	r5, r6
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 804579a:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
{
 804579e:	4604      	mov	r4, r0
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80457a0:	9501      	str	r5, [sp, #4]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80457a2:	d10b      	bne.n	80457bc <SPI_EndRxTxTransaction+0x38>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80457a4:	460a      	mov	r2, r1
 80457a6:	2180      	movs	r1, #128	; 0x80
 80457a8:	f7ff ffb0 	bl	804570c <SPI_WaitFlagStateUntilTimeout.constprop.7>
 80457ac:	b178      	cbz	r0, 80457ce <SPI_EndRxTxTransaction+0x4a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80457ae:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80457b0:	f043 0320 	orr.w	r3, r3, #32
 80457b4:	6563      	str	r3, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 80457b6:	2003      	movs	r0, #3
      count--;
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
  }

  return HAL_OK;
}
 80457b8:	b002      	add	sp, #8
 80457ba:	bd70      	pop	{r4, r5, r6, pc}
      if (count == 0U)
 80457bc:	9b01      	ldr	r3, [sp, #4]
 80457be:	b133      	cbz	r3, 80457ce <SPI_EndRxTxTransaction+0x4a>
      count--;
 80457c0:	9b01      	ldr	r3, [sp, #4]
 80457c2:	3b01      	subs	r3, #1
 80457c4:	9301      	str	r3, [sp, #4]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80457c6:	6823      	ldr	r3, [r4, #0]
 80457c8:	689b      	ldr	r3, [r3, #8]
 80457ca:	061b      	lsls	r3, r3, #24
 80457cc:	d4f6      	bmi.n	80457bc <SPI_EndRxTxTransaction+0x38>
  return HAL_OK;
 80457ce:	2000      	movs	r0, #0
 80457d0:	e7f2      	b.n	80457b8 <SPI_EndRxTxTransaction+0x34>
 80457d2:	bf00      	nop
 80457d4:	200010b8 	.word	0x200010b8
 80457d8:	016e3600 	.word	0x016e3600

080457dc <HAL_SPI_Init>:
{
 80457dc:	b510      	push	{r4, lr}
  if (hspi == NULL)
 80457de:	4604      	mov	r4, r0
 80457e0:	2800      	cmp	r0, #0
 80457e2:	d036      	beq.n	8045852 <HAL_SPI_Init+0x76>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80457e4:	2300      	movs	r3, #0
 80457e6:	6283      	str	r3, [r0, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 80457e8:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 80457ec:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80457f0:	b91b      	cbnz	r3, 80457fa <HAL_SPI_Init+0x1e>
    hspi->Lock = HAL_UNLOCKED;
 80457f2:	f880 2050 	strb.w	r2, [r0, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 80457f6:	f009 fd27 	bl	804f248 <HAL_SPI_MspInit>
  __HAL_SPI_DISABLE(hspi);
 80457fa:	6821      	ldr	r1, [r4, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80457fc:	69a2      	ldr	r2, [r4, #24]
  hspi->State = HAL_SPI_STATE_BUSY;
 80457fe:	2302      	movs	r3, #2
 8045800:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 8045804:	680b      	ldr	r3, [r1, #0]
 8045806:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 804580a:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 804580c:	e9d4 3001 	ldrd	r3, r0, [r4, #4]
 8045810:	4303      	orrs	r3, r0
 8045812:	68e0      	ldr	r0, [r4, #12]
 8045814:	4303      	orrs	r3, r0
 8045816:	6920      	ldr	r0, [r4, #16]
 8045818:	4303      	orrs	r3, r0
 804581a:	6960      	ldr	r0, [r4, #20]
 804581c:	4303      	orrs	r3, r0
 804581e:	69e0      	ldr	r0, [r4, #28]
 8045820:	4303      	orrs	r3, r0
 8045822:	6a20      	ldr	r0, [r4, #32]
 8045824:	4303      	orrs	r3, r0
 8045826:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8045828:	4303      	orrs	r3, r0
 804582a:	f402 7000 	and.w	r0, r2, #512	; 0x200
 804582e:	4303      	orrs	r3, r0
 8045830:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8045832:	0c12      	lsrs	r2, r2, #16
 8045834:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8045836:	f002 0204 	and.w	r2, r2, #4
 804583a:	431a      	orrs	r2, r3
 804583c:	604a      	str	r2, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 804583e:	69cb      	ldr	r3, [r1, #28]
 8045840:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8045844:	61cb      	str	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8045846:	2000      	movs	r0, #0
  hspi->State     = HAL_SPI_STATE_READY;
 8045848:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 804584a:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 804584c:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
}
 8045850:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8045852:	2001      	movs	r0, #1
 8045854:	e7fc      	b.n	8045850 <HAL_SPI_Init+0x74>

08045856 <HAL_SPI_TransmitReceive>:
{
 8045856:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 804585a:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 804585c:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 8045860:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  __HAL_LOCK(hspi);
 8045862:	2b01      	cmp	r3, #1
{
 8045864:	4604      	mov	r4, r0
 8045866:	460d      	mov	r5, r1
 8045868:	4691      	mov	r9, r2
  __HAL_LOCK(hspi);
 804586a:	f000 80e2 	beq.w	8045a32 <HAL_SPI_TransmitReceive+0x1dc>
 804586e:	2301      	movs	r3, #1
 8045870:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 8045874:	f7fd fc3e 	bl	80430f4 <HAL_GetTick>
  tmp_state           = hspi->State;
 8045878:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  tmp_mode            = hspi->Init.Mode;
 804587c:	6861      	ldr	r1, [r4, #4]
  tmp_state           = hspi->State;
 804587e:	b2db      	uxtb	r3, r3
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8045880:	2b01      	cmp	r3, #1
  tickstart = HAL_GetTick();
 8045882:	4680      	mov	r8, r0
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8045884:	d00a      	beq.n	804589c <HAL_SPI_TransmitReceive+0x46>
 8045886:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
 804588a:	f040 80d0 	bne.w	8045a2e <HAL_SPI_TransmitReceive+0x1d8>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 804588e:	68a0      	ldr	r0, [r4, #8]
 8045890:	2800      	cmp	r0, #0
 8045892:	f040 80cc 	bne.w	8045a2e <HAL_SPI_TransmitReceive+0x1d8>
 8045896:	2b04      	cmp	r3, #4
 8045898:	f040 80c9 	bne.w	8045a2e <HAL_SPI_TransmitReceive+0x1d8>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 804589c:	2d00      	cmp	r5, #0
 804589e:	f000 80c4 	beq.w	8045a2a <HAL_SPI_TransmitReceive+0x1d4>
 80458a2:	f1b9 0f00 	cmp.w	r9, #0
 80458a6:	f000 80c0 	beq.w	8045a2a <HAL_SPI_TransmitReceive+0x1d4>
 80458aa:	2e00      	cmp	r6, #0
 80458ac:	f000 80bd 	beq.w	8045a2a <HAL_SPI_TransmitReceive+0x1d4>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80458b0:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80458b4:	f8c4 9038 	str.w	r9, [r4, #56]	; 0x38
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80458b8:	2b04      	cmp	r3, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80458ba:	bf1c      	itt	ne
 80458bc:	2305      	movne	r3, #5
 80458be:	f884 3051 	strbne.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80458c2:	2300      	movs	r3, #0
 80458c4:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->TxISR       = NULL;
 80458c6:	e9c4 3310 	strd	r3, r3, [r4, #64]	; 0x40
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80458ca:	6823      	ldr	r3, [r4, #0]
  hspi->RxXferCount = Size;
 80458cc:	87e6      	strh	r6, [r4, #62]	; 0x3e
  hspi->TxXferCount = Size;
 80458ce:	86e6      	strh	r6, [r4, #54]	; 0x36
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80458d0:	681a      	ldr	r2, [r3, #0]
  hspi->RxXferSize  = Size;
 80458d2:	87a6      	strh	r6, [r4, #60]	; 0x3c
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80458d4:	0650      	lsls	r0, r2, #25
    __HAL_SPI_ENABLE(hspi);
 80458d6:	bf58      	it	pl
 80458d8:	681a      	ldrpl	r2, [r3, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80458da:	6325      	str	r5, [r4, #48]	; 0x30
    __HAL_SPI_ENABLE(hspi);
 80458dc:	bf58      	it	pl
 80458de:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
  hspi->TxXferSize  = Size;
 80458e2:	86a6      	strh	r6, [r4, #52]	; 0x34
    __HAL_SPI_ENABLE(hspi);
 80458e4:	bf58      	it	pl
 80458e6:	601a      	strpl	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80458e8:	68e2      	ldr	r2, [r4, #12]
 80458ea:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 80458ee:	d158      	bne.n	80459a2 <HAL_SPI_TransmitReceive+0x14c>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80458f0:	b109      	cbz	r1, 80458f6 <HAL_SPI_TransmitReceive+0xa0>
 80458f2:	2e01      	cmp	r6, #1
 80458f4:	d107      	bne.n	8045906 <HAL_SPI_TransmitReceive+0xb0>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80458f6:	f835 2b02 	ldrh.w	r2, [r5], #2
 80458fa:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 80458fc:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80458fe:	6325      	str	r5, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8045900:	3b01      	subs	r3, #1
 8045902:	b29b      	uxth	r3, r3
 8045904:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 8045906:	2501      	movs	r5, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8045908:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 804590a:	b29b      	uxth	r3, r3
 804590c:	b9ab      	cbnz	r3, 804593a <HAL_SPI_TransmitReceive+0xe4>
 804590e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8045910:	b29b      	uxth	r3, r3
 8045912:	b993      	cbnz	r3, 804593a <HAL_SPI_TransmitReceive+0xe4>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8045914:	4642      	mov	r2, r8
 8045916:	4639      	mov	r1, r7
 8045918:	4620      	mov	r0, r4
 804591a:	f7ff ff33 	bl	8045784 <SPI_EndRxTxTransaction>
 804591e:	2800      	cmp	r0, #0
 8045920:	f040 8081 	bne.w	8045a26 <HAL_SPI_TransmitReceive+0x1d0>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8045924:	68a3      	ldr	r3, [r4, #8]
 8045926:	2b00      	cmp	r3, #0
 8045928:	d132      	bne.n	8045990 <HAL_SPI_TransmitReceive+0x13a>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 804592a:	6823      	ldr	r3, [r4, #0]
 804592c:	9001      	str	r0, [sp, #4]
 804592e:	68da      	ldr	r2, [r3, #12]
 8045930:	9201      	str	r2, [sp, #4]
 8045932:	689b      	ldr	r3, [r3, #8]
 8045934:	9301      	str	r3, [sp, #4]
 8045936:	9b01      	ldr	r3, [sp, #4]
 8045938:	e02a      	b.n	8045990 <HAL_SPI_TransmitReceive+0x13a>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 804593a:	6822      	ldr	r2, [r4, #0]
 804593c:	6893      	ldr	r3, [r2, #8]
 804593e:	0799      	lsls	r1, r3, #30
 8045940:	d50d      	bpl.n	804595e <HAL_SPI_TransmitReceive+0x108>
 8045942:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8045944:	b29b      	uxth	r3, r3
 8045946:	b153      	cbz	r3, 804595e <HAL_SPI_TransmitReceive+0x108>
 8045948:	b14d      	cbz	r5, 804595e <HAL_SPI_TransmitReceive+0x108>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 804594a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 804594c:	f833 1b02 	ldrh.w	r1, [r3], #2
 8045950:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8045952:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8045954:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8045956:	3b01      	subs	r3, #1
 8045958:	b29b      	uxth	r3, r3
 804595a:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 0U;
 804595c:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 804595e:	6893      	ldr	r3, [r2, #8]
 8045960:	07db      	lsls	r3, r3, #31
 8045962:	d50c      	bpl.n	804597e <HAL_SPI_TransmitReceive+0x128>
 8045964:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8045966:	b29b      	uxth	r3, r3
 8045968:	b14b      	cbz	r3, 804597e <HAL_SPI_TransmitReceive+0x128>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 804596a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 804596c:	68d2      	ldr	r2, [r2, #12]
 804596e:	f823 2b02 	strh.w	r2, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8045972:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8045974:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8045976:	3b01      	subs	r3, #1
 8045978:	b29b      	uxth	r3, r3
 804597a:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 804597c:	2501      	movs	r5, #1
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 804597e:	f7fd fbb9 	bl	80430f4 <HAL_GetTick>
 8045982:	eba0 0008 	sub.w	r0, r0, r8
 8045986:	4287      	cmp	r7, r0
 8045988:	d8be      	bhi.n	8045908 <HAL_SPI_TransmitReceive+0xb2>
 804598a:	1c7e      	adds	r6, r7, #1
 804598c:	d0bc      	beq.n	8045908 <HAL_SPI_TransmitReceive+0xb2>
        errorcode = HAL_TIMEOUT;
 804598e:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8045990:	2301      	movs	r3, #1
 8045992:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8045996:	2300      	movs	r3, #0
 8045998:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 804599c:	b003      	add	sp, #12
 804599e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80459a2:	b109      	cbz	r1, 80459a8 <HAL_SPI_TransmitReceive+0x152>
 80459a4:	2e01      	cmp	r6, #1
 80459a6:	d108      	bne.n	80459ba <HAL_SPI_TransmitReceive+0x164>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80459a8:	782a      	ldrb	r2, [r5, #0]
 80459aa:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80459ac:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80459ae:	3301      	adds	r3, #1
 80459b0:	6323      	str	r3, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 80459b2:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80459b4:	3b01      	subs	r3, #1
 80459b6:	b29b      	uxth	r3, r3
 80459b8:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 80459ba:	2501      	movs	r5, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80459bc:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80459be:	b29b      	uxth	r3, r3
 80459c0:	b91b      	cbnz	r3, 80459ca <HAL_SPI_TransmitReceive+0x174>
 80459c2:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80459c4:	b29b      	uxth	r3, r3
 80459c6:	2b00      	cmp	r3, #0
 80459c8:	d0a4      	beq.n	8045914 <HAL_SPI_TransmitReceive+0xbe>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80459ca:	6822      	ldr	r2, [r4, #0]
 80459cc:	6893      	ldr	r3, [r2, #8]
 80459ce:	0798      	lsls	r0, r3, #30
 80459d0:	d50e      	bpl.n	80459f0 <HAL_SPI_TransmitReceive+0x19a>
 80459d2:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80459d4:	b29b      	uxth	r3, r3
 80459d6:	b15b      	cbz	r3, 80459f0 <HAL_SPI_TransmitReceive+0x19a>
 80459d8:	b155      	cbz	r5, 80459f0 <HAL_SPI_TransmitReceive+0x19a>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80459da:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80459dc:	781b      	ldrb	r3, [r3, #0]
 80459de:	7313      	strb	r3, [r2, #12]
        hspi->pTxBuffPtr++;
 80459e0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80459e2:	3301      	adds	r3, #1
 80459e4:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 80459e6:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80459e8:	3b01      	subs	r3, #1
 80459ea:	b29b      	uxth	r3, r3
 80459ec:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 0U;
 80459ee:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80459f0:	6822      	ldr	r2, [r4, #0]
 80459f2:	6893      	ldr	r3, [r2, #8]
 80459f4:	07d9      	lsls	r1, r3, #31
 80459f6:	d50d      	bpl.n	8045a14 <HAL_SPI_TransmitReceive+0x1be>
 80459f8:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80459fa:	b29b      	uxth	r3, r3
 80459fc:	b153      	cbz	r3, 8045a14 <HAL_SPI_TransmitReceive+0x1be>
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80459fe:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8045a00:	68d2      	ldr	r2, [r2, #12]
 8045a02:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8045a04:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8045a06:	3301      	adds	r3, #1
 8045a08:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8045a0a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8045a0c:	3b01      	subs	r3, #1
 8045a0e:	b29b      	uxth	r3, r3
 8045a10:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 8045a12:	2501      	movs	r5, #1
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8045a14:	f7fd fb6e 	bl	80430f4 <HAL_GetTick>
 8045a18:	eba0 0008 	sub.w	r0, r0, r8
 8045a1c:	4287      	cmp	r7, r0
 8045a1e:	d8cd      	bhi.n	80459bc <HAL_SPI_TransmitReceive+0x166>
 8045a20:	1c7b      	adds	r3, r7, #1
 8045a22:	d0cb      	beq.n	80459bc <HAL_SPI_TransmitReceive+0x166>
 8045a24:	e7b3      	b.n	804598e <HAL_SPI_TransmitReceive+0x138>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8045a26:	2320      	movs	r3, #32
 8045a28:	6563      	str	r3, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 8045a2a:	2001      	movs	r0, #1
 8045a2c:	e7b0      	b.n	8045990 <HAL_SPI_TransmitReceive+0x13a>
    errorcode = HAL_BUSY;
 8045a2e:	2002      	movs	r0, #2
 8045a30:	e7ae      	b.n	8045990 <HAL_SPI_TransmitReceive+0x13a>
  __HAL_LOCK(hspi);
 8045a32:	2002      	movs	r0, #2
 8045a34:	e7b2      	b.n	804599c <HAL_SPI_TransmitReceive+0x146>

08045a36 <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8045a36:	6803      	ldr	r3, [r0, #0]
 8045a38:	68da      	ldr	r2, [r3, #12]
 8045a3a:	f042 0201 	orr.w	r2, r2, #1
 8045a3e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8045a40:	689a      	ldr	r2, [r3, #8]
 8045a42:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8045a46:	2a06      	cmp	r2, #6
  {
    __HAL_TIM_ENABLE(htim);
 8045a48:	bf1e      	ittt	ne
 8045a4a:	681a      	ldrne	r2, [r3, #0]
 8045a4c:	f042 0201 	orrne.w	r2, r2, #1
 8045a50:	601a      	strne	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
}
 8045a52:	2000      	movs	r0, #0
 8045a54:	4770      	bx	lr

08045a56 <HAL_TIM_Base_Stop_IT>:
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8045a56:	6803      	ldr	r3, [r0, #0]
 8045a58:	68da      	ldr	r2, [r3, #12]
 8045a5a:	f022 0201 	bic.w	r2, r2, #1
 8045a5e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8045a60:	6a19      	ldr	r1, [r3, #32]
 8045a62:	f241 1211 	movw	r2, #4369	; 0x1111
 8045a66:	4211      	tst	r1, r2
 8045a68:	d108      	bne.n	8045a7c <HAL_TIM_Base_Stop_IT+0x26>
 8045a6a:	6a19      	ldr	r1, [r3, #32]
 8045a6c:	f240 4244 	movw	r2, #1092	; 0x444
 8045a70:	4211      	tst	r1, r2
 8045a72:	bf02      	ittt	eq
 8045a74:	681a      	ldreq	r2, [r3, #0]
 8045a76:	f022 0201 	biceq.w	r2, r2, #1
 8045a7a:	601a      	streq	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
}
 8045a7c:	2000      	movs	r0, #0
 8045a7e:	4770      	bx	lr

08045a80 <HAL_TIM_PeriodElapsedCallback>:
 8045a80:	4770      	bx	lr

08045a82 <HAL_TIM_OC_DelayElapsedCallback>:
 8045a82:	4770      	bx	lr

08045a84 <HAL_TIM_IC_CaptureCallback>:
 8045a84:	4770      	bx	lr

08045a86 <HAL_TIM_PWM_PulseFinishedCallback>:
 8045a86:	4770      	bx	lr

08045a88 <HAL_TIM_TriggerCallback>:
 8045a88:	4770      	bx	lr

08045a8a <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8045a8a:	6803      	ldr	r3, [r0, #0]
 8045a8c:	691a      	ldr	r2, [r3, #16]
 8045a8e:	0791      	lsls	r1, r2, #30
{
 8045a90:	b510      	push	{r4, lr}
 8045a92:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8045a94:	d50e      	bpl.n	8045ab4 <HAL_TIM_IRQHandler+0x2a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8045a96:	68da      	ldr	r2, [r3, #12]
 8045a98:	0792      	lsls	r2, r2, #30
 8045a9a:	d50b      	bpl.n	8045ab4 <HAL_TIM_IRQHandler+0x2a>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8045a9c:	f06f 0202 	mvn.w	r2, #2
 8045aa0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8045aa2:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8045aa4:	2201      	movs	r2, #1
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8045aa6:	079b      	lsls	r3, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8045aa8:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8045aaa:	d077      	beq.n	8045b9c <HAL_TIM_IRQHandler+0x112>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8045aac:	f7ff ffea 	bl	8045a84 <HAL_TIM_IC_CaptureCallback>
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8045ab0:	2300      	movs	r3, #0
 8045ab2:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8045ab4:	6823      	ldr	r3, [r4, #0]
 8045ab6:	691a      	ldr	r2, [r3, #16]
 8045ab8:	0750      	lsls	r0, r2, #29
 8045aba:	d510      	bpl.n	8045ade <HAL_TIM_IRQHandler+0x54>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8045abc:	68da      	ldr	r2, [r3, #12]
 8045abe:	0751      	lsls	r1, r2, #29
 8045ac0:	d50d      	bpl.n	8045ade <HAL_TIM_IRQHandler+0x54>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8045ac2:	f06f 0204 	mvn.w	r2, #4
 8045ac6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8045ac8:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8045aca:	2202      	movs	r2, #2
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8045acc:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8045ad0:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8045ad2:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8045ad4:	d068      	beq.n	8045ba8 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8045ad6:	f7ff ffd5 	bl	8045a84 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8045ada:	2300      	movs	r3, #0
 8045adc:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8045ade:	6823      	ldr	r3, [r4, #0]
 8045ae0:	691a      	ldr	r2, [r3, #16]
 8045ae2:	0712      	lsls	r2, r2, #28
 8045ae4:	d50f      	bpl.n	8045b06 <HAL_TIM_IRQHandler+0x7c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8045ae6:	68da      	ldr	r2, [r3, #12]
 8045ae8:	0710      	lsls	r0, r2, #28
 8045aea:	d50c      	bpl.n	8045b06 <HAL_TIM_IRQHandler+0x7c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8045aec:	f06f 0208 	mvn.w	r2, #8
 8045af0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8045af2:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8045af4:	2204      	movs	r2, #4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8045af6:	0799      	lsls	r1, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8045af8:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8045afa:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8045afc:	d05a      	beq.n	8045bb4 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8045afe:	f7ff ffc1 	bl	8045a84 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8045b02:	2300      	movs	r3, #0
 8045b04:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8045b06:	6823      	ldr	r3, [r4, #0]
 8045b08:	691a      	ldr	r2, [r3, #16]
 8045b0a:	06d2      	lsls	r2, r2, #27
 8045b0c:	d510      	bpl.n	8045b30 <HAL_TIM_IRQHandler+0xa6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8045b0e:	68da      	ldr	r2, [r3, #12]
 8045b10:	06d0      	lsls	r0, r2, #27
 8045b12:	d50d      	bpl.n	8045b30 <HAL_TIM_IRQHandler+0xa6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8045b14:	f06f 0210 	mvn.w	r2, #16
 8045b18:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8045b1a:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8045b1c:	2208      	movs	r2, #8
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8045b1e:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8045b22:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8045b24:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8045b26:	d04b      	beq.n	8045bc0 <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8045b28:	f7ff ffac 	bl	8045a84 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8045b2c:	2300      	movs	r3, #0
 8045b2e:	7723      	strb	r3, [r4, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8045b30:	6823      	ldr	r3, [r4, #0]
 8045b32:	691a      	ldr	r2, [r3, #16]
 8045b34:	07d1      	lsls	r1, r2, #31
 8045b36:	d508      	bpl.n	8045b4a <HAL_TIM_IRQHandler+0xc0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8045b38:	68da      	ldr	r2, [r3, #12]
 8045b3a:	07d2      	lsls	r2, r2, #31
 8045b3c:	d505      	bpl.n	8045b4a <HAL_TIM_IRQHandler+0xc0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8045b3e:	f06f 0201 	mvn.w	r2, #1
 8045b42:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8045b44:	4620      	mov	r0, r4
 8045b46:	f7ff ff9b 	bl	8045a80 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8045b4a:	6823      	ldr	r3, [r4, #0]
 8045b4c:	691a      	ldr	r2, [r3, #16]
 8045b4e:	0610      	lsls	r0, r2, #24
 8045b50:	d508      	bpl.n	8045b64 <HAL_TIM_IRQHandler+0xda>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8045b52:	68da      	ldr	r2, [r3, #12]
 8045b54:	0611      	lsls	r1, r2, #24
 8045b56:	d505      	bpl.n	8045b64 <HAL_TIM_IRQHandler+0xda>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8045b58:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8045b5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8045b5e:	4620      	mov	r0, r4
 8045b60:	f000 f997 	bl	8045e92 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8045b64:	6823      	ldr	r3, [r4, #0]
 8045b66:	691a      	ldr	r2, [r3, #16]
 8045b68:	0652      	lsls	r2, r2, #25
 8045b6a:	d508      	bpl.n	8045b7e <HAL_TIM_IRQHandler+0xf4>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8045b6c:	68da      	ldr	r2, [r3, #12]
 8045b6e:	0650      	lsls	r0, r2, #25
 8045b70:	d505      	bpl.n	8045b7e <HAL_TIM_IRQHandler+0xf4>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8045b72:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8045b76:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8045b78:	4620      	mov	r0, r4
 8045b7a:	f7ff ff85 	bl	8045a88 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8045b7e:	6823      	ldr	r3, [r4, #0]
 8045b80:	691a      	ldr	r2, [r3, #16]
 8045b82:	0691      	lsls	r1, r2, #26
 8045b84:	d522      	bpl.n	8045bcc <HAL_TIM_IRQHandler+0x142>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8045b86:	68da      	ldr	r2, [r3, #12]
 8045b88:	0692      	lsls	r2, r2, #26
 8045b8a:	d51f      	bpl.n	8045bcc <HAL_TIM_IRQHandler+0x142>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8045b8c:	f06f 0220 	mvn.w	r2, #32
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8045b90:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8045b92:	611a      	str	r2, [r3, #16]
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8045b94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 8045b98:	f000 b97a 	b.w	8045e90 <HAL_TIMEx_CommutCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8045b9c:	f7ff ff71 	bl	8045a82 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8045ba0:	4620      	mov	r0, r4
 8045ba2:	f7ff ff70 	bl	8045a86 <HAL_TIM_PWM_PulseFinishedCallback>
 8045ba6:	e783      	b.n	8045ab0 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8045ba8:	f7ff ff6b 	bl	8045a82 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8045bac:	4620      	mov	r0, r4
 8045bae:	f7ff ff6a 	bl	8045a86 <HAL_TIM_PWM_PulseFinishedCallback>
 8045bb2:	e792      	b.n	8045ada <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8045bb4:	f7ff ff65 	bl	8045a82 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8045bb8:	4620      	mov	r0, r4
 8045bba:	f7ff ff64 	bl	8045a86 <HAL_TIM_PWM_PulseFinishedCallback>
 8045bbe:	e7a0      	b.n	8045b02 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8045bc0:	f7ff ff5f 	bl	8045a82 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8045bc4:	4620      	mov	r0, r4
 8045bc6:	f7ff ff5e 	bl	8045a86 <HAL_TIM_PWM_PulseFinishedCallback>
 8045bca:	e7af      	b.n	8045b2c <HAL_TIM_IRQHandler+0xa2>
}
 8045bcc:	bd10      	pop	{r4, pc}
	...

08045bd0 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8045bd0:	4a30      	ldr	r2, [pc, #192]	; (8045c94 <TIM_Base_SetConfig+0xc4>)
  tmpcr1 = TIMx->CR1;
 8045bd2:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8045bd4:	4290      	cmp	r0, r2
 8045bd6:	d012      	beq.n	8045bfe <TIM_Base_SetConfig+0x2e>
 8045bd8:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8045bdc:	d00f      	beq.n	8045bfe <TIM_Base_SetConfig+0x2e>
 8045bde:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8045be2:	4290      	cmp	r0, r2
 8045be4:	d00b      	beq.n	8045bfe <TIM_Base_SetConfig+0x2e>
 8045be6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8045bea:	4290      	cmp	r0, r2
 8045bec:	d007      	beq.n	8045bfe <TIM_Base_SetConfig+0x2e>
 8045bee:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8045bf2:	4290      	cmp	r0, r2
 8045bf4:	d003      	beq.n	8045bfe <TIM_Base_SetConfig+0x2e>
 8045bf6:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8045bfa:	4290      	cmp	r0, r2
 8045bfc:	d119      	bne.n	8045c32 <TIM_Base_SetConfig+0x62>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8045bfe:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8045c00:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8045c04:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8045c06:	4a23      	ldr	r2, [pc, #140]	; (8045c94 <TIM_Base_SetConfig+0xc4>)
 8045c08:	4290      	cmp	r0, r2
 8045c0a:	d029      	beq.n	8045c60 <TIM_Base_SetConfig+0x90>
 8045c0c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8045c10:	d026      	beq.n	8045c60 <TIM_Base_SetConfig+0x90>
 8045c12:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8045c16:	4290      	cmp	r0, r2
 8045c18:	d022      	beq.n	8045c60 <TIM_Base_SetConfig+0x90>
 8045c1a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8045c1e:	4290      	cmp	r0, r2
 8045c20:	d01e      	beq.n	8045c60 <TIM_Base_SetConfig+0x90>
 8045c22:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8045c26:	4290      	cmp	r0, r2
 8045c28:	d01a      	beq.n	8045c60 <TIM_Base_SetConfig+0x90>
 8045c2a:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8045c2e:	4290      	cmp	r0, r2
 8045c30:	d016      	beq.n	8045c60 <TIM_Base_SetConfig+0x90>
 8045c32:	4a19      	ldr	r2, [pc, #100]	; (8045c98 <TIM_Base_SetConfig+0xc8>)
 8045c34:	4290      	cmp	r0, r2
 8045c36:	d013      	beq.n	8045c60 <TIM_Base_SetConfig+0x90>
 8045c38:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8045c3c:	4290      	cmp	r0, r2
 8045c3e:	d00f      	beq.n	8045c60 <TIM_Base_SetConfig+0x90>
 8045c40:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8045c44:	4290      	cmp	r0, r2
 8045c46:	d00b      	beq.n	8045c60 <TIM_Base_SetConfig+0x90>
 8045c48:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8045c4c:	4290      	cmp	r0, r2
 8045c4e:	d007      	beq.n	8045c60 <TIM_Base_SetConfig+0x90>
 8045c50:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8045c54:	4290      	cmp	r0, r2
 8045c56:	d003      	beq.n	8045c60 <TIM_Base_SetConfig+0x90>
 8045c58:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8045c5c:	4290      	cmp	r0, r2
 8045c5e:	d103      	bne.n	8045c68 <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8045c60:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8045c62:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8045c66:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8045c68:	694a      	ldr	r2, [r1, #20]
 8045c6a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8045c6e:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8045c70:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8045c72:	688b      	ldr	r3, [r1, #8]
 8045c74:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8045c76:	680b      	ldr	r3, [r1, #0]
 8045c78:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8045c7a:	4b06      	ldr	r3, [pc, #24]	; (8045c94 <TIM_Base_SetConfig+0xc4>)
 8045c7c:	4298      	cmp	r0, r3
 8045c7e:	d003      	beq.n	8045c88 <TIM_Base_SetConfig+0xb8>
 8045c80:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8045c84:	4298      	cmp	r0, r3
 8045c86:	d101      	bne.n	8045c8c <TIM_Base_SetConfig+0xbc>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8045c88:	690b      	ldr	r3, [r1, #16]
 8045c8a:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8045c8c:	2301      	movs	r3, #1
 8045c8e:	6143      	str	r3, [r0, #20]
}
 8045c90:	4770      	bx	lr
 8045c92:	bf00      	nop
 8045c94:	40010000 	.word	0x40010000
 8045c98:	40014000 	.word	0x40014000

08045c9c <HAL_TIM_Base_Init>:
{
 8045c9c:	b510      	push	{r4, lr}
  if (htim == NULL)
 8045c9e:	4604      	mov	r4, r0
 8045ca0:	b1a0      	cbz	r0, 8045ccc <HAL_TIM_Base_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 8045ca2:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8045ca6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8045caa:	b91b      	cbnz	r3, 8045cb4 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8045cac:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8045cb0:	f008 fefa 	bl	804eaa8 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8045cb4:	2302      	movs	r3, #2
 8045cb6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8045cba:	6820      	ldr	r0, [r4, #0]
 8045cbc:	1d21      	adds	r1, r4, #4
 8045cbe:	f7ff ff87 	bl	8045bd0 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8045cc2:	2301      	movs	r3, #1
 8045cc4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8045cc8:	2000      	movs	r0, #0
}
 8045cca:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8045ccc:	2001      	movs	r0, #1
 8045cce:	e7fc      	b.n	8045cca <HAL_TIM_Base_Init+0x2e>

08045cd0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8045cd0:	b510      	push	{r4, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8045cd2:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8045cd4:	430a      	orrs	r2, r1
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8045cd6:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8045cda:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 8045cde:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8045ce0:	6083      	str	r3, [r0, #8]
}
 8045ce2:	bd10      	pop	{r4, pc}

08045ce4 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8045ce4:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8045ce8:	2b01      	cmp	r3, #1
{
 8045cea:	b570      	push	{r4, r5, r6, lr}
 8045cec:	4604      	mov	r4, r0
 8045cee:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 8045cf2:	d019      	beq.n	8045d28 <HAL_TIM_ConfigClockSource+0x44>
  htim->State = HAL_TIM_STATE_BUSY;
 8045cf4:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8045cf8:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(htim);
 8045cfa:	2301      	movs	r3, #1
 8045cfc:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8045d00:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8045d02:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8045d06:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8045d0a:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 8045d0c:	680b      	ldr	r3, [r1, #0]
 8045d0e:	2b40      	cmp	r3, #64	; 0x40
 8045d10:	d065      	beq.n	8045dde <HAL_TIM_ConfigClockSource+0xfa>
 8045d12:	d815      	bhi.n	8045d40 <HAL_TIM_ConfigClockSource+0x5c>
 8045d14:	2b10      	cmp	r3, #16
 8045d16:	d00c      	beq.n	8045d32 <HAL_TIM_ConfigClockSource+0x4e>
 8045d18:	d807      	bhi.n	8045d2a <HAL_TIM_ConfigClockSource+0x46>
 8045d1a:	b153      	cbz	r3, 8045d32 <HAL_TIM_ConfigClockSource+0x4e>
  htim->State = HAL_TIM_STATE_READY;
 8045d1c:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8045d1e:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8045d20:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8045d24:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8045d28:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8045d2a:	2b20      	cmp	r3, #32
 8045d2c:	d001      	beq.n	8045d32 <HAL_TIM_ConfigClockSource+0x4e>
 8045d2e:	2b30      	cmp	r3, #48	; 0x30
 8045d30:	d1f4      	bne.n	8045d1c <HAL_TIM_ConfigClockSource+0x38>
  tmpsmcr = TIMx->SMCR;
 8045d32:	6882      	ldr	r2, [r0, #8]
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8045d34:	f043 0307 	orr.w	r3, r3, #7
  tmpsmcr &= ~TIM_SMCR_TS;
 8045d38:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8045d3c:	4313      	orrs	r3, r2
 8045d3e:	e01a      	b.n	8045d76 <HAL_TIM_ConfigClockSource+0x92>
  switch (sClockSourceConfig->ClockSource)
 8045d40:	2b60      	cmp	r3, #96	; 0x60
 8045d42:	d034      	beq.n	8045dae <HAL_TIM_ConfigClockSource+0xca>
 8045d44:	d819      	bhi.n	8045d7a <HAL_TIM_ConfigClockSource+0x96>
 8045d46:	2b50      	cmp	r3, #80	; 0x50
 8045d48:	d1e8      	bne.n	8045d1c <HAL_TIM_ConfigClockSource+0x38>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8045d4a:	684a      	ldr	r2, [r1, #4]
 8045d4c:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8045d4e:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8045d50:	6a05      	ldr	r5, [r0, #32]
 8045d52:	f025 0501 	bic.w	r5, r5, #1
 8045d56:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8045d58:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8045d5a:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8045d5e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8045d62:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 8045d66:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8045d68:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8045d6a:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8045d6c:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8045d6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8045d72:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 8045d76:	6083      	str	r3, [r0, #8]
 8045d78:	e7d0      	b.n	8045d1c <HAL_TIM_ConfigClockSource+0x38>
  switch (sClockSourceConfig->ClockSource)
 8045d7a:	2b70      	cmp	r3, #112	; 0x70
 8045d7c:	d00c      	beq.n	8045d98 <HAL_TIM_ConfigClockSource+0xb4>
 8045d7e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8045d82:	d1cb      	bne.n	8045d1c <HAL_TIM_ConfigClockSource+0x38>
      TIM_ETR_SetConfig(htim->Instance,
 8045d84:	68cb      	ldr	r3, [r1, #12]
 8045d86:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 8045d8a:	f7ff ffa1 	bl	8045cd0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8045d8e:	6822      	ldr	r2, [r4, #0]
 8045d90:	6893      	ldr	r3, [r2, #8]
 8045d92:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8045d96:	e008      	b.n	8045daa <HAL_TIM_ConfigClockSource+0xc6>
      TIM_ETR_SetConfig(htim->Instance,
 8045d98:	68cb      	ldr	r3, [r1, #12]
 8045d9a:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 8045d9e:	f7ff ff97 	bl	8045cd0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8045da2:	6822      	ldr	r2, [r4, #0]
 8045da4:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8045da6:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8045daa:	6093      	str	r3, [r2, #8]
      break;
 8045dac:	e7b6      	b.n	8045d1c <HAL_TIM_ConfigClockSource+0x38>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8045dae:	684d      	ldr	r5, [r1, #4]
 8045db0:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8045db2:	6a01      	ldr	r1, [r0, #32]
 8045db4:	f021 0110 	bic.w	r1, r1, #16
 8045db8:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8045dba:	6982      	ldr	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 8045dbc:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8045dbe:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8045dc2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8045dc6:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8045dca:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8045dce:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8045dd0:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8045dd2:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8045dd4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8045dd8:	f043 0367 	orr.w	r3, r3, #103	; 0x67
 8045ddc:	e7cb      	b.n	8045d76 <HAL_TIM_ConfigClockSource+0x92>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8045dde:	684a      	ldr	r2, [r1, #4]
 8045de0:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8045de2:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8045de4:	6a05      	ldr	r5, [r0, #32]
 8045de6:	f025 0501 	bic.w	r5, r5, #1
 8045dea:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8045dec:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8045dee:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8045df2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8045df6:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 8045dfa:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8045dfc:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8045dfe:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8045e00:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8045e02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8045e06:	f043 0347 	orr.w	r3, r3, #71	; 0x47
 8045e0a:	e7b4      	b.n	8045d76 <HAL_TIM_ConfigClockSource+0x92>

08045e0c <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8045e0c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8045e10:	2b01      	cmp	r3, #1
{
 8045e12:	b530      	push	{r4, r5, lr}
 8045e14:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 8045e18:	d035      	beq.n	8045e86 <HAL_TIMEx_MasterConfigSynchronization+0x7a>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8045e1a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8045e1e:	6803      	ldr	r3, [r0, #0]
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8045e20:	680d      	ldr	r5, [r1, #0]
  tmpcr2 = htim->Instance->CR2;
 8045e22:	685c      	ldr	r4, [r3, #4]
  tmpcr2 &= ~TIM_CR2_MMS;
 8045e24:	f024 0470 	bic.w	r4, r4, #112	; 0x70
  __HAL_LOCK(htim);
 8045e28:	2201      	movs	r2, #1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8045e2a:	432c      	orrs	r4, r5
  __HAL_LOCK(htim);
 8045e2c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8045e30:	689a      	ldr	r2, [r3, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8045e32:	605c      	str	r4, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8045e34:	4c15      	ldr	r4, [pc, #84]	; (8045e8c <HAL_TIMEx_MasterConfigSynchronization+0x80>)
 8045e36:	42a3      	cmp	r3, r4
 8045e38:	d01a      	beq.n	8045e70 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8045e3a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8045e3e:	d017      	beq.n	8045e70 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8045e40:	f5a4 447c 	sub.w	r4, r4, #64512	; 0xfc00
 8045e44:	42a3      	cmp	r3, r4
 8045e46:	d013      	beq.n	8045e70 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8045e48:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8045e4c:	42a3      	cmp	r3, r4
 8045e4e:	d00f      	beq.n	8045e70 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8045e50:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8045e54:	42a3      	cmp	r3, r4
 8045e56:	d00b      	beq.n	8045e70 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8045e58:	f504 4478 	add.w	r4, r4, #63488	; 0xf800
 8045e5c:	42a3      	cmp	r3, r4
 8045e5e:	d007      	beq.n	8045e70 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8045e60:	f504 5470 	add.w	r4, r4, #15360	; 0x3c00
 8045e64:	42a3      	cmp	r3, r4
 8045e66:	d003      	beq.n	8045e70 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8045e68:	f5a4 3494 	sub.w	r4, r4, #75776	; 0x12800
 8045e6c:	42a3      	cmp	r3, r4
 8045e6e:	d104      	bne.n	8045e7a <HAL_TIMEx_MasterConfigSynchronization+0x6e>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8045e70:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8045e72:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8045e76:	430a      	orrs	r2, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8045e78:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8045e7a:	2301      	movs	r3, #1
 8045e7c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8045e80:	2300      	movs	r3, #0
 8045e82:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8045e86:	4618      	mov	r0, r3

  return HAL_OK;
}
 8045e88:	bd30      	pop	{r4, r5, pc}
 8045e8a:	bf00      	nop
 8045e8c:	40010000 	.word	0x40010000

08045e90 <HAL_TIMEx_CommutCallback>:
 8045e90:	4770      	bx	lr

08045e92 <HAL_TIMEx_BreakCallback>:
 8045e92:	4770      	bx	lr

08045e94 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8045e94:	6803      	ldr	r3, [r0, #0]
 8045e96:	68da      	ldr	r2, [r3, #12]
 8045e98:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8045e9c:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8045e9e:	695a      	ldr	r2, [r3, #20]
 8045ea0:	f022 0201 	bic.w	r2, r2, #1
 8045ea4:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8045ea6:	2320      	movs	r3, #32
 8045ea8:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
}
 8045eac:	4770      	bx	lr
	...

08045eb0 <UART_SetConfig>:
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8045eb0:	6803      	ldr	r3, [r0, #0]
 8045eb2:	68c1      	ldr	r1, [r0, #12]
 8045eb4:	691a      	ldr	r2, [r3, #16]
{
 8045eb6:	b570      	push	{r4, r5, r6, lr}
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8045eb8:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
{
 8045ebc:	4604      	mov	r4, r0
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8045ebe:	430a      	orrs	r2, r1
 8045ec0:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8045ec2:	6925      	ldr	r5, [r4, #16]
 8045ec4:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR1,
 8045ec6:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8045ec8:	69c0      	ldr	r0, [r0, #28]
 8045eca:	432a      	orrs	r2, r5
 8045ecc:	6965      	ldr	r5, [r4, #20]
  MODIFY_REG(huart->Instance->CR1,
 8045ece:	f421 4116 	bic.w	r1, r1, #38400	; 0x9600
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8045ed2:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1,
 8045ed4:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8045ed8:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 8045eda:	430a      	orrs	r2, r1
 8045edc:	60da      	str	r2, [r3, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8045ede:	695a      	ldr	r2, [r3, #20]
 8045ee0:	69a1      	ldr	r1, [r4, #24]
 8045ee2:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8045ee6:	430a      	orrs	r2, r1

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8045ee8:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8045eec:	615a      	str	r2, [r3, #20]
 8045eee:	4a26      	ldr	r2, [pc, #152]	; (8045f88 <UART_SetConfig+0xd8>)
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8045ef0:	d129      	bne.n	8045f46 <UART_SetConfig+0x96>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8045ef2:	4293      	cmp	r3, r2
 8045ef4:	d003      	beq.n	8045efe <UART_SetConfig+0x4e>
 8045ef6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8045efa:	4293      	cmp	r3, r2
 8045efc:	d120      	bne.n	8045f40 <UART_SetConfig+0x90>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8045efe:	f7fe fb0f 	bl	8044520 <HAL_RCC_GetPCLK2Freq>
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8045f02:	6862      	ldr	r2, [r4, #4]
 8045f04:	2600      	movs	r6, #0
 8045f06:	1892      	adds	r2, r2, r2
 8045f08:	f04f 0119 	mov.w	r1, #25
 8045f0c:	eb46 0306 	adc.w	r3, r6, r6
 8045f10:	fba0 0101 	umull	r0, r1, r0, r1
 8045f14:	f7fa ff82 	bl	8040e1c <__aeabi_uldivmod>
 8045f18:	2164      	movs	r1, #100	; 0x64
 8045f1a:	fbb0 f5f1 	udiv	r5, r0, r1
 8045f1e:	fb01 0315 	mls	r3, r1, r5, r0
 8045f22:	00db      	lsls	r3, r3, #3
 8045f24:	3332      	adds	r3, #50	; 0x32
 8045f26:	fbb3 f3f1 	udiv	r3, r3, r1
 8045f2a:	f003 0207 	and.w	r2, r3, #7
 8045f2e:	005b      	lsls	r3, r3, #1
 8045f30:	6821      	ldr	r1, [r4, #0]
 8045f32:	eb02 1205 	add.w	r2, r2, r5, lsl #4
 8045f36:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8045f3a:	4413      	add	r3, r2
 8045f3c:	608b      	str	r3, [r1, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8045f3e:	bd70      	pop	{r4, r5, r6, pc}
      pclk = HAL_RCC_GetPCLK1Freq();
 8045f40:	f7fe fade 	bl	8044500 <HAL_RCC_GetPCLK1Freq>
 8045f44:	e7dd      	b.n	8045f02 <UART_SetConfig+0x52>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8045f46:	4293      	cmp	r3, r2
 8045f48:	d002      	beq.n	8045f50 <UART_SetConfig+0xa0>
 8045f4a:	4a10      	ldr	r2, [pc, #64]	; (8045f8c <UART_SetConfig+0xdc>)
 8045f4c:	4293      	cmp	r3, r2
 8045f4e:	d117      	bne.n	8045f80 <UART_SetConfig+0xd0>
      pclk = HAL_RCC_GetPCLK2Freq();
 8045f50:	f7fe fae6 	bl	8044520 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8045f54:	6863      	ldr	r3, [r4, #4]
 8045f56:	2119      	movs	r1, #25
 8045f58:	009a      	lsls	r2, r3, #2
 8045f5a:	fba0 0101 	umull	r0, r1, r0, r1
 8045f5e:	0f9b      	lsrs	r3, r3, #30
 8045f60:	f7fa ff5c 	bl	8040e1c <__aeabi_uldivmod>
 8045f64:	2264      	movs	r2, #100	; 0x64
 8045f66:	fbb0 f1f2 	udiv	r1, r0, r2
 8045f6a:	fb02 0311 	mls	r3, r2, r1, r0
 8045f6e:	6824      	ldr	r4, [r4, #0]
 8045f70:	011b      	lsls	r3, r3, #4
 8045f72:	3332      	adds	r3, #50	; 0x32
 8045f74:	fbb3 f3f2 	udiv	r3, r3, r2
 8045f78:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 8045f7c:	60a3      	str	r3, [r4, #8]
}
 8045f7e:	e7de      	b.n	8045f3e <UART_SetConfig+0x8e>
      pclk = HAL_RCC_GetPCLK1Freq();
 8045f80:	f7fe fabe 	bl	8044500 <HAL_RCC_GetPCLK1Freq>
 8045f84:	e7e6      	b.n	8045f54 <UART_SetConfig+0xa4>
 8045f86:	bf00      	nop
 8045f88:	40011000 	.word	0x40011000
 8045f8c:	40011400 	.word	0x40011400

08045f90 <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 8045f90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8045f92:	4604      	mov	r4, r0
 8045f94:	460e      	mov	r6, r1
 8045f96:	4617      	mov	r7, r2
 8045f98:	461d      	mov	r5, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8045f9a:	6821      	ldr	r1, [r4, #0]
 8045f9c:	680b      	ldr	r3, [r1, #0]
 8045f9e:	ea36 0303 	bics.w	r3, r6, r3
 8045fa2:	d101      	bne.n	8045fa8 <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 8045fa4:	2000      	movs	r0, #0
 8045fa6:	e014      	b.n	8045fd2 <UART_WaitOnFlagUntilTimeout.constprop.3+0x42>
    if (Timeout != HAL_MAX_DELAY)
 8045fa8:	1c6b      	adds	r3, r5, #1
 8045faa:	d0f7      	beq.n	8045f9c <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8045fac:	b995      	cbnz	r5, 8045fd4 <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8045fae:	6823      	ldr	r3, [r4, #0]
 8045fb0:	68da      	ldr	r2, [r3, #12]
 8045fb2:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8045fb6:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8045fb8:	695a      	ldr	r2, [r3, #20]
 8045fba:	f022 0201 	bic.w	r2, r2, #1
 8045fbe:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8045fc0:	2320      	movs	r3, #32
 8045fc2:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8045fc6:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 8045fca:	2300      	movs	r3, #0
 8045fcc:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 8045fd0:	2003      	movs	r0, #3
}
 8045fd2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8045fd4:	f7fd f88e 	bl	80430f4 <HAL_GetTick>
 8045fd8:	1bc0      	subs	r0, r0, r7
 8045fda:	4285      	cmp	r5, r0
 8045fdc:	d2dd      	bcs.n	8045f9a <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 8045fde:	e7e6      	b.n	8045fae <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

08045fe0 <HAL_UART_Init>:
{
 8045fe0:	b510      	push	{r4, lr}
  if (huart == NULL)
 8045fe2:	4604      	mov	r4, r0
 8045fe4:	b340      	cbz	r0, 8046038 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 8045fe6:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8045fea:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8045fee:	b91b      	cbnz	r3, 8045ff8 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8045ff0:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8045ff4:	f009 fd96 	bl	804fb24 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8045ff8:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8045ffa:	2324      	movs	r3, #36	; 0x24
 8045ffc:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8046000:	68d3      	ldr	r3, [r2, #12]
 8046002:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8046006:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8046008:	4620      	mov	r0, r4
 804600a:	f7ff ff51 	bl	8045eb0 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 804600e:	6823      	ldr	r3, [r4, #0]
 8046010:	691a      	ldr	r2, [r3, #16]
 8046012:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8046016:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8046018:	695a      	ldr	r2, [r3, #20]
 804601a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 804601e:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8046020:	68da      	ldr	r2, [r3, #12]
 8046022:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8046026:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8046028:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 804602a:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 804602c:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 804602e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8046032:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
}
 8046036:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8046038:	2001      	movs	r0, #1
 804603a:	e7fc      	b.n	8046036 <HAL_UART_Init+0x56>

0804603c <HAL_UART_DeInit>:
{
 804603c:	b510      	push	{r4, lr}
  if (huart == NULL)
 804603e:	4604      	mov	r4, r0
 8046040:	b190      	cbz	r0, 8046068 <HAL_UART_DeInit+0x2c>
  __HAL_UART_DISABLE(huart);
 8046042:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8046044:	2324      	movs	r3, #36	; 0x24
 8046046:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 804604a:	68d3      	ldr	r3, [r2, #12]
 804604c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8046050:	60d3      	str	r3, [r2, #12]
  HAL_UART_MspDeInit(huart);
 8046052:	f009 fe59 	bl	804fd08 <HAL_UART_MspDeInit>
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8046056:	2000      	movs	r0, #0
 8046058:	63e0      	str	r0, [r4, #60]	; 0x3c
  __HAL_UNLOCK(huart);
 804605a:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
  huart->gState = HAL_UART_STATE_RESET;
 804605e:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_RESET;
 8046062:	f884 003a 	strb.w	r0, [r4, #58]	; 0x3a
}
 8046066:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8046068:	2001      	movs	r0, #1
 804606a:	e7fc      	b.n	8046066 <HAL_UART_DeInit+0x2a>

0804606c <HAL_UART_Transmit>:
{
 804606c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8046070:	461f      	mov	r7, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8046072:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8046076:	2b20      	cmp	r3, #32
{
 8046078:	4604      	mov	r4, r0
 804607a:	460d      	mov	r5, r1
 804607c:	4690      	mov	r8, r2
  if (huart->gState == HAL_UART_STATE_READY)
 804607e:	d14f      	bne.n	8046120 <HAL_UART_Transmit+0xb4>
    if ((pData == NULL) || (Size == 0U))
 8046080:	2900      	cmp	r1, #0
 8046082:	d04b      	beq.n	804611c <HAL_UART_Transmit+0xb0>
 8046084:	2a00      	cmp	r2, #0
 8046086:	d049      	beq.n	804611c <HAL_UART_Transmit+0xb0>
    __HAL_LOCK(huart);
 8046088:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 804608c:	2b01      	cmp	r3, #1
 804608e:	d047      	beq.n	8046120 <HAL_UART_Transmit+0xb4>
 8046090:	2301      	movs	r3, #1
 8046092:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8046096:	f04f 0900 	mov.w	r9, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 804609a:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 804609c:	f8c0 903c 	str.w	r9, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80460a0:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 80460a4:	f7fd f826 	bl	80430f4 <HAL_GetTick>
    huart->TxXferSize = Size;
 80460a8:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    tickstart = HAL_GetTick();
 80460ac:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 80460ae:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    __HAL_UNLOCK(huart);
 80460b2:	f884 9038 	strb.w	r9, [r4, #56]	; 0x38
    while (huart->TxXferCount > 0U)
 80460b6:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 80460b8:	b29b      	uxth	r3, r3
 80460ba:	b953      	cbnz	r3, 80460d2 <HAL_UART_Transmit+0x66>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80460bc:	463b      	mov	r3, r7
 80460be:	4632      	mov	r2, r6
 80460c0:	2140      	movs	r1, #64	; 0x40
 80460c2:	4620      	mov	r0, r4
 80460c4:	f7ff ff64 	bl	8045f90 <UART_WaitOnFlagUntilTimeout.constprop.3>
 80460c8:	b998      	cbnz	r0, 80460f2 <HAL_UART_Transmit+0x86>
    huart->gState = HAL_UART_STATE_READY;
 80460ca:	2320      	movs	r3, #32
 80460cc:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    return HAL_OK;
 80460d0:	e010      	b.n	80460f4 <HAL_UART_Transmit+0x88>
      huart->TxXferCount--;
 80460d2:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 80460d4:	3b01      	subs	r3, #1
 80460d6:	b29b      	uxth	r3, r3
 80460d8:	84e3      	strh	r3, [r4, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80460da:	68a3      	ldr	r3, [r4, #8]
 80460dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80460e0:	4632      	mov	r2, r6
 80460e2:	463b      	mov	r3, r7
 80460e4:	f04f 0180 	mov.w	r1, #128	; 0x80
 80460e8:	4620      	mov	r0, r4
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80460ea:	d10e      	bne.n	804610a <HAL_UART_Transmit+0x9e>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80460ec:	f7ff ff50 	bl	8045f90 <UART_WaitOnFlagUntilTimeout.constprop.3>
 80460f0:	b110      	cbz	r0, 80460f8 <HAL_UART_Transmit+0x8c>
          return HAL_TIMEOUT;
 80460f2:	2003      	movs	r0, #3
}
 80460f4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80460f8:	882b      	ldrh	r3, [r5, #0]
 80460fa:	6822      	ldr	r2, [r4, #0]
 80460fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8046100:	6053      	str	r3, [r2, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8046102:	6923      	ldr	r3, [r4, #16]
 8046104:	b943      	cbnz	r3, 8046118 <HAL_UART_Transmit+0xac>
          pData += 2U;
 8046106:	3502      	adds	r5, #2
 8046108:	e7d5      	b.n	80460b6 <HAL_UART_Transmit+0x4a>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 804610a:	f7ff ff41 	bl	8045f90 <UART_WaitOnFlagUntilTimeout.constprop.3>
 804610e:	2800      	cmp	r0, #0
 8046110:	d1ef      	bne.n	80460f2 <HAL_UART_Transmit+0x86>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8046112:	6823      	ldr	r3, [r4, #0]
 8046114:	782a      	ldrb	r2, [r5, #0]
 8046116:	605a      	str	r2, [r3, #4]
 8046118:	3501      	adds	r5, #1
 804611a:	e7cc      	b.n	80460b6 <HAL_UART_Transmit+0x4a>
      return  HAL_ERROR;
 804611c:	2001      	movs	r0, #1
 804611e:	e7e9      	b.n	80460f4 <HAL_UART_Transmit+0x88>
    return HAL_BUSY;
 8046120:	2002      	movs	r0, #2
 8046122:	e7e7      	b.n	80460f4 <HAL_UART_Transmit+0x88>

08046124 <HAL_UART_Receive>:
{
 8046124:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8046128:	461f      	mov	r7, r3
  if (huart->RxState == HAL_UART_STATE_READY)
 804612a:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 804612e:	2b20      	cmp	r3, #32
{
 8046130:	4604      	mov	r4, r0
 8046132:	460d      	mov	r5, r1
 8046134:	4690      	mov	r8, r2
  if (huart->RxState == HAL_UART_STATE_READY)
 8046136:	d155      	bne.n	80461e4 <HAL_UART_Receive+0xc0>
    if ((pData == NULL) || (Size == 0U))
 8046138:	2900      	cmp	r1, #0
 804613a:	d051      	beq.n	80461e0 <HAL_UART_Receive+0xbc>
 804613c:	2a00      	cmp	r2, #0
 804613e:	d04f      	beq.n	80461e0 <HAL_UART_Receive+0xbc>
    __HAL_LOCK(huart);
 8046140:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8046144:	2b01      	cmp	r3, #1
 8046146:	d04d      	beq.n	80461e4 <HAL_UART_Receive+0xc0>
 8046148:	2301      	movs	r3, #1
 804614a:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 804614e:	f04f 0900 	mov.w	r9, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8046152:	2322      	movs	r3, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8046154:	f8c0 903c 	str.w	r9, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8046158:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
    tickstart = HAL_GetTick();
 804615c:	f7fc ffca 	bl	80430f4 <HAL_GetTick>
    huart->RxXferSize = Size;
 8046160:	f8a4 802c 	strh.w	r8, [r4, #44]	; 0x2c
    tickstart = HAL_GetTick();
 8046164:	4606      	mov	r6, r0
    huart->RxXferCount = Size;
 8046166:	f8a4 802e 	strh.w	r8, [r4, #46]	; 0x2e
    __HAL_UNLOCK(huart);
 804616a:	f884 9038 	strb.w	r9, [r4, #56]	; 0x38
    while (huart->RxXferCount > 0U)
 804616e:	8de0      	ldrh	r0, [r4, #46]	; 0x2e
 8046170:	b280      	uxth	r0, r0
 8046172:	b918      	cbnz	r0, 804617c <HAL_UART_Receive+0x58>
    huart->RxState = HAL_UART_STATE_READY;
 8046174:	2320      	movs	r3, #32
 8046176:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
    return HAL_OK;
 804617a:	e010      	b.n	804619e <HAL_UART_Receive+0x7a>
      huart->RxXferCount--;
 804617c:	8de3      	ldrh	r3, [r4, #46]	; 0x2e
 804617e:	3b01      	subs	r3, #1
 8046180:	b29b      	uxth	r3, r3
 8046182:	85e3      	strh	r3, [r4, #46]	; 0x2e
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8046184:	68a3      	ldr	r3, [r4, #8]
 8046186:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 804618a:	4632      	mov	r2, r6
 804618c:	463b      	mov	r3, r7
 804618e:	f04f 0120 	mov.w	r1, #32
 8046192:	4620      	mov	r0, r4
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8046194:	d116      	bne.n	80461c4 <HAL_UART_Receive+0xa0>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8046196:	f7ff fefb 	bl	8045f90 <UART_WaitOnFlagUntilTimeout.constprop.3>
 804619a:	b110      	cbz	r0, 80461a2 <HAL_UART_Receive+0x7e>
          return HAL_TIMEOUT;
 804619c:	2003      	movs	r0, #3
}
 804619e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if (huart->Init.Parity == UART_PARITY_NONE)
 80461a2:	6922      	ldr	r2, [r4, #16]
 80461a4:	6823      	ldr	r3, [r4, #0]
 80461a6:	b93a      	cbnz	r2, 80461b8 <HAL_UART_Receive+0x94>
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80461a8:	685a      	ldr	r2, [r3, #4]
 80461aa:	462b      	mov	r3, r5
 80461ac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80461b0:	f823 2b02 	strh.w	r2, [r3], #2
{
 80461b4:	461d      	mov	r5, r3
 80461b6:	e7da      	b.n	804616e <HAL_UART_Receive+0x4a>
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80461b8:	685a      	ldr	r2, [r3, #4]
 80461ba:	462b      	mov	r3, r5
 80461bc:	b2d2      	uxtb	r2, r2
 80461be:	f823 2b01 	strh.w	r2, [r3], #1
 80461c2:	e7f7      	b.n	80461b4 <HAL_UART_Receive+0x90>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80461c4:	f7ff fee4 	bl	8045f90 <UART_WaitOnFlagUntilTimeout.constprop.3>
 80461c8:	2800      	cmp	r0, #0
 80461ca:	d1e7      	bne.n	804619c <HAL_UART_Receive+0x78>
 80461cc:	6822      	ldr	r2, [r4, #0]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80461ce:	6921      	ldr	r1, [r4, #16]
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80461d0:	6852      	ldr	r2, [r2, #4]
 80461d2:	1c6b      	adds	r3, r5, #1
        if (huart->Init.Parity == UART_PARITY_NONE)
 80461d4:	b909      	cbnz	r1, 80461da <HAL_UART_Receive+0xb6>
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80461d6:	702a      	strb	r2, [r5, #0]
 80461d8:	e7ec      	b.n	80461b4 <HAL_UART_Receive+0x90>
 80461da:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80461de:	e7fa      	b.n	80461d6 <HAL_UART_Receive+0xb2>
      return  HAL_ERROR;
 80461e0:	2001      	movs	r0, #1
 80461e2:	e7dc      	b.n	804619e <HAL_UART_Receive+0x7a>
    return HAL_BUSY;
 80461e4:	2002      	movs	r0, #2
 80461e6:	e7da      	b.n	804619e <HAL_UART_Receive+0x7a>

080461e8 <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 80461e8:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 80461ec:	2b20      	cmp	r3, #32
 80461ee:	d120      	bne.n	8046232 <HAL_UART_Receive_IT+0x4a>
    if ((pData == NULL) || (Size == 0U))
 80461f0:	b1e9      	cbz	r1, 804622e <HAL_UART_Receive_IT+0x46>
 80461f2:	b1e2      	cbz	r2, 804622e <HAL_UART_Receive_IT+0x46>
    __HAL_LOCK(huart);
 80461f4:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80461f8:	2b01      	cmp	r3, #1
 80461fa:	d01a      	beq.n	8046232 <HAL_UART_Receive_IT+0x4a>
    huart->RxXferCount = Size;
 80461fc:	85c2      	strh	r2, [r0, #46]	; 0x2e
    huart->RxXferSize = Size;
 80461fe:	8582      	strh	r2, [r0, #44]	; 0x2c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8046200:	2300      	movs	r3, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8046202:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8046204:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8046206:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 804620a:	6802      	ldr	r2, [r0, #0]
    huart->pRxBuffPtr = pData;
 804620c:	6281      	str	r1, [r0, #40]	; 0x28
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 804620e:	68d1      	ldr	r1, [r2, #12]
    __HAL_UNLOCK(huart);
 8046210:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8046214:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8046218:	60d1      	str	r1, [r2, #12]
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 804621a:	6951      	ldr	r1, [r2, #20]
 804621c:	f041 0101 	orr.w	r1, r1, #1
 8046220:	6151      	str	r1, [r2, #20]
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8046222:	68d1      	ldr	r1, [r2, #12]
 8046224:	f041 0120 	orr.w	r1, r1, #32
 8046228:	60d1      	str	r1, [r2, #12]
    return HAL_OK;
 804622a:	4618      	mov	r0, r3
 804622c:	4770      	bx	lr
      return HAL_ERROR;
 804622e:	2001      	movs	r0, #1
 8046230:	4770      	bx	lr
    return HAL_BUSY;
 8046232:	2002      	movs	r0, #2
}
 8046234:	4770      	bx	lr
	...

08046238 <HAL_UART_Transmit_DMA>:
{
 8046238:	b538      	push	{r3, r4, r5, lr}
 804623a:	4604      	mov	r4, r0
 804623c:	4613      	mov	r3, r2
  if (huart->gState == HAL_UART_STATE_READY)
 804623e:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8046242:	2a20      	cmp	r2, #32
 8046244:	d12a      	bne.n	804629c <HAL_UART_Transmit_DMA+0x64>
    if ((pData == NULL) || (Size == 0U))
 8046246:	b339      	cbz	r1, 8046298 <HAL_UART_Transmit_DMA+0x60>
 8046248:	b333      	cbz	r3, 8046298 <HAL_UART_Transmit_DMA+0x60>
    __HAL_LOCK(huart);
 804624a:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 804624e:	2a01      	cmp	r2, #1
 8046250:	d024      	beq.n	804629c <HAL_UART_Transmit_DMA+0x64>
 8046252:	2201      	movs	r2, #1
 8046254:	f884 2038 	strb.w	r2, [r4, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8046258:	2500      	movs	r5, #0
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 804625a:	6b20      	ldr	r0, [r4, #48]	; 0x30
    huart->TxXferCount = Size;
 804625c:	84e3      	strh	r3, [r4, #38]	; 0x26
    huart->gState = HAL_UART_STATE_BUSY_TX;
 804625e:	2221      	movs	r2, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8046260:	63e5      	str	r5, [r4, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8046262:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8046266:	4a0e      	ldr	r2, [pc, #56]	; (80462a0 <HAL_UART_Transmit_DMA+0x68>)
    huart->TxXferSize = Size;
 8046268:	84a3      	strh	r3, [r4, #36]	; 0x24
    huart->pTxBuffPtr = pData;
 804626a:	6221      	str	r1, [r4, #32]
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 804626c:	63c2      	str	r2, [r0, #60]	; 0x3c
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 804626e:	4a0d      	ldr	r2, [pc, #52]	; (80462a4 <HAL_UART_Transmit_DMA+0x6c>)
 8046270:	6402      	str	r2, [r0, #64]	; 0x40
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8046272:	4a0d      	ldr	r2, [pc, #52]	; (80462a8 <HAL_UART_Transmit_DMA+0x70>)
    huart->hdmatx->XferAbortCallback = NULL;
 8046274:	e9c0 2513 	strd	r2, r5, [r0, #76]	; 0x4c
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8046278:	6822      	ldr	r2, [r4, #0]
 804627a:	3204      	adds	r2, #4
 804627c:	f7fd fa88 	bl	8043790 <HAL_DMA_Start_IT>
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8046280:	6823      	ldr	r3, [r4, #0]
 8046282:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8046286:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8046288:	695a      	ldr	r2, [r3, #20]
    __HAL_UNLOCK(huart);
 804628a:	f884 5038 	strb.w	r5, [r4, #56]	; 0x38
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 804628e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8046292:	615a      	str	r2, [r3, #20]
    return HAL_OK;
 8046294:	4628      	mov	r0, r5
}
 8046296:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 8046298:	2001      	movs	r0, #1
 804629a:	e7fc      	b.n	8046296 <HAL_UART_Transmit_DMA+0x5e>
    return HAL_BUSY;
 804629c:	2002      	movs	r0, #2
 804629e:	e7fa      	b.n	8046296 <HAL_UART_Transmit_DMA+0x5e>
 80462a0:	080462ad 	.word	0x080462ad
 80462a4:	080462db 	.word	0x080462db
 80462a8:	0804635f 	.word	0x0804635f

080462ac <UART_DMATransmitCplt>:
{
 80462ac:	b508      	push	{r3, lr}
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80462ae:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80462b0:	6b82      	ldr	r2, [r0, #56]	; 0x38
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80462b2:	681b      	ldr	r3, [r3, #0]
 80462b4:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 80462b8:	d10a      	bne.n	80462d0 <UART_DMATransmitCplt+0x24>
    huart->TxXferCount = 0x00U;
 80462ba:	84d3      	strh	r3, [r2, #38]	; 0x26
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80462bc:	6813      	ldr	r3, [r2, #0]
 80462be:	695a      	ldr	r2, [r3, #20]
 80462c0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80462c4:	615a      	str	r2, [r3, #20]
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80462c6:	68da      	ldr	r2, [r3, #12]
 80462c8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80462cc:	60da      	str	r2, [r3, #12]
}
 80462ce:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 80462d0:	4610      	mov	r0, r2
 80462d2:	f009 fbdf 	bl	804fa94 <HAL_UART_TxCpltCallback>
}
 80462d6:	e7fa      	b.n	80462ce <UART_DMATransmitCplt+0x22>

080462d8 <HAL_UART_TxHalfCpltCallback>:
 80462d8:	4770      	bx	lr

080462da <UART_DMATxHalfCplt>:
{
 80462da:	b508      	push	{r3, lr}
  HAL_UART_TxHalfCpltCallback(huart);
 80462dc:	6b80      	ldr	r0, [r0, #56]	; 0x38
 80462de:	f7ff fffb 	bl	80462d8 <HAL_UART_TxHalfCpltCallback>
}
 80462e2:	bd08      	pop	{r3, pc}

080462e4 <HAL_UART_RxCpltCallback>:
 80462e4:	4770      	bx	lr

080462e6 <UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80462e6:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 80462ea:	2b22      	cmp	r3, #34	; 0x22
{
 80462ec:	b510      	push	{r4, lr}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80462ee:	d133      	bne.n	8046358 <UART_Receive_IT+0x72>
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80462f0:	6881      	ldr	r1, [r0, #8]
 80462f2:	6904      	ldr	r4, [r0, #16]
 80462f4:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80462f6:	6802      	ldr	r2, [r0, #0]
 80462f8:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 80462fc:	d123      	bne.n	8046346 <UART_Receive_IT+0x60>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80462fe:	6852      	ldr	r2, [r2, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8046300:	b9ec      	cbnz	r4, 804633e <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8046302:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8046306:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 804630a:	6283      	str	r3, [r0, #40]	; 0x28
    if (--huart->RxXferCount == 0U)
 804630c:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 804630e:	3c01      	subs	r4, #1
 8046310:	b2a4      	uxth	r4, r4
 8046312:	85c4      	strh	r4, [r0, #46]	; 0x2e
 8046314:	b98c      	cbnz	r4, 804633a <UART_Receive_IT+0x54>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8046316:	6803      	ldr	r3, [r0, #0]
 8046318:	68da      	ldr	r2, [r3, #12]
 804631a:	f022 0220 	bic.w	r2, r2, #32
 804631e:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8046320:	68da      	ldr	r2, [r3, #12]
 8046322:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8046326:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8046328:	695a      	ldr	r2, [r3, #20]
 804632a:	f022 0201 	bic.w	r2, r2, #1
 804632e:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8046330:	2320      	movs	r3, #32
 8046332:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 8046336:	f7ff ffd5 	bl	80462e4 <HAL_UART_RxCpltCallback>
    if (--huart->RxXferCount == 0U)
 804633a:	2000      	movs	r0, #0
 804633c:	e00d      	b.n	804635a <UART_Receive_IT+0x74>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 804633e:	b2d2      	uxtb	r2, r2
 8046340:	f823 2b01 	strh.w	r2, [r3], #1
 8046344:	e7e1      	b.n	804630a <UART_Receive_IT+0x24>
 8046346:	1c59      	adds	r1, r3, #1
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8046348:	6852      	ldr	r2, [r2, #4]
 804634a:	6281      	str	r1, [r0, #40]	; 0x28
      if (huart->Init.Parity == UART_PARITY_NONE)
 804634c:	b90c      	cbnz	r4, 8046352 <UART_Receive_IT+0x6c>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 804634e:	701a      	strb	r2, [r3, #0]
 8046350:	e7dc      	b.n	804630c <UART_Receive_IT+0x26>
 8046352:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8046356:	e7fa      	b.n	804634e <UART_Receive_IT+0x68>
    return HAL_BUSY;
 8046358:	2002      	movs	r0, #2
}
 804635a:	bd10      	pop	{r4, pc}

0804635c <HAL_UART_ErrorCallback>:
 804635c:	4770      	bx	lr

0804635e <UART_DMAError>:
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 804635e:	6b81      	ldr	r1, [r0, #56]	; 0x38
{
 8046360:	b508      	push	{r3, lr}
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8046362:	680b      	ldr	r3, [r1, #0]
 8046364:	695a      	ldr	r2, [r3, #20]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8046366:	f891 0039 	ldrb.w	r0, [r1, #57]	; 0x39
 804636a:	2821      	cmp	r0, #33	; 0x21
 804636c:	d10a      	bne.n	8046384 <UART_DMAError+0x26>
 804636e:	0612      	lsls	r2, r2, #24
 8046370:	d508      	bpl.n	8046384 <UART_DMAError+0x26>
    huart->TxXferCount = 0x00U;
 8046372:	2200      	movs	r2, #0
 8046374:	84ca      	strh	r2, [r1, #38]	; 0x26
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8046376:	68da      	ldr	r2, [r3, #12]
 8046378:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 804637c:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 804637e:	2220      	movs	r2, #32
 8046380:	f881 2039 	strb.w	r2, [r1, #57]	; 0x39
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8046384:	695b      	ldr	r3, [r3, #20]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8046386:	f891 203a 	ldrb.w	r2, [r1, #58]	; 0x3a
 804638a:	2a22      	cmp	r2, #34	; 0x22
 804638c:	d106      	bne.n	804639c <UART_DMAError+0x3e>
 804638e:	065b      	lsls	r3, r3, #25
 8046390:	d504      	bpl.n	804639c <UART_DMAError+0x3e>
    huart->RxXferCount = 0x00U;
 8046392:	2300      	movs	r3, #0
 8046394:	85cb      	strh	r3, [r1, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8046396:	4608      	mov	r0, r1
 8046398:	f7ff fd7c 	bl	8045e94 <UART_EndRxTransfer>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 804639c:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 804639e:	f043 0310 	orr.w	r3, r3, #16
 80463a2:	63cb      	str	r3, [r1, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 80463a4:	4608      	mov	r0, r1
 80463a6:	f7ff ffd9 	bl	804635c <HAL_UART_ErrorCallback>
}
 80463aa:	bd08      	pop	{r3, pc}

080463ac <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80463ac:	6803      	ldr	r3, [r0, #0]
 80463ae:	681a      	ldr	r2, [r3, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80463b0:	68d9      	ldr	r1, [r3, #12]
{
 80463b2:	b570      	push	{r4, r5, r6, lr}
  if (errorflags == RESET)
 80463b4:	0716      	lsls	r6, r2, #28
{
 80463b6:	4604      	mov	r4, r0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80463b8:	695d      	ldr	r5, [r3, #20]
  if (errorflags == RESET)
 80463ba:	d107      	bne.n	80463cc <HAL_UART_IRQHandler+0x20>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80463bc:	0696      	lsls	r6, r2, #26
 80463be:	d55a      	bpl.n	8046476 <HAL_UART_IRQHandler+0xca>
 80463c0:	068d      	lsls	r5, r1, #26
 80463c2:	d558      	bpl.n	8046476 <HAL_UART_IRQHandler+0xca>
}
 80463c4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 80463c8:	f7ff bf8d 	b.w	80462e6 <UART_Receive_IT>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80463cc:	f015 0501 	ands.w	r5, r5, #1
 80463d0:	d102      	bne.n	80463d8 <HAL_UART_IRQHandler+0x2c>
 80463d2:	f411 7f90 	tst.w	r1, #288	; 0x120
 80463d6:	d04e      	beq.n	8046476 <HAL_UART_IRQHandler+0xca>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80463d8:	07d0      	lsls	r0, r2, #31
 80463da:	d505      	bpl.n	80463e8 <HAL_UART_IRQHandler+0x3c>
 80463dc:	05cb      	lsls	r3, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80463de:	bf42      	ittt	mi
 80463e0:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 80463e2:	f043 0301 	orrmi.w	r3, r3, #1
 80463e6:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80463e8:	0756      	lsls	r6, r2, #29
 80463ea:	d504      	bpl.n	80463f6 <HAL_UART_IRQHandler+0x4a>
 80463ec:	b11d      	cbz	r5, 80463f6 <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80463ee:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80463f0:	f043 0302 	orr.w	r3, r3, #2
 80463f4:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80463f6:	0790      	lsls	r0, r2, #30
 80463f8:	d504      	bpl.n	8046404 <HAL_UART_IRQHandler+0x58>
 80463fa:	b11d      	cbz	r5, 8046404 <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80463fc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80463fe:	f043 0304 	orr.w	r3, r3, #4
 8046402:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8046404:	0713      	lsls	r3, r2, #28
 8046406:	d506      	bpl.n	8046416 <HAL_UART_IRQHandler+0x6a>
 8046408:	068e      	lsls	r6, r1, #26
 804640a:	d400      	bmi.n	804640e <HAL_UART_IRQHandler+0x62>
 804640c:	b11d      	cbz	r5, 8046416 <HAL_UART_IRQHandler+0x6a>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 804640e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8046410:	f043 0308 	orr.w	r3, r3, #8
 8046414:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8046416:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8046418:	b343      	cbz	r3, 804646c <HAL_UART_IRQHandler+0xc0>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 804641a:	0695      	lsls	r5, r2, #26
 804641c:	d504      	bpl.n	8046428 <HAL_UART_IRQHandler+0x7c>
 804641e:	0688      	lsls	r0, r1, #26
 8046420:	d502      	bpl.n	8046428 <HAL_UART_IRQHandler+0x7c>
        UART_Receive_IT(huart);
 8046422:	4620      	mov	r0, r4
 8046424:	f7ff ff5f 	bl	80462e6 <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8046428:	6823      	ldr	r3, [r4, #0]
 804642a:	695d      	ldr	r5, [r3, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 804642c:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 804642e:	0711      	lsls	r1, r2, #28
        UART_EndRxTransfer(huart);
 8046430:	4620      	mov	r0, r4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8046432:	d402      	bmi.n	804643a <HAL_UART_IRQHandler+0x8e>
 8046434:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8046438:	d019      	beq.n	804646e <HAL_UART_IRQHandler+0xc2>
        UART_EndRxTransfer(huart);
 804643a:	f7ff fd2b 	bl	8045e94 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 804643e:	6823      	ldr	r3, [r4, #0]
 8046440:	695a      	ldr	r2, [r3, #20]
 8046442:	0652      	lsls	r2, r2, #25
 8046444:	d50f      	bpl.n	8046466 <HAL_UART_IRQHandler+0xba>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8046446:	695a      	ldr	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 8046448:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 804644a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 804644e:	615a      	str	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 8046450:	b148      	cbz	r0, 8046466 <HAL_UART_IRQHandler+0xba>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8046452:	4b26      	ldr	r3, [pc, #152]	; (80464ec <HAL_UART_IRQHandler+0x140>)
 8046454:	6503      	str	r3, [r0, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8046456:	f7fd f9d5 	bl	8043804 <HAL_DMA_Abort_IT>
 804645a:	b138      	cbz	r0, 804646c <HAL_UART_IRQHandler+0xc0>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 804645c:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 804645e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8046462:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8046464:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8046466:	4620      	mov	r0, r4
 8046468:	f7ff ff78 	bl	804635c <HAL_UART_ErrorCallback>
}
 804646c:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 804646e:	f7ff ff75 	bl	804635c <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8046472:	63e5      	str	r5, [r4, #60]	; 0x3c
 8046474:	e7fa      	b.n	804646c <HAL_UART_IRQHandler+0xc0>
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8046476:	0616      	lsls	r6, r2, #24
 8046478:	d528      	bpl.n	80464cc <HAL_UART_IRQHandler+0x120>
 804647a:	060d      	lsls	r5, r1, #24
 804647c:	d526      	bpl.n	80464cc <HAL_UART_IRQHandler+0x120>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 804647e:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8046482:	2a21      	cmp	r2, #33	; 0x21
 8046484:	d1f2      	bne.n	804646c <HAL_UART_IRQHandler+0xc0>
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8046486:	68a1      	ldr	r1, [r4, #8]
 8046488:	6a22      	ldr	r2, [r4, #32]
 804648a:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 804648e:	d118      	bne.n	80464c2 <HAL_UART_IRQHandler+0x116>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8046490:	8811      	ldrh	r1, [r2, #0]
 8046492:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8046496:	6059      	str	r1, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8046498:	6921      	ldr	r1, [r4, #16]
 804649a:	b981      	cbnz	r1, 80464be <HAL_UART_IRQHandler+0x112>
        huart->pTxBuffPtr += 2U;
 804649c:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 804649e:	6222      	str	r2, [r4, #32]
    if (--huart->TxXferCount == 0U)
 80464a0:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 80464a2:	3a01      	subs	r2, #1
 80464a4:	b292      	uxth	r2, r2
 80464a6:	84e2      	strh	r2, [r4, #38]	; 0x26
 80464a8:	2a00      	cmp	r2, #0
 80464aa:	d1df      	bne.n	804646c <HAL_UART_IRQHandler+0xc0>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80464ac:	68da      	ldr	r2, [r3, #12]
 80464ae:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80464b2:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80464b4:	68da      	ldr	r2, [r3, #12]
 80464b6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80464ba:	60da      	str	r2, [r3, #12]
 80464bc:	e7d6      	b.n	804646c <HAL_UART_IRQHandler+0xc0>
        huart->pTxBuffPtr += 1U;
 80464be:	3201      	adds	r2, #1
 80464c0:	e7ed      	b.n	804649e <HAL_UART_IRQHandler+0xf2>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80464c2:	1c51      	adds	r1, r2, #1
 80464c4:	6221      	str	r1, [r4, #32]
 80464c6:	7812      	ldrb	r2, [r2, #0]
 80464c8:	605a      	str	r2, [r3, #4]
 80464ca:	e7e9      	b.n	80464a0 <HAL_UART_IRQHandler+0xf4>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80464cc:	0650      	lsls	r0, r2, #25
 80464ce:	d5cd      	bpl.n	804646c <HAL_UART_IRQHandler+0xc0>
 80464d0:	064a      	lsls	r2, r1, #25
 80464d2:	d5cb      	bpl.n	804646c <HAL_UART_IRQHandler+0xc0>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80464d4:	68da      	ldr	r2, [r3, #12]
 80464d6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80464da:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 80464dc:	2320      	movs	r3, #32
 80464de:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 80464e2:	4620      	mov	r0, r4
 80464e4:	f009 fad6 	bl	804fa94 <HAL_UART_TxCpltCallback>
 80464e8:	e7c0      	b.n	804646c <HAL_UART_IRQHandler+0xc0>
 80464ea:	bf00      	nop
 80464ec:	080464f1 	.word	0x080464f1

080464f0 <UART_DMAAbortOnError>:
{
 80464f0:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80464f2:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0x00U;
 80464f4:	2300      	movs	r3, #0
 80464f6:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80464f8:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 80464fa:	f7ff ff2f 	bl	804635c <HAL_UART_ErrorCallback>
}
 80464fe:	bd08      	pop	{r3, pc}

08046500 <HAL_UART_AbortCpltCallback>:
 8046500:	4770      	bx	lr
	...

08046504 <HAL_UART_Abort_IT>:
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 8046504:	6803      	ldr	r3, [r0, #0]
 8046506:	68da      	ldr	r2, [r3, #12]
 8046508:	f422 72f0 	bic.w	r2, r2, #480	; 0x1e0
{
 804650c:	b510      	push	{r4, lr}
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 804650e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8046510:	695a      	ldr	r2, [r3, #20]
{
 8046512:	4604      	mov	r4, r0
  if (huart->hdmatx != NULL)
 8046514:	6b00      	ldr	r0, [r0, #48]	; 0x30
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8046516:	f022 0201 	bic.w	r2, r2, #1
 804651a:	615a      	str	r2, [r3, #20]
  if (huart->hdmatx != NULL)
 804651c:	b128      	cbz	r0, 804652a <HAL_UART_Abort_IT+0x26>
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 804651e:	695a      	ldr	r2, [r3, #20]
 8046520:	f012 0280 	ands.w	r2, r2, #128	; 0x80
      huart->hdmatx->XferAbortCallback = UART_DMATxAbortCallback;
 8046524:	bf18      	it	ne
 8046526:	4a1f      	ldrne	r2, [pc, #124]	; (80465a4 <HAL_UART_Abort_IT+0xa0>)
      huart->hdmatx->XferAbortCallback = NULL;
 8046528:	6502      	str	r2, [r0, #80]	; 0x50
  if (huart->hdmarx != NULL)
 804652a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 804652c:	b129      	cbz	r1, 804653a <HAL_UART_Abort_IT+0x36>
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 804652e:	695a      	ldr	r2, [r3, #20]
 8046530:	f012 0240 	ands.w	r2, r2, #64	; 0x40
      huart->hdmarx->XferAbortCallback = UART_DMARxAbortCallback;
 8046534:	bf18      	it	ne
 8046536:	4a1c      	ldrne	r2, [pc, #112]	; (80465a8 <HAL_UART_Abort_IT+0xa4>)
      huart->hdmarx->XferAbortCallback = NULL;
 8046538:	650a      	str	r2, [r1, #80]	; 0x50
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 804653a:	695a      	ldr	r2, [r3, #20]
 804653c:	0612      	lsls	r2, r2, #24
 804653e:	d41d      	bmi.n	804657c <HAL_UART_Abort_IT+0x78>
  uint32_t AbortCplt = 0x01U;
 8046540:	2301      	movs	r3, #1
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8046542:	6822      	ldr	r2, [r4, #0]
 8046544:	6951      	ldr	r1, [r2, #20]
 8046546:	0649      	lsls	r1, r1, #25
 8046548:	d527      	bpl.n	804659a <HAL_UART_Abort_IT+0x96>
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 804654a:	6951      	ldr	r1, [r2, #20]
    if (huart->hdmarx != NULL)
 804654c:	6b60      	ldr	r0, [r4, #52]	; 0x34
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 804654e:	f021 0140 	bic.w	r1, r1, #64	; 0x40
 8046552:	6151      	str	r1, [r2, #20]
    if (huart->hdmarx != NULL)
 8046554:	b308      	cbz	r0, 804659a <HAL_UART_Abort_IT+0x96>
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8046556:	f7fd f955 	bl	8043804 <HAL_DMA_Abort_IT>
 804655a:	b300      	cbz	r0, 804659e <HAL_UART_Abort_IT+0x9a>
        huart->hdmarx->XferAbortCallback = NULL;
 804655c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 804655e:	2200      	movs	r2, #0
 8046560:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferCount = 0x00U;
 8046562:	2300      	movs	r3, #0
 8046564:	84e3      	strh	r3, [r4, #38]	; 0x26
    huart->RxXferCount = 0x00U;
 8046566:	85e3      	strh	r3, [r4, #46]	; 0x2e
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8046568:	63e3      	str	r3, [r4, #60]	; 0x3c
    huart->gState  = HAL_UART_STATE_READY;
 804656a:	2320      	movs	r3, #32
 804656c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    HAL_UART_AbortCpltCallback(huart);
 8046570:	4620      	mov	r0, r4
    huart->RxState = HAL_UART_STATE_READY;
 8046572:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
    HAL_UART_AbortCpltCallback(huart);
 8046576:	f7ff ffc3 	bl	8046500 <HAL_UART_AbortCpltCallback>
 804657a:	e010      	b.n	804659e <HAL_UART_Abort_IT+0x9a>
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 804657c:	695a      	ldr	r2, [r3, #20]
 804657e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8046582:	615a      	str	r2, [r3, #20]
    if (huart->hdmatx != NULL)
 8046584:	2800      	cmp	r0, #0
 8046586:	d0db      	beq.n	8046540 <HAL_UART_Abort_IT+0x3c>
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 8046588:	f7fd f93c 	bl	8043804 <HAL_DMA_Abort_IT>
 804658c:	b118      	cbz	r0, 8046596 <HAL_UART_Abort_IT+0x92>
        huart->hdmatx->XferAbortCallback = NULL;
 804658e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8046590:	2200      	movs	r2, #0
 8046592:	651a      	str	r2, [r3, #80]	; 0x50
 8046594:	e7d4      	b.n	8046540 <HAL_UART_Abort_IT+0x3c>
        AbortCplt = 0x00U;
 8046596:	4603      	mov	r3, r0
 8046598:	e7d3      	b.n	8046542 <HAL_UART_Abort_IT+0x3e>
  if (AbortCplt == 0x01U)
 804659a:	2b00      	cmp	r3, #0
 804659c:	d1e1      	bne.n	8046562 <HAL_UART_Abort_IT+0x5e>
}
 804659e:	2000      	movs	r0, #0
 80465a0:	bd10      	pop	{r4, pc}
 80465a2:	bf00      	nop
 80465a4:	080465d5 	.word	0x080465d5
 80465a8:	080465ad 	.word	0x080465ad

080465ac <UART_DMARxAbortCallback>:
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80465ac:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->hdmarx->XferAbortCallback = NULL;
 80465ae:	6b42      	ldr	r2, [r0, #52]	; 0x34
{
 80465b0:	b508      	push	{r3, lr}
  huart->hdmarx->XferAbortCallback = NULL;
 80465b2:	2300      	movs	r3, #0
 80465b4:	6513      	str	r3, [r2, #80]	; 0x50
  if (huart->hdmatx != NULL)
 80465b6:	6b02      	ldr	r2, [r0, #48]	; 0x30
 80465b8:	b10a      	cbz	r2, 80465be <UART_DMARxAbortCallback+0x12>
    if (huart->hdmatx->XferAbortCallback != NULL)
 80465ba:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80465bc:	b94a      	cbnz	r2, 80465d2 <UART_DMARxAbortCallback+0x26>
  huart->TxXferCount = 0x00U;
 80465be:	84c3      	strh	r3, [r0, #38]	; 0x26
  huart->RxXferCount = 0x00U;
 80465c0:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80465c2:	63c3      	str	r3, [r0, #60]	; 0x3c
  huart->gState  = HAL_UART_STATE_READY;
 80465c4:	2320      	movs	r3, #32
 80465c6:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80465ca:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
  HAL_UART_AbortCpltCallback(huart);
 80465ce:	f7ff ff97 	bl	8046500 <HAL_UART_AbortCpltCallback>
}
 80465d2:	bd08      	pop	{r3, pc}

080465d4 <UART_DMATxAbortCallback>:
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80465d4:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->hdmatx->XferAbortCallback = NULL;
 80465d6:	6b02      	ldr	r2, [r0, #48]	; 0x30
{
 80465d8:	b508      	push	{r3, lr}
  huart->hdmatx->XferAbortCallback = NULL;
 80465da:	2300      	movs	r3, #0
 80465dc:	6513      	str	r3, [r2, #80]	; 0x50
  if (huart->hdmarx != NULL)
 80465de:	6b42      	ldr	r2, [r0, #52]	; 0x34
 80465e0:	b10a      	cbz	r2, 80465e6 <UART_DMATxAbortCallback+0x12>
    if (huart->hdmarx->XferAbortCallback != NULL)
 80465e2:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80465e4:	b94a      	cbnz	r2, 80465fa <UART_DMATxAbortCallback+0x26>
  huart->TxXferCount = 0x00U;
 80465e6:	84c3      	strh	r3, [r0, #38]	; 0x26
  huart->RxXferCount = 0x00U;
 80465e8:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80465ea:	63c3      	str	r3, [r0, #60]	; 0x3c
  huart->gState  = HAL_UART_STATE_READY;
 80465ec:	2320      	movs	r3, #32
 80465ee:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80465f2:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
  HAL_UART_AbortCpltCallback(huart);
 80465f6:	f7ff ff83 	bl	8046500 <HAL_UART_AbortCpltCallback>
}
 80465fa:	bd08      	pop	{r3, pc}

080465fc <HAL_UART_AbortReceiveCpltCallback>:
 80465fc:	4770      	bx	lr
	...

08046600 <HAL_UART_AbortReceive_IT>:
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8046600:	6803      	ldr	r3, [r0, #0]
 8046602:	68da      	ldr	r2, [r3, #12]
 8046604:	f422 7290 	bic.w	r2, r2, #288	; 0x120
{
 8046608:	b510      	push	{r4, lr}
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 804660a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 804660c:	695a      	ldr	r2, [r3, #20]
 804660e:	f022 0201 	bic.w	r2, r2, #1
 8046612:	615a      	str	r2, [r3, #20]
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8046614:	695a      	ldr	r2, [r3, #20]
 8046616:	f012 0240 	ands.w	r2, r2, #64	; 0x40
{
 804661a:	4604      	mov	r4, r0
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 804661c:	d017      	beq.n	804664e <HAL_UART_AbortReceive_IT+0x4e>
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 804661e:	695a      	ldr	r2, [r3, #20]
 8046620:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8046624:	615a      	str	r2, [r3, #20]
    if (huart->hdmarx != NULL)
 8046626:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8046628:	b153      	cbz	r3, 8046640 <HAL_UART_AbortReceive_IT+0x40>
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 804662a:	4a0a      	ldr	r2, [pc, #40]	; (8046654 <HAL_UART_AbortReceive_IT+0x54>)
 804662c:	651a      	str	r2, [r3, #80]	; 0x50
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 804662e:	4618      	mov	r0, r3
 8046630:	f7fd f8e8 	bl	8043804 <HAL_DMA_Abort_IT>
 8046634:	b110      	cbz	r0, 804663c <HAL_UART_AbortReceive_IT+0x3c>
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8046636:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8046638:	6d03      	ldr	r3, [r0, #80]	; 0x50
 804663a:	4798      	blx	r3
}
 804663c:	2000      	movs	r0, #0
 804663e:	bd10      	pop	{r4, pc}
      huart->RxXferCount = 0x00U;
 8046640:	85c3      	strh	r3, [r0, #46]	; 0x2e
    huart->RxState = HAL_UART_STATE_READY;
 8046642:	2320      	movs	r3, #32
 8046644:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
    HAL_UART_AbortReceiveCpltCallback(huart);
 8046648:	f7ff ffd8 	bl	80465fc <HAL_UART_AbortReceiveCpltCallback>
 804664c:	e7f6      	b.n	804663c <HAL_UART_AbortReceive_IT+0x3c>
    huart->RxXferCount = 0x00U;
 804664e:	85c2      	strh	r2, [r0, #46]	; 0x2e
 8046650:	e7f7      	b.n	8046642 <HAL_UART_AbortReceive_IT+0x42>
 8046652:	bf00      	nop
 8046654:	08046659 	.word	0x08046659

08046658 <UART_DMARxOnlyAbortCallback>:
{
 8046658:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 804665a:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0x00U;
 804665c:	2300      	movs	r3, #0
 804665e:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->RxState = HAL_UART_STATE_READY;
 8046660:	2320      	movs	r3, #32
 8046662:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
  HAL_UART_AbortReceiveCpltCallback(huart);
 8046666:	f7ff ffc9 	bl	80465fc <HAL_UART_AbortReceiveCpltCallback>
}
 804666a:	bd08      	pop	{r3, pc}

0804666c <SDMMC_GetCmdResp2>:
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 804666c:	4b12      	ldr	r3, [pc, #72]	; (80466b8 <SDMMC_GetCmdResp2+0x4c>)
 804666e:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8046672:	681b      	ldr	r3, [r3, #0]
 8046674:	fbb3 f2f2 	udiv	r2, r3, r2
 8046678:	f241 3388 	movw	r3, #5000	; 0x1388
 804667c:	4353      	muls	r3, r2
  
  do
  {
    if (count-- == 0U)
 804667e:	f113 33ff 	adds.w	r3, r3, #4294967295
 8046682:	d315      	bcc.n	80466b0 <SDMMC_GetCmdResp2+0x44>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    sta_reg = SDIOx->STA;
 8046684:	6b42      	ldr	r2, [r0, #52]	; 0x34
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8046686:	f012 0f45 	tst.w	r2, #69	; 0x45
 804668a:	d0f8      	beq.n	804667e <SDMMC_GetCmdResp2+0x12>
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 804668c:	0512      	lsls	r2, r2, #20
 804668e:	d4f6      	bmi.n	804667e <SDMMC_GetCmdResp2+0x12>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8046690:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8046692:	075b      	lsls	r3, r3, #29
 8046694:	d503      	bpl.n	804669e <SDMMC_GetCmdResp2+0x32>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8046696:	2304      	movs	r3, #4
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8046698:	6383      	str	r3, [r0, #56]	; 0x38
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
  }

  return SDMMC_ERROR_NONE;
}
 804669a:	4618      	mov	r0, r3
 804669c:	4770      	bx	lr
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 804669e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80466a0:	f013 0301 	ands.w	r3, r3, #1
 80466a4:	d001      	beq.n	80466aa <SDMMC_GetCmdResp2+0x3e>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80466a6:	2301      	movs	r3, #1
 80466a8:	e7f6      	b.n	8046698 <SDMMC_GetCmdResp2+0x2c>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80466aa:	22c5      	movs	r2, #197	; 0xc5
 80466ac:	6382      	str	r2, [r0, #56]	; 0x38
 80466ae:	e7f4      	b.n	804669a <SDMMC_GetCmdResp2+0x2e>
      return SDMMC_ERROR_TIMEOUT;
 80466b0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80466b4:	e7f1      	b.n	804669a <SDMMC_GetCmdResp2+0x2e>
 80466b6:	bf00      	nop
 80466b8:	200010b8 	.word	0x200010b8

080466bc <SDMMC_GetCmdResp3>:
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80466bc:	4b0f      	ldr	r3, [pc, #60]	; (80466fc <SDMMC_GetCmdResp3+0x40>)
 80466be:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80466c2:	681b      	ldr	r3, [r3, #0]
 80466c4:	fbb3 f2f2 	udiv	r2, r3, r2
 80466c8:	f241 3388 	movw	r3, #5000	; 0x1388
 80466cc:	4353      	muls	r3, r2
  
  do
  {
    if (count-- == 0U)
 80466ce:	f113 33ff 	adds.w	r3, r3, #4294967295
 80466d2:	d30f      	bcc.n	80466f4 <SDMMC_GetCmdResp3+0x38>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    sta_reg = SDIOx->STA;
 80466d4:	6b42      	ldr	r2, [r0, #52]	; 0x34
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80466d6:	f012 0f45 	tst.w	r2, #69	; 0x45
 80466da:	d0f8      	beq.n	80466ce <SDMMC_GetCmdResp3+0x12>
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80466dc:	0512      	lsls	r2, r2, #20
 80466de:	d4f6      	bmi.n	80466ce <SDMMC_GetCmdResp3+0x12>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80466e0:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80466e2:	f013 0304 	ands.w	r3, r3, #4
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80466e6:	bf15      	itete	ne
 80466e8:	2304      	movne	r3, #4
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80466ea:	22c5      	moveq	r2, #197	; 0xc5
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80466ec:	6383      	strne	r3, [r0, #56]	; 0x38
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80466ee:	6382      	streq	r2, [r0, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 80466f0:	4618      	mov	r0, r3
 80466f2:	4770      	bx	lr
      return SDMMC_ERROR_TIMEOUT;
 80466f4:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
}
 80466f8:	4770      	bx	lr
 80466fa:	bf00      	nop
 80466fc:	200010b8 	.word	0x200010b8

08046700 <SDMMC_GetCmdResp1>:
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8046700:	4b44      	ldr	r3, [pc, #272]	; (8046814 <SDMMC_GetCmdResp1+0x114>)
{
 8046702:	b510      	push	{r4, lr}
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8046704:	681b      	ldr	r3, [r3, #0]
 8046706:	f44f 54fa 	mov.w	r4, #8000	; 0x1f40
 804670a:	fbb3 f3f4 	udiv	r3, r3, r4
 804670e:	435a      	muls	r2, r3
    if (count-- == 0U)
 8046710:	2a00      	cmp	r2, #0
 8046712:	d04a      	beq.n	80467aa <SDMMC_GetCmdResp1+0xaa>
    sta_reg = SDIOx->STA;
 8046714:	6b43      	ldr	r3, [r0, #52]	; 0x34
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8046716:	f013 0f45 	tst.w	r3, #69	; 0x45
 804671a:	d008      	beq.n	804672e <SDMMC_GetCmdResp1+0x2e>
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 804671c:	051c      	lsls	r4, r3, #20
 804671e:	d406      	bmi.n	804672e <SDMMC_GetCmdResp1+0x2e>
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8046720:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8046722:	075b      	lsls	r3, r3, #29
 8046724:	d505      	bpl.n	8046732 <SDMMC_GetCmdResp1+0x32>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8046726:	2304      	movs	r3, #4
 8046728:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 804672a:	4618      	mov	r0, r3
}
 804672c:	bd10      	pop	{r4, pc}
 804672e:	3a01      	subs	r2, #1
 8046730:	e7ee      	b.n	8046710 <SDMMC_GetCmdResp1+0x10>
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8046732:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8046734:	07dc      	lsls	r4, r3, #31
 8046736:	d503      	bpl.n	8046740 <SDMMC_GetCmdResp1+0x40>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8046738:	2301      	movs	r3, #1
 804673a:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 804673c:	2001      	movs	r0, #1
 804673e:	e7f5      	b.n	804672c <SDMMC_GetCmdResp1+0x2c>
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8046740:	23c5      	movs	r3, #197	; 0xc5
 8046742:	6383      	str	r3, [r0, #56]	; 0x38
  return (uint8_t)(SDIOx->RESPCMD);
 8046744:	6903      	ldr	r3, [r0, #16]
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8046746:	b2db      	uxtb	r3, r3
 8046748:	4299      	cmp	r1, r3
 804674a:	d1f7      	bne.n	804673c <SDMMC_GetCmdResp1+0x3c>
  return (*(__IO uint32_t *) tmp);
 804674c:	6943      	ldr	r3, [r0, #20]
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 804674e:	4832      	ldr	r0, [pc, #200]	; (8046818 <SDMMC_GetCmdResp1+0x118>)
 8046750:	4018      	ands	r0, r3
 8046752:	2800      	cmp	r0, #0
 8046754:	d0ea      	beq.n	804672c <SDMMC_GetCmdResp1+0x2c>
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8046756:	2b00      	cmp	r3, #0
 8046758:	db2a      	blt.n	80467b0 <SDMMC_GetCmdResp1+0xb0>
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 804675a:	005a      	lsls	r2, r3, #1
 804675c:	d42b      	bmi.n	80467b6 <SDMMC_GetCmdResp1+0xb6>
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 804675e:	009c      	lsls	r4, r3, #2
 8046760:	d42b      	bmi.n	80467ba <SDMMC_GetCmdResp1+0xba>
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8046762:	00d9      	lsls	r1, r3, #3
 8046764:	d42b      	bmi.n	80467be <SDMMC_GetCmdResp1+0xbe>
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8046766:	011a      	lsls	r2, r3, #4
 8046768:	d42c      	bmi.n	80467c4 <SDMMC_GetCmdResp1+0xc4>
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 804676a:	015c      	lsls	r4, r3, #5
 804676c:	d42d      	bmi.n	80467ca <SDMMC_GetCmdResp1+0xca>
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 804676e:	01d9      	lsls	r1, r3, #7
 8046770:	d42e      	bmi.n	80467d0 <SDMMC_GetCmdResp1+0xd0>
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8046772:	021a      	lsls	r2, r3, #8
 8046774:	d42f      	bmi.n	80467d6 <SDMMC_GetCmdResp1+0xd6>
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8046776:	025c      	lsls	r4, r3, #9
 8046778:	d430      	bmi.n	80467dc <SDMMC_GetCmdResp1+0xdc>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 804677a:	0299      	lsls	r1, r3, #10
 804677c:	d431      	bmi.n	80467e2 <SDMMC_GetCmdResp1+0xe2>
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 804677e:	02da      	lsls	r2, r3, #11
 8046780:	d432      	bmi.n	80467e8 <SDMMC_GetCmdResp1+0xe8>
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8046782:	035c      	lsls	r4, r3, #13
 8046784:	d433      	bmi.n	80467ee <SDMMC_GetCmdResp1+0xee>
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8046786:	0399      	lsls	r1, r3, #14
 8046788:	d434      	bmi.n	80467f4 <SDMMC_GetCmdResp1+0xf4>
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 804678a:	03da      	lsls	r2, r3, #15
 804678c:	d435      	bmi.n	80467fa <SDMMC_GetCmdResp1+0xfa>
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 804678e:	041c      	lsls	r4, r3, #16
 8046790:	d436      	bmi.n	8046800 <SDMMC_GetCmdResp1+0x100>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8046792:	0459      	lsls	r1, r3, #17
 8046794:	d437      	bmi.n	8046806 <SDMMC_GetCmdResp1+0x106>
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8046796:	049a      	lsls	r2, r3, #18
 8046798:	d438      	bmi.n	804680c <SDMMC_GetCmdResp1+0x10c>
    return SDMMC_ERROR_AKE_SEQ_ERR;
 804679a:	f013 0f08 	tst.w	r3, #8
 804679e:	bf0c      	ite	eq
 80467a0:	f44f 3080 	moveq.w	r0, #65536	; 0x10000
 80467a4:	f44f 0000 	movne.w	r0, #8388608	; 0x800000
 80467a8:	e7c0      	b.n	804672c <SDMMC_GetCmdResp1+0x2c>
      return SDMMC_ERROR_TIMEOUT;
 80467aa:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 80467ae:	e7bd      	b.n	804672c <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 80467b0:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 80467b4:	e7ba      	b.n	804672c <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_ADDR_MISALIGNED;
 80467b6:	2040      	movs	r0, #64	; 0x40
 80467b8:	e7b8      	b.n	804672c <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 80467ba:	2080      	movs	r0, #128	; 0x80
 80467bc:	e7b6      	b.n	804672c <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 80467be:	f44f 7080 	mov.w	r0, #256	; 0x100
 80467c2:	e7b3      	b.n	804672c <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 80467c4:	f44f 7000 	mov.w	r0, #512	; 0x200
 80467c8:	e7b0      	b.n	804672c <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 80467ca:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80467ce:	e7ad      	b.n	804672c <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 80467d0:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80467d4:	e7aa      	b.n	804672c <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_COM_CRC_FAILED;
 80467d6:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80467da:	e7a7      	b.n	804672c <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_ILLEGAL_CMD;
 80467dc:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80467e0:	e7a4      	b.n	804672c <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_CARD_ECC_FAILED;
 80467e2:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80467e6:	e7a1      	b.n	804672c <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_CC_ERR;
 80467e8:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80467ec:	e79e      	b.n	804672c <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 80467ee:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80467f2:	e79b      	b.n	804672c <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 80467f4:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80467f8:	e798      	b.n	804672c <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 80467fa:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80467fe:	e795      	b.n	804672c <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8046800:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8046804:	e792      	b.n	804672c <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8046806:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 804680a:	e78f      	b.n	804672c <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_ERASE_RESET;
 804680c:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8046810:	e78c      	b.n	804672c <SDMMC_GetCmdResp1+0x2c>
 8046812:	bf00      	nop
 8046814:	200010b8 	.word	0x200010b8
 8046818:	fdffe008 	.word	0xfdffe008

0804681c <SDIO_Init>:
{
 804681c:	b084      	sub	sp, #16
 804681e:	b510      	push	{r4, lr}
 8046820:	ac03      	add	r4, sp, #12
 8046822:	e884 000e 	stmia.w	r4, {r1, r2, r3}
  tmpreg |= (Init.ClockEdge           |\
 8046826:	460b      	mov	r3, r1
 8046828:	9904      	ldr	r1, [sp, #16]
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 804682a:	6842      	ldr	r2, [r0, #4]
  tmpreg |= (Init.ClockEdge           |\
 804682c:	430b      	orrs	r3, r1
             Init.ClockBypass         |\
 804682e:	9905      	ldr	r1, [sp, #20]
 8046830:	430b      	orrs	r3, r1
             Init.ClockPowerSave      |\
 8046832:	9906      	ldr	r1, [sp, #24]
 8046834:	430b      	orrs	r3, r1
             Init.BusWide             |\
 8046836:	9907      	ldr	r1, [sp, #28]
 8046838:	430b      	orrs	r3, r1
             Init.HardwareFlowControl |\
 804683a:	9908      	ldr	r1, [sp, #32]
}
 804683c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8046840:	f422 42fd 	bic.w	r2, r2, #32384	; 0x7e80
             Init.HardwareFlowControl |\
 8046844:	430b      	orrs	r3, r1
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8046846:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
 804684a:	4313      	orrs	r3, r2
 804684c:	6043      	str	r3, [r0, #4]
}
 804684e:	b004      	add	sp, #16
 8046850:	2000      	movs	r0, #0
 8046852:	4770      	bx	lr

08046854 <SDIO_ReadFIFO>:
  return (SDIOx->FIFO);
 8046854:	f8d0 0080 	ldr.w	r0, [r0, #128]	; 0x80
}
 8046858:	4770      	bx	lr

0804685a <SDIO_WriteFIFO>:
  SDIOx->FIFO = *pWriteData;
 804685a:	680b      	ldr	r3, [r1, #0]
 804685c:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
}
 8046860:	2000      	movs	r0, #0
 8046862:	4770      	bx	lr

08046864 <SDIO_PowerState_ON>:
{  
 8046864:	b508      	push	{r3, lr}
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8046866:	2303      	movs	r3, #3
 8046868:	6003      	str	r3, [r0, #0]
  HAL_Delay(2);
 804686a:	2002      	movs	r0, #2
 804686c:	f008 fd3c 	bl	804f2e8 <HAL_Delay>
}
 8046870:	2000      	movs	r0, #0
 8046872:	bd08      	pop	{r3, pc}

08046874 <SDIO_GetPowerState>:
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8046874:	6800      	ldr	r0, [r0, #0]
}
 8046876:	f000 0003 	and.w	r0, r0, #3
 804687a:	4770      	bx	lr

0804687c <SDIO_SendCommand>:
  SDIOx->ARG = Command->Argument;
 804687c:	680b      	ldr	r3, [r1, #0]
{
 804687e:	b510      	push	{r4, lr}
  SDIOx->ARG = Command->Argument;
 8046880:	6083      	str	r3, [r0, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8046882:	e9d1 3401 	ldrd	r3, r4, [r1, #4]
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8046886:	68c2      	ldr	r2, [r0, #12]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8046888:	4323      	orrs	r3, r4
                       Command->Response         |\
 804688a:	68cc      	ldr	r4, [r1, #12]
                       Command->WaitForInterrupt |\
 804688c:	6909      	ldr	r1, [r1, #16]
                       Command->Response         |\
 804688e:	4323      	orrs	r3, r4
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8046890:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
                       Command->WaitForInterrupt |\
 8046894:	430b      	orrs	r3, r1
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8046896:	f022 020f 	bic.w	r2, r2, #15
 804689a:	4313      	orrs	r3, r2
 804689c:	60c3      	str	r3, [r0, #12]
}
 804689e:	2000      	movs	r0, #0
 80468a0:	bd10      	pop	{r4, pc}

080468a2 <SDIO_GetResponse>:
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 80468a2:	3014      	adds	r0, #20
  return (*(__IO uint32_t *) tmp);
 80468a4:	5840      	ldr	r0, [r0, r1]
}  
 80468a6:	4770      	bx	lr

080468a8 <SDIO_ConfigData>:
  SDIOx->DTIMER = Data->DataTimeOut;
 80468a8:	680b      	ldr	r3, [r1, #0]
{
 80468aa:	b510      	push	{r4, lr}
  SDIOx->DTIMER = Data->DataTimeOut;
 80468ac:	6243      	str	r3, [r0, #36]	; 0x24
  SDIOx->DLEN = Data->DataLength;
 80468ae:	684b      	ldr	r3, [r1, #4]
 80468b0:	6283      	str	r3, [r0, #40]	; 0x28
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80468b2:	e9d1 3402 	ldrd	r3, r4, [r1, #8]
 80468b6:	4323      	orrs	r3, r4
                       Data->TransferDir   |\
 80468b8:	690c      	ldr	r4, [r1, #16]
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 80468ba:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
                       Data->TransferMode  |\
 80468bc:	6949      	ldr	r1, [r1, #20]
                       Data->TransferDir   |\
 80468be:	4323      	orrs	r3, r4
                       Data->TransferMode  |\
 80468c0:	430b      	orrs	r3, r1
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 80468c2:	f022 02f7 	bic.w	r2, r2, #247	; 0xf7
 80468c6:	4313      	orrs	r3, r2
 80468c8:	62c3      	str	r3, [r0, #44]	; 0x2c
}
 80468ca:	2000      	movs	r0, #0
 80468cc:	bd10      	pop	{r4, pc}

080468ce <SDMMC_CmdBlockLength>:
{
 80468ce:	b530      	push	{r4, r5, lr}
 80468d0:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80468d2:	2410      	movs	r4, #16
 80468d4:	2340      	movs	r3, #64	; 0x40
{
 80468d6:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 80468d8:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80468da:	e9cd 4302 	strd	r4, r3, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80468de:	2200      	movs	r2, #0
 80468e0:	f44f 6380 	mov.w	r3, #1024	; 0x400
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80468e4:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80468e6:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80468ea:	f7ff ffc7 	bl	804687c <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 80468ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80468f2:	4621      	mov	r1, r4
 80468f4:	4628      	mov	r0, r5
 80468f6:	f7ff ff03 	bl	8046700 <SDMMC_GetCmdResp1>
}
 80468fa:	b007      	add	sp, #28
 80468fc:	bd30      	pop	{r4, r5, pc}

080468fe <SDMMC_CmdReadSingleBlock>:
{
 80468fe:	b530      	push	{r4, r5, lr}
 8046900:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8046902:	2411      	movs	r4, #17
 8046904:	2340      	movs	r3, #64	; 0x40
{
 8046906:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8046908:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 804690a:	e9cd 4302 	strd	r4, r3, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 804690e:	2200      	movs	r2, #0
 8046910:	f44f 6380 	mov.w	r3, #1024	; 0x400
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8046914:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8046916:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 804691a:	f7ff ffaf 	bl	804687c <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 804691e:	f241 3288 	movw	r2, #5000	; 0x1388
 8046922:	4621      	mov	r1, r4
 8046924:	4628      	mov	r0, r5
 8046926:	f7ff feeb 	bl	8046700 <SDMMC_GetCmdResp1>
}
 804692a:	b007      	add	sp, #28
 804692c:	bd30      	pop	{r4, r5, pc}

0804692e <SDMMC_CmdReadMultiBlock>:
{
 804692e:	b530      	push	{r4, r5, lr}
 8046930:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8046932:	2412      	movs	r4, #18
 8046934:	2340      	movs	r3, #64	; 0x40
{
 8046936:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8046938:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 804693a:	e9cd 4302 	strd	r4, r3, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 804693e:	2200      	movs	r2, #0
 8046940:	f44f 6380 	mov.w	r3, #1024	; 0x400
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8046944:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8046946:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 804694a:	f7ff ff97 	bl	804687c <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 804694e:	f241 3288 	movw	r2, #5000	; 0x1388
 8046952:	4621      	mov	r1, r4
 8046954:	4628      	mov	r0, r5
 8046956:	f7ff fed3 	bl	8046700 <SDMMC_GetCmdResp1>
}
 804695a:	b007      	add	sp, #28
 804695c:	bd30      	pop	{r4, r5, pc}

0804695e <SDMMC_CmdWriteSingleBlock>:
{
 804695e:	b530      	push	{r4, r5, lr}
 8046960:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8046962:	2418      	movs	r4, #24
 8046964:	2340      	movs	r3, #64	; 0x40
{
 8046966:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8046968:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 804696a:	e9cd 4302 	strd	r4, r3, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 804696e:	2200      	movs	r2, #0
 8046970:	f44f 6380 	mov.w	r3, #1024	; 0x400
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8046974:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8046976:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 804697a:	f7ff ff7f 	bl	804687c <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 804697e:	f241 3288 	movw	r2, #5000	; 0x1388
 8046982:	4621      	mov	r1, r4
 8046984:	4628      	mov	r0, r5
 8046986:	f7ff febb 	bl	8046700 <SDMMC_GetCmdResp1>
}
 804698a:	b007      	add	sp, #28
 804698c:	bd30      	pop	{r4, r5, pc}

0804698e <SDMMC_CmdWriteMultiBlock>:
{
 804698e:	b530      	push	{r4, r5, lr}
 8046990:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8046992:	2419      	movs	r4, #25
 8046994:	2340      	movs	r3, #64	; 0x40
{
 8046996:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8046998:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 804699a:	e9cd 4302 	strd	r4, r3, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 804699e:	2200      	movs	r2, #0
 80469a0:	f44f 6380 	mov.w	r3, #1024	; 0x400
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80469a4:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80469a6:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80469aa:	f7ff ff67 	bl	804687c <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 80469ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80469b2:	4621      	mov	r1, r4
 80469b4:	4628      	mov	r0, r5
 80469b6:	f7ff fea3 	bl	8046700 <SDMMC_GetCmdResp1>
}
 80469ba:	b007      	add	sp, #28
 80469bc:	bd30      	pop	{r4, r5, pc}
	...

080469c0 <SDMMC_CmdStopTransfer>:
{
 80469c0:	b530      	push	{r4, r5, lr}
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 80469c2:	2300      	movs	r3, #0
{
 80469c4:	b087      	sub	sp, #28
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 80469c6:	240c      	movs	r4, #12
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80469c8:	2240      	movs	r2, #64	; 0x40
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80469ca:	e9cd 2303 	strd	r2, r3, [sp, #12]
{
 80469ce:	4605      	mov	r5, r0
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 80469d0:	e9cd 3401 	strd	r3, r4, [sp, #4]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80469d4:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80469d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80469da:	9305      	str	r3, [sp, #20]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80469dc:	f7ff ff4e 	bl	804687c <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 80469e0:	4a03      	ldr	r2, [pc, #12]	; (80469f0 <SDMMC_CmdStopTransfer+0x30>)
 80469e2:	4621      	mov	r1, r4
 80469e4:	4628      	mov	r0, r5
 80469e6:	f7ff fe8b 	bl	8046700 <SDMMC_GetCmdResp1>
}
 80469ea:	b007      	add	sp, #28
 80469ec:	bd30      	pop	{r4, r5, pc}
 80469ee:	bf00      	nop
 80469f0:	05f5e100 	.word	0x05f5e100

080469f4 <SDMMC_CmdSelDesel>:
{
 80469f4:	b530      	push	{r4, r5, lr}
 80469f6:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80469f8:	2407      	movs	r4, #7
 80469fa:	2340      	movs	r3, #64	; 0x40
{
 80469fc:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 80469fe:	9201      	str	r2, [sp, #4]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8046a00:	e9cd 4302 	strd	r4, r3, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8046a04:	2200      	movs	r2, #0
 8046a06:	f44f 6380 	mov.w	r3, #1024	; 0x400
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8046a0a:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8046a0c:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8046a10:	f7ff ff34 	bl	804687c <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8046a14:	f241 3288 	movw	r2, #5000	; 0x1388
 8046a18:	4621      	mov	r1, r4
 8046a1a:	4628      	mov	r0, r5
 8046a1c:	f7ff fe70 	bl	8046700 <SDMMC_GetCmdResp1>
}
 8046a20:	b007      	add	sp, #28
 8046a22:	bd30      	pop	{r4, r5, pc}

08046a24 <SDMMC_CmdGoIdleState>:
{
 8046a24:	b510      	push	{r4, lr}
  sdmmc_cmdinit.Argument         = 0U;
 8046a26:	2300      	movs	r3, #0
{
 8046a28:	b086      	sub	sp, #24
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8046a2a:	e9cd 3301 	strd	r3, r3, [sp, #4]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8046a2e:	e9cd 3303 	strd	r3, r3, [sp, #12]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8046a32:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8046a34:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8046a38:	9305      	str	r3, [sp, #20]
{
 8046a3a:	4604      	mov	r4, r0
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8046a3c:	f7ff ff1e 	bl	804687c <SDIO_SendCommand>
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8046a40:	4b0b      	ldr	r3, [pc, #44]	; (8046a70 <SDMMC_CmdGoIdleState+0x4c>)
 8046a42:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8046a46:	681b      	ldr	r3, [r3, #0]
 8046a48:	fbb3 f2f2 	udiv	r2, r3, r2
 8046a4c:	f241 3388 	movw	r3, #5000	; 0x1388
 8046a50:	4353      	muls	r3, r2
    if (count-- == 0U)
 8046a52:	f113 33ff 	adds.w	r3, r3, #4294967295
 8046a56:	d307      	bcc.n	8046a68 <SDMMC_CmdGoIdleState+0x44>
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8046a58:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8046a5a:	0612      	lsls	r2, r2, #24
 8046a5c:	d5f9      	bpl.n	8046a52 <SDMMC_CmdGoIdleState+0x2e>
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8046a5e:	23c5      	movs	r3, #197	; 0xc5
 8046a60:	63a3      	str	r3, [r4, #56]	; 0x38
  return SDMMC_ERROR_NONE;
 8046a62:	2000      	movs	r0, #0
}
 8046a64:	b006      	add	sp, #24
 8046a66:	bd10      	pop	{r4, pc}
      return SDMMC_ERROR_TIMEOUT;
 8046a68:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
  return errorstate;
 8046a6c:	e7fa      	b.n	8046a64 <SDMMC_CmdGoIdleState+0x40>
 8046a6e:	bf00      	nop
 8046a70:	200010b8 	.word	0x200010b8

08046a74 <SDMMC_CmdOperCond>:
{
 8046a74:	b510      	push	{r4, lr}
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8046a76:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
{
 8046a7a:	b086      	sub	sp, #24
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8046a7c:	2308      	movs	r3, #8
 8046a7e:	e9cd 1301 	strd	r1, r3, [sp, #4]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8046a82:	f04f 0c40 	mov.w	ip, #64	; 0x40
 8046a86:	2300      	movs	r3, #0
 8046a88:	e9cd c303 	strd	ip, r3, [sp, #12]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8046a8c:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8046a8e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8046a92:	9305      	str	r3, [sp, #20]
{
 8046a94:	4604      	mov	r4, r0
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8046a96:	f7ff fef1 	bl	804687c <SDIO_SendCommand>
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8046a9a:	4b15      	ldr	r3, [pc, #84]	; (8046af0 <SDMMC_CmdOperCond+0x7c>)
 8046a9c:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8046aa0:	681b      	ldr	r3, [r3, #0]
 8046aa2:	fbb3 f2f2 	udiv	r2, r3, r2
 8046aa6:	f241 3388 	movw	r3, #5000	; 0x1388
 8046aaa:	4353      	muls	r3, r2
  
  do
  {
    if (count-- == 0U)
 8046aac:	f113 33ff 	adds.w	r3, r3, #4294967295
 8046ab0:	d31a      	bcc.n	8046ae8 <SDMMC_CmdOperCond+0x74>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    sta_reg = SDIOx->STA;
 8046ab2:	6b62      	ldr	r2, [r4, #52]	; 0x34
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8046ab4:	f012 0f45 	tst.w	r2, #69	; 0x45
 8046ab8:	d0f8      	beq.n	8046aac <SDMMC_CmdOperCond+0x38>
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8046aba:	0512      	lsls	r2, r2, #20
 8046abc:	d4f6      	bmi.n	8046aac <SDMMC_CmdOperCond+0x38>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8046abe:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8046ac0:	075b      	lsls	r3, r3, #29
 8046ac2:	d503      	bpl.n	8046acc <SDMMC_CmdOperCond+0x58>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8046ac4:	2004      	movs	r0, #4
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8046ac6:	63a0      	str	r0, [r4, #56]	; 0x38
}
 8046ac8:	b006      	add	sp, #24
 8046aca:	bd10      	pop	{r4, pc}
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8046acc:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8046ace:	f012 0201 	ands.w	r2, r2, #1
 8046ad2:	d001      	beq.n	8046ad8 <SDMMC_CmdOperCond+0x64>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8046ad4:	2001      	movs	r0, #1
 8046ad6:	e7f6      	b.n	8046ac6 <SDMMC_CmdOperCond+0x52>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8046ad8:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8046ada:	f010 0040 	ands.w	r0, r0, #64	; 0x40
 8046ade:	d0f3      	beq.n	8046ac8 <SDMMC_CmdOperCond+0x54>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8046ae0:	2340      	movs	r3, #64	; 0x40
 8046ae2:	63a3      	str	r3, [r4, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8046ae4:	4610      	mov	r0, r2
 8046ae6:	e7ef      	b.n	8046ac8 <SDMMC_CmdOperCond+0x54>
      return SDMMC_ERROR_TIMEOUT;
 8046ae8:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8046aec:	e7ec      	b.n	8046ac8 <SDMMC_CmdOperCond+0x54>
 8046aee:	bf00      	nop
 8046af0:	200010b8 	.word	0x200010b8

08046af4 <SDMMC_CmdAppCommand>:
{
 8046af4:	b530      	push	{r4, r5, lr}
 8046af6:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8046af8:	2437      	movs	r4, #55	; 0x37
 8046afa:	2340      	movs	r3, #64	; 0x40
{
 8046afc:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8046afe:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8046b00:	e9cd 4302 	strd	r4, r3, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8046b04:	2200      	movs	r2, #0
 8046b06:	f44f 6380 	mov.w	r3, #1024	; 0x400
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8046b0a:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8046b0c:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8046b10:	f7ff feb4 	bl	804687c <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8046b14:	f241 3288 	movw	r2, #5000	; 0x1388
 8046b18:	4621      	mov	r1, r4
 8046b1a:	4628      	mov	r0, r5
 8046b1c:	f7ff fdf0 	bl	8046700 <SDMMC_GetCmdResp1>
}
 8046b20:	b007      	add	sp, #28
 8046b22:	bd30      	pop	{r4, r5, pc}

08046b24 <SDMMC_CmdAppOperCommand>:
{
 8046b24:	b510      	push	{r4, lr}
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8046b26:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
{
 8046b2a:	b086      	sub	sp, #24
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8046b2c:	2229      	movs	r2, #41	; 0x29
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8046b2e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8046b32:	2340      	movs	r3, #64	; 0x40
 8046b34:	e9cd 2302 	strd	r2, r3, [sp, #8]
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8046b38:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8046b3a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8046b3e:	2100      	movs	r1, #0
 8046b40:	e9cd 1304 	strd	r1, r3, [sp, #16]
{
 8046b44:	4604      	mov	r4, r0
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8046b46:	a901      	add	r1, sp, #4
 8046b48:	f7ff fe98 	bl	804687c <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8046b4c:	4620      	mov	r0, r4
 8046b4e:	f7ff fdb5 	bl	80466bc <SDMMC_GetCmdResp3>
}
 8046b52:	b006      	add	sp, #24
 8046b54:	bd10      	pop	{r4, pc}

08046b56 <SDMMC_CmdBusWidth>:
{
 8046b56:	b530      	push	{r4, r5, lr}
 8046b58:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8046b5a:	2406      	movs	r4, #6
 8046b5c:	2340      	movs	r3, #64	; 0x40
{
 8046b5e:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8046b60:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8046b62:	e9cd 4302 	strd	r4, r3, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8046b66:	2200      	movs	r2, #0
 8046b68:	f44f 6380 	mov.w	r3, #1024	; 0x400
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8046b6c:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8046b6e:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8046b72:	f7ff fe83 	bl	804687c <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 8046b76:	f241 3288 	movw	r2, #5000	; 0x1388
 8046b7a:	4621      	mov	r1, r4
 8046b7c:	4628      	mov	r0, r5
 8046b7e:	f7ff fdbf 	bl	8046700 <SDMMC_GetCmdResp1>
}
 8046b82:	b007      	add	sp, #28
 8046b84:	bd30      	pop	{r4, r5, pc}

08046b86 <SDMMC_CmdSendSCR>:
{
 8046b86:	b530      	push	{r4, r5, lr}
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8046b88:	2300      	movs	r3, #0
{
 8046b8a:	b087      	sub	sp, #28
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8046b8c:	2433      	movs	r4, #51	; 0x33
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8046b8e:	2240      	movs	r2, #64	; 0x40
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8046b90:	e9cd 2303 	strd	r2, r3, [sp, #12]
{
 8046b94:	4605      	mov	r5, r0
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8046b96:	e9cd 3401 	strd	r3, r4, [sp, #4]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8046b9a:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8046b9c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8046ba0:	9305      	str	r3, [sp, #20]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8046ba2:	f7ff fe6b 	bl	804687c <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 8046ba6:	f241 3288 	movw	r2, #5000	; 0x1388
 8046baa:	4621      	mov	r1, r4
 8046bac:	4628      	mov	r0, r5
 8046bae:	f7ff fda7 	bl	8046700 <SDMMC_GetCmdResp1>
}
 8046bb2:	b007      	add	sp, #28
 8046bb4:	bd30      	pop	{r4, r5, pc}

08046bb6 <SDMMC_CmdSendCID>:
{
 8046bb6:	b510      	push	{r4, lr}
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8046bb8:	2300      	movs	r3, #0
{
 8046bba:	b086      	sub	sp, #24
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8046bbc:	2202      	movs	r2, #2
 8046bbe:	e9cd 3201 	strd	r3, r2, [sp, #4]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8046bc2:	22c0      	movs	r2, #192	; 0xc0
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8046bc4:	e9cd 2303 	strd	r2, r3, [sp, #12]
{
 8046bc8:	4604      	mov	r4, r0
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8046bca:	f44f 6380 	mov.w	r3, #1024	; 0x400
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8046bce:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8046bd0:	9305      	str	r3, [sp, #20]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8046bd2:	f7ff fe53 	bl	804687c <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8046bd6:	4620      	mov	r0, r4
 8046bd8:	f7ff fd48 	bl	804666c <SDMMC_GetCmdResp2>
}
 8046bdc:	b006      	add	sp, #24
 8046bde:	bd10      	pop	{r4, pc}

08046be0 <SDMMC_CmdSendCSD>:
{
 8046be0:	b510      	push	{r4, lr}
 8046be2:	b086      	sub	sp, #24
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8046be4:	2209      	movs	r2, #9
 8046be6:	23c0      	movs	r3, #192	; 0xc0
 8046be8:	e9cd 2302 	strd	r2, r3, [sp, #8]
  sdmmc_cmdinit.Argument         = Argument;
 8046bec:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8046bee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8046bf2:	2100      	movs	r1, #0
 8046bf4:	e9cd 1304 	strd	r1, r3, [sp, #16]
{
 8046bf8:	4604      	mov	r4, r0
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8046bfa:	a901      	add	r1, sp, #4
 8046bfc:	f7ff fe3e 	bl	804687c <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8046c00:	4620      	mov	r0, r4
 8046c02:	f7ff fd33 	bl	804666c <SDMMC_GetCmdResp2>
}
 8046c06:	b006      	add	sp, #24
 8046c08:	bd10      	pop	{r4, pc}
	...

08046c0c <SDMMC_CmdSetRelAdd>:
{
 8046c0c:	b530      	push	{r4, r5, lr}
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8046c0e:	2300      	movs	r3, #0
{
 8046c10:	b087      	sub	sp, #28
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8046c12:	2203      	movs	r2, #3
 8046c14:	e9cd 3201 	strd	r3, r2, [sp, #4]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8046c18:	2240      	movs	r2, #64	; 0x40
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8046c1a:	e9cd 2303 	strd	r2, r3, [sp, #12]
{
 8046c1e:	460d      	mov	r5, r1
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8046c20:	f44f 6380 	mov.w	r3, #1024	; 0x400
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8046c24:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8046c26:	9305      	str	r3, [sp, #20]
{
 8046c28:	4604      	mov	r4, r0
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8046c2a:	f7ff fe27 	bl	804687c <SDIO_SendCommand>
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8046c2e:	4b1e      	ldr	r3, [pc, #120]	; (8046ca8 <SDMMC_CmdSetRelAdd+0x9c>)
 8046c30:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8046c34:	681b      	ldr	r3, [r3, #0]
 8046c36:	fbb3 f2f2 	udiv	r2, r3, r2
 8046c3a:	f241 3388 	movw	r3, #5000	; 0x1388
 8046c3e:	4353      	muls	r3, r2
    if (count-- == 0U)
 8046c40:	f113 33ff 	adds.w	r3, r3, #4294967295
 8046c44:	d328      	bcc.n	8046c98 <SDMMC_CmdSetRelAdd+0x8c>
    sta_reg = SDIOx->STA;
 8046c46:	6b62      	ldr	r2, [r4, #52]	; 0x34
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8046c48:	f012 0f45 	tst.w	r2, #69	; 0x45
 8046c4c:	d0f8      	beq.n	8046c40 <SDMMC_CmdSetRelAdd+0x34>
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8046c4e:	0512      	lsls	r2, r2, #20
 8046c50:	d4f6      	bmi.n	8046c40 <SDMMC_CmdSetRelAdd+0x34>
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8046c52:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8046c54:	0758      	lsls	r0, r3, #29
 8046c56:	d503      	bpl.n	8046c60 <SDMMC_CmdSetRelAdd+0x54>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8046c58:	2004      	movs	r0, #4
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8046c5a:	63a0      	str	r0, [r4, #56]	; 0x38
}
 8046c5c:	b007      	add	sp, #28
 8046c5e:	bd30      	pop	{r4, r5, pc}
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8046c60:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8046c62:	07d9      	lsls	r1, r3, #31
 8046c64:	d501      	bpl.n	8046c6a <SDMMC_CmdSetRelAdd+0x5e>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8046c66:	2001      	movs	r0, #1
 8046c68:	e7f7      	b.n	8046c5a <SDMMC_CmdSetRelAdd+0x4e>
  return (uint8_t)(SDIOx->RESPCMD);
 8046c6a:	6923      	ldr	r3, [r4, #16]
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8046c6c:	b2db      	uxtb	r3, r3
 8046c6e:	2b03      	cmp	r3, #3
 8046c70:	d115      	bne.n	8046c9e <SDMMC_CmdSetRelAdd+0x92>
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8046c72:	23c5      	movs	r3, #197	; 0xc5
 8046c74:	63a3      	str	r3, [r4, #56]	; 0x38
  return (*(__IO uint32_t *) tmp);
 8046c76:	6963      	ldr	r3, [r4, #20]
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8046c78:	f413 4060 	ands.w	r0, r3, #57344	; 0xe000
 8046c7c:	d102      	bne.n	8046c84 <SDMMC_CmdSetRelAdd+0x78>
    *pRCA = (uint16_t) (response_r1 >> 16);
 8046c7e:	0c1b      	lsrs	r3, r3, #16
 8046c80:	802b      	strh	r3, [r5, #0]
 8046c82:	e7eb      	b.n	8046c5c <SDMMC_CmdSetRelAdd+0x50>
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8046c84:	045a      	lsls	r2, r3, #17
 8046c86:	d40c      	bmi.n	8046ca2 <SDMMC_CmdSetRelAdd+0x96>
    return SDMMC_ERROR_COM_CRC_FAILED;
 8046c88:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8046c8c:	bf0c      	ite	eq
 8046c8e:	f44f 3080 	moveq.w	r0, #65536	; 0x10000
 8046c92:	f44f 5080 	movne.w	r0, #4096	; 0x1000
 8046c96:	e7e1      	b.n	8046c5c <SDMMC_CmdSetRelAdd+0x50>
      return SDMMC_ERROR_TIMEOUT;
 8046c98:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8046c9c:	e7de      	b.n	8046c5c <SDMMC_CmdSetRelAdd+0x50>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8046c9e:	2001      	movs	r0, #1
 8046ca0:	e7dc      	b.n	8046c5c <SDMMC_CmdSetRelAdd+0x50>
    return SDMMC_ERROR_ILLEGAL_CMD;
 8046ca2:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8046ca6:	e7d9      	b.n	8046c5c <SDMMC_CmdSetRelAdd+0x50>
 8046ca8:	200010b8 	.word	0x200010b8

08046cac <SDMMC_CmdSendStatus>:
{
 8046cac:	b530      	push	{r4, r5, lr}
 8046cae:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8046cb0:	240d      	movs	r4, #13
 8046cb2:	2340      	movs	r3, #64	; 0x40
{
 8046cb4:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = Argument;
 8046cb6:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8046cb8:	e9cd 4302 	strd	r4, r3, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8046cbc:	2200      	movs	r2, #0
 8046cbe:	f44f 6380 	mov.w	r3, #1024	; 0x400
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8046cc2:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8046cc4:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8046cc8:	f7ff fdd8 	bl	804687c <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8046ccc:	f241 3288 	movw	r2, #5000	; 0x1388
 8046cd0:	4621      	mov	r1, r4
 8046cd2:	4628      	mov	r0, r5
 8046cd4:	f7ff fd14 	bl	8046700 <SDMMC_GetCmdResp1>
}
 8046cd8:	b007      	add	sp, #28
 8046cda:	bd30      	pop	{r4, r5, pc}

08046cdc <disk_status>:
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8046cdc:	4b03      	ldr	r3, [pc, #12]	; (8046cec <disk_status+0x10>)
 8046cde:	181a      	adds	r2, r3, r0
 8046ce0:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8046ce4:	7a10      	ldrb	r0, [r2, #8]
 8046ce6:	685b      	ldr	r3, [r3, #4]
 8046ce8:	685b      	ldr	r3, [r3, #4]
 8046cea:	4718      	bx	r3
 8046cec:	2000cec0 	.word	0x2000cec0

08046cf0 <disk_initialize>:
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
  DSTATUS stat = RES_OK;

  if(disk.is_initialized[pdrv] == 0)
 8046cf0:	4b06      	ldr	r3, [pc, #24]	; (8046d0c <disk_initialize+0x1c>)
 8046cf2:	5c1a      	ldrb	r2, [r3, r0]
 8046cf4:	b942      	cbnz	r2, 8046d08 <disk_initialize+0x18>
  {
    disk.is_initialized[pdrv] = 1;
 8046cf6:	2201      	movs	r2, #1
 8046cf8:	541a      	strb	r2, [r3, r0]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8046cfa:	181a      	adds	r2, r3, r0
 8046cfc:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8046d00:	7a10      	ldrb	r0, [r2, #8]
 8046d02:	685b      	ldr	r3, [r3, #4]
 8046d04:	681b      	ldr	r3, [r3, #0]
 8046d06:	4718      	bx	r3
  }
  return stat;
}
 8046d08:	2000      	movs	r0, #0
 8046d0a:	4770      	bx	lr
 8046d0c:	2000cec0 	.word	0x2000cec0

08046d10 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8046d10:	b430      	push	{r4, r5}
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8046d12:	4c05      	ldr	r4, [pc, #20]	; (8046d28 <disk_read+0x18>)
 8046d14:	1825      	adds	r5, r4, r0
 8046d16:	eb04 0480 	add.w	r4, r4, r0, lsl #2
 8046d1a:	6860      	ldr	r0, [r4, #4]
 8046d1c:	6884      	ldr	r4, [r0, #8]
 8046d1e:	7a28      	ldrb	r0, [r5, #8]
 8046d20:	46a4      	mov	ip, r4
  return res;
}
 8046d22:	bc30      	pop	{r4, r5}
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8046d24:	4760      	bx	ip
 8046d26:	bf00      	nop
 8046d28:	2000cec0 	.word	0x2000cec0

08046d2c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8046d2c:	b430      	push	{r4, r5}
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8046d2e:	4c05      	ldr	r4, [pc, #20]	; (8046d44 <disk_write+0x18>)
 8046d30:	1825      	adds	r5, r4, r0
 8046d32:	eb04 0480 	add.w	r4, r4, r0, lsl #2
 8046d36:	6860      	ldr	r0, [r4, #4]
 8046d38:	68c4      	ldr	r4, [r0, #12]
 8046d3a:	7a28      	ldrb	r0, [r5, #8]
 8046d3c:	46a4      	mov	ip, r4
  return res;
}
 8046d3e:	bc30      	pop	{r4, r5}
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8046d40:	4760      	bx	ip
 8046d42:	bf00      	nop
 8046d44:	2000cec0 	.word	0x2000cec0

08046d48 <disk_ioctl>:
	void *buff		/* Buffer to send/receive control data */
)
{
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8046d48:	4b05      	ldr	r3, [pc, #20]	; (8046d60 <disk_ioctl+0x18>)
{
 8046d4a:	b410      	push	{r4}
  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8046d4c:	181c      	adds	r4, r3, r0
 8046d4e:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8046d52:	7a20      	ldrb	r0, [r4, #8]
 8046d54:	685b      	ldr	r3, [r3, #4]
  return res;
}
 8046d56:	f85d 4b04 	ldr.w	r4, [sp], #4
  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8046d5a:	691b      	ldr	r3, [r3, #16]
 8046d5c:	4718      	bx	r3
 8046d5e:	bf00      	nop
 8046d60:	2000cec0 	.word	0x2000cec0

08046d64 <ld_dword>:
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
	DWORD rv;

	rv = ptr[3];
	rv = rv << 8 | ptr[2];
 8046d64:	8842      	ldrh	r2, [r0, #2]
	rv = rv << 8 | ptr[1];
 8046d66:	7843      	ldrb	r3, [r0, #1]
	rv = rv << 8 | ptr[0];
 8046d68:	7800      	ldrb	r0, [r0, #0]
	rv = rv << 8 | ptr[1];
 8046d6a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	return rv;
}
 8046d6e:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8046d72:	4770      	bx	lr

08046d74 <st_dword>:
}

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
	*ptr++ = (BYTE)val; val >>= 8;
 8046d74:	0a0b      	lsrs	r3, r1, #8
 8046d76:	7001      	strb	r1, [r0, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8046d78:	7043      	strb	r3, [r0, #1]
 8046d7a:	0c0b      	lsrs	r3, r1, #16
	*ptr++ = (BYTE)val; val >>= 8;
 8046d7c:	0e09      	lsrs	r1, r1, #24
 8046d7e:	7083      	strb	r3, [r0, #2]
	*ptr++ = (BYTE)val;
 8046d80:	70c1      	strb	r1, [r0, #3]
}
 8046d82:	4770      	bx	lr

08046d84 <mem_set>:
	}
}

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8046d84:	4402      	add	r2, r0
	BYTE *d = (BYTE*)dst;

	do {
		*d++ = (BYTE)val;
 8046d86:	f800 1b01 	strb.w	r1, [r0], #1
	} while (--cnt);
 8046d8a:	4290      	cmp	r0, r2
 8046d8c:	d1fb      	bne.n	8046d86 <mem_set+0x2>
}
 8046d8e:	4770      	bx	lr

08046d90 <dec_lock>:
{
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8046d90:	3801      	subs	r0, #1
 8046d92:	2801      	cmp	r0, #1
 8046d94:	d814      	bhi.n	8046dc0 <dec_lock+0x30>
		n = Files[i].ctr;
 8046d96:	490b      	ldr	r1, [pc, #44]	; (8046dc4 <dec_lock+0x34>)
 8046d98:	0102      	lsls	r2, r0, #4
 8046d9a:	1888      	adds	r0, r1, r2
 8046d9c:	8983      	ldrh	r3, [r0, #12]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8046d9e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8046da2:	d104      	bne.n	8046dae <dec_lock+0x1e>
		if (n > 0) n--;				/* Decrement read mode open count */
		Files[i].ctr = n;
 8046da4:	2300      	movs	r3, #0
 8046da6:	8183      	strh	r3, [r0, #12]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8046da8:	2000      	movs	r0, #0
 8046daa:	5088      	str	r0, [r1, r2]
 8046dac:	4770      	bx	lr
		if (n > 0) n--;				/* Decrement read mode open count */
 8046dae:	2b00      	cmp	r3, #0
 8046db0:	d0fa      	beq.n	8046da8 <dec_lock+0x18>
 8046db2:	3b01      	subs	r3, #1
 8046db4:	b29b      	uxth	r3, r3
		Files[i].ctr = n;
 8046db6:	8183      	strh	r3, [r0, #12]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8046db8:	2b00      	cmp	r3, #0
 8046dba:	d0f5      	beq.n	8046da8 <dec_lock+0x18>
		res = FR_OK;
 8046dbc:	2000      	movs	r0, #0
 8046dbe:	4770      	bx	lr
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8046dc0:	2002      	movs	r0, #2
	}
	return res;
}
 8046dc2:	4770      	bx	lr
 8046dc4:	2000ce98 	.word	0x2000ce98

08046dc8 <clust2sect>:
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
	clst -= 2;
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8046dc8:	69c3      	ldr	r3, [r0, #28]
	clst -= 2;
 8046dca:	3902      	subs	r1, #2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8046dcc:	3b02      	subs	r3, #2
 8046dce:	428b      	cmp	r3, r1
	return clst * fs->csize + fs->database;
 8046dd0:	bf83      	ittte	hi
 8046dd2:	8943      	ldrhhi	r3, [r0, #10]
 8046dd4:	6b00      	ldrhi	r0, [r0, #48]	; 0x30
 8046dd6:	fb01 0003 	mlahi	r0, r1, r3, r0
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8046dda:	2000      	movls	r0, #0
}
 8046ddc:	4770      	bx	lr

08046dde <clmt_clust>:
{
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8046dde:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
{
 8046de0:	b510      	push	{r4, lr}
	FATFS *fs = fp->obj.fs;
 8046de2:	6804      	ldr	r4, [r0, #0]
	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8046de4:	3204      	adds	r2, #4
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8046de6:	89a3      	ldrh	r3, [r4, #12]
 8046de8:	fbb1 f1f3 	udiv	r1, r1, r3
 8046dec:	8963      	ldrh	r3, [r4, #10]
 8046dee:	fbb1 f1f3 	udiv	r1, r1, r3
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8046df2:	6810      	ldr	r0, [r2, #0]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8046df4:	b130      	cbz	r0, 8046e04 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8046df6:	4281      	cmp	r1, r0
 8046df8:	d302      	bcc.n	8046e00 <clmt_clust+0x22>
		cl -= ncl; tbl++;		/* Next fragment */
 8046dfa:	1a09      	subs	r1, r1, r0
 8046dfc:	3208      	adds	r2, #8
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8046dfe:	e7f8      	b.n	8046df2 <clmt_clust+0x14>
	}
	return cl + *tbl;	/* Return the cluster number */
 8046e00:	6850      	ldr	r0, [r2, #4]
 8046e02:	4408      	add	r0, r1
}
 8046e04:	bd10      	pop	{r4, pc}

08046e06 <get_ldnumber>:
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8046e06:	6802      	ldr	r2, [r0, #0]
{
 8046e08:	b510      	push	{r4, lr}
	if (*path) {	/* If the pointer is not a null */
 8046e0a:	b152      	cbz	r2, 8046e22 <get_ldnumber+0x1c>
 8046e0c:	4611      	mov	r1, r2
 8046e0e:	460b      	mov	r3, r1
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8046e10:	f811 4b01 	ldrb.w	r4, [r1], #1
 8046e14:	2c20      	cmp	r4, #32
 8046e16:	d90c      	bls.n	8046e32 <get_ldnumber+0x2c>
 8046e18:	2c3a      	cmp	r4, #58	; 0x3a
 8046e1a:	d1f8      	bne.n	8046e0e <get_ldnumber+0x8>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
			tp = *path;
			i = *tp++ - '0';
 8046e1c:	1c51      	adds	r1, r2, #1
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8046e1e:	428b      	cmp	r3, r1
 8046e20:	d002      	beq.n	8046e28 <get_ldnumber+0x22>
	int vol = -1;
 8046e22:	f04f 30ff 	mov.w	r0, #4294967295
 8046e26:	e005      	b.n	8046e34 <get_ldnumber+0x2e>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8046e28:	7812      	ldrb	r2, [r2, #0]
 8046e2a:	2a30      	cmp	r2, #48	; 0x30
 8046e2c:	d1f9      	bne.n	8046e22 <get_ldnumber+0x1c>
					vol = (int)i;
					*path = ++tt;
 8046e2e:	3301      	adds	r3, #1
 8046e30:	6003      	str	r3, [r0, #0]
			return vol;
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8046e32:	2000      	movs	r0, #0
#endif
	}
	return vol;
}
 8046e34:	bd10      	pop	{r4, pc}

08046e36 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8046e36:	b538      	push	{r3, r4, r5, lr}
 8046e38:	460d      	mov	r5, r1
	FRESULT res = FR_INVALID_OBJECT;


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8046e3a:	4604      	mov	r4, r0
 8046e3c:	b918      	cbnz	r0, 8046e46 <validate+0x10>
	FRESULT res = FR_INVALID_OBJECT;
 8046e3e:	2009      	movs	r0, #9
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8046e40:	2300      	movs	r3, #0
 8046e42:	602b      	str	r3, [r5, #0]
	return res;
}
 8046e44:	bd38      	pop	{r3, r4, r5, pc}
	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8046e46:	6803      	ldr	r3, [r0, #0]
 8046e48:	2b00      	cmp	r3, #0
 8046e4a:	d0f8      	beq.n	8046e3e <validate+0x8>
 8046e4c:	781a      	ldrb	r2, [r3, #0]
 8046e4e:	2a00      	cmp	r2, #0
 8046e50:	d0f5      	beq.n	8046e3e <validate+0x8>
 8046e52:	8881      	ldrh	r1, [r0, #4]
 8046e54:	88da      	ldrh	r2, [r3, #6]
 8046e56:	4291      	cmp	r1, r2
 8046e58:	d1f1      	bne.n	8046e3e <validate+0x8>
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8046e5a:	7858      	ldrb	r0, [r3, #1]
 8046e5c:	f7ff ff3e 	bl	8046cdc <disk_status>
 8046e60:	f010 0001 	ands.w	r0, r0, #1
 8046e64:	d1eb      	bne.n	8046e3e <validate+0x8>
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8046e66:	6823      	ldr	r3, [r4, #0]
 8046e68:	e7eb      	b.n	8046e42 <validate+0xc>

08046e6a <mem_cpy.part.0>:
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8046e6a:	3801      	subs	r0, #1
 8046e6c:	440a      	add	r2, r1
			*d++ = *s++;
 8046e6e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8046e72:	f800 3f01 	strb.w	r3, [r0, #1]!
		} while (--cnt);
 8046e76:	4291      	cmp	r1, r2
 8046e78:	d1f9      	bne.n	8046e6e <mem_cpy.part.0+0x4>
}
 8046e7a:	4770      	bx	lr

08046e7c <st_clust.isra.2>:
	*ptr++ = (BYTE)val; val >>= 8;
 8046e7c:	f3c2 2307 	ubfx	r3, r2, #8, #8
 8046e80:	768a      	strb	r2, [r1, #26]
	*ptr++ = (BYTE)val;
 8046e82:	76cb      	strb	r3, [r1, #27]
	if (fs->fs_type == FS_FAT32) {
 8046e84:	7803      	ldrb	r3, [r0, #0]
 8046e86:	2b03      	cmp	r3, #3
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8046e88:	bf01      	itttt	eq
 8046e8a:	0c12      	lsreq	r2, r2, #16
	*ptr++ = (BYTE)val; val >>= 8;
 8046e8c:	750a      	strbeq	r2, [r1, #20]
 8046e8e:	0a12      	lsreq	r2, r2, #8
	*ptr++ = (BYTE)val;
 8046e90:	754a      	strbeq	r2, [r1, #21]
}
 8046e92:	4770      	bx	lr

08046e94 <sync_window.part.4>:
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
 8046e94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		wsect = fs->winsect;	/* Current sector number */
 8046e96:	6b45      	ldr	r5, [r0, #52]	; 0x34
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8046e98:	f100 0738 	add.w	r7, r0, #56	; 0x38
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
 8046e9c:	4604      	mov	r4, r0
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8046e9e:	2301      	movs	r3, #1
 8046ea0:	462a      	mov	r2, r5
 8046ea2:	4639      	mov	r1, r7
 8046ea4:	7840      	ldrb	r0, [r0, #1]
 8046ea6:	f7ff ff41 	bl	8046d2c <disk_write>
 8046eaa:	b9a0      	cbnz	r0, 8046ed6 <sync_window.part.4+0x42>
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8046eac:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8046eae:	6a22      	ldr	r2, [r4, #32]
			fs->wflag = 0;
 8046eb0:	70e0      	strb	r0, [r4, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8046eb2:	1aeb      	subs	r3, r5, r3
 8046eb4:	4293      	cmp	r3, r2
 8046eb6:	d301      	bcc.n	8046ebc <sync_window.part.4+0x28>
	FRESULT res = FR_OK;
 8046eb8:	2000      	movs	r0, #0
}
 8046eba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8046ebc:	78a6      	ldrb	r6, [r4, #2]
 8046ebe:	2e01      	cmp	r6, #1
 8046ec0:	d9fa      	bls.n	8046eb8 <sync_window.part.4+0x24>
					wsect += fs->fsize;
 8046ec2:	6a23      	ldr	r3, [r4, #32]
					disk_write(fs->drv, fs->win, wsect, 1);
 8046ec4:	7860      	ldrb	r0, [r4, #1]
					wsect += fs->fsize;
 8046ec6:	441d      	add	r5, r3
					disk_write(fs->drv, fs->win, wsect, 1);
 8046ec8:	462a      	mov	r2, r5
 8046eca:	2301      	movs	r3, #1
 8046ecc:	4639      	mov	r1, r7
 8046ece:	f7ff ff2d 	bl	8046d2c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8046ed2:	3e01      	subs	r6, #1
 8046ed4:	e7f3      	b.n	8046ebe <sync_window.part.4+0x2a>
			res = FR_DISK_ERR;
 8046ed6:	2001      	movs	r0, #1
 8046ed8:	e7ef      	b.n	8046eba <sync_window.part.4+0x26>

08046eda <sync_window>:
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8046eda:	78c3      	ldrb	r3, [r0, #3]
 8046edc:	b10b      	cbz	r3, 8046ee2 <sync_window+0x8>
 8046ede:	f7ff bfd9 	b.w	8046e94 <sync_window.part.4>
}
 8046ee2:	4618      	mov	r0, r3
 8046ee4:	4770      	bx	lr

08046ee6 <move_window>:
	if (sector != fs->winsect) {	/* Window offset changed? */
 8046ee6:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8046ee8:	428b      	cmp	r3, r1
{
 8046eea:	b570      	push	{r4, r5, r6, lr}
 8046eec:	4606      	mov	r6, r0
 8046eee:	460d      	mov	r5, r1
	if (sector != fs->winsect) {	/* Window offset changed? */
 8046ef0:	d012      	beq.n	8046f18 <move_window+0x32>
		res = sync_window(fs);		/* Write-back changes */
 8046ef2:	f7ff fff2 	bl	8046eda <sync_window>
		if (res == FR_OK) {			/* Fill sector window with new data */
 8046ef6:	4604      	mov	r4, r0
 8046ef8:	b960      	cbnz	r0, 8046f14 <move_window+0x2e>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8046efa:	462a      	mov	r2, r5
 8046efc:	2301      	movs	r3, #1
 8046efe:	f106 0138 	add.w	r1, r6, #56	; 0x38
 8046f02:	7870      	ldrb	r0, [r6, #1]
 8046f04:	f7ff ff04 	bl	8046d10 <disk_read>
 8046f08:	2800      	cmp	r0, #0
				res = FR_DISK_ERR;
 8046f0a:	bf1c      	itt	ne
 8046f0c:	f04f 35ff 	movne.w	r5, #4294967295
 8046f10:	2401      	movne	r4, #1
			fs->winsect = sector;
 8046f12:	6375      	str	r5, [r6, #52]	; 0x34
}
 8046f14:	4620      	mov	r0, r4
 8046f16:	bd70      	pop	{r4, r5, r6, pc}
	FRESULT res = FR_OK;
 8046f18:	2400      	movs	r4, #0
 8046f1a:	e7fb      	b.n	8046f14 <move_window+0x2e>

08046f1c <check_fs>:
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8046f1c:	2300      	movs	r3, #0
{
 8046f1e:	b510      	push	{r4, lr}
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8046f20:	70c3      	strb	r3, [r0, #3]
 8046f22:	f04f 33ff 	mov.w	r3, #4294967295
 8046f26:	6343      	str	r3, [r0, #52]	; 0x34
{
 8046f28:	4604      	mov	r4, r0
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8046f2a:	f7ff ffdc 	bl	8046ee6 <move_window>
 8046f2e:	bb30      	cbnz	r0, 8046f7e <check_fs+0x62>
	rv = rv << 8 | ptr[0];
 8046f30:	f894 2237 	ldrb.w	r2, [r4, #567]	; 0x237
 8046f34:	f894 3236 	ldrb.w	r3, [r4, #566]	; 0x236
 8046f38:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8046f3c:	f64a 2255 	movw	r2, #43605	; 0xaa55
 8046f40:	4293      	cmp	r3, r2
 8046f42:	d11e      	bne.n	8046f82 <check_fs+0x66>
	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8046f44:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 8046f48:	2be9      	cmp	r3, #233	; 0xe9
 8046f4a:	d005      	beq.n	8046f58 <check_fs+0x3c>
 8046f4c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8046f4e:	4a10      	ldr	r2, [pc, #64]	; (8046f90 <check_fs+0x74>)
 8046f50:	f003 13ff 	and.w	r3, r3, #16711935	; 0xff00ff
 8046f54:	4293      	cmp	r3, r2
 8046f56:	d116      	bne.n	8046f86 <check_fs+0x6a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8046f58:	f104 006e 	add.w	r0, r4, #110	; 0x6e
 8046f5c:	f7ff ff02 	bl	8046d64 <ld_dword>
 8046f60:	4b0c      	ldr	r3, [pc, #48]	; (8046f94 <check_fs+0x78>)
 8046f62:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8046f66:	4298      	cmp	r0, r3
 8046f68:	d00f      	beq.n	8046f8a <check_fs+0x6e>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8046f6a:	f104 008a 	add.w	r0, r4, #138	; 0x8a
 8046f6e:	f7ff fef9 	bl	8046d64 <ld_dword>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8046f72:	4b09      	ldr	r3, [pc, #36]	; (8046f98 <check_fs+0x7c>)
 8046f74:	4298      	cmp	r0, r3
 8046f76:	bf14      	ite	ne
 8046f78:	2002      	movne	r0, #2
 8046f7a:	2000      	moveq	r0, #0
}
 8046f7c:	bd10      	pop	{r4, pc}
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8046f7e:	2004      	movs	r0, #4
 8046f80:	e7fc      	b.n	8046f7c <check_fs+0x60>
	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8046f82:	2003      	movs	r0, #3
 8046f84:	e7fa      	b.n	8046f7c <check_fs+0x60>
	return 2;
 8046f86:	2002      	movs	r0, #2
 8046f88:	e7f8      	b.n	8046f7c <check_fs+0x60>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8046f8a:	2000      	movs	r0, #0
 8046f8c:	e7f6      	b.n	8046f7c <check_fs+0x60>
 8046f8e:	bf00      	nop
 8046f90:	009000eb 	.word	0x009000eb
 8046f94:	00544146 	.word	0x00544146
 8046f98:	33544146 	.word	0x33544146

08046f9c <find_volume>:
{
 8046f9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	*rfs = 0;
 8046fa0:	2300      	movs	r3, #0
{
 8046fa2:	b085      	sub	sp, #20
	*rfs = 0;
 8046fa4:	600b      	str	r3, [r1, #0]
{
 8046fa6:	4688      	mov	r8, r1
 8046fa8:	4615      	mov	r5, r2
	vol = get_ldnumber(path);
 8046faa:	f7ff ff2c 	bl	8046e06 <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 8046fae:	1e07      	subs	r7, r0, #0
 8046fb0:	f2c0 815e 	blt.w	8047270 <find_volume+0x2d4>
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8046fb4:	4eb2      	ldr	r6, [pc, #712]	; (8047280 <find_volume+0x2e4>)
 8046fb6:	eb06 0387 	add.w	r3, r6, r7, lsl #2
 8046fba:	6a1c      	ldr	r4, [r3, #32]
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8046fbc:	2c00      	cmp	r4, #0
 8046fbe:	f000 8159 	beq.w	8047274 <find_volume+0x2d8>
	*rfs = fs;							/* Return pointer to the file system object */
 8046fc2:	f8c8 4000 	str.w	r4, [r8]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8046fc6:	7823      	ldrb	r3, [r4, #0]
	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8046fc8:	f005 05fe 	and.w	r5, r5, #254	; 0xfe
	if (fs->fs_type) {					/* If the volume has been mounted */
 8046fcc:	b173      	cbz	r3, 8046fec <find_volume+0x50>
		stat = disk_status(fs->drv);
 8046fce:	7860      	ldrb	r0, [r4, #1]
 8046fd0:	f7ff fe84 	bl	8046cdc <disk_status>
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8046fd4:	07c1      	lsls	r1, r0, #31
 8046fd6:	d409      	bmi.n	8046fec <find_volume+0x50>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8046fd8:	2d00      	cmp	r5, #0
 8046fda:	f000 814d 	beq.w	8047278 <find_volume+0x2dc>
 8046fde:	f010 0004 	ands.w	r0, r0, #4
 8046fe2:	d000      	beq.n	8046fe6 <find_volume+0x4a>
				return FR_WRITE_PROTECTED;
 8046fe4:	200a      	movs	r0, #10
}
 8046fe6:	b005      	add	sp, #20
 8046fe8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	fs->fs_type = 0;					/* Clear the file system object */
 8046fec:	2300      	movs	r3, #0
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8046fee:	b2f8      	uxtb	r0, r7
	fs->fs_type = 0;					/* Clear the file system object */
 8046ff0:	7023      	strb	r3, [r4, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8046ff2:	7060      	strb	r0, [r4, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8046ff4:	f7ff fe7c 	bl	8046cf0 <disk_initialize>
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8046ff8:	07c2      	lsls	r2, r0, #31
 8046ffa:	f100 813f 	bmi.w	804727c <find_volume+0x2e0>
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8046ffe:	b10d      	cbz	r5, 8047004 <find_volume+0x68>
 8047000:	0743      	lsls	r3, r0, #29
 8047002:	d4ef      	bmi.n	8046fe4 <find_volume+0x48>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 8047004:	f104 020c 	add.w	r2, r4, #12
 8047008:	2102      	movs	r1, #2
 804700a:	7860      	ldrb	r0, [r4, #1]
 804700c:	f7ff fe9c 	bl	8046d48 <disk_ioctl>
 8047010:	b108      	cbz	r0, 8047016 <find_volume+0x7a>
 8047012:	2001      	movs	r0, #1
 8047014:	e7e7      	b.n	8046fe6 <find_volume+0x4a>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 8047016:	89a5      	ldrh	r5, [r4, #12]
 8047018:	f5a5 7300 	sub.w	r3, r5, #512	; 0x200
 804701c:	f5b3 6f60 	cmp.w	r3, #3584	; 0xe00
 8047020:	d8f7      	bhi.n	8047012 <find_volume+0x76>
 8047022:	1e69      	subs	r1, r5, #1
 8047024:	400d      	ands	r5, r1
 8047026:	d1f4      	bne.n	8047012 <find_volume+0x76>
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8047028:	4629      	mov	r1, r5
 804702a:	4620      	mov	r0, r4
 804702c:	f7ff ff76 	bl	8046f1c <check_fs>
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8047030:	2802      	cmp	r0, #2
 8047032:	f040 8101 	bne.w	8047238 <find_volume+0x29c>
 8047036:	f504 77ff 	add.w	r7, r4, #510	; 0x1fe
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 804703a:	f817 0c04 	ldrb.w	r0, [r7, #-4]
 804703e:	b110      	cbz	r0, 8047046 <find_volume+0xaa>
 8047040:	4638      	mov	r0, r7
 8047042:	f7ff fe8f 	bl	8046d64 <ld_dword>
 8047046:	f84d 0025 	str.w	r0, [sp, r5, lsl #2]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 804704a:	3501      	adds	r5, #1
 804704c:	2d04      	cmp	r5, #4
 804704e:	f107 0710 	add.w	r7, r7, #16
 8047052:	d1f2      	bne.n	804703a <find_volume+0x9e>
 8047054:	2500      	movs	r5, #0
			bsect = br[i];
 8047056:	f85d 7025 	ldr.w	r7, [sp, r5, lsl #2]
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 804705a:	2f00      	cmp	r7, #0
 804705c:	f000 80e4 	beq.w	8047228 <find_volume+0x28c>
 8047060:	4639      	mov	r1, r7
 8047062:	4620      	mov	r0, r4
 8047064:	f7ff ff5a 	bl	8046f1c <check_fs>
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8047068:	2801      	cmp	r0, #1
 804706a:	f200 80de 	bhi.w	804722a <find_volume+0x28e>
	rv = rv << 8 | ptr[0];
 804706e:	f894 2044 	ldrb.w	r2, [r4, #68]	; 0x44
 8047072:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8047076:	89a1      	ldrh	r1, [r4, #12]
 8047078:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 804707c:	4299      	cmp	r1, r3
 804707e:	f040 80e0 	bne.w	8047242 <find_volume+0x2a6>
	rv = rv << 8 | ptr[0];
 8047082:	f894 304f 	ldrb.w	r3, [r4, #79]	; 0x4f
 8047086:	f894 904e 	ldrb.w	r9, [r4, #78]	; 0x4e
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 804708a:	ea59 2903 	orrs.w	r9, r9, r3, lsl #8
 804708e:	d104      	bne.n	804709a <find_volume+0xfe>
 8047090:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8047094:	f7ff fe66 	bl	8046d64 <ld_dword>
 8047098:	4681      	mov	r9, r0
		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 804709a:	f894 5048 	ldrb.w	r5, [r4, #72]	; 0x48
		fs->fsize = fasize;
 804709e:	f8c4 9020 	str.w	r9, [r4, #32]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 80470a2:	1e6b      	subs	r3, r5, #1
 80470a4:	2b01      	cmp	r3, #1
		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 80470a6:	70a5      	strb	r5, [r4, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 80470a8:	f200 80cb 	bhi.w	8047242 <find_volume+0x2a6>
		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 80470ac:	f894 8045 	ldrb.w	r8, [r4, #69]	; 0x45
 80470b0:	fa1f f388 	uxth.w	r3, r8
 80470b4:	8163      	strh	r3, [r4, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 80470b6:	2b00      	cmp	r3, #0
 80470b8:	f000 80c3 	beq.w	8047242 <find_volume+0x2a6>
 80470bc:	f108 33ff 	add.w	r3, r8, #4294967295
 80470c0:	ea13 0f08 	tst.w	r3, r8
 80470c4:	f040 80bd 	bne.w	8047242 <find_volume+0x2a6>
	rv = rv << 8 | ptr[0];
 80470c8:	f894 304a 	ldrb.w	r3, [r4, #74]	; 0x4a
 80470cc:	f894 a049 	ldrb.w	sl, [r4, #73]	; 0x49
 80470d0:	ea4a 2a03 	orr.w	sl, sl, r3, lsl #8
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 80470d4:	094b      	lsrs	r3, r1, #5
 80470d6:	fbba fbf3 	udiv	fp, sl, r3
 80470da:	fb03 a31b 	mls	r3, r3, fp, sl
 80470de:	b29b      	uxth	r3, r3
		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 80470e0:	f8a4 a008 	strh.w	sl, [r4, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 80470e4:	2b00      	cmp	r3, #0
 80470e6:	f040 80ac 	bne.w	8047242 <find_volume+0x2a6>
	rv = rv << 8 | ptr[0];
 80470ea:	f894 304c 	ldrb.w	r3, [r4, #76]	; 0x4c
 80470ee:	f894 004b 	ldrb.w	r0, [r4, #75]	; 0x4b
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 80470f2:	ea50 2003 	orrs.w	r0, r0, r3, lsl #8
 80470f6:	d103      	bne.n	8047100 <find_volume+0x164>
 80470f8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80470fc:	f7ff fe32 	bl	8046d64 <ld_dword>
	rv = rv << 8 | ptr[0];
 8047100:	f894 2047 	ldrb.w	r2, [r4, #71]	; 0x47
 8047104:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8047108:	ea53 2302 	orrs.w	r3, r3, r2, lsl #8
 804710c:	f000 8099 	beq.w	8047242 <find_volume+0x2a6>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8047110:	fb09 fc05 	mul.w	ip, r9, r5
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8047114:	eb0b 0203 	add.w	r2, fp, r3
 8047118:	4462      	add	r2, ip
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 804711a:	4290      	cmp	r0, r2
 804711c:	f0c0 8091 	bcc.w	8047242 <find_volume+0x2a6>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8047120:	1a80      	subs	r0, r0, r2
 8047122:	fbb0 f0f8 	udiv	r0, r0, r8
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8047126:	2800      	cmp	r0, #0
 8047128:	f000 808b 	beq.w	8047242 <find_volume+0x2a6>
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 804712c:	f64f 78f5 	movw	r8, #65525	; 0xfff5
 8047130:	4540      	cmp	r0, r8
 8047132:	bf8c      	ite	hi
 8047134:	f04f 0803 	movhi.w	r8, #3
 8047138:	f04f 0802 	movls.w	r8, #2
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 804713c:	f640 75f5 	movw	r5, #4085	; 0xff5
 8047140:	42a8      	cmp	r0, r5
 8047142:	bf98      	it	ls
 8047144:	f04f 0801 	movls.w	r8, #1
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8047148:	443b      	add	r3, r7
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 804714a:	1c85      	adds	r5, r0, #2
		fs->database = bsect + sysect;					/* Data start sector */
 804714c:	443a      	add	r2, r7
		if (fmt == FS_FAT32) {
 804714e:	f1b8 0f03 	cmp.w	r8, #3
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8047152:	61e5      	str	r5, [r4, #28]
		fs->volbase = bsect;							/* Volume start sector */
 8047154:	6267      	str	r7, [r4, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8047156:	62a3      	str	r3, [r4, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 8047158:	6322      	str	r2, [r4, #48]	; 0x30
		if (fmt == FS_FAT32) {
 804715a:	d176      	bne.n	804724a <find_volume+0x2ae>
	rv = rv << 8 | ptr[0];
 804715c:	f894 2063 	ldrb.w	r2, [r4, #99]	; 0x63
 8047160:	f894 3062 	ldrb.w	r3, [r4, #98]	; 0x62
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8047164:	ea53 2302 	orrs.w	r3, r3, r2, lsl #8
 8047168:	d16b      	bne.n	8047242 <find_volume+0x2a6>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 804716a:	f1ba 0f00 	cmp.w	sl, #0
 804716e:	d168      	bne.n	8047242 <find_volume+0x2a6>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8047170:	f104 0064 	add.w	r0, r4, #100	; 0x64
 8047174:	f7ff fdf6 	bl	8046d64 <ld_dword>
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8047178:	00ad      	lsls	r5, r5, #2
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 804717a:	62e0      	str	r0, [r4, #44]	; 0x2c
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 804717c:	1e4b      	subs	r3, r1, #1
 804717e:	441d      	add	r5, r3
 8047180:	fbb5 f1f1 	udiv	r1, r5, r1
 8047184:	4549      	cmp	r1, r9
 8047186:	d85c      	bhi.n	8047242 <find_volume+0x2a6>
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8047188:	f04f 33ff 	mov.w	r3, #4294967295
 804718c:	e9c4 3304 	strd	r3, r3, [r4, #16]
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8047190:	f1b8 0f03 	cmp.w	r8, #3
		fs->fsi_flag = 0x80;
 8047194:	f04f 0380 	mov.w	r3, #128	; 0x80
 8047198:	7123      	strb	r3, [r4, #4]
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 804719a:	d12f      	bne.n	80471fc <find_volume+0x260>
	rv = rv << 8 | ptr[0];
 804719c:	f894 2069 	ldrb.w	r2, [r4, #105]	; 0x69
 80471a0:	f894 3068 	ldrb.w	r3, [r4, #104]	; 0x68
 80471a4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 80471a8:	2b01      	cmp	r3, #1
 80471aa:	d127      	bne.n	80471fc <find_volume+0x260>
			&& move_window(fs, bsect + 1) == FR_OK)
 80471ac:	1c79      	adds	r1, r7, #1
 80471ae:	4620      	mov	r0, r4
 80471b0:	f7ff fe99 	bl	8046ee6 <move_window>
 80471b4:	bb10      	cbnz	r0, 80471fc <find_volume+0x260>
	rv = rv << 8 | ptr[0];
 80471b6:	f894 2237 	ldrb.w	r2, [r4, #567]	; 0x237
 80471ba:	f894 3236 	ldrb.w	r3, [r4, #566]	; 0x236
			fs->fsi_flag = 0;
 80471be:	7120      	strb	r0, [r4, #4]
	rv = rv << 8 | ptr[0];
 80471c0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 80471c4:	f64a 2255 	movw	r2, #43605	; 0xaa55
 80471c8:	4293      	cmp	r3, r2
 80471ca:	d117      	bne.n	80471fc <find_volume+0x260>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 80471cc:	f104 0038 	add.w	r0, r4, #56	; 0x38
 80471d0:	f7ff fdc8 	bl	8046d64 <ld_dword>
 80471d4:	4b2b      	ldr	r3, [pc, #172]	; (8047284 <find_volume+0x2e8>)
 80471d6:	4298      	cmp	r0, r3
 80471d8:	d110      	bne.n	80471fc <find_volume+0x260>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 80471da:	f504 7007 	add.w	r0, r4, #540	; 0x21c
 80471de:	f7ff fdc1 	bl	8046d64 <ld_dword>
 80471e2:	4b29      	ldr	r3, [pc, #164]	; (8047288 <find_volume+0x2ec>)
 80471e4:	4298      	cmp	r0, r3
 80471e6:	d109      	bne.n	80471fc <find_volume+0x260>
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 80471e8:	f504 7008 	add.w	r0, r4, #544	; 0x220
 80471ec:	f7ff fdba 	bl	8046d64 <ld_dword>
 80471f0:	6160      	str	r0, [r4, #20]
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 80471f2:	f504 7009 	add.w	r0, r4, #548	; 0x224
 80471f6:	f7ff fdb5 	bl	8046d64 <ld_dword>
 80471fa:	6120      	str	r0, [r4, #16]
	fs->id = ++Fsid;		/* File system mount ID */
 80471fc:	8cb3      	ldrh	r3, [r6, #36]	; 0x24
		if (Files[i].fs == fs) Files[i].fs = 0;
 80471fe:	6832      	ldr	r2, [r6, #0]
	fs->fs_type = fmt;		/* FAT sub-type */
 8047200:	f884 8000 	strb.w	r8, [r4]
	fs->id = ++Fsid;		/* File system mount ID */
 8047204:	3301      	adds	r3, #1
 8047206:	b29b      	uxth	r3, r3
		if (Files[i].fs == fs) Files[i].fs = 0;
 8047208:	4294      	cmp	r4, r2
	fs->id = ++Fsid;		/* File system mount ID */
 804720a:	84b3      	strh	r3, [r6, #36]	; 0x24
 804720c:	80e3      	strh	r3, [r4, #6]
	fs->cdir = 0;			/* Initialize current directory */
 804720e:	f04f 0300 	mov.w	r3, #0
		if (Files[i].fs == fs) Files[i].fs = 0;
 8047212:	bf08      	it	eq
 8047214:	6033      	streq	r3, [r6, #0]
	fs->cdir = 0;			/* Initialize current directory */
 8047216:	61a3      	str	r3, [r4, #24]
		if (Files[i].fs == fs) Files[i].fs = 0;
 8047218:	6933      	ldr	r3, [r6, #16]
 804721a:	429c      	cmp	r4, r3
 804721c:	f04f 0000 	mov.w	r0, #0
 8047220:	f47f aee1 	bne.w	8046fe6 <find_volume+0x4a>
 8047224:	6130      	str	r0, [r6, #16]
 8047226:	e6de      	b.n	8046fe6 <find_volume+0x4a>
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8047228:	2003      	movs	r0, #3
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 804722a:	3501      	adds	r5, #1
 804722c:	2d04      	cmp	r5, #4
 804722e:	f47f af12 	bne.w	8047056 <find_volume+0xba>
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8047232:	2804      	cmp	r0, #4
 8047234:	d105      	bne.n	8047242 <find_volume+0x2a6>
 8047236:	e6ec      	b.n	8047012 <find_volume+0x76>
 8047238:	2804      	cmp	r0, #4
 804723a:	f43f aeea 	beq.w	8047012 <find_volume+0x76>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 804723e:	2801      	cmp	r0, #1
 8047240:	d901      	bls.n	8047246 <find_volume+0x2aa>
 8047242:	200d      	movs	r0, #13
 8047244:	e6cf      	b.n	8046fe6 <find_volume+0x4a>
	bsect = 0;
 8047246:	462f      	mov	r7, r5
 8047248:	e711      	b.n	804706e <find_volume+0xd2>
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 804724a:	f1ba 0f00 	cmp.w	sl, #0
 804724e:	d0f8      	beq.n	8047242 <find_volume+0x2a6>
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8047250:	f1b8 0f02 	cmp.w	r8, #2
 8047254:	ea4f 0045 	mov.w	r0, r5, lsl #1
 8047258:	bf18      	it	ne
 804725a:	1940      	addne	r0, r0, r5
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 804725c:	4463      	add	r3, ip
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 804725e:	bf18      	it	ne
 8047260:	f005 0501 	andne.w	r5, r5, #1
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8047264:	62e3      	str	r3, [r4, #44]	; 0x2c
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8047266:	bf0c      	ite	eq
 8047268:	4605      	moveq	r5, r0
 804726a:	eb05 0550 	addne.w	r5, r5, r0, lsr #1
 804726e:	e785      	b.n	804717c <find_volume+0x1e0>
	if (vol < 0) return FR_INVALID_DRIVE;
 8047270:	200b      	movs	r0, #11
 8047272:	e6b8      	b.n	8046fe6 <find_volume+0x4a>
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8047274:	200c      	movs	r0, #12
 8047276:	e6b6      	b.n	8046fe6 <find_volume+0x4a>
			return FR_OK;				/* The file system object is valid */
 8047278:	4628      	mov	r0, r5
 804727a:	e6b4      	b.n	8046fe6 <find_volume+0x4a>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 804727c:	2003      	movs	r0, #3
 804727e:	e6b2      	b.n	8046fe6 <find_volume+0x4a>
 8047280:	2000ce98 	.word	0x2000ce98
 8047284:	41615252 	.word	0x41615252
 8047288:	61417272 	.word	0x61417272

0804728c <put_fat>:
	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 804728c:	2901      	cmp	r1, #1
{
 804728e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8047292:	4604      	mov	r4, r0
 8047294:	460d      	mov	r5, r1
 8047296:	4617      	mov	r7, r2
	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8047298:	f240 808a 	bls.w	80473b0 <put_fat+0x124>
 804729c:	69c3      	ldr	r3, [r0, #28]
 804729e:	428b      	cmp	r3, r1
 80472a0:	f240 8086 	bls.w	80473b0 <put_fat+0x124>
		switch (fs->fs_type) {
 80472a4:	7803      	ldrb	r3, [r0, #0]
 80472a6:	2b02      	cmp	r3, #2
 80472a8:	d049      	beq.n	804733e <put_fat+0xb2>
 80472aa:	2b03      	cmp	r3, #3
 80472ac:	d060      	beq.n	8047370 <put_fat+0xe4>
 80472ae:	2b01      	cmp	r3, #1
 80472b0:	d17e      	bne.n	80473b0 <put_fat+0x124>
			bc = (UINT)clst; bc += bc / 2;
 80472b2:	eb01 0a51 	add.w	sl, r1, r1, lsr #1
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80472b6:	6a81      	ldr	r1, [r0, #40]	; 0x28
 80472b8:	8983      	ldrh	r3, [r0, #12]
 80472ba:	fbba f3f3 	udiv	r3, sl, r3
 80472be:	4419      	add	r1, r3
 80472c0:	f7ff fe11 	bl	8046ee6 <move_window>
 80472c4:	4606      	mov	r6, r0
			if (res != FR_OK) break;
 80472c6:	bb78      	cbnz	r0, 8047328 <put_fat+0x9c>
			p = fs->win + bc++ % SS(fs);
 80472c8:	89a3      	ldrh	r3, [r4, #12]
 80472ca:	fbba f2f3 	udiv	r2, sl, r3
 80472ce:	f104 0838 	add.w	r8, r4, #56	; 0x38
 80472d2:	fb03 a212 	mls	r2, r3, r2, sl
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 80472d6:	f015 0501 	ands.w	r5, r5, #1
 80472da:	bf1f      	itttt	ne
 80472dc:	f818 3002 	ldrbne.w	r3, [r8, r2]
 80472e0:	f003 010f 	andne.w	r1, r3, #15
 80472e4:	013b      	lslne	r3, r7, #4
 80472e6:	f003 03f0 	andne.w	r3, r3, #240	; 0xf0
 80472ea:	bf14      	ite	ne
 80472ec:	430b      	orrne	r3, r1
 80472ee:	b2fb      	uxtbeq	r3, r7
 80472f0:	f808 3002 	strb.w	r3, [r8, r2]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80472f4:	6aa1      	ldr	r1, [r4, #40]	; 0x28
			fs->wflag = 1;
 80472f6:	2301      	movs	r3, #1
 80472f8:	70e3      	strb	r3, [r4, #3]
			p = fs->win + bc++ % SS(fs);
 80472fa:	f10a 0901 	add.w	r9, sl, #1
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80472fe:	89a3      	ldrh	r3, [r4, #12]
 8047300:	fbb9 f3f3 	udiv	r3, r9, r3
 8047304:	4620      	mov	r0, r4
 8047306:	4419      	add	r1, r3
 8047308:	f7ff fded 	bl	8046ee6 <move_window>
			if (res != FR_OK) break;
 804730c:	4606      	mov	r6, r0
 804730e:	b958      	cbnz	r0, 8047328 <put_fat+0x9c>
			p = fs->win + bc % SS(fs);
 8047310:	89a3      	ldrh	r3, [r4, #12]
 8047312:	fbb9 f2f3 	udiv	r2, r9, r3
 8047316:	fb03 9212 	mls	r2, r3, r2, r9
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 804731a:	b145      	cbz	r5, 804732e <put_fat+0xa2>
 804731c:	f3c7 1707 	ubfx	r7, r7, #4, #8
 8047320:	f808 7002 	strb.w	r7, [r8, r2]
			fs->wflag = 1;
 8047324:	2301      	movs	r3, #1
 8047326:	70e3      	strb	r3, [r4, #3]
}
 8047328:	4630      	mov	r0, r6
 804732a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 804732e:	f818 3002 	ldrb.w	r3, [r8, r2]
 8047332:	f3c7 2703 	ubfx	r7, r7, #8, #4
 8047336:	f023 030f 	bic.w	r3, r3, #15
 804733a:	431f      	orrs	r7, r3
 804733c:	e7f0      	b.n	8047320 <put_fat+0x94>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 804733e:	8983      	ldrh	r3, [r0, #12]
 8047340:	085b      	lsrs	r3, r3, #1
 8047342:	fbb1 f3f3 	udiv	r3, r1, r3
 8047346:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8047348:	4419      	add	r1, r3
 804734a:	f7ff fdcc 	bl	8046ee6 <move_window>
			if (res != FR_OK) break;
 804734e:	4606      	mov	r6, r0
 8047350:	2800      	cmp	r0, #0
 8047352:	d1e9      	bne.n	8047328 <put_fat+0x9c>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8047354:	89a1      	ldrh	r1, [r4, #12]
 8047356:	006d      	lsls	r5, r5, #1
 8047358:	f104 0238 	add.w	r2, r4, #56	; 0x38
 804735c:	fbb5 f3f1 	udiv	r3, r5, r1
 8047360:	fb01 5513 	mls	r5, r1, r3, r5
 8047364:	1953      	adds	r3, r2, r5
	*ptr++ = (BYTE)val; val >>= 8;
 8047366:	5557      	strb	r7, [r2, r5]
 8047368:	f3c7 2707 	ubfx	r7, r7, #8, #8
	*ptr++ = (BYTE)val;
 804736c:	705f      	strb	r7, [r3, #1]
 804736e:	e7d9      	b.n	8047324 <put_fat+0x98>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8047370:	8983      	ldrh	r3, [r0, #12]
 8047372:	089b      	lsrs	r3, r3, #2
 8047374:	fbb1 f3f3 	udiv	r3, r1, r3
 8047378:	6a81      	ldr	r1, [r0, #40]	; 0x28
 804737a:	4419      	add	r1, r3
 804737c:	f7ff fdb3 	bl	8046ee6 <move_window>
			if (res != FR_OK) break;
 8047380:	4606      	mov	r6, r0
 8047382:	2800      	cmp	r0, #0
 8047384:	d1d0      	bne.n	8047328 <put_fat+0x9c>
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8047386:	89a1      	ldrh	r1, [r4, #12]
 8047388:	00ad      	lsls	r5, r5, #2
 804738a:	f104 0338 	add.w	r3, r4, #56	; 0x38
 804738e:	fbb5 f2f1 	udiv	r2, r5, r1
 8047392:	fb01 5512 	mls	r5, r1, r2, r5
 8047396:	441d      	add	r5, r3
 8047398:	4628      	mov	r0, r5
 804739a:	f7ff fce3 	bl	8046d64 <ld_dword>
 804739e:	f027 4770 	bic.w	r7, r7, #4026531840	; 0xf0000000
 80473a2:	f000 4170 	and.w	r1, r0, #4026531840	; 0xf0000000
			st_dword(fs->win + clst * 4 % SS(fs), val);
 80473a6:	4339      	orrs	r1, r7
 80473a8:	4628      	mov	r0, r5
 80473aa:	f7ff fce3 	bl	8046d74 <st_dword>
 80473ae:	e7b9      	b.n	8047324 <put_fat+0x98>
	FRESULT res = FR_INT_ERR;
 80473b0:	2602      	movs	r6, #2
 80473b2:	e7b9      	b.n	8047328 <put_fat+0x9c>

080473b4 <get_fat.isra.8>:
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 80473b4:	2901      	cmp	r1, #1
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
 80473b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80473b8:	4604      	mov	r4, r0
 80473ba:	460e      	mov	r6, r1
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 80473bc:	d968      	bls.n	8047490 <get_fat.isra.8+0xdc>
 80473be:	69c3      	ldr	r3, [r0, #28]
 80473c0:	4299      	cmp	r1, r3
 80473c2:	d265      	bcs.n	8047490 <get_fat.isra.8+0xdc>
		switch (fs->fs_type) {
 80473c4:	7803      	ldrb	r3, [r0, #0]
 80473c6:	2b02      	cmp	r3, #2
 80473c8:	d032      	beq.n	8047430 <get_fat.isra.8+0x7c>
 80473ca:	2b03      	cmp	r3, #3
 80473cc:	d048      	beq.n	8047460 <get_fat.isra.8+0xac>
 80473ce:	2b01      	cmp	r3, #1
 80473d0:	d15e      	bne.n	8047490 <get_fat.isra.8+0xdc>
			bc = (UINT)clst; bc += bc / 2;
 80473d2:	eb01 0551 	add.w	r5, r1, r1, lsr #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80473d6:	6a81      	ldr	r1, [r0, #40]	; 0x28
 80473d8:	8983      	ldrh	r3, [r0, #12]
 80473da:	fbb5 f3f3 	udiv	r3, r5, r3
 80473de:	4419      	add	r1, r3
 80473e0:	f7ff fd81 	bl	8046ee6 <move_window>
 80473e4:	b110      	cbz	r0, 80473ec <get_fat.isra.8+0x38>
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 80473e6:	f04f 30ff 	mov.w	r0, #4294967295
}
 80473ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			wc = fs->win[bc++ % SS(fs)];
 80473ec:	89a1      	ldrh	r1, [r4, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80473ee:	6aa3      	ldr	r3, [r4, #40]	; 0x28
			wc = fs->win[bc++ % SS(fs)];
 80473f0:	fbb5 f2f1 	udiv	r2, r5, r1
 80473f4:	fb01 5212 	mls	r2, r1, r2, r5
 80473f8:	4422      	add	r2, r4
 80473fa:	1c6f      	adds	r7, r5, #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80473fc:	4620      	mov	r0, r4
 80473fe:	fbb7 f1f1 	udiv	r1, r7, r1
 8047402:	4419      	add	r1, r3
			wc = fs->win[bc++ % SS(fs)];
 8047404:	f892 5038 	ldrb.w	r5, [r2, #56]	; 0x38
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8047408:	f7ff fd6d 	bl	8046ee6 <move_window>
 804740c:	2800      	cmp	r0, #0
 804740e:	d1ea      	bne.n	80473e6 <get_fat.isra.8+0x32>
			wc |= fs->win[bc % SS(fs)] << 8;
 8047410:	89a2      	ldrh	r2, [r4, #12]
 8047412:	fbb7 f3f2 	udiv	r3, r7, r2
 8047416:	fb02 7313 	mls	r3, r2, r3, r7
 804741a:	441c      	add	r4, r3
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 804741c:	07f3      	lsls	r3, r6, #31
			wc |= fs->win[bc % SS(fs)] << 8;
 804741e:	f894 0038 	ldrb.w	r0, [r4, #56]	; 0x38
 8047422:	ea45 2000 	orr.w	r0, r5, r0, lsl #8
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8047426:	bf4c      	ite	mi
 8047428:	0900      	lsrmi	r0, r0, #4
 804742a:	f3c0 000b 	ubfxpl	r0, r0, #0, #12
 804742e:	e7dc      	b.n	80473ea <get_fat.isra.8+0x36>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8047430:	8983      	ldrh	r3, [r0, #12]
 8047432:	085b      	lsrs	r3, r3, #1
 8047434:	fbb1 f3f3 	udiv	r3, r1, r3
 8047438:	6a81      	ldr	r1, [r0, #40]	; 0x28
 804743a:	4419      	add	r1, r3
 804743c:	f7ff fd53 	bl	8046ee6 <move_window>
 8047440:	2800      	cmp	r0, #0
 8047442:	d1d0      	bne.n	80473e6 <get_fat.isra.8+0x32>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8047444:	89a1      	ldrh	r1, [r4, #12]
 8047446:	0076      	lsls	r6, r6, #1
 8047448:	f104 0238 	add.w	r2, r4, #56	; 0x38
 804744c:	fbb6 f3f1 	udiv	r3, r6, r1
 8047450:	fb01 6613 	mls	r6, r1, r3, r6
 8047454:	1993      	adds	r3, r2, r6
	rv = rv << 8 | ptr[0];
 8047456:	5d90      	ldrb	r0, [r2, r6]
 8047458:	785b      	ldrb	r3, [r3, #1]
			val = ld_word(fs->win + clst * 2 % SS(fs));
 804745a:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 804745e:	e7c4      	b.n	80473ea <get_fat.isra.8+0x36>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8047460:	8983      	ldrh	r3, [r0, #12]
 8047462:	089b      	lsrs	r3, r3, #2
 8047464:	fbb1 f3f3 	udiv	r3, r1, r3
 8047468:	6a81      	ldr	r1, [r0, #40]	; 0x28
 804746a:	4419      	add	r1, r3
 804746c:	f7ff fd3b 	bl	8046ee6 <move_window>
 8047470:	2800      	cmp	r0, #0
 8047472:	d1b8      	bne.n	80473e6 <get_fat.isra.8+0x32>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8047474:	89a2      	ldrh	r2, [r4, #12]
 8047476:	00b6      	lsls	r6, r6, #2
 8047478:	f104 0038 	add.w	r0, r4, #56	; 0x38
 804747c:	fbb6 f3f2 	udiv	r3, r6, r2
 8047480:	fb02 6613 	mls	r6, r2, r3, r6
 8047484:	4430      	add	r0, r6
 8047486:	f7ff fc6d 	bl	8046d64 <ld_dword>
 804748a:	f020 4070 	bic.w	r0, r0, #4026531840	; 0xf0000000
 804748e:	e7ac      	b.n	80473ea <get_fat.isra.8+0x36>
			val = 1;	/* Internal error */
 8047490:	2001      	movs	r0, #1
 8047492:	e7aa      	b.n	80473ea <get_fat.isra.8+0x36>

08047494 <create_chain>:
{
 8047494:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8047498:	4680      	mov	r8, r0
	FATFS *fs = obj->fs;
 804749a:	6805      	ldr	r5, [r0, #0]
	if (clst == 0) {	/* Create a new chain */
 804749c:	460f      	mov	r7, r1
 804749e:	b971      	cbnz	r1, 80474be <create_chain+0x2a>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 80474a0:	692e      	ldr	r6, [r5, #16]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 80474a2:	b1f6      	cbz	r6, 80474e2 <create_chain+0x4e>
 80474a4:	69eb      	ldr	r3, [r5, #28]
 80474a6:	42b3      	cmp	r3, r6
 80474a8:	bf98      	it	ls
 80474aa:	2601      	movls	r6, #1
 80474ac:	4634      	mov	r4, r6
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 80474ae:	69eb      	ldr	r3, [r5, #28]
			ncl++;							/* Next cluster */
 80474b0:	3401      	adds	r4, #1
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 80474b2:	42a3      	cmp	r3, r4
 80474b4:	d818      	bhi.n	80474e8 <create_chain+0x54>
				if (ncl > scl) return 0;	/* No free cluster */
 80474b6:	2e01      	cmp	r6, #1
 80474b8:	d815      	bhi.n	80474e6 <create_chain+0x52>
 80474ba:	2400      	movs	r4, #0
 80474bc:	e009      	b.n	80474d2 <create_chain+0x3e>
		cs = get_fat(obj, clst);			/* Check the cluster status */
 80474be:	4628      	mov	r0, r5
 80474c0:	f7ff ff78 	bl	80473b4 <get_fat.isra.8>
		if (cs < 2) return 1;				/* Invalid FAT value */
 80474c4:	2801      	cmp	r0, #1
		cs = get_fat(obj, clst);			/* Check the cluster status */
 80474c6:	4604      	mov	r4, r0
		if (cs < 2) return 1;				/* Invalid FAT value */
 80474c8:	d937      	bls.n	804753a <create_chain+0xa6>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 80474ca:	1c43      	adds	r3, r0, #1
 80474cc:	d104      	bne.n	80474d8 <create_chain+0x44>
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 80474ce:	f04f 34ff 	mov.w	r4, #4294967295
}
 80474d2:	4620      	mov	r0, r4
 80474d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80474d8:	69eb      	ldr	r3, [r5, #28]
 80474da:	4283      	cmp	r3, r0
 80474dc:	d8f9      	bhi.n	80474d2 <create_chain+0x3e>
 80474de:	463e      	mov	r6, r7
 80474e0:	e7e4      	b.n	80474ac <create_chain+0x18>
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 80474e2:	2601      	movs	r6, #1
 80474e4:	e7e2      	b.n	80474ac <create_chain+0x18>
				ncl = 2;
 80474e6:	2402      	movs	r4, #2
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 80474e8:	4621      	mov	r1, r4
 80474ea:	f8d8 0000 	ldr.w	r0, [r8]
 80474ee:	f7ff ff61 	bl	80473b4 <get_fat.isra.8>
			if (cs == 0) break;				/* Found a free cluster */
 80474f2:	b130      	cbz	r0, 8047502 <create_chain+0x6e>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 80474f4:	2801      	cmp	r0, #1
 80474f6:	d020      	beq.n	804753a <create_chain+0xa6>
 80474f8:	3001      	adds	r0, #1
 80474fa:	d0e8      	beq.n	80474ce <create_chain+0x3a>
			if (ncl == scl) return 0;		/* No free cluster */
 80474fc:	42b4      	cmp	r4, r6
 80474fe:	d1d6      	bne.n	80474ae <create_chain+0x1a>
 8047500:	e7db      	b.n	80474ba <create_chain+0x26>
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8047502:	f04f 32ff 	mov.w	r2, #4294967295
 8047506:	4621      	mov	r1, r4
 8047508:	4628      	mov	r0, r5
 804750a:	f7ff febf 	bl	804728c <put_fat>
		if (res == FR_OK && clst != 0) {
 804750e:	b990      	cbnz	r0, 8047536 <create_chain+0xa2>
 8047510:	b957      	cbnz	r7, 8047528 <create_chain+0x94>
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8047512:	69ea      	ldr	r2, [r5, #28]
 8047514:	696b      	ldr	r3, [r5, #20]
		fs->last_clst = ncl;
 8047516:	612c      	str	r4, [r5, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8047518:	3a02      	subs	r2, #2
 804751a:	4293      	cmp	r3, r2
 804751c:	d90f      	bls.n	804753e <create_chain+0xaa>
		fs->fsi_flag |= 1;
 804751e:	792b      	ldrb	r3, [r5, #4]
 8047520:	f043 0301 	orr.w	r3, r3, #1
 8047524:	712b      	strb	r3, [r5, #4]
 8047526:	e7d4      	b.n	80474d2 <create_chain+0x3e>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8047528:	4622      	mov	r2, r4
 804752a:	4639      	mov	r1, r7
 804752c:	4628      	mov	r0, r5
 804752e:	f7ff fead 	bl	804728c <put_fat>
	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8047532:	2800      	cmp	r0, #0
 8047534:	d0ed      	beq.n	8047512 <create_chain+0x7e>
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8047536:	2801      	cmp	r0, #1
 8047538:	d0c9      	beq.n	80474ce <create_chain+0x3a>
 804753a:	2401      	movs	r4, #1
 804753c:	e7c9      	b.n	80474d2 <create_chain+0x3e>
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 804753e:	3b01      	subs	r3, #1
 8047540:	616b      	str	r3, [r5, #20]
 8047542:	e7ec      	b.n	804751e <create_chain+0x8a>

08047544 <sync_fs>:
{
 8047544:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8047546:	4604      	mov	r4, r0
	res = sync_window(fs);
 8047548:	f7ff fcc7 	bl	8046eda <sync_window>
 804754c:	4605      	mov	r5, r0
	if (res == FR_OK) {
 804754e:	2800      	cmp	r0, #0
 8047550:	d141      	bne.n	80475d6 <sync_fs+0x92>
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8047552:	7823      	ldrb	r3, [r4, #0]
 8047554:	2b03      	cmp	r3, #3
 8047556:	d136      	bne.n	80475c6 <sync_fs+0x82>
 8047558:	7927      	ldrb	r7, [r4, #4]
 804755a:	2f01      	cmp	r7, #1
 804755c:	d133      	bne.n	80475c6 <sync_fs+0x82>
			mem_set(fs->win, 0, SS(fs));
 804755e:	f104 0638 	add.w	r6, r4, #56	; 0x38
 8047562:	4601      	mov	r1, r0
 8047564:	89a2      	ldrh	r2, [r4, #12]
 8047566:	4630      	mov	r0, r6
 8047568:	f7ff fc0c 	bl	8046d84 <mem_set>
	*ptr++ = (BYTE)val; val >>= 8;
 804756c:	2355      	movs	r3, #85	; 0x55
 804756e:	f884 3236 	strb.w	r3, [r4, #566]	; 0x236
	*ptr++ = (BYTE)val;
 8047572:	23aa      	movs	r3, #170	; 0xaa
 8047574:	f884 3237 	strb.w	r3, [r4, #567]	; 0x237
	*ptr++ = (BYTE)val; val >>= 8;
 8047578:	2352      	movs	r3, #82	; 0x52
	*ptr++ = (BYTE)val;
 804757a:	2241      	movs	r2, #65	; 0x41
	*ptr++ = (BYTE)val; val >>= 8;
 804757c:	2172      	movs	r1, #114	; 0x72
 804757e:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
	*ptr++ = (BYTE)val; val >>= 8;
 8047582:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
	*ptr++ = (BYTE)val; val >>= 8;
 8047586:	2361      	movs	r3, #97	; 0x61
 8047588:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
	*ptr++ = (BYTE)val;
 804758c:	f884 203b 	strb.w	r2, [r4, #59]	; 0x3b
	*ptr++ = (BYTE)val; val >>= 8;
 8047590:	f884 221e 	strb.w	r2, [r4, #542]	; 0x21e
	*ptr++ = (BYTE)val;
 8047594:	f884 321f 	strb.w	r3, [r4, #543]	; 0x21f
	*ptr++ = (BYTE)val; val >>= 8;
 8047598:	f884 121c 	strb.w	r1, [r4, #540]	; 0x21c
	*ptr++ = (BYTE)val; val >>= 8;
 804759c:	f884 121d 	strb.w	r1, [r4, #541]	; 0x21d
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 80475a0:	f504 7008 	add.w	r0, r4, #544	; 0x220
 80475a4:	6961      	ldr	r1, [r4, #20]
 80475a6:	f7ff fbe5 	bl	8046d74 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 80475aa:	6921      	ldr	r1, [r4, #16]
 80475ac:	f504 7009 	add.w	r0, r4, #548	; 0x224
 80475b0:	f7ff fbe0 	bl	8046d74 <st_dword>
			fs->winsect = fs->volbase + 1;
 80475b4:	6a62      	ldr	r2, [r4, #36]	; 0x24
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 80475b6:	7860      	ldrb	r0, [r4, #1]
			fs->winsect = fs->volbase + 1;
 80475b8:	3201      	adds	r2, #1
 80475ba:	6362      	str	r2, [r4, #52]	; 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 80475bc:	463b      	mov	r3, r7
 80475be:	4631      	mov	r1, r6
 80475c0:	f7ff fbb4 	bl	8046d2c <disk_write>
			fs->fsi_flag = 0;
 80475c4:	7125      	strb	r5, [r4, #4]
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 80475c6:	2200      	movs	r2, #0
 80475c8:	4611      	mov	r1, r2
 80475ca:	7860      	ldrb	r0, [r4, #1]
 80475cc:	f7ff fbbc 	bl	8046d48 <disk_ioctl>
 80475d0:	3000      	adds	r0, #0
 80475d2:	bf18      	it	ne
 80475d4:	2001      	movne	r0, #1
}
 80475d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080475d8 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 80475d8:	b530      	push	{r4, r5, lr}
 80475da:	b085      	sub	sp, #20
 80475dc:	e9cd 1000 	strd	r1, r0, [sp]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80475e0:	a804      	add	r0, sp, #16
{
 80475e2:	4615      	mov	r5, r2
	const TCHAR *rp = path;
 80475e4:	f840 1d04 	str.w	r1, [r0, #-4]!


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 80475e8:	f7ff fc0d 	bl	8046e06 <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 80475ec:	2800      	cmp	r0, #0
 80475ee:	db1f      	blt.n	8047630 <f_mount+0x58>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80475f0:	4b11      	ldr	r3, [pc, #68]	; (8047638 <f_mount+0x60>)
 80475f2:	0081      	lsls	r1, r0, #2
 80475f4:	185a      	adds	r2, r3, r1
 80475f6:	6a10      	ldr	r0, [r2, #32]

	if (cfs) {
 80475f8:	b150      	cbz	r0, 8047610 <f_mount+0x38>
		if (Files[i].fs == fs) Files[i].fs = 0;
 80475fa:	681a      	ldr	r2, [r3, #0]
 80475fc:	4290      	cmp	r0, r2
 80475fe:	bf04      	itt	eq
 8047600:	2200      	moveq	r2, #0
 8047602:	601a      	streq	r2, [r3, #0]
 8047604:	691a      	ldr	r2, [r3, #16]
 8047606:	2400      	movs	r4, #0
 8047608:	4290      	cmp	r0, r2
 804760a:	bf08      	it	eq
 804760c:	611c      	streq	r4, [r3, #16]
		clear_lock(cfs);
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 804760e:	7004      	strb	r4, [r0, #0]
	}

	if (fs) {
 8047610:	9801      	ldr	r0, [sp, #4]
 8047612:	b108      	cbz	r0, 8047618 <f_mount+0x40>
		fs->fs_type = 0;				/* Clear new fs object */
 8047614:	2200      	movs	r2, #0
 8047616:	7002      	strb	r2, [r0, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8047618:	440b      	add	r3, r1
 804761a:	6218      	str	r0, [r3, #32]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 804761c:	b130      	cbz	r0, 804762c <f_mount+0x54>
 804761e:	2d01      	cmp	r5, #1
 8047620:	d108      	bne.n	8047634 <f_mount+0x5c>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8047622:	2200      	movs	r2, #0
 8047624:	a901      	add	r1, sp, #4
 8047626:	4668      	mov	r0, sp
 8047628:	f7ff fcb8 	bl	8046f9c <find_volume>
	LEAVE_FF(fs, res);
}
 804762c:	b005      	add	sp, #20
 804762e:	bd30      	pop	{r4, r5, pc}
	if (vol < 0) return FR_INVALID_DRIVE;
 8047630:	200b      	movs	r0, #11
 8047632:	e7fb      	b.n	804762c <f_mount+0x54>
	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8047634:	2000      	movs	r0, #0
 8047636:	e7f9      	b.n	804762c <f_mount+0x54>
 8047638:	2000ce98 	.word	0x2000ce98

0804763c <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 804763c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8047640:	469b      	mov	fp, r3
 8047642:	b085      	sub	sp, #20
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;


	*br = 0;	/* Clear read byte counter */
 8047644:	2300      	movs	r3, #0
{
 8047646:	4689      	mov	r9, r1
	*br = 0;	/* Clear read byte counter */
 8047648:	f8cb 3000 	str.w	r3, [fp]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 804764c:	a903      	add	r1, sp, #12
{
 804764e:	4604      	mov	r4, r0
 8047650:	4617      	mov	r7, r2
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 8047652:	f7ff fbf0 	bl	8046e36 <validate>
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8047656:	4605      	mov	r5, r0
 8047658:	bb18      	cbnz	r0, 80476a2 <f_read+0x66>
 804765a:	7d65      	ldrb	r5, [r4, #21]
 804765c:	bb0d      	cbnz	r5, 80476a2 <f_read+0x66>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 804765e:	7d23      	ldrb	r3, [r4, #20]
 8047660:	07da      	lsls	r2, r3, #31
 8047662:	f140 80a8 	bpl.w	80477b6 <f_read+0x17a>
	remain = fp->obj.objsize - fp->fptr;
 8047666:	68e3      	ldr	r3, [r4, #12]
 8047668:	69a6      	ldr	r6, [r4, #24]
 804766a:	1b9e      	subs	r6, r3, r6
 804766c:	42be      	cmp	r6, r7
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 804766e:	f104 0330 	add.w	r3, r4, #48	; 0x30
 8047672:	bf28      	it	cs
 8047674:	463e      	movcs	r6, r7
 8047676:	9300      	str	r3, [sp, #0]
	for ( ;  btr;								/* Repeat until all data read */
 8047678:	b19e      	cbz	r6, 80476a2 <f_read+0x66>
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 804767a:	9803      	ldr	r0, [sp, #12]
 804767c:	69a1      	ldr	r1, [r4, #24]
 804767e:	8983      	ldrh	r3, [r0, #12]
 8047680:	fbb1 f2f3 	udiv	r2, r1, r3
 8047684:	fb03 1312 	mls	r3, r3, r2, r1
 8047688:	2b00      	cmp	r3, #0
 804768a:	d17d      	bne.n	8047788 <f_read+0x14c>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 804768c:	8943      	ldrh	r3, [r0, #10]
 804768e:	3b01      	subs	r3, #1
			if (csect == 0) {					/* On the cluster boundary? */
 8047690:	4013      	ands	r3, r2
 8047692:	9301      	str	r3, [sp, #4]
 8047694:	d119      	bne.n	80476ca <f_read+0x8e>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8047696:	b941      	cbnz	r1, 80476aa <f_read+0x6e>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 8047698:	68a0      	ldr	r0, [r4, #8]
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 804769a:	2801      	cmp	r0, #1
 804769c:	d810      	bhi.n	80476c0 <f_read+0x84>
 804769e:	2502      	movs	r5, #2
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80476a0:	7565      	strb	r5, [r4, #21]
#endif
	}

	LEAVE_FF(fs, FR_OK);
}
 80476a2:	4628      	mov	r0, r5
 80476a4:	b005      	add	sp, #20
 80476a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
					if (fp->cltbl) {
 80476aa:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80476ac:	b11b      	cbz	r3, 80476b6 <f_read+0x7a>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80476ae:	4620      	mov	r0, r4
 80476b0:	f7ff fb95 	bl	8046dde <clmt_clust>
 80476b4:	e7f1      	b.n	804769a <f_read+0x5e>
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 80476b6:	69e1      	ldr	r1, [r4, #28]
 80476b8:	6820      	ldr	r0, [r4, #0]
 80476ba:	f7ff fe7b 	bl	80473b4 <get_fat.isra.8>
 80476be:	e7ec      	b.n	804769a <f_read+0x5e>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80476c0:	1c43      	adds	r3, r0, #1
 80476c2:	d101      	bne.n	80476c8 <f_read+0x8c>
 80476c4:	2501      	movs	r5, #1
 80476c6:	e7eb      	b.n	80476a0 <f_read+0x64>
				fp->clust = clst;				/* Update current cluster */
 80476c8:	61e0      	str	r0, [r4, #28]
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 80476ca:	f8dd a00c 	ldr.w	sl, [sp, #12]
 80476ce:	69e1      	ldr	r1, [r4, #28]
 80476d0:	4650      	mov	r0, sl
 80476d2:	f7ff fb79 	bl	8046dc8 <clust2sect>
			if (!sect) ABORT(fs, FR_INT_ERR);
 80476d6:	2800      	cmp	r0, #0
 80476d8:	d0e1      	beq.n	804769e <f_read+0x62>
			sect += csect;
 80476da:	9b01      	ldr	r3, [sp, #4]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 80476dc:	f8ba 800c 	ldrh.w	r8, [sl, #12]
 80476e0:	fbb6 f8f8 	udiv	r8, r6, r8
			sect += csect;
 80476e4:	181f      	adds	r7, r3, r0
			if (cc) {							/* Read maximum contiguous sectors directly */
 80476e6:	f1b8 0f00 	cmp.w	r8, #0
 80476ea:	d030      	beq.n	804774e <f_read+0x112>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80476ec:	9a01      	ldr	r2, [sp, #4]
 80476ee:	f8ba 300a 	ldrh.w	r3, [sl, #10]
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80476f2:	f89a 0001 	ldrb.w	r0, [sl, #1]
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80476f6:	4442      	add	r2, r8
 80476f8:	429a      	cmp	r2, r3
					cc = fs->csize - csect;
 80476fa:	bf84      	itt	hi
 80476fc:	9a01      	ldrhi	r2, [sp, #4]
 80476fe:	eba3 0802 	subhi.w	r8, r3, r2
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8047702:	4643      	mov	r3, r8
 8047704:	463a      	mov	r2, r7
 8047706:	4649      	mov	r1, r9
 8047708:	f7ff fb02 	bl	8046d10 <disk_read>
 804770c:	2800      	cmp	r0, #0
 804770e:	d1d9      	bne.n	80476c4 <f_read+0x88>
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 8047710:	f994 3014 	ldrsb.w	r3, [r4, #20]
 8047714:	2b00      	cmp	r3, #0
 8047716:	da0b      	bge.n	8047730 <f_read+0xf4>
 8047718:	6a20      	ldr	r0, [r4, #32]
 804771a:	1bc0      	subs	r0, r0, r7
 804771c:	4540      	cmp	r0, r8
 804771e:	d207      	bcs.n	8047730 <f_read+0xf4>
 8047720:	9b03      	ldr	r3, [sp, #12]
 8047722:	899a      	ldrh	r2, [r3, #12]
	if (cnt) {
 8047724:	b122      	cbz	r2, 8047730 <f_read+0xf4>
 8047726:	9900      	ldr	r1, [sp, #0]
 8047728:	fb02 9000 	mla	r0, r2, r0, r9
 804772c:	f7ff fb9d 	bl	8046e6a <mem_cpy.part.0>
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 8047730:	9b03      	ldr	r3, [sp, #12]
 8047732:	899f      	ldrh	r7, [r3, #12]
 8047734:	fb08 f707 	mul.w	r7, r8, r7
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8047738:	69a3      	ldr	r3, [r4, #24]
 804773a:	443b      	add	r3, r7
 804773c:	61a3      	str	r3, [r4, #24]
 804773e:	f8db 3000 	ldr.w	r3, [fp]
 8047742:	443b      	add	r3, r7
 8047744:	44b9      	add	r9, r7
 8047746:	f8cb 3000 	str.w	r3, [fp]
 804774a:	1bf6      	subs	r6, r6, r7
 804774c:	e794      	b.n	8047678 <f_read+0x3c>
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 804774e:	6a22      	ldr	r2, [r4, #32]
 8047750:	42ba      	cmp	r2, r7
 8047752:	d018      	beq.n	8047786 <f_read+0x14a>
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8047754:	f994 3014 	ldrsb.w	r3, [r4, #20]
 8047758:	2b00      	cmp	r3, #0
 804775a:	da0b      	bge.n	8047774 <f_read+0x138>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 804775c:	2301      	movs	r3, #1
 804775e:	9900      	ldr	r1, [sp, #0]
 8047760:	f89a 0001 	ldrb.w	r0, [sl, #1]
 8047764:	f7ff fae2 	bl	8046d2c <disk_write>
 8047768:	2800      	cmp	r0, #0
 804776a:	d1ab      	bne.n	80476c4 <f_read+0x88>
					fp->flag &= (BYTE)~FA_DIRTY;
 804776c:	7d23      	ldrb	r3, [r4, #20]
 804776e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8047772:	7523      	strb	r3, [r4, #20]
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8047774:	9803      	ldr	r0, [sp, #12]
 8047776:	9900      	ldr	r1, [sp, #0]
 8047778:	7840      	ldrb	r0, [r0, #1]
 804777a:	2301      	movs	r3, #1
 804777c:	463a      	mov	r2, r7
 804777e:	f7ff fac7 	bl	8046d10 <disk_read>
 8047782:	2800      	cmp	r0, #0
 8047784:	d19e      	bne.n	80476c4 <f_read+0x88>
			fp->sect = sect;
 8047786:	6227      	str	r7, [r4, #32]
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8047788:	9b03      	ldr	r3, [sp, #12]
 804778a:	f8b3 800c 	ldrh.w	r8, [r3, #12]
 804778e:	69a3      	ldr	r3, [r4, #24]
 8047790:	fbb3 f1f8 	udiv	r1, r3, r8
 8047794:	fb08 3111 	mls	r1, r8, r1, r3
 8047798:	eba8 0801 	sub.w	r8, r8, r1
 804779c:	45b0      	cmp	r8, r6
 804779e:	4647      	mov	r7, r8
 80477a0:	bf28      	it	cs
 80477a2:	4637      	movcs	r7, r6
	if (cnt) {
 80477a4:	2f00      	cmp	r7, #0
 80477a6:	d0c7      	beq.n	8047738 <f_read+0xfc>
 80477a8:	9b00      	ldr	r3, [sp, #0]
 80477aa:	463a      	mov	r2, r7
 80477ac:	4419      	add	r1, r3
 80477ae:	4648      	mov	r0, r9
 80477b0:	f7ff fb5b 	bl	8046e6a <mem_cpy.part.0>
 80477b4:	e7c0      	b.n	8047738 <f_read+0xfc>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 80477b6:	2507      	movs	r5, #7
 80477b8:	e773      	b.n	80476a2 <f_read+0x66>

080477ba <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 80477ba:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80477be:	469b      	mov	fp, r3
 80477c0:	b085      	sub	sp, #20
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;


	*bw = 0;	/* Clear write byte counter */
 80477c2:	2300      	movs	r3, #0
{
 80477c4:	4689      	mov	r9, r1
	*bw = 0;	/* Clear write byte counter */
 80477c6:	f8cb 3000 	str.w	r3, [fp]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 80477ca:	a903      	add	r1, sp, #12
{
 80477cc:	4604      	mov	r4, r0
 80477ce:	4690      	mov	r8, r2
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 80477d0:	f7ff fb31 	bl	8046e36 <validate>
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 80477d4:	4605      	mov	r5, r0
 80477d6:	b9c8      	cbnz	r0, 804780c <f_write+0x52>
 80477d8:	7d65      	ldrb	r5, [r4, #21]
 80477da:	b9bd      	cbnz	r5, 804780c <f_write+0x52>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 80477dc:	7d23      	ldrb	r3, [r4, #20]
 80477de:	079a      	lsls	r2, r3, #30
 80477e0:	f140 80c0 	bpl.w	8047964 <f_write+0x1aa>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 80477e4:	69a3      	ldr	r3, [r4, #24]
 80477e6:	eb13 0f08 	cmn.w	r3, r8
 80477ea:	d301      	bcc.n	80477f0 <f_write+0x36>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 80477ec:	ea6f 0803 	mvn.w	r8, r3
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 80477f0:	f104 0330 	add.w	r3, r4, #48	; 0x30
 80477f4:	9300      	str	r3, [sp, #0]
 80477f6:	e071      	b.n	80478dc <f_write+0x122>
					if (fp->cltbl) {
 80477f8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80477fa:	b15b      	cbz	r3, 8047814 <f_write+0x5a>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80477fc:	4620      	mov	r0, r4
 80477fe:	f7ff faee 	bl	8046dde <clmt_clust>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8047802:	b948      	cbnz	r0, 8047818 <f_write+0x5e>
		fp->flag |= FA_DIRTY;
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8047804:	7d23      	ldrb	r3, [r4, #20]
 8047806:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 804780a:	7523      	strb	r3, [r4, #20]

	LEAVE_FF(fs, FR_OK);
}
 804780c:	4628      	mov	r0, r5
 804780e:	b005      	add	sp, #20
 8047810:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8047814:	69e1      	ldr	r1, [r4, #28]
 8047816:	e078      	b.n	804790a <f_write+0x150>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8047818:	2801      	cmp	r0, #1
 804781a:	d102      	bne.n	8047822 <f_write+0x68>
 804781c:	2502      	movs	r5, #2
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 804781e:	7565      	strb	r5, [r4, #21]
 8047820:	e7f4      	b.n	804780c <f_write+0x52>
 8047822:	1c43      	adds	r3, r0, #1
 8047824:	d101      	bne.n	804782a <f_write+0x70>
 8047826:	2501      	movs	r5, #1
 8047828:	e7f9      	b.n	804781e <f_write+0x64>
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 804782a:	68a3      	ldr	r3, [r4, #8]
				fp->clust = clst;			/* Update current cluster */
 804782c:	61e0      	str	r0, [r4, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 804782e:	b903      	cbnz	r3, 8047832 <f_write+0x78>
 8047830:	60a0      	str	r0, [r4, #8]
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8047832:	f994 3014 	ldrsb.w	r3, [r4, #20]
 8047836:	2b00      	cmp	r3, #0
 8047838:	da0c      	bge.n	8047854 <f_write+0x9a>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 804783a:	9803      	ldr	r0, [sp, #12]
 804783c:	6a22      	ldr	r2, [r4, #32]
 804783e:	9900      	ldr	r1, [sp, #0]
 8047840:	7840      	ldrb	r0, [r0, #1]
 8047842:	2301      	movs	r3, #1
 8047844:	f7ff fa72 	bl	8046d2c <disk_write>
 8047848:	2800      	cmp	r0, #0
 804784a:	d1ec      	bne.n	8047826 <f_write+0x6c>
				fp->flag &= (BYTE)~FA_DIRTY;
 804784c:	7d23      	ldrb	r3, [r4, #20]
 804784e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8047852:	7523      	strb	r3, [r4, #20]
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8047854:	f8dd a00c 	ldr.w	sl, [sp, #12]
 8047858:	69e1      	ldr	r1, [r4, #28]
 804785a:	4650      	mov	r0, sl
 804785c:	f7ff fab4 	bl	8046dc8 <clust2sect>
			if (!sect) ABORT(fs, FR_INT_ERR);
 8047860:	2800      	cmp	r0, #0
 8047862:	d0db      	beq.n	804781c <f_write+0x62>
			sect += csect;
 8047864:	9b01      	ldr	r3, [sp, #4]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8047866:	f8ba 700c 	ldrh.w	r7, [sl, #12]
 804786a:	fbb8 f7f7 	udiv	r7, r8, r7
			sect += csect;
 804786e:	181e      	adds	r6, r3, r0
			if (cc) {						/* Write maximum contiguous sectors directly */
 8047870:	2f00      	cmp	r7, #0
 8047872:	d04e      	beq.n	8047912 <f_write+0x158>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8047874:	9a01      	ldr	r2, [sp, #4]
 8047876:	f8ba 300a 	ldrh.w	r3, [sl, #10]
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 804787a:	f89a 0001 	ldrb.w	r0, [sl, #1]
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 804787e:	443a      	add	r2, r7
 8047880:	429a      	cmp	r2, r3
					cc = fs->csize - csect;
 8047882:	bf84      	itt	hi
 8047884:	9a01      	ldrhi	r2, [sp, #4]
 8047886:	1a9f      	subhi	r7, r3, r2
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8047888:	463b      	mov	r3, r7
 804788a:	4632      	mov	r2, r6
 804788c:	4649      	mov	r1, r9
 804788e:	f7ff fa4d 	bl	8046d2c <disk_write>
 8047892:	2800      	cmp	r0, #0
 8047894:	d1c7      	bne.n	8047826 <f_write+0x6c>
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8047896:	6a21      	ldr	r1, [r4, #32]
 8047898:	1b89      	subs	r1, r1, r6
 804789a:	42b9      	cmp	r1, r7
 804789c:	d20b      	bcs.n	80478b6 <f_write+0xfc>
 804789e:	9b03      	ldr	r3, [sp, #12]
 80478a0:	899a      	ldrh	r2, [r3, #12]
	if (cnt) {
 80478a2:	b122      	cbz	r2, 80478ae <f_write+0xf4>
 80478a4:	fb02 9101 	mla	r1, r2, r1, r9
 80478a8:	9800      	ldr	r0, [sp, #0]
 80478aa:	f7ff fade 	bl	8046e6a <mem_cpy.part.0>
					fp->flag &= (BYTE)~FA_DIRTY;
 80478ae:	7d23      	ldrb	r3, [r4, #20]
 80478b0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80478b4:	7523      	strb	r3, [r4, #20]
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 80478b6:	9b03      	ldr	r3, [sp, #12]
 80478b8:	899b      	ldrh	r3, [r3, #12]
 80478ba:	435f      	muls	r7, r3
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 80478bc:	69a3      	ldr	r3, [r4, #24]
 80478be:	68e2      	ldr	r2, [r4, #12]
 80478c0:	443b      	add	r3, r7
 80478c2:	61a3      	str	r3, [r4, #24]
 80478c4:	429a      	cmp	r2, r3
 80478c6:	bf2c      	ite	cs
 80478c8:	60e2      	strcs	r2, [r4, #12]
 80478ca:	60e3      	strcc	r3, [r4, #12]
 80478cc:	f8db 3000 	ldr.w	r3, [fp]
 80478d0:	443b      	add	r3, r7
 80478d2:	44b9      	add	r9, r7
 80478d4:	f8cb 3000 	str.w	r3, [fp]
 80478d8:	eba8 0807 	sub.w	r8, r8, r7
	for ( ;  btw;							/* Repeat until all data written */
 80478dc:	f1b8 0f00 	cmp.w	r8, #0
 80478e0:	d090      	beq.n	8047804 <f_write+0x4a>
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 80478e2:	9803      	ldr	r0, [sp, #12]
 80478e4:	69a1      	ldr	r1, [r4, #24]
 80478e6:	8983      	ldrh	r3, [r0, #12]
 80478e8:	fbb1 f2f3 	udiv	r2, r1, r3
 80478ec:	fb03 1312 	mls	r3, r3, r2, r1
 80478f0:	bb0b      	cbnz	r3, 8047936 <f_write+0x17c>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 80478f2:	8943      	ldrh	r3, [r0, #10]
 80478f4:	3b01      	subs	r3, #1
			if (csect == 0) {				/* On the cluster boundary? */
 80478f6:	4013      	ands	r3, r2
 80478f8:	9301      	str	r3, [sp, #4]
 80478fa:	d19a      	bne.n	8047832 <f_write+0x78>
				if (fp->fptr == 0) {		/* On the top of the file? */
 80478fc:	2900      	cmp	r1, #0
 80478fe:	f47f af7b 	bne.w	80477f8 <f_write+0x3e>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8047902:	68a0      	ldr	r0, [r4, #8]
					if (clst == 0) {		/* If no cluster is allocated, */
 8047904:	2800      	cmp	r0, #0
 8047906:	d187      	bne.n	8047818 <f_write+0x5e>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8047908:	4601      	mov	r1, r0
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 804790a:	4620      	mov	r0, r4
 804790c:	f7ff fdc2 	bl	8047494 <create_chain>
 8047910:	e777      	b.n	8047802 <f_write+0x48>
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8047912:	6a23      	ldr	r3, [r4, #32]
 8047914:	42b3      	cmp	r3, r6
 8047916:	d00d      	beq.n	8047934 <f_write+0x17a>
 8047918:	68e2      	ldr	r2, [r4, #12]
 804791a:	69a3      	ldr	r3, [r4, #24]
 804791c:	429a      	cmp	r2, r3
 804791e:	d909      	bls.n	8047934 <f_write+0x17a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8047920:	2301      	movs	r3, #1
 8047922:	4632      	mov	r2, r6
 8047924:	9900      	ldr	r1, [sp, #0]
 8047926:	f89a 0001 	ldrb.w	r0, [sl, #1]
 804792a:	f7ff f9f1 	bl	8046d10 <disk_read>
				fp->fptr < fp->obj.objsize &&
 804792e:	2800      	cmp	r0, #0
 8047930:	f47f af79 	bne.w	8047826 <f_write+0x6c>
			fp->sect = sect;
 8047934:	6226      	str	r6, [r4, #32]
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8047936:	9b03      	ldr	r3, [sp, #12]
 8047938:	899f      	ldrh	r7, [r3, #12]
 804793a:	69a3      	ldr	r3, [r4, #24]
 804793c:	fbb3 f0f7 	udiv	r0, r3, r7
 8047940:	fb07 3010 	mls	r0, r7, r0, r3
 8047944:	1a3f      	subs	r7, r7, r0
 8047946:	4547      	cmp	r7, r8
 8047948:	bf28      	it	cs
 804794a:	4647      	movcs	r7, r8
	if (cnt) {
 804794c:	b12f      	cbz	r7, 804795a <f_write+0x1a0>
 804794e:	9b00      	ldr	r3, [sp, #0]
 8047950:	463a      	mov	r2, r7
 8047952:	4649      	mov	r1, r9
 8047954:	4418      	add	r0, r3
 8047956:	f7ff fa88 	bl	8046e6a <mem_cpy.part.0>
		fp->flag |= FA_DIRTY;
 804795a:	7d23      	ldrb	r3, [r4, #20]
 804795c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8047960:	7523      	strb	r3, [r4, #20]
 8047962:	e7ab      	b.n	80478bc <f_write+0x102>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8047964:	2507      	movs	r5, #7
 8047966:	e751      	b.n	804780c <f_write+0x52>

08047968 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8047968:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 804796a:	a901      	add	r1, sp, #4
{
 804796c:	4604      	mov	r4, r0
	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 804796e:	f7ff fa62 	bl	8046e36 <validate>
	if (res == FR_OK) {
 8047972:	4605      	mov	r5, r0
 8047974:	2800      	cmp	r0, #0
 8047976:	d13a      	bne.n	80479ee <f_sync+0x86>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8047978:	7d23      	ldrb	r3, [r4, #20]
 804797a:	065a      	lsls	r2, r3, #25
 804797c:	d537      	bpl.n	80479ee <f_sync+0x86>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 804797e:	061b      	lsls	r3, r3, #24
 8047980:	d50c      	bpl.n	804799c <f_sync+0x34>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8047982:	9801      	ldr	r0, [sp, #4]
 8047984:	6a22      	ldr	r2, [r4, #32]
 8047986:	7840      	ldrb	r0, [r0, #1]
 8047988:	2301      	movs	r3, #1
 804798a:	f104 0130 	add.w	r1, r4, #48	; 0x30
 804798e:	f7ff f9cd 	bl	8046d2c <disk_write>
 8047992:	bb78      	cbnz	r0, 80479f4 <f_sync+0x8c>
				fp->flag &= (BYTE)~FA_DIRTY;
 8047994:	7d23      	ldrb	r3, [r4, #20]
 8047996:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 804799a:	7523      	strb	r3, [r4, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 804799c:	f7fb faa4 	bl	8042ee8 <get_fattime>
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 80479a0:	6a61      	ldr	r1, [r4, #36]	; 0x24
			tm = GET_FATTIME();				/* Modified time */
 80479a2:	4607      	mov	r7, r0
				res = move_window(fs, fp->dir_sect);
 80479a4:	9801      	ldr	r0, [sp, #4]
 80479a6:	f7ff fa9e 	bl	8046ee6 <move_window>
				if (res == FR_OK) {
 80479aa:	4605      	mov	r5, r0
 80479ac:	b9f8      	cbnz	r0, 80479ee <f_sync+0x86>
					dir = fp->dir_ptr;
 80479ae:	6aa6      	ldr	r6, [r4, #40]	; 0x28
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 80479b0:	7af3      	ldrb	r3, [r6, #11]
 80479b2:	f043 0320 	orr.w	r3, r3, #32
 80479b6:	72f3      	strb	r3, [r6, #11]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 80479b8:	68a2      	ldr	r2, [r4, #8]
 80479ba:	6820      	ldr	r0, [r4, #0]
 80479bc:	4631      	mov	r1, r6
 80479be:	f7ff fa5d 	bl	8046e7c <st_clust.isra.2>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 80479c2:	68e1      	ldr	r1, [r4, #12]
 80479c4:	f106 001c 	add.w	r0, r6, #28
 80479c8:	f7ff f9d4 	bl	8046d74 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 80479cc:	4639      	mov	r1, r7
 80479ce:	f106 0016 	add.w	r0, r6, #22
 80479d2:	f7ff f9cf 	bl	8046d74 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
					fs->wflag = 1;
 80479d6:	9801      	ldr	r0, [sp, #4]
	*ptr++ = (BYTE)val; val >>= 8;
 80479d8:	74b5      	strb	r5, [r6, #18]
					fs->wflag = 1;
 80479da:	2301      	movs	r3, #1
	*ptr++ = (BYTE)val;
 80479dc:	74f5      	strb	r5, [r6, #19]
					fs->wflag = 1;
 80479de:	70c3      	strb	r3, [r0, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 80479e0:	f7ff fdb0 	bl	8047544 <sync_fs>
					fp->flag &= (BYTE)~FA_MODIFIED;
 80479e4:	7d23      	ldrb	r3, [r4, #20]
 80479e6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
					res = sync_fs(fs);					/* Restore it to the directory */
 80479ea:	4605      	mov	r5, r0
					fp->flag &= (BYTE)~FA_MODIFIED;
 80479ec:	7523      	strb	r3, [r4, #20]
			}
		}
	}

	LEAVE_FF(fs, res);
}
 80479ee:	4628      	mov	r0, r5
 80479f0:	b003      	add	sp, #12
 80479f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 80479f4:	2501      	movs	r5, #1
 80479f6:	e7fa      	b.n	80479ee <f_sync+0x86>

080479f8 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 80479f8:	b513      	push	{r0, r1, r4, lr}
 80479fa:	4604      	mov	r4, r0
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 80479fc:	f7ff ffb4 	bl	8047968 <f_sync>
	if (res == FR_OK)
 8047a00:	b948      	cbnz	r0, 8047a16 <f_close+0x1e>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8047a02:	a901      	add	r1, sp, #4
 8047a04:	4620      	mov	r0, r4
 8047a06:	f7ff fa16 	bl	8046e36 <validate>
		if (res == FR_OK) {
 8047a0a:	b920      	cbnz	r0, 8047a16 <f_close+0x1e>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8047a0c:	6920      	ldr	r0, [r4, #16]
 8047a0e:	f7ff f9bf 	bl	8046d90 <dec_lock>
			if (res == FR_OK)
 8047a12:	b900      	cbnz	r0, 8047a16 <f_close+0x1e>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8047a14:	6020      	str	r0, [r4, #0]
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
}
 8047a16:	b002      	add	sp, #8
 8047a18:	bd10      	pop	{r4, pc}

08047a1a <f_gets>:
TCHAR* f_gets (
	TCHAR* buff,	/* Pointer to the string buffer to read */
	int len,		/* Size of string buffer (characters) */
	FIL* fp			/* Pointer to the file object */
)
{
 8047a1a:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8047a1e:	4606      	mov	r6, r0
 8047a20:	4690      	mov	r8, r2
	int n = 0;
	TCHAR c, *p = buff;
 8047a22:	4605      	mov	r5, r0
	int n = 0;
 8047a24:	2400      	movs	r4, #0
	BYTE s[2];
	UINT rc;


	while (n < len - 1) {	/* Read characters until buffer gets filled */
 8047a26:	1e4f      	subs	r7, r1, #1
 8047a28:	42bc      	cmp	r4, r7
 8047a2a:	da12      	bge.n	8047a52 <f_gets+0x38>
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
#else						/* Read a character without conversion */
		f_read(fp, s, 1, &rc);
 8047a2c:	ab01      	add	r3, sp, #4
 8047a2e:	2201      	movs	r2, #1
 8047a30:	4669      	mov	r1, sp
 8047a32:	4640      	mov	r0, r8
 8047a34:	f7ff fe02 	bl	804763c <f_read>
		if (rc != 1) break;
 8047a38:	9b01      	ldr	r3, [sp, #4]
 8047a3a:	2b01      	cmp	r3, #1
 8047a3c:	d109      	bne.n	8047a52 <f_gets+0x38>
		c = s[0];
 8047a3e:	f89d 3000 	ldrb.w	r3, [sp]
#endif
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
 8047a42:	2b0d      	cmp	r3, #13
 8047a44:	d0f0      	beq.n	8047a28 <f_gets+0xe>
		*p++ = c;
		n++;
		if (c == '\n') break;		/* Break on EOL */
 8047a46:	2b0a      	cmp	r3, #10
		*p++ = c;
 8047a48:	f805 3b01 	strb.w	r3, [r5], #1
		n++;
 8047a4c:	f104 0401 	add.w	r4, r4, #1
		if (c == '\n') break;		/* Break on EOL */
 8047a50:	d1ea      	bne.n	8047a28 <f_gets+0xe>
	}
	*p = 0;
 8047a52:	2300      	movs	r3, #0
	return n ? buff : 0;			/* When no data read (eof or error), return with error. */
 8047a54:	429c      	cmp	r4, r3
}
 8047a56:	bf14      	ite	ne
 8047a58:	4630      	movne	r0, r6
 8047a5a:	4618      	moveq	r0, r3
	*p = 0;
 8047a5c:	702b      	strb	r3, [r5, #0]
}
 8047a5e:	b002      	add	sp, #8
 8047a60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08047a64 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8047a64:	b530      	push	{r4, r5, lr}
  uint8_t ret = 1;
  uint8_t DiskNum = 0;

  if(disk.nbr < _VOLUMES)
 8047a66:	4b0f      	ldr	r3, [pc, #60]	; (8047aa4 <FATFS_LinkDriverEx+0x40>)
 8047a68:	7a5d      	ldrb	r5, [r3, #9]
 8047a6a:	f005 04ff 	and.w	r4, r5, #255	; 0xff
 8047a6e:	b9b5      	cbnz	r5, 8047a9e <FATFS_LinkDriverEx+0x3a>
  {
    disk.is_initialized[disk.nbr] = 0;
 8047a70:	7a5d      	ldrb	r5, [r3, #9]
 8047a72:	555c      	strb	r4, [r3, r5]
    disk.drv[disk.nbr] = drv;
 8047a74:	7a5d      	ldrb	r5, [r3, #9]
 8047a76:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 8047a7a:	6068      	str	r0, [r5, #4]
    disk.lun[disk.nbr] = lun;
 8047a7c:	7a58      	ldrb	r0, [r3, #9]
 8047a7e:	4418      	add	r0, r3
 8047a80:	7202      	strb	r2, [r0, #8]
    DiskNum = disk.nbr++;
 8047a82:	7a5a      	ldrb	r2, [r3, #9]
 8047a84:	b2d2      	uxtb	r2, r2
 8047a86:	1c50      	adds	r0, r2, #1
 8047a88:	b2c0      	uxtb	r0, r0
 8047a8a:	7258      	strb	r0, [r3, #9]
    path[0] = DiskNum + '0';
    path[1] = ':';
 8047a8c:	233a      	movs	r3, #58	; 0x3a
    path[0] = DiskNum + '0';
 8047a8e:	3230      	adds	r2, #48	; 0x30
    path[1] = ':';
 8047a90:	704b      	strb	r3, [r1, #1]
    path[2] = '/';
 8047a92:	232f      	movs	r3, #47	; 0x2f
    path[0] = DiskNum + '0';
 8047a94:	700a      	strb	r2, [r1, #0]
    path[2] = '/';
 8047a96:	708b      	strb	r3, [r1, #2]
    path[3] = 0;
 8047a98:	70cc      	strb	r4, [r1, #3]
 8047a9a:	4620      	mov	r0, r4
    ret = 0;
  }

  return ret;
}
 8047a9c:	bd30      	pop	{r4, r5, pc}
  uint8_t ret = 1;
 8047a9e:	2001      	movs	r0, #1
 8047aa0:	e7fc      	b.n	8047a9c <FATFS_LinkDriverEx+0x38>
 8047aa2:	bf00      	nop
 8047aa4:	2000cec0 	.word	0x2000cec0

08047aa8 <FATFS_LinkDriver>:
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
  return FATFS_LinkDriverEx(drv, path, 0);
 8047aa8:	2200      	movs	r2, #0
 8047aaa:	f7ff bfdb 	b.w	8047a64 <FATFS_LinkDriverEx>

08047aae <xor_block>:
    ((uint32_t*)d)[ 0] ^= ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] ^= ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] ^= ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] ^= ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] ^= ((uint8_t*)s)[ 0];
 8047aae:	780a      	ldrb	r2, [r1, #0]
 8047ab0:	7803      	ldrb	r3, [r0, #0]
 8047ab2:	4053      	eors	r3, r2
 8047ab4:	7003      	strb	r3, [r0, #0]
    ((uint8_t*)d)[ 1] ^= ((uint8_t*)s)[ 1];
 8047ab6:	784a      	ldrb	r2, [r1, #1]
 8047ab8:	7843      	ldrb	r3, [r0, #1]
 8047aba:	4053      	eors	r3, r2
 8047abc:	7043      	strb	r3, [r0, #1]
    ((uint8_t*)d)[ 2] ^= ((uint8_t*)s)[ 2];
 8047abe:	788a      	ldrb	r2, [r1, #2]
 8047ac0:	7883      	ldrb	r3, [r0, #2]
 8047ac2:	4053      	eors	r3, r2
 8047ac4:	7083      	strb	r3, [r0, #2]
    ((uint8_t*)d)[ 3] ^= ((uint8_t*)s)[ 3];
 8047ac6:	78ca      	ldrb	r2, [r1, #3]
 8047ac8:	78c3      	ldrb	r3, [r0, #3]
 8047aca:	4053      	eors	r3, r2
 8047acc:	70c3      	strb	r3, [r0, #3]
    ((uint8_t*)d)[ 4] ^= ((uint8_t*)s)[ 4];
 8047ace:	790a      	ldrb	r2, [r1, #4]
 8047ad0:	7903      	ldrb	r3, [r0, #4]
 8047ad2:	4053      	eors	r3, r2
 8047ad4:	7103      	strb	r3, [r0, #4]
    ((uint8_t*)d)[ 5] ^= ((uint8_t*)s)[ 5];
 8047ad6:	794a      	ldrb	r2, [r1, #5]
 8047ad8:	7943      	ldrb	r3, [r0, #5]
 8047ada:	4053      	eors	r3, r2
 8047adc:	7143      	strb	r3, [r0, #5]
    ((uint8_t*)d)[ 6] ^= ((uint8_t*)s)[ 6];
 8047ade:	798a      	ldrb	r2, [r1, #6]
 8047ae0:	7983      	ldrb	r3, [r0, #6]
 8047ae2:	4053      	eors	r3, r2
 8047ae4:	7183      	strb	r3, [r0, #6]
    ((uint8_t*)d)[ 7] ^= ((uint8_t*)s)[ 7];
 8047ae6:	79ca      	ldrb	r2, [r1, #7]
 8047ae8:	79c3      	ldrb	r3, [r0, #7]
 8047aea:	4053      	eors	r3, r2
 8047aec:	71c3      	strb	r3, [r0, #7]
    ((uint8_t*)d)[ 8] ^= ((uint8_t*)s)[ 8];
 8047aee:	7a0a      	ldrb	r2, [r1, #8]
 8047af0:	7a03      	ldrb	r3, [r0, #8]
 8047af2:	4053      	eors	r3, r2
 8047af4:	7203      	strb	r3, [r0, #8]
    ((uint8_t*)d)[ 9] ^= ((uint8_t*)s)[ 9];
 8047af6:	7a4a      	ldrb	r2, [r1, #9]
 8047af8:	7a43      	ldrb	r3, [r0, #9]
 8047afa:	4053      	eors	r3, r2
 8047afc:	7243      	strb	r3, [r0, #9]
    ((uint8_t*)d)[10] ^= ((uint8_t*)s)[10];
 8047afe:	7a8a      	ldrb	r2, [r1, #10]
 8047b00:	7a83      	ldrb	r3, [r0, #10]
 8047b02:	4053      	eors	r3, r2
 8047b04:	7283      	strb	r3, [r0, #10]
    ((uint8_t*)d)[11] ^= ((uint8_t*)s)[11];
 8047b06:	7aca      	ldrb	r2, [r1, #11]
 8047b08:	7ac3      	ldrb	r3, [r0, #11]
 8047b0a:	4053      	eors	r3, r2
 8047b0c:	72c3      	strb	r3, [r0, #11]
    ((uint8_t*)d)[12] ^= ((uint8_t*)s)[12];
 8047b0e:	7b0a      	ldrb	r2, [r1, #12]
 8047b10:	7b03      	ldrb	r3, [r0, #12]
 8047b12:	4053      	eors	r3, r2
 8047b14:	7303      	strb	r3, [r0, #12]
    ((uint8_t*)d)[13] ^= ((uint8_t*)s)[13];
 8047b16:	7b4a      	ldrb	r2, [r1, #13]
 8047b18:	7b43      	ldrb	r3, [r0, #13]
 8047b1a:	4053      	eors	r3, r2
 8047b1c:	7343      	strb	r3, [r0, #13]
    ((uint8_t*)d)[14] ^= ((uint8_t*)s)[14];
 8047b1e:	7b8a      	ldrb	r2, [r1, #14]
 8047b20:	7b83      	ldrb	r3, [r0, #14]
 8047b22:	4053      	eors	r3, r2
 8047b24:	7383      	strb	r3, [r0, #14]
    ((uint8_t*)d)[15] ^= ((uint8_t*)s)[15];
 8047b26:	7bca      	ldrb	r2, [r1, #15]
 8047b28:	7bc3      	ldrb	r3, [r0, #15]
 8047b2a:	4053      	eors	r3, r2
 8047b2c:	73c3      	strb	r3, [r0, #15]
#endif
}
 8047b2e:	4770      	bx	lr

08047b30 <copy_and_key>:

static void copy_and_key( void *d, const void *s, const void *k )
{
 8047b30:	b510      	push	{r4, lr}
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0] ^ ((uint32_t*)k)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1] ^ ((uint32_t*)k)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2] ^ ((uint32_t*)k)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3] ^ ((uint32_t*)k)[ 3];
#elif 1
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0] ^ ((uint8_t*)k)[ 0];
 8047b32:	780b      	ldrb	r3, [r1, #0]
 8047b34:	7814      	ldrb	r4, [r2, #0]
 8047b36:	4063      	eors	r3, r4
 8047b38:	7003      	strb	r3, [r0, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1] ^ ((uint8_t*)k)[ 1];
 8047b3a:	7854      	ldrb	r4, [r2, #1]
 8047b3c:	784b      	ldrb	r3, [r1, #1]
 8047b3e:	4063      	eors	r3, r4
 8047b40:	7043      	strb	r3, [r0, #1]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2] ^ ((uint8_t*)k)[ 2];
 8047b42:	7894      	ldrb	r4, [r2, #2]
 8047b44:	788b      	ldrb	r3, [r1, #2]
 8047b46:	4063      	eors	r3, r4
 8047b48:	7083      	strb	r3, [r0, #2]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3] ^ ((uint8_t*)k)[ 3];
 8047b4a:	78d4      	ldrb	r4, [r2, #3]
 8047b4c:	78cb      	ldrb	r3, [r1, #3]
 8047b4e:	4063      	eors	r3, r4
 8047b50:	70c3      	strb	r3, [r0, #3]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4] ^ ((uint8_t*)k)[ 4];
 8047b52:	7914      	ldrb	r4, [r2, #4]
 8047b54:	790b      	ldrb	r3, [r1, #4]
 8047b56:	4063      	eors	r3, r4
 8047b58:	7103      	strb	r3, [r0, #4]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5] ^ ((uint8_t*)k)[ 5];
 8047b5a:	7954      	ldrb	r4, [r2, #5]
 8047b5c:	794b      	ldrb	r3, [r1, #5]
 8047b5e:	4063      	eors	r3, r4
 8047b60:	7143      	strb	r3, [r0, #5]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6] ^ ((uint8_t*)k)[ 6];
 8047b62:	7994      	ldrb	r4, [r2, #6]
 8047b64:	798b      	ldrb	r3, [r1, #6]
 8047b66:	4063      	eors	r3, r4
 8047b68:	7183      	strb	r3, [r0, #6]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7] ^ ((uint8_t*)k)[ 7];
 8047b6a:	79d4      	ldrb	r4, [r2, #7]
 8047b6c:	79cb      	ldrb	r3, [r1, #7]
 8047b6e:	4063      	eors	r3, r4
 8047b70:	71c3      	strb	r3, [r0, #7]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8] ^ ((uint8_t*)k)[ 8];
 8047b72:	7a14      	ldrb	r4, [r2, #8]
 8047b74:	7a0b      	ldrb	r3, [r1, #8]
 8047b76:	4063      	eors	r3, r4
 8047b78:	7203      	strb	r3, [r0, #8]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9] ^ ((uint8_t*)k)[ 9];
 8047b7a:	7a54      	ldrb	r4, [r2, #9]
 8047b7c:	7a4b      	ldrb	r3, [r1, #9]
 8047b7e:	4063      	eors	r3, r4
 8047b80:	7243      	strb	r3, [r0, #9]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10] ^ ((uint8_t*)k)[10];
 8047b82:	7a8b      	ldrb	r3, [r1, #10]
 8047b84:	7a94      	ldrb	r4, [r2, #10]
 8047b86:	4063      	eors	r3, r4
 8047b88:	7283      	strb	r3, [r0, #10]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11] ^ ((uint8_t*)k)[11];
 8047b8a:	7ad4      	ldrb	r4, [r2, #11]
 8047b8c:	7acb      	ldrb	r3, [r1, #11]
 8047b8e:	4063      	eors	r3, r4
 8047b90:	72c3      	strb	r3, [r0, #11]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12] ^ ((uint8_t*)k)[12];
 8047b92:	7b14      	ldrb	r4, [r2, #12]
 8047b94:	7b0b      	ldrb	r3, [r1, #12]
 8047b96:	4063      	eors	r3, r4
 8047b98:	7303      	strb	r3, [r0, #12]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13] ^ ((uint8_t*)k)[13];
 8047b9a:	7b54      	ldrb	r4, [r2, #13]
 8047b9c:	7b4b      	ldrb	r3, [r1, #13]
 8047b9e:	4063      	eors	r3, r4
 8047ba0:	7343      	strb	r3, [r0, #13]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14] ^ ((uint8_t*)k)[14];
 8047ba2:	7b94      	ldrb	r4, [r2, #14]
 8047ba4:	7b8b      	ldrb	r3, [r1, #14]
 8047ba6:	4063      	eors	r3, r4
 8047ba8:	7383      	strb	r3, [r0, #14]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15] ^ ((uint8_t*)k)[15];
 8047baa:	7bcb      	ldrb	r3, [r1, #15]
 8047bac:	7bd2      	ldrb	r2, [r2, #15]
 8047bae:	4053      	eors	r3, r2
 8047bb0:	73c3      	strb	r3, [r0, #15]
#else
    block_copy(d, s);
    xor_block(d, k);
#endif
}
 8047bb2:	bd10      	pop	{r4, pc}

08047bb4 <aes_set_key>:
#if defined( AES_ENC_PREKEYED ) || defined( AES_DEC_PREKEYED )

/*  Set the cipher key for the pre-keyed version */

return_type aes_set_key( const uint8_t key[], length_type keylen, aes_context ctx[1] )
{
 8047bb4:	f1a1 0310 	sub.w	r3, r1, #16
 8047bb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8047bbc:	b2dc      	uxtb	r4, r3
 8047bbe:	2c10      	cmp	r4, #16
 8047bc0:	d806      	bhi.n	8047bd0 <aes_set_key+0x1c>
 8047bc2:	2301      	movs	r3, #1
 8047bc4:	40a3      	lsls	r3, r4
 8047bc6:	f003 3301 	and.w	r3, r3, #16843009	; 0x1010101
 8047bca:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8047bce:	b92b      	cbnz	r3, 8047bdc <aes_set_key+0x28>
    case 16:
    case 24:
    case 32:
        break;
    default:
        ctx->rnd = 0;
 8047bd0:	2300      	movs	r3, #0
 8047bd2:	f882 30f0 	strb.w	r3, [r2, #240]	; 0xf0
        return ( uint8_t )-1;
 8047bd6:	20ff      	movs	r0, #255	; 0xff
        ctx->ksch[cc + 1] = ctx->ksch[tt + 1] ^ t1;
        ctx->ksch[cc + 2] = ctx->ksch[tt + 2] ^ t2;
        ctx->ksch[cc + 3] = ctx->ksch[tt + 3] ^ t3;
    }
    return 0;
}
 8047bd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8047bdc:	1e53      	subs	r3, r2, #1
 8047bde:	1844      	adds	r4, r0, r1
    while( nn-- )
 8047be0:	42a0      	cmp	r0, r4
 8047be2:	d150      	bne.n	8047c86 <aes_set_key+0xd2>
    hi = (keylen + 28) << 2;
 8047be4:	f101 0e1c 	add.w	lr, r1, #28
 8047be8:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8047bec:	fa5f fe8e 	uxtb.w	lr, lr
    ctx->rnd = (hi >> 4) - 1;
 8047bf0:	ea4f 131e 	mov.w	r3, lr, lsr #4
 8047bf4:	3b01      	subs	r3, #1
            t0 = s_box(t0);
 8047bf6:	4c2c      	ldr	r4, [pc, #176]	; (8047ca8 <aes_set_key+0xf4>)
    ctx->rnd = (hi >> 4) - 1;
 8047bf8:	f882 30f0 	strb.w	r3, [r2, #240]	; 0xf0
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 8047bfc:	f04f 0901 	mov.w	r9, #1
    ctx->rnd = (hi >> 4) - 1;
 8047c00:	460b      	mov	r3, r1
        t0 = ctx->ksch[cc - 4];
 8047c02:	18d5      	adds	r5, r2, r3
        if( cc % keylen == 0 )
 8047c04:	fbb3 f0f1 	udiv	r0, r3, r1
 8047c08:	fb01 3010 	mls	r0, r1, r0, r3
 8047c0c:	f010 00ff 	ands.w	r0, r0, #255	; 0xff
        t0 = ctx->ksch[cc - 4];
 8047c10:	f815 ac04 	ldrb.w	sl, [r5, #-4]
        t1 = ctx->ksch[cc - 3];
 8047c14:	f815 cc03 	ldrb.w	ip, [r5, #-3]
        t2 = ctx->ksch[cc - 2];
 8047c18:	f815 7c02 	ldrb.w	r7, [r5, #-2]
        t3 = ctx->ksch[cc - 1];
 8047c1c:	f815 6c01 	ldrb.w	r6, [r5, #-1]
        if( cc % keylen == 0 )
 8047c20:	d136      	bne.n	8047c90 <aes_set_key+0xdc>
            rc = f2(rc);
 8047c22:	ea4f 10d9 	mov.w	r0, r9, lsr #7
            t0 = s_box(t1) ^ rc;
 8047c26:	f814 800c 	ldrb.w	r8, [r4, ip]
            t1 = s_box(t2);
 8047c2a:	f814 c007 	ldrb.w	ip, [r4, r7]
            t2 = s_box(t3);
 8047c2e:	5da7      	ldrb	r7, [r4, r6]
            t3 = s_box(tt);
 8047c30:	f814 600a 	ldrb.w	r6, [r4, sl]
            rc = f2(rc);
 8047c34:	ea4f 0a40 	mov.w	sl, r0, lsl #1
 8047c38:	4450      	add	r0, sl
 8047c3a:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
            t0 = s_box(t1) ^ rc;
 8047c3e:	ea89 0808 	eor.w	r8, r9, r8
            rc = f2(rc);
 8047c42:	ea80 0049 	eor.w	r0, r0, r9, lsl #1
 8047c46:	fa5f f980 	uxtb.w	r9, r0
            t0 = s_box(t1) ^ rc;
 8047c4a:	46c2      	mov	sl, r8
        ctx->ksch[cc + 0] = ctx->ksch[tt + 0] ^ t0;
 8047c4c:	1a58      	subs	r0, r3, r1
 8047c4e:	b2c0      	uxtb	r0, r0
 8047c50:	f812 8000 	ldrb.w	r8, [r2, r0]
 8047c54:	ea8a 0a08 	eor.w	sl, sl, r8
 8047c58:	f802 a003 	strb.w	sl, [r2, r3]
        ctx->ksch[cc + 1] = ctx->ksch[tt + 1] ^ t1;
 8047c5c:	4410      	add	r0, r2
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 8047c5e:	3304      	adds	r3, #4
        ctx->ksch[cc + 1] = ctx->ksch[tt + 1] ^ t1;
 8047c60:	f890 8001 	ldrb.w	r8, [r0, #1]
 8047c64:	ea8c 0c08 	eor.w	ip, ip, r8
 8047c68:	f885 c001 	strb.w	ip, [r5, #1]
        ctx->ksch[cc + 2] = ctx->ksch[tt + 2] ^ t2;
 8047c6c:	f890 c002 	ldrb.w	ip, [r0, #2]
 8047c70:	ea87 070c 	eor.w	r7, r7, ip
 8047c74:	70af      	strb	r7, [r5, #2]
        ctx->ksch[cc + 3] = ctx->ksch[tt + 3] ^ t3;
 8047c76:	78c0      	ldrb	r0, [r0, #3]
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 8047c78:	b2db      	uxtb	r3, r3
        ctx->ksch[cc + 3] = ctx->ksch[tt + 3] ^ t3;
 8047c7a:	4046      	eors	r6, r0
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 8047c7c:	459e      	cmp	lr, r3
        ctx->ksch[cc + 3] = ctx->ksch[tt + 3] ^ t3;
 8047c7e:	70ee      	strb	r6, [r5, #3]
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 8047c80:	d8bf      	bhi.n	8047c02 <aes_set_key+0x4e>
    return 0;
 8047c82:	2000      	movs	r0, #0
 8047c84:	e7a8      	b.n	8047bd8 <aes_set_key+0x24>
        *d++ = *s++;
 8047c86:	f810 5b01 	ldrb.w	r5, [r0], #1
 8047c8a:	f803 5f01 	strb.w	r5, [r3, #1]!
 8047c8e:	e7a7      	b.n	8047be0 <aes_set_key+0x2c>
        else if( keylen > 24 && cc % keylen == 16 )
 8047c90:	2918      	cmp	r1, #24
 8047c92:	d9db      	bls.n	8047c4c <aes_set_key+0x98>
 8047c94:	2810      	cmp	r0, #16
            t0 = s_box(t0);
 8047c96:	bf01      	itttt	eq
 8047c98:	f814 a00a 	ldrbeq.w	sl, [r4, sl]
            t1 = s_box(t1);
 8047c9c:	f814 c00c 	ldrbeq.w	ip, [r4, ip]
            t2 = s_box(t2);
 8047ca0:	5de7      	ldrbeq	r7, [r4, r7]
            t3 = s_box(t3);
 8047ca2:	5da6      	ldrbeq	r6, [r4, r6]
 8047ca4:	e7d2      	b.n	8047c4c <aes_set_key+0x98>
 8047ca6:	bf00      	nop
 8047ca8:	080519a0 	.word	0x080519a0

08047cac <aes_encrypt>:
#if defined( AES_ENC_PREKEYED )

/*  Encrypt a single block of 16 bytes */

return_type aes_encrypt( const uint8_t in[N_BLOCK], uint8_t  out[N_BLOCK], const aes_context ctx[1] )
{
 8047cac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8047cb0:	b09f      	sub	sp, #124	; 0x7c
    if( ctx->rnd )
 8047cb2:	f892 30f0 	ldrb.w	r3, [r2, #240]	; 0xf0
{
 8047cb6:	9118      	str	r1, [sp, #96]	; 0x60
 8047cb8:	920a      	str	r2, [sp, #40]	; 0x28
    if( ctx->rnd )
 8047cba:	2b00      	cmp	r3, #0
 8047cbc:	f000 8168 	beq.w	8047f90 <aes_encrypt+0x2e4>
    {
        uint8_t s1[N_BLOCK], r;
        copy_and_key( s1, in, ctx->ksch );
 8047cc0:	ad1a      	add	r5, sp, #104	; 0x68
 8047cc2:	4601      	mov	r1, r0
 8047cc4:	4cb3      	ldr	r4, [pc, #716]	; (8047f94 <aes_encrypt+0x2e8>)
 8047cc6:	4628      	mov	r0, r5
 8047cc8:	f7ff ff32 	bl	8047b30 <copy_and_key>

        for( r = 1 ; r < ctx->rnd ; ++r )
 8047ccc:	f04f 0b01 	mov.w	fp, #1
    xor_block(d, k);
 8047cd0:	9519      	str	r5, [sp, #100]	; 0x64
 8047cd2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8047cd4:	f89d c068 	ldrb.w	ip, [sp, #104]	; 0x68
 8047cd8:	f89d 706d 	ldrb.w	r7, [sp, #109]	; 0x6d
 8047cdc:	f89d 8072 	ldrb.w	r8, [sp, #114]	; 0x72
 8047ce0:	f89d e077 	ldrb.w	lr, [sp, #119]	; 0x77
 8047ce4:	f814 5008 	ldrb.w	r5, [r4, r8]
 8047ce8:	f814 100e 	ldrb.w	r1, [r4, lr]
 8047cec:	f814 200c 	ldrb.w	r2, [r4, ip]
 8047cf0:	f814 a007 	ldrb.w	sl, [r4, r7]
 8047cf4:	eb03 130b 	add.w	r3, r3, fp, lsl #4
 8047cf8:	930b      	str	r3, [sp, #44]	; 0x2c
 8047cfa:	f89d 306c 	ldrb.w	r3, [sp, #108]	; 0x6c
 8047cfe:	930c      	str	r3, [sp, #48]	; 0x30
 8047d00:	f89d 3071 	ldrb.w	r3, [sp, #113]	; 0x71
 8047d04:	930d      	str	r3, [sp, #52]	; 0x34
 8047d06:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 8047d08:	f89d 3076 	ldrb.w	r3, [sp, #118]	; 0x76
 8047d0c:	5da6      	ldrb	r6, [r4, r6]
 8047d0e:	930e      	str	r3, [sp, #56]	; 0x38
 8047d10:	5ce3      	ldrb	r3, [r4, r3]
 8047d12:	9300      	str	r3, [sp, #0]
 8047d14:	9601      	str	r6, [sp, #4]
 8047d16:	f89d 306b 	ldrb.w	r3, [sp, #107]	; 0x6b
 8047d1a:	f89d 6070 	ldrb.w	r6, [sp, #112]	; 0x70
 8047d1e:	9610      	str	r6, [sp, #64]	; 0x40
 8047d20:	f89d 6075 	ldrb.w	r6, [sp, #117]	; 0x75
 8047d24:	930f      	str	r3, [sp, #60]	; 0x3c
 8047d26:	5ce0      	ldrb	r0, [r4, r3]
 8047d28:	9611      	str	r6, [sp, #68]	; 0x44
 8047d2a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8047d2c:	f89d 606a 	ldrb.w	r6, [sp, #106]	; 0x6a
 8047d30:	5ce3      	ldrb	r3, [r4, r3]
 8047d32:	9612      	str	r6, [sp, #72]	; 0x48
 8047d34:	5da6      	ldrb	r6, [r4, r6]
 8047d36:	9602      	str	r6, [sp, #8]
 8047d38:	f89d 606f 	ldrb.w	r6, [sp, #111]	; 0x6f
 8047d3c:	9613      	str	r6, [sp, #76]	; 0x4c
 8047d3e:	5da6      	ldrb	r6, [r4, r6]
 8047d40:	9603      	str	r6, [sp, #12]
 8047d42:	9e10      	ldr	r6, [sp, #64]	; 0x40
 8047d44:	5da6      	ldrb	r6, [r4, r6]
 8047d46:	9604      	str	r6, [sp, #16]
 8047d48:	9e11      	ldr	r6, [sp, #68]	; 0x44
 8047d4a:	5da6      	ldrb	r6, [r4, r6]
 8047d4c:	9605      	str	r6, [sp, #20]
 8047d4e:	f89d 6074 	ldrb.w	r6, [sp, #116]	; 0x74
 8047d52:	9614      	str	r6, [sp, #80]	; 0x50
 8047d54:	f89d 6069 	ldrb.w	r6, [sp, #105]	; 0x69
 8047d58:	9615      	str	r6, [sp, #84]	; 0x54
 8047d5a:	f89d 606e 	ldrb.w	r6, [sp, #110]	; 0x6e
 8047d5e:	9616      	str	r6, [sp, #88]	; 0x58
 8047d60:	5da6      	ldrb	r6, [r4, r6]
 8047d62:	9606      	str	r6, [sp, #24]
 8047d64:	f89d 6073 	ldrb.w	r6, [sp, #115]	; 0x73
 8047d68:	9617      	str	r6, [sp, #92]	; 0x5c
 8047d6a:	5da6      	ldrb	r6, [r4, r6]
 8047d6c:	9607      	str	r6, [sp, #28]
 8047d6e:	9e14      	ldr	r6, [sp, #80]	; 0x50
 8047d70:	5da6      	ldrb	r6, [r4, r6]
 8047d72:	9608      	str	r6, [sp, #32]
 8047d74:	9e15      	ldr	r6, [sp, #84]	; 0x54
 8047d76:	5da6      	ldrb	r6, [r4, r6]
 8047d78:	9609      	str	r6, [sp, #36]	; 0x24
        for( r = 1 ; r < ctx->rnd ; ++r )
 8047d7a:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8047d7c:	f896 90f0 	ldrb.w	r9, [r6, #240]	; 0xf0
 8047d80:	45d9      	cmp	r9, fp
 8047d82:	d832      	bhi.n	8047dea <aes_encrypt+0x13e>
    st[ 0] = s_box(st[ 0]); st[ 4] = s_box(st[ 4]);
 8047d84:	f88d 306c 	strb.w	r3, [sp, #108]	; 0x6c
    st[ 8] = s_box(st[ 8]); st[12] = s_box(st[12]);
 8047d88:	9b04      	ldr	r3, [sp, #16]
 8047d8a:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
 8047d8e:	9b08      	ldr	r3, [sp, #32]
 8047d90:	f88d 3074 	strb.w	r3, [sp, #116]	; 0x74
    tt = st[1]; st[ 1] = s_box(st[ 5]); st[ 5] = s_box(st[ 9]);
 8047d94:	9b01      	ldr	r3, [sp, #4]
 8047d96:	f88d 306d 	strb.w	r3, [sp, #109]	; 0x6d
    st[ 9] = s_box(st[13]); st[13] = s_box( tt );
 8047d9a:	9b05      	ldr	r3, [sp, #20]
 8047d9c:	f88d 3071 	strb.w	r3, [sp, #113]	; 0x71
 8047da0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8047da2:	f88d 3075 	strb.w	r3, [sp, #117]	; 0x75
    tt = st[2]; st[ 2] = s_box(st[10]); st[10] = s_box( tt );
 8047da6:	9b02      	ldr	r3, [sp, #8]
 8047da8:	f88d 3072 	strb.w	r3, [sp, #114]	; 0x72
    tt = st[6]; st[ 6] = s_box(st[14]); st[14] = s_box( tt );
 8047dac:	9b00      	ldr	r3, [sp, #0]
 8047dae:	f88d 306e 	strb.w	r3, [sp, #110]	; 0x6e
 8047db2:	9b06      	ldr	r3, [sp, #24]
 8047db4:	f88d 3076 	strb.w	r3, [sp, #118]	; 0x76
    tt = st[15]; st[15] = s_box(st[11]); st[11] = s_box(st[ 7]);
 8047db8:	9b07      	ldr	r3, [sp, #28]
    st[ 0] = s_box(st[ 0]); st[ 4] = s_box(st[ 4]);
 8047dba:	f88d 2068 	strb.w	r2, [sp, #104]	; 0x68
    tt = st[15]; st[15] = s_box(st[11]); st[11] = s_box(st[ 7]);
 8047dbe:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
    st[ 7] = s_box(st[ 3]); st[ 3] = s_box( tt );
 8047dc2:	f88d 006f 	strb.w	r0, [sp, #111]	; 0x6f
    tt = st[15]; st[15] = s_box(st[11]); st[11] = s_box(st[ 7]);
 8047dc6:	9b03      	ldr	r3, [sp, #12]
    st[ 7] = s_box(st[ 3]); st[ 3] = s_box( tt );
 8047dc8:	f88d 106b 	strb.w	r1, [sp, #107]	; 0x6b
            mix_sub_columns( s2, s1 );
            copy_and_key( s1, s2, ctx->ksch + r * N_BLOCK);
        }
#endif
        shift_sub_rows( s1 );
        copy_and_key( out, s1, ctx->ksch + r * N_BLOCK );
 8047dcc:	9818      	ldr	r0, [sp, #96]	; 0x60
 8047dce:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    tt = st[1]; st[ 1] = s_box(st[ 5]); st[ 5] = s_box(st[ 9]);
 8047dd0:	f88d a069 	strb.w	sl, [sp, #105]	; 0x69
        copy_and_key( out, s1, ctx->ksch + r * N_BLOCK );
 8047dd4:	a91a      	add	r1, sp, #104	; 0x68
    tt = st[2]; st[ 2] = s_box(st[10]); st[10] = s_box( tt );
 8047dd6:	f88d 506a 	strb.w	r5, [sp, #106]	; 0x6a
    tt = st[15]; st[15] = s_box(st[11]); st[11] = s_box(st[ 7]);
 8047dda:	f88d 3073 	strb.w	r3, [sp, #115]	; 0x73
        copy_and_key( out, s1, ctx->ksch + r * N_BLOCK );
 8047dde:	f7ff fea7 	bl	8047b30 <copy_and_key>
 8047de2:	2000      	movs	r0, #0
    }
    else
        return ( uint8_t )-1;
    return 0;
}
 8047de4:	b01f      	add	sp, #124	; 0x7c
 8047de6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    dt[ 0] = gfm2_sb(st[0]) ^ gfm3_sb(st[5]) ^ s_box(st[10]) ^ s_box(st[15]);
 8047dea:	44a4      	add	ip, r4
 8047dec:	4427      	add	r7, r4
 8047dee:	f89c 6100 	ldrb.w	r6, [ip, #256]	; 0x100
 8047df2:	ea85 0901 	eor.w	r9, r5, r1
 8047df6:	ea86 0909 	eor.w	r9, r6, r9
    dt[ 1] = s_box(st[0]) ^ gfm2_sb(st[5]) ^ gfm3_sb(st[10]) ^ s_box(st[15]);
 8047dfa:	44a0      	add	r8, r4
    dt[ 0] = gfm2_sb(st[0]) ^ gfm3_sb(st[5]) ^ s_box(st[10]) ^ s_box(st[15]);
 8047dfc:	f897 6200 	ldrb.w	r6, [r7, #512]	; 0x200
    dt[ 1] = s_box(st[0]) ^ gfm2_sb(st[5]) ^ gfm3_sb(st[10]) ^ s_box(st[15]);
 8047e00:	f897 7100 	ldrb.w	r7, [r7, #256]	; 0x100
 8047e04:	4051      	eors	r1, r2
 8047e06:	4079      	eors	r1, r7
 8047e08:	f898 7200 	ldrb.w	r7, [r8, #512]	; 0x200
 8047e0c:	4079      	eors	r1, r7
    dt[ 2] = s_box(st[0]) ^ s_box(st[5]) ^ gfm2_sb(st[10]) ^ gfm3_sb(st[15]);
 8047e0e:	44a6      	add	lr, r4
    dt[ 1] = s_box(st[0]) ^ gfm2_sb(st[5]) ^ gfm3_sb(st[10]) ^ s_box(st[15]);
 8047e10:	f88d 1069 	strb.w	r1, [sp, #105]	; 0x69
    dt[ 2] = s_box(st[0]) ^ s_box(st[5]) ^ gfm2_sb(st[10]) ^ gfm3_sb(st[15]);
 8047e14:	f898 1100 	ldrb.w	r1, [r8, #256]	; 0x100
 8047e18:	ea82 020a 	eor.w	r2, r2, sl
 8047e1c:	404a      	eors	r2, r1
 8047e1e:	f89e 1200 	ldrb.w	r1, [lr, #512]	; 0x200
 8047e22:	404a      	eors	r2, r1
 8047e24:	f88d 206a 	strb.w	r2, [sp, #106]	; 0x6a
    dt[ 4] = gfm2_sb(st[4]) ^ gfm3_sb(st[9]) ^ s_box(st[14]) ^ s_box(st[3]);
 8047e28:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8047e2a:	4422      	add	r2, r4
    dt[ 0] = gfm2_sb(st[0]) ^ gfm3_sb(st[5]) ^ s_box(st[10]) ^ s_box(st[15]);
 8047e2c:	ea89 0906 	eor.w	r9, r9, r6
    dt[ 4] = gfm2_sb(st[4]) ^ gfm3_sb(st[9]) ^ s_box(st[14]) ^ s_box(st[3]);
 8047e30:	4616      	mov	r6, r2
 8047e32:	9a00      	ldr	r2, [sp, #0]
 8047e34:	f896 1100 	ldrb.w	r1, [r6, #256]	; 0x100
    dt[ 0] = gfm2_sb(st[0]) ^ gfm3_sb(st[5]) ^ s_box(st[10]) ^ s_box(st[15]);
 8047e38:	f88d 9068 	strb.w	r9, [sp, #104]	; 0x68
    dt[ 3] = gfm3_sb(st[0]) ^ s_box(st[5]) ^ s_box(st[10]) ^ gfm2_sb(st[15]);
 8047e3c:	ea85 050a 	eor.w	r5, r5, sl
    dt[ 4] = gfm2_sb(st[4]) ^ gfm3_sb(st[9]) ^ s_box(st[14]) ^ s_box(st[3]);
 8047e40:	4042      	eors	r2, r0
    dt[ 3] = gfm3_sb(st[0]) ^ s_box(st[5]) ^ s_box(st[10]) ^ gfm2_sb(st[15]);
 8047e42:	f89c a200 	ldrb.w	sl, [ip, #512]	; 0x200
    dt[ 4] = gfm2_sb(st[4]) ^ gfm3_sb(st[9]) ^ s_box(st[14]) ^ s_box(st[3]);
 8047e46:	404a      	eors	r2, r1
 8047e48:	990d      	ldr	r1, [sp, #52]	; 0x34
    dt[ 3] = gfm3_sb(st[0]) ^ s_box(st[5]) ^ s_box(st[10]) ^ gfm2_sb(st[15]);
 8047e4a:	ea8a 0505 	eor.w	r5, sl, r5
 8047e4e:	f89e a100 	ldrb.w	sl, [lr, #256]	; 0x100
    dt[ 4] = gfm2_sb(st[4]) ^ gfm3_sb(st[9]) ^ s_box(st[14]) ^ s_box(st[3]);
 8047e52:	4421      	add	r1, r4
    dt[ 3] = gfm3_sb(st[0]) ^ s_box(st[5]) ^ s_box(st[10]) ^ gfm2_sb(st[15]);
 8047e54:	ea85 050a 	eor.w	r5, r5, sl
 8047e58:	f88d 506b 	strb.w	r5, [sp, #107]	; 0x6b
    dt[ 4] = gfm2_sb(st[4]) ^ gfm3_sb(st[9]) ^ s_box(st[14]) ^ s_box(st[3]);
 8047e5c:	f891 5200 	ldrb.w	r5, [r1, #512]	; 0x200
 8047e60:	406a      	eors	r2, r5
 8047e62:	f88d 206c 	strb.w	r2, [sp, #108]	; 0x6c
    dt[ 5] = s_box(st[4]) ^ gfm2_sb(st[9]) ^ gfm3_sb(st[14]) ^ s_box(st[3]);
 8047e66:	f891 2100 	ldrb.w	r2, [r1, #256]	; 0x100
 8047e6a:	4058      	eors	r0, r3
 8047e6c:	4050      	eors	r0, r2
 8047e6e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8047e70:	4422      	add	r2, r4
 8047e72:	f892 1200 	ldrb.w	r1, [r2, #512]	; 0x200
    dt[ 6] = s_box(st[4]) ^ s_box(st[9]) ^ gfm2_sb(st[14]) ^ gfm3_sb(st[3]);
 8047e76:	f892 2100 	ldrb.w	r2, [r2, #256]	; 0x100
    dt[ 5] = s_box(st[4]) ^ gfm2_sb(st[9]) ^ gfm3_sb(st[14]) ^ s_box(st[3]);
 8047e7a:	4048      	eors	r0, r1
    dt[ 6] = s_box(st[4]) ^ s_box(st[9]) ^ gfm2_sb(st[14]) ^ gfm3_sb(st[3]);
 8047e7c:	9901      	ldr	r1, [sp, #4]
    dt[ 5] = s_box(st[4]) ^ gfm2_sb(st[9]) ^ gfm3_sb(st[14]) ^ s_box(st[3]);
 8047e7e:	f88d 006d 	strb.w	r0, [sp, #109]	; 0x6d
    dt[ 6] = s_box(st[4]) ^ s_box(st[9]) ^ gfm2_sb(st[14]) ^ gfm3_sb(st[3]);
 8047e82:	404b      	eors	r3, r1
 8047e84:	4053      	eors	r3, r2
 8047e86:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8047e88:	4422      	add	r2, r4
 8047e8a:	f892 1200 	ldrb.w	r1, [r2, #512]	; 0x200
 8047e8e:	404b      	eors	r3, r1
 8047e90:	f88d 306e 	strb.w	r3, [sp, #110]	; 0x6e
    dt[ 7] = gfm3_sb(st[4]) ^ s_box(st[9]) ^ s_box(st[14]) ^ gfm2_sb(st[3]);
 8047e94:	e9dd 3100 	ldrd	r3, r1, [sp]
 8047e98:	404b      	eors	r3, r1
 8047e9a:	f896 1200 	ldrb.w	r1, [r6, #512]	; 0x200
 8047e9e:	404b      	eors	r3, r1
 8047ea0:	f892 1100 	ldrb.w	r1, [r2, #256]	; 0x100
 8047ea4:	404b      	eors	r3, r1
 8047ea6:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
    dt[ 8] = gfm2_sb(st[8]) ^ gfm3_sb(st[13]) ^ s_box(st[2]) ^ s_box(st[7]);
 8047eaa:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8047eac:	4423      	add	r3, r4
 8047eae:	461a      	mov	r2, r3
 8047eb0:	e9dd 3102 	ldrd	r3, r1, [sp, #8]
 8047eb4:	404b      	eors	r3, r1
 8047eb6:	f892 1100 	ldrb.w	r1, [r2, #256]	; 0x100
    dt[11] = gfm3_sb(st[8]) ^ s_box(st[13]) ^ s_box(st[2]) ^ gfm2_sb(st[7]);
 8047eba:	f892 2200 	ldrb.w	r2, [r2, #512]	; 0x200
    dt[ 8] = gfm2_sb(st[8]) ^ gfm3_sb(st[13]) ^ s_box(st[2]) ^ s_box(st[7]);
 8047ebe:	404b      	eors	r3, r1
 8047ec0:	9911      	ldr	r1, [sp, #68]	; 0x44
 8047ec2:	4421      	add	r1, r4
 8047ec4:	f891 0200 	ldrb.w	r0, [r1, #512]	; 0x200
    dt[ 9] = s_box(st[8]) ^ gfm2_sb(st[13]) ^ gfm3_sb(st[2]) ^ s_box(st[7]);
 8047ec8:	f891 1100 	ldrb.w	r1, [r1, #256]	; 0x100
    dt[ 8] = gfm2_sb(st[8]) ^ gfm3_sb(st[13]) ^ s_box(st[2]) ^ s_box(st[7]);
 8047ecc:	4043      	eors	r3, r0
 8047ece:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
    dt[ 9] = s_box(st[8]) ^ gfm2_sb(st[13]) ^ gfm3_sb(st[2]) ^ s_box(st[7]);
 8047ed2:	e9dd 3003 	ldrd	r3, r0, [sp, #12]
 8047ed6:	4043      	eors	r3, r0
 8047ed8:	404b      	eors	r3, r1
 8047eda:	9912      	ldr	r1, [sp, #72]	; 0x48
 8047edc:	4421      	add	r1, r4
 8047ede:	f891 0200 	ldrb.w	r0, [r1, #512]	; 0x200
    dt[10] = s_box(st[8]) ^ s_box(st[13]) ^ gfm2_sb(st[2]) ^ gfm3_sb(st[7]);
 8047ee2:	f891 1100 	ldrb.w	r1, [r1, #256]	; 0x100
    dt[ 9] = s_box(st[8]) ^ gfm2_sb(st[13]) ^ gfm3_sb(st[2]) ^ s_box(st[7]);
 8047ee6:	4043      	eors	r3, r0
 8047ee8:	f88d 3071 	strb.w	r3, [sp, #113]	; 0x71
    dt[10] = s_box(st[8]) ^ s_box(st[13]) ^ gfm2_sb(st[2]) ^ gfm3_sb(st[7]);
 8047eec:	e9dd 3004 	ldrd	r3, r0, [sp, #16]
 8047ef0:	4043      	eors	r3, r0
 8047ef2:	404b      	eors	r3, r1
 8047ef4:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8047ef6:	4421      	add	r1, r4
 8047ef8:	f891 0200 	ldrb.w	r0, [r1, #512]	; 0x200
 8047efc:	4043      	eors	r3, r0
 8047efe:	f88d 3072 	strb.w	r3, [sp, #114]	; 0x72
    dt[11] = gfm3_sb(st[8]) ^ s_box(st[13]) ^ s_box(st[2]) ^ gfm2_sb(st[7]);
 8047f02:	9805      	ldr	r0, [sp, #20]
 8047f04:	9b02      	ldr	r3, [sp, #8]
 8047f06:	4043      	eors	r3, r0
 8047f08:	4053      	eors	r3, r2
 8047f0a:	f891 2100 	ldrb.w	r2, [r1, #256]	; 0x100
 8047f0e:	4053      	eors	r3, r2
 8047f10:	f88d 3073 	strb.w	r3, [sp, #115]	; 0x73
    dt[12] = gfm2_sb(st[12]) ^ gfm3_sb(st[1]) ^ s_box(st[6]) ^ s_box(st[11]);
 8047f14:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8047f16:	4423      	add	r3, r4
 8047f18:	461a      	mov	r2, r3
 8047f1a:	e9dd 3106 	ldrd	r3, r1, [sp, #24]
 8047f1e:	404b      	eors	r3, r1
 8047f20:	f892 1100 	ldrb.w	r1, [r2, #256]	; 0x100
 8047f24:	404b      	eors	r3, r1
 8047f26:	9915      	ldr	r1, [sp, #84]	; 0x54
 8047f28:	4421      	add	r1, r4
 8047f2a:	f891 0200 	ldrb.w	r0, [r1, #512]	; 0x200
 8047f2e:	4043      	eors	r3, r0
 8047f30:	f88d 3074 	strb.w	r3, [sp, #116]	; 0x74
    dt[13] = s_box(st[12]) ^ gfm2_sb(st[1]) ^ gfm3_sb(st[6]) ^ s_box(st[11]);
 8047f34:	e9dd 3007 	ldrd	r3, r0, [sp, #28]
 8047f38:	f891 1100 	ldrb.w	r1, [r1, #256]	; 0x100
    dt[15] = gfm3_sb(st[12]) ^ s_box(st[1]) ^ s_box(st[6]) ^ gfm2_sb(st[11]);
 8047f3c:	f892 2200 	ldrb.w	r2, [r2, #512]	; 0x200
    dt[13] = s_box(st[12]) ^ gfm2_sb(st[1]) ^ gfm3_sb(st[6]) ^ s_box(st[11]);
 8047f40:	4043      	eors	r3, r0
 8047f42:	404b      	eors	r3, r1
 8047f44:	9916      	ldr	r1, [sp, #88]	; 0x58
 8047f46:	4421      	add	r1, r4
 8047f48:	f891 0200 	ldrb.w	r0, [r1, #512]	; 0x200
    dt[14] = s_box(st[12]) ^ s_box(st[1]) ^ gfm2_sb(st[6]) ^ gfm3_sb(st[11]);
 8047f4c:	f891 1100 	ldrb.w	r1, [r1, #256]	; 0x100
    dt[13] = s_box(st[12]) ^ gfm2_sb(st[1]) ^ gfm3_sb(st[6]) ^ s_box(st[11]);
 8047f50:	4043      	eors	r3, r0
 8047f52:	f88d 3075 	strb.w	r3, [sp, #117]	; 0x75
    dt[14] = s_box(st[12]) ^ s_box(st[1]) ^ gfm2_sb(st[6]) ^ gfm3_sb(st[11]);
 8047f56:	e9dd 3008 	ldrd	r3, r0, [sp, #32]
 8047f5a:	4043      	eors	r3, r0
 8047f5c:	404b      	eors	r3, r1
 8047f5e:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8047f60:	4421      	add	r1, r4
 8047f62:	f891 0200 	ldrb.w	r0, [r1, #512]	; 0x200
 8047f66:	4043      	eors	r3, r0
 8047f68:	f88d 3076 	strb.w	r3, [sp, #118]	; 0x76
    dt[15] = gfm3_sb(st[12]) ^ s_box(st[1]) ^ s_box(st[6]) ^ gfm2_sb(st[11]);
 8047f6c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8047f6e:	9b06      	ldr	r3, [sp, #24]
 8047f70:	4043      	eors	r3, r0
 8047f72:	4053      	eors	r3, r2
 8047f74:	f891 2100 	ldrb.w	r2, [r1, #256]	; 0x100
    xor_block(d, k);
 8047f78:	9819      	ldr	r0, [sp, #100]	; 0x64
 8047f7a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    dt[15] = gfm3_sb(st[12]) ^ s_box(st[1]) ^ s_box(st[6]) ^ gfm2_sb(st[11]);
 8047f7c:	4053      	eors	r3, r2
 8047f7e:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
    xor_block(d, k);
 8047f82:	f7ff fd94 	bl	8047aae <xor_block>
        for( r = 1 ; r < ctx->rnd ; ++r )
 8047f86:	f10b 0301 	add.w	r3, fp, #1
 8047f8a:	fa5f fb83 	uxtb.w	fp, r3
 8047f8e:	e6a0      	b.n	8047cd2 <aes_encrypt+0x26>
        return ( uint8_t )-1;
 8047f90:	20ff      	movs	r0, #255	; 0xff
 8047f92:	e727      	b.n	8047de4 <aes_encrypt+0x138>
 8047f94:	080519a0 	.word	0x080519a0

08047f98 <AES_CMAC_Init>:
        }                          \
    } while (0) \


void AES_CMAC_Init(AES_CMAC_CTX *ctx)
{
 8047f98:	b510      	push	{r4, lr}
            memset1(ctx->X, 0, sizeof ctx->X);
 8047f9a:	2210      	movs	r2, #16
{
 8047f9c:	4604      	mov	r4, r0
            memset1(ctx->X, 0, sizeof ctx->X);
 8047f9e:	2100      	movs	r1, #0
 8047fa0:	30f1      	adds	r0, #241	; 0xf1
 8047fa2:	f005 ff74 	bl	804de8e <memset1>
            ctx->M_n = 0;
 8047fa6:	2100      	movs	r1, #0
 8047fa8:	f8c4 1114 	str.w	r1, [r4, #276]	; 0x114
        memset1(ctx->rijndael.ksch, '\0', 240);
 8047fac:	4620      	mov	r0, r4
 8047fae:	22f0      	movs	r2, #240	; 0xf0
}
 8047fb0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        memset1(ctx->rijndael.ksch, '\0', 240);
 8047fb4:	f005 bf6b 	b.w	804de8e <memset1>

08047fb8 <AES_CMAC_SetKey>:
    
void AES_CMAC_SetKey(AES_CMAC_CTX *ctx, const uint8_t key[AES_CMAC_KEY_LENGTH])
{
 8047fb8:	460b      	mov	r3, r1
           //rijndael_set_key_enc_only(&ctx->rijndael, key, 128);
       aes_set_key( key, AES_CMAC_KEY_LENGTH, &ctx->rijndael);
 8047fba:	4602      	mov	r2, r0
 8047fbc:	2110      	movs	r1, #16
 8047fbe:	4618      	mov	r0, r3
 8047fc0:	f7ff bdf8 	b.w	8047bb4 <aes_set_key>

08047fc4 <AES_CMAC_Update>:
}
    
void AES_CMAC_Update(AES_CMAC_CTX *ctx, const uint8_t *data, uint32_t len)
{
 8047fc4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8047fc8:	4604      	mov	r4, r0
            uint32_t mlen;
        uint8_t in[16];
    
            if (ctx->M_n > 0) {
 8047fca:	f8d0 0114 	ldr.w	r0, [r0, #276]	; 0x114
{
 8047fce:	b085      	sub	sp, #20
 8047fd0:	460e      	mov	r6, r1
 8047fd2:	4615      	mov	r5, r2
 8047fd4:	f204 1801 	addw	r8, r4, #257	; 0x101
            if (ctx->M_n > 0) {
 8047fd8:	b310      	cbz	r0, 8048020 <AES_CMAC_Update+0x5c>
                  mlen = MIN(16 - ctx->M_n, len);
 8047fda:	f1c0 0910 	rsb	r9, r0, #16
 8047fde:	4591      	cmp	r9, r2
 8047fe0:	464f      	mov	r7, r9
 8047fe2:	bf28      	it	cs
 8047fe4:	4617      	movcs	r7, r2
                    memcpy1(ctx->M_last + ctx->M_n, data, mlen);
 8047fe6:	b2ba      	uxth	r2, r7
 8047fe8:	4440      	add	r0, r8
 8047fea:	f005 ff3c 	bl	804de66 <memcpy1>
                    ctx->M_n += mlen;
 8047fee:	f8d4 3114 	ldr.w	r3, [r4, #276]	; 0x114
 8047ff2:	443b      	add	r3, r7
                    if (ctx->M_n < 16 || len == mlen)
 8047ff4:	2b0f      	cmp	r3, #15
                    ctx->M_n += mlen;
 8047ff6:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
                    if (ctx->M_n < 16 || len == mlen)
 8047ffa:	d91c      	bls.n	8048036 <AES_CMAC_Update+0x72>
 8047ffc:	45a9      	cmp	r9, r5
 8047ffe:	d21a      	bcs.n	8048036 <AES_CMAC_Update+0x72>
 8048000:	f104 03f1 	add.w	r3, r4, #241	; 0xf1
 8048004:	4619      	mov	r1, r3
                            return;
                   XOR(ctx->M_last, ctx->X);
 8048006:	781a      	ldrb	r2, [r3, #0]
 8048008:	7c18      	ldrb	r0, [r3, #16]
 804800a:	4042      	eors	r2, r0
 804800c:	f803 2b01 	strb.w	r2, [r3], #1
 8048010:	4543      	cmp	r3, r8
 8048012:	d1f8      	bne.n	8048006 <AES_CMAC_Update+0x42>
                    //rijndael_encrypt(&ctx->rijndael, ctx->X, ctx->X);
            aes_encrypt( ctx->X, ctx->X, &ctx->rijndael);
 8048014:	4622      	mov	r2, r4
 8048016:	4608      	mov	r0, r1
 8048018:	f7ff fe48 	bl	8047cac <aes_encrypt>
                    data += mlen;
 804801c:	443e      	add	r6, r7
                    len -= mlen;
 804801e:	1bed      	subs	r5, r5, r7
            while (len > 16) {      /* not last block */

                    XOR(data, ctx->X);
                    //rijndael_encrypt(&ctx->rijndael, ctx->X, ctx->X);

                    memcpy1(in, &ctx->X[0], 16); //Bestela ez du ondo iten
 8048020:	f104 07f1 	add.w	r7, r4, #241	; 0xf1
            while (len > 16) {      /* not last block */
 8048024:	2d10      	cmp	r5, #16
 8048026:	d809      	bhi.n	804803c <AES_CMAC_Update+0x78>

                    data += 16;
                    len -= 16;
            }
            /* potential last block, save it */
            memcpy1(ctx->M_last, data, len);
 8048028:	b2aa      	uxth	r2, r5
 804802a:	4631      	mov	r1, r6
 804802c:	4640      	mov	r0, r8
 804802e:	f005 ff1a 	bl	804de66 <memcpy1>
            ctx->M_n = len;
 8048032:	f8c4 5114 	str.w	r5, [r4, #276]	; 0x114
}
 8048036:	b005      	add	sp, #20
 8048038:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 804803c:	f104 02f0 	add.w	r2, r4, #240	; 0xf0
 8048040:	1e73      	subs	r3, r6, #1
 8048042:	f106 000f 	add.w	r0, r6, #15
                    XOR(data, ctx->X);
 8048046:	f813 cf01 	ldrb.w	ip, [r3, #1]!
 804804a:	f812 1f01 	ldrb.w	r1, [r2, #1]!
 804804e:	4283      	cmp	r3, r0
 8048050:	ea81 010c 	eor.w	r1, r1, ip
 8048054:	7011      	strb	r1, [r2, #0]
 8048056:	d1f6      	bne.n	8048046 <AES_CMAC_Update+0x82>
                    memcpy1(in, &ctx->X[0], 16); //Bestela ez du ondo iten
 8048058:	2210      	movs	r2, #16
 804805a:	4639      	mov	r1, r7
 804805c:	4668      	mov	r0, sp
 804805e:	f005 ff02 	bl	804de66 <memcpy1>
            aes_encrypt( in, in, &ctx->rijndael);
 8048062:	4622      	mov	r2, r4
 8048064:	4669      	mov	r1, sp
 8048066:	4668      	mov	r0, sp
 8048068:	f7ff fe20 	bl	8047cac <aes_encrypt>
                    memcpy1(&ctx->X[0], in, 16);
 804806c:	2210      	movs	r2, #16
 804806e:	4669      	mov	r1, sp
 8048070:	4638      	mov	r0, r7
 8048072:	f005 fef8 	bl	804de66 <memcpy1>
                    data += 16;
 8048076:	3610      	adds	r6, #16
                    len -= 16;
 8048078:	3d10      	subs	r5, #16
 804807a:	e7d3      	b.n	8048024 <AES_CMAC_Update+0x60>

0804807c <AES_CMAC_Final>:
   
void AES_CMAC_Final(uint8_t digest[AES_CMAC_DIGEST_LENGTH], AES_CMAC_CTX *ctx)
{
 804807c:	b570      	push	{r4, r5, r6, lr}
 804807e:	b088      	sub	sp, #32
 8048080:	460c      	mov	r4, r1
            uint8_t K[16];
        uint8_t in[16];
            /* generate subkey K1 */
            memset1(K, '\0', 16);
 8048082:	2210      	movs	r2, #16
 8048084:	2100      	movs	r1, #0
{
 8048086:	4605      	mov	r5, r0
            memset1(K, '\0', 16);
 8048088:	4668      	mov	r0, sp
 804808a:	f005 ff00 	bl	804de8e <memset1>

            //rijndael_encrypt(&ctx->rijndael, K, K);

            aes_encrypt( K, K, &ctx->rijndael);
 804808e:	4622      	mov	r2, r4
 8048090:	4669      	mov	r1, sp
 8048092:	4668      	mov	r0, sp
 8048094:	f7ff fe0a 	bl	8047cac <aes_encrypt>

            if (K[0] & 0x80) {
 8048098:	f99d 3000 	ldrsb.w	r3, [sp]
 804809c:	2b00      	cmp	r3, #0
 804809e:	466a      	mov	r2, sp
 80480a0:	f10d 010f 	add.w	r1, sp, #15
 80480a4:	da3e      	bge.n	8048124 <AES_CMAC_Final+0xa8>
                    LSHIFT(K, K);
 80480a6:	7813      	ldrb	r3, [r2, #0]
 80480a8:	f812 0f01 	ldrb.w	r0, [r2, #1]!
 80480ac:	005b      	lsls	r3, r3, #1
 80480ae:	b25b      	sxtb	r3, r3
 80480b0:	ea43 13d0 	orr.w	r3, r3, r0, lsr #7
 80480b4:	4291      	cmp	r1, r2
 80480b6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80480ba:	d1f4      	bne.n	80480a6 <AES_CMAC_Final+0x2a>
 80480bc:	f89d 300f 	ldrb.w	r3, [sp, #15]
 80480c0:	005b      	lsls	r3, r3, #1
                   K[15] ^= 0x87;
 80480c2:	f083 0387 	eor.w	r3, r3, #135	; 0x87
            } else
                    LSHIFT(K, K);
 80480c6:	f88d 300f 	strb.w	r3, [sp, #15]


            if (ctx->M_n == 16) {
 80480ca:	f8d4 3114 	ldr.w	r3, [r4, #276]	; 0x114
 80480ce:	2b10      	cmp	r3, #16
 80480d0:	d137      	bne.n	8048142 <AES_CMAC_Final+0xc6>
 80480d2:	f204 1201 	addw	r2, r4, #257	; 0x101
                    /* last block was a complete block */
                    XOR(K, ctx->M_last);
 80480d6:	2300      	movs	r3, #0
 80480d8:	7811      	ldrb	r1, [r2, #0]
 80480da:	f81d 0003 	ldrb.w	r0, [sp, r3]
 80480de:	3301      	adds	r3, #1
 80480e0:	4041      	eors	r1, r0
 80480e2:	2b10      	cmp	r3, #16
 80480e4:	f802 1b01 	strb.w	r1, [r2], #1
 80480e8:	d1f6      	bne.n	80480d8 <AES_CMAC_Final+0x5c>
 80480ea:	f104 03f1 	add.w	r3, r4, #241	; 0xf1
 80480ee:	f204 1001 	addw	r0, r4, #257	; 0x101
 80480f2:	4619      	mov	r1, r3
   
                  XOR(K, ctx->M_last);


           }
           XOR(ctx->M_last, ctx->X);
 80480f4:	781a      	ldrb	r2, [r3, #0]
 80480f6:	7c1e      	ldrb	r6, [r3, #16]
 80480f8:	4072      	eors	r2, r6
 80480fa:	f803 2b01 	strb.w	r2, [r3], #1
 80480fe:	4298      	cmp	r0, r3
 8048100:	d1f8      	bne.n	80480f4 <AES_CMAC_Final+0x78>

           //rijndael_encrypt(&ctx->rijndael, ctx->X, digest);

       memcpy1(in, &ctx->X[0], 16); //Bestela ez du ondo iten
 8048102:	2210      	movs	r2, #16
 8048104:	eb0d 0002 	add.w	r0, sp, r2
 8048108:	f005 fead 	bl	804de66 <memcpy1>
       aes_encrypt(in, digest, &ctx->rijndael);
 804810c:	4622      	mov	r2, r4
 804810e:	4629      	mov	r1, r5
 8048110:	a804      	add	r0, sp, #16
 8048112:	f7ff fdcb 	bl	8047cac <aes_encrypt>
           memset1(K, 0, sizeof K);
 8048116:	2210      	movs	r2, #16
 8048118:	2100      	movs	r1, #0
 804811a:	4668      	mov	r0, sp
 804811c:	f005 feb7 	bl	804de8e <memset1>

}
 8048120:	b008      	add	sp, #32
 8048122:	bd70      	pop	{r4, r5, r6, pc}
                    LSHIFT(K, K);
 8048124:	7813      	ldrb	r3, [r2, #0]
 8048126:	f812 0f01 	ldrb.w	r0, [r2, #1]!
 804812a:	005b      	lsls	r3, r3, #1
 804812c:	b25b      	sxtb	r3, r3
 804812e:	ea43 13d0 	orr.w	r3, r3, r0, lsr #7
 8048132:	428a      	cmp	r2, r1
 8048134:	f802 3c01 	strb.w	r3, [r2, #-1]
 8048138:	d1f4      	bne.n	8048124 <AES_CMAC_Final+0xa8>
 804813a:	f89d 300f 	ldrb.w	r3, [sp, #15]
 804813e:	005b      	lsls	r3, r3, #1
 8048140:	e7c1      	b.n	80480c6 <AES_CMAC_Final+0x4a>
                  if (K[0] & 0x80) {
 8048142:	f99d 2000 	ldrsb.w	r2, [sp]
 8048146:	2a00      	cmp	r2, #0
 8048148:	4668      	mov	r0, sp
 804814a:	da28      	bge.n	804819e <AES_CMAC_Final+0x122>
                          LSHIFT(K, K);
 804814c:	7802      	ldrb	r2, [r0, #0]
 804814e:	f810 6f01 	ldrb.w	r6, [r0, #1]!
 8048152:	0052      	lsls	r2, r2, #1
 8048154:	b252      	sxtb	r2, r2
 8048156:	ea42 12d6 	orr.w	r2, r2, r6, lsr #7
 804815a:	4281      	cmp	r1, r0
 804815c:	f800 2c01 	strb.w	r2, [r0, #-1]
 8048160:	d1f4      	bne.n	804814c <AES_CMAC_Final+0xd0>
 8048162:	f89d 200f 	ldrb.w	r2, [sp, #15]
 8048166:	0052      	lsls	r2, r2, #1
                          K[15] ^= 0x87;
 8048168:	f082 0287 	eor.w	r2, r2, #135	; 0x87
                           LSHIFT(K, K);
 804816c:	f88d 200f 	strb.w	r2, [sp, #15]
                   ctx->M_last[ctx->M_n] = 0x80;
 8048170:	18e2      	adds	r2, r4, r3
 8048172:	2180      	movs	r1, #128	; 0x80
 8048174:	f882 1101 	strb.w	r1, [r2, #257]	; 0x101
 8048178:	2200      	movs	r2, #0
                   while (++ctx->M_n < 16)
 804817a:	3301      	adds	r3, #1
 804817c:	2b0f      	cmp	r3, #15
 804817e:	d91d      	bls.n	80481bc <AES_CMAC_Final+0x140>
 8048180:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
 8048184:	f204 1201 	addw	r2, r4, #257	; 0x101
                  XOR(K, ctx->M_last);
 8048188:	2300      	movs	r3, #0
 804818a:	7811      	ldrb	r1, [r2, #0]
 804818c:	f81d 0003 	ldrb.w	r0, [sp, r3]
 8048190:	3301      	adds	r3, #1
 8048192:	4041      	eors	r1, r0
 8048194:	2b10      	cmp	r3, #16
 8048196:	f802 1b01 	strb.w	r1, [r2], #1
 804819a:	d1f6      	bne.n	804818a <AES_CMAC_Final+0x10e>
 804819c:	e7a5      	b.n	80480ea <AES_CMAC_Final+0x6e>
                           LSHIFT(K, K);
 804819e:	7802      	ldrb	r2, [r0, #0]
 80481a0:	f810 6f01 	ldrb.w	r6, [r0, #1]!
 80481a4:	0052      	lsls	r2, r2, #1
 80481a6:	b252      	sxtb	r2, r2
 80481a8:	ea42 12d6 	orr.w	r2, r2, r6, lsr #7
 80481ac:	4281      	cmp	r1, r0
 80481ae:	f800 2c01 	strb.w	r2, [r0, #-1]
 80481b2:	d1f4      	bne.n	804819e <AES_CMAC_Final+0x122>
 80481b4:	f89d 200f 	ldrb.w	r2, [sp, #15]
 80481b8:	0052      	lsls	r2, r2, #1
 80481ba:	e7d7      	b.n	804816c <AES_CMAC_Final+0xf0>
                         ctx->M_last[ctx->M_n] = 0;
 80481bc:	18e1      	adds	r1, r4, r3
 80481be:	f881 2101 	strb.w	r2, [r1, #257]	; 0x101
 80481c2:	e7da      	b.n	804817a <AES_CMAC_Final+0xfe>

080481c4 <DummyCB>:
 * Dummy callback in case if the user provides NULL function pointer
 */
static void DummyCB( void )
{
    return;
}
 80481c4:	4770      	bx	lr
	...

080481c8 <GetKeyByID>:
{
 80481c8:	b530      	push	{r4, r5, lr}
        if( SeNvmCtx.KeyList[i].KeyID == keyID )
 80481ca:	4a0a      	ldr	r2, [pc, #40]	; (80481f4 <GetKeyByID+0x2c>)
{
 80481cc:	2300      	movs	r3, #0
        if( SeNvmCtx.KeyList[i].KeyID == keyID )
 80481ce:	eb03 1403 	add.w	r4, r3, r3, lsl #4
 80481d2:	1915      	adds	r5, r2, r4
 80481d4:	f895 522c 	ldrb.w	r5, [r5, #556]	; 0x22c
 80481d8:	4285      	cmp	r5, r0
 80481da:	d105      	bne.n	80481e8 <GetKeyByID+0x20>
            *keyItem = &( SeNvmCtx.KeyList[i] );
 80481dc:	f504 740b 	add.w	r4, r4, #556	; 0x22c
 80481e0:	4422      	add	r2, r4
 80481e2:	600a      	str	r2, [r1, #0]
            return SECURE_ELEMENT_SUCCESS;
 80481e4:	2000      	movs	r0, #0
}
 80481e6:	bd30      	pop	{r4, r5, pc}
 80481e8:	3301      	adds	r3, #1
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 80481ea:	2b18      	cmp	r3, #24
 80481ec:	d1ef      	bne.n	80481ce <GetKeyByID+0x6>
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 80481ee:	2003      	movs	r0, #3
 80481f0:	e7f9      	b.n	80481e6 <GetKeyByID+0x1e>
 80481f2:	bf00      	nop
 80481f4:	2000cecc 	.word	0x2000cecc

080481f8 <ComputeCmac.part.0>:
 * \param[IN]  size           - Data buffer size
 * \param[IN]  keyID          - Key identifier to determine the AES key to be used
 * \param[OUT] cmac           - Computed cmac
 * \retval                    - Status of the operation
 */
static SecureElementStatus_t ComputeCmac( uint8_t *micBxBuffer, uint8_t *buffer, uint16_t size, KeyIdentifier_t keyID, uint32_t* cmac )
 80481f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80481fa:	461c      	mov	r4, r3
 80481fc:	b087      	sub	sp, #28
 80481fe:	4605      	mov	r5, r0
        return SECURE_ELEMENT_ERROR_NPE;
    }

    uint8_t Cmac[16];

    AES_CMAC_Init( SeNvmCtx.AesCmacCtx );
 8048200:	4812      	ldr	r0, [pc, #72]	; (804824c <ComputeCmac.part.0+0x54>)
static SecureElementStatus_t ComputeCmac( uint8_t *micBxBuffer, uint8_t *buffer, uint16_t size, KeyIdentifier_t keyID, uint32_t* cmac )
 8048202:	460e      	mov	r6, r1
 8048204:	4617      	mov	r7, r2
    AES_CMAC_Init( SeNvmCtx.AesCmacCtx );
 8048206:	f7ff fec7 	bl	8047f98 <AES_CMAC_Init>

    Key_t* keyItem;
    SecureElementStatus_t retval = GetKeyByID( keyID, &keyItem );
 804820a:	4620      	mov	r0, r4
 804820c:	a901      	add	r1, sp, #4
 804820e:	f7ff ffdb 	bl	80481c8 <GetKeyByID>

    if( retval == SECURE_ELEMENT_SUCCESS )
 8048212:	4604      	mov	r4, r0
 8048214:	b9b0      	cbnz	r0, 8048244 <ComputeCmac.part.0+0x4c>
    {
        AES_CMAC_SetKey( SeNvmCtx.AesCmacCtx, keyItem->KeyValue );
 8048216:	9901      	ldr	r1, [sp, #4]
 8048218:	480c      	ldr	r0, [pc, #48]	; (804824c <ComputeCmac.part.0+0x54>)
 804821a:	3101      	adds	r1, #1
 804821c:	f7ff fecc 	bl	8047fb8 <AES_CMAC_SetKey>

        if( micBxBuffer != NULL )
 8048220:	b125      	cbz	r5, 804822c <ComputeCmac.part.0+0x34>
        {
            AES_CMAC_Update( SeNvmCtx.AesCmacCtx, micBxBuffer, 16 );
 8048222:	2210      	movs	r2, #16
 8048224:	4629      	mov	r1, r5
 8048226:	4809      	ldr	r0, [pc, #36]	; (804824c <ComputeCmac.part.0+0x54>)
 8048228:	f7ff fecc 	bl	8047fc4 <AES_CMAC_Update>
        }

        AES_CMAC_Update( SeNvmCtx.AesCmacCtx, buffer, size );
 804822c:	463a      	mov	r2, r7
 804822e:	4631      	mov	r1, r6
 8048230:	4806      	ldr	r0, [pc, #24]	; (804824c <ComputeCmac.part.0+0x54>)
 8048232:	f7ff fec7 	bl	8047fc4 <AES_CMAC_Update>

        AES_CMAC_Final( Cmac, SeNvmCtx.AesCmacCtx );
 8048236:	4905      	ldr	r1, [pc, #20]	; (804824c <ComputeCmac.part.0+0x54>)
 8048238:	a802      	add	r0, sp, #8
 804823a:	f7ff ff1f 	bl	804807c <AES_CMAC_Final>

        // Bring into the required format
        *cmac = ( uint32_t )( ( uint32_t ) Cmac[3] << 24 | ( uint32_t ) Cmac[2] << 16 | ( uint32_t ) Cmac[1] << 8 | ( uint32_t ) Cmac[0] );
 804823e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8048240:	9a02      	ldr	r2, [sp, #8]
 8048242:	601a      	str	r2, [r3, #0]
    }

    return retval;
}
 8048244:	4620      	mov	r0, r4
 8048246:	b007      	add	sp, #28
 8048248:	bdf0      	pop	{r4, r5, r6, r7, pc}
 804824a:	bf00      	nop
 804824c:	2000cfe0 	.word	0x2000cfe0

08048250 <SecureElementInit>:
/*
 * API functions
 */

SecureElementStatus_t SecureElementInit( SecureElementNvmEvent seNvmCtxChanged )
{
 8048250:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
    uint8_t itr = 0;
    uint8_t zeroKey[16] = { 0 };

    // Initialize with defaults
    SeNvmCtx.KeyList[itr++].KeyID = APP_KEY;
 8048252:	4c34      	ldr	r4, [pc, #208]	; (8048324 <SecureElementInit+0xd4>)
{
 8048254:	4606      	mov	r6, r0
    uint8_t zeroKey[16] = { 0 };
 8048256:	2210      	movs	r2, #16
 8048258:	2100      	movs	r1, #0
 804825a:	4668      	mov	r0, sp
 804825c:	f007 ff5e 	bl	805011c <memset>
    SeNvmCtx.KeyList[itr++].KeyID = GEN_APP_KEY;
 8048260:	2301      	movs	r3, #1
 8048262:	f884 323d 	strb.w	r3, [r4, #573]	; 0x23d
    SeNvmCtx.KeyList[itr++].KeyID = NWK_KEY;
 8048266:	2302      	movs	r3, #2
 8048268:	f884 324e 	strb.w	r3, [r4, #590]	; 0x24e
    SeNvmCtx.KeyList[itr++].KeyID = J_S_INT_KEY;
 804826c:	2303      	movs	r3, #3
 804826e:	f884 325f 	strb.w	r3, [r4, #607]	; 0x25f
    SeNvmCtx.KeyList[itr++].KeyID = J_S_ENC_KEY;
 8048272:	2304      	movs	r3, #4
 8048274:	f884 3270 	strb.w	r3, [r4, #624]	; 0x270
    SeNvmCtx.KeyList[itr++].KeyID = F_NWK_S_INT_KEY;
 8048278:	2305      	movs	r3, #5
 804827a:	f884 3281 	strb.w	r3, [r4, #641]	; 0x281
    SeNvmCtx.KeyList[itr++].KeyID = S_NWK_S_INT_KEY;
 804827e:	2306      	movs	r3, #6
 8048280:	f884 3292 	strb.w	r3, [r4, #658]	; 0x292
    SeNvmCtx.KeyList[itr++].KeyID = NWK_S_ENC_KEY;
 8048284:	2307      	movs	r3, #7
 8048286:	f884 32a3 	strb.w	r3, [r4, #675]	; 0x2a3
    SeNvmCtx.KeyList[itr++].KeyID = APP_S_KEY;
 804828a:	2308      	movs	r3, #8
 804828c:	f884 32b4 	strb.w	r3, [r4, #692]	; 0x2b4
    SeNvmCtx.KeyList[itr++].KeyID = MC_ROOT_KEY;
 8048290:	2309      	movs	r3, #9
 8048292:	f884 32c5 	strb.w	r3, [r4, #709]	; 0x2c5
    SeNvmCtx.KeyList[itr++].KeyID = MC_KE_KEY;
 8048296:	237f      	movs	r3, #127	; 0x7f
 8048298:	f884 32d6 	strb.w	r3, [r4, #726]	; 0x2d6
    SeNvmCtx.KeyList[itr++].KeyID = MC_KEY_0;
 804829c:	2380      	movs	r3, #128	; 0x80
 804829e:	f884 32e7 	strb.w	r3, [r4, #743]	; 0x2e7
    SeNvmCtx.KeyList[itr++].KeyID = MC_APP_S_KEY_0;
 80482a2:	2381      	movs	r3, #129	; 0x81
 80482a4:	f884 32f8 	strb.w	r3, [r4, #760]	; 0x2f8
    SeNvmCtx.KeyList[itr++].KeyID = MC_NWK_S_KEY_0;
 80482a8:	2382      	movs	r3, #130	; 0x82
 80482aa:	f884 3309 	strb.w	r3, [r4, #777]	; 0x309
    SeNvmCtx.KeyList[itr++].KeyID = MC_KEY_1;
 80482ae:	2383      	movs	r3, #131	; 0x83
 80482b0:	f884 331a 	strb.w	r3, [r4, #794]	; 0x31a
    SeNvmCtx.KeyList[itr++].KeyID = MC_APP_S_KEY_1;
 80482b4:	2384      	movs	r3, #132	; 0x84
 80482b6:	f884 332b 	strb.w	r3, [r4, #811]	; 0x32b
    SeNvmCtx.KeyList[itr++].KeyID = MC_NWK_S_KEY_1;
 80482ba:	2385      	movs	r3, #133	; 0x85
 80482bc:	f884 333c 	strb.w	r3, [r4, #828]	; 0x33c
    SeNvmCtx.KeyList[itr++].KeyID = MC_KEY_2;
 80482c0:	2386      	movs	r3, #134	; 0x86
 80482c2:	f884 334d 	strb.w	r3, [r4, #845]	; 0x34d
    SeNvmCtx.KeyList[itr++].KeyID = MC_APP_S_KEY_2;
 80482c6:	2387      	movs	r3, #135	; 0x87
 80482c8:	f884 335e 	strb.w	r3, [r4, #862]	; 0x35e
    SeNvmCtx.KeyList[itr++].KeyID = MC_NWK_S_KEY_2;
 80482cc:	2388      	movs	r3, #136	; 0x88
 80482ce:	f884 336f 	strb.w	r3, [r4, #879]	; 0x36f
    SeNvmCtx.KeyList[itr++].KeyID = MC_KEY_3;
 80482d2:	2389      	movs	r3, #137	; 0x89
 80482d4:	f884 3380 	strb.w	r3, [r4, #896]	; 0x380
    SeNvmCtx.KeyList[itr++].KeyID = MC_APP_S_KEY_3;
 80482d8:	238a      	movs	r3, #138	; 0x8a
 80482da:	f884 3391 	strb.w	r3, [r4, #913]	; 0x391
    SeNvmCtx.KeyList[itr++].KeyID = MC_NWK_S_KEY_3;
 80482de:	238b      	movs	r3, #139	; 0x8b
    SeNvmCtx.KeyList[itr++].KeyID = APP_KEY;
 80482e0:	2500      	movs	r5, #0
    SeNvmCtx.KeyList[itr++].KeyID = MC_NWK_S_KEY_3;
 80482e2:	f884 33a2 	strb.w	r3, [r4, #930]	; 0x3a2
    SeNvmCtx.KeyList[itr].KeyID = SLOT_RAND_ZERO_KEY;

    // Set standard keys
    memcpy1( SeNvmCtx.KeyList[itr].KeyValue, zeroKey, KEY_SIZE );
 80482e6:	2210      	movs	r2, #16
    SeNvmCtx.KeyList[itr].KeyID = SLOT_RAND_ZERO_KEY;
 80482e8:	238c      	movs	r3, #140	; 0x8c
    memcpy1( SeNvmCtx.KeyList[itr].KeyValue, zeroKey, KEY_SIZE );
 80482ea:	4669      	mov	r1, sp
 80482ec:	f504 706d 	add.w	r0, r4, #948	; 0x3b4
    SeNvmCtx.KeyList[itr].KeyID = SLOT_RAND_ZERO_KEY;
 80482f0:	f884 33b3 	strb.w	r3, [r4, #947]	; 0x3b3
    SeNvmCtx.KeyList[itr++].KeyID = APP_KEY;
 80482f4:	f884 522c 	strb.w	r5, [r4, #556]	; 0x22c
    memcpy1( SeNvmCtx.KeyList[itr].KeyValue, zeroKey, KEY_SIZE );
 80482f8:	f005 fdb5 	bl	804de66 <memcpy1>

    memset1( SeNvmCtx.DevEui, 0, SE_EUI_SIZE );
 80482fc:	2210      	movs	r2, #16
 80482fe:	4629      	mov	r1, r5
 8048300:	4620      	mov	r0, r4
 8048302:	f005 fdc4 	bl	804de8e <memset1>
    memset1( SeNvmCtx.JoinEui, 0, SE_EUI_SIZE );
 8048306:	2210      	movs	r2, #16
 8048308:	4629      	mov	r1, r5
 804830a:	18a0      	adds	r0, r4, r2
 804830c:	f005 fdbf 	bl	804de8e <memset1>

    // Assign callback
    if( seNvmCtxChanged != 0 )
 8048310:	b126      	cbz	r6, 804831c <SecureElementInit+0xcc>
    {
        SeNvmCtxChanged = seNvmCtxChanged;
 8048312:	f8c4 63c4 	str.w	r6, [r4, #964]	; 0x3c4
    {
        SeNvmCtxChanged = DummyCB;
    }

    return SECURE_ELEMENT_SUCCESS;
}
 8048316:	2000      	movs	r0, #0
 8048318:	b004      	add	sp, #16
 804831a:	bd70      	pop	{r4, r5, r6, pc}
        SeNvmCtxChanged = DummyCB;
 804831c:	4b02      	ldr	r3, [pc, #8]	; (8048328 <SecureElementInit+0xd8>)
 804831e:	f8c4 33c4 	str.w	r3, [r4, #964]	; 0x3c4
 8048322:	e7f8      	b.n	8048316 <SecureElementInit+0xc6>
 8048324:	2000cecc 	.word	0x2000cecc
 8048328:	080481c5 	.word	0x080481c5

0804832c <SecureElementRestoreNvmCtx>:

SecureElementStatus_t SecureElementRestoreNvmCtx( void* seNvmCtx )
{
 804832c:	b508      	push	{r3, lr}
    // Restore nvm context
    if( seNvmCtx != 0 )
 804832e:	4601      	mov	r1, r0
 8048330:	b130      	cbz	r0, 8048340 <SecureElementRestoreNvmCtx+0x14>
    {
        memcpy1( ( uint8_t* ) &SeNvmCtx, ( uint8_t* ) seNvmCtx, sizeof( SeNvmCtx ) );
 8048332:	4804      	ldr	r0, [pc, #16]	; (8048344 <SecureElementRestoreNvmCtx+0x18>)
 8048334:	f44f 7271 	mov.w	r2, #964	; 0x3c4
 8048338:	f005 fd95 	bl	804de66 <memcpy1>
        return SECURE_ELEMENT_SUCCESS;
 804833c:	2000      	movs	r0, #0
    }
    else
    {
        return SECURE_ELEMENT_ERROR_NPE;
    }
}
 804833e:	bd08      	pop	{r3, pc}
        return SECURE_ELEMENT_ERROR_NPE;
 8048340:	2002      	movs	r0, #2
 8048342:	e7fc      	b.n	804833e <SecureElementRestoreNvmCtx+0x12>
 8048344:	2000cecc 	.word	0x2000cecc

08048348 <SecureElementGetNvmCtx>:

void* SecureElementGetNvmCtx( size_t* seNvmCtxSize )
{
    *seNvmCtxSize = sizeof( SeNvmCtx );
 8048348:	f44f 7371 	mov.w	r3, #964	; 0x3c4
 804834c:	6003      	str	r3, [r0, #0]
    return &SeNvmCtx;
}
 804834e:	4801      	ldr	r0, [pc, #4]	; (8048354 <SecureElementGetNvmCtx+0xc>)
 8048350:	4770      	bx	lr
 8048352:	bf00      	nop
 8048354:	2000cecc 	.word	0x2000cecc

08048358 <SecureElementComputeAesCmac>:

    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
}

SecureElementStatus_t SecureElementComputeAesCmac( uint8_t *micBxBuffer, uint8_t *buffer, uint16_t size, KeyIdentifier_t keyID, uint32_t* cmac )
{
 8048358:	b430      	push	{r4, r5}
    if( keyID >= LORAMAC_CRYPTO_MULTICAST_KEYS )
 804835a:	2b7e      	cmp	r3, #126	; 0x7e
{
 804835c:	9c02      	ldr	r4, [sp, #8]
    if( keyID >= LORAMAC_CRYPTO_MULTICAST_KEYS )
 804835e:	d804      	bhi.n	804836a <SecureElementComputeAesCmac+0x12>
    if( ( buffer == NULL ) || ( cmac == NULL ) )
 8048360:	b131      	cbz	r1, 8048370 <SecureElementComputeAesCmac+0x18>
 8048362:	b12c      	cbz	r4, 8048370 <SecureElementComputeAesCmac+0x18>
        //Never accept multicast key identifier for cmac computation
        return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
    }

    return ComputeCmac( micBxBuffer, buffer, size, keyID, cmac );
}
 8048364:	bc30      	pop	{r4, r5}
 8048366:	f7ff bf47 	b.w	80481f8 <ComputeCmac.part.0>
        return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 804836a:	2003      	movs	r0, #3
}
 804836c:	bc30      	pop	{r4, r5}
 804836e:	4770      	bx	lr
        return SECURE_ELEMENT_ERROR_NPE;
 8048370:	2002      	movs	r0, #2
 8048372:	e7fb      	b.n	804836c <SecureElementComputeAesCmac+0x14>

08048374 <SecureElementVerifyAesCmac>:

SecureElementStatus_t SecureElementVerifyAesCmac( uint8_t* buffer, uint16_t size, uint32_t expectedCmac, KeyIdentifier_t keyID )
{
 8048374:	b530      	push	{r4, r5, lr}
 8048376:	460d      	mov	r5, r1
 8048378:	b085      	sub	sp, #20
 804837a:	4614      	mov	r4, r2
    if( buffer == NULL )
 804837c:	4601      	mov	r1, r0
 804837e:	b170      	cbz	r0, 804839e <SecureElementVerifyAesCmac+0x2a>
    {
        return SECURE_ELEMENT_ERROR_NPE;
    }

    SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
    uint32_t compCmac = 0;
 8048380:	aa04      	add	r2, sp, #16
 8048382:	2000      	movs	r0, #0
 8048384:	f842 0d04 	str.w	r0, [r2, #-4]!
 8048388:	9200      	str	r2, [sp, #0]
 804838a:	462a      	mov	r2, r5
 804838c:	f7ff ff34 	bl	80481f8 <ComputeCmac.part.0>
    retval = ComputeCmac( NULL, buffer, size, keyID, &compCmac );
    if( retval != SECURE_ELEMENT_SUCCESS )
 8048390:	b918      	cbnz	r0, 804839a <SecureElementVerifyAesCmac+0x26>
        return SECURE_ELEMENT_ERROR_NPE;
 8048392:	9803      	ldr	r0, [sp, #12]
 8048394:	1b00      	subs	r0, r0, r4
 8048396:	bf18      	it	ne
 8048398:	2001      	movne	r0, #1
    {
        retval = SECURE_ELEMENT_FAIL_CMAC;
    }

    return retval;
}
 804839a:	b005      	add	sp, #20
 804839c:	bd30      	pop	{r4, r5, pc}
        return SECURE_ELEMENT_ERROR_NPE;
 804839e:	2002      	movs	r0, #2
 80483a0:	e7fb      	b.n	804839a <SecureElementVerifyAesCmac+0x26>
	...

080483a4 <SecureElementAesEncrypt>:

SecureElementStatus_t SecureElementAesEncrypt( uint8_t* buffer, uint16_t size, KeyIdentifier_t keyID, uint8_t* encBuffer )
{
 80483a4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80483a8:	460e      	mov	r6, r1
 80483aa:	4614      	mov	r4, r2
 80483ac:	4698      	mov	r8, r3
    if( buffer == NULL || encBuffer == NULL )
 80483ae:	4607      	mov	r7, r0
 80483b0:	b330      	cbz	r0, 8048400 <SecureElementAesEncrypt+0x5c>
 80483b2:	b32b      	cbz	r3, 8048400 <SecureElementAesEncrypt+0x5c>
    {
        return SECURE_ELEMENT_ERROR_NPE;
    }

    // Check if the size is divisible by 16,
    if( ( size % 16 ) != 0 )
 80483b4:	f011 010f 	ands.w	r1, r1, #15
 80483b8:	d124      	bne.n	8048404 <SecureElementAesEncrypt+0x60>
    {
        return SECURE_ELEMENT_ERROR_BUF_SIZE;
    }

    memset1( SeNvmCtx.AesContext.ksch, '\0', 240 );
 80483ba:	22f0      	movs	r2, #240	; 0xf0
 80483bc:	4812      	ldr	r0, [pc, #72]	; (8048408 <SecureElementAesEncrypt+0x64>)
 80483be:	f005 fd66 	bl	804de8e <memset1>

    Key_t* pItem;
    SecureElementStatus_t retval = GetKeyByID( keyID, &pItem );
 80483c2:	a901      	add	r1, sp, #4
 80483c4:	4620      	mov	r0, r4
 80483c6:	f7ff feff 	bl	80481c8 <GetKeyByID>

    if( retval == SECURE_ELEMENT_SUCCESS )
 80483ca:	4605      	mov	r5, r0
 80483cc:	b958      	cbnz	r0, 80483e6 <SecureElementAesEncrypt+0x42>
    {
        aes_set_key( pItem->KeyValue, 16, &SeNvmCtx.AesContext );
 80483ce:	9801      	ldr	r0, [sp, #4]
 80483d0:	4a0d      	ldr	r2, [pc, #52]	; (8048408 <SecureElementAesEncrypt+0x64>)

        uint8_t block = 0;

        while( size != 0 )
        {
            aes_encrypt( &buffer[block], &encBuffer[block], &SeNvmCtx.AesContext );
 80483d2:	f8df 9034 	ldr.w	r9, [pc, #52]	; 8048408 <SecureElementAesEncrypt+0x64>
        aes_set_key( pItem->KeyValue, 16, &SeNvmCtx.AesContext );
 80483d6:	2110      	movs	r1, #16
 80483d8:	3001      	adds	r0, #1
 80483da:	f7ff fbeb 	bl	8047bb4 <aes_set_key>
 80483de:	4634      	mov	r4, r6
 80483e0:	1b30      	subs	r0, r6, r4
 80483e2:	b2c0      	uxtb	r0, r0
        while( size != 0 )
 80483e4:	b91c      	cbnz	r4, 80483ee <SecureElementAesEncrypt+0x4a>
            block = block + 16;
            size = size - 16;
        }
    }
    return retval;
}
 80483e6:	4628      	mov	r0, r5
 80483e8:	b003      	add	sp, #12
 80483ea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
            aes_encrypt( &buffer[block], &encBuffer[block], &SeNvmCtx.AesContext );
 80483ee:	eb08 0100 	add.w	r1, r8, r0
 80483f2:	464a      	mov	r2, r9
 80483f4:	4438      	add	r0, r7
            size = size - 16;
 80483f6:	3c10      	subs	r4, #16
            aes_encrypt( &buffer[block], &encBuffer[block], &SeNvmCtx.AesContext );
 80483f8:	f7ff fc58 	bl	8047cac <aes_encrypt>
            size = size - 16;
 80483fc:	b2a4      	uxth	r4, r4
 80483fe:	e7ef      	b.n	80483e0 <SecureElementAesEncrypt+0x3c>
        return SECURE_ELEMENT_ERROR_NPE;
 8048400:	2502      	movs	r5, #2
 8048402:	e7f0      	b.n	80483e6 <SecureElementAesEncrypt+0x42>
        return SECURE_ELEMENT_ERROR_BUF_SIZE;
 8048404:	2505      	movs	r5, #5
 8048406:	e7ee      	b.n	80483e6 <SecureElementAesEncrypt+0x42>
 8048408:	2000ceec 	.word	0x2000ceec

0804840c <SecureElementSetKey.part.2>:
SecureElementStatus_t SecureElementSetKey( KeyIdentifier_t keyID, uint8_t* key )
 804840c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 804840e:	460e      	mov	r6, r1
        if( SeNvmCtx.KeyList[i].KeyID == keyID )
 8048410:	491f      	ldr	r1, [pc, #124]	; (8048490 <SecureElementSetKey.part.2+0x84>)
SecureElementStatus_t SecureElementSetKey( KeyIdentifier_t keyID, uint8_t* key )
 8048412:	2300      	movs	r3, #0
 8048414:	460d      	mov	r5, r1
        if( SeNvmCtx.KeyList[i].KeyID == keyID )
 8048416:	011c      	lsls	r4, r3, #4
 8048418:	18e2      	adds	r2, r4, r3
 804841a:	440a      	add	r2, r1
 804841c:	f892 222c 	ldrb.w	r2, [r2, #556]	; 0x22c
 8048420:	4282      	cmp	r2, r0
 8048422:	d12f      	bne.n	8048484 <SecureElementSetKey.part.2+0x78>
            if( ( keyID == MC_KEY_0 ) || ( keyID == MC_KEY_1 ) || ( keyID == MC_KEY_2 ) || ( keyID == MC_KEY_3 ) )
 8048424:	f080 0080 	eor.w	r0, r0, #128	; 0x80
 8048428:	2809      	cmp	r0, #9
 804842a:	bf9e      	ittt	ls
 804842c:	f240 2149 	movwls	r1, #585	; 0x249
 8048430:	40c1      	lsrls	r1, r0
 8048432:	43c9      	mvnls	r1, r1
 8048434:	441c      	add	r4, r3
 8048436:	f204 242d 	addw	r4, r4, #557	; 0x22d
 804843a:	bf94      	ite	ls
 804843c:	f001 0101 	andls.w	r1, r1, #1
 8048440:	2101      	movhi	r1, #1
 8048442:	442c      	add	r4, r5
                uint8_t decryptedKey[16] = { 0 };
 8048444:	2210      	movs	r2, #16
            if( ( keyID == MC_KEY_0 ) || ( keyID == MC_KEY_1 ) || ( keyID == MC_KEY_2 ) || ( keyID == MC_KEY_3 ) )
 8048446:	b9a1      	cbnz	r1, 8048472 <SecureElementSetKey.part.2+0x66>
                uint8_t decryptedKey[16] = { 0 };
 8048448:	4668      	mov	r0, sp
 804844a:	f007 fe67 	bl	805011c <memset>
                retval = SecureElementAesEncrypt( key, 16, MC_KE_KEY, decryptedKey );
 804844e:	466b      	mov	r3, sp
 8048450:	227f      	movs	r2, #127	; 0x7f
 8048452:	2110      	movs	r1, #16
 8048454:	4630      	mov	r0, r6
 8048456:	f7ff ffa5 	bl	80483a4 <SecureElementAesEncrypt>
                memcpy1( SeNvmCtx.KeyList[i].KeyValue, decryptedKey, KEY_SIZE );
 804845a:	2210      	movs	r2, #16
                retval = SecureElementAesEncrypt( key, 16, MC_KE_KEY, decryptedKey );
 804845c:	4606      	mov	r6, r0
                memcpy1( SeNvmCtx.KeyList[i].KeyValue, decryptedKey, KEY_SIZE );
 804845e:	4669      	mov	r1, sp
 8048460:	4620      	mov	r0, r4
 8048462:	f005 fd00 	bl	804de66 <memcpy1>
                SeNvmCtxChanged( );
 8048466:	f8d5 33c4 	ldr.w	r3, [r5, #964]	; 0x3c4
 804846a:	4798      	blx	r3
}
 804846c:	4630      	mov	r0, r6
 804846e:	b004      	add	sp, #16
 8048470:	bd70      	pop	{r4, r5, r6, pc}
                memcpy1( SeNvmCtx.KeyList[i].KeyValue, key, KEY_SIZE );
 8048472:	4631      	mov	r1, r6
 8048474:	4620      	mov	r0, r4
 8048476:	f005 fcf6 	bl	804de66 <memcpy1>
                SeNvmCtxChanged( );
 804847a:	f8d5 33c4 	ldr.w	r3, [r5, #964]	; 0x3c4
 804847e:	4798      	blx	r3
                return SECURE_ELEMENT_SUCCESS;
 8048480:	2600      	movs	r6, #0
 8048482:	e7f3      	b.n	804846c <SecureElementSetKey.part.2+0x60>
 8048484:	3301      	adds	r3, #1
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 8048486:	2b18      	cmp	r3, #24
 8048488:	d1c5      	bne.n	8048416 <SecureElementSetKey.part.2+0xa>
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 804848a:	2603      	movs	r6, #3
 804848c:	e7ee      	b.n	804846c <SecureElementSetKey.part.2+0x60>
 804848e:	bf00      	nop
 8048490:	2000cecc 	.word	0x2000cecc

08048494 <SecureElementSetKey>:
    if( key == NULL )
 8048494:	b109      	cbz	r1, 804849a <SecureElementSetKey+0x6>
 8048496:	f7ff bfb9 	b.w	804840c <SecureElementSetKey.part.2>
}
 804849a:	2002      	movs	r0, #2
 804849c:	4770      	bx	lr

0804849e <SecureElementDeriveAndStoreKey>:

SecureElementStatus_t SecureElementDeriveAndStoreKey( Version_t version, uint8_t* input, KeyIdentifier_t rootKeyID, KeyIdentifier_t targetKeyID )
{
 804849e:	b5f0      	push	{r4, r5, r6, r7, lr}
 80484a0:	4607      	mov	r7, r0
 80484a2:	b085      	sub	sp, #20
 80484a4:	4614      	mov	r4, r2
 80484a6:	461d      	mov	r5, r3
    if( input == NULL )
 80484a8:	460e      	mov	r6, r1
 80484aa:	b1d9      	cbz	r1, 80484e4 <SecureElementDeriveAndStoreKey+0x46>
    {
        return SECURE_ELEMENT_ERROR_NPE;
    }

    SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
    uint8_t key[16] = { 0 };
 80484ac:	2210      	movs	r2, #16
 80484ae:	2100      	movs	r1, #0
 80484b0:	4668      	mov	r0, sp
 80484b2:	f007 fe33 	bl	805011c <memset>

    // In case of MC_KE_KEY, prevent other keys than NwkKey or AppKey for LoRaWAN 1.1 or later
    if( targetKeyID == MC_KE_KEY )
 80484b6:	2d7f      	cmp	r5, #127	; 0x7f
 80484b8:	d107      	bne.n	80484ca <SecureElementDeriveAndStoreKey+0x2c>
    {
        if( ( ( rootKeyID == APP_KEY ) && ( version.Fields.Minor == 0 ) ) || ( rootKeyID == NWK_KEY ) )
 80484ba:	b924      	cbnz	r4, 80484c6 <SecureElementDeriveAndStoreKey+0x28>
 80484bc:	f417 0f7f 	tst.w	r7, #16711680	; 0xff0000
 80484c0:	d103      	bne.n	80484ca <SecureElementDeriveAndStoreKey+0x2c>
        {
            return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 80484c2:	2003      	movs	r0, #3
 80484c4:	e00c      	b.n	80484e0 <SecureElementDeriveAndStoreKey+0x42>
        if( ( ( rootKeyID == APP_KEY ) && ( version.Fields.Minor == 0 ) ) || ( rootKeyID == NWK_KEY ) )
 80484c6:	2c02      	cmp	r4, #2
 80484c8:	d0fb      	beq.n	80484c2 <SecureElementDeriveAndStoreKey+0x24>
        }
    }

    // Derive key
    retval = SecureElementAesEncrypt( input, 16, rootKeyID, key );
 80484ca:	466b      	mov	r3, sp
 80484cc:	4622      	mov	r2, r4
 80484ce:	2110      	movs	r1, #16
 80484d0:	4630      	mov	r0, r6
 80484d2:	f7ff ff67 	bl	80483a4 <SecureElementAesEncrypt>
    if( retval != SECURE_ELEMENT_SUCCESS )
 80484d6:	b918      	cbnz	r0, 80484e0 <SecureElementDeriveAndStoreKey+0x42>
 80484d8:	4669      	mov	r1, sp
 80484da:	4628      	mov	r0, r5
 80484dc:	f7ff ff96 	bl	804840c <SecureElementSetKey.part.2>
    {
        return retval;
    }

    return SECURE_ELEMENT_SUCCESS;
}
 80484e0:	b005      	add	sp, #20
 80484e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
        return SECURE_ELEMENT_ERROR_NPE;
 80484e4:	2002      	movs	r0, #2
 80484e6:	e7fb      	b.n	80484e0 <SecureElementDeriveAndStoreKey+0x42>

080484e8 <SecureElementRandomNumber>:

SecureElementStatus_t SecureElementRandomNumber( uint32_t* randomNum )
{
 80484e8:	b510      	push	{r4, lr}
    if( randomNum == NULL )
 80484ea:	4604      	mov	r4, r0
 80484ec:	b128      	cbz	r0, 80484fa <SecureElementRandomNumber+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
    }
    *randomNum = Radio.Random( );
 80484ee:	4b04      	ldr	r3, [pc, #16]	; (8048500 <SecureElementRandomNumber+0x18>)
 80484f0:	69db      	ldr	r3, [r3, #28]
 80484f2:	4798      	blx	r3
 80484f4:	6020      	str	r0, [r4, #0]
    return SECURE_ELEMENT_SUCCESS;
 80484f6:	2000      	movs	r0, #0
}
 80484f8:	bd10      	pop	{r4, pc}
        return SECURE_ELEMENT_ERROR_NPE;
 80484fa:	2002      	movs	r0, #2
 80484fc:	e7fc      	b.n	80484f8 <SecureElementRandomNumber+0x10>
 80484fe:	bf00      	nop
 8048500:	080518f8 	.word	0x080518f8

08048504 <SecureElementSetDevEui>:

SecureElementStatus_t SecureElementSetDevEui( uint8_t* devEui )
{
 8048504:	b510      	push	{r4, lr}
    if( devEui == NULL )
 8048506:	4601      	mov	r1, r0
 8048508:	b148      	cbz	r0, 804851e <SecureElementSetDevEui+0x1a>
    {
        return SECURE_ELEMENT_ERROR_NPE;
    }
    memcpy1( SeNvmCtx.DevEui, devEui, SE_EUI_SIZE );
 804850a:	4c06      	ldr	r4, [pc, #24]	; (8048524 <SecureElementSetDevEui+0x20>)
 804850c:	2210      	movs	r2, #16
 804850e:	4620      	mov	r0, r4
 8048510:	f005 fca9 	bl	804de66 <memcpy1>
    SeNvmCtxChanged( );
 8048514:	f8d4 33c4 	ldr.w	r3, [r4, #964]	; 0x3c4
 8048518:	4798      	blx	r3
    return SECURE_ELEMENT_SUCCESS;
 804851a:	2000      	movs	r0, #0
}
 804851c:	bd10      	pop	{r4, pc}
        return SECURE_ELEMENT_ERROR_NPE;
 804851e:	2002      	movs	r0, #2
 8048520:	e7fc      	b.n	804851c <SecureElementSetDevEui+0x18>
 8048522:	bf00      	nop
 8048524:	2000cecc 	.word	0x2000cecc

08048528 <SecureElementGetDevEui>:

uint8_t* SecureElementGetDevEui( void )
{
    return SeNvmCtx.DevEui;
}
 8048528:	4800      	ldr	r0, [pc, #0]	; (804852c <SecureElementGetDevEui+0x4>)
 804852a:	4770      	bx	lr
 804852c:	2000cecc 	.word	0x2000cecc

08048530 <SecureElementSetJoinEui>:

SecureElementStatus_t SecureElementSetJoinEui( uint8_t* joinEui )
{
 8048530:	b510      	push	{r4, lr}
    if( joinEui == NULL )
 8048532:	4601      	mov	r1, r0
 8048534:	b148      	cbz	r0, 804854a <SecureElementSetJoinEui+0x1a>
    {
        return SECURE_ELEMENT_ERROR_NPE;
    }
    memcpy1( SeNvmCtx.JoinEui, joinEui, SE_EUI_SIZE );
 8048536:	4c06      	ldr	r4, [pc, #24]	; (8048550 <SecureElementSetJoinEui+0x20>)
 8048538:	2210      	movs	r2, #16
 804853a:	18a0      	adds	r0, r4, r2
 804853c:	f005 fc93 	bl	804de66 <memcpy1>
    SeNvmCtxChanged( );
 8048540:	f8d4 33c4 	ldr.w	r3, [r4, #964]	; 0x3c4
 8048544:	4798      	blx	r3
    return SECURE_ELEMENT_SUCCESS;
 8048546:	2000      	movs	r0, #0
}
 8048548:	bd10      	pop	{r4, pc}
        return SECURE_ELEMENT_ERROR_NPE;
 804854a:	2002      	movs	r0, #2
 804854c:	e7fc      	b.n	8048548 <SecureElementSetJoinEui+0x18>
 804854e:	bf00      	nop
 8048550:	2000cecc 	.word	0x2000cecc

08048554 <SecureElementGetJoinEui>:

uint8_t* SecureElementGetJoinEui( void )
{
    return SeNvmCtx.JoinEui;
}
 8048554:	4800      	ldr	r0, [pc, #0]	; (8048558 <SecureElementGetJoinEui+0x4>)
 8048556:	4770      	bx	lr
 8048558:	2000cedc 	.word	0x2000cedc

0804855c <OnRadioRxError>:
#endif
}

static void OnRadioRxError( void )
{
    LoRaMacRadioEvents.Events.RxError = 1;
 804855c:	4b05      	ldr	r3, [pc, #20]	; (8048574 <OnRadioRxError+0x18>)
 804855e:	781a      	ldrb	r2, [r3, #0]
 8048560:	f042 0202 	orr.w	r2, r2, #2
 8048564:	701a      	strb	r2, [r3, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 8048566:	f8d3 334c 	ldr.w	r3, [r3, #844]	; 0x34c
 804856a:	b113      	cbz	r3, 8048572 <OnRadioRxError+0x16>
 804856c:	68db      	ldr	r3, [r3, #12]
 804856e:	b103      	cbz	r3, 8048572 <OnRadioRxError+0x16>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 8048570:	4718      	bx	r3
    }
}
 8048572:	4770      	bx	lr
 8048574:	2000d294 	.word	0x2000d294

08048578 <UpdateRxSlotIdleState>:
#endif
}

static void UpdateRxSlotIdleState( void )
{
    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 8048578:	4b05      	ldr	r3, [pc, #20]	; (8048590 <UpdateRxSlotIdleState+0x18>)
 804857a:	f8d3 2488 	ldr.w	r2, [r3, #1160]	; 0x488
 804857e:	f892 20f0 	ldrb.w	r2, [r2, #240]	; 0xf0
 8048582:	2a02      	cmp	r2, #2
    {
        MacCtx.RxSlot = RX_SLOT_NONE;
 8048584:	bf18      	it	ne
 8048586:	2206      	movne	r2, #6
    }
    else
    {
        MacCtx.RxSlot = RX_SLOT_WIN_CLASS_C;
 8048588:	f883 2484 	strb.w	r2, [r3, #1156]	; 0x484
    }
}
 804858c:	4770      	bx	lr
 804858e:	bf00      	nop
 8048590:	2000d294 	.word	0x2000d294

08048594 <StopRetransmission>:
    return false;
}

static bool StopRetransmission( void )
{
    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 8048594:	4b10      	ldr	r3, [pc, #64]	; (80485d8 <StopRetransmission+0x44>)
 8048596:	f893 2485 	ldrb.w	r2, [r3, #1157]	; 0x485
 804859a:	0792      	lsls	r2, r2, #30
 804859c:	d503      	bpl.n	80485a6 <StopRetransmission+0x12>
 804859e:	f893 2431 	ldrb.w	r2, [r3, #1073]	; 0x431
 80485a2:	2a01      	cmp	r2, #1
 80485a4:	d909      	bls.n	80485ba <StopRetransmission+0x26>
        ( ( MacCtx.McpsIndication.RxSlot != RX_SLOT_WIN_1 ) &&
          ( MacCtx.McpsIndication.RxSlot != RX_SLOT_WIN_2 ) ) )
    {   // Maximum repetitions without downlink. Increase ADR Ack counter.
        // Only process the case when the MAC did not receive a downlink.
        if( MacCtx.NvmCtx->AdrCtrlOn == true )
 80485a6:	f8d3 2488 	ldr.w	r2, [r3, #1160]	; 0x488
 80485aa:	f892 10f2 	ldrb.w	r1, [r2, #242]	; 0xf2
 80485ae:	b121      	cbz	r1, 80485ba <StopRetransmission+0x26>
        {
            MacCtx.NvmCtx->AdrAckCounter++;
 80485b0:	f8d2 10f4 	ldr.w	r1, [r2, #244]	; 0xf4
 80485b4:	3101      	adds	r1, #1
 80485b6:	f8c2 10f4 	str.w	r1, [r2, #244]	; 0xf4
        }
    }

    MacCtx.ChannelsNbTransCounter = 0;
 80485ba:	2200      	movs	r2, #0
 80485bc:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
    MacCtx.NodeAckRequested = false;
 80485c0:	f883 2418 	strb.w	r2, [r3, #1048]	; 0x418
    MacCtx.AckTimeoutRetry = false;
 80485c4:	f883 2417 	strb.w	r2, [r3, #1047]	; 0x417
    MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 80485c8:	f8d3 2344 	ldr.w	r2, [r3, #836]	; 0x344
 80485cc:	f022 0202 	bic.w	r2, r2, #2
 80485d0:	f8c3 2344 	str.w	r2, [r3, #836]	; 0x344

    return true;
}
 80485d4:	2001      	movs	r0, #1
 80485d6:	4770      	bx	lr
 80485d8:	2000d294 	.word	0x2000d294

080485dc <CallNvmCtxCallback>:
    MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
}

static void CallNvmCtxCallback( LoRaMacNvmCtxModule_t module )
{
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->NvmContextChange != NULL ) )
 80485dc:	4b03      	ldr	r3, [pc, #12]	; (80485ec <CallNvmCtxCallback+0x10>)
 80485de:	f8d3 334c 	ldr.w	r3, [r3, #844]	; 0x34c
 80485e2:	b113      	cbz	r3, 80485ea <CallNvmCtxCallback+0xe>
 80485e4:	689b      	ldr	r3, [r3, #8]
 80485e6:	b103      	cbz	r3, 80485ea <CallNvmCtxCallback+0xe>
    {
        MacCtx.MacCallbacks->NvmContextChange( module );
 80485e8:	4718      	bx	r3
    }
}
 80485ea:	4770      	bx	lr
 80485ec:	2000d294 	.word	0x2000d294

080485f0 <EventMacNvmCtxChanged>:

static void EventMacNvmCtxChanged( void )
{
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_MAC );
 80485f0:	2000      	movs	r0, #0
 80485f2:	f7ff bff3 	b.w	80485dc <CallNvmCtxCallback>

080485f6 <EventRegionNvmCtxChanged>:
}

static void EventRegionNvmCtxChanged( void )
{
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_REGION );
 80485f6:	2001      	movs	r0, #1
 80485f8:	f7ff bff0 	b.w	80485dc <CallNvmCtxCallback>

080485fc <EventCryptoNvmCtxChanged>:
}

static void EventCryptoNvmCtxChanged( void )
{
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_CRYPTO );
 80485fc:	2002      	movs	r0, #2
 80485fe:	f7ff bfed 	b.w	80485dc <CallNvmCtxCallback>

08048602 <EventSecureElementNvmCtxChanged>:
}

static void EventSecureElementNvmCtxChanged( void )
{
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_SECURE_ELEMENT );
 8048602:	2003      	movs	r0, #3
 8048604:	f7ff bfea 	b.w	80485dc <CallNvmCtxCallback>

08048608 <EventCommandsNvmCtxChanged>:
}

static void EventCommandsNvmCtxChanged( void )
{
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_COMMANDS );
 8048608:	2004      	movs	r0, #4
 804860a:	f7ff bfe7 	b.w	80485dc <CallNvmCtxCallback>

0804860e <EventClassBNvmCtxChanged>:
}

static void EventClassBNvmCtxChanged( void )
{
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_CLASS_B );
 804860e:	2005      	movs	r0, #5
 8048610:	f7ff bfe4 	b.w	80485dc <CallNvmCtxCallback>

08048614 <EventConfirmQueueNvmCtxChanged>:
}

static void EventConfirmQueueNvmCtxChanged( void )
{
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_CONFIRM_QUEUE );
 8048614:	2006      	movs	r0, #6
 8048616:	f7ff bfe1 	b.w	80485dc <CallNvmCtxCallback>
	...

0804861c <GetMaxAppPayloadWithoutFOptsLength>:
{
 804861c:	b507      	push	{r0, r1, r2, lr}
    getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 804861e:	4b0d      	ldr	r3, [pc, #52]	; (8048654 <GetMaxAppPayloadWithoutFOptsLength+0x38>)
    getPhy.Datarate = datarate;
 8048620:	f88d 0001 	strb.w	r0, [sp, #1]
    getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 8048624:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 8048628:	f893 212c 	ldrb.w	r2, [r3, #300]	; 0x12c
 804862c:	f88d 2002 	strb.w	r2, [sp, #2]
    getPhy.Attribute = PHY_MAX_PAYLOAD;
 8048630:	220d      	movs	r2, #13
 8048632:	f88d 2000 	strb.w	r2, [sp]
    if( MacCtx.NvmCtx->RepeaterSupport == true )
 8048636:	f893 213f 	ldrb.w	r2, [r3, #319]	; 0x13f
 804863a:	b112      	cbz	r2, 8048642 <GetMaxAppPayloadWithoutFOptsLength+0x26>
        getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 804863c:	220e      	movs	r2, #14
 804863e:	f88d 2000 	strb.w	r2, [sp]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8048642:	4669      	mov	r1, sp
 8048644:	7818      	ldrb	r0, [r3, #0]
 8048646:	f003 fd26 	bl	804c096 <RegionGetPhyParam>
}
 804864a:	b2c0      	uxtb	r0, r0
 804864c:	b003      	add	sp, #12
 804864e:	f85d fb04 	ldr.w	pc, [sp], #4
 8048652:	bf00      	nop
 8048654:	2000d294 	.word	0x2000d294

08048658 <OnAckTimeoutTimerEvent>:
{
 8048658:	b510      	push	{r4, lr}
    TimerStop( &MacCtx.AckTimeoutTimer );
 804865a:	4c10      	ldr	r4, [pc, #64]	; (804869c <OnAckTimeoutTimerEvent+0x44>)
 804865c:	f504 707f 	add.w	r0, r4, #1020	; 0x3fc
 8048660:	f005 fb12 	bl	804dc88 <TimerStop>
    if( MacCtx.NodeAckRequested == true )
 8048664:	f894 2418 	ldrb.w	r2, [r4, #1048]	; 0x418
 8048668:	4623      	mov	r3, r4
 804866a:	b112      	cbz	r2, 8048672 <OnAckTimeoutTimerEvent+0x1a>
        MacCtx.AckTimeoutRetry = true;
 804866c:	2201      	movs	r2, #1
 804866e:	f884 2417 	strb.w	r2, [r4, #1047]	; 0x417
    if( MacCtx.NvmCtx->DeviceClass == CLASS_C )
 8048672:	f8d3 2488 	ldr.w	r2, [r3, #1160]	; 0x488
 8048676:	f892 20f0 	ldrb.w	r2, [r2, #240]	; 0xf0
 804867a:	2a02      	cmp	r2, #2
        MacCtx.MacFlags.Bits.MacDone = 1;
 804867c:	bf02      	ittt	eq
 804867e:	f893 2485 	ldrbeq.w	r2, [r3, #1157]	; 0x485
 8048682:	f042 0220 	orreq.w	r2, r2, #32
 8048686:	f883 2485 	strbeq.w	r2, [r3, #1157]	; 0x485
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 804868a:	f8d3 334c 	ldr.w	r3, [r3, #844]	; 0x34c
 804868e:	b123      	cbz	r3, 804869a <OnAckTimeoutTimerEvent+0x42>
 8048690:	68db      	ldr	r3, [r3, #12]
 8048692:	b113      	cbz	r3, 804869a <OnAckTimeoutTimerEvent+0x42>
}
 8048694:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        MacCtx.MacCallbacks->MacProcessNotify( );
 8048698:	4718      	bx	r3
}
 804869a:	bd10      	pop	{r4, pc}
 804869c:	2000d294 	.word	0x2000d294

080486a0 <PrepareRxDoneAbort>:
{
 80486a0:	b510      	push	{r4, lr}
    MacCtx.MacState |= LORAMAC_RX_ABORT;
 80486a2:	4c0d      	ldr	r4, [pc, #52]	; (80486d8 <PrepareRxDoneAbort+0x38>)
	PRINTF("AbortRX\r\n");
 80486a4:	480d      	ldr	r0, [pc, #52]	; (80486dc <PrepareRxDoneAbort+0x3c>)
 80486a6:	f005 fb79 	bl	804dd9c <TraceSend>
    MacCtx.MacState |= LORAMAC_RX_ABORT;
 80486aa:	f8d4 2344 	ldr.w	r2, [r4, #836]	; 0x344
 80486ae:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80486b2:	f8c4 2344 	str.w	r2, [r4, #836]	; 0x344
    if( MacCtx.NodeAckRequested == true )
 80486b6:	f894 2418 	ldrb.w	r2, [r4, #1048]	; 0x418
 80486ba:	b112      	cbz	r2, 80486c2 <PrepareRxDoneAbort+0x22>
        OnAckTimeoutTimerEvent( NULL );
 80486bc:	2000      	movs	r0, #0
 80486be:	f7ff ffcb 	bl	8048658 <OnAckTimeoutTimerEvent>
    MacCtx.MacFlags.Bits.McpsInd = 1;
 80486c2:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
    MacCtx.MacFlags.Bits.MacDone = 1;
 80486c6:	f043 0322 	orr.w	r3, r3, #34	; 0x22
 80486ca:	f884 3485 	strb.w	r3, [r4, #1157]	; 0x485
}
 80486ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    UpdateRxSlotIdleState( );
 80486d2:	f7ff bf51 	b.w	8048578 <UpdateRxSlotIdleState>
 80486d6:	bf00      	nop
 80486d8:	2000d294 	.word	0x2000d294
 80486dc:	08051edc 	.word	0x08051edc

080486e0 <HandleRadioRxErrorTimeout>:
{
 80486e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 80486e4:	4c2a      	ldr	r4, [pc, #168]	; (8048790 <HandleRadioRxErrorTimeout+0xb0>)
 80486e6:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 80486ea:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 80486ee:	2b02      	cmp	r3, #2
{
 80486f0:	4607      	mov	r7, r0
 80486f2:	460e      	mov	r6, r1
    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 80486f4:	d002      	beq.n	80486fc <HandleRadioRxErrorTimeout+0x1c>
        Radio.Sleep( );
 80486f6:	4b27      	ldr	r3, [pc, #156]	; (8048794 <HandleRadioRxErrorTimeout+0xb4>)
 80486f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80486fa:	4798      	blx	r3
    if( LoRaMacClassBIsBeaconExpected( ) == true )
 80486fc:	f002 fd3e 	bl	804b17c <LoRaMacClassBIsBeaconExpected>
 8048700:	4605      	mov	r5, r0
 8048702:	b128      	cbz	r0, 8048710 <HandleRadioRxErrorTimeout+0x30>
        LoRaMacClassBSetBeaconState( BEACON_STATE_TIMEOUT );
 8048704:	2002      	movs	r0, #2
 8048706:	f002 fd2f 	bl	804b168 <LoRaMacClassBSetBeaconState>
        LoRaMacClassBBeaconTimerEvent( NULL );
 804870a:	2000      	movs	r0, #0
 804870c:	f002 fd31 	bl	804b172 <LoRaMacClassBBeaconTimerEvent>
    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 8048710:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 8048714:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 8048718:	2b01      	cmp	r3, #1
 804871a:	d117      	bne.n	804874c <HandleRadioRxErrorTimeout+0x6c>
        if( LoRaMacClassBIsPingExpected( ) == true )
 804871c:	f002 fd30 	bl	804b180 <LoRaMacClassBIsPingExpected>
 8048720:	4680      	mov	r8, r0
 8048722:	b130      	cbz	r0, 8048732 <HandleRadioRxErrorTimeout+0x52>
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 8048724:	2000      	movs	r0, #0
 8048726:	f002 fd20 	bl	804b16a <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 804872a:	2000      	movs	r0, #0
 804872c:	f002 fd22 	bl	804b174 <LoRaMacClassBPingSlotTimerEvent>
            classBRx = true;
 8048730:	4645      	mov	r5, r8
        if( LoRaMacClassBIsMulticastExpected( ) == true )
 8048732:	f002 fd27 	bl	804b184 <LoRaMacClassBIsMulticastExpected>
 8048736:	b148      	cbz	r0, 804874c <HandleRadioRxErrorTimeout+0x6c>
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 8048738:	2000      	movs	r0, #0
 804873a:	f002 fd17 	bl	804b16c <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 804873e:	2000      	movs	r0, #0
 8048740:	f002 fd19 	bl	804b176 <LoRaMacClassBMulticastSlotTimerEvent>
}
 8048744:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    UpdateRxSlotIdleState( );
 8048748:	f7ff bf16 	b.w	8048578 <UpdateRxSlotIdleState>
    if( classBRx == false )
 804874c:	2d00      	cmp	r5, #0
 804874e:	d1f9      	bne.n	8048744 <HandleRadioRxErrorTimeout+0x64>
        if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 8048750:	f894 2484 	ldrb.w	r2, [r4, #1156]	; 0x484
 8048754:	f894 3418 	ldrb.w	r3, [r4, #1048]	; 0x418
 8048758:	b932      	cbnz	r2, 8048768 <HandleRadioRxErrorTimeout+0x88>
            if( MacCtx.NodeAckRequested == true )
 804875a:	b10b      	cbz	r3, 8048760 <HandleRadioRxErrorTimeout+0x80>
                MacCtx.McpsConfirm.Status = rx1EventInfoStatus;
 804875c:	f884 7441 	strb.w	r7, [r4, #1089]	; 0x441
            LoRaMacConfirmQueueSetStatusCmn( rx1EventInfoStatus );
 8048760:	4638      	mov	r0, r7
 8048762:	f002 fecf 	bl	804b504 <LoRaMacConfirmQueueSetStatusCmn>
 8048766:	e7ed      	b.n	8048744 <HandleRadioRxErrorTimeout+0x64>
            if( MacCtx.NodeAckRequested == true )
 8048768:	b10b      	cbz	r3, 804876e <HandleRadioRxErrorTimeout+0x8e>
                MacCtx.McpsConfirm.Status = rx2EventInfoStatus;
 804876a:	f884 6441 	strb.w	r6, [r4, #1089]	; 0x441
            LoRaMacConfirmQueueSetStatusCmn( rx2EventInfoStatus );
 804876e:	4630      	mov	r0, r6
 8048770:	f002 fec8 	bl	804b504 <LoRaMacConfirmQueueSetStatusCmn>
            if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 8048774:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 8048778:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 804877c:	2b02      	cmp	r3, #2
                MacCtx.MacFlags.Bits.MacDone = 1;
 804877e:	bf1e      	ittt	ne
 8048780:	f894 3485 	ldrbne.w	r3, [r4, #1157]	; 0x485
 8048784:	f043 0320 	orrne.w	r3, r3, #32
 8048788:	f884 3485 	strbne.w	r3, [r4, #1157]	; 0x485
 804878c:	e7da      	b.n	8048744 <HandleRadioRxErrorTimeout+0x64>
 804878e:	bf00      	nop
 8048790:	2000d294 	.word	0x2000d294
 8048794:	080518f8 	.word	0x080518f8

08048798 <ResetMacParameters>:
{
 8048798:	b573      	push	{r0, r1, r4, r5, r6, lr}
    MacCtx.NvmCtx->NetworkActivation = ACTIVATION_TYPE_NONE;
 804879a:	4c30      	ldr	r4, [pc, #192]	; (804885c <ResetMacParameters+0xc4>)
 804879c:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 80487a0:	2500      	movs	r5, #0
    MacCtx.AckTimeoutRetries = 1;
 80487a2:	2601      	movs	r6, #1
    MacCtx.ChannelsNbTransCounter = 0;
 80487a4:	f44f 7280 	mov.w	r2, #256	; 0x100
    MacCtx.NvmCtx->NetworkActivation = ACTIVATION_TYPE_NONE;
 80487a8:	f883 51d4 	strb.w	r5, [r3, #468]	; 0x1d4
    MacCtx.NvmCtx->AdrAckCounter = 0;
 80487ac:	f8c3 50f4 	str.w	r5, [r3, #244]	; 0xf4
    MacCtx.ChannelsNbTransCounter = 0;
 80487b0:	f8a4 2414 	strh.w	r2, [r4, #1044]	; 0x414
    MacCtx.AckTimeoutRetries = 1;
 80487b4:	f884 6416 	strb.w	r6, [r4, #1046]	; 0x416
    MacCtx.AckTimeoutRetry = false;
 80487b8:	f884 5417 	strb.w	r5, [r4, #1047]	; 0x417
    MacCtx.NvmCtx->MacParams.ChannelsTxPower = MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower;
 80487bc:	791a      	ldrb	r2, [r3, #4]
 80487be:	f883 20f8 	strb.w	r2, [r3, #248]	; 0xf8
    MacCtx.NvmCtx->MacParams.ChannelsDatarate = MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate;
 80487c2:	795a      	ldrb	r2, [r3, #5]
 80487c4:	f883 20f9 	strb.w	r2, [r3, #249]	; 0xf9
    MacCtx.NvmCtx->MacParams.Rx1DrOffset = MacCtx.NvmCtx->MacParamsDefaults.Rx1DrOffset;
 80487c8:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
    MacCtx.NvmCtx->MaxDCycle = 0;
 80487cc:	f883 513c 	strb.w	r5, [r3, #316]	; 0x13c
    MacCtx.NvmCtx->MacParams.Rx1DrOffset = MacCtx.NvmCtx->MacParamsDefaults.Rx1DrOffset;
 80487d0:	f883 2119 	strb.w	r2, [r3, #281]	; 0x119
    MacCtx.NvmCtx->MacParams.Rx2Channel = MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel;
 80487d4:	f103 0128 	add.w	r1, r3, #40	; 0x28
 80487d8:	c903      	ldmia	r1, {r0, r1}
 80487da:	f503 728e 	add.w	r2, r3, #284	; 0x11c
    MacCtx.NvmCtx->AggregatedDCycle = 1;
 80487de:	f8a3 61c2 	strh.w	r6, [r3, #450]	; 0x1c2
    MacCtx.NvmCtx->MacParams.Rx2Channel = MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel;
 80487e2:	e882 0003 	stmia.w	r2, {r0, r1}
    MacCtx.NvmCtx->MacParams.RxCChannel = MacCtx.NvmCtx->MacParamsDefaults.RxCChannel;
 80487e6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80487ea:	c903      	ldmia	r1, {r0, r1}
 80487ec:	f503 7292 	add.w	r2, r3, #292	; 0x124
 80487f0:	e882 0003 	stmia.w	r2, {r0, r1}
    MacCtx.NvmCtx->MacParams.UplinkDwellTime = MacCtx.NvmCtx->MacParamsDefaults.UplinkDwellTime;
 80487f4:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
 80487f8:	f883 212c 	strb.w	r2, [r3, #300]	; 0x12c
    MacCtx.NvmCtx->MacParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParamsDefaults.DownlinkDwellTime;
 80487fc:	f893 2039 	ldrb.w	r2, [r3, #57]	; 0x39
 8048800:	f883 212d 	strb.w	r2, [r3, #301]	; 0x12d
    params.NvmCtx = NULL;
 8048804:	a902      	add	r1, sp, #8
    MacCtx.NvmCtx->MacParams.MaxEirp = MacCtx.NvmCtx->MacParamsDefaults.MaxEirp;
 8048806:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8048808:	f8c3 2130 	str.w	r2, [r3, #304]	; 0x130
    MacCtx.NvmCtx->MacParams.AntennaGain = MacCtx.NvmCtx->MacParamsDefaults.AntennaGain;
 804880c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 804880e:	f8c3 2134 	str.w	r2, [r3, #308]	; 0x134
    MacCtx.NodeAckRequested = false;
 8048812:	f884 5418 	strb.w	r5, [r4, #1048]	; 0x418
    MacCtx.NvmCtx->SrvAckRequested = false;
 8048816:	f883 51c0 	strb.w	r5, [r3, #448]	; 0x1c0
    RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 804881a:	7818      	ldrb	r0, [r3, #0]
    params.NvmCtx = NULL;
 804881c:	f841 5d08 	str.w	r5, [r1, #-8]!
    params.Type = INIT_TYPE_RESTORE_DEFAULT_CHANNELS;
 8048820:	f88d 6004 	strb.w	r6, [sp, #4]
    RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 8048824:	f003 fc47 	bl	804c0b6 <RegionInitDefaults>
    MacCtx.NvmCtx->LastTxChannel = MacCtx.Channel;
 8048828:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    MacCtx.Channel = 0;
 804882c:	f884 5419 	strb.w	r5, [r4, #1049]	; 0x419
    MacCtx.NvmCtx->LastTxChannel = MacCtx.Channel;
 8048830:	f883 513e 	strb.w	r5, [r3, #318]	; 0x13e
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 8048834:	f884 53d0 	strb.w	r5, [r4, #976]	; 0x3d0
    MacCtx.RxWindow2Config.Frequency = MacCtx.NvmCtx->MacParams.Rx2Channel.Frequency;
 8048838:	f8d3 211c 	ldr.w	r2, [r3, #284]	; 0x11c
 804883c:	f8c4 23d4 	str.w	r2, [r4, #980]	; 0x3d4
    MacCtx.RxWindow2Config.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 8048840:	f893 212d 	ldrb.w	r2, [r3, #301]	; 0x12d
 8048844:	f884 23e0 	strb.w	r2, [r4, #992]	; 0x3e0
    MacCtx.RxWindow2Config.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 8048848:	f893 313f 	ldrb.w	r3, [r3, #319]	; 0x13f
 804884c:	f884 33e1 	strb.w	r3, [r4, #993]	; 0x3e1
    MacCtx.RxWindow2Config.RxContinuous = false;
 8048850:	f884 53e2 	strb.w	r5, [r4, #994]	; 0x3e2
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 8048854:	f884 63e3 	strb.w	r6, [r4, #995]	; 0x3e3
}
 8048858:	b002      	add	sp, #8
 804885a:	bd70      	pop	{r4, r5, r6, pc}
 804885c:	2000d294 	.word	0x2000d294

08048860 <OpenContinuousRxCWindow>:
{
 8048860:	b510      	push	{r4, lr}
    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 8048862:	4c0d      	ldr	r4, [pc, #52]	; (8048898 <OpenContinuousRxCWindow+0x38>)
 8048864:	2302      	movs	r3, #2
 8048866:	f884 33f7 	strb.w	r3, [r4, #1015]	; 0x3f7
    MacCtx.RxWindowCConfig.RxContinuous = true;
 804886a:	2301      	movs	r3, #1
 804886c:	f884 33f6 	strb.w	r3, [r4, #1014]	; 0x3f6
    if( RegionRxConfig( MacCtx.NvmCtx->Region, &MacCtx.RxWindowCConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 8048870:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 8048874:	f204 4224 	addw	r2, r4, #1060	; 0x424
 8048878:	f504 7179 	add.w	r1, r4, #996	; 0x3e4
 804887c:	7818      	ldrb	r0, [r3, #0]
 804887e:	f003 fc4c 	bl	804c11a <RegionRxConfig>
 8048882:	b138      	cbz	r0, 8048894 <OpenContinuousRxCWindow+0x34>
        Radio.Rx( 0 ); // Continuous mode
 8048884:	4b05      	ldr	r3, [pc, #20]	; (804889c <OpenContinuousRxCWindow+0x3c>)
 8048886:	2000      	movs	r0, #0
 8048888:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 804888a:	4798      	blx	r3
        MacCtx.RxSlot = MacCtx.RxWindowCConfig.RxSlot;
 804888c:	f894 33f7 	ldrb.w	r3, [r4, #1015]	; 0x3f7
 8048890:	f884 3484 	strb.w	r3, [r4, #1156]	; 0x484
}
 8048894:	bd10      	pop	{r4, pc}
 8048896:	bf00      	nop
 8048898:	2000d294 	.word	0x2000d294
 804889c:	080518f8 	.word	0x080518f8

080488a0 <OnRadioRxTimeout>:
    LoRaMacRadioEvents.Events.RxTimeout = 1;
 80488a0:	4b0d      	ldr	r3, [pc, #52]	; (80488d8 <OnRadioRxTimeout+0x38>)
{
 80488a2:	b507      	push	{r0, r1, r2, lr}
    LoRaMacRadioEvents.Events.RxTimeout = 1;
 80488a4:	781a      	ldrb	r2, [r3, #0]
 80488a6:	f042 0201 	orr.w	r2, r2, #1
 80488aa:	701a      	strb	r2, [r3, #0]
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 80488ac:	f8d3 334c 	ldr.w	r3, [r3, #844]	; 0x34c
 80488b0:	b113      	cbz	r3, 80488b8 <OnRadioRxTimeout+0x18>
 80488b2:	68db      	ldr	r3, [r3, #12]
 80488b4:	b103      	cbz	r3, 80488b8 <OnRadioRxTimeout+0x18>
        MacCtx.MacCallbacks->MacProcessNotify( );
 80488b6:	4798      	blx	r3
    PRINTNOW(); PRINTF("PHY rxTimeOut\n\r" );
 80488b8:	4668      	mov	r0, sp
 80488ba:	f005 f934 	bl	804db26 <SysTimeGetMcuTime>
 80488be:	f9bd 2004 	ldrsh.w	r2, [sp, #4]
 80488c2:	9900      	ldr	r1, [sp, #0]
 80488c4:	4805      	ldr	r0, [pc, #20]	; (80488dc <OnRadioRxTimeout+0x3c>)
 80488c6:	f005 fa69 	bl	804dd9c <TraceSend>
 80488ca:	4805      	ldr	r0, [pc, #20]	; (80488e0 <OnRadioRxTimeout+0x40>)
}
 80488cc:	b003      	add	sp, #12
 80488ce:	f85d eb04 	ldr.w	lr, [sp], #4
    PRINTNOW(); PRINTF("PHY rxTimeOut\n\r" );
 80488d2:	f005 ba63 	b.w	804dd9c <TraceSend>
 80488d6:	bf00      	nop
 80488d8:	2000d294 	.word	0x2000d294
 80488dc:	08051ee6 	.word	0x08051ee6
 80488e0:	08051ef1 	.word	0x08051ef1

080488e4 <OnRadioTxTimeout>:
    LoRaMacRadioEvents.Events.TxTimeout = 1;
 80488e4:	4b0d      	ldr	r3, [pc, #52]	; (804891c <OnRadioTxTimeout+0x38>)
{
 80488e6:	b507      	push	{r0, r1, r2, lr}
    LoRaMacRadioEvents.Events.TxTimeout = 1;
 80488e8:	781a      	ldrb	r2, [r3, #0]
 80488ea:	f042 0204 	orr.w	r2, r2, #4
 80488ee:	701a      	strb	r2, [r3, #0]
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 80488f0:	f8d3 334c 	ldr.w	r3, [r3, #844]	; 0x34c
 80488f4:	b113      	cbz	r3, 80488fc <OnRadioTxTimeout+0x18>
 80488f6:	68db      	ldr	r3, [r3, #12]
 80488f8:	b103      	cbz	r3, 80488fc <OnRadioTxTimeout+0x18>
        MacCtx.MacCallbacks->MacProcessNotify( );
 80488fa:	4798      	blx	r3
    PRINTNOW(); PRINTF("PHY txTimeOut\n\r" );
 80488fc:	4668      	mov	r0, sp
 80488fe:	f005 f912 	bl	804db26 <SysTimeGetMcuTime>
 8048902:	f9bd 2004 	ldrsh.w	r2, [sp, #4]
 8048906:	9900      	ldr	r1, [sp, #0]
 8048908:	4805      	ldr	r0, [pc, #20]	; (8048920 <OnRadioTxTimeout+0x3c>)
 804890a:	f005 fa47 	bl	804dd9c <TraceSend>
 804890e:	4805      	ldr	r0, [pc, #20]	; (8048924 <OnRadioTxTimeout+0x40>)
}
 8048910:	b003      	add	sp, #12
 8048912:	f85d eb04 	ldr.w	lr, [sp], #4
    PRINTNOW(); PRINTF("PHY txTimeOut\n\r" );
 8048916:	f005 ba41 	b.w	804dd9c <TraceSend>
 804891a:	bf00      	nop
 804891c:	2000d294 	.word	0x2000d294
 8048920:	08051ee6 	.word	0x08051ee6
 8048924:	08051f01 	.word	0x08051f01

08048928 <OnRadioRxDone>:
{
 8048928:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 804892c:	4616      	mov	r6, r2
 804892e:	461d      	mov	r5, r3
 8048930:	4680      	mov	r8, r0
 8048932:	460f      	mov	r7, r1
    RxDoneParams.LastRxDone = TimerGetCurrentTime( );
 8048934:	f005 f9e1 	bl	804dcfa <TimerGetCurrentTime>
    LoRaMacRadioEvents.Events.RxDone = 1;
 8048938:	4b0f      	ldr	r3, [pc, #60]	; (8048978 <OnRadioRxDone+0x50>)
    RxDoneParams.LastRxDone = TimerGetCurrentTime( );
 804893a:	4c10      	ldr	r4, [pc, #64]	; (804897c <OnRadioRxDone+0x54>)
    LoRaMacRadioEvents.Events.RxDone = 1;
 804893c:	781a      	ldrb	r2, [r3, #0]
    RxDoneParams.Size = size;
 804893e:	8127      	strh	r7, [r4, #8]
    LoRaMacRadioEvents.Events.RxDone = 1;
 8048940:	f042 0208 	orr.w	r2, r2, #8
 8048944:	701a      	strb	r2, [r3, #0]
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 8048946:	f8d3 334c 	ldr.w	r3, [r3, #844]	; 0x34c
    RxDoneParams.Rssi = rssi;
 804894a:	8166      	strh	r6, [r4, #10]
    RxDoneParams.Payload = payload;
 804894c:	e9c4 0800 	strd	r0, r8, [r4]
    RxDoneParams.Snr = snr;
 8048950:	7325      	strb	r5, [r4, #12]
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 8048952:	b113      	cbz	r3, 804895a <OnRadioRxDone+0x32>
 8048954:	68db      	ldr	r3, [r3, #12]
 8048956:	b103      	cbz	r3, 804895a <OnRadioRxDone+0x32>
        MacCtx.MacCallbacks->MacProcessNotify( );
 8048958:	4798      	blx	r3
    PRINTNOW(); PRINTF("PHY rxDone\n\r" );
 804895a:	4668      	mov	r0, sp
 804895c:	f005 f8e3 	bl	804db26 <SysTimeGetMcuTime>
 8048960:	f9bd 2004 	ldrsh.w	r2, [sp, #4]
 8048964:	9900      	ldr	r1, [sp, #0]
 8048966:	4806      	ldr	r0, [pc, #24]	; (8048980 <OnRadioRxDone+0x58>)
 8048968:	f005 fa18 	bl	804dd9c <TraceSend>
 804896c:	4805      	ldr	r0, [pc, #20]	; (8048984 <OnRadioRxDone+0x5c>)
}
 804896e:	b002      	add	sp, #8
 8048970:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    PRINTNOW(); PRINTF("PHY rxDone\n\r" );
 8048974:	f005 ba12 	b.w	804dd9c <TraceSend>
 8048978:	2000d294 	.word	0x2000d294
 804897c:	200108c8 	.word	0x200108c8
 8048980:	08051ee6 	.word	0x08051ee6
 8048984:	08051f11 	.word	0x08051f11

08048988 <OnRadioTxDone>:
{
 8048988:	b530      	push	{r4, r5, lr}
 804898a:	b085      	sub	sp, #20
    TxDoneParams.CurTime = TimerGetCurrentTime( );
 804898c:	f005 f9b5 	bl	804dcfa <TimerGetCurrentTime>
 8048990:	4b12      	ldr	r3, [pc, #72]	; (80489dc <OnRadioTxDone+0x54>)
    MacCtx.LastTxSysTime = SysTimeGet( );
 8048992:	4c13      	ldr	r4, [pc, #76]	; (80489e0 <OnRadioTxDone+0x58>)
    TxDoneParams.CurTime = TimerGetCurrentTime( );
 8048994:	6018      	str	r0, [r3, #0]
    MacCtx.LastTxSysTime = SysTimeGet( );
 8048996:	466d      	mov	r5, sp
 8048998:	4628      	mov	r0, r5
 804899a:	f005 f8a0 	bl	804dade <SysTimeGet>
 804899e:	e895 0003 	ldmia.w	r5, {r0, r1}
 80489a2:	f504 734f 	add.w	r3, r4, #828	; 0x33c
 80489a6:	e883 0003 	stmia.w	r3, {r0, r1}
    LoRaMacRadioEvents.Events.TxDone = 1;
 80489aa:	7823      	ldrb	r3, [r4, #0]
 80489ac:	f043 0310 	orr.w	r3, r3, #16
 80489b0:	7023      	strb	r3, [r4, #0]
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 80489b2:	f8d4 334c 	ldr.w	r3, [r4, #844]	; 0x34c
 80489b6:	b113      	cbz	r3, 80489be <OnRadioTxDone+0x36>
 80489b8:	68db      	ldr	r3, [r3, #12]
 80489ba:	b103      	cbz	r3, 80489be <OnRadioTxDone+0x36>
        MacCtx.MacCallbacks->MacProcessNotify( );
 80489bc:	4798      	blx	r3
    PRINTNOW(); PRINTF("PHY txDone\n\r" );
 80489be:	a802      	add	r0, sp, #8
 80489c0:	f005 f8b1 	bl	804db26 <SysTimeGetMcuTime>
 80489c4:	f9bd 200c 	ldrsh.w	r2, [sp, #12]
 80489c8:	9902      	ldr	r1, [sp, #8]
 80489ca:	4806      	ldr	r0, [pc, #24]	; (80489e4 <OnRadioTxDone+0x5c>)
 80489cc:	f005 f9e6 	bl	804dd9c <TraceSend>
 80489d0:	4805      	ldr	r0, [pc, #20]	; (80489e8 <OnRadioTxDone+0x60>)
}
 80489d2:	b005      	add	sp, #20
 80489d4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    PRINTNOW(); PRINTF("PHY txDone\n\r" );
 80489d8:	f005 b9e0 	b.w	804dd9c <TraceSend>
 80489dc:	200108c4 	.word	0x200108c4
 80489e0:	2000d294 	.word	0x2000d294
 80489e4:	08051ee6 	.word	0x08051ee6
 80489e8:	08051f1e 	.word	0x08051f1e

080489ec <SwitchClass>:
{
 80489ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    switch( MacCtx.NvmCtx->DeviceClass )
 80489ee:	4e3d      	ldr	r6, [pc, #244]	; (8048ae4 <SwitchClass+0xf8>)
 80489f0:	f8d6 4488 	ldr.w	r4, [r6, #1160]	; 0x488
 80489f4:	f894 30f0 	ldrb.w	r3, [r4, #240]	; 0xf0
 80489f8:	2b01      	cmp	r3, #1
{
 80489fa:	4607      	mov	r7, r0
 80489fc:	4635      	mov	r5, r6
    switch( MacCtx.NvmCtx->DeviceClass )
 80489fe:	d010      	beq.n	8048a22 <SwitchClass+0x36>
 8048a00:	d303      	bcc.n	8048a0a <SwitchClass+0x1e>
 8048a02:	2b02      	cmp	r3, #2
 8048a04:	d064      	beq.n	8048ad0 <SwitchClass+0xe4>
 8048a06:	2003      	movs	r0, #3
 8048a08:	e05c      	b.n	8048ac4 <SwitchClass+0xd8>
            if( deviceClass == CLASS_A )
 8048a0a:	b940      	cbnz	r0, 8048a1e <SwitchClass+0x32>
                MacCtx.NvmCtx->MacParams.RxCChannel = MacCtx.NvmCtx->MacParams.Rx2Channel;
 8048a0c:	f504 7392 	add.w	r3, r4, #292	; 0x124
 8048a10:	f504 748e 	add.w	r4, r4, #284	; 0x11c
 8048a14:	e894 0003 	ldmia.w	r4, {r0, r1}
 8048a18:	e883 0003 	stmia.w	r3, {r0, r1}
 8048a1c:	e7f3      	b.n	8048a06 <SwitchClass+0x1a>
            if( deviceClass == CLASS_B )
 8048a1e:	2801      	cmp	r0, #1
 8048a20:	d108      	bne.n	8048a34 <SwitchClass+0x48>
            status = LoRaMacClassBSwitchClass( deviceClass );
 8048a22:	f002 fbb6 	bl	804b192 <LoRaMacClassBSwitchClass>
            if( status == LORAMAC_STATUS_OK )
 8048a26:	2800      	cmp	r0, #0
 8048a28:	d14c      	bne.n	8048ac4 <SwitchClass+0xd8>
                MacCtx.NvmCtx->DeviceClass = deviceClass;
 8048a2a:	f8d6 3488 	ldr.w	r3, [r6, #1160]	; 0x488
 8048a2e:	f883 70f0 	strb.w	r7, [r3, #240]	; 0xf0
 8048a32:	e047      	b.n	8048ac4 <SwitchClass+0xd8>
            if( deviceClass == CLASS_C )
 8048a34:	2802      	cmp	r0, #2
 8048a36:	d1e6      	bne.n	8048a06 <SwitchClass+0x1a>
                MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 8048a38:	f505 7c74 	add.w	ip, r5, #976	; 0x3d0
                MacCtx.NvmCtx->DeviceClass = deviceClass;
 8048a3c:	f884 00f0 	strb.w	r0, [r4, #240]	; 0xf0
                MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 8048a40:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8048a44:	f506 7679 	add.w	r6, r6, #996	; 0x3e4
 8048a48:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8048a4a:	f8dc 3000 	ldr.w	r3, [ip]
 8048a4e:	f846 3910 	str.w	r3, [r6], #-16
                    if( MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.IsEnabled == true )
 8048a52:	2128      	movs	r1, #40	; 0x28
                MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 8048a54:	f885 73f7 	strb.w	r7, [r5, #1015]	; 0x3f7
 8048a58:	2300      	movs	r3, #0
                    if( MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.IsEnabled == true )
 8048a5a:	fb01 4203 	mla	r2, r1, r3, r4
 8048a5e:	f892 0051 	ldrb.w	r0, [r2, #81]	; 0x51
 8048a62:	b388      	cbz	r0, 8048ac8 <SwitchClass+0xdc>
                        MacCtx.NvmCtx->MacParams.RxCChannel.Frequency = MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.RxParams.ClassC.Frequency;
 8048a64:	6e53      	ldr	r3, [r2, #100]	; 0x64
                        MacCtx.NvmCtx->MacParams.RxCChannel.Datarate = MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.RxParams.ClassC.Datarate;
 8048a66:	f892 2068 	ldrb.w	r2, [r2, #104]	; 0x68
                        MacCtx.NvmCtx->MacParams.RxCChannel.Frequency = MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.RxParams.ClassC.Frequency;
 8048a6a:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
                        MacCtx.NvmCtx->MacParams.RxCChannel.Datarate = MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.RxParams.ClassC.Datarate;
 8048a6e:	f884 2128 	strb.w	r2, [r4, #296]	; 0x128
                        MacCtx.RxWindowCConfig.Channel = MacCtx.Channel;
 8048a72:	f895 2419 	ldrb.w	r2, [r5, #1049]	; 0x419
 8048a76:	f885 23e4 	strb.w	r2, [r5, #996]	; 0x3e4
                        MacCtx.RxWindowCConfig.Frequency = MacCtx.NvmCtx->MacParams.RxCChannel.Frequency;
 8048a7a:	f8c5 33e8 	str.w	r3, [r5, #1000]	; 0x3e8
                        MacCtx.RxWindowCConfig.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 8048a7e:	f894 312d 	ldrb.w	r3, [r4, #301]	; 0x12d
 8048a82:	f885 33f4 	strb.w	r3, [r5, #1012]	; 0x3f4
                        MacCtx.RxWindowCConfig.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 8048a86:	f894 313f 	ldrb.w	r3, [r4, #319]	; 0x13f
 8048a8a:	f885 33f5 	strb.w	r3, [r5, #1013]	; 0x3f5
                        MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 8048a8e:	2303      	movs	r3, #3
 8048a90:	f885 33f7 	strb.w	r3, [r5, #1015]	; 0x3f7
                        MacCtx.RxWindowCConfig.RxContinuous = true;
 8048a94:	2301      	movs	r3, #1
 8048a96:	f885 33f6 	strb.w	r3, [r5, #1014]	; 0x3f6
                Radio.Sleep( );
 8048a9a:	4b13      	ldr	r3, [pc, #76]	; (8048ae8 <SwitchClass+0xfc>)
                MacCtx.NodeAckRequested = false;
 8048a9c:	2400      	movs	r4, #0
                Radio.Sleep( );
 8048a9e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
                MacCtx.NodeAckRequested = false;
 8048aa0:	f885 4418 	strb.w	r4, [r5, #1048]	; 0x418
                Radio.Sleep( );
 8048aa4:	4798      	blx	r3
                RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 8048aa6:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 8048aaa:	7818      	ldrb	r0, [r3, #0]
 8048aac:	f893 2100 	ldrb.w	r2, [r3, #256]	; 0x100
 8048ab0:	f993 1128 	ldrsb.w	r1, [r3, #296]	; 0x128
 8048ab4:	9600      	str	r6, [sp, #0]
 8048ab6:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 8048aba:	f003 fb1f 	bl	804c0fc <RegionComputeRxWindowParameters>
                OpenContinuousRxCWindow( );
 8048abe:	f7ff fecf 	bl	8048860 <OpenContinuousRxCWindow>
                status = LORAMAC_STATUS_OK;
 8048ac2:	4620      	mov	r0, r4
}
 8048ac4:	b003      	add	sp, #12
 8048ac6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8048ac8:	3301      	adds	r3, #1
                for( int8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8048aca:	2b04      	cmp	r3, #4
 8048acc:	d1c5      	bne.n	8048a5a <SwitchClass+0x6e>
 8048ace:	e7e4      	b.n	8048a9a <SwitchClass+0xae>
            if( deviceClass == CLASS_A )
 8048ad0:	2800      	cmp	r0, #0
 8048ad2:	d198      	bne.n	8048a06 <SwitchClass+0x1a>
                Radio.Sleep( );
 8048ad4:	4b04      	ldr	r3, [pc, #16]	; (8048ae8 <SwitchClass+0xfc>)
                MacCtx.NvmCtx->DeviceClass = deviceClass;
 8048ad6:	f884 00f0 	strb.w	r0, [r4, #240]	; 0xf0
                Radio.Sleep( );
 8048ada:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8048adc:	4798      	blx	r3
                status = LORAMAC_STATUS_OK;
 8048ade:	4638      	mov	r0, r7
 8048ae0:	e7f0      	b.n	8048ac4 <SwitchClass+0xd8>
 8048ae2:	bf00      	nop
 8048ae4:	2000d294 	.word	0x2000d294
 8048ae8:	080518f8 	.word	0x080518f8

08048aec <RxWindowSetup.constprop.6>:
static void RxWindowSetup( TimerEvent_t* rxTimer, RxConfigParams_t* rxConfig )
 8048aec:	b570      	push	{r4, r5, r6, lr}
    Radio.Standby( );
 8048aee:	4e0d      	ldr	r6, [pc, #52]	; (8048b24 <RxWindowSetup.constprop.6+0x38>)
    if( RegionRxConfig( MacCtx.NvmCtx->Region, rxConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 8048af0:	4c0d      	ldr	r4, [pc, #52]	; (8048b28 <RxWindowSetup.constprop.6+0x3c>)
static void RxWindowSetup( TimerEvent_t* rxTimer, RxConfigParams_t* rxConfig )
 8048af2:	460d      	mov	r5, r1
    TimerStop( rxTimer );
 8048af4:	f005 f8c8 	bl	804dc88 <TimerStop>
    Radio.Standby( );
 8048af8:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 8048afa:	4798      	blx	r3
    if( RegionRxConfig( MacCtx.NvmCtx->Region, rxConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 8048afc:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 8048b00:	f204 4224 	addw	r2, r4, #1060	; 0x424
 8048b04:	4629      	mov	r1, r5
 8048b06:	7818      	ldrb	r0, [r3, #0]
 8048b08:	f003 fb07 	bl	804c11a <RegionRxConfig>
 8048b0c:	b140      	cbz	r0, 8048b20 <RxWindowSetup.constprop.6+0x34>
        Radio.Rx( MacCtx.NvmCtx->MacParams.MaxRxWindow );
 8048b0e:	f8d4 2488 	ldr.w	r2, [r4, #1160]	; 0x488
 8048b12:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
 8048b14:	f8d2 0104 	ldr.w	r0, [r2, #260]	; 0x104
 8048b18:	4798      	blx	r3
        MacCtx.RxSlot = rxConfig->RxSlot;
 8048b1a:	7ceb      	ldrb	r3, [r5, #19]
 8048b1c:	f884 3484 	strb.w	r3, [r4, #1156]	; 0x484
}
 8048b20:	bd70      	pop	{r4, r5, r6, pc}
 8048b22:	bf00      	nop
 8048b24:	080518f8 	.word	0x080518f8
 8048b28:	2000d294 	.word	0x2000d294

08048b2c <OnRxWindow1TimerEvent>:
    MacCtx.RxWindow1Config.Channel = MacCtx.Channel;
 8048b2c:	480e      	ldr	r0, [pc, #56]	; (8048b68 <OnRxWindow1TimerEvent+0x3c>)
 8048b2e:	f890 3419 	ldrb.w	r3, [r0, #1049]	; 0x419
 8048b32:	f880 33bc 	strb.w	r3, [r0, #956]	; 0x3bc
    MacCtx.RxWindow1Config.DrOffset = MacCtx.NvmCtx->MacParams.Rx1DrOffset;
 8048b36:	f8d0 3488 	ldr.w	r3, [r0, #1160]	; 0x488
 8048b3a:	f893 2119 	ldrb.w	r2, [r3, #281]	; 0x119
 8048b3e:	f880 23bf 	strb.w	r2, [r0, #959]	; 0x3bf
    MacCtx.RxWindow1Config.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 8048b42:	f893 212d 	ldrb.w	r2, [r3, #301]	; 0x12d
 8048b46:	f880 23cc 	strb.w	r2, [r0, #972]	; 0x3cc
    MacCtx.RxWindow1Config.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 8048b4a:	f893 313f 	ldrb.w	r3, [r3, #319]	; 0x13f
 8048b4e:	f880 33cd 	strb.w	r3, [r0, #973]	; 0x3cd
    MacCtx.RxWindow1Config.RxContinuous = false;
 8048b52:	2300      	movs	r3, #0
 8048b54:	f880 33ce 	strb.w	r3, [r0, #974]	; 0x3ce
    MacCtx.RxWindow1Config.RxSlot = RX_SLOT_WIN_1;
 8048b58:	f880 33cf 	strb.w	r3, [r0, #975]	; 0x3cf
    RxWindowSetup( &MacCtx.RxWindowTimer1, &MacCtx.RxWindow1Config );
 8048b5c:	f500 716f 	add.w	r1, r0, #956	; 0x3bc
 8048b60:	f500 7061 	add.w	r0, r0, #900	; 0x384
 8048b64:	f7ff bfc2 	b.w	8048aec <RxWindowSetup.constprop.6>
 8048b68:	2000d294 	.word	0x2000d294

08048b6c <OnRxWindow2TimerEvent>:
    if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 8048b6c:	4811      	ldr	r0, [pc, #68]	; (8048bb4 <OnRxWindow2TimerEvent+0x48>)
 8048b6e:	f890 3484 	ldrb.w	r3, [r0, #1156]	; 0x484
 8048b72:	b1eb      	cbz	r3, 8048bb0 <OnRxWindow2TimerEvent+0x44>
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 8048b74:	f890 3419 	ldrb.w	r3, [r0, #1049]	; 0x419
 8048b78:	f880 33d0 	strb.w	r3, [r0, #976]	; 0x3d0
    MacCtx.RxWindow2Config.Frequency = MacCtx.NvmCtx->MacParams.Rx2Channel.Frequency;
 8048b7c:	f8d0 3488 	ldr.w	r3, [r0, #1160]	; 0x488
 8048b80:	f8d3 211c 	ldr.w	r2, [r3, #284]	; 0x11c
 8048b84:	f8c0 23d4 	str.w	r2, [r0, #980]	; 0x3d4
    MacCtx.RxWindow2Config.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 8048b88:	f893 212d 	ldrb.w	r2, [r3, #301]	; 0x12d
 8048b8c:	f880 23e0 	strb.w	r2, [r0, #992]	; 0x3e0
    MacCtx.RxWindow2Config.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 8048b90:	f893 313f 	ldrb.w	r3, [r3, #319]	; 0x13f
 8048b94:	f880 33e1 	strb.w	r3, [r0, #993]	; 0x3e1
    MacCtx.RxWindow2Config.RxContinuous = false;
 8048b98:	2300      	movs	r3, #0
 8048b9a:	f880 33e2 	strb.w	r3, [r0, #994]	; 0x3e2
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 8048b9e:	2301      	movs	r3, #1
 8048ba0:	f880 33e3 	strb.w	r3, [r0, #995]	; 0x3e3
    RxWindowSetup( &MacCtx.RxWindowTimer2, &MacCtx.RxWindow2Config );
 8048ba4:	f500 7174 	add.w	r1, r0, #976	; 0x3d0
 8048ba8:	f500 7067 	add.w	r0, r0, #924	; 0x39c
 8048bac:	f7ff bf9e 	b.w	8048aec <RxWindowSetup.constprop.6>
}
 8048bb0:	4770      	bx	lr
 8048bb2:	bf00      	nop
 8048bb4:	2000d294 	.word	0x2000d294

08048bb8 <ProcessMacCommands.isra.1.constprop.7>:
static void ProcessMacCommands( uint8_t *payload, uint8_t macIndex, uint8_t commandsSize, int8_t snr, LoRaMacRxSlot_t rxSlot )
 8048bb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8048bbc:	b091      	sub	sp, #68	; 0x44
    uint8_t status = 0;
 8048bbe:	2700      	movs	r7, #0
                if( ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_PING_SLOT ) && ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT ) )
 8048bc0:	4ec4      	ldr	r6, [pc, #784]	; (8048ed4 <ProcessMacCommands.isra.1.constprop.7+0x31c>)
    uint8_t status = 0;
 8048bc2:	f88d 7015 	strb.w	r7, [sp, #21]
static void ProcessMacCommands( uint8_t *payload, uint8_t macIndex, uint8_t commandsSize, int8_t snr, LoRaMacRxSlot_t rxSlot )
 8048bc6:	4605      	mov	r5, r0
 8048bc8:	468a      	mov	sl, r1
 8048bca:	4693      	mov	fp, r2
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 8048bcc:	f8ad 7018 	strh.w	r7, [sp, #24]
 8048bd0:	46b8      	mov	r8, r7
    while( macIndex < commandsSize )
 8048bd2:	45d0      	cmp	r8, sl
 8048bd4:	d302      	bcc.n	8048bdc <ProcessMacCommands.isra.1.constprop.7+0x24>
}
 8048bd6:	b011      	add	sp, #68	; 0x44
 8048bd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        switch( payload[macIndex++] )
 8048bdc:	f815 3008 	ldrb.w	r3, [r5, r8]
 8048be0:	f108 0401 	add.w	r4, r8, #1
 8048be4:	3b02      	subs	r3, #2
 8048be6:	b2e4      	uxtb	r4, r4
 8048be8:	2b11      	cmp	r3, #17
 8048bea:	d8f4      	bhi.n	8048bd6 <ProcessMacCommands.isra.1.constprop.7+0x1e>
 8048bec:	a201      	add	r2, pc, #4	; (adr r2, 8048bf4 <ProcessMacCommands.isra.1.constprop.7+0x3c>)
 8048bee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8048bf2:	bf00      	nop
 8048bf4:	08048c3d 	.word	0x08048c3d
 8048bf8:	08048c6d 	.word	0x08048c6d
 8048bfc:	08048d33 	.word	0x08048d33
 8048c00:	08048d5f 	.word	0x08048d5f
 8048c04:	08048dfd 	.word	0x08048dfd
 8048c08:	08048e25 	.word	0x08048e25
 8048c0c:	08048e91 	.word	0x08048e91
 8048c10:	08048ed9 	.word	0x08048ed9
 8048c14:	08048f71 	.word	0x08048f71
 8048c18:	08048bd7 	.word	0x08048bd7
 8048c1c:	08048bd7 	.word	0x08048bd7
 8048c20:	08048fc9 	.word	0x08048fc9
 8048c24:	08048bd7 	.word	0x08048bd7
 8048c28:	08048bd7 	.word	0x08048bd7
 8048c2c:	0804906b 	.word	0x0804906b
 8048c30:	0804907d 	.word	0x0804907d
 8048c34:	080490c1 	.word	0x080490c1
 8048c38:	080490eb 	.word	0x080490eb
                if( LoRaMacConfirmQueueIsCmdActive( MLME_LINK_CHECK ) == true )
 8048c3c:	2003      	movs	r0, #3
 8048c3e:	f002 fc79 	bl	804b534 <LoRaMacConfirmQueueIsCmdActive>
 8048c42:	b188      	cbz	r0, 8048c68 <ProcessMacCommands.isra.1.constprop.7+0xb0>
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_LINK_CHECK );
 8048c44:	2103      	movs	r1, #3
 8048c46:	2000      	movs	r0, #0
 8048c48:	f002 fc28 	bl	804b49c <LoRaMacConfirmQueueSetStatus>
                    MacCtx.MlmeConfirm.DemodMargin = payload[macIndex++];
 8048c4c:	5d2b      	ldrb	r3, [r5, r4]
 8048c4e:	f886 345c 	strb.w	r3, [r6, #1116]	; 0x45c
                    MacCtx.MlmeConfirm.NbGateways = payload[macIndex++];
 8048c52:	f108 0403 	add.w	r4, r8, #3
                    MacCtx.MlmeConfirm.DemodMargin = payload[macIndex++];
 8048c56:	f108 0802 	add.w	r8, r8, #2
                    MacCtx.MlmeConfirm.NbGateways = payload[macIndex++];
 8048c5a:	fa5f f888 	uxtb.w	r8, r8
 8048c5e:	b2e4      	uxtb	r4, r4
 8048c60:	f815 3008 	ldrb.w	r3, [r5, r8]
 8048c64:	f886 345d 	strb.w	r3, [r6, #1117]	; 0x45d
                uint8_t eirpDwellTime = payload[macIndex++];
 8048c68:	46a0      	mov	r8, r4
 8048c6a:	e7b2      	b.n	8048bd2 <ProcessMacCommands.isra.1.constprop.7+0x1a>
                int8_t linkAdrDatarate = DR_0;
 8048c6c:	2300      	movs	r3, #0
 8048c6e:	f88d 3016 	strb.w	r3, [sp, #22]
                int8_t linkAdrTxPower = TX_POWER_0;
 8048c72:	f88d 3017 	strb.w	r3, [sp, #23]
                uint8_t linkAdrNbRep = 0;
 8048c76:	f88d 301c 	strb.w	r3, [sp, #28]
                uint8_t linkAdrNbBytesParsed = 0;
 8048c7a:	f88d 3020 	strb.w	r3, [sp, #32]
                if( adrBlockFound == false )
 8048c7e:	2f00      	cmp	r7, #0
 8048c80:	d14e      	bne.n	8048d20 <ProcessMacCommands.isra.1.constprop.7+0x168>
                    linkAdrReq.Payload = &payload[macIndex - 1];
 8048c82:	1e63      	subs	r3, r4, #1
 8048c84:	442b      	add	r3, r5
 8048c86:	930d      	str	r3, [sp, #52]	; 0x34
                    linkAdrReq.PayloadSize = commandsSize - ( macIndex - 1 );
 8048c88:	f10a 0301 	add.w	r3, sl, #1
 8048c8c:	1b1c      	subs	r4, r3, r4
                    linkAdrReq.AdrEnabled = MacCtx.NvmCtx->AdrCtrlOn;
 8048c8e:	f8d6 3488 	ldr.w	r3, [r6, #1160]	; 0x488
                    linkAdrReq.PayloadSize = commandsSize - ( macIndex - 1 );
 8048c92:	f88d 4038 	strb.w	r4, [sp, #56]	; 0x38
                    linkAdrReq.AdrEnabled = MacCtx.NvmCtx->AdrCtrlOn;
 8048c96:	f893 20f2 	ldrb.w	r2, [r3, #242]	; 0xf2
 8048c9a:	f88d 203a 	strb.w	r2, [sp, #58]	; 0x3a
                    linkAdrReq.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 8048c9e:	f893 212c 	ldrb.w	r2, [r3, #300]	; 0x12c
 8048ca2:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
                    linkAdrReq.CurrentDatarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8048ca6:	f893 20f9 	ldrb.w	r2, [r3, #249]	; 0xf9
 8048caa:	f88d 203b 	strb.w	r2, [sp, #59]	; 0x3b
                    linkAdrReq.CurrentTxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 8048cae:	f893 20f8 	ldrb.w	r2, [r3, #248]	; 0xf8
 8048cb2:	f88d 203c 	strb.w	r2, [sp, #60]	; 0x3c
                    linkAdrReq.CurrentNbRep = MacCtx.NvmCtx->MacParams.ChannelsNbTrans;
 8048cb6:	f893 2118 	ldrb.w	r2, [r3, #280]	; 0x118
 8048cba:	f88d 203d 	strb.w	r2, [sp, #61]	; 0x3d
                    linkAdrReq.Version = MacCtx.NvmCtx->Version;
 8048cbe:	f8d3 21d0 	ldr.w	r2, [r3, #464]	; 0x1d0
                    status = RegionLinkAdrReq( MacCtx.NvmCtx->Region, &linkAdrReq, &linkAdrDatarate,
 8048cc2:	7818      	ldrb	r0, [r3, #0]
                    linkAdrReq.Version = MacCtx.NvmCtx->Version;
 8048cc4:	920c      	str	r2, [sp, #48]	; 0x30
                    status = RegionLinkAdrReq( MacCtx.NvmCtx->Region, &linkAdrReq, &linkAdrDatarate,
 8048cc6:	ab08      	add	r3, sp, #32
 8048cc8:	9301      	str	r3, [sp, #4]
 8048cca:	ab07      	add	r3, sp, #28
 8048ccc:	9300      	str	r3, [sp, #0]
 8048cce:	f10d 0216 	add.w	r2, sp, #22
 8048cd2:	f10d 0317 	add.w	r3, sp, #23
 8048cd6:	a90c      	add	r1, sp, #48	; 0x30
 8048cd8:	f003 fa37 	bl	804c14a <RegionLinkAdrReq>
 8048cdc:	f88d 0015 	strb.w	r0, [sp, #21]
                    if( ( status & 0x07 ) == 0x07 )
 8048ce0:	f000 0007 	and.w	r0, r0, #7
 8048ce4:	2807      	cmp	r0, #7
 8048ce6:	d10d      	bne.n	8048d04 <ProcessMacCommands.isra.1.constprop.7+0x14c>
                        MacCtx.NvmCtx->MacParams.ChannelsDatarate = linkAdrDatarate;
 8048ce8:	f8d6 3488 	ldr.w	r3, [r6, #1160]	; 0x488
 8048cec:	f89d 2016 	ldrb.w	r2, [sp, #22]
 8048cf0:	f883 20f9 	strb.w	r2, [r3, #249]	; 0xf9
                        MacCtx.NvmCtx->MacParams.ChannelsTxPower = linkAdrTxPower;
 8048cf4:	f89d 2017 	ldrb.w	r2, [sp, #23]
 8048cf8:	f883 20f8 	strb.w	r2, [r3, #248]	; 0xf8
                        MacCtx.NvmCtx->MacParams.ChannelsNbTrans = linkAdrNbRep;
 8048cfc:	f89d 201c 	ldrb.w	r2, [sp, #28]
 8048d00:	f883 2118 	strb.w	r2, [r3, #280]	; 0x118
static void ProcessMacCommands( uint8_t *payload, uint8_t macIndex, uint8_t commandsSize, int8_t snr, LoRaMacRxSlot_t rxSlot )
 8048d04:	2700      	movs	r7, #0
                    for( uint8_t i = 0; i < ( linkAdrNbBytesParsed / 5 ); i++ )
 8048d06:	f04f 0905 	mov.w	r9, #5
 8048d0a:	b2fb      	uxtb	r3, r7
 8048d0c:	f89d 4020 	ldrb.w	r4, [sp, #32]
 8048d10:	fbb4 f2f9 	udiv	r2, r4, r9
 8048d14:	4293      	cmp	r3, r2
 8048d16:	f107 0701 	add.w	r7, r7, #1
 8048d1a:	d303      	bcc.n	8048d24 <ProcessMacCommands.isra.1.constprop.7+0x16c>
                    macIndex += linkAdrNbBytesParsed - 1;
 8048d1c:	4444      	add	r4, r8
 8048d1e:	b2e4      	uxtb	r4, r4
 8048d20:	2701      	movs	r7, #1
 8048d22:	e7a1      	b.n	8048c68 <ProcessMacCommands.isra.1.constprop.7+0xb0>
                        LoRaMacCommandsAddCmd( MOTE_MAC_LINK_ADR_ANS, &status, 1 );
 8048d24:	2201      	movs	r2, #1
 8048d26:	f10d 0115 	add.w	r1, sp, #21
 8048d2a:	2003      	movs	r0, #3
 8048d2c:	f002 fa6e 	bl	804b20c <LoRaMacCommandsAddCmd>
 8048d30:	e7eb      	b.n	8048d0a <ProcessMacCommands.isra.1.constprop.7+0x152>
                MacCtx.NvmCtx->MaxDCycle = payload[macIndex++] & 0x0F;
 8048d32:	5d2b      	ldrb	r3, [r5, r4]
 8048d34:	f8d6 1488 	ldr.w	r1, [r6, #1160]	; 0x488
 8048d38:	f003 030f 	and.w	r3, r3, #15
                MacCtx.NvmCtx->AggregatedDCycle = 1 << MacCtx.NvmCtx->MaxDCycle;
 8048d3c:	2201      	movs	r2, #1
                MacCtx.NvmCtx->MaxDCycle = payload[macIndex++] & 0x0F;
 8048d3e:	f881 313c 	strb.w	r3, [r1, #316]	; 0x13c
 8048d42:	f108 0802 	add.w	r8, r8, #2
                MacCtx.NvmCtx->AggregatedDCycle = 1 << MacCtx.NvmCtx->MaxDCycle;
 8048d46:	fa02 f303 	lsl.w	r3, r2, r3
 8048d4a:	f8a1 31c2 	strh.w	r3, [r1, #450]	; 0x1c2
                MacCtx.NvmCtx->MaxDCycle = payload[macIndex++] & 0x0F;
 8048d4e:	fa5f f888 	uxtb.w	r8, r8
                LoRaMacCommandsAddCmd( MOTE_MAC_DUTY_CYCLE_ANS, macCmdPayload, 0 );
 8048d52:	2200      	movs	r2, #0
 8048d54:	a906      	add	r1, sp, #24
 8048d56:	2004      	movs	r0, #4
                    LoRaMacCommandsAddCmd( MOTE_MAC_TX_PARAM_SETUP_ANS, macCmdPayload, 0 );
 8048d58:	f002 fa58 	bl	804b20c <LoRaMacCommandsAddCmd>
 8048d5c:	e0b7      	b.n	8048ece <ProcessMacCommands.isra.1.constprop.7+0x316>
                status = 0x07;
 8048d5e:	2307      	movs	r3, #7
 8048d60:	f88d 3015 	strb.w	r3, [sp, #21]
                rxParamSetupReq.DrOffset = ( payload[macIndex] >> 4 ) & 0x07;
 8048d64:	5d2b      	ldrb	r3, [r5, r4]
 8048d66:	f3c3 1202 	ubfx	r2, r3, #4, #3
                rxParamSetupReq.Datarate = payload[macIndex] & 0x0F;
 8048d6a:	f003 030f 	and.w	r3, r3, #15
                rxParamSetupReq.DrOffset = ( payload[macIndex] >> 4 ) & 0x07;
 8048d6e:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
                rxParamSetupReq.Datarate = payload[macIndex] & 0x0F;
 8048d72:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 8048d76:	f108 0204 	add.w	r2, r8, #4
                rxParamSetupReq.Frequency = ( uint32_t ) payload[macIndex++];
 8048d7a:	f108 0303 	add.w	r3, r8, #3
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 8048d7e:	b2db      	uxtb	r3, r3
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8048d80:	b2d2      	uxtb	r2, r2
 8048d82:	f108 0405 	add.w	r4, r8, #5
                macIndex++;
 8048d86:	f108 0802 	add.w	r8, r8, #2
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 8048d8a:	5ce9      	ldrb	r1, [r5, r3]
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8048d8c:	5cab      	ldrb	r3, [r5, r2]
                rxParamSetupReq.Frequency = ( uint32_t ) payload[macIndex++];
 8048d8e:	fa5f f888 	uxtb.w	r8, r8
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8048d92:	041b      	lsls	r3, r3, #16
                rxParamSetupReq.Frequency = ( uint32_t ) payload[macIndex++];
 8048d94:	f815 2008 	ldrb.w	r2, [r5, r8]
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8048d98:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8048d9c:	4313      	orrs	r3, r2
                rxParamSetupReq.Frequency *= 100;
 8048d9e:	2264      	movs	r2, #100	; 0x64
 8048da0:	4353      	muls	r3, r2
 8048da2:	930d      	str	r3, [sp, #52]	; 0x34
                status = RegionRxParamSetupReq( MacCtx.NvmCtx->Region, &rxParamSetupReq );
 8048da4:	f8d6 3488 	ldr.w	r3, [r6, #1160]	; 0x488
 8048da8:	a90c      	add	r1, sp, #48	; 0x30
 8048daa:	7818      	ldrb	r0, [r3, #0]
 8048dac:	f003 f9dd 	bl	804c16a <RegionRxParamSetupReq>
                if( ( status & 0x07 ) == 0x07 )
 8048db0:	f000 0307 	and.w	r3, r0, #7
 8048db4:	2b07      	cmp	r3, #7
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8048db6:	b2e4      	uxtb	r4, r4
                status = RegionRxParamSetupReq( MacCtx.NvmCtx->Region, &rxParamSetupReq );
 8048db8:	f88d 0015 	strb.w	r0, [sp, #21]
                if( ( status & 0x07 ) == 0x07 )
 8048dbc:	d110      	bne.n	8048de0 <ProcessMacCommands.isra.1.constprop.7+0x228>
                    MacCtx.NvmCtx->MacParams.Rx2Channel.Datarate = rxParamSetupReq.Datarate;
 8048dbe:	f8d6 3488 	ldr.w	r3, [r6, #1160]	; 0x488
 8048dc2:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
 8048dc6:	f883 2120 	strb.w	r2, [r3, #288]	; 0x120
                    MacCtx.NvmCtx->MacParams.RxCChannel.Datarate = rxParamSetupReq.Datarate;
 8048dca:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
                    MacCtx.NvmCtx->MacParams.Rx2Channel.Frequency = rxParamSetupReq.Frequency;
 8048dce:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8048dd0:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
                    MacCtx.NvmCtx->MacParams.RxCChannel.Frequency = rxParamSetupReq.Frequency;
 8048dd4:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
                    MacCtx.NvmCtx->MacParams.Rx1DrOffset = rxParamSetupReq.DrOffset;
 8048dd8:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
 8048ddc:	f883 2119 	strb.w	r2, [r3, #281]	; 0x119
                macCmdPayload[0] = status;
 8048de0:	a910      	add	r1, sp, #64	; 0x40
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_PARAM_SETUP_ANS, macCmdPayload, 1 );
 8048de2:	2201      	movs	r2, #1
                macCmdPayload[0] = status;
 8048de4:	f801 0d28 	strb.w	r0, [r1, #-40]!
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_PARAM_SETUP_ANS, macCmdPayload, 1 );
 8048de8:	2005      	movs	r0, #5
                LoRaMacCommandsAddCmd( MOTE_MAC_DL_CHANNEL_ANS, macCmdPayload, 1 );
 8048dea:	f002 fa0f 	bl	804b20c <LoRaMacCommandsAddCmd>
    MacCtx.MacFlags.Bits.MlmeSchedUplinkInd = 1;
 8048dee:	f896 3485 	ldrb.w	r3, [r6, #1157]	; 0x485
 8048df2:	f043 0310 	orr.w	r3, r3, #16
 8048df6:	f886 3485 	strb.w	r3, [r6, #1157]	; 0x485
 8048dfa:	e735      	b.n	8048c68 <ProcessMacCommands.isra.1.constprop.7+0xb0>
                if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->GetBatteryLevel != NULL ) )
 8048dfc:	f8d6 334c 	ldr.w	r3, [r6, #844]	; 0x34c
 8048e00:	b173      	cbz	r3, 8048e20 <ProcessMacCommands.isra.1.constprop.7+0x268>
 8048e02:	681b      	ldr	r3, [r3, #0]
 8048e04:	b163      	cbz	r3, 8048e20 <ProcessMacCommands.isra.1.constprop.7+0x268>
                    batteryLevel = MacCtx.MacCallbacks->GetBatteryLevel( );
 8048e06:	4798      	blx	r3
                macCmdPayload[1] = ( uint8_t )( snr & 0x3F );
 8048e08:	f00b 033f 	and.w	r3, fp, #63	; 0x3f
                macCmdPayload[0] = batteryLevel;
 8048e0c:	f88d 0018 	strb.w	r0, [sp, #24]
                macCmdPayload[1] = ( uint8_t )( snr & 0x3F );
 8048e10:	f88d 3019 	strb.w	r3, [sp, #25]
                LoRaMacCommandsAddCmd( MOTE_MAC_DEV_STATUS_ANS, macCmdPayload, 2 );
 8048e14:	2202      	movs	r2, #2
 8048e16:	a906      	add	r1, sp, #24
 8048e18:	2006      	movs	r0, #6
                    LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_FREQ_ANS, macCmdPayload, 1 );
 8048e1a:	f002 f9f7 	bl	804b20c <LoRaMacCommandsAddCmd>
 8048e1e:	e723      	b.n	8048c68 <ProcessMacCommands.isra.1.constprop.7+0xb0>
                uint8_t batteryLevel = BAT_LEVEL_NO_MEASURE;
 8048e20:	20ff      	movs	r0, #255	; 0xff
 8048e22:	e7f1      	b.n	8048e08 <ProcessMacCommands.isra.1.constprop.7+0x250>
                status = 0x03;
 8048e24:	2303      	movs	r3, #3
 8048e26:	f88d 3015 	strb.w	r3, [sp, #21]
                newChannelReq.ChannelId = payload[macIndex++];
 8048e2a:	5d2b      	ldrb	r3, [r5, r4]
 8048e2c:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
                newChannelReq.NewChannel = &chParam;
 8048e30:	ab0c      	add	r3, sp, #48	; 0x30
 8048e32:	9308      	str	r3, [sp, #32]
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 8048e34:	f108 0204 	add.w	r2, r8, #4
                chParam.Frequency = ( uint32_t ) payload[macIndex++];
 8048e38:	f108 0303 	add.w	r3, r8, #3
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 8048e3c:	b2db      	uxtb	r3, r3
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8048e3e:	b2d2      	uxtb	r2, r2
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 8048e40:	5ce9      	ldrb	r1, [r5, r3]
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8048e42:	5cab      	ldrb	r3, [r5, r2]
                newChannelReq.ChannelId = payload[macIndex++];
 8048e44:	f108 0202 	add.w	r2, r8, #2
                chParam.Frequency = ( uint32_t ) payload[macIndex++];
 8048e48:	b2d2      	uxtb	r2, r2
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8048e4a:	041b      	lsls	r3, r3, #16
                chParam.Frequency = ( uint32_t ) payload[macIndex++];
 8048e4c:	5caa      	ldrb	r2, [r5, r2]
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8048e4e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8048e52:	4313      	orrs	r3, r2
                chParam.DrRange.Value = payload[macIndex++];
 8048e54:	f108 0406 	add.w	r4, r8, #6
                chParam.Frequency *= 100;
 8048e58:	2264      	movs	r2, #100	; 0x64
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8048e5a:	f108 0805 	add.w	r8, r8, #5
                chParam.Frequency *= 100;
 8048e5e:	4353      	muls	r3, r2
                chParam.DrRange.Value = payload[macIndex++];
 8048e60:	fa5f f888 	uxtb.w	r8, r8
                chParam.Frequency *= 100;
 8048e64:	930c      	str	r3, [sp, #48]	; 0x30
                chParam.Rx1Frequency = 0;
 8048e66:	2300      	movs	r3, #0
 8048e68:	930d      	str	r3, [sp, #52]	; 0x34
                chParam.DrRange.Value = payload[macIndex++];
 8048e6a:	f815 3008 	ldrb.w	r3, [r5, r8]
 8048e6e:	f88d 3038 	strb.w	r3, [sp, #56]	; 0x38
                status = RegionNewChannelReq( MacCtx.NvmCtx->Region, &newChannelReq );
 8048e72:	f8d6 3488 	ldr.w	r3, [r6, #1160]	; 0x488
 8048e76:	a908      	add	r1, sp, #32
 8048e78:	7818      	ldrb	r0, [r3, #0]
 8048e7a:	f003 f97d 	bl	804c178 <RegionNewChannelReq>
                macCmdPayload[0] = status;
 8048e7e:	a910      	add	r1, sp, #64	; 0x40
                status = RegionNewChannelReq( MacCtx.NvmCtx->Region, &newChannelReq );
 8048e80:	f88d 0015 	strb.w	r0, [sp, #21]
                macCmdPayload[0] = status;
 8048e84:	f801 0d28 	strb.w	r0, [r1, #-40]!
                chParam.DrRange.Value = payload[macIndex++];
 8048e88:	b2e4      	uxtb	r4, r4
                LoRaMacCommandsAddCmd( MOTE_MAC_NEW_CHANNEL_ANS, macCmdPayload, 1 );
 8048e8a:	2201      	movs	r2, #1
 8048e8c:	2007      	movs	r0, #7
 8048e8e:	e7c4      	b.n	8048e1a <ProcessMacCommands.isra.1.constprop.7+0x262>
                uint8_t delay = payload[macIndex++] & 0x0F;
 8048e90:	5d2b      	ldrb	r3, [r5, r4]
                MacCtx.NvmCtx->MacParams.ReceiveDelay1 = delay * 1000;
 8048e92:	f8d6 1488 	ldr.w	r1, [r6, #1160]	; 0x488
                    delay++;
 8048e96:	f013 020f 	ands.w	r2, r3, #15
 8048e9a:	bf08      	it	eq
 8048e9c:	2201      	moveq	r2, #1
                MacCtx.NvmCtx->MacParams.ReceiveDelay1 = delay * 1000;
 8048e9e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8048ea2:	4353      	muls	r3, r2
 8048ea4:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
                MacCtx.NvmCtx->MacParams.ReceiveDelay2 = MacCtx.NvmCtx->MacParams.ReceiveDelay1 + 1000;
 8048ea8:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8048eac:	f8c1 310c 	str.w	r3, [r1, #268]	; 0x10c
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_TIMING_SETUP_ANS, macCmdPayload, 0 );
 8048eb0:	2200      	movs	r2, #0
 8048eb2:	a906      	add	r1, sp, #24
 8048eb4:	2008      	movs	r0, #8
 8048eb6:	f002 f9a9 	bl	804b20c <LoRaMacCommandsAddCmd>
    MacCtx.MacFlags.Bits.MlmeSchedUplinkInd = 1;
 8048eba:	f896 3485 	ldrb.w	r3, [r6, #1157]	; 0x485
                uint8_t delay = payload[macIndex++] & 0x0F;
 8048ebe:	f108 0802 	add.w	r8, r8, #2
    MacCtx.MacFlags.Bits.MlmeSchedUplinkInd = 1;
 8048ec2:	f043 0310 	orr.w	r3, r3, #16
                uint8_t delay = payload[macIndex++] & 0x0F;
 8048ec6:	fa5f f888 	uxtb.w	r8, r8
    MacCtx.MacFlags.Bits.MlmeSchedUplinkInd = 1;
 8048eca:	f886 3485 	strb.w	r3, [r6, #1157]	; 0x485
                uint8_t delay = payload[macIndex++] & 0x0F;
 8048ece:	4644      	mov	r4, r8
 8048ed0:	e6ca      	b.n	8048c68 <ProcessMacCommands.isra.1.constprop.7+0xb0>
 8048ed2:	bf00      	nop
 8048ed4:	2000d294 	.word	0x2000d294
                uint8_t eirpDwellTime = payload[macIndex++];
 8048ed8:	5d2b      	ldrb	r3, [r5, r4]
                txParamSetupReq.UplinkDwellTime = 0;
 8048eda:	2200      	movs	r2, #0
 8048edc:	f88d 201c 	strb.w	r2, [sp, #28]
                if( ( eirpDwellTime & 0x20 ) == 0x20 )
 8048ee0:	f013 0220 	ands.w	r2, r3, #32
                    txParamSetupReq.DownlinkDwellTime = 1;
 8048ee4:	bf18      	it	ne
 8048ee6:	2201      	movne	r2, #1
 8048ee8:	f88d 201d 	strb.w	r2, [sp, #29]
                if( ( eirpDwellTime & 0x10 ) == 0x10 )
 8048eec:	06da      	lsls	r2, r3, #27
                txParamSetupReq.MaxEirp = eirpDwellTime & 0x0F;
 8048eee:	f003 030f 	and.w	r3, r3, #15
                    txParamSetupReq.UplinkDwellTime = 1;
 8048ef2:	bf48      	it	mi
 8048ef4:	2201      	movmi	r2, #1
                txParamSetupReq.MaxEirp = eirpDwellTime & 0x0F;
 8048ef6:	f88d 301e 	strb.w	r3, [sp, #30]
                if( RegionTxParamSetupReq( MacCtx.NvmCtx->Region, &txParamSetupReq ) != -1 )
 8048efa:	f8d6 3488 	ldr.w	r3, [r6, #1160]	; 0x488
                    txParamSetupReq.UplinkDwellTime = 1;
 8048efe:	bf48      	it	mi
 8048f00:	f88d 201c 	strbmi.w	r2, [sp, #28]
                if( RegionTxParamSetupReq( MacCtx.NvmCtx->Region, &txParamSetupReq ) != -1 )
 8048f04:	a907      	add	r1, sp, #28
 8048f06:	7818      	ldrb	r0, [r3, #0]
 8048f08:	f003 f93d 	bl	804c186 <RegionTxParamSetupReq>
                uint8_t eirpDwellTime = payload[macIndex++];
 8048f0c:	f108 0802 	add.w	r8, r8, #2
                if( RegionTxParamSetupReq( MacCtx.NvmCtx->Region, &txParamSetupReq ) != -1 )
 8048f10:	3001      	adds	r0, #1
                uint8_t eirpDwellTime = payload[macIndex++];
 8048f12:	fa5f f888 	uxtb.w	r8, r8
                if( RegionTxParamSetupReq( MacCtx.NvmCtx->Region, &txParamSetupReq ) != -1 )
 8048f16:	d0da      	beq.n	8048ece <ProcessMacCommands.isra.1.constprop.7+0x316>
                    MacCtx.NvmCtx->MacParams.UplinkDwellTime = txParamSetupReq.UplinkDwellTime;
 8048f18:	f8d6 3488 	ldr.w	r3, [r6, #1160]	; 0x488
 8048f1c:	f89d 201c 	ldrb.w	r2, [sp, #28]
 8048f20:	f883 212c 	strb.w	r2, [r3, #300]	; 0x12c
                    MacCtx.NvmCtx->MacParams.DownlinkDwellTime = txParamSetupReq.DownlinkDwellTime;
 8048f24:	f89d 101d 	ldrb.w	r1, [sp, #29]
 8048f28:	f883 112d 	strb.w	r1, [r3, #301]	; 0x12d
                    MacCtx.NvmCtx->MacParams.MaxEirp = LoRaMacMaxEirpTable[txParamSetupReq.MaxEirp];
 8048f2c:	f89d 101e 	ldrb.w	r1, [sp, #30]
 8048f30:	487e      	ldr	r0, [pc, #504]	; (804912c <ProcessMacCommands.isra.1.constprop.7+0x574>)
 8048f32:	5c41      	ldrb	r1, [r0, r1]
 8048f34:	ee07 1a90 	vmov	s15, r1
 8048f38:	eef8 7a67 	vcvt.f32.u32	s15, s15
                    getPhy.Attribute = PHY_MIN_TX_DR;
 8048f3c:	2102      	movs	r1, #2
                    MacCtx.NvmCtx->MacParams.MaxEirp = LoRaMacMaxEirpTable[txParamSetupReq.MaxEirp];
 8048f3e:	edc3 7a4c 	vstr	s15, [r3, #304]	; 0x130
                    getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 8048f42:	f88d 2022 	strb.w	r2, [sp, #34]	; 0x22
                    getPhy.Attribute = PHY_MIN_TX_DR;
 8048f46:	f88d 1020 	strb.w	r1, [sp, #32]
                    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8048f4a:	7818      	ldrb	r0, [r3, #0]
 8048f4c:	a908      	add	r1, sp, #32
 8048f4e:	f003 f8a2 	bl	804c096 <RegionGetPhyParam>
                    MacCtx.NvmCtx->MacParams.ChannelsDatarate = MAX( MacCtx.NvmCtx->MacParams.ChannelsDatarate, ( int8_t )phyParam.Value );
 8048f52:	f8d6 3488 	ldr.w	r3, [r6, #1160]	; 0x488
                    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8048f56:	900c      	str	r0, [sp, #48]	; 0x30
                    MacCtx.NvmCtx->MacParams.ChannelsDatarate = MAX( MacCtx.NvmCtx->MacParams.ChannelsDatarate, ( int8_t )phyParam.Value );
 8048f58:	f993 20f9 	ldrsb.w	r2, [r3, #249]	; 0xf9
 8048f5c:	b240      	sxtb	r0, r0
 8048f5e:	4290      	cmp	r0, r2
 8048f60:	bfb8      	it	lt
 8048f62:	4610      	movlt	r0, r2
 8048f64:	f883 00f9 	strb.w	r0, [r3, #249]	; 0xf9
                    LoRaMacCommandsAddCmd( MOTE_MAC_TX_PARAM_SETUP_ANS, macCmdPayload, 0 );
 8048f68:	2200      	movs	r2, #0
 8048f6a:	a906      	add	r1, sp, #24
 8048f6c:	2009      	movs	r0, #9
 8048f6e:	e6f3      	b.n	8048d58 <ProcessMacCommands.isra.1.constprop.7+0x1a0>
                status = 0x03;
 8048f70:	2303      	movs	r3, #3
 8048f72:	f88d 3015 	strb.w	r3, [sp, #21]
                dlChannelReq.ChannelId = payload[macIndex++];
 8048f76:	5d2b      	ldrb	r3, [r5, r4]
 8048f78:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 8048f7c:	f108 0204 	add.w	r2, r8, #4
                dlChannelReq.Rx1Frequency = ( uint32_t ) payload[macIndex++];
 8048f80:	f108 0303 	add.w	r3, r8, #3
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 8048f84:	b2db      	uxtb	r3, r3
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8048f86:	b2d2      	uxtb	r2, r2
 8048f88:	f108 0405 	add.w	r4, r8, #5
                dlChannelReq.ChannelId = payload[macIndex++];
 8048f8c:	f108 0802 	add.w	r8, r8, #2
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 8048f90:	5ce9      	ldrb	r1, [r5, r3]
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8048f92:	5cab      	ldrb	r3, [r5, r2]
                dlChannelReq.Rx1Frequency = ( uint32_t ) payload[macIndex++];
 8048f94:	fa5f f888 	uxtb.w	r8, r8
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8048f98:	041b      	lsls	r3, r3, #16
                dlChannelReq.Rx1Frequency = ( uint32_t ) payload[macIndex++];
 8048f9a:	f815 2008 	ldrb.w	r2, [r5, r8]
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8048f9e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8048fa2:	4313      	orrs	r3, r2
                dlChannelReq.Rx1Frequency *= 100;
 8048fa4:	2264      	movs	r2, #100	; 0x64
 8048fa6:	4353      	muls	r3, r2
 8048fa8:	930d      	str	r3, [sp, #52]	; 0x34
                status = RegionDlChannelReq( MacCtx.NvmCtx->Region, &dlChannelReq );
 8048faa:	f8d6 3488 	ldr.w	r3, [r6, #1160]	; 0x488
 8048fae:	a90c      	add	r1, sp, #48	; 0x30
 8048fb0:	7818      	ldrb	r0, [r3, #0]
 8048fb2:	f003 f8ef 	bl	804c194 <RegionDlChannelReq>
                macCmdPayload[0] = status;
 8048fb6:	a910      	add	r1, sp, #64	; 0x40
                status = RegionDlChannelReq( MacCtx.NvmCtx->Region, &dlChannelReq );
 8048fb8:	f88d 0015 	strb.w	r0, [sp, #21]
                macCmdPayload[0] = status;
 8048fbc:	f801 0d28 	strb.w	r0, [r1, #-40]!
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8048fc0:	b2e4      	uxtb	r4, r4
                LoRaMacCommandsAddCmd( MOTE_MAC_DL_CHANNEL_ANS, macCmdPayload, 1 );
 8048fc2:	2201      	movs	r2, #1
 8048fc4:	200a      	movs	r0, #10
 8048fc6:	e710      	b.n	8048dea <ProcessMacCommands.isra.1.constprop.7+0x232>
                SysTime_t sysTime = { 0 };
 8048fc8:	2300      	movs	r3, #0
 8048fca:	f8ad 3026 	strh.w	r3, [sp, #38]	; 0x26
                gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 8;
 8048fce:	f108 0203 	add.w	r2, r8, #3
                gpsEpochTime.Seconds = ( uint32_t )payload[macIndex++];
 8048fd2:	f108 0302 	add.w	r3, r8, #2
                gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 8;
 8048fd6:	b2db      	uxtb	r3, r3
                gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 16;
 8048fd8:	b2d2      	uxtb	r2, r2
                gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 8;
 8048fda:	5ce9      	ldrb	r1, [r5, r3]
                gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 16;
 8048fdc:	5cab      	ldrb	r3, [r5, r2]
                gpsEpochTime.Seconds = ( uint32_t )payload[macIndex++];
 8048fde:	5d2a      	ldrb	r2, [r5, r4]
                gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 16;
 8048fe0:	041b      	lsls	r3, r3, #16
 8048fe2:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8048fe6:	4313      	orrs	r3, r2
 8048fe8:	f108 0204 	add.w	r2, r8, #4
                gpsEpochTime.SubSeconds = payload[macIndex++];
 8048fec:	f108 0406 	add.w	r4, r8, #6
                gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 24;
 8048ff0:	b2d2      	uxtb	r2, r2
 8048ff2:	f108 0805 	add.w	r8, r8, #5
                gpsEpochTime.SubSeconds = payload[macIndex++];
 8048ff6:	fa5f f888 	uxtb.w	r8, r8
                gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 24;
 8048ffa:	5caa      	ldrb	r2, [r5, r2]
                gpsEpochTime.SubSeconds = ( int16_t )( ( ( int32_t )gpsEpochTime.SubSeconds * 1000 ) >> 8 );
 8048ffc:	f815 1008 	ldrb.w	r1, [r5, r8]
                gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 24;
 8049000:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
                gpsEpochTime.SubSeconds = ( int16_t )( ( ( int32_t )gpsEpochTime.SubSeconds * 1000 ) >> 8 );
 8049004:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8049008:	434a      	muls	r2, r1
                sysTimeCurrent = SysTimeGet( );
 804900a:	f10d 0930 	add.w	r9, sp, #48	; 0x30
                gpsEpochTime.SubSeconds = ( int16_t )( ( ( int32_t )gpsEpochTime.SubSeconds * 1000 ) >> 8 );
 804900e:	1212      	asrs	r2, r2, #8
                sysTimeCurrent = SysTimeGet( );
 8049010:	4648      	mov	r0, r9
                gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 24;
 8049012:	9303      	str	r3, [sp, #12]
                gpsEpochTime.SubSeconds = ( int16_t )( ( ( int32_t )gpsEpochTime.SubSeconds * 1000 ) >> 8 );
 8049014:	f8ad 2024 	strh.w	r2, [sp, #36]	; 0x24
                sysTimeCurrent = SysTimeGet( );
 8049018:	f004 fd61 	bl	804dade <SysTimeGet>
                sysTime.Seconds += UNIX_GPS_EPOCH_OFFSET;
 804901c:	9b03      	ldr	r3, [sp, #12]
 804901e:	f103 5396 	add.w	r3, r3, #314572800	; 0x12c00000
 8049022:	f503 13a9 	add.w	r3, r3, #1384448	; 0x152000
 8049026:	f503 53ec 	add.w	r3, r3, #7552	; 0x1d80
                sysTime = SysTimeAdd( sysTimeCurrent, SysTimeSub( sysTime, MacCtx.LastTxSysTime ) );
 804902a:	9308      	str	r3, [sp, #32]
 804902c:	f8d6 3340 	ldr.w	r3, [r6, #832]	; 0x340
 8049030:	9300      	str	r3, [sp, #0]
 8049032:	f10d 0820 	add.w	r8, sp, #32
 8049036:	f8d6 333c 	ldr.w	r3, [r6, #828]	; 0x33c
 804903a:	e898 0006 	ldmia.w	r8, {r1, r2}
 804903e:	a80a      	add	r0, sp, #40	; 0x28
 8049040:	f004 fd10 	bl	804da64 <SysTimeSub>
 8049044:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8049046:	9300      	str	r3, [sp, #0]
 8049048:	e899 0006 	ldmia.w	r9, {r1, r2}
 804904c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 804904e:	4640      	mov	r0, r8
 8049050:	f004 fcec 	bl	804da2c <SysTimeAdd>
                SysTimeSet( sysTime );
 8049054:	e898 0003 	ldmia.w	r8, {r0, r1}
 8049058:	f004 fd20 	bl	804da9c <SysTimeSet>
                LoRaMacClassBDeviceTimeAns( );
 804905c:	f002 f8a3 	bl	804b1a6 <LoRaMacClassBDeviceTimeAns>
                MacCtx.McpsIndication.DeviceTimeAnsReceived = true;
 8049060:	2301      	movs	r3, #1
                gpsEpochTime.SubSeconds = payload[macIndex++];
 8049062:	b2e4      	uxtb	r4, r4
                MacCtx.McpsIndication.DeviceTimeAnsReceived = true;
 8049064:	f886 343c 	strb.w	r3, [r6, #1084]	; 0x43c
 8049068:	e5fe      	b.n	8048c68 <ProcessMacCommands.isra.1.constprop.7+0xb0>
                if( ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_PING_SLOT ) && ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT ) )
 804906a:	f896 3484 	ldrb.w	r3, [r6, #1156]	; 0x484
 804906e:	3b04      	subs	r3, #4
 8049070:	2b01      	cmp	r3, #1
 8049072:	f67f adf9 	bls.w	8048c68 <ProcessMacCommands.isra.1.constprop.7+0xb0>
                    LoRaMacClassBPingSlotInfoAns( );
 8049076:	f002 f892 	bl	804b19e <LoRaMacClassBPingSlotInfoAns>
 804907a:	e5f5      	b.n	8048c68 <ProcessMacCommands.isra.1.constprop.7+0xb0>
                frequency = ( uint32_t )payload[macIndex++];
 804907c:	f108 0202 	add.w	r2, r8, #2
                frequency |= ( uint32_t )payload[macIndex++] << 8;
 8049080:	b2d2      	uxtb	r2, r2
                frequency = ( uint32_t )payload[macIndex++];
 8049082:	5d29      	ldrb	r1, [r5, r4]
                frequency |= ( uint32_t )payload[macIndex++] << 8;
 8049084:	5ca8      	ldrb	r0, [r5, r2]
 8049086:	f108 0203 	add.w	r2, r8, #3
                frequency |= ( uint32_t )payload[macIndex++] << 16;
 804908a:	b2d2      	uxtb	r2, r2
                datarate = payload[macIndex++] & 0x0F;
 804908c:	f108 0405 	add.w	r4, r8, #5
                frequency |= ( uint32_t )payload[macIndex++] << 16;
 8049090:	5cab      	ldrb	r3, [r5, r2]
 8049092:	f108 0804 	add.w	r8, r8, #4
                datarate = payload[macIndex++] & 0x0F;
 8049096:	fa5f f888 	uxtb.w	r8, r8
                frequency |= ( uint32_t )payload[macIndex++] << 16;
 804909a:	041b      	lsls	r3, r3, #16
 804909c:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
                datarate = payload[macIndex++] & 0x0F;
 80490a0:	f815 0008 	ldrb.w	r0, [r5, r8]
                frequency |= ( uint32_t )payload[macIndex++] << 16;
 80490a4:	430b      	orrs	r3, r1
                status = LoRaMacClassBPingSlotChannelReq( datarate, frequency );
 80490a6:	2164      	movs	r1, #100	; 0x64
 80490a8:	4359      	muls	r1, r3
 80490aa:	f000 000f 	and.w	r0, r0, #15
 80490ae:	f002 f877 	bl	804b1a0 <LoRaMacClassBPingSlotChannelReq>
                macCmdPayload[0] = status;
 80490b2:	a910      	add	r1, sp, #64	; 0x40
                datarate = payload[macIndex++] & 0x0F;
 80490b4:	b2e4      	uxtb	r4, r4
                macCmdPayload[0] = status;
 80490b6:	f801 0d28 	strb.w	r0, [r1, #-40]!
                LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_FREQ_ANS, macCmdPayload, 1 );
 80490ba:	2201      	movs	r2, #1
 80490bc:	2011      	movs	r0, #17
 80490be:	e6ac      	b.n	8048e1a <ProcessMacCommands.isra.1.constprop.7+0x262>
                beaconTimingDelay = ( uint16_t )payload[macIndex++];
 80490c0:	f108 0302 	add.w	r3, r8, #2
                beaconTimingDelay |= ( uint16_t )payload[macIndex++] << 8;
 80490c4:	b2db      	uxtb	r3, r3
                LoRaMacClassBBeaconTimingAns( beaconTimingDelay, beaconTimingChannel, RxDoneParams.LastRxDone );
 80490c6:	4a1a      	ldr	r2, [pc, #104]	; (8049130 <ProcessMacCommands.isra.1.constprop.7+0x578>)
                beaconTimingDelay |= ( uint16_t )payload[macIndex++] << 8;
 80490c8:	5ce8      	ldrb	r0, [r5, r3]
 80490ca:	5d2b      	ldrb	r3, [r5, r4]
                LoRaMacClassBBeaconTimingAns( beaconTimingDelay, beaconTimingChannel, RxDoneParams.LastRxDone );
 80490cc:	6812      	ldr	r2, [r2, #0]
                beaconTimingChannel = payload[macIndex++];
 80490ce:	f108 0404 	add.w	r4, r8, #4
                beaconTimingDelay |= ( uint16_t )payload[macIndex++] << 8;
 80490d2:	f108 0803 	add.w	r8, r8, #3
                beaconTimingChannel = payload[macIndex++];
 80490d6:	fa5f f888 	uxtb.w	r8, r8
                LoRaMacClassBBeaconTimingAns( beaconTimingDelay, beaconTimingChannel, RxDoneParams.LastRxDone );
 80490da:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
 80490de:	f815 1008 	ldrb.w	r1, [r5, r8]
                beaconTimingChannel = payload[macIndex++];
 80490e2:	b2e4      	uxtb	r4, r4
                LoRaMacClassBBeaconTimingAns( beaconTimingDelay, beaconTimingChannel, RxDoneParams.LastRxDone );
 80490e4:	f002 f85e 	bl	804b1a4 <LoRaMacClassBBeaconTimingAns>
 80490e8:	e5be      	b.n	8048c68 <ProcessMacCommands.isra.1.constprop.7+0xb0>
                    frequency = ( uint32_t )payload[macIndex++];
 80490ea:	5d28      	ldrb	r0, [r5, r4]
 80490ec:	f108 0302 	add.w	r3, r8, #2
                    frequency |= ( uint32_t )payload[macIndex++] << 16;
 80490f0:	f108 0404 	add.w	r4, r8, #4
                    frequency |= ( uint32_t )payload[macIndex++] << 8;
 80490f4:	f108 0803 	add.w	r8, r8, #3
 80490f8:	b2db      	uxtb	r3, r3
                    frequency |= ( uint32_t )payload[macIndex++] << 16;
 80490fa:	fa5f f888 	uxtb.w	r8, r8
                    frequency |= ( uint32_t )payload[macIndex++] << 8;
 80490fe:	5cea      	ldrb	r2, [r5, r3]
                    frequency |= ( uint32_t )payload[macIndex++] << 16;
 8049100:	f815 3008 	ldrb.w	r3, [r5, r8]
 8049104:	041b      	lsls	r3, r3, #16
 8049106:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 804910a:	4303      	orrs	r3, r0
                    if( LoRaMacClassBBeaconFreqReq( frequency ) == true )
 804910c:	2064      	movs	r0, #100	; 0x64
 804910e:	4358      	muls	r0, r3
                    frequency |= ( uint32_t )payload[macIndex++] << 16;
 8049110:	b2e4      	uxtb	r4, r4
                    if( LoRaMacClassBBeaconFreqReq( frequency ) == true )
 8049112:	f002 f849 	bl	804b1a8 <LoRaMacClassBBeaconFreqReq>
 8049116:	b130      	cbz	r0, 8049126 <ProcessMacCommands.isra.1.constprop.7+0x56e>
                        macCmdPayload[0] = 1;
 8049118:	2301      	movs	r3, #1
 804911a:	f88d 3018 	strb.w	r3, [sp, #24]
                    LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_FREQ_ANS, macCmdPayload, 1 );
 804911e:	2201      	movs	r2, #1
 8049120:	a906      	add	r1, sp, #24
 8049122:	2013      	movs	r0, #19
 8049124:	e679      	b.n	8048e1a <ProcessMacCommands.isra.1.constprop.7+0x262>
                        macCmdPayload[0] = 0;
 8049126:	f88d 0018 	strb.w	r0, [sp, #24]
 804912a:	e7f8      	b.n	804911e <ProcessMacCommands.isra.1.constprop.7+0x566>
 804912c:	08051ca0 	.word	0x08051ca0
 8049130:	200108c8 	.word	0x200108c8

08049134 <LoRaMacIsBusy>:
    if( ( MacCtx.MacState == LORAMAC_IDLE ) &&
 8049134:	4b06      	ldr	r3, [pc, #24]	; (8049150 <LoRaMacIsBusy+0x1c>)
 8049136:	f8d3 2344 	ldr.w	r2, [r3, #836]	; 0x344
 804913a:	b932      	cbnz	r2, 804914a <LoRaMacIsBusy+0x16>
 804913c:	f893 0486 	ldrb.w	r0, [r3, #1158]	; 0x486
 8049140:	f110 30ff 	adds.w	r0, r0, #4294967295
 8049144:	bf18      	it	ne
 8049146:	2001      	movne	r0, #1
 8049148:	4770      	bx	lr
    return true;
 804914a:	2001      	movs	r0, #1
}
 804914c:	4770      	bx	lr
 804914e:	bf00      	nop
 8049150:	2000d294 	.word	0x2000d294

08049154 <PrepareFrame>:
{
 8049154:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8049158:	f8bd b030 	ldrh.w	fp, [sp, #48]	; 0x30
    MacCtx.PktBufferLen = 0;
 804915c:	4e58      	ldr	r6, [pc, #352]	; (80492c0 <PrepareFrame+0x16c>)
 804915e:	2500      	movs	r5, #0
        fBufferSize = 0;
 8049160:	42ab      	cmp	r3, r5
 8049162:	bf08      	it	eq
 8049164:	46ab      	moveq	fp, r5
 8049166:	469a      	mov	sl, r3
{
 8049168:	4680      	mov	r8, r0
    PRINTF("PREPARE FRAME\r\n");
 804916a:	4856      	ldr	r0, [pc, #344]	; (80492c4 <PrepareFrame+0x170>)
    MacCtx.PktBufferLen = 0;
 804916c:	80b5      	strh	r5, [r6, #4]
{
 804916e:	460f      	mov	r7, r1
 8049170:	4691      	mov	r9, r2
    MacCtx.NodeAckRequested = false;
 8049172:	f886 5418 	strb.w	r5, [r6, #1048]	; 0x418
    size_t macCmdsSize = 0;
 8049176:	e9cd 5500 	strd	r5, r5, [sp]
    PRINTF("PREPARE FRAME\r\n");
 804917a:	f004 fe0f 	bl	804dd9c <TraceSend>
    memcpy1( MacCtx.AppData, ( uint8_t* ) fBuffer, fBufferSize );
 804917e:	465a      	mov	r2, fp
 8049180:	4651      	mov	r1, sl
 8049182:	f506 709e 	add.w	r0, r6, #316	; 0x13c
 8049186:	f004 fe6e 	bl	804de66 <memcpy1>
    MacCtx.AppDataSize = fBufferSize;
 804918a:	fa5f f28b 	uxtb.w	r2, fp
 804918e:	f886 223b 	strb.w	r2, [r6, #571]	; 0x23b
    MacCtx.PktBuffer[0] = macHdr->Value;
 8049192:	f898 3000 	ldrb.w	r3, [r8]
 8049196:	71b3      	strb	r3, [r6, #6]
    switch( macHdr->Bits.MType )
 8049198:	f898 1000 	ldrb.w	r1, [r8]
 804919c:	0949      	lsrs	r1, r1, #5
 804919e:	2904      	cmp	r1, #4
 80491a0:	4634      	mov	r4, r6
 80491a2:	d037      	beq.n	8049214 <PrepareFrame+0xc0>
 80491a4:	2907      	cmp	r1, #7
 80491a6:	d079      	beq.n	804929c <PrepareFrame+0x148>
 80491a8:	2902      	cmp	r1, #2
 80491aa:	f040 8085 	bne.w	80492b8 <PrepareFrame+0x164>
            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_DATA;
 80491ae:	2304      	movs	r3, #4
            MacCtx.TxMsg.Message.Data.Buffer = MacCtx.PktBuffer;
 80491b0:	4d45      	ldr	r5, [pc, #276]	; (80492c8 <PrepareFrame+0x174>)
            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_DATA;
 80491b2:	f884 3108 	strb.w	r3, [r4, #264]	; 0x108
            MacCtx.TxMsg.Message.Data.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 80491b6:	23ff      	movs	r3, #255	; 0xff
            MacCtx.TxMsg.Message.Data.Buffer = MacCtx.PktBuffer;
 80491b8:	f8c4 510c 	str.w	r5, [r4, #268]	; 0x10c
            MacCtx.TxMsg.Message.Data.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 80491bc:	f884 3110 	strb.w	r3, [r4, #272]	; 0x110
            MacCtx.TxMsg.Message.Data.MHDR.Value = macHdr->Value;
 80491c0:	f898 3000 	ldrb.w	r3, [r8]
 80491c4:	f884 3111 	strb.w	r3, [r4, #273]	; 0x111
            MacCtx.TxMsg.Message.Data.FHDR.DevAddr = MacCtx.NvmCtx->DevAddr;
 80491c8:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
            MacCtx.TxMsg.Message.Data.FPort = fPort;
 80491cc:	f884 912c 	strb.w	r9, [r4, #300]	; 0x12c
            MacCtx.TxMsg.Message.Data.FHDR.DevAddr = MacCtx.NvmCtx->DevAddr;
 80491d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80491d2:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
            MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 80491d6:	783b      	ldrb	r3, [r7, #0]
 80491d8:	f884 3118 	strb.w	r3, [r4, #280]	; 0x118
            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 80491dc:	4668      	mov	r0, sp
            MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.AppData;
 80491de:	f505 739b 	add.w	r3, r5, #310	; 0x136
            MacCtx.TxMsg.Message.Data.FRMPayloadSize = MacCtx.AppDataSize;
 80491e2:	f884 2134 	strb.w	r2, [r4, #308]	; 0x134
            MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.AppData;
 80491e6:	f8c4 3130 	str.w	r3, [r4, #304]	; 0x130
            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 80491ea:	f002 fb8f 	bl	804b90c <LoRaMacCryptoGetFCntUp>
 80491ee:	2800      	cmp	r0, #0
 80491f0:	d164      	bne.n	80492bc <PrepareFrame+0x168>
            MacCtx.TxMsg.Message.Data.FHDR.FCnt = ( uint16_t )fCntUp;
 80491f2:	9b00      	ldr	r3, [sp, #0]
            MacCtx.McpsConfirm.NbRetries = 0;
 80491f4:	f884 0445 	strb.w	r0, [r4, #1093]	; 0x445
            MacCtx.McpsConfirm.AckReceived = false;
 80491f8:	f884 0444 	strb.w	r0, [r4, #1092]	; 0x444
            if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 80491fc:	a801      	add	r0, sp, #4
            MacCtx.TxMsg.Message.Data.FHDR.FCnt = ( uint16_t )fCntUp;
 80491fe:	f8a4 311a 	strh.w	r3, [r4, #282]	; 0x11a
            MacCtx.McpsConfirm.UpLinkCounter = fCntUp;
 8049202:	f8c4 344c 	str.w	r3, [r4, #1100]	; 0x44c
            if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 8049206:	f002 f8af 	bl	804b368 <LoRaMacCommandsGetSizeSerializedCmds>
 804920a:	b138      	cbz	r0, 804921c <PrepareFrame+0xc8>
                return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 804920c:	2013      	movs	r0, #19
}
 804920e:	b003      	add	sp, #12
 8049210:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            MacCtx.NodeAckRequested = true;
 8049214:	2301      	movs	r3, #1
 8049216:	f886 3418 	strb.w	r3, [r6, #1048]	; 0x418
 804921a:	e7c8      	b.n	80491ae <PrepareFrame+0x5a>
            if( macCmdsSize > 0 )
 804921c:	9b01      	ldr	r3, [sp, #4]
 804921e:	b90b      	cbnz	r3, 8049224 <PrepareFrame+0xd0>
    return LORAMAC_STATUS_OK;
 8049220:	2000      	movs	r0, #0
 8049222:	e7f4      	b.n	804920e <PrepareFrame+0xba>
                availableSize = GetMaxAppPayloadWithoutFOptsLength( MacCtx.NvmCtx->MacParams.ChannelsDatarate );
 8049224:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 8049228:	f993 00f9 	ldrsb.w	r0, [r3, #249]	; 0xf9
 804922c:	f7ff f9f6 	bl	804861c <GetMaxAppPayloadWithoutFOptsLength>
                if( ( MacCtx.AppDataSize > 0 ) && ( macCmdsSize <= LORA_MAC_COMMAND_MAX_FOPTS_LENGTH ) )
 8049230:	f894 323b 	ldrb.w	r3, [r4, #571]	; 0x23b
 8049234:	b1eb      	cbz	r3, 8049272 <PrepareFrame+0x11e>
 8049236:	9b01      	ldr	r3, [sp, #4]
 8049238:	2b0f      	cmp	r3, #15
 804923a:	d80f      	bhi.n	804925c <PrepareFrame+0x108>
                    if( LoRaMacCommandsSerializeCmds( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH, &macCmdsSize, MacCtx.TxMsg.Message.Data.FHDR.FOpts ) != LORAMAC_COMMANDS_SUCCESS )
 804923c:	f505 728b 	add.w	r2, r5, #278	; 0x116
 8049240:	a901      	add	r1, sp, #4
 8049242:	200f      	movs	r0, #15
 8049244:	f002 f89c 	bl	804b380 <LoRaMacCommandsSerializeCmds>
 8049248:	2800      	cmp	r0, #0
 804924a:	d1df      	bne.n	804920c <PrepareFrame+0xb8>
                    fCtrl->Bits.FOptsLen = macCmdsSize;
 804924c:	783b      	ldrb	r3, [r7, #0]
 804924e:	9a01      	ldr	r2, [sp, #4]
 8049250:	f362 0303 	bfi	r3, r2, #0, #4
 8049254:	703b      	strb	r3, [r7, #0]
                    MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 8049256:	f884 3118 	strb.w	r3, [r4, #280]	; 0x118
 804925a:	e7d8      	b.n	804920e <PrepareFrame+0xba>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.NvmCtx->MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 804925c:	f8d4 2488 	ldr.w	r2, [r4, #1160]	; 0x488
 8049260:	a901      	add	r1, sp, #4
 8049262:	f502 72a0 	add.w	r2, r2, #320	; 0x140
 8049266:	f002 f88b 	bl	804b380 <LoRaMacCommandsSerializeCmds>
 804926a:	2800      	cmp	r0, #0
 804926c:	d1ce      	bne.n	804920c <PrepareFrame+0xb8>
                    return LORAMAC_STATUS_SKIPPED_APP_DATA;
 804926e:	200a      	movs	r0, #10
 8049270:	e7cd      	b.n	804920e <PrepareFrame+0xba>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.NvmCtx->MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 8049272:	f8d4 2488 	ldr.w	r2, [r4, #1160]	; 0x488
 8049276:	a901      	add	r1, sp, #4
 8049278:	f502 72a0 	add.w	r2, r2, #320	; 0x140
 804927c:	f002 f880 	bl	804b380 <LoRaMacCommandsSerializeCmds>
 8049280:	2800      	cmp	r0, #0
 8049282:	d1c3      	bne.n	804920c <PrepareFrame+0xb8>
                    MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.NvmCtx->MacCommandsBuffer;
 8049284:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
                    MacCtx.TxMsg.Message.Data.FPort = 0;
 8049288:	f884 012c 	strb.w	r0, [r4, #300]	; 0x12c
                    MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.NvmCtx->MacCommandsBuffer;
 804928c:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 8049290:	f8c4 3130 	str.w	r3, [r4, #304]	; 0x130
                    MacCtx.TxMsg.Message.Data.FRMPayloadSize = macCmdsSize;
 8049294:	9b01      	ldr	r3, [sp, #4]
 8049296:	f884 3134 	strb.w	r3, [r4, #308]	; 0x134
 804929a:	e7b8      	b.n	804920e <PrepareFrame+0xba>
            if( ( fBuffer != NULL ) && ( MacCtx.AppDataSize > 0 ) )
 804929c:	f1ba 0f00 	cmp.w	sl, #0
 80492a0:	d0be      	beq.n	8049220 <PrepareFrame+0xcc>
 80492a2:	2a00      	cmp	r2, #0
 80492a4:	d0bc      	beq.n	8049220 <PrepareFrame+0xcc>
                memcpy1( MacCtx.PktBuffer + LORAMAC_MHDR_FIELD_SIZE, ( uint8_t* ) fBuffer, MacCtx.AppDataSize );
 80492a6:	4651      	mov	r1, sl
 80492a8:	1df0      	adds	r0, r6, #7
 80492aa:	f004 fddc 	bl	804de66 <memcpy1>
                MacCtx.PktBufferLen = LORAMAC_MHDR_FIELD_SIZE + MacCtx.AppDataSize;
 80492ae:	f896 323b 	ldrb.w	r3, [r6, #571]	; 0x23b
 80492b2:	3301      	adds	r3, #1
 80492b4:	80b3      	strh	r3, [r6, #4]
 80492b6:	e7b3      	b.n	8049220 <PrepareFrame+0xcc>
            return LORAMAC_STATUS_SERVICE_UNKNOWN;
 80492b8:	2002      	movs	r0, #2
 80492ba:	e7a8      	b.n	804920e <PrepareFrame+0xba>
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 80492bc:	2012      	movs	r0, #18
 80492be:	e7a6      	b.n	804920e <PrepareFrame+0xba>
 80492c0:	2000d294 	.word	0x2000d294
 80492c4:	08051f2b 	.word	0x08051f2b
 80492c8:	2000d29a 	.word	0x2000d29a

080492cc <SendFrameOnChannel>:
{
 80492cc:	b530      	push	{r4, r5, lr}
    txConfig.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 80492ce:	4c38      	ldr	r4, [pc, #224]	; (80493b0 <SendFrameOnChannel+0xe4>)
{
 80492d0:	b087      	sub	sp, #28
    txConfig.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 80492d2:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    txConfig.Channel = channel;
 80492d6:	f88d 0008 	strb.w	r0, [sp, #8]
    int8_t txPower = 0;
 80492da:	2200      	movs	r2, #0
    txConfig.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 80492dc:	f893 10f9 	ldrb.w	r1, [r3, #249]	; 0xf9
    int8_t txPower = 0;
 80492e0:	f88d 2007 	strb.w	r2, [sp, #7]
    txConfig.TxPower = TX_POWER_0/*MacCtx.NvmCtx->MacParams.ChannelsTxPower*/;
 80492e4:	f88d 200a 	strb.w	r2, [sp, #10]
    txConfig.MaxEirp = MacCtx.NvmCtx->MacParams.MaxEirp;
 80492e8:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
    txConfig.AntennaGain = MacCtx.NvmCtx->MacParams.AntennaGain;
 80492ec:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
 80492f0:	9304      	str	r3, [sp, #16]
    txConfig.PktLen = MacCtx.PktBufferLen;
 80492f2:	88a3      	ldrh	r3, [r4, #4]
    txConfig.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 80492f4:	f88d 1009 	strb.w	r1, [sp, #9]
{
 80492f8:	4605      	mov	r5, r0
    txConfig.MaxEirp = MacCtx.NvmCtx->MacParams.MaxEirp;
 80492fa:	9203      	str	r2, [sp, #12]
    txConfig.PktLen = MacCtx.PktBufferLen;
 80492fc:	f8ad 3014 	strh.w	r3, [sp, #20]
    if( LoRaMacClassBIsBeaconExpected( ) == true )
 8049300:	f001 ff3c 	bl	804b17c <LoRaMacClassBIsBeaconExpected>
 8049304:	2800      	cmp	r0, #0
 8049306:	d151      	bne.n	80493ac <SendFrameOnChannel+0xe0>
    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 8049308:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 804930c:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 8049310:	2b01      	cmp	r3, #1
 8049312:	d10b      	bne.n	804932c <SendFrameOnChannel+0x60>
        if( LoRaMacClassBIsPingExpected( ) == true )
 8049314:	f001 ff34 	bl	804b180 <LoRaMacClassBIsPingExpected>
 8049318:	b110      	cbz	r0, 8049320 <SendFrameOnChannel+0x54>
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 804931a:	200f      	movs	r0, #15
}
 804931c:	b007      	add	sp, #28
 804931e:	bd30      	pop	{r4, r5, pc}
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 8049320:	f001 ff30 	bl	804b184 <LoRaMacClassBIsMulticastExpected>
 8049324:	2800      	cmp	r0, #0
 8049326:	d1f8      	bne.n	804931a <SendFrameOnChannel+0x4e>
            LoRaMacClassBStopRxSlots( );
 8049328:	f001 ff42 	bl	804b1b0 <LoRaMacClassBStopRxSlots>
    RegionTxConfig( MacCtx.NvmCtx->Region, &txConfig, &txPower, &MacCtx.TxTimeOnAir );
 804932c:	f8d4 0488 	ldr.w	r0, [r4, #1160]	; 0x488
 8049330:	4b20      	ldr	r3, [pc, #128]	; (80493b4 <SendFrameOnChannel+0xe8>)
 8049332:	7800      	ldrb	r0, [r0, #0]
 8049334:	f10d 0207 	add.w	r2, sp, #7
 8049338:	a902      	add	r1, sp, #8
 804933a:	f002 fef7 	bl	804c12c <RegionTxConfig>
    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 804933e:	2301      	movs	r3, #1
 8049340:	f884 3441 	strb.w	r3, [r4, #1089]	; 0x441
    MacCtx.McpsConfirm.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8049344:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 8049348:	f893 30f9 	ldrb.w	r3, [r3, #249]	; 0xf9
 804934c:	f884 3442 	strb.w	r3, [r4, #1090]	; 0x442
    MacCtx.McpsConfirm.TxPower = txPower;
 8049350:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8049354:	f884 3443 	strb.w	r3, [r4, #1091]	; 0x443
    MacCtx.McpsConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 8049358:	f8d4 341c 	ldr.w	r3, [r4, #1052]	; 0x41c
    MacCtx.McpsConfirm.Channel = channel;
 804935c:	f8c4 5450 	str.w	r5, [r4, #1104]	; 0x450
    MacCtx.McpsConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 8049360:	f8c4 3448 	str.w	r3, [r4, #1096]	; 0x448
    MacCtx.MlmeConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 8049364:	f8c4 3458 	str.w	r3, [r4, #1112]	; 0x458
    if( LoRaMacClassBIsBeaconModeActive( ) == true )
 8049368:	f001 ff0e 	bl	804b188 <LoRaMacClassBIsBeaconModeActive>
 804936c:	b9b0      	cbnz	r0, 804939c <SendFrameOnChannel+0xd0>
    LoRaMacClassBHaltBeaconing( );
 804936e:	f001 ff0e 	bl	804b18e <LoRaMacClassBHaltBeaconing>
    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 8049372:	f8d4 3344 	ldr.w	r3, [r4, #836]	; 0x344
 8049376:	f043 0302 	orr.w	r3, r3, #2
 804937a:	f8c4 3344 	str.w	r3, [r4, #836]	; 0x344
    if( MacCtx.NodeAckRequested == false )
 804937e:	f894 3418 	ldrb.w	r3, [r4, #1048]	; 0x418
 8049382:	b923      	cbnz	r3, 804938e <SendFrameOnChannel+0xc2>
        MacCtx.ChannelsNbTransCounter++;
 8049384:	f894 3414 	ldrb.w	r3, [r4, #1044]	; 0x414
 8049388:	3301      	adds	r3, #1
 804938a:	f884 3414 	strb.w	r3, [r4, #1044]	; 0x414
    Radio.Send( MacCtx.PktBuffer, MacCtx.PktBufferLen );
 804938e:	4b0a      	ldr	r3, [pc, #40]	; (80493b8 <SendFrameOnChannel+0xec>)
 8049390:	480a      	ldr	r0, [pc, #40]	; (80493bc <SendFrameOnChannel+0xf0>)
 8049392:	7921      	ldrb	r1, [r4, #4]
 8049394:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8049396:	4798      	blx	r3
    return LORAMAC_STATUS_OK;
 8049398:	2000      	movs	r0, #0
 804939a:	e7bf      	b.n	804931c <SendFrameOnChannel+0x50>
        TimerTime_t collisionTime = LoRaMacClassBIsUplinkCollision( MacCtx.TxTimeOnAir );
 804939c:	f8d4 041c 	ldr.w	r0, [r4, #1052]	; 0x41c
 80493a0:	f001 ff04 	bl	804b1ac <LoRaMacClassBIsUplinkCollision>
        if( collisionTime > 0 )
 80493a4:	2800      	cmp	r0, #0
 80493a6:	d0e2      	beq.n	804936e <SendFrameOnChannel+0xa2>
            return LORAMAC_STATUS_BUSY_UPLINK_COLLISION;
 80493a8:	2010      	movs	r0, #16
 80493aa:	e7b7      	b.n	804931c <SendFrameOnChannel+0x50>
        return LORAMAC_STATUS_BUSY_BEACON_RESERVED_TIME;
 80493ac:	200e      	movs	r0, #14
 80493ae:	e7b5      	b.n	804931c <SendFrameOnChannel+0x50>
 80493b0:	2000d294 	.word	0x2000d294
 80493b4:	2000d6b0 	.word	0x2000d6b0
 80493b8:	080518f8 	.word	0x080518f8
 80493bc:	2000d29a 	.word	0x2000d29a

080493c0 <ScheduleTx>:
{
 80493c0:	b570      	push	{r4, r5, r6, lr}
    CalculateBackOff( MacCtx.NvmCtx->LastTxChannel );
 80493c2:	4c80      	ldr	r4, [pc, #512]	; (80495c4 <ScheduleTx+0x204>)
    TimerTime_t dutyCycleTimeOff = 0;
 80493c4:	2300      	movs	r3, #0
{
 80493c6:	b088      	sub	sp, #32
 80493c8:	4605      	mov	r5, r0
    PRINTF("ScheduleTx\r\n");
 80493ca:	487f      	ldr	r0, [pc, #508]	; (80495c8 <ScheduleTx+0x208>)
    size_t macCmdsSize = 0;
 80493cc:	e9cd 3302 	strd	r3, r3, [sp, #8]
    PRINTF("ScheduleTx\r\n");
 80493d0:	f004 fce4 	bl	804dd9c <TraceSend>
    CalculateBackOff( MacCtx.NvmCtx->LastTxChannel );
 80493d4:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 80493d8:	f893 21d4 	ldrb.w	r2, [r3, #468]	; 0x1d4
    CalculateBackOff( MacCtx.NvmCtx->LastTxChannel );
 80493dc:	f893 113e 	ldrb.w	r1, [r3, #318]	; 0x13e
    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 80493e0:	2a00      	cmp	r2, #0
 80493e2:	d15c      	bne.n	804949e <ScheduleTx+0xde>
        calcBackOff.Joined = true;
 80493e4:	f88d 2014 	strb.w	r2, [sp, #20]
    calcBackOff.DutyCycleEnabled = MacCtx.NvmCtx->DutyCycleOn;
 80493e8:	f893 213d 	ldrb.w	r2, [r3, #317]	; 0x13d
    calcBackOff.Channel = channel;
 80493ec:	f88d 1017 	strb.w	r1, [sp, #23]
    calcBackOff.ElapsedTime = TimerGetElapsedTime( MacCtx.NvmCtx->InitializationTime );
 80493f0:	f8d3 01cc 	ldr.w	r0, [r3, #460]	; 0x1cc
    calcBackOff.DutyCycleEnabled = MacCtx.NvmCtx->DutyCycleOn;
 80493f4:	f88d 2016 	strb.w	r2, [sp, #22]
    calcBackOff.ElapsedTime = TimerGetElapsedTime( MacCtx.NvmCtx->InitializationTime );
 80493f8:	f004 fc86 	bl	804dd08 <TimerGetElapsedTime>
    calcBackOff.TxTimeOnAir = MacCtx.TxTimeOnAir;
 80493fc:	f8d4 341c 	ldr.w	r3, [r4, #1052]	; 0x41c
 8049400:	9307      	str	r3, [sp, #28]
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) && ( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true ) )
 8049402:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
    calcBackOff.ElapsedTime = TimerGetElapsedTime( MacCtx.NvmCtx->InitializationTime );
 8049406:	9006      	str	r0, [sp, #24]
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) && ( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true ) )
 8049408:	075b      	lsls	r3, r3, #29
    calcBackOff.LastTxIsJoinRequest = false;
 804940a:	f04f 0000 	mov.w	r0, #0
 804940e:	f88d 0015 	strb.w	r0, [sp, #21]
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) && ( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true ) )
 8049412:	d505      	bpl.n	8049420 <ScheduleTx+0x60>
 8049414:	f002 f88e 	bl	804b534 <LoRaMacConfirmQueueIsCmdActive>
 8049418:	b110      	cbz	r0, 8049420 <ScheduleTx+0x60>
        calcBackOff.LastTxIsJoinRequest = true;
 804941a:	2301      	movs	r3, #1
 804941c:	f88d 3015 	strb.w	r3, [sp, #21]
    RegionCalcBackOff( MacCtx.NvmCtx->Region, &calcBackOff );
 8049420:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 8049424:	a905      	add	r1, sp, #20
 8049426:	7818      	ldrb	r0, [r3, #0]
 8049428:	f002 fec4 	bl	804c1b4 <RegionCalcBackOff>
    MacCtx.NvmCtx->AggregatedTimeOff = ( MacCtx.TxTimeOnAir * MacCtx.NvmCtx->AggregatedDCycle - MacCtx.TxTimeOnAir );
 804942c:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 8049430:	f8b3 21c2 	ldrh.w	r2, [r3, #450]	; 0x1c2
 8049434:	1e51      	subs	r1, r2, #1
 8049436:	f8d4 241c 	ldr.w	r2, [r4, #1052]	; 0x41c
 804943a:	434a      	muls	r2, r1
 804943c:	f8c3 21c8 	str.w	r2, [r3, #456]	; 0x1c8
    nextChan.AggrTimeOff = MacCtx.NvmCtx->AggregatedTimeOff;
 8049440:	9205      	str	r2, [sp, #20]
    nextChan.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8049442:	f893 20f9 	ldrb.w	r2, [r3, #249]	; 0xf9
 8049446:	f88d 201c 	strb.w	r2, [sp, #28]
    nextChan.DutyCycleEnabled = MacCtx.NvmCtx->DutyCycleOn;
 804944a:	f893 213d 	ldrb.w	r2, [r3, #317]	; 0x13d
 804944e:	f88d 201e 	strb.w	r2, [sp, #30]
    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 8049452:	f893 21d4 	ldrb.w	r2, [r3, #468]	; 0x1d4
 8049456:	bb22      	cbnz	r2, 80494a2 <ScheduleTx+0xe2>
    status = RegionNextChannel( MacCtx.NvmCtx->Region, &nextChan, &MacCtx.Channel, &dutyCycleTimeOff, &MacCtx.NvmCtx->AggregatedTimeOff );
 8049458:	7818      	ldrb	r0, [r3, #0]
        nextChan.Joined = true;
 804945a:	f88d 201d 	strb.w	r2, [sp, #29]
    status = RegionNextChannel( MacCtx.NvmCtx->Region, &nextChan, &MacCtx.Channel, &dutyCycleTimeOff, &MacCtx.NvmCtx->AggregatedTimeOff );
 804945e:	f503 73e4 	add.w	r3, r3, #456	; 0x1c8
    nextChan.LastAggrTx = MacCtx.NvmCtx->LastTxDoneTime;
 8049462:	f853 2c04 	ldr.w	r2, [r3, #-4]
 8049466:	9206      	str	r2, [sp, #24]
    status = RegionNextChannel( MacCtx.NvmCtx->Region, &nextChan, &MacCtx.Channel, &dutyCycleTimeOff, &MacCtx.NvmCtx->AggregatedTimeOff );
 8049468:	9300      	str	r3, [sp, #0]
 804946a:	4a58      	ldr	r2, [pc, #352]	; (80495cc <ScheduleTx+0x20c>)
 804946c:	ab02      	add	r3, sp, #8
 804946e:	a905      	add	r1, sp, #20
 8049470:	f002 fea6 	bl	804c1c0 <RegionNextChannel>
    if( status != LORAMAC_STATUS_OK )
 8049474:	b1b8      	cbz	r0, 80494a6 <ScheduleTx+0xe6>
        if( ( status == LORAMAC_STATUS_DUTYCYCLE_RESTRICTED ) &&
 8049476:	280b      	cmp	r0, #11
 8049478:	d10f      	bne.n	804949a <ScheduleTx+0xda>
 804947a:	b175      	cbz	r5, 804949a <ScheduleTx+0xda>
            if( dutyCycleTimeOff != 0 )
 804947c:	9902      	ldr	r1, [sp, #8]
 804947e:	b159      	cbz	r1, 8049498 <ScheduleTx+0xd8>
                MacCtx.MacState |= LORAMAC_TX_DELAYED;
 8049480:	f8d4 3344 	ldr.w	r3, [r4, #836]	; 0x344
                TimerSetValue( &MacCtx.TxDelayedTimer, dutyCycleTimeOff );
 8049484:	4852      	ldr	r0, [pc, #328]	; (80495d0 <ScheduleTx+0x210>)
                MacCtx.MacState |= LORAMAC_TX_DELAYED;
 8049486:	f043 0320 	orr.w	r3, r3, #32
 804948a:	f8c4 3344 	str.w	r3, [r4, #836]	; 0x344
                TimerSetValue( &MacCtx.TxDelayedTimer, dutyCycleTimeOff );
 804948e:	f004 fc23 	bl	804dcd8 <TimerSetValue>
                TimerStart( &MacCtx.TxDelayedTimer );
 8049492:	484f      	ldr	r0, [pc, #316]	; (80495d0 <ScheduleTx+0x210>)
 8049494:	f004 fb86 	bl	804dba4 <TimerStart>
            return LORAMAC_STATUS_OK;
 8049498:	2000      	movs	r0, #0
}
 804949a:	b008      	add	sp, #32
 804949c:	bd70      	pop	{r4, r5, r6, pc}
        calcBackOff.Joined = true;
 804949e:	2201      	movs	r2, #1
 80494a0:	e7a0      	b.n	80493e4 <ScheduleTx+0x24>
        nextChan.Joined = true;
 80494a2:	2201      	movs	r2, #1
 80494a4:	e7d8      	b.n	8049458 <ScheduleTx+0x98>
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 80494a6:	f8d4 1488 	ldr.w	r1, [r4, #1160]	; 0x488
 80494aa:	4d4a      	ldr	r5, [pc, #296]	; (80495d4 <ScheduleTx+0x214>)
 80494ac:	780e      	ldrb	r6, [r1, #0]
                                     RegionApplyDrOffset( MacCtx.NvmCtx->Region, MacCtx.NvmCtx->MacParams.DownlinkDwellTime, MacCtx.NvmCtx->MacParams.ChannelsDatarate, MacCtx.NvmCtx->MacParams.Rx1DrOffset ),
 80494ae:	f991 3119 	ldrsb.w	r3, [r1, #281]	; 0x119
 80494b2:	f991 20f9 	ldrsb.w	r2, [r1, #249]	; 0xf9
 80494b6:	f891 112d 	ldrb.w	r1, [r1, #301]	; 0x12d
 80494ba:	4630      	mov	r0, r6
 80494bc:	f002 fe96 	bl	804c1ec <RegionApplyDrOffset>
                                     MacCtx.NvmCtx->MacParams.MinRxSymbols,
 80494c0:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 80494c4:	f893 2100 	ldrb.w	r2, [r3, #256]	; 0x100
 80494c8:	9500      	str	r5, [sp, #0]
 80494ca:	b241      	sxtb	r1, r0
 80494cc:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 80494d0:	4630      	mov	r0, r6
 80494d2:	f002 fe13 	bl	804c0fc <RegionComputeRxWindowParameters>
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 80494d6:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 80494da:	3514      	adds	r5, #20
 80494dc:	f893 2100 	ldrb.w	r2, [r3, #256]	; 0x100
 80494e0:	f993 1120 	ldrsb.w	r1, [r3, #288]	; 0x120
 80494e4:	7818      	ldrb	r0, [r3, #0]
 80494e6:	9500      	str	r5, [sp, #0]
 80494e8:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 80494ec:	f002 fe06 	bl	804c0fc <RegionComputeRxWindowParameters>
    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 80494f0:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 80494f4:	f893 21d4 	ldrb.w	r2, [r3, #468]	; 0x1d4
 80494f8:	b9e2      	cbnz	r2, 8049534 <ScheduleTx+0x174>
        MacCtx.RxWindow1Delay = MacCtx.NvmCtx->MacParams.JoinAcceptDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 80494fa:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
 80494fe:	f8d4 13c8 	ldr.w	r1, [r4, #968]	; 0x3c8
        MacCtx.RxWindow2Delay = MacCtx.NvmCtx->MacParams.JoinAcceptDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 8049502:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
        MacCtx.RxWindow1Delay = MacCtx.NvmCtx->MacParams.JoinAcceptDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 8049506:	440a      	add	r2, r1
 8049508:	f8c4 23b4 	str.w	r2, [r4, #948]	; 0x3b4
        MacCtx.RxWindow2Delay = MacCtx.NvmCtx->MacParams.ReceiveDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 804950c:	f8d4 23dc 	ldr.w	r2, [r4, #988]	; 0x3dc
    LoRaMacStatus_t retval = SecureFrame( MacCtx.NvmCtx->MacParams.ChannelsDatarate, MacCtx.Channel );
 8049510:	f894 6419 	ldrb.w	r6, [r4, #1049]	; 0x419
        MacCtx.RxWindow2Delay = MacCtx.NvmCtx->MacParams.ReceiveDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 8049514:	4413      	add	r3, r2
 8049516:	f8c4 33b8 	str.w	r3, [r4, #952]	; 0x3b8
    LoRaMacStatus_t retval = SecureFrame( MacCtx.NvmCtx->MacParams.ChannelsDatarate, MacCtx.Channel );
 804951a:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 804951e:	f993 50f9 	ldrsb.w	r5, [r3, #249]	; 0xf9
    uint32_t fCntUp = 0;
 8049522:	2300      	movs	r3, #0
 8049524:	9304      	str	r3, [sp, #16]
    switch( MacCtx.TxMsg.Type )
 8049526:	f894 3108 	ldrb.w	r3, [r4, #264]	; 0x108
 804952a:	b313      	cbz	r3, 8049572 <ScheduleTx+0x1b2>
 804952c:	2b04      	cmp	r3, #4
 804952e:	d02b      	beq.n	8049588 <ScheduleTx+0x1c8>
            return LORAMAC_STATUS_PARAMETER_INVALID;
 8049530:	2003      	movs	r0, #3
 8049532:	e7b2      	b.n	804949a <ScheduleTx+0xda>
        if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 8049534:	a803      	add	r0, sp, #12
 8049536:	f001 ff17 	bl	804b368 <LoRaMacCommandsGetSizeSerializedCmds>
 804953a:	2800      	cmp	r0, #0
 804953c:	d13d      	bne.n	80495ba <ScheduleTx+0x1fa>
        if( ValidatePayloadLength( MacCtx.AppDataSize, MacCtx.NvmCtx->MacParams.ChannelsDatarate, macCmdsSize ) == false )
 804953e:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 8049542:	f894 523b 	ldrb.w	r5, [r4, #571]	; 0x23b
    maxN = GetMaxAppPayloadWithoutFOptsLength( datarate );
 8049546:	f993 00f9 	ldrsb.w	r0, [r3, #249]	; 0xf9
        if( ValidatePayloadLength( MacCtx.AppDataSize, MacCtx.NvmCtx->MacParams.ChannelsDatarate, macCmdsSize ) == false )
 804954a:	f89d 600c 	ldrb.w	r6, [sp, #12]
    maxN = GetMaxAppPayloadWithoutFOptsLength( datarate );
 804954e:	f7ff f865 	bl	804861c <GetMaxAppPayloadWithoutFOptsLength>
    if( ( payloadSize <= maxN ) && ( payloadSize <= LORAMAC_PHY_MAXPAYLOAD ) )
 8049552:	4435      	add	r5, r6
 8049554:	b280      	uxth	r0, r0
 8049556:	42a8      	cmp	r0, r5
 8049558:	d331      	bcc.n	80495be <ScheduleTx+0x1fe>
        MacCtx.RxWindow1Delay = MacCtx.NvmCtx->MacParams.ReceiveDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 804955a:	f8d4 2488 	ldr.w	r2, [r4, #1160]	; 0x488
 804955e:	f8d4 13c8 	ldr.w	r1, [r4, #968]	; 0x3c8
 8049562:	f8d2 3108 	ldr.w	r3, [r2, #264]	; 0x108
 8049566:	440b      	add	r3, r1
 8049568:	f8c4 33b4 	str.w	r3, [r4, #948]	; 0x3b4
        MacCtx.RxWindow2Delay = MacCtx.NvmCtx->MacParams.ReceiveDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 804956c:	f8d2 310c 	ldr.w	r3, [r2, #268]	; 0x10c
 8049570:	e7cc      	b.n	804950c <ScheduleTx+0x14c>
            macCryptoStatus = LoRaMacCryptoPrepareJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 8049572:	4819      	ldr	r0, [pc, #100]	; (80495d8 <ScheduleTx+0x218>)
 8049574:	f002 fa22 	bl	804b9bc <LoRaMacCryptoPrepareJoinRequest>
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 8049578:	b9d8      	cbnz	r0, 80495b2 <ScheduleTx+0x1f2>
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 804957a:	f894 3110 	ldrb.w	r3, [r4, #272]	; 0x110
 804957e:	80a3      	strh	r3, [r4, #4]
    return SendFrameOnChannel( 0/*MacCtx.Channel  JP*/);
 8049580:	2000      	movs	r0, #0
 8049582:	f7ff fea3 	bl	80492cc <SendFrameOnChannel>
 8049586:	e788      	b.n	804949a <ScheduleTx+0xda>
            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 8049588:	a804      	add	r0, sp, #16
 804958a:	f002 f9bf 	bl	804b90c <LoRaMacCryptoGetFCntUp>
 804958e:	b990      	cbnz	r0, 80495b6 <ScheduleTx+0x1f6>
            if( ( MacCtx.ChannelsNbTransCounter >= 1 ) || ( MacCtx.AckTimeoutRetriesCounter > 1 ) )
 8049590:	f894 3414 	ldrb.w	r3, [r4, #1044]	; 0x414
 8049594:	b91b      	cbnz	r3, 804959e <ScheduleTx+0x1de>
 8049596:	f894 3416 	ldrb.w	r3, [r4, #1046]	; 0x416
 804959a:	2b01      	cmp	r3, #1
 804959c:	d902      	bls.n	80495a4 <ScheduleTx+0x1e4>
                fCntUp -= 1;
 804959e:	9b04      	ldr	r3, [sp, #16]
 80495a0:	3b01      	subs	r3, #1
 80495a2:	9304      	str	r3, [sp, #16]
            macCryptoStatus = LoRaMacCryptoSecureMessage( fCntUp, txDr, txCh, &MacCtx.TxMsg.Message.Data );
 80495a4:	4b0c      	ldr	r3, [pc, #48]	; (80495d8 <ScheduleTx+0x218>)
 80495a6:	9804      	ldr	r0, [sp, #16]
 80495a8:	4632      	mov	r2, r6
 80495aa:	b2e9      	uxtb	r1, r5
 80495ac:	f002 fa36 	bl	804ba1c <LoRaMacCryptoSecureMessage>
 80495b0:	e7e2      	b.n	8049578 <ScheduleTx+0x1b8>
                return LORAMAC_STATUS_CRYPTO_ERROR;
 80495b2:	2011      	movs	r0, #17
 80495b4:	e771      	b.n	804949a <ScheduleTx+0xda>
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 80495b6:	2012      	movs	r0, #18
 80495b8:	e76f      	b.n	804949a <ScheduleTx+0xda>
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80495ba:	2013      	movs	r0, #19
 80495bc:	e76d      	b.n	804949a <ScheduleTx+0xda>
            return LORAMAC_STATUS_LENGTH_ERROR;
 80495be:	2008      	movs	r0, #8
 80495c0:	e76b      	b.n	804949a <ScheduleTx+0xda>
 80495c2:	bf00      	nop
 80495c4:	2000d294 	.word	0x2000d294
 80495c8:	08051f3b 	.word	0x08051f3b
 80495cc:	2000d6ad 	.word	0x2000d6ad
 80495d0:	2000d600 	.word	0x2000d600
 80495d4:	2000d650 	.word	0x2000d650
 80495d8:	2000d3a0 	.word	0x2000d3a0

080495dc <OnTxDelayedTimerEvent>:
{
 80495dc:	b510      	push	{r4, lr}
    TimerStop( &MacCtx.TxDelayedTimer );
 80495de:	4c12      	ldr	r4, [pc, #72]	; (8049628 <OnTxDelayedTimerEvent+0x4c>)
 80495e0:	f504 705b 	add.w	r0, r4, #876	; 0x36c
 80495e4:	f004 fb50 	bl	804dc88 <TimerStop>
    MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 80495e8:	f8d4 3344 	ldr.w	r3, [r4, #836]	; 0x344
    switch( ScheduleTx( true ) )
 80495ec:	2001      	movs	r0, #1
    MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 80495ee:	f023 0320 	bic.w	r3, r3, #32
 80495f2:	f8c4 3344 	str.w	r3, [r4, #836]	; 0x344
    switch( ScheduleTx( true ) )
 80495f6:	f7ff fee3 	bl	80493c0 <ScheduleTx>
 80495fa:	b1a0      	cbz	r0, 8049626 <OnTxDelayedTimerEvent+0x4a>
 80495fc:	280b      	cmp	r0, #11
 80495fe:	d012      	beq.n	8049626 <OnTxDelayedTimerEvent+0x4a>
            MacCtx.McpsConfirm.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8049600:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 8049604:	f893 30f9 	ldrb.w	r3, [r3, #249]	; 0xf9
 8049608:	f884 3442 	strb.w	r3, [r4, #1090]	; 0x442
            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR;
 804960c:	2009      	movs	r0, #9
            MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
 804960e:	f894 3416 	ldrb.w	r3, [r4, #1046]	; 0x416
 8049612:	f884 3445 	strb.w	r3, [r4, #1093]	; 0x445
            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR;
 8049616:	f884 0441 	strb.w	r0, [r4, #1089]	; 0x441
            LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR );
 804961a:	f001 ff73 	bl	804b504 <LoRaMacConfirmQueueSetStatusCmn>
}
 804961e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
            StopRetransmission( );
 8049622:	f7fe bfb7 	b.w	8048594 <StopRetransmission>
}
 8049626:	bd10      	pop	{r4, pc}
 8049628:	2000d294 	.word	0x2000d294

0804962c <Send>:
{
 804962c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    int8_t datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8049630:	4d47      	ldr	r5, [pc, #284]	; (8049750 <Send+0x124>)
{
 8049632:	4699      	mov	r9, r3
    int8_t datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8049634:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
{
 8049638:	b08b      	sub	sp, #44	; 0x2c
    int8_t datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 804963a:	f993 60f9 	ldrsb.w	r6, [r3, #249]	; 0xf9
    uint32_t adrAckCounter = MacCtx.NvmCtx->AdrAckCounter;
 804963e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8049642:	9304      	str	r3, [sp, #16]
{
 8049644:	4604      	mov	r4, r0
    PRINTF("Send\r\n");
 8049646:	4843      	ldr	r0, [pc, #268]	; (8049754 <Send+0x128>)
{
 8049648:	460f      	mov	r7, r1
 804964a:	4690      	mov	r8, r2
    PRINTF("Send\r\n");
 804964c:	f004 fba6 	bl	804dd9c <TraceSend>
    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 8049650:	f8d5 1488 	ldr.w	r1, [r5, #1160]	; 0x488
 8049654:	f891 31d4 	ldrb.w	r3, [r1, #468]	; 0x1d4
 8049658:	b93b      	cbnz	r3, 804966a <Send+0x3e>
    	PRINTF("NO NETWORK\r\n");
 804965a:	483f      	ldr	r0, [pc, #252]	; (8049758 <Send+0x12c>)
 804965c:	f004 fb9e 	bl	804dd9c <TraceSend>
        return LORAMAC_STATUS_NO_NETWORK_JOINED;
 8049660:	2407      	movs	r4, #7
}
 8049662:	4620      	mov	r0, r4
 8049664:	b00b      	add	sp, #44	; 0x2c
 8049666:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if( MacCtx.NvmCtx->MaxDCycle == 0 )
 804966a:	f891 313c 	ldrb.w	r3, [r1, #316]	; 0x13c
 804966e:	b90b      	cbnz	r3, 8049674 <Send+0x48>
        MacCtx.NvmCtx->AggregatedTimeOff = 0;
 8049670:	f8c1 31c8 	str.w	r3, [r1, #456]	; 0x1c8
    fCtrl.Bits.Adr           = MacCtx.NvmCtx->AdrCtrlOn;
 8049674:	f891 20f2 	ldrb.w	r2, [r1, #242]	; 0xf2
    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 8049678:	f891 00f0 	ldrb.w	r0, [r1, #240]	; 0xf0
    fCtrl.Bits.Adr           = MacCtx.NvmCtx->AdrCtrlOn;
 804967c:	f04f 0300 	mov.w	r3, #0
 8049680:	f362 13c7 	bfi	r3, r2, #7, #1
 8049684:	f88d 300c 	strb.w	r3, [sp, #12]
    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 8049688:	2801      	cmp	r0, #1
 804968a:	b2db      	uxtb	r3, r3
        fCtrl.Bits.FPending      = 1;
 804968c:	bf08      	it	eq
 804968e:	f043 0310 	orreq.w	r3, r3, #16
        fCtrl.Bits.FPending      = 0;
 8049692:	f88d 300c 	strb.w	r3, [sp, #12]
    if( MacCtx.NvmCtx->SrvAckRequested == true )
 8049696:	f891 31c0 	ldrb.w	r3, [r1, #448]	; 0x1c0
 804969a:	b12b      	cbz	r3, 80496a8 <Send+0x7c>
        fCtrl.Bits.Ack = 1;
 804969c:	f89d 300c 	ldrb.w	r3, [sp, #12]
 80496a0:	f043 0320 	orr.w	r3, r3, #32
 80496a4:	f88d 300c 	strb.w	r3, [sp, #12]
    adrNext.Version = MacCtx.NvmCtx->Version;
 80496a8:	f8d1 31d0 	ldr.w	r3, [r1, #464]	; 0x1d0
 80496ac:	9305      	str	r3, [sp, #20]
    adrNext.UpdateChanMask = true;
 80496ae:	2301      	movs	r3, #1
 80496b0:	f88d 3018 	strb.w	r3, [sp, #24]
    adrNext.AdrAckCounter = MacCtx.NvmCtx->AdrAckCounter;
 80496b4:	f8d1 30f4 	ldr.w	r3, [r1, #244]	; 0xf4
 80496b8:	9307      	str	r3, [sp, #28]
    adrNext.AdrAckLimit = MacCtx.AdrAckLimit;
 80496ba:	f8b5 33f8 	ldrh.w	r3, [r5, #1016]	; 0x3f8
 80496be:	f8ad 3020 	strh.w	r3, [sp, #32]
    adrNext.AdrAckDelay = MacCtx.AdrAckDelay;
 80496c2:	f8b5 33fa 	ldrh.w	r3, [r5, #1018]	; 0x3fa
 80496c6:	f8ad 3022 	strh.w	r3, [sp, #34]	; 0x22
    adrNext.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 80496ca:	f891 30f9 	ldrb.w	r3, [r1, #249]	; 0xf9
 80496ce:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
    adrNext.TxPower = TX_POWER_0 /*MacCtx.NvmCtx->MacParams.ChannelsTxPower*/;
 80496d2:	2300      	movs	r3, #0
 80496d4:	f88d 3025 	strb.w	r3, [sp, #37]	; 0x25
    adrNext.AdrEnabled = fCtrl.Bits.Adr;
 80496d8:	f88d 2019 	strb.w	r2, [sp, #25]
    adrNext.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 80496dc:	f891 312c 	ldrb.w	r3, [r1, #300]	; 0x12c
 80496e0:	f88d 3026 	strb.w	r3, [sp, #38]	; 0x26
    adrNext.Region = MacCtx.NvmCtx->Region;
 80496e4:	460a      	mov	r2, r1
    fCtrl.Bits.AdrAckReq = LoRaMacAdrCalcNext( &adrNext, &MacCtx.NvmCtx->MacParams.ChannelsDatarate,
 80496e6:	a805      	add	r0, sp, #20
    adrNext.Region = MacCtx.NvmCtx->Region;
 80496e8:	f812 3bf8 	ldrb.w	r3, [r2], #248
 80496ec:	f88d 3027 	strb.w	r3, [sp, #39]	; 0x27
    fCtrl.Bits.AdrAckReq = LoRaMacAdrCalcNext( &adrNext, &MacCtx.NvmCtx->MacParams.ChannelsDatarate,
 80496f0:	31f9      	adds	r1, #249	; 0xf9
 80496f2:	ab04      	add	r3, sp, #16
 80496f4:	f001 fcca 	bl	804b08c <LoRaMacAdrCalcNext>
 80496f8:	f89d 300c 	ldrb.w	r3, [sp, #12]
 80496fc:	a90a      	add	r1, sp, #40	; 0x28
 80496fe:	f360 1386 	bfi	r3, r0, #6, #1
 8049702:	f801 3d1c 	strb.w	r3, [r1, #-28]!
    status = PrepareFrame( macHdr, &fCtrl, fPort, fBuffer, fBufferSize );
 8049706:	4620      	mov	r0, r4
 8049708:	f8cd 9000 	str.w	r9, [sp]
 804970c:	4643      	mov	r3, r8
 804970e:	463a      	mov	r2, r7
 8049710:	f7ff fd20 	bl	8049154 <PrepareFrame>
    if( ( status == LORAMAC_STATUS_OK ) || ( status == LORAMAC_STATUS_SKIPPED_APP_DATA ) )
 8049714:	4604      	mov	r4, r0
 8049716:	b108      	cbz	r0, 804971c <Send+0xf0>
 8049718:	280a      	cmp	r0, #10
 804971a:	d104      	bne.n	8049726 <Send+0xfa>
        status = ScheduleTx( false );
 804971c:	2000      	movs	r0, #0
 804971e:	f7ff fe4f 	bl	80493c0 <ScheduleTx>
    if( status != LORAMAC_STATUS_OK )
 8049722:	4604      	mov	r4, r0
 8049724:	b138      	cbz	r0, 8049736 <Send+0x10a>
        MacCtx.NvmCtx->MacParams.ChannelsDatarate = datarate;
 8049726:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
        MacCtx.NvmCtx->MacParams.ChannelsTxPower = txPower;
 804972a:	2200      	movs	r2, #0
        MacCtx.NvmCtx->MacParams.ChannelsDatarate = datarate;
 804972c:	f883 60f9 	strb.w	r6, [r3, #249]	; 0xf9
        MacCtx.NvmCtx->MacParams.ChannelsTxPower = txPower;
 8049730:	f883 20f8 	strb.w	r2, [r3, #248]	; 0xf8
 8049734:	e795      	b.n	8049662 <Send+0x36>
        MacCtx.NvmCtx->SrvAckRequested = false;
 8049736:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
        MacCtx.NvmCtx->AdrAckCounter = adrAckCounter;
 804973a:	9a04      	ldr	r2, [sp, #16]
        MacCtx.NvmCtx->SrvAckRequested = false;
 804973c:	f883 01c0 	strb.w	r0, [r3, #448]	; 0x1c0
        MacCtx.NvmCtx->AdrAckCounter = adrAckCounter;
 8049740:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
        if( LoRaMacCommandsRemoveNoneStickyCmds( ) != LORAMAC_COMMANDS_SUCCESS )
 8049744:	f001 fde4 	bl	804b310 <LoRaMacCommandsRemoveNoneStickyCmds>
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8049748:	2800      	cmp	r0, #0
 804974a:	bf18      	it	ne
 804974c:	2413      	movne	r4, #19
 804974e:	e788      	b.n	8049662 <Send+0x36>
 8049750:	2000d294 	.word	0x2000d294
 8049754:	08051f48 	.word	0x08051f48
 8049758:	08051f4f 	.word	0x08051f4f

0804975c <SendReJoinReq>:
{
 804975c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    switch( joinReqType )
 804975e:	28ff      	cmp	r0, #255	; 0xff
    macHdr.Value = 0;
 8049760:	f04f 0400 	mov.w	r4, #0
{
 8049764:	4607      	mov	r7, r0
    macHdr.Value = 0;
 8049766:	4626      	mov	r6, r4
    switch( joinReqType )
 8049768:	d123      	bne.n	80497b2 <SendReJoinReq+0x56>
            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_JOIN_REQUEST;
 804976a:	4d13      	ldr	r5, [pc, #76]	; (80497b8 <SendReJoinReq+0x5c>)
            SwitchClass( CLASS_A );
 804976c:	4620      	mov	r0, r4
 804976e:	f7ff f93d 	bl	80489ec <SwitchClass>
            macHdr.Bits.MType = FRAME_TYPE_JOIN_REQ;
 8049772:	f364 1647 	bfi	r6, r4, #5, #3
            MacCtx.TxMsg.Message.JoinReq.Buffer = MacCtx.PktBuffer;
 8049776:	1dab      	adds	r3, r5, #6
 8049778:	f8c5 310c 	str.w	r3, [r5, #268]	; 0x10c
            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_JOIN_REQUEST;
 804977c:	f885 4108 	strb.w	r4, [r5, #264]	; 0x108
            MacCtx.TxMsg.Message.JoinReq.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 8049780:	f885 7110 	strb.w	r7, [r5, #272]	; 0x110
            MacCtx.TxMsg.Message.JoinReq.MHDR.Value = macHdr.Value;
 8049784:	f885 6111 	strb.w	r6, [r5, #273]	; 0x111
            memcpy1( MacCtx.TxMsg.Message.JoinReq.JoinEUI, SecureElementGetJoinEui( ), LORAMAC_JOIN_EUI_FIELD_SIZE );
 8049788:	f7fe fee4 	bl	8048554 <SecureElementGetJoinEui>
 804978c:	2208      	movs	r2, #8
 804978e:	4601      	mov	r1, r0
 8049790:	f505 7089 	add.w	r0, r5, #274	; 0x112
 8049794:	f004 fb67 	bl	804de66 <memcpy1>
            memcpy1( MacCtx.TxMsg.Message.JoinReq.DevEUI, SecureElementGetDevEui( ), LORAMAC_DEV_EUI_FIELD_SIZE );
 8049798:	f7fe fec6 	bl	8048528 <SecureElementGetDevEui>
 804979c:	2208      	movs	r2, #8
 804979e:	4601      	mov	r1, r0
 80497a0:	f505 708d 	add.w	r0, r5, #282	; 0x11a
 80497a4:	f004 fb5f 	bl	804de66 <memcpy1>
            allowDelayedTx = false;
 80497a8:	4620      	mov	r0, r4
}
 80497aa:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    status = ScheduleTx( allowDelayedTx );
 80497ae:	f7ff be07 	b.w	80493c0 <ScheduleTx>
    bool allowDelayedTx = true;
 80497b2:	2001      	movs	r0, #1
 80497b4:	e7f9      	b.n	80497aa <SendReJoinReq+0x4e>
 80497b6:	bf00      	nop
 80497b8:	2000d294 	.word	0x2000d294

080497bc <SetTxContinuousWave>:
{
 80497bc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    continuousWave.Channel = MacCtx.Channel;
 80497be:	4c12      	ldr	r4, [pc, #72]	; (8049808 <SetTxContinuousWave+0x4c>)
    continuousWave.Timeout = timeout;
 80497c0:	f8ad 000c 	strh.w	r0, [sp, #12]
    continuousWave.Channel = MacCtx.Channel;
 80497c4:	f894 3419 	ldrb.w	r3, [r4, #1049]	; 0x419
 80497c8:	f88d 3000 	strb.w	r3, [sp]
    continuousWave.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 80497cc:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 80497d0:	f893 20f9 	ldrb.w	r2, [r3, #249]	; 0xf9
 80497d4:	f88d 2001 	strb.w	r2, [sp, #1]
    continuousWave.TxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 80497d8:	f893 20f8 	ldrb.w	r2, [r3, #248]	; 0xf8
 80497dc:	f88d 2002 	strb.w	r2, [sp, #2]
    continuousWave.MaxEirp = MacCtx.NvmCtx->MacParams.MaxEirp;
 80497e0:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
 80497e4:	9201      	str	r2, [sp, #4]
    RegionSetContinuousWave( MacCtx.NvmCtx->Region, &continuousWave );
 80497e6:	7818      	ldrb	r0, [r3, #0]
    continuousWave.AntennaGain = MacCtx.NvmCtx->MacParams.AntennaGain;
 80497e8:	f8d3 2134 	ldr.w	r2, [r3, #308]	; 0x134
 80497ec:	9202      	str	r2, [sp, #8]
    RegionSetContinuousWave( MacCtx.NvmCtx->Region, &continuousWave );
 80497ee:	4669      	mov	r1, sp
 80497f0:	f002 fcf6 	bl	804c1e0 <RegionSetContinuousWave>
    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 80497f4:	f8d4 3344 	ldr.w	r3, [r4, #836]	; 0x344
}
 80497f8:	2000      	movs	r0, #0
    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 80497fa:	f043 0302 	orr.w	r3, r3, #2
 80497fe:	f8c4 3344 	str.w	r3, [r4, #836]	; 0x344
}
 8049802:	b004      	add	sp, #16
 8049804:	bd10      	pop	{r4, pc}
 8049806:	bf00      	nop
 8049808:	2000d294 	.word	0x2000d294

0804980c <SetTxContinuousWave1>:
    Radio.SetTxContinuousWave( frequency, power, timeout );
 804980c:	4b08      	ldr	r3, [pc, #32]	; (8049830 <SetTxContinuousWave1+0x24>)
{
 804980e:	b510      	push	{r4, lr}
 8049810:	460c      	mov	r4, r1
    Radio.SetTxContinuousWave( frequency, power, timeout );
 8049812:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8049814:	b251      	sxtb	r1, r2
 8049816:	4602      	mov	r2, r0
 8049818:	4620      	mov	r0, r4
 804981a:	4798      	blx	r3
    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 804981c:	4a05      	ldr	r2, [pc, #20]	; (8049834 <SetTxContinuousWave1+0x28>)
 804981e:	f8d2 3344 	ldr.w	r3, [r2, #836]	; 0x344
 8049822:	f043 0302 	orr.w	r3, r3, #2
 8049826:	f8c2 3344 	str.w	r3, [r2, #836]	; 0x344
}
 804982a:	2000      	movs	r0, #0
 804982c:	bd10      	pop	{r4, pc}
 804982e:	bf00      	nop
 8049830:	080518f8 	.word	0x080518f8
 8049834:	2000d294 	.word	0x2000d294

08049838 <GetCtxs>:
{
 8049838:	b537      	push	{r0, r1, r2, r4, r5, lr}
    Contexts.MacNvmCtx = &NvmMacCtx;
 804983a:	4d18      	ldr	r5, [pc, #96]	; (804989c <GetCtxs+0x64>)
 804983c:	4c18      	ldr	r4, [pc, #96]	; (80498a0 <GetCtxs+0x68>)
 804983e:	f205 438c 	addw	r3, r5, #1164	; 0x48c
 8049842:	6023      	str	r3, [r4, #0]
    Contexts.CryptoNvmCtx = LoRaMacCryptoGetNvmCtx( &Contexts.CryptoNvmCtxSize );
 8049844:	f104 0014 	add.w	r0, r4, #20
    Contexts.MacNvmCtxSize = sizeof( NvmMacCtx );
 8049848:	f44f 73ee 	mov.w	r3, #476	; 0x1dc
 804984c:	6063      	str	r3, [r4, #4]
    Contexts.CryptoNvmCtx = LoRaMacCryptoGetNvmCtx( &Contexts.CryptoNvmCtxSize );
 804984e:	f002 f857 	bl	804b900 <LoRaMacCryptoGetNvmCtx>
    GetNvmCtxParams_t params ={ 0 };
 8049852:	a902      	add	r1, sp, #8
 8049854:	2300      	movs	r3, #0
 8049856:	f841 3d04 	str.w	r3, [r1, #-4]!
    Contexts.RegionNvmCtx = RegionGetNvmCtx( MacCtx.NvmCtx->Region, &params );
 804985a:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
    Contexts.CryptoNvmCtx = LoRaMacCryptoGetNvmCtx( &Contexts.CryptoNvmCtxSize );
 804985e:	6120      	str	r0, [r4, #16]
    Contexts.RegionNvmCtx = RegionGetNvmCtx( MacCtx.NvmCtx->Region, &params );
 8049860:	7818      	ldrb	r0, [r3, #0]
 8049862:	f002 fc2e 	bl	804c0c2 <RegionGetNvmCtx>
    Contexts.RegionNvmCtxSize = params.nvmCtxSize;
 8049866:	9b01      	ldr	r3, [sp, #4]
    Contexts.RegionNvmCtx = RegionGetNvmCtx( MacCtx.NvmCtx->Region, &params );
 8049868:	60a0      	str	r0, [r4, #8]
    Contexts.SecureElementNvmCtx = SecureElementGetNvmCtx( &Contexts.SecureElementNvmCtxSize );
 804986a:	f104 001c 	add.w	r0, r4, #28
    Contexts.RegionNvmCtxSize = params.nvmCtxSize;
 804986e:	60e3      	str	r3, [r4, #12]
    Contexts.SecureElementNvmCtx = SecureElementGetNvmCtx( &Contexts.SecureElementNvmCtxSize );
 8049870:	f7fe fd6a 	bl	8048348 <SecureElementGetNvmCtx>
 8049874:	61a0      	str	r0, [r4, #24]
    Contexts.CommandsNvmCtx = LoRaMacCommandsGetNvmCtx( &Contexts.CommandsNvmCtxSize );
 8049876:	f104 0024 	add.w	r0, r4, #36	; 0x24
 804987a:	f001 fcc1 	bl	804b200 <LoRaMacCommandsGetNvmCtx>
 804987e:	6220      	str	r0, [r4, #32]
    Contexts.ClassBNvmCtx = LoRaMacClassBGetNvmCtx( &Contexts.ClassBNvmCtxSize );
 8049880:	f104 002c 	add.w	r0, r4, #44	; 0x2c
 8049884:	f001 fc6c 	bl	804b160 <LoRaMacClassBGetNvmCtx>
 8049888:	62a0      	str	r0, [r4, #40]	; 0x28
    Contexts.ConfirmQueueNvmCtx = LoRaMacConfirmQueueGetNvmCtx( &Contexts.ConfirmQueueNvmCtxSize );
 804988a:	f104 0034 	add.w	r0, r4, #52	; 0x34
 804988e:	f001 fdcf 	bl	804b430 <LoRaMacConfirmQueueGetNvmCtx>
 8049892:	6320      	str	r0, [r4, #48]	; 0x30
}
 8049894:	4620      	mov	r0, r4
 8049896:	b003      	add	sp, #12
 8049898:	bd30      	pop	{r4, r5, pc}
 804989a:	bf00      	nop
 804989c:	2000d294 	.word	0x2000d294
 80498a0:	200108d8 	.word	0x200108d8

080498a4 <RestoreCtxs>:
{
 80498a4:	b537      	push	{r0, r1, r2, r4, r5, lr}
    if( contexts == NULL )
 80498a6:	4604      	mov	r4, r0
 80498a8:	2800      	cmp	r0, #0
 80498aa:	d033      	beq.n	8049914 <RestoreCtxs+0x70>
    if( MacCtx.MacState != LORAMAC_STOPPED )
 80498ac:	4d1d      	ldr	r5, [pc, #116]	; (8049924 <RestoreCtxs+0x80>)
 80498ae:	f8d5 3344 	ldr.w	r3, [r5, #836]	; 0x344
 80498b2:	2b01      	cmp	r3, #1
 80498b4:	d130      	bne.n	8049918 <RestoreCtxs+0x74>
    if( contexts->MacNvmCtx != NULL )
 80498b6:	6801      	ldr	r1, [r0, #0]
 80498b8:	b121      	cbz	r1, 80498c4 <RestoreCtxs+0x20>
        memcpy1( ( uint8_t* ) &NvmMacCtx, ( uint8_t* ) contexts->MacNvmCtx, contexts->MacNvmCtxSize );
 80498ba:	8882      	ldrh	r2, [r0, #4]
 80498bc:	f205 408c 	addw	r0, r5, #1164	; 0x48c
 80498c0:	f004 fad1 	bl	804de66 <memcpy1>
    params.Type = INIT_TYPE_RESTORE_CTX;
 80498c4:	2302      	movs	r3, #2
    params.NvmCtx = contexts->RegionNvmCtx;
 80498c6:	a902      	add	r1, sp, #8
    params.Type = INIT_TYPE_RESTORE_CTX;
 80498c8:	f88d 3004 	strb.w	r3, [sp, #4]
    params.NvmCtx = contexts->RegionNvmCtx;
 80498cc:	68a3      	ldr	r3, [r4, #8]
 80498ce:	f841 3d08 	str.w	r3, [r1, #-8]!
    RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 80498d2:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 80498d6:	7818      	ldrb	r0, [r3, #0]
 80498d8:	f002 fbed 	bl	804c0b6 <RegionInitDefaults>
    if( SecureElementRestoreNvmCtx( contexts->SecureElementNvmCtx ) != SECURE_ELEMENT_SUCCESS )
 80498dc:	69a0      	ldr	r0, [r4, #24]
 80498de:	f7fe fd25 	bl	804832c <SecureElementRestoreNvmCtx>
 80498e2:	b110      	cbz	r0, 80498ea <RestoreCtxs+0x46>
        return LORAMAC_STATUS_CRYPTO_ERROR;
 80498e4:	2011      	movs	r0, #17
}
 80498e6:	b003      	add	sp, #12
 80498e8:	bd30      	pop	{r4, r5, pc}
    if( LoRaMacCryptoRestoreNvmCtx( contexts->CryptoNvmCtx ) != LORAMAC_CRYPTO_SUCCESS )
 80498ea:	6920      	ldr	r0, [r4, #16]
 80498ec:	f001 fffa 	bl	804b8e4 <LoRaMacCryptoRestoreNvmCtx>
 80498f0:	2800      	cmp	r0, #0
 80498f2:	d1f7      	bne.n	80498e4 <RestoreCtxs+0x40>
    if( LoRaMacCommandsRestoreNvmCtx( contexts->CommandsNvmCtx ) != LORAMAC_COMMANDS_SUCCESS )
 80498f4:	6a20      	ldr	r0, [r4, #32]
 80498f6:	f001 fc75 	bl	804b1e4 <LoRaMacCommandsRestoreNvmCtx>
 80498fa:	b978      	cbnz	r0, 804991c <RestoreCtxs+0x78>
    if( LoRaMacClassBRestoreNvmCtx( contexts->ClassBNvmCtx ) != true )
 80498fc:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80498fe:	f001 fc2d 	bl	804b15c <LoRaMacClassBRestoreNvmCtx>
 8049902:	b168      	cbz	r0, 8049920 <RestoreCtxs+0x7c>
    if( LoRaMacConfirmQueueRestoreNvmCtx( contexts->ConfirmQueueNvmCtx ) != true )
 8049904:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8049906:	f001 fd87 	bl	804b418 <LoRaMacConfirmQueueRestoreNvmCtx>
    return LORAMAC_STATUS_OK;
 804990a:	2800      	cmp	r0, #0
 804990c:	bf0c      	ite	eq
 804990e:	2015      	moveq	r0, #21
 8049910:	2000      	movne	r0, #0
 8049912:	e7e8      	b.n	80498e6 <RestoreCtxs+0x42>
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8049914:	2003      	movs	r0, #3
 8049916:	e7e6      	b.n	80498e6 <RestoreCtxs+0x42>
        return LORAMAC_STATUS_BUSY;
 8049918:	2001      	movs	r0, #1
 804991a:	e7e4      	b.n	80498e6 <RestoreCtxs+0x42>
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 804991c:	2013      	movs	r0, #19
 804991e:	e7e2      	b.n	80498e6 <RestoreCtxs+0x42>
        return LORAMAC_STATUS_CLASS_B_ERROR;
 8049920:	2014      	movs	r0, #20
 8049922:	e7e0      	b.n	80498e6 <RestoreCtxs+0x42>
 8049924:	2000d294 	.word	0x2000d294

08049928 <DetermineFrameType>:
    if( ( macMsg == NULL ) || ( fType == NULL ) )
 8049928:	4602      	mov	r2, r0
 804992a:	b1d0      	cbz	r0, 8049962 <DetermineFrameType+0x3a>
 804992c:	b1c9      	cbz	r1, 8049962 <DetermineFrameType+0x3a>
    if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen > 0 ) && ( macMsg->FPort > 0 ) )
 804992e:	7b03      	ldrb	r3, [r0, #12]
 8049930:	f013 000f 	ands.w	r0, r3, #15
 8049934:	d005      	beq.n	8049942 <DetermineFrameType+0x1a>
 8049936:	f892 3020 	ldrb.w	r3, [r2, #32]
 804993a:	b113      	cbz	r3, 8049942 <DetermineFrameType+0x1a>
        *fType = FRAME_TYPE_A;
 804993c:	2000      	movs	r0, #0
 804993e:	7008      	strb	r0, [r1, #0]
 8049940:	4770      	bx	lr
    else if( macMsg->FRMPayloadSize == 0 )
 8049942:	f892 3028 	ldrb.w	r3, [r2, #40]	; 0x28
 8049946:	b91b      	cbnz	r3, 8049950 <DetermineFrameType+0x28>
        *fType = FRAME_TYPE_B;
 8049948:	2201      	movs	r2, #1
 804994a:	700a      	strb	r2, [r1, #0]
    return LORAMAC_STATUS_OK;
 804994c:	4618      	mov	r0, r3
 804994e:	4770      	bx	lr
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort == 0 ) )
 8049950:	b948      	cbnz	r0, 8049966 <DetermineFrameType+0x3e>
 8049952:	f892 3020 	ldrb.w	r3, [r2, #32]
 8049956:	b913      	cbnz	r3, 804995e <DetermineFrameType+0x36>
        *fType = FRAME_TYPE_C;
 8049958:	2302      	movs	r3, #2
        *fType = FRAME_TYPE_D;
 804995a:	700b      	strb	r3, [r1, #0]
 804995c:	4770      	bx	lr
 804995e:	2303      	movs	r3, #3
 8049960:	e7fb      	b.n	804995a <DetermineFrameType+0x32>
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8049962:	2003      	movs	r0, #3
 8049964:	4770      	bx	lr
        return LORAMAC_STATUS_ERROR;
 8049966:	2017      	movs	r0, #23
}
 8049968:	4770      	bx	lr
	...

0804996c <LoRaMacProcess>:
{
 804996c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8049970:	b0a1      	sub	sp, #132	; 0x84
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8049972:	f3ef 8310 	mrs	r3, PRIMASK
    events = LoRaMacRadioEvents;
 8049976:	4cbd      	ldr	r4, [pc, #756]	; (8049c6c <LoRaMacProcess+0x300>)
    LoRaMacRadioEvents.Value = 0;
 8049978:	2200      	movs	r2, #0
    events = LoRaMacRadioEvents;
 804997a:	6825      	ldr	r5, [r4, #0]
    LoRaMacRadioEvents.Value = 0;
 804997c:	6022      	str	r2, [r4, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 804997e:	f383 8810 	msr	PRIMASK, r3
    if( events.Value != 0 )
 8049982:	2d00      	cmp	r5, #0
 8049984:	f000 80c3 	beq.w	8049b0e <LoRaMacProcess+0x1a2>
 8049988:	b2ed      	uxtb	r5, r5
        if( events.Events.TxDone == 1 )
 804998a:	06e9      	lsls	r1, r5, #27
 804998c:	d552      	bpl.n	8049a34 <LoRaMacProcess+0xc8>
    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 804998e:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 8049992:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 8049996:	2b02      	cmp	r3, #2
 8049998:	d002      	beq.n	80499a0 <LoRaMacProcess+0x34>
        Radio.Sleep( );
 804999a:	4bb5      	ldr	r3, [pc, #724]	; (8049c70 <LoRaMacProcess+0x304>)
 804999c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 804999e:	4798      	blx	r3
    TimerSetValue( &MacCtx.RxWindowTimer1, MacCtx.RxWindow1Delay );
 80499a0:	f8d4 13b4 	ldr.w	r1, [r4, #948]	; 0x3b4
 80499a4:	48b3      	ldr	r0, [pc, #716]	; (8049c74 <LoRaMacProcess+0x308>)
 80499a6:	f004 f997 	bl	804dcd8 <TimerSetValue>
    TimerStart( &MacCtx.RxWindowTimer1 );
 80499aa:	48b2      	ldr	r0, [pc, #712]	; (8049c74 <LoRaMacProcess+0x308>)
 80499ac:	f004 f8fa 	bl	804dba4 <TimerStart>
    TimerSetValue( &MacCtx.RxWindowTimer2, MacCtx.RxWindow2Delay );
 80499b0:	f8d4 13b8 	ldr.w	r1, [r4, #952]	; 0x3b8
 80499b4:	48b0      	ldr	r0, [pc, #704]	; (8049c78 <LoRaMacProcess+0x30c>)
 80499b6:	f004 f98f 	bl	804dcd8 <TimerSetValue>
    TimerStart( &MacCtx.RxWindowTimer2 );
 80499ba:	48af      	ldr	r0, [pc, #700]	; (8049c78 <LoRaMacProcess+0x30c>)
 80499bc:	f004 f8f2 	bl	804dba4 <TimerStart>
    if( ( MacCtx.NvmCtx->DeviceClass == CLASS_C ) || ( MacCtx.NodeAckRequested == true ) )
 80499c0:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 80499c4:	f893 20f0 	ldrb.w	r2, [r3, #240]	; 0xf0
 80499c8:	2a02      	cmp	r2, #2
 80499ca:	d002      	beq.n	80499d2 <LoRaMacProcess+0x66>
 80499cc:	f894 2418 	ldrb.w	r2, [r4, #1048]	; 0x418
 80499d0:	b182      	cbz	r2, 80499f4 <LoRaMacProcess+0x88>
        getPhy.Attribute = PHY_ACK_TIMEOUT;
 80499d2:	a920      	add	r1, sp, #128	; 0x80
 80499d4:	2216      	movs	r2, #22
 80499d6:	f801 2d60 	strb.w	r2, [r1, #-96]!
        phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 80499da:	7818      	ldrb	r0, [r3, #0]
 80499dc:	f002 fb5b 	bl	804c096 <RegionGetPhyParam>
        TimerSetValue( &MacCtx.AckTimeoutTimer, MacCtx.RxWindow2Delay + phyParam.Value );
 80499e0:	f8d4 13b8 	ldr.w	r1, [r4, #952]	; 0x3b8
        phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 80499e4:	900a      	str	r0, [sp, #40]	; 0x28
        TimerSetValue( &MacCtx.AckTimeoutTimer, MacCtx.RxWindow2Delay + phyParam.Value );
 80499e6:	4401      	add	r1, r0
 80499e8:	48a4      	ldr	r0, [pc, #656]	; (8049c7c <LoRaMacProcess+0x310>)
 80499ea:	f004 f975 	bl	804dcd8 <TimerSetValue>
        TimerStart( &MacCtx.AckTimeoutTimer );
 80499ee:	48a3      	ldr	r0, [pc, #652]	; (8049c7c <LoRaMacProcess+0x310>)
 80499f0:	f004 f8d8 	bl	804dba4 <TimerStart>
    MacCtx.NvmCtx->LastTxChannel = MacCtx.Channel;
 80499f4:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 80499f8:	f894 2419 	ldrb.w	r2, [r4, #1049]	; 0x419
 80499fc:	f883 213e 	strb.w	r2, [r3, #318]	; 0x13e
    txDone.Channel = MacCtx.Channel;
 8049a00:	f88d 2050 	strb.w	r2, [sp, #80]	; 0x50
    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 8049a04:	f893 21d4 	ldrb.w	r2, [r3, #468]	; 0x1d4
 8049a08:	2a00      	cmp	r2, #0
 8049a0a:	f040 812c 	bne.w	8049c66 <LoRaMacProcess+0x2fa>
    txDone.LastTxDoneTime = TxDoneParams.CurTime;
 8049a0e:	4e9c      	ldr	r6, [pc, #624]	; (8049c80 <LoRaMacProcess+0x314>)
        txDone.Joined  = true;
 8049a10:	f88d 2051 	strb.w	r2, [sp, #81]	; 0x51
    RegionSetBandTxDone( MacCtx.NvmCtx->Region, &txDone );
 8049a14:	7818      	ldrb	r0, [r3, #0]
    txDone.LastTxDoneTime = TxDoneParams.CurTime;
 8049a16:	6832      	ldr	r2, [r6, #0]
 8049a18:	9215      	str	r2, [sp, #84]	; 0x54
    RegionSetBandTxDone( MacCtx.NvmCtx->Region, &txDone );
 8049a1a:	a914      	add	r1, sp, #80	; 0x50
 8049a1c:	f002 fb45 	bl	804c0aa <RegionSetBandTxDone>
    MacCtx.NvmCtx->LastTxDoneTime = TxDoneParams.CurTime;
 8049a20:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 8049a24:	6832      	ldr	r2, [r6, #0]
 8049a26:	f8c3 21c4 	str.w	r2, [r3, #452]	; 0x1c4
    if( MacCtx.NodeAckRequested == false )
 8049a2a:	f894 3418 	ldrb.w	r3, [r4, #1048]	; 0x418
 8049a2e:	b90b      	cbnz	r3, 8049a34 <LoRaMacProcess+0xc8>
        MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 8049a30:	f884 3441 	strb.w	r3, [r4, #1089]	; 0x441
        if( events.Events.RxDone == 1 )
 8049a34:	072a      	lsls	r2, r5, #28
 8049a36:	d540      	bpl.n	8049aba <LoRaMacProcess+0x14e>
    uint8_t *payload = RxDoneParams.Payload;
 8049a38:	4b92      	ldr	r3, [pc, #584]	; (8049c84 <LoRaMacProcess+0x318>)
    uint32_t address = MacCtx.NvmCtx->DevAddr;
 8049a3a:	f8d4 2488 	ldr.w	r2, [r4, #1160]	; 0x488
    uint8_t *payload = RxDoneParams.Payload;
 8049a3e:	f8d3 9004 	ldr.w	r9, [r3, #4]
    uint16_t size = RxDoneParams.Size;
 8049a42:	f8b3 8008 	ldrh.w	r8, [r3, #8]
    int16_t rssi = RxDoneParams.Rssi;
 8049a46:	f9b3 a00a 	ldrsh.w	sl, [r3, #10]
    int8_t snr = RxDoneParams.Snr;
 8049a4a:	f993 700c 	ldrsb.w	r7, [r3, #12]
    uint32_t address = MacCtx.NvmCtx->DevAddr;
 8049a4e:	6cd6      	ldr	r6, [r2, #76]	; 0x4c
    MacCtx.McpsIndication.RxSlot = MacCtx.RxSlot;
 8049a50:	f894 2484 	ldrb.w	r2, [r4, #1156]	; 0x484
 8049a54:	f884 2431 	strb.w	r2, [r4, #1073]	; 0x431
    uint32_t downLinkCounter = 0;
 8049a58:	2300      	movs	r3, #0
 8049a5a:	9307      	str	r3, [sp, #28]
    MacCtx.McpsConfirm.AckReceived = false;
 8049a5c:	f884 3444 	strb.w	r3, [r4, #1092]	; 0x444
    MacCtx.McpsIndication.Multicast = 0;
 8049a60:	f8a4 3422 	strh.w	r3, [r4, #1058]	; 0x422
    MacCtx.McpsIndication.FramePending = 0;
 8049a64:	f884 3425 	strb.w	r3, [r4, #1061]	; 0x425
    MacCtx.McpsIndication.Buffer = NULL;
 8049a68:	f8c4 3428 	str.w	r3, [r4, #1064]	; 0x428
    MacCtx.McpsIndication.BufferSize = 0;
 8049a6c:	f884 342c 	strb.w	r3, [r4, #1068]	; 0x42c
    MacCtx.McpsIndication.RxData = false;
 8049a70:	f884 342d 	strb.w	r3, [r4, #1069]	; 0x42d
    MacCtx.McpsIndication.AckReceived = false;
 8049a74:	f884 3432 	strb.w	r3, [r4, #1074]	; 0x432
    MacCtx.McpsIndication.DownLinkCounter = 0;
 8049a78:	f8c4 3434 	str.w	r3, [r4, #1076]	; 0x434
    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 8049a7c:	f884 3420 	strb.w	r3, [r4, #1056]	; 0x420
    MacCtx.McpsIndication.DevAddress = 0;
 8049a80:	f8c4 3438 	str.w	r3, [r4, #1080]	; 0x438
    MacCtx.McpsIndication.DeviceTimeAnsReceived = false;
 8049a84:	f884 343c 	strb.w	r3, [r4, #1084]	; 0x43c
    Radio.Sleep( );
 8049a88:	4b79      	ldr	r3, [pc, #484]	; (8049c70 <LoRaMacProcess+0x304>)
    MacCtx.McpsIndication.Rssi = rssi;
 8049a8a:	f8a4 a42e 	strh.w	sl, [r4, #1070]	; 0x42e
    Radio.Sleep( );
 8049a8e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    MacCtx.McpsIndication.Snr = snr;
 8049a90:	f884 7430 	strb.w	r7, [r4, #1072]	; 0x430
    Radio.Sleep( );
 8049a94:	4798      	blx	r3
    TimerStop( &MacCtx.RxWindowTimer2 );
 8049a96:	4878      	ldr	r0, [pc, #480]	; (8049c78 <LoRaMacProcess+0x30c>)
 8049a98:	f004 f8f6 	bl	804dc88 <TimerStop>
    PRINTF("RxDone\r\n");
 8049a9c:	487a      	ldr	r0, [pc, #488]	; (8049c88 <LoRaMacProcess+0x31c>)
 8049a9e:	f004 f97d 	bl	804dd9c <TraceSend>
    if( LoRaMacClassBRxBeacon( payload, size ) == true )
 8049aa2:	4641      	mov	r1, r8
 8049aa4:	4648      	mov	r0, r9
 8049aa6:	f001 fb67 	bl	804b178 <LoRaMacClassBRxBeacon>
 8049aaa:	4683      	mov	fp, r0
 8049aac:	2800      	cmp	r0, #0
 8049aae:	f000 80f7 	beq.w	8049ca0 <LoRaMacProcess+0x334>
        MacCtx.MlmeIndication.BeaconInfo.Rssi = rssi;
 8049ab2:	f8a4 a47a 	strh.w	sl, [r4, #1146]	; 0x47a
        MacCtx.MlmeIndication.BeaconInfo.Snr = snr;
 8049ab6:	f884 747c 	strb.w	r7, [r4, #1148]	; 0x47c
        if( events.Events.TxTimeout == 1 )
 8049aba:	076f      	lsls	r7, r5, #29
 8049abc:	d51b      	bpl.n	8049af6 <LoRaMacProcess+0x18a>
    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 8049abe:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 8049ac2:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 8049ac6:	2b02      	cmp	r3, #2
 8049ac8:	d002      	beq.n	8049ad0 <LoRaMacProcess+0x164>
        Radio.Sleep( );
 8049aca:	4b69      	ldr	r3, [pc, #420]	; (8049c70 <LoRaMacProcess+0x304>)
 8049acc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8049ace:	4798      	blx	r3
    UpdateRxSlotIdleState( );
 8049ad0:	f7fe fd52 	bl	8048578 <UpdateRxSlotIdleState>
    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT;
 8049ad4:	2002      	movs	r0, #2
 8049ad6:	f884 0441 	strb.w	r0, [r4, #1089]	; 0x441
    LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT );
 8049ada:	f001 fd13 	bl	804b504 <LoRaMacConfirmQueueSetStatusCmn>
    if( MacCtx.NodeAckRequested == true )
 8049ade:	f894 3418 	ldrb.w	r3, [r4, #1048]	; 0x418
 8049ae2:	b113      	cbz	r3, 8049aea <LoRaMacProcess+0x17e>
        MacCtx.AckTimeoutRetry = true;
 8049ae4:	2301      	movs	r3, #1
 8049ae6:	f884 3417 	strb.w	r3, [r4, #1047]	; 0x417
    MacCtx.MacFlags.Bits.MacDone = 1;
 8049aea:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
 8049aee:	f043 0320 	orr.w	r3, r3, #32
 8049af2:	f884 3485 	strb.w	r3, [r4, #1157]	; 0x485
        if( events.Events.RxError == 1 )
 8049af6:	07ae      	lsls	r6, r5, #30
 8049af8:	d503      	bpl.n	8049b02 <LoRaMacProcess+0x196>
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_ERROR, LORAMAC_EVENT_INFO_STATUS_RX2_ERROR );
 8049afa:	2106      	movs	r1, #6
 8049afc:	2005      	movs	r0, #5
 8049afe:	f7fe fdef 	bl	80486e0 <HandleRadioRxErrorTimeout>
        if( events.Events.RxTimeout == 1 )
 8049b02:	07ed      	lsls	r5, r5, #31
 8049b04:	d503      	bpl.n	8049b0e <LoRaMacProcess+0x1a2>
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_TIMEOUT, LORAMAC_EVENT_INFO_STATUS_RX2_TIMEOUT );
 8049b06:	2104      	movs	r1, #4
 8049b08:	2003      	movs	r0, #3
 8049b0a:	f7fe fde9 	bl	80486e0 <HandleRadioRxErrorTimeout>
    LoRaMacClassBProcess( );
 8049b0e:	f001 fb50 	bl	804b1b2 <LoRaMacClassBProcess>
    if( MacCtx.MacFlags.Bits.MacDone == 1 )
 8049b12:	f894 2485 	ldrb.w	r2, [r4, #1157]	; 0x485
 8049b16:	0690      	lsls	r0, r2, #26
 8049b18:	d56a      	bpl.n	8049bf0 <LoRaMacProcess+0x284>
    MacCtx.AllowRequests = requestState;
 8049b1a:	2300      	movs	r3, #0
 8049b1c:	f884 3486 	strb.w	r3, [r4, #1158]	; 0x486
    if( ( MacCtx.MacState & LORAMAC_RX_ABORT ) == LORAMAC_RX_ABORT )
 8049b20:	f8d4 3344 	ldr.w	r3, [r4, #836]	; 0x344
 8049b24:	0619      	lsls	r1, r3, #24
        MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 8049b26:	bf44      	itt	mi
 8049b28:	f023 0382 	bicmi.w	r3, r3, #130	; 0x82
 8049b2c:	f8c4 3344 	strmi.w	r3, [r4, #836]	; 0x344
}

static uint8_t IsRequestPending( void )
{
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) ||
 8049b30:	f012 0f05 	tst.w	r2, #5
 8049b34:	f000 82e0 	beq.w	804a0f8 <LoRaMacProcess+0x78c>
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 8049b38:	200b      	movs	r0, #11
 8049b3a:	f001 fcfb 	bl	804b534 <LoRaMacConfirmQueueIsCmdActive>
 8049b3e:	2800      	cmp	r0, #0
 8049b40:	f000 82da 	beq.w	804a0f8 <LoRaMacProcess+0x78c>
        ( MacCtx.MacFlags.Bits.McpsReq == 0 ) )
 8049b44:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 8049b48:	07df      	lsls	r7, r3, #31
 8049b4a:	f100 82d5 	bmi.w	804a0f8 <LoRaMacProcess+0x78c>
        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 8049b4e:	075e      	lsls	r6, r3, #29
 8049b50:	f140 82d2 	bpl.w	804a0f8 <LoRaMacProcess+0x78c>
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 8049b54:	f8d4 3344 	ldr.w	r3, [r4, #836]	; 0x344
 8049b58:	f023 0302 	bic.w	r3, r3, #2
 8049b5c:	f8c4 3344 	str.w	r3, [r4, #836]	; 0x344
    if( MacCtx.MacState == LORAMAC_IDLE )
 8049b60:	f8d4 2344 	ldr.w	r2, [r4, #836]	; 0x344
 8049b64:	bb82      	cbnz	r2, 8049bc8 <LoRaMacProcess+0x25c>
        if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 8049b66:	f894 5485 	ldrb.w	r5, [r4, #1157]	; 0x485
 8049b6a:	f015 0101 	ands.w	r1, r5, #1
            MacCtx.MacFlags.Bits.McpsReq = 0;
 8049b6e:	bf1e      	ittt	ne
 8049b70:	462b      	movne	r3, r5
 8049b72:	f362 0300 	bfine	r3, r2, #0, #1
 8049b76:	f884 3485 	strbne.w	r3, [r4, #1157]	; 0x485
        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 8049b7a:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
 8049b7e:	075e      	lsls	r6, r3, #29
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 8049b80:	bf44      	itt	mi
 8049b82:	f36f 0382 	bfcmi	r3, #2, #1
 8049b86:	f884 3485 	strbmi.w	r3, [r4, #1157]	; 0x485
    MacCtx.AllowRequests = requestState;
 8049b8a:	2301      	movs	r3, #1
 8049b8c:	f884 3486 	strb.w	r3, [r4, #1158]	; 0x486
        if( reqEvents.Bits.McpsReq == 1 )
 8049b90:	b121      	cbz	r1, 8049b9c <LoRaMacProcess+0x230>
            MacCtx.MacPrimitives->MacMcpsConfirm( &MacCtx.McpsConfirm );
 8049b92:	f8d4 3348 	ldr.w	r3, [r4, #840]	; 0x348
 8049b96:	483d      	ldr	r0, [pc, #244]	; (8049c8c <LoRaMacProcess+0x320>)
 8049b98:	681b      	ldr	r3, [r3, #0]
 8049b9a:	4798      	blx	r3
        if( reqEvents.Bits.MlmeReq == 1 )
 8049b9c:	076d      	lsls	r5, r5, #29
 8049b9e:	d50b      	bpl.n	8049bb8 <LoRaMacProcess+0x24c>
            LoRaMacConfirmQueueHandleCb( &MacCtx.MlmeConfirm );
 8049ba0:	483b      	ldr	r0, [pc, #236]	; (8049c90 <LoRaMacProcess+0x324>)
 8049ba2:	f001 fcdf 	bl	804b564 <LoRaMacConfirmQueueHandleCb>
            if( LoRaMacConfirmQueueGetCnt( ) > 0 )
 8049ba6:	f001 fd09 	bl	804b5bc <LoRaMacConfirmQueueGetCnt>
 8049baa:	b128      	cbz	r0, 8049bb8 <LoRaMacProcess+0x24c>
                MacCtx.MacFlags.Bits.MlmeReq = 1;
 8049bac:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
 8049bb0:	f043 0304 	orr.w	r3, r3, #4
 8049bb4:	f884 3485 	strb.w	r3, [r4, #1157]	; 0x485
        LoRaMacClassBResumeBeaconing( );
 8049bb8:	f001 faea 	bl	804b190 <LoRaMacClassBResumeBeaconing>
        MacCtx.MacFlags.Bits.MacDone = 0;
 8049bbc:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
 8049bc0:	f36f 1345 	bfc	r3, #5, #1
 8049bc4:	f884 3485 	strb.w	r3, [r4, #1157]	; 0x485
    if( MacCtx.MacState == LORAMAC_IDLE )
 8049bc8:	f8d4 3344 	ldr.w	r3, [r4, #836]	; 0x344
 8049bcc:	b96b      	cbnz	r3, 8049bea <LoRaMacProcess+0x27e>
        bool isStickyMacCommandPending = false;
 8049bce:	a820      	add	r0, sp, #128	; 0x80
 8049bd0:	f800 3d30 	strb.w	r3, [r0, #-48]!
        LoRaMacCommandsStickyCmdsPending( &isStickyMacCommandPending );
 8049bd4:	f001 fbf6 	bl	804b3c4 <LoRaMacCommandsStickyCmdsPending>
        if( isStickyMacCommandPending == true )
 8049bd8:	f89d 3050 	ldrb.w	r3, [sp, #80]	; 0x50
 8049bdc:	b12b      	cbz	r3, 8049bea <LoRaMacProcess+0x27e>
    MacCtx.MacFlags.Bits.MlmeSchedUplinkInd = 1;
 8049bde:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
 8049be2:	f043 0310 	orr.w	r3, r3, #16
 8049be6:	f884 3485 	strb.w	r3, [r4, #1157]	; 0x485
    MacCtx.AllowRequests = requestState;
 8049bea:	2301      	movs	r3, #1
 8049bec:	f884 3486 	strb.w	r3, [r4, #1158]	; 0x486
    if( MacCtx.MacFlags.Bits.MlmeInd == 1 )
 8049bf0:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
 8049bf4:	0718      	lsls	r0, r3, #28
 8049bf6:	d508      	bpl.n	8049c0a <LoRaMacProcess+0x29e>
        MacCtx.MacFlags.Bits.MlmeInd = 0;
 8049bf8:	f36f 03c3 	bfc	r3, #3, #1
 8049bfc:	f884 3485 	strb.w	r3, [r4, #1157]	; 0x485
        MacCtx.MacPrimitives->MacMlmeIndication( &MacCtx.MlmeIndication );
 8049c00:	f8d4 3348 	ldr.w	r3, [r4, #840]	; 0x348
 8049c04:	4823      	ldr	r0, [pc, #140]	; (8049c94 <LoRaMacProcess+0x328>)
 8049c06:	68db      	ldr	r3, [r3, #12]
 8049c08:	4798      	blx	r3
    if( MacCtx.MacFlags.Bits.MlmeSchedUplinkInd == 1 )
 8049c0a:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
 8049c0e:	06d9      	lsls	r1, r3, #27
 8049c10:	d510      	bpl.n	8049c34 <LoRaMacProcess+0x2c8>
        schduleUplinkIndication.MlmeIndication = MLME_SCHEDULE_UPLINK;
 8049c12:	2306      	movs	r3, #6
 8049c14:	f88d 3050 	strb.w	r3, [sp, #80]	; 0x50
        MacCtx.MacPrimitives->MacMlmeIndication( &schduleUplinkIndication );
 8049c18:	f8d4 3348 	ldr.w	r3, [r4, #840]	; 0x348
        schduleUplinkIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 8049c1c:	2500      	movs	r5, #0
        MacCtx.MacPrimitives->MacMlmeIndication( &schduleUplinkIndication );
 8049c1e:	68db      	ldr	r3, [r3, #12]
        schduleUplinkIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 8049c20:	f88d 5051 	strb.w	r5, [sp, #81]	; 0x51
        MacCtx.MacPrimitives->MacMlmeIndication( &schduleUplinkIndication );
 8049c24:	a814      	add	r0, sp, #80	; 0x50
 8049c26:	4798      	blx	r3
        MacCtx.MacFlags.Bits.MlmeSchedUplinkInd = 0;
 8049c28:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
 8049c2c:	f365 1304 	bfi	r3, r5, #4, #1
 8049c30:	f884 3485 	strb.w	r3, [r4, #1157]	; 0x485
    if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 8049c34:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
 8049c38:	079a      	lsls	r2, r3, #30
 8049c3a:	d508      	bpl.n	8049c4e <LoRaMacProcess+0x2e2>
        MacCtx.MacFlags.Bits.McpsInd = 0;
 8049c3c:	f36f 0341 	bfc	r3, #1, #1
 8049c40:	f884 3485 	strb.w	r3, [r4, #1157]	; 0x485
        MacCtx.MacPrimitives->MacMcpsIndication( &MacCtx.McpsIndication );
 8049c44:	f8d4 3348 	ldr.w	r3, [r4, #840]	; 0x348
 8049c48:	4813      	ldr	r0, [pc, #76]	; (8049c98 <LoRaMacProcess+0x32c>)
 8049c4a:	685b      	ldr	r3, [r3, #4]
 8049c4c:	4798      	blx	r3
    if( MacCtx.RxSlot == RX_SLOT_WIN_CLASS_C )
 8049c4e:	f894 3484 	ldrb.w	r3, [r4, #1156]	; 0x484
 8049c52:	2b02      	cmp	r3, #2
 8049c54:	d104      	bne.n	8049c60 <LoRaMacProcess+0x2f4>
    	PRINTF("Recebe em Classe C\r\n");
 8049c56:	4811      	ldr	r0, [pc, #68]	; (8049c9c <LoRaMacProcess+0x330>)
 8049c58:	f004 f8a0 	bl	804dd9c <TraceSend>
        OpenContinuousRxCWindow( );
 8049c5c:	f7fe fe00 	bl	8048860 <OpenContinuousRxCWindow>
}
 8049c60:	b021      	add	sp, #132	; 0x84
 8049c62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        txDone.Joined  = true;
 8049c66:	2201      	movs	r2, #1
 8049c68:	e6d1      	b.n	8049a0e <LoRaMacProcess+0xa2>
 8049c6a:	bf00      	nop
 8049c6c:	2000d294 	.word	0x2000d294
 8049c70:	080518f8 	.word	0x080518f8
 8049c74:	2000d618 	.word	0x2000d618
 8049c78:	2000d630 	.word	0x2000d630
 8049c7c:	2000d690 	.word	0x2000d690
 8049c80:	200108c4 	.word	0x200108c4
 8049c84:	200108c8 	.word	0x200108c8
 8049c88:	08051f5c 	.word	0x08051f5c
 8049c8c:	2000d6d4 	.word	0x2000d6d4
 8049c90:	2000d6e8 	.word	0x2000d6e8
 8049c94:	2000d6fc 	.word	0x2000d6fc
 8049c98:	2000d6b4 	.word	0x2000d6b4
 8049c9c:	08051f76 	.word	0x08051f76
    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 8049ca0:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 8049ca4:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 8049ca8:	2b01      	cmp	r3, #1
 8049caa:	d10c      	bne.n	8049cc6 <LoRaMacProcess+0x35a>
        if( LoRaMacClassBIsPingExpected( ) == true )
 8049cac:	f001 fa68 	bl	804b180 <LoRaMacClassBIsPingExpected>
 8049cb0:	4682      	mov	sl, r0
 8049cb2:	b1c8      	cbz	r0, 8049ce8 <LoRaMacProcess+0x37c>
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 8049cb4:	4658      	mov	r0, fp
 8049cb6:	f001 fa58 	bl	804b16a <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 8049cba:	4658      	mov	r0, fp
 8049cbc:	f001 fa5a 	bl	804b174 <LoRaMacClassBPingSlotTimerEvent>
            MacCtx.McpsIndication.RxSlot = RX_SLOT_WIN_CLASS_B_PING_SLOT;
 8049cc0:	2304      	movs	r3, #4
            MacCtx.McpsIndication.RxSlot = RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT;
 8049cc2:	f884 3431 	strb.w	r3, [r4, #1073]	; 0x431
    macHdr.Value = payload[pktHeaderLen++];
 8049cc6:	f899 a000 	ldrb.w	sl, [r9]
    switch( macHdr.Bits.MType )
 8049cca:	ea4f 135a 	mov.w	r3, sl, lsr #5
 8049cce:	3b01      	subs	r3, #1
 8049cd0:	2b06      	cmp	r3, #6
 8049cd2:	f200 81fe 	bhi.w	804a0d2 <LoRaMacProcess+0x766>
 8049cd6:	e8df f013 	tbh	[pc, r3, lsl #1]
 8049cda:	0013      	.short	0x0013
 8049cdc:	009401fc 	.word	0x009401fc
 8049ce0:	009101fc 	.word	0x009101fc
 8049ce4:	01e701fc 	.word	0x01e701fc
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 8049ce8:	f001 fa4c 	bl	804b184 <LoRaMacClassBIsMulticastExpected>
 8049cec:	2800      	cmp	r0, #0
 8049cee:	d0ea      	beq.n	8049cc6 <LoRaMacProcess+0x35a>
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 8049cf0:	4650      	mov	r0, sl
 8049cf2:	f001 fa3b 	bl	804b16c <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 8049cf6:	4650      	mov	r0, sl
 8049cf8:	f001 fa3d 	bl	804b176 <LoRaMacClassBMulticastSlotTimerEvent>
            MacCtx.McpsIndication.RxSlot = RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT;
 8049cfc:	2305      	movs	r3, #5
 8049cfe:	e7e0      	b.n	8049cc2 <LoRaMacProcess+0x356>
            macMsgJoinAccept.BufSize = size;
 8049d00:	fa5f f888 	uxtb.w	r8, r8
            if( MacCtx.NvmCtx->NetworkActivation != ACTIVATION_TYPE_NONE )
 8049d04:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
            macMsgJoinAccept.BufSize = size;
 8049d08:	f88d 802c 	strb.w	r8, [sp, #44]	; 0x2c
            if( MacCtx.NvmCtx->NetworkActivation != ACTIVATION_TYPE_NONE )
 8049d0c:	f893 61d4 	ldrb.w	r6, [r3, #468]	; 0x1d4
            macMsgJoinAccept.Buffer = payload;
 8049d10:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
            if( MacCtx.NvmCtx->NetworkActivation != ACTIVATION_TYPE_NONE )
 8049d14:	b11e      	cbz	r6, 8049d1e <LoRaMacProcess+0x3b2>
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8049d16:	2301      	movs	r3, #1
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_MIC_FAIL;
 8049d18:	f884 3421 	strb.w	r3, [r4, #1057]	; 0x421
 8049d1c:	e10e      	b.n	8049f3c <LoRaMacProcess+0x5d0>
            macCryptoStatus = LoRaMacCryptoHandleJoinAccept( JOIN_REQ, SecureElementGetJoinEui( ), &macMsgJoinAccept );
 8049d1e:	f7fe fc19 	bl	8048554 <SecureElementGetJoinEui>
 8049d22:	aa0a      	add	r2, sp, #40	; 0x28
 8049d24:	4601      	mov	r1, r0
 8049d26:	20ff      	movs	r0, #255	; 0xff
 8049d28:	f001 ffa8 	bl	804bc7c <LoRaMacCryptoHandleJoinAccept>
            if( LORAMAC_CRYPTO_SUCCESS == macCryptoStatus )
 8049d2c:	2800      	cmp	r0, #0
 8049d2e:	d15d      	bne.n	8049dec <LoRaMacProcess+0x480>
                MacCtx.NvmCtx->NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[2] << 16 );
 8049d30:	f89d 2033 	ldrb.w	r2, [sp, #51]	; 0x33
                MacCtx.NvmCtx->NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[1] << 8 );
 8049d34:	f89d 1032 	ldrb.w	r1, [sp, #50]	; 0x32
                MacCtx.NvmCtx->NetID = ( uint32_t ) macMsgJoinAccept.NetID[0];
 8049d38:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
                MacCtx.NvmCtx->NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[2] << 16 );
 8049d3c:	0412      	lsls	r2, r2, #16
 8049d3e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
                MacCtx.NvmCtx->NetID = ( uint32_t ) macMsgJoinAccept.NetID[0];
 8049d42:	f89d 1031 	ldrb.w	r1, [sp, #49]	; 0x31
                MacCtx.NvmCtx->NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[2] << 16 );
 8049d46:	430a      	orrs	r2, r1
 8049d48:	649a      	str	r2, [r3, #72]	; 0x48
                MacCtx.NvmCtx->DevAddr = macMsgJoinAccept.DevAddr;
 8049d4a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8049d4c:	64da      	str	r2, [r3, #76]	; 0x4c
                MacCtx.NvmCtx->MacParams.Rx1DrOffset = macMsgJoinAccept.DLSettings.Bits.RX1DRoffset;
 8049d4e:	f89d 2038 	ldrb.w	r2, [sp, #56]	; 0x38
 8049d52:	f3c2 1202 	ubfx	r2, r2, #4, #3
 8049d56:	f883 2119 	strb.w	r2, [r3, #281]	; 0x119
                MacCtx.NvmCtx->MacParams.Rx2Channel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 8049d5a:	f89d 2038 	ldrb.w	r2, [sp, #56]	; 0x38
 8049d5e:	f3c2 0203 	ubfx	r2, r2, #0, #4
 8049d62:	f883 2120 	strb.w	r2, [r3, #288]	; 0x120
                MacCtx.NvmCtx->MacParams.RxCChannel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 8049d66:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
                MacCtx.NvmCtx->MacParams.ReceiveDelay1 = macMsgJoinAccept.RxDelay;
 8049d6a:	f89d 2039 	ldrb.w	r2, [sp, #57]	; 0x39
                if( MacCtx.NvmCtx->MacParams.ReceiveDelay1 == 0 )
 8049d6e:	b3da      	cbz	r2, 8049de8 <LoRaMacProcess+0x47c>
                    MacCtx.NvmCtx->MacParams.ReceiveDelay1 = 1;
 8049d70:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
                MacCtx.NvmCtx->MacParams.ReceiveDelay1 *= 1000;
 8049d74:	f8d3 1108 	ldr.w	r1, [r3, #264]	; 0x108
 8049d78:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8049d7c:	434a      	muls	r2, r1
 8049d7e:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
                MacCtx.NvmCtx->Version.Fields.Minor = 0;
 8049d82:	2600      	movs	r6, #0
                MacCtx.NvmCtx->MacParams.ReceiveDelay2 = MacCtx.NvmCtx->MacParams.ReceiveDelay1 + 1000;
 8049d84:	f502 727a 	add.w	r2, r2, #1000	; 0x3e8
                applyCFList.Size = size - 17;
 8049d88:	f1a8 0811 	sub.w	r8, r8, #17
                MacCtx.NvmCtx->MacParams.ReceiveDelay2 = MacCtx.NvmCtx->MacParams.ReceiveDelay1 + 1000;
 8049d8c:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
                MacCtx.NvmCtx->Version.Fields.Minor = 0;
 8049d90:	f883 61d2 	strb.w	r6, [r3, #466]	; 0x1d2
                applyCFList.Size = size - 17;
 8049d94:	f88d 8024 	strb.w	r8, [sp, #36]	; 0x24
                applyCFList.Payload = macMsgJoinAccept.CFList;
 8049d98:	f10d 023a 	add.w	r2, sp, #58	; 0x3a
                RegionApplyCFList( MacCtx.NvmCtx->Region, &applyCFList );
 8049d9c:	7818      	ldrb	r0, [r3, #0]
                applyCFList.Payload = macMsgJoinAccept.CFList;
 8049d9e:	9208      	str	r2, [sp, #32]
                RegionApplyCFList( MacCtx.NvmCtx->Region, &applyCFList );
 8049da0:	a908      	add	r1, sp, #32
 8049da2:	f002 f99e 	bl	804c0e2 <RegionApplyCFList>
                MacCtx.NvmCtx->NetworkActivation = ACTIVATION_TYPE_OTAA;
 8049da6:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 8049daa:	2202      	movs	r2, #2
 8049dac:	f883 21d4 	strb.w	r2, [r3, #468]	; 0x1d4
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 8049db0:	4630      	mov	r0, r6
 8049db2:	f001 fbbf 	bl	804b534 <LoRaMacConfirmQueueIsCmdActive>
 8049db6:	b118      	cbz	r0, 8049dc0 <LoRaMacProcess+0x454>
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_JOIN );
 8049db8:	4631      	mov	r1, r6
 8049dba:	4630      	mov	r0, r6
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
 8049dbc:	f001 fb6e 	bl	804b49c <LoRaMacConfirmQueueSetStatus>
    if( MacCtx.NodeAckRequested == true )
 8049dc0:	f894 3418 	ldrb.w	r3, [r4, #1048]	; 0x418
 8049dc4:	2b00      	cmp	r3, #0
 8049dc6:	f000 818a 	beq.w	804a0de <LoRaMacProcess+0x772>
        if( MacCtx.McpsConfirm.AckReceived == true )
 8049dca:	f894 3444 	ldrb.w	r3, [r4, #1092]	; 0x444
 8049dce:	b113      	cbz	r3, 8049dd6 <LoRaMacProcess+0x46a>
            OnAckTimeoutTimerEvent( NULL );
 8049dd0:	2000      	movs	r0, #0
 8049dd2:	f7fe fc41 	bl	8048658 <OnAckTimeoutTimerEvent>
    MacCtx.MacFlags.Bits.MacDone = 1;
 8049dd6:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
 8049dda:	f043 0320 	orr.w	r3, r3, #32
 8049dde:	f884 3485 	strb.w	r3, [r4, #1157]	; 0x485
    UpdateRxSlotIdleState( );
 8049de2:	f7fe fbc9 	bl	8048578 <UpdateRxSlotIdleState>
 8049de6:	e668      	b.n	8049aba <LoRaMacProcess+0x14e>
                    MacCtx.NvmCtx->MacParams.ReceiveDelay1 = 1;
 8049de8:	2201      	movs	r2, #1
 8049dea:	e7c1      	b.n	8049d70 <LoRaMacProcess+0x404>
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 8049dec:	4630      	mov	r0, r6
 8049dee:	f001 fba1 	bl	804b534 <LoRaMacConfirmQueueIsCmdActive>
 8049df2:	2800      	cmp	r0, #0
 8049df4:	d0e4      	beq.n	8049dc0 <LoRaMacProcess+0x454>
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
 8049df6:	4631      	mov	r1, r6
 8049df8:	2007      	movs	r0, #7
 8049dfa:	e7df      	b.n	8049dbc <LoRaMacProcess+0x450>
            MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 8049dfc:	2301      	movs	r3, #1
 8049dfe:	f884 3420 	strb.w	r3, [r4, #1056]	; 0x420
            getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 8049e02:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 8049e06:	f893 212d 	ldrb.w	r2, [r3, #301]	; 0x12d
 8049e0a:	f88d 2016 	strb.w	r2, [sp, #22]
            getPhy.Datarate = MacCtx.McpsIndication.RxDatarate;
 8049e0e:	f894 2424 	ldrb.w	r2, [r4, #1060]	; 0x424
 8049e12:	f88d 2015 	strb.w	r2, [sp, #21]
            getPhy.Attribute = PHY_MAX_PAYLOAD;
 8049e16:	220d      	movs	r2, #13
 8049e18:	f88d 2014 	strb.w	r2, [sp, #20]
            if( MacCtx.NvmCtx->RepeaterSupport == true )
 8049e1c:	f893 213f 	ldrb.w	r2, [r3, #319]	; 0x13f
 8049e20:	b112      	cbz	r2, 8049e28 <LoRaMacProcess+0x4bc>
                getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 8049e22:	220e      	movs	r2, #14
 8049e24:	f88d 2014 	strb.w	r2, [sp, #20]
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8049e28:	7818      	ldrb	r0, [r3, #0]
 8049e2a:	a905      	add	r1, sp, #20
 8049e2c:	f002 f933 	bl	804c096 <RegionGetPhyParam>
            if( MAX( 0, ( int16_t )( ( int16_t ) size - ( int16_t ) LORA_MAC_FRMPAYLOAD_OVERHEAD ) ) > ( int16_t )phyParam.Value )
 8049e30:	f1a8 030d 	sub.w	r3, r8, #13
 8049e34:	b21b      	sxth	r3, r3
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8049e36:	9006      	str	r0, [sp, #24]
            if( MAX( 0, ( int16_t )( ( int16_t ) size - ( int16_t ) LORA_MAC_FRMPAYLOAD_OVERHEAD ) ) > ( int16_t )phyParam.Value )
 8049e38:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8049e3c:	b200      	sxth	r0, r0
 8049e3e:	4283      	cmp	r3, r0
 8049e40:	f73f af69 	bgt.w	8049d16 <LoRaMacProcess+0x3aa>
            macMsgData.FRMPayload = MacCtx.RxPayload;
 8049e44:	4baa      	ldr	r3, [pc, #680]	; (804a0f0 <LoRaMacProcess+0x784>)
 8049e46:	931d      	str	r3, [sp, #116]	; 0x74
            if( LORAMAC_PARSER_SUCCESS != LoRaMacParserData( &macMsgData ) )
 8049e48:	f10d 0b50 	add.w	fp, sp, #80	; 0x50
            macMsgData.FRMPayloadSize = LORAMAC_PHY_MAXPAYLOAD;
 8049e4c:	23ff      	movs	r3, #255	; 0xff
            if( LORAMAC_PARSER_SUCCESS != LoRaMacParserData( &macMsgData ) )
 8049e4e:	4658      	mov	r0, fp
            macMsgData.Buffer = payload;
 8049e50:	f8cd 9050 	str.w	r9, [sp, #80]	; 0x50
            macMsgData.BufSize = size;
 8049e54:	f88d 8054 	strb.w	r8, [sp, #84]	; 0x54
            macMsgData.FRMPayloadSize = LORAMAC_PHY_MAXPAYLOAD;
 8049e58:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
            if( LORAMAC_PARSER_SUCCESS != LoRaMacParserData( &macMsgData ) )
 8049e5c:	f002 f81c 	bl	804be98 <LoRaMacParserData>
 8049e60:	2800      	cmp	r0, #0
 8049e62:	f47f af58 	bne.w	8049d16 <LoRaMacProcess+0x3aa>
            MacCtx.McpsIndication.DevAddress = macMsgData.FHDR.DevAddr;
 8049e66:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8049e68:	f8c4 3438 	str.w	r3, [r4, #1080]	; 0x438
            if( LORAMAC_STATUS_OK != DetermineFrameType( &macMsgData, &fType ) )
 8049e6c:	a908      	add	r1, sp, #32
 8049e6e:	4658      	mov	r0, fp
 8049e70:	f7ff fd5a 	bl	8049928 <DetermineFrameType>
 8049e74:	2800      	cmp	r0, #0
 8049e76:	f47f af4e 	bne.w	8049d16 <LoRaMacProcess+0x3aa>
                if( ( MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 8049e7a:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 8049e7e:	9916      	ldr	r1, [sp, #88]	; 0x58
            downLinkCounter = 0;
 8049e80:	9007      	str	r0, [sp, #28]
 8049e82:	461a      	mov	r2, r3
                if( ( MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 8049e84:	4681      	mov	r9, r0
 8049e86:	6d50      	ldr	r0, [r2, #84]	; 0x54
 8049e88:	9003      	str	r0, [sp, #12]
 8049e8a:	4288      	cmp	r0, r1
 8049e8c:	d114      	bne.n	8049eb8 <LoRaMacProcess+0x54c>
 8049e8e:	f892 0051 	ldrb.w	r0, [r2, #81]	; 0x51
 8049e92:	b188      	cbz	r0, 8049eb8 <LoRaMacProcess+0x54c>
                    addrID = MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.GroupID;
 8049e94:	2028      	movs	r0, #40	; 0x28
 8049e96:	fb00 3009 	mla	r0, r0, r9, r3
                    downLinkCounter = *( MacCtx.NvmCtx->MulticastChannelList[i].DownLinkCounter );
 8049e9a:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
                    addrID = MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.GroupID;
 8049e9c:	f890 9052 	ldrb.w	r9, [r0, #82]	; 0x52
                    downLinkCounter = *( MacCtx.NvmCtx->MulticastChannelList[i].DownLinkCounter );
 8049ea0:	6812      	ldr	r2, [r2, #0]
 8049ea2:	9207      	str	r2, [sp, #28]
                    if( MacCtx.NvmCtx->DeviceClass == CLASS_C )
 8049ea4:	f893 20f0 	ldrb.w	r2, [r3, #240]	; 0xf0
 8049ea8:	2a02      	cmp	r2, #2
 8049eaa:	d102      	bne.n	8049eb2 <LoRaMacProcess+0x546>
                        MacCtx.McpsIndication.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 8049eac:	2203      	movs	r2, #3
 8049eae:	f884 2431 	strb.w	r2, [r4, #1073]	; 0x431
                    multicast = 1;
 8049eb2:	f04f 0801 	mov.w	r8, #1
 8049eb6:	e009      	b.n	8049ecc <LoRaMacProcess+0x560>
 8049eb8:	f109 0901 	add.w	r9, r9, #1
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8049ebc:	f1b9 0f04 	cmp.w	r9, #4
 8049ec0:	f102 0228 	add.w	r2, r2, #40	; 0x28
 8049ec4:	d1df      	bne.n	8049e86 <LoRaMacProcess+0x51a>
    uint32_t address = MacCtx.NvmCtx->DevAddr;
 8049ec6:	9603      	str	r6, [sp, #12]
            multicast = 0;
 8049ec8:	f04f 0800 	mov.w	r8, #0
            getPhy.Attribute = PHY_MAX_FCNT_GAP;
 8049ecc:	2215      	movs	r2, #21
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8049ece:	a905      	add	r1, sp, #20
 8049ed0:	7818      	ldrb	r0, [r3, #0]
            getPhy.Attribute = PHY_MAX_FCNT_GAP;
 8049ed2:	f88d 2014 	strb.w	r2, [sp, #20]
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8049ed6:	f002 f8de 	bl	804c096 <RegionGetPhyParam>
            macCryptoStatus = GetFCntDown( addrID, fType, &macMsgData, MacCtx.NvmCtx->Version, phyParam.Value, &fCntID, &downLinkCounter );
 8049eda:	f8d4 2488 	ldr.w	r2, [r4, #1160]	; 0x488
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8049ede:	9006      	str	r0, [sp, #24]
            macCryptoStatus = GetFCntDown( addrID, fType, &macMsgData, MacCtx.NvmCtx->Version, phyParam.Value, &fCntID, &downLinkCounter );
 8049ee0:	f89d 3020 	ldrb.w	r3, [sp, #32]
 8049ee4:	f892 21d2 	ldrb.w	r2, [r2, #466]	; 0x1d2
 8049ee8:	b281      	uxth	r1, r0
    switch( addrID )
 8049eea:	f1b9 0f04 	cmp.w	r9, #4
 8049eee:	d840      	bhi.n	8049f72 <LoRaMacProcess+0x606>
 8049ef0:	e8df f009 	tbb	[pc, r9]
 8049ef4:	312f3303 	.word	0x312f3303
 8049ef8:	27          	.byte	0x27
 8049ef9:	00          	.byte	0x00
            *fCntID = MC_FCNT_DOWN_0;
 8049efa:	2604      	movs	r6, #4
    return LoRaMacCryptoGetFCntDown( *fCntID, maxFCntGap, macMsg->FHDR.FCnt, currentDown );
 8049efc:	ab07      	add	r3, sp, #28
 8049efe:	f8bd 205e 	ldrh.w	r2, [sp, #94]	; 0x5e
 8049f02:	4630      	mov	r0, r6
 8049f04:	f001 fd0e 	bl	804b924 <LoRaMacCryptoGetFCntDown>
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 8049f08:	b3a8      	cbz	r0, 8049f76 <LoRaMacProcess+0x60a>
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED )
 8049f0a:	2807      	cmp	r0, #7
 8049f0c:	d12b      	bne.n	8049f66 <LoRaMacProcess+0x5fa>
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_DOWNLINK_REPEATED;
 8049f0e:	2308      	movs	r3, #8
 8049f10:	f884 3421 	strb.w	r3, [r4, #1057]	; 0x421
                    if( ( MacCtx.NvmCtx->Version.Fields.Minor == 0 ) && ( macHdr.Bits.MType == FRAME_TYPE_DATA_CONFIRMED_DOWN ) && ( MacCtx.NvmCtx->LastRxMic == macMsgData.MIC ) )
 8049f14:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 8049f18:	f893 21d2 	ldrb.w	r2, [r3, #466]	; 0x1d2
 8049f1c:	b95a      	cbnz	r2, 8049f36 <LoRaMacProcess+0x5ca>
 8049f1e:	f00a 02e0 	and.w	r2, sl, #224	; 0xe0
 8049f22:	2aa0      	cmp	r2, #160	; 0xa0
 8049f24:	d107      	bne.n	8049f36 <LoRaMacProcess+0x5ca>
 8049f26:	f8d3 11d8 	ldr.w	r1, [r3, #472]	; 0x1d8
 8049f2a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8049f2c:	4291      	cmp	r1, r2
 8049f2e:	d102      	bne.n	8049f36 <LoRaMacProcess+0x5ca>
                        MacCtx.NvmCtx->SrvAckRequested = true;
 8049f30:	2201      	movs	r2, #1
 8049f32:	f883 21c0 	strb.w	r2, [r3, #448]	; 0x1c0
                MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 8049f36:	9b07      	ldr	r3, [sp, #28]
 8049f38:	f8c4 3434 	str.w	r3, [r4, #1076]	; 0x434
                PrepareRxDoneAbort( );
 8049f3c:	f7fe fbb0 	bl	80486a0 <PrepareRxDoneAbort>
 8049f40:	e5bb      	b.n	8049aba <LoRaMacProcess+0x14e>
            if( lrWanVersion.Fields.Minor == 1 )
 8049f42:	2a01      	cmp	r2, #1
 8049f44:	d10b      	bne.n	8049f5e <LoRaMacProcess+0x5f2>
                if( ( fType == FRAME_TYPE_A ) || ( fType == FRAME_TYPE_D ) )
 8049f46:	b163      	cbz	r3, 8049f62 <LoRaMacProcess+0x5f6>
                    *fCntID = A_FCNT_DOWN;
 8049f48:	2b03      	cmp	r3, #3
 8049f4a:	bf14      	ite	ne
 8049f4c:	2601      	movne	r6, #1
 8049f4e:	2602      	moveq	r6, #2
 8049f50:	e7d4      	b.n	8049efc <LoRaMacProcess+0x590>
            *fCntID = MC_FCNT_DOWN_2;
 8049f52:	2606      	movs	r6, #6
 8049f54:	e7d2      	b.n	8049efc <LoRaMacProcess+0x590>
            *fCntID = MC_FCNT_DOWN_3;
 8049f56:	2607      	movs	r6, #7
 8049f58:	e7d0      	b.n	8049efc <LoRaMacProcess+0x590>
            *fCntID = MC_FCNT_DOWN_1;
 8049f5a:	2605      	movs	r6, #5
 8049f5c:	e7ce      	b.n	8049efc <LoRaMacProcess+0x590>
                *fCntID = FCNT_DOWN;
 8049f5e:	2603      	movs	r6, #3
 8049f60:	e7cc      	b.n	8049efc <LoRaMacProcess+0x590>
                    *fCntID = A_FCNT_DOWN;
 8049f62:	2602      	movs	r6, #2
 8049f64:	e7ca      	b.n	8049efc <LoRaMacProcess+0x590>
                else if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_MAX_GAP_FCNT )
 8049f66:	2808      	cmp	r0, #8
 8049f68:	d103      	bne.n	8049f72 <LoRaMacProcess+0x606>
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_DOWNLINK_TOO_MANY_FRAMES_LOSS;
 8049f6a:	230a      	movs	r3, #10
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8049f6c:	f884 3421 	strb.w	r3, [r4, #1057]	; 0x421
 8049f70:	e7e1      	b.n	8049f36 <LoRaMacProcess+0x5ca>
 8049f72:	2301      	movs	r3, #1
 8049f74:	e7fa      	b.n	8049f6c <LoRaMacProcess+0x600>
            macCryptoStatus = LoRaMacCryptoUnsecureMessage( addrID, address, fCntID, downLinkCounter, &macMsgData );
 8049f76:	f8cd b000 	str.w	fp, [sp]
 8049f7a:	9b07      	ldr	r3, [sp, #28]
 8049f7c:	9903      	ldr	r1, [sp, #12]
 8049f7e:	4632      	mov	r2, r6
 8049f80:	4648      	mov	r0, r9
 8049f82:	f001 fdb3 	bl	804baec <LoRaMacCryptoUnsecureMessage>
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 8049f86:	b120      	cbz	r0, 8049f92 <LoRaMacProcess+0x626>
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_ADDRESS )
 8049f88:	2802      	cmp	r0, #2
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ADDRESS_FAIL;
 8049f8a:	bf0c      	ite	eq
 8049f8c:	230b      	moveq	r3, #11
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_MIC_FAIL;
 8049f8e:	230c      	movne	r3, #12
 8049f90:	e6c2      	b.n	8049d18 <LoRaMacProcess+0x3ac>
            MacCtx.McpsIndication.FramePending = macMsgData.FHDR.FCtrl.Bits.FPending;
 8049f92:	f89d 305c 	ldrb.w	r3, [sp, #92]	; 0x5c
            if( ( MacCtx.McpsIndication.RxSlot == RX_SLOT_WIN_1 ) ||
 8049f96:	f894 1431 	ldrb.w	r1, [r4, #1073]	; 0x431
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 8049f9a:	f884 0421 	strb.w	r0, [r4, #1057]	; 0x421
            MacCtx.McpsIndication.FramePending = macMsgData.FHDR.FCtrl.Bits.FPending;
 8049f9e:	f3c3 1200 	ubfx	r2, r3, #4, #1
            if( ( MacCtx.McpsIndication.RxSlot == RX_SLOT_WIN_1 ) ||
 8049fa2:	2901      	cmp	r1, #1
            MacCtx.McpsIndication.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 8049fa4:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8049fa8:	f884 3432 	strb.w	r3, [r4, #1074]	; 0x432
            MacCtx.McpsConfirm.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 8049fac:	f884 3444 	strb.w	r3, [r4, #1092]	; 0x444
                MacCtx.NvmCtx->AdrAckCounter = 0;
 8049fb0:	bf98      	it	ls
 8049fb2:	f8d4 3488 	ldrls.w	r3, [r4, #1160]	; 0x488
            MacCtx.McpsIndication.FramePending = macMsgData.FHDR.FCtrl.Bits.FPending;
 8049fb6:	f884 2425 	strb.w	r2, [r4, #1061]	; 0x425
            MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 8049fba:	9a07      	ldr	r2, [sp, #28]
            MacCtx.McpsIndication.Multicast = multicast;
 8049fbc:	f884 8422 	strb.w	r8, [r4, #1058]	; 0x422
            MacCtx.McpsIndication.Buffer = NULL;
 8049fc0:	f8c4 0428 	str.w	r0, [r4, #1064]	; 0x428
            MacCtx.McpsIndication.BufferSize = 0;
 8049fc4:	f884 042c 	strb.w	r0, [r4, #1068]	; 0x42c
            MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 8049fc8:	f8c4 2434 	str.w	r2, [r4, #1076]	; 0x434
            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 8049fcc:	f884 0441 	strb.w	r0, [r4, #1089]	; 0x441
                MacCtx.NvmCtx->AdrAckCounter = 0;
 8049fd0:	bf98      	it	ls
 8049fd2:	f8c3 00f4 	strls.w	r0, [r3, #244]	; 0xf4
            if( multicast == 1 )
 8049fd6:	f1b8 0f00 	cmp.w	r8, #0
 8049fda:	d01b      	beq.n	804a014 <LoRaMacProcess+0x6a8>
                MacCtx.McpsIndication.McpsIndication = MCPS_MULTICAST;
 8049fdc:	2302      	movs	r3, #2
    if( rxSlot == RX_SLOT_WIN_1 || rxSlot == RX_SLOT_WIN_2  )
 8049fde:	2901      	cmp	r1, #1
                    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 8049fe0:	f884 3420 	strb.w	r3, [r4, #1056]	; 0x420
            RemoveMacCommands( MacCtx.McpsIndication.RxSlot, macMsgData.FHDR.FCtrl, MacCtx.McpsConfirm.McpsRequest );
 8049fe4:	f894 2440 	ldrb.w	r2, [r4, #1088]	; 0x440
 8049fe8:	f89d 305c 	ldrb.w	r3, [sp, #92]	; 0x5c
    if( rxSlot == RX_SLOT_WIN_1 || rxSlot == RX_SLOT_WIN_2  )
 8049fec:	d805      	bhi.n	8049ffa <LoRaMacProcess+0x68e>
        if( request == MCPS_CONFIRMED )
 8049fee:	2a01      	cmp	r2, #1
 8049ff0:	d101      	bne.n	8049ff6 <LoRaMacProcess+0x68a>
            if( fCtrl.Bits.Ack == 1 )
 8049ff2:	069b      	lsls	r3, r3, #26
 8049ff4:	d501      	bpl.n	8049ffa <LoRaMacProcess+0x68e>
                LoRaMacCommandsRemoveStickyAnsCmds( );
 8049ff6:	f001 f99d 	bl	804b334 <LoRaMacCommandsRemoveStickyAnsCmds>
            PRINTF("FRame type: %d\r\n", fType);
 8049ffa:	f89d 1020 	ldrb.w	r1, [sp, #32]
 8049ffe:	483d      	ldr	r0, [pc, #244]	; (804a0f4 <LoRaMacProcess+0x788>)
 804a000:	f003 fecc 	bl	804dd9c <TraceSend>
            switch( fType )
 804a004:	f89d 3020 	ldrb.w	r3, [sp, #32]
 804a008:	2b03      	cmp	r3, #3
 804a00a:	d847      	bhi.n	804a09c <LoRaMacProcess+0x730>
 804a00c:	e8df f003 	tbb	[pc, r3]
 804a010:	1f412e17 	.word	0x1f412e17
                if( macHdr.Bits.MType == FRAME_TYPE_DATA_CONFIRMED_DOWN )
 804a014:	f00a 03e0 	and.w	r3, sl, #224	; 0xe0
 804a018:	2ba0      	cmp	r3, #160	; 0xa0
 804a01a:	f8d4 2488 	ldr.w	r2, [r4, #1160]	; 0x488
 804a01e:	d10a      	bne.n	804a036 <LoRaMacProcess+0x6ca>
                    if( MacCtx.NvmCtx->Version.Fields.Minor == 0 )
 804a020:	f892 01d2 	ldrb.w	r0, [r2, #466]	; 0x1d2
                    MacCtx.NvmCtx->SrvAckRequested = true;
 804a024:	2301      	movs	r3, #1
 804a026:	f882 31c0 	strb.w	r3, [r2, #448]	; 0x1c0
                    if( MacCtx.NvmCtx->Version.Fields.Minor == 0 )
 804a02a:	2800      	cmp	r0, #0
 804a02c:	d1d7      	bne.n	8049fde <LoRaMacProcess+0x672>
                        MacCtx.NvmCtx->LastRxMic = macMsgData.MIC;
 804a02e:	981f      	ldr	r0, [sp, #124]	; 0x7c
 804a030:	f8c2 01d8 	str.w	r0, [r2, #472]	; 0x1d8
 804a034:	e7d3      	b.n	8049fde <LoRaMacProcess+0x672>
                    MacCtx.NvmCtx->SrvAckRequested = false;
 804a036:	2300      	movs	r3, #0
 804a038:	f882 31c0 	strb.w	r3, [r2, #448]	; 0x1c0
 804a03c:	e7cf      	b.n	8049fde <LoRaMacProcess+0x672>
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.McpsIndication.RxSlot );
 804a03e:	f89d 105c 	ldrb.w	r1, [sp, #92]	; 0x5c
 804a042:	463a      	mov	r2, r7
 804a044:	f001 010f 	and.w	r1, r1, #15
 804a048:	a818      	add	r0, sp, #96	; 0x60
 804a04a:	f7fe fdb5 	bl	8048bb8 <ProcessMacCommands.isra.1.constprop.7>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 804a04e:	f89d 3070 	ldrb.w	r3, [sp, #112]	; 0x70
 804a052:	f884 3423 	strb.w	r3, [r4, #1059]	; 0x423
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 804a056:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 804a058:	f8c4 3428 	str.w	r3, [r4, #1064]	; 0x428
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 804a05c:	f89d 3078 	ldrb.w	r3, [sp, #120]	; 0x78
 804a060:	f884 342c 	strb.w	r3, [r4, #1068]	; 0x42c
                    MacCtx.McpsIndication.RxData = true;
 804a064:	2301      	movs	r3, #1
 804a066:	f884 342d 	strb.w	r3, [r4, #1069]	; 0x42d
 804a06a:	e00b      	b.n	804a084 <LoRaMacProcess+0x718>
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.McpsIndication.RxSlot );
 804a06c:	f89d 105c 	ldrb.w	r1, [sp, #92]	; 0x5c
 804a070:	463a      	mov	r2, r7
 804a072:	f001 010f 	and.w	r1, r1, #15
 804a076:	a818      	add	r0, sp, #96	; 0x60
                    ProcessMacCommands( macMsgData.FRMPayload, 0, macMsgData.FRMPayloadSize, snr, MacCtx.McpsIndication.RxSlot );
 804a078:	f7fe fd9e 	bl	8048bb8 <ProcessMacCommands.isra.1.constprop.7>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 804a07c:	f89d 3070 	ldrb.w	r3, [sp, #112]	; 0x70
 804a080:	f884 3423 	strb.w	r3, [r4, #1059]	; 0x423
            MacCtx.MacFlags.Bits.McpsInd = 1;
 804a084:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
 804a088:	f043 0302 	orr.w	r3, r3, #2
 804a08c:	f884 3485 	strb.w	r3, [r4, #1157]	; 0x485
 804a090:	e696      	b.n	8049dc0 <LoRaMacProcess+0x454>
                    ProcessMacCommands( macMsgData.FRMPayload, 0, macMsgData.FRMPayloadSize, snr, MacCtx.McpsIndication.RxSlot );
 804a092:	463a      	mov	r2, r7
 804a094:	f89d 1078 	ldrb.w	r1, [sp, #120]	; 0x78
 804a098:	981d      	ldr	r0, [sp, #116]	; 0x74
 804a09a:	e7ed      	b.n	804a078 <LoRaMacProcess+0x70c>
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 804a09c:	2301      	movs	r3, #1
 804a09e:	f884 3421 	strb.w	r3, [r4, #1057]	; 0x421
                    PrepareRxDoneAbort( );
 804a0a2:	f7fe fafd 	bl	80486a0 <PrepareRxDoneAbort>
 804a0a6:	e7ed      	b.n	804a084 <LoRaMacProcess+0x718>
            memcpy1( MacCtx.RxPayload, &payload[pktHeaderLen], size - pktHeaderLen );
 804a0a8:	4e11      	ldr	r6, [pc, #68]	; (804a0f0 <LoRaMacProcess+0x784>)
 804a0aa:	f108 38ff 	add.w	r8, r8, #4294967295
 804a0ae:	fa1f f288 	uxth.w	r2, r8
 804a0b2:	f109 0101 	add.w	r1, r9, #1
 804a0b6:	4630      	mov	r0, r6
 804a0b8:	f003 fed5 	bl	804de66 <memcpy1>
            MacCtx.McpsIndication.McpsIndication = MCPS_PROPRIETARY;
 804a0bc:	2303      	movs	r3, #3
 804a0be:	f884 3420 	strb.w	r3, [r4, #1056]	; 0x420
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 804a0c2:	2300      	movs	r3, #0
 804a0c4:	f884 3421 	strb.w	r3, [r4, #1057]	; 0x421
            MacCtx.McpsIndication.Buffer = MacCtx.RxPayload;
 804a0c8:	f8c4 6428 	str.w	r6, [r4, #1064]	; 0x428
            MacCtx.McpsIndication.BufferSize = size - pktHeaderLen;
 804a0cc:	f884 842c 	strb.w	r8, [r4, #1068]	; 0x42c
 804a0d0:	e7d8      	b.n	804a084 <LoRaMacProcess+0x718>
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 804a0d2:	2301      	movs	r3, #1
 804a0d4:	f884 3421 	strb.w	r3, [r4, #1057]	; 0x421
            PrepareRxDoneAbort( );
 804a0d8:	f7fe fae2 	bl	80486a0 <PrepareRxDoneAbort>
 804a0dc:	e670      	b.n	8049dc0 <LoRaMacProcess+0x454>
        if( MacCtx.NvmCtx->DeviceClass == CLASS_C )
 804a0de:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 804a0e2:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 804a0e6:	2b02      	cmp	r3, #2
 804a0e8:	f47f ae75 	bne.w	8049dd6 <LoRaMacProcess+0x46a>
 804a0ec:	e670      	b.n	8049dd0 <LoRaMacProcess+0x464>
 804a0ee:	bf00      	nop
 804a0f0:	2000d4d0 	.word	0x2000d4d0
 804a0f4:	08051f65 	.word	0x08051f65
    if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 804a0f8:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
 804a0fc:	075d      	lsls	r5, r3, #29
 804a0fe:	d50f      	bpl.n	804a120 <LoRaMacProcess+0x7b4>
        if( ( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true ) )
 804a100:	2000      	movs	r0, #0
 804a102:	f001 fa17 	bl	804b534 <LoRaMacConfirmQueueIsCmdActive>
 804a106:	b390      	cbz	r0, 804a16e <LoRaMacProcess+0x802>
            if( LoRaMacConfirmQueueGetStatus( MLME_JOIN ) == LORAMAC_EVENT_INFO_STATUS_OK )
 804a108:	2000      	movs	r0, #0
 804a10a:	f001 f9e1 	bl	804b4d0 <LoRaMacConfirmQueueGetStatus>
 804a10e:	b908      	cbnz	r0, 804a114 <LoRaMacProcess+0x7a8>
                MacCtx.ChannelsNbTransCounter = 0;
 804a110:	f884 0414 	strb.w	r0, [r4, #1044]	; 0x414
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 804a114:	f8d4 3344 	ldr.w	r3, [r4, #836]	; 0x344
 804a118:	f023 0302 	bic.w	r3, r3, #2
 804a11c:	f8c4 3344 	str.w	r3, [r4, #836]	; 0x344
    if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 804a120:	f894 1485 	ldrb.w	r1, [r4, #1157]	; 0x485
 804a124:	07c8      	lsls	r0, r1, #31
 804a126:	f57f ad1b 	bpl.w	8049b60 <LoRaMacProcess+0x1f4>
        if( ( MacCtx.McpsConfirm.McpsRequest == MCPS_UNCONFIRMED ) ||
 804a12a:	f894 3440 	ldrb.w	r3, [r4, #1088]	; 0x440
 804a12e:	b10b      	cbz	r3, 804a134 <LoRaMacProcess+0x7c8>
 804a130:	2b03      	cmp	r3, #3
 804a132:	d127      	bne.n	804a184 <LoRaMacProcess+0x818>
        MacCtx.NvmCtx->MacParams.ChannelsNbTrans )
 804a134:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    if( MacCtx.ChannelsNbTransCounter >=
 804a138:	f894 0414 	ldrb.w	r0, [r4, #1044]	; 0x414
 804a13c:	f893 2118 	ldrb.w	r2, [r3, #280]	; 0x118
 804a140:	4290      	cmp	r0, r2
 804a142:	d208      	bcs.n	804a156 <LoRaMacProcess+0x7ea>
    else if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 804a144:	078a      	lsls	r2, r1, #30
 804a146:	d552      	bpl.n	804a1ee <LoRaMacProcess+0x882>
        if( MacCtx.NvmCtx->DeviceClass == CLASS_A )
 804a148:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 804a14c:	b11b      	cbz	r3, 804a156 <LoRaMacProcess+0x7ea>
            if( MacCtx.McpsIndication.RxSlot == RX_SLOT_WIN_1 )
 804a14e:	f894 3431 	ldrb.w	r3, [r4, #1073]	; 0x431
 804a152:	2b00      	cmp	r3, #0
 804a154:	d14b      	bne.n	804a1ee <LoRaMacProcess+0x882>
            TimerStop( &MacCtx.TxDelayedTimer );
 804a156:	4839      	ldr	r0, [pc, #228]	; (804a23c <LoRaMacProcess+0x8d0>)
 804a158:	f003 fd96 	bl	804dc88 <TimerStop>
            MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 804a15c:	f8d4 3344 	ldr.w	r3, [r4, #836]	; 0x344
 804a160:	f023 0320 	bic.w	r3, r3, #32
 804a164:	f8c4 3344 	str.w	r3, [r4, #836]	; 0x344
            StopRetransmission( );
 804a168:	f7fe fa14 	bl	8048594 <StopRetransmission>
 804a16c:	e4f8      	b.n	8049b60 <LoRaMacProcess+0x1f4>
        else if( ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW ) == true ) ||
 804a16e:	2004      	movs	r0, #4
 804a170:	f001 f9e0 	bl	804b534 <LoRaMacConfirmQueueIsCmdActive>
 804a174:	2800      	cmp	r0, #0
 804a176:	d1cd      	bne.n	804a114 <LoRaMacProcess+0x7a8>
                 ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW_1 ) == true ) )
 804a178:	2005      	movs	r0, #5
 804a17a:	f001 f9db 	bl	804b534 <LoRaMacConfirmQueueIsCmdActive>
        else if( ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW ) == true ) ||
 804a17e:	2800      	cmp	r0, #0
 804a180:	d1c8      	bne.n	804a114 <LoRaMacProcess+0x7a8>
 804a182:	e7cd      	b.n	804a120 <LoRaMacProcess+0x7b4>
        else if( MacCtx.McpsConfirm.McpsRequest == MCPS_CONFIRMED )
 804a184:	2b01      	cmp	r3, #1
 804a186:	d132      	bne.n	804a1ee <LoRaMacProcess+0x882>
            if( MacCtx.AckTimeoutRetry == true )
 804a188:	f894 2417 	ldrb.w	r2, [r4, #1047]	; 0x417
 804a18c:	2a00      	cmp	r2, #0
 804a18e:	f43f ace7 	beq.w	8049b60 <LoRaMacProcess+0x1f4>
    if( MacCtx.AckTimeoutRetriesCounter >=
 804a192:	f894 3416 	ldrb.w	r3, [r4, #1046]	; 0x416
        MacCtx.AckTimeoutRetries )
 804a196:	f894 5415 	ldrb.w	r5, [r4, #1045]	; 0x415
    if( MacCtx.AckTimeoutRetriesCounter >=
 804a19a:	42ab      	cmp	r3, r5
 804a19c:	d204      	bcs.n	804a1a8 <LoRaMacProcess+0x83c>
    else if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 804a19e:	f011 0202 	ands.w	r2, r1, #2
        if( MacCtx.McpsConfirm.AckReceived == true )
 804a1a2:	bf18      	it	ne
 804a1a4:	f894 2444 	ldrbne.w	r2, [r4, #1092]	; 0x444
                if( MacCtx.NvmCtx->Version.Fields.Minor == 0 )
 804a1a8:	f8d4 0488 	ldr.w	r0, [r4, #1160]	; 0x488
 804a1ac:	f890 11d2 	ldrb.w	r1, [r0, #466]	; 0x1d2
 804a1b0:	2900      	cmp	r1, #0
 804a1b2:	d13f      	bne.n	804a234 <LoRaMacProcess+0x8c8>
                    if( stopRetransmission == false )
 804a1b4:	bb3a      	cbnz	r2, 804a206 <LoRaMacProcess+0x89a>
    if( MacCtx.AckTimeoutRetriesCounter < MacCtx.AckTimeoutRetries )
 804a1b6:	42ab      	cmp	r3, r5
 804a1b8:	d219      	bcs.n	804a1ee <LoRaMacProcess+0x882>
        MacCtx.AckTimeoutRetriesCounter++;
 804a1ba:	3301      	adds	r3, #1
 804a1bc:	b2db      	uxtb	r3, r3
        if( ( MacCtx.AckTimeoutRetriesCounter % 2 ) == 1 )
 804a1be:	07df      	lsls	r7, r3, #31
        MacCtx.AckTimeoutRetriesCounter++;
 804a1c0:	f884 3416 	strb.w	r3, [r4, #1046]	; 0x416
        if( ( MacCtx.AckTimeoutRetriesCounter % 2 ) == 1 )
 804a1c4:	d513      	bpl.n	804a1ee <LoRaMacProcess+0x882>
            getPhy.Attribute = PHY_NEXT_LOWER_TX_DR;
 804a1c6:	2322      	movs	r3, #34	; 0x22
 804a1c8:	f88d 3028 	strb.w	r3, [sp, #40]	; 0x28
            getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 804a1cc:	f890 312c 	ldrb.w	r3, [r0, #300]	; 0x12c
 804a1d0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
            getPhy.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 804a1d4:	f890 30f9 	ldrb.w	r3, [r0, #249]	; 0xf9
 804a1d8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804a1dc:	a90a      	add	r1, sp, #40	; 0x28
 804a1de:	7800      	ldrb	r0, [r0, #0]
 804a1e0:	f001 ff59 	bl	804c096 <RegionGetPhyParam>
            MacCtx.NvmCtx->MacParams.ChannelsDatarate = phyParam.Value;
 804a1e4:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804a1e8:	9014      	str	r0, [sp, #80]	; 0x50
            MacCtx.NvmCtx->MacParams.ChannelsDatarate = phyParam.Value;
 804a1ea:	f883 00f9 	strb.w	r0, [r3, #249]	; 0xf9
            MacCtx.MacFlags.Bits.MacDone = 0;
 804a1ee:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
            MacCtx.AckTimeoutRetry = false;
 804a1f2:	2000      	movs	r0, #0
            MacCtx.MacFlags.Bits.MacDone = 0;
 804a1f4:	f36f 1345 	bfc	r3, #5, #1
 804a1f8:	f884 3485 	strb.w	r3, [r4, #1157]	; 0x485
            MacCtx.AckTimeoutRetry = false;
 804a1fc:	f884 0417 	strb.w	r0, [r4, #1047]	; 0x417
            OnTxDelayedTimerEvent( NULL );
 804a200:	f7ff f9ec 	bl	80495dc <OnTxDelayedTimerEvent>
 804a204:	e4ac      	b.n	8049b60 <LoRaMacProcess+0x1f4>
    if( MacCtx.McpsConfirm.AckReceived == false )
 804a206:	f894 5444 	ldrb.w	r5, [r4, #1092]	; 0x444
 804a20a:	b975      	cbnz	r5, 804a22a <LoRaMacProcess+0x8be>
        params.Type = INIT_TYPE_RESTORE_DEFAULT_CHANNELS;
 804a20c:	2301      	movs	r3, #1
 804a20e:	f88d 3054 	strb.w	r3, [sp, #84]	; 0x54
        params.NvmCtx = Contexts.RegionNvmCtx;
 804a212:	4b0b      	ldr	r3, [pc, #44]	; (804a240 <LoRaMacProcess+0x8d4>)
        RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 804a214:	7800      	ldrb	r0, [r0, #0]
        params.NvmCtx = Contexts.RegionNvmCtx;
 804a216:	689b      	ldr	r3, [r3, #8]
 804a218:	a920      	add	r1, sp, #128	; 0x80
 804a21a:	f841 3d30 	str.w	r3, [r1, #-48]!
        RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 804a21e:	f001 ff4a 	bl	804c0b6 <RegionInitDefaults>
        MacCtx.NodeAckRequested = false;
 804a222:	f884 5418 	strb.w	r5, [r4, #1048]	; 0x418
        MacCtx.McpsConfirm.AckReceived = false;
 804a226:	f884 5444 	strb.w	r5, [r4, #1092]	; 0x444
    MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
 804a22a:	f894 3416 	ldrb.w	r3, [r4, #1046]	; 0x416
 804a22e:	f884 3445 	strb.w	r3, [r4, #1093]	; 0x445
 804a232:	e790      	b.n	804a156 <LoRaMacProcess+0x7ea>
        if( stopRetransmission == true )
 804a234:	2a00      	cmp	r2, #0
 804a236:	d0da      	beq.n	804a1ee <LoRaMacProcess+0x882>
 804a238:	e78d      	b.n	804a156 <LoRaMacProcess+0x7ea>
 804a23a:	bf00      	nop
 804a23c:	2000d600 	.word	0x2000d600
 804a240:	200108d8 	.word	0x200108d8

0804a244 <LoRaMacInitialization>:
    return 0;
}


LoRaMacStatus_t LoRaMacInitialization( LoRaMacPrimitives_t* primitives, LoRaMacCallback_t* callbacks, LoRaMacRegion_t region )
{
 804a244:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 804a248:	4688      	mov	r8, r1
 804a24a:	b08f      	sub	sp, #60	; 0x3c
 804a24c:	4692      	mov	sl, r2
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacClassBCallback_t classBCallbacks;
    LoRaMacClassBParams_t classBParams;

    if( ( primitives == NULL ) ||
 804a24e:	4607      	mov	r7, r0
 804a250:	2800      	cmp	r0, #0
 804a252:	f000 81da 	beq.w	804a60a <LoRaMacInitialization+0x3c6>
 804a256:	2900      	cmp	r1, #0
 804a258:	f000 81d7 	beq.w	804a60a <LoRaMacInitialization+0x3c6>
        ( callbacks == NULL ) )
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
    }

    if( ( primitives->MacMcpsConfirm == NULL ) ||
 804a25c:	6803      	ldr	r3, [r0, #0]
 804a25e:	2b00      	cmp	r3, #0
 804a260:	f000 81d3 	beq.w	804a60a <LoRaMacInitialization+0x3c6>
 804a264:	6843      	ldr	r3, [r0, #4]
 804a266:	2b00      	cmp	r3, #0
 804a268:	f000 81cf 	beq.w	804a60a <LoRaMacInitialization+0x3c6>
        ( primitives->MacMcpsIndication == NULL ) ||
 804a26c:	6883      	ldr	r3, [r0, #8]
 804a26e:	2b00      	cmp	r3, #0
 804a270:	f000 81cb 	beq.w	804a60a <LoRaMacInitialization+0x3c6>
        ( primitives->MacMlmeConfirm == NULL ) ||
 804a274:	68c3      	ldr	r3, [r0, #12]
 804a276:	2b00      	cmp	r3, #0
 804a278:	f000 81c7 	beq.w	804a60a <LoRaMacInitialization+0x3c6>
        ( primitives->MacMlmeIndication == NULL ) )
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
    }
    // Verify if the region is supported
    if( RegionIsActive( region ) == false )
 804a27c:	4610      	mov	r0, r2
 804a27e:	f001 ff06 	bl	804c08e <RegionIsActive>
 804a282:	2800      	cmp	r0, #0
 804a284:	f000 81c3 	beq.w	804a60e <LoRaMacInitialization+0x3ca>

    // Confirm queue reset
    LoRaMacConfirmQueueInit( primitives, EventConfirmQueueNvmCtxChanged );

    // Initialize the module context with zeros
    memset1( ( uint8_t* ) &NvmMacCtx, 0x00, sizeof( LoRaMacNvmCtx_t ) );
 804a288:	4cb0      	ldr	r4, [pc, #704]	; (804a54c <LoRaMacInitialization+0x308>)
    LoRaMacConfirmQueueInit( primitives, EventConfirmQueueNvmCtxChanged );
 804a28a:	49b1      	ldr	r1, [pc, #708]	; (804a550 <LoRaMacInitialization+0x30c>)
    memset1( ( uint8_t* ) &NvmMacCtx, 0x00, sizeof( LoRaMacNvmCtx_t ) );
 804a28c:	f204 458c 	addw	r5, r4, #1164	; 0x48c
    LoRaMacConfirmQueueInit( primitives, EventConfirmQueueNvmCtxChanged );
 804a290:	4638      	mov	r0, r7
 804a292:	f001 f8a9 	bl	804b3e8 <LoRaMacConfirmQueueInit>
    memset1( ( uint8_t* ) &NvmMacCtx, 0x00, sizeof( LoRaMacNvmCtx_t ) );
 804a296:	4628      	mov	r0, r5
 804a298:	f44f 72ee 	mov.w	r2, #476	; 0x1dc
 804a29c:	2100      	movs	r1, #0
 804a29e:	f003 fdf6 	bl	804de8e <memset1>
    memset1( ( uint8_t* ) &MacCtx, 0x00, sizeof( LoRaMacCtx_t ) );
 804a2a2:	f44f 6291 	mov.w	r2, #1160	; 0x488
 804a2a6:	2100      	movs	r1, #0
 804a2a8:	1d20      	adds	r0, r4, #4
 804a2aa:	f003 fdf0 	bl	804de8e <memset1>
    MacCtx.NvmCtx = &NvmMacCtx;
 804a2ae:	f8c4 5488 	str.w	r5, [r4, #1160]	; 0x488
    Version_t lrWanVersion;
    lrWanVersion.Fields.Major    = 1;
    lrWanVersion.Fields.Minor    = 0;
    lrWanVersion.Fields.Revision = 3;
    lrWanVersion.Fields.Rfu      = 0;
    MacCtx.NvmCtx->Version = lrWanVersion;
 804a2b2:	4ba8      	ldr	r3, [pc, #672]	; (804a554 <LoRaMacInitialization+0x310>)
 804a2b4:	f8c4 365c 	str.w	r3, [r4, #1628]	; 0x65c

    // Reset to defaults
    getPhy.Attribute = PHY_DUTY_CYCLE;
 804a2b8:	ad0e      	add	r5, sp, #56	; 0x38
 804a2ba:	230f      	movs	r3, #15
 804a2bc:	f805 3d38 	strb.w	r3, [r5, #-56]!
    MacCtx.NvmCtx->DeviceClass = CLASS_A;
 804a2c0:	2600      	movs	r6, #0
    MacCtx.AckTimeoutRetriesCounter = 1;
 804a2c2:	f04f 0901 	mov.w	r9, #1
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804a2c6:	4629      	mov	r1, r5
 804a2c8:	4650      	mov	r0, sl
    MacCtx.NvmCtx->Region = region;
 804a2ca:	f884 a48c 	strb.w	sl, [r4, #1164]	; 0x48c
    MacCtx.NvmCtx->DeviceClass = CLASS_A;
 804a2ce:	f884 657c 	strb.w	r6, [r4, #1404]	; 0x57c
    MacCtx.NvmCtx->RepeaterSupport = false;
 804a2d2:	f884 65cb 	strb.w	r6, [r4, #1483]	; 0x5cb
    MacCtx.AckTimeoutRetriesCounter = 1;
 804a2d6:	f884 9416 	strb.w	r9, [r4, #1046]	; 0x416
    MacCtx.AckTimeoutRetries = 1;
 804a2da:	f884 9415 	strb.w	r9, [r4, #1045]	; 0x415
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804a2de:	f001 feda 	bl	804c096 <RegionGetPhyParam>
    MacCtx.NvmCtx->DutyCycleOn = ( bool ) phyParam.Value;
 804a2e2:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804a2e6:	9001      	str	r0, [sp, #4]
    MacCtx.NvmCtx->DutyCycleOn = ( bool ) phyParam.Value;
 804a2e8:	1b80      	subs	r0, r0, r6
 804a2ea:	bf18      	it	ne
 804a2ec:	2001      	movne	r0, #1

    getPhy.Attribute = PHY_DEF_TX_POWER;
 804a2ee:	220a      	movs	r2, #10
    MacCtx.NvmCtx->DutyCycleOn = ( bool ) phyParam.Value;
 804a2f0:	f883 013d 	strb.w	r0, [r3, #317]	; 0x13d
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804a2f4:	4629      	mov	r1, r5
 804a2f6:	7818      	ldrb	r0, [r3, #0]
    getPhy.Attribute = PHY_DEF_TX_POWER;
 804a2f8:	f88d 2000 	strb.w	r2, [sp]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804a2fc:	f001 fecb 	bl	804c096 <RegionGetPhyParam>
    MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower = phyParam.Value;
 804a300:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804a304:	9001      	str	r0, [sp, #4]
    MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower = phyParam.Value;
 804a306:	7118      	strb	r0, [r3, #4]

    getPhy.Attribute = PHY_DEF_TX_DR;
 804a308:	f04f 0a06 	mov.w	sl, #6
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804a30c:	4629      	mov	r1, r5
 804a30e:	7818      	ldrb	r0, [r3, #0]
    getPhy.Attribute = PHY_DEF_TX_DR;
 804a310:	f88d a000 	strb.w	sl, [sp]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804a314:	f001 febf 	bl	804c096 <RegionGetPhyParam>
    MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate = phyParam.Value;
 804a318:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804a31c:	9001      	str	r0, [sp, #4]
    MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate = phyParam.Value;
 804a31e:	7158      	strb	r0, [r3, #5]

    getPhy.Attribute = PHY_MAX_RX_WINDOW;
 804a320:	2210      	movs	r2, #16
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804a322:	4629      	mov	r1, r5
 804a324:	7818      	ldrb	r0, [r3, #0]
    getPhy.Attribute = PHY_MAX_RX_WINDOW;
 804a326:	f88d 2000 	strb.w	r2, [sp]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804a32a:	f001 feb4 	bl	804c096 <RegionGetPhyParam>
    MacCtx.NvmCtx->MacParamsDefaults.MaxRxWindow = phyParam.Value;
 804a32e:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804a332:	9001      	str	r0, [sp, #4]
    MacCtx.NvmCtx->MacParamsDefaults.MaxRxWindow = phyParam.Value;
 804a334:	6118      	str	r0, [r3, #16]

    getPhy.Attribute = PHY_RECEIVE_DELAY1;
 804a336:	2211      	movs	r2, #17
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804a338:	4629      	mov	r1, r5
 804a33a:	7818      	ldrb	r0, [r3, #0]
    getPhy.Attribute = PHY_RECEIVE_DELAY1;
 804a33c:	f88d 2000 	strb.w	r2, [sp]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804a340:	f001 fea9 	bl	804c096 <RegionGetPhyParam>
    MacCtx.NvmCtx->MacParamsDefaults.ReceiveDelay1 = phyParam.Value;
 804a344:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804a348:	9001      	str	r0, [sp, #4]
    MacCtx.NvmCtx->MacParamsDefaults.ReceiveDelay1 = phyParam.Value;
 804a34a:	6158      	str	r0, [r3, #20]

    getPhy.Attribute = PHY_RECEIVE_DELAY2;
 804a34c:	2212      	movs	r2, #18
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804a34e:	4629      	mov	r1, r5
 804a350:	7818      	ldrb	r0, [r3, #0]
    getPhy.Attribute = PHY_RECEIVE_DELAY2;
 804a352:	f88d 2000 	strb.w	r2, [sp]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804a356:	f001 fe9e 	bl	804c096 <RegionGetPhyParam>
    MacCtx.NvmCtx->MacParamsDefaults.ReceiveDelay2 = phyParam.Value;
 804a35a:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804a35e:	9001      	str	r0, [sp, #4]

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY1;
 804a360:	2213      	movs	r2, #19
    MacCtx.NvmCtx->MacParamsDefaults.ReceiveDelay2 = phyParam.Value;
 804a362:	6198      	str	r0, [r3, #24]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804a364:	4629      	mov	r1, r5
 804a366:	7818      	ldrb	r0, [r3, #0]
    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY1;
 804a368:	f88d 2000 	strb.w	r2, [sp]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804a36c:	f001 fe93 	bl	804c096 <RegionGetPhyParam>
    MacCtx.NvmCtx->MacParamsDefaults.JoinAcceptDelay1 = phyParam.Value;
 804a370:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804a374:	9001      	str	r0, [sp, #4]
    MacCtx.NvmCtx->MacParamsDefaults.JoinAcceptDelay1 = phyParam.Value;
 804a376:	61d8      	str	r0, [r3, #28]

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY2;
 804a378:	f04f 0b14 	mov.w	fp, #20
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804a37c:	4629      	mov	r1, r5
 804a37e:	7818      	ldrb	r0, [r3, #0]
    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY2;
 804a380:	f88d b000 	strb.w	fp, [sp]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804a384:	f001 fe87 	bl	804c096 <RegionGetPhyParam>
    MacCtx.NvmCtx->MacParamsDefaults.JoinAcceptDelay2 = phyParam.Value;
 804a388:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804a38c:	9001      	str	r0, [sp, #4]
    MacCtx.NvmCtx->MacParamsDefaults.JoinAcceptDelay2 = phyParam.Value;
 804a38e:	6218      	str	r0, [r3, #32]

    getPhy.Attribute = PHY_DEF_DR1_OFFSET;
 804a390:	2217      	movs	r2, #23
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804a392:	4629      	mov	r1, r5
 804a394:	7818      	ldrb	r0, [r3, #0]
    getPhy.Attribute = PHY_DEF_DR1_OFFSET;
 804a396:	f88d 2000 	strb.w	r2, [sp]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804a39a:	f001 fe7c 	bl	804c096 <RegionGetPhyParam>
    MacCtx.NvmCtx->MacParamsDefaults.Rx1DrOffset = phyParam.Value;
 804a39e:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804a3a2:	9001      	str	r0, [sp, #4]
    MacCtx.NvmCtx->MacParamsDefaults.Rx1DrOffset = phyParam.Value;
 804a3a4:	f883 0025 	strb.w	r0, [r3, #37]	; 0x25

    getPhy.Attribute = PHY_DEF_RX2_FREQUENCY;
 804a3a8:	2218      	movs	r2, #24
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804a3aa:	4629      	mov	r1, r5
 804a3ac:	7818      	ldrb	r0, [r3, #0]
    getPhy.Attribute = PHY_DEF_RX2_FREQUENCY;
 804a3ae:	f88d 2000 	strb.w	r2, [sp]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804a3b2:	f001 fe70 	bl	804c096 <RegionGetPhyParam>
    MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel.Frequency = phyParam.Value;
 804a3b6:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804a3ba:	9001      	str	r0, [sp, #4]
    MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel.Frequency = phyParam.Value;
 804a3bc:	6298      	str	r0, [r3, #40]	; 0x28
    MacCtx.NvmCtx->MacParamsDefaults.RxCChannel.Frequency = phyParam.Value;
 804a3be:	6318      	str	r0, [r3, #48]	; 0x30

    getPhy.Attribute = PHY_DEF_RX2_DR;
 804a3c0:	2219      	movs	r2, #25
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804a3c2:	4629      	mov	r1, r5
 804a3c4:	7818      	ldrb	r0, [r3, #0]
    getPhy.Attribute = PHY_DEF_RX2_DR;
 804a3c6:	f88d 2000 	strb.w	r2, [sp]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804a3ca:	f001 fe64 	bl	804c096 <RegionGetPhyParam>
    MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel.Datarate = phyParam.Value;
 804a3ce:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804a3d2:	9001      	str	r0, [sp, #4]
    MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel.Datarate = phyParam.Value;
 804a3d4:	b2c0      	uxtb	r0, r0
 804a3d6:	f883 002c 	strb.w	r0, [r3, #44]	; 0x2c
    MacCtx.NvmCtx->MacParamsDefaults.RxCChannel.Datarate = phyParam.Value;
 804a3da:	f883 0034 	strb.w	r0, [r3, #52]	; 0x34

    getPhy.Attribute = PHY_DEF_UPLINK_DWELL_TIME;
 804a3de:	221e      	movs	r2, #30
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804a3e0:	4629      	mov	r1, r5
 804a3e2:	7818      	ldrb	r0, [r3, #0]
    getPhy.Attribute = PHY_DEF_UPLINK_DWELL_TIME;
 804a3e4:	f88d 2000 	strb.w	r2, [sp]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804a3e8:	f001 fe55 	bl	804c096 <RegionGetPhyParam>
    MacCtx.NvmCtx->MacParamsDefaults.UplinkDwellTime = phyParam.Value;
 804a3ec:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804a3f0:	9001      	str	r0, [sp, #4]
    MacCtx.NvmCtx->MacParamsDefaults.UplinkDwellTime = phyParam.Value;
 804a3f2:	f883 0038 	strb.w	r0, [r3, #56]	; 0x38

    getPhy.Attribute = PHY_DEF_DOWNLINK_DWELL_TIME;
 804a3f6:	221f      	movs	r2, #31
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804a3f8:	4629      	mov	r1, r5
 804a3fa:	7818      	ldrb	r0, [r3, #0]
    getPhy.Attribute = PHY_DEF_DOWNLINK_DWELL_TIME;
 804a3fc:	f88d 2000 	strb.w	r2, [sp]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804a400:	f001 fe49 	bl	804c096 <RegionGetPhyParam>
    MacCtx.NvmCtx->MacParamsDefaults.DownlinkDwellTime = phyParam.Value;
 804a404:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804a408:	9001      	str	r0, [sp, #4]
    MacCtx.NvmCtx->MacParamsDefaults.DownlinkDwellTime = phyParam.Value;
 804a40a:	f883 0039 	strb.w	r0, [r3, #57]	; 0x39

    getPhy.Attribute = PHY_DEF_MAX_EIRP;
 804a40e:	2220      	movs	r2, #32
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804a410:	4629      	mov	r1, r5
 804a412:	7818      	ldrb	r0, [r3, #0]
    getPhy.Attribute = PHY_DEF_MAX_EIRP;
 804a414:	f88d 2000 	strb.w	r2, [sp]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804a418:	f001 fe3d 	bl	804c096 <RegionGetPhyParam>
    MacCtx.NvmCtx->MacParamsDefaults.MaxEirp = phyParam.fValue;
 804a41c:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804a420:	9001      	str	r0, [sp, #4]
    MacCtx.NvmCtx->MacParamsDefaults.MaxEirp = phyParam.fValue;
 804a422:	9a01      	ldr	r2, [sp, #4]
 804a424:	63da      	str	r2, [r3, #60]	; 0x3c

    getPhy.Attribute = PHY_DEF_ANTENNA_GAIN;
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804a426:	4629      	mov	r1, r5
    getPhy.Attribute = PHY_DEF_ANTENNA_GAIN;
 804a428:	2221      	movs	r2, #33	; 0x21
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804a42a:	7818      	ldrb	r0, [r3, #0]
    getPhy.Attribute = PHY_DEF_ANTENNA_GAIN;
 804a42c:	f88d 2000 	strb.w	r2, [sp]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804a430:	f001 fe31 	bl	804c096 <RegionGetPhyParam>
    MacCtx.NvmCtx->MacParamsDefaults.AntennaGain = phyParam.fValue;
 804a434:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804a438:	9001      	str	r0, [sp, #4]
    MacCtx.NvmCtx->MacParamsDefaults.AntennaGain = phyParam.fValue;
 804a43a:	9a01      	ldr	r2, [sp, #4]
 804a43c:	641a      	str	r2, [r3, #64]	; 0x40

    getPhy.Attribute = PHY_DEF_ADR_ACK_LIMIT;
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804a43e:	4629      	mov	r1, r5
    getPhy.Attribute = PHY_DEF_ADR_ACK_LIMIT;
 804a440:	220b      	movs	r2, #11
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804a442:	7818      	ldrb	r0, [r3, #0]
    getPhy.Attribute = PHY_DEF_ADR_ACK_LIMIT;
 804a444:	f88d 2000 	strb.w	r2, [sp]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804a448:	f001 fe25 	bl	804c096 <RegionGetPhyParam>
    MacCtx.AdrAckLimit = phyParam.Value;

    getPhy.Attribute = PHY_DEF_ADR_ACK_DELAY;
 804a44c:	230c      	movs	r3, #12
 804a44e:	f88d 3000 	strb.w	r3, [sp]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804a452:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804a456:	9001      	str	r0, [sp, #4]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804a458:	4629      	mov	r1, r5
    MacCtx.AdrAckLimit = phyParam.Value;
 804a45a:	f8a4 03f8 	strh.w	r0, [r4, #1016]	; 0x3f8
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804a45e:	7818      	ldrb	r0, [r3, #0]
 804a460:	f001 fe19 	bl	804c096 <RegionGetPhyParam>
    MacCtx.AdrAckDelay = phyParam.Value;

    // Init parameters which are not set in function ResetMacParameters
    MacCtx.NvmCtx->MacParamsDefaults.ChannelsNbTrans = 1;
 804a464:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    MacCtx.AdrAckDelay = phyParam.Value;
 804a468:	f8a4 03fa 	strh.w	r0, [r4, #1018]	; 0x3fa
    MacCtx.NvmCtx->MacParamsDefaults.SystemMaxRxError = 20;
    MacCtx.NvmCtx->MacParamsDefaults.MinRxSymbols = 6;

    MacCtx.NvmCtx->MacParams.SystemMaxRxError = MacCtx.NvmCtx->MacParamsDefaults.SystemMaxRxError;
    MacCtx.NvmCtx->MacParams.MinRxSymbols = MacCtx.NvmCtx->MacParamsDefaults.MinRxSymbols;
    MacCtx.NvmCtx->MacParams.MaxRxWindow = MacCtx.NvmCtx->MacParamsDefaults.MaxRxWindow;
 804a46c:	691a      	ldr	r2, [r3, #16]
 804a46e:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    MacCtx.NvmCtx->MacParams.ReceiveDelay1 = MacCtx.NvmCtx->MacParamsDefaults.ReceiveDelay1;
 804a472:	695a      	ldr	r2, [r3, #20]
 804a474:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
    MacCtx.NvmCtx->MacParams.ReceiveDelay2 = MacCtx.NvmCtx->MacParamsDefaults.ReceiveDelay2;
 804a478:	699a      	ldr	r2, [r3, #24]
 804a47a:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
    MacCtx.NvmCtx->MacParams.JoinAcceptDelay1 = MacCtx.NvmCtx->MacParamsDefaults.JoinAcceptDelay1;
 804a47e:	69da      	ldr	r2, [r3, #28]
 804a480:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
    MacCtx.NvmCtx->MacParams.JoinAcceptDelay2 = MacCtx.NvmCtx->MacParamsDefaults.JoinAcceptDelay2;
 804a484:	6a1a      	ldr	r2, [r3, #32]
 804a486:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
    MacCtx.NvmCtx->MacParamsDefaults.ChannelsNbTrans = 1;
 804a48a:	f883 9024 	strb.w	r9, [r3, #36]	; 0x24
    MacCtx.NvmCtx->MacParamsDefaults.SystemMaxRxError = 20;
 804a48e:	f8c3 b008 	str.w	fp, [r3, #8]
    MacCtx.NvmCtx->MacParamsDefaults.MinRxSymbols = 6;
 804a492:	f883 a00c 	strb.w	sl, [r3, #12]
    MacCtx.NvmCtx->MacParams.SystemMaxRxError = MacCtx.NvmCtx->MacParamsDefaults.SystemMaxRxError;
 804a496:	f8c3 b0fc 	str.w	fp, [r3, #252]	; 0xfc
    MacCtx.NvmCtx->MacParams.MinRxSymbols = MacCtx.NvmCtx->MacParamsDefaults.MinRxSymbols;
 804a49a:	f883 a100 	strb.w	sl, [r3, #256]	; 0x100
    MacCtx.NvmCtx->MacParams.ChannelsNbTrans = MacCtx.NvmCtx->MacParamsDefaults.ChannelsNbTrans;
 804a49e:	f883 9118 	strb.w	r9, [r3, #280]	; 0x118
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804a4a2:	9001      	str	r0, [sp, #4]

    ResetMacParameters( );
 804a4a4:	f7fe f978 	bl	8048798 <ResetMacParameters>

    MacCtx.NvmCtx->PublicNetwork = true;
 804a4a8:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    // Reset duty cycle times
    MacCtx.NvmCtx->LastTxDoneTime = 0;
    MacCtx.NvmCtx->AggregatedTimeOff = 0;

    // Initialize timers
    TimerInit( &MacCtx.TxDelayedTimer, OnTxDelayedTimerEvent );
 804a4ac:	492a      	ldr	r1, [pc, #168]	; (804a558 <LoRaMacInitialization+0x314>)
    MacCtx.NvmCtx->PublicNetwork = true;
 804a4ae:	f883 90f1 	strb.w	r9, [r3, #241]	; 0xf1
    TimerInit( &MacCtx.TxDelayedTimer, OnTxDelayedTimerEvent );
 804a4b2:	f504 705b 	add.w	r0, r4, #876	; 0x36c
    MacCtx.MacFlags.Value = 0;
 804a4b6:	f884 6485 	strb.w	r6, [r4, #1157]	; 0x485
    MacCtx.MacPrimitives = primitives;
 804a4ba:	f8c4 7348 	str.w	r7, [r4, #840]	; 0x348
    MacCtx.MacCallbacks = callbacks;
 804a4be:	f8c4 834c 	str.w	r8, [r4, #844]	; 0x34c
    MacCtx.MacState = LORAMAC_STOPPED;
 804a4c2:	f8c4 9344 	str.w	r9, [r4, #836]	; 0x344
    MacCtx.NvmCtx->LastTxDoneTime = 0;
 804a4c6:	f8c3 61c4 	str.w	r6, [r3, #452]	; 0x1c4
    MacCtx.NvmCtx->AggregatedTimeOff = 0;
 804a4ca:	f8c3 61c8 	str.w	r6, [r3, #456]	; 0x1c8
    TimerInit( &MacCtx.TxDelayedTimer, OnTxDelayedTimerEvent );
 804a4ce:	f003 fb5f 	bl	804db90 <TimerInit>
    TimerInit( &MacCtx.RxWindowTimer1, OnRxWindow1TimerEvent );
 804a4d2:	4922      	ldr	r1, [pc, #136]	; (804a55c <LoRaMacInitialization+0x318>)
 804a4d4:	f504 7061 	add.w	r0, r4, #900	; 0x384
 804a4d8:	f003 fb5a 	bl	804db90 <TimerInit>
    TimerInit( &MacCtx.RxWindowTimer2, OnRxWindow2TimerEvent );
 804a4dc:	4920      	ldr	r1, [pc, #128]	; (804a560 <LoRaMacInitialization+0x31c>)
 804a4de:	f504 7067 	add.w	r0, r4, #924	; 0x39c
 804a4e2:	f003 fb55 	bl	804db90 <TimerInit>
    TimerInit( &MacCtx.AckTimeoutTimer, OnAckTimeoutTimerEvent );
 804a4e6:	491f      	ldr	r1, [pc, #124]	; (804a564 <LoRaMacInitialization+0x320>)
 804a4e8:	f504 707f 	add.w	r0, r4, #1020	; 0x3fc
 804a4ec:	f003 fb50 	bl	804db90 <TimerInit>

    // Store the current initialization time
    MacCtx.NvmCtx->InitializationTime = TimerGetCurrentTime( );
 804a4f0:	f8d4 5488 	ldr.w	r5, [r4, #1160]	; 0x488
 804a4f4:	f003 fc01 	bl	804dcfa <TimerGetCurrentTime>

    // Initialize Radio driver
    MacCtx.RadioEvents.TxDone = OnRadioTxDone;
 804a4f8:	4b1b      	ldr	r3, [pc, #108]	; (804a568 <LoRaMacInitialization+0x324>)
    MacCtx.NvmCtx->InitializationTime = TimerGetCurrentTime( );
 804a4fa:	f8c5 01cc 	str.w	r0, [r5, #460]	; 0x1cc
    MacCtx.RadioEvents.TxDone = OnRadioTxDone;
 804a4fe:	f8c4 3350 	str.w	r3, [r4, #848]	; 0x350
    MacCtx.RadioEvents.RxDone = OnRadioRxDone;
 804a502:	4b1a      	ldr	r3, [pc, #104]	; (804a56c <LoRaMacInitialization+0x328>)
 804a504:	f8c4 3358 	str.w	r3, [r4, #856]	; 0x358
    MacCtx.RadioEvents.RxError = OnRadioRxError;
 804a508:	4b19      	ldr	r3, [pc, #100]	; (804a570 <LoRaMacInitialization+0x32c>)
 804a50a:	f8c4 3360 	str.w	r3, [r4, #864]	; 0x360
    MacCtx.RadioEvents.TxTimeout = OnRadioTxTimeout;
    MacCtx.RadioEvents.RxTimeout = OnRadioRxTimeout;
    Radio.Init( &MacCtx.RadioEvents );
 804a50e:	4d19      	ldr	r5, [pc, #100]	; (804a574 <LoRaMacInitialization+0x330>)
    MacCtx.RadioEvents.TxTimeout = OnRadioTxTimeout;
 804a510:	4b19      	ldr	r3, [pc, #100]	; (804a578 <LoRaMacInitialization+0x334>)
 804a512:	f8c4 3354 	str.w	r3, [r4, #852]	; 0x354
    MacCtx.RadioEvents.RxTimeout = OnRadioRxTimeout;
 804a516:	4b19      	ldr	r3, [pc, #100]	; (804a57c <LoRaMacInitialization+0x338>)
 804a518:	f8c4 335c 	str.w	r3, [r4, #860]	; 0x35c
    Radio.Init( &MacCtx.RadioEvents );
 804a51c:	f504 7054 	add.w	r0, r4, #848	; 0x350
 804a520:	68ab      	ldr	r3, [r5, #8]
 804a522:	4798      	blx	r3

    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_INIT;
    params.NvmCtx = NULL;
 804a524:	a90e      	add	r1, sp, #56	; 0x38
    RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 804a526:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    params.NvmCtx = NULL;
 804a52a:	f841 6d28 	str.w	r6, [r1, #-40]!
    RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 804a52e:	7818      	ldrb	r0, [r3, #0]
    params.Type = INIT_TYPE_INIT;
 804a530:	f88d 6014 	strb.w	r6, [sp, #20]
    RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 804a534:	f001 fdbf 	bl	804c0b6 <RegionInitDefaults>

    // Initialize the Secure Element driver
    if( SecureElementInit( EventSecureElementNvmCtxChanged ) != SECURE_ELEMENT_SUCCESS )
 804a538:	4811      	ldr	r0, [pc, #68]	; (804a580 <LoRaMacInitialization+0x33c>)
 804a53a:	f7fd fe89 	bl	8048250 <SecureElementInit>
 804a53e:	462e      	mov	r6, r5
 804a540:	b300      	cbz	r0, 804a584 <LoRaMacInitialization+0x340>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 804a542:	2011      	movs	r0, #17
    LoRaMacClassBInit( &classBParams, &classBCallbacks, &EventClassBNvmCtxChanged );

    LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );

    return LORAMAC_STATUS_OK;
}
 804a544:	b00f      	add	sp, #60	; 0x3c
 804a546:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 804a54a:	bf00      	nop
 804a54c:	2000d294 	.word	0x2000d294
 804a550:	08048615 	.word	0x08048615
 804a554:	01000300 	.word	0x01000300
 804a558:	080495dd 	.word	0x080495dd
 804a55c:	08048b2d 	.word	0x08048b2d
 804a560:	08048b6d 	.word	0x08048b6d
 804a564:	08048659 	.word	0x08048659
 804a568:	08048989 	.word	0x08048989
 804a56c:	08048929 	.word	0x08048929
 804a570:	0804855d 	.word	0x0804855d
 804a574:	080518f8 	.word	0x080518f8
 804a578:	080488e5 	.word	0x080488e5
 804a57c:	080488a1 	.word	0x080488a1
 804a580:	08048603 	.word	0x08048603
    if( LoRaMacCryptoInit( EventCryptoNvmCtxChanged ) != LORAMAC_CRYPTO_SUCCESS )
 804a584:	4824      	ldr	r0, [pc, #144]	; (804a618 <LoRaMacInitialization+0x3d4>)
 804a586:	f001 f979 	bl	804b87c <LoRaMacCryptoInit>
 804a58a:	2800      	cmp	r0, #0
 804a58c:	d1d9      	bne.n	804a542 <LoRaMacInitialization+0x2fe>
    if( LoRaMacCommandsInit( EventCommandsNvmCtxChanged ) != LORAMAC_COMMANDS_SUCCESS )
 804a58e:	4823      	ldr	r0, [pc, #140]	; (804a61c <LoRaMacInitialization+0x3d8>)
 804a590:	f000 fe18 	bl	804b1c4 <LoRaMacCommandsInit>
 804a594:	2800      	cmp	r0, #0
 804a596:	d13c      	bne.n	804a612 <LoRaMacInitialization+0x3ce>
    if( LoRaMacCryptoSetMulticastReference( MacCtx.NvmCtx->MulticastChannelList ) != LORAMAC_CRYPTO_SUCCESS )
 804a598:	f8d4 0488 	ldr.w	r0, [r4, #1160]	; 0x488
 804a59c:	3050      	adds	r0, #80	; 0x50
 804a59e:	f001 f9f7 	bl	804b990 <LoRaMacCryptoSetMulticastReference>
 804a5a2:	4605      	mov	r5, r0
 804a5a4:	2800      	cmp	r0, #0
 804a5a6:	d1cc      	bne.n	804a542 <LoRaMacInitialization+0x2fe>
    srand1( Radio.Random( ) );
 804a5a8:	69f3      	ldr	r3, [r6, #28]
 804a5aa:	4798      	blx	r3
 804a5ac:	f003 fc48 	bl	804de40 <srand1>
    Radio.SetPublicNetwork( MacCtx.NvmCtx->PublicNetwork );
 804a5b0:	f8d4 2488 	ldr.w	r2, [r4, #1160]	; 0x488
 804a5b4:	6e33      	ldr	r3, [r6, #96]	; 0x60
 804a5b6:	f892 00f1 	ldrb.w	r0, [r2, #241]	; 0xf1
 804a5ba:	4798      	blx	r3
    Radio.Sleep( );
 804a5bc:	6b73      	ldr	r3, [r6, #52]	; 0x34
 804a5be:	4798      	blx	r3
        classBCallbacks.GetTemperatureLevel = callbacks->GetTemperatureLevel;
 804a5c0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 804a5c4:	9302      	str	r3, [sp, #8]
        classBCallbacks.MacProcessNotify = callbacks->MacProcessNotify;
 804a5c6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 804a5ca:	9303      	str	r3, [sp, #12]
    classBParams.MlmeIndication = &MacCtx.MlmeIndication;
 804a5cc:	4b14      	ldr	r3, [pc, #80]	; (804a620 <LoRaMacInitialization+0x3dc>)
 804a5ce:	9306      	str	r3, [sp, #24]
    classBParams.McpsIndication = &MacCtx.McpsIndication;
 804a5d0:	f1a3 0248 	sub.w	r2, r3, #72	; 0x48
 804a5d4:	9207      	str	r2, [sp, #28]
    classBParams.MlmeConfirm = &MacCtx.MlmeConfirm;
 804a5d6:	f1a3 0214 	sub.w	r2, r3, #20
    classBParams.LoRaMacFlags = &MacCtx.MacFlags;
 804a5da:	331d      	adds	r3, #29
 804a5dc:	9309      	str	r3, [sp, #36]	; 0x24
    classBParams.LoRaMacDevAddr = &MacCtx.NvmCtx->DevAddr;
 804a5de:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    classBParams.MlmeConfirm = &MacCtx.MlmeConfirm;
 804a5e2:	9208      	str	r2, [sp, #32]
    classBParams.LoRaMacDevAddr = &MacCtx.NvmCtx->DevAddr;
 804a5e4:	f103 024c 	add.w	r2, r3, #76	; 0x4c
    classBParams.LoRaMacRegion = &MacCtx.NvmCtx->Region;
 804a5e8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
    classBParams.LoRaMacParams = &MacCtx.NvmCtx->MacParams;
 804a5ec:	f103 02f8 	add.w	r2, r3, #248	; 0xf8
 804a5f0:	920c      	str	r2, [sp, #48]	; 0x30
    classBParams.MulticastChannels = &MacCtx.NvmCtx->MulticastChannelList[0];
 804a5f2:	3350      	adds	r3, #80	; 0x50
    LoRaMacClassBInit( &classBParams, &classBCallbacks, &EventClassBNvmCtxChanged );
 804a5f4:	a806      	add	r0, sp, #24
 804a5f6:	4a0b      	ldr	r2, [pc, #44]	; (804a624 <LoRaMacInitialization+0x3e0>)
    classBParams.MulticastChannels = &MacCtx.NvmCtx->MulticastChannelList[0];
 804a5f8:	930d      	str	r3, [sp, #52]	; 0x34
    LoRaMacClassBInit( &classBParams, &classBCallbacks, &EventClassBNvmCtxChanged );
 804a5fa:	a902      	add	r1, sp, #8
 804a5fc:	f000 fdad 	bl	804b15a <LoRaMacClassBInit>
    MacCtx.AllowRequests = requestState;
 804a600:	2301      	movs	r3, #1
 804a602:	f884 3486 	strb.w	r3, [r4, #1158]	; 0x486
    return LORAMAC_STATUS_OK;
 804a606:	4628      	mov	r0, r5
 804a608:	e79c      	b.n	804a544 <LoRaMacInitialization+0x300>
        return LORAMAC_STATUS_PARAMETER_INVALID;
 804a60a:	2003      	movs	r0, #3
 804a60c:	e79a      	b.n	804a544 <LoRaMacInitialization+0x300>
        return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
 804a60e:	2009      	movs	r0, #9
 804a610:	e798      	b.n	804a544 <LoRaMacInitialization+0x300>
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 804a612:	2013      	movs	r0, #19
 804a614:	e796      	b.n	804a544 <LoRaMacInitialization+0x300>
 804a616:	bf00      	nop
 804a618:	080485fd 	.word	0x080485fd
 804a61c:	08048609 	.word	0x08048609
 804a620:	2000d6fc 	.word	0x2000d6fc
 804a624:	0804860f 	.word	0x0804860f

0804a628 <LoRaMacStart>:

LoRaMacStatus_t LoRaMacStart( void )
{
    MacCtx.MacState = LORAMAC_IDLE;
 804a628:	4b02      	ldr	r3, [pc, #8]	; (804a634 <LoRaMacStart+0xc>)
 804a62a:	2000      	movs	r0, #0
 804a62c:	f8c3 0344 	str.w	r0, [r3, #836]	; 0x344
    return LORAMAC_STATUS_OK;
}
 804a630:	4770      	bx	lr
 804a632:	bf00      	nop
 804a634:	2000d294 	.word	0x2000d294

0804a638 <LoRaMacQueryTxPossible>:
    }
    return LORAMAC_STATUS_BUSY;
}

LoRaMacStatus_t LoRaMacQueryTxPossible( uint8_t size, LoRaMacTxInfo_t* txInfo )
{
 804a638:	b570      	push	{r4, r5, r6, lr}
 804a63a:	4605      	mov	r5, r0
    CalcNextAdrParams_t adrNext;
    uint32_t adrAckCounter = MacCtx.NvmCtx->AdrAckCounter;
 804a63c:	482c      	ldr	r0, [pc, #176]	; (804a6f0 <LoRaMacQueryTxPossible+0xb8>)
 804a63e:	f8d0 3488 	ldr.w	r3, [r0, #1160]	; 0x488
{
 804a642:	b088      	sub	sp, #32
    int8_t datarate = MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate;
 804a644:	795a      	ldrb	r2, [r3, #5]
    uint32_t adrAckCounter = MacCtx.NvmCtx->AdrAckCounter;
 804a646:	f8d3 60f4 	ldr.w	r6, [r3, #244]	; 0xf4
    int8_t datarate = MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate;
 804a64a:	f88d 2002 	strb.w	r2, [sp, #2]
    int8_t txPower = TX_POWER_0/*MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower*/;
 804a64e:	2200      	movs	r2, #0
    uint32_t adrAckCounter = MacCtx.NvmCtx->AdrAckCounter;
 804a650:	9601      	str	r6, [sp, #4]
    int8_t txPower = TX_POWER_0/*MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower*/;
 804a652:	f88d 2003 	strb.w	r2, [sp, #3]
    size_t macCmdsSize = 0;
 804a656:	9202      	str	r2, [sp, #8]

    if( txInfo == NULL )
 804a658:	460c      	mov	r4, r1
 804a65a:	b929      	cbnz	r1, 804a668 <LoRaMacQueryTxPossible+0x30>
    {
    	PRINTF("Invalid");
 804a65c:	4825      	ldr	r0, [pc, #148]	; (804a6f4 <LoRaMacQueryTxPossible+0xbc>)
 804a65e:	f003 fb9d 	bl	804dd9c <TraceSend>
        return LORAMAC_STATUS_PARAMETER_INVALID;
 804a662:	2003      	movs	r0, #3
    else
    {
        txInfo->MaxPossibleApplicationDataSize = 0;
        return LORAMAC_STATUS_LENGTH_ERROR;
    }
}
 804a664:	b008      	add	sp, #32
 804a666:	bd70      	pop	{r4, r5, r6, pc}
    adrNext.Version = MacCtx.NvmCtx->Version;
 804a668:	f8d3 11d0 	ldr.w	r1, [r3, #464]	; 0x1d0
 804a66c:	9103      	str	r1, [sp, #12]
    adrNext.AdrEnabled = MacCtx.NvmCtx->AdrCtrlOn;
 804a66e:	f893 10f2 	ldrb.w	r1, [r3, #242]	; 0xf2
 804a672:	f88d 1011 	strb.w	r1, [sp, #17]
    adrNext.AdrAckLimit = MacCtx.AdrAckLimit;
 804a676:	f8b0 13f8 	ldrh.w	r1, [r0, #1016]	; 0x3f8
 804a67a:	f8ad 1018 	strh.w	r1, [sp, #24]
    adrNext.AdrAckDelay = MacCtx.AdrAckDelay;
 804a67e:	f8b0 13fa 	ldrh.w	r1, [r0, #1018]	; 0x3fa
    adrNext.TxPower = TX_POWER_0/*MacCtx.NvmCtx->MacParams.ChannelsTxPower*/;
 804a682:	f88d 201d 	strb.w	r2, [sp, #29]
    adrNext.UpdateChanMask = false;
 804a686:	f88d 2010 	strb.w	r2, [sp, #16]
    adrNext.AdrAckDelay = MacCtx.AdrAckDelay;
 804a68a:	f8ad 101a 	strh.w	r1, [sp, #26]
    adrNext.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 804a68e:	f893 212c 	ldrb.w	r2, [r3, #300]	; 0x12c
    adrNext.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 804a692:	f893 10f9 	ldrb.w	r1, [r3, #249]	; 0xf9
 804a696:	f88d 101c 	strb.w	r1, [sp, #28]
    adrNext.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 804a69a:	f88d 201e 	strb.w	r2, [sp, #30]
    adrNext.Region = MacCtx.NvmCtx->Region;
 804a69e:	781b      	ldrb	r3, [r3, #0]
 804a6a0:	f88d 301f 	strb.w	r3, [sp, #31]
    LoRaMacAdrCalcNext( &adrNext, &datarate, &txPower, &adrAckCounter );
 804a6a4:	f10d 0203 	add.w	r2, sp, #3
 804a6a8:	ab01      	add	r3, sp, #4
 804a6aa:	f10d 0102 	add.w	r1, sp, #2
 804a6ae:	a803      	add	r0, sp, #12
    adrNext.AdrAckCounter = MacCtx.NvmCtx->AdrAckCounter;
 804a6b0:	9605      	str	r6, [sp, #20]
    LoRaMacAdrCalcNext( &adrNext, &datarate, &txPower, &adrAckCounter );
 804a6b2:	f000 fceb 	bl	804b08c <LoRaMacAdrCalcNext>
    txInfo->CurrentPossiblePayloadSize = GetMaxAppPayloadWithoutFOptsLength( datarate );
 804a6b6:	f99d 0002 	ldrsb.w	r0, [sp, #2]
 804a6ba:	f7fd ffaf 	bl	804861c <GetMaxAppPayloadWithoutFOptsLength>
 804a6be:	7060      	strb	r0, [r4, #1]
    if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 804a6c0:	a802      	add	r0, sp, #8
 804a6c2:	f000 fe51 	bl	804b368 <LoRaMacCommandsGetSizeSerializedCmds>
 804a6c6:	b988      	cbnz	r0, 804a6ec <LoRaMacQueryTxPossible+0xb4>
    if( ( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH >= macCmdsSize ) && ( txInfo->CurrentPossiblePayloadSize >= macCmdsSize ) )
 804a6c8:	9b02      	ldr	r3, [sp, #8]
 804a6ca:	2b0f      	cmp	r3, #15
 804a6cc:	d80a      	bhi.n	804a6e4 <LoRaMacQueryTxPossible+0xac>
 804a6ce:	7860      	ldrb	r0, [r4, #1]
 804a6d0:	4283      	cmp	r3, r0
 804a6d2:	d807      	bhi.n	804a6e4 <LoRaMacQueryTxPossible+0xac>
        txInfo->MaxPossibleApplicationDataSize = txInfo->CurrentPossiblePayloadSize - macCmdsSize;
 804a6d4:	1ac2      	subs	r2, r0, r3
        if( txInfo->CurrentPossiblePayloadSize >= ( macCmdsSize + size ) )
 804a6d6:	442b      	add	r3, r5
        txInfo->MaxPossibleApplicationDataSize = txInfo->CurrentPossiblePayloadSize - macCmdsSize;
 804a6d8:	7022      	strb	r2, [r4, #0]
           return LORAMAC_STATUS_LENGTH_ERROR;
 804a6da:	4298      	cmp	r0, r3
 804a6dc:	bf34      	ite	cc
 804a6de:	2008      	movcc	r0, #8
 804a6e0:	2000      	movcs	r0, #0
 804a6e2:	e7bf      	b.n	804a664 <LoRaMacQueryTxPossible+0x2c>
        txInfo->MaxPossibleApplicationDataSize = 0;
 804a6e4:	2300      	movs	r3, #0
 804a6e6:	7023      	strb	r3, [r4, #0]
        return LORAMAC_STATUS_LENGTH_ERROR;
 804a6e8:	2008      	movs	r0, #8
 804a6ea:	e7bb      	b.n	804a664 <LoRaMacQueryTxPossible+0x2c>
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 804a6ec:	2013      	movs	r0, #19
 804a6ee:	e7b9      	b.n	804a664 <LoRaMacQueryTxPossible+0x2c>
 804a6f0:	2000d294 	.word	0x2000d294
 804a6f4:	08051f8b 	.word	0x08051f8b

0804a6f8 <LoRaMacMibGetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibGetRequestConfirm( MibRequestConfirm_t* mibGet )
{
 804a6f8:	b513      	push	{r0, r1, r4, lr}
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    if( mibGet == NULL )
 804a6fa:	4604      	mov	r4, r0
 804a6fc:	2800      	cmp	r0, #0
 804a6fe:	f000 80d3 	beq.w	804a8a8 <LoRaMacMibGetRequestConfirm+0x1b0>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
    }

    switch( mibGet->Type )
 804a702:	7803      	ldrb	r3, [r0, #0]
 804a704:	2b34      	cmp	r3, #52	; 0x34
 804a706:	f200 80cc 	bhi.w	804a8a2 <LoRaMacMibGetRequestConfirm+0x1aa>
 804a70a:	e8df f003 	tbb	[pc, r3]
 804a70e:	231b      	.short	0x231b
 804a710:	36302d29 	.word	0x36302d29
 804a714:	cacaca3c 	.word	0xcacaca3c
 804a718:	cacacaca 	.word	0xcacacaca
 804a71c:	cacacaca 	.word	0xcacacaca
 804a720:	cacacaca 	.word	0xcacacaca
 804a724:	cacacaca 	.word	0xcacacaca
 804a728:	41cacaca 	.word	0x41cacaca
 804a72c:	63584d47 	.word	0x63584d47
 804a730:	76797069 	.word	0x76797069
 804a734:	8e88827c 	.word	0x8e88827c
 804a738:	a5a09a94 	.word	0xa5a09a94
 804a73c:	b5afabab 	.word	0xb5afabab
 804a740:	c5bb      	.short	0xc5bb
 804a742:	c2          	.byte	0xc2
 804a743:	00          	.byte	0x00
    {
        case MIB_DEVICE_CLASS:
        {
            mibGet->Param.Class = MacCtx.NvmCtx->DeviceClass;
 804a744:	4b59      	ldr	r3, [pc, #356]	; (804a8ac <LoRaMacMibGetRequestConfirm+0x1b4>)
 804a746:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804a74a:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
            break;
        }
        case MIB_NETWORK_ACTIVATION:
        {
            mibGet->Param.NetworkActivation = MacCtx.NvmCtx->NetworkActivation;
 804a74e:	7123      	strb	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 804a750:	2000      	movs	r0, #0
            break;
        }
        case MIB_DEFAULT_ANTENNA_GAIN:
        {
            mibGet->Param.DefaultAntennaGain = MacCtx.NvmCtx->MacParamsDefaults.AntennaGain;
            break;
 804a752:	e089      	b.n	804a868 <LoRaMacMibGetRequestConfirm+0x170>
            mibGet->Param.NetworkActivation = MacCtx.NvmCtx->NetworkActivation;
 804a754:	4b55      	ldr	r3, [pc, #340]	; (804a8ac <LoRaMacMibGetRequestConfirm+0x1b4>)
 804a756:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804a75a:	f893 31d4 	ldrb.w	r3, [r3, #468]	; 0x1d4
 804a75e:	e7f6      	b.n	804a74e <LoRaMacMibGetRequestConfirm+0x56>
            mibGet->Param.DevEui = SecureElementGetDevEui( );
 804a760:	f7fd fee2 	bl	8048528 <SecureElementGetDevEui>
            mibGet->Param.JoinEui = SecureElementGetJoinEui( );
 804a764:	6060      	str	r0, [r4, #4]
 804a766:	e7f3      	b.n	804a750 <LoRaMacMibGetRequestConfirm+0x58>
 804a768:	f7fd fef4 	bl	8048554 <SecureElementGetJoinEui>
 804a76c:	e7fa      	b.n	804a764 <LoRaMacMibGetRequestConfirm+0x6c>
            mibGet->Param.AdrEnable = MacCtx.NvmCtx->AdrCtrlOn;
 804a76e:	4b4f      	ldr	r3, [pc, #316]	; (804a8ac <LoRaMacMibGetRequestConfirm+0x1b4>)
 804a770:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804a774:	f893 30f2 	ldrb.w	r3, [r3, #242]	; 0xf2
 804a778:	e7e9      	b.n	804a74e <LoRaMacMibGetRequestConfirm+0x56>
            mibGet->Param.NetID = MacCtx.NvmCtx->NetID;
 804a77a:	4b4c      	ldr	r3, [pc, #304]	; (804a8ac <LoRaMacMibGetRequestConfirm+0x1b4>)
 804a77c:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804a780:	6c9b      	ldr	r3, [r3, #72]	; 0x48
            mibGet->Param.SystemMaxRxError = MacCtx.NvmCtx->MacParams.SystemMaxRxError;
 804a782:	6063      	str	r3, [r4, #4]
 804a784:	e7e4      	b.n	804a750 <LoRaMacMibGetRequestConfirm+0x58>
            mibGet->Param.DevAddr = MacCtx.NvmCtx->DevAddr;
 804a786:	4b49      	ldr	r3, [pc, #292]	; (804a8ac <LoRaMacMibGetRequestConfirm+0x1b4>)
 804a788:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804a78c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 804a78e:	e7f8      	b.n	804a782 <LoRaMacMibGetRequestConfirm+0x8a>
            mibGet->Param.EnablePublicNetwork = MacCtx.NvmCtx->PublicNetwork;
 804a790:	4b46      	ldr	r3, [pc, #280]	; (804a8ac <LoRaMacMibGetRequestConfirm+0x1b4>)
 804a792:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804a796:	f893 30f1 	ldrb.w	r3, [r3, #241]	; 0xf1
 804a79a:	e7d8      	b.n	804a74e <LoRaMacMibGetRequestConfirm+0x56>
            mibGet->Param.EnableRepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 804a79c:	4b43      	ldr	r3, [pc, #268]	; (804a8ac <LoRaMacMibGetRequestConfirm+0x1b4>)
 804a79e:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804a7a2:	f893 313f 	ldrb.w	r3, [r3, #319]	; 0x13f
 804a7a6:	e7d2      	b.n	804a74e <LoRaMacMibGetRequestConfirm+0x56>
            getPhy.Attribute = PHY_CHANNELS;
 804a7a8:	a902      	add	r1, sp, #8
 804a7aa:	231d      	movs	r3, #29
            getPhy.Attribute = PHY_CHANNELS_MASK;
 804a7ac:	f801 3d08 	strb.w	r3, [r1, #-8]!
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804a7b0:	4b3e      	ldr	r3, [pc, #248]	; (804a8ac <LoRaMacMibGetRequestConfirm+0x1b4>)
 804a7b2:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804a7b6:	7818      	ldrb	r0, [r3, #0]
 804a7b8:	f001 fc6d 	bl	804c096 <RegionGetPhyParam>
 804a7bc:	e7d2      	b.n	804a764 <LoRaMacMibGetRequestConfirm+0x6c>
            mibGet->Param.Rx2Channel = MacCtx.NvmCtx->MacParams.Rx2Channel;
 804a7be:	4b3b      	ldr	r3, [pc, #236]	; (804a8ac <LoRaMacMibGetRequestConfirm+0x1b4>)
 804a7c0:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804a7c4:	3404      	adds	r4, #4
 804a7c6:	f503 738e 	add.w	r3, r3, #284	; 0x11c
            mibGet->Param.RxCChannel = MacCtx.NvmCtx->MacParamsDefaults.RxCChannel;
 804a7ca:	e893 0003 	ldmia.w	r3, {r0, r1}
 804a7ce:	e884 0003 	stmia.w	r4, {r0, r1}
 804a7d2:	e7bd      	b.n	804a750 <LoRaMacMibGetRequestConfirm+0x58>
            mibGet->Param.Rx2Channel = MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel;
 804a7d4:	4b35      	ldr	r3, [pc, #212]	; (804a8ac <LoRaMacMibGetRequestConfirm+0x1b4>)
 804a7d6:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804a7da:	3404      	adds	r4, #4
 804a7dc:	3328      	adds	r3, #40	; 0x28
 804a7de:	e7f4      	b.n	804a7ca <LoRaMacMibGetRequestConfirm+0xd2>
            mibGet->Param.RxCChannel = MacCtx.NvmCtx->MacParams.RxCChannel;
 804a7e0:	4b32      	ldr	r3, [pc, #200]	; (804a8ac <LoRaMacMibGetRequestConfirm+0x1b4>)
 804a7e2:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804a7e6:	3404      	adds	r4, #4
 804a7e8:	f503 7392 	add.w	r3, r3, #292	; 0x124
 804a7ec:	e7ed      	b.n	804a7ca <LoRaMacMibGetRequestConfirm+0xd2>
            mibGet->Param.RxCChannel = MacCtx.NvmCtx->MacParamsDefaults.RxCChannel;
 804a7ee:	4b2f      	ldr	r3, [pc, #188]	; (804a8ac <LoRaMacMibGetRequestConfirm+0x1b4>)
 804a7f0:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804a7f4:	3404      	adds	r4, #4
 804a7f6:	3330      	adds	r3, #48	; 0x30
 804a7f8:	e7e7      	b.n	804a7ca <LoRaMacMibGetRequestConfirm+0xd2>
            getPhy.Attribute = PHY_CHANNELS_DEFAULT_MASK;
 804a7fa:	a902      	add	r1, sp, #8
 804a7fc:	231b      	movs	r3, #27
 804a7fe:	e7d5      	b.n	804a7ac <LoRaMacMibGetRequestConfirm+0xb4>
            getPhy.Attribute = PHY_CHANNELS_MASK;
 804a800:	a902      	add	r1, sp, #8
 804a802:	231a      	movs	r3, #26
 804a804:	e7d2      	b.n	804a7ac <LoRaMacMibGetRequestConfirm+0xb4>
            mibGet->Param.ChannelsNbTrans = MacCtx.NvmCtx->MacParams.ChannelsNbTrans;
 804a806:	4b29      	ldr	r3, [pc, #164]	; (804a8ac <LoRaMacMibGetRequestConfirm+0x1b4>)
 804a808:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804a80c:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
 804a810:	e79d      	b.n	804a74e <LoRaMacMibGetRequestConfirm+0x56>
            mibGet->Param.MaxRxWindow = MacCtx.NvmCtx->MacParams.MaxRxWindow;
 804a812:	4b26      	ldr	r3, [pc, #152]	; (804a8ac <LoRaMacMibGetRequestConfirm+0x1b4>)
 804a814:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804a818:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 804a81c:	e7b1      	b.n	804a782 <LoRaMacMibGetRequestConfirm+0x8a>
            mibGet->Param.ReceiveDelay1 = MacCtx.NvmCtx->MacParams.ReceiveDelay1;
 804a81e:	4b23      	ldr	r3, [pc, #140]	; (804a8ac <LoRaMacMibGetRequestConfirm+0x1b4>)
 804a820:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804a824:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 804a828:	e7ab      	b.n	804a782 <LoRaMacMibGetRequestConfirm+0x8a>
            mibGet->Param.ReceiveDelay2 = MacCtx.NvmCtx->MacParams.ReceiveDelay2;
 804a82a:	4b20      	ldr	r3, [pc, #128]	; (804a8ac <LoRaMacMibGetRequestConfirm+0x1b4>)
 804a82c:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804a830:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 804a834:	e7a5      	b.n	804a782 <LoRaMacMibGetRequestConfirm+0x8a>
            mibGet->Param.JoinAcceptDelay1 = MacCtx.NvmCtx->MacParams.JoinAcceptDelay1;
 804a836:	4b1d      	ldr	r3, [pc, #116]	; (804a8ac <LoRaMacMibGetRequestConfirm+0x1b4>)
 804a838:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804a83c:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 804a840:	e79f      	b.n	804a782 <LoRaMacMibGetRequestConfirm+0x8a>
            mibGet->Param.JoinAcceptDelay2 = MacCtx.NvmCtx->MacParams.JoinAcceptDelay2;
 804a842:	4b1a      	ldr	r3, [pc, #104]	; (804a8ac <LoRaMacMibGetRequestConfirm+0x1b4>)
 804a844:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804a848:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 804a84c:	e799      	b.n	804a782 <LoRaMacMibGetRequestConfirm+0x8a>
            mibGet->Param.ChannelsDefaultDatarate = MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate;
 804a84e:	4b17      	ldr	r3, [pc, #92]	; (804a8ac <LoRaMacMibGetRequestConfirm+0x1b4>)
 804a850:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804a854:	795b      	ldrb	r3, [r3, #5]
 804a856:	e77a      	b.n	804a74e <LoRaMacMibGetRequestConfirm+0x56>
            mibGet->Param.ChannelsDatarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 804a858:	4b14      	ldr	r3, [pc, #80]	; (804a8ac <LoRaMacMibGetRequestConfirm+0x1b4>)
 804a85a:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804a85e:	f893 30f9 	ldrb.w	r3, [r3, #249]	; 0xf9
 804a862:	e774      	b.n	804a74e <LoRaMacMibGetRequestConfirm+0x56>
            mibGet->Param.ChannelsTxPower = TX_POWER_0/*MacCtx.NvmCtx->MacParams.ChannelsTxPower*/;
 804a864:	2000      	movs	r0, #0
 804a866:	7120      	strb	r0, [r4, #4]
            status = LoRaMacClassBMibGetRequestConfirm( mibGet );
            break;
        }
    }
    return status;
}
 804a868:	b002      	add	sp, #8
 804a86a:	bd10      	pop	{r4, pc}
            mibGet->Param.SystemMaxRxError = MacCtx.NvmCtx->MacParams.SystemMaxRxError;
 804a86c:	4b0f      	ldr	r3, [pc, #60]	; (804a8ac <LoRaMacMibGetRequestConfirm+0x1b4>)
 804a86e:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804a872:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 804a876:	e784      	b.n	804a782 <LoRaMacMibGetRequestConfirm+0x8a>
            mibGet->Param.MinRxSymbols = MacCtx.NvmCtx->MacParams.MinRxSymbols;
 804a878:	4b0c      	ldr	r3, [pc, #48]	; (804a8ac <LoRaMacMibGetRequestConfirm+0x1b4>)
 804a87a:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804a87e:	f893 3100 	ldrb.w	r3, [r3, #256]	; 0x100
 804a882:	e764      	b.n	804a74e <LoRaMacMibGetRequestConfirm+0x56>
            mibGet->Param.AntennaGain = MacCtx.NvmCtx->MacParams.AntennaGain;
 804a884:	4b09      	ldr	r3, [pc, #36]	; (804a8ac <LoRaMacMibGetRequestConfirm+0x1b4>)
 804a886:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804a88a:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
            mibGet->Param.DefaultAntennaGain = MacCtx.NvmCtx->MacParamsDefaults.AntennaGain;
 804a88e:	6063      	str	r3, [r4, #4]
 804a890:	e75e      	b.n	804a750 <LoRaMacMibGetRequestConfirm+0x58>
            mibGet->Param.Contexts = GetCtxs( );
 804a892:	f7fe ffd1 	bl	8049838 <GetCtxs>
 804a896:	e765      	b.n	804a764 <LoRaMacMibGetRequestConfirm+0x6c>
            mibGet->Param.DefaultAntennaGain = MacCtx.NvmCtx->MacParamsDefaults.AntennaGain;
 804a898:	4b04      	ldr	r3, [pc, #16]	; (804a8ac <LoRaMacMibGetRequestConfirm+0x1b4>)
 804a89a:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 804a89e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 804a8a0:	e7f5      	b.n	804a88e <LoRaMacMibGetRequestConfirm+0x196>
            status = LoRaMacClassBMibGetRequestConfirm( mibGet );
 804a8a2:	f000 fc78 	bl	804b196 <LoRaMacClassBMibGetRequestConfirm>
            break;
 804a8a6:	e7df      	b.n	804a868 <LoRaMacMibGetRequestConfirm+0x170>
        return LORAMAC_STATUS_PARAMETER_INVALID;
 804a8a8:	2003      	movs	r0, #3
 804a8aa:	e7dd      	b.n	804a868 <LoRaMacMibGetRequestConfirm+0x170>
 804a8ac:	2000d294 	.word	0x2000d294

0804a8b0 <LoRaMacMibSetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibSetRequestConfirm( MibRequestConfirm_t* mibSet )
{
 804a8b0:	b530      	push	{r4, r5, lr}
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
    ChanMaskSetParams_t chanMaskSet;
    VerifyParams_t verify;

    if( mibSet == NULL )
 804a8b2:	4604      	mov	r4, r0
{
 804a8b4:	b087      	sub	sp, #28
    if( mibSet == NULL )
 804a8b6:	b930      	cbnz	r0, 804a8c6 <LoRaMacMibSetRequestConfirm+0x16>
    {
    	PRINTF("LORAMAC_STATUS_PARAMETER_INVALID\r\n");
 804a8b8:	4897      	ldr	r0, [pc, #604]	; (804ab18 <LoRaMacMibSetRequestConfirm+0x268>)
 804a8ba:	f003 fa6f 	bl	804dd9c <TraceSend>
        return LORAMAC_STATUS_PARAMETER_INVALID;
 804a8be:	2403      	movs	r4, #3
        }
    }
    EventRegionNvmCtxChanged( );
    EventMacNvmCtxChanged( );
    return status;
}
 804a8c0:	4620      	mov	r0, r4
 804a8c2:	b007      	add	sp, #28
 804a8c4:	bd30      	pop	{r4, r5, pc}
    if( ( MacCtx.MacState & LORAMAC_TX_RUNNING ) == LORAMAC_TX_RUNNING )
 804a8c6:	4d95      	ldr	r5, [pc, #596]	; (804ab1c <LoRaMacMibSetRequestConfirm+0x26c>)
 804a8c8:	f8d5 3344 	ldr.w	r3, [r5, #836]	; 0x344
 804a8cc:	079b      	lsls	r3, r3, #30
 804a8ce:	d504      	bpl.n	804a8da <LoRaMacMibSetRequestConfirm+0x2a>
    	PRINTF("LORAMAC_STATUS_BUSY");
 804a8d0:	4893      	ldr	r0, [pc, #588]	; (804ab20 <LoRaMacMibSetRequestConfirm+0x270>)
 804a8d2:	f003 fa63 	bl	804dd9c <TraceSend>
        return LORAMAC_STATUS_BUSY;
 804a8d6:	2401      	movs	r4, #1
 804a8d8:	e7f2      	b.n	804a8c0 <LoRaMacMibSetRequestConfirm+0x10>
    switch( mibSet->Type )
 804a8da:	7803      	ldrb	r3, [r0, #0]
 804a8dc:	2b35      	cmp	r3, #53	; 0x35
 804a8de:	f200 8233 	bhi.w	804ad48 <LoRaMacMibSetRequestConfirm+0x498>
 804a8e2:	e8df f013 	tbh	[pc, r3, lsl #1]
 804a8e6:	0036      	.short	0x0036
 804a8e8:	0044003b 	.word	0x0044003b
 804a8ec:	0053004f 	.word	0x0053004f
 804a8f0:	005e0059 	.word	0x005e0059
 804a8f4:	006d0063 	.word	0x006d0063
 804a8f8:	00770072 	.word	0x00770072
 804a8fc:	0081007c 	.word	0x0081007c
 804a900:	008b0086 	.word	0x008b0086
 804a904:	00950090 	.word	0x00950090
 804a908:	009f009a 	.word	0x009f009a
 804a90c:	00a900a4 	.word	0x00a900a4
 804a910:	00b300ae 	.word	0x00b300ae
 804a914:	00bd00b8 	.word	0x00bd00b8
 804a918:	00c700c2 	.word	0x00c700c2
 804a91c:	00d300cd 	.word	0x00d300cd
 804a920:	00e200d9 	.word	0x00e200d9
 804a924:	00e80231 	.word	0x00e80231
 804a928:	01210103 	.word	0x01210103
 804a92c:	017c0158 	.word	0x017c0158
 804a930:	0180016d 	.word	0x0180016d
 804a934:	0190018a 	.word	0x0190018a
 804a938:	019c0196 	.word	0x019c0196
 804a93c:	01a801a2 	.word	0x01a801a2
 804a940:	01eb01bb 	.word	0x01eb01bb
 804a944:	020401d3 	.word	0x020401d3
 804a948:	0212020b 	.word	0x0212020b
 804a94c:	021d0218 	.word	0x021d0218
 804a950:	0224      	.short	0x0224
            status = SwitchClass( mibSet->Param.Class );
 804a952:	7900      	ldrb	r0, [r0, #4]
 804a954:	f7fe f84a 	bl	80489ec <SwitchClass>
            status = LoRaMacMibClassBSetRequestConfirm( mibSet );
 804a958:	4604      	mov	r4, r0
            break;
 804a95a:	e00e      	b.n	804a97a <LoRaMacMibSetRequestConfirm+0xca>
            if( mibSet->Param.NetworkActivation != ACTIVATION_TYPE_OTAA  )
 804a95c:	7903      	ldrb	r3, [r0, #4]
 804a95e:	2b02      	cmp	r3, #2
 804a960:	d00a      	beq.n	804a978 <LoRaMacMibSetRequestConfirm+0xc8>
                MacCtx.NvmCtx->NetworkActivation = mibSet->Param.NetworkActivation;
 804a962:	f8d5 2488 	ldr.w	r2, [r5, #1160]	; 0x488
 804a966:	f882 31d4 	strb.w	r3, [r2, #468]	; 0x1d4
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 804a96a:	2400      	movs	r4, #0
 804a96c:	e005      	b.n	804a97a <LoRaMacMibSetRequestConfirm+0xca>
            if( SecureElementSetDevEui( mibSet->Param.DevEui ) != SECURE_ELEMENT_SUCCESS )
 804a96e:	6840      	ldr	r0, [r0, #4]
 804a970:	f7fd fdc8 	bl	8048504 <SecureElementSetDevEui>
 804a974:	2800      	cmp	r0, #0
 804a976:	d0f8      	beq.n	804a96a <LoRaMacMibSetRequestConfirm+0xba>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 804a978:	2403      	movs	r4, #3
    EventRegionNvmCtxChanged( );
 804a97a:	f7fd fe3c 	bl	80485f6 <EventRegionNvmCtxChanged>
    EventMacNvmCtxChanged( );
 804a97e:	f7fd fe37 	bl	80485f0 <EventMacNvmCtxChanged>
    return status;
 804a982:	e79d      	b.n	804a8c0 <LoRaMacMibSetRequestConfirm+0x10>
            if( SecureElementSetJoinEui( mibSet->Param.JoinEui ) != SECURE_ELEMENT_SUCCESS )
 804a984:	6840      	ldr	r0, [r0, #4]
 804a986:	f7fd fdd3 	bl	8048530 <SecureElementSetJoinEui>
 804a98a:	e7f3      	b.n	804a974 <LoRaMacMibSetRequestConfirm+0xc4>
            MacCtx.NvmCtx->AdrCtrlOn = mibSet->Param.AdrEnable;
 804a98c:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804a990:	7902      	ldrb	r2, [r0, #4]
 804a992:	f883 20f2 	strb.w	r2, [r3, #242]	; 0xf2
 804a996:	e7e8      	b.n	804a96a <LoRaMacMibSetRequestConfirm+0xba>
            MacCtx.NvmCtx->NetID = mibSet->Param.NetID;
 804a998:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804a99c:	6842      	ldr	r2, [r0, #4]
 804a99e:	649a      	str	r2, [r3, #72]	; 0x48
 804a9a0:	e7e3      	b.n	804a96a <LoRaMacMibSetRequestConfirm+0xba>
            MacCtx.NvmCtx->DevAddr = mibSet->Param.DevAddr;
 804a9a2:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804a9a6:	6842      	ldr	r2, [r0, #4]
 804a9a8:	64da      	str	r2, [r3, #76]	; 0x4c
 804a9aa:	e7de      	b.n	804a96a <LoRaMacMibSetRequestConfirm+0xba>
            if( mibSet->Param.GenAppKey != NULL )
 804a9ac:	6841      	ldr	r1, [r0, #4]
 804a9ae:	2900      	cmp	r1, #0
 804a9b0:	d0e2      	beq.n	804a978 <LoRaMacMibSetRequestConfirm+0xc8>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( GEN_APP_KEY, mibSet->Param.GenAppKey ) )
 804a9b2:	2001      	movs	r0, #1
 804a9b4:	f001 f94e 	bl	804bc54 <LoRaMacCryptoSetKey>
 804a9b8:	2800      	cmp	r0, #0
 804a9ba:	d0d6      	beq.n	804a96a <LoRaMacMibSetRequestConfirm+0xba>
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 804a9bc:	2411      	movs	r4, #17
 804a9be:	e77f      	b.n	804a8c0 <LoRaMacMibSetRequestConfirm+0x10>
            if( mibSet->Param.AppKey != NULL )
 804a9c0:	6841      	ldr	r1, [r0, #4]
 804a9c2:	2900      	cmp	r1, #0
 804a9c4:	d0d8      	beq.n	804a978 <LoRaMacMibSetRequestConfirm+0xc8>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_KEY, mibSet->Param.AppKey ) )
 804a9c6:	2000      	movs	r0, #0
 804a9c8:	e7f4      	b.n	804a9b4 <LoRaMacMibSetRequestConfirm+0x104>
            if( mibSet->Param.NwkKey != NULL )
 804a9ca:	6841      	ldr	r1, [r0, #4]
 804a9cc:	2900      	cmp	r1, #0
 804a9ce:	d0d3      	beq.n	804a978 <LoRaMacMibSetRequestConfirm+0xc8>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_KEY, mibSet->Param.NwkKey ) )
 804a9d0:	2002      	movs	r0, #2
 804a9d2:	e7ef      	b.n	804a9b4 <LoRaMacMibSetRequestConfirm+0x104>
            if( mibSet->Param.JSIntKey != NULL )
 804a9d4:	6841      	ldr	r1, [r0, #4]
 804a9d6:	2900      	cmp	r1, #0
 804a9d8:	d0ce      	beq.n	804a978 <LoRaMacMibSetRequestConfirm+0xc8>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( J_S_INT_KEY, mibSet->Param.JSIntKey ) )
 804a9da:	2003      	movs	r0, #3
 804a9dc:	e7ea      	b.n	804a9b4 <LoRaMacMibSetRequestConfirm+0x104>
            if( mibSet->Param.JSEncKey != NULL )
 804a9de:	6841      	ldr	r1, [r0, #4]
 804a9e0:	2900      	cmp	r1, #0
 804a9e2:	d0c9      	beq.n	804a978 <LoRaMacMibSetRequestConfirm+0xc8>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( J_S_ENC_KEY, mibSet->Param.JSEncKey ) )
 804a9e4:	2004      	movs	r0, #4
 804a9e6:	e7e5      	b.n	804a9b4 <LoRaMacMibSetRequestConfirm+0x104>
            if( mibSet->Param.FNwkSIntKey != NULL )
 804a9e8:	6841      	ldr	r1, [r0, #4]
 804a9ea:	2900      	cmp	r1, #0
 804a9ec:	d0c4      	beq.n	804a978 <LoRaMacMibSetRequestConfirm+0xc8>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( F_NWK_S_INT_KEY, mibSet->Param.FNwkSIntKey ) )
 804a9ee:	2005      	movs	r0, #5
 804a9f0:	e7e0      	b.n	804a9b4 <LoRaMacMibSetRequestConfirm+0x104>
            if( mibSet->Param.SNwkSIntKey != NULL )
 804a9f2:	6841      	ldr	r1, [r0, #4]
 804a9f4:	2900      	cmp	r1, #0
 804a9f6:	d0bf      	beq.n	804a978 <LoRaMacMibSetRequestConfirm+0xc8>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( S_NWK_S_INT_KEY, mibSet->Param.SNwkSIntKey ) )
 804a9f8:	2006      	movs	r0, #6
 804a9fa:	e7db      	b.n	804a9b4 <LoRaMacMibSetRequestConfirm+0x104>
            if( mibSet->Param.NwkSEncKey != NULL )
 804a9fc:	6841      	ldr	r1, [r0, #4]
 804a9fe:	2900      	cmp	r1, #0
 804aa00:	d0ba      	beq.n	804a978 <LoRaMacMibSetRequestConfirm+0xc8>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_S_ENC_KEY, mibSet->Param.NwkSEncKey ) )
 804aa02:	2007      	movs	r0, #7
 804aa04:	e7d6      	b.n	804a9b4 <LoRaMacMibSetRequestConfirm+0x104>
            if( mibSet->Param.AppSKey != NULL )
 804aa06:	6841      	ldr	r1, [r0, #4]
 804aa08:	2900      	cmp	r1, #0
 804aa0a:	d0b5      	beq.n	804a978 <LoRaMacMibSetRequestConfirm+0xc8>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_S_KEY, mibSet->Param.AppSKey ) )
 804aa0c:	2008      	movs	r0, #8
 804aa0e:	e7d1      	b.n	804a9b4 <LoRaMacMibSetRequestConfirm+0x104>
            if( mibSet->Param.McKEKey != NULL )
 804aa10:	6841      	ldr	r1, [r0, #4]
 804aa12:	2900      	cmp	r1, #0
 804aa14:	d0b0      	beq.n	804a978 <LoRaMacMibSetRequestConfirm+0xc8>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KE_KEY, mibSet->Param.McKEKey ) )
 804aa16:	207f      	movs	r0, #127	; 0x7f
 804aa18:	e7cc      	b.n	804a9b4 <LoRaMacMibSetRequestConfirm+0x104>
            if( mibSet->Param.McKey0 != NULL )
 804aa1a:	6841      	ldr	r1, [r0, #4]
 804aa1c:	2900      	cmp	r1, #0
 804aa1e:	d0ab      	beq.n	804a978 <LoRaMacMibSetRequestConfirm+0xc8>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KEY_0, mibSet->Param.McKey0 ) )
 804aa20:	2080      	movs	r0, #128	; 0x80
 804aa22:	e7c7      	b.n	804a9b4 <LoRaMacMibSetRequestConfirm+0x104>
            if( mibSet->Param.McAppSKey0 != NULL )
 804aa24:	6841      	ldr	r1, [r0, #4]
 804aa26:	2900      	cmp	r1, #0
 804aa28:	d0a6      	beq.n	804a978 <LoRaMacMibSetRequestConfirm+0xc8>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_APP_S_KEY_0, mibSet->Param.McAppSKey0 ) )
 804aa2a:	2081      	movs	r0, #129	; 0x81
 804aa2c:	e7c2      	b.n	804a9b4 <LoRaMacMibSetRequestConfirm+0x104>
            if( mibSet->Param.McNwkSKey0 != NULL )
 804aa2e:	6841      	ldr	r1, [r0, #4]
 804aa30:	2900      	cmp	r1, #0
 804aa32:	d0a1      	beq.n	804a978 <LoRaMacMibSetRequestConfirm+0xc8>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_NWK_S_KEY_0, mibSet->Param.McNwkSKey0 ) )
 804aa34:	2082      	movs	r0, #130	; 0x82
 804aa36:	e7bd      	b.n	804a9b4 <LoRaMacMibSetRequestConfirm+0x104>
            if( mibSet->Param.McKey1 != NULL )
 804aa38:	6841      	ldr	r1, [r0, #4]
 804aa3a:	2900      	cmp	r1, #0
 804aa3c:	d09c      	beq.n	804a978 <LoRaMacMibSetRequestConfirm+0xc8>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KEY_1, mibSet->Param.McKey1 ) )
 804aa3e:	2083      	movs	r0, #131	; 0x83
 804aa40:	e7b8      	b.n	804a9b4 <LoRaMacMibSetRequestConfirm+0x104>
            if( mibSet->Param.McAppSKey1 != NULL )
 804aa42:	6841      	ldr	r1, [r0, #4]
 804aa44:	2900      	cmp	r1, #0
 804aa46:	d097      	beq.n	804a978 <LoRaMacMibSetRequestConfirm+0xc8>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_APP_S_KEY_1, mibSet->Param.McAppSKey1 ) )
 804aa48:	2084      	movs	r0, #132	; 0x84
 804aa4a:	e7b3      	b.n	804a9b4 <LoRaMacMibSetRequestConfirm+0x104>
            if( mibSet->Param.McNwkSKey1 != NULL )
 804aa4c:	6841      	ldr	r1, [r0, #4]
 804aa4e:	2900      	cmp	r1, #0
 804aa50:	d092      	beq.n	804a978 <LoRaMacMibSetRequestConfirm+0xc8>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_NWK_S_KEY_1, mibSet->Param.McNwkSKey1 ) )
 804aa52:	2085      	movs	r0, #133	; 0x85
 804aa54:	e7ae      	b.n	804a9b4 <LoRaMacMibSetRequestConfirm+0x104>
            if( mibSet->Param.McKey2 != NULL )
 804aa56:	6841      	ldr	r1, [r0, #4]
 804aa58:	2900      	cmp	r1, #0
 804aa5a:	d08d      	beq.n	804a978 <LoRaMacMibSetRequestConfirm+0xc8>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KEY_2, mibSet->Param.McKey2 ) )
 804aa5c:	2086      	movs	r0, #134	; 0x86
 804aa5e:	e7a9      	b.n	804a9b4 <LoRaMacMibSetRequestConfirm+0x104>
            if( mibSet->Param.McAppSKey2 != NULL )
 804aa60:	6841      	ldr	r1, [r0, #4]
 804aa62:	2900      	cmp	r1, #0
 804aa64:	d088      	beq.n	804a978 <LoRaMacMibSetRequestConfirm+0xc8>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_APP_S_KEY_2, mibSet->Param.McAppSKey2 ) )
 804aa66:	2087      	movs	r0, #135	; 0x87
 804aa68:	e7a4      	b.n	804a9b4 <LoRaMacMibSetRequestConfirm+0x104>
            if( mibSet->Param.McNwkSKey2 != NULL )
 804aa6a:	6841      	ldr	r1, [r0, #4]
 804aa6c:	2900      	cmp	r1, #0
 804aa6e:	d083      	beq.n	804a978 <LoRaMacMibSetRequestConfirm+0xc8>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_NWK_S_KEY_2, mibSet->Param.McNwkSKey2 ) )
 804aa70:	2088      	movs	r0, #136	; 0x88
 804aa72:	e79f      	b.n	804a9b4 <LoRaMacMibSetRequestConfirm+0x104>
            if( mibSet->Param.McKey3 != NULL )
 804aa74:	6841      	ldr	r1, [r0, #4]
 804aa76:	2900      	cmp	r1, #0
 804aa78:	f43f af7e 	beq.w	804a978 <LoRaMacMibSetRequestConfirm+0xc8>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KEY_3, mibSet->Param.McKey3 ) )
 804aa7c:	2089      	movs	r0, #137	; 0x89
 804aa7e:	e799      	b.n	804a9b4 <LoRaMacMibSetRequestConfirm+0x104>
            if( mibSet->Param.McAppSKey3 != NULL )
 804aa80:	6841      	ldr	r1, [r0, #4]
 804aa82:	2900      	cmp	r1, #0
 804aa84:	f43f af78 	beq.w	804a978 <LoRaMacMibSetRequestConfirm+0xc8>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_APP_S_KEY_3, mibSet->Param.McAppSKey3 ) )
 804aa88:	208a      	movs	r0, #138	; 0x8a
 804aa8a:	e793      	b.n	804a9b4 <LoRaMacMibSetRequestConfirm+0x104>
            if( mibSet->Param.McNwkSKey3 != NULL )
 804aa8c:	6841      	ldr	r1, [r0, #4]
 804aa8e:	2900      	cmp	r1, #0
 804aa90:	f43f af72 	beq.w	804a978 <LoRaMacMibSetRequestConfirm+0xc8>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_NWK_S_KEY_3, mibSet->Param.McNwkSKey3 ) )
 804aa94:	208b      	movs	r0, #139	; 0x8b
 804aa96:	e78d      	b.n	804a9b4 <LoRaMacMibSetRequestConfirm+0x104>
            MacCtx.NvmCtx->PublicNetwork = mibSet->Param.EnablePublicNetwork;
 804aa98:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804aa9c:	7900      	ldrb	r0, [r0, #4]
 804aa9e:	f883 00f1 	strb.w	r0, [r3, #241]	; 0xf1
            Radio.SetPublicNetwork( MacCtx.NvmCtx->PublicNetwork );
 804aaa2:	4b20      	ldr	r3, [pc, #128]	; (804ab24 <LoRaMacMibSetRequestConfirm+0x274>)
 804aaa4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 804aaa6:	4798      	blx	r3
 804aaa8:	e75f      	b.n	804a96a <LoRaMacMibSetRequestConfirm+0xba>
            MacCtx.NvmCtx->RepeaterSupport = mibSet->Param.EnableRepeaterSupport;
 804aaaa:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804aaae:	7902      	ldrb	r2, [r0, #4]
 804aab0:	f883 213f 	strb.w	r2, [r3, #319]	; 0x13f
 804aab4:	e759      	b.n	804a96a <LoRaMacMibSetRequestConfirm+0xba>
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 804aab6:	7a03      	ldrb	r3, [r0, #8]
 804aab8:	f88d 300c 	strb.w	r3, [sp, #12]
            verify.DatarateParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 804aabc:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804aac0:	f893 212d 	ldrb.w	r2, [r3, #301]	; 0x12d
 804aac4:	f88d 200d 	strb.w	r2, [sp, #13]
            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_RX_DR ) == true )
 804aac8:	a903      	add	r1, sp, #12
 804aaca:	2207      	movs	r2, #7
 804aacc:	7818      	ldrb	r0, [r3, #0]
 804aace:	f001 faff 	bl	804c0d0 <RegionVerify>
 804aad2:	2800      	cmp	r0, #0
 804aad4:	f43f af50 	beq.w	804a978 <LoRaMacMibSetRequestConfirm+0xc8>
                MacCtx.NvmCtx->MacParams.Rx2Channel = mibSet->Param.Rx2Channel;
 804aad8:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804aadc:	f503 738e 	add.w	r3, r3, #284	; 0x11c
                MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel = mibSet->Param.Rx2DefaultChannel;
 804aae0:	3404      	adds	r4, #4
 804aae2:	e894 0003 	ldmia.w	r4, {r0, r1}
 804aae6:	e883 0003 	stmia.w	r3, {r0, r1}
 804aaea:	e73e      	b.n	804a96a <LoRaMacMibSetRequestConfirm+0xba>
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 804aaec:	7a03      	ldrb	r3, [r0, #8]
 804aaee:	f88d 300c 	strb.w	r3, [sp, #12]
            verify.DatarateParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 804aaf2:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804aaf6:	f893 212d 	ldrb.w	r2, [r3, #301]	; 0x12d
 804aafa:	f88d 200d 	strb.w	r2, [sp, #13]
            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_RX_DR ) == true )
 804aafe:	a903      	add	r1, sp, #12
 804ab00:	2207      	movs	r2, #7
 804ab02:	7818      	ldrb	r0, [r3, #0]
 804ab04:	f001 fae4 	bl	804c0d0 <RegionVerify>
 804ab08:	2800      	cmp	r0, #0
 804ab0a:	f43f af35 	beq.w	804a978 <LoRaMacMibSetRequestConfirm+0xc8>
                MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel = mibSet->Param.Rx2DefaultChannel;
 804ab0e:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804ab12:	3328      	adds	r3, #40	; 0x28
 804ab14:	e7e4      	b.n	804aae0 <LoRaMacMibSetRequestConfirm+0x230>
 804ab16:	bf00      	nop
 804ab18:	08051f93 	.word	0x08051f93
 804ab1c:	2000d294 	.word	0x2000d294
 804ab20:	08051fb6 	.word	0x08051fb6
 804ab24:	080518f8 	.word	0x080518f8
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 804ab28:	7a03      	ldrb	r3, [r0, #8]
 804ab2a:	f88d 300c 	strb.w	r3, [sp, #12]
            verify.DatarateParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 804ab2e:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804ab32:	f893 212d 	ldrb.w	r2, [r3, #301]	; 0x12d
 804ab36:	f88d 200d 	strb.w	r2, [sp, #13]
            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_RX_DR ) == true )
 804ab3a:	a903      	add	r1, sp, #12
 804ab3c:	2207      	movs	r2, #7
 804ab3e:	7818      	ldrb	r0, [r3, #0]
 804ab40:	f001 fac6 	bl	804c0d0 <RegionVerify>
 804ab44:	2800      	cmp	r0, #0
 804ab46:	f43f af17 	beq.w	804a978 <LoRaMacMibSetRequestConfirm+0xc8>
                MacCtx.NvmCtx->MacParams.RxCChannel = mibSet->Param.RxCChannel;
 804ab4a:	3404      	adds	r4, #4
 804ab4c:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804ab50:	e894 0003 	ldmia.w	r4, {r0, r1}
 804ab54:	f503 7292 	add.w	r2, r3, #292	; 0x124
 804ab58:	e882 0003 	stmia.w	r2, {r0, r1}
                if( ( MacCtx.NvmCtx->DeviceClass == CLASS_C ) && ( MacCtx.NvmCtx->NetworkActivation != ACTIVATION_TYPE_NONE ) )
 804ab5c:	f893 20f0 	ldrb.w	r2, [r3, #240]	; 0xf0
 804ab60:	2a02      	cmp	r2, #2
 804ab62:	f47f af02 	bne.w	804a96a <LoRaMacMibSetRequestConfirm+0xba>
 804ab66:	f893 31d4 	ldrb.w	r3, [r3, #468]	; 0x1d4
 804ab6a:	2b00      	cmp	r3, #0
 804ab6c:	f43f aefd 	beq.w	804a96a <LoRaMacMibSetRequestConfirm+0xba>
                    Radio.Sleep( );
 804ab70:	4b77      	ldr	r3, [pc, #476]	; (804ad50 <LoRaMacMibSetRequestConfirm+0x4a0>)
                    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 804ab72:	4c78      	ldr	r4, [pc, #480]	; (804ad54 <LoRaMacMibSetRequestConfirm+0x4a4>)
                    Radio.Sleep( );
 804ab74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 804ab76:	4798      	blx	r3
                    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 804ab78:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804ab7c:	f893 2100 	ldrb.w	r2, [r3, #256]	; 0x100
 804ab80:	f993 1128 	ldrsb.w	r1, [r3, #296]	; 0x128
 804ab84:	7818      	ldrb	r0, [r3, #0]
 804ab86:	9400      	str	r4, [sp, #0]
 804ab88:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 804ab8c:	f001 fab6 	bl	804c0fc <RegionComputeRxWindowParameters>
                    OpenContinuousRxCWindow( );
 804ab90:	f7fd fe66 	bl	8048860 <OpenContinuousRxCWindow>
 804ab94:	e6e9      	b.n	804a96a <LoRaMacMibSetRequestConfirm+0xba>
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 804ab96:	7a03      	ldrb	r3, [r0, #8]
 804ab98:	f88d 300c 	strb.w	r3, [sp, #12]
            verify.DatarateParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 804ab9c:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804aba0:	f893 212d 	ldrb.w	r2, [r3, #301]	; 0x12d
 804aba4:	f88d 200d 	strb.w	r2, [sp, #13]
            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_RX_DR ) == true )
 804aba8:	a903      	add	r1, sp, #12
 804abaa:	2207      	movs	r2, #7
 804abac:	7818      	ldrb	r0, [r3, #0]
 804abae:	f001 fa8f 	bl	804c0d0 <RegionVerify>
 804abb2:	2800      	cmp	r0, #0
 804abb4:	f43f aee0 	beq.w	804a978 <LoRaMacMibSetRequestConfirm+0xc8>
                MacCtx.NvmCtx->MacParamsDefaults.RxCChannel = mibSet->Param.RxCDefaultChannel;
 804abb8:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804abbc:	3330      	adds	r3, #48	; 0x30
 804abbe:	e78f      	b.n	804aae0 <LoRaMacMibSetRequestConfirm+0x230>
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsDefaultMask;
 804abc0:	6843      	ldr	r3, [r0, #4]
 804abc2:	9304      	str	r3, [sp, #16]
            chanMaskSet.ChannelsMaskType = CHANNELS_DEFAULT_MASK;
 804abc4:	2301      	movs	r3, #1
            chanMaskSet.ChannelsMaskType = CHANNELS_MASK;
 804abc6:	f88d 3014 	strb.w	r3, [sp, #20]
            if( RegionChanMaskSet( MacCtx.NvmCtx->Region, &chanMaskSet ) == false )
 804abca:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804abce:	a904      	add	r1, sp, #16
 804abd0:	7818      	ldrb	r0, [r3, #0]
 804abd2:	f001 fa8c 	bl	804c0ee <RegionChanMaskSet>
 804abd6:	2800      	cmp	r0, #0
 804abd8:	f47f aec7 	bne.w	804a96a <LoRaMacMibSetRequestConfirm+0xba>
 804abdc:	e6cc      	b.n	804a978 <LoRaMacMibSetRequestConfirm+0xc8>
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsMask;
 804abde:	6843      	ldr	r3, [r0, #4]
 804abe0:	9304      	str	r3, [sp, #16]
            chanMaskSet.ChannelsMaskType = CHANNELS_MASK;
 804abe2:	2300      	movs	r3, #0
 804abe4:	e7ef      	b.n	804abc6 <LoRaMacMibSetRequestConfirm+0x316>
            if( ( mibSet->Param.ChannelsNbTrans >= 1 ) &&
 804abe6:	7903      	ldrb	r3, [r0, #4]
 804abe8:	1e5a      	subs	r2, r3, #1
 804abea:	2a0e      	cmp	r2, #14
 804abec:	f63f aec4 	bhi.w	804a978 <LoRaMacMibSetRequestConfirm+0xc8>
                MacCtx.NvmCtx->MacParams.ChannelsNbTrans = mibSet->Param.ChannelsNbTrans;
 804abf0:	f8d5 2488 	ldr.w	r2, [r5, #1160]	; 0x488
 804abf4:	f882 3118 	strb.w	r3, [r2, #280]	; 0x118
 804abf8:	e6b7      	b.n	804a96a <LoRaMacMibSetRequestConfirm+0xba>
            MacCtx.NvmCtx->MacParams.MaxRxWindow = mibSet->Param.MaxRxWindow;
 804abfa:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804abfe:	6842      	ldr	r2, [r0, #4]
 804ac00:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
 804ac04:	e6b1      	b.n	804a96a <LoRaMacMibSetRequestConfirm+0xba>
            MacCtx.NvmCtx->MacParams.ReceiveDelay1 = mibSet->Param.ReceiveDelay1;
 804ac06:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804ac0a:	6842      	ldr	r2, [r0, #4]
 804ac0c:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
 804ac10:	e6ab      	b.n	804a96a <LoRaMacMibSetRequestConfirm+0xba>
            MacCtx.NvmCtx->MacParams.ReceiveDelay2 = mibSet->Param.ReceiveDelay2;
 804ac12:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804ac16:	6842      	ldr	r2, [r0, #4]
 804ac18:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
 804ac1c:	e6a5      	b.n	804a96a <LoRaMacMibSetRequestConfirm+0xba>
            MacCtx.NvmCtx->MacParams.JoinAcceptDelay1 = mibSet->Param.JoinAcceptDelay1;
 804ac1e:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804ac22:	6842      	ldr	r2, [r0, #4]
 804ac24:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
 804ac28:	e69f      	b.n	804a96a <LoRaMacMibSetRequestConfirm+0xba>
            MacCtx.NvmCtx->MacParams.JoinAcceptDelay2 = mibSet->Param.JoinAcceptDelay2;
 804ac2a:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804ac2e:	6842      	ldr	r2, [r0, #4]
 804ac30:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
 804ac34:	e699      	b.n	804a96a <LoRaMacMibSetRequestConfirm+0xba>
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDefaultDatarate;
 804ac36:	a906      	add	r1, sp, #24
 804ac38:	7903      	ldrb	r3, [r0, #4]
 804ac3a:	f801 3d0c 	strb.w	r3, [r1, #-12]!
            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_DEF_TX_DR ) == true )
 804ac3e:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804ac42:	2206      	movs	r2, #6
 804ac44:	7818      	ldrb	r0, [r3, #0]
 804ac46:	f001 fa43 	bl	804c0d0 <RegionVerify>
 804ac4a:	2800      	cmp	r0, #0
 804ac4c:	f43f ae94 	beq.w	804a978 <LoRaMacMibSetRequestConfirm+0xc8>
                MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate = verify.DatarateParams.Datarate;
 804ac50:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804ac54:	f89d 200c 	ldrb.w	r2, [sp, #12]
 804ac58:	715a      	strb	r2, [r3, #5]
 804ac5a:	e686      	b.n	804a96a <LoRaMacMibSetRequestConfirm+0xba>
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDatarate;
 804ac5c:	7903      	ldrb	r3, [r0, #4]
 804ac5e:	f88d 300c 	strb.w	r3, [sp, #12]
            verify.DatarateParams.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 804ac62:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804ac66:	f893 212c 	ldrb.w	r2, [r3, #300]	; 0x12c
 804ac6a:	f88d 200e 	strb.w	r2, [sp, #14]
            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_TX_DR ) == true )
 804ac6e:	a903      	add	r1, sp, #12
 804ac70:	2205      	movs	r2, #5
 804ac72:	7818      	ldrb	r0, [r3, #0]
 804ac74:	f001 fa2c 	bl	804c0d0 <RegionVerify>
 804ac78:	2800      	cmp	r0, #0
 804ac7a:	f43f ae7d 	beq.w	804a978 <LoRaMacMibSetRequestConfirm+0xc8>
                MacCtx.NvmCtx->MacParams.ChannelsDatarate = verify.DatarateParams.Datarate;
 804ac7e:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804ac82:	f89d 200c 	ldrb.w	r2, [sp, #12]
 804ac86:	f883 20f9 	strb.w	r2, [r3, #249]	; 0xf9
 804ac8a:	e66e      	b.n	804a96a <LoRaMacMibSetRequestConfirm+0xba>
            verify.TxPower = mibSet->Param.ChannelsDefaultTxPower;
 804ac8c:	a906      	add	r1, sp, #24
 804ac8e:	7903      	ldrb	r3, [r0, #4]
 804ac90:	f801 3d0c 	strb.w	r3, [r1, #-12]!
            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_DEF_TX_POWER ) == true )
 804ac94:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804ac98:	220a      	movs	r2, #10
 804ac9a:	7818      	ldrb	r0, [r3, #0]
 804ac9c:	f001 fa18 	bl	804c0d0 <RegionVerify>
 804aca0:	b930      	cbnz	r0, 804acb0 <LoRaMacMibSetRequestConfirm+0x400>
            	PPRINTF("erro");
 804aca2:	4c2d      	ldr	r4, [pc, #180]	; (804ad58 <LoRaMacMibSetRequestConfirm+0x4a8>)
 804aca4:	4620      	mov	r0, r4
 804aca6:	f003 f879 	bl	804dd9c <TraceSend>
 804acaa:	2800      	cmp	r0, #0
 804acac:	d1fa      	bne.n	804aca4 <LoRaMacMibSetRequestConfirm+0x3f4>
 804acae:	e663      	b.n	804a978 <LoRaMacMibSetRequestConfirm+0xc8>
                MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower = verify.TxPower;
 804acb0:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804acb4:	f89d 200c 	ldrb.w	r2, [sp, #12]
 804acb8:	711a      	strb	r2, [r3, #4]
 804acba:	e656      	b.n	804a96a <LoRaMacMibSetRequestConfirm+0xba>
            verify.TxPower = TX_POWER_0/*mibSet->Param.ChannelsTxPower*/;
 804acbc:	a906      	add	r1, sp, #24
            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_TX_POWER ) == true )
 804acbe:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
            verify.TxPower = TX_POWER_0/*mibSet->Param.ChannelsTxPower*/;
 804acc2:	2400      	movs	r4, #0
 804acc4:	f801 4d0c 	strb.w	r4, [r1, #-12]!
            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_TX_POWER ) == true )
 804acc8:	2209      	movs	r2, #9
 804acca:	7818      	ldrb	r0, [r3, #0]
 804accc:	f001 fa00 	bl	804c0d0 <RegionVerify>
 804acd0:	b930      	cbnz	r0, 804ace0 <LoRaMacMibSetRequestConfirm+0x430>
            	PPRINTF("erro");
 804acd2:	4c21      	ldr	r4, [pc, #132]	; (804ad58 <LoRaMacMibSetRequestConfirm+0x4a8>)
 804acd4:	4620      	mov	r0, r4
 804acd6:	f003 f861 	bl	804dd9c <TraceSend>
 804acda:	2800      	cmp	r0, #0
 804acdc:	d1fa      	bne.n	804acd4 <LoRaMacMibSetRequestConfirm+0x424>
 804acde:	e64b      	b.n	804a978 <LoRaMacMibSetRequestConfirm+0xc8>
                MacCtx.NvmCtx->MacParams.ChannelsTxPower = verify.TxPower;
 804ace0:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804ace4:	f89d 200c 	ldrb.w	r2, [sp, #12]
 804ace8:	f883 20f8 	strb.w	r2, [r3, #248]	; 0xf8
 804acec:	e645      	b.n	804a97a <LoRaMacMibSetRequestConfirm+0xca>
            MacCtx.NvmCtx->MacParams.SystemMaxRxError = MacCtx.NvmCtx->MacParamsDefaults.SystemMaxRxError = mibSet->Param.SystemMaxRxError;
 804acee:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804acf2:	6842      	ldr	r2, [r0, #4]
 804acf4:	609a      	str	r2, [r3, #8]
 804acf6:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
 804acfa:	e636      	b.n	804a96a <LoRaMacMibSetRequestConfirm+0xba>
            MacCtx.NvmCtx->MacParams.MinRxSymbols = MacCtx.NvmCtx->MacParamsDefaults.MinRxSymbols = mibSet->Param.MinRxSymbols;
 804acfc:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804ad00:	7902      	ldrb	r2, [r0, #4]
 804ad02:	731a      	strb	r2, [r3, #12]
 804ad04:	f883 2100 	strb.w	r2, [r3, #256]	; 0x100
 804ad08:	e62f      	b.n	804a96a <LoRaMacMibSetRequestConfirm+0xba>
            MacCtx.NvmCtx->MacParams.AntennaGain = mibSet->Param.AntennaGain;
 804ad0a:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804ad0e:	6842      	ldr	r2, [r0, #4]
 804ad10:	f8c3 2134 	str.w	r2, [r3, #308]	; 0x134
 804ad14:	e629      	b.n	804a96a <LoRaMacMibSetRequestConfirm+0xba>
            MacCtx.NvmCtx->MacParamsDefaults.AntennaGain = mibSet->Param.DefaultAntennaGain;
 804ad16:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804ad1a:	6842      	ldr	r2, [r0, #4]
 804ad1c:	641a      	str	r2, [r3, #64]	; 0x40
 804ad1e:	e624      	b.n	804a96a <LoRaMacMibSetRequestConfirm+0xba>
            if( mibSet->Param.Contexts != 0 )
 804ad20:	6840      	ldr	r0, [r0, #4]
 804ad22:	2800      	cmp	r0, #0
 804ad24:	f43f ae28 	beq.w	804a978 <LoRaMacMibSetRequestConfirm+0xc8>
                status = RestoreCtxs( mibSet->Param.Contexts );
 804ad28:	f7fe fdbc 	bl	80498a4 <RestoreCtxs>
 804ad2c:	e614      	b.n	804a958 <LoRaMacMibSetRequestConfirm+0xa8>
            if( mibSet->Param.AbpLrWanVersion.Fields.Minor <= 1 )
 804ad2e:	7983      	ldrb	r3, [r0, #6]
 804ad30:	2b01      	cmp	r3, #1
 804ad32:	f63f ae21 	bhi.w	804a978 <LoRaMacMibSetRequestConfirm+0xc8>
                MacCtx.NvmCtx->Version = mibSet->Param.AbpLrWanVersion;
 804ad36:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804ad3a:	6842      	ldr	r2, [r0, #4]
 804ad3c:	f8c3 21d0 	str.w	r2, [r3, #464]	; 0x1d0
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetLrWanVersion( mibSet->Param.AbpLrWanVersion ) )
 804ad40:	6840      	ldr	r0, [r0, #4]
 804ad42:	f000 fdc7 	bl	804b8d4 <LoRaMacCryptoSetLrWanVersion>
 804ad46:	e637      	b.n	804a9b8 <LoRaMacMibSetRequestConfirm+0x108>
            status = LoRaMacMibClassBSetRequestConfirm( mibSet );
 804ad48:	f000 fa27 	bl	804b19a <LoRaMacMibClassBSetRequestConfirm>
 804ad4c:	e604      	b.n	804a958 <LoRaMacMibSetRequestConfirm+0xa8>
 804ad4e:	bf00      	nop
 804ad50:	080518f8 	.word	0x080518f8
 804ad54:	2000d678 	.word	0x2000d678
 804ad58:	08051fca 	.word	0x08051fca

0804ad5c <LoRaMacMlmeRequest>:
    EventRegionNvmCtxChanged( );
    return LORAMAC_STATUS_OK;
}

LoRaMacStatus_t LoRaMacMlmeRequest( MlmeReq_t* mlmeRequest )
{
 804ad5c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
    MlmeConfirmQueue_t queueElement;
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 804ad5e:	2300      	movs	r3, #0
 804ad60:	f8ad 3000 	strh.w	r3, [sp]

    if( mlmeRequest == NULL )
 804ad64:	4606      	mov	r6, r0
 804ad66:	b930      	cbnz	r0, 804ad76 <LoRaMacMlmeRequest+0x1a>
    {
    	PRINTF("INVALID\n\r");
 804ad68:	4862      	ldr	r0, [pc, #392]	; (804aef4 <LoRaMacMlmeRequest+0x198>)
 804ad6a:	f003 f817 	bl	804dd9c <TraceSend>
    	return LORAMAC_STATUS_PARAMETER_INVALID;
 804ad6e:	2403      	movs	r4, #3
    	PRINTF("LORA_MAC_OK\n\r");
        LoRaMacConfirmQueueAdd( &queueElement );
        EventMacNvmCtxChanged( );
    }
    return status;
}
 804ad70:	4620      	mov	r0, r4
 804ad72:	b003      	add	sp, #12
 804ad74:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if( LoRaMacIsBusy( ) == true )
 804ad76:	f7fe f9dd 	bl	8049134 <LoRaMacIsBusy>
 804ad7a:	b120      	cbz	r0, 804ad86 <LoRaMacMlmeRequest+0x2a>
    	PRINTF("BUSY1\n\r");
 804ad7c:	485e      	ldr	r0, [pc, #376]	; (804aef8 <LoRaMacMlmeRequest+0x19c>)
    	PRINTF("BUSY2\n\r");
 804ad7e:	f003 f80d 	bl	804dd9c <TraceSend>
                return LORAMAC_STATUS_BUSY;
 804ad82:	2401      	movs	r4, #1
 804ad84:	e7f4      	b.n	804ad70 <LoRaMacMlmeRequest+0x14>
    if( LoRaMacConfirmQueueIsFull( ) == true )
 804ad86:	f000 fc1f 	bl	804b5c8 <LoRaMacConfirmQueueIsFull>
 804ad8a:	b108      	cbz	r0, 804ad90 <LoRaMacMlmeRequest+0x34>
    	PRINTF("BUSY2\n\r");
 804ad8c:	485b      	ldr	r0, [pc, #364]	; (804aefc <LoRaMacMlmeRequest+0x1a0>)
 804ad8e:	e7f6      	b.n	804ad7e <LoRaMacMlmeRequest+0x22>
    if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 804ad90:	f000 fc14 	bl	804b5bc <LoRaMacConfirmQueueGetCnt>
 804ad94:	4604      	mov	r4, r0
 804ad96:	b938      	cbnz	r0, 804ada8 <LoRaMacMlmeRequest+0x4c>
    	PRINTF("gETcnT\n\r");
 804ad98:	4859      	ldr	r0, [pc, #356]	; (804af00 <LoRaMacMlmeRequest+0x1a4>)
 804ad9a:	f002 ffff 	bl	804dd9c <TraceSend>
    	memset1( ( uint8_t* ) &MacCtx.MlmeConfirm, 0, sizeof( MacCtx.MlmeConfirm ) );
 804ad9e:	2214      	movs	r2, #20
 804ada0:	4621      	mov	r1, r4
 804ada2:	4858      	ldr	r0, [pc, #352]	; (804af04 <LoRaMacMlmeRequest+0x1a8>)
 804ada4:	f003 f873 	bl	804de8e <memset1>
    MacCtx.MlmeConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 804ada8:	4d57      	ldr	r5, [pc, #348]	; (804af08 <LoRaMacMlmeRequest+0x1ac>)
    MacCtx.MacFlags.Bits.MlmeReq = 1;
 804adaa:	f895 2485 	ldrb.w	r2, [r5, #1157]	; 0x485
 804adae:	f042 0204 	orr.w	r2, r2, #4
 804adb2:	f885 2485 	strb.w	r2, [r5, #1157]	; 0x485
    queueElement.Request = mlmeRequest->Type;
 804adb6:	7832      	ldrb	r2, [r6, #0]
 804adb8:	f88d 2004 	strb.w	r2, [sp, #4]
    MacCtx.MlmeConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 804adbc:	2301      	movs	r3, #1
    queueElement.RestrictCommonReadyToHandle = false;
 804adbe:	2100      	movs	r1, #0
    MacCtx.MlmeConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 804adc0:	f885 3455 	strb.w	r3, [r5, #1109]	; 0x455
    queueElement.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 804adc4:	f88d 3005 	strb.w	r3, [sp, #5]
    queueElement.RestrictCommonReadyToHandle = false;
 804adc8:	f88d 1007 	strb.w	r1, [sp, #7]
    switch( mlmeRequest->Type )
 804adcc:	2a0d      	cmp	r2, #13
 804adce:	f200 808d 	bhi.w	804aeec <LoRaMacMlmeRequest+0x190>
 804add2:	e8df f002 	tbb	[pc, r2]
 804add6:	8b07      	.short	0x8b07
 804add8:	5b483d8b 	.word	0x5b483d8b
 804addc:	648b8b8b 	.word	0x648b8b8b
 804ade0:	7b6b7f8b 	.word	0x7b6b7f8b
        	PRINTF("JOIN\n\r");
 804ade4:	4849      	ldr	r0, [pc, #292]	; (804af0c <LoRaMacMlmeRequest+0x1b0>)
 804ade6:	f002 ffd9 	bl	804dd9c <TraceSend>
            if( ( MacCtx.MacState & LORAMAC_TX_DELAYED ) == LORAMAC_TX_DELAYED )
 804adea:	f8d5 2344 	ldr.w	r2, [r5, #836]	; 0x344
 804adee:	f012 0420 	ands.w	r4, r2, #32
 804adf2:	d1c6      	bne.n	804ad82 <LoRaMacMlmeRequest+0x26>
            ResetMacParameters( );
 804adf4:	f7fd fcd0 	bl	8048798 <ResetMacParameters>
            MacCtx.NvmCtx->MacParams.ChannelsDatarate = RegionAlternateDr( MacCtx.NvmCtx->Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR );
 804adf8:	f8d5 7488 	ldr.w	r7, [r5, #1160]	; 0x488
 804adfc:	f996 1004 	ldrsb.w	r1, [r6, #4]
 804ae00:	7838      	ldrb	r0, [r7, #0]
 804ae02:	4622      	mov	r2, r4
 804ae04:	f001 f9cd 	bl	804c1a2 <RegionAlternateDr>
            queueElement.Status = LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL;
 804ae08:	2307      	movs	r3, #7
            MacCtx.NvmCtx->MacParams.ChannelsDatarate = RegionAlternateDr( MacCtx.NvmCtx->Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR );
 804ae0a:	f887 00f9 	strb.w	r0, [r7, #249]	; 0xf9
            status = SendReJoinReq( JOIN_REQ );
 804ae0e:	20ff      	movs	r0, #255	; 0xff
            queueElement.Status = LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL;
 804ae10:	f88d 3005 	strb.w	r3, [sp, #5]
            status = SendReJoinReq( JOIN_REQ );
 804ae14:	f7fe fca2 	bl	804975c <SendReJoinReq>
            if( status != LORAMAC_STATUS_OK )
 804ae18:	4604      	mov	r4, r0
 804ae1a:	b368      	cbz	r0, 804ae78 <LoRaMacMlmeRequest+0x11c>
                MacCtx.NvmCtx->MacParams.ChannelsDatarate = RegionAlternateDr( MacCtx.NvmCtx->Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR_RESTORE );
 804ae1c:	f8d5 7488 	ldr.w	r7, [r5, #1160]	; 0x488
 804ae20:	f996 1004 	ldrsb.w	r1, [r6, #4]
 804ae24:	7838      	ldrb	r0, [r7, #0]
 804ae26:	2201      	movs	r2, #1
 804ae28:	f001 f9bb 	bl	804c1a2 <RegionAlternateDr>
 804ae2c:	f887 00f9 	strb.w	r0, [r7, #249]	; 0xf9
    	PRINTF("LORA_MAC_NOT_OK\n\r");
 804ae30:	4837      	ldr	r0, [pc, #220]	; (804af10 <LoRaMacMlmeRequest+0x1b4>)
 804ae32:	f002 ffb3 	bl	804dd9c <TraceSend>
        if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 804ae36:	f000 fbc1 	bl	804b5bc <LoRaMacConfirmQueueGetCnt>
 804ae3a:	2800      	cmp	r0, #0
 804ae3c:	d198      	bne.n	804ad70 <LoRaMacMlmeRequest+0x14>
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 804ae3e:	f895 3485 	ldrb.w	r3, [r5, #1157]	; 0x485
            MacCtx.NodeAckRequested = false;
 804ae42:	f885 0418 	strb.w	r0, [r5, #1048]	; 0x418
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 804ae46:	f360 0382 	bfi	r3, r0, #2, #1
 804ae4a:	f885 3485 	strb.w	r3, [r5, #1157]	; 0x485
 804ae4e:	e78f      	b.n	804ad70 <LoRaMacMlmeRequest+0x14>
        	PRINTF("LINK CHECK");
 804ae50:	4830      	ldr	r0, [pc, #192]	; (804af14 <LoRaMacMlmeRequest+0x1b8>)
 804ae52:	f002 ffa3 	bl	804dd9c <TraceSend>
            if( LoRaMacCommandsAddCmd( MOTE_MAC_LINK_CHECK_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 804ae56:	2200      	movs	r2, #0
 804ae58:	4669      	mov	r1, sp
 804ae5a:	2002      	movs	r0, #2
 804ae5c:	f000 f9d6 	bl	804b20c <LoRaMacCommandsAddCmd>
 804ae60:	b150      	cbz	r0, 804ae78 <LoRaMacMlmeRequest+0x11c>
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 804ae62:	2413      	movs	r4, #19
 804ae64:	e7e4      	b.n	804ae30 <LoRaMacMlmeRequest+0xd4>
        	PRINTF("TXCW\n\r");
 804ae66:	482c      	ldr	r0, [pc, #176]	; (804af18 <LoRaMacMlmeRequest+0x1bc>)
 804ae68:	f002 ff98 	bl	804dd9c <TraceSend>
            status = SetTxContinuousWave( mlmeRequest->Req.TxCw.Timeout );
 804ae6c:	88b0      	ldrh	r0, [r6, #4]
 804ae6e:	f7fe fca5 	bl	80497bc <SetTxContinuousWave>
            status = SetTxContinuousWave1( mlmeRequest->Req.TxCw.Timeout, mlmeRequest->Req.TxCw.Frequency, mlmeRequest->Req.TxCw.Power );
 804ae72:	4604      	mov	r4, r0
    if( status != LORAMAC_STATUS_OK )
 804ae74:	2800      	cmp	r0, #0
 804ae76:	d1db      	bne.n	804ae30 <LoRaMacMlmeRequest+0xd4>
    	PRINTF("LORA_MAC_OK\n\r");
 804ae78:	4828      	ldr	r0, [pc, #160]	; (804af1c <LoRaMacMlmeRequest+0x1c0>)
 804ae7a:	f002 ff8f 	bl	804dd9c <TraceSend>
        LoRaMacConfirmQueueAdd( &queueElement );
 804ae7e:	a801      	add	r0, sp, #4
 804ae80:	f000 fadc 	bl	804b43c <LoRaMacConfirmQueueAdd>
        EventMacNvmCtxChanged( );
 804ae84:	2400      	movs	r4, #0
 804ae86:	f7fd fbb3 	bl	80485f0 <EventMacNvmCtxChanged>
 804ae8a:	e771      	b.n	804ad70 <LoRaMacMlmeRequest+0x14>
        	PRINTF("TXCW_1\n\r");
 804ae8c:	4824      	ldr	r0, [pc, #144]	; (804af20 <LoRaMacMlmeRequest+0x1c4>)
 804ae8e:	f002 ff85 	bl	804dd9c <TraceSend>
            status = SetTxContinuousWave1( mlmeRequest->Req.TxCw.Timeout, mlmeRequest->Req.TxCw.Frequency, mlmeRequest->Req.TxCw.Power );
 804ae92:	7b32      	ldrb	r2, [r6, #12]
 804ae94:	68b1      	ldr	r1, [r6, #8]
 804ae96:	88b0      	ldrh	r0, [r6, #4]
 804ae98:	f7fe fcb8 	bl	804980c <SetTxContinuousWave1>
 804ae9c:	e7e9      	b.n	804ae72 <LoRaMacMlmeRequest+0x116>
        	PRINTF("Device Time\n\r");
 804ae9e:	4821      	ldr	r0, [pc, #132]	; (804af24 <LoRaMacMlmeRequest+0x1c8>)
 804aea0:	f002 ff7c 	bl	804dd9c <TraceSend>
            if( LoRaMacCommandsAddCmd( MOTE_MAC_DEVICE_TIME_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 804aea4:	2200      	movs	r2, #0
 804aea6:	4669      	mov	r1, sp
 804aea8:	200d      	movs	r0, #13
 804aeaa:	e7d7      	b.n	804ae5c <LoRaMacMlmeRequest+0x100>
            if( MacCtx.NvmCtx->DeviceClass == CLASS_A )
 804aeac:	f8d5 3488 	ldr.w	r3, [r5, #1160]	; 0x488
 804aeb0:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 804aeb4:	b9d3      	cbnz	r3, 804aeec <LoRaMacMlmeRequest+0x190>
                uint8_t value = mlmeRequest->Req.PingSlotInfo.PingSlot.Value;
 804aeb6:	7934      	ldrb	r4, [r6, #4]
                LoRaMacClassBSetPingSlotInfo( mlmeRequest->Req.PingSlotInfo.PingSlot.Fields.Periodicity );
 804aeb8:	f004 0007 	and.w	r0, r4, #7
 804aebc:	f000 f966 	bl	804b18c <LoRaMacClassBSetPingSlotInfo>
                macCmdPayload[0] = value;
 804aec0:	a902      	add	r1, sp, #8
                if( LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_INFO_REQ, macCmdPayload, 1 ) != LORAMAC_COMMANDS_SUCCESS )
 804aec2:	2201      	movs	r2, #1
                macCmdPayload[0] = value;
 804aec4:	f801 4d08 	strb.w	r4, [r1, #-8]!
                if( LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_INFO_REQ, macCmdPayload, 1 ) != LORAMAC_COMMANDS_SUCCESS )
 804aec8:	2010      	movs	r0, #16
 804aeca:	e7c7      	b.n	804ae5c <LoRaMacMlmeRequest+0x100>
            if( LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_TIMING_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 804aecc:	2200      	movs	r2, #0
 804aece:	4669      	mov	r1, sp
 804aed0:	2012      	movs	r0, #18
 804aed2:	e7c3      	b.n	804ae5c <LoRaMacMlmeRequest+0x100>
            queueElement.RestrictCommonReadyToHandle = true;
 804aed4:	f88d 3007 	strb.w	r3, [sp, #7]
            if( LoRaMacClassBIsAcquisitionInProgress( ) == false )
 804aed8:	f000 f949 	bl	804b16e <LoRaMacClassBIsAcquisitionInProgress>
 804aedc:	4604      	mov	r4, r0
 804aede:	b938      	cbnz	r0, 804aef0 <LoRaMacMlmeRequest+0x194>
                LoRaMacClassBSetBeaconState( BEACON_STATE_ACQUISITION );
 804aee0:	f000 f942 	bl	804b168 <LoRaMacClassBSetBeaconState>
                LoRaMacClassBBeaconTimerEvent( NULL );
 804aee4:	4620      	mov	r0, r4
 804aee6:	f000 f944 	bl	804b172 <LoRaMacClassBBeaconTimerEvent>
 804aeea:	e7c5      	b.n	804ae78 <LoRaMacMlmeRequest+0x11c>
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 804aeec:	2402      	movs	r4, #2
 804aeee:	e79f      	b.n	804ae30 <LoRaMacMlmeRequest+0xd4>
                status = LORAMAC_STATUS_BUSY;
 804aef0:	2401      	movs	r4, #1
 804aef2:	e79d      	b.n	804ae30 <LoRaMacMlmeRequest+0xd4>
 804aef4:	08051fcf 	.word	0x08051fcf
 804aef8:	08051fd9 	.word	0x08051fd9
 804aefc:	08051fe1 	.word	0x08051fe1
 804af00:	08051fe9 	.word	0x08051fe9
 804af04:	2000d6e8 	.word	0x2000d6e8
 804af08:	2000d294 	.word	0x2000d294
 804af0c:	08051ff2 	.word	0x08051ff2
 804af10:	08052022 	.word	0x08052022
 804af14:	08051ff9 	.word	0x08051ff9
 804af18:	08052004 	.word	0x08052004
 804af1c:	08052034 	.word	0x08052034
 804af20:	0805200b 	.word	0x0805200b
 804af24:	08052014 	.word	0x08052014

0804af28 <LoRaMacMcpsRequest>:

LoRaMacStatus_t LoRaMacMcpsRequest( McpsReq_t* mcpsRequest )
{
 804af28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    void* fBuffer;
    uint16_t fBufferSize;
    int8_t datarate = DR_0;
    bool readyToSend = false;

    if( mcpsRequest == NULL )
 804af2c:	4605      	mov	r5, r0
{
 804af2e:	b085      	sub	sp, #20
    if( mcpsRequest == NULL )
 804af30:	2800      	cmp	r0, #0
 804af32:	f000 809e 	beq.w	804b072 <LoRaMacMcpsRequest+0x14a>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
    }
    if( LoRaMacIsBusy( ) == true )
 804af36:	f7fe f8fd 	bl	8049134 <LoRaMacIsBusy>
 804af3a:	4607      	mov	r7, r0
 804af3c:	2800      	cmp	r0, #0
 804af3e:	f040 809e 	bne.w	804b07e <LoRaMacMcpsRequest+0x156>
    {
        return LORAMAC_STATUS_BUSY;
    }

    macHdr.Value = 0;
    memset1( ( uint8_t* ) &MacCtx.McpsConfirm, 0, sizeof( MacCtx.McpsConfirm ) );
 804af42:	4c50      	ldr	r4, [pc, #320]	; (804b084 <LoRaMacMcpsRequest+0x15c>)
    macHdr.Value = 0;
 804af44:	f88d 0000 	strb.w	r0, [sp]
    memset1( ( uint8_t* ) &MacCtx.McpsConfirm, 0, sizeof( MacCtx.McpsConfirm ) );
 804af48:	2214      	movs	r2, #20
 804af4a:	4601      	mov	r1, r0
 804af4c:	f504 6088 	add.w	r0, r4, #1088	; 0x440
 804af50:	f002 ff9d 	bl	804de8e <memset1>
    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 804af54:	2301      	movs	r3, #1

    // AckTimeoutRetriesCounter must be reset every time a new request (unconfirmed or confirmed) is performed.
    MacCtx.AckTimeoutRetriesCounter = 1;
 804af56:	f884 3416 	strb.w	r3, [r4, #1046]	; 0x416

    switch( mcpsRequest->Type )
 804af5a:	782a      	ldrb	r2, [r5, #0]
    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 804af5c:	f884 3441 	strb.w	r3, [r4, #1089]	; 0x441
    switch( mcpsRequest->Type )
 804af60:	429a      	cmp	r2, r3
 804af62:	d05a      	beq.n	804b01a <LoRaMacMcpsRequest+0xf2>
 804af64:	d304      	bcc.n	804af70 <LoRaMacMcpsRequest+0x48>
 804af66:	2a03      	cmp	r2, #3
 804af68:	d06e      	beq.n	804b048 <LoRaMacMcpsRequest+0x120>
    int8_t datarate = DR_0;
 804af6a:	46bb      	mov	fp, r7
    uint8_t fPort = 0;
 804af6c:	46b8      	mov	r8, r7
 804af6e:	e011      	b.n	804af94 <LoRaMacMcpsRequest+0x6c>
        case MCPS_UNCONFIRMED:
        {
            readyToSend = true;
            MacCtx.AckTimeoutRetries = 1;

            macHdr.Bits.MType = FRAME_TYPE_DATA_UNCONFIRMED_UP;
 804af70:	f89d 2000 	ldrb.w	r2, [sp]
            MacCtx.AckTimeoutRetries = 1;
 804af74:	f884 3415 	strb.w	r3, [r4, #1045]	; 0x415
            macHdr.Bits.MType = FRAME_TYPE_DATA_UNCONFIRMED_UP;
 804af78:	2102      	movs	r1, #2
 804af7a:	f361 1247 	bfi	r2, r1, #5, #3
            fPort = mcpsRequest->Req.Unconfirmed.fPort;
 804af7e:	f895 8004 	ldrb.w	r8, [r5, #4]
            fBuffer = mcpsRequest->Req.Unconfirmed.fBuffer;
 804af82:	f8d5 9008 	ldr.w	r9, [r5, #8]
            fBufferSize = mcpsRequest->Req.Unconfirmed.fBufferSize;
 804af86:	f8b5 a00c 	ldrh.w	sl, [r5, #12]
            datarate = mcpsRequest->Req.Unconfirmed.Datarate;
 804af8a:	f995 b00e 	ldrsb.w	fp, [r5, #14]
            macHdr.Bits.MType = FRAME_TYPE_DATA_UNCONFIRMED_UP;
 804af8e:	f88d 2000 	strb.w	r2, [sp]
            readyToSend = true;
 804af92:	461f      	mov	r7, r3
            break;
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
    getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 804af94:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 804af98:	f893 212c 	ldrb.w	r2, [r3, #300]	; 0x12c
 804af9c:	f88d 2006 	strb.w	r2, [sp, #6]
    getPhy.Attribute = PHY_MIN_TX_DR;
 804afa0:	2602      	movs	r6, #2
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804afa2:	a901      	add	r1, sp, #4
 804afa4:	7818      	ldrb	r0, [r3, #0]
    getPhy.Attribute = PHY_MIN_TX_DR;
 804afa6:	f88d 6004 	strb.w	r6, [sp, #4]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804afaa:	f001 f874 	bl	804c096 <RegionGetPhyParam>
 804afae:	9002      	str	r0, [sp, #8]
    // Apply the minimum possible datarate.
    // Some regions have limitations for the minimum datarate.
    datarate = MAX( datarate, ( int8_t )phyParam.Value );

    if( readyToSend == true )
 804afb0:	b36f      	cbz	r7, 804b00e <LoRaMacMcpsRequest+0xe6>
    {
        if( MacCtx.NvmCtx->AdrCtrlOn == false )
 804afb2:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 804afb6:	f893 20f2 	ldrb.w	r2, [r3, #242]	; 0xf2
 804afba:	b9b2      	cbnz	r2, 804afea <LoRaMacMcpsRequest+0xc2>
    datarate = MAX( datarate, ( int8_t )phyParam.Value );
 804afbc:	b240      	sxtb	r0, r0
 804afbe:	4558      	cmp	r0, fp
 804afc0:	bfb8      	it	lt
 804afc2:	4658      	movlt	r0, fp
        {
            verify.DatarateParams.Datarate = datarate;
            verify.DatarateParams.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 804afc4:	f893 212c 	ldrb.w	r2, [r3, #300]	; 0x12c
            verify.DatarateParams.Datarate = datarate;
 804afc8:	f88d 000c 	strb.w	r0, [sp, #12]
            verify.DatarateParams.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 804afcc:	f88d 200e 	strb.w	r2, [sp, #14]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_TX_DR ) == true )
 804afd0:	a903      	add	r1, sp, #12
 804afd2:	2205      	movs	r2, #5
 804afd4:	7818      	ldrb	r0, [r3, #0]
 804afd6:	f001 f87b 	bl	804c0d0 <RegionVerify>
 804afda:	2800      	cmp	r0, #0
 804afdc:	d046      	beq.n	804b06c <LoRaMacMcpsRequest+0x144>
            {
                MacCtx.NvmCtx->MacParams.ChannelsDatarate = verify.DatarateParams.Datarate;
 804afde:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 804afe2:	f89d 200c 	ldrb.w	r2, [sp, #12]
 804afe6:	f883 20f9 	strb.w	r2, [r3, #249]	; 0xf9
            	PRINTF("Invalid data rate\r\n");
                return LORAMAC_STATUS_PARAMETER_INVALID;
            }
        }

        status = Send( &macHdr, fPort, fBuffer, fBufferSize );
 804afea:	4653      	mov	r3, sl
 804afec:	464a      	mov	r2, r9
 804afee:	4641      	mov	r1, r8
 804aff0:	4668      	mov	r0, sp
 804aff2:	f7fe fb1b 	bl	804962c <Send>
        if( status == LORAMAC_STATUS_OK )
 804aff6:	4606      	mov	r6, r0
 804aff8:	2800      	cmp	r0, #0
 804affa:	d13c      	bne.n	804b076 <LoRaMacMcpsRequest+0x14e>
        {
            MacCtx.McpsConfirm.McpsRequest = mcpsRequest->Type;
 804affc:	782b      	ldrb	r3, [r5, #0]
 804affe:	f884 3440 	strb.w	r3, [r4, #1088]	; 0x440
            MacCtx.MacFlags.Bits.McpsReq = 1;
 804b002:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
 804b006:	f043 0301 	orr.w	r3, r3, #1
 804b00a:	f884 3485 	strb.w	r3, [r4, #1157]	; 0x485
        {
            MacCtx.NodeAckRequested = false;
        }
    }

    EventMacNvmCtxChanged( );
 804b00e:	f7fd faef 	bl	80485f0 <EventMacNvmCtxChanged>
    return status;
}
 804b012:	4630      	mov	r0, r6
 804b014:	b005      	add	sp, #20
 804b016:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            MacCtx.AckTimeoutRetries = MIN( mcpsRequest->Req.Confirmed.NbTrials, MAX_ACK_RETRIES );
 804b01a:	7beb      	ldrb	r3, [r5, #15]
 804b01c:	2b08      	cmp	r3, #8
 804b01e:	bf28      	it	cs
 804b020:	2308      	movcs	r3, #8
 804b022:	f884 3415 	strb.w	r3, [r4, #1045]	; 0x415
            macHdr.Bits.MType = FRAME_TYPE_DATA_CONFIRMED_UP;
 804b026:	f89d 3000 	ldrb.w	r3, [sp]
            fPort = mcpsRequest->Req.Confirmed.fPort;
 804b02a:	f895 8004 	ldrb.w	r8, [r5, #4]
            fBuffer = mcpsRequest->Req.Confirmed.fBuffer;
 804b02e:	f8d5 9008 	ldr.w	r9, [r5, #8]
            fBufferSize = mcpsRequest->Req.Confirmed.fBufferSize;
 804b032:	f8b5 a00c 	ldrh.w	sl, [r5, #12]
            datarate = mcpsRequest->Req.Confirmed.Datarate;
 804b036:	f995 b00e 	ldrsb.w	fp, [r5, #14]
            macHdr.Bits.MType = FRAME_TYPE_DATA_CONFIRMED_UP;
 804b03a:	2104      	movs	r1, #4
 804b03c:	f361 1347 	bfi	r3, r1, #5, #3
 804b040:	f88d 3000 	strb.w	r3, [sp]
            readyToSend = true;
 804b044:	4617      	mov	r7, r2
            break;
 804b046:	e7a5      	b.n	804af94 <LoRaMacMcpsRequest+0x6c>
            macHdr.Bits.MType = FRAME_TYPE_PROPRIETARY;
 804b048:	f89d 2000 	ldrb.w	r2, [sp]
            MacCtx.AckTimeoutRetries = 1;
 804b04c:	f884 3415 	strb.w	r3, [r4, #1045]	; 0x415
            macHdr.Bits.MType = FRAME_TYPE_PROPRIETARY;
 804b050:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 804b054:	f88d 2000 	strb.w	r2, [sp]
            fBuffer = mcpsRequest->Req.Proprietary.fBuffer;
 804b058:	f8d5 9004 	ldr.w	r9, [r5, #4]
            fBufferSize = mcpsRequest->Req.Proprietary.fBufferSize;
 804b05c:	f8b5 a008 	ldrh.w	sl, [r5, #8]
            datarate = mcpsRequest->Req.Proprietary.Datarate;
 804b060:	f995 b00a 	ldrsb.w	fp, [r5, #10]
            readyToSend = true;
 804b064:	461f      	mov	r7, r3
    uint8_t fPort = 0;
 804b066:	f04f 0800 	mov.w	r8, #0
            break;
 804b06a:	e793      	b.n	804af94 <LoRaMacMcpsRequest+0x6c>
            	PRINTF("Invalid data rate\r\n");
 804b06c:	4806      	ldr	r0, [pc, #24]	; (804b088 <LoRaMacMcpsRequest+0x160>)
 804b06e:	f002 fe95 	bl	804dd9c <TraceSend>
        return LORAMAC_STATUS_PARAMETER_INVALID;
 804b072:	2603      	movs	r6, #3
 804b074:	e7cd      	b.n	804b012 <LoRaMacMcpsRequest+0xea>
            MacCtx.NodeAckRequested = false;
 804b076:	2300      	movs	r3, #0
 804b078:	f884 3418 	strb.w	r3, [r4, #1048]	; 0x418
 804b07c:	e7c7      	b.n	804b00e <LoRaMacMcpsRequest+0xe6>
        return LORAMAC_STATUS_BUSY;
 804b07e:	2601      	movs	r6, #1
 804b080:	e7c7      	b.n	804b012 <LoRaMacMcpsRequest+0xea>
 804b082:	bf00      	nop
 804b084:	2000d294 	.word	0x2000d294
 804b088:	08052042 	.word	0x08052042

0804b08c <LoRaMacAdrCalcNext>:
 * \param [OUT] adrAckCounter The calculated ADR acknowledgement counter.
 *
 * \retval Returns true, if an ADR request should be performed.
 */
bool LoRaMacAdrCalcNext( CalcNextAdrParams_t* adrNext, int8_t* drOut, int8_t* txPowOut, uint32_t* adrAckCounter )
{
 804b08c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    if( adrNext->Version.Fields.Minor == 0 )
 804b090:	7887      	ldrb	r7, [r0, #2]
{
 804b092:	b087      	sub	sp, #28
 804b094:	4604      	mov	r4, r0
 804b096:	468a      	mov	sl, r1
 804b098:	4691      	mov	r9, r2
    if( adrNext->Version.Fields.Minor == 0 )
 804b09a:	2f00      	cmp	r7, #0
 804b09c:	d15b      	bne.n	804b156 <LoRaMacAdrCalcNext+0xca>
    if( adrNext->AdrEnabled == true )
 804b09e:	7945      	ldrb	r5, [r0, #5]
    *adrAckCounter = adrNext->AdrAckCounter;
 804b0a0:	6882      	ldr	r2, [r0, #8]
    int8_t datarate = adrNext->Datarate;
 804b0a2:	f990 8010 	ldrsb.w	r8, [r0, #16]
    *adrAckCounter = adrNext->AdrAckCounter;
 804b0a6:	601a      	str	r2, [r3, #0]
    if( adrNext->AdrEnabled == true )
 804b0a8:	2d00      	cmp	r5, #0
 804b0aa:	d052      	beq.n	804b152 <LoRaMacAdrCalcNext+0xc6>
        getPhy.Attribute = PHY_MIN_TX_DR;
 804b0ac:	2202      	movs	r2, #2
 804b0ae:	f88d 2008 	strb.w	r2, [sp, #8]
        phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 804b0b2:	a902      	add	r1, sp, #8
        getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 804b0b4:	7c82      	ldrb	r2, [r0, #18]
        phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 804b0b6:	7cc0      	ldrb	r0, [r0, #19]
 804b0b8:	9301      	str	r3, [sp, #4]
        getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 804b0ba:	f88d 200a 	strb.w	r2, [sp, #10]
        phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 804b0be:	f000 ffea 	bl	804c096 <RegionGetPhyParam>
        minTxDatarate = phyParam.Value;
 804b0c2:	fa4f fb80 	sxtb.w	fp, r0
        datarate = MAX( datarate, minTxDatarate );
 804b0c6:	45d8      	cmp	r8, fp
 804b0c8:	4646      	mov	r6, r8
 804b0ca:	bfb8      	it	lt
 804b0cc:	465e      	movlt	r6, fp
        if( datarate == minTxDatarate )
 804b0ce:	45d8      	cmp	r8, fp
 804b0d0:	dc0b      	bgt.n	804b0ea <LoRaMacAdrCalcNext+0x5e>
            *adrAckCounter = 0;
 804b0d2:	9b01      	ldr	r3, [sp, #4]
 804b0d4:	601f      	str	r7, [r3, #0]
                        adrAckReq = false;
 804b0d6:	463d      	mov	r5, r7
    *txPowOut = txPower;
 804b0d8:	2300      	movs	r3, #0
    *drOut = datarate;
 804b0da:	f88a 6000 	strb.w	r6, [sl]
    *txPowOut = txPower;
 804b0de:	f889 3000 	strb.w	r3, [r9]
    {
        return CalcNextV10X( adrNext, drOut, txPowOut, adrAckCounter );
    }
    return false;
}
 804b0e2:	4628      	mov	r0, r5
 804b0e4:	b007      	add	sp, #28
 804b0e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            if( adrNext->AdrAckCounter >=  adrNext->AdrAckLimit )
 804b0ea:	68a2      	ldr	r2, [r4, #8]
 804b0ec:	89a1      	ldrh	r1, [r4, #12]
            if( adrNext->AdrAckCounter >= ( adrNext->AdrAckLimit + adrNext->AdrAckDelay ) )
 804b0ee:	89e3      	ldrh	r3, [r4, #14]
            if( adrNext->AdrAckCounter >=  adrNext->AdrAckLimit )
 804b0f0:	428a      	cmp	r2, r1
            if( adrNext->AdrAckCounter >= ( adrNext->AdrAckLimit + adrNext->AdrAckDelay ) )
 804b0f2:	440b      	add	r3, r1
            if( adrNext->AdrAckCounter >=  adrNext->AdrAckLimit )
 804b0f4:	bf34      	ite	cc
 804b0f6:	2500      	movcc	r5, #0
 804b0f8:	2501      	movcs	r5, #1
            if( adrNext->AdrAckCounter >= ( adrNext->AdrAckLimit + adrNext->AdrAckDelay ) )
 804b0fa:	429a      	cmp	r2, r3
 804b0fc:	d3ec      	bcc.n	804b0d8 <LoRaMacAdrCalcNext+0x4c>
                getPhy.Attribute = PHY_MAX_TX_POWER;
 804b0fe:	2308      	movs	r3, #8
                phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 804b100:	eb0d 0103 	add.w	r1, sp, r3
 804b104:	7ce0      	ldrb	r0, [r4, #19]
                getPhy.Attribute = PHY_MAX_TX_POWER;
 804b106:	f88d 3008 	strb.w	r3, [sp, #8]
                phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 804b10a:	f000 ffc4 	bl	804c096 <RegionGetPhyParam>
                if( ( adrNext->AdrAckCounter % adrNext->AdrAckDelay ) == 1 )
 804b10e:	89e3      	ldrh	r3, [r4, #14]
 804b110:	68a2      	ldr	r2, [r4, #8]
 804b112:	fbb2 f8f3 	udiv	r8, r2, r3
 804b116:	fb03 2818 	mls	r8, r3, r8, r2
 804b11a:	f1b8 0f01 	cmp.w	r8, #1
 804b11e:	d1db      	bne.n	804b0d8 <LoRaMacAdrCalcNext+0x4c>
                    getPhy.Attribute = PHY_NEXT_LOWER_TX_DR;
 804b120:	2322      	movs	r3, #34	; 0x22
 804b122:	f88d 3008 	strb.w	r3, [sp, #8]
                    phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 804b126:	a902      	add	r1, sp, #8
                    getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 804b128:	7ca3      	ldrb	r3, [r4, #18]
                    phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 804b12a:	7ce0      	ldrb	r0, [r4, #19]
                    getPhy.Datarate = datarate;
 804b12c:	f88d 6009 	strb.w	r6, [sp, #9]
                    getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 804b130:	f88d 300a 	strb.w	r3, [sp, #10]
                    phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 804b134:	f000 ffaf 	bl	804c096 <RegionGetPhyParam>
                    datarate = phyParam.Value;
 804b138:	b246      	sxtb	r6, r0
                    if( datarate == minTxDatarate )
 804b13a:	45b3      	cmp	fp, r6
 804b13c:	d1cc      	bne.n	804b0d8 <LoRaMacAdrCalcNext+0x4c>
                        if( adrNext->UpdateChanMask == true )
 804b13e:	7925      	ldrb	r5, [r4, #4]
 804b140:	2d00      	cmp	r5, #0
 804b142:	d0c9      	beq.n	804b0d8 <LoRaMacAdrCalcNext+0x4c>
                            RegionInitDefaults( adrNext->Region, &params );
 804b144:	a904      	add	r1, sp, #16
 804b146:	7ce0      	ldrb	r0, [r4, #19]
                            params.Type = INIT_TYPE_RESTORE_DEFAULT_CHANNELS;
 804b148:	f88d 8014 	strb.w	r8, [sp, #20]
                            RegionInitDefaults( adrNext->Region, &params );
 804b14c:	f000 ffb3 	bl	804c0b6 <RegionInitDefaults>
 804b150:	e7c1      	b.n	804b0d6 <LoRaMacAdrCalcNext+0x4a>
    int8_t datarate = adrNext->Datarate;
 804b152:	4646      	mov	r6, r8
 804b154:	e7c0      	b.n	804b0d8 <LoRaMacAdrCalcNext+0x4c>
    return false;
 804b156:	2500      	movs	r5, #0
 804b158:	e7c3      	b.n	804b0e2 <LoRaMacAdrCalcNext+0x56>

0804b15a <LoRaMacClassBInit>:
    TimerInit( &Ctx.PingSlotTimer, LoRaMacClassBPingSlotTimerEvent );
    TimerInit( &Ctx.MulticastSlotTimer, LoRaMacClassBMulticastSlotTimerEvent );

    InitClassB( );
#endif // LORAMAC_CLASSB_ENABLED
}
 804b15a:	4770      	bx	lr

0804b15c <LoRaMacClassBRestoreNvmCtx>:
        return false;
    }
#else
    return true;
#endif // LORAMAC_CLASSB_ENABLED
}
 804b15c:	2001      	movs	r0, #1
 804b15e:	4770      	bx	lr

0804b160 <LoRaMacClassBGetNvmCtx>:
{
#ifdef LORAMAC_CLASSB_ENABLED
    *classBNvmCtxSize = sizeof( NvmCtx );
    return &NvmCtx;
#else
    *classBNvmCtxSize = 0;
 804b160:	2300      	movs	r3, #0
 804b162:	6003      	str	r3, [r0, #0]
    return NULL;
#endif // LORAMAC_CLASSB_ENABLED
}
 804b164:	4618      	mov	r0, r3
 804b166:	4770      	bx	lr

0804b168 <LoRaMacClassBSetBeaconState>:
        {
            Ctx.BeaconState = beaconState;
        }
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 804b168:	4770      	bx	lr

0804b16a <LoRaMacClassBSetPingSlotState>:
 804b16a:	4770      	bx	lr

0804b16c <LoRaMacClassBSetMulticastSlotState>:
 804b16c:	4770      	bx	lr

0804b16e <LoRaMacClassBIsAcquisitionInProgress>:
    }
    return false;
#else
    return false;
#endif // LORAMAC_CLASSB_ENABLED
}
 804b16e:	2000      	movs	r0, #0
 804b170:	4770      	bx	lr

0804b172 <LoRaMacClassBBeaconTimerEvent>:
    if( Ctx.LoRaMacClassBCallbacks.MacProcessNotify != NULL )
    {
        Ctx.LoRaMacClassBCallbacks.MacProcessNotify( );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 804b172:	4770      	bx	lr

0804b174 <LoRaMacClassBPingSlotTimerEvent>:
 804b174:	4770      	bx	lr

0804b176 <LoRaMacClassBMulticastSlotTimerEvent>:
 804b176:	4770      	bx	lr

0804b178 <LoRaMacClassBRxBeacon>:
    }
    return beaconProcessed;
#else
    return false;
#endif // LORAMAC_CLASSB_ENABLED
}
 804b178:	2000      	movs	r0, #0
 804b17a:	4770      	bx	lr

0804b17c <LoRaMacClassBIsBeaconExpected>:
 804b17c:	2000      	movs	r0, #0
 804b17e:	4770      	bx	lr

0804b180 <LoRaMacClassBIsPingExpected>:
 804b180:	2000      	movs	r0, #0
 804b182:	4770      	bx	lr

0804b184 <LoRaMacClassBIsMulticastExpected>:
 804b184:	2000      	movs	r0, #0
 804b186:	4770      	bx	lr

0804b188 <LoRaMacClassBIsBeaconModeActive>:
 804b188:	2000      	movs	r0, #0
 804b18a:	4770      	bx	lr

0804b18c <LoRaMacClassBSetPingSlotInfo>:
 804b18c:	4770      	bx	lr

0804b18e <LoRaMacClassBHaltBeaconing>:

        // Halt ping and multicast slot state machines
        LoRaMacClassBStopRxSlots( );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 804b18e:	4770      	bx	lr

0804b190 <LoRaMacClassBResumeBeaconing>:
 804b190:	4770      	bx	lr

0804b192 <LoRaMacClassBSwitchClass>:
    }
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
#endif // LORAMAC_CLASSB_ENABLED
}
 804b192:	2002      	movs	r0, #2
 804b194:	4770      	bx	lr

0804b196 <LoRaMacClassBMibGetRequestConfirm>:
    }
    return status;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
#endif // LORAMAC_CLASSB_ENABLED
}
 804b196:	2002      	movs	r0, #2
 804b198:	4770      	bx	lr

0804b19a <LoRaMacMibClassBSetRequestConfirm>:
 804b19a:	2002      	movs	r0, #2
 804b19c:	4770      	bx	lr

0804b19e <LoRaMacClassBPingSlotInfoAns>:
 804b19e:	4770      	bx	lr

0804b1a0 <LoRaMacClassBPingSlotChannelReq>:

    return status;
#else
    return 0;
#endif // LORAMAC_CLASSB_ENABLED
}
 804b1a0:	2000      	movs	r0, #0
 804b1a2:	4770      	bx	lr

0804b1a4 <LoRaMacClassBBeaconTimingAns>:

        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingDelay = Ctx.BeaconCtx.BeaconTimingDelay;
        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingChannel = Ctx.BeaconCtx.BeaconTimingChannel;
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 804b1a4:	4770      	bx	lr

0804b1a6 <LoRaMacClassBDeviceTimeAns>:
 804b1a6:	4770      	bx	lr

0804b1a8 <LoRaMacClassBBeaconFreqReq>:
    }
    return false;
#else
    return false;
#endif // LORAMAC_CLASSB_ENABLED
}
 804b1a8:	2000      	movs	r0, #0
 804b1aa:	4770      	bx	lr

0804b1ac <LoRaMacClassBIsUplinkCollision>:
    }
    return 0;
#else
    return 0;
#endif // LORAMAC_CLASSB_ENABLED
}
 804b1ac:	2000      	movs	r0, #0
 804b1ae:	4770      	bx	lr

0804b1b0 <LoRaMacClassBStopRxSlots>:
 804b1b0:	4770      	bx	lr

0804b1b2 <LoRaMacClassBProcess>:
 804b1b2:	4770      	bx	lr

0804b1b4 <NvmCtxCallback>:
/*
 * \brief Wrapper function for the NvmCtx
 */
static void NvmCtxCallback( void )
{
    if( CommandsNvmCtxChanged != NULL )
 804b1b4:	4b02      	ldr	r3, [pc, #8]	; (804b1c0 <NvmCtxCallback+0xc>)
 804b1b6:	681b      	ldr	r3, [r3, #0]
 804b1b8:	b103      	cbz	r3, 804b1bc <NvmCtxCallback+0x8>
    {
        CommandsNvmCtxChanged( );
 804b1ba:	4718      	bx	r3
    }
}
 804b1bc:	4770      	bx	lr
 804b1be:	bf00      	nop
 804b1c0:	2000d8fc 	.word	0x2000d8fc

0804b1c4 <LoRaMacCommandsInit>:

LoRaMacCommandStatus_t LoRaMacCommandsInit( LoRaMacCommandsNvmEvent commandsNvmCtxChanged )
{
 804b1c4:	b538      	push	{r3, r4, r5, lr}
    // Initialize with default
    memset1( ( uint8_t* )&NvmCtx, 0, sizeof( NvmCtx ) );
 804b1c6:	4c06      	ldr	r4, [pc, #24]	; (804b1e0 <LoRaMacCommandsInit+0x1c>)
{
 804b1c8:	4605      	mov	r5, r0
    memset1( ( uint8_t* )&NvmCtx, 0, sizeof( NvmCtx ) );
 804b1ca:	22fc      	movs	r2, #252	; 0xfc
 804b1cc:	1d20      	adds	r0, r4, #4
 804b1ce:	2100      	movs	r1, #0
 804b1d0:	f002 fe5d 	bl	804de8e <memset1>
    list->First = 0;
 804b1d4:	2000      	movs	r0, #0
    list->Last = 0;
 804b1d6:	e9c4 0001 	strd	r0, r0, [r4, #4]

    LinkedListInit( &NvmCtx.MacCommandList );

    // Assign callback
    CommandsNvmCtxChanged = commandsNvmCtxChanged;
 804b1da:	6025      	str	r5, [r4, #0]

    return LORAMAC_COMMANDS_SUCCESS;
}
 804b1dc:	bd38      	pop	{r3, r4, r5, pc}
 804b1de:	bf00      	nop
 804b1e0:	2000d8fc 	.word	0x2000d8fc

0804b1e4 <LoRaMacCommandsRestoreNvmCtx>:

LoRaMacCommandStatus_t LoRaMacCommandsRestoreNvmCtx( void* commandsNvmCtx )
{
 804b1e4:	b508      	push	{r3, lr}
    // Restore module context
    if( commandsNvmCtx != NULL )
 804b1e6:	4601      	mov	r1, r0
 804b1e8:	b128      	cbz	r0, 804b1f6 <LoRaMacCommandsRestoreNvmCtx+0x12>
    {
        memcpy1( ( uint8_t* )&NvmCtx, ( uint8_t* )commandsNvmCtx, sizeof( NvmCtx ) );
 804b1ea:	4804      	ldr	r0, [pc, #16]	; (804b1fc <LoRaMacCommandsRestoreNvmCtx+0x18>)
 804b1ec:	22fc      	movs	r2, #252	; 0xfc
 804b1ee:	f002 fe3a 	bl	804de66 <memcpy1>
        return LORAMAC_COMMANDS_SUCCESS;
 804b1f2:	2000      	movs	r0, #0
    }
    else
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
    }
}
 804b1f4:	bd08      	pop	{r3, pc}
        return LORAMAC_COMMANDS_ERROR_NPE;
 804b1f6:	2001      	movs	r0, #1
 804b1f8:	e7fc      	b.n	804b1f4 <LoRaMacCommandsRestoreNvmCtx+0x10>
 804b1fa:	bf00      	nop
 804b1fc:	2000d900 	.word	0x2000d900

0804b200 <LoRaMacCommandsGetNvmCtx>:

void* LoRaMacCommandsGetNvmCtx( size_t* commandsNvmCtxSize )
{
    *commandsNvmCtxSize = sizeof( NvmCtx );
 804b200:	23fc      	movs	r3, #252	; 0xfc
 804b202:	6003      	str	r3, [r0, #0]
    return &NvmCtx;
}
 804b204:	4800      	ldr	r0, [pc, #0]	; (804b208 <LoRaMacCommandsGetNvmCtx+0x8>)
 804b206:	4770      	bx	lr
 804b208:	2000d900 	.word	0x2000d900

0804b20c <LoRaMacCommandsAddCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsAddCmd( uint8_t cid, uint8_t* payload, size_t payloadSize )
{
 804b20c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 804b210:	4680      	mov	r8, r0
 804b212:	4617      	mov	r7, r2
    if( payload == 0 )
 804b214:	2900      	cmp	r1, #0
 804b216:	d03f      	beq.n	804b298 <LoRaMacCommandsAddCmd+0x8c>
 804b218:	4824      	ldr	r0, [pc, #144]	; (804b2ac <LoRaMacCommandsAddCmd+0xa0>)
 804b21a:	2300      	movs	r3, #0
 804b21c:	461a      	mov	r2, r3
 804b21e:	1e46      	subs	r6, r0, #1
 804b220:	f100 0c0f 	add.w	ip, r0, #15
 804b224:	18c5      	adds	r5, r0, r3
 804b226:	18f4      	adds	r4, r6, r3
 804b228:	eb0c 0e03 	add.w	lr, ip, r3
        if( mem[size] != 0x00 )
 804b22c:	f814 9f01 	ldrb.w	r9, [r4, #1]!
 804b230:	f1b9 0f00 	cmp.w	r9, #0
 804b234:	d132      	bne.n	804b29c <LoRaMacCommandsAddCmd+0x90>
    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 804b236:	4574      	cmp	r4, lr
 804b238:	d1f8      	bne.n	804b22c <LoRaMacCommandsAddCmd+0x20>
    if( list->First == 0 )
 804b23a:	4c1d      	ldr	r4, [pc, #116]	; (804b2b0 <LoRaMacCommandsAddCmd+0xa4>)
 804b23c:	6860      	ldr	r0, [r4, #4]
 804b23e:	b900      	cbnz	r0, 804b242 <LoRaMacCommandsAddCmd+0x36>
        list->First = element;
 804b240:	6065      	str	r5, [r4, #4]
    if( list->Last )
 804b242:	68a0      	ldr	r0, [r4, #8]
 804b244:	b100      	cbz	r0, 804b248 <LoRaMacCommandsAddCmd+0x3c>
        list->Last->Next = element;
 804b246:	6005      	str	r5, [r0, #0]
    element->Next = 0;
 804b248:	eb04 1002 	add.w	r0, r4, r2, lsl #4
    list->Last = element;
 804b24c:	60a5      	str	r5, [r4, #8]
    element->Next = 0;
 804b24e:	2600      	movs	r6, #0
        return LORAMAC_COMMANDS_ERROR;
    }

    // Set Values
    newCmd->CID = cid;
    newCmd->PayloadSize = payloadSize;
 804b250:	1c55      	adds	r5, r2, #1
    element->Next = 0;
 804b252:	60c6      	str	r6, [r0, #12]
    newCmd->CID = cid;
 804b254:	f880 8010 	strb.w	r8, [r0, #16]
    newCmd->PayloadSize = payloadSize;
 804b258:	eb04 1205 	add.w	r2, r4, r5, lsl #4
    memcpy1( ( uint8_t* )newCmd->Payload, payload, payloadSize );
 804b25c:	4815      	ldr	r0, [pc, #84]	; (804b2b4 <LoRaMacCommandsAddCmd+0xa8>)
    newCmd->PayloadSize = payloadSize;
 804b25e:	6057      	str	r7, [r2, #4]
    memcpy1( ( uint8_t* )newCmd->Payload, payload, payloadSize );
 804b260:	4418      	add	r0, r3
 804b262:	b2ba      	uxth	r2, r7
 804b264:	f002 fdff 	bl	804de66 <memcpy1>
 804b268:	f1b8 0f0a 	cmp.w	r8, #10
 804b26c:	d806      	bhi.n	804b27c <LoRaMacCommandsAddCmd+0x70>
 804b26e:	2301      	movs	r3, #1
 804b270:	fa03 f808 	lsl.w	r8, r3, r8
 804b274:	f418 6fa4 	tst.w	r8, #1312	; 0x520
 804b278:	bf18      	it	ne
 804b27a:	461e      	movne	r6, r3
    newCmd->IsSticky = IsSticky( cid );
 804b27c:	eb04 1205 	add.w	r2, r4, r5, lsl #4
 804b280:	7216      	strb	r6, [r2, #8]

    NvmCtx.SerializedCmdsSize += ( CID_FIELD_SIZE + payloadSize );
 804b282:	f8d4 20fc 	ldr.w	r2, [r4, #252]	; 0xfc
 804b286:	3201      	adds	r2, #1
 804b288:	443a      	add	r2, r7
 804b28a:	f8c4 20fc 	str.w	r2, [r4, #252]	; 0xfc

    NvmCtxCallback( );
 804b28e:	f7ff ff91 	bl	804b1b4 <NvmCtxCallback>

    return LORAMAC_COMMANDS_SUCCESS;
 804b292:	2000      	movs	r0, #0
}
 804b294:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        return LORAMAC_COMMANDS_ERROR_NPE;
 804b298:	2001      	movs	r0, #1
 804b29a:	e7fb      	b.n	804b294 <LoRaMacCommandsAddCmd+0x88>
 804b29c:	3201      	adds	r2, #1
        if( itr == NUM_OF_MAC_COMMANDS )
 804b29e:	2a0f      	cmp	r2, #15
 804b2a0:	f103 0310 	add.w	r3, r3, #16
 804b2a4:	d1be      	bne.n	804b224 <LoRaMacCommandsAddCmd+0x18>
        return LORAMAC_COMMANDS_ERROR_MEMORY;
 804b2a6:	2002      	movs	r0, #2
 804b2a8:	e7f4      	b.n	804b294 <LoRaMacCommandsAddCmd+0x88>
 804b2aa:	bf00      	nop
 804b2ac:	2000d908 	.word	0x2000d908
 804b2b0:	2000d8fc 	.word	0x2000d8fc
 804b2b4:	2000d90d 	.word	0x2000d90d

0804b2b8 <LoRaMacCommandsRemoveCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveCmd( MacCommand_t* macCmd )
{
 804b2b8:	b510      	push	{r4, lr}
    if( macCmd == NULL )
 804b2ba:	b320      	cbz	r0, 804b306 <LoRaMacCommandsRemoveCmd+0x4e>
    curElement = list->First;
 804b2bc:	4a13      	ldr	r2, [pc, #76]	; (804b30c <LoRaMacCommandsRemoveCmd+0x54>)
 804b2be:	6853      	ldr	r3, [r2, #4]
    if( element != curElement )
 804b2c0:	4298      	cmp	r0, r3
 804b2c2:	d104      	bne.n	804b2ce <LoRaMacCommandsRemoveCmd+0x16>
        list->First = element->Next;
 804b2c4:	6803      	ldr	r3, [r0, #0]
 804b2c6:	6053      	str	r3, [r2, #4]
        curElement = NULL;
 804b2c8:	2300      	movs	r3, #0
 804b2ca:	e004      	b.n	804b2d6 <LoRaMacCommandsRemoveCmd+0x1e>
        while( ( curElement != NULL ) && ( curElement->Next != element ) )
 804b2cc:	460b      	mov	r3, r1
 804b2ce:	b113      	cbz	r3, 804b2d6 <LoRaMacCommandsRemoveCmd+0x1e>
 804b2d0:	6819      	ldr	r1, [r3, #0]
 804b2d2:	4288      	cmp	r0, r1
 804b2d4:	d1fa      	bne.n	804b2cc <LoRaMacCommandsRemoveCmd+0x14>
    if( list->Last == element )
 804b2d6:	6891      	ldr	r1, [r2, #8]
 804b2d8:	4288      	cmp	r0, r1
        list->Last = PrevElement;
 804b2da:	bf08      	it	eq
 804b2dc:	6093      	streq	r3, [r2, #8]
    if( PrevElement != NULL )
 804b2de:	b10b      	cbz	r3, 804b2e4 <LoRaMacCommandsRemoveCmd+0x2c>
        PrevElement->Next = element->Next;
 804b2e0:	6801      	ldr	r1, [r0, #0]
 804b2e2:	6019      	str	r1, [r3, #0]
    if( LinkedListRemove( &NvmCtx.MacCommandList, macCmd ) == false )
    {
        return LORAMAC_COMMANDS_ERROR_CMD_NOT_FOUND;
    }

    NvmCtx.SerializedCmdsSize -= ( CID_FIELD_SIZE + macCmd->PayloadSize );
 804b2e4:	f8d2 30fc 	ldr.w	r3, [r2, #252]	; 0xfc
 804b2e8:	6881      	ldr	r1, [r0, #8]
 804b2ea:	3b01      	subs	r3, #1
 804b2ec:	1a5b      	subs	r3, r3, r1
    element->Next = NULL;
 804b2ee:	2400      	movs	r4, #0
 804b2f0:	6004      	str	r4, [r0, #0]
    memset1( ( uint8_t* )slot, 0x00, sizeof( MacCommand_t ) );
 804b2f2:	4621      	mov	r1, r4
    NvmCtx.SerializedCmdsSize -= ( CID_FIELD_SIZE + macCmd->PayloadSize );
 804b2f4:	f8c2 30fc 	str.w	r3, [r2, #252]	; 0xfc
    memset1( ( uint8_t* )slot, 0x00, sizeof( MacCommand_t ) );
 804b2f8:	2210      	movs	r2, #16
 804b2fa:	f002 fdc8 	bl	804de8e <memset1>
    if( FreeMacCommandSlot( macCmd ) == false )
    {
        return LORAMAC_COMMANDS_ERROR;
    }

    NvmCtxCallback( );
 804b2fe:	f7ff ff59 	bl	804b1b4 <NvmCtxCallback>
 804b302:	4620      	mov	r0, r4

    return LORAMAC_COMMANDS_SUCCESS;
}
 804b304:	bd10      	pop	{r4, pc}
        return LORAMAC_COMMANDS_ERROR_NPE;
 804b306:	2001      	movs	r0, #1
 804b308:	e7fc      	b.n	804b304 <LoRaMacCommandsRemoveCmd+0x4c>
 804b30a:	bf00      	nop
 804b30c:	2000d8fc 	.word	0x2000d8fc

0804b310 <LoRaMacCommandsRemoveNoneStickyCmds>:

    return LORAMAC_COMMANDS_SUCCESS;
}

LoRaMacCommandStatus_t LoRaMacCommandsRemoveNoneStickyCmds( void )
{
 804b310:	b538      	push	{r3, r4, r5, lr}
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = NvmCtx.MacCommandList.First;
 804b312:	4b07      	ldr	r3, [pc, #28]	; (804b330 <LoRaMacCommandsRemoveNoneStickyCmds+0x20>)
 804b314:	685c      	ldr	r4, [r3, #4]

    // Loop through all elements
    while( curElement != NULL )
 804b316:	b91c      	cbnz	r4, 804b320 <LoRaMacCommandsRemoveNoneStickyCmds+0x10>
        {
            curElement = curElement->Next;
        }
    }

    NvmCtxCallback( );
 804b318:	f7ff ff4c 	bl	804b1b4 <NvmCtxCallback>

    return LORAMAC_COMMANDS_SUCCESS;
}
 804b31c:	4620      	mov	r0, r4
 804b31e:	bd38      	pop	{r3, r4, r5, pc}
        if( curElement->IsSticky == false )
 804b320:	7b23      	ldrb	r3, [r4, #12]
 804b322:	6825      	ldr	r5, [r4, #0]
 804b324:	b913      	cbnz	r3, 804b32c <LoRaMacCommandsRemoveNoneStickyCmds+0x1c>
            LoRaMacCommandsRemoveCmd( curElement );
 804b326:	4620      	mov	r0, r4
 804b328:	f7ff ffc6 	bl	804b2b8 <LoRaMacCommandsRemoveCmd>
{
 804b32c:	462c      	mov	r4, r5
 804b32e:	e7f2      	b.n	804b316 <LoRaMacCommandsRemoveNoneStickyCmds+0x6>
 804b330:	2000d8fc 	.word	0x2000d8fc

0804b334 <LoRaMacCommandsRemoveStickyAnsCmds>:
{
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = NvmCtx.MacCommandList.First;
 804b334:	4b0b      	ldr	r3, [pc, #44]	; (804b364 <LoRaMacCommandsRemoveStickyAnsCmds+0x30>)
{
 804b336:	b570      	push	{r4, r5, r6, lr}
    curElement = NvmCtx.MacCommandList.First;
 804b338:	685c      	ldr	r4, [r3, #4]
 804b33a:	2501      	movs	r5, #1

    // Loop through all elements
    while( curElement != NULL )
 804b33c:	b91c      	cbnz	r4, 804b346 <LoRaMacCommandsRemoveStickyAnsCmds+0x12>
            LoRaMacCommandsRemoveCmd( curElement );
        }
        curElement = nexElement;
    }

    NvmCtxCallback( );
 804b33e:	f7ff ff39 	bl	804b1b4 <NvmCtxCallback>

    return LORAMAC_COMMANDS_SUCCESS;
}
 804b342:	4620      	mov	r0, r4
 804b344:	bd70      	pop	{r4, r5, r6, pc}
        if( IsSticky( curElement->CID ) == true )
 804b346:	7923      	ldrb	r3, [r4, #4]
        nexElement = curElement->Next;
 804b348:	6826      	ldr	r6, [r4, #0]
 804b34a:	2b0a      	cmp	r3, #10
 804b34c:	d807      	bhi.n	804b35e <LoRaMacCommandsRemoveStickyAnsCmds+0x2a>
 804b34e:	fa05 f303 	lsl.w	r3, r5, r3
 804b352:	f413 6fa4 	tst.w	r3, #1312	; 0x520
 804b356:	d002      	beq.n	804b35e <LoRaMacCommandsRemoveStickyAnsCmds+0x2a>
            LoRaMacCommandsRemoveCmd( curElement );
 804b358:	4620      	mov	r0, r4
 804b35a:	f7ff ffad 	bl	804b2b8 <LoRaMacCommandsRemoveCmd>
{
 804b35e:	4634      	mov	r4, r6
 804b360:	e7ec      	b.n	804b33c <LoRaMacCommandsRemoveStickyAnsCmds+0x8>
 804b362:	bf00      	nop
 804b364:	2000d8fc 	.word	0x2000d8fc

0804b368 <LoRaMacCommandsGetSizeSerializedCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsGetSizeSerializedCmds( size_t* size )
{
    if( size == NULL )
 804b368:	b128      	cbz	r0, 804b376 <LoRaMacCommandsGetSizeSerializedCmds+0xe>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
    }
    *size = NvmCtx.SerializedCmdsSize;
 804b36a:	4b04      	ldr	r3, [pc, #16]	; (804b37c <LoRaMacCommandsGetSizeSerializedCmds+0x14>)
 804b36c:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 804b370:	6003      	str	r3, [r0, #0]
    return LORAMAC_COMMANDS_SUCCESS;
 804b372:	2000      	movs	r0, #0
 804b374:	4770      	bx	lr
        return LORAMAC_COMMANDS_ERROR_NPE;
 804b376:	2001      	movs	r0, #1
}
 804b378:	4770      	bx	lr
 804b37a:	bf00      	nop
 804b37c:	2000d8fc 	.word	0x2000d8fc

0804b380 <LoRaMacCommandsSerializeCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsSerializeCmds( size_t availableSize, size_t* effectiveSize, uint8_t* buffer )
{
 804b380:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 804b382:	4607      	mov	r7, r0
    if( ( buffer == NULL ) || ( effectiveSize == NULL ) )
 804b384:	4616      	mov	r6, r2
 804b386:	b1ca      	cbz	r2, 804b3bc <LoRaMacCommandsSerializeCmds+0x3c>
 804b388:	b1c1      	cbz	r1, 804b3bc <LoRaMacCommandsSerializeCmds+0x3c>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
    }
    MacCommand_t* curElement;
    curElement = NvmCtx.MacCommandList.First;
 804b38a:	4b0d      	ldr	r3, [pc, #52]	; (804b3c0 <LoRaMacCommandsSerializeCmds+0x40>)
 804b38c:	685c      	ldr	r4, [r3, #4]
    uint8_t itr = 0;
 804b38e:	2300      	movs	r3, #0

    // Loop through all elements
    while( curElement != NULL )
 804b390:	b90c      	cbnz	r4, 804b396 <LoRaMacCommandsSerializeCmds+0x16>
            break;
        }
        curElement = curElement->Next;
    }

    return LORAMAC_COMMANDS_SUCCESS;
 804b392:	2000      	movs	r0, #0
 804b394:	e013      	b.n	804b3be <LoRaMacCommandsSerializeCmds+0x3e>
        if( ( availableSize - itr ) >= ( CID_FIELD_SIZE + curElement->PayloadSize ) )
 804b396:	68a2      	ldr	r2, [r4, #8]
 804b398:	1af9      	subs	r1, r7, r3
 804b39a:	3201      	adds	r2, #1
 804b39c:	4291      	cmp	r1, r2
 804b39e:	d3f8      	bcc.n	804b392 <LoRaMacCommandsSerializeCmds+0x12>
            buffer[itr++] = curElement->CID;
 804b3a0:	7922      	ldrb	r2, [r4, #4]
 804b3a2:	54f2      	strb	r2, [r6, r3]
 804b3a4:	1c5d      	adds	r5, r3, #1
 804b3a6:	b2ed      	uxtb	r5, r5
            memcpy1( &buffer[itr], curElement->Payload, curElement->PayloadSize );
 804b3a8:	8922      	ldrh	r2, [r4, #8]
 804b3aa:	1d61      	adds	r1, r4, #5
 804b3ac:	1970      	adds	r0, r6, r5
 804b3ae:	f002 fd5a 	bl	804de66 <memcpy1>
            itr = itr + curElement->PayloadSize;
 804b3b2:	68a3      	ldr	r3, [r4, #8]
        curElement = curElement->Next;
 804b3b4:	6824      	ldr	r4, [r4, #0]
            itr = itr + curElement->PayloadSize;
 804b3b6:	441d      	add	r5, r3
 804b3b8:	b2eb      	uxtb	r3, r5
 804b3ba:	e7e9      	b.n	804b390 <LoRaMacCommandsSerializeCmds+0x10>
        return LORAMAC_COMMANDS_ERROR_NPE;
 804b3bc:	2001      	movs	r0, #1
}
 804b3be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 804b3c0:	2000d8fc 	.word	0x2000d8fc

0804b3c4 <LoRaMacCommandsStickyCmdsPending>:

LoRaMacCommandStatus_t LoRaMacCommandsStickyCmdsPending( bool* cmdsPending )
{
    if( cmdsPending == NULL )
 804b3c4:	b160      	cbz	r0, 804b3e0 <LoRaMacCommandsStickyCmdsPending+0x1c>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
    }
    MacCommand_t* curElement;
    curElement = NvmCtx.MacCommandList.First;
 804b3c6:	4b07      	ldr	r3, [pc, #28]	; (804b3e4 <LoRaMacCommandsStickyCmdsPending+0x20>)

    *cmdsPending = false;
 804b3c8:	2200      	movs	r2, #0
    curElement = NvmCtx.MacCommandList.First;
 804b3ca:	685b      	ldr	r3, [r3, #4]
    *cmdsPending = false;
 804b3cc:	7002      	strb	r2, [r0, #0]

    // Loop through all elements
    while( curElement != NULL )
 804b3ce:	b11b      	cbz	r3, 804b3d8 <LoRaMacCommandsStickyCmdsPending+0x14>
    {
        if( curElement->IsSticky == true )
 804b3d0:	7b1a      	ldrb	r2, [r3, #12]
 804b3d2:	b11a      	cbz	r2, 804b3dc <LoRaMacCommandsStickyCmdsPending+0x18>
        {
            // Found one sticky MAC command
            *cmdsPending = true;
 804b3d4:	2301      	movs	r3, #1
 804b3d6:	7003      	strb	r3, [r0, #0]
            return LORAMAC_COMMANDS_SUCCESS;
 804b3d8:	2000      	movs	r0, #0
 804b3da:	4770      	bx	lr
        }
        curElement = curElement->Next;
 804b3dc:	681b      	ldr	r3, [r3, #0]
 804b3de:	e7f6      	b.n	804b3ce <LoRaMacCommandsStickyCmdsPending+0xa>
        return LORAMAC_COMMANDS_ERROR_NPE;
 804b3e0:	2001      	movs	r0, #1
    }

    return LORAMAC_COMMANDS_SUCCESS;
}
 804b3e2:	4770      	bx	lr
 804b3e4:	2000d8fc 	.word	0x2000d8fc

0804b3e8 <LoRaMacConfirmQueueInit>:
    }
    return NULL;
}

void LoRaMacConfirmQueueInit( LoRaMacPrimitives_t* primitives, LoRaMacConfirmQueueNvmEvent confirmQueueNvmCtxChanged )
{
 804b3e8:	b538      	push	{r3, r4, r5, lr}
    ConfirmQueueCtx.Primitives = primitives;
 804b3ea:	4c0a      	ldr	r4, [pc, #40]	; (804b414 <LoRaMacConfirmQueueInit+0x2c>)
 804b3ec:	4623      	mov	r3, r4

    // Assign nvm context
    ConfirmQueueCtx.ConfirmQueueNvmCtx = &ConfirmQueueNvmCtx;

    // Init counter
    ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt = 0;
 804b3ee:	2200      	movs	r2, #0
    ConfirmQueueCtx.Primitives = primitives;
 804b3f0:	f843 0b14 	str.w	r0, [r3], #20
{
 804b3f4:	460d      	mov	r5, r1
    ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt = 0;
 804b3f6:	f884 2028 	strb.w	r2, [r4, #40]	; 0x28

    // Init buffer
    ConfirmQueueCtx.BufferStart = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue;
    ConfirmQueueCtx.BufferEnd = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue;

    memset1( ( uint8_t* )ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue, 0xFF, sizeof( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue ) );
 804b3fa:	4618      	mov	r0, r3
 804b3fc:	2214      	movs	r2, #20
 804b3fe:	21ff      	movs	r1, #255	; 0xff
    ConfirmQueueCtx.ConfirmQueueNvmCtx = &ConfirmQueueNvmCtx;
 804b400:	6123      	str	r3, [r4, #16]
    ConfirmQueueCtx.BufferEnd = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue;
 804b402:	e9c4 3301 	strd	r3, r3, [r4, #4]
    memset1( ( uint8_t* )ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue, 0xFF, sizeof( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue ) );
 804b406:	f002 fd42 	bl	804de8e <memset1>

    // Common status
    ConfirmQueueCtx.ConfirmQueueNvmCtx->CommonStatus = LORAMAC_EVENT_INFO_STATUS_ERROR;
 804b40a:	6923      	ldr	r3, [r4, #16]

    // Assign callback
    ConfirmQueueCtx.LoRaMacConfirmQueueNvmEvent = confirmQueueNvmCtxChanged;
 804b40c:	60e5      	str	r5, [r4, #12]
    ConfirmQueueCtx.ConfirmQueueNvmCtx->CommonStatus = LORAMAC_EVENT_INFO_STATUS_ERROR;
 804b40e:	2201      	movs	r2, #1
 804b410:	755a      	strb	r2, [r3, #21]
}
 804b412:	bd38      	pop	{r3, r4, r5, pc}
 804b414:	2000d9fc 	.word	0x2000d9fc

0804b418 <LoRaMacConfirmQueueRestoreNvmCtx>:

bool LoRaMacConfirmQueueRestoreNvmCtx( void* confirmQueueNvmCtx )
{
 804b418:	b508      	push	{r3, lr}
    // Restore module context
    if( confirmQueueNvmCtx != NULL )
 804b41a:	b128      	cbz	r0, 804b428 <LoRaMacConfirmQueueRestoreNvmCtx+0x10>
    {
        memcpy1( ( uint8_t* )&ConfirmQueueNvmCtx, ( uint8_t* ) confirmQueueNvmCtx, sizeof( ConfirmQueueNvmCtx ) );
 804b41c:	4601      	mov	r1, r0
 804b41e:	2216      	movs	r2, #22
 804b420:	4802      	ldr	r0, [pc, #8]	; (804b42c <LoRaMacConfirmQueueRestoreNvmCtx+0x14>)
 804b422:	f002 fd20 	bl	804de66 <memcpy1>
        return true;
 804b426:	2001      	movs	r0, #1
    }
    else
    {
        return false;
    }
}
 804b428:	bd08      	pop	{r3, pc}
 804b42a:	bf00      	nop
 804b42c:	2000da10 	.word	0x2000da10

0804b430 <LoRaMacConfirmQueueGetNvmCtx>:

void* LoRaMacConfirmQueueGetNvmCtx( size_t* confirmQueueNvmCtxSize )
{
    *confirmQueueNvmCtxSize = sizeof( ConfirmQueueNvmCtx );
 804b430:	2316      	movs	r3, #22
 804b432:	6003      	str	r3, [r0, #0]
    return &ConfirmQueueNvmCtx;
}
 804b434:	4800      	ldr	r0, [pc, #0]	; (804b438 <LoRaMacConfirmQueueGetNvmCtx+0x8>)
 804b436:	4770      	bx	lr
 804b438:	2000da10 	.word	0x2000da10

0804b43c <LoRaMacConfirmQueueAdd>:

bool LoRaMacConfirmQueueAdd( MlmeConfirmQueue_t* mlmeConfirm )
{
 804b43c:	b510      	push	{r4, lr}
    if( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt >= LORA_MAC_MLME_CONFIRM_QUEUE_LEN )
 804b43e:	490d      	ldr	r1, [pc, #52]	; (804b474 <LoRaMacConfirmQueueAdd+0x38>)
 804b440:	690b      	ldr	r3, [r1, #16]
 804b442:	7d1a      	ldrb	r2, [r3, #20]
 804b444:	2a04      	cmp	r2, #4
 804b446:	d813      	bhi.n	804b470 <LoRaMacConfirmQueueAdd+0x34>
        // Protect the buffer against overwrites
        return false;
    }

    // Add the element to the ring buffer
    ConfirmQueueCtx.BufferEnd->Request = mlmeConfirm->Request;
 804b448:	688a      	ldr	r2, [r1, #8]
 804b44a:	7804      	ldrb	r4, [r0, #0]
 804b44c:	7014      	strb	r4, [r2, #0]
    ConfirmQueueCtx.BufferEnd->Status = mlmeConfirm->Status;
 804b44e:	7844      	ldrb	r4, [r0, #1]
    ConfirmQueueCtx.BufferEnd->RestrictCommonReadyToHandle = mlmeConfirm->RestrictCommonReadyToHandle;
 804b450:	78c0      	ldrb	r0, [r0, #3]
 804b452:	70d0      	strb	r0, [r2, #3]
    ConfirmQueueCtx.BufferEnd->ReadyToHandle = false;
 804b454:	2000      	movs	r0, #0
    ConfirmQueueCtx.BufferEnd->Status = mlmeConfirm->Status;
 804b456:	7054      	strb	r4, [r2, #1]
    ConfirmQueueCtx.BufferEnd->ReadyToHandle = false;
 804b458:	7090      	strb	r0, [r2, #2]
    // Increase counter
    ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt++;
 804b45a:	7d18      	ldrb	r0, [r3, #20]
 804b45c:	3001      	adds	r0, #1
 804b45e:	7518      	strb	r0, [r3, #20]
    if( bufferPointer == &ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 804b460:	f103 0010 	add.w	r0, r3, #16
 804b464:	4282      	cmp	r2, r0
        bufferPointer++;
 804b466:	bf18      	it	ne
 804b468:	1d13      	addne	r3, r2, #4
    // Update end pointer
    ConfirmQueueCtx.BufferEnd = IncreaseBufferPointer( ConfirmQueueCtx.BufferEnd );
 804b46a:	608b      	str	r3, [r1, #8]

    return true;
 804b46c:	2001      	movs	r0, #1
}
 804b46e:	bd10      	pop	{r4, pc}
        return false;
 804b470:	2000      	movs	r0, #0
 804b472:	e7fc      	b.n	804b46e <LoRaMacConfirmQueueAdd+0x32>
 804b474:	2000d9fc 	.word	0x2000d9fc

0804b478 <LoRaMacConfirmQueueRemoveFirst>:
    return true;
}

bool LoRaMacConfirmQueueRemoveFirst( void )
{
    if( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt == 0 )
 804b478:	4a07      	ldr	r2, [pc, #28]	; (804b498 <LoRaMacConfirmQueueRemoveFirst+0x20>)
 804b47a:	6913      	ldr	r3, [r2, #16]
 804b47c:	7d18      	ldrb	r0, [r3, #20]
 804b47e:	b148      	cbz	r0, 804b494 <LoRaMacConfirmQueueRemoveFirst+0x1c>
    }

    // Increase counter
    ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt--;
    // Update start pointer
    ConfirmQueueCtx.BufferStart = IncreaseBufferPointer( ConfirmQueueCtx.BufferStart );
 804b480:	6851      	ldr	r1, [r2, #4]
    ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt--;
 804b482:	3801      	subs	r0, #1
 804b484:	7518      	strb	r0, [r3, #20]
    if( bufferPointer == &ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 804b486:	f103 0010 	add.w	r0, r3, #16
 804b48a:	4281      	cmp	r1, r0
        bufferPointer++;
 804b48c:	bf18      	it	ne
 804b48e:	1d0b      	addne	r3, r1, #4
    ConfirmQueueCtx.BufferStart = IncreaseBufferPointer( ConfirmQueueCtx.BufferStart );
 804b490:	6053      	str	r3, [r2, #4]

    return true;
 804b492:	2001      	movs	r0, #1
}
 804b494:	4770      	bx	lr
 804b496:	bf00      	nop
 804b498:	2000d9fc 	.word	0x2000d9fc

0804b49c <LoRaMacConfirmQueueSetStatus>:

void LoRaMacConfirmQueueSetStatus( LoRaMacEventInfoStatus_t status, Mlme_t request )
{
 804b49c:	b570      	push	{r4, r5, r6, lr}
    MlmeConfirmQueue_t* element = NULL;

    if( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt > 0 )
 804b49e:	4c0b      	ldr	r4, [pc, #44]	; (804b4cc <LoRaMacConfirmQueueSetStatus+0x30>)
 804b4a0:	6922      	ldr	r2, [r4, #16]
 804b4a2:	7d13      	ldrb	r3, [r2, #20]
 804b4a4:	b12b      	cbz	r3, 804b4b2 <LoRaMacConfirmQueueSetStatus+0x16>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 804b4a6:	e9d4 3401 	ldrd	r3, r4, [r4, #4]
    if( bufferPointer == &ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 804b4aa:	f102 0510 	add.w	r5, r2, #16
    while( element != bufferEnd )
 804b4ae:	429c      	cmp	r4, r3
 804b4b0:	d100      	bne.n	804b4b4 <LoRaMacConfirmQueueSetStatus+0x18>
        {
            element->Status = status;
            element->ReadyToHandle = true;
        }
    }
}
 804b4b2:	bd70      	pop	{r4, r5, r6, pc}
        if( element->Request == request )
 804b4b4:	781e      	ldrb	r6, [r3, #0]
 804b4b6:	428e      	cmp	r6, r1
 804b4b8:	d004      	beq.n	804b4c4 <LoRaMacConfirmQueueSetStatus+0x28>
    if( bufferPointer == &ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 804b4ba:	42ab      	cmp	r3, r5
        bufferPointer = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue;
 804b4bc:	bf0c      	ite	eq
 804b4be:	4613      	moveq	r3, r2
        bufferPointer++;
 804b4c0:	3304      	addne	r3, #4
 804b4c2:	e7f4      	b.n	804b4ae <LoRaMacConfirmQueueSetStatus+0x12>
            element->ReadyToHandle = true;
 804b4c4:	2201      	movs	r2, #1
            element->Status = status;
 804b4c6:	7058      	strb	r0, [r3, #1]
            element->ReadyToHandle = true;
 804b4c8:	709a      	strb	r2, [r3, #2]
 804b4ca:	e7f2      	b.n	804b4b2 <LoRaMacConfirmQueueSetStatus+0x16>
 804b4cc:	2000d9fc 	.word	0x2000d9fc

0804b4d0 <LoRaMacConfirmQueueGetStatus>:

LoRaMacEventInfoStatus_t LoRaMacConfirmQueueGetStatus( Mlme_t request )
{
 804b4d0:	b530      	push	{r4, r5, lr}
    MlmeConfirmQueue_t* element = NULL;

    if( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt > 0 )
 804b4d2:	490b      	ldr	r1, [pc, #44]	; (804b500 <LoRaMacConfirmQueueGetStatus+0x30>)
 804b4d4:	690a      	ldr	r2, [r1, #16]
 804b4d6:	7d13      	ldrb	r3, [r2, #20]
 804b4d8:	b12b      	cbz	r3, 804b4e6 <LoRaMacConfirmQueueGetStatus+0x16>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 804b4da:	e9d1 3101 	ldrd	r3, r1, [r1, #4]
    if( bufferPointer == &ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 804b4de:	f102 0410 	add.w	r4, r2, #16
    while( element != bufferEnd )
 804b4e2:	4299      	cmp	r1, r3
 804b4e4:	d101      	bne.n	804b4ea <LoRaMacConfirmQueueGetStatus+0x1a>
        if( element != NULL )
        {
            return element->Status;
        }
    }
    return LORAMAC_EVENT_INFO_STATUS_ERROR;
 804b4e6:	2001      	movs	r0, #1
}
 804b4e8:	bd30      	pop	{r4, r5, pc}
        if( element->Request == request )
 804b4ea:	781d      	ldrb	r5, [r3, #0]
 804b4ec:	4285      	cmp	r5, r0
 804b4ee:	d004      	beq.n	804b4fa <LoRaMacConfirmQueueGetStatus+0x2a>
    if( bufferPointer == &ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 804b4f0:	42a3      	cmp	r3, r4
        bufferPointer = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue;
 804b4f2:	bf0c      	ite	eq
 804b4f4:	4613      	moveq	r3, r2
        bufferPointer++;
 804b4f6:	3304      	addne	r3, #4
 804b4f8:	e7f3      	b.n	804b4e2 <LoRaMacConfirmQueueGetStatus+0x12>
            return element->Status;
 804b4fa:	7858      	ldrb	r0, [r3, #1]
 804b4fc:	e7f4      	b.n	804b4e8 <LoRaMacConfirmQueueGetStatus+0x18>
 804b4fe:	bf00      	nop
 804b500:	2000d9fc 	.word	0x2000d9fc

0804b504 <LoRaMacConfirmQueueSetStatusCmn>:

void LoRaMacConfirmQueueSetStatusCmn( LoRaMacEventInfoStatus_t status )
{
 804b504:	b570      	push	{r4, r5, r6, lr}
    MlmeConfirmQueue_t* element = ConfirmQueueCtx.BufferStart;
 804b506:	490a      	ldr	r1, [pc, #40]	; (804b530 <LoRaMacConfirmQueueSetStatusCmn+0x2c>)

    ConfirmQueueCtx.ConfirmQueueNvmCtx->CommonStatus = status;
 804b508:	690a      	ldr	r2, [r1, #16]
    MlmeConfirmQueue_t* element = ConfirmQueueCtx.BufferStart;
 804b50a:	684b      	ldr	r3, [r1, #4]

    if( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt > 0 )
 804b50c:	7d14      	ldrb	r4, [r2, #20]
    ConfirmQueueCtx.ConfirmQueueNvmCtx->CommonStatus = status;
 804b50e:	7550      	strb	r0, [r2, #21]
    if( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt > 0 )
 804b510:	b16c      	cbz	r4, 804b52e <LoRaMacConfirmQueueSetStatusCmn+0x2a>
            if( element->RestrictCommonReadyToHandle == false )
            {
                element->ReadyToHandle = true;
            }
            element = IncreaseBufferPointer( element );
        }while( element != ConfirmQueueCtx.BufferEnd );
 804b512:	6889      	ldr	r1, [r1, #8]
                element->ReadyToHandle = true;
 804b514:	2501      	movs	r5, #1
    if( bufferPointer == &ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 804b516:	f102 0410 	add.w	r4, r2, #16
            if( element->RestrictCommonReadyToHandle == false )
 804b51a:	78de      	ldrb	r6, [r3, #3]
            element->Status = status;
 804b51c:	7058      	strb	r0, [r3, #1]
            if( element->RestrictCommonReadyToHandle == false )
 804b51e:	b906      	cbnz	r6, 804b522 <LoRaMacConfirmQueueSetStatusCmn+0x1e>
                element->ReadyToHandle = true;
 804b520:	709d      	strb	r5, [r3, #2]
    if( bufferPointer == &ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 804b522:	42a3      	cmp	r3, r4
        bufferPointer = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue;
 804b524:	bf0c      	ite	eq
 804b526:	4613      	moveq	r3, r2
        bufferPointer++;
 804b528:	3304      	addne	r3, #4
        }while( element != ConfirmQueueCtx.BufferEnd );
 804b52a:	4299      	cmp	r1, r3
 804b52c:	d1f5      	bne.n	804b51a <LoRaMacConfirmQueueSetStatusCmn+0x16>
    }
}
 804b52e:	bd70      	pop	{r4, r5, r6, pc}
 804b530:	2000d9fc 	.word	0x2000d9fc

0804b534 <LoRaMacConfirmQueueIsCmdActive>:
    return ConfirmQueueCtx.ConfirmQueueNvmCtx->CommonStatus;
}

bool LoRaMacConfirmQueueIsCmdActive( Mlme_t request )
{
    if( GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd ) != NULL )
 804b534:	4a0a      	ldr	r2, [pc, #40]	; (804b560 <LoRaMacConfirmQueueIsCmdActive+0x2c>)
 804b536:	e9d2 3101 	ldrd	r3, r1, [r2, #4]
    if( bufferPointer == &ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 804b53a:	6912      	ldr	r2, [r2, #16]
{
 804b53c:	b530      	push	{r4, r5, lr}
    if( bufferPointer == &ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 804b53e:	f102 0410 	add.w	r4, r2, #16
    while( element != bufferEnd )
 804b542:	4299      	cmp	r1, r3
 804b544:	d101      	bne.n	804b54a <LoRaMacConfirmQueueIsCmdActive+0x16>
    {
        return true;
    }
    return false;
 804b546:	2000      	movs	r0, #0
}
 804b548:	bd30      	pop	{r4, r5, pc}
        if( element->Request == request )
 804b54a:	781d      	ldrb	r5, [r3, #0]
 804b54c:	4285      	cmp	r5, r0
 804b54e:	d004      	beq.n	804b55a <LoRaMacConfirmQueueIsCmdActive+0x26>
    if( bufferPointer == &ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 804b550:	42a3      	cmp	r3, r4
        bufferPointer++;
 804b552:	bf14      	ite	ne
 804b554:	3304      	addne	r3, #4
        bufferPointer = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue;
 804b556:	4613      	moveq	r3, r2
 804b558:	e7f3      	b.n	804b542 <LoRaMacConfirmQueueIsCmdActive+0xe>
        return true;
 804b55a:	2001      	movs	r0, #1
 804b55c:	e7f4      	b.n	804b548 <LoRaMacConfirmQueueIsCmdActive+0x14>
 804b55e:	bf00      	nop
 804b560:	2000d9fc 	.word	0x2000d9fc

0804b564 <LoRaMacConfirmQueueHandleCb>:

void LoRaMacConfirmQueueHandleCb( MlmeConfirm_t* mlmeConfirm )
{
 804b564:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    uint8_t nbElements = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt;
 804b568:	4c13      	ldr	r4, [pc, #76]	; (804b5b8 <LoRaMacConfirmQueueHandleCb+0x54>)
 804b56a:	6923      	ldr	r3, [r4, #16]
 804b56c:	f893 8014 	ldrb.w	r8, [r3, #20]
{
 804b570:	4606      	mov	r6, r0
    bool readyToHandle = false;
    MlmeConfirmQueue_t mlmeConfirmToStore;

    for( uint8_t i = 0; i < nbElements; i++ )
 804b572:	2500      	movs	r5, #0
 804b574:	b2eb      	uxtb	r3, r5
 804b576:	4598      	cmp	r8, r3
 804b578:	d802      	bhi.n	804b580 <LoRaMacConfirmQueueHandleCb+0x1c>
        {
            // Add a request which has not been finished again to the queue
            LoRaMacConfirmQueueAdd( &mlmeConfirmToStore );
        }
    }
}
 804b57a:	b002      	add	sp, #8
 804b57c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        mlmeConfirm->MlmeRequest = ConfirmQueueCtx.BufferStart->Request;
 804b580:	6863      	ldr	r3, [r4, #4]
        readyToHandle = ConfirmQueueCtx.BufferStart->ReadyToHandle;
 804b582:	789f      	ldrb	r7, [r3, #2]
        mlmeConfirm->MlmeRequest = ConfirmQueueCtx.BufferStart->Request;
 804b584:	7819      	ldrb	r1, [r3, #0]
        mlmeConfirm->Status = ConfirmQueueCtx.BufferStart->Status;
 804b586:	785a      	ldrb	r2, [r3, #1]
        mlmeConfirm->MlmeRequest = ConfirmQueueCtx.BufferStart->Request;
 804b588:	7031      	strb	r1, [r6, #0]
        mlmeConfirm->Status = ConfirmQueueCtx.BufferStart->Status;
 804b58a:	7072      	strb	r2, [r6, #1]
        if( readyToHandle == true )
 804b58c:	b15f      	cbz	r7, 804b5a6 <LoRaMacConfirmQueueHandleCb+0x42>
            ConfirmQueueCtx.Primitives->MacMlmeConfirm( mlmeConfirm );
 804b58e:	6823      	ldr	r3, [r4, #0]
 804b590:	4630      	mov	r0, r6
 804b592:	689b      	ldr	r3, [r3, #8]
 804b594:	4798      	blx	r3
        LoRaMacConfirmQueueRemoveFirst( );
 804b596:	f7ff ff6f 	bl	804b478 <LoRaMacConfirmQueueRemoveFirst>
        if( readyToHandle == false )
 804b59a:	b917      	cbnz	r7, 804b5a2 <LoRaMacConfirmQueueHandleCb+0x3e>
            LoRaMacConfirmQueueAdd( &mlmeConfirmToStore );
 804b59c:	a801      	add	r0, sp, #4
 804b59e:	f7ff ff4d 	bl	804b43c <LoRaMacConfirmQueueAdd>
 804b5a2:	3501      	adds	r5, #1
 804b5a4:	e7e6      	b.n	804b574 <LoRaMacConfirmQueueHandleCb+0x10>
            mlmeConfirmToStore.RestrictCommonReadyToHandle = ConfirmQueueCtx.BufferStart->RestrictCommonReadyToHandle;
 804b5a6:	78db      	ldrb	r3, [r3, #3]
            mlmeConfirmToStore.Request = ConfirmQueueCtx.BufferStart->Request;
 804b5a8:	f88d 1004 	strb.w	r1, [sp, #4]
            mlmeConfirmToStore.Status = ConfirmQueueCtx.BufferStart->Status;
 804b5ac:	f88d 2005 	strb.w	r2, [sp, #5]
            mlmeConfirmToStore.RestrictCommonReadyToHandle = ConfirmQueueCtx.BufferStart->RestrictCommonReadyToHandle;
 804b5b0:	f88d 3007 	strb.w	r3, [sp, #7]
 804b5b4:	e7ef      	b.n	804b596 <LoRaMacConfirmQueueHandleCb+0x32>
 804b5b6:	bf00      	nop
 804b5b8:	2000d9fc 	.word	0x2000d9fc

0804b5bc <LoRaMacConfirmQueueGetCnt>:

uint8_t LoRaMacConfirmQueueGetCnt( void )
{
    return ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt;
 804b5bc:	4b01      	ldr	r3, [pc, #4]	; (804b5c4 <LoRaMacConfirmQueueGetCnt+0x8>)
 804b5be:	691b      	ldr	r3, [r3, #16]
}
 804b5c0:	7d18      	ldrb	r0, [r3, #20]
 804b5c2:	4770      	bx	lr
 804b5c4:	2000d9fc 	.word	0x2000d9fc

0804b5c8 <LoRaMacConfirmQueueIsFull>:

bool LoRaMacConfirmQueueIsFull( void )
{
    if( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt >= LORA_MAC_MLME_CONFIRM_QUEUE_LEN )
 804b5c8:	4b03      	ldr	r3, [pc, #12]	; (804b5d8 <LoRaMacConfirmQueueIsFull+0x10>)
 804b5ca:	691b      	ldr	r3, [r3, #16]
 804b5cc:	7d18      	ldrb	r0, [r3, #20]
    }
    else
    {
        return false;
    }
}
 804b5ce:	2804      	cmp	r0, #4
 804b5d0:	bf94      	ite	ls
 804b5d2:	2000      	movls	r0, #0
 804b5d4:	2001      	movhi	r0, #1
 804b5d6:	4770      	bx	lr
 804b5d8:	2000d9fc 	.word	0x2000d9fc

0804b5dc <GetLastFcntDown>:
{
    if( lastDown == NULL )
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
    }
    switch( fCntID )
 804b5dc:	3801      	subs	r0, #1
 804b5de:	2806      	cmp	r0, #6
 804b5e0:	d82b      	bhi.n	804b63a <GetLastFcntDown+0x5e>
 804b5e2:	e8df f000 	tbb	[pc, r0]
 804b5e6:	0d04      	.short	0x0d04
 804b5e8:	221e1913 	.word	0x221e1913
 804b5ec:	26          	.byte	0x26
 804b5ed:	00          	.byte	0x00
    {
        case N_FCNT_DOWN:
            *lastDown = CryptoCtx.NvmCtx->FCntList.NFCntDown;
 804b5ee:	4b14      	ldr	r3, [pc, #80]	; (804b640 <GetLastFcntDown+0x64>)
 804b5f0:	685a      	ldr	r2, [r3, #4]
 804b5f2:	4613      	mov	r3, r2
 804b5f4:	f853 0f10 	ldr.w	r0, [r3, #16]!
            CryptoCtx.NvmCtx->LastDownFCnt = &CryptoCtx.NvmCtx->FCntList.NFCntDown;
            break;
        case A_FCNT_DOWN:
            *lastDown = CryptoCtx.NvmCtx->FCntList.AFCntDown;
 804b5f8:	6008      	str	r0, [r1, #0]
            CryptoCtx.NvmCtx->LastDownFCnt = &CryptoCtx.NvmCtx->FCntList.AFCntDown;
 804b5fa:	6313      	str	r3, [r2, #48]	; 0x30
            *lastDown = CryptoCtx.NvmCtx->FCntList.McFCntDown3;
            break;
        default:
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
    }
    return LORAMAC_CRYPTO_SUCCESS;
 804b5fc:	2000      	movs	r0, #0
            break;
 804b5fe:	4770      	bx	lr
            *lastDown = CryptoCtx.NvmCtx->FCntList.AFCntDown;
 804b600:	4b0f      	ldr	r3, [pc, #60]	; (804b640 <GetLastFcntDown+0x64>)
 804b602:	685a      	ldr	r2, [r3, #4]
 804b604:	4613      	mov	r3, r2
 804b606:	f853 0f14 	ldr.w	r0, [r3, #20]!
 804b60a:	e7f5      	b.n	804b5f8 <GetLastFcntDown+0x1c>
            *lastDown = CryptoCtx.NvmCtx->FCntList.FCntDown;
 804b60c:	4b0c      	ldr	r3, [pc, #48]	; (804b640 <GetLastFcntDown+0x64>)
 804b60e:	685a      	ldr	r2, [r3, #4]
 804b610:	4613      	mov	r3, r2
 804b612:	f853 0f18 	ldr.w	r0, [r3, #24]!
 804b616:	e7ef      	b.n	804b5f8 <GetLastFcntDown+0x1c>
            *lastDown = CryptoCtx.NvmCtx->FCntList.McFCntDown0;
 804b618:	4b09      	ldr	r3, [pc, #36]	; (804b640 <GetLastFcntDown+0x64>)
 804b61a:	685b      	ldr	r3, [r3, #4]
 804b61c:	69db      	ldr	r3, [r3, #28]
            *lastDown = CryptoCtx.NvmCtx->FCntList.McFCntDown3;
 804b61e:	600b      	str	r3, [r1, #0]
 804b620:	e7ec      	b.n	804b5fc <GetLastFcntDown+0x20>
            *lastDown = CryptoCtx.NvmCtx->FCntList.McFCntDown1;
 804b622:	4b07      	ldr	r3, [pc, #28]	; (804b640 <GetLastFcntDown+0x64>)
 804b624:	685b      	ldr	r3, [r3, #4]
 804b626:	6a1b      	ldr	r3, [r3, #32]
 804b628:	e7f9      	b.n	804b61e <GetLastFcntDown+0x42>
            *lastDown = CryptoCtx.NvmCtx->FCntList.McFCntDown2;
 804b62a:	4b05      	ldr	r3, [pc, #20]	; (804b640 <GetLastFcntDown+0x64>)
 804b62c:	685b      	ldr	r3, [r3, #4]
 804b62e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 804b630:	e7f5      	b.n	804b61e <GetLastFcntDown+0x42>
            *lastDown = CryptoCtx.NvmCtx->FCntList.McFCntDown3;
 804b632:	4b03      	ldr	r3, [pc, #12]	; (804b640 <GetLastFcntDown+0x64>)
 804b634:	685b      	ldr	r3, [r3, #4]
 804b636:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 804b638:	e7f1      	b.n	804b61e <GetLastFcntDown+0x42>
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
 804b63a:	2005      	movs	r0, #5
}
 804b63c:	4770      	bx	lr
 804b63e:	bf00      	nop
 804b640:	2000da28 	.word	0x2000da28

0804b644 <DummyCB>:
 * Dummy callback in case if the user provides NULL function pointer
 */
static void DummyCB( void )
{
    return;
}
 804b644:	4770      	bx	lr

0804b646 <PayloadEncrypt>:
{
 804b646:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 804b64a:	b089      	sub	sp, #36	; 0x24
 804b64c:	460f      	mov	r7, r1
 804b64e:	4690      	mov	r8, r2
 804b650:	4699      	mov	r9, r3
 804b652:	9d11      	ldr	r5, [sp, #68]	; 0x44
    if( buffer == 0 )
 804b654:	4606      	mov	r6, r0
 804b656:	2800      	cmp	r0, #0
 804b658:	d058      	beq.n	804b70c <PayloadEncrypt+0xc6>
    uint8_t sBlock[16] = { 0 };
 804b65a:	2210      	movs	r2, #16
 804b65c:	2100      	movs	r1, #0
 804b65e:	4668      	mov	r0, sp
 804b660:	f004 fd5c 	bl	805011c <memset>
    uint8_t aBlock[16] = { 0 };
 804b664:	2210      	movs	r2, #16
 804b666:	2100      	movs	r1, #0
 804b668:	eb0d 0002 	add.w	r0, sp, r2
 804b66c:	f004 fd56 	bl	805011c <memset>
    aBlock[5] = dir;
 804b670:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
 804b674:	f88d 3015 	strb.w	r3, [sp, #21]
    aBlock[7] = ( address >> 8 ) & 0xFF;
 804b678:	ea4f 2319 	mov.w	r3, r9, lsr #8
 804b67c:	f88d 3017 	strb.w	r3, [sp, #23]
    aBlock[8] = ( address >> 16 ) & 0xFF;
 804b680:	ea4f 4319 	mov.w	r3, r9, lsr #16
 804b684:	f88d 3018 	strb.w	r3, [sp, #24]
    aBlock[11] = ( frameCounter >> 8 ) & 0xFF;
 804b688:	0a2b      	lsrs	r3, r5, #8
    aBlock[0] = 0x01;
 804b68a:	2401      	movs	r4, #1
    aBlock[6] = address & 0xFF;
 804b68c:	f88d 9016 	strb.w	r9, [sp, #22]
    aBlock[10] = frameCounter & 0xFF;
 804b690:	f88d 501a 	strb.w	r5, [sp, #26]
    aBlock[9] = ( address >> 24 ) & 0xFF;
 804b694:	ea4f 6919 	mov.w	r9, r9, lsr #24
    aBlock[11] = ( frameCounter >> 8 ) & 0xFF;
 804b698:	f88d 301b 	strb.w	r3, [sp, #27]
    aBlock[12] = ( frameCounter >> 16 ) & 0xFF;
 804b69c:	0c2b      	lsrs	r3, r5, #16
    aBlock[13] = ( frameCounter >> 24 ) & 0xFF;
 804b69e:	0e2d      	lsrs	r5, r5, #24
 804b6a0:	f88d 501d 	strb.w	r5, [sp, #29]
    aBlock[0] = 0x01;
 804b6a4:	f88d 4010 	strb.w	r4, [sp, #16]
    aBlock[9] = ( address >> 24 ) & 0xFF;
 804b6a8:	f88d 9019 	strb.w	r9, [sp, #25]
    aBlock[12] = ( frameCounter >> 16 ) & 0xFF;
 804b6ac:	f88d 301c 	strb.w	r3, [sp, #28]
    while( size > 0 )
 804b6b0:	463d      	mov	r5, r7
 804b6b2:	eba7 0905 	sub.w	r9, r7, r5
 804b6b6:	2d00      	cmp	r5, #0
 804b6b8:	fa5f f989 	uxtb.w	r9, r9
 804b6bc:	dc03      	bgt.n	804b6c6 <PayloadEncrypt+0x80>
    return LORAMAC_CRYPTO_SUCCESS;
 804b6be:	2000      	movs	r0, #0
}
 804b6c0:	b009      	add	sp, #36	; 0x24
 804b6c2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        if( SecureElementAesEncrypt( aBlock, 16, keyID, sBlock ) != SECURE_ELEMENT_SUCCESS )
 804b6c6:	2110      	movs	r1, #16
        aBlock[15] = ctr & 0xFF;
 804b6c8:	f88d 401f 	strb.w	r4, [sp, #31]
        if( SecureElementAesEncrypt( aBlock, 16, keyID, sBlock ) != SECURE_ELEMENT_SUCCESS )
 804b6cc:	466b      	mov	r3, sp
        ctr++;
 804b6ce:	3401      	adds	r4, #1
        if( SecureElementAesEncrypt( aBlock, 16, keyID, sBlock ) != SECURE_ELEMENT_SUCCESS )
 804b6d0:	4642      	mov	r2, r8
 804b6d2:	eb0d 0001 	add.w	r0, sp, r1
        ctr++;
 804b6d6:	b2a4      	uxth	r4, r4
        if( SecureElementAesEncrypt( aBlock, 16, keyID, sBlock ) != SECURE_ELEMENT_SUCCESS )
 804b6d8:	f7fc fe64 	bl	80483a4 <SecureElementAesEncrypt>
 804b6dc:	b9c0      	cbnz	r0, 804b710 <PayloadEncrypt+0xca>
        for( uint8_t i = 0; i < ( ( size > 16 ) ? 16 : size ); i++ )
 804b6de:	2d10      	cmp	r5, #16
 804b6e0:	46ac      	mov	ip, r5
 804b6e2:	bfa8      	it	ge
 804b6e4:	f04f 0c10 	movge.w	ip, #16
 804b6e8:	b2c3      	uxtb	r3, r0
 804b6ea:	4563      	cmp	r3, ip
 804b6ec:	f100 0001 	add.w	r0, r0, #1
 804b6f0:	db02      	blt.n	804b6f8 <PayloadEncrypt+0xb2>
 804b6f2:	3d10      	subs	r5, #16
 804b6f4:	b22d      	sxth	r5, r5
 804b6f6:	e7dc      	b.n	804b6b2 <PayloadEncrypt+0x6c>
            buffer[bufferIndex + i] = buffer[bufferIndex + i] ^ sBlock[i];
 804b6f8:	aa08      	add	r2, sp, #32
 804b6fa:	eb09 0103 	add.w	r1, r9, r3
 804b6fe:	4413      	add	r3, r2
 804b700:	5c72      	ldrb	r2, [r6, r1]
 804b702:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 804b706:	4053      	eors	r3, r2
 804b708:	5473      	strb	r3, [r6, r1]
 804b70a:	e7ed      	b.n	804b6e8 <PayloadEncrypt+0xa2>
        return LORAMAC_CRYPTO_ERROR_NPE;
 804b70c:	200a      	movs	r0, #10
 804b70e:	e7d7      	b.n	804b6c0 <PayloadEncrypt+0x7a>
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 804b710:	200f      	movs	r0, #15
 804b712:	e7d5      	b.n	804b6c0 <PayloadEncrypt+0x7a>

0804b714 <DeriveSessionKey10x>:
{
 804b714:	b5f0      	push	{r4, r5, r6, r7, lr}
 804b716:	4604      	mov	r4, r0
 804b718:	b085      	sub	sp, #20
 804b71a:	460f      	mov	r7, r1
 804b71c:	4616      	mov	r6, r2
    if( ( joinNonce == 0 ) || ( netID == 0 ) || ( devNonce == 0 ) )
 804b71e:	461d      	mov	r5, r3
 804b720:	b34b      	cbz	r3, 804b776 <DeriveSessionKey10x+0x62>
    uint8_t compBase[16] = { 0 };
 804b722:	2210      	movs	r2, #16
 804b724:	2100      	movs	r1, #0
 804b726:	4668      	mov	r0, sp
 804b728:	f004 fcf8 	bl	805011c <memset>
    switch( keyID )
 804b72c:	2c08      	cmp	r4, #8
            compBase[0] = 0x01;
 804b72e:	bf14      	ite	ne
 804b730:	2301      	movne	r3, #1
            compBase[0] = 0x02;
 804b732:	2302      	moveq	r3, #2
    memcpy1( compBase + 1, joinNonce, 3 );
 804b734:	2203      	movs	r2, #3
 804b736:	4639      	mov	r1, r7
 804b738:	f10d 0001 	add.w	r0, sp, #1
            compBase[0] = 0x02;
 804b73c:	f88d 3000 	strb.w	r3, [sp]
    memcpy1( compBase + 1, joinNonce, 3 );
 804b740:	f002 fb91 	bl	804de66 <memcpy1>
    memcpy1( compBase + 4, netID, 3 );
 804b744:	2203      	movs	r2, #3
 804b746:	4631      	mov	r1, r6
 804b748:	a801      	add	r0, sp, #4
 804b74a:	f002 fb8c 	bl	804de66 <memcpy1>
    memcpy1( compBase + 7, devNonce, 2 );
 804b74e:	2202      	movs	r2, #2
 804b750:	4629      	mov	r1, r5
 804b752:	f10d 0007 	add.w	r0, sp, #7
 804b756:	f002 fb86 	bl	804de66 <memcpy1>
    if( SecureElementDeriveAndStoreKey( CryptoCtx.NvmCtx->LrWanVersion, compBase, NWK_KEY, keyID ) != SECURE_ELEMENT_SUCCESS )
 804b75a:	4b08      	ldr	r3, [pc, #32]	; (804b77c <DeriveSessionKey10x+0x68>)
 804b75c:	6858      	ldr	r0, [r3, #4]
 804b75e:	2202      	movs	r2, #2
 804b760:	4623      	mov	r3, r4
 804b762:	4669      	mov	r1, sp
 804b764:	6800      	ldr	r0, [r0, #0]
 804b766:	f7fc fe9a 	bl	804849e <SecureElementDeriveAndStoreKey>
    return LORAMAC_CRYPTO_SUCCESS;
 804b76a:	2800      	cmp	r0, #0
 804b76c:	bf14      	ite	ne
 804b76e:	200f      	movne	r0, #15
 804b770:	2000      	moveq	r0, #0
}
 804b772:	b005      	add	sp, #20
 804b774:	bdf0      	pop	{r4, r5, r6, r7, pc}
        return LORAMAC_CRYPTO_ERROR_NPE;
 804b776:	200a      	movs	r0, #10
 804b778:	e7fb      	b.n	804b772 <DeriveSessionKey10x+0x5e>
 804b77a:	bf00      	nop
 804b77c:	2000da28 	.word	0x2000da28

0804b780 <LoRaMacCryptoDeriveMcKEKey.part.2>:
    }

    return LORAMAC_CRYPTO_SUCCESS;
}

LoRaMacCryptoStatus_t LoRaMacCryptoDeriveMcKEKey( KeyIdentifier_t keyID )
 804b780:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    // Prevent other keys than McRootKey
    if( keyID != MC_ROOT_KEY )
    {
        return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
    }
    uint8_t compBase[16] = { 0 };
 804b782:	2210      	movs	r2, #16
 804b784:	2100      	movs	r1, #0
 804b786:	4668      	mov	r0, sp
 804b788:	f004 fcc8 	bl	805011c <memset>

    if( SecureElementDeriveAndStoreKey( CryptoCtx.NvmCtx->LrWanVersion, compBase, keyID, MC_KE_KEY ) != SECURE_ELEMENT_SUCCESS )
 804b78c:	4b07      	ldr	r3, [pc, #28]	; (804b7ac <LoRaMacCryptoDeriveMcKEKey.part.2+0x2c>)
 804b78e:	6858      	ldr	r0, [r3, #4]
 804b790:	2209      	movs	r2, #9
 804b792:	237f      	movs	r3, #127	; 0x7f
 804b794:	4669      	mov	r1, sp
 804b796:	6800      	ldr	r0, [r0, #0]
 804b798:	f7fc fe81 	bl	804849e <SecureElementDeriveAndStoreKey>
 804b79c:	2800      	cmp	r0, #0
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
    }

    return LORAMAC_CRYPTO_SUCCESS;
}
 804b79e:	bf14      	ite	ne
 804b7a0:	200f      	movne	r0, #15
 804b7a2:	2000      	moveq	r0, #0
 804b7a4:	b005      	add	sp, #20
 804b7a6:	f85d fb04 	ldr.w	pc, [sp], #4
 804b7aa:	bf00      	nop
 804b7ac:	2000da28 	.word	0x2000da28

0804b7b0 <VerifyCmacB0.constprop.3>:
static LoRaMacCryptoStatus_t VerifyCmacB0( uint8_t* msg, uint16_t len, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint32_t expectedCmac )
 804b7b0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 804b7b4:	b0c5      	sub	sp, #276	; 0x114
 804b7b6:	460c      	mov	r4, r1
 804b7b8:	4617      	mov	r7, r2
 804b7ba:	4699      	mov	r9, r3
 804b7bc:	9e4c      	ldr	r6, [sp, #304]	; 0x130
 804b7be:	9d4d      	ldr	r5, [sp, #308]	; 0x134
    if( msg == 0 )
 804b7c0:	4680      	mov	r8, r0
 804b7c2:	2800      	cmp	r0, #0
 804b7c4:	d053      	beq.n	804b86e <VerifyCmacB0.constprop.3+0xbe>
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 804b7c6:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 804b7ca:	d852      	bhi.n	804b872 <VerifyCmacB0.constprop.3+0xc2>
    memset1( micBuff, 0, CRYPTO_BUFFER_SIZE );
 804b7cc:	f44f 7288 	mov.w	r2, #272	; 0x110
 804b7d0:	2100      	movs	r1, #0
 804b7d2:	4668      	mov	r0, sp
 804b7d4:	f002 fb5b 	bl	804de8e <memset1>
    b0[0] = 0x49;
 804b7d8:	2349      	movs	r3, #73	; 0x49
 804b7da:	f88d 3000 	strb.w	r3, [sp]
    if( ( isAck == true ) && ( dir == DOWNLINK ) )
 804b7de:	f1b9 0f00 	cmp.w	r9, #0
 804b7e2:	d03f      	beq.n	804b864 <VerifyCmacB0.constprop.3+0xb4>
        confFCnt = ( uint16_t )( CryptoCtx.NvmCtx->FCntList.FCntUp % 65536 );
 804b7e4:	4b24      	ldr	r3, [pc, #144]	; (804b878 <VerifyCmacB0.constprop.3+0xc8>)
 804b7e6:	685b      	ldr	r3, [r3, #4]
 804b7e8:	68db      	ldr	r3, [r3, #12]
        b0[1] = confFCnt & 0xFF;
 804b7ea:	f88d 3001 	strb.w	r3, [sp, #1]
        b0[2] = ( confFCnt >> 8 ) & 0xFF;
 804b7ee:	f3c3 2307 	ubfx	r3, r3, #8, #8
 804b7f2:	f88d 3002 	strb.w	r3, [sp, #2]
    b0[5] = dir;
 804b7f6:	2201      	movs	r2, #1
 804b7f8:	f88d 2005 	strb.w	r2, [sp, #5]
    b0[7] = ( devAddr >> 8 ) & 0xFF;
 804b7fc:	0a32      	lsrs	r2, r6, #8
 804b7fe:	f88d 2007 	strb.w	r2, [sp, #7]
    b0[8] = ( devAddr >> 16 ) & 0xFF;
 804b802:	0c32      	lsrs	r2, r6, #16
 804b804:	f88d 2008 	strb.w	r2, [sp, #8]
    b0[11] = ( fCnt >> 8 ) & 0xFF;
 804b808:	0a2a      	lsrs	r2, r5, #8
 804b80a:	f88d 200b 	strb.w	r2, [sp, #11]
    b0[12] = ( fCnt >> 16 ) & 0xFF;
 804b80e:	0c2a      	lsrs	r2, r5, #16
    b0[3] = 0x00;
 804b810:	2300      	movs	r3, #0
    b0[6] = devAddr & 0xFF;
 804b812:	f88d 6006 	strb.w	r6, [sp, #6]
    b0[10] = fCnt & 0xFF;
 804b816:	f88d 500a 	strb.w	r5, [sp, #10]
    b0[12] = ( fCnt >> 16 ) & 0xFF;
 804b81a:	f88d 200c 	strb.w	r2, [sp, #12]
    memcpy1( ( micBuff + MIC_BLOCK_BX_SIZE ), msg, len );
 804b81e:	4641      	mov	r1, r8
 804b820:	4622      	mov	r2, r4
 804b822:	a804      	add	r0, sp, #16
    b0[9] = ( devAddr >> 24 ) & 0xFF;
 804b824:	0e36      	lsrs	r6, r6, #24
    b0[13] = ( fCnt >> 24 ) & 0xFF;
 804b826:	0e2d      	lsrs	r5, r5, #24
    b0[3] = 0x00;
 804b828:	f88d 3003 	strb.w	r3, [sp, #3]
    b0[4] = 0x00;
 804b82c:	f88d 3004 	strb.w	r3, [sp, #4]
    b0[14] = 0x00;
 804b830:	f88d 300e 	strb.w	r3, [sp, #14]
    b0[9] = ( devAddr >> 24 ) & 0xFF;
 804b834:	f88d 6009 	strb.w	r6, [sp, #9]
    b0[13] = ( fCnt >> 24 ) & 0xFF;
 804b838:	f88d 500d 	strb.w	r5, [sp, #13]
    b0[15] = msgLen & 0xFF;
 804b83c:	f88d 400f 	strb.w	r4, [sp, #15]
    memcpy1( ( micBuff + MIC_BLOCK_BX_SIZE ), msg, len );
 804b840:	f002 fb11 	bl	804de66 <memcpy1>
    retval = SecureElementVerifyAesCmac( micBuff, ( len + MIC_BLOCK_BX_SIZE ), expectedCmac, keyID );
 804b844:	f104 0110 	add.w	r1, r4, #16
 804b848:	463b      	mov	r3, r7
 804b84a:	9a4e      	ldr	r2, [sp, #312]	; 0x138
 804b84c:	b289      	uxth	r1, r1
 804b84e:	4668      	mov	r0, sp
 804b850:	f7fc fd90 	bl	8048374 <SecureElementVerifyAesCmac>
    if( retval == SECURE_ELEMENT_SUCCESS )
 804b854:	b118      	cbz	r0, 804b85e <VerifyCmacB0.constprop.3+0xae>
    return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 804b856:	2801      	cmp	r0, #1
 804b858:	bf0c      	ite	eq
 804b85a:	2001      	moveq	r0, #1
 804b85c:	200f      	movne	r0, #15
}
 804b85e:	b045      	add	sp, #276	; 0x114
 804b860:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        b0[1] = 0x00;
 804b864:	f88d 9001 	strb.w	r9, [sp, #1]
        b0[2] = 0x00;
 804b868:	f88d 9002 	strb.w	r9, [sp, #2]
 804b86c:	e7c3      	b.n	804b7f6 <VerifyCmacB0.constprop.3+0x46>
        return LORAMAC_CRYPTO_ERROR_NPE;
 804b86e:	200a      	movs	r0, #10
 804b870:	e7f5      	b.n	804b85e <VerifyCmacB0.constprop.3+0xae>
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 804b872:	200e      	movs	r0, #14
 804b874:	e7f3      	b.n	804b85e <VerifyCmacB0.constprop.3+0xae>
 804b876:	bf00      	nop
 804b878:	2000da28 	.word	0x2000da28

0804b87c <LoRaMacCryptoInit>:
{
 804b87c:	b538      	push	{r3, r4, r5, lr}
    CryptoCtx.NvmCtx = &NvmCryptoCtx;
 804b87e:	4c11      	ldr	r4, [pc, #68]	; (804b8c4 <LoRaMacCryptoInit+0x48>)
 804b880:	f104 030c 	add.w	r3, r4, #12
 804b884:	6063      	str	r3, [r4, #4]
    if( cryptoNvmCtxChanged != 0 )
 804b886:	b1d0      	cbz	r0, 804b8be <LoRaMacCryptoInit+0x42>
        CryptoCtx.EventCryptoNvmCtxChanged = cryptoNvmCtxChanged;
 804b888:	60a0      	str	r0, [r4, #8]
    memset1( (uint8_t*) CryptoCtx.NvmCtx, 0, sizeof( LoRaMacCryptoNvmCtx_t ) );
 804b88a:	480f      	ldr	r0, [pc, #60]	; (804b8c8 <LoRaMacCryptoInit+0x4c>)
 804b88c:	2234      	movs	r2, #52	; 0x34
 804b88e:	2100      	movs	r1, #0
 804b890:	f002 fafd 	bl	804de8e <memset1>
    CryptoCtx.NvmCtx->LrWanVersion.Fields.Major = 1;
 804b894:	6863      	ldr	r3, [r4, #4]
    CryptoCtx.NvmCtx->LrWanVersion.Fields.Rfu = 0;
 804b896:	4a0d      	ldr	r2, [pc, #52]	; (804b8cc <LoRaMacCryptoInit+0x50>)
 804b898:	601a      	str	r2, [r3, #0]
    CryptoCtx.NvmCtx->FCntList.FCntDown = FCNT_DOWN_INITAL_VALUE;
 804b89a:	4619      	mov	r1, r3
    CryptoCtx.NvmCtx->FCntList.NFCntDown = FCNT_DOWN_INITAL_VALUE;
 804b89c:	f04f 32ff 	mov.w	r2, #4294967295
 804b8a0:	2500      	movs	r5, #0
 804b8a2:	e9c3 5203 	strd	r5, r2, [r3, #12]
    CryptoCtx.NvmCtx->FCntList.AFCntDown = FCNT_DOWN_INITAL_VALUE;
 804b8a6:	615a      	str	r2, [r3, #20]
    CryptoCtx.NvmCtx->FCntList.FCntDown = FCNT_DOWN_INITAL_VALUE;
 804b8a8:	f841 2f18 	str.w	r2, [r1, #24]!
    CryptoCtx.NvmCtx->FCntList.McFCntDown1 = FCNT_DOWN_INITAL_VALUE;
 804b8ac:	e9c3 2207 	strd	r2, r2, [r3, #28]
    CryptoCtx.NvmCtx->LastDownFCnt = &CryptoCtx.NvmCtx->FCntList.FCntDown;
 804b8b0:	6319      	str	r1, [r3, #48]	; 0x30
    CryptoCtx.NvmCtx->FCntList.McFCntDown3 = FCNT_DOWN_INITAL_VALUE;
 804b8b2:	e9c3 2209 	strd	r2, r2, [r3, #36]	; 0x24
    CryptoCtx.EventCryptoNvmCtxChanged( );
 804b8b6:	68a3      	ldr	r3, [r4, #8]
 804b8b8:	4798      	blx	r3
}
 804b8ba:	4628      	mov	r0, r5
 804b8bc:	bd38      	pop	{r3, r4, r5, pc}
        CryptoCtx.EventCryptoNvmCtxChanged = DummyCB;
 804b8be:	4b04      	ldr	r3, [pc, #16]	; (804b8d0 <LoRaMacCryptoInit+0x54>)
 804b8c0:	60a3      	str	r3, [r4, #8]
 804b8c2:	e7e2      	b.n	804b88a <LoRaMacCryptoInit+0xe>
 804b8c4:	2000da28 	.word	0x2000da28
 804b8c8:	2000da34 	.word	0x2000da34
 804b8cc:	01010100 	.word	0x01010100
 804b8d0:	0804b645 	.word	0x0804b645

0804b8d4 <LoRaMacCryptoSetLrWanVersion>:
    CryptoCtx.NvmCtx->LrWanVersion = version;
 804b8d4:	4b02      	ldr	r3, [pc, #8]	; (804b8e0 <LoRaMacCryptoSetLrWanVersion+0xc>)
 804b8d6:	685b      	ldr	r3, [r3, #4]
 804b8d8:	6018      	str	r0, [r3, #0]
}
 804b8da:	2000      	movs	r0, #0
 804b8dc:	4770      	bx	lr
 804b8de:	bf00      	nop
 804b8e0:	2000da28 	.word	0x2000da28

0804b8e4 <LoRaMacCryptoRestoreNvmCtx>:
{
 804b8e4:	b508      	push	{r3, lr}
    if( cryptoNvmCtx != 0 )
 804b8e6:	4601      	mov	r1, r0
 804b8e8:	b128      	cbz	r0, 804b8f6 <LoRaMacCryptoRestoreNvmCtx+0x12>
        memcpy1( ( uint8_t* ) &NvmCryptoCtx, ( uint8_t* ) cryptoNvmCtx, CRYPTO_NVM_CTX_SIZE );
 804b8ea:	4804      	ldr	r0, [pc, #16]	; (804b8fc <LoRaMacCryptoRestoreNvmCtx+0x18>)
 804b8ec:	2234      	movs	r2, #52	; 0x34
 804b8ee:	f002 faba 	bl	804de66 <memcpy1>
        return LORAMAC_CRYPTO_SUCCESS;
 804b8f2:	2000      	movs	r0, #0
}
 804b8f4:	bd08      	pop	{r3, pc}
        return LORAMAC_CRYPTO_ERROR_NPE;
 804b8f6:	200a      	movs	r0, #10
 804b8f8:	e7fc      	b.n	804b8f4 <LoRaMacCryptoRestoreNvmCtx+0x10>
 804b8fa:	bf00      	nop
 804b8fc:	2000da34 	.word	0x2000da34

0804b900 <LoRaMacCryptoGetNvmCtx>:
    *cryptoNvmCtxSize = CRYPTO_NVM_CTX_SIZE;
 804b900:	2334      	movs	r3, #52	; 0x34
 804b902:	6003      	str	r3, [r0, #0]
}
 804b904:	4800      	ldr	r0, [pc, #0]	; (804b908 <LoRaMacCryptoGetNvmCtx+0x8>)
 804b906:	4770      	bx	lr
 804b908:	2000da34 	.word	0x2000da34

0804b90c <LoRaMacCryptoGetFCntUp>:
    if( currentUp == NULL )
 804b90c:	b130      	cbz	r0, 804b91c <LoRaMacCryptoGetFCntUp+0x10>
    *currentUp = CryptoCtx.NvmCtx->FCntList.FCntUp + 1;
 804b90e:	4b04      	ldr	r3, [pc, #16]	; (804b920 <LoRaMacCryptoGetFCntUp+0x14>)
 804b910:	685b      	ldr	r3, [r3, #4]
 804b912:	68db      	ldr	r3, [r3, #12]
 804b914:	3301      	adds	r3, #1
 804b916:	6003      	str	r3, [r0, #0]
    return LORAMAC_CRYPTO_SUCCESS;
 804b918:	2000      	movs	r0, #0
 804b91a:	4770      	bx	lr
        return LORAMAC_CRYPTO_ERROR_NPE;
 804b91c:	200a      	movs	r0, #10
}
 804b91e:	4770      	bx	lr
 804b920:	2000da28 	.word	0x2000da28

0804b924 <LoRaMacCryptoGetFCntDown>:
{
 804b924:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 804b926:	4617      	mov	r7, r2
    uint32_t lastDown = 0;
 804b928:	2200      	movs	r2, #0
{
 804b92a:	460e      	mov	r6, r1
    uint32_t lastDown = 0;
 804b92c:	9201      	str	r2, [sp, #4]
    if( currentDown == NULL )
 804b92e:	461d      	mov	r5, r3
 804b930:	b353      	cbz	r3, 804b988 <LoRaMacCryptoGetFCntDown+0x64>
    cryptoStatus = GetLastFcntDown( fCntID, &lastDown );
 804b932:	a901      	add	r1, sp, #4
 804b934:	f7ff fe52 	bl	804b5dc <GetLastFcntDown>
    if( cryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 804b938:	b9e8      	cbnz	r0, 804b976 <LoRaMacCryptoGetFCntDown+0x52>
    if( lastDown == FCNT_DOWN_INITAL_VALUE )
 804b93a:	9c01      	ldr	r4, [sp, #4]
 804b93c:	1c63      	adds	r3, r4, #1
 804b93e:	d110      	bne.n	804b962 <LoRaMacCryptoGetFCntDown+0x3e>
         *currentDown = frameFcnt;
 804b940:	602f      	str	r7, [r5, #0]
    if( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 0 )
 804b942:	4b12      	ldr	r3, [pc, #72]	; (804b98c <LoRaMacCryptoGetFCntDown+0x68>)
 804b944:	685b      	ldr	r3, [r3, #4]
 804b946:	789b      	ldrb	r3, [r3, #2]
 804b948:	b9ab      	cbnz	r3, 804b976 <LoRaMacCryptoGetFCntDown+0x52>
        if( ( ( int64_t )*currentDown - ( int64_t )lastDown ) >= maxFCntGap )
 804b94a:	682b      	ldr	r3, [r5, #0]
 804b94c:	b2b6      	uxth	r6, r6
 804b94e:	1b1c      	subs	r4, r3, r4
 804b950:	eb63 0503 	sbc.w	r5, r3, r3
 804b954:	2700      	movs	r7, #0
 804b956:	42b4      	cmp	r4, r6
 804b958:	eb75 0307 	sbcs.w	r3, r5, r7
            return LORAMAC_CRYPTO_FAIL_MAX_GAP_FCNT;
 804b95c:	bfa8      	it	ge
 804b95e:	2008      	movge	r0, #8
 804b960:	e009      	b.n	804b976 <LoRaMacCryptoGetFCntDown+0x52>
        fCntDiff = ( int32_t )( ( int64_t )frameFcnt - ( int64_t )( lastDown & 0x0000FFFF ) );
 804b962:	b2a3      	uxth	r3, r4
 804b964:	1afb      	subs	r3, r7, r3
        if( fCntDiff > 0 )
 804b966:	2b00      	cmp	r3, #0
 804b968:	dd02      	ble.n	804b970 <LoRaMacCryptoGetFCntDown+0x4c>
            *currentDown = lastDown + fCntDiff;
 804b96a:	4423      	add	r3, r4
 804b96c:	602b      	str	r3, [r5, #0]
 804b96e:	e7e8      	b.n	804b942 <LoRaMacCryptoGetFCntDown+0x1e>
        else if( fCntDiff == 0 )
 804b970:	d103      	bne.n	804b97a <LoRaMacCryptoGetFCntDown+0x56>
            *currentDown = lastDown;
 804b972:	602c      	str	r4, [r5, #0]
            return LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED;
 804b974:	2007      	movs	r0, #7
}
 804b976:	b003      	add	sp, #12
 804b978:	bdf0      	pop	{r4, r5, r6, r7, pc}
            *currentDown = ( lastDown & 0xFFFF0000 ) + 0x10000 + frameFcnt;
 804b97a:	0c21      	lsrs	r1, r4, #16
 804b97c:	0409      	lsls	r1, r1, #16
 804b97e:	f501 3180 	add.w	r1, r1, #65536	; 0x10000
 804b982:	4439      	add	r1, r7
 804b984:	6029      	str	r1, [r5, #0]
 804b986:	e7dc      	b.n	804b942 <LoRaMacCryptoGetFCntDown+0x1e>
        return LORAMAC_CRYPTO_ERROR_NPE;
 804b988:	200a      	movs	r0, #10
 804b98a:	e7f4      	b.n	804b976 <LoRaMacCryptoGetFCntDown+0x52>
 804b98c:	2000da28 	.word	0x2000da28

0804b990 <LoRaMacCryptoSetMulticastReference>:
    if( multicastList == NULL )
 804b990:	b178      	cbz	r0, 804b9b2 <LoRaMacCryptoSetMulticastReference+0x22>
    multicastList[0].DownLinkCounter = &CryptoCtx.NvmCtx->FCntList.McFCntDown0;
 804b992:	4b09      	ldr	r3, [pc, #36]	; (804b9b8 <LoRaMacCryptoSetMulticastReference+0x28>)
 804b994:	685b      	ldr	r3, [r3, #4]
 804b996:	f103 021c 	add.w	r2, r3, #28
 804b99a:	61c2      	str	r2, [r0, #28]
    multicastList[1].DownLinkCounter = &CryptoCtx.NvmCtx->FCntList.McFCntDown1;
 804b99c:	f103 0220 	add.w	r2, r3, #32
 804b9a0:	6442      	str	r2, [r0, #68]	; 0x44
    multicastList[2].DownLinkCounter = &CryptoCtx.NvmCtx->FCntList.McFCntDown2;
 804b9a2:	f103 0224 	add.w	r2, r3, #36	; 0x24
    multicastList[3].DownLinkCounter = &CryptoCtx.NvmCtx->FCntList.McFCntDown3;
 804b9a6:	3328      	adds	r3, #40	; 0x28
    multicastList[2].DownLinkCounter = &CryptoCtx.NvmCtx->FCntList.McFCntDown2;
 804b9a8:	66c2      	str	r2, [r0, #108]	; 0x6c
    multicastList[3].DownLinkCounter = &CryptoCtx.NvmCtx->FCntList.McFCntDown3;
 804b9aa:	f8c0 3094 	str.w	r3, [r0, #148]	; 0x94
    return LORAMAC_CRYPTO_SUCCESS;
 804b9ae:	2000      	movs	r0, #0
 804b9b0:	4770      	bx	lr
        return LORAMAC_CRYPTO_ERROR_NPE;
 804b9b2:	200a      	movs	r0, #10
}
 804b9b4:	4770      	bx	lr
 804b9b6:	bf00      	nop
 804b9b8:	2000da28 	.word	0x2000da28

0804b9bc <LoRaMacCryptoPrepareJoinRequest>:
{
 804b9bc:	b530      	push	{r4, r5, lr}
    if( macMsg == 0 )
 804b9be:	4604      	mov	r4, r0
{
 804b9c0:	b085      	sub	sp, #20
    if( macMsg == 0 )
 804b9c2:	b320      	cbz	r0, 804ba0e <LoRaMacCryptoPrepareJoinRequest+0x52>
    uint32_t devNonce = 0;
 804b9c4:	a804      	add	r0, sp, #16
 804b9c6:	2300      	movs	r3, #0
    CryptoCtx.NvmCtx->DevNonce = devNonce;
 804b9c8:	4d13      	ldr	r5, [pc, #76]	; (804ba18 <LoRaMacCryptoPrepareJoinRequest+0x5c>)
    uint32_t devNonce = 0;
 804b9ca:	f840 3d04 	str.w	r3, [r0, #-4]!
    SecureElementRandomNumber( &devNonce );
 804b9ce:	f7fc fd8b 	bl	80484e8 <SecureElementRandomNumber>
    CryptoCtx.NvmCtx->DevNonce = devNonce;
 804b9d2:	686b      	ldr	r3, [r5, #4]
 804b9d4:	9a03      	ldr	r2, [sp, #12]
 804b9d6:	809a      	strh	r2, [r3, #4]
    CryptoCtx.EventCryptoNvmCtxChanged( );
 804b9d8:	68ab      	ldr	r3, [r5, #8]
 804b9da:	4798      	blx	r3
    macMsg->DevNonce = CryptoCtx.NvmCtx->DevNonce;
 804b9dc:	686b      	ldr	r3, [r5, #4]
 804b9de:	889b      	ldrh	r3, [r3, #4]
 804b9e0:	82e3      	strh	r3, [r4, #22]
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 804b9e2:	4620      	mov	r0, r4
 804b9e4:	f000 fab3 	bl	804bf4e <LoRaMacSerializerJoinRequest>
 804b9e8:	b110      	cbz	r0, 804b9f0 <LoRaMacCryptoPrepareJoinRequest+0x34>
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 804b9ea:	2011      	movs	r0, #17
}
 804b9ec:	b005      	add	sp, #20
 804b9ee:	bd30      	pop	{r4, r5, pc}
    if( SecureElementComputeAesCmac( NULL, macMsg->Buffer, ( LORAMAC_JOIN_REQ_MSG_SIZE - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, &macMsg->MIC ) != SECURE_ELEMENT_SUCCESS )
 804b9f0:	f104 0318 	add.w	r3, r4, #24
 804b9f4:	9300      	str	r3, [sp, #0]
 804b9f6:	2213      	movs	r2, #19
 804b9f8:	2302      	movs	r3, #2
 804b9fa:	6821      	ldr	r1, [r4, #0]
 804b9fc:	f7fc fcac 	bl	8048358 <SecureElementComputeAesCmac>
 804ba00:	b938      	cbnz	r0, 804ba12 <LoRaMacCryptoPrepareJoinRequest+0x56>
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 804ba02:	4620      	mov	r0, r4
 804ba04:	f000 faa3 	bl	804bf4e <LoRaMacSerializerJoinRequest>
 804ba08:	2800      	cmp	r0, #0
 804ba0a:	d0ef      	beq.n	804b9ec <LoRaMacCryptoPrepareJoinRequest+0x30>
 804ba0c:	e7ed      	b.n	804b9ea <LoRaMacCryptoPrepareJoinRequest+0x2e>
        return LORAMAC_CRYPTO_ERROR_NPE;
 804ba0e:	200a      	movs	r0, #10
 804ba10:	e7ec      	b.n	804b9ec <LoRaMacCryptoPrepareJoinRequest+0x30>
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 804ba12:	200f      	movs	r0, #15
 804ba14:	e7ea      	b.n	804b9ec <LoRaMacCryptoPrepareJoinRequest+0x30>
 804ba16:	bf00      	nop
 804ba18:	2000da28 	.word	0x2000da28

0804ba1c <LoRaMacCryptoSecureMessage>:
{
 804ba1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 804ba1e:	4605      	mov	r5, r0
 804ba20:	b087      	sub	sp, #28
    if( macMsg == NULL )
 804ba22:	461c      	mov	r4, r3
 804ba24:	b32b      	cbz	r3, 804ba72 <LoRaMacCryptoSecureMessage+0x56>
    if( fCntUp < CryptoCtx.NvmCtx->FCntList.FCntUp )
 804ba26:	4e30      	ldr	r6, [pc, #192]	; (804bae8 <LoRaMacCryptoSecureMessage+0xcc>)
 804ba28:	6873      	ldr	r3, [r6, #4]
 804ba2a:	68db      	ldr	r3, [r3, #12]
 804ba2c:	4283      	cmp	r3, r0
 804ba2e:	d859      	bhi.n	804bae4 <LoRaMacCryptoSecureMessage+0xc8>
    if( macMsg->FPort == 0 )
 804ba30:	f894 2020 	ldrb.w	r2, [r4, #32]
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
 804ba34:	2a00      	cmp	r2, #0
 804ba36:	bf14      	ite	ne
 804ba38:	2208      	movne	r2, #8
 804ba3a:	2207      	moveq	r2, #7
    if( fCntUp > CryptoCtx.NvmCtx->FCntList.FCntUp )
 804ba3c:	4283      	cmp	r3, r0
 804ba3e:	d309      	bcc.n	804ba54 <LoRaMacCryptoSecureMessage+0x38>
    CryptoCtx.NvmCtx->FCntList.FCntUp = fCntUp;
 804ba40:	6873      	ldr	r3, [r6, #4]
 804ba42:	60dd      	str	r5, [r3, #12]
    CryptoCtx.EventCryptoNvmCtxChanged( );
 804ba44:	68b3      	ldr	r3, [r6, #8]
 804ba46:	4798      	blx	r3
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 804ba48:	4620      	mov	r0, r4
 804ba4a:	f000 fab4 	bl	804bfb6 <LoRaMacSerializerData>
 804ba4e:	b170      	cbz	r0, 804ba6e <LoRaMacCryptoSecureMessage+0x52>
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 804ba50:	2011      	movs	r0, #17
 804ba52:	e00a      	b.n	804ba6a <LoRaMacCryptoSecureMessage+0x4e>
        retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, macMsg->FHDR.DevAddr, UPLINK, fCntUp );
 804ba54:	2300      	movs	r3, #0
 804ba56:	f894 1028 	ldrb.w	r1, [r4, #40]	; 0x28
 804ba5a:	9001      	str	r0, [sp, #4]
 804ba5c:	9300      	str	r3, [sp, #0]
 804ba5e:	68a3      	ldr	r3, [r4, #8]
 804ba60:	6a60      	ldr	r0, [r4, #36]	; 0x24
 804ba62:	f7ff fdf0 	bl	804b646 <PayloadEncrypt>
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 804ba66:	2800      	cmp	r0, #0
 804ba68:	d0ea      	beq.n	804ba40 <LoRaMacCryptoSecureMessage+0x24>
}
 804ba6a:	b007      	add	sp, #28
 804ba6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
        retval = ComputeCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), NWK_S_ENC_KEY, false, UPLINK, macMsg->FHDR.DevAddr, fCntUp, &macMsg->MIC );
 804ba6e:	6821      	ldr	r1, [r4, #0]
    if( ( msg == 0 ) || ( cmac == 0 ) )
 804ba70:	b909      	cbnz	r1, 804ba76 <LoRaMacCryptoSecureMessage+0x5a>
        return LORAMAC_CRYPTO_ERROR_NPE;
 804ba72:	200a      	movs	r0, #10
 804ba74:	e7f9      	b.n	804ba6a <LoRaMacCryptoSecureMessage+0x4e>
        retval = ComputeCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), NWK_S_ENC_KEY, false, UPLINK, macMsg->FHDR.DevAddr, fCntUp, &macMsg->MIC );
 804ba76:	7926      	ldrb	r6, [r4, #4]
 804ba78:	3e04      	subs	r6, #4
 804ba7a:	b2b2      	uxth	r2, r6
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 804ba7c:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 804ba80:	d82e      	bhi.n	804bae0 <LoRaMacCryptoSecureMessage+0xc4>
        retval = ComputeCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), NWK_S_ENC_KEY, false, UPLINK, macMsg->FHDR.DevAddr, fCntUp, &macMsg->MIC );
 804ba82:	68a3      	ldr	r3, [r4, #8]
    b0[6] = devAddr & 0xFF;
 804ba84:	f88d 300e 	strb.w	r3, [sp, #14]
    b0[0] = 0x49;
 804ba88:	2749      	movs	r7, #73	; 0x49
 804ba8a:	9702      	str	r7, [sp, #8]
    b0[7] = ( devAddr >> 8 ) & 0xFF;
 804ba8c:	0a1f      	lsrs	r7, r3, #8
 804ba8e:	f88d 700f 	strb.w	r7, [sp, #15]
    b0[8] = ( devAddr >> 16 ) & 0xFF;
 804ba92:	0c1f      	lsrs	r7, r3, #16
    b0[9] = ( devAddr >> 24 ) & 0xFF;
 804ba94:	0e1b      	lsrs	r3, r3, #24
 804ba96:	f88d 3011 	strb.w	r3, [sp, #17]
    b0[11] = ( fCnt >> 8 ) & 0xFF;
 804ba9a:	0a2b      	lsrs	r3, r5, #8
 804ba9c:	f88d 3013 	strb.w	r3, [sp, #19]
    b0[12] = ( fCnt >> 16 ) & 0xFF;
 804baa0:	0c2b      	lsrs	r3, r5, #16
 804baa2:	f88d 3014 	strb.w	r3, [sp, #20]
        retval = ComputeCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), NWK_S_ENC_KEY, false, UPLINK, macMsg->FHDR.DevAddr, fCntUp, &macMsg->MIC );
 804baa6:	f104 032c 	add.w	r3, r4, #44	; 0x2c
    b0[3] = 0x00;
 804baaa:	f8ad 000c 	strh.w	r0, [sp, #12]
    b0[10] = fCnt & 0xFF;
 804baae:	f88d 5012 	strb.w	r5, [sp, #18]
    b0[14] = 0x00;
 804bab2:	f88d 0016 	strb.w	r0, [sp, #22]
    b0[13] = ( fCnt >> 24 ) & 0xFF;
 804bab6:	0e2d      	lsrs	r5, r5, #24
    if( SecureElementComputeAesCmac( micBuff, msg, len, keyID, cmac ) != SECURE_ELEMENT_SUCCESS )
 804bab8:	9300      	str	r3, [sp, #0]
 804baba:	a802      	add	r0, sp, #8
 804babc:	2307      	movs	r3, #7
    b0[8] = ( devAddr >> 16 ) & 0xFF;
 804babe:	f88d 7010 	strb.w	r7, [sp, #16]
    b0[13] = ( fCnt >> 24 ) & 0xFF;
 804bac2:	f88d 5015 	strb.w	r5, [sp, #21]
    b0[15] = msgLen & 0xFF;
 804bac6:	f88d 6017 	strb.w	r6, [sp, #23]
    if( SecureElementComputeAesCmac( micBuff, msg, len, keyID, cmac ) != SECURE_ELEMENT_SUCCESS )
 804baca:	f7fc fc45 	bl	8048358 <SecureElementComputeAesCmac>
 804bace:	b928      	cbnz	r0, 804badc <LoRaMacCryptoSecureMessage+0xc0>
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 804bad0:	4620      	mov	r0, r4
 804bad2:	f000 fa70 	bl	804bfb6 <LoRaMacSerializerData>
 804bad6:	2800      	cmp	r0, #0
 804bad8:	d0c7      	beq.n	804ba6a <LoRaMacCryptoSecureMessage+0x4e>
 804bada:	e7b9      	b.n	804ba50 <LoRaMacCryptoSecureMessage+0x34>
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 804badc:	200f      	movs	r0, #15
 804bade:	e7c4      	b.n	804ba6a <LoRaMacCryptoSecureMessage+0x4e>
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 804bae0:	200e      	movs	r0, #14
 804bae2:	e7c2      	b.n	804ba6a <LoRaMacCryptoSecureMessage+0x4e>
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 804bae4:	2006      	movs	r0, #6
 804bae6:	e7c0      	b.n	804ba6a <LoRaMacCryptoSecureMessage+0x4e>
 804bae8:	2000da28 	.word	0x2000da28

0804baec <LoRaMacCryptoUnsecureMessage>:
{
 804baec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 804baf0:	b086      	sub	sp, #24
 804baf2:	4604      	mov	r4, r0
 804baf4:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 804baf6:	4689      	mov	r9, r1
 804baf8:	4690      	mov	r8, r2
 804bafa:	461d      	mov	r5, r3
    if( macMsg == 0 )
 804bafc:	2e00      	cmp	r6, #0
 804bafe:	d07a      	beq.n	804bbf6 <LoRaMacCryptoUnsecureMessage+0x10a>
    uint32_t lastDown = 0;
 804bb00:	a906      	add	r1, sp, #24
 804bb02:	2300      	movs	r3, #0
 804bb04:	f841 3d04 	str.w	r3, [r1, #-4]!
    if( GetLastFcntDown( fCntID, &lastDown ) != LORAMAC_CRYPTO_SUCCESS )
 804bb08:	4610      	mov	r0, r2
 804bb0a:	f7ff fd67 	bl	804b5dc <GetLastFcntDown>
 804bb0e:	b120      	cbz	r0, 804bb1a <LoRaMacCryptoUnsecureMessage+0x2e>
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 804bb10:	2706      	movs	r7, #6
}
 804bb12:	4638      	mov	r0, r7
 804bb14:	b006      	add	sp, #24
 804bb16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if( ( currentDown > lastDown ) ||
 804bb1a:	9b05      	ldr	r3, [sp, #20]
 804bb1c:	429d      	cmp	r5, r3
 804bb1e:	d801      	bhi.n	804bb24 <LoRaMacCryptoUnsecureMessage+0x38>
 804bb20:	3301      	adds	r3, #1
 804bb22:	d1f5      	bne.n	804bb10 <LoRaMacCryptoUnsecureMessage+0x24>
    if( LoRaMacParserData( macMsg ) != LORAMAC_PARSER_SUCCESS )
 804bb24:	4630      	mov	r0, r6
 804bb26:	f000 f9b7 	bl	804be98 <LoRaMacParserData>
 804bb2a:	2800      	cmp	r0, #0
 804bb2c:	d165      	bne.n	804bbfa <LoRaMacCryptoUnsecureMessage+0x10e>
        if( KeyAddrList[i].AddrID == addrID )
 804bb2e:	4b34      	ldr	r3, [pc, #208]	; (804bc00 <LoRaMacCryptoUnsecureMessage+0x114>)
 804bb30:	461a      	mov	r2, r3
 804bb32:	f813 1020 	ldrb.w	r1, [r3, r0, lsl #2]
 804bb36:	42a1      	cmp	r1, r4
 804bb38:	ea4f 0780 	mov.w	r7, r0, lsl #2
 804bb3c:	d104      	bne.n	804bb48 <LoRaMacCryptoUnsecureMessage+0x5c>
    if( address != macMsg->FHDR.DevAddr )
 804bb3e:	68b3      	ldr	r3, [r6, #8]
 804bb40:	454b      	cmp	r3, r9
 804bb42:	d006      	beq.n	804bb52 <LoRaMacCryptoUnsecureMessage+0x66>
        return LORAMAC_CRYPTO_FAIL_ADDRESS;
 804bb44:	2702      	movs	r7, #2
 804bb46:	e7e4      	b.n	804bb12 <LoRaMacCryptoUnsecureMessage+0x26>
 804bb48:	3001      	adds	r0, #1
    for( uint8_t i = 0; i < NUM_OF_SEC_CTX; i++ )
 804bb4a:	2805      	cmp	r0, #5
 804bb4c:	d1f1      	bne.n	804bb32 <LoRaMacCryptoUnsecureMessage+0x46>
 804bb4e:	270c      	movs	r7, #12
 804bb50:	e7df      	b.n	804bb12 <LoRaMacCryptoUnsecureMessage+0x26>
    if( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 0 )
 804bb52:	4c2c      	ldr	r4, [pc, #176]	; (804bc04 <LoRaMacCryptoUnsecureMessage+0x118>)
    retval = VerifyCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, isAck, DOWNLINK, address, fCntDown, macMsg->MIC );
 804bb54:	6af0      	ldr	r0, [r6, #44]	; 0x2c
    if( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 0 )
 804bb56:	6861      	ldr	r1, [r4, #4]
    bool isAck = macMsg->FHDR.FCtrl.Bits.Ack;
 804bb58:	7b33      	ldrb	r3, [r6, #12]
    if( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 0 )
 804bb5a:	7889      	ldrb	r1, [r1, #2]
    payloadDecryptionKeyID = curItem->AppSkey;
 804bb5c:	443a      	add	r2, r7
        isAck = false;
 804bb5e:	2900      	cmp	r1, #0
    payloadDecryptionKeyID = curItem->AppSkey;
 804bb60:	f892 a001 	ldrb.w	sl, [r2, #1]
    retval = VerifyCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, isAck, DOWNLINK, address, fCntDown, macMsg->MIC );
 804bb64:	7931      	ldrb	r1, [r6, #4]
 804bb66:	7892      	ldrb	r2, [r2, #2]
 804bb68:	f8cd 9000 	str.w	r9, [sp]
 804bb6c:	e9cd 5001 	strd	r5, r0, [sp, #4]
 804bb70:	f1a1 0104 	sub.w	r1, r1, #4
    bool isAck = macMsg->FHDR.FCtrl.Bits.Ack;
 804bb74:	f3c3 1340 	ubfx	r3, r3, #5, #1
    retval = VerifyCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, isAck, DOWNLINK, address, fCntDown, macMsg->MIC );
 804bb78:	b289      	uxth	r1, r1
 804bb7a:	bf08      	it	eq
 804bb7c:	2300      	moveq	r3, #0
 804bb7e:	6830      	ldr	r0, [r6, #0]
 804bb80:	f7ff fe16 	bl	804b7b0 <VerifyCmacB0.constprop.3>
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 804bb84:	4607      	mov	r7, r0
 804bb86:	2800      	cmp	r0, #0
 804bb88:	d1c3      	bne.n	804bb12 <LoRaMacCryptoUnsecureMessage+0x26>
    if( macMsg->FPort == 0 )
 804bb8a:	f896 3020 	ldrb.w	r3, [r6, #32]
    retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, address, DOWNLINK, fCntDown );
 804bb8e:	f896 1028 	ldrb.w	r1, [r6, #40]	; 0x28
 804bb92:	9501      	str	r5, [sp, #4]
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
 804bb94:	2b00      	cmp	r3, #0
    retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, address, DOWNLINK, fCntDown );
 804bb96:	f04f 0301 	mov.w	r3, #1
 804bb9a:	9300      	str	r3, [sp, #0]
 804bb9c:	bf18      	it	ne
 804bb9e:	4652      	movne	r2, sl
 804bba0:	464b      	mov	r3, r9
 804bba2:	bf08      	it	eq
 804bba4:	2207      	moveq	r2, #7
 804bba6:	6a70      	ldr	r0, [r6, #36]	; 0x24
 804bba8:	f7ff fd4d 	bl	804b646 <PayloadEncrypt>
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 804bbac:	4607      	mov	r7, r0
 804bbae:	2800      	cmp	r0, #0
 804bbb0:	d1af      	bne.n	804bb12 <LoRaMacCryptoUnsecureMessage+0x26>
    switch( fCntID )
 804bbb2:	f108 38ff 	add.w	r8, r8, #4294967295
 804bbb6:	f1b8 0f06 	cmp.w	r8, #6
 804bbba:	d807      	bhi.n	804bbcc <LoRaMacCryptoUnsecureMessage+0xe0>
 804bbbc:	e8df f008 	tbb	[pc, r8]
 804bbc0:	0f0c0904 	.word	0x0f0c0904
 804bbc4:	1512      	.short	0x1512
 804bbc6:	18          	.byte	0x18
 804bbc7:	00          	.byte	0x00
            CryptoCtx.NvmCtx->FCntList.NFCntDown = currentDown;
 804bbc8:	6863      	ldr	r3, [r4, #4]
 804bbca:	611d      	str	r5, [r3, #16]
    CryptoCtx.EventCryptoNvmCtxChanged( );
 804bbcc:	68a3      	ldr	r3, [r4, #8]
 804bbce:	4798      	blx	r3
 804bbd0:	e79f      	b.n	804bb12 <LoRaMacCryptoUnsecureMessage+0x26>
            CryptoCtx.NvmCtx->FCntList.AFCntDown = currentDown;
 804bbd2:	6863      	ldr	r3, [r4, #4]
 804bbd4:	615d      	str	r5, [r3, #20]
 804bbd6:	e7f9      	b.n	804bbcc <LoRaMacCryptoUnsecureMessage+0xe0>
            CryptoCtx.NvmCtx->FCntList.FCntDown = currentDown;
 804bbd8:	6863      	ldr	r3, [r4, #4]
 804bbda:	619d      	str	r5, [r3, #24]
 804bbdc:	e7f6      	b.n	804bbcc <LoRaMacCryptoUnsecureMessage+0xe0>
            CryptoCtx.NvmCtx->FCntList.McFCntDown0 = currentDown;
 804bbde:	6863      	ldr	r3, [r4, #4]
 804bbe0:	61dd      	str	r5, [r3, #28]
 804bbe2:	e7f3      	b.n	804bbcc <LoRaMacCryptoUnsecureMessage+0xe0>
            CryptoCtx.NvmCtx->FCntList.McFCntDown1 = currentDown;
 804bbe4:	6863      	ldr	r3, [r4, #4]
 804bbe6:	621d      	str	r5, [r3, #32]
 804bbe8:	e7f0      	b.n	804bbcc <LoRaMacCryptoUnsecureMessage+0xe0>
            CryptoCtx.NvmCtx->FCntList.McFCntDown2 = currentDown;
 804bbea:	6863      	ldr	r3, [r4, #4]
 804bbec:	625d      	str	r5, [r3, #36]	; 0x24
 804bbee:	e7ed      	b.n	804bbcc <LoRaMacCryptoUnsecureMessage+0xe0>
            CryptoCtx.NvmCtx->FCntList.McFCntDown3 = currentDown;
 804bbf0:	6863      	ldr	r3, [r4, #4]
 804bbf2:	629d      	str	r5, [r3, #40]	; 0x28
 804bbf4:	e7ea      	b.n	804bbcc <LoRaMacCryptoUnsecureMessage+0xe0>
        return LORAMAC_CRYPTO_ERROR_NPE;
 804bbf6:	270a      	movs	r7, #10
 804bbf8:	e78b      	b.n	804bb12 <LoRaMacCryptoUnsecureMessage+0x26>
        return LORAMAC_CRYPTO_ERROR_PARSER;
 804bbfa:	2710      	movs	r7, #16
 804bbfc:	e789      	b.n	804bb12 <LoRaMacCryptoUnsecureMessage+0x26>
 804bbfe:	bf00      	nop
 804bc00:	200010c8 	.word	0x200010c8
 804bc04:	2000da28 	.word	0x2000da28

0804bc08 <LoRaMacCryptoDeriveMcRootKey>:
{
 804bc08:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 804bc0a:	4b11      	ldr	r3, [pc, #68]	; (804bc50 <LoRaMacCryptoDeriveMcRootKey+0x48>)
 804bc0c:	685e      	ldr	r6, [r3, #4]
    if( ( ( keyID == APP_KEY ) && ( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 0 ) ) ||
 804bc0e:	4604      	mov	r4, r0
 804bc10:	78b5      	ldrb	r5, [r6, #2]
 804bc12:	b910      	cbnz	r0, 804bc1a <LoRaMacCryptoDeriveMcRootKey+0x12>
 804bc14:	b92d      	cbnz	r5, 804bc22 <LoRaMacCryptoDeriveMcRootKey+0x1a>
        return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 804bc16:	200b      	movs	r0, #11
 804bc18:	e017      	b.n	804bc4a <LoRaMacCryptoDeriveMcRootKey+0x42>
    if( ( ( keyID == APP_KEY ) && ( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 0 ) ) ||
 804bc1a:	2801      	cmp	r0, #1
 804bc1c:	d101      	bne.n	804bc22 <LoRaMacCryptoDeriveMcRootKey+0x1a>
        ( ( keyID == GEN_APP_KEY ) && ( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 1 ) ) )
 804bc1e:	2d01      	cmp	r5, #1
 804bc20:	d0f9      	beq.n	804bc16 <LoRaMacCryptoDeriveMcRootKey+0xe>
    uint8_t compBase[16] = { 0 };
 804bc22:	2210      	movs	r2, #16
 804bc24:	2100      	movs	r1, #0
 804bc26:	4668      	mov	r0, sp
 804bc28:	f004 fa78 	bl	805011c <memset>
    if( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 1 )
 804bc2c:	2d01      	cmp	r5, #1
        compBase[0] = 0x20;
 804bc2e:	bf04      	itt	eq
 804bc30:	2320      	moveq	r3, #32
 804bc32:	f88d 3000 	strbeq.w	r3, [sp]
    if( SecureElementDeriveAndStoreKey( CryptoCtx.NvmCtx->LrWanVersion, compBase, keyID, MC_ROOT_KEY ) != SECURE_ELEMENT_SUCCESS )
 804bc36:	4622      	mov	r2, r4
 804bc38:	2309      	movs	r3, #9
 804bc3a:	4669      	mov	r1, sp
 804bc3c:	6830      	ldr	r0, [r6, #0]
 804bc3e:	f7fc fc2e 	bl	804849e <SecureElementDeriveAndStoreKey>
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 804bc42:	2800      	cmp	r0, #0
 804bc44:	bf0c      	ite	eq
 804bc46:	2000      	moveq	r0, #0
 804bc48:	200f      	movne	r0, #15
}
 804bc4a:	b004      	add	sp, #16
 804bc4c:	bd70      	pop	{r4, r5, r6, pc}
 804bc4e:	bf00      	nop
 804bc50:	2000da28 	.word	0x2000da28

0804bc54 <LoRaMacCryptoSetKey>:
{
 804bc54:	b510      	push	{r4, lr}
 804bc56:	4604      	mov	r4, r0
    if( SecureElementSetKey( keyID, key ) != SECURE_ELEMENT_SUCCESS )
 804bc58:	f7fc fc1c 	bl	8048494 <SecureElementSetKey>
 804bc5c:	b108      	cbz	r0, 804bc62 <LoRaMacCryptoSetKey+0xe>
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 804bc5e:	200f      	movs	r0, #15
}
 804bc60:	bd10      	pop	{r4, pc}
    if( ( keyID == GEN_APP_KEY ) || ( keyID == APP_KEY ) )
 804bc62:	2c01      	cmp	r4, #1
 804bc64:	d808      	bhi.n	804bc78 <LoRaMacCryptoSetKey+0x24>
        if( LoRaMacCryptoDeriveMcRootKey( keyID ) != LORAMAC_CRYPTO_SUCCESS )
 804bc66:	4620      	mov	r0, r4
 804bc68:	f7ff ffce 	bl	804bc08 <LoRaMacCryptoDeriveMcRootKey>
 804bc6c:	2800      	cmp	r0, #0
 804bc6e:	d1f6      	bne.n	804bc5e <LoRaMacCryptoSetKey+0xa>
 804bc70:	f7ff fd86 	bl	804b780 <LoRaMacCryptoDeriveMcKEKey.part.2>
        if( LoRaMacCryptoDeriveMcKEKey( MC_ROOT_KEY ) != LORAMAC_CRYPTO_SUCCESS )
 804bc74:	2800      	cmp	r0, #0
 804bc76:	d1f2      	bne.n	804bc5e <LoRaMacCryptoSetKey+0xa>
    return LORAMAC_CRYPTO_SUCCESS;
 804bc78:	2000      	movs	r0, #0
 804bc7a:	e7f1      	b.n	804bc60 <LoRaMacCryptoSetKey+0xc>

0804bc7c <LoRaMacCryptoHandleJoinAccept>:
{
 804bc7c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 804bc80:	4681      	mov	r9, r0
 804bc82:	b0c7      	sub	sp, #284	; 0x11c
 804bc84:	4688      	mov	r8, r1
    if( ( macMsg == 0 ) || ( joinEUI == 0 ) )
 804bc86:	4614      	mov	r4, r2
 804bc88:	2a00      	cmp	r2, #0
 804bc8a:	f000 80af 	beq.w	804bdec <LoRaMacCryptoHandleJoinAccept+0x170>
 804bc8e:	2900      	cmp	r1, #0
 804bc90:	f000 80ac 	beq.w	804bdec <LoRaMacCryptoHandleJoinAccept+0x170>
    uint8_t micComputationOffset = 0;
 804bc94:	28ff      	cmp	r0, #255	; 0xff
 804bc96:	bf0c      	ite	eq
 804bc98:	250c      	moveq	r5, #12
 804bc9a:	2500      	movne	r5, #0
    memset1( procBuffer, 0, ( macMsg->BufSize + micComputationOffset ) );
 804bc9c:	7912      	ldrb	r2, [r2, #4]
 804bc9e:	b2ae      	uxth	r6, r5
 804bca0:	4432      	add	r2, r6
 804bca2:	2100      	movs	r1, #0
 804bca4:	a803      	add	r0, sp, #12
 804bca6:	f002 f8f2 	bl	804de8e <memset1>
    if( SecureElementAesEncrypt( macMsg->Buffer + LORAMAC_MHDR_FIELD_SIZE, ( macMsg->BufSize - LORAMAC_MHDR_FIELD_SIZE ), encryptionKeyID, ( procBuffer + micComputationOffset ) ) != SECURE_ELEMENT_SUCCESS )
 804bcaa:	7921      	ldrb	r1, [r4, #4]
 804bcac:	6820      	ldr	r0, [r4, #0]
 804bcae:	ab03      	add	r3, sp, #12
 804bcb0:	441d      	add	r5, r3
 804bcb2:	3901      	subs	r1, #1
 804bcb4:	462b      	mov	r3, r5
 804bcb6:	2202      	movs	r2, #2
 804bcb8:	b289      	uxth	r1, r1
 804bcba:	3001      	adds	r0, #1
 804bcbc:	f7fc fb72 	bl	80483a4 <SecureElementAesEncrypt>
 804bcc0:	b118      	cbz	r0, 804bcca <LoRaMacCryptoHandleJoinAccept+0x4e>
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 804bcc2:	200f      	movs	r0, #15
}
 804bcc4:	b047      	add	sp, #284	; 0x11c
 804bcc6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    memcpy1( macMsg->Buffer + LORAMAC_MHDR_FIELD_SIZE, ( procBuffer + micComputationOffset ), ( macMsg->BufSize - LORAMAC_MHDR_FIELD_SIZE ) );
 804bcca:	7922      	ldrb	r2, [r4, #4]
 804bccc:	6820      	ldr	r0, [r4, #0]
 804bcce:	3a01      	subs	r2, #1
 804bcd0:	3001      	adds	r0, #1
 804bcd2:	b292      	uxth	r2, r2
 804bcd4:	4629      	mov	r1, r5
 804bcd6:	f002 f8c6 	bl	804de66 <memcpy1>
    if( LoRaMacParserJoinAccept( macMsg ) != LORAMAC_PARSER_SUCCESS )
 804bcda:	4620      	mov	r0, r4
 804bcdc:	f000 f88e 	bl	804bdfc <LoRaMacParserJoinAccept>
 804bce0:	2800      	cmp	r0, #0
 804bce2:	f040 8085 	bne.w	804bdf0 <LoRaMacCryptoHandleJoinAccept+0x174>
    if( macMsg->DLSettings.Bits.OptNeg == 1 )
 804bce6:	f994 2010 	ldrsb.w	r2, [r4, #16]
 804bcea:	4d43      	ldr	r5, [pc, #268]	; (804bdf8 <LoRaMacCryptoHandleJoinAccept+0x17c>)
 804bcec:	2a00      	cmp	r2, #0
 804bcee:	686b      	ldr	r3, [r5, #4]
        CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor = 1;
 804bcf0:	bfba      	itte	lt
 804bcf2:	2201      	movlt	r2, #1
 804bcf4:	709a      	strblt	r2, [r3, #2]
        CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor = 0;
 804bcf6:	7098      	strbge	r0, [r3, #2]
    if( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 0 )
 804bcf8:	789b      	ldrb	r3, [r3, #2]
        micComputationKeyID = J_S_INT_KEY;
 804bcfa:	bfb4      	ite	lt
 804bcfc:	2703      	movlt	r7, #3
        micComputationKeyID = NWK_KEY;
 804bcfe:	2702      	movge	r7, #2
    if( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 0 )
 804bd00:	2b00      	cmp	r3, #0
 804bd02:	d145      	bne.n	804bd90 <LoRaMacCryptoHandleJoinAccept+0x114>
        if( SecureElementVerifyAesCmac( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), macMsg->MIC, micComputationKeyID ) != SECURE_ELEMENT_SUCCESS )
 804bd04:	7921      	ldrb	r1, [r4, #4]
 804bd06:	6a62      	ldr	r2, [r4, #36]	; 0x24
 804bd08:	6820      	ldr	r0, [r4, #0]
 804bd0a:	3904      	subs	r1, #4
 804bd0c:	463b      	mov	r3, r7
 804bd0e:	b289      	uxth	r1, r1
 804bd10:	f7fc fb30 	bl	8048374 <SecureElementVerifyAesCmac>
 804bd14:	2800      	cmp	r0, #0
 804bd16:	d1d4      	bne.n	804bcc2 <LoRaMacCryptoHandleJoinAccept+0x46>
        retval = LoRaMacCryptoDeriveMcRootKey( GEN_APP_KEY );
 804bd18:	2001      	movs	r0, #1
 804bd1a:	f7ff ff75 	bl	804bc08 <LoRaMacCryptoDeriveMcRootKey>
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 804bd1e:	2800      	cmp	r0, #0
 804bd20:	d1d0      	bne.n	804bcc4 <LoRaMacCryptoHandleJoinAccept+0x48>
 804bd22:	f7ff fd2d 	bl	804b780 <LoRaMacCryptoDeriveMcKEKey.part.2>
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 804bd26:	2800      	cmp	r0, #0
 804bd28:	d1cc      	bne.n	804bcc4 <LoRaMacCryptoHandleJoinAccept+0x48>
        retval = DeriveSessionKey10x( APP_S_KEY, macMsg->JoinNonce, macMsg->NetID, ( uint8_t* ) &CryptoCtx.NvmCtx->DevNonce );
 804bd2a:	686b      	ldr	r3, [r5, #4]
 804bd2c:	1da6      	adds	r6, r4, #6
 804bd2e:	3409      	adds	r4, #9
 804bd30:	3304      	adds	r3, #4
 804bd32:	4622      	mov	r2, r4
 804bd34:	4631      	mov	r1, r6
 804bd36:	2008      	movs	r0, #8
 804bd38:	f7ff fcec 	bl	804b714 <DeriveSessionKey10x>
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 804bd3c:	2800      	cmp	r0, #0
 804bd3e:	d1c1      	bne.n	804bcc4 <LoRaMacCryptoHandleJoinAccept+0x48>
        retval = DeriveSessionKey10x( NWK_S_ENC_KEY, macMsg->JoinNonce, macMsg->NetID, ( uint8_t* ) &CryptoCtx.NvmCtx->DevNonce );
 804bd40:	686b      	ldr	r3, [r5, #4]
 804bd42:	4622      	mov	r2, r4
 804bd44:	3304      	adds	r3, #4
 804bd46:	4631      	mov	r1, r6
 804bd48:	2007      	movs	r0, #7
 804bd4a:	f7ff fce3 	bl	804b714 <DeriveSessionKey10x>
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 804bd4e:	2800      	cmp	r0, #0
 804bd50:	d1b8      	bne.n	804bcc4 <LoRaMacCryptoHandleJoinAccept+0x48>
        retval = DeriveSessionKey10x( F_NWK_S_INT_KEY, macMsg->JoinNonce, macMsg->NetID, ( uint8_t* ) &CryptoCtx.NvmCtx->DevNonce );
 804bd52:	686b      	ldr	r3, [r5, #4]
 804bd54:	4622      	mov	r2, r4
 804bd56:	3304      	adds	r3, #4
 804bd58:	4631      	mov	r1, r6
 804bd5a:	2005      	movs	r0, #5
 804bd5c:	f7ff fcda 	bl	804b714 <DeriveSessionKey10x>
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 804bd60:	2800      	cmp	r0, #0
 804bd62:	d1af      	bne.n	804bcc4 <LoRaMacCryptoHandleJoinAccept+0x48>
        retval = DeriveSessionKey10x( S_NWK_S_INT_KEY, macMsg->JoinNonce, macMsg->NetID, ( uint8_t* ) &CryptoCtx.NvmCtx->DevNonce );
 804bd64:	686b      	ldr	r3, [r5, #4]
 804bd66:	4622      	mov	r2, r4
 804bd68:	3304      	adds	r3, #4
 804bd6a:	4631      	mov	r1, r6
 804bd6c:	2006      	movs	r0, #6
 804bd6e:	f7ff fcd1 	bl	804b714 <DeriveSessionKey10x>
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 804bd72:	2800      	cmp	r0, #0
 804bd74:	d1a6      	bne.n	804bcc4 <LoRaMacCryptoHandleJoinAccept+0x48>
    CryptoCtx.NvmCtx->FCntList.FCntUp = 0;
 804bd76:	686b      	ldr	r3, [r5, #4]
    CryptoCtx.RJcount0 = 0;
 804bd78:	8028      	strh	r0, [r5, #0]
    CryptoCtx.NvmCtx->FCntList.FCntDown = FCNT_DOWN_INITAL_VALUE;
 804bd7a:	f04f 32ff 	mov.w	r2, #4294967295
    CryptoCtx.NvmCtx->FCntList.FCntUp = 0;
 804bd7e:	60d8      	str	r0, [r3, #12]
    CryptoCtx.NvmCtx->FCntList.FCntDown = FCNT_DOWN_INITAL_VALUE;
 804bd80:	619a      	str	r2, [r3, #24]
    CryptoCtx.NvmCtx->FCntList.AFCntDown = FCNT_DOWN_INITAL_VALUE;
 804bd82:	e9c3 2204 	strd	r2, r2, [r3, #16]
    CryptoCtx.EventCryptoNvmCtxChanged( );
 804bd86:	68ab      	ldr	r3, [r5, #8]
    CryptoCtx.NvmCtx->FCntList.FCntUp = 0;
 804bd88:	9001      	str	r0, [sp, #4]
    CryptoCtx.EventCryptoNvmCtxChanged( );
 804bd8a:	4798      	blx	r3
    return LORAMAC_CRYPTO_SUCCESS;
 804bd8c:	9801      	ldr	r0, [sp, #4]
 804bd8e:	e799      	b.n	804bcc4 <LoRaMacCryptoHandleJoinAccept+0x48>
        memcpyr( &procBuffer[bufItr], joinEUI, LORAMAC_JOIN_EUI_FIELD_SIZE );
 804bd90:	2208      	movs	r2, #8
 804bd92:	4641      	mov	r1, r8
 804bd94:	f10d 000d 	add.w	r0, sp, #13
        procBuffer[bufItr++] = ( uint8_t ) joinReqType;
 804bd98:	f88d 900c 	strb.w	r9, [sp, #12]
        memcpyr( &procBuffer[bufItr], joinEUI, LORAMAC_JOIN_EUI_FIELD_SIZE );
 804bd9c:	f002 f86d 	bl	804de7a <memcpyr>
        procBuffer[bufItr++] = CryptoCtx.NvmCtx->DevNonce & 0xFF;
 804bda0:	686b      	ldr	r3, [r5, #4]
        if( SecureElementVerifyAesCmac( procBuffer,  ( macMsg->BufSize + micComputationOffset - LORAMAC_MHDR_FIELD_SIZE - LORAMAC_MIC_FIELD_SIZE ), macMsg->MIC, micComputationKeyID ) != SECURE_ELEMENT_SUCCESS )
 804bda2:	7921      	ldrb	r1, [r4, #4]
        procBuffer[bufItr++] = CryptoCtx.NvmCtx->DevNonce & 0xFF;
 804bda4:	889a      	ldrh	r2, [r3, #4]
 804bda6:	f88d 2015 	strb.w	r2, [sp, #21]
        procBuffer[bufItr++] = ( CryptoCtx.NvmCtx->DevNonce >> 8 ) & 0xFF;
 804bdaa:	889b      	ldrh	r3, [r3, #4]
        if( SecureElementVerifyAesCmac( procBuffer,  ( macMsg->BufSize + micComputationOffset - LORAMAC_MHDR_FIELD_SIZE - LORAMAC_MIC_FIELD_SIZE ), macMsg->MIC, micComputationKeyID ) != SECURE_ELEMENT_SUCCESS )
 804bdac:	6a62      	ldr	r2, [r4, #36]	; 0x24
        procBuffer[bufItr++] = ( CryptoCtx.NvmCtx->DevNonce >> 8 ) & 0xFF;
 804bdae:	0a1b      	lsrs	r3, r3, #8
        if( SecureElementVerifyAesCmac( procBuffer,  ( macMsg->BufSize + micComputationOffset - LORAMAC_MHDR_FIELD_SIZE - LORAMAC_MIC_FIELD_SIZE ), macMsg->MIC, micComputationKeyID ) != SECURE_ELEMENT_SUCCESS )
 804bdb0:	3905      	subs	r1, #5
        procBuffer[bufItr++] = ( CryptoCtx.NvmCtx->DevNonce >> 8 ) & 0xFF;
 804bdb2:	f88d 3016 	strb.w	r3, [sp, #22]
        if( SecureElementVerifyAesCmac( procBuffer,  ( macMsg->BufSize + micComputationOffset - LORAMAC_MHDR_FIELD_SIZE - LORAMAC_MIC_FIELD_SIZE ), macMsg->MIC, micComputationKeyID ) != SECURE_ELEMENT_SUCCESS )
 804bdb6:	4431      	add	r1, r6
        procBuffer[bufItr++] = macMsg->MHDR.Value;
 804bdb8:	7963      	ldrb	r3, [r4, #5]
 804bdba:	f88d 3017 	strb.w	r3, [sp, #23]
        if( SecureElementVerifyAesCmac( procBuffer,  ( macMsg->BufSize + micComputationOffset - LORAMAC_MHDR_FIELD_SIZE - LORAMAC_MIC_FIELD_SIZE ), macMsg->MIC, micComputationKeyID ) != SECURE_ELEMENT_SUCCESS )
 804bdbe:	b289      	uxth	r1, r1
 804bdc0:	463b      	mov	r3, r7
 804bdc2:	a803      	add	r0, sp, #12
 804bdc4:	f7fc fad6 	bl	8048374 <SecureElementVerifyAesCmac>
 804bdc8:	2800      	cmp	r0, #0
 804bdca:	f47f af7a 	bne.w	804bcc2 <LoRaMacCryptoHandleJoinAccept+0x46>
        currentJoinNonce |= ( ( uint32_t ) macMsg->JoinNonce[2] << 16 );
 804bdce:	7a23      	ldrb	r3, [r4, #8]
        currentJoinNonce |= ( ( uint32_t ) macMsg->JoinNonce[1] << 8 );
 804bdd0:	79e1      	ldrb	r1, [r4, #7]
        currentJoinNonce = ( uint32_t ) macMsg->JoinNonce[0];
 804bdd2:	79a2      	ldrb	r2, [r4, #6]
        currentJoinNonce |= ( ( uint32_t ) macMsg->JoinNonce[2] << 16 );
 804bdd4:	041b      	lsls	r3, r3, #16
 804bdd6:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 804bdda:	4313      	orrs	r3, r2
        if( currentJoinNonce > CryptoCtx.NvmCtx->JoinNonce )
 804bddc:	686a      	ldr	r2, [r5, #4]
 804bdde:	6891      	ldr	r1, [r2, #8]
 804bde0:	4299      	cmp	r1, r3
 804bde2:	d207      	bcs.n	804bdf4 <LoRaMacCryptoHandleJoinAccept+0x178>
            CryptoCtx.NvmCtx->JoinNonce = currentJoinNonce;
 804bde4:	6093      	str	r3, [r2, #8]
            CryptoCtx.EventCryptoNvmCtxChanged( );
 804bde6:	68ab      	ldr	r3, [r5, #8]
 804bde8:	4798      	blx	r3
 804bdea:	e795      	b.n	804bd18 <LoRaMacCryptoHandleJoinAccept+0x9c>
        return LORAMAC_CRYPTO_ERROR_NPE;
 804bdec:	200a      	movs	r0, #10
 804bdee:	e769      	b.n	804bcc4 <LoRaMacCryptoHandleJoinAccept+0x48>
        return LORAMAC_CRYPTO_ERROR_PARSER;
 804bdf0:	2010      	movs	r0, #16
 804bdf2:	e767      	b.n	804bcc4 <LoRaMacCryptoHandleJoinAccept+0x48>
            return LORAMAC_CRYPTO_FAIL_JOIN_NONCE;
 804bdf4:	2003      	movs	r0, #3
 804bdf6:	e765      	b.n	804bcc4 <LoRaMacCryptoHandleJoinAccept+0x48>
 804bdf8:	2000da28 	.word	0x2000da28

0804bdfc <LoRaMacParserJoinAccept>:
*/
#include "LoRaMacParser.h"
#include "utilities.h"

LoRaMacParserStatus_t LoRaMacParserJoinAccept( LoRaMacMessageJoinAccept_t* macMsg )
{
 804bdfc:	b510      	push	{r4, lr}
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 804bdfe:	4604      	mov	r4, r0
 804be00:	2800      	cmp	r0, #0
 804be02:	d045      	beq.n	804be90 <LoRaMacParserJoinAccept+0x94>
 804be04:	6801      	ldr	r1, [r0, #0]
 804be06:	2900      	cmp	r1, #0
 804be08:	d042      	beq.n	804be90 <LoRaMacParserJoinAccept+0x94>
        return LORAMAC_PARSER_ERROR_NPE;
    }

    uint16_t bufItr = 0;

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 804be0a:	f811 3b01 	ldrb.w	r3, [r1], #1
 804be0e:	7143      	strb	r3, [r0, #5]

    memcpy1( macMsg->JoinNonce, &macMsg->Buffer[bufItr], 3 );
 804be10:	2203      	movs	r2, #3
 804be12:	3006      	adds	r0, #6
 804be14:	f002 f827 	bl	804de66 <memcpy1>
    bufItr = bufItr + 3;

    memcpy1( macMsg->NetID, &macMsg->Buffer[bufItr], 3 );
 804be18:	4620      	mov	r0, r4
 804be1a:	2203      	movs	r2, #3
 804be1c:	f850 1b09 	ldr.w	r1, [r0], #9
 804be20:	3104      	adds	r1, #4
 804be22:	f002 f820 	bl	804de66 <memcpy1>
    bufItr = bufItr + 3;

    macMsg->DevAddr = ( uint32_t ) macMsg->Buffer[bufItr++];
 804be26:	6821      	ldr	r1, [r4, #0]
 804be28:	79cb      	ldrb	r3, [r1, #7]
 804be2a:	60e3      	str	r3, [r4, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 804be2c:	7a0a      	ldrb	r2, [r1, #8]
 804be2e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 804be32:	60e3      	str	r3, [r4, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 804be34:	7a4a      	ldrb	r2, [r1, #9]
 804be36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 804be3a:	60e3      	str	r3, [r4, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 804be3c:	7a8a      	ldrb	r2, [r1, #10]
 804be3e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 804be42:	60e3      	str	r3, [r4, #12]

    macMsg->DLSettings.Value = macMsg->Buffer[bufItr++];
 804be44:	7acb      	ldrb	r3, [r1, #11]
 804be46:	7423      	strb	r3, [r4, #16]

    macMsg->RxDelay = macMsg->Buffer[bufItr++];
 804be48:	7b0b      	ldrb	r3, [r1, #12]
 804be4a:	7463      	strb	r3, [r4, #17]

    if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) == LORAMAC_C_FLIST_FIELD_SIZE )
 804be4c:	7923      	ldrb	r3, [r4, #4]
 804be4e:	2b21      	cmp	r3, #33	; 0x21
 804be50:	d11a      	bne.n	804be88 <LoRaMacParserJoinAccept+0x8c>
    {
        memcpy1( macMsg->CFList, &macMsg->Buffer[bufItr], LORAMAC_C_FLIST_FIELD_SIZE );
 804be52:	2210      	movs	r2, #16
 804be54:	310d      	adds	r1, #13
 804be56:	f104 0012 	add.w	r0, r4, #18
 804be5a:	f002 f804 	bl	804de66 <memcpy1>
        bufItr = bufItr + LORAMAC_C_FLIST_FIELD_SIZE;
 804be5e:	221d      	movs	r2, #29
    else if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) > 0 )
    {
        return LORAMAC_PARSER_FAIL;
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[bufItr++];
 804be60:	6821      	ldr	r1, [r4, #0]
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 804be62:	1c50      	adds	r0, r2, #1
    macMsg->MIC = ( uint32_t ) macMsg->Buffer[bufItr++];
 804be64:	5c8b      	ldrb	r3, [r1, r2]
 804be66:	6263      	str	r3, [r4, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 804be68:	5c08      	ldrb	r0, [r1, r0]
 804be6a:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 804be6e:	1c90      	adds	r0, r2, #2
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 804be70:	6263      	str	r3, [r4, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 804be72:	5c08      	ldrb	r0, [r1, r0]
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 804be74:	3203      	adds	r2, #3
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 804be76:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 804be7a:	6263      	str	r3, [r4, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 804be7c:	5c8a      	ldrb	r2, [r1, r2]
 804be7e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 804be82:	6263      	str	r3, [r4, #36]	; 0x24

    return LORAMAC_PARSER_SUCCESS;
 804be84:	2000      	movs	r0, #0
}
 804be86:	bd10      	pop	{r4, pc}
    else if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) > 0 )
 804be88:	2b11      	cmp	r3, #17
 804be8a:	dc03      	bgt.n	804be94 <LoRaMacParserJoinAccept+0x98>
    macMsg->RxDelay = macMsg->Buffer[bufItr++];
 804be8c:	220d      	movs	r2, #13
 804be8e:	e7e7      	b.n	804be60 <LoRaMacParserJoinAccept+0x64>
        return LORAMAC_PARSER_ERROR_NPE;
 804be90:	2002      	movs	r0, #2
 804be92:	e7f8      	b.n	804be86 <LoRaMacParserJoinAccept+0x8a>
        return LORAMAC_PARSER_FAIL;
 804be94:	2001      	movs	r0, #1
 804be96:	e7f6      	b.n	804be86 <LoRaMacParserJoinAccept+0x8a>

0804be98 <LoRaMacParserData>:

LoRaMacParserStatus_t LoRaMacParserData( LoRaMacMessageData_t* macMsg )
{
 804be98:	b510      	push	{r4, lr}
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 804be9a:	4604      	mov	r4, r0
 804be9c:	2800      	cmp	r0, #0
 804be9e:	d054      	beq.n	804bf4a <LoRaMacParserData+0xb2>
 804bea0:	6801      	ldr	r1, [r0, #0]
 804bea2:	2900      	cmp	r1, #0
 804bea4:	d051      	beq.n	804bf4a <LoRaMacParserData+0xb2>
        return LORAMAC_PARSER_ERROR_NPE;
    }

    uint16_t bufItr = 0;

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 804bea6:	780b      	ldrb	r3, [r1, #0]
 804bea8:	7143      	strb	r3, [r0, #5]

    macMsg->FHDR.DevAddr = macMsg->Buffer[bufItr++];
 804beaa:	784b      	ldrb	r3, [r1, #1]
 804beac:	6083      	str	r3, [r0, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 804beae:	788a      	ldrb	r2, [r1, #2]
 804beb0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 804beb4:	6083      	str	r3, [r0, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 804beb6:	78ca      	ldrb	r2, [r1, #3]
 804beb8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 804bebc:	6083      	str	r3, [r0, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 804bebe:	790a      	ldrb	r2, [r1, #4]
 804bec0:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 804bec4:	6083      	str	r3, [r0, #8]

    macMsg->FHDR.FCtrl.Value = macMsg->Buffer[bufItr++];
 804bec6:	794b      	ldrb	r3, [r1, #5]
 804bec8:	7303      	strb	r3, [r0, #12]

    macMsg->FHDR.FCnt = macMsg->Buffer[bufItr++];
 804beca:	798b      	ldrb	r3, [r1, #6]
 804becc:	81c3      	strh	r3, [r0, #14]
    macMsg->FHDR.FCnt |= macMsg->Buffer[bufItr++] << 8;
 804bece:	79ca      	ldrb	r2, [r1, #7]
 804bed0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8

    if( macMsg->FHDR.FCtrl.Bits.FOptsLen <= 15 )
    {
        memcpy1( macMsg->FHDR.FOpts, &macMsg->Buffer[bufItr], macMsg->FHDR.FCtrl.Bits.FOptsLen );
 804bed4:	7b02      	ldrb	r2, [r0, #12]
    macMsg->FHDR.FCnt |= macMsg->Buffer[bufItr++] << 8;
 804bed6:	81c3      	strh	r3, [r0, #14]
        memcpy1( macMsg->FHDR.FOpts, &macMsg->Buffer[bufItr], macMsg->FHDR.FCtrl.Bits.FOptsLen );
 804bed8:	f002 020f 	and.w	r2, r2, #15
 804bedc:	3108      	adds	r1, #8
 804bede:	3010      	adds	r0, #16
 804bee0:	f001 ffc1 	bl	804de66 <memcpy1>
        bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 804bee4:	7b23      	ldrb	r3, [r4, #12]
    {
        return LORAMAC_PARSER_FAIL;
    }

    // Initialize anyway with zero.
    macMsg->FPort = 0;
 804bee6:	2200      	movs	r2, #0
        bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 804bee8:	f003 030f 	and.w	r3, r3, #15
    macMsg->FPort = 0;
 804beec:	f884 2020 	strb.w	r2, [r4, #32]
    macMsg->FRMPayloadSize = 0;
 804bef0:	f884 2028 	strb.w	r2, [r4, #40]	; 0x28

    if( ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE ) > 0 )
 804bef4:	7922      	ldrb	r2, [r4, #4]
        bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 804bef6:	f103 0008 	add.w	r0, r3, #8
    if( ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE ) > 0 )
 804befa:	1a11      	subs	r1, r2, r0
 804befc:	2904      	cmp	r1, #4
 804befe:	dd0d      	ble.n	804bf1c <LoRaMacParserData+0x84>
    {
        macMsg->FPort = macMsg->Buffer[bufItr++];
 804bf00:	6821      	ldr	r1, [r4, #0]
 804bf02:	3309      	adds	r3, #9

        macMsg->FRMPayloadSize = ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE );
 804bf04:	3a04      	subs	r2, #4
 804bf06:	1ad2      	subs	r2, r2, r3
        macMsg->FPort = macMsg->Buffer[bufItr++];
 804bf08:	5c08      	ldrb	r0, [r1, r0]
 804bf0a:	f884 0020 	strb.w	r0, [r4, #32]
        macMsg->FRMPayloadSize = ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE );
 804bf0e:	b2d2      	uxtb	r2, r2
 804bf10:	f884 2028 	strb.w	r2, [r4, #40]	; 0x28
        memcpy1( macMsg->FRMPayload, &macMsg->Buffer[bufItr], macMsg->FRMPayloadSize );
 804bf14:	4419      	add	r1, r3
 804bf16:	6a60      	ldr	r0, [r4, #36]	; 0x24
 804bf18:	f001 ffa5 	bl	804de66 <memcpy1>
        bufItr = bufItr + macMsg->FRMPayloadSize;
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE )];
 804bf1c:	7923      	ldrb	r3, [r4, #4]
 804bf1e:	6822      	ldr	r2, [r4, #0]
 804bf20:	441a      	add	r2, r3
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 1] << 8 );
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 2] << 16 );
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 3] << 24 );

    return LORAMAC_PARSER_SUCCESS;
 804bf22:	2000      	movs	r0, #0
    macMsg->MIC = ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE )];
 804bf24:	f812 3c04 	ldrb.w	r3, [r2, #-4]
 804bf28:	62e3      	str	r3, [r4, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 1] << 8 );
 804bf2a:	f812 1c03 	ldrb.w	r1, [r2, #-3]
 804bf2e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 804bf32:	62e3      	str	r3, [r4, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 2] << 16 );
 804bf34:	f812 1c02 	ldrb.w	r1, [r2, #-2]
 804bf38:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 804bf3c:	62e3      	str	r3, [r4, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 3] << 24 );
 804bf3e:	f812 2c01 	ldrb.w	r2, [r2, #-1]
 804bf42:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 804bf46:	62e3      	str	r3, [r4, #44]	; 0x2c
}
 804bf48:	bd10      	pop	{r4, pc}
        return LORAMAC_PARSER_ERROR_NPE;
 804bf4a:	2002      	movs	r0, #2
 804bf4c:	e7fc      	b.n	804bf48 <LoRaMacParserData+0xb0>

0804bf4e <LoRaMacSerializerJoinRequest>:
*/
#include "LoRaMacSerializer.h"
#include "utilities.h"

LoRaMacSerializerStatus_t LoRaMacSerializerJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
 804bf4e:	b538      	push	{r3, r4, r5, lr}
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 804bf50:	4604      	mov	r4, r0
 804bf52:	b360      	cbz	r0, 804bfae <LoRaMacSerializerJoinRequest+0x60>
 804bf54:	6803      	ldr	r3, [r0, #0]
 804bf56:	b353      	cbz	r3, 804bfae <LoRaMacSerializerJoinRequest+0x60>
    }

    uint16_t bufItr = 0;

    // Check macMsg->BufSize
    if( macMsg->BufSize < LORAMAC_JOIN_REQ_MSG_SIZE )
 804bf58:	7902      	ldrb	r2, [r0, #4]
 804bf5a:	2a16      	cmp	r2, #22
 804bf5c:	d929      	bls.n	804bfb2 <LoRaMacSerializerJoinRequest+0x64>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 804bf5e:	7942      	ldrb	r2, [r0, #5]
 804bf60:	701a      	strb	r2, [r3, #0]

    memcpyr( &macMsg->Buffer[bufItr], macMsg->JoinEUI, LORAMAC_JOIN_EUI_FIELD_SIZE );
 804bf62:	4605      	mov	r5, r0
 804bf64:	2208      	movs	r2, #8
 804bf66:	f855 0b0e 	ldr.w	r0, [r5], #14
 804bf6a:	1da1      	adds	r1, r4, #6
 804bf6c:	3001      	adds	r0, #1
 804bf6e:	f001 ff84 	bl	804de7a <memcpyr>
    bufItr += LORAMAC_JOIN_EUI_FIELD_SIZE;

    memcpyr( &macMsg->Buffer[bufItr], macMsg->DevEUI, LORAMAC_DEV_EUI_FIELD_SIZE );
 804bf72:	6820      	ldr	r0, [r4, #0]
 804bf74:	2208      	movs	r2, #8
 804bf76:	3009      	adds	r0, #9
 804bf78:	4629      	mov	r1, r5
 804bf7a:	f001 ff7e 	bl	804de7a <memcpyr>
    bufItr += LORAMAC_DEV_EUI_FIELD_SIZE;

    macMsg->Buffer[bufItr++] = macMsg->DevNonce & 0xFF;
 804bf7e:	6823      	ldr	r3, [r4, #0]
 804bf80:	8ae2      	ldrh	r2, [r4, #22]
 804bf82:	745a      	strb	r2, [r3, #17]
    macMsg->Buffer[bufItr++] = ( macMsg->DevNonce >> 8 ) & 0xFF;
 804bf84:	8ae3      	ldrh	r3, [r4, #22]
 804bf86:	6822      	ldr	r2, [r4, #0]
 804bf88:	0a1b      	lsrs	r3, r3, #8
 804bf8a:	7493      	strb	r3, [r2, #18]

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 804bf8c:	6823      	ldr	r3, [r4, #0]
 804bf8e:	69a2      	ldr	r2, [r4, #24]
 804bf90:	74da      	strb	r2, [r3, #19]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 804bf92:	69a3      	ldr	r3, [r4, #24]
 804bf94:	6822      	ldr	r2, [r4, #0]
 804bf96:	0a1b      	lsrs	r3, r3, #8
 804bf98:	7513      	strb	r3, [r2, #20]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 804bf9a:	6823      	ldr	r3, [r4, #0]
 804bf9c:	8b62      	ldrh	r2, [r4, #26]
 804bf9e:	755a      	strb	r2, [r3, #21]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 804bfa0:	6823      	ldr	r3, [r4, #0]
 804bfa2:	7ee2      	ldrb	r2, [r4, #27]
 804bfa4:	759a      	strb	r2, [r3, #22]

    macMsg->BufSize = bufItr;
 804bfa6:	2317      	movs	r3, #23
 804bfa8:	7123      	strb	r3, [r4, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 804bfaa:	2000      	movs	r0, #0
}
 804bfac:	bd38      	pop	{r3, r4, r5, pc}
        return LORAMAC_SERIALIZER_ERROR_NPE;
 804bfae:	2001      	movs	r0, #1
 804bfb0:	e7fc      	b.n	804bfac <LoRaMacSerializerJoinRequest+0x5e>
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 804bfb2:	2002      	movs	r0, #2
 804bfb4:	e7fa      	b.n	804bfac <LoRaMacSerializerJoinRequest+0x5e>

0804bfb6 <LoRaMacSerializerData>:

    return LORAMAC_SERIALIZER_SUCCESS;
}

LoRaMacSerializerStatus_t LoRaMacSerializerData( LoRaMacMessageData_t* macMsg )
{
 804bfb6:	b538      	push	{r3, r4, r5, lr}
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 804bfb8:	4604      	mov	r4, r0
 804bfba:	2800      	cmp	r0, #0
 804bfbc:	d063      	beq.n	804c086 <LoRaMacSerializerData+0xd0>
 804bfbe:	6801      	ldr	r1, [r0, #0]
 804bfc0:	2900      	cmp	r1, #0
 804bfc2:	d060      	beq.n	804c086 <LoRaMacSerializerData+0xd0>
    uint16_t computedBufSize =   LORAMAC_MHDR_FIELD_SIZE
                               + LORAMAC_FHDR_DEV_ADD_FIELD_SIZE
                               + LORAMAC_FHDR_F_CTRL_FIELD_SIZE
                               + LORAMAC_FHDR_F_CNT_FIELD_SIZE;

    computedBufSize += macMsg->FHDR.FCtrl.Bits.FOptsLen;
 804bfc4:	7b03      	ldrb	r3, [r0, #12]

    if( macMsg->FRMPayloadSize > 0 )
 804bfc6:	f890 2028 	ldrb.w	r2, [r0, #40]	; 0x28
    computedBufSize += macMsg->FHDR.FCtrl.Bits.FOptsLen;
 804bfca:	f003 030f 	and.w	r3, r3, #15
    if( macMsg->FRMPayloadSize > 0 )
 804bfce:	2a00      	cmp	r2, #0
 804bfd0:	d157      	bne.n	804c082 <LoRaMacSerializerData+0xcc>
    computedBufSize += macMsg->FHDR.FCtrl.Bits.FOptsLen;
 804bfd2:	3308      	adds	r3, #8
    {
        computedBufSize += LORAMAC_F_PORT_FIELD_SIZE;
    }

    computedBufSize += macMsg->FRMPayloadSize;
    computedBufSize += LORAMAC_MIC_FIELD_SIZE;
 804bfd4:	3204      	adds	r2, #4

    if( macMsg->BufSize < computedBufSize )
 804bfd6:	7920      	ldrb	r0, [r4, #4]
 804bfd8:	4413      	add	r3, r2
 804bfda:	4298      	cmp	r0, r3
 804bfdc:	d355      	bcc.n	804c08a <LoRaMacSerializerData+0xd4>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 804bfde:	7963      	ldrb	r3, [r4, #5]
 804bfe0:	700b      	strb	r3, [r1, #0]

    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr ) & 0xFF;
 804bfe2:	6823      	ldr	r3, [r4, #0]
 804bfe4:	68a2      	ldr	r2, [r4, #8]
 804bfe6:	705a      	strb	r2, [r3, #1]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 8 ) & 0xFF;
 804bfe8:	68a3      	ldr	r3, [r4, #8]
 804bfea:	6822      	ldr	r2, [r4, #0]
 804bfec:	0a1b      	lsrs	r3, r3, #8
 804bfee:	7093      	strb	r3, [r2, #2]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 16 ) & 0xFF;
 804bff0:	6823      	ldr	r3, [r4, #0]
 804bff2:	8962      	ldrh	r2, [r4, #10]
 804bff4:	70da      	strb	r2, [r3, #3]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 24 ) & 0xFF;
 804bff6:	6823      	ldr	r3, [r4, #0]
 804bff8:	7ae2      	ldrb	r2, [r4, #11]
 804bffa:	711a      	strb	r2, [r3, #4]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCtrl.Value;
 804bffc:	6823      	ldr	r3, [r4, #0]
 804bffe:	7b22      	ldrb	r2, [r4, #12]
 804c000:	715a      	strb	r2, [r3, #5]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCnt & 0xFF;
 804c002:	6823      	ldr	r3, [r4, #0]
 804c004:	89e2      	ldrh	r2, [r4, #14]
 804c006:	719a      	strb	r2, [r3, #6]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.FCnt >> 8 ) & 0xFF;
 804c008:	89e3      	ldrh	r3, [r4, #14]
 804c00a:	6822      	ldr	r2, [r4, #0]
 804c00c:	0a1b      	lsrs	r3, r3, #8
 804c00e:	71d3      	strb	r3, [r2, #7]

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FHDR.FOpts, macMsg->FHDR.FCtrl.Bits.FOptsLen );
 804c010:	7b22      	ldrb	r2, [r4, #12]
 804c012:	6820      	ldr	r0, [r4, #0]
 804c014:	f002 020f 	and.w	r2, r2, #15
 804c018:	f104 0110 	add.w	r1, r4, #16
 804c01c:	3008      	adds	r0, #8
 804c01e:	f001 ff22 	bl	804de66 <memcpy1>
    bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 804c022:	7b23      	ldrb	r3, [r4, #12]

    if( macMsg->FRMPayloadSize > 0 )
 804c024:	f894 2028 	ldrb.w	r2, [r4, #40]	; 0x28
    bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 804c028:	f003 030f 	and.w	r3, r3, #15
 804c02c:	f103 0508 	add.w	r5, r3, #8
    if( macMsg->FRMPayloadSize > 0 )
 804c030:	b12a      	cbz	r2, 804c03e <LoRaMacSerializerData+0x88>
    {
        macMsg->Buffer[bufItr++] = macMsg->FPort;
 804c032:	6822      	ldr	r2, [r4, #0]
 804c034:	f894 1020 	ldrb.w	r1, [r4, #32]
 804c038:	5551      	strb	r1, [r2, r5]
 804c03a:	f103 0509 	add.w	r5, r3, #9
    }

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FRMPayload, macMsg->FRMPayloadSize );
 804c03e:	6820      	ldr	r0, [r4, #0]
 804c040:	f894 2028 	ldrb.w	r2, [r4, #40]	; 0x28
 804c044:	6a61      	ldr	r1, [r4, #36]	; 0x24
 804c046:	4428      	add	r0, r5
 804c048:	f001 ff0d 	bl	804de66 <memcpy1>
    bufItr = bufItr + macMsg->FRMPayloadSize;
 804c04c:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 804c050:	6822      	ldr	r2, [r4, #0]
 804c052:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
    bufItr = bufItr + macMsg->FRMPayloadSize;
 804c054:	442b      	add	r3, r5
    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 804c056:	54d1      	strb	r1, [r2, r3]
 804c058:	1c5a      	adds	r2, r3, #1
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 804c05a:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 804c05c:	6820      	ldr	r0, [r4, #0]
 804c05e:	b292      	uxth	r2, r2
 804c060:	0a09      	lsrs	r1, r1, #8
 804c062:	5481      	strb	r1, [r0, r2]
 804c064:	1c9a      	adds	r2, r3, #2
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 804c066:	6821      	ldr	r1, [r4, #0]
 804c068:	8de0      	ldrh	r0, [r4, #46]	; 0x2e
 804c06a:	b292      	uxth	r2, r2
 804c06c:	5488      	strb	r0, [r1, r2]
 804c06e:	1cda      	adds	r2, r3, #3
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 804c070:	b292      	uxth	r2, r2
 804c072:	6821      	ldr	r1, [r4, #0]
 804c074:	f894 002f 	ldrb.w	r0, [r4, #47]	; 0x2f
 804c078:	5488      	strb	r0, [r1, r2]
 804c07a:	3304      	adds	r3, #4

    macMsg->BufSize = bufItr;
 804c07c:	7123      	strb	r3, [r4, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 804c07e:	2000      	movs	r0, #0
}
 804c080:	bd38      	pop	{r3, r4, r5, pc}
        computedBufSize += LORAMAC_F_PORT_FIELD_SIZE;
 804c082:	3309      	adds	r3, #9
 804c084:	e7a6      	b.n	804bfd4 <LoRaMacSerializerData+0x1e>
        return LORAMAC_SERIALIZER_ERROR_NPE;
 804c086:	2001      	movs	r0, #1
 804c088:	e7fa      	b.n	804c080 <LoRaMacSerializerData+0xca>
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 804c08a:	2002      	movs	r0, #2
 804c08c:	e7f8      	b.n	804c080 <LoRaMacSerializerData+0xca>

0804c08e <RegionIsActive>:
        default:
        {
            return false;
        }
    }
}
 804c08e:	1e43      	subs	r3, r0, #1
 804c090:	4258      	negs	r0, r3
 804c092:	4158      	adcs	r0, r3
 804c094:	4770      	bx	lr

0804c096 <RegionGetPhyParam>:

PhyParam_t RegionGetPhyParam( LoRaMacRegion_t region, GetPhyParams_t* getPhy )
{
    PhyParam_t phyParam = { 0 };
    switch( region )
 804c096:	2801      	cmp	r0, #1
{
 804c098:	b082      	sub	sp, #8
    switch( region )
 804c09a:	d103      	bne.n	804c0a4 <RegionGetPhyParam+0xe>
    {
        AS923_GET_PHY_PARAM( );
        AU915_GET_PHY_PARAM( );
 804c09c:	4608      	mov	r0, r1
        default:
        {
            return phyParam;
        }
    }
}
 804c09e:	b002      	add	sp, #8
        AU915_GET_PHY_PARAM( );
 804c0a0:	f000 b8d2 	b.w	804c248 <RegionAU915GetPhyParam>
}
 804c0a4:	2000      	movs	r0, #0
 804c0a6:	b002      	add	sp, #8
 804c0a8:	4770      	bx	lr

0804c0aa <RegionSetBandTxDone>:

void RegionSetBandTxDone( LoRaMacRegion_t region, SetBandTxDoneParams_t* txDone )
{
    switch( region )
 804c0aa:	2801      	cmp	r0, #1
 804c0ac:	d102      	bne.n	804c0b4 <RegionSetBandTxDone+0xa>
    {
        AS923_SET_BAND_TX_DONE( );
        AU915_SET_BAND_TX_DONE( );
 804c0ae:	4608      	mov	r0, r1
 804c0b0:	f000 b974 	b.w	804c39c <RegionAU915SetBandTxDone>
        default:
        {
            return;
        }
    }
}
 804c0b4:	4770      	bx	lr

0804c0b6 <RegionInitDefaults>:

void RegionInitDefaults( LoRaMacRegion_t region, InitDefaultsParams_t* params )
{
    switch( region )
 804c0b6:	2801      	cmp	r0, #1
 804c0b8:	d102      	bne.n	804c0c0 <RegionInitDefaults+0xa>
    {
        AS923_INIT_DEFAULTS( );
        AU915_INIT_DEFAULTS( );
 804c0ba:	4608      	mov	r0, r1
 804c0bc:	f000 b97e 	b.w	804c3bc <RegionAU915InitDefaults>
        default:
        {
            break;
        }
    }
}
 804c0c0:	4770      	bx	lr

0804c0c2 <RegionGetNvmCtx>:

void* RegionGetNvmCtx( LoRaMacRegion_t region, GetNvmCtxParams_t* params )
{
    switch( region )
 804c0c2:	2801      	cmp	r0, #1
 804c0c4:	d102      	bne.n	804c0cc <RegionGetNvmCtx+0xa>
    {
        AS923_GET_NVM_CTX( );
        AU915_GET_NVM_CTX( );
 804c0c6:	4608      	mov	r0, r1
 804c0c8:	f000 b9f4 	b.w	804c4b4 <RegionAU915GetNvmCtx>
        default:
        {
           return 0;
        }
    }
}
 804c0cc:	2000      	movs	r0, #0
 804c0ce:	4770      	bx	lr

0804c0d0 <RegionVerify>:

bool RegionVerify( LoRaMacRegion_t region, VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
    switch( region )
 804c0d0:	2801      	cmp	r0, #1
{
 804c0d2:	460b      	mov	r3, r1
    switch( region )
 804c0d4:	d103      	bne.n	804c0de <RegionVerify+0xe>
    {
        AS923_VERIFY( );
        AU915_VERIFY( );
 804c0d6:	4611      	mov	r1, r2
 804c0d8:	4618      	mov	r0, r3
 804c0da:	f000 b9f3 	b.w	804c4c4 <RegionAU915Verify>
        default:
        {
            return false;
        }
    }
}
 804c0de:	2000      	movs	r0, #0
 804c0e0:	4770      	bx	lr

0804c0e2 <RegionApplyCFList>:

void RegionApplyCFList( LoRaMacRegion_t region, ApplyCFListParams_t* applyCFList )
{
    switch( region )
 804c0e2:	2801      	cmp	r0, #1
 804c0e4:	d102      	bne.n	804c0ec <RegionApplyCFList+0xa>
    {
        AS923_APPLY_CF_LIST( );
        AU915_APPLY_CF_LIST( );
 804c0e6:	4608      	mov	r0, r1
 804c0e8:	f000 ba18 	b.w	804c51c <RegionAU915ApplyCFList>
        default:
        {
            break;
        }
    }
}
 804c0ec:	4770      	bx	lr

0804c0ee <RegionChanMaskSet>:

bool RegionChanMaskSet( LoRaMacRegion_t region, ChanMaskSetParams_t* chanMaskSet )
{
    switch( region )
 804c0ee:	2801      	cmp	r0, #1
 804c0f0:	d102      	bne.n	804c0f8 <RegionChanMaskSet+0xa>
    {
        AS923_CHAN_MASK_SET( );
        AU915_CHAN_MASK_SET( );
 804c0f2:	4608      	mov	r0, r1
 804c0f4:	f000 ba38 	b.w	804c568 <RegionAU915ChanMaskSet>
        default:
        {
            return false;
        }
    }
}
 804c0f8:	2000      	movs	r0, #0
 804c0fa:	4770      	bx	lr

0804c0fc <RegionComputeRxWindowParameters>:

void RegionComputeRxWindowParameters( LoRaMacRegion_t region, int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 804c0fc:	b410      	push	{r4}
    switch( region )
 804c0fe:	2801      	cmp	r0, #1
{
 804c100:	460c      	mov	r4, r1
 804c102:	4611      	mov	r1, r2
 804c104:	461a      	mov	r2, r3
 804c106:	9b01      	ldr	r3, [sp, #4]
    switch( region )
 804c108:	d104      	bne.n	804c114 <RegionComputeRxWindowParameters+0x18>
    {
        AS923_COMPUTE_RX_WINDOW_PARAMETERS( );
        AU915_COMPUTE_RX_WINDOW_PARAMETERS( );
 804c10a:	4620      	mov	r0, r4
        default:
        {
            break;
        }
    }
}
 804c10c:	f85d 4b04 	ldr.w	r4, [sp], #4
        AU915_COMPUTE_RX_WINDOW_PARAMETERS( );
 804c110:	f000 ba56 	b.w	804c5c0 <RegionAU915ComputeRxWindowParameters>
}
 804c114:	f85d 4b04 	ldr.w	r4, [sp], #4
 804c118:	4770      	bx	lr

0804c11a <RegionRxConfig>:

bool RegionRxConfig( LoRaMacRegion_t region, RxConfigParams_t* rxConfig, int8_t* datarate )
{
    switch( region )
 804c11a:	2801      	cmp	r0, #1
{
 804c11c:	460b      	mov	r3, r1
    switch( region )
 804c11e:	d103      	bne.n	804c128 <RegionRxConfig+0xe>
    {
        AS923_RX_CONFIG( );
        AU915_RX_CONFIG( );
 804c120:	4611      	mov	r1, r2
 804c122:	4618      	mov	r0, r3
 804c124:	f000 ba8e 	b.w	804c644 <RegionAU915RxConfig>
        default:
        {
            return false;
        }
    }
}
 804c128:	2000      	movs	r0, #0
 804c12a:	4770      	bx	lr

0804c12c <RegionTxConfig>:

bool RegionTxConfig( LoRaMacRegion_t region, TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
    switch( region )
 804c12c:	2801      	cmp	r0, #1
{
 804c12e:	b410      	push	{r4}
 804c130:	460c      	mov	r4, r1
 804c132:	4611      	mov	r1, r2
    switch( region )
 804c134:	d105      	bne.n	804c142 <RegionTxConfig+0x16>
    {
        AS923_TX_CONFIG( );
        AU915_TX_CONFIG( );
 804c136:	4620      	mov	r0, r4
 804c138:	461a      	mov	r2, r3
        default:
        {
            return false;
        }
    }
}
 804c13a:	f85d 4b04 	ldr.w	r4, [sp], #4
        AU915_TX_CONFIG( );
 804c13e:	f000 badb 	b.w	804c6f8 <RegionAU915TxConfig>
}
 804c142:	2000      	movs	r0, #0
 804c144:	f85d 4b04 	ldr.w	r4, [sp], #4
 804c148:	4770      	bx	lr

0804c14a <RegionLinkAdrReq>:

uint8_t RegionLinkAdrReq( LoRaMacRegion_t region, LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 804c14a:	b430      	push	{r4, r5}
    switch( region )
 804c14c:	2801      	cmp	r0, #1
{
 804c14e:	460c      	mov	r4, r1
 804c150:	4611      	mov	r1, r2
 804c152:	461a      	mov	r2, r3
 804c154:	e9dd 3502 	ldrd	r3, r5, [sp, #8]
    switch( region )
 804c158:	d104      	bne.n	804c164 <RegionLinkAdrReq+0x1a>
    {
        AS923_LINK_ADR_REQ( );
        AU915_LINK_ADR_REQ( );
 804c15a:	9502      	str	r5, [sp, #8]
 804c15c:	4620      	mov	r0, r4
        default:
        {
            return 0;
        }
    }
}
 804c15e:	bc30      	pop	{r4, r5}
        AU915_LINK_ADR_REQ( );
 804c160:	f000 bb46 	b.w	804c7f0 <RegionAU915LinkAdrReq>
}
 804c164:	2000      	movs	r0, #0
 804c166:	bc30      	pop	{r4, r5}
 804c168:	4770      	bx	lr

0804c16a <RegionRxParamSetupReq>:

uint8_t RegionRxParamSetupReq( LoRaMacRegion_t region, RxParamSetupReqParams_t* rxParamSetupReq )
{
    switch( region )
 804c16a:	2801      	cmp	r0, #1
 804c16c:	d102      	bne.n	804c174 <RegionRxParamSetupReq+0xa>
    {
        AS923_RX_PARAM_SETUP_REQ( );
        AU915_RX_PARAM_SETUP_REQ( );
 804c16e:	4608      	mov	r0, r1
 804c170:	f000 bc4a 	b.w	804ca08 <RegionAU915RxParamSetupReq>
        default:
        {
            return 0;
        }
    }
}
 804c174:	2000      	movs	r0, #0
 804c176:	4770      	bx	lr

0804c178 <RegionNewChannelReq>:

uint8_t RegionNewChannelReq( LoRaMacRegion_t region, NewChannelReqParams_t* newChannelReq )
{
    switch( region )
 804c178:	2801      	cmp	r0, #1
 804c17a:	d102      	bne.n	804c182 <RegionNewChannelReq+0xa>
    {
        AS923_NEW_CHANNEL_REQ( );
        AU915_NEW_CHANNEL_REQ( );
 804c17c:	4608      	mov	r0, r1
 804c17e:	f000 bc69 	b.w	804ca54 <RegionAU915NewChannelReq>
        default:
        {
            return 0;
        }
    }
}
 804c182:	2000      	movs	r0, #0
 804c184:	4770      	bx	lr

0804c186 <RegionTxParamSetupReq>:

int8_t RegionTxParamSetupReq( LoRaMacRegion_t region, TxParamSetupReqParams_t* txParamSetupReq )
{
    switch( region )
 804c186:	2801      	cmp	r0, #1
 804c188:	d102      	bne.n	804c190 <RegionTxParamSetupReq+0xa>
    {
        AS923_TX_PARAM_SETUP_REQ( );
        AU915_TX_PARAM_SETUP_REQ( );
 804c18a:	4608      	mov	r0, r1
 804c18c:	f000 bc64 	b.w	804ca58 <RegionAU915TxParamSetupReq>
        default:
        {
            return 0;
        }
    }
}
 804c190:	2000      	movs	r0, #0
 804c192:	4770      	bx	lr

0804c194 <RegionDlChannelReq>:

uint8_t RegionDlChannelReq( LoRaMacRegion_t region, DlChannelReqParams_t* dlChannelReq )
{
    switch( region )
 804c194:	2801      	cmp	r0, #1
 804c196:	d102      	bne.n	804c19e <RegionDlChannelReq+0xa>
    {
        AS923_DL_CHANNEL_REQ( );
        AU915_DL_CHANNEL_REQ( );
 804c198:	4608      	mov	r0, r1
 804c19a:	f000 bc5f 	b.w	804ca5c <RegionAU915DlChannelReq>
        default:
        {
            return 0;
        }
    }
}
 804c19e:	2000      	movs	r0, #0
 804c1a0:	4770      	bx	lr

0804c1a2 <RegionAlternateDr>:

int8_t RegionAlternateDr( LoRaMacRegion_t region, int8_t currentDr, AlternateDrType_t type )
{
    switch( region )
 804c1a2:	2801      	cmp	r0, #1
{
 804c1a4:	460b      	mov	r3, r1
    switch( region )
 804c1a6:	d103      	bne.n	804c1b0 <RegionAlternateDr+0xe>
    {
        AS923_ALTERNATE_DR( );
        AU915_ALTERNATE_DR( );
 804c1a8:	4611      	mov	r1, r2
 804c1aa:	4618      	mov	r0, r3
 804c1ac:	f000 bc58 	b.w	804ca60 <RegionAU915AlternateDr>
        default:
        {
            return 0;
        }
    }
}
 804c1b0:	2000      	movs	r0, #0
 804c1b2:	4770      	bx	lr

0804c1b4 <RegionCalcBackOff>:

void RegionCalcBackOff( LoRaMacRegion_t region, CalcBackOffParams_t* calcBackOff )
{
    switch( region )
 804c1b4:	2801      	cmp	r0, #1
 804c1b6:	d102      	bne.n	804c1be <RegionCalcBackOff+0xa>
    {
        AS923_CALC_BACKOFF( );
        AU915_CALC_BACKOFF( );
 804c1b8:	4608      	mov	r0, r1
 804c1ba:	f000 bc63 	b.w	804ca84 <RegionAU915CalcBackOff>
        default:
        {
            break;
        }
    }
}
 804c1be:	4770      	bx	lr

0804c1c0 <RegionNextChannel>:

LoRaMacStatus_t RegionNextChannel( LoRaMacRegion_t region, NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 804c1c0:	b410      	push	{r4}
    switch( region )
 804c1c2:	2801      	cmp	r0, #1
{
 804c1c4:	460c      	mov	r4, r1
 804c1c6:	4611      	mov	r1, r2
 804c1c8:	461a      	mov	r2, r3
 804c1ca:	9b01      	ldr	r3, [sp, #4]
    switch( region )
 804c1cc:	d104      	bne.n	804c1d8 <RegionNextChannel+0x18>
    {
        AS923_NEXT_CHANNEL( );
        AU915_NEXT_CHANNEL( );
 804c1ce:	4620      	mov	r0, r4
        default:
        {
            return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
        }
    }
}
 804c1d0:	f85d 4b04 	ldr.w	r4, [sp], #4
        AU915_NEXT_CHANNEL( );
 804c1d4:	f000 bc74 	b.w	804cac0 <RegionAU915NextChannel>
}
 804c1d8:	2009      	movs	r0, #9
 804c1da:	f85d 4b04 	ldr.w	r4, [sp], #4
 804c1de:	4770      	bx	lr

0804c1e0 <RegionSetContinuousWave>:
    }
}

void RegionSetContinuousWave( LoRaMacRegion_t region, ContinuousWaveParams_t* continuousWave )
{
    switch( region )
 804c1e0:	2801      	cmp	r0, #1
 804c1e2:	d102      	bne.n	804c1ea <RegionSetContinuousWave+0xa>
    {
        AS923_SET_CONTINUOUS_WAVE( );
        AU915_SET_CONTINUOUS_WAVE( );
 804c1e4:	4608      	mov	r0, r1
 804c1e6:	f000 bd0d 	b.w	804cc04 <RegionAU915SetContinuousWave>
        default:
        {
            break;
        }
    }
}
 804c1ea:	4770      	bx	lr

0804c1ec <RegionApplyDrOffset>:

uint8_t RegionApplyDrOffset( LoRaMacRegion_t region, uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
    switch( region )
 804c1ec:	2801      	cmp	r0, #1
{
 804c1ee:	b410      	push	{r4}
 804c1f0:	460c      	mov	r4, r1
 804c1f2:	4611      	mov	r1, r2
    switch( region )
 804c1f4:	d105      	bne.n	804c202 <RegionApplyDrOffset+0x16>
    {
        AS923_APPLY_DR_OFFSET( );
        AU915_APPLY_DR_OFFSET( );
 804c1f6:	4620      	mov	r0, r4
 804c1f8:	461a      	mov	r2, r3
        default:
        {
            return dr;
        }
    }
}
 804c1fa:	f85d 4b04 	ldr.w	r4, [sp], #4
        AU915_APPLY_DR_OFFSET( );
 804c1fe:	f000 bd25 	b.w	804cc4c <RegionAU915ApplyDrOffset>
}
 804c202:	b2d0      	uxtb	r0, r2
 804c204:	f85d 4b04 	ldr.w	r4, [sp], #4
 804c208:	4770      	bx	lr
	...

0804c20c <VerifyRfFreq>:
}

static bool VerifyRfFreq( uint32_t freq )
{
    // Check radio driver support
    if( Radio.CheckRfFrequency( freq ) == false )
 804c20c:	4b0a      	ldr	r3, [pc, #40]	; (804c238 <VerifyRfFreq+0x2c>)
{
 804c20e:	b510      	push	{r4, lr}
    if( Radio.CheckRfFrequency( freq ) == false )
 804c210:	6a9b      	ldr	r3, [r3, #40]	; 0x28
{
 804c212:	4604      	mov	r4, r0
    if( Radio.CheckRfFrequency( freq ) == false )
 804c214:	4798      	blx	r3
 804c216:	b170      	cbz	r0, 804c236 <VerifyRfFreq+0x2a>
    {
        return false;
    }

    // Rx frequencies
    if( ( freq < AU915_FIRST_RX1_CHANNEL ) ||
 804c218:	4b08      	ldr	r3, [pc, #32]	; (804c23c <VerifyRfFreq+0x30>)
 804c21a:	4a09      	ldr	r2, [pc, #36]	; (804c240 <VerifyRfFreq+0x34>)
 804c21c:	4423      	add	r3, r4
 804c21e:	4293      	cmp	r3, r2
        ( freq > AU915_LAST_RX1_CHANNEL ) ||
        ( ( ( freq - ( uint32_t ) AU915_FIRST_RX1_CHANNEL ) % ( uint32_t ) AU915_STEPWIDTH_RX1_CHANNEL ) != 0 ) )
 804c220:	bf9f      	itttt	ls
 804c222:	4a08      	ldrls	r2, [pc, #32]	; (804c244 <VerifyRfFreq+0x38>)
 804c224:	fbb3 f0f2 	udivls	r0, r3, r2
 804c228:	fb02 3010 	mlsls	r0, r2, r0, r3
        ( freq > AU915_LAST_RX1_CHANNEL ) ||
 804c22c:	fab0 f080 	clzls	r0, r0
 804c230:	bf94      	ite	ls
 804c232:	0940      	lsrls	r0, r0, #5
        return false;
 804c234:	2000      	movhi	r0, #0
    if( ( freq < 915200000 ) ||  ( freq > 927800000 ) )
    {
        return false;
    }
    return true;
}
 804c236:	bd10      	pop	{r4, pc}
 804c238:	080518f8 	.word	0x080518f8
 804c23c:	c8f78f60 	.word	0xc8f78f60
 804c240:	00401640 	.word	0x00401640
 804c244:	000927c0 	.word	0x000927c0

0804c248 <RegionAU915GetPhyParam>:
    *delayTx = delayTransmission;
    return nbEnabledChannels;
}

PhyParam_t RegionAU915GetPhyParam( GetPhyParams_t* getPhy )
{
 804c248:	b507      	push	{r0, r1, r2, lr}
    PhyParam_t phyParam = { 0 };
 804c24a:	2300      	movs	r3, #0
 804c24c:	9300      	str	r3, [sp, #0]

    switch( getPhy->Attribute )
 804c24e:	7803      	ldrb	r3, [r0, #0]
 804c250:	3b01      	subs	r3, #1
 804c252:	2b34      	cmp	r3, #52	; 0x34
 804c254:	d832      	bhi.n	804c2bc <RegionAU915GetPhyParam+0x74>
 804c256:	e8df f003 	tbb	[pc, r3]
 804c25a:	1f1b      	.short	0x1f1b
 804c25c:	21313131 	.word	0x21313131
 804c260:	31313131 	.word	0x31313131
 804c264:	4d43413f 	.word	0x4d43413f
 804c268:	5e5b5831 	.word	0x5e5b5831
 804c26c:	6a676461 	.word	0x6a676461
 804c270:	751d7331 	.word	0x751d7331
 804c274:	7d7b7977 	.word	0x7d7b7977
 804c278:	24827f31 	.word	0x24827f31
 804c27c:	31313131 	.word	0x31313131
 804c280:	31313131 	.word	0x31313131
 804c284:	31313131 	.word	0x31313131
 804c288:	1d843131 	.word	0x1d843131
 804c28c:	1d8c      	.short	0x1d8c
 804c28e:	1d          	.byte	0x1d
 804c28f:	00          	.byte	0x00
    {
        case PHY_MIN_RX_DR:
        {
            if( getPhy->DownlinkDwellTime == 0)
 804c290:	78c3      	ldrb	r3, [r0, #3]
 804c292:	b91b      	cbnz	r3, 804c29c <RegionAU915GetPhyParam+0x54>
            phyParam.Value = AU915_RX_WND_2_FREQ;
            break;
        }
        case PHY_DEF_RX2_DR:
        {
            phyParam.Value = AU915_RX_WND_2_DR;
 804c294:	2308      	movs	r3, #8
 804c296:	e002      	b.n	804c29e <RegionAU915GetPhyParam+0x56>
            if( getPhy->UplinkDwellTime == 0)
 804c298:	7883      	ldrb	r3, [r0, #2]
 804c29a:	b17b      	cbz	r3, 804c2bc <RegionAU915GetPhyParam+0x74>
            phyParam.Value = AU915_DEFAULT_DATARATE;
 804c29c:	2302      	movs	r3, #2
            phyParam.Value = AU915_BEACON_CHANNEL_DR;
            break;
        }
        case PHY_BEACON_CHANNEL_STEPWIDTH:
        {
            phyParam.Value = AU915_BEACON_CHANNEL_STEPWIDTH;
 804c29e:	9300      	str	r3, [sp, #0]
            break;
 804c2a0:	e00c      	b.n	804c2bc <RegionAU915GetPhyParam+0x74>
            if( getPhy->UplinkDwellTime == 0)
 804c2a2:	7882      	ldrb	r2, [r0, #2]
 804c2a4:	f990 3001 	ldrsb.w	r3, [r0, #1]
 804c2a8:	b962      	cbnz	r2, 804c2c4 <RegionAU915GetPhyParam+0x7c>
    if( dr == minDr )
 804c2aa:	b12b      	cbz	r3, 804c2b8 <RegionAU915GetPhyParam+0x70>
    else if( dr == DR_8 )
 804c2ac:	2b08      	cmp	r3, #8
        nextLowerDr = dr - 1;
 804c2ae:	bf1a      	itte	ne
 804c2b0:	f103 33ff 	addne.w	r3, r3, #4294967295
 804c2b4:	b2da      	uxtbne	r2, r3
        nextLowerDr = DR_6;
 804c2b6:	2206      	moveq	r2, #6
                phyParam.Value = GetNextLowerTxDr( getPhy->Datarate, AU915_TX_MIN_DATARATE );
 804c2b8:	b252      	sxtb	r2, r2
 804c2ba:	9200      	str	r2, [sp, #0]
            break;
        }
    }

    return phyParam;
}
 804c2bc:	9800      	ldr	r0, [sp, #0]
 804c2be:	b003      	add	sp, #12
 804c2c0:	f85d fb04 	ldr.w	pc, [sp], #4
    if( dr == minDr )
 804c2c4:	2b02      	cmp	r3, #2
 804c2c6:	d005      	beq.n	804c2d4 <RegionAU915GetPhyParam+0x8c>
    else if( dr == DR_8 )
 804c2c8:	2b08      	cmp	r3, #8
        nextLowerDr = dr - 1;
 804c2ca:	bf1a      	itte	ne
 804c2cc:	f103 33ff 	addne.w	r3, r3, #4294967295
 804c2d0:	b2db      	uxtbne	r3, r3
        nextLowerDr = DR_6;
 804c2d2:	2306      	moveq	r3, #6
                phyParam.Value = GetNextLowerTxDr( getPhy->Datarate, AU915_DWELL_LIMIT_DATARATE );
 804c2d4:	b25b      	sxtb	r3, r3
 804c2d6:	e7e2      	b.n	804c29e <RegionAU915GetPhyParam+0x56>
            phyParam.Value = AU915_ADR_ACK_LIMIT;
 804c2d8:	2340      	movs	r3, #64	; 0x40
 804c2da:	e7e0      	b.n	804c29e <RegionAU915GetPhyParam+0x56>
            phyParam.Value = AU915_ADR_ACK_DELAY;
 804c2dc:	2320      	movs	r3, #32
 804c2de:	e7de      	b.n	804c29e <RegionAU915GetPhyParam+0x56>
            if( getPhy->UplinkDwellTime == 0 )
 804c2e0:	7881      	ldrb	r1, [r0, #2]
 804c2e2:	f990 2001 	ldrsb.w	r2, [r0, #1]
 804c2e6:	4b24      	ldr	r3, [pc, #144]	; (804c378 <RegionAU915GetPhyParam+0x130>)
 804c2e8:	b909      	cbnz	r1, 804c2ee <RegionAU915GetPhyParam+0xa6>
                phyParam.Value = MaxPayloadOfDatarateDwell0AU915[getPhy->Datarate];
 804c2ea:	5c9b      	ldrb	r3, [r3, r2]
 804c2ec:	e7d7      	b.n	804c29e <RegionAU915GetPhyParam+0x56>
                phyParam.Value = MaxPayloadOfDatarateDwell1AU915[getPhy->Datarate];
 804c2ee:	4413      	add	r3, r2
 804c2f0:	7b9b      	ldrb	r3, [r3, #14]
 804c2f2:	e7d4      	b.n	804c29e <RegionAU915GetPhyParam+0x56>
 804c2f4:	f990 2001 	ldrsb.w	r2, [r0, #1]
 804c2f8:	4b1f      	ldr	r3, [pc, #124]	; (804c378 <RegionAU915GetPhyParam+0x130>)
            if( getPhy->UplinkDwellTime == 0)
 804c2fa:	7881      	ldrb	r1, [r0, #2]
                phyParam.Value = MaxPayloadOfDatarateRepeaterDwell0AU915[getPhy->Datarate];
 804c2fc:	4413      	add	r3, r2
            if( getPhy->UplinkDwellTime == 0)
 804c2fe:	b909      	cbnz	r1, 804c304 <RegionAU915GetPhyParam+0xbc>
                phyParam.Value = MaxPayloadOfDatarateRepeaterDwell0AU915[getPhy->Datarate];
 804c300:	7f1b      	ldrb	r3, [r3, #28]
 804c302:	e7cc      	b.n	804c29e <RegionAU915GetPhyParam+0x56>
                phyParam.Value = MaxPayloadOfDatarateRepeaterDwell1AU915[getPhy->Datarate];
 804c304:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 804c308:	e7c9      	b.n	804c29e <RegionAU915GetPhyParam+0x56>
            phyParam.Value = AU915_MAX_RX_WINDOW;
 804c30a:	f640 33b8 	movw	r3, #3000	; 0xbb8
 804c30e:	e7c6      	b.n	804c29e <RegionAU915GetPhyParam+0x56>
            phyParam.Value = AU915_RECEIVE_DELAY1;
 804c310:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 804c314:	e7c3      	b.n	804c29e <RegionAU915GetPhyParam+0x56>
            phyParam.Value = AU915_RECEIVE_DELAY2;
 804c316:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 804c31a:	e7c0      	b.n	804c29e <RegionAU915GetPhyParam+0x56>
            phyParam.Value = AU915_JOIN_ACCEPT_DELAY1;
 804c31c:	f241 3388 	movw	r3, #5000	; 0x1388
 804c320:	e7bd      	b.n	804c29e <RegionAU915GetPhyParam+0x56>
            phyParam.Value = AU915_JOIN_ACCEPT_DELAY2;
 804c322:	f241 7370 	movw	r3, #6000	; 0x1770
 804c326:	e7ba      	b.n	804c29e <RegionAU915GetPhyParam+0x56>
            phyParam.Value = AU915_MAX_FCNT_GAP;
 804c328:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 804c32c:	e7b7      	b.n	804c29e <RegionAU915GetPhyParam+0x56>
            phyParam.Value = ( AU915_ACKTIMEOUT + randr( -AU915_ACK_TIMEOUT_RND, AU915_ACK_TIMEOUT_RND ) );
 804c32e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 804c332:	4812      	ldr	r0, [pc, #72]	; (804c37c <RegionAU915GetPhyParam+0x134>)
 804c334:	f001 fd8a 	bl	804de4c <randr>
 804c338:	f500 60fa 	add.w	r0, r0, #2000	; 0x7d0
 804c33c:	9000      	str	r0, [sp, #0]
            break;
 804c33e:	e7bd      	b.n	804c2bc <RegionAU915GetPhyParam+0x74>
            phyParam.Value = AU915_RX_WND_2_FREQ;
 804c340:	4b0f      	ldr	r3, [pc, #60]	; (804c380 <RegionAU915GetPhyParam+0x138>)
 804c342:	e7ac      	b.n	804c29e <RegionAU915GetPhyParam+0x56>
            phyParam.ChannelsMask = NvmCtx.ChannelsMask;
 804c344:	4b0f      	ldr	r3, [pc, #60]	; (804c384 <RegionAU915GetPhyParam+0x13c>)
 804c346:	e7aa      	b.n	804c29e <RegionAU915GetPhyParam+0x56>
            phyParam.ChannelsMask = NvmCtx.ChannelsDefaultMask;
 804c348:	4b0f      	ldr	r3, [pc, #60]	; (804c388 <RegionAU915GetPhyParam+0x140>)
 804c34a:	e7a8      	b.n	804c29e <RegionAU915GetPhyParam+0x56>
            phyParam.Value = AU915_MAX_NB_CHANNELS;
 804c34c:	2348      	movs	r3, #72	; 0x48
 804c34e:	e7a6      	b.n	804c29e <RegionAU915GetPhyParam+0x56>
            phyParam.Channels = NvmCtx.Channels;
 804c350:	4b0e      	ldr	r3, [pc, #56]	; (804c38c <RegionAU915GetPhyParam+0x144>)
 804c352:	e7a4      	b.n	804c29e <RegionAU915GetPhyParam+0x56>
            phyParam.Value = AU915_DEFAULT_UPLINK_DWELL_TIME;
 804c354:	2301      	movs	r3, #1
 804c356:	e7a2      	b.n	804c29e <RegionAU915GetPhyParam+0x56>
            phyParam.fValue = AU915_DEFAULT_MAX_EIRP;
 804c358:	4b0d      	ldr	r3, [pc, #52]	; (804c390 <RegionAU915GetPhyParam+0x148>)
            phyParam.fValue = AU915_DEFAULT_ANTENNA_GAIN;
 804c35a:	9300      	str	r3, [sp, #0]
            break;
 804c35c:	e7ae      	b.n	804c2bc <RegionAU915GetPhyParam+0x74>
            phyParam.fValue = AU915_DEFAULT_ANTENNA_GAIN;
 804c35e:	4b0d      	ldr	r3, [pc, #52]	; (804c394 <RegionAU915GetPhyParam+0x14c>)
 804c360:	e7fb      	b.n	804c35a <RegionAU915GetPhyParam+0x112>
            phyParam.BeaconFormat.BeaconSize = AU915_BEACON_SIZE;
 804c362:	f240 3313 	movw	r3, #787	; 0x313
 804c366:	f8ad 3000 	strh.w	r3, [sp]
            phyParam.BeaconFormat.Rfu1Size = AU915_RFU1_SIZE;
 804c36a:	2301      	movs	r3, #1
 804c36c:	f88d 3002 	strb.w	r3, [sp, #2]
            break;
 804c370:	e7a4      	b.n	804c2bc <RegionAU915GetPhyParam+0x74>
            phyParam.Value = AU915_BEACON_CHANNEL_STEPWIDTH;
 804c372:	4b09      	ldr	r3, [pc, #36]	; (804c398 <RegionAU915GetPhyParam+0x150>)
 804c374:	e793      	b.n	804c29e <RegionAU915GetPhyParam+0x56>
 804c376:	bf00      	nop
 804c378:	08051cb0 	.word	0x08051cb0
 804c37c:	fffffc18 	.word	0xfffffc18
 804c380:	370870a0 	.word	0x370870a0
 804c384:	2000ddd8 	.word	0x2000ddd8
 804c388:	2000ddf0 	.word	0x2000ddf0
 804c38c:	2000da68 	.word	0x2000da68
 804c390:	41f00000 	.word	0x41f00000
 804c394:	3e19999a 	.word	0x3e19999a
 804c398:	000927c0 	.word	0x000927c0

0804c39c <RegionAU915SetBandTxDone>:

void RegionAU915SetBandTxDone( SetBandTxDoneParams_t* txDone )
{
    RegionCommonSetBandTxDone( txDone->Joined, &NvmCtx.Bands[NvmCtx.Channels[txDone->Channel].Band], txDone->LastTxDoneTime );
 804c39c:	4906      	ldr	r1, [pc, #24]	; (804c3b8 <RegionAU915SetBandTxDone+0x1c>)
 804c39e:	7803      	ldrb	r3, [r0, #0]
 804c3a0:	220c      	movs	r2, #12
 804c3a2:	fb02 1303 	mla	r3, r2, r3, r1
 804c3a6:	6842      	ldr	r2, [r0, #4]
 804c3a8:	7a5b      	ldrb	r3, [r3, #9]
 804c3aa:	7840      	ldrb	r0, [r0, #1]
 804c3ac:	3336      	adds	r3, #54	; 0x36
 804c3ae:	eb01 1103 	add.w	r1, r1, r3, lsl #4
 804c3b2:	f000 bcf1 	b.w	804cd98 <RegionCommonSetBandTxDone>
 804c3b6:	bf00      	nop
 804c3b8:	2000da68 	.word	0x2000da68

0804c3bc <RegionAU915InitDefaults>:
}

void RegionAU915InitDefaults( InitDefaultsParams_t* params )
{
 804c3bc:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
    Band_t bands[AU915_MAX_NB_BANDS] =
 804c3be:	2301      	movs	r3, #1
 804c3c0:	f8ad 3000 	strh.w	r3, [sp]
    {
        AU915_BAND0
    };

    switch( params->Type )
 804c3c4:	7903      	ldrb	r3, [r0, #4]
    Band_t bands[AU915_MAX_NB_BANDS] =
 804c3c6:	2400      	movs	r4, #0
    switch( params->Type )
 804c3c8:	2b01      	cmp	r3, #1
    Band_t bands[AU915_MAX_NB_BANDS] =
 804c3ca:	f88d 4002 	strb.w	r4, [sp, #2]
 804c3ce:	e9cd 4401 	strd	r4, r4, [sp, #4]
 804c3d2:	9403      	str	r4, [sp, #12]
    switch( params->Type )
 804c3d4:	d049      	beq.n	804c46a <RegionAU915InitDefaults+0xae>
 804c3d6:	d303      	bcc.n	804c3e0 <RegionAU915InitDefaults+0x24>
 804c3d8:	2b02      	cmp	r3, #2
 804c3da:	d03d      	beq.n	804c458 <RegionAU915InitDefaults+0x9c>
        default:
        {
            break;
        }
    }
}
 804c3dc:	b004      	add	sp, #16
 804c3de:	bd70      	pop	{r4, r5, r6, pc}
            memcpy1( ( uint8_t* )NvmCtx.Bands, ( uint8_t* )bands, sizeof( Band_t ) * AU915_MAX_NB_BANDS );
 804c3e0:	2210      	movs	r2, #16
 804c3e2:	4669      	mov	r1, sp
 804c3e4:	482a      	ldr	r0, [pc, #168]	; (804c490 <RegionAU915InitDefaults+0xd4>)
            for( uint8_t i = 0; i < AU915_MAX_NB_CHANNELS - 8; i++ )
 804c3e6:	4d2b      	ldr	r5, [pc, #172]	; (804c494 <RegionAU915InitDefaults+0xd8>)
            memcpy1( ( uint8_t* )NvmCtx.Bands, ( uint8_t* )bands, sizeof( Band_t ) * AU915_MAX_NB_BANDS );
 804c3e8:	f001 fd3d 	bl	804de66 <memcpy1>
 804c3ec:	4b2a      	ldr	r3, [pc, #168]	; (804c498 <RegionAU915InitDefaults+0xdc>)
 804c3ee:	4a2b      	ldr	r2, [pc, #172]	; (804c49c <RegionAU915InitDefaults+0xe0>)
 804c3f0:	4619      	mov	r1, r3
 804c3f2:	4618      	mov	r0, r3
                NvmCtx.Channels[i].DrRange.Value = ( DR_5 << 4 ) | DR_0;
 804c3f4:	2650      	movs	r6, #80	; 0x50
                NvmCtx.Channels[i].Frequency = 915200000 + i * 200000;
 804c3f6:	600a      	str	r2, [r1, #0]
 804c3f8:	f502 3243 	add.w	r2, r2, #199680	; 0x30c00
 804c3fc:	f502 72a0 	add.w	r2, r2, #320	; 0x140
            for( uint8_t i = 0; i < AU915_MAX_NB_CHANNELS - 8; i++ )
 804c400:	42aa      	cmp	r2, r5
                NvmCtx.Channels[i].DrRange.Value = ( DR_5 << 4 ) | DR_0;
 804c402:	720e      	strb	r6, [r1, #8]
                NvmCtx.Channels[i].Band = 0;
 804c404:	724c      	strb	r4, [r1, #9]
 804c406:	f101 010c 	add.w	r1, r1, #12
            for( uint8_t i = 0; i < AU915_MAX_NB_CHANNELS - 8; i++ )
 804c40a:	d1f4      	bne.n	804c3f6 <RegionAU915InitDefaults+0x3a>
 804c40c:	4a24      	ldr	r2, [pc, #144]	; (804c4a0 <RegionAU915InitDefaults+0xe4>)
            for( uint8_t i = AU915_MAX_NB_CHANNELS - 8; i < AU915_MAX_NB_CHANNELS; i++ )
 804c40e:	4c25      	ldr	r4, [pc, #148]	; (804c4a4 <RegionAU915InitDefaults+0xe8>)
                NvmCtx.Channels[i].DrRange.Value = ( DR_6 << 4 ) | DR_6;
 804c410:	2566      	movs	r5, #102	; 0x66
                NvmCtx.Channels[i].Band = 0;
 804c412:	2100      	movs	r1, #0
                NvmCtx.Channels[i].Frequency = 915900000 + ( i - ( AU915_MAX_NB_CHANNELS - 8 ) ) * 1600000;
 804c414:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
 804c418:	f502 12c3 	add.w	r2, r2, #1597440	; 0x186000
 804c41c:	f502 6220 	add.w	r2, r2, #2560	; 0xa00
            for( uint8_t i = AU915_MAX_NB_CHANNELS - 8; i < AU915_MAX_NB_CHANNELS; i++ )
 804c420:	42a2      	cmp	r2, r4
                NvmCtx.Channels[i].DrRange.Value = ( DR_6 << 4 ) | DR_6;
 804c422:	f883 5308 	strb.w	r5, [r3, #776]	; 0x308
                NvmCtx.Channels[i].Band = 0;
 804c426:	f883 1309 	strb.w	r1, [r3, #777]	; 0x309
 804c42a:	f103 030c 	add.w	r3, r3, #12
            for( uint8_t i = AU915_MAX_NB_CHANNELS - 8; i < AU915_MAX_NB_CHANNELS; i++ )
 804c42e:	d1f1      	bne.n	804c414 <RegionAU915InitDefaults+0x58>
            NvmCtx.ChannelsDefaultMask[1] = 0x0000;
 804c430:	f8c0 138c 	str.w	r1, [r0, #908]	; 0x38c
            NvmCtx.ChannelsDefaultMask[3] = 0x0000;
 804c434:	f8c0 1390 	str.w	r1, [r0, #912]	; 0x390
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, NvmCtx.ChannelsDefaultMask, 6 );
 804c438:	491b      	ldr	r1, [pc, #108]	; (804c4a8 <RegionAU915InitDefaults+0xec>)
            NvmCtx.ChannelsDefaultMask[0] = 0x0001;
 804c43a:	2301      	movs	r3, #1
 804c43c:	f8c0 3388 	str.w	r3, [r0, #904]	; 0x388
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, NvmCtx.ChannelsDefaultMask, 6 );
 804c440:	2206      	movs	r2, #6
 804c442:	f1a1 0018 	sub.w	r0, r1, #24
 804c446:	f000 fc98 	bl	804cd7a <RegionCommonChanMaskCopy>
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMaskRemaining, NvmCtx.ChannelsMask, 6 );
 804c44a:	4918      	ldr	r1, [pc, #96]	; (804c4ac <RegionAU915InitDefaults+0xf0>)
 804c44c:	2206      	movs	r2, #6
 804c44e:	f101 000c 	add.w	r0, r1, #12
 804c452:	f000 fc92 	bl	804cd7a <RegionCommonChanMaskCopy>
            break;
 804c456:	e7c1      	b.n	804c3dc <RegionAU915InitDefaults+0x20>
            if( params->NvmCtx != 0 )
 804c458:	6801      	ldr	r1, [r0, #0]
 804c45a:	2900      	cmp	r1, #0
 804c45c:	d0be      	beq.n	804c3dc <RegionAU915InitDefaults+0x20>
                memcpy1( (uint8_t*) &NvmCtx, (uint8_t*) params->NvmCtx, sizeof( NvmCtx ) );
 804c45e:	f44f 7265 	mov.w	r2, #916	; 0x394
 804c462:	480d      	ldr	r0, [pc, #52]	; (804c498 <RegionAU915InitDefaults+0xdc>)
 804c464:	f001 fcff 	bl	804de66 <memcpy1>
 804c468:	e7b8      	b.n	804c3dc <RegionAU915InitDefaults+0x20>
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, NvmCtx.ChannelsDefaultMask, 6 );
 804c46a:	490f      	ldr	r1, [pc, #60]	; (804c4a8 <RegionAU915InitDefaults+0xec>)
 804c46c:	2206      	movs	r2, #6
 804c46e:	f1a1 0018 	sub.w	r0, r1, #24
 804c472:	f000 fc82 	bl	804cd7a <RegionCommonChanMaskCopy>
 804c476:	4b0e      	ldr	r3, [pc, #56]	; (804c4b0 <RegionAU915InitDefaults+0xf4>)
 804c478:	f103 010c 	add.w	r1, r3, #12
                NvmCtx.ChannelsMaskRemaining[i] &= NvmCtx.ChannelsMask[i];
 804c47c:	881a      	ldrh	r2, [r3, #0]
 804c47e:	f833 0c0c 	ldrh.w	r0, [r3, #-12]
 804c482:	4002      	ands	r2, r0
 804c484:	f823 2b02 	strh.w	r2, [r3], #2
            for( uint8_t i = 0; i < 6; i++ )
 804c488:	428b      	cmp	r3, r1
 804c48a:	d1f7      	bne.n	804c47c <RegionAU915InitDefaults+0xc0>
 804c48c:	e7a6      	b.n	804c3dc <RegionAU915InitDefaults+0x20>
 804c48e:	bf00      	nop
 804c490:	2000ddc8 	.word	0x2000ddc8
 804c494:	37502800 	.word	0x37502800
 804c498:	2000da68 	.word	0x2000da68
 804c49c:	368cd800 	.word	0x368cd800
 804c4a0:	36978660 	.word	0x36978660
 804c4a4:	375ad660 	.word	0x375ad660
 804c4a8:	2000ddf0 	.word	0x2000ddf0
 804c4ac:	2000ddd8 	.word	0x2000ddd8
 804c4b0:	2000dde4 	.word	0x2000dde4

0804c4b4 <RegionAU915GetNvmCtx>:

void* RegionAU915GetNvmCtx( GetNvmCtxParams_t* params )
{
    params->nvmCtxSize = sizeof( RegionAU915NvmCtx_t );
 804c4b4:	f44f 7365 	mov.w	r3, #916	; 0x394
 804c4b8:	6003      	str	r3, [r0, #0]
    return &NvmCtx;
}
 804c4ba:	4801      	ldr	r0, [pc, #4]	; (804c4c0 <RegionAU915GetNvmCtx+0xc>)
 804c4bc:	4770      	bx	lr
 804c4be:	bf00      	nop
 804c4c0:	2000da68 	.word	0x2000da68

0804c4c4 <RegionAU915Verify>:

bool RegionAU915Verify( VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 804c4c4:	b508      	push	{r3, lr}
 804c4c6:	4603      	mov	r3, r0
    switch( phyAttribute )
 804c4c8:	290a      	cmp	r1, #10
 804c4ca:	d825      	bhi.n	804c518 <RegionAU915Verify+0x54>
 804c4cc:	e8df f001 	tbb	[pc, r1]
 804c4d0:	24242406 	.word	0x24242406
 804c4d4:	160b0b24 	.word	0x160b0b24
 804c4d8:	1f24      	.short	0x1f24
 804c4da:	1f          	.byte	0x1f
 804c4db:	00          	.byte	0x00
    {
        case PHY_FREQUENCY:
        {
            return VerifyRfFreq( verify->Frequency );
 804c4dc:	6800      	ldr	r0, [r0, #0]
            return AU915_DUTY_CYCLE_ENABLED;
        }
        default:
            return false;
    }
}
 804c4de:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
            return VerifyRfFreq( verify->Frequency );
 804c4e2:	f7ff be93 	b.w	804c20c <VerifyRfFreq>
            if( verify->DatarateParams.UplinkDwellTime == 0 )
 804c4e6:	7899      	ldrb	r1, [r3, #2]
 804c4e8:	f990 0000 	ldrsb.w	r0, [r0]
                return RegionCommonValueInRange( verify->DatarateParams.Datarate, AU915_TX_MIN_DATARATE, AU915_TX_MAX_DATARATE );
 804c4ec:	220d      	movs	r2, #13
            if( verify->DatarateParams.UplinkDwellTime == 0 )
 804c4ee:	b961      	cbnz	r1, 804c50a <RegionAU915Verify+0x46>
            return RegionCommonValueInRange( verify->TxPower, AU915_MAX_TX_POWER, AU915_MIN_TX_POWER );
 804c4f0:	f000 fc03 	bl	804ccfa <RegionCommonValueInRange>
 804c4f4:	3000      	adds	r0, #0
 804c4f6:	bf18      	it	ne
 804c4f8:	2001      	movne	r0, #1
}
 804c4fa:	bd08      	pop	{r3, pc}
            if( verify->DatarateParams.UplinkDwellTime == 0 )
 804c4fc:	789b      	ldrb	r3, [r3, #2]
 804c4fe:	f990 0000 	ldrsb.w	r0, [r0]
                return RegionCommonValueInRange( verify->DatarateParams.Datarate, AU915_RX_MIN_DATARATE, AU915_RX_MAX_DATARATE );
 804c502:	220d      	movs	r2, #13
            if( verify->DatarateParams.UplinkDwellTime == 0 )
 804c504:	b90b      	cbnz	r3, 804c50a <RegionAU915Verify+0x46>
                return RegionCommonValueInRange( verify->DatarateParams.Datarate, AU915_RX_MIN_DATARATE, AU915_RX_MAX_DATARATE );
 804c506:	2108      	movs	r1, #8
 804c508:	e7f2      	b.n	804c4f0 <RegionAU915Verify+0x2c>
                return RegionCommonValueInRange( verify->DatarateParams.Datarate, AU915_DWELL_LIMIT_DATARATE, AU915_RX_MAX_DATARATE );
 804c50a:	2102      	movs	r1, #2
 804c50c:	e7f0      	b.n	804c4f0 <RegionAU915Verify+0x2c>
            return RegionCommonValueInRange( verify->TxPower, AU915_MAX_TX_POWER, AU915_MIN_TX_POWER );
 804c50e:	220e      	movs	r2, #14
 804c510:	2100      	movs	r1, #0
 804c512:	f990 0000 	ldrsb.w	r0, [r0]
 804c516:	e7eb      	b.n	804c4f0 <RegionAU915Verify+0x2c>
            return AU915_DUTY_CYCLE_ENABLED;
 804c518:	2000      	movs	r0, #0
 804c51a:	e7ee      	b.n	804c4fa <RegionAU915Verify+0x36>

0804c51c <RegionAU915ApplyCFList>:

void RegionAU915ApplyCFList( ApplyCFListParams_t* applyCFList )
{
 804c51c:	b530      	push	{r4, r5, lr}
    // Size of the optional CF list must be 16 byte
    if( applyCFList->Size != 16 )
 804c51e:	7903      	ldrb	r3, [r0, #4]
 804c520:	2b10      	cmp	r3, #16
 804c522:	d11d      	bne.n	804c560 <RegionAU915ApplyCFList+0x44>
    {
        return;
    }

    // Last byte CFListType must be 0x01 to indicate the CFList contains a series of ChMask fields
    if( applyCFList->Payload[15] != 0x01 )
 804c524:	6800      	ldr	r0, [r0, #0]
 804c526:	7bc3      	ldrb	r3, [r0, #15]
 804c528:	2b01      	cmp	r3, #1
 804c52a:	d119      	bne.n	804c560 <RegionAU915ApplyCFList+0x44>
 804c52c:	4b0d      	ldr	r3, [pc, #52]	; (804c564 <RegionAU915ApplyCFList+0x48>)
 804c52e:	2100      	movs	r1, #0
    {
        NvmCtx.ChannelsMask[chMaskItr] = (uint16_t) (0x00FF & applyCFList->Payload[cntPayload]);
        NvmCtx.ChannelsMask[chMaskItr] |= (uint16_t) (applyCFList->Payload[cntPayload+1] << 8);
        if( chMaskItr == 4 )
        {
            NvmCtx.ChannelsMask[chMaskItr] = NvmCtx.ChannelsMask[chMaskItr] & CHANNELS_MASK_500KHZ_MASK;
 804c530:	f2a3 356e 	subw	r5, r3, #878	; 0x36e
        NvmCtx.ChannelsMask[chMaskItr] = (uint16_t) (0x00FF & applyCFList->Payload[cntPayload]);
 804c534:	f810 2011 	ldrb.w	r2, [r0, r1, lsl #1]
 804c538:	805a      	strh	r2, [r3, #2]
        NvmCtx.ChannelsMask[chMaskItr] |= (uint16_t) (applyCFList->Payload[cntPayload+1] << 8);
 804c53a:	eb00 0441 	add.w	r4, r0, r1, lsl #1
        if( chMaskItr == 4 )
 804c53e:	2904      	cmp	r1, #4
        NvmCtx.ChannelsMask[chMaskItr] |= (uint16_t) (applyCFList->Payload[cntPayload+1] << 8);
 804c540:	7864      	ldrb	r4, [r4, #1]
 804c542:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
 804c546:	f823 2f02 	strh.w	r2, [r3, #2]!
            NvmCtx.ChannelsMask[chMaskItr] = NvmCtx.ChannelsMask[chMaskItr] & CHANNELS_MASK_500KHZ_MASK;
 804c54a:	bf04      	itt	eq
 804c54c:	b2d2      	uxtbeq	r2, r2
 804c54e:	f8a5 2378 	strheq.w	r2, [r5, #888]	; 0x378
        }
        // Set the channel mask to the remaining
        NvmCtx.ChannelsMaskRemaining[chMaskItr] &= NvmCtx.ChannelsMask[chMaskItr];
 804c552:	899a      	ldrh	r2, [r3, #12]
 804c554:	881c      	ldrh	r4, [r3, #0]
 804c556:	3101      	adds	r1, #1
 804c558:	4022      	ands	r2, r4
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 804c55a:	2905      	cmp	r1, #5
        NvmCtx.ChannelsMaskRemaining[chMaskItr] &= NvmCtx.ChannelsMask[chMaskItr];
 804c55c:	819a      	strh	r2, [r3, #12]
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 804c55e:	d1e9      	bne.n	804c534 <RegionAU915ApplyCFList+0x18>
    }
}
 804c560:	bd30      	pop	{r4, r5, pc}
 804c562:	bf00      	nop
 804c564:	2000ddd6 	.word	0x2000ddd6

0804c568 <RegionAU915ChanMaskSet>:

bool RegionAU915ChanMaskSet( ChanMaskSetParams_t* chanMaskSet )
{
 804c568:	b538      	push	{r3, r4, r5, lr}
    switch( chanMaskSet->ChannelsMaskType )
 804c56a:	7904      	ldrb	r4, [r0, #4]
 804c56c:	b11c      	cbz	r4, 804c576 <RegionAU915ChanMaskSet+0xe>
 804c56e:	2c01      	cmp	r4, #1
 804c570:	d01c      	beq.n	804c5ac <RegionAU915ChanMaskSet+0x44>
        {
            RegionCommonChanMaskCopy( NvmCtx.ChannelsDefaultMask, chanMaskSet->ChannelsMaskIn, 6 );
            break;
        }
        default:
            return false;
 804c572:	2000      	movs	r0, #0
 804c574:	e019      	b.n	804c5aa <RegionAU915ChanMaskSet+0x42>
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, chanMaskSet->ChannelsMaskIn, 6 );
 804c576:	4d10      	ldr	r5, [pc, #64]	; (804c5b8 <RegionAU915ChanMaskSet+0x50>)
 804c578:	6801      	ldr	r1, [r0, #0]
 804c57a:	2206      	movs	r2, #6
 804c57c:	f505 705c 	add.w	r0, r5, #880	; 0x370
 804c580:	f000 fbfb 	bl	804cd7a <RegionCommonChanMaskCopy>
            NvmCtx.ChannelsDefaultMask[4] = NvmCtx.ChannelsDefaultMask[4] & CHANNELS_MASK_500KHZ_MASK;
 804c584:	f895 3390 	ldrb.w	r3, [r5, #912]	; 0x390
 804c588:	f8a5 3390 	strh.w	r3, [r5, #912]	; 0x390
            NvmCtx.ChannelsDefaultMask[5] = 0x0000;
 804c58c:	f8a5 4392 	strh.w	r4, [r5, #914]	; 0x392
 804c590:	f505 735f 	add.w	r3, r5, #892	; 0x37c
 804c594:	f505 7562 	add.w	r5, r5, #904	; 0x388
                NvmCtx.ChannelsMaskRemaining[i] &= NvmCtx.ChannelsMask[i];
 804c598:	881a      	ldrh	r2, [r3, #0]
 804c59a:	f833 1c0c 	ldrh.w	r1, [r3, #-12]
 804c59e:	400a      	ands	r2, r1
 804c5a0:	f823 2b02 	strh.w	r2, [r3], #2
            for( uint8_t i = 0; i < 6; i++ )
 804c5a4:	42ab      	cmp	r3, r5
 804c5a6:	d1f7      	bne.n	804c598 <RegionAU915ChanMaskSet+0x30>
    }
    return true;
 804c5a8:	2001      	movs	r0, #1
}
 804c5aa:	bd38      	pop	{r3, r4, r5, pc}
            RegionCommonChanMaskCopy( NvmCtx.ChannelsDefaultMask, chanMaskSet->ChannelsMaskIn, 6 );
 804c5ac:	6801      	ldr	r1, [r0, #0]
 804c5ae:	4803      	ldr	r0, [pc, #12]	; (804c5bc <RegionAU915ChanMaskSet+0x54>)
 804c5b0:	2206      	movs	r2, #6
 804c5b2:	f000 fbe2 	bl	804cd7a <RegionCommonChanMaskCopy>
 804c5b6:	e7f7      	b.n	804c5a8 <RegionAU915ChanMaskSet+0x40>
 804c5b8:	2000da68 	.word	0x2000da68
 804c5bc:	2000ddf0 	.word	0x2000ddf0

0804c5c0 <RegionAU915ComputeRxWindowParameters>:

void RegionAU915ComputeRxWindowParameters( int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 804c5c0:	b5f0      	push	{r4, r5, r6, r7, lr}
    double tSymbol = 0.0;

    // Get the datarate, perform a boundary check
    rxConfigParams->Datarate = MIN( datarate, AU915_RX_MAX_DATARATE );
 804c5c2:	280d      	cmp	r0, #13
 804c5c4:	bfa8      	it	ge
 804c5c6:	200d      	movge	r0, #13
{
 804c5c8:	4616      	mov	r6, r2
    switch( BandwidthsAU915[drIndex] )
 804c5ca:	4a1a      	ldr	r2, [pc, #104]	; (804c634 <RegionAU915ComputeRxWindowParameters+0x74>)
 804c5cc:	4f1a      	ldr	r7, [pc, #104]	; (804c638 <RegionAU915ComputeRxWindowParameters+0x78>)
{
 804c5ce:	ed2d 8b02 	vpush	{d8}
 804c5d2:	461c      	mov	r4, r3
    rxConfigParams->Datarate = MIN( datarate, AU915_RX_MAX_DATARATE );
 804c5d4:	7058      	strb	r0, [r3, #1]
    switch( BandwidthsAU915[drIndex] )
 804c5d6:	0083      	lsls	r3, r0, #2
{
 804c5d8:	460d      	mov	r5, r1
    switch( BandwidthsAU915[drIndex] )
 804c5da:	18d1      	adds	r1, r2, r3
{
 804c5dc:	b083      	sub	sp, #12
    switch( BandwidthsAU915[drIndex] )
 804c5de:	6b89      	ldr	r1, [r1, #56]	; 0x38
 804c5e0:	42b9      	cmp	r1, r7
 804c5e2:	d025      	beq.n	804c630 <RegionAU915ComputeRxWindowParameters+0x70>
            return 0;
 804c5e4:	4f15      	ldr	r7, [pc, #84]	; (804c63c <RegionAU915ComputeRxWindowParameters+0x7c>)
 804c5e6:	42b9      	cmp	r1, r7
 804c5e8:	bf0c      	ite	eq
 804c5ea:	2102      	moveq	r1, #2
 804c5ec:	2100      	movne	r1, #0
    rxConfigParams->Bandwidth = GetBandwidth( rxConfigParams->Datarate );

    tSymbol = RegionCommonComputeSymbolTimeLoRa( DataratesAU915[rxConfigParams->Datarate], BandwidthsAU915[rxConfigParams->Datarate] );
 804c5ee:	4413      	add	r3, r2
 804c5f0:	4402      	add	r2, r0
    rxConfigParams->Bandwidth = GetBandwidth( rxConfigParams->Datarate );
 804c5f2:	70a1      	strb	r1, [r4, #2]
    tSymbol = RegionCommonComputeSymbolTimeLoRa( DataratesAU915[rxConfigParams->Datarate], BandwidthsAU915[rxConfigParams->Datarate] );
 804c5f4:	f892 0078 	ldrb.w	r0, [r2, #120]	; 0x78
 804c5f8:	6b99      	ldr	r1, [r3, #56]	; 0x38
 804c5fa:	f000 fc63 	bl	804cec4 <RegionCommonComputeSymbolTimeLoRa>

    RegionCommonComputeRxWindowParameters( tSymbol, minRxSymbols, rxError, Radio.GetWakeupTime( ), &rxConfigParams->WindowTimeout, &rxConfigParams->WindowOffset );
 804c5fe:	4b10      	ldr	r3, [pc, #64]	; (804c640 <RegionAU915ComputeRxWindowParameters+0x80>)
    tSymbol = RegionCommonComputeSymbolTimeLoRa( DataratesAU915[rxConfigParams->Datarate], BandwidthsAU915[rxConfigParams->Datarate] );
 804c600:	eeb0 8a40 	vmov.f32	s16, s0
 804c604:	eef0 8a60 	vmov.f32	s17, s1
    RegionCommonComputeRxWindowParameters( tSymbol, minRxSymbols, rxError, Radio.GetWakeupTime( ), &rxConfigParams->WindowTimeout, &rxConfigParams->WindowOffset );
 804c608:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 804c60a:	4798      	blx	r3
 804c60c:	eeb0 0a48 	vmov.f32	s0, s16
 804c610:	eef0 0a68 	vmov.f32	s1, s17
 804c614:	f104 030c 	add.w	r3, r4, #12
 804c618:	9300      	str	r3, [sp, #0]
 804c61a:	4602      	mov	r2, r0
 804c61c:	f104 0308 	add.w	r3, r4, #8
 804c620:	4631      	mov	r1, r6
 804c622:	4628      	mov	r0, r5
 804c624:	f000 fc6a 	bl	804cefc <RegionCommonComputeRxWindowParameters>
}
 804c628:	b003      	add	sp, #12
 804c62a:	ecbd 8b02 	vpop	{d8}
 804c62e:	bdf0      	pop	{r4, r5, r6, r7, pc}
            return 1;
 804c630:	2101      	movs	r1, #1
 804c632:	e7dc      	b.n	804c5ee <RegionAU915ComputeRxWindowParameters+0x2e>
 804c634:	08051cb0 	.word	0x08051cb0
 804c638:	0003d090 	.word	0x0003d090
 804c63c:	0007a120 	.word	0x0007a120
 804c640:	080518f8 	.word	0x080518f8

0804c644 <RegionAU915RxConfig>:

bool RegionAU915RxConfig( RxConfigParams_t* rxConfig, int8_t* datarate )
{
 804c644:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    int8_t dr = rxConfig->Datarate;
    uint8_t maxPayload = 0;
    int8_t phyDr = 0;
    uint32_t frequency = rxConfig->Frequency;

    if( Radio.GetStatus( ) != RF_IDLE )
 804c648:	4e26      	ldr	r6, [pc, #152]	; (804c6e4 <RegionAU915RxConfig+0xa0>)
    int8_t dr = rxConfig->Datarate;
 804c64a:	f990 8001 	ldrsb.w	r8, [r0, #1]
    if( Radio.GetStatus( ) != RF_IDLE )
 804c64e:	68f3      	ldr	r3, [r6, #12]
    uint32_t frequency = rxConfig->Frequency;
 804c650:	6845      	ldr	r5, [r0, #4]
{
 804c652:	b08d      	sub	sp, #52	; 0x34
 804c654:	4604      	mov	r4, r0
 804c656:	468b      	mov	fp, r1
    if( Radio.GetStatus( ) != RF_IDLE )
 804c658:	4798      	blx	r3
 804c65a:	2800      	cmp	r0, #0
 804c65c:	d140      	bne.n	804c6e0 <RegionAU915RxConfig+0x9c>
    {
        return false;
    }

    if( rxConfig->RxSlot == RX_SLOT_WIN_1 )
 804c65e:	7ce3      	ldrb	r3, [r4, #19]
 804c660:	b933      	cbnz	r3, 804c670 <RegionAU915RxConfig+0x2c>
    {
        // Apply window 1 frequency
        frequency = AU915_FIRST_RX1_CHANNEL + ( rxConfig->Channel % 8 ) * AU915_STEPWIDTH_RX1_CHANNEL;
 804c662:	7825      	ldrb	r5, [r4, #0]
 804c664:	4a20      	ldr	r2, [pc, #128]	; (804c6e8 <RegionAU915RxConfig+0xa4>)
 804c666:	4b21      	ldr	r3, [pc, #132]	; (804c6ec <RegionAU915RxConfig+0xa8>)
 804c668:	f005 0507 	and.w	r5, r5, #7
 804c66c:	fb02 3505 	mla	r5, r2, r5, r3
    }

    // Read the physical datarate from the datarates table
    phyDr = DataratesAU915[dr];
 804c670:	f8df 9080 	ldr.w	r9, [pc, #128]	; 804c6f4 <RegionAU915RxConfig+0xb0>

    Radio.SetChannel( frequency );
 804c674:	6973      	ldr	r3, [r6, #20]
    phyDr = DataratesAU915[dr];
 804c676:	eb09 0a08 	add.w	sl, r9, r8
    Radio.SetChannel( frequency );
 804c67a:	4628      	mov	r0, r5
    phyDr = DataratesAU915[dr];
 804c67c:	f99a 2078 	ldrsb.w	r2, [sl, #120]	; 0x78
 804c680:	920b      	str	r2, [sp, #44]	; 0x2c
    Radio.SetChannel( frequency );
 804c682:	4798      	blx	r3

    // Radio configuration
    Radio.SetRxConfig( MODEM_LORA, rxConfig->Bandwidth, phyDr, 1, 0, 8, rxConfig->WindowTimeout, false, 0, false, 0, 0, true, rxConfig->RxContinuous );
 804c684:	7ca3      	ldrb	r3, [r4, #18]
 804c686:	8927      	ldrh	r7, [r4, #8]
 804c688:	9309      	str	r3, [sp, #36]	; 0x24
 804c68a:	2000      	movs	r0, #0
 804c68c:	2301      	movs	r3, #1
 804c68e:	9702      	str	r7, [sp, #8]
 804c690:	2708      	movs	r7, #8
 804c692:	e9cd 0307 	strd	r0, r3, [sp, #28]
 804c696:	e9cd 0700 	strd	r0, r7, [sp]
 804c69a:	e9cd 0005 	strd	r0, r0, [sp, #20]
 804c69e:	e9cd 0003 	strd	r0, r0, [sp, #12]
 804c6a2:	78a1      	ldrb	r1, [r4, #2]
 804c6a4:	6a37      	ldr	r7, [r6, #32]
 804c6a6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 804c6a8:	4618      	mov	r0, r3
 804c6aa:	47b8      	blx	r7

    if( rxConfig->RepeaterSupport == true )
 804c6ac:	7c63      	ldrb	r3, [r4, #17]
 804c6ae:	b1a3      	cbz	r3, 804c6da <RegionAU915RxConfig+0x96>
    {
        maxPayload = MaxPayloadOfDatarateRepeaterDwell0AU915[dr];
 804c6b0:	f89a 101c 	ldrb.w	r1, [sl, #28]
    }
    else
    {
        maxPayload = MaxPayloadOfDatarateDwell0AU915[dr];
    }
    Radio.SetMaxPayloadLength( MODEM_LORA, maxPayload + LORA_MAC_FRMPAYLOAD_OVERHEAD );
 804c6b4:	6df3      	ldr	r3, [r6, #92]	; 0x5c
 804c6b6:	310d      	adds	r1, #13
 804c6b8:	b2c9      	uxtb	r1, r1
 804c6ba:	2001      	movs	r0, #1
 804c6bc:	4798      	blx	r3
    //TVL1( PRINTF( "RX on freq %d Hz at DR %d\n\r", frequency, dr );)
    PRINTF( "RX on freq %d Hz at DR %d band %d channel %d \n\r", frequency, dr, rxConfig->Bandwidth, rxConfig->Channel );
 804c6be:	7822      	ldrb	r2, [r4, #0]
 804c6c0:	9200      	str	r2, [sp, #0]
 804c6c2:	78a3      	ldrb	r3, [r4, #2]
 804c6c4:	480a      	ldr	r0, [pc, #40]	; (804c6f0 <RegionAU915RxConfig+0xac>)
 804c6c6:	4642      	mov	r2, r8
 804c6c8:	4629      	mov	r1, r5
 804c6ca:	f001 fb67 	bl	804dd9c <TraceSend>
    *datarate = (uint8_t) dr;
 804c6ce:	f88b 8000 	strb.w	r8, [fp]
    return true;
 804c6d2:	2001      	movs	r0, #1
}
 804c6d4:	b00d      	add	sp, #52	; 0x34
 804c6d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        maxPayload = MaxPayloadOfDatarateDwell0AU915[dr];
 804c6da:	f819 1008 	ldrb.w	r1, [r9, r8]
 804c6de:	e7e9      	b.n	804c6b4 <RegionAU915RxConfig+0x70>
        return false;
 804c6e0:	2000      	movs	r0, #0
 804c6e2:	e7f7      	b.n	804c6d4 <RegionAU915RxConfig+0x90>
 804c6e4:	080518f8 	.word	0x080518f8
 804c6e8:	000927c0 	.word	0x000927c0
 804c6ec:	370870a0 	.word	0x370870a0
 804c6f0:	08052056 	.word	0x08052056
 804c6f4:	08051cb0 	.word	0x08051cb0

0804c6f8 <RegionAU915TxConfig>:

bool RegionAU915TxConfig( TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 804c6f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 804c6fc:	b08f      	sub	sp, #60	; 0x3c
 804c6fe:	e9cd 120b 	strd	r1, r2, [sp, #44]	; 0x2c
    int8_t phyDr = DataratesAU915[txConfig->Datarate];
 804c702:	4b35      	ldr	r3, [pc, #212]	; (804c7d8 <RegionAU915TxConfig+0xe0>)
 804c704:	f990 1001 	ldrsb.w	r1, [r0, #1]
    int8_t txPowerLimited = LimitTxPower( txConfig->TxPower, NvmCtx.Bands[NvmCtx.Channels[txConfig->Channel].Band].TxMaxPower, txConfig->Datarate, NvmCtx.ChannelsMask );
 804c708:	4e34      	ldr	r6, [pc, #208]	; (804c7dc <RegionAU915TxConfig+0xe4>)
    int8_t phyDr = DataratesAU915[txConfig->Datarate];
 804c70a:	185a      	adds	r2, r3, r1
{
 804c70c:	4604      	mov	r4, r0
    int8_t phyDr = DataratesAU915[txConfig->Datarate];
 804c70e:	f992 7078 	ldrsb.w	r7, [r2, #120]	; 0x78
    int8_t txPowerLimited = LimitTxPower( txConfig->TxPower, NvmCtx.Bands[NvmCtx.Channels[txConfig->Channel].Band].TxMaxPower, txConfig->Datarate, NvmCtx.ChannelsMask );
 804c712:	7802      	ldrb	r2, [r0, #0]
 804c714:	200c      	movs	r0, #12
 804c716:	fb00 6202 	mla	r2, r0, r2, r6
    switch( BandwidthsAU915[drIndex] )
 804c71a:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    int8_t txPowerLimited = LimitTxPower( txConfig->TxPower, NvmCtx.Bands[NvmCtx.Channels[txConfig->Channel].Band].TxMaxPower, txConfig->Datarate, NvmCtx.ChannelsMask );
 804c71e:	7a52      	ldrb	r2, [r2, #9]
    switch( BandwidthsAU915[drIndex] )
 804c720:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    int8_t txPowerLimited = LimitTxPower( txConfig->TxPower, NvmCtx.Bands[NvmCtx.Channels[txConfig->Channel].Band].TxMaxPower, txConfig->Datarate, NvmCtx.ChannelsMask );
 804c722:	eb06 1202 	add.w	r2, r6, r2, lsl #4
    txPowerResult =  MAX( txPower, maxBandTxPower );
 804c726:	f992 9362 	ldrsb.w	r9, [r2, #866]	; 0x362
 804c72a:	f994 2002 	ldrsb.w	r2, [r4, #2]
 804c72e:	4591      	cmp	r9, r2
 804c730:	bfb8      	it	lt
 804c732:	4691      	movlt	r9, r2
    switch( BandwidthsAU915[drIndex] )
 804c734:	4a2a      	ldr	r2, [pc, #168]	; (804c7e0 <RegionAU915TxConfig+0xe8>)
 804c736:	4293      	cmp	r3, r2
 804c738:	d04b      	beq.n	804c7d2 <RegionAU915TxConfig+0xda>
            return 0;
 804c73a:	4a2a      	ldr	r2, [pc, #168]	; (804c7e4 <RegionAU915TxConfig+0xec>)
 804c73c:	4293      	cmp	r3, r2
 804c73e:	bf0c      	ite	eq
 804c740:	f04f 0802 	moveq.w	r8, #2
 804c744:	f04f 0800 	movne.w	r8, #0
    uint32_t bandwidth = GetBandwidth( txConfig->Datarate );
    int8_t phyTxPower = 0;

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, txConfig->MaxEirp, txConfig->AntennaGain );
 804c748:	edd4 0a02 	vldr	s1, [r4, #8]
 804c74c:	ed94 0a01 	vldr	s0, [r4, #4]
    //PRINTF( "TX power %d, txPowerLimited %d, txConfig->MaxEirp %d, txConfig->AntennaGain %d \n\r", phyTxPower, txPowerLimited, (int8_t)(txConfig->MaxEirp*100), (int8_t)(txConfig->AntennaGain*100));
    // Setup the radio frequency
    Radio.SetChannel( NvmCtx.Channels[txConfig->Channel].Frequency );
 804c750:	f8df a098 	ldr.w	sl, [pc, #152]	; 804c7ec <RegionAU915TxConfig+0xf4>
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, txConfig->MaxEirp, txConfig->AntennaGain );
 804c754:	4648      	mov	r0, r9
 804c756:	f000 fc33 	bl	804cfc0 <RegionCommonComputeTxPower>
    Radio.SetChannel( NvmCtx.Channels[txConfig->Channel].Frequency );
 804c75a:	7822      	ldrb	r2, [r4, #0]
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, txConfig->MaxEirp, txConfig->AntennaGain );
 804c75c:	900d      	str	r0, [sp, #52]	; 0x34
    Radio.SetChannel( NvmCtx.Channels[txConfig->Channel].Frequency );
 804c75e:	f04f 0b0c 	mov.w	fp, #12
 804c762:	fb0b f202 	mul.w	r2, fp, r2
 804c766:	f8da 3014 	ldr.w	r3, [sl, #20]
 804c76a:	58b0      	ldr	r0, [r6, r2]
 804c76c:	4798      	blx	r3

    Radio.SetTxConfig( MODEM_LORA, phyTxPower, 0, bandwidth, phyDr, 1, 8, false, true, 0, 0, false, 4000 );
 804c76e:	2200      	movs	r2, #0
 804c770:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 804c774:	2501      	movs	r5, #1
 804c776:	e9cd 2307 	strd	r2, r3, [sp, #28]
 804c77a:	2308      	movs	r3, #8
 804c77c:	e9cd 2205 	strd	r2, r2, [sp, #20]
 804c780:	e9cd 2503 	strd	r2, r5, [sp, #12]
 804c784:	e9cd 5301 	strd	r5, r3, [sp, #4]
 804c788:	9700      	str	r7, [sp, #0]
 804c78a:	4643      	mov	r3, r8
 804c78c:	990d      	ldr	r1, [sp, #52]	; 0x34
 804c78e:	f8da 7024 	ldr.w	r7, [sl, #36]	; 0x24
 804c792:	4628      	mov	r0, r5
 804c794:	47b8      	blx	r7
    PRINTF( "TX on freq %d Hz at DR %d BW %d\n\r", NvmCtx.Channels[txConfig->Channel].Frequency, txConfig->Datarate, bandwidth );
 804c796:	7823      	ldrb	r3, [r4, #0]
 804c798:	f994 2001 	ldrsb.w	r2, [r4, #1]
 804c79c:	4812      	ldr	r0, [pc, #72]	; (804c7e8 <RegionAU915TxConfig+0xf0>)
 804c79e:	fb0b fb03 	mul.w	fp, fp, r3
 804c7a2:	4643      	mov	r3, r8
 804c7a4:	f856 100b 	ldr.w	r1, [r6, fp]
 804c7a8:	f001 faf8 	bl	804dd9c <TraceSend>
    //TVL1( PRINTF( "TX on freq %d Hz at DR %d\n\r", NvmCtx.Channels[txConfig->Channel].Frequency, txConfig->Datarate );)

    // Setup maximum payload lenght of the radio driver
    Radio.SetMaxPayloadLength( MODEM_LORA, txConfig->PktLen );
 804c7ac:	f8da 305c 	ldr.w	r3, [sl, #92]	; 0x5c
 804c7b0:	7b21      	ldrb	r1, [r4, #12]
 804c7b2:	4628      	mov	r0, r5
 804c7b4:	4798      	blx	r3

    *txTimeOnAir = Radio.TimeOnAir( MODEM_LORA, txConfig->PktLen );
 804c7b6:	f8da 302c 	ldr.w	r3, [sl, #44]	; 0x2c
 804c7ba:	7b21      	ldrb	r1, [r4, #12]
 804c7bc:	4628      	mov	r0, r5
 804c7be:	4798      	blx	r3
 804c7c0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 804c7c2:	6018      	str	r0, [r3, #0]
    *txPower = txPowerLimited;
 804c7c4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c

    return true;
}
 804c7c6:	4628      	mov	r0, r5
    *txPower = txPowerLimited;
 804c7c8:	f883 9000 	strb.w	r9, [r3]
}
 804c7cc:	b00f      	add	sp, #60	; 0x3c
 804c7ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            return 1;
 804c7d2:	f04f 0801 	mov.w	r8, #1
 804c7d6:	e7b7      	b.n	804c748 <RegionAU915TxConfig+0x50>
 804c7d8:	08051cb0 	.word	0x08051cb0
 804c7dc:	2000da68 	.word	0x2000da68
 804c7e0:	0003d090 	.word	0x0003d090
 804c7e4:	0007a120 	.word	0x0007a120
 804c7e8:	08052086 	.word	0x08052086
 804c7ec:	080518f8 	.word	0x080518f8

0804c7f0 <RegionAU915LinkAdrReq>:

uint8_t RegionAU915LinkAdrReq( LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 804c7f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 804c7f4:	b093      	sub	sp, #76	; 0x4c
    uint8_t status = 0x07;
    RegionCommonLinkAdrParams_t linkAdrParams;
    uint8_t nextIndex = 0;
    uint8_t bytesProcessed = 0;
    uint16_t channelsMask[6] = { 0, 0, 0, 0, 0, 0 };
 804c7f6:	ae07      	add	r6, sp, #28
 804c7f8:	2400      	movs	r4, #0
{
 804c7fa:	4605      	mov	r5, r0
 804c7fc:	4689      	mov	r9, r1
 804c7fe:	4690      	mov	r8, r2
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    RegionCommonLinkAdrReqVerifyParams_t linkAdrVerifyParams;

    // Initialize local copy of channels mask
    RegionCommonChanMaskCopy( channelsMask, NvmCtx.ChannelsMask, 6 );
 804c800:	497f      	ldr	r1, [pc, #508]	; (804ca00 <RegionAU915LinkAdrReq+0x210>)
{
 804c802:	9301      	str	r3, [sp, #4]
    RegionCommonChanMaskCopy( channelsMask, NvmCtx.ChannelsMask, 6 );
 804c804:	2206      	movs	r2, #6
 804c806:	4630      	mov	r0, r6
    uint16_t channelsMask[6] = { 0, 0, 0, 0, 0, 0 };
 804c808:	9407      	str	r4, [sp, #28]
 804c80a:	e9c6 4401 	strd	r4, r4, [r6, #4]
    RegionCommonChanMaskCopy( channelsMask, NvmCtx.ChannelsMask, 6 );
 804c80e:	f000 fab4 	bl	804cd7a <RegionCommonChanMaskCopy>
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
        }
        else if( linkAdrParams.ChMaskCtrl == 7 )
        {
            // Disable all 125 kHz channels
            channelsMask[0] = 0x0000;
 804c812:	46a2      	mov	sl, r4
    while( bytesProcessed < linkAdrReq->PayloadSize )
 804c814:	7a2b      	ldrb	r3, [r5, #8]
 804c816:	42a3      	cmp	r3, r4
 804c818:	d905      	bls.n	804c826 <RegionAU915LinkAdrReq+0x36>
        nextIndex = RegionCommonParseLinkAdrReq( &( linkAdrReq->Payload[bytesProcessed] ), &linkAdrParams );
 804c81a:	6868      	ldr	r0, [r5, #4]
 804c81c:	a905      	add	r1, sp, #20
 804c81e:	4420      	add	r0, r4
 804c820:	f000 faf5 	bl	804ce0e <RegionCommonParseLinkAdrReq>
        if( nextIndex == 0 )
 804c824:	b968      	cbnz	r0, 804c842 <RegionAU915LinkAdrReq+0x52>
            channelsMask[linkAdrParams.ChMaskCtrl] = linkAdrParams.ChMask;
        }
    }

    // FCC 15.247 paragraph F mandates to hop on at least 2 125 kHz channels
    if( ( linkAdrParams.Datarate < DR_6 ) && ( RegionCommonCountChannels( channelsMask, 0, 4 ) < 2 ) )
 804c826:	f99d 3015 	ldrsb.w	r3, [sp, #21]
 804c82a:	2b05      	cmp	r3, #5
 804c82c:	dc69      	bgt.n	804c902 <RegionAU915LinkAdrReq+0x112>
 804c82e:	2204      	movs	r2, #4
 804c830:	2100      	movs	r1, #0
 804c832:	4630      	mov	r0, r6
 804c834:	f000 fa81 	bl	804cd3a <RegionCommonCountChannels>
 804c838:	2801      	cmp	r0, #1
 804c83a:	d862      	bhi.n	804c902 <RegionAU915LinkAdrReq+0x112>
    {
        status &= 0xFE; // Channel mask KO
 804c83c:	f04f 0a06 	mov.w	sl, #6
 804c840:	e061      	b.n	804c906 <RegionAU915LinkAdrReq+0x116>
        if( linkAdrParams.ChMaskCtrl == 6 )
 804c842:	f89d 2017 	ldrb.w	r2, [sp, #23]
 804c846:	f8bd 3018 	ldrh.w	r3, [sp, #24]
        bytesProcessed += nextIndex;
 804c84a:	4404      	add	r4, r0
        if( linkAdrParams.ChMaskCtrl == 6 )
 804c84c:	2a06      	cmp	r2, #6
        bytesProcessed += nextIndex;
 804c84e:	b2e4      	uxtb	r4, r4
        if( linkAdrParams.ChMaskCtrl == 6 )
 804c850:	d107      	bne.n	804c862 <RegionAU915LinkAdrReq+0x72>
            channelsMask[0] = 0xFFFF;
 804c852:	f04f 32ff 	mov.w	r2, #4294967295
            channelsMask[1] = 0xFFFF;
 804c856:	e9cd 2207 	strd	r2, r2, [sp, #28]
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
 804c85a:	b2db      	uxtb	r3, r3
 804c85c:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
 804c860:	e7d8      	b.n	804c814 <RegionAU915LinkAdrReq+0x24>
        else if( linkAdrParams.ChMaskCtrl == 7 )
 804c862:	2a07      	cmp	r2, #7
 804c864:	d102      	bne.n	804c86c <RegionAU915LinkAdrReq+0x7c>
            channelsMask[1] = 0x0000;
 804c866:	e9cd aa07 	strd	sl, sl, [sp, #28]
 804c86a:	e7f6      	b.n	804c85a <RegionAU915LinkAdrReq+0x6a>
        else if( linkAdrParams.ChMaskCtrl == 5 )
 804c86c:	2a05      	cmp	r2, #5
 804c86e:	d142      	bne.n	804c8f6 <RegionAU915LinkAdrReq+0x106>
                if( ( ( linkAdrParams.ChMask & 0x00FF ) & ( bitMask << i ) ) != 0 )
 804c870:	b2db      	uxtb	r3, r3
 804c872:	2000      	movs	r0, #0
 804c874:	9300      	str	r3, [sp, #0]
            uint8_t cntChannelMask = 0;
 804c876:	4602      	mov	r2, r0
                if( ( ( linkAdrParams.ChMask & 0x00FF ) & ( bitMask << i ) ) != 0 )
 804c878:	2301      	movs	r3, #1
 804c87a:	fa03 fe00 	lsl.w	lr, r3, r0
 804c87e:	ea00 0b03 	and.w	fp, r0, r3
 804c882:	9f00      	ldr	r7, [sp, #0]
 804c884:	ab12      	add	r3, sp, #72	; 0x48
 804c886:	eb03 0c42 	add.w	ip, r3, r2, lsl #1
 804c88a:	ea17 0f0e 	tst.w	r7, lr
 804c88e:	fa0f f18e 	sxth.w	r1, lr
 804c892:	f83c 3c2c 	ldrh.w	r3, [ip, #-44]
 804c896:	d01b      	beq.n	804c8d0 <RegionAU915LinkAdrReq+0xe0>
                    if( ( i % 2 ) == 0 )
 804c898:	f1bb 0f00 	cmp.w	fp, #0
 804c89c:	d10c      	bne.n	804c8b8 <RegionAU915LinkAdrReq+0xc8>
                        channelsMask[cntChannelMask] |= 0x00FF;
 804c89e:	f043 03ff 	orr.w	r3, r3, #255	; 0xff
 804c8a2:	f82c 3c2c 	strh.w	r3, [ip, #-44]
                        channelsMask[4] |= ( bitMask << i );
 804c8a6:	f8bd 3024 	ldrh.w	r3, [sp, #36]	; 0x24
 804c8aa:	4319      	orrs	r1, r3
                        channelsMask[4] &= ~( bitMask << i );
 804c8ac:	f8ad 1024 	strh.w	r1, [sp, #36]	; 0x24
 804c8b0:	3001      	adds	r0, #1
            for( uint8_t i = 0; i <= 7; i++ )
 804c8b2:	2808      	cmp	r0, #8
 804c8b4:	d1e0      	bne.n	804c878 <RegionAU915LinkAdrReq+0x88>
 804c8b6:	e7ad      	b.n	804c814 <RegionAU915LinkAdrReq+0x24>
                        channelsMask[cntChannelMask] |= 0xFF00;
 804c8b8:	f063 03ff 	orn	r3, r3, #255	; 0xff
 804c8bc:	f82c 3c2c 	strh.w	r3, [ip, #-44]
                        channelsMask[4] |= ( bitMask << i );
 804c8c0:	f8bd 3024 	ldrh.w	r3, [sp, #36]	; 0x24
 804c8c4:	4319      	orrs	r1, r3
                        cntChannelMask++;
 804c8c6:	3201      	adds	r2, #1
                        channelsMask[4] &= ~( bitMask << i );
 804c8c8:	f8ad 1024 	strh.w	r1, [sp, #36]	; 0x24
                        cntChannelMask++;
 804c8cc:	b2d2      	uxtb	r2, r2
 804c8ce:	e7ef      	b.n	804c8b0 <RegionAU915LinkAdrReq+0xc0>
 804c8d0:	43c9      	mvns	r1, r1
                    if( ( i % 2 ) == 0 )
 804c8d2:	f1bb 0f00 	cmp.w	fp, #0
 804c8d6:	d107      	bne.n	804c8e8 <RegionAU915LinkAdrReq+0xf8>
                        channelsMask[cntChannelMask] &= 0xFF00;
 804c8d8:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 804c8dc:	f82c 3c2c 	strh.w	r3, [ip, #-44]
                        channelsMask[4] &= ~( bitMask << i );
 804c8e0:	f8bd 3024 	ldrh.w	r3, [sp, #36]	; 0x24
 804c8e4:	4019      	ands	r1, r3
 804c8e6:	e7e1      	b.n	804c8ac <RegionAU915LinkAdrReq+0xbc>
                        channelsMask[cntChannelMask] &= 0x00FF;
 804c8e8:	b2db      	uxtb	r3, r3
 804c8ea:	f82c 3c2c 	strh.w	r3, [ip, #-44]
                        channelsMask[4] &= ~( bitMask << i );
 804c8ee:	f8bd 3024 	ldrh.w	r3, [sp, #36]	; 0x24
 804c8f2:	4019      	ands	r1, r3
 804c8f4:	e7e7      	b.n	804c8c6 <RegionAU915LinkAdrReq+0xd6>
            channelsMask[linkAdrParams.ChMaskCtrl] = linkAdrParams.ChMask;
 804c8f6:	a912      	add	r1, sp, #72	; 0x48
 804c8f8:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 804c8fc:	f822 3c2c 	strh.w	r3, [r2, #-44]
 804c900:	e788      	b.n	804c814 <RegionAU915LinkAdrReq+0x24>
    uint8_t bytesProcessed = 0;
 804c902:	f04f 0a07 	mov.w	sl, #7
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 804c906:	2302      	movs	r3, #2
 804c908:	f88d 300c 	strb.w	r3, [sp, #12]
    getPhy.UplinkDwellTime = linkAdrReq->UplinkDwellTime;
    phyParam = RegionAU915GetPhyParam( &getPhy );
 804c90c:	a803      	add	r0, sp, #12
    getPhy.UplinkDwellTime = linkAdrReq->UplinkDwellTime;
 804c90e:	7a6b      	ldrb	r3, [r5, #9]
 804c910:	f88d 300e 	strb.w	r3, [sp, #14]
    phyParam = RegionAU915GetPhyParam( &getPhy );
 804c914:	f7ff fc98 	bl	804c248 <RegionAU915GetPhyParam>

    linkAdrVerifyParams.Status = status;
    linkAdrVerifyParams.AdrEnabled = linkAdrReq->AdrEnabled;
 804c918:	7aab      	ldrb	r3, [r5, #10]
 804c91a:	f88d 302d 	strb.w	r3, [sp, #45]	; 0x2d
    linkAdrVerifyParams.Datarate = linkAdrParams.Datarate;
 804c91e:	f89d 3015 	ldrb.w	r3, [sp, #21]
 804c922:	f88d 302e 	strb.w	r3, [sp, #46]	; 0x2e
    linkAdrVerifyParams.TxPower = linkAdrParams.TxPower;
 804c926:	f89d 3016 	ldrb.w	r3, [sp, #22]
 804c92a:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
    linkAdrVerifyParams.NbRep = linkAdrParams.NbRep;
 804c92e:	f89d 3014 	ldrb.w	r3, [sp, #20]
 804c932:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
    linkAdrVerifyParams.CurrentDatarate = linkAdrReq->CurrentDatarate;
 804c936:	7aeb      	ldrb	r3, [r5, #11]
 804c938:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
    linkAdrVerifyParams.CurrentTxPower = linkAdrReq->CurrentTxPower;
 804c93c:	7b2b      	ldrb	r3, [r5, #12]
 804c93e:	f88d 3032 	strb.w	r3, [sp, #50]	; 0x32
    linkAdrVerifyParams.CurrentNbRep = linkAdrReq->CurrentNbRep;
 804c942:	7b6b      	ldrb	r3, [r5, #13]
 804c944:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
    linkAdrVerifyParams.NbChannels = AU915_MAX_NB_CHANNELS;
 804c948:	2348      	movs	r3, #72	; 0x48
 804c94a:	f88d 3034 	strb.w	r3, [sp, #52]	; 0x34
    linkAdrVerifyParams.ChannelsMask = channelsMask;
    linkAdrVerifyParams.MinDatarate = ( int8_t )phyParam.Value;
    linkAdrVerifyParams.MaxDatarate = AU915_TX_MAX_DATARATE;
 804c94e:	230d      	movs	r3, #13
 804c950:	f88d 303d 	strb.w	r3, [sp, #61]	; 0x3d
    linkAdrVerifyParams.Channels = NvmCtx.Channels;
    linkAdrVerifyParams.MinTxPower = AU915_MIN_TX_POWER;
 804c954:	230e      	movs	r3, #14
 804c956:	f8ad 3044 	strh.w	r3, [sp, #68]	; 0x44
    linkAdrVerifyParams.MaxTxPower = AU915_MAX_TX_POWER;
    linkAdrVerifyParams.Version = linkAdrReq->Version;
 804c95a:	682b      	ldr	r3, [r5, #0]
    linkAdrVerifyParams.Status = status;
 804c95c:	f88d a02c 	strb.w	sl, [sp, #44]	; 0x2c
    linkAdrVerifyParams.MinDatarate = ( int8_t )phyParam.Value;
 804c960:	f88d 003c 	strb.w	r0, [sp, #60]	; 0x3c
    linkAdrVerifyParams.Version = linkAdrReq->Version;
 804c964:	930a      	str	r3, [sp, #40]	; 0x28
    linkAdrVerifyParams.Channels = NvmCtx.Channels;
 804c966:	f8df a09c 	ldr.w	sl, [pc, #156]	; 804ca04 <RegionAU915LinkAdrReq+0x214>
    linkAdrVerifyParams.ChannelsMask = channelsMask;
 804c96a:	960e      	str	r6, [sp, #56]	; 0x38

    // Verify the parameters and update, if necessary
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 804c96c:	ab05      	add	r3, sp, #20
 804c96e:	f10d 0216 	add.w	r2, sp, #22
 804c972:	f10d 0115 	add.w	r1, sp, #21
 804c976:	a80a      	add	r0, sp, #40	; 0x28
    linkAdrVerifyParams.Channels = NvmCtx.Channels;
 804c978:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 804c97c:	f000 fa61 	bl	804ce42 <RegionCommonLinkAdrReqVerifyParams>

    // Update channelsMask if everything is correct
    if( status == 0x07 )
 804c980:	2807      	cmp	r0, #7
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 804c982:	4605      	mov	r5, r0
    if( status == 0x07 )
 804c984:	d129      	bne.n	804c9da <RegionAU915LinkAdrReq+0x1ea>
    {
        // Copy Mask
        RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, channelsMask, 6 );
 804c986:	2206      	movs	r2, #6
 804c988:	4631      	mov	r1, r6
 804c98a:	f50a 705c 	add.w	r0, sl, #880	; 0x370
 804c98e:	f000 f9f4 	bl	804cd7a <RegionCommonChanMaskCopy>

        NvmCtx.ChannelsMaskRemaining[0] &= NvmCtx.ChannelsMask[0];
 804c992:	f8ba 337c 	ldrh.w	r3, [sl, #892]	; 0x37c
 804c996:	f8ba 2370 	ldrh.w	r2, [sl, #880]	; 0x370
 804c99a:	4013      	ands	r3, r2
 804c99c:	f8aa 337c 	strh.w	r3, [sl, #892]	; 0x37c
        NvmCtx.ChannelsMaskRemaining[1] &= NvmCtx.ChannelsMask[1];
 804c9a0:	f8ba 2372 	ldrh.w	r2, [sl, #882]	; 0x372
 804c9a4:	f8ba 337e 	ldrh.w	r3, [sl, #894]	; 0x37e
 804c9a8:	4013      	ands	r3, r2
 804c9aa:	f8aa 337e 	strh.w	r3, [sl, #894]	; 0x37e
        NvmCtx.ChannelsMaskRemaining[2] &= NvmCtx.ChannelsMask[2];
 804c9ae:	f8ba 2374 	ldrh.w	r2, [sl, #884]	; 0x374
 804c9b2:	f8ba 3380 	ldrh.w	r3, [sl, #896]	; 0x380
 804c9b6:	4013      	ands	r3, r2
 804c9b8:	f8aa 3380 	strh.w	r3, [sl, #896]	; 0x380
        NvmCtx.ChannelsMaskRemaining[3] &= NvmCtx.ChannelsMask[3];
 804c9bc:	f8ba 2376 	ldrh.w	r2, [sl, #886]	; 0x376
 804c9c0:	f8ba 3382 	ldrh.w	r3, [sl, #898]	; 0x382
 804c9c4:	4013      	ands	r3, r2
 804c9c6:	f8aa 3382 	strh.w	r3, [sl, #898]	; 0x382
        NvmCtx.ChannelsMaskRemaining[4] = NvmCtx.ChannelsMask[4];
 804c9ca:	f8ba 3378 	ldrh.w	r3, [sl, #888]	; 0x378
 804c9ce:	f8aa 3384 	strh.w	r3, [sl, #900]	; 0x384
        NvmCtx.ChannelsMaskRemaining[5] = NvmCtx.ChannelsMask[5];
 804c9d2:	f8ba 337a 	ldrh.w	r3, [sl, #890]	; 0x37a
 804c9d6:	f8aa 3386 	strh.w	r3, [sl, #902]	; 0x386
    }

    // Update status variables
    *drOut = linkAdrParams.Datarate;
 804c9da:	f89d 3015 	ldrb.w	r3, [sp, #21]
 804c9de:	f889 3000 	strb.w	r3, [r9]
    *txPowOut = linkAdrParams.TxPower;
    *nbRepOut = linkAdrParams.NbRep;
 804c9e2:	9a01      	ldr	r2, [sp, #4]
    *txPowOut = linkAdrParams.TxPower;
 804c9e4:	f89d 3016 	ldrb.w	r3, [sp, #22]
 804c9e8:	f888 3000 	strb.w	r3, [r8]
    *nbRepOut = linkAdrParams.NbRep;
 804c9ec:	f89d 3014 	ldrb.w	r3, [sp, #20]
 804c9f0:	7013      	strb	r3, [r2, #0]
    *nbBytesParsed = bytesProcessed;
 804c9f2:	9b1c      	ldr	r3, [sp, #112]	; 0x70

    return status;
}
 804c9f4:	4628      	mov	r0, r5
    *nbBytesParsed = bytesProcessed;
 804c9f6:	701c      	strb	r4, [r3, #0]
}
 804c9f8:	b013      	add	sp, #76	; 0x4c
 804c9fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 804c9fe:	bf00      	nop
 804ca00:	2000ddd8 	.word	0x2000ddd8
 804ca04:	2000da68 	.word	0x2000da68

0804ca08 <RegionAU915RxParamSetupReq>:

uint8_t RegionAU915RxParamSetupReq( RxParamSetupReqParams_t* rxParamSetupReq )
{
 804ca08:	b538      	push	{r3, r4, r5, lr}
 804ca0a:	4605      	mov	r5, r0
    uint8_t status = 0x07;

    // Verify radio frequency
    if( VerifyRfFreq( rxParamSetupReq->Frequency ) == false )
 804ca0c:	6840      	ldr	r0, [r0, #4]
 804ca0e:	f7ff fbfd 	bl	804c20c <VerifyRfFreq>
    {
        status &= 0xFE; // Channel frequency KO
    }

    // Verify datarate
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, AU915_RX_MIN_DATARATE, AU915_RX_MAX_DATARATE ) == false )
 804ca12:	220d      	movs	r2, #13
        status &= 0xFE; // Channel frequency KO
 804ca14:	2800      	cmp	r0, #0
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, AU915_RX_MIN_DATARATE, AU915_RX_MAX_DATARATE ) == false )
 804ca16:	f04f 0108 	mov.w	r1, #8
 804ca1a:	f995 0000 	ldrsb.w	r0, [r5]
        status &= 0xFE; // Channel frequency KO
 804ca1e:	bf14      	ite	ne
 804ca20:	2407      	movne	r4, #7
 804ca22:	2406      	moveq	r4, #6
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, AU915_RX_MIN_DATARATE, AU915_RX_MAX_DATARATE ) == false )
 804ca24:	f000 f969 	bl	804ccfa <RegionCommonValueInRange>
 804ca28:	b908      	cbnz	r0, 804ca2e <RegionAU915RxParamSetupReq+0x26>
    {
        status &= 0xFD; // Datarate KO
 804ca2a:	f004 0405 	and.w	r4, r4, #5
    }
    if( ( rxParamSetupReq->Datarate == DR_7 ) ||
 804ca2e:	f995 3000 	ldrsb.w	r3, [r5]
 804ca32:	2b07      	cmp	r3, #7
 804ca34:	d001      	beq.n	804ca3a <RegionAU915RxParamSetupReq+0x32>
 804ca36:	2b0d      	cmp	r3, #13
 804ca38:	dd01      	ble.n	804ca3e <RegionAU915RxParamSetupReq+0x36>
        ( rxParamSetupReq->Datarate > DR_13 ) )
    {
        status &= 0xFD; // Datarate KO
 804ca3a:	f004 04fd 	and.w	r4, r4, #253	; 0xfd
    }

    // Verify datarate offset
    if( RegionCommonValueInRange( rxParamSetupReq->DrOffset, AU915_MIN_RX1_DR_OFFSET, AU915_MAX_RX1_DR_OFFSET ) == false )
 804ca3e:	2206      	movs	r2, #6
 804ca40:	2100      	movs	r1, #0
 804ca42:	f995 0001 	ldrsb.w	r0, [r5, #1]
 804ca46:	f000 f958 	bl	804ccfa <RegionCommonValueInRange>
 804ca4a:	b908      	cbnz	r0, 804ca50 <RegionAU915RxParamSetupReq+0x48>
    {
        status &= 0xFB; // Rx1DrOffset range KO
 804ca4c:	f004 04fb 	and.w	r4, r4, #251	; 0xfb
    }

    return status;
}
 804ca50:	4620      	mov	r0, r4
 804ca52:	bd38      	pop	{r3, r4, r5, pc}

0804ca54 <RegionAU915NewChannelReq>:

uint8_t RegionAU915NewChannelReq( NewChannelReqParams_t* newChannelReq )
{
    // Datarate and frequency KO
    return 0;
}
 804ca54:	2000      	movs	r0, #0
 804ca56:	4770      	bx	lr

0804ca58 <RegionAU915TxParamSetupReq>:

int8_t RegionAU915TxParamSetupReq( TxParamSetupReqParams_t* txParamSetupReq )
{
    // Accept the request
    return 0;
}
 804ca58:	2000      	movs	r0, #0
 804ca5a:	4770      	bx	lr

0804ca5c <RegionAU915DlChannelReq>:
 804ca5c:	2000      	movs	r0, #0
 804ca5e:	4770      	bx	lr

0804ca60 <RegionAU915AlternateDr>:
int8_t RegionAU915AlternateDr( int8_t currentDr, AlternateDrType_t type )
{
    static int8_t trialsCount = 0;

    // Re-enable 500 kHz default channels
    NvmCtx.ChannelsMask[4] = CHANNELS_MASK_500KHZ_MASK;
 804ca60:	4a07      	ldr	r2, [pc, #28]	; (804ca80 <RegionAU915AlternateDr+0x20>)
 804ca62:	23ff      	movs	r3, #255	; 0xff
 804ca64:	f8a2 3378 	strh.w	r3, [r2, #888]	; 0x378

    if( ( trialsCount & 0x01 ) == 0x01 )
 804ca68:	f892 3394 	ldrb.w	r3, [r2, #916]	; 0x394
 804ca6c:	f013 0f01 	tst.w	r3, #1
    }
    else
    {
        currentDr = DR_2;
    }
    trialsCount++;
 804ca70:	f103 0301 	add.w	r3, r3, #1
 804ca74:	f882 3394 	strb.w	r3, [r2, #916]	; 0x394
    return currentDr;
}
 804ca78:	bf14      	ite	ne
 804ca7a:	2006      	movne	r0, #6
 804ca7c:	2002      	moveq	r0, #2
 804ca7e:	4770      	bx	lr
 804ca80:	2000da68 	.word	0x2000da68

0804ca84 <RegionAU915CalcBackOff>:

void RegionAU915CalcBackOff( CalcBackOffParams_t* calcBackOff )
{
 804ca84:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
    RegionCommonCalcBackOffParams_t calcBackOffParams;

    calcBackOffParams.Channels = NvmCtx.Channels;
 804ca86:	4b0d      	ldr	r3, [pc, #52]	; (804cabc <RegionAU915CalcBackOff+0x38>)
 804ca88:	9301      	str	r3, [sp, #4]
    calcBackOffParams.Bands = NvmCtx.Bands;
 804ca8a:	f503 7358 	add.w	r3, r3, #864	; 0x360
 804ca8e:	9302      	str	r3, [sp, #8]
    calcBackOffParams.LastTxIsJoinRequest = calcBackOff->LastTxIsJoinRequest;
 804ca90:	7843      	ldrb	r3, [r0, #1]
 804ca92:	f88d 300c 	strb.w	r3, [sp, #12]
    calcBackOffParams.Joined = calcBackOff->Joined;
 804ca96:	7803      	ldrb	r3, [r0, #0]
 804ca98:	f88d 300d 	strb.w	r3, [sp, #13]
    calcBackOffParams.DutyCycleEnabled = calcBackOff->DutyCycleEnabled;
 804ca9c:	7883      	ldrb	r3, [r0, #2]
 804ca9e:	f88d 300e 	strb.w	r3, [sp, #14]
    calcBackOffParams.Channel = calcBackOff->Channel;
 804caa2:	78c3      	ldrb	r3, [r0, #3]
 804caa4:	f88d 300f 	strb.w	r3, [sp, #15]
    calcBackOffParams.ElapsedTime = calcBackOff->ElapsedTime;
 804caa8:	6843      	ldr	r3, [r0, #4]
 804caaa:	9304      	str	r3, [sp, #16]
    calcBackOffParams.TxTimeOnAir = calcBackOff->TxTimeOnAir;
 804caac:	6883      	ldr	r3, [r0, #8]
 804caae:	9305      	str	r3, [sp, #20]

    RegionCommonCalcBackOff( &calcBackOffParams );
 804cab0:	a801      	add	r0, sp, #4
 804cab2:	f000 fa9d 	bl	804cff0 <RegionCommonCalcBackOff>
}
 804cab6:	b007      	add	sp, #28
 804cab8:	f85d fb04 	ldr.w	pc, [sp], #4
 804cabc:	2000da68 	.word	0x2000da68

0804cac0 <RegionAU915NextChannel>:

LoRaMacStatus_t RegionAU915NextChannel( NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 804cac0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 804cac4:	b099      	sub	sp, #100	; 0x64
 804cac6:	4605      	mov	r5, r0
 804cac8:	9104      	str	r1, [sp, #16]
 804caca:	4693      	mov	fp, r2
    uint8_t nbEnabledChannels = 0;
    uint8_t delayTx = 0;
    uint8_t enabledChannels[AU915_MAX_NB_CHANNELS] = { 0 };
 804cacc:	2100      	movs	r1, #0
 804cace:	2248      	movs	r2, #72	; 0x48
 804cad0:	a806      	add	r0, sp, #24
{
 804cad2:	461e      	mov	r6, r3
    uint8_t enabledChannels[AU915_MAX_NB_CHANNELS] = { 0 };
 804cad4:	f003 fb22 	bl	805011c <memset>
    TimerTime_t nextTxDelay = 0;

    // Count 125kHz channels
    if( RegionCommonCountChannels( NvmCtx.ChannelsMaskRemaining, 0, 4 ) == 0 )
 804cad8:	2204      	movs	r2, #4
 804cada:	2100      	movs	r1, #0
 804cadc:	4846      	ldr	r0, [pc, #280]	; (804cbf8 <RegionAU915NextChannel+0x138>)
 804cade:	f8df 9120 	ldr.w	r9, [pc, #288]	; 804cc00 <RegionAU915NextChannel+0x140>
 804cae2:	f000 f92a 	bl	804cd3a <RegionCommonCountChannels>
 804cae6:	b930      	cbnz	r0, 804caf6 <RegionAU915NextChannel+0x36>
    { // Reactivate default channels
        RegionCommonChanMaskCopy( NvmCtx.ChannelsMaskRemaining, NvmCtx.ChannelsMask, 4  );
 804cae8:	f509 715c 	add.w	r1, r9, #880	; 0x370
 804caec:	2204      	movs	r2, #4
 804caee:	f101 000c 	add.w	r0, r1, #12
 804caf2:	f000 f942 	bl	804cd7a <RegionCommonChanMaskCopy>
    }
    // Check other channels
    if( nextChanParams->Datarate >= DR_6 )
 804caf6:	f995 3008 	ldrsb.w	r3, [r5, #8]
 804cafa:	2b05      	cmp	r3, #5
 804cafc:	dd06      	ble.n	804cb0c <RegionAU915NextChannel+0x4c>
    {
        if( ( NvmCtx.ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) == 0 )
 804cafe:	f899 3384 	ldrb.w	r3, [r9, #900]	; 0x384
 804cb02:	b91b      	cbnz	r3, 804cb0c <RegionAU915NextChannel+0x4c>
        {
            NvmCtx.ChannelsMaskRemaining[4] = NvmCtx.ChannelsMask[4];
 804cb04:	f8b9 3378 	ldrh.w	r3, [r9, #888]	; 0x378
 804cb08:	f8a9 3384 	strh.w	r3, [r9, #900]	; 0x384
        }
    }

    TimerTime_t elapsed = TimerGetElapsedTime( nextChanParams->LastAggrTx );
 804cb0c:	6868      	ldr	r0, [r5, #4]
 804cb0e:	f001 f8fb 	bl	804dd08 <TimerGetElapsedTime>
    if( ( nextChanParams->LastAggrTx == 0 ) || ( nextChanParams->AggrTimeOff <= elapsed ) )
 804cb12:	686b      	ldr	r3, [r5, #4]
 804cb14:	b113      	cbz	r3, 804cb1c <RegionAU915NextChannel+0x5c>
 804cb16:	682b      	ldr	r3, [r5, #0]
 804cb18:	4283      	cmp	r3, r0
 804cb1a:	d860      	bhi.n	804cbde <RegionAU915NextChannel+0x11e>
    {
        // Reset Aggregated time off
        *aggregatedTimeOff = 0;
 804cb1c:	2400      	movs	r4, #0

        // Update bands Time OFF
        nextTxDelay = RegionCommonUpdateBandTimeOff( nextChanParams->Joined, nextChanParams->DutyCycleEnabled, NvmCtx.Bands, AU915_MAX_NB_BANDS );
 804cb1e:	2301      	movs	r3, #1
 804cb20:	7aa9      	ldrb	r1, [r5, #10]
 804cb22:	7a68      	ldrb	r0, [r5, #9]
        *aggregatedTimeOff = 0;
 804cb24:	6034      	str	r4, [r6, #0]
        nextTxDelay = RegionCommonUpdateBandTimeOff( nextChanParams->Joined, nextChanParams->DutyCycleEnabled, NvmCtx.Bands, AU915_MAX_NB_BANDS );
 804cb26:	4a35      	ldr	r2, [pc, #212]	; (804cbfc <RegionAU915NextChannel+0x13c>)
 804cb28:	f8df a0cc 	ldr.w	sl, [pc, #204]	; 804cbf8 <RegionAU915NextChannel+0x138>
 804cb2c:	f000 f939 	bl	804cda2 <RegionCommonUpdateBandTimeOff>

        // Search how many channels are enabled
        nbEnabledChannels = CountNbOfEnabledChannels( nextChanParams->Datarate,
 804cb30:	f995 3008 	ldrsb.w	r3, [r5, #8]
        nextTxDelay = RegionCommonUpdateBandTimeOff( nextChanParams->Joined, nextChanParams->DutyCycleEnabled, NvmCtx.Bands, AU915_MAX_NB_BANDS );
 804cb34:	9001      	str	r0, [sp, #4]
        nbEnabledChannels = CountNbOfEnabledChannels( nextChanParams->Datarate,
 804cb36:	9302      	str	r3, [sp, #8]
 804cb38:	f5aa 785f 	sub.w	r8, sl, #892	; 0x37c
    uint8_t delayTransmission = 0;
 804cb3c:	4627      	mov	r7, r4
    uint8_t nbEnabledChannels = 0;
 804cb3e:	4625      	mov	r5, r4
 804cb40:	b2e3      	uxtb	r3, r4
 804cb42:	9303      	str	r3, [sp, #12]
{
 804cb44:	2600      	movs	r6, #0
            if( ( channelsMask[k] & ( 1 << j ) ) != 0 )
 804cb46:	f8ba 3000 	ldrh.w	r3, [sl]
 804cb4a:	4133      	asrs	r3, r6
 804cb4c:	07db      	lsls	r3, r3, #31
 804cb4e:	d51e      	bpl.n	804cb8e <RegionAU915NextChannel+0xce>
 804cb50:	230c      	movs	r3, #12
 804cb52:	19a2      	adds	r2, r4, r6
 804cb54:	fb03 9202 	mla	r2, r3, r2, r9
 804cb58:	4373      	muls	r3, r6
                if( channels[i + j].Frequency == 0 )
 804cb5a:	9305      	str	r3, [sp, #20]
 804cb5c:	f858 1003 	ldr.w	r1, [r8, r3]
 804cb60:	b1a9      	cbz	r1, 804cb8e <RegionAU915NextChannel+0xce>
                                              channels[i + j].DrRange.Fields.Max ) == false )
 804cb62:	7a11      	ldrb	r1, [r2, #8]
                if( RegionCommonValueInRange( datarate, channels[i + j].DrRange.Fields.Min,
 804cb64:	9802      	ldr	r0, [sp, #8]
                                              channels[i + j].DrRange.Fields.Max ) == false )
 804cb66:	f341 1203 	sbfx	r2, r1, #4, #4
                if( RegionCommonValueInRange( datarate, channels[i + j].DrRange.Fields.Min,
 804cb6a:	f341 0103 	sbfx	r1, r1, #0, #4
 804cb6e:	b252      	sxtb	r2, r2
 804cb70:	b249      	sxtb	r1, r1
 804cb72:	f000 f8c2 	bl	804ccfa <RegionCommonValueInRange>
 804cb76:	b150      	cbz	r0, 804cb8e <RegionAU915NextChannel+0xce>
                if( bands[channels[i + j].Band].TimeOff > 0 )
 804cb78:	9b05      	ldr	r3, [sp, #20]
 804cb7a:	4a21      	ldr	r2, [pc, #132]	; (804cc00 <RegionAU915NextChannel+0x140>)
 804cb7c:	4443      	add	r3, r8
 804cb7e:	7a5b      	ldrb	r3, [r3, #9]
 804cb80:	eb02 1303 	add.w	r3, r2, r3, lsl #4
 804cb84:	f8d3 336c 	ldr.w	r3, [r3, #876]	; 0x36c
 804cb88:	b303      	cbz	r3, 804cbcc <RegionAU915NextChannel+0x10c>
                    delayTransmission++;
 804cb8a:	3701      	adds	r7, #1
 804cb8c:	b2ff      	uxtb	r7, r7
 804cb8e:	3601      	adds	r6, #1
        for( uint8_t j = 0; j < 16; j++ )
 804cb90:	2e10      	cmp	r6, #16
 804cb92:	d1d8      	bne.n	804cb46 <RegionAU915NextChannel+0x86>
 804cb94:	3410      	adds	r4, #16
    for( uint8_t i = 0, k = 0; i < AU915_MAX_NB_CHANNELS; i += 16, k++ )
 804cb96:	2c50      	cmp	r4, #80	; 0x50
 804cb98:	f10a 0a02 	add.w	sl, sl, #2
 804cb9c:	f108 08c0 	add.w	r8, r8, #192	; 0xc0
 804cba0:	d1ce      	bne.n	804cb40 <RegionAU915NextChannel+0x80>
    {
        delayTx++;
        nextTxDelay = nextChanParams->AggrTimeOff - elapsed;
    }

    if( nbEnabledChannels > 0 )
 804cba2:	b31d      	cbz	r5, 804cbec <RegionAU915NextChannel+0x12c>
    {
        // We found a valid channel
        *channel = enabledChannels[randr( 0, nbEnabledChannels - 1 )];
 804cba4:	1e69      	subs	r1, r5, #1
 804cba6:	2000      	movs	r0, #0
 804cba8:	f001 f950 	bl	804de4c <randr>
 804cbac:	ab18      	add	r3, sp, #96	; 0x60
 804cbae:	4418      	add	r0, r3
 804cbb0:	9b04      	ldr	r3, [sp, #16]
 804cbb2:	f810 1c48 	ldrb.w	r1, [r0, #-72]
 804cbb6:	7019      	strb	r1, [r3, #0]
        // Disable the channel in the mask
        RegionCommonChanDisable( NvmCtx.ChannelsMaskRemaining, *channel, AU915_MAX_NB_CHANNELS - 8 );
 804cbb8:	2240      	movs	r2, #64	; 0x40
 804cbba:	480f      	ldr	r0, [pc, #60]	; (804cbf8 <RegionAU915NextChannel+0x138>)
 804cbbc:	f000 f8a6 	bl	804cd0c <RegionCommonChanDisable>

        *time = 0;
 804cbc0:	2000      	movs	r0, #0
 804cbc2:	f8cb 0000 	str.w	r0, [fp]
        }
        // Datarate not supported by any channel
        *time = 0;
        return LORAMAC_STATUS_NO_CHANNEL_FOUND;
    }
}
 804cbc6:	b019      	add	sp, #100	; 0x64
 804cbc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
                enabledChannels[nbEnabledChannels++] = i + j;
 804cbcc:	aa18      	add	r2, sp, #96	; 0x60
 804cbce:	1c6b      	adds	r3, r5, #1
 804cbd0:	4415      	add	r5, r2
 804cbd2:	9a03      	ldr	r2, [sp, #12]
 804cbd4:	4432      	add	r2, r6
 804cbd6:	f805 2c48 	strb.w	r2, [r5, #-72]
 804cbda:	b2dd      	uxtb	r5, r3
 804cbdc:	e7d7      	b.n	804cb8e <RegionAU915NextChannel+0xce>
        nextTxDelay = nextChanParams->AggrTimeOff - elapsed;
 804cbde:	1a1b      	subs	r3, r3, r0
 804cbe0:	9301      	str	r3, [sp, #4]
            *time = nextTxDelay;
 804cbe2:	9b01      	ldr	r3, [sp, #4]
 804cbe4:	f8cb 3000 	str.w	r3, [fp]
            return LORAMAC_STATUS_DUTYCYCLE_RESTRICTED;
 804cbe8:	200b      	movs	r0, #11
 804cbea:	e7ec      	b.n	804cbc6 <RegionAU915NextChannel+0x106>
        if( delayTx > 0 )
 804cbec:	2f00      	cmp	r7, #0
 804cbee:	d1f8      	bne.n	804cbe2 <RegionAU915NextChannel+0x122>
        *time = 0;
 804cbf0:	f8cb 7000 	str.w	r7, [fp]
        return LORAMAC_STATUS_NO_CHANNEL_FOUND;
 804cbf4:	200c      	movs	r0, #12
 804cbf6:	e7e6      	b.n	804cbc6 <RegionAU915NextChannel+0x106>
 804cbf8:	2000dde4 	.word	0x2000dde4
 804cbfc:	2000ddc8 	.word	0x2000ddc8
 804cc00:	2000da68 	.word	0x2000da68

0804cc04 <RegionAU915SetContinuousWave>:
{
    return LORAMAC_STATUS_PARAMETER_INVALID;
}

void RegionAU915SetContinuousWave( ContinuousWaveParams_t* continuousWave )
{
 804cc04:	b570      	push	{r4, r5, r6, lr}
    int8_t txPowerLimited = LimitTxPower( continuousWave->TxPower, NvmCtx.Bands[NvmCtx.Channels[continuousWave->Channel].Band].TxMaxPower, continuousWave->Datarate, NvmCtx.ChannelsMask );
 804cc06:	7801      	ldrb	r1, [r0, #0]
    int8_t phyTxPower = 0;
    uint32_t frequency = NvmCtx.Channels[continuousWave->Channel].Frequency;
 804cc08:	4b0e      	ldr	r3, [pc, #56]	; (804cc44 <RegionAU915SetContinuousWave+0x40>)
 804cc0a:	220c      	movs	r2, #12
 804cc0c:	434a      	muls	r2, r1
 804cc0e:	1899      	adds	r1, r3, r2
 804cc10:	589d      	ldr	r5, [r3, r2]
    int8_t txPowerLimited = LimitTxPower( continuousWave->TxPower, NvmCtx.Bands[NvmCtx.Channels[continuousWave->Channel].Band].TxMaxPower, continuousWave->Datarate, NvmCtx.ChannelsMask );
 804cc12:	7a4a      	ldrb	r2, [r1, #9]
{
 804cc14:	4604      	mov	r4, r0
    int8_t txPowerLimited = LimitTxPower( continuousWave->TxPower, NvmCtx.Bands[NvmCtx.Channels[continuousWave->Channel].Band].TxMaxPower, continuousWave->Datarate, NvmCtx.ChannelsMask );
 804cc16:	eb03 1302 	add.w	r3, r3, r2, lsl #4

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, continuousWave->MaxEirp, continuousWave->AntennaGain );
 804cc1a:	edd4 0a02 	vldr	s1, [r4, #8]
    txPowerResult =  MAX( txPower, maxBandTxPower );
 804cc1e:	f993 0362 	ldrsb.w	r0, [r3, #866]	; 0x362
 804cc22:	f994 3002 	ldrsb.w	r3, [r4, #2]
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, continuousWave->MaxEirp, continuousWave->AntennaGain );
 804cc26:	ed94 0a01 	vldr	s0, [r4, #4]
 804cc2a:	4298      	cmp	r0, r3
 804cc2c:	bfb8      	it	lt
 804cc2e:	4618      	movlt	r0, r3
 804cc30:	f000 f9c6 	bl	804cfc0 <RegionCommonComputeTxPower>

    Radio.SetTxContinuousWave( frequency, phyTxPower, continuousWave->Timeout );
 804cc34:	4b04      	ldr	r3, [pc, #16]	; (804cc48 <RegionAU915SetContinuousWave+0x44>)
 804cc36:	89a2      	ldrh	r2, [r4, #12]
 804cc38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 804cc3a:	4601      	mov	r1, r0
 804cc3c:	4628      	mov	r0, r5
}
 804cc3e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    Radio.SetTxContinuousWave( frequency, phyTxPower, continuousWave->Timeout );
 804cc42:	4718      	bx	r3
 804cc44:	2000da68 	.word	0x2000da68
 804cc48:	080518f8 	.word	0x080518f8

0804cc4c <RegionAU915ApplyDrOffset>:

uint8_t RegionAU915ApplyDrOffset( uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 804cc4c:	b510      	push	{r4, lr}
    int8_t datarate = DatarateOffsetsAU915[dr][drOffset];
 804cc4e:	4c07      	ldr	r4, [pc, #28]	; (804cc6c <RegionAU915ApplyDrOffset+0x20>)
 804cc50:	2306      	movs	r3, #6
 804cc52:	fb03 4101 	mla	r1, r3, r1, r4
 804cc56:	4411      	add	r1, r2
 804cc58:	f991 3088 	ldrsb.w	r3, [r1, #136]	; 0x88

    if( datarate < 0 )
 804cc5c:	2b00      	cmp	r3, #0
 804cc5e:	da03      	bge.n	804cc68 <RegionAU915ApplyDrOffset+0x1c>
    {
        if( downlinkDwellTime == 0 )
 804cc60:	2800      	cmp	r0, #0
        {
            datarate = AU915_TX_MIN_DATARATE;
        }
        else
        {
            datarate = AU915_DWELL_LIMIT_DATARATE;
 804cc62:	bf0c      	ite	eq
 804cc64:	2300      	moveq	r3, #0
 804cc66:	2302      	movne	r3, #2
        }
    }
    return datarate;
}
 804cc68:	b2d8      	uxtb	r0, r3
 804cc6a:	bd10      	pop	{r4, pc}
 804cc6c:	08051cb0 	.word	0x08051cb0

0804cc70 <RegionCommonGetJoinDc>:

uint16_t RegionCommonGetJoinDc( TimerTime_t elapsedTime )
{
    uint16_t dutyCycle = 0;

    if( elapsedTime < 3600000 )
 804cc70:	4b06      	ldr	r3, [pc, #24]	; (804cc8c <RegionCommonGetJoinDc+0x1c>)
 804cc72:	4298      	cmp	r0, r3
 804cc74:	d908      	bls.n	804cc88 <RegionCommonGetJoinDc+0x18>
    {
        dutyCycle = BACKOFF_DC_10_HOURS;
    }
    else
    {
        dutyCycle = BACKOFF_DC_24_HOURS;
 804cc76:	4a06      	ldr	r2, [pc, #24]	; (804cc90 <RegionCommonGetJoinDc+0x20>)
 804cc78:	f242 7310 	movw	r3, #10000	; 0x2710
 804cc7c:	4290      	cmp	r0, r2
 804cc7e:	bf8c      	ite	hi
 804cc80:	4618      	movhi	r0, r3
 804cc82:	f44f 707a 	movls.w	r0, #1000	; 0x3e8
 804cc86:	4770      	bx	lr
        dutyCycle = BACKOFF_DC_1_HOUR;
 804cc88:	2064      	movs	r0, #100	; 0x64
    }
    return dutyCycle;
}
 804cc8a:	4770      	bx	lr
 804cc8c:	0036ee7f 	.word	0x0036ee7f
 804cc90:	025c3f7f 	.word	0x025c3f7f

0804cc94 <RegionCommonChanVerifyDr>:

bool RegionCommonChanVerifyDr( uint8_t nbChannels, uint16_t* channelsMask, int8_t dr, int8_t minDr, int8_t maxDr, ChannelParams_t* channels )
{
 804cc94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    return false;
}

uint8_t RegionCommonValueInRange( int8_t value, int8_t min, int8_t max )
{
    if( ( value >= min ) && ( value <= max ) )
 804cc98:	429a      	cmp	r2, r3
{
 804cc9a:	9f07      	ldr	r7, [sp, #28]
    if( ( value >= min ) && ( value <= max ) )
 804cc9c:	db03      	blt.n	804cca6 <RegionCommonChanVerifyDr+0x12>
 804cc9e:	f99d 3018 	ldrsb.w	r3, [sp, #24]
 804cca2:	429a      	cmp	r2, r3
 804cca4:	dd23      	ble.n	804ccee <RegionCommonChanVerifyDr+0x5a>
        return false;
 804cca6:	2000      	movs	r0, #0
}
 804cca8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            if( ( ( channelsMask[k] & ( 1 << j ) ) != 0 ) )
 804ccac:	f831 8013 	ldrh.w	r8, [r1, r3, lsl #1]
 804ccb0:	2400      	movs	r4, #0
 804ccb2:	fa48 f504 	asr.w	r5, r8, r4
 804ccb6:	07ed      	lsls	r5, r5, #31
 804ccb8:	d50f      	bpl.n	804ccda <RegionCommonChanVerifyDr+0x46>
 804ccba:	1935      	adds	r5, r6, r4
 804ccbc:	fb0e 7505 	mla	r5, lr, r5, r7
                                                  ( channels[i + j].DrRange.Fields.Max & 0x0F ) ) == 1 )
 804ccc0:	f895 c008 	ldrb.w	ip, [r5, #8]
 804ccc4:	f34c 1503 	sbfx	r5, ip, #4, #4
    if( ( value >= min ) && ( value <= max ) )
 804ccc8:	f00c 0c0f 	and.w	ip, ip, #15
 804cccc:	4562      	cmp	r2, ip
                                                  ( channels[i + j].DrRange.Fields.Max & 0x0F ) ) == 1 )
 804ccce:	b26d      	sxtb	r5, r5
    if( ( value >= min ) && ( value <= max ) )
 804ccd0:	db03      	blt.n	804ccda <RegionCommonChanVerifyDr+0x46>
 804ccd2:	f005 050f 	and.w	r5, r5, #15
 804ccd6:	42aa      	cmp	r2, r5
 804ccd8:	dd0d      	ble.n	804ccf6 <RegionCommonChanVerifyDr+0x62>
 804ccda:	3401      	adds	r4, #1
        for( uint8_t j = 0; j < 16; j++ )
 804ccdc:	2c10      	cmp	r4, #16
 804ccde:	d1e8      	bne.n	804ccb2 <RegionCommonChanVerifyDr+0x1e>
    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 804cce0:	3301      	adds	r3, #1
 804cce2:	b2db      	uxtb	r3, r3
 804cce4:	011e      	lsls	r6, r3, #4
 804cce6:	b2f6      	uxtb	r6, r6
 804cce8:	42b0      	cmp	r0, r6
 804ccea:	d8df      	bhi.n	804ccac <RegionCommonChanVerifyDr+0x18>
 804ccec:	e7db      	b.n	804cca6 <RegionCommonChanVerifyDr+0x12>
 804ccee:	2300      	movs	r3, #0
 804ccf0:	f04f 0e0c 	mov.w	lr, #12
 804ccf4:	e7f6      	b.n	804cce4 <RegionCommonChanVerifyDr+0x50>
                    return true;
 804ccf6:	2001      	movs	r0, #1
 804ccf8:	e7d6      	b.n	804cca8 <RegionCommonChanVerifyDr+0x14>

0804ccfa <RegionCommonValueInRange>:
    if( ( value >= min ) && ( value <= max ) )
 804ccfa:	4288      	cmp	r0, r1
 804ccfc:	db04      	blt.n	804cd08 <RegionCommonValueInRange+0xe>
    {
        return 1;
 804ccfe:	4290      	cmp	r0, r2
 804cd00:	bfcc      	ite	gt
 804cd02:	2000      	movgt	r0, #0
 804cd04:	2001      	movle	r0, #1
 804cd06:	4770      	bx	lr
    }
    return 0;
 804cd08:	2000      	movs	r0, #0
}
 804cd0a:	4770      	bx	lr

0804cd0c <RegionCommonChanDisable>:

bool RegionCommonChanDisable( uint16_t* channelsMask, uint8_t id, uint8_t maxChannels )
{
    uint8_t index = id / 16;
 804cd0c:	090b      	lsrs	r3, r1, #4

    if( ( index > ( maxChannels / 16 ) ) || ( id >= maxChannels ) )
 804cd0e:	ebb3 1f12 	cmp.w	r3, r2, lsr #4
{
 804cd12:	b510      	push	{r4, lr}
    if( ( index > ( maxChannels / 16 ) ) || ( id >= maxChannels ) )
 804cd14:	d80f      	bhi.n	804cd36 <RegionCommonChanDisable+0x2a>
 804cd16:	4291      	cmp	r1, r2
 804cd18:	d20d      	bcs.n	804cd36 <RegionCommonChanDisable+0x2a>
    {
        return false;
    }

    // Deactivate channel
    channelsMask[index] &= ~( 1 << ( id % 16 ) );
 804cd1a:	b21a      	sxth	r2, r3
 804cd1c:	f001 010f 	and.w	r1, r1, #15
 804cd20:	f830 4012 	ldrh.w	r4, [r0, r2, lsl #1]
 804cd24:	2301      	movs	r3, #1
 804cd26:	fa03 f101 	lsl.w	r1, r3, r1
 804cd2a:	ea24 0101 	bic.w	r1, r4, r1
 804cd2e:	f820 1012 	strh.w	r1, [r0, r2, lsl #1]

    return true;
 804cd32:	4618      	mov	r0, r3
}
 804cd34:	bd10      	pop	{r4, pc}
        return false;
 804cd36:	2000      	movs	r0, #0
 804cd38:	e7fc      	b.n	804cd34 <RegionCommonChanDisable+0x28>

0804cd3a <RegionCommonCountChannels>:

uint8_t RegionCommonCountChannels( uint16_t* channelsMask, uint8_t startIdx, uint8_t stopIdx )
{
 804cd3a:	b5f0      	push	{r4, r5, r6, r7, lr}
    uint8_t nbChannels = 0;

    if( channelsMask == NULL )
 804cd3c:	b140      	cbz	r0, 804cd50 <RegionCommonCountChannels+0x16>
 804cd3e:	2300      	movs	r3, #0
 804cd40:	eb00 0641 	add.w	r6, r0, r1, lsl #1
        if( ( mask & ( 1 << j ) ) == ( 1 << j ) )
 804cd44:	2701      	movs	r7, #1
    uint8_t nbChannels = 0;
 804cd46:	4618      	mov	r0, r3
    {
        return 0;
    }

    for( uint8_t i = startIdx; i < stopIdx; i++ )
 804cd48:	18cc      	adds	r4, r1, r3
 804cd4a:	b2e4      	uxtb	r4, r4
 804cd4c:	42a2      	cmp	r2, r4
 804cd4e:	d800      	bhi.n	804cd52 <RegionCommonCountChannels+0x18>
    {
        nbChannels += CountChannels( channelsMask[i], 16 );
    }

    return nbChannels;
}
 804cd50:	bdf0      	pop	{r4, r5, r6, r7, pc}
        nbChannels += CountChannels( channelsMask[i], 16 );
 804cd52:	2500      	movs	r5, #0
 804cd54:	f836 c013 	ldrh.w	ip, [r6, r3, lsl #1]
    uint8_t nbActiveBits = 0;
 804cd58:	462c      	mov	r4, r5
        if( ( mask & ( 1 << j ) ) == ( 1 << j ) )
 804cd5a:	fa07 fe05 	lsl.w	lr, r7, r5
 804cd5e:	ea3e 0e0c 	bics.w	lr, lr, ip
            nbActiveBits++;
 804cd62:	bf08      	it	eq
 804cd64:	3401      	addeq	r4, #1
 804cd66:	f105 0501 	add.w	r5, r5, #1
 804cd6a:	bf08      	it	eq
 804cd6c:	b2e4      	uxtbeq	r4, r4
    for( uint8_t j = 0; j < nbBits; j++ )
 804cd6e:	2d10      	cmp	r5, #16
 804cd70:	d1f3      	bne.n	804cd5a <RegionCommonCountChannels+0x20>
        nbChannels += CountChannels( channelsMask[i], 16 );
 804cd72:	4420      	add	r0, r4
 804cd74:	b2c0      	uxtb	r0, r0
 804cd76:	3301      	adds	r3, #1
 804cd78:	e7e6      	b.n	804cd48 <RegionCommonCountChannels+0xe>

0804cd7a <RegionCommonChanMaskCopy>:

void RegionCommonChanMaskCopy( uint16_t* channelsMaskDest, uint16_t* channelsMaskSrc, uint8_t len )
{
 804cd7a:	b510      	push	{r4, lr}
    if( ( channelsMaskDest != NULL ) && ( channelsMaskSrc != NULL ) )
 804cd7c:	b100      	cbz	r0, 804cd80 <RegionCommonChanMaskCopy+0x6>
 804cd7e:	b949      	cbnz	r1, 804cd94 <RegionCommonChanMaskCopy+0x1a>
        for( uint8_t i = 0; i < len; i++ )
        {
            channelsMaskDest[i] = channelsMaskSrc[i];
        }
    }
}
 804cd80:	bd10      	pop	{r4, pc}
            channelsMaskDest[i] = channelsMaskSrc[i];
 804cd82:	f831 4013 	ldrh.w	r4, [r1, r3, lsl #1]
 804cd86:	f820 4013 	strh.w	r4, [r0, r3, lsl #1]
 804cd8a:	3301      	adds	r3, #1
        for( uint8_t i = 0; i < len; i++ )
 804cd8c:	b2dc      	uxtb	r4, r3
 804cd8e:	42a2      	cmp	r2, r4
 804cd90:	d8f7      	bhi.n	804cd82 <RegionCommonChanMaskCopy+0x8>
 804cd92:	e7f5      	b.n	804cd80 <RegionCommonChanMaskCopy+0x6>
 804cd94:	2300      	movs	r3, #0
 804cd96:	e7f9      	b.n	804cd8c <RegionCommonChanMaskCopy+0x12>

0804cd98 <RegionCommonSetBandTxDone>:

void RegionCommonSetBandTxDone( bool joined, Band_t* band, TimerTime_t lastTxDone )
{
    if( joined == true )
    {
        band->LastTxDoneTime = lastTxDone;
 804cd98:	608a      	str	r2, [r1, #8]
    if( joined == true )
 804cd9a:	b100      	cbz	r0, 804cd9e <RegionCommonSetBandTxDone+0x6>
 804cd9c:	4770      	bx	lr
    }
    else
    {
        band->LastTxDoneTime = lastTxDone;
        band->LastJoinTxDoneTime = lastTxDone;
 804cd9e:	604a      	str	r2, [r1, #4]
    }
}
 804cda0:	4770      	bx	lr

0804cda2 <RegionCommonUpdateBandTimeOff>:

TimerTime_t RegionCommonUpdateBandTimeOff( bool joined, bool dutyCycle, Band_t* bands, uint8_t nbBands )
{
 804cda2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 804cda6:	4681      	mov	r9, r0
 804cda8:	460e      	mov	r6, r1
 804cdaa:	4614      	mov	r4, r2
 804cdac:	eb02 1803 	add.w	r8, r2, r3, lsl #4
    TimerTime_t nextTxDelay = TIMERTIME_T_MAX;
 804cdb0:	f04f 35ff 	mov.w	r5, #4294967295
            if( dutyCycle == true )
            {
                TimerTime_t elapsed = TimerGetElapsedTime( bands[i].LastTxDoneTime );
                if( bands[i].TimeOff <= elapsed )
                {
                    bands[i].TimeOff = 0;
 804cdb4:	2700      	movs	r7, #0
    for( uint8_t i = 0; i < nbBands; i++ )
 804cdb6:	45a0      	cmp	r8, r4
 804cdb8:	d105      	bne.n	804cdc6 <RegionCommonUpdateBandTimeOff+0x24>
                bands[i].TimeOff = 0;
            }
        }
    }

    return ( nextTxDelay == TIMERTIME_T_MAX ) ? 0 : nextTxDelay;
 804cdba:	1c6b      	adds	r3, r5, #1
}
 804cdbc:	bf14      	ite	ne
 804cdbe:	4628      	movne	r0, r5
 804cdc0:	2000      	moveq	r0, #0
 804cdc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        if( joined == false )
 804cdc6:	f1b9 0f00 	cmp.w	r9, #0
 804cdca:	d118      	bne.n	804cdfe <RegionCommonUpdateBandTimeOff+0x5c>
            TimerTime_t elapsedJoin = TimerGetElapsedTime( bands[i].LastJoinTxDoneTime );
 804cdcc:	6860      	ldr	r0, [r4, #4]
 804cdce:	f000 ff9b 	bl	804dd08 <TimerGetElapsedTime>
 804cdd2:	4682      	mov	sl, r0
            TimerTime_t elapsedTx = TimerGetElapsedTime( bands[i].LastTxDoneTime );
 804cdd4:	68a0      	ldr	r0, [r4, #8]
 804cdd6:	f000 ff97 	bl	804dd08 <TimerGetElapsedTime>
            TimerTime_t txDoneTime =  MAX( elapsedJoin,
 804cdda:	2e00      	cmp	r6, #0
 804cddc:	bf08      	it	eq
 804cdde:	2000      	moveq	r0, #0
 804cde0:	4550      	cmp	r0, sl
 804cde2:	bf38      	it	cc
 804cde4:	4650      	movcc	r0, sl
                if( bands[i].TimeOff <= elapsed )
 804cde6:	68e3      	ldr	r3, [r4, #12]
 804cde8:	4283      	cmp	r3, r0
                    bands[i].TimeOff = 0;
 804cdea:	bf98      	it	ls
 804cdec:	60e7      	strls	r7, [r4, #12]
                if( bands[i].TimeOff != 0 )
 804cdee:	68e3      	ldr	r3, [r4, #12]
 804cdf0:	b11b      	cbz	r3, 804cdfa <RegionCommonUpdateBandTimeOff+0x58>
                    nextTxDelay = MIN( bands[i].TimeOff - elapsed, nextTxDelay );
 804cdf2:	1a1b      	subs	r3, r3, r0
 804cdf4:	429d      	cmp	r5, r3
 804cdf6:	bf28      	it	cs
 804cdf8:	461d      	movcs	r5, r3
 804cdfa:	3410      	adds	r4, #16
 804cdfc:	e7db      	b.n	804cdb6 <RegionCommonUpdateBandTimeOff+0x14>
            if( dutyCycle == true )
 804cdfe:	b11e      	cbz	r6, 804ce08 <RegionCommonUpdateBandTimeOff+0x66>
                TimerTime_t elapsed = TimerGetElapsedTime( bands[i].LastTxDoneTime );
 804ce00:	68a0      	ldr	r0, [r4, #8]
 804ce02:	f000 ff81 	bl	804dd08 <TimerGetElapsedTime>
 804ce06:	e7ee      	b.n	804cde6 <RegionCommonUpdateBandTimeOff+0x44>
                bands[i].TimeOff = 0;
 804ce08:	60e6      	str	r6, [r4, #12]
                nextTxDelay = 0;
 804ce0a:	4635      	mov	r5, r6
 804ce0c:	e7f5      	b.n	804cdfa <RegionCommonUpdateBandTimeOff+0x58>

0804ce0e <RegionCommonParseLinkAdrReq>:

uint8_t RegionCommonParseLinkAdrReq( uint8_t* payload, RegionCommonLinkAdrParams_t* linkAdrParams )
{
    uint8_t retIndex = 0;

    if( payload[0] == SRV_MAC_LINK_ADR_REQ )
 804ce0e:	7803      	ldrb	r3, [r0, #0]
 804ce10:	2b03      	cmp	r3, #3
 804ce12:	d114      	bne.n	804ce3e <RegionCommonParseLinkAdrReq+0x30>
    {
        // Parse datarate and tx power
        linkAdrParams->Datarate = payload[1];
 804ce14:	7843      	ldrb	r3, [r0, #1]
        linkAdrParams->TxPower = linkAdrParams->Datarate & 0x0F;
 804ce16:	f003 020f 	and.w	r2, r3, #15
        linkAdrParams->Datarate = ( linkAdrParams->Datarate >> 4 ) & 0x0F;
 804ce1a:	091b      	lsrs	r3, r3, #4
        linkAdrParams->TxPower = linkAdrParams->Datarate & 0x0F;
 804ce1c:	708a      	strb	r2, [r1, #2]
        linkAdrParams->Datarate = ( linkAdrParams->Datarate >> 4 ) & 0x0F;
 804ce1e:	704b      	strb	r3, [r1, #1]
        // Parse ChMask
        linkAdrParams->ChMask = ( uint16_t )payload[2];
 804ce20:	7883      	ldrb	r3, [r0, #2]
 804ce22:	808b      	strh	r3, [r1, #4]
        linkAdrParams->ChMask |= ( uint16_t )payload[3] << 8;
 804ce24:	78c2      	ldrb	r2, [r0, #3]
 804ce26:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 804ce2a:	808b      	strh	r3, [r1, #4]
        // Parse ChMaskCtrl and nbRep
        linkAdrParams->NbRep = payload[4];
 804ce2c:	7903      	ldrb	r3, [r0, #4]
        linkAdrParams->ChMaskCtrl = ( linkAdrParams->NbRep >> 4 ) & 0x07;
 804ce2e:	f3c3 1202 	ubfx	r2, r3, #4, #3
        linkAdrParams->NbRep &= 0x0F;
 804ce32:	f003 030f 	and.w	r3, r3, #15
        linkAdrParams->ChMaskCtrl = ( linkAdrParams->NbRep >> 4 ) & 0x07;
 804ce36:	70ca      	strb	r2, [r1, #3]
        linkAdrParams->NbRep &= 0x0F;
 804ce38:	700b      	strb	r3, [r1, #0]

        // LinkAdrReq has 4 bytes length + 1 byte CMD
        retIndex = 5;
 804ce3a:	2005      	movs	r0, #5
 804ce3c:	4770      	bx	lr
    uint8_t retIndex = 0;
 804ce3e:	2000      	movs	r0, #0
    }
    return retIndex;
}
 804ce40:	4770      	bx	lr

0804ce42 <RegionCommonLinkAdrReqVerifyParams>:

uint8_t RegionCommonLinkAdrReqVerifyParams( RegionCommonLinkAdrReqVerifyParams_t* verifyParams, int8_t* dr, int8_t* txPow, uint8_t* nbRep )
{
 804ce42:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 804ce46:	4699      	mov	r9, r3
    int8_t datarate = verifyParams->Datarate;
    int8_t txPower = verifyParams->TxPower;
    int8_t nbRepetitions = verifyParams->NbRep;

    // Handle the case when ADR is off.
    if( verifyParams->AdrEnabled == false )
 804ce48:	7943      	ldrb	r3, [r0, #5]
    uint8_t status = verifyParams->Status;
 804ce4a:	7905      	ldrb	r5, [r0, #4]
    int8_t datarate = verifyParams->Datarate;
 804ce4c:	f990 8006 	ldrsb.w	r8, [r0, #6]
    int8_t txPower = verifyParams->TxPower;
 804ce50:	f990 7007 	ldrsb.w	r7, [r0, #7]
    int8_t nbRepetitions = verifyParams->NbRep;
 804ce54:	7a06      	ldrb	r6, [r0, #8]
{
 804ce56:	4604      	mov	r4, r0
 804ce58:	468b      	mov	fp, r1
 804ce5a:	4692      	mov	sl, r2
    if( verifyParams->AdrEnabled == false )
 804ce5c:	b34b      	cbz	r3, 804ceb2 <RegionCommonLinkAdrReqVerifyParams+0x70>
    int8_t nbRepetitions = verifyParams->NbRep;
 804ce5e:	b276      	sxtb	r6, r6
        nbRepetitions = verifyParams->CurrentNbRep;
        datarate =  verifyParams->CurrentDatarate;
        txPower =  verifyParams->CurrentTxPower;
    }

    if( status != 0 )
 804ce60:	b1ed      	cbz	r5, 804ce9e <RegionCommonLinkAdrReqVerifyParams+0x5c>
    {
        // Verify datarate. The variable phyParam. Value contains the minimum allowed datarate.
        if( RegionCommonChanVerifyDr( verifyParams->NbChannels, verifyParams->ChannelsMask, datarate,
 804ce62:	69a2      	ldr	r2, [r4, #24]
 804ce64:	9201      	str	r2, [sp, #4]
 804ce66:	f994 2015 	ldrsb.w	r2, [r4, #21]
 804ce6a:	9200      	str	r2, [sp, #0]
 804ce6c:	f994 3014 	ldrsb.w	r3, [r4, #20]
 804ce70:	7b20      	ldrb	r0, [r4, #12]
 804ce72:	6921      	ldr	r1, [r4, #16]
 804ce74:	4642      	mov	r2, r8
 804ce76:	f7ff ff0d 	bl	804cc94 <RegionCommonChanVerifyDr>
 804ce7a:	b908      	cbnz	r0, 804ce80 <RegionCommonLinkAdrReqVerifyParams+0x3e>
                                      verifyParams->MinDatarate, verifyParams->MaxDatarate, verifyParams->Channels  ) == false )
        {
            status &= 0xFD; // Datarate KO
 804ce7c:	f005 05fd 	and.w	r5, r5, #253	; 0xfd
        }

        // Verify tx power
        if( RegionCommonValueInRange( txPower, verifyParams->MaxTxPower, verifyParams->MinTxPower ) == 0 )
 804ce80:	f994 301d 	ldrsb.w	r3, [r4, #29]
 804ce84:	f994 201c 	ldrsb.w	r2, [r4, #28]
    if( ( value >= min ) && ( value <= max ) )
 804ce88:	42bb      	cmp	r3, r7
 804ce8a:	dc19      	bgt.n	804cec0 <RegionCommonLinkAdrReqVerifyParams+0x7e>
 804ce8c:	42ba      	cmp	r2, r7
 804ce8e:	da01      	bge.n	804ce94 <RegionCommonLinkAdrReqVerifyParams+0x52>
            { // Apply maximum TX power. Accept TX power.
                txPower = verifyParams->MaxTxPower;
            }
            else
            {
                status &= 0xFB; // TxPower KO
 804ce90:	f005 05fb 	and.w	r5, r5, #251	; 0xfb
            }
        }
    }

    // If the status is ok, verify the NbRep
    if( status == 0x07 )
 804ce94:	2d07      	cmp	r5, #7
 804ce96:	d102      	bne.n	804ce9e <RegionCommonLinkAdrReqVerifyParams+0x5c>
    {
        if( nbRepetitions == 0 )
        { // Restore the default value according to the LoRaWAN specification
            nbRepetitions = 1;
 804ce98:	2e00      	cmp	r6, #0
 804ce9a:	bf08      	it	eq
 804ce9c:	2601      	moveq	r6, #1
    *dr = datarate;
    *txPow = txPower;
    *nbRep = nbRepetitions;

    return status;
}
 804ce9e:	4628      	mov	r0, r5
    *dr = datarate;
 804cea0:	f88b 8000 	strb.w	r8, [fp]
    *txPow = txPower;
 804cea4:	f88a 7000 	strb.w	r7, [sl]
    *nbRep = nbRepetitions;
 804cea8:	f889 6000 	strb.w	r6, [r9]
}
 804ceac:	b003      	add	sp, #12
 804ceae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        nbRepetitions = verifyParams->CurrentNbRep;
 804ceb2:	f990 600b 	ldrsb.w	r6, [r0, #11]
        datarate =  verifyParams->CurrentDatarate;
 804ceb6:	f990 8009 	ldrsb.w	r8, [r0, #9]
        txPower =  verifyParams->CurrentTxPower;
 804ceba:	f990 700a 	ldrsb.w	r7, [r0, #10]
 804cebe:	e7cf      	b.n	804ce60 <RegionCommonLinkAdrReqVerifyParams+0x1e>
    if( ( value >= min ) && ( value <= max ) )
 804cec0:	461f      	mov	r7, r3
 804cec2:	e7e7      	b.n	804ce94 <RegionCommonLinkAdrReqVerifyParams+0x52>

0804cec4 <RegionCommonComputeSymbolTimeLoRa>:

double RegionCommonComputeSymbolTimeLoRa( uint8_t phyDr, uint32_t bandwidth )
{
    return ( ( double )( 1 << phyDr ) / ( double )bandwidth ) * 1000;
 804cec4:	2301      	movs	r3, #1
{
 804cec6:	b570      	push	{r4, r5, r6, lr}
    return ( ( double )( 1 << phyDr ) / ( double )bandwidth ) * 1000;
 804cec8:	fa03 f000 	lsl.w	r0, r3, r0
{
 804cecc:	460e      	mov	r6, r1
    return ( ( double )( 1 << phyDr ) / ( double )bandwidth ) * 1000;
 804cece:	f7f3 fc59 	bl	8040784 <__aeabi_i2d>
 804ced2:	4604      	mov	r4, r0
 804ced4:	4630      	mov	r0, r6
 804ced6:	460d      	mov	r5, r1
 804ced8:	f7f3 fc44 	bl	8040764 <__aeabi_ui2d>
 804cedc:	4602      	mov	r2, r0
 804cede:	460b      	mov	r3, r1
 804cee0:	4620      	mov	r0, r4
 804cee2:	4629      	mov	r1, r5
 804cee4:	f7f3 fde2 	bl	8040aac <__aeabi_ddiv>
 804cee8:	2200      	movs	r2, #0
 804ceea:	4b03      	ldr	r3, [pc, #12]	; (804cef8 <RegionCommonComputeSymbolTimeLoRa+0x34>)
 804ceec:	f7f3 fcb4 	bl	8040858 <__aeabi_dmul>
}
 804cef0:	ec41 0b10 	vmov	d0, r0, r1
 804cef4:	bd70      	pop	{r4, r5, r6, pc}
 804cef6:	bf00      	nop
 804cef8:	408f4000 	.word	0x408f4000

0804cefc <RegionCommonComputeRxWindowParameters>:
{
    return ( 8.0 / ( double )phyDr ); // 1 symbol equals 1 byte
}

void RegionCommonComputeRxWindowParameters( double tSymbol, uint8_t minRxSymbols, uint32_t rxError, uint32_t wakeUpTime, uint32_t* windowTimeout, int32_t* windowOffset )
{
 804cefc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 804cf00:	ec57 6b10 	vmov	r6, r7, d0
 804cf04:	4604      	mov	r4, r0
    *windowTimeout = MAX( ( uint32_t )ceil( ( ( 2 * minRxSymbols - 8 ) * tSymbol + 2 * rxError ) / tSymbol ), minRxSymbols ); // Computed number of symbols
 804cf06:	3804      	subs	r0, #4
 804cf08:	0040      	lsls	r0, r0, #1
{
 804cf0a:	4615      	mov	r5, r2
 804cf0c:	469a      	mov	sl, r3
 804cf0e:	468b      	mov	fp, r1
    *windowTimeout = MAX( ( uint32_t )ceil( ( ( 2 * minRxSymbols - 8 ) * tSymbol + 2 * rxError ) / tSymbol ), minRxSymbols ); // Computed number of symbols
 804cf10:	f7f3 fc38 	bl	8040784 <__aeabi_i2d>
 804cf14:	4632      	mov	r2, r6
 804cf16:	463b      	mov	r3, r7
 804cf18:	f7f3 fc9e 	bl	8040858 <__aeabi_dmul>
 804cf1c:	4680      	mov	r8, r0
 804cf1e:	ea4f 004b 	mov.w	r0, fp, lsl #1
 804cf22:	4689      	mov	r9, r1
 804cf24:	f7f3 fc1e 	bl	8040764 <__aeabi_ui2d>
 804cf28:	4602      	mov	r2, r0
 804cf2a:	460b      	mov	r3, r1
 804cf2c:	4640      	mov	r0, r8
 804cf2e:	4649      	mov	r1, r9
 804cf30:	f7f3 fadc 	bl	80404ec <__adddf3>
 804cf34:	4632      	mov	r2, r6
 804cf36:	463b      	mov	r3, r7
 804cf38:	f7f3 fdb8 	bl	8040aac <__aeabi_ddiv>
 804cf3c:	ec41 0b10 	vmov	d0, r0, r1
 804cf40:	f004 fac6 	bl	80514d0 <ceil>
 804cf44:	ec51 0b10 	vmov	r0, r1, d0
 804cf48:	f7f3 ff48 	bl	8040ddc <__aeabi_d2uiz>
 804cf4c:	4284      	cmp	r4, r0
 804cf4e:	bf38      	it	cc
 804cf50:	4604      	movcc	r4, r0
    *windowOffset = ( int32_t )ceil( ( 4.0 * tSymbol ) - ( ( *windowTimeout * tSymbol ) / 2.0 ) - wakeUpTime );
 804cf52:	2200      	movs	r2, #0
 804cf54:	4b18      	ldr	r3, [pc, #96]	; (804cfb8 <RegionCommonComputeRxWindowParameters+0xbc>)
    *windowTimeout = MAX( ( uint32_t )ceil( ( ( 2 * minRxSymbols - 8 ) * tSymbol + 2 * rxError ) / tSymbol ), minRxSymbols ); // Computed number of symbols
 804cf56:	f8ca 4000 	str.w	r4, [sl]
    *windowOffset = ( int32_t )ceil( ( 4.0 * tSymbol ) - ( ( *windowTimeout * tSymbol ) / 2.0 ) - wakeUpTime );
 804cf5a:	4630      	mov	r0, r6
 804cf5c:	4639      	mov	r1, r7
 804cf5e:	f7f3 fc7b 	bl	8040858 <__aeabi_dmul>
 804cf62:	4680      	mov	r8, r0
 804cf64:	4620      	mov	r0, r4
 804cf66:	4689      	mov	r9, r1
 804cf68:	f7f3 fbfc 	bl	8040764 <__aeabi_ui2d>
 804cf6c:	4632      	mov	r2, r6
 804cf6e:	463b      	mov	r3, r7
 804cf70:	f7f3 fc72 	bl	8040858 <__aeabi_dmul>
 804cf74:	2200      	movs	r2, #0
 804cf76:	4b11      	ldr	r3, [pc, #68]	; (804cfbc <RegionCommonComputeRxWindowParameters+0xc0>)
 804cf78:	f7f3 fc6e 	bl	8040858 <__aeabi_dmul>
 804cf7c:	4602      	mov	r2, r0
 804cf7e:	460b      	mov	r3, r1
 804cf80:	4640      	mov	r0, r8
 804cf82:	4649      	mov	r1, r9
 804cf84:	f7f3 fab0 	bl	80404e8 <__aeabi_dsub>
 804cf88:	4606      	mov	r6, r0
 804cf8a:	4628      	mov	r0, r5
 804cf8c:	460f      	mov	r7, r1
 804cf8e:	f7f3 fbe9 	bl	8040764 <__aeabi_ui2d>
 804cf92:	460b      	mov	r3, r1
 804cf94:	4602      	mov	r2, r0
 804cf96:	4639      	mov	r1, r7
 804cf98:	4630      	mov	r0, r6
 804cf9a:	f7f3 faa5 	bl	80404e8 <__aeabi_dsub>
 804cf9e:	ec41 0b10 	vmov	d0, r0, r1
 804cfa2:	f004 fa95 	bl	80514d0 <ceil>
 804cfa6:	ec51 0b10 	vmov	r0, r1, d0
 804cfaa:	f7f3 feef 	bl	8040d8c <__aeabi_d2iz>
 804cfae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 804cfb0:	6018      	str	r0, [r3, #0]
}
 804cfb2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 804cfb6:	bf00      	nop
 804cfb8:	40100000 	.word	0x40100000
 804cfbc:	3fe00000 	.word	0x3fe00000

0804cfc0 <RegionCommonComputeTxPower>:

int8_t RegionCommonComputeTxPower( int8_t txPowerIndex, float maxEirp, float antennaGain )
{
    int8_t phyTxPower = 0;

    phyTxPower = ( int8_t )floor( ( maxEirp - ( txPowerIndex * 2U ) ) - antennaGain );
 804cfc0:	0040      	lsls	r0, r0, #1
 804cfc2:	ee07 0a90 	vmov	s15, r0
 804cfc6:	eef8 7a67 	vcvt.f32.u32	s15, s15
{
 804cfca:	b508      	push	{r3, lr}
    phyTxPower = ( int8_t )floor( ( maxEirp - ( txPowerIndex * 2U ) ) - antennaGain );
 804cfcc:	ee30 0a67 	vsub.f32	s0, s0, s15
 804cfd0:	ee70 7a60 	vsub.f32	s15, s0, s1
 804cfd4:	ee17 0a90 	vmov	r0, s15
 804cfd8:	f7f3 fbe6 	bl	80407a8 <__aeabi_f2d>
 804cfdc:	ec41 0b10 	vmov	d0, r0, r1
 804cfe0:	f004 faf6 	bl	80515d0 <floor>
 804cfe4:	ec51 0b10 	vmov	r0, r1, d0
 804cfe8:	f7f3 fed0 	bl	8040d8c <__aeabi_d2iz>

    return phyTxPower;
}
 804cfec:	b240      	sxtb	r0, r0
 804cfee:	bd08      	pop	{r3, pc}

0804cff0 <RegionCommonCalcBackOff>:

void RegionCommonCalcBackOff( RegionCommonCalcBackOffParams_t* calcBackOffParams )
{
 804cff0:	b570      	push	{r4, r5, r6, lr}
    uint8_t bandIdx = calcBackOffParams->Channels[calcBackOffParams->Channel].Band;
 804cff2:	7ac3      	ldrb	r3, [r0, #11]
 804cff4:	6802      	ldr	r2, [r0, #0]
 804cff6:	7a86      	ldrb	r6, [r0, #10]
 804cff8:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 804cffc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    uint16_t dutyCycle = calcBackOffParams->Bands[bandIdx].DCycle;
 804d000:	6842      	ldr	r2, [r0, #4]
 804d002:	7a5b      	ldrb	r3, [r3, #9]
 804d004:	011b      	lsls	r3, r3, #4
 804d006:	18d5      	adds	r5, r2, r3
 804d008:	5ad1      	ldrh	r1, [r2, r3]
    uint16_t joinDutyCycle = 0;

    // Reset time-off to initial value.
    calcBackOffParams->Bands[bandIdx].TimeOff = 0;
 804d00a:	2300      	movs	r3, #0
 804d00c:	60eb      	str	r3, [r5, #12]

    if( calcBackOffParams->Joined == false )
 804d00e:	7a43      	ldrb	r3, [r0, #9]
{
 804d010:	4604      	mov	r4, r0
    if( calcBackOffParams->Joined == false )
 804d012:	b973      	cbnz	r3, 804d032 <RegionCommonCalcBackOff+0x42>
    {
        // Get the join duty cycle
        joinDutyCycle = RegionCommonGetJoinDc( calcBackOffParams->ElapsedTime );
 804d014:	68c0      	ldr	r0, [r0, #12]
 804d016:	f7ff fe2b 	bl	804cc70 <RegionCommonGetJoinDc>
        // Apply the most restricting duty cycle
        dutyCycle = MAX( dutyCycle, joinDutyCycle );
        // Reset the timeoff if the last frame was not a join request and when the duty cycle is not enabled
        if( ( calcBackOffParams->DutyCycleEnabled == false ) && ( calcBackOffParams->LastTxIsJoinRequest == false ) )
 804d01a:	b90e      	cbnz	r6, 804d020 <RegionCommonCalcBackOff+0x30>
 804d01c:	7a23      	ldrb	r3, [r4, #8]
 804d01e:	b153      	cbz	r3, 804d036 <RegionCommonCalcBackOff+0x46>
        dutyCycle = MAX( dutyCycle, joinDutyCycle );
 804d020:	4281      	cmp	r1, r0
 804d022:	bf38      	it	cc
 804d024:	4601      	movcc	r1, r0
            calcBackOffParams->Bands[bandIdx].TimeOff = 0;
        }
        else
        {
            // Apply band time-off.
            calcBackOffParams->Bands[bandIdx].TimeOff = calcBackOffParams->TxTimeOnAir * dutyCycle - calcBackOffParams->TxTimeOnAir;
 804d026:	b289      	uxth	r1, r1
    }
    else
    {
        if( calcBackOffParams->DutyCycleEnabled == true )
        {
            calcBackOffParams->Bands[bandIdx].TimeOff = calcBackOffParams->TxTimeOnAir * dutyCycle - calcBackOffParams->TxTimeOnAir;
 804d028:	6923      	ldr	r3, [r4, #16]
 804d02a:	3901      	subs	r1, #1
 804d02c:	4359      	muls	r1, r3
 804d02e:	60e9      	str	r1, [r5, #12]
        else
        {
            calcBackOffParams->Bands[bandIdx].TimeOff = 0;
        }
    }
}
 804d030:	e001      	b.n	804d036 <RegionCommonCalcBackOff+0x46>
        if( calcBackOffParams->DutyCycleEnabled == true )
 804d032:	2e00      	cmp	r6, #0
 804d034:	d1f8      	bne.n	804d028 <RegionCommonCalcBackOff+0x38>
}
 804d036:	bd70      	pop	{r4, r5, r6, pc}

0804d038 <certif_tx>:
  certifParam.DemodMargin = mlmeConfirm->DemodMargin;
  certifParam.NbGateways = mlmeConfirm->NbGateways;
}

static bool certif_tx( void )
{
 804d038:	b510      	push	{r4, lr}
  McpsReq_t mcpsReq;
  LoRaMacTxInfo_t txInfo;
  
  if( certifParam.LinkCheck == true )
 804d03a:	4c2a      	ldr	r4, [pc, #168]	; (804d0e4 <certif_tx+0xac>)
 804d03c:	f894 30f8 	ldrb.w	r3, [r4, #248]	; 0xf8
{
 804d040:	b086      	sub	sp, #24
  if( certifParam.LinkCheck == true )
 804d042:	b17b      	cbz	r3, 804d064 <certif_tx+0x2c>
  {
    certifParam.LinkCheck = false;
 804d044:	2300      	movs	r3, #0
 804d046:	f884 30f8 	strb.w	r3, [r4, #248]	; 0xf8
    certifParam.DataBufferSize = 3;
 804d04a:	2303      	movs	r3, #3
 804d04c:	70e3      	strb	r3, [r4, #3]
    certifParam.DataBuffer[0] = 5;
 804d04e:	2305      	movs	r3, #5
 804d050:	7123      	strb	r3, [r4, #4]
    certifParam.DataBuffer[1] = certifParam.DemodMargin;
 804d052:	f894 30f9 	ldrb.w	r3, [r4, #249]	; 0xf9
 804d056:	7163      	strb	r3, [r4, #5]
    certifParam.DataBuffer[2] = certifParam.NbGateways;
 804d058:	f894 30fa 	ldrb.w	r3, [r4, #250]	; 0xfa
 804d05c:	71a3      	strb	r3, [r4, #6]
  else
  {
    switch( certifParam.State )
    {
    case 4:
      certifParam.State = 1;
 804d05e:	2301      	movs	r3, #1
 804d060:	7063      	strb	r3, [r4, #1]
      break;
 804d062:	e004      	b.n	804d06e <certif_tx+0x36>
    switch( certifParam.State )
 804d064:	7863      	ldrb	r3, [r4, #1]
 804d066:	2b01      	cmp	r3, #1
 804d068:	d019      	beq.n	804d09e <certif_tx+0x66>
 804d06a:	2b04      	cmp	r3, #4
 804d06c:	d0f7      	beq.n	804d05e <certif_tx+0x26>
      certifParam.DataBuffer[1] = certifParam.DownLinkCounter;
      break;
    }
  }
    
  if( LoRaMacQueryTxPossible( certifParam.DataBufferSize, &txInfo ) != LORAMAC_STATUS_OK )
 804d06e:	a901      	add	r1, sp, #4
 804d070:	78e0      	ldrb	r0, [r4, #3]
 804d072:	f7fd fae1 	bl	804a638 <LoRaMacQueryTxPossible>
 804d076:	b1d0      	cbz	r0, 804d0ae <certif_tx+0x76>
  {
      // Send empty frame in order to flush MAC commands
      mcpsReq.Type = MCPS_UNCONFIRMED;
 804d078:	2300      	movs	r3, #0
 804d07a:	f88d 3008 	strb.w	r3, [sp, #8]
      mcpsReq.Req.Unconfirmed.fBuffer = NULL;
 804d07e:	9304      	str	r3, [sp, #16]
      mcpsReq.Req.Unconfirmed.fBufferSize = 0;
 804d080:	f8ad 3014 	strh.w	r3, [sp, #20]
      {
          mcpsReq.Type = MCPS_UNCONFIRMED;
          mcpsReq.Req.Unconfirmed.fPort = CERTIF_PORT;
          mcpsReq.Req.Unconfirmed.fBufferSize = certifParam.DataBufferSize;
          mcpsReq.Req.Unconfirmed.fBuffer = &(certifParam.DataBuffer);
          mcpsReq.Req.Unconfirmed.Datarate = DR_0;
 804d084:	f88d 3016 	strb.w	r3, [sp, #22]
          mcpsReq.Req.Confirmed.Datarate = DR_0;
      }
  }

  /*cerification test on-going*/
  TimerStart( &CertifTxNextPacketTimer );
 804d088:	4817      	ldr	r0, [pc, #92]	; (804d0e8 <certif_tx+0xb0>)
 804d08a:	f000 fd8b 	bl	804dba4 <TimerStart>
	
  if( LoRaMacMcpsRequest( &mcpsReq ) == LORAMAC_STATUS_OK )
 804d08e:	a802      	add	r0, sp, #8
 804d090:	f7fd ff4a 	bl	804af28 <LoRaMacMcpsRequest>
  {
      return false;
  }
    return true;
}
 804d094:	3000      	adds	r0, #0
 804d096:	bf18      	it	ne
 804d098:	2001      	movne	r0, #1
 804d09a:	b006      	add	sp, #24
 804d09c:	bd10      	pop	{r4, pc}
      certifParam.DataBufferSize = 2;
 804d09e:	2302      	movs	r3, #2
 804d0a0:	70e3      	strb	r3, [r4, #3]
      certifParam.DataBuffer[0] = certifParam.DownLinkCounter >> 8;
 804d0a2:	f8b4 30f6 	ldrh.w	r3, [r4, #246]	; 0xf6
      certifParam.DataBuffer[1] = certifParam.DownLinkCounter;
 804d0a6:	7163      	strb	r3, [r4, #5]
      certifParam.DataBuffer[0] = certifParam.DownLinkCounter >> 8;
 804d0a8:	0a1a      	lsrs	r2, r3, #8
 804d0aa:	7122      	strb	r2, [r4, #4]
      break;
 804d0ac:	e7df      	b.n	804d06e <certif_tx+0x36>
      if( IsTxConfirmed == LORAWAN_UNCONFIRMED_MSG )
 804d0ae:	f894 30fc 	ldrb.w	r3, [r4, #252]	; 0xfc
 804d0b2:	78e1      	ldrb	r1, [r4, #3]
 804d0b4:	4a0d      	ldr	r2, [pc, #52]	; (804d0ec <certif_tx+0xb4>)
 804d0b6:	20e0      	movs	r0, #224	; 0xe0
 804d0b8:	b93b      	cbnz	r3, 804d0ca <certif_tx+0x92>
          mcpsReq.Type = MCPS_UNCONFIRMED;
 804d0ba:	f88d 3008 	strb.w	r3, [sp, #8]
          mcpsReq.Req.Unconfirmed.fPort = CERTIF_PORT;
 804d0be:	f88d 000c 	strb.w	r0, [sp, #12]
          mcpsReq.Req.Unconfirmed.fBufferSize = certifParam.DataBufferSize;
 804d0c2:	f8ad 1014 	strh.w	r1, [sp, #20]
          mcpsReq.Req.Unconfirmed.fBuffer = &(certifParam.DataBuffer);
 804d0c6:	9204      	str	r2, [sp, #16]
 804d0c8:	e7dc      	b.n	804d084 <certif_tx+0x4c>
          mcpsReq.Type = MCPS_CONFIRMED;
 804d0ca:	2301      	movs	r3, #1
 804d0cc:	f88d 3008 	strb.w	r3, [sp, #8]
          mcpsReq.Req.Confirmed.Datarate = DR_0;
 804d0d0:	f44f 6300 	mov.w	r3, #2048	; 0x800
          mcpsReq.Req.Confirmed.fPort = CERTIF_PORT;
 804d0d4:	f88d 000c 	strb.w	r0, [sp, #12]
          mcpsReq.Req.Confirmed.fBufferSize = certifParam.DataBufferSize;
 804d0d8:	f8ad 1014 	strh.w	r1, [sp, #20]
          mcpsReq.Req.Confirmed.fBuffer = &(certifParam.DataBuffer);
 804d0dc:	9204      	str	r2, [sp, #16]
          mcpsReq.Req.Confirmed.Datarate = DR_0;
 804d0de:	f8ad 3016 	strh.w	r3, [sp, #22]
 804d0e2:	e7d1      	b.n	804d088 <certif_tx+0x50>
 804d0e4:	2000de00 	.word	0x2000de00
 804d0e8:	2000df00 	.word	0x2000df00
 804d0ec:	2000de04 	.word	0x2000de04

0804d0f0 <OnCertifTxNextPacketTimerEvent>:
/*!
 * \brief Function executed on TxNextPacket Timeout event
 */
static void OnCertifTxNextPacketTimerEvent( void* context )
{
    certif_tx( );
 804d0f0:	f7ff bfa2 	b.w	804d038 <certif_tx>

0804d0f4 <certif_running>:
}
 804d0f4:	4b01      	ldr	r3, [pc, #4]	; (804d0fc <certif_running+0x8>)
 804d0f6:	7818      	ldrb	r0, [r3, #0]
 804d0f8:	4770      	bx	lr
 804d0fa:	bf00      	nop
 804d0fc:	2000de00 	.word	0x2000de00

0804d100 <certif_DownLinkIncrement>:
    certifParam.DownLinkCounter++;
 804d100:	4a03      	ldr	r2, [pc, #12]	; (804d110 <certif_DownLinkIncrement+0x10>)
 804d102:	f8b2 30f6 	ldrh.w	r3, [r2, #246]	; 0xf6
 804d106:	3301      	adds	r3, #1
 804d108:	f8a2 30f6 	strh.w	r3, [r2, #246]	; 0xf6
}
 804d10c:	4770      	bx	lr
 804d10e:	bf00      	nop
 804d110:	2000de00 	.word	0x2000de00

0804d114 <certif_linkCheck>:
  certifParam.LinkCheck = true;
 804d114:	4b05      	ldr	r3, [pc, #20]	; (804d12c <certif_linkCheck+0x18>)
 804d116:	2201      	movs	r2, #1
 804d118:	f883 20f8 	strb.w	r2, [r3, #248]	; 0xf8
  certifParam.DemodMargin = mlmeConfirm->DemodMargin;
 804d11c:	7a02      	ldrb	r2, [r0, #8]
 804d11e:	f883 20f9 	strb.w	r2, [r3, #249]	; 0xf9
  certifParam.NbGateways = mlmeConfirm->NbGateways;
 804d122:	7a42      	ldrb	r2, [r0, #9]
 804d124:	f883 20fa 	strb.w	r2, [r3, #250]	; 0xfa
}
 804d128:	4770      	bx	lr
 804d12a:	bf00      	nop
 804d12c:	2000de00 	.word	0x2000de00

0804d130 <certif_rx>:
{
 804d130:	b5f0      	push	{r4, r5, r6, r7, lr}
  if( certifParam.Running == false )
 804d132:	4c63      	ldr	r4, [pc, #396]	; (804d2c0 <certif_rx+0x190>)
 804d134:	7823      	ldrb	r3, [r4, #0]
{
 804d136:	b08d      	sub	sp, #52	; 0x34
 804d138:	460e      	mov	r6, r1
  if( certifParam.Running == false )
 804d13a:	2b00      	cmp	r3, #0
 804d13c:	d142      	bne.n	804d1c4 <certif_rx+0x94>
      if( ( mcpsIndication->BufferSize == 4 ) &&
 804d13e:	7b07      	ldrb	r7, [r0, #12]
 804d140:	2f04      	cmp	r7, #4
 804d142:	d13a      	bne.n	804d1ba <certif_rx+0x8a>
          ( mcpsIndication->Buffer[0] == 0x01 ) &&
 804d144:	6882      	ldr	r2, [r0, #8]
      if( ( mcpsIndication->BufferSize == 4 ) &&
 804d146:	7811      	ldrb	r1, [r2, #0]
 804d148:	2901      	cmp	r1, #1
 804d14a:	d136      	bne.n	804d1ba <certif_rx+0x8a>
          ( mcpsIndication->Buffer[0] == 0x01 ) &&
 804d14c:	7851      	ldrb	r1, [r2, #1]
 804d14e:	2901      	cmp	r1, #1
 804d150:	d133      	bne.n	804d1ba <certif_rx+0x8a>
          ( mcpsIndication->Buffer[1] == 0x01 ) &&
 804d152:	7891      	ldrb	r1, [r2, #2]
 804d154:	2901      	cmp	r1, #1
 804d156:	d130      	bne.n	804d1ba <certif_rx+0x8a>
          ( mcpsIndication->Buffer[2] == 0x01 ) &&
 804d158:	78d6      	ldrb	r6, [r2, #3]
 804d15a:	2e01      	cmp	r6, #1
 804d15c:	d12d      	bne.n	804d1ba <certif_rx+0x8a>
          mibReq.Type = MIB_ADR;
 804d15e:	ad0c      	add	r5, sp, #48	; 0x30
          certifParam.DataBufferSize = 2;
 804d160:	2202      	movs	r2, #2
          mibReq.Type = MIB_ADR;
 804d162:	f805 7d20 	strb.w	r7, [r5, #-32]!
          LoRaMacMibGetRequestConfirm( &mibReq );
 804d166:	4628      	mov	r0, r5
          certifParam.DataBufferSize = 2;
 804d168:	70e2      	strb	r2, [r4, #3]
          IsTxConfirmed = LORAWAN_UNCONFIRMED_MSG;
 804d16a:	f884 30fc 	strb.w	r3, [r4, #252]	; 0xfc
          certifParam.DownLinkCounter = 0;
 804d16e:	f8a4 30f6 	strh.w	r3, [r4, #246]	; 0xf6
          certifParam.LinkCheck = false;
 804d172:	f884 30f8 	strb.w	r3, [r4, #248]	; 0xf8
          certifParam.DemodMargin = 0;
 804d176:	f884 30f9 	strb.w	r3, [r4, #249]	; 0xf9
          certifParam.NbGateways = 0;
 804d17a:	f884 30fa 	strb.w	r3, [r4, #250]	; 0xfa
          certifParam.Running = true;
 804d17e:	7026      	strb	r6, [r4, #0]
          certifParam.State = 1;
 804d180:	7066      	strb	r6, [r4, #1]
          LoRaMacMibGetRequestConfirm( &mibReq );
 804d182:	f7fd fab9 	bl	804a6f8 <LoRaMacMibGetRequestConfirm>
          AdrEnableInit=mibReq.Param.AdrEnable;
 804d186:	f89d 3014 	ldrb.w	r3, [sp, #20]
 804d18a:	f884 3118 	strb.w	r3, [r4, #280]	; 0x118
          LoRaMacMibSetRequestConfirm( &mibReq );
 804d18e:	4628      	mov	r0, r5
          mibReq.Type = MIB_ADR;
 804d190:	f88d 7010 	strb.w	r7, [sp, #16]
          mibReq.Param.AdrEnable = true;
 804d194:	f88d 6014 	strb.w	r6, [sp, #20]
          LoRaMacMibSetRequestConfirm( &mibReq );
 804d198:	f7fd fb8a 	bl	804a8b0 <LoRaMacMibSetRequestConfirm>
        TimerInit( &CertifTxNextPacketTimer, OnCertifTxNextPacketTimerEvent );
 804d19c:	4949      	ldr	r1, [pc, #292]	; (804d2c4 <certif_rx+0x194>)
 804d19e:	f504 7080 	add.w	r0, r4, #256	; 0x100
 804d1a2:	f000 fcf5 	bl	804db90 <TimerInit>
        TimerSetValue( &CertifTxNextPacketTimer,  TEST_TX_DUTYCYCLE); 
 804d1a6:	f241 3188 	movw	r1, #5000	; 0x1388
 804d1aa:	f504 7080 	add.w	r0, r4, #256	; 0x100
 804d1ae:	f000 fd93 	bl	804dcd8 <TimerSetValue>
        certif_tx( );
 804d1b2:	f7ff ff41 	bl	804d038 <certif_tx>
    if ( certifParam.Running == false )
 804d1b6:	7823      	ldrb	r3, [r4, #0]
 804d1b8:	b913      	cbnz	r3, 804d1c0 <certif_rx+0x90>
      TimerStop( &CertifTxNextPacketTimer );
 804d1ba:	4843      	ldr	r0, [pc, #268]	; (804d2c8 <certif_rx+0x198>)
 804d1bc:	f000 fd64 	bl	804dc88 <TimerStop>
}
 804d1c0:	b00d      	add	sp, #52	; 0x34
 804d1c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
      certifParam.State = mcpsIndication->Buffer[0];
 804d1c4:	6883      	ldr	r3, [r0, #8]
 804d1c6:	781a      	ldrb	r2, [r3, #0]
 804d1c8:	7062      	strb	r2, [r4, #1]
      switch( certifParam.State )
 804d1ca:	2a08      	cmp	r2, #8
 804d1cc:	d8f3      	bhi.n	804d1b6 <certif_rx+0x86>
 804d1ce:	e8df f002 	tbb	[pc, r2]
 804d1d2:	1405      	.short	0x1405
 804d1d4:	2f211c17 	.word	0x2f211c17
 804d1d8:	4b34      	.short	0x4b34
 804d1da:	74          	.byte	0x74
 804d1db:	00          	.byte	0x00
          certifParam.DownLinkCounter = 0;
 804d1dc:	2300      	movs	r3, #0
 804d1de:	f8a4 30f6 	strh.w	r3, [r4, #246]	; 0xf6
          certifParam.Running = false;
 804d1e2:	7023      	strb	r3, [r4, #0]
          mibReq.Type = MIB_ADR;
 804d1e4:	2304      	movs	r3, #4
 804d1e6:	f88d 3010 	strb.w	r3, [sp, #16]
          LoRaMacMibSetRequestConfirm( &mibReq );
 804d1ea:	a804      	add	r0, sp, #16
          mibReq.Param.AdrEnable = AdrEnableInit;
 804d1ec:	f894 3118 	ldrb.w	r3, [r4, #280]	; 0x118
 804d1f0:	f88d 3014 	strb.w	r3, [sp, #20]
          LoRaMacMibSetRequestConfirm( &mibReq );
 804d1f4:	f7fd fb5c 	bl	804a8b0 <LoRaMacMibSetRequestConfirm>
 804d1f8:	e7dd      	b.n	804d1b6 <certif_rx+0x86>
          certifParam.DataBufferSize = 2;
 804d1fa:	2302      	movs	r3, #2
 804d1fc:	70e3      	strb	r3, [r4, #3]
          break;
 804d1fe:	e7da      	b.n	804d1b6 <certif_rx+0x86>
          IsTxConfirmed = LORAWAN_CONFIRMED_MSG;
 804d200:	2301      	movs	r3, #1
 804d202:	f884 30fc 	strb.w	r3, [r4, #252]	; 0xfc
          certifParam.State = 1;
 804d206:	7063      	strb	r3, [r4, #1]
          break;
 804d208:	e7d5      	b.n	804d1b6 <certif_rx+0x86>
          IsTxConfirmed = LORAWAN_UNCONFIRMED_MSG;
 804d20a:	2300      	movs	r3, #0
 804d20c:	f884 30fc 	strb.w	r3, [r4, #252]	; 0xfc
          certifParam.State = 1;
 804d210:	2301      	movs	r3, #1
 804d212:	e7f8      	b.n	804d206 <certif_rx+0xd6>
          certifParam.DataBufferSize = mcpsIndication->BufferSize;
 804d214:	7b05      	ldrb	r5, [r0, #12]
 804d216:	70e5      	strb	r5, [r4, #3]
          certifParam.DataBuffer[0] = 4;
 804d218:	2204      	movs	r2, #4
 804d21a:	7122      	strb	r2, [r4, #4]
          for( uint8_t i = 1; i < certifParam.DataBufferSize; i++ )
 804d21c:	2200      	movs	r2, #0
 804d21e:	3201      	adds	r2, #1
 804d220:	b2d1      	uxtb	r1, r2
 804d222:	428d      	cmp	r5, r1
 804d224:	d9c7      	bls.n	804d1b6 <certif_rx+0x86>
              certifParam.DataBuffer[i] = mcpsIndication->Buffer[i] + 1;
 804d226:	5c98      	ldrb	r0, [r3, r2]
 804d228:	18a1      	adds	r1, r4, r2
 804d22a:	3001      	adds	r0, #1
 804d22c:	7108      	strb	r0, [r1, #4]
 804d22e:	e7f6      	b.n	804d21e <certif_rx+0xee>
          mlmeReq.Type = MLME_LINK_CHECK;
 804d230:	a80c      	add	r0, sp, #48	; 0x30
 804d232:	2303      	movs	r3, #3
          mlmeReq.Type = MLME_DEVICE_TIME;
 804d234:	f800 3d20 	strb.w	r3, [r0, #-32]!
 804d238:	e013      	b.n	804d262 <certif_rx+0x132>
            mibReq.Type = MIB_ADR;
 804d23a:	2304      	movs	r3, #4
            certifParam.DownLinkCounter = 0;
 804d23c:	2500      	movs	r5, #0
            mibReq.Type = MIB_ADR;
 804d23e:	f88d 3010 	strb.w	r3, [sp, #16]
            LoRaMacMibSetRequestConfirm( &mibReq );
 804d242:	a804      	add	r0, sp, #16
            mibReq.Param.AdrEnable = AdrEnableInit;
 804d244:	f894 3118 	ldrb.w	r3, [r4, #280]	; 0x118
 804d248:	f88d 3014 	strb.w	r3, [sp, #20]
            certifParam.DownLinkCounter = 0;
 804d24c:	f8a4 50f6 	strh.w	r5, [r4, #246]	; 0xf6
            certifParam.Running = false;
 804d250:	7025      	strb	r5, [r4, #0]
            LoRaMacMibSetRequestConfirm( &mibReq );
 804d252:	f7fd fb2d 	bl	804a8b0 <LoRaMacMibSetRequestConfirm>
            mlmeReq.Req.Join = *JoinParameters;
 804d256:	7833      	ldrb	r3, [r6, #0]
            mlmeReq.Type = MLME_JOIN;
 804d258:	f88d 5000 	strb.w	r5, [sp]
            mlmeReq.Req.Join = *JoinParameters;
 804d25c:	f88d 3004 	strb.w	r3, [sp, #4]
            LoRaMacMlmeRequest( &mlmeReq );
 804d260:	4668      	mov	r0, sp
          LoRaMacMlmeRequest( &mlmeReq );
 804d262:	f7fd fd7b 	bl	804ad5c <LoRaMacMlmeRequest>
 804d266:	e7a6      	b.n	804d1b6 <certif_rx+0x86>
          if( mcpsIndication->BufferSize == 3 )
 804d268:	7b02      	ldrb	r2, [r0, #12]
 804d26a:	2a03      	cmp	r2, #3
 804d26c:	d10c      	bne.n	804d288 <certif_rx+0x158>
              mlmeReq.Type = MLME_TXCW;
 804d26e:	2204      	movs	r2, #4
 804d270:	f88d 2010 	strb.w	r2, [sp, #16]
              mlmeReq.Req.TxCw.Timeout = ( uint16_t )( ( mcpsIndication->Buffer[1] << 8 ) | mcpsIndication->Buffer[2] );
 804d274:	785a      	ldrb	r2, [r3, #1]
 804d276:	789b      	ldrb	r3, [r3, #2]
 804d278:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 804d27c:	f8ad 3014 	strh.w	r3, [sp, #20]
              LoRaMacMlmeRequest( &mlmeReq );
 804d280:	a804      	add	r0, sp, #16
 804d282:	f7fd fd6b 	bl	804ad5c <LoRaMacMlmeRequest>
 804d286:	e7c3      	b.n	804d210 <certif_rx+0xe0>
          else if( mcpsIndication->BufferSize == 7 )
 804d288:	2a07      	cmp	r2, #7
 804d28a:	d1c1      	bne.n	804d210 <certif_rx+0xe0>
              mlmeReq.Type = MLME_TXCW_1;
 804d28c:	2205      	movs	r2, #5
 804d28e:	f88d 2010 	strb.w	r2, [sp, #16]
              mlmeReq.Req.TxCw.Timeout = ( uint16_t )( ( mcpsIndication->Buffer[1] << 8 ) | mcpsIndication->Buffer[2] );
 804d292:	7859      	ldrb	r1, [r3, #1]
 804d294:	789a      	ldrb	r2, [r3, #2]
 804d296:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 804d29a:	f8ad 2014 	strh.w	r2, [sp, #20]
              mlmeReq.Req.TxCw.Frequency = ( uint32_t )( ( mcpsIndication->Buffer[3] << 16 ) | ( mcpsIndication->Buffer[4] << 8 ) | mcpsIndication->Buffer[5] ) * 100;
 804d29e:	791a      	ldrb	r2, [r3, #4]
 804d2a0:	78d9      	ldrb	r1, [r3, #3]
 804d2a2:	0212      	lsls	r2, r2, #8
 804d2a4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 804d2a8:	7959      	ldrb	r1, [r3, #5]
 804d2aa:	430a      	orrs	r2, r1
 804d2ac:	2164      	movs	r1, #100	; 0x64
 804d2ae:	434a      	muls	r2, r1
 804d2b0:	9206      	str	r2, [sp, #24]
              mlmeReq.Req.TxCw.Power = mcpsIndication->Buffer[6];
 804d2b2:	799b      	ldrb	r3, [r3, #6]
 804d2b4:	f88d 301c 	strb.w	r3, [sp, #28]
 804d2b8:	e7e2      	b.n	804d280 <certif_rx+0x150>
          mlmeReq.Type = MLME_DEVICE_TIME;
 804d2ba:	a80c      	add	r0, sp, #48	; 0x30
 804d2bc:	2309      	movs	r3, #9
 804d2be:	e7b9      	b.n	804d234 <certif_rx+0x104>
 804d2c0:	2000de00 	.word	0x2000de00
 804d2c4:	0804d0f1 	.word	0x0804d0f1
 804d2c8:	2000df00 	.word	0x2000df00

0804d2cc <MlmeIndication>:
    MibRequestConfirm_t mibReq;
#endif /* LORAMAC_CLASSB_ENABLED */

    TVL2( PRINTNOW(); PRINTF("APP> MLMEInd STATUS: %s\r\n", EventInfoStatusStrings[MlmeIndication->Status] );    )

    switch( MlmeIndication->MlmeIndication )
 804d2cc:	7803      	ldrb	r3, [r0, #0]
 804d2ce:	2b06      	cmp	r3, #6
 804d2d0:	d103      	bne.n	804d2da <MlmeIndication+0xe>
    {
        case MLME_SCHEDULE_UPLINK:
        {
            // The MAC signals that we shall provide an uplink as soon as possible
            LoRaMainCallbacks->LORA_TxNeeded( );			
 804d2d2:	4b02      	ldr	r3, [pc, #8]	; (804d2dc <MlmeIndication+0x10>)
 804d2d4:	681b      	ldr	r3, [r3, #0]
 804d2d6:	69db      	ldr	r3, [r3, #28]
 804d2d8:	4718      	bx	r3
        }
#endif /* LORAMAC_CLASSB_ENABLED */
        default:
            break;
    }
}
 804d2da:	4770      	bx	lr
 804d2dc:	2000df1c 	.word	0x2000df1c

0804d2e0 <McpsIndication>:
{
 804d2e0:	b570      	push	{r4, r5, r6, lr}
    if( mcpsIndication->Status != LORAMAC_EVENT_INFO_STATUS_OK )
 804d2e2:	7843      	ldrb	r3, [r0, #1]
{
 804d2e4:	b08e      	sub	sp, #56	; 0x38
 804d2e6:	4604      	mov	r4, r0
    if( mcpsIndication->Status != LORAMAC_EVENT_INFO_STATUS_OK )
 804d2e8:	2b00      	cmp	r3, #0
 804d2ea:	d136      	bne.n	804d35a <McpsIndication+0x7a>
    if( mcpsIndication->FramePending == true )
 804d2ec:	7943      	ldrb	r3, [r0, #5]
 804d2ee:	2b01      	cmp	r3, #1
 804d2f0:	d103      	bne.n	804d2fa <McpsIndication+0x1a>
        LoRaMainCallbacks->LORA_TxNeeded( );
 804d2f2:	4b22      	ldr	r3, [pc, #136]	; (804d37c <McpsIndication+0x9c>)
 804d2f4:	681b      	ldr	r3, [r3, #0]
 804d2f6:	69db      	ldr	r3, [r3, #28]
 804d2f8:	4798      	blx	r3
    if (certif_running() == true )
 804d2fa:	f7ff fefb 	bl	804d0f4 <certif_running>
 804d2fe:	b108      	cbz	r0, 804d304 <McpsIndication+0x24>
      certif_DownLinkIncrement( );
 804d300:	f7ff fefe 	bl	804d100 <certif_DownLinkIncrement>
    if( mcpsIndication->RxData == true )
 804d304:	7b63      	ldrb	r3, [r4, #13]
 804d306:	b133      	cbz	r3, 804d316 <McpsIndication+0x36>
      switch( mcpsIndication->Port )
 804d308:	78e3      	ldrb	r3, [r4, #3]
 804d30a:	2be0      	cmp	r3, #224	; 0xe0
 804d30c:	d127      	bne.n	804d35e <McpsIndication+0x7e>
          certif_rx( mcpsIndication, &JoinParameters );
 804d30e:	491c      	ldr	r1, [pc, #112]	; (804d380 <McpsIndication+0xa0>)
 804d310:	4620      	mov	r0, r4
 804d312:	f7ff ff0d 	bl	804d130 <certif_rx>
} 


static void TraceDownLinkFrame(McpsIndication_t *mcpsIndication)
{
    const char *slotStrings[] = { "1", "2", "C", "Ping-Slot", "Multicast Ping-Slot" };
 804d316:	4e1b      	ldr	r6, [pc, #108]	; (804d384 <McpsIndication+0xa4>)
 804d318:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 804d31a:	ad09      	add	r5, sp, #36	; 0x24
 804d31c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 804d31e:	6833      	ldr	r3, [r6, #0]
 804d320:	602b      	str	r3, [r5, #0]
                             slotStrings[mcpsIndication->RxSlot], \
                             mcpsIndication->Port, \
                             mcpsIndication->BufferSize, \
                             mcpsIndication->Rssi, \
                             mcpsIndication->Snr );)
	PRINTNOW();
 804d322:	a807      	add	r0, sp, #28
 804d324:	f000 fbff 	bl	804db26 <SysTimeGetMcuTime>
 804d328:	f9bd 2020 	ldrsh.w	r2, [sp, #32]
 804d32c:	9907      	ldr	r1, [sp, #28]
 804d32e:	4816      	ldr	r0, [pc, #88]	; (804d388 <McpsIndication+0xa8>)
 804d330:	f000 fd34 	bl	804dd9c <TraceSend>
    PRINTF("#= D/L FRAME %lu =# RxWin %s, Port %d, data size %d, rssi %d, snr %d\r\n\r\n", \
 804d334:	7c62      	ldrb	r2, [r4, #17]
 804d336:	78e3      	ldrb	r3, [r4, #3]
 804d338:	4814      	ldr	r0, [pc, #80]	; (804d38c <McpsIndication+0xac>)
 804d33a:	a90e      	add	r1, sp, #56	; 0x38
 804d33c:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 804d340:	f994 1010 	ldrsb.w	r1, [r4, #16]
 804d344:	9102      	str	r1, [sp, #8]
 804d346:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 804d34a:	9101      	str	r1, [sp, #4]
 804d34c:	7b21      	ldrb	r1, [r4, #12]
 804d34e:	9100      	str	r1, [sp, #0]
 804d350:	f852 2c14 	ldr.w	r2, [r2, #-20]
 804d354:	6961      	ldr	r1, [r4, #20]
 804d356:	f000 fd21 	bl	804dd9c <TraceSend>
}
 804d35a:	b00e      	add	sp, #56	; 0x38
 804d35c:	bd70      	pop	{r4, r5, r6, pc}
          AppData.Port = mcpsIndication->Port;
 804d35e:	f88d 3019 	strb.w	r3, [sp, #25]
          AppData.Buff = mcpsIndication->Buffer;
 804d362:	a80e      	add	r0, sp, #56	; 0x38
          AppData.BuffSize = mcpsIndication->BufferSize;
 804d364:	7b23      	ldrb	r3, [r4, #12]
 804d366:	f88d 3018 	strb.w	r3, [sp, #24]
          AppData.Buff = mcpsIndication->Buffer;
 804d36a:	68a3      	ldr	r3, [r4, #8]
 804d36c:	f840 3d24 	str.w	r3, [r0, #-36]!
          LoRaMainCallbacks->LORA_RxData( &AppData );
 804d370:	4b02      	ldr	r3, [pc, #8]	; (804d37c <McpsIndication+0x9c>)
 804d372:	681b      	ldr	r3, [r3, #0]
 804d374:	691b      	ldr	r3, [r3, #16]
 804d376:	4798      	blx	r3
 804d378:	e7cd      	b.n	804d316 <McpsIndication+0x36>
 804d37a:	bf00      	nop
 804d37c:	2000df1c 	.word	0x2000df1c
 804d380:	2000df20 	.word	0x2000df20
 804d384:	08051d64 	.word	0x08051d64
 804d388:	08051ee6 	.word	0x08051ee6
 804d38c:	080520a8 	.word	0x080520a8

0804d390 <McpsConfirm>:
{
 804d390:	b500      	push	{lr}
 804d392:	b091      	sub	sp, #68	; 0x44
    mibReq.Type = MIB_DEVICE_CLASS;
 804d394:	a810      	add	r0, sp, #64	; 0x40
 804d396:	2300      	movs	r3, #0
 804d398:	f800 3d20 	strb.w	r3, [r0, #-32]!
    LoRaMacMibGetRequestConfirm( &mibReq );
 804d39c:	f7fd f9ac 	bl	804a6f8 <LoRaMacMibGetRequestConfirm>
    mibGet.Type  = MIB_CHANNELS_MASK;
 804d3a0:	a810      	add	r0, sp, #64	; 0x40
 804d3a2:	2324      	movs	r3, #36	; 0x24
 804d3a4:	f800 3d40 	strb.w	r3, [r0, #-64]!
    if( LoRaMacMibGetRequestConfirm( &mibGet ) == LORAMAC_STATUS_OK )
 804d3a8:	f7fd f9a6 	bl	804a6f8 <LoRaMacMibGetRequestConfirm>
}
 804d3ac:	b011      	add	sp, #68	; 0x44
 804d3ae:	f85d fb04 	ldr.w	pc, [sp], #4
	...

0804d3b4 <LORA_Init>:
{
 804d3b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint8_t devEui[] = LORAWAN_DEVICE_EUI;
 804d3b8:	4a6f      	ldr	r2, [pc, #444]	; (804d578 <LORA_Init+0x1c4>)
  LoRaParamInit = LoRaParam;
 804d3ba:	4c70      	ldr	r4, [pc, #448]	; (804d57c <LORA_Init+0x1c8>)
{
 804d3bc:	b092      	sub	sp, #72	; 0x48
 804d3be:	4605      	mov	r5, r0
 804d3c0:	460e      	mov	r6, r1
  uint8_t devEui[] = LORAWAN_DEVICE_EUI;
 804d3c2:	6810      	ldr	r0, [r2, #0]
 804d3c4:	6851      	ldr	r1, [r2, #4]
  LoRaMainCallbacks = callbacks;
 804d3c6:	6025      	str	r5, [r4, #0]
  uint8_t devEui[] = LORAWAN_DEVICE_EUI;
 804d3c8:	ab0e      	add	r3, sp, #56	; 0x38
  uint8_t joinEui[] = LORAWAN_JOIN_EUI;
 804d3ca:	f10d 0840 	add.w	r8, sp, #64	; 0x40
  uint8_t devEui[] = LORAWAN_DEVICE_EUI;
 804d3ce:	c303      	stmia	r3!, {r0, r1}
  PPRINTF( "ABP\n\r"); 
 804d3d0:	4d6b      	ldr	r5, [pc, #428]	; (804d580 <LORA_Init+0x1cc>)
  LoRaParamInit = LoRaParam;
 804d3d2:	60a6      	str	r6, [r4, #8]
  uint8_t joinEui[] = LORAWAN_JOIN_EUI;
 804d3d4:	2300      	movs	r3, #0
 804d3d6:	9310      	str	r3, [sp, #64]	; 0x40
 804d3d8:	f8c8 3004 	str.w	r3, [r8, #4]
  PPRINTF( "ABP\n\r"); 
 804d3dc:	4628      	mov	r0, r5
 804d3de:	f000 fcdd 	bl	804dd9c <TraceSend>
 804d3e2:	2800      	cmp	r0, #0
 804d3e4:	d1fa      	bne.n	804d3dc <LORA_Init+0x28>
  PPRINTF( "DevEui= %02X-%02X-%02X-%02X-%02X-%02X-%02X-%02X\n\r", HEX8(devEui));
 804d3e6:	4d67      	ldr	r5, [pc, #412]	; (804d584 <LORA_Init+0x1d0>)
 804d3e8:	f89d 003f 	ldrb.w	r0, [sp, #63]	; 0x3f
 804d3ec:	9004      	str	r0, [sp, #16]
 804d3ee:	f89d 003e 	ldrb.w	r0, [sp, #62]	; 0x3e
 804d3f2:	9003      	str	r0, [sp, #12]
 804d3f4:	f89d 003d 	ldrb.w	r0, [sp, #61]	; 0x3d
 804d3f8:	9002      	str	r0, [sp, #8]
 804d3fa:	f89d 003c 	ldrb.w	r0, [sp, #60]	; 0x3c
 804d3fe:	9001      	str	r0, [sp, #4]
 804d400:	f89d 003b 	ldrb.w	r0, [sp, #59]	; 0x3b
 804d404:	9000      	str	r0, [sp, #0]
 804d406:	f89d 303a 	ldrb.w	r3, [sp, #58]	; 0x3a
 804d40a:	f89d 2039 	ldrb.w	r2, [sp, #57]	; 0x39
 804d40e:	f89d 1038 	ldrb.w	r1, [sp, #56]	; 0x38
 804d412:	4628      	mov	r0, r5
 804d414:	f000 fcc2 	bl	804dd9c <TraceSend>
 804d418:	2800      	cmp	r0, #0
 804d41a:	d1e5      	bne.n	804d3e8 <LORA_Init+0x34>
  PPRINTF( "DevAdd=  %08X\n\r", DevAddr) ;
 804d41c:	4e5a      	ldr	r6, [pc, #360]	; (804d588 <LORA_Init+0x1d4>)
 804d41e:	4d5b      	ldr	r5, [pc, #364]	; (804d58c <LORA_Init+0x1d8>)
 804d420:	4631      	mov	r1, r6
 804d422:	4628      	mov	r0, r5
 804d424:	f000 fcba 	bl	804dd9c <TraceSend>
 804d428:	2800      	cmp	r0, #0
 804d42a:	d1f9      	bne.n	804d420 <LORA_Init+0x6c>
  PPRINTF( "NwkSKey= %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X\n\r", HEX16(NwkSEncKey));
 804d42c:	4d58      	ldr	r5, [pc, #352]	; (804d590 <LORA_Init+0x1dc>)
 804d42e:	4f59      	ldr	r7, [pc, #356]	; (804d594 <LORA_Init+0x1e0>)
 804d430:	462e      	mov	r6, r5
 804d432:	7be8      	ldrb	r0, [r5, #15]
 804d434:	78ab      	ldrb	r3, [r5, #2]
 804d436:	786a      	ldrb	r2, [r5, #1]
 804d438:	7829      	ldrb	r1, [r5, #0]
 804d43a:	900c      	str	r0, [sp, #48]	; 0x30
 804d43c:	7ba8      	ldrb	r0, [r5, #14]
 804d43e:	900b      	str	r0, [sp, #44]	; 0x2c
 804d440:	7b68      	ldrb	r0, [r5, #13]
 804d442:	900a      	str	r0, [sp, #40]	; 0x28
 804d444:	7b28      	ldrb	r0, [r5, #12]
 804d446:	9009      	str	r0, [sp, #36]	; 0x24
 804d448:	7ae8      	ldrb	r0, [r5, #11]
 804d44a:	9008      	str	r0, [sp, #32]
 804d44c:	7aa8      	ldrb	r0, [r5, #10]
 804d44e:	9007      	str	r0, [sp, #28]
 804d450:	7a68      	ldrb	r0, [r5, #9]
 804d452:	9006      	str	r0, [sp, #24]
 804d454:	7a28      	ldrb	r0, [r5, #8]
 804d456:	9005      	str	r0, [sp, #20]
 804d458:	79e8      	ldrb	r0, [r5, #7]
 804d45a:	9004      	str	r0, [sp, #16]
 804d45c:	79a8      	ldrb	r0, [r5, #6]
 804d45e:	9003      	str	r0, [sp, #12]
 804d460:	7968      	ldrb	r0, [r5, #5]
 804d462:	9002      	str	r0, [sp, #8]
 804d464:	7928      	ldrb	r0, [r5, #4]
 804d466:	9001      	str	r0, [sp, #4]
 804d468:	78e8      	ldrb	r0, [r5, #3]
 804d46a:	9000      	str	r0, [sp, #0]
 804d46c:	4638      	mov	r0, r7
 804d46e:	f000 fc95 	bl	804dd9c <TraceSend>
 804d472:	2800      	cmp	r0, #0
 804d474:	d1dd      	bne.n	804d432 <LORA_Init+0x7e>
  PPRINTF( "AppSKey= %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X\n\r", HEX16(AppSKey));
 804d476:	4d48      	ldr	r5, [pc, #288]	; (804d598 <LORA_Init+0x1e4>)
 804d478:	7ff0      	ldrb	r0, [r6, #31]
 804d47a:	7cb3      	ldrb	r3, [r6, #18]
 804d47c:	7c72      	ldrb	r2, [r6, #17]
 804d47e:	7c31      	ldrb	r1, [r6, #16]
 804d480:	900c      	str	r0, [sp, #48]	; 0x30
 804d482:	7fb0      	ldrb	r0, [r6, #30]
 804d484:	900b      	str	r0, [sp, #44]	; 0x2c
 804d486:	7f70      	ldrb	r0, [r6, #29]
 804d488:	900a      	str	r0, [sp, #40]	; 0x28
 804d48a:	7f30      	ldrb	r0, [r6, #28]
 804d48c:	9009      	str	r0, [sp, #36]	; 0x24
 804d48e:	7ef0      	ldrb	r0, [r6, #27]
 804d490:	9008      	str	r0, [sp, #32]
 804d492:	7eb0      	ldrb	r0, [r6, #26]
 804d494:	9007      	str	r0, [sp, #28]
 804d496:	7e70      	ldrb	r0, [r6, #25]
 804d498:	9006      	str	r0, [sp, #24]
 804d49a:	7e30      	ldrb	r0, [r6, #24]
 804d49c:	9005      	str	r0, [sp, #20]
 804d49e:	7df0      	ldrb	r0, [r6, #23]
 804d4a0:	9004      	str	r0, [sp, #16]
 804d4a2:	7db0      	ldrb	r0, [r6, #22]
 804d4a4:	9003      	str	r0, [sp, #12]
 804d4a6:	7d70      	ldrb	r0, [r6, #21]
 804d4a8:	9002      	str	r0, [sp, #8]
 804d4aa:	7d30      	ldrb	r0, [r6, #20]
 804d4ac:	9001      	str	r0, [sp, #4]
 804d4ae:	7cf0      	ldrb	r0, [r6, #19]
 804d4b0:	9000      	str	r0, [sp, #0]
 804d4b2:	4628      	mov	r0, r5
 804d4b4:	f000 fc72 	bl	804dd9c <TraceSend>
 804d4b8:	4607      	mov	r7, r0
 804d4ba:	2800      	cmp	r0, #0
 804d4bc:	d1dc      	bne.n	804d478 <LORA_Init+0xc4>
  LoRaMacPrimitives.MacMcpsConfirm = McpsConfirm;
 804d4be:	4b37      	ldr	r3, [pc, #220]	; (804d59c <LORA_Init+0x1e8>)
 804d4c0:	60e3      	str	r3, [r4, #12]
  LoRaMacPrimitives.MacMcpsIndication = McpsIndication;
 804d4c2:	4b37      	ldr	r3, [pc, #220]	; (804d5a0 <LORA_Init+0x1ec>)
 804d4c4:	6123      	str	r3, [r4, #16]
  LoRaMacPrimitives.MacMlmeConfirm = MlmeConfirm;
 804d4c6:	4b37      	ldr	r3, [pc, #220]	; (804d5a4 <LORA_Init+0x1f0>)
 804d4c8:	6163      	str	r3, [r4, #20]
  LoRaMacPrimitives.MacMlmeIndication = MlmeIndication;
 804d4ca:	4b37      	ldr	r3, [pc, #220]	; (804d5a8 <LORA_Init+0x1f4>)
 804d4cc:	61a3      	str	r3, [r4, #24]
  LoRaMacCallbacks.GetBatteryLevel = LoRaMainCallbacks->BoardGetBatteryLevel;
 804d4ce:	6823      	ldr	r3, [r4, #0]
  LoRaMacInitialization( &LoRaMacPrimitives, &LoRaMacCallbacks, LORAMAC_REGION_AU915 );
 804d4d0:	4936      	ldr	r1, [pc, #216]	; (804d5ac <LORA_Init+0x1f8>)
  LoRaMacCallbacks.GetBatteryLevel = LoRaMainCallbacks->BoardGetBatteryLevel;
 804d4d2:	681a      	ldr	r2, [r3, #0]
 804d4d4:	61e2      	str	r2, [r4, #28]
  LoRaMacCallbacks.GetTemperatureLevel = LoRaMainCallbacks->BoardGetTemperatureLevel;
 804d4d6:	685a      	ldr	r2, [r3, #4]
 804d4d8:	6222      	str	r2, [r4, #32]
  LoRaMacInitialization( &LoRaMacPrimitives, &LoRaMacCallbacks, LORAMAC_REGION_AU915 );
 804d4da:	f1a1 0010 	sub.w	r0, r1, #16
 804d4de:	2201      	movs	r2, #1
  LoRaMacCallbacks.MacProcessNotify = LoRaMainCallbacks->MacProcessNotify;
 804d4e0:	6a1b      	ldr	r3, [r3, #32]
 804d4e2:	62a3      	str	r3, [r4, #40]	; 0x28
  LoRaMacInitialization( &LoRaMacPrimitives, &LoRaMacCallbacks, LORAMAC_REGION_AU915 );
 804d4e4:	f7fc feae 	bl	804a244 <LoRaMacInitialization>
  mibReq.Type = MIB_DEV_EUI;
 804d4e8:	2302      	movs	r3, #2
 804d4ea:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  LoRaMacMibSetRequestConfirm( &mibReq );
 804d4ee:	4830      	ldr	r0, [pc, #192]	; (804d5b0 <LORA_Init+0x1fc>)
  mibReq.Param.AppKey = AppKey;
 804d4f0:	4d30      	ldr	r5, [pc, #192]	; (804d5b4 <LORA_Init+0x200>)
  mibReq.Param.DevEui = devEui;
 804d4f2:	ab0e      	add	r3, sp, #56	; 0x38
 804d4f4:	6323      	str	r3, [r4, #48]	; 0x30
  LoRaMacMibSetRequestConfirm( &mibReq );
 804d4f6:	f7fd f9db 	bl	804a8b0 <LoRaMacMibSetRequestConfirm>
  mibReq.Type = MIB_JOIN_EUI;
 804d4fa:	2303      	movs	r3, #3
  LoRaMacMibSetRequestConfirm( &mibReq );
 804d4fc:	482c      	ldr	r0, [pc, #176]	; (804d5b0 <LORA_Init+0x1fc>)
  mibReq.Type = MIB_JOIN_EUI;
 804d4fe:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  mibReq.Param.JoinEui = joinEui;
 804d502:	f8c4 8030 	str.w	r8, [r4, #48]	; 0x30
  LoRaMacMibSetRequestConfirm( &mibReq );
 804d506:	f7fd f9d3 	bl	804a8b0 <LoRaMacMibSetRequestConfirm>
  mibReq.Type = MIB_ADR;
 804d50a:	2304      	movs	r3, #4
 804d50c:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  mibReq.Param.AdrEnable = LoRaParamInit->AdrEnable;
 804d510:	68a3      	ldr	r3, [r4, #8]
  LoRaMacMibSetRequestConfirm( &mibReq );
 804d512:	4827      	ldr	r0, [pc, #156]	; (804d5b0 <LORA_Init+0x1fc>)
  mibReq.Param.AdrEnable = LoRaParamInit->AdrEnable;
 804d514:	781b      	ldrb	r3, [r3, #0]
 804d516:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
  LoRaMacMibSetRequestConfirm( &mibReq );
 804d51a:	f7fd f9c9 	bl	804a8b0 <LoRaMacMibSetRequestConfirm>
  mibReq.Type = MIB_PUBLIC_NETWORK;
 804d51e:	231d      	movs	r3, #29
 804d520:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  mibReq.Param.EnablePublicNetwork = LoRaParamInit->EnablePublicNetwork;
 804d524:	68a3      	ldr	r3, [r4, #8]
  LoRaMacMibSetRequestConfirm( &mibReq );
 804d526:	4822      	ldr	r0, [pc, #136]	; (804d5b0 <LORA_Init+0x1fc>)
  mibReq.Param.EnablePublicNetwork = LoRaParamInit->EnablePublicNetwork;
 804d528:	789b      	ldrb	r3, [r3, #2]
 804d52a:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
  LoRaMacMibSetRequestConfirm( &mibReq );
 804d52e:	f7fd f9bf 	bl	804a8b0 <LoRaMacMibSetRequestConfirm>
  mibReq.Type = MIB_APP_KEY;
 804d532:	2308      	movs	r3, #8
  LoRaMacMibSetRequestConfirm( &mibReq );
 804d534:	481e      	ldr	r0, [pc, #120]	; (804d5b0 <LORA_Init+0x1fc>)
  mibReq.Type = MIB_APP_KEY;
 804d536:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  mibReq.Param.AppKey = AppKey;
 804d53a:	6325      	str	r5, [r4, #48]	; 0x30
  LoRaMacMibSetRequestConfirm( &mibReq );
 804d53c:	f7fd f9b8 	bl	804a8b0 <LoRaMacMibSetRequestConfirm>
  mibReq.Param.NwkKey = NwkKey;
 804d540:	3510      	adds	r5, #16
  mibReq.Type = MIB_NWK_KEY;
 804d542:	2309      	movs	r3, #9
  LoRaMacMibSetRequestConfirm( &mibReq );
 804d544:	481a      	ldr	r0, [pc, #104]	; (804d5b0 <LORA_Init+0x1fc>)
  mibReq.Type = MIB_NWK_KEY;
 804d546:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  mibReq.Param.NwkKey = NwkKey;
 804d54a:	6325      	str	r5, [r4, #48]	; 0x30
  LoRaMacMibSetRequestConfirm( &mibReq );
 804d54c:	f7fd f9b0 	bl	804a8b0 <LoRaMacMibSetRequestConfirm>
  LoRaMacMibSetRequestConfirm( &mibReq );
 804d550:	4817      	ldr	r0, [pc, #92]	; (804d5b0 <LORA_Init+0x1fc>)
  mibReq.Type = MIB_DEVICE_CLASS;
 804d552:	f884 702c 	strb.w	r7, [r4, #44]	; 0x2c
  mibReq.Param.Class= CLASS_A;
 804d556:	f884 7030 	strb.w	r7, [r4, #48]	; 0x30
  LoRaMacMibSetRequestConfirm( &mibReq );
 804d55a:	f7fd f9a9 	bl	804a8b0 <LoRaMacMibSetRequestConfirm>
  mibReq.Type = MIB_SYSTEM_MAX_RX_ERROR;
 804d55e:	2330      	movs	r3, #48	; 0x30
 804d560:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  LoRaMacMibSetRequestConfirm( &mibReq );
 804d564:	4812      	ldr	r0, [pc, #72]	; (804d5b0 <LORA_Init+0x1fc>)
  mibReq.Param.SystemMaxRxError = 20;
 804d566:	2314      	movs	r3, #20
 804d568:	6323      	str	r3, [r4, #48]	; 0x30
  LoRaMacMibSetRequestConfirm( &mibReq );
 804d56a:	f7fd f9a1 	bl	804a8b0 <LoRaMacMibSetRequestConfirm>
  LoRaMacStart( );
 804d56e:	f7fd f85b 	bl	804a628 <LoRaMacStart>
}
 804d572:	b012      	add	sp, #72	; 0x48
 804d574:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 804d578:	08051d78 	.word	0x08051d78
 804d57c:	2000df1c 	.word	0x2000df1c
 804d580:	080520f1 	.word	0x080520f1
 804d584:	080520f7 	.word	0x080520f7
 804d588:	20000001 	.word	0x20000001
 804d58c:	08052129 	.word	0x08052129
 804d590:	200010dc 	.word	0x200010dc
 804d594:	08052139 	.word	0x08052139
 804d598:	08052194 	.word	0x08052194
 804d59c:	0804d391 	.word	0x0804d391
 804d5a0:	0804d2e1 	.word	0x0804d2e1
 804d5a4:	0804d665 	.word	0x0804d665
 804d5a8:	0804d2cd 	.word	0x0804d2cd
 804d5ac:	2000df38 	.word	0x2000df38
 804d5b0:	2000df48 	.word	0x2000df48
 804d5b4:	200010fc 	.word	0x200010fc

0804d5b8 <LORA_Join>:
{
 804d5b8:	b570      	push	{r4, r5, r6, lr}
    JoinParameters = mlmeReq.Req.Join;
 804d5ba:	4c26      	ldr	r4, [pc, #152]	; (804d654 <LORA_Join+0x9c>)
    mibReq.Param.FNwkSIntKey = FNwkSIntKey;
 804d5bc:	4e26      	ldr	r6, [pc, #152]	; (804d658 <LORA_Join+0xa0>)
    mlmeReq.Req.Join.Datarate = LoRaParamInit->TxDatarate;
 804d5be:	68a3      	ldr	r3, [r4, #8]
    JoinParameters = mlmeReq.Req.Join;
 804d5c0:	785b      	ldrb	r3, [r3, #1]
 804d5c2:	7123      	strb	r3, [r4, #4]
    LoRaMacMibSetRequestConfirm( &mibReq );
 804d5c4:	f104 052c 	add.w	r5, r4, #44	; 0x2c
    mibReq.Type = MIB_NET_ID;
 804d5c8:	2305      	movs	r3, #5
 804d5ca:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
    LoRaMacMibSetRequestConfirm( &mibReq );
 804d5ce:	4628      	mov	r0, r5
    mibReq.Param.NetID = LORAWAN_NETWORK_ID;
 804d5d0:	2300      	movs	r3, #0
 804d5d2:	6323      	str	r3, [r4, #48]	; 0x30
    LoRaMacMibSetRequestConfirm( &mibReq );
 804d5d4:	f7fd f96c 	bl	804a8b0 <LoRaMacMibSetRequestConfirm>
    mibReq.Type = MIB_DEV_ADDR;
 804d5d8:	2306      	movs	r3, #6
 804d5da:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
    LoRaMacMibSetRequestConfirm( &mibReq );
 804d5de:	4628      	mov	r0, r5
    mibReq.Param.DevAddr = DevAddr;
 804d5e0:	4b1e      	ldr	r3, [pc, #120]	; (804d65c <LORA_Join+0xa4>)
 804d5e2:	6323      	str	r3, [r4, #48]	; 0x30
    LoRaMacMibSetRequestConfirm( &mibReq );
 804d5e4:	f7fd f964 	bl	804a8b0 <LoRaMacMibSetRequestConfirm>
    mibReq.Type = MIB_F_NWK_S_INT_KEY;
 804d5e8:	230c      	movs	r3, #12
 804d5ea:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
    LoRaMacMibSetRequestConfirm( &mibReq );
 804d5ee:	4628      	mov	r0, r5
    mibReq.Param.FNwkSIntKey = FNwkSIntKey;
 804d5f0:	f106 0340 	add.w	r3, r6, #64	; 0x40
 804d5f4:	6323      	str	r3, [r4, #48]	; 0x30
    LoRaMacMibSetRequestConfirm( &mibReq );
 804d5f6:	f7fd f95b 	bl	804a8b0 <LoRaMacMibSetRequestConfirm>
    mibReq.Type = MIB_S_NWK_S_INT_KEY;
 804d5fa:	230d      	movs	r3, #13
 804d5fc:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
    LoRaMacMibSetRequestConfirm( &mibReq );
 804d600:	4628      	mov	r0, r5
    mibReq.Param.SNwkSIntKey = SNwkSIntKey;
 804d602:	f106 0350 	add.w	r3, r6, #80	; 0x50
 804d606:	6323      	str	r3, [r4, #48]	; 0x30
    LoRaMacMibSetRequestConfirm( &mibReq );
 804d608:	f7fd f952 	bl	804a8b0 <LoRaMacMibSetRequestConfirm>
    mibReq.Type = MIB_NWK_S_ENC_KEY;
 804d60c:	230e      	movs	r3, #14
    LoRaMacMibSetRequestConfirm( &mibReq );
 804d60e:	4628      	mov	r0, r5
    mibReq.Type = MIB_NWK_S_ENC_KEY;
 804d610:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
    mibReq.Param.NwkSEncKey = NwkSEncKey;
 804d614:	6326      	str	r6, [r4, #48]	; 0x30
    LoRaMacMibSetRequestConfirm( &mibReq );
 804d616:	f7fd f94b 	bl	804a8b0 <LoRaMacMibSetRequestConfirm>
    mibReq.Param.AppSKey = AppSKey;
 804d61a:	3610      	adds	r6, #16
    mibReq.Type = MIB_APP_S_KEY;
 804d61c:	230f      	movs	r3, #15
    LoRaMacMibSetRequestConfirm( &mibReq );
 804d61e:	4628      	mov	r0, r5
    mibReq.Type = MIB_APP_S_KEY;
 804d620:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
    mibReq.Param.AppSKey = AppSKey;
 804d624:	6326      	str	r6, [r4, #48]	; 0x30
    LoRaMacMibSetRequestConfirm( &mibReq );
 804d626:	f7fd f943 	bl	804a8b0 <LoRaMacMibSetRequestConfirm>
    mibReq.Type = MIB_NETWORK_ACTIVATION;
 804d62a:	2301      	movs	r3, #1
    LoRaMacMibSetRequestConfirm( &mibReq );
 804d62c:	4628      	mov	r0, r5
    mibReq.Type = MIB_NETWORK_ACTIVATION;
 804d62e:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
    mibReq.Param.NetworkActivation = ACTIVATION_TYPE_ABP;
 804d632:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
    LoRaMacMibSetRequestConfirm( &mibReq );
 804d636:	f7fd f93b 	bl	804a8b0 <LoRaMacMibSetRequestConfirm>
    mibReq.Type = MIB_ABP_LORAWAN_VERSION;
 804d63a:	2335      	movs	r3, #53	; 0x35
 804d63c:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
    LoRaMacMibSetRequestConfirm( &mibReq );
 804d640:	4628      	mov	r0, r5
    mibReq.Param.AbpLrWanVersion = abpLrWanVersion;
 804d642:	4b07      	ldr	r3, [pc, #28]	; (804d660 <LORA_Join+0xa8>)
 804d644:	6323      	str	r3, [r4, #48]	; 0x30
    LoRaMacMibSetRequestConfirm( &mibReq );
 804d646:	f7fd f933 	bl	804a8b0 <LoRaMacMibSetRequestConfirm>
    LoRaMainCallbacks->LORA_HasJoined();
 804d64a:	6823      	ldr	r3, [r4, #0]
}
 804d64c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    LoRaMainCallbacks->LORA_HasJoined();
 804d650:	695b      	ldr	r3, [r3, #20]
 804d652:	4718      	bx	r3
 804d654:	2000df1c 	.word	0x2000df1c
 804d658:	200010dc 	.word	0x200010dc
 804d65c:	20000001 	.word	0x20000001
 804d660:	01000300 	.word	0x01000300

0804d664 <MlmeConfirm>:
    PRINTF("APP> MlmeConfirm STATUS: %s\r\n", EventInfoStatusStrings[mlmeConfirm->Status] );
 804d664:	7842      	ldrb	r2, [r0, #1]
 804d666:	4b13      	ldr	r3, [pc, #76]	; (804d6b4 <MlmeConfirm+0x50>)
 804d668:	eb03 0382 	add.w	r3, r3, r2, lsl #2
{
 804d66c:	b510      	push	{r4, lr}
 804d66e:	4604      	mov	r4, r0
    PRINTF("APP> MlmeConfirm STATUS: %s\r\n", EventInfoStatusStrings[mlmeConfirm->Status] );
 804d670:	6e19      	ldr	r1, [r3, #96]	; 0x60
 804d672:	4811      	ldr	r0, [pc, #68]	; (804d6b8 <MlmeConfirm+0x54>)
 804d674:	f000 fb92 	bl	804dd9c <TraceSend>
    switch( mlmeConfirm->MlmeRequest )
 804d678:	7823      	ldrb	r3, [r4, #0]
 804d67a:	b113      	cbz	r3, 804d682 <MlmeConfirm+0x1e>
 804d67c:	2b03      	cmp	r3, #3
 804d67e:	d00c      	beq.n	804d69a <MlmeConfirm+0x36>
}
 804d680:	bd10      	pop	{r4, pc}
            if( mlmeConfirm->Status == LORAMAC_EVENT_INFO_STATUS_OK )
 804d682:	7863      	ldrb	r3, [r4, #1]
 804d684:	b92b      	cbnz	r3, 804d692 <MlmeConfirm+0x2e>
              LoRaMainCallbacks->LORA_HasJoined();
 804d686:	4b0d      	ldr	r3, [pc, #52]	; (804d6bc <MlmeConfirm+0x58>)
 804d688:	681b      	ldr	r3, [r3, #0]
}
 804d68a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
              LoRaMainCallbacks->LORA_HasJoined();
 804d68e:	695b      	ldr	r3, [r3, #20]
 804d690:	4718      	bx	r3
}
 804d692:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
                LORA_Join();
 804d696:	f7ff bf8f 	b.w	804d5b8 <LORA_Join>
            if( mlmeConfirm->Status == LORAMAC_EVENT_INFO_STATUS_OK )
 804d69a:	7863      	ldrb	r3, [r4, #1]
 804d69c:	2b00      	cmp	r3, #0
 804d69e:	d1ef      	bne.n	804d680 <MlmeConfirm+0x1c>
                if (certif_running() == true )
 804d6a0:	f7ff fd28 	bl	804d0f4 <certif_running>
 804d6a4:	2800      	cmp	r0, #0
 804d6a6:	d0eb      	beq.n	804d680 <MlmeConfirm+0x1c>
                     certif_linkCheck( mlmeConfirm);
 804d6a8:	4620      	mov	r0, r4
}
 804d6aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
                     certif_linkCheck( mlmeConfirm);
 804d6ae:	f7ff bd31 	b.w	804d114 <certif_linkCheck>
 804d6b2:	bf00      	nop
 804d6b4:	200010dc 	.word	0x200010dc
 804d6b8:	080521ef 	.word	0x080521ef
 804d6bc:	2000df1c 	.word	0x2000df1c

0804d6c0 <LORA_JoinStatus>:
{
 804d6c0:	b500      	push	{lr}
 804d6c2:	b089      	sub	sp, #36	; 0x24
  mibReq.Type = MIB_NETWORK_ACTIVATION;
 804d6c4:	a808      	add	r0, sp, #32
 804d6c6:	2301      	movs	r3, #1
 804d6c8:	f800 3d20 	strb.w	r3, [r0, #-32]!
  LoRaMacMibGetRequestConfirm( &mibReq );
 804d6cc:	f7fd f814 	bl	804a6f8 <LoRaMacMibGetRequestConfirm>
  if( mibReq.Param.NetworkActivation == ACTIVATION_TYPE_NONE )
 804d6d0:	f89d 0004 	ldrb.w	r0, [sp, #4]
}
 804d6d4:	3000      	adds	r0, #0
 804d6d6:	bf18      	it	ne
 804d6d8:	2001      	movne	r0, #1
 804d6da:	b009      	add	sp, #36	; 0x24
 804d6dc:	f85d fb04 	ldr.w	pc, [sp], #4

0804d6e0 <LORA_send>:
{
 804d6e0:	b570      	push	{r4, r5, r6, lr}
 804d6e2:	b086      	sub	sp, #24
 804d6e4:	4604      	mov	r4, r0
 804d6e6:	460e      	mov	r6, r1
    if (certif_running() == true)
 804d6e8:	f7ff fd04 	bl	804d0f4 <certif_running>
 804d6ec:	4605      	mov	r5, r0
 804d6ee:	b128      	cbz	r0, 804d6fc <LORA_send+0x1c>
    	PRINTF("Test mode");
 804d6f0:	481b      	ldr	r0, [pc, #108]	; (804d760 <LORA_send+0x80>)
 804d6f2:	f000 fb53 	bl	804dd9c <TraceSend>
      return false;
 804d6f6:	2000      	movs	r0, #0
}  
 804d6f8:	b006      	add	sp, #24
 804d6fa:	bd70      	pop	{r4, r5, r6, pc}
    if( LoRaMacQueryTxPossible( AppData->BuffSize, &txInfo ) != LORAMAC_STATUS_OK )
 804d6fc:	a901      	add	r1, sp, #4
 804d6fe:	7920      	ldrb	r0, [r4, #4]
 804d700:	f7fc ff9a 	bl	804a638 <LoRaMacQueryTxPossible>
 804d704:	4b17      	ldr	r3, [pc, #92]	; (804d764 <LORA_send+0x84>)
 804d706:	b178      	cbz	r0, 804d728 <LORA_send+0x48>
        mcpsReq.Req.Unconfirmed.Datarate = LoRaParamInit->TxDatarate;
 804d708:	689b      	ldr	r3, [r3, #8]
        mcpsReq.Req.Unconfirmed.fBuffer = NULL;
 804d70a:	9504      	str	r5, [sp, #16]
        mcpsReq.Req.Unconfirmed.fBufferSize = 0;
 804d70c:	f8ad 5014 	strh.w	r5, [sp, #20]
        mcpsReq.Req.Unconfirmed.Datarate = LoRaParamInit->TxDatarate;
 804d710:	785b      	ldrb	r3, [r3, #1]
        mcpsReq.Type = MCPS_UNCONFIRMED;
 804d712:	f88d 5008 	strb.w	r5, [sp, #8]
    if( LoRaMacMcpsRequest( &mcpsReq ) == LORAMAC_STATUS_OK )
 804d716:	a802      	add	r0, sp, #8
            mcpsReq.Req.Confirmed.Datarate = LoRaParamInit->TxDatarate;
 804d718:	f88d 3016 	strb.w	r3, [sp, #22]
    if( LoRaMacMcpsRequest( &mcpsReq ) == LORAMAC_STATUS_OK )
 804d71c:	f7fd fc04 	bl	804af28 <LoRaMacMcpsRequest>
 804d720:	3000      	adds	r0, #0
 804d722:	bf18      	it	ne
 804d724:	2001      	movne	r0, #1
 804d726:	e7e7      	b.n	804d6f8 <LORA_send+0x18>
 804d728:	689b      	ldr	r3, [r3, #8]
 804d72a:	7960      	ldrb	r0, [r4, #5]
 804d72c:	7921      	ldrb	r1, [r4, #4]
 804d72e:	6822      	ldr	r2, [r4, #0]
 804d730:	f993 3001 	ldrsb.w	r3, [r3, #1]
        if( IsTxConfirmed == LORAWAN_UNCONFIRMED_MSG )
 804d734:	b93e      	cbnz	r6, 804d746 <LORA_send+0x66>
            mcpsReq.Type = MCPS_UNCONFIRMED;
 804d736:	f88d 6008 	strb.w	r6, [sp, #8]
            mcpsReq.Req.Unconfirmed.fPort = AppData->Port;
 804d73a:	f88d 000c 	strb.w	r0, [sp, #12]
            mcpsReq.Req.Unconfirmed.fBufferSize = AppData->BuffSize;
 804d73e:	f8ad 1014 	strh.w	r1, [sp, #20]
            mcpsReq.Req.Unconfirmed.fBuffer = AppData->Buff;
 804d742:	9204      	str	r2, [sp, #16]
 804d744:	e7e7      	b.n	804d716 <LORA_send+0x36>
            mcpsReq.Type = MCPS_CONFIRMED;
 804d746:	2401      	movs	r4, #1
            mcpsReq.Req.Confirmed.fBuffer = AppData->Buff;
 804d748:	9204      	str	r2, [sp, #16]
            mcpsReq.Req.Confirmed.NbTrials = 8;
 804d74a:	2208      	movs	r2, #8
            mcpsReq.Type = MCPS_CONFIRMED;
 804d74c:	f88d 4008 	strb.w	r4, [sp, #8]
            mcpsReq.Req.Confirmed.fPort = AppData->Port;
 804d750:	f88d 000c 	strb.w	r0, [sp, #12]
            mcpsReq.Req.Confirmed.fBufferSize = AppData->BuffSize;
 804d754:	f8ad 1014 	strh.w	r1, [sp, #20]
            mcpsReq.Req.Confirmed.NbTrials = 8;
 804d758:	f88d 2017 	strb.w	r2, [sp, #23]
 804d75c:	e7db      	b.n	804d716 <LORA_send+0x36>
 804d75e:	bf00      	nop
 804d760:	0805220d 	.word	0x0805220d
 804d764:	2000df1c 	.word	0x2000df1c

0804d768 <LORA_RequestClass>:
{
 804d768:	b570      	push	{r4, r5, r6, lr}
 804d76a:	b088      	sub	sp, #32
  mibReq.Type = MIB_DEVICE_CLASS;
 804d76c:	ae08      	add	r6, sp, #32
 804d76e:	2400      	movs	r4, #0
 804d770:	f806 4d20 	strb.w	r4, [r6, #-32]!
{
 804d774:	4605      	mov	r5, r0
  LoRaMacMibGetRequestConfirm( &mibReq );
 804d776:	4630      	mov	r0, r6
 804d778:	f7fc ffbe 	bl	804a6f8 <LoRaMacMibGetRequestConfirm>
  currentClass = mibReq.Param.Class;
 804d77c:	f89d 3004 	ldrb.w	r3, [sp, #4]
  if (currentClass != newClass)
 804d780:	42ab      	cmp	r3, r5
 804d782:	d004      	beq.n	804d78e <LORA_RequestClass+0x26>
    switch (newClass)
 804d784:	2d01      	cmp	r5, #1
 804d786:	d014      	beq.n	804d7b2 <LORA_RequestClass+0x4a>
 804d788:	d304      	bcc.n	804d794 <LORA_RequestClass+0x2c>
 804d78a:	2d02      	cmp	r5, #2
 804d78c:	d015      	beq.n	804d7ba <LORA_RequestClass+0x52>
}
 804d78e:	4620      	mov	r0, r4
 804d790:	b008      	add	sp, #32
 804d792:	bd70      	pop	{r4, r5, r6, pc}
        if( LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK )
 804d794:	4630      	mov	r0, r6
        mibReq.Param.Class = CLASS_A;
 804d796:	f88d 4004 	strb.w	r4, [sp, #4]
        if( LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK )
 804d79a:	f7fd f889 	bl	804a8b0 <LoRaMacMibSetRequestConfirm>
 804d79e:	4604      	mov	r4, r0
 804d7a0:	b110      	cbz	r0, 804d7a8 <LORA_RequestClass+0x40>
          Errorstatus = LORA_ERROR;
 804d7a2:	f04f 34ff 	mov.w	r4, #4294967295
 804d7a6:	e7f2      	b.n	804d78e <LORA_RequestClass+0x26>
          LoRaMainCallbacks->LORA_ConfirmClass(CLASS_A);
 804d7a8:	4b0c      	ldr	r3, [pc, #48]	; (804d7dc <LORA_RequestClass+0x74>)
 804d7aa:	681b      	ldr	r3, [r3, #0]
 804d7ac:	699b      	ldr	r3, [r3, #24]
          LoRaMainCallbacks->LORA_ConfirmClass(CLASS_C);
 804d7ae:	4798      	blx	r3
 804d7b0:	e7ed      	b.n	804d78e <LORA_RequestClass+0x26>
        PRINTF( "warning: LORAMAC_CLASSB_ENABLED has not been defined at compilation\n\r");
 804d7b2:	480b      	ldr	r0, [pc, #44]	; (804d7e0 <LORA_RequestClass+0x78>)
 804d7b4:	f000 faf2 	bl	804dd9c <TraceSend>
        break;
 804d7b8:	e7e9      	b.n	804d78e <LORA_RequestClass+0x26>
        if (currentClass != CLASS_A)
 804d7ba:	1c1c      	adds	r4, r3, #0
 804d7bc:	bf18      	it	ne
 804d7be:	2401      	movne	r4, #1
        if( LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK )
 804d7c0:	4630      	mov	r0, r6
        if (currentClass != CLASS_A)
 804d7c2:	4264      	negs	r4, r4
        mibReq.Param.Class = CLASS_C;
 804d7c4:	f88d 5004 	strb.w	r5, [sp, #4]
        if( LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK )
 804d7c8:	f7fd f872 	bl	804a8b0 <LoRaMacMibSetRequestConfirm>
 804d7cc:	2800      	cmp	r0, #0
 804d7ce:	d1e8      	bne.n	804d7a2 <LORA_RequestClass+0x3a>
          LoRaMainCallbacks->LORA_ConfirmClass(CLASS_C);
 804d7d0:	4b02      	ldr	r3, [pc, #8]	; (804d7dc <LORA_RequestClass+0x74>)
 804d7d2:	681b      	ldr	r3, [r3, #0]
 804d7d4:	4628      	mov	r0, r5
 804d7d6:	699b      	ldr	r3, [r3, #24]
 804d7d8:	e7e9      	b.n	804d7ae <LORA_RequestClass+0x46>
 804d7da:	bf00      	nop
 804d7dc:	2000df1c 	.word	0x2000df1c
 804d7e0:	08052217 	.word	0x08052217

0804d7e4 <LPM_SetOffMode>:

/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/
void LPM_SetOffMode(LPM_Id_t id, LPM_SetMode_t mode)
{
 804d7e4:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 804d7e6:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 804d7ea:	b672      	cpsid	i
  BACKUP_PRIMASK();
  
  DISABLE_IRQ( );
  
  
  switch(mode)
 804d7ec:	b141      	cbz	r1, 804d800 <LPM_SetOffMode+0x1c>
 804d7ee:	2901      	cmp	r1, #1
 804d7f0:	d103      	bne.n	804d7fa <LPM_SetOffMode+0x16>
  {
    case LPM_Disable:
    {
      OffModeDisable |= (uint32_t)id;
 804d7f2:	4b06      	ldr	r3, [pc, #24]	; (804d80c <LPM_SetOffMode+0x28>)
 804d7f4:	681a      	ldr	r2, [r3, #0]
 804d7f6:	4302      	orrs	r2, r0
 804d7f8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 804d7fa:	f384 8810 	msr	PRIMASK, r4
  }
  
  RESTORE_PRIMASK( );

  return;
}
 804d7fe:	bd10      	pop	{r4, pc}
      OffModeDisable &= ~(uint32_t)id;
 804d800:	4902      	ldr	r1, [pc, #8]	; (804d80c <LPM_SetOffMode+0x28>)
 804d802:	680b      	ldr	r3, [r1, #0]
 804d804:	ea23 0300 	bic.w	r3, r3, r0
 804d808:	600b      	str	r3, [r1, #0]
      break;
 804d80a:	e7f6      	b.n	804d7fa <LPM_SetOffMode+0x16>
 804d80c:	2000df68 	.word	0x2000df68

0804d810 <LPM_SetStopMode>:

void LPM_SetStopMode(LPM_Id_t id, LPM_SetMode_t mode)
{
 804d810:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 804d812:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 804d816:	b672      	cpsid	i
  BACKUP_PRIMASK();
  
  DISABLE_IRQ( );
  
  
  switch(mode)
 804d818:	b141      	cbz	r1, 804d82c <LPM_SetStopMode+0x1c>
 804d81a:	2901      	cmp	r1, #1
 804d81c:	d103      	bne.n	804d826 <LPM_SetStopMode+0x16>
  {
    case LPM_Disable:
    {
      StopModeDisable |= (uint32_t)id;
 804d81e:	4b06      	ldr	r3, [pc, #24]	; (804d838 <LPM_SetStopMode+0x28>)
 804d820:	685a      	ldr	r2, [r3, #4]
 804d822:	4302      	orrs	r2, r0
 804d824:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 804d826:	f384 8810 	msr	PRIMASK, r4
      break;
  }
  RESTORE_PRIMASK( );

  return;
}
 804d82a:	bd10      	pop	{r4, pc}
      StopModeDisable &= ~(uint32_t)id;
 804d82c:	4902      	ldr	r1, [pc, #8]	; (804d838 <LPM_SetStopMode+0x28>)
 804d82e:	684b      	ldr	r3, [r1, #4]
 804d830:	ea23 0300 	bic.w	r3, r3, r0
 804d834:	604b      	str	r3, [r1, #4]
      break;
 804d836:	e7f6      	b.n	804d826 <LPM_SetStopMode+0x16>
 804d838:	2000df68 	.word	0x2000df68

0804d83c <LPM_GetMode>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 804d83c:	f3ef 8210 	mrs	r2, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 804d840:	b672      	cpsid	i

  BACKUP_PRIMASK();
  
  DISABLE_IRQ( );

  if(StopModeDisable )
 804d842:	4b06      	ldr	r3, [pc, #24]	; (804d85c <LPM_GetMode+0x20>)
 804d844:	6859      	ldr	r1, [r3, #4]
 804d846:	b939      	cbnz	r1, 804d858 <LPM_GetMode+0x1c>
  {
    mode_selected = LPM_SleepMode;
  }
  else
  {
    if(OffModeDisable)
 804d848:	681b      	ldr	r3, [r3, #0]
 804d84a:	2b00      	cmp	r3, #0
    {
      mode_selected = LPM_StopMode;
    }
    else
    {
      mode_selected = LPM_OffMode;
 804d84c:	bf14      	ite	ne
 804d84e:	2001      	movne	r0, #1
 804d850:	2002      	moveq	r0, #2
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 804d852:	f382 8810 	msr	PRIMASK, r2
  }

  RESTORE_PRIMASK( );

  return mode_selected;
}
 804d856:	4770      	bx	lr
    mode_selected = LPM_SleepMode;
 804d858:	2000      	movs	r0, #0
 804d85a:	e7fa      	b.n	804d852 <LPM_GetMode+0x16>
 804d85c:	2000df68 	.word	0x2000df68

0804d860 <add_elementSize_and_inc_writeIdx>:
  }
}

static void add_elementSize_and_inc_writeIdx(queue_param_t* queue,uint16_t element_size)
{
  queue->queue_buff[queue->queue_write_idx++]=(uint8_t) (element_size>>8);
 804d860:	8843      	ldrh	r3, [r0, #2]
 804d862:	6882      	ldr	r2, [r0, #8]
{
 804d864:	b510      	push	{r4, lr}
  queue->queue_buff[queue->queue_write_idx++]=(uint8_t) (element_size>>8);
 804d866:	1c5c      	adds	r4, r3, #1
 804d868:	8044      	strh	r4, [r0, #2]
 804d86a:	0a0c      	lsrs	r4, r1, #8
 804d86c:	54d4      	strb	r4, [r2, r3]
  /*wrap if needed*/
  if ( queue->queue_write_idx == queue->queue_size)
 804d86e:	8842      	ldrh	r2, [r0, #2]
 804d870:	88c3      	ldrh	r3, [r0, #6]
 804d872:	429a      	cmp	r2, r3
  {
    queue->queue_write_idx=0;
 804d874:	bf04      	itt	eq
 804d876:	2300      	moveq	r3, #0
 804d878:	8043      	strheq	r3, [r0, #2]
  }
  queue->queue_buff[queue->queue_write_idx++]=(uint8_t) (element_size);
 804d87a:	8843      	ldrh	r3, [r0, #2]
 804d87c:	6882      	ldr	r2, [r0, #8]
 804d87e:	1c5c      	adds	r4, r3, #1
 804d880:	8044      	strh	r4, [r0, #2]
 804d882:	54d1      	strb	r1, [r2, r3]
  /*wrap if needed*/
  if ( queue->queue_write_idx == queue->queue_size)
 804d884:	88c3      	ldrh	r3, [r0, #6]
 804d886:	8842      	ldrh	r2, [r0, #2]
 804d888:	429a      	cmp	r2, r3
  {
    queue->queue_write_idx=0;
 804d88a:	bf04      	itt	eq
 804d88c:	2300      	moveq	r3, #0
 804d88e:	8043      	strheq	r3, [r0, #2]
  }
}
 804d890:	bd10      	pop	{r4, pc}

0804d892 <circular_queue_init>:
  queue->queue_read_idx=0;
 804d892:	2300      	movs	r3, #0
 804d894:	6003      	str	r3, [r0, #0]
  queue->queue_write_idx=0;
 804d896:	8083      	strh	r3, [r0, #4]
  queue->queue_buff=queue_buff;
 804d898:	6081      	str	r1, [r0, #8]
  queue->queue_size=queue_size;
 804d89a:	80c2      	strh	r2, [r0, #6]
  queue->queue_full=0;
 804d89c:	7303      	strb	r3, [r0, #12]
}
 804d89e:	4770      	bx	lr

0804d8a0 <circular_queue_add>:
{
 804d8a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (queue->queue_write_idx>=queue->queue_read_idx)
 804d8a2:	8803      	ldrh	r3, [r0, #0]
{
 804d8a4:	4615      	mov	r5, r2
  if (queue->queue_write_idx>=queue->queue_read_idx)
 804d8a6:	8842      	ldrh	r2, [r0, #2]
 804d8a8:	429a      	cmp	r2, r3
{
 804d8aa:	460e      	mov	r6, r1
    free_size=queue->queue_size-(queue->queue_write_idx-queue->queue_read_idx); 
 804d8ac:	bf24      	itt	cs
 804d8ae:	88c1      	ldrhcs	r1, [r0, #6]
 804d8b0:	185b      	addcs	r3, r3, r1
  if ( queue->queue_full==1)
 804d8b2:	7b01      	ldrb	r1, [r0, #12]
    free_size=(queue->queue_read_idx-queue->queue_write_idx); 
 804d8b4:	1a9b      	subs	r3, r3, r2
    free_size=0;
 804d8b6:	2901      	cmp	r1, #1
    free_size=(queue->queue_read_idx-queue->queue_write_idx); 
 804d8b8:	b21b      	sxth	r3, r3
  if ((buff_size+ELEMENT_SIZE_LEN<=free_buff_len)&& 
 804d8ba:	f105 0101 	add.w	r1, r5, #1
    free_size=0;
 804d8be:	bf08      	it	eq
 804d8c0:	2300      	moveq	r3, #0
  if ((buff_size+ELEMENT_SIZE_LEN<=free_buff_len)&& 
 804d8c2:	4299      	cmp	r1, r3
{
 804d8c4:	4604      	mov	r4, r0
  if ((buff_size+ELEMENT_SIZE_LEN<=free_buff_len)&& 
 804d8c6:	da2c      	bge.n	804d922 <circular_queue_add+0x82>
      ((queue->queue_write_idx+buff_size+ELEMENT_SIZE_LEN<=queue->queue_size) 
 804d8c8:	88c1      	ldrh	r1, [r0, #6]
 804d8ca:	18a8      	adds	r0, r5, r2
 804d8cc:	3001      	adds	r0, #1
  if ((buff_size+ELEMENT_SIZE_LEN<=free_buff_len)&& 
 804d8ce:	4288      	cmp	r0, r1
 804d8d0:	db02      	blt.n	804d8d8 <circular_queue_add+0x38>
        || (queue->queue_write_idx>=queue->queue_size-ELEMENT_SIZE_LEN))) /*elementSize cut in 2 or elementSize at Top*/
 804d8d2:	3902      	subs	r1, #2
 804d8d4:	428a      	cmp	r2, r1
 804d8d6:	db24      	blt.n	804d922 <circular_queue_add+0x82>
    add_elementSize_and_inc_writeIdx(queue, buff_size);
 804d8d8:	4629      	mov	r1, r5
 804d8da:	4620      	mov	r0, r4
 804d8dc:	f7ff ffc0 	bl	804d860 <add_elementSize_and_inc_writeIdx>
    queue_copy(queue->queue_buff+queue->queue_write_idx,buff,buff_size);
 804d8e0:	8863      	ldrh	r3, [r4, #2]
 804d8e2:	1e5a      	subs	r2, r3, #1
 804d8e4:	68a3      	ldr	r3, [r4, #8]
 804d8e6:	4413      	add	r3, r2
 804d8e8:	1972      	adds	r2, r6, r5
  while(size--)
 804d8ea:	42b2      	cmp	r2, r6
 804d8ec:	d114      	bne.n	804d918 <circular_queue_add+0x78>
    queue->queue_write_idx+=buff_size;
 804d8ee:	8862      	ldrh	r2, [r4, #2]
    if (queue->queue_write_idx==queue->queue_size)
 804d8f0:	88e3      	ldrh	r3, [r4, #6]
    queue->queue_write_idx+=buff_size;
 804d8f2:	4415      	add	r5, r2
 804d8f4:	b2ad      	uxth	r5, r5
    if (queue->queue_write_idx==queue->queue_size)
 804d8f6:	42ab      	cmp	r3, r5
        queue->queue_write_idx=0;
 804d8f8:	bf08      	it	eq
 804d8fa:	2300      	moveq	r3, #0
    queue->queue_write_idx+=buff_size;
 804d8fc:	8065      	strh	r5, [r4, #2]
        queue->queue_write_idx=0;
 804d8fe:	bf08      	it	eq
 804d900:	8063      	strheq	r3, [r4, #2]
    queue->queue_nb_element++; 
 804d902:	88a3      	ldrh	r3, [r4, #4]
    if (queue->queue_write_idx== queue->queue_read_idx)
 804d904:	8862      	ldrh	r2, [r4, #2]
    queue->queue_nb_element++; 
 804d906:	3301      	adds	r3, #1
 804d908:	80a3      	strh	r3, [r4, #4]
    if (queue->queue_write_idx== queue->queue_read_idx)
 804d90a:	8823      	ldrh	r3, [r4, #0]
 804d90c:	429a      	cmp	r2, r3
      queue->queue_full=1;
 804d90e:	bf04      	itt	eq
 804d910:	2301      	moveq	r3, #1
 804d912:	7323      	strbeq	r3, [r4, #12]
    status=0;
 804d914:	2000      	movs	r0, #0
}
 804d916:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    *out++= *in++;
 804d918:	f816 1b01 	ldrb.w	r1, [r6], #1
 804d91c:	f803 1f01 	strb.w	r1, [r3, #1]!
 804d920:	e7e3      	b.n	804d8ea <circular_queue_add+0x4a>
  else if (buff_size+2*ELEMENT_SIZE_LEN<=free_buff_len)
 804d922:	1ce9      	adds	r1, r5, #3
 804d924:	428b      	cmp	r3, r1
 804d926:	dd31      	ble.n	804d98c <circular_queue_add+0xec>
    uint16_t top_size = queue->queue_size-(queue->queue_write_idx+ELEMENT_SIZE_LEN);
 804d928:	88e7      	ldrh	r7, [r4, #6]
 804d92a:	3f02      	subs	r7, #2
 804d92c:	1abf      	subs	r7, r7, r2
 804d92e:	b2bf      	uxth	r7, r7
    add_elementSize_and_inc_writeIdx(queue,top_size);
 804d930:	4639      	mov	r1, r7
 804d932:	4620      	mov	r0, r4
 804d934:	f7ff ff94 	bl	804d860 <add_elementSize_and_inc_writeIdx>
    queue_copy(queue->queue_buff+queue->queue_write_idx,buff,top_size);
 804d938:	8863      	ldrh	r3, [r4, #2]
 804d93a:	1e5a      	subs	r2, r3, #1
 804d93c:	68a3      	ldr	r3, [r4, #8]
 804d93e:	4413      	add	r3, r2
 804d940:	19f2      	adds	r2, r6, r7
  while(size--)
 804d942:	4296      	cmp	r6, r2
 804d944:	d118      	bne.n	804d978 <circular_queue_add+0xd8>
    buff_size-=top_size;
 804d946:	1bed      	subs	r5, r5, r7
    queue->queue_write_idx=0;
 804d948:	2300      	movs	r3, #0
    buff_size-=top_size;
 804d94a:	b2ad      	uxth	r5, r5
    queue->queue_write_idx=0;
 804d94c:	8063      	strh	r3, [r4, #2]
    add_elementSize_and_inc_writeIdx(queue, buff_size);
 804d94e:	4629      	mov	r1, r5
 804d950:	4620      	mov	r0, r4
 804d952:	f7ff ff85 	bl	804d860 <add_elementSize_and_inc_writeIdx>
    queue_copy(queue->queue_buff+queue->queue_write_idx,buff+top_size,buff_size);
 804d956:	8863      	ldrh	r3, [r4, #2]
 804d958:	1e5a      	subs	r2, r3, #1
 804d95a:	68a3      	ldr	r3, [r4, #8]
 804d95c:	4413      	add	r3, r2
 804d95e:	1972      	adds	r2, r6, r5
  while(size--)
 804d960:	42b2      	cmp	r2, r6
 804d962:	d10e      	bne.n	804d982 <circular_queue_add+0xe2>
    queue->queue_nb_element+=2;
 804d964:	88a3      	ldrh	r3, [r4, #4]
    queue->queue_write_idx+=buff_size;
 804d966:	8862      	ldrh	r2, [r4, #2]
    queue->queue_nb_element+=2;
 804d968:	3302      	adds	r3, #2
    queue->queue_write_idx+=buff_size;
 804d96a:	4415      	add	r5, r2
    queue->queue_nb_element+=2;
 804d96c:	80a3      	strh	r3, [r4, #4]
    if (queue->queue_write_idx== queue->queue_read_idx)
 804d96e:	8823      	ldrh	r3, [r4, #0]
    queue->queue_write_idx+=buff_size;
 804d970:	b2ad      	uxth	r5, r5
 804d972:	8065      	strh	r5, [r4, #2]
    if (queue->queue_write_idx== queue->queue_read_idx)
 804d974:	42ab      	cmp	r3, r5
 804d976:	e7ca      	b.n	804d90e <circular_queue_add+0x6e>
    *out++= *in++;
 804d978:	f816 1b01 	ldrb.w	r1, [r6], #1
 804d97c:	f803 1f01 	strb.w	r1, [r3, #1]!
 804d980:	e7df      	b.n	804d942 <circular_queue_add+0xa2>
 804d982:	f816 1b01 	ldrb.w	r1, [r6], #1
 804d986:	f803 1f01 	strb.w	r1, [r3, #1]!
 804d98a:	e7e9      	b.n	804d960 <circular_queue_add+0xc0>
    status=-1;
 804d98c:	f04f 30ff 	mov.w	r0, #4294967295
  return status;
 804d990:	e7c1      	b.n	804d916 <circular_queue_add+0x76>

0804d992 <circular_queue_get>:
  if (queue->queue_nb_element==0)
 804d992:	8883      	ldrh	r3, [r0, #4]
{
 804d994:	b570      	push	{r4, r5, r6, lr}
  if (queue->queue_nb_element==0)
 804d996:	b1ab      	cbz	r3, 804d9c4 <circular_queue_get+0x32>
    uint16_t read_idx=queue->queue_read_idx;
 804d998:	8805      	ldrh	r5, [r0, #0]
    size=(uint16_t) queue->queue_buff[read_idx++]<<8;
 804d99a:	6884      	ldr	r4, [r0, #8]
 804d99c:	1c6b      	adds	r3, r5, #1
 804d99e:	5d66      	ldrb	r6, [r4, r5]
    if (read_idx==queue->queue_size)
 804d9a0:	88c5      	ldrh	r5, [r0, #6]
    size=(uint16_t) queue->queue_buff[read_idx++]<<8;
 804d9a2:	b29b      	uxth	r3, r3
      read_idx=0;
 804d9a4:	429d      	cmp	r5, r3
 804d9a6:	bf08      	it	eq
 804d9a8:	2300      	moveq	r3, #0
    size|=(uint16_t) queue->queue_buff[read_idx++];
 804d9aa:	1c58      	adds	r0, r3, #1
 804d9ac:	b280      	uxth	r0, r0
 804d9ae:	5ce3      	ldrb	r3, [r4, r3]
      read_idx=0;
 804d9b0:	4285      	cmp	r5, r0
 804d9b2:	bf08      	it	eq
 804d9b4:	2000      	moveq	r0, #0
    *buff= queue->queue_buff+read_idx;
 804d9b6:	4420      	add	r0, r4
    size|=(uint16_t) queue->queue_buff[read_idx++];
 804d9b8:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
    *buff= queue->queue_buff+read_idx;
 804d9bc:	6008      	str	r0, [r1, #0]
    * buff_size=size;
 804d9be:	8013      	strh	r3, [r2, #0]
    status=0;
 804d9c0:	2000      	movs	r0, #0
}
 804d9c2:	bd70      	pop	{r4, r5, r6, pc}
    status=-1;
 804d9c4:	f04f 30ff 	mov.w	r0, #4294967295
  return status;
 804d9c8:	e7fb      	b.n	804d9c2 <circular_queue_get+0x30>

0804d9ca <circular_queue_remove>:
  if (queue->queue_nb_element==0)
 804d9ca:	8882      	ldrh	r2, [r0, #4]
{
 804d9cc:	b570      	push	{r4, r5, r6, lr}
  if (queue->queue_nb_element==0)
 804d9ce:	b322      	cbz	r2, 804da1a <circular_queue_remove+0x50>
    size=(uint16_t) queue->queue_buff[queue->queue_read_idx++]<<8;
 804d9d0:	8803      	ldrh	r3, [r0, #0]
    if (queue->queue_read_idx==queue->queue_size)
 804d9d2:	88c4      	ldrh	r4, [r0, #6]
    size=(uint16_t) queue->queue_buff[queue->queue_read_idx++]<<8;
 804d9d4:	6886      	ldr	r6, [r0, #8]
 804d9d6:	1c59      	adds	r1, r3, #1
 804d9d8:	b289      	uxth	r1, r1
    if (queue->queue_read_idx==queue->queue_size)
 804d9da:	42a1      	cmp	r1, r4
    size=(uint16_t) queue->queue_buff[queue->queue_read_idx++]<<8;
 804d9dc:	8001      	strh	r1, [r0, #0]
      queue->queue_read_idx=0;
 804d9de:	bf08      	it	eq
 804d9e0:	2100      	moveq	r1, #0
    size=(uint16_t) queue->queue_buff[queue->queue_read_idx++]<<8;
 804d9e2:	5cf3      	ldrb	r3, [r6, r3]
      queue->queue_read_idx=0;
 804d9e4:	bf08      	it	eq
 804d9e6:	8001      	strheq	r1, [r0, #0]
    size|=(uint16_t) queue->queue_buff[queue->queue_read_idx++];
 804d9e8:	8805      	ldrh	r5, [r0, #0]
 804d9ea:	1c69      	adds	r1, r5, #1
 804d9ec:	b289      	uxth	r1, r1
    if (queue->queue_read_idx==queue->queue_size)
 804d9ee:	428c      	cmp	r4, r1
    size|=(uint16_t) queue->queue_buff[queue->queue_read_idx++];
 804d9f0:	8001      	strh	r1, [r0, #0]
      queue->queue_read_idx=0;
 804d9f2:	bf08      	it	eq
 804d9f4:	2100      	moveq	r1, #0
    size|=(uint16_t) queue->queue_buff[queue->queue_read_idx++];
 804d9f6:	5d75      	ldrb	r5, [r6, r5]
      queue->queue_read_idx=0;
 804d9f8:	bf08      	it	eq
 804d9fa:	8001      	strheq	r1, [r0, #0]
    queue->queue_read_idx+=size;
 804d9fc:	8801      	ldrh	r1, [r0, #0]
    size=(uint16_t) queue->queue_buff[queue->queue_read_idx++]<<8;
 804d9fe:	021b      	lsls	r3, r3, #8
    size|=(uint16_t) queue->queue_buff[queue->queue_read_idx++];
 804da00:	432b      	orrs	r3, r5
    queue->queue_read_idx+=size;
 804da02:	440b      	add	r3, r1
 804da04:	b29b      	uxth	r3, r3
    if (queue->queue_read_idx==queue->queue_size)
 804da06:	429c      	cmp	r4, r3
        queue->queue_read_idx=0;
 804da08:	bf08      	it	eq
 804da0a:	2300      	moveq	r3, #0
 804da0c:	8003      	strh	r3, [r0, #0]
    queue->queue_nb_element--;
 804da0e:	3a01      	subs	r2, #1
    queue->queue_full=0;
 804da10:	2300      	movs	r3, #0
    queue->queue_nb_element--;
 804da12:	8082      	strh	r2, [r0, #4]
    queue->queue_full=0;
 804da14:	7303      	strb	r3, [r0, #12]
    status=0;
 804da16:	4618      	mov	r0, r3
}
 804da18:	bd70      	pop	{r4, r5, r6, pc}
      status=-1;
 804da1a:	f04f 30ff 	mov.w	r0, #4294967295
  return status;
 804da1e:	e7fb      	b.n	804da18 <circular_queue_remove+0x4e>

0804da20 <circular_queue_sense>:
  if (queue->queue_nb_element==0)
 804da20:	8880      	ldrh	r0, [r0, #4]
 804da22:	fab0 f080 	clz	r0, r0
 804da26:	0940      	lsrs	r0, r0, #5
}
 804da28:	4240      	negs	r0, r0
 804da2a:	4770      	bx	lr

0804da2c <SysTimeAdd>:
static void CalendarDiv60( uint32_t in, uint32_t* out, uint32_t* remainder );

const char *WeekDayString[]={ "Sun", "Mon", "Tue", "Wed", "Thu", "Fri", "Sat" };

SysTime_t SysTimeAdd( SysTime_t a, SysTime_t b )
{
 804da2c:	b082      	sub	sp, #8
 804da2e:	b082      	sub	sp, #8
 804da30:	f10d 0c08 	add.w	ip, sp, #8
 804da34:	e90c 0006 	stmdb	ip, {r1, r2}
    SysTime_t c =  { .Seconds = 0, .SubSeconds = 0 };

    c.Seconds = a.Seconds + b.Seconds;
 804da38:	9a00      	ldr	r2, [sp, #0]
    c.SubSeconds = a.SubSeconds + b.SubSeconds;
 804da3a:	f8bd 1010 	ldrh.w	r1, [sp, #16]
{
 804da3e:	9303      	str	r3, [sp, #12]
    c.Seconds = a.Seconds + b.Seconds;
 804da40:	4413      	add	r3, r2
    c.SubSeconds = a.SubSeconds + b.SubSeconds;
 804da42:	f8bd 2004 	ldrh.w	r2, [sp, #4]
 804da46:	440a      	add	r2, r1
 804da48:	b292      	uxth	r2, r2
 804da4a:	b211      	sxth	r1, r2
    if( c.SubSeconds >= 1000 )
 804da4c:	f5b1 7f7a 	cmp.w	r1, #1000	; 0x3e8
    {
        c.Seconds++;
        c.SubSeconds -= 1000;
 804da50:	bfa2      	ittt	ge
 804da52:	f5a2 727a 	subge.w	r2, r2, #1000	; 0x3e8
        c.Seconds++;
 804da56:	3301      	addge	r3, #1
        c.SubSeconds -= 1000;
 804da58:	b211      	sxthge	r1, r2
    }
    return c;
 804da5a:	6003      	str	r3, [r0, #0]
 804da5c:	8081      	strh	r1, [r0, #4]
}
 804da5e:	b002      	add	sp, #8
 804da60:	b002      	add	sp, #8
 804da62:	4770      	bx	lr

0804da64 <SysTimeSub>:

SysTime_t SysTimeSub( SysTime_t a, SysTime_t b )
{
 804da64:	b082      	sub	sp, #8
 804da66:	b082      	sub	sp, #8
 804da68:	f10d 0c08 	add.w	ip, sp, #8
 804da6c:	e90c 0006 	stmdb	ip, {r1, r2}
    SysTime_t c = { .Seconds = 0, .SubSeconds = 0 };

    c.Seconds = a.Seconds - b.Seconds;
 804da70:	9a00      	ldr	r2, [sp, #0]
    c.SubSeconds = a.SubSeconds - b.SubSeconds;
 804da72:	f8bd 1010 	ldrh.w	r1, [sp, #16]
{
 804da76:	9303      	str	r3, [sp, #12]
    c.Seconds = a.Seconds - b.Seconds;
 804da78:	1ad3      	subs	r3, r2, r3
    c.SubSeconds = a.SubSeconds - b.SubSeconds;
 804da7a:	f8bd 2004 	ldrh.w	r2, [sp, #4]
 804da7e:	1a52      	subs	r2, r2, r1
 804da80:	b292      	uxth	r2, r2
 804da82:	b211      	sxth	r1, r2
    if( c.SubSeconds < 0 )
 804da84:	2900      	cmp	r1, #0
    {
        c.Seconds--;
        c.SubSeconds += 1000;
 804da86:	bfbe      	ittt	lt
 804da88:	f502 727a 	addlt.w	r2, r2, #1000	; 0x3e8
        c.Seconds--;
 804da8c:	f103 33ff 	addlt.w	r3, r3, #4294967295
        c.SubSeconds += 1000;
 804da90:	b211      	sxthlt	r1, r2
    }
    return c;
 804da92:	6003      	str	r3, [r0, #0]
 804da94:	8081      	strh	r1, [r0, #4]
}
 804da96:	b002      	add	sp, #8
 804da98:	b002      	add	sp, #8
 804da9a:	4770      	bx	lr

0804da9c <SysTimeSet>:

void SysTimeSet( SysTime_t sysTime )
{
 804da9c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 804da9e:	466b      	mov	r3, sp
 804daa0:	e883 0003 	stmia.w	r3, {r0, r1}
    SysTime_t DeltaTime;
  
    SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 804daa4:	a804      	add	r0, sp, #16
 804daa6:	2300      	movs	r3, #0
 804daa8:	f820 3d04 	strh.w	r3, [r0, #-4]!
 804daac:	9302      	str	r3, [sp, #8]

    calendarTime.Seconds = HW_RTC_GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 804daae:	f000 fead 	bl	804e80c <HW_RTC_GetCalendarTime>
    c.Seconds = a.Seconds - b.Seconds;
 804dab2:	9b00      	ldr	r3, [sp, #0]
    c.SubSeconds = a.SubSeconds - b.SubSeconds;
 804dab4:	f8bd 100c 	ldrh.w	r1, [sp, #12]
    calendarTime.Seconds = HW_RTC_GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 804dab8:	9002      	str	r0, [sp, #8]
    c.Seconds = a.Seconds - b.Seconds;
 804daba:	1a18      	subs	r0, r3, r0
    c.SubSeconds = a.SubSeconds - b.SubSeconds;
 804dabc:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 804dac0:	1a5b      	subs	r3, r3, r1
 804dac2:	b29b      	uxth	r3, r3
 804dac4:	b219      	sxth	r1, r3
    if( c.SubSeconds < 0 )
 804dac6:	2900      	cmp	r1, #0
        c.SubSeconds += 1000;
 804dac8:	bfbe      	ittt	lt
 804daca:	f503 737a 	addlt.w	r3, r3, #1000	; 0x3e8
        c.Seconds--;
 804dace:	f100 30ff 	addlt.w	r0, r0, #4294967295
        c.SubSeconds += 1000;
 804dad2:	b219      	sxthlt	r1, r3

    // sysTime is epoch
    DeltaTime = SysTimeSub( sysTime, calendarTime );

    HW_RTC_BKUPWrite( DeltaTime.Seconds, ( uint32_t )DeltaTime.SubSeconds );
 804dad4:	f000 feac 	bl	804e830 <HW_RTC_BKUPWrite>
}
 804dad8:	b005      	add	sp, #20
 804dada:	f85d fb04 	ldr.w	pc, [sp], #4

0804dade <SysTimeGet>:

SysTime_t SysTimeGet( void )
{
 804dade:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 804dae0:	4604      	mov	r4, r0
    SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 804dae2:	a804      	add	r0, sp, #16
 804dae4:	2300      	movs	r3, #0
 804dae6:	f820 3d0c 	strh.w	r3, [r0, #-12]!
 804daea:	9300      	str	r3, [sp, #0]
    SysTime_t sysTime = { .Seconds = 0, .SubSeconds = 0 };
    SysTime_t DeltaTime;

    calendarTime.Seconds = HW_RTC_GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 804daec:	f000 fe8e 	bl	804e80c <HW_RTC_GetCalendarTime>

    HW_RTC_BKUPRead( &DeltaTime.Seconds, ( uint32_t* )&DeltaTime.SubSeconds );
 804daf0:	a903      	add	r1, sp, #12
    calendarTime.Seconds = HW_RTC_GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 804daf2:	9000      	str	r0, [sp, #0]
    HW_RTC_BKUPRead( &DeltaTime.Seconds, ( uint32_t* )&DeltaTime.SubSeconds );
 804daf4:	a802      	add	r0, sp, #8
 804daf6:	f000 fead 	bl	804e854 <HW_RTC_BKUPRead>
    c.Seconds = a.Seconds + b.Seconds;
 804dafa:	9b00      	ldr	r3, [sp, #0]
 804dafc:	9a02      	ldr	r2, [sp, #8]
    c.SubSeconds = a.SubSeconds + b.SubSeconds;
 804dafe:	f8bd 1004 	ldrh.w	r1, [sp, #4]
    c.Seconds = a.Seconds + b.Seconds;
 804db02:	441a      	add	r2, r3
    c.SubSeconds = a.SubSeconds + b.SubSeconds;
 804db04:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 804db08:	440b      	add	r3, r1
 804db0a:	b29b      	uxth	r3, r3
 804db0c:	b219      	sxth	r1, r3
    if( c.SubSeconds >= 1000 )
 804db0e:	f5b1 7f7a 	cmp.w	r1, #1000	; 0x3e8
        c.SubSeconds -= 1000;
 804db12:	bfa2      	ittt	ge
 804db14:	f5a3 737a 	subge.w	r3, r3, #1000	; 0x3e8
        c.Seconds++;
 804db18:	3201      	addge	r2, #1
        c.SubSeconds -= 1000;
 804db1a:	b219      	sxthge	r1, r3

    sysTime = SysTimeAdd( DeltaTime, calendarTime );

    return sysTime;
}
 804db1c:	4620      	mov	r0, r4
    return sysTime;
 804db1e:	6022      	str	r2, [r4, #0]
 804db20:	80a1      	strh	r1, [r4, #4]
}
 804db22:	b004      	add	sp, #16
 804db24:	bd10      	pop	{r4, pc}

0804db26 <SysTimeGetMcuTime>:


SysTime_t SysTimeGetMcuTime( void )
{
 804db26:	b537      	push	{r0, r1, r2, r4, r5, lr}
    SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 804db28:	2300      	movs	r3, #0
{
 804db2a:	4604      	mov	r4, r0

    calendarTime.Seconds = HW_RTC_GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 804db2c:	a801      	add	r0, sp, #4
    SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 804db2e:	9300      	str	r3, [sp, #0]
 804db30:	f8ad 3004 	strh.w	r3, [sp, #4]
    calendarTime.Seconds = HW_RTC_GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 804db34:	f000 fe6a 	bl	804e80c <HW_RTC_GetCalendarTime>
 804db38:	466d      	mov	r5, sp
 804db3a:	9000      	str	r0, [sp, #0]
    
    return calendarTime;
 804db3c:	e895 0003 	ldmia.w	r5, {r0, r1}
 804db40:	e884 0003 	stmia.w	r4, {r0, r1}
}
 804db44:	4620      	mov	r0, r4
 804db46:	b003      	add	sp, #12
 804db48:	bd30      	pop	{r4, r5, pc}

0804db4a <TimerSetTimeout>:
    cur = cur->Next;
  }
  return false;
}
static void TimerSetTimeout( TimerEvent_t *obj )
{
 804db4a:	b570      	push	{r4, r5, r6, lr}
 804db4c:	4604      	mov	r4, r0
  int32_t minTicks= HW_RTC_GetMinimumTimeout( );
 804db4e:	f000 fce9 	bl	804e524 <HW_RTC_GetMinimumTimeout>
  obj->IsNext2Expire = true; 
 804db52:	2301      	movs	r3, #1
 804db54:	7263      	strb	r3, [r4, #9]
  int32_t minTicks= HW_RTC_GetMinimumTimeout( );
 804db56:	4605      	mov	r5, r0

  // In case deadline too soon
  if(obj->Timestamp  < (HW_RTC_GetTimerElapsedTime(  ) + minTicks) )
 804db58:	6826      	ldr	r6, [r4, #0]
 804db5a:	f000 fcf9 	bl	804e550 <HW_RTC_GetTimerElapsedTime>
 804db5e:	4428      	add	r0, r5
 804db60:	4286      	cmp	r6, r0
 804db62:	d203      	bcs.n	804db6c <TimerSetTimeout+0x22>
  {
    obj->Timestamp = HW_RTC_GetTimerElapsedTime(  ) + minTicks;
 804db64:	f000 fcf4 	bl	804e550 <HW_RTC_GetTimerElapsedTime>
 804db68:	4428      	add	r0, r5
 804db6a:	6020      	str	r0, [r4, #0]
  }
  HW_RTC_SetAlarm( obj->Timestamp );
 804db6c:	6820      	ldr	r0, [r4, #0]
}
 804db6e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  HW_RTC_SetAlarm( obj->Timestamp );
 804db72:	f000 bd19 	b.w	804e5a8 <HW_RTC_SetAlarm>
	...

0804db78 <TimerInsertNewHeadTimer>:
  obj->Next = NULL;
}

static void TimerInsertNewHeadTimer( TimerEvent_t *obj )
{
  TimerEvent_t* cur = TimerListHead;
 804db78:	4b04      	ldr	r3, [pc, #16]	; (804db8c <TimerInsertNewHeadTimer+0x14>)
 804db7a:	681a      	ldr	r2, [r3, #0]

  if( cur != NULL )
 804db7c:	b10a      	cbz	r2, 804db82 <TimerInsertNewHeadTimer+0xa>
  {
    cur->IsNext2Expire = false;
 804db7e:	2100      	movs	r1, #0
 804db80:	7251      	strb	r1, [r2, #9]
  }

  obj->Next = cur;
 804db82:	6142      	str	r2, [r0, #20]
  TimerListHead = obj;
 804db84:	6018      	str	r0, [r3, #0]
  TimerSetTimeout( TimerListHead );
 804db86:	f7ff bfe0 	b.w	804db4a <TimerSetTimeout>
 804db8a:	bf00      	nop
 804db8c:	2000df70 	.word	0x2000df70

0804db90 <TimerInit>:
  obj->Timestamp = 0;
 804db90:	2300      	movs	r3, #0
  obj->ReloadValue = 0;
 804db92:	e9c0 3300 	strd	r3, r3, [r0]
  obj->IsStarted = false;
 804db96:	7203      	strb	r3, [r0, #8]
  obj->IsNext2Expire = false;
 804db98:	7243      	strb	r3, [r0, #9]
  obj->Context = NULL;
 804db9a:	e9c0 1303 	strd	r1, r3, [r0, #12]
  obj->Next = NULL;
 804db9e:	6143      	str	r3, [r0, #20]
}
 804dba0:	4770      	bx	lr
	...

0804dba4 <TimerStart>:
{
 804dba4:	b570      	push	{r4, r5, r6, lr}
 804dba6:	4604      	mov	r4, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 804dba8:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 804dbac:	b672      	cpsid	i
  if( ( obj == NULL ) || ( TimerExists( obj ) == true ) )
 804dbae:	b170      	cbz	r0, 804dbce <TimerStart+0x2a>
  TimerEvent_t* cur = TimerListHead;
 804dbb0:	4e16      	ldr	r6, [pc, #88]	; (804dc0c <TimerStart+0x68>)
 804dbb2:	6831      	ldr	r1, [r6, #0]
 804dbb4:	460b      	mov	r3, r1
  while( cur != NULL )
 804dbb6:	b96b      	cbnz	r3, 804dbd4 <TimerStart+0x30>
  obj->Timestamp = obj->ReloadValue;
 804dbb8:	6862      	ldr	r2, [r4, #4]
 804dbba:	6022      	str	r2, [r4, #0]
  obj->IsStarted = true;
 804dbbc:	2201      	movs	r2, #1
 804dbbe:	7222      	strb	r2, [r4, #8]
  obj->IsNext2Expire = false;
 804dbc0:	7263      	strb	r3, [r4, #9]
  if( TimerListHead == NULL )
 804dbc2:	b959      	cbnz	r1, 804dbdc <TimerStart+0x38>
    HW_RTC_SetTimerContext( );
 804dbc4:	f000 fdd8 	bl	804e778 <HW_RTC_SetTimerContext>
      TimerInsertNewHeadTimer( obj);
 804dbc8:	4620      	mov	r0, r4
 804dbca:	f7ff ffd5 	bl	804db78 <TimerInsertNewHeadTimer>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 804dbce:	f385 8810 	msr	PRIMASK, r5
}
 804dbd2:	bd70      	pop	{r4, r5, r6, pc}
    if( cur == obj )
 804dbd4:	429c      	cmp	r4, r3
 804dbd6:	d0fa      	beq.n	804dbce <TimerStart+0x2a>
    cur = cur->Next;
 804dbd8:	695b      	ldr	r3, [r3, #20]
 804dbda:	e7ec      	b.n	804dbb6 <TimerStart+0x12>
    elapsedTime = HW_RTC_GetTimerElapsedTime( );
 804dbdc:	f000 fcb8 	bl	804e550 <HW_RTC_GetTimerElapsedTime>
    obj->Timestamp += elapsedTime;
 804dbe0:	6823      	ldr	r3, [r4, #0]
 804dbe2:	4418      	add	r0, r3
    if( obj->Timestamp < TimerListHead->Timestamp )
 804dbe4:	6833      	ldr	r3, [r6, #0]
    obj->Timestamp += elapsedTime;
 804dbe6:	6020      	str	r0, [r4, #0]
    if( obj->Timestamp < TimerListHead->Timestamp )
 804dbe8:	681a      	ldr	r2, [r3, #0]
 804dbea:	4290      	cmp	r0, r2
 804dbec:	d3ec      	bcc.n	804dbc8 <TimerStart+0x24>
  TimerEvent_t* next = TimerListHead->Next;
 804dbee:	695a      	ldr	r2, [r3, #20]
  while (cur->Next != NULL )
 804dbf0:	6959      	ldr	r1, [r3, #20]
 804dbf2:	b911      	cbnz	r1, 804dbfa <TimerStart+0x56>
  cur->Next = obj;
 804dbf4:	615c      	str	r4, [r3, #20]
  obj->Next = NULL;
 804dbf6:	6161      	str	r1, [r4, #20]
 804dbf8:	e7e9      	b.n	804dbce <TimerStart+0x2a>
    if( obj->Timestamp  > next->Timestamp )
 804dbfa:	6811      	ldr	r1, [r2, #0]
 804dbfc:	4288      	cmp	r0, r1
 804dbfe:	d902      	bls.n	804dc06 <TimerStart+0x62>
        next = next->Next;
 804dc00:	4613      	mov	r3, r2
 804dc02:	6952      	ldr	r2, [r2, #20]
 804dc04:	e7f4      	b.n	804dbf0 <TimerStart+0x4c>
        cur->Next = obj;
 804dc06:	615c      	str	r4, [r3, #20]
        obj->Next = next;
 804dc08:	6162      	str	r2, [r4, #20]
 804dc0a:	e7e0      	b.n	804dbce <TimerStart+0x2a>
 804dc0c:	2000df70 	.word	0x2000df70

0804dc10 <TimerIrqHandler>:
{
 804dc10:	b570      	push	{r4, r5, r6, lr}
  uint32_t old =  HW_RTC_GetTimerContext( );
 804dc12:	f000 fdf5 	bl	804e800 <HW_RTC_GetTimerContext>
  if ( TimerListHead != NULL )
 804dc16:	4c1b      	ldr	r4, [pc, #108]	; (804dc84 <TimerIrqHandler+0x74>)
  uint32_t old =  HW_RTC_GetTimerContext( );
 804dc18:	4605      	mov	r5, r0
  uint32_t now =  HW_RTC_SetTimerContext( );
 804dc1a:	f000 fdad 	bl	804e778 <HW_RTC_SetTimerContext>
  if ( TimerListHead != NULL )
 804dc1e:	6822      	ldr	r2, [r4, #0]
 804dc20:	b19a      	cbz	r2, 804dc4a <TimerIrqHandler+0x3a>
  uint32_t DeltaContext = now - old; //intentionnal wrap around
 804dc22:	1b40      	subs	r0, r0, r5
 804dc24:	4613      	mov	r3, r2
        next->Timestamp = 0 ;
 804dc26:	2500      	movs	r5, #0
    for (cur=TimerListHead; cur->Next != NULL; cur= cur->Next)
 804dc28:	695b      	ldr	r3, [r3, #20]
 804dc2a:	b92b      	cbnz	r3, 804dc38 <TimerIrqHandler+0x28>
    cur->IsStarted = false;
 804dc2c:	7213      	strb	r3, [r2, #8]
    exec_cb( cur->Callback, cur->Context );
 804dc2e:	68d3      	ldr	r3, [r2, #12]
    TimerListHead = TimerListHead->Next;
 804dc30:	6951      	ldr	r1, [r2, #20]
 804dc32:	6021      	str	r1, [r4, #0]
    exec_cb( cur->Callback, cur->Context );
 804dc34:	b93b      	cbnz	r3, 804dc46 <TimerIrqHandler+0x36>
 804dc36:	e7fe      	b.n	804dc36 <TimerIrqHandler+0x26>
      if (next->Timestamp > DeltaContext)
 804dc38:	6819      	ldr	r1, [r3, #0]
 804dc3a:	4281      	cmp	r1, r0
        next->Timestamp -= DeltaContext;
 804dc3c:	bf86      	itte	hi
 804dc3e:	1a09      	subhi	r1, r1, r0
 804dc40:	6019      	strhi	r1, [r3, #0]
        next->Timestamp = 0 ;
 804dc42:	601d      	strls	r5, [r3, #0]
 804dc44:	e7f0      	b.n	804dc28 <TimerIrqHandler+0x18>
    exec_cb( cur->Callback, cur->Context );
 804dc46:	6910      	ldr	r0, [r2, #16]
 804dc48:	4798      	blx	r3
   cur->IsStarted = false;
 804dc4a:	2600      	movs	r6, #0
  while( ( TimerListHead != NULL ) && ( TimerListHead->Timestamp < HW_RTC_GetTimerElapsedTime(  )  ))
 804dc4c:	6823      	ldr	r3, [r4, #0]
 804dc4e:	b92b      	cbnz	r3, 804dc5c <TimerIrqHandler+0x4c>
  if( ( TimerListHead != NULL ) && ( TimerListHead->IsNext2Expire == false ) )
 804dc50:	6820      	ldr	r0, [r4, #0]
 804dc52:	b980      	cbnz	r0, 804dc76 <TimerIrqHandler+0x66>
}
 804dc54:	bd70      	pop	{r4, r5, r6, pc}
   exec_cb( cur->Callback, cur->Context );
 804dc56:	6918      	ldr	r0, [r3, #16]
 804dc58:	4790      	blx	r2
 804dc5a:	e7f7      	b.n	804dc4c <TimerIrqHandler+0x3c>
  while( ( TimerListHead != NULL ) && ( TimerListHead->Timestamp < HW_RTC_GetTimerElapsedTime(  )  ))
 804dc5c:	681d      	ldr	r5, [r3, #0]
 804dc5e:	f000 fc77 	bl	804e550 <HW_RTC_GetTimerElapsedTime>
 804dc62:	4285      	cmp	r5, r0
 804dc64:	d2f4      	bcs.n	804dc50 <TimerIrqHandler+0x40>
   cur = TimerListHead;
 804dc66:	6823      	ldr	r3, [r4, #0]
   TimerListHead = TimerListHead->Next;
 804dc68:	695a      	ldr	r2, [r3, #20]
 804dc6a:	6022      	str	r2, [r4, #0]
   exec_cb( cur->Callback, cur->Context );
 804dc6c:	68da      	ldr	r2, [r3, #12]
   cur->IsStarted = false;
 804dc6e:	721e      	strb	r6, [r3, #8]
   exec_cb( cur->Callback, cur->Context );
 804dc70:	2a00      	cmp	r2, #0
 804dc72:	d1f0      	bne.n	804dc56 <TimerIrqHandler+0x46>
 804dc74:	e7fe      	b.n	804dc74 <TimerIrqHandler+0x64>
  if( ( TimerListHead != NULL ) && ( TimerListHead->IsNext2Expire == false ) )
 804dc76:	7a43      	ldrb	r3, [r0, #9]
 804dc78:	2b00      	cmp	r3, #0
 804dc7a:	d1eb      	bne.n	804dc54 <TimerIrqHandler+0x44>
}
 804dc7c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    TimerSetTimeout( TimerListHead );
 804dc80:	f7ff bf63 	b.w	804db4a <TimerSetTimeout>
 804dc84:	2000df70 	.word	0x2000df70

0804dc88 <TimerStop>:
{
 804dc88:	b570      	push	{r4, r5, r6, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 804dc8a:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 804dc8e:	b672      	cpsid	i
  TimerEvent_t* prev = TimerListHead;
 804dc90:	4d10      	ldr	r5, [pc, #64]	; (804dcd4 <TimerStop+0x4c>)
 804dc92:	682b      	ldr	r3, [r5, #0]
  if( ( TimerListHead == NULL ) || ( obj == NULL ) )
 804dc94:	b103      	cbz	r3, 804dc98 <TimerStop+0x10>
 804dc96:	b910      	cbnz	r0, 804dc9e <TimerStop+0x16>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 804dc98:	f386 8810 	msr	PRIMASK, r6
}  
 804dc9c:	bd70      	pop	{r4, r5, r6, pc}
  obj->IsStarted = false;
 804dc9e:	2200      	movs	r2, #0
  if( TimerListHead == obj ) // Stop the Head                  
 804dca0:	4283      	cmp	r3, r0
  obj->IsStarted = false;
 804dca2:	7202      	strb	r2, [r0, #8]
  if( TimerListHead == obj ) // Stop the Head                  
 804dca4:	d10e      	bne.n	804dcc4 <TimerStop+0x3c>
    if( TimerListHead->IsNext2Expire == true ) // The head is already running 
 804dca6:	7a59      	ldrb	r1, [r3, #9]
 804dca8:	695c      	ldr	r4, [r3, #20]
 804dcaa:	b141      	cbz	r1, 804dcbe <TimerStop+0x36>
      TimerListHead->IsNext2Expire = false;
 804dcac:	725a      	strb	r2, [r3, #9]
      if( TimerListHead->Next != NULL )
 804dcae:	b124      	cbz	r4, 804dcba <TimerStop+0x32>
        TimerSetTimeout( TimerListHead );
 804dcb0:	4620      	mov	r0, r4
        TimerListHead = TimerListHead->Next;
 804dcb2:	602c      	str	r4, [r5, #0]
        TimerSetTimeout( TimerListHead );
 804dcb4:	f7ff ff49 	bl	804db4a <TimerSetTimeout>
 804dcb8:	e7ee      	b.n	804dc98 <TimerStop+0x10>
        HW_RTC_StopAlarm( );
 804dcba:	f000 fc5f 	bl	804e57c <HW_RTC_StopAlarm>
        TimerListHead = NULL;
 804dcbe:	602c      	str	r4, [r5, #0]
 804dcc0:	e7ea      	b.n	804dc98 <TimerStop+0x10>
 804dcc2:	4613      	mov	r3, r2
        cur = cur->Next;
 804dcc4:	695a      	ldr	r2, [r3, #20]
    while( cur != NULL )
 804dcc6:	2a00      	cmp	r2, #0
 804dcc8:	d0e6      	beq.n	804dc98 <TimerStop+0x10>
      if( cur == obj )
 804dcca:	4290      	cmp	r0, r2
 804dccc:	d1f9      	bne.n	804dcc2 <TimerStop+0x3a>
        if( cur->Next != NULL )
 804dcce:	6942      	ldr	r2, [r0, #20]
          prev->Next = cur;
 804dcd0:	615a      	str	r2, [r3, #20]
 804dcd2:	e7e1      	b.n	804dc98 <TimerStop+0x10>
 804dcd4:	2000df70 	.word	0x2000df70

0804dcd8 <TimerSetValue>:
{
 804dcd8:	b538      	push	{r3, r4, r5, lr}
 804dcda:	4605      	mov	r5, r0
  uint32_t ticks = HW_RTC_ms2Tick( value );
 804dcdc:	4608      	mov	r0, r1
 804dcde:	f000 fc23 	bl	804e528 <HW_RTC_ms2Tick>
 804dce2:	4604      	mov	r4, r0
  TimerStop( obj );
 804dce4:	4628      	mov	r0, r5
 804dce6:	f7ff ffcf 	bl	804dc88 <TimerStop>
  minValue = HW_RTC_GetMinimumTimeout( );
 804dcea:	f000 fc1b 	bl	804e524 <HW_RTC_GetMinimumTimeout>
 804dcee:	42a0      	cmp	r0, r4
 804dcf0:	bf38      	it	cc
 804dcf2:	4620      	movcc	r0, r4
  obj->ReloadValue = ticks;
 804dcf4:	e9c5 0000 	strd	r0, r0, [r5]
}
 804dcf8:	bd38      	pop	{r3, r4, r5, pc}

0804dcfa <TimerGetCurrentTime>:
{
 804dcfa:	b508      	push	{r3, lr}
  uint32_t now = HW_RTC_GetTimerValue( );
 804dcfc:	f000 fc36 	bl	804e56c <HW_RTC_GetTimerValue>
}
 804dd00:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  return  HW_RTC_Tick2ms(now);
 804dd04:	f000 bc19 	b.w	804e53a <HW_RTC_Tick2ms>

0804dd08 <TimerGetElapsedTime>:
{
 804dd08:	b538      	push	{r3, r4, r5, lr}
  if ( past == 0 )
 804dd0a:	4605      	mov	r5, r0
 804dd0c:	b150      	cbz	r0, 804dd24 <TimerGetElapsedTime+0x1c>
  uint32_t nowInTicks = HW_RTC_GetTimerValue( );
 804dd0e:	f000 fc2d 	bl	804e56c <HW_RTC_GetTimerValue>
 804dd12:	4604      	mov	r4, r0
  uint32_t pastInTicks = HW_RTC_ms2Tick( past );
 804dd14:	4628      	mov	r0, r5
 804dd16:	f000 fc07 	bl	804e528 <HW_RTC_ms2Tick>
  return HW_RTC_Tick2ms( nowInTicks- pastInTicks );
 804dd1a:	1a20      	subs	r0, r4, r0
}
 804dd1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  return HW_RTC_Tick2ms( nowInTicks- pastInTicks );
 804dd20:	f000 bc0b 	b.w	804e53a <HW_RTC_Tick2ms>
}
 804dd24:	bd38      	pop	{r3, r4, r5, pc}
	...

0804dd28 <Trace_TxCpltCallback>:
}

/* Private Functions Definition ------------------------------------------------------*/

static void Trace_TxCpltCallback(void)
{
 804dd28:	b513      	push	{r0, r1, r4, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 804dd2a:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 804dd2e:	b672      	cpsid	i

  BACKUP_PRIMASK();

  DISABLE_IRQ(); /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  /* Remove element just sent to UART */
  circular_queue_remove(&MsgTraceQueue);
 804dd30:	480f      	ldr	r0, [pc, #60]	; (804dd70 <Trace_TxCpltCallback+0x48>)
 804dd32:	f7ff fe4a 	bl	804d9ca <circular_queue_remove>
  //DBG_GPIO_SET(GPIOB, GPIO_PIN_13);
  //DBG_GPIO_RST(GPIOB, GPIO_PIN_13);
  /* Sense if new data to be sent */
  status=circular_queue_sense(&MsgTraceQueue);
 804dd36:	480e      	ldr	r0, [pc, #56]	; (804dd70 <Trace_TxCpltCallback+0x48>)
 804dd38:	f7ff fe72 	bl	804da20 <circular_queue_sense>

  if ( status == 0) 
 804dd3c:	b970      	cbnz	r0, 804dd5c <Trace_TxCpltCallback+0x34>
  {
    circular_queue_get(&MsgTraceQueue,&buffer,&bufSize);
 804dd3e:	f10d 0202 	add.w	r2, sp, #2
 804dd42:	a901      	add	r1, sp, #4
 804dd44:	480a      	ldr	r0, [pc, #40]	; (804dd70 <Trace_TxCpltCallback+0x48>)
 804dd46:	f7ff fe24 	bl	804d992 <circular_queue_get>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 804dd4a:	f384 8810 	msr	PRIMASK, r4
    RESTORE_PRIMASK();
    //DBG_GPIO_SET(GPIOB, GPIO_PIN_14);
    //DBG_GPIO_RST(GPIOB, GPIO_PIN_14);
    OutputTrace(buffer, bufSize);
 804dd4e:	f8bd 1002 	ldrh.w	r1, [sp, #2]
 804dd52:	9801      	ldr	r0, [sp, #4]
 804dd54:	f001 fe96 	bl	804fa84 <vcom_Trace>

    LPM_SetStopMode(LPM_UART_TX_Id , LPM_Enable );
    TracePeripheralReady = SET;
    RESTORE_PRIMASK();
  }
}
 804dd58:	b002      	add	sp, #8
 804dd5a:	bd10      	pop	{r4, pc}
    LPM_SetStopMode(LPM_UART_TX_Id , LPM_Enable );
 804dd5c:	2100      	movs	r1, #0
 804dd5e:	2020      	movs	r0, #32
 804dd60:	f7ff fd56 	bl	804d810 <LPM_SetStopMode>
    TracePeripheralReady = SET;
 804dd64:	4b03      	ldr	r3, [pc, #12]	; (804dd74 <Trace_TxCpltCallback+0x4c>)
 804dd66:	2201      	movs	r2, #1
 804dd68:	701a      	strb	r2, [r3, #0]
 804dd6a:	f384 8810 	msr	PRIMASK, r4
}
 804dd6e:	e7f3      	b.n	804dd58 <Trace_TxCpltCallback+0x30>
 804dd70:	2000df74 	.word	0x2000df74
 804dd74:	20001214 	.word	0x20001214

0804dd78 <TraceInit>:
{
 804dd78:	b508      	push	{r3, lr}
  OutputInit(Trace_TxCpltCallback);
 804dd7a:	4806      	ldr	r0, [pc, #24]	; (804dd94 <TraceInit+0x1c>)
 804dd7c:	f001 fe66 	bl	804fa4c <vcom_Init>
  circular_queue_init(&MsgTraceQueue, MsgTraceQueueBuff, DBG_TRACE_MSG_QUEUE_SIZE);
 804dd80:	4805      	ldr	r0, [pc, #20]	; (804dd98 <TraceInit+0x20>)
 804dd82:	f44f 7280 	mov.w	r2, #256	; 0x100
 804dd86:	f100 0110 	add.w	r1, r0, #16
}
 804dd8a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  circular_queue_init(&MsgTraceQueue, MsgTraceQueueBuff, DBG_TRACE_MSG_QUEUE_SIZE);
 804dd8e:	f7ff bd80 	b.w	804d892 <circular_queue_init>
 804dd92:	bf00      	nop
 804dd94:	0804dd29 	.word	0x0804dd29
 804dd98:	2000df74 	.word	0x2000df74

0804dd9c <TraceSend>:
{
 804dd9c:	b40f      	push	{r0, r1, r2, r3}
 804dd9e:	b5f0      	push	{r4, r5, r6, r7, lr}
 804dda0:	b0c5      	sub	sp, #276	; 0x114
 804dda2:	ab4a      	add	r3, sp, #296	; 0x128
  uint16_t bufSize=vsnprintf(buf,TEMPBUFSIZE,strFormat, vaArgs);
 804dda4:	f44f 7180 	mov.w	r1, #256	; 0x100
{
 804dda8:	f853 2b04 	ldr.w	r2, [r3], #4
  va_start( vaArgs, strFormat);
 804ddac:	9302      	str	r3, [sp, #8]
  uint16_t bufSize=vsnprintf(buf,TEMPBUFSIZE,strFormat, vaArgs);
 804ddae:	a804      	add	r0, sp, #16
 804ddb0:	f002 fb12 	bl	80503d8 <vsniprintf>
 804ddb4:	f8ad 0006 	strh.w	r0, [sp, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 804ddb8:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 804ddbc:	b672      	cpsid	i
  status =circular_queue_add(&MsgTraceQueue,(uint8_t*)buf, bufSize);
 804ddbe:	4814      	ldr	r0, [pc, #80]	; (804de10 <TraceSend+0x74>)
 804ddc0:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 804ddc4:	a904      	add	r1, sp, #16
 804ddc6:	f7ff fd6b 	bl	804d8a0 <circular_queue_add>
  if ((status==0 ) && (TracePeripheralReady==SET))
 804ddca:	4605      	mov	r5, r0
 804ddcc:	b9e0      	cbnz	r0, 804de08 <TraceSend+0x6c>
 804ddce:	4f11      	ldr	r7, [pc, #68]	; (804de14 <TraceSend+0x78>)
 804ddd0:	783c      	ldrb	r4, [r7, #0]
 804ddd2:	b2e4      	uxtb	r4, r4
 804ddd4:	2c01      	cmp	r4, #1
 804ddd6:	d117      	bne.n	804de08 <TraceSend+0x6c>
    circular_queue_get(&MsgTraceQueue,&buffer,&bufSize);
 804ddd8:	f10d 0206 	add.w	r2, sp, #6
 804dddc:	a903      	add	r1, sp, #12
 804ddde:	480c      	ldr	r0, [pc, #48]	; (804de10 <TraceSend+0x74>)
 804dde0:	f7ff fdd7 	bl	804d992 <circular_queue_get>
    LPM_SetStopMode(LPM_UART_TX_Id , LPM_Disable );
 804dde4:	4621      	mov	r1, r4
 804dde6:	2020      	movs	r0, #32
    TracePeripheralReady = RESET;
 804dde8:	703d      	strb	r5, [r7, #0]
    LPM_SetStopMode(LPM_UART_TX_Id , LPM_Disable );
 804ddea:	f7ff fd11 	bl	804d810 <LPM_SetStopMode>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 804ddee:	f386 8810 	msr	PRIMASK, r6
    OutputTrace(buffer, bufSize);
 804ddf2:	f8bd 1006 	ldrh.w	r1, [sp, #6]
 804ddf6:	9803      	ldr	r0, [sp, #12]
 804ddf8:	f001 fe44 	bl	804fa84 <vcom_Trace>
}
 804ddfc:	4628      	mov	r0, r5
 804ddfe:	b045      	add	sp, #276	; 0x114
 804de00:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 804de04:	b004      	add	sp, #16
 804de06:	4770      	bx	lr
 804de08:	f386 8810 	msr	PRIMASK, r6
  return status;
 804de0c:	e7f6      	b.n	804ddfc <TraceSend+0x60>
 804de0e:	bf00      	nop
 804de10:	2000df74 	.word	0x2000df74
 804de14:	20001214 	.word	0x20001214

0804de18 <rand1>:

static uint32_t next = 1;

int32_t rand1( void )
{
    return ( ( next = next * 1103515245L + 12345L ) % RAND_LOCAL_MAX );
 804de18:	4b07      	ldr	r3, [pc, #28]	; (804de38 <rand1+0x20>)
 804de1a:	4908      	ldr	r1, [pc, #32]	; (804de3c <rand1+0x24>)
 804de1c:	6818      	ldr	r0, [r3, #0]
 804de1e:	f243 0239 	movw	r2, #12345	; 0x3039
 804de22:	fb01 2000 	mla	r0, r1, r0, r2
 804de26:	6018      	str	r0, [r3, #0]
 804de28:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 804de2c:	fbb0 f3f3 	udiv	r3, r0, r3
 804de30:	ebc3 73c3 	rsb	r3, r3, r3, lsl #31
}
 804de34:	1ac0      	subs	r0, r0, r3
 804de36:	4770      	bx	lr
 804de38:	20001218 	.word	0x20001218
 804de3c:	41c64e6d 	.word	0x41c64e6d

0804de40 <srand1>:

void srand1( uint32_t seed )
{
    next = seed;
 804de40:	4b01      	ldr	r3, [pc, #4]	; (804de48 <srand1+0x8>)
 804de42:	6018      	str	r0, [r3, #0]
}
 804de44:	4770      	bx	lr
 804de46:	bf00      	nop
 804de48:	20001218 	.word	0x20001218

0804de4c <randr>:
// Standard random functions redefinition end

int32_t randr( int32_t min, int32_t max )
{
 804de4c:	b538      	push	{r3, r4, r5, lr}
 804de4e:	4605      	mov	r5, r0
 804de50:	460c      	mov	r4, r1
    return ( int32_t )rand1( ) % ( max - min + 1 ) + min;
 804de52:	f7ff ffe1 	bl	804de18 <rand1>
 804de56:	1b61      	subs	r1, r4, r5
 804de58:	3101      	adds	r1, #1
 804de5a:	fb90 f3f1 	sdiv	r3, r0, r1
 804de5e:	fb03 0011 	mls	r0, r3, r1, r0
}
 804de62:	4428      	add	r0, r5
 804de64:	bd38      	pop	{r3, r4, r5, pc}

0804de66 <memcpy1>:

void memcpy1( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 804de66:	3801      	subs	r0, #1
 804de68:	440a      	add	r2, r1
    while( size-- )
 804de6a:	4291      	cmp	r1, r2
 804de6c:	d100      	bne.n	804de70 <memcpy1+0xa>
    {
        *dst++ = *src++;
    }
}
 804de6e:	4770      	bx	lr
        *dst++ = *src++;
 804de70:	f811 3b01 	ldrb.w	r3, [r1], #1
 804de74:	f800 3f01 	strb.w	r3, [r0, #1]!
 804de78:	e7f7      	b.n	804de6a <memcpy1+0x4>

0804de7a <memcpyr>:

void memcpyr( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 804de7a:	4410      	add	r0, r2
 804de7c:	440a      	add	r2, r1
    dst = dst + ( size - 1 );
    while( size-- )
 804de7e:	4291      	cmp	r1, r2
 804de80:	d100      	bne.n	804de84 <memcpyr+0xa>
    {
        *dst-- = *src++;
    }
}
 804de82:	4770      	bx	lr
        *dst-- = *src++;
 804de84:	f811 3b01 	ldrb.w	r3, [r1], #1
 804de88:	f800 3d01 	strb.w	r3, [r0, #-1]!
 804de8c:	e7f7      	b.n	804de7e <memcpyr+0x4>

0804de8e <memset1>:

void memset1( uint8_t *dst, uint8_t value, uint16_t size )
{
 804de8e:	4402      	add	r2, r0
    while( size-- )
 804de90:	4290      	cmp	r0, r2
 804de92:	d100      	bne.n	804de96 <memset1+0x8>
    {
        *dst++ = value;
    }
}
 804de94:	4770      	bx	lr
        *dst++ = value;
 804de96:	f800 1b01 	strb.w	r1, [r0], #1
 804de9a:	e7f9      	b.n	804de90 <memset1+0x2>

0804de9c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 804de9c:	f8df d034 	ldr.w	sp, [pc, #52]	; 804ded4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 804dea0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 804dea2:	e003      	b.n	804deac <LoopCopyDataInit>

0804dea4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 804dea4:	4b0c      	ldr	r3, [pc, #48]	; (804ded8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 804dea6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 804dea8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 804deaa:	3104      	adds	r1, #4

0804deac <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 804deac:	480b      	ldr	r0, [pc, #44]	; (804dedc <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 804deae:	4b0c      	ldr	r3, [pc, #48]	; (804dee0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 804deb0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 804deb2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 804deb4:	d3f6      	bcc.n	804dea4 <CopyDataInit>
  ldr  r2, =_sbss
 804deb6:	4a0b      	ldr	r2, [pc, #44]	; (804dee4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 804deb8:	e002      	b.n	804dec0 <LoopFillZerobss>

0804deba <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 804deba:	2300      	movs	r3, #0
  str  r3, [r2], #4
 804debc:	f842 3b04 	str.w	r3, [r2], #4

0804dec0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 804dec0:	4b09      	ldr	r3, [pc, #36]	; (804dee8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 804dec2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 804dec4:	d3f9      	bcc.n	804deba <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 804dec6:	f7f4 ff7d 	bl	8042dc4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 804deca:	f002 f8e9 	bl	80500a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 804dece:	f000 febd 	bl	804ec4c <main>
  bx  lr    
 804ded2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 804ded4:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 804ded8:	08052b78 	.word	0x08052b78
  ldr  r0, =_sdata
 804dedc:	20001000 	.word	0x20001000
  ldr  r3, =_edata
 804dee0:	20001308 	.word	0x20001308
  ldr  r2, =_sbss
 804dee4:	20001308 	.word	0x20001308
  ldr  r3, = _ebss
 804dee8:	20011020 	.word	0x20011020

0804deec <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 804deec:	e7fe      	b.n	804deec <ADC_IRQHandler>

0804deee <Str2Int>:
  * @param  pIntNum: The integer value
  * @retval 1: Correct
  *         0: Error
  */
uint32_t Str2Int(uint8_t *pInputStr, uint32_t *pIntNum)
{
 804deee:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t i = 0U;
  uint32_t res = 0U;
  uint32_t val = 0U;

  if ((pInputStr[0U] == '0') && ((pInputStr[1U] == 'x') || (pInputStr[1U] == 'X')))
 804def0:	7803      	ldrb	r3, [r0, #0]
 804def2:	2b30      	cmp	r3, #48	; 0x30
 804def4:	d127      	bne.n	804df46 <Str2Int+0x58>
 804def6:	7843      	ldrb	r3, [r0, #1]
 804def8:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 804defc:	2b58      	cmp	r3, #88	; 0x58
 804defe:	d122      	bne.n	804df46 <Str2Int+0x58>
 804df00:	2400      	movs	r4, #0
 804df02:	2502      	movs	r5, #2
  {
    i = 2U;
    while ((i < 11U) && (pInputStr[i] != '\0'))
 804df04:	5d43      	ldrb	r3, [r0, r5]
 804df06:	b193      	cbz	r3, 804df2e <Str2Int+0x40>
    {
      if (ISVALIDHEX(pInputStr[i]))
 804df08:	f023 0620 	bic.w	r6, r3, #32
 804df0c:	3e41      	subs	r6, #65	; 0x41
 804df0e:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 804df12:	2e05      	cmp	r6, #5
 804df14:	b2d7      	uxtb	r7, r2
 804df16:	d901      	bls.n	804df1c <Str2Int+0x2e>
 804df18:	2f09      	cmp	r7, #9
 804df1a:	d808      	bhi.n	804df2e <Str2Int+0x40>
      {
        val = (val << 4U) + CONVERTHEX(pInputStr[i]);
 804df1c:	2f09      	cmp	r7, #9
 804df1e:	ea4f 1404 	mov.w	r4, r4, lsl #4
 804df22:	d809      	bhi.n	804df38 <Str2Int+0x4a>
 804df24:	4613      	mov	r3, r2
      {
        /* Return 0, Invalid input */
        res = 0U;
        break;
      }
      i++;
 804df26:	3501      	adds	r5, #1
    while ((i < 11U) && (pInputStr[i] != '\0'))
 804df28:	2d0b      	cmp	r5, #11
        val = (val << 4U) + CONVERTHEX(pInputStr[i]);
 804df2a:	441c      	add	r4, r3
    while ((i < 11U) && (pInputStr[i] != '\0'))
 804df2c:	d1ea      	bne.n	804df04 <Str2Int+0x16>
    }

    /* valid result */
    if (pInputStr[i] == '\0')
 804df2e:	5d43      	ldrb	r3, [r0, r5]
 804df30:	bb4b      	cbnz	r3, 804df86 <Str2Int+0x98>
    {
      *pIntNum = val;
 804df32:	600c      	str	r4, [r1, #0]
      res = 1U;
 804df34:	2001      	movs	r0, #1
 804df36:	e027      	b.n	804df88 <Str2Int+0x9a>
        val = (val << 4U) + CONVERTHEX(pInputStr[i]);
 804df38:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 804df3c:	2a05      	cmp	r2, #5
 804df3e:	bf94      	ite	ls
 804df40:	3b37      	subls	r3, #55	; 0x37
 804df42:	3b57      	subhi	r3, #87	; 0x57
 804df44:	e7ef      	b.n	804df26 <Str2Int+0x38>
 804df46:	1e44      	subs	r4, r0, #1
 804df48:	f100 060a 	add.w	r6, r0, #10
 804df4c:	2300      	movs	r3, #0
        *pIntNum = val;
        res = 1U;
      }
      else if (ISVALIDDEC(pInputStr[i]))
      {
        val = val * 10U + CONVERTDEC(pInputStr[i]);
 804df4e:	270a      	movs	r7, #10
      if (pInputStr[i] == '\0')
 804df50:	f814 2f01 	ldrb.w	r2, [r4, #1]!
 804df54:	b90a      	cbnz	r2, 804df5a <Str2Int+0x6c>
        *pIntNum = val;
 804df56:	600b      	str	r3, [r1, #0]
        res = 1U;
 804df58:	e7ec      	b.n	804df34 <Str2Int+0x46>
      else if (((pInputStr[i] == 'k') || (pInputStr[i] == 'K')) && (i > 0U))
 804df5a:	f002 05df 	and.w	r5, r2, #223	; 0xdf
 804df5e:	2d4b      	cmp	r5, #75	; 0x4b
 804df60:	d103      	bne.n	804df6a <Str2Int+0x7c>
 804df62:	4284      	cmp	r4, r0
 804df64:	d007      	beq.n	804df76 <Str2Int+0x88>
        val = val << 10U;
 804df66:	029b      	lsls	r3, r3, #10
 804df68:	e7f5      	b.n	804df56 <Str2Int+0x68>
      else if (((pInputStr[i] == 'm') || (pInputStr[i] == 'M')) && (i > 0U))
 804df6a:	2d4d      	cmp	r5, #77	; 0x4d
 804df6c:	d103      	bne.n	804df76 <Str2Int+0x88>
 804df6e:	4284      	cmp	r4, r0
 804df70:	d009      	beq.n	804df86 <Str2Int+0x98>
        val = val << 20U;
 804df72:	051b      	lsls	r3, r3, #20
 804df74:	e7ef      	b.n	804df56 <Str2Int+0x68>
      else if (ISVALIDDEC(pInputStr[i]))
 804df76:	3a30      	subs	r2, #48	; 0x30
 804df78:	b2d5      	uxtb	r5, r2
 804df7a:	2d09      	cmp	r5, #9
 804df7c:	d803      	bhi.n	804df86 <Str2Int+0x98>
    while ((i < 11U) && (res != 1U))
 804df7e:	42b4      	cmp	r4, r6
        val = val * 10U + CONVERTDEC(pInputStr[i]);
 804df80:	fb07 2303 	mla	r3, r7, r3, r2
    while ((i < 11U) && (res != 1U))
 804df84:	d1e4      	bne.n	804df50 <Str2Int+0x62>
      res = 1U;
 804df86:	2000      	movs	r0, #0
      i++;
    }
  }

  return res;
}
 804df88:	bdf0      	pop	{r4, r5, r6, r7, pc}

0804df8a <Serial_PutByte>:
  * @brief  Transmit a byte to the HyperTerminal
  * @param  param The byte to be sent
  * @retval HAL_StatusTypeDef HAL_OK if OK
  */
HAL_StatusTypeDef Serial_PutByte(uint8_t uParam)
{
 804df8a:	b507      	push	{r0, r1, r2, lr}
 804df8c:	ab02      	add	r3, sp, #8
  return COM_Transmit(&uParam, 1U, TX_TIMEOUT);
 804df8e:	2264      	movs	r2, #100	; 0x64
{
 804df90:	f803 0d01 	strb.w	r0, [r3, #-1]!
  return COM_Transmit(&uParam, 1U, TX_TIMEOUT);
 804df94:	2101      	movs	r1, #1
 804df96:	4618      	mov	r0, r3
 804df98:	f001 ff14 	bl	804fdc4 <COM_Transmit>
}
 804df9c:	b003      	add	sp, #12
 804df9e:	f85d fb04 	ldr.w	pc, [sp], #4
	...

0804dfa4 <Error_Handler>:
  __HAL_RCC_DBGMCU_CLK_DISABLE();
#endif
}

void Error_Handler(void)
{
 804dfa4:	b508      	push	{r3, lr}
	PRINTF("Erro Handler");
 804dfa6:	4802      	ldr	r0, [pc, #8]	; (804dfb0 <Error_Handler+0xc>)
 804dfa8:	f7ff fef8 	bl	804dd9c <TraceSend>
 804dfac:	e7fe      	b.n	804dfac <Error_Handler+0x8>
 804dfae:	bf00      	nop
 804dfb0:	080525df 	.word	0x080525df

0804dfb4 <FLASH_INT_If_Clear_Error>:
  * @brief  Clear error flags raised during previous operation
  * @param  None
  * @retval HAL Status.
  */
HAL_StatusTypeDef FLASH_INT_If_Clear_Error(void)
{
 804dfb4:	b508      	push	{r3, lr}
  HAL_StatusTypeDef ret = HAL_ERROR;

  /* Unlock the Program memory */
  if (HAL_FLASH_Unlock() == HAL_OK)
 804dfb6:	f7f5 fd6b 	bl	8043a90 <HAL_FLASH_Unlock>
 804dfba:	b950      	cbnz	r0, 804dfd2 <FLASH_INT_If_Clear_Error+0x1e>
  {

    /* Clear all FLASH flags */
    __HAL_FLASH_CLEAR_FLAG(FLASH_SR_WRPERR | FLASH_SR_PGAERR | FLASH_SR_PGPERR | FLASH_SR_PGSERR);
 804dfbc:	4b06      	ldr	r3, [pc, #24]	; (804dfd8 <FLASH_INT_If_Clear_Error+0x24>)
 804dfbe:	22f0      	movs	r2, #240	; 0xf0
 804dfc0:	60da      	str	r2, [r3, #12]
    /* Unlock the Program memory */
    if (HAL_FLASH_Lock() == HAL_OK)
 804dfc2:	f7f5 fd77 	bl	8043ab4 <HAL_FLASH_Lock>
 804dfc6:	b118      	cbz	r0, 804dfd0 <FLASH_INT_If_Clear_Error+0x1c>
      ret = HAL_OK;
    }
#ifdef FLASH_IF_DBG
    else
    {
      FLASH_IF_TRACE("[FLASH_IF] Lock failure\r\n");
 804dfc8:	4804      	ldr	r0, [pc, #16]	; (804dfdc <FLASH_INT_If_Clear_Error+0x28>)
#endif /* FLASH_IF_DBG */
  }
#ifdef FLASH_IF_DBG
  else
  {
    FLASH_IF_TRACE("[FLASH_IF] Unlock failure\r\n");
 804dfca:	f002 f923 	bl	8050214 <puts>
  HAL_StatusTypeDef ret = HAL_ERROR;
 804dfce:	2001      	movs	r0, #1
  }
#endif /* FLASH_IF_DBG */
  return ret;
}
 804dfd0:	bd08      	pop	{r3, pc}
    FLASH_IF_TRACE("[FLASH_IF] Unlock failure\r\n");
 804dfd2:	4803      	ldr	r0, [pc, #12]	; (804dfe0 <FLASH_INT_If_Clear_Error+0x2c>)
 804dfd4:	e7f9      	b.n	804dfca <FLASH_INT_If_Clear_Error+0x16>
 804dfd6:	bf00      	nop
 804dfd8:	40023c00 	.word	0x40023c00
 804dfdc:	080525ec 	.word	0x080525ec
 804dfe0:	08052605 	.word	0x08052605

0804dfe4 <FLASH_If_Read>:
  if ((uint32_t) pSource < EXTERNAL_FLASH_ADDRESS)
 804dfe4:	f1b1 4f10 	cmp.w	r1, #2415919104	; 0x90000000
{
 804dfe8:	b508      	push	{r3, lr}
  if ((uint32_t) pSource < EXTERNAL_FLASH_ADDRESS)
 804dfea:	d203      	bcs.n	804dff4 <FLASH_If_Read+0x10>
  memcpy(pDestination, pSource, uLength);
 804dfec:	f002 f88b 	bl	8050106 <memcpy>
    return FLASH_INT_If_Read(pDestination, pSource, uLength);
 804dff0:	2000      	movs	r0, #0
}
 804dff2:	bd08      	pop	{r3, pc}
    return FLASH_EXT_If_Read(pDestination, pSource, uLength);
 804dff4:	2001      	movs	r0, #1
 804dff6:	e7fc      	b.n	804dff2 <FLASH_If_Read+0xe>

0804dff8 <FLASH_INT_If_Erase_Size>:
{
 804dff8:	b5f0      	push	{r4, r5, r6, r7, lr}
 804dffa:	b087      	sub	sp, #28
  uint32_t sector_error = 0U;
 804dffc:	2300      	movs	r3, #0
{
 804dffe:	4605      	mov	r5, r0
 804e000:	460f      	mov	r7, r1
  uint32_t sector_error = 0U;
 804e002:	9300      	str	r3, [sp, #0]
  e_ret_status = FLASH_INT_If_Clear_Error();
 804e004:	f7ff ffd6 	bl	804dfb4 <FLASH_INT_If_Clear_Error>
  if (e_ret_status == HAL_OK)
 804e008:	4604      	mov	r4, r0
 804e00a:	bb90      	cbnz	r0, 804e072 <FLASH_INT_If_Erase_Size+0x7a>
    if (HAL_FLASH_Unlock() == HAL_OK)
 804e00c:	f7f5 fd40 	bl	8043a90 <HAL_FLASH_Unlock>
 804e010:	4604      	mov	r4, r0
 804e012:	bba8      	cbnz	r0, 804e080 <FLASH_INT_If_Erase_Size+0x88>

static uint32_t GetSector(uint32_t Add)
{
  uint32_t sector = 0;

  while (Add >= FlashSectorsAddress[sector + 1])
 804e014:	4b1b      	ldr	r3, [pc, #108]	; (804e084 <FLASH_INT_If_Erase_Size+0x8c>)
  uint32_t sector = 0;
 804e016:	4606      	mov	r6, r0
 804e018:	4618      	mov	r0, r3
  while (Add >= FlashSectorsAddress[sector + 1])
 804e01a:	1c72      	adds	r2, r6, #1
 804e01c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 804e020:	428d      	cmp	r5, r1
 804e022:	d229      	bcs.n	804e078 <FLASH_INT_If_Erase_Size+0x80>
      nb_sectors = GetSector(uStart + uLength - 1U) - first_sector + 1U;
 804e024:	3f01      	subs	r7, #1
 804e026:	443d      	add	r5, r7
  uint32_t sector = 0;
 804e028:	2300      	movs	r3, #0
  while (Add >= FlashSectorsAddress[sector + 1])
 804e02a:	1c5a      	adds	r2, r3, #1
 804e02c:	f850 1022 	ldr.w	r1, [r0, r2, lsl #2]
 804e030:	428d      	cmp	r5, r1
 804e032:	d223      	bcs.n	804e07c <FLASH_INT_If_Erase_Size+0x84>
      nb_sectors = GetSector(uStart + uLength - 1U) - first_sector + 1U;
 804e034:	f1c6 0501 	rsb	r5, r6, #1
 804e038:	441d      	add	r5, r3
      p_erase_init.TypeErase     = FLASH_TYPEERASE_SECTORS;
 804e03a:	2300      	movs	r3, #0
 804e03c:	9301      	str	r3, [sp, #4]
        WRITE_REG(IWDG->KR, IWDG_KEY_RELOAD);
 804e03e:	4f12      	ldr	r7, [pc, #72]	; (804e088 <FLASH_INT_If_Erase_Size+0x90>)
      p_erase_init.VoltageRange  = FLASH_VOLTAGE_RANGE_3;
 804e040:	2302      	movs	r3, #2
 804e042:	9305      	str	r3, [sp, #20]
        chunk_nb_sectors = (nb_sectors >= NB_PAGE_SECTOR_PER_ERASE) ? NB_PAGE_SECTOR_PER_ERASE : nb_sectors;
 804e044:	2d02      	cmp	r5, #2
 804e046:	462b      	mov	r3, r5
        if (HAL_FLASHEx_Erase(&p_erase_init, &sector_error) != HAL_OK)
 804e048:	4669      	mov	r1, sp
        chunk_nb_sectors = (nb_sectors >= NB_PAGE_SECTOR_PER_ERASE) ? NB_PAGE_SECTOR_PER_ERASE : nb_sectors;
 804e04a:	bf28      	it	cs
 804e04c:	2302      	movcs	r3, #2
        if (HAL_FLASHEx_Erase(&p_erase_init, &sector_error) != HAL_OK)
 804e04e:	a801      	add	r0, sp, #4
        p_erase_init.NbSectors = chunk_nb_sectors;
 804e050:	e9cd 6303 	strd	r6, r3, [sp, #12]
        nb_sectors -= chunk_nb_sectors;
 804e054:	1aed      	subs	r5, r5, r3
        first_sector += chunk_nb_sectors;
 804e056:	441e      	add	r6, r3
        if (HAL_FLASHEx_Erase(&p_erase_init, &sector_error) != HAL_OK)
 804e058:	f7f5 fe10 	bl	8043c7c <HAL_FLASHEx_Erase>
 804e05c:	b110      	cbz	r0, 804e064 <FLASH_INT_If_Erase_Size+0x6c>
          HAL_FLASH_GetError();
 804e05e:	f7f5 fd33 	bl	8043ac8 <HAL_FLASH_GetError>
          e_ret_status = HAL_ERROR;
 804e062:	2401      	movs	r4, #1
        WRITE_REG(IWDG->KR, IWDG_KEY_RELOAD);
 804e064:	f64a 23aa 	movw	r3, #43690	; 0xaaaa
 804e068:	603b      	str	r3, [r7, #0]
      } while (nb_sectors > 0);
 804e06a:	2d00      	cmp	r5, #0
 804e06c:	d1ea      	bne.n	804e044 <FLASH_INT_If_Erase_Size+0x4c>
      HAL_FLASH_Lock();
 804e06e:	f7f5 fd21 	bl	8043ab4 <HAL_FLASH_Lock>
}
 804e072:	4620      	mov	r0, r4
 804e074:	b007      	add	sp, #28
 804e076:	bdf0      	pop	{r4, r5, r6, r7, pc}
  {
    sector++;
 804e078:	4616      	mov	r6, r2
 804e07a:	e7ce      	b.n	804e01a <FLASH_INT_If_Erase_Size+0x22>
 804e07c:	4613      	mov	r3, r2
 804e07e:	e7d4      	b.n	804e02a <FLASH_INT_If_Erase_Size+0x32>
      e_ret_status = HAL_ERROR;
 804e080:	2401      	movs	r4, #1
 804e082:	e7f6      	b.n	804e072 <FLASH_INT_If_Erase_Size+0x7a>
 804e084:	2000121c 	.word	0x2000121c
 804e088:	40003000 	.word	0x40003000

0804e08c <FLASH_If_Erase_Size>:
  if ((uint32_t) pStart < EXTERNAL_FLASH_ADDRESS)
 804e08c:	f1b0 4f10 	cmp.w	r0, #2415919104	; 0x90000000
 804e090:	d201      	bcs.n	804e096 <FLASH_If_Erase_Size+0xa>
    return FLASH_INT_If_Erase_Size(pStart, uLength);
 804e092:	f7ff bfb1 	b.w	804dff8 <FLASH_INT_If_Erase_Size>
}
 804e096:	2001      	movs	r0, #1
 804e098:	4770      	bx	lr

0804e09a <FLASH_INT_If_Write>:
{
 804e09a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 804e09e:	4605      	mov	r5, r0
 804e0a0:	460e      	mov	r6, r1
 804e0a2:	4617      	mov	r7, r2
  e_ret_status = FLASH_INT_If_Clear_Error();
 804e0a4:	f7ff ff86 	bl	804dfb4 <FLASH_INT_If_Clear_Error>
  if (e_ret_status == HAL_OK)
 804e0a8:	4604      	mov	r4, r0
 804e0aa:	b940      	cbnz	r0, 804e0be <FLASH_INT_If_Write+0x24>
    if (HAL_FLASH_Unlock() != HAL_OK)
 804e0ac:	f7f5 fcf0 	bl	8043a90 <HAL_FLASH_Unlock>
 804e0b0:	4604      	mov	r4, r0
 804e0b2:	b9c8      	cbnz	r0, 804e0e8 <FLASH_INT_If_Write+0x4e>
 804e0b4:	442f      	add	r7, r5
      for (i = 0U; i < uLength; i++)
 804e0b6:	42bd      	cmp	r5, r7
 804e0b8:	d104      	bne.n	804e0c4 <FLASH_INT_If_Write+0x2a>
      HAL_FLASH_Lock();
 804e0ba:	f7f5 fcfb 	bl	8043ab4 <HAL_FLASH_Lock>
}
 804e0be:	4620      	mov	r0, r4
 804e0c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, (uint32_t) pDestination,  *((uint8_t *)(pdata + i))) == HAL_OK)
 804e0c4:	7832      	ldrb	r2, [r6, #0]
 804e0c6:	2300      	movs	r3, #0
 804e0c8:	4629      	mov	r1, r5
 804e0ca:	2000      	movs	r0, #0
 804e0cc:	46b0      	mov	r8, r6
 804e0ce:	f7f5 fd2b 	bl	8043b28 <HAL_FLASH_Program>
 804e0d2:	b938      	cbnz	r0, 804e0e4 <FLASH_INT_If_Write+0x4a>
          if (*(uint8_t *)pDestination != *(uint8_t *)(pdata + i))
 804e0d4:	f815 3b01 	ldrb.w	r3, [r5], #1
 804e0d8:	f898 2000 	ldrb.w	r2, [r8]
 804e0dc:	429a      	cmp	r2, r3
 804e0de:	f106 0601 	add.w	r6, r6, #1
 804e0e2:	d0e8      	beq.n	804e0b6 <FLASH_INT_If_Write+0x1c>
          e_ret_status = HAL_ERROR;
 804e0e4:	2401      	movs	r4, #1
 804e0e6:	e7e8      	b.n	804e0ba <FLASH_INT_If_Write+0x20>
      return HAL_ERROR;
 804e0e8:	2401      	movs	r4, #1
 804e0ea:	e7e8      	b.n	804e0be <FLASH_INT_If_Write+0x24>

0804e0ec <FLASH_If_Write>:
  if ((uint32_t) pDestination < EXTERNAL_FLASH_ADDRESS)
 804e0ec:	f1b0 4f10 	cmp.w	r0, #2415919104	; 0x90000000
 804e0f0:	d201      	bcs.n	804e0f6 <FLASH_If_Write+0xa>
    return FLASH_INT_If_Write(pDestination, pSource, uLength);
 804e0f2:	f7ff bfd2 	b.w	804e09a <FLASH_INT_If_Write>
}
 804e0f6:	2001      	movs	r0, #1
 804e0f8:	4770      	bx	lr
	...

0804e0fc <Ymodem_HeaderPktRxCpltCallback>:
  * @brief  Ymodem Header Packet Transfer completed callback.
  * @param  uFileSize Dimension of the file that will be received (Bytes).
  * @retval None
  */
HAL_StatusTypeDef Ymodem_HeaderPktRxCpltCallback(uint32_t uFileSize)
{
 804e0fc:	b510      	push	{r4, lr}
  /*Reset of the ymodem variables */
  m_uFileSizeYmodem = 0U;
  m_uPacketsReceived = 0U;
 804e0fe:	4b07      	ldr	r3, [pc, #28]	; (804e11c <Ymodem_HeaderPktRxCpltCallback+0x20>)
 804e100:	2400      	movs	r4, #0
  m_uNbrBlocksYmodem = 0U;

  /*Filesize information is stored*/
  m_uFileSizeYmodem = uFileSize;
 804e102:	e9c3 4000 	strd	r4, r0, [r3]

  /*Compute the number of blocks */
#ifndef MINICOM_YMODEM
  /* Teraterm sends 1kB YMODEM packets */
  m_uNbrBlocksYmodem = (m_uFileSizeYmodem + (PACKET_1K_SIZE - 1U)) / PACKET_1K_SIZE;
 804e106:	f200 30ff 	addw	r0, r0, #1023	; 0x3ff
 804e10a:	0a80      	lsrs	r0, r0, #10
 804e10c:	6098      	str	r0, [r3, #8]
  /* Minicom sends 128 bytes YMODEM packets */
  m_uNbrBlocksYmodem = (m_uFileSizeYmodem + (PACKET_SIZE - 1U)) / PACKET_SIZE;
#endif /* MINICOM_YMODEM */

  /* NOTE : delay inserted for Ymodem protocol*/
  HAL_Delay(1000U);
 804e10e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 804e112:	f001 f8e9 	bl	804f2e8 <HAL_Delay>

  return HAL_OK;
}
 804e116:	4620      	mov	r0, r4
 804e118:	bd10      	pop	{r4, pc}
 804e11a:	bf00      	nop
 804e11c:	2000e084 	.word	0x2000e084

0804e120 <Ymodem_DataPktRxCpltCallback>:
  * @retval None
  */
#ifndef MINICOM_YMODEM
/* Teraterm YMODEM */
HAL_StatusTypeDef Ymodem_DataPktRxCpltCallback(uint8_t *pData, uint32_t uFlashDestination, uint32_t uSize)
{
 804e120:	b570      	push	{r4, r5, r6, lr}
  uint32_t uOldSize;
#if !defined(SFU_NO_SWAP)
  SE_FwRawHeaderTypeDef fw_header_dwl;
#endif /* (SFU_NO_SWAP) */

  m_uPacketsReceived++;
 804e122:	4c43      	ldr	r4, [pc, #268]	; (804e230 <Ymodem_DataPktRxCpltCallback+0x110>)
 804e124:	6823      	ldr	r3, [r4, #0]
{
 804e126:	4615      	mov	r5, r2

  /*Increase the number of received packets*/
  if (m_uPacketsReceived == m_uNbrBlocksYmodem) /*Last Packet*/
 804e128:	68a2      	ldr	r2, [r4, #8]
  m_uPacketsReceived++;
 804e12a:	3301      	adds	r3, #1
  if (m_uPacketsReceived == m_uNbrBlocksYmodem) /*Last Packet*/
 804e12c:	4293      	cmp	r3, r2
{
 804e12e:	b0d0      	sub	sp, #320	; 0x140
 804e130:	4606      	mov	r6, r0
  m_uPacketsReceived++;
 804e132:	6023      	str	r3, [r4, #0]
  if (m_uPacketsReceived == m_uNbrBlocksYmodem) /*Last Packet*/
 804e134:	d106      	bne.n	804e144 <Ymodem_DataPktRxCpltCallback+0x24>
  {
    /*Extracting actual payload from last packet*/
    if (0 == (m_uFileSizeYmodem % PACKET_1K_SIZE))
 804e136:	6865      	ldr	r5, [r4, #4]
 804e138:	f3c5 0509 	ubfx	r5, r5, #0, #10
    {
      /* The last packet must be fully considered */
      uSize = PACKET_1K_SIZE;
 804e13c:	2d00      	cmp	r5, #0
 804e13e:	bf08      	it	eq
 804e140:	f44f 6580 	moveq.w	r5, #1024	; 0x400
      uSize = m_uFileSizeYmodem - ((uint32_t)(m_uFileSizeYmodem / PACKET_1K_SIZE) * PACKET_1K_SIZE);
    }
  }

  /* First packet : Contains header information: PartialFwSize and PartialFwOffset information */
  if (m_uPacketsReceived == 1)
 804e144:	2b01      	cmp	r3, #1
 804e146:	d112      	bne.n	804e16e <Ymodem_DataPktRxCpltCallback+0x4e>
    /* End of Image to be downloaded */
#if defined(SFU_NO_SWAP)
    m_uDwlImgEnd = uFlashDestination + ((SE_FwRawHeaderTypeDef *)pData)->FwSize + SFU_IMG_IMAGE_OFFSET;
#else
    m_uDwlImgEnd = uFlashDestination + ((SE_FwRawHeaderTypeDef *)pData)->PartialFwSize
                   + (((SE_FwRawHeaderTypeDef *)pData)->PartialFwOffset % SLOT_SIZE(SLOT_SWAP))
 804e148:	4b3a      	ldr	r3, [pc, #232]	; (804e234 <Ymodem_DataPktRxCpltCallback+0x114>)
 804e14a:	4a3b      	ldr	r2, [pc, #236]	; (804e238 <Ymodem_DataPktRxCpltCallback+0x118>)
 804e14c:	69db      	ldr	r3, [r3, #28]
 804e14e:	69d2      	ldr	r2, [r2, #28]
 804e150:	68f0      	ldr	r0, [r6, #12]
 804e152:	3301      	adds	r3, #1
 804e154:	1a9b      	subs	r3, r3, r2
 804e156:	fbb0 f2f3 	udiv	r2, r0, r3
 804e15a:	fb03 0312 	mls	r3, r3, r2, r0
    m_uDwlImgEnd = uFlashDestination + ((SE_FwRawHeaderTypeDef *)pData)->PartialFwSize
 804e15e:	6932      	ldr	r2, [r6, #16]
    m_uDwlImgCurrent = uFlashDestination;
 804e160:	e9c4 1103 	strd	r1, r1, [r4, #12]
    m_uDwlImgEnd = uFlashDestination + ((SE_FwRawHeaderTypeDef *)pData)->PartialFwSize
 804e164:	4411      	add	r1, r2
                   + SFU_IMG_IMAGE_OFFSET;
 804e166:	f501 7100 	add.w	r1, r1, #512	; 0x200
 804e16a:	4419      	add	r1, r3
    m_uDwlImgEnd = uFlashDestination + ((SE_FwRawHeaderTypeDef *)pData)->PartialFwSize
 804e16c:	6161      	str	r1, [r4, #20]
#endif /* SFU_NO_SWAP */
  }

  /* This packet : contains end of FW header */
  if ((m_uDwlImgCurrent < (m_uDwlImgStart + SFU_IMG_IMAGE_OFFSET)) &&
 804e16e:	68e3      	ldr	r3, [r4, #12]
 804e170:	6920      	ldr	r0, [r4, #16]
 804e172:	f503 7300 	add.w	r3, r3, #512	; 0x200
 804e176:	4283      	cmp	r3, r0
 804e178:	d946      	bls.n	804e208 <Ymodem_DataPktRxCpltCallback+0xe8>
      ((m_uDwlImgCurrent + uSize) >= (m_uDwlImgStart + SFU_IMG_IMAGE_OFFSET)))
 804e17a:	1942      	adds	r2, r0, r5
  if ((m_uDwlImgCurrent < (m_uDwlImgStart + SFU_IMG_IMAGE_OFFSET)) &&
 804e17c:	4293      	cmp	r3, r2
 804e17e:	d843      	bhi.n	804e208 <Ymodem_DataPktRxCpltCallback+0xe8>
    uLength = SFU_IMG_IMAGE_OFFSET % PACKET_1K_SIZE;
    if (uLength == 0)
    {
      uLength = PACKET_1K_SIZE;
    }
    if (FLASH_If_Write((void *)m_uDwlImgCurrent, pData, uLength) == HAL_OK)
 804e180:	f44f 7200 	mov.w	r2, #512	; 0x200
 804e184:	4631      	mov	r1, r6
 804e186:	f7ff ffb1 	bl	804e0ec <FLASH_If_Write>
 804e18a:	2800      	cmp	r0, #0
 804e18c:	d13e      	bne.n	804e20c <Ymodem_DataPktRxCpltCallback+0xec>
#else
      /*
       * Read header from dwl area : in some configuration header can be transmitted with 2 YMODEM packets
       * ==> pData contains only the last part of the header and cannot be used to retrieve PartialFwOffset
       */
      e_ret_status = FLASH_If_Read((uint8_t *)&fw_header_dwl, (void *) m_uDwlImgStart, SE_FW_HEADER_TOT_LEN);
 804e18e:	f44f 72a0 	mov.w	r2, #320	; 0x140
 804e192:	68e1      	ldr	r1, [r4, #12]
 804e194:	4668      	mov	r0, sp
 804e196:	f7ff ff25 	bl	804dfe4 <FLASH_If_Read>

      /* Shift the DWL area pointer, to align image with (PartialFwOffset % sector size) in DWL area */
      m_uDwlImgCurrent += uLength + fw_header_dwl.PartialFwOffset % SLOT_SIZE(SLOT_SWAP);
 804e19a:	4b26      	ldr	r3, [pc, #152]	; (804e234 <Ymodem_DataPktRxCpltCallback+0x114>)
 804e19c:	4a26      	ldr	r2, [pc, #152]	; (804e238 <Ymodem_DataPktRxCpltCallback+0x118>)
 804e19e:	69db      	ldr	r3, [r3, #28]
 804e1a0:	69d2      	ldr	r2, [r2, #28]
 804e1a2:	9903      	ldr	r1, [sp, #12]
 804e1a4:	3301      	adds	r3, #1
 804e1a6:	1a9b      	subs	r3, r3, r2
 804e1a8:	fbb1 f2f3 	udiv	r2, r1, r3
 804e1ac:	fb03 1312 	mls	r3, r3, r2, r1
 804e1b0:	6922      	ldr	r2, [r4, #16]
 804e1b2:	f502 7200 	add.w	r2, r2, #512	; 0x200
 804e1b6:	4413      	add	r3, r2
 804e1b8:	6123      	str	r3, [r4, #16]
#endif /* SFU_NO_SWAP */

      /* Update remaining packet size to write */
      uSize -= uLength;
 804e1ba:	f5a5 7500 	sub.w	r5, r5, #512	; 0x200

      /* Update pData pointer to received packet data */
      pData += uLength;
 804e1be:	f506 7600 	add.w	r6, r6, #512	; 0x200
      e_ret_status = HAL_ERROR;
    }
  }

  /* Skip data write if all has been already written as part of the header */
  if (uSize != 0U)
 804e1c2:	b19d      	cbz	r5, 804e1ec <Ymodem_DataPktRxCpltCallback+0xcc>
  {
    /*Adjust dimension to unitary flash programming length */
    if (uSize % FLASH_IF_MIN_WRITE_LEN != 0U)
 804e1c4:	076b      	lsls	r3, r5, #29
 804e1c6:	d00b      	beq.n	804e1e0 <Ymodem_DataPktRxCpltCallback+0xc0>
    {
      uOldSize = uSize;
      uSize += (FLASH_IF_MIN_WRITE_LEN - (uSize % FLASH_IF_MIN_WRITE_LEN));
      m_uDwlImgEnd += (FLASH_IF_MIN_WRITE_LEN - (uSize % FLASH_IF_MIN_WRITE_LEN));
 804e1c8:	6962      	ldr	r2, [r4, #20]
      uSize += (FLASH_IF_MIN_WRITE_LEN - (uSize % FLASH_IF_MIN_WRITE_LEN));
 804e1ca:	f025 0307 	bic.w	r3, r5, #7
      m_uDwlImgEnd += (FLASH_IF_MIN_WRITE_LEN - (uSize % FLASH_IF_MIN_WRITE_LEN));
 804e1ce:	3208      	adds	r2, #8
      uSize += (FLASH_IF_MIN_WRITE_LEN - (uSize % FLASH_IF_MIN_WRITE_LEN));
 804e1d0:	3308      	adds	r3, #8
      m_uDwlImgEnd += (FLASH_IF_MIN_WRITE_LEN - (uSize % FLASH_IF_MIN_WRITE_LEN));
 804e1d2:	6162      	str	r2, [r4, #20]
 804e1d4:	4435      	add	r5, r6
      while (uOldSize < uSize)
      {
        pData[uOldSize] = 0xFF;
 804e1d6:	21ff      	movs	r1, #255	; 0xff
      while (uOldSize < uSize)
 804e1d8:	1baa      	subs	r2, r5, r6
 804e1da:	429a      	cmp	r2, r3
 804e1dc:	d318      	bcc.n	804e210 <Ymodem_DataPktRxCpltCallback+0xf0>
 804e1de:	461d      	mov	r5, r3
    }

    /* Write Data in Flash - size has to be 64-bit aligned */

    /* Write in flash only if not beyond allowed area */
    if (((m_uDwlImgCurrent + uSize) <= m_uDwlImgEnd) && (e_ret_status == HAL_OK))
 804e1e0:	6923      	ldr	r3, [r4, #16]
 804e1e2:	6962      	ldr	r2, [r4, #20]
 804e1e4:	1959      	adds	r1, r3, r5
 804e1e6:	4291      	cmp	r1, r2
 804e1e8:	d915      	bls.n	804e216 <Ymodem_DataPktRxCpltCallback+0xf6>
        e_ret_status = HAL_ERROR;
      }
    }
    else
    {
      e_ret_status = HAL_ERROR;
 804e1ea:	2001      	movs	r0, #1
    }
  }

  /* Last packet : reset m_uPacketsReceived */
  if (m_uPacketsReceived == m_uNbrBlocksYmodem)
 804e1ec:	68a3      	ldr	r3, [r4, #8]
 804e1ee:	6822      	ldr	r2, [r4, #0]
 804e1f0:	429a      	cmp	r2, r3
  {
    m_uPacketsReceived = 0U;
 804e1f2:	bf04      	itt	eq
 804e1f4:	2300      	moveq	r3, #0
 804e1f6:	6023      	streq	r3, [r4, #0]
  }

  /* Reset data counters in case of error */
  if (e_ret_status == HAL_ERROR)
 804e1f8:	2801      	cmp	r0, #1
  {

    /*Reset of the ymodem variables */
    m_uFileSizeYmodem = 0U;
 804e1fa:	bf02      	ittt	eq
 804e1fc:	2300      	moveq	r3, #0
    m_uPacketsReceived = 0U;
 804e1fe:	e9c4 3300 	strdeq	r3, r3, [r4]
    m_uNbrBlocksYmodem = 0U;
 804e202:	60a3      	streq	r3, [r4, #8]
  }
  return e_ret_status;
}
 804e204:	b050      	add	sp, #320	; 0x140
 804e206:	bd70      	pop	{r4, r5, r6, pc}
  HAL_StatusTypeDef e_ret_status = HAL_OK;
 804e208:	2000      	movs	r0, #0
 804e20a:	e7da      	b.n	804e1c2 <Ymodem_DataPktRxCpltCallback+0xa2>
      e_ret_status = HAL_ERROR;
 804e20c:	2001      	movs	r0, #1
 804e20e:	e7d8      	b.n	804e1c2 <Ymodem_DataPktRxCpltCallback+0xa2>
        pData[uOldSize] = 0xFF;
 804e210:	f805 1b01 	strb.w	r1, [r5], #1
 804e214:	e7e0      	b.n	804e1d8 <Ymodem_DataPktRxCpltCallback+0xb8>
    if (((m_uDwlImgCurrent + uSize) <= m_uDwlImgEnd) && (e_ret_status == HAL_OK))
 804e216:	2800      	cmp	r0, #0
 804e218:	d1e7      	bne.n	804e1ea <Ymodem_DataPktRxCpltCallback+0xca>
      if (FLASH_If_Write((void *)m_uDwlImgCurrent, pData, uSize) == HAL_OK)
 804e21a:	462a      	mov	r2, r5
 804e21c:	4631      	mov	r1, r6
 804e21e:	4618      	mov	r0, r3
 804e220:	f7ff ff64 	bl	804e0ec <FLASH_If_Write>
 804e224:	2800      	cmp	r0, #0
 804e226:	d1e0      	bne.n	804e1ea <Ymodem_DataPktRxCpltCallback+0xca>
        m_uDwlImgCurrent += uSize;
 804e228:	6923      	ldr	r3, [r4, #16]
 804e22a:	441d      	add	r5, r3
 804e22c:	6125      	str	r5, [r4, #16]
 804e22e:	e7dd      	b.n	804e1ec <Ymodem_DataPktRxCpltCallback+0xcc>
 804e230:	2000e084 	.word	0x2000e084
 804e234:	08051dc0 	.word	0x08051dc0
 804e238:	08051da0 	.word	0x08051da0

0804e23c <FW_UPDATE_Run>:
{
 804e23c:	b530      	push	{r4, r5, lr}
  PRINTF("\r\n================ New Fw Download =========================\r\n\n");
 804e23e:	482c      	ldr	r0, [pc, #176]	; (804e2f0 <FW_UPDATE_Run+0xb4>)
{
 804e240:	b0d7      	sub	sp, #348	; 0x15c
  PRINTF("\r\n================ New Fw Download =========================\r\n\n");
 804e242:	f7ff fdab 	bl	804dd9c <TraceSend>
  SFU_APP_GetDownloadAreaInfo(SLOT_DWL_1, &fw_image_dwl_area);
 804e246:	a902      	add	r1, sp, #8
 804e248:	2004      	movs	r0, #4
 804e24a:	f000 ff9b 	bl	804f184 <SFU_APP_GetDownloadAreaInfo>
  YMODEM_CallbacksTypeDef ymodemCb = {Ymodem_HeaderPktRxCpltCallback, Ymodem_DataPktRxCpltCallback};
 804e24e:	4b29      	ldr	r3, [pc, #164]	; (804e2f4 <FW_UPDATE_Run+0xb8>)
 804e250:	e893 0003 	ldmia.w	r3, {r0, r1}
 804e254:	ac06      	add	r4, sp, #24
 804e256:	e884 0003 	stmia.w	r4, {r0, r1}
  PRINTF("  -- Send Firmware \r\n\n");
 804e25a:	4827      	ldr	r0, [pc, #156]	; (804e2f8 <FW_UPDATE_Run+0xbc>)
 804e25c:	f7ff fd9e 	bl	804dd9c <TraceSend>
  WRITE_REG(IWDG->KR, IWDG_KEY_RELOAD);
 804e260:	4b26      	ldr	r3, [pc, #152]	; (804e2fc <FW_UPDATE_Run+0xc0>)
  PRINTF("  -- -- Erasing download area ...\r\n\n");
 804e262:	4827      	ldr	r0, [pc, #156]	; (804e300 <FW_UPDATE_Run+0xc4>)
  WRITE_REG(IWDG->KR, IWDG_KEY_RELOAD);
 804e264:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 804e268:	601a      	str	r2, [r3, #0]
  PRINTF("  -- -- Erasing download area ...\r\n\n");
 804e26a:	f7ff fd97 	bl	804dd9c <TraceSend>
  if ((ret = FLASH_If_Erase_Size((void *)(pFwImageDwlArea->DownloadAddr), pFwImageDwlArea->MaxSizeInBytes)) == HAL_OK)
 804e26e:	e9dd 1002 	ldrd	r1, r0, [sp, #8]
 804e272:	f7ff ff0b 	bl	804e08c <FLASH_If_Erase_Size>
 804e276:	bb70      	cbnz	r0, 804e2d6 <FW_UPDATE_Run+0x9a>
	  PRINTF("  -- -- File> Transfer> YMODEM> Send ");
 804e278:	4822      	ldr	r0, [pc, #136]	; (804e304 <FW_UPDATE_Run+0xc8>)
 804e27a:	f7ff fd8f 	bl	804dd9c <TraceSend>
    Ymodem_Init();
 804e27e:	f001 fdb9 	bl	804fdf4 <Ymodem_Init>
    e_result = Ymodem_Receive(&u_fw_size, pFwImageDwlArea->DownloadAddr, &ymodemCb);
 804e282:	4622      	mov	r2, r4
 804e284:	9903      	ldr	r1, [sp, #12]
 804e286:	a801      	add	r0, sp, #4
 804e288:	f001 fdb6 	bl	804fdf8 <Ymodem_Receive>
 804e28c:	4605      	mov	r5, r0
    PRINTF("\r\n\n");
 804e28e:	481e      	ldr	r0, [pc, #120]	; (804e308 <FW_UPDATE_Run+0xcc>)
 804e290:	f7ff fd84 	bl	804dd9c <TraceSend>
    if ((e_result == COM_OK))
 804e294:	bb25      	cbnz	r5, 804e2e0 <FW_UPDATE_Run+0xa4>
    	PRINTF("  -- -- Programming Completed Successfully!\r\n\n");
 804e296:	481d      	ldr	r0, [pc, #116]	; (804e30c <FW_UPDATE_Run+0xd0>)
 804e298:	f7ff fd80 	bl	804dd9c <TraceSend>
    	PRINTF("  -- -- Bytes: %ld\r\n\n", u_fw_size);
 804e29c:	9901      	ldr	r1, [sp, #4]
 804e29e:	481c      	ldr	r0, [pc, #112]	; (804e310 <FW_UPDATE_Run+0xd4>)
 804e2a0:	f7ff fd7c 	bl	804dd9c <TraceSend>
    ret = FLASH_If_Read(fw_header_dwl_slot, (void *) fw_image_dwl_area.DownloadAddr, SE_FW_HEADER_TOT_LEN);
 804e2a4:	f44f 72a0 	mov.w	r2, #320	; 0x140
 804e2a8:	9903      	ldr	r1, [sp, #12]
 804e2aa:	4620      	mov	r0, r4
 804e2ac:	f7ff fe9a 	bl	804dfe4 <FLASH_If_Read>
 804e2b0:	4605      	mov	r5, r0
    (void)SFU_APP_InstallAtNextReset((uint8_t *) fw_header_dwl_slot);
 804e2b2:	4620      	mov	r0, r4
 804e2b4:	f000 ff4a 	bl	804f14c <SFU_APP_InstallAtNextReset>
    PRINTF("  -- Image correctly downloaded - reboot\r\n\n");
 804e2b8:	4816      	ldr	r0, [pc, #88]	; (804e314 <FW_UPDATE_Run+0xd8>)
 804e2ba:	f7ff fd6f 	bl	804dd9c <TraceSend>
    COM_Transmit((uint8_t*)&answer_update_success_buffer, sizeof(answer_update_success_buffer), 100);
 804e2be:	2264      	movs	r2, #100	; 0x64
 804e2c0:	2103      	movs	r1, #3
 804e2c2:	4815      	ldr	r0, [pc, #84]	; (804e318 <FW_UPDATE_Run+0xdc>)
 804e2c4:	f001 fd7e 	bl	804fdc4 <COM_Transmit>
    HAL_Delay(1000U);
 804e2c8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 804e2cc:	f001 f80c 	bl	804f2e8 <HAL_Delay>
    HAL_NVIC_SystemReset();
 804e2d0:	f7f5 f97e 	bl	80435d0 <HAL_NVIC_SystemReset>
  if (ret != HAL_OK)
 804e2d4:	b115      	cbz	r5, 804e2dc <FW_UPDATE_Run+0xa0>
	  PRINTF("  -- !!Operation failed!! \r\n\n");
 804e2d6:	4811      	ldr	r0, [pc, #68]	; (804e31c <FW_UPDATE_Run+0xe0>)
 804e2d8:	f7ff fd60 	bl	804dd9c <TraceSend>
}
 804e2dc:	b057      	add	sp, #348	; 0x15c
 804e2de:	bd30      	pop	{r4, r5, pc}
    else if (e_result == COM_ABORT)
 804e2e0:	2d02      	cmp	r5, #2
    	PRINTF("  -- -- !!Aborted by user!!\r\n\n");
 804e2e2:	bf0c      	ite	eq
 804e2e4:	480e      	ldreq	r0, [pc, #56]	; (804e320 <FW_UPDATE_Run+0xe4>)
    	PRINTF("  -- -- !!Error during file download!!\r\n\n");
 804e2e6:	480f      	ldrne	r0, [pc, #60]	; (804e324 <FW_UPDATE_Run+0xe8>)
 804e2e8:	f7ff fd58 	bl	804dd9c <TraceSend>
 804e2ec:	e7f3      	b.n	804e2d6 <FW_UPDATE_Run+0x9a>
 804e2ee:	bf00      	nop
 804e2f0:	08052620 	.word	0x08052620
 804e2f4:	08051d80 	.word	0x08051d80
 804e2f8:	08052660 	.word	0x08052660
 804e2fc:	40003000 	.word	0x40003000
 804e300:	08052677 	.word	0x08052677
 804e304:	0805269c 	.word	0x0805269c
 804e308:	08052796 	.word	0x08052796
 804e30c:	080526c2 	.word	0x080526c2
 804e310:	080526f1 	.word	0x080526f1
 804e314:	08052707 	.word	0x08052707
 804e318:	2000106f 	.word	0x2000106f
 804e31c:	0805277c 	.word	0x0805277c
 804e320:	08052733 	.word	0x08052733
 804e324:	08052752 	.word	0x08052752

0804e328 <HW_GPIO_GetBitPos>:

  if ((GPIO_Pin & 0xFF00) != 0)
  {
    PinPos |= 0x8;
  }
  if ((GPIO_Pin & 0xF0F0) != 0)
 804e328:	4a0a      	ldr	r2, [pc, #40]	; (804e354 <HW_GPIO_GetBitPos+0x2c>)
    PinPos |= 0x8;
 804e32a:	f410 4f7f 	tst.w	r0, #65280	; 0xff00
 804e32e:	bf14      	ite	ne
 804e330:	2308      	movne	r3, #8
 804e332:	2300      	moveq	r3, #0
  if ((GPIO_Pin & 0xF0F0) != 0)
 804e334:	4210      	tst	r0, r2
  {
    PinPos |= 0x4;
  }
  if ((GPIO_Pin & 0xCCCC) != 0)
 804e336:	4a08      	ldr	r2, [pc, #32]	; (804e358 <HW_GPIO_GetBitPos+0x30>)
    PinPos |= 0x4;
 804e338:	bf18      	it	ne
 804e33a:	f043 0304 	orrne.w	r3, r3, #4
  if ((GPIO_Pin & 0xCCCC) != 0)
 804e33e:	4210      	tst	r0, r2
  {
    PinPos |= 0x2;
  }
  if ((GPIO_Pin & 0xAAAA) != 0)
 804e340:	4a06      	ldr	r2, [pc, #24]	; (804e35c <HW_GPIO_GetBitPos+0x34>)
    PinPos |= 0x2;
 804e342:	bf18      	it	ne
 804e344:	f043 0302 	orrne.w	r3, r3, #2
  if ((GPIO_Pin & 0xAAAA) != 0)
 804e348:	4210      	tst	r0, r2
  {
    PinPos |= 0x1;
 804e34a:	bf18      	it	ne
 804e34c:	f043 0301 	orrne.w	r3, r3, #1
  }


  return PinPos;
}
 804e350:	4618      	mov	r0, r3
 804e352:	4770      	bx	lr
 804e354:	fffff0f0 	.word	0xfffff0f0
 804e358:	ffffcccc 	.word	0xffffcccc
 804e35c:	ffffaaaa 	.word	0xffffaaaa

0804e360 <HW_GPIO_Init>:
{
 804e360:	b430      	push	{r4, r5}
  RCC_GPIO_CLK_ENABLE((uint32_t) port);
 804e362:	4b28      	ldr	r3, [pc, #160]	; (804e404 <HW_GPIO_Init+0xa4>)
 804e364:	4298      	cmp	r0, r3
{
 804e366:	b086      	sub	sp, #24
  RCC_GPIO_CLK_ENABLE((uint32_t) port);
 804e368:	f04f 0400 	mov.w	r4, #0
 804e36c:	f503 5350 	add.w	r3, r3, #13312	; 0x3400
 804e370:	d032      	beq.n	804e3d8 <HW_GPIO_Init+0x78>
 804e372:	d80f      	bhi.n	804e394 <HW_GPIO_Init+0x34>
 804e374:	4d24      	ldr	r5, [pc, #144]	; (804e408 <HW_GPIO_Init+0xa8>)
 804e376:	42a8      	cmp	r0, r5
 804e378:	d01e      	beq.n	804e3b8 <HW_GPIO_Init+0x58>
 804e37a:	2300      	movs	r3, #0
 804e37c:	9305      	str	r3, [sp, #20]
 804e37e:	4b23      	ldr	r3, [pc, #140]	; (804e40c <HW_GPIO_Init+0xac>)
 804e380:	6b1c      	ldr	r4, [r3, #48]	; 0x30
 804e382:	f044 0480 	orr.w	r4, r4, #128	; 0x80
 804e386:	631c      	str	r4, [r3, #48]	; 0x30
 804e388:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804e38a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 804e38e:	9305      	str	r3, [sp, #20]
 804e390:	9b05      	ldr	r3, [sp, #20]
 804e392:	e01b      	b.n	804e3cc <HW_GPIO_Init+0x6c>
 804e394:	4d1e      	ldr	r5, [pc, #120]	; (804e410 <HW_GPIO_Init+0xb0>)
 804e396:	42a8      	cmp	r0, r5
 804e398:	d029      	beq.n	804e3ee <HW_GPIO_Init+0x8e>
 804e39a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 804e39e:	42a8      	cmp	r0, r5
 804e3a0:	d1eb      	bne.n	804e37a <HW_GPIO_Init+0x1a>
 804e3a2:	9404      	str	r4, [sp, #16]
 804e3a4:	6b1c      	ldr	r4, [r3, #48]	; 0x30
 804e3a6:	f044 0408 	orr.w	r4, r4, #8
 804e3aa:	631c      	str	r4, [r3, #48]	; 0x30
 804e3ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804e3ae:	f003 0308 	and.w	r3, r3, #8
 804e3b2:	9304      	str	r3, [sp, #16]
 804e3b4:	9b04      	ldr	r3, [sp, #16]
 804e3b6:	e009      	b.n	804e3cc <HW_GPIO_Init+0x6c>
 804e3b8:	9401      	str	r4, [sp, #4]
 804e3ba:	6b1c      	ldr	r4, [r3, #48]	; 0x30
 804e3bc:	f044 0401 	orr.w	r4, r4, #1
 804e3c0:	631c      	str	r4, [r3, #48]	; 0x30
 804e3c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804e3c4:	f003 0301 	and.w	r3, r3, #1
 804e3c8:	9301      	str	r3, [sp, #4]
 804e3ca:	9b01      	ldr	r3, [sp, #4]
  initStruct->Pin = GPIO_Pin ;
 804e3cc:	6011      	str	r1, [r2, #0]
  HAL_GPIO_Init(port, initStruct);
 804e3ce:	4611      	mov	r1, r2
}
 804e3d0:	b006      	add	sp, #24
 804e3d2:	bc30      	pop	{r4, r5}
  HAL_GPIO_Init(port, initStruct);
 804e3d4:	f7f5 bca0 	b.w	8043d18 <HAL_GPIO_Init>
  RCC_GPIO_CLK_ENABLE((uint32_t) port);
 804e3d8:	9402      	str	r4, [sp, #8]
 804e3da:	6b1c      	ldr	r4, [r3, #48]	; 0x30
 804e3dc:	f044 0402 	orr.w	r4, r4, #2
 804e3e0:	631c      	str	r4, [r3, #48]	; 0x30
 804e3e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804e3e4:	f003 0302 	and.w	r3, r3, #2
 804e3e8:	9302      	str	r3, [sp, #8]
 804e3ea:	9b02      	ldr	r3, [sp, #8]
 804e3ec:	e7ee      	b.n	804e3cc <HW_GPIO_Init+0x6c>
 804e3ee:	9403      	str	r4, [sp, #12]
 804e3f0:	6b1c      	ldr	r4, [r3, #48]	; 0x30
 804e3f2:	f044 0404 	orr.w	r4, r4, #4
 804e3f6:	631c      	str	r4, [r3, #48]	; 0x30
 804e3f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804e3fa:	f003 0304 	and.w	r3, r3, #4
 804e3fe:	9303      	str	r3, [sp, #12]
 804e400:	9b03      	ldr	r3, [sp, #12]
 804e402:	e7e3      	b.n	804e3cc <HW_GPIO_Init+0x6c>
 804e404:	40020400 	.word	0x40020400
 804e408:	40020000 	.word	0x40020000
 804e40c:	40023800 	.word	0x40023800
 804e410:	40020800 	.word	0x40020800

0804e414 <HW_GPIO_SetIrq>:
{
 804e414:	b538      	push	{r3, r4, r5, lr}
  uint32_t BitPos = HW_GPIO_GetBitPos(GPIO_Pin) ;
 804e416:	4608      	mov	r0, r1
{
 804e418:	461c      	mov	r4, r3
 804e41a:	4615      	mov	r5, r2
  uint32_t BitPos = HW_GPIO_GetBitPos(GPIO_Pin) ;
 804e41c:	f7ff ff84 	bl	804e328 <HW_GPIO_GetBitPos>
 804e420:	4b08      	ldr	r3, [pc, #32]	; (804e444 <HW_GPIO_SetIrq+0x30>)
    GpioIrq[ BitPos ] = irqHandler;
 804e422:	f843 4020 	str.w	r4, [r3, r0, lsl #2]
  if (irqHandler != NULL)
 804e426:	b164      	cbz	r4, 804e442 <HW_GPIO_SetIrq+0x2e>
    IRQnb = MSP_GetIRQn(GPIO_Pin);
 804e428:	4608      	mov	r0, r1
 804e42a:	f000 ffab 	bl	804f384 <MSP_GetIRQn>
    HAL_NVIC_SetPriority(IRQnb, prio, 0);
 804e42e:	4629      	mov	r1, r5
    IRQnb = MSP_GetIRQn(GPIO_Pin);
 804e430:	4604      	mov	r4, r0
    HAL_NVIC_SetPriority(IRQnb, prio, 0);
 804e432:	2200      	movs	r2, #0
 804e434:	f7f5 f876 	bl	8043524 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IRQnb);
 804e438:	4620      	mov	r0, r4
}
 804e43a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    HAL_NVIC_EnableIRQ(IRQnb);
 804e43e:	f7f5 b8a5 	b.w	804358c <HAL_NVIC_EnableIRQ>
}
 804e442:	bd38      	pop	{r3, r4, r5, pc}
 804e444:	2000e09c 	.word	0x2000e09c

0804e448 <HW_GPIO_IrqHandler>:
{
 804e448:	b510      	push	{r4, lr}
  uint32_t BitPos = HW_GPIO_GetBitPos(GPIO_Pin);
 804e44a:	f7ff ff6d 	bl	804e328 <HW_GPIO_GetBitPos>
  if (GpioIrq[ BitPos ]  != NULL)
 804e44e:	4b04      	ldr	r3, [pc, #16]	; (804e460 <HW_GPIO_IrqHandler+0x18>)
 804e450:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 804e454:	b11b      	cbz	r3, 804e45e <HW_GPIO_IrqHandler+0x16>
    GpioIrq[ BitPos ](NULL);
 804e456:	2000      	movs	r0, #0
}
 804e458:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    GpioIrq[ BitPos ](NULL);
 804e45c:	4718      	bx	r3
}
 804e45e:	bd10      	pop	{r4, pc}
 804e460:	2000e09c 	.word	0x2000e09c

0804e464 <HW_GPIO_Write>:
  HAL_GPIO_WritePin(GPIOx, GPIO_Pin, (GPIO_PinState) value);
 804e464:	b2d2      	uxtb	r2, r2
 804e466:	f7f5 bdcb 	b.w	8044000 <HAL_GPIO_WritePin>
	...

0804e46c <HW_RTC_GetCalendarValue>:
 * @param pointer to RTC_DateStruct
 * @param pointer to RTC_TimeStruct
 * @retval time in ticks
 */
static uint64_t HW_RTC_GetCalendarValue(RTC_DateTypeDef *RTC_DateStruct, RTC_TimeTypeDef *RTC_TimeStruct)
{
 804e46c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t first_read;
  uint32_t correction;
  uint32_t seconds;

  /* Get Time and Date*/
  HAL_RTC_GetTime(&RtcHandle, RTC_TimeStruct, RTC_FORMAT_BIN);
 804e470:	2200      	movs	r2, #0
{
 804e472:	4605      	mov	r5, r0
  HAL_RTC_GetTime(&RtcHandle, RTC_TimeStruct, RTC_FORMAT_BIN);
 804e474:	4826      	ldr	r0, [pc, #152]	; (804e510 <HW_RTC_GetCalendarValue+0xa4>)
  * @param  RTCx RTC Instance
  * @retval Sub second value (number between 0 and 65535)
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetSubSecond(RTC_TypeDef *RTCx)
{
  return (uint32_t)(READ_BIT(RTCx->SSR, RTC_SSR_SS));
 804e476:	4f27      	ldr	r7, [pc, #156]	; (804e514 <HW_RTC_GetCalendarValue+0xa8>)

  /* make sure it is correct due to asynchronus nature of RTC*/
  do
  {
    first_read = LL_RTC_TIME_GetSubSecond(RTC);
    HAL_RTC_GetDate(&RtcHandle, RTC_DateStruct, RTC_FORMAT_BIN);
 804e478:	f8df 8094 	ldr.w	r8, [pc, #148]	; 804e510 <HW_RTC_GetCalendarValue+0xa4>
{
 804e47c:	460c      	mov	r4, r1
  HAL_RTC_GetTime(&RtcHandle, RTC_TimeStruct, RTC_FORMAT_BIN);
 804e47e:	f7f6 fb54 	bl	8044b2a <HAL_RTC_GetTime>
    HAL_RTC_GetDate(&RtcHandle, RTC_DateStruct, RTC_FORMAT_BIN);
 804e482:	2200      	movs	r2, #0
 804e484:	4629      	mov	r1, r5
 804e486:	4640      	mov	r0, r8
 804e488:	6abe      	ldr	r6, [r7, #40]	; 0x28
 804e48a:	f7f6 fb75 	bl	8044b78 <HAL_RTC_GetDate>
    HAL_RTC_GetTime(&RtcHandle, RTC_TimeStruct, RTC_FORMAT_BIN);
 804e48e:	2200      	movs	r2, #0
 804e490:	4621      	mov	r1, r4
 804e492:	4640      	mov	r0, r8
 804e494:	f7f6 fb49 	bl	8044b2a <HAL_RTC_GetTime>
 804e498:	6abb      	ldr	r3, [r7, #40]	; 0x28
 804e49a:	b2b6      	uxth	r6, r6
 804e49c:	b29b      	uxth	r3, r3

  }
  while (first_read != LL_RTC_TIME_GetSubSecond(RTC));
 804e49e:	42b3      	cmp	r3, r6
 804e4a0:	d1ef      	bne.n	804e482 <HW_RTC_GetCalendarValue+0x16>

  /* calculte amount of elapsed days since 01/01/2000 */
  seconds = DIVC((DAYS_IN_YEAR * 3 + DAYS_IN_LEAP_YEAR) * RTC_DateStruct->Year, 4);
 804e4a2:	78eb      	ldrb	r3, [r5, #3]

  correction = ((RTC_DateStruct->Year % 4) == 0) ? DAYS_IN_MONTH_CORRECTION_LEAP : DAYS_IN_MONTH_CORRECTION_NORM ;
 804e4a4:	4a1c      	ldr	r2, [pc, #112]	; (804e518 <HW_RTC_GetCalendarValue+0xac>)
 804e4a6:	491d      	ldr	r1, [pc, #116]	; (804e51c <HW_RTC_GetCalendarValue+0xb0>)
 804e4a8:	f013 0f03 	tst.w	r3, #3
 804e4ac:	bf08      	it	eq
 804e4ae:	4611      	moveq	r1, r2

  seconds += (DIVC((RTC_DateStruct->Month - 1) * (30 + 31), 2) - (((correction >> ((RTC_DateStruct->Month - 1) * 2)) & 0x3)));
 804e4b0:	786a      	ldrb	r2, [r5, #1]
  seconds = DIVC((DAYS_IN_YEAR * 3 + DAYS_IN_LEAP_YEAR) * RTC_DateStruct->Year, 4);
 804e4b2:	f240 50b5 	movw	r0, #1461	; 0x5b5
 804e4b6:	4358      	muls	r0, r3
  seconds += (DIVC((RTC_DateStruct->Month - 1) * (30 + 31), 2) - (((correction >> ((RTC_DateStruct->Month - 1) * 2)) & 0x3)));
 804e4b8:	3a01      	subs	r2, #1
 804e4ba:	233d      	movs	r3, #61	; 0x3d
 804e4bc:	4353      	muls	r3, r2
  seconds = DIVC((DAYS_IN_YEAR * 3 + DAYS_IN_LEAP_YEAR) * RTC_DateStruct->Year, 4);
 804e4be:	1cc6      	adds	r6, r0, #3
  seconds += (DIVC((RTC_DateStruct->Month - 1) * (30 + 31), 2) - (((correction >> ((RTC_DateStruct->Month - 1) * 2)) & 0x3)));
 804e4c0:	3301      	adds	r3, #1
 804e4c2:	2002      	movs	r0, #2
 804e4c4:	fb93 f3f0 	sdiv	r3, r3, r0

  seconds += (RTC_DateStruct->Date - 1);
 804e4c8:	78a8      	ldrb	r0, [r5, #2]
  seconds += (DIVC((RTC_DateStruct->Month - 1) * (30 + 31), 2) - (((correction >> ((RTC_DateStruct->Month - 1) * 2)) & 0x3)));
 804e4ca:	0052      	lsls	r2, r2, #1
 804e4cc:	3801      	subs	r0, #1
 804e4ce:	eb00 0096 	add.w	r0, r0, r6, lsr #2
 804e4d2:	fa21 f202 	lsr.w	r2, r1, r2
 804e4d6:	4403      	add	r3, r0
 804e4d8:	f002 0203 	and.w	r2, r2, #3
  seconds += (RTC_DateStruct->Date - 1);
 804e4dc:	1a9b      	subs	r3, r3, r2

  /* convert from days to seconds */
  seconds *= SECONDS_IN_1DAY;

  seconds += ((uint32_t)RTC_TimeStruct->Seconds +
              ((uint32_t)RTC_TimeStruct->Minutes * SECONDS_IN_1MINUTE) +
 804e4de:	7862      	ldrb	r2, [r4, #1]
              ((uint32_t)RTC_TimeStruct->Hours * SECONDS_IN_1HOUR)) ;
 804e4e0:	7821      	ldrb	r1, [r4, #0]
              ((uint32_t)RTC_TimeStruct->Minutes * SECONDS_IN_1MINUTE) +
 804e4e2:	ebc2 1202 	rsb	r2, r2, r2, lsl #4
 804e4e6:	f44f 6061 	mov.w	r0, #3600	; 0xe10
 804e4ea:	0092      	lsls	r2, r2, #2
 804e4ec:	fb00 2201 	mla	r2, r0, r1, r2
  seconds += ((uint32_t)RTC_TimeStruct->Seconds +
 804e4f0:	78a1      	ldrb	r1, [r4, #2]
              ((uint32_t)RTC_TimeStruct->Minutes * SECONDS_IN_1MINUTE) +
 804e4f2:	440a      	add	r2, r1
  seconds += ((uint32_t)RTC_TimeStruct->Seconds +
 804e4f4:	490a      	ldr	r1, [pc, #40]	; (804e520 <HW_RTC_GetCalendarValue+0xb4>)
 804e4f6:	fb01 2303 	mla	r3, r1, r3, r2



  calendarValue = (((uint64_t) seconds) << N_PREDIV_S) + (PREDIV_S - RTC_TimeStruct->SubSeconds);
 804e4fa:	0d9e      	lsrs	r6, r3, #22
 804e4fc:	029d      	lsls	r5, r3, #10
 804e4fe:	6863      	ldr	r3, [r4, #4]
 804e500:	f5c3 737f 	rsb	r3, r3, #1020	; 0x3fc
 804e504:	3303      	adds	r3, #3

  return (calendarValue);
}
 804e506:	18e8      	adds	r0, r5, r3
 804e508:	f146 0100 	adc.w	r1, r6, #0
 804e50c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 804e510:	2000e0dc 	.word	0x2000e0dc
 804e514:	40002800 	.word	0x40002800
 804e518:	00445550 	.word	0x00445550
 804e51c:	0099aaa0 	.word	0x0099aaa0
 804e520:	00015180 	.word	0x00015180

0804e524 <HW_RTC_GetMinimumTimeout>:
}
 804e524:	2003      	movs	r0, #3
 804e526:	4770      	bx	lr

0804e528 <HW_RTC_ms2Tick>:
{
 804e528:	b508      	push	{r3, lr}
 804e52a:	4601      	mov	r1, r0
  return (uint32_t)((((uint64_t)timeMilliSec) * CONV_DENOM) / CONV_NUMER);
 804e52c:	227d      	movs	r2, #125	; 0x7d
 804e52e:	2300      	movs	r3, #0
 804e530:	01c0      	lsls	r0, r0, #7
 804e532:	0e49      	lsrs	r1, r1, #25
 804e534:	f7f2 fc72 	bl	8040e1c <__aeabi_uldivmod>
}
 804e538:	bd08      	pop	{r3, pc}

0804e53a <HW_RTC_Tick2ms>:
  return ((seconds * 1000) + ((tick * 1000) >> N_PREDIV_S));
 804e53a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
  tick = tick & PREDIV_S;
 804e53e:	f3c0 0209 	ubfx	r2, r0, #0, #10
  uint32_t seconds = tick >> N_PREDIV_S;
 804e542:	0a80      	lsrs	r0, r0, #10
  return ((seconds * 1000) + ((tick * 1000) >> N_PREDIV_S));
 804e544:	435a      	muls	r2, r3
 804e546:	4358      	muls	r0, r3
}
 804e548:	eb00 2092 	add.w	r0, r0, r2, lsr #10
 804e54c:	4770      	bx	lr
	...

0804e550 <HW_RTC_GetTimerElapsedTime>:
{
 804e550:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  uint32_t CalendarValue = (uint32_t) HW_RTC_GetCalendarValue(&RTC_DateStruct, &RTC_TimeStruct);
 804e552:	a901      	add	r1, sp, #4
 804e554:	4668      	mov	r0, sp
 804e556:	f7ff ff89 	bl	804e46c <HW_RTC_GetCalendarValue>
  return ((uint32_t)(CalendarValue - RtcTimerContext.Rtc_Time));
 804e55a:	4b03      	ldr	r3, [pc, #12]	; (804e568 <HW_RTC_GetTimerElapsedTime+0x18>)
 804e55c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
}
 804e55e:	1ac0      	subs	r0, r0, r3
 804e560:	b007      	add	sp, #28
 804e562:	f85d fb04 	ldr.w	pc, [sp], #4
 804e566:	bf00      	nop
 804e568:	2000e0dc 	.word	0x2000e0dc

0804e56c <HW_RTC_GetTimerValue>:
{
 804e56c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  uint32_t CalendarValue = (uint32_t) HW_RTC_GetCalendarValue(&RTC_DateStruct, &RTC_TimeStruct);
 804e56e:	a901      	add	r1, sp, #4
 804e570:	4668      	mov	r0, sp
 804e572:	f7ff ff7b 	bl	804e46c <HW_RTC_GetCalendarValue>
}
 804e576:	b007      	add	sp, #28
 804e578:	f85d fb04 	ldr.w	pc, [sp], #4

0804e57c <HW_RTC_StopAlarm>:
{
 804e57c:	b510      	push	{r4, lr}
  HAL_RTC_DeactivateAlarm(&RtcHandle, RTC_ALARM_A);
 804e57e:	4c08      	ldr	r4, [pc, #32]	; (804e5a0 <HW_RTC_StopAlarm+0x24>)
 804e580:	f44f 7180 	mov.w	r1, #256	; 0x100
 804e584:	4620      	mov	r0, r4
 804e586:	f7f6 f873 	bl	8044670 <HAL_RTC_DeactivateAlarm>
  __HAL_RTC_ALARM_CLEAR_FLAG(&RtcHandle, RTC_FLAG_ALRAF);
 804e58a:	6822      	ldr	r2, [r4, #0]
 804e58c:	68d3      	ldr	r3, [r2, #12]
 804e58e:	b2db      	uxtb	r3, r3
 804e590:	f463 73c0 	orn	r3, r3, #384	; 0x180
 804e594:	60d3      	str	r3, [r2, #12]
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 804e596:	4b03      	ldr	r3, [pc, #12]	; (804e5a4 <HW_RTC_StopAlarm+0x28>)
 804e598:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 804e59c:	615a      	str	r2, [r3, #20]
}
 804e59e:	bd10      	pop	{r4, pc}
 804e5a0:	2000e0dc 	.word	0x2000e0dc
 804e5a4:	40013c00 	.word	0x40013c00

0804e5a8 <HW_RTC_SetAlarm>:
{
 804e5a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  if ((MIN_ALARM_DELAY + McuWakeUpTimeCal) < ((timeout - HW_RTC_GetTimerElapsedTime())))
 804e5ac:	4c54      	ldr	r4, [pc, #336]	; (804e700 <HW_RTC_SetAlarm+0x158>)
{
 804e5ae:	4605      	mov	r5, r0
  if ((MIN_ALARM_DELAY + McuWakeUpTimeCal) < ((timeout - HW_RTC_GetTimerElapsedTime())))
 804e5b0:	f9b4 604c 	ldrsh.w	r6, [r4, #76]	; 0x4c
 804e5b4:	f7ff ffcc 	bl	804e550 <HW_RTC_GetTimerElapsedTime>
 804e5b8:	3603      	adds	r6, #3
 804e5ba:	1a28      	subs	r0, r5, r0
 804e5bc:	4286      	cmp	r6, r0
    LPM_SetStopMode(LPM_RTC_Id, LPM_Enable);
 804e5be:	bf34      	ite	cc
 804e5c0:	2100      	movcc	r1, #0
    LPM_SetStopMode(LPM_RTC_Id, LPM_Disable);
 804e5c2:	2101      	movcs	r1, #1
 804e5c4:	2004      	movs	r0, #4
 804e5c6:	f7ff f923 	bl	804d810 <LPM_SetStopMode>
  if (LPM_GetMode() == LPM_StopMode)
 804e5ca:	f7ff f937 	bl	804d83c <LPM_GetMode>
 804e5ce:	2801      	cmp	r0, #1
    timeout = timeout -  McuWakeUpTimeCal;
 804e5d0:	bf08      	it	eq
 804e5d2:	f9b4 304c 	ldrsheq.w	r3, [r4, #76]	; 0x4c
  RTC_TimeTypeDef RTC_TimeStruct = RtcTimerContext.RTC_Calndr_Time;
 804e5d6:	6da6      	ldr	r6, [r4, #88]	; 0x58
 804e5d8:	f894 2054 	ldrb.w	r2, [r4, #84]	; 0x54
 804e5dc:	9201      	str	r2, [sp, #4]
    timeout = timeout -  McuWakeUpTimeCal;
 804e5de:	bf08      	it	eq
 804e5e0:	1aed      	subeq	r5, r5, r3
  rtcAlarmSubSeconds =  PREDIV_S - RTC_TimeStruct.SubSeconds;
 804e5e2:	f5c6 767f 	rsb	r6, r6, #1020	; 0x3fc
  RTC_DateTypeDef RTC_DateStruct = RtcTimerContext.RTC_Calndr_Date;
 804e5e6:	f894 306a 	ldrb.w	r3, [r4, #106]	; 0x6a
 804e5ea:	9300      	str	r3, [sp, #0]
  RTC_TimeTypeDef RTC_TimeStruct = RtcTimerContext.RTC_Calndr_Time;
 804e5ec:	f894 b055 	ldrb.w	fp, [r4, #85]	; 0x55
 804e5f0:	f894 a056 	ldrb.w	sl, [r4, #86]	; 0x56
 804e5f4:	f894 8057 	ldrb.w	r8, [r4, #87]	; 0x57
  RTC_DateTypeDef RTC_DateStruct = RtcTimerContext.RTC_Calndr_Date;
 804e5f8:	f894 7069 	ldrb.w	r7, [r4, #105]	; 0x69
 804e5fc:	f894 906b 	ldrb.w	r9, [r4, #107]	; 0x6b
  rtcAlarmSubSeconds =  PREDIV_S - RTC_TimeStruct.SubSeconds;
 804e600:	3603      	adds	r6, #3
  HW_RTC_StopAlarm();
 804e602:	f7ff ffbb 	bl	804e57c <HW_RTC_StopAlarm>
  rtcAlarmSubSeconds += (timeoutValue & PREDIV_S);
 804e606:	f3c5 0109 	ubfx	r1, r5, #0, #10
  rtcAlarmDays =  RTC_DateStruct.Date;
 804e60a:	9b00      	ldr	r3, [sp, #0]
 804e60c:	9a01      	ldr	r2, [sp, #4]
  rtcAlarmSubSeconds += (timeoutValue & PREDIV_S);
 804e60e:	fa11 f686 	uxtah	r6, r1, r6
  while (timeoutValue >= SECONDS_IN_1DAY)
 804e612:	493c      	ldr	r1, [pc, #240]	; (804e704 <HW_RTC_SetAlarm+0x15c>)
  rtcAlarmSubSeconds += (timeoutValue & PREDIV_S);
 804e614:	b2b6      	uxth	r6, r6
  timeoutValue >>= N_PREDIV_S;  /* convert timeout  in seconds */
 804e616:	0aad      	lsrs	r5, r5, #10
  rtcAlarmDays =  RTC_DateStruct.Date;
 804e618:	b29b      	uxth	r3, r3
  while (timeoutValue >= SECONDS_IN_1DAY)
 804e61a:	428d      	cmp	r5, r1
 804e61c:	d84b      	bhi.n	804e6b6 <HW_RTC_SetAlarm+0x10e>
  rtcAlarmHours = RTC_TimeStruct.Hours;
 804e61e:	fa1f fc82 	uxth.w	ip, r2
  while (timeoutValue >= SECONDS_IN_1HOUR)
 804e622:	f5b5 6f61 	cmp.w	r5, #3600	; 0xe10
 804e626:	d24d      	bcs.n	804e6c4 <HW_RTC_SetAlarm+0x11c>
  rtcAlarmMinutes = RTC_TimeStruct.Minutes;
 804e628:	fa1f f28b 	uxth.w	r2, fp
  while (timeoutValue >= SECONDS_IN_1MINUTE)
 804e62c:	2d3b      	cmp	r5, #59	; 0x3b
 804e62e:	d850      	bhi.n	804e6d2 <HW_RTC_SetAlarm+0x12a>
 804e630:	0ab1      	lsrs	r1, r6, #10
 804e632:	ebc1 1081 	rsb	r0, r1, r1, lsl #6
 804e636:	eb06 2680 	add.w	r6, r6, r0, lsl #10
 804e63a:	eb01 000a 	add.w	r0, r1, sl
 804e63e:	4428      	add	r0, r5
 804e640:	b2b6      	uxth	r6, r6
 804e642:	b280      	uxth	r0, r0
  while (rtcAlarmSeconds >= SECONDS_IN_1MINUTE)
 804e644:	283b      	cmp	r0, #59	; 0x3b
 804e646:	d848      	bhi.n	804e6da <HW_RTC_SetAlarm+0x132>
  while (rtcAlarmMinutes >= MINUTES_IN_1HOUR)
 804e648:	2a3b      	cmp	r2, #59	; 0x3b
 804e64a:	d84b      	bhi.n	804e6e4 <HW_RTC_SetAlarm+0x13c>
  while (rtcAlarmHours >= HOURS_IN_1DAY)
 804e64c:	f1bc 0f17 	cmp.w	ip, #23
 804e650:	d84f      	bhi.n	804e6f2 <HW_RTC_SetAlarm+0x14a>
 804e652:	492d      	ldr	r1, [pc, #180]	; (804e708 <HW_RTC_SetAlarm+0x160>)
  RTC_AlarmStructure.AlarmTime.Seconds = rtcAlarmSeconds;
 804e654:	f884 0026 	strb.w	r0, [r4, #38]	; 0x26
  if (RTC_DateStruct.Year % 4 == 0)
 804e658:	f019 0f03 	tst.w	r9, #3
 804e65c:	f107 37ff 	add.w	r7, r7, #4294967295
    if (rtcAlarmDays > DaysInMonth[ RTC_DateStruct.Month - 1 ])
 804e660:	bf16      	itet	ne
 804e662:	19c9      	addne	r1, r1, r7
    if (rtcAlarmDays > DaysInMonthLeapYear[ RTC_DateStruct.Month - 1 ])
 804e664:	5dcd      	ldrbeq	r5, [r1, r7]
    if (rtcAlarmDays > DaysInMonth[ RTC_DateStruct.Month - 1 ])
 804e666:	7b0d      	ldrbne	r5, [r1, #12]
  RTC_AlarmStructure.AlarmTime.Minutes = rtcAlarmMinutes;
 804e668:	f884 2025 	strb.w	r2, [r4, #37]	; 0x25
    if (rtcAlarmDays > DaysInMonth[ RTC_DateStruct.Month - 1 ])
 804e66c:	42ab      	cmp	r3, r5
      rtcAlarmDays = rtcAlarmDays % DaysInMonth[ RTC_DateStruct.Month - 1 ];
 804e66e:	bf84      	itt	hi
 804e670:	fb93 f1f5 	sdivhi	r1, r3, r5
 804e674:	fb05 3311 	mlshi	r3, r5, r1, r3
  RTC_AlarmStructure.AlarmSubSecondMask  = HW_RTC_ALARMSUBSECONDMASK;
 804e678:	f04f 6120 	mov.w	r1, #167772160	; 0xa000000
 804e67c:	63e1      	str	r1, [r4, #60]	; 0x3c
  HAL_RTC_SetAlarm_IT(&RtcHandle, &RTC_AlarmStructure, RTC_FORMAT_BIN);
 804e67e:	4923      	ldr	r1, [pc, #140]	; (804e70c <HW_RTC_SetAlarm+0x164>)
  RTC_AlarmStructure.AlarmTime.Hours   = rtcAlarmHours;
 804e680:	f884 c024 	strb.w	ip, [r4, #36]	; 0x24
      rtcAlarmDays = rtcAlarmDays % DaysInMonth[ RTC_DateStruct.Month - 1 ];
 804e684:	bf88      	it	hi
 804e686:	b29b      	uxthhi	r3, r3
  RTC_AlarmStructure.AlarmTime.SubSeconds = PREDIV_S - rtcAlarmSubSeconds;
 804e688:	f5c6 767f 	rsb	r6, r6, #1020	; 0x3fc
  RTC_AlarmStructure.AlarmDateWeekDaySel   = RTC_ALARMDATEWEEKDAYSEL_DATE;
 804e68c:	2200      	movs	r2, #0
  RTC_AlarmStructure.AlarmTime.SubSeconds = PREDIV_S - rtcAlarmSubSeconds;
 804e68e:	3603      	adds	r6, #3
  RTC_AlarmStructure.AlarmDateWeekDay    = (uint8_t)rtcAlarmDays;
 804e690:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
  HAL_RTC_SetAlarm_IT(&RtcHandle, &RTC_AlarmStructure, RTC_FORMAT_BIN);
 804e694:	f1a1 0024 	sub.w	r0, r1, #36	; 0x24
  RTC_AlarmStructure.Alarm = RTC_ALARM_A;
 804e698:	f44f 7380 	mov.w	r3, #256	; 0x100
  RTC_AlarmStructure.AlarmTime.SubSeconds = PREDIV_S - rtcAlarmSubSeconds;
 804e69c:	62a6      	str	r6, [r4, #40]	; 0x28
  RTC_AlarmStructure.AlarmTime.TimeFormat   = RTC_TimeStruct.TimeFormat;
 804e69e:	f884 8027 	strb.w	r8, [r4, #39]	; 0x27
  RTC_AlarmStructure.AlarmDateWeekDaySel   = RTC_ALARMDATEWEEKDAYSEL_DATE;
 804e6a2:	6422      	str	r2, [r4, #64]	; 0x40
  RTC_AlarmStructure.AlarmMask       = RTC_ALARMMASK_NONE;
 804e6a4:	63a2      	str	r2, [r4, #56]	; 0x38
  RTC_AlarmStructure.Alarm = RTC_ALARM_A;
 804e6a6:	64a3      	str	r3, [r4, #72]	; 0x48
  RTC_AlarmStructure.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 804e6a8:	e9c4 220c 	strd	r2, r2, [r4, #48]	; 0x30
}
 804e6ac:	b003      	add	sp, #12
 804e6ae:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  HAL_RTC_SetAlarm_IT(&RtcHandle, &RTC_AlarmStructure, RTC_FORMAT_BIN);
 804e6b2:	f7f6 b983 	b.w	80449bc <HAL_RTC_SetAlarm_IT>
    timeoutValue -= SECONDS_IN_1DAY;
 804e6b6:	f5a5 35a8 	sub.w	r5, r5, #86016	; 0x15000
    rtcAlarmDays++;
 804e6ba:	3301      	adds	r3, #1
    timeoutValue -= SECONDS_IN_1DAY;
 804e6bc:	f5a5 75c0 	sub.w	r5, r5, #384	; 0x180
    rtcAlarmDays++;
 804e6c0:	b29b      	uxth	r3, r3
 804e6c2:	e7aa      	b.n	804e61a <HW_RTC_SetAlarm+0x72>
    rtcAlarmHours++;
 804e6c4:	f10c 0c01 	add.w	ip, ip, #1
    timeoutValue -= SECONDS_IN_1HOUR;
 804e6c8:	f5a5 6561 	sub.w	r5, r5, #3600	; 0xe10
    rtcAlarmHours++;
 804e6cc:	fa1f fc8c 	uxth.w	ip, ip
 804e6d0:	e7a7      	b.n	804e622 <HW_RTC_SetAlarm+0x7a>
    rtcAlarmMinutes++;
 804e6d2:	3201      	adds	r2, #1
    timeoutValue -= SECONDS_IN_1MINUTE;
 804e6d4:	3d3c      	subs	r5, #60	; 0x3c
    rtcAlarmMinutes++;
 804e6d6:	b292      	uxth	r2, r2
 804e6d8:	e7a8      	b.n	804e62c <HW_RTC_SetAlarm+0x84>
    rtcAlarmSeconds -= SECONDS_IN_1MINUTE;
 804e6da:	383c      	subs	r0, #60	; 0x3c
    rtcAlarmMinutes++;
 804e6dc:	3201      	adds	r2, #1
    rtcAlarmSeconds -= SECONDS_IN_1MINUTE;
 804e6de:	b280      	uxth	r0, r0
    rtcAlarmMinutes++;
 804e6e0:	b292      	uxth	r2, r2
 804e6e2:	e7af      	b.n	804e644 <HW_RTC_SetAlarm+0x9c>
    rtcAlarmMinutes -= MINUTES_IN_1HOUR;
 804e6e4:	3a3c      	subs	r2, #60	; 0x3c
    rtcAlarmHours++;
 804e6e6:	f10c 0c01 	add.w	ip, ip, #1
    rtcAlarmMinutes -= MINUTES_IN_1HOUR;
 804e6ea:	b292      	uxth	r2, r2
    rtcAlarmHours++;
 804e6ec:	fa1f fc8c 	uxth.w	ip, ip
 804e6f0:	e7aa      	b.n	804e648 <HW_RTC_SetAlarm+0xa0>
    rtcAlarmHours -= HOURS_IN_1DAY;
 804e6f2:	f1ac 0c18 	sub.w	ip, ip, #24
    rtcAlarmDays++;
 804e6f6:	3301      	adds	r3, #1
    rtcAlarmHours -= HOURS_IN_1DAY;
 804e6f8:	fa1f fc8c 	uxth.w	ip, ip
    rtcAlarmDays++;
 804e6fc:	b29b      	uxth	r3, r3
 804e6fe:	e7a5      	b.n	804e64c <HW_RTC_SetAlarm+0xa4>
 804e700:	2000e0dc 	.word	0x2000e0dc
 804e704:	0001517f 	.word	0x0001517f
 804e708:	08051d88 	.word	0x08051d88
 804e70c:	2000e100 	.word	0x2000e100

0804e710 <HW_RTC_IrqHandler>:
{
 804e710:	b508      	push	{r3, lr}
  LPM_SetStopMode(LPM_RTC_Id, LPM_Enable);
 804e712:	2100      	movs	r1, #0
 804e714:	2004      	movs	r0, #4
 804e716:	f7ff f87b 	bl	804d810 <LPM_SetStopMode>
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 804e71a:	4b0b      	ldr	r3, [pc, #44]	; (804e748 <HW_RTC_IrqHandler+0x38>)
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != RESET)
 804e71c:	480b      	ldr	r0, [pc, #44]	; (804e74c <HW_RTC_IrqHandler+0x3c>)
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 804e71e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 804e722:	615a      	str	r2, [r3, #20]
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != RESET)
 804e724:	6802      	ldr	r2, [r0, #0]
 804e726:	6893      	ldr	r3, [r2, #8]
 804e728:	04d9      	lsls	r1, r3, #19
 804e72a:	d50b      	bpl.n	804e744 <HW_RTC_IrqHandler+0x34>
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != RESET)
 804e72c:	68d3      	ldr	r3, [r2, #12]
 804e72e:	05db      	lsls	r3, r3, #23
 804e730:	d508      	bpl.n	804e744 <HW_RTC_IrqHandler+0x34>
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 804e732:	68d3      	ldr	r3, [r2, #12]
 804e734:	b2db      	uxtb	r3, r3
 804e736:	f463 73c0 	orn	r3, r3, #384	; 0x180
 804e73a:	60d3      	str	r3, [r2, #12]
}
 804e73c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      HAL_RTC_AlarmAEventCallback(hrtc);
 804e740:	f000 be1c 	b.w	804f37c <HAL_RTC_AlarmAEventCallback>
}
 804e744:	bd08      	pop	{r3, pc}
 804e746:	bf00      	nop
 804e748:	40013c00 	.word	0x40013c00
 804e74c:	2000e0dc 	.word	0x2000e0dc

0804e750 <HW_RTC_DelayMs>:
{
 804e750:	4601      	mov	r1, r0
 804e752:	b538      	push	{r3, r4, r5, lr}
  return (uint32_t)((((uint64_t)timeMilliSec) * CONV_DENOM) / CONV_NUMER);
 804e754:	227d      	movs	r2, #125	; 0x7d
 804e756:	2300      	movs	r3, #0
 804e758:	01c0      	lsls	r0, r0, #7
 804e75a:	0e49      	lsrs	r1, r1, #25
 804e75c:	f7f2 fb5e 	bl	8040e1c <__aeabi_uldivmod>
 804e760:	4604      	mov	r4, r0
  timeout = HW_RTC_GetTimerValue();
 804e762:	f7ff ff03 	bl	804e56c <HW_RTC_GetTimerValue>
 804e766:	4605      	mov	r5, r0
  while (((HW_RTC_GetTimerValue() - timeout)) < delayValue)
 804e768:	f7ff ff00 	bl	804e56c <HW_RTC_GetTimerValue>
 804e76c:	1b40      	subs	r0, r0, r5
 804e76e:	42a0      	cmp	r0, r4
 804e770:	d300      	bcc.n	804e774 <HW_RTC_DelayMs+0x24>
}
 804e772:	bd38      	pop	{r3, r4, r5, pc}
    __NOP();
 804e774:	bf00      	nop
 804e776:	e7f7      	b.n	804e768 <HW_RTC_DelayMs+0x18>

0804e778 <HW_RTC_SetTimerContext>:
{
 804e778:	b510      	push	{r4, lr}
  RtcTimerContext.Rtc_Time = (uint32_t) HW_RTC_GetCalendarValue(&RtcTimerContext.RTC_Calndr_Date, &RtcTimerContext.RTC_Calndr_Time);
 804e77a:	4c04      	ldr	r4, [pc, #16]	; (804e78c <HW_RTC_SetTimerContext+0x14>)
 804e77c:	f104 0154 	add.w	r1, r4, #84	; 0x54
 804e780:	f104 0068 	add.w	r0, r4, #104	; 0x68
 804e784:	f7ff fe72 	bl	804e46c <HW_RTC_GetCalendarValue>
 804e788:	6520      	str	r0, [r4, #80]	; 0x50
}
 804e78a:	bd10      	pop	{r4, pc}
 804e78c:	2000e0dc 	.word	0x2000e0dc

0804e790 <HW_RTC_Init>:
{
 804e790:	b530      	push	{r4, r5, lr}
  if (HW_RTC_Initalized == false)
 804e792:	4c18      	ldr	r4, [pc, #96]	; (804e7f4 <HW_RTC_Init+0x64>)
 804e794:	f894 506c 	ldrb.w	r5, [r4, #108]	; 0x6c
{
 804e798:	b087      	sub	sp, #28
  if (HW_RTC_Initalized == false)
 804e79a:	bb45      	cbnz	r5, 804e7ee <HW_RTC_Init+0x5e>
  RtcHandle.Instance = RTC;
 804e79c:	4b16      	ldr	r3, [pc, #88]	; (804e7f8 <HW_RTC_Init+0x68>)
  RtcHandle.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 804e79e:	61a5      	str	r5, [r4, #24]
  RtcHandle.Init.SynchPrediv = PREDIV_S;  /*RTC_SYNCH_PREDIV; */
 804e7a0:	221f      	movs	r2, #31
  RtcHandle.Init.HourFormat = RTC_HOURFORMAT_24;
 804e7a2:	e9c4 3500 	strd	r3, r5, [r4]
  HAL_RTC_Init(&RtcHandle);
 804e7a6:	4620      	mov	r0, r4
  RtcHandle.Init.SynchPrediv = PREDIV_S;  /*RTC_SYNCH_PREDIV; */
 804e7a8:	f240 33ff 	movw	r3, #1023	; 0x3ff
 804e7ac:	e9c4 2302 	strd	r2, r3, [r4, #8]
  RtcHandle.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 804e7b0:	e9c4 5504 	strd	r5, r5, [r4, #16]
  HAL_RTC_Init(&RtcHandle);
 804e7b4:	f7f5 ffdb 	bl	804476e <HAL_RTC_Init>
  RTC_DateStruct.WeekDay = RTC_WEEKDAY_MONDAY;
 804e7b8:	a906      	add	r1, sp, #24
 804e7ba:	4b10      	ldr	r3, [pc, #64]	; (804e7fc <HW_RTC_Init+0x6c>)
 804e7bc:	f841 3d18 	str.w	r3, [r1, #-24]!
  HAL_RTC_SetDate(&RtcHandle, &RTC_DateStruct, RTC_FORMAT_BIN);
 804e7c0:	462a      	mov	r2, r5
 804e7c2:	4620      	mov	r0, r4
 804e7c4:	f7f6 f89d 	bl	8044902 <HAL_RTC_SetDate>
  RTC_TimeStruct.Hours = 11;
 804e7c8:	f242 530b 	movw	r3, #9483	; 0x250b
  HAL_RTC_SetTime(&RtcHandle, &RTC_TimeStruct, RTC_FORMAT_BIN);
 804e7cc:	462a      	mov	r2, r5
 804e7ce:	a901      	add	r1, sp, #4
 804e7d0:	4620      	mov	r0, r4
  RTC_TimeStruct.TimeFormat = 0;
 804e7d2:	e9cd 3501 	strd	r3, r5, [sp, #4]
  RTC_TimeStruct.DayLightSaving = RTC_STOREOPERATION_RESET;
 804e7d6:	e9cd 5504 	strd	r5, r5, [sp, #16]
  HAL_RTC_SetTime(&RtcHandle, &RTC_TimeStruct, RTC_FORMAT_BIN);
 804e7da:	f7f6 f821 	bl	8044820 <HAL_RTC_SetTime>
  HAL_RTCEx_EnableBypassShadow(&RtcHandle);
 804e7de:	4620      	mov	r0, r4
 804e7e0:	f7f6 f9f3 	bl	8044bca <HAL_RTCEx_EnableBypassShadow>
    HW_RTC_SetTimerContext();
 804e7e4:	f7ff ffc8 	bl	804e778 <HW_RTC_SetTimerContext>
    HW_RTC_Initalized = true;
 804e7e8:	2301      	movs	r3, #1
 804e7ea:	f884 306c 	strb.w	r3, [r4, #108]	; 0x6c
}
 804e7ee:	b007      	add	sp, #28
 804e7f0:	bd30      	pop	{r4, r5, pc}
 804e7f2:	bf00      	nop
 804e7f4:	2000e0dc 	.word	0x2000e0dc
 804e7f8:	40002800 	.word	0x40002800
 804e7fc:	15080301 	.word	0x15080301

0804e800 <HW_RTC_GetTimerContext>:
}
 804e800:	4b01      	ldr	r3, [pc, #4]	; (804e808 <HW_RTC_GetTimerContext+0x8>)
 804e802:	6d18      	ldr	r0, [r3, #80]	; 0x50
 804e804:	4770      	bx	lr
 804e806:	bf00      	nop
 804e808:	2000e0dc 	.word	0x2000e0dc

0804e80c <HW_RTC_GetCalendarTime>:
 * \param [IN]   pointer to ms
 *
 * \return uint32_t seconds
 */
uint32_t HW_RTC_GetCalendarTime(uint16_t *mSeconds)
{
 804e80c:	b530      	push	{r4, r5, lr}
 804e80e:	b087      	sub	sp, #28
 804e810:	4605      	mov	r5, r0
  RTC_TimeTypeDef RTC_TimeStruct ;
  RTC_DateTypeDef RTC_DateStruct;
  uint32_t ticks;

  uint64_t calendarValue = HW_RTC_GetCalendarValue(&RTC_DateStruct, &RTC_TimeStruct);
 804e812:	a901      	add	r1, sp, #4
 804e814:	4668      	mov	r0, sp
 804e816:	f7ff fe29 	bl	804e46c <HW_RTC_GetCalendarValue>
 804e81a:	4604      	mov	r4, r0

  uint32_t seconds = (uint32_t)(calendarValue >> N_PREDIV_S);

  ticks = (uint32_t) calendarValue & PREDIV_S;

  *mSeconds = HW_RTC_Tick2ms(ticks);
 804e81c:	f3c0 0009 	ubfx	r0, r0, #0, #10
 804e820:	f7ff fe8b 	bl	804e53a <HW_RTC_Tick2ms>
 804e824:	8028      	strh	r0, [r5, #0]
  uint32_t seconds = (uint32_t)(calendarValue >> N_PREDIV_S);
 804e826:	0aa0      	lsrs	r0, r4, #10

  return seconds;
}
 804e828:	ea40 5081 	orr.w	r0, r0, r1, lsl #22
 804e82c:	b007      	add	sp, #28
 804e82e:	bd30      	pop	{r4, r5, pc}

0804e830 <HW_RTC_BKUPWrite>:

void HW_RTC_BKUPWrite(uint32_t Data0, uint32_t Data1)
{
 804e830:	b538      	push	{r3, r4, r5, lr}
  HAL_RTCEx_BKUPWrite(&RtcHandle, RTC_BKP_DR0, Data0);
 804e832:	4c07      	ldr	r4, [pc, #28]	; (804e850 <HW_RTC_BKUPWrite+0x20>)
{
 804e834:	460d      	mov	r5, r1
  HAL_RTCEx_BKUPWrite(&RtcHandle, RTC_BKP_DR0, Data0);
 804e836:	4602      	mov	r2, r0
 804e838:	2100      	movs	r1, #0
 804e83a:	4620      	mov	r0, r4
 804e83c:	f7f6 f9bb 	bl	8044bb6 <HAL_RTCEx_BKUPWrite>
  HAL_RTCEx_BKUPWrite(&RtcHandle, RTC_BKP_DR1, Data1);
 804e840:	462a      	mov	r2, r5
 804e842:	4620      	mov	r0, r4
 804e844:	2101      	movs	r1, #1
}
 804e846:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  HAL_RTCEx_BKUPWrite(&RtcHandle, RTC_BKP_DR1, Data1);
 804e84a:	f7f6 b9b4 	b.w	8044bb6 <HAL_RTCEx_BKUPWrite>
 804e84e:	bf00      	nop
 804e850:	2000e0dc 	.word	0x2000e0dc

0804e854 <HW_RTC_BKUPRead>:

void HW_RTC_BKUPRead(uint32_t *Data0, uint32_t *Data1)
{
 804e854:	b570      	push	{r4, r5, r6, lr}
  *Data0 = HAL_RTCEx_BKUPRead(&RtcHandle, RTC_BKP_DR0);
 804e856:	4c07      	ldr	r4, [pc, #28]	; (804e874 <HW_RTC_BKUPRead+0x20>)
{
 804e858:	4606      	mov	r6, r0
 804e85a:	460d      	mov	r5, r1
  *Data0 = HAL_RTCEx_BKUPRead(&RtcHandle, RTC_BKP_DR0);
 804e85c:	4620      	mov	r0, r4
 804e85e:	2100      	movs	r1, #0
 804e860:	f7f6 f9ae 	bl	8044bc0 <HAL_RTCEx_BKUPRead>
  *Data1 = HAL_RTCEx_BKUPRead(&RtcHandle, RTC_BKP_DR1);
 804e864:	2101      	movs	r1, #1
  *Data0 = HAL_RTCEx_BKUPRead(&RtcHandle, RTC_BKP_DR0);
 804e866:	6030      	str	r0, [r6, #0]
  *Data1 = HAL_RTCEx_BKUPRead(&RtcHandle, RTC_BKP_DR1);
 804e868:	4620      	mov	r0, r4
 804e86a:	f7f6 f9a9 	bl	8044bc0 <HAL_RTCEx_BKUPRead>
 804e86e:	6028      	str	r0, [r5, #0]
}
 804e870:	bd70      	pop	{r4, r5, r6, pc}
 804e872:	bf00      	nop
 804e874:	2000e0dc 	.word	0x2000e0dc

0804e878 <HW_SPI_IoInit>:
  /*##-2- Configure the SPI GPIOs */
  HW_SPI_IoDeInit();
}

void HW_SPI_IoInit(void)
{
 804e878:	b570      	push	{r4, r5, r6, lr}
 804e87a:	b088      	sub	sp, #32

	GPIO_InitTypeDef initStruct = { 0 };
 804e87c:	2214      	movs	r2, #20
 804e87e:	2100      	movs	r1, #0
 804e880:	a803      	add	r0, sp, #12
 804e882:	f001 fc4b 	bl	805011c <memset>
	if (hspi.Instance == SPI2) {
 804e886:	4b25      	ldr	r3, [pc, #148]	; (804e91c <HW_SPI_IoInit+0xa4>)
 804e888:	681a      	ldr	r2, [r3, #0]
 804e88a:	4b25      	ldr	r3, [pc, #148]	; (804e920 <HW_SPI_IoInit+0xa8>)
 804e88c:	429a      	cmp	r2, r3
 804e88e:	d143      	bne.n	804e918 <HW_SPI_IoInit+0xa0>
		/* Peripheral clock enable */
		__HAL_RCC_SPI2_CLK_ENABLE();
 804e890:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 804e894:	2400      	movs	r4, #0
 804e896:	9400      	str	r4, [sp, #0]
 804e898:	6c1a      	ldr	r2, [r3, #64]	; 0x40
		initStruct.Mode = GPIO_MODE_AF_PP;
		initStruct.Pull = GPIO_NOPULL;
		initStruct.Speed = GPIO_SPEED_HIGH;
		initStruct.Alternate = SPI2_AF;

		HW_GPIO_Init(RADIO_SCLK_PORT, RADIO_SCLK_PIN, &initStruct);
 804e89a:	4822      	ldr	r0, [pc, #136]	; (804e924 <HW_SPI_IoInit+0xac>)
		__HAL_RCC_SPI2_CLK_ENABLE();
 804e89c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 804e8a0:	641a      	str	r2, [r3, #64]	; 0x40
 804e8a2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 804e8a4:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 804e8a8:	9200      	str	r2, [sp, #0]
 804e8aa:	9a00      	ldr	r2, [sp, #0]
		__HAL_RCC_GPIOC_CLK_ENABLE();
 804e8ac:	9401      	str	r4, [sp, #4]
 804e8ae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804e8b0:	f042 0204 	orr.w	r2, r2, #4
 804e8b4:	631a      	str	r2, [r3, #48]	; 0x30
 804e8b6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804e8b8:	f002 0204 	and.w	r2, r2, #4
 804e8bc:	9201      	str	r2, [sp, #4]
 804e8be:	9a01      	ldr	r2, [sp, #4]
		__HAL_RCC_GPIOB_CLK_ENABLE();
 804e8c0:	9402      	str	r4, [sp, #8]
 804e8c2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804e8c4:	f042 0202 	orr.w	r2, r2, #2
 804e8c8:	631a      	str	r2, [r3, #48]	; 0x30
 804e8ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804e8cc:	f003 0302 	and.w	r3, r3, #2
 804e8d0:	9302      	str	r3, [sp, #8]
 804e8d2:	9b02      	ldr	r3, [sp, #8]
		initStruct.Alternate = SPI2_AF;
 804e8d4:	2203      	movs	r2, #3
 804e8d6:	2305      	movs	r3, #5
 804e8d8:	e9cd 2306 	strd	r2, r3, [sp, #24]
		initStruct.Mode = GPIO_MODE_AF_PP;
 804e8dc:	2502      	movs	r5, #2
		HW_GPIO_Init(RADIO_SCLK_PORT, RADIO_SCLK_PIN, &initStruct);
 804e8de:	aa03      	add	r2, sp, #12
 804e8e0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
		initStruct.Mode = GPIO_MODE_AF_PP;
 804e8e4:	9504      	str	r5, [sp, #16]
		HW_GPIO_Init(RADIO_SCLK_PORT, RADIO_SCLK_PIN, &initStruct);
 804e8e6:	f7ff fd3b 	bl	804e360 <HW_GPIO_Init>
		HW_GPIO_Init(RADIO_MISO_PORT, RADIO_MISO_PIN, &initStruct);
 804e8ea:	aa03      	add	r2, sp, #12
 804e8ec:	2104      	movs	r1, #4
 804e8ee:	480e      	ldr	r0, [pc, #56]	; (804e928 <HW_SPI_IoInit+0xb0>)
 804e8f0:	f7ff fd36 	bl	804e360 <HW_GPIO_Init>
		HW_GPIO_Init(RADIO_MOSI_PORT, RADIO_MOSI_PIN, &initStruct);
 804e8f4:	aa03      	add	r2, sp, #12
 804e8f6:	2108      	movs	r1, #8
 804e8f8:	480b      	ldr	r0, [pc, #44]	; (804e928 <HW_SPI_IoInit+0xb0>)
 804e8fa:	f7ff fd31 	bl	804e360 <HW_GPIO_Init>

		initStruct.Mode = GPIO_MODE_OUTPUT_PP;
 804e8fe:	2601      	movs	r6, #1
		initStruct.Pull = GPIO_NOPULL;

		HW_GPIO_Init(RADIO_NSS_PORT, RADIO_NSS_PIN, &initStruct);
 804e900:	aa03      	add	r2, sp, #12
 804e902:	4629      	mov	r1, r5
 804e904:	4807      	ldr	r0, [pc, #28]	; (804e924 <HW_SPI_IoInit+0xac>)
		initStruct.Pull = GPIO_NOPULL;
 804e906:	e9cd 6404 	strd	r6, r4, [sp, #16]
		HW_GPIO_Init(RADIO_NSS_PORT, RADIO_NSS_PIN, &initStruct);
 804e90a:	f7ff fd29 	bl	804e360 <HW_GPIO_Init>

		HW_GPIO_Write(RADIO_NSS_PORT, RADIO_NSS_PIN, 1);
 804e90e:	4632      	mov	r2, r6
 804e910:	4629      	mov	r1, r5
 804e912:	4804      	ldr	r0, [pc, #16]	; (804e924 <HW_SPI_IoInit+0xac>)
 804e914:	f7ff fda6 	bl	804e464 <HW_GPIO_Write>
	}
}
 804e918:	b008      	add	sp, #32
 804e91a:	bd70      	pop	{r4, r5, r6, pc}
 804e91c:	2000e14c 	.word	0x2000e14c
 804e920:	40003800 	.word	0x40003800
 804e924:	40020400 	.word	0x40020400
 804e928:	40020800 	.word	0x40020800

0804e92c <HW_SPI_Init>:
{
 804e92c:	b508      	push	{r3, lr}
  hspi.Instance = SPI_RADIO;
 804e92e:	4b1b      	ldr	r3, [pc, #108]	; (804e99c <HW_SPI_Init+0x70>)
 804e930:	4a1b      	ldr	r2, [pc, #108]	; (804e9a0 <HW_SPI_Init+0x74>)
 804e932:	601a      	str	r2, [r3, #0]
/* Private functions ---------------------------------------------------------*/

static uint32_t SpiFrequency(uint32_t hz)
{
  uint32_t divisor = 0;
  uint32_t SysClkTmp = SystemCoreClock;
 804e934:	4a1b      	ldr	r2, [pc, #108]	; (804e9a4 <HW_SPI_Init+0x78>)
  uint32_t baudRate;

  while (SysClkTmp > hz)
 804e936:	481c      	ldr	r0, [pc, #112]	; (804e9a8 <HW_SPI_Init+0x7c>)
  uint32_t SysClkTmp = SystemCoreClock;
 804e938:	6811      	ldr	r1, [r2, #0]
  uint32_t divisor = 0;
 804e93a:	2200      	movs	r2, #0
  while (SysClkTmp > hz)
 804e93c:	4281      	cmp	r1, r0
 804e93e:	d904      	bls.n	804e94a <HW_SPI_Init+0x1e>
  {
    divisor++;
 804e940:	3201      	adds	r2, #1
    SysClkTmp = (SysClkTmp >> 1);

    if (divisor >= 7)
 804e942:	2a07      	cmp	r2, #7
    SysClkTmp = (SysClkTmp >> 1);
 804e944:	ea4f 0151 	mov.w	r1, r1, lsr #1
    if (divisor >= 7)
 804e948:	d1f8      	bne.n	804e93c <HW_SPI_Init+0x10>
    {
      break;
    }
  }

  baudRate = (((divisor & 0x4) == 0) ? 0x0 : SPI_CR1_BR_2) |
 804e94a:	f012 0104 	ands.w	r1, r2, #4
 804e94e:	bf18      	it	ne
 804e950:	2120      	movne	r1, #32
             (((divisor & 0x2) == 0) ? 0x0 : SPI_CR1_BR_1) |
 804e952:	f012 0002 	ands.w	r0, r2, #2
 804e956:	bf18      	it	ne
 804e958:	2010      	movne	r0, #16
             (((divisor & 0x1) == 0) ? 0x0 : SPI_CR1_BR_0);
 804e95a:	f012 0201 	ands.w	r2, r2, #1
  baudRate = (((divisor & 0x4) == 0) ? 0x0 : SPI_CR1_BR_2) |
 804e95e:	ea41 0100 	orr.w	r1, r1, r0
             (((divisor & 0x1) == 0) ? 0x0 : SPI_CR1_BR_0);
 804e962:	bf18      	it	ne
 804e964:	2208      	movne	r2, #8
  baudRate = (((divisor & 0x4) == 0) ? 0x0 : SPI_CR1_BR_2) |
 804e966:	430a      	orrs	r2, r1
  hspi.Init.BaudRatePrescaler = SpiFrequency(10000000);
 804e968:	61da      	str	r2, [r3, #28]
  hspi.Init.Mode           = SPI_MODE_MASTER;
 804e96a:	f44f 7182 	mov.w	r1, #260	; 0x104
 804e96e:	2200      	movs	r2, #0
 804e970:	e9c3 1201 	strd	r1, r2, [r3, #4]
  if (HAL_SPI_Init(&hspi) != HAL_OK)
 804e974:	4809      	ldr	r0, [pc, #36]	; (804e99c <HW_SPI_Init+0x70>)
  hspi.Init.DataSize       = SPI_DATASIZE_8BIT;
 804e976:	60da      	str	r2, [r3, #12]
  hspi.Init.NSS            = SPI_NSS_SOFT;
 804e978:	f44f 7100 	mov.w	r1, #512	; 0x200
  hspi.Init.CLKPhase       = SPI_PHASE_1EDGE;
 804e97c:	e9c3 2204 	strd	r2, r2, [r3, #16]
  hspi.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 804e980:	629a      	str	r2, [r3, #40]	; 0x28
  hspi.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 804e982:	621a      	str	r2, [r3, #32]
  hspi.Init.NSS            = SPI_NSS_SOFT;
 804e984:	6199      	str	r1, [r3, #24]
  hspi.Init.TIMode         = SPI_TIMODE_DISABLE;
 804e986:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_SPI_Init(&hspi) != HAL_OK)
 804e988:	f7f6 ff28 	bl	80457dc <HAL_SPI_Init>
 804e98c:	b108      	cbz	r0, 804e992 <HW_SPI_Init+0x66>
    Error_Handler();
 804e98e:	f7ff fb09 	bl	804dfa4 <Error_Handler>
}
 804e992:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HW_SPI_IoInit();
 804e996:	f7ff bf6f 	b.w	804e878 <HW_SPI_IoInit>
 804e99a:	bf00      	nop
 804e99c:	2000e14c 	.word	0x2000e14c
 804e9a0:	40003800 	.word	0x40003800
 804e9a4:	200010b8 	.word	0x200010b8
 804e9a8:	00989680 	.word	0x00989680

0804e9ac <HW_SPI_InOut>:
{
 804e9ac:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  HAL_SPI_TransmitReceive(&hspi, (uint8_t *) &txData, (uint8_t *) &rxData, 1, HAL_MAX_DELAY);
 804e9ae:	f04f 33ff 	mov.w	r3, #4294967295
{
 804e9b2:	f8ad 000e 	strh.w	r0, [sp, #14]
  HAL_SPI_TransmitReceive(&hspi, (uint8_t *) &txData, (uint8_t *) &rxData, 1, HAL_MAX_DELAY);
 804e9b6:	9300      	str	r3, [sp, #0]
 804e9b8:	f10d 0216 	add.w	r2, sp, #22
 804e9bc:	2301      	movs	r3, #1
 804e9be:	f10d 010e 	add.w	r1, sp, #14
 804e9c2:	4804      	ldr	r0, [pc, #16]	; (804e9d4 <HW_SPI_InOut+0x28>)
 804e9c4:	f7f6 ff47 	bl	8045856 <HAL_SPI_TransmitReceive>
}
 804e9c8:	f8bd 0016 	ldrh.w	r0, [sp, #22]
 804e9cc:	b007      	add	sp, #28
 804e9ce:	f85d fb04 	ldr.w	pc, [sp], #4
 804e9d2:	bf00      	nop
 804e9d4:	2000e14c 	.word	0x2000e14c

0804e9d8 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM2 init function */
void MX_TIM2_Init()
{
 804e9d8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 804e9da:	2210      	movs	r2, #16
 804e9dc:	2100      	movs	r1, #0
 804e9de:	a802      	add	r0, sp, #8
 804e9e0:	f001 fb9c 	bl	805011c <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 804e9e4:	4815      	ldr	r0, [pc, #84]	; (804ea3c <MX_TIM2_Init+0x64>)
	htim2.Init.Prescaler = 100;
 804e9e6:	2264      	movs	r2, #100	; 0x64
 804e9e8:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 804e9ec:	2300      	movs	r3, #0
	htim2.Init.Prescaler = 100;
 804e9ee:	e9c0 1200 	strd	r1, r2, [r0]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
	htim2.Init.Period = 16000;
 804e9f2:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 804e9f6:	e9cd 3300 	strd	r3, r3, [sp]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 804e9fa:	6083      	str	r3, [r0, #8]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 804e9fc:	e9c0 2303 	strd	r2, r3, [r0, #12]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 804ea00:	6183      	str	r3, [r0, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 804ea02:	f7f7 f94b 	bl	8045c9c <HAL_TIM_Base_Init>
 804ea06:	b108      	cbz	r0, 804ea0c <MX_TIM2_Init+0x34>
		Error_Handler();
 804ea08:	f7ff facc 	bl	804dfa4 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 804ea0c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 804ea10:	a902      	add	r1, sp, #8
 804ea12:	480a      	ldr	r0, [pc, #40]	; (804ea3c <MX_TIM2_Init+0x64>)
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 804ea14:	9302      	str	r3, [sp, #8]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 804ea16:	f7f7 f965 	bl	8045ce4 <HAL_TIM_ConfigClockSource>
 804ea1a:	b108      	cbz	r0, 804ea20 <MX_TIM2_Init+0x48>
		Error_Handler();
 804ea1c:	f7ff fac2 	bl	804dfa4 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 804ea20:	2300      	movs	r3, #0
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 804ea22:	4669      	mov	r1, sp
 804ea24:	4805      	ldr	r0, [pc, #20]	; (804ea3c <MX_TIM2_Init+0x64>)
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 804ea26:	e9cd 3300 	strd	r3, r3, [sp]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 804ea2a:	f7f7 f9ef 	bl	8045e0c <HAL_TIMEx_MasterConfigSynchronization>
 804ea2e:	b108      	cbz	r0, 804ea34 <MX_TIM2_Init+0x5c>
			!= HAL_OK) {
		Error_Handler();
 804ea30:	f7ff fab8 	bl	804dfa4 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */
}
 804ea34:	b007      	add	sp, #28
 804ea36:	f85d fb04 	ldr.w	pc, [sp], #4
 804ea3a:	bf00      	nop
 804ea3c:	20010950 	.word	0x20010950

0804ea40 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
void MX_TIM3_Init(void)
{
 804ea40:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 804ea42:	2210      	movs	r2, #16
 804ea44:	2100      	movs	r1, #0
 804ea46:	a802      	add	r0, sp, #8
 804ea48:	f001 fb68 	bl	805011c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 804ea4c:	4814      	ldr	r0, [pc, #80]	; (804eaa0 <MX_TIM3_Init+0x60>)
  htim3.Init.Prescaler = 100;
 804ea4e:	4915      	ldr	r1, [pc, #84]	; (804eaa4 <MX_TIM3_Init+0x64>)
 804ea50:	2264      	movs	r2, #100	; 0x64
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 804ea52:	2300      	movs	r3, #0
  htim3.Init.Prescaler = 100;
 804ea54:	e9c0 1200 	strd	r1, r2, [r0]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim3.Init.Period = 16000;
 804ea58:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 804ea5c:	e9cd 3300 	strd	r3, r3, [sp]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 804ea60:	6083      	str	r3, [r0, #8]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 804ea62:	e9c0 2303 	strd	r2, r3, [r0, #12]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 804ea66:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 804ea68:	f7f7 f918 	bl	8045c9c <HAL_TIM_Base_Init>
 804ea6c:	b108      	cbz	r0, 804ea72 <MX_TIM3_Init+0x32>
  {
    Error_Handler();
 804ea6e:	f7ff fa99 	bl	804dfa4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 804ea72:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 804ea76:	a902      	add	r1, sp, #8
 804ea78:	4809      	ldr	r0, [pc, #36]	; (804eaa0 <MX_TIM3_Init+0x60>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 804ea7a:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 804ea7c:	f7f7 f932 	bl	8045ce4 <HAL_TIM_ConfigClockSource>
 804ea80:	b108      	cbz	r0, 804ea86 <MX_TIM3_Init+0x46>
  {
    Error_Handler();
 804ea82:	f7ff fa8f 	bl	804dfa4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 804ea86:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 804ea88:	4669      	mov	r1, sp
 804ea8a:	4805      	ldr	r0, [pc, #20]	; (804eaa0 <MX_TIM3_Init+0x60>)
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 804ea8c:	e9cd 3300 	strd	r3, r3, [sp]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 804ea90:	f7f7 f9bc 	bl	8045e0c <HAL_TIMEx_MasterConfigSynchronization>
 804ea94:	b108      	cbz	r0, 804ea9a <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 804ea96:	f7ff fa85 	bl	804dfa4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 804ea9a:	b007      	add	sp, #28
 804ea9c:	f85d fb04 	ldr.w	pc, [sp], #4
 804eaa0:	20010910 	.word	0x20010910
 804eaa4:	40000400 	.word	0x40000400

0804eaa8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM2)
 804eaa8:	6803      	ldr	r3, [r0, #0]
 804eaaa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
{
 804eaae:	b507      	push	{r0, r1, r2, lr}
  if(htim_base->Instance==TIM2)
 804eab0:	d116      	bne.n	804eae0 <HAL_TIM_Base_MspInit+0x38>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 804eab2:	2200      	movs	r2, #0
 804eab4:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 804eab8:	9200      	str	r2, [sp, #0]
 804eaba:	6c19      	ldr	r1, [r3, #64]	; 0x40
 804eabc:	f041 0101 	orr.w	r1, r1, #1
 804eac0:	6419      	str	r1, [r3, #64]	; 0x40
 804eac2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 804eac4:	f003 0301 	and.w	r3, r3, #1
 804eac8:	9300      	str	r3, [sp, #0]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 804eaca:	201c      	movs	r0, #28
 804eacc:	4611      	mov	r1, r2
    __HAL_RCC_TIM2_CLK_ENABLE();
 804eace:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 804ead0:	f7f4 fd28 	bl	8043524 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 804ead4:	201c      	movs	r0, #28
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 804ead6:	b003      	add	sp, #12
 804ead8:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 804eadc:	f7f4 bd56 	b.w	804358c <HAL_NVIC_EnableIRQ>
  else if(htim_base->Instance==TIM3)
 804eae0:	4a0b      	ldr	r2, [pc, #44]	; (804eb10 <HAL_TIM_Base_MspInit+0x68>)
 804eae2:	4293      	cmp	r3, r2
 804eae4:	d111      	bne.n	804eb0a <HAL_TIM_Base_MspInit+0x62>
    __HAL_RCC_TIM3_CLK_ENABLE();
 804eae6:	2200      	movs	r2, #0
 804eae8:	4b0a      	ldr	r3, [pc, #40]	; (804eb14 <HAL_TIM_Base_MspInit+0x6c>)
 804eaea:	9201      	str	r2, [sp, #4]
 804eaec:	6c19      	ldr	r1, [r3, #64]	; 0x40
 804eaee:	f041 0102 	orr.w	r1, r1, #2
 804eaf2:	6419      	str	r1, [r3, #64]	; 0x40
 804eaf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 804eaf6:	f003 0302 	and.w	r3, r3, #2
 804eafa:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 804eafc:	201d      	movs	r0, #29
 804eafe:	4611      	mov	r1, r2
    __HAL_RCC_TIM3_CLK_ENABLE();
 804eb00:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 804eb02:	f7f4 fd0f 	bl	8043524 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 804eb06:	201d      	movs	r0, #29
 804eb08:	e7e5      	b.n	804ead6 <HAL_TIM_Base_MspInit+0x2e>
}
 804eb0a:	b003      	add	sp, #12
 804eb0c:	f85d fb04 	ldr.w	pc, [sp], #4
 804eb10:	40000400 	.word	0x40000400
 804eb14:	40023800 	.word	0x40023800

0804eb18 <LoraMacProcessNotify>:
  }
}

void LoraMacProcessNotify(void)
{
  LoraMacProcessRequest = LORA_SET;
 804eb18:	4b01      	ldr	r3, [pc, #4]	; (804eb20 <LoraMacProcessNotify+0x8>)
 804eb1a:	2201      	movs	r2, #1
 804eb1c:	701a      	strb	r2, [r3, #0]
}
 804eb1e:	4770      	bx	lr
 804eb20:	2000e1a4 	.word	0x2000e1a4

0804eb24 <LORA_TxNeeded>:
  LORA_send(&AppData, LORAWAN_UNCONFIRMED_MSG);
}

static void LORA_TxNeeded(void)
{
  AppData.BuffSize = 0;
 804eb24:	4803      	ldr	r0, [pc, #12]	; (804eb34 <LORA_TxNeeded+0x10>)
 804eb26:	f44f 7300 	mov.w	r3, #512	; 0x200
 804eb2a:	8083      	strh	r3, [r0, #4]
  AppData.Port = LORAWAN_APP_PORT;

  LORA_send(&AppData, LORAWAN_UNCONFIRMED_MSG);
 804eb2c:	2100      	movs	r1, #0
 804eb2e:	f7fe bdd7 	b.w	804d6e0 <LORA_send>
 804eb32:	bf00      	nop
 804eb34:	20001250 	.word	0x20001250

0804eb38 <LORA_ConfirmClass>:
{
 804eb38:	b508      	push	{r3, lr}
  PRINTF("switch to class %c done\n\r", "ABC"[Class]);
 804eb3a:	4b07      	ldr	r3, [pc, #28]	; (804eb58 <LORA_ConfirmClass+0x20>)
 804eb3c:	5c19      	ldrb	r1, [r3, r0]
 804eb3e:	4807      	ldr	r0, [pc, #28]	; (804eb5c <LORA_ConfirmClass+0x24>)
 804eb40:	f7ff f92c 	bl	804dd9c <TraceSend>
  AppData.BuffSize = 0;
 804eb44:	4806      	ldr	r0, [pc, #24]	; (804eb60 <LORA_ConfirmClass+0x28>)
 804eb46:	f44f 7300 	mov.w	r3, #512	; 0x200
 804eb4a:	8083      	strh	r3, [r0, #4]
  LORA_send(&AppData, LORAWAN_UNCONFIRMED_MSG);
 804eb4c:	2100      	movs	r1, #0
}
 804eb4e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  LORA_send(&AppData, LORAWAN_UNCONFIRMED_MSG);
 804eb52:	f7fe bdc5 	b.w	804d6e0 <LORA_send>
 804eb56:	bf00      	nop
 804eb58:	0805299c 	.word	0x0805299c
 804eb5c:	08052982 	.word	0x08052982
 804eb60:	20001250 	.word	0x20001250

0804eb64 <LORA_HasJoined>:
  LORA_RequestClass(LORAWAN_DEFAULT_CLASS);
 804eb64:	2002      	movs	r0, #2
 804eb66:	f7fe bdff 	b.w	804d768 <LORA_RequestClass>

0804eb6a <LORA_GetBatteryLevel>:
  * @brief This function return the battery level
  * @param none
  * @retval the battery level  1 (very low) to 254 (fully charged)
  */
uint8_t LORA_GetBatteryLevel(void)
{
 804eb6a:	b508      	push	{r3, lr}
  uint16_t batteryLevelmV;
  uint8_t batteryLevel = 0;

  batteryLevelmV = HW_GetBatteryLevel();
 804eb6c:	f000 fe50 	bl	804f810 <HW_GetBatteryLevel>


  /* Convert batterey level from mV to linea scale: 1 (very low) to 254 (fully charged) */
  if (batteryLevelmV > VDD_BAT)
 804eb70:	f640 33b8 	movw	r3, #3000	; 0xbb8
 804eb74:	4298      	cmp	r0, r3
 804eb76:	d80c      	bhi.n	804eb92 <LORA_GetBatteryLevel+0x28>
  {
    batteryLevel = LORAWAN_MAX_BAT;
  }
  else if (batteryLevelmV < VDD_MIN)
 804eb78:	f5b0 6fe1 	cmp.w	r0, #1800	; 0x708
 804eb7c:	d30b      	bcc.n	804eb96 <LORA_GetBatteryLevel+0x2c>
  {
    batteryLevel = 0;
  }
  else
  {
    batteryLevel = (((uint32_t)(batteryLevelmV - VDD_MIN) * LORAWAN_MAX_BAT) / (VDD_BAT - VDD_MIN));
 804eb7e:	f5a0 63e1 	sub.w	r3, r0, #1800	; 0x708
 804eb82:	20fe      	movs	r0, #254	; 0xfe
 804eb84:	4358      	muls	r0, r3
 804eb86:	f44f 6396 	mov.w	r3, #1200	; 0x4b0
 804eb8a:	fbb0 f0f3 	udiv	r0, r0, r3
 804eb8e:	b2c0      	uxtb	r0, r0
  }

  return batteryLevel;
}
 804eb90:	bd08      	pop	{r3, pc}
    batteryLevel = LORAWAN_MAX_BAT;
 804eb92:	20fe      	movs	r0, #254	; 0xfe
 804eb94:	e7fc      	b.n	804eb90 <LORA_GetBatteryLevel+0x26>
    batteryLevel = 0;
 804eb96:	2000      	movs	r0, #0
 804eb98:	e7fa      	b.n	804eb90 <LORA_GetBatteryLevel+0x26>
	...

0804eb9c <OnTxTimerEvent>:
{
 804eb9c:	b510      	push	{r4, lr}
  TimerStart(&TxTimer);
 804eb9e:	4c03      	ldr	r4, [pc, #12]	; (804ebac <OnTxTimerEvent+0x10>)
 804eba0:	1d20      	adds	r0, r4, #4
 804eba2:	f7fe ffff 	bl	804dba4 <TimerStart>
  AppProcessRequest = LORA_SET;
 804eba6:	2301      	movs	r3, #1
 804eba8:	7723      	strb	r3, [r4, #28]
}
 804ebaa:	bd10      	pop	{r4, pc}
 804ebac:	2000e1a4 	.word	0x2000e1a4

0804ebb0 <LORA_RxData>:
{
 804ebb0:	b510      	push	{r4, lr}
 804ebb2:	4604      	mov	r4, r0
  PRINTF("PACKET RECEIVED ON PORT %d\n\r", AppData->Port);
 804ebb4:	7941      	ldrb	r1, [r0, #5]
 804ebb6:	4812      	ldr	r0, [pc, #72]	; (804ec00 <LORA_RxData+0x50>)
 804ebb8:	f7ff f8f0 	bl	804dd9c <TraceSend>
  switch (AppData->Port)
 804ebbc:	7963      	ldrb	r3, [r4, #5]
 804ebbe:	2b02      	cmp	r3, #2
 804ebc0:	d011      	beq.n	804ebe6 <LORA_RxData+0x36>
 804ebc2:	2b03      	cmp	r3, #3
 804ebc4:	d109      	bne.n	804ebda <LORA_RxData+0x2a>
      if (AppData->BuffSize == 1)
 804ebc6:	7923      	ldrb	r3, [r4, #4]
 804ebc8:	2b01      	cmp	r3, #1
 804ebca:	d106      	bne.n	804ebda <LORA_RxData+0x2a>
        switch (AppData->Buff[0])
 804ebcc:	6823      	ldr	r3, [r4, #0]
 804ebce:	7818      	ldrb	r0, [r3, #0]
 804ebd0:	2801      	cmp	r0, #1
 804ebd2:	d004      	beq.n	804ebde <LORA_RxData+0x2e>
 804ebd4:	d302      	bcc.n	804ebdc <LORA_RxData+0x2c>
 804ebd6:	2802      	cmp	r0, #2
 804ebd8:	d001      	beq.n	804ebde <LORA_RxData+0x2e>
}
 804ebda:	bd10      	pop	{r4, pc}
            LORA_RequestClass(CLASS_A);
 804ebdc:	2000      	movs	r0, #0
}
 804ebde:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
            LORA_RequestClass(CLASS_C);
 804ebe2:	f7fe bdc1 	b.w	804d768 <LORA_RequestClass>
      if (AppData->BuffSize == 1)
 804ebe6:	7923      	ldrb	r3, [r4, #4]
 804ebe8:	2b01      	cmp	r3, #1
 804ebea:	d1f6      	bne.n	804ebda <LORA_RxData+0x2a>
        AppLedStateOn = AppData->Buff[0] & 0x01;
 804ebec:	6823      	ldr	r3, [r4, #0]
 804ebee:	781b      	ldrb	r3, [r3, #0]
        if (AppLedStateOn == RESET)
 804ebf0:	07db      	lsls	r3, r3, #31
          PRINTF("LED OFF\n\r");
 804ebf2:	bf54      	ite	pl
 804ebf4:	4803      	ldrpl	r0, [pc, #12]	; (804ec04 <LORA_RxData+0x54>)
          PRINTF("LED ON\n\r");
 804ebf6:	4804      	ldrmi	r0, [pc, #16]	; (804ec08 <LORA_RxData+0x58>)
}
 804ebf8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
          PRINTF("LED ON\n\r");
 804ebfc:	f7ff b8ce 	b.w	804dd9c <TraceSend>
 804ec00:	080529a0 	.word	0x080529a0
 804ec04:	080529bd 	.word	0x080529bd
 804ec08:	080529c7 	.word	0x080529c7

0804ec0c <nibble_to_ascii>:
    if((c>=0)&&(c<=9)){
 804ec0c:	2809      	cmp	r0, #9
        return (c+=48);
 804ec0e:	bf94      	ite	ls
 804ec10:	3030      	addls	r0, #48	; 0x30
        return (c+=55);
 804ec12:	3037      	addhi	r0, #55	; 0x37
 804ec14:	b2c0      	uxtb	r0, r0
}
 804ec16:	4770      	bx	lr

0804ec18 <hex_to_ascii>:
int hex_to_ascii(unsigned char *buffer_out, unsigned char *buffer_in, int tamanho){
 804ec18:	b538      	push	{r3, r4, r5, lr}
 804ec1a:	3901      	subs	r1, #1
 804ec1c:	4604      	mov	r4, r0
    for(int i=0; i<(tamanho);i++)
 804ec1e:	2300      	movs	r3, #0
 804ec20:	4293      	cmp	r3, r2
 804ec22:	db01      	blt.n	804ec28 <hex_to_ascii+0x10>
}
 804ec24:	2000      	movs	r0, #0
 804ec26:	bd38      	pop	{r3, r4, r5, pc}
        buffer_out[j] = nibble_to_ascii((buffer_in[i]&0xF0)>>4);
 804ec28:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 804ec2c:	0900      	lsrs	r0, r0, #4
 804ec2e:	f7ff ffed 	bl	804ec0c <nibble_to_ascii>
 804ec32:	f804 0013 	strb.w	r0, [r4, r3, lsl #1]
        buffer_out[j+1] = nibble_to_ascii(buffer_in[i]&0x0F);
 804ec36:	7808      	ldrb	r0, [r1, #0]
 804ec38:	f000 000f 	and.w	r0, r0, #15
 804ec3c:	f7ff ffe6 	bl	804ec0c <nibble_to_ascii>
 804ec40:	eb04 0543 	add.w	r5, r4, r3, lsl #1
    for(int i=0; i<(tamanho);i++)
 804ec44:	3301      	adds	r3, #1
        buffer_out[j+1] = nibble_to_ascii(buffer_in[i]&0x0F);
 804ec46:	7068      	strb	r0, [r5, #1]
 804ec48:	e7ea      	b.n	804ec20 <hex_to_ascii+0x8>
	...

0804ec4c <main>:
{
 804ec4c:	b5bf      	push	{r0, r1, r2, r3, r4, r5, r7, lr}
  flags_ble.all_flags=RESET;
 804ec4e:	4cb7      	ldr	r4, [pc, #732]	; (804ef2c <main+0x2e0>)
 804ec50:	2300      	movs	r3, #0
 804ec52:	7023      	strb	r3, [r4, #0]
  HAL_Init();
 804ec54:	f7f4 fa28 	bl	80430a8 <HAL_Init>
  SystemClock_Config();
 804ec58:	f000 fcaa 	bl	804f5b0 <SystemClock_Config>
  HW_Init();
 804ec5c:	f000 fbba 	bl	804f3d4 <HW_Init>
	if(f_mount(&SDFatFS, (const TCHAR *)&SDPath, 1) != FR_OK)
 804ec60:	2201      	movs	r2, #1
 804ec62:	49b3      	ldr	r1, [pc, #716]	; (804ef30 <main+0x2e4>)
 804ec64:	48b3      	ldr	r0, [pc, #716]	; (804ef34 <main+0x2e8>)
 804ec66:	f7f8 fcb7 	bl	80475d8 <f_mount>
 804ec6a:	b110      	cbz	r0, 804ec72 <main+0x26>
		PRINT_SD_CARD(PRINTF("Erro ao montar o cartao\r\n");)
 804ec6c:	48b2      	ldr	r0, [pc, #712]	; (804ef38 <main+0x2ec>)
 804ec6e:	f7ff f895 	bl	804dd9c <TraceSend>
  LPM_SetOffMode(LPM_APPLI_Id, LPM_Disable);
 804ec72:	2101      	movs	r1, #1
  PRINTF("APP_VERSION= %02X.%02X.%02X.%02X\r\n", (uint8_t)(__APP_VERSION >> 24), (uint8_t)(__APP_VERSION >> 16), (uint8_t)(__APP_VERSION >> 8), (uint8_t)__APP_VERSION);
 804ec74:	2500      	movs	r5, #0
  LPM_SetOffMode(LPM_APPLI_Id, LPM_Disable);
 804ec76:	4608      	mov	r0, r1
 804ec78:	f7fe fdb4 	bl	804d7e4 <LPM_SetOffMode>
  PRINTF("APP_VERSION= %02X.%02X.%02X.%02X\r\n", (uint8_t)(__APP_VERSION >> 24), (uint8_t)(__APP_VERSION >> 16), (uint8_t)(__APP_VERSION >> 8), (uint8_t)__APP_VERSION);
 804ec7c:	462b      	mov	r3, r5
 804ec7e:	2203      	movs	r2, #3
 804ec80:	2101      	movs	r1, #1
 804ec82:	9500      	str	r5, [sp, #0]
 804ec84:	48ad      	ldr	r0, [pc, #692]	; (804ef3c <main+0x2f0>)
	 if(communication_validation_flag)
 804ec86:	4fae      	ldr	r7, [pc, #696]	; (804ef40 <main+0x2f4>)
		ble_handler((uint8_t*)&message_ble);					// Aciona o handler para selecionar a mensagem de resposta.
 804ec88:	f8df 832c 	ldr.w	r8, [pc, #812]	; 804efb8 <main+0x36c>
		HAL_UART_AbortReceive_IT(&huart1);
 804ec8c:	4ead      	ldr	r6, [pc, #692]	; (804ef44 <main+0x2f8>)
  PRINTF("APP_VERSION= %02X.%02X.%02X.%02X\r\n", (uint8_t)(__APP_VERSION >> 24), (uint8_t)(__APP_VERSION >> 16), (uint8_t)(__APP_VERSION >> 8), (uint8_t)__APP_VERSION);
 804ec8e:	f7ff f885 	bl	804dd9c <TraceSend>
  PRINTF("MAC_VERSION= %02X.%02X.%02X.%02X\r\n", (uint8_t)(__LORA_MAC_VERSION >> 24), (uint8_t)(__LORA_MAC_VERSION >> 16), (uint8_t)(__LORA_MAC_VERSION >> 8), (uint8_t)__LORA_MAC_VERSION);
 804ec92:	2204      	movs	r2, #4
 804ec94:	4611      	mov	r1, r2
 804ec96:	2302      	movs	r3, #2
 804ec98:	9500      	str	r5, [sp, #0]
 804ec9a:	48ab      	ldr	r0, [pc, #684]	; (804ef48 <main+0x2fc>)
 804ec9c:	f7ff f87e 	bl	804dd9c <TraceSend>
  LORA_Init(&LoRaMainCallbacks, &LoRaParamInit);
 804eca0:	49aa      	ldr	r1, [pc, #680]	; (804ef4c <main+0x300>)
 804eca2:	1d08      	adds	r0, r1, #4
 804eca4:	f7fe fb86 	bl	804d3b4 <LORA_Init>
  LORA_Join();
 804eca8:	f7fe fc86 	bl	804d5b8 <LORA_Join>
    TimerInit(&TxTimer, OnTxTimerEvent);
 804ecac:	49a8      	ldr	r1, [pc, #672]	; (804ef50 <main+0x304>)
 804ecae:	48a9      	ldr	r0, [pc, #676]	; (804ef54 <main+0x308>)
 804ecb0:	f7fe ff6e 	bl	804db90 <TimerInit>
    TimerSetValue(&TxTimer,  APP_TX_DUTYCYCLE);
 804ecb4:	f242 7110 	movw	r1, #10000	; 0x2710
 804ecb8:	48a6      	ldr	r0, [pc, #664]	; (804ef54 <main+0x308>)
 804ecba:	f7ff f80d 	bl	804dcd8 <TimerSetValue>
    OnTxTimerEvent(NULL);
 804ecbe:	4628      	mov	r0, r5
 804ecc0:	f7ff ff6c 	bl	804eb9c <OnTxTimerEvent>
  in_use_TAG = EMPTY_QUEUE;
 804ecc4:	4ba4      	ldr	r3, [pc, #656]	; (804ef58 <main+0x30c>)
  INIT_ReaderUART(USART2, 57600);
 804ecc6:	48a5      	ldr	r0, [pc, #660]	; (804ef5c <main+0x310>)
  in_use_TAG = EMPTY_QUEUE;
 804ecc8:	f04f 32ff 	mov.w	r2, #4294967295
  INIT_ReaderUART(USART2, 57600);
 804eccc:	f44f 4161 	mov.w	r1, #57600	; 0xe100
  in_use_TAG = EMPTY_QUEUE;
 804ecd0:	601a      	str	r2, [r3, #0]
  INIT_ReaderUART(USART2, 57600);
 804ecd2:	f7f2 fa23 	bl	804111c <INIT_ReaderUART>
  init_Communication();
 804ecd6:	f7f2 fa67 	bl	80411a8 <init_Communication>
	 if(communication_validation_flag)
 804ecda:	783b      	ldrb	r3, [r7, #0]
 804ecdc:	b11b      	cbz	r3, 804ece6 <main+0x9a>
		 data_Validation();
 804ecde:	f7f2 fac3 	bl	8041268 <data_Validation>
		 communication_validation_flag = 0;
 804ece2:	2300      	movs	r3, #0
 804ece4:	703b      	strb	r3, [r7, #0]
	if (flags_ble.enable_handler){
 804ece6:	7823      	ldrb	r3, [r4, #0]
 804ece8:	0699      	lsls	r1, r3, #26
 804ecea:	d505      	bpl.n	804ecf8 <main+0xac>
		flags_ble.enable_handler = 0;
 804ecec:	f36f 1345 	bfc	r3, #5, #1
		ble_handler((uint8_t*)&message_ble);					// Aciona o handler para selecionar a mensagem de resposta.
 804ecf0:	4640      	mov	r0, r8
		flags_ble.enable_handler = 0;
 804ecf2:	7023      	strb	r3, [r4, #0]
		ble_handler((uint8_t*)&message_ble);					// Aciona o handler para selecionar a mensagem de resposta.
 804ecf4:	f7f2 fb3a 	bl	804136c <ble_handler>
	if (flags_ble.update_mode){
 804ecf8:	7823      	ldrb	r3, [r4, #0]
 804ecfa:	06da      	lsls	r2, r3, #27
 804ecfc:	d51e      	bpl.n	804ed3c <main+0xf0>
		flags_ble.update_mode = RESET;
 804ecfe:	f36f 1304 	bfc	r3, #4, #1
		HAL_NVIC_DisableIRQ(USART1_IRQn);
 804ed02:	2025      	movs	r0, #37	; 0x25
		flags_ble.update_mode = RESET;
 804ed04:	7023      	strb	r3, [r4, #0]
		HAL_NVIC_DisableIRQ(USART1_IRQn);
 804ed06:	f7f4 fc4f 	bl	80435a8 <HAL_NVIC_DisableIRQ>
		HAL_UART_AbortReceive_IT(&huart1);
 804ed0a:	4630      	mov	r0, r6
 804ed0c:	f7f7 fc78 	bl	8046600 <HAL_UART_AbortReceive_IT>
		HAL_UART_DeInit(&huart1);
 804ed10:	4630      	mov	r0, r6
 804ed12:	f7f7 f993 	bl	804603c <HAL_UART_DeInit>
		HAL_Delay(1);
 804ed16:	2001      	movs	r0, #1
 804ed18:	f000 fae6 	bl	804f2e8 <HAL_Delay>
		COM_Init();
 804ed1c:	f001 f832 	bl	804fd84 <COM_Init>
		HAL_Delay(1);
 804ed20:	2001      	movs	r0, #1
 804ed22:	f000 fae1 	bl	804f2e8 <HAL_Delay>
		COM_Flush();
 804ed26:	f001 f85d 	bl	804fde4 <COM_Flush>
		FW_UPDATE_Run();
 804ed2a:	f7ff fa87 	bl	804e23c <FW_UPDATE_Run>
		MX_USART1_UART_Init();
 804ed2e:	f7f2 fbc1 	bl	80414b4 <MX_USART1_UART_Init>
		HAL_UART_Receive_IT(&huart1, rx_byte_uart1, 1);
 804ed32:	2201      	movs	r2, #1
 804ed34:	498a      	ldr	r1, [pc, #552]	; (804ef60 <main+0x314>)
 804ed36:	4630      	mov	r0, r6
 804ed38:	f7f7 fa56 	bl	80461e8 <HAL_UART_Receive_IT>
	if ((flags_ble.start == SET) && (flags_ble.connection == SET))
 804ed3c:	7823      	ldrb	r3, [r4, #0]
 804ed3e:	f003 0209 	and.w	r2, r3, #9
 804ed42:	2a09      	cmp	r2, #9
 804ed44:	d14c      	bne.n	804ede0 <main+0x194>
	if(flags_ble.spare0 == SET){
 804ed46:	061d      	lsls	r5, r3, #24
 804ed48:	d529      	bpl.n	804ed9e <main+0x152>
		if (get_Earrings(&earrings_TAG)) {
 804ed4a:	4886      	ldr	r0, [pc, #536]	; (804ef64 <main+0x318>)
 804ed4c:	f7f2 fa42 	bl	80411d4 <get_Earrings>
 804ed50:	2800      	cmp	r0, #0
 804ed52:	f000 8084 	beq.w	804ee5e <main+0x212>
			hex_to_ascii(&aciis_tag, earrings_TAG.N_TAG, 12);
 804ed56:	220c      	movs	r2, #12
 804ed58:	4982      	ldr	r1, [pc, #520]	; (804ef64 <main+0x318>)
 804ed5a:	4883      	ldr	r0, [pc, #524]	; (804ef68 <main+0x31c>)
 804ed5c:	f7ff ff5c 	bl	804ec18 <hex_to_ascii>
			memcpy(&send_Tag_ble[6], aciis_tag, 24);
 804ed60:	4b81      	ldr	r3, [pc, #516]	; (804ef68 <main+0x31c>)
 804ed62:	4a82      	ldr	r2, [pc, #520]	; (804ef6c <main+0x320>)
 804ed64:	f103 0118 	add.w	r1, r3, #24
 804ed68:	f853 0b04 	ldr.w	r0, [r3], #4
 804ed6c:	f842 0b04 	str.w	r0, [r2], #4
 804ed70:	428b      	cmp	r3, r1
 804ed72:	d1f9      	bne.n	804ed68 <main+0x11c>
			send_Tag_ble[30] = 0xA0;
 804ed74:	4b7e      	ldr	r3, [pc, #504]	; (804ef70 <main+0x324>)
 804ed76:	22a0      	movs	r2, #160	; 0xa0
 804ed78:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
			send_Tag_ble[31] = 0xA0;
 804ed7c:	f883 204f 	strb.w	r2, [r3, #79]	; 0x4f
			send_Tag_ble[32] = 0xA0;
 804ed80:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			send_Tag_ble[33] = 0xA0;
 804ed84:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			send_Tag_ble[34] = 0x0D;
 804ed88:	220d      	movs	r2, #13
 804ed8a:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
			flags_ble.tag = SET;
 804ed8e:	7823      	ldrb	r3, [r4, #0]
 804ed90:	f043 0302 	orr.w	r3, r3, #2
			flags_ble.tag = RESET;
 804ed94:	7023      	strb	r3, [r4, #0]
		flags_ble.spare0 = RESET;
 804ed96:	7823      	ldrb	r3, [r4, #0]
 804ed98:	f36f 13c7 	bfc	r3, #7, #1
 804ed9c:	7023      	strb	r3, [r4, #0]
	if(flags_ble.confirm == SET )
 804ed9e:	7823      	ldrb	r3, [r4, #0]
 804eda0:	0758      	lsls	r0, r3, #29
 804eda2:	d506      	bpl.n	804edb2 <main+0x166>
		number_earrings++;
 804eda4:	4973      	ldr	r1, [pc, #460]	; (804ef74 <main+0x328>)
 804eda6:	680a      	ldr	r2, [r1, #0]
		flags_ble.confirm = RESET;
 804eda8:	f36f 0382 	bfc	r3, #2, #1
		number_earrings++;
 804edac:	3201      	adds	r2, #1
 804edae:	600a      	str	r2, [r1, #0]
		flags_ble.confirm = RESET;
 804edb0:	7023      	strb	r3, [r4, #0]
		if (flags_ble.tag == SET) {
 804edb2:	7823      	ldrb	r3, [r4, #0]
 804edb4:	0799      	lsls	r1, r3, #30
 804edb6:	d506      	bpl.n	804edc6 <main+0x17a>
			HAL_UART_Transmit(&huart1, (uint8_t*) send_Tag_ble,	SIZE_EARRING_SEND, 1000);
 804edb8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 804edbc:	2223      	movs	r2, #35	; 0x23
 804edbe:	496e      	ldr	r1, [pc, #440]	; (804ef78 <main+0x32c>)
 804edc0:	4630      	mov	r0, r6
 804edc2:	f7f7 f953 	bl	804606c <HAL_UART_Transmit>
		if(flags_ble.rfid_send_cmd == SET)
 804edc6:	7823      	ldrb	r3, [r4, #0]
 804edc8:	065a      	lsls	r2, r3, #25
 804edca:	d509      	bpl.n	804ede0 <main+0x194>
			flags_ble.rfid_send_cmd = RESET;
 804edcc:	f36f 1386 	bfc	r3, #6, #1
			data_request_chafon(ANTENNA4);
 804edd0:	2083      	movs	r0, #131	; 0x83
			flags_ble.rfid_send_cmd = RESET;
 804edd2:	7023      	strb	r3, [r4, #0]
			data_request_chafon(ANTENNA4);
 804edd4:	f7f2 fa22 	bl	804121c <data_request_chafon>
			flags_ble.spare0 = SET;
 804edd8:	7823      	ldrb	r3, [r4, #0]
 804edda:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 804edde:	7023      	strb	r3, [r4, #0]
	if (flag_send_timeout == SET)
 804ede0:	4b66      	ldr	r3, [pc, #408]	; (804ef7c <main+0x330>)
 804ede2:	4d67      	ldr	r5, [pc, #412]	; (804ef80 <main+0x334>)
 804ede4:	781a      	ldrb	r2, [r3, #0]
 804ede6:	2a01      	cmp	r2, #1
 804ede8:	d130      	bne.n	804ee4c <main+0x200>
		flag_send_timeout = RESET;
 804edea:	f04f 0a00 	mov.w	sl, #0
 804edee:	f883 a000 	strb.w	sl, [r3]
		if (AppProcessRequest == LORA_SET)
 804edf2:	7f2b      	ldrb	r3, [r5, #28]
 804edf4:	2b01      	cmp	r3, #1
 804edf6:	d129      	bne.n	804ee4c <main+0x200>
			if(flag_send_to_lora > 0 ){
 804edf8:	7f6b      	ldrb	r3, [r5, #29]
			AppProcessRequest = LORA_RESET;
 804edfa:	f885 a01c 	strb.w	sl, [r5, #28]
			if(flag_send_to_lora > 0 ){
 804edfe:	b32b      	cbz	r3, 804ee4c <main+0x200>
				flag_send_to_lora--;
 804ee00:	3b01      	subs	r3, #1
 804ee02:	776b      	strb	r3, [r5, #29]
	if (LORA_JoinStatus() != LORA_SET)
 804ee04:	f7fe fc5c 	bl	804d6c0 <LORA_JoinStatus>
 804ee08:	2801      	cmp	r0, #1
 804ee0a:	f8df 91b0 	ldr.w	r9, [pc, #432]	; 804efbc <main+0x370>
 804ee0e:	d02a      	beq.n	804ee66 <main+0x21a>
		LORA_Join();
 804ee10:	f7fe fbd2 	bl	804d5b8 <LORA_Join>
	delayed_store_flag++; 	// Contagem de TAGs atrasadas ao envio
 804ee14:	f8d9 1000 	ldr.w	r1, [r9]
	PRINT_SD_CARD(PRINTF("===> Escrita no cartao. Count = %d\r\n", delayed_store_flag);)
 804ee18:	485a      	ldr	r0, [pc, #360]	; (804ef84 <main+0x338>)
		flag_lora_joined = RESET;
 804ee1a:	f885 a01e 	strb.w	sl, [r5, #30]
	delayed_store_flag++; 	// Contagem de TAGs atrasadas ao envio
 804ee1e:	3101      	adds	r1, #1
 804ee20:	f8c9 1000 	str.w	r1, [r9]
	PRINT_SD_CARD(PRINTF("===> Escrita no cartao. Count = %d\r\n", delayed_store_flag);)
 804ee24:	f7fe ffba 	bl	804dd9c <TraceSend>
	f_write(&SDFile, store_TAG[last_TAG].N_TAG, sizeof(store_TAG[last_TAG].N_TAG), (void *)&byteswritten);
 804ee28:	4b57      	ldr	r3, [pc, #348]	; (804ef88 <main+0x33c>)
 804ee2a:	4858      	ldr	r0, [pc, #352]	; (804ef8c <main+0x340>)
 804ee2c:	6819      	ldr	r1, [r3, #0]
 804ee2e:	4b58      	ldr	r3, [pc, #352]	; (804ef90 <main+0x344>)
 804ee30:	f04f 0c3c 	mov.w	ip, #60	; 0x3c
 804ee34:	fb0c 0101 	mla	r1, ip, r1, r0
 804ee38:	2224      	movs	r2, #36	; 0x24
 804ee3a:	4856      	ldr	r0, [pc, #344]	; (804ef94 <main+0x348>)
 804ee3c:	f7f8 fcbd 	bl	80477ba <f_write>
	f_close(&SDFile);
 804ee40:	4854      	ldr	r0, [pc, #336]	; (804ef94 <main+0x348>)
 804ee42:	f7f8 fdd9 	bl	80479f8 <f_close>
				PRINTF("\n Envio pelo tempo configurado \n");
 804ee46:	4854      	ldr	r0, [pc, #336]	; (804ef98 <main+0x34c>)
 804ee48:	f7fe ffa8 	bl	804dd9c <TraceSend>
    if (LoraMacProcessRequest == LORA_SET)
 804ee4c:	782b      	ldrb	r3, [r5, #0]
 804ee4e:	2b01      	cmp	r3, #1
 804ee50:	f47f af43 	bne.w	804ecda <main+0x8e>
      LoraMacProcessRequest = LORA_RESET;
 804ee54:	2300      	movs	r3, #0
 804ee56:	702b      	strb	r3, [r5, #0]
      LoRaMacProcess();
 804ee58:	f7fa fd88 	bl	804996c <LoRaMacProcess>
 804ee5c:	e73d      	b.n	804ecda <main+0x8e>
			flags_ble.tag = RESET;
 804ee5e:	7823      	ldrb	r3, [r4, #0]
 804ee60:	f360 0341 	bfi	r3, r0, #1, #1
 804ee64:	e796      	b.n	804ed94 <main+0x148>
	if (delayed_store_flag > 0){
 804ee66:	f8d9 3000 	ldr.w	r3, [r9]
 804ee6a:	2b00      	cmp	r3, #0
 804ee6c:	dd1c      	ble.n	804eea8 <main+0x25c>
		delayed_store_flag--;
 804ee6e:	3b01      	subs	r3, #1
 804ee70:	f8c9 3000 	str.w	r3, [r9]
	f_gets(buffer_tag, bytesread, &SDFile);
 804ee74:	4b49      	ldr	r3, [pc, #292]	; (804ef9c <main+0x350>)
 804ee76:	4a47      	ldr	r2, [pc, #284]	; (804ef94 <main+0x348>)
 804ee78:	6819      	ldr	r1, [r3, #0]
 804ee7a:	4849      	ldr	r0, [pc, #292]	; (804efa0 <main+0x354>)
 804ee7c:	f7f8 fdcd 	bl	8047a1a <f_gets>
	memcpy(tag_to_lora.N_TAG, buffer_tag, sizeof(buffer_tag));
 804ee80:	4b47      	ldr	r3, [pc, #284]	; (804efa0 <main+0x354>)
 804ee82:	4a48      	ldr	r2, [pc, #288]	; (804efa4 <main+0x358>)
 804ee84:	f103 0130 	add.w	r1, r3, #48	; 0x30
 804ee88:	f853 0b04 	ldr.w	r0, [r3], #4
 804ee8c:	f842 0b04 	str.w	r0, [r2], #4
 804ee90:	428b      	cmp	r3, r1
 804ee92:	d1f9      	bne.n	804ee88 <main+0x23c>
 804ee94:	881b      	ldrh	r3, [r3, #0]
 804ee96:	8013      	strh	r3, [r2, #0]
	delayed_store_flag--;
 804ee98:	f8d9 1000 	ldr.w	r1, [r9]
	PRINT_SD_CARD(PRINTF("===> Removida do carto. Count = %d\r\n", delayed_store_flag);)
 804ee9c:	4842      	ldr	r0, [pc, #264]	; (804efa8 <main+0x35c>)
	delayed_store_flag--;
 804ee9e:	3901      	subs	r1, #1
 804eea0:	f8c9 1000 	str.w	r1, [r9]
	PRINT_SD_CARD(PRINTF("===> Removida do carto. Count = %d\r\n", delayed_store_flag);)
 804eea4:	f7fe ff7a 	bl	804dd9c <TraceSend>
	flag_lora_joined = SET;
 804eea8:	2301      	movs	r3, #1
	AppData.BuffSize = sizeof(Model_TAG);
 804eeaa:	4a31      	ldr	r2, [pc, #196]	; (804ef70 <main+0x324>)
	flag_lora_joined = SET;
 804eeac:	77ab      	strb	r3, [r5, #30]
	AppData.BuffSize = sizeof(Model_TAG);
 804eeae:	f44f 730f 	mov.w	r3, #572	; 0x23c
 804eeb2:	8093      	strh	r3, [r2, #4]
	if(pack_position > 0){
 804eeb4:	7feb      	ldrb	r3, [r5, #31]
 804eeb6:	6812      	ldr	r2, [r2, #0]
 804eeb8:	b1f3      	cbz	r3, 804eef8 <main+0x2ac>
		memcpy(AppData.Buff, &pack_to_lora[--pack_position], sizeof(Model_TAG));
 804eeba:	3b01      	subs	r3, #1
 804eebc:	b2db      	uxtb	r3, r3
 804eebe:	493b      	ldr	r1, [pc, #236]	; (804efac <main+0x360>)
 804eec0:	77eb      	strb	r3, [r5, #31]
 804eec2:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
 804eec6:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 804eeca:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 804eece:	f853 0b04 	ldr.w	r0, [r3], #4
 804eed2:	f842 0b04 	str.w	r0, [r2], #4
 804eed6:	428b      	cmp	r3, r1
 804eed8:	d1f9      	bne.n	804eece <main+0x282>
	PRINTF("\n Pack_position = %d \n\r", pack_position);
 804eeda:	7fe9      	ldrb	r1, [r5, #31]
 804eedc:	4834      	ldr	r0, [pc, #208]	; (804efb0 <main+0x364>)
 804eede:	f7fe ff5d 	bl	804dd9c <TraceSend>
	HAL_TIM_Base_Stop_IT(&htim2);
 804eee2:	4834      	ldr	r0, [pc, #208]	; (804efb4 <main+0x368>)
 804eee4:	f7f6 fdb7 	bl	8045a56 <HAL_TIM_Base_Stop_IT>
	LORA_send(&AppData, LORAWAN_DEFAULT_CONFIRM_MSG_STATE);
 804eee8:	2100      	movs	r1, #0
 804eeea:	4821      	ldr	r0, [pc, #132]	; (804ef70 <main+0x324>)
 804eeec:	f7fe fbf8 	bl	804d6e0 <LORA_send>
	HAL_TIM_Base_Start_IT(&htim2);
 804eef0:	4830      	ldr	r0, [pc, #192]	; (804efb4 <main+0x368>)
 804eef2:	f7f6 fda0 	bl	8045a36 <HAL_TIM_Base_Start_IT>
 804eef6:	e7a6      	b.n	804ee46 <main+0x1fa>
		char none_msg[] = "1111111111";
 804eef8:	f8df c0c4 	ldr.w	ip, [pc, #196]	; 804efc0 <main+0x374>
 804eefc:	f8dc 0000 	ldr.w	r0, [ip]
 804ef00:	f8dc 1004 	ldr.w	r1, [ip, #4]
 804ef04:	f89c e00a 	ldrb.w	lr, [ip, #10]
		memcpy(AppData.Buff, &none_msg, sizeof(none_msg));
 804ef08:	f882 e00a 	strb.w	lr, [r2, #10]
		char none_msg[] = "1111111111";
 804ef0c:	ab03      	add	r3, sp, #12
 804ef0e:	c303      	stmia	r3!, {r0, r1}
 804ef10:	f8bc 1008 	ldrh.w	r1, [ip, #8]
 804ef14:	8019      	strh	r1, [r3, #0]
 804ef16:	f883 e002 	strb.w	lr, [r3, #2]
		memcpy(AppData.Buff, &none_msg, sizeof(none_msg));
 804ef1a:	f10d 0c0c 	add.w	ip, sp, #12
 804ef1e:	e8bc 0003 	ldmia.w	ip!, {r0, r1}
 804ef22:	881b      	ldrh	r3, [r3, #0]
 804ef24:	6010      	str	r0, [r2, #0]
 804ef26:	6051      	str	r1, [r2, #4]
 804ef28:	8113      	strh	r3, [r2, #8]
 804ef2a:	e7d6      	b.n	804eeda <main+0x28e>
 804ef2c:	2000e738 	.word	0x2000e738
 804ef30:	2000e831 	.word	0x2000e831
 804ef34:	2000f868 	.word	0x2000f868
 804ef38:	080529d0 	.word	0x080529d0
 804ef3c:	080529ea 	.word	0x080529ea
 804ef40:	20001519 	.word	0x20001519
 804ef44:	2000e73c 	.word	0x2000e73c
 804ef48:	08052a0d 	.word	0x08052a0d
 804ef4c:	20001258 	.word	0x20001258
 804ef50:	0804eb9d 	.word	0x0804eb9d
 804ef54:	2000e1a8 	.word	0x2000e1a8
 804ef58:	20009c74 	.word	0x20009c74
 804ef5c:	40004400 	.word	0x40004400
 804ef60:	2000e730 	.word	0x2000e730
 804ef64:	20010a0c 	.word	0x20010a0c
 804ef68:	20010dd4 	.word	0x20010dd4
 804ef6c:	20001286 	.word	0x20001286
 804ef70:	20001250 	.word	0x20001250
 804ef74:	2000100c 	.word	0x2000100c
 804ef78:	20001280 	.word	0x20001280
 804ef7c:	2000cd7c 	.word	0x2000cd7c
 804ef80:	2000e1a4 	.word	0x2000e1a4
 804ef84:	08052a30 	.word	0x08052a30
 804ef88:	20001068 	.word	0x20001068
 804ef8c:	20009c78 	.word	0x20009c78
 804ef90:	2000e72c 	.word	0x2000e72c
 804ef94:	2000e838 	.word	0x2000e838
 804ef98:	08052a94 	.word	0x08052a94
 804ef9c:	2000e734 	.word	0x2000e734
 804efa0:	20010da2 	.word	0x20010da2
 804efa4:	200109d0 	.word	0x200109d0
 804efa8:	08052a55 	.word	0x08052a55
 804efac:	20010b4a 	.word	0x20010b4a
 804efb0:	08052a7c 	.word	0x08052a7c
 804efb4:	20010950 	.word	0x20010950
 804efb8:	2000cb60 	.word	0x2000cb60
 804efbc:	20006d8c 	.word	0x20006d8c
 804efc0:	08052ab5 	.word	0x08052ab5

0804efc4 <MX_SDIO_SD_Init>:
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 804efc4:	4b05      	ldr	r3, [pc, #20]	; (804efdc <MX_SDIO_SD_Init+0x18>)
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 804efc6:	4906      	ldr	r1, [pc, #24]	; (804efe0 <MX_SDIO_SD_Init+0x1c>)
 804efc8:	2200      	movs	r2, #0
 804efca:	e9c3 1200 	strd	r1, r2, [r3]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 804efce:	e9c3 2202 	strd	r2, r2, [r3, #8]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 804efd2:	e9c3 2204 	strd	r2, r2, [r3, #16]
  hsd.Init.ClockDiv = 5;
 804efd6:	2205      	movs	r2, #5
 804efd8:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 804efda:	4770      	bx	lr
 804efdc:	20010ec4 	.word	0x20010ec4
 804efe0:	40012c00 	.word	0x40012c00

0804efe4 <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 804efe4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 804efe8:	4606      	mov	r6, r0
 804efea:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 804efec:	2214      	movs	r2, #20
 804efee:	2100      	movs	r1, #0
 804eff0:	a803      	add	r0, sp, #12
 804eff2:	f001 f893 	bl	805011c <memset>
  if(sdHandle->Instance==SDIO)
 804eff6:	6832      	ldr	r2, [r6, #0]
 804eff8:	4b4d      	ldr	r3, [pc, #308]	; (804f130 <HAL_SD_MspInit+0x14c>)
 804effa:	429a      	cmp	r2, r3
 804effc:	f040 8094 	bne.w	804f128 <HAL_SD_MspInit+0x144>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* SDIO clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 804f000:	f503 3386 	add.w	r3, r3, #68608	; 0x10c00
 804f004:	2500      	movs	r5, #0
 804f006:	9500      	str	r5, [sp, #0]
 804f008:	6c5a      	ldr	r2, [r3, #68]	; 0x44
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 804f00a:	484a      	ldr	r0, [pc, #296]	; (804f134 <HAL_SD_MspInit+0x150>)
    __HAL_RCC_SDIO_CLK_ENABLE();
 804f00c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 804f010:	645a      	str	r2, [r3, #68]	; 0x44
 804f012:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 804f014:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 804f018:	9200      	str	r2, [sp, #0]
 804f01a:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 804f01c:	9501      	str	r5, [sp, #4]
 804f01e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804f020:	f042 0204 	orr.w	r2, r2, #4
 804f024:	631a      	str	r2, [r3, #48]	; 0x30
 804f026:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804f028:	f002 0204 	and.w	r2, r2, #4
 804f02c:	9201      	str	r2, [sp, #4]
 804f02e:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 804f030:	9502      	str	r5, [sp, #8]
 804f032:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804f034:	f042 0208 	orr.w	r2, r2, #8
 804f038:	631a      	str	r2, [r3, #48]	; 0x30
 804f03a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804f03c:	f003 0308 	and.w	r3, r3, #8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 804f040:	240c      	movs	r4, #12
    __HAL_RCC_GPIOD_CLK_ENABLE();
 804f042:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 804f044:	f04f 0a02 	mov.w	sl, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 804f048:	f04f 0901 	mov.w	r9, #1
 804f04c:	2703      	movs	r7, #3
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 804f04e:	eb0d 0104 	add.w	r1, sp, r4
    __HAL_RCC_GPIOD_CLK_ENABLE();
 804f052:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 804f054:	9407      	str	r4, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 804f056:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 804f05a:	e9cd 3a03 	strd	r3, sl, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 804f05e:	e9cd 9705 	strd	r9, r7, [sp, #20]

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 804f062:	f04f 0804 	mov.w	r8, #4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 804f066:	f7f4 fe57 	bl	8043d18 <HAL_GPIO_Init>
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 804f06a:	eb0d 0104 	add.w	r1, sp, r4
 804f06e:	4832      	ldr	r0, [pc, #200]	; (804f138 <HAL_SD_MspInit+0x154>)
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 804f070:	9407      	str	r4, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 804f072:	e9cd 8a03 	strd	r8, sl, [sp, #12]

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 804f076:	4c31      	ldr	r4, [pc, #196]	; (804f13c <HAL_SD_MspInit+0x158>)
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 804f078:	e9cd 9705 	strd	r9, r7, [sp, #20]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 804f07c:	f7f4 fe4c 	bl	8043d18 <HAL_GPIO_Init>
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 804f080:	f8df e0c4 	ldr.w	lr, [pc, #196]	; 804f148 <HAL_SD_MspInit+0x164>
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 804f084:	62a7      	str	r7, [r4, #40]	; 0x28
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 804f086:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 804f08a:	e9c4 e300 	strd	lr, r3, [r4]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 804f08e:	f44f 6980 	mov.w	r9, #1024	; 0x400
 804f092:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 804f096:	e9c4 9304 	strd	r9, r3, [r4, #16]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 804f09a:	f44f 4a80 	mov.w	sl, #16384	; 0x4000
 804f09e:	2320      	movs	r3, #32
 804f0a0:	e9c4 a306 	strd	sl, r3, [r4, #24]
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 804f0a4:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 804f0a8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 804f0ac:	4620      	mov	r0, r4
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 804f0ae:	e9c4 5502 	strd	r5, r5, [r4, #8]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 804f0b2:	e9c4 5808 	strd	r5, r8, [r4, #32]
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 804f0b6:	e9c4 230b 	strd	r2, r3, [r4, #44]	; 0x2c
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 804f0ba:	f7f4 fac1 	bl	8043640 <HAL_DMA_Init>
 804f0be:	b108      	cbz	r0, 804f0c4 <HAL_SD_MspInit+0xe0>
    {
      Error_Handler();
 804f0c0:	f7fe ff70 	bl	804dfa4 <Error_Handler>

    __HAL_LINKDMA(sdHandle,hdmarx,hdma_sdio_rx);

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 804f0c4:	4a1e      	ldr	r2, [pc, #120]	; (804f140 <HAL_SD_MspInit+0x15c>)
    __HAL_LINKDMA(sdHandle,hdmarx,hdma_sdio_rx);
 804f0c6:	6434      	str	r4, [r6, #64]	; 0x40
 804f0c8:	63a6      	str	r6, [r4, #56]	; 0x38
    hdma_sdio_tx.Instance = DMA2_Stream6;
 804f0ca:	4c1e      	ldr	r4, [pc, #120]	; (804f144 <HAL_SD_MspInit+0x160>)
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 804f0cc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 804f0d0:	e9c4 2300 	strd	r2, r3, [r4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 804f0d4:	2140      	movs	r1, #64	; 0x40
 804f0d6:	2300      	movs	r3, #0
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 804f0d8:	f44f 6080 	mov.w	r0, #1024	; 0x400
 804f0dc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 804f0e0:	e9c4 1302 	strd	r1, r3, [r4, #8]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 804f0e4:	6223      	str	r3, [r4, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 804f0e6:	2704      	movs	r7, #4
 804f0e8:	2303      	movs	r3, #3
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 804f0ea:	e9c4 0204 	strd	r0, r2, [r4, #16]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 804f0ee:	f44f 4580 	mov.w	r5, #16384	; 0x4000
 804f0f2:	2220      	movs	r2, #32
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 804f0f4:	e9c4 7309 	strd	r7, r3, [r4, #36]	; 0x24
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 804f0f8:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 804f0fc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 804f100:	4620      	mov	r0, r4
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 804f102:	e9c4 5206 	strd	r5, r2, [r4, #24]
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 804f106:	e9c4 c30b 	strd	ip, r3, [r4, #44]	; 0x2c
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 804f10a:	f7f4 fa99 	bl	8043640 <HAL_DMA_Init>
 804f10e:	b108      	cbz	r0, 804f114 <HAL_SD_MspInit+0x130>
    {
      Error_Handler();
 804f110:	f7fe ff48 	bl	804dfa4 <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmatx,hdma_sdio_tx);

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 804f114:	2200      	movs	r2, #0
 804f116:	2031      	movs	r0, #49	; 0x31
    __HAL_LINKDMA(sdHandle,hdmatx,hdma_sdio_tx);
 804f118:	63f4      	str	r4, [r6, #60]	; 0x3c
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 804f11a:	4611      	mov	r1, r2
    __HAL_LINKDMA(sdHandle,hdmatx,hdma_sdio_tx);
 804f11c:	63a6      	str	r6, [r4, #56]	; 0x38
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 804f11e:	f7f4 fa01 	bl	8043524 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 804f122:	2031      	movs	r0, #49	; 0x31
 804f124:	f7f4 fa32 	bl	804358c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }
}
 804f128:	b008      	add	sp, #32
 804f12a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 804f12e:	bf00      	nop
 804f130:	40012c00 	.word	0x40012c00
 804f134:	40020800 	.word	0x40020800
 804f138:	40020c00 	.word	0x40020c00
 804f13c:	20010e04 	.word	0x20010e04
 804f140:	400264a0 	.word	0x400264a0
 804f144:	20010e64 	.word	0x20010e64
 804f148:	40026458 	.word	0x40026458

0804f14c <SFU_APP_InstallAtNextReset>:
  *         This function is used by the User Application to request a Firmware installation (at next reboot).
  * @param  fw_header FW header of the FW to be installed
  * @retval HAL_OK if successful, otherwise HAL_ERROR
  */
HAL_StatusTypeDef SFU_APP_InstallAtNextReset(uint8_t *fw_header)
{
 804f14c:	b513      	push	{r0, r1, r4, lr}
#if  !defined(SFU_NO_SWAP)
  if (fw_header == NULL)
 804f14e:	4604      	mov	r4, r0
 804f150:	b910      	cbnz	r0, 804f158 <SFU_APP_InstallAtNextReset+0xc>
  {
    return HAL_ERROR;
 804f152:	2001      	movs	r0, #1
  }
  return HAL_OK;
#else
  return HAL_OK;                   /* Nothing to do */
#endif /* !SFU_NO_SWAP */
}
 804f154:	b002      	add	sp, #8
 804f156:	bd10      	pop	{r4, pc}
  ret = FLASH_If_Erase_Size((void *) SlotStartAdd[SLOT_SWAP], SFU_IMG_IMAGE_OFFSET);
 804f158:	4b09      	ldr	r3, [pc, #36]	; (804f180 <SFU_APP_InstallAtNextReset+0x34>)
 804f15a:	69db      	ldr	r3, [r3, #28]
 804f15c:	9301      	str	r3, [sp, #4]
 804f15e:	f44f 7100 	mov.w	r1, #512	; 0x200
 804f162:	4618      	mov	r0, r3
 804f164:	f7fe ff92 	bl	804e08c <FLASH_If_Erase_Size>
  if (ret == HAL_OK)
 804f168:	2800      	cmp	r0, #0
 804f16a:	d1f2      	bne.n	804f152 <SFU_APP_InstallAtNextReset+0x6>
    ret = FLASH_If_Write((void *)SlotStartAdd[SLOT_SWAP], pfw_header, SE_FW_HEADER_TOT_LEN);
 804f16c:	f44f 72a0 	mov.w	r2, #320	; 0x140
 804f170:	4621      	mov	r1, r4
 804f172:	9801      	ldr	r0, [sp, #4]
 804f174:	f7fe ffba 	bl	804e0ec <FLASH_If_Write>
    return HAL_ERROR;
 804f178:	3000      	adds	r0, #0
 804f17a:	bf18      	it	ne
 804f17c:	2001      	movne	r0, #1
 804f17e:	e7e9      	b.n	804f154 <SFU_APP_InstallAtNextReset+0x8>
 804f180:	08051da0 	.word	0x08051da0

0804f184 <SFU_APP_GetDownloadAreaInfo>:
  * @retval HAL_OK if successful, otherwise HAL_ERROR
  */

void SFU_APP_GetDownloadAreaInfo(uint32_t DwlSlot, SFU_FwImageFlashTypeDef *pArea)
{
  pArea->DownloadAddr = SlotStartAdd[DwlSlot];
 804f184:	4b06      	ldr	r3, [pc, #24]	; (804f1a0 <SFU_APP_GetDownloadAreaInfo+0x1c>)
 804f186:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
  pArea->MaxSizeInBytes = (uint32_t)SLOT_SIZE(DwlSlot);
 804f18a:	4b06      	ldr	r3, [pc, #24]	; (804f1a4 <SFU_APP_GetDownloadAreaInfo+0x20>)
  pArea->DownloadAddr = SlotStartAdd[DwlSlot];
 804f18c:	604a      	str	r2, [r1, #4]
  pArea->MaxSizeInBytes = (uint32_t)SLOT_SIZE(DwlSlot);
 804f18e:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 804f192:	3301      	adds	r3, #1
 804f194:	1a9b      	subs	r3, r3, r2
 804f196:	600b      	str	r3, [r1, #0]
  pArea->ImageOffsetInBytes = SFU_IMG_IMAGE_OFFSET;
 804f198:	f44f 7300 	mov.w	r3, #512	; 0x200
 804f19c:	608b      	str	r3, [r1, #8]
}
 804f19e:	4770      	bx	lr
 804f1a0:	08051da0 	.word	0x08051da0
 804f1a4:	08051dc0 	.word	0x08051dc0

0804f1a8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 804f1a8:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 804f1aa:	2214      	movs	r2, #20
{
 804f1ac:	b08a      	sub	sp, #40	; 0x28
 804f1ae:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 804f1b0:	2100      	movs	r1, #0
 804f1b2:	eb0d 0002 	add.w	r0, sp, r2
 804f1b6:	f000 ffb1 	bl	805011c <memset>
  if(hadc->Instance==ADC1)
 804f1ba:	6823      	ldr	r3, [r4, #0]
 804f1bc:	4a1e      	ldr	r2, [pc, #120]	; (804f238 <HAL_ADC_MspInit+0x90>)
 804f1be:	4293      	cmp	r3, r2
 804f1c0:	d11f      	bne.n	804f202 <HAL_ADC_MspInit+0x5a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 804f1c2:	4b1e      	ldr	r3, [pc, #120]	; (804f23c <HAL_ADC_MspInit+0x94>)
 804f1c4:	2100      	movs	r1, #0
 804f1c6:	9101      	str	r1, [sp, #4]
 804f1c8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 804f1ca:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 804f1ce:	645a      	str	r2, [r3, #68]	; 0x44
 804f1d0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 804f1d2:	f402 7280 	and.w	r2, r2, #256	; 0x100
 804f1d6:	9201      	str	r2, [sp, #4]
 804f1d8:	9a01      	ldr	r2, [sp, #4]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 804f1da:	9102      	str	r1, [sp, #8]
 804f1dc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804f1de:	f042 0201 	orr.w	r2, r2, #1
 804f1e2:	631a      	str	r2, [r3, #48]	; 0x30
 804f1e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804f1e6:	f003 0301 	and.w	r3, r3, #1
 804f1ea:	9302      	str	r3, [sp, #8]
 804f1ec:	9b02      	ldr	r3, [sp, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 804f1ee:	2301      	movs	r3, #1

    __HAL_RCC_GPIOA_CLK_ENABLE();
    /**ADC2 GPIO Configuration
    PA7     ------> ADC2_IN7		// MIK
    */
	GPIO_InitStruct.Pin = BIRUTA_Pin;
 804f1f0:	9305      	str	r3, [sp, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	HAL_GPIO_Init(BIRUTA_GPIO_Port, &GPIO_InitStruct);
 804f1f2:	a905      	add	r1, sp, #20
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 804f1f4:	2303      	movs	r3, #3
	HAL_GPIO_Init(BIRUTA_GPIO_Port, &GPIO_InitStruct);
 804f1f6:	4812      	ldr	r0, [pc, #72]	; (804f240 <HAL_ADC_MspInit+0x98>)
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 804f1f8:	9306      	str	r3, [sp, #24]
	HAL_GPIO_Init(BIRUTA_GPIO_Port, &GPIO_InitStruct);
 804f1fa:	f7f4 fd8d 	bl	8043d18 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 804f1fe:	b00a      	add	sp, #40	; 0x28
 804f200:	bd10      	pop	{r4, pc}
  else if(hadc->Instance==ADC2)
 804f202:	4a10      	ldr	r2, [pc, #64]	; (804f244 <HAL_ADC_MspInit+0x9c>)
 804f204:	4293      	cmp	r3, r2
 804f206:	d1fa      	bne.n	804f1fe <HAL_ADC_MspInit+0x56>
    __HAL_RCC_ADC2_CLK_ENABLE();
 804f208:	4b0c      	ldr	r3, [pc, #48]	; (804f23c <HAL_ADC_MspInit+0x94>)
 804f20a:	2100      	movs	r1, #0
 804f20c:	9103      	str	r1, [sp, #12]
 804f20e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 804f210:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 804f214:	645a      	str	r2, [r3, #68]	; 0x44
 804f216:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 804f218:	f402 7200 	and.w	r2, r2, #512	; 0x200
 804f21c:	9203      	str	r2, [sp, #12]
 804f21e:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 804f220:	9104      	str	r1, [sp, #16]
 804f222:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804f224:	f042 0201 	orr.w	r2, r2, #1
 804f228:	631a      	str	r2, [r3, #48]	; 0x30
 804f22a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804f22c:	f003 0301 	and.w	r3, r3, #1
 804f230:	9304      	str	r3, [sp, #16]
 804f232:	9b04      	ldr	r3, [sp, #16]
	GPIO_InitStruct.Pin = BIRUTA_Pin;
 804f234:	2380      	movs	r3, #128	; 0x80
 804f236:	e7db      	b.n	804f1f0 <HAL_ADC_MspInit+0x48>
 804f238:	40012000 	.word	0x40012000
 804f23c:	40023800 	.word	0x40023800
 804f240:	40020000 	.word	0x40020000
 804f244:	40012100 	.word	0x40012100

0804f248 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 804f248:	b5f0      	push	{r4, r5, r6, r7, lr}
 804f24a:	4604      	mov	r4, r0
 804f24c:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 804f24e:	2214      	movs	r2, #20
 804f250:	2100      	movs	r1, #0
 804f252:	a803      	add	r0, sp, #12
 804f254:	f000 ff62 	bl	805011c <memset>
  if(hspi->Instance==SPI2)
 804f258:	6822      	ldr	r2, [r4, #0]
 804f25a:	4b1f      	ldr	r3, [pc, #124]	; (804f2d8 <HAL_SPI_MspInit+0x90>)
 804f25c:	429a      	cmp	r2, r3
 804f25e:	d138      	bne.n	804f2d2 <HAL_SPI_MspInit+0x8a>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 804f260:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 804f264:	2400      	movs	r4, #0
 804f266:	9400      	str	r4, [sp, #0]
 804f268:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = LORA_MISO_Pin|LORA_MOSI_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 804f26a:	481c      	ldr	r0, [pc, #112]	; (804f2dc <HAL_SPI_MspInit+0x94>)
    __HAL_RCC_SPI2_CLK_ENABLE();
 804f26c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 804f270:	641a      	str	r2, [r3, #64]	; 0x40
 804f272:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 804f274:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 804f278:	9200      	str	r2, [sp, #0]
 804f27a:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 804f27c:	9401      	str	r4, [sp, #4]
 804f27e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804f280:	f042 0204 	orr.w	r2, r2, #4
 804f284:	631a      	str	r2, [r3, #48]	; 0x30
 804f286:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804f288:	f002 0204 	and.w	r2, r2, #4
 804f28c:	9201      	str	r2, [sp, #4]
 804f28e:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 804f290:	9402      	str	r4, [sp, #8]
 804f292:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804f294:	f042 0202 	orr.w	r2, r2, #2
 804f298:	631a      	str	r2, [r3, #48]	; 0x30
 804f29a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804f29c:	f003 0302 	and.w	r3, r3, #2
 804f2a0:	9302      	str	r3, [sp, #8]
 804f2a2:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 804f2a4:	230c      	movs	r3, #12
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 804f2a6:	eb0d 0103 	add.w	r1, sp, r3
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 804f2aa:	2702      	movs	r7, #2
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 804f2ac:	2603      	movs	r6, #3
 804f2ae:	2505      	movs	r5, #5
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 804f2b0:	e9cd 3703 	strd	r3, r7, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 804f2b4:	e9cd 6506 	strd	r6, r5, [sp, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 804f2b8:	f7f4 fd2e 	bl	8043d18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LORA_SCK_Pin;
 804f2bc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
    HAL_GPIO_Init(LORA_SCK_GPIO_Port, &GPIO_InitStruct);
 804f2c0:	a903      	add	r1, sp, #12
 804f2c2:	4807      	ldr	r0, [pc, #28]	; (804f2e0 <HAL_SPI_MspInit+0x98>)
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 804f2c4:	9507      	str	r5, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 804f2c6:	e9cd 3703 	strd	r3, r7, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 804f2ca:	e9cd 4605 	strd	r4, r6, [sp, #20]
    HAL_GPIO_Init(LORA_SCK_GPIO_Port, &GPIO_InitStruct);
 804f2ce:	f7f4 fd23 	bl	8043d18 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 804f2d2:	b009      	add	sp, #36	; 0x24
 804f2d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 804f2d6:	bf00      	nop
 804f2d8:	40003800 	.word	0x40003800
 804f2dc:	40020800 	.word	0x40020800
 804f2e0:	40020400 	.word	0x40020400

0804f2e4 <HAL_InitTick>:
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /* Return function status */
  return HAL_OK;
}
 804f2e4:	2000      	movs	r0, #0
 804f2e6:	4770      	bx	lr

0804f2e8 <HAL_Delay>:
  * @brief This function provides delay (in ms)
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
void HAL_Delay(__IO uint32_t Delay)
{
 804f2e8:	b082      	sub	sp, #8
 804f2ea:	9001      	str	r0, [sp, #4]
  HW_RTC_DelayMs(Delay);   /* based on RTC */
 804f2ec:	9801      	ldr	r0, [sp, #4]
}
 804f2ee:	b002      	add	sp, #8
  HW_RTC_DelayMs(Delay);   /* based on RTC */
 804f2f0:	f7ff ba2e 	b.w	804e750 <HW_RTC_DelayMs>

0804f2f4 <HAL_MspInit>:
/**
  * @brief  Initializes the MSP.
  * @retval None
  */
void HAL_MspInit(void)
{
 804f2f4:	b082      	sub	sp, #8
  /* Enable Power Clock */
  __HAL_RCC_PWR_CLK_ENABLE();
 804f2f6:	2300      	movs	r3, #0
 804f2f8:	9301      	str	r3, [sp, #4]
 804f2fa:	4b06      	ldr	r3, [pc, #24]	; (804f314 <HAL_MspInit+0x20>)
 804f2fc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 804f2fe:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 804f302:	641a      	str	r2, [r3, #64]	; 0x40
 804f304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 804f306:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 804f30a:	9301      	str	r3, [sp, #4]
 804f30c:	9b01      	ldr	r3, [sp, #4]

  HW_GpioInit();
}
 804f30e:	b002      	add	sp, #8
  HW_GpioInit();
 804f310:	f000 b890 	b.w	804f434 <HW_GpioInit>
 804f314:	40023800 	.word	0x40023800

0804f318 <HAL_RTC_MspInit>:
  *        order to modify the RTC Clock source, as consequence RTC registers (including
  *        the backup registers) and RCC_CSR register are set to their reset values.
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef *hrtc)
{
 804f318:	b500      	push	{lr}
 804f31a:	b091      	sub	sp, #68	; 0x44
	  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 804f31c:	222c      	movs	r2, #44	; 0x2c
 804f31e:	2100      	movs	r1, #0
 804f320:	a805      	add	r0, sp, #20
 804f322:	f000 fefb 	bl	805011c <memset>
	  RCC_PeriphCLKInitTypeDef  PeriphClkInitStruct = {0};
 804f326:	2210      	movs	r2, #16
 804f328:	2100      	movs	r1, #0
 804f32a:	4668      	mov	r0, sp
 804f32c:	f000 fef6 	bl	805011c <memset>

	  /*##-1- Configue the RTC clock soucre ######################################*/
	  /* -a- Enable LSE Oscillator */
	  RCC_OscInitStruct.OscillatorType =  RCC_OSCILLATORTYPE_LSI; //_LSE
 804f330:	2308      	movs	r3, #8
 804f332:	9304      	str	r3, [sp, #16]
	  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
	  RCC_OscInitStruct.LSIState = RCC_LSI_ON; //.LSEState = LSE_ON
	  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 804f334:	a804      	add	r0, sp, #16
	  RCC_OscInitStruct.LSIState = RCC_LSI_ON; //.LSEState = LSE_ON
 804f336:	2301      	movs	r3, #1
 804f338:	9309      	str	r3, [sp, #36]	; 0x24
	  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 804f33a:	f7f4 fe73 	bl	8044024 <HAL_RCC_OscConfig>
 804f33e:	b108      	cbz	r0, 804f344 <HAL_RTC_MspInit+0x2c>
	  {
	    Error_Handler();
 804f340:	f7fe fe30 	bl	804dfa4 <Error_Handler>
	  }

	  /* -b- Select LSI as RTC clock source */
	  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 804f344:	2302      	movs	r3, #2
 804f346:	9300      	str	r3, [sp, #0]
	  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;//LSE
	  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 804f348:	4668      	mov	r0, sp
	  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;//LSE
 804f34a:	f44f 7300 	mov.w	r3, #512	; 0x200
 804f34e:	9303      	str	r3, [sp, #12]
	  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 804f350:	f7f5 f8f6 	bl	8044540 <HAL_RCCEx_PeriphCLKConfig>
 804f354:	b108      	cbz	r0, 804f35a <HAL_RTC_MspInit+0x42>
	  {
	    Error_Handler();
 804f356:	f7fe fe25 	bl	804dfa4 <Error_Handler>
	  }

	  /*##-2- Enable the RTC peripheral Clock ####################################*/
	  /* Enable RTC Clock */
	  __HAL_RCC_RTC_ENABLE();//RTCCLK
 804f35a:	4b07      	ldr	r3, [pc, #28]	; (804f378 <HAL_RTC_MspInit+0x60>)
 804f35c:	2201      	movs	r2, #1
 804f35e:	601a      	str	r2, [r3, #0]

	  /*##-3- Configure the NVIC for RTC Alarm ###################################*/
	  HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0x0, 0);
 804f360:	2200      	movs	r2, #0
 804f362:	4611      	mov	r1, r2
 804f364:	2029      	movs	r0, #41	; 0x29
 804f366:	f7f4 f8dd 	bl	8043524 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 804f36a:	2029      	movs	r0, #41	; 0x29
 804f36c:	f7f4 f90e 	bl	804358c <HAL_NVIC_EnableIRQ>
}
 804f370:	b011      	add	sp, #68	; 0x44
 804f372:	f85d fb04 	ldr.w	pc, [sp], #4
 804f376:	bf00      	nop
 804f378:	42470e3c 	.word	0x42470e3c

0804f37c <HAL_RTC_AlarmAEventCallback>:
  * @param  hrtc: RTC handle
  * @retval None
  */
void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
  TimerIrqHandler();
 804f37c:	f7fe bc48 	b.w	804dc10 <TimerIrqHandler>

0804f380 <HAL_GPIO_EXTI_Callback>:
  * @param  GPIO_Pin: Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
	HW_GPIO_IrqHandler(GPIO_Pin);
 804f380:	f7ff b862 	b.w	804e448 <HW_GPIO_IrqHandler>

0804f384 <MSP_GetIRQn>:
  * @param  GPIO_Pin: Specifies the pins connected to the EXTI line.
  * @retval IRQ number
  */
IRQn_Type MSP_GetIRQn(uint16_t GPIO_Pin)
{
  switch (GPIO_Pin)
 804f384:	2810      	cmp	r0, #16
 804f386:	d020      	beq.n	804f3ca <MSP_GetIRQn+0x46>
 804f388:	d80c      	bhi.n	804f3a4 <MSP_GetIRQn+0x20>
 804f38a:	2802      	cmp	r0, #2
 804f38c:	d019      	beq.n	804f3c2 <MSP_GetIRQn+0x3e>
 804f38e:	d803      	bhi.n	804f398 <MSP_GetIRQn+0x14>
 804f390:	2801      	cmp	r0, #1
 804f392:	d01c      	beq.n	804f3ce <MSP_GetIRQn+0x4a>
    case GPIO_PIN_12:
    case GPIO_PIN_13:
    case GPIO_PIN_14:
    case GPIO_PIN_15:
    default:
      return EXTI15_10_IRQn;
 804f394:	2028      	movs	r0, #40	; 0x28
 804f396:	4770      	bx	lr
  switch (GPIO_Pin)
 804f398:	2804      	cmp	r0, #4
 804f39a:	d014      	beq.n	804f3c6 <MSP_GetIRQn+0x42>
 804f39c:	2808      	cmp	r0, #8
 804f39e:	d1f9      	bne.n	804f394 <MSP_GetIRQn+0x10>
      return EXTI3_IRQn;
 804f3a0:	2009      	movs	r0, #9
 804f3a2:	4770      	bx	lr
  switch (GPIO_Pin)
 804f3a4:	2880      	cmp	r0, #128	; 0x80
 804f3a6:	d004      	beq.n	804f3b2 <MSP_GetIRQn+0x2e>
 804f3a8:	d805      	bhi.n	804f3b6 <MSP_GetIRQn+0x32>
 804f3aa:	2820      	cmp	r0, #32
 804f3ac:	d001      	beq.n	804f3b2 <MSP_GetIRQn+0x2e>
 804f3ae:	2840      	cmp	r0, #64	; 0x40
 804f3b0:	d1f0      	bne.n	804f394 <MSP_GetIRQn+0x10>
      return EXTI9_5_IRQn;
 804f3b2:	2017      	movs	r0, #23
 804f3b4:	4770      	bx	lr
  switch (GPIO_Pin)
 804f3b6:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
 804f3ba:	d0fa      	beq.n	804f3b2 <MSP_GetIRQn+0x2e>
 804f3bc:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 804f3c0:	e7f6      	b.n	804f3b0 <MSP_GetIRQn+0x2c>
      return EXTI1_IRQn;
 804f3c2:	2007      	movs	r0, #7
 804f3c4:	4770      	bx	lr
      return EXTI2_IRQn;
 804f3c6:	2008      	movs	r0, #8
 804f3c8:	4770      	bx	lr
      return EXTI4_IRQn;
 804f3ca:	200a      	movs	r0, #10
 804f3cc:	4770      	bx	lr
      return EXTI0_IRQn;
 804f3ce:	2006      	movs	r0, #6
  }
}
 804f3d0:	4770      	bx	lr
	...

0804f3d4 <HW_Init>:
  * @brief This function initializes the hardware
  * @param None
  * @retval None
  */
void HW_Init(void)
{
 804f3d4:	b510      	push	{r4, lr}
  if (McuInitialized == false)
 804f3d6:	4c12      	ldr	r4, [pc, #72]	; (804f420 <HW_Init+0x4c>)
 804f3d8:	7823      	ldrb	r3, [r4, #0]
 804f3da:	bb03      	cbnz	r3, 804f41e <HW_Init+0x4a>
    NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x3000);
#endif

    //HW_AdcInit();

    Radio.IoInit();
 804f3dc:	4b11      	ldr	r3, [pc, #68]	; (804f424 <HW_Init+0x50>)
 804f3de:	681b      	ldr	r3, [r3, #0]
 804f3e0:	4798      	blx	r3

    HW_SPI_Init();
 804f3e2:	f7ff faa3 	bl	804e92c <HW_SPI_Init>

    HW_RTC_Init();
 804f3e6:	f7ff f9d3 	bl	804e790 <HW_RTC_Init>

//    HW_I2C1_Init();

    TraceInit();
 804f3ea:	f7fe fcc5 	bl	804dd78 <TraceInit>

    //BSP_sensor_Init();

    Ble_Init_GPIO();
 804f3ee:	f7f2 f899 	bl	8041524 <Ble_Init_GPIO>
    //COM_Init();
    MX_USART1_UART_Init();
 804f3f2:	f7f2 f85f 	bl	80414b4 <MX_USART1_UART_Init>
    MX_USART2_UART_Init();
 804f3f6:	f7f2 f879 	bl	80414ec <MX_USART2_UART_Init>
	MX_TIM3_Init();
 804f3fa:	f7ff fb21 	bl	804ea40 <MX_TIM3_Init>
    MX_TIM2_Init();
 804f3fe:	f7ff faeb 	bl	804e9d8 <MX_TIM2_Init>

    MX_SDIO_SD_Init();
 804f402:	f7ff fddf 	bl	804efc4 <MX_SDIO_SD_Init>
    MX_FATFS_Init();
 804f406:	f7f3 fd61 	bl	8042ecc <MX_FATFS_Init>

    // Inicializao da Base do timer
    HAL_TIM_Base_Start_IT(&htim3);
 804f40a:	4807      	ldr	r0, [pc, #28]	; (804f428 <HW_Init+0x54>)
 804f40c:	f7f6 fb13 	bl	8045a36 <HAL_TIM_Base_Start_IT>
    //__HAL_UART_ENABLE_IT(&huart1, UART_IT_RXNE);		// Habilita receber interrupes da UART com Bluetooth
    //__HAL_UART_ENABLE_IT(&huart2, UART_IT_RXNE);		// Habilita receber interrupes da UART com RFID
    HAL_UART_Receive_IT(&huart1, rx_byte_uart1, 1);
 804f410:	2201      	movs	r2, #1
 804f412:	4906      	ldr	r1, [pc, #24]	; (804f42c <HW_Init+0x58>)
 804f414:	4806      	ldr	r0, [pc, #24]	; (804f430 <HW_Init+0x5c>)
 804f416:	f7f6 fee7 	bl	80461e8 <HAL_UART_Receive_IT>
   // HAL_UART_Receive_IT(&huart2, rx_byte_uart2, 1);
    McuInitialized = true;
 804f41a:	2301      	movs	r3, #1
 804f41c:	7023      	strb	r3, [r4, #0]
  }
}
 804f41e:	bd10      	pop	{r4, pc}
 804f420:	2000e202 	.word	0x2000e202
 804f424:	080518f8 	.word	0x080518f8
 804f428:	20010910 	.word	0x20010910
 804f42c:	2000e730 	.word	0x2000e730
 804f430:	2000e73c 	.word	0x2000e73c

0804f434 <HW_GpioInit>:
  vcom_IoDeInit();
}


void HW_GpioInit(void)
{
 804f434:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 804f438:	b08c      	sub	sp, #48	; 0x30
	 GPIO_InitTypeDef GPIO_InitStruct = {0};

	  /* GPIO Ports Clock Enable */
	  __HAL_RCC_GPIOE_CLK_ENABLE();
 804f43a:	4c59      	ldr	r4, [pc, #356]	; (804f5a0 <HW_GpioInit+0x16c>)
	  __HAL_RCC_GPIOA_CLK_ENABLE();
	  __HAL_RCC_GPIOB_CLK_ENABLE();
	  __HAL_RCC_GPIOD_CLK_ENABLE();

	  /*Configure GPIO pin Output Level */
	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_6, GPIO_PIN_RESET);
 804f43c:	4f59      	ldr	r7, [pc, #356]	; (804f5a4 <HW_GpioInit+0x170>)

	  /*Configure GPIO pin Output Level */
	  HAL_GPIO_WritePin(LORA_RESET_GPIO_Port, LORA_RESET_Pin, GPIO_PIN_RESET);
 804f43e:	f8df 8168 	ldr.w	r8, [pc, #360]	; 804f5a8 <HW_GpioInit+0x174>
	  /*Configure GPIO pin Output Level */
	  //HAL_GPIO_WritePin(GPIOB, LED_PLUVIOMETRO_Pin|LED_ANEMOMETRO_Pin, GPIO_PIN_RESET);

	  /*Configure GPIO pin : USER_BUTTON_Pin */
	  GPIO_InitStruct.Pin = USER_BUTTON_Pin;
	  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 804f442:	f8df 9168 	ldr.w	r9, [pc, #360]	; 804f5ac <HW_GpioInit+0x178>
	  __HAL_RCC_GPIOE_CLK_ENABLE();
 804f446:	2500      	movs	r5, #0
	 GPIO_InitTypeDef GPIO_InitStruct = {0};
 804f448:	2214      	movs	r2, #20
 804f44a:	2100      	movs	r1, #0
 804f44c:	a807      	add	r0, sp, #28
 804f44e:	f000 fe65 	bl	805011c <memset>
	  __HAL_RCC_GPIOE_CLK_ENABLE();
 804f452:	9500      	str	r5, [sp, #0]
 804f454:	6b23      	ldr	r3, [r4, #48]	; 0x30
 804f456:	f043 0310 	orr.w	r3, r3, #16
 804f45a:	6323      	str	r3, [r4, #48]	; 0x30
 804f45c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 804f45e:	f003 0310 	and.w	r3, r3, #16
 804f462:	9300      	str	r3, [sp, #0]
 804f464:	9b00      	ldr	r3, [sp, #0]
	  __HAL_RCC_GPIOC_CLK_ENABLE();
 804f466:	9501      	str	r5, [sp, #4]
 804f468:	6b23      	ldr	r3, [r4, #48]	; 0x30
 804f46a:	f043 0304 	orr.w	r3, r3, #4
 804f46e:	6323      	str	r3, [r4, #48]	; 0x30
 804f470:	6b23      	ldr	r3, [r4, #48]	; 0x30
 804f472:	f003 0304 	and.w	r3, r3, #4
 804f476:	9301      	str	r3, [sp, #4]
 804f478:	9b01      	ldr	r3, [sp, #4]
	  __HAL_RCC_GPIOH_CLK_ENABLE();
 804f47a:	9502      	str	r5, [sp, #8]
 804f47c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 804f47e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 804f482:	6323      	str	r3, [r4, #48]	; 0x30
 804f484:	6b23      	ldr	r3, [r4, #48]	; 0x30
 804f486:	f003 0380 	and.w	r3, r3, #128	; 0x80
 804f48a:	9302      	str	r3, [sp, #8]
 804f48c:	9b02      	ldr	r3, [sp, #8]
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 804f48e:	9503      	str	r5, [sp, #12]
 804f490:	6b23      	ldr	r3, [r4, #48]	; 0x30
 804f492:	f043 0301 	orr.w	r3, r3, #1
 804f496:	6323      	str	r3, [r4, #48]	; 0x30
 804f498:	6b23      	ldr	r3, [r4, #48]	; 0x30
 804f49a:	f003 0301 	and.w	r3, r3, #1
 804f49e:	9303      	str	r3, [sp, #12]
 804f4a0:	9b03      	ldr	r3, [sp, #12]
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 804f4a2:	9504      	str	r5, [sp, #16]
 804f4a4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 804f4a6:	f043 0302 	orr.w	r3, r3, #2
 804f4aa:	6323      	str	r3, [r4, #48]	; 0x30
 804f4ac:	6b23      	ldr	r3, [r4, #48]	; 0x30
 804f4ae:	f003 0302 	and.w	r3, r3, #2
 804f4b2:	9304      	str	r3, [sp, #16]
 804f4b4:	9b04      	ldr	r3, [sp, #16]
	  __HAL_RCC_GPIOD_CLK_ENABLE();
 804f4b6:	9505      	str	r5, [sp, #20]
 804f4b8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 804f4ba:	f043 0308 	orr.w	r3, r3, #8
 804f4be:	6323      	str	r3, [r4, #48]	; 0x30
 804f4c0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 804f4c2:	f003 0308 	and.w	r3, r3, #8
 804f4c6:	9305      	str	r3, [sp, #20]
	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_6, GPIO_PIN_RESET);
 804f4c8:	462a      	mov	r2, r5
 804f4ca:	4638      	mov	r0, r7
 804f4cc:	2140      	movs	r1, #64	; 0x40
	  __HAL_RCC_GPIOD_CLK_ENABLE();
 804f4ce:	9b05      	ldr	r3, [sp, #20]
	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_6, GPIO_PIN_RESET);
 804f4d0:	f7f4 fd96 	bl	8044000 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(LORA_RESET_GPIO_Port, LORA_RESET_Pin, GPIO_PIN_RESET);
 804f4d4:	462a      	mov	r2, r5
 804f4d6:	4640      	mov	r0, r8
 804f4d8:	2101      	movs	r1, #1
 804f4da:	f7f4 fd91 	bl	8044000 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(MEM_WP_GPIO_Port, MEM_WP_Pin, GPIO_PIN_SET);
 804f4de:	2201      	movs	r2, #1
 804f4e0:	4640      	mov	r0, r8
 804f4e2:	f44f 7180 	mov.w	r1, #256	; 0x100
 804f4e6:	f7f4 fd8b 	bl	8044000 <HAL_GPIO_WritePin>
	  GPIO_InitStruct.Pull = GPIO_PULLUP;
 804f4ea:	2601      	movs	r6, #1
	  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 804f4ec:	2308      	movs	r3, #8
	  HAL_GPIO_Init(USER_BUTTON_GPIO_Port, &GPIO_InitStruct);
 804f4ee:	a907      	add	r1, sp, #28
 804f4f0:	4638      	mov	r0, r7
	  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 804f4f2:	e9cd 3907 	strd	r3, r9, [sp, #28]
//	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
//	  GPIO_InitStruct.Pull = GPIO_NOPULL;
//	  HAL_GPIO_Init(LORA_DIO5_GPIO_Port, &GPIO_InitStruct);

	  /*Configure GPIO pin : PtPin */
      GPIO_InitStruct.Pin = ANEMOMETRO_Pin;
 804f4f6:	f44f 4a80 	mov.w	sl, #16384	; 0x4000
	  GPIO_InitStruct.Pull = GPIO_PULLUP;
 804f4fa:	9609      	str	r6, [sp, #36]	; 0x24
	  HAL_GPIO_Init(USER_BUTTON_GPIO_Port, &GPIO_InitStruct);
 804f4fc:	f7f4 fc0c 	bl	8043d18 <HAL_GPIO_Init>
      GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
      GPIO_InitStruct.Pull = GPIO_PULLUP;
      HAL_GPIO_Init(ANEMOMETRO_GPIO_Port, &GPIO_InitStruct);
 804f500:	a907      	add	r1, sp, #28
 804f502:	4638      	mov	r0, r7
      GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 804f504:	e9cd a907 	strd	sl, r9, [sp, #28]
      GPIO_InitStruct.Pull = GPIO_PULLUP;
 804f508:	9609      	str	r6, [sp, #36]	; 0x24
      HAL_GPIO_Init(ANEMOMETRO_GPIO_Port, &GPIO_InitStruct);
 804f50a:	f7f4 fc05 	bl	8043d18 <HAL_GPIO_Init>

      /*Configure GPIO pin : PtPin */
      GPIO_InitStruct.Pin = PLUVIOMETRO_Pin;
 804f50e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
      GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 804f512:	e9cd 3907 	strd	r3, r9, [sp, #28]
      GPIO_InitStruct.Pull = GPIO_PULLDOWN;
      HAL_GPIO_Init(PLUVIOMETRO_GPIO_Port, &GPIO_InitStruct);
 804f516:	a907      	add	r1, sp, #28
      GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 804f518:	2302      	movs	r3, #2
      HAL_GPIO_Init(PLUVIOMETRO_GPIO_Port, &GPIO_InitStruct);
 804f51a:	4638      	mov	r0, r7
      GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 804f51c:	9309      	str	r3, [sp, #36]	; 0x24
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_SET);
 804f51e:	f5a7 6700 	sub.w	r7, r7, #2048	; 0x800
      HAL_GPIO_Init(PLUVIOMETRO_GPIO_Port, &GPIO_InitStruct);
 804f522:	f7f4 fbf9 	bl	8043d18 <HAL_GPIO_Init>
	  GPIO_InitStruct.Pin = LORA_RESET_Pin|MEM_WP_Pin;
 804f526:	f240 1301 	movw	r3, #257	; 0x101
	  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 804f52a:	a907      	add	r1, sp, #28
 804f52c:	4640      	mov	r0, r8
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 804f52e:	e9cd 3607 	strd	r3, r6, [sp, #28]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 804f532:	e9cd 5509 	strd	r5, r5, [sp, #36]	; 0x24
	  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 804f536:	f7f4 fbef 	bl	8043d18 <HAL_GPIO_Init>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_SET);
 804f53a:	4632      	mov	r2, r6
 804f53c:	4651      	mov	r1, sl
 804f53e:	4638      	mov	r0, r7
 804f540:	f7f4 fd5e 	bl	8044000 <HAL_GPIO_WritePin>

	  /*Configure GPIO pin : PtPin */
	  GPIO_InitStruct.Pin = SD_DET_CARD_Pin;
 804f544:	2380      	movs	r3, #128	; 0x80
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
	  GPIO_InitStruct.Pull = GPIO_PULLUP;
	  HAL_GPIO_Init(SD_DET_CARD_GPIO_Port, &GPIO_InitStruct);
 804f546:	a907      	add	r1, sp, #28
 804f548:	4638      	mov	r0, r7
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 804f54a:	e9cd 3507 	strd	r3, r5, [sp, #28]
	  GPIO_InitStruct.Pull = GPIO_PULLUP;
 804f54e:	9609      	str	r6, [sp, #36]	; 0x24
	  HAL_GPIO_Init(SD_DET_CARD_GPIO_Port, &GPIO_InitStruct);
 804f550:	f7f4 fbe2 	bl	8043d18 <HAL_GPIO_Init>

	  /* DMA controller clock enable */
	  __HAL_RCC_DMA2_CLK_ENABLE();
 804f554:	9506      	str	r5, [sp, #24]
 804f556:	6b23      	ldr	r3, [r4, #48]	; 0x30
 804f558:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 804f55c:	6323      	str	r3, [r4, #48]	; 0x30
 804f55e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 804f560:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000

	  /* DMA interrupt init */
	  /* DMA2_Stream3_IRQn interrupt configuration */
	  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 804f564:	462a      	mov	r2, r5
 804f566:	4629      	mov	r1, r5
	  __HAL_RCC_DMA2_CLK_ENABLE();
 804f568:	9306      	str	r3, [sp, #24]
	  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 804f56a:	203b      	movs	r0, #59	; 0x3b
	  __HAL_RCC_DMA2_CLK_ENABLE();
 804f56c:	9b06      	ldr	r3, [sp, #24]
	  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 804f56e:	f7f3 ffd9 	bl	8043524 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 804f572:	203b      	movs	r0, #59	; 0x3b
 804f574:	f7f4 f80a 	bl	804358c <HAL_NVIC_EnableIRQ>
	  /* DMA2_Stream6_IRQn interrupt configuration */
	  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 804f578:	462a      	mov	r2, r5
 804f57a:	4629      	mov	r1, r5
 804f57c:	2045      	movs	r0, #69	; 0x45
 804f57e:	f7f3 ffd1 	bl	8043524 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 804f582:	2045      	movs	r0, #69	; 0x45
 804f584:	f7f4 f802 	bl	804358c <HAL_NVIC_EnableIRQ>


	  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 804f588:	462a      	mov	r2, r5
 804f58a:	4629      	mov	r1, r5
 804f58c:	2028      	movs	r0, #40	; 0x28
 804f58e:	f7f3 ffc9 	bl	8043524 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 804f592:	2028      	movs	r0, #40	; 0x28
 804f594:	f7f3 fffa 	bl	804358c <HAL_NVIC_EnableIRQ>

}
 804f598:	b00c      	add	sp, #48	; 0x30
 804f59a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 804f59e:	bf00      	nop
 804f5a0:	40023800 	.word	0x40023800
 804f5a4:	40021000 	.word	0x40021000
 804f5a8:	40020400 	.word	0x40020400
 804f5ac:	10110000 	.word	0x10110000

0804f5b0 <SystemClock_Config>:
  */



void SystemClock_Config(void)
{
 804f5b0:	b530      	push	{r4, r5, lr}
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 804f5b2:	2400      	movs	r4, #0
{
 804f5b4:	b099      	sub	sp, #100	; 0x64
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = { 0 };
 804f5b6:	2510      	movs	r5, #16
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 804f5b8:	2214      	movs	r2, #20
 804f5ba:	4621      	mov	r1, r4
 804f5bc:	a807      	add	r0, sp, #28
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 804f5be:	e9cd 440d 	strd	r4, r4, [sp, #52]	; 0x34
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 804f5c2:	f000 fdab 	bl	805011c <memset>
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = { 0 };
 804f5c6:	462a      	mov	r2, r5
 804f5c8:	4621      	mov	r1, r4
 804f5ca:	a803      	add	r0, sp, #12
 804f5cc:	f000 fda6 	bl	805011c <memset>

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 804f5d0:	4b22      	ldr	r3, [pc, #136]	; (804f65c <SystemClock_Config+0xac>)
 804f5d2:	9401      	str	r4, [sp, #4]
 804f5d4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 804f5d6:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 804f5da:	641a      	str	r2, [r3, #64]	; 0x40
 804f5dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 804f5de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 804f5e2:	9301      	str	r3, [sp, #4]
 804f5e4:	9b01      	ldr	r3, [sp, #4]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 804f5e6:	4b1e      	ldr	r3, [pc, #120]	; (804f660 <SystemClock_Config+0xb0>)
 804f5e8:	9402      	str	r4, [sp, #8]
 804f5ea:	681a      	ldr	r2, [r3, #0]
 804f5ec:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 804f5f0:	601a      	str	r2, [r3, #0]
 804f5f2:	681b      	ldr	r3, [r3, #0]
	RCC_OscInitStruct.LSIState = RCC_LSI_ON;
	//RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;

	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
	RCC_OscInitStruct.PLL.PLLM = 16;
 804f5f4:	9514      	str	r5, [sp, #80]	; 0x50
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 804f5f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 804f5fa:	9302      	str	r3, [sp, #8]
 804f5fc:	9b02      	ldr	r3, [sp, #8]
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_LSI;
 804f5fe:	230a      	movs	r3, #10
 804f600:	930c      	str	r3, [sp, #48]	; 0x30
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 804f602:	2301      	movs	r3, #1
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 804f604:	e9cd 350f 	strd	r3, r5, [sp, #60]	; 0x3c
	RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 804f608:	9311      	str	r3, [sp, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLN = 192;
 804f60a:	22c0      	movs	r2, #192	; 0xc0
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 804f60c:	2302      	movs	r3, #2
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 804f60e:	e9cd 3412 	strd	r3, r4, [sp, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 804f612:	e9cd 2315 	strd	r2, r3, [sp, #84]	; 0x54
	RCC_OscInitStruct.PLL.PLLQ = 4;

	//RCC_OscInitStruct.LSEState = RCC_LSE_ON;
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 804f616:	a80c      	add	r0, sp, #48	; 0x30
	RCC_OscInitStruct.PLL.PLLQ = 4;
 804f618:	2304      	movs	r3, #4
 804f61a:	9317      	str	r3, [sp, #92]	; 0x5c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 804f61c:	f7f4 fd02 	bl	8044024 <HAL_RCC_OscConfig>
 804f620:	b108      	cbz	r0, 804f626 <SystemClock_Config+0x76>
		Error_Handler();
 804f622:	f7fe fcbf 	bl	804dfa4 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 804f626:	230f      	movs	r3, #15
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 804f628:	2100      	movs	r1, #0
 804f62a:	a807      	add	r0, sp, #28
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 804f62c:	e9cd 3407 	strd	r3, r4, [sp, #28]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 804f630:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 804f634:	940b      	str	r4, [sp, #44]	; 0x2c
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 804f636:	f7f4 fec9 	bl	80443cc <HAL_RCC_ClockConfig>
 804f63a:	b108      	cbz	r0, 804f640 <SystemClock_Config+0x90>
		Error_Handler();
 804f63c:	f7fe fcb2 	bl	804dfa4 <Error_Handler>
	}
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 804f640:	2302      	movs	r3, #2
 804f642:	9303      	str	r3, [sp, #12]
	PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;

	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
 804f644:	a803      	add	r0, sp, #12
	PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 804f646:	f44f 7300 	mov.w	r3, #512	; 0x200
 804f64a:	9306      	str	r3, [sp, #24]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
 804f64c:	f7f4 ff78 	bl	8044540 <HAL_RCCEx_PeriphCLKConfig>
 804f650:	b108      	cbz	r0, 804f656 <SystemClock_Config+0xa6>
		Error_Handler();
 804f652:	f7fe fca7 	bl	804dfa4 <Error_Handler>
	}

}
 804f656:	b019      	add	sp, #100	; 0x64
 804f658:	bd30      	pop	{r4, r5, pc}
 804f65a:	bf00      	nop
 804f65c:	40023800 	.word	0x40023800
 804f660:	40007000 	.word	0x40007000

0804f664 <HW_GetRandomSeed>:
  * @param None
  * @retval see
  */
uint32_t HW_GetRandomSeed(void)
{
  return ((*(uint32_t *)ID1) ^ (*(uint32_t *)ID2) ^ (*(uint32_t *)ID3));
 804f664:	4a03      	ldr	r2, [pc, #12]	; (804f674 <HW_GetRandomSeed+0x10>)
 804f666:	4b04      	ldr	r3, [pc, #16]	; (804f678 <HW_GetRandomSeed+0x14>)
 804f668:	6810      	ldr	r0, [r2, #0]
 804f66a:	681b      	ldr	r3, [r3, #0]
 804f66c:	4043      	eors	r3, r0
 804f66e:	6850      	ldr	r0, [r2, #4]
}
 804f670:	4058      	eors	r0, r3
 804f672:	4770      	bx	lr
 804f674:	1fff7594 	.word	0x1fff7594
 804f678:	1fff7590 	.word	0x1fff7590

0804f67c <HW_GetUniqueId>:
  * @param unique ID
  * @retval none
  */
void HW_GetUniqueId(uint8_t *id)
{
  id[7] = ((*(uint32_t *)ID1) + (*(uint32_t *)ID3)) >> 24;
 804f67c:	4910      	ldr	r1, [pc, #64]	; (804f6c0 <HW_GetUniqueId+0x44>)
 804f67e:	4a11      	ldr	r2, [pc, #68]	; (804f6c4 <HW_GetUniqueId+0x48>)
 804f680:	680b      	ldr	r3, [r1, #0]
{
 804f682:	b510      	push	{r4, lr}
  id[7] = ((*(uint32_t *)ID1) + (*(uint32_t *)ID3)) >> 24;
 804f684:	6814      	ldr	r4, [r2, #0]
 804f686:	4423      	add	r3, r4
 804f688:	0e1b      	lsrs	r3, r3, #24
 804f68a:	71c3      	strb	r3, [r0, #7]
  id[6] = ((*(uint32_t *)ID1) + (*(uint32_t *)ID3)) >> 16;
 804f68c:	6814      	ldr	r4, [r2, #0]
 804f68e:	680b      	ldr	r3, [r1, #0]
 804f690:	4423      	add	r3, r4
 804f692:	0c1b      	lsrs	r3, r3, #16
 804f694:	7183      	strb	r3, [r0, #6]
  id[5] = ((*(uint32_t *)ID1) + (*(uint32_t *)ID3)) >> 8;
 804f696:	6814      	ldr	r4, [r2, #0]
 804f698:	680b      	ldr	r3, [r1, #0]
 804f69a:	4423      	add	r3, r4
 804f69c:	0a1b      	lsrs	r3, r3, #8
 804f69e:	7143      	strb	r3, [r0, #5]
  id[4] = ((*(uint32_t *)ID1) + (*(uint32_t *)ID3));
 804f6a0:	6812      	ldr	r2, [r2, #0]
 804f6a2:	680b      	ldr	r3, [r1, #0]
 804f6a4:	4413      	add	r3, r2
 804f6a6:	7103      	strb	r3, [r0, #4]
  id[3] = ((*(uint32_t *)ID2)) >> 24;
 804f6a8:	4b07      	ldr	r3, [pc, #28]	; (804f6c8 <HW_GetUniqueId+0x4c>)
 804f6aa:	78da      	ldrb	r2, [r3, #3]
 804f6ac:	70c2      	strb	r2, [r0, #3]
  id[2] = ((*(uint32_t *)ID2)) >> 16;
 804f6ae:	885a      	ldrh	r2, [r3, #2]
 804f6b0:	7082      	strb	r2, [r0, #2]
  id[1] = ((*(uint32_t *)ID2)) >> 8;
 804f6b2:	681a      	ldr	r2, [r3, #0]
 804f6b4:	0a12      	lsrs	r2, r2, #8
 804f6b6:	7042      	strb	r2, [r0, #1]
  id[0] = ((*(uint32_t *)ID2));
 804f6b8:	681b      	ldr	r3, [r3, #0]
 804f6ba:	7003      	strb	r3, [r0, #0]
}
 804f6bc:	bd10      	pop	{r4, pc}
 804f6be:	bf00      	nop
 804f6c0:	1fff7590 	.word	0x1fff7590
 804f6c4:	1fff7598 	.word	0x1fff7598
 804f6c8:	1fff7594 	.word	0x1fff7594

0804f6cc <HW_AdcInit>:
  * @brief This function initializes the ADC
  * @param none
  * @retval none
  */
void HW_AdcInit(void)
{
 804f6cc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
//  ADC_MultiModeTypeDef multimode = {0};
  ADC_ChannelConfTypeDef sConfig = {0};
 804f6ce:	2210      	movs	r2, #16
 804f6d0:	2100      	movs	r1, #0
 804f6d2:	4668      	mov	r0, sp
 804f6d4:	f000 fd22 	bl	805011c <memset>
  if (AdcInitialized == false)
 804f6d8:	4a14      	ldr	r2, [pc, #80]	; (804f72c <HW_AdcInit+0x60>)
 804f6da:	7853      	ldrb	r3, [r2, #1]
 804f6dc:	bb1b      	cbnz	r3, 804f726 <HW_AdcInit+0x5a>
  {
    AdcInitialized = true;
 804f6de:	2401      	movs	r4, #1

	///////////////////////////////////////////////////////////////////////////

	  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	  */
	  hadc2.Instance = ADC2;
 804f6e0:	4813      	ldr	r0, [pc, #76]	; (804f730 <HW_AdcInit+0x64>)
    AdcInitialized = true;
 804f6e2:	7054      	strb	r4, [r2, #1]
	  hadc2.Instance = ADC2;
 804f6e4:	4a13      	ldr	r2, [pc, #76]	; (804f734 <HW_AdcInit+0x68>)
	  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
	  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 804f6e6:	6083      	str	r3, [r0, #8]
	  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 804f6e8:	e9c0 2300 	strd	r2, r3, [r0]
	  hadc2.Init.ScanConvMode = DISABLE;
	  hadc2.Init.ContinuousConvMode = DISABLE;
	  hadc2.Init.DiscontinuousConvMode = DISABLE;
	  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
	  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 804f6ec:	4a12      	ldr	r2, [pc, #72]	; (804f738 <HW_AdcInit+0x6c>)
	  hadc2.Init.ScanConvMode = DISABLE;
 804f6ee:	6103      	str	r3, [r0, #16]
	  hadc2.Init.ContinuousConvMode = DISABLE;
 804f6f0:	7603      	strb	r3, [r0, #24]
	  hadc2.Init.DiscontinuousConvMode = DISABLE;
 804f6f2:	f880 3020 	strb.w	r3, [r0, #32]
	  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 804f6f6:	62c3      	str	r3, [r0, #44]	; 0x2c
	  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 804f6f8:	6282      	str	r2, [r0, #40]	; 0x28
	  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 804f6fa:	60c3      	str	r3, [r0, #12]
	  hadc2.Init.NbrOfConversion = 1;
 804f6fc:	61c4      	str	r4, [r0, #28]
	  hadc2.Init.DMAContinuousRequests = DISABLE;
 804f6fe:	f880 3030 	strb.w	r3, [r0, #48]	; 0x30
	  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 804f702:	6144      	str	r4, [r0, #20]
	  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 804f704:	f7f3 fcfc 	bl	8043100 <HAL_ADC_Init>
 804f708:	b108      	cbz	r0, 804f70e <HW_AdcInit+0x42>
	  {
	    Error_Handler();
 804f70a:	f7fe fc4b 	bl	804dfa4 <Error_Handler>
	  }
	  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	  */
	  sConfig.Channel = ADC_CHANNEL_7;
 804f70e:	2307      	movs	r3, #7
	  sConfig.Rank = 1;
 804f710:	e9cd 3400 	strd	r3, r4, [sp]
	  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
	  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 804f714:	4669      	mov	r1, sp
	  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 804f716:	2300      	movs	r3, #0
	  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 804f718:	4805      	ldr	r0, [pc, #20]	; (804f730 <HW_AdcInit+0x64>)
	  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 804f71a:	9302      	str	r3, [sp, #8]
	  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 804f71c:	f7f3 fe60 	bl	80433e0 <HAL_ADC_ConfigChannel>
 804f720:	b108      	cbz	r0, 804f726 <HW_AdcInit+0x5a>
	  {
	    Error_Handler();
 804f722:	f7fe fc3f 	bl	804dfa4 <Error_Handler>
	  }

  }
}
 804f726:	b004      	add	sp, #16
 804f728:	bd10      	pop	{r4, pc}
 804f72a:	bf00      	nop
 804f72c:	2000e202 	.word	0x2000e202
 804f730:	20010f48 	.word	0x20010f48
 804f734:	40012100 	.word	0x40012100
 804f738:	0f000001 	.word	0x0f000001

0804f73c <HW_AdcReadChannel>:
  * @brief This function De-initializes the ADC
  * @param Channel
  * @retval Value
  */
uint16_t HW_AdcReadChannel(uint32_t Channel)
{
 804f73c:	b530      	push	{r4, r5, lr}
 804f73e:	b087      	sub	sp, #28

  ADC_ChannelConfTypeDef adcConf = {0};
 804f740:	2210      	movs	r2, #16
 804f742:	2100      	movs	r1, #0
{
 804f744:	4605      	mov	r5, r0
  ADC_ChannelConfTypeDef adcConf = {0};
 804f746:	a802      	add	r0, sp, #8
 804f748:	f000 fce8 	bl	805011c <memset>

  uint16_t adcData = 0;

  HW_AdcInit();
 804f74c:	f7ff ffbe 	bl	804f6cc <HW_AdcInit>

  if (AdcInitialized == true)
 804f750:	4b17      	ldr	r3, [pc, #92]	; (804f7b0 <HW_AdcReadChannel+0x74>)
 804f752:	7858      	ldrb	r0, [r3, #1]
 804f754:	b350      	cbz	r0, 804f7ac <HW_AdcReadChannel+0x70>
  {

    ADCCLK_ENABLE();
 804f756:	4c17      	ldr	r4, [pc, #92]	; (804f7b4 <HW_AdcReadChannel+0x78>)
 804f758:	2300      	movs	r3, #0
 804f75a:	9301      	str	r3, [sp, #4]
 804f75c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 804f75e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 804f762:	6463      	str	r3, [r4, #68]	; 0x44
 804f764:	6c63      	ldr	r3, [r4, #68]	; 0x44
    /*calibrate ADC if any calibraiton hardware*/
    //HAL_ADCEx_Calibration_Start(&hadc, ADC_EOC_SINGLE_CONV);

    /* configure adc channel */
    adcConf.SamplingTime = ADC_SAMPLETIME_56CYCLES;
    adcConf.Channel = Channel;
 804f766:	9502      	str	r5, [sp, #8]
    ADCCLK_ENABLE();
 804f768:	f403 7380 	and.w	r3, r3, #256	; 0x100
    adcConf.Rank = 1;
    HAL_ADC_ConfigChannel(&hadc, &adcConf);
 804f76c:	4d12      	ldr	r5, [pc, #72]	; (804f7b8 <HW_AdcReadChannel+0x7c>)
    ADCCLK_ENABLE();
 804f76e:	9301      	str	r3, [sp, #4]
 804f770:	9b01      	ldr	r3, [sp, #4]
    adcConf.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 804f772:	2303      	movs	r3, #3
    HAL_ADC_ConfigChannel(&hadc, &adcConf);
 804f774:	a902      	add	r1, sp, #8
    adcConf.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 804f776:	9304      	str	r3, [sp, #16]
    HAL_ADC_ConfigChannel(&hadc, &adcConf);
 804f778:	4628      	mov	r0, r5
    adcConf.Rank = 1;
 804f77a:	2301      	movs	r3, #1
 804f77c:	9303      	str	r3, [sp, #12]
    HAL_ADC_ConfigChannel(&hadc, &adcConf);
 804f77e:	f7f3 fe2f 	bl	80433e0 <HAL_ADC_ConfigChannel>

    /* Start the conversion process */
    HAL_ADC_Start(&hadc);
 804f782:	4628      	mov	r0, r5
 804f784:	f7f3 fd62 	bl	804324c <HAL_ADC_Start>

    /* Wait for the end of conversion */
    HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY);
 804f788:	f04f 31ff 	mov.w	r1, #4294967295
 804f78c:	4628      	mov	r0, r5
 804f78e:	f7f3 fdd3 	bl	8043338 <HAL_ADC_PollForConversion>

    /* Get the converted value of regular channel */
    adcData = HAL_ADC_GetValue(&hadc);
 804f792:	4628      	mov	r0, r5
 804f794:	f7f3 fe20 	bl	80433d8 <HAL_ADC_GetValue>
    __HAL_ADC_DISABLE(&hadc);
 804f798:	682a      	ldr	r2, [r5, #0]
 804f79a:	6893      	ldr	r3, [r2, #8]
 804f79c:	f023 0301 	bic.w	r3, r3, #1
 804f7a0:	6093      	str	r3, [r2, #8]
    //ADC_Disable(&hadc) ;

    ADCCLK_DISABLE();
 804f7a2:	6c63      	ldr	r3, [r4, #68]	; 0x44
 804f7a4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    adcData = HAL_ADC_GetValue(&hadc);
 804f7a8:	b280      	uxth	r0, r0
    ADCCLK_DISABLE();
 804f7aa:	6463      	str	r3, [r4, #68]	; 0x44
  }
  return adcData;
}
 804f7ac:	b007      	add	sp, #28
 804f7ae:	bd30      	pop	{r4, r5, pc}
 804f7b0:	2000e202 	.word	0x2000e202
 804f7b4:	40023800 	.word	0x40023800
 804f7b8:	20010f90 	.word	0x20010f90

0804f7bc <HW_GetTemperatureLevel>:
{
 804f7bc:	b510      	push	{r4, lr}
  measuredLevel = HW_AdcReadChannel(ADC_CHANNEL_VREFINT);
 804f7be:	2011      	movs	r0, #17
 804f7c0:	f7ff ffbc 	bl	804f73c <HW_AdcReadChannel>
  if (measuredLevel == 0)
 804f7c4:	b1e8      	cbz	r0, 804f802 <HW_GetTemperatureLevel+0x46>
    batteryLevelmV = (((uint32_t) VDDA_VREFINT_CAL * (*VREFINT_CAL)) / measuredLevel);
 804f7c6:	4b10      	ldr	r3, [pc, #64]	; (804f808 <HW_GetTemperatureLevel+0x4c>)
 804f7c8:	881b      	ldrh	r3, [r3, #0]
 804f7ca:	f640 34b8 	movw	r4, #3000	; 0xbb8
 804f7ce:	435c      	muls	r4, r3
 804f7d0:	fbb4 f4f0 	udiv	r4, r4, r0
  measuredLevel = HW_AdcReadChannel(ADC_CHANNEL_TEMPSENSOR);
 804f7d4:	2010      	movs	r0, #16
 804f7d6:	f7ff ffb1 	bl	804f73c <HW_AdcReadChannel>
  temperatureDegreeC = COMPUTE_TEMPERATURE(measuredLevel, batteryLevelmV);
 804f7da:	4b0c      	ldr	r3, [pc, #48]	; (804f80c <HW_GetTemperatureLevel+0x50>)
 804f7dc:	881a      	ldrh	r2, [r3, #0]
 804f7de:	3322      	adds	r3, #34	; 0x22
 804f7e0:	4360      	muls	r0, r4
 804f7e2:	881b      	ldrh	r3, [r3, #0]
 804f7e4:	f640 34b8 	movw	r4, #3000	; 0xbb8
 804f7e8:	fbb0 f0f4 	udiv	r0, r0, r4
 804f7ec:	2450      	movs	r4, #80	; 0x50
 804f7ee:	1a80      	subs	r0, r0, r2
 804f7f0:	4360      	muls	r0, r4
 804f7f2:	1a9b      	subs	r3, r3, r2
 804f7f4:	0200      	lsls	r0, r0, #8
 804f7f6:	fb90 f0f3 	sdiv	r0, r0, r3
 804f7fa:	f500 50f0 	add.w	r0, r0, #7680	; 0x1e00
}
 804f7fe:	b280      	uxth	r0, r0
 804f800:	bd10      	pop	{r4, pc}
    batteryLevelmV = 0;
 804f802:	4604      	mov	r4, r0
 804f804:	e7e6      	b.n	804f7d4 <HW_GetTemperatureLevel+0x18>
 804f806:	bf00      	nop
 804f808:	1fff75aa 	.word	0x1fff75aa
 804f80c:	1fff75a8 	.word	0x1fff75a8

0804f810 <HW_GetBatteryLevel>:
{
 804f810:	b508      	push	{r3, lr}
  measuredLevel = HW_AdcReadChannel(ADC_CHANNEL_VREFINT);
 804f812:	2011      	movs	r0, #17
 804f814:	f7ff ff92 	bl	804f73c <HW_AdcReadChannel>
  if (measuredLevel == 0)
 804f818:	b130      	cbz	r0, 804f828 <HW_GetBatteryLevel+0x18>
    batteryLevelmV = (((uint32_t) VDDA_VREFINT_CAL * (*VREFINT_CAL)) / measuredLevel);
 804f81a:	4b04      	ldr	r3, [pc, #16]	; (804f82c <HW_GetBatteryLevel+0x1c>)
 804f81c:	881a      	ldrh	r2, [r3, #0]
 804f81e:	f640 33b8 	movw	r3, #3000	; 0xbb8
 804f822:	4353      	muls	r3, r2
 804f824:	fbb3 f0f0 	udiv	r0, r3, r0
}
 804f828:	b280      	uxth	r0, r0
 804f82a:	bd08      	pop	{r3, pc}
 804f82c:	1fff75aa 	.word	0x1fff75aa

0804f830 <NMI_Handler>:
  * @retval None
  */

void NMI_Handler(void)
{
}
 804f830:	4770      	bx	lr

0804f832 <HardFault_Handler>:

void HardFault_Handler(void)
{
  while (1)
  {
    __NOP();
 804f832:	bf00      	nop
 804f834:	e7fd      	b.n	804f832 <HardFault_Handler>

0804f836 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 804f836:	e7fe      	b.n	804f836 <MemManage_Handler>

0804f838 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 804f838:	e7fe      	b.n	804f838 <BusFault_Handler>

0804f83a <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 804f83a:	e7fe      	b.n	804f83a <UsageFault_Handler>

0804f83c <SVC_Handler>:
 804f83c:	4770      	bx	lr

0804f83e <DebugMon_Handler>:
 804f83e:	4770      	bx	lr

0804f840 <PendSV_Handler>:
 804f840:	4770      	bx	lr

0804f842 <SysTick_Handler>:
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
  HAL_IncTick();
 804f842:	f7f3 bc4b 	b.w	80430dc <HAL_IncTick>
	...

0804f848 <TIM2_IRQHandler>:
}

void TIM2_IRQHandler(void)
{
	flags_ble.rfid_send_cmd = SET;
 804f848:	4a03      	ldr	r2, [pc, #12]	; (804f858 <TIM2_IRQHandler+0x10>)

	HAL_TIM_IRQHandler(&htim2);
 804f84a:	4804      	ldr	r0, [pc, #16]	; (804f85c <TIM2_IRQHandler+0x14>)
	flags_ble.rfid_send_cmd = SET;
 804f84c:	7813      	ldrb	r3, [r2, #0]
 804f84e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 804f852:	7013      	strb	r3, [r2, #0]
	HAL_TIM_IRQHandler(&htim2);
 804f854:	f7f6 b919 	b.w	8045a8a <HAL_TIM_IRQHandler>
 804f858:	2000e738 	.word	0x2000e738
 804f85c:	20010950 	.word	0x20010950

0804f860 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 804f860:	b510      	push	{r4, lr}
	/*
	 * 	Timer dispara a cada 100 ms e se tiver 10 contagens, sinaliza que
	 * 	o pino de estado se manteve em alta e conexo foi bem sucedida.
	 */

	ble_state = 1; //HAL_GPIO_ReadPin(BLE_STATE_GPIO_Port,BLE_STATE_Pin);
 804f862:	4b16      	ldr	r3, [pc, #88]	; (804f8bc <TIM3_IRQHandler+0x5c>)
 804f864:	4c16      	ldr	r4, [pc, #88]	; (804f8c0 <TIM3_IRQHandler+0x60>)
 804f866:	2201      	movs	r2, #1
 804f868:	701a      	strb	r2, [r3, #0]
	if (ble_state == 1)
	{
		if (++count_tim3 > 9)
 804f86a:	4a16      	ldr	r2, [pc, #88]	; (804f8c4 <TIM3_IRQHandler+0x64>)
 804f86c:	7813      	ldrb	r3, [r2, #0]
 804f86e:	3301      	adds	r3, #1
 804f870:	b2db      	uxtb	r3, r3
 804f872:	2b09      	cmp	r3, #9
 804f874:	7013      	strb	r3, [r2, #0]
 804f876:	d905      	bls.n	804f884 <TIM3_IRQHandler+0x24>
		{
			flags_ble.connection = SET;
 804f878:	7823      	ldrb	r3, [r4, #0]
 804f87a:	f043 0308 	orr.w	r3, r3, #8
 804f87e:	7023      	strb	r3, [r4, #0]
			count_tim3 = 0;
 804f880:	2300      	movs	r3, #0
 804f882:	7013      	strb	r3, [r2, #0]
		flags_ble.connection = RESET;
		count_tim3 = 0;
	}

//	// Para as requisies de TAG pois a conexo foi quebrada
	if(flags_ble.connection == RESET)
 804f884:	7823      	ldrb	r3, [r4, #0]
 804f886:	071a      	lsls	r2, r3, #28
 804f888:	d402      	bmi.n	804f890 <TIM3_IRQHandler+0x30>
	{
		HAL_TIM_Base_Stop_IT(&htim2);
 804f88a:	480f      	ldr	r0, [pc, #60]	; (804f8c8 <TIM3_IRQHandler+0x68>)
 804f88c:	f7f6 f8e3 	bl	8045a56 <HAL_TIM_Base_Stop_IT>
	}

	if(flags_ble.start == SET){
 804f890:	7823      	ldrb	r3, [r4, #0]
 804f892:	07db      	lsls	r3, r3, #31
 804f894:	d50a      	bpl.n	804f8ac <TIM3_IRQHandler+0x4c>
		if(count_send++ == 50)
 804f896:	4b0d      	ldr	r3, [pc, #52]	; (804f8cc <TIM3_IRQHandler+0x6c>)
 804f898:	681a      	ldr	r2, [r3, #0]
 804f89a:	1c51      	adds	r1, r2, #1
 804f89c:	2a32      	cmp	r2, #50	; 0x32
 804f89e:	6019      	str	r1, [r3, #0]
 804f8a0:	d104      	bne.n	804f8ac <TIM3_IRQHandler+0x4c>
		{
			flag_send_timeout = SET;
 804f8a2:	4a0b      	ldr	r2, [pc, #44]	; (804f8d0 <TIM3_IRQHandler+0x70>)
 804f8a4:	2101      	movs	r1, #1
 804f8a6:	7011      	strb	r1, [r2, #0]
			count_send = 0;
 804f8a8:	2200      	movs	r2, #0
 804f8aa:	601a      	str	r2, [r3, #0]
		}
	}


	HAL_NVIC_ClearPendingIRQ(TIM3_IRQn); // limpa flags de interrupo
 804f8ac:	201d      	movs	r0, #29
 804f8ae:	f7f3 fea1 	bl	80435f4 <HAL_NVIC_ClearPendingIRQ>

	HAL_TIM_IRQHandler(&htim3);
 804f8b2:	4808      	ldr	r0, [pc, #32]	; (804f8d4 <TIM3_IRQHandler+0x74>)

}
 804f8b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_TIM_IRQHandler(&htim3);
 804f8b8:	f7f6 b8e7 	b.w	8045a8a <HAL_TIM_IRQHandler>
 804f8bc:	2000cb58 	.word	0x2000cb58
 804f8c0:	2000e738 	.word	0x2000e738
 804f8c4:	2000e204 	.word	0x2000e204
 804f8c8:	20010950 	.word	0x20010950
 804f8cc:	2000cd80 	.word	0x2000cd80
 804f8d0:	2000cd7c 	.word	0x2000cd7c
 804f8d4:	20010910 	.word	0x20010910

0804f8d8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 804f8d8:	b508      	push	{r3, lr}


	HAL_UART_IRQHandler(&huart1);
 804f8da:	4815      	ldr	r0, [pc, #84]	; (804f930 <USART1_IRQHandler+0x58>)
 804f8dc:	f7f6 fd66 	bl	80463ac <HAL_UART_IRQHandler>
	if(ble_index>sizeof(message_ble))
 804f8e0:	4b14      	ldr	r3, [pc, #80]	; (804f934 <USART1_IRQHandler+0x5c>)
		ble_index=0;
	message_ble[ble_index] = rx_byte_uart1[0];
 804f8e2:	4915      	ldr	r1, [pc, #84]	; (804f938 <USART1_IRQHandler+0x60>)
	if(ble_index>sizeof(message_ble))
 804f8e4:	681a      	ldr	r2, [r3, #0]
	message_ble[ble_index] = rx_byte_uart1[0];
 804f8e6:	4815      	ldr	r0, [pc, #84]	; (804f93c <USART1_IRQHandler+0x64>)
 804f8e8:	7809      	ldrb	r1, [r1, #0]
	if(ble_index>sizeof(message_ble))
 804f8ea:	2a21      	cmp	r2, #33	; 0x21
		ble_index=0;
 804f8ec:	bf84      	itt	hi
 804f8ee:	2200      	movhi	r2, #0
 804f8f0:	601a      	strhi	r2, [r3, #0]
	message_ble[ble_index] = rx_byte_uart1[0];
 804f8f2:	681a      	ldr	r2, [r3, #0]
 804f8f4:	5481      	strb	r1, [r0, r2]
	ble_index++;
 804f8f6:	3201      	adds	r2, #1
	if(ble_index>2){
 804f8f8:	2a02      	cmp	r2, #2
	ble_index++;
 804f8fa:	601a      	str	r2, [r3, #0]
	if(ble_index>2){
 804f8fc:	dd0b      	ble.n	804f916 <USART1_IRQHandler+0x3e>
		if(message_ble[0] == 0xa){
 804f8fe:	7802      	ldrb	r2, [r0, #0]
 804f900:	2a0a      	cmp	r2, #10
 804f902:	d108      	bne.n	804f916 <USART1_IRQHandler+0x3e>
			if(message_ble[ble_index-1] == 0xd)
 804f904:	290d      	cmp	r1, #13
 804f906:	d106      	bne.n	804f916 <USART1_IRQHandler+0x3e>
			{
				// Sinaliza que chegou uma mensagem vlida
				ble_index = 0;								// Zera o ndice para nova mensagem
 804f908:	2200      	movs	r2, #0
 804f90a:	601a      	str	r2, [r3, #0]
				flags_ble.enable_handler = 1;
 804f90c:	4a0c      	ldr	r2, [pc, #48]	; (804f940 <USART1_IRQHandler+0x68>)
 804f90e:	7813      	ldrb	r3, [r2, #0]
 804f910:	f043 0320 	orr.w	r3, r3, #32
 804f914:	7013      	strb	r3, [r2, #0]
			}
		}
	}

	HAL_NVIC_ClearPendingIRQ(USART1_IRQn);
 804f916:	2025      	movs	r0, #37	; 0x25
 804f918:	f7f3 fe6c 	bl	80435f4 <HAL_NVIC_ClearPendingIRQ>
	HAL_UART_Abort_IT(&huart1);
 804f91c:	4804      	ldr	r0, [pc, #16]	; (804f930 <USART1_IRQHandler+0x58>)
 804f91e:	f7f6 fdf1 	bl	8046504 <HAL_UART_Abort_IT>
	HAL_UART_Receive_IT(&huart1, rx_byte_uart1, 1);
 804f922:	2201      	movs	r2, #1
 804f924:	4904      	ldr	r1, [pc, #16]	; (804f938 <USART1_IRQHandler+0x60>)
 804f926:	4802      	ldr	r0, [pc, #8]	; (804f930 <USART1_IRQHandler+0x58>)

}
 804f928:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_UART_Receive_IT(&huart1, rx_byte_uart1, 1);
 804f92c:	f7f6 bc5c 	b.w	80461e8 <HAL_UART_Receive_IT>
 804f930:	2000e73c 	.word	0x2000e73c
 804f934:	2000cb5c 	.word	0x2000cb5c
 804f938:	2000e730 	.word	0x2000e730
 804f93c:	2000cb60 	.word	0x2000cb60
 804f940:	2000e738 	.word	0x2000e738

0804f944 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 804f944:	b510      	push	{r4, lr}
	 * 	mensagem  padro, logo ao se detectar o caracter 0x0D
	 * 	habilitar a flag que permite tratar a mensagem.
	 */

  /* USER CODE END USART2_IRQn 0 */
	HAL_UART_IRQHandler(&huart2);
 804f946:	4811      	ldr	r0, [pc, #68]	; (804f98c <USART2_IRQHandler+0x48>)
	HAL_UART_Receive_IT(&huart2, rx_byte_uart2, 1);
#endif

#ifdef USE_CHAFON_4_ANTENNAS

	data[count_byte++] =  reciver_buffer[0];
 804f948:	4c11      	ldr	r4, [pc, #68]	; (804f990 <USART2_IRQHandler+0x4c>)
	HAL_UART_IRQHandler(&huart2);
 804f94a:	f7f6 fd2f 	bl	80463ac <HAL_UART_IRQHandler>
	data[count_byte++] =  reciver_buffer[0];
 804f94e:	4a11      	ldr	r2, [pc, #68]	; (804f994 <USART2_IRQHandler+0x50>)
 804f950:	4911      	ldr	r1, [pc, #68]	; (804f998 <USART2_IRQHandler+0x54>)
 804f952:	8810      	ldrh	r0, [r2, #0]
 804f954:	7824      	ldrb	r4, [r4, #0]
 804f956:	540c      	strb	r4, [r1, r0]
		if(count_byte == data[0]+1)
 804f958:	7809      	ldrb	r1, [r1, #0]
	data[count_byte++] =  reciver_buffer[0];
 804f95a:	1c43      	adds	r3, r0, #1
 804f95c:	b29b      	uxth	r3, r3
		if(count_byte == data[0]+1)
 804f95e:	3101      	adds	r1, #1
 804f960:	428b      	cmp	r3, r1
	data[count_byte++] =  reciver_buffer[0];
 804f962:	8013      	strh	r3, [r2, #0]
		if(count_byte == data[0]+1)
 804f964:	d104      	bne.n	804f970 <USART2_IRQHandler+0x2c>
		{
			count_byte = 0;
 804f966:	2300      	movs	r3, #0
 804f968:	8013      	strh	r3, [r2, #0]
			communication_validation_flag = 1;
 804f96a:	4b0c      	ldr	r3, [pc, #48]	; (804f99c <USART2_IRQHandler+0x58>)
 804f96c:	2201      	movs	r2, #1
 804f96e:	701a      	strb	r2, [r3, #0]
		}

		HAL_NVIC_ClearPendingIRQ(USART2_IRQn);
 804f970:	2026      	movs	r0, #38	; 0x26
 804f972:	f7f3 fe3f 	bl	80435f4 <HAL_NVIC_ClearPendingIRQ>
		HAL_UART_Abort_IT(&huart2);
 804f976:	4805      	ldr	r0, [pc, #20]	; (804f98c <USART2_IRQHandler+0x48>)
 804f978:	f7f6 fdc4 	bl	8046504 <HAL_UART_Abort_IT>
		HAL_UART_Receive_IT(&huart2, reciver_buffer, 1);
 804f97c:	2201      	movs	r2, #1
 804f97e:	4904      	ldr	r1, [pc, #16]	; (804f990 <USART2_IRQHandler+0x4c>)
 804f980:	4802      	ldr	r0, [pc, #8]	; (804f98c <USART2_IRQHandler+0x48>)

#endif


	/* USER CODE END USART2_IRQn 1 */
}
 804f982:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		HAL_UART_Receive_IT(&huart2, reciver_buffer, 1);
 804f986:	f7f6 bc2f 	b.w	80461e8 <HAL_UART_Receive_IT>
 804f98a:	bf00      	nop
 804f98c:	2000e6c0 	.word	0x2000e6c0
 804f990:	2000e700 	.word	0x2000e700
 804f994:	20005b6c 	.word	0x20005b6c
 804f998:	20001324 	.word	0x20001324
 804f99c:	20001519 	.word	0x20001519

0804f9a0 <SDIO_IRQHandler>:
void SDIO_IRQHandler(void)
{
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 804f9a0:	4801      	ldr	r0, [pc, #4]	; (804f9a8 <SDIO_IRQHandler+0x8>)
 804f9a2:	f7f5 bda7 	b.w	80454f4 <HAL_SD_IRQHandler>
 804f9a6:	bf00      	nop
 804f9a8:	20010ec4 	.word	0x20010ec4

0804f9ac <DMA2_Stream3_IRQHandler>:
void DMA2_Stream3_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 804f9ac:	4801      	ldr	r0, [pc, #4]	; (804f9b4 <DMA2_Stream3_IRQHandler+0x8>)
 804f9ae:	f7f3 bf3b 	b.w	8043828 <HAL_DMA_IRQHandler>
 804f9b2:	bf00      	nop
 804f9b4:	20010e04 	.word	0x20010e04

0804f9b8 <DMA2_Stream6_IRQHandler>:
void DMA2_Stream6_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 804f9b8:	4801      	ldr	r0, [pc, #4]	; (804f9c0 <DMA2_Stream6_IRQHandler+0x8>)
 804f9ba:	f7f3 bf35 	b.w	8043828 <HAL_DMA_IRQHandler>
 804f9be:	bf00      	nop
 804f9c0:	20010e64 	.word	0x20010e64

0804f9c4 <USART3_IRQHandler>:
  /* USER CODE END DMA2_Stream6_IRQn 1 */
}

void USARTx_IRQHandler(void)
{
  vcom_IRQHandler();
 804f9c4:	f000 b872 	b.w	804faac <vcom_IRQHandler>

0804f9c8 <DMA1_Stream4_IRQHandler>:
}

void USARTx_DMA_TX_IRQHandler(void)
{
  vcom_DMA_TX_IRQHandler();
 804f9c8:	f000 b86a 	b.w	804faa0 <vcom_DMA_TX_IRQHandler>

0804f9cc <RTC_Alarm_IRQHandler>:
}

void RTC_Alarm_IRQHandler(void)
{
  HW_RTC_IrqHandler();
 804f9cc:	f7fe bea0 	b.w	804e710 <HW_RTC_IrqHandler>

0804f9d0 <EXTI0_IRQHandler>:
}

void EXTI0_IRQHandler(void)
{
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 804f9d0:	2001      	movs	r0, #1
 804f9d2:	f7f4 bb1b 	b.w	804400c <HAL_GPIO_EXTI_IRQHandler>

0804f9d6 <EXTI1_IRQHandler>:
}

void EXTI1_IRQHandler(void)
{
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 804f9d6:	2002      	movs	r0, #2
 804f9d8:	f7f4 bb18 	b.w	804400c <HAL_GPIO_EXTI_IRQHandler>

0804f9dc <EXTI2_IRQHandler>:
}

void EXTI2_IRQHandler(void)
{
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 804f9dc:	2004      	movs	r0, #4
 804f9de:	f7f4 bb15 	b.w	804400c <HAL_GPIO_EXTI_IRQHandler>

0804f9e2 <EXTI3_IRQHandler>:
}

void EXTI3_IRQHandler(void)
{
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 804f9e2:	2008      	movs	r0, #8
 804f9e4:	f7f4 bb12 	b.w	804400c <HAL_GPIO_EXTI_IRQHandler>

0804f9e8 <EXTI4_IRQHandler>:
}

void EXTI4_IRQHandler(void)
{
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 804f9e8:	2010      	movs	r0, #16
 804f9ea:	f7f4 bb0f 	b.w	804400c <HAL_GPIO_EXTI_IRQHandler>

0804f9ee <EXTI9_5_IRQHandler>:
}


void EXTI9_5_IRQHandler(void)
{
 804f9ee:	b508      	push	{r3, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 804f9f0:	2020      	movs	r0, #32
 804f9f2:	f7f4 fb0b 	bl	804400c <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 804f9f6:	2040      	movs	r0, #64	; 0x40
 804f9f8:	f7f4 fb08 	bl	804400c <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 804f9fc:	2080      	movs	r0, #128	; 0x80
 804f9fe:	f7f4 fb05 	bl	804400c <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 804fa02:	f44f 7080 	mov.w	r0, #256	; 0x100
 804fa06:	f7f4 fb01 	bl	804400c <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 804fa0a:	f44f 7000 	mov.w	r0, #512	; 0x200
}
 804fa0e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 804fa12:	f7f4 bafb 	b.w	804400c <HAL_GPIO_EXTI_IRQHandler>

0804fa16 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 804fa16:	b508      	push	{r3, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 804fa18:	f44f 6080 	mov.w	r0, #1024	; 0x400
 804fa1c:	f7f4 faf6 	bl	804400c <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 804fa20:	f44f 6000 	mov.w	r0, #2048	; 0x800
 804fa24:	f7f4 faf2 	bl	804400c <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 804fa28:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 804fa2c:	f7f4 faee 	bl	804400c <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 804fa30:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 804fa34:	f7f4 faea 	bl	804400c <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 804fa38:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 804fa3c:	f7f4 fae6 	bl	804400c <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 804fa40:	f44f 4000 	mov.w	r0, #32768	; 0x8000
}
 804fa44:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 804fa48:	f7f4 bae0 	b.w	804400c <HAL_GPIO_EXTI_IRQHandler>

0804fa4c <vcom_Init>:

static void (*TxCpltCallback)(void);
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/
void vcom_Init(void (*TxCb)(void))
{
 804fa4c:	b508      	push	{r3, lr}
      - Parity = ODD parity
      - BaudRate = 921600 baud
      - Hardware flow control disabled (RTS and CTS signals) */
  UartHandle.Instance        = USARTx;

  UartHandle.Init.BaudRate   = 115200;
 804fa4e:	490b      	ldr	r1, [pc, #44]	; (804fa7c <vcom_Init+0x30>)
  TxCpltCallback = TxCb;
 804fa50:	4b0b      	ldr	r3, [pc, #44]	; (804fa80 <vcom_Init+0x34>)
  UartHandle.Init.BaudRate   = 115200;
 804fa52:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 804fa56:	e9c3 1201 	strd	r1, r2, [r3, #4]
  UartHandle.Init.WordLength = UART_WORDLENGTH_8B;
 804fa5a:	2200      	movs	r2, #0
  TxCpltCallback = TxCb;
 804fa5c:	6018      	str	r0, [r3, #0]
  UartHandle.Init.StopBits   = UART_STOPBITS_1;
 804fa5e:	e9c3 2203 	strd	r2, r2, [r3, #12]
  UartHandle.Init.Parity     = UART_PARITY_NONE;
 804fa62:	615a      	str	r2, [r3, #20]
  UartHandle.Init.HwFlowCtl  = UART_HWCONTROL_NONE;
 804fa64:	61da      	str	r2, [r3, #28]
  UartHandle.Init.Mode       = UART_MODE_TX;

  if (HAL_UART_Init(&UartHandle) != HAL_OK)
 804fa66:	1d18      	adds	r0, r3, #4
  UartHandle.Init.Mode       = UART_MODE_TX;
 804fa68:	2208      	movs	r2, #8
 804fa6a:	619a      	str	r2, [r3, #24]
  if (HAL_UART_Init(&UartHandle) != HAL_OK)
 804fa6c:	f7f6 fab8 	bl	8045fe0 <HAL_UART_Init>
 804fa70:	b118      	cbz	r0, 804fa7a <vcom_Init+0x2e>
  {
    /* Initialization Error */
    Error_Handler();
  }
}
 804fa72:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 804fa76:	f7fe ba95 	b.w	804dfa4 <Error_Handler>
}
 804fa7a:	bd08      	pop	{r3, pc}
 804fa7c:	40004800 	.word	0x40004800
 804fa80:	2000e208 	.word	0x2000e208

0804fa84 <vcom_Trace>:

void vcom_Trace(uint8_t *p_data, uint16_t size)
{
  HAL_UART_Transmit_DMA(&UartHandle, p_data, size);
 804fa84:	460a      	mov	r2, r1
 804fa86:	4601      	mov	r1, r0
 804fa88:	4801      	ldr	r0, [pc, #4]	; (804fa90 <vcom_Trace+0xc>)
 804fa8a:	f7f6 bbd5 	b.w	8046238 <HAL_UART_Transmit_DMA>
 804fa8e:	bf00      	nop
 804fa90:	2000e20c 	.word	0x2000e20c

0804fa94 <HAL_UART_TxCpltCallback>:
}

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *UartHandle)
{
  /* buffer transmission complete*/
  TxCpltCallback();
 804fa94:	4b01      	ldr	r3, [pc, #4]	; (804fa9c <HAL_UART_TxCpltCallback+0x8>)
 804fa96:	681b      	ldr	r3, [r3, #0]
 804fa98:	4718      	bx	r3
 804fa9a:	bf00      	nop
 804fa9c:	2000e208 	.word	0x2000e208

0804faa0 <vcom_DMA_TX_IRQHandler>:
}

void vcom_DMA_TX_IRQHandler(void)
{
  HAL_DMA_IRQHandler(UartHandle.hdmatx);
 804faa0:	4b01      	ldr	r3, [pc, #4]	; (804faa8 <vcom_DMA_TX_IRQHandler+0x8>)
 804faa2:	6b58      	ldr	r0, [r3, #52]	; 0x34
 804faa4:	f7f3 bec0 	b.w	8043828 <HAL_DMA_IRQHandler>
 804faa8:	2000e208 	.word	0x2000e208

0804faac <vcom_IRQHandler>:
}

void vcom_IRQHandler(void)
{
  HAL_UART_IRQHandler(&UartHandle);
 804faac:	4801      	ldr	r0, [pc, #4]	; (804fab4 <vcom_IRQHandler+0x8>)
 804faae:	f7f6 bc7d 	b.w	80463ac <HAL_UART_IRQHandler>
 804fab2:	bf00      	nop
 804fab4:	2000e20c 	.word	0x2000e20c

0804fab8 <vcom_IoInit>:
		HAL_NVIC_DisableIRQ(USARTx_DMA_TX_IRQn);
	}
}

void vcom_IoInit(void)
{
 804fab8:	b530      	push	{r4, r5, lr}
 804faba:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef  GPIO_InitStruct = {0};
  /* Enable GPIO TX/RX clock */
  USARTx_TX_GPIO_CLK_ENABLE();
 804fabc:	4b17      	ldr	r3, [pc, #92]	; (804fb1c <vcom_IoInit+0x64>)
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull      = GPIO_NOPULL;
  GPIO_InitStruct.Speed     = GPIO_SPEED_HIGH;
  GPIO_InitStruct.Alternate = USARTx_TX_AF;

  HAL_GPIO_Init(USARTx_TX_GPIO_PORT, &GPIO_InitStruct);
 804fabe:	4c18      	ldr	r4, [pc, #96]	; (804fb20 <vcom_IoInit+0x68>)
  GPIO_InitTypeDef  GPIO_InitStruct = {0};
 804fac0:	2200      	movs	r2, #0
  USARTx_TX_GPIO_CLK_ENABLE();
 804fac2:	9201      	str	r2, [sp, #4]
  GPIO_InitTypeDef  GPIO_InitStruct = {0};
 804fac4:	9205      	str	r2, [sp, #20]
  USARTx_TX_GPIO_CLK_ENABLE();
 804fac6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 804fac8:	f041 0102 	orr.w	r1, r1, #2
 804facc:	6319      	str	r1, [r3, #48]	; 0x30
 804face:	6b19      	ldr	r1, [r3, #48]	; 0x30
 804fad0:	f001 0102 	and.w	r1, r1, #2
 804fad4:	9101      	str	r1, [sp, #4]
 804fad6:	9901      	ldr	r1, [sp, #4]
  USARTx_RX_GPIO_CLK_ENABLE();
 804fad8:	9202      	str	r2, [sp, #8]
 804fada:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804fadc:	f042 0202 	orr.w	r2, r2, #2
 804fae0:	631a      	str	r2, [r3, #48]	; 0x30
 804fae2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804fae4:	f003 0302 	and.w	r3, r3, #2
 804fae8:	9302      	str	r3, [sp, #8]
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 804faea:	f44f 6280 	mov.w	r2, #1024	; 0x400
  USARTx_RX_GPIO_CLK_ENABLE();
 804faee:	9b02      	ldr	r3, [sp, #8]
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 804faf0:	2302      	movs	r3, #2
 804faf2:	e9cd 2303 	strd	r2, r3, [sp, #12]
  GPIO_InitStruct.Alternate = USARTx_TX_AF;
 804faf6:	2507      	movs	r5, #7
 804faf8:	2303      	movs	r3, #3
  HAL_GPIO_Init(USARTx_TX_GPIO_PORT, &GPIO_InitStruct);
 804fafa:	a903      	add	r1, sp, #12
 804fafc:	4620      	mov	r0, r4
  GPIO_InitStruct.Alternate = USARTx_TX_AF;
 804fafe:	e9cd 3506 	strd	r3, r5, [sp, #24]
  HAL_GPIO_Init(USARTx_TX_GPIO_PORT, &GPIO_InitStruct);
 804fb02:	f7f4 f909 	bl	8043d18 <HAL_GPIO_Init>

  /* UART RX GPIO pin configuration  */
  GPIO_InitStruct.Pin = USARTx_RX_PIN;
 804fb06:	f44f 6300 	mov.w	r3, #2048	; 0x800
  GPIO_InitStruct.Alternate = USARTx_RX_AF;

  HAL_GPIO_Init(USARTx_RX_GPIO_PORT, &GPIO_InitStruct);
 804fb0a:	a903      	add	r1, sp, #12
 804fb0c:	4620      	mov	r0, r4
  GPIO_InitStruct.Pin = USARTx_RX_PIN;
 804fb0e:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Alternate = USARTx_RX_AF;
 804fb10:	9507      	str	r5, [sp, #28]
  HAL_GPIO_Init(USARTx_RX_GPIO_PORT, &GPIO_InitStruct);
 804fb12:	f7f4 f901 	bl	8043d18 <HAL_GPIO_Init>
}
 804fb16:	b009      	add	sp, #36	; 0x24
 804fb18:	bd30      	pop	{r4, r5, pc}
 804fb1a:	bf00      	nop
 804fb1c:	40023800 	.word	0x40023800
 804fb20:	40020400 	.word	0x40020400

0804fb24 <HAL_UART_MspInit>:
{
 804fb24:	b5f0      	push	{r4, r5, r6, r7, lr}
 804fb26:	4606      	mov	r6, r0
 804fb28:	b08f      	sub	sp, #60	; 0x3c
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 804fb2a:	2214      	movs	r2, #20
 804fb2c:	2100      	movs	r1, #0
 804fb2e:	a809      	add	r0, sp, #36	; 0x24
 804fb30:	f000 faf4 	bl	805011c <memset>
	if (huart->Instance == USART1) {
 804fb34:	6833      	ldr	r3, [r6, #0]
 804fb36:	4a58      	ldr	r2, [pc, #352]	; (804fc98 <HAL_UART_MspInit+0x174>)
 804fb38:	4293      	cmp	r3, r2
 804fb3a:	d12c      	bne.n	804fb96 <HAL_UART_MspInit+0x72>
		__HAL_RCC_USART1_CLK_ENABLE();
 804fb3c:	4b57      	ldr	r3, [pc, #348]	; (804fc9c <HAL_UART_MspInit+0x178>)
		HAL_GPIO_Init(BLE_TX_GPIO_Port, &GPIO_InitStruct);
 804fb3e:	4858      	ldr	r0, [pc, #352]	; (804fca0 <HAL_UART_MspInit+0x17c>)
		__HAL_RCC_USART1_CLK_ENABLE();
 804fb40:	2400      	movs	r4, #0
 804fb42:	9401      	str	r4, [sp, #4]
 804fb44:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 804fb46:	f042 0210 	orr.w	r2, r2, #16
 804fb4a:	645a      	str	r2, [r3, #68]	; 0x44
 804fb4c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 804fb4e:	f002 0210 	and.w	r2, r2, #16
 804fb52:	9201      	str	r2, [sp, #4]
 804fb54:	9a01      	ldr	r2, [sp, #4]
		__HAL_RCC_GPIOA_CLK_ENABLE();
 804fb56:	9402      	str	r4, [sp, #8]
 804fb58:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804fb5a:	f042 0201 	orr.w	r2, r2, #1
 804fb5e:	631a      	str	r2, [r3, #48]	; 0x30
 804fb60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804fb62:	f003 0301 	and.w	r3, r3, #1
 804fb66:	9302      	str	r3, [sp, #8]
 804fb68:	9b02      	ldr	r3, [sp, #8]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 804fb6a:	2502      	movs	r5, #2
 804fb6c:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 804fb70:	e9cd 3509 	strd	r3, r5, [sp, #36]	; 0x24
		HAL_GPIO_Init(BLE_TX_GPIO_Port, &GPIO_InitStruct);
 804fb74:	a909      	add	r1, sp, #36	; 0x24
		GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 804fb76:	2307      	movs	r3, #7
 804fb78:	2603      	movs	r6, #3
 804fb7a:	e9cd 630c 	strd	r6, r3, [sp, #48]	; 0x30
		HAL_GPIO_Init(BLE_TX_GPIO_Port, &GPIO_InitStruct);
 804fb7e:	f7f4 f8cb 	bl	8043d18 <HAL_GPIO_Init>
		HAL_NVIC_SetPriority(USART1_IRQn, 0, 2);
 804fb82:	2025      	movs	r0, #37	; 0x25
 804fb84:	462a      	mov	r2, r5
 804fb86:	4621      	mov	r1, r4
 804fb88:	f7f3 fccc 	bl	8043524 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(USART1_IRQn);
 804fb8c:	2025      	movs	r0, #37	; 0x25
		HAL_NVIC_EnableIRQ(USARTx_IRQn);
 804fb8e:	f7f3 fcfd 	bl	804358c <HAL_NVIC_EnableIRQ>
}
 804fb92:	b00f      	add	sp, #60	; 0x3c
 804fb94:	bdf0      	pop	{r4, r5, r6, r7, pc}
	else if (huart->Instance == USART2) {
 804fb96:	4a43      	ldr	r2, [pc, #268]	; (804fca4 <HAL_UART_MspInit+0x180>)
 804fb98:	4293      	cmp	r3, r2
 804fb9a:	d128      	bne.n	804fbee <HAL_UART_MspInit+0xca>
		__HAL_RCC_USART2_CLK_ENABLE();
 804fb9c:	4b3f      	ldr	r3, [pc, #252]	; (804fc9c <HAL_UART_MspInit+0x178>)
 804fb9e:	2400      	movs	r4, #0
 804fba0:	9403      	str	r4, [sp, #12]
 804fba2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 804fba4:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 804fba8:	641a      	str	r2, [r3, #64]	; 0x40
 804fbaa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 804fbac:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 804fbb0:	9203      	str	r2, [sp, #12]
 804fbb2:	9a03      	ldr	r2, [sp, #12]
		__HAL_RCC_GPIOA_CLK_ENABLE();
 804fbb4:	9404      	str	r4, [sp, #16]
 804fbb6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804fbb8:	f042 0201 	orr.w	r2, r2, #1
 804fbbc:	631a      	str	r2, [r3, #48]	; 0x30
 804fbbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804fbc0:	f003 0301 	and.w	r3, r3, #1
 804fbc4:	9304      	str	r3, [sp, #16]
 804fbc6:	9b04      	ldr	r3, [sp, #16]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 804fbc8:	210c      	movs	r1, #12
 804fbca:	2302      	movs	r3, #2
 804fbcc:	e9cd 1309 	strd	r1, r3, [sp, #36]	; 0x24
		GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 804fbd0:	2003      	movs	r0, #3
 804fbd2:	2307      	movs	r3, #7
 804fbd4:	e9cd 030c 	strd	r0, r3, [sp, #48]	; 0x30
		HAL_GPIO_Init(RFID_TX_GPIO_Port, &GPIO_InitStruct);
 804fbd8:	a909      	add	r1, sp, #36	; 0x24
 804fbda:	4831      	ldr	r0, [pc, #196]	; (804fca0 <HAL_UART_MspInit+0x17c>)
 804fbdc:	f7f4 f89c 	bl	8043d18 <HAL_GPIO_Init>
		HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 804fbe0:	2026      	movs	r0, #38	; 0x26
 804fbe2:	4622      	mov	r2, r4
 804fbe4:	4621      	mov	r1, r4
 804fbe6:	f7f3 fc9d 	bl	8043524 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(USART2_IRQn);
 804fbea:	2026      	movs	r0, #38	; 0x26
 804fbec:	e7cf      	b.n	804fb8e <HAL_UART_MspInit+0x6a>
	else if (huart->Instance == USARTx) {
 804fbee:	4a2e      	ldr	r2, [pc, #184]	; (804fca8 <HAL_UART_MspInit+0x184>)
 804fbf0:	4293      	cmp	r3, r2
 804fbf2:	d1ce      	bne.n	804fb92 <HAL_UART_MspInit+0x6e>
		USARTx_TX_GPIO_CLK_ENABLE();
 804fbf4:	4b29      	ldr	r3, [pc, #164]	; (804fc9c <HAL_UART_MspInit+0x178>)
		hdma_tx.Instance = USARTx_TX_DMA_CHANNEL;
 804fbf6:	4d2d      	ldr	r5, [pc, #180]	; (804fcac <HAL_UART_MspInit+0x188>)
		USARTx_TX_GPIO_CLK_ENABLE();
 804fbf8:	2400      	movs	r4, #0
 804fbfa:	9405      	str	r4, [sp, #20]
 804fbfc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804fbfe:	f042 0202 	orr.w	r2, r2, #2
 804fc02:	631a      	str	r2, [r3, #48]	; 0x30
 804fc04:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804fc06:	f002 0202 	and.w	r2, r2, #2
 804fc0a:	9205      	str	r2, [sp, #20]
 804fc0c:	9a05      	ldr	r2, [sp, #20]
		USARTx_RX_GPIO_CLK_ENABLE();
 804fc0e:	9406      	str	r4, [sp, #24]
 804fc10:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804fc12:	f042 0202 	orr.w	r2, r2, #2
 804fc16:	631a      	str	r2, [r3, #48]	; 0x30
 804fc18:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804fc1a:	f002 0202 	and.w	r2, r2, #2
 804fc1e:	9206      	str	r2, [sp, #24]
 804fc20:	9a06      	ldr	r2, [sp, #24]
		USARTx_CLK_ENABLE();
 804fc22:	9407      	str	r4, [sp, #28]
 804fc24:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 804fc26:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 804fc2a:	641a      	str	r2, [r3, #64]	; 0x40
 804fc2c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 804fc2e:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 804fc32:	9207      	str	r2, [sp, #28]
 804fc34:	9a07      	ldr	r2, [sp, #28]
		DMAx_CLK_ENABLE();
 804fc36:	9408      	str	r4, [sp, #32]
 804fc38:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804fc3a:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 804fc3e:	631a      	str	r2, [r3, #48]	; 0x30
 804fc40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804fc42:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 804fc46:	9308      	str	r3, [sp, #32]
 804fc48:	9b08      	ldr	r3, [sp, #32]
		vcom_IoInit();
 804fc4a:	f7ff ff35 	bl	804fab8 <vcom_IoInit>
		hdma_tx.Init.Channel = DMA_CHANNEL_7;
 804fc4e:	4a18      	ldr	r2, [pc, #96]	; (804fcb0 <HAL_UART_MspInit+0x18c>)
		hdma_tx.Init.Priority = DMA_PRIORITY_LOW;
 804fc50:	666c      	str	r4, [r5, #100]	; 0x64
		hdma_tx.Init.Channel = DMA_CHANNEL_7;
 804fc52:	f04f 6360 	mov.w	r3, #234881024	; 0xe000000
 804fc56:	e9c5 2311 	strd	r2, r3, [r5, #68]	; 0x44
		HAL_DMA_Init(&hdma_tx);
 804fc5a:	f105 0744 	add.w	r7, r5, #68	; 0x44
		hdma_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 804fc5e:	2340      	movs	r3, #64	; 0x40
		hdma_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 804fc60:	e9c5 3413 	strd	r3, r4, [r5, #76]	; 0x4c
		HAL_DMA_Init(&hdma_tx);
 804fc64:	4638      	mov	r0, r7
		hdma_tx.Init.MemInc = DMA_MINC_ENABLE;
 804fc66:	f44f 6380 	mov.w	r3, #1024	; 0x400
		hdma_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 804fc6a:	e9c5 3415 	strd	r3, r4, [r5, #84]	; 0x54
		hdma_tx.Init.Mode = DMA_NORMAL;
 804fc6e:	e9c5 4417 	strd	r4, r4, [r5, #92]	; 0x5c
		HAL_DMA_Init(&hdma_tx);
 804fc72:	f7f3 fce5 	bl	8043640 <HAL_DMA_Init>
		HAL_NVIC_SetPriority(USARTx_DMA_TX_IRQn, USARTx_Priority, 1);
 804fc76:	2201      	movs	r2, #1
 804fc78:	4621      	mov	r1, r4
		__HAL_LINKDMA(huart, hdmatx, hdma_tx);
 804fc7a:	6337      	str	r7, [r6, #48]	; 0x30
		HAL_NVIC_SetPriority(USARTx_DMA_TX_IRQn, USARTx_Priority, 1);
 804fc7c:	200f      	movs	r0, #15
		__HAL_LINKDMA(huart, hdmatx, hdma_tx);
 804fc7e:	67ee      	str	r6, [r5, #124]	; 0x7c
		HAL_NVIC_SetPriority(USARTx_DMA_TX_IRQn, USARTx_Priority, 1);
 804fc80:	f7f3 fc50 	bl	8043524 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(USARTx_DMA_TX_IRQn);
 804fc84:	200f      	movs	r0, #15
 804fc86:	f7f3 fc81 	bl	804358c <HAL_NVIC_EnableIRQ>
		HAL_NVIC_SetPriority(USARTx_IRQn, USARTx_DMA_Priority, 1);
 804fc8a:	2027      	movs	r0, #39	; 0x27
 804fc8c:	2201      	movs	r2, #1
 804fc8e:	4621      	mov	r1, r4
 804fc90:	f7f3 fc48 	bl	8043524 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(USARTx_IRQn);
 804fc94:	2027      	movs	r0, #39	; 0x27
 804fc96:	e77a      	b.n	804fb8e <HAL_UART_MspInit+0x6a>
 804fc98:	40011000 	.word	0x40011000
 804fc9c:	40023800 	.word	0x40023800
 804fca0:	40020000 	.word	0x40020000
 804fca4:	40004400 	.word	0x40004400
 804fca8:	40004800 	.word	0x40004800
 804fcac:	2000e208 	.word	0x2000e208
 804fcb0:	40026070 	.word	0x40026070

0804fcb4 <vcom_IoDeInit>:

void vcom_IoDeInit(void)
{
 804fcb4:	b530      	push	{r4, r5, lr}
  GPIO_InitTypeDef GPIO_InitStructure = {0};
 804fcb6:	2300      	movs	r3, #0
{
 804fcb8:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStructure = {0};
 804fcba:	e9cd 3303 	strd	r3, r3, [sp, #12]

  USARTx_TX_GPIO_CLK_ENABLE();
 804fcbe:	9300      	str	r3, [sp, #0]
  GPIO_InitTypeDef GPIO_InitStructure = {0};
 804fcc0:	9305      	str	r3, [sp, #20]
  USARTx_TX_GPIO_CLK_ENABLE();
 804fcc2:	4b0f      	ldr	r3, [pc, #60]	; (804fd00 <vcom_IoDeInit+0x4c>)

  GPIO_InitStructure.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStructure.Pull = GPIO_NOPULL;

  GPIO_InitStructure.Pin =  USARTx_TX_PIN ;
  HAL_GPIO_Init(USARTx_TX_GPIO_PORT, &GPIO_InitStructure);
 804fcc4:	4d0f      	ldr	r5, [pc, #60]	; (804fd04 <vcom_IoDeInit+0x50>)
  USARTx_TX_GPIO_CLK_ENABLE();
 804fcc6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804fcc8:	f042 0202 	orr.w	r2, r2, #2
 804fccc:	631a      	str	r2, [r3, #48]	; 0x30
 804fcce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804fcd0:	f003 0302 	and.w	r3, r3, #2
 804fcd4:	9300      	str	r3, [sp, #0]
  GPIO_InitStructure.Pin =  USARTx_TX_PIN ;
 804fcd6:	ac06      	add	r4, sp, #24
  USARTx_TX_GPIO_CLK_ENABLE();
 804fcd8:	9b00      	ldr	r3, [sp, #0]
  GPIO_InitStructure.Mode = GPIO_MODE_ANALOG;
 804fcda:	2303      	movs	r3, #3
 804fcdc:	9302      	str	r3, [sp, #8]
  GPIO_InitStructure.Pin =  USARTx_TX_PIN ;
 804fcde:	f44f 6380 	mov.w	r3, #1024	; 0x400
 804fce2:	f844 3d14 	str.w	r3, [r4, #-20]!
  HAL_GPIO_Init(USARTx_TX_GPIO_PORT, &GPIO_InitStructure);
 804fce6:	4628      	mov	r0, r5
 804fce8:	4621      	mov	r1, r4
 804fcea:	f7f4 f815 	bl	8043d18 <HAL_GPIO_Init>

  GPIO_InitStructure.Pin =  USARTx_RX_PIN ;
 804fcee:	f44f 6300 	mov.w	r3, #2048	; 0x800
  HAL_GPIO_Init(USARTx_RX_GPIO_PORT, &GPIO_InitStructure);
 804fcf2:	4621      	mov	r1, r4
 804fcf4:	4628      	mov	r0, r5
  GPIO_InitStructure.Pin =  USARTx_RX_PIN ;
 804fcf6:	9301      	str	r3, [sp, #4]
  HAL_GPIO_Init(USARTx_RX_GPIO_PORT, &GPIO_InitStructure);
 804fcf8:	f7f4 f80e 	bl	8043d18 <HAL_GPIO_Init>
}
 804fcfc:	b007      	add	sp, #28
 804fcfe:	bd30      	pop	{r4, r5, pc}
 804fd00:	40023800 	.word	0x40023800
 804fd04:	40020400 	.word	0x40020400

0804fd08 <HAL_UART_MspDeInit>:
void HAL_UART_MspDeInit(UART_HandleTypeDef *huart) {
 804fd08:	b538      	push	{r3, r4, r5, lr}
	if (huart->Instance == USART1) {
 804fd0a:	4a1a      	ldr	r2, [pc, #104]	; (804fd74 <HAL_UART_MspDeInit+0x6c>)
 804fd0c:	6803      	ldr	r3, [r0, #0]
 804fd0e:	4c1a      	ldr	r4, [pc, #104]	; (804fd78 <HAL_UART_MspDeInit+0x70>)
 804fd10:	4293      	cmp	r3, r2
void HAL_UART_MspDeInit(UART_HandleTypeDef *huart) {
 804fd12:	4605      	mov	r5, r0
	if (huart->Instance == USART1) {
 804fd14:	d10d      	bne.n	804fd32 <HAL_UART_MspDeInit+0x2a>
		__HAL_RCC_USART1_CLK_DISABLE();
 804fd16:	6c63      	ldr	r3, [r4, #68]	; 0x44
		HAL_GPIO_DeInit(BLE_TX_GPIO_Port, BLE_TX_Pin | BLE_RX_Pin);
 804fd18:	4818      	ldr	r0, [pc, #96]	; (804fd7c <HAL_UART_MspDeInit+0x74>)
		__HAL_RCC_USART1_CLK_DISABLE();
 804fd1a:	f023 0310 	bic.w	r3, r3, #16
 804fd1e:	6463      	str	r3, [r4, #68]	; 0x44
		HAL_GPIO_DeInit(BLE_TX_GPIO_Port, BLE_TX_Pin | BLE_RX_Pin);
 804fd20:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 804fd24:	f7f4 f8d8 	bl	8043ed8 <HAL_GPIO_DeInit>
		HAL_NVIC_DisableIRQ(USART1_IRQn);
 804fd28:	2025      	movs	r0, #37	; 0x25
}
 804fd2a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		HAL_NVIC_DisableIRQ(USARTx_DMA_TX_IRQn);
 804fd2e:	f7f3 bc3b 	b.w	80435a8 <HAL_NVIC_DisableIRQ>
	} else if (huart->Instance == USART2) {
 804fd32:	4a13      	ldr	r2, [pc, #76]	; (804fd80 <HAL_UART_MspDeInit+0x78>)
 804fd34:	4293      	cmp	r3, r2
 804fd36:	d109      	bne.n	804fd4c <HAL_UART_MspDeInit+0x44>
		__HAL_RCC_USART2_CLK_DISABLE();
 804fd38:	6c23      	ldr	r3, [r4, #64]	; 0x40
		HAL_GPIO_DeInit(RFID_TX_GPIO_Port, GPIO_PIN_2 | GPIO_PIN_3);
 804fd3a:	4810      	ldr	r0, [pc, #64]	; (804fd7c <HAL_UART_MspDeInit+0x74>)
		__HAL_RCC_USART2_CLK_DISABLE();
 804fd3c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 804fd40:	6423      	str	r3, [r4, #64]	; 0x40
		HAL_GPIO_DeInit(RFID_TX_GPIO_Port, GPIO_PIN_2 | GPIO_PIN_3);
 804fd42:	210c      	movs	r1, #12
 804fd44:	f7f4 f8c8 	bl	8043ed8 <HAL_GPIO_DeInit>
		HAL_NVIC_DisableIRQ(USART2_IRQn);
 804fd48:	2026      	movs	r0, #38	; 0x26
 804fd4a:	e7ee      	b.n	804fd2a <HAL_UART_MspDeInit+0x22>
		vcom_IoDeInit();
 804fd4c:	f7ff ffb2 	bl	804fcb4 <vcom_IoDeInit>
		USARTx_FORCE_RESET();
 804fd50:	6a23      	ldr	r3, [r4, #32]
		if (huart->hdmarx != 0) {
 804fd52:	6b68      	ldr	r0, [r5, #52]	; 0x34
		USARTx_FORCE_RESET();
 804fd54:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 804fd58:	6223      	str	r3, [r4, #32]
		USARTx_RELEASE_RESET();
 804fd5a:	6a23      	ldr	r3, [r4, #32]
 804fd5c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 804fd60:	6223      	str	r3, [r4, #32]
		if (huart->hdmarx != 0) {
 804fd62:	b108      	cbz	r0, 804fd68 <HAL_UART_MspDeInit+0x60>
			HAL_DMA_DeInit(huart->hdmarx);
 804fd64:	f7f3 fcea 	bl	804373c <HAL_DMA_DeInit>
		if (huart->hdmatx != 0) {
 804fd68:	6b28      	ldr	r0, [r5, #48]	; 0x30
 804fd6a:	b108      	cbz	r0, 804fd70 <HAL_UART_MspDeInit+0x68>
			HAL_DMA_DeInit(huart->hdmatx);
 804fd6c:	f7f3 fce6 	bl	804373c <HAL_DMA_DeInit>
		HAL_NVIC_DisableIRQ(USARTx_DMA_TX_IRQn);
 804fd70:	200f      	movs	r0, #15
 804fd72:	e7da      	b.n	804fd2a <HAL_UART_MspDeInit+0x22>
 804fd74:	40011000 	.word	0x40011000
 804fd78:	40023800 	.word	0x40023800
 804fd7c:	40020000 	.word	0x40020000
 804fd80:	40004400 	.word	0x40004400

0804fd84 <COM_Init>:
  * @brief  Initialize COM module.
  * @param  None.
  * @retval HAL Status.
  */
HAL_StatusTypeDef  COM_Init(void)
{
 804fd84:	b508      	push	{r3, lr}
#if defined(__GNUC__)
  setvbuf(stdout, NULL, _IONBF, 0);
 804fd86:	4b0c      	ldr	r3, [pc, #48]	; (804fdb8 <COM_Init+0x34>)
 804fd88:	6818      	ldr	r0, [r3, #0]
 804fd8a:	2300      	movs	r3, #0
 804fd8c:	2202      	movs	r2, #2
 804fd8e:	4619      	mov	r1, r3
 804fd90:	6880      	ldr	r0, [r0, #8]
 804fd92:	f000 fa47 	bl	8050224 <setvbuf>
  - One Stop Bit
  - No parity
  - Hardware flow control disabled (RTS and CTS signals)
  - Receive and transmit enabled
  */
  /*UartHandleUpdate*/huart1.Instance = COM_UART;
 804fd96:	4809      	ldr	r0, [pc, #36]	; (804fdbc <COM_Init+0x38>)
  /*UartHandleUpdate*/huart1.Init.BaudRate = 9600;
 804fd98:	4a09      	ldr	r2, [pc, #36]	; (804fdc0 <COM_Init+0x3c>)
 804fd9a:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 804fd9e:	e9c0 2300 	strd	r2, r3, [r0]
  /*UartHandleUpdate*/huart1.Init.WordLength = UART_WORDLENGTH_8B;
 804fda2:	2300      	movs	r3, #0
  /*UartHandleUpdate*/huart1.Init.StopBits = UART_STOPBITS_1;
 804fda4:	e9c0 3302 	strd	r3, r3, [r0, #8]
  /*UartHandleUpdate*/huart1.Init.Parity = UART_PARITY_NONE;
 804fda8:	6103      	str	r3, [r0, #16]
  /*UartHandleUpdate*/huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 804fdaa:	6183      	str	r3, [r0, #24]
  /*UartHandleUpdate*/huart1.Init.Mode = UART_MODE_RX | UART_MODE_TX;
 804fdac:	230c      	movs	r3, #12
 804fdae:	6143      	str	r3, [r0, #20]

  return HAL_UART_Init(&huart1/*UartHandleUpdate*/);
}
 804fdb0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  return HAL_UART_Init(&huart1/*UartHandleUpdate*/);
 804fdb4:	f7f6 b914 	b.w	8045fe0 <HAL_UART_Init>
 804fdb8:	200012a4 	.word	0x200012a4
 804fdbc:	2000e73c 	.word	0x2000e73c
 804fdc0:	40011000 	.word	0x40011000

0804fdc4 <COM_Transmit>:
  * @param uTimeout: Timeout duration.
  * @retval Status of the Transmit operation.
  */
HAL_StatusTypeDef COM_Transmit(uint8_t *Data, uint16_t uDataLength, uint32_t uTimeout)
{ //UartHandleUpdate
  return HAL_UART_Transmit(&huart1, (uint8_t *)Data, uDataLength, uTimeout);
 804fdc4:	4613      	mov	r3, r2
 804fdc6:	460a      	mov	r2, r1
 804fdc8:	4601      	mov	r1, r0
 804fdca:	4801      	ldr	r0, [pc, #4]	; (804fdd0 <COM_Transmit+0xc>)
 804fdcc:	f7f6 b94e 	b.w	804606c <HAL_UART_Transmit>
 804fdd0:	2000e73c 	.word	0x2000e73c

0804fdd4 <COM_Receive>:
  * @param uTimeout: Timeout duration.
  * @retval Status of the Receive operation.
  */
HAL_StatusTypeDef COM_Receive(uint8_t *Data, uint16_t uDataLength, uint32_t uTimeout)
{
  return HAL_UART_Receive(&huart1, (uint8_t *)Data, uDataLength, uTimeout);
 804fdd4:	4613      	mov	r3, r2
 804fdd6:	460a      	mov	r2, r1
 804fdd8:	4601      	mov	r1, r0
 804fdda:	4801      	ldr	r0, [pc, #4]	; (804fde0 <COM_Receive+0xc>)
 804fddc:	f7f6 b9a2 	b.w	8046124 <HAL_UART_Receive>
 804fde0:	2000e73c 	.word	0x2000e73c

0804fde4 <COM_Flush>:
  * @retval HAL_Status.
  */
HAL_StatusTypeDef COM_Flush(void)
{
  /* Clean the input path */
  __HAL_UART_FLUSH_DRREGISTER(&huart1);
 804fde4:	4b02      	ldr	r3, [pc, #8]	; (804fdf0 <COM_Flush+0xc>)
 804fde6:	681b      	ldr	r3, [r3, #0]
  return HAL_OK;
}
 804fde8:	2000      	movs	r0, #0
  __HAL_UART_FLUSH_DRREGISTER(&huart1);
 804fdea:	685b      	ldr	r3, [r3, #4]
}
 804fdec:	4770      	bx	lr
 804fdee:	bf00      	nop
 804fdf0:	2000e73c 	.word	0x2000e73c

0804fdf4 <Ymodem_Init>:
  * @param None.
  * @retval None.
  */
void Ymodem_Init(void)
{
}
 804fdf4:	4770      	bx	lr
	...

0804fdf8 <Ymodem_Receive>:
  * @param  puSize The uSize of the file.
  * @param  uFlashDestination where the file has to be downloaded.
  * @retval COM_StatusTypeDef result of reception/programming
  */
COM_StatusTypeDef Ymodem_Receive(uint32_t *puSize, uint32_t uFlashDestination, YMODEM_CallbacksTypeDef *appCb)
{
 804fdf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 804fdfc:	b08d      	sub	sp, #52	; 0x34
 804fdfe:	e9cd 0102 	strd	r0, r1, [sp, #8]
    *pData = char1;
 804fe02:	4fa0      	ldr	r7, [pc, #640]	; (8050084 <Ymodem_Receive+0x28c>)
{
 804fe04:	4692      	mov	sl, r2
  uint32_t i;
  uint32_t packet_length;
  uint32_t session_done = 0U;
  uint32_t file_done;
  uint32_t errors = 0U;
  uint32_t session_begin = 0U;
 804fe06:	f04f 0900 	mov.w	r9, #0
 804fe0a:	2600      	movs	r6, #0
 804fe0c:	e0db      	b.n	804ffc6 <Ymodem_Receive+0x1ce>
    switch (char1)
 804fe0e:	2b61      	cmp	r3, #97	; 0x61
 804fe10:	d004      	beq.n	804fe1c <Ymodem_Receive+0x24>
 804fe12:	2b72      	cmp	r3, #114	; 0x72
 804fe14:	d076      	beq.n	804ff04 <Ymodem_Receive+0x10c>
 804fe16:	2b41      	cmp	r3, #65	; 0x41
 804fe18:	f040 8084 	bne.w	804ff24 <Ymodem_Receive+0x12c>
        status = HAL_BUSY;
 804fe1c:	2402      	movs	r4, #2
  uint32_t packet_size = 0U;
 804fe1e:	2500      	movs	r5, #0
 804fe20:	e001      	b.n	804fe26 <Ymodem_Receive+0x2e>
        packet_size = PACKET_1K_SIZE;
 804fe22:	f44f 6580 	mov.w	r5, #1024	; 0x400
    *pData = char1;
 804fe26:	f89d 3017 	ldrb.w	r3, [sp, #23]
 804fe2a:	703b      	strb	r3, [r7, #0]
    if (packet_size >= PACKET_SIZE)
 804fe2c:	2d7f      	cmp	r5, #127	; 0x7f
 804fe2e:	d97d      	bls.n	804ff2c <Ymodem_Receive+0x134>
      status = COM_Receive(&pData[PACKET_NUMBER_INDEX], packet_size + PACKET_OVERHEAD_SIZE, uTimeout);
 804fe30:	fa1f fb85 	uxth.w	fp, r5
 804fe34:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 804fe38:	f10b 0104 	add.w	r1, fp, #4
 804fe3c:	4892      	ldr	r0, [pc, #584]	; (8050088 <Ymodem_Receive+0x290>)
 804fe3e:	f7ff ffc9 	bl	804fdd4 <COM_Receive>
      if (status == HAL_OK)
 804fe42:	4604      	mov	r4, r0
 804fe44:	2800      	cmp	r0, #0
 804fe46:	d172      	bne.n	804ff2e <Ymodem_Receive+0x136>
        if (pData[PACKET_NUMBER_INDEX] != ((pData[PACKET_CNUMBER_INDEX]) ^ NEGATIVE_BYTE))
 804fe48:	78fb      	ldrb	r3, [r7, #3]
 804fe4a:	78ba      	ldrb	r2, [r7, #2]
 804fe4c:	43db      	mvns	r3, r3
 804fe4e:	b2db      	uxtb	r3, r3
 804fe50:	429a      	cmp	r2, r3
 804fe52:	d16e      	bne.n	804ff32 <Ymodem_Receive+0x13a>
          crc = pData[ packet_size + PACKET_DATA_INDEX ] << 8U;
 804fe54:	197b      	adds	r3, r7, r5
    out ^= 0x1021;
 804fe56:	f241 0e21 	movw	lr, #4129	; 0x1021
          crc = pData[ packet_size + PACKET_DATA_INDEX ] << 8U;
 804fe5a:	791a      	ldrb	r2, [r3, #4]
          crc += pData[ packet_size + PACKET_DATA_INDEX + 1U ];
 804fe5c:	795b      	ldrb	r3, [r3, #5]
 804fe5e:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 804fe62:	4a8a      	ldr	r2, [pc, #552]	; (805008c <Ymodem_Receive+0x294>)
 804fe64:	9301      	str	r3, [sp, #4]
 804fe66:	1c51      	adds	r1, r2, #1
 804fe68:	f10b 33ff 	add.w	r3, fp, #4294967295
 804fe6c:	fa11 f383 	uxtah	r3, r1, r3
      crc = crc_update(crc, *pdata & i);
 804fe70:	f812 cf01 	ldrb.w	ip, [r2, #1]!
 804fe74:	2008      	movs	r0, #8
    for (i = 0x80; i; i >>= 1)
 804fe76:	2180      	movs	r1, #128	; 0x80
  uint16_t xor = crc_in >> 15;
 804fe78:	ea4f 3bd4 	mov.w	fp, r4, lsr #15
  uint16_t out = crc_in << 1;
 804fe7c:	0064      	lsls	r4, r4, #1
 804fe7e:	b2a4      	uxth	r4, r4
  if (incr)
 804fe80:	ea1c 0f01 	tst.w	ip, r1
    out++;
 804fe84:	bf1c      	itt	ne
 804fe86:	3401      	addne	r4, #1
 804fe88:	b2a4      	uxthne	r4, r4
  if (xor)
 804fe8a:	f1bb 0f00 	cmp.w	fp, #0
 804fe8e:	d001      	beq.n	804fe94 <Ymodem_Receive+0x9c>
    out ^= 0x1021;
 804fe90:	ea84 040e 	eor.w	r4, r4, lr
    for (i = 0x80; i; i >>= 1)
 804fe94:	3801      	subs	r0, #1
 804fe96:	ea4f 0151 	mov.w	r1, r1, lsr #1
 804fe9a:	d1ed      	bne.n	804fe78 <Ymodem_Receive+0x80>
  for (crc = 0; size > 0; size--, pdata++)
 804fe9c:	429a      	cmp	r2, r3
 804fe9e:	d1e7      	bne.n	804fe70 <Ymodem_Receive+0x78>
 804fea0:	2310      	movs	r3, #16
    out ^= 0x1021;
 804fea2:	f241 0221 	movw	r2, #4129	; 0x1021
  uint16_t xor = crc_in >> 15;
 804fea6:	0be1      	lsrs	r1, r4, #15
  uint16_t out = crc_in << 1;
 804fea8:	0064      	lsls	r4, r4, #1
 804feaa:	b2a4      	uxth	r4, r4
  if (xor)
 804feac:	b101      	cbz	r1, 804feb0 <Ymodem_Receive+0xb8>
    out ^= 0x1021;
 804feae:	4054      	eors	r4, r2
 804feb0:	3b01      	subs	r3, #1
  for (i = 0; i < 16; i++)
 804feb2:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
 804feb6:	d1f6      	bne.n	804fea6 <Ymodem_Receive+0xae>
          if (crc16(&pData[PACKET_DATA_INDEX], packet_size) != crc)
 804feb8:	9b01      	ldr	r3, [sp, #4]
 804feba:	42a3      	cmp	r3, r4
 804febc:	d139      	bne.n	804ff32 <Ymodem_Receive+0x13a>
              *puSize = filesize;
              file_done = 1U;           /* file reception ended */
              break;
            default:
              /* Normal packet */
              if (m_aPacketData[PACKET_NUMBER_INDEX] != (packets_received & 0xff))
 804febe:	78ba      	ldrb	r2, [r7, #2]
 804fec0:	b2f3      	uxtb	r3, r6
 804fec2:	429a      	cmp	r2, r3
 804fec4:	d17f      	bne.n	804ffc6 <Ymodem_Receive+0x1ce>
                /* Serial_PutByte(NAK); */
              }
              else
              {
                /* first packet : header (file name + file size) */
                if (packets_received == 0U)
 804fec6:	2e00      	cmp	r6, #0
 804fec8:	f040 80b8 	bne.w	805003c <Ymodem_Receive+0x244>
                {
                  /* File name packet */
                  if (m_aPacketData[PACKET_DATA_INDEX] != 0U)
 804fecc:	793b      	ldrb	r3, [r7, #4]
 804fece:	2b00      	cmp	r3, #0
 804fed0:	f040 809b 	bne.w	805000a <Ymodem_Receive+0x212>

                  }
                  /* File header packet is empty, end session */
                  else
                  {
                    Serial_PutByte(ACK);
 804fed4:	2006      	movs	r0, #6
 804fed6:	f7fe f858 	bl	804df8a <Serial_PutByte>
 804feda:	4630      	mov	r0, r6
          break;
      }
    }
  }
  return e_result;
}
 804fedc:	b00d      	add	sp, #52	; 0x34
 804fede:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if ((COM_Receive(&char1, 1U, uTimeout) == HAL_OK) && (char1 == CA))
 804fee2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 804fee6:	2101      	movs	r1, #1
 804fee8:	f10d 0017 	add.w	r0, sp, #23
 804feec:	f7ff ff72 	bl	804fdd4 <COM_Receive>
 804fef0:	4604      	mov	r4, r0
 804fef2:	b9c8      	cbnz	r0, 804ff28 <Ymodem_Receive+0x130>
 804fef4:	f89d 3017 	ldrb.w	r3, [sp, #23]
          packet_size = 2U;                               /* specific packet_size to indicate transmission aborted */
 804fef8:	2b18      	cmp	r3, #24
 804fefa:	bf16      	itet	ne
 804fefc:	2500      	movne	r5, #0
 804fefe:	2502      	moveq	r5, #2
 804ff00:	2401      	movne	r4, #1
 804ff02:	e790      	b.n	804fe26 <Ymodem_Receive+0x2e>
        COM_Receive(&char1, 1U, uTimeout);                /* Ymodem startup sequence : rb ==> 0x72 + 0x62 + 0x0D */
 804ff04:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 804ff08:	2101      	movs	r1, #1
 804ff0a:	f10d 0017 	add.w	r0, sp, #23
 804ff0e:	f7ff ff61 	bl	804fdd4 <COM_Receive>
        COM_Receive(&char1, 1U, uTimeout);
 804ff12:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 804ff16:	2101      	movs	r1, #1
 804ff18:	f10d 0017 	add.w	r0, sp, #23
 804ff1c:	f7ff ff5a 	bl	804fdd4 <COM_Receive>
        packet_size = 3U;                                 /* specific packet_size to indicate transmission started */
 804ff20:	2503      	movs	r5, #3
 804ff22:	e780      	b.n	804fe26 <Ymodem_Receive+0x2e>
        status = HAL_ERROR;
 804ff24:	2401      	movs	r4, #1
 804ff26:	e77a      	b.n	804fe1e <Ymodem_Receive+0x26>
          status = HAL_ERROR;
 804ff28:	2401      	movs	r4, #1
 804ff2a:	e77c      	b.n	804fe26 <Ymodem_Receive+0x2e>
      switch (ReceivePacket(m_aPacketData, &packet_length, DOWNLOAD_TIMEOUT))
 804ff2c:	b17c      	cbz	r4, 804ff4e <Ymodem_Receive+0x156>
 804ff2e:	2c02      	cmp	r4, #2
 804ff30:	d008      	beq.n	804ff44 <Ymodem_Receive+0x14c>
          if (session_begin > 0U)
 804ff32:	f1b9 0f00 	cmp.w	r9, #0
 804ff36:	d001      	beq.n	804ff3c <Ymodem_Receive+0x144>
            errors ++;
 804ff38:	f108 0801 	add.w	r8, r8, #1
          if (errors > MAX_ERRORS)
 804ff3c:	f1b8 0f05 	cmp.w	r8, #5
 804ff40:	f240 8098 	bls.w	8050074 <Ymodem_Receive+0x27c>
          Serial_PutByte(CA);
 804ff44:	2018      	movs	r0, #24
 804ff46:	f7fe f820 	bl	804df8a <Serial_PutByte>
          Serial_PutByte(CA);
 804ff4a:	2018      	movs	r0, #24
 804ff4c:	e00d      	b.n	804ff6a <Ymodem_Receive+0x172>
          switch (packet_length)
 804ff4e:	2d02      	cmp	r5, #2
 804ff50:	d00a      	beq.n	804ff68 <Ymodem_Receive+0x170>
 804ff52:	2d03      	cmp	r5, #3
 804ff54:	d037      	beq.n	804ffc6 <Ymodem_Receive+0x1ce>
 804ff56:	2d00      	cmp	r5, #0
 804ff58:	d1b1      	bne.n	804febe <Ymodem_Receive+0xc6>
              Serial_PutByte(ACK);
 804ff5a:	2006      	movs	r0, #6
 804ff5c:	f7fe f815 	bl	804df8a <Serial_PutByte>
              *puSize = filesize;
 804ff60:	9a02      	ldr	r2, [sp, #8]
 804ff62:	9b06      	ldr	r3, [sp, #24]
 804ff64:	6013      	str	r3, [r2, #0]
 804ff66:	e750      	b.n	804fe0a <Ymodem_Receive+0x12>
              Serial_PutByte(ACK);
 804ff68:	2006      	movs	r0, #6
          Serial_PutByte(CA);
 804ff6a:	f7fe f80e 	bl	804df8a <Serial_PutByte>
          break;
 804ff6e:	e063      	b.n	8050038 <Ymodem_Receive+0x240>
                      m_aFileName[i++] = *file_ptr++;
 804ff70:	5483      	strb	r3, [r0, r2]
 804ff72:	3201      	adds	r2, #1
                    while ((*file_ptr != 0U) && (i < FILE_NAME_LENGTH))
 804ff74:	f811 3b01 	ldrb.w	r3, [r1], #1
 804ff78:	b10b      	cbz	r3, 804ff7e <Ymodem_Receive+0x186>
 804ff7a:	2a40      	cmp	r2, #64	; 0x40
 804ff7c:	d1f8      	bne.n	804ff70 <Ymodem_Receive+0x178>
                    m_aFileName[i++] = '\0';
 804ff7e:	2300      	movs	r3, #0
 804ff80:	5483      	strb	r3, [r0, r2]
 804ff82:	a807      	add	r0, sp, #28
                    while ((*file_ptr != ' ') && (i < FILE_SIZE_LENGTH))
 804ff84:	5cca      	ldrb	r2, [r1, r3]
 804ff86:	2a20      	cmp	r2, #32
 804ff88:	d001      	beq.n	804ff8e <Ymodem_Receive+0x196>
 804ff8a:	2b10      	cmp	r3, #16
 804ff8c:	d141      	bne.n	8050012 <Ymodem_Receive+0x21a>
                    file_size[i++] = '\0';
 804ff8e:	aa0c      	add	r2, sp, #48	; 0x30
 804ff90:	4413      	add	r3, r2
                    Str2Int(file_size, &filesize);
 804ff92:	a906      	add	r1, sp, #24
                    file_size[i++] = '\0';
 804ff94:	2200      	movs	r2, #0
 804ff96:	f803 2c14 	strb.w	r2, [r3, #-20]
                    Str2Int(file_size, &filesize);
 804ff9a:	f7fd ffa8 	bl	804deee <Str2Int>
                    if (appCb->Ymodem_HeaderPktRxCpltCallback((uint32_t) filesize) == HAL_OK)
 804ff9e:	f8da 3000 	ldr.w	r3, [sl]
 804ffa2:	9806      	ldr	r0, [sp, #24]
 804ffa4:	4798      	blx	r3
 804ffa6:	4604      	mov	r4, r0
 804ffa8:	bbb0      	cbnz	r0, 8050018 <Ymodem_Receive+0x220>
                      Serial_PutByte(ACK);
 804ffaa:	2006      	movs	r0, #6
 804ffac:	f7fd ffed 	bl	804df8a <Serial_PutByte>
                      COM_Flush();
 804ffb0:	f7ff ff18 	bl	804fde4 <COM_Flush>
                      Serial_PutByte(CRC16);
 804ffb4:	2043      	movs	r0, #67	; 0x43
                    Serial_PutByte(ACK);
 804ffb6:	f7fd ffe8 	bl	804df8a <Serial_PutByte>
 804ffba:	4620      	mov	r0, r4
                packets_received ++;
 804ffbc:	3601      	adds	r6, #1
                session_begin = 1U;
 804ffbe:	f04f 0901 	mov.w	r9, #1
    while ((file_done == 0U) && (e_result == COM_OK))
 804ffc2:	2800      	cmp	r0, #0
 804ffc4:	d18a      	bne.n	804fedc <Ymodem_Receive+0xe4>
 804ffc6:	f04f 0800 	mov.w	r8, #0
  WRITE_REG(IWDG->KR, IWDG_KEY_RELOAD);
 804ffca:	4b31      	ldr	r3, [pc, #196]	; (8050090 <Ymodem_Receive+0x298>)
 804ffcc:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 804ffd0:	601a      	str	r2, [r3, #0]
  status = (HAL_StatusTypeDef)COM_Receive(&char1, 1, uTimeout);
 804ffd2:	2101      	movs	r1, #1
 804ffd4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 804ffd8:	f10d 0017 	add.w	r0, sp, #23
 804ffdc:	f7ff fefa 	bl	804fdd4 <COM_Receive>
 804ffe0:	4604      	mov	r4, r0
 804ffe2:	4605      	mov	r5, r0
  if (status == HAL_OK)
 804ffe4:	2800      	cmp	r0, #0
 804ffe6:	d1a2      	bne.n	804ff2e <Ymodem_Receive+0x136>
    switch (char1)
 804ffe8:	f89d 3017 	ldrb.w	r3, [sp, #23]
 804ffec:	2b18      	cmp	r3, #24
 804ffee:	f43f af78 	beq.w	804fee2 <Ymodem_Receive+0xea>
 804fff2:	f63f af0c 	bhi.w	804fe0e <Ymodem_Receive+0x16>
 804fff6:	2b02      	cmp	r3, #2
 804fff8:	f43f af13 	beq.w	804fe22 <Ymodem_Receive+0x2a>
 804fffc:	2b04      	cmp	r3, #4
 804fffe:	f43f af0e 	beq.w	804fe1e <Ymodem_Receive+0x26>
 8050002:	2b01      	cmp	r3, #1
 8050004:	d18e      	bne.n	804ff24 <Ymodem_Receive+0x12c>
        packet_size = PACKET_SIZE;
 8050006:	2580      	movs	r5, #128	; 0x80
 8050008:	e70d      	b.n	804fe26 <Ymodem_Receive+0x2e>
 805000a:	4632      	mov	r2, r6
                    file_ptr = m_aPacketData + PACKET_DATA_INDEX;
 805000c:	4921      	ldr	r1, [pc, #132]	; (8050094 <Ymodem_Receive+0x29c>)
 805000e:	4822      	ldr	r0, [pc, #136]	; (8050098 <Ymodem_Receive+0x2a0>)
 8050010:	e7b0      	b.n	804ff74 <Ymodem_Receive+0x17c>
                      file_size[i++] = *file_ptr++;
 8050012:	54c2      	strb	r2, [r0, r3]
 8050014:	3301      	adds	r3, #1
 8050016:	e7b5      	b.n	804ff84 <Ymodem_Receive+0x18c>
                      tmp = CA;
 8050018:	ac0c      	add	r4, sp, #48	; 0x30
 805001a:	2318      	movs	r3, #24
 805001c:	f804 3d1a 	strb.w	r3, [r4, #-26]!
                      COM_Transmit(&tmp, 1U, NAK_TIMEOUT);
 8050020:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8050024:	2101      	movs	r1, #1
 8050026:	4620      	mov	r0, r4
 8050028:	f7ff fecc 	bl	804fdc4 <COM_Transmit>
                      COM_Transmit(&tmp, 1U, NAK_TIMEOUT);
 805002c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8050030:	2101      	movs	r1, #1
 8050032:	4620      	mov	r0, r4
 8050034:	f7ff fec6 	bl	804fdc4 <COM_Transmit>
                session_begin = 1U;
 8050038:	2002      	movs	r0, #2
  return e_result;
 805003a:	e74f      	b.n	804fedc <Ymodem_Receive+0xe4>
                  if (appCb->Ymodem_DataPktRxCpltCallback((uint8_t *) ramsource, uFlashDestination,
 805003c:	f8da 3004 	ldr.w	r3, [sl, #4]
 8050040:	9903      	ldr	r1, [sp, #12]
 8050042:	4814      	ldr	r0, [pc, #80]	; (8050094 <Ymodem_Receive+0x29c>)
 8050044:	462a      	mov	r2, r5
 8050046:	4798      	blx	r3
 8050048:	4604      	mov	r4, r0
 805004a:	b908      	cbnz	r0, 8050050 <Ymodem_Receive+0x258>
                    Serial_PutByte(ACK);
 805004c:	2006      	movs	r0, #6
 805004e:	e7b2      	b.n	804ffb6 <Ymodem_Receive+0x1be>
                    tmp = CA;
 8050050:	ac0c      	add	r4, sp, #48	; 0x30
 8050052:	2318      	movs	r3, #24
 8050054:	f804 3d1a 	strb.w	r3, [r4, #-26]!
                    COM_Transmit(&tmp, 1U, NAK_TIMEOUT);
 8050058:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 805005c:	2101      	movs	r1, #1
 805005e:	4620      	mov	r0, r4
 8050060:	f7ff feb0 	bl	804fdc4 <COM_Transmit>
                    COM_Transmit(&tmp, 1U, NAK_TIMEOUT);
 8050064:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8050068:	2101      	movs	r1, #1
 805006a:	4620      	mov	r0, r4
 805006c:	f7ff feaa 	bl	804fdc4 <COM_Transmit>
                    e_result = COM_ERROR;
 8050070:	2001      	movs	r0, #1
 8050072:	e7a3      	b.n	804ffbc <Ymodem_Receive+0x1c4>
            Serial_PutByte(CRC16); /* Ask for a packet */
 8050074:	2043      	movs	r0, #67	; 0x43
 8050076:	f7fd ff88 	bl	804df8a <Serial_PutByte>
            printf("\b.");         /* Replace C char by . on display console */
 805007a:	4808      	ldr	r0, [pc, #32]	; (805009c <Ymodem_Receive+0x2a4>)
 805007c:	f000 f856 	bl	805012c <iprintf>
 8050080:	e7a3      	b.n	804ffca <Ymodem_Receive+0x1d2>
 8050082:	bf00      	nop
 8050084:	2000e2ac 	.word	0x2000e2ac
 8050088:	2000e2ae 	.word	0x2000e2ae
 805008c:	2000e2af 	.word	0x2000e2af
 8050090:	40003000 	.word	0x40003000
 8050094:	2000e2b0 	.word	0x2000e2b0
 8050098:	20010fd8 	.word	0x20010fd8
 805009c:	08052ac0 	.word	0x08052ac0

080500a0 <__libc_init_array>:
 80500a0:	b570      	push	{r4, r5, r6, lr}
 80500a2:	4e0d      	ldr	r6, [pc, #52]	; (80500d8 <__libc_init_array+0x38>)
 80500a4:	4c0d      	ldr	r4, [pc, #52]	; (80500dc <__libc_init_array+0x3c>)
 80500a6:	1ba4      	subs	r4, r4, r6
 80500a8:	10a4      	asrs	r4, r4, #2
 80500aa:	2500      	movs	r5, #0
 80500ac:	42a5      	cmp	r5, r4
 80500ae:	d109      	bne.n	80500c4 <__libc_init_array+0x24>
 80500b0:	4e0b      	ldr	r6, [pc, #44]	; (80500e0 <__libc_init_array+0x40>)
 80500b2:	4c0c      	ldr	r4, [pc, #48]	; (80500e4 <__libc_init_array+0x44>)
 80500b4:	f001 fb98 	bl	80517e8 <_init>
 80500b8:	1ba4      	subs	r4, r4, r6
 80500ba:	10a4      	asrs	r4, r4, #2
 80500bc:	2500      	movs	r5, #0
 80500be:	42a5      	cmp	r5, r4
 80500c0:	d105      	bne.n	80500ce <__libc_init_array+0x2e>
 80500c2:	bd70      	pop	{r4, r5, r6, pc}
 80500c4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80500c8:	4798      	blx	r3
 80500ca:	3501      	adds	r5, #1
 80500cc:	e7ee      	b.n	80500ac <__libc_init_array+0xc>
 80500ce:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80500d2:	4798      	blx	r3
 80500d4:	3501      	adds	r5, #1
 80500d6:	e7f2      	b.n	80500be <__libc_init_array+0x1e>
 80500d8:	08052b68 	.word	0x08052b68
 80500dc:	08052b68 	.word	0x08052b68
 80500e0:	08052b68 	.word	0x08052b68
 80500e4:	08052b6c 	.word	0x08052b6c

080500e8 <memcmp>:
 80500e8:	b530      	push	{r4, r5, lr}
 80500ea:	2400      	movs	r4, #0
 80500ec:	42a2      	cmp	r2, r4
 80500ee:	d101      	bne.n	80500f4 <memcmp+0xc>
 80500f0:	2000      	movs	r0, #0
 80500f2:	e007      	b.n	8050104 <memcmp+0x1c>
 80500f4:	5d03      	ldrb	r3, [r0, r4]
 80500f6:	3401      	adds	r4, #1
 80500f8:	190d      	adds	r5, r1, r4
 80500fa:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 80500fe:	42ab      	cmp	r3, r5
 8050100:	d0f4      	beq.n	80500ec <memcmp+0x4>
 8050102:	1b58      	subs	r0, r3, r5
 8050104:	bd30      	pop	{r4, r5, pc}

08050106 <memcpy>:
 8050106:	b510      	push	{r4, lr}
 8050108:	1e43      	subs	r3, r0, #1
 805010a:	440a      	add	r2, r1
 805010c:	4291      	cmp	r1, r2
 805010e:	d100      	bne.n	8050112 <memcpy+0xc>
 8050110:	bd10      	pop	{r4, pc}
 8050112:	f811 4b01 	ldrb.w	r4, [r1], #1
 8050116:	f803 4f01 	strb.w	r4, [r3, #1]!
 805011a:	e7f7      	b.n	805010c <memcpy+0x6>

0805011c <memset>:
 805011c:	4402      	add	r2, r0
 805011e:	4603      	mov	r3, r0
 8050120:	4293      	cmp	r3, r2
 8050122:	d100      	bne.n	8050126 <memset+0xa>
 8050124:	4770      	bx	lr
 8050126:	f803 1b01 	strb.w	r1, [r3], #1
 805012a:	e7f9      	b.n	8050120 <memset+0x4>

0805012c <iprintf>:
 805012c:	b40f      	push	{r0, r1, r2, r3}
 805012e:	4b0a      	ldr	r3, [pc, #40]	; (8050158 <iprintf+0x2c>)
 8050130:	b513      	push	{r0, r1, r4, lr}
 8050132:	681c      	ldr	r4, [r3, #0]
 8050134:	b124      	cbz	r4, 8050140 <iprintf+0x14>
 8050136:	69a3      	ldr	r3, [r4, #24]
 8050138:	b913      	cbnz	r3, 8050140 <iprintf+0x14>
 805013a:	4620      	mov	r0, r4
 805013c:	f000 fb0a 	bl	8050754 <__sinit>
 8050140:	ab05      	add	r3, sp, #20
 8050142:	9a04      	ldr	r2, [sp, #16]
 8050144:	68a1      	ldr	r1, [r4, #8]
 8050146:	9301      	str	r3, [sp, #4]
 8050148:	4620      	mov	r0, r4
 805014a:	f000 fe1d 	bl	8050d88 <_vfiprintf_r>
 805014e:	b002      	add	sp, #8
 8050150:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8050154:	b004      	add	sp, #16
 8050156:	4770      	bx	lr
 8050158:	200012a4 	.word	0x200012a4

0805015c <_puts_r>:
 805015c:	b570      	push	{r4, r5, r6, lr}
 805015e:	460e      	mov	r6, r1
 8050160:	4605      	mov	r5, r0
 8050162:	b118      	cbz	r0, 805016c <_puts_r+0x10>
 8050164:	6983      	ldr	r3, [r0, #24]
 8050166:	b90b      	cbnz	r3, 805016c <_puts_r+0x10>
 8050168:	f000 faf4 	bl	8050754 <__sinit>
 805016c:	69ab      	ldr	r3, [r5, #24]
 805016e:	68ac      	ldr	r4, [r5, #8]
 8050170:	b913      	cbnz	r3, 8050178 <_puts_r+0x1c>
 8050172:	4628      	mov	r0, r5
 8050174:	f000 faee 	bl	8050754 <__sinit>
 8050178:	4b23      	ldr	r3, [pc, #140]	; (8050208 <_puts_r+0xac>)
 805017a:	429c      	cmp	r4, r3
 805017c:	d117      	bne.n	80501ae <_puts_r+0x52>
 805017e:	686c      	ldr	r4, [r5, #4]
 8050180:	89a3      	ldrh	r3, [r4, #12]
 8050182:	071b      	lsls	r3, r3, #28
 8050184:	d51d      	bpl.n	80501c2 <_puts_r+0x66>
 8050186:	6923      	ldr	r3, [r4, #16]
 8050188:	b1db      	cbz	r3, 80501c2 <_puts_r+0x66>
 805018a:	3e01      	subs	r6, #1
 805018c:	68a3      	ldr	r3, [r4, #8]
 805018e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8050192:	3b01      	subs	r3, #1
 8050194:	60a3      	str	r3, [r4, #8]
 8050196:	b9e9      	cbnz	r1, 80501d4 <_puts_r+0x78>
 8050198:	2b00      	cmp	r3, #0
 805019a:	da2e      	bge.n	80501fa <_puts_r+0x9e>
 805019c:	4622      	mov	r2, r4
 805019e:	210a      	movs	r1, #10
 80501a0:	4628      	mov	r0, r5
 80501a2:	f000 f927 	bl	80503f4 <__swbuf_r>
 80501a6:	3001      	adds	r0, #1
 80501a8:	d011      	beq.n	80501ce <_puts_r+0x72>
 80501aa:	200a      	movs	r0, #10
 80501ac:	e011      	b.n	80501d2 <_puts_r+0x76>
 80501ae:	4b17      	ldr	r3, [pc, #92]	; (805020c <_puts_r+0xb0>)
 80501b0:	429c      	cmp	r4, r3
 80501b2:	d101      	bne.n	80501b8 <_puts_r+0x5c>
 80501b4:	68ac      	ldr	r4, [r5, #8]
 80501b6:	e7e3      	b.n	8050180 <_puts_r+0x24>
 80501b8:	4b15      	ldr	r3, [pc, #84]	; (8050210 <_puts_r+0xb4>)
 80501ba:	429c      	cmp	r4, r3
 80501bc:	bf08      	it	eq
 80501be:	68ec      	ldreq	r4, [r5, #12]
 80501c0:	e7de      	b.n	8050180 <_puts_r+0x24>
 80501c2:	4621      	mov	r1, r4
 80501c4:	4628      	mov	r0, r5
 80501c6:	f000 f967 	bl	8050498 <__swsetup_r>
 80501ca:	2800      	cmp	r0, #0
 80501cc:	d0dd      	beq.n	805018a <_puts_r+0x2e>
 80501ce:	f04f 30ff 	mov.w	r0, #4294967295
 80501d2:	bd70      	pop	{r4, r5, r6, pc}
 80501d4:	2b00      	cmp	r3, #0
 80501d6:	da04      	bge.n	80501e2 <_puts_r+0x86>
 80501d8:	69a2      	ldr	r2, [r4, #24]
 80501da:	429a      	cmp	r2, r3
 80501dc:	dc06      	bgt.n	80501ec <_puts_r+0x90>
 80501de:	290a      	cmp	r1, #10
 80501e0:	d004      	beq.n	80501ec <_puts_r+0x90>
 80501e2:	6823      	ldr	r3, [r4, #0]
 80501e4:	1c5a      	adds	r2, r3, #1
 80501e6:	6022      	str	r2, [r4, #0]
 80501e8:	7019      	strb	r1, [r3, #0]
 80501ea:	e7cf      	b.n	805018c <_puts_r+0x30>
 80501ec:	4622      	mov	r2, r4
 80501ee:	4628      	mov	r0, r5
 80501f0:	f000 f900 	bl	80503f4 <__swbuf_r>
 80501f4:	3001      	adds	r0, #1
 80501f6:	d1c9      	bne.n	805018c <_puts_r+0x30>
 80501f8:	e7e9      	b.n	80501ce <_puts_r+0x72>
 80501fa:	6823      	ldr	r3, [r4, #0]
 80501fc:	200a      	movs	r0, #10
 80501fe:	1c5a      	adds	r2, r3, #1
 8050200:	6022      	str	r2, [r4, #0]
 8050202:	7018      	strb	r0, [r3, #0]
 8050204:	e7e5      	b.n	80501d2 <_puts_r+0x76>
 8050206:	bf00      	nop
 8050208:	08052ae8 	.word	0x08052ae8
 805020c:	08052b08 	.word	0x08052b08
 8050210:	08052ac8 	.word	0x08052ac8

08050214 <puts>:
 8050214:	4b02      	ldr	r3, [pc, #8]	; (8050220 <puts+0xc>)
 8050216:	4601      	mov	r1, r0
 8050218:	6818      	ldr	r0, [r3, #0]
 805021a:	f7ff bf9f 	b.w	805015c <_puts_r>
 805021e:	bf00      	nop
 8050220:	200012a4 	.word	0x200012a4

08050224 <setvbuf>:
 8050224:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8050228:	461d      	mov	r5, r3
 805022a:	4b51      	ldr	r3, [pc, #324]	; (8050370 <setvbuf+0x14c>)
 805022c:	681e      	ldr	r6, [r3, #0]
 805022e:	4604      	mov	r4, r0
 8050230:	460f      	mov	r7, r1
 8050232:	4690      	mov	r8, r2
 8050234:	b126      	cbz	r6, 8050240 <setvbuf+0x1c>
 8050236:	69b3      	ldr	r3, [r6, #24]
 8050238:	b913      	cbnz	r3, 8050240 <setvbuf+0x1c>
 805023a:	4630      	mov	r0, r6
 805023c:	f000 fa8a 	bl	8050754 <__sinit>
 8050240:	4b4c      	ldr	r3, [pc, #304]	; (8050374 <setvbuf+0x150>)
 8050242:	429c      	cmp	r4, r3
 8050244:	d152      	bne.n	80502ec <setvbuf+0xc8>
 8050246:	6874      	ldr	r4, [r6, #4]
 8050248:	f1b8 0f02 	cmp.w	r8, #2
 805024c:	d006      	beq.n	805025c <setvbuf+0x38>
 805024e:	f1b8 0f01 	cmp.w	r8, #1
 8050252:	f200 8089 	bhi.w	8050368 <setvbuf+0x144>
 8050256:	2d00      	cmp	r5, #0
 8050258:	f2c0 8086 	blt.w	8050368 <setvbuf+0x144>
 805025c:	4621      	mov	r1, r4
 805025e:	4630      	mov	r0, r6
 8050260:	f000 fa0e 	bl	8050680 <_fflush_r>
 8050264:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8050266:	b141      	cbz	r1, 805027a <setvbuf+0x56>
 8050268:	f104 0344 	add.w	r3, r4, #68	; 0x44
 805026c:	4299      	cmp	r1, r3
 805026e:	d002      	beq.n	8050276 <setvbuf+0x52>
 8050270:	4630      	mov	r0, r6
 8050272:	f000 fb65 	bl	8050940 <_free_r>
 8050276:	2300      	movs	r3, #0
 8050278:	6363      	str	r3, [r4, #52]	; 0x34
 805027a:	2300      	movs	r3, #0
 805027c:	61a3      	str	r3, [r4, #24]
 805027e:	6063      	str	r3, [r4, #4]
 8050280:	89a3      	ldrh	r3, [r4, #12]
 8050282:	061b      	lsls	r3, r3, #24
 8050284:	d503      	bpl.n	805028e <setvbuf+0x6a>
 8050286:	6921      	ldr	r1, [r4, #16]
 8050288:	4630      	mov	r0, r6
 805028a:	f000 fb59 	bl	8050940 <_free_r>
 805028e:	89a3      	ldrh	r3, [r4, #12]
 8050290:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8050294:	f023 0303 	bic.w	r3, r3, #3
 8050298:	f1b8 0f02 	cmp.w	r8, #2
 805029c:	81a3      	strh	r3, [r4, #12]
 805029e:	d05d      	beq.n	805035c <setvbuf+0x138>
 80502a0:	ab01      	add	r3, sp, #4
 80502a2:	466a      	mov	r2, sp
 80502a4:	4621      	mov	r1, r4
 80502a6:	4630      	mov	r0, r6
 80502a8:	f000 fade 	bl	8050868 <__swhatbuf_r>
 80502ac:	89a3      	ldrh	r3, [r4, #12]
 80502ae:	4318      	orrs	r0, r3
 80502b0:	81a0      	strh	r0, [r4, #12]
 80502b2:	bb2d      	cbnz	r5, 8050300 <setvbuf+0xdc>
 80502b4:	9d00      	ldr	r5, [sp, #0]
 80502b6:	4628      	mov	r0, r5
 80502b8:	f000 fb3a 	bl	8050930 <malloc>
 80502bc:	4607      	mov	r7, r0
 80502be:	2800      	cmp	r0, #0
 80502c0:	d14e      	bne.n	8050360 <setvbuf+0x13c>
 80502c2:	f8dd 9000 	ldr.w	r9, [sp]
 80502c6:	45a9      	cmp	r9, r5
 80502c8:	d13c      	bne.n	8050344 <setvbuf+0x120>
 80502ca:	f04f 30ff 	mov.w	r0, #4294967295
 80502ce:	89a3      	ldrh	r3, [r4, #12]
 80502d0:	f043 0302 	orr.w	r3, r3, #2
 80502d4:	81a3      	strh	r3, [r4, #12]
 80502d6:	2300      	movs	r3, #0
 80502d8:	60a3      	str	r3, [r4, #8]
 80502da:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80502de:	6023      	str	r3, [r4, #0]
 80502e0:	6123      	str	r3, [r4, #16]
 80502e2:	2301      	movs	r3, #1
 80502e4:	6163      	str	r3, [r4, #20]
 80502e6:	b003      	add	sp, #12
 80502e8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80502ec:	4b22      	ldr	r3, [pc, #136]	; (8050378 <setvbuf+0x154>)
 80502ee:	429c      	cmp	r4, r3
 80502f0:	d101      	bne.n	80502f6 <setvbuf+0xd2>
 80502f2:	68b4      	ldr	r4, [r6, #8]
 80502f4:	e7a8      	b.n	8050248 <setvbuf+0x24>
 80502f6:	4b21      	ldr	r3, [pc, #132]	; (805037c <setvbuf+0x158>)
 80502f8:	429c      	cmp	r4, r3
 80502fa:	bf08      	it	eq
 80502fc:	68f4      	ldreq	r4, [r6, #12]
 80502fe:	e7a3      	b.n	8050248 <setvbuf+0x24>
 8050300:	2f00      	cmp	r7, #0
 8050302:	d0d8      	beq.n	80502b6 <setvbuf+0x92>
 8050304:	69b3      	ldr	r3, [r6, #24]
 8050306:	b913      	cbnz	r3, 805030e <setvbuf+0xea>
 8050308:	4630      	mov	r0, r6
 805030a:	f000 fa23 	bl	8050754 <__sinit>
 805030e:	f1b8 0f01 	cmp.w	r8, #1
 8050312:	bf08      	it	eq
 8050314:	89a3      	ldrheq	r3, [r4, #12]
 8050316:	6027      	str	r7, [r4, #0]
 8050318:	bf04      	itt	eq
 805031a:	f043 0301 	orreq.w	r3, r3, #1
 805031e:	81a3      	strheq	r3, [r4, #12]
 8050320:	89a3      	ldrh	r3, [r4, #12]
 8050322:	f013 0008 	ands.w	r0, r3, #8
 8050326:	e9c4 7504 	strd	r7, r5, [r4, #16]
 805032a:	d01b      	beq.n	8050364 <setvbuf+0x140>
 805032c:	f013 0001 	ands.w	r0, r3, #1
 8050330:	bf18      	it	ne
 8050332:	426d      	negne	r5, r5
 8050334:	f04f 0300 	mov.w	r3, #0
 8050338:	bf1d      	ittte	ne
 805033a:	60a3      	strne	r3, [r4, #8]
 805033c:	61a5      	strne	r5, [r4, #24]
 805033e:	4618      	movne	r0, r3
 8050340:	60a5      	streq	r5, [r4, #8]
 8050342:	e7d0      	b.n	80502e6 <setvbuf+0xc2>
 8050344:	4648      	mov	r0, r9
 8050346:	f000 faf3 	bl	8050930 <malloc>
 805034a:	4607      	mov	r7, r0
 805034c:	2800      	cmp	r0, #0
 805034e:	d0bc      	beq.n	80502ca <setvbuf+0xa6>
 8050350:	89a3      	ldrh	r3, [r4, #12]
 8050352:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8050356:	81a3      	strh	r3, [r4, #12]
 8050358:	464d      	mov	r5, r9
 805035a:	e7d3      	b.n	8050304 <setvbuf+0xe0>
 805035c:	2000      	movs	r0, #0
 805035e:	e7b6      	b.n	80502ce <setvbuf+0xaa>
 8050360:	46a9      	mov	r9, r5
 8050362:	e7f5      	b.n	8050350 <setvbuf+0x12c>
 8050364:	60a0      	str	r0, [r4, #8]
 8050366:	e7be      	b.n	80502e6 <setvbuf+0xc2>
 8050368:	f04f 30ff 	mov.w	r0, #4294967295
 805036c:	e7bb      	b.n	80502e6 <setvbuf+0xc2>
 805036e:	bf00      	nop
 8050370:	200012a4 	.word	0x200012a4
 8050374:	08052ae8 	.word	0x08052ae8
 8050378:	08052b08 	.word	0x08052b08
 805037c:	08052ac8 	.word	0x08052ac8

08050380 <_vsniprintf_r>:
 8050380:	b530      	push	{r4, r5, lr}
 8050382:	1e14      	subs	r4, r2, #0
 8050384:	4605      	mov	r5, r0
 8050386:	b09b      	sub	sp, #108	; 0x6c
 8050388:	4618      	mov	r0, r3
 805038a:	da05      	bge.n	8050398 <_vsniprintf_r+0x18>
 805038c:	238b      	movs	r3, #139	; 0x8b
 805038e:	602b      	str	r3, [r5, #0]
 8050390:	f04f 30ff 	mov.w	r0, #4294967295
 8050394:	b01b      	add	sp, #108	; 0x6c
 8050396:	bd30      	pop	{r4, r5, pc}
 8050398:	f44f 7302 	mov.w	r3, #520	; 0x208
 805039c:	f8ad 300c 	strh.w	r3, [sp, #12]
 80503a0:	bf14      	ite	ne
 80503a2:	f104 33ff 	addne.w	r3, r4, #4294967295
 80503a6:	4623      	moveq	r3, r4
 80503a8:	9302      	str	r3, [sp, #8]
 80503aa:	9305      	str	r3, [sp, #20]
 80503ac:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80503b0:	9100      	str	r1, [sp, #0]
 80503b2:	9104      	str	r1, [sp, #16]
 80503b4:	f8ad 300e 	strh.w	r3, [sp, #14]
 80503b8:	4602      	mov	r2, r0
 80503ba:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80503bc:	4669      	mov	r1, sp
 80503be:	4628      	mov	r0, r5
 80503c0:	f000 fbc0 	bl	8050b44 <_svfiprintf_r>
 80503c4:	1c43      	adds	r3, r0, #1
 80503c6:	bfbc      	itt	lt
 80503c8:	238b      	movlt	r3, #139	; 0x8b
 80503ca:	602b      	strlt	r3, [r5, #0]
 80503cc:	2c00      	cmp	r4, #0
 80503ce:	d0e1      	beq.n	8050394 <_vsniprintf_r+0x14>
 80503d0:	9b00      	ldr	r3, [sp, #0]
 80503d2:	2200      	movs	r2, #0
 80503d4:	701a      	strb	r2, [r3, #0]
 80503d6:	e7dd      	b.n	8050394 <_vsniprintf_r+0x14>

080503d8 <vsniprintf>:
 80503d8:	b507      	push	{r0, r1, r2, lr}
 80503da:	9300      	str	r3, [sp, #0]
 80503dc:	4613      	mov	r3, r2
 80503de:	460a      	mov	r2, r1
 80503e0:	4601      	mov	r1, r0
 80503e2:	4803      	ldr	r0, [pc, #12]	; (80503f0 <vsniprintf+0x18>)
 80503e4:	6800      	ldr	r0, [r0, #0]
 80503e6:	f7ff ffcb 	bl	8050380 <_vsniprintf_r>
 80503ea:	b003      	add	sp, #12
 80503ec:	f85d fb04 	ldr.w	pc, [sp], #4
 80503f0:	200012a4 	.word	0x200012a4

080503f4 <__swbuf_r>:
 80503f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80503f6:	460e      	mov	r6, r1
 80503f8:	4614      	mov	r4, r2
 80503fa:	4605      	mov	r5, r0
 80503fc:	b118      	cbz	r0, 8050406 <__swbuf_r+0x12>
 80503fe:	6983      	ldr	r3, [r0, #24]
 8050400:	b90b      	cbnz	r3, 8050406 <__swbuf_r+0x12>
 8050402:	f000 f9a7 	bl	8050754 <__sinit>
 8050406:	4b21      	ldr	r3, [pc, #132]	; (805048c <__swbuf_r+0x98>)
 8050408:	429c      	cmp	r4, r3
 805040a:	d12a      	bne.n	8050462 <__swbuf_r+0x6e>
 805040c:	686c      	ldr	r4, [r5, #4]
 805040e:	69a3      	ldr	r3, [r4, #24]
 8050410:	60a3      	str	r3, [r4, #8]
 8050412:	89a3      	ldrh	r3, [r4, #12]
 8050414:	071a      	lsls	r2, r3, #28
 8050416:	d52e      	bpl.n	8050476 <__swbuf_r+0x82>
 8050418:	6923      	ldr	r3, [r4, #16]
 805041a:	b363      	cbz	r3, 8050476 <__swbuf_r+0x82>
 805041c:	6923      	ldr	r3, [r4, #16]
 805041e:	6820      	ldr	r0, [r4, #0]
 8050420:	1ac0      	subs	r0, r0, r3
 8050422:	6963      	ldr	r3, [r4, #20]
 8050424:	b2f6      	uxtb	r6, r6
 8050426:	4283      	cmp	r3, r0
 8050428:	4637      	mov	r7, r6
 805042a:	dc04      	bgt.n	8050436 <__swbuf_r+0x42>
 805042c:	4621      	mov	r1, r4
 805042e:	4628      	mov	r0, r5
 8050430:	f000 f926 	bl	8050680 <_fflush_r>
 8050434:	bb28      	cbnz	r0, 8050482 <__swbuf_r+0x8e>
 8050436:	68a3      	ldr	r3, [r4, #8]
 8050438:	3b01      	subs	r3, #1
 805043a:	60a3      	str	r3, [r4, #8]
 805043c:	6823      	ldr	r3, [r4, #0]
 805043e:	1c5a      	adds	r2, r3, #1
 8050440:	6022      	str	r2, [r4, #0]
 8050442:	701e      	strb	r6, [r3, #0]
 8050444:	6963      	ldr	r3, [r4, #20]
 8050446:	3001      	adds	r0, #1
 8050448:	4283      	cmp	r3, r0
 805044a:	d004      	beq.n	8050456 <__swbuf_r+0x62>
 805044c:	89a3      	ldrh	r3, [r4, #12]
 805044e:	07db      	lsls	r3, r3, #31
 8050450:	d519      	bpl.n	8050486 <__swbuf_r+0x92>
 8050452:	2e0a      	cmp	r6, #10
 8050454:	d117      	bne.n	8050486 <__swbuf_r+0x92>
 8050456:	4621      	mov	r1, r4
 8050458:	4628      	mov	r0, r5
 805045a:	f000 f911 	bl	8050680 <_fflush_r>
 805045e:	b190      	cbz	r0, 8050486 <__swbuf_r+0x92>
 8050460:	e00f      	b.n	8050482 <__swbuf_r+0x8e>
 8050462:	4b0b      	ldr	r3, [pc, #44]	; (8050490 <__swbuf_r+0x9c>)
 8050464:	429c      	cmp	r4, r3
 8050466:	d101      	bne.n	805046c <__swbuf_r+0x78>
 8050468:	68ac      	ldr	r4, [r5, #8]
 805046a:	e7d0      	b.n	805040e <__swbuf_r+0x1a>
 805046c:	4b09      	ldr	r3, [pc, #36]	; (8050494 <__swbuf_r+0xa0>)
 805046e:	429c      	cmp	r4, r3
 8050470:	bf08      	it	eq
 8050472:	68ec      	ldreq	r4, [r5, #12]
 8050474:	e7cb      	b.n	805040e <__swbuf_r+0x1a>
 8050476:	4621      	mov	r1, r4
 8050478:	4628      	mov	r0, r5
 805047a:	f000 f80d 	bl	8050498 <__swsetup_r>
 805047e:	2800      	cmp	r0, #0
 8050480:	d0cc      	beq.n	805041c <__swbuf_r+0x28>
 8050482:	f04f 37ff 	mov.w	r7, #4294967295
 8050486:	4638      	mov	r0, r7
 8050488:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 805048a:	bf00      	nop
 805048c:	08052ae8 	.word	0x08052ae8
 8050490:	08052b08 	.word	0x08052b08
 8050494:	08052ac8 	.word	0x08052ac8

08050498 <__swsetup_r>:
 8050498:	4b32      	ldr	r3, [pc, #200]	; (8050564 <__swsetup_r+0xcc>)
 805049a:	b570      	push	{r4, r5, r6, lr}
 805049c:	681d      	ldr	r5, [r3, #0]
 805049e:	4606      	mov	r6, r0
 80504a0:	460c      	mov	r4, r1
 80504a2:	b125      	cbz	r5, 80504ae <__swsetup_r+0x16>
 80504a4:	69ab      	ldr	r3, [r5, #24]
 80504a6:	b913      	cbnz	r3, 80504ae <__swsetup_r+0x16>
 80504a8:	4628      	mov	r0, r5
 80504aa:	f000 f953 	bl	8050754 <__sinit>
 80504ae:	4b2e      	ldr	r3, [pc, #184]	; (8050568 <__swsetup_r+0xd0>)
 80504b0:	429c      	cmp	r4, r3
 80504b2:	d10f      	bne.n	80504d4 <__swsetup_r+0x3c>
 80504b4:	686c      	ldr	r4, [r5, #4]
 80504b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80504ba:	b29a      	uxth	r2, r3
 80504bc:	0715      	lsls	r5, r2, #28
 80504be:	d42c      	bmi.n	805051a <__swsetup_r+0x82>
 80504c0:	06d0      	lsls	r0, r2, #27
 80504c2:	d411      	bmi.n	80504e8 <__swsetup_r+0x50>
 80504c4:	2209      	movs	r2, #9
 80504c6:	6032      	str	r2, [r6, #0]
 80504c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80504cc:	81a3      	strh	r3, [r4, #12]
 80504ce:	f04f 30ff 	mov.w	r0, #4294967295
 80504d2:	e03e      	b.n	8050552 <__swsetup_r+0xba>
 80504d4:	4b25      	ldr	r3, [pc, #148]	; (805056c <__swsetup_r+0xd4>)
 80504d6:	429c      	cmp	r4, r3
 80504d8:	d101      	bne.n	80504de <__swsetup_r+0x46>
 80504da:	68ac      	ldr	r4, [r5, #8]
 80504dc:	e7eb      	b.n	80504b6 <__swsetup_r+0x1e>
 80504de:	4b24      	ldr	r3, [pc, #144]	; (8050570 <__swsetup_r+0xd8>)
 80504e0:	429c      	cmp	r4, r3
 80504e2:	bf08      	it	eq
 80504e4:	68ec      	ldreq	r4, [r5, #12]
 80504e6:	e7e6      	b.n	80504b6 <__swsetup_r+0x1e>
 80504e8:	0751      	lsls	r1, r2, #29
 80504ea:	d512      	bpl.n	8050512 <__swsetup_r+0x7a>
 80504ec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80504ee:	b141      	cbz	r1, 8050502 <__swsetup_r+0x6a>
 80504f0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80504f4:	4299      	cmp	r1, r3
 80504f6:	d002      	beq.n	80504fe <__swsetup_r+0x66>
 80504f8:	4630      	mov	r0, r6
 80504fa:	f000 fa21 	bl	8050940 <_free_r>
 80504fe:	2300      	movs	r3, #0
 8050500:	6363      	str	r3, [r4, #52]	; 0x34
 8050502:	89a3      	ldrh	r3, [r4, #12]
 8050504:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8050508:	81a3      	strh	r3, [r4, #12]
 805050a:	2300      	movs	r3, #0
 805050c:	6063      	str	r3, [r4, #4]
 805050e:	6923      	ldr	r3, [r4, #16]
 8050510:	6023      	str	r3, [r4, #0]
 8050512:	89a3      	ldrh	r3, [r4, #12]
 8050514:	f043 0308 	orr.w	r3, r3, #8
 8050518:	81a3      	strh	r3, [r4, #12]
 805051a:	6923      	ldr	r3, [r4, #16]
 805051c:	b94b      	cbnz	r3, 8050532 <__swsetup_r+0x9a>
 805051e:	89a3      	ldrh	r3, [r4, #12]
 8050520:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8050524:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8050528:	d003      	beq.n	8050532 <__swsetup_r+0x9a>
 805052a:	4621      	mov	r1, r4
 805052c:	4630      	mov	r0, r6
 805052e:	f000 f9bf 	bl	80508b0 <__smakebuf_r>
 8050532:	89a2      	ldrh	r2, [r4, #12]
 8050534:	f012 0301 	ands.w	r3, r2, #1
 8050538:	d00c      	beq.n	8050554 <__swsetup_r+0xbc>
 805053a:	2300      	movs	r3, #0
 805053c:	60a3      	str	r3, [r4, #8]
 805053e:	6963      	ldr	r3, [r4, #20]
 8050540:	425b      	negs	r3, r3
 8050542:	61a3      	str	r3, [r4, #24]
 8050544:	6923      	ldr	r3, [r4, #16]
 8050546:	b953      	cbnz	r3, 805055e <__swsetup_r+0xc6>
 8050548:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 805054c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8050550:	d1ba      	bne.n	80504c8 <__swsetup_r+0x30>
 8050552:	bd70      	pop	{r4, r5, r6, pc}
 8050554:	0792      	lsls	r2, r2, #30
 8050556:	bf58      	it	pl
 8050558:	6963      	ldrpl	r3, [r4, #20]
 805055a:	60a3      	str	r3, [r4, #8]
 805055c:	e7f2      	b.n	8050544 <__swsetup_r+0xac>
 805055e:	2000      	movs	r0, #0
 8050560:	e7f7      	b.n	8050552 <__swsetup_r+0xba>
 8050562:	bf00      	nop
 8050564:	200012a4 	.word	0x200012a4
 8050568:	08052ae8 	.word	0x08052ae8
 805056c:	08052b08 	.word	0x08052b08
 8050570:	08052ac8 	.word	0x08052ac8

08050574 <__sflush_r>:
 8050574:	898a      	ldrh	r2, [r1, #12]
 8050576:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 805057a:	4605      	mov	r5, r0
 805057c:	0710      	lsls	r0, r2, #28
 805057e:	460c      	mov	r4, r1
 8050580:	d458      	bmi.n	8050634 <__sflush_r+0xc0>
 8050582:	684b      	ldr	r3, [r1, #4]
 8050584:	2b00      	cmp	r3, #0
 8050586:	dc05      	bgt.n	8050594 <__sflush_r+0x20>
 8050588:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 805058a:	2b00      	cmp	r3, #0
 805058c:	dc02      	bgt.n	8050594 <__sflush_r+0x20>
 805058e:	2000      	movs	r0, #0
 8050590:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8050594:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8050596:	2e00      	cmp	r6, #0
 8050598:	d0f9      	beq.n	805058e <__sflush_r+0x1a>
 805059a:	2300      	movs	r3, #0
 805059c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80505a0:	682f      	ldr	r7, [r5, #0]
 80505a2:	6a21      	ldr	r1, [r4, #32]
 80505a4:	602b      	str	r3, [r5, #0]
 80505a6:	d032      	beq.n	805060e <__sflush_r+0x9a>
 80505a8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80505aa:	89a3      	ldrh	r3, [r4, #12]
 80505ac:	075a      	lsls	r2, r3, #29
 80505ae:	d505      	bpl.n	80505bc <__sflush_r+0x48>
 80505b0:	6863      	ldr	r3, [r4, #4]
 80505b2:	1ac0      	subs	r0, r0, r3
 80505b4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80505b6:	b10b      	cbz	r3, 80505bc <__sflush_r+0x48>
 80505b8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80505ba:	1ac0      	subs	r0, r0, r3
 80505bc:	2300      	movs	r3, #0
 80505be:	4602      	mov	r2, r0
 80505c0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80505c2:	6a21      	ldr	r1, [r4, #32]
 80505c4:	4628      	mov	r0, r5
 80505c6:	47b0      	blx	r6
 80505c8:	1c43      	adds	r3, r0, #1
 80505ca:	89a3      	ldrh	r3, [r4, #12]
 80505cc:	d106      	bne.n	80505dc <__sflush_r+0x68>
 80505ce:	6829      	ldr	r1, [r5, #0]
 80505d0:	291d      	cmp	r1, #29
 80505d2:	d848      	bhi.n	8050666 <__sflush_r+0xf2>
 80505d4:	4a29      	ldr	r2, [pc, #164]	; (805067c <__sflush_r+0x108>)
 80505d6:	40ca      	lsrs	r2, r1
 80505d8:	07d6      	lsls	r6, r2, #31
 80505da:	d544      	bpl.n	8050666 <__sflush_r+0xf2>
 80505dc:	2200      	movs	r2, #0
 80505de:	6062      	str	r2, [r4, #4]
 80505e0:	04d9      	lsls	r1, r3, #19
 80505e2:	6922      	ldr	r2, [r4, #16]
 80505e4:	6022      	str	r2, [r4, #0]
 80505e6:	d504      	bpl.n	80505f2 <__sflush_r+0x7e>
 80505e8:	1c42      	adds	r2, r0, #1
 80505ea:	d101      	bne.n	80505f0 <__sflush_r+0x7c>
 80505ec:	682b      	ldr	r3, [r5, #0]
 80505ee:	b903      	cbnz	r3, 80505f2 <__sflush_r+0x7e>
 80505f0:	6560      	str	r0, [r4, #84]	; 0x54
 80505f2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80505f4:	602f      	str	r7, [r5, #0]
 80505f6:	2900      	cmp	r1, #0
 80505f8:	d0c9      	beq.n	805058e <__sflush_r+0x1a>
 80505fa:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80505fe:	4299      	cmp	r1, r3
 8050600:	d002      	beq.n	8050608 <__sflush_r+0x94>
 8050602:	4628      	mov	r0, r5
 8050604:	f000 f99c 	bl	8050940 <_free_r>
 8050608:	2000      	movs	r0, #0
 805060a:	6360      	str	r0, [r4, #52]	; 0x34
 805060c:	e7c0      	b.n	8050590 <__sflush_r+0x1c>
 805060e:	2301      	movs	r3, #1
 8050610:	4628      	mov	r0, r5
 8050612:	47b0      	blx	r6
 8050614:	1c41      	adds	r1, r0, #1
 8050616:	d1c8      	bne.n	80505aa <__sflush_r+0x36>
 8050618:	682b      	ldr	r3, [r5, #0]
 805061a:	2b00      	cmp	r3, #0
 805061c:	d0c5      	beq.n	80505aa <__sflush_r+0x36>
 805061e:	2b1d      	cmp	r3, #29
 8050620:	d001      	beq.n	8050626 <__sflush_r+0xb2>
 8050622:	2b16      	cmp	r3, #22
 8050624:	d101      	bne.n	805062a <__sflush_r+0xb6>
 8050626:	602f      	str	r7, [r5, #0]
 8050628:	e7b1      	b.n	805058e <__sflush_r+0x1a>
 805062a:	89a3      	ldrh	r3, [r4, #12]
 805062c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8050630:	81a3      	strh	r3, [r4, #12]
 8050632:	e7ad      	b.n	8050590 <__sflush_r+0x1c>
 8050634:	690f      	ldr	r7, [r1, #16]
 8050636:	2f00      	cmp	r7, #0
 8050638:	d0a9      	beq.n	805058e <__sflush_r+0x1a>
 805063a:	0793      	lsls	r3, r2, #30
 805063c:	680e      	ldr	r6, [r1, #0]
 805063e:	bf08      	it	eq
 8050640:	694b      	ldreq	r3, [r1, #20]
 8050642:	600f      	str	r7, [r1, #0]
 8050644:	bf18      	it	ne
 8050646:	2300      	movne	r3, #0
 8050648:	eba6 0807 	sub.w	r8, r6, r7
 805064c:	608b      	str	r3, [r1, #8]
 805064e:	f1b8 0f00 	cmp.w	r8, #0
 8050652:	dd9c      	ble.n	805058e <__sflush_r+0x1a>
 8050654:	4643      	mov	r3, r8
 8050656:	463a      	mov	r2, r7
 8050658:	6a21      	ldr	r1, [r4, #32]
 805065a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 805065c:	4628      	mov	r0, r5
 805065e:	47b0      	blx	r6
 8050660:	2800      	cmp	r0, #0
 8050662:	dc06      	bgt.n	8050672 <__sflush_r+0xfe>
 8050664:	89a3      	ldrh	r3, [r4, #12]
 8050666:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 805066a:	81a3      	strh	r3, [r4, #12]
 805066c:	f04f 30ff 	mov.w	r0, #4294967295
 8050670:	e78e      	b.n	8050590 <__sflush_r+0x1c>
 8050672:	4407      	add	r7, r0
 8050674:	eba8 0800 	sub.w	r8, r8, r0
 8050678:	e7e9      	b.n	805064e <__sflush_r+0xda>
 805067a:	bf00      	nop
 805067c:	20400001 	.word	0x20400001

08050680 <_fflush_r>:
 8050680:	b538      	push	{r3, r4, r5, lr}
 8050682:	690b      	ldr	r3, [r1, #16]
 8050684:	4605      	mov	r5, r0
 8050686:	460c      	mov	r4, r1
 8050688:	b1db      	cbz	r3, 80506c2 <_fflush_r+0x42>
 805068a:	b118      	cbz	r0, 8050694 <_fflush_r+0x14>
 805068c:	6983      	ldr	r3, [r0, #24]
 805068e:	b90b      	cbnz	r3, 8050694 <_fflush_r+0x14>
 8050690:	f000 f860 	bl	8050754 <__sinit>
 8050694:	4b0c      	ldr	r3, [pc, #48]	; (80506c8 <_fflush_r+0x48>)
 8050696:	429c      	cmp	r4, r3
 8050698:	d109      	bne.n	80506ae <_fflush_r+0x2e>
 805069a:	686c      	ldr	r4, [r5, #4]
 805069c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80506a0:	b17b      	cbz	r3, 80506c2 <_fflush_r+0x42>
 80506a2:	4621      	mov	r1, r4
 80506a4:	4628      	mov	r0, r5
 80506a6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80506aa:	f7ff bf63 	b.w	8050574 <__sflush_r>
 80506ae:	4b07      	ldr	r3, [pc, #28]	; (80506cc <_fflush_r+0x4c>)
 80506b0:	429c      	cmp	r4, r3
 80506b2:	d101      	bne.n	80506b8 <_fflush_r+0x38>
 80506b4:	68ac      	ldr	r4, [r5, #8]
 80506b6:	e7f1      	b.n	805069c <_fflush_r+0x1c>
 80506b8:	4b05      	ldr	r3, [pc, #20]	; (80506d0 <_fflush_r+0x50>)
 80506ba:	429c      	cmp	r4, r3
 80506bc:	bf08      	it	eq
 80506be:	68ec      	ldreq	r4, [r5, #12]
 80506c0:	e7ec      	b.n	805069c <_fflush_r+0x1c>
 80506c2:	2000      	movs	r0, #0
 80506c4:	bd38      	pop	{r3, r4, r5, pc}
 80506c6:	bf00      	nop
 80506c8:	08052ae8 	.word	0x08052ae8
 80506cc:	08052b08 	.word	0x08052b08
 80506d0:	08052ac8 	.word	0x08052ac8

080506d4 <std>:
 80506d4:	2300      	movs	r3, #0
 80506d6:	b510      	push	{r4, lr}
 80506d8:	4604      	mov	r4, r0
 80506da:	e9c0 3300 	strd	r3, r3, [r0]
 80506de:	6083      	str	r3, [r0, #8]
 80506e0:	8181      	strh	r1, [r0, #12]
 80506e2:	6643      	str	r3, [r0, #100]	; 0x64
 80506e4:	81c2      	strh	r2, [r0, #14]
 80506e6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80506ea:	6183      	str	r3, [r0, #24]
 80506ec:	4619      	mov	r1, r3
 80506ee:	2208      	movs	r2, #8
 80506f0:	305c      	adds	r0, #92	; 0x5c
 80506f2:	f7ff fd13 	bl	805011c <memset>
 80506f6:	4b05      	ldr	r3, [pc, #20]	; (805070c <std+0x38>)
 80506f8:	6263      	str	r3, [r4, #36]	; 0x24
 80506fa:	4b05      	ldr	r3, [pc, #20]	; (8050710 <std+0x3c>)
 80506fc:	62a3      	str	r3, [r4, #40]	; 0x28
 80506fe:	4b05      	ldr	r3, [pc, #20]	; (8050714 <std+0x40>)
 8050700:	62e3      	str	r3, [r4, #44]	; 0x2c
 8050702:	4b05      	ldr	r3, [pc, #20]	; (8050718 <std+0x44>)
 8050704:	6224      	str	r4, [r4, #32]
 8050706:	6323      	str	r3, [r4, #48]	; 0x30
 8050708:	bd10      	pop	{r4, pc}
 805070a:	bf00      	nop
 805070c:	080512e5 	.word	0x080512e5
 8050710:	08051307 	.word	0x08051307
 8050714:	0805133f 	.word	0x0805133f
 8050718:	08051363 	.word	0x08051363

0805071c <_cleanup_r>:
 805071c:	4901      	ldr	r1, [pc, #4]	; (8050724 <_cleanup_r+0x8>)
 805071e:	f000 b885 	b.w	805082c <_fwalk_reent>
 8050722:	bf00      	nop
 8050724:	08050681 	.word	0x08050681

08050728 <__sfmoreglue>:
 8050728:	b570      	push	{r4, r5, r6, lr}
 805072a:	1e4a      	subs	r2, r1, #1
 805072c:	2568      	movs	r5, #104	; 0x68
 805072e:	4355      	muls	r5, r2
 8050730:	460e      	mov	r6, r1
 8050732:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8050736:	f000 f951 	bl	80509dc <_malloc_r>
 805073a:	4604      	mov	r4, r0
 805073c:	b140      	cbz	r0, 8050750 <__sfmoreglue+0x28>
 805073e:	2100      	movs	r1, #0
 8050740:	e9c0 1600 	strd	r1, r6, [r0]
 8050744:	300c      	adds	r0, #12
 8050746:	60a0      	str	r0, [r4, #8]
 8050748:	f105 0268 	add.w	r2, r5, #104	; 0x68
 805074c:	f7ff fce6 	bl	805011c <memset>
 8050750:	4620      	mov	r0, r4
 8050752:	bd70      	pop	{r4, r5, r6, pc}

08050754 <__sinit>:
 8050754:	6983      	ldr	r3, [r0, #24]
 8050756:	b510      	push	{r4, lr}
 8050758:	4604      	mov	r4, r0
 805075a:	bb33      	cbnz	r3, 80507aa <__sinit+0x56>
 805075c:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8050760:	6503      	str	r3, [r0, #80]	; 0x50
 8050762:	4b12      	ldr	r3, [pc, #72]	; (80507ac <__sinit+0x58>)
 8050764:	4a12      	ldr	r2, [pc, #72]	; (80507b0 <__sinit+0x5c>)
 8050766:	681b      	ldr	r3, [r3, #0]
 8050768:	6282      	str	r2, [r0, #40]	; 0x28
 805076a:	4298      	cmp	r0, r3
 805076c:	bf04      	itt	eq
 805076e:	2301      	moveq	r3, #1
 8050770:	6183      	streq	r3, [r0, #24]
 8050772:	f000 f81f 	bl	80507b4 <__sfp>
 8050776:	6060      	str	r0, [r4, #4]
 8050778:	4620      	mov	r0, r4
 805077a:	f000 f81b 	bl	80507b4 <__sfp>
 805077e:	60a0      	str	r0, [r4, #8]
 8050780:	4620      	mov	r0, r4
 8050782:	f000 f817 	bl	80507b4 <__sfp>
 8050786:	2200      	movs	r2, #0
 8050788:	60e0      	str	r0, [r4, #12]
 805078a:	2104      	movs	r1, #4
 805078c:	6860      	ldr	r0, [r4, #4]
 805078e:	f7ff ffa1 	bl	80506d4 <std>
 8050792:	2201      	movs	r2, #1
 8050794:	2109      	movs	r1, #9
 8050796:	68a0      	ldr	r0, [r4, #8]
 8050798:	f7ff ff9c 	bl	80506d4 <std>
 805079c:	2202      	movs	r2, #2
 805079e:	2112      	movs	r1, #18
 80507a0:	68e0      	ldr	r0, [r4, #12]
 80507a2:	f7ff ff97 	bl	80506d4 <std>
 80507a6:	2301      	movs	r3, #1
 80507a8:	61a3      	str	r3, [r4, #24]
 80507aa:	bd10      	pop	{r4, pc}
 80507ac:	08052ac4 	.word	0x08052ac4
 80507b0:	0805071d 	.word	0x0805071d

080507b4 <__sfp>:
 80507b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80507b6:	4b1b      	ldr	r3, [pc, #108]	; (8050824 <__sfp+0x70>)
 80507b8:	681e      	ldr	r6, [r3, #0]
 80507ba:	69b3      	ldr	r3, [r6, #24]
 80507bc:	4607      	mov	r7, r0
 80507be:	b913      	cbnz	r3, 80507c6 <__sfp+0x12>
 80507c0:	4630      	mov	r0, r6
 80507c2:	f7ff ffc7 	bl	8050754 <__sinit>
 80507c6:	3648      	adds	r6, #72	; 0x48
 80507c8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80507cc:	3b01      	subs	r3, #1
 80507ce:	d503      	bpl.n	80507d8 <__sfp+0x24>
 80507d0:	6833      	ldr	r3, [r6, #0]
 80507d2:	b133      	cbz	r3, 80507e2 <__sfp+0x2e>
 80507d4:	6836      	ldr	r6, [r6, #0]
 80507d6:	e7f7      	b.n	80507c8 <__sfp+0x14>
 80507d8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80507dc:	b16d      	cbz	r5, 80507fa <__sfp+0x46>
 80507de:	3468      	adds	r4, #104	; 0x68
 80507e0:	e7f4      	b.n	80507cc <__sfp+0x18>
 80507e2:	2104      	movs	r1, #4
 80507e4:	4638      	mov	r0, r7
 80507e6:	f7ff ff9f 	bl	8050728 <__sfmoreglue>
 80507ea:	6030      	str	r0, [r6, #0]
 80507ec:	2800      	cmp	r0, #0
 80507ee:	d1f1      	bne.n	80507d4 <__sfp+0x20>
 80507f0:	230c      	movs	r3, #12
 80507f2:	603b      	str	r3, [r7, #0]
 80507f4:	4604      	mov	r4, r0
 80507f6:	4620      	mov	r0, r4
 80507f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80507fa:	4b0b      	ldr	r3, [pc, #44]	; (8050828 <__sfp+0x74>)
 80507fc:	6665      	str	r5, [r4, #100]	; 0x64
 80507fe:	e9c4 5500 	strd	r5, r5, [r4]
 8050802:	60a5      	str	r5, [r4, #8]
 8050804:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8050808:	e9c4 5505 	strd	r5, r5, [r4, #20]
 805080c:	2208      	movs	r2, #8
 805080e:	4629      	mov	r1, r5
 8050810:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8050814:	f7ff fc82 	bl	805011c <memset>
 8050818:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 805081c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8050820:	e7e9      	b.n	80507f6 <__sfp+0x42>
 8050822:	bf00      	nop
 8050824:	08052ac4 	.word	0x08052ac4
 8050828:	ffff0001 	.word	0xffff0001

0805082c <_fwalk_reent>:
 805082c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8050830:	4680      	mov	r8, r0
 8050832:	4689      	mov	r9, r1
 8050834:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8050838:	2600      	movs	r6, #0
 805083a:	b914      	cbnz	r4, 8050842 <_fwalk_reent+0x16>
 805083c:	4630      	mov	r0, r6
 805083e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8050842:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8050846:	3f01      	subs	r7, #1
 8050848:	d501      	bpl.n	805084e <_fwalk_reent+0x22>
 805084a:	6824      	ldr	r4, [r4, #0]
 805084c:	e7f5      	b.n	805083a <_fwalk_reent+0xe>
 805084e:	89ab      	ldrh	r3, [r5, #12]
 8050850:	2b01      	cmp	r3, #1
 8050852:	d907      	bls.n	8050864 <_fwalk_reent+0x38>
 8050854:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8050858:	3301      	adds	r3, #1
 805085a:	d003      	beq.n	8050864 <_fwalk_reent+0x38>
 805085c:	4629      	mov	r1, r5
 805085e:	4640      	mov	r0, r8
 8050860:	47c8      	blx	r9
 8050862:	4306      	orrs	r6, r0
 8050864:	3568      	adds	r5, #104	; 0x68
 8050866:	e7ee      	b.n	8050846 <_fwalk_reent+0x1a>

08050868 <__swhatbuf_r>:
 8050868:	b570      	push	{r4, r5, r6, lr}
 805086a:	460e      	mov	r6, r1
 805086c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8050870:	2900      	cmp	r1, #0
 8050872:	b096      	sub	sp, #88	; 0x58
 8050874:	4614      	mov	r4, r2
 8050876:	461d      	mov	r5, r3
 8050878:	da07      	bge.n	805088a <__swhatbuf_r+0x22>
 805087a:	2300      	movs	r3, #0
 805087c:	602b      	str	r3, [r5, #0]
 805087e:	89b3      	ldrh	r3, [r6, #12]
 8050880:	061a      	lsls	r2, r3, #24
 8050882:	d410      	bmi.n	80508a6 <__swhatbuf_r+0x3e>
 8050884:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8050888:	e00e      	b.n	80508a8 <__swhatbuf_r+0x40>
 805088a:	466a      	mov	r2, sp
 805088c:	f000 fd90 	bl	80513b0 <_fstat_r>
 8050890:	2800      	cmp	r0, #0
 8050892:	dbf2      	blt.n	805087a <__swhatbuf_r+0x12>
 8050894:	9a01      	ldr	r2, [sp, #4]
 8050896:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 805089a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 805089e:	425a      	negs	r2, r3
 80508a0:	415a      	adcs	r2, r3
 80508a2:	602a      	str	r2, [r5, #0]
 80508a4:	e7ee      	b.n	8050884 <__swhatbuf_r+0x1c>
 80508a6:	2340      	movs	r3, #64	; 0x40
 80508a8:	2000      	movs	r0, #0
 80508aa:	6023      	str	r3, [r4, #0]
 80508ac:	b016      	add	sp, #88	; 0x58
 80508ae:	bd70      	pop	{r4, r5, r6, pc}

080508b0 <__smakebuf_r>:
 80508b0:	898b      	ldrh	r3, [r1, #12]
 80508b2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80508b4:	079d      	lsls	r5, r3, #30
 80508b6:	4606      	mov	r6, r0
 80508b8:	460c      	mov	r4, r1
 80508ba:	d507      	bpl.n	80508cc <__smakebuf_r+0x1c>
 80508bc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80508c0:	6023      	str	r3, [r4, #0]
 80508c2:	6123      	str	r3, [r4, #16]
 80508c4:	2301      	movs	r3, #1
 80508c6:	6163      	str	r3, [r4, #20]
 80508c8:	b002      	add	sp, #8
 80508ca:	bd70      	pop	{r4, r5, r6, pc}
 80508cc:	ab01      	add	r3, sp, #4
 80508ce:	466a      	mov	r2, sp
 80508d0:	f7ff ffca 	bl	8050868 <__swhatbuf_r>
 80508d4:	9900      	ldr	r1, [sp, #0]
 80508d6:	4605      	mov	r5, r0
 80508d8:	4630      	mov	r0, r6
 80508da:	f000 f87f 	bl	80509dc <_malloc_r>
 80508de:	b948      	cbnz	r0, 80508f4 <__smakebuf_r+0x44>
 80508e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80508e4:	059a      	lsls	r2, r3, #22
 80508e6:	d4ef      	bmi.n	80508c8 <__smakebuf_r+0x18>
 80508e8:	f023 0303 	bic.w	r3, r3, #3
 80508ec:	f043 0302 	orr.w	r3, r3, #2
 80508f0:	81a3      	strh	r3, [r4, #12]
 80508f2:	e7e3      	b.n	80508bc <__smakebuf_r+0xc>
 80508f4:	4b0d      	ldr	r3, [pc, #52]	; (805092c <__smakebuf_r+0x7c>)
 80508f6:	62b3      	str	r3, [r6, #40]	; 0x28
 80508f8:	89a3      	ldrh	r3, [r4, #12]
 80508fa:	6020      	str	r0, [r4, #0]
 80508fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8050900:	81a3      	strh	r3, [r4, #12]
 8050902:	9b00      	ldr	r3, [sp, #0]
 8050904:	6163      	str	r3, [r4, #20]
 8050906:	9b01      	ldr	r3, [sp, #4]
 8050908:	6120      	str	r0, [r4, #16]
 805090a:	b15b      	cbz	r3, 8050924 <__smakebuf_r+0x74>
 805090c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8050910:	4630      	mov	r0, r6
 8050912:	f000 fd5f 	bl	80513d4 <_isatty_r>
 8050916:	b128      	cbz	r0, 8050924 <__smakebuf_r+0x74>
 8050918:	89a3      	ldrh	r3, [r4, #12]
 805091a:	f023 0303 	bic.w	r3, r3, #3
 805091e:	f043 0301 	orr.w	r3, r3, #1
 8050922:	81a3      	strh	r3, [r4, #12]
 8050924:	89a3      	ldrh	r3, [r4, #12]
 8050926:	431d      	orrs	r5, r3
 8050928:	81a5      	strh	r5, [r4, #12]
 805092a:	e7cd      	b.n	80508c8 <__smakebuf_r+0x18>
 805092c:	0805071d 	.word	0x0805071d

08050930 <malloc>:
 8050930:	4b02      	ldr	r3, [pc, #8]	; (805093c <malloc+0xc>)
 8050932:	4601      	mov	r1, r0
 8050934:	6818      	ldr	r0, [r3, #0]
 8050936:	f000 b851 	b.w	80509dc <_malloc_r>
 805093a:	bf00      	nop
 805093c:	200012a4 	.word	0x200012a4

08050940 <_free_r>:
 8050940:	b538      	push	{r3, r4, r5, lr}
 8050942:	4605      	mov	r5, r0
 8050944:	2900      	cmp	r1, #0
 8050946:	d045      	beq.n	80509d4 <_free_r+0x94>
 8050948:	f851 3c04 	ldr.w	r3, [r1, #-4]
 805094c:	1f0c      	subs	r4, r1, #4
 805094e:	2b00      	cmp	r3, #0
 8050950:	bfb8      	it	lt
 8050952:	18e4      	addlt	r4, r4, r3
 8050954:	f000 fd79 	bl	805144a <__malloc_lock>
 8050958:	4a1f      	ldr	r2, [pc, #124]	; (80509d8 <_free_r+0x98>)
 805095a:	6813      	ldr	r3, [r2, #0]
 805095c:	4610      	mov	r0, r2
 805095e:	b933      	cbnz	r3, 805096e <_free_r+0x2e>
 8050960:	6063      	str	r3, [r4, #4]
 8050962:	6014      	str	r4, [r2, #0]
 8050964:	4628      	mov	r0, r5
 8050966:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 805096a:	f000 bd6f 	b.w	805144c <__malloc_unlock>
 805096e:	42a3      	cmp	r3, r4
 8050970:	d90c      	bls.n	805098c <_free_r+0x4c>
 8050972:	6821      	ldr	r1, [r4, #0]
 8050974:	1862      	adds	r2, r4, r1
 8050976:	4293      	cmp	r3, r2
 8050978:	bf04      	itt	eq
 805097a:	681a      	ldreq	r2, [r3, #0]
 805097c:	685b      	ldreq	r3, [r3, #4]
 805097e:	6063      	str	r3, [r4, #4]
 8050980:	bf04      	itt	eq
 8050982:	1852      	addeq	r2, r2, r1
 8050984:	6022      	streq	r2, [r4, #0]
 8050986:	6004      	str	r4, [r0, #0]
 8050988:	e7ec      	b.n	8050964 <_free_r+0x24>
 805098a:	4613      	mov	r3, r2
 805098c:	685a      	ldr	r2, [r3, #4]
 805098e:	b10a      	cbz	r2, 8050994 <_free_r+0x54>
 8050990:	42a2      	cmp	r2, r4
 8050992:	d9fa      	bls.n	805098a <_free_r+0x4a>
 8050994:	6819      	ldr	r1, [r3, #0]
 8050996:	1858      	adds	r0, r3, r1
 8050998:	42a0      	cmp	r0, r4
 805099a:	d10b      	bne.n	80509b4 <_free_r+0x74>
 805099c:	6820      	ldr	r0, [r4, #0]
 805099e:	4401      	add	r1, r0
 80509a0:	1858      	adds	r0, r3, r1
 80509a2:	4282      	cmp	r2, r0
 80509a4:	6019      	str	r1, [r3, #0]
 80509a6:	d1dd      	bne.n	8050964 <_free_r+0x24>
 80509a8:	6810      	ldr	r0, [r2, #0]
 80509aa:	6852      	ldr	r2, [r2, #4]
 80509ac:	605a      	str	r2, [r3, #4]
 80509ae:	4401      	add	r1, r0
 80509b0:	6019      	str	r1, [r3, #0]
 80509b2:	e7d7      	b.n	8050964 <_free_r+0x24>
 80509b4:	d902      	bls.n	80509bc <_free_r+0x7c>
 80509b6:	230c      	movs	r3, #12
 80509b8:	602b      	str	r3, [r5, #0]
 80509ba:	e7d3      	b.n	8050964 <_free_r+0x24>
 80509bc:	6820      	ldr	r0, [r4, #0]
 80509be:	1821      	adds	r1, r4, r0
 80509c0:	428a      	cmp	r2, r1
 80509c2:	bf04      	itt	eq
 80509c4:	6811      	ldreq	r1, [r2, #0]
 80509c6:	6852      	ldreq	r2, [r2, #4]
 80509c8:	6062      	str	r2, [r4, #4]
 80509ca:	bf04      	itt	eq
 80509cc:	1809      	addeq	r1, r1, r0
 80509ce:	6021      	streq	r1, [r4, #0]
 80509d0:	605c      	str	r4, [r3, #4]
 80509d2:	e7c7      	b.n	8050964 <_free_r+0x24>
 80509d4:	bd38      	pop	{r3, r4, r5, pc}
 80509d6:	bf00      	nop
 80509d8:	2000e6b4 	.word	0x2000e6b4

080509dc <_malloc_r>:
 80509dc:	b570      	push	{r4, r5, r6, lr}
 80509de:	1ccd      	adds	r5, r1, #3
 80509e0:	f025 0503 	bic.w	r5, r5, #3
 80509e4:	3508      	adds	r5, #8
 80509e6:	2d0c      	cmp	r5, #12
 80509e8:	bf38      	it	cc
 80509ea:	250c      	movcc	r5, #12
 80509ec:	2d00      	cmp	r5, #0
 80509ee:	4606      	mov	r6, r0
 80509f0:	db01      	blt.n	80509f6 <_malloc_r+0x1a>
 80509f2:	42a9      	cmp	r1, r5
 80509f4:	d903      	bls.n	80509fe <_malloc_r+0x22>
 80509f6:	230c      	movs	r3, #12
 80509f8:	6033      	str	r3, [r6, #0]
 80509fa:	2000      	movs	r0, #0
 80509fc:	bd70      	pop	{r4, r5, r6, pc}
 80509fe:	f000 fd24 	bl	805144a <__malloc_lock>
 8050a02:	4a21      	ldr	r2, [pc, #132]	; (8050a88 <_malloc_r+0xac>)
 8050a04:	6814      	ldr	r4, [r2, #0]
 8050a06:	4621      	mov	r1, r4
 8050a08:	b991      	cbnz	r1, 8050a30 <_malloc_r+0x54>
 8050a0a:	4c20      	ldr	r4, [pc, #128]	; (8050a8c <_malloc_r+0xb0>)
 8050a0c:	6823      	ldr	r3, [r4, #0]
 8050a0e:	b91b      	cbnz	r3, 8050a18 <_malloc_r+0x3c>
 8050a10:	4630      	mov	r0, r6
 8050a12:	f000 fc57 	bl	80512c4 <_sbrk_r>
 8050a16:	6020      	str	r0, [r4, #0]
 8050a18:	4629      	mov	r1, r5
 8050a1a:	4630      	mov	r0, r6
 8050a1c:	f000 fc52 	bl	80512c4 <_sbrk_r>
 8050a20:	1c43      	adds	r3, r0, #1
 8050a22:	d124      	bne.n	8050a6e <_malloc_r+0x92>
 8050a24:	230c      	movs	r3, #12
 8050a26:	6033      	str	r3, [r6, #0]
 8050a28:	4630      	mov	r0, r6
 8050a2a:	f000 fd0f 	bl	805144c <__malloc_unlock>
 8050a2e:	e7e4      	b.n	80509fa <_malloc_r+0x1e>
 8050a30:	680b      	ldr	r3, [r1, #0]
 8050a32:	1b5b      	subs	r3, r3, r5
 8050a34:	d418      	bmi.n	8050a68 <_malloc_r+0x8c>
 8050a36:	2b0b      	cmp	r3, #11
 8050a38:	d90f      	bls.n	8050a5a <_malloc_r+0x7e>
 8050a3a:	600b      	str	r3, [r1, #0]
 8050a3c:	50cd      	str	r5, [r1, r3]
 8050a3e:	18cc      	adds	r4, r1, r3
 8050a40:	4630      	mov	r0, r6
 8050a42:	f000 fd03 	bl	805144c <__malloc_unlock>
 8050a46:	f104 000b 	add.w	r0, r4, #11
 8050a4a:	1d23      	adds	r3, r4, #4
 8050a4c:	f020 0007 	bic.w	r0, r0, #7
 8050a50:	1ac3      	subs	r3, r0, r3
 8050a52:	d0d3      	beq.n	80509fc <_malloc_r+0x20>
 8050a54:	425a      	negs	r2, r3
 8050a56:	50e2      	str	r2, [r4, r3]
 8050a58:	e7d0      	b.n	80509fc <_malloc_r+0x20>
 8050a5a:	428c      	cmp	r4, r1
 8050a5c:	684b      	ldr	r3, [r1, #4]
 8050a5e:	bf16      	itet	ne
 8050a60:	6063      	strne	r3, [r4, #4]
 8050a62:	6013      	streq	r3, [r2, #0]
 8050a64:	460c      	movne	r4, r1
 8050a66:	e7eb      	b.n	8050a40 <_malloc_r+0x64>
 8050a68:	460c      	mov	r4, r1
 8050a6a:	6849      	ldr	r1, [r1, #4]
 8050a6c:	e7cc      	b.n	8050a08 <_malloc_r+0x2c>
 8050a6e:	1cc4      	adds	r4, r0, #3
 8050a70:	f024 0403 	bic.w	r4, r4, #3
 8050a74:	42a0      	cmp	r0, r4
 8050a76:	d005      	beq.n	8050a84 <_malloc_r+0xa8>
 8050a78:	1a21      	subs	r1, r4, r0
 8050a7a:	4630      	mov	r0, r6
 8050a7c:	f000 fc22 	bl	80512c4 <_sbrk_r>
 8050a80:	3001      	adds	r0, #1
 8050a82:	d0cf      	beq.n	8050a24 <_malloc_r+0x48>
 8050a84:	6025      	str	r5, [r4, #0]
 8050a86:	e7db      	b.n	8050a40 <_malloc_r+0x64>
 8050a88:	2000e6b4 	.word	0x2000e6b4
 8050a8c:	2000e6b8 	.word	0x2000e6b8

08050a90 <__ssputs_r>:
 8050a90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8050a94:	688e      	ldr	r6, [r1, #8]
 8050a96:	429e      	cmp	r6, r3
 8050a98:	4682      	mov	sl, r0
 8050a9a:	460c      	mov	r4, r1
 8050a9c:	4690      	mov	r8, r2
 8050a9e:	4699      	mov	r9, r3
 8050aa0:	d837      	bhi.n	8050b12 <__ssputs_r+0x82>
 8050aa2:	898a      	ldrh	r2, [r1, #12]
 8050aa4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8050aa8:	d031      	beq.n	8050b0e <__ssputs_r+0x7e>
 8050aaa:	6825      	ldr	r5, [r4, #0]
 8050aac:	6909      	ldr	r1, [r1, #16]
 8050aae:	1a6f      	subs	r7, r5, r1
 8050ab0:	6965      	ldr	r5, [r4, #20]
 8050ab2:	2302      	movs	r3, #2
 8050ab4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8050ab8:	fb95 f5f3 	sdiv	r5, r5, r3
 8050abc:	f109 0301 	add.w	r3, r9, #1
 8050ac0:	443b      	add	r3, r7
 8050ac2:	429d      	cmp	r5, r3
 8050ac4:	bf38      	it	cc
 8050ac6:	461d      	movcc	r5, r3
 8050ac8:	0553      	lsls	r3, r2, #21
 8050aca:	d530      	bpl.n	8050b2e <__ssputs_r+0x9e>
 8050acc:	4629      	mov	r1, r5
 8050ace:	f7ff ff85 	bl	80509dc <_malloc_r>
 8050ad2:	4606      	mov	r6, r0
 8050ad4:	b950      	cbnz	r0, 8050aec <__ssputs_r+0x5c>
 8050ad6:	230c      	movs	r3, #12
 8050ad8:	f8ca 3000 	str.w	r3, [sl]
 8050adc:	89a3      	ldrh	r3, [r4, #12]
 8050ade:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8050ae2:	81a3      	strh	r3, [r4, #12]
 8050ae4:	f04f 30ff 	mov.w	r0, #4294967295
 8050ae8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8050aec:	463a      	mov	r2, r7
 8050aee:	6921      	ldr	r1, [r4, #16]
 8050af0:	f7ff fb09 	bl	8050106 <memcpy>
 8050af4:	89a3      	ldrh	r3, [r4, #12]
 8050af6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8050afa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8050afe:	81a3      	strh	r3, [r4, #12]
 8050b00:	6126      	str	r6, [r4, #16]
 8050b02:	6165      	str	r5, [r4, #20]
 8050b04:	443e      	add	r6, r7
 8050b06:	1bed      	subs	r5, r5, r7
 8050b08:	6026      	str	r6, [r4, #0]
 8050b0a:	60a5      	str	r5, [r4, #8]
 8050b0c:	464e      	mov	r6, r9
 8050b0e:	454e      	cmp	r6, r9
 8050b10:	d900      	bls.n	8050b14 <__ssputs_r+0x84>
 8050b12:	464e      	mov	r6, r9
 8050b14:	4632      	mov	r2, r6
 8050b16:	4641      	mov	r1, r8
 8050b18:	6820      	ldr	r0, [r4, #0]
 8050b1a:	f000 fc7d 	bl	8051418 <memmove>
 8050b1e:	68a3      	ldr	r3, [r4, #8]
 8050b20:	1b9b      	subs	r3, r3, r6
 8050b22:	60a3      	str	r3, [r4, #8]
 8050b24:	6823      	ldr	r3, [r4, #0]
 8050b26:	441e      	add	r6, r3
 8050b28:	6026      	str	r6, [r4, #0]
 8050b2a:	2000      	movs	r0, #0
 8050b2c:	e7dc      	b.n	8050ae8 <__ssputs_r+0x58>
 8050b2e:	462a      	mov	r2, r5
 8050b30:	f000 fc8d 	bl	805144e <_realloc_r>
 8050b34:	4606      	mov	r6, r0
 8050b36:	2800      	cmp	r0, #0
 8050b38:	d1e2      	bne.n	8050b00 <__ssputs_r+0x70>
 8050b3a:	6921      	ldr	r1, [r4, #16]
 8050b3c:	4650      	mov	r0, sl
 8050b3e:	f7ff feff 	bl	8050940 <_free_r>
 8050b42:	e7c8      	b.n	8050ad6 <__ssputs_r+0x46>

08050b44 <_svfiprintf_r>:
 8050b44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8050b48:	461d      	mov	r5, r3
 8050b4a:	898b      	ldrh	r3, [r1, #12]
 8050b4c:	061f      	lsls	r7, r3, #24
 8050b4e:	b09d      	sub	sp, #116	; 0x74
 8050b50:	4680      	mov	r8, r0
 8050b52:	460c      	mov	r4, r1
 8050b54:	4616      	mov	r6, r2
 8050b56:	d50f      	bpl.n	8050b78 <_svfiprintf_r+0x34>
 8050b58:	690b      	ldr	r3, [r1, #16]
 8050b5a:	b96b      	cbnz	r3, 8050b78 <_svfiprintf_r+0x34>
 8050b5c:	2140      	movs	r1, #64	; 0x40
 8050b5e:	f7ff ff3d 	bl	80509dc <_malloc_r>
 8050b62:	6020      	str	r0, [r4, #0]
 8050b64:	6120      	str	r0, [r4, #16]
 8050b66:	b928      	cbnz	r0, 8050b74 <_svfiprintf_r+0x30>
 8050b68:	230c      	movs	r3, #12
 8050b6a:	f8c8 3000 	str.w	r3, [r8]
 8050b6e:	f04f 30ff 	mov.w	r0, #4294967295
 8050b72:	e0c8      	b.n	8050d06 <_svfiprintf_r+0x1c2>
 8050b74:	2340      	movs	r3, #64	; 0x40
 8050b76:	6163      	str	r3, [r4, #20]
 8050b78:	2300      	movs	r3, #0
 8050b7a:	9309      	str	r3, [sp, #36]	; 0x24
 8050b7c:	2320      	movs	r3, #32
 8050b7e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8050b82:	2330      	movs	r3, #48	; 0x30
 8050b84:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8050b88:	9503      	str	r5, [sp, #12]
 8050b8a:	f04f 0b01 	mov.w	fp, #1
 8050b8e:	4637      	mov	r7, r6
 8050b90:	463d      	mov	r5, r7
 8050b92:	f815 3b01 	ldrb.w	r3, [r5], #1
 8050b96:	b10b      	cbz	r3, 8050b9c <_svfiprintf_r+0x58>
 8050b98:	2b25      	cmp	r3, #37	; 0x25
 8050b9a:	d13e      	bne.n	8050c1a <_svfiprintf_r+0xd6>
 8050b9c:	ebb7 0a06 	subs.w	sl, r7, r6
 8050ba0:	d00b      	beq.n	8050bba <_svfiprintf_r+0x76>
 8050ba2:	4653      	mov	r3, sl
 8050ba4:	4632      	mov	r2, r6
 8050ba6:	4621      	mov	r1, r4
 8050ba8:	4640      	mov	r0, r8
 8050baa:	f7ff ff71 	bl	8050a90 <__ssputs_r>
 8050bae:	3001      	adds	r0, #1
 8050bb0:	f000 80a4 	beq.w	8050cfc <_svfiprintf_r+0x1b8>
 8050bb4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8050bb6:	4453      	add	r3, sl
 8050bb8:	9309      	str	r3, [sp, #36]	; 0x24
 8050bba:	783b      	ldrb	r3, [r7, #0]
 8050bbc:	2b00      	cmp	r3, #0
 8050bbe:	f000 809d 	beq.w	8050cfc <_svfiprintf_r+0x1b8>
 8050bc2:	2300      	movs	r3, #0
 8050bc4:	f04f 32ff 	mov.w	r2, #4294967295
 8050bc8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8050bcc:	9304      	str	r3, [sp, #16]
 8050bce:	9307      	str	r3, [sp, #28]
 8050bd0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8050bd4:	931a      	str	r3, [sp, #104]	; 0x68
 8050bd6:	462f      	mov	r7, r5
 8050bd8:	2205      	movs	r2, #5
 8050bda:	f817 1b01 	ldrb.w	r1, [r7], #1
 8050bde:	4850      	ldr	r0, [pc, #320]	; (8050d20 <_svfiprintf_r+0x1dc>)
 8050be0:	f7ef fc2e 	bl	8040440 <memchr>
 8050be4:	9b04      	ldr	r3, [sp, #16]
 8050be6:	b9d0      	cbnz	r0, 8050c1e <_svfiprintf_r+0xda>
 8050be8:	06d9      	lsls	r1, r3, #27
 8050bea:	bf44      	itt	mi
 8050bec:	2220      	movmi	r2, #32
 8050bee:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8050bf2:	071a      	lsls	r2, r3, #28
 8050bf4:	bf44      	itt	mi
 8050bf6:	222b      	movmi	r2, #43	; 0x2b
 8050bf8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8050bfc:	782a      	ldrb	r2, [r5, #0]
 8050bfe:	2a2a      	cmp	r2, #42	; 0x2a
 8050c00:	d015      	beq.n	8050c2e <_svfiprintf_r+0xea>
 8050c02:	9a07      	ldr	r2, [sp, #28]
 8050c04:	462f      	mov	r7, r5
 8050c06:	2000      	movs	r0, #0
 8050c08:	250a      	movs	r5, #10
 8050c0a:	4639      	mov	r1, r7
 8050c0c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8050c10:	3b30      	subs	r3, #48	; 0x30
 8050c12:	2b09      	cmp	r3, #9
 8050c14:	d94d      	bls.n	8050cb2 <_svfiprintf_r+0x16e>
 8050c16:	b1b8      	cbz	r0, 8050c48 <_svfiprintf_r+0x104>
 8050c18:	e00f      	b.n	8050c3a <_svfiprintf_r+0xf6>
 8050c1a:	462f      	mov	r7, r5
 8050c1c:	e7b8      	b.n	8050b90 <_svfiprintf_r+0x4c>
 8050c1e:	4a40      	ldr	r2, [pc, #256]	; (8050d20 <_svfiprintf_r+0x1dc>)
 8050c20:	1a80      	subs	r0, r0, r2
 8050c22:	fa0b f000 	lsl.w	r0, fp, r0
 8050c26:	4318      	orrs	r0, r3
 8050c28:	9004      	str	r0, [sp, #16]
 8050c2a:	463d      	mov	r5, r7
 8050c2c:	e7d3      	b.n	8050bd6 <_svfiprintf_r+0x92>
 8050c2e:	9a03      	ldr	r2, [sp, #12]
 8050c30:	1d11      	adds	r1, r2, #4
 8050c32:	6812      	ldr	r2, [r2, #0]
 8050c34:	9103      	str	r1, [sp, #12]
 8050c36:	2a00      	cmp	r2, #0
 8050c38:	db01      	blt.n	8050c3e <_svfiprintf_r+0xfa>
 8050c3a:	9207      	str	r2, [sp, #28]
 8050c3c:	e004      	b.n	8050c48 <_svfiprintf_r+0x104>
 8050c3e:	4252      	negs	r2, r2
 8050c40:	f043 0302 	orr.w	r3, r3, #2
 8050c44:	9207      	str	r2, [sp, #28]
 8050c46:	9304      	str	r3, [sp, #16]
 8050c48:	783b      	ldrb	r3, [r7, #0]
 8050c4a:	2b2e      	cmp	r3, #46	; 0x2e
 8050c4c:	d10c      	bne.n	8050c68 <_svfiprintf_r+0x124>
 8050c4e:	787b      	ldrb	r3, [r7, #1]
 8050c50:	2b2a      	cmp	r3, #42	; 0x2a
 8050c52:	d133      	bne.n	8050cbc <_svfiprintf_r+0x178>
 8050c54:	9b03      	ldr	r3, [sp, #12]
 8050c56:	1d1a      	adds	r2, r3, #4
 8050c58:	681b      	ldr	r3, [r3, #0]
 8050c5a:	9203      	str	r2, [sp, #12]
 8050c5c:	2b00      	cmp	r3, #0
 8050c5e:	bfb8      	it	lt
 8050c60:	f04f 33ff 	movlt.w	r3, #4294967295
 8050c64:	3702      	adds	r7, #2
 8050c66:	9305      	str	r3, [sp, #20]
 8050c68:	4d2e      	ldr	r5, [pc, #184]	; (8050d24 <_svfiprintf_r+0x1e0>)
 8050c6a:	7839      	ldrb	r1, [r7, #0]
 8050c6c:	2203      	movs	r2, #3
 8050c6e:	4628      	mov	r0, r5
 8050c70:	f7ef fbe6 	bl	8040440 <memchr>
 8050c74:	b138      	cbz	r0, 8050c86 <_svfiprintf_r+0x142>
 8050c76:	2340      	movs	r3, #64	; 0x40
 8050c78:	1b40      	subs	r0, r0, r5
 8050c7a:	fa03 f000 	lsl.w	r0, r3, r0
 8050c7e:	9b04      	ldr	r3, [sp, #16]
 8050c80:	4303      	orrs	r3, r0
 8050c82:	3701      	adds	r7, #1
 8050c84:	9304      	str	r3, [sp, #16]
 8050c86:	7839      	ldrb	r1, [r7, #0]
 8050c88:	4827      	ldr	r0, [pc, #156]	; (8050d28 <_svfiprintf_r+0x1e4>)
 8050c8a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8050c8e:	2206      	movs	r2, #6
 8050c90:	1c7e      	adds	r6, r7, #1
 8050c92:	f7ef fbd5 	bl	8040440 <memchr>
 8050c96:	2800      	cmp	r0, #0
 8050c98:	d038      	beq.n	8050d0c <_svfiprintf_r+0x1c8>
 8050c9a:	4b24      	ldr	r3, [pc, #144]	; (8050d2c <_svfiprintf_r+0x1e8>)
 8050c9c:	bb13      	cbnz	r3, 8050ce4 <_svfiprintf_r+0x1a0>
 8050c9e:	9b03      	ldr	r3, [sp, #12]
 8050ca0:	3307      	adds	r3, #7
 8050ca2:	f023 0307 	bic.w	r3, r3, #7
 8050ca6:	3308      	adds	r3, #8
 8050ca8:	9303      	str	r3, [sp, #12]
 8050caa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8050cac:	444b      	add	r3, r9
 8050cae:	9309      	str	r3, [sp, #36]	; 0x24
 8050cb0:	e76d      	b.n	8050b8e <_svfiprintf_r+0x4a>
 8050cb2:	fb05 3202 	mla	r2, r5, r2, r3
 8050cb6:	2001      	movs	r0, #1
 8050cb8:	460f      	mov	r7, r1
 8050cba:	e7a6      	b.n	8050c0a <_svfiprintf_r+0xc6>
 8050cbc:	2300      	movs	r3, #0
 8050cbe:	3701      	adds	r7, #1
 8050cc0:	9305      	str	r3, [sp, #20]
 8050cc2:	4619      	mov	r1, r3
 8050cc4:	250a      	movs	r5, #10
 8050cc6:	4638      	mov	r0, r7
 8050cc8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8050ccc:	3a30      	subs	r2, #48	; 0x30
 8050cce:	2a09      	cmp	r2, #9
 8050cd0:	d903      	bls.n	8050cda <_svfiprintf_r+0x196>
 8050cd2:	2b00      	cmp	r3, #0
 8050cd4:	d0c8      	beq.n	8050c68 <_svfiprintf_r+0x124>
 8050cd6:	9105      	str	r1, [sp, #20]
 8050cd8:	e7c6      	b.n	8050c68 <_svfiprintf_r+0x124>
 8050cda:	fb05 2101 	mla	r1, r5, r1, r2
 8050cde:	2301      	movs	r3, #1
 8050ce0:	4607      	mov	r7, r0
 8050ce2:	e7f0      	b.n	8050cc6 <_svfiprintf_r+0x182>
 8050ce4:	ab03      	add	r3, sp, #12
 8050ce6:	9300      	str	r3, [sp, #0]
 8050ce8:	4622      	mov	r2, r4
 8050cea:	4b11      	ldr	r3, [pc, #68]	; (8050d30 <_svfiprintf_r+0x1ec>)
 8050cec:	a904      	add	r1, sp, #16
 8050cee:	4640      	mov	r0, r8
 8050cf0:	f3af 8000 	nop.w
 8050cf4:	f1b0 3fff 	cmp.w	r0, #4294967295
 8050cf8:	4681      	mov	r9, r0
 8050cfa:	d1d6      	bne.n	8050caa <_svfiprintf_r+0x166>
 8050cfc:	89a3      	ldrh	r3, [r4, #12]
 8050cfe:	065b      	lsls	r3, r3, #25
 8050d00:	f53f af35 	bmi.w	8050b6e <_svfiprintf_r+0x2a>
 8050d04:	9809      	ldr	r0, [sp, #36]	; 0x24
 8050d06:	b01d      	add	sp, #116	; 0x74
 8050d08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8050d0c:	ab03      	add	r3, sp, #12
 8050d0e:	9300      	str	r3, [sp, #0]
 8050d10:	4622      	mov	r2, r4
 8050d12:	4b07      	ldr	r3, [pc, #28]	; (8050d30 <_svfiprintf_r+0x1ec>)
 8050d14:	a904      	add	r1, sp, #16
 8050d16:	4640      	mov	r0, r8
 8050d18:	f000 f9c2 	bl	80510a0 <_printf_i>
 8050d1c:	e7ea      	b.n	8050cf4 <_svfiprintf_r+0x1b0>
 8050d1e:	bf00      	nop
 8050d20:	08052b28 	.word	0x08052b28
 8050d24:	08052b2e 	.word	0x08052b2e
 8050d28:	08052b32 	.word	0x08052b32
 8050d2c:	00000000 	.word	0x00000000
 8050d30:	08050a91 	.word	0x08050a91

08050d34 <__sfputc_r>:
 8050d34:	6893      	ldr	r3, [r2, #8]
 8050d36:	3b01      	subs	r3, #1
 8050d38:	2b00      	cmp	r3, #0
 8050d3a:	b410      	push	{r4}
 8050d3c:	6093      	str	r3, [r2, #8]
 8050d3e:	da08      	bge.n	8050d52 <__sfputc_r+0x1e>
 8050d40:	6994      	ldr	r4, [r2, #24]
 8050d42:	42a3      	cmp	r3, r4
 8050d44:	db01      	blt.n	8050d4a <__sfputc_r+0x16>
 8050d46:	290a      	cmp	r1, #10
 8050d48:	d103      	bne.n	8050d52 <__sfputc_r+0x1e>
 8050d4a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8050d4e:	f7ff bb51 	b.w	80503f4 <__swbuf_r>
 8050d52:	6813      	ldr	r3, [r2, #0]
 8050d54:	1c58      	adds	r0, r3, #1
 8050d56:	6010      	str	r0, [r2, #0]
 8050d58:	7019      	strb	r1, [r3, #0]
 8050d5a:	4608      	mov	r0, r1
 8050d5c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8050d60:	4770      	bx	lr

08050d62 <__sfputs_r>:
 8050d62:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8050d64:	4606      	mov	r6, r0
 8050d66:	460f      	mov	r7, r1
 8050d68:	4614      	mov	r4, r2
 8050d6a:	18d5      	adds	r5, r2, r3
 8050d6c:	42ac      	cmp	r4, r5
 8050d6e:	d101      	bne.n	8050d74 <__sfputs_r+0x12>
 8050d70:	2000      	movs	r0, #0
 8050d72:	e007      	b.n	8050d84 <__sfputs_r+0x22>
 8050d74:	463a      	mov	r2, r7
 8050d76:	f814 1b01 	ldrb.w	r1, [r4], #1
 8050d7a:	4630      	mov	r0, r6
 8050d7c:	f7ff ffda 	bl	8050d34 <__sfputc_r>
 8050d80:	1c43      	adds	r3, r0, #1
 8050d82:	d1f3      	bne.n	8050d6c <__sfputs_r+0xa>
 8050d84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08050d88 <_vfiprintf_r>:
 8050d88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8050d8c:	460c      	mov	r4, r1
 8050d8e:	b09d      	sub	sp, #116	; 0x74
 8050d90:	4617      	mov	r7, r2
 8050d92:	461d      	mov	r5, r3
 8050d94:	4606      	mov	r6, r0
 8050d96:	b118      	cbz	r0, 8050da0 <_vfiprintf_r+0x18>
 8050d98:	6983      	ldr	r3, [r0, #24]
 8050d9a:	b90b      	cbnz	r3, 8050da0 <_vfiprintf_r+0x18>
 8050d9c:	f7ff fcda 	bl	8050754 <__sinit>
 8050da0:	4b7c      	ldr	r3, [pc, #496]	; (8050f94 <_vfiprintf_r+0x20c>)
 8050da2:	429c      	cmp	r4, r3
 8050da4:	d158      	bne.n	8050e58 <_vfiprintf_r+0xd0>
 8050da6:	6874      	ldr	r4, [r6, #4]
 8050da8:	89a3      	ldrh	r3, [r4, #12]
 8050daa:	0718      	lsls	r0, r3, #28
 8050dac:	d55e      	bpl.n	8050e6c <_vfiprintf_r+0xe4>
 8050dae:	6923      	ldr	r3, [r4, #16]
 8050db0:	2b00      	cmp	r3, #0
 8050db2:	d05b      	beq.n	8050e6c <_vfiprintf_r+0xe4>
 8050db4:	2300      	movs	r3, #0
 8050db6:	9309      	str	r3, [sp, #36]	; 0x24
 8050db8:	2320      	movs	r3, #32
 8050dba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8050dbe:	2330      	movs	r3, #48	; 0x30
 8050dc0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8050dc4:	9503      	str	r5, [sp, #12]
 8050dc6:	f04f 0b01 	mov.w	fp, #1
 8050dca:	46b8      	mov	r8, r7
 8050dcc:	4645      	mov	r5, r8
 8050dce:	f815 3b01 	ldrb.w	r3, [r5], #1
 8050dd2:	b10b      	cbz	r3, 8050dd8 <_vfiprintf_r+0x50>
 8050dd4:	2b25      	cmp	r3, #37	; 0x25
 8050dd6:	d154      	bne.n	8050e82 <_vfiprintf_r+0xfa>
 8050dd8:	ebb8 0a07 	subs.w	sl, r8, r7
 8050ddc:	d00b      	beq.n	8050df6 <_vfiprintf_r+0x6e>
 8050dde:	4653      	mov	r3, sl
 8050de0:	463a      	mov	r2, r7
 8050de2:	4621      	mov	r1, r4
 8050de4:	4630      	mov	r0, r6
 8050de6:	f7ff ffbc 	bl	8050d62 <__sfputs_r>
 8050dea:	3001      	adds	r0, #1
 8050dec:	f000 80c2 	beq.w	8050f74 <_vfiprintf_r+0x1ec>
 8050df0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8050df2:	4453      	add	r3, sl
 8050df4:	9309      	str	r3, [sp, #36]	; 0x24
 8050df6:	f898 3000 	ldrb.w	r3, [r8]
 8050dfa:	2b00      	cmp	r3, #0
 8050dfc:	f000 80ba 	beq.w	8050f74 <_vfiprintf_r+0x1ec>
 8050e00:	2300      	movs	r3, #0
 8050e02:	f04f 32ff 	mov.w	r2, #4294967295
 8050e06:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8050e0a:	9304      	str	r3, [sp, #16]
 8050e0c:	9307      	str	r3, [sp, #28]
 8050e0e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8050e12:	931a      	str	r3, [sp, #104]	; 0x68
 8050e14:	46a8      	mov	r8, r5
 8050e16:	2205      	movs	r2, #5
 8050e18:	f818 1b01 	ldrb.w	r1, [r8], #1
 8050e1c:	485e      	ldr	r0, [pc, #376]	; (8050f98 <_vfiprintf_r+0x210>)
 8050e1e:	f7ef fb0f 	bl	8040440 <memchr>
 8050e22:	9b04      	ldr	r3, [sp, #16]
 8050e24:	bb78      	cbnz	r0, 8050e86 <_vfiprintf_r+0xfe>
 8050e26:	06d9      	lsls	r1, r3, #27
 8050e28:	bf44      	itt	mi
 8050e2a:	2220      	movmi	r2, #32
 8050e2c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8050e30:	071a      	lsls	r2, r3, #28
 8050e32:	bf44      	itt	mi
 8050e34:	222b      	movmi	r2, #43	; 0x2b
 8050e36:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8050e3a:	782a      	ldrb	r2, [r5, #0]
 8050e3c:	2a2a      	cmp	r2, #42	; 0x2a
 8050e3e:	d02a      	beq.n	8050e96 <_vfiprintf_r+0x10e>
 8050e40:	9a07      	ldr	r2, [sp, #28]
 8050e42:	46a8      	mov	r8, r5
 8050e44:	2000      	movs	r0, #0
 8050e46:	250a      	movs	r5, #10
 8050e48:	4641      	mov	r1, r8
 8050e4a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8050e4e:	3b30      	subs	r3, #48	; 0x30
 8050e50:	2b09      	cmp	r3, #9
 8050e52:	d969      	bls.n	8050f28 <_vfiprintf_r+0x1a0>
 8050e54:	b360      	cbz	r0, 8050eb0 <_vfiprintf_r+0x128>
 8050e56:	e024      	b.n	8050ea2 <_vfiprintf_r+0x11a>
 8050e58:	4b50      	ldr	r3, [pc, #320]	; (8050f9c <_vfiprintf_r+0x214>)
 8050e5a:	429c      	cmp	r4, r3
 8050e5c:	d101      	bne.n	8050e62 <_vfiprintf_r+0xda>
 8050e5e:	68b4      	ldr	r4, [r6, #8]
 8050e60:	e7a2      	b.n	8050da8 <_vfiprintf_r+0x20>
 8050e62:	4b4f      	ldr	r3, [pc, #316]	; (8050fa0 <_vfiprintf_r+0x218>)
 8050e64:	429c      	cmp	r4, r3
 8050e66:	bf08      	it	eq
 8050e68:	68f4      	ldreq	r4, [r6, #12]
 8050e6a:	e79d      	b.n	8050da8 <_vfiprintf_r+0x20>
 8050e6c:	4621      	mov	r1, r4
 8050e6e:	4630      	mov	r0, r6
 8050e70:	f7ff fb12 	bl	8050498 <__swsetup_r>
 8050e74:	2800      	cmp	r0, #0
 8050e76:	d09d      	beq.n	8050db4 <_vfiprintf_r+0x2c>
 8050e78:	f04f 30ff 	mov.w	r0, #4294967295
 8050e7c:	b01d      	add	sp, #116	; 0x74
 8050e7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8050e82:	46a8      	mov	r8, r5
 8050e84:	e7a2      	b.n	8050dcc <_vfiprintf_r+0x44>
 8050e86:	4a44      	ldr	r2, [pc, #272]	; (8050f98 <_vfiprintf_r+0x210>)
 8050e88:	1a80      	subs	r0, r0, r2
 8050e8a:	fa0b f000 	lsl.w	r0, fp, r0
 8050e8e:	4318      	orrs	r0, r3
 8050e90:	9004      	str	r0, [sp, #16]
 8050e92:	4645      	mov	r5, r8
 8050e94:	e7be      	b.n	8050e14 <_vfiprintf_r+0x8c>
 8050e96:	9a03      	ldr	r2, [sp, #12]
 8050e98:	1d11      	adds	r1, r2, #4
 8050e9a:	6812      	ldr	r2, [r2, #0]
 8050e9c:	9103      	str	r1, [sp, #12]
 8050e9e:	2a00      	cmp	r2, #0
 8050ea0:	db01      	blt.n	8050ea6 <_vfiprintf_r+0x11e>
 8050ea2:	9207      	str	r2, [sp, #28]
 8050ea4:	e004      	b.n	8050eb0 <_vfiprintf_r+0x128>
 8050ea6:	4252      	negs	r2, r2
 8050ea8:	f043 0302 	orr.w	r3, r3, #2
 8050eac:	9207      	str	r2, [sp, #28]
 8050eae:	9304      	str	r3, [sp, #16]
 8050eb0:	f898 3000 	ldrb.w	r3, [r8]
 8050eb4:	2b2e      	cmp	r3, #46	; 0x2e
 8050eb6:	d10e      	bne.n	8050ed6 <_vfiprintf_r+0x14e>
 8050eb8:	f898 3001 	ldrb.w	r3, [r8, #1]
 8050ebc:	2b2a      	cmp	r3, #42	; 0x2a
 8050ebe:	d138      	bne.n	8050f32 <_vfiprintf_r+0x1aa>
 8050ec0:	9b03      	ldr	r3, [sp, #12]
 8050ec2:	1d1a      	adds	r2, r3, #4
 8050ec4:	681b      	ldr	r3, [r3, #0]
 8050ec6:	9203      	str	r2, [sp, #12]
 8050ec8:	2b00      	cmp	r3, #0
 8050eca:	bfb8      	it	lt
 8050ecc:	f04f 33ff 	movlt.w	r3, #4294967295
 8050ed0:	f108 0802 	add.w	r8, r8, #2
 8050ed4:	9305      	str	r3, [sp, #20]
 8050ed6:	4d33      	ldr	r5, [pc, #204]	; (8050fa4 <_vfiprintf_r+0x21c>)
 8050ed8:	f898 1000 	ldrb.w	r1, [r8]
 8050edc:	2203      	movs	r2, #3
 8050ede:	4628      	mov	r0, r5
 8050ee0:	f7ef faae 	bl	8040440 <memchr>
 8050ee4:	b140      	cbz	r0, 8050ef8 <_vfiprintf_r+0x170>
 8050ee6:	2340      	movs	r3, #64	; 0x40
 8050ee8:	1b40      	subs	r0, r0, r5
 8050eea:	fa03 f000 	lsl.w	r0, r3, r0
 8050eee:	9b04      	ldr	r3, [sp, #16]
 8050ef0:	4303      	orrs	r3, r0
 8050ef2:	f108 0801 	add.w	r8, r8, #1
 8050ef6:	9304      	str	r3, [sp, #16]
 8050ef8:	f898 1000 	ldrb.w	r1, [r8]
 8050efc:	482a      	ldr	r0, [pc, #168]	; (8050fa8 <_vfiprintf_r+0x220>)
 8050efe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8050f02:	2206      	movs	r2, #6
 8050f04:	f108 0701 	add.w	r7, r8, #1
 8050f08:	f7ef fa9a 	bl	8040440 <memchr>
 8050f0c:	2800      	cmp	r0, #0
 8050f0e:	d037      	beq.n	8050f80 <_vfiprintf_r+0x1f8>
 8050f10:	4b26      	ldr	r3, [pc, #152]	; (8050fac <_vfiprintf_r+0x224>)
 8050f12:	bb1b      	cbnz	r3, 8050f5c <_vfiprintf_r+0x1d4>
 8050f14:	9b03      	ldr	r3, [sp, #12]
 8050f16:	3307      	adds	r3, #7
 8050f18:	f023 0307 	bic.w	r3, r3, #7
 8050f1c:	3308      	adds	r3, #8
 8050f1e:	9303      	str	r3, [sp, #12]
 8050f20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8050f22:	444b      	add	r3, r9
 8050f24:	9309      	str	r3, [sp, #36]	; 0x24
 8050f26:	e750      	b.n	8050dca <_vfiprintf_r+0x42>
 8050f28:	fb05 3202 	mla	r2, r5, r2, r3
 8050f2c:	2001      	movs	r0, #1
 8050f2e:	4688      	mov	r8, r1
 8050f30:	e78a      	b.n	8050e48 <_vfiprintf_r+0xc0>
 8050f32:	2300      	movs	r3, #0
 8050f34:	f108 0801 	add.w	r8, r8, #1
 8050f38:	9305      	str	r3, [sp, #20]
 8050f3a:	4619      	mov	r1, r3
 8050f3c:	250a      	movs	r5, #10
 8050f3e:	4640      	mov	r0, r8
 8050f40:	f810 2b01 	ldrb.w	r2, [r0], #1
 8050f44:	3a30      	subs	r2, #48	; 0x30
 8050f46:	2a09      	cmp	r2, #9
 8050f48:	d903      	bls.n	8050f52 <_vfiprintf_r+0x1ca>
 8050f4a:	2b00      	cmp	r3, #0
 8050f4c:	d0c3      	beq.n	8050ed6 <_vfiprintf_r+0x14e>
 8050f4e:	9105      	str	r1, [sp, #20]
 8050f50:	e7c1      	b.n	8050ed6 <_vfiprintf_r+0x14e>
 8050f52:	fb05 2101 	mla	r1, r5, r1, r2
 8050f56:	2301      	movs	r3, #1
 8050f58:	4680      	mov	r8, r0
 8050f5a:	e7f0      	b.n	8050f3e <_vfiprintf_r+0x1b6>
 8050f5c:	ab03      	add	r3, sp, #12
 8050f5e:	9300      	str	r3, [sp, #0]
 8050f60:	4622      	mov	r2, r4
 8050f62:	4b13      	ldr	r3, [pc, #76]	; (8050fb0 <_vfiprintf_r+0x228>)
 8050f64:	a904      	add	r1, sp, #16
 8050f66:	4630      	mov	r0, r6
 8050f68:	f3af 8000 	nop.w
 8050f6c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8050f70:	4681      	mov	r9, r0
 8050f72:	d1d5      	bne.n	8050f20 <_vfiprintf_r+0x198>
 8050f74:	89a3      	ldrh	r3, [r4, #12]
 8050f76:	065b      	lsls	r3, r3, #25
 8050f78:	f53f af7e 	bmi.w	8050e78 <_vfiprintf_r+0xf0>
 8050f7c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8050f7e:	e77d      	b.n	8050e7c <_vfiprintf_r+0xf4>
 8050f80:	ab03      	add	r3, sp, #12
 8050f82:	9300      	str	r3, [sp, #0]
 8050f84:	4622      	mov	r2, r4
 8050f86:	4b0a      	ldr	r3, [pc, #40]	; (8050fb0 <_vfiprintf_r+0x228>)
 8050f88:	a904      	add	r1, sp, #16
 8050f8a:	4630      	mov	r0, r6
 8050f8c:	f000 f888 	bl	80510a0 <_printf_i>
 8050f90:	e7ec      	b.n	8050f6c <_vfiprintf_r+0x1e4>
 8050f92:	bf00      	nop
 8050f94:	08052ae8 	.word	0x08052ae8
 8050f98:	08052b28 	.word	0x08052b28
 8050f9c:	08052b08 	.word	0x08052b08
 8050fa0:	08052ac8 	.word	0x08052ac8
 8050fa4:	08052b2e 	.word	0x08052b2e
 8050fa8:	08052b32 	.word	0x08052b32
 8050fac:	00000000 	.word	0x00000000
 8050fb0:	08050d63 	.word	0x08050d63

08050fb4 <_printf_common>:
 8050fb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8050fb8:	4691      	mov	r9, r2
 8050fba:	461f      	mov	r7, r3
 8050fbc:	688a      	ldr	r2, [r1, #8]
 8050fbe:	690b      	ldr	r3, [r1, #16]
 8050fc0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8050fc4:	4293      	cmp	r3, r2
 8050fc6:	bfb8      	it	lt
 8050fc8:	4613      	movlt	r3, r2
 8050fca:	f8c9 3000 	str.w	r3, [r9]
 8050fce:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8050fd2:	4606      	mov	r6, r0
 8050fd4:	460c      	mov	r4, r1
 8050fd6:	b112      	cbz	r2, 8050fde <_printf_common+0x2a>
 8050fd8:	3301      	adds	r3, #1
 8050fda:	f8c9 3000 	str.w	r3, [r9]
 8050fde:	6823      	ldr	r3, [r4, #0]
 8050fe0:	0699      	lsls	r1, r3, #26
 8050fe2:	bf42      	ittt	mi
 8050fe4:	f8d9 3000 	ldrmi.w	r3, [r9]
 8050fe8:	3302      	addmi	r3, #2
 8050fea:	f8c9 3000 	strmi.w	r3, [r9]
 8050fee:	6825      	ldr	r5, [r4, #0]
 8050ff0:	f015 0506 	ands.w	r5, r5, #6
 8050ff4:	d107      	bne.n	8051006 <_printf_common+0x52>
 8050ff6:	f104 0a19 	add.w	sl, r4, #25
 8050ffa:	68e3      	ldr	r3, [r4, #12]
 8050ffc:	f8d9 2000 	ldr.w	r2, [r9]
 8051000:	1a9b      	subs	r3, r3, r2
 8051002:	42ab      	cmp	r3, r5
 8051004:	dc28      	bgt.n	8051058 <_printf_common+0xa4>
 8051006:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 805100a:	6822      	ldr	r2, [r4, #0]
 805100c:	3300      	adds	r3, #0
 805100e:	bf18      	it	ne
 8051010:	2301      	movne	r3, #1
 8051012:	0692      	lsls	r2, r2, #26
 8051014:	d42d      	bmi.n	8051072 <_printf_common+0xbe>
 8051016:	f104 0243 	add.w	r2, r4, #67	; 0x43
 805101a:	4639      	mov	r1, r7
 805101c:	4630      	mov	r0, r6
 805101e:	47c0      	blx	r8
 8051020:	3001      	adds	r0, #1
 8051022:	d020      	beq.n	8051066 <_printf_common+0xb2>
 8051024:	6823      	ldr	r3, [r4, #0]
 8051026:	68e5      	ldr	r5, [r4, #12]
 8051028:	f8d9 2000 	ldr.w	r2, [r9]
 805102c:	f003 0306 	and.w	r3, r3, #6
 8051030:	2b04      	cmp	r3, #4
 8051032:	bf08      	it	eq
 8051034:	1aad      	subeq	r5, r5, r2
 8051036:	68a3      	ldr	r3, [r4, #8]
 8051038:	6922      	ldr	r2, [r4, #16]
 805103a:	bf0c      	ite	eq
 805103c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8051040:	2500      	movne	r5, #0
 8051042:	4293      	cmp	r3, r2
 8051044:	bfc4      	itt	gt
 8051046:	1a9b      	subgt	r3, r3, r2
 8051048:	18ed      	addgt	r5, r5, r3
 805104a:	f04f 0900 	mov.w	r9, #0
 805104e:	341a      	adds	r4, #26
 8051050:	454d      	cmp	r5, r9
 8051052:	d11a      	bne.n	805108a <_printf_common+0xd6>
 8051054:	2000      	movs	r0, #0
 8051056:	e008      	b.n	805106a <_printf_common+0xb6>
 8051058:	2301      	movs	r3, #1
 805105a:	4652      	mov	r2, sl
 805105c:	4639      	mov	r1, r7
 805105e:	4630      	mov	r0, r6
 8051060:	47c0      	blx	r8
 8051062:	3001      	adds	r0, #1
 8051064:	d103      	bne.n	805106e <_printf_common+0xba>
 8051066:	f04f 30ff 	mov.w	r0, #4294967295
 805106a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 805106e:	3501      	adds	r5, #1
 8051070:	e7c3      	b.n	8050ffa <_printf_common+0x46>
 8051072:	18e1      	adds	r1, r4, r3
 8051074:	1c5a      	adds	r2, r3, #1
 8051076:	2030      	movs	r0, #48	; 0x30
 8051078:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 805107c:	4422      	add	r2, r4
 805107e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8051082:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8051086:	3302      	adds	r3, #2
 8051088:	e7c5      	b.n	8051016 <_printf_common+0x62>
 805108a:	2301      	movs	r3, #1
 805108c:	4622      	mov	r2, r4
 805108e:	4639      	mov	r1, r7
 8051090:	4630      	mov	r0, r6
 8051092:	47c0      	blx	r8
 8051094:	3001      	adds	r0, #1
 8051096:	d0e6      	beq.n	8051066 <_printf_common+0xb2>
 8051098:	f109 0901 	add.w	r9, r9, #1
 805109c:	e7d8      	b.n	8051050 <_printf_common+0x9c>
	...

080510a0 <_printf_i>:
 80510a0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80510a4:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80510a8:	460c      	mov	r4, r1
 80510aa:	7e09      	ldrb	r1, [r1, #24]
 80510ac:	b085      	sub	sp, #20
 80510ae:	296e      	cmp	r1, #110	; 0x6e
 80510b0:	4617      	mov	r7, r2
 80510b2:	4606      	mov	r6, r0
 80510b4:	4698      	mov	r8, r3
 80510b6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80510b8:	f000 80b3 	beq.w	8051222 <_printf_i+0x182>
 80510bc:	d822      	bhi.n	8051104 <_printf_i+0x64>
 80510be:	2963      	cmp	r1, #99	; 0x63
 80510c0:	d036      	beq.n	8051130 <_printf_i+0x90>
 80510c2:	d80a      	bhi.n	80510da <_printf_i+0x3a>
 80510c4:	2900      	cmp	r1, #0
 80510c6:	f000 80b9 	beq.w	805123c <_printf_i+0x19c>
 80510ca:	2958      	cmp	r1, #88	; 0x58
 80510cc:	f000 8083 	beq.w	80511d6 <_printf_i+0x136>
 80510d0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80510d4:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80510d8:	e032      	b.n	8051140 <_printf_i+0xa0>
 80510da:	2964      	cmp	r1, #100	; 0x64
 80510dc:	d001      	beq.n	80510e2 <_printf_i+0x42>
 80510de:	2969      	cmp	r1, #105	; 0x69
 80510e0:	d1f6      	bne.n	80510d0 <_printf_i+0x30>
 80510e2:	6820      	ldr	r0, [r4, #0]
 80510e4:	6813      	ldr	r3, [r2, #0]
 80510e6:	0605      	lsls	r5, r0, #24
 80510e8:	f103 0104 	add.w	r1, r3, #4
 80510ec:	d52a      	bpl.n	8051144 <_printf_i+0xa4>
 80510ee:	681b      	ldr	r3, [r3, #0]
 80510f0:	6011      	str	r1, [r2, #0]
 80510f2:	2b00      	cmp	r3, #0
 80510f4:	da03      	bge.n	80510fe <_printf_i+0x5e>
 80510f6:	222d      	movs	r2, #45	; 0x2d
 80510f8:	425b      	negs	r3, r3
 80510fa:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80510fe:	486f      	ldr	r0, [pc, #444]	; (80512bc <_printf_i+0x21c>)
 8051100:	220a      	movs	r2, #10
 8051102:	e039      	b.n	8051178 <_printf_i+0xd8>
 8051104:	2973      	cmp	r1, #115	; 0x73
 8051106:	f000 809d 	beq.w	8051244 <_printf_i+0x1a4>
 805110a:	d808      	bhi.n	805111e <_printf_i+0x7e>
 805110c:	296f      	cmp	r1, #111	; 0x6f
 805110e:	d020      	beq.n	8051152 <_printf_i+0xb2>
 8051110:	2970      	cmp	r1, #112	; 0x70
 8051112:	d1dd      	bne.n	80510d0 <_printf_i+0x30>
 8051114:	6823      	ldr	r3, [r4, #0]
 8051116:	f043 0320 	orr.w	r3, r3, #32
 805111a:	6023      	str	r3, [r4, #0]
 805111c:	e003      	b.n	8051126 <_printf_i+0x86>
 805111e:	2975      	cmp	r1, #117	; 0x75
 8051120:	d017      	beq.n	8051152 <_printf_i+0xb2>
 8051122:	2978      	cmp	r1, #120	; 0x78
 8051124:	d1d4      	bne.n	80510d0 <_printf_i+0x30>
 8051126:	2378      	movs	r3, #120	; 0x78
 8051128:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 805112c:	4864      	ldr	r0, [pc, #400]	; (80512c0 <_printf_i+0x220>)
 805112e:	e055      	b.n	80511dc <_printf_i+0x13c>
 8051130:	6813      	ldr	r3, [r2, #0]
 8051132:	1d19      	adds	r1, r3, #4
 8051134:	681b      	ldr	r3, [r3, #0]
 8051136:	6011      	str	r1, [r2, #0]
 8051138:	f104 0542 	add.w	r5, r4, #66	; 0x42
 805113c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8051140:	2301      	movs	r3, #1
 8051142:	e08c      	b.n	805125e <_printf_i+0x1be>
 8051144:	681b      	ldr	r3, [r3, #0]
 8051146:	6011      	str	r1, [r2, #0]
 8051148:	f010 0f40 	tst.w	r0, #64	; 0x40
 805114c:	bf18      	it	ne
 805114e:	b21b      	sxthne	r3, r3
 8051150:	e7cf      	b.n	80510f2 <_printf_i+0x52>
 8051152:	6813      	ldr	r3, [r2, #0]
 8051154:	6825      	ldr	r5, [r4, #0]
 8051156:	1d18      	adds	r0, r3, #4
 8051158:	6010      	str	r0, [r2, #0]
 805115a:	0628      	lsls	r0, r5, #24
 805115c:	d501      	bpl.n	8051162 <_printf_i+0xc2>
 805115e:	681b      	ldr	r3, [r3, #0]
 8051160:	e002      	b.n	8051168 <_printf_i+0xc8>
 8051162:	0668      	lsls	r0, r5, #25
 8051164:	d5fb      	bpl.n	805115e <_printf_i+0xbe>
 8051166:	881b      	ldrh	r3, [r3, #0]
 8051168:	4854      	ldr	r0, [pc, #336]	; (80512bc <_printf_i+0x21c>)
 805116a:	296f      	cmp	r1, #111	; 0x6f
 805116c:	bf14      	ite	ne
 805116e:	220a      	movne	r2, #10
 8051170:	2208      	moveq	r2, #8
 8051172:	2100      	movs	r1, #0
 8051174:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8051178:	6865      	ldr	r5, [r4, #4]
 805117a:	60a5      	str	r5, [r4, #8]
 805117c:	2d00      	cmp	r5, #0
 805117e:	f2c0 8095 	blt.w	80512ac <_printf_i+0x20c>
 8051182:	6821      	ldr	r1, [r4, #0]
 8051184:	f021 0104 	bic.w	r1, r1, #4
 8051188:	6021      	str	r1, [r4, #0]
 805118a:	2b00      	cmp	r3, #0
 805118c:	d13d      	bne.n	805120a <_printf_i+0x16a>
 805118e:	2d00      	cmp	r5, #0
 8051190:	f040 808e 	bne.w	80512b0 <_printf_i+0x210>
 8051194:	4665      	mov	r5, ip
 8051196:	2a08      	cmp	r2, #8
 8051198:	d10b      	bne.n	80511b2 <_printf_i+0x112>
 805119a:	6823      	ldr	r3, [r4, #0]
 805119c:	07db      	lsls	r3, r3, #31
 805119e:	d508      	bpl.n	80511b2 <_printf_i+0x112>
 80511a0:	6923      	ldr	r3, [r4, #16]
 80511a2:	6862      	ldr	r2, [r4, #4]
 80511a4:	429a      	cmp	r2, r3
 80511a6:	bfde      	ittt	le
 80511a8:	2330      	movle	r3, #48	; 0x30
 80511aa:	f805 3c01 	strble.w	r3, [r5, #-1]
 80511ae:	f105 35ff 	addle.w	r5, r5, #4294967295
 80511b2:	ebac 0305 	sub.w	r3, ip, r5
 80511b6:	6123      	str	r3, [r4, #16]
 80511b8:	f8cd 8000 	str.w	r8, [sp]
 80511bc:	463b      	mov	r3, r7
 80511be:	aa03      	add	r2, sp, #12
 80511c0:	4621      	mov	r1, r4
 80511c2:	4630      	mov	r0, r6
 80511c4:	f7ff fef6 	bl	8050fb4 <_printf_common>
 80511c8:	3001      	adds	r0, #1
 80511ca:	d14d      	bne.n	8051268 <_printf_i+0x1c8>
 80511cc:	f04f 30ff 	mov.w	r0, #4294967295
 80511d0:	b005      	add	sp, #20
 80511d2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80511d6:	4839      	ldr	r0, [pc, #228]	; (80512bc <_printf_i+0x21c>)
 80511d8:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80511dc:	6813      	ldr	r3, [r2, #0]
 80511de:	6821      	ldr	r1, [r4, #0]
 80511e0:	1d1d      	adds	r5, r3, #4
 80511e2:	681b      	ldr	r3, [r3, #0]
 80511e4:	6015      	str	r5, [r2, #0]
 80511e6:	060a      	lsls	r2, r1, #24
 80511e8:	d50b      	bpl.n	8051202 <_printf_i+0x162>
 80511ea:	07ca      	lsls	r2, r1, #31
 80511ec:	bf44      	itt	mi
 80511ee:	f041 0120 	orrmi.w	r1, r1, #32
 80511f2:	6021      	strmi	r1, [r4, #0]
 80511f4:	b91b      	cbnz	r3, 80511fe <_printf_i+0x15e>
 80511f6:	6822      	ldr	r2, [r4, #0]
 80511f8:	f022 0220 	bic.w	r2, r2, #32
 80511fc:	6022      	str	r2, [r4, #0]
 80511fe:	2210      	movs	r2, #16
 8051200:	e7b7      	b.n	8051172 <_printf_i+0xd2>
 8051202:	064d      	lsls	r5, r1, #25
 8051204:	bf48      	it	mi
 8051206:	b29b      	uxthmi	r3, r3
 8051208:	e7ef      	b.n	80511ea <_printf_i+0x14a>
 805120a:	4665      	mov	r5, ip
 805120c:	fbb3 f1f2 	udiv	r1, r3, r2
 8051210:	fb02 3311 	mls	r3, r2, r1, r3
 8051214:	5cc3      	ldrb	r3, [r0, r3]
 8051216:	f805 3d01 	strb.w	r3, [r5, #-1]!
 805121a:	460b      	mov	r3, r1
 805121c:	2900      	cmp	r1, #0
 805121e:	d1f5      	bne.n	805120c <_printf_i+0x16c>
 8051220:	e7b9      	b.n	8051196 <_printf_i+0xf6>
 8051222:	6813      	ldr	r3, [r2, #0]
 8051224:	6825      	ldr	r5, [r4, #0]
 8051226:	6961      	ldr	r1, [r4, #20]
 8051228:	1d18      	adds	r0, r3, #4
 805122a:	6010      	str	r0, [r2, #0]
 805122c:	0628      	lsls	r0, r5, #24
 805122e:	681b      	ldr	r3, [r3, #0]
 8051230:	d501      	bpl.n	8051236 <_printf_i+0x196>
 8051232:	6019      	str	r1, [r3, #0]
 8051234:	e002      	b.n	805123c <_printf_i+0x19c>
 8051236:	066a      	lsls	r2, r5, #25
 8051238:	d5fb      	bpl.n	8051232 <_printf_i+0x192>
 805123a:	8019      	strh	r1, [r3, #0]
 805123c:	2300      	movs	r3, #0
 805123e:	6123      	str	r3, [r4, #16]
 8051240:	4665      	mov	r5, ip
 8051242:	e7b9      	b.n	80511b8 <_printf_i+0x118>
 8051244:	6813      	ldr	r3, [r2, #0]
 8051246:	1d19      	adds	r1, r3, #4
 8051248:	6011      	str	r1, [r2, #0]
 805124a:	681d      	ldr	r5, [r3, #0]
 805124c:	6862      	ldr	r2, [r4, #4]
 805124e:	2100      	movs	r1, #0
 8051250:	4628      	mov	r0, r5
 8051252:	f7ef f8f5 	bl	8040440 <memchr>
 8051256:	b108      	cbz	r0, 805125c <_printf_i+0x1bc>
 8051258:	1b40      	subs	r0, r0, r5
 805125a:	6060      	str	r0, [r4, #4]
 805125c:	6863      	ldr	r3, [r4, #4]
 805125e:	6123      	str	r3, [r4, #16]
 8051260:	2300      	movs	r3, #0
 8051262:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8051266:	e7a7      	b.n	80511b8 <_printf_i+0x118>
 8051268:	6923      	ldr	r3, [r4, #16]
 805126a:	462a      	mov	r2, r5
 805126c:	4639      	mov	r1, r7
 805126e:	4630      	mov	r0, r6
 8051270:	47c0      	blx	r8
 8051272:	3001      	adds	r0, #1
 8051274:	d0aa      	beq.n	80511cc <_printf_i+0x12c>
 8051276:	6823      	ldr	r3, [r4, #0]
 8051278:	079b      	lsls	r3, r3, #30
 805127a:	d413      	bmi.n	80512a4 <_printf_i+0x204>
 805127c:	68e0      	ldr	r0, [r4, #12]
 805127e:	9b03      	ldr	r3, [sp, #12]
 8051280:	4298      	cmp	r0, r3
 8051282:	bfb8      	it	lt
 8051284:	4618      	movlt	r0, r3
 8051286:	e7a3      	b.n	80511d0 <_printf_i+0x130>
 8051288:	2301      	movs	r3, #1
 805128a:	464a      	mov	r2, r9
 805128c:	4639      	mov	r1, r7
 805128e:	4630      	mov	r0, r6
 8051290:	47c0      	blx	r8
 8051292:	3001      	adds	r0, #1
 8051294:	d09a      	beq.n	80511cc <_printf_i+0x12c>
 8051296:	3501      	adds	r5, #1
 8051298:	68e3      	ldr	r3, [r4, #12]
 805129a:	9a03      	ldr	r2, [sp, #12]
 805129c:	1a9b      	subs	r3, r3, r2
 805129e:	42ab      	cmp	r3, r5
 80512a0:	dcf2      	bgt.n	8051288 <_printf_i+0x1e8>
 80512a2:	e7eb      	b.n	805127c <_printf_i+0x1dc>
 80512a4:	2500      	movs	r5, #0
 80512a6:	f104 0919 	add.w	r9, r4, #25
 80512aa:	e7f5      	b.n	8051298 <_printf_i+0x1f8>
 80512ac:	2b00      	cmp	r3, #0
 80512ae:	d1ac      	bne.n	805120a <_printf_i+0x16a>
 80512b0:	7803      	ldrb	r3, [r0, #0]
 80512b2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80512b6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80512ba:	e76c      	b.n	8051196 <_printf_i+0xf6>
 80512bc:	08052b39 	.word	0x08052b39
 80512c0:	08052b4a 	.word	0x08052b4a

080512c4 <_sbrk_r>:
 80512c4:	b538      	push	{r3, r4, r5, lr}
 80512c6:	4c06      	ldr	r4, [pc, #24]	; (80512e0 <_sbrk_r+0x1c>)
 80512c8:	2300      	movs	r3, #0
 80512ca:	4605      	mov	r5, r0
 80512cc:	4608      	mov	r0, r1
 80512ce:	6023      	str	r3, [r4, #0]
 80512d0:	f000 fa74 	bl	80517bc <_sbrk>
 80512d4:	1c43      	adds	r3, r0, #1
 80512d6:	d102      	bne.n	80512de <_sbrk_r+0x1a>
 80512d8:	6823      	ldr	r3, [r4, #0]
 80512da:	b103      	cbz	r3, 80512de <_sbrk_r+0x1a>
 80512dc:	602b      	str	r3, [r5, #0]
 80512de:	bd38      	pop	{r3, r4, r5, pc}
 80512e0:	2001101c 	.word	0x2001101c

080512e4 <__sread>:
 80512e4:	b510      	push	{r4, lr}
 80512e6:	460c      	mov	r4, r1
 80512e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80512ec:	f000 f8d6 	bl	805149c <_read_r>
 80512f0:	2800      	cmp	r0, #0
 80512f2:	bfab      	itete	ge
 80512f4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80512f6:	89a3      	ldrhlt	r3, [r4, #12]
 80512f8:	181b      	addge	r3, r3, r0
 80512fa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80512fe:	bfac      	ite	ge
 8051300:	6563      	strge	r3, [r4, #84]	; 0x54
 8051302:	81a3      	strhlt	r3, [r4, #12]
 8051304:	bd10      	pop	{r4, pc}

08051306 <__swrite>:
 8051306:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 805130a:	461f      	mov	r7, r3
 805130c:	898b      	ldrh	r3, [r1, #12]
 805130e:	05db      	lsls	r3, r3, #23
 8051310:	4605      	mov	r5, r0
 8051312:	460c      	mov	r4, r1
 8051314:	4616      	mov	r6, r2
 8051316:	d505      	bpl.n	8051324 <__swrite+0x1e>
 8051318:	2302      	movs	r3, #2
 805131a:	2200      	movs	r2, #0
 805131c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8051320:	f000 f868 	bl	80513f4 <_lseek_r>
 8051324:	89a3      	ldrh	r3, [r4, #12]
 8051326:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 805132a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 805132e:	81a3      	strh	r3, [r4, #12]
 8051330:	4632      	mov	r2, r6
 8051332:	463b      	mov	r3, r7
 8051334:	4628      	mov	r0, r5
 8051336:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 805133a:	f000 b817 	b.w	805136c <_write_r>

0805133e <__sseek>:
 805133e:	b510      	push	{r4, lr}
 8051340:	460c      	mov	r4, r1
 8051342:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8051346:	f000 f855 	bl	80513f4 <_lseek_r>
 805134a:	1c43      	adds	r3, r0, #1
 805134c:	89a3      	ldrh	r3, [r4, #12]
 805134e:	bf15      	itete	ne
 8051350:	6560      	strne	r0, [r4, #84]	; 0x54
 8051352:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8051356:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 805135a:	81a3      	strheq	r3, [r4, #12]
 805135c:	bf18      	it	ne
 805135e:	81a3      	strhne	r3, [r4, #12]
 8051360:	bd10      	pop	{r4, pc}

08051362 <__sclose>:
 8051362:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8051366:	f000 b813 	b.w	8051390 <_close_r>
	...

0805136c <_write_r>:
 805136c:	b538      	push	{r3, r4, r5, lr}
 805136e:	4c07      	ldr	r4, [pc, #28]	; (805138c <_write_r+0x20>)
 8051370:	4605      	mov	r5, r0
 8051372:	4608      	mov	r0, r1
 8051374:	4611      	mov	r1, r2
 8051376:	2200      	movs	r2, #0
 8051378:	6022      	str	r2, [r4, #0]
 805137a:	461a      	mov	r2, r3
 805137c:	f000 fa2c 	bl	80517d8 <_write>
 8051380:	1c43      	adds	r3, r0, #1
 8051382:	d102      	bne.n	805138a <_write_r+0x1e>
 8051384:	6823      	ldr	r3, [r4, #0]
 8051386:	b103      	cbz	r3, 805138a <_write_r+0x1e>
 8051388:	602b      	str	r3, [r5, #0]
 805138a:	bd38      	pop	{r3, r4, r5, pc}
 805138c:	2001101c 	.word	0x2001101c

08051390 <_close_r>:
 8051390:	b538      	push	{r3, r4, r5, lr}
 8051392:	4c06      	ldr	r4, [pc, #24]	; (80513ac <_close_r+0x1c>)
 8051394:	2300      	movs	r3, #0
 8051396:	4605      	mov	r5, r0
 8051398:	4608      	mov	r0, r1
 805139a:	6023      	str	r3, [r4, #0]
 805139c:	f000 f9e6 	bl	805176c <_close>
 80513a0:	1c43      	adds	r3, r0, #1
 80513a2:	d102      	bne.n	80513aa <_close_r+0x1a>
 80513a4:	6823      	ldr	r3, [r4, #0]
 80513a6:	b103      	cbz	r3, 80513aa <_close_r+0x1a>
 80513a8:	602b      	str	r3, [r5, #0]
 80513aa:	bd38      	pop	{r3, r4, r5, pc}
 80513ac:	2001101c 	.word	0x2001101c

080513b0 <_fstat_r>:
 80513b0:	b538      	push	{r3, r4, r5, lr}
 80513b2:	4c07      	ldr	r4, [pc, #28]	; (80513d0 <_fstat_r+0x20>)
 80513b4:	2300      	movs	r3, #0
 80513b6:	4605      	mov	r5, r0
 80513b8:	4608      	mov	r0, r1
 80513ba:	4611      	mov	r1, r2
 80513bc:	6023      	str	r3, [r4, #0]
 80513be:	f000 f9dd 	bl	805177c <_fstat>
 80513c2:	1c43      	adds	r3, r0, #1
 80513c4:	d102      	bne.n	80513cc <_fstat_r+0x1c>
 80513c6:	6823      	ldr	r3, [r4, #0]
 80513c8:	b103      	cbz	r3, 80513cc <_fstat_r+0x1c>
 80513ca:	602b      	str	r3, [r5, #0]
 80513cc:	bd38      	pop	{r3, r4, r5, pc}
 80513ce:	bf00      	nop
 80513d0:	2001101c 	.word	0x2001101c

080513d4 <_isatty_r>:
 80513d4:	b538      	push	{r3, r4, r5, lr}
 80513d6:	4c06      	ldr	r4, [pc, #24]	; (80513f0 <_isatty_r+0x1c>)
 80513d8:	2300      	movs	r3, #0
 80513da:	4605      	mov	r5, r0
 80513dc:	4608      	mov	r0, r1
 80513de:	6023      	str	r3, [r4, #0]
 80513e0:	f000 f9d4 	bl	805178c <_isatty>
 80513e4:	1c43      	adds	r3, r0, #1
 80513e6:	d102      	bne.n	80513ee <_isatty_r+0x1a>
 80513e8:	6823      	ldr	r3, [r4, #0]
 80513ea:	b103      	cbz	r3, 80513ee <_isatty_r+0x1a>
 80513ec:	602b      	str	r3, [r5, #0]
 80513ee:	bd38      	pop	{r3, r4, r5, pc}
 80513f0:	2001101c 	.word	0x2001101c

080513f4 <_lseek_r>:
 80513f4:	b538      	push	{r3, r4, r5, lr}
 80513f6:	4c07      	ldr	r4, [pc, #28]	; (8051414 <_lseek_r+0x20>)
 80513f8:	4605      	mov	r5, r0
 80513fa:	4608      	mov	r0, r1
 80513fc:	4611      	mov	r1, r2
 80513fe:	2200      	movs	r2, #0
 8051400:	6022      	str	r2, [r4, #0]
 8051402:	461a      	mov	r2, r3
 8051404:	f000 f9ca 	bl	805179c <_lseek>
 8051408:	1c43      	adds	r3, r0, #1
 805140a:	d102      	bne.n	8051412 <_lseek_r+0x1e>
 805140c:	6823      	ldr	r3, [r4, #0]
 805140e:	b103      	cbz	r3, 8051412 <_lseek_r+0x1e>
 8051410:	602b      	str	r3, [r5, #0]
 8051412:	bd38      	pop	{r3, r4, r5, pc}
 8051414:	2001101c 	.word	0x2001101c

08051418 <memmove>:
 8051418:	4288      	cmp	r0, r1
 805141a:	b510      	push	{r4, lr}
 805141c:	eb01 0302 	add.w	r3, r1, r2
 8051420:	d807      	bhi.n	8051432 <memmove+0x1a>
 8051422:	1e42      	subs	r2, r0, #1
 8051424:	4299      	cmp	r1, r3
 8051426:	d00a      	beq.n	805143e <memmove+0x26>
 8051428:	f811 4b01 	ldrb.w	r4, [r1], #1
 805142c:	f802 4f01 	strb.w	r4, [r2, #1]!
 8051430:	e7f8      	b.n	8051424 <memmove+0xc>
 8051432:	4283      	cmp	r3, r0
 8051434:	d9f5      	bls.n	8051422 <memmove+0xa>
 8051436:	1881      	adds	r1, r0, r2
 8051438:	1ad2      	subs	r2, r2, r3
 805143a:	42d3      	cmn	r3, r2
 805143c:	d100      	bne.n	8051440 <memmove+0x28>
 805143e:	bd10      	pop	{r4, pc}
 8051440:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8051444:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8051448:	e7f7      	b.n	805143a <memmove+0x22>

0805144a <__malloc_lock>:
 805144a:	4770      	bx	lr

0805144c <__malloc_unlock>:
 805144c:	4770      	bx	lr

0805144e <_realloc_r>:
 805144e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8051450:	4607      	mov	r7, r0
 8051452:	4614      	mov	r4, r2
 8051454:	460e      	mov	r6, r1
 8051456:	b921      	cbnz	r1, 8051462 <_realloc_r+0x14>
 8051458:	4611      	mov	r1, r2
 805145a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 805145e:	f7ff babd 	b.w	80509dc <_malloc_r>
 8051462:	b922      	cbnz	r2, 805146e <_realloc_r+0x20>
 8051464:	f7ff fa6c 	bl	8050940 <_free_r>
 8051468:	4625      	mov	r5, r4
 805146a:	4628      	mov	r0, r5
 805146c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 805146e:	f000 f827 	bl	80514c0 <_malloc_usable_size_r>
 8051472:	42a0      	cmp	r0, r4
 8051474:	d20f      	bcs.n	8051496 <_realloc_r+0x48>
 8051476:	4621      	mov	r1, r4
 8051478:	4638      	mov	r0, r7
 805147a:	f7ff faaf 	bl	80509dc <_malloc_r>
 805147e:	4605      	mov	r5, r0
 8051480:	2800      	cmp	r0, #0
 8051482:	d0f2      	beq.n	805146a <_realloc_r+0x1c>
 8051484:	4631      	mov	r1, r6
 8051486:	4622      	mov	r2, r4
 8051488:	f7fe fe3d 	bl	8050106 <memcpy>
 805148c:	4631      	mov	r1, r6
 805148e:	4638      	mov	r0, r7
 8051490:	f7ff fa56 	bl	8050940 <_free_r>
 8051494:	e7e9      	b.n	805146a <_realloc_r+0x1c>
 8051496:	4635      	mov	r5, r6
 8051498:	e7e7      	b.n	805146a <_realloc_r+0x1c>
	...

0805149c <_read_r>:
 805149c:	b538      	push	{r3, r4, r5, lr}
 805149e:	4c07      	ldr	r4, [pc, #28]	; (80514bc <_read_r+0x20>)
 80514a0:	4605      	mov	r5, r0
 80514a2:	4608      	mov	r0, r1
 80514a4:	4611      	mov	r1, r2
 80514a6:	2200      	movs	r2, #0
 80514a8:	6022      	str	r2, [r4, #0]
 80514aa:	461a      	mov	r2, r3
 80514ac:	f000 f97e 	bl	80517ac <_read>
 80514b0:	1c43      	adds	r3, r0, #1
 80514b2:	d102      	bne.n	80514ba <_read_r+0x1e>
 80514b4:	6823      	ldr	r3, [r4, #0]
 80514b6:	b103      	cbz	r3, 80514ba <_read_r+0x1e>
 80514b8:	602b      	str	r3, [r5, #0]
 80514ba:	bd38      	pop	{r3, r4, r5, pc}
 80514bc:	2001101c 	.word	0x2001101c

080514c0 <_malloc_usable_size_r>:
 80514c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80514c4:	1f18      	subs	r0, r3, #4
 80514c6:	2b00      	cmp	r3, #0
 80514c8:	bfbc      	itt	lt
 80514ca:	580b      	ldrlt	r3, [r1, r0]
 80514cc:	18c0      	addlt	r0, r0, r3
 80514ce:	4770      	bx	lr

080514d0 <ceil>:
 80514d0:	ec51 0b10 	vmov	r0, r1, d0
 80514d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80514d8:	f3c1 570a 	ubfx	r7, r1, #20, #11
 80514dc:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 80514e0:	2e13      	cmp	r6, #19
 80514e2:	460c      	mov	r4, r1
 80514e4:	ee10 5a10 	vmov	r5, s0
 80514e8:	4680      	mov	r8, r0
 80514ea:	dc30      	bgt.n	805154e <ceil+0x7e>
 80514ec:	2e00      	cmp	r6, #0
 80514ee:	da12      	bge.n	8051516 <ceil+0x46>
 80514f0:	a333      	add	r3, pc, #204	; (adr r3, 80515c0 <ceil+0xf0>)
 80514f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80514f6:	f7ee fff9 	bl	80404ec <__adddf3>
 80514fa:	2200      	movs	r2, #0
 80514fc:	2300      	movs	r3, #0
 80514fe:	f7ef fc3b 	bl	8040d78 <__aeabi_dcmpgt>
 8051502:	b128      	cbz	r0, 8051510 <ceil+0x40>
 8051504:	2c00      	cmp	r4, #0
 8051506:	db55      	blt.n	80515b4 <ceil+0xe4>
 8051508:	432c      	orrs	r4, r5
 805150a:	d057      	beq.n	80515bc <ceil+0xec>
 805150c:	4c2e      	ldr	r4, [pc, #184]	; (80515c8 <ceil+0xf8>)
 805150e:	2500      	movs	r5, #0
 8051510:	4621      	mov	r1, r4
 8051512:	4628      	mov	r0, r5
 8051514:	e025      	b.n	8051562 <ceil+0x92>
 8051516:	4f2d      	ldr	r7, [pc, #180]	; (80515cc <ceil+0xfc>)
 8051518:	4137      	asrs	r7, r6
 805151a:	ea01 0307 	and.w	r3, r1, r7
 805151e:	4303      	orrs	r3, r0
 8051520:	d01f      	beq.n	8051562 <ceil+0x92>
 8051522:	a327      	add	r3, pc, #156	; (adr r3, 80515c0 <ceil+0xf0>)
 8051524:	e9d3 2300 	ldrd	r2, r3, [r3]
 8051528:	f7ee ffe0 	bl	80404ec <__adddf3>
 805152c:	2200      	movs	r2, #0
 805152e:	2300      	movs	r3, #0
 8051530:	f7ef fc22 	bl	8040d78 <__aeabi_dcmpgt>
 8051534:	2800      	cmp	r0, #0
 8051536:	d0eb      	beq.n	8051510 <ceil+0x40>
 8051538:	2c00      	cmp	r4, #0
 805153a:	bfc2      	ittt	gt
 805153c:	f44f 1380 	movgt.w	r3, #1048576	; 0x100000
 8051540:	fa43 f606 	asrgt.w	r6, r3, r6
 8051544:	19a4      	addgt	r4, r4, r6
 8051546:	ea24 0407 	bic.w	r4, r4, r7
 805154a:	2500      	movs	r5, #0
 805154c:	e7e0      	b.n	8051510 <ceil+0x40>
 805154e:	2e33      	cmp	r6, #51	; 0x33
 8051550:	dd0b      	ble.n	805156a <ceil+0x9a>
 8051552:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8051556:	d104      	bne.n	8051562 <ceil+0x92>
 8051558:	ee10 2a10 	vmov	r2, s0
 805155c:	460b      	mov	r3, r1
 805155e:	f7ee ffc5 	bl	80404ec <__adddf3>
 8051562:	ec41 0b10 	vmov	d0, r0, r1
 8051566:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 805156a:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 805156e:	f04f 33ff 	mov.w	r3, #4294967295
 8051572:	fa23 f707 	lsr.w	r7, r3, r7
 8051576:	4207      	tst	r7, r0
 8051578:	d0f3      	beq.n	8051562 <ceil+0x92>
 805157a:	a311      	add	r3, pc, #68	; (adr r3, 80515c0 <ceil+0xf0>)
 805157c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8051580:	f7ee ffb4 	bl	80404ec <__adddf3>
 8051584:	2200      	movs	r2, #0
 8051586:	2300      	movs	r3, #0
 8051588:	f7ef fbf6 	bl	8040d78 <__aeabi_dcmpgt>
 805158c:	2800      	cmp	r0, #0
 805158e:	d0bf      	beq.n	8051510 <ceil+0x40>
 8051590:	2c00      	cmp	r4, #0
 8051592:	dd02      	ble.n	805159a <ceil+0xca>
 8051594:	2e14      	cmp	r6, #20
 8051596:	d103      	bne.n	80515a0 <ceil+0xd0>
 8051598:	3401      	adds	r4, #1
 805159a:	ea25 0507 	bic.w	r5, r5, r7
 805159e:	e7b7      	b.n	8051510 <ceil+0x40>
 80515a0:	2301      	movs	r3, #1
 80515a2:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 80515a6:	fa03 f606 	lsl.w	r6, r3, r6
 80515aa:	4435      	add	r5, r6
 80515ac:	4545      	cmp	r5, r8
 80515ae:	bf38      	it	cc
 80515b0:	18e4      	addcc	r4, r4, r3
 80515b2:	e7f2      	b.n	805159a <ceil+0xca>
 80515b4:	2500      	movs	r5, #0
 80515b6:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 80515ba:	e7a9      	b.n	8051510 <ceil+0x40>
 80515bc:	4625      	mov	r5, r4
 80515be:	e7a7      	b.n	8051510 <ceil+0x40>
 80515c0:	8800759c 	.word	0x8800759c
 80515c4:	7e37e43c 	.word	0x7e37e43c
 80515c8:	3ff00000 	.word	0x3ff00000
 80515cc:	000fffff 	.word	0x000fffff

080515d0 <floor>:
 80515d0:	ec51 0b10 	vmov	r0, r1, d0
 80515d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80515d8:	f3c1 570a 	ubfx	r7, r1, #20, #11
 80515dc:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 80515e0:	2e13      	cmp	r6, #19
 80515e2:	460c      	mov	r4, r1
 80515e4:	ee10 5a10 	vmov	r5, s0
 80515e8:	4680      	mov	r8, r0
 80515ea:	dc34      	bgt.n	8051656 <floor+0x86>
 80515ec:	2e00      	cmp	r6, #0
 80515ee:	da16      	bge.n	805161e <floor+0x4e>
 80515f0:	a335      	add	r3, pc, #212	; (adr r3, 80516c8 <floor+0xf8>)
 80515f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80515f6:	f7ee ff79 	bl	80404ec <__adddf3>
 80515fa:	2200      	movs	r2, #0
 80515fc:	2300      	movs	r3, #0
 80515fe:	f7ef fbbb 	bl	8040d78 <__aeabi_dcmpgt>
 8051602:	b148      	cbz	r0, 8051618 <floor+0x48>
 8051604:	2c00      	cmp	r4, #0
 8051606:	da59      	bge.n	80516bc <floor+0xec>
 8051608:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 805160c:	4a30      	ldr	r2, [pc, #192]	; (80516d0 <floor+0x100>)
 805160e:	432b      	orrs	r3, r5
 8051610:	2500      	movs	r5, #0
 8051612:	42ab      	cmp	r3, r5
 8051614:	bf18      	it	ne
 8051616:	4614      	movne	r4, r2
 8051618:	4621      	mov	r1, r4
 805161a:	4628      	mov	r0, r5
 805161c:	e025      	b.n	805166a <floor+0x9a>
 805161e:	4f2d      	ldr	r7, [pc, #180]	; (80516d4 <floor+0x104>)
 8051620:	4137      	asrs	r7, r6
 8051622:	ea01 0307 	and.w	r3, r1, r7
 8051626:	4303      	orrs	r3, r0
 8051628:	d01f      	beq.n	805166a <floor+0x9a>
 805162a:	a327      	add	r3, pc, #156	; (adr r3, 80516c8 <floor+0xf8>)
 805162c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8051630:	f7ee ff5c 	bl	80404ec <__adddf3>
 8051634:	2200      	movs	r2, #0
 8051636:	2300      	movs	r3, #0
 8051638:	f7ef fb9e 	bl	8040d78 <__aeabi_dcmpgt>
 805163c:	2800      	cmp	r0, #0
 805163e:	d0eb      	beq.n	8051618 <floor+0x48>
 8051640:	2c00      	cmp	r4, #0
 8051642:	bfbe      	ittt	lt
 8051644:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8051648:	fa43 f606 	asrlt.w	r6, r3, r6
 805164c:	19a4      	addlt	r4, r4, r6
 805164e:	ea24 0407 	bic.w	r4, r4, r7
 8051652:	2500      	movs	r5, #0
 8051654:	e7e0      	b.n	8051618 <floor+0x48>
 8051656:	2e33      	cmp	r6, #51	; 0x33
 8051658:	dd0b      	ble.n	8051672 <floor+0xa2>
 805165a:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 805165e:	d104      	bne.n	805166a <floor+0x9a>
 8051660:	ee10 2a10 	vmov	r2, s0
 8051664:	460b      	mov	r3, r1
 8051666:	f7ee ff41 	bl	80404ec <__adddf3>
 805166a:	ec41 0b10 	vmov	d0, r0, r1
 805166e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8051672:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8051676:	f04f 33ff 	mov.w	r3, #4294967295
 805167a:	fa23 f707 	lsr.w	r7, r3, r7
 805167e:	4207      	tst	r7, r0
 8051680:	d0f3      	beq.n	805166a <floor+0x9a>
 8051682:	a311      	add	r3, pc, #68	; (adr r3, 80516c8 <floor+0xf8>)
 8051684:	e9d3 2300 	ldrd	r2, r3, [r3]
 8051688:	f7ee ff30 	bl	80404ec <__adddf3>
 805168c:	2200      	movs	r2, #0
 805168e:	2300      	movs	r3, #0
 8051690:	f7ef fb72 	bl	8040d78 <__aeabi_dcmpgt>
 8051694:	2800      	cmp	r0, #0
 8051696:	d0bf      	beq.n	8051618 <floor+0x48>
 8051698:	2c00      	cmp	r4, #0
 805169a:	da02      	bge.n	80516a2 <floor+0xd2>
 805169c:	2e14      	cmp	r6, #20
 805169e:	d103      	bne.n	80516a8 <floor+0xd8>
 80516a0:	3401      	adds	r4, #1
 80516a2:	ea25 0507 	bic.w	r5, r5, r7
 80516a6:	e7b7      	b.n	8051618 <floor+0x48>
 80516a8:	2301      	movs	r3, #1
 80516aa:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 80516ae:	fa03 f606 	lsl.w	r6, r3, r6
 80516b2:	4435      	add	r5, r6
 80516b4:	4545      	cmp	r5, r8
 80516b6:	bf38      	it	cc
 80516b8:	18e4      	addcc	r4, r4, r3
 80516ba:	e7f2      	b.n	80516a2 <floor+0xd2>
 80516bc:	2500      	movs	r5, #0
 80516be:	462c      	mov	r4, r5
 80516c0:	e7aa      	b.n	8051618 <floor+0x48>
 80516c2:	bf00      	nop
 80516c4:	f3af 8000 	nop.w
 80516c8:	8800759c 	.word	0x8800759c
 80516cc:	7e37e43c 	.word	0x7e37e43c
 80516d0:	bff00000 	.word	0xbff00000
 80516d4:	000fffff 	.word	0x000fffff

080516d8 <round>:
 80516d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80516da:	ec57 6b10 	vmov	r6, r7, d0
 80516de:	f3c7 500a 	ubfx	r0, r7, #20, #11
 80516e2:	f2a0 34ff 	subw	r4, r0, #1023	; 0x3ff
 80516e6:	2c13      	cmp	r4, #19
 80516e8:	463b      	mov	r3, r7
 80516ea:	463d      	mov	r5, r7
 80516ec:	dc17      	bgt.n	805171e <round+0x46>
 80516ee:	2c00      	cmp	r4, #0
 80516f0:	da09      	bge.n	8051706 <round+0x2e>
 80516f2:	3401      	adds	r4, #1
 80516f4:	f007 4300 	and.w	r3, r7, #2147483648	; 0x80000000
 80516f8:	d103      	bne.n	8051702 <round+0x2a>
 80516fa:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80516fe:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8051702:	2100      	movs	r1, #0
 8051704:	e02c      	b.n	8051760 <round+0x88>
 8051706:	4a18      	ldr	r2, [pc, #96]	; (8051768 <round+0x90>)
 8051708:	4122      	asrs	r2, r4
 805170a:	4217      	tst	r7, r2
 805170c:	d100      	bne.n	8051710 <round+0x38>
 805170e:	b19e      	cbz	r6, 8051738 <round+0x60>
 8051710:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8051714:	4123      	asrs	r3, r4
 8051716:	442b      	add	r3, r5
 8051718:	ea23 0302 	bic.w	r3, r3, r2
 805171c:	e7f1      	b.n	8051702 <round+0x2a>
 805171e:	2c33      	cmp	r4, #51	; 0x33
 8051720:	dd0d      	ble.n	805173e <round+0x66>
 8051722:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 8051726:	d107      	bne.n	8051738 <round+0x60>
 8051728:	4630      	mov	r0, r6
 805172a:	4639      	mov	r1, r7
 805172c:	ee10 2a10 	vmov	r2, s0
 8051730:	f7ee fedc 	bl	80404ec <__adddf3>
 8051734:	4606      	mov	r6, r0
 8051736:	460f      	mov	r7, r1
 8051738:	ec47 6b10 	vmov	d0, r6, r7
 805173c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 805173e:	f2a0 4213 	subw	r2, r0, #1043	; 0x413
 8051742:	f04f 30ff 	mov.w	r0, #4294967295
 8051746:	40d0      	lsrs	r0, r2
 8051748:	4206      	tst	r6, r0
 805174a:	d0f5      	beq.n	8051738 <round+0x60>
 805174c:	2201      	movs	r2, #1
 805174e:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 8051752:	fa02 f404 	lsl.w	r4, r2, r4
 8051756:	1931      	adds	r1, r6, r4
 8051758:	bf28      	it	cs
 805175a:	189b      	addcs	r3, r3, r2
 805175c:	ea21 0100 	bic.w	r1, r1, r0
 8051760:	461f      	mov	r7, r3
 8051762:	460e      	mov	r6, r1
 8051764:	e7e8      	b.n	8051738 <round+0x60>
 8051766:	bf00      	nop
 8051768:	000fffff 	.word	0x000fffff

0805176c <_close>:
 805176c:	4b02      	ldr	r3, [pc, #8]	; (8051778 <_close+0xc>)
 805176e:	2258      	movs	r2, #88	; 0x58
 8051770:	601a      	str	r2, [r3, #0]
 8051772:	f04f 30ff 	mov.w	r0, #4294967295
 8051776:	4770      	bx	lr
 8051778:	2001101c 	.word	0x2001101c

0805177c <_fstat>:
 805177c:	4b02      	ldr	r3, [pc, #8]	; (8051788 <_fstat+0xc>)
 805177e:	2258      	movs	r2, #88	; 0x58
 8051780:	601a      	str	r2, [r3, #0]
 8051782:	f04f 30ff 	mov.w	r0, #4294967295
 8051786:	4770      	bx	lr
 8051788:	2001101c 	.word	0x2001101c

0805178c <_isatty>:
 805178c:	4b02      	ldr	r3, [pc, #8]	; (8051798 <_isatty+0xc>)
 805178e:	2258      	movs	r2, #88	; 0x58
 8051790:	601a      	str	r2, [r3, #0]
 8051792:	2000      	movs	r0, #0
 8051794:	4770      	bx	lr
 8051796:	bf00      	nop
 8051798:	2001101c 	.word	0x2001101c

0805179c <_lseek>:
 805179c:	4b02      	ldr	r3, [pc, #8]	; (80517a8 <_lseek+0xc>)
 805179e:	2258      	movs	r2, #88	; 0x58
 80517a0:	601a      	str	r2, [r3, #0]
 80517a2:	f04f 30ff 	mov.w	r0, #4294967295
 80517a6:	4770      	bx	lr
 80517a8:	2001101c 	.word	0x2001101c

080517ac <_read>:
 80517ac:	4b02      	ldr	r3, [pc, #8]	; (80517b8 <_read+0xc>)
 80517ae:	2258      	movs	r2, #88	; 0x58
 80517b0:	601a      	str	r2, [r3, #0]
 80517b2:	f04f 30ff 	mov.w	r0, #4294967295
 80517b6:	4770      	bx	lr
 80517b8:	2001101c 	.word	0x2001101c

080517bc <_sbrk>:
 80517bc:	4b04      	ldr	r3, [pc, #16]	; (80517d0 <_sbrk+0x14>)
 80517be:	6819      	ldr	r1, [r3, #0]
 80517c0:	4602      	mov	r2, r0
 80517c2:	b909      	cbnz	r1, 80517c8 <_sbrk+0xc>
 80517c4:	4903      	ldr	r1, [pc, #12]	; (80517d4 <_sbrk+0x18>)
 80517c6:	6019      	str	r1, [r3, #0]
 80517c8:	6818      	ldr	r0, [r3, #0]
 80517ca:	4402      	add	r2, r0
 80517cc:	601a      	str	r2, [r3, #0]
 80517ce:	4770      	bx	lr
 80517d0:	2000e6bc 	.word	0x2000e6bc
 80517d4:	20011020 	.word	0x20011020

080517d8 <_write>:
 80517d8:	4b02      	ldr	r3, [pc, #8]	; (80517e4 <_write+0xc>)
 80517da:	2258      	movs	r2, #88	; 0x58
 80517dc:	601a      	str	r2, [r3, #0]
 80517de:	f04f 30ff 	mov.w	r0, #4294967295
 80517e2:	4770      	bx	lr
 80517e4:	2001101c 	.word	0x2001101c

080517e8 <_init>:
 80517e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80517ea:	bf00      	nop
 80517ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80517ee:	bc08      	pop	{r3}
 80517f0:	469e      	mov	lr, r3
 80517f2:	4770      	bx	lr

080517f4 <_fini>:
 80517f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80517f6:	bf00      	nop
 80517f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80517fa:	bc08      	pop	{r3}
 80517fc:	469e      	mov	lr, r3
 80517fe:	4770      	bx	lr
