// Seed: 2656576404
module module_0;
  wire id_1;
endmodule
module module_1;
  assign id_1 = 1;
  wire id_2;
  assign id_2 = id_2;
  wire id_3;
  assign id_1 = 1;
  module_0();
endmodule
module module_2 (
    input tri0 id_0#(
        .id_8({1, 1'b0}),
        .id_9(1 <-> 1)
    ),
    input tri0 id_1,
    input tri id_2
    , id_10,
    input supply0 id_3,
    output wor id_4,
    output wor id_5,
    input supply1 id_6
);
  assign id_8 = 1'b0;
  module_0();
endmodule
