#Verilog Codes

Full Adder using case : (https://www.edaplayground.com/x/Kb_F)
4:1 Mux : (https://www.edaplayground.com/x/AQkg)
(https://www.edaplayground.com/playgrounds/user/676949?searchString=&showAllResults=true&_showAllResults=on&language=&simulator=&methodologies=&_libraries=on&_easierUVM=on&_curated=on)
