Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto e1a7ebd8f235497aa22229969e6bf403 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Driverless_Final_behav xil_defaultlib.Driverless_Final -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.JK_Flip_Flop_clear [jk_flip_flop_clear_default]
Compiling architecture behavioral of entity xil_defaultlib.driverless_final
Built simulation snapshot Driverless_Final_behav
