// Seed: 2067319515
module module_0 (
    input  tri1 id_0,
    output wand id_1,
    input  tri0 id_2,
    input  tri0 id_3
);
  logic id_5;
  assign id_5 = -1;
  assign module_1.id_1 = 0;
  wire [1  ==  -1 : 1] id_6;
  logic \id_7 = -1 - id_3;
endmodule
module module_1 (
    input  tri  id_0,
    output tri  id_1,
    input  wire id_2,
    output tri0 id_3,
    input  wire id_4,
    input  tri1 id_5
);
  logic [-1 : -1] id_7;
  ;
  parameter id_8 = 1;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_5,
      id_0
  );
  assign id_7[-1] = id_8 - id_0;
  and primCall (id_1, id_5, id_2, id_8, id_7, id_4);
endmodule
