INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/giann/Desktop/PROGETTO FINALE/versione 1 - tutto xilinx/project_Task4/project_Task4.srcs/sources_1/ip/Square/sim/Square.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Square
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/giann/Desktop/PROGETTO FINALE/versione 1 - tutto xilinx/project_Task4/project_Task4.srcs/sources_1/ip/c_addsub_0/sim/c_addsub_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_addsub_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/giann/Desktop/PROGETTO FINALE/versione 1 - tutto xilinx/project_Task4/project_Task4.srcs/sources_1/ip/SQRT/sim/SQRT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SQRT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/giann/Desktop/PROGETTO FINALE/versione 1 - tutto xilinx/project_Task4/project_Task4.srcs/sources_1/ip/DIVISORE/sim/DIVISORE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DIVISORE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/giann/Desktop/PROGETTO FINALE/versione 1 - tutto xilinx/project_Task4/project_Task4.srcs/sources_1/new/modulo_quadro.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity modulo_quadro
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/giann/Desktop/PROGETTO FINALE/versione 1 - tutto xilinx/project_Task4/project_Task4.srcs/sources_1/new/Task4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Task4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/giann/Desktop/PROGETTO FINALE/versione 1 - tutto xilinx/project_Task4/project_Task4.srcs/sim_1/new/task4_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity task4_tb
