# ERROR: No extended dataflow license exists
# do debounce_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work rtl_work 
# Copying /home/ritesh/altera_lite/16.0/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/ritesh/Desktop/digitalLab/debounce/counter4.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 17:35:51 on Mar 23,2018
# vcom -reportprogress 300 -93 -work work /home/ritesh/Desktop/digitalLab/debounce/counter4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity counter4
# -- Compiling architecture Behave of counter4
# End time: 17:35:51 on Mar 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ritesh/Desktop/digitalLab/debounce/dff_new.vhdl}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 17:35:51 on Mar 23,2018
# vcom -reportprogress 300 -93 -work work /home/ritesh/Desktop/digitalLab/debounce/dff_new.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dff_new
# -- Compiling architecture anything of dff_new
# End time: 17:35:51 on Mar 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ritesh/Desktop/digitalLab/debounce/divider.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 17:35:51 on Mar 23,2018
# vcom -reportprogress 300 -93 -work work /home/ritesh/Desktop/digitalLab/debounce/divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity divider
# -- Compiling architecture Behave of divider
# End time: 17:35:51 on Mar 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vsim work.divider
# vsim work.divider 
# Start time: 17:35:58 on Mar 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.divider(behave)
# Loading work.counter4(behave)
# Loading work.dff_new(anything)
add wave -position insertpoint sim:/divider/*
# ** Error: Unable to lock WLF file "vsim.wlf". Retrying 1 times, errno 11
# ** Error: Unable to lock WLF file "vsim.wlf". Retrying 2 times, errno 11
# ** Error: Unable to lock WLF file "vsim.wlf". Retrying 3 times, errno 11
# ** Error: Cannot lock WLF file: "vsim.wlf"
#           errno 11: Resource temporarily unavailable.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: unknown  Hostname: ritesh  ProcessID: 15843
#           Attempting to use alternate WLF file "./wlftsxJpqm".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftsxJpqm
force -freeze sim:/divider/CLK 1 0, 0 {50 ps} -r 100
force -freeze sim:/divider/reset 1 0
run
run
force -freeze sim:/divider/reset 0 0
run
run
run
run
run
run
run
run
run
run
run
# End time: 17:38:06 on Mar 23,2018, Elapsed time: 0:02:08
# Errors: 4, Warnings: 2
