<img width="1460" height="811" alt="Screenshot 2025-07-20 112723" src="https://github.com/user-attachments/assets/d291e0c9-e13e-4274-86dd-2b502dd4a695" />
<img width="1469" height="333" alt="image" src="https://github.com/user-attachments/assets/9be16f38-4754-4218-95f3-e86ed56c01dd" />

code from https://gitlab.com/shaktiproject/cores/riscv-tests/-/blob/master/isa/rv64um/mulw.S?ref_type=heads # See LICENSE for license details. 

# mulw.S
#-----------------------------------------------------------------------------
#
# Test mulw instruction.
#

#include "riscv_test.h"
#include "test_macros.h"

RVTEST_RV64U
RVTEST_CODE_BEGIN

  #-------------------------------------------------------------
  # Arithmetic tests
  #-------------------------------------------------------------

  TEST_RR_OP( 2,  mulw, 0x00000000, 0x00000000, 0x00000000 );
  TEST_RR_OP( 3,  mulw, 0x00000001, 0x00000001, 0x00000001 );
  TEST_RR_OP( 4,  mulw, 0x00000015, 0x00000003, 0x00000007 );

  TEST_RR_OP( 5,  mulw, 0x0000000000000000, 0x0000000000000000, 0xffffffffffff8000 );
  TEST_RR_OP( 6,  mulw, 0x0000000000000000, 0xffffffff80000000, 0x00000000 );
  TEST_RR_OP( 7,  mulw, 0x0000000000000000, 0xffffffff80000000, 0xffffffffffff8000 );

  #-------------------------------------------------------------
  # Source/Destination tests
  #-------------------------------------------------------------

  TEST_RR_SRC1_EQ_DEST( 8, mulw, 143, 13, 11 );
  TEST_RR_SRC2_EQ_DEST( 9, mulw, 154, 14, 11 );
  TEST_RR_SRC12_EQ_DEST( 10, mulw, 169, 13 );

  #-------------------------------------------------------------
  # Bypassing tests
  #-------------------------------------------------------------

  TEST_RR_DEST_BYPASS( 11, 0, mulw, 143, 13, 11 );
  TEST_RR_DEST_BYPASS( 12, 1, mulw, 154, 14, 11 );
  TEST_RR_DEST_BYPASS( 13, 2, mulw, 165, 15, 11 );

  TEST_RR_SRC12_BYPASS( 14, 0, 0, mulw, 143, 13, 11 );
  TEST_RR_SRC12_BYPASS( 15, 0, 1, mulw, 154, 14, 11 );
  TEST_RR_SRC12_BYPASS( 16, 0, 2, mulw, 165, 15, 11 );
  TEST_RR_SRC12_BYPASS( 17, 1, 0, mulw, 143, 13, 11 );
  TEST_RR_SRC12_BYPASS( 18, 1, 1, mulw, 154, 14, 11 );
  TEST_RR_SRC12_BYPASS( 19, 2, 0, mulw, 165, 15, 11 );

  TEST_RR_SRC21_BYPASS( 20, 0, 0, mulw, 143, 13, 11 );
  TEST_RR_SRC21_BYPASS( 21, 0, 1, mulw, 154, 14, 11 );
  TEST_RR_SRC21_BYPASS( 22, 0, 2, mulw, 165, 15, 11 );
  TEST_RR_SRC21_BYPASS( 23, 1, 0, mulw, 143, 13, 11 );
  TEST_RR_SRC21_BYPASS( 24, 1, 1, mulw, 154, 14, 11 );
  TEST_RR_SRC21_BYPASS( 25, 2, 0, mulw, 165, 15, 11 );

  TEST_RR_ZEROSRC1( 26, mulw, 0, 31 );
  TEST_RR_ZEROSRC2( 27, mulw, 0, 32 );
  TEST_RR_ZEROSRC12( 28, mulw, 0 );
  TEST_RR_ZERODEST( 29, mulw, 33, 34 );

  TEST_PASSFAIL

RVTEST_CODE_END

  .data
RVTEST_DATA_BEGIN

  TEST_DATA

RVTEST_DATA_END
