{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1628100132132 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1628100132132 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 04 13:02:11 2021 " "Processing started: Wed Aug 04 13:02:11 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1628100132132 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1628100132132 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top -c Top " "Command: quartus_sta top -c Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1628100132133 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1628100132238 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1628100132423 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1628100132424 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628100132470 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628100132471 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "22 " "The Timing Analyzer is analyzing 22 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1628100132607 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Top.sdc " "Synopsys Design Constraints File file not found: 'Top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1628100132630 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1628100132631 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name test_VGA:VGA\|cfreq\[0\] test_VGA:VGA\|cfreq\[0\] " "create_clock -period 1.000 -name test_VGA:VGA\|cfreq\[0\] test_VGA:VGA\|cfreq\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1628100132634 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1628100132634 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Display:display\|cfreq\[0\] Display:display\|cfreq\[0\] " "create_clock -period 1.000 -name Display:display\|cfreq\[0\] Display:display\|cfreq\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1628100132634 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Teclado:teclado\|opr1 Teclado:teclado\|opr1 " "create_clock -period 1.000 -name Teclado:teclado\|opr1 Teclado:teclado\|opr1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1628100132634 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Teclado:teclado\|cfreq\[16\] Teclado:teclado\|cfreq\[16\] " "create_clock -period 1.000 -name Teclado:teclado\|cfreq\[16\] Teclado:teclado\|cfreq\[16\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1628100132634 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Display:display\|cfreq\[16\] Display:display\|cfreq\[16\] " "create_clock -period 1.000 -name Display:display\|cfreq\[16\] Display:display\|cfreq\[16\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1628100132634 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1628100132634 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|n~0  from: datab  to: combout " "Cell: pwm\|n~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628100132642 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|n~1  from: dataa  to: combout " "Cell: pwm\|n~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628100132642 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|n~2  from: datad  to: combout " "Cell: pwm\|n~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628100132642 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|n~3  from: datad  to: combout " "Cell: pwm\|n~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628100132642 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|n~4  from: datab  to: combout " "Cell: pwm\|n~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628100132642 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|n~5  from: datad  to: combout " "Cell: pwm\|n~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628100132642 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|n~6  from: datad  to: combout " "Cell: pwm\|n~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628100132642 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|n~7  from: dataa  to: combout " "Cell: pwm\|n~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628100132642 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|n~8  from: datad  to: combout " "Cell: pwm\|n~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628100132642 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|n~9  from: datad  to: combout " "Cell: pwm\|n~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628100132642 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1628100132642 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1628100132644 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1628100132646 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1628100132647 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1628100132663 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1628100132719 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1628100132719 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.676 " "Worst-case setup slack is -6.676" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100132724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100132724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.676            -301.778 Teclado:teclado\|opr1  " "   -6.676            -301.778 Teclado:teclado\|opr1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100132724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.903             -77.640 test_VGA:VGA\|cfreq\[0\]  " "   -4.903             -77.640 test_VGA:VGA\|cfreq\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100132724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.472             -66.729 Display:display\|cfreq\[0\]  " "   -4.472             -66.729 Display:display\|cfreq\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100132724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.821             -49.375 clk  " "   -2.821             -49.375 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100132724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.813             -12.171 Display:display\|cfreq\[16\]  " "   -2.813             -12.171 Display:display\|cfreq\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100132724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.363              -9.177 Teclado:teclado\|cfreq\[16\]  " "   -2.363              -9.177 Teclado:teclado\|cfreq\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100132724 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628100132724 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.453 " "Worst-case hold slack is 0.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100132735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100132735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 Teclado:teclado\|cfreq\[16\]  " "    0.453               0.000 Teclado:teclado\|cfreq\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100132735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 Display:display\|cfreq\[16\]  " "    0.454               0.000 Display:display\|cfreq\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100132735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.517               0.000 test_VGA:VGA\|cfreq\[0\]  " "    0.517               0.000 test_VGA:VGA\|cfreq\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100132735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.728               0.000 Display:display\|cfreq\[0\]  " "    0.728               0.000 Display:display\|cfreq\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100132735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.762               0.000 clk  " "    0.762               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100132735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.546               0.000 Teclado:teclado\|opr1  " "    1.546               0.000 Teclado:teclado\|opr1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100132735 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628100132735 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.973 " "Worst-case recovery slack is -7.973" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100132746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100132746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.973             -87.460 Display:display\|cfreq\[0\]  " "   -7.973             -87.460 Display:display\|cfreq\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100132746 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628100132746 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.401 " "Worst-case removal slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100132754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100132754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 Display:display\|cfreq\[0\]  " "    0.401               0.000 Display:display\|cfreq\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100132754 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628100132754 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100132769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100132769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -38.688 clk  " "   -3.000             -38.688 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100132769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -77.324 Teclado:teclado\|opr1  " "   -1.487             -77.324 Teclado:teclado\|opr1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100132769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -32.714 test_VGA:VGA\|cfreq\[0\]  " "   -1.487             -32.714 test_VGA:VGA\|cfreq\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100132769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -26.766 Teclado:teclado\|cfreq\[16\]  " "   -1.487             -26.766 Teclado:teclado\|cfreq\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100132769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -14.870 Display:display\|cfreq\[16\]  " "   -1.487             -14.870 Display:display\|cfreq\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100132769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.755             -24.724 Display:display\|cfreq\[0\]  " "   -0.755             -24.724 Display:display\|cfreq\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100132769 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628100132769 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1628100132997 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1628100133014 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1628100133243 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|n~0  from: datab  to: combout " "Cell: pwm\|n~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628100133363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|n~1  from: dataa  to: combout " "Cell: pwm\|n~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628100133363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|n~2  from: datad  to: combout " "Cell: pwm\|n~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628100133363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|n~3  from: datad  to: combout " "Cell: pwm\|n~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628100133363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|n~4  from: datab  to: combout " "Cell: pwm\|n~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628100133363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|n~5  from: datad  to: combout " "Cell: pwm\|n~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628100133363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|n~6  from: datad  to: combout " "Cell: pwm\|n~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628100133363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|n~7  from: dataa  to: combout " "Cell: pwm\|n~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628100133363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|n~8  from: datad  to: combout " "Cell: pwm\|n~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628100133363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|n~9  from: datad  to: combout " "Cell: pwm\|n~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628100133363 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1628100133363 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1628100133365 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1628100133383 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1628100133383 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.243 " "Worst-case setup slack is -6.243" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100133400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100133400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.243            -281.169 Teclado:teclado\|opr1  " "   -6.243            -281.169 Teclado:teclado\|opr1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100133400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.644             -71.807 test_VGA:VGA\|cfreq\[0\]  " "   -4.644             -71.807 test_VGA:VGA\|cfreq\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100133400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.221             -60.926 Display:display\|cfreq\[0\]  " "   -4.221             -60.926 Display:display\|cfreq\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100133400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.660             -10.871 Display:display\|cfreq\[16\]  " "   -2.660             -10.871 Display:display\|cfreq\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100133400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.483             -43.337 clk  " "   -2.483             -43.337 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100133400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.207              -7.177 Teclado:teclado\|cfreq\[16\]  " "   -2.207              -7.177 Teclado:teclado\|cfreq\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100133400 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628100133400 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100133415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100133415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 Display:display\|cfreq\[16\]  " "    0.402               0.000 Display:display\|cfreq\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100133415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 Teclado:teclado\|cfreq\[16\]  " "    0.402               0.000 Teclado:teclado\|cfreq\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100133415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.477               0.000 test_VGA:VGA\|cfreq\[0\]  " "    0.477               0.000 test_VGA:VGA\|cfreq\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100133415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.668               0.000 Display:display\|cfreq\[0\]  " "    0.668               0.000 Display:display\|cfreq\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100133415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.706               0.000 clk  " "    0.706               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100133415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.391               0.000 Teclado:teclado\|opr1  " "    1.391               0.000 Teclado:teclado\|opr1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100133415 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628100133415 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.610 " "Worst-case recovery slack is -7.610" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100133440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100133440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.610             -83.321 Display:display\|cfreq\[0\]  " "   -7.610             -83.321 Display:display\|cfreq\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100133440 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628100133440 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.369 " "Worst-case removal slack is 0.369" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100133458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100133458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.369               0.000 Display:display\|cfreq\[0\]  " "    0.369               0.000 Display:display\|cfreq\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100133458 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628100133458 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100133475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100133475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -38.688 clk  " "   -3.000             -38.688 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100133475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -77.425 Teclado:teclado\|opr1  " "   -1.487             -77.425 Teclado:teclado\|opr1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100133475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -32.714 test_VGA:VGA\|cfreq\[0\]  " "   -1.487             -32.714 test_VGA:VGA\|cfreq\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100133475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -27.150 Teclado:teclado\|cfreq\[16\]  " "   -1.487             -27.150 Teclado:teclado\|cfreq\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100133475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -14.870 Display:display\|cfreq\[16\]  " "   -1.487             -14.870 Display:display\|cfreq\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100133475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.600             -19.274 Display:display\|cfreq\[0\]  " "   -0.600             -19.274 Display:display\|cfreq\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100133475 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628100133475 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1628100133702 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|n~0  from: datab  to: combout " "Cell: pwm\|n~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628100133823 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|n~1  from: dataa  to: combout " "Cell: pwm\|n~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628100133823 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|n~2  from: datad  to: combout " "Cell: pwm\|n~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628100133823 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|n~3  from: datad  to: combout " "Cell: pwm\|n~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628100133823 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|n~4  from: datab  to: combout " "Cell: pwm\|n~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628100133823 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|n~5  from: datad  to: combout " "Cell: pwm\|n~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628100133823 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|n~6  from: datad  to: combout " "Cell: pwm\|n~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628100133823 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|n~7  from: dataa  to: combout " "Cell: pwm\|n~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628100133823 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|n~8  from: datad  to: combout " "Cell: pwm\|n~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628100133823 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pwm\|n~9  from: datad  to: combout " "Cell: pwm\|n~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628100133823 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1628100133823 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1628100133824 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1628100133829 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1628100133829 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.280 " "Worst-case setup slack is -2.280" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100133835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100133835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.280            -100.696 Teclado:teclado\|opr1  " "   -2.280            -100.696 Teclado:teclado\|opr1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100133835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.565             -21.054 test_VGA:VGA\|cfreq\[0\]  " "   -1.565             -21.054 test_VGA:VGA\|cfreq\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100133835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.282             -17.577 Display:display\|cfreq\[0\]  " "   -1.282             -17.577 Display:display\|cfreq\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100133835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.183             -18.881 clk  " "   -1.183             -18.881 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100133835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.596              -0.605 Teclado:teclado\|cfreq\[16\]  " "   -0.596              -0.605 Teclado:teclado\|cfreq\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100133835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.504              -1.760 Display:display\|cfreq\[16\]  " "   -0.504              -1.760 Display:display\|cfreq\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100133835 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628100133835 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100133844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100133844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 Display:display\|cfreq\[16\]  " "    0.187               0.000 Display:display\|cfreq\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100133844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 Teclado:teclado\|cfreq\[16\]  " "    0.187               0.000 Teclado:teclado\|cfreq\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100133844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.209               0.000 test_VGA:VGA\|cfreq\[0\]  " "    0.209               0.000 test_VGA:VGA\|cfreq\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100133844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.223               0.000 Display:display\|cfreq\[0\]  " "    0.223               0.000 Display:display\|cfreq\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100133844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 clk  " "    0.299               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100133844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.616               0.000 Teclado:teclado\|opr1  " "    0.616               0.000 Teclado:teclado\|opr1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100133844 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628100133844 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.145 " "Worst-case recovery slack is -3.145" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100133852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100133852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.145             -34.132 Display:display\|cfreq\[0\]  " "   -3.145             -34.132 Display:display\|cfreq\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100133852 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628100133852 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.077 " "Worst-case removal slack is 0.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100133928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100133928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 Display:display\|cfreq\[0\]  " "    0.077               0.000 Display:display\|cfreq\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100133928 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628100133928 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100133936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100133936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -28.233 clk  " "   -3.000             -28.233 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100133936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -52.000 Teclado:teclado\|opr1  " "   -1.000             -52.000 Teclado:teclado\|opr1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100133936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -22.000 test_VGA:VGA\|cfreq\[0\]  " "   -1.000             -22.000 test_VGA:VGA\|cfreq\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100133936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -18.000 Teclado:teclado\|cfreq\[16\]  " "   -1.000             -18.000 Teclado:teclado\|cfreq\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100133936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 Display:display\|cfreq\[16\]  " "   -1.000             -10.000 Display:display\|cfreq\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100133936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.164              -1.380 Display:display\|cfreq\[0\]  " "   -0.164              -1.380 Display:display\|cfreq\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628100133936 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628100133936 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1628100134501 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1628100134501 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4758 " "Peak virtual memory: 4758 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1628100134616 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 04 13:02:14 2021 " "Processing ended: Wed Aug 04 13:02:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1628100134616 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1628100134616 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1628100134616 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1628100134616 ""}
