

================================================================
== Vivado HLS Report for 'single_conv_test'
================================================================
* Date:           Sun Dec  6 11:50:15 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lab2_fpga_lql
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a12ti-csg325-1L


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.470|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+--------+-------+--------+---------+
    |     Latency    |    Interval    | Pipeline|
    |  min  |   max  |  min  |   max  |   Type  |
    +-------+--------+-------+--------+---------+
    |  70162|  217618|  70162|  217618|   none  |
    +-------+--------+-------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |                                 |                      |  Latency  |  Interval | Pipeline|
        |             Instance            |        Module        | min | max | min | max |   Type  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |grp_conv_line_buffer_shi_fu_620  |conv_line_buffer_shi  |   66|   66|   66|   66|   none  |
        |grp_single_conv_calculat_fu_630  |single_conv_calculat  |   43|   43|   43|   43|   none  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------------------+-------+--------+--------------+-----------+-----------+------+----------+
        |                         |     Latency    |   Iteration  |  Initiation Interval  | Trip |          |
        |        Loop Name        |  min  |   max  |    Latency   |  achieved |   target  | Count| Pipelined|
        +-------------------------+-------+--------+--------------+-----------+-----------+------+----------+
        |- Loop 1                 |     48|      48|             8|          -|          -|     6|    no    |
        | + Loop 1.1              |      6|       6|             1|          -|          -|     6|    no    |
        |- Loop 2                 |  70112|  217568| 4382 ~ 13598 |          -|          -|    16|    no    |
        | + Loop 2.1              |    128|     128|             2|          -|          -|    64|    no    |
        | + Loop 2.2              |     18|      18|             2|          -|          -|     9|    no    |
        | + Loop 2.3              |     36|      36|            18|          -|          -|     2|    no    |
        |  ++ Loop 2.3.1          |     16|      16|             2|          -|          -|     8|    no    |
        | + Loop 2.4              |      6|       6|             2|          -|          -|     3|    no    |
        | + Loop 2.5              |   4188|   13404|  698 ~ 2234  |          -|          -|     6|    no    |
        |  ++ Loop 2.5.1          |    696|    2232|   116 ~ 372  |          -|          -|     6|    no    |
        |   +++ Loop 2.5.1.1      |    210|     339|   70 ~ 113   |          -|          -|     3|    no    |
        |   +++ Loop 2.5.1.2      |     10|      10|             2|          -|          -|     5|    no    |
        |   +++ Loop 2.5.1.3      |     15|      15|             5|          -|          -|     3|    no    |
        |    ++++ Loop 2.5.1.3.1  |      3|       3|             1|          -|          -|     3|    no    |
        +-------------------------+-------+--------+--------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 3 2 
4 --> 5 
5 --> 6 7 
6 --> 5 
7 --> 8 9 
8 --> 7 
9 --> 10 12 
10 --> 11 9 
11 --> 10 
12 --> 13 14 
13 --> 12 
14 --> 15 4 
15 --> 20 16 14 
16 --> 17 22 
17 --> 18 
18 --> 19 
19 --> 16 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 28 25 26 
25 --> 26 
26 --> 27 28 
27 --> 26 
28 --> 29 15 
29 --> 29 28 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x i32]* %imgtotal) nounwind, !map !108"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([144 x i32]* %weitotal) nounwind, !map !114"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i32]* %outtotal) nounwind, !map !120"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @single_conv_test_str) nounwind"   --->   Operation 33 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (3.25ns)   --->   "%conv_output = alloca [36 x i32], align 4" [conv.cpp:107]   --->   Operation 34 'alloca' 'conv_output' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 35 [1/1] (3.25ns)   --->   "%img = alloca [64 x i32], align 16" [conv.cpp:115]   --->   Operation 35 'alloca' 'img' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 36 [1/1] (1.66ns)   --->   "br label %.loopexit9" [conv.cpp:109]   --->   Operation 36 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 1.94>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %0 ], [ %i, %.loopexit9.loopexit ]"   --->   Operation 37 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.18ns)   --->   "%icmp_ln109 = icmp eq i3 %i_0, -2" [conv.cpp:109]   --->   Operation 38 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 39 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.68ns)   --->   "%i = add i3 %i_0, 1" [conv.cpp:109]   --->   Operation 40 'add' 'i' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %icmp_ln109, label %.preheader6.preheader, label %.preheader7.preheader" [conv.cpp:109]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i_0, i3 0)" [conv.cpp:111]   --->   Operation 42 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i6 %tmp to i7" [conv.cpp:111]   --->   Operation 43 'zext' 'zext_ln111' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_1 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i_0, i1 false)" [conv.cpp:111]   --->   Operation 44 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln111_1 = zext i4 %tmp_1 to i7" [conv.cpp:111]   --->   Operation 45 'zext' 'zext_ln111_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.94ns)   --->   "%sub_ln111 = sub i7 %zext_ln111, %zext_ln111_1" [conv.cpp:111]   --->   Operation 46 'sub' 'sub_ln111' <Predicate = (!icmp_ln109)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.66ns)   --->   "br label %.preheader7" [conv.cpp:110]   --->   Operation 47 'br' <Predicate = (!icmp_ln109)> <Delay = 1.66>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%out_1 = alloca i32"   --->   Operation 48 'alloca' 'out_1' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%out_count_1 = alloca i32"   --->   Operation 49 'alloca' 'out_count_1' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.66ns)   --->   "store i32 0, i32* %out_count_1" [conv.cpp:113]   --->   Operation 50 'store' <Predicate = (icmp_ln109)> <Delay = 1.66>
ST_2 : Operation 51 [1/1] (1.66ns)   --->   "br label %.preheader6" [conv.cpp:113]   --->   Operation 51 'br' <Predicate = (icmp_ln109)> <Delay = 1.66>

State 3 <SV = 2> <Delay = 5.28>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%j_0 = phi i3 [ %j, %1 ], [ 0, %.preheader7.preheader ]"   --->   Operation 52 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.18ns)   --->   "%icmp_ln110 = icmp eq i3 %j_0, -2" [conv.cpp:110]   --->   Operation 53 'icmp' 'icmp_ln110' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 54 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.68ns)   --->   "%j = add i3 %j_0, 1" [conv.cpp:110]   --->   Operation 55 'add' 'j' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %icmp_ln110, label %.loopexit9.loopexit, label %1" [conv.cpp:110]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln111_2 = zext i3 %j_0 to i7" [conv.cpp:111]   --->   Operation 57 'zext' 'zext_ln111_2' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (2.03ns)   --->   "%add_ln111 = add i7 %sub_ln111, %zext_ln111_2" [conv.cpp:111]   --->   Operation 58 'add' 'add_ln111' <Predicate = (!icmp_ln110)> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln111 = sext i7 %add_ln111 to i64" [conv.cpp:111]   --->   Operation 59 'sext' 'sext_ln111' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%conv_output_addr = getelementptr [36 x i32]* %conv_output, i64 0, i64 %sext_ln111" [conv.cpp:111]   --->   Operation 60 'getelementptr' 'conv_output_addr' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (3.25ns)   --->   "store i32 0, i32* %conv_output_addr, align 4" [conv.cpp:111]   --->   Operation 61 'store' <Predicate = (!icmp_ln110)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "br label %.preheader7" [conv.cpp:110]   --->   Operation 62 'br' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "br label %.loopexit9"   --->   Operation 63 'br' <Predicate = (icmp_ln110)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.86>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%c_0 = phi i5 [ 0, %.preheader6.preheader ], [ %c, %.preheader6.loopexit ]"   --->   Operation 64 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (1.44ns)   --->   "%icmp_ln113 = icmp eq i5 %c_0, -16" [conv.cpp:113]   --->   Operation 65 'icmp' 'icmp_ln113' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 66 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (1.86ns)   --->   "%c = add i5 %c_0, 1" [conv.cpp:113]   --->   Operation 67 'add' 'c' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %icmp_ln113, label %25, label %.preheader5.preheader" [conv.cpp:113]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln118 = trunc i5 %c_0 to i4" [conv.cpp:118]   --->   Operation 69 'trunc' 'trunc_ln118' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %trunc_ln118, i6 0)" [conv.cpp:118]   --->   Operation 70 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (1.66ns)   --->   "br label %.preheader5" [conv.cpp:117]   --->   Operation 71 'br' <Predicate = (!icmp_ln113)> <Delay = 1.66>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "ret void" [conv.cpp:201]   --->   Operation 72 'ret' <Predicate = (icmp_ln113)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 5.37>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%img_i_0 = phi i7 [ %img_i, %2 ], [ 0, %.preheader5.preheader ]"   --->   Operation 73 'phi' 'img_i_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i7 %img_i_0 to i10" [conv.cpp:117]   --->   Operation 74 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (1.46ns)   --->   "%icmp_ln117 = icmp eq i7 %img_i_0, -64" [conv.cpp:117]   --->   Operation 75 'icmp' 'icmp_ln117' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind"   --->   Operation 76 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (2.03ns)   --->   "%img_i = add i7 %img_i_0, 1" [conv.cpp:117]   --->   Operation 77 'add' 'img_i' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %icmp_ln117, label %.preheader4.preheader, label %2" [conv.cpp:117]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (2.12ns)   --->   "%add_ln118 = add i10 %shl_ln, %zext_ln117" [conv.cpp:118]   --->   Operation 79 'add' 'add_ln118' <Predicate = (!icmp_ln117)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i10 %add_ln118 to i64" [conv.cpp:118]   --->   Operation 80 'zext' 'zext_ln118' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%imgtotal_addr = getelementptr [1024 x i32]* %imgtotal, i64 0, i64 %zext_ln118" [conv.cpp:118]   --->   Operation 81 'getelementptr' 'imgtotal_addr' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_5 : Operation 82 [2/2] (3.25ns)   --->   "%imgtotal_load = load i32* %imgtotal_addr, align 4" [conv.cpp:118]   --->   Operation 82 'load' 'imgtotal_load' <Predicate = (!icmp_ln117)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 83 [1/1] (1.66ns)   --->   "br label %.preheader4" [conv.cpp:120]   --->   Operation 83 'br' <Predicate = (icmp_ln117)> <Delay = 1.66>

State 6 <SV = 4> <Delay = 6.51>
ST_6 : Operation 84 [1/2] (3.25ns)   --->   "%imgtotal_load = load i32* %imgtotal_addr, align 4" [conv.cpp:118]   --->   Operation 84 'load' 'imgtotal_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln118_1 = zext i7 %img_i_0 to i64" [conv.cpp:118]   --->   Operation 85 'zext' 'zext_ln118_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%img_addr = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln118_1" [conv.cpp:118]   --->   Operation 86 'getelementptr' 'img_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (3.25ns)   --->   "store i32 %imgtotal_load, i32* %img_addr, align 4" [conv.cpp:118]   --->   Operation 87 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "br label %.preheader5" [conv.cpp:117]   --->   Operation 88 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 4> <Delay = 3.25>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%ker_i_0 = phi i4 [ %ker_i, %3 ], [ 0, %.preheader4.preheader ]"   --->   Operation 89 'phi' 'ker_i_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (1.44ns)   --->   "%icmp_ln120 = icmp eq i4 %ker_i_0, -7" [conv.cpp:120]   --->   Operation 90 'icmp' 'icmp_ln120' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind"   --->   Operation 91 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (1.77ns)   --->   "%ker_i = add i4 %ker_i_0, 1" [conv.cpp:120]   --->   Operation 92 'add' 'ker_i' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %icmp_ln120, label %.preheader3.preheader, label %3" [conv.cpp:120]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i4 %ker_i_0 to i64" [conv.cpp:121]   --->   Operation 94 'zext' 'zext_ln121' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%weitotal_addr = getelementptr [144 x i32]* %weitotal, i64 0, i64 %zext_ln121" [conv.cpp:121]   --->   Operation 95 'getelementptr' 'weitotal_addr' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_7 : Operation 96 [2/2] (3.25ns)   --->   "%weitotal_load = load i32* %weitotal_addr, align 4" [conv.cpp:121]   --->   Operation 96 'load' 'weitotal_load' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_7 : Operation 97 [1/1] (1.66ns)   --->   "br label %.preheader3" [conv.cpp:125]   --->   Operation 97 'br' <Predicate = (icmp_ln120)> <Delay = 1.66>

State 8 <SV = 5> <Delay = 5.40>
ST_8 : Operation 98 [1/2] (3.25ns)   --->   "%weitotal_load = load i32* %weitotal_addr, align 4" [conv.cpp:121]   --->   Operation 98 'load' 'weitotal_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr [9 x i32]* @kernel, i64 0, i64 %zext_ln121" [conv.cpp:121]   --->   Operation 99 'getelementptr' 'kernel_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (2.15ns)   --->   "store i32 %weitotal_load, i32* %kernel_addr, align 4" [conv.cpp:121]   --->   Operation 100 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "br label %.preheader4" [conv.cpp:120]   --->   Operation 101 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 5> <Delay = 1.86>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%i1_0 = phi i2 [ %i_2, %.preheader3.loopexit ], [ 0, %.preheader3.preheader ]"   --->   Operation 102 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%count_0 = phi i5 [ %add_ln127, %.preheader3.loopexit ], [ 0, %.preheader3.preheader ]" [conv.cpp:127]   --->   Operation 103 'phi' 'count_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.93ns)   --->   "%icmp_ln125 = icmp eq i2 %i1_0, -2" [conv.cpp:125]   --->   Operation 104 'icmp' 'icmp_ln125' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 105 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (1.58ns)   --->   "%i_2 = add i2 %i1_0, 1" [conv.cpp:125]   --->   Operation 106 'add' 'i_2' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "br i1 %icmp_ln125, label %.preheader2.preheader, label %4" [conv.cpp:125]   --->   Operation 107 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (1.86ns)   --->   "%add_ln127 = add i5 %count_0, 8" [conv.cpp:127]   --->   Operation 108 'add' 'add_ln127' <Predicate = (!icmp_ln125)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln132 = zext i2 %i1_0 to i5" [conv.cpp:132]   --->   Operation 109 'zext' 'zext_ln132' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_3 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i1_0, i2 0)" [conv.cpp:132]   --->   Operation 110 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln132_1 = zext i4 %tmp_3 to i5" [conv.cpp:132]   --->   Operation 111 'zext' 'zext_ln132_1' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (1.77ns)   --->   "%sub_ln132 = sub i5 %zext_ln132_1, %zext_ln132" [conv.cpp:132]   --->   Operation 112 'sub' 'sub_ln132' <Predicate = (!icmp_ln125)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_4 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %i1_0, i3 0)" [conv.cpp:133]   --->   Operation 113 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln127 = zext i5 %tmp_4 to i6" [conv.cpp:127]   --->   Operation 114 'zext' 'zext_ln127' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (1.66ns)   --->   "br label %5" [conv.cpp:127]   --->   Operation 115 'br' <Predicate = (!icmp_ln125)> <Delay = 1.66>
ST_9 : Operation 116 [1/1] (1.66ns)   --->   "br label %.preheader2" [conv.cpp:143]   --->   Operation 116 'br' <Predicate = (icmp_ln125)> <Delay = 1.66>

State 10 <SV = 6> <Delay = 3.25>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%j2_0 = phi i4 [ 0, %4 ], [ %j_1, %8 ]"   --->   Operation 117 'phi' 'j2_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%count_1 = phi i5 [ %count_0, %4 ], [ %add_ln129, %8 ]" [conv.cpp:127]   --->   Operation 118 'phi' 'count_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (1.44ns)   --->   "%icmp_ln127 = icmp eq i4 %j2_0, -8" [conv.cpp:127]   --->   Operation 119 'icmp' 'icmp_ln127' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 120 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (1.77ns)   --->   "%j_1 = add i4 %j2_0, 1" [conv.cpp:127]   --->   Operation 121 'add' 'j_1' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "br i1 %icmp_ln127, label %.preheader3.loopexit, label %6" [conv.cpp:127]   --->   Operation 122 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (1.86ns)   --->   "%add_ln129 = add i5 %count_1, 1" [conv.cpp:129]   --->   Operation 123 'add' 'add_ln129' <Predicate = (!icmp_ln127)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln129 = zext i5 %count_1 to i64" [conv.cpp:129]   --->   Operation 124 'zext' 'zext_ln129' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%img_addr_2 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln129" [conv.cpp:129]   --->   Operation 125 'getelementptr' 'img_addr_2' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_10 : Operation 126 [2/2] (3.25ns)   --->   "%data = load i32* %img_addr_2, align 4" [conv.cpp:129]   --->   Operation 126 'load' 'data' <Predicate = (!icmp_ln127)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_10 : Operation 127 [1/1] (1.44ns)   --->   "%icmp_ln130 = icmp ult i4 %j2_0, 3" [conv.cpp:130]   --->   Operation 127 'icmp' 'icmp_ln130' <Predicate = (!icmp_ln127)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln132_2 = zext i4 %j2_0 to i6" [conv.cpp:132]   --->   Operation 128 'zext' 'zext_ln132_2' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln132_3 = zext i4 %j2_0 to i5" [conv.cpp:132]   --->   Operation 129 'zext' 'zext_ln132_3' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (1.86ns)   --->   "%add_ln132 = add i5 %sub_ln132, %zext_ln132_3" [conv.cpp:132]   --->   Operation 130 'add' 'add_ln132' <Predicate = (!icmp_ln127)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln132 = sext i5 %add_ln132 to i64" [conv.cpp:132]   --->   Operation 131 'sext' 'sext_ln132' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%cal_conv_addr_1 = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %sext_ln132" [conv.cpp:132]   --->   Operation 132 'getelementptr' 'cal_conv_addr_1' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (1.86ns)   --->   "%add_ln133 = add i6 %zext_ln127, %zext_ln132_2" [conv.cpp:133]   --->   Operation 133 'add' 'add_ln133' <Predicate = (!icmp_ln127)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i6 %add_ln133 to i64" [conv.cpp:133]   --->   Operation 134 'zext' 'zext_ln133' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%conv_line_buffer_add = getelementptr [16 x i32]* @conv_line_buffer, i64 0, i64 %zext_ln133" [conv.cpp:133]   --->   Operation 135 'getelementptr' 'conv_line_buffer_add' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "br label %.preheader3"   --->   Operation 136 'br' <Predicate = (icmp_ln127)> <Delay = 0.00>

State 11 <SV = 7> <Delay = 5.40>
ST_11 : Operation 137 [1/2] (3.25ns)   --->   "%data = load i32* %img_addr_2, align 4" [conv.cpp:129]   --->   Operation 137 'load' 'data' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "br i1 %icmp_ln130, label %7, label %8" [conv.cpp:130]   --->   Operation 138 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (2.15ns)   --->   "store i32 %data, i32* %cal_conv_addr_1, align 4" [conv.cpp:132]   --->   Operation 139 'store' <Predicate = (icmp_ln130)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "br label %8" [conv.cpp:134]   --->   Operation 140 'br' <Predicate = (icmp_ln130)> <Delay = 0.00>
ST_11 : Operation 141 [1/1] (2.15ns)   --->   "store i32 %data, i32* %conv_line_buffer_add, align 4" [conv.cpp:133]   --->   Operation 141 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_11 : Operation 142 [1/1] (0.00ns)   --->   "br label %5" [conv.cpp:127]   --->   Operation 142 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 6> <Delay = 3.25>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%i3_0 = phi i2 [ %i_6, %9 ], [ 0, %.preheader2.preheader ]"   --->   Operation 143 'phi' 'i3_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 144 [1/1] (0.00ns)   --->   "%count_2 = phi i5 [ %add_ln144, %9 ], [ -16, %.preheader2.preheader ]" [conv.cpp:144]   --->   Operation 144 'phi' 'count_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 145 [1/1] (0.93ns)   --->   "%icmp_ln143 = icmp eq i2 %i3_0, -1" [conv.cpp:143]   --->   Operation 145 'icmp' 'icmp_ln143' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 146 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 147 [1/1] (1.58ns)   --->   "%i_6 = add i2 %i3_0, 1" [conv.cpp:143]   --->   Operation 147 'add' 'i_6' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 148 [1/1] (0.00ns)   --->   "br i1 %icmp_ln143, label %.preheader1.preheader, label %9" [conv.cpp:143]   --->   Operation 148 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 149 [1/1] (1.86ns)   --->   "%add_ln144 = add i5 %count_2, 1" [conv.cpp:144]   --->   Operation 149 'add' 'add_ln144' <Predicate = (!icmp_ln143)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln144 = zext i5 %count_2 to i64" [conv.cpp:144]   --->   Operation 150 'zext' 'zext_ln144' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "%img_addr_1 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %zext_ln144" [conv.cpp:144]   --->   Operation 151 'getelementptr' 'img_addr_1' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_12 : Operation 152 [2/2] (3.25ns)   --->   "%img_load = load i32* %img_addr_1, align 4" [conv.cpp:144]   --->   Operation 152 'load' 'img_load' <Predicate = (!icmp_ln143)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_12 : Operation 153 [1/1] (1.44ns)   --->   "%icmp_ln173 = icmp eq i5 %c_0, 15" [conv.cpp:173]   --->   Operation 153 'icmp' 'icmp_ln173' <Predicate = (icmp_ln143)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 154 [1/1] (1.66ns)   --->   "br label %.preheader1" [conv.cpp:148]   --->   Operation 154 'br' <Predicate = (icmp_ln143)> <Delay = 1.66>

State 13 <SV = 7> <Delay = 5.40>
ST_13 : Operation 155 [1/2] (3.25ns)   --->   "%img_load = load i32* %img_addr_1, align 4" [conv.cpp:144]   --->   Operation 155 'load' 'img_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_13 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln144_1 = zext i2 %i3_0 to i4" [conv.cpp:144]   --->   Operation 156 'zext' 'zext_ln144_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 157 [1/1] (1.77ns)   --->   "%add_ln144_1 = add i4 %zext_ln144_1, 6" [conv.cpp:144]   --->   Operation 157 'add' 'add_ln144_1' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln144_2 = zext i4 %add_ln144_1 to i64" [conv.cpp:144]   --->   Operation 158 'zext' 'zext_ln144_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 159 [1/1] (0.00ns)   --->   "%cal_conv_addr = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %zext_ln144_2" [conv.cpp:144]   --->   Operation 159 'getelementptr' 'cal_conv_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 160 [1/1] (2.15ns)   --->   "store i32 %img_load, i32* %cal_conv_addr, align 4" [conv.cpp:144]   --->   Operation 160 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_13 : Operation 161 [1/1] (0.00ns)   --->   "br label %.preheader2" [conv.cpp:143]   --->   Operation 161 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 7> <Delay = 1.94>
ST_14 : Operation 162 [1/1] (0.00ns)   --->   "%count_3 = phi i32 [ 19, %.preheader1.preheader ], [ %count_4, %.preheader1.loopexit ]" [conv.cpp:156]   --->   Operation 162 'phi' 'count_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 163 [1/1] (0.00ns)   --->   "%i4_0 = phi i3 [ 0, %.preheader1.preheader ], [ %i_7, %.preheader1.loopexit ]"   --->   Operation 163 'phi' 'i4_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln148 = trunc i3 %i4_0 to i1" [conv.cpp:148]   --->   Operation 164 'trunc' 'trunc_ln148' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 165 [1/1] (1.18ns)   --->   "%icmp_ln148 = icmp eq i3 %i4_0, -2" [conv.cpp:148]   --->   Operation 165 'icmp' 'icmp_ln148' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 166 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 166 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 167 [1/1] (1.68ns)   --->   "%i_7 = add i3 1, %i4_0" [conv.cpp:148]   --->   Operation 167 'add' 'i_7' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 168 [1/1] (0.00ns)   --->   "br i1 %icmp_ln148, label %.preheader6.loopexit, label %.preheader.preheader" [conv.cpp:148]   --->   Operation 168 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_5 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i4_0, i3 0)" [conv.cpp:171]   --->   Operation 169 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_14 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln171 = zext i6 %tmp_5 to i7" [conv.cpp:171]   --->   Operation 170 'zext' 'zext_ln171' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_14 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_6 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i4_0, i1 false)" [conv.cpp:171]   --->   Operation 171 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_14 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln171_2 = zext i4 %tmp_6 to i7" [conv.cpp:171]   --->   Operation 172 'zext' 'zext_ln171_2' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_14 : Operation 173 [1/1] (1.94ns)   --->   "%sub_ln171 = sub i7 %zext_ln171, %zext_ln171_2" [conv.cpp:171]   --->   Operation 173 'sub' 'sub_ln171' <Predicate = (!icmp_ln148)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 174 [1/1] (1.18ns)   --->   "%icmp_ln175 = icmp eq i3 %i4_0, 0" [conv.cpp:175]   --->   Operation 174 'icmp' 'icmp_ln175' <Predicate = (!icmp_ln148)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 175 [1/1] (1.18ns)   --->   "%icmp_ln182 = icmp eq i3 %i4_0, 1" [conv.cpp:182]   --->   Operation 175 'icmp' 'icmp_ln182' <Predicate = (!icmp_ln148)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 176 [1/1] (1.66ns)   --->   "br label %.preheader" [conv.cpp:150]   --->   Operation 176 'br' <Predicate = (!icmp_ln148)> <Delay = 1.66>
ST_14 : Operation 177 [1/1] (0.00ns)   --->   "br label %.preheader6"   --->   Operation 177 'br' <Predicate = (icmp_ln148)> <Delay = 0.00>

State 15 <SV = 8> <Delay = 2.70>
ST_15 : Operation 178 [1/1] (0.00ns)   --->   "%count_4 = phi i32 [ %count_3, %.preheader.preheader ], [ %count_6, %.preheader.backedge ]" [conv.cpp:156]   --->   Operation 178 'phi' 'count_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 179 [1/1] (0.00ns)   --->   "%j5_0 = phi i3 [ 0, %.preheader.preheader ], [ %j_2, %.preheader.backedge ]"   --->   Operation 179 'phi' 'j5_0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 180 [1/1] (0.00ns)   --->   "%out_1_load = load i32* %out_1"   --->   Operation 180 'load' 'out_1_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln150 = trunc i3 %j5_0 to i1" [conv.cpp:150]   --->   Operation 181 'trunc' 'trunc_ln150' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 182 [1/1] (1.18ns)   --->   "%icmp_ln150 = icmp eq i3 %j5_0, -2" [conv.cpp:150]   --->   Operation 182 'icmp' 'icmp_ln150' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 183 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 183 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 184 [1/1] (1.68ns)   --->   "%j_2 = add i3 1, %j5_0" [conv.cpp:150]   --->   Operation 184 'add' 'j_2' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 185 [1/1] (0.00ns)   --->   "br i1 %icmp_ln150, label %.preheader1.loopexit, label %10" [conv.cpp:150]   --->   Operation 185 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 186 [1/1] (1.18ns)   --->   "%icmp_ln153 = icmp ult i3 %j5_0, -3" [conv.cpp:153]   --->   Operation 186 'icmp' 'icmp_ln153' <Predicate = (!icmp_ln150)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 187 [1/1] (0.00ns)   --->   "br i1 %icmp_ln153, label %11, label %12" [conv.cpp:153]   --->   Operation 187 'br' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_15 : Operation 188 [1/1] (2.70ns)   --->   "%count_7 = add i32 %count_4, 3" [conv.cpp:129]   --->   Operation 188 'add' 'count_7' <Predicate = (!icmp_ln150 & !icmp_ln153)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 189 [1/1] (1.66ns)   --->   "br label %13" [conv.cpp:161]   --->   Operation 189 'br' <Predicate = (!icmp_ln150 & !icmp_ln153)> <Delay = 1.66>
ST_15 : Operation 190 [2/2] (1.66ns)   --->   "%out = call fastcc i32 @single_conv_calculat()" [conv.cpp:155]   --->   Operation 190 'call' 'out' <Predicate = (!icmp_ln150 & icmp_ln153)> <Delay = 1.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 191 [1/1] (0.00ns)   --->   "br label %.preheader1"   --->   Operation 191 'br' <Predicate = (icmp_ln150)> <Delay = 0.00>

State 16 <SV = 9> <Delay = 2.60>
ST_16 : Operation 192 [1/1] (0.00ns)   --->   "%count_5 = phi i32 [ %count_4, %12 ], [ %count_8, %._crit_edge ]"   --->   Operation 192 'phi' 'count_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 193 [1/1] (0.00ns)   --->   "%out_3 = phi i32 [ %out_1_load, %12 ], [ %out_4, %._crit_edge ]" [conv.cpp:164]   --->   Operation 193 'phi' 'out_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 194 [1/1] (0.00ns)   --->   "%i17_0 = phi i2 [ 0, %12 ], [ %i1, %._crit_edge ]"   --->   Operation 194 'phi' 'i17_0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 195 [1/1] (0.93ns)   --->   "%icmp_ln161 = icmp eq i2 %i17_0, -1" [conv.cpp:161]   --->   Operation 195 'icmp' 'icmp_ln161' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 196 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 196 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 197 [1/1] (1.58ns)   --->   "%i1 = add i2 %i17_0, 1" [conv.cpp:161]   --->   Operation 197 'add' 'i1' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 198 [1/1] (0.00ns)   --->   "br i1 %icmp_ln161, label %.loopexit.loopexit, label %14" [conv.cpp:161]   --->   Operation 198 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 199 [1/1] (0.93ns)   --->   "%icmp_ln163 = icmp eq i2 %i17_0, 0" [conv.cpp:163]   --->   Operation 199 'icmp' 'icmp_ln163' <Predicate = (!icmp_ln161)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 200 [1/1] (1.66ns)   --->   "br i1 %icmp_ln163, label %15, label %._crit_edge" [conv.cpp:163]   --->   Operation 200 'br' <Predicate = (!icmp_ln161)> <Delay = 1.66>
ST_16 : Operation 201 [2/2] (1.66ns)   --->   "%out_2 = call fastcc i32 @single_conv_calculat()" [conv.cpp:164]   --->   Operation 201 'call' 'out_2' <Predicate = (!icmp_ln161 & icmp_ln163)> <Delay = 1.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 202 [1/1] (1.66ns)   --->   "br label %.loopexit"   --->   Operation 202 'br' <Predicate = (icmp_ln161)> <Delay = 1.66>

State 17 <SV = 10> <Delay = 3.25>
ST_17 : Operation 203 [1/2] (0.00ns)   --->   "%out_2 = call fastcc i32 @single_conv_calculat()" [conv.cpp:164]   --->   Operation 203 'call' 'out_2' <Predicate = (icmp_ln163)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 204 [1/1] (1.66ns)   --->   "br label %._crit_edge" [conv.cpp:165]   --->   Operation 204 'br' <Predicate = (icmp_ln163)> <Delay = 1.66>
ST_17 : Operation 205 [1/1] (2.70ns)   --->   "%count_8 = add nsw i32 %count_5, 1" [conv.cpp:166]   --->   Operation 205 'add' 'count_8' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln166 = sext i32 %count_5 to i64" [conv.cpp:166]   --->   Operation 206 'sext' 'sext_ln166' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 207 [1/1] (0.00ns)   --->   "%img_addr_4 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %sext_ln166" [conv.cpp:166]   --->   Operation 207 'getelementptr' 'img_addr_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 208 [2/2] (3.25ns)   --->   "%data_2 = load i32* %img_addr_4, align 4" [conv.cpp:166]   --->   Operation 208 'load' 'data_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 18 <SV = 11> <Delay = 4.92>
ST_18 : Operation 209 [1/1] (0.00ns)   --->   "%out_4 = phi i32 [ %out_2, %15 ], [ %out_3, %14 ]"   --->   Operation 209 'phi' 'out_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 210 [1/2] (3.25ns)   --->   "%data_2 = load i32* %img_addr_4, align 4" [conv.cpp:166]   --->   Operation 210 'load' 'data_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_18 : Operation 211 [2/2] (1.66ns)   --->   "call fastcc void @conv_line_buffer_shi(i32 %data_2)" [conv.cpp:167]   --->   Operation 211 'call' <Predicate = true> <Delay = 1.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 12> <Delay = 0.00>
ST_19 : Operation 212 [1/2] (0.00ns)   --->   "call fastcc void @conv_line_buffer_shi(i32 %data_2)" [conv.cpp:167]   --->   Operation 212 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 213 [1/1] (0.00ns)   --->   "br label %13" [conv.cpp:161]   --->   Operation 213 'br' <Predicate = true> <Delay = 0.00>

State 20 <SV = 9> <Delay = 3.25>
ST_20 : Operation 214 [1/2] (0.00ns)   --->   "%out = call fastcc i32 @single_conv_calculat()" [conv.cpp:155]   --->   Operation 214 'call' 'out' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln156 = sext i32 %count_4 to i64" [conv.cpp:156]   --->   Operation 215 'sext' 'sext_ln156' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 216 [1/1] (0.00ns)   --->   "%img_addr_3 = getelementptr inbounds [64 x i32]* %img, i64 0, i64 %sext_ln156" [conv.cpp:156]   --->   Operation 216 'getelementptr' 'img_addr_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 217 [2/2] (3.25ns)   --->   "%data_1 = load i32* %img_addr_3, align 4" [conv.cpp:156]   --->   Operation 217 'load' 'data_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 21 <SV = 10> <Delay = 4.92>
ST_21 : Operation 218 [1/2] (3.25ns)   --->   "%data_1 = load i32* %img_addr_3, align 4" [conv.cpp:156]   --->   Operation 218 'load' 'data_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_21 : Operation 219 [2/2] (1.66ns)   --->   "call fastcc void @conv_line_buffer_shi(i32 %data_1)" [conv.cpp:157]   --->   Operation 219 'call' <Predicate = true> <Delay = 1.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 11> <Delay = 5.28>
ST_22 : Operation 220 [1/1] (2.70ns)   --->   "%count = add nsw i32 %count_4, 1" [conv.cpp:156]   --->   Operation 220 'add' 'count' <Predicate = (icmp_ln153)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 221 [1/2] (0.00ns)   --->   "call fastcc void @conv_line_buffer_shi(i32 %data_1)" [conv.cpp:157]   --->   Operation 221 'call' <Predicate = (icmp_ln153)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 222 [1/1] (1.66ns)   --->   "br label %.loopexit" [conv.cpp:158]   --->   Operation 222 'br' <Predicate = (icmp_ln153)> <Delay = 1.66>
ST_22 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln171_3 = zext i3 %j5_0 to i7" [conv.cpp:171]   --->   Operation 223 'zext' 'zext_ln171_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 224 [1/1] (2.03ns)   --->   "%add_ln171 = add i7 %sub_ln171, %zext_ln171_3" [conv.cpp:171]   --->   Operation 224 'add' 'add_ln171' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln171 = sext i7 %add_ln171 to i64" [conv.cpp:171]   --->   Operation 225 'sext' 'sext_ln171' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 226 [1/1] (0.00ns)   --->   "%conv_output_addr_1 = getelementptr [36 x i32]* %conv_output, i64 0, i64 %sext_ln171" [conv.cpp:171]   --->   Operation 226 'getelementptr' 'conv_output_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 227 [2/2] (3.25ns)   --->   "%conv_output_load = load i32* %conv_output_addr_1, align 4" [conv.cpp:171]   --->   Operation 227 'load' 'conv_output_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 23 <SV = 12> <Delay = 3.25>
ST_23 : Operation 228 [1/1] (0.00ns)   --->   "%count_6 = phi i32 [ %count, %11 ], [ %count_7, %.loopexit.loopexit ]"   --->   Operation 228 'phi' 'count_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 229 [1/1] (0.00ns)   --->   "%out_5 = phi i32 [ %out, %11 ], [ %out_3, %.loopexit.loopexit ]"   --->   Operation 229 'phi' 'out_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 230 [1/2] (3.25ns)   --->   "%conv_output_load = load i32* %conv_output_addr_1, align 4" [conv.cpp:171]   --->   Operation 230 'load' 'conv_output_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 24 <SV = 13> <Delay = 5.95>
ST_24 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln171_1 = zext i3 %j5_0 to i64" [conv.cpp:171]   --->   Operation 231 'zext' 'zext_ln171_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 232 [1/1] (2.70ns)   --->   "%add_ln171_1 = add nsw i32 %out_5, %conv_output_load" [conv.cpp:171]   --->   Operation 232 'add' 'add_ln171_1' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 233 [1/1] (3.25ns)   --->   "store i32 %add_ln171_1, i32* %conv_output_addr_1, align 4" [conv.cpp:171]   --->   Operation 233 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_24 : Operation 234 [1/1] (0.00ns)   --->   "br i1 %icmp_ln173, label %16, label %.preheader.backedge" [conv.cpp:173]   --->   Operation 234 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_2 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %j5_0, i32 1, i32 2)" [conv.cpp:177]   --->   Operation 235 'partselect' 'tmp_2' <Predicate = (icmp_ln173)> <Delay = 0.00>
ST_24 : Operation 236 [1/1] (0.93ns)   --->   "%icmp_ln177 = icmp eq i2 %tmp_2, 0" [conv.cpp:177]   --->   Operation 236 'icmp' 'icmp_ln177' <Predicate = (icmp_ln173)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 237 [1/1] (0.00ns)   --->   "br i1 %icmp_ln175, label %17, label %18" [conv.cpp:175]   --->   Operation 237 'br' <Predicate = (icmp_ln173)> <Delay = 0.00>
ST_24 : Operation 238 [1/1] (0.97ns)   --->   "%and_ln182 = and i1 %icmp_ln182, %icmp_ln177" [conv.cpp:182]   --->   Operation 238 'and' 'and_ln182' <Predicate = (icmp_ln173 & !icmp_ln175)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 239 [1/1] (0.00ns)   --->   "br i1 %and_ln182, label %branch1, label %19" [conv.cpp:182]   --->   Operation 239 'br' <Predicate = (icmp_ln173 & !icmp_ln175)> <Delay = 0.00>
ST_24 : Operation 240 [2/2] (2.15ns)   --->   "%pool_line_buffer_loa = load i32* getelementptr inbounds ([6 x i32]* @pool_line_buffer, i64 0, i64 2), align 8" [conv.cpp:95->conv.cpp:186]   --->   Operation 240 'load' 'pool_line_buffer_loa' <Predicate = (icmp_ln173 & !icmp_ln175 & !and_ln182)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_24 : Operation 241 [1/1] (0.00ns)   --->   "br i1 %trunc_ln150, label %branch11, label %branch10" [conv.cpp:183]   --->   Operation 241 'br' <Predicate = (icmp_ln173 & !icmp_ln175 & and_ln182)> <Delay = 0.00>
ST_24 : Operation 242 [1/1] (1.66ns)   --->   "store i32 %add_ln171_1, i32* @cal_pool_1_0, align 4" [conv.cpp:183]   --->   Operation 242 'store' <Predicate = (icmp_ln173 & !icmp_ln175 & and_ln182 & !trunc_ln150)> <Delay = 1.66>
ST_24 : Operation 243 [1/1] (0.00ns)   --->   "br label %branch125" [conv.cpp:183]   --->   Operation 243 'br' <Predicate = (icmp_ln173 & !icmp_ln175 & and_ln182 & !trunc_ln150)> <Delay = 0.00>
ST_24 : Operation 244 [1/1] (0.00ns)   --->   "store i32 %add_ln171_1, i32* @cal_pool_1_1, align 4" [conv.cpp:183]   --->   Operation 244 'store' <Predicate = (icmp_ln173 & !icmp_ln175 & and_ln182 & trunc_ln150)> <Delay = 0.00>
ST_24 : Operation 245 [1/1] (0.00ns)   --->   "br label %branch125" [conv.cpp:183]   --->   Operation 245 'br' <Predicate = (icmp_ln173 & !icmp_ln175 & and_ln182 & trunc_ln150)> <Delay = 0.00>
ST_24 : Operation 246 [1/1] (0.00ns)   --->   "br label %22" [conv.cpp:184]   --->   Operation 246 'br' <Predicate = (icmp_ln173 & !icmp_ln175 & and_ln182)> <Delay = 0.00>
ST_24 : Operation 247 [1/1] (0.00ns)   --->   "br i1 %icmp_ln177, label %branch2, label %._crit_edge8" [conv.cpp:177]   --->   Operation 247 'br' <Predicate = (icmp_ln173 & icmp_ln175)> <Delay = 0.00>
ST_24 : Operation 248 [1/1] (0.00ns)   --->   "br i1 %trunc_ln150, label %branch5, label %branch4" [conv.cpp:178]   --->   Operation 248 'br' <Predicate = (icmp_ln173 & icmp_ln175 & icmp_ln177)> <Delay = 0.00>
ST_24 : Operation 249 [1/1] (1.66ns)   --->   "store i32 %add_ln171_1, i32* @cal_pool_0_0, align 4" [conv.cpp:178]   --->   Operation 249 'store' <Predicate = (icmp_ln173 & icmp_ln175 & !trunc_ln150 & icmp_ln177)> <Delay = 1.66>
ST_24 : Operation 250 [1/1] (0.00ns)   --->   "br label %branch214" [conv.cpp:178]   --->   Operation 250 'br' <Predicate = (icmp_ln173 & icmp_ln175 & !trunc_ln150 & icmp_ln177)> <Delay = 0.00>
ST_24 : Operation 251 [1/1] (1.66ns)   --->   "store i32 %add_ln171_1, i32* @cal_pool_0_1, align 4" [conv.cpp:178]   --->   Operation 251 'store' <Predicate = (icmp_ln173 & icmp_ln175 & trunc_ln150 & icmp_ln177)> <Delay = 1.66>
ST_24 : Operation 252 [1/1] (0.00ns)   --->   "br label %branch214" [conv.cpp:178]   --->   Operation 252 'br' <Predicate = (icmp_ln173 & icmp_ln175 & trunc_ln150 & icmp_ln177)> <Delay = 0.00>
ST_24 : Operation 253 [1/1] (0.00ns)   --->   "br label %._crit_edge8" [conv.cpp:178]   --->   Operation 253 'br' <Predicate = (icmp_ln173 & icmp_ln175 & icmp_ln177)> <Delay = 0.00>
ST_24 : Operation 254 [1/1] (0.00ns)   --->   "%pool_line_buffer_add = getelementptr inbounds [6 x i32]* @pool_line_buffer, i64 0, i64 %zext_ln171_1" [conv.cpp:179]   --->   Operation 254 'getelementptr' 'pool_line_buffer_add' <Predicate = (icmp_ln173 & icmp_ln175)> <Delay = 0.00>
ST_24 : Operation 255 [1/1] (2.15ns)   --->   "store i32 %add_ln171_1, i32* %pool_line_buffer_add, align 4" [conv.cpp:179]   --->   Operation 255 'store' <Predicate = (icmp_ln173 & icmp_ln175)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_24 : Operation 256 [1/1] (0.00ns)   --->   "br label %23" [conv.cpp:180]   --->   Operation 256 'br' <Predicate = (icmp_ln173 & icmp_ln175)> <Delay = 0.00>

State 25 <SV = 14> <Delay = 3.81>
ST_25 : Operation 257 [1/1] (0.00ns)   --->   "%go_up = load i32* @cal_pool_1_0, align 8" [conv.cpp:92->conv.cpp:186]   --->   Operation 257 'load' 'go_up' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 258 [1/1] (0.00ns)   --->   "%cal_pool_0_1_load = load i32* @cal_pool_0_1, align 4" [conv.cpp:94->conv.cpp:186]   --->   Operation 258 'load' 'cal_pool_0_1_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 259 [1/1] (1.66ns)   --->   "store i32 %cal_pool_0_1_load, i32* @cal_pool_0_0, align 16" [conv.cpp:94->conv.cpp:186]   --->   Operation 259 'store' <Predicate = true> <Delay = 1.66>
ST_25 : Operation 260 [1/2] (2.15ns)   --->   "%pool_line_buffer_loa = load i32* getelementptr inbounds ([6 x i32]* @pool_line_buffer, i64 0, i64 2), align 8" [conv.cpp:95->conv.cpp:186]   --->   Operation 260 'load' 'pool_line_buffer_loa' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_25 : Operation 261 [1/1] (1.66ns)   --->   "store i32 %pool_line_buffer_loa, i32* @cal_pool_0_1, align 4" [conv.cpp:95->conv.cpp:186]   --->   Operation 261 'store' <Predicate = true> <Delay = 1.66>
ST_25 : Operation 262 [1/1] (0.00ns)   --->   "%cal_pool_1_1_load = load i32* @cal_pool_1_1, align 4" [conv.cpp:96->conv.cpp:186]   --->   Operation 262 'load' 'cal_pool_1_1_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 263 [1/1] (1.66ns)   --->   "store i32 %cal_pool_1_1_load, i32* @cal_pool_1_0, align 8" [conv.cpp:96->conv.cpp:186]   --->   Operation 263 'store' <Predicate = true> <Delay = 1.66>
ST_25 : Operation 264 [1/1] (0.00ns)   --->   "store i32 %add_ln171_1, i32* @cal_pool_1_1, align 4" [conv.cpp:97->conv.cpp:186]   --->   Operation 264 'store' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 265 [1/1] (1.66ns)   --->   "br label %20" [conv.cpp:99->conv.cpp:186]   --->   Operation 265 'br' <Predicate = true> <Delay = 1.66>

State 26 <SV = 15> <Delay = 3.83>
ST_26 : Operation 266 [1/1] (0.00ns)   --->   "%i_0_i = phi i3 [ 0, %19 ], [ %i_8, %21 ]"   --->   Operation 266 'phi' 'i_0_i' <Predicate = (!icmp_ln175 & !and_ln182)> <Delay = 0.00>
ST_26 : Operation 267 [1/1] (1.18ns)   --->   "%icmp_ln99 = icmp eq i3 %i_0_i, -3" [conv.cpp:99->conv.cpp:186]   --->   Operation 267 'icmp' 'icmp_ln99' <Predicate = (!icmp_ln175 & !and_ln182)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 268 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 268 'speclooptripcount' 'empty_15' <Predicate = (!icmp_ln175 & !and_ln182)> <Delay = 0.00>
ST_26 : Operation 269 [1/1] (1.68ns)   --->   "%i_8 = add i3 %i_0_i, 1" [conv.cpp:100->conv.cpp:186]   --->   Operation 269 'add' 'i_8' <Predicate = (!icmp_ln175 & !and_ln182)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 270 [1/1] (0.00ns)   --->   "br i1 %icmp_ln99, label %pool_line_buffer_shift_1_bit.exit, label %21" [conv.cpp:99->conv.cpp:186]   --->   Operation 270 'br' <Predicate = (!icmp_ln175 & !and_ln182)> <Delay = 0.00>
ST_26 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i3 %i_8 to i64" [conv.cpp:100->conv.cpp:186]   --->   Operation 271 'zext' 'zext_ln100' <Predicate = (!icmp_ln175 & !and_ln182 & !icmp_ln99)> <Delay = 0.00>
ST_26 : Operation 272 [1/1] (0.00ns)   --->   "%pool_line_buffer_add_1 = getelementptr inbounds [6 x i32]* @pool_line_buffer, i64 0, i64 %zext_ln100" [conv.cpp:100->conv.cpp:186]   --->   Operation 272 'getelementptr' 'pool_line_buffer_add_1' <Predicate = (!icmp_ln175 & !and_ln182 & !icmp_ln99)> <Delay = 0.00>
ST_26 : Operation 273 [2/2] (2.15ns)   --->   "%pool_line_buffer_loa_1 = load i32* %pool_line_buffer_add_1, align 4" [conv.cpp:100->conv.cpp:186]   --->   Operation 273 'load' 'pool_line_buffer_loa_1' <Predicate = (!icmp_ln175 & !and_ln182 & !icmp_ln99)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_26 : Operation 274 [1/1] (2.15ns)   --->   "store i32 %go_up, i32* getelementptr inbounds ([6 x i32]* @pool_line_buffer, i64 0, i64 5), align 4" [conv.cpp:102->conv.cpp:186]   --->   Operation 274 'store' <Predicate = (!icmp_ln175 & !and_ln182 & icmp_ln99)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_26 : Operation 275 [1/1] (0.00ns)   --->   "br label %22"   --->   Operation 275 'br' <Predicate = (!icmp_ln175 & !and_ln182 & icmp_ln99)> <Delay = 0.00>
ST_26 : Operation 276 [1/1] (0.00ns)   --->   "br label %23"   --->   Operation 276 'br' <Predicate = (!icmp_ln175 & icmp_ln99) | (!icmp_ln175 & and_ln182)> <Delay = 0.00>
ST_26 : Operation 277 [1/1] (0.97ns)   --->   "%and_ln188 = and i1 %trunc_ln148, %trunc_ln150" [conv.cpp:188]   --->   Operation 277 'and' 'and_ln188' <Predicate = (icmp_ln99) | (and_ln182) | (icmp_ln175)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 278 [1/1] (0.00ns)   --->   "br i1 %and_ln188, label %24, label %.preheader.backedge" [conv.cpp:188]   --->   Operation 278 'br' <Predicate = (icmp_ln99) | (and_ln182) | (icmp_ln175)> <Delay = 0.00>
ST_26 : Operation 279 [1/1] (0.00ns)   --->   "%cal_pool_0_0_load = load i32* @cal_pool_0_0, align 4" [conv.cpp:49->conv.cpp:191]   --->   Operation 279 'load' 'cal_pool_0_0_load' <Predicate = (icmp_ln99 & and_ln188) | (and_ln182 & and_ln188) | (icmp_ln175 & and_ln188)> <Delay = 0.00>
ST_26 : Operation 280 [1/1] (0.00ns)   --->   "%cal_pool_0_1_load_1 = load i32* @cal_pool_0_1, align 4" [conv.cpp:49->conv.cpp:191]   --->   Operation 280 'load' 'cal_pool_0_1_load_1' <Predicate = (icmp_ln99 & and_ln188) | (and_ln182 & and_ln188) | (icmp_ln175 & and_ln188)> <Delay = 0.00>
ST_26 : Operation 281 [1/1] (0.00ns)   --->   "%cal_pool_1_0_load = load i32* @cal_pool_1_0, align 4" [conv.cpp:49->conv.cpp:191]   --->   Operation 281 'load' 'cal_pool_1_0_load' <Predicate = (icmp_ln99 & and_ln188) | (and_ln182 & and_ln188) | (icmp_ln175 & and_ln188)> <Delay = 0.00>
ST_26 : Operation 282 [1/1] (0.00ns)   --->   "%cal_pool_1_1_load_1 = load i32* @cal_pool_1_1, align 4" [conv.cpp:49->conv.cpp:191]   --->   Operation 282 'load' 'cal_pool_1_1_load_1' <Predicate = (icmp_ln99 & and_ln188) | (and_ln182 & and_ln188) | (icmp_ln175 & and_ln188)> <Delay = 0.00>
ST_26 : Operation 283 [1/1] (1.66ns)   --->   "br label %.loopexit8" [conv.cpp:45->conv.cpp:191]   --->   Operation 283 'br' <Predicate = (icmp_ln99 & and_ln188) | (and_ln182 & and_ln188) | (icmp_ln175 & and_ln188)> <Delay = 1.66>

State 27 <SV = 16> <Delay = 4.30>
ST_27 : Operation 284 [1/2] (2.15ns)   --->   "%pool_line_buffer_loa_1 = load i32* %pool_line_buffer_add_1, align 4" [conv.cpp:100->conv.cpp:186]   --->   Operation 284 'load' 'pool_line_buffer_loa_1' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_27 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln100_1 = zext i3 %i_0_i to i64" [conv.cpp:100->conv.cpp:186]   --->   Operation 285 'zext' 'zext_ln100_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 286 [1/1] (0.00ns)   --->   "%pool_line_buffer_add_2 = getelementptr inbounds [6 x i32]* @pool_line_buffer, i64 0, i64 %zext_ln100_1" [conv.cpp:100->conv.cpp:186]   --->   Operation 286 'getelementptr' 'pool_line_buffer_add_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 287 [1/1] (2.15ns)   --->   "store i32 %pool_line_buffer_loa_1, i32* %pool_line_buffer_add_2, align 4" [conv.cpp:100->conv.cpp:186]   --->   Operation 287 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_27 : Operation 288 [1/1] (0.00ns)   --->   "br label %20" [conv.cpp:99->conv.cpp:186]   --->   Operation 288 'br' <Predicate = true> <Delay = 0.00>

State 28 <SV = 16> <Delay = 4.36>
ST_28 : Operation 289 [1/1] (0.00ns)   --->   "%i_0_i1 = phi i2 [ 0, %24 ], [ %i_9, %.loopexit8.loopexit ]"   --->   Operation 289 'phi' 'i_0_i1' <Predicate = (icmp_ln173 & and_ln188)> <Delay = 0.00>
ST_28 : Operation 290 [1/1] (0.00ns)   --->   "%ans_0_i = phi i32 [ 0, %24 ], [ %ans_1_i, %.loopexit8.loopexit ]" [conv.cpp:49->conv.cpp:191]   --->   Operation 290 'phi' 'ans_0_i' <Predicate = (icmp_ln173 & and_ln188)> <Delay = 0.00>
ST_28 : Operation 291 [1/1] (0.93ns)   --->   "%icmp_ln45 = icmp eq i2 %i_0_i1, -1" [conv.cpp:45->conv.cpp:191]   --->   Operation 291 'icmp' 'icmp_ln45' <Predicate = (icmp_ln173 & and_ln188)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 292 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 292 'speclooptripcount' 'empty_16' <Predicate = (icmp_ln173 & and_ln188)> <Delay = 0.00>
ST_28 : Operation 293 [1/1] (1.58ns)   --->   "%i_9 = add i2 %i_0_i1, 1" [conv.cpp:45->conv.cpp:191]   --->   Operation 293 'add' 'i_9' <Predicate = (icmp_ln173 & and_ln188)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 294 [1/1] (0.00ns)   --->   "br i1 %icmp_ln45, label %single_pool_calculate.exit, label %.preheader.preheader.i" [conv.cpp:45->conv.cpp:191]   --->   Operation 294 'br' <Predicate = (icmp_ln173 & and_ln188)> <Delay = 0.00>
ST_28 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i2 %i_0_i1 to i1" [conv.cpp:49->conv.cpp:191]   --->   Operation 295 'trunc' 'trunc_ln49' <Predicate = (icmp_ln173 & and_ln188 & !icmp_ln45)> <Delay = 0.00>
ST_28 : Operation 296 [1/1] (1.66ns)   --->   "br label %.preheader.i" [conv.cpp:47->conv.cpp:191]   --->   Operation 296 'br' <Predicate = (icmp_ln173 & and_ln188 & !icmp_ln45)> <Delay = 1.66>
ST_28 : Operation 297 [1/1] (0.00ns)   --->   "%out_count_1_load = load i32* %out_count_1" [conv.cpp:191]   --->   Operation 297 'load' 'out_count_1_load' <Predicate = (icmp_ln173 & and_ln188 & icmp_ln45)> <Delay = 0.00>
ST_28 : Operation 298 [1/1] (2.70ns)   --->   "%out_count = add nsw i32 %out_count_1_load, 1" [conv.cpp:191]   --->   Operation 298 'add' 'out_count' <Predicate = (icmp_ln173 & and_ln188 & icmp_ln45)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 299 [1/1] (0.00ns)   --->   "%sext_ln191 = sext i32 %out_count_1_load to i64" [conv.cpp:191]   --->   Operation 299 'sext' 'sext_ln191' <Predicate = (icmp_ln173 & and_ln188 & icmp_ln45)> <Delay = 0.00>
ST_28 : Operation 300 [1/1] (0.00ns)   --->   "%outtotal_addr = getelementptr [9 x i32]* %outtotal, i64 0, i64 %sext_ln191" [conv.cpp:191]   --->   Operation 300 'getelementptr' 'outtotal_addr' <Predicate = (icmp_ln173 & and_ln188 & icmp_ln45)> <Delay = 0.00>
ST_28 : Operation 301 [1/1] (2.15ns)   --->   "store i32 %ans_0_i, i32* %outtotal_addr, align 4" [conv.cpp:191]   --->   Operation 301 'store' <Predicate = (icmp_ln173 & and_ln188 & icmp_ln45)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_28 : Operation 302 [1/1] (1.66ns)   --->   "store i32 %out_count, i32* %out_count_1" [conv.cpp:193]   --->   Operation 302 'store' <Predicate = (icmp_ln173 & and_ln188 & icmp_ln45)> <Delay = 1.66>
ST_28 : Operation 303 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [conv.cpp:193]   --->   Operation 303 'br' <Predicate = (icmp_ln173 & and_ln188 & icmp_ln45)> <Delay = 0.00>
ST_28 : Operation 304 [1/1] (0.00ns)   --->   "store i32 %out_5, i32* %out_1" [conv.cpp:155]   --->   Operation 304 'store' <Predicate = (icmp_ln45) | (!and_ln188) | (!icmp_ln173)> <Delay = 0.00>
ST_28 : Operation 305 [1/1] (0.00ns)   --->   "br label %.preheader"   --->   Operation 305 'br' <Predicate = (icmp_ln45) | (!and_ln188) | (!icmp_ln173)> <Delay = 0.00>

State 29 <SV = 17> <Delay = 4.82>
ST_29 : Operation 306 [1/1] (0.00ns)   --->   "%j_0_i = phi i2 [ %j_3, %_ifconv.i ], [ 0, %.preheader.preheader.i ]"   --->   Operation 306 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 307 [1/1] (0.00ns)   --->   "%ans_1_i = phi i32 [ %ans, %_ifconv.i ], [ %ans_0_i, %.preheader.preheader.i ]"   --->   Operation 307 'phi' 'ans_1_i' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 308 [1/1] (0.93ns)   --->   "%icmp_ln47 = icmp eq i2 %j_0_i, -1" [conv.cpp:47->conv.cpp:191]   --->   Operation 308 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 309 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 309 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 310 [1/1] (1.58ns)   --->   "%j_3 = add i2 %j_0_i, 1" [conv.cpp:47->conv.cpp:191]   --->   Operation 310 'add' 'j_3' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 311 [1/1] (0.00ns)   --->   "br i1 %icmp_ln47, label %.loopexit8.loopexit, label %_ifconv.i" [conv.cpp:47->conv.cpp:191]   --->   Operation 311 'br' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 312 [1/1] (0.00ns)   --->   "%trunc_ln49_1 = trunc i2 %j_0_i to i1" [conv.cpp:49->conv.cpp:191]   --->   Operation 312 'trunc' 'trunc_ln49_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_29 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_2)   --->   "%select_ln49 = select i1 %trunc_ln49_1, i32 %cal_pool_1_1_load_1, i32 %cal_pool_1_0_load" [conv.cpp:49->conv.cpp:191]   --->   Operation 313 'select' 'select_ln49' <Predicate = (!icmp_ln47 & trunc_ln49)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 314 [1/1] (0.79ns) (out node of the LUT)   --->   "%select_ln49_1 = select i1 %trunc_ln49_1, i32 %cal_pool_0_1_load_1, i32 %cal_pool_0_0_load" [conv.cpp:49->conv.cpp:191]   --->   Operation 314 'select' 'select_ln49_1' <Predicate = (!icmp_ln47 & !trunc_ln49)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 315 [1/1] (0.79ns) (out node of the LUT)   --->   "%select_ln49_2 = select i1 %trunc_ln49, i32 %select_ln49, i32 %select_ln49_1" [conv.cpp:49->conv.cpp:191]   --->   Operation 315 'select' 'select_ln49_2' <Predicate = (!icmp_ln47)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 316 [1/1] (2.43ns)   --->   "%icmp_ln49 = icmp sgt i32 %ans_1_i, %select_ln49_2" [conv.cpp:49->conv.cpp:191]   --->   Operation 316 'icmp' 'icmp_ln49' <Predicate = (!icmp_ln47)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 317 [1/1] (0.79ns)   --->   "%ans = select i1 %icmp_ln49, i32 %ans_1_i, i32 %select_ln49_2" [conv.cpp:49->conv.cpp:191]   --->   Operation 317 'select' 'ans' <Predicate = (!icmp_ln47)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 318 [1/1] (0.00ns)   --->   "br label %.preheader.i" [conv.cpp:47->conv.cpp:191]   --->   Operation 318 'br' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_29 : Operation 319 [1/1] (0.00ns)   --->   "br label %.loopexit8"   --->   Operation 319 'br' <Predicate = (icmp_ln47)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ imgtotal]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weitotal]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ outtotal]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ kernel]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ cal_conv]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ conv_line_buffer]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ pool_line_buffer]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ cal_pool_1_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cal_pool_0_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cal_pool_0_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cal_pool_1_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000000000000]
spectopmodule_ln0      (spectopmodule    ) [ 000000000000000000000000000000]
conv_output            (alloca           ) [ 001111111111111111111111111111]
img                    (alloca           ) [ 001111111111111111111111111111]
br_ln109               (br               ) [ 011100000000000000000000000000]
i_0                    (phi              ) [ 001000000000000000000000000000]
icmp_ln109             (icmp             ) [ 001100000000000000000000000000]
empty                  (speclooptripcount) [ 000000000000000000000000000000]
i                      (add              ) [ 011100000000000000000000000000]
br_ln109               (br               ) [ 000000000000000000000000000000]
tmp                    (bitconcatenate   ) [ 000000000000000000000000000000]
zext_ln111             (zext             ) [ 000000000000000000000000000000]
tmp_1                  (bitconcatenate   ) [ 000000000000000000000000000000]
zext_ln111_1           (zext             ) [ 000000000000000000000000000000]
sub_ln111              (sub              ) [ 000100000000000000000000000000]
br_ln110               (br               ) [ 001100000000000000000000000000]
out_1                  (alloca           ) [ 000011111111111111111111111111]
out_count_1            (alloca           ) [ 001111111111111111111111111111]
store_ln113            (store            ) [ 000000000000000000000000000000]
br_ln113               (br               ) [ 001111111111111111111111111111]
j_0                    (phi              ) [ 000100000000000000000000000000]
icmp_ln110             (icmp             ) [ 001100000000000000000000000000]
empty_5                (speclooptripcount) [ 000000000000000000000000000000]
j                      (add              ) [ 001100000000000000000000000000]
br_ln110               (br               ) [ 000000000000000000000000000000]
zext_ln111_2           (zext             ) [ 000000000000000000000000000000]
add_ln111              (add              ) [ 000000000000000000000000000000]
sext_ln111             (sext             ) [ 000000000000000000000000000000]
conv_output_addr       (getelementptr    ) [ 000000000000000000000000000000]
store_ln111            (store            ) [ 000000000000000000000000000000]
br_ln110               (br               ) [ 001100000000000000000000000000]
br_ln0                 (br               ) [ 011100000000000000000000000000]
c_0                    (phi              ) [ 000011111111110000000000000000]
icmp_ln113             (icmp             ) [ 000011111111111111111111111111]
empty_6                (speclooptripcount) [ 000000000000000000000000000000]
c                      (add              ) [ 001011111111111111111111111111]
br_ln113               (br               ) [ 000000000000000000000000000000]
trunc_ln118            (trunc            ) [ 000000000000000000000000000000]
shl_ln                 (bitconcatenate   ) [ 000001100000000000000000000000]
br_ln117               (br               ) [ 000011111111111111111111111111]
ret_ln201              (ret              ) [ 000000000000000000000000000000]
img_i_0                (phi              ) [ 000001100000000000000000000000]
zext_ln117             (zext             ) [ 000000000000000000000000000000]
icmp_ln117             (icmp             ) [ 000011111111111111111111111111]
empty_7                (speclooptripcount) [ 000000000000000000000000000000]
img_i                  (add              ) [ 000011111111111111111111111111]
br_ln117               (br               ) [ 000000000000000000000000000000]
add_ln118              (add              ) [ 000000000000000000000000000000]
zext_ln118             (zext             ) [ 000000000000000000000000000000]
imgtotal_addr          (getelementptr    ) [ 000000100000000000000000000000]
br_ln120               (br               ) [ 000011111111111111111111111111]
imgtotal_load          (load             ) [ 000000000000000000000000000000]
zext_ln118_1           (zext             ) [ 000000000000000000000000000000]
img_addr               (getelementptr    ) [ 000000000000000000000000000000]
store_ln118            (store            ) [ 000000000000000000000000000000]
br_ln117               (br               ) [ 000011111111111111111111111111]
ker_i_0                (phi              ) [ 000000010000000000000000000000]
icmp_ln120             (icmp             ) [ 000011111111111111111111111111]
empty_8                (speclooptripcount) [ 000000000000000000000000000000]
ker_i                  (add              ) [ 000011111111111111111111111111]
br_ln120               (br               ) [ 000000000000000000000000000000]
zext_ln121             (zext             ) [ 000000001000000000000000000000]
weitotal_addr          (getelementptr    ) [ 000000001000000000000000000000]
br_ln125               (br               ) [ 000011111111111111111111111111]
weitotal_load          (load             ) [ 000000000000000000000000000000]
kernel_addr            (getelementptr    ) [ 000000000000000000000000000000]
store_ln121            (store            ) [ 000000000000000000000000000000]
br_ln120               (br               ) [ 000011111111111111111111111111]
i1_0                   (phi              ) [ 000000000100000000000000000000]
count_0                (phi              ) [ 000000000111000000000000000000]
icmp_ln125             (icmp             ) [ 000011111111111111111111111111]
empty_9                (speclooptripcount) [ 000000000000000000000000000000]
i_2                    (add              ) [ 000011111111111111111111111111]
br_ln125               (br               ) [ 000000000000000000000000000000]
add_ln127              (add              ) [ 000011111111111111111111111111]
zext_ln132             (zext             ) [ 000000000000000000000000000000]
tmp_3                  (bitconcatenate   ) [ 000000000000000000000000000000]
zext_ln132_1           (zext             ) [ 000000000000000000000000000000]
sub_ln132              (sub              ) [ 000000000011000000000000000000]
tmp_4                  (bitconcatenate   ) [ 000000000000000000000000000000]
zext_ln127             (zext             ) [ 000000000011000000000000000000]
br_ln127               (br               ) [ 000011111111111111111111111111]
br_ln143               (br               ) [ 000011111111111111111111111111]
j2_0                   (phi              ) [ 000000000010000000000000000000]
count_1                (phi              ) [ 000000000010000000000000000000]
icmp_ln127             (icmp             ) [ 000011111111111111111111111111]
empty_10               (speclooptripcount) [ 000000000000000000000000000000]
j_1                    (add              ) [ 000011111111111111111111111111]
br_ln127               (br               ) [ 000000000000000000000000000000]
add_ln129              (add              ) [ 000011111111111111111111111111]
zext_ln129             (zext             ) [ 000000000000000000000000000000]
img_addr_2             (getelementptr    ) [ 000000000001000000000000000000]
icmp_ln130             (icmp             ) [ 000000000001000000000000000000]
zext_ln132_2           (zext             ) [ 000000000000000000000000000000]
zext_ln132_3           (zext             ) [ 000000000000000000000000000000]
add_ln132              (add              ) [ 000000000000000000000000000000]
sext_ln132             (sext             ) [ 000000000000000000000000000000]
cal_conv_addr_1        (getelementptr    ) [ 000000000001000000000000000000]
add_ln133              (add              ) [ 000000000000000000000000000000]
zext_ln133             (zext             ) [ 000000000000000000000000000000]
conv_line_buffer_add   (getelementptr    ) [ 000000000001000000000000000000]
br_ln0                 (br               ) [ 000011111111111111111111111111]
data                   (load             ) [ 000000000000000000000000000000]
br_ln130               (br               ) [ 000000000000000000000000000000]
store_ln132            (store            ) [ 000000000000000000000000000000]
br_ln134               (br               ) [ 000000000000000000000000000000]
store_ln133            (store            ) [ 000000000000000000000000000000]
br_ln127               (br               ) [ 000011111111111111111111111111]
i3_0                   (phi              ) [ 000000000000110000000000000000]
count_2                (phi              ) [ 000000000000100000000000000000]
icmp_ln143             (icmp             ) [ 000011111111111111111111111111]
empty_11               (speclooptripcount) [ 000000000000000000000000000000]
i_6                    (add              ) [ 000011111111111111111111111111]
br_ln143               (br               ) [ 000000000000000000000000000000]
add_ln144              (add              ) [ 000011111111111111111111111111]
zext_ln144             (zext             ) [ 000000000000000000000000000000]
img_addr_1             (getelementptr    ) [ 000000000000010000000000000000]
icmp_ln173             (icmp             ) [ 000000000000001111111111111111]
br_ln148               (br               ) [ 000011111111111111111111111111]
img_load               (load             ) [ 000000000000000000000000000000]
zext_ln144_1           (zext             ) [ 000000000000000000000000000000]
add_ln144_1            (add              ) [ 000000000000000000000000000000]
zext_ln144_2           (zext             ) [ 000000000000000000000000000000]
cal_conv_addr          (getelementptr    ) [ 000000000000000000000000000000]
store_ln144            (store            ) [ 000000000000000000000000000000]
br_ln143               (br               ) [ 000011111111111111111111111111]
count_3                (phi              ) [ 000000000000001111111111111111]
i4_0                   (phi              ) [ 000000000000001000000000000000]
trunc_ln148            (trunc            ) [ 000000000000000111111111111111]
icmp_ln148             (icmp             ) [ 000011111111111111111111111111]
empty_12               (speclooptripcount) [ 000000000000000000000000000000]
i_7                    (add              ) [ 000011111111111111111111111111]
br_ln148               (br               ) [ 000000000000000000000000000000]
tmp_5                  (bitconcatenate   ) [ 000000000000000000000000000000]
zext_ln171             (zext             ) [ 000000000000000000000000000000]
tmp_6                  (bitconcatenate   ) [ 000000000000000000000000000000]
zext_ln171_2           (zext             ) [ 000000000000000000000000000000]
sub_ln171              (sub              ) [ 000000000000000111111111111111]
icmp_ln175             (icmp             ) [ 000000000000000111111111111111]
icmp_ln182             (icmp             ) [ 000000000000000111111111111111]
br_ln150               (br               ) [ 000011111111111111111111111111]
br_ln0                 (br               ) [ 001011111111111111111111111111]
count_4                (phi              ) [ 000011111111111111111110000000]
j5_0                   (phi              ) [ 000000000000000111111111100000]
out_1_load             (load             ) [ 000011111111111111111111111111]
trunc_ln150            (trunc            ) [ 000000000000000011111111111100]
icmp_ln150             (icmp             ) [ 000011111111111111111111111111]
empty_13               (speclooptripcount) [ 000000000000000000000000000000]
j_2                    (add              ) [ 000011111111111111111111111111]
br_ln150               (br               ) [ 000000000000000000000000000000]
icmp_ln153             (icmp             ) [ 000011111111111111111111111111]
br_ln153               (br               ) [ 000000000000000000000000000000]
count_7                (add              ) [ 000000000000000011111111000000]
br_ln161               (br               ) [ 000011111111111111111111111111]
br_ln0                 (br               ) [ 000011111111111111111111111111]
count_5                (phi              ) [ 000000000000000011000000000000]
out_3                  (phi              ) [ 000000000000000011101111000000]
i17_0                  (phi              ) [ 000000000000000010000000000000]
icmp_ln161             (icmp             ) [ 000011111111111111111111111111]
empty_14               (speclooptripcount) [ 000000000000000000000000000000]
i1                     (add              ) [ 000011111111111111111111111111]
br_ln161               (br               ) [ 000000000000000000000000000000]
icmp_ln163             (icmp             ) [ 000011111111111111111111111111]
br_ln163               (br               ) [ 000011111111111111111111111111]
br_ln0                 (br               ) [ 000011111111111111111111111111]
out_2                  (call             ) [ 000011111111111111111111111111]
br_ln165               (br               ) [ 000011111111111111111111111111]
count_8                (add              ) [ 000011111111111110111111111111]
sext_ln166             (sext             ) [ 000000000000000000000000000000]
img_addr_4             (getelementptr    ) [ 000000000000000000100000000000]
out_4                  (phi              ) [ 000011111111111110111111111111]
data_2                 (load             ) [ 000000000000000000010000000000]
call_ln167             (call             ) [ 000000000000000000000000000000]
br_ln161               (br               ) [ 000011111111111111111111111111]
out                    (call             ) [ 000011111111111111110111111111]
sext_ln156             (sext             ) [ 000000000000000000000000000000]
img_addr_3             (getelementptr    ) [ 000000000000000000000100000000]
data_1                 (load             ) [ 000011111111111111110011111111]
count                  (add              ) [ 000011111111111111111111111111]
call_ln157             (call             ) [ 000000000000000000000000000000]
br_ln158               (br               ) [ 000011111111111111111111111111]
zext_ln171_3           (zext             ) [ 000000000000000000000000000000]
add_ln171              (add              ) [ 000000000000000000000000000000]
sext_ln171             (sext             ) [ 000000000000000000000000000000]
conv_output_addr_1     (getelementptr    ) [ 000000000000000000000001100000]
count_6                (phi              ) [ 000011111111111100000001111111]
out_5                  (phi              ) [ 000000000000000000000001111111]
conv_output_load       (load             ) [ 000000000000000000000000100000]
zext_ln171_1           (zext             ) [ 000000000000000000000000000000]
add_ln171_1            (add              ) [ 000000000000000000000000010000]
store_ln171            (store            ) [ 000000000000000000000000000000]
br_ln173               (br               ) [ 000000000000000000000000000000]
tmp_2                  (partselect       ) [ 000000000000000000000000000000]
icmp_ln177             (icmp             ) [ 000011111111111111111111111111]
br_ln175               (br               ) [ 000000000000000000000000000000]
and_ln182              (and              ) [ 000011111111111111111111111111]
br_ln182               (br               ) [ 000000000000000000000000000000]
br_ln183               (br               ) [ 000000000000000000000000000000]
store_ln183            (store            ) [ 000000000000000000000000000000]
br_ln183               (br               ) [ 000000000000000000000000000000]
store_ln183            (store            ) [ 000000000000000000000000000000]
br_ln183               (br               ) [ 000000000000000000000000000000]
br_ln184               (br               ) [ 000000000000000000000000000000]
br_ln177               (br               ) [ 000000000000000000000000000000]
br_ln178               (br               ) [ 000000000000000000000000000000]
store_ln178            (store            ) [ 000000000000000000000000000000]
br_ln178               (br               ) [ 000000000000000000000000000000]
store_ln178            (store            ) [ 000000000000000000000000000000]
br_ln178               (br               ) [ 000000000000000000000000000000]
br_ln178               (br               ) [ 000000000000000000000000000000]
pool_line_buffer_add   (getelementptr    ) [ 000000000000000000000000000000]
store_ln179            (store            ) [ 000000000000000000000000000000]
br_ln180               (br               ) [ 000000000000000000000000000000]
go_up                  (load             ) [ 000011111111111111111111101111]
cal_pool_0_1_load      (load             ) [ 000000000000000000000000000000]
store_ln94             (store            ) [ 000000000000000000000000000000]
pool_line_buffer_loa   (load             ) [ 000000000000000000000000000000]
store_ln95             (store            ) [ 000000000000000000000000000000]
cal_pool_1_1_load      (load             ) [ 000000000000000000000000000000]
store_ln96             (store            ) [ 000000000000000000000000000000]
store_ln97             (store            ) [ 000000000000000000000000000000]
br_ln99                (br               ) [ 000011111111111111111111111111]
i_0_i                  (phi              ) [ 000011111111111111111111101111]
icmp_ln99              (icmp             ) [ 000011111111111111111111111111]
empty_15               (speclooptripcount) [ 000000000000000000000000000000]
i_8                    (add              ) [ 000011111111111111111111111111]
br_ln99                (br               ) [ 000000000000000000000000000000]
zext_ln100             (zext             ) [ 000000000000000000000000000000]
pool_line_buffer_add_1 (getelementptr    ) [ 000000000000000000000000000100]
store_ln102            (store            ) [ 000000000000000000000000000000]
br_ln0                 (br               ) [ 000000000000000000000000000000]
br_ln0                 (br               ) [ 000000000000000000000000000000]
and_ln188              (and              ) [ 000011111111111111111111111111]
br_ln188               (br               ) [ 000000000000000000000000000000]
cal_pool_0_0_load      (load             ) [ 000011111111111111111111100011]
cal_pool_0_1_load_1    (load             ) [ 000011111111111111111111100011]
cal_pool_1_0_load      (load             ) [ 000011111111111111111111100011]
cal_pool_1_1_load_1    (load             ) [ 000011111111111111111111100011]
br_ln45                (br               ) [ 000011111111111111111111111111]
pool_line_buffer_loa_1 (load             ) [ 000000000000000000000000000000]
zext_ln100_1           (zext             ) [ 000000000000000000000000000000]
pool_line_buffer_add_2 (getelementptr    ) [ 000000000000000000000000000000]
store_ln100            (store            ) [ 000000000000000000000000000000]
br_ln99                (br               ) [ 000011111111111111111111111111]
i_0_i1                 (phi              ) [ 000000000000000000000000000010]
ans_0_i                (phi              ) [ 000011111111111111111111100011]
icmp_ln45              (icmp             ) [ 000011111111111111111111111111]
empty_16               (speclooptripcount) [ 000000000000000000000000000000]
i_9                    (add              ) [ 000011111111111111111111111111]
br_ln45                (br               ) [ 000000000000000000000000000000]
trunc_ln49             (trunc            ) [ 000000000000000000000000000001]
br_ln47                (br               ) [ 000011111111111111111111111111]
out_count_1_load       (load             ) [ 000000000000000000000000000000]
out_count              (add              ) [ 000000000000000000000000000000]
sext_ln191             (sext             ) [ 000000000000000000000000000000]
outtotal_addr          (getelementptr    ) [ 000000000000000000000000000000]
store_ln191            (store            ) [ 000000000000000000000000000000]
store_ln193            (store            ) [ 000000000000000000000000000000]
br_ln193               (br               ) [ 000000000000000000000000000000]
store_ln155            (store            ) [ 000000000000000000000000000000]
br_ln0                 (br               ) [ 000011111111111111111111111111]
j_0_i                  (phi              ) [ 000000000000000000000000000001]
ans_1_i                (phi              ) [ 000011111111111111111111111111]
icmp_ln47              (icmp             ) [ 000011111111111111111111111111]
empty_17               (speclooptripcount) [ 000000000000000000000000000000]
j_3                    (add              ) [ 000011111111111111111111111111]
br_ln47                (br               ) [ 000000000000000000000000000000]
trunc_ln49_1           (trunc            ) [ 000000000000000000000000000000]
select_ln49            (select           ) [ 000000000000000000000000000000]
select_ln49_1          (select           ) [ 000000000000000000000000000000]
select_ln49_2          (select           ) [ 000000000000000000000000000000]
icmp_ln49              (icmp             ) [ 000000000000000000000000000000]
ans                    (select           ) [ 000011111111111111111111111111]
br_ln47                (br               ) [ 000011111111111111111111111111]
br_ln0                 (br               ) [ 000011111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="imgtotal">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgtotal"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weitotal">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weitotal"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="outtotal">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outtotal"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="kernel">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cal_conv">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cal_conv"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv_line_buffer">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_line_buffer"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="pool_line_buffer">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_line_buffer"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="cal_pool_1_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cal_pool_1_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="cal_pool_0_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cal_pool_0_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="cal_pool_0_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cal_pool_0_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="cal_pool_1_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cal_pool_1_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="single_conv_test_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="single_conv_calculat"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_line_buffer_shi"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i3.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1004" name="conv_output_alloca_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_output/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="img_alloca_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="out_1_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_1/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="out_count_1_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_count_1/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="conv_output_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="7" slack="0"/>
<pin id="148" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_output_addr/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="6" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln111/3 conv_output_load/22 store_ln171/24 "/>
</bind>
</comp>

<comp id="157" class="1004" name="imgtotal_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="10" slack="0"/>
<pin id="161" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imgtotal_addr/5 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="10" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="imgtotal_load/5 "/>
</bind>
</comp>

<comp id="170" class="1004" name="img_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="7" slack="0"/>
<pin id="174" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_addr/6 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_access_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="6" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln118/6 data/10 img_load/12 data_2/17 data_1/20 "/>
</bind>
</comp>

<comp id="183" class="1004" name="weitotal_addr_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="4" slack="0"/>
<pin id="187" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weitotal_addr/7 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_access_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weitotal_load/7 "/>
</bind>
</comp>

<comp id="196" class="1004" name="kernel_addr_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="4" slack="1"/>
<pin id="200" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr/8 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln121_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="0"/>
<pin id="206" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln121/8 "/>
</bind>
</comp>

<comp id="210" class="1004" name="img_addr_2_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="5" slack="0"/>
<pin id="214" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_addr_2/10 "/>
</bind>
</comp>

<comp id="217" class="1004" name="cal_conv_addr_1_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="5" slack="0"/>
<pin id="221" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cal_conv_addr_1/10 "/>
</bind>
</comp>

<comp id="224" class="1004" name="conv_line_buffer_add_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="6" slack="0"/>
<pin id="228" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_line_buffer_add/10 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_access_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="4" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="0"/>
<pin id="234" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln132/11 store_ln144/13 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln133_access_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="4" slack="1"/>
<pin id="239" dir="0" index="1" bw="32" slack="0"/>
<pin id="240" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln133/11 "/>
</bind>
</comp>

<comp id="243" class="1004" name="img_addr_1_gep_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="5" slack="0"/>
<pin id="247" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_addr_1/12 "/>
</bind>
</comp>

<comp id="250" class="1004" name="cal_conv_addr_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="4" slack="0"/>
<pin id="254" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cal_conv_addr/13 "/>
</bind>
</comp>

<comp id="258" class="1004" name="img_addr_4_gep_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="32" slack="0"/>
<pin id="262" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_addr_4/17 "/>
</bind>
</comp>

<comp id="265" class="1004" name="img_addr_3_gep_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="0" index="2" bw="32" slack="0"/>
<pin id="269" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_addr_3/20 "/>
</bind>
</comp>

<comp id="272" class="1004" name="conv_output_addr_1_gep_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="0" index="2" bw="7" slack="0"/>
<pin id="276" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_output_addr_1/22 "/>
</bind>
</comp>

<comp id="279" class="1004" name="grp_access_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="0" index="1" bw="32" slack="0"/>
<pin id="282" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="pool_line_buffer_loa/24 store_ln179/24 pool_line_buffer_loa_1/26 store_ln102/26 store_ln100/27 "/>
</bind>
</comp>

<comp id="285" class="1004" name="pool_line_buffer_add_gep_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="0" index="2" bw="3" slack="0"/>
<pin id="289" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool_line_buffer_add/24 "/>
</bind>
</comp>

<comp id="293" class="1004" name="pool_line_buffer_add_1_gep_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="0" index="2" bw="3" slack="0"/>
<pin id="297" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool_line_buffer_add_1/26 "/>
</bind>
</comp>

<comp id="302" class="1004" name="pool_line_buffer_add_2_gep_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="0" index="2" bw="3" slack="0"/>
<pin id="306" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool_line_buffer_add_2/27 "/>
</bind>
</comp>

<comp id="311" class="1004" name="outtotal_addr_gep_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="0" index="2" bw="32" slack="0"/>
<pin id="315" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outtotal_addr/28 "/>
</bind>
</comp>

<comp id="318" class="1004" name="store_ln191_access_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="4" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="0"/>
<pin id="321" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="322" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln191/28 "/>
</bind>
</comp>

<comp id="324" class="1005" name="i_0_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="3" slack="1"/>
<pin id="326" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="328" class="1004" name="i_0_phi_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="1"/>
<pin id="330" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="331" dir="0" index="2" bw="3" slack="0"/>
<pin id="332" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="335" class="1005" name="j_0_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="3" slack="1"/>
<pin id="337" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="339" class="1004" name="j_0_phi_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="3" slack="0"/>
<pin id="341" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="342" dir="0" index="2" bw="1" slack="1"/>
<pin id="343" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="344" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="346" class="1005" name="c_0_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="5" slack="1"/>
<pin id="348" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="350" class="1004" name="c_0_phi_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="1"/>
<pin id="352" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="353" dir="0" index="2" bw="5" slack="0"/>
<pin id="354" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="355" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/4 "/>
</bind>
</comp>

<comp id="358" class="1005" name="img_i_0_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="7" slack="1"/>
<pin id="360" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="img_i_0 (phireg) "/>
</bind>
</comp>

<comp id="362" class="1004" name="img_i_0_phi_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="7" slack="0"/>
<pin id="364" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="365" dir="0" index="2" bw="1" slack="1"/>
<pin id="366" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="367" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="img_i_0/5 "/>
</bind>
</comp>

<comp id="370" class="1005" name="ker_i_0_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="4" slack="1"/>
<pin id="372" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ker_i_0 (phireg) "/>
</bind>
</comp>

<comp id="374" class="1004" name="ker_i_0_phi_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="4" slack="0"/>
<pin id="376" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="377" dir="0" index="2" bw="1" slack="1"/>
<pin id="378" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="379" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ker_i_0/7 "/>
</bind>
</comp>

<comp id="381" class="1005" name="i1_0_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="2" slack="1"/>
<pin id="383" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="385" class="1004" name="i1_0_phi_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="2" slack="0"/>
<pin id="387" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="388" dir="0" index="2" bw="1" slack="1"/>
<pin id="389" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="390" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/9 "/>
</bind>
</comp>

<comp id="392" class="1005" name="count_0_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="5" slack="1"/>
<pin id="394" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="count_0 (phireg) "/>
</bind>
</comp>

<comp id="396" class="1004" name="count_0_phi_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="5" slack="0"/>
<pin id="398" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="399" dir="0" index="2" bw="1" slack="1"/>
<pin id="400" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="401" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="count_0/9 "/>
</bind>
</comp>

<comp id="404" class="1005" name="j2_0_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="4" slack="1"/>
<pin id="406" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j2_0 (phireg) "/>
</bind>
</comp>

<comp id="408" class="1004" name="j2_0_phi_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="1"/>
<pin id="410" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="411" dir="0" index="2" bw="4" slack="0"/>
<pin id="412" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="413" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j2_0/10 "/>
</bind>
</comp>

<comp id="415" class="1005" name="count_1_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="417" dir="1" index="1" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opset="count_1 (phireg) "/>
</bind>
</comp>

<comp id="418" class="1004" name="count_1_phi_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="5" slack="1"/>
<pin id="420" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="421" dir="0" index="2" bw="5" slack="0"/>
<pin id="422" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="423" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="count_1/10 "/>
</bind>
</comp>

<comp id="425" class="1005" name="i3_0_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="2" slack="1"/>
<pin id="427" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i3_0 (phireg) "/>
</bind>
</comp>

<comp id="429" class="1004" name="i3_0_phi_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="2" slack="0"/>
<pin id="431" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="432" dir="0" index="2" bw="1" slack="1"/>
<pin id="433" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="434" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i3_0/12 "/>
</bind>
</comp>

<comp id="437" class="1005" name="count_2_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="5" slack="1"/>
<pin id="439" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="count_2 (phireg) "/>
</bind>
</comp>

<comp id="441" class="1004" name="count_2_phi_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="5" slack="0"/>
<pin id="443" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="444" dir="0" index="2" bw="5" slack="1"/>
<pin id="445" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="446" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="count_2/12 "/>
</bind>
</comp>

<comp id="448" class="1005" name="count_3_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="1"/>
<pin id="450" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="count_3 (phireg) "/>
</bind>
</comp>

<comp id="452" class="1004" name="count_3_phi_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="6" slack="1"/>
<pin id="454" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="455" dir="0" index="2" bw="32" slack="1"/>
<pin id="456" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="457" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="count_3/14 "/>
</bind>
</comp>

<comp id="460" class="1005" name="i4_0_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="3" slack="1"/>
<pin id="462" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i4_0 (phireg) "/>
</bind>
</comp>

<comp id="464" class="1004" name="i4_0_phi_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="1"/>
<pin id="466" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="467" dir="0" index="2" bw="3" slack="0"/>
<pin id="468" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="469" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i4_0/14 "/>
</bind>
</comp>

<comp id="471" class="1005" name="count_4_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="1"/>
<pin id="473" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="count_4 (phireg) "/>
</bind>
</comp>

<comp id="475" class="1004" name="count_4_phi_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="1"/>
<pin id="477" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="478" dir="0" index="2" bw="32" slack="1"/>
<pin id="479" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="480" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="count_4/15 "/>
</bind>
</comp>

<comp id="483" class="1005" name="j5_0_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="3" slack="1"/>
<pin id="485" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j5_0 (phireg) "/>
</bind>
</comp>

<comp id="487" class="1004" name="j5_0_phi_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="1"/>
<pin id="489" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="490" dir="0" index="2" bw="3" slack="0"/>
<pin id="491" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="492" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j5_0/15 "/>
</bind>
</comp>

<comp id="495" class="1005" name="count_5_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="1"/>
<pin id="497" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="count_5 (phireg) "/>
</bind>
</comp>

<comp id="498" class="1004" name="count_5_phi_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="1"/>
<pin id="500" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="501" dir="0" index="2" bw="32" slack="1"/>
<pin id="502" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="503" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="count_5/16 "/>
</bind>
</comp>

<comp id="506" class="1005" name="out_3_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="2"/>
<pin id="508" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="out_3 (phireg) "/>
</bind>
</comp>

<comp id="509" class="1004" name="out_3_phi_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="1"/>
<pin id="511" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="512" dir="0" index="2" bw="32" slack="1"/>
<pin id="513" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="514" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_3/16 "/>
</bind>
</comp>

<comp id="516" class="1005" name="i17_0_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="2" slack="1"/>
<pin id="518" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i17_0 (phireg) "/>
</bind>
</comp>

<comp id="520" class="1004" name="i17_0_phi_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="1"/>
<pin id="522" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="523" dir="0" index="2" bw="2" slack="0"/>
<pin id="524" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="525" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i17_0/16 "/>
</bind>
</comp>

<comp id="527" class="1005" name="out_4_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="1"/>
<pin id="529" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_4 (phireg) "/>
</bind>
</comp>

<comp id="531" class="1004" name="out_4_phi_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="1"/>
<pin id="533" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="534" dir="0" index="2" bw="32" slack="2"/>
<pin id="535" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="536" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_4/18 "/>
</bind>
</comp>

<comp id="539" class="1005" name="count_6_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="1"/>
<pin id="541" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="count_6 (phireg) "/>
</bind>
</comp>

<comp id="543" class="1004" name="count_6_phi_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="1"/>
<pin id="545" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="546" dir="0" index="2" bw="32" slack="4"/>
<pin id="547" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="548" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="count_6/23 "/>
</bind>
</comp>

<comp id="550" class="1005" name="out_5_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="1"/>
<pin id="552" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_5 (phireg) "/>
</bind>
</comp>

<comp id="553" class="1004" name="out_5_phi_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="3"/>
<pin id="555" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="556" dir="0" index="2" bw="32" slack="3"/>
<pin id="557" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="558" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_5/23 "/>
</bind>
</comp>

<comp id="561" class="1005" name="i_0_i_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="3" slack="1"/>
<pin id="563" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="565" class="1004" name="i_0_i_phi_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="1"/>
<pin id="567" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="568" dir="0" index="2" bw="3" slack="0"/>
<pin id="569" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="570" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/26 "/>
</bind>
</comp>

<comp id="573" class="1005" name="i_0_i1_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="2" slack="1"/>
<pin id="575" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i1 (phireg) "/>
</bind>
</comp>

<comp id="577" class="1004" name="i_0_i1_phi_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="1"/>
<pin id="579" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="580" dir="0" index="2" bw="2" slack="0"/>
<pin id="581" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="582" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i1/28 "/>
</bind>
</comp>

<comp id="584" class="1005" name="ans_0_i_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="1"/>
<pin id="586" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ans_0_i (phireg) "/>
</bind>
</comp>

<comp id="588" class="1004" name="ans_0_i_phi_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="1"/>
<pin id="590" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="591" dir="0" index="2" bw="32" slack="1"/>
<pin id="592" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="593" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ans_0_i/28 "/>
</bind>
</comp>

<comp id="597" class="1005" name="j_0_i_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="2" slack="1"/>
<pin id="599" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i (phireg) "/>
</bind>
</comp>

<comp id="601" class="1004" name="j_0_i_phi_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="2" slack="0"/>
<pin id="603" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="604" dir="0" index="2" bw="1" slack="1"/>
<pin id="605" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="606" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i/29 "/>
</bind>
</comp>

<comp id="608" class="1005" name="ans_1_i_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="1"/>
<pin id="610" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ans_1_i (phireg) "/>
</bind>
</comp>

<comp id="612" class="1004" name="ans_1_i_phi_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="0"/>
<pin id="614" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="615" dir="0" index="2" bw="32" slack="1"/>
<pin id="616" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="617" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ans_1_i/29 "/>
</bind>
</comp>

<comp id="620" class="1004" name="grp_conv_line_buffer_shi_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="0" slack="0"/>
<pin id="622" dir="0" index="1" bw="32" slack="0"/>
<pin id="623" dir="0" index="2" bw="32" slack="0"/>
<pin id="624" dir="0" index="3" bw="32" slack="0"/>
<pin id="625" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln167/18 call_ln157/21 "/>
</bind>
</comp>

<comp id="630" class="1004" name="grp_single_conv_calculat_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="0"/>
<pin id="632" dir="0" index="1" bw="32" slack="0"/>
<pin id="633" dir="0" index="2" bw="32" slack="0"/>
<pin id="634" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="out/15 out_2/16 "/>
</bind>
</comp>

<comp id="638" class="1004" name="grp_store_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="0"/>
<pin id="640" dir="0" index="1" bw="32" slack="0"/>
<pin id="641" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln183/24 store_ln97/25 "/>
</bind>
</comp>

<comp id="643" class="1004" name="grp_load_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="32" slack="0"/>
<pin id="645" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="go_up/25 cal_pool_1_0_load/26 "/>
</bind>
</comp>

<comp id="647" class="1004" name="grp_load_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="32" slack="0"/>
<pin id="649" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cal_pool_0_1_load/25 cal_pool_0_1_load_1/26 "/>
</bind>
</comp>

<comp id="651" class="1004" name="grp_load_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="32" slack="0"/>
<pin id="653" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cal_pool_1_1_load/25 cal_pool_1_1_load_1/26 "/>
</bind>
</comp>

<comp id="655" class="1004" name="icmp_ln109_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="3" slack="0"/>
<pin id="657" dir="0" index="1" bw="2" slack="0"/>
<pin id="658" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln109/2 "/>
</bind>
</comp>

<comp id="661" class="1004" name="i_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="3" slack="0"/>
<pin id="663" dir="0" index="1" bw="1" slack="0"/>
<pin id="664" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="667" class="1004" name="tmp_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="6" slack="0"/>
<pin id="669" dir="0" index="1" bw="3" slack="0"/>
<pin id="670" dir="0" index="2" bw="1" slack="0"/>
<pin id="671" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="675" class="1004" name="zext_ln111_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="6" slack="0"/>
<pin id="677" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111/2 "/>
</bind>
</comp>

<comp id="679" class="1004" name="tmp_1_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="4" slack="0"/>
<pin id="681" dir="0" index="1" bw="3" slack="0"/>
<pin id="682" dir="0" index="2" bw="1" slack="0"/>
<pin id="683" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="687" class="1004" name="zext_ln111_1_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="4" slack="0"/>
<pin id="689" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111_1/2 "/>
</bind>
</comp>

<comp id="691" class="1004" name="sub_ln111_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="6" slack="0"/>
<pin id="693" dir="0" index="1" bw="4" slack="0"/>
<pin id="694" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln111/2 "/>
</bind>
</comp>

<comp id="697" class="1004" name="store_ln113_store_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="0"/>
<pin id="699" dir="0" index="1" bw="32" slack="0"/>
<pin id="700" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln113/2 "/>
</bind>
</comp>

<comp id="702" class="1004" name="icmp_ln110_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="3" slack="0"/>
<pin id="704" dir="0" index="1" bw="2" slack="0"/>
<pin id="705" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln110/3 "/>
</bind>
</comp>

<comp id="708" class="1004" name="j_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="3" slack="0"/>
<pin id="710" dir="0" index="1" bw="1" slack="0"/>
<pin id="711" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="714" class="1004" name="zext_ln111_2_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="3" slack="0"/>
<pin id="716" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111_2/3 "/>
</bind>
</comp>

<comp id="718" class="1004" name="add_ln111_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="7" slack="1"/>
<pin id="720" dir="0" index="1" bw="3" slack="0"/>
<pin id="721" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln111/3 "/>
</bind>
</comp>

<comp id="723" class="1004" name="sext_ln111_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="7" slack="0"/>
<pin id="725" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln111/3 "/>
</bind>
</comp>

<comp id="728" class="1004" name="icmp_ln113_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="5" slack="0"/>
<pin id="730" dir="0" index="1" bw="5" slack="0"/>
<pin id="731" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln113/4 "/>
</bind>
</comp>

<comp id="734" class="1004" name="c_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="5" slack="0"/>
<pin id="736" dir="0" index="1" bw="1" slack="0"/>
<pin id="737" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/4 "/>
</bind>
</comp>

<comp id="740" class="1004" name="trunc_ln118_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="5" slack="0"/>
<pin id="742" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln118/4 "/>
</bind>
</comp>

<comp id="744" class="1004" name="shl_ln_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="10" slack="0"/>
<pin id="746" dir="0" index="1" bw="4" slack="0"/>
<pin id="747" dir="0" index="2" bw="1" slack="0"/>
<pin id="748" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="752" class="1004" name="zext_ln117_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="7" slack="0"/>
<pin id="754" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117/5 "/>
</bind>
</comp>

<comp id="756" class="1004" name="icmp_ln117_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="7" slack="0"/>
<pin id="758" dir="0" index="1" bw="7" slack="0"/>
<pin id="759" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln117/5 "/>
</bind>
</comp>

<comp id="762" class="1004" name="img_i_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="7" slack="0"/>
<pin id="764" dir="0" index="1" bw="1" slack="0"/>
<pin id="765" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="img_i/5 "/>
</bind>
</comp>

<comp id="768" class="1004" name="add_ln118_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="10" slack="1"/>
<pin id="770" dir="0" index="1" bw="7" slack="0"/>
<pin id="771" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118/5 "/>
</bind>
</comp>

<comp id="773" class="1004" name="zext_ln118_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="10" slack="0"/>
<pin id="775" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118/5 "/>
</bind>
</comp>

<comp id="778" class="1004" name="zext_ln118_1_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="7" slack="1"/>
<pin id="780" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_1/6 "/>
</bind>
</comp>

<comp id="783" class="1004" name="icmp_ln120_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="4" slack="0"/>
<pin id="785" dir="0" index="1" bw="4" slack="0"/>
<pin id="786" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln120/7 "/>
</bind>
</comp>

<comp id="789" class="1004" name="ker_i_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="4" slack="0"/>
<pin id="791" dir="0" index="1" bw="1" slack="0"/>
<pin id="792" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ker_i/7 "/>
</bind>
</comp>

<comp id="795" class="1004" name="zext_ln121_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="4" slack="0"/>
<pin id="797" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121/7 "/>
</bind>
</comp>

<comp id="800" class="1004" name="icmp_ln125_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="2" slack="0"/>
<pin id="802" dir="0" index="1" bw="2" slack="0"/>
<pin id="803" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln125/9 "/>
</bind>
</comp>

<comp id="806" class="1004" name="i_2_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="2" slack="0"/>
<pin id="808" dir="0" index="1" bw="1" slack="0"/>
<pin id="809" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/9 "/>
</bind>
</comp>

<comp id="812" class="1004" name="add_ln127_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="5" slack="0"/>
<pin id="814" dir="0" index="1" bw="5" slack="0"/>
<pin id="815" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln127/9 "/>
</bind>
</comp>

<comp id="818" class="1004" name="zext_ln132_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="2" slack="0"/>
<pin id="820" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln132/9 "/>
</bind>
</comp>

<comp id="822" class="1004" name="tmp_3_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="4" slack="0"/>
<pin id="824" dir="0" index="1" bw="2" slack="0"/>
<pin id="825" dir="0" index="2" bw="1" slack="0"/>
<pin id="826" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/9 "/>
</bind>
</comp>

<comp id="830" class="1004" name="zext_ln132_1_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="4" slack="0"/>
<pin id="832" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln132_1/9 "/>
</bind>
</comp>

<comp id="834" class="1004" name="sub_ln132_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="4" slack="0"/>
<pin id="836" dir="0" index="1" bw="2" slack="0"/>
<pin id="837" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln132/9 "/>
</bind>
</comp>

<comp id="840" class="1004" name="tmp_4_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="5" slack="0"/>
<pin id="842" dir="0" index="1" bw="2" slack="0"/>
<pin id="843" dir="0" index="2" bw="1" slack="0"/>
<pin id="844" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/9 "/>
</bind>
</comp>

<comp id="848" class="1004" name="zext_ln127_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="5" slack="0"/>
<pin id="850" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln127/9 "/>
</bind>
</comp>

<comp id="852" class="1004" name="icmp_ln127_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="4" slack="0"/>
<pin id="854" dir="0" index="1" bw="4" slack="0"/>
<pin id="855" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln127/10 "/>
</bind>
</comp>

<comp id="858" class="1004" name="j_1_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="4" slack="0"/>
<pin id="860" dir="0" index="1" bw="1" slack="0"/>
<pin id="861" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/10 "/>
</bind>
</comp>

<comp id="864" class="1004" name="add_ln129_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="5" slack="0"/>
<pin id="866" dir="0" index="1" bw="1" slack="0"/>
<pin id="867" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln129/10 "/>
</bind>
</comp>

<comp id="870" class="1004" name="zext_ln129_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="5" slack="0"/>
<pin id="872" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln129/10 "/>
</bind>
</comp>

<comp id="875" class="1004" name="icmp_ln130_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="4" slack="0"/>
<pin id="877" dir="0" index="1" bw="3" slack="0"/>
<pin id="878" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln130/10 "/>
</bind>
</comp>

<comp id="881" class="1004" name="zext_ln132_2_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="4" slack="0"/>
<pin id="883" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln132_2/10 "/>
</bind>
</comp>

<comp id="885" class="1004" name="zext_ln132_3_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="4" slack="0"/>
<pin id="887" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln132_3/10 "/>
</bind>
</comp>

<comp id="889" class="1004" name="add_ln132_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="5" slack="1"/>
<pin id="891" dir="0" index="1" bw="4" slack="0"/>
<pin id="892" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln132/10 "/>
</bind>
</comp>

<comp id="894" class="1004" name="sext_ln132_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="5" slack="0"/>
<pin id="896" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln132/10 "/>
</bind>
</comp>

<comp id="899" class="1004" name="add_ln133_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="5" slack="1"/>
<pin id="901" dir="0" index="1" bw="4" slack="0"/>
<pin id="902" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133/10 "/>
</bind>
</comp>

<comp id="904" class="1004" name="zext_ln133_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="6" slack="0"/>
<pin id="906" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/10 "/>
</bind>
</comp>

<comp id="909" class="1004" name="icmp_ln143_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="2" slack="0"/>
<pin id="911" dir="0" index="1" bw="1" slack="0"/>
<pin id="912" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln143/12 "/>
</bind>
</comp>

<comp id="915" class="1004" name="i_6_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="2" slack="0"/>
<pin id="917" dir="0" index="1" bw="1" slack="0"/>
<pin id="918" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/12 "/>
</bind>
</comp>

<comp id="921" class="1004" name="add_ln144_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="5" slack="0"/>
<pin id="923" dir="0" index="1" bw="1" slack="0"/>
<pin id="924" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln144/12 "/>
</bind>
</comp>

<comp id="927" class="1004" name="zext_ln144_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="5" slack="0"/>
<pin id="929" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln144/12 "/>
</bind>
</comp>

<comp id="932" class="1004" name="icmp_ln173_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="5" slack="4"/>
<pin id="934" dir="0" index="1" bw="5" slack="0"/>
<pin id="935" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln173/12 "/>
</bind>
</comp>

<comp id="938" class="1004" name="zext_ln144_1_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="2" slack="1"/>
<pin id="940" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln144_1/13 "/>
</bind>
</comp>

<comp id="942" class="1004" name="add_ln144_1_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="2" slack="0"/>
<pin id="944" dir="0" index="1" bw="4" slack="0"/>
<pin id="945" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln144_1/13 "/>
</bind>
</comp>

<comp id="948" class="1004" name="zext_ln144_2_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="4" slack="0"/>
<pin id="950" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln144_2/13 "/>
</bind>
</comp>

<comp id="953" class="1004" name="trunc_ln148_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="3" slack="0"/>
<pin id="955" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln148/14 "/>
</bind>
</comp>

<comp id="957" class="1004" name="icmp_ln148_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="3" slack="0"/>
<pin id="959" dir="0" index="1" bw="2" slack="0"/>
<pin id="960" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln148/14 "/>
</bind>
</comp>

<comp id="963" class="1004" name="i_7_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="1" slack="0"/>
<pin id="965" dir="0" index="1" bw="3" slack="0"/>
<pin id="966" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/14 "/>
</bind>
</comp>

<comp id="969" class="1004" name="tmp_5_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="6" slack="0"/>
<pin id="971" dir="0" index="1" bw="3" slack="0"/>
<pin id="972" dir="0" index="2" bw="1" slack="0"/>
<pin id="973" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/14 "/>
</bind>
</comp>

<comp id="977" class="1004" name="zext_ln171_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="6" slack="0"/>
<pin id="979" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln171/14 "/>
</bind>
</comp>

<comp id="981" class="1004" name="tmp_6_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="4" slack="0"/>
<pin id="983" dir="0" index="1" bw="3" slack="0"/>
<pin id="984" dir="0" index="2" bw="1" slack="0"/>
<pin id="985" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/14 "/>
</bind>
</comp>

<comp id="989" class="1004" name="zext_ln171_2_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="4" slack="0"/>
<pin id="991" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln171_2/14 "/>
</bind>
</comp>

<comp id="993" class="1004" name="sub_ln171_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="6" slack="0"/>
<pin id="995" dir="0" index="1" bw="4" slack="0"/>
<pin id="996" dir="1" index="2" bw="7" slack="4"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln171/14 "/>
</bind>
</comp>

<comp id="999" class="1004" name="icmp_ln175_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="3" slack="0"/>
<pin id="1001" dir="0" index="1" bw="1" slack="0"/>
<pin id="1002" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln175/14 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="icmp_ln182_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="3" slack="0"/>
<pin id="1007" dir="0" index="1" bw="1" slack="0"/>
<pin id="1008" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln182/14 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="out_1_load_load_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="32" slack="7"/>
<pin id="1013" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_1_load/15 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="trunc_ln150_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="3" slack="0"/>
<pin id="1016" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln150/15 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="icmp_ln150_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="3" slack="0"/>
<pin id="1020" dir="0" index="1" bw="2" slack="0"/>
<pin id="1021" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln150/15 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="j_2_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="1" slack="0"/>
<pin id="1026" dir="0" index="1" bw="3" slack="0"/>
<pin id="1027" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/15 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="icmp_ln153_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="3" slack="0"/>
<pin id="1032" dir="0" index="1" bw="3" slack="0"/>
<pin id="1033" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln153/15 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="count_7_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="32" slack="0"/>
<pin id="1038" dir="0" index="1" bw="3" slack="0"/>
<pin id="1039" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="count_7/15 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="icmp_ln161_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="2" slack="0"/>
<pin id="1044" dir="0" index="1" bw="1" slack="0"/>
<pin id="1045" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln161/16 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="i1_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="2" slack="0"/>
<pin id="1050" dir="0" index="1" bw="1" slack="0"/>
<pin id="1051" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i1/16 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="icmp_ln163_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="2" slack="0"/>
<pin id="1056" dir="0" index="1" bw="1" slack="0"/>
<pin id="1057" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln163/16 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="count_8_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="32" slack="1"/>
<pin id="1062" dir="0" index="1" bw="1" slack="0"/>
<pin id="1063" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="count_8/17 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="sext_ln166_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="32" slack="1"/>
<pin id="1068" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln166/17 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="sext_ln156_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="32" slack="1"/>
<pin id="1073" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln156/20 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="count_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="32" slack="3"/>
<pin id="1078" dir="0" index="1" bw="1" slack="0"/>
<pin id="1079" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="count/22 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="zext_ln171_3_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="3" slack="3"/>
<pin id="1084" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln171_3/22 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="add_ln171_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="7" slack="4"/>
<pin id="1088" dir="0" index="1" bw="3" slack="0"/>
<pin id="1089" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln171/22 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="sext_ln171_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="7" slack="0"/>
<pin id="1093" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln171/22 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="zext_ln171_1_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="3" slack="5"/>
<pin id="1098" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln171_1/24 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="add_ln171_1_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="32" slack="1"/>
<pin id="1103" dir="0" index="1" bw="32" slack="1"/>
<pin id="1104" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln171_1/24 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="tmp_2_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="2" slack="0"/>
<pin id="1111" dir="0" index="1" bw="3" slack="5"/>
<pin id="1112" dir="0" index="2" bw="1" slack="0"/>
<pin id="1113" dir="0" index="3" bw="3" slack="0"/>
<pin id="1114" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/24 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="icmp_ln177_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="2" slack="0"/>
<pin id="1121" dir="0" index="1" bw="1" slack="0"/>
<pin id="1122" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln177/24 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="and_ln182_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="1" slack="6"/>
<pin id="1127" dir="0" index="1" bw="1" slack="0"/>
<pin id="1128" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln182/24 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="store_ln183_store_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="32" slack="0"/>
<pin id="1132" dir="0" index="1" bw="32" slack="0"/>
<pin id="1133" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln183/24 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="store_ln178_store_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="32" slack="0"/>
<pin id="1138" dir="0" index="1" bw="32" slack="0"/>
<pin id="1139" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/24 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="store_ln178_store_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="32" slack="0"/>
<pin id="1144" dir="0" index="1" bw="32" slack="0"/>
<pin id="1145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/24 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="store_ln94_store_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="32" slack="0"/>
<pin id="1150" dir="0" index="1" bw="32" slack="0"/>
<pin id="1151" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/25 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="store_ln95_store_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="32" slack="0"/>
<pin id="1156" dir="0" index="1" bw="32" slack="0"/>
<pin id="1157" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln95/25 "/>
</bind>
</comp>

<comp id="1160" class="1004" name="store_ln96_store_fu_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="32" slack="0"/>
<pin id="1162" dir="0" index="1" bw="32" slack="0"/>
<pin id="1163" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/25 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="icmp_ln99_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="3" slack="0"/>
<pin id="1168" dir="0" index="1" bw="3" slack="0"/>
<pin id="1169" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln99/26 "/>
</bind>
</comp>

<comp id="1172" class="1004" name="i_8_fu_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="3" slack="0"/>
<pin id="1174" dir="0" index="1" bw="1" slack="0"/>
<pin id="1175" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_8/26 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="zext_ln100_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="3" slack="0"/>
<pin id="1180" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln100/26 "/>
</bind>
</comp>

<comp id="1183" class="1004" name="and_ln188_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="1" slack="8"/>
<pin id="1185" dir="0" index="1" bw="1" slack="7"/>
<pin id="1186" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln188/26 "/>
</bind>
</comp>

<comp id="1187" class="1004" name="cal_pool_0_0_load_load_fu_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="32" slack="0"/>
<pin id="1189" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cal_pool_0_0_load/26 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="zext_ln100_1_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="3" slack="1"/>
<pin id="1193" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln100_1/27 "/>
</bind>
</comp>

<comp id="1196" class="1004" name="icmp_ln45_fu_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="2" slack="0"/>
<pin id="1198" dir="0" index="1" bw="1" slack="0"/>
<pin id="1199" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/28 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="i_9_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="2" slack="0"/>
<pin id="1204" dir="0" index="1" bw="1" slack="0"/>
<pin id="1205" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_9/28 "/>
</bind>
</comp>

<comp id="1208" class="1004" name="trunc_ln49_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="2" slack="0"/>
<pin id="1210" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln49/28 "/>
</bind>
</comp>

<comp id="1212" class="1004" name="out_count_1_load_load_fu_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="32" slack="15"/>
<pin id="1214" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_count_1_load/28 "/>
</bind>
</comp>

<comp id="1215" class="1004" name="out_count_fu_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="32" slack="0"/>
<pin id="1217" dir="0" index="1" bw="1" slack="0"/>
<pin id="1218" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_count/28 "/>
</bind>
</comp>

<comp id="1221" class="1004" name="sext_ln191_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="32" slack="0"/>
<pin id="1223" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln191/28 "/>
</bind>
</comp>

<comp id="1226" class="1004" name="store_ln193_store_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="32" slack="0"/>
<pin id="1228" dir="0" index="1" bw="32" slack="15"/>
<pin id="1229" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln193/28 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="store_ln155_store_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="32" slack="4"/>
<pin id="1233" dir="0" index="1" bw="32" slack="15"/>
<pin id="1234" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln155/28 "/>
</bind>
</comp>

<comp id="1236" class="1004" name="icmp_ln47_fu_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="2" slack="0"/>
<pin id="1238" dir="0" index="1" bw="1" slack="0"/>
<pin id="1239" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47/29 "/>
</bind>
</comp>

<comp id="1242" class="1004" name="j_3_fu_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="2" slack="0"/>
<pin id="1244" dir="0" index="1" bw="1" slack="0"/>
<pin id="1245" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/29 "/>
</bind>
</comp>

<comp id="1248" class="1004" name="trunc_ln49_1_fu_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="2" slack="0"/>
<pin id="1250" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln49_1/29 "/>
</bind>
</comp>

<comp id="1252" class="1004" name="select_ln49_fu_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="1" slack="0"/>
<pin id="1254" dir="0" index="1" bw="32" slack="2"/>
<pin id="1255" dir="0" index="2" bw="32" slack="2"/>
<pin id="1256" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln49/29 "/>
</bind>
</comp>

<comp id="1258" class="1004" name="select_ln49_1_fu_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="1" slack="0"/>
<pin id="1260" dir="0" index="1" bw="32" slack="2"/>
<pin id="1261" dir="0" index="2" bw="32" slack="2"/>
<pin id="1262" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln49_1/29 "/>
</bind>
</comp>

<comp id="1264" class="1004" name="select_ln49_2_fu_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="1" slack="1"/>
<pin id="1266" dir="0" index="1" bw="32" slack="0"/>
<pin id="1267" dir="0" index="2" bw="32" slack="0"/>
<pin id="1268" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln49_2/29 "/>
</bind>
</comp>

<comp id="1271" class="1004" name="icmp_ln49_fu_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="32" slack="0"/>
<pin id="1273" dir="0" index="1" bw="32" slack="0"/>
<pin id="1274" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49/29 "/>
</bind>
</comp>

<comp id="1277" class="1004" name="ans_fu_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="1" slack="0"/>
<pin id="1279" dir="0" index="1" bw="32" slack="0"/>
<pin id="1280" dir="0" index="2" bw="32" slack="0"/>
<pin id="1281" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ans/29 "/>
</bind>
</comp>

<comp id="1288" class="1005" name="i_reg_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="3" slack="0"/>
<pin id="1290" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1293" class="1005" name="sub_ln111_reg_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="7" slack="1"/>
<pin id="1295" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln111 "/>
</bind>
</comp>

<comp id="1298" class="1005" name="out_1_reg_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="32" slack="7"/>
<pin id="1300" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="out_1 "/>
</bind>
</comp>

<comp id="1304" class="1005" name="out_count_1_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="32" slack="0"/>
<pin id="1306" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="out_count_1 "/>
</bind>
</comp>

<comp id="1314" class="1005" name="j_reg_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="3" slack="0"/>
<pin id="1316" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1322" class="1005" name="c_reg_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="5" slack="0"/>
<pin id="1324" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="1327" class="1005" name="shl_ln_reg_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="10" slack="1"/>
<pin id="1329" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="1335" class="1005" name="img_i_reg_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="7" slack="0"/>
<pin id="1337" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="img_i "/>
</bind>
</comp>

<comp id="1340" class="1005" name="imgtotal_addr_reg_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="10" slack="1"/>
<pin id="1342" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="imgtotal_addr "/>
</bind>
</comp>

<comp id="1348" class="1005" name="ker_i_reg_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="4" slack="0"/>
<pin id="1350" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="ker_i "/>
</bind>
</comp>

<comp id="1353" class="1005" name="zext_ln121_reg_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="64" slack="1"/>
<pin id="1355" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln121 "/>
</bind>
</comp>

<comp id="1358" class="1005" name="weitotal_addr_reg_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="8" slack="1"/>
<pin id="1360" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weitotal_addr "/>
</bind>
</comp>

<comp id="1366" class="1005" name="i_2_reg_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="2" slack="0"/>
<pin id="1368" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="1371" class="1005" name="add_ln127_reg_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="5" slack="0"/>
<pin id="1373" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln127 "/>
</bind>
</comp>

<comp id="1376" class="1005" name="sub_ln132_reg_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="5" slack="1"/>
<pin id="1378" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln132 "/>
</bind>
</comp>

<comp id="1381" class="1005" name="zext_ln127_reg_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="6" slack="1"/>
<pin id="1383" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln127 "/>
</bind>
</comp>

<comp id="1389" class="1005" name="j_1_reg_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="4" slack="0"/>
<pin id="1391" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="1394" class="1005" name="add_ln129_reg_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="5" slack="0"/>
<pin id="1396" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln129 "/>
</bind>
</comp>

<comp id="1399" class="1005" name="img_addr_2_reg_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="6" slack="1"/>
<pin id="1401" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="img_addr_2 "/>
</bind>
</comp>

<comp id="1404" class="1005" name="icmp_ln130_reg_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="1" slack="1"/>
<pin id="1406" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln130 "/>
</bind>
</comp>

<comp id="1408" class="1005" name="cal_conv_addr_1_reg_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="4" slack="1"/>
<pin id="1410" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cal_conv_addr_1 "/>
</bind>
</comp>

<comp id="1413" class="1005" name="conv_line_buffer_add_reg_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="4" slack="1"/>
<pin id="1415" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="conv_line_buffer_add "/>
</bind>
</comp>

<comp id="1421" class="1005" name="i_6_reg_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="2" slack="0"/>
<pin id="1423" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="1426" class="1005" name="add_ln144_reg_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="5" slack="0"/>
<pin id="1428" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln144 "/>
</bind>
</comp>

<comp id="1431" class="1005" name="img_addr_1_reg_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="6" slack="1"/>
<pin id="1433" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="img_addr_1 "/>
</bind>
</comp>

<comp id="1436" class="1005" name="icmp_ln173_reg_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="1" slack="7"/>
<pin id="1438" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln173 "/>
</bind>
</comp>

<comp id="1440" class="1005" name="trunc_ln148_reg_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="1" slack="8"/>
<pin id="1442" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="trunc_ln148 "/>
</bind>
</comp>

<comp id="1448" class="1005" name="i_7_reg_1448">
<pin_list>
<pin id="1449" dir="0" index="0" bw="3" slack="0"/>
<pin id="1450" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="1453" class="1005" name="sub_ln171_reg_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="7" slack="4"/>
<pin id="1455" dir="1" index="1" bw="7" slack="4"/>
</pin_list>
<bind>
<opset="sub_ln171 "/>
</bind>
</comp>

<comp id="1458" class="1005" name="icmp_ln175_reg_1458">
<pin_list>
<pin id="1459" dir="0" index="0" bw="1" slack="6"/>
<pin id="1460" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln175 "/>
</bind>
</comp>

<comp id="1462" class="1005" name="icmp_ln182_reg_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="1" slack="6"/>
<pin id="1464" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="icmp_ln182 "/>
</bind>
</comp>

<comp id="1467" class="1005" name="out_1_load_reg_1467">
<pin_list>
<pin id="1468" dir="0" index="0" bw="32" slack="1"/>
<pin id="1469" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_1_load "/>
</bind>
</comp>

<comp id="1472" class="1005" name="trunc_ln150_reg_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="1" slack="5"/>
<pin id="1474" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln150 "/>
</bind>
</comp>

<comp id="1480" class="1005" name="j_2_reg_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="3" slack="0"/>
<pin id="1482" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="1485" class="1005" name="icmp_ln153_reg_1485">
<pin_list>
<pin id="1486" dir="0" index="0" bw="1" slack="3"/>
<pin id="1487" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln153 "/>
</bind>
</comp>

<comp id="1489" class="1005" name="count_7_reg_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="32" slack="4"/>
<pin id="1491" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="count_7 "/>
</bind>
</comp>

<comp id="1497" class="1005" name="i1_reg_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="2" slack="0"/>
<pin id="1499" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i1 "/>
</bind>
</comp>

<comp id="1502" class="1005" name="icmp_ln163_reg_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="1" slack="1"/>
<pin id="1504" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln163 "/>
</bind>
</comp>

<comp id="1506" class="1005" name="out_2_reg_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="32" slack="1"/>
<pin id="1508" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_2 "/>
</bind>
</comp>

<comp id="1511" class="1005" name="count_8_reg_1511">
<pin_list>
<pin id="1512" dir="0" index="0" bw="32" slack="1"/>
<pin id="1513" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="count_8 "/>
</bind>
</comp>

<comp id="1516" class="1005" name="img_addr_4_reg_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="6" slack="1"/>
<pin id="1518" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="img_addr_4 "/>
</bind>
</comp>

<comp id="1521" class="1005" name="data_2_reg_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="32" slack="1"/>
<pin id="1523" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_2 "/>
</bind>
</comp>

<comp id="1526" class="1005" name="out_reg_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="32" slack="3"/>
<pin id="1528" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="out "/>
</bind>
</comp>

<comp id="1531" class="1005" name="img_addr_3_reg_1531">
<pin_list>
<pin id="1532" dir="0" index="0" bw="6" slack="1"/>
<pin id="1533" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="img_addr_3 "/>
</bind>
</comp>

<comp id="1536" class="1005" name="data_1_reg_1536">
<pin_list>
<pin id="1537" dir="0" index="0" bw="32" slack="1"/>
<pin id="1538" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_1 "/>
</bind>
</comp>

<comp id="1541" class="1005" name="count_reg_1541">
<pin_list>
<pin id="1542" dir="0" index="0" bw="32" slack="1"/>
<pin id="1543" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="count "/>
</bind>
</comp>

<comp id="1546" class="1005" name="conv_output_addr_1_reg_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="6" slack="1"/>
<pin id="1548" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv_output_addr_1 "/>
</bind>
</comp>

<comp id="1551" class="1005" name="conv_output_load_reg_1551">
<pin_list>
<pin id="1552" dir="0" index="0" bw="32" slack="1"/>
<pin id="1553" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_output_load "/>
</bind>
</comp>

<comp id="1556" class="1005" name="add_ln171_1_reg_1556">
<pin_list>
<pin id="1557" dir="0" index="0" bw="32" slack="1"/>
<pin id="1558" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln171_1 "/>
</bind>
</comp>

<comp id="1564" class="1005" name="and_ln182_reg_1564">
<pin_list>
<pin id="1565" dir="0" index="0" bw="1" slack="2"/>
<pin id="1566" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln182 "/>
</bind>
</comp>

<comp id="1568" class="1005" name="go_up_reg_1568">
<pin_list>
<pin id="1569" dir="0" index="0" bw="32" slack="1"/>
<pin id="1570" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="go_up "/>
</bind>
</comp>

<comp id="1576" class="1005" name="i_8_reg_1576">
<pin_list>
<pin id="1577" dir="0" index="0" bw="3" slack="0"/>
<pin id="1578" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_8 "/>
</bind>
</comp>

<comp id="1581" class="1005" name="pool_line_buffer_add_1_reg_1581">
<pin_list>
<pin id="1582" dir="0" index="0" bw="3" slack="1"/>
<pin id="1583" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="pool_line_buffer_add_1 "/>
</bind>
</comp>

<comp id="1586" class="1005" name="and_ln188_reg_1586">
<pin_list>
<pin id="1587" dir="0" index="0" bw="1" slack="1"/>
<pin id="1588" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln188 "/>
</bind>
</comp>

<comp id="1590" class="1005" name="cal_pool_0_0_load_reg_1590">
<pin_list>
<pin id="1591" dir="0" index="0" bw="32" slack="2"/>
<pin id="1592" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="cal_pool_0_0_load "/>
</bind>
</comp>

<comp id="1595" class="1005" name="cal_pool_0_1_load_1_reg_1595">
<pin_list>
<pin id="1596" dir="0" index="0" bw="32" slack="2"/>
<pin id="1597" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="cal_pool_0_1_load_1 "/>
</bind>
</comp>

<comp id="1600" class="1005" name="cal_pool_1_0_load_reg_1600">
<pin_list>
<pin id="1601" dir="0" index="0" bw="32" slack="2"/>
<pin id="1602" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="cal_pool_1_0_load "/>
</bind>
</comp>

<comp id="1605" class="1005" name="cal_pool_1_1_load_1_reg_1605">
<pin_list>
<pin id="1606" dir="0" index="0" bw="32" slack="2"/>
<pin id="1607" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="cal_pool_1_1_load_1 "/>
</bind>
</comp>

<comp id="1613" class="1005" name="i_9_reg_1613">
<pin_list>
<pin id="1614" dir="0" index="0" bw="2" slack="0"/>
<pin id="1615" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_9 "/>
</bind>
</comp>

<comp id="1618" class="1005" name="trunc_ln49_reg_1618">
<pin_list>
<pin id="1619" dir="0" index="0" bw="1" slack="1"/>
<pin id="1620" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln49 "/>
</bind>
</comp>

<comp id="1626" class="1005" name="j_3_reg_1626">
<pin_list>
<pin id="1627" dir="0" index="0" bw="2" slack="0"/>
<pin id="1628" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="1631" class="1005" name="ans_reg_1631">
<pin_list>
<pin id="1632" dir="0" index="0" bw="32" slack="0"/>
<pin id="1633" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ans "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="131"><net_src comp="28" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="28" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="46" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="46" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="149"><net_src comp="50" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="48" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="156"><net_src comp="144" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="162"><net_src comp="0" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="50" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="157" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="50" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="181"><net_src comp="164" pin="3"/><net_sink comp="176" pin=1"/></net>

<net id="182"><net_src comp="170" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="188"><net_src comp="2" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="50" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="195"><net_src comp="183" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="201"><net_src comp="6" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="50" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="190" pin="3"/><net_sink comp="203" pin=1"/></net>

<net id="209"><net_src comp="196" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="215"><net_src comp="50" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="216"><net_src comp="210" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="222"><net_src comp="8" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="50" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="229"><net_src comp="10" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="50" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="236"><net_src comp="176" pin="3"/><net_sink comp="231" pin=1"/></net>

<net id="242"><net_src comp="176" pin="3"/><net_sink comp="237" pin=1"/></net>

<net id="248"><net_src comp="50" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="249"><net_src comp="243" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="255"><net_src comp="8" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="50" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="250" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="263"><net_src comp="50" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="264"><net_src comp="258" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="270"><net_src comp="50" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="271"><net_src comp="265" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="277"><net_src comp="50" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="278"><net_src comp="272" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="284"><net_src comp="122" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="290"><net_src comp="12" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="50" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="285" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="298"><net_src comp="12" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="50" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="293" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="301"><net_src comp="126" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="307"><net_src comp="12" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="50" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="309"><net_src comp="279" pin="3"/><net_sink comp="279" pin=1"/></net>

<net id="310"><net_src comp="302" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="316"><net_src comp="4" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="50" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="323"><net_src comp="311" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="30" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="334"><net_src comp="324" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="338"><net_src comp="30" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="345"><net_src comp="335" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="349"><net_src comp="52" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="356"><net_src comp="346" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="350" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="361"><net_src comp="64" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="368"><net_src comp="358" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="369"><net_src comp="362" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="373"><net_src comp="72" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="380"><net_src comp="370" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="384"><net_src comp="80" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="391"><net_src comp="381" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="395"><net_src comp="52" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="402"><net_src comp="392" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="403"><net_src comp="396" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="407"><net_src comp="72" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="414"><net_src comp="404" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="424"><net_src comp="392" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="428"><net_src comp="80" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="435"><net_src comp="425" pin="1"/><net_sink comp="429" pin=2"/></net>

<net id="436"><net_src comp="429" pin="4"/><net_sink comp="425" pin=0"/></net>

<net id="440"><net_src comp="54" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="447"><net_src comp="437" pin="1"/><net_sink comp="441" pin=2"/></net>

<net id="451"><net_src comp="108" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="458"><net_src comp="448" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="452" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="463"><net_src comp="30" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="470"><net_src comp="460" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="474"><net_src comp="471" pin="1"/><net_sink comp="452" pin=2"/></net>

<net id="481"><net_src comp="448" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="482"><net_src comp="475" pin="4"/><net_sink comp="471" pin=0"/></net>

<net id="486"><net_src comp="30" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="493"><net_src comp="483" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="494"><net_src comp="487" pin="4"/><net_sink comp="483" pin=0"/></net>

<net id="504"><net_src comp="471" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="505"><net_src comp="498" pin="4"/><net_sink comp="495" pin=0"/></net>

<net id="515"><net_src comp="509" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="519"><net_src comp="80" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="526"><net_src comp="516" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="530"><net_src comp="527" pin="1"/><net_sink comp="509" pin=2"/></net>

<net id="537"><net_src comp="506" pin="1"/><net_sink comp="531" pin=2"/></net>

<net id="538"><net_src comp="531" pin="4"/><net_sink comp="527" pin=0"/></net>

<net id="542"><net_src comp="539" pin="1"/><net_sink comp="475" pin=2"/></net>

<net id="549"><net_src comp="543" pin="4"/><net_sink comp="539" pin=0"/></net>

<net id="559"><net_src comp="506" pin="1"/><net_sink comp="553" pin=2"/></net>

<net id="560"><net_src comp="553" pin="4"/><net_sink comp="550" pin=0"/></net>

<net id="564"><net_src comp="30" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="571"><net_src comp="561" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="572"><net_src comp="565" pin="4"/><net_sink comp="561" pin=0"/></net>

<net id="576"><net_src comp="80" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="583"><net_src comp="573" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="587"><net_src comp="48" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="594"><net_src comp="584" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="595"><net_src comp="588" pin="4"/><net_sink comp="318" pin=1"/></net>

<net id="596"><net_src comp="588" pin="4"/><net_sink comp="584" pin=0"/></net>

<net id="600"><net_src comp="80" pin="0"/><net_sink comp="597" pin=0"/></net>

<net id="607"><net_src comp="597" pin="1"/><net_sink comp="601" pin=2"/></net>

<net id="611"><net_src comp="608" pin="1"/><net_sink comp="588" pin=2"/></net>

<net id="618"><net_src comp="584" pin="1"/><net_sink comp="612" pin=2"/></net>

<net id="619"><net_src comp="612" pin="4"/><net_sink comp="608" pin=0"/></net>

<net id="626"><net_src comp="116" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="627"><net_src comp="176" pin="3"/><net_sink comp="620" pin=1"/></net>

<net id="628"><net_src comp="10" pin="0"/><net_sink comp="620" pin=2"/></net>

<net id="629"><net_src comp="8" pin="0"/><net_sink comp="620" pin=3"/></net>

<net id="635"><net_src comp="114" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="636"><net_src comp="8" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="637"><net_src comp="6" pin="0"/><net_sink comp="630" pin=2"/></net>

<net id="642"><net_src comp="20" pin="0"/><net_sink comp="638" pin=1"/></net>

<net id="646"><net_src comp="14" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="650"><net_src comp="16" pin="0"/><net_sink comp="647" pin=0"/></net>

<net id="654"><net_src comp="20" pin="0"/><net_sink comp="651" pin=0"/></net>

<net id="659"><net_src comp="328" pin="4"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="32" pin="0"/><net_sink comp="655" pin=1"/></net>

<net id="665"><net_src comp="328" pin="4"/><net_sink comp="661" pin=0"/></net>

<net id="666"><net_src comp="38" pin="0"/><net_sink comp="661" pin=1"/></net>

<net id="672"><net_src comp="40" pin="0"/><net_sink comp="667" pin=0"/></net>

<net id="673"><net_src comp="328" pin="4"/><net_sink comp="667" pin=1"/></net>

<net id="674"><net_src comp="30" pin="0"/><net_sink comp="667" pin=2"/></net>

<net id="678"><net_src comp="667" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="684"><net_src comp="42" pin="0"/><net_sink comp="679" pin=0"/></net>

<net id="685"><net_src comp="328" pin="4"/><net_sink comp="679" pin=1"/></net>

<net id="686"><net_src comp="44" pin="0"/><net_sink comp="679" pin=2"/></net>

<net id="690"><net_src comp="679" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="695"><net_src comp="675" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="696"><net_src comp="687" pin="1"/><net_sink comp="691" pin=1"/></net>

<net id="701"><net_src comp="48" pin="0"/><net_sink comp="697" pin=0"/></net>

<net id="706"><net_src comp="339" pin="4"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="32" pin="0"/><net_sink comp="702" pin=1"/></net>

<net id="712"><net_src comp="339" pin="4"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="38" pin="0"/><net_sink comp="708" pin=1"/></net>

<net id="717"><net_src comp="339" pin="4"/><net_sink comp="714" pin=0"/></net>

<net id="722"><net_src comp="714" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="726"><net_src comp="718" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="732"><net_src comp="350" pin="4"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="54" pin="0"/><net_sink comp="728" pin=1"/></net>

<net id="738"><net_src comp="350" pin="4"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="58" pin="0"/><net_sink comp="734" pin=1"/></net>

<net id="743"><net_src comp="350" pin="4"/><net_sink comp="740" pin=0"/></net>

<net id="749"><net_src comp="60" pin="0"/><net_sink comp="744" pin=0"/></net>

<net id="750"><net_src comp="740" pin="1"/><net_sink comp="744" pin=1"/></net>

<net id="751"><net_src comp="62" pin="0"/><net_sink comp="744" pin=2"/></net>

<net id="755"><net_src comp="362" pin="4"/><net_sink comp="752" pin=0"/></net>

<net id="760"><net_src comp="362" pin="4"/><net_sink comp="756" pin=0"/></net>

<net id="761"><net_src comp="66" pin="0"/><net_sink comp="756" pin=1"/></net>

<net id="766"><net_src comp="362" pin="4"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="70" pin="0"/><net_sink comp="762" pin=1"/></net>

<net id="772"><net_src comp="752" pin="1"/><net_sink comp="768" pin=1"/></net>

<net id="776"><net_src comp="768" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="781"><net_src comp="358" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="787"><net_src comp="374" pin="4"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="74" pin="0"/><net_sink comp="783" pin=1"/></net>

<net id="793"><net_src comp="374" pin="4"/><net_sink comp="789" pin=0"/></net>

<net id="794"><net_src comp="78" pin="0"/><net_sink comp="789" pin=1"/></net>

<net id="798"><net_src comp="374" pin="4"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="804"><net_src comp="385" pin="4"/><net_sink comp="800" pin=0"/></net>

<net id="805"><net_src comp="82" pin="0"/><net_sink comp="800" pin=1"/></net>

<net id="810"><net_src comp="385" pin="4"/><net_sink comp="806" pin=0"/></net>

<net id="811"><net_src comp="86" pin="0"/><net_sink comp="806" pin=1"/></net>

<net id="816"><net_src comp="396" pin="4"/><net_sink comp="812" pin=0"/></net>

<net id="817"><net_src comp="88" pin="0"/><net_sink comp="812" pin=1"/></net>

<net id="821"><net_src comp="385" pin="4"/><net_sink comp="818" pin=0"/></net>

<net id="827"><net_src comp="90" pin="0"/><net_sink comp="822" pin=0"/></net>

<net id="828"><net_src comp="385" pin="4"/><net_sink comp="822" pin=1"/></net>

<net id="829"><net_src comp="80" pin="0"/><net_sink comp="822" pin=2"/></net>

<net id="833"><net_src comp="822" pin="3"/><net_sink comp="830" pin=0"/></net>

<net id="838"><net_src comp="830" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="839"><net_src comp="818" pin="1"/><net_sink comp="834" pin=1"/></net>

<net id="845"><net_src comp="92" pin="0"/><net_sink comp="840" pin=0"/></net>

<net id="846"><net_src comp="385" pin="4"/><net_sink comp="840" pin=1"/></net>

<net id="847"><net_src comp="30" pin="0"/><net_sink comp="840" pin=2"/></net>

<net id="851"><net_src comp="840" pin="3"/><net_sink comp="848" pin=0"/></net>

<net id="856"><net_src comp="408" pin="4"/><net_sink comp="852" pin=0"/></net>

<net id="857"><net_src comp="94" pin="0"/><net_sink comp="852" pin=1"/></net>

<net id="862"><net_src comp="408" pin="4"/><net_sink comp="858" pin=0"/></net>

<net id="863"><net_src comp="78" pin="0"/><net_sink comp="858" pin=1"/></net>

<net id="868"><net_src comp="418" pin="4"/><net_sink comp="864" pin=0"/></net>

<net id="869"><net_src comp="58" pin="0"/><net_sink comp="864" pin=1"/></net>

<net id="873"><net_src comp="418" pin="4"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="879"><net_src comp="408" pin="4"/><net_sink comp="875" pin=0"/></net>

<net id="880"><net_src comp="98" pin="0"/><net_sink comp="875" pin=1"/></net>

<net id="884"><net_src comp="408" pin="4"/><net_sink comp="881" pin=0"/></net>

<net id="888"><net_src comp="408" pin="4"/><net_sink comp="885" pin=0"/></net>

<net id="893"><net_src comp="885" pin="1"/><net_sink comp="889" pin=1"/></net>

<net id="897"><net_src comp="889" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="903"><net_src comp="881" pin="1"/><net_sink comp="899" pin=1"/></net>

<net id="907"><net_src comp="899" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="913"><net_src comp="429" pin="4"/><net_sink comp="909" pin=0"/></net>

<net id="914"><net_src comp="100" pin="0"/><net_sink comp="909" pin=1"/></net>

<net id="919"><net_src comp="429" pin="4"/><net_sink comp="915" pin=0"/></net>

<net id="920"><net_src comp="86" pin="0"/><net_sink comp="915" pin=1"/></net>

<net id="925"><net_src comp="441" pin="4"/><net_sink comp="921" pin=0"/></net>

<net id="926"><net_src comp="58" pin="0"/><net_sink comp="921" pin=1"/></net>

<net id="930"><net_src comp="441" pin="4"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="936"><net_src comp="346" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="937"><net_src comp="104" pin="0"/><net_sink comp="932" pin=1"/></net>

<net id="941"><net_src comp="425" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="946"><net_src comp="938" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="947"><net_src comp="106" pin="0"/><net_sink comp="942" pin=1"/></net>

<net id="951"><net_src comp="942" pin="2"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="956"><net_src comp="464" pin="4"/><net_sink comp="953" pin=0"/></net>

<net id="961"><net_src comp="464" pin="4"/><net_sink comp="957" pin=0"/></net>

<net id="962"><net_src comp="32" pin="0"/><net_sink comp="957" pin=1"/></net>

<net id="967"><net_src comp="38" pin="0"/><net_sink comp="963" pin=0"/></net>

<net id="968"><net_src comp="464" pin="4"/><net_sink comp="963" pin=1"/></net>

<net id="974"><net_src comp="40" pin="0"/><net_sink comp="969" pin=0"/></net>

<net id="975"><net_src comp="464" pin="4"/><net_sink comp="969" pin=1"/></net>

<net id="976"><net_src comp="30" pin="0"/><net_sink comp="969" pin=2"/></net>

<net id="980"><net_src comp="969" pin="3"/><net_sink comp="977" pin=0"/></net>

<net id="986"><net_src comp="42" pin="0"/><net_sink comp="981" pin=0"/></net>

<net id="987"><net_src comp="464" pin="4"/><net_sink comp="981" pin=1"/></net>

<net id="988"><net_src comp="44" pin="0"/><net_sink comp="981" pin=2"/></net>

<net id="992"><net_src comp="981" pin="3"/><net_sink comp="989" pin=0"/></net>

<net id="997"><net_src comp="977" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="998"><net_src comp="989" pin="1"/><net_sink comp="993" pin=1"/></net>

<net id="1003"><net_src comp="464" pin="4"/><net_sink comp="999" pin=0"/></net>

<net id="1004"><net_src comp="30" pin="0"/><net_sink comp="999" pin=1"/></net>

<net id="1009"><net_src comp="464" pin="4"/><net_sink comp="1005" pin=0"/></net>

<net id="1010"><net_src comp="38" pin="0"/><net_sink comp="1005" pin=1"/></net>

<net id="1017"><net_src comp="487" pin="4"/><net_sink comp="1014" pin=0"/></net>

<net id="1022"><net_src comp="487" pin="4"/><net_sink comp="1018" pin=0"/></net>

<net id="1023"><net_src comp="32" pin="0"/><net_sink comp="1018" pin=1"/></net>

<net id="1028"><net_src comp="38" pin="0"/><net_sink comp="1024" pin=0"/></net>

<net id="1029"><net_src comp="487" pin="4"/><net_sink comp="1024" pin=1"/></net>

<net id="1034"><net_src comp="487" pin="4"/><net_sink comp="1030" pin=0"/></net>

<net id="1035"><net_src comp="110" pin="0"/><net_sink comp="1030" pin=1"/></net>

<net id="1040"><net_src comp="475" pin="4"/><net_sink comp="1036" pin=0"/></net>

<net id="1041"><net_src comp="112" pin="0"/><net_sink comp="1036" pin=1"/></net>

<net id="1046"><net_src comp="520" pin="4"/><net_sink comp="1042" pin=0"/></net>

<net id="1047"><net_src comp="100" pin="0"/><net_sink comp="1042" pin=1"/></net>

<net id="1052"><net_src comp="520" pin="4"/><net_sink comp="1048" pin=0"/></net>

<net id="1053"><net_src comp="86" pin="0"/><net_sink comp="1048" pin=1"/></net>

<net id="1058"><net_src comp="520" pin="4"/><net_sink comp="1054" pin=0"/></net>

<net id="1059"><net_src comp="80" pin="0"/><net_sink comp="1054" pin=1"/></net>

<net id="1064"><net_src comp="495" pin="1"/><net_sink comp="1060" pin=0"/></net>

<net id="1065"><net_src comp="46" pin="0"/><net_sink comp="1060" pin=1"/></net>

<net id="1069"><net_src comp="495" pin="1"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="1074"><net_src comp="471" pin="1"/><net_sink comp="1071" pin=0"/></net>

<net id="1075"><net_src comp="1071" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="1080"><net_src comp="471" pin="1"/><net_sink comp="1076" pin=0"/></net>

<net id="1081"><net_src comp="46" pin="0"/><net_sink comp="1076" pin=1"/></net>

<net id="1085"><net_src comp="483" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="1090"><net_src comp="1082" pin="1"/><net_sink comp="1086" pin=1"/></net>

<net id="1094"><net_src comp="1086" pin="2"/><net_sink comp="1091" pin=0"/></net>

<net id="1095"><net_src comp="1091" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="1099"><net_src comp="483" pin="1"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="1105"><net_src comp="550" pin="1"/><net_sink comp="1101" pin=0"/></net>

<net id="1106"><net_src comp="1101" pin="2"/><net_sink comp="150" pin=1"/></net>

<net id="1107"><net_src comp="1101" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="1108"><net_src comp="1101" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="1115"><net_src comp="118" pin="0"/><net_sink comp="1109" pin=0"/></net>

<net id="1116"><net_src comp="483" pin="1"/><net_sink comp="1109" pin=1"/></net>

<net id="1117"><net_src comp="46" pin="0"/><net_sink comp="1109" pin=2"/></net>

<net id="1118"><net_src comp="120" pin="0"/><net_sink comp="1109" pin=3"/></net>

<net id="1123"><net_src comp="1109" pin="4"/><net_sink comp="1119" pin=0"/></net>

<net id="1124"><net_src comp="80" pin="0"/><net_sink comp="1119" pin=1"/></net>

<net id="1129"><net_src comp="1119" pin="2"/><net_sink comp="1125" pin=1"/></net>

<net id="1134"><net_src comp="1101" pin="2"/><net_sink comp="1130" pin=0"/></net>

<net id="1135"><net_src comp="14" pin="0"/><net_sink comp="1130" pin=1"/></net>

<net id="1140"><net_src comp="1101" pin="2"/><net_sink comp="1136" pin=0"/></net>

<net id="1141"><net_src comp="18" pin="0"/><net_sink comp="1136" pin=1"/></net>

<net id="1146"><net_src comp="1101" pin="2"/><net_sink comp="1142" pin=0"/></net>

<net id="1147"><net_src comp="16" pin="0"/><net_sink comp="1142" pin=1"/></net>

<net id="1152"><net_src comp="647" pin="1"/><net_sink comp="1148" pin=0"/></net>

<net id="1153"><net_src comp="18" pin="0"/><net_sink comp="1148" pin=1"/></net>

<net id="1158"><net_src comp="279" pin="3"/><net_sink comp="1154" pin=0"/></net>

<net id="1159"><net_src comp="16" pin="0"/><net_sink comp="1154" pin=1"/></net>

<net id="1164"><net_src comp="651" pin="1"/><net_sink comp="1160" pin=0"/></net>

<net id="1165"><net_src comp="14" pin="0"/><net_sink comp="1160" pin=1"/></net>

<net id="1170"><net_src comp="565" pin="4"/><net_sink comp="1166" pin=0"/></net>

<net id="1171"><net_src comp="110" pin="0"/><net_sink comp="1166" pin=1"/></net>

<net id="1176"><net_src comp="565" pin="4"/><net_sink comp="1172" pin=0"/></net>

<net id="1177"><net_src comp="38" pin="0"/><net_sink comp="1172" pin=1"/></net>

<net id="1181"><net_src comp="1172" pin="2"/><net_sink comp="1178" pin=0"/></net>

<net id="1182"><net_src comp="1178" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="1190"><net_src comp="18" pin="0"/><net_sink comp="1187" pin=0"/></net>

<net id="1194"><net_src comp="561" pin="1"/><net_sink comp="1191" pin=0"/></net>

<net id="1195"><net_src comp="1191" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="1200"><net_src comp="577" pin="4"/><net_sink comp="1196" pin=0"/></net>

<net id="1201"><net_src comp="100" pin="0"/><net_sink comp="1196" pin=1"/></net>

<net id="1206"><net_src comp="577" pin="4"/><net_sink comp="1202" pin=0"/></net>

<net id="1207"><net_src comp="86" pin="0"/><net_sink comp="1202" pin=1"/></net>

<net id="1211"><net_src comp="577" pin="4"/><net_sink comp="1208" pin=0"/></net>

<net id="1219"><net_src comp="1212" pin="1"/><net_sink comp="1215" pin=0"/></net>

<net id="1220"><net_src comp="46" pin="0"/><net_sink comp="1215" pin=1"/></net>

<net id="1224"><net_src comp="1212" pin="1"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="1230"><net_src comp="1215" pin="2"/><net_sink comp="1226" pin=0"/></net>

<net id="1235"><net_src comp="550" pin="1"/><net_sink comp="1231" pin=0"/></net>

<net id="1240"><net_src comp="601" pin="4"/><net_sink comp="1236" pin=0"/></net>

<net id="1241"><net_src comp="100" pin="0"/><net_sink comp="1236" pin=1"/></net>

<net id="1246"><net_src comp="601" pin="4"/><net_sink comp="1242" pin=0"/></net>

<net id="1247"><net_src comp="86" pin="0"/><net_sink comp="1242" pin=1"/></net>

<net id="1251"><net_src comp="601" pin="4"/><net_sink comp="1248" pin=0"/></net>

<net id="1257"><net_src comp="1248" pin="1"/><net_sink comp="1252" pin=0"/></net>

<net id="1263"><net_src comp="1248" pin="1"/><net_sink comp="1258" pin=0"/></net>

<net id="1269"><net_src comp="1252" pin="3"/><net_sink comp="1264" pin=1"/></net>

<net id="1270"><net_src comp="1258" pin="3"/><net_sink comp="1264" pin=2"/></net>

<net id="1275"><net_src comp="612" pin="4"/><net_sink comp="1271" pin=0"/></net>

<net id="1276"><net_src comp="1264" pin="3"/><net_sink comp="1271" pin=1"/></net>

<net id="1282"><net_src comp="1271" pin="2"/><net_sink comp="1277" pin=0"/></net>

<net id="1283"><net_src comp="612" pin="4"/><net_sink comp="1277" pin=1"/></net>

<net id="1284"><net_src comp="1264" pin="3"/><net_sink comp="1277" pin=2"/></net>

<net id="1291"><net_src comp="661" pin="2"/><net_sink comp="1288" pin=0"/></net>

<net id="1292"><net_src comp="1288" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="1296"><net_src comp="691" pin="2"/><net_sink comp="1293" pin=0"/></net>

<net id="1297"><net_src comp="1293" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="1301"><net_src comp="136" pin="1"/><net_sink comp="1298" pin=0"/></net>

<net id="1302"><net_src comp="1298" pin="1"/><net_sink comp="1011" pin=0"/></net>

<net id="1303"><net_src comp="1298" pin="1"/><net_sink comp="1231" pin=1"/></net>

<net id="1307"><net_src comp="140" pin="1"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="697" pin=1"/></net>

<net id="1309"><net_src comp="1304" pin="1"/><net_sink comp="1212" pin=0"/></net>

<net id="1310"><net_src comp="1304" pin="1"/><net_sink comp="1226" pin=1"/></net>

<net id="1317"><net_src comp="708" pin="2"/><net_sink comp="1314" pin=0"/></net>

<net id="1318"><net_src comp="1314" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="1325"><net_src comp="734" pin="2"/><net_sink comp="1322" pin=0"/></net>

<net id="1326"><net_src comp="1322" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="1330"><net_src comp="744" pin="3"/><net_sink comp="1327" pin=0"/></net>

<net id="1331"><net_src comp="1327" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="1338"><net_src comp="762" pin="2"/><net_sink comp="1335" pin=0"/></net>

<net id="1339"><net_src comp="1335" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="1343"><net_src comp="157" pin="3"/><net_sink comp="1340" pin=0"/></net>

<net id="1344"><net_src comp="1340" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="1351"><net_src comp="789" pin="2"/><net_sink comp="1348" pin=0"/></net>

<net id="1352"><net_src comp="1348" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="1356"><net_src comp="795" pin="1"/><net_sink comp="1353" pin=0"/></net>

<net id="1357"><net_src comp="1353" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="1361"><net_src comp="183" pin="3"/><net_sink comp="1358" pin=0"/></net>

<net id="1362"><net_src comp="1358" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="1369"><net_src comp="806" pin="2"/><net_sink comp="1366" pin=0"/></net>

<net id="1370"><net_src comp="1366" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="1374"><net_src comp="812" pin="2"/><net_sink comp="1371" pin=0"/></net>

<net id="1375"><net_src comp="1371" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="1379"><net_src comp="834" pin="2"/><net_sink comp="1376" pin=0"/></net>

<net id="1380"><net_src comp="1376" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="1384"><net_src comp="848" pin="1"/><net_sink comp="1381" pin=0"/></net>

<net id="1385"><net_src comp="1381" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="1392"><net_src comp="858" pin="2"/><net_sink comp="1389" pin=0"/></net>

<net id="1393"><net_src comp="1389" pin="1"/><net_sink comp="408" pin=2"/></net>

<net id="1397"><net_src comp="864" pin="2"/><net_sink comp="1394" pin=0"/></net>

<net id="1398"><net_src comp="1394" pin="1"/><net_sink comp="418" pin=2"/></net>

<net id="1402"><net_src comp="210" pin="3"/><net_sink comp="1399" pin=0"/></net>

<net id="1403"><net_src comp="1399" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="1407"><net_src comp="875" pin="2"/><net_sink comp="1404" pin=0"/></net>

<net id="1411"><net_src comp="217" pin="3"/><net_sink comp="1408" pin=0"/></net>

<net id="1412"><net_src comp="1408" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="1416"><net_src comp="224" pin="3"/><net_sink comp="1413" pin=0"/></net>

<net id="1417"><net_src comp="1413" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="1424"><net_src comp="915" pin="2"/><net_sink comp="1421" pin=0"/></net>

<net id="1425"><net_src comp="1421" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="1429"><net_src comp="921" pin="2"/><net_sink comp="1426" pin=0"/></net>

<net id="1430"><net_src comp="1426" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="1434"><net_src comp="243" pin="3"/><net_sink comp="1431" pin=0"/></net>

<net id="1435"><net_src comp="1431" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="1439"><net_src comp="932" pin="2"/><net_sink comp="1436" pin=0"/></net>

<net id="1443"><net_src comp="953" pin="1"/><net_sink comp="1440" pin=0"/></net>

<net id="1444"><net_src comp="1440" pin="1"/><net_sink comp="1183" pin=0"/></net>

<net id="1451"><net_src comp="963" pin="2"/><net_sink comp="1448" pin=0"/></net>

<net id="1452"><net_src comp="1448" pin="1"/><net_sink comp="464" pin=2"/></net>

<net id="1456"><net_src comp="993" pin="2"/><net_sink comp="1453" pin=0"/></net>

<net id="1457"><net_src comp="1453" pin="1"/><net_sink comp="1086" pin=0"/></net>

<net id="1461"><net_src comp="999" pin="2"/><net_sink comp="1458" pin=0"/></net>

<net id="1465"><net_src comp="1005" pin="2"/><net_sink comp="1462" pin=0"/></net>

<net id="1466"><net_src comp="1462" pin="1"/><net_sink comp="1125" pin=0"/></net>

<net id="1470"><net_src comp="1011" pin="1"/><net_sink comp="1467" pin=0"/></net>

<net id="1471"><net_src comp="1467" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="1475"><net_src comp="1014" pin="1"/><net_sink comp="1472" pin=0"/></net>

<net id="1476"><net_src comp="1472" pin="1"/><net_sink comp="1183" pin=1"/></net>

<net id="1483"><net_src comp="1024" pin="2"/><net_sink comp="1480" pin=0"/></net>

<net id="1484"><net_src comp="1480" pin="1"/><net_sink comp="487" pin=2"/></net>

<net id="1488"><net_src comp="1030" pin="2"/><net_sink comp="1485" pin=0"/></net>

<net id="1492"><net_src comp="1036" pin="2"/><net_sink comp="1489" pin=0"/></net>

<net id="1493"><net_src comp="1489" pin="1"/><net_sink comp="543" pin=2"/></net>

<net id="1500"><net_src comp="1048" pin="2"/><net_sink comp="1497" pin=0"/></net>

<net id="1501"><net_src comp="1497" pin="1"/><net_sink comp="520" pin=2"/></net>

<net id="1505"><net_src comp="1054" pin="2"/><net_sink comp="1502" pin=0"/></net>

<net id="1509"><net_src comp="630" pin="3"/><net_sink comp="1506" pin=0"/></net>

<net id="1510"><net_src comp="1506" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="1514"><net_src comp="1060" pin="2"/><net_sink comp="1511" pin=0"/></net>

<net id="1515"><net_src comp="1511" pin="1"/><net_sink comp="498" pin=2"/></net>

<net id="1519"><net_src comp="258" pin="3"/><net_sink comp="1516" pin=0"/></net>

<net id="1520"><net_src comp="1516" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="1524"><net_src comp="176" pin="3"/><net_sink comp="1521" pin=0"/></net>

<net id="1525"><net_src comp="1521" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="1529"><net_src comp="630" pin="3"/><net_sink comp="1526" pin=0"/></net>

<net id="1530"><net_src comp="1526" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="1534"><net_src comp="265" pin="3"/><net_sink comp="1531" pin=0"/></net>

<net id="1535"><net_src comp="1531" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="1539"><net_src comp="176" pin="3"/><net_sink comp="1536" pin=0"/></net>

<net id="1540"><net_src comp="1536" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="1544"><net_src comp="1076" pin="2"/><net_sink comp="1541" pin=0"/></net>

<net id="1545"><net_src comp="1541" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="1549"><net_src comp="272" pin="3"/><net_sink comp="1546" pin=0"/></net>

<net id="1550"><net_src comp="1546" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="1554"><net_src comp="150" pin="3"/><net_sink comp="1551" pin=0"/></net>

<net id="1555"><net_src comp="1551" pin="1"/><net_sink comp="1101" pin=1"/></net>

<net id="1559"><net_src comp="1101" pin="2"/><net_sink comp="1556" pin=0"/></net>

<net id="1560"><net_src comp="1556" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="1567"><net_src comp="1125" pin="2"/><net_sink comp="1564" pin=0"/></net>

<net id="1571"><net_src comp="643" pin="1"/><net_sink comp="1568" pin=0"/></net>

<net id="1572"><net_src comp="1568" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="1579"><net_src comp="1172" pin="2"/><net_sink comp="1576" pin=0"/></net>

<net id="1580"><net_src comp="1576" pin="1"/><net_sink comp="565" pin=2"/></net>

<net id="1584"><net_src comp="293" pin="3"/><net_sink comp="1581" pin=0"/></net>

<net id="1585"><net_src comp="1581" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="1589"><net_src comp="1183" pin="2"/><net_sink comp="1586" pin=0"/></net>

<net id="1593"><net_src comp="1187" pin="1"/><net_sink comp="1590" pin=0"/></net>

<net id="1594"><net_src comp="1590" pin="1"/><net_sink comp="1258" pin=2"/></net>

<net id="1598"><net_src comp="647" pin="1"/><net_sink comp="1595" pin=0"/></net>

<net id="1599"><net_src comp="1595" pin="1"/><net_sink comp="1258" pin=1"/></net>

<net id="1603"><net_src comp="643" pin="1"/><net_sink comp="1600" pin=0"/></net>

<net id="1604"><net_src comp="1600" pin="1"/><net_sink comp="1252" pin=2"/></net>

<net id="1608"><net_src comp="651" pin="1"/><net_sink comp="1605" pin=0"/></net>

<net id="1609"><net_src comp="1605" pin="1"/><net_sink comp="1252" pin=1"/></net>

<net id="1616"><net_src comp="1202" pin="2"/><net_sink comp="1613" pin=0"/></net>

<net id="1617"><net_src comp="1613" pin="1"/><net_sink comp="577" pin=2"/></net>

<net id="1621"><net_src comp="1208" pin="1"/><net_sink comp="1618" pin=0"/></net>

<net id="1622"><net_src comp="1618" pin="1"/><net_sink comp="1264" pin=0"/></net>

<net id="1629"><net_src comp="1242" pin="2"/><net_sink comp="1626" pin=0"/></net>

<net id="1630"><net_src comp="1626" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="1634"><net_src comp="1277" pin="3"/><net_sink comp="1631" pin=0"/></net>

<net id="1635"><net_src comp="1631" pin="1"/><net_sink comp="612" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outtotal | {28 }
	Port: kernel | {8 }
	Port: cal_conv | {11 13 18 19 21 22 }
	Port: conv_line_buffer | {11 18 19 21 22 }
	Port: pool_line_buffer | {24 26 27 }
	Port: cal_pool_1_0 | {24 25 }
	Port: cal_pool_0_1 | {24 25 }
	Port: cal_pool_0_0 | {24 25 }
	Port: cal_pool_1_1 | {24 25 }
 - Input state : 
	Port: single_conv_test : imgtotal | {5 6 }
	Port: single_conv_test : weitotal | {7 8 }
	Port: single_conv_test : kernel | {15 16 17 20 }
	Port: single_conv_test : cal_conv | {15 16 17 18 19 20 21 22 }
	Port: single_conv_test : conv_line_buffer | {18 19 21 22 }
	Port: single_conv_test : pool_line_buffer | {24 25 26 27 }
	Port: single_conv_test : cal_pool_1_0 | {25 26 }
	Port: single_conv_test : cal_pool_0_1 | {25 26 }
	Port: single_conv_test : cal_pool_0_0 | {26 }
	Port: single_conv_test : cal_pool_1_1 | {25 26 }
  - Chain level:
	State 1
	State 2
		icmp_ln109 : 1
		i : 1
		br_ln109 : 2
		tmp : 1
		zext_ln111 : 2
		tmp_1 : 1
		zext_ln111_1 : 2
		sub_ln111 : 3
		store_ln113 : 1
	State 3
		icmp_ln110 : 1
		j : 1
		br_ln110 : 2
		zext_ln111_2 : 1
		add_ln111 : 2
		sext_ln111 : 3
		conv_output_addr : 4
		store_ln111 : 5
	State 4
		icmp_ln113 : 1
		c : 1
		br_ln113 : 2
		trunc_ln118 : 1
		shl_ln : 2
	State 5
		zext_ln117 : 1
		icmp_ln117 : 1
		img_i : 1
		br_ln117 : 2
		add_ln118 : 2
		zext_ln118 : 3
		imgtotal_addr : 4
		imgtotal_load : 5
	State 6
		img_addr : 1
		store_ln118 : 2
	State 7
		icmp_ln120 : 1
		ker_i : 1
		br_ln120 : 2
		zext_ln121 : 1
		weitotal_addr : 2
		weitotal_load : 3
	State 8
		store_ln121 : 1
	State 9
		icmp_ln125 : 1
		i_2 : 1
		br_ln125 : 2
		add_ln127 : 1
		zext_ln132 : 1
		tmp_3 : 1
		zext_ln132_1 : 2
		sub_ln132 : 3
		tmp_4 : 1
		zext_ln127 : 2
	State 10
		icmp_ln127 : 1
		j_1 : 1
		br_ln127 : 2
		add_ln129 : 1
		zext_ln129 : 1
		img_addr_2 : 2
		data : 3
		icmp_ln130 : 1
		zext_ln132_2 : 1
		zext_ln132_3 : 1
		add_ln132 : 2
		sext_ln132 : 3
		cal_conv_addr_1 : 4
		add_ln133 : 2
		zext_ln133 : 3
		conv_line_buffer_add : 4
	State 11
		store_ln132 : 1
		store_ln133 : 1
	State 12
		icmp_ln143 : 1
		i_6 : 1
		br_ln143 : 2
		add_ln144 : 1
		zext_ln144 : 1
		img_addr_1 : 2
		img_load : 3
	State 13
		add_ln144_1 : 1
		zext_ln144_2 : 2
		cal_conv_addr : 3
		store_ln144 : 4
	State 14
		trunc_ln148 : 1
		icmp_ln148 : 1
		i_7 : 1
		br_ln148 : 2
		tmp_5 : 1
		zext_ln171 : 2
		tmp_6 : 1
		zext_ln171_2 : 2
		sub_ln171 : 3
		icmp_ln175 : 1
		icmp_ln182 : 1
	State 15
		trunc_ln150 : 1
		icmp_ln150 : 1
		j_2 : 1
		br_ln150 : 2
		icmp_ln153 : 1
		br_ln153 : 2
		count_7 : 1
	State 16
		icmp_ln161 : 1
		i1 : 1
		br_ln161 : 2
		icmp_ln163 : 1
		br_ln163 : 2
	State 17
		img_addr_4 : 1
		data_2 : 2
	State 18
		call_ln167 : 1
	State 19
	State 20
		img_addr_3 : 1
		data_1 : 2
	State 21
		call_ln157 : 1
	State 22
		add_ln171 : 1
		sext_ln171 : 2
		conv_output_addr_1 : 3
		conv_output_load : 4
	State 23
	State 24
		store_ln171 : 1
		icmp_ln177 : 1
		and_ln182 : 2
		br_ln182 : 2
		store_ln183 : 1
		store_ln183 : 1
		br_ln177 : 2
		store_ln178 : 1
		store_ln178 : 1
		pool_line_buffer_add : 1
		store_ln179 : 2
	State 25
		store_ln94 : 1
		store_ln95 : 1
		store_ln96 : 1
	State 26
		icmp_ln99 : 1
		i_8 : 1
		br_ln99 : 2
		zext_ln100 : 2
		pool_line_buffer_add_1 : 3
		pool_line_buffer_loa_1 : 4
	State 27
		pool_line_buffer_add_2 : 1
		store_ln100 : 2
	State 28
		icmp_ln45 : 1
		i_9 : 1
		br_ln45 : 2
		trunc_ln49 : 1
		out_count : 1
		sext_ln191 : 1
		outtotal_addr : 2
		store_ln191 : 3
		store_ln193 : 2
	State 29
		icmp_ln47 : 1
		j_3 : 1
		br_ln47 : 2
		trunc_ln49_1 : 1
		select_ln49 : 2
		select_ln49_1 : 2
		select_ln49_2 : 3
		icmp_ln49 : 4
		ans : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|---------|
|   call   | grp_conv_line_buffer_shi_fu_620 |    0    |  8.5885 |   221   |   318   |
|          | grp_single_conv_calculat_fu_630 |    3    |  3.328  |   149   |   142   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |             i_fu_661            |    0    |    0    |    0    |    12   |
|          |             j_fu_708            |    0    |    0    |    0    |    12   |
|          |         add_ln111_fu_718        |    0    |    0    |    0    |    15   |
|          |             c_fu_734            |    0    |    0    |    0    |    15   |
|          |           img_i_fu_762          |    0    |    0    |    0    |    15   |
|          |         add_ln118_fu_768        |    0    |    0    |    0    |    17   |
|          |           ker_i_fu_789          |    0    |    0    |    0    |    13   |
|          |            i_2_fu_806           |    0    |    0    |    0    |    10   |
|          |         add_ln127_fu_812        |    0    |    0    |    0    |    15   |
|          |            j_1_fu_858           |    0    |    0    |    0    |    13   |
|          |         add_ln129_fu_864        |    0    |    0    |    0    |    15   |
|          |         add_ln132_fu_889        |    0    |    0    |    0    |    15   |
|          |         add_ln133_fu_899        |    0    |    0    |    0    |    15   |
|    add   |            i_6_fu_915           |    0    |    0    |    0    |    10   |
|          |         add_ln144_fu_921        |    0    |    0    |    0    |    15   |
|          |        add_ln144_1_fu_942       |    0    |    0    |    0    |    13   |
|          |            i_7_fu_963           |    0    |    0    |    0    |    12   |
|          |           j_2_fu_1024           |    0    |    0    |    0    |    12   |
|          |         count_7_fu_1036         |    0    |    0    |    0    |    39   |
|          |            i1_fu_1048           |    0    |    0    |    0    |    10   |
|          |         count_8_fu_1060         |    0    |    0    |    0    |    39   |
|          |          count_fu_1076          |    0    |    0    |    0    |    39   |
|          |        add_ln171_fu_1086        |    0    |    0    |    0    |    15   |
|          |       add_ln171_1_fu_1101       |    0    |    0    |    0    |    39   |
|          |           i_8_fu_1172           |    0    |    0    |    0    |    12   |
|          |           i_9_fu_1202           |    0    |    0    |    0    |    10   |
|          |        out_count_fu_1215        |    0    |    0    |    0    |    39   |
|          |           j_3_fu_1242           |    0    |    0    |    0    |    10   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |        icmp_ln109_fu_655        |    0    |    0    |    0    |    9    |
|          |        icmp_ln110_fu_702        |    0    |    0    |    0    |    9    |
|          |        icmp_ln113_fu_728        |    0    |    0    |    0    |    11   |
|          |        icmp_ln117_fu_756        |    0    |    0    |    0    |    11   |
|          |        icmp_ln120_fu_783        |    0    |    0    |    0    |    9    |
|          |        icmp_ln125_fu_800        |    0    |    0    |    0    |    8    |
|          |        icmp_ln127_fu_852        |    0    |    0    |    0    |    9    |
|          |        icmp_ln130_fu_875        |    0    |    0    |    0    |    9    |
|          |        icmp_ln143_fu_909        |    0    |    0    |    0    |    8    |
|          |        icmp_ln173_fu_932        |    0    |    0    |    0    |    11   |
|   icmp   |        icmp_ln148_fu_957        |    0    |    0    |    0    |    9    |
|          |        icmp_ln175_fu_999        |    0    |    0    |    0    |    9    |
|          |        icmp_ln182_fu_1005       |    0    |    0    |    0    |    9    |
|          |        icmp_ln150_fu_1018       |    0    |    0    |    0    |    9    |
|          |        icmp_ln153_fu_1030       |    0    |    0    |    0    |    9    |
|          |        icmp_ln161_fu_1042       |    0    |    0    |    0    |    8    |
|          |        icmp_ln163_fu_1054       |    0    |    0    |    0    |    8    |
|          |        icmp_ln177_fu_1119       |    0    |    0    |    0    |    8    |
|          |        icmp_ln99_fu_1166        |    0    |    0    |    0    |    9    |
|          |        icmp_ln45_fu_1196        |    0    |    0    |    0    |    8    |
|          |        icmp_ln47_fu_1236        |    0    |    0    |    0    |    8    |
|          |        icmp_ln49_fu_1271        |    0    |    0    |    0    |    18   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |       select_ln49_fu_1252       |    0    |    0    |    0    |    32   |
|  select  |      select_ln49_1_fu_1258      |    0    |    0    |    0    |    32   |
|          |      select_ln49_2_fu_1264      |    0    |    0    |    0    |    32   |
|          |           ans_fu_1277           |    0    |    0    |    0    |    32   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |         sub_ln111_fu_691        |    0    |    0    |    0    |    15   |
|    sub   |         sub_ln132_fu_834        |    0    |    0    |    0    |    13   |
|          |         sub_ln171_fu_993        |    0    |    0    |    0    |    15   |
|----------|---------------------------------|---------|---------|---------|---------|
|    and   |        and_ln182_fu_1125        |    0    |    0    |    0    |    2    |
|          |        and_ln188_fu_1183        |    0    |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |            tmp_fu_667           |    0    |    0    |    0    |    0    |
|          |           tmp_1_fu_679          |    0    |    0    |    0    |    0    |
|          |          shl_ln_fu_744          |    0    |    0    |    0    |    0    |
|bitconcatenate|           tmp_3_fu_822          |    0    |    0    |    0    |    0    |
|          |           tmp_4_fu_840          |    0    |    0    |    0    |    0    |
|          |           tmp_5_fu_969          |    0    |    0    |    0    |    0    |
|          |           tmp_6_fu_981          |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |        zext_ln111_fu_675        |    0    |    0    |    0    |    0    |
|          |       zext_ln111_1_fu_687       |    0    |    0    |    0    |    0    |
|          |       zext_ln111_2_fu_714       |    0    |    0    |    0    |    0    |
|          |        zext_ln117_fu_752        |    0    |    0    |    0    |    0    |
|          |        zext_ln118_fu_773        |    0    |    0    |    0    |    0    |
|          |       zext_ln118_1_fu_778       |    0    |    0    |    0    |    0    |
|          |        zext_ln121_fu_795        |    0    |    0    |    0    |    0    |
|          |        zext_ln132_fu_818        |    0    |    0    |    0    |    0    |
|          |       zext_ln132_1_fu_830       |    0    |    0    |    0    |    0    |
|          |        zext_ln127_fu_848        |    0    |    0    |    0    |    0    |
|          |        zext_ln129_fu_870        |    0    |    0    |    0    |    0    |
|   zext   |       zext_ln132_2_fu_881       |    0    |    0    |    0    |    0    |
|          |       zext_ln132_3_fu_885       |    0    |    0    |    0    |    0    |
|          |        zext_ln133_fu_904        |    0    |    0    |    0    |    0    |
|          |        zext_ln144_fu_927        |    0    |    0    |    0    |    0    |
|          |       zext_ln144_1_fu_938       |    0    |    0    |    0    |    0    |
|          |       zext_ln144_2_fu_948       |    0    |    0    |    0    |    0    |
|          |        zext_ln171_fu_977        |    0    |    0    |    0    |    0    |
|          |       zext_ln171_2_fu_989       |    0    |    0    |    0    |    0    |
|          |       zext_ln171_3_fu_1082      |    0    |    0    |    0    |    0    |
|          |       zext_ln171_1_fu_1096      |    0    |    0    |    0    |    0    |
|          |        zext_ln100_fu_1178       |    0    |    0    |    0    |    0    |
|          |       zext_ln100_1_fu_1191      |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |        sext_ln111_fu_723        |    0    |    0    |    0    |    0    |
|          |        sext_ln132_fu_894        |    0    |    0    |    0    |    0    |
|   sext   |        sext_ln166_fu_1066       |    0    |    0    |    0    |    0    |
|          |        sext_ln156_fu_1071       |    0    |    0    |    0    |    0    |
|          |        sext_ln171_fu_1091       |    0    |    0    |    0    |    0    |
|          |        sext_ln191_fu_1221       |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |        trunc_ln118_fu_740       |    0    |    0    |    0    |    0    |
|          |        trunc_ln148_fu_953       |    0    |    0    |    0    |    0    |
|   trunc  |       trunc_ln150_fu_1014       |    0    |    0    |    0    |    0    |
|          |        trunc_ln49_fu_1208       |    0    |    0    |    0    |    0    |
|          |       trunc_ln49_1_fu_1248      |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|partselect|          tmp_2_fu_1109          |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   Total  |                                 |    3    | 11.9165 |   370   |   1337  |
|----------|---------------------------------|---------|---------|---------|---------|

Memories:
+----------------+--------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |  URAM  |
+----------------+--------+--------+--------+--------+
|    cal_conv    |    2   |    0   |    0   |    0   |
|conv_line_buffer|    0   |   64   |    8   |    0   |
|   conv_output  |    1   |    0   |    0   |    0   |
|       img      |    1   |    0   |    0   |    0   |
|     kernel     |    0   |   64   |    5   |    0   |
|pool_line_buffer|    0   |   64   |    3   |    0   |
+----------------+--------+--------+--------+--------+
|      Total     |    4   |   192  |   16   |    0   |
+----------------+--------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|       add_ln127_reg_1371      |    5   |
|       add_ln129_reg_1394      |    5   |
|       add_ln144_reg_1426      |    5   |
|      add_ln171_1_reg_1556     |   32   |
|       and_ln182_reg_1564      |    1   |
|       and_ln188_reg_1586      |    1   |
|        ans_0_i_reg_584        |   32   |
|        ans_1_i_reg_608        |   32   |
|          ans_reg_1631         |   32   |
|          c_0_reg_346          |    5   |
|           c_reg_1322          |    5   |
|    cal_conv_addr_1_reg_1408   |    4   |
|   cal_pool_0_0_load_reg_1590  |   32   |
|  cal_pool_0_1_load_1_reg_1595 |   32   |
|   cal_pool_1_0_load_reg_1600  |   32   |
|  cal_pool_1_1_load_1_reg_1605 |   32   |
| conv_line_buffer_add_reg_1413 |    4   |
|  conv_output_addr_1_reg_1546  |    6   |
|   conv_output_load_reg_1551   |   32   |
|        count_0_reg_392        |    5   |
|        count_1_reg_415        |    5   |
|        count_2_reg_437        |    5   |
|        count_3_reg_448        |   32   |
|        count_4_reg_471        |   32   |
|        count_5_reg_495        |   32   |
|        count_6_reg_539        |   32   |
|        count_7_reg_1489       |   32   |
|        count_8_reg_1511       |   32   |
|         count_reg_1541        |   32   |
|        data_1_reg_1536        |   32   |
|        data_2_reg_1521        |   32   |
|         go_up_reg_1568        |   32   |
|         i17_0_reg_516         |    2   |
|          i1_0_reg_381         |    2   |
|          i1_reg_1497          |    2   |
|          i3_0_reg_425         |    2   |
|          i4_0_reg_460         |    3   |
|         i_0_i1_reg_573        |    2   |
|         i_0_i_reg_561         |    3   |
|          i_0_reg_324          |    3   |
|          i_2_reg_1366         |    2   |
|          i_6_reg_1421         |    2   |
|          i_7_reg_1448         |    3   |
|          i_8_reg_1576         |    3   |
|          i_9_reg_1613         |    2   |
|           i_reg_1288          |    3   |
|      icmp_ln130_reg_1404      |    1   |
|      icmp_ln153_reg_1485      |    1   |
|      icmp_ln163_reg_1502      |    1   |
|      icmp_ln173_reg_1436      |    1   |
|      icmp_ln175_reg_1458      |    1   |
|      icmp_ln182_reg_1462      |    1   |
|      img_addr_1_reg_1431      |    6   |
|      img_addr_2_reg_1399      |    6   |
|      img_addr_3_reg_1531      |    6   |
|      img_addr_4_reg_1516      |    6   |
|        img_i_0_reg_358        |    7   |
|         img_i_reg_1335        |    7   |
|     imgtotal_addr_reg_1340    |   10   |
|          j2_0_reg_404         |    4   |
|          j5_0_reg_483         |    3   |
|         j_0_i_reg_597         |    2   |
|          j_0_reg_335          |    3   |
|          j_1_reg_1389         |    4   |
|          j_2_reg_1480         |    3   |
|          j_3_reg_1626         |    2   |
|           j_reg_1314          |    3   |
|        ker_i_0_reg_370        |    4   |
|         ker_i_reg_1348        |    4   |
|      out_1_load_reg_1467      |   32   |
|         out_1_reg_1298        |   32   |
|         out_2_reg_1506        |   32   |
|         out_3_reg_506         |   32   |
|         out_4_reg_527         |   32   |
|         out_5_reg_550         |   32   |
|      out_count_1_reg_1304     |   32   |
|          out_reg_1526         |   32   |
|pool_line_buffer_add_1_reg_1581|    3   |
|        shl_ln_reg_1327        |   10   |
|       sub_ln111_reg_1293      |    7   |
|       sub_ln132_reg_1376      |    5   |
|       sub_ln171_reg_1453      |    7   |
|      trunc_ln148_reg_1440     |    1   |
|      trunc_ln150_reg_1472     |    1   |
|      trunc_ln49_reg_1618      |    1   |
|     weitotal_addr_reg_1358    |    8   |
|      zext_ln121_reg_1353      |   64   |
|      zext_ln127_reg_1381      |    6   |
+-------------------------------+--------+
|             Total             |  1153  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------|------|------|------|--------||---------||---------|
|               Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------|------|------|------|--------||---------||---------|
|        grp_access_fu_150        |  p0  |   3  |   6  |   18   ||    15   |
|        grp_access_fu_150        |  p1  |   2  |  32  |   64   ||    9    |
|        grp_access_fu_164        |  p0  |   2  |  10  |   20   ||    9    |
|        grp_access_fu_176        |  p0  |   9  |   6  |   54   ||    44   |
|        grp_access_fu_190        |  p0  |   2  |   8  |   16   ||    9    |
|        grp_access_fu_231        |  p0  |   2  |   4  |    8   ||    9    |
|        grp_access_fu_279        |  p0  |   6  |  32  |   192  ||    27   |
|        grp_access_fu_279        |  p1  |   3  |  32  |   96   ||    15   |
|           c_0_reg_346           |  p0  |   2  |   5  |   10   ||    9    |
|         img_i_0_reg_358         |  p0  |   2  |   7  |   14   ||    9    |
|         count_0_reg_392         |  p0  |   2  |   5  |   10   ||    9    |
|           i3_0_reg_425          |  p0  |   2  |   2  |    4   ||    9    |
|         count_3_reg_448         |  p0  |   2  |  32  |   64   ||    9    |
|           j5_0_reg_483          |  p0  |   2  |   3  |    6   ||    9    |
|          i_0_i_reg_561          |  p0  |   2  |   3  |    6   ||    9    |
|         ans_0_i_reg_584         |  p0  |   2  |  32  |   64   ||    9    |
| grp_conv_line_buffer_shi_fu_620 |  p1  |   3  |  32  |   96   ||    15   |
|         grp_store_fu_638        |  p0  |   2  |  32  |   64   ||    9    |
|---------------------------------|------|------|------|--------||---------||---------|
|              Total              |      |      |      |   806  || 30.5208 ||   233   |
|---------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    3   |   11   |   370  |  1337  |    -   |
|   Memory  |    4   |    -   |    -   |   192  |   16   |    0   |
|Multiplexer|    -   |    -   |   30   |    -   |   233  |    -   |
|  Register |    -   |    -   |    -   |  1153  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    4   |    3   |   42   |  1715  |  1586  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
