// -x top-down-st:dump-fsm -d post-opt -d lower -b none

import "primitives/core.futil";

component main() -> () {
  cells {
    add = std_add(32);
    add_r = std_reg(32); // to make body not combinational

    lt = std_lt(32);
  }

  wires {
    group do_add<"static"=1> {
      add.right = 32'd4;
      add.left = 32'd4;
      add_r.in = add.out;
      add_r.write_en = 1'b1;
      do_add[done] = add_r.done;
    }

    comb group cond {
      lt.right = 32'd5;
      lt.left = 32'd1;
    }
  }

  control {
    while lt.out with cond {
      do_add;
    }
  }
}
