<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>Sen_Seg_Display</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_74b5137e">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>Sen_Seg_Display_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>e8750630</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>Sen_Seg_Display_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>e8750630</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>96a46887</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>0e5443b4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>AN</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Digits_Bits</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Disp_Num</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_74b5137e</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/SenSegController.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/Sen_Seg_Display_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/Sen_Seg_Display_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_1c670337</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/SenSegController.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/Sen_Seg_Display_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/Sen_Seg_Display_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/Sen_Seg_Display_v1_0/data/Sen_Seg_Display.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/Sen_Seg_Display_v1_0/data/Sen_Seg_Display.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/Sen_Seg_Display_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/Sen_Seg_Display_v1_0/src/Sen_Seg_Display.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/Sen_Seg_Display_v1_0/src/Sen_Seg_Display.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/Sen_Seg_Display_v1_0/src/Sen_Seg_Display_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/Sen_Seg_Display_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_0e5443b4</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">Sen_Seg_Display_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">kintexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">zynquplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>Sen_Seg_Display_v1.0</xilinx:displayName>
      <xilinx:coreRevision>2</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2023-10-29T04:51:47Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71f3a5e0_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6017d5db_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@738ed067_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a72c1cb_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27029e05_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5293c657_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c78290e_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b7c8a8d_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d846f79_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@254f370d_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ec34348_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e59939a_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@370ee7cd_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4adf323e_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59ebb026_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@941c649_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@426440ad_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ce59f6e_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51f8efc4_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7176d100_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25fbc8b8_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64d5c685_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d49584_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ca48afe_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49dcd1af_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32ee241f_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24fff538_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f6f17a7_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b0b2cb6_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a878efb_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14db8ada_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8d5819e_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@aa4c622_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37c09549_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@519f004c_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28e30803_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@568ed92b_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48348fda_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d33d98b_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10868aad_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bae8f33_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49ed117_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@578b73b0_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7663bcef_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6194dbb_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f7f98fe_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13806852_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@417a117e_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76876e88_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bc40d39_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31c2797b_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@318701f_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a09f35e_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d467c8f_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@733faded_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@184745e9_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@830287f_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2153d35c_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c536d9e_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f81a025_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42435a23_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@536bfada_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cc3009b_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@550e6ad0_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bffcbb6_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@668a3289_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a2a4d9f_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52dbf3b2_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@103e1241_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@488d6100_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4456220e_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4970a20_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1211b748_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55a2a6f5_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4df63bdb_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4570e9ee_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6eacc6da_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f765fc_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ce08caf_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ab8bbb5_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@465ae94c_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56db14a6_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@150d0ca_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@215fbb18_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56fc0ee7_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@267e8790_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e9b5170_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b04a7fc_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6103702d_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@357723fc_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d1ece73_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53870fb3_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a52a70e_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4365f805_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1022449c_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24579955_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@687cec87_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31132707_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66bb8710_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5679d832_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bafadba_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71db7e70_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42ee7a04_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78422c6_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f91e0b6_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ed90bf_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a2137e3_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69d1dddf_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b23a901_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c31141f_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6499fc42_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3634b318_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41623e98_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40b8e6e5_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cfd426_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@995eb3a_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@492876ca_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c29b98e_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19b166cb_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f9b6d24_ARCHIVE_LOCATION">c:/Users/803-113/Desktop/Interface_lab/ip_repo/Sen_Seg_Display_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="7a6aebf4"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="462f24f3"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="2f9a3584"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="6992ea72"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="1659f239"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
