INFO: [VRFC 10-163] Analyzing VHDL file "L:/Documents/Xilinx/Processor2/Carry_Look_Ahead_Adder_Subtractor/Carry_Look_Ahead_Adder_Subtractor.srcs/sources_1/new/Carry_Look_Ahead.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Carry_Look_Ahead
INFO: [VRFC 10-163] Analyzing VHDL file "L:/Documents/Xilinx/Processor2/Carry_Look_Ahead_Adder_Subtractor/Carry_Look_Ahead_Adder_Subtractor.srcs/sources_1/new/Carry_Look_Ahead_Adder_Subtractor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Carry_Look_Ahead_Adder_Subtractor
INFO: [VRFC 10-163] Analyzing VHDL file "L:/Documents/Xilinx/Processor2/Carry_Look_Ahead_Adder_Subtractor/Carry_Look_Ahead_Adder_Subtractor.srcs/sources_1/new/Full_Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Full_Adder
INFO: [VRFC 10-163] Analyzing VHDL file "L:/Documents/Xilinx/Processor2/Carry_Look_Ahead_Adder_Subtractor/Carry_Look_Ahead_Adder_Subtractor.srcs/sources_1/new/Half_Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Half_Adder
INFO: [VRFC 10-163] Analyzing VHDL file "L:/Documents/Xilinx/Processor2/Carry_Look_Ahead_Adder_Subtractor/Carry_Look_Ahead_Adder_Subtractor.srcs/sim_1/new/Carry_Look_Ahead_Adder_Subtractor_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Carry_Look_Ahead_Adder_Subtractor_TB
