

================================================================
== Vitis HLS Report for 'encoder_Pipeline_VITIS_LOOP_50_2'
================================================================
* Date:           Mon Dec  5 17:41:13 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ecc_encoder_src
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  1.433 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        3|        ?|  60.000 ns|         ?|    3|    ?|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_50_2  |        1|        ?|         2|          1|          1|  1 ~ ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      97|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      72|    -|
|Register         |        -|     -|     130|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     130|     169|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_2_fu_191_p2                     |         +|   0|  0|  38|          31|           1|
    |ap_block_state1_pp0_stage0_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op35_read_state1     |       and|   0|  0|   2|           1|           1|
    |icmp_ln50_fu_185_p2               |      icmp|   0|  0|  19|          31|          31|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |or_ln62_fu_366_p2                 |        or|   0|  0|   2|           2|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln844_10_fu_398_p2            |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_11_fu_392_p2            |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_12_fu_404_p2            |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_13_fu_416_p2            |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_14_fu_422_p2            |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_1_fu_360_p2             |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_2_fu_410_p2             |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_3_fu_428_p2             |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_4_fu_314_p2             |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_5_fu_320_p2             |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_6_fu_326_p2             |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_7_fu_342_p2             |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_8_fu_348_p2             |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_9_fu_354_p2             |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_fu_332_p2               |       xor|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  97|          83|          53|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_done_int                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1          |   9|          2|   31|         62|
    |data_in_TDATA_blk_n           |   9|          2|    1|          2|
    |data_out_TDATA_blk_n          |   9|          2|    1|          2|
    |i_fu_96                       |   9|          2|   31|         62|
    |out_V_fu_92                   |   9|          2|    8|         16|
    |part_set_i_i_lcssa276_fu_100  |   9|          2|    6|         12|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  72|         16|   80|        160|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |   1|   0|    1|          0|
    |ap_done_reg                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |data_in_axiu_keep_V_fu_116    |   8|   0|    8|          0|
    |data_in_axiu_last_V_fu_108    |   1|   0|    1|          0|
    |data_in_axiu_strb_V_fu_112    |   8|   0|    8|          0|
    |data_in_temp_V_fu_104         |  64|   0|   64|          0|
    |empty_14_reg_540              |   1|   0|    1|          0|
    |i_fu_96                       |  31|   0|   31|          0|
    |out_V_fu_92                   |   8|   0|    8|          0|
    |part_set_i_i_lcssa276_fu_100  |   6|   0|    6|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 130|   0|  130|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+----------------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+----------------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|  encoder_Pipeline_VITIS_LOOP_50_2|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|  encoder_Pipeline_VITIS_LOOP_50_2|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|  encoder_Pipeline_VITIS_LOOP_50_2|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|  encoder_Pipeline_VITIS_LOOP_50_2|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|  encoder_Pipeline_VITIS_LOOP_50_2|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|  encoder_Pipeline_VITIS_LOOP_50_2|  return value|
|data_in_TVALID                    |   in|    1|        axis|                  data_in_V_data_V|       pointer|
|data_in_TDATA                     |   in|   64|        axis|                  data_in_V_data_V|       pointer|
|data_out_TREADY                   |   in|    1|        axis|                 data_out_V_data_V|       pointer|
|data_out_TDATA                    |  out|   64|        axis|                 data_out_V_data_V|       pointer|
|s_V_load                          |   in|    6|     ap_none|                          s_V_load|        scalar|
|mul                               |   in|   31|     ap_none|                               mul|        scalar|
|data_out_TVALID                   |  out|    1|        axis|                 data_out_V_last_V|       pointer|
|data_out_TLAST                    |  out|    1|        axis|                 data_out_V_last_V|       pointer|
|data_out_TKEEP                    |  out|    8|        axis|                 data_out_V_keep_V|       pointer|
|data_out_TSTRB                    |  out|    8|        axis|                 data_out_V_strb_V|       pointer|
|data_in_TREADY                    |  out|    1|        axis|                  data_in_V_last_V|       pointer|
|data_in_TLAST                     |   in|    1|        axis|                  data_in_V_last_V|       pointer|
|data_in_TKEEP                     |   in|    8|        axis|                  data_in_V_keep_V|       pointer|
|data_in_TSTRB                     |   in|    8|        axis|                  data_in_V_strb_V|       pointer|
|part_set_i_i_lcssa276_out         |  out|    6|      ap_vld|         part_set_i_i_lcssa276_out|       pointer|
|part_set_i_i_lcssa276_out_ap_vld  |  out|    1|      ap_vld|         part_set_i_i_lcssa276_out|       pointer|
+----------------------------------+-----+-----+------------+----------------------------------+--------------+

