// Seed: 1769813407
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout logic [7:0] id_4;
  input wire id_3;
  input wire id_2;
  inout uwire id_1;
  wire id_5;
  assign id_1 = id_4[""] - -1;
endmodule
module module_1 #(
    parameter id_14 = 32'd0,
    parameter id_17 = 32'd22,
    parameter id_4  = 32'd43
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    _id_14,
    id_15,
    id_16,
    _id_17
);
  inout wire _id_17;
  output wire id_16;
  output wire id_15;
  input wire _id_14;
  inout wire id_13;
  module_0 modCall_1 (
      id_8,
      id_13,
      id_6,
      id_12
  );
  inout logic [7:0] id_12;
  inout logic [7:0] id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire _id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_11[1] = (id_5);
  wire [id_4 : id_17] id_18;
  assign id_1 = -1 - id_12[1];
  wire [id_14 : id_17] id_19;
endmodule
