#RISC-V Processor

This project involves designing and simulating a simple RISC-V processor using Verilog. The objective is to understand the process of moving from RTL (Register Transfer Level) design to GLS (Gate-Level Simulation) verification. 
