#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Sep  2 07:44:21 2021
# Process ID: 9428
# Current directory: C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20516 C:\Users\I_Rin\Desktop\2021Practice\pipline_cpu\pipline_cpu.xpr
# Log file: C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/vivado.log
# Journal file: C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/I_Rin/Desktop/2021Practice/softcode/test1.coe', nor could it be found using path 'C:/Users/15827/Desktop/code_small_semesters/softcode/test1.coe'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/I_Rin/OneDrive/bitmips_experiments-master/lab3/soft/fibonacci.coe', nor could it be found using path 'C:/Users/15827/OneDrive/bitmips_experiments-master/lab3/soft/fibonacci.coe'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/I_Rin/Desktop/2021Practice/softcode/test_pip.coe', nor could it be found using path 'C:/Users/15827/Desktop/code_small_semesters/softcode/test_pip.coe'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/I_Rin/Desktop/2021Practice/softcode/pip_test2.coe', nor could it be found using path 'C:/Users/15827/Desktop/code_small_semesters/softcode/pip_test2.coe'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.srcs/sources_1/ip', nor could it be found using path 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/ip'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Senior/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.coefficient_file {C:/Users/I_Rin/Desktop/2021Practice/machine code/jmp.coe}] [get_ips inst_rom]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/I_Rin/Desktop/2021Practice/machine code/jmp.coe' provided. It will be converted relative to IP Instance files '../../../../../../machine code/jmp.coe'
generate_target all [get_files  C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_rom'...
export_ip_user_files -of_objects [get_files C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -directory C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.ip_user_files -ipstatic_source_dir C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.cache/compile_simlib/modelsim} {questa=C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.cache/compile_simlib/questa} {riviera=C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.cache/compile_simlib/riviera} {activehdl=C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Senior/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/jmp.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Senior/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 887.430 ; gain = 4.109
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Senior/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/jmp.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Senior/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 908.297 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Senior/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/jmp.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Senior/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 908.297 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Senior/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/jmp.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Senior/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 908.297 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Senior/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/jmp.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Senior/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/I_Rin/Desktop/2021Practice/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1121.016 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Sep  2 08:01:32 2021...
