<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>display-training: Xmega Clock Register Definitions</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.3 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>Xmega Clock Register Definitions<br/>
<small>
[<a class="el" href="group__regs__group.html">Internal Register Definitions</a>]</small>
</h1>
<p><div class="dynheader">
Collaboration diagram for Xmega Clock Register Definitions:</div>
<div class="dynsection">
<center><table><tr><td><img src="group__xmega__clk__regs__group.png" border="0" alt="" usemap="#group____xmega____clk____regs____group_map"/>
<map name="group____xmega____clk____regs____group_map" id="group____xmega____clk____regs____group">
<area shape="rect" href="group__regs__group.html" title="Internal Register Definitions" alt="" coords="5,5,187,35"/></map></td></tr></table></center>
</div>
</p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Register Offsets</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrp665a126a077bee4fbd71ca638bc0a265"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__clk__regs__group.html#ga7cc69e204f1396f0a18ab441f1230403">XMEGA_CLK_CTRL</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">System Clock Control.  <a href="#ga7cc69e204f1396f0a18ab441f1230403"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__clk__regs__group.html#ga105dc2a33fdeddb672fc219c0234a8c1">XMEGA_CLK_PSCTRL</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">System Clock Prescaler.  <a href="#ga105dc2a33fdeddb672fc219c0234a8c1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__clk__regs__group.html#gaf727c02001cc41352cf427dd817d67ea">XMEGA_CLK_LOCK</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock System Lock.  <a href="#gaf727c02001cc41352cf427dd817d67ea"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__clk__regs__group.html#ga9aff7310404e765501b6422e856ece6b">XMEGA_CLK_RTCCTRL</a>&nbsp;&nbsp;&nbsp;0x03</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RTC Control.  <a href="#ga9aff7310404e765501b6422e856ece6b"></a><br/></td></tr>
<tr><td colspan="2"><h2>Bitfields in CTRL</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrp2b97f755d52189bb01c5ffb927c2b6b2"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab59c8a6ef138e87607a4efac1fc035ca"></a><!-- doxytag: member="xmega_clk_regs_group::XMEGA_CLK_SCLKSEL_START" ref="gab59c8a6ef138e87607a4efac1fc035ca" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>XMEGA_CLK_SCLKSEL_START</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4305593bcf1fd1e6543917aff0020406"></a><!-- doxytag: member="xmega_clk_regs_group::XMEGA_CLK_SCLKSEL_SIZE" ref="ga4305593bcf1fd1e6543917aff0020406" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>XMEGA_CLK_SCLKSEL_SIZE</b>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td colspan="2"><h2>Bitfields in PSCTRL</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrp170a70c4ec697312444ece6a688e59ba"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__clk__regs__group.html#ga4ebca1673b5c975dd189dd9d75c855cc">XMEGA_CLK_PSBCDIV_START</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Prescaler B/C Division Factor.  <a href="#ga4ebca1673b5c975dd189dd9d75c855cc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__clk__regs__group.html#ga71ec6f2b49be0f5b3acb36627d405985">XMEGA_CLK_PSBCDIV_SIZE</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Prescaler B/C Division Factor.  <a href="#ga71ec6f2b49be0f5b3acb36627d405985"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__clk__regs__group.html#gad3b33eafa5a7f5d9852f809c7a646d89">XMEGA_CLK_PSADIV_START</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Prescaler A Division Factor.  <a href="#gad3b33eafa5a7f5d9852f809c7a646d89"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__clk__regs__group.html#ga00a481f4e24207d948b8272310a64425">XMEGA_CLK_PSADIV_SIZE</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Prescaler A Division Factor.  <a href="#ga00a481f4e24207d948b8272310a64425"></a><br/></td></tr>
<tr><td colspan="2"><h2>Bitfields in LOCK</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrp27ad31bbb88fed382e3557eb934320d7"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__clk__regs__group.html#gae8e38fd4025b1d2fb90aae8d241519ff">XMEGA_CLK_LOCK_BIT</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock System Lock.  <a href="#gae8e38fd4025b1d2fb90aae8d241519ff"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__clk__regs__group.html#ga062303868397c87fd8a8c4747ee3025c">XMEGA_CLK_RTCEN_BIT</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RTC Clock Source Enable.  <a href="#ga062303868397c87fd8a8c4747ee3025c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__clk__regs__group.html#gac477db3498977e458102cbf779addeba">XMEGA_CLK_RTCSRC_START</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RTC Clock Source.  <a href="#gac477db3498977e458102cbf779addeba"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__clk__regs__group.html#ga072a7f0fe4ff536dc6b9757d1b36325a">XMEGA_CLK_RTCSRC_SIZE</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RTC Clock Source.  <a href="#ga072a7f0fe4ff536dc6b9757d1b36325a"></a><br/></td></tr>
<tr><td colspan="2"><h2>Prescaler A Division Factor</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrp0cacfedb5ad5a5a91f9bc68acfffc7a0"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__clk__regs__group.html#ga057d36f7bfaa185daf83e68ca8a6b302">XMEGA_CLK_PSADIV_1</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">No division.  <a href="#ga057d36f7bfaa185daf83e68ca8a6b302"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__clk__regs__group.html#ga6a79cac5366755d3606a5f4e07aa2e0e">XMEGA_CLK_PSADIV_2</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Divide by 2.  <a href="#ga6a79cac5366755d3606a5f4e07aa2e0e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__clk__regs__group.html#ga4b37bb27d54034f309f356dd7c0cee9d">XMEGA_CLK_PSADIV_4</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Divide by 2.  <a href="#ga4b37bb27d54034f309f356dd7c0cee9d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__clk__regs__group.html#gac63e817e05abbc31333c8c065fefcee8">XMEGA_CLK_PSADIV_8</a>&nbsp;&nbsp;&nbsp;5</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Divide by 2.  <a href="#gac63e817e05abbc31333c8c065fefcee8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__clk__regs__group.html#ga3b761f4920342f81fa533110e42302bf">XMEGA_CLK_PSADIV_16</a>&nbsp;&nbsp;&nbsp;7</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Divide by 2.  <a href="#ga3b761f4920342f81fa533110e42302bf"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__clk__regs__group.html#gaf746384bf899693ab15e1e670e9788d1">XMEGA_CLK_PSADIV_32</a>&nbsp;&nbsp;&nbsp;9</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Divide by 2.  <a href="#gaf746384bf899693ab15e1e670e9788d1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__clk__regs__group.html#gaa81117e4e35b9ad952d32ee54c1f93d5">XMEGA_CLK_PSADIV_64</a>&nbsp;&nbsp;&nbsp;11</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Divide by 2.  <a href="#gaa81117e4e35b9ad952d32ee54c1f93d5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__clk__regs__group.html#ga138154f89322affaffbf0a319bd3bb29">XMEGA_CLK_PSADIV_128</a>&nbsp;&nbsp;&nbsp;13</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Divide by 2.  <a href="#ga138154f89322affaffbf0a319bd3bb29"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__clk__regs__group.html#ga9ebc98dde97d8433f5b26cd0e355c5f0">XMEGA_CLK_PSADIV_256</a>&nbsp;&nbsp;&nbsp;15</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Divide by 2.  <a href="#ga9ebc98dde97d8433f5b26cd0e355c5f0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__clk__regs__group.html#gaae0f1c7177dc7b20c5b7e5897fcfd075">XMEGA_CLK_PSADIV_512</a>&nbsp;&nbsp;&nbsp;17</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Divide by 2.  <a href="#gaae0f1c7177dc7b20c5b7e5897fcfd075"></a><br/></td></tr>
<tr><td colspan="2"><h2>Prescaler B/C Division Factor</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrp694ea7b235edc64eb40e6020b24c3326"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__clk__regs__group.html#gaa2ef94ca713fa63e863e6505fc8c124a">XMEGA_CLK_PSBCDIV_1_1</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">No division / No division.  <a href="#gaa2ef94ca713fa63e863e6505fc8c124a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__clk__regs__group.html#gac6c758bc1d2f5f7b65a5606a446f6f5e">XMEGA_CLK_PSBCDIV_1_2</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">No division / Divide by 2.  <a href="#gac6c758bc1d2f5f7b65a5606a446f6f5e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__clk__regs__group.html#ga9f457a8b8ab637caf132eec6ba856276">XMEGA_CLK_PSBCDIV_4_1</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Divide by 4 / No division.  <a href="#ga9f457a8b8ab637caf132eec6ba856276"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__clk__regs__group.html#ga503ca50497cbd82dd10aebbf31d77723">XMEGA_CLK_PSBCDIV_2_2</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Divide by 2 / Divide by 2.  <a href="#ga503ca50497cbd82dd10aebbf31d77723"></a><br/></td></tr>
<tr><td colspan="2"><h2>Bit manipulation macros</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrp985364f9862511c06835e6b4d720df5f"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__clk__regs__group.html#gabecaf3c0a97e71eae080e30b93d5df00">CLK_BIT</a>(name)&nbsp;&nbsp;&nbsp;(1U &lt;&lt; XMEGA_CLK_##name##_BIT)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Create a mask with bit <em>name</em> set.  <a href="#gabecaf3c0a97e71eae080e30b93d5df00"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__clk__regs__group.html#ga30a910bf35c85e5d195bd41a5112292b">CLK_BF</a>(name, value)&nbsp;&nbsp;&nbsp;((value) &lt;&lt; XMEGA_CLK_##name##_START)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Create a mask with bitfield <em>name</em> set to <em>value</em>.  <a href="#ga30a910bf35c85e5d195bd41a5112292b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__clk__regs__group.html#gad307e0f9d23bd351a0356d188a5c9043">CLK_BFMASK</a>(name)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Create a mask of the bitfield <em>name</em>.  <a href="#gad307e0f9d23bd351a0356d188a5c9043"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__clk__regs__group.html#gafe71470ce9e082b651172c490faf5021">CLK_BFEXT</a>(name, regval)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Extract the value of bitfield <em>name</em> from <em>regval</em>.  <a href="#gafe71470ce9e082b651172c490faf5021"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__clk__regs__group.html#gadb094b4cdd53a4853300f579a0a93c65">CLK_BFINS</a>(name, value, regval)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return <em>regval</em> with bitfield <em>name</em> set to <em>value</em>.  <a href="#gadb094b4cdd53a4853300f579a0a93c65"></a><br/></td></tr>
<tr><td colspan="2"><h2>Register access macros</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrp7dbcd9758a0808fd96aaaf6d942fa607"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__clk__regs__group.html#ga0fce0dda1f2c05a638a7ac602cacd6ba">clk_read_reg</a>(reg)&nbsp;&nbsp;&nbsp;_clk_read_reg(reg)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Read the value of CLK register <em>reg</em>.  <a href="#ga0fce0dda1f2c05a638a7ac602cacd6ba"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac2d9a346bd574932417d377da7577859"></a><!-- doxytag: member="xmega_clk_regs_group::_clk_read_reg" ref="gac2d9a346bd574932417d377da7577859" args="(reg)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>_clk_read_reg</b>(reg)&nbsp;&nbsp;&nbsp;mmio_read8((void *)(CLK_BASE + XMEGA_CLK_##reg))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__clk__regs__group.html#ga45e90b5d16765ec9305e2005c480d972">clk_write_reg</a>(reg, value)&nbsp;&nbsp;&nbsp;_clk_write_reg(reg, value)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Write <em>value</em> to CLK register <em>reg</em>.  <a href="#ga45e90b5d16765ec9305e2005c480d972"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0833a7d3389a10b36454f96c97af3260"></a><!-- doxytag: member="xmega_clk_regs_group::_clk_write_reg" ref="ga0833a7d3389a10b36454f96c97af3260" args="(reg, value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>_clk_write_reg</b>(reg, value)&nbsp;&nbsp;&nbsp;mmio_write8((void *)(CLK_BASE + XMEGA_CLK_##reg), (value))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__clk__regs__group.html#ga7a29944682e802310b233d2f8d25516a">clk_write_ccp_reg</a>(reg, value)&nbsp;&nbsp;&nbsp;_clk_write_ccp_reg(reg, value)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Write <em>value</em> to CCP-protected CLK register <em>reg</em>.  <a href="#ga7a29944682e802310b233d2f8d25516a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6307ad0b2ccf773947b0cc485c2e2201"></a><!-- doxytag: member="xmega_clk_regs_group::_clk_write_ccp_reg" ref="ga6307ad0b2ccf773947b0cc485c2e2201" args="(reg, value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>_clk_write_ccp_reg</b>(reg, value)&nbsp;&nbsp;&nbsp;mmio_ccp_write8((void *)(CLK_BASE + XMEGA_CLK_##reg), (value))</td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>These are the Xmega Clock registers taken from the Xmega A manual. </p>
<hr/><h2>Define Documentation</h2>
<a class="anchor" id="ga30a910bf35c85e5d195bd41a5112292b"></a><!-- doxytag: member="xmega_clk.h::CLK_BF" ref="ga30a910bf35c85e5d195bd41a5112292b" args="(name, value)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_BF</td>
          <td>(</td>
          <td class="paramtype">name, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">value&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;((value) &lt;&lt; XMEGA_CLK_##name##_START)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Create a mask with bitfield <em>name</em> set to <em>value</em>. </p>

<p>Definition at line <a class="el" href="xmega__clk_8h_source.html#l00114">114</a> of file <a class="el" href="xmega__clk_8h_source.html">xmega_clk.h</a>.</p>

<p>Referenced by <a class="el" href="sysclk_8c_source.html#l00070">sysclk_init()</a>.</p>

</div>
</div>
<a class="anchor" id="gafe71470ce9e082b651172c490faf5021"></a><!-- doxytag: member="xmega_clk.h::CLK_BFEXT" ref="gafe71470ce9e082b651172c490faf5021" args="(name, regval)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_BFEXT</td>
          <td>(</td>
          <td class="paramtype">name, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">regval&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">(((regval) &gt;&gt; XMEGA_CLK_##name##_START)                         \
                &amp; ((1U &lt;&lt; XMEGA_CLK_##name##_SIZE) - 1))
</pre></div>
<p>Extract the value of bitfield <em>name</em> from <em>regval</em>. </p>

<p>Definition at line <a class="el" href="xmega__clk_8h_source.html#l00121">121</a> of file <a class="el" href="xmega__clk_8h_source.html">xmega_clk.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadb094b4cdd53a4853300f579a0a93c65"></a><!-- doxytag: member="xmega_clk.h::CLK_BFINS" ref="gadb094b4cdd53a4853300f579a0a93c65" args="(name, value, regval)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_BFINS</td>
          <td>(</td>
          <td class="paramtype">name, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">value, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">regval&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">(((regval) &amp; ~(((1U &lt;&lt; XMEGA_CLK_##name##_SIZE) - 1)            \
                        &lt;&lt; XMEGA_CLK_##name##_START))                   \
                | XMEGA_CLK_BF(name, value))
</pre></div>
<p>Return <em>regval</em> with bitfield <em>name</em> set to <em>value</em>. </p>

<p>Definition at line <a class="el" href="xmega__clk_8h_source.html#l00125">125</a> of file <a class="el" href="xmega__clk_8h_source.html">xmega_clk.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad307e0f9d23bd351a0356d188a5c9043"></a><!-- doxytag: member="xmega_clk.h::CLK_BFMASK" ref="gad307e0f9d23bd351a0356d188a5c9043" args="(name)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_BFMASK</td>
          <td>(</td>
          <td class="paramtype">name&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">(((1U &lt;&lt; XMEGA_CLK_##name##_SIZE) - 1)                          \
                &lt;&lt; XMEGA_CLK_##name##_START)
</pre></div>
<p>Create a mask of the bitfield <em>name</em>. </p>

<p>Definition at line <a class="el" href="xmega__clk_8h_source.html#l00117">117</a> of file <a class="el" href="xmega__clk_8h_source.html">xmega_clk.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabecaf3c0a97e71eae080e30b93d5df00"></a><!-- doxytag: member="xmega_clk.h::CLK_BIT" ref="gabecaf3c0a97e71eae080e30b93d5df00" args="(name)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_BIT</td>
          <td>(</td>
          <td class="paramtype">name&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(1U &lt;&lt; XMEGA_CLK_##name##_BIT)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Create a mask with bit <em>name</em> set. </p>

<p>Definition at line <a class="el" href="xmega__clk_8h_source.html#l00112">112</a> of file <a class="el" href="xmega__clk_8h_source.html">xmega_clk.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0fce0dda1f2c05a638a7ac602cacd6ba"></a><!-- doxytag: member="xmega_clk.h::clk_read_reg" ref="ga0fce0dda1f2c05a638a7ac602cacd6ba" args="(reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define clk_read_reg</td>
          <td>(</td>
          <td class="paramtype">reg&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;_clk_read_reg(reg)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Read the value of CLK register <em>reg</em>. </p>

<p>Definition at line <a class="el" href="xmega__clk_8h_source.html#l00134">134</a> of file <a class="el" href="xmega__clk_8h_source.html">xmega_clk.h</a>.</p>

<p>Referenced by <a class="el" href="sysclk_8c_source.html#l00070">sysclk_init()</a>.</p>

</div>
</div>
<a class="anchor" id="ga7a29944682e802310b233d2f8d25516a"></a><!-- doxytag: member="xmega_clk.h::clk_write_ccp_reg" ref="ga7a29944682e802310b233d2f8d25516a" args="(reg, value)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define clk_write_ccp_reg</td>
          <td>(</td>
          <td class="paramtype">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">value&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;_clk_write_ccp_reg(reg, value)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Write <em>value</em> to CCP-protected CLK register <em>reg</em>. </p>

<p>Definition at line <a class="el" href="xmega__clk_8h_source.html#l00144">144</a> of file <a class="el" href="xmega__clk_8h_source.html">xmega_clk.h</a>.</p>

<p>Referenced by <a class="el" href="sysclk_8c_source.html#l00070">sysclk_init()</a>.</p>

</div>
</div>
<a class="anchor" id="ga45e90b5d16765ec9305e2005c480d972"></a><!-- doxytag: member="xmega_clk.h::clk_write_reg" ref="ga45e90b5d16765ec9305e2005c480d972" args="(reg, value)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define clk_write_reg</td>
          <td>(</td>
          <td class="paramtype">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">value&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;_clk_write_reg(reg, value)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Write <em>value</em> to CLK register <em>reg</em>. </p>

<p>Definition at line <a class="el" href="xmega__clk_8h_source.html#l00139">139</a> of file <a class="el" href="xmega__clk_8h_source.html">xmega_clk.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7cc69e204f1396f0a18ab441f1230403"></a><!-- doxytag: member="xmega_clk.h::XMEGA_CLK_CTRL" ref="ga7cc69e204f1396f0a18ab441f1230403" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMEGA_CLK_CTRL&nbsp;&nbsp;&nbsp;0x00</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>System Clock Control. </p>

<p>Definition at line <a class="el" href="xmega__clk_8h_source.html#l00055">55</a> of file <a class="el" href="xmega__clk_8h_source.html">xmega_clk.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf727c02001cc41352cf427dd817d67ea"></a><!-- doxytag: member="xmega_clk.h::XMEGA_CLK_LOCK" ref="gaf727c02001cc41352cf427dd817d67ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMEGA_CLK_LOCK&nbsp;&nbsp;&nbsp;0x02</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Clock System Lock. </p>

<p>Definition at line <a class="el" href="xmega__clk_8h_source.html#l00057">57</a> of file <a class="el" href="xmega__clk_8h_source.html">xmega_clk.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae8e38fd4025b1d2fb90aae8d241519ff"></a><!-- doxytag: member="xmega_clk.h::XMEGA_CLK_LOCK_BIT" ref="gae8e38fd4025b1d2fb90aae8d241519ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMEGA_CLK_LOCK_BIT&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Clock System Lock. </p>

<p>Definition at line <a class="el" href="xmega__clk_8h_source.html#l00077">77</a> of file <a class="el" href="xmega__clk_8h_source.html">xmega_clk.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga057d36f7bfaa185daf83e68ca8a6b302"></a><!-- doxytag: member="xmega_clk.h::XMEGA_CLK_PSADIV_1" ref="ga057d36f7bfaa185daf83e68ca8a6b302" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMEGA_CLK_PSADIV_1&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>No division. </p>

<p>Definition at line <a class="el" href="xmega__clk_8h_source.html#l00089">89</a> of file <a class="el" href="xmega__clk_8h_source.html">xmega_clk.h</a>.</p>

<p>Referenced by <a class="el" href="sysclk_8c_source.html#l00070">sysclk_init()</a>.</p>

</div>
</div>
<a class="anchor" id="ga138154f89322affaffbf0a319bd3bb29"></a><!-- doxytag: member="xmega_clk.h::XMEGA_CLK_PSADIV_128" ref="ga138154f89322affaffbf0a319bd3bb29" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMEGA_CLK_PSADIV_128&nbsp;&nbsp;&nbsp;13</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Divide by 2. </p>

<p>Definition at line <a class="el" href="xmega__clk_8h_source.html#l00096">96</a> of file <a class="el" href="xmega__clk_8h_source.html">xmega_clk.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3b761f4920342f81fa533110e42302bf"></a><!-- doxytag: member="xmega_clk.h::XMEGA_CLK_PSADIV_16" ref="ga3b761f4920342f81fa533110e42302bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMEGA_CLK_PSADIV_16&nbsp;&nbsp;&nbsp;7</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Divide by 2. </p>

<p>Definition at line <a class="el" href="xmega__clk_8h_source.html#l00093">93</a> of file <a class="el" href="xmega__clk_8h_source.html">xmega_clk.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6a79cac5366755d3606a5f4e07aa2e0e"></a><!-- doxytag: member="xmega_clk.h::XMEGA_CLK_PSADIV_2" ref="ga6a79cac5366755d3606a5f4e07aa2e0e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMEGA_CLK_PSADIV_2&nbsp;&nbsp;&nbsp;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Divide by 2. </p>

<p>Definition at line <a class="el" href="xmega__clk_8h_source.html#l00090">90</a> of file <a class="el" href="xmega__clk_8h_source.html">xmega_clk.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9ebc98dde97d8433f5b26cd0e355c5f0"></a><!-- doxytag: member="xmega_clk.h::XMEGA_CLK_PSADIV_256" ref="ga9ebc98dde97d8433f5b26cd0e355c5f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMEGA_CLK_PSADIV_256&nbsp;&nbsp;&nbsp;15</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Divide by 2. </p>

<p>Definition at line <a class="el" href="xmega__clk_8h_source.html#l00097">97</a> of file <a class="el" href="xmega__clk_8h_source.html">xmega_clk.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf746384bf899693ab15e1e670e9788d1"></a><!-- doxytag: member="xmega_clk.h::XMEGA_CLK_PSADIV_32" ref="gaf746384bf899693ab15e1e670e9788d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMEGA_CLK_PSADIV_32&nbsp;&nbsp;&nbsp;9</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Divide by 2. </p>

<p>Definition at line <a class="el" href="xmega__clk_8h_source.html#l00094">94</a> of file <a class="el" href="xmega__clk_8h_source.html">xmega_clk.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4b37bb27d54034f309f356dd7c0cee9d"></a><!-- doxytag: member="xmega_clk.h::XMEGA_CLK_PSADIV_4" ref="ga4b37bb27d54034f309f356dd7c0cee9d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMEGA_CLK_PSADIV_4&nbsp;&nbsp;&nbsp;3</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Divide by 2. </p>

<p>Definition at line <a class="el" href="xmega__clk_8h_source.html#l00091">91</a> of file <a class="el" href="xmega__clk_8h_source.html">xmega_clk.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaae0f1c7177dc7b20c5b7e5897fcfd075"></a><!-- doxytag: member="xmega_clk.h::XMEGA_CLK_PSADIV_512" ref="gaae0f1c7177dc7b20c5b7e5897fcfd075" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMEGA_CLK_PSADIV_512&nbsp;&nbsp;&nbsp;17</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Divide by 2. </p>

<p>Definition at line <a class="el" href="xmega__clk_8h_source.html#l00098">98</a> of file <a class="el" href="xmega__clk_8h_source.html">xmega_clk.h</a>.</p>

<p>Referenced by <a class="el" href="sysclk_8c_source.html#l00070">sysclk_init()</a>.</p>

</div>
</div>
<a class="anchor" id="gaa81117e4e35b9ad952d32ee54c1f93d5"></a><!-- doxytag: member="xmega_clk.h::XMEGA_CLK_PSADIV_64" ref="gaa81117e4e35b9ad952d32ee54c1f93d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMEGA_CLK_PSADIV_64&nbsp;&nbsp;&nbsp;11</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Divide by 2. </p>

<p>Definition at line <a class="el" href="xmega__clk_8h_source.html#l00095">95</a> of file <a class="el" href="xmega__clk_8h_source.html">xmega_clk.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac63e817e05abbc31333c8c065fefcee8"></a><!-- doxytag: member="xmega_clk.h::XMEGA_CLK_PSADIV_8" ref="gac63e817e05abbc31333c8c065fefcee8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMEGA_CLK_PSADIV_8&nbsp;&nbsp;&nbsp;5</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Divide by 2. </p>

<p>Definition at line <a class="el" href="xmega__clk_8h_source.html#l00092">92</a> of file <a class="el" href="xmega__clk_8h_source.html">xmega_clk.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga00a481f4e24207d948b8272310a64425"></a><!-- doxytag: member="xmega_clk.h::XMEGA_CLK_PSADIV_SIZE" ref="ga00a481f4e24207d948b8272310a64425" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMEGA_CLK_PSADIV_SIZE&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Prescaler A Division Factor. </p>

<p>Definition at line <a class="el" href="xmega__clk_8h_source.html#l00072">72</a> of file <a class="el" href="xmega__clk_8h_source.html">xmega_clk.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad3b33eafa5a7f5d9852f809c7a646d89"></a><!-- doxytag: member="xmega_clk.h::XMEGA_CLK_PSADIV_START" ref="gad3b33eafa5a7f5d9852f809c7a646d89" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMEGA_CLK_PSADIV_START&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Prescaler A Division Factor. </p>

<p>Definition at line <a class="el" href="xmega__clk_8h_source.html#l00071">71</a> of file <a class="el" href="xmega__clk_8h_source.html">xmega_clk.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa2ef94ca713fa63e863e6505fc8c124a"></a><!-- doxytag: member="xmega_clk.h::XMEGA_CLK_PSBCDIV_1_1" ref="gaa2ef94ca713fa63e863e6505fc8c124a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMEGA_CLK_PSBCDIV_1_1&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>No division / No division. </p>

<p>Definition at line <a class="el" href="xmega__clk_8h_source.html#l00103">103</a> of file <a class="el" href="xmega__clk_8h_source.html">xmega_clk.h</a>.</p>

<p>Referenced by <a class="el" href="sysclk_8h_source.html#l00174">sysclk_get_per2_hz()</a>, and <a class="el" href="sysclk_8c_source.html#l00070">sysclk_init()</a>.</p>

</div>
</div>
<a class="anchor" id="gac6c758bc1d2f5f7b65a5606a446f6f5e"></a><!-- doxytag: member="xmega_clk.h::XMEGA_CLK_PSBCDIV_1_2" ref="gac6c758bc1d2f5f7b65a5606a446f6f5e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMEGA_CLK_PSBCDIV_1_2&nbsp;&nbsp;&nbsp;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>No division / Divide by 2. </p>

<p>Definition at line <a class="el" href="xmega__clk_8h_source.html#l00104">104</a> of file <a class="el" href="xmega__clk_8h_source.html">xmega_clk.h</a>.</p>

<p>Referenced by <a class="el" href="sysclk_8h_source.html#l00174">sysclk_get_per2_hz()</a>.</p>

</div>
</div>
<a class="anchor" id="ga503ca50497cbd82dd10aebbf31d77723"></a><!-- doxytag: member="xmega_clk.h::XMEGA_CLK_PSBCDIV_2_2" ref="ga503ca50497cbd82dd10aebbf31d77723" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMEGA_CLK_PSBCDIV_2_2&nbsp;&nbsp;&nbsp;3</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Divide by 2 / Divide by 2. </p>

<p>Definition at line <a class="el" href="xmega__clk_8h_source.html#l00106">106</a> of file <a class="el" href="xmega__clk_8h_source.html">xmega_clk.h</a>.</p>

<p>Referenced by <a class="el" href="sysclk_8h_source.html#l00174">sysclk_get_per2_hz()</a>, and <a class="el" href="sysclk_8c_source.html#l00070">sysclk_init()</a>.</p>

</div>
</div>
<a class="anchor" id="ga9f457a8b8ab637caf132eec6ba856276"></a><!-- doxytag: member="xmega_clk.h::XMEGA_CLK_PSBCDIV_4_1" ref="ga9f457a8b8ab637caf132eec6ba856276" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMEGA_CLK_PSBCDIV_4_1&nbsp;&nbsp;&nbsp;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Divide by 4 / No division. </p>

<p>Definition at line <a class="el" href="xmega__clk_8h_source.html#l00105">105</a> of file <a class="el" href="xmega__clk_8h_source.html">xmega_clk.h</a>.</p>

<p>Referenced by <a class="el" href="sysclk_8h_source.html#l00174">sysclk_get_per2_hz()</a>.</p>

</div>
</div>
<a class="anchor" id="ga71ec6f2b49be0f5b3acb36627d405985"></a><!-- doxytag: member="xmega_clk.h::XMEGA_CLK_PSBCDIV_SIZE" ref="ga71ec6f2b49be0f5b3acb36627d405985" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMEGA_CLK_PSBCDIV_SIZE&nbsp;&nbsp;&nbsp;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Prescaler B/C Division Factor. </p>

<p>Definition at line <a class="el" href="xmega__clk_8h_source.html#l00070">70</a> of file <a class="el" href="xmega__clk_8h_source.html">xmega_clk.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4ebca1673b5c975dd189dd9d75c855cc"></a><!-- doxytag: member="xmega_clk.h::XMEGA_CLK_PSBCDIV_START" ref="ga4ebca1673b5c975dd189dd9d75c855cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMEGA_CLK_PSBCDIV_START&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Prescaler B/C Division Factor. </p>

<p>Definition at line <a class="el" href="xmega__clk_8h_source.html#l00069">69</a> of file <a class="el" href="xmega__clk_8h_source.html">xmega_clk.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga105dc2a33fdeddb672fc219c0234a8c1"></a><!-- doxytag: member="xmega_clk.h::XMEGA_CLK_PSCTRL" ref="ga105dc2a33fdeddb672fc219c0234a8c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMEGA_CLK_PSCTRL&nbsp;&nbsp;&nbsp;0x01</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>System Clock Prescaler. </p>

<p>Definition at line <a class="el" href="xmega__clk_8h_source.html#l00056">56</a> of file <a class="el" href="xmega__clk_8h_source.html">xmega_clk.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9aff7310404e765501b6422e856ece6b"></a><!-- doxytag: member="xmega_clk.h::XMEGA_CLK_RTCCTRL" ref="ga9aff7310404e765501b6422e856ece6b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMEGA_CLK_RTCCTRL&nbsp;&nbsp;&nbsp;0x03</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>RTC Control. </p>

<p>Definition at line <a class="el" href="xmega__clk_8h_source.html#l00058">58</a> of file <a class="el" href="xmega__clk_8h_source.html">xmega_clk.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga062303868397c87fd8a8c4747ee3025c"></a><!-- doxytag: member="xmega_clk.h::XMEGA_CLK_RTCEN_BIT" ref="ga062303868397c87fd8a8c4747ee3025c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMEGA_CLK_RTCEN_BIT&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>RTC Clock Source Enable. </p>

<p>Definition at line <a class="el" href="xmega__clk_8h_source.html#l00082">82</a> of file <a class="el" href="xmega__clk_8h_source.html">xmega_clk.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga072a7f0fe4ff536dc6b9757d1b36325a"></a><!-- doxytag: member="xmega_clk.h::XMEGA_CLK_RTCSRC_SIZE" ref="ga072a7f0fe4ff536dc6b9757d1b36325a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMEGA_CLK_RTCSRC_SIZE&nbsp;&nbsp;&nbsp;3</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>RTC Clock Source. </p>

<p>Definition at line <a class="el" href="xmega__clk_8h_source.html#l00084">84</a> of file <a class="el" href="xmega__clk_8h_source.html">xmega_clk.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac477db3498977e458102cbf779addeba"></a><!-- doxytag: member="xmega_clk.h::XMEGA_CLK_RTCSRC_START" ref="gac477db3498977e458102cbf779addeba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMEGA_CLK_RTCSRC_START&nbsp;&nbsp;&nbsp;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>RTC Clock Source. </p>

<p>Definition at line <a class="el" href="xmega__clk_8h_source.html#l00083">83</a> of file <a class="el" href="xmega__clk_8h_source.html">xmega_clk.h</a>.</p>

</div>
</div>
</div>
<hr class="footer"/><address style="text-align: right;"><small>Generated on Thu Apr 29 15:18:24 2010 for display-training by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.3 </small></address>
</body>
</html>
