INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Atharva/Desktop/Half_Adder/Half_Adder.srcs/sources_1/new/ha_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Atharva/Desktop/Half_Adder/Half_Adder.srcs/sim_1/new/tb_ha_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ha_gate
