<DOC>
<DOCNO>
EP-0000975
</DOCNO>
<TEXT>
<DATE>
19790307
</DATE>
<IPC-CLASSIFICATIONS>
H01L-29/73 H01L-27/06 H01L-21/331 <main>H01L-27/06</main> H01L-27/07 H01L-21/337 H01L-21/8248 H01L-29/66 H01L-21/8222 H01L-21/02 H01L-29/808 H01L-29/80 H01L-21/70 
</IPC-CLASSIFICATIONS>
<TITLE>
a composite jfet-bipolar structure.
</TITLE>
<APPLICANT>
philips nvnl<sep>n.v. philips' gloeilampenfabrieken<sep>philips electronics n.v.groenewoudseweg 15621 ba eindhovennl<sep>n.v. philips' gloeilampenfabrieken<sep>
</APPLICANT>
<INVENTOR>
mylroie steve wilcox<sep>mylroie, steve wilcox<sep>mylroie, steve wilcoxc/o intern. octrooibureau b.v. 6, prof. holstlaannl-5600 eindhovennl<sep>mylroie, steve wilcox<sep>mylroie, steve wilcoxc/o intern. octrooibureau b.v. 6, prof. holstlaannl-5600 eindhovennl<sep>
</INVENTOR>
<ABSTRACT>
a junction field effect transistor and a bipolar transistor  are merged in a single composite device disposed  within a single isolation region by the use of planar processing  techniques.  the device includes an annular source region (20)  formed within a semiconductor body portion (12) constituting  a collector zone.  within the central portion of the  collector zone circumscribed by the annular source region  there is formed an emitter zone (24) nested within  a region (22) that constitutes both the drain region of  the jfet and the base zone of the bipolar transistor.  an  annular channel region (28) connects the annular source  region (20) and the central drain region (22).  an annular  region (30) forming a semiconductor junction with  the annular channel (28) adjacent to the annular source  region (20) constitutes one of two gate regions of the  jfet.  the other gate region is constituted by the body  portion (12) serving as the collector zone.  
</ABSTRACT>
</TEXT>
</DOC>
