#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000010de7c0 .scope module, "reg_file_test" "reg_file_test" 2 1;
 .timescale 0 0;
v0000000000f83310_0 .var "clk", 0 0;
v0000000000f83090_0 .var/i "i", 31 0;
v0000000000f83950_0 .net "read_data_1", 31 0, L_0000000000f857b0;  1 drivers
v0000000000f83270_0 .net "read_data_2", 31 0, L_0000000000f85820;  1 drivers
v0000000000f83130_0 .var "read_reg_num_1", 4 0;
v0000000000f831d0_0 .var "read_reg_num_2", 4 0;
v0000000000f83810_0 .var "rst", 0 0;
v0000000000f83630_0 .var "writeReg", 0 0;
v0000000000f836d0_0 .var "write_data", 31 0;
v0000000000f83770_0 .var "write_reg_num", 4 0;
E_0000000000f75a40 .event negedge, v0000000000f82cd0_0;
S_0000000000f85440 .scope module, "DUT" "reg_file" 2 9, 3 1 0, S_00000000010de7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "writeReg";
    .port_info 3 /INPUT 5 "read_reg_num_1";
    .port_info 4 /INPUT 5 "read_reg_num_2";
    .port_info 5 /INPUT 5 "write_reg_num";
    .port_info 6 /INPUT 32 "write_data";
    .port_info 7 /OUTPUT 32 "read_data_1";
    .port_info 8 /OUTPUT 32 "read_data_2";
L_0000000000f857b0 .functor BUFZ 32, L_0000000000f839f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000000000f85820 .functor BUFZ 32, L_0000000000f833b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000f79b30_0 .net *"_s0", 31 0, L_0000000000f839f0;  1 drivers
v00000000010de950_0 .net *"_s10", 6 0, L_0000000000f82b90;  1 drivers
L_0000000000fdd550 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000010de9f0_0 .net *"_s13", 1 0, L_0000000000fdd550;  1 drivers
v0000000000f855d0_0 .net *"_s2", 6 0, L_0000000000f834f0;  1 drivers
L_0000000000fdd508 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000000f85670_0 .net *"_s5", 1 0, L_0000000000fdd508;  1 drivers
v0000000000f85710_0 .net *"_s8", 31 0, L_0000000000f833b0;  1 drivers
v0000000000f82cd0_0 .net "clk", 0 0, v0000000000f83310_0;  1 drivers
v0000000000f82c30_0 .var/i "i", 31 0;
v0000000000f82d70_0 .net "read_data_1", 31 0, L_0000000000f857b0;  alias, 1 drivers
v0000000000f83450_0 .net "read_data_2", 31 0, L_0000000000f85820;  alias, 1 drivers
v0000000000f82ff0_0 .net "read_reg_num_1", 4 0, v0000000000f83130_0;  1 drivers
v0000000000f82af0_0 .net "read_reg_num_2", 4 0, v0000000000f831d0_0;  1 drivers
v0000000000f82e10 .array "regfile", 0 31, 31 0;
v0000000000f83590_0 .net "rst", 0 0, v0000000000f83810_0;  1 drivers
v0000000000f82eb0_0 .net "writeReg", 0 0, v0000000000f83630_0;  1 drivers
v0000000000f838b0_0 .net "write_data", 31 0, v0000000000f836d0_0;  1 drivers
v0000000000f82f50_0 .net "write_reg_num", 4 0, v0000000000f83770_0;  1 drivers
E_0000000000f75a80/0 .event negedge, v0000000000f83590_0;
E_0000000000f75a80/1 .event posedge, v0000000000f82cd0_0;
E_0000000000f75a80 .event/or E_0000000000f75a80/0, E_0000000000f75a80/1;
L_0000000000f839f0 .array/port v0000000000f82e10, L_0000000000f834f0;
L_0000000000f834f0 .concat [ 5 2 0 0], v0000000000f83130_0, L_0000000000fdd508;
L_0000000000f833b0 .array/port v0000000000f82e10, L_0000000000f82b90;
L_0000000000f82b90 .concat [ 5 2 0 0], v0000000000f831d0_0, L_0000000000fdd550;
    .scope S_0000000000f85440;
T_0 ;
    %wait E_0000000000f75a80;
    %load/vec4 v0000000000f83590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000f82c30_0, 0, 32;
T_0.2 ;
    %load/vec4 v0000000000f82c30_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000000000f82c30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000f82e10, 0, 4;
    %load/vec4 v0000000000f82c30_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000f82c30_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000000f82eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0000000000f838b0_0;
    %load/vec4 v0000000000f82f50_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000000000f82e10, 4, 0;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000000010de7c0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000f83090_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_00000000010de7c0;
T_2 ;
    %vpi_call 2 12 "$dumpfile", "reg_file_out.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f83310_0, 0, 1;
T_2.0 ;
    %delay 5, 0;
    %load/vec4 v0000000000f83310_0;
    %nor/r;
    %store/vec4 v0000000000f83310_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_00000000010de7c0;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f83810_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f83810_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f83810_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_00000000010de7c0;
T_4 ;
T_4.0 ;
    %load/vec4 v0000000000f83090_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.1, 5;
    %wait E_0000000000f75a40;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f83630_0, 0, 1;
    %load/vec4 v0000000000f83090_0;
    %store/vec4 v0000000000f836d0_0, 0, 32;
    %load/vec4 v0000000000f83090_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000f83090_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %pushi/vec4 10, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000000000f75a40;
    %vpi_func 2 36 "$random" 32 {0 0 0};
    %pad/s 5;
    %store/vec4 v0000000000f83130_0, 0, 5;
    %vpi_func 2 37 "$random" 32 {0 0 0};
    %pad/s 5;
    %store/vec4 v0000000000f831d0_0, 0, 5;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "reg_file_test.v";
    "reg_file.v";
