---
layout: page
title: Lectures
permalink: /lectures/
feature-img: "assets/img/pexels/circuit.jpeg"
tags: []
---

# TP Analyse de données (21/22) - ESIREM (L3)

Eléments de cours (par Guillaume Lemaitre, INRIA) : [https://github.com/glemaitre/datascience_starter_course](https://github.com/glemaitre/datascience_starter_course)

Notebook Exercice Scikit-Learn (dataset "digits"): [Notebook](../assets/data/warmup.ipynb)

Projet final : [Enonce](../assets/pdf/enonce.pdf)

# Real Time Imaging and Control (22/23) - MSCV/ESIREM (M2)

## Lectures

Lecture 1 - Boolean logic and combinatorial logic - [Slides](../assets/data/MSCV_Intro_Logic.pdf)

Lecture 2 - Sequential logic - [Slides](../assets/data/MSCV_Sequential_logic-1.pdf_)

Lecture 3 - Memory and Timing in Sequential Circuits - [Slides](../assets/data/MSCV_Memory_and_Timing.pdf)

Lecture 4 - Introduction to VHDL - [Slides](../assets/data/MSCV_Intro_VHDL.pdf)

Lecture 5 - More VHDL - [Slides](../assets/data/MSCV_VHDL_Addendum.pdf)

## Tutorials

Tutorial 1 - Boolean logic and combinatorial logic - [Exercise sheet](../assets/data/Tutorial_1.pdf)n[Exercise sheet w/ solutions](../assets/data/Tutorial_1.pdf)

Tutorial 2 - Sequential Logic - [Exercise sheet](../assets/data/Tutorial_2.pdf)[Solutions](../assets/data/Tutorial_2-Solutions.pdf)

## Lab work

Final Project : Image Processing in VHDL [Project](../assets/data/Tu)

Quickstart : [Quickstart guide](../assets/data/Tu), [quickstart.vhdl](../assets/data/Tu), [nexys4.xdr](../assets/data/Tu)

Lab 1
