<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln18_fu_90_p2" SOURCE="src/spmm_device_fpga.cpp:18" VARIABLE="icmp_ln18" MODULE="load_A_Pipeline_VITIS_LOOP_18_1" LOOP="VITIS_LOOP_18_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_96_p2" SOURCE="src/spmm_device_fpga.cpp:18" VARIABLE="add_ln18" MODULE="load_A_Pipeline_VITIS_LOOP_18_1" LOOP="VITIS_LOOP_18_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln18_fu_76_p2" SOURCE="src/spmm_device_fpga.cpp:18" VARIABLE="icmp_ln18" MODULE="load_A" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="empty_26_fu_82_p3" SOURCE="src/spmm_device_fpga.cpp:18" VARIABLE="empty_26" MODULE="load_A" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln81_fu_56_p2" SOURCE="src/spmm_device_fpga.cpp:81" VARIABLE="icmp_ln81" MODULE="spmm_hls_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_29_1" LOOP="VITIS_LOOP_81_1_VITIS_LOOP_29_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_fu_61_p2" SOURCE="src/spmm_device_fpga.cpp:81" VARIABLE="add_ln81" MODULE="spmm_hls_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_29_1" LOOP="VITIS_LOOP_81_1_VITIS_LOOP_29_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_stream_fifo_U" SOURCE="src/spmm_device_fpga.cpp:53" VARIABLE="A_stream" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_127_p2" SOURCE="src/spmm_device_fpga.cpp:71" VARIABLE="add_ln71" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln71_fu_140_p2" SOURCE="src/spmm_device_fpga.cpp:71" VARIABLE="sub_ln71" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln71_1_fu_159_p2" SOURCE="src/spmm_device_fpga.cpp:71" VARIABLE="sub_ln71_1" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln71_fu_179_p3" SOURCE="src/spmm_device_fpga.cpp:71" VARIABLE="select_ln71" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="control_s_axi_U" SOURCE="" VARIABLE="" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="control" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="control_r_s_axi_U" SOURCE="" VARIABLE="" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="control_r" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem0_m_axi_U" SOURCE="" VARIABLE="" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="gmem0" DSP="0" BRAM="0" URAM="0"/>
</BindInfo>
