[{"DBLP title": "Kiwi: Synthesis of FPGA Circuits from Parallel Programs.", "DBLP authors": ["David J. Greaves", "Satnam Singh"], "year": 2008, "MAG papers": [{"PaperId": 2103798154, "PaperTitle": "kiwi synthesis of fpga circuits from parallel programs", "Year": 2008, "CitationCount": 64, "EstimatedCitation": 96, "Affiliations": ["microsoft", "university of cambridge"]}], "source": "ES"}, {"DBLP title": "Hardware Scripting in Gel.", "DBLP authors": ["Jonathan Bachrach", "Dany Qumsiyeh", "Mark M. Tobenkin"], "year": 2008, "MAG papers": [{"PaperId": 2169902823, "PaperTitle": "hardware scripting in gel", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["massachusetts institute of technology", "massachusetts institute of technology", "massachusetts institute of technology"]}], "source": "ES"}, {"DBLP title": "Performance Analysis with High-Level Languages for High-Performance Reconfigurable Computing.", "DBLP authors": ["John Curreri", "Seth Koehler", "Brian Holland", "Alan D. George"], "year": 2008, "MAG papers": [{"PaperId": 2135716617, "PaperTitle": "performance analysis with high level languages for high performance reconfigurable computing", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["university of florida", "university of florida", "university of florida", "university of florida"]}], "source": "ES"}, {"DBLP title": "A SRAM-based Architecture for Trie-based IP Lookup Using FPGA.", "DBLP authors": ["Hoang Le", "Weirong Jiang", "Viktor K. Prasanna"], "year": 2008, "MAG papers": [{"PaperId": 2144700548, "PaperTitle": "a sram based architecture for trie based ip lookup using fpga", "Year": 2008, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": ["university of southern california", "university of southern california", "university of southern california"]}], "source": "ES"}, {"DBLP title": "A Scalable High Throughput Firewall in FPGA.", "DBLP authors": ["Gajanan S. Jedhe", "Arun Ramamoorthy", "Kuruvilla Varghese"], "year": 2008, "MAG papers": [{"PaperId": 2115477036, "PaperTitle": "a scalable high throughput firewall in fpga", "Year": 2008, "CitationCount": 49, "EstimatedCitation": 75, "Affiliations": ["indian institute of science", "indian institute of science", "indian institute of science"]}], "source": "ES"}, {"DBLP title": "A Memory-Efficient FPGA-based Classification Engine.", "DBLP authors": ["Antonis Nikitakis", "Ioannis Papaefstathiou"], "year": 2008, "MAG papers": [{"PaperId": 2109666621, "PaperTitle": "a memory efficient fpga based classification engine", "Year": 2008, "CitationCount": 35, "EstimatedCitation": 52, "Affiliations": ["university of crete", "university of crete"]}], "source": "ES"}, {"DBLP title": "The Effectiveness of Configuration Merging in Point-to-Point Networks for Module-based FPGA Reconfiguration.", "DBLP authors": ["Shannon Koh", "Oliver Diessel"], "year": 2008, "MAG papers": [{"PaperId": 2106028194, "PaperTitle": "the effectiveness of configuration merging in point to point networks for module based fpga reconfiguration", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of new south wales", "university of new south wales"]}], "source": "ES"}, {"DBLP title": "Autonomous System on a Chip Adaptation through Partial Runtime Reconfiguration.", "DBLP authors": ["Matthew French", "Erik K. Anderson", "Dong-In Kang"], "year": 2008, "MAG papers": [{"PaperId": 2125196836, "PaperTitle": "autonomous system on a chip adaptation through partial runtime reconfiguration", "Year": 2008, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": ["university of southern california", "university of southern california", "university of southern california"]}], "source": "ES"}, {"DBLP title": "Scheduling Intervals for Reconfigurable Computing.", "DBLP authors": ["Wenyin Fu", "Katherine Compton"], "year": 2008, "MAG papers": [{"PaperId": 2100319014, "PaperTitle": "scheduling intervals for reconfigurable computing", "Year": 2008, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": ["university of wisconsin madison", "university of wisconsin madison"]}], "source": "ES"}, {"DBLP title": "DSPs, BRAMs and a Pinch of Logic: New Recipes for AES on FPGAs.", "DBLP authors": ["Saar Drimer", "Tim G\u00fcneysu", "Christof Paar"], "year": 2008, "MAG papers": [{"PaperId": 2101912677, "PaperTitle": "dsps brams and a pinch of logic new recipes for aes on fpgas", "Year": 2008, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": ["university of cambridge", "ruhr university bochum", "ruhr university bochum"]}], "source": "ES"}, {"DBLP title": "High-Speed Elliptic Curve Cryptography Accelerator for Koblitz Curves.", "DBLP authors": ["Kimmo U. J\u00e4rvinen", "Jorma O. Skytt\u00e4"], "year": 2008, "MAG papers": [{"PaperId": 2138461374, "PaperTitle": "high speed elliptic curve cryptography accelerator for koblitz curves", "Year": 2008, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": ["helsinki university of technology", "helsinki university of technology"]}], "source": "ES"}, {"DBLP title": "An FPGA Implementation of Explicit-State Model Checking.", "DBLP authors": ["Mary Ellen Fuess", "Miriam Leeser", "Tim Leonard"], "year": 2008, "MAG papers": [{"PaperId": 2141801193, "PaperTitle": "an fpga implementation of explicit state model checking", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["intel", "northeastern university", "northeastern university"]}], "source": "ES"}, {"DBLP title": "Power-Aware and Branch-Aware Word-Length Optimization.", "DBLP authors": ["William George Osborne", "Jos\u00e9 Gabriel F. Coutinho", "Wayne Luk", "Oskar Mencer"], "year": 2008, "MAG papers": [{"PaperId": 2146050915, "PaperTitle": "power aware and branch aware word length optimization", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["imperial college london", "imperial college london", "imperial college london", "imperial college london"]}], "source": "ES"}, {"DBLP title": "Simultaneous Retiming and Placement for Pipelined Netlists.", "DBLP authors": ["Kenneth Eguro", "Scott Hauck"], "year": 2008, "MAG papers": [{"PaperId": 2159780011, "PaperTitle": "simultaneous retiming and placement for pipelined netlists", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of washington", "university of washington"]}], "source": "ES"}, {"DBLP title": "Map-reduce as a Programming Model for Custom Computing Machines.", "DBLP authors": ["Jackson H. C. Yeung", "C. C. Tsang", "Kuen Hung Tsoi", "Bill S. H. Kwan", "Chris C. C. Cheung", "Anthony P. C. Chan", "Philip Heng Wai Leong"], "year": 2008, "MAG papers": [{"PaperId": 2133797469, "PaperTitle": "map reduce as a programming model for custom computing machines", "Year": 2008, "CitationCount": 60, "EstimatedCitation": 91, "Affiliations": ["the chinese university of hong kong", "the chinese university of hong kong", null, "the chinese university of hong kong", "the chinese university of hong kong", "the chinese university of hong kong", null]}], "source": "ES"}, {"DBLP title": "FPGA-Based Co-processor for Singular Value Array Reconciliation Tomography.", "DBLP authors": ["Jack Coyne", "David Cyganski", "R. James Duckworth"], "year": 2008, "MAG papers": [{"PaperId": 2100638775, "PaperTitle": "fpga based co processor for singular value array reconciliation tomography", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "Real-Time Optical Flow Calculations on FPGA and GPU Architectures: A Comparison Study.", "DBLP authors": ["Jeff Chase", "Brent E. Nelson", "John Bodily", "Zhaoyi Wei", "Dah-Jye Lee"], "year": 2008, "MAG papers": [{"PaperId": 2116759740, "PaperTitle": "real time optical flow calculations on fpga and gpu architectures a comparison study", "Year": 2008, "CitationCount": 47, "EstimatedCitation": 78, "Affiliations": ["brigham young university", "brigham young university", "brigham young university", "brigham young university", "brigham young university"]}], "source": "ES"}, {"DBLP title": "Multiobjective Optimization of FPGA-Based Medical Image Registration.", "DBLP authors": ["Omkar Dandekar", "William Plishker", "Shuvra S. Bhattacharyya", "Raj Shekhar"], "year": 2008, "MAG papers": [{"PaperId": 2154762785, "PaperTitle": "multiobjective optimization of fpga based medical image registration", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of maryland college park", "university of maryland college park", "university of maryland college park", "university of maryland college park"]}], "source": "ES"}, {"DBLP title": "Scaling Soft Processor Systems.", "DBLP authors": ["Martin Labrecque", "Peter Yiannacouras", "J. Gregory Steffan"], "year": 2008, "MAG papers": [{"PaperId": 2096281944, "PaperTitle": "scaling soft processor systems", "Year": 2008, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": ["university of toronto", "university of toronto", "university of toronto"]}], "source": "ES"}, {"DBLP title": "Reconfigurable Work Farms on a Massively Parallel Processor Array.", "DBLP authors": ["Michael Butts", "Brad Budlong", "Paul Wasson", "Ed White"], "year": 2008, "MAG papers": [{"PaperId": 2152830441, "PaperTitle": "reconfigurable work farms on a massively parallel processor array", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": [null, null, null, null]}], "source": "ES"}, {"DBLP title": "Titan-R: A Reconfigurable Hardware Implementation of a High-Speed Compressor.", "DBLP authors": ["Konstantinos Papadopoulos", "Ioannis Papaefstathiou"], "year": 2008, "MAG papers": [{"PaperId": 2100218313, "PaperTitle": "titan r a reconfigurable hardware implementation of a high speed compressor", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of crete", "university of crete"]}], "source": "ES"}, {"DBLP title": "Credit Risk Modelling using Hardware Accelerated Monte-Carlo Simulation.", "DBLP authors": ["David B. Thomas", "Wayne Luk"], "year": 2008, "MAG papers": [{"PaperId": 2126075236, "PaperTitle": "credit risk modelling using hardware accelerated monte carlo simulation", "Year": 2008, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": ["imperial college london", "imperial college london"]}], "source": "ES"}, {"DBLP title": "Sparse Matrix-Vector Multiplication on a Reconfigurable Supercomputer.", "DBLP authors": ["David DuBois", "Andrew DuBois", "Carolyn Connor Davenport", "Steve Poole"], "year": 2008, "MAG papers": [{"PaperId": 2098513105, "PaperTitle": "sparse matrix vector multiplication on a reconfigurable supercomputer", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": [null, null, null, null]}], "source": "ES"}, {"DBLP title": "An Efficient O(1) Priority Queue for Large FPGA-Based Discrete Event Simulations of Molecular Dynamics.", "DBLP authors": ["Martin C. Herbordt", "Francois Kosie", "Josh Model"], "year": 2008, "MAG papers": [{"PaperId": 2140715333, "PaperTitle": "an efficient o 1 priority queue for large fpga based discrete event simulations of molecular dynamics", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["boston university", null, "boston university"]}], "source": "ES"}, {"DBLP title": "ShareStreams-V: A Virtualized QoS Packet Scheduling Accelerator.", "DBLP authors": ["Kangtao Kendall Chuang", "Sudhakar Yalamanchili", "Ada Gavrilovska", "Karsten Schwan"], "year": 2008, "MAG papers": [{"PaperId": 2121013293, "PaperTitle": "sharestreams v a virtualized qos packet scheduling accelerator", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["qualcomm", "georgia institute of technology", "georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "Efficient Reconfigurable On-Chip Buses for FPGAs.", "DBLP authors": ["Dirk Koch", "Christian Haubelt", "J\u00fcrgen Teich"], "year": 2008, "MAG papers": [{"PaperId": 2141754382, "PaperTitle": "efficient reconfigurable on chip buses for fpgas", "Year": 2008, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": ["university of erlangen nuremberg", "university of erlangen nuremberg", "university of erlangen nuremberg"]}], "source": "ES"}, {"DBLP title": "Optimization of Routing and Reconfiguration Overhead in Programmable Processor Array Architectures.", "DBLP authors": ["Christophe Wolinski", "Krzysztof Kuchcinski", "J\u00fcrgen Teich", "Frank Hannig"], "year": 2008, "MAG papers": [{"PaperId": 2156063026, "PaperTitle": "optimization of routing and reconfiguration overhead in programmable processor array architectures", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of erlangen nuremberg", "lund university", "university of erlangen nuremberg", null]}], "source": "ES"}]