
%name Single-Ended Crystal Clocks Device for Simulation
%desc This module is needed to get around BSV's need for a CLK and RST_N at the top level

%provides clocks_device

%sources -t BSV -v PUBLIC  single-ended-clocks-vhdl-import.bsv
%sources -t BSV -v PUBLIC  single-ended-clocks-device-simulation.bsv
%sources -t VERILOG -v PRIVATE single-ended-clocks-device-simulation.v

