import "primitives/core.futil";
import "primitives/memories/comb.futil";
import "primitives/binary_operators.futil";
component main(@go go: 1, @clk clk: 1, @reset reset: 1) -> (@done done: 1) {
  cells {
    a = std_reg(32);
    b = std_reg(32);
    c = std_reg(32);
    d = std_reg(32);
    e = std_reg(32);
    lt = std_lt(32);
    gt = std_lt(32);
  }
  wires {
    static<10> group my_group {
      a.write_en = %2 | %5 | lt.out & %7 ? 1'd1;
    }
  }
  control {
    my_group;
  }
}
