

================================================================
== Vivado HLS Report for 'scheduler'
================================================================
* Date:           Sat Dec 15 18:12:01 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        scheduler
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.92|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|  3 ~ 11  |          -|          -|  inf |    no    |
        | + Loop 1.1  |    6|    8|   3 ~ 4  |          -|          -|     2|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
	7  / (exitcond1)
3 --> 
	4  / (or_cond_5)
	6  / (!or_cond_5)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true
7 --> 
	8  / (!exitcond)
	6  / (exitcond)
8 --> 
	9  / (demorgan)
	10  / (!demorgan)
9 --> 
	10  / true
10 --> 
	7  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: i (11)  [1/1] 0.00ns
:0  %i = alloca i32

ST_1: queue_3_current_nod (12)  [1/1] 0.00ns
:1  %queue_3_current_nod = alloca i32

ST_1: queue_3_current_nod_1 (13)  [1/1] 0.00ns
:2  %queue_3_current_nod_1 = alloca i32

ST_1: queue_3_current_nod_2 (14)  [1/1] 0.00ns
:3  %queue_3_current_nod_2 = alloca i32

ST_1: queue_3_current_nod_3 (15)  [1/1] 0.00ns
:4  %queue_3_current_nod_3 = alloca i32

ST_1: queue_3_next_node_2 (16)  [1/1] 0.00ns
:5  %queue_3_next_node_2 = alloca i32

ST_1: queue_3_next_node_3 (17)  [1/1] 0.00ns
:6  %queue_3_next_node_3 = alloca i32

ST_1: queue_3_next_node_6 (18)  [1/1] 0.00ns
:7  %queue_3_next_node_6 = alloca i32

ST_1: queue_3_next_node_8 (19)  [1/1] 0.00ns
:8  %queue_3_next_node_8 = alloca i32

ST_1: queue_3_state_2 (20)  [1/1] 0.00ns
:9  %queue_3_state_2 = alloca i32

ST_1: queue_3_state_3 (21)  [1/1] 0.00ns
:10  %queue_3_state_3 = alloca i32

ST_1: queue_3_state_6 (22)  [1/1] 0.00ns
:11  %queue_3_state_6 = alloca i32

ST_1: queue_3_state_8 (23)  [1/1] 0.00ns
:12  %queue_3_state_8 = alloca i32

ST_1: StgValue_24 (24)  [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecBitsMap([2 x i32]* %sched_interfaces_context_current_node), !map !39

ST_1: StgValue_25 (25)  [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecBitsMap([2 x i32]* %sched_interfaces_context_next_node), !map !45

ST_1: StgValue_26 (26)  [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecBitsMap([2 x i32]* %sched_interfaces_context_state), !map !49

ST_1: StgValue_27 (27)  [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecBitsMap([2 x i1]* %sched_interfaces_schedule_V), !map !53

ST_1: StgValue_28 (28)  [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecBitsMap([2 x i1]* %sched_interfaces_ack_V), !map !57

ST_1: StgValue_29 (29)  [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecBitsMap([2 x i32]* %setup_interfaces_context_current_node), !map !61

ST_1: StgValue_30 (30)  [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecBitsMap([2 x i32]* %setup_interfaces_context_next_node), !map !65

ST_1: StgValue_31 (31)  [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecBitsMap([2 x i32]* %setup_interfaces_context_state), !map !69

ST_1: StgValue_32 (32)  [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecBitsMap([2 x i1]* %setup_interfaces_restart_V), !map !73

ST_1: StgValue_33 (33)  [1/1] 0.00ns
:22  call void (...)* @_ssdm_op_SpecBitsMap([2 x i1]* %setup_interfaces_core_halted_V), !map !77

ST_1: StgValue_34 (34)  [1/1] 0.00ns
:23  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @scheduler_str) nounwind

ST_1: StgValue_35 (35)  [1/1] 1.59ns
:24  store i32 0, i32* %i

ST_1: StgValue_36 (36)  [1/1] 1.59ns  loc: scheduler.cpp:10
:25  br label %.backedge


 <State 2>: 3.26ns
ST_2: queue_head_ptr_1 (38)  [1/1] 0.00ns  loc: scheduler.cpp:44
.backedge:0  %queue_head_ptr_1 = phi i32 [ 0, %0 ], [ %queue_head_ptr_1_be, %.backedge.backedge ]

ST_2: i_load (39)  [1/1] 0.00ns  loc: scheduler.cpp:13
.backedge:1  %i_load = load i32* %i

ST_2: loop_begin (40)  [1/1] 0.00ns
.backedge:2  %loop_begin = call i32 (...)* @_ssdm_op_SpecLoopBegin() nounwind

ST_2: exitcond1 (41)  [1/1] 3.26ns  loc: scheduler.cpp:13
.backedge:3  %exitcond1 = icmp eq i32 %i_load, 2

ST_2: StgValue_41 (42)  [1/1] 0.00ns  loc: scheduler.cpp:13
.backedge:4  br i1 %exitcond1, label %.preheader.preheader, label %1

ST_2: tmp (44)  [1/1] 0.00ns  loc: scheduler.cpp:16
:0  %tmp = sext i32 %i_load to i64

ST_2: sched_interfaces_sch (45)  [1/1] 0.00ns  loc: scheduler.cpp:16
:1  %sched_interfaces_sch = getelementptr [2 x i1]* %sched_interfaces_schedule_V, i64 0, i64 %tmp

ST_2: sched_interfaces_sch_1 (46)  [2/2] 2.32ns  loc: scheduler.cpp:16
:2  %sched_interfaces_sch_1 = load i1* %sched_interfaces_sch, align 1

ST_2: StgValue_45 (122)  [1/1] 1.59ns  loc: scheduler.cpp:50
.preheader.preheader:0  br label %.preheader


 <State 3>: 6.92ns
ST_3: sched_interfaces_sch_1 (46)  [1/2] 2.32ns  loc: scheduler.cpp:16
:2  %sched_interfaces_sch_1 = load i1* %sched_interfaces_sch, align 1

ST_3: tmp_1 (47)  [1/1] 0.00ns  loc: scheduler.cpp:16
:3  %tmp_1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %queue_head_ptr_1, i32 2, i32 31)

ST_3: icmp (48)  [1/1] 3.26ns  loc: scheduler.cpp:16
:4  %icmp = icmp eq i30 %tmp_1, 0

ST_3: or_cond_5 (49)  [1/1] 2.07ns  loc: scheduler.cpp:16
:5  %or_cond_5 = and i1 %sched_interfaces_sch_1, %icmp

ST_3: StgValue_50 (50)  [1/1] 1.59ns  loc: scheduler.cpp:16
:6  br i1 %or_cond_5, label %_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv, label %._crit_edge

ST_3: sched_interfaces_con (64)  [1/1] 0.00ns  loc: scheduler.cpp:19
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:12  %sched_interfaces_con = getelementptr [2 x i32]* %sched_interfaces_context_current_node, i64 0, i64 %tmp

ST_3: new_context_current_s (65)  [2/2] 2.32ns  loc: scheduler.cpp:19
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:13  %new_context_current_s = load i32* %sched_interfaces_con, align 4

ST_3: sched_interfaces_con_1 (66)  [1/1] 0.00ns  loc: scheduler.cpp:19
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:14  %sched_interfaces_con_1 = getelementptr [2 x i32]* %sched_interfaces_context_next_node, i64 0, i64 %tmp

ST_3: new_context_next_nod (67)  [2/2] 2.32ns  loc: scheduler.cpp:19
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:15  %new_context_next_nod = load i32* %sched_interfaces_con_1, align 4

ST_3: sched_interfaces_con_2 (68)  [1/1] 0.00ns  loc: scheduler.cpp:19
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:16  %sched_interfaces_con_2 = getelementptr [2 x i32]* %sched_interfaces_context_state, i64 0, i64 %tmp

ST_3: new_context_state_2 (69)  [2/2] 2.32ns  loc: scheduler.cpp:19
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:17  %new_context_state_2 = load i32* %sched_interfaces_con_2, align 4


 <State 4>: 2.32ns
ST_4: queue_3_current_nod_4 (52)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:0  %queue_3_current_nod_4 = load i32* %queue_3_current_nod

ST_4: queue_3_current_nod_5 (53)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:1  %queue_3_current_nod_5 = load i32* %queue_3_current_nod_1

ST_4: queue_3_current_nod_6 (54)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:2  %queue_3_current_nod_6 = load i32* %queue_3_current_nod_2

ST_4: queue_3_current_nod_7 (55)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:3  %queue_3_current_nod_7 = load i32* %queue_3_current_nod_3

ST_4: queue_3_next_node_2_1 (56)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:4  %queue_3_next_node_2_1 = load i32* %queue_3_next_node_2

ST_4: queue_3_next_node_3_1 (57)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:5  %queue_3_next_node_3_1 = load i32* %queue_3_next_node_3

ST_4: queue_3_next_node_6_1 (58)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:6  %queue_3_next_node_6_1 = load i32* %queue_3_next_node_6

ST_4: queue_3_next_node_8_1 (59)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:7  %queue_3_next_node_8_1 = load i32* %queue_3_next_node_8

ST_4: queue_3_state_2_loa (60)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:8  %queue_3_state_2_loa = load i32* %queue_3_state_2

ST_4: queue_3_state_3_loa (61)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:9  %queue_3_state_3_loa = load i32* %queue_3_state_3

ST_4: queue_3_state_6_loa (62)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:10  %queue_3_state_6_loa = load i32* %queue_3_state_6

ST_4: queue_3_state_8_loa (63)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:11  %queue_3_state_8_loa = load i32* %queue_3_state_8

ST_4: new_context_current_s (65)  [1/2] 2.32ns  loc: scheduler.cpp:19
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:13  %new_context_current_s = load i32* %sched_interfaces_con, align 4

ST_4: new_context_next_nod (67)  [1/2] 2.32ns  loc: scheduler.cpp:19
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:15  %new_context_next_nod = load i32* %sched_interfaces_con_1, align 4

ST_4: new_context_state_2 (69)  [1/2] 2.32ns  loc: scheduler.cpp:19
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:17  %new_context_state_2 = load i32* %sched_interfaces_con_2, align 4


 <State 5>: 2.32ns
ST_5: tmp_2 (70)  [1/1] 0.00ns  loc: scheduler.cpp:21
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:18  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str)

ST_5: StgValue_73 (71)  [1/1] 0.00ns  loc: scheduler.cpp:22
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:19  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str1) nounwind

ST_5: sched_interfaces_ack (72)  [1/1] 0.00ns  loc: scheduler.cpp:23
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:20  %sched_interfaces_ack = getelementptr [2 x i1]* %sched_interfaces_ack_V, i64 0, i64 %tmp

ST_5: StgValue_75 (73)  [1/1] 0.00ns  loc: scheduler.cpp:24
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:21  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_5: StgValue_76 (74)  [1/1] 2.32ns  loc: scheduler.cpp:25
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:22  store i1 false, i1* %sched_interfaces_ack, align 1

ST_5: empty (75)  [1/1] 0.00ns  loc: scheduler.cpp:26
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:23  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_2)


 <State 6>: 6.21ns
ST_6: tmp_3 (76)  [1/1] 0.00ns  loc: scheduler.cpp:13
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:24  %tmp_3 = trunc i32 %i_load to i2

ST_6: sel_tmp (77)  [1/1] 2.07ns  loc: scheduler.cpp:13
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:25  %sel_tmp = icmp eq i2 %tmp_3, -2

ST_6: sel_tmp1 (78)  [1/1] 2.07ns  loc: scheduler.cpp:13
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:26  %sel_tmp1 = icmp eq i2 %tmp_3, 1

ST_6: sel_tmp2 (79)  [1/1] 2.07ns  loc: scheduler.cpp:13
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:27  %sel_tmp2 = icmp eq i2 %tmp_3, 0

ST_6: or_cond (80)  [1/1] 2.07ns  loc: scheduler.cpp:13
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:28  %or_cond = or i1 %sel_tmp2, %sel_tmp1

ST_6: newSel (81)  [1/1] 0.00ns  loc: scheduler.cpp:13 (grouped into LUT with out node queue_3_current_nod_8)
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:29  %newSel = select i1 %sel_tmp, i32 %queue_3_current_nod_7, i32 %new_context_current_s

ST_6: queue_3_current_nod_8 (82)  [1/1] 2.07ns  loc: scheduler.cpp:13 (out node of the LUT)
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:30  %queue_3_current_nod_8 = select i1 %or_cond, i32 %queue_3_current_nod_7, i32 %newSel

ST_6: newSel2 (83)  [1/1] 0.00ns  loc: scheduler.cpp:13 (grouped into LUT with out node queue_3_current_nod_9)
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:31  %newSel2 = select i1 %sel_tmp, i32 %new_context_current_s, i32 %queue_3_current_nod_6

ST_6: queue_3_current_nod_9 (84)  [1/1] 2.07ns  loc: scheduler.cpp:13 (out node of the LUT)
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:32  %queue_3_current_nod_9 = select i1 %or_cond, i32 %queue_3_current_nod_6, i32 %newSel2

ST_6: queue_3_current_nod_10 (85)  [1/1] 0.00ns  loc: scheduler.cpp:13 (grouped into LUT with out node queue_3_current_nod_11)
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:33  %queue_3_current_nod_10 = select i1 %sel_tmp1, i32 %new_context_current_s, i32 %queue_3_current_nod_5

ST_6: queue_3_current_nod_11 (86)  [1/1] 2.07ns  loc: scheduler.cpp:13 (out node of the LUT)
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:34  %queue_3_current_nod_11 = select i1 %sel_tmp2, i32 %queue_3_current_nod_5, i32 %queue_3_current_nod_10

ST_6: queue_3_current_nod_12 (87)  [1/1] 2.07ns  loc: scheduler.cpp:13
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:35  %queue_3_current_nod_12 = select i1 %sel_tmp2, i32 %new_context_current_s, i32 %queue_3_current_nod_4

ST_6: newSel4 (88)  [1/1] 0.00ns  loc: scheduler.cpp:13 (grouped into LUT with out node queue_3_next_node)
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:36  %newSel4 = select i1 %sel_tmp, i32 %queue_3_next_node_8_1, i32 %new_context_next_nod

ST_6: queue_3_next_node (89)  [1/1] 2.07ns  loc: scheduler.cpp:13 (out node of the LUT)
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:37  %queue_3_next_node = select i1 %or_cond, i32 %queue_3_next_node_8_1, i32 %newSel4

ST_6: newSel6 (90)  [1/1] 0.00ns  loc: scheduler.cpp:13 (grouped into LUT with out node queue_3_next_node_1)
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:38  %newSel6 = select i1 %sel_tmp, i32 %new_context_next_nod, i32 %queue_3_next_node_6_1

ST_6: queue_3_next_node_1 (91)  [1/1] 2.07ns  loc: scheduler.cpp:13 (out node of the LUT)
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:39  %queue_3_next_node_1 = select i1 %or_cond, i32 %queue_3_next_node_6_1, i32 %newSel6

ST_6: queue_3_next_node_4 (92)  [1/1] 0.00ns  loc: scheduler.cpp:13 (grouped into LUT with out node queue_3_next_node_5)
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:40  %queue_3_next_node_4 = select i1 %sel_tmp1, i32 %new_context_next_nod, i32 %queue_3_next_node_3_1

ST_6: queue_3_next_node_5 (93)  [1/1] 2.07ns  loc: scheduler.cpp:13 (out node of the LUT)
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:41  %queue_3_next_node_5 = select i1 %sel_tmp2, i32 %queue_3_next_node_3_1, i32 %queue_3_next_node_4

ST_6: queue_3_next_node_7 (94)  [1/1] 2.07ns  loc: scheduler.cpp:13
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:42  %queue_3_next_node_7 = select i1 %sel_tmp2, i32 %new_context_next_nod, i32 %queue_3_next_node_2_1

ST_6: newSel8 (95)  [1/1] 0.00ns  loc: scheduler.cpp:13 (grouped into LUT with out node queue_3_state)
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:43  %newSel8 = select i1 %sel_tmp, i32 %queue_3_state_8_loa, i32 %new_context_state_2

ST_6: queue_3_state (96)  [1/1] 2.07ns  loc: scheduler.cpp:13 (out node of the LUT)
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:44  %queue_3_state = select i1 %or_cond, i32 %queue_3_state_8_loa, i32 %newSel8

ST_6: newSel1 (97)  [1/1] 0.00ns  loc: scheduler.cpp:13 (grouped into LUT with out node queue_3_state_1)
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:45  %newSel1 = select i1 %sel_tmp, i32 %new_context_state_2, i32 %queue_3_state_6_loa

ST_6: queue_3_state_1 (98)  [1/1] 2.07ns  loc: scheduler.cpp:13 (out node of the LUT)
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:46  %queue_3_state_1 = select i1 %or_cond, i32 %queue_3_state_6_loa, i32 %newSel1

ST_6: queue_3_state_4 (99)  [1/1] 0.00ns  loc: scheduler.cpp:13 (grouped into LUT with out node queue_3_state_5)
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:47  %queue_3_state_4 = select i1 %sel_tmp1, i32 %new_context_state_2, i32 %queue_3_state_3_loa

ST_6: queue_3_state_5 (100)  [1/1] 2.07ns  loc: scheduler.cpp:13 (out node of the LUT)
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:48  %queue_3_state_5 = select i1 %sel_tmp2, i32 %queue_3_state_3_loa, i32 %queue_3_state_4

ST_6: queue_3_state_7 (101)  [1/1] 2.07ns  loc: scheduler.cpp:13
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:49  %queue_3_state_7 = select i1 %sel_tmp2, i32 %new_context_state_2, i32 %queue_3_state_2_loa

ST_6: queue_head_ptr (102)  [1/1] 2.90ns  loc: scheduler.cpp:44
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:50  %queue_head_ptr = add i32 1, %queue_head_ptr_1

ST_6: StgValue_105 (103)  [1/1] 0.00ns  loc: scheduler.cpp:43
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:51  store i32 %queue_3_state, i32* %queue_3_state_8

ST_6: StgValue_106 (104)  [1/1] 0.00ns  loc: scheduler.cpp:43
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:52  store i32 %queue_3_state_1, i32* %queue_3_state_6

ST_6: StgValue_107 (105)  [1/1] 0.00ns  loc: scheduler.cpp:43
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:53  store i32 %queue_3_state_5, i32* %queue_3_state_3

ST_6: StgValue_108 (106)  [1/1] 0.00ns  loc: scheduler.cpp:43
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:54  store i32 %queue_3_state_7, i32* %queue_3_state_2

ST_6: StgValue_109 (107)  [1/1] 0.00ns  loc: scheduler.cpp:43
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:55  store i32 %queue_3_next_node, i32* %queue_3_next_node_8

ST_6: StgValue_110 (108)  [1/1] 0.00ns  loc: scheduler.cpp:43
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:56  store i32 %queue_3_next_node_1, i32* %queue_3_next_node_6

ST_6: StgValue_111 (109)  [1/1] 0.00ns  loc: scheduler.cpp:43
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:57  store i32 %queue_3_next_node_5, i32* %queue_3_next_node_3

ST_6: StgValue_112 (110)  [1/1] 0.00ns  loc: scheduler.cpp:43
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:58  store i32 %queue_3_next_node_7, i32* %queue_3_next_node_2

ST_6: StgValue_113 (111)  [1/1] 0.00ns  loc: scheduler.cpp:43
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:59  store i32 %queue_3_current_nod_8, i32* %queue_3_current_nod_3

ST_6: StgValue_114 (112)  [1/1] 0.00ns  loc: scheduler.cpp:43
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:60  store i32 %queue_3_current_nod_9, i32* %queue_3_current_nod_2

ST_6: StgValue_115 (113)  [1/1] 0.00ns  loc: scheduler.cpp:43
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:61  store i32 %queue_3_current_nod_11, i32* %queue_3_current_nod_1

ST_6: StgValue_116 (114)  [1/1] 0.00ns  loc: scheduler.cpp:43
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:62  store i32 %queue_3_current_nod_12, i32* %queue_3_current_nod

ST_6: StgValue_117 (115)  [1/1] 1.59ns  loc: scheduler.cpp:45
_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv:63  br label %._crit_edge

ST_6: queue_head_ptr_3 (117)  [1/1] 0.00ns
._crit_edge:0  %queue_head_ptr_3 = phi i32 [ %queue_head_ptr, %_ZN7_ap_sc_7sc_core4waitEi.exit2_ifconv ], [ %queue_head_ptr_1, %1 ]

ST_6: i_1 (118)  [1/1] 2.90ns  loc: scheduler.cpp:13
._crit_edge:1  %i_1 = add nsw i32 %i_load, 1

ST_6: StgValue_120 (119)  [1/1] 1.59ns  loc: scheduler.cpp:13
._crit_edge:2  store i32 %i_1, i32* %i

ST_6: StgValue_121 (120)  [1/1] 1.59ns  loc: scheduler.cpp:13
._crit_edge:3  br label %.backedge.backedge

ST_6: queue_head_ptr_1_be (175)  [1/1] 0.00ns  loc: scheduler.cpp:44
.backedge.backedge:0  %queue_head_ptr_1_be = phi i32 [ %queue_head_ptr_3, %._crit_edge ], [ %queue_head_ptr_4, %.backedge.loopexit ]

ST_6: StgValue_123 (176)  [1/1] 0.00ns
.backedge.backedge:1  br label %.backedge


 <State 7>: 2.32ns
ST_7: queue_head_ptr_4 (124)  [1/1] 0.00ns  loc: scheduler.cpp:44
.preheader:0  %queue_head_ptr_4 = phi i32 [ %queue_head_ptr_1, %.preheader.preheader ], [ %queue_head_ptr_4_be, %.preheader.backedge ]

ST_7: i1 (125)  [1/1] 0.00ns
.preheader:1  %i1 = phi i2 [ 0, %.preheader.preheader ], [ %i_2, %.preheader.backedge ]

ST_7: exitcond (126)  [1/1] 2.07ns  loc: scheduler.cpp:50
.preheader:2  %exitcond = icmp eq i2 %i1, -2

ST_7: empty_6 (127)  [1/1] 0.00ns
.preheader:3  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

ST_7: i_2 (128)  [1/1] 2.17ns  loc: scheduler.cpp:50
.preheader:4  %i_2 = add i2 %i1, 1

ST_7: StgValue_129 (129)  [1/1] 0.00ns  loc: scheduler.cpp:50
.preheader:5  br i1 %exitcond, label %.backedge.loopexit, label %2

ST_7: tmp_4 (131)  [1/1] 0.00ns  loc: scheduler.cpp:52
:0  %tmp_4 = zext i2 %i1 to i64

ST_7: setup_interfaces_cor (132)  [1/1] 0.00ns  loc: scheduler.cpp:52
:1  %setup_interfaces_cor = getelementptr [2 x i1]* %setup_interfaces_core_halted_V, i64 0, i64 %tmp_4

ST_7: setup_interfaces_cor_1 (133)  [2/2] 2.32ns  loc: scheduler.cpp:52
:2  %setup_interfaces_cor_1 = load i1* %setup_interfaces_cor, align 1

ST_7: StgValue_133 (172)  [1/1] 1.59ns
.backedge.loopexit:0  store i32 0, i32* %i

ST_7: StgValue_134 (173)  [1/1] 1.59ns
.backedge.loopexit:1  br label %.backedge.backedge


 <State 8>: 6.92ns
ST_8: setup_interfaces_cor_1 (133)  [1/2] 2.32ns  loc: scheduler.cpp:52
:2  %setup_interfaces_cor_1 = load i1* %setup_interfaces_cor, align 1

ST_8: tmp_5 (134)  [1/1] 3.26ns  loc: scheduler.cpp:52
:3  %tmp_5 = icmp ne i32 %queue_head_ptr_4, 0

ST_8: demorgan (135)  [1/1] 2.07ns  loc: scheduler.cpp:52
:4  %demorgan = and i1 %setup_interfaces_cor_1, %tmp_5

ST_8: StgValue_138 (136)  [1/1] 1.59ns  loc: scheduler.cpp:52
:5  br i1 %demorgan, label %_ZN7_ap_sc_7sc_core4waitEi.exit, label %.preheader.backedge

ST_8: queue_3_current_nod_13 (138)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:0  %queue_3_current_nod_13 = load i32* %queue_3_current_nod

ST_8: queue_3_current_nod_14 (139)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:1  %queue_3_current_nod_14 = load i32* %queue_3_current_nod_1

ST_8: queue_3_current_nod_15 (140)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:2  %queue_3_current_nod_15 = load i32* %queue_3_current_nod_2

ST_8: queue_3_current_nod_16 (141)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:3  %queue_3_current_nod_16 = load i32* %queue_3_current_nod_3

ST_8: queue_3_next_node_2_2 (142)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:4  %queue_3_next_node_2_2 = load i32* %queue_3_next_node_2

ST_8: queue_3_next_node_3_2 (143)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:5  %queue_3_next_node_3_2 = load i32* %queue_3_next_node_3

ST_8: queue_3_next_node_6_2 (144)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:6  %queue_3_next_node_6_2 = load i32* %queue_3_next_node_6

ST_8: queue_3_next_node_8_2 (145)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:7  %queue_3_next_node_8_2 = load i32* %queue_3_next_node_8

ST_8: queue_3_state_2_loa_1 (146)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:8  %queue_3_state_2_loa_1 = load i32* %queue_3_state_2

ST_8: queue_3_state_3_loa_1 (147)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:9  %queue_3_state_3_loa_1 = load i32* %queue_3_state_3

ST_8: queue_3_state_6_loa_1 (148)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:10  %queue_3_state_6_loa_1 = load i32* %queue_3_state_6

ST_8: queue_3_state_8_loa_1 (149)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:11  %queue_3_state_8_loa_1 = load i32* %queue_3_state_8

ST_8: tmp_6 (150)  [1/1] 0.00ns  loc: scheduler.cpp:44
_ZN7_ap_sc_7sc_core4waitEi.exit:12  %tmp_6 = trunc i32 %queue_head_ptr_4 to i2

ST_8: new_context_current_1 (151)  [1/1] 1.96ns  loc: scheduler.cpp:44
_ZN7_ap_sc_7sc_core4waitEi.exit:13  %new_context_current_1 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %queue_3_current_nod_13, i32 %queue_3_current_nod_14, i32 %queue_3_current_nod_15, i32 %queue_3_current_nod_16, i2 %tmp_6)

ST_8: new_context_next_nod_1 (152)  [1/1] 1.96ns  loc: scheduler.cpp:44
_ZN7_ap_sc_7sc_core4waitEi.exit:14  %new_context_next_nod_1 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %queue_3_next_node_2_2, i32 %queue_3_next_node_3_2, i32 %queue_3_next_node_6_2, i32 %queue_3_next_node_8_2, i2 %tmp_6)

ST_8: new_context_state (153)  [1/1] 1.96ns  loc: scheduler.cpp:44
_ZN7_ap_sc_7sc_core4waitEi.exit:15  %new_context_state = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %queue_3_state_2_loa_1, i32 %queue_3_state_3_loa_1, i32 %queue_3_state_6_loa_1, i32 %queue_3_state_8_loa_1, i2 %tmp_6)

ST_8: queue_head_ptr_2 (154)  [1/1] 2.90ns  loc: scheduler.cpp:56
_ZN7_ap_sc_7sc_core4waitEi.exit:16  %queue_head_ptr_2 = add i32 -1, %queue_head_ptr_4


 <State 9>: 2.32ns
ST_9: tmp_8 (155)  [1/1] 0.00ns  loc: scheduler.cpp:59
_ZN7_ap_sc_7sc_core4waitEi.exit:17  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)

ST_9: StgValue_157 (156)  [1/1] 0.00ns  loc: scheduler.cpp:60
_ZN7_ap_sc_7sc_core4waitEi.exit:18  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str1) nounwind

ST_9: setup_interfaces_con (157)  [1/1] 0.00ns  loc: scheduler.cpp:61
_ZN7_ap_sc_7sc_core4waitEi.exit:19  %setup_interfaces_con = getelementptr [2 x i32]* %setup_interfaces_context_current_node, i64 0, i64 %tmp_4

ST_9: StgValue_159 (158)  [1/1] 2.32ns  loc: scheduler.cpp:61
_ZN7_ap_sc_7sc_core4waitEi.exit:20  store i32 %new_context_current_1, i32* %setup_interfaces_con, align 4

ST_9: setup_interfaces_con_1 (159)  [1/1] 0.00ns  loc: scheduler.cpp:61
_ZN7_ap_sc_7sc_core4waitEi.exit:21  %setup_interfaces_con_1 = getelementptr [2 x i32]* %setup_interfaces_context_next_node, i64 0, i64 %tmp_4

ST_9: StgValue_161 (160)  [1/1] 2.32ns  loc: scheduler.cpp:61
_ZN7_ap_sc_7sc_core4waitEi.exit:22  store i32 %new_context_next_nod_1, i32* %setup_interfaces_con_1, align 4

ST_9: setup_interfaces_con_2 (161)  [1/1] 0.00ns  loc: scheduler.cpp:61
_ZN7_ap_sc_7sc_core4waitEi.exit:23  %setup_interfaces_con_2 = getelementptr [2 x i32]* %setup_interfaces_context_state, i64 0, i64 %tmp_4

ST_9: StgValue_163 (162)  [1/1] 2.32ns  loc: scheduler.cpp:61
_ZN7_ap_sc_7sc_core4waitEi.exit:24  store i32 %new_context_state, i32* %setup_interfaces_con_2, align 4

ST_9: setup_interfaces_res (163)  [1/1] 0.00ns  loc: scheduler.cpp:62
_ZN7_ap_sc_7sc_core4waitEi.exit:25  %setup_interfaces_res = getelementptr [2 x i1]* %setup_interfaces_restart_V, i64 0, i64 %tmp_4

ST_9: StgValue_165 (164)  [1/1] 0.00ns  loc: scheduler.cpp:63
_ZN7_ap_sc_7sc_core4waitEi.exit:26  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_9: StgValue_166 (165)  [1/1] 2.32ns  loc: scheduler.cpp:64
_ZN7_ap_sc_7sc_core4waitEi.exit:27  store i1 false, i1* %setup_interfaces_res, align 1

ST_9: empty_7 (166)  [1/1] 0.00ns  loc: scheduler.cpp:65
_ZN7_ap_sc_7sc_core4waitEi.exit:28  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_8)

ST_9: StgValue_168 (167)  [1/1] 1.59ns  loc: scheduler.cpp:66
_ZN7_ap_sc_7sc_core4waitEi.exit:29  br label %.preheader.backedge


 <State 10>: 0.00ns
ST_10: queue_head_ptr_4_be (169)  [1/1] 0.00ns
.preheader.backedge:0  %queue_head_ptr_4_be = phi i32 [ %queue_head_ptr_2, %_ZN7_ap_sc_7sc_core4waitEi.exit ], [ %queue_head_ptr_4, %2 ]

ST_10: StgValue_170 (170)  [1/1] 0.00ns
.preheader.backedge:1  br label %.preheader



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('i') [11]  (0 ns)
	'store' operation of constant 0 on local variable 'i' [35]  (1.59 ns)

 <State 2>: 3.26ns
The critical path consists of the following:
	'load' operation ('i_load', scheduler.cpp:13) on local variable 'i' [39]  (0 ns)
	'icmp' operation ('exitcond1', scheduler.cpp:13) [41]  (3.26 ns)

 <State 3>: 6.92ns
The critical path consists of the following:
	'icmp' operation ('icmp', scheduler.cpp:16) [48]  (3.26 ns)
	'and' operation ('or_cond_5', scheduler.cpp:16) [49]  (2.07 ns)
	multiplexor before 'phi' operation ('queue_head_ptr') with incoming values : ('queue_head_ptr', scheduler.cpp:44) ('queue_head_ptr', scheduler.cpp:56) [117]  (1.59 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'load' operation ('new_context.current_node', scheduler.cpp:19) on array 'sched_interfaces_context_current_node' [65]  (2.32 ns)

 <State 5>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('sched_interfaces_ack', scheduler.cpp:23) [72]  (0 ns)
	'store' operation (scheduler.cpp:25) of constant 0 on array 'sched_interfaces_ack_V' [74]  (2.32 ns)

 <State 6>: 6.21ns
The critical path consists of the following:
	'icmp' operation ('sel_tmp1', scheduler.cpp:13) [78]  (2.07 ns)
	'or' operation ('or_cond', scheduler.cpp:13) [80]  (2.07 ns)
	'select' operation ('queue[3].state', scheduler.cpp:13) [96]  (2.07 ns)

 <State 7>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', scheduler.cpp:50) [125]  (0 ns)
	'getelementptr' operation ('setup_interfaces_cor', scheduler.cpp:52) [132]  (0 ns)
	'load' operation ('setup_interfaces_cor_1', scheduler.cpp:52) on array 'setup_interfaces_core_halted_V' [133]  (2.32 ns)

 <State 8>: 6.92ns
The critical path consists of the following:
	'icmp' operation ('tmp_5', scheduler.cpp:52) [134]  (3.26 ns)
	'and' operation ('demorgan', scheduler.cpp:52) [135]  (2.07 ns)
	multiplexor before 'phi' operation ('queue_head_ptr') with incoming values : ('queue_head_ptr', scheduler.cpp:44) ('queue_head_ptr', scheduler.cpp:56) [169]  (1.59 ns)

 <State 9>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('setup_interfaces_con', scheduler.cpp:61) [157]  (0 ns)
	'store' operation (scheduler.cpp:61) of variable 'new_context.current_node', scheduler.cpp:44 on array 'setup_interfaces_context_current_node' [158]  (2.32 ns)

 <State 10>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
