--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Fri Aug 14 12:31:45 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     parallel_to_serial
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_c]
            176 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.594ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             count_reg_26__i1  (from clk_c +)
   Destination:    FD1P3AX    SP             data_reg_i0_i0  (to clk_c +)

   Delay:                   4.170ns  (28.4% logic, 71.6% route), 3 logic levels.

 Constraint Details:

      4.170ns data_path count_reg_26__i1 to data_reg_i0_i0 meets
      5.000ns delay constraint less
      0.236ns LCE_S requirement (totaling 4.764ns) by 0.594ns

 Path Details: count_reg_26__i1 to data_reg_i0_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367             CK to Q              count_reg_26__i1 (from clk_c)
Route         6   e 1.058                                  count_reg[1]
LUT4        ---     0.408              A to Z              i101_2_lut
Route         1   e 0.660                                  n185
LUT4        ---     0.408              D to Z              i118_4_lut
Route        17   e 1.269                                  empty_next
                  --------
                    4.170  (28.4% logic, 71.6% route), 3 logic levels.


Passed:  The following path meets requirements by 0.594ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             count_reg_26__i1  (from clk_c +)
   Destination:    FD1P3AX    SP             data_reg_i0_i1  (to clk_c +)

   Delay:                   4.170ns  (28.4% logic, 71.6% route), 3 logic levels.

 Constraint Details:

      4.170ns data_path count_reg_26__i1 to data_reg_i0_i1 meets
      5.000ns delay constraint less
      0.236ns LCE_S requirement (totaling 4.764ns) by 0.594ns

 Path Details: count_reg_26__i1 to data_reg_i0_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367             CK to Q              count_reg_26__i1 (from clk_c)
Route         6   e 1.058                                  count_reg[1]
LUT4        ---     0.408              A to Z              i101_2_lut
Route         1   e 0.660                                  n185
LUT4        ---     0.408              D to Z              i118_4_lut
Route        17   e 1.269                                  empty_next
                  --------
                    4.170  (28.4% logic, 71.6% route), 3 logic levels.


Passed:  The following path meets requirements by 0.594ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             count_reg_26__i1  (from clk_c +)
   Destination:    FD1P3AX    SP             data_reg_i0_i2  (to clk_c +)

   Delay:                   4.170ns  (28.4% logic, 71.6% route), 3 logic levels.

 Constraint Details:

      4.170ns data_path count_reg_26__i1 to data_reg_i0_i2 meets
      5.000ns delay constraint less
      0.236ns LCE_S requirement (totaling 4.764ns) by 0.594ns

 Path Details: count_reg_26__i1 to data_reg_i0_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367             CK to Q              count_reg_26__i1 (from clk_c)
Route         6   e 1.058                                  count_reg[1]
LUT4        ---     0.408              A to Z              i101_2_lut
Route         1   e 0.660                                  n185
LUT4        ---     0.408              D to Z              i118_4_lut
Route        17   e 1.269                                  empty_next
                  --------
                    4.170  (28.4% logic, 71.6% route), 3 logic levels.

Report: 4.406 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |     5.000 ns|     4.406 ns|     3  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  176 paths, 25 nets, and 66 connections (66.7% coverage)


Peak memory: 60203008 bytes, TRCE: 1220608 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
