[ START MERGED ]
interface_reset_i interface_reset
[ END MERGED ]
[ START CLIPPED ]
protocol_interface/uart_input/baud_gen/GND
protocol_interface/uart_output/baud_gen/GND
motor_pwm/clkdiv/GND
motor_pwm/left/GND
motor_pwm/right/GND
protocol_interface/uart_input/baud_gen/un129_count_cry_0_0_S1_0
protocol_interface/uart_input/baud_gen/un129_count_cry_0_0_S0_0
protocol_interface/uart_input/baud_gen/N_1
protocol_interface/uart_input/baud_gen/un129_count_s_31_0_S1_0
protocol_interface/uart_input/baud_gen/un129_count_s_31_0_COUT_0
protocol_interface/uart_output/baud_gen/un129_count_cry_0_0_S1
protocol_interface/uart_output/baud_gen/un129_count_cry_0_0_S0
protocol_interface/uart_output/baud_gen/N_1
protocol_interface/uart_output/baud_gen/un129_count_s_31_0_S1
protocol_interface/uart_output/baud_gen/un129_count_s_31_0_COUT
motor_pwm/clkdiv/un129_count_1_s_31_0_S1
motor_pwm/clkdiv/un129_count_1_s_31_0_COUT
motor_pwm/clkdiv/un129_count_1_cry_0_0_S1
motor_pwm/clkdiv/un129_count_1_cry_0_0_S0
motor_pwm/clkdiv/N_1
motor_pwm/left/un53_count_cry_0_0_S1_0
motor_pwm/left/un53_count_cry_0_0_S0_0
motor_pwm/left/N_1
motor_pwm/left/un53_count_cry_11_0_COUT_0
motor_pwm/left/un1_latched_width[0]_cry_0_0_S1_0
motor_pwm/left/un1_latched_width[0]_cry_0_0_S0_0
motor_pwm/left/N_2
motor_pwm/left/un1_latched_width[0]_cry_7_0_COUT_0
motor_pwm/left/pwm_2_cry_0_0_S1
motor_pwm/left/pwm_2_cry_0_0_S0
motor_pwm/left/N_3
motor_pwm/left/pwm_2_cry_1_0_S1
motor_pwm/left/pwm_2_cry_1_0_S0
motor_pwm/left/pwm_2_cry_3_0_S1
motor_pwm/left/pwm_2_cry_3_0_S0
motor_pwm/left/pwm_2_cry_5_0_S1
motor_pwm/left/pwm_2_cry_5_0_S0
motor_pwm/left/pwm_2_cry_7_0_S1
motor_pwm/left/pwm_2_cry_7_0_S0
motor_pwm/left/pwm_2_cry_9_0_S1
motor_pwm/left/pwm_2_cry_9_0_S0
motor_pwm/left/pwm_2_cry_11_0_S1
motor_pwm/left/pwm_2_cry_11_0_S0
motor_pwm/left/pwm_2_cry_12_0_S1
motor_pwm/left/pwm_2_cry_12_0_COUT
motor_pwm/right/un53_count_cry_0_0_S1
motor_pwm/right/un53_count_cry_0_0_S0
motor_pwm/right/N_1
motor_pwm/right/un53_count_cry_11_0_COUT
motor_pwm/right/un1_latched_width[0]_cry_0_0_S1
motor_pwm/right/un1_latched_width[0]_cry_0_0_S0
motor_pwm/right/N_2
motor_pwm/right/un1_latched_width[0]_cry_7_0_COUT
motor_pwm/right/pwm_2_cry_0_0_S1_0
motor_pwm/right/pwm_2_cry_0_0_S0_0
motor_pwm/right/N_3
motor_pwm/right/pwm_2_cry_1_0_S1_0
motor_pwm/right/pwm_2_cry_1_0_S0_0
motor_pwm/right/pwm_2_cry_3_0_S1_0
motor_pwm/right/pwm_2_cry_3_0_S0_0
motor_pwm/right/pwm_2_cry_5_0_S1_0
motor_pwm/right/pwm_2_cry_5_0_S0_0
motor_pwm/right/pwm_2_cry_7_0_S1_0
motor_pwm/right/pwm_2_cry_7_0_S0_0
motor_pwm/right/pwm_2_cry_9_0_S1_0
motor_pwm/right/pwm_2_cry_9_0_S0_0
motor_pwm/right/pwm_2_cry_11_0_S1_0
motor_pwm/right/pwm_2_cry_11_0_S0_0
motor_pwm/right/pwm_2_cry_12_0_S1_0
motor_pwm/right/pwm_2_cry_12_0_COUT_0
[ END CLIPPED ]
[ START DESIGN PREFS ]
SCHEMATIC START ;
# map:  version Diamond (64-bit) 3.4.1.213 -- WARNING: Map write only section -- Thu Dec 31 02:44:14 2015

SYSCONFIG SDM_PORT=DISABLE SLAVE_SPI_PORT=DISABLE I2C_PORT=DISABLE MASTER_SPI_PORT=DISABLE COMPRESS_CONFIG=ON CONFIGURATION=CFG MY_ASSP=OFF ONE_TIME_PROGRAM=OFF CONFIG_SECURE=OFF MCCLK_FREQ=2.08 JTAG_PORT=ENABLE ENABLE_TRANSFR=DISABLE SHAREDEBRINIT=DISABLE MUX_CONFIGURATION_PORTS=DISABLE ;
LOCATE COMP "uart_tx" SITE "132" ;
LOCATE COMP "uart_rx" SITE "133" ;
LOCATE COMP "debug[8]" SITE "122" ;
LOCATE COMP "debug[7]" SITE "121" ;
LOCATE COMP "debug[6]" SITE "119" ;
LOCATE COMP "debug[5]" SITE "117" ;
LOCATE COMP "debug[4]" SITE "115" ;
LOCATE COMP "debug[3]" SITE "114" ;
LOCATE COMP "debug[2]" SITE "113" ;
LOCATE COMP "debug[1]" SITE "112" ;
LOCATE COMP "debug[0]" SITE "111" ;
LOCATE COMP "motor_pwm_r" SITE "6" ;
LOCATE COMP "motor_pwm_l" SITE "5" ;
LOCATE COMP "signal_light" SITE "57" ;
LOCATE COMP "expansion5" SITE "62" ;
LOCATE COMP "expansion4" SITE "61" ;
LOCATE COMP "expansion3" SITE "60" ;
LOCATE COMP "expansion2" SITE "59" ;
LOCATE COMP "expansion1" SITE "58" ;
LOCATE COMP "Stepper_A_En" SITE "69" ;
LOCATE COMP "Stepper_A_M2" SITE "73" ;
LOCATE COMP "Stepper_A_M1" SITE "71" ;
LOCATE COMP "Stepper_A_M0" SITE "70" ;
LOCATE COMP "Stepper_A_Dir" SITE "75" ;
LOCATE COMP "Stepper_A_Step" SITE "74" ;
LOCATE COMP "Stepper_Z_En" SITE "77" ;
LOCATE COMP "Stepper_Z_M2" SITE "82" ;
LOCATE COMP "Stepper_Z_M1" SITE "81" ;
LOCATE COMP "Stepper_Z_M0" SITE "78" ;
LOCATE COMP "Stepper_Z_Dir" SITE "84" ;
LOCATE COMP "Stepper_Z_Step" SITE "83" ;
LOCATE COMP "Stepper_Y_En" SITE "96" ;
LOCATE COMP "Stepper_Y_M2" SITE "93" ;
LOCATE COMP "Stepper_Y_M1" SITE "94" ;
LOCATE COMP "Stepper_Y_M0" SITE "95" ;
LOCATE COMP "Stepper_Y_Dir" SITE "86" ;
LOCATE COMP "Stepper_Y_Step" SITE "87" ;
LOCATE COMP "Stepper_X_En" SITE "105" ;
LOCATE COMP "Stepper_X_M2" SITE "100" ;
LOCATE COMP "Stepper_X_M1" SITE "103" ;
LOCATE COMP "Stepper_X_M0" SITE "104" ;
LOCATE COMP "Stepper_X_Dir" SITE "98" ;
LOCATE COMP "Stepper_X_Step" SITE "99" ;
LOCATE COMP "clk_12MHz" SITE "128" ;
LOCATE COMP "status_led[2]" SITE "107" ;
LOCATE COMP "status_led[1]" SITE "109" ;
LOCATE COMP "status_led[0]" SITE "110" ;
SCHEMATIC END ;
[ END DESIGN PREFS ]
