#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 4;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001437ab31240 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001437ab08ac0 .scope module, "computer_tb" "computer_tb" 3 8;
 .timescale -3 -4;
P_000001437ab1b1b0 .param/l "DWIDTH" 0 3 8, +C4<00000000000000000000000000001000>;
P_000001437ab1b1e8 .param/l "IWIDTH" 0 3 8, +C4<00000000000000000000000000010000>;
v000001437ab96e50_0 .var "clk", 0 0;
v000001437ab96630_0 .net "dataadr", 7 0, v000001437ab79010_0;  1 drivers
v000001437ab966d0_0 .var "firstTest", 0 0;
v000001437ab97210_0 .net "memwrite", 0 0, L_000001437ab97670;  1 drivers
v000001437ab97030_0 .var "reset", 0 0;
v000001437ab96810_0 .var "secondTest", 0 0;
v000001437ab96ef0_0 .net "writedata", 7 0, L_000001437ab97e90;  1 drivers
E_000001437ab28a40 .event negedge, v000001437ab79330_0;
S_000001437ab08c50 .scope module, "comp" "computer" 3 15, 4 5 0, S_000001437ab08ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 8 "writedata";
    .port_info 3 /OUTPUT 8 "dataadr";
    .port_info 4 /OUTPUT 1 "memwrite";
P_000001437ab1b130 .param/l "DWIDTH" 0 4 5, +C4<00000000000000000000000000001000>;
P_000001437ab1b168 .param/l "IWIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
v000001437ab93cf0_0 .net "clk", 0 0, v000001437ab96e50_0;  1 drivers
v000001437ab94290_0 .net "dataadr", 7 0, v000001437ab79010_0;  alias, 1 drivers
v000001437ab970d0_0 .net "instr", 15 0, L_000001437ab09de0;  1 drivers
v000001437ab97170_0 .net "memwrite", 0 0, L_000001437ab97670;  alias, 1 drivers
v000001437ab97530_0 .net "pc", 7 0, v000001437ab78b10_0;  1 drivers
v000001437ab96590_0 .net "readdata", 7 0, L_000001437ab09360;  1 drivers
v000001437ab96130_0 .net "reset", 0 0, v000001437ab97030_0;  1 drivers
v000001437ab97c10_0 .net "writedata", 7 0, L_000001437ab97e90;  alias, 1 drivers
L_000001437abf0520 .part v000001437ab78b10_0, 2, 6;
S_000001437ab08de0 .scope module, "cpu" "cpu" 4 15, 5 4 0, S_000001437ab08c50;
 .timescale -3 -4;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 8 "pc";
    .port_info 3 /INPUT 16 "instr";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 8 "aluout";
    .port_info 6 /OUTPUT 8 "writedata";
    .port_info 7 /INPUT 8 "readdata";
P_000001437ab1a8b0 .param/l "DWIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_000001437ab1a8e8 .param/l "IWIDTH" 0 5 4, +C4<00000000000000000000000000010000>;
v000001437ab94650_0 .net "alucontrol", 3 0, v000001437ab1f2e0_0;  1 drivers
v000001437ab94330_0 .net "aluout", 7 0, v000001437ab79010_0;  alias, 1 drivers
v000001437ab94830_0 .net "alusrc", 0 0, L_000001437ab963b0;  1 drivers
v000001437ab946f0_0 .net "clk", 0 0, v000001437ab96e50_0;  alias, 1 drivers
v000001437ab94d30_0 .net "instr", 15 0, L_000001437ab09de0;  alias, 1 drivers
v000001437ab93110_0 .net "jump", 0 0, L_000001437ab964f0;  1 drivers
v000001437ab94dd0_0 .net "memtoreg", 0 0, L_000001437ab972b0;  1 drivers
v000001437ab945b0_0 .net "memwrite", 0 0, L_000001437ab97670;  alias, 1 drivers
v000001437ab93930_0 .net "pc", 7 0, v000001437ab78b10_0;  alias, 1 drivers
v000001437ab94e70_0 .net "pcsrc", 0 0, L_000001437ab094b0;  1 drivers
v000001437ab93250_0 .net "readdata", 7 0, L_000001437ab09360;  alias, 1 drivers
v000001437ab932f0_0 .net "regdst", 0 0, L_000001437ab97990;  1 drivers
v000001437ab93750_0 .net "regwrite", 0 0, L_000001437ab97850;  1 drivers
v000001437ab939d0_0 .net "reset", 0 0, v000001437ab97030_0;  alias, 1 drivers
v000001437ab943d0_0 .net "writedata", 7 0, L_000001437ab97e90;  alias, 1 drivers
v000001437ab94ab0_0 .net "zero", 0 0, L_000001437abf1d80;  1 drivers
L_000001437ab96b30 .part L_000001437ab09de0, 12, 4;
S_000001437ab07540 .scope module, "c" "controller" 5 16, 6 4 0, S_000001437ab08de0;
 .timescale -3 -4;
    .port_info 0 /INPUT 4 "op";
    .port_info 1 /INPUT 1 "zero";
    .port_info 2 /OUTPUT 1 "memtoreg";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "pcsrc";
    .port_info 5 /OUTPUT 1 "alusrc";
    .port_info 6 /OUTPUT 1 "regdst";
    .port_info 7 /OUTPUT 1 "regwrite";
    .port_info 8 /OUTPUT 1 "jump";
    .port_info 9 /OUTPUT 4 "alucontrol";
v000001437ab1e3e0_0 .net "alucontrol", 3 0, v000001437ab1f2e0_0;  alias, 1 drivers
v000001437ab1e7a0_0 .net "aluop", 1 0, L_000001437ab978f0;  1 drivers
v000001437ab1eac0_0 .net "alusrc", 0 0, L_000001437ab963b0;  alias, 1 drivers
v000001437ab1eb60_0 .net "jump", 0 0, L_000001437ab964f0;  alias, 1 drivers
v000001437ab1ec00_0 .net "memtoreg", 0 0, L_000001437ab972b0;  alias, 1 drivers
v000001437ab79150_0 .net "memwrite", 0 0, L_000001437ab97670;  alias, 1 drivers
v000001437ab793d0_0 .net "op", 3 0, L_000001437ab96b30;  1 drivers
v000001437ab789d0_0 .net "pcsrc", 0 0, L_000001437ab094b0;  alias, 1 drivers
v000001437ab7a230_0 .net "regdst", 0 0, L_000001437ab97990;  alias, 1 drivers
v000001437ab7a0f0_0 .net "regwrite", 0 0, L_000001437ab97850;  alias, 1 drivers
v000001437ab796f0_0 .net "zero", 0 0, L_000001437abf1d80;  alias, 1 drivers
E_000001437ab28c00 .event anyedge, v000001437ab1f2e0_0;
S_000001437ab076d0 .scope module, "aludec" "aludec" 6 20, 7 28 0, S_000001437ab07540;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "op";
    .port_info 1 /INPUT 2 "aluop";
    .port_info 2 /OUTPUT 4 "alucontrol";
v000001437ab1f2e0_0 .var "alucontrol", 3 0;
v000001437ab1f380_0 .net "aluop", 1 0, L_000001437ab978f0;  alias, 1 drivers
v000001437ab1e8e0_0 .net "op", 3 0, L_000001437ab96b30;  alias, 1 drivers
E_000001437ab28e40 .event anyedge, v000001437ab1f380_0, v000001437ab1e8e0_0;
S_000001437ab07860 .scope module, "maindec" "maindec" 6 19, 8 30 0, S_000001437ab07540;
 .timescale -3 -4;
    .port_info 0 /INPUT 4 "op";
    .port_info 1 /INPUT 1 "zero";
    .port_info 2 /OUTPUT 1 "memtoreg";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "pcsrc";
    .port_info 5 /OUTPUT 1 "alusrc";
    .port_info 6 /OUTPUT 1 "regdst";
    .port_info 7 /OUTPUT 1 "regwrite";
    .port_info 8 /OUTPUT 2 "aluop";
    .port_info 9 /OUTPUT 1 "jump";
L_000001437ab094b0 .functor AND 1, L_000001437ab968b0, L_000001437abf1d80, C4<1>, C4<1>;
v000001437ab1f420_0 .net *"_ivl_10", 8 0, v000001437ab1fba0_0;  1 drivers
v000001437ab1e980_0 .net "aluop", 1 0, L_000001437ab978f0;  alias, 1 drivers
v000001437ab1eca0_0 .net "alusrc", 0 0, L_000001437ab963b0;  alias, 1 drivers
v000001437ab1f7e0_0 .net "branch", 0 0, L_000001437ab968b0;  1 drivers
v000001437ab1fba0_0 .var "controls", 8 0;
v000001437ab1fa60_0 .net "jump", 0 0, L_000001437ab964f0;  alias, 1 drivers
v000001437ab1fb00_0 .net "memtoreg", 0 0, L_000001437ab972b0;  alias, 1 drivers
v000001437ab1fd80_0 .net "memwrite", 0 0, L_000001437ab97670;  alias, 1 drivers
v000001437ab1ea20_0 .net "op", 3 0, L_000001437ab96b30;  alias, 1 drivers
v000001437ab1e520_0 .net "pcsrc", 0 0, L_000001437ab094b0;  alias, 1 drivers
v000001437ab1fec0_0 .net "regdst", 0 0, L_000001437ab97990;  alias, 1 drivers
v000001437ab20000_0 .net "regwrite", 0 0, L_000001437ab97850;  alias, 1 drivers
v000001437ab20140_0 .net "zero", 0 0, L_000001437abf1d80;  alias, 1 drivers
E_000001437ab29100 .event anyedge, v000001437ab1e520_0, v000001437ab20140_0;
E_000001437ab28ec0 .event anyedge, v000001437ab1e8e0_0;
L_000001437ab97850 .part v000001437ab1fba0_0, 8, 1;
L_000001437ab97990 .part v000001437ab1fba0_0, 7, 1;
L_000001437ab963b0 .part v000001437ab1fba0_0, 6, 1;
L_000001437ab968b0 .part v000001437ab1fba0_0, 5, 1;
L_000001437ab97670 .part v000001437ab1fba0_0, 4, 1;
L_000001437ab972b0 .part v000001437ab1fba0_0, 3, 1;
L_000001437ab964f0 .part v000001437ab1fba0_0, 2, 1;
L_000001437ab978f0 .part v000001437ab1fba0_0, 0, 2;
S_000001437ab03b60 .scope module, "dp" "datapath" 5 21, 9 4 0, S_000001437ab08de0;
 .timescale -3 -4;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "memtoreg";
    .port_info 3 /INPUT 1 "pcsrc";
    .port_info 4 /INPUT 1 "alusrc";
    .port_info 5 /INPUT 1 "regdst";
    .port_info 6 /INPUT 1 "regwrite";
    .port_info 7 /INPUT 1 "jump";
    .port_info 8 /INPUT 4 "alucontrol";
    .port_info 9 /OUTPUT 1 "zero";
    .port_info 10 /OUTPUT 8 "pc";
    .port_info 11 /INPUT 16 "instr";
    .port_info 12 /OUTPUT 8 "aluout";
    .port_info 13 /OUTPUT 8 "writedata";
    .port_info 14 /INPUT 8 "readdata";
P_000001437ab1b830 .param/l "DWIDTH" 0 9 4, +C4<00000000000000000000000000001000>;
P_000001437ab1b868 .param/l "IWIDTH" 0 9 4, +C4<00000000000000000000000000010000>;
v000001437ab7a800_0 .net *"_ivl_1", 1 0, L_000001437ab961d0;  1 drivers
L_000001437ab980a0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001437ab7b840_0 .net *"_ivl_12", 5 0, L_000001437ab980a0;  1 drivers
v000001437ab7b5c0_0 .net *"_ivl_17", 1 0, L_000001437ab96db0;  1 drivers
L_000001437ab98328 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001437ab7b160_0 .net *"_ivl_21", 0 0, L_000001437ab98328;  1 drivers
v000001437ab7b7a0_0 .net *"_ivl_24", 1 0, L_000001437ab96270;  1 drivers
L_000001437ab98370 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001437ab7b8e0_0 .net *"_ivl_28", 0 0, L_000001437ab98370;  1 drivers
v000001437ab7b980_0 .net *"_ivl_31", 7 0, L_000001437ab96d10;  1 drivers
v000001437ab7af80_0 .net *"_ivl_37", 7 0, L_000001437abf0c00;  1 drivers
L_000001437ab98058 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001437ab7c060_0 .net *"_ivl_5", 5 0, L_000001437ab98058;  1 drivers
v000001437ab7bac0_0 .net *"_ivl_8", 1 0, L_000001437ab97df0;  1 drivers
v000001437ab7ac60_0 .var "addTwoBytesToPC", 7 0;
v000001437ab7ae40_0 .net "alucontrol", 3 0, v000001437ab1f2e0_0;  alias, 1 drivers
v000001437ab7b200_0 .net "aluout", 7 0, v000001437ab79010_0;  alias, 1 drivers
v000001437ab7bb60_0 .net "alusrc", 0 0, L_000001437ab963b0;  alias, 1 drivers
v000001437ab7bc00_0 .net "clk", 0 0, v000001437ab96e50_0;  alias, 1 drivers
v000001437ab7c420_0 .net "instr", 15 0, L_000001437ab09de0;  alias, 1 drivers
v000001437ab7bca0_0 .net "jump", 0 0, L_000001437ab964f0;  alias, 1 drivers
v000001437ab7bd40_0 .net "memtoreg", 0 0, L_000001437ab972b0;  alias, 1 drivers
v000001437ab7bde0_0 .net "pc", 7 0, v000001437ab78b10_0;  alias, 1 drivers
v000001437ab7be80_0 .net "pcbranch", 7 0, L_000001437abf0ca0;  1 drivers
v000001437ab7a6c0_0 .net "pcnext", 7 0, L_000001437abf00c0;  1 drivers
v000001437ab7bfc0_0 .net "pcnextbr", 7 0, L_000001437abf1060;  1 drivers
v000001437ab93570_0 .net "pcplus2", 7 0, L_000001437abf0b60;  1 drivers
v000001437ab93f70_0 .net "pcsrc", 0 0, L_000001437ab094b0;  alias, 1 drivers
v000001437ab93390_0 .net "readdata", 7 0, L_000001437ab09360;  alias, 1 drivers
v000001437ab937f0_0 .net "regdst", 0 0, L_000001437ab97990;  alias, 1 drivers
v000001437ab94970_0 .net "regwrite", 0 0, L_000001437ab97850;  alias, 1 drivers
v000001437ab93610_0 .net "reset", 0 0, v000001437ab97030_0;  alias, 1 drivers
v000001437ab94150_0 .net "result", 7 0, L_000001437ab96310;  1 drivers
v000001437ab94010_0 .net "signimm", 7 0, L_000001437ab96a90;  1 drivers
v000001437ab936b0_0 .net "signimmsh", 7 0, L_000001437abf1600;  1 drivers
v000001437ab94bf0_0 .net "srca", 7 0, L_000001437ab96950;  1 drivers
v000001437ab93d90_0 .net "srcb", 7 0, L_000001437ab973f0;  1 drivers
v000001437ab93890_0 .net "writedata", 7 0, L_000001437ab97e90;  alias, 1 drivers
v000001437ab94c90_0 .net "writereg", 2 0, L_000001437ab97ad0;  1 drivers
v000001437ab93e30_0 .net "zero", 0 0, L_000001437abf1d80;  alias, 1 drivers
L_000001437ab961d0 .part L_000001437ab09de0, 6, 2;
L_000001437ab96770 .concat [ 2 6 0 0], L_000001437ab961d0, L_000001437ab98058;
L_000001437ab97df0 .part L_000001437ab09de0, 8, 2;
L_000001437ab97a30 .concat [ 2 6 0 0], L_000001437ab97df0, L_000001437ab980a0;
L_000001437ab97ad0 .part L_000001437ab975d0, 0, 3;
L_000001437ab96db0 .part L_000001437ab09de0, 10, 2;
L_000001437ab96bd0 .concat [ 2 1 0 0], L_000001437ab96db0, L_000001437ab98328;
L_000001437ab96270 .part L_000001437ab09de0, 8, 2;
L_000001437ab97f30 .concat [ 2 1 0 0], L_000001437ab96270, L_000001437ab98370;
L_000001437ab96d10 .part L_000001437ab09de0, 0, 8;
L_000001437ab96f90 .part L_000001437ab96d10, 0, 7;
L_000001437abf1e20 .part v000001437ab1f2e0_0, 0, 3;
L_000001437abf0c00 .part L_000001437ab09de0, 0, 8;
L_000001437abf0e80 .concat [ 8 0 0 0], L_000001437abf0c00;
S_000001437ab03df0 .scope module, "alu" "alu" 9 47, 10 5 0, S_000001437ab03b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 8 "b";
    .port_info 3 /INPUT 3 "alucontrol";
    .port_info 4 /OUTPUT 8 "result";
    .port_info 5 /OUTPUT 1 "zero";
P_000001437ab28340 .param/l "WIDTH" 0 10 5, +C4<00000000000000000000000000001000>;
v000001437ab795b0_0 .var "Rx", 7 0;
v000001437ab79470_0 .var "Rzero", 7 0;
v000001437ab79650_0 .net "a", 7 0, L_000001437ab96950;  alias, 1 drivers
v000001437ab79510_0 .net "alucontrol", 2 0, L_000001437abf1e20;  1 drivers
v000001437ab786b0_0 .net "b", 7 0, L_000001437ab973f0;  alias, 1 drivers
v000001437ab79330_0 .net "clk", 0 0, v000001437ab96e50_0;  alias, 1 drivers
v000001437ab79010_0 .var "result", 7 0;
v000001437ab79290_0 .net "zero", 0 0, L_000001437abf1d80;  alias, 1 drivers
E_000001437ab2a140 .event anyedge, v000001437ab79510_0, v000001437ab79650_0, v000001437ab786b0_0, v000001437ab795b0_0;
L_000001437abf1d80 .cmp/eq 8, v000001437ab79010_0, v000001437ab79470_0;
S_000001437aafa500 .scope module, "immsh" "sl2" 9 56, 11 5 0, S_000001437ab03b60;
 .timescale -3 -4;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "y";
P_000001437ab28480 .param/l "DWIDTH" 0 11 5, +C4<00000000000000000000000000001000>;
v000001437ab7a190_0 .net *"_ivl_1", 5 0, L_000001437abf0200;  1 drivers
L_000001437ab983b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001437ab7a370_0 .net/2u *"_ivl_2", 1 0, L_000001437ab983b8;  1 drivers
v000001437ab78a70_0 .net "a", 7 0, L_000001437ab96a90;  alias, 1 drivers
v000001437ab79d30_0 .net "y", 7 0, L_000001437abf1600;  alias, 1 drivers
L_000001437abf0200 .part L_000001437ab96a90, 0, 6;
L_000001437abf1600 .concat [ 2 6 0 0], L_000001437ab983b8, L_000001437abf0200;
S_000001437aafa690 .scope module, "pcadd1" "adder" 9 54, 12 4 0, S_000001437ab03b60;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "y";
P_000001437ab29a80 .param/l "DWIDTH" 0 12 4, +C4<00000000000000000000000000001000>;
v000001437ab79790_0 .net "a", 7 0, v000001437ab78b10_0;  alias, 1 drivers
v000001437ab7a2d0_0 .net "b", 7 0, v000001437ab7ac60_0;  1 drivers
v000001437ab78bb0_0 .net "y", 7 0, L_000001437abf0b60;  alias, 1 drivers
L_000001437abf0b60 .arith/sum 8, v000001437ab78b10_0, v000001437ab7ac60_0;
S_000001437aafa820 .scope module, "pcadd2" "adder" 9 57, 12 4 0, S_000001437ab03b60;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "y";
P_000001437ab2a040 .param/l "DWIDTH" 0 12 4, +C4<00000000000000000000000000001000>;
v000001437ab78610_0 .net "a", 7 0, L_000001437abf0b60;  alias, 1 drivers
v000001437ab79fb0_0 .net "b", 7 0, L_000001437abf1600;  alias, 1 drivers
v000001437ab7a410_0 .net "y", 7 0, L_000001437abf0ca0;  alias, 1 drivers
L_000001437abf0ca0 .arith/sum 8, L_000001437abf0b60, L_000001437abf1600;
S_000001437aaf4c80 .scope module, "pcbrmux" "mux2" 9 58, 13 4 0, S_000001437ab03b60;
 .timescale -3 -4;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 8 "y";
P_000001437ab298c0 .param/l "DWIDTH" 0 13 4, +C4<00000000000000000000000000001000>;
v000001437ab78f70_0 .net "d0", 7 0, L_000001437abf0ca0;  alias, 1 drivers
v000001437ab791f0_0 .net "d1", 7 0, L_000001437abf0b60;  alias, 1 drivers
v000001437ab79a10_0 .net "s", 0 0, L_000001437ab094b0;  alias, 1 drivers
v000001437ab79830_0 .net "y", 7 0, L_000001437abf1060;  alias, 1 drivers
L_000001437abf1060 .functor MUXZ 8, L_000001437abf0b60, L_000001437abf0ca0, L_000001437ab094b0, C4<>;
S_000001437aaf4e10 .scope module, "pcmux" "mux2" 9 59, 13 4 0, S_000001437ab03b60;
 .timescale -3 -4;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 8 "y";
P_000001437ab2a100 .param/l "DWIDTH" 0 13 4, +C4<00000000000000000000000000001000>;
v000001437ab78d90_0 .net "d0", 7 0, L_000001437abf0e80;  1 drivers
v000001437ab78570_0 .net "d1", 7 0, L_000001437abf1060;  alias, 1 drivers
v000001437ab790b0_0 .net "s", 0 0, L_000001437ab964f0;  alias, 1 drivers
v000001437ab798d0_0 .net "y", 7 0, L_000001437abf00c0;  alias, 1 drivers
L_000001437abf00c0 .functor MUXZ 8, L_000001437abf1060, L_000001437abf0e80, L_000001437ab964f0, C4<>;
S_000001437aaf4fa0 .scope module, "pcreg" "flopr" 9 53, 14 4 0, S_000001437ab03b60;
 .timescale -3 -4;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "d";
    .port_info 3 /OUTPUT 8 "q";
P_000001437ab29ac0 .param/l "DWIDTH" 0 14 4, +C4<00000000000000000000000000001000>;
v000001437ab78930_0 .net "clk", 0 0, v000001437ab96e50_0;  alias, 1 drivers
v000001437ab78750_0 .net "d", 7 0, L_000001437abf00c0;  alias, 1 drivers
v000001437ab78b10_0 .var "q", 7 0;
v000001437ab79970_0 .net "reset", 0 0, v000001437ab97030_0;  alias, 1 drivers
E_000001437ab29e80 .event posedge, v000001437ab79970_0, v000001437ab79330_0;
S_000001437aaf1f00 .scope module, "resmux" "mux2" 9 31, 13 4 0, S_000001437ab03b60;
 .timescale -3 -4;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 8 "y";
P_000001437ab2a000 .param/l "DWIDTH" 0 13 4, +C4<00000000000000000000000000001000>;
v000001437ab79ab0_0 .net "d0", 7 0, L_000001437ab09360;  alias, 1 drivers
v000001437ab78e30_0 .net "d1", 7 0, v000001437ab79010_0;  alias, 1 drivers
v000001437ab787f0_0 .net "s", 0 0, L_000001437ab972b0;  alias, 1 drivers
v000001437ab79b50_0 .net "y", 7 0, L_000001437ab96310;  alias, 1 drivers
L_000001437ab96310 .functor MUXZ 8, v000001437ab79010_0, L_000001437ab09360, L_000001437ab972b0, C4<>;
S_000001437aaf2090 .scope module, "rf" "regfile" 9 30, 15 4 0, S_000001437ab03b60;
 .timescale -3 -4;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 3 "ra1";
    .port_info 3 /INPUT 3 "ra2";
    .port_info 4 /INPUT 3 "wa3";
    .port_info 5 /INPUT 8 "wd3";
    .port_info 6 /OUTPUT 8 "rd1";
    .port_info 7 /OUTPUT 8 "rd2";
P_000001437ab03f80 .param/l "DWIDTH" 0 15 4, +C4<00000000000000000000000000001000>;
P_000001437ab03fb8 .param/l "REGNUM" 0 15 4, +C4<00000000000000000000000000001000>;
P_000001437ab03ff0 .param/l "RWIDTH" 0 15 4, +C4<00000000000000000000000000000011>;
v000001437ab79bf0_0 .net *"_ivl_0", 31 0, L_000001437ab97d50;  1 drivers
v000001437ab78890_0 .net *"_ivl_10", 4 0, L_000001437ab97490;  1 drivers
L_000001437ab98178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001437ab78c50_0 .net *"_ivl_13", 1 0, L_000001437ab98178;  1 drivers
L_000001437ab981c0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001437ab79c90_0 .net/2u *"_ivl_14", 7 0, L_000001437ab981c0;  1 drivers
v000001437ab78cf0_0 .net *"_ivl_18", 31 0, L_000001437ab97b70;  1 drivers
L_000001437ab98208 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001437ab78ed0_0 .net *"_ivl_21", 28 0, L_000001437ab98208;  1 drivers
L_000001437ab98250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001437ab79dd0_0 .net/2u *"_ivl_22", 31 0, L_000001437ab98250;  1 drivers
v000001437ab79e70_0 .net *"_ivl_24", 0 0, L_000001437ab97cb0;  1 drivers
v000001437ab79f10_0 .net *"_ivl_26", 7 0, L_000001437ab96c70;  1 drivers
v000001437ab7a050_0 .net *"_ivl_28", 4 0, L_000001437ab97350;  1 drivers
L_000001437ab980e8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001437ab7aee0_0 .net *"_ivl_3", 28 0, L_000001437ab980e8;  1 drivers
L_000001437ab98298 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001437ab7c100_0 .net *"_ivl_31", 1 0, L_000001437ab98298;  1 drivers
L_000001437ab982e0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001437ab7b2a0_0 .net/2u *"_ivl_32", 7 0, L_000001437ab982e0;  1 drivers
L_000001437ab98130 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001437ab7b3e0_0 .net/2u *"_ivl_4", 31 0, L_000001437ab98130;  1 drivers
v000001437ab7aa80_0 .net *"_ivl_6", 0 0, L_000001437ab97710;  1 drivers
v000001437ab7b660_0 .net *"_ivl_8", 7 0, L_000001437ab977b0;  1 drivers
v000001437ab7b520_0 .net "clk", 0 0, v000001437ab96e50_0;  alias, 1 drivers
v000001437ab7ab20_0 .net "ra1", 2 0, L_000001437ab96bd0;  1 drivers
v000001437ab7c1a0_0 .net "ra2", 2 0, L_000001437ab97f30;  1 drivers
v000001437ab7b340_0 .net "rd1", 7 0, L_000001437ab96950;  alias, 1 drivers
v000001437ab7ada0_0 .net "rd2", 7 0, L_000001437ab97e90;  alias, 1 drivers
v000001437ab7c240 .array "rf", 0 7, 7 0;
v000001437ab7c2e0_0 .net "wa3", 2 0, L_000001437ab97ad0;  alias, 1 drivers
v000001437ab7ad00_0 .net "wd3", 7 0, L_000001437ab96310;  alias, 1 drivers
v000001437ab7a8a0_0 .net "we3", 0 0, L_000001437ab97850;  alias, 1 drivers
E_000001437ab29b00 .event posedge, v000001437ab79330_0;
L_000001437ab97d50 .concat [ 3 29 0 0], L_000001437ab96bd0, L_000001437ab980e8;
L_000001437ab97710 .cmp/ne 32, L_000001437ab97d50, L_000001437ab98130;
L_000001437ab977b0 .array/port v000001437ab7c240, L_000001437ab97490;
L_000001437ab97490 .concat [ 3 2 0 0], L_000001437ab96bd0, L_000001437ab98178;
L_000001437ab96950 .functor MUXZ 8, L_000001437ab981c0, L_000001437ab977b0, L_000001437ab97710, C4<>;
L_000001437ab97b70 .concat [ 3 29 0 0], L_000001437ab97f30, L_000001437ab98208;
L_000001437ab97cb0 .cmp/ne 32, L_000001437ab97b70, L_000001437ab98250;
L_000001437ab96c70 .array/port v000001437ab7c240, L_000001437ab97350;
L_000001437ab97350 .concat [ 3 2 0 0], L_000001437ab97f30, L_000001437ab98298;
L_000001437ab97e90 .functor MUXZ 8, L_000001437ab982e0, L_000001437ab96c70, L_000001437ab97cb0, C4<>;
S_000001437ab92b50 .scope module, "se" "signext" 9 32, 16 4 0, S_000001437ab03b60;
 .timescale -3 -4;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /OUTPUT 8 "y";
P_000001437ab29bc0 .param/l "DWIDTH" 0 16 4, +C4<00000000000000000000000000001000>;
v000001437ab7a580_0 .net *"_ivl_1", 0 0, L_000001437ab96090;  1 drivers
v000001437ab7a940_0 .net *"_ivl_2", 7 0, L_000001437ab969f0;  1 drivers
v000001437ab7b0c0_0 .net *"_ivl_4", 14 0, L_000001437ab96450;  1 drivers
v000001437ab7b700_0 .net "a", 6 0, L_000001437ab96f90;  1 drivers
v000001437ab7a760_0 .net "y", 7 0, L_000001437ab96a90;  alias, 1 drivers
L_000001437ab96090 .part L_000001437ab96f90, 6, 1;
LS_000001437ab969f0_0_0 .concat [ 1 1 1 1], L_000001437ab96090, L_000001437ab96090, L_000001437ab96090, L_000001437ab96090;
LS_000001437ab969f0_0_4 .concat [ 1 1 1 1], L_000001437ab96090, L_000001437ab96090, L_000001437ab96090, L_000001437ab96090;
L_000001437ab969f0 .concat [ 4 4 0 0], LS_000001437ab969f0_0_0, LS_000001437ab969f0_0_4;
L_000001437ab96450 .concat [ 7 8 0 0], L_000001437ab96f90, L_000001437ab969f0;
L_000001437ab96a90 .part L_000001437ab96450, 0, 8;
S_000001437ab926a0 .scope module, "srcbmux" "mux2" 9 34, 13 4 0, S_000001437ab03b60;
 .timescale -3 -4;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 8 "y";
P_000001437ab2a1c0 .param/l "DWIDTH" 0 13 4, +C4<00000000000000000000000000001000>;
v000001437ab7a620_0 .net "d0", 7 0, L_000001437ab96a90;  alias, 1 drivers
v000001437ab7ba20_0 .net "d1", 7 0, L_000001437ab97e90;  alias, 1 drivers
v000001437ab7bf20_0 .net "s", 0 0, L_000001437ab963b0;  alias, 1 drivers
v000001437ab7a9e0_0 .net "y", 7 0, L_000001437ab973f0;  alias, 1 drivers
L_000001437ab973f0 .functor MUXZ 8, L_000001437ab97e90, L_000001437ab96a90, L_000001437ab963b0, C4<>;
S_000001437ab92ce0 .scope module, "wrmux" "mux2" 9 29, 13 4 0, S_000001437ab03b60;
 .timescale -3 -4;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 8 "y";
P_000001437ab29880 .param/l "DWIDTH" 0 13 4, +C4<00000000000000000000000000001000>;
v000001437ab7b020_0 .net "d0", 7 0, L_000001437ab96770;  1 drivers
v000001437ab7b480_0 .net "d1", 7 0, L_000001437ab97a30;  1 drivers
v000001437ab7c380_0 .net "s", 0 0, L_000001437ab97990;  alias, 1 drivers
v000001437ab7abc0_0 .net "y", 7 0, L_000001437ab975d0;  1 drivers
L_000001437ab975d0 .functor MUXZ 8, L_000001437ab97a30, L_000001437ab96770, L_000001437ab97990, C4<>;
S_000001437ab92510 .scope module, "dmem" "dmem" 4 17, 17 6 0, S_000001437ab08c50;
 .timescale -3 -4;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 8 "a";
    .port_info 3 /INPUT 8 "wd";
    .port_info 4 /OUTPUT 8 "rd";
P_000001437ab2a200 .param/l "DWIDTH" 0 17 6, +C4<00000000000000000000000000001000>;
L_000001437ab09360 .functor BUFZ 8, L_000001437abf0a20, C4<00000000>, C4<00000000>, C4<00000000>;
v000001437ab94790 .array "RAM", 127 0, 7 0;
v000001437ab931b0_0 .net *"_ivl_0", 7 0, L_000001437abf0a20;  1 drivers
v000001437ab948d0_0 .net *"_ivl_3", 5 0, L_000001437abf1ec0;  1 drivers
v000001437ab93a70_0 .net *"_ivl_4", 8 0, L_000001437abf16a0;  1 drivers
L_000001437ab98448 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001437ab94470_0 .net *"_ivl_7", 2 0, L_000001437ab98448;  1 drivers
v000001437ab94510_0 .net "a", 7 0, v000001437ab79010_0;  alias, 1 drivers
v000001437ab93b10_0 .net "clk", 0 0, v000001437ab96e50_0;  alias, 1 drivers
v000001437ab93ed0_0 .net "rd", 7 0, L_000001437ab09360;  alias, 1 drivers
v000001437ab93bb0_0 .net "wd", 7 0, L_000001437ab97e90;  alias, 1 drivers
v000001437ab940b0_0 .net "we", 0 0, L_000001437ab97670;  alias, 1 drivers
L_000001437abf0a20 .array/port v000001437ab94790, L_000001437abf16a0;
L_000001437abf1ec0 .part v000001437ab79010_0, 2, 6;
L_000001437abf16a0 .concat [ 6 3 0 0], L_000001437abf1ec0, L_000001437ab98448;
S_000001437ab92060 .scope module, "imem" "imem" 4 16, 18 5 0, S_000001437ab08c50;
 .timescale -3 -4;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /OUTPUT 16 "rd";
P_000001437ab1b230 .param/l "DWIDTH" 0 18 5, +C4<00000000000000000000000000001000>;
P_000001437ab1b268 .param/l "IWIDTH" 0 18 5, +C4<00000000000000000000000000010000>;
L_000001437ab09de0 .functor BUFZ 16, L_000001437abf0480, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001437ab94a10 .array "RAM", 63 0, 15 0;
v000001437ab94b50_0 .net *"_ivl_0", 15 0, L_000001437abf0480;  1 drivers
v000001437ab94f10_0 .net *"_ivl_2", 7 0, L_000001437abf1a60;  1 drivers
L_000001437ab98400 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001437ab934d0_0 .net *"_ivl_5", 1 0, L_000001437ab98400;  1 drivers
v000001437ab93430_0 .net "a", 5 0, L_000001437abf0520;  1 drivers
v000001437ab93c50_0 .var "addr", 5 0;
v000001437ab93070_0 .var/i "j", 31 0;
v000001437ab941f0_0 .net "rd", 15 0, L_000001437ab09de0;  alias, 1 drivers
E_000001437ab29580 .event anyedge, v000001437ab93430_0;
L_000001437abf0480 .array/port v000001437ab94a10, L_000001437abf1a60;
L_000001437abf1a60 .concat [ 6 2 0 0], L_000001437abf0520, L_000001437ab98400;
    .scope S_000001437ab07860;
T_0 ;
    %wait E_000001437ab28ec0;
    %load/vec4 v000001437ab1ea20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %pushi/vec4 511, 511, 9;
    %assign/vec4 v000001437ab1fba0_0, 0;
    %jmp T_0.17;
T_0.0 ;
    %pushi/vec4 386, 0, 9;
    %assign/vec4 v000001437ab1fba0_0, 0;
    %jmp T_0.17;
T_0.1 ;
    %pushi/vec4 386, 0, 9;
    %assign/vec4 v000001437ab1fba0_0, 0;
    %jmp T_0.17;
T_0.2 ;
    %pushi/vec4 386, 0, 9;
    %assign/vec4 v000001437ab1fba0_0, 0;
    %jmp T_0.17;
T_0.3 ;
    %pushi/vec4 386, 0, 9;
    %assign/vec4 v000001437ab1fba0_0, 0;
    %jmp T_0.17;
T_0.4 ;
    %pushi/vec4 386, 0, 9;
    %assign/vec4 v000001437ab1fba0_0, 0;
    %jmp T_0.17;
T_0.5 ;
    %pushi/vec4 386, 0, 9;
    %assign/vec4 v000001437ab1fba0_0, 0;
    %jmp T_0.17;
T_0.6 ;
    %pushi/vec4 386, 0, 9;
    %assign/vec4 v000001437ab1fba0_0, 0;
    %jmp T_0.17;
T_0.7 ;
    %pushi/vec4 386, 0, 9;
    %assign/vec4 v000001437ab1fba0_0, 0;
    %jmp T_0.17;
T_0.8 ;
    %pushi/vec4 386, 0, 9;
    %assign/vec4 v000001437ab1fba0_0, 0;
    %jmp T_0.17;
T_0.9 ;
    %pushi/vec4 386, 0, 9;
    %assign/vec4 v000001437ab1fba0_0, 0;
    %jmp T_0.17;
T_0.10 ;
    %pushi/vec4 328, 0, 9;
    %assign/vec4 v000001437ab1fba0_0, 0;
    %jmp T_0.17;
T_0.11 ;
    %pushi/vec4 80, 0, 9;
    %assign/vec4 v000001437ab1fba0_0, 0;
    %jmp T_0.17;
T_0.12 ;
    %pushi/vec4 320, 0, 9;
    %assign/vec4 v000001437ab1fba0_0, 0;
    %jmp T_0.17;
T_0.13 ;
    %pushi/vec4 320, 0, 9;
    %assign/vec4 v000001437ab1fba0_0, 0;
    %jmp T_0.17;
T_0.14 ;
    %pushi/vec4 33, 0, 9;
    %assign/vec4 v000001437ab1fba0_0, 0;
    %jmp T_0.17;
T_0.15 ;
    %pushi/vec4 4, 0, 9;
    %assign/vec4 v000001437ab1fba0_0, 0;
    %jmp T_0.17;
T_0.17 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001437ab07860;
T_1 ;
    %wait E_000001437ab29100;
    %vpi_call/w 8 84 "$display", "pcsrc : %b, zero : %b", v000001437ab1e520_0, v000001437ab20140_0 {0 0 0};
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001437ab076d0;
T_2 ;
    %wait E_000001437ab28e40;
    %load/vec4 v000001437ab1f380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %load/vec4 v000001437ab1e8e0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %jmp T_2.14;
T_2.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001437ab1f2e0_0, 0;
    %jmp T_2.14;
T_2.5 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001437ab1f2e0_0, 0;
    %jmp T_2.14;
T_2.6 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001437ab1f2e0_0, 0;
    %jmp T_2.14;
T_2.7 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001437ab1f2e0_0, 0;
    %jmp T_2.14;
T_2.8 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001437ab1f2e0_0, 0;
    %jmp T_2.14;
T_2.9 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001437ab1f2e0_0, 0;
    %jmp T_2.14;
T_2.10 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001437ab1f2e0_0, 0;
    %jmp T_2.14;
T_2.11 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001437ab1f2e0_0, 0;
    %jmp T_2.14;
T_2.12 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001437ab1f2e0_0, 0;
    %jmp T_2.14;
T_2.13 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001437ab1f2e0_0, 0;
    %jmp T_2.14;
T_2.14 ;
    %pop/vec4 1;
    %jmp T_2.3;
T_2.0 ;
    %load/vec4 v000001437ab1e8e0_0;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v000001437ab1f2e0_0, 0;
    %jmp T_2.20;
T_2.15 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001437ab1f2e0_0, 0;
    %jmp T_2.20;
T_2.16 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001437ab1f2e0_0, 0;
    %jmp T_2.20;
T_2.17 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001437ab1f2e0_0, 0;
    %jmp T_2.20;
T_2.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001437ab1f2e0_0, 0;
    %jmp T_2.20;
T_2.20 ;
    %pop/vec4 1;
    %jmp T_2.3;
T_2.1 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001437ab1f2e0_0, 0;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001437ab07540;
T_3 ;
    %wait E_000001437ab28c00;
    %vpi_call/w 6 23 "$display", "alucontrol: %b, op: %b, aluop : %b", v000001437ab1e3e0_0, v000001437ab793d0_0, v000001437ab1e7a0_0 {0 0 0};
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001437aaf2090;
T_4 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001437ab7c240, 4, 0;
    %end;
    .thread T_4;
    .scope S_000001437aaf2090;
T_5 ;
    %wait E_000001437ab29b00;
    %load/vec4 v000001437ab7a8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %vpi_call/w 15 31 "$display", "writing to register %h value %d", v000001437ab7c2e0_0, v000001437ab7ad00_0 {0 0 0};
    %vpi_call/w 15 32 "$display", "result: %b", v000001437ab7ad00_0 {0 0 0};
    %load/vec4 v000001437ab7c1a0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001437ab7c240, 4;
    %vpi_call/w 15 33 "$display", "writedata at %b : %b", v000001437ab7c1a0_0, S<0,vec4,u8> {1 0 0};
    %load/vec4 v000001437ab7c2e0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v000001437ab7ad00_0;
    %load/vec4 v000001437ab7c2e0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001437ab7c240, 0, 4;
T_5.2 ;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001437ab03df0;
T_6 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001437ab79470_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001437ab795b0_0, 0, 8;
    %end;
    .thread T_6, $init;
    .scope S_000001437ab03df0;
T_7 ;
    %wait E_000001437ab2a140;
    %load/vec4 v000001437ab79510_0;
    %pad/u 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %load/vec4 v000001437ab795b0_0;
    %store/vec4 v000001437ab79010_0, 0, 8;
    %jmp T_7.11;
T_7.0 ;
    %load/vec4 v000001437ab79650_0;
    %load/vec4 v000001437ab786b0_0;
    %add;
    %store/vec4 v000001437ab79010_0, 0, 8;
    %jmp T_7.11;
T_7.1 ;
    %load/vec4 v000001437ab79650_0;
    %load/vec4 v000001437ab786b0_0;
    %sub;
    %store/vec4 v000001437ab79010_0, 0, 8;
    %jmp T_7.11;
T_7.2 ;
    %load/vec4 v000001437ab79650_0;
    %load/vec4 v000001437ab786b0_0;
    %and;
    %store/vec4 v000001437ab79010_0, 0, 8;
    %jmp T_7.11;
T_7.3 ;
    %load/vec4 v000001437ab79650_0;
    %load/vec4 v000001437ab786b0_0;
    %or;
    %store/vec4 v000001437ab79010_0, 0, 8;
    %jmp T_7.11;
T_7.4 ;
    %load/vec4 v000001437ab79650_0;
    %load/vec4 v000001437ab786b0_0;
    %or;
    %nor/r;
    %pad/u 8;
    %store/vec4 v000001437ab79010_0, 0, 8;
    %jmp T_7.11;
T_7.5 ;
    %load/vec4 v000001437ab79650_0;
    %load/vec4 v000001437ab786b0_0;
    %xor;
    %store/vec4 v000001437ab79010_0, 0, 8;
    %jmp T_7.11;
T_7.6 ;
    %load/vec4 v000001437ab79650_0;
    %load/vec4 v000001437ab786b0_0;
    %div;
    %store/vec4 v000001437ab79010_0, 0, 8;
    %jmp T_7.11;
T_7.7 ;
    %load/vec4 v000001437ab79650_0;
    %load/vec4 v000001437ab786b0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.12, 8;
    %pushi/vec4 1, 0, 8;
    %jmp/1 T_7.13, 8;
T_7.12 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_7.13, 8;
 ; End of false expr.
    %blend;
T_7.13;
    %store/vec4 v000001437ab79010_0, 0, 8;
    %jmp T_7.11;
T_7.8 ;
    %load/vec4 v000001437ab79650_0;
    %ix/getv 4, v000001437ab786b0_0;
    %shiftl 4;
    %store/vec4 v000001437ab79010_0, 0, 8;
    %jmp T_7.11;
T_7.9 ;
    %load/vec4 v000001437ab79650_0;
    %ix/getv 4, v000001437ab786b0_0;
    %shiftr 4;
    %store/vec4 v000001437ab79010_0, 0, 8;
    %jmp T_7.11;
T_7.11 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001437aaf4fa0;
T_8 ;
    %wait E_000001437ab29e80;
    %load/vec4 v000001437ab79970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001437ab78b10_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001437ab78750_0;
    %assign/vec4 v000001437ab78b10_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001437ab03b60;
T_9 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v000001437ab7ac60_0, 0, 8;
    %end;
    .thread T_9, $init;
    .scope S_000001437ab03b60;
T_10 ;
    %wait E_000001437ab29b00;
    %vpi_call/w 9 37 "$display", "aluout : %b", v000001437ab7b200_0 {0 0 0};
    %jmp T_10;
    .thread T_10;
    .scope S_000001437ab03b60;
T_11 ;
    %wait E_000001437ab29b00;
    %vpi_call/w 9 39 "$display", "srca : %b", v000001437ab94bf0_0 {0 0 0};
    %jmp T_11;
    .thread T_11;
    .scope S_000001437ab03b60;
T_12 ;
    %wait E_000001437ab29b00;
    %vpi_call/w 9 41 "$display", "srcb : %b", v000001437ab93d90_0 {0 0 0};
    %jmp T_12;
    .thread T_12;
    .scope S_000001437ab03b60;
T_13 ;
    %wait E_000001437ab29b00;
    %vpi_call/w 9 43 "$display", "pc : %b", v000001437ab7bde0_0 {0 0 0};
    %jmp T_13;
    .thread T_13;
    .scope S_000001437ab92060;
T_14 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001437ab93c50_0, 0, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001437ab93070_0, 0, 32;
T_14.0 ;
    %load/vec4 v000001437ab93070_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_14.1, 5;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000001437ab93c50_0;
    %pad/u 8;
    %ix/vec4 4;
    %store/vec4a v000001437ab94a10, 4, 0;
    %load/vec4 v000001437ab93c50_0;
    %addi 1, 0, 6;
    %store/vec4 v000001437ab93c50_0, 0, 6;
    %load/vec4 v000001437ab93070_0;
    %addi 1, 0, 32;
    %store/vec4 v000001437ab93070_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %vpi_call/w 18 25 "$readmemb", "memfile.dat", v000001437ab94a10 {0 0 0};
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001437ab93c50_0, 0, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001437ab93070_0, 0, 32;
T_14.2 ;
    %load/vec4 v000001437ab93070_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_14.3, 5;
    %load/vec4 v000001437ab93c50_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v000001437ab94a10, 4;
    %vpi_call/w 18 30 "$display", "RAM[0x%2h] = 0x%2h", v000001437ab93c50_0, S<0,vec4,u16> {1 0 0};
    %load/vec4 v000001437ab93c50_0;
    %addi 1, 0, 6;
    %store/vec4 v000001437ab93c50_0, 0, 6;
    %load/vec4 v000001437ab93070_0;
    %addi 1, 0, 32;
    %store/vec4 v000001437ab93070_0, 0, 32;
    %jmp T_14.2;
T_14.3 ;
    %end;
    .thread T_14;
    .scope S_000001437ab92060;
T_15 ;
    %wait E_000001437ab29580;
    %vpi_call/w 18 38 "$display", "RAM[0x%2h] = 0x%2h", v000001437ab93430_0, v000001437ab941f0_0 {0 0 0};
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000001437ab92510;
T_16 ;
    %wait E_000001437ab29b00;
    %vpi_call/w 17 16 "$display", "data address : %b", v000001437ab94510_0 {0 0 0};
    %jmp T_16;
    .thread T_16;
    .scope S_000001437ab92510;
T_17 ;
    %wait E_000001437ab29b00;
    %load/vec4 v000001437ab940b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v000001437ab93bb0_0;
    %load/vec4 v000001437ab94510_0;
    %parti/s 6, 2, 3;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001437ab94790, 0, 4;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_000001437ab08ac0;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001437ab966d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001437ab96810_0, 0, 1;
    %vpi_call/w 3 21 "$dumpfile", "computer_tb.vcd" {0 0 0};
    %vpi_call/w 3 22 "$dumpvars", 32'sb00000000000000000000000000000000, v000001437ab96e50_0, v000001437ab97030_0, v000001437ab96ef0_0, v000001437ab96630_0, v000001437ab97210_0, v000001437ab970d0_0 {0 0 0};
    %vpi_call/w 3 23 "$monitor", "0x%h\0110x%h\0110x%h\011%d\011%d", v000001437ab97530_0, v000001437ab970d0_0, v000001437ab96ef0_0, v000001437ab96630_0, v000001437ab97210_0 {0 0 0};
    %end;
    .thread T_18;
    .scope S_000001437ab08ac0;
T_19 ;
    %delay 3000, 0;
    %vpi_call/w 3 29 "$finish" {0 0 0};
    %end;
    .thread T_19;
    .scope S_000001437ab08ac0;
T_20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001437ab97030_0, 0;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001437ab97030_0, 0;
    %end;
    .thread T_20;
    .scope S_000001437ab08ac0;
T_21 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001437ab96e50_0, 0;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001437ab96e50_0, 0;
    %delay 50, 0;
    %jmp T_21;
    .thread T_21;
    .scope S_000001437ab08ac0;
T_22 ;
    %wait E_000001437ab29b00;
    %vpi_call/w 3 47 "$display", "+" {0 0 0};
    %vpi_call/w 3 48 "$display", "\011+instr = 0x%8h", v000001437ab970d0_0 {0 0 0};
    %jmp T_22;
    .thread T_22;
    .scope S_000001437ab08ac0;
T_23 ;
    %wait E_000001437ab28a40;
    %vpi_call/w 3 54 "$display", "-" {0 0 0};
    %vpi_call/w 3 55 "$display", "\011-instr = 0x%8h", v000001437ab970d0_0 {0 0 0};
    %jmp T_23;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "-";
    "computer_tb.sv";
    "computer.sv";
    "cpu.sv";
    "controller.sv";
    "aludec.sv";
    "maindec.sv";
    "datapath.sv";
    "alu.sv";
    "sl2.sv";
    "adder.sv";
    "mux2.sv";
    "flopr.sv";
    "regfile.sv";
    "signext.sv";
    "dmem.sv";
    "imem.sv";
