# -FIFO-Memory-Synchronous-Asynchronous-RTL-Design-Verification-
Designed and functionally verified synchronous/asynchronous FIFO in Verilog, ensuring correctness under overflow/  underflow and clock-domain crossing conditions using testbenches and assertions.-Tools used:Icarus Verilog, Verilator, GTKWave
