

================================================================
== Vivado HLS Report for 'fill'
================================================================
* Date:           Sat Nov 26 22:31:24 2016

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        hls_array
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      2.39|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  101|  101|  102|  102|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  100|  100|         1|          -|          -|   100|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond)
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: StgValue_3 (3)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %a) nounwind, !map !20

ST_1: StgValue_4 (4)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([38400 x i32]* %buf_r) nounwind, !map !26

ST_1: StgValue_5 (5)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @fill_str) nounwind

ST_1: a_read (6)  [1/1] 1.00ns
:3  %a_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %a) nounwind

ST_1: StgValue_7 (7)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecMemCore([38400 x i32]* %buf_r, [1 x i8]* @p_str, [7 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_1: StgValue_8 (8)  [1/1] 0.00ns  loc: hls_array/solution1/top.cpp:7
:5  call void (...)* @_ssdm_op_SpecInterface(i32 %a, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_1: StgValue_9 (9)  [1/1] 1.57ns  loc: hls_array/solution1/top.cpp:10
:6  br label %1


 <State 2>: 2.39ns
ST_2: i (11)  [1/1] 0.00ns
:0  %i = phi i7 [ 0, %0 ], [ %i_1, %2 ]

ST_2: exitcond (12)  [1/1] 1.97ns  loc: hls_array/solution1/top.cpp:10
:1  %exitcond = icmp eq i7 %i, -28

ST_2: empty (13)  [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

ST_2: i_1 (14)  [1/1] 1.72ns  loc: hls_array/solution1/top.cpp:10
:3  %i_1 = add i7 %i, 1

ST_2: StgValue_14 (15)  [1/1] 0.00ns  loc: hls_array/solution1/top.cpp:10
:4  br i1 %exitcond, label %3, label %2

ST_2: tmp (17)  [1/1] 0.00ns  loc: hls_array/solution1/top.cpp:10
:0  %tmp = zext i7 %i to i64

ST_2: buf_addr (18)  [1/1] 0.00ns  loc: hls_array/solution1/top.cpp:10
:1  %buf_addr = getelementptr [38400 x i32]* %buf_r, i64 0, i64 %tmp

ST_2: StgValue_17 (19)  [1/1] 2.39ns  loc: hls_array/solution1/top.cpp:10
:2  store i32 %a_read, i32* %buf_addr, align 4

ST_2: StgValue_18 (20)  [1/1] 0.00ns  loc: hls_array/solution1/top.cpp:10
:3  br label %1

ST_2: StgValue_19 (22)  [1/1] 0.00ns  loc: hls_array/solution1/top.cpp:13
:0  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.57ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', hls_array/solution1/top.cpp:10) [11]  (1.57 ns)

 <State 2>: 2.39ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', hls_array/solution1/top.cpp:10) [11]  (0 ns)
	'getelementptr' operation ('buf_addr', hls_array/solution1/top.cpp:10) [18]  (0 ns)
	'store' operation (hls_array/solution1/top.cpp:10) of variable 'a' on array 'buf_r' [19]  (2.39 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
