-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1.1 (win64) Build 2580384 Sat Jun 29 08:12:21 MDT 2019
-- Date        : Tue Jul 30 15:55:16 2019
-- Host        : dt-205 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               F:/Projekty/HIPERO/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/semicap_sim_netlist.vhdl
-- Design      : semicap
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xcku040-ffva1156-2-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity semicap_address_decoder is
  port (
    \GEN_BKEND_CE_REGISTERS[17].ce_out_i_reg[17]_0\ : out STD_LOGIC;
    p_8_in : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0\ : out STD_LOGIC;
    Bus_RNW_reg_reg_0 : out STD_LOGIC;
    \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]\ : out STD_LOGIC;
    \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]_0\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[17].ce_out_i_reg[17]_1\ : out STD_LOGIC;
    IP2Bus_WrAck_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    irpt_rdack : out STD_LOGIC;
    intr2bus_rdack0 : out STD_LOGIC;
    irpt_wrack : out STD_LOGIC;
    interrupt_wrce_strb : out STD_LOGIC;
    irpt_wrack_d1_reg : out STD_LOGIC;
    IP2Bus_RdAck0 : out STD_LOGIC;
    IP2Bus_WrAck0 : out STD_LOGIC;
    p_10_in : out STD_LOGIC;
    p_11_in : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    bus2ip_wrce : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \AXI_HW_wdata[31]\ : out STD_LOGIC;
    start2 : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    AXI_HW_arready : in STD_LOGIC;
    ip2bus_rdack_i : in STD_LOGIC;
    AXI_HW_wready : in STD_LOGIC;
    ip2bus_wrack_i : in STD_LOGIC;
    ip2bus_rdack_i_reg : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    intr2bus_wrack : in STD_LOGIC;
    irpt_rdack_d1 : in STD_LOGIC;
    irpt_wrack_d1 : in STD_LOGIC;
    ipbus_ack_fifo : in STD_LOGIC;
    ipbus_ack : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    busip_1 : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data_reg[20]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    scndry_vect_out : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wr_data_count : in STD_LOGIC_VECTOR ( 10 downto 0 );
    rd_data_count : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \IP2Bus_Data_reg[27]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    scndry_out : in STD_LOGIC;
    \IP2Bus_Data_reg[30]\ : in STD_LOGIC;
    \IP2Bus_Data_reg[29]\ : in STD_LOGIC;
    ipif_glbl_irpt_enable_reg : in STD_LOGIC;
    \ip2bus_data_i_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    bus2ip_rnw_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of semicap_address_decoder : entity is "address_decoder";
end semicap_address_decoder;

architecture STRUCTURE of semicap_address_decoder is
  signal Bus_RNW_reg_i_1_n_0 : STD_LOGIC;
  signal \^bus_rnw_reg_reg_0\ : STD_LOGIC;
  signal \^gen_bkend_ce_registers[10].ce_out_i_reg[10]_0\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[15].ce_out_i[15]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[16].ce_out_i[16]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[17].ce_out_i[17]_i_1_n_0\ : STD_LOGIC;
  signal \^gen_bkend_ce_registers[17].ce_out_i_reg[17]_0\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[18].ce_out_i[18]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[20].ce_out_i[20]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[21].ce_out_i[21]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[22].ce_out_i[22]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg_n_0_[23]\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[8].ce_out_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\ : STD_LOGIC;
  signal \^include_dphase_timer.dpto_cnt_reg[0]\ : STD_LOGIC;
  signal \^include_dphase_timer.dpto_cnt_reg[0]_0\ : STD_LOGIC;
  signal \IP2Bus_Data[20]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[20]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[20]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[21]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[22]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[23]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[23]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[23]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[24]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[25]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[26]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[27]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[27]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[28]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[28]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[29]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[29]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[30]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[30]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_3_n_0\ : STD_LOGIC;
  signal IP2Bus_RdAck_i_2_n_0 : STD_LOGIC;
  signal cs_ce_clr : STD_LOGIC;
  signal \ip2bus_data_i[0]_i_3_n_0\ : STD_LOGIC;
  signal ip2bus_rdack_i_i_3_n_0 : STD_LOGIC;
  signal ip2bus_rdack_i_i_4_n_0 : STD_LOGIC;
  signal ip2bus_rdack_i_i_5_n_0 : STD_LOGIC;
  signal ip2bus_rdack_i_i_6_n_0 : STD_LOGIC;
  signal ipbus_1_i_2_n_0 : STD_LOGIC;
  signal p_10_in_0 : STD_LOGIC;
  signal p_10_out : STD_LOGIC;
  signal p_11_in_1 : STD_LOGIC;
  signal p_11_out : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_12_out : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  signal p_13_out : STD_LOGIC;
  signal p_14_out : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal p_15_out : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_18_in : STD_LOGIC;
  signal p_19_in : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  signal p_20_in : STD_LOGIC;
  signal p_21_in : STD_LOGIC;
  signal p_22_in : STD_LOGIC;
  signal p_23_in : STD_LOGIC;
  signal p_24_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_4_out : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal p_5_out : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  signal p_7_out_2 : STD_LOGIC;
  signal \^p_8_in\ : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal p_9_out : STD_LOGIC;
  signal pselect_hit_i_0 : STD_LOGIC;
  signal pselect_hit_i_1 : STD_LOGIC;
  signal s_axi_wready_INST_0_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[0].ce_out_i[0]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[10].ce_out_i[10]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[11].ce_out_i[11]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[12].ce_out_i[12]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[13].ce_out_i[13]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[14].ce_out_i[14]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[15].ce_out_i[15]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[15].ce_out_i[15]_i_2\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[16].ce_out_i[16]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[17].ce_out_i[17]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[18].ce_out_i[18]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[1].ce_out_i[1]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[20].ce_out_i[20]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[21].ce_out_i[21]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[22].ce_out_i[22]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[23].ce_out_i[23]_i_2\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[23].ce_out_i[23]_i_3\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[2].ce_out_i[2]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[4].ce_out_i[4]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[5].ce_out_i[5]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[6].ce_out_i[6]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[7].ce_out_i[7]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[8].ce_out_i[8]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[9].ce_out_i[9]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_3\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \IP2Bus_Data[16]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \IP2Bus_Data[17]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \IP2Bus_Data[20]_i_2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \IP2Bus_Data[20]_i_3\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \IP2Bus_Data[20]_i_4\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \IP2Bus_Data[21]_i_2\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \IP2Bus_Data[23]_i_3\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \IP2Bus_Data[23]_i_4\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \IP2Bus_Data[27]_i_2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \IP2Bus_Data[27]_i_3\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \IP2Bus_Data[28]_i_2\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of busip_1_i_1 : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \cr_i[0]_i_2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of intr2bus_rdack_i_1 : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of intr2bus_wrack_i_1 : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \ip2bus_data_i[0]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of ip2bus_wrack_i_i_1 : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \ip_irpt_enable_reg[3]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of ipbus_1_i_1 : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of ipif_glbl_irpt_enable_reg_i_1 : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of irpt_rdack_d1_i_1 : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of irpt_wrack_d1_i_1 : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \sz_i[0]_i_2\ : label is "soft_lutpair106";
begin
  Bus_RNW_reg_reg_0 <= \^bus_rnw_reg_reg_0\;
  \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0\ <= \^gen_bkend_ce_registers[10].ce_out_i_reg[10]_0\;
  \GEN_BKEND_CE_REGISTERS[17].ce_out_i_reg[17]_0\ <= \^gen_bkend_ce_registers[17].ce_out_i_reg[17]_0\;
  \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0\ <= \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\;
  \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]\ <= \^include_dphase_timer.dpto_cnt_reg[0]\;
  \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]_0\ <= \^include_dphase_timer.dpto_cnt_reg[0]_0\;
  p_8_in <= \^p_8_in\;
Bus_RNW_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bus2ip_rnw_i,
      I1 => start2,
      I2 => \^bus_rnw_reg_reg_0\,
      O => Bus_RNW_reg_i_1_n_0
    );
Bus_RNW_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus_RNW_reg_i_1_n_0,
      Q => \^bus_rnw_reg_reg_0\,
      R => '0'
    );
\GEN_BKEND_CE_REGISTERS[0].ce_out_i[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => pselect_hit_i_1,
      I1 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(2),
      I2 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(1),
      I3 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(3),
      I4 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(0),
      O => p_15_out
    );
\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => start2,
      D => p_15_out,
      Q => p_24_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[10].ce_out_i[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(2),
      I1 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(1),
      I2 => pselect_hit_i_1,
      I3 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(0),
      I4 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(3),
      O => p_5_out
    );
\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => start2,
      D => p_5_out,
      Q => \^gen_bkend_ce_registers[10].ce_out_i_reg[10]_0\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[11].ce_out_i[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(2),
      I1 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(1),
      I2 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(0),
      I3 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(3),
      I4 => pselect_hit_i_1,
      O => p_4_out
    );
\GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => start2,
      D => p_4_out,
      Q => p_13_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[12].ce_out_i[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(1),
      I1 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(2),
      I2 => pselect_hit_i_1,
      I3 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(0),
      I4 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(3),
      O => p_3_out
    );
\GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => start2,
      D => p_3_out,
      Q => p_12_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[13].ce_out_i[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(1),
      I1 => pselect_hit_i_1,
      I2 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(0),
      I3 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(3),
      I4 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(2),
      O => p_2_out
    );
\GEN_BKEND_CE_REGISTERS[13].ce_out_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => start2,
      D => p_2_out,
      Q => p_11_in_1,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[14].ce_out_i[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(0),
      I1 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(1),
      I2 => pselect_hit_i_1,
      I3 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(3),
      I4 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(2),
      O => p_1_out
    );
\GEN_BKEND_CE_REGISTERS[14].ce_out_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => start2,
      D => p_1_out,
      Q => p_10_in_0,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[15].ce_out_i[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(3),
      I1 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(1),
      I2 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(0),
      I3 => pselect_hit_i_1,
      I4 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(2),
      O => \GEN_BKEND_CE_REGISTERS[15].ce_out_i[15]_i_1_n_0\
    );
\GEN_BKEND_CE_REGISTERS[15].ce_out_i[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(4),
      I1 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(6),
      I2 => start2,
      I3 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(5),
      O => pselect_hit_i_1
    );
\GEN_BKEND_CE_REGISTERS[15].ce_out_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => start2,
      D => \GEN_BKEND_CE_REGISTERS[15].ce_out_i[15]_i_1_n_0\,
      Q => p_9_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[16].ce_out_i[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(0),
      I1 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(2),
      I2 => pselect_hit_i_0,
      I3 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(1),
      O => \GEN_BKEND_CE_REGISTERS[16].ce_out_i[16]_i_1_n_0\
    );
\GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => start2,
      D => \GEN_BKEND_CE_REGISTERS[16].ce_out_i[16]_i_1_n_0\,
      Q => \^p_8_in\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[17].ce_out_i[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(1),
      I1 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(2),
      I2 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(0),
      I3 => pselect_hit_i_0,
      O => \GEN_BKEND_CE_REGISTERS[17].ce_out_i[17]_i_1_n_0\
    );
\GEN_BKEND_CE_REGISTERS[17].ce_out_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => start2,
      D => \GEN_BKEND_CE_REGISTERS[17].ce_out_i[17]_i_1_n_0\,
      Q => \^gen_bkend_ce_registers[17].ce_out_i_reg[17]_0\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[18].ce_out_i[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(0),
      I1 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(2),
      I2 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(1),
      I3 => pselect_hit_i_0,
      O => \GEN_BKEND_CE_REGISTERS[18].ce_out_i[18]_i_1_n_0\
    );
\GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => start2,
      D => \GEN_BKEND_CE_REGISTERS[18].ce_out_i[18]_i_1_n_0\,
      Q => p_6_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => pselect_hit_i_0,
      I1 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(2),
      I2 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(0),
      I3 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(1),
      O => \GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1_n_0\
    );
\GEN_BKEND_CE_REGISTERS[19].ce_out_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => start2,
      D => \GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1_n_0\,
      Q => p_5_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[1].ce_out_i[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(0),
      I1 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(2),
      I2 => pselect_hit_i_1,
      I3 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(3),
      I4 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(1),
      O => p_14_out
    );
\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => start2,
      D => p_14_out,
      Q => p_23_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[20].ce_out_i[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(0),
      I1 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(1),
      I2 => pselect_hit_i_0,
      I3 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(2),
      O => \GEN_BKEND_CE_REGISTERS[20].ce_out_i[20]_i_1_n_0\
    );
\GEN_BKEND_CE_REGISTERS[20].ce_out_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => start2,
      D => \GEN_BKEND_CE_REGISTERS[20].ce_out_i[20]_i_1_n_0\,
      Q => p_4_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[21].ce_out_i[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(2),
      I1 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(1),
      I2 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(0),
      I3 => pselect_hit_i_0,
      O => \GEN_BKEND_CE_REGISTERS[21].ce_out_i[21]_i_1_n_0\
    );
\GEN_BKEND_CE_REGISTERS[21].ce_out_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => start2,
      D => \GEN_BKEND_CE_REGISTERS[21].ce_out_i[21]_i_1_n_0\,
      Q => p_3_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[22].ce_out_i[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(2),
      I1 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(0),
      I2 => pselect_hit_i_0,
      I3 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(1),
      O => \GEN_BKEND_CE_REGISTERS[22].ce_out_i[22]_i_1_n_0\
    );
\GEN_BKEND_CE_REGISTERS[22].ce_out_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => start2,
      D => \GEN_BKEND_CE_REGISTERS[22].ce_out_i[22]_i_1_n_0\,
      Q => p_2_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[23].ce_out_i[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => \^include_dphase_timer.dpto_cnt_reg[0]\,
      I2 => \^include_dphase_timer.dpto_cnt_reg[0]_0\,
      O => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[23].ce_out_i[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => pselect_hit_i_0,
      I1 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(2),
      I2 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(0),
      I3 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(1),
      O => p_7_out_2
    );
\GEN_BKEND_CE_REGISTERS[23].ce_out_i[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => start2,
      I1 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(5),
      I2 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(6),
      I3 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(4),
      I4 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(3),
      O => pselect_hit_i_0
    );
\GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => start2,
      D => p_7_out_2,
      Q => \GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg_n_0_[23]\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[2].ce_out_i[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(1),
      I1 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(2),
      I2 => pselect_hit_i_1,
      I3 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(3),
      I4 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(0),
      O => p_13_out
    );
\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => start2,
      D => p_13_out,
      Q => p_22_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(3),
      I1 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(1),
      I2 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(0),
      I3 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(2),
      I4 => pselect_hit_i_1,
      O => p_12_out
    );
\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => start2,
      D => p_12_out,
      Q => p_21_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[4].ce_out_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(2),
      I1 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(0),
      I2 => pselect_hit_i_1,
      I3 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(3),
      I4 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(1),
      O => p_11_out
    );
\GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => start2,
      D => p_11_out,
      Q => p_20_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[5].ce_out_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(3),
      I1 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(2),
      I2 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(0),
      I3 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(1),
      I4 => pselect_hit_i_1,
      O => p_10_out
    );
\GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => start2,
      D => p_10_out,
      Q => p_19_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[6].ce_out_i[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(3),
      I1 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(1),
      I2 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(2),
      I3 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(0),
      I4 => pselect_hit_i_1,
      O => p_9_out
    );
\GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => start2,
      D => p_9_out,
      Q => p_18_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[7].ce_out_i[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(3),
      I1 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(1),
      I2 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(0),
      I3 => pselect_hit_i_1,
      I4 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(2),
      O => p_8_out
    );
\GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => start2,
      D => p_8_out,
      Q => p_17_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[8].ce_out_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => pselect_hit_i_1,
      I1 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(2),
      I2 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(3),
      I3 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(1),
      I4 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(0),
      O => \GEN_BKEND_CE_REGISTERS[8].ce_out_i[8]_i_1_n_0\
    );
\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => start2,
      D => \GEN_BKEND_CE_REGISTERS[8].ce_out_i[8]_i_1_n_0\,
      Q => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[9].ce_out_i[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(2),
      I1 => pselect_hit_i_1,
      I2 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(0),
      I3 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(1),
      I4 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(3),
      O => p_6_out
    );
\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => start2,
      D => p_6_out,
      Q => p_15_in,
      R => cs_ce_clr
    );
\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => \^bus_rnw_reg_reg_0\,
      I2 => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      O => irpt_wrack_d1_reg
    );
\IP2Bus_Data[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8880000"
    )
        port map (
      I0 => dout(31),
      I1 => \^gen_bkend_ce_registers[17].ce_out_i_reg[17]_0\,
      I2 => scndry_vect_out(31),
      I3 => \GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg_n_0_[23]\,
      I4 => \^bus_rnw_reg_reg_0\,
      O => D(31)
    );
\IP2Bus_Data[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8880000"
    )
        port map (
      I0 => dout(21),
      I1 => \^gen_bkend_ce_registers[17].ce_out_i_reg[17]_0\,
      I2 => scndry_vect_out(21),
      I3 => \GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg_n_0_[23]\,
      I4 => \^bus_rnw_reg_reg_0\,
      O => D(21)
    );
\IP2Bus_Data[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8880000"
    )
        port map (
      I0 => dout(20),
      I1 => \^gen_bkend_ce_registers[17].ce_out_i_reg[17]_0\,
      I2 => scndry_vect_out(20),
      I3 => \GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg_n_0_[23]\,
      I4 => \^bus_rnw_reg_reg_0\,
      O => D(20)
    );
\IP2Bus_Data[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8880000"
    )
        port map (
      I0 => dout(19),
      I1 => \^gen_bkend_ce_registers[17].ce_out_i_reg[17]_0\,
      I2 => scndry_vect_out(19),
      I3 => \GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg_n_0_[23]\,
      I4 => \^bus_rnw_reg_reg_0\,
      O => D(19)
    );
\IP2Bus_Data[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8880000"
    )
        port map (
      I0 => dout(18),
      I1 => \^gen_bkend_ce_registers[17].ce_out_i_reg[17]_0\,
      I2 => scndry_vect_out(18),
      I3 => \GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg_n_0_[23]\,
      I4 => \^bus_rnw_reg_reg_0\,
      O => D(18)
    );
\IP2Bus_Data[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8880000"
    )
        port map (
      I0 => dout(17),
      I1 => \^gen_bkend_ce_registers[17].ce_out_i_reg[17]_0\,
      I2 => scndry_vect_out(17),
      I3 => \GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg_n_0_[23]\,
      I4 => \^bus_rnw_reg_reg_0\,
      O => D(17)
    );
\IP2Bus_Data[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8880000"
    )
        port map (
      I0 => dout(16),
      I1 => \^gen_bkend_ce_registers[17].ce_out_i_reg[17]_0\,
      I2 => scndry_vect_out(16),
      I3 => \GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg_n_0_[23]\,
      I4 => \^bus_rnw_reg_reg_0\,
      O => D(16)
    );
\IP2Bus_Data[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8880000"
    )
        port map (
      I0 => dout(15),
      I1 => \^gen_bkend_ce_registers[17].ce_out_i_reg[17]_0\,
      I2 => scndry_vect_out(15),
      I3 => \GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg_n_0_[23]\,
      I4 => \^bus_rnw_reg_reg_0\,
      O => D(15)
    );
\IP2Bus_Data[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8880000"
    )
        port map (
      I0 => dout(14),
      I1 => \^gen_bkend_ce_registers[17].ce_out_i_reg[17]_0\,
      I2 => scndry_vect_out(14),
      I3 => \GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg_n_0_[23]\,
      I4 => \^bus_rnw_reg_reg_0\,
      O => D(14)
    );
\IP2Bus_Data[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8880000"
    )
        port map (
      I0 => dout(13),
      I1 => \^gen_bkend_ce_registers[17].ce_out_i_reg[17]_0\,
      I2 => scndry_vect_out(13),
      I3 => \GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg_n_0_[23]\,
      I4 => \^bus_rnw_reg_reg_0\,
      O => D(13)
    );
\IP2Bus_Data[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8880000"
    )
        port map (
      I0 => dout(12),
      I1 => \^gen_bkend_ce_registers[17].ce_out_i_reg[17]_0\,
      I2 => scndry_vect_out(12),
      I3 => \GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg_n_0_[23]\,
      I4 => \^bus_rnw_reg_reg_0\,
      O => D(12)
    );
\IP2Bus_Data[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8880000"
    )
        port map (
      I0 => dout(30),
      I1 => \^gen_bkend_ce_registers[17].ce_out_i_reg[17]_0\,
      I2 => scndry_vect_out(30),
      I3 => \GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg_n_0_[23]\,
      I4 => \^bus_rnw_reg_reg_0\,
      O => D(30)
    );
\IP2Bus_Data[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IP2Bus_Data[20]_i_2_n_0\,
      I1 => scndry_vect_out(11),
      I2 => \IP2Bus_Data[20]_i_3_n_0\,
      I3 => \IP2Bus_Data_reg[20]\(11),
      I4 => dout(11),
      I5 => \IP2Bus_Data[20]_i_4_n_0\,
      O => D(11)
    );
\IP2Bus_Data[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg_n_0_[23]\,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \IP2Bus_Data[20]_i_2_n_0\
    );
\IP2Bus_Data[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_6_in,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \IP2Bus_Data[20]_i_3_n_0\
    );
\IP2Bus_Data[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[17].ce_out_i_reg[17]_0\,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \IP2Bus_Data[20]_i_4_n_0\
    );
\IP2Bus_Data[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0808080"
    )
        port map (
      I0 => dout(10),
      I1 => \^gen_bkend_ce_registers[17].ce_out_i_reg[17]_0\,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => p_6_in,
      I4 => \IP2Bus_Data_reg[20]\(10),
      I5 => \IP2Bus_Data[21]_i_2_n_0\,
      O => D(10)
    );
\IP2Bus_Data[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8880000"
    )
        port map (
      I0 => scndry_vect_out(10),
      I1 => \GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg_n_0_[23]\,
      I2 => wr_data_count(10),
      I3 => p_3_in,
      I4 => \^bus_rnw_reg_reg_0\,
      O => \IP2Bus_Data[21]_i_2_n_0\
    );
\IP2Bus_Data[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0808080"
    )
        port map (
      I0 => dout(9),
      I1 => \^gen_bkend_ce_registers[17].ce_out_i_reg[17]_0\,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => p_6_in,
      I4 => \IP2Bus_Data_reg[20]\(9),
      I5 => \IP2Bus_Data[22]_i_2_n_0\,
      O => D(9)
    );
\IP2Bus_Data[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F880000"
    )
        port map (
      I0 => scndry_vect_out(9),
      I1 => \GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg_n_0_[23]\,
      I2 => wr_data_count(9),
      I3 => p_3_in,
      I4 => \^bus_rnw_reg_reg_0\,
      O => \IP2Bus_Data[22]_i_2_n_0\
    );
\IP2Bus_Data[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_2_n_0\,
      I1 => p_6_in,
      I2 => \IP2Bus_Data_reg[20]\(8),
      I3 => dout(8),
      I4 => \^gen_bkend_ce_registers[17].ce_out_i_reg[17]_0\,
      I5 => \^bus_rnw_reg_reg_0\,
      O => D(8)
    );
\IP2Bus_Data[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_3_n_0\,
      I1 => wr_data_count(8),
      I2 => \IP2Bus_Data[20]_i_2_n_0\,
      I3 => scndry_vect_out(8),
      I4 => rd_data_count(8),
      I5 => \IP2Bus_Data[23]_i_4_n_0\,
      O => \IP2Bus_Data[23]_i_2_n_0\
    );
\IP2Bus_Data[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_3_in,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \IP2Bus_Data[23]_i_3_n_0\
    );
\IP2Bus_Data[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_2_in,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \IP2Bus_Data[23]_i_4_n_0\
    );
\IP2Bus_Data[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[24]_i_2_n_0\,
      I1 => p_6_in,
      I2 => \IP2Bus_Data_reg[20]\(7),
      I3 => dout(7),
      I4 => \^gen_bkend_ce_registers[17].ce_out_i_reg[17]_0\,
      I5 => \^bus_rnw_reg_reg_0\,
      O => D(7)
    );
\IP2Bus_Data[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_3_n_0\,
      I1 => wr_data_count(7),
      I2 => \IP2Bus_Data[20]_i_2_n_0\,
      I3 => scndry_vect_out(7),
      I4 => rd_data_count(7),
      I5 => \IP2Bus_Data[23]_i_4_n_0\,
      O => \IP2Bus_Data[24]_i_2_n_0\
    );
\IP2Bus_Data[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[25]_i_2_n_0\,
      I1 => p_6_in,
      I2 => \IP2Bus_Data_reg[20]\(6),
      I3 => dout(6),
      I4 => \^gen_bkend_ce_registers[17].ce_out_i_reg[17]_0\,
      I5 => \^bus_rnw_reg_reg_0\,
      O => D(6)
    );
\IP2Bus_Data[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_3_n_0\,
      I1 => wr_data_count(6),
      I2 => \IP2Bus_Data[20]_i_2_n_0\,
      I3 => scndry_vect_out(6),
      I4 => rd_data_count(6),
      I5 => \IP2Bus_Data[23]_i_4_n_0\,
      O => \IP2Bus_Data[25]_i_2_n_0\
    );
\IP2Bus_Data[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[26]_i_2_n_0\,
      I1 => p_6_in,
      I2 => \IP2Bus_Data_reg[20]\(5),
      I3 => dout(5),
      I4 => \^gen_bkend_ce_registers[17].ce_out_i_reg[17]_0\,
      I5 => \^bus_rnw_reg_reg_0\,
      O => D(5)
    );
\IP2Bus_Data[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_3_n_0\,
      I1 => wr_data_count(5),
      I2 => \IP2Bus_Data[20]_i_2_n_0\,
      I3 => scndry_vect_out(5),
      I4 => rd_data_count(5),
      I5 => \IP2Bus_Data[23]_i_4_n_0\,
      O => \IP2Bus_Data[26]_i_2_n_0\
    );
\IP2Bus_Data[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF8F8F8"
    )
        port map (
      I0 => \IP2Bus_Data[20]_i_4_n_0\,
      I1 => dout(4),
      I2 => \IP2Bus_Data[27]_i_2_n_0\,
      I3 => \IP2Bus_Data[20]_i_2_n_0\,
      I4 => scndry_vect_out(4),
      I5 => \IP2Bus_Data[27]_i_3_n_0\,
      O => D(4)
    );
\IP2Bus_Data[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8880000"
    )
        port map (
      I0 => \IP2Bus_Data_reg[20]\(4),
      I1 => p_6_in,
      I2 => rd_data_count(4),
      I3 => p_2_in,
      I4 => \^bus_rnw_reg_reg_0\,
      O => \IP2Bus_Data[27]_i_2_n_0\
    );
\IP2Bus_Data[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4440000"
    )
        port map (
      I0 => wr_data_count(4),
      I1 => p_3_in,
      I2 => \IP2Bus_Data_reg[27]\(4),
      I3 => p_5_in,
      I4 => \^bus_rnw_reg_reg_0\,
      O => \IP2Bus_Data[27]_i_3_n_0\
    );
\IP2Bus_Data[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF8F8F8"
    )
        port map (
      I0 => \IP2Bus_Data[20]_i_4_n_0\,
      I1 => dout(3),
      I2 => \IP2Bus_Data[28]_i_2_n_0\,
      I3 => \IP2Bus_Data[20]_i_2_n_0\,
      I4 => scndry_vect_out(3),
      I5 => \IP2Bus_Data[28]_i_3_n_0\,
      O => D(3)
    );
\IP2Bus_Data[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8880000"
    )
        port map (
      I0 => \IP2Bus_Data_reg[20]\(3),
      I1 => p_6_in,
      I2 => rd_data_count(3),
      I3 => p_2_in,
      I4 => \^bus_rnw_reg_reg_0\,
      O => \IP2Bus_Data[28]_i_2_n_0\
    );
\IP2Bus_Data[28]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4440000"
    )
        port map (
      I0 => wr_data_count(3),
      I1 => p_3_in,
      I2 => \IP2Bus_Data_reg[27]\(3),
      I3 => p_5_in,
      I4 => \^bus_rnw_reg_reg_0\,
      O => \IP2Bus_Data[28]_i_3_n_0\
    );
\IP2Bus_Data[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \IP2Bus_Data[29]_i_2_n_0\,
      I1 => \IP2Bus_Data[20]_i_4_n_0\,
      I2 => dout(2),
      I3 => \IP2Bus_Data[29]_i_3_n_0\,
      I4 => \IP2Bus_Data[20]_i_3_n_0\,
      I5 => \IP2Bus_Data_reg[20]\(2),
      O => D(2)
    );
\IP2Bus_Data[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_3_n_0\,
      I1 => wr_data_count(2),
      I2 => \IP2Bus_Data[20]_i_2_n_0\,
      I3 => scndry_vect_out(2),
      I4 => rd_data_count(2),
      I5 => \IP2Bus_Data[23]_i_4_n_0\,
      O => \IP2Bus_Data[29]_i_2_n_0\
    );
\IP2Bus_Data[29]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8880000"
    )
        port map (
      I0 => \IP2Bus_Data_reg[27]\(2),
      I1 => p_5_in,
      I2 => \IP2Bus_Data_reg[29]\,
      I3 => p_4_in,
      I4 => \^bus_rnw_reg_reg_0\,
      O => \IP2Bus_Data[29]_i_3_n_0\
    );
\IP2Bus_Data[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8880000"
    )
        port map (
      I0 => dout(29),
      I1 => \^gen_bkend_ce_registers[17].ce_out_i_reg[17]_0\,
      I2 => scndry_vect_out(29),
      I3 => \GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg_n_0_[23]\,
      I4 => \^bus_rnw_reg_reg_0\,
      O => D(29)
    );
\IP2Bus_Data[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_2_n_0\,
      I1 => \IP2Bus_Data[20]_i_4_n_0\,
      I2 => dout(1),
      I3 => \IP2Bus_Data[30]_i_3_n_0\,
      I4 => \IP2Bus_Data[20]_i_3_n_0\,
      I5 => \IP2Bus_Data_reg[20]\(1),
      O => D(1)
    );
\IP2Bus_Data[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_3_n_0\,
      I1 => wr_data_count(1),
      I2 => \IP2Bus_Data[20]_i_2_n_0\,
      I3 => scndry_vect_out(1),
      I4 => rd_data_count(1),
      I5 => \IP2Bus_Data[23]_i_4_n_0\,
      O => \IP2Bus_Data[30]_i_2_n_0\
    );
\IP2Bus_Data[30]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8880000"
    )
        port map (
      I0 => \IP2Bus_Data_reg[27]\(1),
      I1 => p_5_in,
      I2 => \IP2Bus_Data_reg[30]\,
      I3 => p_4_in,
      I4 => \^bus_rnw_reg_reg_0\,
      O => \IP2Bus_Data[30]_i_3_n_0\
    );
\IP2Bus_Data[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_2_n_0\,
      I1 => \IP2Bus_Data[20]_i_4_n_0\,
      I2 => dout(0),
      I3 => \IP2Bus_Data[31]_i_3_n_0\,
      I4 => \IP2Bus_Data[20]_i_3_n_0\,
      I5 => \IP2Bus_Data_reg[20]\(0),
      O => D(0)
    );
\IP2Bus_Data[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_3_n_0\,
      I1 => wr_data_count(0),
      I2 => \IP2Bus_Data[20]_i_2_n_0\,
      I3 => scndry_vect_out(0),
      I4 => rd_data_count(0),
      I5 => \IP2Bus_Data[23]_i_4_n_0\,
      O => \IP2Bus_Data[31]_i_2_n_0\
    );
\IP2Bus_Data[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8880000"
    )
        port map (
      I0 => \IP2Bus_Data_reg[27]\(0),
      I1 => p_5_in,
      I2 => scndry_out,
      I3 => p_4_in,
      I4 => \^bus_rnw_reg_reg_0\,
      O => \IP2Bus_Data[31]_i_3_n_0\
    );
\IP2Bus_Data[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8880000"
    )
        port map (
      I0 => dout(28),
      I1 => \^gen_bkend_ce_registers[17].ce_out_i_reg[17]_0\,
      I2 => scndry_vect_out(28),
      I3 => \GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg_n_0_[23]\,
      I4 => \^bus_rnw_reg_reg_0\,
      O => D(28)
    );
\IP2Bus_Data[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8880000"
    )
        port map (
      I0 => dout(27),
      I1 => \^gen_bkend_ce_registers[17].ce_out_i_reg[17]_0\,
      I2 => scndry_vect_out(27),
      I3 => \GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg_n_0_[23]\,
      I4 => \^bus_rnw_reg_reg_0\,
      O => D(27)
    );
\IP2Bus_Data[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8880000"
    )
        port map (
      I0 => dout(26),
      I1 => \^gen_bkend_ce_registers[17].ce_out_i_reg[17]_0\,
      I2 => scndry_vect_out(26),
      I3 => \GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg_n_0_[23]\,
      I4 => \^bus_rnw_reg_reg_0\,
      O => D(26)
    );
\IP2Bus_Data[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8880000"
    )
        port map (
      I0 => dout(25),
      I1 => \^gen_bkend_ce_registers[17].ce_out_i_reg[17]_0\,
      I2 => scndry_vect_out(25),
      I3 => \GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg_n_0_[23]\,
      I4 => \^bus_rnw_reg_reg_0\,
      O => D(25)
    );
\IP2Bus_Data[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8880000"
    )
        port map (
      I0 => dout(24),
      I1 => \^gen_bkend_ce_registers[17].ce_out_i_reg[17]_0\,
      I2 => scndry_vect_out(24),
      I3 => \GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg_n_0_[23]\,
      I4 => \^bus_rnw_reg_reg_0\,
      O => D(24)
    );
\IP2Bus_Data[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8880000"
    )
        port map (
      I0 => dout(23),
      I1 => \^gen_bkend_ce_registers[17].ce_out_i_reg[17]_0\,
      I2 => scndry_vect_out(23),
      I3 => \GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg_n_0_[23]\,
      I4 => \^bus_rnw_reg_reg_0\,
      O => D(23)
    );
\IP2Bus_Data[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8880000"
    )
        port map (
      I0 => dout(22),
      I1 => \^gen_bkend_ce_registers[17].ce_out_i_reg[17]_0\,
      I2 => scndry_vect_out(22),
      I3 => \GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg_n_0_[23]\,
      I4 => \^bus_rnw_reg_reg_0\,
      O => D(22)
    );
IP2Bus_RdAck_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAC0C000000000"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg_n_0_[23]\,
      I1 => \^gen_bkend_ce_registers[17].ce_out_i_reg[17]_0\,
      I2 => ipbus_ack_fifo,
      I3 => IP2Bus_RdAck_i_2_n_0,
      I4 => ipbus_ack,
      I5 => \^bus_rnw_reg_reg_0\,
      O => IP2Bus_RdAck0
    );
IP2Bus_RdAck_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_6_in,
      I1 => p_3_in,
      I2 => p_2_in,
      I3 => p_4_in,
      I4 => p_5_in,
      O => IP2Bus_RdAck_i_2_n_0
    );
IP2Bus_WrAck_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAFFFE"
    )
        port map (
      I0 => wr_en,
      I1 => \GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg_n_0_[23]\,
      I2 => \^gen_bkend_ce_registers[17].ce_out_i_reg[17]_0\,
      I3 => IP2Bus_RdAck_i_2_n_0,
      I4 => \^bus_rnw_reg_reg_0\,
      I5 => busip_1,
      O => IP2Bus_WrAck0
    );
busip_1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => ipbus_1_i_2_n_0,
      I1 => \^gen_bkend_ce_registers[17].ce_out_i_reg[17]_0\,
      I2 => \GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg_n_0_[23]\,
      I3 => \^bus_rnw_reg_reg_0\,
      O => p_11_in
    );
\cr_i[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_5_in,
      I1 => \^bus_rnw_reg_reg_0\,
      O => bus2ip_wrce(0)
    );
intr2bus_rdack_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444440"
    )
        port map (
      I0 => irpt_rdack_d1,
      I1 => \^bus_rnw_reg_reg_0\,
      I2 => p_17_in,
      I3 => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      I4 => \^gen_bkend_ce_registers[10].ce_out_i_reg[10]_0\,
      O => intr2bus_rdack0
    );
intr2bus_wrack_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000FE"
    )
        port map (
      I0 => p_17_in,
      I1 => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      I2 => \^gen_bkend_ce_registers[10].ce_out_i_reg[10]_0\,
      I3 => irpt_wrack_d1,
      I4 => \^bus_rnw_reg_reg_0\,
      O => interrupt_wrce_strb
    );
\ip2bus_data_i[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => \^bus_rnw_reg_reg_0\,
      I2 => \ip2bus_data_i[0]_i_3_n_0\,
      O => SR(0)
    );
\ip2bus_data_i[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1000"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      I1 => \^gen_bkend_ce_registers[10].ce_out_i_reg[10]_0\,
      I2 => p_17_in,
      I3 => ipif_glbl_irpt_enable_reg,
      I4 => \ip2bus_data_i_reg[0]\(0),
      O => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_1\(0)
    );
\ip2bus_data_i[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ip2bus_rdack_i_i_3_n_0,
      I1 => ipbus_1_i_2_n_0,
      I2 => \^gen_bkend_ce_registers[17].ce_out_i_reg[17]_0\,
      I3 => \GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg_n_0_[23]\,
      O => \ip2bus_data_i[0]_i_3_n_0\
    );
ip2bus_rdack_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000FE000000"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[17].ce_out_i_reg[17]_0\,
      I1 => \GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg_n_0_[23]\,
      I2 => ipbus_1_i_2_n_0,
      I3 => ip2bus_rdack_i_reg,
      I4 => \^bus_rnw_reg_reg_0\,
      I5 => ip2bus_rdack_i_i_3_n_0,
      O => \GEN_BKEND_CE_REGISTERS[17].ce_out_i_reg[17]_1\
    );
ip2bus_rdack_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ip2bus_rdack_i_i_4_n_0,
      I1 => ip2bus_rdack_i_i_5_n_0,
      I2 => p_9_in,
      I3 => p_10_in_0,
      I4 => p_24_in,
      I5 => ip2bus_rdack_i_i_6_n_0,
      O => ip2bus_rdack_i_i_3_n_0
    );
ip2bus_rdack_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_20_in,
      I1 => p_21_in,
      I2 => p_18_in,
      I3 => p_19_in,
      O => ip2bus_rdack_i_i_4_n_0
    );
ip2bus_rdack_i_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_22_in,
      I1 => p_23_in,
      I2 => p_17_in,
      I3 => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      I4 => \^gen_bkend_ce_registers[10].ce_out_i_reg[10]_0\,
      O => ip2bus_rdack_i_i_5_n_0
    );
ip2bus_rdack_i_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_13_in,
      I1 => p_15_in,
      I2 => p_11_in_1,
      I3 => p_12_in,
      O => ip2bus_rdack_i_i_6_n_0
    );
ip2bus_wrack_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A800"
    )
        port map (
      I0 => \ip2bus_data_i[0]_i_3_n_0\,
      I1 => p_7_out,
      I2 => intr2bus_wrack,
      I3 => s_axi_aresetn,
      I4 => \^bus_rnw_reg_reg_0\,
      O => IP2Bus_WrAck_reg
    );
\ip_irpt_enable_reg[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[10].ce_out_i_reg[10]_0\,
      I1 => \^bus_rnw_reg_reg_0\,
      O => bus2ip_wrce(2)
    );
ipbus_1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E0"
    )
        port map (
      I0 => ipbus_1_i_2_n_0,
      I1 => \^gen_bkend_ce_registers[17].ce_out_i_reg[17]_0\,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg_n_0_[23]\,
      O => p_10_in
    );
ipbus_1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_5_in,
      I1 => p_4_in,
      I2 => p_2_in,
      I3 => p_3_in,
      I4 => p_6_in,
      I5 => \^p_8_in\,
      O => ipbus_1_i_2_n_0
    );
ipif_glbl_irpt_enable_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => p_17_in,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => ipif_glbl_irpt_enable_reg,
      O => \AXI_HW_wdata[31]\
    );
irpt_rdack_d1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => p_17_in,
      I1 => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      I2 => \^gen_bkend_ce_registers[10].ce_out_i_reg[10]_0\,
      I3 => \^bus_rnw_reg_reg_0\,
      O => irpt_rdack
    );
irpt_wrack_d1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => p_17_in,
      I1 => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      I2 => \^gen_bkend_ce_registers[10].ce_out_i_reg[10]_0\,
      I3 => \^bus_rnw_reg_reg_0\,
      O => irpt_wrack
    );
s_axi_arready_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000020"
    )
        port map (
      I0 => s_axi_wready_INST_0_i_1_n_0,
      I1 => Q(0),
      I2 => AXI_HW_arready,
      I3 => Q(2),
      I4 => Q(1),
      I5 => ip2bus_rdack_i,
      O => \^include_dphase_timer.dpto_cnt_reg[0]\
    );
s_axi_wready_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000020"
    )
        port map (
      I0 => s_axi_wready_INST_0_i_1_n_0,
      I1 => Q(0),
      I2 => AXI_HW_wready,
      I3 => Q(2),
      I4 => Q(1),
      I5 => ip2bus_wrack_i,
      O => \^include_dphase_timer.dpto_cnt_reg[0]_0\
    );
s_axi_wready_INST_0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      O => s_axi_wready_INST_0_i_1_n_0
    );
\sz_i[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_6_in,
      I1 => \^bus_rnw_reg_reg_0\,
      O => bus2ip_wrce(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity semicap_cdc_sync is
  port (
    scndry_vect_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of semicap_cdc_sync : entity is "cdc_sync";
end semicap_cdc_sync;

architecture STRUCTURE of semicap_cdc_sync is
  signal s_level_out_bus_d1_cdc_to_0 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_1 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_10 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_11 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_2 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_3 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_4 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_5 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_6 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_7 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_8 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_9 : STD_LOGIC;
  signal s_level_out_bus_d2_0 : STD_LOGIC;
  signal s_level_out_bus_d2_1 : STD_LOGIC;
  signal s_level_out_bus_d2_10 : STD_LOGIC;
  signal s_level_out_bus_d2_11 : STD_LOGIC;
  signal s_level_out_bus_d2_2 : STD_LOGIC;
  signal s_level_out_bus_d2_3 : STD_LOGIC;
  signal s_level_out_bus_d2_4 : STD_LOGIC;
  signal s_level_out_bus_d2_5 : STD_LOGIC;
  signal s_level_out_bus_d2_6 : STD_LOGIC;
  signal s_level_out_bus_d2_7 : STD_LOGIC;
  signal s_level_out_bus_d2_8 : STD_LOGIC;
  signal s_level_out_bus_d2_9 : STD_LOGIC;
  signal s_level_out_bus_d3_0 : STD_LOGIC;
  signal s_level_out_bus_d3_1 : STD_LOGIC;
  signal s_level_out_bus_d3_10 : STD_LOGIC;
  signal s_level_out_bus_d3_11 : STD_LOGIC;
  signal s_level_out_bus_d3_2 : STD_LOGIC;
  signal s_level_out_bus_d3_3 : STD_LOGIC;
  signal s_level_out_bus_d3_4 : STD_LOGIC;
  signal s_level_out_bus_d3_5 : STD_LOGIC;
  signal s_level_out_bus_d3_6 : STD_LOGIC;
  signal s_level_out_bus_d3_7 : STD_LOGIC;
  signal s_level_out_bus_d3_8 : STD_LOGIC;
  signal s_level_out_bus_d3_9 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_0,
      Q => s_level_out_bus_d2_0,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_10,
      Q => s_level_out_bus_d2_10,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_11,
      Q => s_level_out_bus_d2_11,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_1,
      Q => s_level_out_bus_d2_1,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_2,
      Q => s_level_out_bus_d2_2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_3,
      Q => s_level_out_bus_d2_3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_4,
      Q => s_level_out_bus_d2_4,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_5,
      Q => s_level_out_bus_d2_5,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_6,
      Q => s_level_out_bus_d2_6,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_7,
      Q => s_level_out_bus_d2_7,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_8,
      Q => s_level_out_bus_d2_8,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_9,
      Q => s_level_out_bus_d2_9,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2_0,
      Q => s_level_out_bus_d3_0,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2_10,
      Q => s_level_out_bus_d3_10,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2_11,
      Q => s_level_out_bus_d3_11,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2_1,
      Q => s_level_out_bus_d3_1,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2_2,
      Q => s_level_out_bus_d3_2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2_3,
      Q => s_level_out_bus_d3_3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2_4,
      Q => s_level_out_bus_d3_4,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2_5,
      Q => s_level_out_bus_d3_5,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2_6,
      Q => s_level_out_bus_d3_6,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2_7,
      Q => s_level_out_bus_d3_7,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2_8,
      Q => s_level_out_bus_d3_8,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2_9,
      Q => s_level_out_bus_d3_9,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3_0,
      Q => scndry_vect_out(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3_10,
      Q => scndry_vect_out(10),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3_11,
      Q => scndry_vect_out(11),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3_1,
      Q => scndry_vect_out(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3_2,
      Q => scndry_vect_out(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3_3,
      Q => scndry_vect_out(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3_4,
      Q => scndry_vect_out(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3_5,
      Q => scndry_vect_out(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3_6,
      Q => scndry_vect_out(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3_7,
      Q => scndry_vect_out(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3_8,
      Q => scndry_vect_out(8),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3_9,
      Q => scndry_vect_out(9),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(0),
      Q => s_level_out_bus_d1_cdc_to_0,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(10),
      Q => s_level_out_bus_d1_cdc_to_10,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(11),
      Q => s_level_out_bus_d1_cdc_to_11,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(1),
      Q => s_level_out_bus_d1_cdc_to_1,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(2),
      Q => s_level_out_bus_d1_cdc_to_2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(3),
      Q => s_level_out_bus_d1_cdc_to_3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(4),
      Q => s_level_out_bus_d1_cdc_to_4,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(5),
      Q => s_level_out_bus_d1_cdc_to_5,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(6),
      Q => s_level_out_bus_d1_cdc_to_6,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(7),
      Q => s_level_out_bus_d1_cdc_to_7,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(8),
      Q => s_level_out_bus_d1_cdc_to_8,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(9),
      Q => s_level_out_bus_d1_cdc_to_9,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity semicap_cdc_sync_17 is
  port (
    scndry_vect_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of semicap_cdc_sync_17 : entity is "cdc_sync";
end semicap_cdc_sync_17;

architecture STRUCTURE of semicap_cdc_sync_17 is
  signal s_level_out_bus_d1_cdc_to_0 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_1 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_10 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_11 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_2 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_3 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_4 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_5 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_6 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_7 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_8 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_9 : STD_LOGIC;
  signal s_level_out_bus_d2_0 : STD_LOGIC;
  signal s_level_out_bus_d2_1 : STD_LOGIC;
  signal s_level_out_bus_d2_10 : STD_LOGIC;
  signal s_level_out_bus_d2_11 : STD_LOGIC;
  signal s_level_out_bus_d2_2 : STD_LOGIC;
  signal s_level_out_bus_d2_3 : STD_LOGIC;
  signal s_level_out_bus_d2_4 : STD_LOGIC;
  signal s_level_out_bus_d2_5 : STD_LOGIC;
  signal s_level_out_bus_d2_6 : STD_LOGIC;
  signal s_level_out_bus_d2_7 : STD_LOGIC;
  signal s_level_out_bus_d2_8 : STD_LOGIC;
  signal s_level_out_bus_d2_9 : STD_LOGIC;
  signal s_level_out_bus_d3_0 : STD_LOGIC;
  signal s_level_out_bus_d3_1 : STD_LOGIC;
  signal s_level_out_bus_d3_10 : STD_LOGIC;
  signal s_level_out_bus_d3_11 : STD_LOGIC;
  signal s_level_out_bus_d3_2 : STD_LOGIC;
  signal s_level_out_bus_d3_3 : STD_LOGIC;
  signal s_level_out_bus_d3_4 : STD_LOGIC;
  signal s_level_out_bus_d3_5 : STD_LOGIC;
  signal s_level_out_bus_d3_6 : STD_LOGIC;
  signal s_level_out_bus_d3_7 : STD_LOGIC;
  signal s_level_out_bus_d3_8 : STD_LOGIC;
  signal s_level_out_bus_d3_9 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_0,
      Q => s_level_out_bus_d2_0,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_10,
      Q => s_level_out_bus_d2_10,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_11,
      Q => s_level_out_bus_d2_11,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_1,
      Q => s_level_out_bus_d2_1,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_2,
      Q => s_level_out_bus_d2_2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_3,
      Q => s_level_out_bus_d2_3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_4,
      Q => s_level_out_bus_d2_4,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_5,
      Q => s_level_out_bus_d2_5,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_6,
      Q => s_level_out_bus_d2_6,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_7,
      Q => s_level_out_bus_d2_7,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_8,
      Q => s_level_out_bus_d2_8,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_9,
      Q => s_level_out_bus_d2_9,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2_0,
      Q => s_level_out_bus_d3_0,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2_10,
      Q => s_level_out_bus_d3_10,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2_11,
      Q => s_level_out_bus_d3_11,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2_1,
      Q => s_level_out_bus_d3_1,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2_2,
      Q => s_level_out_bus_d3_2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2_3,
      Q => s_level_out_bus_d3_3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2_4,
      Q => s_level_out_bus_d3_4,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2_5,
      Q => s_level_out_bus_d3_5,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2_6,
      Q => s_level_out_bus_d3_6,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2_7,
      Q => s_level_out_bus_d3_7,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2_8,
      Q => s_level_out_bus_d3_8,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2_9,
      Q => s_level_out_bus_d3_9,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3_0,
      Q => scndry_vect_out(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3_10,
      Q => scndry_vect_out(10),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3_11,
      Q => scndry_vect_out(11),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3_1,
      Q => scndry_vect_out(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3_2,
      Q => scndry_vect_out(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3_3,
      Q => scndry_vect_out(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3_4,
      Q => scndry_vect_out(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3_5,
      Q => scndry_vect_out(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3_6,
      Q => scndry_vect_out(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3_7,
      Q => scndry_vect_out(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3_8,
      Q => scndry_vect_out(8),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3_9,
      Q => scndry_vect_out(9),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0\(0),
      Q => s_level_out_bus_d1_cdc_to_0,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0\(10),
      Q => s_level_out_bus_d1_cdc_to_10,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0\(11),
      Q => s_level_out_bus_d1_cdc_to_11,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0\(1),
      Q => s_level_out_bus_d1_cdc_to_1,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0\(2),
      Q => s_level_out_bus_d1_cdc_to_2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0\(3),
      Q => s_level_out_bus_d1_cdc_to_3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0\(4),
      Q => s_level_out_bus_d1_cdc_to_4,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0\(5),
      Q => s_level_out_bus_d1_cdc_to_5,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0\(6),
      Q => s_level_out_bus_d1_cdc_to_6,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0\(7),
      Q => s_level_out_bus_d1_cdc_to_7,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0\(8),
      Q => s_level_out_bus_d1_cdc_to_8,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0\(9),
      Q => s_level_out_bus_d1_cdc_to_9,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \semicap_cdc_sync__parameterized0\ is
  port (
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \semicap_cdc_sync__parameterized0\ : entity is "cdc_sync";
end \semicap_cdc_sync__parameterized0\;

architecture STRUCTURE of \semicap_cdc_sync__parameterized0\ is
  signal s_level_out_bus_d1_cdc_to_0 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_1 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_10 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_11 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_12 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_13 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_14 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_15 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_16 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_17 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_18 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_19 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_2 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_20 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_21 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_22 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_23 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_24 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_25 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_26 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_27 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_28 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_29 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_3 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_30 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_31 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_4 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_5 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_6 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_7 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_8 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_9 : STD_LOGIC;
  signal s_level_out_bus_d2_0 : STD_LOGIC;
  signal s_level_out_bus_d2_1 : STD_LOGIC;
  signal s_level_out_bus_d2_10 : STD_LOGIC;
  signal s_level_out_bus_d2_11 : STD_LOGIC;
  signal s_level_out_bus_d2_12 : STD_LOGIC;
  signal s_level_out_bus_d2_13 : STD_LOGIC;
  signal s_level_out_bus_d2_14 : STD_LOGIC;
  signal s_level_out_bus_d2_15 : STD_LOGIC;
  signal s_level_out_bus_d2_16 : STD_LOGIC;
  signal s_level_out_bus_d2_17 : STD_LOGIC;
  signal s_level_out_bus_d2_18 : STD_LOGIC;
  signal s_level_out_bus_d2_19 : STD_LOGIC;
  signal s_level_out_bus_d2_2 : STD_LOGIC;
  signal s_level_out_bus_d2_20 : STD_LOGIC;
  signal s_level_out_bus_d2_21 : STD_LOGIC;
  signal s_level_out_bus_d2_22 : STD_LOGIC;
  signal s_level_out_bus_d2_23 : STD_LOGIC;
  signal s_level_out_bus_d2_24 : STD_LOGIC;
  signal s_level_out_bus_d2_25 : STD_LOGIC;
  signal s_level_out_bus_d2_26 : STD_LOGIC;
  signal s_level_out_bus_d2_27 : STD_LOGIC;
  signal s_level_out_bus_d2_28 : STD_LOGIC;
  signal s_level_out_bus_d2_29 : STD_LOGIC;
  signal s_level_out_bus_d2_3 : STD_LOGIC;
  signal s_level_out_bus_d2_30 : STD_LOGIC;
  signal s_level_out_bus_d2_31 : STD_LOGIC;
  signal s_level_out_bus_d2_4 : STD_LOGIC;
  signal s_level_out_bus_d2_5 : STD_LOGIC;
  signal s_level_out_bus_d2_6 : STD_LOGIC;
  signal s_level_out_bus_d2_7 : STD_LOGIC;
  signal s_level_out_bus_d2_8 : STD_LOGIC;
  signal s_level_out_bus_d2_9 : STD_LOGIC;
  signal s_level_out_bus_d3_0 : STD_LOGIC;
  signal s_level_out_bus_d3_1 : STD_LOGIC;
  signal s_level_out_bus_d3_10 : STD_LOGIC;
  signal s_level_out_bus_d3_11 : STD_LOGIC;
  signal s_level_out_bus_d3_12 : STD_LOGIC;
  signal s_level_out_bus_d3_13 : STD_LOGIC;
  signal s_level_out_bus_d3_14 : STD_LOGIC;
  signal s_level_out_bus_d3_15 : STD_LOGIC;
  signal s_level_out_bus_d3_16 : STD_LOGIC;
  signal s_level_out_bus_d3_17 : STD_LOGIC;
  signal s_level_out_bus_d3_18 : STD_LOGIC;
  signal s_level_out_bus_d3_19 : STD_LOGIC;
  signal s_level_out_bus_d3_2 : STD_LOGIC;
  signal s_level_out_bus_d3_20 : STD_LOGIC;
  signal s_level_out_bus_d3_21 : STD_LOGIC;
  signal s_level_out_bus_d3_22 : STD_LOGIC;
  signal s_level_out_bus_d3_23 : STD_LOGIC;
  signal s_level_out_bus_d3_24 : STD_LOGIC;
  signal s_level_out_bus_d3_25 : STD_LOGIC;
  signal s_level_out_bus_d3_26 : STD_LOGIC;
  signal s_level_out_bus_d3_27 : STD_LOGIC;
  signal s_level_out_bus_d3_28 : STD_LOGIC;
  signal s_level_out_bus_d3_29 : STD_LOGIC;
  signal s_level_out_bus_d3_3 : STD_LOGIC;
  signal s_level_out_bus_d3_30 : STD_LOGIC;
  signal s_level_out_bus_d3_31 : STD_LOGIC;
  signal s_level_out_bus_d3_4 : STD_LOGIC;
  signal s_level_out_bus_d3_5 : STD_LOGIC;
  signal s_level_out_bus_d3_6 : STD_LOGIC;
  signal s_level_out_bus_d3_7 : STD_LOGIC;
  signal s_level_out_bus_d3_8 : STD_LOGIC;
  signal s_level_out_bus_d3_9 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_0,
      Q => s_level_out_bus_d2_0,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_10,
      Q => s_level_out_bus_d2_10,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_11,
      Q => s_level_out_bus_d2_11,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_12,
      Q => s_level_out_bus_d2_12,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_13,
      Q => s_level_out_bus_d2_13,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_14,
      Q => s_level_out_bus_d2_14,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_15,
      Q => s_level_out_bus_d2_15,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_16,
      Q => s_level_out_bus_d2_16,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_17,
      Q => s_level_out_bus_d2_17,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_18,
      Q => s_level_out_bus_d2_18,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_19,
      Q => s_level_out_bus_d2_19,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_1,
      Q => s_level_out_bus_d2_1,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_20,
      Q => s_level_out_bus_d2_20,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_21,
      Q => s_level_out_bus_d2_21,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_22,
      Q => s_level_out_bus_d2_22,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_23,
      Q => s_level_out_bus_d2_23,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_24,
      Q => s_level_out_bus_d2_24,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_25,
      Q => s_level_out_bus_d2_25,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_26,
      Q => s_level_out_bus_d2_26,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_27,
      Q => s_level_out_bus_d2_27,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_28,
      Q => s_level_out_bus_d2_28,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_29,
      Q => s_level_out_bus_d2_29,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_2,
      Q => s_level_out_bus_d2_2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_30,
      Q => s_level_out_bus_d2_30,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_31,
      Q => s_level_out_bus_d2_31,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_3,
      Q => s_level_out_bus_d2_3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_4,
      Q => s_level_out_bus_d2_4,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_5,
      Q => s_level_out_bus_d2_5,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_6,
      Q => s_level_out_bus_d2_6,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_7,
      Q => s_level_out_bus_d2_7,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_8,
      Q => s_level_out_bus_d2_8,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_9,
      Q => s_level_out_bus_d2_9,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2_0,
      Q => s_level_out_bus_d3_0,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2_10,
      Q => s_level_out_bus_d3_10,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2_11,
      Q => s_level_out_bus_d3_11,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2_12,
      Q => s_level_out_bus_d3_12,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2_13,
      Q => s_level_out_bus_d3_13,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2_14,
      Q => s_level_out_bus_d3_14,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2_15,
      Q => s_level_out_bus_d3_15,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2_16,
      Q => s_level_out_bus_d3_16,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2_17,
      Q => s_level_out_bus_d3_17,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2_18,
      Q => s_level_out_bus_d3_18,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2_19,
      Q => s_level_out_bus_d3_19,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2_1,
      Q => s_level_out_bus_d3_1,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2_20,
      Q => s_level_out_bus_d3_20,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2_21,
      Q => s_level_out_bus_d3_21,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2_22,
      Q => s_level_out_bus_d3_22,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2_23,
      Q => s_level_out_bus_d3_23,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2_24,
      Q => s_level_out_bus_d3_24,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2_25,
      Q => s_level_out_bus_d3_25,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2_26,
      Q => s_level_out_bus_d3_26,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2_27,
      Q => s_level_out_bus_d3_27,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2_28,
      Q => s_level_out_bus_d3_28,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2_29,
      Q => s_level_out_bus_d3_29,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2_2,
      Q => s_level_out_bus_d3_2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2_30,
      Q => s_level_out_bus_d3_30,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2_31,
      Q => s_level_out_bus_d3_31,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2_3,
      Q => s_level_out_bus_d3_3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2_4,
      Q => s_level_out_bus_d3_4,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2_5,
      Q => s_level_out_bus_d3_5,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2_6,
      Q => s_level_out_bus_d3_6,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2_7,
      Q => s_level_out_bus_d3_7,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2_8,
      Q => s_level_out_bus_d3_8,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2_9,
      Q => s_level_out_bus_d3_9,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3_0,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0\(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3_10,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0\(10),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3_11,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0\(11),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3_12,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0\(12),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3_13,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0\(13),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3_14,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0\(14),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3_15,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0\(15),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3_16,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0\(16),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3_17,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0\(17),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3_18,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0\(18),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3_19,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0\(19),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3_1,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0\(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3_20,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0\(20),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3_21,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0\(21),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3_22,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0\(22),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3_23,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0\(23),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3_24,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0\(24),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3_25,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0\(25),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3_26,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0\(26),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3_27,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0\(27),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3_28,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0\(28),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3_29,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0\(29),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3_2,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0\(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3_30,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0\(30),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3_31,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0\(31),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3_3,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0\(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3_4,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0\(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3_5,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0\(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3_6,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0\(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3_7,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0\(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3_8,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0\(8),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3_9,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0\(9),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(0),
      Q => s_level_out_bus_d1_cdc_to_0,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(10),
      Q => s_level_out_bus_d1_cdc_to_10,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(11),
      Q => s_level_out_bus_d1_cdc_to_11,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(12),
      Q => s_level_out_bus_d1_cdc_to_12,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(13),
      Q => s_level_out_bus_d1_cdc_to_13,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(14),
      Q => s_level_out_bus_d1_cdc_to_14,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(15),
      Q => s_level_out_bus_d1_cdc_to_15,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(16),
      Q => s_level_out_bus_d1_cdc_to_16,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(17),
      Q => s_level_out_bus_d1_cdc_to_17,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(18),
      Q => s_level_out_bus_d1_cdc_to_18,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(19),
      Q => s_level_out_bus_d1_cdc_to_19,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(1),
      Q => s_level_out_bus_d1_cdc_to_1,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(20),
      Q => s_level_out_bus_d1_cdc_to_20,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(21),
      Q => s_level_out_bus_d1_cdc_to_21,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(22),
      Q => s_level_out_bus_d1_cdc_to_22,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(23),
      Q => s_level_out_bus_d1_cdc_to_23,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(24),
      Q => s_level_out_bus_d1_cdc_to_24,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(25),
      Q => s_level_out_bus_d1_cdc_to_25,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(26),
      Q => s_level_out_bus_d1_cdc_to_26,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(27),
      Q => s_level_out_bus_d1_cdc_to_27,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(28),
      Q => s_level_out_bus_d1_cdc_to_28,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(29),
      Q => s_level_out_bus_d1_cdc_to_29,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(2),
      Q => s_level_out_bus_d1_cdc_to_2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(30),
      Q => s_level_out_bus_d1_cdc_to_30,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(31),
      Q => s_level_out_bus_d1_cdc_to_31,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(3),
      Q => s_level_out_bus_d1_cdc_to_3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(4),
      Q => s_level_out_bus_d1_cdc_to_4,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(5),
      Q => s_level_out_bus_d1_cdc_to_5,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(6),
      Q => s_level_out_bus_d1_cdc_to_6,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(7),
      Q => s_level_out_bus_d1_cdc_to_7,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(8),
      Q => s_level_out_bus_d1_cdc_to_8,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(9),
      Q => s_level_out_bus_d1_cdc_to_9,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \semicap_cdc_sync__parameterized1\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    scndry_out : out STD_LOGIC;
    count_reset_cs : in STD_LOGIC;
    prmry_in : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \semicap_cdc_sync__parameterized1\ : entity is "cdc_sync";
end \semicap_cdc_sync__parameterized1\;

architecture STRUCTURE of \semicap_cdc_sync__parameterized1\ is
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal \^scndry_out\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
  scndry_out <= \^scndry_out\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => prmry_in,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => \^scndry_out\,
      R => '0'
    );
\count[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^scndry_out\,
      I1 => count_reset_cs,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \semicap_cdc_sync__parameterized1_13\ is
  port (
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : out STD_LOGIC;
    prmry_in : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \semicap_cdc_sync__parameterized1_13\ : entity is "cdc_sync";
end \semicap_cdc_sync__parameterized1_13\;

architecture STRUCTURE of \semicap_cdc_sync__parameterized1_13\ is
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => prmry_in,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \semicap_cdc_sync__parameterized1_14\ is
  port (
    abort_onreset0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    abort_onreset_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \semicap_cdc_sync__parameterized1_14\ : entity is "cdc_sync";
end \semicap_cdc_sync__parameterized1_14\;

architecture STRUCTURE of \semicap_cdc_sync__parameterized1_14\ is
  signal reset_cr_icap2bus : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of abort_onreset_i_1 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \cr_i[0]_i_1\ : label is "soft_lutpair0";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0\,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => reset_cr_icap2bus,
      R => '0'
    );
abort_onreset_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => abort_onreset_reg(0),
      I1 => reset_cr_icap2bus,
      O => abort_onreset0
    );
\cr_i[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => reset_cr_icap2bus,
      I1 => s_axi_aresetn,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \semicap_cdc_sync__parameterized1_15\ is
  port (
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \semicap_cdc_sync__parameterized1_15\ : entity is "cdc_sync";
end \semicap_cdc_sync__parameterized1_15\;

architecture STRUCTURE of \semicap_cdc_sync__parameterized1_15\ is
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0\,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \semicap_cdc_sync__parameterized1_16\ is
  port (
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : out STD_LOGIC;
    icap_avail : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \semicap_cdc_sync__parameterized1_16\ : entity is "cdc_sync";
end \semicap_cdc_sync__parameterized1_16\;

architecture STRUCTURE of \semicap_cdc_sync__parameterized1_16\ is
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => icap_avail,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \semicap_cdc_sync__parameterized1_18\ is
  port (
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1\ : out STD_LOGIC;
    icap_req_d_reg : out STD_LOGIC;
    icap_ce_cs : in STD_LOGIC;
    cap_rel : in STD_LOGIC;
    cap_gnt : in STD_LOGIC;
    \size_cs_reg[11]\ : in STD_LOGIC;
    \size_cs_reg[11]_0\ : in STD_LOGIC;
    \size_cs_reg[11]_1\ : in STD_LOGIC;
    icap_req_d : in STD_LOGIC;
    icap_req_d_reg_0 : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \semicap_cdc_sync__parameterized1_18\ : entity is "cdc_sync";
end \semicap_cdc_sync__parameterized1_18\;

architecture STRUCTURE of \semicap_cdc_sync__parameterized1_18\ is
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal \^scndry_out\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_icap_nstate_cs[2]_i_3\ : label is "soft_lutpair1";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of cap_req_INST_0_i_1 : label is "soft_lutpair1";
begin
  scndry_out <= \^scndry_out\;
\FSM_sequential_icap_nstate_cs[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^scndry_out\,
      I1 => icap_ce_cs,
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0\(0),
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => \^scndry_out\,
      R => '0'
    );
cap_req_INST_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => icap_req_d,
      I1 => \^scndry_out\,
      I2 => icap_req_d_reg_0,
      O => icap_req_d_reg
    );
\size_cs[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^scndry_out\,
      I1 => cap_rel,
      I2 => cap_gnt,
      I3 => \size_cs_reg[11]\,
      I4 => \size_cs_reg[11]_0\,
      I5 => \size_cs_reg[11]_1\,
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \semicap_cdc_sync__parameterized1_19\ is
  port (
    \FSM_sequential_icap_nstate_cs_reg[1]\ : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : out STD_LOGIC;
    \icap_nstate_ns129_out__1\ : out STD_LOGIC;
    \FSM_sequential_icap_nstate_cs[2]_i_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cap_rel : in STD_LOGIC;
    cap_gnt : in STD_LOGIC;
    \FSM_sequential_icap_nstate_cs[0]_i_4\ : in STD_LOGIC;
    \FSM_sequential_icap_nstate_cs[0]_i_4_0\ : in STD_LOGIC;
    \FSM_sequential_icap_nstate_cs[2]_i_4_0\ : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \semicap_cdc_sync__parameterized1_19\ : entity is "cdc_sync";
end \semicap_cdc_sync__parameterized1_19\;

architecture STRUCTURE of \semicap_cdc_sync__parameterized1_19\ is
  signal \FSM_sequential_icap_nstate_cs[2]_i_7_n_0\ : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal \^scndry_out\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
  scndry_out <= \^scndry_out\;
\FSM_sequential_icap_nstate_cs[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^scndry_out\,
      I1 => \FSM_sequential_icap_nstate_cs[0]_i_4_0\,
      I2 => \FSM_sequential_icap_nstate_cs[2]_i_4_0\,
      O => \icap_nstate_ns129_out__1\
    );
\FSM_sequential_icap_nstate_cs[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \FSM_sequential_icap_nstate_cs[2]_i_4\(1),
      I1 => cap_rel,
      I2 => cap_gnt,
      I3 => \FSM_sequential_icap_nstate_cs[0]_i_4\,
      I4 => \^scndry_out\,
      I5 => \FSM_sequential_icap_nstate_cs[0]_i_4_0\,
      O => \FSM_sequential_icap_nstate_cs_reg[1]\
    );
\FSM_sequential_icap_nstate_cs[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0E0E0F0F0F0FF"
    )
        port map (
      I0 => \FSM_sequential_icap_nstate_cs[0]_i_4_0\,
      I1 => \^scndry_out\,
      I2 => \FSM_sequential_icap_nstate_cs[2]_i_4\(2),
      I3 => \FSM_sequential_icap_nstate_cs[2]_i_7_n_0\,
      I4 => \FSM_sequential_icap_nstate_cs[2]_i_4_0\,
      I5 => \FSM_sequential_icap_nstate_cs[2]_i_4\(3),
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\
    );
\FSM_sequential_icap_nstate_cs[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEFFFFF"
    )
        port map (
      I0 => \FSM_sequential_icap_nstate_cs[2]_i_4\(0),
      I1 => cap_rel,
      I2 => cap_gnt,
      I3 => \FSM_sequential_icap_nstate_cs[0]_i_4\,
      I4 => \^scndry_out\,
      I5 => \FSM_sequential_icap_nstate_cs[0]_i_4_0\,
      O => \FSM_sequential_icap_nstate_cs[2]_i_7_n_0\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0\(0),
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => \^scndry_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \semicap_cdc_sync__parameterized1_20\ is
  port (
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    \xpm_fifo_instance.xpm_fifo_async_inst_i_4\ : in STD_LOGIC;
    cap_rel : in STD_LOGIC;
    cap_gnt : in STD_LOGIC;
    prmry_in : in STD_LOGIC;
    \xpm_fifo_instance.xpm_fifo_async_inst_i_4_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xpm_fifo_instance.xpm_fifo_async_inst_i_5_0\ : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \semicap_cdc_sync__parameterized1_20\ : entity is "cdc_sync";
end \semicap_cdc_sync__parameterized1_20\;

architecture STRUCTURE of \semicap_cdc_sync__parameterized1_20\ is
  signal \icap_statemachine_I1/eqOp16_in\ : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal \^scndry_out\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
  scndry_out <= \^scndry_out\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0\(0),
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => \^scndry_out\,
      R => '0'
    );
\xpm_fifo_instance.xpm_fifo_async_inst_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \icap_statemachine_I1/eqOp16_in\,
      I1 => \xpm_fifo_instance.xpm_fifo_async_inst_i_4\,
      I2 => cap_rel,
      I3 => cap_gnt,
      I4 => prmry_in,
      I5 => \xpm_fifo_instance.xpm_fifo_async_inst_i_4_0\(0),
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\
    );
\xpm_fifo_instance.xpm_fifo_async_inst_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^scndry_out\,
      I1 => \xpm_fifo_instance.xpm_fifo_async_inst_i_5_0\,
      O => \icap_statemachine_I1/eqOp16_in\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \semicap_cdc_sync__parameterized1_21\ is
  port (
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : out STD_LOGIC;
    p_1_in2_in : in STD_LOGIC;
    \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg_reg[2]\ : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \semicap_cdc_sync__parameterized1_21\ : entity is "cdc_sync";
end \semicap_cdc_sync__parameterized1_21\;

architecture STRUCTURE of \semicap_cdc_sync__parameterized1_21\ is
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal wrfifo_empty : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => empty,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => wrfifo_empty,
      R => '0'
    );
\GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EBEE"
    )
        port map (
      I0 => wrfifo_empty,
      I1 => p_1_in2_in,
      I2 => \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg_reg[2]\,
      I3 => s_axi_wdata(0),
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \semicap_cdc_sync__parameterized2\ is
  port (
    \RD_FIFO.fifo_full_mask_reg\ : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    fifo_full_mask : in STD_LOGIC;
    rdfifo_full_d1 : in STD_LOGIC;
    fifo_rst : in STD_LOGIC;
    abort_onreset : in STD_LOGIC;
    \RD_FIFO.fifo_full_mask_reg_0\ : in STD_LOGIC;
    prmry_in : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \semicap_cdc_sync__parameterized2\ : entity is "cdc_sync";
end \semicap_cdc_sync__parameterized2\;

architecture STRUCTURE of \semicap_cdc_sync__parameterized2\ is
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal \^scndry_out\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
begin
  scndry_out <= \^scndry_out\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => prmry_in,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => \^scndry_out\,
      R => '0'
    );
\RD_FIFO.fifo_full_mask_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000AE"
    )
        port map (
      I0 => fifo_full_mask,
      I1 => rdfifo_full_d1,
      I2 => \^scndry_out\,
      I3 => fifo_rst,
      I4 => abort_onreset,
      I5 => \RD_FIFO.fifo_full_mask_reg_0\,
      O => \RD_FIFO.fifo_full_mask_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \semicap_cdc_sync__parameterized3\ is
  port (
    rst : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    fifo_clear_for_iclk : in STD_LOGIC;
    prmry_in : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \semicap_cdc_sync__parameterized3\ : entity is "cdc_sync";
end \semicap_cdc_sync__parameterized3\;

architecture STRUCTURE of \semicap_cdc_sync__parameterized3\ is
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal \^scndry_out\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
  scndry_out <= \^scndry_out\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => prmry_in,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => \^scndry_out\,
      R => '0'
    );
\xpm_fifo_instance.xpm_fifo_async_inst_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => fifo_clear_for_iclk,
      I1 => \^scndry_out\,
      O => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity semicap_hipero_icap is
  port (
    fecc_crcerror : out STD_LOGIC;
    fecc_eccerrornotsingle : out STD_LOGIC;
    fecc_eccerrorsingle : out STD_LOGIC;
    fecc_endofframe : out STD_LOGIC;
    fecc_endofscan : out STD_LOGIC;
    fecc_far : out STD_LOGIC_VECTOR ( 25 downto 0 );
    icap_avail : out STD_LOGIC;
    icap_prdone : out STD_LOGIC;
    icap_prerror : out STD_LOGIC;
    icap_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    icap_clk : in STD_LOGIC;
    fecc_farsel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    icap_csib : in STD_LOGIC;
    icap_rdwrb : in STD_LOGIC;
    icap_i : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of semicap_hipero_icap : entity is "hipero_icap";
end semicap_hipero_icap;

architecture STRUCTURE of semicap_hipero_icap is
  signal NLW_cfg_frame_ecce3_ICAPBOTCLK_UNCONNECTED : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of cfg_frame_ecce3 : label is "PRIMITIVE";
  attribute box_type of cfg_icape3 : label is "PRIMITIVE";
begin
cfg_frame_ecce3: unisim.vcomponents.FRAME_ECCE3
     port map (
      CRCERROR => fecc_crcerror,
      ECCERRORNOTSINGLE => fecc_eccerrornotsingle,
      ECCERRORSINGLE => fecc_eccerrorsingle,
      ENDOFFRAME => fecc_endofframe,
      ENDOFSCAN => fecc_endofscan,
      FAR(25 downto 0) => fecc_far(25 downto 0),
      FARSEL(1 downto 0) => fecc_farsel(1 downto 0),
      ICAPBOTCLK => NLW_cfg_frame_ecce3_ICAPBOTCLK_UNCONNECTED,
      ICAPTOPCLK => icap_clk
    );
cfg_icape3: unisim.vcomponents.ICAPE3
    generic map(
      DEVICE_ID => X"FFFFFFFF",
      ICAP_AUTO_SWITCH => "DISABLE",
      SIM_CFG_FILE_NAME => "NONE"
    )
        port map (
      AVAIL => icap_avail,
      CLK => icap_clk,
      CSIB => icap_csib,
      I(31 downto 0) => icap_i(31 downto 0),
      O(31 downto 0) => icap_o(31 downto 0),
      PRDONE => icap_prdone,
      PRERROR => icap_prerror,
      RDWRB => icap_rdwrb
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity semicap_icapArbiter is
  port (
    oHwIcapGrant : out STD_LOGIC;
    areset_n : out STD_LOGIC;
    oSemCapGrant : out STD_LOGIC;
    oConfigRegSemEn : out STD_LOGIC;
    oHwIcapRelinquish : out STD_LOGIC;
    oSemCapRelinquish : out STD_LOGIC;
    iClk : in STD_LOGIC;
    iRst_n : in STD_LOGIC;
    iSemCapRequest : in STD_LOGIC;
    iConfigRegSemEn : in STD_LOGIC;
    iHwIcapRequest : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of semicap_icapArbiter : entity is "icapArbiter";
end semicap_icapArbiter;

architecture STRUCTURE of semicap_icapArbiter is
  signal \^areset_n\ : STD_LOGIC;
  signal \^ohwicaprelinquish\ : STD_LOGIC;
  signal \^osemcaprelinquish\ : STD_LOGIC;
  signal \r[extCapRelinquish]_i_1_n_0\ : STD_LOGIC;
  signal \r[semCapGrant]_i_1_n_0\ : STD_LOGIC;
  signal \r[semCapRelinquish]_i_1_n_0\ : STD_LOGIC;
  signal \r[semEnStat]_i_1_n_0\ : STD_LOGIC;
  signal \r_reg[state]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \vr[extCapGrant]\ : STD_LOGIC;
  signal \vr[extCapRelinquish]\ : STD_LOGIC;
  signal \vr[semEnStat]__0\ : STD_LOGIC;
  signal \vr[state]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \vr[state]_inferred__2/i__n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_r[state][1]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \FSM_sequential_r[state][2]_i_1\ : label is "soft_lutpair252";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_r_reg[state][0]\ : label is "stgranttoext:011,strelinquishext:100,iSTATE:101,strelinquishsem:010,stidle:000,stgranttosem:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_r_reg[state][1]\ : label is "stgranttoext:011,strelinquishext:100,iSTATE:101,strelinquishsem:010,stidle:000,stgranttosem:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_r_reg[state][2]\ : label is "stgranttoext:011,strelinquishext:100,iSTATE:101,strelinquishsem:010,stidle:000,stgranttosem:001";
  attribute SOFT_HLUTNM of \r[extCapRelinquish]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \r[semCapGrant]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \r[semCapRelinquish]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \vr[semEnStat]\ : label is "soft_lutpair254";
begin
  areset_n <= \^areset_n\;
  oHwIcapRelinquish <= \^ohwicaprelinquish\;
  oSemCapRelinquish <= \^osemcaprelinquish\;
\FSM_sequential_r[state][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"445410005555FFFF"
    )
        port map (
      I0 => \vr[extCapRelinquish]\,
      I1 => iHwIcapRequest,
      I2 => iSemCapRequest,
      I3 => iConfigRegSemEn,
      I4 => \vr[extCapGrant]\,
      I5 => \r_reg[state]\(0),
      O => \vr[state]\(0)
    );
\FSM_sequential_r[state][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5510"
    )
        port map (
      I0 => \vr[extCapRelinquish]\,
      I1 => \r_reg[state]\(0),
      I2 => \vr[extCapGrant]\,
      I3 => iHwIcapRequest,
      O => \vr[state]\(1)
    );
\FSM_sequential_r[state][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => iSemCapRequest,
      I1 => iHwIcapRequest,
      I2 => \vr[extCapRelinquish]\,
      I3 => \r_reg[state]\(0),
      I4 => \vr[extCapGrant]\,
      O => \vr[state]\(2)
    );
\FSM_sequential_r_reg[state][0]\: unisim.vcomponents.FDCE
     port map (
      C => iClk,
      CE => \vr[state]_inferred__2/i__n_0\,
      CLR => \^areset_n\,
      D => \vr[state]\(0),
      Q => \r_reg[state]\(0)
    );
\FSM_sequential_r_reg[state][1]\: unisim.vcomponents.FDCE
     port map (
      C => iClk,
      CE => \vr[state]_inferred__2/i__n_0\,
      CLR => \^areset_n\,
      D => \vr[state]\(1),
      Q => \vr[extCapGrant]\
    );
\FSM_sequential_r_reg[state][2]\: unisim.vcomponents.FDCE
     port map (
      C => iClk,
      CE => \vr[state]_inferred__2/i__n_0\,
      CLR => \^areset_n\,
      D => \vr[state]\(2),
      Q => \vr[extCapRelinquish]\
    );
\r[extCapRelinquish]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A8C"
    )
        port map (
      I0 => \^ohwicaprelinquish\,
      I1 => \vr[extCapRelinquish]\,
      I2 => \r_reg[state]\(0),
      I3 => \vr[extCapGrant]\,
      O => \r[extCapRelinquish]_i_1_n_0\
    );
\r[semCapGrant]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_reg[state]\(0),
      I1 => \vr[extCapGrant]\,
      O => \r[semCapGrant]_i_1_n_0\
    );
\r[semCapRelinquish]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \^osemcaprelinquish\,
      I1 => \vr[extCapRelinquish]\,
      I2 => \vr[extCapGrant]\,
      I3 => \r_reg[state]\(0),
      O => \r[semCapRelinquish]_i_1_n_0\
    );
\r[semEnStat]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \vr[extCapRelinquish]\,
      I1 => \r_reg[state]\(0),
      I2 => \vr[extCapGrant]\,
      O => \r[semEnStat]_i_1_n_0\
    );
\r[semEnStat]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => iRst_n,
      O => \^areset_n\
    );
\r_reg[extCapGrant]\: unisim.vcomponents.FDCE
     port map (
      C => iClk,
      CE => \r[semEnStat]_i_1_n_0\,
      CLR => \^areset_n\,
      D => \vr[extCapGrant]\,
      Q => oHwIcapGrant
    );
\r_reg[extCapRelinquish]\: unisim.vcomponents.FDCE
     port map (
      C => iClk,
      CE => '1',
      CLR => \^areset_n\,
      D => \r[extCapRelinquish]_i_1_n_0\,
      Q => \^ohwicaprelinquish\
    );
\r_reg[semCapGrant]\: unisim.vcomponents.FDCE
     port map (
      C => iClk,
      CE => \r[semEnStat]_i_1_n_0\,
      CLR => \^areset_n\,
      D => \r[semCapGrant]_i_1_n_0\,
      Q => oSemCapGrant
    );
\r_reg[semCapRelinquish]\: unisim.vcomponents.FDCE
     port map (
      C => iClk,
      CE => '1',
      CLR => \^areset_n\,
      D => \r[semCapRelinquish]_i_1_n_0\,
      Q => \^osemcaprelinquish\
    );
\r_reg[semEnStat]\: unisim.vcomponents.FDCE
     port map (
      C => iClk,
      CE => \r[semEnStat]_i_1_n_0\,
      CLR => \^areset_n\,
      D => \vr[semEnStat]__0\,
      Q => oConfigRegSemEn
    );
\vr[semEnStat]\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \vr[extCapGrant]\,
      I1 => iConfigRegSemEn,
      I2 => \r_reg[state]\(0),
      O => \vr[semEnStat]__0\
    );
\vr[state]_inferred__2/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF05FFFD8FF58"
    )
        port map (
      I0 => iSemCapRequest,
      I1 => iConfigRegSemEn,
      I2 => \vr[extCapGrant]\,
      I3 => \vr[extCapRelinquish]\,
      I4 => \r_reg[state]\(0),
      I5 => iHwIcapRequest,
      O => \vr[state]_inferred__2/i__n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity semicap_icap_statemachine_shared is
  port (
    icap_ce_cs : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    icap_we_cs_reg_0 : out STD_LOGIC;
    icap_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    icap_rel_d2 : out STD_LOGIC;
    icap_req_d : out STD_LOGIC;
    cap_req : out STD_LOGIC;
    rdfifo_wren : out STD_LOGIC;
    reset_cr_cs_reg_0 : out STD_LOGIC;
    count_reset_cs : out STD_LOGIC;
    prmry_in : out STD_LOGIC;
    hang_status_cs_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \size_cs_reg[0]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    abort_detect_reg : out STD_LOGIC;
    icap_ce_cs_reg_0 : out STD_LOGIC;
    icap_we_cs_reg_1 : out STD_LOGIC;
    rd_en : out STD_LOGIC;
    \icap_status_i_reg[0]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \icap_dataout_i_reg[0]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    icap_i : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    empty : in STD_LOGIC;
    scndry_out : in STD_LOGIC;
    cap_rel : in STD_LOGIC;
    abort_i_cs_reg_0 : in STD_LOGIC;
    gate_icap_p : in STD_LOGIC;
    scndry_vect_out : in STD_LOGIC_VECTOR ( 11 downto 0 );
    abort_detect_reg_0 : in STD_LOGIC;
    same_cycle : in STD_LOGIC;
    rdwr_int1 : in STD_LOGIC;
    ce_del3 : in STD_LOGIC;
    abort_del1 : in STD_LOGIC;
    abort_del2 : in STD_LOGIC;
    abort_del3 : in STD_LOGIC;
    \size_cs_reg[11]_0\ : in STD_LOGIC;
    \FSM_sequential_icap_nstate_cs_reg[1]_0\ : in STD_LOGIC;
    \FSM_sequential_icap_nstate_cs_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_icap_nstate_cs_reg[2]_0\ : in STD_LOGIC;
    \FSM_sequential_icap_nstate_cs_reg[2]_1\ : in STD_LOGIC;
    icap_req_d_reg_0 : in STD_LOGIC;
    Send_done_ns8_in : in STD_LOGIC;
    \xpm_fifo_instance.xpm_fifo_async_inst_i_3__0_0\ : in STD_LOGIC;
    rnc : in STD_LOGIC_VECTOR ( 0 to 1 );
    \icap_nstate_ns129_out__1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of semicap_icap_statemachine_shared : entity is "icap_statemachine_shared";
end semicap_icap_statemachine_shared;

architecture STRUCTURE of semicap_icap_statemachine_shared is
  signal \FSM_sequential_icap_nstate_cs[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_icap_nstate_cs[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_icap_nstate_cs[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_icap_nstate_cs[0]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_icap_nstate_cs[0]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_icap_nstate_cs[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_icap_nstate_cs[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_icap_nstate_cs[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_icap_nstate_cs[1]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_icap_nstate_cs[1]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_icap_nstate_cs[1]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_icap_nstate_cs[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_icap_nstate_cs[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_icap_nstate_cs[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_icap_nstate_cs[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_icap_nstate_cs[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_icap_nstate_cs[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_icap_nstate_cs[3]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_icap_nstate_cs[3]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_icap_nstate_cs[3]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_icap_nstate_cs[3]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_icap_nstate_cs[3]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_icap_nstate_cs[3]_i_9_n_0\ : STD_LOGIC;
  signal Icap_busy_inferred_i_2_n_0 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Send_done_cs_i_1_n_0 : STD_LOGIC;
  signal Send_done_cs_i_2_n_0 : STD_LOGIC;
  signal Send_done_cs_i_3_n_0 : STD_LOGIC;
  signal Wrfifo_empty_r : STD_LOGIC;
  signal Wrfifo_empty_r1 : STD_LOGIC;
  signal abort_cs : STD_LOGIC;
  signal abort_i_cs : STD_LOGIC;
  signal abort_i_cs2 : STD_LOGIC;
  signal abort_i_cs_i_2_n_0 : STD_LOGIC;
  signal abort_i_cs_i_3_n_0 : STD_LOGIC;
  signal abort_i_ns : STD_LOGIC;
  signal abort_ns : STD_LOGIC;
  signal \^cap_req\ : STD_LOGIC;
  signal count : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal count0 : STD_LOGIC;
  signal count_enable_cs : STD_LOGIC;
  signal count_enable_cs_i_1_n_0 : STD_LOGIC;
  signal count_enable_cs_i_2_n_0 : STD_LOGIC;
  signal \^count_reset_cs\ : STD_LOGIC;
  signal count_reset_cs_i_1_n_0 : STD_LOGIC;
  signal count_reset_cs_i_2_n_0 : STD_LOGIC;
  signal count_reset_cs_i_3_n_0 : STD_LOGIC;
  signal eqOp20_in : STD_LOGIC;
  signal eqOp3_in : STD_LOGIC;
  signal gtOp : STD_LOGIC;
  signal gtOp_carry_i_10_n_0 : STD_LOGIC;
  signal gtOp_carry_i_11_n_0 : STD_LOGIC;
  signal gtOp_carry_i_12_n_0 : STD_LOGIC;
  signal gtOp_carry_i_1_n_0 : STD_LOGIC;
  signal gtOp_carry_i_2_n_0 : STD_LOGIC;
  signal gtOp_carry_i_3_n_0 : STD_LOGIC;
  signal gtOp_carry_i_4_n_0 : STD_LOGIC;
  signal gtOp_carry_i_5_n_0 : STD_LOGIC;
  signal gtOp_carry_i_6_n_0 : STD_LOGIC;
  signal gtOp_carry_i_7_n_0 : STD_LOGIC;
  signal gtOp_carry_i_8_n_0 : STD_LOGIC;
  signal gtOp_carry_i_9_n_0 : STD_LOGIC;
  signal gtOp_carry_n_3 : STD_LOGIC;
  signal gtOp_carry_n_4 : STD_LOGIC;
  signal gtOp_carry_n_5 : STD_LOGIC;
  signal gtOp_carry_n_6 : STD_LOGIC;
  signal gtOp_carry_n_7 : STD_LOGIC;
  signal hang_status_cs_i_1_n_0 : STD_LOGIC;
  signal hang_status_cs_i_2_n_0 : STD_LOGIC;
  signal hang_status_cs_i_4_n_0 : STD_LOGIC;
  signal \^hang_status_cs_reg_0\ : STD_LOGIC;
  signal icap_ce_cs_i_1_n_0 : STD_LOGIC;
  signal icap_ce_cs_i_2_n_0 : STD_LOGIC;
  signal icap_ce_cs_i_3_n_0 : STD_LOGIC;
  signal icap_ce_cs_i_5_n_0 : STD_LOGIC;
  signal icap_ce_cs_i_6_n_0 : STD_LOGIC;
  signal icap_ce_ns : STD_LOGIC;
  signal icap_rel_d1 : STD_LOGIC;
  signal \^icap_req_d\ : STD_LOGIC;
  signal \^icap_status_i_reg[0]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal icap_we_cs_i_1_n_0 : STD_LOGIC;
  signal icap_we_cs_i_2_n_0 : STD_LOGIC;
  signal \^icap_we_cs_reg_0\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of icap_we_cs_reg_0 : signal is "true";
  signal int1 : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^out\ : STD_LOGIC;
  attribute RTL_KEEP of \out\ : signal is "true";
  signal p_0_in : STD_LOGIC;
  attribute RTL_KEEP of p_0_in : signal is "true";
  signal plusOp : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^prmry_in\ : STD_LOGIC;
  signal rdfifo_wren_ns : STD_LOGIC;
  signal reset_cr_cs_i_2_n_0 : STD_LOGIC;
  signal reset_cr_ns : STD_LOGIC;
  signal \size_cs[0]_i_3_n_0\ : STD_LOGIC;
  signal \size_cs[0]_i_5_n_0\ : STD_LOGIC;
  signal \size_cs[2]_i_2_n_0\ : STD_LOGIC;
  signal \size_cs[3]_i_2_n_0\ : STD_LOGIC;
  signal \size_cs[6]_i_2_n_0\ : STD_LOGIC;
  signal \size_cs[7]_i_2_n_0\ : STD_LOGIC;
  signal \^size_cs_reg[0]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal size_ns : STD_LOGIC;
  signal size_ns0_in : STD_LOGIC_VECTOR ( 0 to 11 );
  signal \xpm_fifo_instance.xpm_fifo_async_inst_i_4_n_0\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_async_inst_i_6_n_0\ : STD_LOGIC;
  signal NLW_gtOp_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal NLW_gtOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_icap_nstate_cs[1]_i_2\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \FSM_sequential_icap_nstate_cs[3]_i_6\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \FSM_sequential_icap_nstate_cs[3]_i_8\ : label is "soft_lutpair86";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_icap_nstate_cs_reg[0]\ : label is "icap_write3:0011,icap_write4:0100,done:1101,icap_write2:0110,icap_abort4:1011,icap_abort3:1010,icap_abort2:1001,icap_write1:0010,icap_idle:0000,icap_abort0:0001,icap_abort1:1000,icap_abort_hang:1100,icap_read1:0111,icap_write5:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_icap_nstate_cs_reg[1]\ : label is "icap_write3:0011,icap_write4:0100,done:1101,icap_write2:0110,icap_abort4:1011,icap_abort3:1010,icap_abort2:1001,icap_write1:0010,icap_idle:0000,icap_abort0:0001,icap_abort1:1000,icap_abort_hang:1100,icap_read1:0111,icap_write5:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_icap_nstate_cs_reg[2]\ : label is "icap_write3:0011,icap_write4:0100,done:1101,icap_write2:0110,icap_abort4:1011,icap_abort3:1010,icap_abort2:1001,icap_write1:0010,icap_idle:0000,icap_abort0:0001,icap_abort1:1000,icap_abort_hang:1100,icap_read1:0111,icap_write5:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_icap_nstate_cs_reg[3]\ : label is "icap_write3:0011,icap_write4:0100,done:1101,icap_write2:0110,icap_abort4:1011,icap_abort3:1010,icap_abort2:1001,icap_write1:0010,icap_idle:0000,icap_abort0:0001,icap_abort1:1000,icap_abort_hang:1100,icap_read1:0111,icap_write5:0101";
  attribute SOFT_HLUTNM of abort_cs_i_1 : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \count[0]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \count[2]_i_3\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of count_reset_cs_i_2 : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of hang_status_cs_i_3 : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of icap_ce_cs_i_2 : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of icap_ce_cs_i_4 : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of rdfifo_wren_cs_i_1 : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of reset_cr_cs_i_2 : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \size_cs[0]_i_5\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \size_cs[10]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \size_cs[11]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \size_cs[2]_i_2\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \size_cs[4]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \size_cs[6]_i_2\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \size_cs[7]_i_2\ : label is "soft_lutpair85";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  cap_req <= \^cap_req\;
  count_reset_cs <= \^count_reset_cs\;
  hang_status_cs_reg_0 <= \^hang_status_cs_reg_0\;
  icap_ce_cs <= \^out\;
  icap_req_d <= \^icap_req_d\;
  \icap_status_i_reg[0]_0\(31 downto 0) <= \^icap_status_i_reg[0]_0\(31 downto 0);
  icap_we_cs_reg_0 <= \^icap_we_cs_reg_0\;
  \out\ <= \^out\;
  prmry_in <= \^prmry_in\;
  \size_cs_reg[0]_0\(11 downto 0) <= \^size_cs_reg[0]_0\(11 downto 0);
\FSM_sequential_icap_nstate_cs[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAEFEAAFAAEFEA"
    )
        port map (
      I0 => \FSM_sequential_icap_nstate_cs[0]_i_2_n_0\,
      I1 => \FSM_sequential_icap_nstate_cs[0]_i_3_n_0\,
      I2 => \^q\(0),
      I3 => \FSM_sequential_icap_nstate_cs[0]_i_4_n_0\,
      I4 => \^q\(1),
      I5 => \FSM_sequential_icap_nstate_cs[0]_i_5_n_0\,
      O => \FSM_sequential_icap_nstate_cs[0]_i_1_n_0\
    );
\FSM_sequential_icap_nstate_cs[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0300CC88"
    )
        port map (
      I0 => p_0_in,
      I1 => \^q\(1),
      I2 => \icap_nstate_ns129_out__1\,
      I3 => \^q\(3),
      I4 => \^q\(2),
      O => \FSM_sequential_icap_nstate_cs[0]_i_2_n_0\
    );
\FSM_sequential_icap_nstate_cs[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444044411111111"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \FSM_sequential_icap_nstate_cs_reg[2]_0\,
      I3 => gtOp,
      I4 => gate_icap_p,
      I5 => \^q\(2),
      O => \FSM_sequential_icap_nstate_cs[0]_i_3_n_0\
    );
\FSM_sequential_icap_nstate_cs[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFAFAFEFEFFFFA"
    )
        port map (
      I0 => \FSM_sequential_icap_nstate_cs_reg[0]_0\,
      I1 => Wrfifo_empty_r1,
      I2 => \^q\(1),
      I3 => abort_i_cs_reg_0,
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \FSM_sequential_icap_nstate_cs[0]_i_4_n_0\
    );
\FSM_sequential_icap_nstate_cs[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7FFFFFFF"
    )
        port map (
      I0 => gtOp,
      I1 => count(1),
      I2 => count(2),
      I3 => count(0),
      I4 => p_0_in,
      I5 => gate_icap_p,
      O => \FSM_sequential_icap_nstate_cs[0]_i_5_n_0\
    );
\FSM_sequential_icap_nstate_cs[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7774FFFF77740000"
    )
        port map (
      I0 => \FSM_sequential_icap_nstate_cs[1]_i_2_n_0\,
      I1 => \^q\(3),
      I2 => \FSM_sequential_icap_nstate_cs[1]_i_3_n_0\,
      I3 => \FSM_sequential_icap_nstate_cs[1]_i_4_n_0\,
      I4 => \^q\(0),
      I5 => \FSM_sequential_icap_nstate_cs[1]_i_5_n_0\,
      O => \FSM_sequential_icap_nstate_cs[1]_i_1_n_0\
    );
\FSM_sequential_icap_nstate_cs[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \FSM_sequential_icap_nstate_cs[1]_i_2_n_0\
    );
\FSM_sequential_icap_nstate_cs[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0151000000000000"
    )
        port map (
      I0 => \FSM_sequential_icap_nstate_cs_reg[2]_0\,
      I1 => eqOp20_in,
      I2 => p_0_in,
      I3 => eqOp3_in,
      I4 => gtOp,
      I5 => \^q\(2),
      O => \FSM_sequential_icap_nstate_cs[1]_i_3_n_0\
    );
\FSM_sequential_icap_nstate_cs[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8CC"
    )
        port map (
      I0 => gate_icap_p,
      I1 => \^q\(2),
      I2 => p_0_in,
      I3 => \^q\(1),
      O => \FSM_sequential_icap_nstate_cs[1]_i_4_n_0\
    );
\FSM_sequential_icap_nstate_cs[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAABAA"
    )
        port map (
      I0 => \FSM_sequential_icap_nstate_cs[1]_i_6_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \FSM_sequential_icap_nstate_cs_reg[1]_0\,
      I4 => \^q\(3),
      I5 => abort_i_cs_reg_0,
      O => \FSM_sequential_icap_nstate_cs[1]_i_5_n_0\
    );
\FSM_sequential_icap_nstate_cs[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01010000FFF00000"
    )
        port map (
      I0 => \FSM_sequential_icap_nstate_cs_reg[2]_0\,
      I1 => Wrfifo_empty_r1,
      I2 => \^q\(3),
      I3 => empty,
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => \FSM_sequential_icap_nstate_cs[1]_i_6_n_0\
    );
\FSM_sequential_icap_nstate_cs[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAAEAAAEAAAE"
    )
        port map (
      I0 => \FSM_sequential_icap_nstate_cs[2]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \FSM_sequential_icap_nstate_cs_reg[2]_0\,
      I4 => \FSM_sequential_icap_nstate_cs[2]_i_4_n_0\,
      I5 => \FSM_sequential_icap_nstate_cs[2]_i_5_n_0\,
      O => \FSM_sequential_icap_nstate_cs[2]_i_1_n_0\
    );
\FSM_sequential_icap_nstate_cs[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022222220002200"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => gate_icap_p,
      I3 => \^q\(0),
      I4 => gtOp,
      I5 => Wrfifo_empty_r1,
      O => \FSM_sequential_icap_nstate_cs[2]_i_2_n_0\
    );
\FSM_sequential_icap_nstate_cs[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00FFF00F0F1F10"
    )
        port map (
      I0 => empty,
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \FSM_sequential_icap_nstate_cs_reg[2]_1\,
      I4 => \^q\(2),
      I5 => \^q\(0),
      O => \FSM_sequential_icap_nstate_cs[2]_i_4_n_0\
    );
\FSM_sequential_icap_nstate_cs[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => p_0_in,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      O => \FSM_sequential_icap_nstate_cs[2]_i_5_n_0\
    );
\FSM_sequential_icap_nstate_cs[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBAFAFAAAAAAAAA"
    )
        port map (
      I0 => \FSM_sequential_icap_nstate_cs[3]_i_2_n_0\,
      I1 => \^q\(3),
      I2 => \FSM_sequential_icap_nstate_cs[3]_i_3_n_0\,
      I3 => \FSM_sequential_icap_nstate_cs[3]_i_4_n_0\,
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => \FSM_sequential_icap_nstate_cs[3]_i_1_n_0\
    );
\FSM_sequential_icap_nstate_cs[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55540000"
    )
        port map (
      I0 => \^q\(1),
      I1 => abort_i_cs_reg_0,
      I2 => rnc(1),
      I3 => rnc(0),
      I4 => \^q\(3),
      I5 => \FSM_sequential_icap_nstate_cs[3]_i_5_n_0\,
      O => \FSM_sequential_icap_nstate_cs[3]_i_2_n_0\
    );
\FSM_sequential_icap_nstate_cs[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F4FF"
    )
        port map (
      I0 => \^out\,
      I1 => abort_i_cs_reg_0,
      I2 => Wrfifo_empty_r1,
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \FSM_sequential_icap_nstate_cs[3]_i_3_n_0\
    );
\FSM_sequential_icap_nstate_cs[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2AAA8AAA0AA"
    )
        port map (
      I0 => \FSM_sequential_icap_nstate_cs[3]_i_6_n_0\,
      I1 => p_0_in,
      I2 => \FSM_sequential_icap_nstate_cs_reg[2]_0\,
      I3 => gtOp,
      I4 => eqOp3_in,
      I5 => eqOp20_in,
      O => \FSM_sequential_icap_nstate_cs[3]_i_4_n_0\
    );
\FSM_sequential_icap_nstate_cs[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500100000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => p_0_in,
      I3 => \^out\,
      I4 => \^q\(0),
      I5 => \^q\(3),
      O => \FSM_sequential_icap_nstate_cs[3]_i_5_n_0\
    );
\FSM_sequential_icap_nstate_cs[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => gate_icap_p,
      O => \FSM_sequential_icap_nstate_cs[3]_i_6_n_0\
    );
\FSM_sequential_icap_nstate_cs[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \^size_cs_reg[0]_0\(8),
      I1 => \FSM_sequential_icap_nstate_cs[3]_i_8_n_0\,
      I2 => \^size_cs_reg[0]_0\(11),
      I3 => \^size_cs_reg[0]_0\(9),
      I4 => \^size_cs_reg[0]_0\(10),
      I5 => \FSM_sequential_icap_nstate_cs[3]_i_9_n_0\,
      O => eqOp20_in
    );
\FSM_sequential_icap_nstate_cs[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^size_cs_reg[0]_0\(6),
      I1 => \^size_cs_reg[0]_0\(7),
      O => \FSM_sequential_icap_nstate_cs[3]_i_8_n_0\
    );
\FSM_sequential_icap_nstate_cs[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \^size_cs_reg[0]_0\(2),
      I1 => \^size_cs_reg[0]_0\(0),
      I2 => \^size_cs_reg[0]_0\(1),
      I3 => \^size_cs_reg[0]_0\(5),
      I4 => \^size_cs_reg[0]_0\(3),
      I5 => \^size_cs_reg[0]_0\(4),
      O => \FSM_sequential_icap_nstate_cs[3]_i_9_n_0\
    );
\FSM_sequential_icap_nstate_cs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_icap_nstate_cs[0]_i_1_n_0\,
      Q => \^q\(0),
      R => scndry_out
    );
\FSM_sequential_icap_nstate_cs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_icap_nstate_cs[1]_i_1_n_0\,
      Q => \^q\(1),
      R => scndry_out
    );
\FSM_sequential_icap_nstate_cs_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_icap_nstate_cs[2]_i_1_n_0\,
      Q => \^q\(2),
      R => scndry_out
    );
\FSM_sequential_icap_nstate_cs_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_icap_nstate_cs[3]_i_1_n_0\,
      Q => \^q\(3),
      R => scndry_out
    );
Icap_busy_inferred_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \^icap_we_cs_reg_0\,
      I1 => ce_del3,
      I2 => \^out\,
      I3 => Icap_busy_inferred_i_2_n_0,
      O => p_0_in
    );
Icap_busy_inferred_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => abort_detect_reg_0,
      I1 => abort_del1,
      I2 => abort_del2,
      I3 => abort_del3,
      O => Icap_busy_inferred_i_2_n_0
    );
Send_done_cs_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => Send_done_cs_i_2_n_0,
      I1 => reset_cr_cs_i_2_n_0,
      I2 => \^q\(0),
      I3 => Send_done_cs_i_3_n_0,
      I4 => \^prmry_in\,
      O => Send_done_cs_i_1_n_0
    );
Send_done_cs_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77777007"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => rnc(1),
      I3 => rnc(0),
      I4 => \^q\(2),
      O => Send_done_cs_i_2_n_0
    );
Send_done_cs_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555001011110010"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => Send_done_ns8_in,
      I3 => abort_i_cs_reg_0,
      I4 => \^q\(2),
      I5 => Wrfifo_empty_r1,
      O => Send_done_cs_i_3_n_0
    );
Send_done_cs_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Send_done_cs_i_1_n_0,
      Q => \^prmry_in\,
      S => scndry_out
    );
Wrfifo_empty_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Wrfifo_empty_r,
      Q => Wrfifo_empty_r1,
      R => '0'
    );
Wrfifo_empty_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => empty,
      Q => Wrfifo_empty_r,
      R => '0'
    );
abort_cs2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => abort_cs,
      Q => E(0),
      R => '0'
    );
abort_cs_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      O => abort_ns
    );
abort_cs_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => abort_ns,
      Q => abort_cs,
      R => '0'
    );
abort_detect_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008ABABA8A"
    )
        port map (
      I0 => abort_detect_reg_0,
      I1 => \^out\,
      I2 => same_cycle,
      I3 => rdwr_int1,
      I4 => \^icap_we_cs_reg_0\,
      I5 => scndry_out,
      O => abort_detect_reg
    );
abort_i_cs2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => abort_i_cs,
      Q => abort_i_cs2,
      R => '0'
    );
abort_i_cs_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABB8A8A8A88"
    )
        port map (
      I0 => abort_i_cs_i_2_n_0,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => abort_i_cs_reg_0,
      I4 => \^q\(3),
      I5 => abort_i_cs_i_3_n_0,
      O => abort_i_ns
    );
abort_i_cs_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004000000000FFFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \FSM_sequential_icap_nstate_cs_reg[2]_0\,
      I2 => gtOp,
      I3 => gate_icap_p,
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => abort_i_cs_i_2_n_0
    );
abort_i_cs_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080808280808"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^out\,
      I4 => abort_i_cs_reg_0,
      I5 => Wrfifo_empty_r1,
      O => abort_i_cs_i_3_n_0
    );
abort_i_cs_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => abort_i_ns,
      Q => abort_i_cs,
      R => '0'
    );
cap_req_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CCCCCCC0CCCCCCA"
    )
        port map (
      I0 => icap_req_d_reg_0,
      I1 => \^icap_req_d\,
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \^cap_req\
    );
\count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count(0),
      O => plusOp(0)
    );
\count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      O => plusOp(1)
    );
\count[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => count_enable_cs,
      I1 => count(0),
      I2 => count(1),
      I3 => count(2),
      O => count0
    );
\count[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => count(2),
      O => plusOp(2)
    );
count_enable_cs_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFF33FC20000000"
    )
        port map (
      I0 => count_enable_cs_i_2_n_0,
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => count_enable_cs,
      O => count_enable_cs_i_1_n_0
    );
count_enable_cs_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D000"
    )
        port map (
      I0 => abort_i_cs_reg_0,
      I1 => \^out\,
      I2 => p_0_in,
      I3 => gtOp,
      I4 => gate_icap_p,
      O => count_enable_cs_i_2_n_0
    );
count_enable_cs_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => count_enable_cs_i_1_n_0,
      Q => count_enable_cs,
      R => scndry_out
    );
\count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => count0,
      D => plusOp(0),
      Q => count(0),
      R => SR(0)
    );
\count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => count0,
      D => plusOp(1),
      Q => count(1),
      R => SR(0)
    );
\count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => count0,
      D => plusOp(2),
      Q => count(2),
      R => SR(0)
    );
count_reset_cs_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBAAFBFF08AA0800"
    )
        port map (
      I0 => count_reset_cs_i_2_n_0,
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => count_reset_cs_i_3_n_0,
      I5 => \^count_reset_cs\,
      O => count_reset_cs_i_1_n_0
    );
count_reset_cs_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"202F"
    )
        port map (
      I0 => gate_icap_p,
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => count_reset_cs_i_2_n_0
    );
count_reset_cs_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08000000000000FF"
    )
        port map (
      I0 => hang_status_cs_i_2_n_0,
      I1 => gtOp,
      I2 => gate_icap_p,
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(1),
      O => count_reset_cs_i_3_n_0
    );
count_reset_cs_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => count_reset_cs_i_1_n_0,
      Q => \^count_reset_cs\,
      R => scndry_out
    );
gtOp_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 6) => NLW_gtOp_carry_CO_UNCONNECTED(7 downto 6),
      CO(5) => gtOp,
      CO(4) => gtOp_carry_n_3,
      CO(3) => gtOp_carry_n_4,
      CO(2) => gtOp_carry_n_5,
      CO(1) => gtOp_carry_n_6,
      CO(0) => gtOp_carry_n_7,
      DI(7 downto 6) => B"00",
      DI(5) => gtOp_carry_i_1_n_0,
      DI(4) => gtOp_carry_i_2_n_0,
      DI(3) => gtOp_carry_i_3_n_0,
      DI(2) => gtOp_carry_i_4_n_0,
      DI(1) => gtOp_carry_i_5_n_0,
      DI(0) => gtOp_carry_i_6_n_0,
      O(7 downto 0) => NLW_gtOp_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 6) => B"00",
      S(5) => gtOp_carry_i_7_n_0,
      S(4) => gtOp_carry_i_8_n_0,
      S(3) => gtOp_carry_i_9_n_0,
      S(2) => gtOp_carry_i_10_n_0,
      S(1) => gtOp_carry_i_11_n_0,
      S(0) => gtOp_carry_i_12_n_0
    );
gtOp_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^size_cs_reg[0]_0\(10),
      I1 => \^size_cs_reg[0]_0\(11),
      O => gtOp_carry_i_1_n_0
    );
gtOp_carry_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^size_cs_reg[0]_0\(4),
      I1 => \^size_cs_reg[0]_0\(5),
      O => gtOp_carry_i_10_n_0
    );
gtOp_carry_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^size_cs_reg[0]_0\(2),
      I1 => \^size_cs_reg[0]_0\(3),
      O => gtOp_carry_i_11_n_0
    );
gtOp_carry_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^size_cs_reg[0]_0\(0),
      I1 => \^size_cs_reg[0]_0\(1),
      O => gtOp_carry_i_12_n_0
    );
gtOp_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^size_cs_reg[0]_0\(8),
      I1 => \^size_cs_reg[0]_0\(9),
      O => gtOp_carry_i_2_n_0
    );
gtOp_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^size_cs_reg[0]_0\(6),
      I1 => \^size_cs_reg[0]_0\(7),
      O => gtOp_carry_i_3_n_0
    );
gtOp_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^size_cs_reg[0]_0\(4),
      I1 => \^size_cs_reg[0]_0\(5),
      O => gtOp_carry_i_4_n_0
    );
gtOp_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^size_cs_reg[0]_0\(2),
      I1 => \^size_cs_reg[0]_0\(3),
      O => gtOp_carry_i_5_n_0
    );
gtOp_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^size_cs_reg[0]_0\(0),
      I1 => \^size_cs_reg[0]_0\(1),
      O => gtOp_carry_i_6_n_0
    );
gtOp_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^size_cs_reg[0]_0\(10),
      I1 => \^size_cs_reg[0]_0\(11),
      O => gtOp_carry_i_7_n_0
    );
gtOp_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^size_cs_reg[0]_0\(8),
      I1 => \^size_cs_reg[0]_0\(9),
      O => gtOp_carry_i_8_n_0
    );
gtOp_carry_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^size_cs_reg[0]_0\(6),
      I1 => \^size_cs_reg[0]_0\(7),
      O => gtOp_carry_i_9_n_0
    );
hang_status_cs_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5FFFF55D50000"
    )
        port map (
      I0 => \^q\(1),
      I1 => hang_status_cs_i_2_n_0,
      I2 => eqOp3_in,
      I3 => \^q\(3),
      I4 => hang_status_cs_i_4_n_0,
      I5 => \^hang_status_cs_reg_0\,
      O => hang_status_cs_i_1_n_0
    );
hang_status_cs_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => p_0_in,
      I1 => \^out\,
      I2 => abort_i_cs_reg_0,
      O => hang_status_cs_i_2_n_0
    );
hang_status_cs_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => count(1),
      I1 => count(2),
      I2 => count(0),
      O => eqOp3_in
    );
hang_status_cs_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000F00000"
    )
        port map (
      I0 => gtOp,
      I1 => gate_icap_p,
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(0),
      O => hang_status_cs_i_4_n_0
    );
hang_status_cs_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => hang_status_cs_i_1_n_0,
      Q => \^hang_status_cs_reg_0\,
      R => scndry_out
    );
icap_ce_cs_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8FFA800"
    )
        port map (
      I0 => icap_ce_cs_i_2_n_0,
      I1 => icap_ce_cs_i_3_n_0,
      I2 => \^q\(3),
      I3 => icap_ce_ns,
      I4 => \^out\,
      O => icap_ce_cs_i_1_n_0
    );
icap_ce_cs_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44FC"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => abort_i_cs_reg_0,
      I3 => \^q\(1),
      O => icap_ce_cs_i_2_n_0
    );
icap_ce_cs_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45FF450000FF00FF"
    )
        port map (
      I0 => gate_icap_p,
      I1 => icap_ce_cs_i_5_n_0,
      I2 => gtOp,
      I3 => \^q\(0),
      I4 => Wrfifo_empty_r1,
      I5 => \^q\(1),
      O => icap_ce_cs_i_3_n_0
    );
icap_ce_cs_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3232ABAA"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => abort_i_cs_reg_0,
      I4 => \^q\(1),
      O => icap_ce_ns
    );
icap_ce_cs_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000D0"
    )
        port map (
      I0 => abort_i_cs_reg_0,
      I1 => \^out\,
      I2 => icap_ce_cs_i_6_n_0,
      I3 => \FSM_sequential_icap_nstate_cs[3]_i_9_n_0\,
      I4 => p_0_in,
      O => icap_ce_cs_i_5_n_0
    );
icap_ce_cs_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^size_cs_reg[0]_0\(10),
      I1 => \^size_cs_reg[0]_0\(9),
      I2 => \^size_cs_reg[0]_0\(11),
      I3 => \^size_cs_reg[0]_0\(6),
      I4 => \^size_cs_reg[0]_0\(7),
      I5 => \^size_cs_reg[0]_0\(8),
      O => icap_ce_cs_i_6_n_0
    );
icap_ce_cs_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => icap_ce_cs_i_1_n_0,
      Q => \^out\,
      S => scndry_out
    );
\icap_datain_cs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => int1(0),
      Q => icap_o(24),
      R => scndry_out
    );
\icap_datain_cs_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => int1(10),
      Q => icap_o(18),
      R => scndry_out
    );
\icap_datain_cs_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => int1(11),
      Q => icap_o(19),
      R => scndry_out
    );
\icap_datain_cs_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => int1(12),
      Q => icap_o(20),
      R => scndry_out
    );
\icap_datain_cs_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => int1(13),
      Q => icap_o(21),
      R => scndry_out
    );
\icap_datain_cs_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => int1(14),
      Q => icap_o(22),
      R => scndry_out
    );
\icap_datain_cs_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => int1(15),
      Q => icap_o(23),
      R => scndry_out
    );
\icap_datain_cs_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => int1(16),
      Q => icap_o(8),
      R => scndry_out
    );
\icap_datain_cs_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => int1(17),
      Q => icap_o(9),
      R => scndry_out
    );
\icap_datain_cs_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => int1(18),
      Q => icap_o(10),
      R => scndry_out
    );
\icap_datain_cs_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => int1(19),
      Q => icap_o(11),
      R => scndry_out
    );
\icap_datain_cs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => int1(1),
      Q => icap_o(25),
      R => scndry_out
    );
\icap_datain_cs_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => int1(20),
      Q => icap_o(12),
      R => scndry_out
    );
\icap_datain_cs_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => int1(21),
      Q => icap_o(13),
      R => scndry_out
    );
\icap_datain_cs_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => int1(22),
      Q => icap_o(14),
      R => scndry_out
    );
\icap_datain_cs_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => int1(23),
      Q => icap_o(15),
      R => scndry_out
    );
\icap_datain_cs_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => int1(24),
      Q => icap_o(0),
      R => scndry_out
    );
\icap_datain_cs_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => int1(25),
      Q => icap_o(1),
      R => scndry_out
    );
\icap_datain_cs_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => int1(26),
      Q => icap_o(2),
      R => scndry_out
    );
\icap_datain_cs_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => int1(27),
      Q => icap_o(3),
      R => scndry_out
    );
\icap_datain_cs_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => int1(28),
      Q => icap_o(4),
      R => scndry_out
    );
\icap_datain_cs_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => int1(29),
      Q => icap_o(5),
      R => scndry_out
    );
\icap_datain_cs_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => int1(2),
      Q => icap_o(26),
      R => scndry_out
    );
\icap_datain_cs_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => int1(30),
      Q => icap_o(6),
      R => scndry_out
    );
\icap_datain_cs_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => int1(31),
      Q => icap_o(7),
      R => scndry_out
    );
\icap_datain_cs_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => int1(3),
      Q => icap_o(27),
      R => scndry_out
    );
\icap_datain_cs_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => int1(4),
      Q => icap_o(28),
      R => scndry_out
    );
\icap_datain_cs_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => int1(5),
      Q => icap_o(29),
      R => scndry_out
    );
\icap_datain_cs_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => int1(6),
      Q => icap_o(30),
      R => scndry_out
    );
\icap_datain_cs_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => int1(7),
      Q => icap_o(31),
      R => scndry_out
    );
\icap_datain_cs_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => int1(8),
      Q => icap_o(16),
      R => scndry_out
    );
\icap_datain_cs_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => int1(9),
      Q => icap_o(17),
      R => scndry_out
    );
\icap_dataout_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => icap_i(31),
      Q => \icap_dataout_i_reg[0]_0\(31),
      R => '0'
    );
\icap_dataout_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => icap_i(21),
      Q => \icap_dataout_i_reg[0]_0\(21),
      R => '0'
    );
\icap_dataout_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => icap_i(20),
      Q => \icap_dataout_i_reg[0]_0\(20),
      R => '0'
    );
\icap_dataout_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => icap_i(19),
      Q => \icap_dataout_i_reg[0]_0\(19),
      R => '0'
    );
\icap_dataout_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => icap_i(18),
      Q => \icap_dataout_i_reg[0]_0\(18),
      R => '0'
    );
\icap_dataout_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => icap_i(17),
      Q => \icap_dataout_i_reg[0]_0\(17),
      R => '0'
    );
\icap_dataout_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => icap_i(16),
      Q => \icap_dataout_i_reg[0]_0\(16),
      R => '0'
    );
\icap_dataout_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => icap_i(15),
      Q => \icap_dataout_i_reg[0]_0\(15),
      R => '0'
    );
\icap_dataout_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => icap_i(14),
      Q => \icap_dataout_i_reg[0]_0\(14),
      R => '0'
    );
\icap_dataout_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => icap_i(13),
      Q => \icap_dataout_i_reg[0]_0\(13),
      R => '0'
    );
\icap_dataout_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => icap_i(12),
      Q => \icap_dataout_i_reg[0]_0\(12),
      R => '0'
    );
\icap_dataout_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => icap_i(30),
      Q => \icap_dataout_i_reg[0]_0\(30),
      R => '0'
    );
\icap_dataout_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => icap_i(11),
      Q => \icap_dataout_i_reg[0]_0\(11),
      R => '0'
    );
\icap_dataout_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => icap_i(10),
      Q => \icap_dataout_i_reg[0]_0\(10),
      R => '0'
    );
\icap_dataout_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => icap_i(9),
      Q => \icap_dataout_i_reg[0]_0\(9),
      R => '0'
    );
\icap_dataout_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => icap_i(8),
      Q => \icap_dataout_i_reg[0]_0\(8),
      R => '0'
    );
\icap_dataout_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => icap_i(7),
      Q => \icap_dataout_i_reg[0]_0\(7),
      R => '0'
    );
\icap_dataout_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => icap_i(6),
      Q => \icap_dataout_i_reg[0]_0\(6),
      R => '0'
    );
\icap_dataout_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => icap_i(5),
      Q => \icap_dataout_i_reg[0]_0\(5),
      R => '0'
    );
\icap_dataout_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => icap_i(4),
      Q => \icap_dataout_i_reg[0]_0\(4),
      R => '0'
    );
\icap_dataout_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => icap_i(3),
      Q => \icap_dataout_i_reg[0]_0\(3),
      R => '0'
    );
\icap_dataout_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => icap_i(2),
      Q => \icap_dataout_i_reg[0]_0\(2),
      R => '0'
    );
\icap_dataout_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => icap_i(29),
      Q => \icap_dataout_i_reg[0]_0\(29),
      R => '0'
    );
\icap_dataout_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => icap_i(1),
      Q => \icap_dataout_i_reg[0]_0\(1),
      R => '0'
    );
\icap_dataout_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => icap_i(0),
      Q => \icap_dataout_i_reg[0]_0\(0),
      R => '0'
    );
\icap_dataout_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => icap_i(28),
      Q => \icap_dataout_i_reg[0]_0\(28),
      R => '0'
    );
\icap_dataout_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => icap_i(27),
      Q => \icap_dataout_i_reg[0]_0\(27),
      R => '0'
    );
\icap_dataout_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => icap_i(26),
      Q => \icap_dataout_i_reg[0]_0\(26),
      R => '0'
    );
\icap_dataout_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => icap_i(25),
      Q => \icap_dataout_i_reg[0]_0\(25),
      R => '0'
    );
\icap_dataout_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => icap_i(24),
      Q => \icap_dataout_i_reg[0]_0\(24),
      R => '0'
    );
\icap_dataout_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => icap_i(23),
      Q => \icap_dataout_i_reg[0]_0\(23),
      R => '0'
    );
\icap_dataout_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => icap_i(22),
      Q => \icap_dataout_i_reg[0]_0\(22),
      R => '0'
    );
icap_rel_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => cap_rel,
      Q => icap_rel_d1,
      R => scndry_out
    );
icap_rel_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => icap_rel_d1,
      Q => icap_rel_d2,
      R => scndry_out
    );
icap_req_d_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^cap_req\,
      Q => \^icap_req_d\,
      R => scndry_out
    );
\icap_status_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => abort_i_cs2,
      D => icap_i(7),
      Q => \^icap_status_i_reg[0]_0\(31),
      R => scndry_out
    );
\icap_status_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => abort_i_cs2,
      D => \^icap_status_i_reg[0]_0\(29),
      Q => \^icap_status_i_reg[0]_0\(21),
      R => scndry_out
    );
\icap_status_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => abort_i_cs2,
      D => \^icap_status_i_reg[0]_0\(28),
      Q => \^icap_status_i_reg[0]_0\(20),
      R => scndry_out
    );
\icap_status_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => abort_i_cs2,
      D => \^icap_status_i_reg[0]_0\(27),
      Q => \^icap_status_i_reg[0]_0\(19),
      R => scndry_out
    );
\icap_status_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => abort_i_cs2,
      D => \^icap_status_i_reg[0]_0\(26),
      Q => \^icap_status_i_reg[0]_0\(18),
      R => scndry_out
    );
\icap_status_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => abort_i_cs2,
      D => \^icap_status_i_reg[0]_0\(25),
      Q => \^icap_status_i_reg[0]_0\(17),
      R => scndry_out
    );
\icap_status_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => abort_i_cs2,
      D => \^icap_status_i_reg[0]_0\(24),
      Q => \^icap_status_i_reg[0]_0\(16),
      R => scndry_out
    );
\icap_status_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => abort_i_cs2,
      D => \^icap_status_i_reg[0]_0\(23),
      Q => \^icap_status_i_reg[0]_0\(15),
      R => scndry_out
    );
\icap_status_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => abort_i_cs2,
      D => \^icap_status_i_reg[0]_0\(22),
      Q => \^icap_status_i_reg[0]_0\(14),
      R => scndry_out
    );
\icap_status_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => abort_i_cs2,
      D => \^icap_status_i_reg[0]_0\(21),
      Q => \^icap_status_i_reg[0]_0\(13),
      R => scndry_out
    );
\icap_status_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => abort_i_cs2,
      D => \^icap_status_i_reg[0]_0\(20),
      Q => \^icap_status_i_reg[0]_0\(12),
      R => scndry_out
    );
\icap_status_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => abort_i_cs2,
      D => icap_i(6),
      Q => \^icap_status_i_reg[0]_0\(30),
      R => scndry_out
    );
\icap_status_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => abort_i_cs2,
      D => \^icap_status_i_reg[0]_0\(19),
      Q => \^icap_status_i_reg[0]_0\(11),
      R => scndry_out
    );
\icap_status_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => abort_i_cs2,
      D => \^icap_status_i_reg[0]_0\(18),
      Q => \^icap_status_i_reg[0]_0\(10),
      R => scndry_out
    );
\icap_status_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => abort_i_cs2,
      D => \^icap_status_i_reg[0]_0\(17),
      Q => \^icap_status_i_reg[0]_0\(9),
      R => scndry_out
    );
\icap_status_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => abort_i_cs2,
      D => \^icap_status_i_reg[0]_0\(16),
      Q => \^icap_status_i_reg[0]_0\(8),
      R => scndry_out
    );
\icap_status_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => abort_i_cs2,
      D => \^icap_status_i_reg[0]_0\(15),
      Q => \^icap_status_i_reg[0]_0\(7),
      R => scndry_out
    );
\icap_status_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => abort_i_cs2,
      D => \^icap_status_i_reg[0]_0\(14),
      Q => \^icap_status_i_reg[0]_0\(6),
      R => scndry_out
    );
\icap_status_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => abort_i_cs2,
      D => \^icap_status_i_reg[0]_0\(13),
      Q => \^icap_status_i_reg[0]_0\(5),
      R => scndry_out
    );
\icap_status_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => abort_i_cs2,
      D => \^icap_status_i_reg[0]_0\(12),
      Q => \^icap_status_i_reg[0]_0\(4),
      R => scndry_out
    );
\icap_status_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => abort_i_cs2,
      D => \^icap_status_i_reg[0]_0\(11),
      Q => \^icap_status_i_reg[0]_0\(3),
      R => scndry_out
    );
\icap_status_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => abort_i_cs2,
      D => \^icap_status_i_reg[0]_0\(10),
      Q => \^icap_status_i_reg[0]_0\(2),
      R => scndry_out
    );
\icap_status_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => abort_i_cs2,
      D => icap_i(5),
      Q => \^icap_status_i_reg[0]_0\(29),
      R => scndry_out
    );
\icap_status_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => abort_i_cs2,
      D => \^icap_status_i_reg[0]_0\(9),
      Q => \^icap_status_i_reg[0]_0\(1),
      R => scndry_out
    );
\icap_status_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => abort_i_cs2,
      D => \^icap_status_i_reg[0]_0\(8),
      Q => \^icap_status_i_reg[0]_0\(0),
      R => scndry_out
    );
\icap_status_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => abort_i_cs2,
      D => icap_i(4),
      Q => \^icap_status_i_reg[0]_0\(28),
      R => scndry_out
    );
\icap_status_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => abort_i_cs2,
      D => icap_i(3),
      Q => \^icap_status_i_reg[0]_0\(27),
      R => scndry_out
    );
\icap_status_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => abort_i_cs2,
      D => icap_i(2),
      Q => \^icap_status_i_reg[0]_0\(26),
      R => scndry_out
    );
\icap_status_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => abort_i_cs2,
      D => icap_i(1),
      Q => \^icap_status_i_reg[0]_0\(25),
      R => scndry_out
    );
\icap_status_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => abort_i_cs2,
      D => icap_i(0),
      Q => \^icap_status_i_reg[0]_0\(24),
      R => scndry_out
    );
\icap_status_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => abort_i_cs2,
      D => \^icap_status_i_reg[0]_0\(31),
      Q => \^icap_status_i_reg[0]_0\(23),
      R => scndry_out
    );
\icap_status_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => abort_i_cs2,
      D => \^icap_status_i_reg[0]_0\(30),
      Q => \^icap_status_i_reg[0]_0\(22),
      R => scndry_out
    );
icap_we_cs_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F0F30808C0C0"
    )
        port map (
      I0 => icap_we_cs_i_2_n_0,
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^icap_we_cs_reg_0\,
      O => icap_we_cs_i_1_n_0
    );
icap_we_cs_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0B0F0F0F0BFF0F0"
    )
        port map (
      I0 => gate_icap_p,
      I1 => gtOp,
      I2 => \^q\(0),
      I3 => \^out\,
      I4 => abort_i_cs_reg_0,
      I5 => Wrfifo_empty_r1,
      O => icap_we_cs_i_2_n_0
    );
icap_we_cs_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => icap_we_cs_i_1_n_0,
      Q => \^icap_we_cs_reg_0\,
      S => scndry_out
    );
\int1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(31),
      Q => int1(0),
      R => scndry_out
    );
\int1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(21),
      Q => int1(10),
      R => scndry_out
    );
\int1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(20),
      Q => int1(11),
      R => scndry_out
    );
\int1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(19),
      Q => int1(12),
      R => scndry_out
    );
\int1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(18),
      Q => int1(13),
      R => scndry_out
    );
\int1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(17),
      Q => int1(14),
      R => scndry_out
    );
\int1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(16),
      Q => int1(15),
      R => scndry_out
    );
\int1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(15),
      Q => int1(16),
      R => scndry_out
    );
\int1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(14),
      Q => int1(17),
      R => scndry_out
    );
\int1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(13),
      Q => int1(18),
      R => scndry_out
    );
\int1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(12),
      Q => int1(19),
      R => scndry_out
    );
\int1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(30),
      Q => int1(1),
      R => scndry_out
    );
\int1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(11),
      Q => int1(20),
      R => scndry_out
    );
\int1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(10),
      Q => int1(21),
      R => scndry_out
    );
\int1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(9),
      Q => int1(22),
      R => scndry_out
    );
\int1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(8),
      Q => int1(23),
      R => scndry_out
    );
\int1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(7),
      Q => int1(24),
      R => scndry_out
    );
\int1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(6),
      Q => int1(25),
      R => scndry_out
    );
\int1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(5),
      Q => int1(26),
      R => scndry_out
    );
\int1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(4),
      Q => int1(27),
      R => scndry_out
    );
\int1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(3),
      Q => int1(28),
      R => scndry_out
    );
\int1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(2),
      Q => int1(29),
      R => scndry_out
    );
\int1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(29),
      Q => int1(2),
      R => scndry_out
    );
\int1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(1),
      Q => int1(30),
      R => scndry_out
    );
\int1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(0),
      Q => int1(31),
      R => scndry_out
    );
\int1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(28),
      Q => int1(3),
      R => scndry_out
    );
\int1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(27),
      Q => int1(4),
      R => scndry_out
    );
\int1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(26),
      Q => int1(5),
      R => scndry_out
    );
\int1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(25),
      Q => int1(6),
      R => scndry_out
    );
\int1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(24),
      Q => int1(7),
      R => scndry_out
    );
\int1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(23),
      Q => int1(8),
      R => scndry_out
    );
\int1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(22),
      Q => int1(9),
      R => scndry_out
    );
rdfifo_wren_cs_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \size_cs[0]_i_3_n_0\,
      I4 => \^q\(2),
      O => rdfifo_wren_ns
    );
rdfifo_wren_cs_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rdfifo_wren_ns,
      Q => rdfifo_wren,
      R => '0'
    );
rdwr_int1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^icap_we_cs_reg_0\,
      I1 => \^out\,
      O => icap_we_cs_reg_1
    );
reset_cr_cs_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B888B8B88888888"
    )
        port map (
      I0 => reset_cr_cs_i_2_n_0,
      I1 => \^q\(0),
      I2 => \^q\(3),
      I3 => Wrfifo_empty_r1,
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => reset_cr_ns
    );
reset_cr_cs_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08080828"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => gtOp,
      I4 => gate_icap_p,
      O => reset_cr_cs_i_2_n_0
    );
reset_cr_cs_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => reset_cr_ns,
      Q => reset_cr_cs_reg_0,
      R => '0'
    );
same_cycle_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\,
      O => icap_ce_cs_reg_0
    );
\size_cs[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4001000140000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \size_cs[0]_i_3_n_0\,
      I5 => \size_cs_reg[11]_0\,
      O => size_ns
    );
\size_cs[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E4E4E44E"
    )
        port map (
      I0 => \^q\(1),
      I1 => scndry_vect_out(11),
      I2 => \^size_cs_reg[0]_0\(11),
      I3 => \size_cs[0]_i_5_n_0\,
      I4 => \^size_cs_reg[0]_0\(10),
      O => size_ns0_in(0)
    );
\size_cs[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02020002"
    )
        port map (
      I0 => gtOp,
      I1 => gate_icap_p,
      I2 => p_0_in,
      I3 => abort_i_cs_reg_0,
      I4 => \^out\,
      O => \size_cs[0]_i_3_n_0\
    );
\size_cs[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^size_cs_reg[0]_0\(8),
      I1 => \^size_cs_reg[0]_0\(6),
      I2 => \size_cs[3]_i_2_n_0\,
      I3 => \^size_cs_reg[0]_0\(7),
      I4 => \^size_cs_reg[0]_0\(9),
      O => \size_cs[0]_i_5_n_0\
    );
\size_cs[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E44E"
    )
        port map (
      I0 => \^q\(1),
      I1 => scndry_vect_out(1),
      I2 => \^size_cs_reg[0]_0\(1),
      I3 => \^size_cs_reg[0]_0\(0),
      O => size_ns0_in(10)
    );
\size_cs[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4E"
    )
        port map (
      I0 => \^q\(1),
      I1 => scndry_vect_out(0),
      I2 => \^size_cs_reg[0]_0\(0),
      O => size_ns0_in(11)
    );
\size_cs[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E44E"
    )
        port map (
      I0 => \^q\(1),
      I1 => scndry_vect_out(10),
      I2 => \^size_cs_reg[0]_0\(10),
      I3 => \size_cs[0]_i_5_n_0\,
      O => size_ns0_in(1)
    );
\size_cs[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E44E"
    )
        port map (
      I0 => \^q\(1),
      I1 => scndry_vect_out(9),
      I2 => \^size_cs_reg[0]_0\(9),
      I3 => \size_cs[2]_i_2_n_0\,
      O => size_ns0_in(2)
    );
\size_cs[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^size_cs_reg[0]_0\(7),
      I1 => \size_cs[3]_i_2_n_0\,
      I2 => \^size_cs_reg[0]_0\(6),
      I3 => \^size_cs_reg[0]_0\(8),
      O => \size_cs[2]_i_2_n_0\
    );
\size_cs[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFE0001FF0100"
    )
        port map (
      I0 => \^size_cs_reg[0]_0\(6),
      I1 => \size_cs[3]_i_2_n_0\,
      I2 => \^size_cs_reg[0]_0\(7),
      I3 => \^q\(1),
      I4 => scndry_vect_out(8),
      I5 => \^size_cs_reg[0]_0\(8),
      O => size_ns0_in(3)
    );
\size_cs[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^size_cs_reg[0]_0\(4),
      I1 => \^size_cs_reg[0]_0\(2),
      I2 => \^size_cs_reg[0]_0\(1),
      I3 => \^size_cs_reg[0]_0\(0),
      I4 => \^size_cs_reg[0]_0\(3),
      I5 => \^size_cs_reg[0]_0\(5),
      O => \size_cs[3]_i_2_n_0\
    );
\size_cs[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E4E4E44E"
    )
        port map (
      I0 => \^q\(1),
      I1 => scndry_vect_out(7),
      I2 => \^size_cs_reg[0]_0\(7),
      I3 => \size_cs[3]_i_2_n_0\,
      I4 => \^size_cs_reg[0]_0\(6),
      O => size_ns0_in(4)
    );
\size_cs[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E44E"
    )
        port map (
      I0 => \^q\(1),
      I1 => scndry_vect_out(6),
      I2 => \^size_cs_reg[0]_0\(6),
      I3 => \size_cs[3]_i_2_n_0\,
      O => size_ns0_in(5)
    );
\size_cs[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E44E"
    )
        port map (
      I0 => \^q\(1),
      I1 => scndry_vect_out(5),
      I2 => \^size_cs_reg[0]_0\(5),
      I3 => \size_cs[6]_i_2_n_0\,
      O => size_ns0_in(6)
    );
\size_cs[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^size_cs_reg[0]_0\(3),
      I1 => \^size_cs_reg[0]_0\(0),
      I2 => \^size_cs_reg[0]_0\(1),
      I3 => \^size_cs_reg[0]_0\(2),
      I4 => \^size_cs_reg[0]_0\(4),
      O => \size_cs[6]_i_2_n_0\
    );
\size_cs[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E44E"
    )
        port map (
      I0 => \^q\(1),
      I1 => scndry_vect_out(4),
      I2 => \^size_cs_reg[0]_0\(4),
      I3 => \size_cs[7]_i_2_n_0\,
      O => size_ns0_in(7)
    );
\size_cs[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^size_cs_reg[0]_0\(2),
      I1 => \^size_cs_reg[0]_0\(1),
      I2 => \^size_cs_reg[0]_0\(0),
      I3 => \^size_cs_reg[0]_0\(3),
      O => \size_cs[7]_i_2_n_0\
    );
\size_cs[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFE0001FF0100"
    )
        port map (
      I0 => \^size_cs_reg[0]_0\(0),
      I1 => \^size_cs_reg[0]_0\(1),
      I2 => \^size_cs_reg[0]_0\(2),
      I3 => \^q\(1),
      I4 => scndry_vect_out(3),
      I5 => \^size_cs_reg[0]_0\(3),
      O => size_ns0_in(8)
    );
\size_cs[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E4E4E44E"
    )
        port map (
      I0 => \^q\(1),
      I1 => scndry_vect_out(2),
      I2 => \^size_cs_reg[0]_0\(2),
      I3 => \^size_cs_reg[0]_0\(1),
      I4 => \^size_cs_reg[0]_0\(0),
      O => size_ns0_in(9)
    );
\size_cs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => size_ns,
      D => size_ns0_in(0),
      Q => \^size_cs_reg[0]_0\(11),
      R => scndry_out
    );
\size_cs_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => size_ns,
      D => size_ns0_in(10),
      Q => \^size_cs_reg[0]_0\(1),
      R => scndry_out
    );
\size_cs_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => size_ns,
      D => size_ns0_in(11),
      Q => \^size_cs_reg[0]_0\(0),
      R => scndry_out
    );
\size_cs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => size_ns,
      D => size_ns0_in(1),
      Q => \^size_cs_reg[0]_0\(10),
      R => scndry_out
    );
\size_cs_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => size_ns,
      D => size_ns0_in(2),
      Q => \^size_cs_reg[0]_0\(9),
      R => scndry_out
    );
\size_cs_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => size_ns,
      D => size_ns0_in(3),
      Q => \^size_cs_reg[0]_0\(8),
      R => scndry_out
    );
\size_cs_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => size_ns,
      D => size_ns0_in(4),
      Q => \^size_cs_reg[0]_0\(7),
      R => scndry_out
    );
\size_cs_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => size_ns,
      D => size_ns0_in(5),
      Q => \^size_cs_reg[0]_0\(6),
      R => scndry_out
    );
\size_cs_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => size_ns,
      D => size_ns0_in(6),
      Q => \^size_cs_reg[0]_0\(5),
      R => scndry_out
    );
\size_cs_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => size_ns,
      D => size_ns0_in(7),
      Q => \^size_cs_reg[0]_0\(4),
      R => scndry_out
    );
\size_cs_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => size_ns,
      D => size_ns0_in(8),
      Q => \^size_cs_reg[0]_0\(3),
      R => scndry_out
    );
\size_cs_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => size_ns,
      D => size_ns0_in(9),
      Q => \^size_cs_reg[0]_0\(2),
      R => scndry_out
    );
\xpm_fifo_instance.xpm_fifo_async_inst_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004045404"
    )
        port map (
      I0 => \^q\(3),
      I1 => \xpm_fifo_instance.xpm_fifo_async_inst_i_4_n_0\,
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => empty,
      O => rd_en
    );
\xpm_fifo_instance.xpm_fifo_async_inst_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \xpm_fifo_instance.xpm_fifo_async_inst_i_3__0_0\,
      I1 => \xpm_fifo_instance.xpm_fifo_async_inst_i_6_n_0\,
      O => \xpm_fifo_instance.xpm_fifo_async_inst_i_4_n_0\,
      S => \^q\(1)
    );
\xpm_fifo_instance.xpm_fifo_async_inst_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000D0000000DFFFF"
    )
        port map (
      I0 => abort_i_cs_reg_0,
      I1 => \^out\,
      I2 => Wrfifo_empty_r1,
      I3 => Wrfifo_empty_r,
      I4 => \^q\(2),
      I5 => empty,
      O => \xpm_fifo_instance.xpm_fifo_async_inst_i_6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity semicap_icapmux is
  port (
    oIcapI : out STD_LOGIC_VECTOR ( 31 downto 0 );
    oHwIcapI : out STD_LOGIC_VECTOR ( 31 downto 0 );
    iSemIcapO : in STD_LOGIC_VECTOR ( 31 downto 0 );
    iHwIcapO : in STD_LOGIC_VECTOR ( 31 downto 0 );
    iEngSemSelect : in STD_LOGIC;
    iIcapO : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of semicap_icapmux : entity is "icapmux";
end semicap_icapmux;

architecture STRUCTURE of semicap_icapmux is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \oHwIcapI[0]_INST_0\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \oHwIcapI[10]_INST_0\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \oHwIcapI[11]_INST_0\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \oHwIcapI[12]_INST_0\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \oHwIcapI[13]_INST_0\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \oHwIcapI[14]_INST_0\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \oHwIcapI[15]_INST_0\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \oHwIcapI[16]_INST_0\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \oHwIcapI[17]_INST_0\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \oHwIcapI[18]_INST_0\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \oHwIcapI[19]_INST_0\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \oHwIcapI[1]_INST_0\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \oHwIcapI[20]_INST_0\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \oHwIcapI[21]_INST_0\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \oHwIcapI[22]_INST_0\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \oHwIcapI[23]_INST_0\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \oHwIcapI[24]_INST_0\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \oHwIcapI[25]_INST_0\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \oHwIcapI[26]_INST_0\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \oHwIcapI[27]_INST_0\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \oHwIcapI[28]_INST_0\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \oHwIcapI[29]_INST_0\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \oHwIcapI[2]_INST_0\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \oHwIcapI[30]_INST_0\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \oHwIcapI[31]_INST_0\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \oHwIcapI[3]_INST_0\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \oHwIcapI[4]_INST_0\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \oHwIcapI[5]_INST_0\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \oHwIcapI[6]_INST_0\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \oHwIcapI[7]_INST_0\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \oHwIcapI[8]_INST_0\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \oHwIcapI[9]_INST_0\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \oIcapI[0]_INST_0\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \oIcapI[10]_INST_0\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \oIcapI[11]_INST_0\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \oIcapI[12]_INST_0\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \oIcapI[13]_INST_0\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \oIcapI[14]_INST_0\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \oIcapI[15]_INST_0\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \oIcapI[16]_INST_0\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \oIcapI[17]_INST_0\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \oIcapI[18]_INST_0\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \oIcapI[19]_INST_0\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \oIcapI[1]_INST_0\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \oIcapI[20]_INST_0\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \oIcapI[21]_INST_0\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \oIcapI[22]_INST_0\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \oIcapI[23]_INST_0\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \oIcapI[24]_INST_0\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \oIcapI[25]_INST_0\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \oIcapI[26]_INST_0\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \oIcapI[27]_INST_0\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \oIcapI[28]_INST_0\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \oIcapI[29]_INST_0\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \oIcapI[2]_INST_0\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \oIcapI[30]_INST_0\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \oIcapI[31]_INST_0\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \oIcapI[3]_INST_0\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \oIcapI[4]_INST_0\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \oIcapI[5]_INST_0\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \oIcapI[6]_INST_0\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \oIcapI[7]_INST_0\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \oIcapI[8]_INST_0\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \oIcapI[9]_INST_0\ : label is "soft_lutpair205";
begin
\oHwIcapI[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => iIcapO(0),
      I1 => iEngSemSelect,
      O => oHwIcapI(0)
    );
\oHwIcapI[10]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => iIcapO(10),
      I1 => iEngSemSelect,
      O => oHwIcapI(10)
    );
\oHwIcapI[11]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => iIcapO(11),
      I1 => iEngSemSelect,
      O => oHwIcapI(11)
    );
\oHwIcapI[12]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => iIcapO(12),
      I1 => iEngSemSelect,
      O => oHwIcapI(12)
    );
\oHwIcapI[13]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => iIcapO(13),
      I1 => iEngSemSelect,
      O => oHwIcapI(13)
    );
\oHwIcapI[14]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => iIcapO(14),
      I1 => iEngSemSelect,
      O => oHwIcapI(14)
    );
\oHwIcapI[15]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => iIcapO(15),
      I1 => iEngSemSelect,
      O => oHwIcapI(15)
    );
\oHwIcapI[16]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => iIcapO(16),
      I1 => iEngSemSelect,
      O => oHwIcapI(16)
    );
\oHwIcapI[17]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => iIcapO(17),
      I1 => iEngSemSelect,
      O => oHwIcapI(17)
    );
\oHwIcapI[18]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => iIcapO(18),
      I1 => iEngSemSelect,
      O => oHwIcapI(18)
    );
\oHwIcapI[19]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => iIcapO(19),
      I1 => iEngSemSelect,
      O => oHwIcapI(19)
    );
\oHwIcapI[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => iIcapO(1),
      I1 => iEngSemSelect,
      O => oHwIcapI(1)
    );
\oHwIcapI[20]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => iIcapO(20),
      I1 => iEngSemSelect,
      O => oHwIcapI(20)
    );
\oHwIcapI[21]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => iIcapO(21),
      I1 => iEngSemSelect,
      O => oHwIcapI(21)
    );
\oHwIcapI[22]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => iIcapO(22),
      I1 => iEngSemSelect,
      O => oHwIcapI(22)
    );
\oHwIcapI[23]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => iIcapO(23),
      I1 => iEngSemSelect,
      O => oHwIcapI(23)
    );
\oHwIcapI[24]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => iIcapO(24),
      I1 => iEngSemSelect,
      O => oHwIcapI(24)
    );
\oHwIcapI[25]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => iIcapO(25),
      I1 => iEngSemSelect,
      O => oHwIcapI(25)
    );
\oHwIcapI[26]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => iIcapO(26),
      I1 => iEngSemSelect,
      O => oHwIcapI(26)
    );
\oHwIcapI[27]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => iIcapO(27),
      I1 => iEngSemSelect,
      O => oHwIcapI(27)
    );
\oHwIcapI[28]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => iIcapO(28),
      I1 => iEngSemSelect,
      O => oHwIcapI(28)
    );
\oHwIcapI[29]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => iIcapO(29),
      I1 => iEngSemSelect,
      O => oHwIcapI(29)
    );
\oHwIcapI[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => iIcapO(2),
      I1 => iEngSemSelect,
      O => oHwIcapI(2)
    );
\oHwIcapI[30]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => iIcapO(30),
      I1 => iEngSemSelect,
      O => oHwIcapI(30)
    );
\oHwIcapI[31]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => iIcapO(31),
      I1 => iEngSemSelect,
      O => oHwIcapI(31)
    );
\oHwIcapI[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => iIcapO(3),
      I1 => iEngSemSelect,
      O => oHwIcapI(3)
    );
\oHwIcapI[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => iIcapO(4),
      I1 => iEngSemSelect,
      O => oHwIcapI(4)
    );
\oHwIcapI[5]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => iIcapO(5),
      I1 => iEngSemSelect,
      O => oHwIcapI(5)
    );
\oHwIcapI[6]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => iIcapO(6),
      I1 => iEngSemSelect,
      O => oHwIcapI(6)
    );
\oHwIcapI[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => iIcapO(7),
      I1 => iEngSemSelect,
      O => oHwIcapI(7)
    );
\oHwIcapI[8]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => iIcapO(8),
      I1 => iEngSemSelect,
      O => oHwIcapI(8)
    );
\oHwIcapI[9]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => iIcapO(9),
      I1 => iEngSemSelect,
      O => oHwIcapI(9)
    );
\oIcapI[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iSemIcapO(0),
      I1 => iHwIcapO(0),
      I2 => iEngSemSelect,
      O => oIcapI(0)
    );
\oIcapI[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iSemIcapO(10),
      I1 => iHwIcapO(10),
      I2 => iEngSemSelect,
      O => oIcapI(10)
    );
\oIcapI[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iSemIcapO(11),
      I1 => iHwIcapO(11),
      I2 => iEngSemSelect,
      O => oIcapI(11)
    );
\oIcapI[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iSemIcapO(12),
      I1 => iHwIcapO(12),
      I2 => iEngSemSelect,
      O => oIcapI(12)
    );
\oIcapI[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iSemIcapO(13),
      I1 => iHwIcapO(13),
      I2 => iEngSemSelect,
      O => oIcapI(13)
    );
\oIcapI[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iSemIcapO(14),
      I1 => iHwIcapO(14),
      I2 => iEngSemSelect,
      O => oIcapI(14)
    );
\oIcapI[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iSemIcapO(15),
      I1 => iHwIcapO(15),
      I2 => iEngSemSelect,
      O => oIcapI(15)
    );
\oIcapI[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iSemIcapO(16),
      I1 => iHwIcapO(16),
      I2 => iEngSemSelect,
      O => oIcapI(16)
    );
\oIcapI[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iSemIcapO(17),
      I1 => iHwIcapO(17),
      I2 => iEngSemSelect,
      O => oIcapI(17)
    );
\oIcapI[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iSemIcapO(18),
      I1 => iHwIcapO(18),
      I2 => iEngSemSelect,
      O => oIcapI(18)
    );
\oIcapI[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iSemIcapO(19),
      I1 => iHwIcapO(19),
      I2 => iEngSemSelect,
      O => oIcapI(19)
    );
\oIcapI[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iSemIcapO(1),
      I1 => iHwIcapO(1),
      I2 => iEngSemSelect,
      O => oIcapI(1)
    );
\oIcapI[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iSemIcapO(20),
      I1 => iHwIcapO(20),
      I2 => iEngSemSelect,
      O => oIcapI(20)
    );
\oIcapI[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iSemIcapO(21),
      I1 => iHwIcapO(21),
      I2 => iEngSemSelect,
      O => oIcapI(21)
    );
\oIcapI[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iSemIcapO(22),
      I1 => iHwIcapO(22),
      I2 => iEngSemSelect,
      O => oIcapI(22)
    );
\oIcapI[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iSemIcapO(23),
      I1 => iHwIcapO(23),
      I2 => iEngSemSelect,
      O => oIcapI(23)
    );
\oIcapI[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iSemIcapO(24),
      I1 => iHwIcapO(24),
      I2 => iEngSemSelect,
      O => oIcapI(24)
    );
\oIcapI[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iSemIcapO(25),
      I1 => iHwIcapO(25),
      I2 => iEngSemSelect,
      O => oIcapI(25)
    );
\oIcapI[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iSemIcapO(26),
      I1 => iHwIcapO(26),
      I2 => iEngSemSelect,
      O => oIcapI(26)
    );
\oIcapI[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iSemIcapO(27),
      I1 => iHwIcapO(27),
      I2 => iEngSemSelect,
      O => oIcapI(27)
    );
\oIcapI[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iSemIcapO(28),
      I1 => iHwIcapO(28),
      I2 => iEngSemSelect,
      O => oIcapI(28)
    );
\oIcapI[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iSemIcapO(29),
      I1 => iHwIcapO(29),
      I2 => iEngSemSelect,
      O => oIcapI(29)
    );
\oIcapI[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iSemIcapO(2),
      I1 => iHwIcapO(2),
      I2 => iEngSemSelect,
      O => oIcapI(2)
    );
\oIcapI[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iSemIcapO(30),
      I1 => iHwIcapO(30),
      I2 => iEngSemSelect,
      O => oIcapI(30)
    );
\oIcapI[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iSemIcapO(31),
      I1 => iHwIcapO(31),
      I2 => iEngSemSelect,
      O => oIcapI(31)
    );
\oIcapI[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iSemIcapO(3),
      I1 => iHwIcapO(3),
      I2 => iEngSemSelect,
      O => oIcapI(3)
    );
\oIcapI[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iSemIcapO(4),
      I1 => iHwIcapO(4),
      I2 => iEngSemSelect,
      O => oIcapI(4)
    );
\oIcapI[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iSemIcapO(5),
      I1 => iHwIcapO(5),
      I2 => iEngSemSelect,
      O => oIcapI(5)
    );
\oIcapI[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iSemIcapO(6),
      I1 => iHwIcapO(6),
      I2 => iEngSemSelect,
      O => oIcapI(6)
    );
\oIcapI[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iSemIcapO(7),
      I1 => iHwIcapO(7),
      I2 => iEngSemSelect,
      O => oIcapI(7)
    );
\oIcapI[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iSemIcapO(8),
      I1 => iHwIcapO(8),
      I2 => iEngSemSelect,
      O => oIcapI(8)
    );
\oIcapI[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iSemIcapO(9),
      I1 => iHwIcapO(9),
      I2 => iEngSemSelect,
      O => oIcapI(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity semicap_interrupt_control is
  port (
    irpt_wrack_d1 : out STD_LOGIC;
    \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0\ : out STD_LOGIC;
    p_1_in5_in : out STD_LOGIC;
    p_1_in2_in : out STD_LOGIC;
    p_1_in : out STD_LOGIC;
    intr2bus_wrack : out STD_LOGIC;
    irpt_rdack_d1 : out STD_LOGIC;
    intr2bus_rdack : out STD_LOGIC;
    ipif_glbl_irpt_enable_reg : out STD_LOGIC;
    ip2intc_irpt : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    intr_rst : in STD_LOGIC;
    irpt_wrack : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_1\ : in STD_LOGIC;
    \GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg_reg[1]_0\ : in STD_LOGIC;
    \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg_reg[2]_0\ : in STD_LOGIC;
    \GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg_reg[3]_0\ : in STD_LOGIC;
    interrupt_wrce_strb : in STD_LOGIC;
    irpt_rdack : in STD_LOGIC;
    intr2bus_rdack0 : in STD_LOGIC;
    ipif_glbl_irpt_enable_reg_reg_0 : in STD_LOGIC;
    \ip2bus_data_i_reg[28]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_16_in : in STD_LOGIC;
    p_14_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of semicap_interrupt_control : entity is "interrupt_control";
end semicap_interrupt_control;

architecture STRUCTURE of semicap_interrupt_control is
  signal \^gen_ip_irpt_status_reg[0].gen_reg_status.ip_irpt_status_reg_reg[0]_0\ : STD_LOGIC;
  signal ip2intc_irpt_INST_0_i_1_n_0 : STD_LOGIC;
  signal \ip_irpt_enable_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \^ipif_glbl_irpt_enable_reg\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in4_in : STD_LOGIC;
  signal \^p_1_in\ : STD_LOGIC;
  signal \^p_1_in2_in\ : STD_LOGIC;
  signal \^p_1_in5_in\ : STD_LOGIC;
begin
  \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0\ <= \^gen_ip_irpt_status_reg[0].gen_reg_status.ip_irpt_status_reg_reg[0]_0\;
  ipif_glbl_irpt_enable_reg <= \^ipif_glbl_irpt_enable_reg\;
  p_1_in <= \^p_1_in\;
  p_1_in2_in <= \^p_1_in2_in\;
  p_1_in5_in <= \^p_1_in5_in\;
\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_1\,
      Q => \^gen_ip_irpt_status_reg[0].gen_reg_status.ip_irpt_status_reg_reg[0]_0\,
      R => intr_rst
    );
\GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg_reg[1]_0\,
      Q => \^p_1_in5_in\,
      R => intr_rst
    );
\GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg_reg[2]_0\,
      Q => \^p_1_in2_in\,
      R => intr_rst
    );
\GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg_reg[3]_0\,
      Q => \^p_1_in\,
      R => intr_rst
    );
intr2bus_rdack_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => intr2bus_rdack0,
      Q => intr2bus_rdack,
      R => intr_rst
    );
intr2bus_wrack_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => interrupt_wrce_strb,
      Q => intr2bus_wrack,
      R => intr_rst
    );
\ip2bus_data_i[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEFAEEAA"
    )
        port map (
      I0 => \ip2bus_data_i_reg[28]\(3),
      I1 => \^p_1_in\,
      I2 => p_0_in4_in,
      I3 => p_16_in,
      I4 => p_14_in,
      O => D(3)
    );
\ip2bus_data_i[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEFAEEAA"
    )
        port map (
      I0 => \ip2bus_data_i_reg[28]\(2),
      I1 => \^p_1_in2_in\,
      I2 => p_0_in1_in,
      I3 => p_16_in,
      I4 => p_14_in,
      O => D(2)
    );
\ip2bus_data_i[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEFAEEAA"
    )
        port map (
      I0 => \ip2bus_data_i_reg[28]\(1),
      I1 => \^p_1_in5_in\,
      I2 => p_0_in,
      I3 => p_16_in,
      I4 => p_14_in,
      O => D(1)
    );
\ip2bus_data_i[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEFAEEAA"
    )
        port map (
      I0 => \ip2bus_data_i_reg[28]\(0),
      I1 => \^gen_ip_irpt_status_reg[0].gen_reg_status.ip_irpt_status_reg_reg[0]_0\,
      I2 => \ip_irpt_enable_reg_reg_n_0_[0]\,
      I3 => p_16_in,
      I4 => p_14_in,
      O => D(0)
    );
ip2intc_irpt_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAEAAAEAAAEAAA"
    )
        port map (
      I0 => ip2intc_irpt_INST_0_i_1_n_0,
      I1 => \^p_1_in2_in\,
      I2 => p_0_in1_in,
      I3 => \^ipif_glbl_irpt_enable_reg\,
      I4 => p_0_in4_in,
      I5 => \^p_1_in\,
      O => ip2intc_irpt
    );
ip2intc_irpt_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => p_0_in,
      I1 => \^p_1_in5_in\,
      I2 => \^ipif_glbl_irpt_enable_reg\,
      I3 => \ip_irpt_enable_reg_reg_n_0_[0]\,
      I4 => \^gen_ip_irpt_status_reg[0].gen_reg_status.ip_irpt_status_reg_reg[0]_0\,
      O => ip2intc_irpt_INST_0_i_1_n_0
    );
\ip_irpt_enable_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(0),
      Q => \ip_irpt_enable_reg_reg_n_0_[0]\,
      R => intr_rst
    );
\ip_irpt_enable_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(1),
      Q => p_0_in,
      R => intr_rst
    );
\ip_irpt_enable_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(2),
      Q => p_0_in1_in,
      R => intr_rst
    );
\ip_irpt_enable_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(3),
      Q => p_0_in4_in,
      R => intr_rst
    );
ipif_glbl_irpt_enable_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => ipif_glbl_irpt_enable_reg_reg_0,
      Q => \^ipif_glbl_irpt_enable_reg\,
      R => intr_rst
    );
irpt_rdack_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => irpt_rdack,
      Q => irpt_rdack_d1,
      R => intr_rst
    );
irpt_wrack_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => irpt_wrack,
      Q => irpt_wrack_d1,
      R => intr_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity semicap_minority_voter_status_latch is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    iMinVoterRegClearStrobe : in STD_LOGIC;
    iRst_n : in STD_LOGIC;
    iRpMinVoter : in STD_LOGIC_VECTOR ( 3 downto 0 );
    iClk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of semicap_minority_voter_status_latch : entity is "minority_voter_status_latch";
end semicap_minority_voter_status_latch;

architecture STRUCTURE of semicap_minority_voter_status_latch is
  signal \MinVoterStatus[0]_i_1_n_0\ : STD_LOGIC;
  signal \MinVoterStatus[1]_i_1_n_0\ : STD_LOGIC;
  signal \MinVoterStatus[2]_i_1_n_0\ : STD_LOGIC;
  signal \MinVoterStatus[3]_i_1_n_0\ : STD_LOGIC;
  signal \MinVoterStatus[3]_i_2_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\MinVoterStatus[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => iRpMinVoter(0),
      O => \MinVoterStatus[0]_i_1_n_0\
    );
\MinVoterStatus[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => iRpMinVoter(1),
      O => \MinVoterStatus[1]_i_1_n_0\
    );
\MinVoterStatus[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(2),
      I1 => iRpMinVoter(2),
      O => \MinVoterStatus[2]_i_1_n_0\
    );
\MinVoterStatus[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => iMinVoterRegClearStrobe,
      I1 => iRst_n,
      O => \MinVoterStatus[3]_i_1_n_0\
    );
\MinVoterStatus[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(3),
      I1 => iRpMinVoter(3),
      O => \MinVoterStatus[3]_i_2_n_0\
    );
\MinVoterStatus_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iClk,
      CE => '1',
      D => \MinVoterStatus[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \MinVoterStatus[3]_i_1_n_0\
    );
\MinVoterStatus_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iClk,
      CE => '1',
      D => \MinVoterStatus[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \MinVoterStatus[3]_i_1_n_0\
    );
\MinVoterStatus_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iClk,
      CE => '1',
      D => \MinVoterStatus[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \MinVoterStatus[3]_i_1_n_0\
    );
\MinVoterStatus_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iClk,
      CE => '1',
      D => \MinVoterStatus[3]_i_2_n_0\,
      Q => \^q\(3),
      R => \MinVoterStatus[3]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity semicap_sem_ultra_0_spi_byte is
  port (
    spi_d : out STD_LOGIC;
    spi_c : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxv : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ns_start : out STD_LOGIC;
    ns_rxprocessed : out STD_LOGIC;
    ns_txprocessed : out STD_LOGIC;
    in0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \state_reg[1]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    icap_clk : in STD_LOGIC;
    spi_q : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rx_mbox_src_read : in STD_LOGIC;
    \state_reg[4]_0\ : in STD_LOGIC;
    \state_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ns_state_inferred__0_i_1_0\ : in STD_LOGIC;
    data12 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_1\ : in STD_LOGIC;
    \ns_state_inferred__0_i_5_0\ : in STD_LOGIC;
    \state_reg[2]_0\ : in STD_LOGIC;
    \state_reg[2]_1\ : in STD_LOGIC;
    start : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of semicap_sem_ultra_0_spi_byte : entity is "sem_ultra_0_spi_byte";
end semicap_sem_ultra_0_spi_byte;

architecture STRUCTURE of semicap_sem_ultra_0_spi_byte is
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^di\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal next_state : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of next_state : signal is std.standard.true;
  signal \next_state__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ns_d_ofd : STD_LOGIC;
  signal \ns_state_inferred__0_i_10_n_0\ : STD_LOGIC;
  signal \ns_state_inferred__0_i_11_n_0\ : STD_LOGIC;
  signal \ns_state_inferred__0_i_12_n_0\ : STD_LOGIC;
  signal \ns_state_inferred__0_i_13_n_0\ : STD_LOGIC;
  signal \ns_state_inferred__0_i_14_n_0\ : STD_LOGIC;
  signal \ns_state_inferred__0_i_15_n_0\ : STD_LOGIC;
  signal \ns_state_inferred__0_i_16_n_0\ : STD_LOGIC;
  signal \ns_state_inferred__0_i_17_n_0\ : STD_LOGIC;
  signal \ns_state_inferred__0_i_6_n_0\ : STD_LOGIC;
  signal \ns_state_inferred__0_i_8_n_0\ : STD_LOGIC;
  signal \ns_state_inferred__0_i_9_n_0\ : STD_LOGIC;
  signal \^rxv\ : STD_LOGIC;
  signal spi_d_ofd_i_10_n_0 : STD_LOGIC;
  signal spi_d_ofd_i_11_n_0 : STD_LOGIC;
  signal spi_d_ofd_i_12_n_0 : STD_LOGIC;
  signal spi_d_ofd_i_13_n_0 : STD_LOGIC;
  signal spi_d_ofd_i_14_n_0 : STD_LOGIC;
  signal spi_d_ofd_i_15_n_0 : STD_LOGIC;
  signal spi_d_ofd_i_16_n_0 : STD_LOGIC;
  signal spi_d_ofd_i_17_n_0 : STD_LOGIC;
  signal spi_d_ofd_i_18_n_0 : STD_LOGIC;
  signal spi_d_ofd_i_19_n_0 : STD_LOGIC;
  signal spi_d_ofd_i_20_n_0 : STD_LOGIC;
  signal spi_d_ofd_i_21_n_0 : STD_LOGIC;
  signal spi_d_ofd_i_2_n_0 : STD_LOGIC;
  signal spi_d_ofd_i_3_n_0 : STD_LOGIC;
  signal spi_d_ofd_i_4_n_0 : STD_LOGIC;
  signal spi_d_ofd_i_5_n_0 : STD_LOGIC;
  signal spi_d_ofd_i_6_n_0 : STD_LOGIC;
  signal spi_d_ofd_i_7_n_0 : STD_LOGIC;
  signal spi_d_ofd_i_8_n_0 : STD_LOGIC;
  signal spi_d_ofd_i_9_n_0 : STD_LOGIC;
  signal start_i_2_n_0 : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DONT_TOUCH of state : signal is std.standard.true;
  signal \state[0]_i_2_n_0\ : STD_LOGIC;
  signal \state[0]_i_3_n_0\ : STD_LOGIC;
  signal \state[0]_i_4_n_0\ : STD_LOGIC;
  signal \state[1]_i_2_n_0\ : STD_LOGIC;
  signal \state[1]_i_3_n_0\ : STD_LOGIC;
  signal \state[2]_i_3_n_0\ : STD_LOGIC;
  signal \state[4]_i_3_n_0\ : STD_LOGIC;
  signal stp_a0 : STD_LOGIC;
  signal tx_mbox_dst_read_i_2_n_0 : STD_LOGIC;
  attribute HLUTNM : string;
  attribute HLUTNM of \i___0_carry_i_16\ : label is "lutpair0";
  attribute HLUTNM of \i___0_carry_i_7\ : label is "lutpair0";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ns_state_inferred__0_i_2\ : label is "soft_lutpair260";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of spi_c_ofd : label is "FDR";
  attribute box_type : string;
  attribute box_type of spi_c_ofd : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of spi_d_ofd : label is "FDR";
  attribute box_type of spi_d_ofd : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of spi_d_ofd_i_11 : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of spi_d_ofd_i_13 : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of spi_d_ofd_i_17 : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of spi_d_ofd_i_20 : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of spi_d_ofd_i_21 : label is "soft_lutpair256";
  attribute box_type of spi_q_ifd : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \state[0]_i_1__0\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \state[1]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \state[2]_i_1__0\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \state[3]_i_1__0\ : label is "soft_lutpair258";
  attribute DONT_TOUCH of \state_reg[0]\ : label is std.standard.true;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \state_reg[0]\ : label is "S_RST_CL:00000,S_TX7_CL:10000,S_TX7_CH:10001,S_TX6_CL:10010,S_TX6_CH:10011,S_TX5_CL:10100,S_TX5_CH:10101,S_TX4_CL:10110,S_TX4_CH:10111,S_TX3_CL:11000,S_TX3_CH:11001,S_TX2_CL:11010,S_TX2_CH:11011,S_TX1_CL:11100,S_TX1_CH:11101,S_TX0_CL:11110,S_TX0_CH:11111";
  attribute KEEP : string;
  attribute KEEP of \state_reg[0]\ : label is "yes";
  attribute DONT_TOUCH of \state_reg[1]\ : label is std.standard.true;
  attribute FSM_ENCODED_STATES of \state_reg[1]\ : label is "S_RST_CL:00000,S_TX7_CL:10000,S_TX7_CH:10001,S_TX6_CL:10010,S_TX6_CH:10011,S_TX5_CL:10100,S_TX5_CH:10101,S_TX4_CL:10110,S_TX4_CH:10111,S_TX3_CL:11000,S_TX3_CH:11001,S_TX2_CL:11010,S_TX2_CH:11011,S_TX1_CL:11100,S_TX1_CH:11101,S_TX0_CL:11110,S_TX0_CH:11111";
  attribute KEEP of \state_reg[1]\ : label is "yes";
  attribute DONT_TOUCH of \state_reg[2]\ : label is std.standard.true;
  attribute FSM_ENCODED_STATES of \state_reg[2]\ : label is "S_RST_CL:00000,S_TX7_CL:10000,S_TX7_CH:10001,S_TX6_CL:10010,S_TX6_CH:10011,S_TX5_CL:10100,S_TX5_CH:10101,S_TX4_CL:10110,S_TX4_CH:10111,S_TX3_CL:11000,S_TX3_CH:11001,S_TX2_CL:11010,S_TX2_CH:11011,S_TX1_CL:11100,S_TX1_CH:11101,S_TX0_CL:11110,S_TX0_CH:11111";
  attribute KEEP of \state_reg[2]\ : label is "yes";
  attribute DONT_TOUCH of \state_reg[3]\ : label is std.standard.true;
  attribute FSM_ENCODED_STATES of \state_reg[3]\ : label is "S_RST_CL:00000,S_TX7_CL:10000,S_TX7_CH:10001,S_TX6_CL:10010,S_TX6_CH:10011,S_TX5_CL:10100,S_TX5_CH:10101,S_TX4_CL:10110,S_TX4_CH:10111,S_TX3_CL:11000,S_TX3_CH:11001,S_TX2_CL:11010,S_TX2_CH:11011,S_TX1_CL:11100,S_TX1_CH:11101,S_TX0_CL:11110,S_TX0_CH:11111";
  attribute KEEP of \state_reg[3]\ : label is "yes";
  attribute DONT_TOUCH of \state_reg[4]\ : label is std.standard.true;
  attribute FSM_ENCODED_STATES of \state_reg[4]\ : label is "S_RST_CL:00000,S_TX7_CL:10000,S_TX7_CH:10001,S_TX6_CL:10010,S_TX6_CH:10011,S_TX5_CL:10100,S_TX5_CH:10101,S_TX4_CL:10110,S_TX4_CH:10111,S_TX3_CL:11000,S_TX3_CH:11001,S_TX2_CL:11010,S_TX2_CH:11011,S_TX1_CL:11100,S_TX1_CH:11101,S_TX0_CL:11110,S_TX0_CH:11111";
  attribute KEEP of \state_reg[4]\ : label is "yes";
begin
  D(7 downto 0) <= \^d\(7 downto 0);
  DI(1 downto 0) <= \^di\(1 downto 0);
  rxv <= \^rxv\;
\i___0_carry_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"965A"
    )
        port map (
      I0 => \^di\(1),
      I1 => \out\(4),
      I2 => Q(1),
      I3 => \out\(0),
      O => S(1)
    );
\i___0_carry_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(0),
      I1 => \^rxv\,
      I2 => \out\(4),
      O => S(0)
    );
\i___0_carry_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(0),
      I1 => \^rxv\,
      I2 => \out\(4),
      O => \^di\(1)
    );
\i___0_carry_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"59"
    )
        port map (
      I0 => Q(0),
      I1 => \out\(4),
      I2 => \^rxv\,
      O => \^di\(0)
    );
\next_state_inferred__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFAAAAAAAA"
    )
        port map (
      I0 => start,
      I1 => state(3),
      I2 => state(1),
      I3 => state(2),
      I4 => state(0),
      I5 => state(4),
      O => next_state(4)
    );
\next_state_inferred__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => state(3),
      I1 => state(2),
      I2 => state(0),
      I3 => state(1),
      O => next_state(3)
    );
\next_state_inferred__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => state(2),
      I1 => state(0),
      I2 => state(1),
      O => next_state(2)
    );
\next_state_inferred__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      O => next_state(1)
    );
\next_state_inferred__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state(4),
      I1 => state(0),
      O => next_state(0)
    );
\ns_state_inferred__0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ns_state_inferred__0_i_6_n_0\,
      I1 => \ns_state_inferred__0_i_1_0\,
      O => in0(4),
      S => \out\(4)
    );
\ns_state_inferred__0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAA04AAAEAA"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(0),
      I2 => start_i_2_n_0,
      I3 => \out\(1),
      I4 => rx_mbox_src_read,
      I5 => \state_reg[4]_0\,
      O => \ns_state_inferred__0_i_10_n_0\
    );
\ns_state_inferred__0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF12FF0040B7FF00"
    )
        port map (
      I0 => \out\(3),
      I1 => \state_reg[4]_0\,
      I2 => \out\(2),
      I3 => \out\(1),
      I4 => \out\(0),
      I5 => start_i_2_n_0,
      O => \ns_state_inferred__0_i_11_n_0\
    );
\ns_state_inferred__0_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4344CBCC"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(1),
      I2 => start_i_2_n_0,
      I3 => \out\(0),
      I4 => rx_mbox_src_read,
      O => \ns_state_inferred__0_i_12_n_0\
    );
\ns_state_inferred__0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E20000000000"
    )
        port map (
      I0 => \state_reg[4]_0\,
      I1 => \out\(1),
      I2 => start_i_2_n_0,
      I3 => \out\(0),
      I4 => \out\(2),
      I5 => \out\(3),
      O => \ns_state_inferred__0_i_13_n_0\
    );
\ns_state_inferred__0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF08000B30"
    )
        port map (
      I0 => \state_reg[4]_0\,
      I1 => \out\(0),
      I2 => \out\(3),
      I3 => \out\(2),
      I4 => start_i_2_n_0,
      I5 => \out\(4),
      O => \ns_state_inferred__0_i_14_n_0\
    );
\ns_state_inferred__0_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88800080"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(3),
      I2 => data12(0),
      I3 => \out\(0),
      I4 => start_i_2_n_0,
      O => \ns_state_inferred__0_i_15_n_0\
    );
\ns_state_inferred__0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC440044CCC000C0"
    )
        port map (
      I0 => \state_reg[4]_0\,
      I1 => \ns_state_inferred__0_i_5_0\,
      I2 => data12(0),
      I3 => \out\(0),
      I4 => start_i_2_n_0,
      I5 => \out\(1),
      O => \ns_state_inferred__0_i_16_n_0\
    );
\ns_state_inferred__0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"070700778F8F88FF"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(1),
      I2 => start_i_2_n_0,
      I3 => data12(0),
      I4 => \out\(0),
      I5 => \state_reg[0]_1\,
      O => \ns_state_inferred__0_i_17_n_0\
    );
\ns_state_inferred__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \out\(4),
      I1 => \ns_state_inferred__0_i_8_n_0\,
      O => in0(3)
    );
\ns_state_inferred__0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ns_state_inferred__0_i_9_n_0\,
      I1 => \ns_state_inferred__0_i_10_n_0\,
      O => in0(2),
      S => \out\(4)
    );
\ns_state_inferred__0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ns_state_inferred__0_i_11_n_0\,
      I1 => \ns_state_inferred__0_i_12_n_0\,
      O => in0(1),
      S => \out\(4)
    );
\ns_state_inferred__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFEFFFEFFFE"
    )
        port map (
      I0 => \ns_state_inferred__0_i_13_n_0\,
      I1 => \ns_state_inferred__0_i_14_n_0\,
      I2 => \ns_state_inferred__0_i_15_n_0\,
      I3 => \ns_state_inferred__0_i_16_n_0\,
      I4 => \out\(4),
      I5 => \ns_state_inferred__0_i_17_n_0\,
      O => in0(0)
    );
\ns_state_inferred__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \out\(3),
      I1 => \out\(1),
      I2 => start_i_2_n_0,
      I3 => \out\(0),
      I4 => \out\(2),
      O => \ns_state_inferred__0_i_6_n_0\
    );
\ns_state_inferred__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8CCCBCCCCCCCCCCC"
    )
        port map (
      I0 => start_i_2_n_0,
      I1 => \out\(3),
      I2 => \out\(2),
      I3 => \out\(0),
      I4 => \state_reg[4]_0\,
      I5 => \out\(1),
      O => \ns_state_inferred__0_i_8_n_0\
    );
\ns_state_inferred__0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0F04FF0F0F0F0F0"
    )
        port map (
      I0 => \out\(3),
      I1 => \state_reg[4]_0\,
      I2 => \out\(2),
      I3 => \out\(1),
      I4 => start_i_2_n_0,
      I5 => \out\(0),
      O => \ns_state_inferred__0_i_9_n_0\
    );
\q_del_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => state(0),
      D => \^d\(0),
      Q => \^d\(1),
      R => SR(0)
    );
\q_del_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => state(0),
      D => \^d\(1),
      Q => \^d\(2),
      R => SR(0)
    );
\q_del_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => state(0),
      D => \^d\(2),
      Q => \^d\(3),
      R => SR(0)
    );
\q_del_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => state(0),
      D => \^d\(3),
      Q => \^d\(4),
      R => SR(0)
    );
\q_del_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => state(0),
      D => \^d\(4),
      Q => \^d\(5),
      R => SR(0)
    );
\q_del_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => state(0),
      D => \^d\(5),
      Q => \^d\(6),
      R => SR(0)
    );
\q_del_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => state(0),
      D => \^d\(6),
      Q => \^d\(7),
      R => SR(0)
    );
q_vld_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => state(4),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      O => stp_a0
    );
q_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => stp_a0,
      Q => \^rxv\,
      R => SR(0)
    );
rx_mbox_src_write_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(2),
      I2 => \out\(4),
      I3 => rx_mbox_src_read,
      I4 => \^rxv\,
      O => ns_rxprocessed
    );
spi_c_ofd: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => next_state(0),
      Q => spi_c,
      R => SR(0)
    );
spi_d_ofd: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => ns_d_ofd,
      Q => spi_d,
      R => SR(0)
    );
spi_d_ofd_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202A202A2A2A2A2"
    )
        port map (
      I0 => next_state(4),
      I1 => spi_d_ofd_i_2_n_0,
      I2 => next_state(3),
      I3 => spi_d_ofd_i_3_n_0,
      I4 => spi_d_ofd_i_4_n_0,
      I5 => spi_d_ofd_i_5_n_0,
      O => ns_d_ofd
    );
spi_d_ofd_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA02AAAA80A8A"
    )
        port map (
      I0 => Q(3),
      I1 => \out\(4),
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => \out\(3),
      I5 => \out\(2),
      O => spi_d_ofd_i_10_n_0
    );
spi_d_ofd_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000010"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(4),
      I2 => \out\(2),
      I3 => \out\(3),
      I4 => \out\(1),
      O => spi_d_ofd_i_11_n_0
    );
spi_d_ofd_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E7"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(2),
      I2 => \out\(3),
      O => spi_d_ofd_i_12_n_0
    );
spi_d_ofd_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \out\(4),
      I1 => \out\(0),
      O => spi_d_ofd_i_13_n_0
    );
spi_d_ofd_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000110100000000"
    )
        port map (
      I0 => \out\(3),
      I1 => \out\(4),
      I2 => \out\(2),
      I3 => Q(2),
      I4 => \out\(1),
      I5 => \out\(0),
      O => spi_d_ofd_i_14_n_0
    );
spi_d_ofd_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"333333773FF37733"
    )
        port map (
      I0 => \out\(4),
      I1 => Q(2),
      I2 => \out\(1),
      I3 => \out\(2),
      I4 => \out\(0),
      I5 => \out\(3),
      O => spi_d_ofd_i_15_n_0
    );
spi_d_ofd_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000612FFFFFFFF"
    )
        port map (
      I0 => \out\(3),
      I1 => \out\(0),
      I2 => \out\(2),
      I3 => \out\(1),
      I4 => \out\(4),
      I5 => next_state(1),
      O => spi_d_ofd_i_16_n_0
    );
spi_d_ofd_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000483C"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \out\(2),
      I3 => \out\(4),
      I4 => \out\(3),
      O => spi_d_ofd_i_17_n_0
    );
spi_d_ofd_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00600020FFFFFFFF"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(2),
      I2 => \out\(0),
      I3 => \out\(3),
      I4 => \out\(4),
      I5 => Q(1),
      O => spi_d_ofd_i_18_n_0
    );
spi_d_ofd_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000013C"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(2),
      I2 => \out\(3),
      I3 => \out\(0),
      I4 => \out\(4),
      I5 => next_state(1),
      O => spi_d_ofd_i_19_n_0
    );
spi_d_ofd_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000044F444F4"
    )
        port map (
      I0 => spi_d_ofd_i_6_n_0,
      I1 => spi_d_ofd_i_7_n_0,
      I2 => next_state(1),
      I3 => spi_d_ofd_i_8_n_0,
      I4 => spi_d_ofd_i_9_n_0,
      I5 => next_state(2),
      O => spi_d_ofd_i_2_n_0
    );
spi_d_ofd_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \out\(3),
      I1 => \out\(2),
      I2 => \out\(0),
      I3 => \out\(4),
      O => spi_d_ofd_i_20_n_0
    );
spi_d_ofd_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0600033C"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(2),
      I2 => \out\(3),
      I3 => \out\(0),
      I4 => \out\(4),
      O => spi_d_ofd_i_21_n_0
    );
spi_d_ofd_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFEEEEEE"
    )
        port map (
      I0 => spi_d_ofd_i_10_n_0,
      I1 => next_state(1),
      I2 => \out\(0),
      I3 => \out\(4),
      I4 => Q(3),
      I5 => spi_d_ofd_i_11_n_0,
      O => spi_d_ofd_i_3_n_0
    );
spi_d_ofd_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFEAAAAAAAAAA"
    )
        port map (
      I0 => next_state(2),
      I1 => spi_d_ofd_i_12_n_0,
      I2 => spi_d_ofd_i_13_n_0,
      I3 => next_state(1),
      I4 => spi_d_ofd_i_14_n_0,
      I5 => spi_d_ofd_i_15_n_0,
      O => spi_d_ofd_i_4_n_0
    );
spi_d_ofd_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45FF45FFFFFF45FF"
    )
        port map (
      I0 => spi_d_ofd_i_16_n_0,
      I1 => spi_d_ofd_i_17_n_0,
      I2 => Q(0),
      I3 => next_state(2),
      I4 => spi_d_ofd_i_18_n_0,
      I5 => spi_d_ofd_i_19_n_0,
      O => spi_d_ofd_i_5_n_0
    );
spi_d_ofd_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00100104"
    )
        port map (
      I0 => \out\(4),
      I1 => \out\(3),
      I2 => \out\(0),
      I3 => \out\(2),
      I4 => \out\(1),
      I5 => next_state(1),
      O => spi_d_ofd_i_6_n_0
    );
spi_d_ofd_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1200033CFFFFFFFF"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(3),
      I2 => \out\(2),
      I3 => \out\(0),
      I4 => \out\(4),
      I5 => Q(7),
      O => spi_d_ofd_i_7_n_0
    );
spi_d_ofd_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8A80AAA28A88A"
    )
        port map (
      I0 => Q(6),
      I1 => \out\(4),
      I2 => \out\(0),
      I3 => \out\(3),
      I4 => \out\(2),
      I5 => \out\(1),
      O => spi_d_ofd_i_8_n_0
    );
spi_d_ofd_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EEE0E0E0EEEEEE"
    )
        port map (
      I0 => spi_d_ofd_i_20_n_0,
      I1 => \out\(1),
      I2 => spi_d_ofd_i_21_n_0,
      I3 => Q(4),
      I4 => next_state(1),
      I5 => Q(5),
      O => spi_d_ofd_i_9_n_0
    );
spi_q_ifd: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => icap_clk,
      CE => state(0),
      D => spi_q,
      Q => \^d\(0),
      R => SR(0)
    );
start_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00A228AA008228"
    )
        port map (
      I0 => start_i_2_n_0,
      I1 => \out\(2),
      I2 => \out\(3),
      I3 => \out\(0),
      I4 => \out\(4),
      I5 => \out\(1),
      O => ns_start
    );
start_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFFFF"
    )
        port map (
      I0 => state(3),
      I1 => state(1),
      I2 => state(2),
      I3 => state(0),
      I4 => state(4),
      O => start_i_2_n_0
    );
\state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \state[0]_i_2_n_0\,
      I1 => \state_reg[0]_0\(4),
      I2 => \state[0]_i_3_n_0\,
      I3 => \state_reg[0]_0\(3),
      I4 => \state[0]_i_4_n_0\,
      O => \state_reg[1]_0\(0)
    );
\state[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state(4),
      I1 => state(0),
      O => \next_state__0\(0)
    );
\state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F780F7F7808080"
    )
        port map (
      I0 => \state_reg[0]_0\(2),
      I1 => \state_reg[0]_0\(1),
      I2 => \state_reg[0]_1\,
      I3 => \state_reg[0]_0\(0),
      I4 => start_i_2_n_0,
      I5 => data12(0),
      O => \state[0]_i_2_n_0\
    );
\state[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFC88880300BBBB"
    )
        port map (
      I0 => data12(0),
      I1 => \state_reg[0]_0\(2),
      I2 => \state_reg[0]_0\(1),
      I3 => \state_reg[4]_0\,
      I4 => \state_reg[0]_0\(0),
      I5 => start_i_2_n_0,
      O => \state[0]_i_3_n_0\
    );
\state[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD8815BFDD8810BA"
    )
        port map (
      I0 => \state_reg[0]_0\(2),
      I1 => \state_reg[4]_0\,
      I2 => \state_reg[0]_0\(1),
      I3 => start_i_2_n_0,
      I4 => \state_reg[0]_0\(0),
      I5 => data12(0),
      O => \state[0]_i_4_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      O => \next_state__0\(1)
    );
\state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF12FF0040B7FF00"
    )
        port map (
      I0 => \state_reg[0]_0\(3),
      I1 => \state_reg[4]_0\,
      I2 => \state_reg[0]_0\(2),
      I3 => \state_reg[0]_0\(1),
      I4 => \state_reg[0]_0\(0),
      I5 => start_i_2_n_0,
      O => \state[1]_i_2_n_0\
    );
\state[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4C4C3B4C"
    )
        port map (
      I0 => \state_reg[0]_0\(2),
      I1 => \state_reg[0]_0\(1),
      I2 => rx_mbox_src_read,
      I3 => \state_reg[0]_0\(0),
      I4 => start_i_2_n_0,
      O => \state[1]_i_3_n_0\
    );
\state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0FFF01DF01DF0"
    )
        port map (
      I0 => \state_reg[2]_0\,
      I1 => \state_reg[0]_0\(3),
      I2 => \state[2]_i_3_n_0\,
      I3 => \state_reg[0]_0\(2),
      I4 => \state_reg[2]_1\,
      I5 => \state_reg[0]_0\(4),
      O => \state_reg[1]_0\(2)
    );
\state[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => state(2),
      I1 => state(0),
      I2 => state(1),
      O => \next_state__0\(2)
    );
\state[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \state_reg[0]_0\(1),
      I1 => \state_reg[0]_0\(0),
      I2 => start_i_2_n_0,
      O => \state[2]_i_3_n_0\
    );
\state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA20000000"
    )
        port map (
      I0 => \state[4]_i_3_n_0\,
      I1 => \state_reg[4]_0\,
      I2 => \state_reg[0]_0\(0),
      I3 => \state_reg[0]_0\(1),
      I4 => \state_reg[0]_0\(2),
      I5 => \state_reg[0]_0\(3),
      O => \state_reg[1]_0\(3)
    );
\state[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => state(3),
      I1 => state(1),
      I2 => state(0),
      I3 => state(2),
      O => \next_state__0\(3)
    );
\state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F7FFFFFF"
    )
        port map (
      I0 => \state_reg[0]_0\(1),
      I1 => rx_mbox_src_read,
      I2 => \state_reg[4]_0\,
      I3 => \state_reg[0]_0\(4),
      I4 => \state_reg[0]_0\(2),
      I5 => \state[4]_i_3_n_0\,
      O => \state_reg[1]_0\(4)
    );
\state[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFAAAAAAAA"
    )
        port map (
      I0 => start,
      I1 => state(3),
      I2 => state(1),
      I3 => state(0),
      I4 => state(2),
      I5 => state(4),
      O => \next_state__0\(4)
    );
\state[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555515555555"
    )
        port map (
      I0 => \state_reg[0]_0\(4),
      I1 => \state_reg[0]_0\(3),
      I2 => \state_reg[0]_0\(2),
      I3 => \state_reg[0]_0\(1),
      I4 => \state_reg[0]_0\(0),
      I5 => start_i_2_n_0,
      O => \state[4]_i_3_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => \next_state__0\(0),
      Q => state(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => \next_state__0\(1),
      Q => state(1),
      R => SR(0)
    );
\state_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \state[1]_i_2_n_0\,
      I1 => \state[1]_i_3_n_0\,
      O => \state_reg[1]_0\(1),
      S => \state_reg[0]_0\(4)
    );
\state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => \next_state__0\(2),
      Q => state(2),
      R => SR(0)
    );
\state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => \next_state__0\(3),
      Q => state(3),
      R => SR(0)
    );
\state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => \next_state__0\(4),
      Q => state(4),
      R => SR(0)
    );
tx_mbox_dst_read_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000CEE2"
    )
        port map (
      I0 => \out\(4),
      I1 => \out\(3),
      I2 => \out\(2),
      I3 => \out\(1),
      I4 => \out\(0),
      I5 => tx_mbox_dst_read_i_2_n_0,
      O => ns_txprocessed
    );
tx_mbox_dst_read_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5755555554555555"
    )
        port map (
      I0 => data12(0),
      I1 => \out\(2),
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => \out\(3),
      I5 => start_i_2_n_0,
      O => tx_mbox_dst_read_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity semicap_semicap_axi_v1_0_S00_AXI is
  port (
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    oMinVoterRegClearStrobe : out STD_LOGIC;
    oMonitorRegByte : out STD_LOGIC_VECTOR ( 7 downto 0 );
    oMonitorRegPutByte : out STD_LOGIC;
    oMonitorRegWriteStrobe : out STD_LOGIC;
    oResetsReg : out STD_LOGIC_VECTOR ( 2 downto 0 );
    oConfigRegIrqMask : out STD_LOGIC_VECTOR ( 2 downto 0 );
    oConfigRegSemEn : out STD_LOGIC;
    oTblAddReg : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_ARREADY : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    oMonitorRegGetByte : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    iMinVoterRegTmrStat : in STD_LOGIC_VECTOR ( 2 downto 0 );
    iStatusRegState : in STD_LOGIC_VECTOR ( 3 downto 0 );
    iMonitorRegByte : in STD_LOGIC_VECTOR ( 7 downto 0 );
    iConfigRegIrqMask : in STD_LOGIC_VECTOR ( 2 downto 0 );
    iTblAddReg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    iDevInfoId : in STD_LOGIC_VECTOR ( 7 downto 0 );
    iMinVoterRegCmpStat : in STD_LOGIC;
    iStatusRegFifoCmdFull : in STD_LOGIC;
    iDevInfoVersionMinor : in STD_LOGIC_VECTOR ( 7 downto 0 );
    iStatusRegFifoStatFull : in STD_LOGIC;
    iStatusRegMonEmpty : in STD_LOGIC;
    iDevInfoVersionMajor : in STD_LOGIC_VECTOR ( 7 downto 0 );
    iConfigRegSemEn : in STD_LOGIC;
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of semicap_semicap_axi_v1_0_S00_AXI : entity is "semicap_axi_v1_0_S00_AXI";
end semicap_semicap_axi_v1_0_S00_AXI;

architecture STRUCTURE of semicap_semicap_axi_v1_0_S00_AXI is
  signal \ConfigReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \ConfigReg[31]_i_1_n_0\ : STD_LOGIC;
  signal \ConfigReg[31]_i_2_n_0\ : STD_LOGIC;
  signal \ConfigReg[8]_i_1_n_0\ : STD_LOGIC;
  signal DebugReg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \DebugReg[15]_i_1_n_0\ : STD_LOGIC;
  signal \DebugReg[23]_i_1_n_0\ : STD_LOGIC;
  signal \DebugReg[31]_i_1_n_0\ : STD_LOGIC;
  signal \DebugReg[7]_i_1_n_0\ : STD_LOGIC;
  signal \MonitorReg[8]_i_2_n_0\ : STD_LOGIC;
  signal \MonitorReg[8]_i_4_n_0\ : STD_LOGIC;
  signal \RpResetReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \^s_axi_arready\ : STD_LOGIC;
  signal \^s_axi_awready\ : STD_LOGIC;
  signal \^s_axi_wready\ : STD_LOGIC;
  signal \SemTblAddrReg[15]_i_1_n_0\ : STD_LOGIC;
  signal \SemTblAddrReg[23]_i_1_n_0\ : STD_LOGIC;
  signal \SemTblAddrReg[31]_i_1_n_0\ : STD_LOGIC;
  signal \SemTblAddrReg[7]_i_1_n_0\ : STD_LOGIC;
  signal aw_en_i_1_n_0 : STD_LOGIC;
  signal aw_en_reg_n_0 : STD_LOGIC;
  signal axi_arready0 : STD_LOGIC;
  signal axi_awready0 : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal \axi_rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_2_n_0\ : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal axi_wready0 : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \^oconfigregsemen\ : STD_LOGIC;
  signal oMinVoterRegClearStrobe_i_1_n_0 : STD_LOGIC;
  signal oMinVoterRegClearStrobe_i_2_n_0 : STD_LOGIC;
  signal oMinVoterRegClearStrobe_i_3_n_0 : STD_LOGIC;
  signal \^omonitorregputbyte\ : STD_LOGIC;
  signal oMonitorRegWriteStrobe_i_1_n_0 : STD_LOGIC;
  signal \^oresetsreg\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 7 to 7 );
  signal reg_data_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s00_axi_bvalid\ : STD_LOGIC;
  signal \^s00_axi_rvalid\ : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal slv_reg_rden : STD_LOGIC;
  signal \slv_reg_wren__2\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ConfigReg[31]_i_2\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \MonitorReg[8]_i_3\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of axi_wready_i_1 : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of oMinVoterRegClearStrobe_i_3 : label is "soft_lutpair250";
begin
  S_AXI_ARREADY <= \^s_axi_arready\;
  S_AXI_AWREADY <= \^s_axi_awready\;
  S_AXI_WREADY <= \^s_axi_wready\;
  oConfigRegSemEn <= \^oconfigregsemen\;
  oMonitorRegPutByte <= \^omonitorregputbyte\;
  oResetsReg(2 downto 0) <= \^oresetsreg\(2 downto 0);
  s00_axi_bvalid <= \^s00_axi_bvalid\;
  s00_axi_rvalid <= \^s00_axi_rvalid\;
\ConfigReg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in_0(1),
      I2 => p_0_in_0(0),
      I3 => p_0_in_0(2),
      I4 => s00_axi_wstrb(0),
      O => \ConfigReg[2]_i_1_n_0\
    );
\ConfigReg[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => s00_axi_wdata(31),
      I1 => \slv_reg_wren__2\,
      I2 => \ConfigReg[31]_i_2_n_0\,
      I3 => p_0_in_0(2),
      I4 => s00_axi_wstrb(3),
      I5 => \^oconfigregsemen\,
      O => \ConfigReg[31]_i_1_n_0\
    );
\ConfigReg[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => p_0_in_0(0),
      O => \ConfigReg[31]_i_2_n_0\
    );
\ConfigReg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => s00_axi_wdata(8),
      I1 => \slv_reg_wren__2\,
      I2 => \ConfigReg[31]_i_2_n_0\,
      I3 => p_0_in_0(2),
      I4 => s00_axi_wstrb(1),
      I5 => data1(8),
      O => \ConfigReg[8]_i_1_n_0\
    );
\ConfigReg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ConfigReg[2]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => oConfigRegIrqMask(0),
      R => p_0_in
    );
\ConfigReg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ConfigReg[2]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => oConfigRegIrqMask(1),
      R => p_0_in
    );
\ConfigReg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ConfigReg[2]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => oConfigRegIrqMask(2),
      R => p_0_in
    );
\ConfigReg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \ConfigReg[31]_i_1_n_0\,
      Q => \^oconfigregsemen\,
      R => p_0_in
    );
\ConfigReg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \ConfigReg[8]_i_1_n_0\,
      Q => data1(8),
      R => p_0_in
    );
\DebugReg[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in_0(1),
      I2 => p_0_in_0(0),
      I3 => p_0_in_0(2),
      I4 => s00_axi_wstrb(1),
      O => \DebugReg[15]_i_1_n_0\
    );
\DebugReg[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in_0(1),
      I2 => p_0_in_0(0),
      I3 => p_0_in_0(2),
      I4 => s00_axi_wstrb(2),
      O => \DebugReg[23]_i_1_n_0\
    );
\DebugReg[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in_0(1),
      I2 => p_0_in_0(0),
      I3 => p_0_in_0(2),
      I4 => s00_axi_wstrb(3),
      O => \DebugReg[31]_i_1_n_0\
    );
\DebugReg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in_0(1),
      I2 => p_0_in_0(0),
      I3 => p_0_in_0(2),
      I4 => s00_axi_wstrb(0),
      O => \DebugReg[7]_i_1_n_0\
    );
\DebugReg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \DebugReg[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => DebugReg(0),
      R => p_0_in
    );
\DebugReg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \DebugReg[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => DebugReg(10),
      R => p_0_in
    );
\DebugReg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \DebugReg[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => DebugReg(11),
      R => p_0_in
    );
\DebugReg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \DebugReg[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => DebugReg(12),
      R => p_0_in
    );
\DebugReg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \DebugReg[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => DebugReg(13),
      R => p_0_in
    );
\DebugReg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \DebugReg[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => DebugReg(14),
      R => p_0_in
    );
\DebugReg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \DebugReg[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => DebugReg(15),
      R => p_0_in
    );
\DebugReg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \DebugReg[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => DebugReg(16),
      R => p_0_in
    );
\DebugReg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \DebugReg[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => DebugReg(17),
      R => p_0_in
    );
\DebugReg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \DebugReg[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => DebugReg(18),
      R => p_0_in
    );
\DebugReg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \DebugReg[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => DebugReg(19),
      R => p_0_in
    );
\DebugReg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \DebugReg[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => DebugReg(1),
      R => p_0_in
    );
\DebugReg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \DebugReg[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => DebugReg(20),
      R => p_0_in
    );
\DebugReg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \DebugReg[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => DebugReg(21),
      R => p_0_in
    );
\DebugReg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \DebugReg[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => DebugReg(22),
      R => p_0_in
    );
\DebugReg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \DebugReg[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => DebugReg(23),
      R => p_0_in
    );
\DebugReg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \DebugReg[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => DebugReg(24),
      R => p_0_in
    );
\DebugReg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \DebugReg[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => DebugReg(25),
      R => p_0_in
    );
\DebugReg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \DebugReg[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => DebugReg(26),
      R => p_0_in
    );
\DebugReg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \DebugReg[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => DebugReg(27),
      R => p_0_in
    );
\DebugReg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \DebugReg[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => DebugReg(28),
      R => p_0_in
    );
\DebugReg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \DebugReg[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => DebugReg(29),
      R => p_0_in
    );
\DebugReg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \DebugReg[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => DebugReg(2),
      R => p_0_in
    );
\DebugReg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \DebugReg[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => DebugReg(30),
      R => p_0_in
    );
\DebugReg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \DebugReg[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => DebugReg(31),
      R => p_0_in
    );
\DebugReg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \DebugReg[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => DebugReg(3),
      R => p_0_in
    );
\DebugReg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \DebugReg[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => DebugReg(4),
      R => p_0_in
    );
\DebugReg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \DebugReg[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => DebugReg(5),
      R => p_0_in
    );
\DebugReg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \DebugReg[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => DebugReg(6),
      R => p_0_in
    );
\DebugReg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \DebugReg[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => DebugReg(7),
      R => p_0_in
    );
\DebugReg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \DebugReg[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => DebugReg(8),
      R => p_0_in
    );
\DebugReg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \DebugReg[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => DebugReg(9),
      R => p_0_in
    );
\MonitorReg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in_0(2),
      I2 => p_0_in_0(1),
      I3 => s00_axi_wstrb(0),
      I4 => p_0_in_0(0),
      O => p_1_in(7)
    );
\MonitorReg[8]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s00_axi_aresetn,
      O => p_0_in
    );
\MonitorReg[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => s00_axi_wdata(8),
      I1 => \slv_reg_wren__2\,
      I2 => \MonitorReg[8]_i_4_n_0\,
      I3 => s00_axi_wstrb(1),
      I4 => p_0_in_0(0),
      I5 => \^omonitorregputbyte\,
      O => \MonitorReg[8]_i_2_n_0\
    );
\MonitorReg[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => \^s_axi_awready\,
      I2 => \^s_axi_wready\,
      I3 => s00_axi_wvalid,
      O => \slv_reg_wren__2\
    );
\MonitorReg[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in_0(2),
      I1 => p_0_in_0(1),
      O => \MonitorReg[8]_i_4_n_0\
    );
\MonitorReg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(0),
      Q => oMonitorRegByte(0),
      R => p_0_in
    );
\MonitorReg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(1),
      Q => oMonitorRegByte(1),
      R => p_0_in
    );
\MonitorReg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(2),
      Q => oMonitorRegByte(2),
      R => p_0_in
    );
\MonitorReg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(3),
      Q => oMonitorRegByte(3),
      R => p_0_in
    );
\MonitorReg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(4),
      Q => oMonitorRegByte(4),
      R => p_0_in
    );
\MonitorReg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(5),
      Q => oMonitorRegByte(5),
      R => p_0_in
    );
\MonitorReg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(6),
      Q => oMonitorRegByte(6),
      R => p_0_in
    );
\MonitorReg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(7),
      Q => oMonitorRegByte(7),
      R => p_0_in
    );
\MonitorReg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \MonitorReg[8]_i_2_n_0\,
      Q => \^omonitorregputbyte\,
      R => p_0_in
    );
\RpResetReg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in_0(1),
      I2 => s00_axi_wstrb(0),
      I3 => p_0_in_0(0),
      I4 => p_0_in_0(2),
      O => \RpResetReg[2]_i_1_n_0\
    );
\RpResetReg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \RpResetReg[2]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \^oresetsreg\(0),
      R => p_0_in
    );
\RpResetReg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \RpResetReg[2]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \^oresetsreg\(1),
      R => p_0_in
    );
\RpResetReg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \RpResetReg[2]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \^oresetsreg\(2),
      R => p_0_in
    );
\SemTblAddrReg[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in_0(0),
      I2 => p_0_in_0(1),
      I3 => s00_axi_wstrb(1),
      I4 => p_0_in_0(2),
      O => \SemTblAddrReg[15]_i_1_n_0\
    );
\SemTblAddrReg[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in_0(0),
      I2 => p_0_in_0(1),
      I3 => s00_axi_wstrb(2),
      I4 => p_0_in_0(2),
      O => \SemTblAddrReg[23]_i_1_n_0\
    );
\SemTblAddrReg[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in_0(0),
      I2 => p_0_in_0(1),
      I3 => s00_axi_wstrb(3),
      I4 => p_0_in_0(2),
      O => \SemTblAddrReg[31]_i_1_n_0\
    );
\SemTblAddrReg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in_0(0),
      I2 => p_0_in_0(1),
      I3 => s00_axi_wstrb(0),
      I4 => p_0_in_0(2),
      O => \SemTblAddrReg[7]_i_1_n_0\
    );
\SemTblAddrReg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \SemTblAddrReg[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => oTblAddReg(0),
      R => p_0_in
    );
\SemTblAddrReg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \SemTblAddrReg[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => oTblAddReg(10),
      R => p_0_in
    );
\SemTblAddrReg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \SemTblAddrReg[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => oTblAddReg(11),
      R => p_0_in
    );
\SemTblAddrReg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \SemTblAddrReg[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => oTblAddReg(12),
      R => p_0_in
    );
\SemTblAddrReg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \SemTblAddrReg[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => oTblAddReg(13),
      R => p_0_in
    );
\SemTblAddrReg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \SemTblAddrReg[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => oTblAddReg(14),
      R => p_0_in
    );
\SemTblAddrReg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \SemTblAddrReg[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => oTblAddReg(15),
      R => p_0_in
    );
\SemTblAddrReg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \SemTblAddrReg[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => oTblAddReg(16),
      R => p_0_in
    );
\SemTblAddrReg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \SemTblAddrReg[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => oTblAddReg(17),
      R => p_0_in
    );
\SemTblAddrReg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \SemTblAddrReg[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => oTblAddReg(18),
      R => p_0_in
    );
\SemTblAddrReg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \SemTblAddrReg[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => oTblAddReg(19),
      R => p_0_in
    );
\SemTblAddrReg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \SemTblAddrReg[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => oTblAddReg(1),
      R => p_0_in
    );
\SemTblAddrReg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \SemTblAddrReg[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => oTblAddReg(20),
      R => p_0_in
    );
\SemTblAddrReg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \SemTblAddrReg[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => oTblAddReg(21),
      R => p_0_in
    );
\SemTblAddrReg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \SemTblAddrReg[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => oTblAddReg(22),
      R => p_0_in
    );
\SemTblAddrReg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \SemTblAddrReg[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => oTblAddReg(23),
      R => p_0_in
    );
\SemTblAddrReg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \SemTblAddrReg[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => oTblAddReg(24),
      R => p_0_in
    );
\SemTblAddrReg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \SemTblAddrReg[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => oTblAddReg(25),
      R => p_0_in
    );
\SemTblAddrReg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \SemTblAddrReg[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => oTblAddReg(26),
      R => p_0_in
    );
\SemTblAddrReg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \SemTblAddrReg[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => oTblAddReg(27),
      R => p_0_in
    );
\SemTblAddrReg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \SemTblAddrReg[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => oTblAddReg(28),
      R => p_0_in
    );
\SemTblAddrReg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \SemTblAddrReg[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => oTblAddReg(29),
      R => p_0_in
    );
\SemTblAddrReg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \SemTblAddrReg[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => oTblAddReg(2),
      R => p_0_in
    );
\SemTblAddrReg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \SemTblAddrReg[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => oTblAddReg(30),
      R => p_0_in
    );
\SemTblAddrReg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \SemTblAddrReg[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => oTblAddReg(31),
      R => p_0_in
    );
\SemTblAddrReg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \SemTblAddrReg[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => oTblAddReg(3),
      R => p_0_in
    );
\SemTblAddrReg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \SemTblAddrReg[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => oTblAddReg(4),
      R => p_0_in
    );
\SemTblAddrReg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \SemTblAddrReg[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => oTblAddReg(5),
      R => p_0_in
    );
\SemTblAddrReg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \SemTblAddrReg[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => oTblAddReg(6),
      R => p_0_in
    );
\SemTblAddrReg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \SemTblAddrReg[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => oTblAddReg(7),
      R => p_0_in
    );
\SemTblAddrReg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \SemTblAddrReg[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => oTblAddReg(8),
      R => p_0_in
    );
\SemTblAddrReg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \SemTblAddrReg[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => oTblAddReg(9),
      R => p_0_in
    );
aw_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBF00BF00BF00"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => s00_axi_awvalid,
      I2 => s00_axi_wvalid,
      I3 => aw_en_reg_n_0,
      I4 => s00_axi_bready,
      I5 => \^s00_axi_bvalid\,
      O => aw_en_i_1_n_0
    );
aw_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => aw_en_i_1_n_0,
      Q => aw_en_reg_n_0,
      S => p_0_in
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(0),
      Q => sel0(0),
      S => p_0_in
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(1),
      Q => sel0(1),
      S => p_0_in
    );
\axi_araddr_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(2),
      Q => sel0(2),
      S => p_0_in
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s_axi_arready\,
      O => axi_arready0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_arready0,
      Q => \^s_axi_arready\,
      R => p_0_in
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(0),
      Q => p_0_in_0(0),
      R => p_0_in
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(1),
      Q => p_0_in_0(1),
      R => p_0_in
    );
\axi_awaddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(2),
      Q => p_0_in_0(2),
      R => p_0_in
    );
axi_awready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => aw_en_reg_n_0,
      I1 => s00_axi_wvalid,
      I2 => s00_axi_awvalid,
      I3 => \^s_axi_awready\,
      O => axi_awready0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_awready0,
      Q => \^s_axi_awready\,
      R => p_0_in
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => \^s_axi_awready\,
      I2 => \^s_axi_wready\,
      I3 => s00_axi_wvalid,
      I4 => s00_axi_bready,
      I5 => \^s00_axi_bvalid\,
      O => axi_bvalid_i_1_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_bvalid_i_1_n_0,
      Q => \^s00_axi_bvalid\,
      R => p_0_in
    );
\axi_rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => iMinVoterRegTmrStat(0),
      I1 => iStatusRegState(0),
      I2 => sel0(1),
      I3 => iMonitorRegByte(0),
      I4 => sel0(0),
      I5 => iConfigRegIrqMask(0),
      O => \axi_rdata[0]_i_2_n_0\
    );
\axi_rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DebugReg(0),
      I1 => iTblAddReg(0),
      I2 => sel0(1),
      I3 => \^oresetsreg\(0),
      I4 => sel0(0),
      I5 => iDevInfoId(0),
      O => \axi_rdata[0]_i_3_n_0\
    );
\axi_rdata[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88B88888"
    )
        port map (
      I0 => \axi_rdata[10]_i_2_n_0\,
      I1 => sel0(2),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => iStatusRegMonEmpty,
      O => reg_data_out(10)
    );
\axi_rdata[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => DebugReg(10),
      I1 => iTblAddReg(10),
      I2 => sel0(1),
      I3 => iDevInfoVersionMinor(2),
      I4 => sel0(0),
      O => \axi_rdata[10]_i_2_n_0\
    );
\axi_rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA20882022200020"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(0),
      I2 => iDevInfoVersionMinor(3),
      I3 => sel0(1),
      I4 => iTblAddReg(11),
      I5 => DebugReg(11),
      O => reg_data_out(11)
    );
\axi_rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA20882022200020"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(0),
      I2 => iDevInfoVersionMinor(4),
      I3 => sel0(1),
      I4 => iTblAddReg(12),
      I5 => DebugReg(12),
      O => reg_data_out(12)
    );
\axi_rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA20882022200020"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(0),
      I2 => iDevInfoVersionMinor(5),
      I3 => sel0(1),
      I4 => iTblAddReg(13),
      I5 => DebugReg(13),
      O => reg_data_out(13)
    );
\axi_rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA20882022200020"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(0),
      I2 => iDevInfoVersionMinor(6),
      I3 => sel0(1),
      I4 => iTblAddReg(14),
      I5 => DebugReg(14),
      O => reg_data_out(14)
    );
\axi_rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA20882022200020"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(0),
      I2 => iDevInfoVersionMinor(7),
      I3 => sel0(1),
      I4 => iTblAddReg(15),
      I5 => DebugReg(15),
      O => reg_data_out(15)
    );
\axi_rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA20882022200020"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(0),
      I2 => iDevInfoVersionMajor(0),
      I3 => sel0(1),
      I4 => iTblAddReg(16),
      I5 => DebugReg(16),
      O => reg_data_out(16)
    );
\axi_rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA20882022200020"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(0),
      I2 => iDevInfoVersionMajor(1),
      I3 => sel0(1),
      I4 => iTblAddReg(17),
      I5 => DebugReg(17),
      O => reg_data_out(17)
    );
\axi_rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA20882022200020"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(0),
      I2 => iDevInfoVersionMajor(2),
      I3 => sel0(1),
      I4 => iTblAddReg(18),
      I5 => DebugReg(18),
      O => reg_data_out(18)
    );
\axi_rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA20882022200020"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(0),
      I2 => iDevInfoVersionMajor(3),
      I3 => sel0(1),
      I4 => iTblAddReg(19),
      I5 => DebugReg(19),
      O => reg_data_out(19)
    );
\axi_rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => iMinVoterRegTmrStat(1),
      I1 => iStatusRegState(1),
      I2 => sel0(1),
      I3 => iMonitorRegByte(1),
      I4 => sel0(0),
      I5 => iConfigRegIrqMask(1),
      O => \axi_rdata[1]_i_2_n_0\
    );
\axi_rdata[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DebugReg(1),
      I1 => iTblAddReg(1),
      I2 => sel0(1),
      I3 => \^oresetsreg\(1),
      I4 => sel0(0),
      I5 => iDevInfoId(1),
      O => \axi_rdata[1]_i_3_n_0\
    );
\axi_rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA20882022200020"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(0),
      I2 => iDevInfoVersionMajor(4),
      I3 => sel0(1),
      I4 => iTblAddReg(20),
      I5 => DebugReg(20),
      O => reg_data_out(20)
    );
\axi_rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA20882022200020"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(0),
      I2 => iDevInfoVersionMajor(5),
      I3 => sel0(1),
      I4 => iTblAddReg(21),
      I5 => DebugReg(21),
      O => reg_data_out(21)
    );
\axi_rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA20882022200020"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(0),
      I2 => iDevInfoVersionMajor(6),
      I3 => sel0(1),
      I4 => iTblAddReg(22),
      I5 => DebugReg(22),
      O => reg_data_out(22)
    );
\axi_rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA20882022200020"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(0),
      I2 => iDevInfoVersionMajor(7),
      I3 => sel0(1),
      I4 => iTblAddReg(23),
      I5 => DebugReg(23),
      O => reg_data_out(23)
    );
\axi_rdata[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A800000"
    )
        port map (
      I0 => sel0(2),
      I1 => DebugReg(24),
      I2 => sel0(0),
      I3 => iTblAddReg(24),
      I4 => sel0(1),
      O => reg_data_out(24)
    );
\axi_rdata[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A800000"
    )
        port map (
      I0 => sel0(2),
      I1 => DebugReg(25),
      I2 => sel0(0),
      I3 => iTblAddReg(25),
      I4 => sel0(1),
      O => reg_data_out(25)
    );
\axi_rdata[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A800000"
    )
        port map (
      I0 => sel0(2),
      I1 => DebugReg(26),
      I2 => sel0(0),
      I3 => iTblAddReg(26),
      I4 => sel0(1),
      O => reg_data_out(26)
    );
\axi_rdata[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A800000"
    )
        port map (
      I0 => sel0(2),
      I1 => DebugReg(27),
      I2 => sel0(0),
      I3 => iTblAddReg(27),
      I4 => sel0(1),
      O => reg_data_out(27)
    );
\axi_rdata[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A800000"
    )
        port map (
      I0 => sel0(2),
      I1 => DebugReg(28),
      I2 => sel0(0),
      I3 => iTblAddReg(28),
      I4 => sel0(1),
      O => reg_data_out(28)
    );
\axi_rdata[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A800000"
    )
        port map (
      I0 => sel0(2),
      I1 => DebugReg(29),
      I2 => sel0(0),
      I3 => iTblAddReg(29),
      I4 => sel0(1),
      O => reg_data_out(29)
    );
\axi_rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => iMinVoterRegTmrStat(2),
      I1 => iStatusRegState(2),
      I2 => sel0(1),
      I3 => iMonitorRegByte(2),
      I4 => sel0(0),
      I5 => iConfigRegIrqMask(2),
      O => \axi_rdata[2]_i_2_n_0\
    );
\axi_rdata[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DebugReg(2),
      I1 => iTblAddReg(2),
      I2 => sel0(1),
      I3 => \^oresetsreg\(2),
      I4 => sel0(0),
      I5 => iDevInfoId(2),
      O => \axi_rdata[2]_i_3_n_0\
    );
\axi_rdata[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A800000"
    )
        port map (
      I0 => sel0(2),
      I1 => DebugReg(30),
      I2 => sel0(0),
      I3 => iTblAddReg(30),
      I4 => sel0(1),
      O => reg_data_out(30)
    );
\axi_rdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^s_axi_arready\,
      I1 => s00_axi_arvalid,
      I2 => \^s00_axi_rvalid\,
      O => slv_reg_rden
    );
\axi_rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0A0000F0000"
    )
        port map (
      I0 => iTblAddReg(31),
      I1 => DebugReg(31),
      I2 => sel0(2),
      I3 => sel0(0),
      I4 => iConfigRegSemEn,
      I5 => sel0(1),
      O => reg_data_out(31)
    );
\axi_rdata[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => iMinVoterRegCmpStat,
      I1 => iStatusRegState(3),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => iMonitorRegByte(3),
      O => \axi_rdata[3]_i_2_n_0\
    );
\axi_rdata[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => DebugReg(3),
      I1 => iTblAddReg(3),
      I2 => sel0(1),
      I3 => iDevInfoId(3),
      I4 => sel0(0),
      O => \axi_rdata[3]_i_3_n_0\
    );
\axi_rdata[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888B888"
    )
        port map (
      I0 => \axi_rdata[4]_i_2_n_0\,
      I1 => sel0(2),
      I2 => iMonitorRegByte(4),
      I3 => sel0(0),
      I4 => sel0(1),
      O => reg_data_out(4)
    );
\axi_rdata[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => DebugReg(4),
      I1 => iTblAddReg(4),
      I2 => sel0(1),
      I3 => iDevInfoId(4),
      I4 => sel0(0),
      O => \axi_rdata[4]_i_2_n_0\
    );
\axi_rdata[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888B888"
    )
        port map (
      I0 => \axi_rdata[5]_i_2_n_0\,
      I1 => sel0(2),
      I2 => iMonitorRegByte(5),
      I3 => sel0(0),
      I4 => sel0(1),
      O => reg_data_out(5)
    );
\axi_rdata[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => DebugReg(5),
      I1 => iTblAddReg(5),
      I2 => sel0(1),
      I3 => iDevInfoId(5),
      I4 => sel0(0),
      O => \axi_rdata[5]_i_2_n_0\
    );
\axi_rdata[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888B888"
    )
        port map (
      I0 => \axi_rdata[6]_i_2_n_0\,
      I1 => sel0(2),
      I2 => iMonitorRegByte(6),
      I3 => sel0(0),
      I4 => sel0(1),
      O => reg_data_out(6)
    );
\axi_rdata[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => DebugReg(6),
      I1 => iTblAddReg(6),
      I2 => sel0(1),
      I3 => iDevInfoId(6),
      I4 => sel0(0),
      O => \axi_rdata[6]_i_2_n_0\
    );
\axi_rdata[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888B888"
    )
        port map (
      I0 => \axi_rdata[7]_i_2_n_0\,
      I1 => sel0(2),
      I2 => iMonitorRegByte(7),
      I3 => sel0(0),
      I4 => sel0(1),
      O => reg_data_out(7)
    );
\axi_rdata[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => DebugReg(7),
      I1 => iTblAddReg(7),
      I2 => sel0(1),
      I3 => iDevInfoId(7),
      I4 => sel0(0),
      O => \axi_rdata[7]_i_2_n_0\
    );
\axi_rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BBB8888888B888"
    )
        port map (
      I0 => \axi_rdata[8]_i_2_n_0\,
      I1 => sel0(2),
      I2 => iStatusRegFifoCmdFull,
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => data1(8),
      O => reg_data_out(8)
    );
\axi_rdata[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => DebugReg(8),
      I1 => iTblAddReg(8),
      I2 => sel0(1),
      I3 => iDevInfoVersionMinor(0),
      I4 => sel0(0),
      O => \axi_rdata[8]_i_2_n_0\
    );
\axi_rdata[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88B88888"
    )
        port map (
      I0 => \axi_rdata[9]_i_2_n_0\,
      I1 => sel0(2),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => iStatusRegFifoStatFull,
      O => reg_data_out(9)
    );
\axi_rdata[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => DebugReg(9),
      I1 => iTblAddReg(9),
      I2 => sel0(1),
      I3 => iDevInfoVersionMinor(1),
      I4 => sel0(0),
      O => \axi_rdata[9]_i_2_n_0\
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(0),
      Q => s00_axi_rdata(0),
      R => p_0_in
    );
\axi_rdata_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[0]_i_2_n_0\,
      I1 => \axi_rdata[0]_i_3_n_0\,
      O => reg_data_out(0),
      S => sel0(2)
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(10),
      Q => s00_axi_rdata(10),
      R => p_0_in
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(11),
      Q => s00_axi_rdata(11),
      R => p_0_in
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(12),
      Q => s00_axi_rdata(12),
      R => p_0_in
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(13),
      Q => s00_axi_rdata(13),
      R => p_0_in
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(14),
      Q => s00_axi_rdata(14),
      R => p_0_in
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(15),
      Q => s00_axi_rdata(15),
      R => p_0_in
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(16),
      Q => s00_axi_rdata(16),
      R => p_0_in
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(17),
      Q => s00_axi_rdata(17),
      R => p_0_in
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(18),
      Q => s00_axi_rdata(18),
      R => p_0_in
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(19),
      Q => s00_axi_rdata(19),
      R => p_0_in
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(1),
      Q => s00_axi_rdata(1),
      R => p_0_in
    );
\axi_rdata_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[1]_i_2_n_0\,
      I1 => \axi_rdata[1]_i_3_n_0\,
      O => reg_data_out(1),
      S => sel0(2)
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(20),
      Q => s00_axi_rdata(20),
      R => p_0_in
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(21),
      Q => s00_axi_rdata(21),
      R => p_0_in
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(22),
      Q => s00_axi_rdata(22),
      R => p_0_in
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(23),
      Q => s00_axi_rdata(23),
      R => p_0_in
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(24),
      Q => s00_axi_rdata(24),
      R => p_0_in
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(25),
      Q => s00_axi_rdata(25),
      R => p_0_in
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(26),
      Q => s00_axi_rdata(26),
      R => p_0_in
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(27),
      Q => s00_axi_rdata(27),
      R => p_0_in
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(28),
      Q => s00_axi_rdata(28),
      R => p_0_in
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(29),
      Q => s00_axi_rdata(29),
      R => p_0_in
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(2),
      Q => s00_axi_rdata(2),
      R => p_0_in
    );
\axi_rdata_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[2]_i_2_n_0\,
      I1 => \axi_rdata[2]_i_3_n_0\,
      O => reg_data_out(2),
      S => sel0(2)
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(30),
      Q => s00_axi_rdata(30),
      R => p_0_in
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(31),
      Q => s00_axi_rdata(31),
      R => p_0_in
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(3),
      Q => s00_axi_rdata(3),
      R => p_0_in
    );
\axi_rdata_reg[3]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[3]_i_2_n_0\,
      I1 => \axi_rdata[3]_i_3_n_0\,
      O => reg_data_out(3),
      S => sel0(2)
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(4),
      Q => s00_axi_rdata(4),
      R => p_0_in
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(5),
      Q => s00_axi_rdata(5),
      R => p_0_in
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(6),
      Q => s00_axi_rdata(6),
      R => p_0_in
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(7),
      Q => s00_axi_rdata(7),
      R => p_0_in
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(8),
      Q => s00_axi_rdata(8),
      R => p_0_in
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(9),
      Q => s00_axi_rdata(9),
      R => p_0_in
    );
axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s_axi_arready\,
      I2 => \^s00_axi_rvalid\,
      I3 => s00_axi_rready,
      O => axi_rvalid_i_1_n_0
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_rvalid_i_1_n_0,
      Q => \^s00_axi_rvalid\,
      R => p_0_in
    );
axi_wready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => aw_en_reg_n_0,
      I1 => s00_axi_wvalid,
      I2 => s00_axi_awvalid,
      I3 => \^s_axi_wready\,
      O => axi_wready0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_wready0,
      Q => \^s_axi_wready\,
      R => p_0_in
    );
oMinVoterRegClearStrobe_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => s00_axi_wvalid,
      I2 => \^s_axi_wready\,
      I3 => \^s_axi_awready\,
      I4 => s00_axi_awvalid,
      O => oMinVoterRegClearStrobe_i_1_n_0
    );
oMinVoterRegClearStrobe_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFFE"
    )
        port map (
      I0 => s00_axi_wstrb(3),
      I1 => s00_axi_wstrb(1),
      I2 => s00_axi_wstrb(0),
      I3 => s00_axi_wstrb(2),
      I4 => p_0_in_0(2),
      I5 => oMinVoterRegClearStrobe_i_3_n_0,
      O => oMinVoterRegClearStrobe_i_2_n_0
    );
oMinVoterRegClearStrobe_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => p_0_in_0(0),
      O => oMinVoterRegClearStrobe_i_3_n_0
    );
oMinVoterRegClearStrobe_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => oMinVoterRegClearStrobe_i_2_n_0,
      Q => oMinVoterRegClearStrobe,
      R => oMinVoterRegClearStrobe_i_1_n_0
    );
oMonitorRegGetByte_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^omonitorregputbyte\,
      O => oMonitorRegGetByte
    );
oMonitorRegWriteStrobe_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444440"
    )
        port map (
      I0 => \MonitorReg[8]_i_4_n_0\,
      I1 => p_0_in_0(0),
      I2 => s00_axi_wstrb(3),
      I3 => s00_axi_wstrb(1),
      I4 => s00_axi_wstrb(0),
      I5 => s00_axi_wstrb(2),
      O => oMonitorRegWriteStrobe_i_1_n_0
    );
oMonitorRegWriteStrobe_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => oMonitorRegWriteStrobe_i_1_n_0,
      Q => oMonitorRegWriteStrobe,
      R => oMinVoterRegClearStrobe_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity semicap_xpm_cdc_gray is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of semicap_xpm_cdc_gray : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of semicap_xpm_cdc_gray : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of semicap_xpm_cdc_gray : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of semicap_xpm_cdc_gray : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of semicap_xpm_cdc_gray : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of semicap_xpm_cdc_gray : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of semicap_xpm_cdc_gray : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of semicap_xpm_cdc_gray : entity is 10;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of semicap_xpm_cdc_gray : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of semicap_xpm_cdc_gray : entity is "GRAY";
end semicap_xpm_cdc_gray;

architecture STRUCTURE of semicap_xpm_cdc_gray is
  signal async_path : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \dest_graysync_ff[3]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[3]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[3]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[3]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][9]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \src_gray_ff[8]_i_1\ : label is "soft_lutpair50";
begin
  dest_out_bin(9) <= \dest_graysync_ff[3]\(9);
  dest_out_bin(8 downto 0) <= \^dest_out_bin\(8 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(9),
      Q => \dest_graysync_ff[0]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(9),
      Q => \dest_graysync_ff[1]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(8),
      Q => \dest_graysync_ff[2]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(9),
      Q => \dest_graysync_ff[2]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(0),
      Q => \dest_graysync_ff[3]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(1),
      Q => \dest_graysync_ff[3]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(2),
      Q => \dest_graysync_ff[3]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(3),
      Q => \dest_graysync_ff[3]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => \dest_graysync_ff[3]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(5),
      Q => \dest_graysync_ff[3]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(6),
      Q => \dest_graysync_ff[3]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(7),
      Q => \dest_graysync_ff[3]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(8),
      Q => \dest_graysync_ff[3]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(9),
      Q => \dest_graysync_ff[3]\(9),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(0),
      I1 => \dest_graysync_ff[3]\(2),
      I2 => \^dest_out_bin\(4),
      I3 => \dest_graysync_ff[3]\(3),
      I4 => \dest_graysync_ff[3]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(1),
      I1 => \dest_graysync_ff[3]\(3),
      I2 => \^dest_out_bin\(4),
      I3 => \dest_graysync_ff[3]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(2),
      I1 => \^dest_out_bin\(4),
      I2 => \dest_graysync_ff[3]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(3),
      I1 => \^dest_out_bin\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(4),
      I1 => \dest_graysync_ff[3]\(6),
      I2 => \dest_graysync_ff[3]\(8),
      I3 => \dest_graysync_ff[3]\(9),
      I4 => \dest_graysync_ff[3]\(7),
      I5 => \dest_graysync_ff[3]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(5),
      I1 => \dest_graysync_ff[3]\(7),
      I2 => \dest_graysync_ff[3]\(9),
      I3 => \dest_graysync_ff[3]\(8),
      I4 => \dest_graysync_ff[3]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(6),
      I1 => \dest_graysync_ff[3]\(8),
      I2 => \dest_graysync_ff[3]\(9),
      I3 => \dest_graysync_ff[3]\(7),
      O => \^dest_out_bin\(6)
    );
\dest_out_bin[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(7),
      I1 => \dest_graysync_ff[3]\(9),
      I2 => \dest_graysync_ff[3]\(8),
      O => \^dest_out_bin\(7)
    );
\dest_out_bin[8]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(8),
      I1 => \dest_graysync_ff[3]\(9),
      O => \^dest_out_bin\(8)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(9),
      I1 => src_in_bin(8),
      O => gray_enc(8)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(8),
      Q => async_path(8),
      R => '0'
    );
\src_gray_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(9),
      Q => async_path(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \semicap_xpm_cdc_gray__1\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \semicap_xpm_cdc_gray__1\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \semicap_xpm_cdc_gray__1\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \semicap_xpm_cdc_gray__1\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \semicap_xpm_cdc_gray__1\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \semicap_xpm_cdc_gray__1\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \semicap_xpm_cdc_gray__1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \semicap_xpm_cdc_gray__1\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \semicap_xpm_cdc_gray__1\ : entity is 10;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \semicap_xpm_cdc_gray__1\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \semicap_xpm_cdc_gray__1\ : entity is "GRAY";
end \semicap_xpm_cdc_gray__1\;

architecture STRUCTURE of \semicap_xpm_cdc_gray__1\ is
  signal async_path : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \dest_graysync_ff[3]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[3]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[3]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[3]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][9]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair42";
begin
  dest_out_bin(9) <= \dest_graysync_ff[3]\(9);
  dest_out_bin(8 downto 0) <= \^dest_out_bin\(8 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(9),
      Q => \dest_graysync_ff[0]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(9),
      Q => \dest_graysync_ff[1]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(8),
      Q => \dest_graysync_ff[2]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(9),
      Q => \dest_graysync_ff[2]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(0),
      Q => \dest_graysync_ff[3]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(1),
      Q => \dest_graysync_ff[3]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(2),
      Q => \dest_graysync_ff[3]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(3),
      Q => \dest_graysync_ff[3]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => \dest_graysync_ff[3]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(5),
      Q => \dest_graysync_ff[3]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(6),
      Q => \dest_graysync_ff[3]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(7),
      Q => \dest_graysync_ff[3]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(8),
      Q => \dest_graysync_ff[3]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(9),
      Q => \dest_graysync_ff[3]\(9),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(0),
      I1 => \dest_graysync_ff[3]\(2),
      I2 => \^dest_out_bin\(4),
      I3 => \dest_graysync_ff[3]\(3),
      I4 => \dest_graysync_ff[3]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(1),
      I1 => \dest_graysync_ff[3]\(3),
      I2 => \^dest_out_bin\(4),
      I3 => \dest_graysync_ff[3]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(2),
      I1 => \^dest_out_bin\(4),
      I2 => \dest_graysync_ff[3]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(3),
      I1 => \^dest_out_bin\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(4),
      I1 => \dest_graysync_ff[3]\(6),
      I2 => \dest_graysync_ff[3]\(8),
      I3 => \dest_graysync_ff[3]\(9),
      I4 => \dest_graysync_ff[3]\(7),
      I5 => \dest_graysync_ff[3]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(5),
      I1 => \dest_graysync_ff[3]\(7),
      I2 => \dest_graysync_ff[3]\(9),
      I3 => \dest_graysync_ff[3]\(8),
      I4 => \dest_graysync_ff[3]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(6),
      I1 => \dest_graysync_ff[3]\(8),
      I2 => \dest_graysync_ff[3]\(9),
      I3 => \dest_graysync_ff[3]\(7),
      O => \^dest_out_bin\(6)
    );
\dest_out_bin[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(7),
      I1 => \dest_graysync_ff[3]\(9),
      I2 => \dest_graysync_ff[3]\(8),
      O => \^dest_out_bin\(7)
    );
\dest_out_bin[8]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(8),
      I1 => \dest_graysync_ff[3]\(9),
      O => \^dest_out_bin\(8)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(9),
      I1 => src_in_bin(8),
      O => gray_enc(8)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(8),
      Q => async_path(8),
      R => '0'
    );
\src_gray_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(9),
      Q => async_path(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \semicap_xpm_cdc_gray__parameterized0\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \semicap_xpm_cdc_gray__parameterized0\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \semicap_xpm_cdc_gray__parameterized0\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \semicap_xpm_cdc_gray__parameterized0\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \semicap_xpm_cdc_gray__parameterized0\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \semicap_xpm_cdc_gray__parameterized0\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \semicap_xpm_cdc_gray__parameterized0\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \semicap_xpm_cdc_gray__parameterized0\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \semicap_xpm_cdc_gray__parameterized0\ : entity is 11;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \semicap_xpm_cdc_gray__parameterized0\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \semicap_xpm_cdc_gray__parameterized0\ : entity is "GRAY";
end \semicap_xpm_cdc_gray__parameterized0\;

architecture STRUCTURE of \semicap_xpm_cdc_gray__parameterized0\ is
  signal async_path : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \dest_graysync_ff[3]\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[3]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[3]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[3]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][10]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][10]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][10]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][10]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][10]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][10]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][10]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][10]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][10]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][10]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][10]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][10]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][9]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \src_gray_ff[8]_i_1\ : label is "soft_lutpair54";
begin
  dest_out_bin(10) <= \dest_graysync_ff[3]\(10);
  dest_out_bin(9 downto 0) <= \^dest_out_bin\(9 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(10),
      Q => \dest_graysync_ff[0]\(10),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(9),
      Q => \dest_graysync_ff[0]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(10),
      Q => \dest_graysync_ff[1]\(10),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(9),
      Q => \dest_graysync_ff[1]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(10),
      Q => \dest_graysync_ff[2]\(10),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(8),
      Q => \dest_graysync_ff[2]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(9),
      Q => \dest_graysync_ff[2]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(0),
      Q => \dest_graysync_ff[3]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(10),
      Q => \dest_graysync_ff[3]\(10),
      R => '0'
    );
\dest_graysync_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(1),
      Q => \dest_graysync_ff[3]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(2),
      Q => \dest_graysync_ff[3]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(3),
      Q => \dest_graysync_ff[3]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => \dest_graysync_ff[3]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(5),
      Q => \dest_graysync_ff[3]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(6),
      Q => \dest_graysync_ff[3]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(7),
      Q => \dest_graysync_ff[3]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(8),
      Q => \dest_graysync_ff[3]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(9),
      Q => \dest_graysync_ff[3]\(9),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(0),
      I1 => \dest_graysync_ff[3]\(2),
      I2 => \dest_graysync_ff[3]\(4),
      I3 => \^dest_out_bin\(5),
      I4 => \dest_graysync_ff[3]\(3),
      I5 => \dest_graysync_ff[3]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(1),
      I1 => \dest_graysync_ff[3]\(3),
      I2 => \^dest_out_bin\(5),
      I3 => \dest_graysync_ff[3]\(4),
      I4 => \dest_graysync_ff[3]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(2),
      I1 => \dest_graysync_ff[3]\(4),
      I2 => \^dest_out_bin\(5),
      I3 => \dest_graysync_ff[3]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(3),
      I1 => \^dest_out_bin\(5),
      I2 => \dest_graysync_ff[3]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(4),
      I1 => \^dest_out_bin\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(5),
      I1 => \dest_graysync_ff[3]\(7),
      I2 => \dest_graysync_ff[3]\(9),
      I3 => \dest_graysync_ff[3]\(10),
      I4 => \dest_graysync_ff[3]\(8),
      I5 => \dest_graysync_ff[3]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(6),
      I1 => \dest_graysync_ff[3]\(8),
      I2 => \dest_graysync_ff[3]\(10),
      I3 => \dest_graysync_ff[3]\(9),
      I4 => \dest_graysync_ff[3]\(7),
      O => \^dest_out_bin\(6)
    );
\dest_out_bin[7]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(7),
      I1 => \dest_graysync_ff[3]\(9),
      I2 => \dest_graysync_ff[3]\(10),
      I3 => \dest_graysync_ff[3]\(8),
      O => \^dest_out_bin\(7)
    );
\dest_out_bin[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(8),
      I1 => \dest_graysync_ff[3]\(10),
      I2 => \dest_graysync_ff[3]\(9),
      O => \^dest_out_bin\(8)
    );
\dest_out_bin[9]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(9),
      I1 => \dest_graysync_ff[3]\(10),
      O => \^dest_out_bin\(9)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(9),
      I1 => src_in_bin(8),
      O => gray_enc(8)
    );
\src_gray_ff[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(10),
      I1 => src_in_bin(9),
      O => gray_enc(9)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(10),
      Q => async_path(10),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(8),
      Q => async_path(8),
      R => '0'
    );
\src_gray_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(9),
      Q => async_path(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \semicap_xpm_cdc_gray__parameterized0__1\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \semicap_xpm_cdc_gray__parameterized0__1\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \semicap_xpm_cdc_gray__parameterized0__1\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \semicap_xpm_cdc_gray__parameterized0__1\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \semicap_xpm_cdc_gray__parameterized0__1\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \semicap_xpm_cdc_gray__parameterized0__1\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \semicap_xpm_cdc_gray__parameterized0__1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \semicap_xpm_cdc_gray__parameterized0__1\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \semicap_xpm_cdc_gray__parameterized0__1\ : entity is 11;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \semicap_xpm_cdc_gray__parameterized0__1\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \semicap_xpm_cdc_gray__parameterized0__1\ : entity is "GRAY";
end \semicap_xpm_cdc_gray__parameterized0__1\;

architecture STRUCTURE of \semicap_xpm_cdc_gray__parameterized0__1\ is
  signal async_path : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \dest_graysync_ff[3]\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[3]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[3]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[3]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][10]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][10]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][10]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][10]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][10]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][10]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][10]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][10]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][10]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][10]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][10]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][10]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][9]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \src_gray_ff[8]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \src_gray_ff[9]_i_1\ : label is "soft_lutpair46";
begin
  dest_out_bin(10) <= \dest_graysync_ff[3]\(10);
  dest_out_bin(9 downto 0) <= \^dest_out_bin\(9 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(10),
      Q => \dest_graysync_ff[0]\(10),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(9),
      Q => \dest_graysync_ff[0]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(10),
      Q => \dest_graysync_ff[1]\(10),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(9),
      Q => \dest_graysync_ff[1]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(10),
      Q => \dest_graysync_ff[2]\(10),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(8),
      Q => \dest_graysync_ff[2]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(9),
      Q => \dest_graysync_ff[2]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(0),
      Q => \dest_graysync_ff[3]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(10),
      Q => \dest_graysync_ff[3]\(10),
      R => '0'
    );
\dest_graysync_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(1),
      Q => \dest_graysync_ff[3]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(2),
      Q => \dest_graysync_ff[3]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(3),
      Q => \dest_graysync_ff[3]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => \dest_graysync_ff[3]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(5),
      Q => \dest_graysync_ff[3]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(6),
      Q => \dest_graysync_ff[3]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(7),
      Q => \dest_graysync_ff[3]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(8),
      Q => \dest_graysync_ff[3]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(9),
      Q => \dest_graysync_ff[3]\(9),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(0),
      I1 => \dest_graysync_ff[3]\(2),
      I2 => \dest_graysync_ff[3]\(4),
      I3 => \^dest_out_bin\(5),
      I4 => \dest_graysync_ff[3]\(3),
      I5 => \dest_graysync_ff[3]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(1),
      I1 => \dest_graysync_ff[3]\(3),
      I2 => \^dest_out_bin\(5),
      I3 => \dest_graysync_ff[3]\(4),
      I4 => \dest_graysync_ff[3]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(2),
      I1 => \dest_graysync_ff[3]\(4),
      I2 => \^dest_out_bin\(5),
      I3 => \dest_graysync_ff[3]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(3),
      I1 => \^dest_out_bin\(5),
      I2 => \dest_graysync_ff[3]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(4),
      I1 => \^dest_out_bin\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(5),
      I1 => \dest_graysync_ff[3]\(7),
      I2 => \dest_graysync_ff[3]\(9),
      I3 => \dest_graysync_ff[3]\(10),
      I4 => \dest_graysync_ff[3]\(8),
      I5 => \dest_graysync_ff[3]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(6),
      I1 => \dest_graysync_ff[3]\(8),
      I2 => \dest_graysync_ff[3]\(10),
      I3 => \dest_graysync_ff[3]\(9),
      I4 => \dest_graysync_ff[3]\(7),
      O => \^dest_out_bin\(6)
    );
\dest_out_bin[7]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(7),
      I1 => \dest_graysync_ff[3]\(9),
      I2 => \dest_graysync_ff[3]\(10),
      I3 => \dest_graysync_ff[3]\(8),
      O => \^dest_out_bin\(7)
    );
\dest_out_bin[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(8),
      I1 => \dest_graysync_ff[3]\(10),
      I2 => \dest_graysync_ff[3]\(9),
      O => \^dest_out_bin\(8)
    );
\dest_out_bin[9]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(9),
      I1 => \dest_graysync_ff[3]\(10),
      O => \^dest_out_bin\(9)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(9),
      I1 => src_in_bin(8),
      O => gray_enc(8)
    );
\src_gray_ff[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(10),
      I1 => src_in_bin(9),
      O => gray_enc(9)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(10),
      Q => async_path(10),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(8),
      Q => async_path(8),
      R => '0'
    );
\src_gray_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(9),
      Q => async_path(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \semicap_xpm_cdc_gray__parameterized1\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \semicap_xpm_cdc_gray__parameterized1\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \semicap_xpm_cdc_gray__parameterized1\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \semicap_xpm_cdc_gray__parameterized1\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \semicap_xpm_cdc_gray__parameterized1\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \semicap_xpm_cdc_gray__parameterized1\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \semicap_xpm_cdc_gray__parameterized1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \semicap_xpm_cdc_gray__parameterized1\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \semicap_xpm_cdc_gray__parameterized1\ : entity is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \semicap_xpm_cdc_gray__parameterized1\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \semicap_xpm_cdc_gray__parameterized1\ : entity is "GRAY";
end \semicap_xpm_cdc_gray__parameterized1\;

architecture STRUCTURE of \semicap_xpm_cdc_gray__parameterized1\ is
  signal async_path : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \dest_graysync_ff[3]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[3]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[3]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[3]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][7]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair11";
begin
  dest_out_bin(7) <= \dest_graysync_ff[3]\(7);
  dest_out_bin(6 downto 0) <= \^dest_out_bin\(6 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(0),
      Q => \dest_graysync_ff[3]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(1),
      Q => \dest_graysync_ff[3]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(2),
      Q => \dest_graysync_ff[3]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(3),
      Q => \dest_graysync_ff[3]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => \dest_graysync_ff[3]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(5),
      Q => \dest_graysync_ff[3]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(6),
      Q => \dest_graysync_ff[3]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(7),
      Q => \dest_graysync_ff[3]\(7),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(0),
      I1 => \^dest_out_bin\(2),
      I2 => \dest_graysync_ff[3]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(1),
      I1 => \^dest_out_bin\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(2),
      I1 => \dest_graysync_ff[3]\(4),
      I2 => \dest_graysync_ff[3]\(6),
      I3 => \dest_graysync_ff[3]\(7),
      I4 => \dest_graysync_ff[3]\(5),
      I5 => \dest_graysync_ff[3]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(3),
      I1 => \dest_graysync_ff[3]\(5),
      I2 => \dest_graysync_ff[3]\(7),
      I3 => \dest_graysync_ff[3]\(6),
      I4 => \dest_graysync_ff[3]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(4),
      I1 => \dest_graysync_ff[3]\(6),
      I2 => \dest_graysync_ff[3]\(7),
      I3 => \dest_graysync_ff[3]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(5),
      I1 => \dest_graysync_ff[3]\(7),
      I2 => \dest_graysync_ff[3]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(6),
      I1 => \dest_graysync_ff[3]\(7),
      O => \^dest_out_bin\(6)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(7),
      Q => async_path(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \semicap_xpm_cdc_gray__parameterized1__1\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \semicap_xpm_cdc_gray__parameterized1__1\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \semicap_xpm_cdc_gray__parameterized1__1\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \semicap_xpm_cdc_gray__parameterized1__1\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \semicap_xpm_cdc_gray__parameterized1__1\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \semicap_xpm_cdc_gray__parameterized1__1\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \semicap_xpm_cdc_gray__parameterized1__1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \semicap_xpm_cdc_gray__parameterized1__1\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \semicap_xpm_cdc_gray__parameterized1__1\ : entity is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \semicap_xpm_cdc_gray__parameterized1__1\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \semicap_xpm_cdc_gray__parameterized1__1\ : entity is "GRAY";
end \semicap_xpm_cdc_gray__parameterized1__1\;

architecture STRUCTURE of \semicap_xpm_cdc_gray__parameterized1__1\ is
  signal async_path : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \dest_graysync_ff[3]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[3]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[3]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[3]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][7]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair4";
begin
  dest_out_bin(7) <= \dest_graysync_ff[3]\(7);
  dest_out_bin(6 downto 0) <= \^dest_out_bin\(6 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(0),
      Q => \dest_graysync_ff[3]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(1),
      Q => \dest_graysync_ff[3]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(2),
      Q => \dest_graysync_ff[3]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(3),
      Q => \dest_graysync_ff[3]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => \dest_graysync_ff[3]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(5),
      Q => \dest_graysync_ff[3]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(6),
      Q => \dest_graysync_ff[3]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(7),
      Q => \dest_graysync_ff[3]\(7),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(0),
      I1 => \^dest_out_bin\(2),
      I2 => \dest_graysync_ff[3]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(1),
      I1 => \^dest_out_bin\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(2),
      I1 => \dest_graysync_ff[3]\(4),
      I2 => \dest_graysync_ff[3]\(6),
      I3 => \dest_graysync_ff[3]\(7),
      I4 => \dest_graysync_ff[3]\(5),
      I5 => \dest_graysync_ff[3]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(3),
      I1 => \dest_graysync_ff[3]\(5),
      I2 => \dest_graysync_ff[3]\(7),
      I3 => \dest_graysync_ff[3]\(6),
      I4 => \dest_graysync_ff[3]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(4),
      I1 => \dest_graysync_ff[3]\(6),
      I2 => \dest_graysync_ff[3]\(7),
      I3 => \dest_graysync_ff[3]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(5),
      I1 => \dest_graysync_ff[3]\(7),
      I2 => \dest_graysync_ff[3]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(6),
      I1 => \dest_graysync_ff[3]\(7),
      O => \^dest_out_bin\(6)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(7),
      Q => async_path(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \semicap_xpm_cdc_gray__parameterized2\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \semicap_xpm_cdc_gray__parameterized2\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \semicap_xpm_cdc_gray__parameterized2\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \semicap_xpm_cdc_gray__parameterized2\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \semicap_xpm_cdc_gray__parameterized2\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \semicap_xpm_cdc_gray__parameterized2\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \semicap_xpm_cdc_gray__parameterized2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \semicap_xpm_cdc_gray__parameterized2\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \semicap_xpm_cdc_gray__parameterized2\ : entity is 9;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \semicap_xpm_cdc_gray__parameterized2\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \semicap_xpm_cdc_gray__parameterized2\ : entity is "GRAY";
end \semicap_xpm_cdc_gray__parameterized2\;

architecture STRUCTURE of \semicap_xpm_cdc_gray__parameterized2\ is
  signal async_path : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \dest_graysync_ff[3]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[3]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[3]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[3]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][8]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair14";
begin
  dest_out_bin(8) <= \dest_graysync_ff[3]\(8);
  dest_out_bin(7 downto 0) <= \^dest_out_bin\(7 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(8),
      Q => \dest_graysync_ff[2]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(0),
      Q => \dest_graysync_ff[3]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(1),
      Q => \dest_graysync_ff[3]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(2),
      Q => \dest_graysync_ff[3]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(3),
      Q => \dest_graysync_ff[3]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => \dest_graysync_ff[3]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(5),
      Q => \dest_graysync_ff[3]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(6),
      Q => \dest_graysync_ff[3]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(7),
      Q => \dest_graysync_ff[3]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(8),
      Q => \dest_graysync_ff[3]\(8),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(0),
      I1 => \dest_graysync_ff[3]\(2),
      I2 => \^dest_out_bin\(3),
      I3 => \dest_graysync_ff[3]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(1),
      I1 => \^dest_out_bin\(3),
      I2 => \dest_graysync_ff[3]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(2),
      I1 => \^dest_out_bin\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(3),
      I1 => \dest_graysync_ff[3]\(5),
      I2 => \dest_graysync_ff[3]\(7),
      I3 => \dest_graysync_ff[3]\(8),
      I4 => \dest_graysync_ff[3]\(6),
      I5 => \dest_graysync_ff[3]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(4),
      I1 => \dest_graysync_ff[3]\(6),
      I2 => \dest_graysync_ff[3]\(8),
      I3 => \dest_graysync_ff[3]\(7),
      I4 => \dest_graysync_ff[3]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(5),
      I1 => \dest_graysync_ff[3]\(7),
      I2 => \dest_graysync_ff[3]\(8),
      I3 => \dest_graysync_ff[3]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(6),
      I1 => \dest_graysync_ff[3]\(8),
      I2 => \dest_graysync_ff[3]\(7),
      O => \^dest_out_bin\(6)
    );
\dest_out_bin[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(7),
      I1 => \dest_graysync_ff[3]\(8),
      O => \^dest_out_bin\(7)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(8),
      Q => async_path(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \semicap_xpm_cdc_gray__parameterized2__1\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \semicap_xpm_cdc_gray__parameterized2__1\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \semicap_xpm_cdc_gray__parameterized2__1\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \semicap_xpm_cdc_gray__parameterized2__1\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \semicap_xpm_cdc_gray__parameterized2__1\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \semicap_xpm_cdc_gray__parameterized2__1\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \semicap_xpm_cdc_gray__parameterized2__1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \semicap_xpm_cdc_gray__parameterized2__1\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \semicap_xpm_cdc_gray__parameterized2__1\ : entity is 9;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \semicap_xpm_cdc_gray__parameterized2__1\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \semicap_xpm_cdc_gray__parameterized2__1\ : entity is "GRAY";
end \semicap_xpm_cdc_gray__parameterized2__1\;

architecture STRUCTURE of \semicap_xpm_cdc_gray__parameterized2__1\ is
  signal async_path : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \dest_graysync_ff[3]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[3]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[3]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[3]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][8]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair8";
begin
  dest_out_bin(8) <= \dest_graysync_ff[3]\(8);
  dest_out_bin(7 downto 0) <= \^dest_out_bin\(7 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(8),
      Q => \dest_graysync_ff[2]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(0),
      Q => \dest_graysync_ff[3]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(1),
      Q => \dest_graysync_ff[3]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(2),
      Q => \dest_graysync_ff[3]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(3),
      Q => \dest_graysync_ff[3]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => \dest_graysync_ff[3]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(5),
      Q => \dest_graysync_ff[3]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(6),
      Q => \dest_graysync_ff[3]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(7),
      Q => \dest_graysync_ff[3]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(8),
      Q => \dest_graysync_ff[3]\(8),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(0),
      I1 => \dest_graysync_ff[3]\(2),
      I2 => \^dest_out_bin\(3),
      I3 => \dest_graysync_ff[3]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(1),
      I1 => \^dest_out_bin\(3),
      I2 => \dest_graysync_ff[3]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(2),
      I1 => \^dest_out_bin\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(3),
      I1 => \dest_graysync_ff[3]\(5),
      I2 => \dest_graysync_ff[3]\(7),
      I3 => \dest_graysync_ff[3]\(8),
      I4 => \dest_graysync_ff[3]\(6),
      I5 => \dest_graysync_ff[3]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(4),
      I1 => \dest_graysync_ff[3]\(6),
      I2 => \dest_graysync_ff[3]\(8),
      I3 => \dest_graysync_ff[3]\(7),
      I4 => \dest_graysync_ff[3]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(5),
      I1 => \dest_graysync_ff[3]\(7),
      I2 => \dest_graysync_ff[3]\(8),
      I3 => \dest_graysync_ff[3]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(6),
      I1 => \dest_graysync_ff[3]\(8),
      I2 => \dest_graysync_ff[3]\(7),
      O => \^dest_out_bin\(6)
    );
\dest_out_bin[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(7),
      I1 => \dest_graysync_ff[3]\(8),
      O => \^dest_out_bin\(7)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(8),
      Q => async_path(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity semicap_xpm_cdc_sync_rst is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of semicap_xpm_cdc_sync_rst : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of semicap_xpm_cdc_sync_rst : entity is 4;
  attribute INIT : string;
  attribute INIT of semicap_xpm_cdc_sync_rst : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of semicap_xpm_cdc_sync_rst : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of semicap_xpm_cdc_sync_rst : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of semicap_xpm_cdc_sync_rst : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of semicap_xpm_cdc_sync_rst : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of semicap_xpm_cdc_sync_rst : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of semicap_xpm_cdc_sync_rst : entity is "SYNC_RST";
end semicap_xpm_cdc_sync_rst;

architecture STRUCTURE of semicap_xpm_cdc_sync_rst is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \semicap_xpm_cdc_sync_rst__4\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \semicap_xpm_cdc_sync_rst__4\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \semicap_xpm_cdc_sync_rst__4\ : entity is 4;
  attribute INIT : string;
  attribute INIT of \semicap_xpm_cdc_sync_rst__4\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \semicap_xpm_cdc_sync_rst__4\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \semicap_xpm_cdc_sync_rst__4\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \semicap_xpm_cdc_sync_rst__4\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \semicap_xpm_cdc_sync_rst__4\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \semicap_xpm_cdc_sync_rst__4\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \semicap_xpm_cdc_sync_rst__4\ : entity is "SYNC_RST";
end \semicap_xpm_cdc_sync_rst__4\;

architecture STRUCTURE of \semicap_xpm_cdc_sync_rst__4\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \semicap_xpm_cdc_sync_rst__5\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \semicap_xpm_cdc_sync_rst__5\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \semicap_xpm_cdc_sync_rst__5\ : entity is 4;
  attribute INIT : string;
  attribute INIT of \semicap_xpm_cdc_sync_rst__5\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \semicap_xpm_cdc_sync_rst__5\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \semicap_xpm_cdc_sync_rst__5\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \semicap_xpm_cdc_sync_rst__5\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \semicap_xpm_cdc_sync_rst__5\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \semicap_xpm_cdc_sync_rst__5\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \semicap_xpm_cdc_sync_rst__5\ : entity is "SYNC_RST";
end \semicap_xpm_cdc_sync_rst__5\;

architecture STRUCTURE of \semicap_xpm_cdc_sync_rst__5\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \semicap_xpm_cdc_sync_rst__6\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \semicap_xpm_cdc_sync_rst__6\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \semicap_xpm_cdc_sync_rst__6\ : entity is 4;
  attribute INIT : string;
  attribute INIT of \semicap_xpm_cdc_sync_rst__6\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \semicap_xpm_cdc_sync_rst__6\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \semicap_xpm_cdc_sync_rst__6\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \semicap_xpm_cdc_sync_rst__6\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \semicap_xpm_cdc_sync_rst__6\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \semicap_xpm_cdc_sync_rst__6\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \semicap_xpm_cdc_sync_rst__6\ : entity is "SYNC_RST";
end \semicap_xpm_cdc_sync_rst__6\;

architecture STRUCTURE of \semicap_xpm_cdc_sync_rst__6\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity semicap_xpm_counter_updn is
  port (
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    \gen_pf_ic_rc.gaf_ic.ram_afull_i_reg\ : in STD_LOGIC;
    \gen_pf_ic_rc.gaf_ic.ram_afull_i_reg_0\ : in STD_LOGIC;
    rst : in STD_LOGIC;
    clr_full : in STD_LOGIC;
    almost_full : in STD_LOGIC;
    \count_value_i_reg[2]_0\ : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of semicap_xpm_counter_updn : entity is "xpm_counter_updn";
end semicap_xpm_counter_updn;

architecture STRUCTURE of semicap_xpm_counter_updn is
  signal count_value_i : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \count_value_i[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2__2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gaf_ic.ram_afull_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gaf_ic.ram_afull_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gaf_ic.ram_afull_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gaf_ic.ram_afull_i_i_6_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__5\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__2\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__2\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__2\ : label is "soft_lutpair58";
begin
\count_value_i[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_value_i(0),
      O => \count_value_i[0]_i_1__5_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => count_value_i(1),
      I1 => count_value_i(0),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => count_value_i(2),
      I1 => count_value_i(0),
      I2 => \count_value_i_reg[2]_0\,
      I3 => count_value_i(1),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => count_value_i(3),
      I1 => count_value_i(1),
      I2 => \count_value_i_reg[2]_0\,
      I3 => count_value_i(0),
      I4 => count_value_i(2),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => count_value_i(4),
      I1 => count_value_i(2),
      I2 => count_value_i(0),
      I3 => \count_value_i_reg[2]_0\,
      I4 => count_value_i(1),
      I5 => count_value_i(3),
      O => \count_value_i[4]_i_1__2_n_0\
    );
\count_value_i[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => count_value_i(3),
      I1 => \count_value_i[6]_i_2__2_n_0\,
      I2 => count_value_i(2),
      I3 => count_value_i(4),
      I4 => count_value_i(5),
      O => \count_value_i[5]_i_1__2_n_0\
    );
\count_value_i[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AAAAAAAAAAAAAA"
    )
        port map (
      I0 => count_value_i(6),
      I1 => count_value_i(3),
      I2 => \count_value_i[6]_i_2__2_n_0\,
      I3 => count_value_i(2),
      I4 => count_value_i(4),
      I5 => count_value_i(5),
      O => \count_value_i[6]_i_1__2_n_0\
    );
\count_value_i[6]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFFFFFFFFF"
    )
        port map (
      I0 => count_value_i(0),
      I1 => wrst_busy,
      I2 => rst_d1,
      I3 => \gen_pf_ic_rc.gaf_ic.ram_afull_i_reg_0\,
      I4 => wr_en,
      I5 => count_value_i(1),
      O => \count_value_i[6]_i_2__2_n_0\
    );
\count_value_i[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => count_value_i(7),
      I1 => count_value_i(5),
      I2 => \count_value_i[9]_i_2__2_n_0\,
      I3 => count_value_i(6),
      O => \count_value_i[7]_i_1__2_n_0\
    );
\count_value_i[8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => count_value_i(8),
      I1 => count_value_i(6),
      I2 => \count_value_i[9]_i_2__2_n_0\,
      I3 => count_value_i(5),
      I4 => count_value_i(7),
      O => \count_value_i[8]_i_1__2_n_0\
    );
\count_value_i[9]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => count_value_i(9),
      I1 => count_value_i(7),
      I2 => count_value_i(5),
      I3 => \count_value_i[9]_i_2__2_n_0\,
      I4 => count_value_i(6),
      I5 => count_value_i(8),
      O => \count_value_i[9]_i_1__2_n_0\
    );
\count_value_i[9]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => count_value_i(3),
      I1 => count_value_i(1),
      I2 => \count_value_i_reg[2]_0\,
      I3 => count_value_i(0),
      I4 => count_value_i(2),
      I5 => count_value_i(4),
      O => \count_value_i[9]_i_2__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__5_n_0\,
      Q => count_value_i(0),
      S => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => count_value_i(1),
      S => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => count_value_i(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => count_value_i(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1__2_n_0\,
      Q => count_value_i(4),
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[5]_i_1__2_n_0\,
      Q => count_value_i(5),
      R => wrst_busy
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[6]_i_1__2_n_0\,
      Q => count_value_i(6),
      R => wrst_busy
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[7]_i_1__2_n_0\,
      Q => count_value_i(7),
      R => wrst_busy
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[8]_i_1__2_n_0\,
      Q => count_value_i(8),
      R => wrst_busy
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[9]_i_1__2_n_0\,
      Q => count_value_i(9),
      R => wrst_busy
    );
\gen_pf_ic_rc.gaf_ic.ram_afull_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFE0000000E"
    )
        port map (
      I0 => \gen_pf_ic_rc.gaf_ic.ram_afull_i_i_2_n_0\,
      I1 => \gen_pf_ic_rc.gaf_ic.ram_afull_i_reg\,
      I2 => \gen_pf_ic_rc.gaf_ic.ram_afull_i_reg_0\,
      I3 => rst,
      I4 => clr_full,
      I5 => almost_full,
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\
    );
\gen_pf_ic_rc.gaf_ic.ram_afull_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000041"
    )
        port map (
      I0 => \count_value_i_reg[2]_0\,
      I1 => count_value_i(9),
      I2 => Q(9),
      I3 => \gen_pf_ic_rc.gaf_ic.ram_afull_i_i_4_n_0\,
      I4 => \gen_pf_ic_rc.gaf_ic.ram_afull_i_i_5_n_0\,
      I5 => \gen_pf_ic_rc.gaf_ic.ram_afull_i_i_6_n_0\,
      O => \gen_pf_ic_rc.gaf_ic.ram_afull_i_i_2_n_0\
    );
\gen_pf_ic_rc.gaf_ic.ram_afull_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => count_value_i(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => count_value_i(1),
      I4 => Q(2),
      I5 => count_value_i(2),
      O => \gen_pf_ic_rc.gaf_ic.ram_afull_i_i_4_n_0\
    );
\gen_pf_ic_rc.gaf_ic.ram_afull_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => count_value_i(6),
      I1 => Q(6),
      I2 => Q(7),
      I3 => count_value_i(7),
      I4 => Q(8),
      I5 => count_value_i(8),
      O => \gen_pf_ic_rc.gaf_ic.ram_afull_i_i_5_n_0\
    );
\gen_pf_ic_rc.gaf_ic.ram_afull_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => count_value_i(3),
      I1 => Q(3),
      I2 => Q(4),
      I3 => count_value_i(4),
      I4 => Q(5),
      I5 => count_value_i(5),
      O => \gen_pf_ic_rc.gaf_ic.ram_afull_i_i_6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \semicap_xpm_counter_updn__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \semicap_xpm_counter_updn__parameterized0\ : entity is "xpm_counter_updn";
end \semicap_xpm_counter_updn__parameterized0\;

architecture STRUCTURE of \semicap_xpm_counter_updn__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__5_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__5_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__5_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__5_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__5_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1__5_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2__5_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__5\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__5\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__5\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \count_value_i[6]_i_1__5\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__5\ : label is "soft_lutpair55";
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__5_n_0\
    );
\count_value_i[2]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__5_n_0\
    );
\count_value_i[3]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__5_n_0\
    );
\count_value_i[4]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__5_n_0\
    );
\count_value_i[5]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \count_value_i[8]_i_2__1_n_0\,
      I1 => \^q\(4),
      I2 => \^q\(5),
      O => \count_value_i[5]_i_1__5_n_0\
    );
\count_value_i[6]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(4),
      I1 => \count_value_i[8]_i_2__1_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(6),
      O => \count_value_i[6]_i_1__5_n_0\
    );
\count_value_i[7]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[8]_i_2__1_n_0\,
      I2 => \^q\(4),
      I3 => \^q\(6),
      I4 => \^q\(7),
      O => \count_value_i[7]_i_1__5_n_0\
    );
\count_value_i[8]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(4),
      I2 => \count_value_i[8]_i_2__1_n_0\,
      I3 => \^q\(5),
      I4 => \^q\(7),
      I5 => \^q\(8),
      O => \count_value_i[8]_i_1__5_n_0\
    );
\count_value_i[8]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => rd_en,
      I3 => \count_value_i_reg[5]_0\,
      I4 => \^q\(0),
      I5 => \^q\(2),
      O => \count_value_i[8]_i_2__1_n_0\
    );
\count_value_i[9]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2__5_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \count_value_i[9]_i_1__5_n_0\
    );
\count_value_i[9]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \count_value_i_reg[0]_0\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[9]_i_2__5_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[1]_i_1__5_n_0\,
      Q => \^q\(1),
      S => SR(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[2]_i_1__5_n_0\,
      Q => \^q\(2),
      R => SR(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[3]_i_1__5_n_0\,
      Q => \^q\(3),
      R => SR(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[4]_i_1__5_n_0\,
      Q => \^q\(4),
      R => SR(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[5]_i_1__5_n_0\,
      Q => \^q\(5),
      R => SR(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[6]_i_1__5_n_0\,
      Q => \^q\(6),
      R => SR(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[7]_i_1__5_n_0\,
      Q => \^q\(7),
      R => SR(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[8]_i_1__5_n_0\,
      Q => \^q\(8),
      R => SR(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[9]_i_1__5_n_0\,
      Q => \^q\(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \semicap_xpm_counter_updn__parameterized0_26\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \reg_out_i_reg[9]\ : out STD_LOGIC;
    \count_value_i_reg[2]_0\ : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    \count_value_i_reg[6]_0\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC;
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \semicap_xpm_counter_updn__parameterized0_26\ : entity is "xpm_counter_updn";
end \semicap_xpm_counter_updn__parameterized0_26\;

architecture STRUCTURE of \semicap_xpm_counter_updn__parameterized0_26\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[6]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[7]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[8]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[9]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_8_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_9_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1\ : label is "soft_lutpair74";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \count_value_i_reg[2]_0\,
      I3 => \^q\(1),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[3]\,
      I1 => \^q\(1),
      I2 => \count_value_i_reg[2]_0\,
      I3 => \^q\(0),
      I4 => \^q\(2),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[4]\,
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \count_value_i_reg[2]_0\,
      I4 => \^q\(1),
      I5 => \count_value_i_reg_n_0_[3]\,
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[3]\,
      I1 => \count_value_i[6]_i_2_n_0\,
      I2 => \^q\(2),
      I3 => \count_value_i_reg_n_0_[4]\,
      I4 => \count_value_i_reg_n_0_[5]\,
      O => \count_value_i[5]_i_1_n_0\
    );
\count_value_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AAAAAAAAAAAAAA"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[6]\,
      I1 => \count_value_i_reg_n_0_[3]\,
      I2 => \count_value_i[6]_i_2_n_0\,
      I3 => \^q\(2),
      I4 => \count_value_i_reg_n_0_[4]\,
      I5 => \count_value_i_reg_n_0_[5]\,
      O => \count_value_i[6]_i_1_n_0\
    );
\count_value_i[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => wrst_busy,
      I2 => rst_d1,
      I3 => \count_value_i_reg[6]_0\,
      I4 => wr_en,
      I5 => \^q\(1),
      O => \count_value_i[6]_i_2_n_0\
    );
\count_value_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[7]\,
      I1 => \count_value_i_reg_n_0_[5]\,
      I2 => \count_value_i[9]_i_2_n_0\,
      I3 => \count_value_i_reg_n_0_[6]\,
      O => \count_value_i[7]_i_1_n_0\
    );
\count_value_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[8]\,
      I1 => \count_value_i_reg_n_0_[6]\,
      I2 => \count_value_i[9]_i_2_n_0\,
      I3 => \count_value_i_reg_n_0_[5]\,
      I4 => \count_value_i_reg_n_0_[7]\,
      O => \count_value_i[8]_i_1_n_0\
    );
\count_value_i[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[9]\,
      I1 => \count_value_i_reg_n_0_[7]\,
      I2 => \count_value_i_reg_n_0_[5]\,
      I3 => \count_value_i[9]_i_2_n_0\,
      I4 => \count_value_i_reg_n_0_[6]\,
      I5 => \count_value_i_reg_n_0_[8]\,
      O => \count_value_i[9]_i_1_n_0\
    );
\count_value_i[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[3]\,
      I1 => \^q\(1),
      I2 => \count_value_i_reg[2]_0\,
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \count_value_i_reg_n_0_[4]\,
      O => \count_value_i[9]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      S => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[3]\,
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[4]\,
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[5]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[5]\,
      R => wrst_busy
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[6]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[6]\,
      R => wrst_busy
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[7]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[7]\,
      R => wrst_busy
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[8]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[8]\,
      R => wrst_busy
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[9]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[9]\,
      R => wrst_busy
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000004"
    )
        port map (
      I0 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_8_n_0\,
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_9_n_0\,
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\,
      I3 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0\(6),
      I4 => \count_value_i_reg_n_0_[9]\,
      O => \reg_out_i_reg[9]\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[3]\,
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0\(1),
      I3 => \count_value_i_reg_n_0_[4]\,
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0\(2),
      I5 => \count_value_i_reg_n_0_[5]\,
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_8_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[6]\,
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0\(4),
      I3 => \count_value_i_reg_n_0_[7]\,
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0\(5),
      I5 => \count_value_i_reg_n_0_[8]\,
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \semicap_xpm_counter_updn__parameterized1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \gen_pf_ic_rc.ram_empty_i_reg\ : out STD_LOGIC;
    \count_value_i_reg[9]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \count_value_i_reg[5]_0\ : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC;
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[9]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \semicap_xpm_counter_updn__parameterized1\ : entity is "xpm_counter_updn";
end \semicap_xpm_counter_updn__parameterized1\;

architecture STRUCTURE of \semicap_xpm_counter_updn__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2__4_n_0\ : STD_LOGIC;
  signal \^gen_pf_ic_rc.ram_empty_i_reg\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__4\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__4\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__4\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \count_value_i[5]_i_1__4\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \count_value_i[6]_i_1__4\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__4\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.ram_empty_i_i_8\ : label is "soft_lutpair64";
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
  \gen_pf_ic_rc.ram_empty_i_reg\ <= \^gen_pf_ic_rc.ram_empty_i_reg\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\,
      I1 => rd_en,
      I2 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \count_value_i[10]_i_2__0_n_0\,
      I1 => \^q\(9),
      I2 => \^q\(10),
      O => \count_value_i[10]_i_1__0_n_0\
    );
\count_value_i[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(6),
      I2 => \^q\(4),
      I3 => \count_value_i[8]_i_2__0_n_0\,
      I4 => \^q\(5),
      I5 => \^q\(7),
      O => \count_value_i[10]_i_2__0_n_0\
    );
\count_value_i[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__4_n_0\
    );
\count_value_i[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__4_n_0\
    );
\count_value_i[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__4_n_0\
    );
\count_value_i[4]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__4_n_0\
    );
\count_value_i[5]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \count_value_i[8]_i_2__0_n_0\,
      I1 => \^q\(4),
      I2 => \^q\(5),
      O => \count_value_i[5]_i_1__4_n_0\
    );
\count_value_i[6]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(4),
      I1 => \count_value_i[8]_i_2__0_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(6),
      O => \count_value_i[6]_i_1__4_n_0\
    );
\count_value_i[7]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[8]_i_2__0_n_0\,
      I2 => \^q\(4),
      I3 => \^q\(6),
      I4 => \^q\(7),
      O => \count_value_i[7]_i_1__4_n_0\
    );
\count_value_i[8]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(4),
      I2 => \count_value_i[8]_i_2__0_n_0\,
      I3 => \^q\(5),
      I4 => \^q\(7),
      I5 => \^q\(8),
      O => \count_value_i[8]_i_1__4_n_0\
    );
\count_value_i[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => rd_en,
      I3 => \count_value_i_reg[0]_0\,
      I4 => \^q\(0),
      I5 => \^q\(2),
      O => \count_value_i[8]_i_2__0_n_0\
    );
\count_value_i[9]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2__4_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \count_value_i[9]_i_1__4_n_0\
    );
\count_value_i[9]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^gen_pf_ic_rc.ram_empty_i_reg\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[9]_i_2__4_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^gen_pf_ic_rc.ram_empty_i_reg\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\count_value_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^gen_pf_ic_rc.ram_empty_i_reg\,
      D => \count_value_i[10]_i_1__0_n_0\,
      Q => \^q\(10),
      R => SR(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^gen_pf_ic_rc.ram_empty_i_reg\,
      D => \count_value_i[1]_i_1__4_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^gen_pf_ic_rc.ram_empty_i_reg\,
      D => \count_value_i[2]_i_1__4_n_0\,
      Q => \^q\(2),
      R => SR(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^gen_pf_ic_rc.ram_empty_i_reg\,
      D => \count_value_i[3]_i_1__4_n_0\,
      Q => \^q\(3),
      R => SR(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^gen_pf_ic_rc.ram_empty_i_reg\,
      D => \count_value_i[4]_i_1__4_n_0\,
      Q => \^q\(4),
      R => SR(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^gen_pf_ic_rc.ram_empty_i_reg\,
      D => \count_value_i[5]_i_1__4_n_0\,
      Q => \^q\(5),
      R => SR(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^gen_pf_ic_rc.ram_empty_i_reg\,
      D => \count_value_i[6]_i_1__4_n_0\,
      Q => \^q\(6),
      R => SR(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^gen_pf_ic_rc.ram_empty_i_reg\,
      D => \count_value_i[7]_i_1__4_n_0\,
      Q => \^q\(7),
      R => SR(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^gen_pf_ic_rc.ram_empty_i_reg\,
      D => \count_value_i[8]_i_1__4_n_0\,
      Q => \^q\(8),
      R => SR(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^gen_pf_ic_rc.ram_empty_i_reg\,
      D => \count_value_i[9]_i_1__4_n_0\,
      Q => \^q\(9),
      R => SR(0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\,
      I1 => rd_en,
      I2 => \^q\(0),
      O => S(0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[9]\(6),
      O => S(7)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[9]\(5),
      O => S(6)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[9]\(4),
      O => S(5)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[9]\(3),
      O => S(4)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[9]\(2),
      O => S(3)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[9]\(1),
      O => S(2)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[9]\(0),
      O => S(1)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(9),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[9]\(8),
      O => \count_value_i_reg[9]_0\(1)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[9]\(7),
      O => \count_value_i_reg[9]_0\(0)
    );
\gen_pf_ic_rc.ram_empty_i_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[9]\(4),
      O => \count_value_i_reg[5]_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\,
      O => \^gen_pf_ic_rc.ram_empty_i_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \semicap_xpm_counter_updn__parameterized1_24\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \count_value_i_reg[2]_0\ : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    \count_value_i_reg[6]_0\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gwdc.wr_data_count_i_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \semicap_xpm_counter_updn__parameterized1_24\ : entity is "xpm_counter_updn";
end \semicap_xpm_counter_updn__parameterized1_24\;

architecture STRUCTURE of \semicap_xpm_counter_updn__parameterized1_24\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \count_value_i[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[10]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[10]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2__1_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[10]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[10]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[10]_i_4_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_5_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_6_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_7_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_8_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_9_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_gwdc.wr_data_count_i_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_gwdc.wr_data_count_i_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__4\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \count_value_i[10]_i_2\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \count_value_i[5]_i_1__1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__1\ : label is "soft_lutpair68";
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
\count_value_i[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__4_n_0\
    );
\count_value_i[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(8),
      I2 => \^q\(6),
      I3 => \count_value_i[10]_i_2_n_0\,
      I4 => \^q\(7),
      I5 => \^q\(9),
      O => \count_value_i[10]_i_1_n_0\
    );
\count_value_i[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \count_value_i[6]_i_2__1_n_0\,
      I4 => \^q\(3),
      O => \count_value_i[10]_i_2_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \count_value_i_reg[2]_0\,
      I3 => \^q\(1),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \count_value_i_reg[2]_0\,
      I3 => \^q\(0),
      I4 => \^q\(2),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \count_value_i_reg[2]_0\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[4]_i_1__1_n_0\
    );
\count_value_i[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__1_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__1_n_0\
    );
\count_value_i[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(3),
      I2 => \count_value_i[6]_i_2__1_n_0\,
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \count_value_i[6]_i_1__1_n_0\
    );
\count_value_i[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => wrst_busy,
      I2 => rst_d1,
      I3 => \count_value_i_reg[6]_0\,
      I4 => wr_en,
      I5 => \^q\(1),
      O => \count_value_i[6]_i_2__1_n_0\
    );
\count_value_i[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2__1_n_0\,
      I3 => \^q\(6),
      O => \count_value_i[7]_i_1__1_n_0\
    );
\count_value_i[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(6),
      I2 => \count_value_i[9]_i_2__1_n_0\,
      I3 => \^q\(5),
      I4 => \^q\(7),
      O => \count_value_i[8]_i_1__1_n_0\
    );
\count_value_i[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(7),
      I2 => \^q\(5),
      I3 => \count_value_i[9]_i_2__1_n_0\,
      I4 => \^q\(6),
      I5 => \^q\(8),
      O => \count_value_i[9]_i_1__1_n_0\
    );
\count_value_i[9]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \count_value_i_reg[2]_0\,
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \count_value_i[9]_i_2__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__4_n_0\,
      Q => \^q\(0),
      R => wrst_busy
    );
\count_value_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[10]_i_1_n_0\,
      Q => \^q\(10),
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1__1_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[5]_i_1__1_n_0\,
      Q => \^q\(5),
      R => wrst_busy
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[6]_i_1__1_n_0\,
      Q => \^q\(6),
      R => wrst_busy
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[7]_i_1__1_n_0\,
      Q => \^q\(7),
      R => wrst_busy
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[8]_i_1__1_n_0\,
      Q => \^q\(8),
      R => wrst_busy
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[9]_i_1__1_n_0\,
      Q => \^q\(9),
      R => wrst_busy
    );
\gwdc.wr_data_count_i[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(10),
      I1 => \gwdc.wr_data_count_i_reg[10]\(10),
      O => \gwdc.wr_data_count_i[10]_i_2_n_0\
    );
\gwdc.wr_data_count_i[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(9),
      I1 => \gwdc.wr_data_count_i_reg[10]\(9),
      O => \gwdc.wr_data_count_i[10]_i_3_n_0\
    );
\gwdc.wr_data_count_i[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gwdc.wr_data_count_i_reg[10]\(8),
      O => \gwdc.wr_data_count_i[10]_i_4_n_0\
    );
\gwdc.wr_data_count_i[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gwdc.wr_data_count_i_reg[10]\(7),
      O => \gwdc.wr_data_count_i[7]_i_2_n_0\
    );
\gwdc.wr_data_count_i[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gwdc.wr_data_count_i_reg[10]\(6),
      O => \gwdc.wr_data_count_i[7]_i_3_n_0\
    );
\gwdc.wr_data_count_i[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gwdc.wr_data_count_i_reg[10]\(5),
      O => \gwdc.wr_data_count_i[7]_i_4_n_0\
    );
\gwdc.wr_data_count_i[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gwdc.wr_data_count_i_reg[10]\(4),
      O => \gwdc.wr_data_count_i[7]_i_5_n_0\
    );
\gwdc.wr_data_count_i[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gwdc.wr_data_count_i_reg[10]\(3),
      O => \gwdc.wr_data_count_i[7]_i_6_n_0\
    );
\gwdc.wr_data_count_i[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gwdc.wr_data_count_i_reg[10]\(2),
      O => \gwdc.wr_data_count_i[7]_i_7_n_0\
    );
\gwdc.wr_data_count_i[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gwdc.wr_data_count_i_reg[10]\(1),
      O => \gwdc.wr_data_count_i[7]_i_8_n_0\
    );
\gwdc.wr_data_count_i[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gwdc.wr_data_count_i_reg[10]\(0),
      O => \gwdc.wr_data_count_i[7]_i_9_n_0\
    );
\gwdc.wr_data_count_i_reg[10]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \gwdc.wr_data_count_i_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_gwdc.wr_data_count_i_reg[10]_i_1_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \gwdc.wr_data_count_i_reg[10]_i_1_n_6\,
      CO(0) => \gwdc.wr_data_count_i_reg[10]_i_1_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => \^q\(9 downto 8),
      O(7 downto 3) => \NLW_gwdc.wr_data_count_i_reg[10]_i_1_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => D(10 downto 8),
      S(7 downto 3) => B"00000",
      S(2) => \gwdc.wr_data_count_i[10]_i_2_n_0\,
      S(1) => \gwdc.wr_data_count_i[10]_i_3_n_0\,
      S(0) => \gwdc.wr_data_count_i[10]_i_4_n_0\
    );
\gwdc.wr_data_count_i_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \gwdc.wr_data_count_i_reg[7]_i_1_n_0\,
      CO(6) => \gwdc.wr_data_count_i_reg[7]_i_1_n_1\,
      CO(5) => \gwdc.wr_data_count_i_reg[7]_i_1_n_2\,
      CO(4) => \gwdc.wr_data_count_i_reg[7]_i_1_n_3\,
      CO(3) => \gwdc.wr_data_count_i_reg[7]_i_1_n_4\,
      CO(2) => \gwdc.wr_data_count_i_reg[7]_i_1_n_5\,
      CO(1) => \gwdc.wr_data_count_i_reg[7]_i_1_n_6\,
      CO(0) => \gwdc.wr_data_count_i_reg[7]_i_1_n_7\,
      DI(7 downto 0) => \^q\(7 downto 0),
      O(7 downto 0) => D(7 downto 0),
      S(7) => \gwdc.wr_data_count_i[7]_i_2_n_0\,
      S(6) => \gwdc.wr_data_count_i[7]_i_3_n_0\,
      S(5) => \gwdc.wr_data_count_i[7]_i_4_n_0\,
      S(4) => \gwdc.wr_data_count_i[7]_i_5_n_0\,
      S(3) => \gwdc.wr_data_count_i[7]_i_6_n_0\,
      S(2) => \gwdc.wr_data_count_i[7]_i_7_n_0\,
      S(1) => \gwdc.wr_data_count_i[7]_i_8_n_0\,
      S(0) => \gwdc.wr_data_count_i[7]_i_9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \semicap_xpm_counter_updn__parameterized2\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \semicap_xpm_counter_updn__parameterized2\ : entity is "xpm_counter_updn";
end \semicap_xpm_counter_updn__parameterized2\;

architecture STRUCTURE of \semicap_xpm_counter_updn__parameterized2\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2__3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__3\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__3\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__3\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__3\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \count_value_i[6]_i_1__3\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__3\ : label is "soft_lutpair65";
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__3_n_0\
    );
\count_value_i[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__3_n_0\
    );
\count_value_i[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__3_n_0\
    );
\count_value_i[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__3_n_0\
    );
\count_value_i[5]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \count_value_i[8]_i_2_n_0\,
      I1 => \^q\(4),
      I2 => \^q\(5),
      O => \count_value_i[5]_i_1__3_n_0\
    );
\count_value_i[6]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(4),
      I1 => \count_value_i[8]_i_2_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(6),
      O => \count_value_i[6]_i_1__3_n_0\
    );
\count_value_i[7]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[8]_i_2_n_0\,
      I2 => \^q\(4),
      I3 => \^q\(6),
      I4 => \^q\(7),
      O => \count_value_i[7]_i_1__3_n_0\
    );
\count_value_i[8]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(4),
      I2 => \count_value_i[8]_i_2_n_0\,
      I3 => \^q\(5),
      I4 => \^q\(7),
      I5 => \^q\(8),
      O => \count_value_i[8]_i_1__3_n_0\
    );
\count_value_i[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => rd_en,
      I3 => \count_value_i_reg[5]_0\,
      I4 => \^q\(0),
      I5 => \^q\(2),
      O => \count_value_i[8]_i_2_n_0\
    );
\count_value_i[9]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2__3_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \count_value_i[9]_i_1__3_n_0\
    );
\count_value_i[9]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \count_value_i_reg[0]_0\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[9]_i_2__3_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      S => SR(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[1]_i_1__3_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[2]_i_1__3_n_0\,
      Q => \^q\(2),
      R => SR(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[3]_i_1__3_n_0\,
      Q => \^q\(3),
      R => SR(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[4]_i_1__3_n_0\,
      Q => \^q\(4),
      R => SR(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[5]_i_1__3_n_0\,
      Q => \^q\(5),
      R => SR(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[6]_i_1__3_n_0\,
      Q => \^q\(6),
      R => SR(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[7]_i_1__3_n_0\,
      Q => \^q\(7),
      R => SR(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[8]_i_1__3_n_0\,
      Q => \^q\(8),
      R => SR(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[9]_i_1__3_n_0\,
      Q => \^q\(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \semicap_xpm_counter_updn__parameterized2_25\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    d_out_reg : out STD_LOGIC;
    \count_value_i_reg[2]_0\ : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    \count_value_i_reg[6]_0\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC;
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_1\ : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \semicap_xpm_counter_updn__parameterized2_25\ : entity is "xpm_counter_updn";
end \semicap_xpm_counter_updn__parameterized2_25\;

architecture STRUCTURE of \semicap_xpm_counter_updn__parameterized2_25\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[10]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_6_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_7_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_8_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_9_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal wr_pntr_plus1_pf : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__0\ : label is "soft_lutpair73";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wr_pntr_plus1_pf(1),
      O => \count_value_i[0]_i_1__3_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_pntr_plus1_pf(2),
      I1 => wr_pntr_plus1_pf(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => wr_pntr_plus1_pf(3),
      I1 => wr_pntr_plus1_pf(1),
      I2 => \count_value_i_reg[2]_0\,
      I3 => wr_pntr_plus1_pf(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => wr_pntr_plus1_pf(4),
      I1 => wr_pntr_plus1_pf(2),
      I2 => \count_value_i_reg[2]_0\,
      I3 => wr_pntr_plus1_pf(1),
      I4 => wr_pntr_plus1_pf(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => wr_pntr_plus1_pf(5),
      I1 => wr_pntr_plus1_pf(3),
      I2 => wr_pntr_plus1_pf(1),
      I3 => \count_value_i_reg[2]_0\,
      I4 => wr_pntr_plus1_pf(2),
      I5 => wr_pntr_plus1_pf(4),
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => wr_pntr_plus1_pf(4),
      I1 => \count_value_i[6]_i_2__0_n_0\,
      I2 => wr_pntr_plus1_pf(3),
      I3 => wr_pntr_plus1_pf(5),
      I4 => wr_pntr_plus1_pf(6),
      O => \count_value_i[5]_i_1__0_n_0\
    );
\count_value_i[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(0),
      I1 => wr_pntr_plus1_pf(4),
      I2 => \count_value_i[6]_i_2__0_n_0\,
      I3 => wr_pntr_plus1_pf(3),
      I4 => wr_pntr_plus1_pf(5),
      I5 => wr_pntr_plus1_pf(6),
      O => \count_value_i[6]_i_1__0_n_0\
    );
\count_value_i[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFFFFFFFFF"
    )
        port map (
      I0 => wr_pntr_plus1_pf(1),
      I1 => wrst_busy,
      I2 => rst_d1,
      I3 => \count_value_i_reg[6]_0\,
      I4 => wr_en,
      I5 => wr_pntr_plus1_pf(2),
      O => \count_value_i[6]_i_2__0_n_0\
    );
\count_value_i[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_pntr_plus1_pf(6),
      I2 => \count_value_i[9]_i_2__0_n_0\,
      I3 => \^q\(0),
      O => \count_value_i[7]_i_1__0_n_0\
    );
\count_value_i[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \count_value_i[9]_i_2__0_n_0\,
      I3 => wr_pntr_plus1_pf(6),
      I4 => \^q\(1),
      O => \count_value_i[8]_i_1__0_n_0\
    );
\count_value_i[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => wr_pntr_plus1_pf(6),
      I3 => \count_value_i[9]_i_2__0_n_0\,
      I4 => \^q\(0),
      I5 => \^q\(2),
      O => \count_value_i[9]_i_1__0_n_0\
    );
\count_value_i[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => wr_pntr_plus1_pf(4),
      I1 => wr_pntr_plus1_pf(2),
      I2 => \count_value_i_reg[2]_0\,
      I3 => wr_pntr_plus1_pf(1),
      I4 => wr_pntr_plus1_pf(3),
      I5 => wr_pntr_plus1_pf(5),
      O => \count_value_i[9]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__3_n_0\,
      Q => wr_pntr_plus1_pf(1),
      S => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => wr_pntr_plus1_pf(2),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => wr_pntr_plus1_pf(3),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => wr_pntr_plus1_pf(4),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => wr_pntr_plus1_pf(5),
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[5]_i_1__0_n_0\,
      Q => wr_pntr_plus1_pf(6),
      R => wrst_busy
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[6]_i_1__0_n_0\,
      Q => \^q\(0),
      R => wrst_busy
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[7]_i_1__0_n_0\,
      Q => \^q\(1),
      R => wrst_busy
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[8]_i_1__0_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[9]_i_1__0_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AE00AEAE"
    )
        port map (
      I0 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_2_n_0\,
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_1\,
      I2 => \count_value_i_reg[2]_0\,
      I3 => rst,
      I4 => rst_d1,
      O => d_out_reg
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000004"
    )
        port map (
      I0 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_n_0\,
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\,
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7_n_0\,
      I3 => \^q\(3),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0\(9),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_2_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => wr_pntr_plus1_pf(4),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0\(5),
      I3 => wr_pntr_plus1_pf(6),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0\(4),
      I5 => wr_pntr_plus1_pf(5),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => wr_pntr_plus1_pf(1),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => wr_pntr_plus1_pf(3),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => wr_pntr_plus1_pf(2),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0\(8),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[10]_i_3_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0\(7),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0\(6),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr_plus1_pf(6),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0\(5),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr_plus1_pf(5),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0\(4),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr_plus1_pf(4),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0\(3),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_6_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr_plus1_pf(3),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0\(2),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_7_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr_plus1_pf(2),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0\(1),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_8_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr_plus1_pf(1),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0\(0),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_9_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[10]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[10]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[10]_i_1_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \^q\(2),
      O(7 downto 2) => \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[10]_i_1_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => D(8 downto 7),
      S(7 downto 2) => B"000000",
      S(1) => S(0),
      S(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[10]_i_3_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => E(0),
      CI_TOP => '0',
      CO(7) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_0\,
      CO(6) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_1\,
      CO(5) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_2\,
      CO(4) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_3\,
      CO(3) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_4\,
      CO(2) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_5\,
      CO(1) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_6\,
      CO(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_7\,
      DI(7 downto 6) => \^q\(1 downto 0),
      DI(5 downto 0) => wr_pntr_plus1_pf(6 downto 1),
      O(7 downto 1) => D(6 downto 0),
      O(0) => \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_O_UNCONNECTED\(0),
      S(7) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2_n_0\,
      S(6) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3_n_0\,
      S(5) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4_n_0\,
      S(4) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5_n_0\,
      S(3) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_6_n_0\,
      S(2) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_7_n_0\,
      S(1) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_8_n_0\,
      S(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \semicap_xpm_counter_updn__parameterized3\ is
  port (
    going_afull : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_pf_ic_rc.gaf_ic.ram_afull_i_reg\ : in STD_LOGIC;
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[6]_0\ : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    \gen_pf_ic_rc.gaf_ic.ram_afull_i_i_2_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \semicap_xpm_counter_updn__parameterized3\ : entity is "xpm_counter_updn";
end \semicap_xpm_counter_updn__parameterized3\;

architecture STRUCTURE of \semicap_xpm_counter_updn__parameterized3\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal count_value_i : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gaf_ic.ram_afull_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gaf_ic.ram_afull_i_i_4_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__2\ : label is "soft_lutpair18";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_value_i(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => count_value_i(0),
      I1 => count_value_i(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => count_value_i(0),
      I1 => count_value_i(1),
      I2 => count_value_i(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => count_value_i(1),
      I1 => count_value_i(0),
      I2 => count_value_i(2),
      I3 => count_value_i(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => count_value_i(2),
      I1 => count_value_i(0),
      I2 => count_value_i(1),
      I3 => count_value_i(3),
      I4 => count_value_i(4),
      O => \count_value_i[4]_i_1__2_n_0\
    );
\count_value_i[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => count_value_i(3),
      I1 => \count_value_i[6]_i_2__2_n_0\,
      I2 => count_value_i(2),
      I3 => count_value_i(4),
      I4 => count_value_i(5),
      O => \count_value_i[5]_i_1__2_n_0\
    );
\count_value_i[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => count_value_i(4),
      I1 => count_value_i(2),
      I2 => \count_value_i[6]_i_2__2_n_0\,
      I3 => count_value_i(3),
      I4 => count_value_i(5),
      I5 => \^q\(0),
      O => \count_value_i[6]_i_1__2_n_0\
    );
\count_value_i[6]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => count_value_i(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[6]_0\,
      I3 => wrst_busy,
      I4 => rst_d1,
      I5 => count_value_i(0),
      O => \count_value_i[6]_i_2__2_n_0\
    );
\count_value_i[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => count_value_i(5),
      I1 => \count_value_i[7]_i_2__1_n_0\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \count_value_i[7]_i_1__2_n_0\
    );
\count_value_i[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => count_value_i(4),
      I1 => count_value_i(2),
      I2 => count_value_i(0),
      I3 => wr_pntr_plus1_pf_carry,
      I4 => count_value_i(1),
      I5 => count_value_i(3),
      O => \count_value_i[7]_i_2__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => count_value_i(0),
      S => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => count_value_i(1),
      S => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => count_value_i(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => count_value_i(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[4]_i_1__2_n_0\,
      Q => count_value_i(4),
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[5]_i_1__2_n_0\,
      Q => count_value_i(5),
      R => wrst_busy
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[6]_i_1__2_n_0\,
      Q => \^q\(0),
      R => wrst_busy
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[7]_i_1__2_n_0\,
      Q => \^q\(1),
      R => wrst_busy
    );
\gen_pf_ic_rc.gaf_ic.ram_afull_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \gen_pf_ic_rc.gaf_ic.ram_afull_i_i_3_n_0\,
      I1 => \gen_pf_ic_rc.gaf_ic.ram_afull_i_i_4_n_0\,
      I2 => \gen_pf_ic_rc.gaf_ic.ram_afull_i_reg\,
      I3 => wr_pntr_plus1_pf_carry,
      O => going_afull
    );
\gen_pf_ic_rc.gaf_ic.ram_afull_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => count_value_i(2),
      I1 => \gen_pf_ic_rc.gaf_ic.ram_afull_i_i_2_0\(2),
      I2 => count_value_i(1),
      I3 => \gen_pf_ic_rc.gaf_ic.ram_afull_i_i_2_0\(1),
      I4 => \gen_pf_ic_rc.gaf_ic.ram_afull_i_i_2_0\(0),
      I5 => count_value_i(0),
      O => \gen_pf_ic_rc.gaf_ic.ram_afull_i_i_3_n_0\
    );
\gen_pf_ic_rc.gaf_ic.ram_afull_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => count_value_i(5),
      I1 => \gen_pf_ic_rc.gaf_ic.ram_afull_i_i_2_0\(5),
      I2 => count_value_i(4),
      I3 => \gen_pf_ic_rc.gaf_ic.ram_afull_i_i_2_0\(4),
      I4 => \gen_pf_ic_rc.gaf_ic.ram_afull_i_i_2_0\(3),
      I5 => count_value_i(3),
      O => \gen_pf_ic_rc.gaf_ic.ram_afull_i_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \semicap_xpm_counter_updn__parameterized4\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \semicap_xpm_counter_updn__parameterized4\ : entity is "xpm_counter_updn";
end \semicap_xpm_counter_updn__parameterized4\;

architecture STRUCTURE of \semicap_xpm_counter_updn__parameterized4\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \count_value_i[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__5_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__5_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__5_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__5_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_2__3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__4\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__5\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__5\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__5\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \count_value_i[6]_i_1__5\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__5\ : label is "soft_lutpair15";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\count_value_i[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__4_n_0\
    );
\count_value_i[1]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__5_n_0\
    );
\count_value_i[2]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__5_n_0\
    );
\count_value_i[3]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__5_n_0\
    );
\count_value_i[4]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__5_n_0\
    );
\count_value_i[5]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \count_value_i[7]_i_2__3_n_0\,
      I1 => \^q\(4),
      I2 => \^q\(5),
      O => \count_value_i[5]_i_1__5_n_0\
    );
\count_value_i[6]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(4),
      I1 => \count_value_i[7]_i_2__3_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(6),
      O => \count_value_i[6]_i_1__5_n_0\
    );
\count_value_i[7]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[7]_i_2__3_n_0\,
      I2 => \^q\(4),
      I3 => \^q\(6),
      I4 => \^q\(7),
      O => \count_value_i[7]_i_1__5_n_0\
    );
\count_value_i[7]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => rd_en,
      I3 => \count_value_i_reg[5]_0\,
      I4 => \^q\(0),
      I5 => \^q\(2),
      O => \count_value_i[7]_i_2__3_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__4_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__5_n_0\,
      Q => \^q\(1),
      S => SR(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__5_n_0\,
      Q => \^q\(2),
      R => SR(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__5_n_0\,
      Q => \^q\(3),
      R => SR(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1__5_n_0\,
      Q => \^q\(4),
      R => SR(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[5]_i_1__5_n_0\,
      Q => \^q\(5),
      R => SR(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[6]_i_1__5_n_0\,
      Q => \^q\(6),
      R => SR(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[7]_i_1__5_n_0\,
      Q => \^q\(7),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \semicap_xpm_counter_updn__parameterized4_32\ is
  port (
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    leaving_afull : out STD_LOGIC;
    going_afull : in STD_LOGIC;
    \gen_pf_ic_rc.gaf_ic.ram_afull_i_reg\ : in STD_LOGIC;
    rst : in STD_LOGIC;
    clr_full : in STD_LOGIC;
    almost_full : in STD_LOGIC;
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    \gen_pf_ic_rc.gaf_ic.ram_afull_i_reg_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \semicap_xpm_counter_updn__parameterized4_32\ : entity is "xpm_counter_updn";
end \semicap_xpm_counter_updn__parameterized4_32\;

architecture STRUCTURE of \semicap_xpm_counter_updn__parameterized4_32\ is
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[6]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7_n_0\ : STD_LOGIC;
  signal \^leaving_afull\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair33";
begin
  leaving_afull <= \^leaving_afull\;
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      I2 => \count_value_i_reg_n_0_[2]\,
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[1]\,
      I1 => \count_value_i_reg_n_0_[0]\,
      I2 => \count_value_i_reg_n_0_[2]\,
      I3 => \count_value_i_reg_n_0_[3]\,
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[2]\,
      I1 => \count_value_i_reg_n_0_[0]\,
      I2 => \count_value_i_reg_n_0_[1]\,
      I3 => \count_value_i_reg_n_0_[3]\,
      I4 => \count_value_i_reg_n_0_[4]\,
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[3]\,
      I1 => \count_value_i[6]_i_2_n_0\,
      I2 => \count_value_i_reg_n_0_[2]\,
      I3 => \count_value_i_reg_n_0_[4]\,
      I4 => \count_value_i_reg_n_0_[5]\,
      O => \count_value_i[5]_i_1_n_0\
    );
\count_value_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[4]\,
      I1 => \count_value_i_reg_n_0_[2]\,
      I2 => \count_value_i[6]_i_2_n_0\,
      I3 => \count_value_i_reg_n_0_[3]\,
      I4 => \count_value_i_reg_n_0_[5]\,
      I5 => \count_value_i_reg_n_0_[6]\,
      O => \count_value_i[6]_i_1_n_0\
    );
\count_value_i[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[1]\,
      I1 => wr_en,
      I2 => \gen_pf_ic_rc.gaf_ic.ram_afull_i_reg\,
      I3 => wrst_busy,
      I4 => rst_d1,
      I5 => \count_value_i_reg_n_0_[0]\,
      O => \count_value_i[6]_i_2_n_0\
    );
\count_value_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[5]\,
      I1 => \count_value_i[7]_i_2_n_0\,
      I2 => \count_value_i_reg_n_0_[6]\,
      I3 => \count_value_i_reg_n_0_[7]\,
      O => \count_value_i[7]_i_1_n_0\
    );
\count_value_i[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[4]\,
      I1 => \count_value_i_reg_n_0_[2]\,
      I2 => \count_value_i_reg_n_0_[0]\,
      I3 => wr_pntr_plus1_pf_carry,
      I4 => \count_value_i_reg_n_0_[1]\,
      I5 => \count_value_i_reg_n_0_[3]\,
      O => \count_value_i[7]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[0]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[0]\,
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[1]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[1]\,
      S => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[2]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[2]\,
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[3]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[3]\,
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[4]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[4]\,
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[5]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[5]\,
      R => wrst_busy
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[6]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[6]\,
      R => wrst_busy
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[7]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[7]\,
      R => wrst_busy
    );
\gen_pf_ic_rc.gaf_ic.ram_afull_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFFE0000000E"
    )
        port map (
      I0 => \^leaving_afull\,
      I1 => going_afull,
      I2 => \gen_pf_ic_rc.gaf_ic.ram_afull_i_reg\,
      I3 => rst,
      I4 => clr_full,
      I5 => almost_full,
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[7]\,
      I1 => \gen_pf_ic_rc.gaf_ic.ram_afull_i_reg_0\(7),
      I2 => \count_value_i_reg_n_0_[6]\,
      I3 => \gen_pf_ic_rc.gaf_ic.ram_afull_i_reg_0\(6),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6_n_0\,
      I5 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7_n_0\,
      O => \^leaving_afull\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[5]\,
      I1 => \gen_pf_ic_rc.gaf_ic.ram_afull_i_reg_0\(5),
      I2 => \count_value_i_reg_n_0_[4]\,
      I3 => \gen_pf_ic_rc.gaf_ic.ram_afull_i_reg_0\(4),
      I4 => \gen_pf_ic_rc.gaf_ic.ram_afull_i_reg_0\(3),
      I5 => \count_value_i_reg_n_0_[3]\,
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[2]\,
      I1 => \gen_pf_ic_rc.gaf_ic.ram_afull_i_reg_0\(2),
      I2 => \count_value_i_reg_n_0_[1]\,
      I3 => \gen_pf_ic_rc.gaf_ic.ram_afull_i_reg_0\(1),
      I4 => \gen_pf_ic_rc.gaf_ic.ram_afull_i_reg_0\(0),
      I5 => \count_value_i_reg_n_0_[0]\,
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \semicap_xpm_counter_updn__parameterized5\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC;
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \semicap_xpm_counter_updn__parameterized5\ : entity is "xpm_counter_updn";
end \semicap_xpm_counter_updn__parameterized5\;

architecture STRUCTURE of \semicap_xpm_counter_updn__parameterized5\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \count_value_i[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_10_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_6_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_7_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_8_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_9_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__5\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__4\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__4\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__4\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \count_value_i[6]_i_1__4\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__4\ : label is "soft_lutpair21";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  E(0) <= \^e\(0);
  Q(8 downto 0) <= \^q\(8 downto 0);
\count_value_i[0]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\,
      I1 => rd_en,
      I2 => \^q\(0),
      O => \count_value_i[0]_i_1__5_n_0\
    );
\count_value_i[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__4_n_0\
    );
\count_value_i[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__4_n_0\
    );
\count_value_i[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__4_n_0\
    );
\count_value_i[4]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__4_n_0\
    );
\count_value_i[5]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \count_value_i[8]_i_2__0_n_0\,
      I1 => \^q\(4),
      I2 => \^q\(5),
      O => \count_value_i[5]_i_1__4_n_0\
    );
\count_value_i[6]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(4),
      I1 => \count_value_i[8]_i_2__0_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(6),
      O => \count_value_i[6]_i_1__4_n_0\
    );
\count_value_i[7]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[8]_i_2__0_n_0\,
      I2 => \^q\(4),
      I3 => \^q\(6),
      I4 => \^q\(7),
      O => \count_value_i[7]_i_1__4_n_0\
    );
\count_value_i[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(4),
      I2 => \count_value_i[8]_i_2__0_n_0\,
      I3 => \^q\(5),
      I4 => \^q\(7),
      I5 => \^q\(8),
      O => \count_value_i[8]_i_1__0_n_0\
    );
\count_value_i[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => rd_en,
      I3 => \count_value_i_reg[0]_0\,
      I4 => \^q\(0),
      I5 => \^q\(2),
      O => \count_value_i[8]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[0]_i_1__5_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[1]_i_1__4_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[2]_i_1__4_n_0\,
      Q => \^q\(2),
      R => SR(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[3]_i_1__4_n_0\,
      Q => \^q\(3),
      R => SR(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[4]_i_1__4_n_0\,
      Q => \^q\(4),
      R => SR(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[5]_i_1__4_n_0\,
      Q => \^q\(5),
      R => SR(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[6]_i_1__4_n_0\,
      Q => \^q\(6),
      R => SR(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[7]_i_1__4_n_0\,
      Q => \^q\(7),
      R => SR(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[8]_i_1__0_n_0\,
      Q => \^q\(8),
      R => SR(0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\,
      I1 => rd_en,
      I2 => \^q\(0),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_10_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(7),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(6),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(5),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_5_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(4),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_6_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(3),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_7_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(2),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_8_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(1),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_9_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(0),
      CI_TOP => '0',
      CO(7) => \NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_1\,
      CO(5) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_2\,
      CO(4) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_3\,
      CO(3) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_4\,
      CO(2) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_5\,
      CO(1) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_6\,
      CO(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_7\,
      DI(7) => '0',
      DI(6 downto 1) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(6 downto 1),
      DI(0) => DI(0),
      O(7 downto 0) => D(7 downto 0),
      S(7) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3_n_0\,
      S(6) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4_n_0\,
      S(5) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_5_n_0\,
      S(4) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_6_n_0\,
      S(3) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_7_n_0\,
      S(2) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_8_n_0\,
      S(1) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_9_n_0\,
      S(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_10_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\,
      O => \^e\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \semicap_xpm_counter_updn__parameterized5_30\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[6]_0\ : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    \gwdc.wr_data_count_i_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \semicap_xpm_counter_updn__parameterized5_30\ : entity is "xpm_counter_updn";
end \semicap_xpm_counter_updn__parameterized5_30\;

architecture STRUCTURE of \semicap_xpm_counter_updn__parameterized5_30\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_5_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_6_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_7_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_8_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_9_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[8]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_gwdc.wr_data_count_i_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gwdc.wr_data_count_i_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1\ : label is "soft_lutpair28";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__1_n_0\
    );
\count_value_i[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__1_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__1_n_0\
    );
\count_value_i[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__1_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__1_n_0\
    );
\count_value_i[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[6]_0\,
      I3 => wrst_busy,
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__1_n_0\
    );
\count_value_i[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[8]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__1_n_0\
    );
\count_value_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[8]_i_2_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1_n_0\
    );
\count_value_i[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => wr_pntr_plus1_pf_carry,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[8]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[4]_i_1__1_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[5]_i_1__1_n_0\,
      Q => \^q\(5),
      R => wrst_busy
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[6]_i_1__1_n_0\,
      Q => \^q\(6),
      R => wrst_busy
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[7]_i_1__1_n_0\,
      Q => \^q\(7),
      R => wrst_busy
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[8]_i_1_n_0\,
      Q => \^q\(8),
      R => wrst_busy
    );
\gwdc.wr_data_count_i[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gwdc.wr_data_count_i_reg[8]\(7),
      O => \gwdc.wr_data_count_i[7]_i_2_n_0\
    );
\gwdc.wr_data_count_i[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gwdc.wr_data_count_i_reg[8]\(6),
      O => \gwdc.wr_data_count_i[7]_i_3_n_0\
    );
\gwdc.wr_data_count_i[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gwdc.wr_data_count_i_reg[8]\(5),
      O => \gwdc.wr_data_count_i[7]_i_4_n_0\
    );
\gwdc.wr_data_count_i[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gwdc.wr_data_count_i_reg[8]\(4),
      O => \gwdc.wr_data_count_i[7]_i_5_n_0\
    );
\gwdc.wr_data_count_i[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gwdc.wr_data_count_i_reg[8]\(3),
      O => \gwdc.wr_data_count_i[7]_i_6_n_0\
    );
\gwdc.wr_data_count_i[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gwdc.wr_data_count_i_reg[8]\(2),
      O => \gwdc.wr_data_count_i[7]_i_7_n_0\
    );
\gwdc.wr_data_count_i[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gwdc.wr_data_count_i_reg[8]\(1),
      O => \gwdc.wr_data_count_i[7]_i_8_n_0\
    );
\gwdc.wr_data_count_i[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gwdc.wr_data_count_i_reg[8]\(0),
      O => \gwdc.wr_data_count_i[7]_i_9_n_0\
    );
\gwdc.wr_data_count_i[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gwdc.wr_data_count_i_reg[8]\(8),
      O => \gwdc.wr_data_count_i[8]_i_2_n_0\
    );
\gwdc.wr_data_count_i_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \gwdc.wr_data_count_i_reg[7]_i_1_n_0\,
      CO(6) => \gwdc.wr_data_count_i_reg[7]_i_1_n_1\,
      CO(5) => \gwdc.wr_data_count_i_reg[7]_i_1_n_2\,
      CO(4) => \gwdc.wr_data_count_i_reg[7]_i_1_n_3\,
      CO(3) => \gwdc.wr_data_count_i_reg[7]_i_1_n_4\,
      CO(2) => \gwdc.wr_data_count_i_reg[7]_i_1_n_5\,
      CO(1) => \gwdc.wr_data_count_i_reg[7]_i_1_n_6\,
      CO(0) => \gwdc.wr_data_count_i_reg[7]_i_1_n_7\,
      DI(7 downto 0) => \^q\(7 downto 0),
      O(7 downto 0) => D(7 downto 0),
      S(7) => \gwdc.wr_data_count_i[7]_i_2_n_0\,
      S(6) => \gwdc.wr_data_count_i[7]_i_3_n_0\,
      S(5) => \gwdc.wr_data_count_i[7]_i_4_n_0\,
      S(4) => \gwdc.wr_data_count_i[7]_i_5_n_0\,
      S(3) => \gwdc.wr_data_count_i[7]_i_6_n_0\,
      S(2) => \gwdc.wr_data_count_i[7]_i_7_n_0\,
      S(1) => \gwdc.wr_data_count_i[7]_i_8_n_0\,
      S(0) => \gwdc.wr_data_count_i[7]_i_9_n_0\
    );
\gwdc.wr_data_count_i_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \gwdc.wr_data_count_i_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_gwdc.wr_data_count_i_reg[8]_i_1_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_gwdc.wr_data_count_i_reg[8]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => D(8),
      S(7 downto 1) => B"0000000",
      S(0) => \gwdc.wr_data_count_i[8]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \semicap_xpm_counter_updn__parameterized6\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \semicap_xpm_counter_updn__parameterized6\ : entity is "xpm_counter_updn";
end \semicap_xpm_counter_updn__parameterized6\;

architecture STRUCTURE of \semicap_xpm_counter_updn__parameterized6\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \count_value_i[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_2__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__3\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__3\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__3\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__3\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \count_value_i[6]_i_1__3\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__3\ : label is "soft_lutpair24";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\count_value_i[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__3_n_0\
    );
\count_value_i[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__3_n_0\
    );
\count_value_i[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__3_n_0\
    );
\count_value_i[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__3_n_0\
    );
\count_value_i[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__3_n_0\
    );
\count_value_i[5]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \count_value_i[7]_i_2__2_n_0\,
      I1 => \^q\(4),
      I2 => \^q\(5),
      O => \count_value_i[5]_i_1__3_n_0\
    );
\count_value_i[6]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(4),
      I1 => \count_value_i[7]_i_2__2_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(6),
      O => \count_value_i[6]_i_1__3_n_0\
    );
\count_value_i[7]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[7]_i_2__2_n_0\,
      I2 => \^q\(4),
      I3 => \^q\(6),
      I4 => \^q\(7),
      O => \count_value_i[7]_i_1__3_n_0\
    );
\count_value_i[7]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => rd_en,
      I3 => \count_value_i_reg[5]_0\,
      I4 => \^q\(0),
      I5 => \^q\(2),
      O => \count_value_i[7]_i_2__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__3_n_0\,
      Q => \^q\(0),
      S => SR(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__3_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__3_n_0\,
      Q => \^q\(2),
      R => SR(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__3_n_0\,
      Q => \^q\(3),
      R => SR(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1__3_n_0\,
      Q => \^q\(4),
      R => SR(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[5]_i_1__3_n_0\,
      Q => \^q\(5),
      R => SR(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[6]_i_1__3_n_0\,
      Q => \^q\(6),
      R => SR(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[7]_i_1__3_n_0\,
      Q => \^q\(7),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \semicap_xpm_counter_updn__parameterized6_31\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    d_out_reg : out STD_LOGIC;
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[6]_0\ : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    leaving_afull : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \semicap_xpm_counter_updn__parameterized6_31\ : entity is "xpm_counter_updn";
end \semicap_xpm_counter_updn__parameterized6_31\;

architecture STRUCTURE of \semicap_xpm_counter_updn__parameterized6_31\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal leaving_full : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair31";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__0_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__0_n_0\
    );
\count_value_i[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__0_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__0_n_0\
    );
\count_value_i[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[6]_0\,
      I3 => wrst_busy,
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__0_n_0\
    );
\count_value_i[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[7]_i_2__0_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__0_n_0\
    );
\count_value_i[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => wr_pntr_plus1_pf_carry,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[7]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[5]_i_1__0_n_0\,
      Q => \^q\(5),
      R => wrst_busy
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[6]_i_1__0_n_0\,
      Q => \^q\(6),
      R => wrst_busy
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[7]_i_1__0_n_0\,
      Q => \^q\(7),
      R => wrst_busy
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEA00EA"
    )
        port map (
      I0 => leaving_full,
      I1 => leaving_afull,
      I2 => wr_pntr_plus1_pf_carry,
      I3 => rst_d1,
      I4 => rst,
      O => d_out_reg
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(7),
      I2 => \^q\(6),
      I3 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(6),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0\,
      I5 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_n_0\,
      O => leaving_full
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(5),
      I2 => \^q\(4),
      I3 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(4),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(3),
      I5 => \^q\(3),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(2),
      I2 => \^q\(1),
      I3 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(1),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(0),
      I5 => \^q\(0),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity semicap_xpm_fifo_reg_bit is
  port (
    rst_d1 : out STD_LOGIC;
    d_out_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    clr_full : out STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\ : in STD_LOGIC;
    rst : in STD_LOGIC;
    \count_value_i_reg[9]\ : in STD_LOGIC;
    prog_full : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of semicap_xpm_fifo_reg_bit : entity is "xpm_fifo_reg_bit";
end semicap_xpm_fifo_reg_bit;

architecture STRUCTURE of semicap_xpm_fifo_reg_bit is
  signal \^rst_d1\ : STD_LOGIC;
begin
  rst_d1 <= \^rst_d1\;
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wrst_busy,
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pf_ic_rc.gaf_ic.ram_afull_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => wrst_busy,
      I2 => rst,
      O => clr_full
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF8A008A"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\,
      I1 => rst,
      I2 => \^rst_d1\,
      I3 => \count_value_i_reg[9]\,
      I4 => prog_full,
      O => d_out_reg_0
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \count_value_i_reg[9]\,
      I2 => \^rst_d1\,
      I3 => wrst_busy,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity semicap_xpm_fifo_reg_bit_29 is
  port (
    rst_d1 : out STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]\ : out STD_LOGIC;
    clr_full : out STD_LOGIC;
    overflow_i0 : out STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg_0\ : in STD_LOGIC;
    prog_full : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of semicap_xpm_fifo_reg_bit_29 : entity is "xpm_fifo_reg_bit";
end semicap_xpm_fifo_reg_bit_29;

architecture STRUCTURE of semicap_xpm_fifo_reg_bit_29 is
  signal \^clr_full\ : STD_LOGIC;
  signal \^rst_d1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.gpf_ic.prog_full_i_i_3\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \gof.overflow_i_i_1\ : label is "soft_lutpair27";
begin
  clr_full <= \^clr_full\;
  rst_d1 <= \^rst_d1\;
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wrst_busy,
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0E000E"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\,
      I1 => Q(0),
      I2 => \^clr_full\,
      I3 => \gen_pf_ic_rc.gpf_ic.prog_full_i_reg_0\,
      I4 => prog_full,
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]\
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rst,
      I1 => \^rst_d1\,
      I2 => wrst_busy,
      O => \^clr_full\
    );
\gof.overflow_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => wrst_busy,
      I2 => \gen_pf_ic_rc.gpf_ic.prog_full_i_reg_0\,
      I3 => wr_en,
      O => overflow_i0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity semicap_xpm_fifo_reg_vec is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \reg_out_i_reg[8]_0\ : out STD_LOGIC;
    \reg_out_i_reg[1]_0\ : out STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[10]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    wrst_busy : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of semicap_xpm_fifo_reg_vec : entity is "xpm_fifo_reg_vec";
end semicap_xpm_fifo_reg_vec;

architecture STRUCTURE of semicap_xpm_fifo_reg_vec is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3\(1),
      I2 => \^q\(2),
      I3 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3\(2),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3\(0),
      I5 => \^q\(0),
      O => \reg_out_i_reg[1]_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[10]\(2),
      I2 => \^q\(7),
      I3 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[10]\(1),
      I4 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[10]\(0),
      I5 => \^q\(6),
      O => \reg_out_i_reg[8]_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(9),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[10]\(3),
      O => S(0)
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(1),
      Q => \^q\(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(2),
      Q => \^q\(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(3),
      Q => \^q\(3),
      R => wrst_busy
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(4),
      Q => \^q\(4),
      R => wrst_busy
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(5),
      Q => \^q\(5),
      R => wrst_busy
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(6),
      Q => \^q\(6),
      R => wrst_busy
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(7),
      Q => \^q\(7),
      R => wrst_busy
    );
\reg_out_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(8),
      Q => \^q\(8),
      R => wrst_busy
    );
\reg_out_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(9),
      Q => \^q\(9),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity semicap_xpm_fifo_reg_vec_22 is
  port (
    empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_aempty_i0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \gen_pf_ic_rc.ram_empty_i_reg\ : in STD_LOGIC;
    \gen_pf_ic_rc.ram_empty_i_reg_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \gen_pf_ic_rc.ram_empty_i_reg_1\ : in STD_LOGIC;
    \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    rd_en : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[9]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_out_i_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of semicap_xpm_fifo_reg_vec_22 : entity is "xpm_fifo_reg_vec";
end semicap_xpm_fifo_reg_vec_22;

architecture STRUCTURE of semicap_xpm_fifo_reg_vec_22 is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_7_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_9_n_0\ : STD_LOGIC;
  signal going_aempty0 : STD_LOGIC;
  signal leaving_aempty : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[9]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\gen_pf_ic_rc.gae_ic_std.ram_aempty_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => rd_en,
      I1 => going_aempty0,
      I2 => leaving_aempty,
      O => ram_aempty_i0
    );
\gen_pf_ic_rc.gae_ic_std.ram_aempty_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000000"
    )
        port map (
      I0 => \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_i_3_n_0\,
      I1 => \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg_0\(9),
      I2 => \^q\(8),
      I3 => \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_i_4_n_0\,
      I4 => \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_i_5_n_0\,
      O => going_aempty0
    );
\gen_pf_ic_rc.gae_ic_std.ram_aempty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \reg_out_i_reg_n_0_[0]\,
      I1 => \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg_0\(0),
      I2 => \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg_0\(2),
      I3 => \^q\(1),
      I4 => \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg_0\(1),
      I5 => \^q\(0),
      O => \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_i_3_n_0\
    );
\gen_pf_ic_rc.gae_ic_std.ram_aempty_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg_0\(6),
      I2 => \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg_0\(8),
      I3 => \^q\(7),
      I4 => \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg_0\(7),
      I5 => \^q\(6),
      O => \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_i_4_n_0\
    );
\gen_pf_ic_rc.gae_ic_std.ram_aempty_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg_0\(3),
      I2 => \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg_0\(5),
      I3 => \^q\(4),
      I4 => \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg_0\(4),
      I5 => \^q\(3),
      O => \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_i_5_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \reg_out_i_reg_n_0_[0]\,
      CI_TOP => '0',
      CO(7) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_0\,
      CO(6) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_1\,
      CO(5) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_2\,
      CO(4) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_3\,
      CO(3) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_4\,
      CO(2) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_5\,
      CO(1) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_6\,
      CO(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_7\,
      DI(7 downto 1) => \^q\(6 downto 0),
      DI(0) => DI(0),
      O(7 downto 0) => D(7 downto 0),
      S(7 downto 0) => S(7 downto 0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[9]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[9]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[9]_i_1_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \^q\(7),
      O(7 downto 2) => \NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[9]_i_1_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => D(9 downto 8),
      S(7 downto 2) => B"000000",
      S(1 downto 0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[9]\(1 downto 0)
    );
\gen_pf_ic_rc.ram_empty_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F88888F88888888"
    )
        port map (
      I0 => \gen_pf_ic_rc.ram_empty_i_reg\,
      I1 => leaving_aempty,
      I2 => \gen_pf_ic_rc.ram_empty_i_i_3_n_0\,
      I3 => \^q\(8),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg_0\(8),
      I5 => \gen_pf_ic_rc.ram_empty_i_i_4_n_0\,
      O => empty_i0
    );
\gen_pf_ic_rc.ram_empty_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000000"
    )
        port map (
      I0 => \gen_pf_ic_rc.ram_empty_i_i_5_n_0\,
      I1 => \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg\(9),
      I2 => \^q\(8),
      I3 => \gen_pf_ic_rc.ram_empty_i_i_6_n_0\,
      I4 => \gen_pf_ic_rc.ram_empty_i_i_7_n_0\,
      O => leaving_aempty
    );
\gen_pf_ic_rc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFFFF6FFFFFFFFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_0\(4),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg_1\,
      I3 => \gen_pf_ic_rc.ram_empty_i_reg_0\(3),
      I4 => \^q\(2),
      I5 => \gen_pf_ic_rc.ram_empty_i_i_9_n_0\,
      O => \gen_pf_ic_rc.ram_empty_i_i_3_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \reg_out_i_reg_n_0_[0]\,
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_0\(0),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg_0\(2),
      I3 => \^q\(1),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg_0\(1),
      I5 => \^q\(0),
      O => \gen_pf_ic_rc.ram_empty_i_i_4_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \reg_out_i_reg_n_0_[0]\,
      I1 => \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg\(0),
      I2 => \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg\(2),
      I3 => \^q\(1),
      I4 => \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg\(1),
      I5 => \^q\(0),
      O => \gen_pf_ic_rc.ram_empty_i_i_5_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg\(6),
      I2 => \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg\(8),
      I3 => \^q\(7),
      I4 => \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg\(7),
      I5 => \^q\(6),
      O => \gen_pf_ic_rc.ram_empty_i_i_6_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg\(3),
      I2 => \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg\(5),
      I3 => \^q\(4),
      I4 => \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg\(4),
      I5 => \^q\(3),
      O => \gen_pf_ic_rc.ram_empty_i_i_7_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_0\(5),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg_0\(7),
      I3 => \^q\(7),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg_0\(6),
      I5 => \^q\(6),
      O => \gen_pf_ic_rc.ram_empty_i_i_9_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[9]_0\(0),
      Q => \reg_out_i_reg_n_0_[0]\,
      R => SR(0)
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[9]_0\(1),
      Q => \^q\(0),
      R => SR(0)
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[9]_0\(2),
      Q => \^q\(1),
      R => SR(0)
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[9]_0\(3),
      Q => \^q\(2),
      R => SR(0)
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[9]_0\(4),
      Q => \^q\(3),
      R => SR(0)
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[9]_0\(5),
      Q => \^q\(4),
      R => SR(0)
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[9]_0\(6),
      Q => \^q\(5),
      R => SR(0)
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[9]_0\(7),
      Q => \^q\(6),
      R => SR(0)
    );
\reg_out_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[9]_0\(8),
      Q => \^q\(7),
      R => SR(0)
    );
\reg_out_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[9]_0\(9),
      Q => \^q\(8),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \semicap_xpm_fifo_reg_vec__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    wrst_busy : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \semicap_xpm_fifo_reg_vec__parameterized0\ : entity is "xpm_fifo_reg_vec";
end \semicap_xpm_fifo_reg_vec__parameterized0\;

architecture STRUCTURE of \semicap_xpm_fifo_reg_vec__parameterized0\ is
begin
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(0),
      Q => Q(0),
      R => wrst_busy
    );
\reg_out_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(10),
      Q => Q(10),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(1),
      Q => Q(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(2),
      Q => Q(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(3),
      Q => Q(3),
      R => wrst_busy
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(4),
      Q => Q(4),
      R => wrst_busy
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(5),
      Q => Q(5),
      R => wrst_busy
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(6),
      Q => Q(6),
      R => wrst_busy
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(7),
      Q => Q(7),
      R => wrst_busy
    );
\reg_out_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(8),
      Q => Q(8),
      R => wrst_busy
    );
\reg_out_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(9),
      Q => Q(9),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \semicap_xpm_fifo_reg_vec__parameterized0_23\ is
  port (
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_out_i_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \semicap_xpm_fifo_reg_vec__parameterized0_23\ : entity is "xpm_fifo_reg_vec";
end \semicap_xpm_fifo_reg_vec__parameterized0_23\;

architecture STRUCTURE of \semicap_xpm_fifo_reg_vec__parameterized0_23\ is
  signal \grdc.rd_data_count_i[10]_i_2_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[10]_i_3_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[10]_i_4_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_5_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_6_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_7_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_8_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_9_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[10]\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[6]\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[7]\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[8]\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[9]\ : STD_LOGIC;
  signal \NLW_grdc.rd_data_count_i_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_grdc.rd_data_count_i_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \grdc.rd_data_count_i_reg[10]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \grdc.rd_data_count_i_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
\grdc.rd_data_count_i[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \reg_out_i_reg_n_0_[10]\,
      I1 => Q(10),
      O => \grdc.rd_data_count_i[10]_i_2_n_0\
    );
\grdc.rd_data_count_i[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \reg_out_i_reg_n_0_[9]\,
      I1 => Q(9),
      O => \grdc.rd_data_count_i[10]_i_3_n_0\
    );
\grdc.rd_data_count_i[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \reg_out_i_reg_n_0_[8]\,
      I1 => Q(8),
      O => \grdc.rd_data_count_i[10]_i_4_n_0\
    );
\grdc.rd_data_count_i[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \reg_out_i_reg_n_0_[7]\,
      I1 => Q(7),
      O => \grdc.rd_data_count_i[7]_i_2_n_0\
    );
\grdc.rd_data_count_i[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \reg_out_i_reg_n_0_[6]\,
      I1 => Q(6),
      O => \grdc.rd_data_count_i[7]_i_3_n_0\
    );
\grdc.rd_data_count_i[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \reg_out_i_reg_n_0_[5]\,
      I1 => Q(5),
      O => \grdc.rd_data_count_i[7]_i_4_n_0\
    );
\grdc.rd_data_count_i[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \reg_out_i_reg_n_0_[4]\,
      I1 => Q(4),
      O => \grdc.rd_data_count_i[7]_i_5_n_0\
    );
\grdc.rd_data_count_i[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \reg_out_i_reg_n_0_[3]\,
      I1 => Q(3),
      O => \grdc.rd_data_count_i[7]_i_6_n_0\
    );
\grdc.rd_data_count_i[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \reg_out_i_reg_n_0_[2]\,
      I1 => Q(2),
      O => \grdc.rd_data_count_i[7]_i_7_n_0\
    );
\grdc.rd_data_count_i[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \reg_out_i_reg_n_0_[1]\,
      I1 => Q(1),
      O => \grdc.rd_data_count_i[7]_i_8_n_0\
    );
\grdc.rd_data_count_i[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \reg_out_i_reg_n_0_[0]\,
      I1 => Q(0),
      O => \grdc.rd_data_count_i[7]_i_9_n_0\
    );
\grdc.rd_data_count_i_reg[10]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \grdc.rd_data_count_i_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_grdc.rd_data_count_i_reg[10]_i_1_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \grdc.rd_data_count_i_reg[10]_i_1_n_6\,
      CO(0) => \grdc.rd_data_count_i_reg[10]_i_1_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \reg_out_i_reg_n_0_[9]\,
      DI(0) => \reg_out_i_reg_n_0_[8]\,
      O(7 downto 3) => \NLW_grdc.rd_data_count_i_reg[10]_i_1_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => D(10 downto 8),
      S(7 downto 3) => B"00000",
      S(2) => \grdc.rd_data_count_i[10]_i_2_n_0\,
      S(1) => \grdc.rd_data_count_i[10]_i_3_n_0\,
      S(0) => \grdc.rd_data_count_i[10]_i_4_n_0\
    );
\grdc.rd_data_count_i_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \grdc.rd_data_count_i_reg[7]_i_1_n_0\,
      CO(6) => \grdc.rd_data_count_i_reg[7]_i_1_n_1\,
      CO(5) => \grdc.rd_data_count_i_reg[7]_i_1_n_2\,
      CO(4) => \grdc.rd_data_count_i_reg[7]_i_1_n_3\,
      CO(3) => \grdc.rd_data_count_i_reg[7]_i_1_n_4\,
      CO(2) => \grdc.rd_data_count_i_reg[7]_i_1_n_5\,
      CO(1) => \grdc.rd_data_count_i_reg[7]_i_1_n_6\,
      CO(0) => \grdc.rd_data_count_i_reg[7]_i_1_n_7\,
      DI(7) => \reg_out_i_reg_n_0_[7]\,
      DI(6) => \reg_out_i_reg_n_0_[6]\,
      DI(5) => \reg_out_i_reg_n_0_[5]\,
      DI(4) => \reg_out_i_reg_n_0_[4]\,
      DI(3) => \reg_out_i_reg_n_0_[3]\,
      DI(2) => \reg_out_i_reg_n_0_[2]\,
      DI(1) => \reg_out_i_reg_n_0_[1]\,
      DI(0) => \reg_out_i_reg_n_0_[0]\,
      O(7 downto 0) => D(7 downto 0),
      S(7) => \grdc.rd_data_count_i[7]_i_2_n_0\,
      S(6) => \grdc.rd_data_count_i[7]_i_3_n_0\,
      S(5) => \grdc.rd_data_count_i[7]_i_4_n_0\,
      S(4) => \grdc.rd_data_count_i[7]_i_5_n_0\,
      S(3) => \grdc.rd_data_count_i[7]_i_6_n_0\,
      S(2) => \grdc.rd_data_count_i[7]_i_7_n_0\,
      S(1) => \grdc.rd_data_count_i[7]_i_8_n_0\,
      S(0) => \grdc.rd_data_count_i[7]_i_9_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[10]_0\(0),
      Q => \reg_out_i_reg_n_0_[0]\,
      R => SR(0)
    );
\reg_out_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[10]_0\(10),
      Q => \reg_out_i_reg_n_0_[10]\,
      R => SR(0)
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[10]_0\(1),
      Q => \reg_out_i_reg_n_0_[1]\,
      R => SR(0)
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[10]_0\(2),
      Q => \reg_out_i_reg_n_0_[2]\,
      R => SR(0)
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[10]_0\(3),
      Q => \reg_out_i_reg_n_0_[3]\,
      R => SR(0)
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[10]_0\(4),
      Q => \reg_out_i_reg_n_0_[4]\,
      R => SR(0)
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[10]_0\(5),
      Q => \reg_out_i_reg_n_0_[5]\,
      R => SR(0)
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[10]_0\(6),
      Q => \reg_out_i_reg_n_0_[6]\,
      R => SR(0)
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[10]_0\(7),
      Q => \reg_out_i_reg_n_0_[7]\,
      R => SR(0)
    );
\reg_out_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[10]_0\(8),
      Q => \reg_out_i_reg_n_0_[8]\,
      R => SR(0)
    );
\reg_out_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[10]_0\(9),
      Q => \reg_out_i_reg_n_0_[9]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \semicap_xpm_fifo_reg_vec__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \reg_out_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_out_i_reg[6]_0\ : out STD_LOGIC;
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_pf_ic_rc.gaf_ic.ram_afull_i_i_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wrst_busy : in STD_LOGIC;
    \reg_out_i_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \semicap_xpm_fifo_reg_vec__parameterized1\ : entity is "xpm_fifo_reg_vec";
end \semicap_xpm_fifo_reg_vec__parameterized1\;

architecture STRUCTURE of \semicap_xpm_fifo_reg_vec__parameterized1\ is
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_6_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_7_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_8_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_9_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \^reg_out_i_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \reg_out_i_reg[7]_0\(7 downto 0) <= \^reg_out_i_reg[7]_0\(7 downto 0);
\gen_pf_ic_rc.gaf_ic.ram_afull_i_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^reg_out_i_reg[7]_0\(6),
      I1 => \gen_pf_ic_rc.gaf_ic.ram_afull_i_i_2\(0),
      I2 => \^reg_out_i_reg[7]_0\(7),
      I3 => \gen_pf_ic_rc.gaf_ic.ram_afull_i_i_2\(1),
      O => \reg_out_i_reg[6]_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^reg_out_i_reg[7]_0\(7),
      I1 => Q(7),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^reg_out_i_reg[7]_0\(6),
      I1 => Q(6),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^reg_out_i_reg[7]_0\(5),
      I1 => Q(5),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^reg_out_i_reg[7]_0\(4),
      I1 => Q(4),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^reg_out_i_reg[7]_0\(3),
      I1 => Q(3),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_6_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^reg_out_i_reg[7]_0\(2),
      I1 => Q(2),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_7_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^reg_out_i_reg[7]_0\(1),
      I1 => Q(1),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_8_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^reg_out_i_reg[7]_0\(0),
      I1 => Q(0),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_9_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => wr_pntr_plus1_pf_carry,
      CI_TOP => '0',
      CO(7) => \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_1\,
      CO(5) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_2\,
      CO(4) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_3\,
      CO(3) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_4\,
      CO(2) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_5\,
      CO(1) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_6\,
      CO(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => Q(6 downto 0),
      O(7 downto 1) => D(6 downto 0),
      O(0) => \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_O_UNCONNECTED\(0),
      S(7) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2_n_0\,
      S(6) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3_n_0\,
      S(5) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4_n_0\,
      S(4) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5_n_0\,
      S(3) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_6_n_0\,
      S(2) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_7_n_0\,
      S(1) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_8_n_0\,
      S(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_9_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \reg_out_i_reg[7]_1\(0),
      Q => \^reg_out_i_reg[7]_0\(0),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \reg_out_i_reg[7]_1\(1),
      Q => \^reg_out_i_reg[7]_0\(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \reg_out_i_reg[7]_1\(2),
      Q => \^reg_out_i_reg[7]_0\(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \reg_out_i_reg[7]_1\(3),
      Q => \^reg_out_i_reg[7]_0\(3),
      R => wrst_busy
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \reg_out_i_reg[7]_1\(4),
      Q => \^reg_out_i_reg[7]_0\(4),
      R => wrst_busy
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \reg_out_i_reg[7]_1\(5),
      Q => \^reg_out_i_reg[7]_0\(5),
      R => wrst_busy
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \reg_out_i_reg[7]_1\(6),
      Q => \^reg_out_i_reg[7]_0\(6),
      R => wrst_busy
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \reg_out_i_reg[7]_1\(7),
      Q => \^reg_out_i_reg[7]_0\(7),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \semicap_xpm_fifo_reg_vec__parameterized1_27\ is
  port (
    empty_i0 : out STD_LOGIC;
    \reg_out_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_aempty_i0 : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    \gen_pf_ic_rc.ram_empty_i_reg\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_pf_ic_rc.ram_empty_i_reg_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \semicap_xpm_fifo_reg_vec__parameterized1_27\ : entity is "xpm_fifo_reg_vec";
end \semicap_xpm_fifo_reg_vec__parameterized1_27\;

architecture STRUCTURE of \semicap_xpm_fifo_reg_vec__parameterized1_27\ is
  signal \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_7_n_0\ : STD_LOGIC;
  signal going_aempty0 : STD_LOGIC;
  signal leaving_aempty : STD_LOGIC;
  signal leaving_empty : STD_LOGIC;
  signal \^reg_out_i_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.ram_empty_i_i_1\ : label is "soft_lutpair20";
begin
  \reg_out_i_reg[7]_0\(7 downto 0) <= \^reg_out_i_reg[7]_0\(7 downto 0);
\gen_pf_ic_rc.gae_ic_std.ram_aempty_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => rd_en,
      I1 => going_aempty0,
      I2 => leaving_aempty,
      O => ram_aempty_i0
    );
\gen_pf_ic_rc.gae_ic_std.ram_aempty_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg\(7),
      I1 => \^reg_out_i_reg[7]_0\(7),
      I2 => \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg\(6),
      I3 => \^reg_out_i_reg[7]_0\(6),
      I4 => \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_i_3_n_0\,
      I5 => \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_i_4_n_0\,
      O => going_aempty0
    );
\gen_pf_ic_rc.gae_ic_std.ram_aempty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^reg_out_i_reg[7]_0\(3),
      I1 => \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg\(3),
      I2 => \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg\(5),
      I3 => \^reg_out_i_reg[7]_0\(5),
      I4 => \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg\(4),
      I5 => \^reg_out_i_reg[7]_0\(4),
      O => \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_i_3_n_0\
    );
\gen_pf_ic_rc.gae_ic_std.ram_aempty_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^reg_out_i_reg[7]_0\(0),
      I1 => \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg\(0),
      I2 => \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg\(2),
      I3 => \^reg_out_i_reg[7]_0\(2),
      I4 => \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg\(1),
      I5 => \^reg_out_i_reg[7]_0\(1),
      O => \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_i_4_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => rd_en,
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\,
      I2 => leaving_aempty,
      I3 => leaving_empty,
      O => empty_i0
    );
\gen_pf_ic_rc.ram_empty_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => Q(7),
      I1 => \^reg_out_i_reg[7]_0\(7),
      I2 => Q(6),
      I3 => \^reg_out_i_reg[7]_0\(6),
      I4 => \gen_pf_ic_rc.ram_empty_i_i_4_n_0\,
      I5 => \gen_pf_ic_rc.ram_empty_i_i_5_n_0\,
      O => leaving_aempty
    );
\gen_pf_ic_rc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \gen_pf_ic_rc.ram_empty_i_reg_0\(7),
      I1 => \^reg_out_i_reg[7]_0\(7),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg_0\(6),
      I3 => \^reg_out_i_reg[7]_0\(6),
      I4 => \gen_pf_ic_rc.ram_empty_i_i_6_n_0\,
      I5 => \gen_pf_ic_rc.ram_empty_i_i_7_n_0\,
      O => leaving_empty
    );
\gen_pf_ic_rc.ram_empty_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^reg_out_i_reg[7]_0\(3),
      I1 => Q(3),
      I2 => Q(5),
      I3 => \^reg_out_i_reg[7]_0\(5),
      I4 => Q(4),
      I5 => \^reg_out_i_reg[7]_0\(4),
      O => \gen_pf_ic_rc.ram_empty_i_i_4_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^reg_out_i_reg[7]_0\(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \^reg_out_i_reg[7]_0\(2),
      I4 => Q(1),
      I5 => \^reg_out_i_reg[7]_0\(1),
      O => \gen_pf_ic_rc.ram_empty_i_i_5_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^reg_out_i_reg[7]_0\(3),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_0\(3),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg_0\(5),
      I3 => \^reg_out_i_reg[7]_0\(5),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg_0\(4),
      I5 => \^reg_out_i_reg[7]_0\(4),
      O => \gen_pf_ic_rc.ram_empty_i_i_6_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^reg_out_i_reg[7]_0\(0),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_0\(0),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg_0\(2),
      I3 => \^reg_out_i_reg[7]_0\(2),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg_0\(1),
      I5 => \^reg_out_i_reg[7]_0\(1),
      O => \gen_pf_ic_rc.ram_empty_i_i_7_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(0),
      Q => \^reg_out_i_reg[7]_0\(0),
      R => SR(0)
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(1),
      Q => \^reg_out_i_reg[7]_0\(1),
      R => SR(0)
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(2),
      Q => \^reg_out_i_reg[7]_0\(2),
      R => SR(0)
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(3),
      Q => \^reg_out_i_reg[7]_0\(3),
      R => SR(0)
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(4),
      Q => \^reg_out_i_reg[7]_0\(4),
      R => SR(0)
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(5),
      Q => \^reg_out_i_reg[7]_0\(5),
      R => SR(0)
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(6),
      Q => \^reg_out_i_reg[7]_0\(6),
      R => SR(0)
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(7),
      Q => \^reg_out_i_reg[7]_0\(7),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \semicap_xpm_fifo_reg_vec__parameterized2\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    wrst_busy : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \semicap_xpm_fifo_reg_vec__parameterized2\ : entity is "xpm_fifo_reg_vec";
end \semicap_xpm_fifo_reg_vec__parameterized2\;

architecture STRUCTURE of \semicap_xpm_fifo_reg_vec__parameterized2\ is
begin
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(0),
      Q => Q(0),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(1),
      Q => Q(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(2),
      Q => Q(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(3),
      Q => Q(3),
      R => wrst_busy
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(4),
      Q => Q(4),
      R => wrst_busy
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(5),
      Q => Q(5),
      R => wrst_busy
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(6),
      Q => Q(6),
      R => wrst_busy
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(7),
      Q => Q(7),
      R => wrst_busy
    );
\reg_out_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(8),
      Q => Q(8),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \semicap_xpm_fifo_reg_vec__parameterized2_28\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_out_i_reg[8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \semicap_xpm_fifo_reg_vec__parameterized2_28\ : entity is "xpm_fifo_reg_vec";
end \semicap_xpm_fifo_reg_vec__parameterized2_28\;

architecture STRUCTURE of \semicap_xpm_fifo_reg_vec__parameterized2_28\ is
  signal \grdc.rd_data_count_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_5_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_6_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_7_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_8_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_9_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[8]_i_2_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[6]\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[7]\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[8]\ : STD_LOGIC;
  signal \NLW_grdc.rd_data_count_i_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_grdc.rd_data_count_i_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \grdc.rd_data_count_i_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \grdc.rd_data_count_i_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
\grdc.rd_data_count_i[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \reg_out_i_reg_n_0_[7]\,
      I1 => Q(7),
      O => \grdc.rd_data_count_i[7]_i_2_n_0\
    );
\grdc.rd_data_count_i[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \reg_out_i_reg_n_0_[6]\,
      I1 => Q(6),
      O => \grdc.rd_data_count_i[7]_i_3_n_0\
    );
\grdc.rd_data_count_i[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \reg_out_i_reg_n_0_[5]\,
      I1 => Q(5),
      O => \grdc.rd_data_count_i[7]_i_4_n_0\
    );
\grdc.rd_data_count_i[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \reg_out_i_reg_n_0_[4]\,
      I1 => Q(4),
      O => \grdc.rd_data_count_i[7]_i_5_n_0\
    );
\grdc.rd_data_count_i[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \reg_out_i_reg_n_0_[3]\,
      I1 => Q(3),
      O => \grdc.rd_data_count_i[7]_i_6_n_0\
    );
\grdc.rd_data_count_i[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \reg_out_i_reg_n_0_[2]\,
      I1 => Q(2),
      O => \grdc.rd_data_count_i[7]_i_7_n_0\
    );
\grdc.rd_data_count_i[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \reg_out_i_reg_n_0_[1]\,
      I1 => Q(1),
      O => \grdc.rd_data_count_i[7]_i_8_n_0\
    );
\grdc.rd_data_count_i[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \reg_out_i_reg_n_0_[0]\,
      I1 => Q(0),
      O => \grdc.rd_data_count_i[7]_i_9_n_0\
    );
\grdc.rd_data_count_i[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \reg_out_i_reg_n_0_[8]\,
      I1 => Q(8),
      O => \grdc.rd_data_count_i[8]_i_2_n_0\
    );
\grdc.rd_data_count_i_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \grdc.rd_data_count_i_reg[7]_i_1_n_0\,
      CO(6) => \grdc.rd_data_count_i_reg[7]_i_1_n_1\,
      CO(5) => \grdc.rd_data_count_i_reg[7]_i_1_n_2\,
      CO(4) => \grdc.rd_data_count_i_reg[7]_i_1_n_3\,
      CO(3) => \grdc.rd_data_count_i_reg[7]_i_1_n_4\,
      CO(2) => \grdc.rd_data_count_i_reg[7]_i_1_n_5\,
      CO(1) => \grdc.rd_data_count_i_reg[7]_i_1_n_6\,
      CO(0) => \grdc.rd_data_count_i_reg[7]_i_1_n_7\,
      DI(7) => \reg_out_i_reg_n_0_[7]\,
      DI(6) => \reg_out_i_reg_n_0_[6]\,
      DI(5) => \reg_out_i_reg_n_0_[5]\,
      DI(4) => \reg_out_i_reg_n_0_[4]\,
      DI(3) => \reg_out_i_reg_n_0_[3]\,
      DI(2) => \reg_out_i_reg_n_0_[2]\,
      DI(1) => \reg_out_i_reg_n_0_[1]\,
      DI(0) => \reg_out_i_reg_n_0_[0]\,
      O(7 downto 0) => D(7 downto 0),
      S(7) => \grdc.rd_data_count_i[7]_i_2_n_0\,
      S(6) => \grdc.rd_data_count_i[7]_i_3_n_0\,
      S(5) => \grdc.rd_data_count_i[7]_i_4_n_0\,
      S(4) => \grdc.rd_data_count_i[7]_i_5_n_0\,
      S(3) => \grdc.rd_data_count_i[7]_i_6_n_0\,
      S(2) => \grdc.rd_data_count_i[7]_i_7_n_0\,
      S(1) => \grdc.rd_data_count_i[7]_i_8_n_0\,
      S(0) => \grdc.rd_data_count_i[7]_i_9_n_0\
    );
\grdc.rd_data_count_i_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \grdc.rd_data_count_i_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_grdc.rd_data_count_i_reg[8]_i_1_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_grdc.rd_data_count_i_reg[8]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => D(8),
      S(7 downto 1) => B"0000000",
      S(0) => \grdc.rd_data_count_i[8]_i_2_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_0\(0),
      Q => \reg_out_i_reg_n_0_[0]\,
      R => SR(0)
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_0\(1),
      Q => \reg_out_i_reg_n_0_[1]\,
      R => SR(0)
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_0\(2),
      Q => \reg_out_i_reg_n_0_[2]\,
      R => SR(0)
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_0\(3),
      Q => \reg_out_i_reg_n_0_[3]\,
      R => SR(0)
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_0\(4),
      Q => \reg_out_i_reg_n_0_[4]\,
      R => SR(0)
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_0\(5),
      Q => \reg_out_i_reg_n_0_[5]\,
      R => SR(0)
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_0\(6),
      Q => \reg_out_i_reg_n_0_[6]\,
      R => SR(0)
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_0\(7),
      Q => \reg_out_i_reg_n_0_[7]\,
      R => SR(0)
    );
\reg_out_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_0\(8),
      Q => \reg_out_i_reg_n_0_[8]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity semicap_xpm_memory_base is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of semicap_xpm_memory_base : entity is 10;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of semicap_xpm_memory_base : entity is 10;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of semicap_xpm_memory_base : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of semicap_xpm_memory_base : entity is 32;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of semicap_xpm_memory_base : entity is 32;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of semicap_xpm_memory_base : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of semicap_xpm_memory_base : entity is 1;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of semicap_xpm_memory_base : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of semicap_xpm_memory_base : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of semicap_xpm_memory_base : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of semicap_xpm_memory_base : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of semicap_xpm_memory_base : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of semicap_xpm_memory_base : entity is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of semicap_xpm_memory_base : entity is 32768;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of semicap_xpm_memory_base : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of semicap_xpm_memory_base : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of semicap_xpm_memory_base : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of semicap_xpm_memory_base : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of semicap_xpm_memory_base : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of semicap_xpm_memory_base : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of semicap_xpm_memory_base : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of semicap_xpm_memory_base : entity is 1024;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of semicap_xpm_memory_base : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of semicap_xpm_memory_base : entity is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of semicap_xpm_memory_base : entity is 32;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of semicap_xpm_memory_base : entity is 32;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of semicap_xpm_memory_base : entity is 32;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of semicap_xpm_memory_base : entity is 32;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of semicap_xpm_memory_base : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of semicap_xpm_memory_base : entity is 32;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of semicap_xpm_memory_base : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of semicap_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of semicap_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of semicap_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of semicap_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of semicap_xpm_memory_base : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of semicap_xpm_memory_base : entity is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of semicap_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of semicap_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of semicap_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of semicap_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of semicap_xpm_memory_base : entity is 10;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of semicap_xpm_memory_base : entity is 10;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of semicap_xpm_memory_base : entity is 10;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of semicap_xpm_memory_base : entity is 10;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of semicap_xpm_memory_base : entity is 32;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of semicap_xpm_memory_base : entity is 32;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of semicap_xpm_memory_base : entity is 32;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of semicap_xpm_memory_base : entity is 32;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of semicap_xpm_memory_base : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of semicap_xpm_memory_base : entity is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of semicap_xpm_memory_base : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of semicap_xpm_memory_base : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of semicap_xpm_memory_base : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of semicap_xpm_memory_base : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of semicap_xpm_memory_base : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of semicap_xpm_memory_base : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of semicap_xpm_memory_base : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of semicap_xpm_memory_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of semicap_xpm_memory_base : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of semicap_xpm_memory_base : entity is 32;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of semicap_xpm_memory_base : entity is 32;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of semicap_xpm_memory_base : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of semicap_xpm_memory_base : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of semicap_xpm_memory_base : entity is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of semicap_xpm_memory_base : entity is 32;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of semicap_xpm_memory_base : entity is 32;
end semicap_xpm_memory_base;

architecture STRUCTURE of semicap_xpm_memory_base is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "p0_d32";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 31;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 1023;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "p0_d32";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 31;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "{SYNTH-6 {cell *THIS*}}";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "MLO";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 32768;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 31;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 31;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_0\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "TRUE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(14 downto 5) => addrb(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(31 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => doutb(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => ena,
      ENBWREN => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => rstb,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => ena,
      WEA(2) => ena,
      WEA(1) => ena,
      WEA(0) => ena,
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rstb,
      I1 => enb,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \semicap_xpm_memory_base__parameterized0\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \semicap_xpm_memory_base__parameterized0\ : entity is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \semicap_xpm_memory_base__parameterized0\ : entity is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \semicap_xpm_memory_base__parameterized0\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \semicap_xpm_memory_base__parameterized0\ : entity is 32;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \semicap_xpm_memory_base__parameterized0\ : entity is 32;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \semicap_xpm_memory_base__parameterized0\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \semicap_xpm_memory_base__parameterized0\ : entity is 1;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \semicap_xpm_memory_base__parameterized0\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \semicap_xpm_memory_base__parameterized0\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \semicap_xpm_memory_base__parameterized0\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \semicap_xpm_memory_base__parameterized0\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \semicap_xpm_memory_base__parameterized0\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \semicap_xpm_memory_base__parameterized0\ : entity is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \semicap_xpm_memory_base__parameterized0\ : entity is 8192;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \semicap_xpm_memory_base__parameterized0\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \semicap_xpm_memory_base__parameterized0\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \semicap_xpm_memory_base__parameterized0\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \semicap_xpm_memory_base__parameterized0\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \semicap_xpm_memory_base__parameterized0\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \semicap_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \semicap_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \semicap_xpm_memory_base__parameterized0\ : entity is 256;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \semicap_xpm_memory_base__parameterized0\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \semicap_xpm_memory_base__parameterized0\ : entity is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \semicap_xpm_memory_base__parameterized0\ : entity is 32;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \semicap_xpm_memory_base__parameterized0\ : entity is 32;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \semicap_xpm_memory_base__parameterized0\ : entity is 32;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \semicap_xpm_memory_base__parameterized0\ : entity is 32;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \semicap_xpm_memory_base__parameterized0\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \semicap_xpm_memory_base__parameterized0\ : entity is 32;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \semicap_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \semicap_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \semicap_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \semicap_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \semicap_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \semicap_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \semicap_xpm_memory_base__parameterized0\ : entity is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \semicap_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \semicap_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \semicap_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \semicap_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \semicap_xpm_memory_base__parameterized0\ : entity is 8;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \semicap_xpm_memory_base__parameterized0\ : entity is 8;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \semicap_xpm_memory_base__parameterized0\ : entity is 8;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \semicap_xpm_memory_base__parameterized0\ : entity is 8;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \semicap_xpm_memory_base__parameterized0\ : entity is 32;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \semicap_xpm_memory_base__parameterized0\ : entity is 32;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \semicap_xpm_memory_base__parameterized0\ : entity is 32;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \semicap_xpm_memory_base__parameterized0\ : entity is 32;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \semicap_xpm_memory_base__parameterized0\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \semicap_xpm_memory_base__parameterized0\ : entity is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \semicap_xpm_memory_base__parameterized0\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \semicap_xpm_memory_base__parameterized0\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \semicap_xpm_memory_base__parameterized0\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \semicap_xpm_memory_base__parameterized0\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \semicap_xpm_memory_base__parameterized0\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \semicap_xpm_memory_base__parameterized0\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \semicap_xpm_memory_base__parameterized0\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \semicap_xpm_memory_base__parameterized0\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \semicap_xpm_memory_base__parameterized0\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \semicap_xpm_memory_base__parameterized0\ : entity is 32;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \semicap_xpm_memory_base__parameterized0\ : entity is 32;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \semicap_xpm_memory_base__parameterized0\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \semicap_xpm_memory_base__parameterized0\ : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \semicap_xpm_memory_base__parameterized0\ : entity is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \semicap_xpm_memory_base__parameterized0\ : entity is 32;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \semicap_xpm_memory_base__parameterized0\ : entity is 32;
end \semicap_xpm_memory_base__parameterized0\;

architecture STRUCTURE of \semicap_xpm_memory_base__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_i_1_n_0\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "p0_d32";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 31;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "p0_d32";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 31;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "{SYNTH-6 {cell *THIS*}}";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "MLO";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 8192;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 31;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 31;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_a.gen_word_narrow.mem_reg\: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "TRUE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => '0',
      ADDRARDADDR(12 downto 5) => addrb(7 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12 downto 5) => addra(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTA_UNCONNECTED\(15 downto 0),
      CASDOUTB(15 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTB_UNCONNECTED\(15 downto 0),
      CASDOUTPA(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTPA_UNCONNECTED\(1 downto 0),
      CASDOUTPB(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTPB_UNCONNECTED\(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => clkb,
      CLKBWRCLK => clka,
      DINADIN(15 downto 0) => dina(15 downto 0),
      DINBDIN(15 downto 0) => dina(31 downto 16),
      DINPADINP(1 downto 0) => B"11",
      DINPBDINP(1 downto 0) => B"11",
      DOUTADOUT(15 downto 0) => doutb(15 downto 0),
      DOUTBDOUT(15 downto 0) => doutb(31 downto 16),
      DOUTPADOUTP(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTPADOUTP_UNCONNECTED\(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTPBDOUTP_UNCONNECTED\(1 downto 0),
      ENARDEN => \gen_wr_a.gen_word_narrow.mem_reg_i_1_n_0\,
      ENBWREN => ena,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => rstb,
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => ena,
      WEBWE(2) => ena,
      WEBWE(1) => ena,
      WEBWE(0) => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rstb,
      I1 => enb,
      O => \gen_wr_a.gen_word_narrow.mem_reg_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity semicap_builtin_prim is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of semicap_builtin_prim : entity is "builtin_prim";
end semicap_builtin_prim;

architecture STRUCTURE of semicap_builtin_prim is
  signal \gf18e2_inst.sngfifo18e2_n_0\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_1\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_10\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_102\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_103\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_106\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_107\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_11\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_12\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_13\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_14\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_15\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_16\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_17\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_18\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_19\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_20\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_21\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_22\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_23\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_24\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_25\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_26\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_27\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_28\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_29\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_30\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_31\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_32\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_33\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_34\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_35\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_4\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_5\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_52\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_53\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_54\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_55\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_56\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_57\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_58\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_59\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_60\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_61\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_62\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_63\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_64\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_65\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_66\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_67\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_84\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_85\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_86\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_87\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_88\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_89\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_90\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_91\ : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal \NLW_gf18e2_inst.sngfifo18e2_CASDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_gf18e2_inst.sngfifo18e2_CASDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gf18e2_inst.sngfifo18e2_DOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_gf18e2_inst.sngfifo18e2_DOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute box_type : string;
  attribute box_type of \gf18e2_inst.sngfifo18e2\ : label is "PRIMITIVE";
begin
\gf18e2_inst.sngfifo18e2\: unisim.vcomponents.FIFO18E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      FIRST_WORD_FALL_THROUGH => "TRUE",
      INIT => X"000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 4,
      PROG_FULL_THRESH => 1023,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 18,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 18
    )
        port map (
      CASDIN(31 downto 0) => B"00000000000000000000000000000000",
      CASDINP(3 downto 0) => B"0000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(31 downto 16) => \NLW_gf18e2_inst.sngfifo18e2_CASDOUT_UNCONNECTED\(31 downto 16),
      CASDOUT(15) => \gf18e2_inst.sngfifo18e2_n_52\,
      CASDOUT(14) => \gf18e2_inst.sngfifo18e2_n_53\,
      CASDOUT(13) => \gf18e2_inst.sngfifo18e2_n_54\,
      CASDOUT(12) => \gf18e2_inst.sngfifo18e2_n_55\,
      CASDOUT(11) => \gf18e2_inst.sngfifo18e2_n_56\,
      CASDOUT(10) => \gf18e2_inst.sngfifo18e2_n_57\,
      CASDOUT(9) => \gf18e2_inst.sngfifo18e2_n_58\,
      CASDOUT(8) => \gf18e2_inst.sngfifo18e2_n_59\,
      CASDOUT(7) => \gf18e2_inst.sngfifo18e2_n_60\,
      CASDOUT(6) => \gf18e2_inst.sngfifo18e2_n_61\,
      CASDOUT(5) => \gf18e2_inst.sngfifo18e2_n_62\,
      CASDOUT(4) => \gf18e2_inst.sngfifo18e2_n_63\,
      CASDOUT(3) => \gf18e2_inst.sngfifo18e2_n_64\,
      CASDOUT(2) => \gf18e2_inst.sngfifo18e2_n_65\,
      CASDOUT(1) => \gf18e2_inst.sngfifo18e2_n_66\,
      CASDOUT(0) => \gf18e2_inst.sngfifo18e2_n_67\,
      CASDOUTP(3 downto 2) => \NLW_gf18e2_inst.sngfifo18e2_CASDOUTP_UNCONNECTED\(3 downto 2),
      CASDOUTP(1) => \gf18e2_inst.sngfifo18e2_n_102\,
      CASDOUTP(0) => \gf18e2_inst.sngfifo18e2_n_103\,
      CASNXTEMPTY => \gf18e2_inst.sngfifo18e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf18e2_inst.sngfifo18e2_n_1\,
      DIN(31 downto 8) => B"000000000000000000000000",
      DIN(7 downto 0) => din(7 downto 0),
      DINP(3 downto 0) => B"0000",
      DOUT(31 downto 16) => \NLW_gf18e2_inst.sngfifo18e2_DOUT_UNCONNECTED\(31 downto 16),
      DOUT(15) => \gf18e2_inst.sngfifo18e2_n_84\,
      DOUT(14) => \gf18e2_inst.sngfifo18e2_n_85\,
      DOUT(13) => \gf18e2_inst.sngfifo18e2_n_86\,
      DOUT(12) => \gf18e2_inst.sngfifo18e2_n_87\,
      DOUT(11) => \gf18e2_inst.sngfifo18e2_n_88\,
      DOUT(10) => \gf18e2_inst.sngfifo18e2_n_89\,
      DOUT(9) => \gf18e2_inst.sngfifo18e2_n_90\,
      DOUT(8) => \gf18e2_inst.sngfifo18e2_n_91\,
      DOUT(7 downto 0) => dout(7 downto 0),
      DOUTP(3 downto 2) => \NLW_gf18e2_inst.sngfifo18e2_DOUTP_UNCONNECTED\(3 downto 2),
      DOUTP(1) => \gf18e2_inst.sngfifo18e2_n_106\,
      DOUTP(0) => \gf18e2_inst.sngfifo18e2_n_107\,
      EMPTY => empty,
      FULL => full,
      PROGEMPTY => \gf18e2_inst.sngfifo18e2_n_4\,
      PROGFULL => \gf18e2_inst.sngfifo18e2_n_5\,
      RDCLK => clk,
      RDCOUNT(12) => \gf18e2_inst.sngfifo18e2_n_10\,
      RDCOUNT(11) => \gf18e2_inst.sngfifo18e2_n_11\,
      RDCOUNT(10) => \gf18e2_inst.sngfifo18e2_n_12\,
      RDCOUNT(9) => \gf18e2_inst.sngfifo18e2_n_13\,
      RDCOUNT(8) => \gf18e2_inst.sngfifo18e2_n_14\,
      RDCOUNT(7) => \gf18e2_inst.sngfifo18e2_n_15\,
      RDCOUNT(6) => \gf18e2_inst.sngfifo18e2_n_16\,
      RDCOUNT(5) => \gf18e2_inst.sngfifo18e2_n_17\,
      RDCOUNT(4) => \gf18e2_inst.sngfifo18e2_n_18\,
      RDCOUNT(3) => \gf18e2_inst.sngfifo18e2_n_19\,
      RDCOUNT(2) => \gf18e2_inst.sngfifo18e2_n_20\,
      RDCOUNT(1) => \gf18e2_inst.sngfifo18e2_n_21\,
      RDCOUNT(0) => \gf18e2_inst.sngfifo18e2_n_22\,
      RDEN => rd_en,
      RDERR => p_6_out,
      RDRSTBUSY => rd_rst_busy,
      REGCE => rd_en,
      RST => srst,
      RSTREG => srst,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(12) => \gf18e2_inst.sngfifo18e2_n_23\,
      WRCOUNT(11) => \gf18e2_inst.sngfifo18e2_n_24\,
      WRCOUNT(10) => \gf18e2_inst.sngfifo18e2_n_25\,
      WRCOUNT(9) => \gf18e2_inst.sngfifo18e2_n_26\,
      WRCOUNT(8) => \gf18e2_inst.sngfifo18e2_n_27\,
      WRCOUNT(7) => \gf18e2_inst.sngfifo18e2_n_28\,
      WRCOUNT(6) => \gf18e2_inst.sngfifo18e2_n_29\,
      WRCOUNT(5) => \gf18e2_inst.sngfifo18e2_n_30\,
      WRCOUNT(4) => \gf18e2_inst.sngfifo18e2_n_31\,
      WRCOUNT(3) => \gf18e2_inst.sngfifo18e2_n_32\,
      WRCOUNT(2) => \gf18e2_inst.sngfifo18e2_n_33\,
      WRCOUNT(1) => \gf18e2_inst.sngfifo18e2_n_34\,
      WRCOUNT(0) => \gf18e2_inst.sngfifo18e2_n_35\,
      WREN => wr_en,
      WRERR => p_7_out,
      WRRSTBUSY => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity semicap_builtin_prim_5 is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of semicap_builtin_prim_5 : entity is "builtin_prim";
end semicap_builtin_prim_5;

architecture STRUCTURE of semicap_builtin_prim_5 is
  signal \gf18e2_inst.sngfifo18e2_n_0\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_1\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_10\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_102\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_103\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_106\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_107\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_11\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_12\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_13\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_14\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_15\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_16\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_17\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_18\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_19\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_20\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_21\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_22\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_23\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_24\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_25\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_26\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_27\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_28\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_29\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_30\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_31\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_32\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_33\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_34\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_35\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_4\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_5\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_52\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_53\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_54\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_55\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_56\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_57\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_58\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_59\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_60\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_61\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_62\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_63\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_64\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_65\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_66\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_67\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_84\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_85\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_86\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_87\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_88\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_89\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_90\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_91\ : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal \NLW_gf18e2_inst.sngfifo18e2_CASDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_gf18e2_inst.sngfifo18e2_CASDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gf18e2_inst.sngfifo18e2_DOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_gf18e2_inst.sngfifo18e2_DOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute box_type : string;
  attribute box_type of \gf18e2_inst.sngfifo18e2\ : label is "PRIMITIVE";
begin
\gf18e2_inst.sngfifo18e2\: unisim.vcomponents.FIFO18E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      FIRST_WORD_FALL_THROUGH => "TRUE",
      INIT => X"000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 4,
      PROG_FULL_THRESH => 1023,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 18,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 18
    )
        port map (
      CASDIN(31 downto 0) => B"00000000000000000000000000000000",
      CASDINP(3 downto 0) => B"0000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(31 downto 16) => \NLW_gf18e2_inst.sngfifo18e2_CASDOUT_UNCONNECTED\(31 downto 16),
      CASDOUT(15) => \gf18e2_inst.sngfifo18e2_n_52\,
      CASDOUT(14) => \gf18e2_inst.sngfifo18e2_n_53\,
      CASDOUT(13) => \gf18e2_inst.sngfifo18e2_n_54\,
      CASDOUT(12) => \gf18e2_inst.sngfifo18e2_n_55\,
      CASDOUT(11) => \gf18e2_inst.sngfifo18e2_n_56\,
      CASDOUT(10) => \gf18e2_inst.sngfifo18e2_n_57\,
      CASDOUT(9) => \gf18e2_inst.sngfifo18e2_n_58\,
      CASDOUT(8) => \gf18e2_inst.sngfifo18e2_n_59\,
      CASDOUT(7) => \gf18e2_inst.sngfifo18e2_n_60\,
      CASDOUT(6) => \gf18e2_inst.sngfifo18e2_n_61\,
      CASDOUT(5) => \gf18e2_inst.sngfifo18e2_n_62\,
      CASDOUT(4) => \gf18e2_inst.sngfifo18e2_n_63\,
      CASDOUT(3) => \gf18e2_inst.sngfifo18e2_n_64\,
      CASDOUT(2) => \gf18e2_inst.sngfifo18e2_n_65\,
      CASDOUT(1) => \gf18e2_inst.sngfifo18e2_n_66\,
      CASDOUT(0) => \gf18e2_inst.sngfifo18e2_n_67\,
      CASDOUTP(3 downto 2) => \NLW_gf18e2_inst.sngfifo18e2_CASDOUTP_UNCONNECTED\(3 downto 2),
      CASDOUTP(1) => \gf18e2_inst.sngfifo18e2_n_102\,
      CASDOUTP(0) => \gf18e2_inst.sngfifo18e2_n_103\,
      CASNXTEMPTY => \gf18e2_inst.sngfifo18e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf18e2_inst.sngfifo18e2_n_1\,
      DIN(31 downto 8) => B"000000000000000000000000",
      DIN(7 downto 0) => din(7 downto 0),
      DINP(3 downto 0) => B"0000",
      DOUT(31 downto 16) => \NLW_gf18e2_inst.sngfifo18e2_DOUT_UNCONNECTED\(31 downto 16),
      DOUT(15) => \gf18e2_inst.sngfifo18e2_n_84\,
      DOUT(14) => \gf18e2_inst.sngfifo18e2_n_85\,
      DOUT(13) => \gf18e2_inst.sngfifo18e2_n_86\,
      DOUT(12) => \gf18e2_inst.sngfifo18e2_n_87\,
      DOUT(11) => \gf18e2_inst.sngfifo18e2_n_88\,
      DOUT(10) => \gf18e2_inst.sngfifo18e2_n_89\,
      DOUT(9) => \gf18e2_inst.sngfifo18e2_n_90\,
      DOUT(8) => \gf18e2_inst.sngfifo18e2_n_91\,
      DOUT(7 downto 0) => dout(7 downto 0),
      DOUTP(3 downto 2) => \NLW_gf18e2_inst.sngfifo18e2_DOUTP_UNCONNECTED\(3 downto 2),
      DOUTP(1) => \gf18e2_inst.sngfifo18e2_n_106\,
      DOUTP(0) => \gf18e2_inst.sngfifo18e2_n_107\,
      EMPTY => empty,
      FULL => full,
      PROGEMPTY => \gf18e2_inst.sngfifo18e2_n_4\,
      PROGFULL => \gf18e2_inst.sngfifo18e2_n_5\,
      RDCLK => clk,
      RDCOUNT(12) => \gf18e2_inst.sngfifo18e2_n_10\,
      RDCOUNT(11) => \gf18e2_inst.sngfifo18e2_n_11\,
      RDCOUNT(10) => \gf18e2_inst.sngfifo18e2_n_12\,
      RDCOUNT(9) => \gf18e2_inst.sngfifo18e2_n_13\,
      RDCOUNT(8) => \gf18e2_inst.sngfifo18e2_n_14\,
      RDCOUNT(7) => \gf18e2_inst.sngfifo18e2_n_15\,
      RDCOUNT(6) => \gf18e2_inst.sngfifo18e2_n_16\,
      RDCOUNT(5) => \gf18e2_inst.sngfifo18e2_n_17\,
      RDCOUNT(4) => \gf18e2_inst.sngfifo18e2_n_18\,
      RDCOUNT(3) => \gf18e2_inst.sngfifo18e2_n_19\,
      RDCOUNT(2) => \gf18e2_inst.sngfifo18e2_n_20\,
      RDCOUNT(1) => \gf18e2_inst.sngfifo18e2_n_21\,
      RDCOUNT(0) => \gf18e2_inst.sngfifo18e2_n_22\,
      RDEN => rd_en,
      RDERR => p_6_out,
      RDRSTBUSY => rd_rst_busy,
      REGCE => rd_en,
      RST => srst,
      RSTREG => srst,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(12) => \gf18e2_inst.sngfifo18e2_n_23\,
      WRCOUNT(11) => \gf18e2_inst.sngfifo18e2_n_24\,
      WRCOUNT(10) => \gf18e2_inst.sngfifo18e2_n_25\,
      WRCOUNT(9) => \gf18e2_inst.sngfifo18e2_n_26\,
      WRCOUNT(8) => \gf18e2_inst.sngfifo18e2_n_27\,
      WRCOUNT(7) => \gf18e2_inst.sngfifo18e2_n_28\,
      WRCOUNT(6) => \gf18e2_inst.sngfifo18e2_n_29\,
      WRCOUNT(5) => \gf18e2_inst.sngfifo18e2_n_30\,
      WRCOUNT(4) => \gf18e2_inst.sngfifo18e2_n_31\,
      WRCOUNT(3) => \gf18e2_inst.sngfifo18e2_n_32\,
      WRCOUNT(2) => \gf18e2_inst.sngfifo18e2_n_33\,
      WRCOUNT(1) => \gf18e2_inst.sngfifo18e2_n_34\,
      WRCOUNT(0) => \gf18e2_inst.sngfifo18e2_n_35\,
      WREN => wr_en,
      WRERR => p_7_out,
      WRRSTBUSY => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity semicap_sem_ultra_v3_1_11_dbuffer_mem is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    storage_0 : out STD_LOGIC;
    storage_1 : out STD_LOGIC;
    storage_2 : out STD_LOGIC;
    storage_3 : out STD_LOGIC;
    mem_read_byte : out STD_LOGIC_VECTOR ( 7 downto 0 );
    burst_flag_reg : out STD_LOGIC;
    storage_4 : out STD_LOGIC;
    storage_5 : out STD_LOGIC;
    storage_6 : out STD_LOGIC;
    storage_7 : out STD_LOGIC;
    storage_8 : out STD_LOGIC;
    storage_9 : out STD_LOGIC;
    storage_10 : out STD_LOGIC;
    storage_11 : out STD_LOGIC;
    storage_12 : out STD_LOGIC;
    storage_13 : out STD_LOGIC;
    icap_clk : in STD_LOGIC;
    bram_enable : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ena : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    storage_14 : in STD_LOGIC;
    \wr_b_dat__0\ : in STD_LOGIC;
    \ports_loop[3].in_port_flop_i_3\ : in STD_LOGIC;
    port_id : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ports_loop[3].in_port_flop_i_3_0\ : in STD_LOGIC;
    \ports_loop[3].in_port_flop_i_3_1\ : in STD_LOGIC;
    \ports_loop[3].in_port_flop_i_3_2\ : in STD_LOGIC;
    storage_15 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    storage_16 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    out_port_reg : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of semicap_sem_ultra_v3_1_11_dbuffer_mem : entity is "sem_ultra_v3_1_11_dbuffer_mem";
end semicap_sem_ultra_v3_1_11_dbuffer_mem;

architecture STRUCTURE of semicap_sem_ultra_v3_1_11_dbuffer_mem is
  signal \^d\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal addra : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal dina : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal doutb : STD_LOGIC_VECTOR ( 35 downto 8 );
  signal \^mem_read_byte\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wea : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_storage_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_storage_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_storage_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_storage_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_storage_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_storage_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_storage_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_storage_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_storage_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_storage_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_storage_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_storage_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \reg_to_icap_addr[0]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \reg_to_icap_addr[1]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \reg_to_icap_addr[2]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \reg_to_icap_addr[3]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \reg_to_icap_addr[4]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \reg_to_icap_addr[5]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \reg_to_icap_addr[6]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \reg_to_icap_addr[7]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \reg_to_icap_addr[8]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \reg_to_icap_addr[9]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of reg_to_icap_csib_i_1 : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of reg_to_icap_rdwrb_i_1 : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of reg_to_icap_rsvb_i_1 : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of reg_to_icap_wcb_i_1 : label is "soft_lutpair151";
  attribute box_type : string;
  attribute box_type of storage : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of storage_i_1 : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of storage_i_10 : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of storage_i_11 : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of storage_i_12 : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of storage_i_13 : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of storage_i_14 : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of storage_i_15 : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of storage_i_16 : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of storage_i_17 : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of storage_i_18 : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of storage_i_19 : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of storage_i_2 : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of storage_i_20 : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of storage_i_21 : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of storage_i_22 : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of storage_i_23 : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of storage_i_24 : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of storage_i_25 : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of storage_i_26 : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of storage_i_27 : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of storage_i_28 : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of storage_i_29 : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of storage_i_3 : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of storage_i_30 : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of storage_i_31 : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of storage_i_32 : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of storage_i_33 : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of storage_i_34 : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of storage_i_35 : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of storage_i_36 : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of storage_i_37 : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of storage_i_38 : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of storage_i_39 : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of storage_i_4 : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of storage_i_40 : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of storage_i_41 : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of storage_i_42 : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of storage_i_43 : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of storage_i_44 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of storage_i_45 : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of storage_i_46 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of storage_i_5 : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of storage_i_6 : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of storage_i_7 : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of storage_i_8 : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of storage_i_9 : label is "soft_lutpair140";
begin
  D(31 downto 0) <= \^d\(31 downto 0);
  mem_read_byte(7 downto 0) <= \^mem_read_byte\(7 downto 0);
\ports_loop[0].in_port_flop_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^d\(15),
      I1 => \^d\(7),
      I2 => \^d\(31),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \^d\(23),
      O => \^mem_read_byte\(0)
    );
\ports_loop[1].in_port_flop_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^d\(14),
      I1 => \^d\(6),
      I2 => \^d\(30),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \^d\(22),
      O => \^mem_read_byte\(1)
    );
\ports_loop[2].in_port_flop_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^d\(13),
      I1 => \^d\(5),
      I2 => \^d\(29),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \^d\(21),
      O => \^mem_read_byte\(2)
    );
\ports_loop[3].in_port_flop_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^d\(12),
      I1 => \^d\(4),
      I2 => \^d\(28),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \^d\(20),
      O => \^mem_read_byte\(3)
    );
\ports_loop[3].in_port_flop_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBB8B8B8"
    )
        port map (
      I0 => \ports_loop[3].in_port_flop_i_3\,
      I1 => port_id(0),
      I2 => \ports_loop[3].in_port_flop_i_3_0\,
      I3 => \^mem_read_byte\(3),
      I4 => \ports_loop[3].in_port_flop_i_3_1\,
      I5 => \ports_loop[3].in_port_flop_i_3_2\,
      O => burst_flag_reg
    );
\ports_loop[4].in_port_flop_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^d\(11),
      I1 => \^d\(3),
      I2 => \^d\(27),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \^d\(19),
      O => \^mem_read_byte\(4)
    );
\ports_loop[5].in_port_flop_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^d\(10),
      I1 => \^d\(2),
      I2 => \^d\(26),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \^d\(18),
      O => \^mem_read_byte\(5)
    );
\ports_loop[6].in_port_flop_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^d\(9),
      I1 => \^d\(1),
      I2 => \^d\(25),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \^d\(17),
      O => \^mem_read_byte\(6)
    );
\ports_loop[7].in_port_flop_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^d\(8),
      I1 => \^d\(0),
      I2 => \^d\(24),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \^d\(16),
      O => \^mem_read_byte\(7)
    );
\reg_to_icap_addr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^d\(5),
      I1 => ena,
      O => storage_13
    );
\reg_to_icap_addr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^d\(4),
      I1 => ena,
      O => storage_12
    );
\reg_to_icap_addr[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^d\(3),
      I1 => ena,
      O => storage_11
    );
\reg_to_icap_addr[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^d\(2),
      I1 => ena,
      O => storage_10
    );
\reg_to_icap_addr[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^d\(1),
      I1 => ena,
      O => storage_9
    );
\reg_to_icap_addr[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^d\(0),
      I1 => ena,
      O => storage_8
    );
\reg_to_icap_addr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^d\(15),
      I1 => ena,
      O => storage_7
    );
\reg_to_icap_addr[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^d\(14),
      I1 => ena,
      O => storage_6
    );
\reg_to_icap_addr[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^d\(13),
      I1 => ena,
      O => storage_5
    );
\reg_to_icap_addr[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^d\(12),
      I1 => ena,
      O => storage_4
    );
reg_to_icap_csib_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => doutb(35),
      I1 => ena,
      O => storage_3
    );
reg_to_icap_rdwrb_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => doutb(26),
      I1 => ena,
      O => storage_1
    );
reg_to_icap_rsvb_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => doutb(8),
      I1 => ena,
      O => storage_2
    );
reg_to_icap_wcb_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => doutb(17),
      I1 => ena,
      O => storage_0
    );
storage: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"333333333333333333333333333333333333333F5777F3333FF33333FF33333F",
      INITP_01 => X"3333333333333333333333333333333333333333333333333333333333333333",
      INITP_02 => X"7777F3333333333333333333333333333333333F333333333333333333333333",
      INITP_03 => X"7777777777777777777777777777777777777777777777777777777777777777",
      INITP_04 => X"7777777777777777777777777777777777777777777777777777777777777777",
      INITP_05 => X"5555555555555555555555555555555555555555555555555555555555577777",
      INITP_06 => X"5555555555555555555555555555555555555555555555555555555555555555",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF555555777777777777777F3333FFFF3F",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFF2000000020000000AA9955662000000020000000FFFFFFFF",
      INIT_01 => X"20000000FFFFFFFFFFFFFFFF2000000020000000DADADADA30ADDD0120000000",
      INIT_02 => X"ADDD0028FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF200000002000000028ADDD01",
      INIT_03 => X"DADADADADADADADADADADADADADADADADADADADA500000F630004000FFFFFFFF",
      INIT_04 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_05 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_06 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_07 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_08 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_09 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_0A => X"ECCCECCCDADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_0B => X"DADADADADADADADADADADADADADADADADADADADADADADADAECCCECCCECCCECCC",
      INIT_0C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_0D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_0E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_0F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_10 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_11 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_12 => X"2000000020000000DADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_13 => X"20000000200000002000000020000000200000004800010028006000FFFFFFFF",
      INIT_14 => X"2000000020000000200000002000000020000000200000002000000020000000",
      INIT_15 => X"2000000020000000200000002000000020000000200000002000000020000000",
      INIT_16 => X"2000000020000000200000002000000020000000200000002000000020000000",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF200000002000000020000000",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"ADDD0074ADDD0070ADDD006CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"ADDD0094ADDD0090ADDD008CADDD0088ADDD0084ADDD0080ADDD007CADDD0078",
      INIT_2A => X"ADDD00B4ADDD00B0ADDD00ACADDD00A8ADDD00A4ADDD00A0ADDD009CADDD0098",
      INIT_2B => X"ADDD00D4ADDD00D0ADDD00CCADDD00C8ADDD00C4ADDD00C0ADDD00BCADDD00B8",
      INIT_2C => X"ADDD00F4ADDD00F0ADDD00ECADDD00E8ADDD00E4ADDD00E0ADDD00DCADDD00D8",
      INIT_2D => X"ADDD0114ADDD0110ADDD010CADDD0108ADDD0104ADDD0100ADDD00FCADDD00F8",
      INIT_2E => X"ADDD0134ADDD0130ADDD012CADDD0128ADDD0124ADDD0120ADDD011CADDD0118",
      INIT_2F => X"ADDD0154ADDD0150ADDD014CADDD0148ADDD0144ADDD0140ADDD013CADDD0138",
      INIT_30 => X"ADDD0174ADDD0170ADDD016CADDD0168ADDD0164ADDD0160ADDD015CADDD0158",
      INIT_31 => X"ADDD0194ADDD0190ADDD018CADDD0188ADDD0184ADDD0180ADDD017CADDD0178",
      INIT_32 => X"ADDD01B4ADDD01B0ADDD01ACADDD01A8ADDD01A4ADDD01A0ADDD019CADDD0198",
      INIT_33 => X"ADDD01D4ADDD01D0ADDD01CCADDD01C8ADDD01C4ADDD01C0ADDD01BCADDD01B8",
      INIT_34 => X"ADDD01F4ADDD01F0ADDD01ECADDD01E8ADDD01E4ADDD01E0ADDD01DCADDD01D8",
      INIT_35 => X"ADDD0214ADDD0210ADDD020CADDD0208ADDD0204ADDD0200ADDD01FCADDD01F8",
      INIT_36 => X"ADDD0234ADDD0230ADDD022CADDD0228ADDD0224ADDD0220ADDD021CADDD0218",
      INIT_37 => X"ADDD0254ADDD0250ADDD024CADDD0248ADDD0244ADDD0240ADDD023CADDD0238",
      INIT_38 => X"2802400620000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF20000000FFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2000000020000000",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"ADDD0798ADDD0794ADDD0790ADDD078CADDD0788ADDD0784FFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFF07F2FFFF07F2FFFFFFFFFFFFFFFFFFFFFFFF07F2FFFFFFFF07F207F2FFFF",
      INIT_3F => X"040C3A0C0C3A100A00000C0514686643FFFFFFFFFFFFFFFFFFFF07F2FFFFFFFF",
      INIT_40 => X"0C3A0C043A0C0C3A0C0C3A0C0C3A0C043A0C0C3A040C3A0C0C3A0C043A0C0C3A",
      INIT_41 => X"3A0C0C3A040C3A0C0C3A0C043A0C0C3A040C3A0C0C3A0C063A0C0C3A040C3A0C",
      INIT_42 => X"0C3A0C0C3A100A063A0C0C3A040C3A0C0C3A0C043A0C0C3A0C0C3A0C0C3A0C04",
      INIT_43 => X"3A0C043A0C0C3A0C0C3A0C043A0C0C3A040C3A0C043A0C0C3A0C0C3A0C043A0C",
      INIT_44 => X"0C0C3A0C043A0C0C3A0C043A0C0C3A0C063A0C0C3A040C3A0C043A0C0C3A0C0C",
      INIT_45 => X"0C3A0C0C3A0C0C3A0C0C3A0C0C3A0C0C3A040C3A0C0C3A02063A0C0C3A040C3A",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"FFFFFFFFF",
      INIT_B => X"FFFFFFFFF",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"FFFFFFFFF",
      SRVAL_B => X"FFFFFFFFF",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(14 downto 5) => Q(11 downto 2),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => NLW_storage_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_storage_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_storage_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_storage_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => NLW_storage_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_storage_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => icap_clk,
      CLKBWRCLK => icap_clk,
      DBITERR => NLW_storage_DBITERR_UNCONNECTED,
      DINADIN(31 downto 24) => dina(34 downto 27),
      DINADIN(23 downto 16) => dina(25 downto 18),
      DINADIN(15 downto 8) => dina(16 downto 9),
      DINADIN(7 downto 0) => dina(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 0) => B"0011",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => NLW_storage_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31) => \^d\(24),
      DOUTBDOUT(30) => \^d\(25),
      DOUTBDOUT(29) => \^d\(26),
      DOUTBDOUT(28) => \^d\(27),
      DOUTBDOUT(27) => \^d\(28),
      DOUTBDOUT(26) => \^d\(29),
      DOUTBDOUT(25) => \^d\(30),
      DOUTBDOUT(24) => \^d\(31),
      DOUTBDOUT(23) => \^d\(16),
      DOUTBDOUT(22) => \^d\(17),
      DOUTBDOUT(21) => \^d\(18),
      DOUTBDOUT(20) => \^d\(19),
      DOUTBDOUT(19) => \^d\(20),
      DOUTBDOUT(18) => \^d\(21),
      DOUTBDOUT(17) => \^d\(22),
      DOUTBDOUT(16) => \^d\(23),
      DOUTBDOUT(15) => \^d\(8),
      DOUTBDOUT(14) => \^d\(9),
      DOUTBDOUT(13) => \^d\(10),
      DOUTBDOUT(12) => \^d\(11),
      DOUTBDOUT(11) => \^d\(12),
      DOUTBDOUT(10) => \^d\(13),
      DOUTBDOUT(9) => \^d\(14),
      DOUTBDOUT(8) => \^d\(15),
      DOUTBDOUT(7) => \^d\(0),
      DOUTBDOUT(6) => \^d\(1),
      DOUTBDOUT(5) => \^d\(2),
      DOUTBDOUT(4) => \^d\(3),
      DOUTBDOUT(3) => \^d\(4),
      DOUTBDOUT(2) => \^d\(5),
      DOUTBDOUT(1) => \^d\(6),
      DOUTBDOUT(0) => \^d\(7),
      DOUTPADOUTP(3 downto 0) => NLW_storage_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3) => doutb(35),
      DOUTPBDOUTP(2) => doutb(26),
      DOUTPBDOUTP(1) => doutb(17),
      DOUTPBDOUTP(0) => doutb(8),
      ECCPARITY(7 downto 0) => NLW_storage_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => bram_enable,
      ENBWREN => bram_enable,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_storage_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_storage_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3 downto 0) => wea(3 downto 0),
      WEBWE(7 downto 0) => B"00000000"
    );
storage_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => storage_15(9),
      I1 => Q(11),
      I2 => storage_14,
      O => addra(9)
    );
storage_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => storage_15(0),
      I1 => Q(2),
      I2 => storage_14,
      O => addra(0)
    );
storage_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_16(24),
      I1 => storage_14,
      I2 => out_port_reg(7),
      O => dina(34)
    );
storage_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_16(25),
      I1 => storage_14,
      I2 => out_port_reg(6),
      O => dina(33)
    );
storage_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_16(26),
      I1 => storage_14,
      I2 => out_port_reg(5),
      O => dina(32)
    );
storage_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_16(27),
      I1 => storage_14,
      I2 => out_port_reg(4),
      O => dina(31)
    );
storage_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_16(28),
      I1 => storage_14,
      I2 => out_port_reg(3),
      O => dina(30)
    );
storage_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_16(29),
      I1 => storage_14,
      I2 => out_port_reg(2),
      O => dina(29)
    );
storage_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_16(30),
      I1 => storage_14,
      I2 => out_port_reg(1),
      O => dina(28)
    );
storage_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_16(31),
      I1 => storage_14,
      I2 => out_port_reg(0),
      O => dina(27)
    );
storage_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_16(16),
      I1 => storage_14,
      I2 => out_port_reg(7),
      O => dina(25)
    );
storage_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => storage_15(8),
      I1 => Q(10),
      I2 => storage_14,
      O => addra(8)
    );
storage_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_16(17),
      I1 => storage_14,
      I2 => out_port_reg(6),
      O => dina(24)
    );
storage_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_16(18),
      I1 => storage_14,
      I2 => out_port_reg(5),
      O => dina(23)
    );
storage_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_16(19),
      I1 => storage_14,
      I2 => out_port_reg(4),
      O => dina(22)
    );
storage_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_16(20),
      I1 => storage_14,
      I2 => out_port_reg(3),
      O => dina(21)
    );
storage_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_16(21),
      I1 => storage_14,
      I2 => out_port_reg(2),
      O => dina(20)
    );
storage_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_16(22),
      I1 => storage_14,
      I2 => out_port_reg(1),
      O => dina(19)
    );
storage_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_16(23),
      I1 => storage_14,
      I2 => out_port_reg(0),
      O => dina(18)
    );
storage_i_27: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_16(8),
      I1 => storage_14,
      I2 => out_port_reg(7),
      O => dina(16)
    );
storage_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_16(9),
      I1 => storage_14,
      I2 => out_port_reg(6),
      O => dina(15)
    );
storage_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_16(10),
      I1 => storage_14,
      I2 => out_port_reg(5),
      O => dina(14)
    );
storage_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => storage_15(7),
      I1 => Q(9),
      I2 => storage_14,
      O => addra(7)
    );
storage_i_30: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_16(11),
      I1 => storage_14,
      I2 => out_port_reg(4),
      O => dina(13)
    );
storage_i_31: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_16(12),
      I1 => storage_14,
      I2 => out_port_reg(3),
      O => dina(12)
    );
storage_i_32: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_16(13),
      I1 => storage_14,
      I2 => out_port_reg(2),
      O => dina(11)
    );
storage_i_33: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_16(14),
      I1 => storage_14,
      I2 => out_port_reg(1),
      O => dina(10)
    );
storage_i_34: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_16(15),
      I1 => storage_14,
      I2 => out_port_reg(0),
      O => dina(9)
    );
storage_i_35: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_16(0),
      I1 => storage_14,
      I2 => out_port_reg(7),
      O => dina(7)
    );
storage_i_36: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_16(1),
      I1 => storage_14,
      I2 => out_port_reg(6),
      O => dina(6)
    );
storage_i_37: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_16(2),
      I1 => storage_14,
      I2 => out_port_reg(5),
      O => dina(5)
    );
storage_i_38: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_16(3),
      I1 => storage_14,
      I2 => out_port_reg(4),
      O => dina(4)
    );
storage_i_39: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_16(4),
      I1 => storage_14,
      I2 => out_port_reg(3),
      O => dina(3)
    );
storage_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => storage_15(6),
      I1 => Q(8),
      I2 => storage_14,
      O => addra(6)
    );
storage_i_40: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_16(5),
      I1 => storage_14,
      I2 => out_port_reg(2),
      O => dina(2)
    );
storage_i_41: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_16(6),
      I1 => storage_14,
      I2 => out_port_reg(1),
      O => dina(1)
    );
storage_i_42: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_16(7),
      I1 => storage_14,
      I2 => out_port_reg(0),
      O => dina(0)
    );
storage_i_43: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => \out\,
      I1 => storage_14,
      I2 => \wr_b_dat__0\,
      I3 => Q(1),
      I4 => Q(0),
      O => wea(3)
    );
storage_i_44: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88B88888"
    )
        port map (
      I0 => \out\,
      I1 => storage_14,
      I2 => \wr_b_dat__0\,
      I3 => Q(0),
      I4 => Q(1),
      O => wea(2)
    );
storage_i_45: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88B88888"
    )
        port map (
      I0 => \out\,
      I1 => storage_14,
      I2 => \wr_b_dat__0\,
      I3 => Q(1),
      I4 => Q(0),
      O => wea(1)
    );
storage_i_46: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888888B8"
    )
        port map (
      I0 => \out\,
      I1 => storage_14,
      I2 => \wr_b_dat__0\,
      I3 => Q(1),
      I4 => Q(0),
      O => wea(0)
    );
storage_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => storage_15(5),
      I1 => Q(7),
      I2 => storage_14,
      O => addra(5)
    );
storage_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => storage_15(4),
      I1 => Q(6),
      I2 => storage_14,
      O => addra(4)
    );
storage_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => storage_15(3),
      I1 => Q(5),
      I2 => storage_14,
      O => addra(3)
    );
storage_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => storage_15(2),
      I1 => Q(4),
      I2 => storage_14,
      O => addra(2)
    );
storage_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => storage_15(1),
      I1 => Q(3),
      I2 => storage_14,
      O => addra(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity semicap_sem_ultra_v3_1_11_instrom is
  port (
    bram_enable : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sleep : out STD_LOGIC;
    rom_error : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 17 downto 0 );
    icap_clk : in STD_LOGIC;
    bram_wr_en2 : in STD_LOGIC;
    address : in STD_LOGIC_VECTOR ( 11 downto 0 );
    bram2_en : in STD_LOGIC;
    bram_wr_en1 : in STD_LOGIC;
    casdomux2 : in STD_LOGIC;
    bram_wr_en0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of semicap_sem_ultra_v3_1_11_instrom : entity is "sem_ultra_v3_1_11_instrom";
end semicap_sem_ultra_v3_1_11_instrom;

architecture STRUCTURE of semicap_sem_ultra_v3_1_11_instrom is
  signal \CORCombinational.dly_address_b\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal D0 : STD_LOGIC;
  signal \OUTRegistered.instruction[0]_i_1_n_0\ : STD_LOGIC;
  signal \OUTRegistered.instruction[10]_i_1_n_0\ : STD_LOGIC;
  signal \OUTRegistered.instruction[11]_i_1_n_0\ : STD_LOGIC;
  signal \OUTRegistered.instruction[12]_i_1_n_0\ : STD_LOGIC;
  signal \OUTRegistered.instruction[13]_i_1_n_0\ : STD_LOGIC;
  signal \OUTRegistered.instruction[14]_i_1_n_0\ : STD_LOGIC;
  signal \OUTRegistered.instruction[15]_i_1_n_0\ : STD_LOGIC;
  signal \OUTRegistered.instruction[16]_i_1_n_0\ : STD_LOGIC;
  signal \OUTRegistered.instruction[17]_i_1_n_0\ : STD_LOGIC;
  signal \OUTRegistered.instruction[1]_i_1_n_0\ : STD_LOGIC;
  signal \OUTRegistered.instruction[2]_i_1_n_0\ : STD_LOGIC;
  signal \OUTRegistered.instruction[3]_i_1_n_0\ : STD_LOGIC;
  signal \OUTRegistered.instruction[4]_i_1_n_0\ : STD_LOGIC;
  signal \OUTRegistered.instruction[5]_i_1_n_0\ : STD_LOGIC;
  signal \OUTRegistered.instruction[6]_i_1_n_0\ : STD_LOGIC;
  signal \OUTRegistered.instruction[7]_i_1_n_0\ : STD_LOGIC;
  signal \OUTRegistered.instruction[8]_i_1_n_0\ : STD_LOGIC;
  signal \OUTRegistered.instruction[9]_i_1_n_0\ : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^bram_enable\ : STD_LOGIC;
  signal casa1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal casa2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal casb1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal casb2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal casdbiterr1 : STD_LOGIC;
  signal caspa1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal caspa2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal caspb1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal caspb2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal cassbiterr1 : STD_LOGIC;
  signal dbiterr_out_b : STD_LOGIC;
  signal firmware0_n_100 : STD_LOGIC;
  signal firmware0_n_101 : STD_LOGIC;
  signal firmware0_n_102 : STD_LOGIC;
  signal firmware0_n_103 : STD_LOGIC;
  signal firmware0_n_104 : STD_LOGIC;
  signal firmware0_n_105 : STD_LOGIC;
  signal firmware0_n_106 : STD_LOGIC;
  signal firmware0_n_107 : STD_LOGIC;
  signal firmware0_n_108 : STD_LOGIC;
  signal firmware0_n_109 : STD_LOGIC;
  signal firmware0_n_110 : STD_LOGIC;
  signal firmware0_n_111 : STD_LOGIC;
  signal firmware0_n_112 : STD_LOGIC;
  signal firmware0_n_113 : STD_LOGIC;
  signal firmware0_n_114 : STD_LOGIC;
  signal firmware0_n_115 : STD_LOGIC;
  signal firmware0_n_116 : STD_LOGIC;
  signal firmware0_n_117 : STD_LOGIC;
  signal firmware0_n_118 : STD_LOGIC;
  signal firmware0_n_119 : STD_LOGIC;
  signal firmware0_n_120 : STD_LOGIC;
  signal firmware0_n_121 : STD_LOGIC;
  signal firmware0_n_122 : STD_LOGIC;
  signal firmware0_n_123 : STD_LOGIC;
  signal firmware0_n_124 : STD_LOGIC;
  signal firmware0_n_125 : STD_LOGIC;
  signal firmware0_n_80 : STD_LOGIC;
  signal firmware0_n_81 : STD_LOGIC;
  signal firmware0_n_82 : STD_LOGIC;
  signal firmware0_n_83 : STD_LOGIC;
  signal firmware0_n_84 : STD_LOGIC;
  signal firmware0_n_85 : STD_LOGIC;
  signal firmware0_n_86 : STD_LOGIC;
  signal firmware0_n_87 : STD_LOGIC;
  signal firmware0_n_88 : STD_LOGIC;
  signal firmware0_n_89 : STD_LOGIC;
  signal firmware0_n_90 : STD_LOGIC;
  signal firmware0_n_91 : STD_LOGIC;
  signal firmware0_n_92 : STD_LOGIC;
  signal firmware0_n_93 : STD_LOGIC;
  signal firmware0_n_94 : STD_LOGIC;
  signal firmware0_n_95 : STD_LOGIC;
  signal firmware0_n_96 : STD_LOGIC;
  signal firmware0_n_97 : STD_LOGIC;
  signal firmware0_n_98 : STD_LOGIC;
  signal firmware0_n_99 : STD_LOGIC;
  signal instr_sel : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal q_sync_a : STD_LOGIC;
  signal q_sync_b : STD_LOGIC;
  signal q_sync_c : STD_LOGIC;
  signal q_sync_d : STD_LOGIC;
  signal q_sync_e : STD_LOGIC;
  signal q_sync_f : STD_LOGIC;
  signal q_sync_h : STD_LOGIC;
  signal q_sync_j : STD_LOGIC;
  signal q_sync_k : STD_LOGIC;
  signal \^sleep\ : STD_LOGIC;
  signal NLW_firmware0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_firmware0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_firmware0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_firmware0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_firmware0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_firmware0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_firmware0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_firmware0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_firmware0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_firmware0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_firmware1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_firmware1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_firmware1_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_firmware1_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_firmware1_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_firmware1_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_firmware1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_firmware1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_firmware2_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_firmware2_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_firmware2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_firmware2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_firmware2_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_firmware2_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_firmware2_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_firmware2_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_firmware2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_firmware2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of firmware0 : label is "PRIMITIVE";
  attribute box_type of firmware1 : label is "PRIMITIVE";
  attribute box_type of firmware2 : label is "PRIMITIVE";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of sync_a : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of sync_a : label is "FD";
  attribute box_type of sync_a : label is "PRIMITIVE";
  attribute ASYNC_REG of sync_b : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of sync_b : label is "FD";
  attribute box_type of sync_b : label is "PRIMITIVE";
  attribute ASYNC_REG of sync_c : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of sync_c : label is "FD";
  attribute box_type of sync_c : label is "PRIMITIVE";
  attribute ASYNC_REG of sync_d : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of sync_d : label is "FD";
  attribute box_type of sync_d : label is "PRIMITIVE";
  attribute ASYNC_REG of sync_e : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of sync_e : label is "FD";
  attribute box_type of sync_e : label is "PRIMITIVE";
  attribute ASYNC_REG of sync_f : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of sync_f : label is "FD";
  attribute box_type of sync_f : label is "PRIMITIVE";
  attribute ASYNC_REG of sync_g : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of sync_g : label is "FD";
  attribute box_type of sync_g : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of sync_h : label is "FDS";
  attribute box_type of sync_h : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of sync_i : label is "FDS";
  attribute box_type of sync_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of sync_j : label is "FDR";
  attribute box_type of sync_j : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of sync_k : label is "FDS";
  attribute box_type of sync_k : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of sync_l : label is "FDS";
  attribute box_type of sync_l : label is "PRIMITIVE";
begin
  SR(0) <= \^sr\(0);
  bram_enable <= \^bram_enable\;
  sleep <= \^sleep\;
\CORCombinational.dly_address_b_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => icap_clk,
      CE => '1',
      D => address(0),
      Q => \CORCombinational.dly_address_b\(0),
      R => \^sr\(0)
    );
\CORCombinational.dly_address_b_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => icap_clk,
      CE => '1',
      D => address(1),
      Q => \CORCombinational.dly_address_b\(1),
      R => \^sr\(0)
    );
\CORCombinational.dly_address_b_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => icap_clk,
      CE => '1',
      D => address(2),
      Q => \CORCombinational.dly_address_b\(2),
      R => \^sr\(0)
    );
\CORCombinational.dly_address_b_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => icap_clk,
      CE => '1',
      D => address(3),
      Q => \CORCombinational.dly_address_b\(3),
      R => \^sr\(0)
    );
\CORCombinational.dly_address_b_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => icap_clk,
      CE => '1',
      D => address(4),
      Q => \CORCombinational.dly_address_b\(4),
      R => \^sr\(0)
    );
\CORCombinational.dly_address_b_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => icap_clk,
      CE => '1',
      D => address(5),
      Q => \CORCombinational.dly_address_b\(5),
      R => \^sr\(0)
    );
\CORCombinational.dly_address_b_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => icap_clk,
      CE => '1',
      D => address(6),
      Q => \CORCombinational.dly_address_b\(6),
      R => \^sr\(0)
    );
\CORCombinational.dly_address_b_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => icap_clk,
      CE => '1',
      D => address(7),
      Q => \CORCombinational.dly_address_b\(7),
      R => \^sr\(0)
    );
\CORCombinational.dly_address_b_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => icap_clk,
      CE => '1',
      D => address(8),
      Q => \CORCombinational.dly_address_b\(8),
      R => \^sr\(0)
    );
\OUTRegistered.instruction[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFA0EFAF20A020A"
    )
        port map (
      I0 => firmware0_n_99,
      I1 => instr_sel(0),
      I2 => instr_sel(2),
      I3 => instr_sel(1),
      I4 => firmware0_n_123,
      I5 => p_1_in(0),
      O => \OUTRegistered.instruction[0]_i_1_n_0\
    );
\OUTRegistered.instruction[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFA0EFAF20A020A"
    )
        port map (
      I0 => firmware0_n_89,
      I1 => instr_sel(0),
      I2 => instr_sel(2),
      I3 => instr_sel(1),
      I4 => firmware0_n_113,
      I5 => p_1_in(10),
      O => \OUTRegistered.instruction[10]_i_1_n_0\
    );
\OUTRegistered.instruction[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFA0EFAF20A020A"
    )
        port map (
      I0 => firmware0_n_88,
      I1 => instr_sel(0),
      I2 => instr_sel(2),
      I3 => instr_sel(1),
      I4 => firmware0_n_112,
      I5 => p_1_in(11),
      O => \OUTRegistered.instruction[11]_i_1_n_0\
    );
\OUTRegistered.instruction[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFA0EFAF20A020A"
    )
        port map (
      I0 => firmware0_n_87,
      I1 => instr_sel(0),
      I2 => instr_sel(2),
      I3 => instr_sel(1),
      I4 => firmware0_n_111,
      I5 => p_1_in(12),
      O => \OUTRegistered.instruction[12]_i_1_n_0\
    );
\OUTRegistered.instruction[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFA0EFAF20A020A"
    )
        port map (
      I0 => firmware0_n_86,
      I1 => instr_sel(0),
      I2 => instr_sel(2),
      I3 => instr_sel(1),
      I4 => firmware0_n_110,
      I5 => p_1_in(13),
      O => \OUTRegistered.instruction[13]_i_1_n_0\
    );
\OUTRegistered.instruction[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFA0EFAF20A020A"
    )
        port map (
      I0 => firmware0_n_85,
      I1 => instr_sel(0),
      I2 => instr_sel(2),
      I3 => instr_sel(1),
      I4 => firmware0_n_109,
      I5 => p_1_in(14),
      O => \OUTRegistered.instruction[14]_i_1_n_0\
    );
\OUTRegistered.instruction[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFA0EFAF20A020A"
    )
        port map (
      I0 => firmware0_n_84,
      I1 => instr_sel(0),
      I2 => instr_sel(2),
      I3 => instr_sel(1),
      I4 => firmware0_n_108,
      I5 => p_1_in(15),
      O => \OUTRegistered.instruction[15]_i_1_n_0\
    );
\OUTRegistered.instruction[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFA0EFAF20A020A"
    )
        port map (
      I0 => firmware0_n_83,
      I1 => instr_sel(0),
      I2 => instr_sel(2),
      I3 => instr_sel(1),
      I4 => firmware0_n_107,
      I5 => p_1_in(16),
      O => \OUTRegistered.instruction[16]_i_1_n_0\
    );
\OUTRegistered.instruction[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFA0EFAF20A020A"
    )
        port map (
      I0 => firmware0_n_82,
      I1 => instr_sel(0),
      I2 => instr_sel(2),
      I3 => instr_sel(1),
      I4 => firmware0_n_106,
      I5 => p_1_in(17),
      O => \OUTRegistered.instruction[17]_i_1_n_0\
    );
\OUTRegistered.instruction[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFA0EFAF20A020A"
    )
        port map (
      I0 => firmware0_n_98,
      I1 => instr_sel(0),
      I2 => instr_sel(2),
      I3 => instr_sel(1),
      I4 => firmware0_n_122,
      I5 => p_1_in(1),
      O => \OUTRegistered.instruction[1]_i_1_n_0\
    );
\OUTRegistered.instruction[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFA0EFAF20A020A"
    )
        port map (
      I0 => firmware0_n_97,
      I1 => instr_sel(0),
      I2 => instr_sel(2),
      I3 => instr_sel(1),
      I4 => firmware0_n_121,
      I5 => p_1_in(2),
      O => \OUTRegistered.instruction[2]_i_1_n_0\
    );
\OUTRegistered.instruction[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFA0EFAF20A020A"
    )
        port map (
      I0 => firmware0_n_96,
      I1 => instr_sel(0),
      I2 => instr_sel(2),
      I3 => instr_sel(1),
      I4 => firmware0_n_120,
      I5 => p_1_in(3),
      O => \OUTRegistered.instruction[3]_i_1_n_0\
    );
\OUTRegistered.instruction[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFA0EFAF20A020A"
    )
        port map (
      I0 => firmware0_n_95,
      I1 => instr_sel(0),
      I2 => instr_sel(2),
      I3 => instr_sel(1),
      I4 => firmware0_n_119,
      I5 => p_1_in(4),
      O => \OUTRegistered.instruction[4]_i_1_n_0\
    );
\OUTRegistered.instruction[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFA0EFAF20A020A"
    )
        port map (
      I0 => firmware0_n_94,
      I1 => instr_sel(0),
      I2 => instr_sel(2),
      I3 => instr_sel(1),
      I4 => firmware0_n_118,
      I5 => p_1_in(5),
      O => \OUTRegistered.instruction[5]_i_1_n_0\
    );
\OUTRegistered.instruction[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFA0EFAF20A020A"
    )
        port map (
      I0 => firmware0_n_93,
      I1 => instr_sel(0),
      I2 => instr_sel(2),
      I3 => instr_sel(1),
      I4 => firmware0_n_117,
      I5 => p_1_in(6),
      O => \OUTRegistered.instruction[6]_i_1_n_0\
    );
\OUTRegistered.instruction[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFA0EFAF20A020A"
    )
        port map (
      I0 => firmware0_n_92,
      I1 => instr_sel(0),
      I2 => instr_sel(2),
      I3 => instr_sel(1),
      I4 => firmware0_n_116,
      I5 => p_1_in(7),
      O => \OUTRegistered.instruction[7]_i_1_n_0\
    );
\OUTRegistered.instruction[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFA0EFAF20A020A"
    )
        port map (
      I0 => firmware0_n_91,
      I1 => instr_sel(0),
      I2 => instr_sel(2),
      I3 => instr_sel(1),
      I4 => firmware0_n_115,
      I5 => p_1_in(8),
      O => \OUTRegistered.instruction[8]_i_1_n_0\
    );
\OUTRegistered.instruction[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFA0EFAF20A020A"
    )
        port map (
      I0 => firmware0_n_90,
      I1 => instr_sel(0),
      I2 => instr_sel(2),
      I3 => instr_sel(1),
      I4 => firmware0_n_114,
      I5 => p_1_in(9),
      O => \OUTRegistered.instruction[9]_i_1_n_0\
    );
\OUTRegistered.instruction_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => icap_clk,
      CE => '1',
      D => \OUTRegistered.instruction[0]_i_1_n_0\,
      Q => Q(0),
      S => dbiterr_out_b
    );
\OUTRegistered.instruction_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => icap_clk,
      CE => '1',
      D => \OUTRegistered.instruction[10]_i_1_n_0\,
      Q => Q(10),
      S => dbiterr_out_b
    );
\OUTRegistered.instruction_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => icap_clk,
      CE => '1',
      D => \OUTRegistered.instruction[11]_i_1_n_0\,
      Q => Q(11),
      S => dbiterr_out_b
    );
\OUTRegistered.instruction_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => icap_clk,
      CE => '1',
      D => \OUTRegistered.instruction[12]_i_1_n_0\,
      Q => Q(12),
      R => dbiterr_out_b
    );
\OUTRegistered.instruction_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => icap_clk,
      CE => '1',
      D => \OUTRegistered.instruction[13]_i_1_n_0\,
      Q => Q(13),
      S => dbiterr_out_b
    );
\OUTRegistered.instruction_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => icap_clk,
      CE => '1',
      D => \OUTRegistered.instruction[14]_i_1_n_0\,
      Q => Q(14),
      R => dbiterr_out_b
    );
\OUTRegistered.instruction_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => icap_clk,
      CE => '1',
      D => \OUTRegistered.instruction[15]_i_1_n_0\,
      Q => Q(15),
      R => dbiterr_out_b
    );
\OUTRegistered.instruction_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => icap_clk,
      CE => '1',
      D => \OUTRegistered.instruction[16]_i_1_n_0\,
      Q => Q(16),
      R => dbiterr_out_b
    );
\OUTRegistered.instruction_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => icap_clk,
      CE => '1',
      D => \OUTRegistered.instruction[17]_i_1_n_0\,
      Q => Q(17),
      S => dbiterr_out_b
    );
\OUTRegistered.instruction_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => icap_clk,
      CE => '1',
      D => \OUTRegistered.instruction[1]_i_1_n_0\,
      Q => Q(1),
      R => dbiterr_out_b
    );
\OUTRegistered.instruction_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => icap_clk,
      CE => '1',
      D => \OUTRegistered.instruction[2]_i_1_n_0\,
      Q => Q(2),
      S => dbiterr_out_b
    );
\OUTRegistered.instruction_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => icap_clk,
      CE => '1',
      D => \OUTRegistered.instruction[3]_i_1_n_0\,
      Q => Q(3),
      S => dbiterr_out_b
    );
\OUTRegistered.instruction_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => icap_clk,
      CE => '1',
      D => \OUTRegistered.instruction[4]_i_1_n_0\,
      Q => Q(4),
      S => dbiterr_out_b
    );
\OUTRegistered.instruction_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => icap_clk,
      CE => '1',
      D => \OUTRegistered.instruction[5]_i_1_n_0\,
      Q => Q(5),
      S => dbiterr_out_b
    );
\OUTRegistered.instruction_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => icap_clk,
      CE => '1',
      D => \OUTRegistered.instruction[6]_i_1_n_0\,
      Q => Q(6),
      S => dbiterr_out_b
    );
\OUTRegistered.instruction_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => icap_clk,
      CE => '1',
      D => \OUTRegistered.instruction[7]_i_1_n_0\,
      Q => Q(7),
      S => dbiterr_out_b
    );
\OUTRegistered.instruction_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => icap_clk,
      CE => '1',
      D => \OUTRegistered.instruction[8]_i_1_n_0\,
      Q => Q(8),
      S => dbiterr_out_b
    );
\OUTRegistered.instruction_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => icap_clk,
      CE => '1',
      D => \OUTRegistered.instruction[9]_i_1_n_0\,
      Q => Q(9),
      S => dbiterr_out_b
    );
firmware0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "LAST",
      CASCADE_ORDER_B => "LAST",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "TRUE",
      EN_ECC_WRITE => "TRUE",
      INITP_00 => X"61A51039FC6E62CB9C200DFED57FE35BCE36ED465530B584394DA0B9AF00AB01",
      INITP_01 => X"B0128F908310A32685256EBF3B0C7ED14B7BE11A2721EDE8F1D62FBF25D65077",
      INITP_02 => X"4ACF7E68C94FCDFFD7EA6A50EF66516A6FF8DE69C4FFE6EAF87CE940455D2785",
      INITP_03 => X"61F663F6CA707FCC4BFAFACE7B66F9CED74259FDECC6DD71447872E8E9E55A73",
      INITP_04 => X"67C7D6DEE1C0E0E2F8697DF7C5C15EF465556DF473DAFA6FFE7159E77BE9D876",
      INITP_05 => X"7D4ACB79C16CCAD2E6524E644D7BF35E415B7E57E1CAECE0CE69794E68C065DB",
      INITP_06 => X"6E51655CEA5FD3436BE6ECC6D84350C64559527F6965F95DE1F86ACD6FCA7355",
      INITP_07 => X"E7FBF860F8DD7C5D6652EFC2E2DC7ADCEF45EF5BEC50E04AEF416A5CEF5CEF7E",
      INITP_08 => X"6B6871606D7F65E765F5ED6DF0616BEFF27BFCF4F0FEEA6EF279FC75F07F6BEC",
      INITP_09 => X"F1C869FACB71EFFFDAEA72FEDDE96A41F0786B7471E76B6565796A7AE174F0FF",
      INITP_0A => X"EDF65BDE74F3C44F6E56646AD350704C494D65FDF1D7D2F34DC1E042C3536C6D",
      INITP_0B => X"7BD5F4DF4D6562D27369FA54CDE9557C7045596A5465FFFA7C594EC463FEE95C",
      INITP_0C => X"4CEDDBEE537FD8E278FC7DCA41E7EBCB62E25CD871FC724571F3CF5349D6FAEB",
      INITP_0D => X"E8C26AC667C665C67E71C14E79EFC04BCF7863C7C976FCC553594968476CF4DD",
      INITP_0E => X"53567BCFC84C50CC524F5F6F7EECFF6B5FE8CE4BF6754AD8F57FDBE571F4F9CF",
      INITP_0F => X"42CDD2DACD7965CDC95C4E4AC248CA43CB49DDEC6A454A61654F51467B63F474",
      INIT_00 => X"0013032200820020014206207632FF000142000108201F000149082F01F28000",
      INIT_01 => X"0013013261F2074D02F20E1D008010010142083261F200490143081D00220033",
      INIT_02 => X"02F30F366111D0020043001D0203205D0140063261F1D00100B0021D0102073E",
      INIT_03 => X"02F20C010021D0100012FF2074132265025000050401D0000370002073B32145",
      INIT_04 => X"0370002073B1D00802F20F36618324F102F20E1D0401D00402F20D226253242C",
      INIT_05 => X"00B117226250106000B016010023222C001300207411D082025000030BF32590",
      INIT_06 => X"02F220030BF2070A02F1172073B2074D02F016360170109F020C321D08020741",
      INIT_07 => X"020C322012D22FFD00B11922625206DC00B01801002207220013012074120712",
      INIT_08 => X"001302207410B00002F221050403202F02F1192073B0D08002F018208A509002",
      INIT_09 => X"02F01A22008011FF020C322077B010FF00B11B2074D3602F00B01A010000D001",
      INIT_0A => X"00B01C250001B200001303366281B10002F2220D0801900102F11B0900D0121F",
      INIT_0B => X"02F11D250000900102F01C3662C2F000020C320D0400100100B11D0900D3E029",
      INIT_0C => X"01D0FF0BF052B0000012000BE0425000025000015093202F02F223014D00D040",
      INIT_0D => X"0140062263A09001014006326382BE0F0310001FF322BF7E01F1FF1DEDB2B00C",
      INIT_0E => X"0140060B2150D020014100013000900D0140060150A2D001014006014400300F",
      INIT_0F => X"01400E143000900601400E142002203A01400E0D010090060141000B0143603F",
      INIT_10 => X"022FFD0300736046025000143000D08000B224142000900D0100300D00809006",
      INIT_11 => X"022FFD1410609007022FFD3A64909007022FFD1900122041022FFD0110109007",
      INIT_12 => X"022FFD2D30A20714022FFD1235020704022FFD1024020720022FFD2264525000",
      INIT_13 => X"022FFD2500020722022FFD0201020712022FFD0900820724022FFD2D209206E0",
      INIT_14 => X"022FFD14B0620726022FFD14B06206E0022FFD0BB13206FC022FFD01A002071E",
      INIT_15 => X"022FFD09F1F206DC022FFD09E1E206E4022FFD09D1D206E0022FFD09C1C206E6",
      INIT_16 => X"022FFD13E003E05A022FFD13D0019001022FFD10CB001019022FFD10BA025000",
      INIT_17 => X"022FFD2067A200DC022FFD01B00200F6022FFD01A04200EE022FFD13F0025000",
      INIT_18 => X"022FFD09D0720896022FFD2062832060022FFD09C070D001022FFD206280900D",
      INIT_19 => X"022FFD09F07208B7022FFD20628208D4022FFD09E0701101022FFD2062801080",
      INIT_1A => X"022FFD0B51101000022FFD0B41036063022FFD01B011DC93022FFD01AEB208E4",
      INIT_1B => X"022FFD12D502F002022FFD10C4001000022FFD036012F001022FFD0B61205001",
      INIT_1C => X"022FFD1BB001D102022FFD19A010311E022FFD13F00001E0022FFD12E6020B46",
      INIT_1D => X"022FFD01B011D104022FFD01AEC32082022FFD250001D110022FFD3E66E32080",
      INIT_1E => X"022FFD2DF071D116022FFD2062C32089022FFD250001D112022FFD2067A32087",
      INIT_1F => X"022FFD2DD0722017022FFD2062C3208D022FFD2DE071D100022FFD2062C3208D",
      INIT_20 => X"022FFD2DB0701220022FFD2062C001D0022FFD2DC07320A1022FFD2062C01200",
      INIT_21 => X"022FFD0146C01203022FFD250002208D022FFD2DA07320A1022FFD2062C1D190",
      INIT_22 => X"022FFD0B0141D190022FFD0B21501204022FFD01300001D0022FFD01500320A1",
      INIT_23 => X"022FFD0D00836094022FFD143000DD10022FFD1420001000022FFD0D010320A1",
      INIT_24 => X"022FFD0110114000022FFD030070DD20022FFD1430014000022FFD142000DD40",
      INIT_25 => X"022FFD226941D112022FFD141063209B022FFD3A6981D110022FFD190012F002",
      INIT_26 => X"022FFD2D20901222022FFD2D30A3209F022FFD123501D116022FFD102403209D",
      INIT_27 => X"022FFD2D20901226022FFD2D30A320A1022FFD0601001223022FFD09008320A1",
      INIT_28 => X"022FFD14B0001000022FFD14A06200D8022FFD250002F239022FFD2D008320A1",
      INIT_29 => X"022FFD14F0001001022FFD14E000D004022FFD14D0009002022FFD14C002F03A",
      INIT_2A => X"022FFD190E9208A2022FFD3900020101022FFD110B9200E8022FFD250002F024",
      INIT_2B => X"022FFD110072090D022FFD3E6B32B02E022FFD19011208A5022FFD390002089F",
      INIT_2C => X"022FFD1100A200D8022FFD2500020896022FFD190F62090D022FFD390002B02E",
      INIT_2D => X"022FFD206C72B04E022FFD206BD200D8022FFD00C002011F022FFD25000200E2",
      INIT_2E => X"022FFD20730320CD022FFD206C71D001022FFD206BD0300F022FFD2073009001",
      INIT_2F => X"022FFD14100208A5022FFD14C06320C7022FFD011000D002022FFD2500009002",
      INIT_30 => X"022FFD1410001002022FFD14C062B80F022FFD141002B40F022FFD14C062B20F",
      INIT_31 => X"022FFD1D10A2012D022FFD2500022008022FFD141002077B022FFD14C062074D",
      INIT_32 => X"022FFD250002077B022FFD111302074D022FFD1110701000022FFD3A6CA208A5",
      INIT_33 => X"022FFD206A92B40F022FFD090062B20F022FFD20733208A5022FFD01A0022008",
      INIT_34 => X"022FFD1910120769022FFD206A22F032022FFD0110401001022FFD390002B80F",
      INIT_35 => X"022FFD206C72247A022FFD00100206DE022FFD04A00206E2022FFD366D220702",
      INIT_36 => X"022FFD2500025000022FFD366CD206DC022FFD1920120710022FFD2073020718",
      INIT_37 => X"022FFD227302071A022FFD01120206FC022FFD2273020700022FFD0110D2070C",
      INIT_38 => X"022FFD2273020716022FFD0113E2070C022FFD2273025000022FFD0115F206DE",
      INIT_39 => X"022FFD2273025000022FFD01133206DE022FFD2273020722022FFD011312070C",
      INIT_3A => X"022FFD2273020710022FFD01131206FE022FFD2273020702022FFD011302071E",
      INIT_3B => X"022FFD2273020720022FFD0113320706022FFD2273025000022FFD01132206DE",
      INIT_3C => X"022FFD22730206B5022FFD011350300F022FFD2273009001022FFD01134206DE",
      INIT_3D => X"022FFD2273020706022FFD01137206FC022FFD2273025000022FFD01136206DC",
      INIT_3E => X"022FFD227301400E022FFD0113903008022FFD2273009002022FFD01138206DE",
      INIT_3F => X"022FFD22730206DC022FFD01142206B5022FFD227301400E022FFD011411400E",
      INIT_40 => X"022FFD22730208D4022FFD0114401100022FFD22730010C0022FFD0114325000",
      INIT_41 => X"022FFD2273001C00022FFD0114601D01022FFD2273001E00022FFD0114501F00",
      INIT_42 => X"022FFD22730208D4022FFD0114801100022FFD22730010A0022FFD01147208EE",
      INIT_43 => X"022FFD2273001C00022FFD0114A01D00022FFD2273001E00022FFD0114901F00",
      INIT_44 => X"022FFD22730208D4022FFD0114C01101022FFD22730010C0022FFD0114B208EE",
      INIT_45 => X"022FFD2273003D7C022FFD0114E03E3C022FFD2273003F81022FFD0114D208EB",
      INIT_46 => X"022FFD2273005D03022FFD0115005E40022FFD2273005F00022FFD0114F03C3F",
      INIT_47 => X"022FFD22730010C0022FFD0115225000022FFD22730208EE022FFD0115105C00",
      INIT_48 => X"022FFD2273003FFF022FFD01154208EB022FFD22730208D4022FFD0115301101",
      INIT_49 => X"022FFD2273005F00022FFD0115603CFF022FFD2273003DFD022FFD0115503E7F",
      INIT_4A => X"022FFD22730208EE022FFD0115805C00022FFD2273005D00022FFD0115705E80",
      INIT_4B => X"022FFD22730208D4022FFD0115A01101022FFD22730010C0022FFD0115925000",
      INIT_4C => X"022FFD0900D03DFE022FFD2500003EFF022FFD2D10603FFF022FFD20737208EB",
      INIT_4D => X"022FFD0900D010C0022FFD2500025000022FFD36733208EE022FFD0D02003CFF",
      INIT_4E => X"022FFD0900003FFF022FFD25000208EB022FFD36737208D4022FFD0D01001101",
      INIT_4F => X"022FFD0309F05F00022FFD0900003CFF022FFD2500003DFE022FFD0306003EFF",
      INIT_50 => X"022FFD2073E208EE022FFD0316005C00022FFD0010005D01022FFD2500005E00",
      INIT_51 => X"022FFD207002F01E022FFD207062F032022FFD2D10001000022FFD0410025000",
      INIT_52 => X"022FFD206DC0D020022FFD206B53618B022FFD2073B0D040022FFD206DE0900F",
      INIT_53 => X"022FFD2073B0900E022FFD0319F36186022FFD001000D080022FFD250003618B",
      INIT_54 => X"022FFD207003617F022FFD207200D040022FFD2D10036182022FFD041000D080",
      INIT_55 => X"022FFD3277736179022FFD1D0010D010022FFD0B0323617C022FFD206DE0D020",
      INIT_56 => X"022FFD250000901B022FFD206DC32162022FFD206B50D004022FFD2073E0900E",
      INIT_57 => X"022FFD010021D0E0022FFD206DE030F0022FFD207002B04E022FFD207202F00B",
      INIT_58 => X"022FFD001000D020022FFD250000900D022FFD206DC22170022FFD206B53616F",
      INIT_59 => X"022FFD2D10036169022FFD041001D049022FFD2073B09006022FFD0319F3616F",
      INIT_5A => X"022FFD0B13220720022FFD207633616F022FFD010001D053022FFD2500022170",
      INIT_5B => X"022FFD206DE22008022FFD207002077B022FFD2072020784022FFD2D103206DC",
      INIT_5C => X"022FFD010402012D022FFD3277720896022FFD1D001206DC022FFD0B0322070C",
      INIT_5D => X"022FFD010202077B022FFD250002074D022FFD206DC01000022FFD206B5208A5",
      INIT_5E => X"022FFD2073E22189022FFD2500001080022FFD206DC2B10E022FFD206B522008",
      INIT_5F => X"022FFD206E22B40E022FFD2071822189022FFD3278201040022FFD1D0002B20E",
      INIT_60 => X"022FFD2277F2B80E022FFD2070C20896022FFD2500022189022FFD206DE01020",
      INIT_61 => X"022FFD0BC022B80F022FFD206DE20896022FFD2071622189022FFD2072001010",
      INIT_62 => X"022FFD2074620896022FFD2075222202022FFD206DC2F01E022FFD206B601008",
      INIT_63 => X"022FFD0BC3A2F01E022FFD206DE01001022FFD2070C2B20F022FFD2071E2B40F",
      INIT_64 => X"022FFD20714010A0022FFD250000B203022FFD206DC19801022FFD206B60982F",
      INIT_65 => X"022FFD206E8208E4022FFD206E8208B7022FFD206DE208D4022FFD2070601102",
      INIT_66 => X"022FFD206B62FE0E022FFD0BC052FD0D022FFD206B62FC0C022FFD0BC0603F03",
      INIT_67 => X"022FFD207E90BE0E022FFD206DC0BD0D022FFD206B60BC0C022FFD0BC042FF0F",
      INIT_68 => X"022FFD09502208D4022FFD206DE01100022FFD206FE01020022FFD207220BF0F",
      INIT_69 => X"022FFD227BF361AA022FFD207FB0D001022FFD3A7A80B001022FFD0D504208EE",
      INIT_6A => X"022FFD09F1F208C3022FFD09E1E208AB022FFD09D1D221AD022FFD09C1C22017",
      INIT_6B => X"022FFD10CB00B017022FFD14B061D000022FFD14B060B016022FFD0BB0220911",
      INIT_6C => X"022FFD2FF3B0B019022FFD13F001F000022FFD13E000B018022FFD13D001F000",
      INIT_6D => X"022FFD0BC3B0B01B022FFD2FC341F000022FFD2FD350B01A022FFD2FE361F000",
      INIT_6E => X"022FFD0BC350B01D022FFD206B61F000022FFD0BC360B01C022FFD206B61F000",
      INIT_6F => X"022FFD206DC1D002022FFD206B60B032022FFD0BC34361C9022FFD206B61F000",
      INIT_70 => X"022FFD0D5042F03A022FFD206DE11001022FFD206FE0B03A022FFD20700324CD",
      INIT_71 => X"022FFD0BC343247A022FFD227DD1D001022FFD207FB0B032022FFD3A7C7208A5",
      INIT_72 => X"022FFD01A04308FA022FFD0BF3B0D001022FFD0BE360B001022FFD0BD3522008",
      INIT_73 => X"022FFD09F072F034022FFD206280B016022FFD2067A321FF022FFD01B001D800",
      INIT_74 => X"022FFD09D072F036022FFD206280B018022FFD09E072F035022FFD206280B017",
      INIT_75 => X"022FFD00CD02F03C022FFD206B60B01A022FFD09C072F03B022FFD206280B019",
      INIT_76 => X"022FFD00CF02F03E022FFD206B60B01C022FFD00CE02F03D022FFD206B60B01B",
      INIT_77 => X"022FFD20712208AB022FFD20700208F1022FFD206DC2F03F022FFD206B60B01D",
      INIT_78 => X"022FFD0D5040B134022FFD01C000B016022FFD206E820911022FFD206DE208C3",
      INIT_79 => X"022FFD206DC1E010022FFD206B60B135022FFD11C010B017022FFD14C001C010",
      INIT_7A => X"022FFD206DE0B019022FFD207201E010022FFD207220B136022FFD250000B018",
      INIT_7B => X"022FFD206B60B13C022FFD09C0C0B01A022FFD2B03C1E010022FFD2B80C0B13B",
      INIT_7C => X"022FFD2B01C1E010022FFD206B60B13D022FFD09C0C0B01B022FFD2B02C1E010",
      INIT_7D => X"022FFD09C0C0B01D022FFD2B00C1E010022FFD206B60B13E022FFD09C0C0B01C",
      INIT_7E => X"022FFD2072A19801022FFD2500036211022FFD206DC1E010022FFD206B60B13F",
      INIT_7F => X"022FFD2072A20AAD022FFD2072A221DE022FFD2072A321FF022FFD2072A1D800",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(14 downto 6) => address(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"000000",
      ADDRBWRADDR(14 downto 6) => \CORCombinational.dly_address_b\(8 downto 0),
      ADDRBWRADDR(5 downto 0) => B"000000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => casa1(31 downto 0),
      CASDINB(31 downto 0) => casb1(31 downto 0),
      CASDINPA(3 downto 0) => caspa1(3 downto 0),
      CASDINPB(3 downto 0) => caspb1(3 downto 0),
      CASDOMUXA => casdomux2,
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_firmware0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_firmware0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_firmware0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_firmware0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => casdbiterr1,
      CASINSBITERR => cassbiterr1,
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => NLW_firmware0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_firmware0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => icap_clk,
      CLKBWRCLK => icap_clk,
      DBITERR => dbiterr_out_b,
      DINADIN(31 downto 20) => p_1_in(11 downto 0),
      DINADIN(19) => firmware0_n_80,
      DINADIN(18) => firmware0_n_81,
      DINADIN(17) => firmware0_n_82,
      DINADIN(16) => firmware0_n_83,
      DINADIN(15) => firmware0_n_84,
      DINADIN(14) => firmware0_n_85,
      DINADIN(13) => firmware0_n_86,
      DINADIN(12) => firmware0_n_87,
      DINADIN(11) => firmware0_n_88,
      DINADIN(10) => firmware0_n_89,
      DINADIN(9) => firmware0_n_90,
      DINADIN(8) => firmware0_n_91,
      DINADIN(7) => firmware0_n_92,
      DINADIN(6) => firmware0_n_93,
      DINADIN(5) => firmware0_n_94,
      DINADIN(4) => firmware0_n_95,
      DINADIN(3) => firmware0_n_96,
      DINADIN(2) => firmware0_n_97,
      DINADIN(1) => firmware0_n_98,
      DINADIN(0) => firmware0_n_99,
      DINBDIN(31) => firmware0_n_100,
      DINBDIN(30) => firmware0_n_101,
      DINBDIN(29) => firmware0_n_102,
      DINBDIN(28) => firmware0_n_103,
      DINBDIN(27) => firmware0_n_104,
      DINBDIN(26) => firmware0_n_105,
      DINBDIN(25) => firmware0_n_106,
      DINBDIN(24) => firmware0_n_107,
      DINBDIN(23) => firmware0_n_108,
      DINBDIN(22) => firmware0_n_109,
      DINBDIN(21) => firmware0_n_110,
      DINBDIN(20) => firmware0_n_111,
      DINBDIN(19) => firmware0_n_112,
      DINBDIN(18) => firmware0_n_113,
      DINBDIN(17) => firmware0_n_114,
      DINBDIN(16) => firmware0_n_115,
      DINBDIN(15) => firmware0_n_116,
      DINBDIN(14) => firmware0_n_117,
      DINBDIN(13) => firmware0_n_118,
      DINBDIN(12) => firmware0_n_119,
      DINBDIN(11) => firmware0_n_120,
      DINBDIN(10) => firmware0_n_121,
      DINBDIN(9) => firmware0_n_122,
      DINBDIN(8) => firmware0_n_123,
      DINBDIN(7) => firmware0_n_124,
      DINBDIN(6) => firmware0_n_125,
      DINBDIN(5 downto 0) => p_1_in(17 downto 12),
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 20) => p_1_in(11 downto 0),
      DOUTADOUT(19) => firmware0_n_80,
      DOUTADOUT(18) => firmware0_n_81,
      DOUTADOUT(17) => firmware0_n_82,
      DOUTADOUT(16) => firmware0_n_83,
      DOUTADOUT(15) => firmware0_n_84,
      DOUTADOUT(14) => firmware0_n_85,
      DOUTADOUT(13) => firmware0_n_86,
      DOUTADOUT(12) => firmware0_n_87,
      DOUTADOUT(11) => firmware0_n_88,
      DOUTADOUT(10) => firmware0_n_89,
      DOUTADOUT(9) => firmware0_n_90,
      DOUTADOUT(8) => firmware0_n_91,
      DOUTADOUT(7) => firmware0_n_92,
      DOUTADOUT(6) => firmware0_n_93,
      DOUTADOUT(5) => firmware0_n_94,
      DOUTADOUT(4) => firmware0_n_95,
      DOUTADOUT(3) => firmware0_n_96,
      DOUTADOUT(2) => firmware0_n_97,
      DOUTADOUT(1) => firmware0_n_98,
      DOUTADOUT(0) => firmware0_n_99,
      DOUTBDOUT(31) => firmware0_n_100,
      DOUTBDOUT(30) => firmware0_n_101,
      DOUTBDOUT(29) => firmware0_n_102,
      DOUTBDOUT(28) => firmware0_n_103,
      DOUTBDOUT(27) => firmware0_n_104,
      DOUTBDOUT(26) => firmware0_n_105,
      DOUTBDOUT(25) => firmware0_n_106,
      DOUTBDOUT(24) => firmware0_n_107,
      DOUTBDOUT(23) => firmware0_n_108,
      DOUTBDOUT(22) => firmware0_n_109,
      DOUTBDOUT(21) => firmware0_n_110,
      DOUTBDOUT(20) => firmware0_n_111,
      DOUTBDOUT(19) => firmware0_n_112,
      DOUTBDOUT(18) => firmware0_n_113,
      DOUTBDOUT(17) => firmware0_n_114,
      DOUTBDOUT(16) => firmware0_n_115,
      DOUTBDOUT(15) => firmware0_n_116,
      DOUTBDOUT(14) => firmware0_n_117,
      DOUTBDOUT(13) => firmware0_n_118,
      DOUTBDOUT(12) => firmware0_n_119,
      DOUTBDOUT(11) => firmware0_n_120,
      DOUTBDOUT(10) => firmware0_n_121,
      DOUTBDOUT(9) => firmware0_n_122,
      DOUTBDOUT(8) => firmware0_n_123,
      DOUTBDOUT(7) => firmware0_n_124,
      DOUTBDOUT(6) => firmware0_n_125,
      DOUTBDOUT(5 downto 0) => p_1_in(17 downto 12),
      DOUTPADOUTP(3 downto 0) => NLW_firmware0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_firmware0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_firmware0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => \^bram_enable\,
      ENBWREN => bram_wr_en0,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_firmware0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => rom_error,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"11111111"
    );
firmware1: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "MIDDLE",
      CASCADE_ORDER_B => "MIDDLE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "TRUE",
      EN_ECC_WRITE => "TRUE",
      INITP_00 => X"61D3DAF741CE5D617E514B55ECD1F3F87A6348D761EEC142CE7E56F4635FD75A",
      INITP_01 => X"E6E8DCF4417A426E7FE04DF879F046EDDF734B76D27E567D4ADEDF61EAE0D66F",
      INITP_02 => X"7C6CEC7FE7E2D5E2FD4FEAE241E5F9CB717741E2F9CEEA71417BEA49E76BDF66",
      INITP_03 => X"465BFCE76CEF76EB7B68F34E797462EBFAF77CFF4F6160E27FF874F1E4CBF8F5",
      INITP_04 => X"EEE3DB7673FEECC04FD2707A4FE14D50E57D51F9C46A70EA4969CF7A62EBDAF3",
      INITP_05 => X"6154F5E26F79C1D17AEFEF4C4155D37EC742F2FBE565E2E479FCFE6AED71F5F5",
      INITP_06 => X"D14D5FF46BD2D8DBEE4D6AD07675E0C462CB6BE165F669EAF162EDF5FBF37D7F",
      INITP_07 => X"E1E0E142E8D16050F049D8745FDEE773FE5C635DF8EED865FC45C744FA4763FC",
      INITP_08 => X"55DF4CC5D8CE5EC34F405FD15A5DE9F56873C76ED375DBEE5C69E67543DC4745",
      INITP_09 => X"DA584D59CDC0D5C4DEE94D7B5F69526642525CCD72CD6573476369DFCFDBF4E8",
      INITP_0A => X"D24370CEE943734373F74CEDE9CBCCE164D256E57FCAD6FDDDFDCF7D4A78F54E",
      INITP_0B => X"EDFFF96078DA75C2F5E2787F55CEDEC1C1634E7B5BC7D7E04B404C6049FBC173",
      INITP_0C => X"ECD66F4C6FD14EC64773567EC7EAD56172C6EEC3CBED6FFB4B406B63E649E8C0",
      INITP_0D => X"4666C4FDCFE7DEF6E747F0C2D66AE87E5F59C5F05C7EC9E75D6050E4F84C6F50",
      INITP_0E => X"F34DE5D952EEFE60C6524664C1E7D8E7C4FB45E1FBCFE7D8EAC4FB43E7DE59C2",
      INITP_0F => X"55E8F0E65979CBE8CEEFD276FFC0FA406F5AE840F1DC454E40EA43E94360CC6B",
      INIT_00 => X"022FFD250002F013022FFD2072A0B002022FFD2072A2F01F022FFD2072A01004",
      INIT_01 => X"022FFD20700206DC022FFD3680B32208022FFD1D0001D002022FFD0B0320B032",
      INIT_02 => X"022FFD25000324F1022FFD206DC1D001022FFD2071E0B032022FFD207182078C",
      INIT_03 => X"022FFD206DC2074D022FFD206FC01004022FFD20712324F1022FFD207001D002",
      INIT_04 => X"022FFD368182F03A022FFD1D00011001022FFD0B0320B03A022FFD2500022008",
      INIT_05 => X"022FFD206DC1F000022FFD207020B017022FFD207161D000022FFD207040B016",
      INIT_06 => X"022FFD207001F000022FFD207000B019022FFD207041F000022FFD250000B018",
      INIT_07 => X"022FFD206FC1F000022FFD2071A0B01B022FFD207E91F000022FFD206DC0B01A",
      INIT_08 => X"022FFD0B00F1F000022FFD141060B01D022FFD0B1131F000022FFD206DE0B01C",
      INIT_09 => X"022FFD206BD1D001022FFD206BD0B032022FFD00C00208A5022FFD0401036017",
      INIT_0A => X"022FFD206B522008022FFD0B00E324CD022FFD207301D002022FFD206C73247A",
      INIT_0B => X"022FFD206B50BE11022FFD0B00C0BD10022FFD206B52F01E022FFD0B00D01001",
      INIT_0C => X"022FFD206DE13F00022FFD206FC13E00022FFD2071211D01022FFD206DC0BF12",
      INIT_0D => X"022FFD0B0122FF12022FFD1410603F01022FFD0B1132FE11022FFD206E82FD10",
      INIT_0E => X"022FFD206B52F00F022FFD0B01103001022FFD206B50B00F022FFD0401020B5F",
      INIT_0F => X"022FFD2500003E7E022FFD206DC0BE0E022FFD206B50307E022FFD0B0100B03B",
      INIT_10 => X"022FFD0BC1620911022FFD3487E208FA022FFD1DCFF3625D022FFD0BC171C0E0",
      INIT_11 => X"022FFD1DCFF1F000022FFD0BC190B017022FFD348841D000022FFD1DCFF0B016",
      INIT_12 => X"022FFD348841F000022FFD1DCFF0B019022FFD0BC181F000022FFD3487E0B018",
      INIT_13 => X"022FFD0BC1A1F000022FFD3487E0B01B022FFD1DCFF1F000022FFD0BC1B0B01A",
      INIT_14 => X"022FFD1DCFF1F000022FFD0BC1D0B01D022FFD348841F000022FFD1DCFF0B01C",
      INIT_15 => X"022FFD348842077B022FFD1DCFF2075C022FFD0BC1C2225D022FFD3487E36256",
      INIT_16 => X"022FFD328622074D022FFD1DD0001004022FFD0BD202078C022FFD25000206DC",
      INIT_17 => X"022FFD2088A2B40F022FFD0BC162B20F022FFD2087E208A5022FFD0BC1722008",
      INIT_18 => X"022FFD1DD002077B022FFD0BD212074D022FFD2089001002022FFD0BC202B80F",
      INIT_19 => X"022FFD0BC180900E022FFD2087E2F032022FFD0BC1901000022FFD3286B22008",
      INIT_1A => X"022FFD0BD222F007022FFD2089009017022FFD0BC2132296022FFD2088A0D004",
      INIT_1B => X"022FFD2087E2F009022FFD0BC1B09019022FFD328742F008022FFD1DD0009018",
      INIT_1C => X"022FFD208902F00B022FFD0BC220901B022FFD2088A2F00A022FFD0BC1A0901A",
      INIT_1D => X"022FFD0BC1D3627C022FFD3287D1D0A0022FFD1DD00030F0022FFD0BD232B04E",
      INIT_1E => X"022FFD0BC23223EF022FFD2088A323EE022FFD0BC1C0D002022FFD2087E09002",
      INIT_1F => X"022FFD207021D0B0022FFD20728223EE022FFD250003627F022FFD208901D0E0",
      INIT_20 => X"022FFD250002DC01022FFD206DE03C0F022FFD206B60BC07022FFD206DE36289",
      INIT_21 => X"022FFD206B6206DC022FFD206DE206B6022FFD20722206DE022FFD206FE2071E",
      INIT_22 => X"022FFD2072220724022FFD206FE3628D022FFD250001D0D0022FFD206DC22003",
      INIT_23 => X"022FFD2500020702022FFD206DE36291022FFD206B61D0F0022FFD206DE2240B",
      INIT_24 => X"022FFD206B60D080022FFD206DE32414022FFD207261D0C0022FFD20712223FB",
      INIT_25 => X"022FFD2B00A0D020022FFD2B0090900D022FFD25000223EC022FFD206DC32414",
      INIT_26 => X"022FFD01C00362A0022FFD209091D04F022FFD2B08E09006022FFD2B1BB363EE",
      INIT_27 => X"022FFD01C10223EF022FFD25000323EE022FFD200590D002022FFD208AE09002",
      INIT_28 => X"022FFD208AE206DC022FFD01C0720720022FFD25000362A7022FFD208AE1D053",
      INIT_29 => X"022FFD250001D052022FFD208AE223ED022FFD01C0D20793022FFD2500020784",
      INIT_2A => X"022FFD01C0409006022FFD2500020733022FFD208AE2071E022FFD01C01362BE",
      INIT_2B => X"022FFD01E0020733022FFD01D00206DE022FFD25000363EC022FFD208AE1D020",
      INIT_2C => X"022FFD01100206E8022FFD01080363EC022FFD208DD1D030022FFD01F0009006",
      INIT_2D => X"022FFD2B3893A3EC022FFD25000206A9022FFD208BD09006022FFD208D420733",
      INIT_2E => X"022FFD2090920730022FFD2B08E206C7022FFD2B63B00100022FFD2B00A2D001",
      INIT_2F => X"022FFD2B37B362C2022FFD2B00A1D055022FFD2B1C922003022FFD25000206DC",
      INIT_30 => X"022FFD2B649362C6022FFD250001D044022FFD209092240B022FFD2B08E20724",
      INIT_31 => X"022FFD20909362D7022FFD2B08E1D04E022FFD2B0BB223FB022FFD2B72A20702",
      INIT_32 => X"022FFD2B57B1D020022FFD2B20A09006022FFD2B64920733022FFD2500020716",
      INIT_33 => X"022FFD2B20A206CC022FFD2B6C90120A022FFD20909206DE022FFD2B08E363EC",
      INIT_34 => X"022FFD250002FC09022FFD209092FB08022FFD2B08E2FA07022FFD2B63B3A3EC",
      INIT_35 => X"022FFD2D1081D054022FFD2D00822420022FFD2B4192FE0B022FFD2B00A2FD0A",
      INIT_36 => X"022FFD2D10809006022FFD2D00820733022FFD2B25920722022FFD2B00A3632A",
      INIT_37 => X"022FFD2DC080120A022FFD2B289206DE022FFD2B00A363EC022FFD250001D020",
      INIT_38 => X"022FFD250002FB3F022FFD2DF082FA3E022FFD2DE083A3EC022FFD2DD08206CC",
      INIT_39 => X"022FFD09D08322E9022FFD09C080DE80022FFD2B28932308022FFD2B00A1DEC0",
      INIT_3A => X"022FFD208B7206A2022FFD25000206A2022FFD09F08206A2022FFD09E08223EC",
      INIT_3B => X"022FFD208BD206A2022FFD208DD363EC022FFD2500018FA0022FFD208E40BA02",
      INIT_3C => X"022FFD208D42FF0F022FFD011002FE0E022FFD010202FD0D022FFD250002FC0C",
      INIT_3D => X"022FFD0BC0C0BE11022FFD0BD0D0BD10022FFD0BE0E206DC022FFD0BF0F20AAD",
      INIT_3E => X"022FFD208AB206B6022FFD208F100CF0022FFD2500020700022FFD208EE0BF12",
      INIT_3F => X"022FFD25000206B6022FFD2090000CD0022FFD25000206B6022FFD208C300CE0",
      INIT_40 => X"022FFD208D4206C7022FFD01101206BD022FFD01080206BD022FFD208F10BC3F",
      INIT_41 => X"022FFD208C9223EC022FFD208A8206B6022FFD208BD0BC3E022FFD208B720730",
      INIT_42 => X"022FFD369090BA02022FFD0D008206A2022FFD0900E206A2022FFD25000206A2",
      INIT_43 => X"022FFD3290D2FC10022FFD0D002206A2022FFD0900E363EC022FFD2500018EA0",
      INIT_44 => X"022FFD2F116206DC022FFD0110020B5F022FFD370012FE12022FFD250002FD11",
      INIT_45 => X"022FFD2F11A0BC0F022FFD2F1190BD0E022FFD2F1180BE0D022FFD2F1170BF0C",
      INIT_46 => X"022FFD0108420730022FFD2F11D206C7022FFD2F11C206BD022FFD2F11B206BD",
      INIT_47 => X"022FFD11001206B6022FFD2B00B00CE0022FFD2B00A206B6022FFD2B6C900CD0",
      INIT_48 => X"022FFD1D0FF206BD022FFD209860BC3F022FFD2092C206B6022FFD2092700CF0",
      INIT_49 => X"022FFD09C080BC3E022FFD2500020730022FFD37000206C7022FFD3691F206BD",
      INIT_4A => X"022FFD2500036348022FFD09F081D058022FFD09E08223EC022FFD09D08206B6",
      INIT_4B => X"022FFD329572072A022FFD1D0C23E348022FFD329420D004022FFD1D0C109002",
      INIT_4C => X"022FFD20975363EC022FFD001E01D020022FFD2097509006022FFD001F020733",
      INIT_4D => X"022FFD209753A3EC022FFD001C0206CC022FFD2097501208022FFD001D0206DE",
      INIT_4E => X"022FFD2F12C2FC36022FFD2F12A2FB35022FFD2F1282FA34022FFD01100206DC",
      INIT_4F => X"022FFD2F12D0BE36022FFD2F12B0BD35022FFD2F1290BC34022FFD2F12E2FD3B",
      INIT_50 => X"022FFD209752067A022FFD001F001B00022FFD2500001A01022FFD2F12F0BF3B",
      INIT_51 => X"022FFD20975223EC022FFD001D0206B6022FFD2097509C07022FFD001E020628",
      INIT_52 => X"022FFD2F62A20733022FFD2F7282071C022FFD2097536390022FFD001C01D051",
      INIT_53 => X"022FFD01500206DE022FFD01400363EC022FFD2F42E1D020022FFD2F52C09006",
      INIT_54 => X"022FFD2F62B1DEC0022FFD2F7293A3EC022FFD01700206CC022FFD016000120A",
      INIT_55 => X"022FFD001F0223EC022FFD2294132358022FFD2F42F0DE80022FFD2F52D32364",
      INIT_56 => X"022FFD001D00BA02022FFD20975206A2022FFD001E0206A2022FFD20975206A2",
      INIT_57 => X"022FFD001702FC0C022FFD20975206A2022FFD001C0363EC022FFD2097518FA0",
      INIT_58 => X"022FFD001602237A022FFD037F02FF0F022FFD2F1292FE0E022FFD0310F2FD0D",
      INIT_59 => X"022FFD001500BA02022FFD036F0206A2022FFD2F12B206A2022FFD0310F206A2",
      INIT_5A => X"022FFD001402FC10022FFD035F0206A2022FFD2F12D363EC022FFD0310F18EA0",
      INIT_5B => X"022FFD011000B105022FFD034F00B004022FFD2F12F2FE12022FFD0310F2FD11",
      INIT_5C => X"022FFD2F12E1AE20022FFD2F12C1AD10022FFD2F12A18C00022FFD2F1280B206",
      INIT_5D => X"022FFD1410003401022FFD144000B40F022FFD1410020B5F022FFD229413E3EC",
      INIT_5E => X"022FFD14100208FA022FFD1460020896022FFD141002237A022FFD145002F40F",
      INIT_5F => X"022FFD141000127B022FFD144002B6C9022FFD141002B00A022FFD14700206DC",
      INIT_60 => X"022FFD1410009C08022FFD1460009D08022FFD1410009E08022FFD1450009F08",
      INIT_61 => X"022FFD0B82800CE0022FFD00170206B6022FFD2500000CD0022FFD14700206B6",
      INIT_62 => X"022FFD20A51206DC022FFD20A33206B6022FFD20A2700CF0022FFD0B929206B6",
      INIT_63 => X"022FFD14B00223ED022FFD14A0E208A5022FFD0BA2536380022FFD01B0019201",
      INIT_64 => X"022FFD14A0020733022FFD14B002071A022FFD14A00363EE022FFD0BA261D050",
      INIT_65 => X"022FFD0B217206DE022FFD14B00363EC022FFD14A001D020022FFD14B0009006",
      INIT_66 => X"022FFD14B00206A2022FFD14A003A3EC022FFD2F217206CC022FFD062B001202",
      INIT_67 => X"022FFD14B0018BC0022FFD14A000BC02022FFD14B00206A2022FFD14A00206A2",
      INIT_68 => X"022FFD14B0009002022FFD14A00206A2022FFD14B00206A2022FFD14A00363EC",
      INIT_69 => X"022FFD14A001FB00022FFD14B001DA00022FFD14A00363DA022FFD0BA270D040",
      INIT_6A => X"022FFD0B216323DA022FFD14B001FB00022FFD14A001DA20022FFD14B00323DA",
      INIT_6B => X"022FFD0B82A1DAA0022FFD00160323DA022FFD2FB161FB00022FFD06B201DA80",
      INIT_6C => X"022FFD20A511FB00022FFD20A331DAC0022FFD20A27323DA022FFD0B92B1FB00",
      INIT_6D => X"022FFD14B00323DA022FFD14A0E1FB00022FFD0BA251DAE0022FFD01B00323DA",
      INIT_6E => X"022FFD14A001DA80022FFD14B00323DA022FFD14A001FB01022FFD0BA261DA20",
      INIT_6F => X"022FFD0B2191FB01022FFD14B001DAA0022FFD14A00323DA022FFD14B001FB01",
      INIT_70 => X"022FFD14B00323DA022FFD14A001FB01022FFD2F2191DAC0022FFD062B0323DA",
      INIT_71 => X"022FFD14B001DA20022FFD14A00323DA022FFD14B001FB02022FFD14A001DA00",
      INIT_72 => X"022FFD14B001FB02022FFD14A001DA80022FFD14B00323DA022FFD14A001FB02",
      INIT_73 => X"022FFD14A00323DA022FFD14B001FB02022FFD14A001DAA0022FFD0BA27323DA",
      INIT_74 => X"022FFD0B2181DA00022FFD14B00323DA022FFD14A001FB02022FFD14B001DAC0",
      INIT_75 => X"022FFD0B82C1FB03022FFD001501DAE0022FFD2FB18323DA022FFD06B201FB03",
      INIT_76 => X"022FFD20A5120896022FFD20A33206DC022FFD20A27223EC022FFD0B92D323DA",
      INIT_77 => X"022FFD14B00208B7022FFD14A0E208D4022FFD0BA25001B0022FFD01B00000A0",
      INIT_78 => X"022FFD14A00206B6022FFD14B0000CF0022FFD14A0000BC0022FFD0BA26208E4",
      INIT_79 => X"022FFD0B21B206B6022FFD14B0000CD0022FFD14A00206B6022FFD14B0000CE0",
      INIT_7A => X"022FFD14B00223EC022FFD14A00208A5022FFD2F21B206B6022FFD062B000CB0",
      INIT_7B => X"022FFD14B0020718022FFD14A0022008022FFD14B002077B022FFD14A00206DC",
      INIT_7C => X"022FFD14B00208A5022FFD14A0020137022FFD14B0020896022FFD14A00206DC",
      INIT_7D => X"022FFD14A0001002022FFD14B002B80F022FFD14A002B40F022FFD0BA272B20F",
      INIT_7E => X"022FFD0B21A206DC022FFD14B0022008022FFD14A002077B022FFD14B002074D",
      INIT_7F => X"022FFD0B82E2B20F02BFF300140208A502BFF02FB1A20137022FFD06B2020896",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(14 downto 6) => address(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"000000",
      ADDRBWRADDR(14 downto 6) => \CORCombinational.dly_address_b\(8 downto 0),
      ADDRBWRADDR(5 downto 0) => B"000000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => casa2(31 downto 0),
      CASDINB(31 downto 0) => casb2(31 downto 0),
      CASDINPA(3 downto 0) => caspa2(3 downto 0),
      CASDINPB(3 downto 0) => caspb2(3 downto 0),
      CASDOMUXA => bram2_en,
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => casa1(31 downto 0),
      CASDOUTB(31 downto 0) => casb1(31 downto 0),
      CASDOUTPA(3 downto 0) => caspa1(3 downto 0),
      CASDOUTPB(3 downto 0) => caspb1(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => casdbiterr1,
      CASOUTSBITERR => cassbiterr1,
      CLKARDCLK => icap_clk,
      CLKBWRCLK => icap_clk,
      DBITERR => NLW_firmware1_DBITERR_UNCONNECTED,
      DINADIN(31 downto 20) => p_1_in(11 downto 0),
      DINADIN(19) => firmware0_n_80,
      DINADIN(18) => firmware0_n_81,
      DINADIN(17) => firmware0_n_82,
      DINADIN(16) => firmware0_n_83,
      DINADIN(15) => firmware0_n_84,
      DINADIN(14) => firmware0_n_85,
      DINADIN(13) => firmware0_n_86,
      DINADIN(12) => firmware0_n_87,
      DINADIN(11) => firmware0_n_88,
      DINADIN(10) => firmware0_n_89,
      DINADIN(9) => firmware0_n_90,
      DINADIN(8) => firmware0_n_91,
      DINADIN(7) => firmware0_n_92,
      DINADIN(6) => firmware0_n_93,
      DINADIN(5) => firmware0_n_94,
      DINADIN(4) => firmware0_n_95,
      DINADIN(3) => firmware0_n_96,
      DINADIN(2) => firmware0_n_97,
      DINADIN(1) => firmware0_n_98,
      DINADIN(0) => firmware0_n_99,
      DINBDIN(31) => firmware0_n_100,
      DINBDIN(30) => firmware0_n_101,
      DINBDIN(29) => firmware0_n_102,
      DINBDIN(28) => firmware0_n_103,
      DINBDIN(27) => firmware0_n_104,
      DINBDIN(26) => firmware0_n_105,
      DINBDIN(25) => firmware0_n_106,
      DINBDIN(24) => firmware0_n_107,
      DINBDIN(23) => firmware0_n_108,
      DINBDIN(22) => firmware0_n_109,
      DINBDIN(21) => firmware0_n_110,
      DINBDIN(20) => firmware0_n_111,
      DINBDIN(19) => firmware0_n_112,
      DINBDIN(18) => firmware0_n_113,
      DINBDIN(17) => firmware0_n_114,
      DINBDIN(16) => firmware0_n_115,
      DINBDIN(15) => firmware0_n_116,
      DINBDIN(14) => firmware0_n_117,
      DINBDIN(13) => firmware0_n_118,
      DINBDIN(12) => firmware0_n_119,
      DINBDIN(11) => firmware0_n_120,
      DINBDIN(10) => firmware0_n_121,
      DINBDIN(9) => firmware0_n_122,
      DINBDIN(8) => firmware0_n_123,
      DINBDIN(7) => firmware0_n_124,
      DINBDIN(6) => firmware0_n_125,
      DINBDIN(5 downto 0) => p_1_in(17 downto 12),
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => NLW_firmware1_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 0) => NLW_firmware1_DOUTBDOUT_UNCONNECTED(31 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_firmware1_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_firmware1_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_firmware1_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => \^bram_enable\,
      ENBWREN => bram_wr_en1,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_firmware1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_firmware1_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"11111111"
    );
firmware2: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "FIRST",
      CASCADE_ORDER_B => "FIRST",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "TRUE",
      EN_ECC_WRITE => "TRUE",
      INITP_00 => X"9A299AA8B90EB908B98B3F91A61E901191288A2399A21CA1BD04AF17913C3934",
      INITP_01 => X"3E89898984931A1A869F9FA7A1AF17A6A10E228B83121794A6B0853F0E3702BA",
      INITP_02 => X"A1A32A253E9F300D01141882A2A6BEBD3B0B2A0CAD87B600A79F1A2DB98D0A1D",
      INITP_03 => X"38AABABA9F391E9634153F2419BE3B8D3D00131EA338BCA6AC2F8EA1120694AA",
      INITP_04 => X"29903B92239E951D0684A32719BF1E1AB7A60C3F89172A3881B99BB93D3D80A4",
      INITP_05 => X"9202B31C1F28B5992982B69732B41F2B0028A9B00A88B9B70F0D87BF1DA79BB8",
      INITP_06 => X"253B008E2E39349A1B96143E23AD999BBD3B9A8424A21A0DA48D3F13872538BC",
      INITP_07 => X"051A23BA079D110D269B03BA9496ABB0313730128B81B0A1A82D88B31D268C8A",
      INITP_08 => X"B923863C119C09ABA3B9249391998FB6B8BF33163E99A4052C8101ACB48DBD30",
      INITP_09 => X"9C279826801AB936823531BC0A3EA784910202BB24943039060A889925061399",
      INITP_0A => X"A9302E1C1E97BBAFA9AA3F0D90AFA8080DACBC9014AC32888EAF3E27B5A7083E",
      INITP_0B => X"8F3D382CBC8596333E8D90BD9AAAA993AB9F8A9FB402300E10AD2D902EBD012D",
      INITP_0C => X"9CAC950D0AA4311B832A22113818A3A102958A2EAAAF871822B009BAA6149A84",
      INITP_0D => X"1C8B8C943DB2869A15263C3285B18A1B040D030B1DBAB81DB63A9F9F8CB30605",
      INITP_0E => X"0939B9A1B89D222802AA2D368688A702253000281DA91182B99437BF9823941F",
      INITP_0F => X"172E0F28AC9DBEB01B34370DBC158F0B810D99B4BA083E34BC97B2391907169F",
      INIT_00 => X"00000020A512F01E00000020A330100000000020A272B80F0000000B92F2B40F",
      INIT_01 => X"00000014B002070200000014A0E207690000000BA252F03200000001B0001001",
      INIT_02 => X"00000014A00206DC00000014B002247A00000014A00206DE0000000BA26206E2",
      INIT_03 => X"0000000B21D2B80F00000014B002B40F00000014A002B20F00000014B0020896",
      INIT_04 => X"00000014B00224BB00000014A00207690000002F21D2F032000000062B001002",
      INIT_05 => X"00000014B00206B600000014A000BC0B00000014B00206DE00000014A0020716",
      INIT_06 => X"00000014B00206B600000014A000BC0900000014B00206B600000014A000BC0A",
      INIT_07 => X"00000014A00206B600000014B000BC0700000014A00206B60000000BA270BC08",
      INIT_08 => X"0000000B21C3242800000014B000D00800000014A000900200000014B00206DC",
      INIT_09 => X"00000001A0022008000000250002074D0000002FB1C0101000000006B2020896",
      INIT_0A => X"0000000D8FF2200800000014A002077B0000000D1FF2074D00000001B0001000",
      INIT_0B => X"0000000DAFF0BD0A00000014A000BC090000000D9FF0BB0800000014A000BA07",
      INIT_0C => X"00000000200030F000000025000000E00000002FB2501F0000000014B000BE0B",
      INIT_0D => X"00000014A043243900000014A000D0800000000D1FF3243900000001A001D0C0",
      INIT_0E => X"00000014A042F01400000014A040301F00000014A04000A000000014A0422475",
      INIT_0F => X"000000022A0000B000000014A04206A200000014A04206A200000014A04206A2",
      INIT_10 => X"000000250002F0150000002F2263E475000000062B01D07B00000020A440307F",
      INIT_11 => X"00000014B00000F000000014A062F01300000000B900300300000000A80000E0",
      INIT_12 => X"00000014B002FD1100000014A062FC1000000014B00206A200000014A0603003",
      INIT_13 => X"00000014B002F01300000014A063645F00000014B000DF0800000014A062FE12",
      INIT_14 => X"00000001A001CAB0000000003800BB02000000002100BA130000002500003F01",
      INIT_15 => X"0000000D2FF2FE0E000000033012FD0D000000032AA2FC0C00000001B0036475",
      INIT_16 => X"0000000DAFF03F0300000014A0014F000000000D3FF14E0600000014A002FF0F",
      INIT_17 => X"00000001A000BA130000000038022472000000002103247500000014B081DF01",
      INIT_18 => X"00000014A0003E010000000D2FF36475000000033021CAB0000000032CC0BB02",
      INIT_19 => X"00000014B080B0040000000DAFF2FE1200000014A002FD110000000D3FF2FC10",
      INIT_1A => X"000000032F01AD1000000001A0018C00000000003800B206000000002100B105",
      INIT_1B => X"0000000D3FF0B40F00000014A0020B5F0000000D2FF3E475000000033041AE20",
      INIT_1C => X"0000002FB272068700000014B08208FA0000000DAFF2F40F00000014A0003401",
      INIT_1D => X"0000000100C2074D000000008400100000000000950208A500000025000208FE",
      INIT_1E => X"000000131000D040000000148080900F0000001490E22008000000011002077B",
      INIT_1F => X"00000036A830D0800000001D1003618B00000036A790D020000000190013618B",
      INIT_20 => X"0000000D50836182000000250000D080000000018FF0900E000000019FF36186",
      INIT_21 => X"000000018FF3617C000000019FF0D020000000011023617F00000036A890D040",
      INIT_22 => X"000000001500D0040000003EA950900E0000001D10336179000000250000D010",
      INIT_23 => X"0000001410E2B04E000000118012F00B000000018FF0901B0000000004032494",
      INIT_24 => X"000000011042247A0000000190F324A30000003EA8E1D0E000000014008030F0",
      INIT_25 => X"0000001982809006000000008403647A000000009500D020000000250000900D",
      INIT_26 => X"000000019FF3647A000000011021D0530000003EA9E324A30000001B9041D049",
      INIT_27 => X"0000000381F20702000000001802078400000025000206DC000000018FF20720",
      INIT_28 => X"000000149002070C000000141062247A00000014900206DE00000014106206E2",
      INIT_29 => X"0000001D90F208A5000000011022012D000000149002089600000014106206DC",
      INIT_2A => X"0000000110401000000000390002D0030000001D80C2F03200000036AAB01000",
      INIT_2B => X"0000000B20C2089600000020B4622008000000370012077B000000250002074D",
      INIT_2C => X"00000014206207410000000BA0F010600000000B40E208A50000000B30D2012D",
      INIT_2D => X"000000142080100000000014A002D003000000144002F0320000001430001000",
      INIT_2E => X"0000001450E01D000000000340322008000000005402077B0000000327F2074D",
      INIT_2F => X"000000007A02FE11000000036032FD10000000006A001F000000001450E01E00",
      INIT_30 => X"00000001D0020B5F000000037032FD1E0000001470E01D010000001470E2FF12",
      INIT_31 => X"00000032AEA0B00F0000001D602324CD000000008201D0FF00000001E000B00F",
      INIT_32 => X"00000001A002091100000001900208FA00000032B112F00F0000001D60303001",
      INIT_33 => X"00000032AD7324D60000001CE400D00400000036AD00900E0000001CD30221AD",
      INIT_34 => X"00000013A00030F0000000139002B04E000000108F02F00B00000009F080901B",
      INIT_35 => X"00000001D000B10500000022ACC0B00400000013E00324E800000011D011D0E0",
      INIT_36 => X"00000032AE10BF120000001CD500BE110000000BF310BD100000000BE300B206",
      INIT_37 => X"00000011D011EF2000000013A001EE10000000129F01CD00000000108E003F01",
      INIT_38 => X"00000003A0113F000000002F91113E000000002F81011D0100000022ADA324E8",
      INIT_39 => X"0000002FA12224C100000004A002FF12000000140062FE110000000B0022FD10",
      INIT_3A => X"0000000BE31010000000000BD30208A5000000250002012D0000003700020896",
      INIT_3B => X"00000001F002077B00000001A002074D00000001900010000000000B2372D103",
      INIT_3C => X"000000129E03654B000000108D01D00100000032AF70B01E0000001CF2022008",
      INIT_3D => X"00000001F0020A7500000022AF00B51700000011F010B41600000013A0001200",
      INIT_3E => X"000000108200B41800000032B00042100000001CF502F9170000000B23C2F816",
      INIT_3F => X"00000022AF92F91900000011F012F81800000013A0020A75000000139000B519",
      INIT_40 => X"0000001180220A7500000032B080B51B0000001CF300B41A00000001F0004210",
      INIT_41 => X"00000022B010B41C00000011F0104210000000138002F91B000000139002F81A",
      INIT_42 => X"0000000B0022F91D00000003A012F81C0000002F91120A750000002F8100B51D",
      INIT_43 => X"00000037000012020000002FA123251C00000004A000D2020000001400604210",
      INIT_44 => X"0000000B237208110000000BE31208040000000BD3020819000000250002F21E",
      INIT_45 => X"00000001F001D00200000001A00324AF000000019001D001000000018000B032",
      INIT_46 => X"000000129E02258C000000108D00502000000032B1F2073B0000001CF20324CD",
      INIT_47 => X"0000000BF390B01600000022B1820C1500000011F012F21E00000013A0001204",
      INIT_48 => X"00000001F001D0FF00000032B2C2F1150000001DF002F01400000003FF00B117",
      INIT_49 => X"000000108200B11900000032B2C0B0180000001DF02346870000000B23C1F1FF",
      INIT_4A => X"00000022B251F1FF00000011F011D0FF00000013A002F115000000139002F014",
      INIT_4B => X"00000032B352F0140000001CF500B11B0000000B2380B01A00000001F0034687",
      INIT_4C => X"00000011F013468700000013A001F1FF000000139001D0FF000000108202F115",
      INIT_4D => X"00000032B3D2F1150000001CF302F01400000001F000B11D00000022B2E0B01C",
      INIT_4E => X"00000011F010B0320000001380034687000000139001F1FF000000118011D0FF",
      INIT_4F => X"00000003A01208190000002F911208FE0000002F8103653F00000022B361D000",
      INIT_50 => X"0000002FA120B03200000004A002081100000014006208400000000B00220804",
      INIT_51 => X"00000009508324CD00000020B581D00200000025000324AF000000370001D001",
      INIT_52 => X"000000095081D0080000002F6052258C0000002F504030DF000000096082073B",
      INIT_53 => X"00000009508207000000002F6312071E0000002F530207000000000960836558",
      INIT_54 => X"000000095081D0010000002F6380B0320000002F537207E900000009608206DC",
      INIT_55 => X"000000250002258C0000002F606050200000002F53C2073B00000009608324AF",
      INIT_56 => X"0000002D5092072400000001100206FC0000000160736565000000015F01D010",
      INIT_57 => X"000000370010B03200000025000207E90000002D10B206DC0000002D60A2072A",
      INIT_58 => X"0000000BA12050200000000B9112073B0000000B810324AF00000020B461D001",
      INIT_59 => X"00000001200206FC0000002FA36365720000002F9351D0200000002F8342258C",
      INIT_5A => X"00000018830207E90000000B431206DC0000000B3302072A0000000BD3720724",
      INIT_5B => X"000000112012073B0000003AB76324AF0000001BA001D0010000001A9400B032",
      INIT_5C => X"0000001C2D03657F0000002FA361D0400000002F9352258C0000002F834030DF",
      INIT_5D => X"0000000B935206DC0000000B8342072A00000022B6B2072400000032BA8206FC",
      INIT_5E => X"00000001300324AF000000012001D0010000002F20F0B0320000000BA36207E9",
      INIT_5F => X"000000188401D08000000032C0E2258C0000001D401030DF000000094082073B",
      INIT_60 => X"00000011201207140000003AB89207180000001BA002071E0000001B90036017",
      INIT_61 => X"0000002FA361D0010000002F9350B0320000002F834207E900000013300206DC",
      INIT_62 => X"0000000BA362258C0000000B935030DF0000000B8342073B00000022B7C324AF",
      INIT_63 => X"0000000B40C220080000002F80C2074D0000002F20D010080000002F30E20741",
      INIT_64 => X"00000014408090020000001450836604000000144061D0040000000B50D0B01E",
      INIT_65 => X"00000014608206760000000B60E206500000000B50D325EF0000002F40C0D004",
      INIT_66 => X"0000000B70F1FF320000000B60E1DEDB0000002F50D0BF05000000145080BE04",
      INIT_67 => X"0000000377F011BB0000001470001ED00000001460801F0900000014608325A2",
      INIT_68 => X"0000001400601E400000000B00201F0A00000001700225A60000002F70E0120B",
      INIT_69 => X"0000002500009D0700000037000206280000002F70F0120C000000047000112B",
      INIT_6A => X"00000032BDF1CE100000001D4002DD08000000034F02DE090000000B4392DF0A",
      INIT_6B => X"0000001B900225B300000018840365B0000000012001CF200000000B43C365B0",
      INIT_6C => X"0000002F8340B01600000011201225A60000003ABB913F000000001BA0011E01",
      INIT_6D => X"00000032BDF1D0FF0000001D2022F1150000002FA362F0140000002F9350B117",
      INIT_6E => X"0000000BA36012000000000B935206300000000B834325BF00000022BAE1F1FF",
      INIT_6F => X"000000188400B018000000194022F2200000000B43C142000000002F20F0D0FF",
      INIT_70 => X"0000000B8341D0FF0000003EC0E2F1150000001BA002F0140000001B9000B119",
      INIT_71 => X"00000000380012000000000B20F206300000000BA36325CB0000000B9351F1FF",
      INIT_72 => X"000000143060B01A000000148082F2210000001490E14200000000033010D0FF",
      INIT_73 => X"000000148061D0FF0000002F30C2F115000000143082F014000000148080B11B",
      INIT_74 => X"00000014908012000000002F80D2063000000014808325D7000000149081F1FF",
      INIT_75 => X"0000002F20E0B01C0000001420E2F2220000001420614200000000142000D0FF",
      INIT_76 => X"000000043002F115000000140062F0140000000B00201200000000013010B11D",
      INIT_77 => X"0000000B4382063000000025000325E4000000370001F1FF0000002F30F1D0FF",
      INIT_78 => X"0000001BA002F2230000001B90014200000000188400D0FF0000000120001200",
      INIT_79 => X"0000002F9350B0200000002F8342081100000011201208590000003ABEA2080C",
      INIT_7A => X"0000000B935040100000000B8340B12200000022BE1040100000002FA360B121",
      INIT_7B => X"000000194022073B0000000B438325F20000002F20F040100000000BA360B123",
      INIT_7C => X"0000003EC0E030BF0000001BA002073B0000001B900225F40000001884005040",
      INIT_7D => X"0000000B20F0B01F0000000BA362F03B0000000B9350B00E0000000B83420741",
      INIT_7E => X"0000002F30C2B20F00000014308208A500000014808366000000000B30019001",
      INIT_7F => X"0000002F80D226250000001480801002000000149082B80F000000148062B40F",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(14 downto 6) => address(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"000000",
      ADDRBWRADDR(14 downto 6) => \CORCombinational.dly_address_b\(8 downto 0),
      ADDRBWRADDR(5 downto 0) => B"000000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => casa2(31 downto 0),
      CASDOUTB(31 downto 0) => casb2(31 downto 0),
      CASDOUTPA(3 downto 0) => caspa2(3 downto 0),
      CASDOUTPB(3 downto 0) => caspb2(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => NLW_firmware2_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_firmware2_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => icap_clk,
      CLKBWRCLK => icap_clk,
      DBITERR => NLW_firmware2_DBITERR_UNCONNECTED,
      DINADIN(31 downto 20) => p_1_in(11 downto 0),
      DINADIN(19) => firmware0_n_80,
      DINADIN(18) => firmware0_n_81,
      DINADIN(17) => firmware0_n_82,
      DINADIN(16) => firmware0_n_83,
      DINADIN(15) => firmware0_n_84,
      DINADIN(14) => firmware0_n_85,
      DINADIN(13) => firmware0_n_86,
      DINADIN(12) => firmware0_n_87,
      DINADIN(11) => firmware0_n_88,
      DINADIN(10) => firmware0_n_89,
      DINADIN(9) => firmware0_n_90,
      DINADIN(8) => firmware0_n_91,
      DINADIN(7) => firmware0_n_92,
      DINADIN(6) => firmware0_n_93,
      DINADIN(5) => firmware0_n_94,
      DINADIN(4) => firmware0_n_95,
      DINADIN(3) => firmware0_n_96,
      DINADIN(2) => firmware0_n_97,
      DINADIN(1) => firmware0_n_98,
      DINADIN(0) => firmware0_n_99,
      DINBDIN(31) => firmware0_n_100,
      DINBDIN(30) => firmware0_n_101,
      DINBDIN(29) => firmware0_n_102,
      DINBDIN(28) => firmware0_n_103,
      DINBDIN(27) => firmware0_n_104,
      DINBDIN(26) => firmware0_n_105,
      DINBDIN(25) => firmware0_n_106,
      DINBDIN(24) => firmware0_n_107,
      DINBDIN(23) => firmware0_n_108,
      DINBDIN(22) => firmware0_n_109,
      DINBDIN(21) => firmware0_n_110,
      DINBDIN(20) => firmware0_n_111,
      DINBDIN(19) => firmware0_n_112,
      DINBDIN(18) => firmware0_n_113,
      DINBDIN(17) => firmware0_n_114,
      DINBDIN(16) => firmware0_n_115,
      DINBDIN(15) => firmware0_n_116,
      DINBDIN(14) => firmware0_n_117,
      DINBDIN(13) => firmware0_n_118,
      DINBDIN(12) => firmware0_n_119,
      DINBDIN(11) => firmware0_n_120,
      DINBDIN(10) => firmware0_n_121,
      DINBDIN(9) => firmware0_n_122,
      DINBDIN(8) => firmware0_n_123,
      DINBDIN(7) => firmware0_n_124,
      DINBDIN(6) => firmware0_n_125,
      DINBDIN(5 downto 0) => p_1_in(17 downto 12),
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => NLW_firmware2_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 0) => NLW_firmware2_DOUTBDOUT_UNCONNECTED(31 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_firmware2_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_firmware2_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_firmware2_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => \^bram_enable\,
      ENBWREN => bram_wr_en2,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_firmware2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_firmware2_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"11111111"
    );
\instr_sel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => address(9),
      Q => instr_sel(0),
      R => \^sr\(0)
    );
\instr_sel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => address(10),
      Q => instr_sel(1),
      R => \^sr\(0)
    );
\instr_sel_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => address(11),
      Q => instr_sel(2),
      R => \^sr\(0)
    );
sync_a: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => '1',
      Q => q_sync_a,
      R => '0'
    );
sync_b: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => q_sync_a,
      Q => q_sync_b,
      R => '0'
    );
sync_c: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => q_sync_b,
      Q => q_sync_c,
      R => '0'
    );
sync_d: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => q_sync_c,
      Q => q_sync_d,
      R => '0'
    );
sync_e: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => q_sync_d,
      Q => q_sync_e,
      R => '0'
    );
sync_f: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => q_sync_e,
      Q => q_sync_f,
      R => '0'
    );
sync_g: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => q_sync_f,
      Q => \^bram_enable\,
      R => '0'
    );
sync_h: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => D0,
      Q => q_sync_h,
      S => '0'
    );
sync_h_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^bram_enable\,
      O => D0
    );
sync_i: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => q_sync_h,
      Q => \^sr\(0),
      S => '0'
    );
sync_j: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => \^sleep\,
      Q => q_sync_j,
      R => \^sr\(0)
    );
sync_k: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => q_sync_j,
      Q => q_sync_k,
      S => \^sr\(0)
    );
sync_l: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => q_sync_k,
      Q => \^sleep\,
      S => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity semicap_sem_ultra_v3_1_11_picocpu is
  port (
    \OUTRegistered.instruction_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    bram_wr_en0 : out STD_LOGIC;
    address : out STD_LOGIC_VECTOR ( 11 downto 0 );
    bram_wr_en1 : out STD_LOGIC;
    bram_wr_en2 : out STD_LOGIC;
    \ports_loop[0].port_id_flop_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    out_port_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sta_ptr1__0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sta_ptr12_out : out STD_LOGIC;
    \inc1__5\ : out STD_LOGIC;
    \wr_b_dat__0\ : out STD_LOGIC;
    timer_snap0 : out STD_LOGIC;
    const_strobe_flop_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    bgo_strobe0 : out STD_LOGIC;
    firmware0 : out STD_LOGIC;
    monitor_txwrite : out STD_LOGIC;
    fetch_txwrite : out STD_LOGIC;
    const_strobe_flop_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    const_strobe_flop_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    monitor_rxread : out STD_LOGIC;
    fetch_rxread : out STD_LOGIC;
    \OUTRegistered.instruction_reg[0]\ : out STD_LOGIC;
    \sta_ptr_reg[3]\ : out STD_LOGIC;
    casdomux2 : out STD_LOGIC;
    bram2_en : out STD_LOGIC;
    \ports_loop[2].out_port_flop_0\ : out STD_LOGIC;
    \ports_loop[0].out_port_flop_0\ : out STD_LOGIC;
    \ports_loop[1].out_port_flop_0\ : out STD_LOGIC;
    sync_g : out STD_LOGIC;
    sync_g_0 : out STD_LOGIC;
    sync_g_1 : out STD_LOGIC;
    \ports_loop[7].out_port_flop_0\ : out STD_LOGIC;
    rdbk_sbe_reg : out STD_LOGIC;
    rdbk_sbe_reg_0 : out STD_LOGIC;
    rom_cr_ne_err : in STD_LOGIC;
    cgo_flag_reg : in STD_LOGIC;
    eof_flag : in STD_LOGIC;
    eos_flag : in STD_LOGIC;
    bram_enable : in STD_LOGIC;
    rom_error : in STD_LOGIC;
    \sta_ptr_reg[8]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \sta_ptr_reg[9]\ : in STD_LOGIC;
    \sta_ptr_reg[10]\ : in STD_LOGIC;
    \sta_ptr_reg[10]_0\ : in STD_LOGIC;
    \sta_ptr_reg[5]\ : in STD_LOGIC;
    \sta_ptr_reg[4]\ : in STD_LOGIC;
    \sta_ptr_reg[3]_0\ : in STD_LOGIC;
    mem_read_byte : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ports_loop[7].in_port_flop_i_3_0\ : in STD_LOGIC;
    \ports_loop[6].in_port_flop_i_3_0\ : in STD_LOGIC;
    \ports_loop[5].in_port_flop_i_3_0\ : in STD_LOGIC;
    \ports_loop[4].in_port_flop_i_3_0\ : in STD_LOGIC;
    \ports_loop[3].in_port_flop_0\ : in STD_LOGIC;
    \ports_loop[3].in_port_flop_i_3_0\ : in STD_LOGIC;
    \ports_loop[3].in_port_flop_i_3_1\ : in STD_LOGIC;
    \ports_loop[2].in_port_flop_i_3_0\ : in STD_LOGIC;
    \ports_loop[2].in_port_flop_i_3_1\ : in STD_LOGIC;
    \ports_loop[1].in_port_flop_i_3_0\ : in STD_LOGIC;
    \ports_loop[1].in_port_flop_i_3_1\ : in STD_LOGIC;
    \ports_loop[0].in_port_flop_i_3_0\ : in STD_LOGIC;
    \ports_loop[0].in_port_flop_i_3_1\ : in STD_LOGIC;
    \ports_loop[7].in_port_flop_i_4_0\ : in STD_LOGIC_VECTOR ( 39 downto 0 );
    monitor_rxdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    fetch_rxdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ports_loop[7].in_port_flop_i_2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sync_out : in STD_LOGIC;
    fetch_tbladdr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    monitor_txfull : in STD_LOGIC;
    \ports_loop[7].in_port_flop_i_6_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    monitor_rxempty : in STD_LOGIC;
    p_7_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    aux_cr_ne_err : in STD_LOGIC;
    fetch_txfull : in STD_LOGIC;
    aux_cr_es_err : in STD_LOGIC;
    fetch_rxempty : in STD_LOGIC;
    rdbk_crc : in STD_LOGIC;
    aux_uc_err : in STD_LOGIC;
    cgo_flag_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    fecc_endofframe : in STD_LOGIC;
    fecc_endofscan : in STD_LOGIC;
    aux_cr_ne_err_reg : in STD_LOGIC;
    aux_cr_es_err_reg : in STD_LOGIC;
    aux_uc_err_reg : in STD_LOGIC;
    fecc_crcerror : in STD_LOGIC;
    fecc_eccerrornotsingle : in STD_LOGIC;
    fecc_eccerrorsingle : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    flag_enable_flop_0 : in STD_LOGIC_VECTOR ( 17 downto 0 );
    icap_clk : in STD_LOGIC;
    sleep : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of semicap_sem_ultra_v3_1_11_picocpu : entity is "sem_ultra_v3_1_11_picocpu";
end semicap_sem_ultra_v3_1_11_picocpu;

architecture STRUCTURE of semicap_sem_ultra_v3_1_11_picocpu is
  signal \^outregistered.instruction_reg[0]\ : STD_LOGIC;
  signal \^outregistered.instruction_reg[2]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^address\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal alu_mux_sel : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal alu_mux_sel_value : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal alu_result : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal arith_carry : STD_LOGIC;
  signal arith_carry_in : STD_LOGIC;
  signal arith_logical_result : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal arith_logical_sel : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal arith_logical_value : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal bank : STD_LOGIC;
  signal bank_value : STD_LOGIC;
  signal carry_arith_logical : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal carry_flag : STD_LOGIC;
  signal carry_flag_value : STD_LOGIC;
  signal carry_in_zero : STD_LOGIC;
  signal carry_lower_parity : STD_LOGIC;
  signal carry_lower_zero : STD_LOGIC;
  signal carry_middle_zero : STD_LOGIC;
  signal carry_pc : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal const_strobe_value : STD_LOGIC;
  signal cs : STD_LOGIC;
  signal \data_path_loop[6].output_data.sy_kk_mux_lut_n_0\ : STD_LOGIC;
  signal \data_path_loop[6].output_data.sy_kk_mux_lut_n_1\ : STD_LOGIC;
  signal drive_carry_in_zero : STD_LOGIC;
  signal feed_pointer_value : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal fetch_rxread_INST_0_i_1_n_0 : STD_LOGIC;
  signal flag_enable : STD_LOGIC;
  signal flag_enable_type : STD_LOGIC;
  signal flag_enable_value : STD_LOGIC;
  signal half_arith_logical : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal half_pc : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal half_pointer_value : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal in_port : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal in_port_reg : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \^inc1__5\ : STD_LOGIC;
  signal internal_reset : STD_LOGIC;
  signal internal_reset_value : STD_LOGIC;
  signal loadstar_type : STD_LOGIC;
  signal logical_carry_mask : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal lower_parity : STD_LOGIC;
  signal lower_parity_sel : STD_LOGIC;
  signal lower_zero : STD_LOGIC;
  signal lower_zero_sel : STD_LOGIC;
  signal middle_zero : STD_LOGIC;
  signal middle_zero_sel : STD_LOGIC;
  signal monitor_rxread_INST_0_i_1_n_0 : STD_LOGIC;
  signal move_type : STD_LOGIC;
  signal out_port : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^out_port_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_10_in : STD_LOGIC;
  signal p_25_in : STD_LOGIC;
  signal parity : STD_LOGIC;
  signal pc_mode : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pc_move_is_valid : STD_LOGIC;
  signal pc_value : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal pc_vector : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal pop_stack : STD_LOGIC;
  signal port_id : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal port_id_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ports_loop[0].in_port_flop_i_11_n_0\ : STD_LOGIC;
  signal \ports_loop[0].in_port_flop_i_15_n_0\ : STD_LOGIC;
  signal \ports_loop[0].in_port_flop_i_1_n_0\ : STD_LOGIC;
  signal \ports_loop[0].in_port_flop_i_2_n_0\ : STD_LOGIC;
  signal \ports_loop[0].in_port_flop_i_3_n_0\ : STD_LOGIC;
  signal \ports_loop[0].in_port_flop_i_4_n_0\ : STD_LOGIC;
  signal \ports_loop[0].in_port_flop_i_5_n_0\ : STD_LOGIC;
  signal \ports_loop[0].in_port_flop_i_6_n_0\ : STD_LOGIC;
  signal \ports_loop[0].in_port_flop_i_7_n_0\ : STD_LOGIC;
  signal \ports_loop[0].in_port_flop_i_8_n_0\ : STD_LOGIC;
  signal \ports_loop[0].in_port_flop_i_9_n_0\ : STD_LOGIC;
  signal \ports_loop[1].in_port_flop_i_11_n_0\ : STD_LOGIC;
  signal \ports_loop[1].in_port_flop_i_14_n_0\ : STD_LOGIC;
  signal \ports_loop[1].in_port_flop_i_1_n_0\ : STD_LOGIC;
  signal \ports_loop[1].in_port_flop_i_2_n_0\ : STD_LOGIC;
  signal \ports_loop[1].in_port_flop_i_3_n_0\ : STD_LOGIC;
  signal \ports_loop[1].in_port_flop_i_4_n_0\ : STD_LOGIC;
  signal \ports_loop[1].in_port_flop_i_5_n_0\ : STD_LOGIC;
  signal \ports_loop[1].in_port_flop_i_6_n_0\ : STD_LOGIC;
  signal \ports_loop[1].in_port_flop_i_7_n_0\ : STD_LOGIC;
  signal \ports_loop[1].in_port_flop_i_8_n_0\ : STD_LOGIC;
  signal \ports_loop[1].in_port_flop_i_9_n_0\ : STD_LOGIC;
  signal \ports_loop[2].in_port_flop_i_11_n_0\ : STD_LOGIC;
  signal \ports_loop[2].in_port_flop_i_14_n_0\ : STD_LOGIC;
  signal \ports_loop[2].in_port_flop_i_2_n_0\ : STD_LOGIC;
  signal \ports_loop[2].in_port_flop_i_3_n_0\ : STD_LOGIC;
  signal \ports_loop[2].in_port_flop_i_4_n_0\ : STD_LOGIC;
  signal \ports_loop[2].in_port_flop_i_5_n_0\ : STD_LOGIC;
  signal \ports_loop[2].in_port_flop_i_6_n_0\ : STD_LOGIC;
  signal \ports_loop[2].in_port_flop_i_7_n_0\ : STD_LOGIC;
  signal \ports_loop[2].in_port_flop_i_8_n_0\ : STD_LOGIC;
  signal \ports_loop[2].in_port_flop_i_9_n_0\ : STD_LOGIC;
  signal \ports_loop[3].in_port_flop_i_1_n_0\ : STD_LOGIC;
  signal \ports_loop[3].in_port_flop_i_2_n_0\ : STD_LOGIC;
  signal \ports_loop[3].in_port_flop_i_3_n_0\ : STD_LOGIC;
  signal \ports_loop[3].in_port_flop_i_4_n_0\ : STD_LOGIC;
  signal \ports_loop[3].in_port_flop_i_5_n_0\ : STD_LOGIC;
  signal \ports_loop[3].in_port_flop_i_6_n_0\ : STD_LOGIC;
  signal \ports_loop[3].in_port_flop_i_8_n_0\ : STD_LOGIC;
  signal \ports_loop[3].in_port_flop_i_9_n_0\ : STD_LOGIC;
  signal \ports_loop[4].in_port_flop_i_10_n_0\ : STD_LOGIC;
  signal \ports_loop[4].in_port_flop_i_11_n_0\ : STD_LOGIC;
  signal \ports_loop[4].in_port_flop_i_14_n_0\ : STD_LOGIC;
  signal \ports_loop[4].in_port_flop_i_1_n_0\ : STD_LOGIC;
  signal \ports_loop[4].in_port_flop_i_2_n_0\ : STD_LOGIC;
  signal \ports_loop[4].in_port_flop_i_3_n_0\ : STD_LOGIC;
  signal \ports_loop[4].in_port_flop_i_4_n_0\ : STD_LOGIC;
  signal \ports_loop[4].in_port_flop_i_5_n_0\ : STD_LOGIC;
  signal \ports_loop[4].in_port_flop_i_6_n_0\ : STD_LOGIC;
  signal \ports_loop[4].in_port_flop_i_7_n_0\ : STD_LOGIC;
  signal \ports_loop[4].in_port_flop_i_8_n_0\ : STD_LOGIC;
  signal \ports_loop[4].in_port_flop_i_9_n_0\ : STD_LOGIC;
  signal \ports_loop[5].in_port_flop_i_10_n_0\ : STD_LOGIC;
  signal \ports_loop[5].in_port_flop_i_11_n_0\ : STD_LOGIC;
  signal \ports_loop[5].in_port_flop_i_14_n_0\ : STD_LOGIC;
  signal \ports_loop[5].in_port_flop_i_1_n_0\ : STD_LOGIC;
  signal \ports_loop[5].in_port_flop_i_2_n_0\ : STD_LOGIC;
  signal \ports_loop[5].in_port_flop_i_3_n_0\ : STD_LOGIC;
  signal \ports_loop[5].in_port_flop_i_4_n_0\ : STD_LOGIC;
  signal \ports_loop[5].in_port_flop_i_5_n_0\ : STD_LOGIC;
  signal \ports_loop[5].in_port_flop_i_6_n_0\ : STD_LOGIC;
  signal \ports_loop[5].in_port_flop_i_7_n_0\ : STD_LOGIC;
  signal \ports_loop[5].in_port_flop_i_8_n_0\ : STD_LOGIC;
  signal \ports_loop[5].in_port_flop_i_9_n_0\ : STD_LOGIC;
  signal \ports_loop[6].in_port_flop_i_10_n_0\ : STD_LOGIC;
  signal \ports_loop[6].in_port_flop_i_11_n_0\ : STD_LOGIC;
  signal \ports_loop[6].in_port_flop_i_12_n_0\ : STD_LOGIC;
  signal \ports_loop[6].in_port_flop_i_15_n_0\ : STD_LOGIC;
  signal \ports_loop[6].in_port_flop_i_1_n_0\ : STD_LOGIC;
  signal \ports_loop[6].in_port_flop_i_2_n_0\ : STD_LOGIC;
  signal \ports_loop[6].in_port_flop_i_3_n_0\ : STD_LOGIC;
  signal \ports_loop[6].in_port_flop_i_4_n_0\ : STD_LOGIC;
  signal \ports_loop[6].in_port_flop_i_5_n_0\ : STD_LOGIC;
  signal \ports_loop[6].in_port_flop_i_6_n_0\ : STD_LOGIC;
  signal \ports_loop[6].in_port_flop_i_7_n_0\ : STD_LOGIC;
  signal \ports_loop[6].in_port_flop_i_8_n_0\ : STD_LOGIC;
  signal \ports_loop[6].in_port_flop_i_9_n_0\ : STD_LOGIC;
  signal \ports_loop[7].in_port_flop_i_10_n_0\ : STD_LOGIC;
  signal \ports_loop[7].in_port_flop_i_11_n_0\ : STD_LOGIC;
  signal \ports_loop[7].in_port_flop_i_14_n_0\ : STD_LOGIC;
  signal \ports_loop[7].in_port_flop_i_1_n_0\ : STD_LOGIC;
  signal \ports_loop[7].in_port_flop_i_2_n_0\ : STD_LOGIC;
  signal \ports_loop[7].in_port_flop_i_3_n_0\ : STD_LOGIC;
  signal \ports_loop[7].in_port_flop_i_4_n_0\ : STD_LOGIC;
  signal \ports_loop[7].in_port_flop_i_5_n_0\ : STD_LOGIC;
  signal \ports_loop[7].in_port_flop_i_6_n_0\ : STD_LOGIC;
  signal \ports_loop[7].in_port_flop_i_7_n_0\ : STD_LOGIC;
  signal \ports_loop[7].in_port_flop_i_8_n_0\ : STD_LOGIC;
  signal \ports_loop[7].in_port_flop_i_9_n_0\ : STD_LOGIC;
  signal push_stack : STD_LOGIC;
  signal rd_b_dat : STD_LOGIC;
  signal read_strobe_value : STD_LOGIC;
  signal regbank_type : STD_LOGIC;
  signal register_enable : STD_LOGIC;
  signal register_enable_type : STD_LOGIC;
  signal register_enable_value : STD_LOGIC;
  signal register_vector : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal return_vector : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal rs : STD_LOGIC;
  signal run : STD_LOGIC;
  signal run_value : STD_LOGIC;
  signal shadow_bank : STD_LOGIC;
  signal shadow_carry_flag : STD_LOGIC;
  signal shadow_zero_flag : STD_LOGIC;
  signal shadow_zero_value : STD_LOGIC;
  signal shift_carry : STD_LOGIC;
  signal shift_carry_value : STD_LOGIC;
  signal shift_in_bit : STD_LOGIC;
  signal shift_rotate_result : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal shift_rotate_value : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal special_bit : STD_LOGIC;
  signal spm_data : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal spm_enable : STD_LOGIC;
  signal spm_enable_value : STD_LOGIC;
  signal spm_ram_data : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^sta_ptr12_out\ : STD_LOGIC;
  signal \^sta_ptr1__0\ : STD_LOGIC;
  signal \^sta_ptr_reg[3]\ : STD_LOGIC;
  signal stack_bank : STD_LOGIC;
  signal stack_bit : STD_LOGIC;
  signal stack_carry_flag : STD_LOGIC;
  signal stack_memory : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal stack_pointer : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal stack_pointer_carry : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal stack_pointer_value : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal stack_zero_flag : STD_LOGIC;
  signal \status_reg1__0\ : STD_LOGIC;
  signal strobe_type : STD_LOGIC;
  signal sx_addr : STD_LOGIC_VECTOR ( 4 to 4 );
  signal sx_addr4_value : STD_LOGIC;
  signal sync_sleep : STD_LOGIC;
  signal t_state : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal t_state_value : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal upper_parity : STD_LOGIC;
  signal upper_reg_banks_n_2 : STD_LOGIC;
  signal upper_reg_banks_n_3 : STD_LOGIC;
  signal upper_reg_banks_n_6 : STD_LOGIC;
  signal upper_reg_banks_n_7 : STD_LOGIC;
  signal upper_zero_sel : STD_LOGIC;
  signal use_zero_flag : STD_LOGIC;
  signal use_zero_flag_value : STD_LOGIC;
  signal write_strobe_value : STD_LOGIC;
  signal ws : STD_LOGIC;
  signal zero_flag : STD_LOGIC;
  signal zero_flag_value : STD_LOGIC;
  signal \NLW_address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4_CARRY8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4_CARRY8_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4_CARRY8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4_CARRY8_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_init_zero_muxcy_CARRY4_CARRY8_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_init_zero_muxcy_CARRY4_CARRY8_DI_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_init_zero_muxcy_CARRY4_CARRY8_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_init_zero_muxcy_CARRY4_CARRY8_S_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_loadstar_type_lut_O6_UNCONNECTED : STD_LOGIC;
  signal NLW_move_type_lut_O5_UNCONNECTED : STD_LOGIC;
  signal NLW_parity_muxcy_CARRY4_CARRY8_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_parity_muxcy_CARRY4_CARRY8_DI_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_parity_muxcy_CARRY4_CARRY8_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_parity_muxcy_CARRY4_CARRY8_S_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_stack_loop[0].lsb_stack.stack_muxcy_CARRY4_CARRY8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_stack_loop[0].lsb_stack.stack_muxcy_CARRY4_CARRY8_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_stack_loop[0].lsb_stack.stack_muxcy_CARRY4_CARRY8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_stack_loop[0].lsb_stack.stack_muxcy_CARRY4_CARRY8_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal NLW_sx_addr4_value_lut_O5_UNCONNECTED : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \RWCYEnabled.arith_carry_flop\ : label is "FD";
  attribute box_type : string;
  attribute box_type of \RWCYEnabled.arith_carry_flop\ : label is "PRIMITIVE";
  attribute box_type of \RWPMEnabled.pc_mode0_reworked_lut\ : label is "PRIMITIVE";
  attribute box_type of \RWPMEnabled.pc_mode1_reworked_lut\ : label is "PRIMITIVE";
  attribute box_type of \RWPMEnabled.pc_mode2_reworked_lut\ : label is "PRIMITIVE";
  attribute box_type of \RWSREnabled.reset_reworked_lut\ : label is "PRIMITIVE";
  attribute box_type of \address_loop[0].lsb_pc.pc_lut\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \address_loop[0].lsb_pc.pc_muxcy_CARRY4_CARRY8\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \address_loop[0].lsb_pc.pc_muxcy_CARRY4_CARRY8\ : label is "(CARRY4)";
  attribute box_type of \address_loop[0].lsb_pc.pc_muxcy_CARRY4_CARRY8\ : label is "PRIMITIVE";
  attribute box_type of \address_loop[0].output_data.pc_vector_mux_lut\ : label is "PRIMITIVE";
  attribute box_type of \address_loop[0].pc_flop\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \address_loop[0].return_vector_flop\ : label is "FD";
  attribute box_type of \address_loop[0].return_vector_flop\ : label is "PRIMITIVE";
  attribute box_type of \address_loop[10].output_data.pc_vector_mux_lut\ : label is "PRIMITIVE";
  attribute box_type of \address_loop[10].pc_flop\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \address_loop[10].return_vector_flop\ : label is "FD";
  attribute box_type of \address_loop[10].return_vector_flop\ : label is "PRIMITIVE";
  attribute box_type of \address_loop[10].upper_pc.pc_lut\ : label is "PRIMITIVE";
  attribute box_type of \address_loop[11].pc_flop\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \address_loop[11].return_vector_flop\ : label is "FD";
  attribute box_type of \address_loop[11].return_vector_flop\ : label is "PRIMITIVE";
  attribute box_type of \address_loop[11].upper_pc.pc_lut\ : label is "PRIMITIVE";
  attribute box_type of \address_loop[1].pc_flop\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \address_loop[1].return_vector_flop\ : label is "FD";
  attribute box_type of \address_loop[1].return_vector_flop\ : label is "PRIMITIVE";
  attribute box_type of \address_loop[1].upper_pc.pc_lut\ : label is "PRIMITIVE";
  attribute box_type of \address_loop[2].output_data.pc_vector_mux_lut\ : label is "PRIMITIVE";
  attribute box_type of \address_loop[2].pc_flop\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \address_loop[2].return_vector_flop\ : label is "FD";
  attribute box_type of \address_loop[2].return_vector_flop\ : label is "PRIMITIVE";
  attribute box_type of \address_loop[2].upper_pc.pc_lut\ : label is "PRIMITIVE";
  attribute box_type of \address_loop[3].pc_flop\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \address_loop[3].return_vector_flop\ : label is "FD";
  attribute box_type of \address_loop[3].return_vector_flop\ : label is "PRIMITIVE";
  attribute box_type of \address_loop[3].upper_pc.pc_lut\ : label is "PRIMITIVE";
  attribute box_type of \address_loop[4].output_data.pc_vector_mux_lut\ : label is "PRIMITIVE";
  attribute box_type of \address_loop[4].pc_flop\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \address_loop[4].return_vector_flop\ : label is "FD";
  attribute box_type of \address_loop[4].return_vector_flop\ : label is "PRIMITIVE";
  attribute box_type of \address_loop[4].upper_pc.pc_lut\ : label is "PRIMITIVE";
  attribute box_type of \address_loop[5].pc_flop\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \address_loop[5].return_vector_flop\ : label is "FD";
  attribute box_type of \address_loop[5].return_vector_flop\ : label is "PRIMITIVE";
  attribute box_type of \address_loop[5].upper_pc.pc_lut\ : label is "PRIMITIVE";
  attribute box_type of \address_loop[6].output_data.pc_vector_mux_lut\ : label is "PRIMITIVE";
  attribute box_type of \address_loop[6].pc_flop\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \address_loop[6].return_vector_flop\ : label is "FD";
  attribute box_type of \address_loop[6].return_vector_flop\ : label is "PRIMITIVE";
  attribute box_type of \address_loop[6].upper_pc.pc_lut\ : label is "PRIMITIVE";
  attribute box_type of \address_loop[7].pc_flop\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \address_loop[7].return_vector_flop\ : label is "FD";
  attribute box_type of \address_loop[7].return_vector_flop\ : label is "PRIMITIVE";
  attribute box_type of \address_loop[7].upper_pc.pc_lut\ : label is "PRIMITIVE";
  attribute box_type of \address_loop[8].output_data.pc_vector_mux_lut\ : label is "PRIMITIVE";
  attribute box_type of \address_loop[8].pc_flop\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \address_loop[8].return_vector_flop\ : label is "FD";
  attribute box_type of \address_loop[8].return_vector_flop\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4_CARRY8\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4_CARRY8\ : label is "(CARRY4)";
  attribute box_type of \address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4_CARRY8\ : label is "PRIMITIVE";
  attribute box_type of \address_loop[8].upper_pc.pc_lut\ : label is "PRIMITIVE";
  attribute box_type of \address_loop[9].pc_flop\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \address_loop[9].return_vector_flop\ : label is "FD";
  attribute box_type of \address_loop[9].return_vector_flop\ : label is "PRIMITIVE";
  attribute box_type of \address_loop[9].upper_pc.pc_lut\ : label is "PRIMITIVE";
  attribute box_type of alu_decode0_lut : label is "PRIMITIVE";
  attribute box_type of alu_decode1_lut : label is "PRIMITIVE";
  attribute box_type of alu_decode2_lut : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of alu_mux_sel0_flop : label is "FD";
  attribute box_type of alu_mux_sel0_flop : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of alu_mux_sel1_flop : label is "FD";
  attribute box_type of alu_mux_sel1_flop : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of bank_flop : label is "FDR";
  attribute box_type of bank_flop : label is "PRIMITIVE";
  attribute box_type of bank_lut : label is "PRIMITIVE";
  attribute box_type of carry_flag_flop : label is "PRIMITIVE";
  attribute box_type of carry_flag_lut : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of cgo_flag_i_1 : label is "soft_lutpair160";
  attribute XILINX_LEGACY_PRIM of const_strobe_flop : label is "FD";
  attribute box_type of const_strobe_flop : label is "PRIMITIVE";
  attribute box_type of \data_path_loop[0].alu_mux_lut\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[0].arith_logical_flop\ : label is "FD";
  attribute box_type of \data_path_loop[0].arith_logical_flop\ : label is "PRIMITIVE";
  attribute box_type of \data_path_loop[0].arith_logical_lut\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4_CARRY8\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4_CARRY8\ : label is "(CARRY4)";
  attribute box_type of \data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4_CARRY8\ : label is "PRIMITIVE";
  attribute box_type of \data_path_loop[0].lsb_shift_rotate.shift_bit_lut\ : label is "PRIMITIVE";
  attribute box_type of \data_path_loop[0].lsb_shift_rotate.shift_rotate_lut\ : label is "PRIMITIVE";
  attribute box_type of \data_path_loop[0].output_data.sy_kk_mux_lut\ : label is "PRIMITIVE";
  attribute box_type of \data_path_loop[0].second_operand.out_port_lut\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[0].shift_rotate_flop\ : label is "FDR";
  attribute box_type of \data_path_loop[0].shift_rotate_flop\ : label is "PRIMITIVE";
  attribute box_type of \data_path_loop[0].small_spm_ram.spm_ram\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[0].spm_flop\ : label is "FD";
  attribute box_type of \data_path_loop[0].spm_flop\ : label is "PRIMITIVE";
  attribute box_type of \data_path_loop[1].alu_mux_lut\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[1].arith_logical_flop\ : label is "FD";
  attribute box_type of \data_path_loop[1].arith_logical_flop\ : label is "PRIMITIVE";
  attribute box_type of \data_path_loop[1].arith_logical_lut\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[1].shift_rotate_flop\ : label is "FDR";
  attribute box_type of \data_path_loop[1].shift_rotate_flop\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[1].spm_flop\ : label is "FD";
  attribute box_type of \data_path_loop[1].spm_flop\ : label is "PRIMITIVE";
  attribute box_type of \data_path_loop[2].alu_mux_lut\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[2].arith_logical_flop\ : label is "FD";
  attribute box_type of \data_path_loop[2].arith_logical_flop\ : label is "PRIMITIVE";
  attribute box_type of \data_path_loop[2].arith_logical_lut\ : label is "PRIMITIVE";
  attribute box_type of \data_path_loop[2].mid_shift_rotate.shift_rotate_lut\ : label is "PRIMITIVE";
  attribute box_type of \data_path_loop[2].output_data.sy_kk_mux_lut\ : label is "PRIMITIVE";
  attribute box_type of \data_path_loop[2].second_operand.out_port_lut\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[2].shift_rotate_flop\ : label is "FDR";
  attribute box_type of \data_path_loop[2].shift_rotate_flop\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[2].spm_flop\ : label is "FD";
  attribute box_type of \data_path_loop[2].spm_flop\ : label is "PRIMITIVE";
  attribute box_type of \data_path_loop[3].alu_mux_lut\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[3].arith_logical_flop\ : label is "FD";
  attribute box_type of \data_path_loop[3].arith_logical_flop\ : label is "PRIMITIVE";
  attribute box_type of \data_path_loop[3].arith_logical_lut\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[3].shift_rotate_flop\ : label is "FDR";
  attribute box_type of \data_path_loop[3].shift_rotate_flop\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[3].spm_flop\ : label is "FD";
  attribute box_type of \data_path_loop[3].spm_flop\ : label is "PRIMITIVE";
  attribute box_type of \data_path_loop[4].alu_mux_lut\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[4].arith_logical_flop\ : label is "FD";
  attribute box_type of \data_path_loop[4].arith_logical_flop\ : label is "PRIMITIVE";
  attribute box_type of \data_path_loop[4].arith_logical_lut\ : label is "PRIMITIVE";
  attribute box_type of \data_path_loop[4].mid_shift_rotate.shift_rotate_lut\ : label is "PRIMITIVE";
  attribute box_type of \data_path_loop[4].output_data.sy_kk_mux_lut\ : label is "PRIMITIVE";
  attribute box_type of \data_path_loop[4].second_operand.out_port_lut\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[4].shift_rotate_flop\ : label is "FDR";
  attribute box_type of \data_path_loop[4].shift_rotate_flop\ : label is "PRIMITIVE";
  attribute box_type of \data_path_loop[4].small_spm_ram.spm_ram\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[4].spm_flop\ : label is "FD";
  attribute box_type of \data_path_loop[4].spm_flop\ : label is "PRIMITIVE";
  attribute box_type of \data_path_loop[5].alu_mux_lut\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[5].arith_logical_flop\ : label is "FD";
  attribute box_type of \data_path_loop[5].arith_logical_flop\ : label is "PRIMITIVE";
  attribute box_type of \data_path_loop[5].arith_logical_lut\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[5].shift_rotate_flop\ : label is "FDR";
  attribute box_type of \data_path_loop[5].shift_rotate_flop\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[5].spm_flop\ : label is "FD";
  attribute box_type of \data_path_loop[5].spm_flop\ : label is "PRIMITIVE";
  attribute box_type of \data_path_loop[6].alu_mux_lut\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[6].arith_logical_flop\ : label is "FD";
  attribute box_type of \data_path_loop[6].arith_logical_flop\ : label is "PRIMITIVE";
  attribute box_type of \data_path_loop[6].arith_logical_lut\ : label is "PRIMITIVE";
  attribute box_type of \data_path_loop[6].msb_shift_rotate.shift_rotate_lut\ : label is "PRIMITIVE";
  attribute box_type of \data_path_loop[6].output_data.sy_kk_mux_lut\ : label is "PRIMITIVE";
  attribute box_type of \data_path_loop[6].second_operand.out_port_lut\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[6].shift_rotate_flop\ : label is "FDR";
  attribute box_type of \data_path_loop[6].shift_rotate_flop\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[6].spm_flop\ : label is "FD";
  attribute box_type of \data_path_loop[6].spm_flop\ : label is "PRIMITIVE";
  attribute box_type of \data_path_loop[7].alu_mux_lut\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[7].arith_logical_flop\ : label is "FD";
  attribute box_type of \data_path_loop[7].arith_logical_flop\ : label is "PRIMITIVE";
  attribute box_type of \data_path_loop[7].arith_logical_lut\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[7].shift_rotate_flop\ : label is "FDR";
  attribute box_type of \data_path_loop[7].shift_rotate_flop\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[7].spm_flop\ : label is "FD";
  attribute box_type of \data_path_loop[7].spm_flop\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of eof_flag_i_1 : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of eos_flag_i_1 : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of fetch_rxread_INST_0_i_1 : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of firmware0_i_1 : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of firmware0_i_2 : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of firmware1_i_2 : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of firmware2_i_1 : label is "soft_lutpair157";
  attribute XILINX_LEGACY_PRIM of flag_enable_flop : label is "FD";
  attribute box_type of flag_enable_flop : label is "PRIMITIVE";
  attribute OPT_MODIFIED of init_zero_muxcy_CARRY4_CARRY8 : label is "MLO";
  attribute XILINX_LEGACY_PRIM of init_zero_muxcy_CARRY4_CARRY8 : label is "(CARRY4)";
  attribute box_type of init_zero_muxcy_CARRY4_CARRY8 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of internal_reset_flop : label is "FD";
  attribute box_type of internal_reset_flop : label is "PRIMITIVE";
  attribute box_type of loadstar_type_lut : label is "PRIMITIVE";
  attribute box_type of lower_parity_lut : label is "PRIMITIVE";
  attribute box_type of lower_reg_banks : label is "PRIMITIVE";
  attribute box_type of lower_zero_lut : label is "PRIMITIVE";
  attribute box_type of middle_zero_lut : label is "PRIMITIVE";
  attribute box_type of move_type_lut : label is "PRIMITIVE";
  attribute OPT_MODIFIED of parity_muxcy_CARRY4_CARRY8 : label is "MLO";
  attribute XILINX_LEGACY_PRIM of parity_muxcy_CARRY4_CARRY8 : label is "(CARRY4)";
  attribute box_type of parity_muxcy_CARRY4_CARRY8 : label is "PRIMITIVE";
  attribute box_type of pc_move_is_valid_lut : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \ports_loop[0].in_port_flop\ : label is "FD";
  attribute box_type of \ports_loop[0].in_port_flop\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \ports_loop[0].in_port_flop_i_11\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \ports_loop[0].in_port_flop_i_15\ : label is "soft_lutpair161";
  attribute XILINX_LEGACY_PRIM of \ports_loop[0].out_port_flop\ : label is "FD";
  attribute box_type of \ports_loop[0].out_port_flop\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \ports_loop[0].port_id_flop\ : label is "FD";
  attribute box_type of \ports_loop[0].port_id_flop\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \ports_loop[1].in_port_flop\ : label is "FD";
  attribute box_type of \ports_loop[1].in_port_flop\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \ports_loop[1].in_port_flop_i_11\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \ports_loop[1].in_port_flop_i_14\ : label is "soft_lutpair162";
  attribute XILINX_LEGACY_PRIM of \ports_loop[1].out_port_flop\ : label is "FD";
  attribute box_type of \ports_loop[1].out_port_flop\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \ports_loop[1].port_id_flop\ : label is "FD";
  attribute box_type of \ports_loop[1].port_id_flop\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \ports_loop[2].in_port_flop\ : label is "FD";
  attribute box_type of \ports_loop[2].in_port_flop\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \ports_loop[2].in_port_flop_i_11\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \ports_loop[2].in_port_flop_i_14\ : label is "soft_lutpair160";
  attribute XILINX_LEGACY_PRIM of \ports_loop[2].out_port_flop\ : label is "FD";
  attribute box_type of \ports_loop[2].out_port_flop\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \ports_loop[2].port_id_flop\ : label is "FD";
  attribute box_type of \ports_loop[2].port_id_flop\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \ports_loop[3].in_port_flop\ : label is "FD";
  attribute box_type of \ports_loop[3].in_port_flop\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \ports_loop[3].in_port_flop_i_11\ : label is "soft_lutpair164";
  attribute XILINX_LEGACY_PRIM of \ports_loop[3].out_port_flop\ : label is "FD";
  attribute box_type of \ports_loop[3].out_port_flop\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \ports_loop[3].port_id_flop\ : label is "FD";
  attribute box_type of \ports_loop[3].port_id_flop\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \ports_loop[4].in_port_flop\ : label is "FD";
  attribute box_type of \ports_loop[4].in_port_flop\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \ports_loop[4].in_port_flop_i_10\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \ports_loop[4].in_port_flop_i_11\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \ports_loop[4].in_port_flop_i_14\ : label is "soft_lutpair170";
  attribute XILINX_LEGACY_PRIM of \ports_loop[4].out_port_flop\ : label is "FD";
  attribute box_type of \ports_loop[4].out_port_flop\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \ports_loop[5].in_port_flop\ : label is "FD";
  attribute box_type of \ports_loop[5].in_port_flop\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \ports_loop[5].in_port_flop_i_10\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \ports_loop[5].in_port_flop_i_11\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \ports_loop[5].in_port_flop_i_14\ : label is "soft_lutpair170";
  attribute XILINX_LEGACY_PRIM of \ports_loop[5].out_port_flop\ : label is "FD";
  attribute box_type of \ports_loop[5].out_port_flop\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \ports_loop[6].in_port_flop\ : label is "FD";
  attribute box_type of \ports_loop[6].in_port_flop\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \ports_loop[6].in_port_flop_i_10\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \ports_loop[6].in_port_flop_i_11\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \ports_loop[6].in_port_flop_i_12\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \ports_loop[6].in_port_flop_i_15\ : label is "soft_lutpair169";
  attribute XILINX_LEGACY_PRIM of \ports_loop[6].out_port_flop\ : label is "FD";
  attribute box_type of \ports_loop[6].out_port_flop\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \ports_loop[7].in_port_flop\ : label is "FD";
  attribute box_type of \ports_loop[7].in_port_flop\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \ports_loop[7].in_port_flop_i_10\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \ports_loop[7].in_port_flop_i_11\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \ports_loop[7].in_port_flop_i_14\ : label is "soft_lutpair167";
  attribute XILINX_LEGACY_PRIM of \ports_loop[7].out_port_flop\ : label is "FD";
  attribute box_type of \ports_loop[7].out_port_flop\ : label is "PRIMITIVE";
  attribute box_type of push_pop_lut : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of read_strobe_flop : label is "FD";
  attribute box_type of read_strobe_flop : label is "PRIMITIVE";
  attribute box_type of read_strobe_lut : label is "PRIMITIVE";
  attribute box_type of regbank_type_lut : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of register_enable_flop : label is "FD";
  attribute box_type of register_enable_flop : label is "PRIMITIVE";
  attribute box_type of register_enable_lut : label is "PRIMITIVE";
  attribute box_type of register_enable_type_lut : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of run_flop : label is "FD";
  attribute box_type of run_flop : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of shadow_bank_flop : label is "FD";
  attribute box_type of shadow_bank_flop : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of shadow_carry_flag_flop : label is "FD";
  attribute box_type of shadow_carry_flag_flop : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of shadow_zero_flag_flop : label is "FD";
  attribute box_type of shadow_zero_flag_flop : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of shift_carry_flop : label is "FD";
  attribute box_type of shift_carry_flop : label is "PRIMITIVE";
  attribute box_type of shift_carry_lut : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of spm_enable_flop : label is "FD";
  attribute box_type of spm_enable_flop : label is "PRIMITIVE";
  attribute box_type of spm_enable_lut : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of stack_bit_flop : label is "FD";
  attribute box_type of stack_bit_flop : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \stack_loop[0].lsb_stack.pointer_flop\ : label is "FDR";
  attribute box_type of \stack_loop[0].lsb_stack.pointer_flop\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \stack_loop[0].lsb_stack.stack_muxcy_CARRY4_CARRY8\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \stack_loop[0].lsb_stack.stack_muxcy_CARRY4_CARRY8\ : label is "(CARRY4)";
  attribute box_type of \stack_loop[0].lsb_stack.stack_muxcy_CARRY4_CARRY8\ : label is "PRIMITIVE";
  attribute box_type of \stack_loop[0].lsb_stack.stack_pointer_lut\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \stack_loop[1].upper_stack.pointer_flop\ : label is "FDR";
  attribute box_type of \stack_loop[1].upper_stack.pointer_flop\ : label is "PRIMITIVE";
  attribute box_type of \stack_loop[1].upper_stack.stack_pointer_lut\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \stack_loop[2].upper_stack.pointer_flop\ : label is "FDR";
  attribute box_type of \stack_loop[2].upper_stack.pointer_flop\ : label is "PRIMITIVE";
  attribute box_type of \stack_loop[2].upper_stack.stack_pointer_lut\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \stack_loop[3].upper_stack.pointer_flop\ : label is "FDR";
  attribute box_type of \stack_loop[3].upper_stack.pointer_flop\ : label is "PRIMITIVE";
  attribute box_type of \stack_loop[3].upper_stack.stack_pointer_lut\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \stack_loop[4].upper_stack.pointer_flop\ : label is "FDR";
  attribute box_type of \stack_loop[4].upper_stack.pointer_flop\ : label is "PRIMITIVE";
  attribute box_type of \stack_loop[4].upper_stack.stack_pointer_lut\ : label is "PRIMITIVE";
  attribute box_type of stack_ram_high : label is "PRIMITIVE";
  attribute box_type of stack_ram_low : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of stack_zero_flop : label is "FD";
  attribute box_type of stack_zero_flop : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of sx_addr4_flop : label is "FD";
  attribute box_type of sx_addr4_flop : label is "PRIMITIVE";
  attribute box_type of sx_addr4_value_lut : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of sync_sleep_flop : label is "FD";
  attribute box_type of sync_sleep_flop : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of t_state1_flop : label is "FD";
  attribute box_type of t_state1_flop : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of t_state2_flop : label is "FD";
  attribute box_type of t_state2_flop : label is "PRIMITIVE";
  attribute box_type of t_state_lut : label is "PRIMITIVE";
  attribute box_type of upper_parity_lut : label is "PRIMITIVE";
  attribute box_type of upper_reg_banks : label is "PRIMITIVE";
  attribute box_type of upper_zero_lut : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of use_zero_flag_flop : label is "FD";
  attribute box_type of use_zero_flag_flop : label is "PRIMITIVE";
  attribute box_type of use_zero_flag_lut : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of write_strobe_flop : label is "FD";
  attribute box_type of write_strobe_flop : label is "PRIMITIVE";
  attribute box_type of zero_flag_flop : label is "PRIMITIVE";
begin
  \OUTRegistered.instruction_reg[0]\ <= \^outregistered.instruction_reg[0]\;
  \OUTRegistered.instruction_reg[2]\(2 downto 0) <= \^outregistered.instruction_reg[2]\(2 downto 0);
  address(11 downto 0) <= \^address\(11 downto 0);
  \inc1__5\ <= \^inc1__5\;
  out_port_reg(7 downto 0) <= \^out_port_reg\(7 downto 0);
  sta_ptr12_out <= \^sta_ptr12_out\;
  \sta_ptr1__0\ <= \^sta_ptr1__0\;
  \sta_ptr_reg[3]\ <= \^sta_ptr_reg[3]\;
\RWCYEnabled.arith_carry_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => carry_arith_logical(7),
      Q => arith_carry,
      R => '0'
    );
\RWPMEnabled.pc_mode0_reworked_lut\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFDAAFFFFFFFF"
    )
        port map (
      I0 => flag_enable_flop_0(12),
      I1 => flag_enable_flop_0(13),
      I2 => flag_enable_flop_0(14),
      I3 => flag_enable_flop_0(15),
      I4 => flag_enable_flop_0(16),
      I5 => pc_move_is_valid,
      O => pc_mode(0)
    );
\RWPMEnabled.pc_mode1_reworked_lut\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777027700000000"
    )
        port map (
      I0 => flag_enable_flop_0(12),
      I1 => flag_enable_flop_0(13),
      I2 => flag_enable_flop_0(14),
      I3 => flag_enable_flop_0(15),
      I4 => flag_enable_flop_0(16),
      I5 => pc_move_is_valid,
      O => pc_mode(1)
    );
\RWPMEnabled.pc_mode2_reworked_lut\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00040000"
    )
        port map (
      I0 => flag_enable_flop_0(12),
      I1 => flag_enable_flop_0(14),
      I2 => flag_enable_flop_0(15),
      I3 => flag_enable_flop_0(16),
      I4 => flag_enable_flop_0(17),
      I5 => '0',
      O => pc_mode(2)
    );
\RWSREnabled.reset_reworked_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FFFFF55500000EEE"
    )
        port map (
      I0 => run,
      I1 => internal_reset,
      I2 => '0',
      I3 => t_state(2),
      I4 => SR(0),
      I5 => '1',
      O5 => run_value,
      O6 => internal_reset_value
    );
\address_loop[0].lsb_pc.pc_lut\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000033CC0F00"
    )
        port map (
      I0 => register_vector(0),
      I1 => pc_vector(0),
      I2 => \^address\(0),
      I3 => pc_mode(0),
      I4 => pc_mode(1),
      I5 => pc_mode(2),
      O => half_pc(0)
    );
\address_loop[0].lsb_pc.pc_muxcy_CARRY4_CARRY8\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 0) => carry_pc(7 downto 0),
      DI(7 downto 1) => B"0000000",
      DI(0) => pc_mode(0),
      O(7 downto 0) => pc_value(7 downto 0),
      S(7 downto 0) => half_pc(7 downto 0)
    );
\address_loop[0].output_data.pc_vector_mux_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => flag_enable_flop_0(0),
      I1 => return_vector(0),
      I2 => flag_enable_flop_0(1),
      I3 => return_vector(1),
      I4 => flag_enable_flop_0(12),
      I5 => '1',
      O5 => pc_vector(0),
      O6 => pc_vector(1)
    );
\address_loop[0].pc_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => icap_clk,
      CE => t_state(1),
      D => pc_value(0),
      Q => \^address\(0),
      R => internal_reset
    );
\address_loop[0].return_vector_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => stack_memory(0),
      Q => return_vector(0),
      R => '0'
    );
\address_loop[10].output_data.pc_vector_mux_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => flag_enable_flop_0(10),
      I1 => return_vector(10),
      I2 => flag_enable_flop_0(11),
      I3 => return_vector(11),
      I4 => flag_enable_flop_0(12),
      I5 => '1',
      O5 => pc_vector(10),
      O6 => pc_vector(11)
    );
\address_loop[10].pc_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => icap_clk,
      CE => t_state(1),
      D => pc_value(10),
      Q => \^address\(10),
      R => internal_reset
    );
\address_loop[10].return_vector_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => stack_memory(10),
      Q => return_vector(10),
      R => '0'
    );
\address_loop[10].upper_pc.pc_lut\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA0000CCCCF000"
    )
        port map (
      I0 => register_vector(10),
      I1 => pc_vector(10),
      I2 => \^address\(10),
      I3 => pc_mode(0),
      I4 => pc_mode(1),
      I5 => pc_mode(2),
      O => half_pc(10)
    );
\address_loop[11].pc_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => icap_clk,
      CE => t_state(1),
      D => pc_value(11),
      Q => \^address\(11),
      R => internal_reset
    );
\address_loop[11].return_vector_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => stack_memory(11),
      Q => return_vector(11),
      R => '0'
    );
\address_loop[11].upper_pc.pc_lut\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA0000CCCCF000"
    )
        port map (
      I0 => register_vector(11),
      I1 => pc_vector(11),
      I2 => \^address\(11),
      I3 => pc_mode(0),
      I4 => pc_mode(1),
      I5 => pc_mode(2),
      O => half_pc(11)
    );
\address_loop[1].pc_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => icap_clk,
      CE => t_state(1),
      D => pc_value(1),
      Q => \^address\(1),
      R => internal_reset
    );
\address_loop[1].return_vector_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => stack_memory(1),
      Q => return_vector(1),
      R => '0'
    );
\address_loop[1].upper_pc.pc_lut\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA0000CCCCF000"
    )
        port map (
      I0 => register_vector(1),
      I1 => pc_vector(1),
      I2 => \^address\(1),
      I3 => pc_mode(0),
      I4 => pc_mode(1),
      I5 => pc_mode(2),
      O => half_pc(1)
    );
\address_loop[2].output_data.pc_vector_mux_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => flag_enable_flop_0(2),
      I1 => return_vector(2),
      I2 => flag_enable_flop_0(3),
      I3 => return_vector(3),
      I4 => flag_enable_flop_0(12),
      I5 => '1',
      O5 => pc_vector(2),
      O6 => pc_vector(3)
    );
\address_loop[2].pc_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => icap_clk,
      CE => t_state(1),
      D => pc_value(2),
      Q => \^address\(2),
      R => internal_reset
    );
\address_loop[2].return_vector_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => stack_memory(2),
      Q => return_vector(2),
      R => '0'
    );
\address_loop[2].upper_pc.pc_lut\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA0000CCCCF000"
    )
        port map (
      I0 => register_vector(2),
      I1 => pc_vector(2),
      I2 => \^address\(2),
      I3 => pc_mode(0),
      I4 => pc_mode(1),
      I5 => pc_mode(2),
      O => half_pc(2)
    );
\address_loop[3].pc_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => icap_clk,
      CE => t_state(1),
      D => pc_value(3),
      Q => \^address\(3),
      R => internal_reset
    );
\address_loop[3].return_vector_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => stack_memory(3),
      Q => return_vector(3),
      R => '0'
    );
\address_loop[3].upper_pc.pc_lut\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA0000CCCCF000"
    )
        port map (
      I0 => register_vector(3),
      I1 => pc_vector(3),
      I2 => \^address\(3),
      I3 => pc_mode(0),
      I4 => pc_mode(1),
      I5 => pc_mode(2),
      O => half_pc(3)
    );
\address_loop[4].output_data.pc_vector_mux_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => flag_enable_flop_0(4),
      I1 => return_vector(4),
      I2 => flag_enable_flop_0(5),
      I3 => return_vector(5),
      I4 => flag_enable_flop_0(12),
      I5 => '1',
      O5 => pc_vector(4),
      O6 => pc_vector(5)
    );
\address_loop[4].pc_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => icap_clk,
      CE => t_state(1),
      D => pc_value(4),
      Q => \^address\(4),
      R => internal_reset
    );
\address_loop[4].return_vector_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => stack_memory(4),
      Q => return_vector(4),
      R => '0'
    );
\address_loop[4].upper_pc.pc_lut\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA0000CCCCF000"
    )
        port map (
      I0 => register_vector(4),
      I1 => pc_vector(4),
      I2 => \^address\(4),
      I3 => pc_mode(0),
      I4 => pc_mode(1),
      I5 => pc_mode(2),
      O => half_pc(4)
    );
\address_loop[5].pc_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => icap_clk,
      CE => t_state(1),
      D => pc_value(5),
      Q => \^address\(5),
      R => internal_reset
    );
\address_loop[5].return_vector_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => stack_memory(5),
      Q => return_vector(5),
      R => '0'
    );
\address_loop[5].upper_pc.pc_lut\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA0000CCCCF000"
    )
        port map (
      I0 => register_vector(5),
      I1 => pc_vector(5),
      I2 => \^address\(5),
      I3 => pc_mode(0),
      I4 => pc_mode(1),
      I5 => pc_mode(2),
      O => half_pc(5)
    );
\address_loop[6].output_data.pc_vector_mux_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => flag_enable_flop_0(6),
      I1 => return_vector(6),
      I2 => flag_enable_flop_0(7),
      I3 => return_vector(7),
      I4 => flag_enable_flop_0(12),
      I5 => '1',
      O5 => pc_vector(6),
      O6 => pc_vector(7)
    );
\address_loop[6].pc_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => icap_clk,
      CE => t_state(1),
      D => pc_value(6),
      Q => \^address\(6),
      R => internal_reset
    );
\address_loop[6].return_vector_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => stack_memory(6),
      Q => return_vector(6),
      R => '0'
    );
\address_loop[6].upper_pc.pc_lut\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA0000CCCCF000"
    )
        port map (
      I0 => register_vector(6),
      I1 => pc_vector(6),
      I2 => \^address\(6),
      I3 => pc_mode(0),
      I4 => pc_mode(1),
      I5 => pc_mode(2),
      O => half_pc(6)
    );
\address_loop[7].pc_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => icap_clk,
      CE => t_state(1),
      D => pc_value(7),
      Q => \^address\(7),
      R => internal_reset
    );
\address_loop[7].return_vector_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => stack_memory(7),
      Q => return_vector(7),
      R => '0'
    );
\address_loop[7].upper_pc.pc_lut\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA0000CCCCF000"
    )
        port map (
      I0 => register_vector(7),
      I1 => pc_vector(7),
      I2 => \^address\(7),
      I3 => pc_mode(0),
      I4 => pc_mode(1),
      I5 => pc_mode(2),
      O => half_pc(7)
    );
\address_loop[8].output_data.pc_vector_mux_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => flag_enable_flop_0(8),
      I1 => return_vector(8),
      I2 => flag_enable_flop_0(9),
      I3 => return_vector(9),
      I4 => flag_enable_flop_0(12),
      I5 => '1',
      O5 => pc_vector(8),
      O6 => pc_vector(9)
    );
\address_loop[8].pc_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => icap_clk,
      CE => t_state(1),
      D => pc_value(8),
      Q => \^address\(8),
      R => internal_reset
    );
\address_loop[8].return_vector_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => stack_memory(8),
      Q => return_vector(8),
      R => '0'
    );
\address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4_CARRY8\: unisim.vcomponents.CARRY8
     port map (
      CI => carry_pc(7),
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4_CARRY8_CO_UNCONNECTED\(7 downto 3),
      CO(2 downto 0) => carry_pc(10 downto 8),
      DI(7 downto 3) => \NLW_address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4_CARRY8_DI_UNCONNECTED\(7 downto 3),
      DI(2 downto 0) => B"000",
      O(7 downto 4) => \NLW_address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4_CARRY8_O_UNCONNECTED\(7 downto 4),
      O(3 downto 0) => pc_value(11 downto 8),
      S(7 downto 4) => \NLW_address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4_CARRY8_S_UNCONNECTED\(7 downto 4),
      S(3 downto 0) => half_pc(11 downto 8)
    );
\address_loop[8].upper_pc.pc_lut\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA0000CCCCF000"
    )
        port map (
      I0 => register_vector(8),
      I1 => pc_vector(8),
      I2 => \^address\(8),
      I3 => pc_mode(0),
      I4 => pc_mode(1),
      I5 => pc_mode(2),
      O => half_pc(8)
    );
\address_loop[9].pc_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => icap_clk,
      CE => t_state(1),
      D => pc_value(9),
      Q => \^address\(9),
      R => internal_reset
    );
\address_loop[9].return_vector_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => stack_memory(9),
      Q => return_vector(9),
      R => '0'
    );
\address_loop[9].upper_pc.pc_lut\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA0000CCCCF000"
    )
        port map (
      I0 => register_vector(9),
      I1 => pc_vector(9),
      I2 => \^address\(9),
      I3 => pc_mode(0),
      I4 => pc_mode(1),
      I5 => pc_mode(2),
      O => half_pc(9)
    );
alu_decode0_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"03CA000004200000"
    )
        port map (
      I0 => flag_enable_flop_0(13),
      I1 => flag_enable_flop_0(14),
      I2 => flag_enable_flop_0(15),
      I3 => flag_enable_flop_0(16),
      I4 => '1',
      I5 => '1',
      O5 => alu_mux_sel_value(0),
      O6 => arith_logical_sel(0)
    );
alu_decode1_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"7708000000000F00"
    )
        port map (
      I0 => carry_flag,
      I1 => flag_enable_flop_0(13),
      I2 => flag_enable_flop_0(14),
      I3 => flag_enable_flop_0(15),
      I4 => flag_enable_flop_0(16),
      I5 => '1',
      O5 => alu_mux_sel_value(1),
      O6 => arith_carry_in
    );
alu_decode2_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"D000000002000000"
    )
        port map (
      I0 => flag_enable_flop_0(14),
      I1 => flag_enable_flop_0(15),
      I2 => flag_enable_flop_0(16),
      I3 => '1',
      I4 => '1',
      I5 => '1',
      O5 => arith_logical_sel(1),
      O6 => arith_logical_sel(2)
    );
alu_mux_sel0_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => alu_mux_sel_value(0),
      Q => alu_mux_sel(0),
      R => '0'
    );
alu_mux_sel1_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => alu_mux_sel_value(1),
      Q => alu_mux_sel(1),
      R => '0'
    );
aux_cr_es_err_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => aux_cr_es_err_reg,
      I1 => \^out_port_reg\(6),
      I2 => p_25_in,
      I3 => aux_cr_es_err,
      O => sync_g_0
    );
aux_cr_ne_err_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => aux_cr_ne_err_reg,
      I1 => \^out_port_reg\(5),
      I2 => p_25_in,
      I3 => aux_cr_ne_err,
      O => sync_g
    );
aux_uc_err_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => aux_uc_err_reg,
      I1 => \^out_port_reg\(7),
      I2 => p_25_in,
      I3 => aux_uc_err,
      O => sync_g_1
    );
bank_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => bank_value,
      Q => bank,
      R => internal_reset
    );
bank_lut: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACACFF00FF00FF00"
    )
        port map (
      I0 => flag_enable_flop_0(0),
      I1 => shadow_bank,
      I2 => flag_enable_flop_0(16),
      I3 => bank,
      I4 => regbank_type,
      I5 => t_state(1),
      O => bank_value
    );
bgo_strobe_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => port_id_reg(3),
      I1 => port_id_reg(2),
      I2 => port_id_reg(1),
      I3 => port_id_reg(0),
      I4 => \status_reg1__0\,
      I5 => \^out_port_reg\(3),
      O => bgo_strobe0
    );
carry_flag_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => icap_clk,
      CE => flag_enable,
      D => carry_flag_value,
      Q => carry_flag,
      R => internal_reset
    );
carry_flag_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"3333AACCF0AA0000"
    )
        port map (
      I0 => shift_carry,
      I1 => arith_carry,
      I2 => parity,
      I3 => flag_enable_flop_0(14),
      I4 => flag_enable_flop_0(15),
      I5 => flag_enable_flop_0(16),
      O5 => drive_carry_in_zero,
      O6 => carry_flag_value
    );
cgo_flag_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => cgo_flag_reg_0(0),
      I1 => \^out_port_reg\(2),
      I2 => p_25_in,
      I3 => cgo_flag_reg,
      O => \ports_loop[2].out_port_flop_0\
    );
cgo_flag_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E00000000000000"
    )
        port map (
      I0 => cs,
      I1 => ws,
      I2 => port_id_reg(0),
      I3 => port_id_reg(1),
      I4 => port_id_reg(2),
      I5 => port_id_reg(3),
      O => p_25_in
    );
const_strobe_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => const_strobe_value,
      Q => cs,
      R => '0'
    );
\data_path_loop[0].alu_mux_lut\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => arith_logical_result(0),
      I1 => shift_rotate_result(0),
      I2 => in_port(0),
      I3 => spm_data(0),
      I4 => alu_mux_sel(0),
      I5 => alu_mux_sel(1),
      O => alu_result(0)
    );
\data_path_loop[0].arith_logical_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => arith_logical_value(0),
      Q => arith_logical_result(0),
      R => '0'
    );
\data_path_loop[0].arith_logical_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"69696E8ACCCC0000"
    )
        port map (
      I0 => \^outregistered.instruction_reg[2]\(0),
      I1 => register_vector(8),
      I2 => arith_logical_sel(0),
      I3 => arith_logical_sel(1),
      I4 => arith_logical_sel(2),
      I5 => '1',
      O5 => logical_carry_mask(0),
      O6 => half_arith_logical(0)
    );
\data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4_CARRY8\: unisim.vcomponents.CARRY8
     port map (
      CI => arith_carry_in,
      CI_TOP => '0',
      CO(7 downto 0) => carry_arith_logical(7 downto 0),
      DI(7 downto 0) => logical_carry_mask(7 downto 0),
      O(7 downto 0) => arith_logical_value(7 downto 0),
      S(7 downto 0) => half_arith_logical(7 downto 0)
    );
\data_path_loop[0].lsb_shift_rotate.shift_bit_lut\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBC8F8CB3B08380"
    )
        port map (
      I0 => flag_enable_flop_0(0),
      I1 => flag_enable_flop_0(1),
      I2 => flag_enable_flop_0(2),
      I3 => carry_flag,
      I4 => register_vector(8),
      I5 => upper_reg_banks_n_6,
      O => shift_in_bit
    );
\data_path_loop[0].lsb_shift_rotate.shift_rotate_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => shift_in_bit,
      I1 => register_vector(9),
      I2 => register_vector(8),
      I3 => register_vector(10),
      I4 => flag_enable_flop_0(3),
      I5 => '1',
      O5 => shift_rotate_value(0),
      O6 => shift_rotate_value(1)
    );
\data_path_loop[0].output_data.sy_kk_mux_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => register_vector(0),
      I1 => flag_enable_flop_0(0),
      I2 => register_vector(1),
      I3 => flag_enable_flop_0(1),
      I4 => flag_enable_flop_0(12),
      I5 => '1',
      O5 => \^outregistered.instruction_reg[2]\(0),
      O6 => \^outregistered.instruction_reg[2]\(1)
    );
\data_path_loop[0].second_operand.out_port_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => register_vector(8),
      I1 => flag_enable_flop_0(4),
      I2 => register_vector(9),
      I3 => flag_enable_flop_0(5),
      I4 => flag_enable_flop_0(13),
      I5 => '1',
      O5 => out_port(0),
      O6 => out_port(1)
    );
\data_path_loop[0].shift_rotate_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => shift_rotate_value(0),
      Q => shift_rotate_result(0),
      R => flag_enable_flop_0(7)
    );
\data_path_loop[0].small_spm_ram.spm_ram\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(5 downto 3) => port_id(5 downto 3),
      ADDRA(2 downto 0) => \^outregistered.instruction_reg[2]\(2 downto 0),
      ADDRB(5 downto 3) => port_id(5 downto 3),
      ADDRB(2 downto 0) => \^outregistered.instruction_reg[2]\(2 downto 0),
      ADDRC(5 downto 3) => port_id(5 downto 3),
      ADDRC(2 downto 0) => \^outregistered.instruction_reg[2]\(2 downto 0),
      ADDRD(5 downto 3) => port_id(5 downto 3),
      ADDRD(2 downto 0) => \^outregistered.instruction_reg[2]\(2 downto 0),
      DIA => register_vector(8),
      DIB => register_vector(9),
      DIC => register_vector(10),
      DID => register_vector(11),
      DOA => spm_ram_data(0),
      DOB => spm_ram_data(1),
      DOC => spm_ram_data(2),
      DOD => spm_ram_data(3),
      WCLK => icap_clk,
      WE => spm_enable
    );
\data_path_loop[0].spm_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => spm_ram_data(0),
      Q => spm_data(0),
      R => '0'
    );
\data_path_loop[1].alu_mux_lut\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => arith_logical_result(1),
      I1 => shift_rotate_result(1),
      I2 => in_port(1),
      I3 => spm_data(1),
      I4 => alu_mux_sel(0),
      I5 => alu_mux_sel(1),
      O => alu_result(1)
    );
\data_path_loop[1].arith_logical_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => arith_logical_value(1),
      Q => arith_logical_result(1),
      R => '0'
    );
\data_path_loop[1].arith_logical_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"69696E8ACCCC0000"
    )
        port map (
      I0 => \^outregistered.instruction_reg[2]\(1),
      I1 => register_vector(9),
      I2 => arith_logical_sel(0),
      I3 => arith_logical_sel(1),
      I4 => arith_logical_sel(2),
      I5 => '1',
      O5 => logical_carry_mask(1),
      O6 => half_arith_logical(1)
    );
\data_path_loop[1].shift_rotate_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => shift_rotate_value(1),
      Q => shift_rotate_result(1),
      R => flag_enable_flop_0(7)
    );
\data_path_loop[1].spm_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => spm_ram_data(1),
      Q => spm_data(1),
      R => '0'
    );
\data_path_loop[2].alu_mux_lut\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => arith_logical_result(2),
      I1 => shift_rotate_result(2),
      I2 => in_port(2),
      I3 => spm_data(2),
      I4 => alu_mux_sel(0),
      I5 => alu_mux_sel(1),
      O => alu_result(2)
    );
\data_path_loop[2].arith_logical_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => arith_logical_value(2),
      Q => arith_logical_result(2),
      R => '0'
    );
\data_path_loop[2].arith_logical_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"69696E8ACCCC0000"
    )
        port map (
      I0 => \^outregistered.instruction_reg[2]\(2),
      I1 => register_vector(10),
      I2 => arith_logical_sel(0),
      I3 => arith_logical_sel(1),
      I4 => arith_logical_sel(2),
      I5 => '1',
      O5 => logical_carry_mask(2),
      O6 => half_arith_logical(2)
    );
\data_path_loop[2].mid_shift_rotate.shift_rotate_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => register_vector(9),
      I1 => register_vector(11),
      I2 => register_vector(10),
      I3 => upper_reg_banks_n_3,
      I4 => flag_enable_flop_0(3),
      I5 => '1',
      O5 => shift_rotate_value(2),
      O6 => shift_rotate_value(3)
    );
\data_path_loop[2].output_data.sy_kk_mux_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => register_vector(2),
      I1 => flag_enable_flop_0(2),
      I2 => register_vector(3),
      I3 => flag_enable_flop_0(3),
      I4 => flag_enable_flop_0(12),
      I5 => '1',
      O5 => \^outregistered.instruction_reg[2]\(2),
      O6 => port_id(3)
    );
\data_path_loop[2].second_operand.out_port_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => register_vector(10),
      I1 => flag_enable_flop_0(6),
      I2 => register_vector(11),
      I3 => flag_enable_flop_0(7),
      I4 => flag_enable_flop_0(13),
      I5 => '1',
      O5 => out_port(2),
      O6 => out_port(3)
    );
\data_path_loop[2].shift_rotate_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => shift_rotate_value(2),
      Q => shift_rotate_result(2),
      R => flag_enable_flop_0(7)
    );
\data_path_loop[2].spm_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => spm_ram_data(2),
      Q => spm_data(2),
      R => '0'
    );
\data_path_loop[3].alu_mux_lut\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => arith_logical_result(3),
      I1 => shift_rotate_result(3),
      I2 => in_port(3),
      I3 => spm_data(3),
      I4 => alu_mux_sel(0),
      I5 => alu_mux_sel(1),
      O => alu_result(3)
    );
\data_path_loop[3].arith_logical_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => arith_logical_value(3),
      Q => arith_logical_result(3),
      R => '0'
    );
\data_path_loop[3].arith_logical_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"69696E8ACCCC0000"
    )
        port map (
      I0 => port_id(3),
      I1 => register_vector(11),
      I2 => arith_logical_sel(0),
      I3 => arith_logical_sel(1),
      I4 => arith_logical_sel(2),
      I5 => '1',
      O5 => logical_carry_mask(3),
      O6 => half_arith_logical(3)
    );
\data_path_loop[3].shift_rotate_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => shift_rotate_value(3),
      Q => shift_rotate_result(3),
      R => flag_enable_flop_0(7)
    );
\data_path_loop[3].spm_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => spm_ram_data(3),
      Q => spm_data(3),
      R => '0'
    );
\data_path_loop[4].alu_mux_lut\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => arith_logical_result(4),
      I1 => shift_rotate_result(4),
      I2 => in_port(4),
      I3 => spm_data(4),
      I4 => alu_mux_sel(0),
      I5 => alu_mux_sel(1),
      O => alu_result(4)
    );
\data_path_loop[4].arith_logical_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => arith_logical_value(4),
      Q => arith_logical_result(4),
      R => '0'
    );
\data_path_loop[4].arith_logical_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"69696E8ACCCC0000"
    )
        port map (
      I0 => port_id(4),
      I1 => upper_reg_banks_n_3,
      I2 => arith_logical_sel(0),
      I3 => arith_logical_sel(1),
      I4 => arith_logical_sel(2),
      I5 => '1',
      O5 => logical_carry_mask(4),
      O6 => half_arith_logical(4)
    );
\data_path_loop[4].mid_shift_rotate.shift_rotate_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => register_vector(11),
      I1 => upper_reg_banks_n_2,
      I2 => upper_reg_banks_n_3,
      I3 => upper_reg_banks_n_7,
      I4 => flag_enable_flop_0(3),
      I5 => '1',
      O5 => shift_rotate_value(4),
      O6 => shift_rotate_value(5)
    );
\data_path_loop[4].output_data.sy_kk_mux_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => register_vector(4),
      I1 => flag_enable_flop_0(4),
      I2 => register_vector(5),
      I3 => flag_enable_flop_0(5),
      I4 => flag_enable_flop_0(12),
      I5 => '1',
      O5 => port_id(4),
      O6 => port_id(5)
    );
\data_path_loop[4].second_operand.out_port_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => upper_reg_banks_n_3,
      I1 => flag_enable_flop_0(8),
      I2 => upper_reg_banks_n_2,
      I3 => flag_enable_flop_0(9),
      I4 => flag_enable_flop_0(13),
      I5 => '1',
      O5 => out_port(4),
      O6 => out_port(5)
    );
\data_path_loop[4].shift_rotate_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => shift_rotate_value(4),
      Q => shift_rotate_result(4),
      R => flag_enable_flop_0(7)
    );
\data_path_loop[4].small_spm_ram.spm_ram\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(5 downto 3) => port_id(5 downto 3),
      ADDRA(2 downto 0) => \^outregistered.instruction_reg[2]\(2 downto 0),
      ADDRB(5 downto 3) => port_id(5 downto 3),
      ADDRB(2 downto 0) => \^outregistered.instruction_reg[2]\(2 downto 0),
      ADDRC(5 downto 3) => port_id(5 downto 3),
      ADDRC(2 downto 0) => \^outregistered.instruction_reg[2]\(2 downto 0),
      ADDRD(5 downto 3) => port_id(5 downto 3),
      ADDRD(2 downto 0) => \^outregistered.instruction_reg[2]\(2 downto 0),
      DIA => upper_reg_banks_n_3,
      DIB => upper_reg_banks_n_2,
      DIC => upper_reg_banks_n_7,
      DID => upper_reg_banks_n_6,
      DOA => spm_ram_data(4),
      DOB => spm_ram_data(5),
      DOC => spm_ram_data(6),
      DOD => spm_ram_data(7),
      WCLK => icap_clk,
      WE => spm_enable
    );
\data_path_loop[4].spm_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => spm_ram_data(4),
      Q => spm_data(4),
      R => '0'
    );
\data_path_loop[5].alu_mux_lut\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => arith_logical_result(5),
      I1 => shift_rotate_result(5),
      I2 => in_port(5),
      I3 => spm_data(5),
      I4 => alu_mux_sel(0),
      I5 => alu_mux_sel(1),
      O => alu_result(5)
    );
\data_path_loop[5].arith_logical_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => arith_logical_value(5),
      Q => arith_logical_result(5),
      R => '0'
    );
\data_path_loop[5].arith_logical_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"69696E8ACCCC0000"
    )
        port map (
      I0 => port_id(5),
      I1 => upper_reg_banks_n_2,
      I2 => arith_logical_sel(0),
      I3 => arith_logical_sel(1),
      I4 => arith_logical_sel(2),
      I5 => '1',
      O5 => logical_carry_mask(5),
      O6 => half_arith_logical(5)
    );
\data_path_loop[5].shift_rotate_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => shift_rotate_value(5),
      Q => shift_rotate_result(5),
      R => flag_enable_flop_0(7)
    );
\data_path_loop[5].spm_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => spm_ram_data(5),
      Q => spm_data(5),
      R => '0'
    );
\data_path_loop[6].alu_mux_lut\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => arith_logical_result(6),
      I1 => shift_rotate_result(6),
      I2 => in_port(6),
      I3 => spm_data(6),
      I4 => alu_mux_sel(0),
      I5 => alu_mux_sel(1),
      O => alu_result(6)
    );
\data_path_loop[6].arith_logical_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => arith_logical_value(6),
      Q => arith_logical_result(6),
      R => '0'
    );
\data_path_loop[6].arith_logical_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"69696E8ACCCC0000"
    )
        port map (
      I0 => \data_path_loop[6].output_data.sy_kk_mux_lut_n_0\,
      I1 => upper_reg_banks_n_7,
      I2 => arith_logical_sel(0),
      I3 => arith_logical_sel(1),
      I4 => arith_logical_sel(2),
      I5 => '1',
      O5 => logical_carry_mask(6),
      O6 => half_arith_logical(6)
    );
\data_path_loop[6].msb_shift_rotate.shift_rotate_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => upper_reg_banks_n_2,
      I1 => upper_reg_banks_n_6,
      I2 => upper_reg_banks_n_7,
      I3 => shift_in_bit,
      I4 => flag_enable_flop_0(3),
      I5 => '1',
      O5 => shift_rotate_value(6),
      O6 => shift_rotate_value(7)
    );
\data_path_loop[6].output_data.sy_kk_mux_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => register_vector(6),
      I1 => flag_enable_flop_0(6),
      I2 => register_vector(7),
      I3 => flag_enable_flop_0(7),
      I4 => flag_enable_flop_0(12),
      I5 => '1',
      O5 => \data_path_loop[6].output_data.sy_kk_mux_lut_n_0\,
      O6 => \data_path_loop[6].output_data.sy_kk_mux_lut_n_1\
    );
\data_path_loop[6].second_operand.out_port_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => upper_reg_banks_n_7,
      I1 => flag_enable_flop_0(10),
      I2 => upper_reg_banks_n_6,
      I3 => flag_enable_flop_0(11),
      I4 => flag_enable_flop_0(13),
      I5 => '1',
      O5 => out_port(6),
      O6 => out_port(7)
    );
\data_path_loop[6].shift_rotate_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => shift_rotate_value(6),
      Q => shift_rotate_result(6),
      R => flag_enable_flop_0(7)
    );
\data_path_loop[6].spm_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => spm_ram_data(6),
      Q => spm_data(6),
      R => '0'
    );
\data_path_loop[7].alu_mux_lut\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => arith_logical_result(7),
      I1 => shift_rotate_result(7),
      I2 => in_port(7),
      I3 => spm_data(7),
      I4 => alu_mux_sel(0),
      I5 => alu_mux_sel(1),
      O => alu_result(7)
    );
\data_path_loop[7].arith_logical_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => arith_logical_value(7),
      Q => arith_logical_result(7),
      R => '0'
    );
\data_path_loop[7].arith_logical_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"69696E8ACCCC0000"
    )
        port map (
      I0 => \data_path_loop[6].output_data.sy_kk_mux_lut_n_1\,
      I1 => upper_reg_banks_n_6,
      I2 => arith_logical_sel(0),
      I3 => arith_logical_sel(1),
      I4 => arith_logical_sel(2),
      I5 => '1',
      O5 => logical_carry_mask(7),
      O6 => half_arith_logical(7)
    );
\data_path_loop[7].shift_rotate_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => shift_rotate_value(7),
      Q => shift_rotate_result(7),
      R => flag_enable_flop_0(7)
    );
\data_path_loop[7].spm_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => spm_ram_data(7),
      Q => spm_data(7),
      R => '0'
    );
\end_ptr[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400040004000000"
    )
        port map (
      I0 => port_id_reg(0),
      I1 => port_id_reg(3),
      I2 => port_id_reg(2),
      I3 => port_id_reg(1),
      I4 => ws,
      I5 => cs,
      O => \ports_loop[0].port_id_flop_0\(1)
    );
\end_ptr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E0000000000000"
    )
        port map (
      I0 => cs,
      I1 => ws,
      I2 => port_id_reg(1),
      I3 => port_id_reg(2),
      I4 => port_id_reg(3),
      I5 => port_id_reg(0),
      O => \ports_loop[0].port_id_flop_0\(0)
    );
eof_flag_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => fecc_endofframe,
      I1 => \^out_port_reg\(0),
      I2 => p_25_in,
      I3 => eof_flag,
      O => \ports_loop[0].out_port_flop_0\
    );
eos_flag_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => fecc_endofscan,
      I1 => \^out_port_reg\(1),
      I2 => p_25_in,
      I3 => eos_flag,
      O => \ports_loop[1].out_port_flop_0\
    );
fetch_rxread_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => rs,
      I1 => \^outregistered.instruction_reg[2]\(2),
      I2 => port_id(3),
      I3 => fetch_rxread_INST_0_i_1_n_0,
      I4 => port_id(4),
      I5 => port_id(5),
      O => fetch_rxread
    );
fetch_rxread_INST_0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^outregistered.instruction_reg[2]\(1),
      I1 => \^outregistered.instruction_reg[2]\(0),
      O => fetch_rxread_INST_0_i_1_n_0
    );
fetch_txwrite_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E0000000000000"
    )
        port map (
      I0 => cs,
      I1 => ws,
      I2 => port_id_reg(2),
      I3 => port_id_reg(3),
      I4 => port_id_reg(1),
      I5 => port_id_reg(0),
      O => fetch_txwrite
    );
firmware0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B6"
    )
        port map (
      I0 => \^address\(9),
      I1 => \^address\(10),
      I2 => \^address\(11),
      O => casdomux2
    );
firmware0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08800008"
    )
        port map (
      I0 => bram_enable,
      I1 => rom_error,
      I2 => \^address\(9),
      I3 => \^address\(11),
      I4 => \^address\(10),
      O => bram_wr_en0
    );
firmware1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"24"
    )
        port map (
      I0 => \^address\(9),
      I1 => \^address\(10),
      I2 => \^address\(11),
      O => bram2_en
    );
firmware1_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000880"
    )
        port map (
      I0 => bram_enable,
      I1 => rom_error,
      I2 => \^address\(9),
      I3 => \^address\(11),
      I4 => \^address\(10),
      O => bram_wr_en1
    );
firmware2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800800"
    )
        port map (
      I0 => bram_enable,
      I1 => rom_error,
      I2 => \^address\(9),
      I3 => \^address\(10),
      I4 => \^address\(11),
      O => bram_wr_en2
    );
flag_enable_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => flag_enable_value,
      Q => flag_enable,
      R => '0'
    );
init_zero_muxcy_CARRY4_CARRY8: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => NLW_init_zero_muxcy_CARRY4_CARRY8_CO_UNCONNECTED(7 downto 4),
      CO(3) => zero_flag_value,
      CO(2) => carry_middle_zero,
      CO(1) => carry_lower_zero,
      CO(0) => carry_in_zero,
      DI(7 downto 4) => NLW_init_zero_muxcy_CARRY4_CARRY8_DI_UNCONNECTED(7 downto 4),
      DI(3) => shadow_zero_flag,
      DI(2) => middle_zero,
      DI(1) => lower_zero,
      DI(0) => drive_carry_in_zero,
      O(7 downto 0) => NLW_init_zero_muxcy_CARRY4_CARRY8_O_UNCONNECTED(7 downto 0),
      S(7 downto 4) => NLW_init_zero_muxcy_CARRY4_CARRY8_S_UNCONNECTED(7 downto 4),
      S(3) => upper_zero_sel,
      S(2) => middle_zero_sel,
      S(1) => lower_zero_sel,
      S(0) => carry_flag_value
    );
internal_reset_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => internal_reset_value,
      Q => internal_reset,
      R => '0'
    );
loadstar_type_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"0010000000000800"
    )
        port map (
      I0 => flag_enable_flop_0(13),
      I1 => flag_enable_flop_0(14),
      I2 => flag_enable_flop_0(15),
      I3 => flag_enable_flop_0(16),
      I4 => flag_enable_flop_0(17),
      I5 => '1',
      O5 => loadstar_type,
      O6 => NLW_loadstar_type_lut_O6_UNCONNECTED
    );
lower_parity_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"0000000087780000"
    )
        port map (
      I0 => flag_enable_flop_0(13),
      I1 => carry_flag,
      I2 => arith_logical_result(0),
      I3 => arith_logical_result(1),
      I4 => '1',
      I5 => '1',
      O5 => lower_parity,
      O6 => lower_parity_sel
    );
lower_reg_banks: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4) => bank,
      ADDRA(3 downto 0) => flag_enable_flop_0(7 downto 4),
      ADDRB(4) => sx_addr(4),
      ADDRB(3 downto 0) => flag_enable_flop_0(11 downto 8),
      ADDRC(4) => bank,
      ADDRC(3 downto 0) => flag_enable_flop_0(7 downto 4),
      ADDRD(4) => sx_addr(4),
      ADDRD(3 downto 0) => flag_enable_flop_0(11 downto 8),
      DIA(1 downto 0) => alu_result(1 downto 0),
      DIB(1 downto 0) => alu_result(1 downto 0),
      DIC(1 downto 0) => alu_result(3 downto 2),
      DID(1 downto 0) => alu_result(3 downto 2),
      DOA(1 downto 0) => register_vector(1 downto 0),
      DOB(1 downto 0) => register_vector(9 downto 8),
      DOC(1 downto 0) => register_vector(3 downto 2),
      DOD(1 downto 0) => register_vector(11 downto 10),
      WCLK => icap_clk,
      WE => register_enable
    );
lower_zero_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => alu_result(0),
      I1 => alu_result(1),
      I2 => alu_result(2),
      I3 => alu_result(3),
      I4 => alu_result(4),
      I5 => '1',
      O5 => lower_zero,
      O6 => lower_zero_sel
    );
middle_zero_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"0000000D00000000"
    )
        port map (
      I0 => use_zero_flag,
      I1 => zero_flag,
      I2 => alu_result(5),
      I3 => alu_result(6),
      I4 => alu_result(7),
      I5 => '1',
      O5 => middle_zero,
      O6 => middle_zero_sel
    );
monitor_rxread_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => rs,
      I1 => \^outregistered.instruction_reg[2]\(0),
      I2 => port_id(3),
      I3 => \^outregistered.instruction_reg[2]\(1),
      I4 => \^outregistered.instruction_reg[2]\(2),
      I5 => monitor_rxread_INST_0_i_1_n_0,
      O => monitor_rxread
    );
monitor_rxread_INST_0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => port_id(4),
      I1 => port_id(5),
      O => monitor_rxread_INST_0_i_1_n_0
    );
monitor_txwrite_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000E0000000000"
    )
        port map (
      I0 => cs,
      I1 => ws,
      I2 => port_id_reg(0),
      I3 => port_id_reg(2),
      I4 => port_id_reg(3),
      I5 => port_id_reg(1),
      O => monitor_txwrite
    );
move_type_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"7777027700000200"
    )
        port map (
      I0 => flag_enable_flop_0(12),
      I1 => flag_enable_flop_0(13),
      I2 => flag_enable_flop_0(14),
      I3 => flag_enable_flop_0(15),
      I4 => flag_enable_flop_0(16),
      I5 => '1',
      O5 => NLW_move_type_lut_O5_UNCONNECTED,
      O6 => move_type
    );
parity_muxcy_CARRY4_CARRY8: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 1) => NLW_parity_muxcy_CARRY4_CARRY8_CO_UNCONNECTED(7 downto 1),
      CO(0) => carry_lower_parity,
      DI(7 downto 1) => NLW_parity_muxcy_CARRY4_CARRY8_DI_UNCONNECTED(7 downto 1),
      DI(0) => lower_parity,
      O(7 downto 2) => NLW_parity_muxcy_CARRY4_CARRY8_O_UNCONNECTED(7 downto 2),
      O(1) => parity,
      O(0) => NLW_parity_muxcy_CARRY4_CARRY8_O_UNCONNECTED(0),
      S(7 downto 2) => NLW_parity_muxcy_CARRY4_CARRY8_S_UNCONNECTED(7 downto 2),
      S(1) => upper_parity,
      S(0) => lower_parity_sel
    );
pc_move_is_valid_lut: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A3CFFFF00000000"
    )
        port map (
      I0 => carry_flag,
      I1 => zero_flag,
      I2 => flag_enable_flop_0(14),
      I3 => flag_enable_flop_0(15),
      I4 => flag_enable_flop_0(16),
      I5 => flag_enable_flop_0(17),
      O => pc_move_is_valid
    );
\ports_loop[0].in_port_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => \ports_loop[0].in_port_flop_i_1_n_0\,
      Q => in_port(0),
      R => '0'
    );
\ports_loop[0].in_port_flop_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \ports_loop[0].in_port_flop_i_2_n_0\,
      I1 => port_id(3),
      I2 => \ports_loop[0].in_port_flop_i_3_n_0\,
      I3 => port_id(4),
      I4 => \ports_loop[0].in_port_flop_i_4_n_0\,
      I5 => port_id(5),
      O => \ports_loop[0].in_port_flop_i_1_n_0\
    );
\ports_loop[0].in_port_flop_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Q(0),
      I1 => \^outregistered.instruction_reg[2]\(1),
      I2 => \^outregistered.instruction_reg[2]\(0),
      O => \ports_loop[0].in_port_flop_i_11_n_0\
    );
\ports_loop[0].in_port_flop_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^outregistered.instruction_reg[2]\(0),
      I1 => \^outregistered.instruction_reg[2]\(1),
      O => \^outregistered.instruction_reg[0]\
    );
\ports_loop[0].in_port_flop_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => eof_flag,
      I1 => \^outregistered.instruction_reg[2]\(0),
      O => \ports_loop[0].in_port_flop_i_15_n_0\
    );
\ports_loop[0].in_port_flop_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80000000"
    )
        port map (
      I0 => \ports_loop[7].in_port_flop_i_4_0\(0),
      I1 => \^outregistered.instruction_reg[2]\(0),
      I2 => \^outregistered.instruction_reg[2]\(2),
      I3 => \^outregistered.instruction_reg[2]\(1),
      I4 => port_id(4),
      I5 => \ports_loop[0].in_port_flop_i_5_n_0\,
      O => \ports_loop[0].in_port_flop_i_2_n_0\
    );
\ports_loop[0].in_port_flop_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ports_loop[0].in_port_flop_i_6_n_0\,
      I1 => \ports_loop[0].in_port_flop_i_7_n_0\,
      O => \ports_loop[0].in_port_flop_i_3_n_0\,
      S => \^outregistered.instruction_reg[2]\(1)
    );
\ports_loop[0].in_port_flop_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ports_loop[0].in_port_flop_i_8_n_0\,
      I1 => \ports_loop[0].in_port_flop_i_9_n_0\,
      O => \ports_loop[0].in_port_flop_i_4_n_0\,
      S => \^outregistered.instruction_reg[2]\(1)
    );
\ports_loop[0].in_port_flop_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFFFFFCFA0FFF0"
    )
        port map (
      I0 => monitor_rxdata(0),
      I1 => fetch_rxdata(0),
      I2 => \^outregistered.instruction_reg[2]\(1),
      I3 => \^outregistered.instruction_reg[2]\(0),
      I4 => \^outregistered.instruction_reg[2]\(2),
      I5 => \ports_loop[7].in_port_flop_i_2_0\(0),
      O => \ports_loop[0].in_port_flop_i_5_n_0\
    );
\ports_loop[0].in_port_flop_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBB8B8B8"
    )
        port map (
      I0 => \ports_loop[0].in_port_flop_i_3_0\,
      I1 => \^outregistered.instruction_reg[2]\(2),
      I2 => \ports_loop[0].in_port_flop_i_11_n_0\,
      I3 => mem_read_byte(0),
      I4 => \^outregistered.instruction_reg[0]\,
      I5 => \ports_loop[0].in_port_flop_i_3_1\,
      O => \ports_loop[0].in_port_flop_i_6_n_0\
    );
\ports_loop[0].in_port_flop_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBB8B8B8"
    )
        port map (
      I0 => \ports_loop[0].in_port_flop_i_15_n_0\,
      I1 => \^outregistered.instruction_reg[2]\(2),
      I2 => \ports_loop[0].in_port_flop_i_11_n_0\,
      I3 => mem_read_byte(0),
      I4 => \^outregistered.instruction_reg[0]\,
      I5 => \ports_loop[0].in_port_flop_i_3_1\,
      O => \ports_loop[0].in_port_flop_i_7_n_0\
    );
\ports_loop[0].in_port_flop_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => fetch_tbladdr(8),
      I1 => fetch_tbladdr(0),
      I2 => \^outregistered.instruction_reg[2]\(2),
      I3 => \ports_loop[7].in_port_flop_i_4_0\(16),
      I4 => \^outregistered.instruction_reg[2]\(0),
      I5 => \ports_loop[7].in_port_flop_i_4_0\(8),
      O => \ports_loop[0].in_port_flop_i_8_n_0\
    );
\ports_loop[0].in_port_flop_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => fetch_tbladdr(24),
      I1 => fetch_tbladdr(16),
      I2 => \^outregistered.instruction_reg[2]\(2),
      I3 => \ports_loop[7].in_port_flop_i_4_0\(32),
      I4 => \^outregistered.instruction_reg[2]\(0),
      I5 => \ports_loop[7].in_port_flop_i_4_0\(24),
      O => \ports_loop[0].in_port_flop_i_9_n_0\
    );
\ports_loop[0].out_port_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => out_port(0),
      Q => \^out_port_reg\(0),
      R => '0'
    );
\ports_loop[0].port_id_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => \^outregistered.instruction_reg[2]\(0),
      Q => port_id_reg(0),
      R => '0'
    );
\ports_loop[1].in_port_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => \ports_loop[1].in_port_flop_i_1_n_0\,
      Q => in_port(1),
      R => '0'
    );
\ports_loop[1].in_port_flop_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \ports_loop[1].in_port_flop_i_2_n_0\,
      I1 => port_id(3),
      I2 => \ports_loop[1].in_port_flop_i_3_n_0\,
      I3 => port_id(4),
      I4 => \ports_loop[1].in_port_flop_i_4_n_0\,
      I5 => port_id(5),
      O => \ports_loop[1].in_port_flop_i_1_n_0\
    );
\ports_loop[1].in_port_flop_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Q(1),
      I1 => \^outregistered.instruction_reg[2]\(1),
      I2 => \^outregistered.instruction_reg[2]\(0),
      O => \ports_loop[1].in_port_flop_i_11_n_0\
    );
\ports_loop[1].in_port_flop_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => eos_flag,
      I1 => \^outregistered.instruction_reg[2]\(0),
      O => \ports_loop[1].in_port_flop_i_14_n_0\
    );
\ports_loop[1].in_port_flop_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80000000"
    )
        port map (
      I0 => \ports_loop[7].in_port_flop_i_4_0\(1),
      I1 => \^outregistered.instruction_reg[2]\(0),
      I2 => \^outregistered.instruction_reg[2]\(2),
      I3 => \^outregistered.instruction_reg[2]\(1),
      I4 => port_id(4),
      I5 => \ports_loop[1].in_port_flop_i_5_n_0\,
      O => \ports_loop[1].in_port_flop_i_2_n_0\
    );
\ports_loop[1].in_port_flop_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ports_loop[1].in_port_flop_i_6_n_0\,
      I1 => \ports_loop[1].in_port_flop_i_7_n_0\,
      O => \ports_loop[1].in_port_flop_i_3_n_0\,
      S => \^outregistered.instruction_reg[2]\(1)
    );
\ports_loop[1].in_port_flop_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ports_loop[1].in_port_flop_i_8_n_0\,
      I1 => \ports_loop[1].in_port_flop_i_9_n_0\,
      O => \ports_loop[1].in_port_flop_i_4_n_0\,
      S => \^outregistered.instruction_reg[2]\(1)
    );
\ports_loop[1].in_port_flop_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFFFFFCFA0FFF0"
    )
        port map (
      I0 => monitor_rxdata(1),
      I1 => fetch_rxdata(1),
      I2 => \^outregistered.instruction_reg[2]\(1),
      I3 => \^outregistered.instruction_reg[2]\(0),
      I4 => \^outregistered.instruction_reg[2]\(2),
      I5 => \ports_loop[7].in_port_flop_i_2_0\(1),
      O => \ports_loop[1].in_port_flop_i_5_n_0\
    );
\ports_loop[1].in_port_flop_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBB8B8B8"
    )
        port map (
      I0 => \ports_loop[1].in_port_flop_i_3_0\,
      I1 => \^outregistered.instruction_reg[2]\(2),
      I2 => \ports_loop[1].in_port_flop_i_11_n_0\,
      I3 => mem_read_byte(1),
      I4 => \^outregistered.instruction_reg[0]\,
      I5 => \ports_loop[1].in_port_flop_i_3_1\,
      O => \ports_loop[1].in_port_flop_i_6_n_0\
    );
\ports_loop[1].in_port_flop_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBB8B8B8"
    )
        port map (
      I0 => \ports_loop[1].in_port_flop_i_14_n_0\,
      I1 => \^outregistered.instruction_reg[2]\(2),
      I2 => \ports_loop[1].in_port_flop_i_11_n_0\,
      I3 => mem_read_byte(1),
      I4 => \^outregistered.instruction_reg[0]\,
      I5 => \ports_loop[1].in_port_flop_i_3_1\,
      O => \ports_loop[1].in_port_flop_i_7_n_0\
    );
\ports_loop[1].in_port_flop_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => fetch_tbladdr(9),
      I1 => fetch_tbladdr(1),
      I2 => \^outregistered.instruction_reg[2]\(2),
      I3 => \ports_loop[7].in_port_flop_i_4_0\(17),
      I4 => \^outregistered.instruction_reg[2]\(0),
      I5 => \ports_loop[7].in_port_flop_i_4_0\(9),
      O => \ports_loop[1].in_port_flop_i_8_n_0\
    );
\ports_loop[1].in_port_flop_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => fetch_tbladdr(25),
      I1 => fetch_tbladdr(17),
      I2 => \^outregistered.instruction_reg[2]\(2),
      I3 => \ports_loop[7].in_port_flop_i_4_0\(33),
      I4 => \^outregistered.instruction_reg[2]\(0),
      I5 => \ports_loop[7].in_port_flop_i_4_0\(25),
      O => \ports_loop[1].in_port_flop_i_9_n_0\
    );
\ports_loop[1].out_port_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => out_port(1),
      Q => \^out_port_reg\(1),
      R => '0'
    );
\ports_loop[1].port_id_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => \^outregistered.instruction_reg[2]\(1),
      Q => port_id_reg(1),
      R => '0'
    );
\ports_loop[2].in_port_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => in_port_reg(2),
      Q => in_port(2),
      R => '0'
    );
\ports_loop[2].in_port_flop_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEAEAEAEFEAE"
    )
        port map (
      I0 => port_id(5),
      I1 => \ports_loop[2].in_port_flop_i_2_n_0\,
      I2 => port_id(3),
      I3 => \ports_loop[2].in_port_flop_i_3_n_0\,
      I4 => port_id(4),
      I5 => \ports_loop[2].in_port_flop_i_4_n_0\,
      O => in_port_reg(2)
    );
\ports_loop[2].in_port_flop_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Q(2),
      I1 => \^outregistered.instruction_reg[2]\(1),
      I2 => \^outregistered.instruction_reg[2]\(0),
      O => \ports_loop[2].in_port_flop_i_11_n_0\
    );
\ports_loop[2].in_port_flop_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cgo_flag_reg,
      I1 => \^outregistered.instruction_reg[2]\(0),
      O => \ports_loop[2].in_port_flop_i_14_n_0\
    );
\ports_loop[2].in_port_flop_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80000000"
    )
        port map (
      I0 => \ports_loop[7].in_port_flop_i_4_0\(2),
      I1 => \^outregistered.instruction_reg[2]\(0),
      I2 => \^outregistered.instruction_reg[2]\(2),
      I3 => \^outregistered.instruction_reg[2]\(1),
      I4 => port_id(4),
      I5 => \ports_loop[2].in_port_flop_i_5_n_0\,
      O => \ports_loop[2].in_port_flop_i_2_n_0\
    );
\ports_loop[2].in_port_flop_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ports_loop[2].in_port_flop_i_6_n_0\,
      I1 => \ports_loop[2].in_port_flop_i_7_n_0\,
      O => \ports_loop[2].in_port_flop_i_3_n_0\,
      S => \^outregistered.instruction_reg[2]\(1)
    );
\ports_loop[2].in_port_flop_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ports_loop[2].in_port_flop_i_8_n_0\,
      I1 => \ports_loop[2].in_port_flop_i_9_n_0\,
      O => \ports_loop[2].in_port_flop_i_4_n_0\,
      S => \^outregistered.instruction_reg[2]\(1)
    );
\ports_loop[2].in_port_flop_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0AFA0F0F0FFF0"
    )
        port map (
      I0 => monitor_rxdata(2),
      I1 => fetch_rxdata(2),
      I2 => \^outregistered.instruction_reg[2]\(1),
      I3 => \ports_loop[7].in_port_flop_i_2_0\(2),
      I4 => \^outregistered.instruction_reg[2]\(0),
      I5 => \^outregistered.instruction_reg[2]\(2),
      O => \ports_loop[2].in_port_flop_i_5_n_0\
    );
\ports_loop[2].in_port_flop_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBB8B8B8"
    )
        port map (
      I0 => \ports_loop[2].in_port_flop_i_3_0\,
      I1 => \^outregistered.instruction_reg[2]\(2),
      I2 => \ports_loop[2].in_port_flop_i_11_n_0\,
      I3 => mem_read_byte(2),
      I4 => \^outregistered.instruction_reg[0]\,
      I5 => \ports_loop[2].in_port_flop_i_3_1\,
      O => \ports_loop[2].in_port_flop_i_6_n_0\
    );
\ports_loop[2].in_port_flop_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBB8B8B8"
    )
        port map (
      I0 => \ports_loop[2].in_port_flop_i_14_n_0\,
      I1 => \^outregistered.instruction_reg[2]\(2),
      I2 => \ports_loop[2].in_port_flop_i_11_n_0\,
      I3 => mem_read_byte(2),
      I4 => \^outregistered.instruction_reg[0]\,
      I5 => \ports_loop[2].in_port_flop_i_3_1\,
      O => \ports_loop[2].in_port_flop_i_7_n_0\
    );
\ports_loop[2].in_port_flop_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => fetch_tbladdr(10),
      I1 => fetch_tbladdr(2),
      I2 => \^outregistered.instruction_reg[2]\(2),
      I3 => \ports_loop[7].in_port_flop_i_4_0\(18),
      I4 => \^outregistered.instruction_reg[2]\(0),
      I5 => \ports_loop[7].in_port_flop_i_4_0\(10),
      O => \ports_loop[2].in_port_flop_i_8_n_0\
    );
\ports_loop[2].in_port_flop_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => fetch_tbladdr(26),
      I1 => fetch_tbladdr(18),
      I2 => \^outregistered.instruction_reg[2]\(2),
      I3 => \ports_loop[7].in_port_flop_i_4_0\(34),
      I4 => \^outregistered.instruction_reg[2]\(0),
      I5 => \ports_loop[7].in_port_flop_i_4_0\(26),
      O => \ports_loop[2].in_port_flop_i_9_n_0\
    );
\ports_loop[2].out_port_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => out_port(2),
      Q => \^out_port_reg\(2),
      R => '0'
    );
\ports_loop[2].port_id_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => \^outregistered.instruction_reg[2]\(2),
      Q => port_id_reg(2),
      R => '0'
    );
\ports_loop[3].in_port_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => \ports_loop[3].in_port_flop_i_1_n_0\,
      Q => in_port(3),
      R => '0'
    );
\ports_loop[3].in_port_flop_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \ports_loop[3].in_port_flop_i_2_n_0\,
      I1 => port_id(3),
      I2 => \ports_loop[3].in_port_flop_i_3_n_0\,
      I3 => port_id(4),
      I4 => \ports_loop[3].in_port_flop_i_4_n_0\,
      I5 => port_id(5),
      O => \ports_loop[3].in_port_flop_i_1_n_0\
    );
\ports_loop[3].in_port_flop_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Q(3),
      I1 => \^outregistered.instruction_reg[2]\(1),
      I2 => \^outregistered.instruction_reg[2]\(0),
      O => \^sta_ptr_reg[3]\
    );
\ports_loop[3].in_port_flop_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80000000"
    )
        port map (
      I0 => \ports_loop[7].in_port_flop_i_4_0\(3),
      I1 => \^outregistered.instruction_reg[2]\(0),
      I2 => \^outregistered.instruction_reg[2]\(2),
      I3 => \^outregistered.instruction_reg[2]\(1),
      I4 => port_id(4),
      I5 => \ports_loop[3].in_port_flop_i_5_n_0\,
      O => \ports_loop[3].in_port_flop_i_2_n_0\
    );
\ports_loop[3].in_port_flop_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ports_loop[3].in_port_flop_i_6_n_0\,
      I1 => \ports_loop[3].in_port_flop_0\,
      O => \ports_loop[3].in_port_flop_i_3_n_0\,
      S => \^outregistered.instruction_reg[2]\(1)
    );
\ports_loop[3].in_port_flop_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ports_loop[3].in_port_flop_i_8_n_0\,
      I1 => \ports_loop[3].in_port_flop_i_9_n_0\,
      O => \ports_loop[3].in_port_flop_i_4_n_0\,
      S => \^outregistered.instruction_reg[2]\(1)
    );
\ports_loop[3].in_port_flop_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0AFA0F0F0FFF0"
    )
        port map (
      I0 => monitor_rxdata(3),
      I1 => fetch_rxdata(3),
      I2 => \^outregistered.instruction_reg[2]\(1),
      I3 => \ports_loop[7].in_port_flop_i_2_0\(3),
      I4 => \^outregistered.instruction_reg[2]\(0),
      I5 => \^outregistered.instruction_reg[2]\(2),
      O => \ports_loop[3].in_port_flop_i_5_n_0\
    );
\ports_loop[3].in_port_flop_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBB8B8B8"
    )
        port map (
      I0 => \ports_loop[3].in_port_flop_i_3_0\,
      I1 => \^outregistered.instruction_reg[2]\(2),
      I2 => \^sta_ptr_reg[3]\,
      I3 => mem_read_byte(3),
      I4 => \^outregistered.instruction_reg[0]\,
      I5 => \ports_loop[3].in_port_flop_i_3_1\,
      O => \ports_loop[3].in_port_flop_i_6_n_0\
    );
\ports_loop[3].in_port_flop_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => fetch_tbladdr(11),
      I1 => fetch_tbladdr(3),
      I2 => \^outregistered.instruction_reg[2]\(2),
      I3 => \ports_loop[7].in_port_flop_i_4_0\(19),
      I4 => \^outregistered.instruction_reg[2]\(0),
      I5 => \ports_loop[7].in_port_flop_i_4_0\(11),
      O => \ports_loop[3].in_port_flop_i_8_n_0\
    );
\ports_loop[3].in_port_flop_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => fetch_tbladdr(27),
      I1 => fetch_tbladdr(19),
      I2 => \^outregistered.instruction_reg[2]\(2),
      I3 => \ports_loop[7].in_port_flop_i_4_0\(35),
      I4 => \^outregistered.instruction_reg[2]\(0),
      I5 => \ports_loop[7].in_port_flop_i_4_0\(27),
      O => \ports_loop[3].in_port_flop_i_9_n_0\
    );
\ports_loop[3].out_port_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => out_port(3),
      Q => \^out_port_reg\(3),
      R => '0'
    );
\ports_loop[3].port_id_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => port_id(3),
      Q => port_id_reg(3),
      R => '0'
    );
\ports_loop[4].in_port_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => \ports_loop[4].in_port_flop_i_1_n_0\,
      Q => in_port(4),
      R => '0'
    );
\ports_loop[4].in_port_flop_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \ports_loop[4].in_port_flop_i_2_n_0\,
      I1 => port_id(3),
      I2 => \ports_loop[4].in_port_flop_i_3_n_0\,
      I3 => port_id(4),
      I4 => \ports_loop[4].in_port_flop_i_4_n_0\,
      I5 => port_id(5),
      O => \ports_loop[4].in_port_flop_i_1_n_0\
    );
\ports_loop[4].in_port_flop_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => monitor_txfull,
      I1 => \^outregistered.instruction_reg[2]\(0),
      I2 => \ports_loop[7].in_port_flop_i_6_0\(0),
      O => \ports_loop[4].in_port_flop_i_10_n_0\
    );
\ports_loop[4].in_port_flop_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Q(4),
      I1 => \^outregistered.instruction_reg[2]\(1),
      I2 => \^outregistered.instruction_reg[2]\(0),
      O => \ports_loop[4].in_port_flop_i_11_n_0\
    );
\ports_loop[4].in_port_flop_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rom_cr_ne_err,
      I1 => \^outregistered.instruction_reg[2]\(0),
      O => \ports_loop[4].in_port_flop_i_14_n_0\
    );
\ports_loop[4].in_port_flop_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80000000"
    )
        port map (
      I0 => \ports_loop[7].in_port_flop_i_4_0\(4),
      I1 => \^outregistered.instruction_reg[2]\(0),
      I2 => \^outregistered.instruction_reg[2]\(2),
      I3 => \^outregistered.instruction_reg[2]\(1),
      I4 => port_id(4),
      I5 => \ports_loop[4].in_port_flop_i_5_n_0\,
      O => \ports_loop[4].in_port_flop_i_2_n_0\
    );
\ports_loop[4].in_port_flop_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ports_loop[4].in_port_flop_i_6_n_0\,
      I1 => \ports_loop[4].in_port_flop_i_7_n_0\,
      O => \ports_loop[4].in_port_flop_i_3_n_0\,
      S => \^outregistered.instruction_reg[2]\(1)
    );
\ports_loop[4].in_port_flop_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ports_loop[4].in_port_flop_i_8_n_0\,
      I1 => \ports_loop[4].in_port_flop_i_9_n_0\,
      O => \ports_loop[4].in_port_flop_i_4_n_0\,
      S => \^outregistered.instruction_reg[2]\(1)
    );
\ports_loop[4].in_port_flop_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0AFA000000F00"
    )
        port map (
      I0 => monitor_rxdata(4),
      I1 => fetch_rxdata(4),
      I2 => \^outregistered.instruction_reg[2]\(1),
      I3 => \ports_loop[7].in_port_flop_i_2_0\(4),
      I4 => \^outregistered.instruction_reg[2]\(0),
      I5 => \^outregistered.instruction_reg[2]\(2),
      O => \ports_loop[4].in_port_flop_i_5_n_0\
    );
\ports_loop[4].in_port_flop_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBB8B8B8"
    )
        port map (
      I0 => \ports_loop[4].in_port_flop_i_10_n_0\,
      I1 => \^outregistered.instruction_reg[2]\(2),
      I2 => \ports_loop[4].in_port_flop_i_11_n_0\,
      I3 => mem_read_byte(4),
      I4 => \^outregistered.instruction_reg[0]\,
      I5 => \ports_loop[4].in_port_flop_i_3_0\,
      O => \ports_loop[4].in_port_flop_i_6_n_0\
    );
\ports_loop[4].in_port_flop_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBB8B8B8"
    )
        port map (
      I0 => \ports_loop[4].in_port_flop_i_14_n_0\,
      I1 => \^outregistered.instruction_reg[2]\(2),
      I2 => \ports_loop[4].in_port_flop_i_11_n_0\,
      I3 => mem_read_byte(4),
      I4 => \^outregistered.instruction_reg[0]\,
      I5 => \ports_loop[4].in_port_flop_i_3_0\,
      O => \ports_loop[4].in_port_flop_i_7_n_0\
    );
\ports_loop[4].in_port_flop_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => fetch_tbladdr(12),
      I1 => fetch_tbladdr(4),
      I2 => \^outregistered.instruction_reg[2]\(2),
      I3 => \ports_loop[7].in_port_flop_i_4_0\(20),
      I4 => \^outregistered.instruction_reg[2]\(0),
      I5 => \ports_loop[7].in_port_flop_i_4_0\(12),
      O => \ports_loop[4].in_port_flop_i_8_n_0\
    );
\ports_loop[4].in_port_flop_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => fetch_tbladdr(28),
      I1 => fetch_tbladdr(20),
      I2 => \^outregistered.instruction_reg[2]\(2),
      I3 => \ports_loop[7].in_port_flop_i_4_0\(36),
      I4 => \^outregistered.instruction_reg[2]\(0),
      I5 => \ports_loop[7].in_port_flop_i_4_0\(28),
      O => \ports_loop[4].in_port_flop_i_9_n_0\
    );
\ports_loop[4].out_port_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => out_port(4),
      Q => \^out_port_reg\(4),
      R => '0'
    );
\ports_loop[5].in_port_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => \ports_loop[5].in_port_flop_i_1_n_0\,
      Q => in_port(5),
      R => '0'
    );
\ports_loop[5].in_port_flop_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \ports_loop[5].in_port_flop_i_2_n_0\,
      I1 => port_id(3),
      I2 => \ports_loop[5].in_port_flop_i_3_n_0\,
      I3 => port_id(4),
      I4 => \ports_loop[5].in_port_flop_i_4_n_0\,
      I5 => port_id(5),
      O => \ports_loop[5].in_port_flop_i_1_n_0\
    );
\ports_loop[5].in_port_flop_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => monitor_rxempty,
      I1 => \^outregistered.instruction_reg[2]\(0),
      I2 => \ports_loop[7].in_port_flop_i_6_0\(1),
      O => \ports_loop[5].in_port_flop_i_10_n_0\
    );
\ports_loop[5].in_port_flop_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Q(5),
      I1 => \^outregistered.instruction_reg[2]\(1),
      I2 => \^outregistered.instruction_reg[2]\(0),
      O => \ports_loop[5].in_port_flop_i_11_n_0\
    );
\ports_loop[5].in_port_flop_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_7_in(0),
      I1 => \^outregistered.instruction_reg[2]\(0),
      I2 => aux_cr_ne_err,
      O => \ports_loop[5].in_port_flop_i_14_n_0\
    );
\ports_loop[5].in_port_flop_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80000000"
    )
        port map (
      I0 => \ports_loop[7].in_port_flop_i_4_0\(5),
      I1 => \^outregistered.instruction_reg[2]\(0),
      I2 => \^outregistered.instruction_reg[2]\(2),
      I3 => \^outregistered.instruction_reg[2]\(1),
      I4 => port_id(4),
      I5 => \ports_loop[5].in_port_flop_i_5_n_0\,
      O => \ports_loop[5].in_port_flop_i_2_n_0\
    );
\ports_loop[5].in_port_flop_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ports_loop[5].in_port_flop_i_6_n_0\,
      I1 => \ports_loop[5].in_port_flop_i_7_n_0\,
      O => \ports_loop[5].in_port_flop_i_3_n_0\,
      S => \^outregistered.instruction_reg[2]\(1)
    );
\ports_loop[5].in_port_flop_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ports_loop[5].in_port_flop_i_8_n_0\,
      I1 => \ports_loop[5].in_port_flop_i_9_n_0\,
      O => \ports_loop[5].in_port_flop_i_4_n_0\,
      S => \^outregistered.instruction_reg[2]\(1)
    );
\ports_loop[5].in_port_flop_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0AFA000000F00"
    )
        port map (
      I0 => monitor_rxdata(5),
      I1 => fetch_rxdata(5),
      I2 => \^outregistered.instruction_reg[2]\(1),
      I3 => \ports_loop[7].in_port_flop_i_2_0\(5),
      I4 => \^outregistered.instruction_reg[2]\(0),
      I5 => \^outregistered.instruction_reg[2]\(2),
      O => \ports_loop[5].in_port_flop_i_5_n_0\
    );
\ports_loop[5].in_port_flop_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBB8B8B8"
    )
        port map (
      I0 => \ports_loop[5].in_port_flop_i_10_n_0\,
      I1 => \^outregistered.instruction_reg[2]\(2),
      I2 => \ports_loop[5].in_port_flop_i_11_n_0\,
      I3 => mem_read_byte(5),
      I4 => \^outregistered.instruction_reg[0]\,
      I5 => \ports_loop[5].in_port_flop_i_3_0\,
      O => \ports_loop[5].in_port_flop_i_6_n_0\
    );
\ports_loop[5].in_port_flop_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBB8B8B8"
    )
        port map (
      I0 => \ports_loop[5].in_port_flop_i_14_n_0\,
      I1 => \^outregistered.instruction_reg[2]\(2),
      I2 => \ports_loop[5].in_port_flop_i_11_n_0\,
      I3 => mem_read_byte(5),
      I4 => \^outregistered.instruction_reg[0]\,
      I5 => \ports_loop[5].in_port_flop_i_3_0\,
      O => \ports_loop[5].in_port_flop_i_7_n_0\
    );
\ports_loop[5].in_port_flop_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => fetch_tbladdr(13),
      I1 => fetch_tbladdr(5),
      I2 => \^outregistered.instruction_reg[2]\(2),
      I3 => \ports_loop[7].in_port_flop_i_4_0\(21),
      I4 => \^outregistered.instruction_reg[2]\(0),
      I5 => \ports_loop[7].in_port_flop_i_4_0\(13),
      O => \ports_loop[5].in_port_flop_i_8_n_0\
    );
\ports_loop[5].in_port_flop_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => fetch_tbladdr(29),
      I1 => fetch_tbladdr(21),
      I2 => \^outregistered.instruction_reg[2]\(2),
      I3 => \ports_loop[7].in_port_flop_i_4_0\(37),
      I4 => \^outregistered.instruction_reg[2]\(0),
      I5 => \ports_loop[7].in_port_flop_i_4_0\(29),
      O => \ports_loop[5].in_port_flop_i_9_n_0\
    );
\ports_loop[5].out_port_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => out_port(5),
      Q => \^out_port_reg\(5),
      R => '0'
    );
\ports_loop[6].in_port_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => \ports_loop[6].in_port_flop_i_1_n_0\,
      Q => in_port(6),
      R => '0'
    );
\ports_loop[6].in_port_flop_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \ports_loop[6].in_port_flop_i_2_n_0\,
      I1 => port_id(3),
      I2 => \ports_loop[6].in_port_flop_i_3_n_0\,
      I3 => port_id(4),
      I4 => \ports_loop[6].in_port_flop_i_4_n_0\,
      I5 => port_id(5),
      O => \ports_loop[6].in_port_flop_i_1_n_0\
    );
\ports_loop[6].in_port_flop_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => sync_out,
      I1 => \^outregistered.instruction_reg[2]\(2),
      I2 => \^outregistered.instruction_reg[2]\(1),
      I3 => \^outregistered.instruction_reg[2]\(0),
      I4 => \ports_loop[7].in_port_flop_i_2_0\(6),
      O => \ports_loop[6].in_port_flop_i_10_n_0\
    );
\ports_loop[6].in_port_flop_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fetch_txfull,
      I1 => \^outregistered.instruction_reg[2]\(0),
      I2 => \ports_loop[7].in_port_flop_i_6_0\(2),
      O => \ports_loop[6].in_port_flop_i_11_n_0\
    );
\ports_loop[6].in_port_flop_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Q(6),
      I1 => \^outregistered.instruction_reg[2]\(1),
      I2 => \^outregistered.instruction_reg[2]\(0),
      O => \ports_loop[6].in_port_flop_i_12_n_0\
    );
\ports_loop[6].in_port_flop_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_7_in(1),
      I1 => \^outregistered.instruction_reg[2]\(0),
      I2 => aux_cr_es_err,
      O => \ports_loop[6].in_port_flop_i_15_n_0\
    );
\ports_loop[6].in_port_flop_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80000000"
    )
        port map (
      I0 => \ports_loop[7].in_port_flop_i_4_0\(6),
      I1 => \^outregistered.instruction_reg[2]\(0),
      I2 => \^outregistered.instruction_reg[2]\(2),
      I3 => \^outregistered.instruction_reg[2]\(1),
      I4 => port_id(4),
      I5 => \ports_loop[6].in_port_flop_i_5_n_0\,
      O => \ports_loop[6].in_port_flop_i_2_n_0\
    );
\ports_loop[6].in_port_flop_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ports_loop[6].in_port_flop_i_6_n_0\,
      I1 => \ports_loop[6].in_port_flop_i_7_n_0\,
      O => \ports_loop[6].in_port_flop_i_3_n_0\,
      S => \^outregistered.instruction_reg[2]\(1)
    );
\ports_loop[6].in_port_flop_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ports_loop[6].in_port_flop_i_8_n_0\,
      I1 => \ports_loop[6].in_port_flop_i_9_n_0\,
      O => \ports_loop[6].in_port_flop_i_4_n_0\,
      S => \^outregistered.instruction_reg[2]\(1)
    );
\ports_loop[6].in_port_flop_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => \^outregistered.instruction_reg[2]\(2),
      I1 => monitor_rxdata(6),
      I2 => \^outregistered.instruction_reg[2]\(0),
      I3 => fetch_rxdata(6),
      I4 => \^outregistered.instruction_reg[2]\(1),
      I5 => \ports_loop[6].in_port_flop_i_10_n_0\,
      O => \ports_loop[6].in_port_flop_i_5_n_0\
    );
\ports_loop[6].in_port_flop_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBB8B8B8"
    )
        port map (
      I0 => \ports_loop[6].in_port_flop_i_11_n_0\,
      I1 => \^outregistered.instruction_reg[2]\(2),
      I2 => \ports_loop[6].in_port_flop_i_12_n_0\,
      I3 => mem_read_byte(6),
      I4 => \^outregistered.instruction_reg[0]\,
      I5 => \ports_loop[6].in_port_flop_i_3_0\,
      O => \ports_loop[6].in_port_flop_i_6_n_0\
    );
\ports_loop[6].in_port_flop_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBB8B8B8"
    )
        port map (
      I0 => \ports_loop[6].in_port_flop_i_15_n_0\,
      I1 => \^outregistered.instruction_reg[2]\(2),
      I2 => \ports_loop[6].in_port_flop_i_12_n_0\,
      I3 => mem_read_byte(6),
      I4 => \^outregistered.instruction_reg[0]\,
      I5 => \ports_loop[6].in_port_flop_i_3_0\,
      O => \ports_loop[6].in_port_flop_i_7_n_0\
    );
\ports_loop[6].in_port_flop_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => fetch_tbladdr(14),
      I1 => fetch_tbladdr(6),
      I2 => \^outregistered.instruction_reg[2]\(2),
      I3 => \ports_loop[7].in_port_flop_i_4_0\(22),
      I4 => \^outregistered.instruction_reg[2]\(0),
      I5 => \ports_loop[7].in_port_flop_i_4_0\(14),
      O => \ports_loop[6].in_port_flop_i_8_n_0\
    );
\ports_loop[6].in_port_flop_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => fetch_tbladdr(30),
      I1 => fetch_tbladdr(22),
      I2 => \^outregistered.instruction_reg[2]\(2),
      I3 => \ports_loop[7].in_port_flop_i_4_0\(38),
      I4 => \^outregistered.instruction_reg[2]\(0),
      I5 => \ports_loop[7].in_port_flop_i_4_0\(30),
      O => \ports_loop[6].in_port_flop_i_9_n_0\
    );
\ports_loop[6].out_port_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => out_port(6),
      Q => \^out_port_reg\(6),
      R => '0'
    );
\ports_loop[7].in_port_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => \ports_loop[7].in_port_flop_i_1_n_0\,
      Q => in_port(7),
      R => '0'
    );
\ports_loop[7].in_port_flop_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \ports_loop[7].in_port_flop_i_2_n_0\,
      I1 => port_id(3),
      I2 => \ports_loop[7].in_port_flop_i_3_n_0\,
      I3 => port_id(4),
      I4 => \ports_loop[7].in_port_flop_i_4_n_0\,
      I5 => port_id(5),
      O => \ports_loop[7].in_port_flop_i_1_n_0\
    );
\ports_loop[7].in_port_flop_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fetch_rxempty,
      I1 => \^outregistered.instruction_reg[2]\(0),
      I2 => \ports_loop[7].in_port_flop_i_6_0\(3),
      O => \ports_loop[7].in_port_flop_i_10_n_0\
    );
\ports_loop[7].in_port_flop_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Q(7),
      I1 => \^outregistered.instruction_reg[2]\(1),
      I2 => \^outregistered.instruction_reg[2]\(0),
      O => \ports_loop[7].in_port_flop_i_11_n_0\
    );
\ports_loop[7].in_port_flop_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rdbk_crc,
      I1 => \^outregistered.instruction_reg[2]\(0),
      I2 => aux_uc_err,
      O => \ports_loop[7].in_port_flop_i_14_n_0\
    );
\ports_loop[7].in_port_flop_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80000000"
    )
        port map (
      I0 => \ports_loop[7].in_port_flop_i_4_0\(7),
      I1 => \^outregistered.instruction_reg[2]\(0),
      I2 => \^outregistered.instruction_reg[2]\(2),
      I3 => \^outregistered.instruction_reg[2]\(1),
      I4 => port_id(4),
      I5 => \ports_loop[7].in_port_flop_i_5_n_0\,
      O => \ports_loop[7].in_port_flop_i_2_n_0\
    );
\ports_loop[7].in_port_flop_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ports_loop[7].in_port_flop_i_6_n_0\,
      I1 => \ports_loop[7].in_port_flop_i_7_n_0\,
      O => \ports_loop[7].in_port_flop_i_3_n_0\,
      S => \^outregistered.instruction_reg[2]\(1)
    );
\ports_loop[7].in_port_flop_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ports_loop[7].in_port_flop_i_8_n_0\,
      I1 => \ports_loop[7].in_port_flop_i_9_n_0\,
      O => \ports_loop[7].in_port_flop_i_4_n_0\,
      S => \^outregistered.instruction_reg[2]\(1)
    );
\ports_loop[7].in_port_flop_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0AFA0F0F0FFF0"
    )
        port map (
      I0 => monitor_rxdata(7),
      I1 => fetch_rxdata(7),
      I2 => \^outregistered.instruction_reg[2]\(1),
      I3 => \ports_loop[7].in_port_flop_i_2_0\(7),
      I4 => \^outregistered.instruction_reg[2]\(0),
      I5 => \^outregistered.instruction_reg[2]\(2),
      O => \ports_loop[7].in_port_flop_i_5_n_0\
    );
\ports_loop[7].in_port_flop_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBB8B8B8"
    )
        port map (
      I0 => \ports_loop[7].in_port_flop_i_10_n_0\,
      I1 => \^outregistered.instruction_reg[2]\(2),
      I2 => \ports_loop[7].in_port_flop_i_11_n_0\,
      I3 => mem_read_byte(7),
      I4 => \^outregistered.instruction_reg[0]\,
      I5 => \ports_loop[7].in_port_flop_i_3_0\,
      O => \ports_loop[7].in_port_flop_i_6_n_0\
    );
\ports_loop[7].in_port_flop_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBB8B8B8"
    )
        port map (
      I0 => \ports_loop[7].in_port_flop_i_14_n_0\,
      I1 => \^outregistered.instruction_reg[2]\(2),
      I2 => \ports_loop[7].in_port_flop_i_11_n_0\,
      I3 => mem_read_byte(7),
      I4 => \^outregistered.instruction_reg[0]\,
      I5 => \ports_loop[7].in_port_flop_i_3_0\,
      O => \ports_loop[7].in_port_flop_i_7_n_0\
    );
\ports_loop[7].in_port_flop_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => fetch_tbladdr(15),
      I1 => fetch_tbladdr(7),
      I2 => \^outregistered.instruction_reg[2]\(2),
      I3 => \ports_loop[7].in_port_flop_i_4_0\(23),
      I4 => \^outregistered.instruction_reg[2]\(0),
      I5 => \ports_loop[7].in_port_flop_i_4_0\(15),
      O => \ports_loop[7].in_port_flop_i_8_n_0\
    );
\ports_loop[7].in_port_flop_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => fetch_tbladdr(31),
      I1 => fetch_tbladdr(23),
      I2 => \^outregistered.instruction_reg[2]\(2),
      I3 => \ports_loop[7].in_port_flop_i_4_0\(39),
      I4 => \^outregistered.instruction_reg[2]\(0),
      I5 => \ports_loop[7].in_port_flop_i_4_0\(31),
      O => \ports_loop[7].in_port_flop_i_9_n_0\
    );
\ports_loop[7].out_port_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => out_port(7),
      Q => \^out_port_reg\(7),
      R => '0'
    );
push_pop_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FFFF100000002000"
    )
        port map (
      I0 => flag_enable_flop_0(12),
      I1 => flag_enable_flop_0(13),
      I2 => move_type,
      I3 => pc_move_is_valid,
      I4 => '0',
      I5 => '1',
      O5 => pop_stack,
      O6 => push_stack
    );
rdbk_crc_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => fecc_crcerror,
      I1 => \^out_port_reg\(7),
      I2 => p_10_in,
      I3 => rdbk_crc,
      O => \ports_loop[7].out_port_flop_0\
    );
rdbk_nsb_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10DCDCDC"
    )
        port map (
      I0 => p_7_in(1),
      I1 => p_7_in(0),
      I2 => fecc_eccerrornotsingle,
      I3 => \^out_port_reg\(5),
      I4 => p_10_in,
      O => rdbk_sbe_reg
    );
rdbk_nsb_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000000000000000"
    )
        port map (
      I0 => cs,
      I1 => ws,
      I2 => port_id_reg(1),
      I3 => port_id_reg(2),
      I4 => port_id_reg(3),
      I5 => port_id_reg(0),
      O => p_10_in
    );
rdbk_sbe_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10BABABA"
    )
        port map (
      I0 => p_7_in(1),
      I1 => p_7_in(0),
      I2 => fecc_eccerrorsingle,
      I3 => \^out_port_reg\(6),
      I4 => p_10_in,
      O => rdbk_sbe_reg_0
    );
read_strobe_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => read_strobe_value,
      Q => rs,
      R => '0'
    );
read_strobe_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"4000000001000000"
    )
        port map (
      I0 => flag_enable_flop_0(13),
      I1 => flag_enable_flop_0(14),
      I2 => flag_enable_flop_0(17),
      I3 => strobe_type,
      I4 => t_state(1),
      I5 => '1',
      O5 => read_strobe_value,
      O6 => write_strobe_value
    );
regbank_type_lut: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080020000000000"
    )
        port map (
      I0 => flag_enable_flop_0(12),
      I1 => flag_enable_flop_0(13),
      I2 => flag_enable_flop_0(14),
      I3 => flag_enable_flop_0(15),
      I4 => flag_enable_flop_0(16),
      I5 => flag_enable_flop_0(17),
      O => regbank_type
    );
register_enable_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => register_enable_value,
      Q => register_enable,
      R => '0'
    );
register_enable_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"C0CC0000A0AA0000"
    )
        port map (
      I0 => flag_enable_type,
      I1 => register_enable_type,
      I2 => flag_enable_flop_0(12),
      I3 => flag_enable_flop_0(17),
      I4 => t_state(1),
      I5 => '1',
      O5 => flag_enable_value,
      O6 => register_enable_value
    );
register_enable_type_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"00013F3F0010F7CE"
    )
        port map (
      I0 => flag_enable_flop_0(13),
      I1 => flag_enable_flop_0(14),
      I2 => flag_enable_flop_0(15),
      I3 => flag_enable_flop_0(16),
      I4 => flag_enable_flop_0(17),
      I5 => '1',
      O5 => flag_enable_type,
      O6 => register_enable_type
    );
rom_cr_ne_err_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => rom_error,
      I1 => \^out_port_reg\(4),
      I2 => p_25_in,
      O => firmware0
    );
run_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => run_value,
      Q => run,
      R => '0'
    );
shadow_bank_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => stack_bank,
      Q => shadow_bank,
      R => '0'
    );
shadow_carry_flag_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => stack_carry_flag,
      Q => shadow_carry_flag,
      R => '0'
    );
shadow_zero_flag_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => shadow_zero_value,
      Q => shadow_zero_flag,
      R => '0'
    );
shift_carry_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => shift_carry_value,
      Q => shift_carry,
      R => '0'
    );
shift_carry_lut: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAACCF0F0F0F0"
    )
        port map (
      I0 => register_vector(8),
      I1 => upper_reg_banks_n_6,
      I2 => shadow_carry_flag,
      I3 => flag_enable_flop_0(3),
      I4 => flag_enable_flop_0(7),
      I5 => flag_enable_flop_0(16),
      O => shift_carry_value
    );
spm_enable_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => spm_enable_value,
      Q => spm_enable,
      R => '0'
    );
spm_enable_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"8000000020000000"
    )
        port map (
      I0 => flag_enable_flop_0(13),
      I1 => flag_enable_flop_0(14),
      I2 => flag_enable_flop_0(17),
      I3 => strobe_type,
      I4 => t_state(1),
      I5 => '1',
      O5 => const_strobe_value,
      O6 => spm_enable_value
    );
\sta_ptr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \^out_port_reg\(0),
      I1 => \^sta_ptr12_out\,
      I2 => Q(0),
      I3 => \^inc1__5\,
      O => D(0)
    );
\sta_ptr[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \^out_port_reg\(2),
      I1 => \^sta_ptr1__0\,
      I2 => \sta_ptr_reg[10]\,
      I3 => Q(10),
      O => D(8)
    );
\sta_ptr[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAB2AAAAAAAAAA"
    )
        port map (
      I0 => \sta_ptr_reg[10]_0\,
      I1 => port_id_reg(0),
      I2 => port_id_reg(1),
      I3 => port_id_reg(3),
      I4 => port_id_reg(2),
      I5 => \status_reg1__0\,
      O => E(1)
    );
\sta_ptr[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ws,
      I1 => cs,
      O => \status_reg1__0\
    );
\sta_ptr[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000E0000000000"
    )
        port map (
      I0 => cs,
      I1 => ws,
      I2 => port_id_reg(0),
      I3 => port_id_reg(1),
      I4 => port_id_reg(2),
      I5 => port_id_reg(3),
      O => \^sta_ptr1__0\
    );
\sta_ptr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBBB888"
    )
        port map (
      I0 => \^out_port_reg\(1),
      I1 => \^sta_ptr12_out\,
      I2 => Q(0),
      I3 => \^inc1__5\,
      I4 => Q(1),
      O => D(1)
    );
\sta_ptr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BBB8888B888BBBB"
    )
        port map (
      I0 => \^out_port_reg\(2),
      I1 => \^sta_ptr12_out\,
      I2 => Q(0),
      I3 => Q(1),
      I4 => \^inc1__5\,
      I5 => Q(2),
      O => D(2)
    );
\sta_ptr[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00040000"
    )
        port map (
      I0 => port_id_reg(1),
      I1 => port_id_reg(3),
      I2 => port_id_reg(2),
      I3 => port_id_reg(0),
      I4 => \status_reg1__0\,
      I5 => rd_b_dat,
      O => \^inc1__5\
    );
\sta_ptr[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => rs,
      I1 => port_id(4),
      I2 => \^outregistered.instruction_reg[2]\(0),
      I3 => \^outregistered.instruction_reg[2]\(1),
      I4 => \^outregistered.instruction_reg[2]\(2),
      I5 => port_id(3),
      O => rd_b_dat
    );
\sta_ptr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \^out_port_reg\(3),
      I1 => \^sta_ptr12_out\,
      I2 => \sta_ptr_reg[3]_0\,
      I3 => Q(3),
      O => D(3)
    );
\sta_ptr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \^out_port_reg\(4),
      I1 => \^sta_ptr12_out\,
      I2 => \sta_ptr_reg[4]\,
      I3 => Q(4),
      O => D(4)
    );
\sta_ptr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \^out_port_reg\(5),
      I1 => \^sta_ptr12_out\,
      I2 => \sta_ptr_reg[5]\,
      I3 => Q(5),
      O => D(5)
    );
\sta_ptr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF00080000"
    )
        port map (
      I0 => \status_reg1__0\,
      I1 => port_id_reg(0),
      I2 => port_id_reg(1),
      I3 => port_id_reg(2),
      I4 => port_id_reg(3),
      I5 => \sta_ptr_reg[10]_0\,
      O => E(0)
    );
\sta_ptr[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000E0000000000"
    )
        port map (
      I0 => cs,
      I1 => ws,
      I2 => port_id_reg(2),
      I3 => port_id_reg(3),
      I4 => port_id_reg(1),
      I5 => port_id_reg(0),
      O => \^sta_ptr12_out\
    );
\sta_ptr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \^out_port_reg\(0),
      I1 => \^sta_ptr1__0\,
      I2 => \sta_ptr_reg[8]\,
      I3 => Q(8),
      O => D(6)
    );
\sta_ptr[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \^out_port_reg\(1),
      I1 => \^sta_ptr1__0\,
      I2 => \sta_ptr_reg[9]\,
      I3 => Q(9),
      O => D(7)
    );
stack_bit_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => stack_bit,
      Q => special_bit,
      R => '0'
    );
\stack_loop[0].lsb_stack.pointer_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => stack_pointer_value(0),
      Q => stack_pointer(0),
      R => internal_reset
    );
\stack_loop[0].lsb_stack.stack_muxcy_CARRY4_CARRY8\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_stack_loop[0].lsb_stack.stack_muxcy_CARRY4_CARRY8_CO_UNCONNECTED\(7 downto 4),
      CO(3 downto 0) => stack_pointer_carry(3 downto 0),
      DI(7 downto 4) => \NLW_stack_loop[0].lsb_stack.stack_muxcy_CARRY4_CARRY8_DI_UNCONNECTED\(7 downto 4),
      DI(3 downto 0) => feed_pointer_value(3 downto 0),
      O(7 downto 5) => \NLW_stack_loop[0].lsb_stack.stack_muxcy_CARRY4_CARRY8_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => stack_pointer_value(4 downto 0),
      S(7 downto 5) => \NLW_stack_loop[0].lsb_stack.stack_muxcy_CARRY4_CARRY8_S_UNCONNECTED\(7 downto 5),
      S(4 downto 0) => half_pointer_value(4 downto 0)
    );
\stack_loop[0].lsb_stack.stack_pointer_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"001529AAAAAAAAAA"
    )
        port map (
      I0 => stack_pointer(0),
      I1 => pop_stack,
      I2 => push_stack,
      I3 => t_state(1),
      I4 => t_state(2),
      I5 => '1',
      O5 => feed_pointer_value(0),
      O6 => half_pointer_value(0)
    );
\stack_loop[1].upper_stack.pointer_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => stack_pointer_value(1),
      Q => stack_pointer(1),
      R => internal_reset
    );
\stack_loop[1].upper_stack.stack_pointer_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"002A252AAAAAAAAA"
    )
        port map (
      I0 => stack_pointer(1),
      I1 => pop_stack,
      I2 => push_stack,
      I3 => t_state(1),
      I4 => t_state(2),
      I5 => '1',
      O5 => feed_pointer_value(1),
      O6 => half_pointer_value(1)
    );
\stack_loop[2].upper_stack.pointer_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => stack_pointer_value(2),
      Q => stack_pointer(2),
      R => internal_reset
    );
\stack_loop[2].upper_stack.stack_pointer_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"002A252AAAAAAAAA"
    )
        port map (
      I0 => stack_pointer(2),
      I1 => pop_stack,
      I2 => push_stack,
      I3 => t_state(1),
      I4 => t_state(2),
      I5 => '1',
      O5 => feed_pointer_value(2),
      O6 => half_pointer_value(2)
    );
\stack_loop[3].upper_stack.pointer_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => stack_pointer_value(3),
      Q => stack_pointer(3),
      R => internal_reset
    );
\stack_loop[3].upper_stack.stack_pointer_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"002A252AAAAAAAAA"
    )
        port map (
      I0 => stack_pointer(3),
      I1 => pop_stack,
      I2 => push_stack,
      I3 => t_state(1),
      I4 => t_state(2),
      I5 => '1',
      O5 => feed_pointer_value(3),
      O6 => half_pointer_value(3)
    );
\stack_loop[4].upper_stack.pointer_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => stack_pointer_value(4),
      Q => stack_pointer(4),
      R => internal_reset
    );
\stack_loop[4].upper_stack.stack_pointer_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"002A252AAAAAAAAA"
    )
        port map (
      I0 => stack_pointer(4),
      I1 => pop_stack,
      I2 => push_stack,
      I3 => t_state(1),
      I4 => t_state(2),
      I5 => '1',
      O5 => feed_pointer_value(4),
      O6 => half_pointer_value(4)
    );
stack_ram_high: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4 downto 0) => stack_pointer(4 downto 0),
      ADDRB(4 downto 0) => stack_pointer(4 downto 0),
      ADDRC(4 downto 0) => stack_pointer(4 downto 0),
      ADDRD(4 downto 0) => stack_pointer(4 downto 0),
      DIA(1 downto 0) => \^address\(5 downto 4),
      DIB(1 downto 0) => \^address\(7 downto 6),
      DIC(1 downto 0) => \^address\(9 downto 8),
      DID(1 downto 0) => \^address\(11 downto 10),
      DOA(1 downto 0) => stack_memory(5 downto 4),
      DOB(1 downto 0) => stack_memory(7 downto 6),
      DOC(1 downto 0) => stack_memory(9 downto 8),
      DOD(1 downto 0) => stack_memory(11 downto 10),
      WCLK => icap_clk,
      WE => t_state(1)
    );
stack_ram_low: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4 downto 0) => stack_pointer(4 downto 0),
      ADDRB(4 downto 0) => stack_pointer(4 downto 0),
      ADDRC(4 downto 0) => stack_pointer(4 downto 0),
      ADDRD(4 downto 0) => stack_pointer(4 downto 0),
      DIA(1) => zero_flag,
      DIA(0) => carry_flag,
      DIB(1) => run,
      DIB(0) => bank,
      DIC(1 downto 0) => \^address\(1 downto 0),
      DID(1 downto 0) => \^address\(3 downto 2),
      DOA(1) => stack_zero_flag,
      DOA(0) => stack_carry_flag,
      DOB(1) => stack_bit,
      DOB(0) => stack_bank,
      DOC(1 downto 0) => stack_memory(1 downto 0),
      DOD(1 downto 0) => stack_memory(3 downto 2),
      WCLK => icap_clk,
      WE => t_state(1)
    );
stack_zero_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => stack_zero_flag,
      Q => shadow_zero_value,
      R => '0'
    );
\status_reg2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E00000"
    )
        port map (
      I0 => cs,
      I1 => ws,
      I2 => port_id_reg(0),
      I3 => port_id_reg(3),
      I4 => port_id_reg(1),
      I5 => port_id_reg(2),
      O => const_strobe_flop_1(0)
    );
\status_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000E"
    )
        port map (
      I0 => cs,
      I1 => ws,
      I2 => port_id_reg(0),
      I3 => port_id_reg(1),
      I4 => port_id_reg(2),
      I5 => port_id_reg(3),
      O => const_strobe_flop_2(0)
    );
storage_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000E0000"
    )
        port map (
      I0 => cs,
      I1 => ws,
      I2 => port_id_reg(0),
      I3 => port_id_reg(2),
      I4 => port_id_reg(3),
      I5 => port_id_reg(1),
      O => \wr_b_dat__0\
    );
sx_addr4_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => sx_addr4_value,
      Q => sx_addr(4),
      R => '0'
    );
sx_addr4_value_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"CC33FF0080808080"
    )
        port map (
      I0 => '0',
      I1 => t_state(2),
      I2 => '0',
      I3 => bank,
      I4 => loadstar_type,
      I5 => '1',
      O5 => NLW_sx_addr4_value_lut_O5_UNCONNECTED,
      O6 => sx_addr4_value
    );
sync_sleep_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => sleep,
      Q => sync_sleep,
      R => '0'
    );
t_state1_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => t_state_value(1),
      Q => t_state(1),
      R => '0'
    );
t_state2_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => t_state_value(2),
      Q => t_state(2),
      R => '0'
    );
t_state_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"0083000B00C4004C"
    )
        port map (
      I0 => t_state(1),
      I1 => t_state(2),
      I2 => sync_sleep,
      I3 => internal_reset,
      I4 => special_bit,
      I5 => '1',
      O5 => t_state_value(1),
      O6 => t_state_value(2)
    );
\timer_rdsel[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000E000000000000"
    )
        port map (
      I0 => cs,
      I1 => ws,
      I2 => port_id_reg(1),
      I3 => port_id_reg(0),
      I4 => port_id_reg(3),
      I5 => port_id_reg(2),
      O => const_strobe_flop_0(0)
    );
timer_snap_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => port_id_reg(2),
      I1 => port_id_reg(3),
      I2 => port_id_reg(0),
      I3 => port_id_reg(1),
      I4 => \status_reg1__0\,
      I5 => \^out_port_reg\(7),
      O => timer_snap0
    );
upper_parity_lut: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => arith_logical_result(2),
      I1 => arith_logical_result(3),
      I2 => arith_logical_result(4),
      I3 => arith_logical_result(5),
      I4 => arith_logical_result(6),
      I5 => arith_logical_result(7),
      O => upper_parity
    );
upper_reg_banks: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4) => bank,
      ADDRA(3 downto 0) => flag_enable_flop_0(7 downto 4),
      ADDRB(4) => sx_addr(4),
      ADDRB(3 downto 0) => flag_enable_flop_0(11 downto 8),
      ADDRC(4) => bank,
      ADDRC(3 downto 0) => flag_enable_flop_0(7 downto 4),
      ADDRD(4) => sx_addr(4),
      ADDRD(3 downto 0) => flag_enable_flop_0(11 downto 8),
      DIA(1 downto 0) => alu_result(5 downto 4),
      DIB(1 downto 0) => alu_result(5 downto 4),
      DIC(1 downto 0) => alu_result(7 downto 6),
      DID(1 downto 0) => alu_result(7 downto 6),
      DOA(1 downto 0) => register_vector(5 downto 4),
      DOB(1) => upper_reg_banks_n_2,
      DOB(0) => upper_reg_banks_n_3,
      DOC(1 downto 0) => register_vector(7 downto 6),
      DOD(1) => upper_reg_banks_n_6,
      DOD(0) => upper_reg_banks_n_7,
      WCLK => icap_clk,
      WE => register_enable
    );
upper_zero_lut: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFF000000000000"
    )
        port map (
      I0 => flag_enable_flop_0(14),
      I1 => flag_enable_flop_0(15),
      I2 => flag_enable_flop_0(16),
      I3 => '1',
      I4 => '1',
      I5 => '1',
      O => upper_zero_sel
    );
use_zero_flag_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => use_zero_flag_value,
      Q => use_zero_flag,
      R => '0'
    );
use_zero_flag_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"A280000000F000F0"
    )
        port map (
      I0 => flag_enable_flop_0(13),
      I1 => flag_enable_flop_0(14),
      I2 => flag_enable_flop_0(15),
      I3 => flag_enable_flop_0(16),
      I4 => '1',
      I5 => '1',
      O5 => strobe_type,
      O6 => use_zero_flag_value
    );
write_strobe_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => write_strobe_value,
      Q => ws,
      R => '0'
    );
zero_flag_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => icap_clk,
      CE => flag_enable,
      D => zero_flag_value,
      Q => zero_flag,
      R => internal_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity semicap_sem_ultra_v3_1_11_synchro is
  port (
    sync_out : out STD_LOGIC;
    aux_error_cr_es : in STD_LOGIC;
    icap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of semicap_sem_ultra_v3_1_11_synchro : entity is "sem_ultra_v3_1_11_synchro";
end semicap_sem_ultra_v3_1_11_synchro;

architecture STRUCTURE of semicap_sem_ultra_v3_1_11_synchro is
  signal q_sync_a : STD_LOGIC;
  signal q_sync_b : STD_LOGIC;
  signal q_sync_c : STD_LOGIC;
  signal q_sync_d : STD_LOGIC;
  signal q_sync_e : STD_LOGIC;
  signal q_sync_f : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of sync_a : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of sync_a : label is "FD";
  attribute box_type : string;
  attribute box_type of sync_a : label is "PRIMITIVE";
  attribute ASYNC_REG of sync_b : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of sync_b : label is "FD";
  attribute box_type of sync_b : label is "PRIMITIVE";
  attribute ASYNC_REG of sync_c : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of sync_c : label is "FD";
  attribute box_type of sync_c : label is "PRIMITIVE";
  attribute ASYNC_REG of sync_d : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of sync_d : label is "FD";
  attribute box_type of sync_d : label is "PRIMITIVE";
  attribute ASYNC_REG of sync_e : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of sync_e : label is "FD";
  attribute box_type of sync_e : label is "PRIMITIVE";
  attribute ASYNC_REG of sync_f : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of sync_f : label is "FD";
  attribute box_type of sync_f : label is "PRIMITIVE";
  attribute ASYNC_REG of sync_g : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of sync_g : label is "FD";
  attribute box_type of sync_g : label is "PRIMITIVE";
begin
sync_a: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => aux_error_cr_es,
      Q => q_sync_a,
      R => '0'
    );
sync_b: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => q_sync_a,
      Q => q_sync_b,
      R => '0'
    );
sync_c: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => q_sync_b,
      Q => q_sync_c,
      R => '0'
    );
sync_d: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => q_sync_c,
      Q => q_sync_d,
      R => '0'
    );
sync_e: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => q_sync_d,
      Q => q_sync_e,
      R => '0'
    );
sync_f: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => q_sync_e,
      Q => q_sync_f,
      R => '0'
    );
sync_g: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => q_sync_f,
      Q => sync_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity semicap_sem_ultra_v3_1_11_synchro_10 is
  port (
    sync_g_0 : out STD_LOGIC;
    \ports_loop[2].in_port_flop_i_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    icap_prdone : in STD_LOGIC;
    icap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of semicap_sem_ultra_v3_1_11_synchro_10 : entity is "sem_ultra_v3_1_11_synchro";
end semicap_sem_ultra_v3_1_11_synchro_10;

architecture STRUCTURE of semicap_sem_ultra_v3_1_11_synchro_10 is
  signal p_9_in : STD_LOGIC_VECTOR ( 2 to 2 );
  signal q_sync_a : STD_LOGIC;
  signal q_sync_b : STD_LOGIC;
  signal q_sync_c : STD_LOGIC;
  signal q_sync_d : STD_LOGIC;
  signal q_sync_e : STD_LOGIC;
  signal q_sync_f : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of sync_a : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of sync_a : label is "FD";
  attribute box_type : string;
  attribute box_type of sync_a : label is "PRIMITIVE";
  attribute ASYNC_REG of sync_b : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of sync_b : label is "FD";
  attribute box_type of sync_b : label is "PRIMITIVE";
  attribute ASYNC_REG of sync_c : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of sync_c : label is "FD";
  attribute box_type of sync_c : label is "PRIMITIVE";
  attribute ASYNC_REG of sync_d : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of sync_d : label is "FD";
  attribute box_type of sync_d : label is "PRIMITIVE";
  attribute ASYNC_REG of sync_e : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of sync_e : label is "FD";
  attribute box_type of sync_e : label is "PRIMITIVE";
  attribute ASYNC_REG of sync_f : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of sync_f : label is "FD";
  attribute box_type of sync_f : label is "PRIMITIVE";
  attribute ASYNC_REG of sync_g : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of sync_g : label is "FD";
  attribute box_type of sync_g : label is "PRIMITIVE";
begin
\ports_loop[2].in_port_flop_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_9_in(2),
      I1 => \ports_loop[2].in_port_flop_i_6\(0),
      I2 => Q(0),
      O => sync_g_0
    );
sync_a: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => icap_prdone,
      Q => q_sync_a,
      R => '0'
    );
sync_b: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => q_sync_a,
      Q => q_sync_b,
      R => '0'
    );
sync_c: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => q_sync_b,
      Q => q_sync_c,
      R => '0'
    );
sync_d: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => q_sync_c,
      Q => q_sync_d,
      R => '0'
    );
sync_e: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => q_sync_d,
      Q => q_sync_e,
      R => '0'
    );
sync_f: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => q_sync_e,
      Q => q_sync_f,
      R => '0'
    );
sync_g: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => q_sync_f,
      Q => p_9_in(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity semicap_sem_ultra_v3_1_11_synchro_11 is
  port (
    sync_g_0 : out STD_LOGIC;
    \ports_loop[1].in_port_flop_i_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    icap_prerror : in STD_LOGIC;
    icap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of semicap_sem_ultra_v3_1_11_synchro_11 : entity is "sem_ultra_v3_1_11_synchro";
end semicap_sem_ultra_v3_1_11_synchro_11;

architecture STRUCTURE of semicap_sem_ultra_v3_1_11_synchro_11 is
  signal p_9_in : STD_LOGIC_VECTOR ( 1 to 1 );
  signal q_sync_a : STD_LOGIC;
  signal q_sync_b : STD_LOGIC;
  signal q_sync_c : STD_LOGIC;
  signal q_sync_d : STD_LOGIC;
  signal q_sync_e : STD_LOGIC;
  signal q_sync_f : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of sync_a : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of sync_a : label is "FD";
  attribute box_type : string;
  attribute box_type of sync_a : label is "PRIMITIVE";
  attribute ASYNC_REG of sync_b : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of sync_b : label is "FD";
  attribute box_type of sync_b : label is "PRIMITIVE";
  attribute ASYNC_REG of sync_c : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of sync_c : label is "FD";
  attribute box_type of sync_c : label is "PRIMITIVE";
  attribute ASYNC_REG of sync_d : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of sync_d : label is "FD";
  attribute box_type of sync_d : label is "PRIMITIVE";
  attribute ASYNC_REG of sync_e : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of sync_e : label is "FD";
  attribute box_type of sync_e : label is "PRIMITIVE";
  attribute ASYNC_REG of sync_f : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of sync_f : label is "FD";
  attribute box_type of sync_f : label is "PRIMITIVE";
  attribute ASYNC_REG of sync_g : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of sync_g : label is "FD";
  attribute box_type of sync_g : label is "PRIMITIVE";
begin
\ports_loop[1].in_port_flop_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_9_in(1),
      I1 => \ports_loop[1].in_port_flop_i_6\(0),
      I2 => Q(0),
      O => sync_g_0
    );
sync_a: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => icap_prerror,
      Q => q_sync_a,
      R => '0'
    );
sync_b: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => q_sync_a,
      Q => q_sync_b,
      R => '0'
    );
sync_c: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => q_sync_b,
      Q => q_sync_c,
      R => '0'
    );
sync_d: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => q_sync_c,
      Q => q_sync_d,
      R => '0'
    );
sync_e: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => q_sync_d,
      Q => q_sync_e,
      R => '0'
    );
sync_f: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => q_sync_e,
      Q => q_sync_f,
      R => '0'
    );
sync_g: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => q_sync_f,
      Q => p_9_in(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity semicap_sem_ultra_v3_1_11_synchro_12 is
  port (
    next_request0 : out STD_LOGIC;
    sync_out : out STD_LOGIC;
    next_request_reg : in STD_LOGIC;
    cap_rel : in STD_LOGIC;
    icap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of semicap_sem_ultra_v3_1_11_synchro_12 : entity is "sem_ultra_v3_1_11_synchro";
end semicap_sem_ultra_v3_1_11_synchro_12;

architecture STRUCTURE of semicap_sem_ultra_v3_1_11_synchro_12 is
  signal q_sync_a : STD_LOGIC;
  signal q_sync_b : STD_LOGIC;
  signal q_sync_c : STD_LOGIC;
  signal q_sync_d : STD_LOGIC;
  signal q_sync_e : STD_LOGIC;
  signal q_sync_f : STD_LOGIC;
  signal \^sync_out\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of sync_a : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of sync_a : label is "FD";
  attribute box_type : string;
  attribute box_type of sync_a : label is "PRIMITIVE";
  attribute ASYNC_REG of sync_b : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of sync_b : label is "FD";
  attribute box_type of sync_b : label is "PRIMITIVE";
  attribute ASYNC_REG of sync_c : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of sync_c : label is "FD";
  attribute box_type of sync_c : label is "PRIMITIVE";
  attribute ASYNC_REG of sync_d : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of sync_d : label is "FD";
  attribute box_type of sync_d : label is "PRIMITIVE";
  attribute ASYNC_REG of sync_e : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of sync_e : label is "FD";
  attribute box_type of sync_e : label is "PRIMITIVE";
  attribute ASYNC_REG of sync_f : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of sync_f : label is "FD";
  attribute box_type of sync_f : label is "PRIMITIVE";
  attribute ASYNC_REG of sync_g : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of sync_g : label is "FD";
  attribute box_type of sync_g : label is "PRIMITIVE";
begin
  sync_out <= \^sync_out\;
next_request_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sync_out\,
      I1 => next_request_reg,
      O => next_request0
    );
sync_a: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => cap_rel,
      Q => q_sync_a,
      R => '0'
    );
sync_b: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => q_sync_a,
      Q => q_sync_b,
      R => '0'
    );
sync_c: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => q_sync_b,
      Q => q_sync_c,
      R => '0'
    );
sync_d: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => q_sync_c,
      Q => q_sync_d,
      R => '0'
    );
sync_e: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => q_sync_d,
      Q => q_sync_e,
      R => '0'
    );
sync_f: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => q_sync_e,
      Q => q_sync_f,
      R => '0'
    );
sync_g: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => q_sync_f,
      Q => \^sync_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity semicap_sem_ultra_v3_1_11_synchro_6 is
  port (
    sync_out : out STD_LOGIC;
    aux_error_cr_ne : in STD_LOGIC;
    icap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of semicap_sem_ultra_v3_1_11_synchro_6 : entity is "sem_ultra_v3_1_11_synchro";
end semicap_sem_ultra_v3_1_11_synchro_6;

architecture STRUCTURE of semicap_sem_ultra_v3_1_11_synchro_6 is
  signal q_sync_a : STD_LOGIC;
  signal q_sync_b : STD_LOGIC;
  signal q_sync_c : STD_LOGIC;
  signal q_sync_d : STD_LOGIC;
  signal q_sync_e : STD_LOGIC;
  signal q_sync_f : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of sync_a : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of sync_a : label is "FD";
  attribute box_type : string;
  attribute box_type of sync_a : label is "PRIMITIVE";
  attribute ASYNC_REG of sync_b : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of sync_b : label is "FD";
  attribute box_type of sync_b : label is "PRIMITIVE";
  attribute ASYNC_REG of sync_c : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of sync_c : label is "FD";
  attribute box_type of sync_c : label is "PRIMITIVE";
  attribute ASYNC_REG of sync_d : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of sync_d : label is "FD";
  attribute box_type of sync_d : label is "PRIMITIVE";
  attribute ASYNC_REG of sync_e : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of sync_e : label is "FD";
  attribute box_type of sync_e : label is "PRIMITIVE";
  attribute ASYNC_REG of sync_f : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of sync_f : label is "FD";
  attribute box_type of sync_f : label is "PRIMITIVE";
  attribute ASYNC_REG of sync_g : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of sync_g : label is "FD";
  attribute box_type of sync_g : label is "PRIMITIVE";
begin
sync_a: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => aux_error_cr_ne,
      Q => q_sync_a,
      R => '0'
    );
sync_b: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => q_sync_a,
      Q => q_sync_b,
      R => '0'
    );
sync_c: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => q_sync_b,
      Q => q_sync_c,
      R => '0'
    );
sync_d: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => q_sync_c,
      Q => q_sync_d,
      R => '0'
    );
sync_e: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => q_sync_d,
      Q => q_sync_e,
      R => '0'
    );
sync_f: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => q_sync_e,
      Q => q_sync_f,
      R => '0'
    );
sync_g: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => q_sync_f,
      Q => sync_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity semicap_sem_ultra_v3_1_11_synchro_7 is
  port (
    sync_out : out STD_LOGIC;
    aux_error_uc : in STD_LOGIC;
    icap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of semicap_sem_ultra_v3_1_11_synchro_7 : entity is "sem_ultra_v3_1_11_synchro";
end semicap_sem_ultra_v3_1_11_synchro_7;

architecture STRUCTURE of semicap_sem_ultra_v3_1_11_synchro_7 is
  signal q_sync_a : STD_LOGIC;
  signal q_sync_b : STD_LOGIC;
  signal q_sync_c : STD_LOGIC;
  signal q_sync_d : STD_LOGIC;
  signal q_sync_e : STD_LOGIC;
  signal q_sync_f : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of sync_a : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of sync_a : label is "FD";
  attribute box_type : string;
  attribute box_type of sync_a : label is "PRIMITIVE";
  attribute ASYNC_REG of sync_b : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of sync_b : label is "FD";
  attribute box_type of sync_b : label is "PRIMITIVE";
  attribute ASYNC_REG of sync_c : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of sync_c : label is "FD";
  attribute box_type of sync_c : label is "PRIMITIVE";
  attribute ASYNC_REG of sync_d : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of sync_d : label is "FD";
  attribute box_type of sync_d : label is "PRIMITIVE";
  attribute ASYNC_REG of sync_e : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of sync_e : label is "FD";
  attribute box_type of sync_e : label is "PRIMITIVE";
  attribute ASYNC_REG of sync_f : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of sync_f : label is "FD";
  attribute box_type of sync_f : label is "PRIMITIVE";
  attribute ASYNC_REG of sync_g : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of sync_g : label is "FD";
  attribute box_type of sync_g : label is "PRIMITIVE";
begin
sync_a: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => aux_error_uc,
      Q => q_sync_a,
      R => '0'
    );
sync_b: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => q_sync_a,
      Q => q_sync_b,
      R => '0'
    );
sync_c: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => q_sync_b,
      Q => q_sync_c,
      R => '0'
    );
sync_d: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => q_sync_c,
      Q => q_sync_d,
      R => '0'
    );
sync_e: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => q_sync_d,
      Q => q_sync_e,
      R => '0'
    );
sync_f: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => q_sync_e,
      Q => q_sync_f,
      R => '0'
    );
sync_g: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => q_sync_f,
      Q => sync_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity semicap_sem_ultra_v3_1_11_synchro_8 is
  port (
    sync_g_0 : out STD_LOGIC;
    \ports_loop[0].in_port_flop_i_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    icap_avail : in STD_LOGIC;
    icap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of semicap_sem_ultra_v3_1_11_synchro_8 : entity is "sem_ultra_v3_1_11_synchro";
end semicap_sem_ultra_v3_1_11_synchro_8;

architecture STRUCTURE of semicap_sem_ultra_v3_1_11_synchro_8 is
  signal p_9_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal q_sync_a : STD_LOGIC;
  signal q_sync_b : STD_LOGIC;
  signal q_sync_c : STD_LOGIC;
  signal q_sync_d : STD_LOGIC;
  signal q_sync_e : STD_LOGIC;
  signal q_sync_f : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of sync_a : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of sync_a : label is "FD";
  attribute box_type : string;
  attribute box_type of sync_a : label is "PRIMITIVE";
  attribute ASYNC_REG of sync_b : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of sync_b : label is "FD";
  attribute box_type of sync_b : label is "PRIMITIVE";
  attribute ASYNC_REG of sync_c : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of sync_c : label is "FD";
  attribute box_type of sync_c : label is "PRIMITIVE";
  attribute ASYNC_REG of sync_d : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of sync_d : label is "FD";
  attribute box_type of sync_d : label is "PRIMITIVE";
  attribute ASYNC_REG of sync_e : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of sync_e : label is "FD";
  attribute box_type of sync_e : label is "PRIMITIVE";
  attribute ASYNC_REG of sync_f : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of sync_f : label is "FD";
  attribute box_type of sync_f : label is "PRIMITIVE";
  attribute ASYNC_REG of sync_g : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of sync_g : label is "FD";
  attribute box_type of sync_g : label is "PRIMITIVE";
begin
\ports_loop[0].in_port_flop_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_9_in(0),
      I1 => \ports_loop[0].in_port_flop_i_6\(0),
      I2 => Q(0),
      O => sync_g_0
    );
sync_a: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => icap_avail,
      Q => q_sync_a,
      R => '0'
    );
sync_b: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => q_sync_a,
      Q => q_sync_b,
      R => '0'
    );
sync_c: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => q_sync_b,
      Q => q_sync_c,
      R => '0'
    );
sync_d: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => q_sync_c,
      Q => q_sync_d,
      R => '0'
    );
sync_e: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => q_sync_d,
      Q => q_sync_e,
      R => '0'
    );
sync_f: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => q_sync_e,
      Q => q_sync_f,
      R => '0'
    );
sync_g: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => q_sync_f,
      Q => p_9_in(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity semicap_sem_ultra_v3_1_11_synchro_9 is
  port (
    sync_out : out STD_LOGIC;
    cap_gnt : in STD_LOGIC;
    icap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of semicap_sem_ultra_v3_1_11_synchro_9 : entity is "sem_ultra_v3_1_11_synchro";
end semicap_sem_ultra_v3_1_11_synchro_9;

architecture STRUCTURE of semicap_sem_ultra_v3_1_11_synchro_9 is
  signal q_sync_a : STD_LOGIC;
  signal q_sync_b : STD_LOGIC;
  signal q_sync_c : STD_LOGIC;
  signal q_sync_d : STD_LOGIC;
  signal q_sync_e : STD_LOGIC;
  signal q_sync_f : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of sync_a : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of sync_a : label is "FD";
  attribute box_type : string;
  attribute box_type of sync_a : label is "PRIMITIVE";
  attribute ASYNC_REG of sync_b : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of sync_b : label is "FD";
  attribute box_type of sync_b : label is "PRIMITIVE";
  attribute ASYNC_REG of sync_c : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of sync_c : label is "FD";
  attribute box_type of sync_c : label is "PRIMITIVE";
  attribute ASYNC_REG of sync_d : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of sync_d : label is "FD";
  attribute box_type of sync_d : label is "PRIMITIVE";
  attribute ASYNC_REG of sync_e : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of sync_e : label is "FD";
  attribute box_type of sync_e : label is "PRIMITIVE";
  attribute ASYNC_REG of sync_f : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of sync_f : label is "FD";
  attribute box_type of sync_f : label is "PRIMITIVE";
  attribute ASYNC_REG of sync_g : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of sync_g : label is "FD";
  attribute box_type of sync_g : label is "PRIMITIVE";
begin
sync_a: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => cap_gnt,
      Q => q_sync_a,
      R => '0'
    );
sync_b: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => q_sync_a,
      Q => q_sync_b,
      R => '0'
    );
sync_c: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => q_sync_b,
      Q => q_sync_c,
      R => '0'
    );
sync_d: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => q_sync_c,
      Q => q_sync_d,
      R => '0'
    );
sync_e: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => q_sync_d,
      Q => q_sync_e,
      R => '0'
    );
sync_f: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => q_sync_e,
      Q => q_sync_f,
      R => '0'
    );
sync_g: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => q_sync_f,
      Q => sync_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity semicap_sem_ultra_v3_1_11_timer_ctr is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CEP : in STD_LOGIC;
    icap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of semicap_sem_ultra_v3_1_11_timer_ctr : entity is "sem_ultra_v3_1_11_timer_ctr";
end semicap_sem_ultra_v3_1_11_timer_ctr;

architecture STRUCTURE of semicap_sem_ultra_v3_1_11_timer_ctr is
  signal timer_val : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_DSP48E2_inst_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E2_inst_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E2_inst_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E2_inst_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E2_inst_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E2_inst_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E2_inst_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_DSP48E2_inst_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_DSP48E2_inst_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DSP48E2_inst_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_DSP48E2_inst_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of DSP48E2_inst : label is "{SYNTH-12 {cell *THIS*}}";
  attribute box_type : string;
  attribute box_type of DSP48E2_inst : label is "PRIMITIVE";
begin
DSP48E2_inst: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 0,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 0,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"000000000",
      IS_RSTALLCARRYIN_INVERTED => '0',
      IS_RSTALUMODE_INVERTED => '0',
      IS_RSTA_INVERTED => '0',
      IS_RSTB_INVERTED => '0',
      IS_RSTCTRL_INVERTED => '0',
      IS_RSTC_INVERTED => '0',
      IS_RSTD_INVERTED => '0',
      IS_RSTINMODE_INVERTED => '0',
      IS_RSTM_INVERTED => '0',
      IS_RSTP_INVERTED => '0',
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_DSP48E2_inst_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_DSP48E2_inst_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_DSP48E2_inst_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '1',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_DSP48E2_inst_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => CEP,
      CLK => icap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_DSP48E2_inst_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"010000000",
      OVERFLOW => NLW_DSP48E2_inst_OVERFLOW_UNCONNECTED,
      P(47 downto 16) => D(31 downto 0),
      P(15 downto 0) => timer_val(15 downto 0),
      PATTERNBDETECT => NLW_DSP48E2_inst_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_DSP48E2_inst_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_DSP48E2_inst_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_DSP48E2_inst_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_DSP48E2_inst_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity semicap_sem_ultra_0_spi is
  port (
    spi_d : out STD_LOGIC;
    spi_c : out STD_LOGIC;
    spi_s_n : out STD_LOGIC;
    fetch_rxdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    fetch_rxempty : out STD_LOGIC;
    fetch_txfull : out STD_LOGIC;
    fetch_rxread : in STD_LOGIC;
    icap_clk : in STD_LOGIC;
    spi_q : in STD_LOGIC;
    fetch_txwrite : in STD_LOGIC;
    fetch_txdata : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of semicap_sem_ultra_0_spi : entity is "sem_ultra_0_spi";
end semicap_sem_ultra_0_spi;

architecture STRUCTURE of semicap_sem_ultra_0_spi is
  signal D0 : STD_LOGIC;
  signal \_inferred__0/i___0_carry_n_0\ : STD_LOGIC;
  signal \_inferred__0/i___0_carry_n_1\ : STD_LOGIC;
  signal \_inferred__0/i___0_carry_n_2\ : STD_LOGIC;
  signal \_inferred__0/i___0_carry_n_3\ : STD_LOGIC;
  signal \_inferred__0/i___0_carry_n_4\ : STD_LOGIC;
  signal \_inferred__0/i___0_carry_n_5\ : STD_LOGIC;
  signal \_inferred__0/i___0_carry_n_6\ : STD_LOGIC;
  signal \_inferred__0/i___0_carry_n_7\ : STD_LOGIC;
  signal \dat_len[0]_i_2_n_0\ : STD_LOGIC;
  signal \dat_len[1]_i_2_n_0\ : STD_LOGIC;
  signal \dat_len[2]_i_2_n_0\ : STD_LOGIC;
  signal \dat_len[3]_i_2_n_0\ : STD_LOGIC;
  signal \dat_len[4]_i_2_n_0\ : STD_LOGIC;
  signal \dat_len[4]_i_3_n_0\ : STD_LOGIC;
  signal \dat_len[4]_i_4_n_0\ : STD_LOGIC;
  signal \dat_len[4]_i_5_n_0\ : STD_LOGIC;
  signal \dat_len[5]_i_2_n_0\ : STD_LOGIC;
  signal \dat_len[6]_i_2_n_0\ : STD_LOGIC;
  signal \dat_len[7]_i_2_n_0\ : STD_LOGIC;
  signal \dat_len[7]_i_3_n_0\ : STD_LOGIC;
  signal \dat_len[7]_i_4_n_0\ : STD_LOGIC;
  signal \dat_len[8]_i_1_n_0\ : STD_LOGIC;
  signal \dat_len[8]_i_2_n_0\ : STD_LOGIC;
  signal \dat_len[8]_i_3_n_0\ : STD_LOGIC;
  signal \dat_len_reg_n_0_[0]\ : STD_LOGIC;
  signal \dat_len_reg_n_0_[1]\ : STD_LOGIC;
  signal \dat_len_reg_n_0_[2]\ : STD_LOGIC;
  signal \dat_len_reg_n_0_[3]\ : STD_LOGIC;
  signal \dat_len_reg_n_0_[4]\ : STD_LOGIC;
  signal \dat_len_reg_n_0_[5]\ : STD_LOGIC;
  signal \dat_len_reg_n_0_[6]\ : STD_LOGIC;
  signal \dat_len_reg_n_0_[7]\ : STD_LOGIC;
  signal \dat_len_reg_n_0_[8]\ : STD_LOGIC;
  signal data12 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal example_spi_byte_n_11 : STD_LOGIC;
  signal example_spi_byte_n_12 : STD_LOGIC;
  signal example_spi_byte_n_26 : STD_LOGIC;
  signal example_spi_byte_n_27 : STD_LOGIC;
  signal \^fetch_txfull\ : STD_LOGIC;
  signal g0_b0_n_0 : STD_LOGIC;
  signal g0_b8_n_0 : STD_LOGIC;
  signal \i___0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_10_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_11_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_12_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_13_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_14_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_1_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_2_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_3_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_4_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_5_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_6_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_9_n_0\ : STD_LOGIC;
  signal ns_dat_len : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ns_rxprocessed : STD_LOGIC;
  signal ns_sel_n : STD_LOGIC;
  signal ns_start : STD_LOGIC;
  signal ns_state : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ns_state : signal is std.standard.true;
  signal \ns_state__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \ns_state_inferred__0_i_18_n_0\ : STD_LOGIC;
  signal \ns_state_inferred__0_i_7_n_0\ : STD_LOGIC;
  signal ns_txprocessed : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal q_sync_a : STD_LOGIC;
  signal q_sync_b : STD_LOGIC;
  signal q_sync_c : STD_LOGIC;
  signal q_sync_d : STD_LOGIC;
  signal q_sync_e : STD_LOGIC;
  signal q_sync_f : STD_LOGIC;
  signal q_sync_g : STD_LOGIC;
  signal q_sync_h : STD_LOGIC;
  signal reset : STD_LOGIC;
  signal rx : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal rx_0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rx_mbox_dst_full : STD_LOGIC;
  signal rx_mbox_dst_full_i_1_n_0 : STD_LOGIC;
  signal rx_mbox_dst_irq : STD_LOGIC;
  signal rx_mbox_dst_irq_i_1_n_0 : STD_LOGIC;
  signal rx_mbox_dst_read : STD_LOGIC;
  signal rx_mbox_src_data : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rx_mbox_src_irq : STD_LOGIC;
  signal rx_mbox_src_read : STD_LOGIC;
  signal rx_mbox_src_write : STD_LOGIC;
  signal rxv : STD_LOGIC;
  signal rxvd : STD_LOGIC;
  signal sel_n : STD_LOGIC;
  signal spi_s_ofd_i_2_n_0 : STD_LOGIC;
  signal spi_s_ofd_i_3_n_0 : STD_LOGIC;
  signal spi_s_ofd_i_4_n_0 : STD_LOGIC;
  signal start : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DONT_TOUCH of state : signal is std.standard.true;
  signal \state[0]_i_5_n_0\ : STD_LOGIC;
  signal \state[2]_i_2_n_0\ : STD_LOGIC;
  signal \state[2]_i_4_n_0\ : STD_LOGIC;
  signal \state[4]_i_2_n_0\ : STD_LOGIC;
  signal \state[4]_i_4_n_0\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DONT_TOUCH of \state__0\ : signal is std.standard.true;
  signal tx_mbox_dst_data : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tx_mbox_dst_full_i_1_n_0 : STD_LOGIC;
  signal tx_mbox_dst_read : STD_LOGIC;
  signal tx_mbox_src_data : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tx_mbox_src_full_i_1_n_0 : STD_LOGIC;
  signal tx_mbox_src_write : STD_LOGIC;
  signal \NLW__inferred__0/i___0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW__inferred__0/i___0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__0/i___0_carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__0/i___0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of fetch_rxempty_INST_0 : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of rx_mbox_dst_full_i_1 : label is "soft_lutpair261";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of spi_s_ofd : label is "FDS";
  attribute box_type : string;
  attribute box_type of spi_s_ofd : label is "PRIMITIVE";
  attribute DONT_TOUCH of \state_reg[0]\ : label is std.standard.true;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \state_reg[0]\ : label is "S_ARBIDL:00000,S_MOVEW1:00001,S_PADSW1:00010,S_MOVEWV:00011,S_MOVECR:00100,S_PADSCR:00101,S_MOVEW2:00110,S_PADSW2:00111,S_MOVEEN:01000,S_PADSEN:01001,S_MOVEFR:01010,S_MOVEA3:01011,S_WAITA2:01100,S_MOVEA2:01101,S_WAITA1:01110,S_MOVEA1:01111,S_WAITA0:10000,S_MOVEA0:10001,S_WAITL1:10010,S_MOVEDM:10011,S_WAITL0:10100,S_MOVERX:10101,S_PICKUP:10110";
  attribute KEEP : string;
  attribute KEEP of \state_reg[0]\ : label is "yes";
  attribute DONT_TOUCH of \state_reg[1]\ : label is std.standard.true;
  attribute FSM_ENCODED_STATES of \state_reg[1]\ : label is "S_ARBIDL:00000,S_MOVEW1:00001,S_PADSW1:00010,S_MOVEWV:00011,S_MOVECR:00100,S_PADSCR:00101,S_MOVEW2:00110,S_PADSW2:00111,S_MOVEEN:01000,S_PADSEN:01001,S_MOVEFR:01010,S_MOVEA3:01011,S_WAITA2:01100,S_MOVEA2:01101,S_WAITA1:01110,S_MOVEA1:01111,S_WAITA0:10000,S_MOVEA0:10001,S_WAITL1:10010,S_MOVEDM:10011,S_WAITL0:10100,S_MOVERX:10101,S_PICKUP:10110";
  attribute KEEP of \state_reg[1]\ : label is "yes";
  attribute DONT_TOUCH of \state_reg[2]\ : label is std.standard.true;
  attribute FSM_ENCODED_STATES of \state_reg[2]\ : label is "S_ARBIDL:00000,S_MOVEW1:00001,S_PADSW1:00010,S_MOVEWV:00011,S_MOVECR:00100,S_PADSCR:00101,S_MOVEW2:00110,S_PADSW2:00111,S_MOVEEN:01000,S_PADSEN:01001,S_MOVEFR:01010,S_MOVEA3:01011,S_WAITA2:01100,S_MOVEA2:01101,S_WAITA1:01110,S_MOVEA1:01111,S_WAITA0:10000,S_MOVEA0:10001,S_WAITL1:10010,S_MOVEDM:10011,S_WAITL0:10100,S_MOVERX:10101,S_PICKUP:10110";
  attribute KEEP of \state_reg[2]\ : label is "yes";
  attribute DONT_TOUCH of \state_reg[3]\ : label is std.standard.true;
  attribute FSM_ENCODED_STATES of \state_reg[3]\ : label is "S_ARBIDL:00000,S_MOVEW1:00001,S_PADSW1:00010,S_MOVEWV:00011,S_MOVECR:00100,S_PADSCR:00101,S_MOVEW2:00110,S_PADSW2:00111,S_MOVEEN:01000,S_PADSEN:01001,S_MOVEFR:01010,S_MOVEA3:01011,S_WAITA2:01100,S_MOVEA2:01101,S_WAITA1:01110,S_MOVEA1:01111,S_WAITA0:10000,S_MOVEA0:10001,S_WAITL1:10010,S_MOVEDM:10011,S_WAITL0:10100,S_MOVERX:10101,S_PICKUP:10110";
  attribute KEEP of \state_reg[3]\ : label is "yes";
  attribute DONT_TOUCH of \state_reg[4]\ : label is std.standard.true;
  attribute FSM_ENCODED_STATES of \state_reg[4]\ : label is "S_ARBIDL:00000,S_MOVEW1:00001,S_PADSW1:00010,S_MOVEWV:00011,S_MOVECR:00100,S_PADSCR:00101,S_MOVEW2:00110,S_PADSW2:00111,S_MOVEEN:01000,S_PADSEN:01001,S_MOVEFR:01010,S_MOVEA3:01011,S_WAITA2:01100,S_MOVEA2:01101,S_WAITA1:01110,S_MOVEA1:01111,S_WAITA0:10000,S_MOVEA0:10001,S_WAITL1:10010,S_MOVEDM:10011,S_WAITL0:10100,S_MOVERX:10101,S_PICKUP:10110";
  attribute KEEP of \state_reg[4]\ : label is "yes";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of sync_a : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of sync_a : label is "FD";
  attribute box_type of sync_a : label is "PRIMITIVE";
  attribute ASYNC_REG of sync_b : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of sync_b : label is "FD";
  attribute box_type of sync_b : label is "PRIMITIVE";
  attribute ASYNC_REG of sync_c : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of sync_c : label is "FD";
  attribute box_type of sync_c : label is "PRIMITIVE";
  attribute ASYNC_REG of sync_d : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of sync_d : label is "FD";
  attribute box_type of sync_d : label is "PRIMITIVE";
  attribute ASYNC_REG of sync_e : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of sync_e : label is "FD";
  attribute box_type of sync_e : label is "PRIMITIVE";
  attribute ASYNC_REG of sync_f : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of sync_f : label is "FD";
  attribute box_type of sync_f : label is "PRIMITIVE";
  attribute ASYNC_REG of sync_g : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of sync_g : label is "FD";
  attribute box_type of sync_g : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of sync_h : label is "FDS";
  attribute box_type of sync_h : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of sync_i : label is "FDS";
  attribute box_type of sync_i : label is "PRIMITIVE";
begin
  fetch_txfull <= \^fetch_txfull\;
\_inferred__0/i___0_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \_inferred__0/i___0_carry_n_0\,
      CO(6) => \_inferred__0/i___0_carry_n_1\,
      CO(5) => \_inferred__0/i___0_carry_n_2\,
      CO(4) => \_inferred__0/i___0_carry_n_3\,
      CO(3) => \_inferred__0/i___0_carry_n_4\,
      CO(2) => \_inferred__0/i___0_carry_n_5\,
      CO(1) => \_inferred__0/i___0_carry_n_6\,
      CO(0) => \_inferred__0/i___0_carry_n_7\,
      DI(7) => \i___0_carry_i_1_n_0\,
      DI(6) => \i___0_carry_i_2_n_0\,
      DI(5) => \i___0_carry_i_3_n_0\,
      DI(4) => \i___0_carry_i_4_n_0\,
      DI(3) => \i___0_carry_i_5_n_0\,
      DI(2) => \i___0_carry_i_6_n_0\,
      DI(1) => example_spi_byte_n_11,
      DI(0) => example_spi_byte_n_12,
      O(7 downto 0) => p_0_in1_in(7 downto 0),
      S(7) => \i___0_carry_i_9_n_0\,
      S(6) => \i___0_carry_i_10_n_0\,
      S(5) => \i___0_carry_i_11_n_0\,
      S(4) => \i___0_carry_i_12_n_0\,
      S(3) => \i___0_carry_i_13_n_0\,
      S(2) => \i___0_carry_i_14_n_0\,
      S(1) => example_spi_byte_n_26,
      S(0) => example_spi_byte_n_27
    );
\_inferred__0/i___0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \_inferred__0/i___0_carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW__inferred__0/i___0_carry__0_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW__inferred__0/i___0_carry__0_O_UNCONNECTED\(7 downto 1),
      O(0) => p_0_in1_in(8),
      S(7 downto 1) => B"0000000",
      S(0) => \i___0_carry__0_i_1_n_0\
    );
\dat_len[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8FFFFFF00B8B8"
    )
        port map (
      I0 => tx_mbox_dst_data(0),
      I1 => \dat_len[4]_i_3_n_0\,
      I2 => p_0_in1_in(0),
      I3 => \dat_len[0]_i_2_n_0\,
      I4 => \dat_len[4]_i_2_n_0\,
      I5 => state(0),
      O => ns_dat_len(0)
    );
\dat_len[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CA0FFFAF"
    )
        port map (
      I0 => tx_mbox_dst_data(0),
      I1 => p_0_in1_in(0),
      I2 => state(1),
      I3 => state(2),
      I4 => state(4),
      O => \dat_len[0]_i_2_n_0\
    );
\dat_len[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F2F2F2220202022"
    )
        port map (
      I0 => p_0_in1_in(1),
      I1 => \dat_len[7]_i_2_n_0\,
      I2 => \dat_len[7]_i_3_n_0\,
      I3 => tx_mbox_dst_data(1),
      I4 => state(4),
      I5 => \dat_len[1]_i_2_n_0\,
      O => ns_dat_len(1)
    );
\dat_len[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEAF500"
    )
        port map (
      I0 => state(3),
      I1 => p_0_in1_in(1),
      I2 => state(1),
      I3 => tx_mbox_dst_data(1),
      I4 => state(2),
      O => \dat_len[1]_i_2_n_0\
    );
\dat_len[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F2F2F2220202022"
    )
        port map (
      I0 => p_0_in1_in(2),
      I1 => \dat_len[7]_i_2_n_0\,
      I2 => \dat_len[7]_i_3_n_0\,
      I3 => tx_mbox_dst_data(2),
      I4 => state(4),
      I5 => \dat_len[2]_i_2_n_0\,
      O => ns_dat_len(2)
    );
\dat_len[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEAF500"
    )
        port map (
      I0 => state(3),
      I1 => p_0_in1_in(2),
      I2 => state(1),
      I3 => tx_mbox_dst_data(2),
      I4 => state(2),
      O => \dat_len[2]_i_2_n_0\
    );
\dat_len[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F2F2F2220202022"
    )
        port map (
      I0 => p_0_in1_in(3),
      I1 => \dat_len[7]_i_2_n_0\,
      I2 => \dat_len[7]_i_3_n_0\,
      I3 => tx_mbox_dst_data(3),
      I4 => state(4),
      I5 => \dat_len[3]_i_2_n_0\,
      O => ns_dat_len(3)
    );
\dat_len[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEAF500"
    )
        port map (
      I0 => state(3),
      I1 => p_0_in1_in(3),
      I2 => state(1),
      I3 => tx_mbox_dst_data(3),
      I4 => state(2),
      O => \dat_len[3]_i_2_n_0\
    );
\dat_len[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F6FFF666"
    )
        port map (
      I0 => state(0),
      I1 => \dat_len[4]_i_2_n_0\,
      I2 => tx_mbox_dst_data(4),
      I3 => \dat_len[4]_i_3_n_0\,
      I4 => p_0_in1_in(4),
      I5 => \dat_len[4]_i_4_n_0\,
      O => ns_dat_len(4)
    );
\dat_len[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state(3),
      I1 => state(2),
      O => \dat_len[4]_i_2_n_0\
    );
\dat_len[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => state(4),
      I1 => state(2),
      I2 => state(3),
      O => \dat_len[4]_i_3_n_0\
    );
\dat_len[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C04040D0D00000"
    )
        port map (
      I0 => tx_mbox_dst_data(4),
      I1 => state(4),
      I2 => \dat_len[4]_i_5_n_0\,
      I3 => p_0_in1_in(4),
      I4 => state(1),
      I5 => state(2),
      O => \dat_len[4]_i_4_n_0\
    );
\dat_len[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => state(2),
      I1 => state(3),
      I2 => state(0),
      O => \dat_len[4]_i_5_n_0\
    );
\dat_len[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F2F2F2220202022"
    )
        port map (
      I0 => p_0_in1_in(5),
      I1 => \dat_len[7]_i_2_n_0\,
      I2 => \dat_len[7]_i_3_n_0\,
      I3 => tx_mbox_dst_data(5),
      I4 => state(4),
      I5 => \dat_len[5]_i_2_n_0\,
      O => ns_dat_len(5)
    );
\dat_len[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEAF500"
    )
        port map (
      I0 => state(3),
      I1 => p_0_in1_in(5),
      I2 => state(1),
      I3 => tx_mbox_dst_data(5),
      I4 => state(2),
      O => \dat_len[5]_i_2_n_0\
    );
\dat_len[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F2F2F2220202022"
    )
        port map (
      I0 => p_0_in1_in(6),
      I1 => \dat_len[7]_i_2_n_0\,
      I2 => \dat_len[7]_i_3_n_0\,
      I3 => tx_mbox_dst_data(6),
      I4 => state(4),
      I5 => \dat_len[6]_i_2_n_0\,
      O => ns_dat_len(6)
    );
\dat_len[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEAF500"
    )
        port map (
      I0 => state(3),
      I1 => p_0_in1_in(6),
      I2 => state(1),
      I3 => tx_mbox_dst_data(6),
      I4 => state(2),
      O => \dat_len[6]_i_2_n_0\
    );
\dat_len[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F2F2F2220202022"
    )
        port map (
      I0 => p_0_in1_in(7),
      I1 => \dat_len[7]_i_2_n_0\,
      I2 => \dat_len[7]_i_3_n_0\,
      I3 => tx_mbox_dst_data(7),
      I4 => state(4),
      I5 => \dat_len[7]_i_4_n_0\,
      O => ns_dat_len(7)
    );
\dat_len[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => state(0),
      I1 => state(2),
      I2 => state(3),
      O => \dat_len[7]_i_2_n_0\
    );
\dat_len[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => state(0),
      I1 => state(3),
      I2 => state(4),
      O => \dat_len[7]_i_3_n_0\
    );
\dat_len[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEAF500"
    )
        port map (
      I0 => state(3),
      I1 => p_0_in1_in(7),
      I2 => state(1),
      I3 => tx_mbox_dst_data(7),
      I4 => state(2),
      O => \dat_len[7]_i_4_n_0\
    );
\dat_len[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF01FFFFFF010000"
    )
        port map (
      I0 => \dat_len[8]_i_2_n_0\,
      I1 => state(3),
      I2 => state(2),
      I3 => \dat_len[8]_i_3_n_0\,
      I4 => g0_b8_n_0,
      I5 => \dat_len_reg_n_0_[8]\,
      O => \dat_len[8]_i_1_n_0\
    );
\dat_len[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF1DFFFF"
    )
        port map (
      I0 => p_0_in1_in(8),
      I1 => state(4),
      I2 => tx_mbox_dst_data(0),
      I3 => state(0),
      I4 => state(1),
      O => \dat_len[8]_i_2_n_0\
    );
\dat_len[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA880080"
    )
        port map (
      I0 => p_0_in1_in(8),
      I1 => state(2),
      I2 => state(4),
      I3 => state(3),
      I4 => state(0),
      O => \dat_len[8]_i_3_n_0\
    );
\dat_len_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => g0_b0_n_0,
      D => ns_dat_len(0),
      Q => \dat_len_reg_n_0_[0]\,
      R => reset
    );
\dat_len_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => g0_b0_n_0,
      D => ns_dat_len(1),
      Q => \dat_len_reg_n_0_[1]\,
      R => reset
    );
\dat_len_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => g0_b0_n_0,
      D => ns_dat_len(2),
      Q => \dat_len_reg_n_0_[2]\,
      R => reset
    );
\dat_len_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => g0_b0_n_0,
      D => ns_dat_len(3),
      Q => \dat_len_reg_n_0_[3]\,
      R => reset
    );
\dat_len_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => g0_b0_n_0,
      D => ns_dat_len(4),
      Q => \dat_len_reg_n_0_[4]\,
      R => reset
    );
\dat_len_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => g0_b0_n_0,
      D => ns_dat_len(5),
      Q => \dat_len_reg_n_0_[5]\,
      R => reset
    );
\dat_len_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => g0_b0_n_0,
      D => ns_dat_len(6),
      Q => \dat_len_reg_n_0_[6]\,
      R => reset
    );
\dat_len_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => g0_b0_n_0,
      D => ns_dat_len(7),
      Q => \dat_len_reg_n_0_[7]\,
      R => reset
    );
\dat_len_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => \dat_len[8]_i_1_n_0\,
      Q => \dat_len_reg_n_0_[8]\,
      R => reset
    );
example_spi_byte: entity work.semicap_sem_ultra_0_spi_byte
     port map (
      D(7 downto 1) => rx(7 downto 1),
      D(0) => rx_0(0),
      DI(1) => example_spi_byte_n_11,
      DI(0) => example_spi_byte_n_12,
      Q(7) => \dat_len_reg_n_0_[7]\,
      Q(6) => \dat_len_reg_n_0_[6]\,
      Q(5) => \dat_len_reg_n_0_[5]\,
      Q(4) => \dat_len_reg_n_0_[4]\,
      Q(3) => \dat_len_reg_n_0_[3]\,
      Q(2) => \dat_len_reg_n_0_[2]\,
      Q(1) => \dat_len_reg_n_0_[1]\,
      Q(0) => \dat_len_reg_n_0_[0]\,
      S(1) => example_spi_byte_n_26,
      S(0) => example_spi_byte_n_27,
      SR(0) => reset,
      data12(0) => data12(0),
      icap_clk => icap_clk,
      in0(4 downto 0) => ns_state(4 downto 0),
      ns_rxprocessed => ns_rxprocessed,
      ns_start => ns_start,
      \ns_state_inferred__0_i_1_0\ => \ns_state_inferred__0_i_7_n_0\,
      \ns_state_inferred__0_i_5_0\ => \ns_state_inferred__0_i_18_n_0\,
      ns_txprocessed => ns_txprocessed,
      \out\(4 downto 0) => state(4 downto 0),
      rx_mbox_src_read => rx_mbox_src_read,
      rxv => rxv,
      spi_c => spi_c,
      spi_d => spi_d,
      spi_q => spi_q,
      start => start,
      \state_reg[0]_0\(4 downto 0) => \state__0\(4 downto 0),
      \state_reg[0]_1\ => \state[0]_i_5_n_0\,
      \state_reg[1]_0\(4 downto 0) => \ns_state__0\(4 downto 0),
      \state_reg[2]_0\ => \state[2]_i_2_n_0\,
      \state_reg[2]_1\ => \state[2]_i_4_n_0\,
      \state_reg[4]_0\ => \state[4]_i_2_n_0\
    );
fetch_rxempty_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rx_mbox_dst_full,
      O => fetch_rxempty
    );
g0_b0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"005157FE"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(2),
      I3 => state(3),
      I4 => state(4),
      O => g0_b0_n_0
    );
g0_b8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"004557FE"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(2),
      I3 => state(3),
      I4 => state(4),
      O => g0_b8_n_0
    );
\i___0_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5955"
    )
        port map (
      I0 => \dat_len_reg_n_0_[8]\,
      I1 => \dat_len_reg_n_0_[7]\,
      I2 => state(0),
      I3 => state(4),
      O => \i___0_carry__0_i_1_n_0\
    );
\i___0_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \dat_len_reg_n_0_[6]\,
      I1 => state(4),
      I2 => state(0),
      O => \i___0_carry_i_1_n_0\
    );
\i___0_carry_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20DF"
    )
        port map (
      I0 => \dat_len_reg_n_0_[5]\,
      I1 => state(0),
      I2 => state(4),
      I3 => \dat_len_reg_n_0_[6]\,
      O => \i___0_carry_i_10_n_0\
    );
\i___0_carry_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20DF"
    )
        port map (
      I0 => \dat_len_reg_n_0_[4]\,
      I1 => state(0),
      I2 => state(4),
      I3 => \dat_len_reg_n_0_[5]\,
      O => \i___0_carry_i_11_n_0\
    );
\i___0_carry_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20DF"
    )
        port map (
      I0 => \dat_len_reg_n_0_[3]\,
      I1 => state(0),
      I2 => state(4),
      I3 => \dat_len_reg_n_0_[4]\,
      O => \i___0_carry_i_12_n_0\
    );
\i___0_carry_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20DF"
    )
        port map (
      I0 => \dat_len_reg_n_0_[2]\,
      I1 => state(0),
      I2 => state(4),
      I3 => \dat_len_reg_n_0_[3]\,
      O => \i___0_carry_i_13_n_0\
    );
\i___0_carry_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40BF"
    )
        port map (
      I0 => \dat_len_reg_n_0_[1]\,
      I1 => state(0),
      I2 => state(4),
      I3 => \dat_len_reg_n_0_[2]\,
      O => \i___0_carry_i_14_n_0\
    );
\i___0_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \dat_len_reg_n_0_[5]\,
      I1 => state(4),
      I2 => state(0),
      O => \i___0_carry_i_2_n_0\
    );
\i___0_carry_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \dat_len_reg_n_0_[4]\,
      I1 => state(4),
      I2 => state(0),
      O => \i___0_carry_i_3_n_0\
    );
\i___0_carry_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \dat_len_reg_n_0_[3]\,
      I1 => state(4),
      I2 => state(0),
      O => \i___0_carry_i_4_n_0\
    );
\i___0_carry_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \dat_len_reg_n_0_[2]\,
      I1 => state(4),
      I2 => state(0),
      O => \i___0_carry_i_5_n_0\
    );
\i___0_carry_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \dat_len_reg_n_0_[1]\,
      I1 => state(0),
      I2 => state(4),
      O => \i___0_carry_i_6_n_0\
    );
\i___0_carry_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20DF"
    )
        port map (
      I0 => \dat_len_reg_n_0_[6]\,
      I1 => state(0),
      I2 => state(4),
      I3 => \dat_len_reg_n_0_[7]\,
      O => \i___0_carry_i_9_n_0\
    );
\ns_state_inferred__0_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state(3),
      I1 => state(2),
      O => \ns_state_inferred__0_i_18_n_0\
    );
\ns_state_inferred__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => rx_mbox_src_read,
      I3 => \state[4]_i_2_n_0\,
      O => \ns_state_inferred__0_i_7_n_0\
    );
\rx_mbox_dst_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => rx_mbox_src_write,
      D => rx_mbox_src_data(0),
      Q => fetch_rxdata(0),
      R => reset
    );
\rx_mbox_dst_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => rx_mbox_src_write,
      D => rx_mbox_src_data(1),
      Q => fetch_rxdata(1),
      R => reset
    );
\rx_mbox_dst_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => rx_mbox_src_write,
      D => rx_mbox_src_data(2),
      Q => fetch_rxdata(2),
      R => reset
    );
\rx_mbox_dst_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => rx_mbox_src_write,
      D => rx_mbox_src_data(3),
      Q => fetch_rxdata(3),
      R => reset
    );
\rx_mbox_dst_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => rx_mbox_src_write,
      D => rx_mbox_src_data(4),
      Q => fetch_rxdata(4),
      R => reset
    );
\rx_mbox_dst_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => rx_mbox_src_write,
      D => rx_mbox_src_data(5),
      Q => fetch_rxdata(5),
      R => reset
    );
\rx_mbox_dst_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => rx_mbox_src_write,
      D => rx_mbox_src_data(6),
      Q => fetch_rxdata(6),
      R => reset
    );
\rx_mbox_dst_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => rx_mbox_src_write,
      D => rx_mbox_src_data(7),
      Q => fetch_rxdata(7),
      R => reset
    );
rx_mbox_dst_full_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => rx_mbox_src_write,
      I1 => fetch_rxread,
      I2 => rx_mbox_dst_full,
      O => rx_mbox_dst_full_i_1_n_0
    );
rx_mbox_dst_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => rx_mbox_dst_full_i_1_n_0,
      Q => rx_mbox_dst_full,
      R => reset
    );
rx_mbox_dst_irq_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fetch_rxread,
      I1 => rx_mbox_dst_full,
      O => rx_mbox_dst_irq_i_1_n_0
    );
rx_mbox_dst_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => rx_mbox_dst_irq_i_1_n_0,
      Q => rx_mbox_dst_irq,
      R => '0'
    );
rx_mbox_dst_read_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => fetch_rxread,
      Q => rx_mbox_dst_read,
      R => reset
    );
\rx_mbox_src_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => rx_0(0),
      Q => rx_mbox_src_data(0),
      R => reset
    );
\rx_mbox_src_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => rx(1),
      Q => rx_mbox_src_data(1),
      R => reset
    );
\rx_mbox_src_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => rx(2),
      Q => rx_mbox_src_data(2),
      R => reset
    );
\rx_mbox_src_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => rx(3),
      Q => rx_mbox_src_data(3),
      R => reset
    );
\rx_mbox_src_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => rx(4),
      Q => rx_mbox_src_data(4),
      R => reset
    );
\rx_mbox_src_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => rx(5),
      Q => rx_mbox_src_data(5),
      R => reset
    );
\rx_mbox_src_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => rx(6),
      Q => rx_mbox_src_data(6),
      R => reset
    );
\rx_mbox_src_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => rx(7),
      Q => rx_mbox_src_data(7),
      R => reset
    );
rx_mbox_src_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => rx_mbox_dst_irq,
      Q => rx_mbox_src_irq,
      R => '0'
    );
rx_mbox_src_read_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => rx_mbox_dst_read,
      Q => rx_mbox_src_read,
      R => reset
    );
rx_mbox_src_write_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => ns_rxprocessed,
      Q => rx_mbox_src_write,
      R => reset
    );
rxvd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => rxv,
      Q => rxvd,
      R => '0'
    );
sel_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => ns_sel_n,
      Q => sel_n,
      S => reset
    );
spi_s_ofd: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => ns_sel_n,
      Q => spi_s_n,
      S => reset
    );
spi_s_ofd_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFABAAAAAAAAAA"
    )
        port map (
      I0 => spi_s_ofd_i_2_n_0,
      I1 => \dat_len_reg_n_0_[4]\,
      I2 => spi_s_ofd_i_3_n_0,
      I3 => state(0),
      I4 => state(4),
      I5 => spi_s_ofd_i_4_n_0,
      O => ns_sel_n
    );
spi_s_ofd_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100011001"
    )
        port map (
      I0 => state(2),
      I1 => state(4),
      I2 => state(0),
      I3 => state(3),
      I4 => \dat_len_reg_n_0_[4]\,
      I5 => state(1),
      O => spi_s_ofd_i_2_n_0
    );
spi_s_ofd_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => state(3),
      I1 => state(2),
      O => spi_s_ofd_i_3_n_0
    );
spi_s_ofd_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0FFFF"
    )
        port map (
      I0 => rxvd,
      I1 => sel_n,
      I2 => state(1),
      I3 => \state[4]_i_2_n_0\,
      I4 => state(4),
      O => spi_s_ofd_i_4_n_0
    );
start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => ns_start,
      Q => start,
      R => reset
    );
\state[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \dat_len_reg_n_0_[5]\,
      I1 => \dat_len_reg_n_0_[4]\,
      I2 => \dat_len_reg_n_0_[7]\,
      I3 => \dat_len_reg_n_0_[6]\,
      I4 => \state[4]_i_4_n_0\,
      I5 => rx_mbox_src_read,
      O => \state[0]_i_5_n_0\
    );
\state[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => \state[4]_i_2_n_0\,
      O => \state[2]_i_2_n_0\
    );
\state[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \state__0\(1),
      I1 => rx_mbox_src_read,
      I2 => \state[4]_i_2_n_0\,
      O => \state[2]_i_4_n_0\
    );
\state[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \state[4]_i_4_n_0\,
      I1 => \dat_len_reg_n_0_[6]\,
      I2 => \dat_len_reg_n_0_[7]\,
      I3 => \dat_len_reg_n_0_[4]\,
      I4 => \dat_len_reg_n_0_[5]\,
      O => \state[4]_i_2_n_0\
    );
\state[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \dat_len_reg_n_0_[1]\,
      I1 => \dat_len_reg_n_0_[8]\,
      I2 => \dat_len_reg_n_0_[2]\,
      I3 => \dat_len_reg_n_0_[3]\,
      I4 => \dat_len_reg_n_0_[0]\,
      O => \state[4]_i_4_n_0\
    );
state_inst: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state__0\(4),
      O => state(4)
    );
\state_inst__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state__0\(3),
      O => state(3)
    );
\state_inst__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state__0\(2),
      O => state(2)
    );
\state_inst__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state__0\(1),
      O => state(1)
    );
\state_inst__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state__0\(0),
      O => state(0)
    );
\state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => \ns_state__0\(0),
      Q => \state__0\(0),
      R => reset
    );
\state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => \ns_state__0\(1),
      Q => \state__0\(1),
      R => reset
    );
\state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => \ns_state__0\(2),
      Q => \state__0\(2),
      R => reset
    );
\state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => \ns_state__0\(3),
      Q => \state__0\(3),
      R => reset
    );
\state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => \ns_state__0\(4),
      Q => \state__0\(4),
      R => reset
    );
sync_a: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => '1',
      Q => q_sync_a,
      R => '0'
    );
sync_b: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => q_sync_a,
      Q => q_sync_b,
      R => '0'
    );
sync_c: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => q_sync_b,
      Q => q_sync_c,
      R => '0'
    );
sync_d: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => q_sync_c,
      Q => q_sync_d,
      R => '0'
    );
sync_e: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => q_sync_d,
      Q => q_sync_e,
      R => '0'
    );
sync_f: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => q_sync_e,
      Q => q_sync_f,
      R => '0'
    );
sync_g: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => q_sync_f,
      Q => q_sync_g,
      R => '0'
    );
sync_h: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => D0,
      Q => q_sync_h,
      S => rx_mbox_src_irq
    );
sync_h_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_sync_g,
      O => D0
    );
sync_i: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => q_sync_h,
      Q => reset,
      S => rx_mbox_src_irq
    );
\tx_mbox_dst_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => tx_mbox_src_write,
      D => tx_mbox_src_data(0),
      Q => tx_mbox_dst_data(0),
      R => reset
    );
\tx_mbox_dst_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => tx_mbox_src_write,
      D => tx_mbox_src_data(1),
      Q => tx_mbox_dst_data(1),
      R => reset
    );
\tx_mbox_dst_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => tx_mbox_src_write,
      D => tx_mbox_src_data(2),
      Q => tx_mbox_dst_data(2),
      R => reset
    );
\tx_mbox_dst_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => tx_mbox_src_write,
      D => tx_mbox_src_data(3),
      Q => tx_mbox_dst_data(3),
      R => reset
    );
\tx_mbox_dst_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => tx_mbox_src_write,
      D => tx_mbox_src_data(4),
      Q => tx_mbox_dst_data(4),
      R => reset
    );
\tx_mbox_dst_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => tx_mbox_src_write,
      D => tx_mbox_src_data(5),
      Q => tx_mbox_dst_data(5),
      R => reset
    );
\tx_mbox_dst_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => tx_mbox_src_write,
      D => tx_mbox_src_data(6),
      Q => tx_mbox_dst_data(6),
      R => reset
    );
\tx_mbox_dst_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => tx_mbox_src_write,
      D => tx_mbox_src_data(7),
      Q => tx_mbox_dst_data(7),
      R => reset
    );
tx_mbox_dst_full_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => ns_txprocessed,
      I1 => tx_mbox_src_write,
      I2 => data12(0),
      O => tx_mbox_dst_full_i_1_n_0
    );
tx_mbox_dst_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => tx_mbox_dst_full_i_1_n_0,
      Q => data12(0),
      R => reset
    );
tx_mbox_dst_read_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => ns_txprocessed,
      Q => tx_mbox_dst_read,
      R => reset
    );
\tx_mbox_src_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => fetch_txdata(0),
      Q => tx_mbox_src_data(0),
      R => reset
    );
\tx_mbox_src_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => fetch_txdata(1),
      Q => tx_mbox_src_data(1),
      R => reset
    );
\tx_mbox_src_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => fetch_txdata(2),
      Q => tx_mbox_src_data(2),
      R => reset
    );
\tx_mbox_src_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => fetch_txdata(3),
      Q => tx_mbox_src_data(3),
      R => reset
    );
\tx_mbox_src_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => fetch_txdata(4),
      Q => tx_mbox_src_data(4),
      R => reset
    );
\tx_mbox_src_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => fetch_txdata(5),
      Q => tx_mbox_src_data(5),
      R => reset
    );
\tx_mbox_src_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => fetch_txdata(6),
      Q => tx_mbox_src_data(6),
      R => reset
    );
\tx_mbox_src_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => fetch_txdata(7),
      Q => tx_mbox_src_data(7),
      R => reset
    );
tx_mbox_src_full_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => fetch_txwrite,
      I1 => tx_mbox_dst_read,
      I2 => \^fetch_txfull\,
      O => tx_mbox_src_full_i_1_n_0
    );
tx_mbox_src_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => tx_mbox_src_full_i_1_n_0,
      Q => \^fetch_txfull\,
      R => reset
    );
tx_mbox_src_write_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => fetch_txwrite,
      Q => tx_mbox_src_write,
      R => reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity semicap_semicap_axi_v1_0 is
  port (
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    oMinVoterRegClearStrobe : out STD_LOGIC;
    oMonitorRegByte : out STD_LOGIC_VECTOR ( 7 downto 0 );
    oMonitorRegPutByte : out STD_LOGIC;
    oMonitorRegWriteStrobe : out STD_LOGIC;
    oResetsReg : out STD_LOGIC_VECTOR ( 2 downto 0 );
    oConfigRegIrqMask : out STD_LOGIC_VECTOR ( 2 downto 0 );
    oConfigRegSemEn : out STD_LOGIC;
    oTblAddReg : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_ARREADY : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    oMonitorRegGetByte : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    iMinVoterRegTmrStat : in STD_LOGIC_VECTOR ( 2 downto 0 );
    iStatusRegState : in STD_LOGIC_VECTOR ( 3 downto 0 );
    iMonitorRegByte : in STD_LOGIC_VECTOR ( 7 downto 0 );
    iConfigRegIrqMask : in STD_LOGIC_VECTOR ( 2 downto 0 );
    iTblAddReg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    iDevInfoId : in STD_LOGIC_VECTOR ( 7 downto 0 );
    iMinVoterRegCmpStat : in STD_LOGIC;
    iStatusRegFifoCmdFull : in STD_LOGIC;
    iDevInfoVersionMinor : in STD_LOGIC_VECTOR ( 7 downto 0 );
    iStatusRegFifoStatFull : in STD_LOGIC;
    iStatusRegMonEmpty : in STD_LOGIC;
    iDevInfoVersionMajor : in STD_LOGIC_VECTOR ( 7 downto 0 );
    iConfigRegSemEn : in STD_LOGIC;
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of semicap_semicap_axi_v1_0 : entity is "semicap_axi_v1_0";
end semicap_semicap_axi_v1_0;

architecture STRUCTURE of semicap_semicap_axi_v1_0 is
begin
semicap_axi_v1_0_S00_AXI_inst: entity work.semicap_semicap_axi_v1_0_S00_AXI
     port map (
      S_AXI_ARREADY => S_AXI_ARREADY,
      S_AXI_AWREADY => S_AXI_AWREADY,
      S_AXI_WREADY => S_AXI_WREADY,
      iConfigRegIrqMask(2 downto 0) => iConfigRegIrqMask(2 downto 0),
      iConfigRegSemEn => iConfigRegSemEn,
      iDevInfoId(7 downto 0) => iDevInfoId(7 downto 0),
      iDevInfoVersionMajor(7 downto 0) => iDevInfoVersionMajor(7 downto 0),
      iDevInfoVersionMinor(7 downto 0) => iDevInfoVersionMinor(7 downto 0),
      iMinVoterRegCmpStat => iMinVoterRegCmpStat,
      iMinVoterRegTmrStat(2 downto 0) => iMinVoterRegTmrStat(2 downto 0),
      iMonitorRegByte(7 downto 0) => iMonitorRegByte(7 downto 0),
      iStatusRegFifoCmdFull => iStatusRegFifoCmdFull,
      iStatusRegFifoStatFull => iStatusRegFifoStatFull,
      iStatusRegMonEmpty => iStatusRegMonEmpty,
      iStatusRegState(3 downto 0) => iStatusRegState(3 downto 0),
      iTblAddReg(31 downto 0) => iTblAddReg(31 downto 0),
      oConfigRegIrqMask(2 downto 0) => oConfigRegIrqMask(2 downto 0),
      oConfigRegSemEn => oConfigRegSemEn,
      oMinVoterRegClearStrobe => oMinVoterRegClearStrobe,
      oMonitorRegByte(7 downto 0) => oMonitorRegByte(7 downto 0),
      oMonitorRegGetByte => oMonitorRegGetByte,
      oMonitorRegPutByte => oMonitorRegPutByte,
      oMonitorRegWriteStrobe => oMonitorRegWriteStrobe,
      oResetsReg(2 downto 0) => oResetsReg(2 downto 0),
      oTblAddReg(31 downto 0) => oTblAddReg(31 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(2 downto 0) => s00_axi_araddr(2 downto 0),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(2 downto 0) => s00_axi_awaddr(2 downto 0),
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity semicap_semicap_hipero_icap_0_0 is
  port (
    icap_avail : out STD_LOGIC;
    icap_prdone : out STD_LOGIC;
    icap_prerror : out STD_LOGIC;
    icap_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    fecc_crcerror : out STD_LOGIC;
    fecc_eccerrornotsingle : out STD_LOGIC;
    fecc_eccerrorsingle : out STD_LOGIC;
    fecc_endofframe : out STD_LOGIC;
    fecc_endofscan : out STD_LOGIC;
    fecc_far : out STD_LOGIC_VECTOR ( 25 downto 0 );
    icap_clk : in STD_LOGIC;
    icap_csib : in STD_LOGIC;
    icap_rdwrb : in STD_LOGIC;
    icap_i : in STD_LOGIC_VECTOR ( 31 downto 0 );
    fecc_farsel : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of semicap_semicap_hipero_icap_0_0 : entity is "semicap_hipero_icap_0_0,hipero_icap,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of semicap_semicap_hipero_icap_0_0 : entity is "semicap_hipero_icap_0_0";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of semicap_semicap_hipero_icap_0_0 : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of semicap_semicap_hipero_icap_0_0 : entity is "package_project";
  attribute x_core_info : string;
  attribute x_core_info of semicap_semicap_hipero_icap_0_0 : entity is "hipero_icap,Vivado 2018.3.1";
end semicap_semicap_hipero_icap_0_0;

architecture STRUCTURE of semicap_semicap_hipero_icap_0_0 is
  attribute x_interface_info : string;
  attribute x_interface_info of icap_clk : signal is "xilinx.com:signal:clock:1.0 icap_clk CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of icap_clk : signal is "XIL_INTERFACENAME icap_clk, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN semicap_clk_100MHz, INSERT_VIP 0";
begin
U0: entity work.semicap_hipero_icap
     port map (
      fecc_crcerror => fecc_crcerror,
      fecc_eccerrornotsingle => fecc_eccerrornotsingle,
      fecc_eccerrorsingle => fecc_eccerrorsingle,
      fecc_endofframe => fecc_endofframe,
      fecc_endofscan => fecc_endofscan,
      fecc_far(25 downto 0) => fecc_far(25 downto 0),
      fecc_farsel(1 downto 0) => fecc_farsel(1 downto 0),
      icap_avail => icap_avail,
      icap_clk => icap_clk,
      icap_csib => icap_csib,
      icap_i(31 downto 0) => icap_i(31 downto 0),
      icap_o(31 downto 0) => icap_o(31 downto 0),
      icap_prdone => icap_prdone,
      icap_prerror => icap_prerror,
      icap_rdwrb => icap_rdwrb
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity semicap_semicap_icapmux_0_0 is
  port (
    oIcapCsib : out STD_LOGIC;
    oIcapI : out STD_LOGIC_VECTOR ( 31 downto 0 );
    oIcapRdWrb : out STD_LOGIC;
    iIcapAvail : in STD_LOGIC;
    iIcapO : in STD_LOGIC_VECTOR ( 31 downto 0 );
    iIcapPrDone : in STD_LOGIC;
    iIcapPrError : in STD_LOGIC;
    oHwIcapAvail : out STD_LOGIC;
    oHwIcapI : out STD_LOGIC_VECTOR ( 31 downto 0 );
    iHwIcapCsib : in STD_LOGIC;
    iHwIcapO : in STD_LOGIC_VECTOR ( 31 downto 0 );
    iHwIcapWr_n : in STD_LOGIC;
    oSemIcapAvail : out STD_LOGIC;
    oSemIcapI : out STD_LOGIC_VECTOR ( 31 downto 0 );
    oSemIcapPrDone : out STD_LOGIC;
    oSemIcapPrError : out STD_LOGIC;
    iSemIcapCsib : in STD_LOGIC;
    iSemIcapWr_n : in STD_LOGIC;
    iSemIcapO : in STD_LOGIC_VECTOR ( 31 downto 0 );
    iEngSemSelect : in STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of semicap_semicap_icapmux_0_0 : entity is "semicap_icapmux_0_0,icapmux,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of semicap_semicap_icapmux_0_0 : entity is "semicap_icapmux_0_0";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of semicap_semicap_icapmux_0_0 : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of semicap_semicap_icapmux_0_0 : entity is "module_ref";
  attribute x_core_info : string;
  attribute x_core_info of semicap_semicap_icapmux_0_0 : entity is "icapmux,Vivado 2019.1.1";
end semicap_semicap_icapmux_0_0;

architecture STRUCTURE of semicap_semicap_icapmux_0_0 is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of oHwIcapAvail_INST_0 : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of oIcapCsib_INST_0 : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of oIcapRdWrb_INST_0 : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of oSemIcapAvail_INST_0 : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \oSemIcapI[0]_INST_0\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \oSemIcapI[10]_INST_0\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \oSemIcapI[11]_INST_0\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \oSemIcapI[12]_INST_0\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \oSemIcapI[13]_INST_0\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \oSemIcapI[14]_INST_0\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \oSemIcapI[15]_INST_0\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \oSemIcapI[16]_INST_0\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \oSemIcapI[17]_INST_0\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \oSemIcapI[18]_INST_0\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \oSemIcapI[19]_INST_0\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \oSemIcapI[1]_INST_0\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \oSemIcapI[20]_INST_0\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \oSemIcapI[21]_INST_0\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \oSemIcapI[22]_INST_0\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \oSemIcapI[23]_INST_0\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \oSemIcapI[24]_INST_0\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \oSemIcapI[25]_INST_0\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \oSemIcapI[26]_INST_0\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \oSemIcapI[27]_INST_0\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \oSemIcapI[28]_INST_0\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \oSemIcapI[29]_INST_0\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \oSemIcapI[2]_INST_0\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \oSemIcapI[30]_INST_0\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \oSemIcapI[31]_INST_0\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \oSemIcapI[3]_INST_0\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \oSemIcapI[4]_INST_0\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \oSemIcapI[5]_INST_0\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \oSemIcapI[6]_INST_0\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \oSemIcapI[7]_INST_0\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \oSemIcapI[8]_INST_0\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \oSemIcapI[9]_INST_0\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of oSemIcapPrDone_INST_0 : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of oSemIcapPrError_INST_0 : label is "soft_lutpair247";
begin
U0: entity work.semicap_icapmux
     port map (
      iEngSemSelect => iEngSemSelect,
      iHwIcapO(31 downto 0) => iHwIcapO(31 downto 0),
      iIcapO(31 downto 0) => iIcapO(31 downto 0),
      iSemIcapO(31 downto 0) => iSemIcapO(31 downto 0),
      oHwIcapI(31 downto 0) => oHwIcapI(31 downto 0),
      oIcapI(31 downto 0) => oIcapI(31 downto 0)
    );
oHwIcapAvail_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => iIcapAvail,
      I1 => iEngSemSelect,
      O => oHwIcapAvail
    );
oIcapCsib_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iSemIcapCsib,
      I1 => iEngSemSelect,
      I2 => iHwIcapCsib,
      O => oIcapCsib
    );
oIcapRdWrb_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => iSemIcapWr_n,
      I1 => iEngSemSelect,
      I2 => iHwIcapWr_n,
      O => oIcapRdWrb
    );
oSemIcapAvail_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => iEngSemSelect,
      I1 => iIcapAvail,
      O => oSemIcapAvail
    );
\oSemIcapI[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => iEngSemSelect,
      I1 => iIcapO(0),
      O => oSemIcapI(0)
    );
\oSemIcapI[10]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => iEngSemSelect,
      I1 => iIcapO(10),
      O => oSemIcapI(10)
    );
\oSemIcapI[11]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => iEngSemSelect,
      I1 => iIcapO(11),
      O => oSemIcapI(11)
    );
\oSemIcapI[12]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => iEngSemSelect,
      I1 => iIcapO(12),
      O => oSemIcapI(12)
    );
\oSemIcapI[13]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => iEngSemSelect,
      I1 => iIcapO(13),
      O => oSemIcapI(13)
    );
\oSemIcapI[14]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => iEngSemSelect,
      I1 => iIcapO(14),
      O => oSemIcapI(14)
    );
\oSemIcapI[15]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => iEngSemSelect,
      I1 => iIcapO(15),
      O => oSemIcapI(15)
    );
\oSemIcapI[16]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => iEngSemSelect,
      I1 => iIcapO(16),
      O => oSemIcapI(16)
    );
\oSemIcapI[17]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => iEngSemSelect,
      I1 => iIcapO(17),
      O => oSemIcapI(17)
    );
\oSemIcapI[18]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => iEngSemSelect,
      I1 => iIcapO(18),
      O => oSemIcapI(18)
    );
\oSemIcapI[19]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => iEngSemSelect,
      I1 => iIcapO(19),
      O => oSemIcapI(19)
    );
\oSemIcapI[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => iEngSemSelect,
      I1 => iIcapO(1),
      O => oSemIcapI(1)
    );
\oSemIcapI[20]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => iEngSemSelect,
      I1 => iIcapO(20),
      O => oSemIcapI(20)
    );
\oSemIcapI[21]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => iEngSemSelect,
      I1 => iIcapO(21),
      O => oSemIcapI(21)
    );
\oSemIcapI[22]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => iEngSemSelect,
      I1 => iIcapO(22),
      O => oSemIcapI(22)
    );
\oSemIcapI[23]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => iEngSemSelect,
      I1 => iIcapO(23),
      O => oSemIcapI(23)
    );
\oSemIcapI[24]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => iEngSemSelect,
      I1 => iIcapO(24),
      O => oSemIcapI(24)
    );
\oSemIcapI[25]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => iEngSemSelect,
      I1 => iIcapO(25),
      O => oSemIcapI(25)
    );
\oSemIcapI[26]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => iEngSemSelect,
      I1 => iIcapO(26),
      O => oSemIcapI(26)
    );
\oSemIcapI[27]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => iEngSemSelect,
      I1 => iIcapO(27),
      O => oSemIcapI(27)
    );
\oSemIcapI[28]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => iEngSemSelect,
      I1 => iIcapO(28),
      O => oSemIcapI(28)
    );
\oSemIcapI[29]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => iEngSemSelect,
      I1 => iIcapO(29),
      O => oSemIcapI(29)
    );
\oSemIcapI[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => iEngSemSelect,
      I1 => iIcapO(2),
      O => oSemIcapI(2)
    );
\oSemIcapI[30]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => iEngSemSelect,
      I1 => iIcapO(30),
      O => oSemIcapI(30)
    );
\oSemIcapI[31]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => iEngSemSelect,
      I1 => iIcapO(31),
      O => oSemIcapI(31)
    );
\oSemIcapI[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => iEngSemSelect,
      I1 => iIcapO(3),
      O => oSemIcapI(3)
    );
\oSemIcapI[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => iEngSemSelect,
      I1 => iIcapO(4),
      O => oSemIcapI(4)
    );
\oSemIcapI[5]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => iEngSemSelect,
      I1 => iIcapO(5),
      O => oSemIcapI(5)
    );
\oSemIcapI[6]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => iEngSemSelect,
      I1 => iIcapO(6),
      O => oSemIcapI(6)
    );
\oSemIcapI[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => iEngSemSelect,
      I1 => iIcapO(7),
      O => oSemIcapI(7)
    );
\oSemIcapI[8]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => iEngSemSelect,
      I1 => iIcapO(8),
      O => oSemIcapI(8)
    );
\oSemIcapI[9]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => iEngSemSelect,
      I1 => iIcapO(9),
      O => oSemIcapI(9)
    );
oSemIcapPrDone_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => iEngSemSelect,
      I1 => iIcapPrDone,
      O => oSemIcapPrDone
    );
oSemIcapPrError_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => iEngSemSelect,
      I1 => iIcapPrError,
      O => oSemIcapPrError
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity semicap_slave_attachment is
  port (
    \GEN_BKEND_CE_REGISTERS[17].ce_out_i_reg[17]\ : out STD_LOGIC;
    p_8_in : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\ : out STD_LOGIC;
    Bus_RNW_reg_reg : out STD_LOGIC;
    s_axi_rvalid_i_reg_0 : out STD_LOGIC;
    s_axi_bvalid_i_reg_0 : out STD_LOGIC;
    \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]_0\ : out STD_LOGIC;
    \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]_1\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[17].ce_out_i_reg[17]_0\ : out STD_LOGIC;
    IP2Bus_WrAck_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    irpt_rdack : out STD_LOGIC;
    intr2bus_rdack0 : out STD_LOGIC;
    irpt_wrack : out STD_LOGIC;
    interrupt_wrce_strb : out STD_LOGIC;
    irpt_wrack_d1_reg : out STD_LOGIC;
    IP2Bus_RdAck0 : out STD_LOGIC;
    IP2Bus_WrAck0 : out STD_LOGIC;
    p_10_in : out STD_LOGIC;
    p_11_in : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    bus2ip_wrce : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \AXI_HW_wdata[31]\ : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    bus2ip_reset : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    ip2bus_wrack_i : in STD_LOGIC;
    ip2bus_rdack_i : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    ip2bus_rdack_i_reg : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    intr2bus_wrack : in STD_LOGIC;
    irpt_rdack_d1 : in STD_LOGIC;
    irpt_wrack_d1 : in STD_LOGIC;
    ipbus_ack_fifo : in STD_LOGIC;
    ipbus_ack : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    busip_1 : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data_reg[20]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    scndry_vect_out : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wr_data_count : in STD_LOGIC_VECTOR ( 10 downto 0 );
    rd_data_count : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_bready : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    scndry_out : in STD_LOGIC;
    \IP2Bus_Data_reg[30]\ : in STD_LOGIC;
    \IP2Bus_Data_reg[29]\ : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ipif_glbl_irpt_enable_reg : in STD_LOGIC;
    \ip2bus_data_i_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_axi_rdata_i_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of semicap_slave_attachment : entity is "slave_attachment";
end semicap_slave_attachment;

architecture STRUCTURE of semicap_slave_attachment is
  signal \FSM_onehot_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^include_dphase_timer.dpto_cnt_reg[0]_0\ : STD_LOGIC;
  signal \^include_dphase_timer.dpto_cnt_reg[0]_1\ : STD_LOGIC;
  signal bus2ip_addr : STD_LOGIC_VECTOR ( 0 to 6 );
  signal \bus2ip_addr_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[8]_i_1_n_0\ : STD_LOGIC;
  signal bus2ip_rnw_i : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal is_read : STD_LOGIC;
  signal is_read_i_1_n_0 : STD_LOGIC;
  signal is_read_reg_n_0 : STD_LOGIC;
  signal is_write : STD_LOGIC;
  signal is_write_reg_n_0 : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rst : STD_LOGIC;
  signal s_axi_bresp_i : STD_LOGIC;
  signal s_axi_bvalid_i_i_1_n_0 : STD_LOGIC;
  signal \^s_axi_bvalid_i_reg_0\ : STD_LOGIC;
  signal s_axi_rresp_i : STD_LOGIC;
  signal s_axi_rvalid_i_i_1_n_0 : STD_LOGIC;
  signal \^s_axi_rvalid_i_reg_0\ : STD_LOGIC;
  signal start2 : STD_LOGIC;
  signal start2_i_1_n_0 : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state[1]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[2]_i_2\ : label is "soft_lutpair116";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001";
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[0]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[1]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[2]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[4]_i_2\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[2]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[4]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[5]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[6]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[7]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[8]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of is_read_i_2 : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of is_write_i_1 : label is "soft_lutpair117";
begin
  \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]_0\ <= \^include_dphase_timer.dpto_cnt_reg[0]_0\;
  \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]_1\ <= \^include_dphase_timer.dpto_cnt_reg[0]_1\;
  s_axi_bvalid_i_reg_0 <= \^s_axi_bvalid_i_reg_0\;
  s_axi_rvalid_i_reg_0 <= \^s_axi_rvalid_i_reg_0\;
\FSM_onehot_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888FFF8888"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_state[3]_i_2_n_0\,
      I2 => s_axi_awvalid,
      I3 => s_axi_wvalid,
      I4 => \FSM_onehot_state_reg_n_0_[0]\,
      I5 => s_axi_arvalid,
      O => \FSM_onehot_state[0]_i_1_n_0\
    );
\FSM_onehot_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00B000B000B0"
    )
        port map (
      I0 => \FSM_onehot_state[2]_i_2_n_0\,
      I1 => is_read_reg_n_0,
      I2 => s_axi_rresp_i,
      I3 => ip2bus_rdack_i,
      I4 => s_axi_arvalid,
      I5 => \FSM_onehot_state_reg_n_0_[0]\,
      O => \FSM_onehot_state[1]_i_1_n_0\
    );
\FSM_onehot_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF00B0"
    )
        port map (
      I0 => \FSM_onehot_state[2]_i_2_n_0\,
      I1 => is_write_reg_n_0,
      I2 => s_axi_bresp_i,
      I3 => ip2bus_wrack_i,
      I4 => is_write,
      O => \FSM_onehot_state[2]_i_1_n_0\
    );
\FSM_onehot_state[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(4),
      I1 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(3),
      I2 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(0),
      I3 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(2),
      I4 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(1),
      O => \FSM_onehot_state[2]_i_2_n_0\
    );
\FSM_onehot_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_state[3]_i_2_n_0\,
      I2 => \^include_dphase_timer.dpto_cnt_reg[0]_1\,
      I3 => s_axi_bresp_i,
      I4 => s_axi_rresp_i,
      I5 => \^include_dphase_timer.dpto_cnt_reg[0]_0\,
      O => \FSM_onehot_state[3]_i_1_n_0\
    );
\FSM_onehot_state[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_bready,
      I1 => \^s_axi_bvalid_i_reg_0\,
      I2 => s_axi_rready,
      I3 => \^s_axi_rvalid_i_reg_0\,
      O => \FSM_onehot_state[3]_i_2_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[0]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[0]\,
      S => rst
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[1]_i_1_n_0\,
      Q => s_axi_rresp_i,
      R => rst
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[2]_i_1_n_0\,
      Q => s_axi_bresp_i,
      R => rst
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[3]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[3]\,
      R => rst
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(0),
      O => plusOp(0)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(0),
      I1 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(1),
      O => plusOp(1)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(1),
      I1 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(0),
      I2 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(2),
      O => plusOp(2)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(2),
      I1 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(0),
      I2 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(1),
      I3 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(3),
      O => plusOp(3)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      O => clear
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6CCCCCCC"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(3),
      I1 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(4),
      I2 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(1),
      I3 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(0),
      I4 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(2),
      O => plusOp(4)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp(0),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(0),
      R => clear
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp(1),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(1),
      R => clear
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp(2),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(2),
      R => clear
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp(3),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(3),
      R => clear
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp(4),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(4),
      R => clear
    );
I_DECODER: entity work.semicap_address_decoder
     port map (
      AXI_HW_arready => is_read_reg_n_0,
      \AXI_HW_wdata[31]\ => \AXI_HW_wdata[31]\,
      AXI_HW_wready => is_write_reg_n_0,
      Bus_RNW_reg_reg_0 => Bus_RNW_reg_reg,
      D(31 downto 0) => D(31 downto 0),
      \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0\ => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]\,
      \GEN_BKEND_CE_REGISTERS[17].ce_out_i_reg[17]_0\ => \GEN_BKEND_CE_REGISTERS[17].ce_out_i_reg[17]\,
      \GEN_BKEND_CE_REGISTERS[17].ce_out_i_reg[17]_1\ => \GEN_BKEND_CE_REGISTERS[17].ce_out_i_reg[17]_0\,
      \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0\ => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\,
      \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_1\(0) => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0\(0),
      \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(6) => bus2ip_addr(0),
      \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(5) => bus2ip_addr(1),
      \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(4) => bus2ip_addr(2),
      \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(3) => bus2ip_addr(3),
      \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(2) => bus2ip_addr(4),
      \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(1) => bus2ip_addr(5),
      \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(0) => bus2ip_addr(6),
      \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]\ => \^include_dphase_timer.dpto_cnt_reg[0]_0\,
      \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]_0\ => \^include_dphase_timer.dpto_cnt_reg[0]_1\,
      \IP2Bus_Data_reg[20]\(11 downto 0) => \IP2Bus_Data_reg[20]\(11 downto 0),
      \IP2Bus_Data_reg[27]\(4 downto 0) => Q(4 downto 0),
      \IP2Bus_Data_reg[29]\ => \IP2Bus_Data_reg[29]\,
      \IP2Bus_Data_reg[30]\ => \IP2Bus_Data_reg[30]\,
      IP2Bus_RdAck0 => IP2Bus_RdAck0,
      IP2Bus_WrAck0 => IP2Bus_WrAck0,
      IP2Bus_WrAck_reg => IP2Bus_WrAck_reg,
      Q(4 downto 0) => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(4 downto 0),
      SR(0) => SR(0),
      bus2ip_rnw_i => bus2ip_rnw_i,
      bus2ip_wrce(2 downto 0) => bus2ip_wrce(2 downto 0),
      busip_1 => busip_1,
      dout(31 downto 0) => dout(31 downto 0),
      interrupt_wrce_strb => interrupt_wrce_strb,
      intr2bus_rdack0 => intr2bus_rdack0,
      intr2bus_wrack => intr2bus_wrack,
      \ip2bus_data_i_reg[0]\(0) => \ip2bus_data_i_reg[0]\(0),
      ip2bus_rdack_i => ip2bus_rdack_i,
      ip2bus_rdack_i_reg => ip2bus_rdack_i_reg,
      ip2bus_wrack_i => ip2bus_wrack_i,
      ipbus_ack => ipbus_ack,
      ipbus_ack_fifo => ipbus_ack_fifo,
      ipif_glbl_irpt_enable_reg => ipif_glbl_irpt_enable_reg,
      irpt_rdack => irpt_rdack,
      irpt_rdack_d1 => irpt_rdack_d1,
      irpt_wrack => irpt_wrack,
      irpt_wrack_d1 => irpt_wrack_d1,
      irpt_wrack_d1_reg => irpt_wrack_d1_reg,
      p_10_in => p_10_in,
      p_11_in => p_11_in,
      p_7_out => p_7_out,
      p_8_in => p_8_in,
      rd_data_count(8 downto 0) => rd_data_count(8 downto 0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_wdata(0) => s_axi_wdata(0),
      scndry_out => scndry_out,
      scndry_vect_out(31 downto 0) => scndry_vect_out(31 downto 0),
      start2 => start2,
      wr_data_count(10 downto 0) => wr_data_count(10 downto 0),
      wr_en => wr_en
    );
\bus2ip_addr_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => s_axi_awaddr(0),
      I1 => s_axi_arvalid,
      I2 => s_axi_araddr(0),
      O => \bus2ip_addr_i[2]_i_1_n_0\
    );
\bus2ip_addr_i[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => s_axi_awaddr(1),
      I1 => s_axi_arvalid,
      I2 => s_axi_araddr(1),
      O => \bus2ip_addr_i[3]_i_1_n_0\
    );
\bus2ip_addr_i[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => s_axi_awaddr(2),
      I1 => s_axi_arvalid,
      I2 => s_axi_araddr(2),
      O => \bus2ip_addr_i[4]_i_1_n_0\
    );
\bus2ip_addr_i[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => s_axi_awaddr(3),
      I1 => s_axi_arvalid,
      I2 => s_axi_araddr(3),
      O => \bus2ip_addr_i[5]_i_1_n_0\
    );
\bus2ip_addr_i[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => s_axi_awaddr(4),
      I1 => s_axi_arvalid,
      I2 => s_axi_araddr(4),
      O => \bus2ip_addr_i[6]_i_1_n_0\
    );
\bus2ip_addr_i[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => s_axi_awaddr(5),
      I1 => s_axi_arvalid,
      I2 => s_axi_araddr(5),
      O => \bus2ip_addr_i[7]_i_1_n_0\
    );
\bus2ip_addr_i[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => s_axi_awaddr(6),
      I1 => s_axi_arvalid,
      I2 => s_axi_araddr(6),
      O => \bus2ip_addr_i[8]_i_1_n_0\
    );
\bus2ip_addr_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => start2_i_1_n_0,
      D => \bus2ip_addr_i[2]_i_1_n_0\,
      Q => bus2ip_addr(6),
      R => rst
    );
\bus2ip_addr_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => start2_i_1_n_0,
      D => \bus2ip_addr_i[3]_i_1_n_0\,
      Q => bus2ip_addr(5),
      R => rst
    );
\bus2ip_addr_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => start2_i_1_n_0,
      D => \bus2ip_addr_i[4]_i_1_n_0\,
      Q => bus2ip_addr(4),
      R => rst
    );
\bus2ip_addr_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => start2_i_1_n_0,
      D => \bus2ip_addr_i[5]_i_1_n_0\,
      Q => bus2ip_addr(3),
      R => rst
    );
\bus2ip_addr_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => start2_i_1_n_0,
      D => \bus2ip_addr_i[6]_i_1_n_0\,
      Q => bus2ip_addr(2),
      R => rst
    );
\bus2ip_addr_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => start2_i_1_n_0,
      D => \bus2ip_addr_i[7]_i_1_n_0\,
      Q => bus2ip_addr(1),
      R => rst
    );
\bus2ip_addr_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => start2_i_1_n_0,
      D => \bus2ip_addr_i[8]_i_1_n_0\,
      Q => bus2ip_addr(0),
      R => rst
    );
bus2ip_rnw_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => start2_i_1_n_0,
      D => s_axi_arvalid,
      Q => bus2ip_rnw_i,
      R => rst
    );
is_read_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAA808080"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => s_axi_bready,
      I2 => \^s_axi_bvalid_i_reg_0\,
      I3 => s_axi_rready,
      I4 => \^s_axi_rvalid_i_reg_0\,
      I5 => \FSM_onehot_state_reg_n_0_[0]\,
      O => is_read_i_1_n_0
    );
is_read_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => s_axi_arvalid,
      O => is_read
    );
is_read_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => is_read_i_1_n_0,
      D => is_read,
      Q => is_read_reg_n_0,
      R => rst
    );
is_write_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => s_axi_wvalid,
      I3 => s_axi_awvalid,
      O => is_write
    );
is_write_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => is_read_i_1_n_0,
      D => is_write,
      Q => is_write_reg_n_0,
      R => rst
    );
rst_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_reset,
      Q => rst,
      R => '0'
    );
s_axi_bvalid_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0808"
    )
        port map (
      I0 => \^include_dphase_timer.dpto_cnt_reg[0]_1\,
      I1 => state(1),
      I2 => state(0),
      I3 => s_axi_bready,
      I4 => \^s_axi_bvalid_i_reg_0\,
      O => s_axi_bvalid_i_i_1_n_0
    );
s_axi_bvalid_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_bvalid_i_i_1_n_0,
      Q => \^s_axi_bvalid_i_reg_0\,
      R => rst
    );
\s_axi_rdata_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => \s_axi_rdata_i_reg[31]_0\(0),
      Q => s_axi_rdata(0),
      R => rst
    );
\s_axi_rdata_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => \s_axi_rdata_i_reg[31]_0\(10),
      Q => s_axi_rdata(10),
      R => rst
    );
\s_axi_rdata_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => \s_axi_rdata_i_reg[31]_0\(11),
      Q => s_axi_rdata(11),
      R => rst
    );
\s_axi_rdata_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => \s_axi_rdata_i_reg[31]_0\(12),
      Q => s_axi_rdata(12),
      R => rst
    );
\s_axi_rdata_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => \s_axi_rdata_i_reg[31]_0\(13),
      Q => s_axi_rdata(13),
      R => rst
    );
\s_axi_rdata_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => \s_axi_rdata_i_reg[31]_0\(14),
      Q => s_axi_rdata(14),
      R => rst
    );
\s_axi_rdata_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => \s_axi_rdata_i_reg[31]_0\(15),
      Q => s_axi_rdata(15),
      R => rst
    );
\s_axi_rdata_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => \s_axi_rdata_i_reg[31]_0\(16),
      Q => s_axi_rdata(16),
      R => rst
    );
\s_axi_rdata_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => \s_axi_rdata_i_reg[31]_0\(17),
      Q => s_axi_rdata(17),
      R => rst
    );
\s_axi_rdata_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => \s_axi_rdata_i_reg[31]_0\(18),
      Q => s_axi_rdata(18),
      R => rst
    );
\s_axi_rdata_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => \s_axi_rdata_i_reg[31]_0\(19),
      Q => s_axi_rdata(19),
      R => rst
    );
\s_axi_rdata_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => \s_axi_rdata_i_reg[31]_0\(1),
      Q => s_axi_rdata(1),
      R => rst
    );
\s_axi_rdata_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => \s_axi_rdata_i_reg[31]_0\(20),
      Q => s_axi_rdata(20),
      R => rst
    );
\s_axi_rdata_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => \s_axi_rdata_i_reg[31]_0\(21),
      Q => s_axi_rdata(21),
      R => rst
    );
\s_axi_rdata_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => \s_axi_rdata_i_reg[31]_0\(22),
      Q => s_axi_rdata(22),
      R => rst
    );
\s_axi_rdata_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => \s_axi_rdata_i_reg[31]_0\(23),
      Q => s_axi_rdata(23),
      R => rst
    );
\s_axi_rdata_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => \s_axi_rdata_i_reg[31]_0\(24),
      Q => s_axi_rdata(24),
      R => rst
    );
\s_axi_rdata_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => \s_axi_rdata_i_reg[31]_0\(25),
      Q => s_axi_rdata(25),
      R => rst
    );
\s_axi_rdata_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => \s_axi_rdata_i_reg[31]_0\(26),
      Q => s_axi_rdata(26),
      R => rst
    );
\s_axi_rdata_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => \s_axi_rdata_i_reg[31]_0\(27),
      Q => s_axi_rdata(27),
      R => rst
    );
\s_axi_rdata_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => \s_axi_rdata_i_reg[31]_0\(28),
      Q => s_axi_rdata(28),
      R => rst
    );
\s_axi_rdata_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => \s_axi_rdata_i_reg[31]_0\(29),
      Q => s_axi_rdata(29),
      R => rst
    );
\s_axi_rdata_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => \s_axi_rdata_i_reg[31]_0\(2),
      Q => s_axi_rdata(2),
      R => rst
    );
\s_axi_rdata_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => \s_axi_rdata_i_reg[31]_0\(30),
      Q => s_axi_rdata(30),
      R => rst
    );
\s_axi_rdata_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => \s_axi_rdata_i_reg[31]_0\(31),
      Q => s_axi_rdata(31),
      R => rst
    );
\s_axi_rdata_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => \s_axi_rdata_i_reg[31]_0\(3),
      Q => s_axi_rdata(3),
      R => rst
    );
\s_axi_rdata_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => \s_axi_rdata_i_reg[31]_0\(4),
      Q => s_axi_rdata(4),
      R => rst
    );
\s_axi_rdata_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => \s_axi_rdata_i_reg[31]_0\(5),
      Q => s_axi_rdata(5),
      R => rst
    );
\s_axi_rdata_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => \s_axi_rdata_i_reg[31]_0\(6),
      Q => s_axi_rdata(6),
      R => rst
    );
\s_axi_rdata_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => \s_axi_rdata_i_reg[31]_0\(7),
      Q => s_axi_rdata(7),
      R => rst
    );
\s_axi_rdata_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => \s_axi_rdata_i_reg[31]_0\(8),
      Q => s_axi_rdata(8),
      R => rst
    );
\s_axi_rdata_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => \s_axi_rdata_i_reg[31]_0\(9),
      Q => s_axi_rdata(9),
      R => rst
    );
s_axi_rvalid_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0808"
    )
        port map (
      I0 => \^include_dphase_timer.dpto_cnt_reg[0]_0\,
      I1 => state(0),
      I2 => state(1),
      I3 => s_axi_rready,
      I4 => \^s_axi_rvalid_i_reg_0\,
      O => s_axi_rvalid_i_i_1_n_0
    );
s_axi_rvalid_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_rvalid_i_i_1_n_0,
      Q => \^s_axi_rvalid_i_reg_0\,
      R => rst
    );
start2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000F8"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => s_axi_wvalid,
      I2 => s_axi_arvalid,
      I3 => state(0),
      I4 => state(1),
      O => start2_i_1_n_0
    );
start2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => start2_i_1_n_0,
      Q => start2,
      R => rst
    );
\state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFFAACC"
    )
        port map (
      I0 => \^include_dphase_timer.dpto_cnt_reg[0]_1\,
      I1 => s_axi_arvalid,
      I2 => \FSM_onehot_state[3]_i_2_n_0\,
      I3 => state(1),
      I4 => state(0),
      O => p_0_out(0)
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E2E2E2ECCCCCCFF"
    )
        port map (
      I0 => \^include_dphase_timer.dpto_cnt_reg[0]_0\,
      I1 => state(1),
      I2 => \FSM_onehot_state[3]_i_2_n_0\,
      I3 => \state[1]_i_2_n_0\,
      I4 => s_axi_arvalid,
      I5 => state(0),
      O => p_0_out(1)
    );
\state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => s_axi_wvalid,
      O => \state[1]_i_2_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_out(0),
      Q => state(0),
      R => rst
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_out(1),
      Q => state(1),
      R => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity semicap_xpm_fifo_rst is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    wrst_busy : out STD_LOGIC;
    d_out_reg : out STD_LOGIC;
    wr_pntr_plus1_pf_carry : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    underflow_i0 : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    \gwack.wr_ack_i_reg\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \guf.underflow_i_reg\ : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of semicap_xpm_fifo_rst : entity is "xpm_fifo_rst";
end semicap_xpm_fifo_rst;

architecture STRUCTURE of semicap_xpm_fifo_rst is
  signal \/i__n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_ic.curr_rrst_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_rst_ic.fifo_rd_rst_i\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_rd_rst_wr_i\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_rd\ : STD_LOGIC;
  signal \gen_rst_ic.next_rrst_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_rst_ic.rst_seq_reentered_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_i_2_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_reg_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal \rst_i__0\ : STD_LOGIC;
  signal \^wrst_busy\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \/i_\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1\ : label is "soft_lutpair37";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\ : label is "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\ : label is "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11";
  attribute SOFT_HLUTNM of \__0/i_\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \gen_rst_ic.fifo_rd_rst_ic_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \gen_rst_ic.fifo_wr_rst_ic_i_2\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \gen_rst_ic.fifo_wr_rst_ic_i_3\ : label is "soft_lutpair36";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \gen_rst_ic.rrst_wr_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 4;
  attribute INIT : string;
  attribute INIT of \gen_rst_ic.rrst_wr_inst\ : label is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_rst_ic.rrst_wr_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_rst_ic.rrst_wr_inst\ : label is "TRUE";
  attribute DEF_VAL of \gen_rst_ic.wrst_rd_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 4;
  attribute INIT of \gen_rst_ic.wrst_rd_inst\ : label is "0";
  attribute INIT_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 1;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute VERSION of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute XPM_CDC of \gen_rst_ic.wrst_rd_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \gen_rst_ic.wrst_rd_inst\ : label is "TRUE";
begin
  SR(0) <= \^sr\(0);
  wrst_busy <= \^wrst_busy\;
\/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \/i__n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03030200FFFFFFFF"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => p_0_in,
      I2 => rst,
      I3 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I5 => \/i__n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFEEE"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I3 => rst,
      I4 => p_0_in,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0EEE0FFFFEEE0"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => rst,
      I3 => p_0_in,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I5 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03000200"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I1 => rst,
      I2 => p_0_in,
      I3 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => rst,
      I3 => p_0_in,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \/i__n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => p_0_in,
      I2 => rst,
      I3 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      R => '0'
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_rst_ic.curr_rrst_state\(0),
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      O => \gen_rst_ic.next_rrst_state\(1)
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.next_rrst_state\(0),
      Q => \gen_rst_ic.curr_rrst_state\(0),
      R => '0'
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.next_rrst_state\(1),
      Q => \gen_rst_ic.curr_rrst_state\(1),
      R => '0'
    );
\__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \gen_rst_ic.next_rrst_state\(0)
    );
\gen_rst_ic.fifo_rd_rst_ic_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3E"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \gen_rst_ic.fifo_rd_rst_i\
    );
\gen_rst_ic.fifo_rd_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_rd_rst_i\,
      Q => \^sr\(0),
      R => '0'
    );
\gen_rst_ic.fifo_wr_rst_ic_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFFFFFEA0000"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I2 => \rst_i__0\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I4 => \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\,
      I5 => \gen_rst_ic.fifo_wr_rst_ic\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => \rst_i__0\
    );
\gen_rst_ic.fifo_wr_rst_ic_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\,
      Q => \gen_rst_ic.fifo_wr_rst_ic\,
      R => '0'
    );
\gen_rst_ic.rrst_wr_inst\: entity work.semicap_xpm_cdc_sync_rst
     port map (
      dest_clk => wr_clk,
      dest_rst => \gen_rst_ic.fifo_rd_rst_wr_i\,
      src_rst => \^sr\(0)
    );
\gen_rst_ic.rst_seq_reentered_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \gen_rst_ic.rst_seq_reentered_i_2_n_0\,
      I1 => rst,
      I2 => p_0_in,
      O => \gen_rst_ic.rst_seq_reentered_i_1_n_0\
    );
\gen_rst_ic.rst_seq_reentered_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I5 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      O => \gen_rst_ic.rst_seq_reentered_i_2_n_0\
    );
\gen_rst_ic.rst_seq_reentered_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.rst_seq_reentered_i_1_n_0\,
      Q => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      R => '0'
    );
\gen_rst_ic.wr_rst_busy_ic_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFEF00"
    )
        port map (
      I0 => rst,
      I1 => p_0_in,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I3 => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\,
      I4 => \^wrst_busy\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\,
      Q => \^wrst_busy\,
      R => '0'
    );
\gen_rst_ic.wrst_rd_inst\: entity work.\semicap_xpm_cdc_sync_rst__6\
     port map (
      dest_clk => rd_clk,
      dest_rst => \gen_rst_ic.fifo_wr_rst_rd\,
      src_rst => \gen_rst_ic.fifo_wr_rst_ic\
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \gwack.wr_ack_i_reg\,
      I2 => \^wrst_busy\,
      I3 => rst_d1,
      O => wr_pntr_plus1_pf_carry
    );
\guf.underflow_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \guf.underflow_i_reg\,
      I1 => \^sr\(0),
      I2 => rd_en,
      O => underflow_i0
    );
\gwack.wr_ack_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => rst_d1,
      I1 => \gwack.wr_ack_i_reg\,
      I2 => wr_en,
      I3 => \^wrst_busy\,
      I4 => \gen_rst_ic.fifo_wr_rst_ic\,
      I5 => rst,
      O => d_out_reg
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^wrst_busy\,
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \semicap_xpm_fifo_rst__xdcDup__1\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    wrst_busy : out STD_LOGIC;
    \gen_rst_ic.fifo_wr_rst_ic_reg_0\ : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    underflow_i0 : out STD_LOGIC;
    \gen_rst_ic.wr_rst_busy_ic_reg_0\ : out STD_LOGIC;
    \gen_rst_ic.wr_rst_busy_ic_reg_1\ : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gwack.wr_ack_i_reg\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    \guf.underflow_i_reg\ : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \semicap_xpm_fifo_rst__xdcDup__1\ : entity is "xpm_fifo_rst";
end \semicap_xpm_fifo_rst__xdcDup__1\;

architecture STRUCTURE of \semicap_xpm_fifo_rst__xdcDup__1\ is
  signal \/i__n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_ic.curr_rrst_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_rst_ic.fifo_rd_rst_i\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_rd_rst_wr_i\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_2_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_rd\ : STD_LOGIC;
  signal \gen_rst_ic.next_rrst_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_rst_ic.rst_seq_reentered\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_reg_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal \^wrst_busy\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \/i_\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1\ : label is "soft_lutpair76";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\ : label is "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\ : label is "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11";
  attribute SOFT_HLUTNM of \__0/i_\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \gen_rst_ic.fifo_rd_rst_ic_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \gen_rst_ic.fifo_wr_rst_ic_i_2\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \gen_rst_ic.fifo_wr_rst_ic_i_3\ : label is "soft_lutpair77";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \gen_rst_ic.rrst_wr_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 4;
  attribute INIT : string;
  attribute INIT of \gen_rst_ic.rrst_wr_inst\ : label is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_rst_ic.rrst_wr_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_rst_ic.rrst_wr_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \gen_rst_ic.rst_seq_reentered_i_2\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \gen_rst_ic.wr_rst_busy_ic_i_2\ : label is "soft_lutpair78";
  attribute DEF_VAL of \gen_rst_ic.wrst_rd_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 4;
  attribute INIT of \gen_rst_ic.wrst_rd_inst\ : label is "0";
  attribute INIT_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 1;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute VERSION of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute XPM_CDC of \gen_rst_ic.wrst_rd_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \gen_rst_ic.wrst_rd_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \gof.overflow_i_i_1\ : label is "soft_lutpair79";
begin
  SR(0) <= \^sr\(0);
  wrst_busy <= \^wrst_busy\;
\/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \/i__n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"333F333B333B333B"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \/i__n_0\,
      I2 => p_0_in,
      I3 => rst,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I5 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A888A8A8A8A8"
    )
        port map (
      I0 => \/i__n_0\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I3 => rst,
      I4 => p_0_in,
      I5 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFEFE00"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I3 => p_0_in,
      I4 => rst,
      I5 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200020002000000"
    )
        port map (
      I0 => \/i__n_0\,
      I1 => rst,
      I2 => p_0_in,
      I3 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I5 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \/i__n_0\,
      I1 => rst,
      I2 => p_0_in,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I4 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \/i__n_0\,
      I1 => rst,
      I2 => p_0_in,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      R => '0'
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      R => '0'
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      R => '0'
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      R => '0'
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      R => '0'
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_rst_ic.curr_rrst_state\(0),
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      O => \gen_rst_ic.next_rrst_state\(1)
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.next_rrst_state\(0),
      Q => \gen_rst_ic.curr_rrst_state\(0),
      R => '0'
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.next_rrst_state\(1),
      Q => \gen_rst_ic.curr_rrst_state\(1),
      R => '0'
    );
\__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \gen_rst_ic.next_rrst_state\(0)
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \^wrst_busy\,
      I1 => rst_d1,
      I2 => \gwack.wr_ack_i_reg\,
      I3 => wr_en,
      O => \gen_rst_ic.wr_rst_busy_ic_reg_0\
    );
\gen_rst_ic.fifo_rd_rst_ic_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3E"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \gen_rst_ic.fifo_rd_rst_i\
    );
\gen_rst_ic.fifo_rd_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_rd_rst_i\,
      Q => \^sr\(0),
      R => '0'
    );
\gen_rst_ic.fifo_wr_rst_ic_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEFFFFFFAE0000"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I2 => \gen_rst_ic.fifo_wr_rst_ic_i_2_n_0\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I4 => \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\,
      I5 => \gen_rst_ic.fifo_wr_rst_ic\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rst,
      I1 => p_0_in,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_2_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\,
      Q => \gen_rst_ic.fifo_wr_rst_ic\,
      R => '0'
    );
\gen_rst_ic.rrst_wr_inst\: entity work.\semicap_xpm_cdc_sync_rst__5\
     port map (
      dest_clk => wr_clk,
      dest_rst => \gen_rst_ic.fifo_rd_rst_wr_i\,
      src_rst => \^sr\(0)
    );
\gen_rst_ic.rst_seq_reentered_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I1 => \gen_rst_ic.rst_seq_reentered\,
      I2 => p_0_in,
      I3 => rst,
      O => \gen_rst_ic.rst_seq_reentered_i_1_n_0\
    );
\gen_rst_ic.rst_seq_reentered_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      O => \gen_rst_ic.rst_seq_reentered\
    );
\gen_rst_ic.rst_seq_reentered_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.rst_seq_reentered_i_1_n_0\,
      Q => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      R => '0'
    );
\gen_rst_ic.wr_rst_busy_ic_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFEF00"
    )
        port map (
      I0 => rst,
      I1 => p_0_in,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I3 => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\,
      I4 => \^wrst_busy\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\,
      Q => \^wrst_busy\,
      R => '0'
    );
\gen_rst_ic.wrst_rd_inst\: entity work.\semicap_xpm_cdc_sync_rst__4\
     port map (
      dest_clk => rd_clk,
      dest_rst => \gen_rst_ic.fifo_wr_rst_rd\,
      src_rst => \gen_rst_ic.fifo_wr_rst_ic\
    );
\gof.overflow_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => \^wrst_busy\,
      I1 => rst_d1,
      I2 => \gwack.wr_ack_i_reg\,
      I3 => wr_en,
      O => \gen_rst_ic.wr_rst_busy_ic_reg_1\
    );
\guf.underflow_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \guf.underflow_i_reg\,
      I1 => \^sr\(0),
      I2 => rd_en,
      O => underflow_i0
    );
\gwack.wr_ack_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => rst,
      I1 => \gen_rst_ic.fifo_wr_rst_ic\,
      I2 => wr_en,
      I3 => \gwack.wr_ack_i_reg\,
      I4 => rst_d1,
      I5 => \^wrst_busy\,
      O => \gen_rst_ic.fifo_wr_rst_ic_reg_0\
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^wrst_busy\,
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity semicap_builtin_extdepth is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of semicap_builtin_extdepth : entity is "builtin_extdepth";
end semicap_builtin_extdepth;

architecture STRUCTURE of semicap_builtin_extdepth is
  signal srst_qr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of srst_qr : signal is "true";
  attribute msgon : string;
  attribute msgon of srst_qr : signal is "true";
begin
\gonep.inst_prim\: entity work.semicap_builtin_prim
     port map (
      clk => clk,
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rd_rst_busy => rd_rst_busy,
      srst => srst,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
\rst_val_sym.gextw_sym[1].inst_extdi_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => srst_qr(1)
    );
\rst_val_sym.gextw_sym[1].inst_extdi_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => srst_qr(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity semicap_builtin_extdepth_4 is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of semicap_builtin_extdepth_4 : entity is "builtin_extdepth";
end semicap_builtin_extdepth_4;

architecture STRUCTURE of semicap_builtin_extdepth_4 is
  signal srst_qr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of srst_qr : signal is "true";
  attribute msgon : string;
  attribute msgon of srst_qr : signal is "true";
begin
\gonep.inst_prim\: entity work.semicap_builtin_prim_5
     port map (
      clk => clk,
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rd_rst_busy => rd_rst_busy,
      srst => srst,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
\rst_val_sym.gextw_sym[1].inst_extdi_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => srst_qr(1)
    );
\rst_val_sym.gextw_sym[1].inst_extdi_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => srst_qr(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity semicap_sem_ultra_v3_1_11_dbuffer is
  port (
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    icap_csib : out STD_LOGIC;
    icap_rdwrb : out STD_LOGIC;
    icap_i : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \sta_ptr_reg[9]_0\ : out STD_LOGIC;
    \sta_ptr_reg[4]_0\ : out STD_LOGIC;
    \sta_ptr_reg[8]_0\ : out STD_LOGIC;
    \sta_ptr_reg[7]_0\ : out STD_LOGIC;
    \sta_ptr_reg[3]_0\ : out STD_LOGIC;
    \sta_ptr_reg[2]_0\ : out STD_LOGIC;
    burst_flag_reg_0 : out STD_LOGIC;
    mem_read_byte : out STD_LOGIC_VECTOR ( 7 downto 0 );
    burst_flag_reg_1 : out STD_LOGIC;
    \sta_ptr_reg[11]_0\ : out STD_LOGIC;
    \end_ptr_reg[11]_0\ : out STD_LOGIC;
    \end_ptr_reg[10]_0\ : out STD_LOGIC;
    \end_ptr_reg[9]_0\ : out STD_LOGIC;
    \end_ptr_reg[8]_0\ : out STD_LOGIC;
    \sta_ptr_reg[10]_0\ : out STD_LOGIC;
    \sta_ptr_reg[9]_1\ : out STD_LOGIC;
    \sta_ptr_reg[8]_1\ : out STD_LOGIC;
    icap_clk : in STD_LOGIC;
    bram_enable : in STD_LOGIC;
    sync_init : in STD_LOGIC;
    port_id : in STD_LOGIC_VECTOR ( 2 downto 0 );
    out_port_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sta_ptr1__0\ : in STD_LOGIC;
    \wr_b_dat__0\ : in STD_LOGIC;
    sta_ptr12_out : in STD_LOGIC;
    \inc1__5\ : in STD_LOGIC;
    \ports_loop[3].in_port_flop_i_3\ : in STD_LOGIC;
    \ports_loop[3].in_port_flop_i_3_0\ : in STD_LOGIC;
    bgo_strobe : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \end_ptr_reg[10]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    icap_o : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of semicap_sem_ultra_v3_1_11_dbuffer : entity is "sem_ultra_v3_1_11_dbuffer";
end semicap_sem_ultra_v3_1_11_dbuffer;

architecture STRUCTURE of semicap_sem_ultra_v3_1_11_dbuffer is
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal addrb : STD_LOGIC_VECTOR ( 9 to 9 );
  signal burst : STD_LOGIC;
  signal burst_flag_i_1_n_0 : STD_LOGIC;
  signal burst_flag_i_3_n_0 : STD_LOGIC;
  signal burst_flag_i_4_n_0 : STD_LOGIC;
  signal burst_flag_i_5_n_0 : STD_LOGIC;
  signal dbuffer_dbuffer_mem_n_32 : STD_LOGIC;
  signal dbuffer_dbuffer_mem_n_33 : STD_LOGIC;
  signal dbuffer_dbuffer_mem_n_34 : STD_LOGIC;
  signal dbuffer_dbuffer_mem_n_35 : STD_LOGIC;
  signal dbuffer_dbuffer_mem_n_45 : STD_LOGIC;
  signal dbuffer_dbuffer_mem_n_46 : STD_LOGIC;
  signal dbuffer_dbuffer_mem_n_47 : STD_LOGIC;
  signal dbuffer_dbuffer_mem_n_48 : STD_LOGIC;
  signal dbuffer_dbuffer_mem_n_49 : STD_LOGIC;
  signal dbuffer_dbuffer_mem_n_50 : STD_LOGIC;
  signal dbuffer_dbuffer_mem_n_51 : STD_LOGIC;
  signal dbuffer_dbuffer_mem_n_52 : STD_LOGIC;
  signal dbuffer_dbuffer_mem_n_53 : STD_LOGIC;
  signal dbuffer_dbuffer_mem_n_54 : STD_LOGIC;
  signal doutb : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal ena : STD_LOGIC;
  signal end_ptr : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \halt__18\ : STD_LOGIC;
  signal \ports_loop[3].in_port_flop_i_14_n_0\ : STD_LOGIC;
  signal reg_fm_icap_addr : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of reg_fm_icap_addr : signal is std.standard.true;
  signal reg_fm_icap_ena : STD_LOGIC;
  attribute DONT_TOUCH of reg_fm_icap_ena : signal is std.standard.true;
  signal reg_fm_icap_o : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute DONT_TOUCH of reg_fm_icap_o : signal is std.standard.true;
  signal reg_fm_icap_rsv : STD_LOGIC;
  attribute DONT_TOUCH of reg_fm_icap_rsv : signal is std.standard.true;
  signal reg_fm_icap_rsv_i_1_n_0 : STD_LOGIC;
  signal reg_fm_icap_wc : STD_LOGIC;
  attribute DONT_TOUCH of reg_fm_icap_wc : signal is std.standard.true;
  signal reg_fm_icap_wc_i_1_n_0 : STD_LOGIC;
  signal reg_to_icap_addr : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute DONT_TOUCH of reg_to_icap_addr : signal is std.standard.true;
  signal reg_to_icap_csib : STD_LOGIC;
  attribute DONT_TOUCH of reg_to_icap_csib : signal is std.standard.true;
  signal reg_to_icap_ena : STD_LOGIC;
  attribute DONT_TOUCH of reg_to_icap_ena : signal is std.standard.true;
  signal reg_to_icap_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute DONT_TOUCH of reg_to_icap_i : signal is std.standard.true;
  signal reg_to_icap_rdwrb : STD_LOGIC;
  attribute DONT_TOUCH of reg_to_icap_rdwrb : signal is std.standard.true;
  signal reg_to_icap_rsvb : STD_LOGIC;
  attribute DONT_TOUCH of reg_to_icap_rsvb : signal is std.standard.true;
  signal reg_to_icap_wcb : STD_LOGIC;
  attribute DONT_TOUCH of reg_to_icap_wcb : signal is std.standard.true;
  signal \sta_ptr[11]_i_2_n_0\ : STD_LOGIC;
  signal \sta_ptr[6]_i_1_n_0\ : STD_LOGIC;
  signal \sta_ptr[7]_i_2_n_0\ : STD_LOGIC;
  signal \^sta_ptr_reg[11]_0\ : STD_LOGIC;
  signal \^sta_ptr_reg[4]_0\ : STD_LOGIC;
  signal \^sta_ptr_reg[9]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of burst_flag_i_1 : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \ports_loop[3].in_port_flop_i_13\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \ports_loop[3].in_port_flop_i_14\ : label is "soft_lutpair155";
  attribute DONT_TOUCH of \reg_fm_icap_addr_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \reg_fm_icap_addr_reg[0]\ : label is "yes";
  attribute DONT_TOUCH of \reg_fm_icap_addr_reg[1]\ : label is std.standard.true;
  attribute KEEP of \reg_fm_icap_addr_reg[1]\ : label is "yes";
  attribute DONT_TOUCH of \reg_fm_icap_addr_reg[2]\ : label is std.standard.true;
  attribute KEEP of \reg_fm_icap_addr_reg[2]\ : label is "yes";
  attribute DONT_TOUCH of \reg_fm_icap_addr_reg[3]\ : label is std.standard.true;
  attribute KEEP of \reg_fm_icap_addr_reg[3]\ : label is "yes";
  attribute DONT_TOUCH of \reg_fm_icap_addr_reg[4]\ : label is std.standard.true;
  attribute KEEP of \reg_fm_icap_addr_reg[4]\ : label is "yes";
  attribute DONT_TOUCH of \reg_fm_icap_addr_reg[5]\ : label is std.standard.true;
  attribute KEEP of \reg_fm_icap_addr_reg[5]\ : label is "yes";
  attribute DONT_TOUCH of \reg_fm_icap_addr_reg[6]\ : label is std.standard.true;
  attribute KEEP of \reg_fm_icap_addr_reg[6]\ : label is "yes";
  attribute DONT_TOUCH of \reg_fm_icap_addr_reg[7]\ : label is std.standard.true;
  attribute KEEP of \reg_fm_icap_addr_reg[7]\ : label is "yes";
  attribute DONT_TOUCH of \reg_fm_icap_addr_reg[8]\ : label is std.standard.true;
  attribute KEEP of \reg_fm_icap_addr_reg[8]\ : label is "yes";
  attribute DONT_TOUCH of \reg_fm_icap_addr_reg[9]\ : label is std.standard.true;
  attribute KEEP of \reg_fm_icap_addr_reg[9]\ : label is "yes";
  attribute DONT_TOUCH of reg_fm_icap_ena_reg : label is std.standard.true;
  attribute KEEP of reg_fm_icap_ena_reg : label is "yes";
  attribute DONT_TOUCH of \reg_fm_icap_o_reg[0]\ : label is std.standard.true;
  attribute KEEP of \reg_fm_icap_o_reg[0]\ : label is "yes";
  attribute DONT_TOUCH of \reg_fm_icap_o_reg[10]\ : label is std.standard.true;
  attribute KEEP of \reg_fm_icap_o_reg[10]\ : label is "yes";
  attribute DONT_TOUCH of \reg_fm_icap_o_reg[11]\ : label is std.standard.true;
  attribute KEEP of \reg_fm_icap_o_reg[11]\ : label is "yes";
  attribute DONT_TOUCH of \reg_fm_icap_o_reg[12]\ : label is std.standard.true;
  attribute KEEP of \reg_fm_icap_o_reg[12]\ : label is "yes";
  attribute DONT_TOUCH of \reg_fm_icap_o_reg[13]\ : label is std.standard.true;
  attribute KEEP of \reg_fm_icap_o_reg[13]\ : label is "yes";
  attribute DONT_TOUCH of \reg_fm_icap_o_reg[14]\ : label is std.standard.true;
  attribute KEEP of \reg_fm_icap_o_reg[14]\ : label is "yes";
  attribute DONT_TOUCH of \reg_fm_icap_o_reg[15]\ : label is std.standard.true;
  attribute KEEP of \reg_fm_icap_o_reg[15]\ : label is "yes";
  attribute DONT_TOUCH of \reg_fm_icap_o_reg[16]\ : label is std.standard.true;
  attribute KEEP of \reg_fm_icap_o_reg[16]\ : label is "yes";
  attribute DONT_TOUCH of \reg_fm_icap_o_reg[17]\ : label is std.standard.true;
  attribute KEEP of \reg_fm_icap_o_reg[17]\ : label is "yes";
  attribute DONT_TOUCH of \reg_fm_icap_o_reg[18]\ : label is std.standard.true;
  attribute KEEP of \reg_fm_icap_o_reg[18]\ : label is "yes";
  attribute DONT_TOUCH of \reg_fm_icap_o_reg[19]\ : label is std.standard.true;
  attribute KEEP of \reg_fm_icap_o_reg[19]\ : label is "yes";
  attribute DONT_TOUCH of \reg_fm_icap_o_reg[1]\ : label is std.standard.true;
  attribute KEEP of \reg_fm_icap_o_reg[1]\ : label is "yes";
  attribute DONT_TOUCH of \reg_fm_icap_o_reg[20]\ : label is std.standard.true;
  attribute KEEP of \reg_fm_icap_o_reg[20]\ : label is "yes";
  attribute DONT_TOUCH of \reg_fm_icap_o_reg[21]\ : label is std.standard.true;
  attribute KEEP of \reg_fm_icap_o_reg[21]\ : label is "yes";
  attribute DONT_TOUCH of \reg_fm_icap_o_reg[22]\ : label is std.standard.true;
  attribute KEEP of \reg_fm_icap_o_reg[22]\ : label is "yes";
  attribute DONT_TOUCH of \reg_fm_icap_o_reg[23]\ : label is std.standard.true;
  attribute KEEP of \reg_fm_icap_o_reg[23]\ : label is "yes";
  attribute DONT_TOUCH of \reg_fm_icap_o_reg[24]\ : label is std.standard.true;
  attribute KEEP of \reg_fm_icap_o_reg[24]\ : label is "yes";
  attribute DONT_TOUCH of \reg_fm_icap_o_reg[25]\ : label is std.standard.true;
  attribute KEEP of \reg_fm_icap_o_reg[25]\ : label is "yes";
  attribute DONT_TOUCH of \reg_fm_icap_o_reg[26]\ : label is std.standard.true;
  attribute KEEP of \reg_fm_icap_o_reg[26]\ : label is "yes";
  attribute DONT_TOUCH of \reg_fm_icap_o_reg[27]\ : label is std.standard.true;
  attribute KEEP of \reg_fm_icap_o_reg[27]\ : label is "yes";
  attribute DONT_TOUCH of \reg_fm_icap_o_reg[28]\ : label is std.standard.true;
  attribute KEEP of \reg_fm_icap_o_reg[28]\ : label is "yes";
  attribute DONT_TOUCH of \reg_fm_icap_o_reg[29]\ : label is std.standard.true;
  attribute KEEP of \reg_fm_icap_o_reg[29]\ : label is "yes";
  attribute DONT_TOUCH of \reg_fm_icap_o_reg[2]\ : label is std.standard.true;
  attribute KEEP of \reg_fm_icap_o_reg[2]\ : label is "yes";
  attribute DONT_TOUCH of \reg_fm_icap_o_reg[30]\ : label is std.standard.true;
  attribute KEEP of \reg_fm_icap_o_reg[30]\ : label is "yes";
  attribute DONT_TOUCH of \reg_fm_icap_o_reg[31]\ : label is std.standard.true;
  attribute KEEP of \reg_fm_icap_o_reg[31]\ : label is "yes";
  attribute DONT_TOUCH of \reg_fm_icap_o_reg[3]\ : label is std.standard.true;
  attribute KEEP of \reg_fm_icap_o_reg[3]\ : label is "yes";
  attribute DONT_TOUCH of \reg_fm_icap_o_reg[4]\ : label is std.standard.true;
  attribute KEEP of \reg_fm_icap_o_reg[4]\ : label is "yes";
  attribute DONT_TOUCH of \reg_fm_icap_o_reg[5]\ : label is std.standard.true;
  attribute KEEP of \reg_fm_icap_o_reg[5]\ : label is "yes";
  attribute DONT_TOUCH of \reg_fm_icap_o_reg[6]\ : label is std.standard.true;
  attribute KEEP of \reg_fm_icap_o_reg[6]\ : label is "yes";
  attribute DONT_TOUCH of \reg_fm_icap_o_reg[7]\ : label is std.standard.true;
  attribute KEEP of \reg_fm_icap_o_reg[7]\ : label is "yes";
  attribute DONT_TOUCH of \reg_fm_icap_o_reg[8]\ : label is std.standard.true;
  attribute KEEP of \reg_fm_icap_o_reg[8]\ : label is "yes";
  attribute DONT_TOUCH of \reg_fm_icap_o_reg[9]\ : label is std.standard.true;
  attribute KEEP of \reg_fm_icap_o_reg[9]\ : label is "yes";
  attribute DONT_TOUCH of reg_fm_icap_rsv_reg : label is std.standard.true;
  attribute KEEP of reg_fm_icap_rsv_reg : label is "yes";
  attribute DONT_TOUCH of reg_fm_icap_wc_reg : label is std.standard.true;
  attribute KEEP of reg_fm_icap_wc_reg : label is "yes";
  attribute DONT_TOUCH of \reg_to_icap_addr_reg[0]\ : label is std.standard.true;
  attribute KEEP of \reg_to_icap_addr_reg[0]\ : label is "yes";
  attribute DONT_TOUCH of \reg_to_icap_addr_reg[1]\ : label is std.standard.true;
  attribute KEEP of \reg_to_icap_addr_reg[1]\ : label is "yes";
  attribute DONT_TOUCH of \reg_to_icap_addr_reg[2]\ : label is std.standard.true;
  attribute KEEP of \reg_to_icap_addr_reg[2]\ : label is "yes";
  attribute DONT_TOUCH of \reg_to_icap_addr_reg[3]\ : label is std.standard.true;
  attribute KEEP of \reg_to_icap_addr_reg[3]\ : label is "yes";
  attribute DONT_TOUCH of \reg_to_icap_addr_reg[4]\ : label is std.standard.true;
  attribute KEEP of \reg_to_icap_addr_reg[4]\ : label is "yes";
  attribute DONT_TOUCH of \reg_to_icap_addr_reg[5]\ : label is std.standard.true;
  attribute KEEP of \reg_to_icap_addr_reg[5]\ : label is "yes";
  attribute DONT_TOUCH of \reg_to_icap_addr_reg[6]\ : label is std.standard.true;
  attribute KEEP of \reg_to_icap_addr_reg[6]\ : label is "yes";
  attribute DONT_TOUCH of \reg_to_icap_addr_reg[7]\ : label is std.standard.true;
  attribute KEEP of \reg_to_icap_addr_reg[7]\ : label is "yes";
  attribute DONT_TOUCH of \reg_to_icap_addr_reg[8]\ : label is std.standard.true;
  attribute KEEP of \reg_to_icap_addr_reg[8]\ : label is "yes";
  attribute DONT_TOUCH of \reg_to_icap_addr_reg[9]\ : label is std.standard.true;
  attribute KEEP of \reg_to_icap_addr_reg[9]\ : label is "yes";
  attribute DONT_TOUCH of reg_to_icap_csib_reg : label is std.standard.true;
  attribute KEEP of reg_to_icap_csib_reg : label is "yes";
  attribute DONT_TOUCH of reg_to_icap_ena_reg : label is std.standard.true;
  attribute KEEP of reg_to_icap_ena_reg : label is "yes";
  attribute DONT_TOUCH of \reg_to_icap_i_reg[0]\ : label is std.standard.true;
  attribute KEEP of \reg_to_icap_i_reg[0]\ : label is "yes";
  attribute DONT_TOUCH of \reg_to_icap_i_reg[10]\ : label is std.standard.true;
  attribute KEEP of \reg_to_icap_i_reg[10]\ : label is "yes";
  attribute DONT_TOUCH of \reg_to_icap_i_reg[11]\ : label is std.standard.true;
  attribute KEEP of \reg_to_icap_i_reg[11]\ : label is "yes";
  attribute DONT_TOUCH of \reg_to_icap_i_reg[12]\ : label is std.standard.true;
  attribute KEEP of \reg_to_icap_i_reg[12]\ : label is "yes";
  attribute DONT_TOUCH of \reg_to_icap_i_reg[13]\ : label is std.standard.true;
  attribute KEEP of \reg_to_icap_i_reg[13]\ : label is "yes";
  attribute DONT_TOUCH of \reg_to_icap_i_reg[14]\ : label is std.standard.true;
  attribute KEEP of \reg_to_icap_i_reg[14]\ : label is "yes";
  attribute DONT_TOUCH of \reg_to_icap_i_reg[15]\ : label is std.standard.true;
  attribute KEEP of \reg_to_icap_i_reg[15]\ : label is "yes";
  attribute DONT_TOUCH of \reg_to_icap_i_reg[16]\ : label is std.standard.true;
  attribute KEEP of \reg_to_icap_i_reg[16]\ : label is "yes";
  attribute DONT_TOUCH of \reg_to_icap_i_reg[17]\ : label is std.standard.true;
  attribute KEEP of \reg_to_icap_i_reg[17]\ : label is "yes";
  attribute DONT_TOUCH of \reg_to_icap_i_reg[18]\ : label is std.standard.true;
  attribute KEEP of \reg_to_icap_i_reg[18]\ : label is "yes";
  attribute DONT_TOUCH of \reg_to_icap_i_reg[19]\ : label is std.standard.true;
  attribute KEEP of \reg_to_icap_i_reg[19]\ : label is "yes";
  attribute DONT_TOUCH of \reg_to_icap_i_reg[1]\ : label is std.standard.true;
  attribute KEEP of \reg_to_icap_i_reg[1]\ : label is "yes";
  attribute DONT_TOUCH of \reg_to_icap_i_reg[20]\ : label is std.standard.true;
  attribute KEEP of \reg_to_icap_i_reg[20]\ : label is "yes";
  attribute DONT_TOUCH of \reg_to_icap_i_reg[21]\ : label is std.standard.true;
  attribute KEEP of \reg_to_icap_i_reg[21]\ : label is "yes";
  attribute DONT_TOUCH of \reg_to_icap_i_reg[22]\ : label is std.standard.true;
  attribute KEEP of \reg_to_icap_i_reg[22]\ : label is "yes";
  attribute DONT_TOUCH of \reg_to_icap_i_reg[23]\ : label is std.standard.true;
  attribute KEEP of \reg_to_icap_i_reg[23]\ : label is "yes";
  attribute DONT_TOUCH of \reg_to_icap_i_reg[24]\ : label is std.standard.true;
  attribute KEEP of \reg_to_icap_i_reg[24]\ : label is "yes";
  attribute DONT_TOUCH of \reg_to_icap_i_reg[25]\ : label is std.standard.true;
  attribute KEEP of \reg_to_icap_i_reg[25]\ : label is "yes";
  attribute DONT_TOUCH of \reg_to_icap_i_reg[26]\ : label is std.standard.true;
  attribute KEEP of \reg_to_icap_i_reg[26]\ : label is "yes";
  attribute DONT_TOUCH of \reg_to_icap_i_reg[27]\ : label is std.standard.true;
  attribute KEEP of \reg_to_icap_i_reg[27]\ : label is "yes";
  attribute DONT_TOUCH of \reg_to_icap_i_reg[28]\ : label is std.standard.true;
  attribute KEEP of \reg_to_icap_i_reg[28]\ : label is "yes";
  attribute DONT_TOUCH of \reg_to_icap_i_reg[29]\ : label is std.standard.true;
  attribute KEEP of \reg_to_icap_i_reg[29]\ : label is "yes";
  attribute DONT_TOUCH of \reg_to_icap_i_reg[2]\ : label is std.standard.true;
  attribute KEEP of \reg_to_icap_i_reg[2]\ : label is "yes";
  attribute DONT_TOUCH of \reg_to_icap_i_reg[30]\ : label is std.standard.true;
  attribute KEEP of \reg_to_icap_i_reg[30]\ : label is "yes";
  attribute DONT_TOUCH of \reg_to_icap_i_reg[31]\ : label is std.standard.true;
  attribute KEEP of \reg_to_icap_i_reg[31]\ : label is "yes";
  attribute DONT_TOUCH of \reg_to_icap_i_reg[3]\ : label is std.standard.true;
  attribute KEEP of \reg_to_icap_i_reg[3]\ : label is "yes";
  attribute DONT_TOUCH of \reg_to_icap_i_reg[4]\ : label is std.standard.true;
  attribute KEEP of \reg_to_icap_i_reg[4]\ : label is "yes";
  attribute DONT_TOUCH of \reg_to_icap_i_reg[5]\ : label is std.standard.true;
  attribute KEEP of \reg_to_icap_i_reg[5]\ : label is "yes";
  attribute DONT_TOUCH of \reg_to_icap_i_reg[6]\ : label is std.standard.true;
  attribute KEEP of \reg_to_icap_i_reg[6]\ : label is "yes";
  attribute DONT_TOUCH of \reg_to_icap_i_reg[7]\ : label is std.standard.true;
  attribute KEEP of \reg_to_icap_i_reg[7]\ : label is "yes";
  attribute DONT_TOUCH of \reg_to_icap_i_reg[8]\ : label is std.standard.true;
  attribute KEEP of \reg_to_icap_i_reg[8]\ : label is "yes";
  attribute DONT_TOUCH of \reg_to_icap_i_reg[9]\ : label is std.standard.true;
  attribute KEEP of \reg_to_icap_i_reg[9]\ : label is "yes";
  attribute DONT_TOUCH of reg_to_icap_rdwrb_reg : label is std.standard.true;
  attribute KEEP of reg_to_icap_rdwrb_reg : label is "yes";
  attribute DONT_TOUCH of reg_to_icap_rsvb_reg : label is std.standard.true;
  attribute KEEP of reg_to_icap_rsvb_reg : label is "yes";
  attribute DONT_TOUCH of reg_to_icap_wcb_reg : label is std.standard.true;
  attribute KEEP of reg_to_icap_wcb_reg : label is "yes";
  attribute SOFT_HLUTNM of \sta_ptr[11]_i_3\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \sta_ptr[3]_i_2\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \sta_ptr[4]_i_2\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \sta_ptr[8]_i_2\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \sta_ptr[9]_i_2\ : label is "soft_lutpair153";
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
  icap_csib <= reg_to_icap_csib;
  icap_i(31 downto 0) <= reg_to_icap_i(31 downto 0);
  icap_rdwrb <= reg_to_icap_rdwrb;
  \sta_ptr_reg[11]_0\ <= \^sta_ptr_reg[11]_0\;
  \sta_ptr_reg[4]_0\ <= \^sta_ptr_reg[4]_0\;
  \sta_ptr_reg[9]_0\ <= \^sta_ptr_reg[9]_0\;
burst_flag_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => bgo_strobe,
      I1 => \halt__18\,
      I2 => burst,
      O => burst_flag_i_1_n_0
    );
burst_flag_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000000"
    )
        port map (
      I0 => burst_flag_i_3_n_0,
      I1 => end_ptr(11),
      I2 => addrb(9),
      I3 => burst_flag_i_4_n_0,
      I4 => burst_flag_i_5_n_0,
      O => \halt__18\
    );
burst_flag_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(2),
      I1 => end_ptr(2),
      I2 => end_ptr(4),
      I3 => \^q\(4),
      I4 => end_ptr(3),
      I5 => \^q\(3),
      O => burst_flag_i_3_n_0
    );
burst_flag_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(8),
      I1 => end_ptr(8),
      I2 => end_ptr(10),
      I3 => \^q\(10),
      I4 => end_ptr(9),
      I5 => \^q\(9),
      O => burst_flag_i_4_n_0
    );
burst_flag_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(5),
      I1 => end_ptr(5),
      I2 => end_ptr(7),
      I3 => \^q\(7),
      I4 => end_ptr(6),
      I5 => \^q\(6),
      O => burst_flag_i_5_n_0
    );
burst_flag_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => burst_flag_i_1_n_0,
      Q => burst,
      R => sync_init
    );
dbuffer_dbuffer_mem: entity work.semicap_sem_ultra_v3_1_11_dbuffer_mem
     port map (
      D(31) => doutb(27),
      D(30) => doutb(28),
      D(29) => doutb(29),
      D(28) => doutb(30),
      D(27) => doutb(31),
      D(26) => doutb(32),
      D(25) => doutb(33),
      D(24) => doutb(34),
      D(23) => doutb(18),
      D(22) => doutb(19),
      D(21) => doutb(20),
      D(20) => doutb(21),
      D(19) => doutb(22),
      D(18) => doutb(23),
      D(17) => doutb(24),
      D(16) => doutb(25),
      D(15) => doutb(9),
      D(14) => doutb(10),
      D(13) => doutb(11),
      D(12) => doutb(12),
      D(11) => doutb(13),
      D(10) => doutb(14),
      D(9) => doutb(15),
      D(8) => doutb(16),
      D(7) => doutb(0),
      D(6) => doutb(1),
      D(5) => doutb(2),
      D(4) => doutb(3),
      D(3) => doutb(4),
      D(2) => doutb(5),
      D(1) => doutb(6),
      D(0) => doutb(7),
      Q(11) => addrb(9),
      Q(10 downto 0) => \^q\(10 downto 0),
      bram_enable => bram_enable,
      burst_flag_reg => burst_flag_reg_1,
      ena => ena,
      icap_clk => icap_clk,
      mem_read_byte(7 downto 0) => mem_read_byte(7 downto 0),
      \out\ => reg_fm_icap_wc,
      out_port_reg(7 downto 0) => out_port_reg(7 downto 0),
      port_id(0) => port_id(2),
      \ports_loop[3].in_port_flop_i_3\ => \ports_loop[3].in_port_flop_i_14_n_0\,
      \ports_loop[3].in_port_flop_i_3_0\ => \ports_loop[3].in_port_flop_i_3\,
      \ports_loop[3].in_port_flop_i_3_1\ => \ports_loop[3].in_port_flop_i_3_0\,
      \ports_loop[3].in_port_flop_i_3_2\ => \^sta_ptr_reg[11]_0\,
      storage_0 => dbuffer_dbuffer_mem_n_32,
      storage_1 => dbuffer_dbuffer_mem_n_33,
      storage_10 => dbuffer_dbuffer_mem_n_51,
      storage_11 => dbuffer_dbuffer_mem_n_52,
      storage_12 => dbuffer_dbuffer_mem_n_53,
      storage_13 => dbuffer_dbuffer_mem_n_54,
      storage_14 => reg_fm_icap_ena,
      storage_15(9 downto 0) => reg_fm_icap_addr(9 downto 0),
      storage_16(31 downto 0) => reg_fm_icap_o(31 downto 0),
      storage_2 => dbuffer_dbuffer_mem_n_34,
      storage_3 => dbuffer_dbuffer_mem_n_35,
      storage_4 => dbuffer_dbuffer_mem_n_45,
      storage_5 => dbuffer_dbuffer_mem_n_46,
      storage_6 => dbuffer_dbuffer_mem_n_47,
      storage_7 => dbuffer_dbuffer_mem_n_48,
      storage_8 => dbuffer_dbuffer_mem_n_49,
      storage_9 => dbuffer_dbuffer_mem_n_50,
      \wr_b_dat__0\ => \wr_b_dat__0\
    );
ena_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => burst,
      Q => ena,
      R => sync_init
    );
\end_ptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => \end_ptr_reg[10]_1\(0),
      D => out_port_reg(0),
      Q => end_ptr(0),
      R => sync_init
    );
\end_ptr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => \end_ptr_reg[10]_1\(1),
      D => out_port_reg(6),
      Q => end_ptr(10),
      R => sync_init
    );
\end_ptr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => \end_ptr_reg[10]_1\(1),
      D => out_port_reg(7),
      Q => end_ptr(11),
      R => sync_init
    );
\end_ptr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => \end_ptr_reg[10]_1\(0),
      D => out_port_reg(1),
      Q => end_ptr(1),
      R => sync_init
    );
\end_ptr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => \end_ptr_reg[10]_1\(0),
      D => out_port_reg(2),
      Q => end_ptr(2),
      R => sync_init
    );
\end_ptr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => \end_ptr_reg[10]_1\(0),
      D => out_port_reg(3),
      Q => end_ptr(3),
      R => sync_init
    );
\end_ptr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => \end_ptr_reg[10]_1\(0),
      D => out_port_reg(4),
      Q => end_ptr(4),
      R => sync_init
    );
\end_ptr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => \end_ptr_reg[10]_1\(0),
      D => out_port_reg(5),
      Q => end_ptr(5),
      R => sync_init
    );
\end_ptr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => \end_ptr_reg[10]_1\(0),
      D => out_port_reg(6),
      Q => end_ptr(6),
      R => sync_init
    );
\end_ptr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => \end_ptr_reg[10]_1\(0),
      D => out_port_reg(7),
      Q => end_ptr(7),
      R => sync_init
    );
\end_ptr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => \end_ptr_reg[10]_1\(1),
      D => out_port_reg(4),
      Q => end_ptr(8),
      R => sync_init
    );
\end_ptr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => \end_ptr_reg[10]_1\(1),
      D => out_port_reg(5),
      Q => end_ptr(9),
      R => sync_init
    );
\ports_loop[0].in_port_flop_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => \^q\(8),
      I1 => port_id(1),
      I2 => port_id(0),
      I3 => end_ptr(0),
      O => \sta_ptr_reg[8]_1\
    );
\ports_loop[1].in_port_flop_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => \^q\(9),
      I1 => port_id(1),
      I2 => port_id(0),
      I3 => end_ptr(1),
      O => \sta_ptr_reg[9]_1\
    );
\ports_loop[2].in_port_flop_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => \^q\(10),
      I1 => port_id(1),
      I2 => port_id(0),
      I3 => end_ptr(2),
      O => \sta_ptr_reg[10]_0\
    );
\ports_loop[3].in_port_flop_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => addrb(9),
      I1 => port_id(1),
      I2 => port_id(0),
      I3 => end_ptr(3),
      O => \^sta_ptr_reg[11]_0\
    );
\ports_loop[3].in_port_flop_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => burst,
      I1 => port_id(0),
      O => \ports_loop[3].in_port_flop_i_14_n_0\
    );
\ports_loop[4].in_port_flop_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => end_ptr(8),
      I1 => port_id(1),
      I2 => port_id(0),
      I3 => end_ptr(4),
      O => \end_ptr_reg[8]_0\
    );
\ports_loop[5].in_port_flop_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => end_ptr(9),
      I1 => port_id(1),
      I2 => port_id(0),
      I3 => end_ptr(5),
      O => \end_ptr_reg[9]_0\
    );
\ports_loop[6].in_port_flop_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => end_ptr(10),
      I1 => port_id(1),
      I2 => port_id(0),
      I3 => end_ptr(6),
      O => \end_ptr_reg[10]_0\
    );
\ports_loop[7].in_port_flop_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => end_ptr(11),
      I1 => port_id(1),
      I2 => port_id(0),
      I3 => end_ptr(7),
      O => \end_ptr_reg[11]_0\
    );
\reg_fm_icap_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => reg_to_icap_addr(0),
      Q => reg_fm_icap_addr(0),
      R => sync_init
    );
\reg_fm_icap_addr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => reg_to_icap_addr(1),
      Q => reg_fm_icap_addr(1),
      R => sync_init
    );
\reg_fm_icap_addr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => reg_to_icap_addr(2),
      Q => reg_fm_icap_addr(2),
      R => sync_init
    );
\reg_fm_icap_addr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => reg_to_icap_addr(3),
      Q => reg_fm_icap_addr(3),
      R => sync_init
    );
\reg_fm_icap_addr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => reg_to_icap_addr(4),
      Q => reg_fm_icap_addr(4),
      R => sync_init
    );
\reg_fm_icap_addr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => reg_to_icap_addr(5),
      Q => reg_fm_icap_addr(5),
      R => sync_init
    );
\reg_fm_icap_addr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => reg_to_icap_addr(6),
      Q => reg_fm_icap_addr(6),
      R => sync_init
    );
\reg_fm_icap_addr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => reg_to_icap_addr(7),
      Q => reg_fm_icap_addr(7),
      R => sync_init
    );
\reg_fm_icap_addr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => reg_to_icap_addr(8),
      Q => reg_fm_icap_addr(8),
      R => sync_init
    );
\reg_fm_icap_addr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => reg_to_icap_addr(9),
      Q => reg_fm_icap_addr(9),
      R => sync_init
    );
reg_fm_icap_ena_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => reg_to_icap_ena,
      Q => reg_fm_icap_ena,
      R => sync_init
    );
\reg_fm_icap_o_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => icap_o(0),
      Q => reg_fm_icap_o(0),
      S => sync_init
    );
\reg_fm_icap_o_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => icap_o(10),
      Q => reg_fm_icap_o(10),
      S => sync_init
    );
\reg_fm_icap_o_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => icap_o(11),
      Q => reg_fm_icap_o(11),
      S => sync_init
    );
\reg_fm_icap_o_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => icap_o(12),
      Q => reg_fm_icap_o(12),
      S => sync_init
    );
\reg_fm_icap_o_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => icap_o(13),
      Q => reg_fm_icap_o(13),
      S => sync_init
    );
\reg_fm_icap_o_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => icap_o(14),
      Q => reg_fm_icap_o(14),
      S => sync_init
    );
\reg_fm_icap_o_reg[15]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => icap_o(15),
      Q => reg_fm_icap_o(15),
      S => sync_init
    );
\reg_fm_icap_o_reg[16]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => icap_o(16),
      Q => reg_fm_icap_o(16),
      S => sync_init
    );
\reg_fm_icap_o_reg[17]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => icap_o(17),
      Q => reg_fm_icap_o(17),
      S => sync_init
    );
\reg_fm_icap_o_reg[18]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => icap_o(18),
      Q => reg_fm_icap_o(18),
      S => sync_init
    );
\reg_fm_icap_o_reg[19]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => icap_o(19),
      Q => reg_fm_icap_o(19),
      S => sync_init
    );
\reg_fm_icap_o_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => icap_o(1),
      Q => reg_fm_icap_o(1),
      S => sync_init
    );
\reg_fm_icap_o_reg[20]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => icap_o(20),
      Q => reg_fm_icap_o(20),
      S => sync_init
    );
\reg_fm_icap_o_reg[21]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => icap_o(21),
      Q => reg_fm_icap_o(21),
      S => sync_init
    );
\reg_fm_icap_o_reg[22]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => icap_o(22),
      Q => reg_fm_icap_o(22),
      S => sync_init
    );
\reg_fm_icap_o_reg[23]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => icap_o(23),
      Q => reg_fm_icap_o(23),
      S => sync_init
    );
\reg_fm_icap_o_reg[24]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => icap_o(24),
      Q => reg_fm_icap_o(24),
      S => sync_init
    );
\reg_fm_icap_o_reg[25]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => icap_o(25),
      Q => reg_fm_icap_o(25),
      S => sync_init
    );
\reg_fm_icap_o_reg[26]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => icap_o(26),
      Q => reg_fm_icap_o(26),
      S => sync_init
    );
\reg_fm_icap_o_reg[27]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => icap_o(27),
      Q => reg_fm_icap_o(27),
      S => sync_init
    );
\reg_fm_icap_o_reg[28]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => icap_o(28),
      Q => reg_fm_icap_o(28),
      S => sync_init
    );
\reg_fm_icap_o_reg[29]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => icap_o(29),
      Q => reg_fm_icap_o(29),
      S => sync_init
    );
\reg_fm_icap_o_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => icap_o(2),
      Q => reg_fm_icap_o(2),
      S => sync_init
    );
\reg_fm_icap_o_reg[30]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => icap_o(30),
      Q => reg_fm_icap_o(30),
      S => sync_init
    );
\reg_fm_icap_o_reg[31]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => icap_o(31),
      Q => reg_fm_icap_o(31),
      S => sync_init
    );
\reg_fm_icap_o_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => icap_o(3),
      Q => reg_fm_icap_o(3),
      S => sync_init
    );
\reg_fm_icap_o_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => icap_o(4),
      Q => reg_fm_icap_o(4),
      S => sync_init
    );
\reg_fm_icap_o_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => icap_o(5),
      Q => reg_fm_icap_o(5),
      S => sync_init
    );
\reg_fm_icap_o_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => icap_o(6),
      Q => reg_fm_icap_o(6),
      S => sync_init
    );
\reg_fm_icap_o_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => icap_o(7),
      Q => reg_fm_icap_o(7),
      S => sync_init
    );
\reg_fm_icap_o_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => icap_o(8),
      Q => reg_fm_icap_o(8),
      S => sync_init
    );
\reg_fm_icap_o_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => icap_o(9),
      Q => reg_fm_icap_o(9),
      S => sync_init
    );
reg_fm_icap_rsv_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_to_icap_rsvb,
      O => reg_fm_icap_rsv_i_1_n_0
    );
reg_fm_icap_rsv_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => reg_fm_icap_rsv_i_1_n_0,
      Q => reg_fm_icap_rsv,
      R => sync_init
    );
reg_fm_icap_wc_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_to_icap_wcb,
      O => reg_fm_icap_wc_i_1_n_0
    );
reg_fm_icap_wc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => reg_fm_icap_wc_i_1_n_0,
      Q => reg_fm_icap_wc,
      R => sync_init
    );
\reg_to_icap_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => dbuffer_dbuffer_mem_n_54,
      Q => reg_to_icap_addr(0),
      R => sync_init
    );
\reg_to_icap_addr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => dbuffer_dbuffer_mem_n_53,
      Q => reg_to_icap_addr(1),
      R => sync_init
    );
\reg_to_icap_addr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => dbuffer_dbuffer_mem_n_52,
      Q => reg_to_icap_addr(2),
      R => sync_init
    );
\reg_to_icap_addr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => dbuffer_dbuffer_mem_n_51,
      Q => reg_to_icap_addr(3),
      R => sync_init
    );
\reg_to_icap_addr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => dbuffer_dbuffer_mem_n_50,
      Q => reg_to_icap_addr(4),
      R => sync_init
    );
\reg_to_icap_addr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => dbuffer_dbuffer_mem_n_49,
      Q => reg_to_icap_addr(5),
      R => sync_init
    );
\reg_to_icap_addr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => dbuffer_dbuffer_mem_n_48,
      Q => reg_to_icap_addr(6),
      R => sync_init
    );
\reg_to_icap_addr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => dbuffer_dbuffer_mem_n_47,
      Q => reg_to_icap_addr(7),
      R => sync_init
    );
\reg_to_icap_addr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => dbuffer_dbuffer_mem_n_46,
      Q => reg_to_icap_addr(8),
      R => sync_init
    );
\reg_to_icap_addr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => dbuffer_dbuffer_mem_n_45,
      Q => reg_to_icap_addr(9),
      R => sync_init
    );
reg_to_icap_csib_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => dbuffer_dbuffer_mem_n_35,
      Q => reg_to_icap_csib,
      S => sync_init
    );
reg_to_icap_ena_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => ena,
      Q => reg_to_icap_ena,
      R => sync_init
    );
\reg_to_icap_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => doutb(7),
      Q => reg_to_icap_i(0),
      S => sync_init
    );
\reg_to_icap_i_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => doutb(14),
      Q => reg_to_icap_i(10),
      S => sync_init
    );
\reg_to_icap_i_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => doutb(13),
      Q => reg_to_icap_i(11),
      S => sync_init
    );
\reg_to_icap_i_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => doutb(12),
      Q => reg_to_icap_i(12),
      S => sync_init
    );
\reg_to_icap_i_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => doutb(11),
      Q => reg_to_icap_i(13),
      S => sync_init
    );
\reg_to_icap_i_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => doutb(10),
      Q => reg_to_icap_i(14),
      S => sync_init
    );
\reg_to_icap_i_reg[15]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => doutb(9),
      Q => reg_to_icap_i(15),
      S => sync_init
    );
\reg_to_icap_i_reg[16]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => doutb(25),
      Q => reg_to_icap_i(16),
      S => sync_init
    );
\reg_to_icap_i_reg[17]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => doutb(24),
      Q => reg_to_icap_i(17),
      S => sync_init
    );
\reg_to_icap_i_reg[18]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => doutb(23),
      Q => reg_to_icap_i(18),
      S => sync_init
    );
\reg_to_icap_i_reg[19]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => doutb(22),
      Q => reg_to_icap_i(19),
      S => sync_init
    );
\reg_to_icap_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => doutb(6),
      Q => reg_to_icap_i(1),
      S => sync_init
    );
\reg_to_icap_i_reg[20]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => doutb(21),
      Q => reg_to_icap_i(20),
      S => sync_init
    );
\reg_to_icap_i_reg[21]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => doutb(20),
      Q => reg_to_icap_i(21),
      S => sync_init
    );
\reg_to_icap_i_reg[22]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => doutb(19),
      Q => reg_to_icap_i(22),
      S => sync_init
    );
\reg_to_icap_i_reg[23]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => doutb(18),
      Q => reg_to_icap_i(23),
      S => sync_init
    );
\reg_to_icap_i_reg[24]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => doutb(34),
      Q => reg_to_icap_i(24),
      S => sync_init
    );
\reg_to_icap_i_reg[25]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => doutb(33),
      Q => reg_to_icap_i(25),
      S => sync_init
    );
\reg_to_icap_i_reg[26]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => doutb(32),
      Q => reg_to_icap_i(26),
      S => sync_init
    );
\reg_to_icap_i_reg[27]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => doutb(31),
      Q => reg_to_icap_i(27),
      S => sync_init
    );
\reg_to_icap_i_reg[28]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => doutb(30),
      Q => reg_to_icap_i(28),
      S => sync_init
    );
\reg_to_icap_i_reg[29]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => doutb(29),
      Q => reg_to_icap_i(29),
      S => sync_init
    );
\reg_to_icap_i_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => doutb(5),
      Q => reg_to_icap_i(2),
      S => sync_init
    );
\reg_to_icap_i_reg[30]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => doutb(28),
      Q => reg_to_icap_i(30),
      S => sync_init
    );
\reg_to_icap_i_reg[31]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => doutb(27),
      Q => reg_to_icap_i(31),
      S => sync_init
    );
\reg_to_icap_i_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => doutb(4),
      Q => reg_to_icap_i(3),
      S => sync_init
    );
\reg_to_icap_i_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => doutb(3),
      Q => reg_to_icap_i(4),
      S => sync_init
    );
\reg_to_icap_i_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => doutb(2),
      Q => reg_to_icap_i(5),
      S => sync_init
    );
\reg_to_icap_i_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => doutb(1),
      Q => reg_to_icap_i(6),
      S => sync_init
    );
\reg_to_icap_i_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => doutb(0),
      Q => reg_to_icap_i(7),
      S => sync_init
    );
\reg_to_icap_i_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => doutb(16),
      Q => reg_to_icap_i(8),
      S => sync_init
    );
\reg_to_icap_i_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => doutb(15),
      Q => reg_to_icap_i(9),
      S => sync_init
    );
reg_to_icap_rdwrb_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => dbuffer_dbuffer_mem_n_33,
      Q => reg_to_icap_rdwrb,
      S => sync_init
    );
reg_to_icap_rsvb_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => dbuffer_dbuffer_mem_n_34,
      Q => reg_to_icap_rsvb,
      S => sync_init
    );
reg_to_icap_wcb_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => dbuffer_dbuffer_mem_n_32,
      Q => reg_to_icap_wcb,
      S => sync_init
    );
\sta_ptr[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBBB888"
    )
        port map (
      I0 => out_port_reg(3),
      I1 => \sta_ptr1__0\,
      I2 => \^sta_ptr_reg[9]_0\,
      I3 => \^q\(10),
      I4 => addrb(9),
      O => \sta_ptr[11]_i_2_n_0\
    );
\sta_ptr[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \inc1__5\,
      I1 => \halt__18\,
      I2 => burst,
      O => burst_flag_reg_0
    );
\sta_ptr[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(7),
      I2 => \^q\(5),
      I3 => \^sta_ptr_reg[4]_0\,
      I4 => \^q\(6),
      I5 => \^q\(8),
      O => \^sta_ptr_reg[9]_0\
    );
\sta_ptr[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C444"
    )
        port map (
      I0 => \inc1__5\,
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \sta_ptr_reg[2]_0\
    );
\sta_ptr[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000AA00"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \inc1__5\,
      O => \sta_ptr_reg[3]_0\
    );
\sta_ptr[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBBB888"
    )
        port map (
      I0 => out_port_reg(6),
      I1 => sta_ptr12_out,
      I2 => \^sta_ptr_reg[4]_0\,
      I3 => \^q\(5),
      I4 => \^q\(6),
      O => \sta_ptr[6]_i_1_n_0\
    );
\sta_ptr[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BBBBBBBB8888888"
    )
        port map (
      I0 => out_port_reg(7),
      I1 => sta_ptr12_out,
      I2 => \^q\(5),
      I3 => \^sta_ptr_reg[4]_0\,
      I4 => \^q\(6),
      I5 => \^q\(7),
      O => \sta_ptr[7]_i_2_n_0\
    );
\sta_ptr[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A020202000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \inc1__5\,
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \^sta_ptr_reg[4]_0\
    );
\sta_ptr[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \^sta_ptr_reg[4]_0\,
      I3 => \^q\(6),
      O => \sta_ptr_reg[7]_0\
    );
\sta_ptr[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(6),
      I2 => \^sta_ptr_reg[4]_0\,
      I3 => \^q\(5),
      I4 => \^q\(7),
      O => \sta_ptr_reg[8]_0\
    );
\sta_ptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => E(0),
      D => D(0),
      Q => \^q\(0),
      R => sync_init
    );
\sta_ptr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => E(1),
      D => D(8),
      Q => \^q\(10),
      R => sync_init
    );
\sta_ptr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => E(1),
      D => \sta_ptr[11]_i_2_n_0\,
      Q => addrb(9),
      R => sync_init
    );
\sta_ptr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => E(0),
      D => D(1),
      Q => \^q\(1),
      R => sync_init
    );
\sta_ptr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => E(0),
      D => D(2),
      Q => \^q\(2),
      R => sync_init
    );
\sta_ptr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => E(0),
      D => D(3),
      Q => \^q\(3),
      R => sync_init
    );
\sta_ptr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => E(0),
      D => D(4),
      Q => \^q\(4),
      R => sync_init
    );
\sta_ptr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => E(0),
      D => D(5),
      Q => \^q\(5),
      R => sync_init
    );
\sta_ptr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => E(0),
      D => \sta_ptr[6]_i_1_n_0\,
      Q => \^q\(6),
      R => sync_init
    );
\sta_ptr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => E(0),
      D => \sta_ptr[7]_i_2_n_0\,
      Q => \^q\(7),
      R => sync_init
    );
\sta_ptr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => E(1),
      D => D(6),
      Q => \^q\(8),
      R => sync_init
    );
\sta_ptr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => E(1),
      D => D(7),
      Q => \^q\(9),
      R => sync_init
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity semicap_sem_ultra_v3_1_11_timer is
  port (
    \timer_byte_reg[3]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    icap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    timer_snap0 : in STD_LOGIC;
    \ports_loop[3].in_port_flop_i_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of semicap_sem_ultra_v3_1_11_timer : entity is "sem_ultra_v3_1_11_timer";
end semicap_sem_ultra_v3_1_11_timer;

architecture STRUCTURE of semicap_sem_ultra_v3_1_11_timer is
  signal prescaler_current : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal prescaler_next : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal timer_byte : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \timer_byte[0]_i_1_n_0\ : STD_LOGIC;
  signal \timer_byte[1]_i_1_n_0\ : STD_LOGIC;
  signal \timer_byte[2]_i_1_n_0\ : STD_LOGIC;
  signal \timer_byte[3]_i_1_n_0\ : STD_LOGIC;
  signal \timer_byte[4]_i_1_n_0\ : STD_LOGIC;
  signal \timer_byte[5]_i_1_n_0\ : STD_LOGIC;
  signal \timer_byte[6]_i_1_n_0\ : STD_LOGIC;
  signal \timer_byte[7]_i_1_n_0\ : STD_LOGIC;
  signal timer_ena : STD_LOGIC;
  signal timer_rdsel : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal timer_snap : STD_LOGIC;
  signal \timer_snapshot_reg_n_0_[16]\ : STD_LOGIC;
  signal \timer_snapshot_reg_n_0_[17]\ : STD_LOGIC;
  signal \timer_snapshot_reg_n_0_[18]\ : STD_LOGIC;
  signal \timer_snapshot_reg_n_0_[19]\ : STD_LOGIC;
  signal \timer_snapshot_reg_n_0_[20]\ : STD_LOGIC;
  signal \timer_snapshot_reg_n_0_[21]\ : STD_LOGIC;
  signal \timer_snapshot_reg_n_0_[22]\ : STD_LOGIC;
  signal \timer_snapshot_reg_n_0_[23]\ : STD_LOGIC;
  signal \timer_snapshot_reg_n_0_[24]\ : STD_LOGIC;
  signal \timer_snapshot_reg_n_0_[25]\ : STD_LOGIC;
  signal \timer_snapshot_reg_n_0_[26]\ : STD_LOGIC;
  signal \timer_snapshot_reg_n_0_[27]\ : STD_LOGIC;
  signal \timer_snapshot_reg_n_0_[28]\ : STD_LOGIC;
  signal \timer_snapshot_reg_n_0_[29]\ : STD_LOGIC;
  signal \timer_snapshot_reg_n_0_[30]\ : STD_LOGIC;
  signal \timer_snapshot_reg_n_0_[31]\ : STD_LOGIC;
  signal \timer_snapshot_reg_n_0_[32]\ : STD_LOGIC;
  signal \timer_snapshot_reg_n_0_[33]\ : STD_LOGIC;
  signal \timer_snapshot_reg_n_0_[34]\ : STD_LOGIC;
  signal \timer_snapshot_reg_n_0_[35]\ : STD_LOGIC;
  signal \timer_snapshot_reg_n_0_[36]\ : STD_LOGIC;
  signal \timer_snapshot_reg_n_0_[37]\ : STD_LOGIC;
  signal \timer_snapshot_reg_n_0_[38]\ : STD_LOGIC;
  signal \timer_snapshot_reg_n_0_[39]\ : STD_LOGIC;
  signal \timer_snapshot_reg_n_0_[40]\ : STD_LOGIC;
  signal \timer_snapshot_reg_n_0_[41]\ : STD_LOGIC;
  signal \timer_snapshot_reg_n_0_[42]\ : STD_LOGIC;
  signal \timer_snapshot_reg_n_0_[43]\ : STD_LOGIC;
  signal \timer_snapshot_reg_n_0_[44]\ : STD_LOGIC;
  signal \timer_snapshot_reg_n_0_[45]\ : STD_LOGIC;
  signal \timer_snapshot_reg_n_0_[46]\ : STD_LOGIC;
  signal \timer_snapshot_reg_n_0_[47]\ : STD_LOGIC;
  signal timer_val : STD_LOGIC_VECTOR ( 47 downto 16 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \prescaler_current[1]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \prescaler_current[2]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \prescaler_current[3]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \prescaler_current[4]_i_1\ : label is "soft_lutpair171";
begin
\ports_loop[3].in_port_flop_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer_byte(3),
      I1 => \ports_loop[3].in_port_flop_i_6\(0),
      O => \timer_byte_reg[3]_0\
    );
\prescaler_current[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => prescaler_current(0),
      O => prescaler_next(0)
    );
\prescaler_current[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => prescaler_current(0),
      I1 => prescaler_current(1),
      O => prescaler_next(1)
    );
\prescaler_current[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => prescaler_current(0),
      I1 => prescaler_current(1),
      I2 => prescaler_current(2),
      O => prescaler_next(2)
    );
\prescaler_current[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => prescaler_current(1),
      I1 => prescaler_current(0),
      I2 => prescaler_current(2),
      I3 => prescaler_current(3),
      O => prescaler_next(3)
    );
\prescaler_current[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => prescaler_current(2),
      I1 => prescaler_current(0),
      I2 => prescaler_current(1),
      I3 => prescaler_current(3),
      I4 => prescaler_current(4),
      O => prescaler_next(4)
    );
\prescaler_current[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => prescaler_current(3),
      I1 => prescaler_current(1),
      I2 => prescaler_current(0),
      I3 => prescaler_current(2),
      I4 => prescaler_current(4),
      I5 => prescaler_current(5),
      O => prescaler_next(5)
    );
\prescaler_current_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => prescaler_next(0),
      Q => prescaler_current(0),
      R => '0'
    );
\prescaler_current_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => prescaler_next(1),
      Q => prescaler_current(1),
      R => '0'
    );
\prescaler_current_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => prescaler_next(2),
      Q => prescaler_current(2),
      R => '0'
    );
\prescaler_current_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => prescaler_next(3),
      Q => prescaler_current(3),
      R => '0'
    );
\prescaler_current_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => prescaler_next(4),
      Q => prescaler_current(4),
      R => '0'
    );
\prescaler_current_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => prescaler_next(5),
      Q => prescaler_current(5),
      R => '0'
    );
\timer_byte[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \timer_snapshot_reg_n_0_[24]\,
      I1 => \timer_snapshot_reg_n_0_[16]\,
      I2 => \timer_snapshot_reg_n_0_[40]\,
      I3 => timer_rdsel(1),
      I4 => timer_rdsel(0),
      I5 => \timer_snapshot_reg_n_0_[32]\,
      O => \timer_byte[0]_i_1_n_0\
    );
\timer_byte[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \timer_snapshot_reg_n_0_[25]\,
      I1 => \timer_snapshot_reg_n_0_[17]\,
      I2 => \timer_snapshot_reg_n_0_[41]\,
      I3 => timer_rdsel(1),
      I4 => timer_rdsel(0),
      I5 => \timer_snapshot_reg_n_0_[33]\,
      O => \timer_byte[1]_i_1_n_0\
    );
\timer_byte[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \timer_snapshot_reg_n_0_[26]\,
      I1 => \timer_snapshot_reg_n_0_[18]\,
      I2 => \timer_snapshot_reg_n_0_[42]\,
      I3 => timer_rdsel(1),
      I4 => timer_rdsel(0),
      I5 => \timer_snapshot_reg_n_0_[34]\,
      O => \timer_byte[2]_i_1_n_0\
    );
\timer_byte[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \timer_snapshot_reg_n_0_[27]\,
      I1 => \timer_snapshot_reg_n_0_[19]\,
      I2 => \timer_snapshot_reg_n_0_[43]\,
      I3 => timer_rdsel(1),
      I4 => timer_rdsel(0),
      I5 => \timer_snapshot_reg_n_0_[35]\,
      O => \timer_byte[3]_i_1_n_0\
    );
\timer_byte[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \timer_snapshot_reg_n_0_[28]\,
      I1 => \timer_snapshot_reg_n_0_[20]\,
      I2 => \timer_snapshot_reg_n_0_[44]\,
      I3 => timer_rdsel(1),
      I4 => timer_rdsel(0),
      I5 => \timer_snapshot_reg_n_0_[36]\,
      O => \timer_byte[4]_i_1_n_0\
    );
\timer_byte[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \timer_snapshot_reg_n_0_[29]\,
      I1 => \timer_snapshot_reg_n_0_[21]\,
      I2 => \timer_snapshot_reg_n_0_[45]\,
      I3 => timer_rdsel(1),
      I4 => timer_rdsel(0),
      I5 => \timer_snapshot_reg_n_0_[37]\,
      O => \timer_byte[5]_i_1_n_0\
    );
\timer_byte[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \timer_snapshot_reg_n_0_[30]\,
      I1 => \timer_snapshot_reg_n_0_[22]\,
      I2 => \timer_snapshot_reg_n_0_[46]\,
      I3 => timer_rdsel(1),
      I4 => timer_rdsel(0),
      I5 => \timer_snapshot_reg_n_0_[38]\,
      O => \timer_byte[6]_i_1_n_0\
    );
\timer_byte[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \timer_snapshot_reg_n_0_[31]\,
      I1 => \timer_snapshot_reg_n_0_[23]\,
      I2 => \timer_snapshot_reg_n_0_[47]\,
      I3 => timer_rdsel(1),
      I4 => timer_rdsel(0),
      I5 => \timer_snapshot_reg_n_0_[39]\,
      O => \timer_byte[7]_i_1_n_0\
    );
\timer_byte_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => \timer_byte[0]_i_1_n_0\,
      Q => Q(0),
      R => SR(0)
    );
\timer_byte_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => \timer_byte[1]_i_1_n_0\,
      Q => Q(1),
      R => SR(0)
    );
\timer_byte_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => \timer_byte[2]_i_1_n_0\,
      Q => Q(2),
      R => SR(0)
    );
\timer_byte_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => \timer_byte[3]_i_1_n_0\,
      Q => timer_byte(3),
      R => SR(0)
    );
\timer_byte_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => \timer_byte[4]_i_1_n_0\,
      Q => Q(3),
      R => SR(0)
    );
\timer_byte_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => \timer_byte[5]_i_1_n_0\,
      Q => Q(4),
      R => SR(0)
    );
\timer_byte_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => \timer_byte[6]_i_1_n_0\,
      Q => Q(5),
      R => SR(0)
    );
\timer_byte_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => \timer_byte[7]_i_1_n_0\,
      Q => Q(6),
      R => SR(0)
    );
timer_ena_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => prescaler_current(5),
      I1 => prescaler_current(3),
      I2 => prescaler_current(1),
      I3 => prescaler_current(0),
      I4 => prescaler_current(2),
      I5 => prescaler_current(4),
      O => prescaler_next(6)
    );
timer_ena_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => prescaler_next(6),
      Q => timer_ena,
      R => '0'
    );
\timer_rdsel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => E(0),
      D => D(0),
      Q => timer_rdsel(0),
      R => SR(0)
    );
\timer_rdsel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => E(0),
      D => D(1),
      Q => timer_rdsel(1),
      R => SR(0)
    );
timer_snap_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => timer_snap0,
      Q => timer_snap,
      R => SR(0)
    );
\timer_snapshot_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => timer_snap,
      D => timer_val(16),
      Q => \timer_snapshot_reg_n_0_[16]\,
      R => SR(0)
    );
\timer_snapshot_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => timer_snap,
      D => timer_val(17),
      Q => \timer_snapshot_reg_n_0_[17]\,
      R => SR(0)
    );
\timer_snapshot_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => timer_snap,
      D => timer_val(18),
      Q => \timer_snapshot_reg_n_0_[18]\,
      R => SR(0)
    );
\timer_snapshot_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => timer_snap,
      D => timer_val(19),
      Q => \timer_snapshot_reg_n_0_[19]\,
      R => SR(0)
    );
\timer_snapshot_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => timer_snap,
      D => timer_val(20),
      Q => \timer_snapshot_reg_n_0_[20]\,
      R => SR(0)
    );
\timer_snapshot_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => timer_snap,
      D => timer_val(21),
      Q => \timer_snapshot_reg_n_0_[21]\,
      R => SR(0)
    );
\timer_snapshot_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => timer_snap,
      D => timer_val(22),
      Q => \timer_snapshot_reg_n_0_[22]\,
      R => SR(0)
    );
\timer_snapshot_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => timer_snap,
      D => timer_val(23),
      Q => \timer_snapshot_reg_n_0_[23]\,
      R => SR(0)
    );
\timer_snapshot_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => timer_snap,
      D => timer_val(24),
      Q => \timer_snapshot_reg_n_0_[24]\,
      R => SR(0)
    );
\timer_snapshot_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => timer_snap,
      D => timer_val(25),
      Q => \timer_snapshot_reg_n_0_[25]\,
      R => SR(0)
    );
\timer_snapshot_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => timer_snap,
      D => timer_val(26),
      Q => \timer_snapshot_reg_n_0_[26]\,
      R => SR(0)
    );
\timer_snapshot_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => timer_snap,
      D => timer_val(27),
      Q => \timer_snapshot_reg_n_0_[27]\,
      R => SR(0)
    );
\timer_snapshot_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => timer_snap,
      D => timer_val(28),
      Q => \timer_snapshot_reg_n_0_[28]\,
      R => SR(0)
    );
\timer_snapshot_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => timer_snap,
      D => timer_val(29),
      Q => \timer_snapshot_reg_n_0_[29]\,
      R => SR(0)
    );
\timer_snapshot_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => timer_snap,
      D => timer_val(30),
      Q => \timer_snapshot_reg_n_0_[30]\,
      R => SR(0)
    );
\timer_snapshot_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => timer_snap,
      D => timer_val(31),
      Q => \timer_snapshot_reg_n_0_[31]\,
      R => SR(0)
    );
\timer_snapshot_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => timer_snap,
      D => timer_val(32),
      Q => \timer_snapshot_reg_n_0_[32]\,
      R => SR(0)
    );
\timer_snapshot_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => timer_snap,
      D => timer_val(33),
      Q => \timer_snapshot_reg_n_0_[33]\,
      R => SR(0)
    );
\timer_snapshot_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => timer_snap,
      D => timer_val(34),
      Q => \timer_snapshot_reg_n_0_[34]\,
      R => SR(0)
    );
\timer_snapshot_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => timer_snap,
      D => timer_val(35),
      Q => \timer_snapshot_reg_n_0_[35]\,
      R => SR(0)
    );
\timer_snapshot_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => timer_snap,
      D => timer_val(36),
      Q => \timer_snapshot_reg_n_0_[36]\,
      R => SR(0)
    );
\timer_snapshot_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => timer_snap,
      D => timer_val(37),
      Q => \timer_snapshot_reg_n_0_[37]\,
      R => SR(0)
    );
\timer_snapshot_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => timer_snap,
      D => timer_val(38),
      Q => \timer_snapshot_reg_n_0_[38]\,
      R => SR(0)
    );
\timer_snapshot_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => timer_snap,
      D => timer_val(39),
      Q => \timer_snapshot_reg_n_0_[39]\,
      R => SR(0)
    );
\timer_snapshot_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => timer_snap,
      D => timer_val(40),
      Q => \timer_snapshot_reg_n_0_[40]\,
      R => SR(0)
    );
\timer_snapshot_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => timer_snap,
      D => timer_val(41),
      Q => \timer_snapshot_reg_n_0_[41]\,
      R => SR(0)
    );
\timer_snapshot_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => timer_snap,
      D => timer_val(42),
      Q => \timer_snapshot_reg_n_0_[42]\,
      R => SR(0)
    );
\timer_snapshot_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => timer_snap,
      D => timer_val(43),
      Q => \timer_snapshot_reg_n_0_[43]\,
      R => SR(0)
    );
\timer_snapshot_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => timer_snap,
      D => timer_val(44),
      Q => \timer_snapshot_reg_n_0_[44]\,
      R => SR(0)
    );
\timer_snapshot_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => timer_snap,
      D => timer_val(45),
      Q => \timer_snapshot_reg_n_0_[45]\,
      R => SR(0)
    );
\timer_snapshot_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => timer_snap,
      D => timer_val(46),
      Q => \timer_snapshot_reg_n_0_[46]\,
      R => SR(0)
    );
\timer_snapshot_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => timer_snap,
      D => timer_val(47),
      Q => \timer_snapshot_reg_n_0_[47]\,
      R => SR(0)
    );
timer_timer_ctr: entity work.semicap_sem_ultra_v3_1_11_timer_ctr
     port map (
      CEP => timer_ena,
      D(31 downto 0) => timer_val(47 downto 16),
      icap_clk => icap_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity semicap_axi_lite_ipif is
  port (
    p_7_in : out STD_LOGIC;
    p_8_in : out STD_LOGIC;
    p_14_in : out STD_LOGIC;
    p_16_in : out STD_LOGIC;
    Bus_RNW_reg : out STD_LOGIC;
    s_axi_rvalid_i_reg : out STD_LOGIC;
    s_axi_bvalid_i_reg : out STD_LOGIC;
    \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]\ : out STD_LOGIC;
    \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]_0\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[17].ce_out_i_reg[17]\ : out STD_LOGIC;
    IP2Bus_WrAck_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    irpt_rdack : out STD_LOGIC;
    intr2bus_rdack0 : out STD_LOGIC;
    irpt_wrack : out STD_LOGIC;
    interrupt_wrce_strb : out STD_LOGIC;
    irpt_wrack_d1_reg : out STD_LOGIC;
    IP2Bus_RdAck0 : out STD_LOGIC;
    IP2Bus_WrAck0 : out STD_LOGIC;
    p_10_in : out STD_LOGIC;
    p_11_in : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    bus2ip_wrce : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \AXI_HW_wdata[31]\ : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    bus2ip_reset : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    ip2bus_wrack_i : in STD_LOGIC;
    ip2bus_rdack_i : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    ip2bus_rdack_i_reg : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    intr2bus_wrack : in STD_LOGIC;
    irpt_rdack_d1 : in STD_LOGIC;
    irpt_wrack_d1 : in STD_LOGIC;
    ipbus_ack_fifo : in STD_LOGIC;
    ipbus_ack : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    busip_1 : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data_reg[20]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    scndry_vect_out : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wr_data_count : in STD_LOGIC_VECTOR ( 10 downto 0 );
    rd_data_count : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_bready : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    scndry_out : in STD_LOGIC;
    \IP2Bus_Data_reg[30]\ : in STD_LOGIC;
    \IP2Bus_Data_reg[29]\ : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ipif_glbl_irpt_enable_reg : in STD_LOGIC;
    \ip2bus_data_i_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_axi_rdata_i_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of semicap_axi_lite_ipif : entity is "axi_lite_ipif";
end semicap_axi_lite_ipif;

architecture STRUCTURE of semicap_axi_lite_ipif is
begin
I_SLAVE_ATTACHMENT: entity work.semicap_slave_attachment
     port map (
      \AXI_HW_wdata[31]\ => \AXI_HW_wdata[31]\,
      Bus_RNW_reg_reg => Bus_RNW_reg,
      D(31 downto 0) => D(31 downto 0),
      \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]\ => p_14_in,
      \GEN_BKEND_CE_REGISTERS[17].ce_out_i_reg[17]\ => p_7_in,
      \GEN_BKEND_CE_REGISTERS[17].ce_out_i_reg[17]_0\ => \GEN_BKEND_CE_REGISTERS[17].ce_out_i_reg[17]\,
      \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\ => p_16_in,
      \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0\(0) => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\(0),
      \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]_0\ => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]\,
      \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]_1\ => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]_0\,
      \IP2Bus_Data_reg[20]\(11 downto 0) => \IP2Bus_Data_reg[20]\(11 downto 0),
      \IP2Bus_Data_reg[29]\ => \IP2Bus_Data_reg[29]\,
      \IP2Bus_Data_reg[30]\ => \IP2Bus_Data_reg[30]\,
      IP2Bus_RdAck0 => IP2Bus_RdAck0,
      IP2Bus_WrAck0 => IP2Bus_WrAck0,
      IP2Bus_WrAck_reg => IP2Bus_WrAck_reg,
      Q(4 downto 0) => Q(4 downto 0),
      SR(0) => SR(0),
      bus2ip_reset => bus2ip_reset,
      bus2ip_wrce(2 downto 0) => bus2ip_wrce(2 downto 0),
      busip_1 => busip_1,
      dout(31 downto 0) => dout(31 downto 0),
      interrupt_wrce_strb => interrupt_wrce_strb,
      intr2bus_rdack0 => intr2bus_rdack0,
      intr2bus_wrack => intr2bus_wrack,
      \ip2bus_data_i_reg[0]\(0) => \ip2bus_data_i_reg[0]\(0),
      ip2bus_rdack_i => ip2bus_rdack_i,
      ip2bus_rdack_i_reg => ip2bus_rdack_i_reg,
      ip2bus_wrack_i => ip2bus_wrack_i,
      ipbus_ack => ipbus_ack,
      ipbus_ack_fifo => ipbus_ack_fifo,
      ipif_glbl_irpt_enable_reg => ipif_glbl_irpt_enable_reg,
      irpt_rdack => irpt_rdack,
      irpt_rdack_d1 => irpt_rdack_d1,
      irpt_wrack => irpt_wrack,
      irpt_wrack_d1 => irpt_wrack_d1,
      irpt_wrack_d1_reg => irpt_wrack_d1_reg,
      p_10_in => p_10_in,
      p_11_in => p_11_in,
      p_7_out => p_7_out,
      p_8_in => p_8_in,
      rd_data_count(8 downto 0) => rd_data_count(8 downto 0),
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(6 downto 0) => s_axi_araddr(6 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(6 downto 0) => s_axi_awaddr(6 downto 0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid_i_reg_0 => s_axi_bvalid_i_reg,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      \s_axi_rdata_i_reg[31]_0\(31 downto 0) => \s_axi_rdata_i_reg[31]\(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid_i_reg_0 => s_axi_rvalid_i_reg,
      s_axi_wdata(0) => s_axi_wdata(0),
      s_axi_wvalid => s_axi_wvalid,
      scndry_out => scndry_out,
      scndry_vect_out(31 downto 0) => scndry_vect_out(31 downto 0),
      wr_data_count(10 downto 0) => wr_data_count(10 downto 0),
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity semicap_semicap_semicap_axi_0_0 is
  port (
    iMinVoterRegTmrStat : in STD_LOGIC_VECTOR ( 2 downto 0 );
    iDevInfoId : in STD_LOGIC_VECTOR ( 7 downto 0 );
    iDevInfoVersionMajor : in STD_LOGIC_VECTOR ( 7 downto 0 );
    iDevInfoVersionMinor : in STD_LOGIC_VECTOR ( 7 downto 0 );
    iMinVoterRegCmpStat : in STD_LOGIC;
    iStatusRegFifoCmdFull : in STD_LOGIC;
    iStatusRegFifoStatFull : in STD_LOGIC;
    iStatusRegMonEmpty : in STD_LOGIC;
    iStatusRegState : in STD_LOGIC_VECTOR ( 3 downto 0 );
    oMinVoterRegClearStrobe : out STD_LOGIC;
    oMonitorRegGetByte : out STD_LOGIC;
    oMonitorRegPutByte : out STD_LOGIC;
    oMonitorRegWriteStrobe : out STD_LOGIC;
    oResetsReg : out STD_LOGIC_VECTOR ( 2 downto 0 );
    iConfigRegIrqMask : in STD_LOGIC_VECTOR ( 2 downto 0 );
    iConfigRegSemEn : in STD_LOGIC;
    iMonitorRegByte : in STD_LOGIC_VECTOR ( 7 downto 0 );
    iTblAddReg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    oConfigRegIrqMask : out STD_LOGIC_VECTOR ( 2 downto 0 );
    oConfigRegSemEn : out STD_LOGIC;
    oMonitorRegByte : out STD_LOGIC_VECTOR ( 7 downto 0 );
    oTblAddReg : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of semicap_semicap_semicap_axi_0_0 : entity is "semicap_semicap_axi_0_0,semicap_axi_v1_0,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of semicap_semicap_semicap_axi_0_0 : entity is "semicap_semicap_axi_0_0";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of semicap_semicap_semicap_axi_0_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of semicap_semicap_semicap_axi_0_0 : entity is "semicap_axi_v1_0,Vivado 2019.1.1";
end semicap_semicap_semicap_axi_0_0;

architecture STRUCTURE of semicap_semicap_semicap_axi_0_0 is
  signal \<const0>\ : STD_LOGIC;
  attribute x_interface_info : string;
  attribute x_interface_info of s00_axi_aclk : signal is "xilinx.com:signal:clock:1.0 S00_AXI_CLK CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of s00_axi_aclk : signal is "XIL_INTERFACENAME S00_AXI_CLK, ASSOCIATED_BUSIF S00_AXI, ASSOCIATED_RESET s00_axi_aresetn, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN semicap_clk_100MHz, INSERT_VIP 0";
  attribute x_interface_info of s00_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 S00_AXI_RST RST";
  attribute x_interface_parameter of s00_axi_aresetn : signal is "XIL_INTERFACENAME S00_AXI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of s00_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY";
  attribute x_interface_info of s00_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID";
  attribute x_interface_info of s00_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY";
  attribute x_interface_info of s00_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID";
  attribute x_interface_info of s00_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BREADY";
  attribute x_interface_info of s00_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BVALID";
  attribute x_interface_info of s00_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RREADY";
  attribute x_interface_info of s00_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RVALID";
  attribute x_interface_info of s00_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WREADY";
  attribute x_interface_info of s00_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WVALID";
  attribute x_interface_info of s00_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR";
  attribute x_interface_info of s00_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT";
  attribute x_interface_info of s00_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR";
  attribute x_interface_parameter of s00_axi_awaddr : signal is "XIL_INTERFACENAME S00_AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 8, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 5, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN semicap_clk_100MHz, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of s00_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT";
  attribute x_interface_info of s00_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BRESP";
  attribute x_interface_info of s00_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RDATA";
  attribute x_interface_info of s00_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RRESP";
  attribute x_interface_info of s00_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WDATA";
  attribute x_interface_info of s00_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB";
begin
  s00_axi_bresp(1) <= \<const0>\;
  s00_axi_bresp(0) <= \<const0>\;
  s00_axi_rresp(1) <= \<const0>\;
  s00_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.semicap_semicap_axi_v1_0
     port map (
      S_AXI_ARREADY => s00_axi_arready,
      S_AXI_AWREADY => s00_axi_awready,
      S_AXI_WREADY => s00_axi_wready,
      iConfigRegIrqMask(2 downto 0) => iConfigRegIrqMask(2 downto 0),
      iConfigRegSemEn => iConfigRegSemEn,
      iDevInfoId(7 downto 0) => iDevInfoId(7 downto 0),
      iDevInfoVersionMajor(7 downto 0) => iDevInfoVersionMajor(7 downto 0),
      iDevInfoVersionMinor(7 downto 0) => iDevInfoVersionMinor(7 downto 0),
      iMinVoterRegCmpStat => iMinVoterRegCmpStat,
      iMinVoterRegTmrStat(2 downto 0) => iMinVoterRegTmrStat(2 downto 0),
      iMonitorRegByte(7 downto 0) => iMonitorRegByte(7 downto 0),
      iStatusRegFifoCmdFull => iStatusRegFifoCmdFull,
      iStatusRegFifoStatFull => iStatusRegFifoStatFull,
      iStatusRegMonEmpty => iStatusRegMonEmpty,
      iStatusRegState(3 downto 0) => iStatusRegState(3 downto 0),
      iTblAddReg(31 downto 0) => iTblAddReg(31 downto 0),
      oConfigRegIrqMask(2 downto 0) => oConfigRegIrqMask(2 downto 0),
      oConfigRegSemEn => oConfigRegSemEn,
      oMinVoterRegClearStrobe => oMinVoterRegClearStrobe,
      oMonitorRegByte(7 downto 0) => oMonitorRegByte(7 downto 0),
      oMonitorRegGetByte => oMonitorRegGetByte,
      oMonitorRegPutByte => oMonitorRegPutByte,
      oMonitorRegWriteStrobe => oMonitorRegWriteStrobe,
      oResetsReg(2 downto 0) => oResetsReg(2 downto 0),
      oTblAddReg(31 downto 0) => oTblAddReg(31 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(2 downto 0) => s00_axi_araddr(4 downto 2),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(2 downto 0) => s00_axi_awaddr(4 downto 2),
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity semicap_semicap_semicap_spihelper_0_0 is
  port (
    icap_clk : in STD_LOGIC;
    spi_c : out STD_LOGIC;
    spi_d : out STD_LOGIC;
    spi_s_n : out STD_LOGIC;
    spi_q : in STD_LOGIC;
    fetch_txdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    fetch_txwrite : in STD_LOGIC;
    fetch_txfull : out STD_LOGIC;
    fetch_rxdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    fetch_rxread : in STD_LOGIC;
    fetch_rxempty : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of semicap_semicap_semicap_spihelper_0_0 : entity is "semicap_semicap_spihelper_0_0,sem_ultra_0_spi,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of semicap_semicap_semicap_spihelper_0_0 : entity is "semicap_semicap_spihelper_0_0";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of semicap_semicap_semicap_spihelper_0_0 : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of semicap_semicap_semicap_spihelper_0_0 : entity is "package_project";
  attribute x_core_info : string;
  attribute x_core_info of semicap_semicap_semicap_spihelper_0_0 : entity is "sem_ultra_0_spi,Vivado 2019.1.1";
end semicap_semicap_semicap_spihelper_0_0;

architecture STRUCTURE of semicap_semicap_semicap_spihelper_0_0 is
  attribute x_interface_info : string;
  attribute x_interface_info of icap_clk : signal is "xilinx.com:signal:clock:1.0 icap_clk CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of icap_clk : signal is "XIL_INTERFACENAME icap_clk, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN semicap_clk_axi, INSERT_VIP 0";
begin
inst: entity work.semicap_sem_ultra_0_spi
     port map (
      fetch_rxdata(7 downto 0) => fetch_rxdata(7 downto 0),
      fetch_rxempty => fetch_rxempty,
      fetch_rxread => fetch_rxread,
      fetch_txdata(7 downto 0) => fetch_txdata(7 downto 0),
      fetch_txfull => fetch_txfull,
      fetch_txwrite => fetch_txwrite,
      icap_clk => icap_clk,
      spi_c => spi_c,
      spi_d => spi_d,
      spi_q => spi_q,
      spi_s_n => spi_s_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity semicap_xpm_fifo_base is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of semicap_xpm_fifo_base : entity is 4;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of semicap_xpm_fifo_base : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of semicap_xpm_fifo_base : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of semicap_xpm_fifo_base : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of semicap_xpm_fifo_base : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of semicap_xpm_fifo_base : entity is "16'b0001111100011111";
  attribute EN_AE : string;
  attribute EN_AE of semicap_xpm_fifo_base : entity is "1'b1";
  attribute EN_AF : string;
  attribute EN_AF of semicap_xpm_fifo_base : entity is "1'b1";
  attribute EN_DVLD : string;
  attribute EN_DVLD of semicap_xpm_fifo_base : entity is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of semicap_xpm_fifo_base : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of semicap_xpm_fifo_base : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of semicap_xpm_fifo_base : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of semicap_xpm_fifo_base : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of semicap_xpm_fifo_base : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of semicap_xpm_fifo_base : entity is "1'b1";
  attribute EN_WDC : string;
  attribute EN_WDC of semicap_xpm_fifo_base : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of semicap_xpm_fifo_base : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of semicap_xpm_fifo_base : entity is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of semicap_xpm_fifo_base : entity is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of semicap_xpm_fifo_base : entity is 1024;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of semicap_xpm_fifo_base : entity is 1;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of semicap_xpm_fifo_base : entity is 32768;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of semicap_xpm_fifo_base : entity is 1024;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of semicap_xpm_fifo_base : entity is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of semicap_xpm_fifo_base : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of semicap_xpm_fifo_base : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of semicap_xpm_fifo_base : entity is 10;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of semicap_xpm_fifo_base : entity is 1021;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of semicap_xpm_fifo_base : entity is 3;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of semicap_xpm_fifo_base : entity is 10;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of semicap_xpm_fifo_base : entity is 1021;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of semicap_xpm_fifo_base : entity is 7;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of semicap_xpm_fifo_base : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of semicap_xpm_fifo_base : entity is 10;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of semicap_xpm_fifo_base : entity is 11;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of semicap_xpm_fifo_base : entity is 11;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of semicap_xpm_fifo_base : entity is 1;
  attribute RD_MODE : integer;
  attribute RD_MODE of semicap_xpm_fifo_base : entity is 0;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of semicap_xpm_fifo_base : entity is 10;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of semicap_xpm_fifo_base : entity is 32;
  attribute READ_MODE : integer;
  attribute READ_MODE of semicap_xpm_fifo_base : entity is 0;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of semicap_xpm_fifo_base : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of semicap_xpm_fifo_base : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of semicap_xpm_fifo_base : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of semicap_xpm_fifo_base : entity is "1F1F";
  attribute VERSION : integer;
  attribute VERSION of semicap_xpm_fifo_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of semicap_xpm_fifo_base : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of semicap_xpm_fifo_base : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of semicap_xpm_fifo_base : entity is 32;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of semicap_xpm_fifo_base : entity is 11;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of semicap_xpm_fifo_base : entity is 11;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of semicap_xpm_fifo_base : entity is 10;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of semicap_xpm_fifo_base : entity is 10;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of semicap_xpm_fifo_base : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of semicap_xpm_fifo_base : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of semicap_xpm_fifo_base : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of semicap_xpm_fifo_base : entity is 3;
  attribute invalid : integer;
  attribute invalid of semicap_xpm_fifo_base : entity is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of semicap_xpm_fifo_base : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of semicap_xpm_fifo_base : entity is 1;
end semicap_xpm_fifo_base;

architecture STRUCTURE of semicap_xpm_fifo_base is
  signal \<const0>\ : STD_LOGIC;
  signal \^almost_full\ : STD_LOGIC;
  signal clr_full : STD_LOGIC;
  signal diff_pntr_pe : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal diff_pntr_pf_q : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal diff_pntr_pf_q0 : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal \^empty\ : STD_LOGIC;
  signal empty_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gae_rptr_p2.rdpp2_inst_n_0\ : STD_LOGIC;
  signal \gae_rptr_p2.rdpp2_inst_n_1\ : STD_LOGIC;
  signal \gae_rptr_p2.rdpp2_inst_n_2\ : STD_LOGIC;
  signal \gae_rptr_p2.rdpp2_inst_n_3\ : STD_LOGIC;
  signal \gae_rptr_p2.rdpp2_inst_n_4\ : STD_LOGIC;
  signal \gae_rptr_p2.rdpp2_inst_n_5\ : STD_LOGIC;
  signal \gae_rptr_p2.rdpp2_inst_n_6\ : STD_LOGIC;
  signal \gae_rptr_p2.rdpp2_inst_n_7\ : STD_LOGIC;
  signal \gae_rptr_p2.rdpp2_inst_n_8\ : STD_LOGIC;
  signal \gae_rptr_p2.rdpp2_inst_n_9\ : STD_LOGIC;
  signal \gaf_wptr_p3.wrpp3_inst_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_10\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_6\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_7\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_8\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_9\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_n_11\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_n_12\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_6\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_7\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_8\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_9\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[8]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[9]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.prog_full_i_i_3_n_0\ : STD_LOGIC;
  signal \grdc.diff_wr_rd_pntr_rdc0_out\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \gwdc.diff_wr_rd_pntr1_out\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal \^prog_full\ : STD_LOGIC;
  signal ram_aempty_i0 : STD_LOGIC;
  signal ram_rd_en_i0 : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal rd_pntr_wr : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal rd_pntr_wr_cdc : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal rd_pntr_wr_cdc_dc : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^rd_rst_busy\ : STD_LOGIC;
  signal rdp_inst_n_11 : STD_LOGIC;
  signal rdp_inst_n_12 : STD_LOGIC;
  signal rdp_inst_n_13 : STD_LOGIC;
  signal rdp_inst_n_14 : STD_LOGIC;
  signal rdp_inst_n_15 : STD_LOGIC;
  signal rdp_inst_n_16 : STD_LOGIC;
  signal rdp_inst_n_17 : STD_LOGIC;
  signal rdp_inst_n_18 : STD_LOGIC;
  signal rdp_inst_n_19 : STD_LOGIC;
  signal rdp_inst_n_20 : STD_LOGIC;
  signal rdp_inst_n_21 : STD_LOGIC;
  signal rdp_inst_n_22 : STD_LOGIC;
  signal rdpp1_inst_n_0 : STD_LOGIC;
  signal rdpp1_inst_n_1 : STD_LOGIC;
  signal rdpp1_inst_n_2 : STD_LOGIC;
  signal rdpp1_inst_n_3 : STD_LOGIC;
  signal rdpp1_inst_n_4 : STD_LOGIC;
  signal rdpp1_inst_n_5 : STD_LOGIC;
  signal rdpp1_inst_n_6 : STD_LOGIC;
  signal rdpp1_inst_n_7 : STD_LOGIC;
  signal rdpp1_inst_n_8 : STD_LOGIC;
  signal rdpp1_inst_n_9 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d1_inst_n_1 : STD_LOGIC;
  signal underflow_i0 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal wr_pntr_plus1_pf : STD_LOGIC_VECTOR ( 10 downto 7 );
  signal wr_pntr_plus1_pf_carry : STD_LOGIC;
  signal wr_pntr_rd_cdc : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal wr_pntr_rd_cdc_dc : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal wrpp1_inst_n_13 : STD_LOGIC;
  signal wrpp2_inst_n_0 : STD_LOGIC;
  signal wrpp2_inst_n_1 : STD_LOGIC;
  signal wrpp2_inst_n_2 : STD_LOGIC;
  signal wrpp2_inst_n_3 : STD_LOGIC;
  signal wrst_busy : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_2 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_5 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_6 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 1;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 11;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 4;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 10;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 4;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 11;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 4;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 10;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "TRUE";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 10;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 10;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of \gen_sdpram.xpm_memory_base_inst\ : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 31;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of \gen_sdpram.xpm_memory_base_inst\ : label is 1023;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 32768;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 1024;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 10;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 10;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 10;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 10;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
begin
  almost_full <= \^almost_full\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  prog_full <= \^prog_full\;
  rd_rst_busy <= \^rd_rst_busy\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gae_rptr_p2.rdpp2_inst\: entity work.\semicap_xpm_counter_updn__parameterized0\
     port map (
      Q(9) => \gae_rptr_p2.rdpp2_inst_n_0\,
      Q(8) => \gae_rptr_p2.rdpp2_inst_n_1\,
      Q(7) => \gae_rptr_p2.rdpp2_inst_n_2\,
      Q(6) => \gae_rptr_p2.rdpp2_inst_n_3\,
      Q(5) => \gae_rptr_p2.rdpp2_inst_n_4\,
      Q(4) => \gae_rptr_p2.rdpp2_inst_n_5\,
      Q(3) => \gae_rptr_p2.rdpp2_inst_n_6\,
      Q(2) => \gae_rptr_p2.rdpp2_inst_n_7\,
      Q(1) => \gae_rptr_p2.rdpp2_inst_n_8\,
      Q(0) => \gae_rptr_p2.rdpp2_inst_n_9\,
      SR(0) => \^rd_rst_busy\,
      \count_value_i_reg[0]_0\ => rdp_inst_n_11,
      \count_value_i_reg[5]_0\ => \^empty\,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
\gaf_wptr_p3.wrpp3_inst\: entity work.semicap_xpm_counter_updn
     port map (
      E(0) => wr_pntr_plus1_pf_carry,
      Q(9 downto 0) => rd_pntr_wr(9 downto 0),
      almost_full => \^almost_full\,
      clr_full => clr_full,
      \count_value_i_reg[2]_0\ => xpm_fifo_rst_inst_n_5,
      \gen_pf_ic_rc.gaf_ic.ram_afull_i_reg\ => wrpp2_inst_n_3,
      \gen_pf_ic_rc.gaf_ic.ram_afull_i_reg_0\ => \^full\,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\ => \gaf_wptr_p3.wrpp3_inst_n_0\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wrst_busy => wrst_busy
    );
\gdvld.data_valid_std_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => rdp_inst_n_11,
      Q => data_valid,
      R => \^rd_rst_busy\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst\: entity work.\semicap_xpm_cdc_gray__parameterized0\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(10 downto 0) => rd_pntr_wr_cdc_dc(10 downto 0),
      src_clk => rd_clk,
      src_in_bin(10 downto 0) => rd_pntr_ext(10 downto 0)
    );
\gen_cdc_pntr.rd_pntr_cdc_inst\: entity work.semicap_xpm_cdc_gray
     port map (
      dest_clk => wr_clk,
      dest_out_bin(9 downto 0) => rd_pntr_wr_cdc(9 downto 0),
      src_clk => rd_clk,
      src_in_bin(9 downto 0) => rd_pntr_ext(9 downto 0)
    );
\gen_cdc_pntr.rpw_gray_reg\: entity work.semicap_xpm_fifo_reg_vec
     port map (
      D(9 downto 0) => rd_pntr_wr_cdc(9 downto 0),
      Q(9 downto 0) => rd_pntr_wr(9 downto 0),
      S(0) => \gen_cdc_pntr.rpw_gray_reg_n_0\,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3\(2) => wrpp2_inst_n_0,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3\(1) => wrpp2_inst_n_1,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3\(0) => wrpp2_inst_n_2,
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[10]\(3 downto 0) => wr_pntr_plus1_pf(10 downto 7),
      \reg_out_i_reg[1]_0\ => \gen_cdc_pntr.rpw_gray_reg_n_12\,
      \reg_out_i_reg[8]_0\ => \gen_cdc_pntr.rpw_gray_reg_n_11\,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.rpw_gray_reg_dc\: entity work.\semicap_xpm_fifo_reg_vec__parameterized0\
     port map (
      D(10 downto 0) => rd_pntr_wr_cdc_dc(10 downto 0),
      Q(10) => \gen_cdc_pntr.rpw_gray_reg_dc_n_0\,
      Q(9) => \gen_cdc_pntr.rpw_gray_reg_dc_n_1\,
      Q(8) => \gen_cdc_pntr.rpw_gray_reg_dc_n_2\,
      Q(7) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      Q(6) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      Q(5) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      Q(4) => \gen_cdc_pntr.rpw_gray_reg_dc_n_6\,
      Q(3) => \gen_cdc_pntr.rpw_gray_reg_dc_n_7\,
      Q(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_8\,
      Q(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_9\,
      Q(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_10\,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.wpr_gray_reg\: entity work.semicap_xpm_fifo_reg_vec_22
     port map (
      D(9 downto 0) => diff_pntr_pe(9 downto 0),
      DI(0) => p_1_in,
      Q(8) => \gen_cdc_pntr.wpr_gray_reg_n_1\,
      Q(7) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      Q(6) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      Q(5) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      Q(4) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      Q(3) => \gen_cdc_pntr.wpr_gray_reg_n_6\,
      Q(2) => \gen_cdc_pntr.wpr_gray_reg_n_7\,
      Q(1) => \gen_cdc_pntr.wpr_gray_reg_n_8\,
      Q(0) => \gen_cdc_pntr.wpr_gray_reg_n_9\,
      S(7) => rdp_inst_n_14,
      S(6) => rdp_inst_n_15,
      S(5) => rdp_inst_n_16,
      S(4) => rdp_inst_n_17,
      S(3) => rdp_inst_n_18,
      S(2) => rdp_inst_n_19,
      S(1) => rdp_inst_n_20,
      S(0) => rdp_inst_n_21,
      SR(0) => \^rd_rst_busy\,
      empty_i0 => empty_i0,
      \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg\(9) => rdpp1_inst_n_0,
      \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg\(8) => rdpp1_inst_n_1,
      \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg\(7) => rdpp1_inst_n_2,
      \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg\(6) => rdpp1_inst_n_3,
      \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg\(5) => rdpp1_inst_n_4,
      \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg\(4) => rdpp1_inst_n_5,
      \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg\(3) => rdpp1_inst_n_6,
      \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg\(2) => rdpp1_inst_n_7,
      \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg\(1) => rdpp1_inst_n_8,
      \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg\(0) => rdpp1_inst_n_9,
      \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg_0\(9) => \gae_rptr_p2.rdpp2_inst_n_0\,
      \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg_0\(8) => \gae_rptr_p2.rdpp2_inst_n_1\,
      \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg_0\(7) => \gae_rptr_p2.rdpp2_inst_n_2\,
      \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg_0\(6) => \gae_rptr_p2.rdpp2_inst_n_3\,
      \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg_0\(5) => \gae_rptr_p2.rdpp2_inst_n_4\,
      \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg_0\(4) => \gae_rptr_p2.rdpp2_inst_n_5\,
      \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg_0\(3) => \gae_rptr_p2.rdpp2_inst_n_6\,
      \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg_0\(2) => \gae_rptr_p2.rdpp2_inst_n_7\,
      \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg_0\(1) => \gae_rptr_p2.rdpp2_inst_n_8\,
      \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg_0\(0) => \gae_rptr_p2.rdpp2_inst_n_9\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[9]\(1) => rdp_inst_n_12,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[9]\(0) => rdp_inst_n_13,
      \gen_pf_ic_rc.ram_empty_i_reg\ => rdp_inst_n_11,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(8 downto 5) => rd_pntr_ext(9 downto 6),
      \gen_pf_ic_rc.ram_empty_i_reg_0\(4 downto 0) => rd_pntr_ext(4 downto 0),
      \gen_pf_ic_rc.ram_empty_i_reg_1\ => rdp_inst_n_22,
      ram_aempty_i0 => ram_aempty_i0,
      rd_clk => rd_clk,
      rd_en => rd_en,
      \reg_out_i_reg[9]_0\(9 downto 0) => wr_pntr_rd_cdc(9 downto 0)
    );
\gen_cdc_pntr.wpr_gray_reg_dc\: entity work.\semicap_xpm_fifo_reg_vec__parameterized0_23\
     port map (
      D(10 downto 0) => \grdc.diff_wr_rd_pntr_rdc0_out\(10 downto 0),
      Q(10 downto 0) => rd_pntr_ext(10 downto 0),
      SR(0) => \^rd_rst_busy\,
      rd_clk => rd_clk,
      \reg_out_i_reg[10]_0\(10 downto 0) => wr_pntr_rd_cdc_dc(10 downto 0)
    );
\gen_cdc_pntr.wr_pntr_cdc_dc_inst\: entity work.\semicap_xpm_cdc_gray__parameterized0__1\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(10 downto 0) => wr_pntr_rd_cdc_dc(10 downto 0),
      src_clk => wr_clk,
      src_in_bin(10 downto 0) => wr_pntr_ext(10 downto 0)
    );
\gen_cdc_pntr.wr_pntr_cdc_inst\: entity work.\semicap_xpm_cdc_gray__1\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(9 downto 0) => wr_pntr_rd_cdc(9 downto 0),
      src_clk => wr_clk,
      src_in_bin(9 downto 0) => wr_pntr_ext(9 downto 0)
    );
\gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en_i0,
      D => ram_aempty_i0,
      Q => almost_empty,
      S => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gaf_ic.ram_afull_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gaf_wptr_p3.wrpp3_inst_n_0\,
      Q => \^almost_full\,
      S => wrst_busy
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wrpp1_inst_n_13,
      Q => \^full\,
      S => wrst_busy
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^empty\,
      I1 => rd_en,
      O => p_1_in
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(0),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(1),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(2),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(3),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(4),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(5),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(6),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(7),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(8),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[8]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(9),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[9]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^empty\,
      O => ram_rd_en_i0
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000557F"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\,
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\,
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      I4 => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5]\,
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\,
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[8]\,
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[9]\,
      I4 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6]\,
      I5 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7]\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en_i0,
      D => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\,
      Q => prog_empty,
      S => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(10),
      Q => diff_pntr_pf_q(10),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(2),
      Q => diff_pntr_pf_q(2),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(3),
      Q => diff_pntr_pf_q(3),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(4),
      Q => diff_pntr_pf_q(4),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(5),
      Q => diff_pntr_pf_q(5),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(6),
      Q => diff_pntr_pf_q(6),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(7),
      Q => diff_pntr_pf_q(7),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(8),
      Q => diff_pntr_pf_q(8),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(9),
      Q => diff_pntr_pf_q(9),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => diff_pntr_pf_q(6),
      I1 => diff_pntr_pf_q(7),
      I2 => diff_pntr_pf_q(5),
      I3 => \gen_pf_ic_rc.gpf_ic.prog_full_i_i_3_n_0\,
      O => \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFEFEEE"
    )
        port map (
      I0 => diff_pntr_pf_q(9),
      I1 => diff_pntr_pf_q(8),
      I2 => diff_pntr_pf_q(4),
      I3 => diff_pntr_pf_q(2),
      I4 => diff_pntr_pf_q(3),
      I5 => diff_pntr_pf_q(10),
      O => \gen_pf_ic_rc.gpf_ic.prog_full_i_i_3_n_0\
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_1,
      Q => \^prog_full\,
      S => wrst_busy
    );
\gen_pf_ic_rc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_i0,
      Q => \^empty\,
      S => \^rd_rst_busy\
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.semicap_xpm_memory_base
     port map (
      addra(9 downto 0) => wr_pntr_ext(9 downto 0),
      addrb(9 downto 0) => rd_pntr_ext(9 downto 0),
      clka => wr_clk,
      clkb => rd_clk,
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(31 downto 0) => din(31 downto 0),
      dinb(31 downto 0) => B"00000000000000000000000000000000",
      douta(31 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(31 downto 0),
      doutb(31 downto 0) => dout(31 downto 0),
      ena => wr_pntr_plus1_pf_carry,
      enb => rdp_inst_n_11,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rstb => \^rd_rst_busy\,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gof.overflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => xpm_fifo_rst_inst_n_6,
      Q => overflow,
      R => '0'
    );
\grdc.rd_data_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc0_out\(0),
      Q => rd_data_count(0),
      R => \^rd_rst_busy\
    );
\grdc.rd_data_count_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc0_out\(10),
      Q => rd_data_count(10),
      R => \^rd_rst_busy\
    );
\grdc.rd_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc0_out\(1),
      Q => rd_data_count(1),
      R => \^rd_rst_busy\
    );
\grdc.rd_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc0_out\(2),
      Q => rd_data_count(2),
      R => \^rd_rst_busy\
    );
\grdc.rd_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc0_out\(3),
      Q => rd_data_count(3),
      R => \^rd_rst_busy\
    );
\grdc.rd_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc0_out\(4),
      Q => rd_data_count(4),
      R => \^rd_rst_busy\
    );
\grdc.rd_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc0_out\(5),
      Q => rd_data_count(5),
      R => \^rd_rst_busy\
    );
\grdc.rd_data_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc0_out\(6),
      Q => rd_data_count(6),
      R => \^rd_rst_busy\
    );
\grdc.rd_data_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc0_out\(7),
      Q => rd_data_count(7),
      R => \^rd_rst_busy\
    );
\grdc.rd_data_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc0_out\(8),
      Q => rd_data_count(8),
      R => \^rd_rst_busy\
    );
\grdc.rd_data_count_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc0_out\(9),
      Q => rd_data_count(9),
      R => \^rd_rst_busy\
    );
\guf.underflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => underflow_i0,
      Q => underflow,
      R => '0'
    );
\gwack.wr_ack_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => xpm_fifo_rst_inst_n_2,
      Q => wr_ack,
      R => '0'
    );
\gwdc.wr_data_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(0),
      Q => wr_data_count(0),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(10),
      Q => wr_data_count(10),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(1),
      Q => wr_data_count(1),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(2),
      Q => wr_data_count(2),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(3),
      Q => wr_data_count(3),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(4),
      Q => wr_data_count(4),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(5),
      Q => wr_data_count(5),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(6),
      Q => wr_data_count(6),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(7),
      Q => wr_data_count(7),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(8),
      Q => wr_data_count(8),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(9),
      Q => wr_data_count(9),
      R => wrst_busy
    );
rdp_inst: entity work.\semicap_xpm_counter_updn__parameterized1\
     port map (
      Q(10 downto 0) => rd_pntr_ext(10 downto 0),
      S(7) => rdp_inst_n_14,
      S(6) => rdp_inst_n_15,
      S(5) => rdp_inst_n_16,
      S(4) => rdp_inst_n_17,
      S(3) => rdp_inst_n_18,
      S(2) => rdp_inst_n_19,
      S(1) => rdp_inst_n_20,
      S(0) => rdp_inst_n_21,
      SR(0) => \^rd_rst_busy\,
      \count_value_i_reg[0]_0\ => \^empty\,
      \count_value_i_reg[5]_0\ => rdp_inst_n_22,
      \count_value_i_reg[9]_0\(1) => rdp_inst_n_12,
      \count_value_i_reg[9]_0\(0) => rdp_inst_n_13,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[9]\(8) => \gen_cdc_pntr.wpr_gray_reg_n_1\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[9]\(7) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[9]\(6) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[9]\(5) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[9]\(4) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[9]\(3) => \gen_cdc_pntr.wpr_gray_reg_n_6\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[9]\(2) => \gen_cdc_pntr.wpr_gray_reg_n_7\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[9]\(1) => \gen_cdc_pntr.wpr_gray_reg_n_8\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[9]\(0) => \gen_cdc_pntr.wpr_gray_reg_n_9\,
      \gen_pf_ic_rc.ram_empty_i_reg\ => rdp_inst_n_11,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
rdpp1_inst: entity work.\semicap_xpm_counter_updn__parameterized2\
     port map (
      Q(9) => rdpp1_inst_n_0,
      Q(8) => rdpp1_inst_n_1,
      Q(7) => rdpp1_inst_n_2,
      Q(6) => rdpp1_inst_n_3,
      Q(5) => rdpp1_inst_n_4,
      Q(4) => rdpp1_inst_n_5,
      Q(3) => rdpp1_inst_n_6,
      Q(2) => rdpp1_inst_n_7,
      Q(1) => rdpp1_inst_n_8,
      Q(0) => rdpp1_inst_n_9,
      SR(0) => \^rd_rst_busy\,
      \count_value_i_reg[0]_0\ => rdp_inst_n_11,
      \count_value_i_reg[5]_0\ => \^empty\,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
rst_d1_inst: entity work.semicap_xpm_fifo_reg_bit
     port map (
      E(0) => wr_pntr_plus1_pf_carry,
      clr_full => clr_full,
      \count_value_i_reg[9]\ => \^full\,
      d_out_reg_0 => rst_d1_inst_n_1,
      \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\ => \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\,
      prog_full => \^prog_full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wrst_busy => wrst_busy
    );
wrp_inst: entity work.\semicap_xpm_counter_updn__parameterized1_24\
     port map (
      D(10 downto 0) => \gwdc.diff_wr_rd_pntr1_out\(10 downto 0),
      E(0) => wr_pntr_plus1_pf_carry,
      Q(10 downto 0) => wr_pntr_ext(10 downto 0),
      \count_value_i_reg[2]_0\ => xpm_fifo_rst_inst_n_5,
      \count_value_i_reg[6]_0\ => \^full\,
      \gwdc.wr_data_count_i_reg[10]\(10) => \gen_cdc_pntr.rpw_gray_reg_dc_n_0\,
      \gwdc.wr_data_count_i_reg[10]\(9) => \gen_cdc_pntr.rpw_gray_reg_dc_n_1\,
      \gwdc.wr_data_count_i_reg[10]\(8) => \gen_cdc_pntr.rpw_gray_reg_dc_n_2\,
      \gwdc.wr_data_count_i_reg[10]\(7) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      \gwdc.wr_data_count_i_reg[10]\(6) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      \gwdc.wr_data_count_i_reg[10]\(5) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      \gwdc.wr_data_count_i_reg[10]\(4) => \gen_cdc_pntr.rpw_gray_reg_dc_n_6\,
      \gwdc.wr_data_count_i_reg[10]\(3) => \gen_cdc_pntr.rpw_gray_reg_dc_n_7\,
      \gwdc.wr_data_count_i_reg[10]\(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_8\,
      \gwdc.wr_data_count_i_reg[10]\(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_9\,
      \gwdc.wr_data_count_i_reg[10]\(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_10\,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wrst_busy => wrst_busy
    );
wrpp1_inst: entity work.\semicap_xpm_counter_updn__parameterized2_25\
     port map (
      D(8 downto 0) => diff_pntr_pf_q0(10 downto 2),
      E(0) => wr_pntr_plus1_pf_carry,
      Q(3 downto 0) => wr_pntr_plus1_pf(10 downto 7),
      S(0) => \gen_cdc_pntr.rpw_gray_reg_n_0\,
      \count_value_i_reg[2]_0\ => xpm_fifo_rst_inst_n_5,
      \count_value_i_reg[6]_0\ => \^full\,
      d_out_reg => wrpp1_inst_n_13,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\ => \gen_cdc_pntr.rpw_gray_reg_n_11\,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0\(9 downto 0) => rd_pntr_wr(9 downto 0),
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_1\ => wrpp2_inst_n_3,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wrst_busy => wrst_busy
    );
wrpp2_inst: entity work.\semicap_xpm_counter_updn__parameterized0_26\
     port map (
      E(0) => wr_pntr_plus1_pf_carry,
      Q(2) => wrpp2_inst_n_0,
      Q(1) => wrpp2_inst_n_1,
      Q(0) => wrpp2_inst_n_2,
      \count_value_i_reg[2]_0\ => xpm_fifo_rst_inst_n_5,
      \count_value_i_reg[6]_0\ => \^full\,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\ => \gen_cdc_pntr.rpw_gray_reg_n_12\,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0\(6 downto 0) => rd_pntr_wr(9 downto 3),
      \reg_out_i_reg[9]\ => wrpp2_inst_n_3,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wrst_busy => wrst_busy
    );
xpm_fifo_rst_inst: entity work.\semicap_xpm_fifo_rst__xdcDup__1\
     port map (
      SR(0) => \^rd_rst_busy\,
      \gen_rst_ic.fifo_wr_rst_ic_reg_0\ => xpm_fifo_rst_inst_n_2,
      \gen_rst_ic.wr_rst_busy_ic_reg_0\ => xpm_fifo_rst_inst_n_5,
      \gen_rst_ic.wr_rst_busy_ic_reg_1\ => xpm_fifo_rst_inst_n_6,
      \guf.underflow_i_reg\ => \^empty\,
      \gwack.wr_ack_i_reg\ => \^full\,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      rst_d1 => rst_d1,
      underflow_i0 => underflow_i0,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy,
      wrst_busy => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \semicap_xpm_fifo_base__parameterized0\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \semicap_xpm_fifo_base__parameterized0\ : entity is 4;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \semicap_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \semicap_xpm_fifo_base__parameterized0\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \semicap_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \semicap_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \semicap_xpm_fifo_base__parameterized0\ : entity is "16'b0001111100011111";
  attribute EN_AE : string;
  attribute EN_AE of \semicap_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_AF : string;
  attribute EN_AF of \semicap_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \semicap_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of \semicap_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \semicap_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \semicap_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \semicap_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \semicap_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \semicap_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_WDC : string;
  attribute EN_WDC of \semicap_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \semicap_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \semicap_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \semicap_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \semicap_xpm_fifo_base__parameterized0\ : entity is 256;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \semicap_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \semicap_xpm_fifo_base__parameterized0\ : entity is 8192;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \semicap_xpm_fifo_base__parameterized0\ : entity is 256;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \semicap_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \semicap_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \semicap_xpm_fifo_base__parameterized0\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \semicap_xpm_fifo_base__parameterized0\ : entity is 10;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \semicap_xpm_fifo_base__parameterized0\ : entity is 253;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \semicap_xpm_fifo_base__parameterized0\ : entity is 3;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \semicap_xpm_fifo_base__parameterized0\ : entity is 10;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \semicap_xpm_fifo_base__parameterized0\ : entity is 253;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \semicap_xpm_fifo_base__parameterized0\ : entity is 7;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \semicap_xpm_fifo_base__parameterized0\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \semicap_xpm_fifo_base__parameterized0\ : entity is 10;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \semicap_xpm_fifo_base__parameterized0\ : entity is 9;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \semicap_xpm_fifo_base__parameterized0\ : entity is 9;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \semicap_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute RD_MODE : integer;
  attribute RD_MODE of \semicap_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \semicap_xpm_fifo_base__parameterized0\ : entity is 8;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \semicap_xpm_fifo_base__parameterized0\ : entity is 32;
  attribute READ_MODE : integer;
  attribute READ_MODE of \semicap_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \semicap_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \semicap_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \semicap_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \semicap_xpm_fifo_base__parameterized0\ : entity is "1F1F";
  attribute VERSION : integer;
  attribute VERSION of \semicap_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \semicap_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \semicap_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \semicap_xpm_fifo_base__parameterized0\ : entity is 32;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \semicap_xpm_fifo_base__parameterized0\ : entity is 9;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \semicap_xpm_fifo_base__parameterized0\ : entity is 9;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \semicap_xpm_fifo_base__parameterized0\ : entity is 8;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \semicap_xpm_fifo_base__parameterized0\ : entity is 8;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \semicap_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \semicap_xpm_fifo_base__parameterized0\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \semicap_xpm_fifo_base__parameterized0\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \semicap_xpm_fifo_base__parameterized0\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \semicap_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of \semicap_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \semicap_xpm_fifo_base__parameterized0\ : entity is 1;
end \semicap_xpm_fifo_base__parameterized0\;

architecture STRUCTURE of \semicap_xpm_fifo_base__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^almost_full\ : STD_LOGIC;
  signal clr_full : STD_LOGIC;
  signal count_value_i : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal diff_pntr_pe : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal diff_pntr_pf_q : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal diff_pntr_pf_q0 : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal \^empty\ : STD_LOGIC;
  signal empty_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gae_rptr_p2.rdpp2_inst_n_0\ : STD_LOGIC;
  signal \gae_rptr_p2.rdpp2_inst_n_1\ : STD_LOGIC;
  signal \gae_rptr_p2.rdpp2_inst_n_2\ : STD_LOGIC;
  signal \gae_rptr_p2.rdpp2_inst_n_3\ : STD_LOGIC;
  signal \gae_rptr_p2.rdpp2_inst_n_4\ : STD_LOGIC;
  signal \gae_rptr_p2.rdpp2_inst_n_5\ : STD_LOGIC;
  signal \gae_rptr_p2.rdpp2_inst_n_6\ : STD_LOGIC;
  signal \gae_rptr_p2.rdpp2_inst_n_7\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_6\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_7\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_8\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_n_15\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_6\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_7\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_8\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\ : STD_LOGIC;
  signal going_afull : STD_LOGIC;
  signal \grdc.diff_wr_rd_pntr_rdc0_out\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \gwdc.diff_wr_rd_pntr1_out\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal leaving_afull : STD_LOGIC;
  signal overflow_i0 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \^prog_full\ : STD_LOGIC;
  signal ram_aempty_i0 : STD_LOGIC;
  signal ram_rd_en_i0 : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_wr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_pntr_wr_cdc : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_pntr_wr_cdc_dc : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^rd_rst_busy\ : STD_LOGIC;
  signal rdp_inst_n_17 : STD_LOGIC;
  signal rdpp1_inst_n_0 : STD_LOGIC;
  signal rdpp1_inst_n_1 : STD_LOGIC;
  signal rdpp1_inst_n_2 : STD_LOGIC;
  signal rdpp1_inst_n_3 : STD_LOGIC;
  signal rdpp1_inst_n_4 : STD_LOGIC;
  signal rdpp1_inst_n_5 : STD_LOGIC;
  signal rdpp1_inst_n_6 : STD_LOGIC;
  signal rdpp1_inst_n_7 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d1_inst_n_1 : STD_LOGIC;
  signal underflow_i0 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wr_pntr_plus1_pf : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal wr_pntr_plus1_pf_carry : STD_LOGIC;
  signal wr_pntr_rd_cdc : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wr_pntr_rd_cdc_dc : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wrpp1_inst_n_8 : STD_LOGIC;
  signal wrpp2_inst_n_0 : STD_LOGIC;
  signal wrst_busy : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_2 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 1;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 9;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 4;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 8;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 4;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 9;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 4;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 8;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "TRUE";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of \gen_sdpram.xpm_memory_base_inst\ : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 31;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of \gen_sdpram.xpm_memory_base_inst\ : label is 511;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 8192;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 256;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
begin
  almost_full <= \^almost_full\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  prog_full <= \^prog_full\;
  rd_rst_busy <= \^rd_rst_busy\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gae_rptr_p2.rdpp2_inst\: entity work.\semicap_xpm_counter_updn__parameterized4\
     port map (
      E(0) => rdp_inst_n_17,
      Q(7) => \gae_rptr_p2.rdpp2_inst_n_0\,
      Q(6) => \gae_rptr_p2.rdpp2_inst_n_1\,
      Q(5) => \gae_rptr_p2.rdpp2_inst_n_2\,
      Q(4) => \gae_rptr_p2.rdpp2_inst_n_3\,
      Q(3) => \gae_rptr_p2.rdpp2_inst_n_4\,
      Q(2) => \gae_rptr_p2.rdpp2_inst_n_5\,
      Q(1) => \gae_rptr_p2.rdpp2_inst_n_6\,
      Q(0) => \gae_rptr_p2.rdpp2_inst_n_7\,
      SR(0) => \^rd_rst_busy\,
      \count_value_i_reg[5]_0\ => \^empty\,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
\gaf_wptr_p3.wrpp3_inst\: entity work.\semicap_xpm_counter_updn__parameterized3\
     port map (
      Q(1 downto 0) => count_value_i(7 downto 6),
      \count_value_i_reg[6]_0\ => \^full\,
      \gen_pf_ic_rc.gaf_ic.ram_afull_i_i_2_0\(5 downto 0) => rd_pntr_wr(5 downto 0),
      \gen_pf_ic_rc.gaf_ic.ram_afull_i_reg\ => \gen_cdc_pntr.rpw_gray_reg_n_15\,
      going_afull => going_afull,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
\gdvld.data_valid_std_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => rdp_inst_n_17,
      Q => data_valid,
      R => \^rd_rst_busy\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst\: entity work.\semicap_xpm_cdc_gray__parameterized2\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(8 downto 0) => rd_pntr_wr_cdc_dc(8 downto 0),
      src_clk => rd_clk,
      src_in_bin(8 downto 0) => rd_pntr_ext(8 downto 0)
    );
\gen_cdc_pntr.rd_pntr_cdc_inst\: entity work.\semicap_xpm_cdc_gray__parameterized1\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(7 downto 0) => rd_pntr_wr_cdc(7 downto 0),
      src_clk => rd_clk,
      src_in_bin(7 downto 0) => rd_pntr_ext(7 downto 0)
    );
\gen_cdc_pntr.rpw_gray_reg\: entity work.\semicap_xpm_fifo_reg_vec__parameterized1\
     port map (
      D(6 downto 0) => diff_pntr_pf_q0(8 downto 2),
      Q(7 downto 0) => wr_pntr_plus1_pf(8 downto 1),
      \gen_pf_ic_rc.gaf_ic.ram_afull_i_i_2\(1 downto 0) => count_value_i(7 downto 6),
      \reg_out_i_reg[6]_0\ => \gen_cdc_pntr.rpw_gray_reg_n_15\,
      \reg_out_i_reg[7]_0\(7 downto 0) => rd_pntr_wr(7 downto 0),
      \reg_out_i_reg[7]_1\(7 downto 0) => rd_pntr_wr_cdc(7 downto 0),
      wr_clk => wr_clk,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.rpw_gray_reg_dc\: entity work.\semicap_xpm_fifo_reg_vec__parameterized2\
     port map (
      D(8 downto 0) => rd_pntr_wr_cdc_dc(8 downto 0),
      Q(8) => \gen_cdc_pntr.rpw_gray_reg_dc_n_0\,
      Q(7) => \gen_cdc_pntr.rpw_gray_reg_dc_n_1\,
      Q(6) => \gen_cdc_pntr.rpw_gray_reg_dc_n_2\,
      Q(5) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      Q(4) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      Q(3) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      Q(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_6\,
      Q(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_7\,
      Q(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_8\,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.wpr_gray_reg\: entity work.\semicap_xpm_fifo_reg_vec__parameterized1_27\
     port map (
      D(7 downto 0) => wr_pntr_rd_cdc(7 downto 0),
      Q(7) => rdpp1_inst_n_0,
      Q(6) => rdpp1_inst_n_1,
      Q(5) => rdpp1_inst_n_2,
      Q(4) => rdpp1_inst_n_3,
      Q(3) => rdpp1_inst_n_4,
      Q(2) => rdpp1_inst_n_5,
      Q(1) => rdpp1_inst_n_6,
      Q(0) => rdpp1_inst_n_7,
      SR(0) => \^rd_rst_busy\,
      empty_i0 => empty_i0,
      \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg\(7) => \gae_rptr_p2.rdpp2_inst_n_0\,
      \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg\(6) => \gae_rptr_p2.rdpp2_inst_n_1\,
      \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg\(5) => \gae_rptr_p2.rdpp2_inst_n_2\,
      \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg\(4) => \gae_rptr_p2.rdpp2_inst_n_3\,
      \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg\(3) => \gae_rptr_p2.rdpp2_inst_n_4\,
      \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg\(2) => \gae_rptr_p2.rdpp2_inst_n_5\,
      \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg\(1) => \gae_rptr_p2.rdpp2_inst_n_6\,
      \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg\(0) => \gae_rptr_p2.rdpp2_inst_n_7\,
      \gen_pf_ic_rc.ram_empty_i_reg\ => \^empty\,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(7 downto 0) => rd_pntr_ext(7 downto 0),
      ram_aempty_i0 => ram_aempty_i0,
      rd_clk => rd_clk,
      rd_en => rd_en,
      \reg_out_i_reg[7]_0\(7) => \gen_cdc_pntr.wpr_gray_reg_n_1\,
      \reg_out_i_reg[7]_0\(6) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      \reg_out_i_reg[7]_0\(5) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      \reg_out_i_reg[7]_0\(4) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      \reg_out_i_reg[7]_0\(3) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      \reg_out_i_reg[7]_0\(2) => \gen_cdc_pntr.wpr_gray_reg_n_6\,
      \reg_out_i_reg[7]_0\(1) => \gen_cdc_pntr.wpr_gray_reg_n_7\,
      \reg_out_i_reg[7]_0\(0) => \gen_cdc_pntr.wpr_gray_reg_n_8\
    );
\gen_cdc_pntr.wpr_gray_reg_dc\: entity work.\semicap_xpm_fifo_reg_vec__parameterized2_28\
     port map (
      D(8 downto 0) => \grdc.diff_wr_rd_pntr_rdc0_out\(8 downto 0),
      Q(8 downto 0) => rd_pntr_ext(8 downto 0),
      SR(0) => \^rd_rst_busy\,
      rd_clk => rd_clk,
      \reg_out_i_reg[8]_0\(8 downto 0) => wr_pntr_rd_cdc_dc(8 downto 0)
    );
\gen_cdc_pntr.wr_pntr_cdc_dc_inst\: entity work.\semicap_xpm_cdc_gray__parameterized2__1\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(8 downto 0) => wr_pntr_rd_cdc_dc(8 downto 0),
      src_clk => wr_clk,
      src_in_bin(8 downto 0) => wr_pntr_ext(8 downto 0)
    );
\gen_cdc_pntr.wr_pntr_cdc_inst\: entity work.\semicap_xpm_cdc_gray__parameterized1__1\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(7 downto 0) => wr_pntr_rd_cdc(7 downto 0),
      src_clk => wr_clk,
      src_in_bin(7 downto 0) => wr_pntr_ext(7 downto 0)
    );
\gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en_i0,
      D => ram_aempty_i0,
      Q => almost_empty,
      S => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gaf_ic.ram_afull_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wrpp2_inst_n_0,
      Q => \^almost_full\,
      S => wrst_busy
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wrpp1_inst_n_8,
      Q => \^full\,
      S => wrst_busy
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^empty\,
      I1 => rd_en,
      O => p_1_in
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(0),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(1),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(2),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(3),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(4),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(5),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(6),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(7),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^empty\,
      O => ram_rd_en_i0
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000557F"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\,
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\,
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      I4 => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5]\,
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\,
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7]\,
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6]\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en_i0,
      D => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\,
      Q => prog_empty,
      S => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(2),
      Q => diff_pntr_pf_q(2),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(3),
      Q => diff_pntr_pf_q(3),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(4),
      Q => diff_pntr_pf_q(4),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(5),
      Q => diff_pntr_pf_q(5),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(6),
      Q => diff_pntr_pf_q(6),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(7),
      Q => diff_pntr_pf_q(7),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(8),
      Q => diff_pntr_pf_q(8),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFEFEEE"
    )
        port map (
      I0 => diff_pntr_pf_q(7),
      I1 => diff_pntr_pf_q(6),
      I2 => diff_pntr_pf_q(4),
      I3 => diff_pntr_pf_q(2),
      I4 => diff_pntr_pf_q(3),
      I5 => diff_pntr_pf_q(8),
      O => \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_1,
      Q => \^prog_full\,
      S => wrst_busy
    );
\gen_pf_ic_rc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_i0,
      Q => \^empty\,
      S => \^rd_rst_busy\
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\semicap_xpm_memory_base__parameterized0\
     port map (
      addra(7 downto 0) => wr_pntr_ext(7 downto 0),
      addrb(7 downto 0) => rd_pntr_ext(7 downto 0),
      clka => wr_clk,
      clkb => rd_clk,
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(31 downto 0) => din(31 downto 0),
      dinb(31 downto 0) => B"00000000000000000000000000000000",
      douta(31 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(31 downto 0),
      doutb(31 downto 0) => dout(31 downto 0),
      ena => wr_pntr_plus1_pf_carry,
      enb => rdp_inst_n_17,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rstb => \^rd_rst_busy\,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gof.overflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => overflow_i0,
      Q => overflow,
      R => '0'
    );
\grdc.rd_data_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc0_out\(0),
      Q => rd_data_count(0),
      R => \^rd_rst_busy\
    );
\grdc.rd_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc0_out\(1),
      Q => rd_data_count(1),
      R => \^rd_rst_busy\
    );
\grdc.rd_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc0_out\(2),
      Q => rd_data_count(2),
      R => \^rd_rst_busy\
    );
\grdc.rd_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc0_out\(3),
      Q => rd_data_count(3),
      R => \^rd_rst_busy\
    );
\grdc.rd_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc0_out\(4),
      Q => rd_data_count(4),
      R => \^rd_rst_busy\
    );
\grdc.rd_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc0_out\(5),
      Q => rd_data_count(5),
      R => \^rd_rst_busy\
    );
\grdc.rd_data_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc0_out\(6),
      Q => rd_data_count(6),
      R => \^rd_rst_busy\
    );
\grdc.rd_data_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc0_out\(7),
      Q => rd_data_count(7),
      R => \^rd_rst_busy\
    );
\grdc.rd_data_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc0_out\(8),
      Q => rd_data_count(8),
      R => \^rd_rst_busy\
    );
\guf.underflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => underflow_i0,
      Q => underflow,
      R => '0'
    );
\gwack.wr_ack_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => xpm_fifo_rst_inst_n_2,
      Q => wr_ack,
      R => '0'
    );
\gwdc.wr_data_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(0),
      Q => wr_data_count(0),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(1),
      Q => wr_data_count(1),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(2),
      Q => wr_data_count(2),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(3),
      Q => wr_data_count(3),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(4),
      Q => wr_data_count(4),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(5),
      Q => wr_data_count(5),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(6),
      Q => wr_data_count(6),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(7),
      Q => wr_data_count(7),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(8),
      Q => wr_data_count(8),
      R => wrst_busy
    );
rdp_inst: entity work.\semicap_xpm_counter_updn__parameterized5\
     port map (
      D(7 downto 0) => diff_pntr_pe(7 downto 0),
      DI(0) => p_1_in,
      E(0) => rdp_inst_n_17,
      Q(8 downto 0) => rd_pntr_ext(8 downto 0),
      SR(0) => \^rd_rst_busy\,
      \count_value_i_reg[0]_0\ => \^empty\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(7) => \gen_cdc_pntr.wpr_gray_reg_n_1\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(6) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(5) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(4) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(3) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(2) => \gen_cdc_pntr.wpr_gray_reg_n_6\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(1) => \gen_cdc_pntr.wpr_gray_reg_n_7\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(0) => \gen_cdc_pntr.wpr_gray_reg_n_8\,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
rdpp1_inst: entity work.\semicap_xpm_counter_updn__parameterized6\
     port map (
      E(0) => rdp_inst_n_17,
      Q(7) => rdpp1_inst_n_0,
      Q(6) => rdpp1_inst_n_1,
      Q(5) => rdpp1_inst_n_2,
      Q(4) => rdpp1_inst_n_3,
      Q(3) => rdpp1_inst_n_4,
      Q(2) => rdpp1_inst_n_5,
      Q(1) => rdpp1_inst_n_6,
      Q(0) => rdpp1_inst_n_7,
      SR(0) => \^rd_rst_busy\,
      \count_value_i_reg[5]_0\ => \^empty\,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
rst_d1_inst: entity work.semicap_xpm_fifo_reg_bit_29
     port map (
      Q(0) => diff_pntr_pf_q(5),
      clr_full => clr_full,
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]\ => rst_d1_inst_n_1,
      \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\ => \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\,
      \gen_pf_ic_rc.gpf_ic.prog_full_i_reg_0\ => \^full\,
      overflow_i0 => overflow_i0,
      prog_full => \^prog_full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wrst_busy => wrst_busy
    );
wrp_inst: entity work.\semicap_xpm_counter_updn__parameterized5_30\
     port map (
      D(8 downto 0) => \gwdc.diff_wr_rd_pntr1_out\(8 downto 0),
      Q(8 downto 0) => wr_pntr_ext(8 downto 0),
      \count_value_i_reg[6]_0\ => \^full\,
      \gwdc.wr_data_count_i_reg[8]\(8) => \gen_cdc_pntr.rpw_gray_reg_dc_n_0\,
      \gwdc.wr_data_count_i_reg[8]\(7) => \gen_cdc_pntr.rpw_gray_reg_dc_n_1\,
      \gwdc.wr_data_count_i_reg[8]\(6) => \gen_cdc_pntr.rpw_gray_reg_dc_n_2\,
      \gwdc.wr_data_count_i_reg[8]\(5) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      \gwdc.wr_data_count_i_reg[8]\(4) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      \gwdc.wr_data_count_i_reg[8]\(3) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      \gwdc.wr_data_count_i_reg[8]\(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_6\,
      \gwdc.wr_data_count_i_reg[8]\(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_7\,
      \gwdc.wr_data_count_i_reg[8]\(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_8\,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
wrpp1_inst: entity work.\semicap_xpm_counter_updn__parameterized6_31\
     port map (
      Q(7 downto 0) => wr_pntr_plus1_pf(8 downto 1),
      \count_value_i_reg[6]_0\ => \^full\,
      d_out_reg => wrpp1_inst_n_8,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(7 downto 0) => rd_pntr_wr(7 downto 0),
      leaving_afull => leaving_afull,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
wrpp2_inst: entity work.\semicap_xpm_counter_updn__parameterized4_32\
     port map (
      almost_full => \^almost_full\,
      clr_full => clr_full,
      \gen_pf_ic_rc.gaf_ic.ram_afull_i_reg\ => \^full\,
      \gen_pf_ic_rc.gaf_ic.ram_afull_i_reg_0\(7 downto 0) => rd_pntr_wr(7 downto 0),
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\ => wrpp2_inst_n_0,
      going_afull => going_afull,
      leaving_afull => leaving_afull,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
xpm_fifo_rst_inst: entity work.semicap_xpm_fifo_rst
     port map (
      SR(0) => \^rd_rst_busy\,
      d_out_reg => xpm_fifo_rst_inst_n_2,
      \guf.underflow_i_reg\ => \^empty\,
      \gwack.wr_ack_i_reg\ => \^full\,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      rst_d1 => rst_d1,
      underflow_i0 => underflow_i0,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wr_rst_busy => wr_rst_busy,
      wrst_busy => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity semicap_builtin_top is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of semicap_builtin_top : entity is "builtin_top";
end semicap_builtin_top;

architecture STRUCTURE of semicap_builtin_top is
begin
\rst_val_sym.gextw_sym[1].inst_extd\: entity work.semicap_builtin_extdepth
     port map (
      clk => clk,
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rd_rst_busy => rd_rst_busy,
      srst => srst,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity semicap_builtin_top_3 is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of semicap_builtin_top_3 : entity is "builtin_top";
end semicap_builtin_top_3;

architecture STRUCTURE of semicap_builtin_top_3 is
begin
\rst_val_sym.gextw_sym[1].inst_extd\: entity work.semicap_builtin_extdepth_4
     port map (
      clk => clk,
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rd_rst_busy => rd_rst_busy,
      srst => srst,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity semicap_sem_ultra_v3_1_11_controller is
  port (
    cgo_flag_reg_0 : out STD_LOGIC;
    monitor_txdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    icap_csib : out STD_LOGIC;
    icap_rdwrb : out STD_LOGIC;
    icap_i : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \status_reg2_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cap_req : out STD_LOGIC;
    monitor_txwrite : out STD_LOGIC;
    fetch_txwrite : out STD_LOGIC;
    monitor_rxread : out STD_LOGIC;
    fetch_rxread : out STD_LOGIC;
    command_code : in STD_LOGIC_VECTOR ( 39 downto 0 );
    icap_clk : in STD_LOGIC;
    cap_gnt : in STD_LOGIC;
    cap_rel : in STD_LOGIC;
    icap_prerror : in STD_LOGIC;
    icap_prdone : in STD_LOGIC;
    icap_avail : in STD_LOGIC;
    aux_error_cr_ne : in STD_LOGIC;
    aux_error_cr_es : in STD_LOGIC;
    aux_error_uc : in STD_LOGIC;
    icap_o : in STD_LOGIC_VECTOR ( 31 downto 0 );
    command_strobe : in STD_LOGIC;
    monitor_rxdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    fetch_rxdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    fetch_tbladdr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    monitor_txfull : in STD_LOGIC;
    monitor_rxempty : in STD_LOGIC;
    fetch_txfull : in STD_LOGIC;
    fetch_rxempty : in STD_LOGIC;
    fecc_endofframe : in STD_LOGIC;
    fecc_endofscan : in STD_LOGIC;
    fecc_crcerror : in STD_LOGIC;
    fecc_eccerrornotsingle : in STD_LOGIC;
    fecc_eccerrorsingle : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of semicap_sem_ultra_v3_1_11_controller : entity is "sem_ultra_v3_1_11_controller";
end semicap_sem_ultra_v3_1_11_controller;

architecture STRUCTURE of semicap_sem_ultra_v3_1_11_controller is
  signal \FSM_onehot_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[5]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[6]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[7]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[8]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[6]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[7]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[8]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[9]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal addrb : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal address : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal aux_cr_es_err : STD_LOGIC;
  signal aux_cr_ne_err : STD_LOGIC;
  signal aux_error_cr_es_sync : STD_LOGIC;
  signal aux_error_cr_ne_sync : STD_LOGIC;
  signal aux_error_uc_sync : STD_LOGIC;
  signal aux_uc_err : STD_LOGIC;
  signal bgo_strobe : STD_LOGIC;
  signal bgo_strobe0 : STD_LOGIC;
  signal bram2_en : STD_LOGIC;
  signal bram_enable : STD_LOGIC;
  signal bram_wr_en0 : STD_LOGIC;
  signal bram_wr_en1 : STD_LOGIC;
  signal bram_wr_en2 : STD_LOGIC;
  signal cap_req_i_2_n_0 : STD_LOGIC;
  signal casdomux2 : STD_LOGIC;
  signal cgo_flag017_out : STD_LOGIC;
  signal \^cgo_flag_reg_0\ : STD_LOGIC;
  signal command_code_int : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \command_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \command_reg[39]_i_4_n_0\ : STD_LOGIC;
  signal \command_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \command_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \command_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \command_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \command_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \command_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \command_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \command_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \command_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal controller_dbuffer_n_10 : STD_LOGIC;
  signal controller_dbuffer_n_45 : STD_LOGIC;
  signal controller_dbuffer_n_46 : STD_LOGIC;
  signal controller_dbuffer_n_47 : STD_LOGIC;
  signal controller_dbuffer_n_48 : STD_LOGIC;
  signal controller_dbuffer_n_49 : STD_LOGIC;
  signal controller_dbuffer_n_50 : STD_LOGIC;
  signal controller_dbuffer_n_51 : STD_LOGIC;
  signal controller_dbuffer_n_60 : STD_LOGIC;
  signal controller_dbuffer_n_61 : STD_LOGIC;
  signal controller_dbuffer_n_62 : STD_LOGIC;
  signal controller_dbuffer_n_63 : STD_LOGIC;
  signal controller_dbuffer_n_64 : STD_LOGIC;
  signal controller_dbuffer_n_65 : STD_LOGIC;
  signal controller_dbuffer_n_66 : STD_LOGIC;
  signal controller_dbuffer_n_67 : STD_LOGIC;
  signal controller_dbuffer_n_68 : STD_LOGIC;
  signal controller_dbuffer_n_9 : STD_LOGIC;
  signal controller_picocpu_n_18 : STD_LOGIC;
  signal controller_picocpu_n_20 : STD_LOGIC;
  signal controller_picocpu_n_21 : STD_LOGIC;
  signal controller_picocpu_n_22 : STD_LOGIC;
  signal controller_picocpu_n_23 : STD_LOGIC;
  signal controller_picocpu_n_24 : STD_LOGIC;
  signal controller_picocpu_n_25 : STD_LOGIC;
  signal controller_picocpu_n_26 : STD_LOGIC;
  signal controller_picocpu_n_27 : STD_LOGIC;
  signal controller_picocpu_n_28 : STD_LOGIC;
  signal controller_picocpu_n_38 : STD_LOGIC;
  signal controller_picocpu_n_39 : STD_LOGIC;
  signal controller_picocpu_n_46 : STD_LOGIC;
  signal controller_picocpu_n_53 : STD_LOGIC;
  signal controller_picocpu_n_54 : STD_LOGIC;
  signal controller_picocpu_n_57 : STD_LOGIC;
  signal controller_picocpu_n_58 : STD_LOGIC;
  signal controller_picocpu_n_59 : STD_LOGIC;
  signal controller_picocpu_n_60 : STD_LOGIC;
  signal controller_picocpu_n_61 : STD_LOGIC;
  signal controller_picocpu_n_62 : STD_LOGIC;
  signal controller_picocpu_n_63 : STD_LOGIC;
  signal controller_picocpu_n_64 : STD_LOGIC;
  signal controller_picocpu_n_65 : STD_LOGIC;
  signal controller_synchro_icap_avail_n_0 : STD_LOGIC;
  signal controller_synchro_icap_prdone_n_0 : STD_LOGIC;
  signal controller_synchro_icap_prerror_n_0 : STD_LOGIC;
  signal controller_timer_n_0 : STD_LOGIC;
  signal data11 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data12 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data13 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data14 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal end_ptr1 : STD_LOGIC;
  signal eof_flag : STD_LOGIC;
  signal eos_flag : STD_LOGIC;
  signal icap_grant_sync : STD_LOGIC;
  signal icap_rel_sync : STD_LOGIC;
  signal icap_request : STD_LOGIC;
  signal \inc1__5\ : STD_LOGIC;
  signal instruction : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal mem_read_byte : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^monitor_txdata\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mux_sel : STD_LOGIC;
  signal next_request : STD_LOGIC;
  signal next_request0 : STD_LOGIC;
  signal \ns_state1__4\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_7_in : STD_LOGIC_VECTOR ( 6 downto 5 );
  signal port_id : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pr_done : STD_LOGIC;
  signal pr_trigger : STD_LOGIC;
  signal rdbk_crc : STD_LOGIC;
  signal rom_cr_ne_err : STD_LOGIC;
  signal rom_error : STD_LOGIC;
  signal \sem_idle__2\ : STD_LOGIC;
  signal sleep : STD_LOGIC;
  signal sta_ptr12_out : STD_LOGIC;
  signal \sta_ptr1__0\ : STD_LOGIC;
  signal status_reg0 : STD_LOGIC;
  signal status_reg20 : STD_LOGIC;
  signal \^status_reg2_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \status_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal sync_init : STD_LOGIC;
  signal timer_byte : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal timer_snap0 : STD_LOGIC;
  signal \wr_b_dat__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[1]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \FSM_onehot_state[4]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \FSM_onehot_state[4]_i_3\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \FSM_onehot_state[4]_i_4\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \FSM_onehot_state[5]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \FSM_onehot_state[6]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \FSM_onehot_state[7]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \FSM_onehot_state[8]_i_1\ : label is "soft_lutpair179";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "RELEASE_REQUEST:0000010000,WAIT_SEM_IDLE:0000001000,CMD_IDLE:0000000100,SET_MUX:0000000010,IDLE:0000000001,BACK_IDLE:1000000000,WAIT_DONE:0010000000,SET_REQUEST:0001000000,CMD_RESTART:0100000000,WAIT_RELEASE:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "RELEASE_REQUEST:0000010000,WAIT_SEM_IDLE:0000001000,CMD_IDLE:0000000100,SET_MUX:0000000010,IDLE:0000000001,BACK_IDLE:1000000000,WAIT_DONE:0010000000,SET_REQUEST:0001000000,CMD_RESTART:0100000000,WAIT_RELEASE:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "RELEASE_REQUEST:0000010000,WAIT_SEM_IDLE:0000001000,CMD_IDLE:0000000100,SET_MUX:0000000010,IDLE:0000000001,BACK_IDLE:1000000000,WAIT_DONE:0010000000,SET_REQUEST:0001000000,CMD_RESTART:0100000000,WAIT_RELEASE:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "RELEASE_REQUEST:0000010000,WAIT_SEM_IDLE:0000001000,CMD_IDLE:0000000100,SET_MUX:0000000010,IDLE:0000000001,BACK_IDLE:1000000000,WAIT_DONE:0010000000,SET_REQUEST:0001000000,CMD_RESTART:0100000000,WAIT_RELEASE:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[4]\ : label is "RELEASE_REQUEST:0000010000,WAIT_SEM_IDLE:0000001000,CMD_IDLE:0000000100,SET_MUX:0000000010,IDLE:0000000001,BACK_IDLE:1000000000,WAIT_DONE:0010000000,SET_REQUEST:0001000000,CMD_RESTART:0100000000,WAIT_RELEASE:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[5]\ : label is "RELEASE_REQUEST:0000010000,WAIT_SEM_IDLE:0000001000,CMD_IDLE:0000000100,SET_MUX:0000000010,IDLE:0000000001,BACK_IDLE:1000000000,WAIT_DONE:0010000000,SET_REQUEST:0001000000,CMD_RESTART:0100000000,WAIT_RELEASE:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[6]\ : label is "RELEASE_REQUEST:0000010000,WAIT_SEM_IDLE:0000001000,CMD_IDLE:0000000100,SET_MUX:0000000010,IDLE:0000000001,BACK_IDLE:1000000000,WAIT_DONE:0010000000,SET_REQUEST:0001000000,CMD_RESTART:0100000000,WAIT_RELEASE:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[7]\ : label is "RELEASE_REQUEST:0000010000,WAIT_SEM_IDLE:0000001000,CMD_IDLE:0000000100,SET_MUX:0000000010,IDLE:0000000001,BACK_IDLE:1000000000,WAIT_DONE:0010000000,SET_REQUEST:0001000000,CMD_RESTART:0100000000,WAIT_RELEASE:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[8]\ : label is "RELEASE_REQUEST:0000010000,WAIT_SEM_IDLE:0000001000,CMD_IDLE:0000000100,SET_MUX:0000000010,IDLE:0000000001,BACK_IDLE:1000000000,WAIT_DONE:0010000000,SET_REQUEST:0001000000,CMD_RESTART:0100000000,WAIT_RELEASE:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[9]\ : label is "RELEASE_REQUEST:0000010000,WAIT_SEM_IDLE:0000001000,CMD_IDLE:0000000100,SET_MUX:0000000010,IDLE:0000000001,BACK_IDLE:1000000000,WAIT_DONE:0010000000,SET_REQUEST:0001000000,CMD_RESTART:0100000000,WAIT_RELEASE:0000100000";
  attribute SOFT_HLUTNM of cap_req_i_2 : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \command_reg[0]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \command_reg[10]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \command_reg[11]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \command_reg[12]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \command_reg[13]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \command_reg[14]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \command_reg[15]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \command_reg[16]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \command_reg[17]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \command_reg[18]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \command_reg[19]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \command_reg[1]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \command_reg[20]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \command_reg[21]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \command_reg[22]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \command_reg[23]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \command_reg[24]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \command_reg[25]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \command_reg[26]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \command_reg[27]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \command_reg[28]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \command_reg[29]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \command_reg[2]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \command_reg[30]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \command_reg[31]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \command_reg[32]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \command_reg[33]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \command_reg[34]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \command_reg[35]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \command_reg[36]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \command_reg[37]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \command_reg[38]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \command_reg[39]_i_2\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \command_reg[39]_i_4\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \command_reg[3]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \command_reg[4]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \command_reg[5]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \command_reg[6]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \command_reg[7]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \command_reg[8]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \command_reg[9]_i_1\ : label is "soft_lutpair195";
begin
  Q(6 downto 0) <= \^q\(6 downto 0);
  cgo_flag_reg_0 <= \^cgo_flag_reg_0\;
  monitor_txdata(7 downto 0) <= \^monitor_txdata\(7 downto 0);
  \status_reg2_reg[1]_0\(1 downto 0) <= \^status_reg2_reg[1]_0\(1 downto 0);
\FSM_onehot_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBFAAAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[9]\,
      I1 => pr_trigger,
      I2 => \ns_state1__4\,
      I3 => \sem_idle__2\,
      I4 => \FSM_onehot_state_reg_n_0_[0]\,
      O => \FSM_onehot_state[0]_i_1_n_0\
    );
\FSM_onehot_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => pr_trigger,
      I2 => \ns_state1__4\,
      O => \FSM_onehot_state[1]_i_1_n_0\
    );
\FSM_onehot_state[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[2]\,
      I1 => \sem_idle__2\,
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \FSM_onehot_state[3]_i_1_n_0\
    );
\FSM_onehot_state[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF004000"
    )
        port map (
      I0 => \ns_state1__4\,
      I1 => pr_trigger,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \sem_idle__2\,
      I4 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \FSM_onehot_state[4]_i_1_n_0\
    );
\FSM_onehot_state[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FFFFFFFF0010"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_onehot_state[4]_i_4_n_0\,
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^status_reg2_reg[1]_0\(1),
      I5 => \^status_reg2_reg[1]_0\(0),
      O => \ns_state1__4\
    );
\FSM_onehot_state[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \^q\(2),
      O => \sem_idle__2\
    );
\FSM_onehot_state[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      O => \FSM_onehot_state[4]_i_4_n_0\
    );
\FSM_onehot_state[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => next_request,
      I2 => \FSM_onehot_state_reg_n_0_[5]\,
      O => \FSM_onehot_state[5]_i_1_n_0\
    );
\FSM_onehot_state[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[5]\,
      I1 => next_request,
      O => \FSM_onehot_state[6]_i_1_n_0\
    );
\FSM_onehot_state[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[6]\,
      I1 => pr_done,
      I2 => \FSM_onehot_state_reg_n_0_[7]\,
      O => \FSM_onehot_state[7]_i_1_n_0\
    );
\FSM_onehot_state[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[7]\,
      I1 => pr_done,
      O => \FSM_onehot_state[8]_i_1_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => \FSM_onehot_state[0]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[0]\,
      S => sync_init
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => \FSM_onehot_state[1]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[1]\,
      R => sync_init
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => \FSM_onehot_state_reg_n_0_[1]\,
      Q => \FSM_onehot_state_reg_n_0_[2]\,
      R => sync_init
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => \FSM_onehot_state[3]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[3]\,
      R => sync_init
    );
\FSM_onehot_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => \FSM_onehot_state[4]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[4]\,
      R => sync_init
    );
\FSM_onehot_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => \FSM_onehot_state[5]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[5]\,
      R => sync_init
    );
\FSM_onehot_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => \FSM_onehot_state[6]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[6]\,
      R => sync_init
    );
\FSM_onehot_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => \FSM_onehot_state[7]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[7]\,
      R => sync_init
    );
\FSM_onehot_state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => \FSM_onehot_state[8]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[8]\,
      R => sync_init
    );
\FSM_onehot_state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => \FSM_onehot_state_reg_n_0_[8]\,
      Q => \FSM_onehot_state_reg_n_0_[9]\,
      R => sync_init
    );
aux_cr_es_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => controller_picocpu_n_61,
      Q => aux_cr_es_err,
      R => sync_init
    );
aux_cr_ne_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => controller_picocpu_n_60,
      Q => aux_cr_ne_err,
      R => sync_init
    );
aux_uc_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => controller_picocpu_n_62,
      Q => aux_uc_err,
      R => sync_init
    );
bgo_strobe_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => bgo_strobe0,
      Q => bgo_strobe,
      R => sync_init
    );
cap_req_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[7]\,
      I1 => \FSM_onehot_state_reg_n_0_[6]\,
      I2 => \FSM_onehot_state_reg_n_0_[8]\,
      I3 => \FSM_onehot_state_reg_n_0_[9]\,
      I4 => cap_req_i_2_n_0,
      O => icap_request
    );
cap_req_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[2]\,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => cap_req_i_2_n_0
    );
cap_req_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => icap_request,
      Q => cap_req,
      S => sync_init
    );
cgo_flag_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => controller_picocpu_n_57,
      Q => \^cgo_flag_reg_0\,
      R => sync_init
    );
\command_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[8]\,
      I1 => mux_sel,
      I2 => command_code(0),
      O => command_code_int(0)
    );
\command_reg[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => command_code(10),
      I1 => mux_sel,
      O => command_code_int(10)
    );
\command_reg[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => command_code(11),
      I1 => mux_sel,
      O => command_code_int(11)
    );
\command_reg[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => command_code(12),
      I1 => mux_sel,
      O => command_code_int(12)
    );
\command_reg[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => command_code(13),
      I1 => mux_sel,
      O => command_code_int(13)
    );
\command_reg[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => command_code(14),
      I1 => mux_sel,
      O => command_code_int(14)
    );
\command_reg[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => command_code(15),
      I1 => mux_sel,
      O => command_code_int(15)
    );
\command_reg[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => command_code(16),
      I1 => mux_sel,
      O => command_code_int(16)
    );
\command_reg[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => command_code(17),
      I1 => mux_sel,
      O => command_code_int(17)
    );
\command_reg[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => command_code(18),
      I1 => mux_sel,
      O => command_code_int(18)
    );
\command_reg[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => command_code(19),
      I1 => mux_sel,
      O => command_code_int(19)
    );
\command_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[8]\,
      I1 => mux_sel,
      I2 => command_code(1),
      O => command_code_int(1)
    );
\command_reg[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => command_code(20),
      I1 => mux_sel,
      O => command_code_int(20)
    );
\command_reg[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => command_code(21),
      I1 => mux_sel,
      O => command_code_int(21)
    );
\command_reg[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => command_code(22),
      I1 => mux_sel,
      O => command_code_int(22)
    );
\command_reg[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => command_code(23),
      I1 => mux_sel,
      O => command_code_int(23)
    );
\command_reg[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => command_code(24),
      I1 => mux_sel,
      O => command_code_int(24)
    );
\command_reg[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => command_code(25),
      I1 => mux_sel,
      O => command_code_int(25)
    );
\command_reg[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => command_code(26),
      I1 => mux_sel,
      O => command_code_int(26)
    );
\command_reg[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => command_code(27),
      I1 => mux_sel,
      O => command_code_int(27)
    );
\command_reg[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => command_code(28),
      I1 => mux_sel,
      O => command_code_int(28)
    );
\command_reg[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => command_code(29),
      I1 => mux_sel,
      O => command_code_int(29)
    );
\command_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => command_code(2),
      I1 => mux_sel,
      O => \command_reg[2]_i_1_n_0\
    );
\command_reg[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => command_code(30),
      I1 => mux_sel,
      O => command_code_int(30)
    );
\command_reg[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => command_code(31),
      I1 => mux_sel,
      O => command_code_int(31)
    );
\command_reg[32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => command_code(32),
      I1 => mux_sel,
      O => command_code_int(32)
    );
\command_reg[33]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => command_code(33),
      I1 => mux_sel,
      O => command_code_int(33)
    );
\command_reg[34]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => command_code(34),
      I1 => mux_sel,
      O => command_code_int(34)
    );
\command_reg[35]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => command_code(35),
      I1 => mux_sel,
      O => command_code_int(35)
    );
\command_reg[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[8]\,
      I1 => mux_sel,
      I2 => command_code(36),
      O => command_code_int(36)
    );
\command_reg[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[2]\,
      I1 => \FSM_onehot_state_reg_n_0_[8]\,
      I2 => mux_sel,
      I3 => command_code(37),
      O => command_code_int(37)
    );
\command_reg[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[2]\,
      I1 => mux_sel,
      I2 => command_code(38),
      O => command_code_int(38)
    );
\command_reg[39]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EEE2"
    )
        port map (
      I0 => command_strobe,
      I1 => mux_sel,
      I2 => \FSM_onehot_state_reg_n_0_[8]\,
      I3 => \FSM_onehot_state_reg_n_0_[2]\,
      I4 => \^cgo_flag_reg_0\,
      O => cgo_flag017_out
    );
\command_reg[39]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[2]\,
      I1 => \FSM_onehot_state_reg_n_0_[8]\,
      I2 => mux_sel,
      I3 => command_code(39),
      O => command_code_int(39)
    );
\command_reg[39]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[6]\,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => \FSM_onehot_state_reg_n_0_[7]\,
      I3 => \FSM_onehot_state_reg_n_0_[8]\,
      I4 => \command_reg[39]_i_4_n_0\,
      O => mux_sel
    );
\command_reg[39]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_state_reg_n_0_[4]\,
      I2 => \FSM_onehot_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_state_reg_n_0_[2]\,
      O => \command_reg[39]_i_4_n_0\
    );
\command_reg[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => command_code(3),
      I1 => mux_sel,
      O => \command_reg[3]_i_1_n_0\
    );
\command_reg[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => command_code(4),
      I1 => mux_sel,
      O => command_code_int(4)
    );
\command_reg[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => command_code(5),
      I1 => mux_sel,
      O => command_code_int(5)
    );
\command_reg[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => command_code(6),
      I1 => mux_sel,
      O => command_code_int(6)
    );
\command_reg[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => command_code(7),
      I1 => mux_sel,
      O => command_code_int(7)
    );
\command_reg[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => command_code(8),
      I1 => mux_sel,
      O => command_code_int(8)
    );
\command_reg[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => command_code(9),
      I1 => mux_sel,
      O => command_code_int(9)
    );
\command_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => cgo_flag017_out,
      D => command_code_int(0),
      Q => \command_reg_reg_n_0_[0]\,
      R => sync_init
    );
\command_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => cgo_flag017_out,
      D => command_code_int(10),
      Q => data11(2),
      R => sync_init
    );
\command_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => cgo_flag017_out,
      D => command_code_int(11),
      Q => data11(3),
      R => sync_init
    );
\command_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => cgo_flag017_out,
      D => command_code_int(12),
      Q => data11(4),
      R => sync_init
    );
\command_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => cgo_flag017_out,
      D => command_code_int(13),
      Q => data11(5),
      R => sync_init
    );
\command_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => cgo_flag017_out,
      D => command_code_int(14),
      Q => data11(6),
      R => sync_init
    );
\command_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => cgo_flag017_out,
      D => command_code_int(15),
      Q => data11(7),
      R => sync_init
    );
\command_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => cgo_flag017_out,
      D => command_code_int(16),
      Q => data12(0),
      R => sync_init
    );
\command_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => cgo_flag017_out,
      D => command_code_int(17),
      Q => data12(1),
      R => sync_init
    );
\command_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => cgo_flag017_out,
      D => command_code_int(18),
      Q => data12(2),
      R => sync_init
    );
\command_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => cgo_flag017_out,
      D => command_code_int(19),
      Q => data12(3),
      R => sync_init
    );
\command_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => cgo_flag017_out,
      D => command_code_int(1),
      Q => \command_reg_reg_n_0_[1]\,
      R => sync_init
    );
\command_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => cgo_flag017_out,
      D => command_code_int(20),
      Q => data12(4),
      R => sync_init
    );
\command_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => cgo_flag017_out,
      D => command_code_int(21),
      Q => data12(5),
      R => sync_init
    );
\command_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => cgo_flag017_out,
      D => command_code_int(22),
      Q => data12(6),
      R => sync_init
    );
\command_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => cgo_flag017_out,
      D => command_code_int(23),
      Q => data12(7),
      R => sync_init
    );
\command_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => cgo_flag017_out,
      D => command_code_int(24),
      Q => data13(0),
      R => sync_init
    );
\command_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => cgo_flag017_out,
      D => command_code_int(25),
      Q => data13(1),
      R => sync_init
    );
\command_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => cgo_flag017_out,
      D => command_code_int(26),
      Q => data13(2),
      R => sync_init
    );
\command_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => cgo_flag017_out,
      D => command_code_int(27),
      Q => data13(3),
      R => sync_init
    );
\command_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => cgo_flag017_out,
      D => command_code_int(28),
      Q => data13(4),
      R => sync_init
    );
\command_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => cgo_flag017_out,
      D => command_code_int(29),
      Q => data13(5),
      R => sync_init
    );
\command_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => cgo_flag017_out,
      D => \command_reg[2]_i_1_n_0\,
      Q => \command_reg_reg_n_0_[2]\,
      R => sync_init
    );
\command_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => cgo_flag017_out,
      D => command_code_int(30),
      Q => data13(6),
      R => sync_init
    );
\command_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => cgo_flag017_out,
      D => command_code_int(31),
      Q => data13(7),
      R => sync_init
    );
\command_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => cgo_flag017_out,
      D => command_code_int(32),
      Q => data14(0),
      R => sync_init
    );
\command_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => cgo_flag017_out,
      D => command_code_int(33),
      Q => data14(1),
      R => sync_init
    );
\command_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => cgo_flag017_out,
      D => command_code_int(34),
      Q => data14(2),
      R => sync_init
    );
\command_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => cgo_flag017_out,
      D => command_code_int(35),
      Q => data14(3),
      R => sync_init
    );
\command_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => cgo_flag017_out,
      D => command_code_int(36),
      Q => data14(4),
      R => sync_init
    );
\command_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => cgo_flag017_out,
      D => command_code_int(37),
      Q => data14(5),
      R => sync_init
    );
\command_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => cgo_flag017_out,
      D => command_code_int(38),
      Q => data14(6),
      R => sync_init
    );
\command_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => cgo_flag017_out,
      D => command_code_int(39),
      Q => data14(7),
      R => sync_init
    );
\command_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => cgo_flag017_out,
      D => \command_reg[3]_i_1_n_0\,
      Q => \command_reg_reg_n_0_[3]\,
      R => sync_init
    );
\command_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => cgo_flag017_out,
      D => command_code_int(4),
      Q => \command_reg_reg_n_0_[4]\,
      R => sync_init
    );
\command_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => cgo_flag017_out,
      D => command_code_int(5),
      Q => \command_reg_reg_n_0_[5]\,
      R => sync_init
    );
\command_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => cgo_flag017_out,
      D => command_code_int(6),
      Q => \command_reg_reg_n_0_[6]\,
      R => sync_init
    );
\command_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => cgo_flag017_out,
      D => command_code_int(7),
      Q => \command_reg_reg_n_0_[7]\,
      R => sync_init
    );
\command_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => cgo_flag017_out,
      D => command_code_int(8),
      Q => data11(0),
      R => sync_init
    );
\command_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => cgo_flag017_out,
      D => command_code_int(9),
      Q => data11(1),
      R => sync_init
    );
controller_dbuffer: entity work.semicap_sem_ultra_v3_1_11_dbuffer
     port map (
      D(8) => controller_picocpu_n_20,
      D(7) => controller_picocpu_n_21,
      D(6) => controller_picocpu_n_22,
      D(5) => controller_picocpu_n_23,
      D(4) => controller_picocpu_n_24,
      D(3) => controller_picocpu_n_25,
      D(2) => controller_picocpu_n_26,
      D(1) => controller_picocpu_n_27,
      D(0) => controller_picocpu_n_28,
      E(1) => controller_picocpu_n_38,
      E(0) => controller_picocpu_n_39,
      Q(10 downto 2) => addrb(8 downto 0),
      Q(1) => controller_dbuffer_n_9,
      Q(0) => controller_dbuffer_n_10,
      bgo_strobe => bgo_strobe,
      bram_enable => bram_enable,
      burst_flag_reg_0 => controller_dbuffer_n_51,
      burst_flag_reg_1 => controller_dbuffer_n_60,
      \end_ptr_reg[10]_0\ => controller_dbuffer_n_63,
      \end_ptr_reg[10]_1\(1) => controller_picocpu_n_18,
      \end_ptr_reg[10]_1\(0) => end_ptr1,
      \end_ptr_reg[11]_0\ => controller_dbuffer_n_62,
      \end_ptr_reg[8]_0\ => controller_dbuffer_n_65,
      \end_ptr_reg[9]_0\ => controller_dbuffer_n_64,
      icap_clk => icap_clk,
      icap_csib => icap_csib,
      icap_i(31 downto 0) => icap_i(31 downto 0),
      icap_o(31 downto 0) => icap_o(31 downto 0),
      icap_rdwrb => icap_rdwrb,
      \inc1__5\ => \inc1__5\,
      mem_read_byte(7 downto 0) => mem_read_byte(7 downto 0),
      out_port_reg(7 downto 0) => \^monitor_txdata\(7 downto 0),
      port_id(2 downto 0) => port_id(2 downto 0),
      \ports_loop[3].in_port_flop_i_3\ => controller_picocpu_n_54,
      \ports_loop[3].in_port_flop_i_3_0\ => controller_picocpu_n_53,
      sta_ptr12_out => sta_ptr12_out,
      \sta_ptr1__0\ => \sta_ptr1__0\,
      \sta_ptr_reg[10]_0\ => controller_dbuffer_n_66,
      \sta_ptr_reg[11]_0\ => controller_dbuffer_n_61,
      \sta_ptr_reg[2]_0\ => controller_dbuffer_n_50,
      \sta_ptr_reg[3]_0\ => controller_dbuffer_n_49,
      \sta_ptr_reg[4]_0\ => controller_dbuffer_n_46,
      \sta_ptr_reg[7]_0\ => controller_dbuffer_n_48,
      \sta_ptr_reg[8]_0\ => controller_dbuffer_n_47,
      \sta_ptr_reg[8]_1\ => controller_dbuffer_n_68,
      \sta_ptr_reg[9]_0\ => controller_dbuffer_n_45,
      \sta_ptr_reg[9]_1\ => controller_dbuffer_n_67,
      sync_init => sync_init,
      \wr_b_dat__0\ => \wr_b_dat__0\
    );
controller_instrom: entity work.semicap_sem_ultra_v3_1_11_instrom
     port map (
      Q(17 downto 0) => instruction(17 downto 0),
      SR(0) => sync_init,
      address(11 downto 0) => address(11 downto 0),
      bram2_en => bram2_en,
      bram_enable => bram_enable,
      bram_wr_en0 => bram_wr_en0,
      bram_wr_en1 => bram_wr_en1,
      bram_wr_en2 => bram_wr_en2,
      casdomux2 => casdomux2,
      icap_clk => icap_clk,
      rom_error => rom_error,
      sleep => sleep
    );
controller_picocpu: entity work.semicap_sem_ultra_v3_1_11_picocpu
     port map (
      D(8) => controller_picocpu_n_20,
      D(7) => controller_picocpu_n_21,
      D(6) => controller_picocpu_n_22,
      D(5) => controller_picocpu_n_23,
      D(4) => controller_picocpu_n_24,
      D(3) => controller_picocpu_n_25,
      D(2) => controller_picocpu_n_26,
      D(1) => controller_picocpu_n_27,
      D(0) => controller_picocpu_n_28,
      E(1) => controller_picocpu_n_38,
      E(0) => controller_picocpu_n_39,
      \OUTRegistered.instruction_reg[0]\ => controller_picocpu_n_53,
      \OUTRegistered.instruction_reg[2]\(2 downto 0) => port_id(2 downto 0),
      Q(10 downto 2) => addrb(8 downto 0),
      Q(1) => controller_dbuffer_n_9,
      Q(0) => controller_dbuffer_n_10,
      SR(0) => sync_init,
      address(11 downto 0) => address(11 downto 0),
      aux_cr_es_err => aux_cr_es_err,
      aux_cr_es_err_reg => aux_error_cr_es_sync,
      aux_cr_ne_err => aux_cr_ne_err,
      aux_cr_ne_err_reg => aux_error_cr_ne_sync,
      aux_uc_err => aux_uc_err,
      aux_uc_err_reg => aux_error_uc_sync,
      bgo_strobe0 => bgo_strobe0,
      bram2_en => bram2_en,
      bram_enable => bram_enable,
      bram_wr_en0 => bram_wr_en0,
      bram_wr_en1 => bram_wr_en1,
      bram_wr_en2 => bram_wr_en2,
      casdomux2 => casdomux2,
      cgo_flag_reg => \^cgo_flag_reg_0\,
      cgo_flag_reg_0(0) => cgo_flag017_out,
      const_strobe_flop_0(0) => p_1_in,
      const_strobe_flop_1(0) => status_reg20,
      const_strobe_flop_2(0) => status_reg0,
      eof_flag => eof_flag,
      eos_flag => eos_flag,
      fecc_crcerror => fecc_crcerror,
      fecc_eccerrornotsingle => fecc_eccerrornotsingle,
      fecc_eccerrorsingle => fecc_eccerrorsingle,
      fecc_endofframe => fecc_endofframe,
      fecc_endofscan => fecc_endofscan,
      fetch_rxdata(7 downto 0) => fetch_rxdata(7 downto 0),
      fetch_rxempty => fetch_rxempty,
      fetch_rxread => fetch_rxread,
      fetch_tbladdr(31 downto 0) => fetch_tbladdr(31 downto 0),
      fetch_txfull => fetch_txfull,
      fetch_txwrite => fetch_txwrite,
      firmware0 => controller_picocpu_n_46,
      flag_enable_flop_0(17 downto 0) => instruction(17 downto 0),
      icap_clk => icap_clk,
      \inc1__5\ => \inc1__5\,
      mem_read_byte(7 downto 0) => mem_read_byte(7 downto 0),
      monitor_rxdata(7 downto 0) => monitor_rxdata(7 downto 0),
      monitor_rxempty => monitor_rxempty,
      monitor_rxread => monitor_rxread,
      monitor_txfull => monitor_txfull,
      monitor_txwrite => monitor_txwrite,
      out_port_reg(7 downto 0) => \^monitor_txdata\(7 downto 0),
      p_7_in(1 downto 0) => p_7_in(6 downto 5),
      \ports_loop[0].in_port_flop_i_3_0\ => controller_synchro_icap_avail_n_0,
      \ports_loop[0].in_port_flop_i_3_1\ => controller_dbuffer_n_68,
      \ports_loop[0].out_port_flop_0\ => controller_picocpu_n_58,
      \ports_loop[0].port_id_flop_0\(1) => controller_picocpu_n_18,
      \ports_loop[0].port_id_flop_0\(0) => end_ptr1,
      \ports_loop[1].in_port_flop_i_3_0\ => controller_synchro_icap_prerror_n_0,
      \ports_loop[1].in_port_flop_i_3_1\ => controller_dbuffer_n_67,
      \ports_loop[1].out_port_flop_0\ => controller_picocpu_n_59,
      \ports_loop[2].in_port_flop_i_3_0\ => controller_synchro_icap_prdone_n_0,
      \ports_loop[2].in_port_flop_i_3_1\ => controller_dbuffer_n_66,
      \ports_loop[2].out_port_flop_0\ => controller_picocpu_n_57,
      \ports_loop[3].in_port_flop_0\ => controller_dbuffer_n_60,
      \ports_loop[3].in_port_flop_i_3_0\ => controller_timer_n_0,
      \ports_loop[3].in_port_flop_i_3_1\ => controller_dbuffer_n_61,
      \ports_loop[4].in_port_flop_i_3_0\ => controller_dbuffer_n_65,
      \ports_loop[5].in_port_flop_i_3_0\ => controller_dbuffer_n_64,
      \ports_loop[6].in_port_flop_i_3_0\ => controller_dbuffer_n_63,
      \ports_loop[7].in_port_flop_i_2_0\(7) => \status_reg_reg_n_0_[7]\,
      \ports_loop[7].in_port_flop_i_2_0\(6 downto 0) => \^q\(6 downto 0),
      \ports_loop[7].in_port_flop_i_3_0\ => controller_dbuffer_n_62,
      \ports_loop[7].in_port_flop_i_4_0\(39 downto 32) => data14(7 downto 0),
      \ports_loop[7].in_port_flop_i_4_0\(31 downto 24) => data13(7 downto 0),
      \ports_loop[7].in_port_flop_i_4_0\(23 downto 16) => data12(7 downto 0),
      \ports_loop[7].in_port_flop_i_4_0\(15 downto 8) => data11(7 downto 0),
      \ports_loop[7].in_port_flop_i_4_0\(7) => \command_reg_reg_n_0_[7]\,
      \ports_loop[7].in_port_flop_i_4_0\(6) => \command_reg_reg_n_0_[6]\,
      \ports_loop[7].in_port_flop_i_4_0\(5) => \command_reg_reg_n_0_[5]\,
      \ports_loop[7].in_port_flop_i_4_0\(4) => \command_reg_reg_n_0_[4]\,
      \ports_loop[7].in_port_flop_i_4_0\(3) => \command_reg_reg_n_0_[3]\,
      \ports_loop[7].in_port_flop_i_4_0\(2) => \command_reg_reg_n_0_[2]\,
      \ports_loop[7].in_port_flop_i_4_0\(1) => \command_reg_reg_n_0_[1]\,
      \ports_loop[7].in_port_flop_i_4_0\(0) => \command_reg_reg_n_0_[0]\,
      \ports_loop[7].in_port_flop_i_6_0\(3 downto 0) => timer_byte(7 downto 4),
      \ports_loop[7].out_port_flop_0\ => controller_picocpu_n_63,
      rdbk_crc => rdbk_crc,
      rdbk_sbe_reg => controller_picocpu_n_64,
      rdbk_sbe_reg_0 => controller_picocpu_n_65,
      rom_cr_ne_err => rom_cr_ne_err,
      rom_error => rom_error,
      sleep => sleep,
      sta_ptr12_out => sta_ptr12_out,
      \sta_ptr1__0\ => \sta_ptr1__0\,
      \sta_ptr_reg[10]\ => controller_dbuffer_n_45,
      \sta_ptr_reg[10]_0\ => controller_dbuffer_n_51,
      \sta_ptr_reg[3]\ => controller_picocpu_n_54,
      \sta_ptr_reg[3]_0\ => controller_dbuffer_n_50,
      \sta_ptr_reg[4]\ => controller_dbuffer_n_49,
      \sta_ptr_reg[5]\ => controller_dbuffer_n_46,
      \sta_ptr_reg[8]\ => controller_dbuffer_n_48,
      \sta_ptr_reg[9]\ => controller_dbuffer_n_47,
      sync_g => controller_picocpu_n_60,
      sync_g_0 => controller_picocpu_n_61,
      sync_g_1 => controller_picocpu_n_62,
      sync_out => icap_grant_sync,
      timer_snap0 => timer_snap0,
      \wr_b_dat__0\ => \wr_b_dat__0\
    );
controller_synchro_aux_error_cr_es: entity work.semicap_sem_ultra_v3_1_11_synchro
     port map (
      aux_error_cr_es => aux_error_cr_es,
      icap_clk => icap_clk,
      sync_out => aux_error_cr_es_sync
    );
controller_synchro_aux_error_cr_ne: entity work.semicap_sem_ultra_v3_1_11_synchro_6
     port map (
      aux_error_cr_ne => aux_error_cr_ne,
      icap_clk => icap_clk,
      sync_out => aux_error_cr_ne_sync
    );
controller_synchro_aux_error_uc: entity work.semicap_sem_ultra_v3_1_11_synchro_7
     port map (
      aux_error_uc => aux_error_uc,
      icap_clk => icap_clk,
      sync_out => aux_error_uc_sync
    );
controller_synchro_icap_avail: entity work.semicap_sem_ultra_v3_1_11_synchro_8
     port map (
      Q(0) => timer_byte(0),
      icap_avail => icap_avail,
      icap_clk => icap_clk,
      \ports_loop[0].in_port_flop_i_6\(0) => port_id(0),
      sync_g_0 => controller_synchro_icap_avail_n_0
    );
controller_synchro_icap_grant: entity work.semicap_sem_ultra_v3_1_11_synchro_9
     port map (
      cap_gnt => cap_gnt,
      icap_clk => icap_clk,
      sync_out => icap_grant_sync
    );
controller_synchro_icap_prdone: entity work.semicap_sem_ultra_v3_1_11_synchro_10
     port map (
      Q(0) => timer_byte(2),
      icap_clk => icap_clk,
      icap_prdone => icap_prdone,
      \ports_loop[2].in_port_flop_i_6\(0) => port_id(0),
      sync_g_0 => controller_synchro_icap_prdone_n_0
    );
controller_synchro_icap_prerror: entity work.semicap_sem_ultra_v3_1_11_synchro_11
     port map (
      Q(0) => timer_byte(1),
      icap_clk => icap_clk,
      icap_prerror => icap_prerror,
      \ports_loop[1].in_port_flop_i_6\(0) => port_id(0),
      sync_g_0 => controller_synchro_icap_prerror_n_0
    );
controller_synchro_icap_rel: entity work.semicap_sem_ultra_v3_1_11_synchro_12
     port map (
      cap_rel => cap_rel,
      icap_clk => icap_clk,
      next_request0 => next_request0,
      next_request_reg => icap_grant_sync,
      sync_out => icap_rel_sync
    );
controller_timer: entity work.semicap_sem_ultra_v3_1_11_timer
     port map (
      D(1 downto 0) => \^monitor_txdata\(1 downto 0),
      E(0) => p_1_in,
      Q(6 downto 3) => timer_byte(7 downto 4),
      Q(2 downto 0) => timer_byte(2 downto 0),
      SR(0) => sync_init,
      icap_clk => icap_clk,
      \ports_loop[3].in_port_flop_i_6\(0) => port_id(0),
      \timer_byte_reg[3]_0\ => controller_timer_n_0,
      timer_snap0 => timer_snap0
    );
eof_flag_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => controller_picocpu_n_58,
      Q => eof_flag,
      R => sync_init
    );
eos_flag_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => controller_picocpu_n_59,
      Q => eos_flag,
      R => sync_init
    );
next_request_reg: unisim.vcomponents.FDRE
     port map (
      C => icap_clk,
      CE => '1',
      D => next_request0,
      Q => next_request,
      R => sync_init
    );
pr_done_reg: unisim.vcomponents.FDRE
     port map (
      C => icap_clk,
      CE => '1',
      D => icap_grant_sync,
      Q => pr_done,
      R => sync_init
    );
pr_trigger_reg: unisim.vcomponents.FDRE
     port map (
      C => icap_clk,
      CE => '1',
      D => icap_rel_sync,
      Q => pr_trigger,
      R => sync_init
    );
rdbk_crc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => controller_picocpu_n_63,
      Q => rdbk_crc,
      R => sync_init
    );
rdbk_nsb_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => controller_picocpu_n_64,
      Q => p_7_in(5),
      R => sync_init
    );
rdbk_sbe_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => controller_picocpu_n_65,
      Q => p_7_in(6),
      R => sync_init
    );
rom_cr_ne_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => controller_picocpu_n_46,
      D => rom_error,
      Q => rom_cr_ne_err,
      R => sync_init
    );
\status_reg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => status_reg20,
      D => \^monitor_txdata\(0),
      Q => \^status_reg2_reg[1]_0\(0),
      R => sync_init
    );
\status_reg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => status_reg20,
      D => \^monitor_txdata\(1),
      Q => \^status_reg2_reg[1]_0\(1),
      R => sync_init
    );
\status_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => status_reg0,
      D => \^monitor_txdata\(0),
      Q => \^q\(0),
      R => sync_init
    );
\status_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => status_reg0,
      D => \^monitor_txdata\(1),
      Q => \^q\(1),
      R => sync_init
    );
\status_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => status_reg0,
      D => \^monitor_txdata\(2),
      Q => \^q\(2),
      R => sync_init
    );
\status_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => status_reg0,
      D => \^monitor_txdata\(3),
      Q => \^q\(3),
      R => sync_init
    );
\status_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => status_reg0,
      D => \^monitor_txdata\(4),
      Q => \^q\(4),
      R => sync_init
    );
\status_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => status_reg0,
      D => \^monitor_txdata\(5),
      Q => \^q\(5),
      R => sync_init
    );
\status_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => status_reg0,
      D => \^monitor_txdata\(6),
      Q => \^q\(6),
      R => sync_init
    );
\status_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => status_reg0,
      D => \^monitor_txdata\(7),
      Q => \status_reg_reg_n_0_[7]\,
      R => sync_init
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity semicap_xpm_fifo_async is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of semicap_xpm_fifo_async : entity is 4;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of semicap_xpm_fifo_async : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of semicap_xpm_fifo_async : entity is "no_ecc";
  attribute EN_ADV_FEATURE_ASYNC : string;
  attribute EN_ADV_FEATURE_ASYNC of semicap_xpm_fifo_async : entity is "16'b0001111100011111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of semicap_xpm_fifo_async : entity is "block";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of semicap_xpm_fifo_async : entity is 1;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of semicap_xpm_fifo_async : entity is 1024;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of semicap_xpm_fifo_async : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of semicap_xpm_fifo_async : entity is "xpm_fifo_async";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of semicap_xpm_fifo_async : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of semicap_xpm_fifo_async : entity is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of semicap_xpm_fifo_async : entity is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of semicap_xpm_fifo_async : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of semicap_xpm_fifo_async : entity is 2;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of semicap_xpm_fifo_async : entity is 0;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of semicap_xpm_fifo_async : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of semicap_xpm_fifo_async : entity is 11;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of semicap_xpm_fifo_async : entity is 32;
  attribute READ_MODE : string;
  attribute READ_MODE of semicap_xpm_fifo_async : entity is "std";
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of semicap_xpm_fifo_async : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of semicap_xpm_fifo_async : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of semicap_xpm_fifo_async : entity is "1F1F";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of semicap_xpm_fifo_async : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of semicap_xpm_fifo_async : entity is 32;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of semicap_xpm_fifo_async : entity is 11;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of semicap_xpm_fifo_async : entity is "TRUE";
end semicap_xpm_fifo_async;

architecture STRUCTURE of semicap_xpm_fifo_async is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\ : STD_LOGIC;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 4;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute DOUT_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "16'b0001111100011111";
  attribute EN_AE : string;
  attribute EN_AE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_AF : string;
  attribute EN_AF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_WDC : string;
  attribute EN_WDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1024;
  attribute FIFO_READ_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 32768;
  attribute FIFO_WRITE_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1024;
  attribute FULL_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1021;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1021;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 7;
  attribute PROG_EMPTY_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute PROG_FULL_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute RD_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 11;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 11;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute RD_MODE : integer;
  attribute RD_MODE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute READ_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 32;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute RELATED_CLOCKS of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute USE_ADV_FEATURES of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1F1F";
  attribute VERSION : integer;
  attribute VERSION of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute WRITE_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 32;
  attribute WR_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 11;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 11;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute XPM_MODULE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute invalid : integer;
  attribute invalid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
begin
  dbiterr <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gnuram_async_fifo.xpm_fifo_base_inst\: entity work.semicap_xpm_fifo_base
     port map (
      almost_empty => almost_empty,
      almost_full => almost_full,
      data_valid => data_valid,
      dbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\,
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => full,
      full_n => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => overflow,
      prog_empty => prog_empty,
      prog_full => prog_full,
      rd_clk => rd_clk,
      rd_data_count(10 downto 0) => rd_data_count(10 downto 0),
      rd_en => rd_en,
      rd_rst_busy => rd_rst_busy,
      rst => rst,
      sbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\,
      sleep => sleep,
      underflow => underflow,
      wr_ack => wr_ack,
      wr_clk => wr_clk,
      wr_data_count(10 downto 0) => wr_data_count(10 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \semicap_xpm_fifo_async__parameterized1\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of \semicap_xpm_fifo_async__parameterized1\ : entity is 4;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \semicap_xpm_fifo_async__parameterized1\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \semicap_xpm_fifo_async__parameterized1\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_ASYNC : string;
  attribute EN_ADV_FEATURE_ASYNC of \semicap_xpm_fifo_async__parameterized1\ : entity is "16'b0001111100011111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \semicap_xpm_fifo_async__parameterized1\ : entity is "block";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \semicap_xpm_fifo_async__parameterized1\ : entity is 1;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \semicap_xpm_fifo_async__parameterized1\ : entity is 256;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \semicap_xpm_fifo_async__parameterized1\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \semicap_xpm_fifo_async__parameterized1\ : entity is "xpm_fifo_async";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \semicap_xpm_fifo_async__parameterized1\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \semicap_xpm_fifo_async__parameterized1\ : entity is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \semicap_xpm_fifo_async__parameterized1\ : entity is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \semicap_xpm_fifo_async__parameterized1\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \semicap_xpm_fifo_async__parameterized1\ : entity is 2;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \semicap_xpm_fifo_async__parameterized1\ : entity is 0;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \semicap_xpm_fifo_async__parameterized1\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \semicap_xpm_fifo_async__parameterized1\ : entity is 9;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \semicap_xpm_fifo_async__parameterized1\ : entity is 32;
  attribute READ_MODE : string;
  attribute READ_MODE of \semicap_xpm_fifo_async__parameterized1\ : entity is "std";
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \semicap_xpm_fifo_async__parameterized1\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \semicap_xpm_fifo_async__parameterized1\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \semicap_xpm_fifo_async__parameterized1\ : entity is "1F1F";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \semicap_xpm_fifo_async__parameterized1\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \semicap_xpm_fifo_async__parameterized1\ : entity is 32;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \semicap_xpm_fifo_async__parameterized1\ : entity is 9;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \semicap_xpm_fifo_async__parameterized1\ : entity is "TRUE";
end \semicap_xpm_fifo_async__parameterized1\;

architecture STRUCTURE of \semicap_xpm_fifo_async__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\ : STD_LOGIC;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 4;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute DOUT_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "16'b0001111100011111";
  attribute EN_AE : string;
  attribute EN_AE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_AF : string;
  attribute EN_AF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_WDC : string;
  attribute EN_WDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 256;
  attribute FIFO_READ_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8192;
  attribute FIFO_WRITE_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 256;
  attribute FULL_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 253;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 253;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 7;
  attribute PROG_EMPTY_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute PROG_FULL_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute RD_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 9;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 9;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute RD_MODE : integer;
  attribute RD_MODE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute READ_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 32;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute RELATED_CLOCKS of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute USE_ADV_FEATURES of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1F1F";
  attribute VERSION : integer;
  attribute VERSION of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute WRITE_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 32;
  attribute WR_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 9;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 9;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute XPM_MODULE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute invalid : integer;
  attribute invalid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
begin
  dbiterr <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gnuram_async_fifo.xpm_fifo_base_inst\: entity work.\semicap_xpm_fifo_base__parameterized0\
     port map (
      almost_empty => almost_empty,
      almost_full => almost_full,
      data_valid => data_valid,
      dbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\,
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => full,
      full_n => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => overflow,
      prog_empty => prog_empty,
      prog_full => prog_full,
      rd_clk => rd_clk,
      rd_data_count(8 downto 0) => rd_data_count(8 downto 0),
      rd_en => rd_en,
      rd_rst_busy => rd_rst_busy,
      rst => rst,
      sbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\,
      sleep => sleep,
      underflow => underflow,
      wr_ack => wr_ack,
      wr_clk => wr_clk,
      wr_data_count(8 downto 0) => wr_data_count(8 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity semicap_fifo_generator_v13_2_4_builtin is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of semicap_fifo_generator_v13_2_4_builtin : entity is "fifo_generator_v13_2_4_builtin";
end semicap_fifo_generator_v13_2_4_builtin;

architecture STRUCTURE of semicap_fifo_generator_v13_2_4_builtin is
begin
\v8_fifo.fblk\: entity work.semicap_builtin_top
     port map (
      clk => clk,
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rd_rst_busy => rd_rst_busy,
      srst => srst,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity semicap_fifo_generator_v13_2_4_builtin_2 is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of semicap_fifo_generator_v13_2_4_builtin_2 : entity is "fifo_generator_v13_2_4_builtin";
end semicap_fifo_generator_v13_2_4_builtin_2;

architecture STRUCTURE of semicap_fifo_generator_v13_2_4_builtin_2 is
begin
\v8_fifo.fblk\: entity work.semicap_builtin_top_3
     port map (
      clk => clk,
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rd_rst_busy => rd_rst_busy,
      srst => srst,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity semicap_sem_ultra_v3_1_11 is
  port (
    slr0_status_heartbeat : out STD_LOGIC;
    slr1_status_heartbeat : out STD_LOGIC;
    slr2_status_heartbeat : out STD_LOGIC;
    slr3_status_heartbeat : out STD_LOGIC;
    status_heartbeat : out STD_LOGIC;
    status_initialization : out STD_LOGIC;
    status_observation : out STD_LOGIC;
    status_correction : out STD_LOGIC;
    status_classification : out STD_LOGIC;
    status_injection : out STD_LOGIC;
    status_essential : out STD_LOGIC;
    status_uncorrectable : out STD_LOGIC;
    status_diagnostic_scan : out STD_LOGIC;
    status_detect_only : out STD_LOGIC;
    fetch_txdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    fetch_txwrite : out STD_LOGIC;
    fetch_txfull : in STD_LOGIC;
    fetch_rxdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    fetch_rxread : out STD_LOGIC;
    fetch_rxempty : in STD_LOGIC;
    fetch_tbladdr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    monitor_txdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    monitor_txwrite : out STD_LOGIC;
    monitor_txfull : in STD_LOGIC;
    monitor_rxdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    monitor_rxread : out STD_LOGIC;
    monitor_rxempty : in STD_LOGIC;
    command_strobe : in STD_LOGIC;
    command_busy : out STD_LOGIC;
    command_code : in STD_LOGIC_VECTOR ( 39 downto 0 );
    icap_clk : in STD_LOGIC;
    icap_o : in STD_LOGIC_VECTOR ( 31 downto 0 );
    icap_csib : out STD_LOGIC;
    icap_rdwrb : out STD_LOGIC;
    icap_i : out STD_LOGIC_VECTOR ( 31 downto 0 );
    icap_prerror : in STD_LOGIC;
    icap_prdone : in STD_LOGIC;
    icap_avail : in STD_LOGIC;
    cap_rel : in STD_LOGIC;
    cap_gnt : in STD_LOGIC;
    cap_req : out STD_LOGIC;
    fecc_eccerrornotsingle : in STD_LOGIC;
    fecc_eccerrorsingle : in STD_LOGIC;
    fecc_endofframe : in STD_LOGIC;
    fecc_endofscan : in STD_LOGIC;
    fecc_crcerror : in STD_LOGIC;
    fecc_far : in STD_LOGIC_VECTOR ( 25 downto 0 );
    fecc_farsel : out STD_LOGIC_VECTOR ( 1 downto 0 );
    slr0_fecc_eccerrornotsingle : in STD_LOGIC;
    slr0_fecc_eccerrorsingle : in STD_LOGIC;
    slr0_fecc_endofframe : in STD_LOGIC;
    slr0_fecc_endofscan : in STD_LOGIC;
    slr0_fecc_crcerror : in STD_LOGIC;
    slr0_fecc_far : in STD_LOGIC_VECTOR ( 25 downto 0 );
    slr0_fecc_farsel : out STD_LOGIC_VECTOR ( 1 downto 0 );
    slr1_fecc_eccerrornotsingle : in STD_LOGIC;
    slr1_fecc_eccerrorsingle : in STD_LOGIC;
    slr1_fecc_endofframe : in STD_LOGIC;
    slr1_fecc_endofscan : in STD_LOGIC;
    slr1_fecc_crcerror : in STD_LOGIC;
    slr1_fecc_far : in STD_LOGIC_VECTOR ( 25 downto 0 );
    slr1_fecc_farsel : out STD_LOGIC_VECTOR ( 1 downto 0 );
    slr2_fecc_eccerrornotsingle : in STD_LOGIC;
    slr2_fecc_eccerrorsingle : in STD_LOGIC;
    slr2_fecc_endofframe : in STD_LOGIC;
    slr2_fecc_endofscan : in STD_LOGIC;
    slr2_fecc_crcerror : in STD_LOGIC;
    slr2_fecc_far : in STD_LOGIC_VECTOR ( 25 downto 0 );
    slr2_fecc_farsel : out STD_LOGIC_VECTOR ( 1 downto 0 );
    slr3_fecc_eccerrornotsingle : in STD_LOGIC;
    slr3_fecc_eccerrorsingle : in STD_LOGIC;
    slr3_fecc_endofframe : in STD_LOGIC;
    slr3_fecc_endofscan : in STD_LOGIC;
    slr3_fecc_crcerror : in STD_LOGIC;
    slr3_fecc_far : in STD_LOGIC_VECTOR ( 25 downto 0 );
    slr3_fecc_farsel : out STD_LOGIC_VECTOR ( 1 downto 0 );
    aux_error_cr_ne : in STD_LOGIC;
    aux_error_cr_es : in STD_LOGIC;
    aux_error_uc : in STD_LOGIC
  );
  attribute C_FAMILY : string;
  attribute C_FAMILY of semicap_sem_ultra_v3_1_11 : entity is "kintexu";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of semicap_sem_ultra_v3_1_11 : entity is "sem_ultra_v3_1_11";
  attribute TCQ : integer;
  attribute TCQ of semicap_sem_ultra_v3_1_11 : entity is 1;
  attribute b_cosim : integer;
  attribute b_cosim of semicap_sem_ultra_v3_1_11 : entity is 0;
  attribute b_debug : integer;
  attribute b_debug of semicap_sem_ultra_v3_1_11 : entity is 0;
  attribute b_dfset : integer;
  attribute b_dfset of semicap_sem_ultra_v3_1_11 : entity is 0;
  attribute c_arch : integer;
  attribute c_arch of semicap_sem_ultra_v3_1_11 : entity is 0;
  attribute c_command_code_width : integer;
  attribute c_command_code_width of semicap_sem_ultra_v3_1_11 : entity is 40;
  attribute c_config_prim_loc : integer;
  attribute c_config_prim_loc of semicap_sem_ultra_v3_1_11 : entity is 1;
  attribute c_extra_checks : integer;
  attribute c_extra_checks of semicap_sem_ultra_v3_1_11 : entity is 4;
  attribute c_feature_set : integer;
  attribute c_feature_set of semicap_sem_ultra_v3_1_11 : entity is 3;
  attribute c_fecc_far_width : integer;
  attribute c_fecc_far_width of semicap_sem_ultra_v3_1_11 : entity is 26;
  attribute c_has_error_injection : integer;
  attribute c_has_error_injection of semicap_sem_ultra_v3_1_11 : entity is 1;
  attribute c_helper_block_loc : integer;
  attribute c_helper_block_loc of semicap_sem_ultra_v3_1_11 : entity is 1;
  attribute c_vusp_slr : integer;
  attribute c_vusp_slr of semicap_sem_ultra_v3_1_11 : entity is 0;
end semicap_sem_ultra_v3_1_11;

architecture STRUCTURE of semicap_sem_ultra_v3_1_11 is
  signal \<const0>\ : STD_LOGIC;
begin
  fecc_farsel(1) <= \<const0>\;
  fecc_farsel(0) <= \<const0>\;
  monitor_txdata(7) <= \<const0>\;
  monitor_txdata(6) <= \<const0>\;
  monitor_txdata(5) <= \<const0>\;
  monitor_txdata(4) <= \<const0>\;
  monitor_txdata(3) <= \<const0>\;
  monitor_txdata(2) <= \<const0>\;
  monitor_txdata(1) <= \<const0>\;
  monitor_txdata(0) <= \<const0>\;
  slr0_fecc_farsel(1) <= \<const0>\;
  slr0_fecc_farsel(0) <= \<const0>\;
  slr0_status_heartbeat <= \<const0>\;
  slr1_fecc_farsel(1) <= \<const0>\;
  slr1_fecc_farsel(0) <= \<const0>\;
  slr1_status_heartbeat <= \<const0>\;
  slr2_fecc_farsel(1) <= \<const0>\;
  slr2_fecc_farsel(0) <= \<const0>\;
  slr2_status_heartbeat <= \<const0>\;
  slr3_fecc_farsel(1) <= \<const0>\;
  slr3_fecc_farsel(0) <= \<const0>\;
  slr3_status_heartbeat <= \<const0>\;
  status_heartbeat <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
controller: entity work.semicap_sem_ultra_v3_1_11_controller
     port map (
      Q(6) => status_essential,
      Q(5) => status_uncorrectable,
      Q(4) => status_injection,
      Q(3) => status_classification,
      Q(2) => status_correction,
      Q(1) => status_observation,
      Q(0) => status_initialization,
      aux_error_cr_es => aux_error_cr_es,
      aux_error_cr_ne => aux_error_cr_ne,
      aux_error_uc => aux_error_uc,
      cap_gnt => cap_gnt,
      cap_rel => cap_rel,
      cap_req => cap_req,
      cgo_flag_reg_0 => command_busy,
      command_code(39 downto 0) => command_code(39 downto 0),
      command_strobe => command_strobe,
      fecc_crcerror => fecc_crcerror,
      fecc_eccerrornotsingle => fecc_eccerrornotsingle,
      fecc_eccerrorsingle => fecc_eccerrorsingle,
      fecc_endofframe => fecc_endofframe,
      fecc_endofscan => fecc_endofscan,
      fetch_rxdata(7 downto 0) => fetch_rxdata(7 downto 0),
      fetch_rxempty => fetch_rxempty,
      fetch_rxread => fetch_rxread,
      fetch_tbladdr(31 downto 0) => fetch_tbladdr(31 downto 0),
      fetch_txfull => fetch_txfull,
      fetch_txwrite => fetch_txwrite,
      icap_avail => icap_avail,
      icap_clk => icap_clk,
      icap_csib => icap_csib,
      icap_i(31 downto 0) => icap_i(31 downto 0),
      icap_o(31 downto 0) => icap_o(31 downto 0),
      icap_prdone => icap_prdone,
      icap_prerror => icap_prerror,
      icap_rdwrb => icap_rdwrb,
      monitor_rxdata(7 downto 0) => monitor_rxdata(7 downto 0),
      monitor_rxempty => monitor_rxempty,
      monitor_rxread => monitor_rxread,
      monitor_txdata(7 downto 0) => fetch_txdata(7 downto 0),
      monitor_txfull => monitor_txfull,
      monitor_txwrite => monitor_txwrite,
      \status_reg2_reg[1]_0\(1) => status_diagnostic_scan,
      \status_reg2_reg[1]_0\(0) => status_detect_only
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity semicap_async_fifo_fg is
  port (
    wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    prmry_in : out STD_LOGIC;
    rst : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    \gwdc.wr_data_count_i_reg[10]\ : out STD_LOGIC;
    \gen_pf_ic_rc.ram_empty_i_reg\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : out STD_LOGIC;
    Send_done_ns8_in : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rd_en : in STD_LOGIC;
    p_8_in : in STD_LOGIC;
    busip_1 : in STD_LOGIC;
    Bus_RNW_reg : in STD_LOGIC;
    fifo_clear_del_reg : in STD_LOGIC;
    abort_onreset : in STD_LOGIC;
    fifo_rst : in STD_LOGIC;
    \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]\ : in STD_LOGIC;
    \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0\ : in STD_LOGIC;
    scndry_out : in STD_LOGIC;
    \FSM_sequential_icap_nstate_cs[1]_i_5\ : in STD_LOGIC;
    cap_rel : in STD_LOGIC;
    cap_gnt : in STD_LOGIC;
    \FSM_sequential_icap_nstate_cs[1]_i_5_0\ : in STD_LOGIC;
    icap_rel_d2 : in STD_LOGIC;
    \icap_req_d11__0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of semicap_async_fifo_fg : entity is "async_fifo_fg";
end semicap_async_fifo_fg;

architecture STRUCTURE of semicap_async_fifo_fg is
  signal \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal full : STD_LOGIC;
  signal \icap_statemachine_I1/icap_req_d1125_out__0\ : STD_LOGIC;
  signal \^prmry_in\ : STD_LOGIC;
  signal \^rst\ : STD_LOGIC;
  signal \^wr_data_count\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^wr_en\ : STD_LOGIC;
  signal wr_rst_busy : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_async_inst_n_15\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_async_inst_n_16\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_async_inst_n_51\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_async_inst_n_52\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_async_inst_n_53\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_async_inst_n_54\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_async_inst_n_55\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_async_inst_n_56\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_async_inst_n_57\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_async_inst_n_58\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_async_inst_n_59\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_async_inst_n_60\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_async_inst_n_61\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_async_inst_n_64\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_async_inst_n_65\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_async_inst_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_async_inst_overflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_async_inst_prog_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_async_inst_prog_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_async_inst_rd_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_async_inst_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_async_inst_underflow_UNCONNECTED\ : STD_LOGIC;
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 4;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is "no_ecc";
  attribute EN_ADV_FEATURE_ASYNC : string;
  attribute EN_ADV_FEATURE_ASYNC of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is "16'b0001111100011111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is "block";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 1;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 1024;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 1;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 2;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 0;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 11;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 32;
  attribute READ_MODE : string;
  attribute READ_MODE of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is "std";
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is "1F1F";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 32;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 11;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is "TRUE";
begin
  prmry_in <= \^prmry_in\;
  rst <= \^rst\;
  wr_data_count(10 downto 0) <= \^wr_data_count\(10 downto 0);
  wr_en <= \^wr_en\;
\FSM_sequential_icap_nstate_cs[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000340000"
    )
        port map (
      I0 => \^prmry_in\,
      I1 => scndry_out,
      I2 => \FSM_sequential_icap_nstate_cs[1]_i_5\,
      I3 => cap_rel,
      I4 => cap_gnt,
      I5 => \FSM_sequential_icap_nstate_cs[1]_i_5_0\,
      O => \gen_pf_ic_rc.ram_empty_i_reg\
    );
\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F22FF2F2"
    )
        port map (
      I0 => \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_2_n_0\,
      I1 => \^wr_data_count\(10),
      I2 => \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]\,
      I3 => \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0\,
      I4 => s_axi_wdata(0),
      O => \gwdc.wr_data_count_i_reg[10]\
    );
\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0100FFFF"
    )
        port map (
      I0 => \^wr_data_count\(2),
      I1 => \^wr_data_count\(1),
      I2 => \^wr_data_count\(0),
      I3 => \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_4_n_0\,
      I4 => \^wr_data_count\(9),
      O => \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_2_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^wr_data_count\(3),
      I1 => \^wr_data_count\(4),
      I2 => \^wr_data_count\(5),
      I3 => \^wr_data_count\(6),
      I4 => \^wr_data_count\(8),
      I5 => \^wr_data_count\(7),
      O => \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_4_n_0\
    );
Send_done_cs_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3C3C3C3C7F7C3C3"
    )
        port map (
      I0 => \^prmry_in\,
      I1 => scndry_out,
      I2 => \FSM_sequential_icap_nstate_cs[1]_i_5\,
      I3 => \FSM_sequential_icap_nstate_cs[1]_i_5_0\,
      I4 => cap_gnt,
      I5 => cap_rel,
      O => Send_done_ns8_in
    );
cap_req_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3838383C0808083C"
    )
        port map (
      I0 => \icap_statemachine_I1/icap_req_d1125_out__0\,
      I1 => scndry_out,
      I2 => \FSM_sequential_icap_nstate_cs[1]_i_5\,
      I3 => cap_rel,
      I4 => icap_rel_d2,
      I5 => \icap_req_d11__0\,
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\
    );
cap_req_INST_0_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => cap_rel,
      I1 => cap_gnt,
      I2 => \^prmry_in\,
      O => \icap_statemachine_I1/icap_req_d1125_out__0\
    );
\xpm_fifo_instance.xpm_fifo_async_inst\: entity work.semicap_xpm_fifo_async
     port map (
      almost_empty => \xpm_fifo_instance.xpm_fifo_async_inst_n_64\,
      almost_full => \xpm_fifo_instance.xpm_fifo_async_inst_n_15\,
      data_valid => \xpm_fifo_instance.xpm_fifo_async_inst_n_65\,
      dbiterr => \NLW_xpm_fifo_instance.xpm_fifo_async_inst_dbiterr_UNCONNECTED\,
      din(31 downto 0) => s_axi_wdata(31 downto 0),
      dout(31 downto 0) => D(31 downto 0),
      empty => \^prmry_in\,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => \NLW_xpm_fifo_instance.xpm_fifo_async_inst_overflow_UNCONNECTED\,
      prog_empty => \NLW_xpm_fifo_instance.xpm_fifo_async_inst_prog_empty_UNCONNECTED\,
      prog_full => \NLW_xpm_fifo_instance.xpm_fifo_async_inst_prog_full_UNCONNECTED\,
      rd_clk => s_axi_aclk,
      rd_data_count(10) => \xpm_fifo_instance.xpm_fifo_async_inst_n_51\,
      rd_data_count(9) => \xpm_fifo_instance.xpm_fifo_async_inst_n_52\,
      rd_data_count(8) => \xpm_fifo_instance.xpm_fifo_async_inst_n_53\,
      rd_data_count(7) => \xpm_fifo_instance.xpm_fifo_async_inst_n_54\,
      rd_data_count(6) => \xpm_fifo_instance.xpm_fifo_async_inst_n_55\,
      rd_data_count(5) => \xpm_fifo_instance.xpm_fifo_async_inst_n_56\,
      rd_data_count(4) => \xpm_fifo_instance.xpm_fifo_async_inst_n_57\,
      rd_data_count(3) => \xpm_fifo_instance.xpm_fifo_async_inst_n_58\,
      rd_data_count(2) => \xpm_fifo_instance.xpm_fifo_async_inst_n_59\,
      rd_data_count(1) => \xpm_fifo_instance.xpm_fifo_async_inst_n_60\,
      rd_data_count(0) => \xpm_fifo_instance.xpm_fifo_async_inst_n_61\,
      rd_en => rd_en,
      rd_rst_busy => \NLW_xpm_fifo_instance.xpm_fifo_async_inst_rd_rst_busy_UNCONNECTED\,
      rst => \^rst\,
      sbiterr => \NLW_xpm_fifo_instance.xpm_fifo_async_inst_sbiterr_UNCONNECTED\,
      sleep => '0',
      underflow => \NLW_xpm_fifo_instance.xpm_fifo_async_inst_underflow_UNCONNECTED\,
      wr_ack => \xpm_fifo_instance.xpm_fifo_async_inst_n_16\,
      wr_clk => s_axi_aclk,
      wr_data_count(10 downto 0) => \^wr_data_count\(10 downto 0),
      wr_en => \^wr_en\,
      wr_rst_busy => wr_rst_busy
    );
\xpm_fifo_instance.xpm_fifo_async_inst_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => fifo_clear_del_reg,
      I1 => abort_onreset,
      I2 => fifo_rst,
      O => \^rst\
    );
\xpm_fifo_instance.xpm_fifo_async_inst_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => p_8_in,
      I1 => full,
      I2 => wr_rst_busy,
      I3 => busip_1,
      I4 => Bus_RNW_reg,
      O => \^wr_en\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \semicap_async_fifo_fg__parameterized0\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \AXI_HW_wdata[1]\ : out STD_LOGIC;
    \gwdc.wr_data_count_i_reg[8]\ : out STD_LOGIC;
    prmry_in : out STD_LOGIC;
    rst : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ipbus_1 : in STD_LOGIC;
    ipbus_2 : in STD_LOGIC;
    Bus_RNW_reg : in STD_LOGIC;
    p_7_in : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg_reg[1]\ : in STD_LOGIC;
    p_1_in5_in : in STD_LOGIC;
    gate_signal_p_reg : in STD_LOGIC;
    rdfifo_wren : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \semicap_async_fifo_fg__parameterized0\ : entity is "async_fifo_fg";
end \semicap_async_fifo_fg__parameterized0\;

architecture STRUCTURE of \semicap_async_fifo_fg__parameterized0\ is
  signal dt_fifo_rd_i : STD_LOGIC;
  signal full : STD_LOGIC;
  signal gate_signal_p_i_2_n_0 : STD_LOGIC;
  signal gate_signal_p_i_3_n_0 : STD_LOGIC;
  signal \^rd_data_count\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rdfifo_wren_q : STD_LOGIC;
  signal readfifo_empty : STD_LOGIC;
  signal wr_count : STD_LOGIC_VECTOR ( 0 to 8 );
  signal wr_rst_busy : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_async_inst_n_13\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_async_inst_n_14\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_async_inst_n_60\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_async_inst_n_61\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_async_inst_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_async_inst_overflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_async_inst_prog_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_async_inst_prog_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_async_inst_rd_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_async_inst_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_async_inst_underflow_UNCONNECTED\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0\ : label is "soft_lutpair39";
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 4;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is "no_ecc";
  attribute EN_ADV_FEATURE_ASYNC : string;
  attribute EN_ADV_FEATURE_ASYNC of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is "16'b0001111100011111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is "block";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 1;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 256;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 1;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 2;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 0;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 9;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 32;
  attribute READ_MODE : string;
  attribute READ_MODE of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is "std";
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is "1F1F";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 32;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 9;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \xpm_fifo_instance.xpm_fifo_async_inst_i_2__0\ : label is "soft_lutpair39";
begin
  rd_data_count(8 downto 0) <= \^rd_data_count\(8 downto 0);
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => full,
      I1 => wr_rst_busy,
      O => prmry_in
    );
\GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFD2"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg_reg[1]\,
      I2 => p_1_in5_in,
      I3 => \^rd_data_count\(8),
      I4 => \^rd_data_count\(7),
      O => \AXI_HW_wdata[1]\
    );
gate_signal_p_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEEEEEEEEEEEE"
    )
        port map (
      I0 => gate_signal_p_i_2_n_0,
      I1 => wr_count(0),
      I2 => gate_signal_p_i_3_n_0,
      I3 => wr_count(2),
      I4 => wr_count(1),
      I5 => gate_signal_p_reg,
      O => \gwdc.wr_data_count_i_reg[8]\
    );
gate_signal_p_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => wr_count(2),
      I1 => wr_count(4),
      I2 => wr_count(6),
      I3 => wr_count(5),
      I4 => wr_count(3),
      I5 => wr_count(1),
      O => gate_signal_p_i_2_n_0
    );
gate_signal_p_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => wr_count(4),
      I1 => wr_count(6),
      I2 => wr_count(8),
      I3 => wr_count(7),
      I4 => wr_count(5),
      I5 => wr_count(3),
      O => gate_signal_p_i_3_n_0
    );
\xpm_fifo_instance.xpm_fifo_async_inst\: entity work.\semicap_xpm_fifo_async__parameterized1\
     port map (
      almost_empty => \xpm_fifo_instance.xpm_fifo_async_inst_n_60\,
      almost_full => \xpm_fifo_instance.xpm_fifo_async_inst_n_13\,
      data_valid => \xpm_fifo_instance.xpm_fifo_async_inst_n_61\,
      dbiterr => \NLW_xpm_fifo_instance.xpm_fifo_async_inst_dbiterr_UNCONNECTED\,
      din(31) => Q(24),
      din(30) => Q(25),
      din(29) => Q(26),
      din(28) => Q(27),
      din(27) => Q(28),
      din(26) => Q(29),
      din(25) => Q(30),
      din(24) => Q(31),
      din(23) => Q(16),
      din(22) => Q(17),
      din(21) => Q(18),
      din(20) => Q(19),
      din(19) => Q(20),
      din(18) => Q(21),
      din(17) => Q(22),
      din(16) => Q(23),
      din(15) => Q(8),
      din(14) => Q(9),
      din(13) => Q(10),
      din(12) => Q(11),
      din(11) => Q(12),
      din(10) => Q(13),
      din(9) => Q(14),
      din(8) => Q(15),
      din(7) => Q(0),
      din(6) => Q(1),
      din(5) => Q(2),
      din(4) => Q(3),
      din(3) => Q(4),
      din(2) => Q(5),
      din(1) => Q(6),
      din(0) => Q(7),
      dout(31 downto 0) => dout(31 downto 0),
      empty => readfifo_empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => \NLW_xpm_fifo_instance.xpm_fifo_async_inst_overflow_UNCONNECTED\,
      prog_empty => \NLW_xpm_fifo_instance.xpm_fifo_async_inst_prog_empty_UNCONNECTED\,
      prog_full => \NLW_xpm_fifo_instance.xpm_fifo_async_inst_prog_full_UNCONNECTED\,
      rd_clk => s_axi_aclk,
      rd_data_count(8 downto 0) => \^rd_data_count\(8 downto 0),
      rd_en => dt_fifo_rd_i,
      rd_rst_busy => \NLW_xpm_fifo_instance.xpm_fifo_async_inst_rd_rst_busy_UNCONNECTED\,
      rst => rst,
      sbiterr => \NLW_xpm_fifo_instance.xpm_fifo_async_inst_sbiterr_UNCONNECTED\,
      sleep => '0',
      underflow => \NLW_xpm_fifo_instance.xpm_fifo_async_inst_underflow_UNCONNECTED\,
      wr_ack => \xpm_fifo_instance.xpm_fifo_async_inst_n_14\,
      wr_clk => s_axi_aclk,
      wr_data_count(8) => wr_count(0),
      wr_data_count(7) => wr_count(1),
      wr_data_count(6) => wr_count(2),
      wr_data_count(5) => wr_count(3),
      wr_data_count(4) => wr_count(4),
      wr_data_count(3) => wr_count(5),
      wr_data_count(2) => wr_count(6),
      wr_data_count(1) => wr_count(7),
      wr_data_count(0) => wr_count(8),
      wr_en => rdfifo_wren_q,
      wr_rst_busy => wr_rst_busy
    );
\xpm_fifo_instance.xpm_fifo_async_inst_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => rdfifo_wren,
      I1 => wr_rst_busy,
      I2 => full,
      O => rdfifo_wren_q
    );
\xpm_fifo_instance.xpm_fifo_async_inst_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => readfifo_empty,
      I1 => ipbus_1,
      I2 => ipbus_2,
      I3 => Bus_RNW_reg,
      I4 => p_7_in,
      O => dt_fifo_rd_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity semicap_semicap_hipero_sem_0 is
  port (
    status_heartbeat : out STD_LOGIC;
    status_initialization : out STD_LOGIC;
    status_observation : out STD_LOGIC;
    status_correction : out STD_LOGIC;
    status_classification : out STD_LOGIC;
    status_injection : out STD_LOGIC;
    status_diagnostic_scan : out STD_LOGIC;
    status_detect_only : out STD_LOGIC;
    status_essential : out STD_LOGIC;
    status_uncorrectable : out STD_LOGIC;
    fetch_txdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    fetch_txwrite : out STD_LOGIC;
    fetch_txfull : in STD_LOGIC;
    fetch_rxdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    fetch_rxread : out STD_LOGIC;
    fetch_rxempty : in STD_LOGIC;
    fetch_tbladdr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    monitor_txdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    monitor_txwrite : out STD_LOGIC;
    monitor_txfull : in STD_LOGIC;
    monitor_rxdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    monitor_rxread : out STD_LOGIC;
    monitor_rxempty : in STD_LOGIC;
    command_strobe : in STD_LOGIC;
    command_busy : out STD_LOGIC;
    command_code : in STD_LOGIC_VECTOR ( 39 downto 0 );
    icap_clk : in STD_LOGIC;
    icap_o : in STD_LOGIC_VECTOR ( 31 downto 0 );
    icap_csib : out STD_LOGIC;
    icap_rdwrb : out STD_LOGIC;
    icap_i : out STD_LOGIC_VECTOR ( 31 downto 0 );
    icap_prerror : in STD_LOGIC;
    icap_prdone : in STD_LOGIC;
    icap_avail : in STD_LOGIC;
    cap_rel : in STD_LOGIC;
    cap_gnt : in STD_LOGIC;
    cap_req : out STD_LOGIC;
    fecc_eccerrornotsingle : in STD_LOGIC;
    fecc_eccerrorsingle : in STD_LOGIC;
    fecc_endofframe : in STD_LOGIC;
    fecc_endofscan : in STD_LOGIC;
    fecc_crcerror : in STD_LOGIC;
    fecc_far : in STD_LOGIC_VECTOR ( 25 downto 0 );
    fecc_farsel : out STD_LOGIC_VECTOR ( 1 downto 0 );
    aux_error_cr_ne : in STD_LOGIC;
    aux_error_cr_es : in STD_LOGIC;
    aux_error_uc : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of semicap_semicap_hipero_sem_0 : entity is "semicap_hipero_sem_0";
  attribute x_core_info : string;
  attribute x_core_info of semicap_semicap_hipero_sem_0 : entity is "sem_ultra_v3_1_11,Vivado 2019.1.1";
end semicap_semicap_hipero_sem_0;

architecture STRUCTURE of semicap_semicap_hipero_sem_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^fecc_endofframe\ : STD_LOGIC;
  signal \^monitor_txdata\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_slr0_status_heartbeat_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_slr1_status_heartbeat_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_slr2_status_heartbeat_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_slr3_status_heartbeat_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_status_heartbeat_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fecc_farsel_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_monitor_txdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_slr0_fecc_farsel_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_slr1_fecc_farsel_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_slr2_fecc_farsel_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_slr3_fecc_farsel_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_FAMILY : string;
  attribute C_FAMILY of inst : label is "kintexu";
  attribute TCQ : integer;
  attribute TCQ of inst : label is 1;
  attribute b_cosim : integer;
  attribute b_cosim of inst : label is 0;
  attribute b_debug : integer;
  attribute b_debug of inst : label is 0;
  attribute b_dfset : integer;
  attribute b_dfset of inst : label is 0;
  attribute c_arch : integer;
  attribute c_arch of inst : label is 0;
  attribute c_command_code_width : integer;
  attribute c_command_code_width of inst : label is 40;
  attribute c_config_prim_loc : integer;
  attribute c_config_prim_loc of inst : label is 1;
  attribute c_extra_checks : integer;
  attribute c_extra_checks of inst : label is 4;
  attribute c_feature_set : integer;
  attribute c_feature_set of inst : label is 3;
  attribute c_fecc_far_width : integer;
  attribute c_fecc_far_width of inst : label is 26;
  attribute c_has_error_injection : integer;
  attribute c_has_error_injection of inst : label is 1;
  attribute c_helper_block_loc : integer;
  attribute c_helper_block_loc of inst : label is 1;
  attribute c_vusp_slr : integer;
  attribute c_vusp_slr of inst : label is 0;
begin
  \^fecc_endofframe\ <= fecc_endofframe;
  fecc_farsel(1) <= \<const0>\;
  fecc_farsel(0) <= \<const0>\;
  fetch_txdata(7 downto 0) <= \^monitor_txdata\(7 downto 0);
  monitor_txdata(7 downto 0) <= \^monitor_txdata\(7 downto 0);
  status_heartbeat <= \^fecc_endofframe\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.semicap_sem_ultra_v3_1_11
     port map (
      aux_error_cr_es => aux_error_cr_es,
      aux_error_cr_ne => aux_error_cr_ne,
      aux_error_uc => aux_error_uc,
      cap_gnt => cap_gnt,
      cap_rel => cap_rel,
      cap_req => cap_req,
      command_busy => command_busy,
      command_code(39 downto 0) => command_code(39 downto 0),
      command_strobe => command_strobe,
      fecc_crcerror => fecc_crcerror,
      fecc_eccerrornotsingle => fecc_eccerrornotsingle,
      fecc_eccerrorsingle => fecc_eccerrorsingle,
      fecc_endofframe => \^fecc_endofframe\,
      fecc_endofscan => fecc_endofscan,
      fecc_far(25 downto 0) => B"00000000000000000000000000",
      fecc_farsel(1 downto 0) => NLW_inst_fecc_farsel_UNCONNECTED(1 downto 0),
      fetch_rxdata(7 downto 0) => fetch_rxdata(7 downto 0),
      fetch_rxempty => fetch_rxempty,
      fetch_rxread => fetch_rxread,
      fetch_tbladdr(31 downto 0) => fetch_tbladdr(31 downto 0),
      fetch_txdata(7 downto 0) => \^monitor_txdata\(7 downto 0),
      fetch_txfull => fetch_txfull,
      fetch_txwrite => fetch_txwrite,
      icap_avail => icap_avail,
      icap_clk => icap_clk,
      icap_csib => icap_csib,
      icap_i(31 downto 0) => icap_i(31 downto 0),
      icap_o(31 downto 0) => icap_o(31 downto 0),
      icap_prdone => icap_prdone,
      icap_prerror => icap_prerror,
      icap_rdwrb => icap_rdwrb,
      monitor_rxdata(7 downto 0) => monitor_rxdata(7 downto 0),
      monitor_rxempty => monitor_rxempty,
      monitor_rxread => monitor_rxread,
      monitor_txdata(7 downto 0) => NLW_inst_monitor_txdata_UNCONNECTED(7 downto 0),
      monitor_txfull => monitor_txfull,
      monitor_txwrite => monitor_txwrite,
      slr0_fecc_crcerror => '0',
      slr0_fecc_eccerrornotsingle => '0',
      slr0_fecc_eccerrorsingle => '0',
      slr0_fecc_endofframe => '0',
      slr0_fecc_endofscan => '0',
      slr0_fecc_far(25 downto 0) => B"00000000000000000000000000",
      slr0_fecc_farsel(1 downto 0) => NLW_inst_slr0_fecc_farsel_UNCONNECTED(1 downto 0),
      slr0_status_heartbeat => NLW_inst_slr0_status_heartbeat_UNCONNECTED,
      slr1_fecc_crcerror => '0',
      slr1_fecc_eccerrornotsingle => '0',
      slr1_fecc_eccerrorsingle => '0',
      slr1_fecc_endofframe => '0',
      slr1_fecc_endofscan => '0',
      slr1_fecc_far(25 downto 0) => B"00000000000000000000000000",
      slr1_fecc_farsel(1 downto 0) => NLW_inst_slr1_fecc_farsel_UNCONNECTED(1 downto 0),
      slr1_status_heartbeat => NLW_inst_slr1_status_heartbeat_UNCONNECTED,
      slr2_fecc_crcerror => '0',
      slr2_fecc_eccerrornotsingle => '0',
      slr2_fecc_eccerrorsingle => '0',
      slr2_fecc_endofframe => '0',
      slr2_fecc_endofscan => '0',
      slr2_fecc_far(25 downto 0) => B"00000000000000000000000000",
      slr2_fecc_farsel(1 downto 0) => NLW_inst_slr2_fecc_farsel_UNCONNECTED(1 downto 0),
      slr2_status_heartbeat => NLW_inst_slr2_status_heartbeat_UNCONNECTED,
      slr3_fecc_crcerror => '0',
      slr3_fecc_eccerrornotsingle => '0',
      slr3_fecc_eccerrorsingle => '0',
      slr3_fecc_endofframe => '0',
      slr3_fecc_endofscan => '0',
      slr3_fecc_far(25 downto 0) => B"00000000000000000000000000",
      slr3_fecc_farsel(1 downto 0) => NLW_inst_slr3_fecc_farsel_UNCONNECTED(1 downto 0),
      slr3_status_heartbeat => NLW_inst_slr3_status_heartbeat_UNCONNECTED,
      status_classification => status_classification,
      status_correction => status_correction,
      status_detect_only => status_detect_only,
      status_diagnostic_scan => status_diagnostic_scan,
      status_essential => status_essential,
      status_heartbeat => NLW_inst_status_heartbeat_UNCONNECTED,
      status_initialization => status_initialization,
      status_injection => status_injection,
      status_observation => status_observation,
      status_uncorrectable => status_uncorrectable
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity semicap_fifo_generator_top is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of semicap_fifo_generator_top : entity is "fifo_generator_top";
end semicap_fifo_generator_top;

architecture STRUCTURE of semicap_fifo_generator_top is
begin
\gbi.bi\: entity work.semicap_fifo_generator_v13_2_4_builtin
     port map (
      clk => clk,
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rd_rst_busy => rd_rst_busy,
      srst => srst,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity semicap_fifo_generator_top_1 is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of semicap_fifo_generator_top_1 : entity is "fifo_generator_top";
end semicap_fifo_generator_top_1;

architecture STRUCTURE of semicap_fifo_generator_top_1 is
begin
\gbi.bi\: entity work.semicap_fifo_generator_v13_2_4_builtin_2
     port map (
      clk => clk,
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rd_rst_busy => rd_rst_busy,
      srst => srst,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity semicap_ipic_if is
  port (
    wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    empty : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    areset_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cr_i_reg[0]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ipbus_ack_fifo : out STD_LOGIC;
    ipbus_ack : out STD_LOGIC;
    busip_1 : out STD_LOGIC;
    p_7_out : out STD_LOGIC;
    gate_icap_p : out STD_LOGIC;
    IP2Bus_RdAck_reg_0 : out STD_LOGIC;
    \gwdc.wr_data_count_i_reg[10]\ : out STD_LOGIC;
    \AXI_HW_wdata[1]\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : out STD_LOGIC;
    \RD_FIFO.fifo_full_mask_reg_0\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3\ : out STD_LOGIC;
    rnc : out STD_LOGIC_VECTOR ( 0 to 1 );
    \gen_pf_ic_rc.ram_empty_i_reg\ : out STD_LOGIC;
    \FSM_sequential_icap_nstate_cs_reg[1]\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_4\ : out STD_LOGIC;
    icap_req_d_reg : out STD_LOGIC;
    Send_done_ns8_in : out STD_LOGIC;
    \icap_nstate_ns129_out__1\ : out STD_LOGIC;
    scndry_vect_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_5\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_6\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_7\ : out STD_LOGIC;
    \Size_counter_i3_reg[0]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \IP2Bus_Data_reg[0]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rd_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_10_in : in STD_LOGIC;
    IP2Bus_RdAck0 : in STD_LOGIC;
    p_11_in : in STD_LOGIC;
    IP2Bus_WrAck0 : in STD_LOGIC;
    scndry_out : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    Bus_RNW_reg : in STD_LOGIC;
    p_7_in : in STD_LOGIC;
    p_8_in : in STD_LOGIC;
    intr2bus_rdack : in STD_LOGIC;
    \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]\ : in STD_LOGIC;
    \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg_reg[2]\ : in STD_LOGIC;
    p_1_in5_in : in STD_LOGIC;
    p_1_in2_in : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    cap_rel : in STD_LOGIC;
    cap_gnt : in STD_LOGIC;
    \FSM_sequential_icap_nstate_cs[2]_i_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    icap_ce_cs : in STD_LOGIC;
    icap_req_d : in STD_LOGIC;
    icap_rel_d2 : in STD_LOGIC;
    prmry_in : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0\ : in STD_LOGIC;
    icap_avail : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    bus2ip_wrce : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data_reg[0]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sr_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rdfifo_wren : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of semicap_ipic_if : entity is "ipic_if";
end semicap_ipic_if;

architecture STRUCTURE of semicap_ipic_if is
  signal \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_1\ : STD_LOGIC;
  signal ICAP2PLB_SYNCH2_n_1 : STD_LOGIC;
  signal \RD_FIFO.RDDATA_FIFO_I_n_42\ : STD_LOGIC;
  signal \RD_FIFO.RDDATA_FIFO_I_n_43\ : STD_LOGIC;
  signal \RD_FIFO.RDFULL_SYNCH_n_0\ : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Size_counter_i2 : STD_LOGIC_VECTOR ( 0 to 11 );
  signal \WRFIFO.WRDATA_FIFO_I_n_48\ : STD_LOGIC;
  signal abort_onreset : STD_LOGIC;
  signal abort_onreset0 : STD_LOGIC;
  signal \^areset_n\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^busip_1\ : STD_LOGIC;
  signal \^cr_i_reg[0]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal fifo_clear : STD_LOGIC;
  signal fifo_clear_del : STD_LOGIC;
  signal fifo_clear_for_iclk : STD_LOGIC;
  signal fifo_clear_iclk : STD_LOGIC;
  signal fifo_clear_rd : STD_LOGIC;
  signal fifo_clear_to_iclk : STD_LOGIC;
  signal fifo_clear_to_iclk2 : STD_LOGIC;
  signal fifo_clear_to_iclk_i_1_n_0 : STD_LOGIC;
  signal fifo_full_mask : STD_LOGIC;
  signal fifo_rst : STD_LOGIC;
  signal \^gate_icap_p\ : STD_LOGIC;
  signal \icap_statemachine_I1/icap_req_d11__0\ : STD_LOGIC;
  signal ipbus_1 : STD_LOGIC;
  signal ipbus_2 : STD_LOGIC;
  signal \^ipbus_ack\ : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal rdfifo_full_d1 : STD_LOGIC;
  signal rdfifo_full_ip2bus : STD_LOGIC;
  signal \^rnc\ : STD_LOGIC_VECTOR ( 0 to 1 );
  signal sr_i : STD_LOGIC_VECTOR ( 0 to 31 );
  signal sz_i : STD_LOGIC_VECTOR ( 0 to 11 );
  signal \sz_i[0]_i_1_n_0\ : STD_LOGIC;
begin
  \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1\ <= \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_1\;
  SR(0) <= \^sr\(0);
  areset_n(0) <= \^areset_n\(0);
  busip_1 <= \^busip_1\;
  \cr_i_reg[0]_0\(4 downto 0) <= \^cr_i_reg[0]_0\(4 downto 0);
  empty <= \^empty\;
  gate_icap_p <= \^gate_icap_p\;
  ipbus_ack <= \^ipbus_ack\;
  rnc(0 to 1) <= \^rnc\(0 to 1);
BUS2ICAP_SIZE_REGISTER_PROCESS: entity work.semicap_cdc_sync
     port map (
      Q(11) => sz_i(0),
      Q(10) => sz_i(1),
      Q(9) => sz_i(2),
      Q(8) => sz_i(3),
      Q(7) => sz_i(4),
      Q(6) => sz_i(5),
      Q(5) => sz_i(6),
      Q(4) => sz_i(7),
      Q(3) => sz_i(8),
      Q(2) => sz_i(9),
      Q(1) => sz_i(10),
      Q(0) => sz_i(11),
      s_axi_aclk => s_axi_aclk,
      scndry_vect_out(11 downto 0) => scndry_vect_out(11 downto 0)
    );
FIFO_RST_CDC_PROCESS: entity work.\semicap_cdc_sync__parameterized3\
     port map (
      fifo_clear_for_iclk => fifo_clear_for_iclk,
      prmry_in => fifo_clear_to_iclk2,
      rst => fifo_clear_rd,
      s_axi_aclk => s_axi_aclk,
      scndry_out => fifo_clear_iclk
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_aresetn,
      O => \^areset_n\(0)
    );
\GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F88FF8F8"
    )
        port map (
      I0 => fifo_full_mask,
      I1 => rdfifo_full_d1,
      I2 => p_1_in,
      I3 => \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg_reg[2]\,
      I4 => s_axi_wdata(3),
      O => \RD_FIFO.fifo_full_mask_reg_0\
    );
ICAP2BUS_STATUS_REGISTER_PROCESS: entity work.\semicap_cdc_sync__parameterized0\
     port map (
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4_0\(31 downto 0) => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\(31 downto 0),
      Q(31) => sr_i(0),
      Q(30) => sr_i(1),
      Q(29) => sr_i(2),
      Q(28) => sr_i(3),
      Q(27) => sr_i(4),
      Q(26) => sr_i(5),
      Q(25) => sr_i(6),
      Q(24) => sr_i(7),
      Q(23) => sr_i(8),
      Q(22) => sr_i(9),
      Q(21) => sr_i(10),
      Q(20) => sr_i(11),
      Q(19) => sr_i(12),
      Q(18) => sr_i(13),
      Q(17) => sr_i(14),
      Q(16) => sr_i(15),
      Q(15) => sr_i(16),
      Q(14) => sr_i(17),
      Q(13) => sr_i(18),
      Q(12) => sr_i(19),
      Q(11) => sr_i(20),
      Q(10) => sr_i(21),
      Q(9) => sr_i(22),
      Q(8) => sr_i(23),
      Q(7) => sr_i(24),
      Q(6) => sr_i(25),
      Q(5) => sr_i(26),
      Q(4) => sr_i(27),
      Q(3) => sr_i(28),
      Q(2) => sr_i(29),
      Q(1) => sr_i(30),
      Q(0) => sr_i(31),
      s_axi_aclk => s_axi_aclk
    );
ICAP2PLB_SYNCH1: entity work.\semicap_cdc_sync__parameterized1_13\
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_5\,
      prmry_in => prmry_in,
      s_axi_aclk => s_axi_aclk
    );
ICAP2PLB_SYNCH2: entity work.\semicap_cdc_sync__parameterized1_14\
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\,
      SR(0) => ICAP2PLB_SYNCH2_n_1,
      abort_onreset0 => abort_onreset0,
      abort_onreset_reg(0) => \^cr_i_reg[0]_0\(4),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
ICAP2PLB_SYNCH3: entity work.\semicap_cdc_sync__parameterized1_15\
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0\,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_6\,
      s_axi_aclk => s_axi_aclk
    );
ICAP2PLB_SYNCH4: entity work.\semicap_cdc_sync__parameterized1_16\
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_7\,
      icap_avail => icap_avail,
      s_axi_aclk => s_axi_aclk
    );
ICAP2PLB_SYNCH5: entity work.semicap_cdc_sync_17
     port map (
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0\(11 downto 0) => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\(11 downto 0),
      s_axi_aclk => s_axi_aclk,
      scndry_vect_out(11) => Size_counter_i2(0),
      scndry_vect_out(10) => Size_counter_i2(1),
      scndry_vect_out(9) => Size_counter_i2(2),
      scndry_vect_out(8) => Size_counter_i2(3),
      scndry_vect_out(7) => Size_counter_i2(4),
      scndry_vect_out(6) => Size_counter_i2(5),
      scndry_vect_out(5) => Size_counter_i2(6),
      scndry_vect_out(4) => Size_counter_i2(7),
      scndry_vect_out(3) => Size_counter_i2(8),
      scndry_vect_out(2) => Size_counter_i2(9),
      scndry_vect_out(1) => Size_counter_i2(10),
      scndry_vect_out(0) => Size_counter_i2(11)
    );
\IP2Bus_Data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IP2Bus_Data_reg[0]_1\(31),
      Q => \IP2Bus_Data_reg[0]_0\(31),
      R => \^sr\(0)
    );
\IP2Bus_Data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IP2Bus_Data_reg[0]_1\(21),
      Q => \IP2Bus_Data_reg[0]_0\(21),
      R => \^sr\(0)
    );
\IP2Bus_Data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IP2Bus_Data_reg[0]_1\(20),
      Q => \IP2Bus_Data_reg[0]_0\(20),
      R => \^sr\(0)
    );
\IP2Bus_Data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IP2Bus_Data_reg[0]_1\(19),
      Q => \IP2Bus_Data_reg[0]_0\(19),
      R => \^sr\(0)
    );
\IP2Bus_Data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IP2Bus_Data_reg[0]_1\(18),
      Q => \IP2Bus_Data_reg[0]_0\(18),
      R => \^sr\(0)
    );
\IP2Bus_Data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IP2Bus_Data_reg[0]_1\(17),
      Q => \IP2Bus_Data_reg[0]_0\(17),
      R => \^sr\(0)
    );
\IP2Bus_Data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IP2Bus_Data_reg[0]_1\(16),
      Q => \IP2Bus_Data_reg[0]_0\(16),
      R => \^sr\(0)
    );
\IP2Bus_Data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IP2Bus_Data_reg[0]_1\(15),
      Q => \IP2Bus_Data_reg[0]_0\(15),
      R => \^sr\(0)
    );
\IP2Bus_Data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IP2Bus_Data_reg[0]_1\(14),
      Q => \IP2Bus_Data_reg[0]_0\(14),
      R => \^sr\(0)
    );
\IP2Bus_Data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IP2Bus_Data_reg[0]_1\(13),
      Q => \IP2Bus_Data_reg[0]_0\(13),
      R => \^sr\(0)
    );
\IP2Bus_Data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IP2Bus_Data_reg[0]_1\(12),
      Q => \IP2Bus_Data_reg[0]_0\(12),
      R => \^sr\(0)
    );
\IP2Bus_Data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IP2Bus_Data_reg[0]_1\(30),
      Q => \IP2Bus_Data_reg[0]_0\(30),
      R => \^sr\(0)
    );
\IP2Bus_Data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IP2Bus_Data_reg[0]_1\(11),
      Q => \IP2Bus_Data_reg[0]_0\(11),
      R => \^sr\(0)
    );
\IP2Bus_Data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IP2Bus_Data_reg[0]_1\(10),
      Q => \IP2Bus_Data_reg[0]_0\(10),
      R => \^sr\(0)
    );
\IP2Bus_Data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IP2Bus_Data_reg[0]_1\(9),
      Q => \IP2Bus_Data_reg[0]_0\(9),
      R => \^sr\(0)
    );
\IP2Bus_Data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IP2Bus_Data_reg[0]_1\(8),
      Q => \IP2Bus_Data_reg[0]_0\(8),
      R => \^sr\(0)
    );
\IP2Bus_Data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IP2Bus_Data_reg[0]_1\(7),
      Q => \IP2Bus_Data_reg[0]_0\(7),
      R => \^sr\(0)
    );
\IP2Bus_Data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IP2Bus_Data_reg[0]_1\(6),
      Q => \IP2Bus_Data_reg[0]_0\(6),
      R => \^sr\(0)
    );
\IP2Bus_Data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IP2Bus_Data_reg[0]_1\(5),
      Q => \IP2Bus_Data_reg[0]_0\(5),
      R => \^sr\(0)
    );
\IP2Bus_Data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IP2Bus_Data_reg[0]_1\(4),
      Q => \IP2Bus_Data_reg[0]_0\(4),
      R => \^sr\(0)
    );
\IP2Bus_Data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IP2Bus_Data_reg[0]_1\(3),
      Q => \IP2Bus_Data_reg[0]_0\(3),
      R => \^sr\(0)
    );
\IP2Bus_Data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IP2Bus_Data_reg[0]_1\(2),
      Q => \IP2Bus_Data_reg[0]_0\(2),
      R => \^sr\(0)
    );
\IP2Bus_Data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IP2Bus_Data_reg[0]_1\(29),
      Q => \IP2Bus_Data_reg[0]_0\(29),
      R => \^sr\(0)
    );
\IP2Bus_Data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IP2Bus_Data_reg[0]_1\(1),
      Q => \IP2Bus_Data_reg[0]_0\(1),
      R => \^sr\(0)
    );
\IP2Bus_Data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IP2Bus_Data_reg[0]_1\(0),
      Q => \IP2Bus_Data_reg[0]_0\(0),
      R => \^sr\(0)
    );
\IP2Bus_Data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IP2Bus_Data_reg[0]_1\(28),
      Q => \IP2Bus_Data_reg[0]_0\(28),
      R => \^sr\(0)
    );
\IP2Bus_Data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IP2Bus_Data_reg[0]_1\(27),
      Q => \IP2Bus_Data_reg[0]_0\(27),
      R => \^sr\(0)
    );
\IP2Bus_Data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IP2Bus_Data_reg[0]_1\(26),
      Q => \IP2Bus_Data_reg[0]_0\(26),
      R => \^sr\(0)
    );
\IP2Bus_Data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IP2Bus_Data_reg[0]_1\(25),
      Q => \IP2Bus_Data_reg[0]_0\(25),
      R => \^sr\(0)
    );
\IP2Bus_Data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IP2Bus_Data_reg[0]_1\(24),
      Q => \IP2Bus_Data_reg[0]_0\(24),
      R => \^sr\(0)
    );
\IP2Bus_Data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IP2Bus_Data_reg[0]_1\(23),
      Q => \IP2Bus_Data_reg[0]_0\(23),
      R => \^sr\(0)
    );
\IP2Bus_Data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IP2Bus_Data_reg[0]_1\(22),
      Q => \IP2Bus_Data_reg[0]_0\(22),
      R => \^sr\(0)
    );
IP2Bus_RdAck_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IP2Bus_RdAck0,
      Q => p_8_out,
      R => \^sr\(0)
    );
IP2Bus_WrAck_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IP2Bus_WrAck0,
      Q => p_7_out,
      R => \^sr\(0)
    );
PLB2ICAP_SYNCH1: entity work.\semicap_cdc_sync__parameterized1_18\
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0\(0) => \^cr_i_reg[0]_0\(4),
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2\,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3\,
      cap_gnt => cap_gnt,
      cap_rel => cap_rel,
      icap_ce_cs => icap_ce_cs,
      icap_req_d => icap_req_d,
      icap_req_d_reg => icap_req_d_reg,
      icap_req_d_reg_0 => \WRFIFO.WRDATA_FIFO_I_n_48\,
      s_axi_aclk => s_axi_aclk,
      scndry_out => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_1\,
      \size_cs_reg[11]\ => \^gate_icap_p\,
      \size_cs_reg[11]_0\ => \^rnc\(0),
      \size_cs_reg[11]_1\ => \^rnc\(1)
    );
PLB2ICAP_SYNCH2: entity work.\semicap_cdc_sync__parameterized1_19\
     port map (
      \FSM_sequential_icap_nstate_cs[0]_i_4\ => \^gate_icap_p\,
      \FSM_sequential_icap_nstate_cs[0]_i_4_0\ => \^rnc\(1),
      \FSM_sequential_icap_nstate_cs[2]_i_4\(3 downto 0) => \FSM_sequential_icap_nstate_cs[2]_i_4\(3 downto 0),
      \FSM_sequential_icap_nstate_cs[2]_i_4_0\ => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_1\,
      \FSM_sequential_icap_nstate_cs_reg[1]\ => \FSM_sequential_icap_nstate_cs_reg[1]\,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0\(0) => \^cr_i_reg[0]_0\(1),
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_4\,
      cap_gnt => cap_gnt,
      cap_rel => cap_rel,
      \icap_nstate_ns129_out__1\ => \icap_nstate_ns129_out__1\,
      s_axi_aclk => s_axi_aclk,
      scndry_out => \^rnc\(0)
    );
PLB2ICAP_SYNCH3: entity work.\semicap_cdc_sync__parameterized1_20\
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0\(0) => \^cr_i_reg[0]_0\(0),
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\,
      cap_gnt => cap_gnt,
      cap_rel => cap_rel,
      prmry_in => \^empty\,
      s_axi_aclk => s_axi_aclk,
      scndry_out => \^rnc\(1),
      \xpm_fifo_instance.xpm_fifo_async_inst_i_4\ => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_1\,
      \xpm_fifo_instance.xpm_fifo_async_inst_i_4_0\(0) => \FSM_sequential_icap_nstate_cs[2]_i_4\(2),
      \xpm_fifo_instance.xpm_fifo_async_inst_i_5_0\ => \^rnc\(0)
    );
\RD_FIFO.RDDATA_FIFO_I\: entity work.\semicap_async_fifo_fg__parameterized0\
     port map (
      \AXI_HW_wdata[1]\ => \AXI_HW_wdata[1]\,
      Bus_RNW_reg => Bus_RNW_reg,
      \GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg_reg[1]\ => \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg_reg[2]\,
      Q(31 downto 0) => Q(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      gate_signal_p_reg => \^gate_icap_p\,
      \gwdc.wr_data_count_i_reg[8]\ => \RD_FIFO.RDDATA_FIFO_I_n_42\,
      ipbus_1 => ipbus_1,
      ipbus_2 => ipbus_2,
      p_1_in5_in => p_1_in5_in,
      p_7_in => p_7_in,
      prmry_in => \RD_FIFO.RDDATA_FIFO_I_n_43\,
      rd_data_count(8 downto 0) => rd_data_count(8 downto 0),
      rdfifo_wren => rdfifo_wren,
      rst => fifo_clear_rd,
      s_axi_aclk => s_axi_aclk,
      s_axi_wdata(0) => s_axi_wdata(1)
    );
\RD_FIFO.RDFULL_SYNCH\: entity work.\semicap_cdc_sync__parameterized2\
     port map (
      \RD_FIFO.fifo_full_mask_reg\ => \RD_FIFO.RDFULL_SYNCH_n_0\,
      \RD_FIFO.fifo_full_mask_reg_0\ => \^sr\(0),
      abort_onreset => abort_onreset,
      fifo_full_mask => fifo_full_mask,
      fifo_rst => fifo_rst,
      prmry_in => \RD_FIFO.RDDATA_FIFO_I_n_43\,
      rdfifo_full_d1 => rdfifo_full_d1,
      s_axi_aclk => s_axi_aclk,
      scndry_out => rdfifo_full_ip2bus
    );
\RD_FIFO.fifo_full_mask_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_FIFO.RDFULL_SYNCH_n_0\,
      Q => fifo_full_mask,
      R => '0'
    );
\RD_FIFO.rdfifo_full_d1_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rdfifo_full_ip2bus,
      Q => rdfifo_full_d1,
      R => '0'
    );
\Size_counter_i3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Size_counter_i2(0),
      Q => \Size_counter_i3_reg[0]_0\(11),
      R => \^areset_n\(0)
    );
\Size_counter_i3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Size_counter_i2(10),
      Q => \Size_counter_i3_reg[0]_0\(1),
      R => \^areset_n\(0)
    );
\Size_counter_i3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Size_counter_i2(11),
      Q => \Size_counter_i3_reg[0]_0\(0),
      R => \^areset_n\(0)
    );
\Size_counter_i3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Size_counter_i2(1),
      Q => \Size_counter_i3_reg[0]_0\(10),
      R => \^areset_n\(0)
    );
\Size_counter_i3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Size_counter_i2(2),
      Q => \Size_counter_i3_reg[0]_0\(9),
      R => \^areset_n\(0)
    );
\Size_counter_i3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Size_counter_i2(3),
      Q => \Size_counter_i3_reg[0]_0\(8),
      R => \^areset_n\(0)
    );
\Size_counter_i3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Size_counter_i2(4),
      Q => \Size_counter_i3_reg[0]_0\(7),
      R => \^areset_n\(0)
    );
\Size_counter_i3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Size_counter_i2(5),
      Q => \Size_counter_i3_reg[0]_0\(6),
      R => \^areset_n\(0)
    );
\Size_counter_i3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Size_counter_i2(6),
      Q => \Size_counter_i3_reg[0]_0\(5),
      R => \^areset_n\(0)
    );
\Size_counter_i3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Size_counter_i2(7),
      Q => \Size_counter_i3_reg[0]_0\(4),
      R => \^areset_n\(0)
    );
\Size_counter_i3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Size_counter_i2(8),
      Q => \Size_counter_i3_reg[0]_0\(3),
      R => \^areset_n\(0)
    );
\Size_counter_i3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Size_counter_i2(9),
      Q => \Size_counter_i3_reg[0]_0\(2),
      R => \^areset_n\(0)
    );
\WRFIFO.WRDATA_FIFO_I\: entity work.semicap_async_fifo_fg
     port map (
      Bus_RNW_reg => Bus_RNW_reg,
      D(31 downto 0) => D(31 downto 0),
      \FSM_sequential_icap_nstate_cs[1]_i_5\ => \^rnc\(0),
      \FSM_sequential_icap_nstate_cs[1]_i_5_0\ => \^gate_icap_p\,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => \WRFIFO.WRDATA_FIFO_I_n_48\,
      \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]\ => \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]\,
      \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0\ => \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg_reg[2]\,
      Send_done_ns8_in => Send_done_ns8_in,
      abort_onreset => abort_onreset,
      busip_1 => \^busip_1\,
      cap_gnt => cap_gnt,
      cap_rel => cap_rel,
      fifo_clear_del_reg => \^sr\(0),
      fifo_rst => fifo_rst,
      \gen_pf_ic_rc.ram_empty_i_reg\ => \gen_pf_ic_rc.ram_empty_i_reg\,
      \gwdc.wr_data_count_i_reg[10]\ => \gwdc.wr_data_count_i_reg[10]\,
      icap_rel_d2 => icap_rel_d2,
      \icap_req_d11__0\ => \icap_statemachine_I1/icap_req_d11__0\,
      p_8_in => p_8_in,
      prmry_in => \^empty\,
      rd_en => rd_en,
      rst => fifo_clear,
      s_axi_aclk => s_axi_aclk,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      scndry_out => \^rnc\(1),
      wr_data_count(10 downto 0) => wr_data_count(10 downto 0),
      wr_en => wr_en
    );
\WRFIFO.WREMPTY_SYNCH\: entity work.\semicap_cdc_sync__parameterized1_21\
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg_reg[2]\ => \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg_reg[2]\,
      empty => \^empty\,
      p_1_in2_in => p_1_in2_in,
      s_axi_aclk => s_axi_aclk,
      s_axi_wdata(0) => s_axi_wdata(2)
    );
abort_onreset_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => abort_onreset0,
      Q => abort_onreset,
      S => \^areset_n\(0)
    );
busip_1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_11_in,
      Q => \^busip_1\,
      R => '0'
    );
cap_req_INST_0_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => cap_rel,
      I1 => cap_gnt,
      I2 => \^gate_icap_p\,
      O => \icap_statemachine_I1/icap_req_d11__0\
    );
\cr_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_wrce(0),
      D => s_axi_wdata(4),
      Q => \^cr_i_reg[0]_0\(4),
      R => ICAP2PLB_SYNCH2_n_1
    );
\cr_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_wrce(0),
      D => s_axi_wdata(3),
      Q => \^cr_i_reg[0]_0\(3),
      R => ICAP2PLB_SYNCH2_n_1
    );
\cr_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_wrce(0),
      D => s_axi_wdata(2),
      Q => \^cr_i_reg[0]_0\(2),
      R => ICAP2PLB_SYNCH2_n_1
    );
\cr_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_wrce(0),
      D => s_axi_wdata(1),
      Q => \^cr_i_reg[0]_0\(1),
      R => ICAP2PLB_SYNCH2_n_1
    );
\cr_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_wrce(0),
      D => s_axi_wdata(0),
      Q => \^cr_i_reg[0]_0\(0),
      R => ICAP2PLB_SYNCH2_n_1
    );
fifo_clear_del_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => fifo_clear,
      Q => fifo_clear_del,
      R => \^areset_n\(0)
    );
fifo_clear_for_iclk_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => fifo_clear_iclk,
      Q => fifo_clear_for_iclk,
      R => '0'
    );
fifo_clear_to_iclk2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => fifo_clear_to_iclk,
      Q => fifo_clear_to_iclk2,
      R => '0'
    );
fifo_clear_to_iclk_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAB5554"
    )
        port map (
      I0 => fifo_clear_del,
      I1 => \^sr\(0),
      I2 => abort_onreset,
      I3 => fifo_rst,
      I4 => fifo_clear_to_iclk,
      O => fifo_clear_to_iclk_i_1_n_0
    );
fifo_clear_to_iclk_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => fifo_clear_to_iclk_i_1_n_0,
      Q => fifo_clear_to_iclk,
      R => \^areset_n\(0)
    );
fifo_rst_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^cr_i_reg[0]_0\(2),
      Q => fifo_rst,
      S => \^areset_n\(0)
    );
gate_signal_p_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_FIFO.RDDATA_FIFO_I_n_42\,
      Q => \^gate_icap_p\,
      R => scndry_out
    );
ip2bus_rdack_i_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => p_8_out,
      I1 => intr2bus_rdack,
      I2 => s_axi_aresetn,
      O => IP2Bus_RdAck_reg_0
    );
ipbus_1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_10_in,
      Q => ipbus_1,
      R => '0'
    );
ipbus_2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => ipbus_1,
      Q => ipbus_2,
      R => '0'
    );
ipbus_ack_fifo_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ipbus_1,
      I1 => ipbus_2,
      O => \^ipbus_ack\
    );
ipbus_ack_fifo_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^ipbus_ack\,
      Q => ipbus_ack_fifo,
      R => '0'
    );
\sr_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \sr_i_reg[0]_0\(31),
      Q => sr_i(0),
      R => scndry_out
    );
\sr_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \sr_i_reg[0]_0\(21),
      Q => sr_i(10),
      R => scndry_out
    );
\sr_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \sr_i_reg[0]_0\(20),
      Q => sr_i(11),
      R => scndry_out
    );
\sr_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \sr_i_reg[0]_0\(19),
      Q => sr_i(12),
      R => scndry_out
    );
\sr_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \sr_i_reg[0]_0\(18),
      Q => sr_i(13),
      R => scndry_out
    );
\sr_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \sr_i_reg[0]_0\(17),
      Q => sr_i(14),
      R => scndry_out
    );
\sr_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \sr_i_reg[0]_0\(16),
      Q => sr_i(15),
      R => scndry_out
    );
\sr_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \sr_i_reg[0]_0\(15),
      Q => sr_i(16),
      R => scndry_out
    );
\sr_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \sr_i_reg[0]_0\(14),
      Q => sr_i(17),
      R => scndry_out
    );
\sr_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \sr_i_reg[0]_0\(13),
      Q => sr_i(18),
      R => scndry_out
    );
\sr_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \sr_i_reg[0]_0\(12),
      Q => sr_i(19),
      R => scndry_out
    );
\sr_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \sr_i_reg[0]_0\(30),
      Q => sr_i(1),
      R => scndry_out
    );
\sr_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \sr_i_reg[0]_0\(11),
      Q => sr_i(20),
      R => scndry_out
    );
\sr_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \sr_i_reg[0]_0\(10),
      Q => sr_i(21),
      R => scndry_out
    );
\sr_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \sr_i_reg[0]_0\(9),
      Q => sr_i(22),
      R => scndry_out
    );
\sr_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \sr_i_reg[0]_0\(8),
      Q => sr_i(23),
      R => scndry_out
    );
\sr_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \sr_i_reg[0]_0\(7),
      Q => sr_i(24),
      R => scndry_out
    );
\sr_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \sr_i_reg[0]_0\(6),
      Q => sr_i(25),
      R => scndry_out
    );
\sr_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \sr_i_reg[0]_0\(5),
      Q => sr_i(26),
      R => scndry_out
    );
\sr_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \sr_i_reg[0]_0\(4),
      Q => sr_i(27),
      R => scndry_out
    );
\sr_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \sr_i_reg[0]_0\(3),
      Q => sr_i(28),
      R => scndry_out
    );
\sr_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \sr_i_reg[0]_0\(2),
      Q => sr_i(29),
      R => scndry_out
    );
\sr_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \sr_i_reg[0]_0\(29),
      Q => sr_i(2),
      R => scndry_out
    );
\sr_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \sr_i_reg[0]_0\(1),
      Q => sr_i(30),
      R => scndry_out
    );
\sr_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \sr_i_reg[0]_0\(0),
      Q => sr_i(31),
      R => scndry_out
    );
\sr_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \sr_i_reg[0]_0\(28),
      Q => sr_i(3),
      R => scndry_out
    );
\sr_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \sr_i_reg[0]_0\(27),
      Q => sr_i(4),
      R => scndry_out
    );
\sr_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \sr_i_reg[0]_0\(26),
      Q => sr_i(5),
      R => scndry_out
    );
\sr_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \sr_i_reg[0]_0\(25),
      Q => sr_i(6),
      R => scndry_out
    );
\sr_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \sr_i_reg[0]_0\(24),
      Q => sr_i(7),
      R => scndry_out
    );
\sr_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \sr_i_reg[0]_0\(23),
      Q => sr_i(8),
      R => scndry_out
    );
\sr_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \sr_i_reg[0]_0\(22),
      Q => sr_i(9),
      R => scndry_out
    );
sw_reset_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^cr_i_reg[0]_0\(3),
      Q => \^sr\(0),
      S => \^areset_n\(0)
    );
\sz_i[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^sr\(0),
      I1 => s_axi_aresetn,
      O => \sz_i[0]_i_1_n_0\
    );
\sz_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bus2ip_wrce(1),
      D => s_axi_wdata(11),
      Q => sz_i(0),
      R => \sz_i[0]_i_1_n_0\
    );
\sz_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bus2ip_wrce(1),
      D => s_axi_wdata(1),
      Q => sz_i(10),
      R => \sz_i[0]_i_1_n_0\
    );
\sz_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bus2ip_wrce(1),
      D => s_axi_wdata(0),
      Q => sz_i(11),
      R => \sz_i[0]_i_1_n_0\
    );
\sz_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bus2ip_wrce(1),
      D => s_axi_wdata(10),
      Q => sz_i(1),
      R => \sz_i[0]_i_1_n_0\
    );
\sz_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bus2ip_wrce(1),
      D => s_axi_wdata(9),
      Q => sz_i(2),
      R => \sz_i[0]_i_1_n_0\
    );
\sz_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bus2ip_wrce(1),
      D => s_axi_wdata(8),
      Q => sz_i(3),
      R => \sz_i[0]_i_1_n_0\
    );
\sz_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bus2ip_wrce(1),
      D => s_axi_wdata(7),
      Q => sz_i(4),
      R => \sz_i[0]_i_1_n_0\
    );
\sz_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bus2ip_wrce(1),
      D => s_axi_wdata(6),
      Q => sz_i(5),
      R => \sz_i[0]_i_1_n_0\
    );
\sz_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bus2ip_wrce(1),
      D => s_axi_wdata(5),
      Q => sz_i(6),
      R => \sz_i[0]_i_1_n_0\
    );
\sz_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bus2ip_wrce(1),
      D => s_axi_wdata(4),
      Q => sz_i(7),
      R => \sz_i[0]_i_1_n_0\
    );
\sz_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bus2ip_wrce(1),
      D => s_axi_wdata(3),
      Q => sz_i(8),
      R => \sz_i[0]_i_1_n_0\
    );
\sz_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bus2ip_wrce(1),
      D => s_axi_wdata(2),
      Q => sz_i(9),
      R => \sz_i[0]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity semicap_fifo_generator_v13_2_4_synth is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of semicap_fifo_generator_v13_2_4_synth : entity is "fifo_generator_v13_2_4_synth";
end semicap_fifo_generator_v13_2_4_synth;

architecture STRUCTURE of semicap_fifo_generator_v13_2_4_synth is
begin
\gconvfifo.rf\: entity work.semicap_fifo_generator_top
     port map (
      clk => clk,
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rd_rst_busy => rd_rst_busy,
      srst => srst,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity semicap_fifo_generator_v13_2_4_synth_0 is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of semicap_fifo_generator_v13_2_4_synth_0 : entity is "fifo_generator_v13_2_4_synth";
end semicap_fifo_generator_v13_2_4_synth_0;

architecture STRUCTURE of semicap_fifo_generator_v13_2_4_synth_0 is
begin
\gconvfifo.rf\: entity work.semicap_fifo_generator_top_1
     port map (
      clk => clk,
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rd_rst_busy => rd_rst_busy,
      srst => srst,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity semicap_hwicap_shared is
  port (
    wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    wr_en : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \out\ : out STD_LOGIC;
    icap_we_cs_reg : out STD_LOGIC;
    icap_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    intr_rst : out STD_LOGIC;
    bus2ip_reset : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ipbus_ack_fifo : out STD_LOGIC;
    ipbus_ack : out STD_LOGIC;
    busip_1 : out STD_LOGIC;
    p_7_out : out STD_LOGIC;
    cap_req : out STD_LOGIC;
    IP2Bus_RdAck_reg : out STD_LOGIC;
    \gwdc.wr_data_count_i_reg[10]\ : out STD_LOGIC;
    \AXI_HW_wdata[1]\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : out STD_LOGIC;
    \RD_FIFO.fifo_full_mask_reg\ : out STD_LOGIC;
    scndry_vect_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    scndry_out : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1\ : out STD_LOGIC;
    \Size_counter_i3_reg[0]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \IP2Bus_Data_reg[0]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    icap_i : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_10_in : in STD_LOGIC;
    IP2Bus_RdAck0 : in STD_LOGIC;
    p_11_in : in STD_LOGIC;
    IP2Bus_WrAck0 : in STD_LOGIC;
    cap_rel : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    Bus_RNW_reg : in STD_LOGIC;
    p_7_in : in STD_LOGIC;
    p_8_in : in STD_LOGIC;
    intr2bus_rdack : in STD_LOGIC;
    \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]\ : in STD_LOGIC;
    \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg_reg[2]\ : in STD_LOGIC;
    p_1_in5_in : in STD_LOGIC;
    p_1_in2_in : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    cap_gnt : in STD_LOGIC;
    icap_avail : in STD_LOGIC;
    bus2ip_wrce : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of semicap_hwicap_shared : entity is "hwicap_shared";
end semicap_hwicap_shared;

architecture STRUCTURE of semicap_hwicap_shared is
  signal GEN_BUS2ICAP_RESET_n_0 : STD_LOGIC;
  signal ICAP_Reset : STD_LOGIC;
  signal IPIC_IF_I_n_103 : STD_LOGIC;
  signal IPIC_IF_I_n_105 : STD_LOGIC;
  signal IPIC_IF_I_n_106 : STD_LOGIC;
  signal IPIC_IF_I_n_109 : STD_LOGIC;
  signal IPIC_IF_I_n_110 : STD_LOGIC;
  signal IPIC_IF_I_n_111 : STD_LOGIC;
  signal IPIC_IF_I_n_112 : STD_LOGIC;
  signal Send_done_ns8_in : STD_LOGIC;
  signal abort : STD_LOGIC;
  signal abort_cs2 : STD_LOGIC;
  signal abort_del1 : STD_LOGIC;
  signal abort_del2 : STD_LOGIC;
  signal abort_del3 : STD_LOGIC;
  signal abort_detect_reg_n_0 : STD_LOGIC;
  signal \^bus2ip_reset\ : STD_LOGIC;
  signal ce_del1 : STD_LOGIC;
  signal ce_del2 : STD_LOGIC;
  signal ce_del3 : STD_LOGIC;
  signal count_reset_cs : STD_LOGIC;
  signal gate_icap_p : STD_LOGIC;
  signal hang_status : STD_LOGIC;
  signal icap_ce_cs : STD_LOGIC;
  signal icap_nstate_cs : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \icap_nstate_ns129_out__1\ : STD_LOGIC;
  signal icap_rel_d2 : STD_LOGIC;
  signal icap_req_d : STD_LOGIC;
  signal icap_statemachine_I1_n_60 : STD_LOGIC;
  signal icap_statemachine_I1_n_61 : STD_LOGIC;
  signal icap_statemachine_I1_n_62 : STD_LOGIC;
  signal icap_status_i : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^out\ : STD_LOGIC;
  signal rdfifo_datain : STD_LOGIC_VECTOR ( 0 to 31 );
  signal rdfifo_wren : STD_LOGIC;
  signal rdwr_int1 : STD_LOGIC;
  signal read_en_qual : STD_LOGIC;
  signal reset_cr : STD_LOGIC;
  signal rnc : STD_LOGIC_VECTOR ( 0 to 1 );
  signal same_cycle : STD_LOGIC;
  signal send_done : STD_LOGIC;
  signal size : STD_LOGIC_VECTOR ( 0 to 11 );
  signal size_counter : STD_LOGIC_VECTOR ( 0 to 11 );
  signal wrfifo_dataout : STD_LOGIC_VECTOR ( 0 to 31 );
  signal writefifo_empty : STD_LOGIC;
begin
  bus2ip_reset <= \^bus2ip_reset\;
  \out\ <= \^out\;
GEN_BUS2ICAP_RESET: entity work.\semicap_cdc_sync__parameterized1\
     port map (
      SR(0) => GEN_BUS2ICAP_RESET_n_0,
      count_reset_cs => count_reset_cs,
      prmry_in => \^bus2ip_reset\,
      s_axi_aclk => s_axi_aclk,
      scndry_out => ICAP_Reset
    );
IPIC_IF_I: entity work.semicap_ipic_if
     port map (
      \AXI_HW_wdata[1]\ => \AXI_HW_wdata[1]\,
      Bus_RNW_reg => Bus_RNW_reg,
      D(31) => wrfifo_dataout(0),
      D(30) => wrfifo_dataout(1),
      D(29) => wrfifo_dataout(2),
      D(28) => wrfifo_dataout(3),
      D(27) => wrfifo_dataout(4),
      D(26) => wrfifo_dataout(5),
      D(25) => wrfifo_dataout(6),
      D(24) => wrfifo_dataout(7),
      D(23) => wrfifo_dataout(8),
      D(22) => wrfifo_dataout(9),
      D(21) => wrfifo_dataout(10),
      D(20) => wrfifo_dataout(11),
      D(19) => wrfifo_dataout(12),
      D(18) => wrfifo_dataout(13),
      D(17) => wrfifo_dataout(14),
      D(16) => wrfifo_dataout(15),
      D(15) => wrfifo_dataout(16),
      D(14) => wrfifo_dataout(17),
      D(13) => wrfifo_dataout(18),
      D(12) => wrfifo_dataout(19),
      D(11) => wrfifo_dataout(20),
      D(10) => wrfifo_dataout(21),
      D(9) => wrfifo_dataout(22),
      D(8) => wrfifo_dataout(23),
      D(7) => wrfifo_dataout(24),
      D(6) => wrfifo_dataout(25),
      D(5) => wrfifo_dataout(26),
      D(4) => wrfifo_dataout(27),
      D(3) => wrfifo_dataout(28),
      D(2) => wrfifo_dataout(29),
      D(1) => wrfifo_dataout(30),
      D(0) => wrfifo_dataout(31),
      E(0) => abort_cs2,
      \FSM_sequential_icap_nstate_cs[2]_i_4\(3 downto 0) => icap_nstate_cs(3 downto 0),
      \FSM_sequential_icap_nstate_cs_reg[1]\ => IPIC_IF_I_n_110,
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\(31 downto 0) => scndry_vect_out(31 downto 0),
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\(11) => size_counter(0),
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\(10) => size_counter(1),
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\(9) => size_counter(2),
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\(8) => size_counter(3),
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\(7) => size_counter(4),
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\(6) => size_counter(5),
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\(5) => size_counter(6),
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\(4) => size_counter(7),
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\(3) => size_counter(8),
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\(2) => size_counter(9),
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\(1) => size_counter(10),
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\(0) => size_counter(11),
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ => reset_cr,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0\ => hang_status,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => IPIC_IF_I_n_103,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1\ => abort,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2\ => IPIC_IF_I_n_105,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3\ => IPIC_IF_I_n_106,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_4\ => IPIC_IF_I_n_111,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_5\ => scndry_out,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_6\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_7\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1\,
      \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]\ => \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]\,
      \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg_reg[2]\ => \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg_reg[2]\,
      \IP2Bus_Data_reg[0]_0\(31 downto 0) => \IP2Bus_Data_reg[0]\(31 downto 0),
      \IP2Bus_Data_reg[0]_1\(31 downto 0) => D(31 downto 0),
      IP2Bus_RdAck0 => IP2Bus_RdAck0,
      IP2Bus_RdAck_reg_0 => IP2Bus_RdAck_reg,
      IP2Bus_WrAck0 => IP2Bus_WrAck0,
      Q(31) => rdfifo_datain(7),
      Q(30) => rdfifo_datain(6),
      Q(29) => rdfifo_datain(5),
      Q(28) => rdfifo_datain(4),
      Q(27) => rdfifo_datain(3),
      Q(26) => rdfifo_datain(2),
      Q(25) => rdfifo_datain(1),
      Q(24) => rdfifo_datain(0),
      Q(23) => rdfifo_datain(15),
      Q(22) => rdfifo_datain(14),
      Q(21) => rdfifo_datain(13),
      Q(20) => rdfifo_datain(12),
      Q(19) => rdfifo_datain(11),
      Q(18) => rdfifo_datain(10),
      Q(17) => rdfifo_datain(9),
      Q(16) => rdfifo_datain(8),
      Q(15) => rdfifo_datain(23),
      Q(14) => rdfifo_datain(22),
      Q(13) => rdfifo_datain(21),
      Q(12) => rdfifo_datain(20),
      Q(11) => rdfifo_datain(19),
      Q(10) => rdfifo_datain(18),
      Q(9) => rdfifo_datain(17),
      Q(8) => rdfifo_datain(16),
      Q(7) => rdfifo_datain(31),
      Q(6) => rdfifo_datain(30),
      Q(5) => rdfifo_datain(29),
      Q(4) => rdfifo_datain(28),
      Q(3) => rdfifo_datain(27),
      Q(2) => rdfifo_datain(26),
      Q(1) => rdfifo_datain(25),
      Q(0) => rdfifo_datain(24),
      \RD_FIFO.fifo_full_mask_reg_0\ => \RD_FIFO.fifo_full_mask_reg\,
      SR(0) => intr_rst,
      Send_done_ns8_in => Send_done_ns8_in,
      \Size_counter_i3_reg[0]_0\(11 downto 0) => \Size_counter_i3_reg[0]\(11 downto 0),
      areset_n(0) => \^bus2ip_reset\,
      bus2ip_wrce(1 downto 0) => bus2ip_wrce(1 downto 0),
      busip_1 => busip_1,
      cap_gnt => cap_gnt,
      cap_rel => cap_rel,
      \cr_i_reg[0]_0\(4 downto 0) => Q(4 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => writefifo_empty,
      gate_icap_p => gate_icap_p,
      \gen_pf_ic_rc.ram_empty_i_reg\ => IPIC_IF_I_n_109,
      \gwdc.wr_data_count_i_reg[10]\ => \gwdc.wr_data_count_i_reg[10]\,
      icap_avail => icap_avail,
      icap_ce_cs => icap_ce_cs,
      \icap_nstate_ns129_out__1\ => \icap_nstate_ns129_out__1\,
      icap_rel_d2 => icap_rel_d2,
      icap_req_d => icap_req_d,
      icap_req_d_reg => IPIC_IF_I_n_112,
      intr2bus_rdack => intr2bus_rdack,
      ipbus_ack => ipbus_ack,
      ipbus_ack_fifo => ipbus_ack_fifo,
      p_10_in => p_10_in,
      p_11_in => p_11_in,
      p_1_in => p_1_in,
      p_1_in2_in => p_1_in2_in,
      p_1_in5_in => p_1_in5_in,
      p_7_in => p_7_in,
      p_7_out => p_7_out,
      p_8_in => p_8_in,
      prmry_in => send_done,
      rd_data_count(8 downto 0) => rd_data_count(8 downto 0),
      rd_en => read_en_qual,
      rdfifo_wren => rdfifo_wren,
      rnc(0 to 1) => rnc(0 to 1),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      scndry_out => ICAP_Reset,
      scndry_vect_out(11) => size(0),
      scndry_vect_out(10) => size(1),
      scndry_vect_out(9) => size(2),
      scndry_vect_out(8) => size(3),
      scndry_vect_out(7) => size(4),
      scndry_vect_out(6) => size(5),
      scndry_vect_out(5) => size(6),
      scndry_vect_out(4) => size(7),
      scndry_vect_out(3) => size(8),
      scndry_vect_out(2) => size(9),
      scndry_vect_out(1) => size(10),
      scndry_vect_out(0) => size(11),
      \sr_i_reg[0]_0\(31) => icap_status_i(0),
      \sr_i_reg[0]_0\(30) => icap_status_i(1),
      \sr_i_reg[0]_0\(29) => icap_status_i(2),
      \sr_i_reg[0]_0\(28) => icap_status_i(3),
      \sr_i_reg[0]_0\(27) => icap_status_i(4),
      \sr_i_reg[0]_0\(26) => icap_status_i(5),
      \sr_i_reg[0]_0\(25) => icap_status_i(6),
      \sr_i_reg[0]_0\(24) => icap_status_i(7),
      \sr_i_reg[0]_0\(23) => icap_status_i(8),
      \sr_i_reg[0]_0\(22) => icap_status_i(9),
      \sr_i_reg[0]_0\(21) => icap_status_i(10),
      \sr_i_reg[0]_0\(20) => icap_status_i(11),
      \sr_i_reg[0]_0\(19) => icap_status_i(12),
      \sr_i_reg[0]_0\(18) => icap_status_i(13),
      \sr_i_reg[0]_0\(17) => icap_status_i(14),
      \sr_i_reg[0]_0\(16) => icap_status_i(15),
      \sr_i_reg[0]_0\(15) => icap_status_i(16),
      \sr_i_reg[0]_0\(14) => icap_status_i(17),
      \sr_i_reg[0]_0\(13) => icap_status_i(18),
      \sr_i_reg[0]_0\(12) => icap_status_i(19),
      \sr_i_reg[0]_0\(11) => icap_status_i(20),
      \sr_i_reg[0]_0\(10) => icap_status_i(21),
      \sr_i_reg[0]_0\(9) => icap_status_i(22),
      \sr_i_reg[0]_0\(8) => icap_status_i(23),
      \sr_i_reg[0]_0\(7) => icap_status_i(24),
      \sr_i_reg[0]_0\(6) => icap_status_i(25),
      \sr_i_reg[0]_0\(5) => icap_status_i(26),
      \sr_i_reg[0]_0\(4) => icap_status_i(27),
      \sr_i_reg[0]_0\(3) => icap_status_i(28),
      \sr_i_reg[0]_0\(2) => icap_status_i(29),
      \sr_i_reg[0]_0\(1) => icap_status_i(30),
      \sr_i_reg[0]_0\(0) => icap_status_i(31),
      wr_data_count(10 downto 0) => wr_data_count(10 downto 0),
      wr_en => wr_en
    );
abort_del1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => abort_detect_reg_n_0,
      Q => abort_del1,
      R => ICAP_Reset
    );
abort_del2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => abort_del1,
      Q => abort_del2,
      R => ICAP_Reset
    );
abort_del3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => abort_del2,
      Q => abort_del3,
      R => ICAP_Reset
    );
abort_detect_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => icap_statemachine_I1_n_60,
      Q => abort_detect_reg_n_0,
      R => '0'
    );
ce_del1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^out\,
      Q => ce_del1,
      R => ICAP_Reset
    );
ce_del2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => ce_del1,
      Q => ce_del2,
      R => ICAP_Reset
    );
ce_del3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => ce_del2,
      Q => ce_del3,
      R => ICAP_Reset
    );
icap_statemachine_I1: entity work.semicap_icap_statemachine_shared
     port map (
      D(31) => wrfifo_dataout(0),
      D(30) => wrfifo_dataout(1),
      D(29) => wrfifo_dataout(2),
      D(28) => wrfifo_dataout(3),
      D(27) => wrfifo_dataout(4),
      D(26) => wrfifo_dataout(5),
      D(25) => wrfifo_dataout(6),
      D(24) => wrfifo_dataout(7),
      D(23) => wrfifo_dataout(8),
      D(22) => wrfifo_dataout(9),
      D(21) => wrfifo_dataout(10),
      D(20) => wrfifo_dataout(11),
      D(19) => wrfifo_dataout(12),
      D(18) => wrfifo_dataout(13),
      D(17) => wrfifo_dataout(14),
      D(16) => wrfifo_dataout(15),
      D(15) => wrfifo_dataout(16),
      D(14) => wrfifo_dataout(17),
      D(13) => wrfifo_dataout(18),
      D(12) => wrfifo_dataout(19),
      D(11) => wrfifo_dataout(20),
      D(10) => wrfifo_dataout(21),
      D(9) => wrfifo_dataout(22),
      D(8) => wrfifo_dataout(23),
      D(7) => wrfifo_dataout(24),
      D(6) => wrfifo_dataout(25),
      D(5) => wrfifo_dataout(26),
      D(4) => wrfifo_dataout(27),
      D(3) => wrfifo_dataout(28),
      D(2) => wrfifo_dataout(29),
      D(1) => wrfifo_dataout(30),
      D(0) => wrfifo_dataout(31),
      E(0) => abort_cs2,
      \FSM_sequential_icap_nstate_cs_reg[0]_0\ => IPIC_IF_I_n_110,
      \FSM_sequential_icap_nstate_cs_reg[1]_0\ => IPIC_IF_I_n_109,
      \FSM_sequential_icap_nstate_cs_reg[2]_0\ => IPIC_IF_I_n_105,
      \FSM_sequential_icap_nstate_cs_reg[2]_1\ => IPIC_IF_I_n_111,
      Q(3 downto 0) => icap_nstate_cs(3 downto 0),
      SR(0) => GEN_BUS2ICAP_RESET_n_0,
      Send_done_ns8_in => Send_done_ns8_in,
      abort_del1 => abort_del1,
      abort_del2 => abort_del2,
      abort_del3 => abort_del3,
      abort_detect_reg => icap_statemachine_I1_n_60,
      abort_detect_reg_0 => abort_detect_reg_n_0,
      abort_i_cs_reg_0 => abort,
      cap_rel => cap_rel,
      cap_req => cap_req,
      ce_del3 => ce_del3,
      count_reset_cs => count_reset_cs,
      empty => writefifo_empty,
      gate_icap_p => gate_icap_p,
      hang_status_cs_reg_0 => hang_status,
      icap_ce_cs => icap_ce_cs,
      icap_ce_cs_reg_0 => icap_statemachine_I1_n_61,
      \icap_dataout_i_reg[0]_0\(31) => rdfifo_datain(7),
      \icap_dataout_i_reg[0]_0\(30) => rdfifo_datain(6),
      \icap_dataout_i_reg[0]_0\(29) => rdfifo_datain(5),
      \icap_dataout_i_reg[0]_0\(28) => rdfifo_datain(4),
      \icap_dataout_i_reg[0]_0\(27) => rdfifo_datain(3),
      \icap_dataout_i_reg[0]_0\(26) => rdfifo_datain(2),
      \icap_dataout_i_reg[0]_0\(25) => rdfifo_datain(1),
      \icap_dataout_i_reg[0]_0\(24) => rdfifo_datain(0),
      \icap_dataout_i_reg[0]_0\(23) => rdfifo_datain(15),
      \icap_dataout_i_reg[0]_0\(22) => rdfifo_datain(14),
      \icap_dataout_i_reg[0]_0\(21) => rdfifo_datain(13),
      \icap_dataout_i_reg[0]_0\(20) => rdfifo_datain(12),
      \icap_dataout_i_reg[0]_0\(19) => rdfifo_datain(11),
      \icap_dataout_i_reg[0]_0\(18) => rdfifo_datain(10),
      \icap_dataout_i_reg[0]_0\(17) => rdfifo_datain(9),
      \icap_dataout_i_reg[0]_0\(16) => rdfifo_datain(8),
      \icap_dataout_i_reg[0]_0\(15) => rdfifo_datain(23),
      \icap_dataout_i_reg[0]_0\(14) => rdfifo_datain(22),
      \icap_dataout_i_reg[0]_0\(13) => rdfifo_datain(21),
      \icap_dataout_i_reg[0]_0\(12) => rdfifo_datain(20),
      \icap_dataout_i_reg[0]_0\(11) => rdfifo_datain(19),
      \icap_dataout_i_reg[0]_0\(10) => rdfifo_datain(18),
      \icap_dataout_i_reg[0]_0\(9) => rdfifo_datain(17),
      \icap_dataout_i_reg[0]_0\(8) => rdfifo_datain(16),
      \icap_dataout_i_reg[0]_0\(7) => rdfifo_datain(31),
      \icap_dataout_i_reg[0]_0\(6) => rdfifo_datain(30),
      \icap_dataout_i_reg[0]_0\(5) => rdfifo_datain(29),
      \icap_dataout_i_reg[0]_0\(4) => rdfifo_datain(28),
      \icap_dataout_i_reg[0]_0\(3) => rdfifo_datain(27),
      \icap_dataout_i_reg[0]_0\(2) => rdfifo_datain(26),
      \icap_dataout_i_reg[0]_0\(1) => rdfifo_datain(25),
      \icap_dataout_i_reg[0]_0\(0) => rdfifo_datain(24),
      icap_i(31 downto 0) => icap_i(31 downto 0),
      \icap_nstate_ns129_out__1\ => \icap_nstate_ns129_out__1\,
      icap_o(31 downto 0) => icap_o(31 downto 0),
      icap_rel_d2 => icap_rel_d2,
      icap_req_d => icap_req_d,
      icap_req_d_reg_0 => IPIC_IF_I_n_112,
      \icap_status_i_reg[0]_0\(31) => icap_status_i(0),
      \icap_status_i_reg[0]_0\(30) => icap_status_i(1),
      \icap_status_i_reg[0]_0\(29) => icap_status_i(2),
      \icap_status_i_reg[0]_0\(28) => icap_status_i(3),
      \icap_status_i_reg[0]_0\(27) => icap_status_i(4),
      \icap_status_i_reg[0]_0\(26) => icap_status_i(5),
      \icap_status_i_reg[0]_0\(25) => icap_status_i(6),
      \icap_status_i_reg[0]_0\(24) => icap_status_i(7),
      \icap_status_i_reg[0]_0\(23) => icap_status_i(8),
      \icap_status_i_reg[0]_0\(22) => icap_status_i(9),
      \icap_status_i_reg[0]_0\(21) => icap_status_i(10),
      \icap_status_i_reg[0]_0\(20) => icap_status_i(11),
      \icap_status_i_reg[0]_0\(19) => icap_status_i(12),
      \icap_status_i_reg[0]_0\(18) => icap_status_i(13),
      \icap_status_i_reg[0]_0\(17) => icap_status_i(14),
      \icap_status_i_reg[0]_0\(16) => icap_status_i(15),
      \icap_status_i_reg[0]_0\(15) => icap_status_i(16),
      \icap_status_i_reg[0]_0\(14) => icap_status_i(17),
      \icap_status_i_reg[0]_0\(13) => icap_status_i(18),
      \icap_status_i_reg[0]_0\(12) => icap_status_i(19),
      \icap_status_i_reg[0]_0\(11) => icap_status_i(20),
      \icap_status_i_reg[0]_0\(10) => icap_status_i(21),
      \icap_status_i_reg[0]_0\(9) => icap_status_i(22),
      \icap_status_i_reg[0]_0\(8) => icap_status_i(23),
      \icap_status_i_reg[0]_0\(7) => icap_status_i(24),
      \icap_status_i_reg[0]_0\(6) => icap_status_i(25),
      \icap_status_i_reg[0]_0\(5) => icap_status_i(26),
      \icap_status_i_reg[0]_0\(4) => icap_status_i(27),
      \icap_status_i_reg[0]_0\(3) => icap_status_i(28),
      \icap_status_i_reg[0]_0\(2) => icap_status_i(29),
      \icap_status_i_reg[0]_0\(1) => icap_status_i(30),
      \icap_status_i_reg[0]_0\(0) => icap_status_i(31),
      icap_we_cs_reg_0 => icap_we_cs_reg,
      icap_we_cs_reg_1 => icap_statemachine_I1_n_62,
      \out\ => \^out\,
      prmry_in => send_done,
      rd_en => read_en_qual,
      rdfifo_wren => rdfifo_wren,
      rdwr_int1 => rdwr_int1,
      reset_cr_cs_reg_0 => reset_cr,
      rnc(0 to 1) => rnc(0 to 1),
      s_axi_aclk => s_axi_aclk,
      same_cycle => same_cycle,
      scndry_out => ICAP_Reset,
      scndry_vect_out(11) => size(0),
      scndry_vect_out(10) => size(1),
      scndry_vect_out(9) => size(2),
      scndry_vect_out(8) => size(3),
      scndry_vect_out(7) => size(4),
      scndry_vect_out(6) => size(5),
      scndry_vect_out(5) => size(6),
      scndry_vect_out(4) => size(7),
      scndry_vect_out(3) => size(8),
      scndry_vect_out(2) => size(9),
      scndry_vect_out(1) => size(10),
      scndry_vect_out(0) => size(11),
      \size_cs_reg[0]_0\(11) => size_counter(0),
      \size_cs_reg[0]_0\(10) => size_counter(1),
      \size_cs_reg[0]_0\(9) => size_counter(2),
      \size_cs_reg[0]_0\(8) => size_counter(3),
      \size_cs_reg[0]_0\(7) => size_counter(4),
      \size_cs_reg[0]_0\(6) => size_counter(5),
      \size_cs_reg[0]_0\(5) => size_counter(6),
      \size_cs_reg[0]_0\(4) => size_counter(7),
      \size_cs_reg[0]_0\(3) => size_counter(8),
      \size_cs_reg[0]_0\(2) => size_counter(9),
      \size_cs_reg[0]_0\(1) => size_counter(10),
      \size_cs_reg[0]_0\(0) => size_counter(11),
      \size_cs_reg[11]_0\ => IPIC_IF_I_n_106,
      \xpm_fifo_instance.xpm_fifo_async_inst_i_3__0_0\ => IPIC_IF_I_n_103
    );
rdwr_int1_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => icap_statemachine_I1_n_62,
      Q => rdwr_int1,
      S => ICAP_Reset
    );
same_cycle_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => icap_statemachine_I1_n_61,
      Q => same_cycle,
      R => ICAP_Reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity semicap_fifo_generator_v13_2_4 is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 9 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of semicap_fifo_generator_v13_2_4 : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of semicap_fifo_generator_v13_2_4 : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of semicap_fifo_generator_v13_2_4 : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of semicap_fifo_generator_v13_2_4 : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of semicap_fifo_generator_v13_2_4 : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of semicap_fifo_generator_v13_2_4 : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of semicap_fifo_generator_v13_2_4 : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of semicap_fifo_generator_v13_2_4 : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of semicap_fifo_generator_v13_2_4 : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of semicap_fifo_generator_v13_2_4 : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of semicap_fifo_generator_v13_2_4 : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of semicap_fifo_generator_v13_2_4 : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of semicap_fifo_generator_v13_2_4 : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of semicap_fifo_generator_v13_2_4 : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of semicap_fifo_generator_v13_2_4 : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of semicap_fifo_generator_v13_2_4 : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of semicap_fifo_generator_v13_2_4 : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of semicap_fifo_generator_v13_2_4 : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of semicap_fifo_generator_v13_2_4 : entity is 10;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of semicap_fifo_generator_v13_2_4 : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of semicap_fifo_generator_v13_2_4 : entity is 8;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of semicap_fifo_generator_v13_2_4 : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of semicap_fifo_generator_v13_2_4 : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of semicap_fifo_generator_v13_2_4 : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of semicap_fifo_generator_v13_2_4 : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of semicap_fifo_generator_v13_2_4 : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of semicap_fifo_generator_v13_2_4 : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of semicap_fifo_generator_v13_2_4 : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of semicap_fifo_generator_v13_2_4 : entity is 8;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of semicap_fifo_generator_v13_2_4 : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of semicap_fifo_generator_v13_2_4 : entity is "kintexu";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of semicap_fifo_generator_v13_2_4 : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of semicap_fifo_generator_v13_2_4 : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of semicap_fifo_generator_v13_2_4 : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of semicap_fifo_generator_v13_2_4 : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of semicap_fifo_generator_v13_2_4 : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of semicap_fifo_generator_v13_2_4 : entity is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of semicap_fifo_generator_v13_2_4 : entity is 6;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of semicap_fifo_generator_v13_2_4 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of semicap_fifo_generator_v13_2_4 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of semicap_fifo_generator_v13_2_4 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of semicap_fifo_generator_v13_2_4 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of semicap_fifo_generator_v13_2_4 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of semicap_fifo_generator_v13_2_4 : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of semicap_fifo_generator_v13_2_4 : entity is 4;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of semicap_fifo_generator_v13_2_4 : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of semicap_fifo_generator_v13_2_4 : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of semicap_fifo_generator_v13_2_4 : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of semicap_fifo_generator_v13_2_4 : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of semicap_fifo_generator_v13_2_4 : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of semicap_fifo_generator_v13_2_4 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of semicap_fifo_generator_v13_2_4 : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of semicap_fifo_generator_v13_2_4 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of semicap_fifo_generator_v13_2_4 : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of semicap_fifo_generator_v13_2_4 : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of semicap_fifo_generator_v13_2_4 : entity is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of semicap_fifo_generator_v13_2_4 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of semicap_fifo_generator_v13_2_4 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of semicap_fifo_generator_v13_2_4 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of semicap_fifo_generator_v13_2_4 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of semicap_fifo_generator_v13_2_4 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of semicap_fifo_generator_v13_2_4 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of semicap_fifo_generator_v13_2_4 : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of semicap_fifo_generator_v13_2_4 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of semicap_fifo_generator_v13_2_4 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of semicap_fifo_generator_v13_2_4 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of semicap_fifo_generator_v13_2_4 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of semicap_fifo_generator_v13_2_4 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of semicap_fifo_generator_v13_2_4 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of semicap_fifo_generator_v13_2_4 : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of semicap_fifo_generator_v13_2_4 : entity is 1022;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of semicap_fifo_generator_v13_2_4 : entity is 10;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of semicap_fifo_generator_v13_2_4 : entity is 1024;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of semicap_fifo_generator_v13_2_4 : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of semicap_fifo_generator_v13_2_4 : entity is 10;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of semicap_fifo_generator_v13_2_4 : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of semicap_fifo_generator_v13_2_4 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of semicap_fifo_generator_v13_2_4 : entity is 1;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of semicap_fifo_generator_v13_2_4 : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of semicap_fifo_generator_v13_2_4 : entity is 10;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of semicap_fifo_generator_v13_2_4 : entity is 1024;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of semicap_fifo_generator_v13_2_4 : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of semicap_fifo_generator_v13_2_4 : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of semicap_fifo_generator_v13_2_4 : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of semicap_fifo_generator_v13_2_4 : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of semicap_fifo_generator_v13_2_4 : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of semicap_fifo_generator_v13_2_4 : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of semicap_fifo_generator_v13_2_4 : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of semicap_fifo_generator_v13_2_4 : entity is 10;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of semicap_fifo_generator_v13_2_4 : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of semicap_fifo_generator_v13_2_4 : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of semicap_fifo_generator_v13_2_4 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of semicap_fifo_generator_v13_2_4 : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of semicap_fifo_generator_v13_2_4 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of semicap_fifo_generator_v13_2_4 : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of semicap_fifo_generator_v13_2_4 : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of semicap_fifo_generator_v13_2_4 : entity is "fifo_generator_v13_2_4";
end semicap_fifo_generator_v13_2_4;

architecture STRUCTURE of semicap_fifo_generator_v13_2_4 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(9) <= \<const0>\;
  data_count(8) <= \<const0>\;
  data_count(7) <= \<const0>\;
  data_count(6) <= \<const0>\;
  data_count(5) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(9) <= \<const0>\;
  rd_data_count(8) <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(9) <= \<const0>\;
  wr_data_count(8) <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.semicap_fifo_generator_v13_2_4_synth
     port map (
      clk => clk,
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rd_rst_busy => rd_rst_busy,
      srst => srst,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \semicap_fifo_generator_v13_2_4__1\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 9 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \semicap_fifo_generator_v13_2_4__1\ : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \semicap_fifo_generator_v13_2_4__1\ : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \semicap_fifo_generator_v13_2_4__1\ : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \semicap_fifo_generator_v13_2_4__1\ : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \semicap_fifo_generator_v13_2_4__1\ : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \semicap_fifo_generator_v13_2_4__1\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \semicap_fifo_generator_v13_2_4__1\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \semicap_fifo_generator_v13_2_4__1\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \semicap_fifo_generator_v13_2_4__1\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \semicap_fifo_generator_v13_2_4__1\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \semicap_fifo_generator_v13_2_4__1\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \semicap_fifo_generator_v13_2_4__1\ : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \semicap_fifo_generator_v13_2_4__1\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \semicap_fifo_generator_v13_2_4__1\ : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \semicap_fifo_generator_v13_2_4__1\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \semicap_fifo_generator_v13_2_4__1\ : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \semicap_fifo_generator_v13_2_4__1\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \semicap_fifo_generator_v13_2_4__1\ : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \semicap_fifo_generator_v13_2_4__1\ : entity is 10;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \semicap_fifo_generator_v13_2_4__1\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \semicap_fifo_generator_v13_2_4__1\ : entity is 8;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \semicap_fifo_generator_v13_2_4__1\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \semicap_fifo_generator_v13_2_4__1\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \semicap_fifo_generator_v13_2_4__1\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \semicap_fifo_generator_v13_2_4__1\ : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \semicap_fifo_generator_v13_2_4__1\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \semicap_fifo_generator_v13_2_4__1\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \semicap_fifo_generator_v13_2_4__1\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \semicap_fifo_generator_v13_2_4__1\ : entity is 8;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \semicap_fifo_generator_v13_2_4__1\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \semicap_fifo_generator_v13_2_4__1\ : entity is "kintexu";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \semicap_fifo_generator_v13_2_4__1\ : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \semicap_fifo_generator_v13_2_4__1\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \semicap_fifo_generator_v13_2_4__1\ : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \semicap_fifo_generator_v13_2_4__1\ : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \semicap_fifo_generator_v13_2_4__1\ : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \semicap_fifo_generator_v13_2_4__1\ : entity is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \semicap_fifo_generator_v13_2_4__1\ : entity is 6;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \semicap_fifo_generator_v13_2_4__1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \semicap_fifo_generator_v13_2_4__1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \semicap_fifo_generator_v13_2_4__1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \semicap_fifo_generator_v13_2_4__1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \semicap_fifo_generator_v13_2_4__1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \semicap_fifo_generator_v13_2_4__1\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \semicap_fifo_generator_v13_2_4__1\ : entity is 4;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \semicap_fifo_generator_v13_2_4__1\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \semicap_fifo_generator_v13_2_4__1\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \semicap_fifo_generator_v13_2_4__1\ : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \semicap_fifo_generator_v13_2_4__1\ : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \semicap_fifo_generator_v13_2_4__1\ : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \semicap_fifo_generator_v13_2_4__1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \semicap_fifo_generator_v13_2_4__1\ : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \semicap_fifo_generator_v13_2_4__1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \semicap_fifo_generator_v13_2_4__1\ : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \semicap_fifo_generator_v13_2_4__1\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \semicap_fifo_generator_v13_2_4__1\ : entity is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \semicap_fifo_generator_v13_2_4__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \semicap_fifo_generator_v13_2_4__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \semicap_fifo_generator_v13_2_4__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \semicap_fifo_generator_v13_2_4__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \semicap_fifo_generator_v13_2_4__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \semicap_fifo_generator_v13_2_4__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \semicap_fifo_generator_v13_2_4__1\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \semicap_fifo_generator_v13_2_4__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \semicap_fifo_generator_v13_2_4__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \semicap_fifo_generator_v13_2_4__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \semicap_fifo_generator_v13_2_4__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \semicap_fifo_generator_v13_2_4__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \semicap_fifo_generator_v13_2_4__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \semicap_fifo_generator_v13_2_4__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \semicap_fifo_generator_v13_2_4__1\ : entity is 1022;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \semicap_fifo_generator_v13_2_4__1\ : entity is 10;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \semicap_fifo_generator_v13_2_4__1\ : entity is 1024;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \semicap_fifo_generator_v13_2_4__1\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \semicap_fifo_generator_v13_2_4__1\ : entity is 10;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \semicap_fifo_generator_v13_2_4__1\ : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \semicap_fifo_generator_v13_2_4__1\ : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \semicap_fifo_generator_v13_2_4__1\ : entity is 1;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \semicap_fifo_generator_v13_2_4__1\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \semicap_fifo_generator_v13_2_4__1\ : entity is 10;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \semicap_fifo_generator_v13_2_4__1\ : entity is 1024;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \semicap_fifo_generator_v13_2_4__1\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \semicap_fifo_generator_v13_2_4__1\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \semicap_fifo_generator_v13_2_4__1\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \semicap_fifo_generator_v13_2_4__1\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \semicap_fifo_generator_v13_2_4__1\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \semicap_fifo_generator_v13_2_4__1\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \semicap_fifo_generator_v13_2_4__1\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \semicap_fifo_generator_v13_2_4__1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \semicap_fifo_generator_v13_2_4__1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \semicap_fifo_generator_v13_2_4__1\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \semicap_fifo_generator_v13_2_4__1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \semicap_fifo_generator_v13_2_4__1\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \semicap_fifo_generator_v13_2_4__1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \semicap_fifo_generator_v13_2_4__1\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \semicap_fifo_generator_v13_2_4__1\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \semicap_fifo_generator_v13_2_4__1\ : entity is "fifo_generator_v13_2_4";
end \semicap_fifo_generator_v13_2_4__1\;

architecture STRUCTURE of \semicap_fifo_generator_v13_2_4__1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(9) <= \<const0>\;
  data_count(8) <= \<const0>\;
  data_count(7) <= \<const0>\;
  data_count(6) <= \<const0>\;
  data_count(5) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(9) <= \<const0>\;
  rd_data_count(8) <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(9) <= \<const0>\;
  wr_data_count(8) <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.semicap_fifo_generator_v13_2_4_synth_0
     port map (
      clk => clk,
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rd_rst_busy => rd_rst_busy,
      srst => srst,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity semicap_axi_hwicap is
  port (
    icap_clk : in STD_LOGIC;
    eos_in : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    ip2intc_irpt : out STD_LOGIC;
    cfgclk : out STD_LOGIC;
    cfgmclk : out STD_LOGIC;
    preq : out STD_LOGIC;
    clk : in STD_LOGIC;
    gsr : in STD_LOGIC;
    gts : in STD_LOGIC;
    keyclearb : in STD_LOGIC;
    pack : in STD_LOGIC;
    usrcclko : in STD_LOGIC;
    usrcclkts : in STD_LOGIC;
    usrdoneo : in STD_LOGIC;
    usrdonets : in STD_LOGIC;
    icap_i : in STD_LOGIC_VECTOR ( 31 downto 0 );
    icap_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    icap_csib : out STD_LOGIC;
    icap_rdwrb : out STD_LOGIC;
    cap_req : out STD_LOGIC;
    cap_gnt : in STD_LOGIC;
    cap_rel : in STD_LOGIC;
    icap_avail : in STD_LOGIC
  );
  attribute C_BRAM_SRL_FIFO_TYPE : integer;
  attribute C_BRAM_SRL_FIFO_TYPE of semicap_axi_hwicap : entity is 1;
  attribute C_DEVICE_ID : integer;
  attribute C_DEVICE_ID of semicap_axi_hwicap : entity is 69353619;
  attribute C_ENABLE_ASYNC : integer;
  attribute C_ENABLE_ASYNC of semicap_axi_hwicap : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of semicap_axi_hwicap : entity is "kintexu";
  attribute C_ICAP_EXTERNAL : integer;
  attribute C_ICAP_EXTERNAL of semicap_axi_hwicap : entity is 1;
  attribute C_ICAP_WIDTH_S : string;
  attribute C_ICAP_WIDTH_S of semicap_axi_hwicap : entity is "X32";
  attribute C_INCLUDE_STARTUP : integer;
  attribute C_INCLUDE_STARTUP of semicap_axi_hwicap : entity is 0;
  attribute C_MODE : integer;
  attribute C_MODE of semicap_axi_hwicap : entity is 0;
  attribute C_NOREAD : integer;
  attribute C_NOREAD of semicap_axi_hwicap : entity is 0;
  attribute C_OPERATION : integer;
  attribute C_OPERATION of semicap_axi_hwicap : entity is 1;
  attribute C_READ_FIFO_DEPTH : integer;
  attribute C_READ_FIFO_DEPTH of semicap_axi_hwicap : entity is 256;
  attribute C_SHARED_STARTUP : integer;
  attribute C_SHARED_STARTUP of semicap_axi_hwicap : entity is 0;
  attribute C_SIMULATION : integer;
  attribute C_SIMULATION of semicap_axi_hwicap : entity is 2;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of semicap_axi_hwicap : entity is 9;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of semicap_axi_hwicap : entity is 32;
  attribute C_WRITE_FIFO_DEPTH : integer;
  attribute C_WRITE_FIFO_DEPTH of semicap_axi_hwicap : entity is 1024;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of semicap_axi_hwicap : entity is "axi_hwicap";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of semicap_axi_hwicap : entity is "yes";
end semicap_axi_hwicap;

architecture STRUCTURE of semicap_axi_hwicap is
  signal \<const0>\ : STD_LOGIC;
  signal \ICAP_SHARED.HWICAP_CTRL_I_n_100\ : STD_LOGIC;
  signal \ICAP_SHARED.HWICAP_CTRL_I_n_101\ : STD_LOGIC;
  signal \ICAP_SHARED.HWICAP_CTRL_I_n_102\ : STD_LOGIC;
  signal \ICAP_SHARED.HWICAP_CTRL_I_n_103\ : STD_LOGIC;
  signal \ICAP_SHARED.HWICAP_CTRL_I_n_90\ : STD_LOGIC;
  signal \ICAP_SHARED.HWICAP_CTRL_I_n_91\ : STD_LOGIC;
  signal \ICAP_SHARED.HWICAP_CTRL_I_n_92\ : STD_LOGIC;
  signal \ICAP_SHARED.HWICAP_CTRL_I_n_93\ : STD_LOGIC;
  signal \ICAP_SHARED.HWICAP_CTRL_I_n_99\ : STD_LOGIC;
  signal INTERRUPT_CONTROL_I_n_1 : STD_LOGIC;
  signal INTERRUPT_CONTROL_I_n_10 : STD_LOGIC;
  signal INTERRUPT_CONTROL_I_n_11 : STD_LOGIC;
  signal INTERRUPT_CONTROL_I_n_12 : STD_LOGIC;
  signal INTERRUPT_CONTROL_I_n_13 : STD_LOGIC;
  signal \IPIC_IF_I/IP2Bus_RdAck0\ : STD_LOGIC;
  signal \IPIC_IF_I/IP2Bus_WrAck0\ : STD_LOGIC;
  signal \IPIC_IF_I/Size_counter_i3\ : STD_LOGIC_VECTOR ( 0 to 11 );
  signal \IPIC_IF_I/busip_1\ : STD_LOGIC;
  signal \IPIC_IF_I/dt_fifo_wr_i\ : STD_LOGIC;
  signal \IPIC_IF_I/eos_status_i2\ : STD_LOGIC;
  signal \IPIC_IF_I/hang_status_i2\ : STD_LOGIC;
  signal \IPIC_IF_I/ipbus_ack\ : STD_LOGIC;
  signal \IPIC_IF_I/ipbus_ack_fifo\ : STD_LOGIC;
  signal \IPIC_IF_I/p_0_in9_in\ : STD_LOGIC;
  signal \IPIC_IF_I/p_10_in\ : STD_LOGIC;
  signal \IPIC_IF_I/p_11_in\ : STD_LOGIC;
  signal \IPIC_IF_I/p_5_out\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \IPIC_IF_I/rd_occy_i\ : STD_LOGIC_VECTOR ( 0 to 8 );
  signal \IPIC_IF_I/send_done_icap2bus\ : STD_LOGIC;
  signal \IPIC_IF_I/sr_icap2bus_3\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \IPIC_IF_I/wroccy\ : STD_LOGIC_VECTOR ( 0 to 10 );
  signal \I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg\ : STD_LOGIC;
  signal \I_SLAVE_ATTACHMENT/I_DECODER/p_14_in\ : STD_LOGIC;
  signal \I_SLAVE_ATTACHMENT/I_DECODER/p_16_in\ : STD_LOGIC;
  signal \I_SLAVE_ATTACHMENT/I_DECODER/p_7_in\ : STD_LOGIC;
  signal \I_SLAVE_ATTACHMENT/I_DECODER/p_8_in\ : STD_LOGIC;
  signal XI4_LITE_I_n_10 : STD_LOGIC;
  signal XI4_LITE_I_n_11 : STD_LOGIC;
  signal XI4_LITE_I_n_16 : STD_LOGIC;
  signal XI4_LITE_I_n_21 : STD_LOGIC;
  signal XI4_LITE_I_n_22 : STD_LOGIC;
  signal XI4_LITE_I_n_23 : STD_LOGIC;
  signal XI4_LITE_I_n_24 : STD_LOGIC;
  signal XI4_LITE_I_n_25 : STD_LOGIC;
  signal XI4_LITE_I_n_26 : STD_LOGIC;
  signal XI4_LITE_I_n_27 : STD_LOGIC;
  signal XI4_LITE_I_n_28 : STD_LOGIC;
  signal XI4_LITE_I_n_29 : STD_LOGIC;
  signal XI4_LITE_I_n_30 : STD_LOGIC;
  signal XI4_LITE_I_n_31 : STD_LOGIC;
  signal XI4_LITE_I_n_32 : STD_LOGIC;
  signal XI4_LITE_I_n_33 : STD_LOGIC;
  signal XI4_LITE_I_n_34 : STD_LOGIC;
  signal XI4_LITE_I_n_35 : STD_LOGIC;
  signal XI4_LITE_I_n_36 : STD_LOGIC;
  signal XI4_LITE_I_n_37 : STD_LOGIC;
  signal XI4_LITE_I_n_38 : STD_LOGIC;
  signal XI4_LITE_I_n_39 : STD_LOGIC;
  signal XI4_LITE_I_n_40 : STD_LOGIC;
  signal XI4_LITE_I_n_41 : STD_LOGIC;
  signal XI4_LITE_I_n_42 : STD_LOGIC;
  signal XI4_LITE_I_n_43 : STD_LOGIC;
  signal XI4_LITE_I_n_44 : STD_LOGIC;
  signal XI4_LITE_I_n_45 : STD_LOGIC;
  signal XI4_LITE_I_n_46 : STD_LOGIC;
  signal XI4_LITE_I_n_47 : STD_LOGIC;
  signal XI4_LITE_I_n_48 : STD_LOGIC;
  signal XI4_LITE_I_n_49 : STD_LOGIC;
  signal XI4_LITE_I_n_50 : STD_LOGIC;
  signal XI4_LITE_I_n_51 : STD_LOGIC;
  signal XI4_LITE_I_n_52 : STD_LOGIC;
  signal XI4_LITE_I_n_56 : STD_LOGIC;
  signal XI4_LITE_I_n_57 : STD_LOGIC;
  signal XI4_LITE_I_n_9 : STD_LOGIC;
  signal bus2ip_reset : STD_LOGIC;
  signal bus2ip_wrce : STD_LOGIC_VECTOR ( 13 downto 4 );
  signal interrupt_wrce_strb : STD_LOGIC;
  signal intr2bus_rdack : STD_LOGIC;
  signal intr2bus_rdack0 : STD_LOGIC;
  signal intr2bus_wrack : STD_LOGIC;
  signal intr_rst : STD_LOGIC;
  signal ip2bus_data_i : STD_LOGIC_VECTOR ( 0 to 31 );
  signal ip2bus_rdack_i : STD_LOGIC;
  signal ip2bus_wrack_i : STD_LOGIC;
  signal ipif_glbl_irpt_enable_reg : STD_LOGIC;
  signal irpt_rdack : STD_LOGIC;
  signal irpt_rdack_d1 : STD_LOGIC;
  signal irpt_wrack : STD_LOGIC;
  signal irpt_wrack_d1 : STD_LOGIC;
  signal p_10_out : STD_LOGIC_VECTOR ( 0 to 31 );
  signal p_1_in : STD_LOGIC;
  signal p_1_in2_in : STD_LOGIC;
  signal p_1_in5_in : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal \^s_axi_wready\ : STD_LOGIC;
  attribute keep : string;
  attribute keep of icap_i : signal is "true";
begin
  cfgclk <= \<const0>\;
  cfgmclk <= \<const0>\;
  preq <= \<const0>\;
  s_axi_awready <= \^s_axi_wready\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_wready <= \^s_axi_wready\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\ICAP_SHARED.HWICAP_CTRL_I\: entity work.semicap_hwicap_shared
     port map (
      \AXI_HW_wdata[1]\ => \ICAP_SHARED.HWICAP_CTRL_I_n_101\,
      Bus_RNW_reg => \I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg\,
      D(31) => XI4_LITE_I_n_21,
      D(30) => XI4_LITE_I_n_22,
      D(29) => XI4_LITE_I_n_23,
      D(28) => XI4_LITE_I_n_24,
      D(27) => XI4_LITE_I_n_25,
      D(26) => XI4_LITE_I_n_26,
      D(25) => XI4_LITE_I_n_27,
      D(24) => XI4_LITE_I_n_28,
      D(23) => XI4_LITE_I_n_29,
      D(22) => XI4_LITE_I_n_30,
      D(21) => XI4_LITE_I_n_31,
      D(20) => XI4_LITE_I_n_32,
      D(19) => XI4_LITE_I_n_33,
      D(18) => XI4_LITE_I_n_34,
      D(17) => XI4_LITE_I_n_35,
      D(16) => XI4_LITE_I_n_36,
      D(15) => XI4_LITE_I_n_37,
      D(14) => XI4_LITE_I_n_38,
      D(13) => XI4_LITE_I_n_39,
      D(12) => XI4_LITE_I_n_40,
      D(11) => XI4_LITE_I_n_41,
      D(10) => XI4_LITE_I_n_42,
      D(9) => XI4_LITE_I_n_43,
      D(8) => XI4_LITE_I_n_44,
      D(7) => XI4_LITE_I_n_45,
      D(6) => XI4_LITE_I_n_46,
      D(5) => XI4_LITE_I_n_47,
      D(4) => XI4_LITE_I_n_48,
      D(3) => XI4_LITE_I_n_49,
      D(2) => XI4_LITE_I_n_50,
      D(1) => XI4_LITE_I_n_51,
      D(0) => XI4_LITE_I_n_52,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => \ICAP_SHARED.HWICAP_CTRL_I_n_102\,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => \IPIC_IF_I/hang_status_i2\,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1\ => \IPIC_IF_I/eos_status_i2\,
      \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]\ => INTERRUPT_CONTROL_I_n_1,
      \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg_reg[2]\ => XI4_LITE_I_n_16,
      \IP2Bus_Data_reg[0]\(31) => p_10_out(0),
      \IP2Bus_Data_reg[0]\(30) => p_10_out(1),
      \IP2Bus_Data_reg[0]\(29) => p_10_out(2),
      \IP2Bus_Data_reg[0]\(28) => p_10_out(3),
      \IP2Bus_Data_reg[0]\(27) => p_10_out(4),
      \IP2Bus_Data_reg[0]\(26) => p_10_out(5),
      \IP2Bus_Data_reg[0]\(25) => p_10_out(6),
      \IP2Bus_Data_reg[0]\(24) => p_10_out(7),
      \IP2Bus_Data_reg[0]\(23) => p_10_out(8),
      \IP2Bus_Data_reg[0]\(22) => p_10_out(9),
      \IP2Bus_Data_reg[0]\(21) => p_10_out(10),
      \IP2Bus_Data_reg[0]\(20) => p_10_out(11),
      \IP2Bus_Data_reg[0]\(19) => p_10_out(12),
      \IP2Bus_Data_reg[0]\(18) => p_10_out(13),
      \IP2Bus_Data_reg[0]\(17) => p_10_out(14),
      \IP2Bus_Data_reg[0]\(16) => p_10_out(15),
      \IP2Bus_Data_reg[0]\(15) => p_10_out(16),
      \IP2Bus_Data_reg[0]\(14) => p_10_out(17),
      \IP2Bus_Data_reg[0]\(13) => p_10_out(18),
      \IP2Bus_Data_reg[0]\(12) => p_10_out(19),
      \IP2Bus_Data_reg[0]\(11) => p_10_out(20),
      \IP2Bus_Data_reg[0]\(10) => p_10_out(21),
      \IP2Bus_Data_reg[0]\(9) => p_10_out(22),
      \IP2Bus_Data_reg[0]\(8) => p_10_out(23),
      \IP2Bus_Data_reg[0]\(7) => p_10_out(24),
      \IP2Bus_Data_reg[0]\(6) => p_10_out(25),
      \IP2Bus_Data_reg[0]\(5) => p_10_out(26),
      \IP2Bus_Data_reg[0]\(4) => p_10_out(27),
      \IP2Bus_Data_reg[0]\(3) => p_10_out(28),
      \IP2Bus_Data_reg[0]\(2) => p_10_out(29),
      \IP2Bus_Data_reg[0]\(1) => p_10_out(30),
      \IP2Bus_Data_reg[0]\(0) => p_10_out(31),
      IP2Bus_RdAck0 => \IPIC_IF_I/IP2Bus_RdAck0\,
      IP2Bus_RdAck_reg => \ICAP_SHARED.HWICAP_CTRL_I_n_99\,
      IP2Bus_WrAck0 => \IPIC_IF_I/IP2Bus_WrAck0\,
      Q(4) => \IPIC_IF_I/p_0_in9_in\,
      Q(3) => \ICAP_SHARED.HWICAP_CTRL_I_n_90\,
      Q(2) => \ICAP_SHARED.HWICAP_CTRL_I_n_91\,
      Q(1) => \ICAP_SHARED.HWICAP_CTRL_I_n_92\,
      Q(0) => \ICAP_SHARED.HWICAP_CTRL_I_n_93\,
      \RD_FIFO.fifo_full_mask_reg\ => \ICAP_SHARED.HWICAP_CTRL_I_n_103\,
      \Size_counter_i3_reg[0]\(11) => \IPIC_IF_I/Size_counter_i3\(0),
      \Size_counter_i3_reg[0]\(10) => \IPIC_IF_I/Size_counter_i3\(1),
      \Size_counter_i3_reg[0]\(9) => \IPIC_IF_I/Size_counter_i3\(2),
      \Size_counter_i3_reg[0]\(8) => \IPIC_IF_I/Size_counter_i3\(3),
      \Size_counter_i3_reg[0]\(7) => \IPIC_IF_I/Size_counter_i3\(4),
      \Size_counter_i3_reg[0]\(6) => \IPIC_IF_I/Size_counter_i3\(5),
      \Size_counter_i3_reg[0]\(5) => \IPIC_IF_I/Size_counter_i3\(6),
      \Size_counter_i3_reg[0]\(4) => \IPIC_IF_I/Size_counter_i3\(7),
      \Size_counter_i3_reg[0]\(3) => \IPIC_IF_I/Size_counter_i3\(8),
      \Size_counter_i3_reg[0]\(2) => \IPIC_IF_I/Size_counter_i3\(9),
      \Size_counter_i3_reg[0]\(1) => \IPIC_IF_I/Size_counter_i3\(10),
      \Size_counter_i3_reg[0]\(0) => \IPIC_IF_I/Size_counter_i3\(11),
      bus2ip_reset => bus2ip_reset,
      bus2ip_wrce(1 downto 0) => bus2ip_wrce(5 downto 4),
      busip_1 => \IPIC_IF_I/busip_1\,
      cap_gnt => cap_gnt,
      cap_rel => cap_rel,
      cap_req => cap_req,
      dout(31 downto 0) => \IPIC_IF_I/p_5_out\(31 downto 0),
      \gwdc.wr_data_count_i_reg[10]\ => \ICAP_SHARED.HWICAP_CTRL_I_n_100\,
      icap_avail => icap_avail,
      icap_i(31 downto 0) => icap_i(31 downto 0),
      icap_o(31 downto 0) => icap_o(31 downto 0),
      icap_we_cs_reg => icap_rdwrb,
      intr2bus_rdack => intr2bus_rdack,
      intr_rst => intr_rst,
      ipbus_ack => \IPIC_IF_I/ipbus_ack\,
      ipbus_ack_fifo => \IPIC_IF_I/ipbus_ack_fifo\,
      \out\ => icap_csib,
      p_10_in => \IPIC_IF_I/p_10_in\,
      p_11_in => \IPIC_IF_I/p_11_in\,
      p_1_in => p_1_in,
      p_1_in2_in => p_1_in2_in,
      p_1_in5_in => p_1_in5_in,
      p_7_in => \I_SLAVE_ATTACHMENT/I_DECODER/p_7_in\,
      p_7_out => p_7_out,
      p_8_in => \I_SLAVE_ATTACHMENT/I_DECODER/p_8_in\,
      rd_data_count(8) => \IPIC_IF_I/rd_occy_i\(0),
      rd_data_count(7) => \IPIC_IF_I/rd_occy_i\(1),
      rd_data_count(6) => \IPIC_IF_I/rd_occy_i\(2),
      rd_data_count(5) => \IPIC_IF_I/rd_occy_i\(3),
      rd_data_count(4) => \IPIC_IF_I/rd_occy_i\(4),
      rd_data_count(3) => \IPIC_IF_I/rd_occy_i\(5),
      rd_data_count(2) => \IPIC_IF_I/rd_occy_i\(6),
      rd_data_count(1) => \IPIC_IF_I/rd_occy_i\(7),
      rd_data_count(0) => \IPIC_IF_I/rd_occy_i\(8),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      scndry_out => \IPIC_IF_I/send_done_icap2bus\,
      scndry_vect_out(31) => \IPIC_IF_I/sr_icap2bus_3\(0),
      scndry_vect_out(30) => \IPIC_IF_I/sr_icap2bus_3\(1),
      scndry_vect_out(29) => \IPIC_IF_I/sr_icap2bus_3\(2),
      scndry_vect_out(28) => \IPIC_IF_I/sr_icap2bus_3\(3),
      scndry_vect_out(27) => \IPIC_IF_I/sr_icap2bus_3\(4),
      scndry_vect_out(26) => \IPIC_IF_I/sr_icap2bus_3\(5),
      scndry_vect_out(25) => \IPIC_IF_I/sr_icap2bus_3\(6),
      scndry_vect_out(24) => \IPIC_IF_I/sr_icap2bus_3\(7),
      scndry_vect_out(23) => \IPIC_IF_I/sr_icap2bus_3\(8),
      scndry_vect_out(22) => \IPIC_IF_I/sr_icap2bus_3\(9),
      scndry_vect_out(21) => \IPIC_IF_I/sr_icap2bus_3\(10),
      scndry_vect_out(20) => \IPIC_IF_I/sr_icap2bus_3\(11),
      scndry_vect_out(19) => \IPIC_IF_I/sr_icap2bus_3\(12),
      scndry_vect_out(18) => \IPIC_IF_I/sr_icap2bus_3\(13),
      scndry_vect_out(17) => \IPIC_IF_I/sr_icap2bus_3\(14),
      scndry_vect_out(16) => \IPIC_IF_I/sr_icap2bus_3\(15),
      scndry_vect_out(15) => \IPIC_IF_I/sr_icap2bus_3\(16),
      scndry_vect_out(14) => \IPIC_IF_I/sr_icap2bus_3\(17),
      scndry_vect_out(13) => \IPIC_IF_I/sr_icap2bus_3\(18),
      scndry_vect_out(12) => \IPIC_IF_I/sr_icap2bus_3\(19),
      scndry_vect_out(11) => \IPIC_IF_I/sr_icap2bus_3\(20),
      scndry_vect_out(10) => \IPIC_IF_I/sr_icap2bus_3\(21),
      scndry_vect_out(9) => \IPIC_IF_I/sr_icap2bus_3\(22),
      scndry_vect_out(8) => \IPIC_IF_I/sr_icap2bus_3\(23),
      scndry_vect_out(7) => \IPIC_IF_I/sr_icap2bus_3\(24),
      scndry_vect_out(6) => \IPIC_IF_I/sr_icap2bus_3\(25),
      scndry_vect_out(5) => \IPIC_IF_I/sr_icap2bus_3\(26),
      scndry_vect_out(4) => \IPIC_IF_I/sr_icap2bus_3\(27),
      scndry_vect_out(3) => \IPIC_IF_I/sr_icap2bus_3\(28),
      scndry_vect_out(2) => \IPIC_IF_I/sr_icap2bus_3\(29),
      scndry_vect_out(1) => \IPIC_IF_I/sr_icap2bus_3\(30),
      scndry_vect_out(0) => \IPIC_IF_I/sr_icap2bus_3\(31),
      wr_data_count(10) => \IPIC_IF_I/wroccy\(0),
      wr_data_count(9) => \IPIC_IF_I/wroccy\(1),
      wr_data_count(8) => \IPIC_IF_I/wroccy\(2),
      wr_data_count(7) => \IPIC_IF_I/wroccy\(3),
      wr_data_count(6) => \IPIC_IF_I/wroccy\(4),
      wr_data_count(5) => \IPIC_IF_I/wroccy\(5),
      wr_data_count(4) => \IPIC_IF_I/wroccy\(6),
      wr_data_count(3) => \IPIC_IF_I/wroccy\(7),
      wr_data_count(2) => \IPIC_IF_I/wroccy\(8),
      wr_data_count(1) => \IPIC_IF_I/wroccy\(9),
      wr_data_count(0) => \IPIC_IF_I/wroccy\(10),
      wr_en => \IPIC_IF_I/dt_fifo_wr_i\
    );
INTERRUPT_CONTROL_I: entity work.semicap_interrupt_control
     port map (
      D(3) => INTERRUPT_CONTROL_I_n_10,
      D(2) => INTERRUPT_CONTROL_I_n_11,
      D(1) => INTERRUPT_CONTROL_I_n_12,
      D(0) => INTERRUPT_CONTROL_I_n_13,
      E(0) => bus2ip_wrce(13),
      \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0\ => INTERRUPT_CONTROL_I_n_1,
      \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_1\ => \ICAP_SHARED.HWICAP_CTRL_I_n_100\,
      \GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg_reg[1]_0\ => \ICAP_SHARED.HWICAP_CTRL_I_n_101\,
      \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg_reg[2]_0\ => \ICAP_SHARED.HWICAP_CTRL_I_n_102\,
      \GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg_reg[3]_0\ => \ICAP_SHARED.HWICAP_CTRL_I_n_103\,
      interrupt_wrce_strb => interrupt_wrce_strb,
      intr2bus_rdack => intr2bus_rdack,
      intr2bus_rdack0 => intr2bus_rdack0,
      intr2bus_wrack => intr2bus_wrack,
      intr_rst => intr_rst,
      \ip2bus_data_i_reg[28]\(3) => p_10_out(28),
      \ip2bus_data_i_reg[28]\(2) => p_10_out(29),
      \ip2bus_data_i_reg[28]\(1) => p_10_out(30),
      \ip2bus_data_i_reg[28]\(0) => p_10_out(31),
      ip2intc_irpt => ip2intc_irpt,
      ipif_glbl_irpt_enable_reg => ipif_glbl_irpt_enable_reg,
      ipif_glbl_irpt_enable_reg_reg_0 => XI4_LITE_I_n_57,
      irpt_rdack => irpt_rdack,
      irpt_rdack_d1 => irpt_rdack_d1,
      irpt_wrack => irpt_wrack,
      irpt_wrack_d1 => irpt_wrack_d1,
      p_14_in => \I_SLAVE_ATTACHMENT/I_DECODER/p_14_in\,
      p_16_in => \I_SLAVE_ATTACHMENT/I_DECODER/p_16_in\,
      p_1_in => p_1_in,
      p_1_in2_in => p_1_in2_in,
      p_1_in5_in => p_1_in5_in,
      s_axi_aclk => s_axi_aclk,
      s_axi_wdata(3 downto 0) => s_axi_wdata(3 downto 0)
    );
XI4_LITE_I: entity work.semicap_axi_lite_ipif
     port map (
      \AXI_HW_wdata[31]\ => XI4_LITE_I_n_57,
      Bus_RNW_reg => \I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg\,
      D(31) => XI4_LITE_I_n_21,
      D(30) => XI4_LITE_I_n_22,
      D(29) => XI4_LITE_I_n_23,
      D(28) => XI4_LITE_I_n_24,
      D(27) => XI4_LITE_I_n_25,
      D(26) => XI4_LITE_I_n_26,
      D(25) => XI4_LITE_I_n_27,
      D(24) => XI4_LITE_I_n_28,
      D(23) => XI4_LITE_I_n_29,
      D(22) => XI4_LITE_I_n_30,
      D(21) => XI4_LITE_I_n_31,
      D(20) => XI4_LITE_I_n_32,
      D(19) => XI4_LITE_I_n_33,
      D(18) => XI4_LITE_I_n_34,
      D(17) => XI4_LITE_I_n_35,
      D(16) => XI4_LITE_I_n_36,
      D(15) => XI4_LITE_I_n_37,
      D(14) => XI4_LITE_I_n_38,
      D(13) => XI4_LITE_I_n_39,
      D(12) => XI4_LITE_I_n_40,
      D(11) => XI4_LITE_I_n_41,
      D(10) => XI4_LITE_I_n_42,
      D(9) => XI4_LITE_I_n_43,
      D(8) => XI4_LITE_I_n_44,
      D(7) => XI4_LITE_I_n_45,
      D(6) => XI4_LITE_I_n_46,
      D(5) => XI4_LITE_I_n_47,
      D(4) => XI4_LITE_I_n_48,
      D(3) => XI4_LITE_I_n_49,
      D(2) => XI4_LITE_I_n_50,
      D(1) => XI4_LITE_I_n_51,
      D(0) => XI4_LITE_I_n_52,
      \GEN_BKEND_CE_REGISTERS[17].ce_out_i_reg[17]\ => XI4_LITE_I_n_9,
      \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\(0) => XI4_LITE_I_n_56,
      \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]\ => s_axi_arready,
      \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]_0\ => \^s_axi_wready\,
      \IP2Bus_Data_reg[20]\(11) => \IPIC_IF_I/Size_counter_i3\(0),
      \IP2Bus_Data_reg[20]\(10) => \IPIC_IF_I/Size_counter_i3\(1),
      \IP2Bus_Data_reg[20]\(9) => \IPIC_IF_I/Size_counter_i3\(2),
      \IP2Bus_Data_reg[20]\(8) => \IPIC_IF_I/Size_counter_i3\(3),
      \IP2Bus_Data_reg[20]\(7) => \IPIC_IF_I/Size_counter_i3\(4),
      \IP2Bus_Data_reg[20]\(6) => \IPIC_IF_I/Size_counter_i3\(5),
      \IP2Bus_Data_reg[20]\(5) => \IPIC_IF_I/Size_counter_i3\(6),
      \IP2Bus_Data_reg[20]\(4) => \IPIC_IF_I/Size_counter_i3\(7),
      \IP2Bus_Data_reg[20]\(3) => \IPIC_IF_I/Size_counter_i3\(8),
      \IP2Bus_Data_reg[20]\(2) => \IPIC_IF_I/Size_counter_i3\(9),
      \IP2Bus_Data_reg[20]\(1) => \IPIC_IF_I/Size_counter_i3\(10),
      \IP2Bus_Data_reg[20]\(0) => \IPIC_IF_I/Size_counter_i3\(11),
      \IP2Bus_Data_reg[29]\ => \IPIC_IF_I/eos_status_i2\,
      \IP2Bus_Data_reg[30]\ => \IPIC_IF_I/hang_status_i2\,
      IP2Bus_RdAck0 => \IPIC_IF_I/IP2Bus_RdAck0\,
      IP2Bus_WrAck0 => \IPIC_IF_I/IP2Bus_WrAck0\,
      IP2Bus_WrAck_reg => XI4_LITE_I_n_10,
      Q(4) => \IPIC_IF_I/p_0_in9_in\,
      Q(3) => \ICAP_SHARED.HWICAP_CTRL_I_n_90\,
      Q(2) => \ICAP_SHARED.HWICAP_CTRL_I_n_91\,
      Q(1) => \ICAP_SHARED.HWICAP_CTRL_I_n_92\,
      Q(0) => \ICAP_SHARED.HWICAP_CTRL_I_n_93\,
      SR(0) => XI4_LITE_I_n_11,
      bus2ip_reset => bus2ip_reset,
      bus2ip_wrce(2) => bus2ip_wrce(13),
      bus2ip_wrce(1 downto 0) => bus2ip_wrce(5 downto 4),
      busip_1 => \IPIC_IF_I/busip_1\,
      dout(31 downto 0) => \IPIC_IF_I/p_5_out\(31 downto 0),
      interrupt_wrce_strb => interrupt_wrce_strb,
      intr2bus_rdack0 => intr2bus_rdack0,
      intr2bus_wrack => intr2bus_wrack,
      \ip2bus_data_i_reg[0]\(0) => p_10_out(0),
      ip2bus_rdack_i => ip2bus_rdack_i,
      ip2bus_rdack_i_reg => \ICAP_SHARED.HWICAP_CTRL_I_n_99\,
      ip2bus_wrack_i => ip2bus_wrack_i,
      ipbus_ack => \IPIC_IF_I/ipbus_ack\,
      ipbus_ack_fifo => \IPIC_IF_I/ipbus_ack_fifo\,
      ipif_glbl_irpt_enable_reg => ipif_glbl_irpt_enable_reg,
      irpt_rdack => irpt_rdack,
      irpt_rdack_d1 => irpt_rdack_d1,
      irpt_wrack => irpt_wrack,
      irpt_wrack_d1 => irpt_wrack_d1,
      irpt_wrack_d1_reg => XI4_LITE_I_n_16,
      p_10_in => \IPIC_IF_I/p_10_in\,
      p_11_in => \IPIC_IF_I/p_11_in\,
      p_14_in => \I_SLAVE_ATTACHMENT/I_DECODER/p_14_in\,
      p_16_in => \I_SLAVE_ATTACHMENT/I_DECODER/p_16_in\,
      p_7_in => \I_SLAVE_ATTACHMENT/I_DECODER/p_7_in\,
      p_7_out => p_7_out,
      p_8_in => \I_SLAVE_ATTACHMENT/I_DECODER/p_8_in\,
      rd_data_count(8) => \IPIC_IF_I/rd_occy_i\(0),
      rd_data_count(7) => \IPIC_IF_I/rd_occy_i\(1),
      rd_data_count(6) => \IPIC_IF_I/rd_occy_i\(2),
      rd_data_count(5) => \IPIC_IF_I/rd_occy_i\(3),
      rd_data_count(4) => \IPIC_IF_I/rd_occy_i\(4),
      rd_data_count(3) => \IPIC_IF_I/rd_occy_i\(5),
      rd_data_count(2) => \IPIC_IF_I/rd_occy_i\(6),
      rd_data_count(1) => \IPIC_IF_I/rd_occy_i\(7),
      rd_data_count(0) => \IPIC_IF_I/rd_occy_i\(8),
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(6 downto 0) => s_axi_araddr(8 downto 2),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(6 downto 0) => s_axi_awaddr(8 downto 2),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid_i_reg => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      \s_axi_rdata_i_reg[31]\(31) => ip2bus_data_i(0),
      \s_axi_rdata_i_reg[31]\(30) => ip2bus_data_i(1),
      \s_axi_rdata_i_reg[31]\(29) => ip2bus_data_i(2),
      \s_axi_rdata_i_reg[31]\(28) => ip2bus_data_i(3),
      \s_axi_rdata_i_reg[31]\(27) => ip2bus_data_i(4),
      \s_axi_rdata_i_reg[31]\(26) => ip2bus_data_i(5),
      \s_axi_rdata_i_reg[31]\(25) => ip2bus_data_i(6),
      \s_axi_rdata_i_reg[31]\(24) => ip2bus_data_i(7),
      \s_axi_rdata_i_reg[31]\(23) => ip2bus_data_i(8),
      \s_axi_rdata_i_reg[31]\(22) => ip2bus_data_i(9),
      \s_axi_rdata_i_reg[31]\(21) => ip2bus_data_i(10),
      \s_axi_rdata_i_reg[31]\(20) => ip2bus_data_i(11),
      \s_axi_rdata_i_reg[31]\(19) => ip2bus_data_i(12),
      \s_axi_rdata_i_reg[31]\(18) => ip2bus_data_i(13),
      \s_axi_rdata_i_reg[31]\(17) => ip2bus_data_i(14),
      \s_axi_rdata_i_reg[31]\(16) => ip2bus_data_i(15),
      \s_axi_rdata_i_reg[31]\(15) => ip2bus_data_i(16),
      \s_axi_rdata_i_reg[31]\(14) => ip2bus_data_i(17),
      \s_axi_rdata_i_reg[31]\(13) => ip2bus_data_i(18),
      \s_axi_rdata_i_reg[31]\(12) => ip2bus_data_i(19),
      \s_axi_rdata_i_reg[31]\(11) => ip2bus_data_i(20),
      \s_axi_rdata_i_reg[31]\(10) => ip2bus_data_i(21),
      \s_axi_rdata_i_reg[31]\(9) => ip2bus_data_i(22),
      \s_axi_rdata_i_reg[31]\(8) => ip2bus_data_i(23),
      \s_axi_rdata_i_reg[31]\(7) => ip2bus_data_i(24),
      \s_axi_rdata_i_reg[31]\(6) => ip2bus_data_i(25),
      \s_axi_rdata_i_reg[31]\(5) => ip2bus_data_i(26),
      \s_axi_rdata_i_reg[31]\(4) => ip2bus_data_i(27),
      \s_axi_rdata_i_reg[31]\(3) => ip2bus_data_i(28),
      \s_axi_rdata_i_reg[31]\(2) => ip2bus_data_i(29),
      \s_axi_rdata_i_reg[31]\(1) => ip2bus_data_i(30),
      \s_axi_rdata_i_reg[31]\(0) => ip2bus_data_i(31),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid_i_reg => s_axi_rvalid,
      s_axi_wdata(0) => s_axi_wdata(31),
      s_axi_wvalid => s_axi_wvalid,
      scndry_out => \IPIC_IF_I/send_done_icap2bus\,
      scndry_vect_out(31) => \IPIC_IF_I/sr_icap2bus_3\(0),
      scndry_vect_out(30) => \IPIC_IF_I/sr_icap2bus_3\(1),
      scndry_vect_out(29) => \IPIC_IF_I/sr_icap2bus_3\(2),
      scndry_vect_out(28) => \IPIC_IF_I/sr_icap2bus_3\(3),
      scndry_vect_out(27) => \IPIC_IF_I/sr_icap2bus_3\(4),
      scndry_vect_out(26) => \IPIC_IF_I/sr_icap2bus_3\(5),
      scndry_vect_out(25) => \IPIC_IF_I/sr_icap2bus_3\(6),
      scndry_vect_out(24) => \IPIC_IF_I/sr_icap2bus_3\(7),
      scndry_vect_out(23) => \IPIC_IF_I/sr_icap2bus_3\(8),
      scndry_vect_out(22) => \IPIC_IF_I/sr_icap2bus_3\(9),
      scndry_vect_out(21) => \IPIC_IF_I/sr_icap2bus_3\(10),
      scndry_vect_out(20) => \IPIC_IF_I/sr_icap2bus_3\(11),
      scndry_vect_out(19) => \IPIC_IF_I/sr_icap2bus_3\(12),
      scndry_vect_out(18) => \IPIC_IF_I/sr_icap2bus_3\(13),
      scndry_vect_out(17) => \IPIC_IF_I/sr_icap2bus_3\(14),
      scndry_vect_out(16) => \IPIC_IF_I/sr_icap2bus_3\(15),
      scndry_vect_out(15) => \IPIC_IF_I/sr_icap2bus_3\(16),
      scndry_vect_out(14) => \IPIC_IF_I/sr_icap2bus_3\(17),
      scndry_vect_out(13) => \IPIC_IF_I/sr_icap2bus_3\(18),
      scndry_vect_out(12) => \IPIC_IF_I/sr_icap2bus_3\(19),
      scndry_vect_out(11) => \IPIC_IF_I/sr_icap2bus_3\(20),
      scndry_vect_out(10) => \IPIC_IF_I/sr_icap2bus_3\(21),
      scndry_vect_out(9) => \IPIC_IF_I/sr_icap2bus_3\(22),
      scndry_vect_out(8) => \IPIC_IF_I/sr_icap2bus_3\(23),
      scndry_vect_out(7) => \IPIC_IF_I/sr_icap2bus_3\(24),
      scndry_vect_out(6) => \IPIC_IF_I/sr_icap2bus_3\(25),
      scndry_vect_out(5) => \IPIC_IF_I/sr_icap2bus_3\(26),
      scndry_vect_out(4) => \IPIC_IF_I/sr_icap2bus_3\(27),
      scndry_vect_out(3) => \IPIC_IF_I/sr_icap2bus_3\(28),
      scndry_vect_out(2) => \IPIC_IF_I/sr_icap2bus_3\(29),
      scndry_vect_out(1) => \IPIC_IF_I/sr_icap2bus_3\(30),
      scndry_vect_out(0) => \IPIC_IF_I/sr_icap2bus_3\(31),
      wr_data_count(10) => \IPIC_IF_I/wroccy\(0),
      wr_data_count(9) => \IPIC_IF_I/wroccy\(1),
      wr_data_count(8) => \IPIC_IF_I/wroccy\(2),
      wr_data_count(7) => \IPIC_IF_I/wroccy\(3),
      wr_data_count(6) => \IPIC_IF_I/wroccy\(4),
      wr_data_count(5) => \IPIC_IF_I/wroccy\(5),
      wr_data_count(4) => \IPIC_IF_I/wroccy\(6),
      wr_data_count(3) => \IPIC_IF_I/wroccy\(7),
      wr_data_count(2) => \IPIC_IF_I/wroccy\(8),
      wr_data_count(1) => \IPIC_IF_I/wroccy\(9),
      wr_data_count(0) => \IPIC_IF_I/wroccy\(10),
      wr_en => \IPIC_IF_I/dt_fifo_wr_i\
    );
\ip2bus_data_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => XI4_LITE_I_n_56,
      Q => ip2bus_data_i(0),
      R => XI4_LITE_I_n_11
    );
\ip2bus_data_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_10_out(10),
      Q => ip2bus_data_i(10),
      R => XI4_LITE_I_n_11
    );
\ip2bus_data_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_10_out(11),
      Q => ip2bus_data_i(11),
      R => XI4_LITE_I_n_11
    );
\ip2bus_data_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_10_out(12),
      Q => ip2bus_data_i(12),
      R => XI4_LITE_I_n_11
    );
\ip2bus_data_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_10_out(13),
      Q => ip2bus_data_i(13),
      R => XI4_LITE_I_n_11
    );
\ip2bus_data_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_10_out(14),
      Q => ip2bus_data_i(14),
      R => XI4_LITE_I_n_11
    );
\ip2bus_data_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_10_out(15),
      Q => ip2bus_data_i(15),
      R => XI4_LITE_I_n_11
    );
\ip2bus_data_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_10_out(16),
      Q => ip2bus_data_i(16),
      R => XI4_LITE_I_n_11
    );
\ip2bus_data_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_10_out(17),
      Q => ip2bus_data_i(17),
      R => XI4_LITE_I_n_11
    );
\ip2bus_data_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_10_out(18),
      Q => ip2bus_data_i(18),
      R => XI4_LITE_I_n_11
    );
\ip2bus_data_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_10_out(19),
      Q => ip2bus_data_i(19),
      R => XI4_LITE_I_n_11
    );
\ip2bus_data_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_10_out(1),
      Q => ip2bus_data_i(1),
      R => XI4_LITE_I_n_11
    );
\ip2bus_data_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_10_out(20),
      Q => ip2bus_data_i(20),
      R => XI4_LITE_I_n_11
    );
\ip2bus_data_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_10_out(21),
      Q => ip2bus_data_i(21),
      R => XI4_LITE_I_n_11
    );
\ip2bus_data_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_10_out(22),
      Q => ip2bus_data_i(22),
      R => XI4_LITE_I_n_11
    );
\ip2bus_data_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_10_out(23),
      Q => ip2bus_data_i(23),
      R => XI4_LITE_I_n_11
    );
\ip2bus_data_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_10_out(24),
      Q => ip2bus_data_i(24),
      R => XI4_LITE_I_n_11
    );
\ip2bus_data_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_10_out(25),
      Q => ip2bus_data_i(25),
      R => XI4_LITE_I_n_11
    );
\ip2bus_data_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_10_out(26),
      Q => ip2bus_data_i(26),
      R => XI4_LITE_I_n_11
    );
\ip2bus_data_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_10_out(27),
      Q => ip2bus_data_i(27),
      R => XI4_LITE_I_n_11
    );
\ip2bus_data_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => INTERRUPT_CONTROL_I_n_10,
      Q => ip2bus_data_i(28),
      R => XI4_LITE_I_n_11
    );
\ip2bus_data_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => INTERRUPT_CONTROL_I_n_11,
      Q => ip2bus_data_i(29),
      R => XI4_LITE_I_n_11
    );
\ip2bus_data_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_10_out(2),
      Q => ip2bus_data_i(2),
      R => XI4_LITE_I_n_11
    );
\ip2bus_data_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => INTERRUPT_CONTROL_I_n_12,
      Q => ip2bus_data_i(30),
      R => XI4_LITE_I_n_11
    );
\ip2bus_data_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => INTERRUPT_CONTROL_I_n_13,
      Q => ip2bus_data_i(31),
      R => XI4_LITE_I_n_11
    );
\ip2bus_data_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_10_out(3),
      Q => ip2bus_data_i(3),
      R => XI4_LITE_I_n_11
    );
\ip2bus_data_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_10_out(4),
      Q => ip2bus_data_i(4),
      R => XI4_LITE_I_n_11
    );
\ip2bus_data_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_10_out(5),
      Q => ip2bus_data_i(5),
      R => XI4_LITE_I_n_11
    );
\ip2bus_data_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_10_out(6),
      Q => ip2bus_data_i(6),
      R => XI4_LITE_I_n_11
    );
\ip2bus_data_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_10_out(7),
      Q => ip2bus_data_i(7),
      R => XI4_LITE_I_n_11
    );
\ip2bus_data_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_10_out(8),
      Q => ip2bus_data_i(8),
      R => XI4_LITE_I_n_11
    );
\ip2bus_data_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_10_out(9),
      Q => ip2bus_data_i(9),
      R => XI4_LITE_I_n_11
    );
ip2bus_rdack_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => XI4_LITE_I_n_9,
      Q => ip2bus_rdack_i,
      R => '0'
    );
ip2bus_wrack_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => XI4_LITE_I_n_10,
      Q => ip2bus_wrack_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity semicap_fifo_mon_cmd is
  port (
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of semicap_fifo_mon_cmd : entity is "fifo_mon_cmd,fifo_generator_v13_2_4,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of semicap_fifo_mon_cmd : entity is "fifo_mon_cmd";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of semicap_fifo_mon_cmd : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of semicap_fifo_mon_cmd : entity is "fifo_generator_v13_2_4,Vivado 2019.1.1";
end semicap_fifo_mon_cmd;

architecture STRUCTURE of semicap_fifo_mon_cmd is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 10;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 8;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 8;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "kintexu";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 6;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 4;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 1022;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 10;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 1024;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 10;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 1;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 10;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 1024;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute x_interface_info : string;
  attribute x_interface_info of clk : signal is "xilinx.com:signal:clock:1.0 core_clk CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clk : signal is "XIL_INTERFACENAME core_clk, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute x_interface_info of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute x_interface_info of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute x_interface_info of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute x_interface_info of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute x_interface_info of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute x_interface_info of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
U0: entity work.\semicap_fifo_generator_v13_2_4__1\
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => clk,
      data_count(9 downto 0) => NLW_U0_data_count_UNCONNECTED(9 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(9 downto 0) => B"0000000000",
      prog_empty_thresh_assert(9 downto 0) => B"0000000000",
      prog_empty_thresh_negate(9 downto 0) => B"0000000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(9 downto 0) => B"0000000000",
      prog_full_thresh_assert(9 downto 0) => B"0000000000",
      prog_full_thresh_negate(9 downto 0) => B"0000000000",
      rd_clk => '0',
      rd_data_count(9 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(9 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => rd_rst_busy,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => srst,
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(9 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(9 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity semicap_fifo_mon_stat is
  port (
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of semicap_fifo_mon_stat : entity is "fifo_mon_stat,fifo_generator_v13_2_4,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of semicap_fifo_mon_stat : entity is "fifo_mon_stat";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of semicap_fifo_mon_stat : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of semicap_fifo_mon_stat : entity is "fifo_generator_v13_2_4,Vivado 2019.1.1";
end semicap_fifo_mon_stat;

architecture STRUCTURE of semicap_fifo_mon_stat is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 10;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 8;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 8;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "kintexu";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 6;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 4;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 1022;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 10;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 1024;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 10;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 1;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 10;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 1024;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute x_interface_info : string;
  attribute x_interface_info of clk : signal is "xilinx.com:signal:clock:1.0 core_clk CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clk : signal is "XIL_INTERFACENAME core_clk, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute x_interface_info of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute x_interface_info of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute x_interface_info of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute x_interface_info of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute x_interface_info of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute x_interface_info of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
U0: entity work.semicap_fifo_generator_v13_2_4
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => clk,
      data_count(9 downto 0) => NLW_U0_data_count_UNCONNECTED(9 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(9 downto 0) => B"0000000000",
      prog_empty_thresh_assert(9 downto 0) => B"0000000000",
      prog_empty_thresh_negate(9 downto 0) => B"0000000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(9 downto 0) => B"0000000000",
      prog_full_thresh_assert(9 downto 0) => B"0000000000",
      prog_full_thresh_negate(9 downto 0) => B"0000000000",
      rd_clk => '0',
      rd_data_count(9 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(9 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => rd_rst_busy,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => srst,
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(9 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(9 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity semicap_semicap_axi_hwicap_0 is
  port (
    icap_clk : in STD_LOGIC;
    eos_in : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    ip2intc_irpt : out STD_LOGIC;
    icap_csib : out STD_LOGIC;
    icap_rdwrb : out STD_LOGIC;
    cap_req : out STD_LOGIC;
    icap_i : in STD_LOGIC_VECTOR ( 31 downto 0 );
    icap_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    cap_gnt : in STD_LOGIC;
    icap_avail : in STD_LOGIC;
    cap_rel : in STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of semicap_semicap_axi_hwicap_0 : entity is "semicap_axi_hwicap_0,axi_hwicap,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of semicap_semicap_axi_hwicap_0 : entity is "semicap_axi_hwicap_0";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of semicap_semicap_axi_hwicap_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of semicap_semicap_axi_hwicap_0 : entity is "axi_hwicap,Vivado 2019.1.1";
end semicap_semicap_axi_hwicap_0;

architecture STRUCTURE of semicap_semicap_axi_hwicap_0 is
  signal NLW_U0_cfgclk_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_cfgmclk_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_preq_UNCONNECTED : STD_LOGIC;
  attribute C_BRAM_SRL_FIFO_TYPE : integer;
  attribute C_BRAM_SRL_FIFO_TYPE of U0 : label is 1;
  attribute C_DEVICE_ID : integer;
  attribute C_DEVICE_ID of U0 : label is 69353619;
  attribute C_ENABLE_ASYNC : integer;
  attribute C_ENABLE_ASYNC of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "kintexu";
  attribute C_ICAP_EXTERNAL : integer;
  attribute C_ICAP_EXTERNAL of U0 : label is 1;
  attribute C_ICAP_WIDTH_S : string;
  attribute C_ICAP_WIDTH_S of U0 : label is "X32";
  attribute C_INCLUDE_STARTUP : integer;
  attribute C_INCLUDE_STARTUP of U0 : label is 0;
  attribute C_MODE : integer;
  attribute C_MODE of U0 : label is 0;
  attribute C_NOREAD : integer;
  attribute C_NOREAD of U0 : label is 0;
  attribute C_OPERATION : integer;
  attribute C_OPERATION of U0 : label is 1;
  attribute C_READ_FIFO_DEPTH : integer;
  attribute C_READ_FIFO_DEPTH of U0 : label is 256;
  attribute C_SHARED_STARTUP : integer;
  attribute C_SHARED_STARTUP of U0 : label is 0;
  attribute C_SIMULATION : integer;
  attribute C_SIMULATION of U0 : label is 2;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of U0 : label is 9;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of U0 : label is 32;
  attribute C_WRITE_FIFO_DEPTH : integer;
  attribute C_WRITE_FIFO_DEPTH of U0 : label is 1024;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of cap_gnt : signal is "xilinx.com:interface:cap:1.0 ICAP_ARBITER GNT";
  attribute x_interface_info of cap_rel : signal is "xilinx.com:interface:cap:1.0 ICAP_ARBITER REL";
  attribute x_interface_info of cap_req : signal is "xilinx.com:interface:cap:1.0 ICAP_ARBITER REQ";
  attribute x_interface_info of icap_avail : signal is "xilinx.com:interface:icap:1.0 ICAP avail";
  attribute x_interface_info of icap_clk : signal is "xilinx.com:signal:clock:1.0 ICAP_CLK CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of icap_clk : signal is "XIL_INTERFACENAME ICAP_CLK, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN semicap_clk_100MHz, INSERT_VIP 0";
  attribute x_interface_info of icap_csib : signal is "xilinx.com:interface:icap:1.0 ICAP csib";
  attribute x_interface_info of icap_rdwrb : signal is "xilinx.com:interface:icap:1.0 ICAP rdwrb";
  attribute x_interface_info of ip2intc_irpt : signal is "xilinx.com:signal:interrupt:1.0 IP2INTC_IRPT INTERRUPT";
  attribute x_interface_parameter of ip2intc_irpt : signal is "XIL_INTERFACENAME IP2INTC_IRPT, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute x_interface_info of s_axi_aclk : signal is "xilinx.com:signal:clock:1.0 S_AXI_ACLK CLK";
  attribute x_interface_parameter of s_axi_aclk : signal is "XIL_INTERFACENAME S_AXI_ACLK, ASSOCIATED_BUSIF S_AXI_LITE, ASSOCIATED_RESET s_axi_aresetn, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN semicap_clk_100MHz, INSERT_VIP 0";
  attribute x_interface_info of s_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 S_AXI_ARESETN RST";
  attribute x_interface_parameter of s_axi_aresetn : signal is "XIL_INTERFACENAME S_AXI_ARESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARREADY";
  attribute x_interface_info of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARVALID";
  attribute x_interface_info of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWREADY";
  attribute x_interface_info of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWVALID";
  attribute x_interface_info of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE BREADY";
  attribute x_interface_info of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE BVALID";
  attribute x_interface_info of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RREADY";
  attribute x_interface_info of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RVALID";
  attribute x_interface_info of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE WREADY";
  attribute x_interface_info of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE WVALID";
  attribute x_interface_info of icap_i : signal is "xilinx.com:interface:icap:1.0 ICAP o";
  attribute x_interface_info of icap_o : signal is "xilinx.com:interface:icap:1.0 ICAP i";
  attribute x_interface_info of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARADDR";
  attribute x_interface_info of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWADDR";
  attribute x_interface_parameter of s_axi_awaddr : signal is "XIL_INTERFACENAME S_AXI_LITE, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 9, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN semicap_clk_100MHz, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE BRESP";
  attribute x_interface_info of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute x_interface_info of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RRESP";
  attribute x_interface_info of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE WDATA";
  attribute x_interface_info of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE WSTRB";
begin
U0: entity work.semicap_axi_hwicap
     port map (
      cap_gnt => cap_gnt,
      cap_rel => cap_rel,
      cap_req => cap_req,
      cfgclk => NLW_U0_cfgclk_UNCONNECTED,
      cfgmclk => NLW_U0_cfgmclk_UNCONNECTED,
      clk => '0',
      eos_in => eos_in,
      gsr => '0',
      gts => '0',
      icap_avail => icap_avail,
      icap_clk => icap_clk,
      icap_csib => icap_csib,
      icap_i(31 downto 0) => icap_i(31 downto 0),
      icap_o(31 downto 0) => icap_o(31 downto 0),
      icap_rdwrb => icap_rdwrb,
      ip2intc_irpt => ip2intc_irpt,
      keyclearb => '0',
      pack => '0',
      preq => NLW_U0_preq_UNCONNECTED,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(8 downto 0) => s_axi_araddr(8 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(8 downto 0) => s_axi_awaddr(8 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      usrcclko => '0',
      usrcclkts => '0',
      usrdoneo => '0',
      usrdonets => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity semicap_semicap_fsm is
  port (
    oSemMonRxData : out STD_LOGIC_VECTOR ( 7 downto 0 );
    oStatusRegFifoCmdFull : out STD_LOGIC;
    oSemMonRxEmpty : out STD_LOGIC;
    oMonitorRegByte : out STD_LOGIC_VECTOR ( 7 downto 0 );
    oSemMonTxFull : out STD_LOGIC;
    oStatusRegMonEmpty : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    oIRq : out STD_LOGIC;
    iClk : in STD_LOGIC;
    \axi_rdata_reg[8]\ : in STD_LOGIC;
    iMonitorRegByte : in STD_LOGIC_VECTOR ( 7 downto 0 );
    iSemMonRxRead : in STD_LOGIC;
    iSemMonTxData : in STD_LOGIC_VECTOR ( 7 downto 0 );
    iSemMonTxWrite : in STD_LOGIC;
    iMinVoterRegClearStrobe : in STD_LOGIC;
    iRst_n : in STD_LOGIC;
    iRpMinVoter : in STD_LOGIC_VECTOR ( 3 downto 0 );
    iConfigRegIrqMask : in STD_LOGIC_VECTOR ( 2 downto 0 );
    iHwIcapIrq : in STD_LOGIC;
    iSemStatusessential : in STD_LOGIC;
    iSemStatusuncorrectable : in STD_LOGIC;
    iMonitorRegGetByte : in STD_LOGIC;
    iMonitorRegWriteStrobe : in STD_LOGIC;
    iMonitorRegPutByte : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of semicap_semicap_fsm : entity is "semicap_fsm";
end semicap_semicap_fsm;

architecture STRUCTURE of semicap_semicap_fsm is
  signal iFifoMonCmdPut : STD_LOGIC;
  signal oFifoMonStatGet : STD_LOGIC;
  signal oIRq_INST_0_i_1_n_0 : STD_LOGIC;
  signal \^osemmontxfull\ : STD_LOGIC;
  signal \^ostatusregmonempty\ : STD_LOGIC;
  signal NLW_fifo_mon_cmd_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_mon_cmd_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_mon_stat_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_mon_stat_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of fifo_mon_cmd_inst : label is "fifo_mon_cmd,fifo_generator_v13_2_4,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of fifo_mon_cmd_inst : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of fifo_mon_cmd_inst : label is "fifo_generator_v13_2_4,Vivado 2019.1.1";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of fifo_mon_cmd_inst_i_1 : label is "soft_lutpair251";
  attribute CHECK_LICENSE_TYPE of fifo_mon_stat_inst : label is "fifo_mon_stat,fifo_generator_v13_2_4,{}";
  attribute downgradeipidentifiedwarnings of fifo_mon_stat_inst : label is "yes";
  attribute x_core_info of fifo_mon_stat_inst : label is "fifo_generator_v13_2_4,Vivado 2019.1.1";
  attribute SOFT_HLUTNM of fifo_mon_stat_inst_i_1 : label is "soft_lutpair251";
begin
  oSemMonTxFull <= \^osemmontxfull\;
  oStatusRegMonEmpty <= \^ostatusregmonempty\;
fifo_mon_cmd_inst: entity work.semicap_fifo_mon_cmd
     port map (
      clk => iClk,
      din(7 downto 0) => iMonitorRegByte(7 downto 0),
      dout(7 downto 0) => oSemMonRxData(7 downto 0),
      empty => oSemMonRxEmpty,
      full => oStatusRegFifoCmdFull,
      rd_en => iSemMonRxRead,
      rd_rst_busy => NLW_fifo_mon_cmd_inst_rd_rst_busy_UNCONNECTED,
      srst => \axi_rdata_reg[8]\,
      wr_en => iFifoMonCmdPut,
      wr_rst_busy => NLW_fifo_mon_cmd_inst_wr_rst_busy_UNCONNECTED
    );
fifo_mon_cmd_inst_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => iMonitorRegPutByte,
      I1 => iMonitorRegWriteStrobe,
      O => iFifoMonCmdPut
    );
fifo_mon_stat_inst: entity work.semicap_fifo_mon_stat
     port map (
      clk => iClk,
      din(7 downto 0) => iSemMonTxData(7 downto 0),
      dout(7 downto 0) => oMonitorRegByte(7 downto 0),
      empty => \^ostatusregmonempty\,
      full => \^osemmontxfull\,
      rd_en => oFifoMonStatGet,
      rd_rst_busy => NLW_fifo_mon_stat_inst_rd_rst_busy_UNCONNECTED,
      srst => \axi_rdata_reg[8]\,
      wr_en => iSemMonTxWrite,
      wr_rst_busy => NLW_fifo_mon_stat_inst_wr_rst_busy_UNCONNECTED
    );
fifo_mon_stat_inst_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => iMonitorRegGetByte,
      I1 => iMonitorRegWriteStrobe,
      O => oFifoMonStatGet
    );
minority_voter_status_latch_inst: entity work.semicap_minority_voter_status_latch
     port map (
      Q(3 downto 0) => Q(3 downto 0),
      iClk => iClk,
      iMinVoterRegClearStrobe => iMinVoterRegClearStrobe,
      iRpMinVoter(3 downto 0) => iRpMinVoter(3 downto 0),
      iRst_n => iRst_n
    );
oIRq_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
        port map (
      I0 => oIRq_INST_0_i_1_n_0,
      I1 => iConfigRegIrqMask(1),
      I2 => \^ostatusregmonempty\,
      I3 => iHwIcapIrq,
      O => oIRq
    );
oIRq_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8F8F888"
    )
        port map (
      I0 => \^osemmontxfull\,
      I1 => iConfigRegIrqMask(0),
      I2 => iConfigRegIrqMask(2),
      I3 => iSemStatusessential,
      I4 => iSemStatusuncorrectable,
      O => oIRq_INST_0_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity semicap_semicap_engine is
  port (
    oSemMonRxData : out STD_LOGIC_VECTOR ( 7 downto 0 );
    oStatusRegFifoCmdFull : out STD_LOGIC;
    oSemMonRxEmpty : out STD_LOGIC;
    oMonitorRegByte : out STD_LOGIC_VECTOR ( 7 downto 0 );
    oSemMonTxFull : out STD_LOGIC;
    oStatusRegMonEmpty : out STD_LOGIC;
    oHwIcapGrant : out STD_LOGIC;
    oSemCapGrant : out STD_LOGIC;
    oConfigRegSemEn : out STD_LOGIC;
    oHwIcapRelinquish : out STD_LOGIC;
    oSemCapRelinquish : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    oIRq : out STD_LOGIC;
    iClk : in STD_LOGIC;
    iMonitorRegByte : in STD_LOGIC_VECTOR ( 7 downto 0 );
    iSemMonRxRead : in STD_LOGIC;
    iSemMonTxData : in STD_LOGIC_VECTOR ( 7 downto 0 );
    iSemMonTxWrite : in STD_LOGIC;
    iRst_n : in STD_LOGIC;
    iMinVoterRegClearStrobe : in STD_LOGIC;
    iRpMinVoter : in STD_LOGIC_VECTOR ( 3 downto 0 );
    iConfigRegIrqMask : in STD_LOGIC_VECTOR ( 2 downto 0 );
    iHwIcapIrq : in STD_LOGIC;
    iSemStatusessential : in STD_LOGIC;
    iSemStatusuncorrectable : in STD_LOGIC;
    iMonitorRegGetByte : in STD_LOGIC;
    iMonitorRegWriteStrobe : in STD_LOGIC;
    iMonitorRegPutByte : in STD_LOGIC;
    iSemCapRequest : in STD_LOGIC;
    iConfigRegSemEn : in STD_LOGIC;
    iHwIcapRequest : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of semicap_semicap_engine : entity is "semicap_engine";
end semicap_semicap_engine;

architecture STRUCTURE of semicap_semicap_engine is
  signal U_icaparbiter_n_1 : STD_LOGIC;
begin
SEMICAP_FSMEEMUNFWT: entity work.semicap_semicap_fsm
     port map (
      Q(3 downto 0) => Q(3 downto 0),
      \axi_rdata_reg[8]\ => U_icaparbiter_n_1,
      iClk => iClk,
      iConfigRegIrqMask(2 downto 0) => iConfigRegIrqMask(2 downto 0),
      iHwIcapIrq => iHwIcapIrq,
      iMinVoterRegClearStrobe => iMinVoterRegClearStrobe,
      iMonitorRegByte(7 downto 0) => iMonitorRegByte(7 downto 0),
      iMonitorRegGetByte => iMonitorRegGetByte,
      iMonitorRegPutByte => iMonitorRegPutByte,
      iMonitorRegWriteStrobe => iMonitorRegWriteStrobe,
      iRpMinVoter(3 downto 0) => iRpMinVoter(3 downto 0),
      iRst_n => iRst_n,
      iSemMonRxRead => iSemMonRxRead,
      iSemMonTxData(7 downto 0) => iSemMonTxData(7 downto 0),
      iSemMonTxWrite => iSemMonTxWrite,
      iSemStatusessential => iSemStatusessential,
      iSemStatusuncorrectable => iSemStatusuncorrectable,
      oIRq => oIRq,
      oMonitorRegByte(7 downto 0) => oMonitorRegByte(7 downto 0),
      oSemMonRxData(7 downto 0) => oSemMonRxData(7 downto 0),
      oSemMonRxEmpty => oSemMonRxEmpty,
      oSemMonTxFull => oSemMonTxFull,
      oStatusRegFifoCmdFull => oStatusRegFifoCmdFull,
      oStatusRegMonEmpty => oStatusRegMonEmpty
    );
U_icaparbiter: entity work.semicap_icapArbiter
     port map (
      areset_n => U_icaparbiter_n_1,
      iClk => iClk,
      iConfigRegSemEn => iConfigRegSemEn,
      iHwIcapRequest => iHwIcapRequest,
      iRst_n => iRst_n,
      iSemCapRequest => iSemCapRequest,
      oConfigRegSemEn => oConfigRegSemEn,
      oHwIcapGrant => oHwIcapGrant,
      oHwIcapRelinquish => oHwIcapRelinquish,
      oSemCapGrant => oSemCapGrant,
      oSemCapRelinquish => oSemCapRelinquish
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity semicap_semicap_semicap_engine_0_0 is
  port (
    iClk : in STD_LOGIC;
    iConfigRegIrqMask : in STD_LOGIC_VECTOR ( 2 downto 0 );
    iConfigRegSemEn : in STD_LOGIC;
    iHwIcapIrq : in STD_LOGIC;
    iHwIcapRequest : in STD_LOGIC;
    iMinVoterRegClearStrobe : in STD_LOGIC;
    iMonitorRegByte : in STD_LOGIC_VECTOR ( 7 downto 0 );
    iMonitorRegGetByte : in STD_LOGIC;
    iMonitorRegPutByte : in STD_LOGIC;
    iMonitorRegWriteStrobe : in STD_LOGIC;
    iResetsReg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    iRpMinVoter : in STD_LOGIC_VECTOR ( 3 downto 0 );
    iRst_n : in STD_LOGIC;
    iSemCapRequest : in STD_LOGIC;
    iSemCmdBusy : in STD_LOGIC;
    iSemMonRxRead : in STD_LOGIC;
    iSemMonTxData : in STD_LOGIC_VECTOR ( 7 downto 0 );
    iSemMonTxWrite : in STD_LOGIC;
    iSemStatusclassification : in STD_LOGIC;
    iSemStatuscorrection : in STD_LOGIC;
    iSemStatusdetectOnly : in STD_LOGIC;
    iSemStatusdiagnosticScan : in STD_LOGIC;
    iSemStatusessential : in STD_LOGIC;
    iSemStatusheartbeat : in STD_LOGIC;
    iSemStatusinitialization : in STD_LOGIC;
    iSemStatusinjection : in STD_LOGIC;
    iSemStatusobservation : in STD_LOGIC;
    iSemStatusuncorrectable : in STD_LOGIC;
    iTblAddReg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    oConfigRegIrqMask : out STD_LOGIC_VECTOR ( 2 downto 0 );
    oConfigRegSemEn : out STD_LOGIC;
    oDevInfoId : out STD_LOGIC_VECTOR ( 7 downto 0 );
    oDevInfoVersionMajor : out STD_LOGIC_VECTOR ( 7 downto 0 );
    oDevInfoVersionMinor : out STD_LOGIC_VECTOR ( 7 downto 0 );
    oHwIcapEos : out STD_LOGIC;
    oHwIcapGrant : out STD_LOGIC;
    oHwIcapRelinquish : out STD_LOGIC;
    oIRq : out STD_LOGIC;
    oMinVoterRegCmpStat : out STD_LOGIC;
    oMinVoterRegTmrStat : out STD_LOGIC_VECTOR ( 2 downto 0 );
    oMonitorRegByte : out STD_LOGIC_VECTOR ( 7 downto 0 );
    oMuxSemSelect : out STD_LOGIC;
    oRpReset_n : out STD_LOGIC_VECTOR ( 2 downto 0 );
    oSemAuxErrorCrEs : out STD_LOGIC;
    oSemAuxErrorCrNe : out STD_LOGIC;
    oSemAuxErrorUc : out STD_LOGIC;
    oSemCapGrant : out STD_LOGIC;
    oSemCapRelinquish : out STD_LOGIC;
    oSemCmdCode : out STD_LOGIC_VECTOR ( 39 downto 0 );
    oSemCmdStrobe : out STD_LOGIC;
    oSemFetchTblAddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    oSemMonRxData : out STD_LOGIC_VECTOR ( 7 downto 0 );
    oSemMonRxEmpty : out STD_LOGIC;
    oSemMonTxFull : out STD_LOGIC;
    oStatusRegFifoCmdFull : out STD_LOGIC;
    oStatusRegFifoStatFull : out STD_LOGIC;
    oStatusRegMonEmpty : out STD_LOGIC;
    oStatusRegState : out STD_LOGIC_VECTOR ( 3 downto 0 );
    oTblAddReg : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of semicap_semicap_semicap_engine_0_0 : entity is "semicap_semicap_engine_0_0,semicap_engine,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of semicap_semicap_semicap_engine_0_0 : entity is "semicap_semicap_engine_0_0";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of semicap_semicap_semicap_engine_0_0 : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of semicap_semicap_semicap_engine_0_0 : entity is "package_project";
  attribute x_core_info : string;
  attribute x_core_info of semicap_semicap_semicap_engine_0_0 : entity is "semicap_engine,Vivado 2019.1.1";
end semicap_semicap_semicap_engine_0_0;

architecture STRUCTURE of semicap_semicap_semicap_engine_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^iconfigregirqmask\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^iresetsreg\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^itbladdreg\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^osemcapgrant\ : STD_LOGIC;
  signal \^osemmontxfull\ : STD_LOGIC;
  signal \oStatusRegState[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \oStatusRegState[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \oStatusRegState[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \oStatusRegState[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \oStatusRegState[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \oStatusRegState[2]_INST_0\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \oStatusRegState[3]_INST_0\ : label is "soft_lutpair255";
  attribute x_interface_info : string;
  attribute x_interface_info of iClk : signal is "xilinx.com:signal:clock:1.0 iClk CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of iClk : signal is "XIL_INTERFACENAME iClk, ASSOCIATED_RESET iRst_n:oRpReset_n, PHASE 0.000, CLK_DOMAIN semicap_clk_axi, INSERT_VIP 0";
  attribute x_interface_info of iRst_n : signal is "xilinx.com:signal:reset:1.0 iRst_n RST";
  attribute x_interface_parameter of iRst_n : signal is "XIL_INTERFACENAME iRst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of oIRq : signal is "xilinx.com:signal:interrupt:1.0 oIRq INTERRUPT";
  attribute x_interface_parameter of oIRq : signal is "XIL_INTERFACENAME oIRq, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute x_interface_info of oRpReset_n : signal is "xilinx.com:signal:reset:1.0 oRpReset_n RST";
  attribute x_interface_parameter of oRpReset_n : signal is "XIL_INTERFACENAME oRpReset_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
begin
  \^iconfigregirqmask\(2 downto 0) <= iConfigRegIrqMask(2 downto 0);
  \^iresetsreg\(2 downto 0) <= iResetsReg(2 downto 0);
  \^itbladdreg\(31 downto 0) <= iTblAddReg(31 downto 0);
  oConfigRegIrqMask(2 downto 0) <= \^iconfigregirqmask\(2 downto 0);
  oDevInfoId(7) <= \<const1>\;
  oDevInfoId(6) <= \<const0>\;
  oDevInfoId(5) <= \<const1>\;
  oDevInfoId(4) <= \<const0>\;
  oDevInfoId(3) <= \<const1>\;
  oDevInfoId(2) <= \<const1>\;
  oDevInfoId(1) <= \<const0>\;
  oDevInfoId(0) <= \<const0>\;
  oDevInfoVersionMajor(7) <= \<const0>\;
  oDevInfoVersionMajor(6) <= \<const0>\;
  oDevInfoVersionMajor(5) <= \<const0>\;
  oDevInfoVersionMajor(4) <= \<const0>\;
  oDevInfoVersionMajor(3) <= \<const0>\;
  oDevInfoVersionMajor(2) <= \<const0>\;
  oDevInfoVersionMajor(1) <= \<const0>\;
  oDevInfoVersionMajor(0) <= \<const1>\;
  oDevInfoVersionMinor(7) <= \<const0>\;
  oDevInfoVersionMinor(6) <= \<const0>\;
  oDevInfoVersionMinor(5) <= \<const0>\;
  oDevInfoVersionMinor(4) <= \<const0>\;
  oDevInfoVersionMinor(3) <= \<const0>\;
  oDevInfoVersionMinor(2) <= \<const0>\;
  oDevInfoVersionMinor(1) <= \<const1>\;
  oDevInfoVersionMinor(0) <= \<const0>\;
  oHwIcapEos <= \<const0>\;
  oMuxSemSelect <= \^osemcapgrant\;
  oRpReset_n(2 downto 0) <= \^iresetsreg\(2 downto 0);
  oSemAuxErrorCrEs <= \<const0>\;
  oSemAuxErrorCrNe <= \<const0>\;
  oSemAuxErrorUc <= \<const0>\;
  oSemCapGrant <= \^osemcapgrant\;
  oSemCmdCode(39) <= \<const0>\;
  oSemCmdCode(38) <= \<const0>\;
  oSemCmdCode(37) <= \<const0>\;
  oSemCmdCode(36) <= \<const0>\;
  oSemCmdCode(35) <= \<const0>\;
  oSemCmdCode(34) <= \<const0>\;
  oSemCmdCode(33) <= \<const0>\;
  oSemCmdCode(32) <= \<const0>\;
  oSemCmdCode(31) <= \<const0>\;
  oSemCmdCode(30) <= \<const0>\;
  oSemCmdCode(29) <= \<const0>\;
  oSemCmdCode(28) <= \<const0>\;
  oSemCmdCode(27) <= \<const0>\;
  oSemCmdCode(26) <= \<const0>\;
  oSemCmdCode(25) <= \<const0>\;
  oSemCmdCode(24) <= \<const0>\;
  oSemCmdCode(23) <= \<const0>\;
  oSemCmdCode(22) <= \<const0>\;
  oSemCmdCode(21) <= \<const0>\;
  oSemCmdCode(20) <= \<const0>\;
  oSemCmdCode(19) <= \<const0>\;
  oSemCmdCode(18) <= \<const0>\;
  oSemCmdCode(17) <= \<const0>\;
  oSemCmdCode(16) <= \<const0>\;
  oSemCmdCode(15) <= \<const0>\;
  oSemCmdCode(14) <= \<const0>\;
  oSemCmdCode(13) <= \<const0>\;
  oSemCmdCode(12) <= \<const0>\;
  oSemCmdCode(11) <= \<const0>\;
  oSemCmdCode(10) <= \<const0>\;
  oSemCmdCode(9) <= \<const0>\;
  oSemCmdCode(8) <= \<const0>\;
  oSemCmdCode(7) <= \<const0>\;
  oSemCmdCode(6) <= \<const0>\;
  oSemCmdCode(5) <= \<const0>\;
  oSemCmdCode(4) <= \<const0>\;
  oSemCmdCode(3) <= \<const0>\;
  oSemCmdCode(2) <= \<const0>\;
  oSemCmdCode(1) <= \<const0>\;
  oSemCmdCode(0) <= \<const0>\;
  oSemCmdStrobe <= \<const0>\;
  oSemFetchTblAddr(31 downto 0) <= \^itbladdreg\(31 downto 0);
  oSemMonTxFull <= \^osemmontxfull\;
  oStatusRegFifoStatFull <= \^osemmontxfull\;
  oTblAddReg(31 downto 0) <= \^itbladdreg\(31 downto 0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.semicap_semicap_engine
     port map (
      Q(3) => oMinVoterRegCmpStat,
      Q(2 downto 0) => oMinVoterRegTmrStat(2 downto 0),
      iClk => iClk,
      iConfigRegIrqMask(2 downto 0) => \^iconfigregirqmask\(2 downto 0),
      iConfigRegSemEn => iConfigRegSemEn,
      iHwIcapIrq => iHwIcapIrq,
      iHwIcapRequest => iHwIcapRequest,
      iMinVoterRegClearStrobe => iMinVoterRegClearStrobe,
      iMonitorRegByte(7 downto 0) => iMonitorRegByte(7 downto 0),
      iMonitorRegGetByte => iMonitorRegGetByte,
      iMonitorRegPutByte => iMonitorRegPutByte,
      iMonitorRegWriteStrobe => iMonitorRegWriteStrobe,
      iRpMinVoter(3 downto 0) => iRpMinVoter(3 downto 0),
      iRst_n => iRst_n,
      iSemCapRequest => iSemCapRequest,
      iSemMonRxRead => iSemMonRxRead,
      iSemMonTxData(7 downto 0) => iSemMonTxData(7 downto 0),
      iSemMonTxWrite => iSemMonTxWrite,
      iSemStatusessential => iSemStatusessential,
      iSemStatusuncorrectable => iSemStatusuncorrectable,
      oConfigRegSemEn => oConfigRegSemEn,
      oHwIcapGrant => oHwIcapGrant,
      oHwIcapRelinquish => oHwIcapRelinquish,
      oIRq => oIRq,
      oMonitorRegByte(7 downto 0) => oMonitorRegByte(7 downto 0),
      oSemCapGrant => \^osemcapgrant\,
      oSemCapRelinquish => oSemCapRelinquish,
      oSemMonRxData(7 downto 0) => oSemMonRxData(7 downto 0),
      oSemMonRxEmpty => oSemMonRxEmpty,
      oSemMonTxFull => \^osemmontxfull\,
      oStatusRegFifoCmdFull => oStatusRegFifoCmdFull,
      oStatusRegMonEmpty => oStatusRegMonEmpty
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
\oStatusRegState[0]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \oStatusRegState[0]_INST_0_i_1_n_0\,
      I1 => \oStatusRegState[0]_INST_0_i_2_n_0\,
      O => oStatusRegState(0),
      S => iSemStatusinitialization
    );
\oStatusRegState[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEEE"
    )
        port map (
      I0 => iSemStatusdetectOnly,
      I1 => iSemStatusclassification,
      I2 => iSemStatusinjection,
      I3 => iSemStatuscorrection,
      I4 => iSemStatusdiagnosticScan,
      I5 => iSemStatusobservation,
      O => \oStatusRegState[0]_INST_0_i_1_n_0\
    );
\oStatusRegState[0]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => iSemStatusdiagnosticScan,
      I1 => iSemStatusdetectOnly,
      I2 => iSemStatuscorrection,
      I3 => iSemStatusclassification,
      I4 => iSemStatusinjection,
      I5 => iSemStatusobservation,
      O => \oStatusRegState[0]_INST_0_i_2_n_0\
    );
\oStatusRegState[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFEA"
    )
        port map (
      I0 => iSemStatusdiagnosticScan,
      I1 => iSemStatusdetectOnly,
      I2 => iSemStatusinjection,
      I3 => \oStatusRegState[1]_INST_0_i_1_n_0\,
      I4 => iSemStatusobservation,
      I5 => iSemStatusinitialization,
      O => oStatusRegState(1)
    );
\oStatusRegState[1]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => iSemStatuscorrection,
      I1 => iSemStatusclassification,
      O => \oStatusRegState[1]_INST_0_i_1_n_0\
    );
\oStatusRegState[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \oStatusRegState[2]_INST_0_i_1_n_0\,
      I1 => iSemStatusinitialization,
      O => oStatusRegState(2)
    );
\oStatusRegState[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEE8"
    )
        port map (
      I0 => iSemStatusobservation,
      I1 => iSemStatusdiagnosticScan,
      I2 => iSemStatusinjection,
      I3 => iSemStatusdetectOnly,
      I4 => iSemStatuscorrection,
      I5 => iSemStatusclassification,
      O => \oStatusRegState[2]_INST_0_i_1_n_0\
    );
\oStatusRegState[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \oStatusRegState[3]_INST_0_i_1_n_0\,
      I1 => iSemStatusinitialization,
      O => oStatusRegState(3)
    );
\oStatusRegState[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEC"
    )
        port map (
      I0 => iSemStatusobservation,
      I1 => iSemStatusinjection,
      I2 => iSemStatusclassification,
      I3 => iSemStatuscorrection,
      I4 => iSemStatusdetectOnly,
      I5 => iSemStatusdiagnosticScan,
      O => \oStatusRegState[3]_INST_0_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity semicap is
  port (
    AXI_ENG_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    AXI_ENG_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_ENG_arready : out STD_LOGIC;
    AXI_ENG_arvalid : in STD_LOGIC;
    AXI_ENG_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    AXI_ENG_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_ENG_awready : out STD_LOGIC;
    AXI_ENG_awvalid : in STD_LOGIC;
    AXI_ENG_bready : in STD_LOGIC;
    AXI_ENG_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_ENG_bvalid : out STD_LOGIC;
    AXI_ENG_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_ENG_rready : in STD_LOGIC;
    AXI_ENG_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_ENG_rvalid : out STD_LOGIC;
    AXI_ENG_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_ENG_wready : out STD_LOGIC;
    AXI_ENG_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_ENG_wvalid : in STD_LOGIC;
    AXI_HW_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    AXI_HW_arready : out STD_LOGIC;
    AXI_HW_arvalid : in STD_LOGIC;
    AXI_HW_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    AXI_HW_awready : out STD_LOGIC;
    AXI_HW_awvalid : in STD_LOGIC;
    AXI_HW_bready : in STD_LOGIC;
    AXI_HW_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_HW_bvalid : out STD_LOGIC;
    AXI_HW_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_HW_rready : in STD_LOGIC;
    AXI_HW_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_HW_rvalid : out STD_LOGIC;
    AXI_HW_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_HW_wready : out STD_LOGIC;
    AXI_HW_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_HW_wvalid : in STD_LOGIC;
    IRq : out STD_LOGIC;
    areset_n : in STD_LOGIC;
    clk_axi : in STD_LOGIC;
    iRpMinVoter_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    oRpReset_n_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    spi_c_0 : out STD_LOGIC;
    spi_d_0 : out STD_LOGIC;
    spi_q_0 : in STD_LOGIC;
    spi_s_n_0 : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of semicap : entity is true;
  attribute hw_handoff : string;
  attribute hw_handoff of semicap : entity is "semicap.hwdef";
end semicap;

architecture STRUCTURE of semicap is
  signal axi_hwicap_cap_req : STD_LOGIC;
  signal axi_hwicap_icap_csib : STD_LOGIC;
  signal axi_hwicap_icap_rdwrb : STD_LOGIC;
  signal axi_hwicap_ip2intc_irpt : STD_LOGIC;
  signal fecc_far : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal fetch_txdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal hipero_icap_0_fecc_crcerror : STD_LOGIC;
  signal hipero_icap_0_fecc_eccerrornotsingle : STD_LOGIC;
  signal hipero_icap_0_fecc_eccerrorsingle : STD_LOGIC;
  signal hipero_icap_0_fecc_endofframe : STD_LOGIC;
  signal hipero_icap_0_fecc_endofscan : STD_LOGIC;
  signal hipero_icap_0_icap_avail : STD_LOGIC;
  signal hipero_icap_0_icap_prdone : STD_LOGIC;
  signal hipero_icap_0_icap_prerror : STD_LOGIC;
  signal hipero_sem_cap_req : STD_LOGIC;
  signal hipero_sem_command_busy : STD_LOGIC;
  signal hipero_sem_fecc_farsel : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal hipero_sem_fetch_rxread : STD_LOGIC;
  signal hipero_sem_fetch_txwrite : STD_LOGIC;
  signal hipero_sem_icap_csib : STD_LOGIC;
  signal hipero_sem_icap_rdwrb : STD_LOGIC;
  signal hipero_sem_monitor_rxread : STD_LOGIC;
  signal hipero_sem_monitor_txwrite : STD_LOGIC;
  signal hipero_sem_status_classification : STD_LOGIC;
  signal hipero_sem_status_correction : STD_LOGIC;
  signal hipero_sem_status_detect_only : STD_LOGIC;
  signal hipero_sem_status_diagnostic_scan : STD_LOGIC;
  signal hipero_sem_status_essential : STD_LOGIC;
  signal hipero_sem_status_heartbeat : STD_LOGIC;
  signal hipero_sem_status_initialization : STD_LOGIC;
  signal hipero_sem_status_injection : STD_LOGIC;
  signal hipero_sem_status_observation : STD_LOGIC;
  signal hipero_sem_status_uncorrectable : STD_LOGIC;
  signal iConfigRegIrqMask : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal iHwIcapO : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal iIcapO : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal iMonitorRegByte : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal iResetsReg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal iSemIcapO : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal iSemMonTxData : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal iTblAddReg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal icapmux_0_oHwIcapAvail : STD_LOGIC;
  signal icapmux_0_oHwIcapI : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal icapmux_0_oIcapCsib : STD_LOGIC;
  signal icapmux_0_oIcapI : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal icapmux_0_oIcapRdWrb : STD_LOGIC;
  signal icapmux_0_oSemIcapAvail : STD_LOGIC;
  signal icapmux_0_oSemIcapI : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal icapmux_0_oSemIcapPrDone : STD_LOGIC;
  signal icapmux_0_oSemIcapPrError : STD_LOGIC;
  signal semicap_axi_0_oConfigRegSemEn : STD_LOGIC;
  signal semicap_axi_0_oMinVoterRegClearStrobe : STD_LOGIC;
  signal semicap_axi_0_oMonitorRegGetByte : STD_LOGIC;
  signal semicap_axi_0_oMonitorRegPutByte : STD_LOGIC;
  signal semicap_axi_0_oMonitorRegWriteStrobe : STD_LOGIC;
  signal semicap_engine_0_oConfigRegIrqMask : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal semicap_engine_0_oConfigRegSemEn : STD_LOGIC;
  signal semicap_engine_0_oDevInfoId : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal semicap_engine_0_oDevInfoVersionMajor : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal semicap_engine_0_oDevInfoVersionMinor : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal semicap_engine_0_oHwIcapEos : STD_LOGIC;
  signal semicap_engine_0_oHwIcapGrant : STD_LOGIC;
  signal semicap_engine_0_oHwIcapRelinquish : STD_LOGIC;
  signal semicap_engine_0_oMinVoterRegCmpStat : STD_LOGIC;
  signal semicap_engine_0_oMinVoterRegTmrStat : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal semicap_engine_0_oMonitorRegByte : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal semicap_engine_0_oMuxSemSelect : STD_LOGIC;
  signal semicap_engine_0_oSemAuxErrorCrEs : STD_LOGIC;
  signal semicap_engine_0_oSemAuxErrorCrNe : STD_LOGIC;
  signal semicap_engine_0_oSemAuxErrorUc : STD_LOGIC;
  signal semicap_engine_0_oSemCapGrant : STD_LOGIC;
  signal semicap_engine_0_oSemCapRelinquish : STD_LOGIC;
  signal semicap_engine_0_oSemCmdCode : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal semicap_engine_0_oSemCmdStrobe : STD_LOGIC;
  signal semicap_engine_0_oSemFetchTblAddr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal semicap_engine_0_oSemMonRxData : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal semicap_engine_0_oSemMonRxEmpty : STD_LOGIC;
  signal semicap_engine_0_oSemMonTxFull : STD_LOGIC;
  signal semicap_engine_0_oStatusRegFifoCmdFull : STD_LOGIC;
  signal semicap_engine_0_oStatusRegFifoStatFull : STD_LOGIC;
  signal semicap_engine_0_oStatusRegMonEmpty : STD_LOGIC;
  signal semicap_engine_0_oStatusRegState : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal semicap_engine_0_oTblAddReg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal semicap_spihelper_0_fetch_rxdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal semicap_spihelper_0_fetch_rxempty : STD_LOGIC;
  signal semicap_spihelper_0_fetch_txfull : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of axi_hwicap : label is "semicap_axi_hwicap_0,axi_hwicap,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of axi_hwicap : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of axi_hwicap : label is "axi_hwicap,Vivado 2019.1.1";
  attribute CHECK_LICENSE_TYPE of hipero_icap_0 : label is "semicap_hipero_icap_0_0,hipero_icap,{}";
  attribute downgradeipidentifiedwarnings of hipero_icap_0 : label is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of hipero_icap_0 : label is "package_project";
  attribute x_core_info of hipero_icap_0 : label is "hipero_icap,Vivado 2018.3.1";
  attribute x_core_info of hipero_sem : label is "sem_ultra_v3_1_11,Vivado 2019.1.1";
  attribute CHECK_LICENSE_TYPE of icapmux_0 : label is "semicap_icapmux_0_0,icapmux,{}";
  attribute downgradeipidentifiedwarnings of icapmux_0 : label is "yes";
  attribute ip_definition_source of icapmux_0 : label is "module_ref";
  attribute x_core_info of icapmux_0 : label is "icapmux,Vivado 2019.1.1";
  attribute CHECK_LICENSE_TYPE of semicap_axi_0 : label is "semicap_semicap_axi_0_0,semicap_axi_v1_0,{}";
  attribute downgradeipidentifiedwarnings of semicap_axi_0 : label is "yes";
  attribute x_core_info of semicap_axi_0 : label is "semicap_axi_v1_0,Vivado 2019.1.1";
  attribute CHECK_LICENSE_TYPE of semicap_engine_0 : label is "semicap_semicap_engine_0_0,semicap_engine,{}";
  attribute downgradeipidentifiedwarnings of semicap_engine_0 : label is "yes";
  attribute ip_definition_source of semicap_engine_0 : label is "package_project";
  attribute x_core_info of semicap_engine_0 : label is "semicap_engine,Vivado 2019.1.1";
  attribute CHECK_LICENSE_TYPE of semicap_spihelper_0 : label is "semicap_semicap_spihelper_0_0,sem_ultra_0_spi,{}";
  attribute downgradeipidentifiedwarnings of semicap_spihelper_0 : label is "yes";
  attribute ip_definition_source of semicap_spihelper_0 : label is "package_project";
  attribute x_core_info of semicap_spihelper_0 : label is "sem_ultra_0_spi,Vivado 2019.1.1";
  attribute x_interface_info : string;
  attribute x_interface_info of AXI_ENG_arready : signal is "xilinx.com:interface:aximm:1.0 AXI_ENG ARREADY";
  attribute x_interface_info of AXI_ENG_arvalid : signal is "xilinx.com:interface:aximm:1.0 AXI_ENG ARVALID";
  attribute x_interface_info of AXI_ENG_awready : signal is "xilinx.com:interface:aximm:1.0 AXI_ENG AWREADY";
  attribute x_interface_info of AXI_ENG_awvalid : signal is "xilinx.com:interface:aximm:1.0 AXI_ENG AWVALID";
  attribute x_interface_info of AXI_ENG_bready : signal is "xilinx.com:interface:aximm:1.0 AXI_ENG BREADY";
  attribute x_interface_info of AXI_ENG_bvalid : signal is "xilinx.com:interface:aximm:1.0 AXI_ENG BVALID";
  attribute x_interface_info of AXI_ENG_rready : signal is "xilinx.com:interface:aximm:1.0 AXI_ENG RREADY";
  attribute x_interface_info of AXI_ENG_rvalid : signal is "xilinx.com:interface:aximm:1.0 AXI_ENG RVALID";
  attribute x_interface_info of AXI_ENG_wready : signal is "xilinx.com:interface:aximm:1.0 AXI_ENG WREADY";
  attribute x_interface_info of AXI_ENG_wvalid : signal is "xilinx.com:interface:aximm:1.0 AXI_ENG WVALID";
  attribute x_interface_info of AXI_HW_arready : signal is "xilinx.com:interface:aximm:1.0 AXI_HW ARREADY";
  attribute x_interface_info of AXI_HW_arvalid : signal is "xilinx.com:interface:aximm:1.0 AXI_HW ARVALID";
  attribute x_interface_info of AXI_HW_awready : signal is "xilinx.com:interface:aximm:1.0 AXI_HW AWREADY";
  attribute x_interface_info of AXI_HW_awvalid : signal is "xilinx.com:interface:aximm:1.0 AXI_HW AWVALID";
  attribute x_interface_info of AXI_HW_bready : signal is "xilinx.com:interface:aximm:1.0 AXI_HW BREADY";
  attribute x_interface_info of AXI_HW_bvalid : signal is "xilinx.com:interface:aximm:1.0 AXI_HW BVALID";
  attribute x_interface_info of AXI_HW_rready : signal is "xilinx.com:interface:aximm:1.0 AXI_HW RREADY";
  attribute x_interface_info of AXI_HW_rvalid : signal is "xilinx.com:interface:aximm:1.0 AXI_HW RVALID";
  attribute x_interface_info of AXI_HW_wready : signal is "xilinx.com:interface:aximm:1.0 AXI_HW WREADY";
  attribute x_interface_info of AXI_HW_wvalid : signal is "xilinx.com:interface:aximm:1.0 AXI_HW WVALID";
  attribute x_interface_info of areset_n : signal is "xilinx.com:signal:reset:1.0 RST.ARESET_N RST";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of areset_n : signal is "XIL_INTERFACENAME RST.ARESET_N, INSERT_VIP 0, POLARITY ACTIVE_LOW";
  attribute x_interface_info of clk_axi : signal is "xilinx.com:signal:clock:1.0 CLK.CLK_AXI CLK";
  attribute x_interface_parameter of clk_axi : signal is "XIL_INTERFACENAME CLK.CLK_AXI, ASSOCIATED_BUSIF AXI_ENG:AXI_HW, ASSOCIATED_RESET areset_n, CLK_DOMAIN semicap_clk_axi, FREQ_HZ 100000000, INSERT_VIP 0, PHASE 0.000";
  attribute x_interface_info of AXI_ENG_araddr : signal is "xilinx.com:interface:aximm:1.0 AXI_ENG ARADDR";
  attribute x_interface_parameter of AXI_ENG_araddr : signal is "XIL_INTERFACENAME AXI_ENG, ADDR_WIDTH 12, ARUSER_WIDTH 0, AWUSER_WIDTH 0, BUSER_WIDTH 0, CLK_DOMAIN semicap_clk_axi, DATA_WIDTH 32, FREQ_HZ 100000000, HAS_BRESP 1, HAS_BURST 0, HAS_CACHE 0, HAS_LOCK 0, HAS_PROT 1, HAS_QOS 0, HAS_REGION 0, HAS_RRESP 1, HAS_WSTRB 1, ID_WIDTH 0, INSERT_VIP 0, MAX_BURST_LENGTH 1, NUM_READ_OUTSTANDING 1, NUM_READ_THREADS 1, NUM_WRITE_OUTSTANDING 1, NUM_WRITE_THREADS 1, PHASE 0.000, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, RUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, SUPPORTS_NARROW_BURST 0, WUSER_BITS_PER_BYTE 0, WUSER_WIDTH 0";
  attribute x_interface_info of AXI_ENG_arprot : signal is "xilinx.com:interface:aximm:1.0 AXI_ENG ARPROT";
  attribute x_interface_info of AXI_ENG_awaddr : signal is "xilinx.com:interface:aximm:1.0 AXI_ENG AWADDR";
  attribute x_interface_info of AXI_ENG_awprot : signal is "xilinx.com:interface:aximm:1.0 AXI_ENG AWPROT";
  attribute x_interface_info of AXI_ENG_bresp : signal is "xilinx.com:interface:aximm:1.0 AXI_ENG BRESP";
  attribute x_interface_info of AXI_ENG_rdata : signal is "xilinx.com:interface:aximm:1.0 AXI_ENG RDATA";
  attribute x_interface_info of AXI_ENG_rresp : signal is "xilinx.com:interface:aximm:1.0 AXI_ENG RRESP";
  attribute x_interface_info of AXI_ENG_wdata : signal is "xilinx.com:interface:aximm:1.0 AXI_ENG WDATA";
  attribute x_interface_info of AXI_ENG_wstrb : signal is "xilinx.com:interface:aximm:1.0 AXI_ENG WSTRB";
  attribute x_interface_info of AXI_HW_araddr : signal is "xilinx.com:interface:aximm:1.0 AXI_HW ARADDR";
  attribute x_interface_parameter of AXI_HW_araddr : signal is "XIL_INTERFACENAME AXI_HW, ADDR_WIDTH 12, ARUSER_WIDTH 0, AWUSER_WIDTH 0, BUSER_WIDTH 0, CLK_DOMAIN semicap_clk_axi, DATA_WIDTH 32, FREQ_HZ 100000000, HAS_BRESP 1, HAS_BURST 0, HAS_CACHE 0, HAS_LOCK 0, HAS_PROT 0, HAS_QOS 0, HAS_REGION 0, HAS_RRESP 1, HAS_WSTRB 1, ID_WIDTH 0, INSERT_VIP 0, MAX_BURST_LENGTH 1, NUM_READ_OUTSTANDING 1, NUM_READ_THREADS 1, NUM_WRITE_OUTSTANDING 1, NUM_WRITE_THREADS 1, PHASE 0.000, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, RUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, SUPPORTS_NARROW_BURST 0, WUSER_BITS_PER_BYTE 0, WUSER_WIDTH 0";
  attribute x_interface_info of AXI_HW_awaddr : signal is "xilinx.com:interface:aximm:1.0 AXI_HW AWADDR";
  attribute x_interface_info of AXI_HW_bresp : signal is "xilinx.com:interface:aximm:1.0 AXI_HW BRESP";
  attribute x_interface_info of AXI_HW_rdata : signal is "xilinx.com:interface:aximm:1.0 AXI_HW RDATA";
  attribute x_interface_info of AXI_HW_rresp : signal is "xilinx.com:interface:aximm:1.0 AXI_HW RRESP";
  attribute x_interface_info of AXI_HW_wdata : signal is "xilinx.com:interface:aximm:1.0 AXI_HW WDATA";
  attribute x_interface_info of AXI_HW_wstrb : signal is "xilinx.com:interface:aximm:1.0 AXI_HW WSTRB";
begin
axi_hwicap: entity work.semicap_semicap_axi_hwicap_0
     port map (
      cap_gnt => semicap_engine_0_oHwIcapGrant,
      cap_rel => semicap_engine_0_oHwIcapRelinquish,
      cap_req => axi_hwicap_cap_req,
      eos_in => semicap_engine_0_oHwIcapEos,
      icap_avail => icapmux_0_oHwIcapAvail,
      icap_clk => clk_axi,
      icap_csib => axi_hwicap_icap_csib,
      icap_i(31 downto 0) => icapmux_0_oHwIcapI(31 downto 0),
      icap_o(31 downto 0) => iHwIcapO(31 downto 0),
      icap_rdwrb => axi_hwicap_icap_rdwrb,
      ip2intc_irpt => axi_hwicap_ip2intc_irpt,
      s_axi_aclk => clk_axi,
      s_axi_araddr(8 downto 0) => AXI_HW_araddr(8 downto 0),
      s_axi_aresetn => areset_n,
      s_axi_arready => AXI_HW_arready,
      s_axi_arvalid => AXI_HW_arvalid,
      s_axi_awaddr(8 downto 0) => AXI_HW_awaddr(8 downto 0),
      s_axi_awready => AXI_HW_awready,
      s_axi_awvalid => AXI_HW_awvalid,
      s_axi_bready => AXI_HW_bready,
      s_axi_bresp(1 downto 0) => AXI_HW_bresp(1 downto 0),
      s_axi_bvalid => AXI_HW_bvalid,
      s_axi_rdata(31 downto 0) => AXI_HW_rdata(31 downto 0),
      s_axi_rready => AXI_HW_rready,
      s_axi_rresp(1 downto 0) => AXI_HW_rresp(1 downto 0),
      s_axi_rvalid => AXI_HW_rvalid,
      s_axi_wdata(31 downto 0) => AXI_HW_wdata(31 downto 0),
      s_axi_wready => AXI_HW_wready,
      s_axi_wstrb(3 downto 0) => AXI_HW_wstrb(3 downto 0),
      s_axi_wvalid => AXI_HW_wvalid
    );
hipero_icap_0: entity work.semicap_semicap_hipero_icap_0_0
     port map (
      fecc_crcerror => hipero_icap_0_fecc_crcerror,
      fecc_eccerrornotsingle => hipero_icap_0_fecc_eccerrornotsingle,
      fecc_eccerrorsingle => hipero_icap_0_fecc_eccerrorsingle,
      fecc_endofframe => hipero_icap_0_fecc_endofframe,
      fecc_endofscan => hipero_icap_0_fecc_endofscan,
      fecc_far(25 downto 0) => fecc_far(25 downto 0),
      fecc_farsel(1 downto 0) => hipero_sem_fecc_farsel(1 downto 0),
      icap_avail => hipero_icap_0_icap_avail,
      icap_clk => clk_axi,
      icap_csib => icapmux_0_oIcapCsib,
      icap_i(31 downto 0) => icapmux_0_oIcapI(31 downto 0),
      icap_o(31 downto 0) => iIcapO(31 downto 0),
      icap_prdone => hipero_icap_0_icap_prdone,
      icap_prerror => hipero_icap_0_icap_prerror,
      icap_rdwrb => icapmux_0_oIcapRdWrb
    );
hipero_sem: entity work.semicap_semicap_hipero_sem_0
     port map (
      aux_error_cr_es => semicap_engine_0_oSemAuxErrorCrEs,
      aux_error_cr_ne => semicap_engine_0_oSemAuxErrorCrNe,
      aux_error_uc => semicap_engine_0_oSemAuxErrorUc,
      cap_gnt => semicap_engine_0_oSemCapGrant,
      cap_rel => semicap_engine_0_oSemCapRelinquish,
      cap_req => hipero_sem_cap_req,
      command_busy => hipero_sem_command_busy,
      command_code(39 downto 0) => semicap_engine_0_oSemCmdCode(39 downto 0),
      command_strobe => semicap_engine_0_oSemCmdStrobe,
      fecc_crcerror => hipero_icap_0_fecc_crcerror,
      fecc_eccerrornotsingle => hipero_icap_0_fecc_eccerrornotsingle,
      fecc_eccerrorsingle => hipero_icap_0_fecc_eccerrorsingle,
      fecc_endofframe => hipero_icap_0_fecc_endofframe,
      fecc_endofscan => hipero_icap_0_fecc_endofscan,
      fecc_far(25 downto 0) => fecc_far(25 downto 0),
      fecc_farsel(1 downto 0) => hipero_sem_fecc_farsel(1 downto 0),
      fetch_rxdata(7 downto 0) => semicap_spihelper_0_fetch_rxdata(7 downto 0),
      fetch_rxempty => semicap_spihelper_0_fetch_rxempty,
      fetch_rxread => hipero_sem_fetch_rxread,
      fetch_tbladdr(31 downto 0) => semicap_engine_0_oSemFetchTblAddr(31 downto 0),
      fetch_txdata(7 downto 0) => fetch_txdata(7 downto 0),
      fetch_txfull => semicap_spihelper_0_fetch_txfull,
      fetch_txwrite => hipero_sem_fetch_txwrite,
      icap_avail => icapmux_0_oSemIcapAvail,
      icap_clk => clk_axi,
      icap_csib => hipero_sem_icap_csib,
      icap_i(31 downto 0) => iSemIcapO(31 downto 0),
      icap_o(31 downto 0) => icapmux_0_oSemIcapI(31 downto 0),
      icap_prdone => icapmux_0_oSemIcapPrDone,
      icap_prerror => icapmux_0_oSemIcapPrError,
      icap_rdwrb => hipero_sem_icap_rdwrb,
      monitor_rxdata(7 downto 0) => semicap_engine_0_oSemMonRxData(7 downto 0),
      monitor_rxempty => semicap_engine_0_oSemMonRxEmpty,
      monitor_rxread => hipero_sem_monitor_rxread,
      monitor_txdata(7 downto 0) => iSemMonTxData(7 downto 0),
      monitor_txfull => semicap_engine_0_oSemMonTxFull,
      monitor_txwrite => hipero_sem_monitor_txwrite,
      status_classification => hipero_sem_status_classification,
      status_correction => hipero_sem_status_correction,
      status_detect_only => hipero_sem_status_detect_only,
      status_diagnostic_scan => hipero_sem_status_diagnostic_scan,
      status_essential => hipero_sem_status_essential,
      status_heartbeat => hipero_sem_status_heartbeat,
      status_initialization => hipero_sem_status_initialization,
      status_injection => hipero_sem_status_injection,
      status_observation => hipero_sem_status_observation,
      status_uncorrectable => hipero_sem_status_uncorrectable
    );
icapmux_0: entity work.semicap_semicap_icapmux_0_0
     port map (
      iEngSemSelect => semicap_engine_0_oMuxSemSelect,
      iHwIcapCsib => axi_hwicap_icap_csib,
      iHwIcapO(31 downto 0) => iHwIcapO(31 downto 0),
      iHwIcapWr_n => axi_hwicap_icap_rdwrb,
      iIcapAvail => hipero_icap_0_icap_avail,
      iIcapO(31 downto 0) => iIcapO(31 downto 0),
      iIcapPrDone => hipero_icap_0_icap_prdone,
      iIcapPrError => hipero_icap_0_icap_prerror,
      iSemIcapCsib => hipero_sem_icap_csib,
      iSemIcapO(31 downto 0) => iSemIcapO(31 downto 0),
      iSemIcapWr_n => hipero_sem_icap_rdwrb,
      oHwIcapAvail => icapmux_0_oHwIcapAvail,
      oHwIcapI(31 downto 0) => icapmux_0_oHwIcapI(31 downto 0),
      oIcapCsib => icapmux_0_oIcapCsib,
      oIcapI(31 downto 0) => icapmux_0_oIcapI(31 downto 0),
      oIcapRdWrb => icapmux_0_oIcapRdWrb,
      oSemIcapAvail => icapmux_0_oSemIcapAvail,
      oSemIcapI(31 downto 0) => icapmux_0_oSemIcapI(31 downto 0),
      oSemIcapPrDone => icapmux_0_oSemIcapPrDone,
      oSemIcapPrError => icapmux_0_oSemIcapPrError
    );
semicap_axi_0: entity work.semicap_semicap_semicap_axi_0_0
     port map (
      iConfigRegIrqMask(2 downto 0) => semicap_engine_0_oConfigRegIrqMask(2 downto 0),
      iConfigRegSemEn => semicap_engine_0_oConfigRegSemEn,
      iDevInfoId(7 downto 0) => semicap_engine_0_oDevInfoId(7 downto 0),
      iDevInfoVersionMajor(7 downto 0) => semicap_engine_0_oDevInfoVersionMajor(7 downto 0),
      iDevInfoVersionMinor(7 downto 0) => semicap_engine_0_oDevInfoVersionMinor(7 downto 0),
      iMinVoterRegCmpStat => semicap_engine_0_oMinVoterRegCmpStat,
      iMinVoterRegTmrStat(2 downto 0) => semicap_engine_0_oMinVoterRegTmrStat(2 downto 0),
      iMonitorRegByte(7 downto 0) => semicap_engine_0_oMonitorRegByte(7 downto 0),
      iStatusRegFifoCmdFull => semicap_engine_0_oStatusRegFifoCmdFull,
      iStatusRegFifoStatFull => semicap_engine_0_oStatusRegFifoStatFull,
      iStatusRegMonEmpty => semicap_engine_0_oStatusRegMonEmpty,
      iStatusRegState(3 downto 0) => semicap_engine_0_oStatusRegState(3 downto 0),
      iTblAddReg(31 downto 0) => semicap_engine_0_oTblAddReg(31 downto 0),
      oConfigRegIrqMask(2 downto 0) => iConfigRegIrqMask(2 downto 0),
      oConfigRegSemEn => semicap_axi_0_oConfigRegSemEn,
      oMinVoterRegClearStrobe => semicap_axi_0_oMinVoterRegClearStrobe,
      oMonitorRegByte(7 downto 0) => iMonitorRegByte(7 downto 0),
      oMonitorRegGetByte => semicap_axi_0_oMonitorRegGetByte,
      oMonitorRegPutByte => semicap_axi_0_oMonitorRegPutByte,
      oMonitorRegWriteStrobe => semicap_axi_0_oMonitorRegWriteStrobe,
      oResetsReg(2 downto 0) => iResetsReg(2 downto 0),
      oTblAddReg(31 downto 0) => iTblAddReg(31 downto 0),
      s00_axi_aclk => clk_axi,
      s00_axi_araddr(4 downto 0) => AXI_ENG_araddr(4 downto 0),
      s00_axi_aresetn => areset_n,
      s00_axi_arprot(2 downto 0) => AXI_ENG_arprot(2 downto 0),
      s00_axi_arready => AXI_ENG_arready,
      s00_axi_arvalid => AXI_ENG_arvalid,
      s00_axi_awaddr(4 downto 0) => AXI_ENG_awaddr(4 downto 0),
      s00_axi_awprot(2 downto 0) => AXI_ENG_awprot(2 downto 0),
      s00_axi_awready => AXI_ENG_awready,
      s00_axi_awvalid => AXI_ENG_awvalid,
      s00_axi_bready => AXI_ENG_bready,
      s00_axi_bresp(1 downto 0) => AXI_ENG_bresp(1 downto 0),
      s00_axi_bvalid => AXI_ENG_bvalid,
      s00_axi_rdata(31 downto 0) => AXI_ENG_rdata(31 downto 0),
      s00_axi_rready => AXI_ENG_rready,
      s00_axi_rresp(1 downto 0) => AXI_ENG_rresp(1 downto 0),
      s00_axi_rvalid => AXI_ENG_rvalid,
      s00_axi_wdata(31 downto 0) => AXI_ENG_wdata(31 downto 0),
      s00_axi_wready => AXI_ENG_wready,
      s00_axi_wstrb(3 downto 0) => AXI_ENG_wstrb(3 downto 0),
      s00_axi_wvalid => AXI_ENG_wvalid
    );
semicap_engine_0: entity work.semicap_semicap_semicap_engine_0_0
     port map (
      iClk => clk_axi,
      iConfigRegIrqMask(2 downto 0) => iConfigRegIrqMask(2 downto 0),
      iConfigRegSemEn => semicap_axi_0_oConfigRegSemEn,
      iHwIcapIrq => axi_hwicap_ip2intc_irpt,
      iHwIcapRequest => axi_hwicap_cap_req,
      iMinVoterRegClearStrobe => semicap_axi_0_oMinVoterRegClearStrobe,
      iMonitorRegByte(7 downto 0) => iMonitorRegByte(7 downto 0),
      iMonitorRegGetByte => semicap_axi_0_oMonitorRegGetByte,
      iMonitorRegPutByte => semicap_axi_0_oMonitorRegPutByte,
      iMonitorRegWriteStrobe => semicap_axi_0_oMonitorRegWriteStrobe,
      iResetsReg(2 downto 0) => iResetsReg(2 downto 0),
      iRpMinVoter(3 downto 0) => iRpMinVoter_0(3 downto 0),
      iRst_n => areset_n,
      iSemCapRequest => hipero_sem_cap_req,
      iSemCmdBusy => hipero_sem_command_busy,
      iSemMonRxRead => hipero_sem_monitor_rxread,
      iSemMonTxData(7 downto 0) => iSemMonTxData(7 downto 0),
      iSemMonTxWrite => hipero_sem_monitor_txwrite,
      iSemStatusclassification => hipero_sem_status_classification,
      iSemStatuscorrection => hipero_sem_status_correction,
      iSemStatusdetectOnly => hipero_sem_status_detect_only,
      iSemStatusdiagnosticScan => hipero_sem_status_diagnostic_scan,
      iSemStatusessential => hipero_sem_status_essential,
      iSemStatusheartbeat => hipero_sem_status_heartbeat,
      iSemStatusinitialization => hipero_sem_status_initialization,
      iSemStatusinjection => hipero_sem_status_injection,
      iSemStatusobservation => hipero_sem_status_observation,
      iSemStatusuncorrectable => hipero_sem_status_uncorrectable,
      iTblAddReg(31 downto 0) => iTblAddReg(31 downto 0),
      oConfigRegIrqMask(2 downto 0) => semicap_engine_0_oConfigRegIrqMask(2 downto 0),
      oConfigRegSemEn => semicap_engine_0_oConfigRegSemEn,
      oDevInfoId(7 downto 0) => semicap_engine_0_oDevInfoId(7 downto 0),
      oDevInfoVersionMajor(7 downto 0) => semicap_engine_0_oDevInfoVersionMajor(7 downto 0),
      oDevInfoVersionMinor(7 downto 0) => semicap_engine_0_oDevInfoVersionMinor(7 downto 0),
      oHwIcapEos => semicap_engine_0_oHwIcapEos,
      oHwIcapGrant => semicap_engine_0_oHwIcapGrant,
      oHwIcapRelinquish => semicap_engine_0_oHwIcapRelinquish,
      oIRq => IRq,
      oMinVoterRegCmpStat => semicap_engine_0_oMinVoterRegCmpStat,
      oMinVoterRegTmrStat(2 downto 0) => semicap_engine_0_oMinVoterRegTmrStat(2 downto 0),
      oMonitorRegByte(7 downto 0) => semicap_engine_0_oMonitorRegByte(7 downto 0),
      oMuxSemSelect => semicap_engine_0_oMuxSemSelect,
      oRpReset_n(2 downto 0) => oRpReset_n_0(2 downto 0),
      oSemAuxErrorCrEs => semicap_engine_0_oSemAuxErrorCrEs,
      oSemAuxErrorCrNe => semicap_engine_0_oSemAuxErrorCrNe,
      oSemAuxErrorUc => semicap_engine_0_oSemAuxErrorUc,
      oSemCapGrant => semicap_engine_0_oSemCapGrant,
      oSemCapRelinquish => semicap_engine_0_oSemCapRelinquish,
      oSemCmdCode(39 downto 0) => semicap_engine_0_oSemCmdCode(39 downto 0),
      oSemCmdStrobe => semicap_engine_0_oSemCmdStrobe,
      oSemFetchTblAddr(31 downto 0) => semicap_engine_0_oSemFetchTblAddr(31 downto 0),
      oSemMonRxData(7 downto 0) => semicap_engine_0_oSemMonRxData(7 downto 0),
      oSemMonRxEmpty => semicap_engine_0_oSemMonRxEmpty,
      oSemMonTxFull => semicap_engine_0_oSemMonTxFull,
      oStatusRegFifoCmdFull => semicap_engine_0_oStatusRegFifoCmdFull,
      oStatusRegFifoStatFull => semicap_engine_0_oStatusRegFifoStatFull,
      oStatusRegMonEmpty => semicap_engine_0_oStatusRegMonEmpty,
      oStatusRegState(3 downto 0) => semicap_engine_0_oStatusRegState(3 downto 0),
      oTblAddReg(31 downto 0) => semicap_engine_0_oTblAddReg(31 downto 0)
    );
semicap_spihelper_0: entity work.semicap_semicap_semicap_spihelper_0_0
     port map (
      fetch_rxdata(7 downto 0) => semicap_spihelper_0_fetch_rxdata(7 downto 0),
      fetch_rxempty => semicap_spihelper_0_fetch_rxempty,
      fetch_rxread => hipero_sem_fetch_rxread,
      fetch_txdata(7 downto 0) => fetch_txdata(7 downto 0),
      fetch_txfull => semicap_spihelper_0_fetch_txfull,
      fetch_txwrite => hipero_sem_fetch_txwrite,
      icap_clk => clk_axi,
      spi_c => spi_c_0,
      spi_d => spi_d_0,
      spi_q => spi_q_0,
      spi_s_n => spi_s_n_0
    );
end STRUCTURE;
