var searchData=
[
  ['saddle_5flut_2eh',['saddle_lut.h',['../saddle__lut_8h.html',1,'']]],
  ['samples',['samples',['../structbldc.html#a271e4c4eb2638b5eb650fa0970c97a36',1,'bldc']]],
  ['scale',['scale',['../structbldc.html#a3ee6d175bc43c2ab8bf4d0cc56d3bd30',1,'bldc::scale()'],['../bldc_8c.html#ab763f499f8303fd5d714ef316ca60021',1,'scale(sinctrl_t duty_cycle):&#160;bldc.c'],['../bldc_8h.html#a0cbea62f1ce2043dd08108e65ed8de1d',1,'SCALE():&#160;bldc.h']]],
  ['sdc_5finit_5fretry',['SDC_INIT_RETRY',['../group__HAL__CONF.html#ga8d39f0c9799062f0698d97c26e6fa42d',1,'halconf.h']]],
  ['sdc_5fmmc_5fsupport',['SDC_MMC_SUPPORT',['../group__HAL__CONF.html#ga4f938eff7370feb8de8411e255d21b01',1,'halconf.h']]],
  ['sdc_5fnice_5fwaiting',['SDC_NICE_WAITING',['../group__HAL__CONF.html#ga3391c832c171a8606b0fc864766f08ba',1,'halconf.h']]],
  ['send',['send',['../structcan__buffer.html#abbcf657676f5bbc3f80dbe322d9b9644',1,'can_buffer']]],
  ['ser_5fcfg',['ser_cfg',['../main_8c.html#aac7dfdc32e0240ce7662d5a64f643608',1,'main.c']]],
  ['serial_5fbuffers_5fsize',['SERIAL_BUFFERS_SIZE',['../group__HAL__CONF.html#ga81a9fb00c7a1ce0fe70f263d8fd820e8',1,'halconf.h']]],
  ['serial_5fdefault_5fbitrate',['SERIAL_DEFAULT_BITRATE',['../group__HAL__CONF.html#gacb4c08ac23f83ac9d58c50ff840de516',1,'halconf.h']]],
  ['serial_5fusb_5fbuffers_5fnumber',['SERIAL_USB_BUFFERS_NUMBER',['../group__HAL__CONF.html#ga0c332b2493fd2106beb13425549120fe',1,'halconf.h']]],
  ['serial_5fusb_5fbuffers_5fsize',['SERIAL_USB_BUFFERS_SIZE',['../group__HAL__CONF.html#ga24727a5407c6a41af53b59588592da80',1,'halconf.h']]],
  ['sin_5fdiff',['sin_diff',['../structbldc.html#ae751f8d99ab7ac61de7fb9843f23ecc0',1,'bldc']]],
  ['sin_5flut_2eh',['sin_lut.h',['../sin__lut_8h.html',1,'']]],
  ['sinctrl',['sinctrl',['../structbldc.html#abc5acda98ecccaa5232fffdf03b32594',1,'bldc']]],
  ['sinctrl360',['sinctrl360',['../sin__lut_8h.html#a642e12af07e1a6ff6874e0ee87a05667',1,'sin_lut.h']]],
  ['sinctrl_5ft',['sinctrl_t',['../bldc_8h.html#abd971c6edb54a543ddcc907c0e35b3ba',1,'bldc.h']]],
  ['skip',['skip',['../structbldc.html#a495cad51d278b0620330cf3d5c6d511e',1,'bldc::skip()'],['../bldc_8h.html#a688a4adbb87520a2b68681bd6bfb199e',1,'SKIP():&#160;bldc.h']]],
  ['spi_5frxbuf',['spi_rxbuf',['../structbldc.html#af7d20a7e9c4ee7ae755e03c35c7d2784',1,'bldc']]],
  ['spi_5fuse_5fmutual_5fexclusion',['SPI_USE_MUTUAL_EXCLUSION',['../group__HAL__CONF.html#ga36d1818f9631f955f7cc94629b1d5498',1,'halconf.h']]],
  ['spi_5fuse_5fwait',['SPI_USE_WAIT',['../group__HAL__CONF.html#ga0c9ab1488423fa10a22f506c6e74b563',1,'halconf.h']]],
  ['spicfg',['spicfg',['../bldc_8h.html#ad7e91275a3910c1ad03aa008b2c3e880',1,'bldc.h']]],
  ['st_5fany',['ST_ANY',['../acs_8h.html#a5ec33f10ee8571c85647b9f7d4525776a48e4d85cc67858bbdd6d6b59a31705eb',1,'acs.h']]],
  ['st_5finit',['ST_INIT',['../acs_8h.html#a5ec33f10ee8571c85647b9f7d4525776ad7fd527e9b09b1822fbee87683a69937',1,'acs.h']]],
  ['st_5fmtqr',['ST_MTQR',['../acs_8h.html#a5ec33f10ee8571c85647b9f7d4525776a8db58f2fef2148e2f654b36a2ac86f3e',1,'acs.h']]],
  ['st_5foff',['ST_OFF',['../acs_8h.html#a5ec33f10ee8571c85647b9f7d4525776a0e869924767e100c55da2e179fa8c7d4',1,'acs.h']]],
  ['st_5frdy',['ST_RDY',['../acs_8h.html#a5ec33f10ee8571c85647b9f7d4525776a4f45f880838908cc4901c16ced99c047',1,'acs.h']]],
  ['st_5frw',['ST_RW',['../acs_8h.html#a5ec33f10ee8571c85647b9f7d4525776a3bc00ffb0054b932399e3388c2f69c61',1,'acs.h']]],
  ['started',['started',['../structbldc.html#a113e4d6a5b11bf8c10c4192c12598465',1,'bldc::started()'],['../structMTQR.html#ab1c9eb528da562c3a163f2058cd1dfb9',1,'MTQR::started()']]],
  ['state',['state',['../structacs__transition.html#aac0d482141c0fdbf292d9fa8668cfbf0',1,'acs_transition']]],
  ['state_5finit',['state_init',['../acs_8c.html#a5ee82030a5e12f1f187b05461350b2c5',1,'acs.c']]],
  ['state_5fmtqr',['state_mtqr',['../acs_8c.html#a1554448ffc517e71b83facd75cfd4a10',1,'acs.c']]],
  ['state_5foff',['state_off',['../acs_8c.html#aadca0fcccd7f212a6884f9ad24f1f0c2',1,'acs.c']]],
  ['state_5frdy',['state_rdy',['../acs_8c.html#ac643faeabb010f6df36a6f43d4396d94',1,'acs.c']]],
  ['state_5frw',['state_rw',['../acs_8c.html#aa15ee79c4a85c6434d4a613e667cb52c',1,'acs.c']]],
  ['steps',['steps',['../structbldc.html#a027cb3f86fa67b585334e8755e21cff1',1,'bldc::steps()'],['../bldc_8h.html#a1ca9f64427b2bc5b538fe2fa2501c639',1,'STEPS():&#160;bldc.h']]],
  ['stm32_5fadc_5fadc1_5fckmode',['STM32_ADC_ADC1_CKMODE',['../mcuconf_8h.html#a184be7270b745cdd85c8b651a8a44e8c',1,'mcuconf.h']]],
  ['stm32_5fadc_5fadc1_5fdma_5firq_5fpriority',['STM32_ADC_ADC1_DMA_IRQ_PRIORITY',['../mcuconf_8h.html#a19080c8c395ae24df995fa57a2291465',1,'mcuconf.h']]],
  ['stm32_5fadc_5fadc1_5fdma_5fpriority',['STM32_ADC_ADC1_DMA_PRIORITY',['../mcuconf_8h.html#ad19de93466026d8b03a895cae792bce9',1,'mcuconf.h']]],
  ['stm32_5fadc_5fadc1_5fdma_5fstream',['STM32_ADC_ADC1_DMA_STREAM',['../mcuconf_8h.html#a5a1f7bc818507d43f4d6592bff2ad486',1,'mcuconf.h']]],
  ['stm32_5fadc_5fuse_5fadc1',['STM32_ADC_USE_ADC1',['../mcuconf_8h.html#a7256aa7c13b88f877cfb8d4913dcec0a',1,'mcuconf.h']]],
  ['stm32_5fcan_5fcan1_5firq_5fpriority',['STM32_CAN_CAN1_IRQ_PRIORITY',['../mcuconf_8h.html#abe8dc2c331e59b626884d0b40433bfab',1,'mcuconf.h']]],
  ['stm32_5fcan_5fuse_5fcan1',['STM32_CAN_USE_CAN1',['../mcuconf_8h.html#a89f37b0b924eaabb6185f95446eed1dd',1,'mcuconf.h']]],
  ['stm32_5fcecsw',['STM32_CECSW',['../mcuconf_8h.html#a25a50837427f5a728de543d8463b6623',1,'mcuconf.h']]],
  ['stm32_5fgpt_5ftim14_5firq_5fpriority',['STM32_GPT_TIM14_IRQ_PRIORITY',['../mcuconf_8h.html#a42381c2949b271a74c562c3502403881',1,'mcuconf.h']]],
  ['stm32_5fgpt_5ftim1_5firq_5fpriority',['STM32_GPT_TIM1_IRQ_PRIORITY',['../mcuconf_8h.html#a1e249eb52e9aafc7325e6cfde76db4cf',1,'mcuconf.h']]],
  ['stm32_5fgpt_5ftim2_5firq_5fpriority',['STM32_GPT_TIM2_IRQ_PRIORITY',['../mcuconf_8h.html#a314cec15b23670096752964ec5caf3ce',1,'mcuconf.h']]],
  ['stm32_5fgpt_5ftim3_5firq_5fpriority',['STM32_GPT_TIM3_IRQ_PRIORITY',['../mcuconf_8h.html#aa0e96044581d47cc827e2cbeb0227a8e',1,'mcuconf.h']]],
  ['stm32_5fgpt_5fuse_5ftim1',['STM32_GPT_USE_TIM1',['../mcuconf_8h.html#a44c0e5a4a20e05dbb598a408cf1ebee7',1,'mcuconf.h']]],
  ['stm32_5fgpt_5fuse_5ftim14',['STM32_GPT_USE_TIM14',['../mcuconf_8h.html#a690972d52bfd04ed8051b61a661f2f53',1,'mcuconf.h']]],
  ['stm32_5fgpt_5fuse_5ftim2',['STM32_GPT_USE_TIM2',['../mcuconf_8h.html#a87dac50603730367a564c5ba63c6e9a1',1,'mcuconf.h']]],
  ['stm32_5fgpt_5fuse_5ftim3',['STM32_GPT_USE_TIM3',['../mcuconf_8h.html#a13e83c85f2c204e9302199f07dfc982e',1,'mcuconf.h']]],
  ['stm32_5fhpre',['STM32_HPRE',['../mcuconf_8h.html#a035ea0d8259c0f89306c6a7d344705f2',1,'mcuconf.h']]],
  ['stm32_5fhse_5fenabled',['STM32_HSE_ENABLED',['../mcuconf_8h.html#ad94c4a0da6c8c7a3d0b800fdc0dbebfa',1,'mcuconf.h']]],
  ['stm32_5fhsi14_5fenabled',['STM32_HSI14_ENABLED',['../mcuconf_8h.html#aa649dc58606c255da49875759cb541ef',1,'mcuconf.h']]],
  ['stm32_5fhsi48_5fenabled',['STM32_HSI48_ENABLED',['../mcuconf_8h.html#a2b407efb79856c2a40ea17bb79b50d12',1,'mcuconf.h']]],
  ['stm32_5fhsi_5fenabled',['STM32_HSI_ENABLED',['../mcuconf_8h.html#a2044f0288f2c20b27d6eee1e1a1e6256',1,'mcuconf.h']]],
  ['stm32_5fi2c1sw',['STM32_I2C1SW',['../mcuconf_8h.html#a5f73f584e60bf235f5440ce5cee2ca20',1,'mcuconf.h']]],
  ['stm32_5fi2c_5fbusy_5ftimeout',['STM32_I2C_BUSY_TIMEOUT',['../mcuconf_8h.html#a84197e5ed8ac37628137ae10b1e55a80',1,'mcuconf.h']]],
  ['stm32_5fi2c_5fdma_5ferror_5fhook',['STM32_I2C_DMA_ERROR_HOOK',['../mcuconf_8h.html#a98f682be6c4559a663f6279c867cd69a',1,'mcuconf.h']]],
  ['stm32_5fi2c_5fi2c1_5fdma_5fpriority',['STM32_I2C_I2C1_DMA_PRIORITY',['../mcuconf_8h.html#afd104f0cde2014ea9788f9e3f71de00a',1,'mcuconf.h']]],
  ['stm32_5fi2c_5fi2c1_5firq_5fpriority',['STM32_I2C_I2C1_IRQ_PRIORITY',['../mcuconf_8h.html#a904706fc1fb970ddb6dc919a651cbc48',1,'mcuconf.h']]],
  ['stm32_5fi2c_5fi2c1_5frx_5fdma_5fstream',['STM32_I2C_I2C1_RX_DMA_STREAM',['../mcuconf_8h.html#adae68423fc725ae1da125e4929e6de73',1,'mcuconf.h']]],
  ['stm32_5fi2c_5fi2c1_5ftx_5fdma_5fstream',['STM32_I2C_I2C1_TX_DMA_STREAM',['../mcuconf_8h.html#aaad3d45e3630b5efb746260aedba2bd2',1,'mcuconf.h']]],
  ['stm32_5fi2c_5fuse_5fdma',['STM32_I2C_USE_DMA',['../mcuconf_8h.html#ab1566fe3aef27a80b09bbe82fae7eb16',1,'mcuconf.h']]],
  ['stm32_5fi2c_5fuse_5fi2c1',['STM32_I2C_USE_I2C1',['../mcuconf_8h.html#ad73fb3ae5b2aca05e0f5155cff7a8b2d',1,'mcuconf.h']]],
  ['stm32_5fi2s_5fdma_5ferror_5fhook',['STM32_I2S_DMA_ERROR_HOOK',['../mcuconf_8h.html#a20e72e40f561c49b450e3074e7a0ca2c',1,'mcuconf.h']]],
  ['stm32_5fi2s_5fspi1_5fdma_5fpriority',['STM32_I2S_SPI1_DMA_PRIORITY',['../mcuconf_8h.html#a4c85010f553e0eb3791f1bbb6b646825',1,'mcuconf.h']]],
  ['stm32_5fi2s_5fspi1_5firq_5fpriority',['STM32_I2S_SPI1_IRQ_PRIORITY',['../mcuconf_8h.html#a7bf65cf783cb38a1e7701de2b8532b12',1,'mcuconf.h']]],
  ['stm32_5fi2s_5fspi1_5fmode',['STM32_I2S_SPI1_MODE',['../mcuconf_8h.html#a689131ac68d2e8f4981fe8ab2beb4f85',1,'mcuconf.h']]],
  ['stm32_5fi2s_5fspi1_5frx_5fdma_5fstream',['STM32_I2S_SPI1_RX_DMA_STREAM',['../mcuconf_8h.html#ae0c11a8b42501580cfe44108c5d12215',1,'mcuconf.h']]],
  ['stm32_5fi2s_5fspi1_5ftx_5fdma_5fstream',['STM32_I2S_SPI1_TX_DMA_STREAM',['../mcuconf_8h.html#aba8476737e75519538637d5a7ef40d19',1,'mcuconf.h']]],
  ['stm32_5fi2s_5fuse_5fspi1',['STM32_I2S_USE_SPI1',['../mcuconf_8h.html#ad915c2bd3cdd90fe2b61154f3e61141d',1,'mcuconf.h']]],
  ['stm32_5ficu_5ftim1_5firq_5fpriority',['STM32_ICU_TIM1_IRQ_PRIORITY',['../mcuconf_8h.html#a51083eefd4e7d0303f11081df496d2ed',1,'mcuconf.h']]],
  ['stm32_5ficu_5ftim2_5firq_5fpriority',['STM32_ICU_TIM2_IRQ_PRIORITY',['../mcuconf_8h.html#a639272943cb5b9bdcbd78e5ced2b52a0',1,'mcuconf.h']]],
  ['stm32_5ficu_5ftim3_5firq_5fpriority',['STM32_ICU_TIM3_IRQ_PRIORITY',['../mcuconf_8h.html#a5a90d9b62fd7b1a0180c2aec7d00089d',1,'mcuconf.h']]],
  ['stm32_5ficu_5fuse_5ftim1',['STM32_ICU_USE_TIM1',['../mcuconf_8h.html#a5f5e9b802c24ad1637cd2aaee14606ed',1,'mcuconf.h']]],
  ['stm32_5ficu_5fuse_5ftim2',['STM32_ICU_USE_TIM2',['../mcuconf_8h.html#a9d125141e8f301e2b6d590067fd7890e',1,'mcuconf.h']]],
  ['stm32_5ficu_5fuse_5ftim3',['STM32_ICU_USE_TIM3',['../mcuconf_8h.html#a877fa83cee0173d5f451b77e59180725',1,'mcuconf.h']]],
  ['stm32_5firq_5fexti0_5f1_5firq_5fpriority',['STM32_IRQ_EXTI0_1_IRQ_PRIORITY',['../mcuconf_8h.html#aff607eac3dbeb6949ad5ebeef2a9b05b',1,'mcuconf.h']]],
  ['stm32_5firq_5fexti16_5firq_5fpriority',['STM32_IRQ_EXTI16_IRQ_PRIORITY',['../mcuconf_8h.html#a69d34b34ec02b02466528ca205d1b18c',1,'mcuconf.h']]],
  ['stm32_5firq_5fexti17_5f20_5firq_5fpriority',['STM32_IRQ_EXTI17_20_IRQ_PRIORITY',['../mcuconf_8h.html#a7da6e39e5f5647eb5dc019f674cd3828',1,'mcuconf.h']]],
  ['stm32_5firq_5fexti21_5f22_5firq_5fpriority',['STM32_IRQ_EXTI21_22_IRQ_PRIORITY',['../mcuconf_8h.html#a18ff3ff794a0d098795c3997eff8dade',1,'mcuconf.h']]],
  ['stm32_5firq_5fexti2_5f3_5firq_5fpriority',['STM32_IRQ_EXTI2_3_IRQ_PRIORITY',['../mcuconf_8h.html#a408fda075702b1ba1ab0e3c47699bcdd',1,'mcuconf.h']]],
  ['stm32_5firq_5fexti4_5f15_5firq_5fpriority',['STM32_IRQ_EXTI4_15_IRQ_PRIORITY',['../mcuconf_8h.html#a7d425e31ab6e93309a103f1b6ef24938',1,'mcuconf.h']]],
  ['stm32_5flse_5fenabled',['STM32_LSE_ENABLED',['../mcuconf_8h.html#a05b49e91f478558d33b2b862718758fa',1,'mcuconf.h']]],
  ['stm32_5flsi_5fenabled',['STM32_LSI_ENABLED',['../mcuconf_8h.html#a02b4e3e6222baab7ee448cbbb2273370',1,'mcuconf.h']]],
  ['stm32_5fmcopre',['STM32_MCOPRE',['../mcuconf_8h.html#a8978a3e3bf32e3d5dd21b09081797bbb',1,'mcuconf.h']]],
  ['stm32_5fmcosel',['STM32_MCOSEL',['../mcuconf_8h.html#ab395c2abfb2e6fd501ce4529bf09a05f',1,'mcuconf.h']]],
  ['stm32_5fno_5finit',['STM32_NO_INIT',['../mcuconf_8h.html#affb519ca907542b6bff9104700c0009d',1,'mcuconf.h']]],
  ['stm32_5fpllmul_5fvalue',['STM32_PLLMUL_VALUE',['../mcuconf_8h.html#a0015fc8f73017358a7025ba57a265a11',1,'mcuconf.h']]],
  ['stm32_5fpllnodiv',['STM32_PLLNODIV',['../mcuconf_8h.html#a79522b763018cb74bca0f2c6c3d3cd2f',1,'mcuconf.h']]],
  ['stm32_5fpllsrc',['STM32_PLLSRC',['../mcuconf_8h.html#a811cfbd049f0ab00976def9593849d32',1,'mcuconf.h']]],
  ['stm32_5fpls',['STM32_PLS',['../mcuconf_8h.html#a6f4f9c19c6b1a1c3694278a542e3c60d',1,'mcuconf.h']]],
  ['stm32_5fppre',['STM32_PPRE',['../mcuconf_8h.html#afd546c796f9904072b0ce9104306f401',1,'mcuconf.h']]],
  ['stm32_5fprediv_5fvalue',['STM32_PREDIV_VALUE',['../mcuconf_8h.html#a6a1dc0d1f404db00250eee320ee70b60',1,'mcuconf.h']]],
  ['stm32_5fpvd_5fenable',['STM32_PVD_ENABLE',['../mcuconf_8h.html#ab70d9b5c3764aac6282d594d8f6a88ec',1,'mcuconf.h']]],
  ['stm32_5fpwm_5ftim1_5firq_5fpriority',['STM32_PWM_TIM1_IRQ_PRIORITY',['../mcuconf_8h.html#ae631e1c4b6541c9d67de9d009196b770',1,'mcuconf.h']]],
  ['stm32_5fpwm_5ftim2_5firq_5fpriority',['STM32_PWM_TIM2_IRQ_PRIORITY',['../mcuconf_8h.html#a01b2a27910cfaed8a40043c8efe1e9a4',1,'mcuconf.h']]],
  ['stm32_5fpwm_5ftim3_5firq_5fpriority',['STM32_PWM_TIM3_IRQ_PRIORITY',['../mcuconf_8h.html#a8b4f8d9d4308f0503738704437284592',1,'mcuconf.h']]],
  ['stm32_5fpwm_5fuse_5fadvanced',['STM32_PWM_USE_ADVANCED',['../mcuconf_8h.html#a554728f749ad9aca0102d189cc6bb9e7',1,'mcuconf.h']]],
  ['stm32_5fpwm_5fuse_5ftim1',['STM32_PWM_USE_TIM1',['../mcuconf_8h.html#a6f066eafb341c481f419dc609e1cd147',1,'mcuconf.h']]],
  ['stm32_5fpwm_5fuse_5ftim2',['STM32_PWM_USE_TIM2',['../mcuconf_8h.html#a061e9a31faab6d787c73d7f21893e483',1,'mcuconf.h']]],
  ['stm32_5fpwm_5fuse_5ftim3',['STM32_PWM_USE_TIM3',['../mcuconf_8h.html#a3f108deab28dba83858c5a6d5089a322',1,'mcuconf.h']]],
  ['stm32_5frtcsel',['STM32_RTCSEL',['../mcuconf_8h.html#a945eb1f70822303bd0191ef633e5eaca',1,'mcuconf.h']]],
  ['stm32_5fserial_5fusart1_5fpriority',['STM32_SERIAL_USART1_PRIORITY',['../mcuconf_8h.html#a7509c7a01a83276aa7768474357ec61d',1,'mcuconf.h']]],
  ['stm32_5fserial_5fusart2_5fpriority',['STM32_SERIAL_USART2_PRIORITY',['../mcuconf_8h.html#a562945e4ccd2bca4a4277eaa05ae70a0',1,'mcuconf.h']]],
  ['stm32_5fserial_5fuse_5fusart1',['STM32_SERIAL_USE_USART1',['../mcuconf_8h.html#a7f657adda8b7f6aa955f0806a29b0b9d',1,'mcuconf.h']]],
  ['stm32_5fserial_5fuse_5fusart2',['STM32_SERIAL_USE_USART2',['../mcuconf_8h.html#acf6b4949732fac0a1ded862174aabba7',1,'mcuconf.h']]],
  ['stm32_5fspi_5fdma_5ferror_5fhook',['STM32_SPI_DMA_ERROR_HOOK',['../mcuconf_8h.html#afda450bd11b4c1408739367b23c9f852',1,'mcuconf.h']]],
  ['stm32_5fspi_5fspi1_5fdma_5fpriority',['STM32_SPI_SPI1_DMA_PRIORITY',['../mcuconf_8h.html#a22d3ce19419dc8bbc47f94c065f3271c',1,'mcuconf.h']]],
  ['stm32_5fspi_5fspi1_5firq_5fpriority',['STM32_SPI_SPI1_IRQ_PRIORITY',['../mcuconf_8h.html#a0b3f4734d9855324ef89b57cb9858e49',1,'mcuconf.h']]],
  ['stm32_5fspi_5fspi1_5frx_5fdma_5fstream',['STM32_SPI_SPI1_RX_DMA_STREAM',['../mcuconf_8h.html#a620b74e1fca03c6e11c054d137c56524',1,'mcuconf.h']]],
  ['stm32_5fspi_5fspi1_5ftx_5fdma_5fstream',['STM32_SPI_SPI1_TX_DMA_STREAM',['../mcuconf_8h.html#a9f72e7206a6300a9d86bccf73f85279a',1,'mcuconf.h']]],
  ['stm32_5fspi_5fuse_5fspi1',['STM32_SPI_USE_SPI1',['../mcuconf_8h.html#af105fbdfb7b9076472b373ed0c7b3fef',1,'mcuconf.h']]],
  ['stm32_5fst_5firq_5fpriority',['STM32_ST_IRQ_PRIORITY',['../mcuconf_8h.html#a0086a7a701003e795861e93bd2c7a7fd',1,'mcuconf.h']]],
  ['stm32_5fst_5fuse_5ftimer',['STM32_ST_USE_TIMER',['../mcuconf_8h.html#a607a901e51e89bc6f1a2a1051a3cf359',1,'mcuconf.h']]],
  ['stm32_5fsw',['STM32_SW',['../mcuconf_8h.html#a29204b81c265dd6e124fbcf12a2c8d6f',1,'mcuconf.h']]],
  ['stm32_5fuart_5fdma_5ferror_5fhook',['STM32_UART_DMA_ERROR_HOOK',['../mcuconf_8h.html#a9a4cb321d74c57b544a1628faaae1569',1,'mcuconf.h']]],
  ['stm32_5fuart_5fusart1_5fdma_5fpriority',['STM32_UART_USART1_DMA_PRIORITY',['../mcuconf_8h.html#a8307c6c43bf456405efe19e5908d5a25',1,'mcuconf.h']]],
  ['stm32_5fuart_5fusart1_5firq_5fpriority',['STM32_UART_USART1_IRQ_PRIORITY',['../mcuconf_8h.html#a050fc59913309402f34dd2ea6ab3cdf8',1,'mcuconf.h']]],
  ['stm32_5fuart_5fusart1_5frx_5fdma_5fstream',['STM32_UART_USART1_RX_DMA_STREAM',['../mcuconf_8h.html#a969b79cb637b8b69cec9257705d74484',1,'mcuconf.h']]],
  ['stm32_5fuart_5fusart1_5ftx_5fdma_5fstream',['STM32_UART_USART1_TX_DMA_STREAM',['../mcuconf_8h.html#a02c568ae2c758034cdf478f81b447af3',1,'mcuconf.h']]],
  ['stm32_5fuart_5fusart2_5fdma_5fpriority',['STM32_UART_USART2_DMA_PRIORITY',['../mcuconf_8h.html#a02ab064f32c429288dce0b15b2e443a1',1,'mcuconf.h']]],
  ['stm32_5fuart_5fusart2_5firq_5fpriority',['STM32_UART_USART2_IRQ_PRIORITY',['../mcuconf_8h.html#ad1d292d78abf8f0b5a9e210d217a1cfe',1,'mcuconf.h']]],
  ['stm32_5fuart_5fusart2_5frx_5fdma_5fstream',['STM32_UART_USART2_RX_DMA_STREAM',['../mcuconf_8h.html#af80e6c340ebc738f24275329c32db853',1,'mcuconf.h']]],
  ['stm32_5fuart_5fusart2_5ftx_5fdma_5fstream',['STM32_UART_USART2_TX_DMA_STREAM',['../mcuconf_8h.html#aacb71b8fee4d07ab0317ac8cc6ee9856',1,'mcuconf.h']]],
  ['stm32_5fuart_5fuse_5fusart1',['STM32_UART_USE_USART1',['../mcuconf_8h.html#a7b366b1eb660467c7ef9667705ad8308',1,'mcuconf.h']]],
  ['stm32_5fuart_5fuse_5fusart2',['STM32_UART_USE_USART2',['../mcuconf_8h.html#ad9f8b9dcf8dd01e163b8d47c56cee1aa',1,'mcuconf.h']]],
  ['stm32_5fusart1sw',['STM32_USART1SW',['../mcuconf_8h.html#ade0c8b4992afc59bd1256c66c794bdeb',1,'mcuconf.h']]],
  ['stm32_5fusbsw',['STM32_USBSW',['../mcuconf_8h.html#a6a347b7c5d70f3f405483354d35f49aa',1,'mcuconf.h']]],
  ['stm32_5fwdg_5fuse_5fiwdg',['STM32_WDG_USE_IWDG',['../mcuconf_8h.html#a3d89a31bf8ff315d8c13102cea1284ac',1,'mcuconf.h']]],
  ['stm32f0xx_5fmcuconf',['STM32F0xx_MCUCONF',['../mcuconf_8h.html#aa49c010da5948c237ea0ca9eb1e7ac30',1,'mcuconf.h']]],
  ['stretch',['stretch',['../structbldc.html#ac2cc6f385cc583e04c550d2f9cf00143',1,'bldc::stretch()'],['../bldc_8h.html#a795821fa9ac33b9837013c66cb263c79',1,'STRETCH():&#160;bldc.h']]],
  ['stretch_5fcount',['stretch_count',['../structbldc.html#afa73906e3b0a89c76e380c5c08bb8216',1,'bldc']]]
];
