# FPGA from zero to Hero
As a engineerÔºÅ
## FPGA development environment
design and simulation;
- design flow
- simulation flow
- onboard folw

1. FPGA Archtecture
2. FPGA resource
3. Constrains: Physical and Timing
4. HIGH speed interface: DDR, BRAM, PCIe, NIO
5. Timing opt
