C:\lscc\radiant\2024.2\synpbase\bin64\m_generic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  C:\Users\mtatsumi\my_designs\test\impl_1  -sap  C:\Users\mtatsumi\my_designs\test\impl_1\test_impl_1.sap  -otap  C:\Users\mtatsumi\my_designs\test\impl_1\test_impl_1.tap  -omap  C:\Users\mtatsumi\my_designs\test\impl_1\test_impl_1.map   -part iCE40UP5K  -package SG48I  -grade -6    -software Radiant -maxfan 1000 -RWCheckOnRam 0 -pipe -lattice -infer_seqShift -fixgatedclocks 0 -fixgeneratedclocks 0 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -enable_gcc_in_premap -gcc_reconverge_depth 8 -gcc_report_in_premap -seqshift_no_replicate 0 -run_design_rule_checker 0 -design_rule_fanout_limit 0 -summaryfile C:\Users\mtatsumi\my_designs\test\impl_1\synlog\report\test_impl_1_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  lab3_mt  -implementation  impl_1  -flow mapping  -multisrs  -ovm  C:\Users\mtatsumi\my_designs\test\impl_1\test_impl_1.vm   -freq 200.000   -tcl  C:\lscc\radiant\2024.2\scripts\tcl\flow\radiant_synplify_vars.tcl  C:\Users\mtatsumi\my_designs\test\impl_1\synwork\test_impl_1_prem.srd  -devicelib  C:\lscc\radiant\2024.2\synpbase\lib\generic\ice40up.v  -ologparam  C:\Users\mtatsumi\my_designs\test\impl_1\syntmp\test_impl_1.plg  -osyn  C:\Users\mtatsumi\my_designs\test\impl_1\test_impl_1.srm  -prjdir  C:\Users\mtatsumi\my_designs\test\impl_1\  -prjname  proj_1  -log  C:\Users\mtatsumi\my_designs\test\impl_1\synlog\test_impl_1_fpga_mapper.srr  -sn  2023.09  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\..\lscc\radiant\2024.2\synpbase\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\impl_1 -sap ..\test_impl_1.sap -otap ..\test_impl_1.tap -omap ..\test_impl_1.map -part iCE40UP5K -package SG48I -grade -6 -software Radiant -maxfan 1000 -RWCheckOnRam 0 -pipe -lattice -infer_seqShift -fixgatedclocks 0 -fixgeneratedclocks 0 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -enable_gcc_in_premap -gcc_reconverge_depth 8 -gcc_report_in_premap -seqshift_no_replicate 0 -run_design_rule_checker 0 -design_rule_fanout_limit 0 -summaryfile ..\synlog\report\test_impl_1_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module lab3_mt -implementation impl_1 -flow mapping -multisrs -ovm ..\test_impl_1.vm -freq 200.000 -tcl ..\..\..\..\..\..\lscc\radiant\2024.2\scripts\tcl\flow\radiant_synplify_vars.tcl ..\synwork\test_impl_1_prem.srd -devicelib ..\..\..\..\..\..\lscc\radiant\2024.2\synpbase\lib\generic\ice40up.v -ologparam test_impl_1.plg -osyn ..\test_impl_1.srm -prjdir ..\ -prjname proj_1 -log ..\synlog\test_impl_1_fpga_mapper.srr -sn 2023.09 -jobname "fpga_mapper"
rc:1 success:1 runtime:2
file:..\test_impl_1.sap|io:o|time:1758713660|size:1237|exec:0|csum:
file:..\test_impl_1.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\test_impl_1.map|io:o|time:1758713662|size:28|exec:0|csum:
file:..\test_impl_1.vm|io:o|time:1758713662|size:43772|exec:0|csum:
file:..\..\..\..\..\..\lscc\radiant\2024.2\scripts\tcl\flow\radiant_synplify_vars.tcl|io:i|time:1720493862|size:355|exec:0|csum:EEC695DE96AD849A69C8BCD596147E94
file:..\synwork\test_impl_1_prem.srd|io:i|time:1758713659|size:23063|exec:0|csum:7DE0A806009DEA8073CB4964E5293C5C
file:..\..\..\..\..\..\lscc\radiant\2024.2\synpbase\lib\generic\ice40up.v|io:i|time:1727995164|size:26462|exec:0|csum:72B2E46EE2EB03A1019CFFB44E4E2628
file:test_impl_1.plg|io:o|time:1758713662|size:1127|exec:0|csum:
file:..\test_impl_1.srm|io:o|time:1758713662|size:8729|exec:0|csum:
file:..\synlog\test_impl_1_fpga_mapper.srr|io:o|time:1758713662|size:67423|exec:0|csum:
file:..\..\..\..\..\..\lscc\radiant\2024.2\synpbase\bin64\m_generic.exe|io:i|time:1730844296|size:52736000|exec:1|csum:37D5E9F432D40886FECE3940044D5EDC
