Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  2 16:01:05 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               67          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (48)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (48)
--------------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.340        0.000                      0                 1529        0.118        0.000                      0                 1529       54.305        0.000                       0                   563  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               6.340        0.000                      0                 1525        0.118        0.000                      0                 1525       54.305        0.000                       0                   563  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  106.896        0.000                      0                    4        0.973        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.340ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.340ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.988ns  (logic 60.399ns (58.082%)  route 43.589ns (41.917%))
  Logic Levels:           324  (CARRY4=288 LUT2=2 LUT3=26 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X47Y25         FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y25         FDSE (Prop_fdse_C_Q)         0.456     5.587 f  sm/D_states_q_reg[4]/Q
                         net (fo=249, routed)         4.045     9.633    sm/D_states_q[4]
    SLICE_X33Y17         LUT2 (Prop_lut2_I0_O)        0.124     9.757 f  sm/D_game_tick_q_i_40/O
                         net (fo=3, routed)           0.475    10.232    sm/D_game_tick_q_i_40_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I5_O)        0.124    10.356 r  sm/D_registers_q[7][31]_i_142/O
                         net (fo=1, routed)           0.343    10.699    sm/D_registers_q[7][31]_i_142_n_0
    SLICE_X33Y16         LUT6 (Prop_lut6_I3_O)        0.124    10.823 r  sm/D_registers_q[7][31]_i_108/O
                         net (fo=32, routed)          0.758    11.581    sm/M_sm_bsel[0]
    SLICE_X42Y17         LUT5 (Prop_lut5_I3_O)        0.124    11.705 r  sm/D_registers_q[7][0]_i_11/O
                         net (fo=121, routed)         1.408    13.112    sm/M_alum_b[0]
    SLICE_X57Y16         LUT2 (Prop_lut2_I0_O)        0.124    13.236 r  sm/D_registers_q[7][31]_i_205/O
                         net (fo=1, routed)           0.000    13.236    alum/S[0]
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.768 r  alum/D_registers_q_reg[7][31]_i_196/CO[3]
                         net (fo=1, routed)           0.000    13.768    alum/D_registers_q_reg[7][31]_i_196_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.882 r  alum/D_registers_q_reg[7][31]_i_191/CO[3]
                         net (fo=1, routed)           0.000    13.882    alum/D_registers_q_reg[7][31]_i_191_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.996 r  alum/D_registers_q_reg[7][31]_i_186/CO[3]
                         net (fo=1, routed)           0.000    13.996    alum/D_registers_q_reg[7][31]_i_186_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.110 r  alum/D_registers_q_reg[7][31]_i_181/CO[3]
                         net (fo=1, routed)           0.000    14.110    alum/D_registers_q_reg[7][31]_i_181_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.224 r  alum/D_registers_q_reg[7][31]_i_176/CO[3]
                         net (fo=1, routed)           0.000    14.224    alum/D_registers_q_reg[7][31]_i_176_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.338 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.338    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.452 r  alum/D_registers_q_reg[7][31]_i_155/CO[3]
                         net (fo=1, routed)           0.000    14.452    alum/D_registers_q_reg[7][31]_i_155_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.566 r  alum/D_registers_q_reg[7][31]_i_130/CO[3]
                         net (fo=1, routed)           0.000    14.566    alum/D_registers_q_reg[7][31]_i_130_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.837 r  alum/D_registers_q_reg[7][31]_i_86/CO[0]
                         net (fo=37, routed)          0.868    15.706    alum/temp_out0[31]
    SLICE_X56Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.550 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.550    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.667 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    16.667    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.784 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    16.784    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.901 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.901    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.018 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.018    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.135 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.135    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.252 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.252    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.369 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.369    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.526 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.111    18.636    alum/temp_out0[30]
    SLICE_X58Y12         LUT3 (Prop_lut3_I0_O)        0.332    18.968 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    18.968    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.518 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.518    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.632 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.632    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.746 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.746    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.860 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.860    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.974 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.974    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.088 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.088    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.202 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    20.202    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.316 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.316    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.473 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.833    21.306    alum/temp_out0[29]
    SLICE_X59Y12         LUT3 (Prop_lut3_I0_O)        0.329    21.635 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.635    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.185 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.185    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.299 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.299    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.413 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.413    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.527 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.527    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.641 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.641    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.755 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.755    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.869 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.869    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.983 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.983    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.140 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.049    24.189    alum/temp_out0[28]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.329    24.518 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.518    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.068 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.068    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.182 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.182    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.296 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.296    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.410 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.410    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.524 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.524    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.638 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.638    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.752 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.752    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.866 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.866    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.023 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.995    27.019    alum/temp_out0[27]
    SLICE_X53Y12         LUT3 (Prop_lut3_I0_O)        0.329    27.348 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.348    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.898 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.898    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.012 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.012    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.126 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.126    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.240 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.240    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.354 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.354    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.468 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.468    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.582 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.582    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.696 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.696    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.853 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.891    29.744    alum/temp_out0[26]
    SLICE_X52Y15         LUT3 (Prop_lut3_I0_O)        0.329    30.073 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.073    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.606 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.606    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.723 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.723    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.840 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.840    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.957 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.957    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.074 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.074    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.191 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.191    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.308 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.308    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.425 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.425    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.582 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.940    32.521    alum/temp_out0[25]
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.332    32.853 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.853    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.403 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.403    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.517 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.517    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.631 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.631    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.745 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.745    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.859 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.859    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.973 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.973    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.087 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.087    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.201 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.201    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.358 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.971    35.330    alum/temp_out0[24]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.329    35.659 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.659    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.192 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.192    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.309 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.309    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.426 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.426    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.543 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.543    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.660 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.660    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.777 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.777    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.894 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.894    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.011 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.011    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.168 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.193    38.361    alum/temp_out0[23]
    SLICE_X61Y13         LUT3 (Prop_lut3_I0_O)        0.332    38.693 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.693    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.243 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.243    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.357 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.357    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.471 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.471    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.585 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.585    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.699 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.699    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.813 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.813    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.927 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.927    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.041 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.041    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.198 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.052    41.251    alum/temp_out0[22]
    SLICE_X60Y11         LUT3 (Prop_lut3_I0_O)        0.329    41.580 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.580    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.113 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.113    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.230 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.230    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.347 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.347    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.464 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.464    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.581 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.581    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.698 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.698    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.815 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.815    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.932 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.932    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.089 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.254    44.342    alum/temp_out0[21]
    SLICE_X56Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    45.145 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.145    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.262 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.262    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.379 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.379    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.496 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.496    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.613 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.613    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.730 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.730    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.847 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.847    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.964 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.964    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.121 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.998    47.119    alum/temp_out0[20]
    SLICE_X54Y6          LUT3 (Prop_lut3_I0_O)        0.332    47.451 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.451    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.984 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.984    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.101 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.101    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.218 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.218    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.335 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.335    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.452 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.452    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.569 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.569    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.686 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.686    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.803 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.803    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.960 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.025    49.985    alum/temp_out0[19]
    SLICE_X52Y6          LUT3 (Prop_lut3_I0_O)        0.332    50.317 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.317    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.850 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.850    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.967 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.967    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.084 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.084    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.201 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.201    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.318 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.318    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.435 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.435    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.552 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.552    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.669 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.669    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.826 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.054    52.880    alum/temp_out0[18]
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.332    53.212 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.212    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.762 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.762    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.876 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.876    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.990 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.990    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.104 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.104    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.218 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.218    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.332 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.332    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.446 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.446    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.560 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.560    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.717 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.801    55.517    alum/temp_out0[17]
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.329    55.846 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.846    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.379 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.379    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.496 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.496    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.613 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.613    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.730 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.730    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.847 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.847    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.964 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.964    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.081 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.081    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.198 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.198    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.355 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.957    58.312    alum/temp_out0[16]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.332    58.644 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.644    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.194 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.194    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.308 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.308    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.422 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.422    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.536 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.536    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.650 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.650    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.764 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.764    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.878 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.878    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.992 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.992    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.149 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.957    61.107    alum/temp_out0[15]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.329    61.436 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.436    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.986 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.986    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.100 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.100    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.214 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.214    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.328 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.328    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.442 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.442    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.556 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.556    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.670 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.670    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.784 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.784    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.941 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.033    63.974    alum/temp_out0[14]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.329    64.303 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.303    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.853 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.853    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.967 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.967    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.081 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.081    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.195 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.195    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.309 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.309    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.423 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.423    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.537 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.537    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.651 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.651    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.808 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.886    66.693    alum/temp_out0[13]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    67.022 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.022    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.555 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.555    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.672 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.672    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.789 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.789    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.906 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.906    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.023 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.023    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.140 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.140    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.257 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.257    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.374 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.374    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.531 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.015    69.546    alum/temp_out0[12]
    SLICE_X45Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    70.334 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.334    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.448 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.448    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.562 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.562    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.676 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.676    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.790 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.790    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.904 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.904    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.018 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.018    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.132 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.132    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.289 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.912    72.201    alum/temp_out0[11]
    SLICE_X44Y11         LUT3 (Prop_lut3_I0_O)        0.329    72.530 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.530    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.080 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.080    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.194 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.194    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.308 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.308    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.422 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.422    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.536 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.536    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.650 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.650    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.764 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.764    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.878 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.878    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.035 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.039    75.074    alum/temp_out0[10]
    SLICE_X43Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    75.859 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.859    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.973 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.973    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.087 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.087    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.201 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.201    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.315 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.315    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.429 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.429    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.543 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.543    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.657 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.657    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.814 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.923    77.736    alum/temp_out0[9]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.329    78.065 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.065    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.615 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.615    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.729 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.729    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.843 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.843    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.957 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.957    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.071 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.071    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.185 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.185    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.299 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.299    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.413 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.413    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.570 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.070    80.641    alum/temp_out0[8]
    SLICE_X37Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    81.426 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.426    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.540 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.540    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.654 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.654    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.768 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.768    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.882 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.882    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.996 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.996    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.110 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.110    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.224 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.224    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.381 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.964    83.344    alum/temp_out0[7]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.329    83.673 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.673    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.223 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.223    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.337 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.337    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.451 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.451    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.565 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.565    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.679 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.679    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.793 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.793    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.907 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.907    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.021 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.021    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.178 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.106    86.285    alum/temp_out0[6]
    SLICE_X35Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    87.070 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.070    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.184 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.184    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.298 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.298    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.412 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.412    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.526 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.526    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.640 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.640    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.754 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.754    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.868 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.868    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.025 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.987    89.011    alum/temp_out0[5]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.329    89.340 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.340    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    89.873 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.873    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.990 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.990    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.107 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.107    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.224 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.224    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.341 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.341    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.458 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.458    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.575 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.575    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.692 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.692    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.849 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.962    91.811    alum/temp_out0[4]
    SLICE_X40Y9          LUT3 (Prop_lut3_I0_O)        0.332    92.143 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.143    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.693 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.693    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.807 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.807    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.921 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.921    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.035 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.035    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.149 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.149    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.263 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.263    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.377 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.377    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.491 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.491    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.648 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.885    94.533    alum/temp_out0[3]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    94.862 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.862    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.412 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.412    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.526 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.526    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.640 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.640    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.754 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.754    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.868 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.868    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.982 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.982    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.096 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.096    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.210 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.210    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.367 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.082    97.449    alum/temp_out0[2]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.329    97.778 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.778    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.311 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.311    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.428 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.428    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.545 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.545    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.662 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.662    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.779 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.779    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.896 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.896    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.013 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.013    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.130 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.130    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.287 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.072   100.359    alum/temp_out0[1]
    SLICE_X34Y7          LUT3 (Prop_lut3_I0_O)        0.332   100.691 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   100.691    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.224 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   101.224    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.341 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.341    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.458 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.458    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.575 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.575    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.692 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.692    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.809 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   101.809    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.926 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   101.926    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.043 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.043    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.200 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.791   102.991    sm/temp_out0[0]
    SLICE_X45Y10         LUT5 (Prop_lut5_I4_O)        0.332   103.323 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   103.323    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X45Y10         MUXF7 (Prop_muxf7_I0_O)      0.212   103.535 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.938   104.473    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X50Y19         LUT6 (Prop_lut6_I0_O)        0.299   104.772 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.935   105.707    sm/M_alum_out[0]
    SLICE_X55Y26         LUT6 (Prop_lut6_I5_O)        0.124   105.831 r  sm/ram_reg_i_25/O
                         net (fo=1, routed)           0.617   106.447    display/M_sm_bra[0]
    SLICE_X56Y32         LUT6 (Prop_lut6_I5_O)        0.124   106.571 r  display/ram_reg_i_17__0/O
                         net (fo=2, routed)           1.752   108.323    display/override_address
    SLICE_X49Y4          LUT3 (Prop_lut3_I0_O)        0.152   108.475 r  display/ram_reg_i_13/O
                         net (fo=1, routed)           0.644   109.119    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.494   116.009    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.269    
                         clock uncertainty           -0.035   116.234    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.774   115.460    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.460    
                         arrival time                        -109.120    
  -------------------------------------------------------------------
                         slack                                  6.340    

Slack (MET) :             7.175ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.360ns  (logic 60.371ns (58.409%)  route 42.989ns (41.591%))
  Logic Levels:           324  (CARRY4=288 LUT2=2 LUT3=25 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 116.008 - 111.111 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X47Y25         FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y25         FDSE (Prop_fdse_C_Q)         0.456     5.587 f  sm/D_states_q_reg[4]/Q
                         net (fo=249, routed)         4.045     9.633    sm/D_states_q[4]
    SLICE_X33Y17         LUT2 (Prop_lut2_I0_O)        0.124     9.757 f  sm/D_game_tick_q_i_40/O
                         net (fo=3, routed)           0.475    10.232    sm/D_game_tick_q_i_40_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I5_O)        0.124    10.356 r  sm/D_registers_q[7][31]_i_142/O
                         net (fo=1, routed)           0.343    10.699    sm/D_registers_q[7][31]_i_142_n_0
    SLICE_X33Y16         LUT6 (Prop_lut6_I3_O)        0.124    10.823 r  sm/D_registers_q[7][31]_i_108/O
                         net (fo=32, routed)          0.758    11.581    sm/M_sm_bsel[0]
    SLICE_X42Y17         LUT5 (Prop_lut5_I3_O)        0.124    11.705 r  sm/D_registers_q[7][0]_i_11/O
                         net (fo=121, routed)         1.408    13.112    sm/M_alum_b[0]
    SLICE_X57Y16         LUT2 (Prop_lut2_I0_O)        0.124    13.236 r  sm/D_registers_q[7][31]_i_205/O
                         net (fo=1, routed)           0.000    13.236    alum/S[0]
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.768 r  alum/D_registers_q_reg[7][31]_i_196/CO[3]
                         net (fo=1, routed)           0.000    13.768    alum/D_registers_q_reg[7][31]_i_196_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.882 r  alum/D_registers_q_reg[7][31]_i_191/CO[3]
                         net (fo=1, routed)           0.000    13.882    alum/D_registers_q_reg[7][31]_i_191_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.996 r  alum/D_registers_q_reg[7][31]_i_186/CO[3]
                         net (fo=1, routed)           0.000    13.996    alum/D_registers_q_reg[7][31]_i_186_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.110 r  alum/D_registers_q_reg[7][31]_i_181/CO[3]
                         net (fo=1, routed)           0.000    14.110    alum/D_registers_q_reg[7][31]_i_181_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.224 r  alum/D_registers_q_reg[7][31]_i_176/CO[3]
                         net (fo=1, routed)           0.000    14.224    alum/D_registers_q_reg[7][31]_i_176_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.338 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.338    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.452 r  alum/D_registers_q_reg[7][31]_i_155/CO[3]
                         net (fo=1, routed)           0.000    14.452    alum/D_registers_q_reg[7][31]_i_155_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.566 r  alum/D_registers_q_reg[7][31]_i_130/CO[3]
                         net (fo=1, routed)           0.000    14.566    alum/D_registers_q_reg[7][31]_i_130_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.837 r  alum/D_registers_q_reg[7][31]_i_86/CO[0]
                         net (fo=37, routed)          0.868    15.706    alum/temp_out0[31]
    SLICE_X56Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.550 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.550    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.667 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    16.667    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.784 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    16.784    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.901 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.901    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.018 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.018    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.135 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.135    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.252 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.252    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.369 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.369    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.526 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.111    18.636    alum/temp_out0[30]
    SLICE_X58Y12         LUT3 (Prop_lut3_I0_O)        0.332    18.968 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    18.968    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.518 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.518    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.632 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.632    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.746 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.746    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.860 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.860    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.974 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.974    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.088 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.088    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.202 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    20.202    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.316 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.316    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.473 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.833    21.306    alum/temp_out0[29]
    SLICE_X59Y12         LUT3 (Prop_lut3_I0_O)        0.329    21.635 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.635    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.185 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.185    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.299 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.299    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.413 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.413    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.527 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.527    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.641 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.641    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.755 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.755    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.869 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.869    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.983 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.983    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.140 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.049    24.189    alum/temp_out0[28]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.329    24.518 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.518    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.068 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.068    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.182 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.182    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.296 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.296    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.410 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.410    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.524 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.524    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.638 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.638    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.752 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.752    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.866 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.866    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.023 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.995    27.019    alum/temp_out0[27]
    SLICE_X53Y12         LUT3 (Prop_lut3_I0_O)        0.329    27.348 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.348    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.898 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.898    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.012 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.012    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.126 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.126    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.240 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.240    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.354 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.354    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.468 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.468    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.582 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.582    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.696 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.696    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.853 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.891    29.744    alum/temp_out0[26]
    SLICE_X52Y15         LUT3 (Prop_lut3_I0_O)        0.329    30.073 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.073    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.606 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.606    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.723 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.723    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.840 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.840    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.957 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.957    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.074 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.074    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.191 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.191    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.308 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.308    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.425 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.425    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.582 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.940    32.521    alum/temp_out0[25]
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.332    32.853 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.853    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.403 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.403    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.517 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.517    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.631 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.631    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.745 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.745    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.859 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.859    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.973 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.973    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.087 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.087    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.201 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.201    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.358 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.971    35.330    alum/temp_out0[24]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.329    35.659 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.659    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.192 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.192    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.309 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.309    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.426 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.426    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.543 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.543    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.660 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.660    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.777 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.777    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.894 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.894    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.011 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.011    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.168 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.193    38.361    alum/temp_out0[23]
    SLICE_X61Y13         LUT3 (Prop_lut3_I0_O)        0.332    38.693 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.693    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.243 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.243    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.357 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.357    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.471 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.471    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.585 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.585    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.699 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.699    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.813 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.813    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.927 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.927    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.041 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.041    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.198 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.052    41.251    alum/temp_out0[22]
    SLICE_X60Y11         LUT3 (Prop_lut3_I0_O)        0.329    41.580 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.580    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.113 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.113    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.230 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.230    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.347 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.347    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.464 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.464    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.581 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.581    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.698 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.698    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.815 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.815    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.932 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.932    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.089 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.254    44.342    alum/temp_out0[21]
    SLICE_X56Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    45.145 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.145    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.262 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.262    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.379 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.379    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.496 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.496    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.613 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.613    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.730 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.730    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.847 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.847    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.964 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.964    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.121 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.998    47.119    alum/temp_out0[20]
    SLICE_X54Y6          LUT3 (Prop_lut3_I0_O)        0.332    47.451 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.451    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.984 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.984    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.101 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.101    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.218 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.218    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.335 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.335    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.452 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.452    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.569 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.569    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.686 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.686    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.803 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.803    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.960 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.025    49.985    alum/temp_out0[19]
    SLICE_X52Y6          LUT3 (Prop_lut3_I0_O)        0.332    50.317 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.317    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.850 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.850    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.967 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.967    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.084 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.084    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.201 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.201    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.318 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.318    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.435 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.435    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.552 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.552    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.669 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.669    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.826 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.054    52.880    alum/temp_out0[18]
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.332    53.212 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.212    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.762 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.762    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.876 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.876    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.990 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.990    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.104 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.104    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.218 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.218    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.332 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.332    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.446 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.446    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.560 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.560    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.717 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.801    55.517    alum/temp_out0[17]
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.329    55.846 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.846    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.379 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.379    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.496 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.496    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.613 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.613    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.730 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.730    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.847 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.847    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.964 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.964    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.081 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.081    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.198 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.198    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.355 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.957    58.312    alum/temp_out0[16]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.332    58.644 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.644    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.194 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.194    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.308 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.308    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.422 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.422    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.536 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.536    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.650 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.650    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.764 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.764    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.878 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.878    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.992 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.992    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.149 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.957    61.107    alum/temp_out0[15]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.329    61.436 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.436    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.986 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.986    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.100 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.100    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.214 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.214    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.328 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.328    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.442 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.442    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.556 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.556    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.670 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.670    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.784 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.784    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.941 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.033    63.974    alum/temp_out0[14]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.329    64.303 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.303    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.853 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.853    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.967 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.967    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.081 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.081    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.195 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.195    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.309 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.309    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.423 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.423    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.537 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.537    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.651 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.651    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.808 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.886    66.693    alum/temp_out0[13]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    67.022 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.022    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.555 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.555    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.672 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.672    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.789 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.789    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.906 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.906    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.023 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.023    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.140 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.140    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.257 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.257    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.374 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.374    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.531 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.015    69.546    alum/temp_out0[12]
    SLICE_X45Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    70.334 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.334    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.448 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.448    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.562 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.562    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.676 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.676    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.790 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.790    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.904 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.904    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.018 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.018    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.132 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.132    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.289 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.912    72.201    alum/temp_out0[11]
    SLICE_X44Y11         LUT3 (Prop_lut3_I0_O)        0.329    72.530 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.530    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.080 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.080    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.194 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.194    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.308 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.308    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.422 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.422    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.536 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.536    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.650 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.650    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.764 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.764    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.878 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.878    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.035 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.039    75.074    alum/temp_out0[10]
    SLICE_X43Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    75.859 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.859    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.973 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.973    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.087 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.087    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.201 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.201    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.315 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.315    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.429 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.429    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.543 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.543    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.657 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.657    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.814 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.923    77.736    alum/temp_out0[9]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.329    78.065 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.065    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.615 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.615    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.729 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.729    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.843 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.843    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.957 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.957    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.071 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.071    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.185 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.185    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.299 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.299    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.413 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.413    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.570 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.070    80.641    alum/temp_out0[8]
    SLICE_X37Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    81.426 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.426    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.540 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.540    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.654 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.654    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.768 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.768    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.882 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.882    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.996 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.996    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.110 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.110    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.224 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.224    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.381 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.964    83.344    alum/temp_out0[7]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.329    83.673 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.673    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.223 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.223    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.337 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.337    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.451 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.451    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.565 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.565    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.679 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.679    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.793 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.793    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.907 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.907    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.021 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.021    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.178 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.106    86.285    alum/temp_out0[6]
    SLICE_X35Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    87.070 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.070    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.184 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.184    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.298 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.298    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.412 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.412    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.526 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.526    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.640 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.640    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.754 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.754    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.868 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.868    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.025 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.987    89.011    alum/temp_out0[5]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.329    89.340 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.340    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    89.873 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.873    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.990 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.990    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.107 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.107    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.224 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.224    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.341 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.341    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.458 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.458    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.575 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.575    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.692 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.692    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.849 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.962    91.811    alum/temp_out0[4]
    SLICE_X40Y9          LUT3 (Prop_lut3_I0_O)        0.332    92.143 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.143    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.693 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.693    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.807 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.807    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.921 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.921    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.035 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.035    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.149 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.149    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.263 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.263    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.377 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.377    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.491 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.491    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.648 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.885    94.533    alum/temp_out0[3]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    94.862 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.862    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.412 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.412    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.526 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.526    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.640 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.640    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.754 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.754    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.868 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.868    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.982 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.982    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.096 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.096    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.210 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.210    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.367 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.082    97.449    alum/temp_out0[2]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.329    97.778 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.778    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.311 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.311    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.428 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.428    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.545 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.545    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.662 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.662    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.779 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.779    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.896 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.896    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.013 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.013    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.130 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.130    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.287 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.072   100.359    alum/temp_out0[1]
    SLICE_X34Y7          LUT3 (Prop_lut3_I0_O)        0.332   100.691 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   100.691    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.224 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   101.224    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.341 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.341    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.458 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.458    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.575 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.575    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.692 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.692    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.809 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   101.809    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.926 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   101.926    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.043 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.043    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.200 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.791   102.991    sm/temp_out0[0]
    SLICE_X45Y10         LUT5 (Prop_lut5_I4_O)        0.332   103.323 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   103.323    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X45Y10         MUXF7 (Prop_muxf7_I0_O)      0.212   103.535 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.938   104.473    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X50Y19         LUT6 (Prop_lut6_I0_O)        0.299   104.772 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.935   105.707    sm/M_alum_out[0]
    SLICE_X55Y26         LUT6 (Prop_lut6_I5_O)        0.124   105.831 r  sm/ram_reg_i_25/O
                         net (fo=1, routed)           0.617   106.447    display/M_sm_bra[0]
    SLICE_X56Y32         LUT6 (Prop_lut6_I5_O)        0.124   106.571 r  display/ram_reg_i_17__0/O
                         net (fo=2, routed)           1.221   107.792    sm/override_address
    SLICE_X49Y5          LUT6 (Prop_lut6_I4_O)        0.124   107.916 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.575   108.491    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.493   116.008    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.268    
                         clock uncertainty           -0.035   116.233    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.667    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.667    
                         arrival time                        -108.491    
  -------------------------------------------------------------------
                         slack                                  7.175    

Slack (MET) :             7.408ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.600ns  (logic 60.803ns (58.690%)  route 42.797ns (41.310%))
  Logic Levels:           324  (CARRY4=288 LUT2=2 LUT3=26 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 115.947 - 111.111 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X47Y25         FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y25         FDSE (Prop_fdse_C_Q)         0.456     5.587 f  sm/D_states_q_reg[4]/Q
                         net (fo=249, routed)         4.045     9.633    sm/D_states_q[4]
    SLICE_X33Y17         LUT2 (Prop_lut2_I0_O)        0.124     9.757 f  sm/D_game_tick_q_i_40/O
                         net (fo=3, routed)           0.475    10.232    sm/D_game_tick_q_i_40_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I5_O)        0.124    10.356 r  sm/D_registers_q[7][31]_i_142/O
                         net (fo=1, routed)           0.343    10.699    sm/D_registers_q[7][31]_i_142_n_0
    SLICE_X33Y16         LUT6 (Prop_lut6_I3_O)        0.124    10.823 r  sm/D_registers_q[7][31]_i_108/O
                         net (fo=32, routed)          0.758    11.581    sm/M_sm_bsel[0]
    SLICE_X42Y17         LUT5 (Prop_lut5_I3_O)        0.124    11.705 r  sm/D_registers_q[7][0]_i_11/O
                         net (fo=121, routed)         1.408    13.112    sm/M_alum_b[0]
    SLICE_X57Y16         LUT2 (Prop_lut2_I0_O)        0.124    13.236 r  sm/D_registers_q[7][31]_i_205/O
                         net (fo=1, routed)           0.000    13.236    alum/S[0]
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.768 r  alum/D_registers_q_reg[7][31]_i_196/CO[3]
                         net (fo=1, routed)           0.000    13.768    alum/D_registers_q_reg[7][31]_i_196_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.882 r  alum/D_registers_q_reg[7][31]_i_191/CO[3]
                         net (fo=1, routed)           0.000    13.882    alum/D_registers_q_reg[7][31]_i_191_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.996 r  alum/D_registers_q_reg[7][31]_i_186/CO[3]
                         net (fo=1, routed)           0.000    13.996    alum/D_registers_q_reg[7][31]_i_186_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.110 r  alum/D_registers_q_reg[7][31]_i_181/CO[3]
                         net (fo=1, routed)           0.000    14.110    alum/D_registers_q_reg[7][31]_i_181_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.224 r  alum/D_registers_q_reg[7][31]_i_176/CO[3]
                         net (fo=1, routed)           0.000    14.224    alum/D_registers_q_reg[7][31]_i_176_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.338 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.338    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.452 r  alum/D_registers_q_reg[7][31]_i_155/CO[3]
                         net (fo=1, routed)           0.000    14.452    alum/D_registers_q_reg[7][31]_i_155_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.566 r  alum/D_registers_q_reg[7][31]_i_130/CO[3]
                         net (fo=1, routed)           0.000    14.566    alum/D_registers_q_reg[7][31]_i_130_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.837 r  alum/D_registers_q_reg[7][31]_i_86/CO[0]
                         net (fo=37, routed)          0.868    15.706    alum/temp_out0[31]
    SLICE_X56Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.550 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.550    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.667 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    16.667    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.784 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    16.784    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.901 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.901    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.018 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.018    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.135 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.135    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.252 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.252    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.369 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.369    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.526 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.111    18.636    alum/temp_out0[30]
    SLICE_X58Y12         LUT3 (Prop_lut3_I0_O)        0.332    18.968 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    18.968    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.518 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.518    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.632 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.632    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.746 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.746    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.860 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.860    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.974 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.974    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.088 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.088    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.202 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    20.202    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.316 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.316    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.473 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.833    21.306    alum/temp_out0[29]
    SLICE_X59Y12         LUT3 (Prop_lut3_I0_O)        0.329    21.635 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.635    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.185 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.185    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.299 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.299    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.413 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.413    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.527 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.527    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.641 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.641    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.755 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.755    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.869 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.869    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.983 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.983    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.140 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.049    24.189    alum/temp_out0[28]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.329    24.518 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.518    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.068 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.068    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.182 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.182    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.296 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.296    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.410 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.410    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.524 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.524    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.638 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.638    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.752 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.752    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.866 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.866    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.023 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.995    27.019    alum/temp_out0[27]
    SLICE_X53Y12         LUT3 (Prop_lut3_I0_O)        0.329    27.348 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.348    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.898 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.898    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.012 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.012    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.126 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.126    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.240 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.240    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.354 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.354    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.468 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.468    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.582 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.582    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.696 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.696    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.853 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.891    29.744    alum/temp_out0[26]
    SLICE_X52Y15         LUT3 (Prop_lut3_I0_O)        0.329    30.073 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.073    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.606 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.606    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.723 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.723    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.840 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.840    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.957 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.957    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.074 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.074    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.191 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.191    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.308 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.308    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.425 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.425    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.582 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.940    32.521    alum/temp_out0[25]
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.332    32.853 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.853    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.403 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.403    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.517 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.517    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.631 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.631    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.745 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.745    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.859 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.859    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.973 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.973    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.087 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.087    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.201 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.201    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.358 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.971    35.330    alum/temp_out0[24]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.329    35.659 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.659    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.192 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.192    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.309 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.309    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.426 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.426    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.543 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.543    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.660 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.660    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.777 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.777    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.894 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.894    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.011 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.011    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.168 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.193    38.361    alum/temp_out0[23]
    SLICE_X61Y13         LUT3 (Prop_lut3_I0_O)        0.332    38.693 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.693    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.243 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.243    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.357 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.357    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.471 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.471    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.585 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.585    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.699 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.699    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.813 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.813    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.927 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.927    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.041 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.041    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.198 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.052    41.251    alum/temp_out0[22]
    SLICE_X60Y11         LUT3 (Prop_lut3_I0_O)        0.329    41.580 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.580    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.113 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.113    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.230 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.230    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.347 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.347    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.464 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.464    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.581 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.581    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.698 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.698    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.815 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.815    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.932 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.932    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.089 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.254    44.342    alum/temp_out0[21]
    SLICE_X56Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    45.145 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.145    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.262 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.262    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.379 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.379    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.496 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.496    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.613 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.613    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.730 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.730    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.847 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.847    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.964 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.964    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.121 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.998    47.119    alum/temp_out0[20]
    SLICE_X54Y6          LUT3 (Prop_lut3_I0_O)        0.332    47.451 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.451    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.984 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.984    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.101 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.101    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.218 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.218    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.335 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.335    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.452 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.452    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.569 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.569    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.686 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.686    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.803 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.803    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.960 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.025    49.985    alum/temp_out0[19]
    SLICE_X52Y6          LUT3 (Prop_lut3_I0_O)        0.332    50.317 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.317    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.850 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.850    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.967 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.967    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.084 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.084    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.201 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.201    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.318 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.318    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.435 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.435    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.552 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.552    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.669 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.669    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.826 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.054    52.880    alum/temp_out0[18]
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.332    53.212 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.212    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.762 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.762    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.876 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.876    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.990 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.990    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.104 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.104    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.218 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.218    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.332 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.332    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.446 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.446    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.560 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.560    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.717 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.801    55.517    alum/temp_out0[17]
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.329    55.846 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.846    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.379 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.379    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.496 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.496    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.613 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.613    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.730 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.730    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.847 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.847    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.964 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.964    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.081 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.081    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.198 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.198    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.355 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.957    58.312    alum/temp_out0[16]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.332    58.644 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.644    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.194 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.194    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.308 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.308    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.422 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.422    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.536 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.536    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.650 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.650    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.764 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.764    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.878 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.878    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.992 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.992    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.149 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.957    61.107    alum/temp_out0[15]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.329    61.436 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.436    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.986 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.986    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.100 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.100    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.214 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.214    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.328 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.328    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.442 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.442    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.556 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.556    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.670 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.670    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.784 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.784    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.941 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.033    63.974    alum/temp_out0[14]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.329    64.303 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.303    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.853 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.853    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.967 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.967    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.081 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.081    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.195 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.195    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.309 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.309    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.423 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.423    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.537 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.537    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.651 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.651    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.808 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.886    66.693    alum/temp_out0[13]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    67.022 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.022    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.555 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.555    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.672 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.672    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.789 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.789    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.906 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.906    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.023 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.023    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.140 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.140    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.257 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.257    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.374 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.374    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.531 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.015    69.546    alum/temp_out0[12]
    SLICE_X45Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    70.334 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.334    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.448 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.448    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.562 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.562    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.676 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.676    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.790 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.790    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.904 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.904    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.018 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.018    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.132 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.132    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.289 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.912    72.201    alum/temp_out0[11]
    SLICE_X44Y11         LUT3 (Prop_lut3_I0_O)        0.329    72.530 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.530    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.080 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.080    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.194 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.194    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.308 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.308    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.422 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.422    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.536 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.536    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.650 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.650    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.764 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.764    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.878 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.878    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.035 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.039    75.074    alum/temp_out0[10]
    SLICE_X43Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    75.859 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.859    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.973 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.973    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.087 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.087    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.201 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.201    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.315 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.315    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.429 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.429    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.543 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.543    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.657 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.657    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.814 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.923    77.736    alum/temp_out0[9]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.329    78.065 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.065    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.615 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.615    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.729 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.729    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.843 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.843    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.957 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.957    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.071 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.071    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.185 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.185    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.299 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.299    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.413 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.413    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.570 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.070    80.641    alum/temp_out0[8]
    SLICE_X37Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    81.426 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.426    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.540 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.540    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.654 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.654    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.768 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.768    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.882 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.882    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.996 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.996    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.110 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.110    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.224 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.224    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.381 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.964    83.344    alum/temp_out0[7]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.329    83.673 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.673    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.223 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.223    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.337 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.337    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.451 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.451    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.565 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.565    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.679 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.679    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.793 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.793    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.907 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.907    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.021 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.021    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.178 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.106    86.285    alum/temp_out0[6]
    SLICE_X35Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    87.070 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.070    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.184 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.184    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.298 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.298    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.412 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.412    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.526 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.526    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.640 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.640    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.754 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.754    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.868 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.868    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.025 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.987    89.011    alum/temp_out0[5]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.329    89.340 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.340    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    89.873 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.873    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.990 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.990    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.107 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.107    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.224 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.224    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.341 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.341    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.458 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.458    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.575 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.575    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.692 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.692    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.849 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.962    91.811    alum/temp_out0[4]
    SLICE_X40Y9          LUT3 (Prop_lut3_I0_O)        0.332    92.143 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.143    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.693 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.693    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.807 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.807    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.921 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.921    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.035 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.035    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.149 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.149    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.263 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.263    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.377 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.377    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.491 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.491    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.648 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.885    94.533    alum/temp_out0[3]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    94.862 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.862    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.412 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.412    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.526 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.526    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.640 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.640    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.754 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.754    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.868 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.868    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.982 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.982    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.096 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.096    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.210 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.210    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.367 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.082    97.449    alum/temp_out0[2]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.329    97.778 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.778    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.311 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.311    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.428 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.428    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.545 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.545    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.662 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.662    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.779 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.779    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.896 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.896    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.013 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.013    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.130 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.130    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.287 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.072   100.359    alum/temp_out0[1]
    SLICE_X34Y7          LUT3 (Prop_lut3_I0_O)        0.332   100.691 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   100.691    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.224 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   101.224    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.341 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.341    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.458 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.458    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.575 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.575    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.692 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.692    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.809 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   101.809    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.926 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   101.926    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.043 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.043    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.200 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.791   102.991    sm/temp_out0[0]
    SLICE_X45Y10         LUT5 (Prop_lut5_I4_O)        0.332   103.323 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   103.323    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X45Y10         MUXF7 (Prop_muxf7_I0_O)      0.212   103.535 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.938   104.473    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X50Y19         LUT6 (Prop_lut6_I0_O)        0.299   104.772 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.963   105.735    sm/M_alum_out[0]
    SLICE_X44Y24         LUT4 (Prop_lut4_I1_O)        0.118   105.853 r  sm/D_states_q[4]_i_21/O
                         net (fo=2, routed)           0.807   106.660    sm/D_states_q[4]_i_21_n_0
    SLICE_X47Y24         LUT3 (Prop_lut3_I0_O)        0.354   107.014 r  sm/D_states_q[4]_i_5/O
                         net (fo=1, routed)           0.836   107.851    sm/D_states_q[4]_i_5_n_0
    SLICE_X48Y25         LUT6 (Prop_lut6_I3_O)        0.332   108.183 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.549   108.731    sm/D_states_d__0[4]
    SLICE_X47Y25         FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.431   115.947    sm/clk_IBUF_BUFG
    SLICE_X47Y25         FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.295   116.242    
                         clock uncertainty           -0.035   116.207    
    SLICE_X47Y25         FDSE (Setup_fdse_C_D)       -0.067   116.140    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.140    
                         arrival time                        -108.732    
  -------------------------------------------------------------------
                         slack                                  7.408    

Slack (MET) :             8.055ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.765ns  (logic 60.513ns (58.885%)  route 42.252ns (41.115%))
  Logic Levels:           323  (CARRY4=288 LUT2=2 LUT3=25 LUT4=1 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 115.947 - 111.111 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X47Y25         FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y25         FDSE (Prop_fdse_C_Q)         0.456     5.587 f  sm/D_states_q_reg[4]/Q
                         net (fo=249, routed)         4.045     9.633    sm/D_states_q[4]
    SLICE_X33Y17         LUT2 (Prop_lut2_I0_O)        0.124     9.757 f  sm/D_game_tick_q_i_40/O
                         net (fo=3, routed)           0.475    10.232    sm/D_game_tick_q_i_40_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I5_O)        0.124    10.356 r  sm/D_registers_q[7][31]_i_142/O
                         net (fo=1, routed)           0.343    10.699    sm/D_registers_q[7][31]_i_142_n_0
    SLICE_X33Y16         LUT6 (Prop_lut6_I3_O)        0.124    10.823 r  sm/D_registers_q[7][31]_i_108/O
                         net (fo=32, routed)          0.758    11.581    sm/M_sm_bsel[0]
    SLICE_X42Y17         LUT5 (Prop_lut5_I3_O)        0.124    11.705 r  sm/D_registers_q[7][0]_i_11/O
                         net (fo=121, routed)         1.408    13.112    sm/M_alum_b[0]
    SLICE_X57Y16         LUT2 (Prop_lut2_I0_O)        0.124    13.236 r  sm/D_registers_q[7][31]_i_205/O
                         net (fo=1, routed)           0.000    13.236    alum/S[0]
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.768 r  alum/D_registers_q_reg[7][31]_i_196/CO[3]
                         net (fo=1, routed)           0.000    13.768    alum/D_registers_q_reg[7][31]_i_196_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.882 r  alum/D_registers_q_reg[7][31]_i_191/CO[3]
                         net (fo=1, routed)           0.000    13.882    alum/D_registers_q_reg[7][31]_i_191_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.996 r  alum/D_registers_q_reg[7][31]_i_186/CO[3]
                         net (fo=1, routed)           0.000    13.996    alum/D_registers_q_reg[7][31]_i_186_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.110 r  alum/D_registers_q_reg[7][31]_i_181/CO[3]
                         net (fo=1, routed)           0.000    14.110    alum/D_registers_q_reg[7][31]_i_181_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.224 r  alum/D_registers_q_reg[7][31]_i_176/CO[3]
                         net (fo=1, routed)           0.000    14.224    alum/D_registers_q_reg[7][31]_i_176_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.338 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.338    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.452 r  alum/D_registers_q_reg[7][31]_i_155/CO[3]
                         net (fo=1, routed)           0.000    14.452    alum/D_registers_q_reg[7][31]_i_155_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.566 r  alum/D_registers_q_reg[7][31]_i_130/CO[3]
                         net (fo=1, routed)           0.000    14.566    alum/D_registers_q_reg[7][31]_i_130_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.837 r  alum/D_registers_q_reg[7][31]_i_86/CO[0]
                         net (fo=37, routed)          0.868    15.706    alum/temp_out0[31]
    SLICE_X56Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.550 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.550    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.667 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    16.667    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.784 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    16.784    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.901 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.901    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.018 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.018    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.135 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.135    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.252 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.252    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.369 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.369    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.526 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.111    18.636    alum/temp_out0[30]
    SLICE_X58Y12         LUT3 (Prop_lut3_I0_O)        0.332    18.968 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    18.968    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.518 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.518    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.632 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.632    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.746 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.746    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.860 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.860    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.974 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.974    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.088 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.088    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.202 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    20.202    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.316 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.316    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.473 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.833    21.306    alum/temp_out0[29]
    SLICE_X59Y12         LUT3 (Prop_lut3_I0_O)        0.329    21.635 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.635    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.185 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.185    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.299 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.299    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.413 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.413    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.527 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.527    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.641 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.641    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.755 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.755    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.869 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.869    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.983 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.983    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.140 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.049    24.189    alum/temp_out0[28]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.329    24.518 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.518    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.068 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.068    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.182 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.182    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.296 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.296    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.410 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.410    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.524 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.524    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.638 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.638    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.752 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.752    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.866 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.866    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.023 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.995    27.019    alum/temp_out0[27]
    SLICE_X53Y12         LUT3 (Prop_lut3_I0_O)        0.329    27.348 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.348    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.898 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.898    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.012 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.012    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.126 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.126    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.240 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.240    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.354 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.354    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.468 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.468    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.582 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.582    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.696 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.696    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.853 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.891    29.744    alum/temp_out0[26]
    SLICE_X52Y15         LUT3 (Prop_lut3_I0_O)        0.329    30.073 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.073    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.606 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.606    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.723 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.723    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.840 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.840    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.957 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.957    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.074 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.074    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.191 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.191    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.308 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.308    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.425 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.425    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.582 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.940    32.521    alum/temp_out0[25]
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.332    32.853 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.853    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.403 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.403    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.517 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.517    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.631 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.631    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.745 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.745    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.859 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.859    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.973 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.973    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.087 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.087    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.201 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.201    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.358 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.971    35.330    alum/temp_out0[24]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.329    35.659 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.659    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.192 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.192    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.309 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.309    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.426 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.426    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.543 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.543    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.660 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.660    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.777 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.777    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.894 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.894    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.011 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.011    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.168 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.193    38.361    alum/temp_out0[23]
    SLICE_X61Y13         LUT3 (Prop_lut3_I0_O)        0.332    38.693 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.693    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.243 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.243    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.357 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.357    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.471 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.471    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.585 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.585    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.699 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.699    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.813 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.813    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.927 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.927    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.041 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.041    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.198 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.052    41.251    alum/temp_out0[22]
    SLICE_X60Y11         LUT3 (Prop_lut3_I0_O)        0.329    41.580 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.580    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.113 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.113    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.230 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.230    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.347 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.347    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.464 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.464    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.581 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.581    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.698 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.698    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.815 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.815    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.932 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.932    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.089 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.254    44.342    alum/temp_out0[21]
    SLICE_X56Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    45.145 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.145    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.262 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.262    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.379 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.379    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.496 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.496    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.613 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.613    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.730 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.730    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.847 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.847    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.964 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.964    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.121 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.998    47.119    alum/temp_out0[20]
    SLICE_X54Y6          LUT3 (Prop_lut3_I0_O)        0.332    47.451 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.451    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.984 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.984    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.101 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.101    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.218 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.218    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.335 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.335    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.452 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.452    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.569 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.569    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.686 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.686    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.803 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.803    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.960 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.025    49.985    alum/temp_out0[19]
    SLICE_X52Y6          LUT3 (Prop_lut3_I0_O)        0.332    50.317 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.317    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.850 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.850    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.967 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.967    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.084 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.084    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.201 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.201    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.318 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.318    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.435 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.435    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.552 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.552    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.669 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.669    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.826 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.054    52.880    alum/temp_out0[18]
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.332    53.212 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.212    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.762 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.762    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.876 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.876    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.990 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.990    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.104 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.104    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.218 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.218    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.332 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.332    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.446 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.446    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.560 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.560    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.717 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.801    55.517    alum/temp_out0[17]
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.329    55.846 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.846    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.379 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.379    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.496 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.496    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.613 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.613    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.730 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.730    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.847 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.847    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.964 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.964    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.081 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.081    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.198 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.198    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.355 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.957    58.312    alum/temp_out0[16]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.332    58.644 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.644    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.194 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.194    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.308 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.308    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.422 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.422    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.536 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.536    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.650 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.650    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.764 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.764    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.878 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.878    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.992 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.992    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.149 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.957    61.107    alum/temp_out0[15]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.329    61.436 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.436    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.986 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.986    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.100 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.100    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.214 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.214    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.328 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.328    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.442 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.442    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.556 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.556    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.670 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.670    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.784 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.784    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.941 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.033    63.974    alum/temp_out0[14]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.329    64.303 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.303    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.853 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.853    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.967 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.967    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.081 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.081    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.195 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.195    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.309 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.309    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.423 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.423    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.537 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.537    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.651 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.651    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.808 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.886    66.693    alum/temp_out0[13]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    67.022 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.022    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.555 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.555    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.672 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.672    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.789 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.789    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.906 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.906    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.023 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.023    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.140 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.140    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.257 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.257    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.374 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.374    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.531 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.015    69.546    alum/temp_out0[12]
    SLICE_X45Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    70.334 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.334    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.448 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.448    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.562 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.562    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.676 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.676    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.790 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.790    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.904 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.904    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.018 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.018    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.132 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.132    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.289 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.912    72.201    alum/temp_out0[11]
    SLICE_X44Y11         LUT3 (Prop_lut3_I0_O)        0.329    72.530 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.530    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.080 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.080    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.194 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.194    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.308 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.308    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.422 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.422    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.536 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.536    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.650 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.650    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.764 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.764    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.878 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.878    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.035 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.039    75.074    alum/temp_out0[10]
    SLICE_X43Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    75.859 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.859    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.973 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.973    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.087 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.087    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.201 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.201    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.315 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.315    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.429 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.429    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.543 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.543    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.657 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.657    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.814 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.923    77.736    alum/temp_out0[9]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.329    78.065 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.065    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.615 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.615    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.729 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.729    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.843 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.843    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.957 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.957    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.071 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.071    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.185 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.185    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.299 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.299    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.413 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.413    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.570 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.070    80.641    alum/temp_out0[8]
    SLICE_X37Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    81.426 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.426    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.540 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.540    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.654 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.654    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.768 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.768    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.882 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.882    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.996 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.996    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.110 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.110    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.224 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.224    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.381 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.964    83.344    alum/temp_out0[7]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.329    83.673 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.673    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.223 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.223    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.337 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.337    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.451 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.451    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.565 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.565    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.679 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.679    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.793 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.793    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.907 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.907    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.021 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.021    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.178 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.106    86.285    alum/temp_out0[6]
    SLICE_X35Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    87.070 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.070    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.184 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.184    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.298 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.298    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.412 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.412    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.526 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.526    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.640 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.640    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.754 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.754    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.868 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.868    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.025 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.987    89.011    alum/temp_out0[5]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.329    89.340 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.340    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    89.873 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.873    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.990 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.990    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.107 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.107    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.224 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.224    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.341 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.341    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.458 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.458    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.575 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.575    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.692 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.692    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.849 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.962    91.811    alum/temp_out0[4]
    SLICE_X40Y9          LUT3 (Prop_lut3_I0_O)        0.332    92.143 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.143    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.693 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.693    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.807 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.807    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.921 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.921    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.035 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.035    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.149 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.149    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.263 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.263    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.377 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.377    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.491 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.491    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.648 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.885    94.533    alum/temp_out0[3]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    94.862 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.862    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.412 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.412    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.526 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.526    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.640 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.640    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.754 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.754    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.868 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.868    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.982 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.982    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.096 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.096    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.210 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.210    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.367 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.082    97.449    alum/temp_out0[2]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.329    97.778 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.778    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.311 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.311    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.428 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.428    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.545 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.545    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.662 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.662    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.779 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.779    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.896 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.896    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.013 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.013    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.130 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.130    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.287 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.072   100.359    alum/temp_out0[1]
    SLICE_X34Y7          LUT3 (Prop_lut3_I0_O)        0.332   100.691 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   100.691    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.224 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   101.224    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.341 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.341    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.458 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.458    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.575 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.575    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.692 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.692    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.809 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   101.809    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.926 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   101.926    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.043 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.043    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.200 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.791   102.991    sm/temp_out0[0]
    SLICE_X45Y10         LUT5 (Prop_lut5_I4_O)        0.332   103.323 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   103.323    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X45Y10         MUXF7 (Prop_muxf7_I0_O)      0.212   103.535 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.938   104.473    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X50Y19         LUT6 (Prop_lut6_I0_O)        0.299   104.772 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.589   106.361    sm/M_alum_out[0]
    SLICE_X47Y25         LUT5 (Prop_lut5_I0_O)        0.152   106.513 r  sm/D_states_q[7]_i_11/O
                         net (fo=2, routed)           0.828   107.341    sm/D_states_q[7]_i_11_n_0
    SLICE_X47Y25         LUT4 (Prop_lut4_I0_O)        0.362   107.703 r  sm/D_states_q[6]_i_1/O
                         net (fo=1, routed)           0.193   107.896    sm/D_states_d__0[6]
    SLICE_X46Y25         FDRE                                         r  sm/D_states_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.431   115.947    sm/clk_IBUF_BUFG
    SLICE_X46Y25         FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.273   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X46Y25         FDRE (Setup_fdre_C_D)       -0.234   115.951    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        115.951    
                         arrival time                        -107.896    
  -------------------------------------------------------------------
                         slack                                  8.055    

Slack (MET) :             8.330ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.645ns  (logic 60.371ns (58.816%)  route 42.274ns (41.184%))
  Logic Levels:           324  (CARRY4=288 LUT2=2 LUT3=25 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 115.949 - 111.111 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X47Y25         FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y25         FDSE (Prop_fdse_C_Q)         0.456     5.587 f  sm/D_states_q_reg[4]/Q
                         net (fo=249, routed)         4.045     9.633    sm/D_states_q[4]
    SLICE_X33Y17         LUT2 (Prop_lut2_I0_O)        0.124     9.757 f  sm/D_game_tick_q_i_40/O
                         net (fo=3, routed)           0.475    10.232    sm/D_game_tick_q_i_40_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I5_O)        0.124    10.356 r  sm/D_registers_q[7][31]_i_142/O
                         net (fo=1, routed)           0.343    10.699    sm/D_registers_q[7][31]_i_142_n_0
    SLICE_X33Y16         LUT6 (Prop_lut6_I3_O)        0.124    10.823 r  sm/D_registers_q[7][31]_i_108/O
                         net (fo=32, routed)          0.758    11.581    sm/M_sm_bsel[0]
    SLICE_X42Y17         LUT5 (Prop_lut5_I3_O)        0.124    11.705 r  sm/D_registers_q[7][0]_i_11/O
                         net (fo=121, routed)         1.408    13.112    sm/M_alum_b[0]
    SLICE_X57Y16         LUT2 (Prop_lut2_I0_O)        0.124    13.236 r  sm/D_registers_q[7][31]_i_205/O
                         net (fo=1, routed)           0.000    13.236    alum/S[0]
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.768 r  alum/D_registers_q_reg[7][31]_i_196/CO[3]
                         net (fo=1, routed)           0.000    13.768    alum/D_registers_q_reg[7][31]_i_196_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.882 r  alum/D_registers_q_reg[7][31]_i_191/CO[3]
                         net (fo=1, routed)           0.000    13.882    alum/D_registers_q_reg[7][31]_i_191_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.996 r  alum/D_registers_q_reg[7][31]_i_186/CO[3]
                         net (fo=1, routed)           0.000    13.996    alum/D_registers_q_reg[7][31]_i_186_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.110 r  alum/D_registers_q_reg[7][31]_i_181/CO[3]
                         net (fo=1, routed)           0.000    14.110    alum/D_registers_q_reg[7][31]_i_181_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.224 r  alum/D_registers_q_reg[7][31]_i_176/CO[3]
                         net (fo=1, routed)           0.000    14.224    alum/D_registers_q_reg[7][31]_i_176_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.338 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.338    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.452 r  alum/D_registers_q_reg[7][31]_i_155/CO[3]
                         net (fo=1, routed)           0.000    14.452    alum/D_registers_q_reg[7][31]_i_155_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.566 r  alum/D_registers_q_reg[7][31]_i_130/CO[3]
                         net (fo=1, routed)           0.000    14.566    alum/D_registers_q_reg[7][31]_i_130_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.837 r  alum/D_registers_q_reg[7][31]_i_86/CO[0]
                         net (fo=37, routed)          0.868    15.706    alum/temp_out0[31]
    SLICE_X56Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.550 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.550    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.667 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    16.667    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.784 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    16.784    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.901 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.901    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.018 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.018    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.135 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.135    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.252 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.252    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.369 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.369    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.526 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.111    18.636    alum/temp_out0[30]
    SLICE_X58Y12         LUT3 (Prop_lut3_I0_O)        0.332    18.968 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    18.968    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.518 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.518    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.632 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.632    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.746 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.746    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.860 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.860    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.974 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.974    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.088 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.088    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.202 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    20.202    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.316 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.316    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.473 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.833    21.306    alum/temp_out0[29]
    SLICE_X59Y12         LUT3 (Prop_lut3_I0_O)        0.329    21.635 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.635    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.185 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.185    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.299 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.299    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.413 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.413    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.527 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.527    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.641 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.641    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.755 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.755    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.869 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.869    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.983 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.983    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.140 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.049    24.189    alum/temp_out0[28]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.329    24.518 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.518    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.068 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.068    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.182 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.182    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.296 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.296    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.410 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.410    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.524 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.524    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.638 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.638    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.752 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.752    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.866 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.866    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.023 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.995    27.019    alum/temp_out0[27]
    SLICE_X53Y12         LUT3 (Prop_lut3_I0_O)        0.329    27.348 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.348    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.898 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.898    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.012 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.012    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.126 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.126    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.240 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.240    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.354 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.354    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.468 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.468    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.582 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.582    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.696 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.696    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.853 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.891    29.744    alum/temp_out0[26]
    SLICE_X52Y15         LUT3 (Prop_lut3_I0_O)        0.329    30.073 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.073    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.606 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.606    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.723 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.723    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.840 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.840    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.957 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.957    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.074 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.074    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.191 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.191    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.308 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.308    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.425 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.425    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.582 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.940    32.521    alum/temp_out0[25]
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.332    32.853 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.853    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.403 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.403    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.517 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.517    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.631 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.631    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.745 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.745    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.859 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.859    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.973 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.973    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.087 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.087    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.201 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.201    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.358 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.971    35.330    alum/temp_out0[24]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.329    35.659 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.659    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.192 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.192    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.309 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.309    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.426 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.426    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.543 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.543    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.660 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.660    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.777 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.777    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.894 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.894    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.011 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.011    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.168 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.193    38.361    alum/temp_out0[23]
    SLICE_X61Y13         LUT3 (Prop_lut3_I0_O)        0.332    38.693 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.693    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.243 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.243    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.357 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.357    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.471 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.471    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.585 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.585    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.699 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.699    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.813 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.813    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.927 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.927    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.041 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.041    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.198 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.052    41.251    alum/temp_out0[22]
    SLICE_X60Y11         LUT3 (Prop_lut3_I0_O)        0.329    41.580 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.580    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.113 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.113    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.230 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.230    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.347 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.347    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.464 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.464    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.581 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.581    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.698 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.698    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.815 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.815    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.932 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.932    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.089 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.254    44.342    alum/temp_out0[21]
    SLICE_X56Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    45.145 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.145    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.262 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.262    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.379 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.379    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.496 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.496    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.613 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.613    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.730 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.730    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.847 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.847    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.964 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.964    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.121 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.998    47.119    alum/temp_out0[20]
    SLICE_X54Y6          LUT3 (Prop_lut3_I0_O)        0.332    47.451 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.451    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.984 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.984    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.101 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.101    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.218 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.218    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.335 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.335    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.452 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.452    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.569 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.569    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.686 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.686    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.803 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.803    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.960 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.025    49.985    alum/temp_out0[19]
    SLICE_X52Y6          LUT3 (Prop_lut3_I0_O)        0.332    50.317 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.317    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.850 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.850    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.967 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.967    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.084 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.084    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.201 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.201    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.318 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.318    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.435 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.435    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.552 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.552    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.669 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.669    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.826 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.054    52.880    alum/temp_out0[18]
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.332    53.212 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.212    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.762 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.762    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.876 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.876    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.990 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.990    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.104 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.104    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.218 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.218    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.332 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.332    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.446 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.446    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.560 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.560    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.717 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.801    55.517    alum/temp_out0[17]
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.329    55.846 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.846    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.379 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.379    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.496 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.496    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.613 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.613    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.730 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.730    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.847 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.847    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.964 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.964    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.081 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.081    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.198 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.198    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.355 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.957    58.312    alum/temp_out0[16]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.332    58.644 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.644    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.194 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.194    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.308 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.308    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.422 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.422    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.536 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.536    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.650 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.650    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.764 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.764    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.878 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.878    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.992 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.992    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.149 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.957    61.107    alum/temp_out0[15]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.329    61.436 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.436    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.986 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.986    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.100 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.100    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.214 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.214    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.328 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.328    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.442 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.442    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.556 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.556    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.670 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.670    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.784 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.784    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.941 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.033    63.974    alum/temp_out0[14]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.329    64.303 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.303    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.853 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.853    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.967 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.967    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.081 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.081    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.195 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.195    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.309 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.309    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.423 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.423    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.537 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.537    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.651 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.651    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.808 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.886    66.693    alum/temp_out0[13]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    67.022 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.022    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.555 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.555    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.672 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.672    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.789 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.789    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.906 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.906    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.023 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.023    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.140 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.140    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.257 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.257    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.374 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.374    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.531 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.015    69.546    alum/temp_out0[12]
    SLICE_X45Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    70.334 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.334    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.448 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.448    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.562 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.562    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.676 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.676    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.790 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.790    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.904 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.904    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.018 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.018    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.132 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.132    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.289 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.912    72.201    alum/temp_out0[11]
    SLICE_X44Y11         LUT3 (Prop_lut3_I0_O)        0.329    72.530 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.530    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.080 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.080    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.194 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.194    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.308 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.308    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.422 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.422    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.536 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.536    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.650 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.650    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.764 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.764    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.878 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.878    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.035 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.039    75.074    alum/temp_out0[10]
    SLICE_X43Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    75.859 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.859    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.973 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.973    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.087 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.087    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.201 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.201    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.315 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.315    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.429 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.429    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.543 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.543    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.657 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.657    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.814 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.923    77.736    alum/temp_out0[9]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.329    78.065 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.065    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.615 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.615    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.729 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.729    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.843 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.843    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.957 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.957    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.071 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.071    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.185 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.185    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.299 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.299    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.413 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.413    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.570 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.070    80.641    alum/temp_out0[8]
    SLICE_X37Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    81.426 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.426    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.540 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.540    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.654 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.654    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.768 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.768    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.882 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.882    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.996 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.996    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.110 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.110    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.224 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.224    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.381 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.964    83.344    alum/temp_out0[7]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.329    83.673 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.673    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.223 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.223    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.337 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.337    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.451 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.451    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.565 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.565    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.679 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.679    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.793 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.793    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.907 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.907    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.021 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.021    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.178 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.106    86.285    alum/temp_out0[6]
    SLICE_X35Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    87.070 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.070    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.184 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.184    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.298 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.298    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.412 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.412    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.526 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.526    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.640 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.640    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.754 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.754    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.868 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.868    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.025 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.987    89.011    alum/temp_out0[5]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.329    89.340 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.340    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    89.873 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.873    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.990 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.990    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.107 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.107    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.224 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.224    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.341 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.341    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.458 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.458    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.575 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.575    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.692 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.692    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.849 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.962    91.811    alum/temp_out0[4]
    SLICE_X40Y9          LUT3 (Prop_lut3_I0_O)        0.332    92.143 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.143    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.693 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.693    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.807 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.807    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.921 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.921    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.035 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.035    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.149 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.149    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.263 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.263    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.377 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.377    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.491 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.491    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.648 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.885    94.533    alum/temp_out0[3]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    94.862 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.862    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.412 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.412    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.526 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.526    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.640 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.640    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.754 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.754    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.868 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.868    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.982 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.982    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.096 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.096    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.210 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.210    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.367 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.082    97.449    alum/temp_out0[2]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.329    97.778 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.778    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.311 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.311    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.428 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.428    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.545 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.545    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.662 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.662    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.779 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.779    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.896 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.896    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.013 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.013    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.130 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.130    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.287 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.072   100.359    alum/temp_out0[1]
    SLICE_X34Y7          LUT3 (Prop_lut3_I0_O)        0.332   100.691 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   100.691    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.224 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   101.224    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.341 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.341    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.458 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.458    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.575 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.575    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.692 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.692    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.809 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   101.809    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.926 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   101.926    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.043 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.043    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.200 f  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.791   102.991    sm/temp_out0[0]
    SLICE_X45Y10         LUT5 (Prop_lut5_I4_O)        0.332   103.323 r  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   103.323    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X45Y10         MUXF7 (Prop_muxf7_I0_O)      0.212   103.535 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.938   104.473    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X50Y19         LUT6 (Prop_lut6_I0_O)        0.299   104.772 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.004   105.776    sm/M_alum_out[0]
    SLICE_X44Y25         LUT6 (Prop_lut6_I0_O)        0.124   105.900 r  sm/D_states_q[2]_i_12/O
                         net (fo=1, routed)           0.642   106.542    sm/D_states_q[2]_i_12_n_0
    SLICE_X44Y25         LUT6 (Prop_lut6_I1_O)        0.124   106.666 r  sm/D_states_q[2]_i_3/O
                         net (fo=1, routed)           0.623   107.289    sm/D_states_q[2]_i_3_n_0
    SLICE_X45Y25         LUT6 (Prop_lut6_I1_O)        0.124   107.413 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.363   107.776    sm/D_states_d__0[2]
    SLICE_X45Y23         FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.433   115.949    sm/clk_IBUF_BUFG
    SLICE_X45Y23         FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.259   116.208    
                         clock uncertainty           -0.035   116.173    
    SLICE_X45Y23         FDRE (Setup_fdre_C_D)       -0.067   116.106    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.106    
                         arrival time                        -107.776    
  -------------------------------------------------------------------
                         slack                                  8.330    

Slack (MET) :             8.352ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.608ns  (logic 60.371ns (58.836%)  route 42.237ns (41.164%))
  Logic Levels:           324  (CARRY4=288 LUT2=3 LUT3=25 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 115.949 - 111.111 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X47Y25         FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y25         FDSE (Prop_fdse_C_Q)         0.456     5.587 f  sm/D_states_q_reg[4]/Q
                         net (fo=249, routed)         4.045     9.633    sm/D_states_q[4]
    SLICE_X33Y17         LUT2 (Prop_lut2_I0_O)        0.124     9.757 f  sm/D_game_tick_q_i_40/O
                         net (fo=3, routed)           0.475    10.232    sm/D_game_tick_q_i_40_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I5_O)        0.124    10.356 r  sm/D_registers_q[7][31]_i_142/O
                         net (fo=1, routed)           0.343    10.699    sm/D_registers_q[7][31]_i_142_n_0
    SLICE_X33Y16         LUT6 (Prop_lut6_I3_O)        0.124    10.823 r  sm/D_registers_q[7][31]_i_108/O
                         net (fo=32, routed)          0.758    11.581    sm/M_sm_bsel[0]
    SLICE_X42Y17         LUT5 (Prop_lut5_I3_O)        0.124    11.705 r  sm/D_registers_q[7][0]_i_11/O
                         net (fo=121, routed)         1.408    13.112    sm/M_alum_b[0]
    SLICE_X57Y16         LUT2 (Prop_lut2_I0_O)        0.124    13.236 r  sm/D_registers_q[7][31]_i_205/O
                         net (fo=1, routed)           0.000    13.236    alum/S[0]
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.768 r  alum/D_registers_q_reg[7][31]_i_196/CO[3]
                         net (fo=1, routed)           0.000    13.768    alum/D_registers_q_reg[7][31]_i_196_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.882 r  alum/D_registers_q_reg[7][31]_i_191/CO[3]
                         net (fo=1, routed)           0.000    13.882    alum/D_registers_q_reg[7][31]_i_191_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.996 r  alum/D_registers_q_reg[7][31]_i_186/CO[3]
                         net (fo=1, routed)           0.000    13.996    alum/D_registers_q_reg[7][31]_i_186_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.110 r  alum/D_registers_q_reg[7][31]_i_181/CO[3]
                         net (fo=1, routed)           0.000    14.110    alum/D_registers_q_reg[7][31]_i_181_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.224 r  alum/D_registers_q_reg[7][31]_i_176/CO[3]
                         net (fo=1, routed)           0.000    14.224    alum/D_registers_q_reg[7][31]_i_176_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.338 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.338    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.452 r  alum/D_registers_q_reg[7][31]_i_155/CO[3]
                         net (fo=1, routed)           0.000    14.452    alum/D_registers_q_reg[7][31]_i_155_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.566 r  alum/D_registers_q_reg[7][31]_i_130/CO[3]
                         net (fo=1, routed)           0.000    14.566    alum/D_registers_q_reg[7][31]_i_130_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.837 r  alum/D_registers_q_reg[7][31]_i_86/CO[0]
                         net (fo=37, routed)          0.868    15.706    alum/temp_out0[31]
    SLICE_X56Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.550 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.550    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.667 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    16.667    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.784 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    16.784    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.901 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.901    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.018 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.018    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.135 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.135    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.252 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.252    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.369 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.369    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.526 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.111    18.636    alum/temp_out0[30]
    SLICE_X58Y12         LUT3 (Prop_lut3_I0_O)        0.332    18.968 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    18.968    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.518 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.518    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.632 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.632    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.746 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.746    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.860 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.860    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.974 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.974    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.088 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.088    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.202 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    20.202    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.316 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.316    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.473 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.833    21.306    alum/temp_out0[29]
    SLICE_X59Y12         LUT3 (Prop_lut3_I0_O)        0.329    21.635 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.635    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.185 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.185    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.299 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.299    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.413 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.413    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.527 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.527    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.641 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.641    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.755 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.755    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.869 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.869    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.983 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.983    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.140 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.049    24.189    alum/temp_out0[28]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.329    24.518 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.518    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.068 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.068    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.182 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.182    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.296 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.296    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.410 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.410    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.524 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.524    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.638 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.638    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.752 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.752    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.866 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.866    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.023 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.995    27.019    alum/temp_out0[27]
    SLICE_X53Y12         LUT3 (Prop_lut3_I0_O)        0.329    27.348 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.348    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.898 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.898    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.012 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.012    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.126 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.126    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.240 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.240    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.354 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.354    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.468 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.468    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.582 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.582    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.696 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.696    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.853 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.891    29.744    alum/temp_out0[26]
    SLICE_X52Y15         LUT3 (Prop_lut3_I0_O)        0.329    30.073 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.073    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.606 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.606    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.723 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.723    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.840 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.840    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.957 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.957    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.074 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.074    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.191 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.191    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.308 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.308    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.425 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.425    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.582 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.940    32.521    alum/temp_out0[25]
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.332    32.853 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.853    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.403 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.403    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.517 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.517    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.631 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.631    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.745 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.745    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.859 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.859    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.973 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.973    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.087 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.087    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.201 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.201    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.358 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.971    35.330    alum/temp_out0[24]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.329    35.659 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.659    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.192 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.192    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.309 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.309    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.426 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.426    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.543 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.543    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.660 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.660    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.777 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.777    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.894 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.894    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.011 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.011    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.168 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.193    38.361    alum/temp_out0[23]
    SLICE_X61Y13         LUT3 (Prop_lut3_I0_O)        0.332    38.693 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.693    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.243 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.243    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.357 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.357    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.471 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.471    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.585 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.585    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.699 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.699    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.813 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.813    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.927 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.927    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.041 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.041    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.198 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.052    41.251    alum/temp_out0[22]
    SLICE_X60Y11         LUT3 (Prop_lut3_I0_O)        0.329    41.580 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.580    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.113 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.113    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.230 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.230    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.347 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.347    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.464 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.464    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.581 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.581    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.698 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.698    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.815 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.815    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.932 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.932    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.089 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.254    44.342    alum/temp_out0[21]
    SLICE_X56Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    45.145 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.145    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.262 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.262    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.379 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.379    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.496 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.496    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.613 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.613    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.730 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.730    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.847 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.847    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.964 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.964    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.121 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.998    47.119    alum/temp_out0[20]
    SLICE_X54Y6          LUT3 (Prop_lut3_I0_O)        0.332    47.451 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.451    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.984 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.984    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.101 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.101    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.218 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.218    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.335 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.335    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.452 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.452    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.569 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.569    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.686 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.686    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.803 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.803    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.960 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.025    49.985    alum/temp_out0[19]
    SLICE_X52Y6          LUT3 (Prop_lut3_I0_O)        0.332    50.317 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.317    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.850 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.850    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.967 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.967    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.084 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.084    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.201 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.201    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.318 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.318    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.435 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.435    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.552 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.552    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.669 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.669    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.826 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.054    52.880    alum/temp_out0[18]
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.332    53.212 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.212    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.762 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.762    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.876 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.876    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.990 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.990    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.104 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.104    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.218 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.218    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.332 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.332    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.446 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.446    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.560 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.560    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.717 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.801    55.517    alum/temp_out0[17]
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.329    55.846 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.846    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.379 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.379    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.496 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.496    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.613 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.613    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.730 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.730    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.847 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.847    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.964 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.964    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.081 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.081    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.198 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.198    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.355 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.957    58.312    alum/temp_out0[16]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.332    58.644 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.644    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.194 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.194    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.308 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.308    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.422 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.422    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.536 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.536    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.650 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.650    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.764 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.764    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.878 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.878    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.992 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.992    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.149 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.957    61.107    alum/temp_out0[15]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.329    61.436 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.436    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.986 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.986    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.100 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.100    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.214 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.214    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.328 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.328    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.442 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.442    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.556 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.556    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.670 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.670    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.784 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.784    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.941 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.033    63.974    alum/temp_out0[14]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.329    64.303 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.303    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.853 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.853    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.967 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.967    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.081 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.081    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.195 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.195    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.309 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.309    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.423 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.423    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.537 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.537    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.651 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.651    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.808 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.886    66.693    alum/temp_out0[13]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    67.022 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.022    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.555 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.555    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.672 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.672    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.789 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.789    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.906 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.906    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.023 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.023    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.140 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.140    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.257 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.257    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.374 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.374    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.531 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.015    69.546    alum/temp_out0[12]
    SLICE_X45Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    70.334 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.334    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.448 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.448    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.562 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.562    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.676 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.676    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.790 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.790    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.904 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.904    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.018 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.018    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.132 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.132    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.289 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.912    72.201    alum/temp_out0[11]
    SLICE_X44Y11         LUT3 (Prop_lut3_I0_O)        0.329    72.530 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.530    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.080 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.080    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.194 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.194    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.308 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.308    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.422 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.422    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.536 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.536    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.650 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.650    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.764 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.764    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.878 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.878    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.035 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.039    75.074    alum/temp_out0[10]
    SLICE_X43Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    75.859 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.859    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.973 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.973    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.087 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.087    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.201 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.201    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.315 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.315    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.429 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.429    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.543 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.543    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.657 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.657    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.814 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.923    77.736    alum/temp_out0[9]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.329    78.065 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.065    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.615 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.615    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.729 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.729    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.843 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.843    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.957 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.957    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.071 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.071    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.185 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.185    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.299 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.299    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.413 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.413    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.570 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.070    80.641    alum/temp_out0[8]
    SLICE_X37Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    81.426 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.426    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.540 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.540    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.654 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.654    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.768 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.768    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.882 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.882    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.996 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.996    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.110 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.110    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.224 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.224    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.381 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.964    83.344    alum/temp_out0[7]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.329    83.673 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.673    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.223 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.223    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.337 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.337    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.451 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.451    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.565 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.565    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.679 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.679    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.793 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.793    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.907 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.907    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.021 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.021    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.178 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.106    86.285    alum/temp_out0[6]
    SLICE_X35Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    87.070 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.070    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.184 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.184    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.298 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.298    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.412 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.412    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.526 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.526    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.640 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.640    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.754 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.754    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.868 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.868    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.025 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.987    89.011    alum/temp_out0[5]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.329    89.340 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.340    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    89.873 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.873    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.990 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.990    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.107 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.107    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.224 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.224    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.341 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.341    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.458 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.458    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.575 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.575    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.692 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.692    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.849 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.962    91.811    alum/temp_out0[4]
    SLICE_X40Y9          LUT3 (Prop_lut3_I0_O)        0.332    92.143 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.143    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.693 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.693    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.807 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.807    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.921 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.921    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.035 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.035    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.149 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.149    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.263 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.263    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.377 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.377    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.491 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.491    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.648 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.885    94.533    alum/temp_out0[3]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    94.862 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.862    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.412 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.412    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.526 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.526    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.640 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.640    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.754 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.754    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.868 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.868    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.982 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.982    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.096 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.096    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.210 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.210    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.367 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.082    97.449    alum/temp_out0[2]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.329    97.778 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.778    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.311 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.311    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.428 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.428    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.545 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.545    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.662 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.662    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.779 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.779    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.896 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.896    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.013 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.013    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.130 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.130    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.287 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.072   100.359    alum/temp_out0[1]
    SLICE_X34Y7          LUT3 (Prop_lut3_I0_O)        0.332   100.691 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   100.691    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.224 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   101.224    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.341 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.341    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.458 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.458    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.575 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.575    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.692 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.692    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.809 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   101.809    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.926 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   101.926    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.043 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.043    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.200 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.791   102.991    sm/temp_out0[0]
    SLICE_X45Y10         LUT5 (Prop_lut5_I4_O)        0.332   103.323 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   103.323    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X45Y10         MUXF7 (Prop_muxf7_I0_O)      0.212   103.535 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.938   104.473    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X50Y19         LUT6 (Prop_lut6_I0_O)        0.299   104.772 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.902   105.674    sm/M_alum_out[0]
    SLICE_X49Y25         LUT2 (Prop_lut2_I1_O)        0.124   105.798 r  sm/D_states_q[4]_i_18/O
                         net (fo=7, routed)           0.607   106.406    sm/D_states_q[4]_i_18_n_0
    SLICE_X46Y24         LUT6 (Prop_lut6_I2_O)        0.124   106.530 f  sm/D_states_q[3]_i_3/O
                         net (fo=1, routed)           0.566   107.096    sm/D_states_q[3]_i_3_n_0
    SLICE_X45Y24         LUT6 (Prop_lut6_I1_O)        0.124   107.220 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.520   107.740    sm/D_states_d__0[3]
    SLICE_X45Y23         FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.433   115.949    sm/clk_IBUF_BUFG
    SLICE_X45Y23         FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.259   116.208    
                         clock uncertainty           -0.035   116.173    
    SLICE_X45Y23         FDSE (Setup_fdse_C_D)       -0.081   116.092    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.092    
                         arrival time                        -107.740    
  -------------------------------------------------------------------
                         slack                                  8.352    

Slack (MET) :             8.369ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.612ns  (logic 60.483ns (58.943%)  route 42.129ns (41.057%))
  Logic Levels:           323  (CARRY4=288 LUT2=2 LUT3=25 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 115.950 - 111.111 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X47Y25         FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y25         FDSE (Prop_fdse_C_Q)         0.456     5.587 f  sm/D_states_q_reg[4]/Q
                         net (fo=249, routed)         4.045     9.633    sm/D_states_q[4]
    SLICE_X33Y17         LUT2 (Prop_lut2_I0_O)        0.124     9.757 f  sm/D_game_tick_q_i_40/O
                         net (fo=3, routed)           0.475    10.232    sm/D_game_tick_q_i_40_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I5_O)        0.124    10.356 r  sm/D_registers_q[7][31]_i_142/O
                         net (fo=1, routed)           0.343    10.699    sm/D_registers_q[7][31]_i_142_n_0
    SLICE_X33Y16         LUT6 (Prop_lut6_I3_O)        0.124    10.823 r  sm/D_registers_q[7][31]_i_108/O
                         net (fo=32, routed)          0.758    11.581    sm/M_sm_bsel[0]
    SLICE_X42Y17         LUT5 (Prop_lut5_I3_O)        0.124    11.705 r  sm/D_registers_q[7][0]_i_11/O
                         net (fo=121, routed)         1.408    13.112    sm/M_alum_b[0]
    SLICE_X57Y16         LUT2 (Prop_lut2_I0_O)        0.124    13.236 r  sm/D_registers_q[7][31]_i_205/O
                         net (fo=1, routed)           0.000    13.236    alum/S[0]
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.768 r  alum/D_registers_q_reg[7][31]_i_196/CO[3]
                         net (fo=1, routed)           0.000    13.768    alum/D_registers_q_reg[7][31]_i_196_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.882 r  alum/D_registers_q_reg[7][31]_i_191/CO[3]
                         net (fo=1, routed)           0.000    13.882    alum/D_registers_q_reg[7][31]_i_191_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.996 r  alum/D_registers_q_reg[7][31]_i_186/CO[3]
                         net (fo=1, routed)           0.000    13.996    alum/D_registers_q_reg[7][31]_i_186_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.110 r  alum/D_registers_q_reg[7][31]_i_181/CO[3]
                         net (fo=1, routed)           0.000    14.110    alum/D_registers_q_reg[7][31]_i_181_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.224 r  alum/D_registers_q_reg[7][31]_i_176/CO[3]
                         net (fo=1, routed)           0.000    14.224    alum/D_registers_q_reg[7][31]_i_176_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.338 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.338    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.452 r  alum/D_registers_q_reg[7][31]_i_155/CO[3]
                         net (fo=1, routed)           0.000    14.452    alum/D_registers_q_reg[7][31]_i_155_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.566 r  alum/D_registers_q_reg[7][31]_i_130/CO[3]
                         net (fo=1, routed)           0.000    14.566    alum/D_registers_q_reg[7][31]_i_130_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.837 r  alum/D_registers_q_reg[7][31]_i_86/CO[0]
                         net (fo=37, routed)          0.868    15.706    alum/temp_out0[31]
    SLICE_X56Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.550 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.550    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.667 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    16.667    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.784 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    16.784    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.901 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.901    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.018 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.018    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.135 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.135    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.252 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.252    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.369 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.369    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.526 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.111    18.636    alum/temp_out0[30]
    SLICE_X58Y12         LUT3 (Prop_lut3_I0_O)        0.332    18.968 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    18.968    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.518 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.518    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.632 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.632    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.746 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.746    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.860 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.860    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.974 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.974    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.088 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.088    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.202 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    20.202    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.316 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.316    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.473 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.833    21.306    alum/temp_out0[29]
    SLICE_X59Y12         LUT3 (Prop_lut3_I0_O)        0.329    21.635 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.635    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.185 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.185    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.299 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.299    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.413 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.413    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.527 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.527    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.641 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.641    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.755 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.755    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.869 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.869    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.983 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.983    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.140 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.049    24.189    alum/temp_out0[28]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.329    24.518 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.518    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.068 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.068    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.182 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.182    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.296 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.296    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.410 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.410    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.524 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.524    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.638 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.638    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.752 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.752    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.866 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.866    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.023 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.995    27.019    alum/temp_out0[27]
    SLICE_X53Y12         LUT3 (Prop_lut3_I0_O)        0.329    27.348 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.348    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.898 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.898    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.012 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.012    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.126 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.126    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.240 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.240    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.354 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.354    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.468 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.468    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.582 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.582    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.696 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.696    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.853 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.891    29.744    alum/temp_out0[26]
    SLICE_X52Y15         LUT3 (Prop_lut3_I0_O)        0.329    30.073 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.073    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.606 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.606    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.723 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.723    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.840 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.840    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.957 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.957    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.074 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.074    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.191 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.191    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.308 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.308    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.425 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.425    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.582 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.940    32.521    alum/temp_out0[25]
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.332    32.853 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.853    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.403 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.403    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.517 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.517    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.631 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.631    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.745 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.745    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.859 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.859    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.973 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.973    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.087 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.087    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.201 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.201    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.358 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.971    35.330    alum/temp_out0[24]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.329    35.659 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.659    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.192 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.192    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.309 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.309    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.426 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.426    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.543 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.543    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.660 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.660    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.777 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.777    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.894 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.894    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.011 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.011    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.168 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.193    38.361    alum/temp_out0[23]
    SLICE_X61Y13         LUT3 (Prop_lut3_I0_O)        0.332    38.693 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.693    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.243 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.243    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.357 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.357    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.471 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.471    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.585 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.585    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.699 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.699    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.813 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.813    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.927 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.927    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.041 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.041    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.198 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.052    41.251    alum/temp_out0[22]
    SLICE_X60Y11         LUT3 (Prop_lut3_I0_O)        0.329    41.580 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.580    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.113 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.113    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.230 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.230    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.347 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.347    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.464 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.464    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.581 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.581    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.698 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.698    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.815 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.815    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.932 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.932    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.089 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.254    44.342    alum/temp_out0[21]
    SLICE_X56Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    45.145 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.145    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.262 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.262    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.379 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.379    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.496 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.496    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.613 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.613    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.730 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.730    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.847 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.847    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.964 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.964    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.121 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.998    47.119    alum/temp_out0[20]
    SLICE_X54Y6          LUT3 (Prop_lut3_I0_O)        0.332    47.451 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.451    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.984 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.984    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.101 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.101    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.218 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.218    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.335 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.335    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.452 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.452    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.569 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.569    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.686 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.686    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.803 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.803    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.960 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.025    49.985    alum/temp_out0[19]
    SLICE_X52Y6          LUT3 (Prop_lut3_I0_O)        0.332    50.317 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.317    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.850 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.850    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.967 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.967    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.084 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.084    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.201 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.201    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.318 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.318    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.435 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.435    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.552 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.552    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.669 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.669    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.826 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.054    52.880    alum/temp_out0[18]
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.332    53.212 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.212    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.762 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.762    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.876 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.876    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.990 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.990    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.104 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.104    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.218 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.218    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.332 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.332    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.446 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.446    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.560 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.560    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.717 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.801    55.517    alum/temp_out0[17]
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.329    55.846 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.846    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.379 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.379    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.496 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.496    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.613 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.613    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.730 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.730    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.847 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.847    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.964 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.964    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.081 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.081    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.198 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.198    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.355 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.957    58.312    alum/temp_out0[16]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.332    58.644 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.644    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.194 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.194    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.308 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.308    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.422 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.422    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.536 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.536    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.650 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.650    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.764 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.764    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.878 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.878    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.992 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.992    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.149 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.957    61.107    alum/temp_out0[15]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.329    61.436 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.436    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.986 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.986    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.100 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.100    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.214 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.214    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.328 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.328    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.442 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.442    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.556 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.556    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.670 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.670    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.784 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.784    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.941 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.033    63.974    alum/temp_out0[14]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.329    64.303 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.303    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.853 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.853    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.967 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.967    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.081 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.081    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.195 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.195    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.309 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.309    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.423 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.423    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.537 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.537    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.651 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.651    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.808 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.886    66.693    alum/temp_out0[13]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    67.022 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.022    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.555 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.555    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.672 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.672    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.789 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.789    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.906 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.906    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.023 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.023    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.140 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.140    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.257 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.257    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.374 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.374    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.531 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.015    69.546    alum/temp_out0[12]
    SLICE_X45Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    70.334 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.334    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.448 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.448    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.562 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.562    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.676 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.676    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.790 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.790    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.904 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.904    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.018 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.018    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.132 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.132    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.289 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.912    72.201    alum/temp_out0[11]
    SLICE_X44Y11         LUT3 (Prop_lut3_I0_O)        0.329    72.530 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.530    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.080 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.080    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.194 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.194    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.308 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.308    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.422 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.422    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.536 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.536    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.650 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.650    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.764 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.764    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.878 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.878    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.035 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.039    75.074    alum/temp_out0[10]
    SLICE_X43Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    75.859 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.859    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.973 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.973    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.087 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.087    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.201 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.201    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.315 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.315    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.429 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.429    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.543 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.543    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.657 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.657    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.814 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.923    77.736    alum/temp_out0[9]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.329    78.065 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.065    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.615 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.615    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.729 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.729    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.843 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.843    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.957 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.957    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.071 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.071    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.185 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.185    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.299 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.299    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.413 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.413    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.570 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.070    80.641    alum/temp_out0[8]
    SLICE_X37Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    81.426 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.426    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.540 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.540    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.654 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.654    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.768 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.768    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.882 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.882    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.996 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.996    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.110 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.110    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.224 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.224    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.381 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.964    83.344    alum/temp_out0[7]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.329    83.673 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.673    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.223 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.223    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.337 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.337    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.451 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.451    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.565 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.565    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.679 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.679    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.793 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.793    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.907 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.907    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.021 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.021    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.178 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.106    86.285    alum/temp_out0[6]
    SLICE_X35Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    87.070 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.070    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.184 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.184    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.298 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.298    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.412 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.412    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.526 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.526    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.640 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.640    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.754 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.754    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.868 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.868    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.025 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.987    89.011    alum/temp_out0[5]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.329    89.340 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.340    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    89.873 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.873    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.990 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.990    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.107 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.107    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.224 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.224    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.341 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.341    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.458 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.458    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.575 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.575    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.692 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.692    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.849 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.962    91.811    alum/temp_out0[4]
    SLICE_X40Y9          LUT3 (Prop_lut3_I0_O)        0.332    92.143 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.143    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.693 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.693    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.807 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.807    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.921 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.921    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.035 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.035    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.149 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.149    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.263 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.263    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.377 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.377    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.491 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.491    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.648 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.885    94.533    alum/temp_out0[3]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    94.862 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.862    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.412 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.412    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.526 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.526    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.640 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.640    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.754 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.754    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.868 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.868    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.982 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.982    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.096 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.096    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.210 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.210    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.367 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.082    97.449    alum/temp_out0[2]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.329    97.778 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.778    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.311 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.311    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.428 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.428    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.545 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.545    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.662 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.662    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.779 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.779    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.896 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.896    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.013 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.013    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.130 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.130    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.287 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.072   100.359    alum/temp_out0[1]
    SLICE_X34Y7          LUT3 (Prop_lut3_I0_O)        0.332   100.691 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   100.691    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.224 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   101.224    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.341 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.341    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.458 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.458    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.575 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.575    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.692 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.692    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.809 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   101.809    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.926 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   101.926    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.043 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.043    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.200 f  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.791   102.991    sm/temp_out0[0]
    SLICE_X45Y10         LUT5 (Prop_lut5_I4_O)        0.332   103.323 r  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   103.323    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X45Y10         MUXF7 (Prop_muxf7_I0_O)      0.212   103.535 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.938   104.473    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X50Y19         LUT6 (Prop_lut6_I0_O)        0.299   104.772 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.589   106.361    sm/M_alum_out[0]
    SLICE_X47Y25         LUT5 (Prop_lut5_I0_O)        0.152   106.513 f  sm/D_states_q[7]_i_11/O
                         net (fo=2, routed)           0.519   107.032    sm/D_states_q[7]_i_11_n_0
    SLICE_X48Y25         LUT6 (Prop_lut6_I4_O)        0.332   107.364 r  sm/D_states_q[7]_i_2/O
                         net (fo=1, routed)           0.379   107.743    sm/D_states_d__0[7]
    SLICE_X48Y25         FDSE                                         r  sm/D_states_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.434   115.950    sm/clk_IBUF_BUFG
    SLICE_X48Y25         FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.259   116.209    
                         clock uncertainty           -0.035   116.174    
    SLICE_X48Y25         FDSE (Setup_fdse_C_D)       -0.061   116.113    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        116.113    
                         arrival time                        -107.744    
  -------------------------------------------------------------------
                         slack                                  8.369    

Slack (MET) :             8.724ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.348ns  (logic 60.567ns (59.178%)  route 41.781ns (40.822%))
  Logic Levels:           324  (CARRY4=288 LUT2=3 LUT3=25 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 115.950 - 111.111 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X47Y25         FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y25         FDSE (Prop_fdse_C_Q)         0.456     5.587 f  sm/D_states_q_reg[4]/Q
                         net (fo=249, routed)         4.045     9.633    sm/D_states_q[4]
    SLICE_X33Y17         LUT2 (Prop_lut2_I0_O)        0.124     9.757 f  sm/D_game_tick_q_i_40/O
                         net (fo=3, routed)           0.475    10.232    sm/D_game_tick_q_i_40_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I5_O)        0.124    10.356 r  sm/D_registers_q[7][31]_i_142/O
                         net (fo=1, routed)           0.343    10.699    sm/D_registers_q[7][31]_i_142_n_0
    SLICE_X33Y16         LUT6 (Prop_lut6_I3_O)        0.124    10.823 r  sm/D_registers_q[7][31]_i_108/O
                         net (fo=32, routed)          0.758    11.581    sm/M_sm_bsel[0]
    SLICE_X42Y17         LUT5 (Prop_lut5_I3_O)        0.124    11.705 r  sm/D_registers_q[7][0]_i_11/O
                         net (fo=121, routed)         1.408    13.112    sm/M_alum_b[0]
    SLICE_X57Y16         LUT2 (Prop_lut2_I0_O)        0.124    13.236 r  sm/D_registers_q[7][31]_i_205/O
                         net (fo=1, routed)           0.000    13.236    alum/S[0]
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.768 r  alum/D_registers_q_reg[7][31]_i_196/CO[3]
                         net (fo=1, routed)           0.000    13.768    alum/D_registers_q_reg[7][31]_i_196_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.882 r  alum/D_registers_q_reg[7][31]_i_191/CO[3]
                         net (fo=1, routed)           0.000    13.882    alum/D_registers_q_reg[7][31]_i_191_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.996 r  alum/D_registers_q_reg[7][31]_i_186/CO[3]
                         net (fo=1, routed)           0.000    13.996    alum/D_registers_q_reg[7][31]_i_186_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.110 r  alum/D_registers_q_reg[7][31]_i_181/CO[3]
                         net (fo=1, routed)           0.000    14.110    alum/D_registers_q_reg[7][31]_i_181_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.224 r  alum/D_registers_q_reg[7][31]_i_176/CO[3]
                         net (fo=1, routed)           0.000    14.224    alum/D_registers_q_reg[7][31]_i_176_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.338 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.338    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.452 r  alum/D_registers_q_reg[7][31]_i_155/CO[3]
                         net (fo=1, routed)           0.000    14.452    alum/D_registers_q_reg[7][31]_i_155_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.566 r  alum/D_registers_q_reg[7][31]_i_130/CO[3]
                         net (fo=1, routed)           0.000    14.566    alum/D_registers_q_reg[7][31]_i_130_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.837 r  alum/D_registers_q_reg[7][31]_i_86/CO[0]
                         net (fo=37, routed)          0.868    15.706    alum/temp_out0[31]
    SLICE_X56Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.550 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.550    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.667 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    16.667    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.784 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    16.784    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.901 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.901    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.018 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.018    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.135 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.135    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.252 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.252    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.369 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.369    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.526 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.111    18.636    alum/temp_out0[30]
    SLICE_X58Y12         LUT3 (Prop_lut3_I0_O)        0.332    18.968 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    18.968    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.518 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.518    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.632 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.632    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.746 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.746    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.860 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.860    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.974 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.974    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.088 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.088    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.202 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    20.202    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.316 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.316    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.473 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.833    21.306    alum/temp_out0[29]
    SLICE_X59Y12         LUT3 (Prop_lut3_I0_O)        0.329    21.635 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.635    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.185 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.185    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.299 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.299    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.413 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.413    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.527 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.527    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.641 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.641    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.755 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.755    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.869 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.869    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.983 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.983    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.140 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.049    24.189    alum/temp_out0[28]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.329    24.518 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.518    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.068 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.068    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.182 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.182    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.296 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.296    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.410 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.410    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.524 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.524    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.638 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.638    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.752 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.752    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.866 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.866    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.023 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.995    27.019    alum/temp_out0[27]
    SLICE_X53Y12         LUT3 (Prop_lut3_I0_O)        0.329    27.348 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.348    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.898 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.898    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.012 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.012    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.126 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.126    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.240 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.240    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.354 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.354    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.468 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.468    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.582 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.582    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.696 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.696    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.853 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.891    29.744    alum/temp_out0[26]
    SLICE_X52Y15         LUT3 (Prop_lut3_I0_O)        0.329    30.073 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.073    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.606 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.606    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.723 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.723    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.840 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.840    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.957 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.957    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.074 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.074    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.191 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.191    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.308 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.308    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.425 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.425    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.582 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.940    32.521    alum/temp_out0[25]
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.332    32.853 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.853    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.403 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.403    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.517 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.517    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.631 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.631    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.745 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.745    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.859 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.859    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.973 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.973    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.087 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.087    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.201 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.201    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.358 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.971    35.330    alum/temp_out0[24]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.329    35.659 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.659    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.192 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.192    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.309 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.309    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.426 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.426    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.543 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.543    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.660 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.660    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.777 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.777    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.894 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.894    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.011 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.011    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.168 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.193    38.361    alum/temp_out0[23]
    SLICE_X61Y13         LUT3 (Prop_lut3_I0_O)        0.332    38.693 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.693    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.243 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.243    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.357 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.357    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.471 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.471    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.585 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.585    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.699 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.699    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.813 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.813    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.927 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.927    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.041 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.041    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.198 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.052    41.251    alum/temp_out0[22]
    SLICE_X60Y11         LUT3 (Prop_lut3_I0_O)        0.329    41.580 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.580    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.113 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.113    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.230 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.230    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.347 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.347    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.464 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.464    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.581 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.581    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.698 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.698    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.815 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.815    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.932 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.932    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.089 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.254    44.342    alum/temp_out0[21]
    SLICE_X56Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    45.145 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.145    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.262 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.262    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.379 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.379    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.496 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.496    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.613 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.613    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.730 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.730    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.847 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.847    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.964 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.964    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.121 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.998    47.119    alum/temp_out0[20]
    SLICE_X54Y6          LUT3 (Prop_lut3_I0_O)        0.332    47.451 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.451    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.984 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.984    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.101 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.101    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.218 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.218    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.335 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.335    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.452 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.452    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.569 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.569    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.686 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.686    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.803 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.803    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.960 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.025    49.985    alum/temp_out0[19]
    SLICE_X52Y6          LUT3 (Prop_lut3_I0_O)        0.332    50.317 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.317    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.850 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.850    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.967 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.967    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.084 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.084    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.201 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.201    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.318 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.318    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.435 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.435    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.552 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.552    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.669 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.669    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.826 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.054    52.880    alum/temp_out0[18]
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.332    53.212 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.212    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.762 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.762    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.876 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.876    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.990 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.990    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.104 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.104    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.218 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.218    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.332 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.332    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.446 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.446    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.560 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.560    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.717 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.801    55.517    alum/temp_out0[17]
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.329    55.846 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.846    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.379 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.379    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.496 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.496    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.613 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.613    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.730 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.730    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.847 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.847    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.964 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.964    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.081 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.081    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.198 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.198    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.355 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.957    58.312    alum/temp_out0[16]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.332    58.644 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.644    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.194 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.194    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.308 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.308    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.422 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.422    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.536 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.536    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.650 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.650    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.764 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.764    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.878 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.878    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.992 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.992    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.149 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.957    61.107    alum/temp_out0[15]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.329    61.436 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.436    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.986 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.986    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.100 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.100    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.214 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.214    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.328 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.328    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.442 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.442    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.556 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.556    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.670 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.670    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.784 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.784    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.941 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.033    63.974    alum/temp_out0[14]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.329    64.303 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.303    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.853 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.853    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.967 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.967    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.081 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.081    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.195 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.195    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.309 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.309    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.423 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.423    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.537 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.537    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.651 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.651    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.808 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.886    66.693    alum/temp_out0[13]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    67.022 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.022    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.555 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.555    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.672 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.672    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.789 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.789    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.906 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.906    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.023 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.023    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.140 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.140    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.257 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.257    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.374 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.374    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.531 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.015    69.546    alum/temp_out0[12]
    SLICE_X45Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    70.334 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.334    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.448 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.448    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.562 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.562    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.676 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.676    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.790 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.790    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.904 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.904    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.018 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.018    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.132 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.132    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.289 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.912    72.201    alum/temp_out0[11]
    SLICE_X44Y11         LUT3 (Prop_lut3_I0_O)        0.329    72.530 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.530    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.080 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.080    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.194 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.194    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.308 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.308    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.422 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.422    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.536 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.536    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.650 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.650    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.764 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.764    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.878 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.878    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.035 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.039    75.074    alum/temp_out0[10]
    SLICE_X43Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    75.859 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.859    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.973 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.973    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.087 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.087    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.201 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.201    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.315 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.315    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.429 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.429    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.543 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.543    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.657 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.657    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.814 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.923    77.736    alum/temp_out0[9]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.329    78.065 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.065    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.615 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.615    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.729 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.729    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.843 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.843    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.957 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.957    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.071 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.071    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.185 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.185    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.299 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.299    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.413 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.413    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.570 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.070    80.641    alum/temp_out0[8]
    SLICE_X37Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    81.426 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.426    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.540 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.540    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.654 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.654    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.768 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.768    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.882 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.882    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.996 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.996    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.110 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.110    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.224 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.224    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.381 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.964    83.344    alum/temp_out0[7]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.329    83.673 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.673    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.223 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.223    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.337 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.337    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.451 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.451    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.565 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.565    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.679 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.679    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.793 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.793    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.907 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.907    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.021 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.021    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.178 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.106    86.285    alum/temp_out0[6]
    SLICE_X35Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    87.070 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.070    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.184 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.184    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.298 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.298    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.412 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.412    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.526 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.526    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.640 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.640    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.754 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.754    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.868 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.868    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.025 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.987    89.011    alum/temp_out0[5]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.329    89.340 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.340    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    89.873 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.873    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.990 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.990    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.107 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.107    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.224 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.224    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.341 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.341    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.458 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.458    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.575 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.575    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.692 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.692    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.849 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.962    91.811    alum/temp_out0[4]
    SLICE_X40Y9          LUT3 (Prop_lut3_I0_O)        0.332    92.143 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.143    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.693 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.693    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.807 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.807    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.921 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.921    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.035 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.035    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.149 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.149    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.263 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.263    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.377 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.377    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.491 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.491    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.648 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.885    94.533    alum/temp_out0[3]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    94.862 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.862    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.412 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.412    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.526 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.526    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.640 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.640    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.754 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.754    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.868 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.868    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.982 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.982    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.096 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.096    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.210 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.210    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.367 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.082    97.449    alum/temp_out0[2]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.329    97.778 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.778    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.311 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.311    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.428 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.428    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.545 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.545    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.662 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.662    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.779 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.779    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.896 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.896    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.013 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.013    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.130 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.130    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.287 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.072   100.359    alum/temp_out0[1]
    SLICE_X34Y7          LUT3 (Prop_lut3_I0_O)        0.332   100.691 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   100.691    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.224 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   101.224    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.341 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.341    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.458 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.458    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.575 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.575    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.692 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.692    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.809 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   101.809    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.926 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   101.926    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.043 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.043    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.200 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.791   102.991    sm/temp_out0[0]
    SLICE_X45Y10         LUT5 (Prop_lut5_I4_O)        0.332   103.323 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   103.323    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X45Y10         MUXF7 (Prop_muxf7_I0_O)      0.212   103.535 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.938   104.473    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X50Y19         LUT6 (Prop_lut6_I0_O)        0.299   104.772 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.902   105.674    sm/M_alum_out[0]
    SLICE_X49Y25         LUT2 (Prop_lut2_I1_O)        0.118   105.792 f  sm/D_states_q[4]_i_24/O
                         net (fo=2, routed)           0.612   106.404    sm/D_states_q[4]_i_24_n_0
    SLICE_X49Y26         LUT6 (Prop_lut6_I2_O)        0.326   106.730 r  sm/D_states_q[1]_i_6/O
                         net (fo=1, routed)           0.625   107.355    sm/D_states_q[1]_i_6_n_0
    SLICE_X48Y25         LUT6 (Prop_lut6_I4_O)        0.124   107.479 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000   107.479    sm/D_states_d__0[1]
    SLICE_X48Y25         FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.434   115.950    sm/clk_IBUF_BUFG
    SLICE_X48Y25         FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.259   116.209    
                         clock uncertainty           -0.035   116.174    
    SLICE_X48Y25         FDRE (Setup_fdre_C_D)        0.029   116.203    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.203    
                         arrival time                        -107.479    
  -------------------------------------------------------------------
                         slack                                  8.724    

Slack (MET) :             9.325ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.655ns  (logic 60.371ns (59.388%)  route 41.284ns (40.612%))
  Logic Levels:           324  (CARRY4=288 LUT2=2 LUT3=25 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 115.955 - 111.111 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X47Y25         FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y25         FDSE (Prop_fdse_C_Q)         0.456     5.587 f  sm/D_states_q_reg[4]/Q
                         net (fo=249, routed)         4.045     9.633    sm/D_states_q[4]
    SLICE_X33Y17         LUT2 (Prop_lut2_I0_O)        0.124     9.757 f  sm/D_game_tick_q_i_40/O
                         net (fo=3, routed)           0.475    10.232    sm/D_game_tick_q_i_40_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I5_O)        0.124    10.356 r  sm/D_registers_q[7][31]_i_142/O
                         net (fo=1, routed)           0.343    10.699    sm/D_registers_q[7][31]_i_142_n_0
    SLICE_X33Y16         LUT6 (Prop_lut6_I3_O)        0.124    10.823 r  sm/D_registers_q[7][31]_i_108/O
                         net (fo=32, routed)          0.758    11.581    sm/M_sm_bsel[0]
    SLICE_X42Y17         LUT5 (Prop_lut5_I3_O)        0.124    11.705 r  sm/D_registers_q[7][0]_i_11/O
                         net (fo=121, routed)         1.408    13.112    sm/M_alum_b[0]
    SLICE_X57Y16         LUT2 (Prop_lut2_I0_O)        0.124    13.236 r  sm/D_registers_q[7][31]_i_205/O
                         net (fo=1, routed)           0.000    13.236    alum/S[0]
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.768 r  alum/D_registers_q_reg[7][31]_i_196/CO[3]
                         net (fo=1, routed)           0.000    13.768    alum/D_registers_q_reg[7][31]_i_196_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.882 r  alum/D_registers_q_reg[7][31]_i_191/CO[3]
                         net (fo=1, routed)           0.000    13.882    alum/D_registers_q_reg[7][31]_i_191_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.996 r  alum/D_registers_q_reg[7][31]_i_186/CO[3]
                         net (fo=1, routed)           0.000    13.996    alum/D_registers_q_reg[7][31]_i_186_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.110 r  alum/D_registers_q_reg[7][31]_i_181/CO[3]
                         net (fo=1, routed)           0.000    14.110    alum/D_registers_q_reg[7][31]_i_181_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.224 r  alum/D_registers_q_reg[7][31]_i_176/CO[3]
                         net (fo=1, routed)           0.000    14.224    alum/D_registers_q_reg[7][31]_i_176_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.338 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.338    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.452 r  alum/D_registers_q_reg[7][31]_i_155/CO[3]
                         net (fo=1, routed)           0.000    14.452    alum/D_registers_q_reg[7][31]_i_155_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.566 r  alum/D_registers_q_reg[7][31]_i_130/CO[3]
                         net (fo=1, routed)           0.000    14.566    alum/D_registers_q_reg[7][31]_i_130_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.837 r  alum/D_registers_q_reg[7][31]_i_86/CO[0]
                         net (fo=37, routed)          0.868    15.706    alum/temp_out0[31]
    SLICE_X56Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.550 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.550    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.667 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    16.667    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.784 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    16.784    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.901 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.901    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.018 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.018    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.135 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.135    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.252 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.252    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.369 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.369    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.526 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.111    18.636    alum/temp_out0[30]
    SLICE_X58Y12         LUT3 (Prop_lut3_I0_O)        0.332    18.968 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    18.968    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.518 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.518    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.632 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.632    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.746 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.746    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.860 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.860    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.974 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.974    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.088 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.088    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.202 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    20.202    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.316 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.316    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.473 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.833    21.306    alum/temp_out0[29]
    SLICE_X59Y12         LUT3 (Prop_lut3_I0_O)        0.329    21.635 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.635    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.185 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.185    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.299 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.299    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.413 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.413    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.527 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.527    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.641 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.641    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.755 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.755    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.869 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.869    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.983 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.983    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.140 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.049    24.189    alum/temp_out0[28]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.329    24.518 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.518    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.068 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.068    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.182 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.182    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.296 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.296    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.410 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.410    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.524 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.524    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.638 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.638    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.752 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.752    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.866 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.866    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.023 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.995    27.019    alum/temp_out0[27]
    SLICE_X53Y12         LUT3 (Prop_lut3_I0_O)        0.329    27.348 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.348    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.898 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.898    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.012 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.012    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.126 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.126    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.240 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.240    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.354 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.354    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.468 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.468    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.582 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.582    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.696 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.696    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.853 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.891    29.744    alum/temp_out0[26]
    SLICE_X52Y15         LUT3 (Prop_lut3_I0_O)        0.329    30.073 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.073    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.606 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.606    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.723 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.723    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.840 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.840    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.957 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.957    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.074 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.074    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.191 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.191    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.308 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.308    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.425 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.425    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.582 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.940    32.521    alum/temp_out0[25]
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.332    32.853 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.853    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.403 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.403    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.517 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.517    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.631 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.631    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.745 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.745    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.859 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.859    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.973 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.973    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.087 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.087    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.201 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.201    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.358 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.971    35.330    alum/temp_out0[24]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.329    35.659 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.659    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.192 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.192    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.309 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.309    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.426 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.426    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.543 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.543    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.660 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.660    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.777 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.777    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.894 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.894    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.011 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.011    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.168 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.193    38.361    alum/temp_out0[23]
    SLICE_X61Y13         LUT3 (Prop_lut3_I0_O)        0.332    38.693 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.693    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.243 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.243    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.357 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.357    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.471 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.471    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.585 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.585    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.699 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.699    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.813 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.813    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.927 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.927    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.041 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.041    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.198 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.052    41.251    alum/temp_out0[22]
    SLICE_X60Y11         LUT3 (Prop_lut3_I0_O)        0.329    41.580 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.580    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.113 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.113    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.230 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.230    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.347 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.347    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.464 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.464    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.581 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.581    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.698 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.698    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.815 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.815    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.932 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.932    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.089 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.254    44.342    alum/temp_out0[21]
    SLICE_X56Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    45.145 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.145    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.262 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.262    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.379 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.379    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.496 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.496    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.613 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.613    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.730 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.730    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.847 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.847    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.964 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.964    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.121 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.998    47.119    alum/temp_out0[20]
    SLICE_X54Y6          LUT3 (Prop_lut3_I0_O)        0.332    47.451 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.451    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.984 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.984    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.101 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.101    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.218 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.218    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.335 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.335    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.452 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.452    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.569 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.569    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.686 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.686    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.803 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.803    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.960 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.025    49.985    alum/temp_out0[19]
    SLICE_X52Y6          LUT3 (Prop_lut3_I0_O)        0.332    50.317 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.317    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.850 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.850    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.967 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.967    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.084 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.084    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.201 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.201    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.318 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.318    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.435 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.435    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.552 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.552    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.669 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.669    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.826 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.054    52.880    alum/temp_out0[18]
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.332    53.212 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.212    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.762 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.762    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.876 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.876    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.990 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.990    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.104 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.104    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.218 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.218    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.332 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.332    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.446 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.446    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.560 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.560    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.717 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.801    55.517    alum/temp_out0[17]
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.329    55.846 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.846    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.379 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.379    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.496 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.496    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.613 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.613    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.730 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.730    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.847 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.847    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.964 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.964    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.081 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.081    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.198 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.198    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.355 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.957    58.312    alum/temp_out0[16]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.332    58.644 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.644    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.194 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.194    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.308 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.308    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.422 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.422    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.536 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.536    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.650 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.650    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.764 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.764    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.878 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.878    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.992 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.992    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.149 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.957    61.107    alum/temp_out0[15]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.329    61.436 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.436    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.986 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.986    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.100 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.100    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.214 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.214    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.328 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.328    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.442 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.442    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.556 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.556    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.670 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.670    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.784 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.784    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.941 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.033    63.974    alum/temp_out0[14]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.329    64.303 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.303    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.853 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.853    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.967 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.967    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.081 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.081    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.195 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.195    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.309 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.309    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.423 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.423    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.537 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.537    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.651 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.651    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.808 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.886    66.693    alum/temp_out0[13]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    67.022 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.022    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.555 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.555    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.672 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.672    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.789 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.789    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.906 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.906    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.023 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.023    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.140 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.140    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.257 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.257    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.374 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.374    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.531 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.015    69.546    alum/temp_out0[12]
    SLICE_X45Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    70.334 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.334    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.448 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.448    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.562 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.562    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.676 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.676    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.790 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.790    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.904 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.904    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.018 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.018    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.132 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.132    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.289 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.912    72.201    alum/temp_out0[11]
    SLICE_X44Y11         LUT3 (Prop_lut3_I0_O)        0.329    72.530 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.530    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.080 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.080    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.194 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.194    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.308 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.308    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.422 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.422    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.536 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.536    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.650 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.650    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.764 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.764    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.878 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.878    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.035 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.039    75.074    alum/temp_out0[10]
    SLICE_X43Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    75.859 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.859    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.973 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.973    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.087 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.087    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.201 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.201    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.315 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.315    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.429 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.429    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.543 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.543    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.657 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.657    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.814 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.923    77.736    alum/temp_out0[9]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.329    78.065 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.065    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.615 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.615    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.729 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.729    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.843 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.843    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.957 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.957    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.071 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.071    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.185 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.185    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.299 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.299    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.413 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.413    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.570 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.070    80.641    alum/temp_out0[8]
    SLICE_X37Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    81.426 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.426    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.540 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.540    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.654 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.654    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.768 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.768    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.882 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.882    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.996 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.996    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.110 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.110    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.224 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.224    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.381 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.964    83.344    alum/temp_out0[7]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.329    83.673 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.673    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.223 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.223    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.337 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.337    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.451 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.451    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.565 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.565    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.679 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.679    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.793 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.793    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.907 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.907    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.021 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.021    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.178 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.106    86.285    alum/temp_out0[6]
    SLICE_X35Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    87.070 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.070    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.184 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.184    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.298 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.298    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.412 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.412    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.526 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.526    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.640 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.640    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.754 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.754    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.868 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.868    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.025 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.987    89.011    alum/temp_out0[5]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.329    89.340 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.340    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    89.873 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.873    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.990 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.990    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.107 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.107    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.224 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.224    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.341 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.341    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.458 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.458    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.575 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.575    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.692 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.692    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.849 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.962    91.811    alum/temp_out0[4]
    SLICE_X40Y9          LUT3 (Prop_lut3_I0_O)        0.332    92.143 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.143    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.693 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.693    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.807 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.807    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.921 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.921    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.035 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.035    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.149 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.149    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.263 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.263    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.377 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.377    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.491 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.491    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.648 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.885    94.533    alum/temp_out0[3]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    94.862 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.862    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.412 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.412    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.526 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.526    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.640 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.640    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.754 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.754    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.868 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.868    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.982 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.982    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.096 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.096    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.210 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.210    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.367 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.082    97.449    alum/temp_out0[2]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.329    97.778 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.778    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.311 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.311    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.428 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.428    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.545 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.545    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.662 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.662    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.779 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.779    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.896 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.896    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.013 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.013    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.130 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.130    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.287 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.072   100.359    alum/temp_out0[1]
    SLICE_X34Y7          LUT3 (Prop_lut3_I0_O)        0.332   100.691 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   100.691    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.224 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   101.224    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.341 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.341    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.458 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.458    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.575 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.575    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.692 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.692    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.809 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   101.809    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.926 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   101.926    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.043 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.043    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.200 f  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.791   102.991    sm/temp_out0[0]
    SLICE_X45Y10         LUT5 (Prop_lut5_I4_O)        0.332   103.323 r  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   103.323    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X45Y10         MUXF7 (Prop_muxf7_I0_O)      0.212   103.535 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.938   104.473    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X50Y19         LUT6 (Prop_lut6_I0_O)        0.299   104.772 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.555   105.327    sm/M_alum_out[0]
    SLICE_X49Y20         LUT6 (Prop_lut6_I5_O)        0.124   105.451 f  sm/D_states_q[0]_i_15/O
                         net (fo=1, routed)           0.403   105.854    sm/D_states_q[0]_i_15_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I4_O)        0.124   105.978 r  sm/D_states_q[0]_i_7/O
                         net (fo=1, routed)           0.300   106.278    sm/D_states_q[0]_i_7_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124   106.402 r  sm/D_states_q[0]_i_1/O
                         net (fo=1, routed)           0.385   106.786    sm/D_states_d__0[0]
    SLICE_X48Y21         FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.439   115.955    sm/clk_IBUF_BUFG
    SLICE_X48Y21         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.259   116.214    
                         clock uncertainty           -0.035   116.179    
    SLICE_X48Y21         FDSE (Setup_fdse_C_D)       -0.067   116.112    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        116.112    
                         arrival time                        -106.787    
  -------------------------------------------------------------------
                         slack                                  9.325    

Slack (MET) :             9.406ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            L_reg/D_registers_q_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.590ns  (logic 60.123ns (59.182%)  route 41.467ns (40.818%))
  Logic Levels:           322  (CARRY4=288 LUT2=2 LUT3=25 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X47Y25         FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y25         FDSE (Prop_fdse_C_Q)         0.456     5.587 f  sm/D_states_q_reg[4]/Q
                         net (fo=249, routed)         4.045     9.633    sm/D_states_q[4]
    SLICE_X33Y17         LUT2 (Prop_lut2_I0_O)        0.124     9.757 f  sm/D_game_tick_q_i_40/O
                         net (fo=3, routed)           0.475    10.232    sm/D_game_tick_q_i_40_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I5_O)        0.124    10.356 r  sm/D_registers_q[7][31]_i_142/O
                         net (fo=1, routed)           0.343    10.699    sm/D_registers_q[7][31]_i_142_n_0
    SLICE_X33Y16         LUT6 (Prop_lut6_I3_O)        0.124    10.823 r  sm/D_registers_q[7][31]_i_108/O
                         net (fo=32, routed)          0.758    11.581    sm/M_sm_bsel[0]
    SLICE_X42Y17         LUT5 (Prop_lut5_I3_O)        0.124    11.705 r  sm/D_registers_q[7][0]_i_11/O
                         net (fo=121, routed)         1.408    13.112    sm/M_alum_b[0]
    SLICE_X57Y16         LUT2 (Prop_lut2_I0_O)        0.124    13.236 r  sm/D_registers_q[7][31]_i_205/O
                         net (fo=1, routed)           0.000    13.236    alum/S[0]
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.768 r  alum/D_registers_q_reg[7][31]_i_196/CO[3]
                         net (fo=1, routed)           0.000    13.768    alum/D_registers_q_reg[7][31]_i_196_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.882 r  alum/D_registers_q_reg[7][31]_i_191/CO[3]
                         net (fo=1, routed)           0.000    13.882    alum/D_registers_q_reg[7][31]_i_191_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.996 r  alum/D_registers_q_reg[7][31]_i_186/CO[3]
                         net (fo=1, routed)           0.000    13.996    alum/D_registers_q_reg[7][31]_i_186_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.110 r  alum/D_registers_q_reg[7][31]_i_181/CO[3]
                         net (fo=1, routed)           0.000    14.110    alum/D_registers_q_reg[7][31]_i_181_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.224 r  alum/D_registers_q_reg[7][31]_i_176/CO[3]
                         net (fo=1, routed)           0.000    14.224    alum/D_registers_q_reg[7][31]_i_176_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.338 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.338    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.452 r  alum/D_registers_q_reg[7][31]_i_155/CO[3]
                         net (fo=1, routed)           0.000    14.452    alum/D_registers_q_reg[7][31]_i_155_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.566 r  alum/D_registers_q_reg[7][31]_i_130/CO[3]
                         net (fo=1, routed)           0.000    14.566    alum/D_registers_q_reg[7][31]_i_130_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.837 r  alum/D_registers_q_reg[7][31]_i_86/CO[0]
                         net (fo=37, routed)          0.868    15.706    alum/temp_out0[31]
    SLICE_X56Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.550 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.550    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.667 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    16.667    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.784 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    16.784    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.901 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.901    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.018 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.018    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.135 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.135    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.252 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.252    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.369 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.369    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.526 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.111    18.636    alum/temp_out0[30]
    SLICE_X58Y12         LUT3 (Prop_lut3_I0_O)        0.332    18.968 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    18.968    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.518 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.518    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.632 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.632    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.746 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.746    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.860 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.860    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.974 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.974    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.088 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.088    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.202 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    20.202    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.316 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.316    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.473 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.833    21.306    alum/temp_out0[29]
    SLICE_X59Y12         LUT3 (Prop_lut3_I0_O)        0.329    21.635 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.635    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.185 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.185    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.299 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.299    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.413 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.413    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.527 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.527    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.641 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.641    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.755 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.755    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.869 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.869    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.983 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.983    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.140 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.049    24.189    alum/temp_out0[28]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.329    24.518 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.518    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.068 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.068    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.182 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.182    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.296 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.296    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.410 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.410    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.524 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.524    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.638 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.638    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.752 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.752    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.866 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.866    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.023 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.995    27.019    alum/temp_out0[27]
    SLICE_X53Y12         LUT3 (Prop_lut3_I0_O)        0.329    27.348 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.348    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.898 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.898    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.012 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.012    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.126 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.126    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.240 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.240    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.354 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.354    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.468 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.468    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.582 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.582    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.696 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.696    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.853 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.891    29.744    alum/temp_out0[26]
    SLICE_X52Y15         LUT3 (Prop_lut3_I0_O)        0.329    30.073 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.073    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.606 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.606    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.723 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.723    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.840 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.840    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.957 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.957    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.074 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.074    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.191 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.191    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.308 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.308    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.425 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.425    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.582 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.940    32.521    alum/temp_out0[25]
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.332    32.853 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.853    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.403 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.403    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.517 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.517    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.631 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.631    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.745 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.745    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.859 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.859    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.973 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.973    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.087 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.087    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.201 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.201    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.358 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.971    35.330    alum/temp_out0[24]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.329    35.659 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.659    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.192 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.192    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.309 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.309    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.426 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.426    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.543 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.543    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.660 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.660    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.777 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.777    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.894 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.894    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.011 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.011    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.168 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.193    38.361    alum/temp_out0[23]
    SLICE_X61Y13         LUT3 (Prop_lut3_I0_O)        0.332    38.693 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.693    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.243 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.243    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.357 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.357    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.471 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.471    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.585 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.585    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.699 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.699    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.813 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.813    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.927 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.927    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.041 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.041    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.198 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.052    41.251    alum/temp_out0[22]
    SLICE_X60Y11         LUT3 (Prop_lut3_I0_O)        0.329    41.580 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.580    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.113 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.113    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.230 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.230    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.347 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.347    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.464 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.464    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.581 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.581    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.698 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.698    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.815 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.815    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.932 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.932    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.089 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.254    44.342    alum/temp_out0[21]
    SLICE_X56Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    45.145 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.145    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.262 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.262    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.379 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.379    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.496 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.496    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.613 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.613    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.730 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.730    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.847 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.847    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.964 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.964    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.121 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.998    47.119    alum/temp_out0[20]
    SLICE_X54Y6          LUT3 (Prop_lut3_I0_O)        0.332    47.451 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.451    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.984 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.984    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.101 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.101    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.218 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.218    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.335 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.335    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.452 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.452    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.569 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.569    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.686 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.686    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.803 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.803    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.960 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.025    49.985    alum/temp_out0[19]
    SLICE_X52Y6          LUT3 (Prop_lut3_I0_O)        0.332    50.317 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.317    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.850 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.850    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.967 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.967    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.084 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.084    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.201 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.201    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.318 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.318    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.435 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.435    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.552 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.552    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.669 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.669    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.826 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.054    52.880    alum/temp_out0[18]
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.332    53.212 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.212    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.762 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.762    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.876 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.876    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.990 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.990    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.104 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.104    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.218 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.218    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.332 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.332    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.446 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.446    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.560 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.560    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.717 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.801    55.517    alum/temp_out0[17]
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.329    55.846 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.846    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.379 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.379    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.496 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.496    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.613 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.613    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.730 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.730    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.847 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.847    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.964 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.964    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.081 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.081    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.198 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.198    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.355 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.957    58.312    alum/temp_out0[16]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.332    58.644 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.644    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.194 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.194    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.308 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.308    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.422 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.422    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.536 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.536    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.650 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.650    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.764 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.764    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.878 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.878    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.992 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.992    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.149 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.957    61.107    alum/temp_out0[15]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.329    61.436 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.436    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.986 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.986    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.100 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.100    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.214 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.214    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.328 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.328    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.442 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.442    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.556 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.556    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.670 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.670    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.784 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.784    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.941 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.033    63.974    alum/temp_out0[14]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.329    64.303 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.303    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.853 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.853    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.967 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.967    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.081 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.081    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.195 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.195    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.309 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.309    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.423 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.423    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.537 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.537    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.651 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.651    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.808 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.886    66.693    alum/temp_out0[13]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    67.022 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.022    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.555 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.555    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.672 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.672    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.789 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.789    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.906 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.906    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.023 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.023    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.140 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.140    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.257 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.257    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.374 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.374    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.531 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.015    69.546    alum/temp_out0[12]
    SLICE_X45Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    70.334 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.334    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.448 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.448    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.562 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.562    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.676 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.676    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.790 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.790    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.904 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.904    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.018 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.018    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.132 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.132    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.289 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.912    72.201    alum/temp_out0[11]
    SLICE_X44Y11         LUT3 (Prop_lut3_I0_O)        0.329    72.530 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.530    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.080 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.080    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.194 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.194    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.308 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.308    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.422 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.422    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.536 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.536    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.650 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.650    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.764 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.764    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.878 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.878    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.035 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.039    75.074    alum/temp_out0[10]
    SLICE_X43Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    75.859 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.859    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.973 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.973    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.087 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.087    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.201 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.201    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.315 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.315    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.429 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.429    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.543 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.543    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.657 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.657    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.814 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.923    77.736    alum/temp_out0[9]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.329    78.065 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.065    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.615 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.615    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.729 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.729    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.843 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.843    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.957 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.957    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.071 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.071    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.185 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.185    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.299 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.299    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.413 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.413    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.570 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.070    80.641    alum/temp_out0[8]
    SLICE_X37Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    81.426 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.426    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.540 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.540    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.654 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.654    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.768 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.768    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.882 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.882    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.996 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.996    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.110 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.110    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.224 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.224    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.381 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.964    83.344    alum/temp_out0[7]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.329    83.673 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.673    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.223 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.223    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.337 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.337    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.451 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.451    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.565 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.565    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.679 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.679    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.793 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.793    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.907 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.907    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.021 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.021    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.178 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.106    86.285    alum/temp_out0[6]
    SLICE_X35Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    87.070 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.070    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.184 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.184    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.298 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.298    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.412 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.412    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.526 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.526    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.640 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.640    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.754 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.754    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.868 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.868    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.025 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.987    89.011    alum/temp_out0[5]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.329    89.340 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.340    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    89.873 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.873    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.990 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.990    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.107 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.107    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.224 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.224    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.341 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.341    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.458 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.458    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.575 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.575    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.692 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.692    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.849 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.962    91.811    alum/temp_out0[4]
    SLICE_X40Y9          LUT3 (Prop_lut3_I0_O)        0.332    92.143 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.143    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.693 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.693    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.807 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.807    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.921 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.921    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.035 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.035    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.149 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.149    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.263 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.263    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.377 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.377    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.491 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.491    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.648 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.885    94.533    alum/temp_out0[3]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    94.862 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.862    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.412 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.412    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.526 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.526    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.640 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.640    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.754 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.754    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.868 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.868    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.982 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.982    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.096 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.096    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.210 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.210    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.367 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.082    97.449    alum/temp_out0[2]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.329    97.778 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.778    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.311 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.311    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.428 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.428    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.545 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.545    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.662 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.662    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.779 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.779    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.896 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.896    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.013 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.013    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.130 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.130    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.287 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.072   100.359    alum/temp_out0[1]
    SLICE_X34Y7          LUT3 (Prop_lut3_I0_O)        0.332   100.691 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   100.691    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.224 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   101.224    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.341 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.341    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.458 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.458    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.575 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.575    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.692 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.692    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.809 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   101.809    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.926 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   101.926    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.043 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.043    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.200 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.791   102.991    sm/temp_out0[0]
    SLICE_X45Y10         LUT5 (Prop_lut5_I4_O)        0.332   103.323 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   103.323    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X45Y10         MUXF7 (Prop_muxf7_I0_O)      0.212   103.535 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.938   104.473    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X50Y19         LUT6 (Prop_lut6_I0_O)        0.299   104.772 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.053   105.825    sm/M_alum_out[0]
    SLICE_X46Y9          LUT6 (Prop_lut6_I4_O)        0.124   105.949 r  sm/D_registers_q[7][0]_i_1/O
                         net (fo=8, routed)           0.772   106.721    L_reg/D[0]
    SLICE_X42Y8          FDRE                                         r  L_reg/D_registers_q_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.446   115.962    L_reg/clk_IBUF_BUFG
    SLICE_X42Y8          FDRE                                         r  L_reg/D_registers_q_reg[0][0]/C
                         clock pessimism              0.259   116.221    
                         clock uncertainty           -0.035   116.186    
    SLICE_X42Y8          FDRE (Setup_fdre_C_D)       -0.059   116.127    L_reg/D_registers_q_reg[0][0]
  -------------------------------------------------------------------
                         required time                        116.127    
                         arrival time                        -106.721    
  -------------------------------------------------------------------
                         slack                                  9.406    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.950%)  route 0.300ns (68.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.581     1.525    sr2/clk_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.300     1.966    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y25         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.848     2.038    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y25         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.538    
    SLICE_X60Y25         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.848    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.950%)  route 0.300ns (68.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.581     1.525    sr2/clk_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.300     1.966    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y25         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.848     2.038    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y25         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.538    
    SLICE_X60Y25         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.848    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.950%)  route 0.300ns (68.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.581     1.525    sr2/clk_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.300     1.966    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y25         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.848     2.038    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y25         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.538    
    SLICE_X60Y25         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.848    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.950%)  route 0.300ns (68.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.581     1.525    sr2/clk_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.300     1.966    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y25         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.848     2.038    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y25         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.538    
    SLICE_X60Y25         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.848    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1675500968[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_1675500968[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.550     1.494    forLoop_idx_0_1675500968[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X33Y24         FDRE                                         r  forLoop_idx_0_1675500968[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  forLoop_idx_0_1675500968[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.691    forLoop_idx_0_1675500968[1].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X33Y24         FDRE                                         r  forLoop_idx_0_1675500968[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.816     2.006    forLoop_idx_0_1675500968[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X33Y24         FDRE                                         r  forLoop_idx_0_1675500968[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.512     1.494    
    SLICE_X33Y24         FDRE (Hold_fdre_C_D)         0.075     1.569    forLoop_idx_0_1675500968[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.103%)  route 0.312ns (68.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.584     1.528    sr3/clk_IBUF_BUFG
    SLICE_X59Y27         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.312     1.981    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y27         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.851     2.041    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y27         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.541    
    SLICE_X60Y27         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.851    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.103%)  route 0.312ns (68.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.584     1.528    sr3/clk_IBUF_BUFG
    SLICE_X59Y27         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.312     1.981    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y27         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.851     2.041    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y27         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.541    
    SLICE_X60Y27         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.851    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.103%)  route 0.312ns (68.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.584     1.528    sr3/clk_IBUF_BUFG
    SLICE_X59Y27         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.312     1.981    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y27         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.851     2.041    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y27         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.541    
    SLICE_X60Y27         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.851    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.103%)  route 0.312ns (68.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.584     1.528    sr3/clk_IBUF_BUFG
    SLICE_X59Y27         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.312     1.981    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y27         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.851     2.041    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y27         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.541    
    SLICE_X60Y27         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.851    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1675500968[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_1675500968[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.559     1.503    forLoop_idx_0_1675500968[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X48Y31         FDRE                                         r  forLoop_idx_0_1675500968[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  forLoop_idx_0_1675500968[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     1.709    forLoop_idx_0_1675500968[0].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X48Y31         FDRE                                         r  forLoop_idx_0_1675500968[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.827     2.017    forLoop_idx_0_1675500968[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X48Y31         FDRE                                         r  forLoop_idx_0_1675500968[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X48Y31         FDRE (Hold_fdre_C_D)         0.075     1.578    forLoop_idx_0_1675500968[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y0    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y2    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X41Y18   D_bdff_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X41Y18   D_bdff_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X42Y8    L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X50Y5    L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X50Y5    L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X63Y6    L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X63Y6    L_reg/D_registers_q_reg[0][13]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y28   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y28   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y28   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y28   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y28   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y28   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y28   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y28   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y25   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y25   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y28   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y28   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y28   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y28   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y28   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y28   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y28   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y28   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y25   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y25   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      106.896ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.973ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             106.896ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.704ns (18.588%)  route 3.083ns (81.412%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 115.954 - 111.111 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.549     5.133    sm/clk_IBUF_BUFG
    SLICE_X45Y23         FDRE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y23         FDRE (Prop_fdre_C_Q)         0.456     5.589 r  sm/D_states_q_reg[2]/Q
                         net (fo=286, routed)         1.740     7.330    sm/D_states_q_reg[2]_0[2]
    SLICE_X53Y26         LUT2 (Prop_lut2_I1_O)        0.124     7.454 r  sm/D_stage_q[3]_i_3/O
                         net (fo=3, routed)           0.806     8.260    sm/D_stage_q[3]_i_3_n_0
    SLICE_X50Y26         LUT6 (Prop_lut6_I5_O)        0.124     8.384 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.536     8.921    fifo_reset_cond/AS[0]
    SLICE_X50Y27         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.438   115.954    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y27         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259   116.213    
                         clock uncertainty           -0.035   116.178    
    SLICE_X50Y27         FDPE (Recov_fdpe_C_PRE)     -0.361   115.817    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.817    
                         arrival time                          -8.921    
  -------------------------------------------------------------------
                         slack                                106.896    

Slack (MET) :             106.896ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.704ns (18.588%)  route 3.083ns (81.412%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 115.954 - 111.111 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.549     5.133    sm/clk_IBUF_BUFG
    SLICE_X45Y23         FDRE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y23         FDRE (Prop_fdre_C_Q)         0.456     5.589 r  sm/D_states_q_reg[2]/Q
                         net (fo=286, routed)         1.740     7.330    sm/D_states_q_reg[2]_0[2]
    SLICE_X53Y26         LUT2 (Prop_lut2_I1_O)        0.124     7.454 r  sm/D_stage_q[3]_i_3/O
                         net (fo=3, routed)           0.806     8.260    sm/D_stage_q[3]_i_3_n_0
    SLICE_X50Y26         LUT6 (Prop_lut6_I5_O)        0.124     8.384 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.536     8.921    fifo_reset_cond/AS[0]
    SLICE_X50Y27         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.438   115.954    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y27         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259   116.213    
                         clock uncertainty           -0.035   116.178    
    SLICE_X50Y27         FDPE (Recov_fdpe_C_PRE)     -0.361   115.817    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.817    
                         arrival time                          -8.921    
  -------------------------------------------------------------------
                         slack                                106.896    

Slack (MET) :             106.896ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.704ns (18.588%)  route 3.083ns (81.412%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 115.954 - 111.111 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.549     5.133    sm/clk_IBUF_BUFG
    SLICE_X45Y23         FDRE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y23         FDRE (Prop_fdre_C_Q)         0.456     5.589 r  sm/D_states_q_reg[2]/Q
                         net (fo=286, routed)         1.740     7.330    sm/D_states_q_reg[2]_0[2]
    SLICE_X53Y26         LUT2 (Prop_lut2_I1_O)        0.124     7.454 r  sm/D_stage_q[3]_i_3/O
                         net (fo=3, routed)           0.806     8.260    sm/D_stage_q[3]_i_3_n_0
    SLICE_X50Y26         LUT6 (Prop_lut6_I5_O)        0.124     8.384 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.536     8.921    fifo_reset_cond/AS[0]
    SLICE_X50Y27         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.438   115.954    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y27         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259   116.213    
                         clock uncertainty           -0.035   116.178    
    SLICE_X50Y27         FDPE (Recov_fdpe_C_PRE)     -0.361   115.817    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.817    
                         arrival time                          -8.921    
  -------------------------------------------------------------------
                         slack                                106.896    

Slack (MET) :             106.896ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.704ns (18.588%)  route 3.083ns (81.412%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 115.954 - 111.111 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.549     5.133    sm/clk_IBUF_BUFG
    SLICE_X45Y23         FDRE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y23         FDRE (Prop_fdre_C_Q)         0.456     5.589 r  sm/D_states_q_reg[2]/Q
                         net (fo=286, routed)         1.740     7.330    sm/D_states_q_reg[2]_0[2]
    SLICE_X53Y26         LUT2 (Prop_lut2_I1_O)        0.124     7.454 r  sm/D_stage_q[3]_i_3/O
                         net (fo=3, routed)           0.806     8.260    sm/D_stage_q[3]_i_3_n_0
    SLICE_X50Y26         LUT6 (Prop_lut6_I5_O)        0.124     8.384 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.536     8.921    fifo_reset_cond/AS[0]
    SLICE_X50Y27         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.438   115.954    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y27         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259   116.213    
                         clock uncertainty           -0.035   116.178    
    SLICE_X50Y27         FDPE (Recov_fdpe_C_PRE)     -0.361   115.817    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.817    
                         arrival time                          -8.921    
  -------------------------------------------------------------------
                         slack                                106.896    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.973ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.941ns  (logic 0.209ns (22.222%)  route 0.732ns (77.778%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.551     1.495    sm/clk_IBUF_BUFG
    SLICE_X46Y25         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y25         FDRE (Prop_fdre_C_Q)         0.164     1.659 f  sm/D_states_q_reg[6]/Q
                         net (fo=196, routed)         0.531     2.190    sm/D_states_q[6]
    SLICE_X50Y26         LUT6 (Prop_lut6_I0_O)        0.045     2.235 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.200     2.435    fifo_reset_cond/AS[0]
    SLICE_X50Y27         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.824     2.014    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y27         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.534    
    SLICE_X50Y27         FDPE (Remov_fdpe_C_PRE)     -0.071     1.463    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             0.973ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.941ns  (logic 0.209ns (22.222%)  route 0.732ns (77.778%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.551     1.495    sm/clk_IBUF_BUFG
    SLICE_X46Y25         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y25         FDRE (Prop_fdre_C_Q)         0.164     1.659 f  sm/D_states_q_reg[6]/Q
                         net (fo=196, routed)         0.531     2.190    sm/D_states_q[6]
    SLICE_X50Y26         LUT6 (Prop_lut6_I0_O)        0.045     2.235 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.200     2.435    fifo_reset_cond/AS[0]
    SLICE_X50Y27         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.824     2.014    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y27         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.534    
    SLICE_X50Y27         FDPE (Remov_fdpe_C_PRE)     -0.071     1.463    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             0.973ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.941ns  (logic 0.209ns (22.222%)  route 0.732ns (77.778%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.551     1.495    sm/clk_IBUF_BUFG
    SLICE_X46Y25         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y25         FDRE (Prop_fdre_C_Q)         0.164     1.659 f  sm/D_states_q_reg[6]/Q
                         net (fo=196, routed)         0.531     2.190    sm/D_states_q[6]
    SLICE_X50Y26         LUT6 (Prop_lut6_I0_O)        0.045     2.235 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.200     2.435    fifo_reset_cond/AS[0]
    SLICE_X50Y27         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.824     2.014    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y27         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.534    
    SLICE_X50Y27         FDPE (Remov_fdpe_C_PRE)     -0.071     1.463    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             0.973ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.941ns  (logic 0.209ns (22.222%)  route 0.732ns (77.778%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.551     1.495    sm/clk_IBUF_BUFG
    SLICE_X46Y25         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y25         FDRE (Prop_fdre_C_Q)         0.164     1.659 f  sm/D_states_q_reg[6]/Q
                         net (fo=196, routed)         0.531     2.190    sm/D_states_q[6]
    SLICE_X50Y26         LUT6 (Prop_lut6_I0_O)        0.045     2.235 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.200     2.435    fifo_reset_cond/AS[0]
    SLICE_X50Y27         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.824     2.014    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y27         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.534    
    SLICE_X50Y27         FDPE (Remov_fdpe_C_PRE)     -0.071     1.463    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.973    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.967ns  (logic 11.740ns (31.757%)  route 25.228ns (68.243%))
  Logic Levels:           32  (CARRY4=8 LUT2=1 LUT3=5 LUT4=4 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.637     5.221    L_reg/clk_IBUF_BUFG
    SLICE_X61Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y6          FDRE (Prop_fdre_C_Q)         0.456     5.677 f  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          2.475     8.152    L_reg/M_sm_timer[13]
    SLICE_X38Y4          LUT2 (Prop_lut2_I1_O)        0.150     8.302 f  L_reg/L_25ba2d76_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.482     8.784    L_reg/L_25ba2d76_remainder0_carry_i_23__1_n_0
    SLICE_X38Y4          LUT6 (Prop_lut6_I2_O)        0.328     9.112 f  L_reg/L_25ba2d76_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.815     9.927    L_reg/L_25ba2d76_remainder0_carry_i_12__1_n_0
    SLICE_X37Y4          LUT3 (Prop_lut3_I0_O)        0.152    10.079 f  L_reg/L_25ba2d76_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           1.007    11.087    L_reg/L_25ba2d76_remainder0_carry_i_20__1_n_0
    SLICE_X36Y3          LUT5 (Prop_lut5_I4_O)        0.354    11.441 r  L_reg/L_25ba2d76_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.821    12.262    L_reg/L_25ba2d76_remainder0_carry_i_10__1_n_0
    SLICE_X37Y1          LUT4 (Prop_lut4_I1_O)        0.326    12.588 r  L_reg/L_25ba2d76_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.588    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X37Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.138 r  timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.138    timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_carry_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.360 r  timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.201    14.561    L_reg/L_25ba2d76_remainder0_3[4]
    SLICE_X32Y5          LUT3 (Prop_lut3_I0_O)        0.325    14.886 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.715    15.601    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X32Y6          LUT6 (Prop_lut6_I4_O)        0.326    15.927 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.797    16.724    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X33Y5          LUT5 (Prop_lut5_I3_O)        0.152    16.876 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.798    17.674    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X32Y4          LUT5 (Prop_lut5_I4_O)        0.352    18.026 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.851    18.877    L_reg/i__carry_i_19__3_n_0
    SLICE_X32Y4          LUT4 (Prop_lut4_I1_O)        0.326    19.203 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.813    20.016    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X31Y4          LUT4 (Prop_lut4_I3_O)        0.124    20.140 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.653    20.793    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_0[2]
    SLICE_X30Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    21.197 r  timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.197    timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.520 f  timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.841    22.361    L_reg/L_25ba2d76_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X30Y6          LUT5 (Prop_lut5_I4_O)        0.306    22.667 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.286    22.954    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X30Y6          LUT5 (Prop_lut5_I0_O)        0.124    23.078 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.934    24.012    L_reg/i__carry_i_14__1_0
    SLICE_X28Y2          LUT3 (Prop_lut3_I0_O)        0.124    24.136 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.679    24.815    L_reg/i__carry_i_25__3_n_0
    SLICE_X28Y2          LUT6 (Prop_lut6_I0_O)        0.124    24.939 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.826    25.765    L_reg/i__carry_i_20__3_n_0
    SLICE_X28Y1          LUT6 (Prop_lut6_I2_O)        0.124    25.889 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.820    26.710    L_reg/i__carry_i_13__3_n_0
    SLICE_X28Y3          LUT3 (Prop_lut3_I1_O)        0.152    26.862 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.360    27.221    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X29Y3          LUT5 (Prop_lut5_I0_O)        0.332    27.553 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.553    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X29Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.103 r  timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.103    timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.217 r  timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.217    timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.331 r  timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.331    timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.553 f  timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    29.381    timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X28Y5          LUT6 (Prop_lut6_I5_O)        0.299    29.680 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.303    29.983    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X28Y4          LUT6 (Prop_lut6_I1_O)        0.124    30.107 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.840    30.947    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X33Y4          LUT3 (Prop_lut3_I1_O)        0.124    31.071 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.729    31.800    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X36Y4          LUT6 (Prop_lut6_I3_O)        0.124    31.924 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.230    33.154    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X37Y5          LUT4 (Prop_lut4_I2_O)        0.152    33.306 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           5.122    38.428    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.761    42.189 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    42.189    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.734ns  (logic 11.736ns (31.948%)  route 24.998ns (68.052%))
  Logic Levels:           32  (CARRY4=8 LUT2=1 LUT3=5 LUT4=4 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.637     5.221    L_reg/clk_IBUF_BUFG
    SLICE_X61Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y6          FDRE (Prop_fdre_C_Q)         0.456     5.677 f  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          2.475     8.152    L_reg/M_sm_timer[13]
    SLICE_X38Y4          LUT2 (Prop_lut2_I1_O)        0.150     8.302 f  L_reg/L_25ba2d76_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.482     8.784    L_reg/L_25ba2d76_remainder0_carry_i_23__1_n_0
    SLICE_X38Y4          LUT6 (Prop_lut6_I2_O)        0.328     9.112 f  L_reg/L_25ba2d76_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.815     9.927    L_reg/L_25ba2d76_remainder0_carry_i_12__1_n_0
    SLICE_X37Y4          LUT3 (Prop_lut3_I0_O)        0.152    10.079 f  L_reg/L_25ba2d76_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           1.007    11.087    L_reg/L_25ba2d76_remainder0_carry_i_20__1_n_0
    SLICE_X36Y3          LUT5 (Prop_lut5_I4_O)        0.354    11.441 r  L_reg/L_25ba2d76_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.821    12.262    L_reg/L_25ba2d76_remainder0_carry_i_10__1_n_0
    SLICE_X37Y1          LUT4 (Prop_lut4_I1_O)        0.326    12.588 r  L_reg/L_25ba2d76_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.588    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X37Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.138 r  timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.138    timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_carry_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.360 r  timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.201    14.561    L_reg/L_25ba2d76_remainder0_3[4]
    SLICE_X32Y5          LUT3 (Prop_lut3_I0_O)        0.325    14.886 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.715    15.601    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X32Y6          LUT6 (Prop_lut6_I4_O)        0.326    15.927 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.797    16.724    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X33Y5          LUT5 (Prop_lut5_I3_O)        0.152    16.876 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.798    17.674    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X32Y4          LUT5 (Prop_lut5_I4_O)        0.352    18.026 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.851    18.877    L_reg/i__carry_i_19__3_n_0
    SLICE_X32Y4          LUT4 (Prop_lut4_I1_O)        0.326    19.203 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.813    20.016    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X31Y4          LUT4 (Prop_lut4_I3_O)        0.124    20.140 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.653    20.793    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_0[2]
    SLICE_X30Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    21.197 r  timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.197    timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.520 f  timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.841    22.361    L_reg/L_25ba2d76_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X30Y6          LUT5 (Prop_lut5_I4_O)        0.306    22.667 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.286    22.954    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X30Y6          LUT5 (Prop_lut5_I0_O)        0.124    23.078 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.934    24.012    L_reg/i__carry_i_14__1_0
    SLICE_X28Y2          LUT3 (Prop_lut3_I0_O)        0.124    24.136 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.679    24.815    L_reg/i__carry_i_25__3_n_0
    SLICE_X28Y2          LUT6 (Prop_lut6_I0_O)        0.124    24.939 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.826    25.765    L_reg/i__carry_i_20__3_n_0
    SLICE_X28Y1          LUT6 (Prop_lut6_I2_O)        0.124    25.889 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.820    26.710    L_reg/i__carry_i_13__3_n_0
    SLICE_X28Y3          LUT3 (Prop_lut3_I1_O)        0.152    26.862 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.360    27.221    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X29Y3          LUT5 (Prop_lut5_I0_O)        0.332    27.553 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.553    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X29Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.103 r  timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.103    timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.217 r  timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.217    timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.331 r  timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.331    timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.553 f  timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    29.381    timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X28Y5          LUT6 (Prop_lut6_I5_O)        0.299    29.680 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.303    29.983    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X28Y4          LUT6 (Prop_lut6_I1_O)        0.124    30.107 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.840    30.947    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X33Y4          LUT3 (Prop_lut3_I1_O)        0.124    31.071 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.729    31.800    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X36Y4          LUT6 (Prop_lut6_I3_O)        0.124    31.924 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.030    32.954    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X37Y5          LUT4 (Prop_lut4_I2_O)        0.152    33.106 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.093    38.199    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.757    41.955 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.955    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.703ns  (logic 11.507ns (31.350%)  route 25.197ns (68.650%))
  Logic Levels:           32  (CARRY4=8 LUT2=1 LUT3=5 LUT4=4 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.637     5.221    L_reg/clk_IBUF_BUFG
    SLICE_X61Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y6          FDRE (Prop_fdre_C_Q)         0.456     5.677 f  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          2.475     8.152    L_reg/M_sm_timer[13]
    SLICE_X38Y4          LUT2 (Prop_lut2_I1_O)        0.150     8.302 f  L_reg/L_25ba2d76_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.482     8.784    L_reg/L_25ba2d76_remainder0_carry_i_23__1_n_0
    SLICE_X38Y4          LUT6 (Prop_lut6_I2_O)        0.328     9.112 f  L_reg/L_25ba2d76_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.815     9.927    L_reg/L_25ba2d76_remainder0_carry_i_12__1_n_0
    SLICE_X37Y4          LUT3 (Prop_lut3_I0_O)        0.152    10.079 f  L_reg/L_25ba2d76_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           1.007    11.087    L_reg/L_25ba2d76_remainder0_carry_i_20__1_n_0
    SLICE_X36Y3          LUT5 (Prop_lut5_I4_O)        0.354    11.441 r  L_reg/L_25ba2d76_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.821    12.262    L_reg/L_25ba2d76_remainder0_carry_i_10__1_n_0
    SLICE_X37Y1          LUT4 (Prop_lut4_I1_O)        0.326    12.588 r  L_reg/L_25ba2d76_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.588    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X37Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.138 r  timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.138    timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_carry_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.360 r  timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.201    14.561    L_reg/L_25ba2d76_remainder0_3[4]
    SLICE_X32Y5          LUT3 (Prop_lut3_I0_O)        0.325    14.886 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.715    15.601    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X32Y6          LUT6 (Prop_lut6_I4_O)        0.326    15.927 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.797    16.724    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X33Y5          LUT5 (Prop_lut5_I3_O)        0.152    16.876 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.798    17.674    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X32Y4          LUT5 (Prop_lut5_I4_O)        0.352    18.026 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.851    18.877    L_reg/i__carry_i_19__3_n_0
    SLICE_X32Y4          LUT4 (Prop_lut4_I1_O)        0.326    19.203 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.813    20.016    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X31Y4          LUT4 (Prop_lut4_I3_O)        0.124    20.140 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.653    20.793    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_0[2]
    SLICE_X30Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    21.197 r  timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.197    timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.520 f  timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.841    22.361    L_reg/L_25ba2d76_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X30Y6          LUT5 (Prop_lut5_I4_O)        0.306    22.667 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.286    22.954    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X30Y6          LUT5 (Prop_lut5_I0_O)        0.124    23.078 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.934    24.012    L_reg/i__carry_i_14__1_0
    SLICE_X28Y2          LUT3 (Prop_lut3_I0_O)        0.124    24.136 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.679    24.815    L_reg/i__carry_i_25__3_n_0
    SLICE_X28Y2          LUT6 (Prop_lut6_I0_O)        0.124    24.939 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.826    25.765    L_reg/i__carry_i_20__3_n_0
    SLICE_X28Y1          LUT6 (Prop_lut6_I2_O)        0.124    25.889 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.820    26.710    L_reg/i__carry_i_13__3_n_0
    SLICE_X28Y3          LUT3 (Prop_lut3_I1_O)        0.152    26.862 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.360    27.221    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X29Y3          LUT5 (Prop_lut5_I0_O)        0.332    27.553 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.553    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X29Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.103 r  timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.103    timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.217 r  timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.217    timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.331 r  timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.331    timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.553 f  timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    29.381    timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X28Y5          LUT6 (Prop_lut6_I5_O)        0.299    29.680 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.303    29.983    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X28Y4          LUT6 (Prop_lut6_I1_O)        0.124    30.107 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.840    30.947    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X33Y4          LUT3 (Prop_lut3_I1_O)        0.124    31.071 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.729    31.800    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X36Y4          LUT6 (Prop_lut6_I3_O)        0.124    31.924 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.031    32.955    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X37Y5          LUT4 (Prop_lut4_I2_O)        0.124    33.079 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.290    38.369    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    41.924 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.924    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.399ns  (logic 11.504ns (31.606%)  route 24.895ns (68.394%))
  Logic Levels:           32  (CARRY4=8 LUT2=1 LUT3=5 LUT4=3 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.637     5.221    L_reg/clk_IBUF_BUFG
    SLICE_X61Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y6          FDRE (Prop_fdre_C_Q)         0.456     5.677 f  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          2.475     8.152    L_reg/M_sm_timer[13]
    SLICE_X38Y4          LUT2 (Prop_lut2_I1_O)        0.150     8.302 f  L_reg/L_25ba2d76_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.482     8.784    L_reg/L_25ba2d76_remainder0_carry_i_23__1_n_0
    SLICE_X38Y4          LUT6 (Prop_lut6_I2_O)        0.328     9.112 f  L_reg/L_25ba2d76_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.815     9.927    L_reg/L_25ba2d76_remainder0_carry_i_12__1_n_0
    SLICE_X37Y4          LUT3 (Prop_lut3_I0_O)        0.152    10.079 f  L_reg/L_25ba2d76_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           1.007    11.087    L_reg/L_25ba2d76_remainder0_carry_i_20__1_n_0
    SLICE_X36Y3          LUT5 (Prop_lut5_I4_O)        0.354    11.441 r  L_reg/L_25ba2d76_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.821    12.262    L_reg/L_25ba2d76_remainder0_carry_i_10__1_n_0
    SLICE_X37Y1          LUT4 (Prop_lut4_I1_O)        0.326    12.588 r  L_reg/L_25ba2d76_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.588    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X37Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.138 r  timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.138    timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_carry_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.360 r  timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.201    14.561    L_reg/L_25ba2d76_remainder0_3[4]
    SLICE_X32Y5          LUT3 (Prop_lut3_I0_O)        0.325    14.886 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.715    15.601    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X32Y6          LUT6 (Prop_lut6_I4_O)        0.326    15.927 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.797    16.724    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X33Y5          LUT5 (Prop_lut5_I3_O)        0.152    16.876 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.798    17.674    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X32Y4          LUT5 (Prop_lut5_I4_O)        0.352    18.026 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.851    18.877    L_reg/i__carry_i_19__3_n_0
    SLICE_X32Y4          LUT4 (Prop_lut4_I1_O)        0.326    19.203 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.813    20.016    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X31Y4          LUT4 (Prop_lut4_I3_O)        0.124    20.140 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.653    20.793    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_0[2]
    SLICE_X30Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    21.197 r  timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.197    timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.520 f  timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.841    22.361    L_reg/L_25ba2d76_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X30Y6          LUT5 (Prop_lut5_I4_O)        0.306    22.667 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.286    22.954    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X30Y6          LUT5 (Prop_lut5_I0_O)        0.124    23.078 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.934    24.012    L_reg/i__carry_i_14__1_0
    SLICE_X28Y2          LUT3 (Prop_lut3_I0_O)        0.124    24.136 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.679    24.815    L_reg/i__carry_i_25__3_n_0
    SLICE_X28Y2          LUT6 (Prop_lut6_I0_O)        0.124    24.939 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.826    25.765    L_reg/i__carry_i_20__3_n_0
    SLICE_X28Y1          LUT6 (Prop_lut6_I2_O)        0.124    25.889 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.820    26.710    L_reg/i__carry_i_13__3_n_0
    SLICE_X28Y3          LUT3 (Prop_lut3_I1_O)        0.152    26.862 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.360    27.221    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X29Y3          LUT5 (Prop_lut5_I0_O)        0.332    27.553 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.553    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X29Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.103 r  timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.103    timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.217 r  timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.217    timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.331 r  timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.331    timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.553 r  timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    29.381    timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X28Y5          LUT6 (Prop_lut6_I5_O)        0.299    29.680 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.303    29.983    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X28Y4          LUT6 (Prop_lut6_I1_O)        0.124    30.107 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.718    30.825    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X33Y3          LUT6 (Prop_lut6_I2_O)        0.124    30.949 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.658    31.608    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I5_O)        0.124    31.732 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.136    32.868    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X37Y5          LUT3 (Prop_lut3_I0_O)        0.124    32.992 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.075    38.067    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    41.620 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.620    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.315ns  (logic 11.495ns (31.654%)  route 24.820ns (68.346%))
  Logic Levels:           32  (CARRY4=8 LUT2=1 LUT3=5 LUT4=4 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.637     5.221    L_reg/clk_IBUF_BUFG
    SLICE_X61Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y6          FDRE (Prop_fdre_C_Q)         0.456     5.677 f  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          2.475     8.152    L_reg/M_sm_timer[13]
    SLICE_X38Y4          LUT2 (Prop_lut2_I1_O)        0.150     8.302 f  L_reg/L_25ba2d76_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.482     8.784    L_reg/L_25ba2d76_remainder0_carry_i_23__1_n_0
    SLICE_X38Y4          LUT6 (Prop_lut6_I2_O)        0.328     9.112 f  L_reg/L_25ba2d76_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.815     9.927    L_reg/L_25ba2d76_remainder0_carry_i_12__1_n_0
    SLICE_X37Y4          LUT3 (Prop_lut3_I0_O)        0.152    10.079 f  L_reg/L_25ba2d76_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           1.007    11.087    L_reg/L_25ba2d76_remainder0_carry_i_20__1_n_0
    SLICE_X36Y3          LUT5 (Prop_lut5_I4_O)        0.354    11.441 r  L_reg/L_25ba2d76_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.821    12.262    L_reg/L_25ba2d76_remainder0_carry_i_10__1_n_0
    SLICE_X37Y1          LUT4 (Prop_lut4_I1_O)        0.326    12.588 r  L_reg/L_25ba2d76_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.588    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X37Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.138 r  timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.138    timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_carry_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.360 r  timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.201    14.561    L_reg/L_25ba2d76_remainder0_3[4]
    SLICE_X32Y5          LUT3 (Prop_lut3_I0_O)        0.325    14.886 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.715    15.601    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X32Y6          LUT6 (Prop_lut6_I4_O)        0.326    15.927 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.797    16.724    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X33Y5          LUT5 (Prop_lut5_I3_O)        0.152    16.876 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.798    17.674    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X32Y4          LUT5 (Prop_lut5_I4_O)        0.352    18.026 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.851    18.877    L_reg/i__carry_i_19__3_n_0
    SLICE_X32Y4          LUT4 (Prop_lut4_I1_O)        0.326    19.203 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.813    20.016    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X31Y4          LUT4 (Prop_lut4_I3_O)        0.124    20.140 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.653    20.793    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_0[2]
    SLICE_X30Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    21.197 r  timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.197    timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.520 f  timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.841    22.361    L_reg/L_25ba2d76_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X30Y6          LUT5 (Prop_lut5_I4_O)        0.306    22.667 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.286    22.954    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X30Y6          LUT5 (Prop_lut5_I0_O)        0.124    23.078 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.934    24.012    L_reg/i__carry_i_14__1_0
    SLICE_X28Y2          LUT3 (Prop_lut3_I0_O)        0.124    24.136 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.679    24.815    L_reg/i__carry_i_25__3_n_0
    SLICE_X28Y2          LUT6 (Prop_lut6_I0_O)        0.124    24.939 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.826    25.765    L_reg/i__carry_i_20__3_n_0
    SLICE_X28Y1          LUT6 (Prop_lut6_I2_O)        0.124    25.889 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.820    26.710    L_reg/i__carry_i_13__3_n_0
    SLICE_X28Y3          LUT3 (Prop_lut3_I1_O)        0.152    26.862 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.360    27.221    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X29Y3          LUT5 (Prop_lut5_I0_O)        0.332    27.553 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.553    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X29Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.103 r  timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.103    timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.217 r  timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.217    timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.331 r  timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.331    timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.553 f  timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    29.381    timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X28Y5          LUT6 (Prop_lut6_I5_O)        0.299    29.680 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.303    29.983    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X28Y4          LUT6 (Prop_lut6_I1_O)        0.124    30.107 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.840    30.947    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X33Y4          LUT3 (Prop_lut3_I1_O)        0.124    31.071 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.729    31.800    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X36Y4          LUT6 (Prop_lut6_I3_O)        0.124    31.924 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.030    32.954    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X37Y5          LUT4 (Prop_lut4_I0_O)        0.124    33.078 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.914    37.992    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    41.537 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.537    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.251ns  (logic 11.502ns (31.728%)  route 24.749ns (68.272%))
  Logic Levels:           32  (CARRY4=8 LUT2=1 LUT3=5 LUT4=4 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.637     5.221    L_reg/clk_IBUF_BUFG
    SLICE_X61Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y6          FDRE (Prop_fdre_C_Q)         0.456     5.677 f  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          2.475     8.152    L_reg/M_sm_timer[13]
    SLICE_X38Y4          LUT2 (Prop_lut2_I1_O)        0.150     8.302 f  L_reg/L_25ba2d76_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.482     8.784    L_reg/L_25ba2d76_remainder0_carry_i_23__1_n_0
    SLICE_X38Y4          LUT6 (Prop_lut6_I2_O)        0.328     9.112 f  L_reg/L_25ba2d76_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.815     9.927    L_reg/L_25ba2d76_remainder0_carry_i_12__1_n_0
    SLICE_X37Y4          LUT3 (Prop_lut3_I0_O)        0.152    10.079 f  L_reg/L_25ba2d76_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           1.007    11.087    L_reg/L_25ba2d76_remainder0_carry_i_20__1_n_0
    SLICE_X36Y3          LUT5 (Prop_lut5_I4_O)        0.354    11.441 r  L_reg/L_25ba2d76_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.821    12.262    L_reg/L_25ba2d76_remainder0_carry_i_10__1_n_0
    SLICE_X37Y1          LUT4 (Prop_lut4_I1_O)        0.326    12.588 r  L_reg/L_25ba2d76_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.588    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X37Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.138 r  timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.138    timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_carry_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.360 r  timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.201    14.561    L_reg/L_25ba2d76_remainder0_3[4]
    SLICE_X32Y5          LUT3 (Prop_lut3_I0_O)        0.325    14.886 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.715    15.601    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X32Y6          LUT6 (Prop_lut6_I4_O)        0.326    15.927 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.797    16.724    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X33Y5          LUT5 (Prop_lut5_I3_O)        0.152    16.876 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.798    17.674    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X32Y4          LUT5 (Prop_lut5_I4_O)        0.352    18.026 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.851    18.877    L_reg/i__carry_i_19__3_n_0
    SLICE_X32Y4          LUT4 (Prop_lut4_I1_O)        0.326    19.203 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.813    20.016    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X31Y4          LUT4 (Prop_lut4_I3_O)        0.124    20.140 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.653    20.793    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_0[2]
    SLICE_X30Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    21.197 r  timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.197    timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.520 f  timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.841    22.361    L_reg/L_25ba2d76_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X30Y6          LUT5 (Prop_lut5_I4_O)        0.306    22.667 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.286    22.954    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X30Y6          LUT5 (Prop_lut5_I0_O)        0.124    23.078 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.934    24.012    L_reg/i__carry_i_14__1_0
    SLICE_X28Y2          LUT3 (Prop_lut3_I0_O)        0.124    24.136 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.679    24.815    L_reg/i__carry_i_25__3_n_0
    SLICE_X28Y2          LUT6 (Prop_lut6_I0_O)        0.124    24.939 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.826    25.765    L_reg/i__carry_i_20__3_n_0
    SLICE_X28Y1          LUT6 (Prop_lut6_I2_O)        0.124    25.889 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.820    26.710    L_reg/i__carry_i_13__3_n_0
    SLICE_X28Y3          LUT3 (Prop_lut3_I1_O)        0.152    26.862 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.360    27.221    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X29Y3          LUT5 (Prop_lut5_I0_O)        0.332    27.553 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.553    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X29Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.103 r  timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.103    timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.217 r  timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.217    timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.331 r  timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.331    timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.553 f  timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    29.381    timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X28Y5          LUT6 (Prop_lut6_I5_O)        0.299    29.680 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.303    29.983    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X28Y4          LUT6 (Prop_lut6_I1_O)        0.124    30.107 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.840    30.947    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X33Y4          LUT3 (Prop_lut3_I1_O)        0.124    31.071 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.729    31.800    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X36Y4          LUT6 (Prop_lut6_I3_O)        0.124    31.924 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.230    33.154    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X37Y5          LUT4 (Prop_lut4_I3_O)        0.124    33.278 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           4.644    37.922    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    41.472 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    41.472    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.022ns  (logic 11.731ns (32.567%)  route 24.291ns (67.433%))
  Logic Levels:           32  (CARRY4=8 LUT2=1 LUT3=5 LUT4=4 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.637     5.221    L_reg/clk_IBUF_BUFG
    SLICE_X61Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y6          FDRE (Prop_fdre_C_Q)         0.456     5.677 f  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          2.475     8.152    L_reg/M_sm_timer[13]
    SLICE_X38Y4          LUT2 (Prop_lut2_I1_O)        0.150     8.302 f  L_reg/L_25ba2d76_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.482     8.784    L_reg/L_25ba2d76_remainder0_carry_i_23__1_n_0
    SLICE_X38Y4          LUT6 (Prop_lut6_I2_O)        0.328     9.112 f  L_reg/L_25ba2d76_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.815     9.927    L_reg/L_25ba2d76_remainder0_carry_i_12__1_n_0
    SLICE_X37Y4          LUT3 (Prop_lut3_I0_O)        0.152    10.079 f  L_reg/L_25ba2d76_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           1.007    11.087    L_reg/L_25ba2d76_remainder0_carry_i_20__1_n_0
    SLICE_X36Y3          LUT5 (Prop_lut5_I4_O)        0.354    11.441 r  L_reg/L_25ba2d76_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.821    12.262    L_reg/L_25ba2d76_remainder0_carry_i_10__1_n_0
    SLICE_X37Y1          LUT4 (Prop_lut4_I1_O)        0.326    12.588 r  L_reg/L_25ba2d76_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.588    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X37Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.138 r  timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.138    timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_carry_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.360 r  timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.201    14.561    L_reg/L_25ba2d76_remainder0_3[4]
    SLICE_X32Y5          LUT3 (Prop_lut3_I0_O)        0.325    14.886 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.715    15.601    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X32Y6          LUT6 (Prop_lut6_I4_O)        0.326    15.927 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.797    16.724    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X33Y5          LUT5 (Prop_lut5_I3_O)        0.152    16.876 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.798    17.674    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X32Y4          LUT5 (Prop_lut5_I4_O)        0.352    18.026 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.851    18.877    L_reg/i__carry_i_19__3_n_0
    SLICE_X32Y4          LUT4 (Prop_lut4_I1_O)        0.326    19.203 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.813    20.016    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X31Y4          LUT4 (Prop_lut4_I3_O)        0.124    20.140 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.653    20.793    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_0[2]
    SLICE_X30Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    21.197 r  timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.197    timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.520 f  timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.841    22.361    L_reg/L_25ba2d76_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X30Y6          LUT5 (Prop_lut5_I4_O)        0.306    22.667 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.286    22.954    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X30Y6          LUT5 (Prop_lut5_I0_O)        0.124    23.078 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.934    24.012    L_reg/i__carry_i_14__1_0
    SLICE_X28Y2          LUT3 (Prop_lut3_I0_O)        0.124    24.136 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.679    24.815    L_reg/i__carry_i_25__3_n_0
    SLICE_X28Y2          LUT6 (Prop_lut6_I0_O)        0.124    24.939 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.826    25.765    L_reg/i__carry_i_20__3_n_0
    SLICE_X28Y1          LUT6 (Prop_lut6_I2_O)        0.124    25.889 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.820    26.710    L_reg/i__carry_i_13__3_n_0
    SLICE_X28Y3          LUT3 (Prop_lut3_I1_O)        0.152    26.862 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.360    27.221    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X29Y3          LUT5 (Prop_lut5_I0_O)        0.332    27.553 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.553    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X29Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.103 r  timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.103    timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.217 r  timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.217    timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.331 r  timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.331    timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.553 f  timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    29.381    timerseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X28Y5          LUT6 (Prop_lut6_I5_O)        0.299    29.680 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.303    29.983    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X28Y4          LUT6 (Prop_lut6_I1_O)        0.124    30.107 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.840    30.947    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X33Y4          LUT3 (Prop_lut3_I1_O)        0.124    31.071 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.729    31.800    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X36Y4          LUT6 (Prop_lut6_I3_O)        0.124    31.924 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.031    32.955    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X37Y5          LUT4 (Prop_lut4_I2_O)        0.154    33.109 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           4.384    37.493    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.750    41.244 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.244    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.563ns  (logic 11.709ns (32.925%)  route 23.854ns (67.075%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=5 LUT4=3 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.637     5.221    L_reg/clk_IBUF_BUFG
    SLICE_X61Y4          FDRE                                         r  L_reg/D_registers_q_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y4          FDRE (Prop_fdre_C_Q)         0.456     5.677 r  L_reg/D_registers_q_reg[3][12]/Q
                         net (fo=11, routed)          1.423     7.101    L_reg/M_sm_pbc[12]
    SLICE_X49Y3          LUT2 (Prop_lut2_I0_O)        0.150     7.251 r  L_reg/L_25ba2d76_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           0.991     8.242    L_reg/L_25ba2d76_remainder0_carry_i_23__0_n_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I0_O)        0.332     8.574 f  L_reg/L_25ba2d76_remainder0_carry_i_18__0/O
                         net (fo=3, routed)           1.283     9.857    L_reg/L_25ba2d76_remainder0_carry_i_18__0_n_0
    SLICE_X47Y0          LUT3 (Prop_lut3_I1_O)        0.152    10.009 f  L_reg/L_25ba2d76_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.669    10.678    L_reg/L_25ba2d76_remainder0_carry_i_20__0_n_0
    SLICE_X47Y0          LUT5 (Prop_lut5_I4_O)        0.360    11.038 r  L_reg/L_25ba2d76_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.672    11.710    L_reg/L_25ba2d76_remainder0_carry_i_10__0_n_0
    SLICE_X46Y1          LUT4 (Prop_lut4_I1_O)        0.326    12.036 r  L_reg/L_25ba2d76_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.036    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X46Y1          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.679 f  bseg_driver/decimal_renderer/L_25ba2d76_remainder0_carry/O[3]
                         net (fo=1, routed)           0.295    12.974    L_reg/L_25ba2d76_remainder0_1[3]
    SLICE_X47Y2          LUT4 (Prop_lut4_I1_O)        0.307    13.281 r  L_reg/i__carry__0_i_13__2/O
                         net (fo=12, routed)          1.452    14.732    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X47Y3          LUT4 (Prop_lut4_I3_O)        0.152    14.884 f  L_reg/i__carry__0_i_17__0/O
                         net (fo=1, routed)           0.589    15.473    L_reg/i__carry__0_i_17__0_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I4_O)        0.326    15.799 r  L_reg/i__carry__0_i_9__2/O
                         net (fo=5, routed)           0.677    16.476    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X43Y3          LUT3 (Prop_lut3_I2_O)        0.152    16.628 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.812    17.440    L_reg/i__carry_i_20__2_n_0
    SLICE_X45Y2          LUT3 (Prop_lut3_I1_O)        0.352    17.792 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.590    18.382    L_reg/i__carry_i_11__1_n_0
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.332    18.714 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.469    19.183    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X44Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.690 r  bseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.690    bseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__0/i__carry_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.804 r  bseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.804    bseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.043 r  bseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.965    21.008    L_reg/L_25ba2d76_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X41Y2          LUT5 (Prop_lut5_I1_O)        0.302    21.310 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.264    21.574    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X41Y2          LUT5 (Prop_lut5_I0_O)        0.124    21.698 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.734    22.432    bseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__0/i__carry__0_0
    SLICE_X40Y2          LUT2 (Prop_lut2_I0_O)        0.124    22.556 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.766    23.323    L_reg/i__carry_i_13__1_0
    SLICE_X41Y0          LUT5 (Prop_lut5_I1_O)        0.150    23.473 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.640    24.113    L_reg/i__carry_i_18__1_n_0
    SLICE_X40Y0          LUT6 (Prop_lut6_I5_O)        0.326    24.439 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.830    25.269    L_reg/i__carry_i_13__1_n_0
    SLICE_X40Y0          LUT3 (Prop_lut3_I1_O)        0.152    25.421 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.831    26.252    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X39Y0          LUT5 (Prop_lut5_I0_O)        0.326    26.578 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    26.578    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X39Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.128 r  bseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.128    bseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.242 r  bseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.242    bseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.356 r  bseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.356    bseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.578 r  bseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.014    28.592    bseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y2          LUT6 (Prop_lut6_I5_O)        0.299    28.891 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.030    29.921    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y1          LUT6 (Prop_lut6_I1_O)        0.124    30.045 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.823    30.867    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X42Y1          LUT6 (Prop_lut6_I2_O)        0.124    30.991 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.797    31.789    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X41Y0          LUT6 (Prop_lut6_I5_O)        0.124    31.913 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.231    33.144    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X45Y0          LUT3 (Prop_lut3_I0_O)        0.124    33.268 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.007    37.274    bseg_OBUF[0]
    L4                   OBUF (Prop_obuf_I_O)         3.510    40.784 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.784    bseg[0]
    L4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.398ns  (logic 11.925ns (33.689%)  route 23.473ns (66.311%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=4 LUT4=4 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.637     5.221    L_reg/clk_IBUF_BUFG
    SLICE_X61Y4          FDRE                                         r  L_reg/D_registers_q_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y4          FDRE (Prop_fdre_C_Q)         0.456     5.677 r  L_reg/D_registers_q_reg[3][12]/Q
                         net (fo=11, routed)          1.423     7.101    L_reg/M_sm_pbc[12]
    SLICE_X49Y3          LUT2 (Prop_lut2_I0_O)        0.150     7.251 r  L_reg/L_25ba2d76_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           0.991     8.242    L_reg/L_25ba2d76_remainder0_carry_i_23__0_n_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I0_O)        0.332     8.574 f  L_reg/L_25ba2d76_remainder0_carry_i_18__0/O
                         net (fo=3, routed)           1.283     9.857    L_reg/L_25ba2d76_remainder0_carry_i_18__0_n_0
    SLICE_X47Y0          LUT3 (Prop_lut3_I1_O)        0.152    10.009 f  L_reg/L_25ba2d76_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.669    10.678    L_reg/L_25ba2d76_remainder0_carry_i_20__0_n_0
    SLICE_X47Y0          LUT5 (Prop_lut5_I4_O)        0.360    11.038 r  L_reg/L_25ba2d76_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.672    11.710    L_reg/L_25ba2d76_remainder0_carry_i_10__0_n_0
    SLICE_X46Y1          LUT4 (Prop_lut4_I1_O)        0.326    12.036 r  L_reg/L_25ba2d76_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.036    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X46Y1          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.679 f  bseg_driver/decimal_renderer/L_25ba2d76_remainder0_carry/O[3]
                         net (fo=1, routed)           0.295    12.974    L_reg/L_25ba2d76_remainder0_1[3]
    SLICE_X47Y2          LUT4 (Prop_lut4_I1_O)        0.307    13.281 r  L_reg/i__carry__0_i_13__2/O
                         net (fo=12, routed)          1.452    14.732    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X47Y3          LUT4 (Prop_lut4_I3_O)        0.152    14.884 f  L_reg/i__carry__0_i_17__0/O
                         net (fo=1, routed)           0.589    15.473    L_reg/i__carry__0_i_17__0_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I4_O)        0.326    15.799 r  L_reg/i__carry__0_i_9__2/O
                         net (fo=5, routed)           0.677    16.476    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X43Y3          LUT3 (Prop_lut3_I2_O)        0.152    16.628 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.812    17.440    L_reg/i__carry_i_20__2_n_0
    SLICE_X45Y2          LUT3 (Prop_lut3_I1_O)        0.352    17.792 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.590    18.382    L_reg/i__carry_i_11__1_n_0
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.332    18.714 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.469    19.183    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X44Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.690 r  bseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.690    bseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__0/i__carry_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.804 r  bseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.804    bseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.043 r  bseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.965    21.008    L_reg/L_25ba2d76_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X41Y2          LUT5 (Prop_lut5_I1_O)        0.302    21.310 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.264    21.574    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X41Y2          LUT5 (Prop_lut5_I0_O)        0.124    21.698 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.734    22.432    bseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__0/i__carry__0_0
    SLICE_X40Y2          LUT2 (Prop_lut2_I0_O)        0.124    22.556 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.766    23.323    L_reg/i__carry_i_13__1_0
    SLICE_X41Y0          LUT5 (Prop_lut5_I1_O)        0.150    23.473 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.640    24.113    L_reg/i__carry_i_18__1_n_0
    SLICE_X40Y0          LUT6 (Prop_lut6_I5_O)        0.326    24.439 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.830    25.269    L_reg/i__carry_i_13__1_n_0
    SLICE_X40Y0          LUT3 (Prop_lut3_I1_O)        0.152    25.421 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.831    26.252    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X39Y0          LUT5 (Prop_lut5_I0_O)        0.326    26.578 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    26.578    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X39Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.128 r  bseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.128    bseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.242 r  bseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.242    bseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.356 r  bseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.356    bseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.578 f  bseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.014    28.592    bseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y2          LUT6 (Prop_lut6_I5_O)        0.299    28.891 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.030    29.921    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y1          LUT6 (Prop_lut6_I1_O)        0.124    30.045 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.823    30.867    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X42Y1          LUT6 (Prop_lut6_I2_O)        0.124    30.991 f  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.797    31.789    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X41Y0          LUT6 (Prop_lut6_I5_O)        0.124    31.913 f  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.859    32.772    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X45Y0          LUT4 (Prop_lut4_I0_O)        0.153    32.925 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.998    36.922    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.697    40.620 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.620    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.428ns  (logic 11.238ns (31.720%)  route 24.190ns (68.280%))
  Logic Levels:           32  (CARRY4=7 LUT2=2 LUT3=4 LUT4=4 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X54Y3          FDRE                                         r  L_reg/D_registers_q_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y3          FDRE (Prop_fdre_C_Q)         0.518     5.673 f  L_reg/D_registers_q_reg[2][4]/Q
                         net (fo=19, routed)          1.189     6.862    L_reg/M_sm_pac[4]
    SLICE_X53Y2          LUT5 (Prop_lut5_I3_O)        0.154     7.016 r  L_reg/L_25ba2d76_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.674     7.691    L_reg/L_25ba2d76_remainder0_carry_i_27_n_0
    SLICE_X53Y2          LUT6 (Prop_lut6_I5_O)        0.327     8.018 f  L_reg/L_25ba2d76_remainder0_carry_i_13/O
                         net (fo=8, routed)           1.162     9.180    L_reg/L_25ba2d76_remainder0_carry_i_13_n_0
    SLICE_X55Y0          LUT2 (Prop_lut2_I0_O)        0.153     9.333 f  L_reg/L_25ba2d76_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.640     9.973    L_reg/L_25ba2d76_remainder0_carry_i_15_n_0
    SLICE_X55Y0          LUT6 (Prop_lut6_I3_O)        0.327    10.300 r  L_reg/L_25ba2d76_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.538    10.837    L_reg/L_25ba2d76_remainder0_carry_i_8_n_0
    SLICE_X54Y0          LUT2 (Prop_lut2_I0_O)        0.124    10.961 r  L_reg/L_25ba2d76_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.331    11.292    aseg_driver/decimal_renderer/DI[2]
    SLICE_X54Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    11.688 r  aseg_driver/decimal_renderer/L_25ba2d76_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.688    aseg_driver/decimal_renderer/L_25ba2d76_remainder0_carry_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.003 f  aseg_driver/decimal_renderer/L_25ba2d76_remainder0_carry__0/O[3]
                         net (fo=5, routed)           0.900    12.904    L_reg/L_25ba2d76_remainder0[7]
    SLICE_X56Y3          LUT5 (Prop_lut5_I2_O)        0.307    13.211 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.953    14.163    L_reg/i__carry__1_i_10_n_0
    SLICE_X55Y4          LUT4 (Prop_lut4_I0_O)        0.124    14.287 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.832    15.119    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X54Y4          LUT6 (Prop_lut6_I0_O)        0.124    15.243 r  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           0.976    16.219    L_reg/i__carry_i_16__0_n_0
    SLICE_X57Y4          LUT3 (Prop_lut3_I0_O)        0.150    16.369 r  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           1.058    17.427    L_reg/i__carry_i_20__0_n_0
    SLICE_X58Y3          LUT4 (Prop_lut4_I3_O)        0.326    17.753 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           1.191    18.944    L_reg/i__carry__0_i_11_n_0
    SLICE_X56Y2          LUT4 (Prop_lut4_I3_O)        0.124    19.068 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           1.088    20.156    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X57Y2          LUT6 (Prop_lut6_I2_O)        0.124    20.280 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    20.280    aseg_driver/decimal_renderer/i__carry__0_i_9_1[2]
    SLICE_X57Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.678 r  aseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.678    aseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.900 f  aseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.239    22.139    L_reg/L_25ba2d76_remainder0_inferred__1/i__carry__2[0]
    SLICE_X61Y5          LUT5 (Prop_lut5_I2_O)        0.299    22.438 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.847    23.285    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X61Y0          LUT5 (Prop_lut5_I0_O)        0.124    23.409 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.585    23.994    L_reg/i__carry_i_14_0
    SLICE_X59Y1          LUT3 (Prop_lut3_I0_O)        0.118    24.112 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.448    24.560    L_reg/i__carry_i_25_n_0
    SLICE_X59Y1          LUT6 (Prop_lut6_I0_O)        0.326    24.886 f  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           0.818    25.704    L_reg/i__carry_i_14_n_0
    SLICE_X62Y1          LUT6 (Prop_lut6_I3_O)        0.124    25.828 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.503    26.331    L_reg/i__carry_i_13_n_0
    SLICE_X62Y1          LUT3 (Prop_lut3_I1_O)        0.119    26.450 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.681    27.131    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X61Y1          LUT5 (Prop_lut5_I0_O)        0.332    27.463 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.463    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.013 r  aseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.013    aseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.127 r  aseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.127    aseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.440 f  aseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.658    29.098    aseg_driver/decimal_renderer/L_25ba2d76_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X60Y3          LUT6 (Prop_lut6_I0_O)        0.306    29.404 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.282    29.686    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y3          LUT6 (Prop_lut6_I1_O)        0.124    29.810 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.830    30.640    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y4          LUT3 (Prop_lut3_I1_O)        0.124    30.764 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.855    31.620    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X60Y4          LUT6 (Prop_lut6_I3_O)        0.124    31.744 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.006    32.750    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X62Y15         LUT4 (Prop_lut4_I2_O)        0.150    32.900 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.905    36.805    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.778    40.583 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.583    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.798ns  (logic 1.420ns (78.994%)  route 0.378ns (21.006%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.596     1.540    display/clk_IBUF_BUFG
    SLICE_X64Y47         FDRE                                         r  display/D_pixel_idx_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDRE (Prop_fdre_C_Q)         0.148     1.688 r  display/D_pixel_idx_q_reg[10]/Q
                         net (fo=2, routed)           0.378     2.065    mataddr_OBUF[4]
    K2                   OBUF (Prop_obuf_I_O)         1.272     3.338 r  mataddr_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.338    mataddr[4]
    K2                                                                r  mataddr[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.908ns  (logic 1.383ns (72.502%)  route 0.525ns (27.498%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.596     1.540    display/clk_IBUF_BUFG
    SLICE_X65Y47         FDRE                                         r  display/D_pixel_idx_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  display/D_pixel_idx_q_reg[8]/Q
                         net (fo=4, routed)           0.525     2.205    mataddr_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         1.242     3.447 r  mataddr_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.447    mataddr[2]
    J3                                                                r  mataddr[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.922ns  (logic 1.409ns (73.296%)  route 0.513ns (26.704%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.596     1.540    display/clk_IBUF_BUFG
    SLICE_X64Y47         FDRE                                         r  display/D_pixel_idx_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  display/D_pixel_idx_q_reg[9]/Q
                         net (fo=3, routed)           0.513     2.217    mataddr_OBUF[3]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.461 r  mataddr_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.461    mataddr[3]
    H3                                                                r  mataddr[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.990ns  (logic 1.395ns (70.100%)  route 0.595ns (29.900%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.596     1.540    display/clk_IBUF_BUFG
    SLICE_X64Y47         FDRE                                         r  display/D_pixel_idx_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  display/D_pixel_idx_q_reg[6]/Q
                         net (fo=6, routed)           0.595     2.299    mataddr_OBUF[0]
    J5                   OBUF (Prop_obuf_I_O)         1.231     3.529 r  mataddr_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.529    mataddr[0]
    J5                                                                r  mataddr[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.001ns  (logic 1.429ns (71.386%)  route 0.573ns (28.614%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.596     1.540    display/clk_IBUF_BUFG
    SLICE_X64Y47         FDRE                                         r  display/D_pixel_idx_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDRE (Prop_fdre_C_Q)         0.148     1.688 r  display/D_pixel_idx_q_reg[7]/Q
                         net (fo=5, routed)           0.573     2.260    mataddr_OBUF[1]
    J4                   OBUF (Prop_obuf_I_O)         1.281     3.541 r  mataddr_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.541    mataddr[1]
    J4                                                                r  mataddr[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.137ns  (logic 1.373ns (64.221%)  route 0.765ns (35.779%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X56Y33         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y33         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.765     2.435    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.644 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.644    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.192ns  (logic 1.373ns (62.640%)  route 0.819ns (37.360%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.568     1.512    display/clk_IBUF_BUFG
    SLICE_X57Y43         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y43         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=11, routed)          0.819     2.472    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.703 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.703    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.219ns  (logic 1.406ns (63.366%)  route 0.813ns (36.634%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.568     1.512    display/clk_IBUF_BUFG
    SLICE_X56Y43         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y43         FDRE (Prop_fdre_C_Q)         0.164     1.676 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.813     2.488    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.730 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.730    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.291ns  (logic 1.407ns (61.427%)  route 0.884ns (38.573%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.560     1.504    display/clk_IBUF_BUFG
    SLICE_X47Y15         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.884     2.528    matbot_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         1.266     3.795 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.795    matbot[2]
    N9                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.337ns  (logic 1.407ns (60.225%)  route 0.929ns (39.775%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.560     1.504    display/clk_IBUF_BUFG
    SLICE_X47Y15         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.929     2.574    matbot_OBUF[1]
    P9                   OBUF (Prop_obuf_I_O)         1.266     3.840 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.840    matbot[1]
    P9                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.109ns  (logic 1.643ns (32.159%)  route 3.466ns (67.841%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.525     4.044    reset_cond/butt_reset_IBUF
    SLICE_X48Y28         LUT1 (Prop_lut1_I0_O)        0.124     4.168 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.941     5.109    reset_cond/M_reset_cond_in
    SLICE_X49Y25         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.434     4.839    reset_cond/clk_IBUF_BUFG
    SLICE_X49Y25         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.808ns  (logic 1.643ns (34.168%)  route 3.165ns (65.832%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.525     4.044    reset_cond/butt_reset_IBUF
    SLICE_X48Y28         LUT1 (Prop_lut1_I0_O)        0.124     4.168 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.640     4.808    reset_cond/M_reset_cond_in
    SLICE_X50Y28         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.440     4.845    reset_cond/clk_IBUF_BUFG
    SLICE_X50Y28         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.808ns  (logic 1.643ns (34.168%)  route 3.165ns (65.832%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.525     4.044    reset_cond/butt_reset_IBUF
    SLICE_X48Y28         LUT1 (Prop_lut1_I0_O)        0.124     4.168 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.640     4.808    reset_cond/M_reset_cond_in
    SLICE_X50Y28         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.440     4.845    reset_cond/clk_IBUF_BUFG
    SLICE_X50Y28         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.808ns  (logic 1.643ns (34.168%)  route 3.165ns (65.832%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.525     4.044    reset_cond/butt_reset_IBUF
    SLICE_X48Y28         LUT1 (Prop_lut1_I0_O)        0.124     4.168 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.640     4.808    reset_cond/M_reset_cond_in
    SLICE_X50Y28         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.440     4.845    reset_cond/clk_IBUF_BUFG
    SLICE_X50Y28         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1675500968[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.450ns  (logic 1.640ns (36.857%)  route 2.810ns (63.143%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.810     4.326    forLoop_idx_0_1675500968[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X48Y31         LUT1 (Prop_lut1_I0_O)        0.124     4.450 r  forLoop_idx_0_1675500968[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.450    forLoop_idx_0_1675500968[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X48Y31         FDRE                                         r  forLoop_idx_0_1675500968[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.441     4.846    forLoop_idx_0_1675500968[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X48Y31         FDRE                                         r  forLoop_idx_0_1675500968[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1718446096[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.331ns  (logic 1.630ns (37.642%)  route 2.701ns (62.358%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.701     4.207    forLoop_idx_0_1718446096[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X42Y32         LUT1 (Prop_lut1_I0_O)        0.124     4.331 r  forLoop_idx_0_1718446096[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     4.331    forLoop_idx_0_1718446096[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X42Y32         FDRE                                         r  forLoop_idx_0_1718446096[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.439     4.844    forLoop_idx_0_1718446096[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X42Y32         FDRE                                         r  forLoop_idx_0_1718446096[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.136ns  (logic 1.474ns (35.629%)  route 2.663ns (64.371%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           2.663     4.136    butt_cond/sync/D[0]
    SLICE_X34Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.429     4.833    butt_cond/sync/clk_IBUF_BUFG
    SLICE_X34Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.026ns  (logic 1.641ns (40.770%)  route 2.385ns (59.230%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.385     3.902    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X30Y8          LUT1 (Prop_lut1_I0_O)        0.124     4.026 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     4.026    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X30Y8          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.444     4.849    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X30Y8          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1675500968[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.011ns  (logic 1.639ns (40.850%)  route 2.373ns (59.150%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.373     3.887    forLoop_idx_0_1675500968[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X33Y24         LUT1 (Prop_lut1_I0_O)        0.124     4.011 r  forLoop_idx_0_1675500968[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     4.011    forLoop_idx_0_1675500968[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X33Y24         FDRE                                         r  forLoop_idx_0_1675500968[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.428     4.833    forLoop_idx_0_1675500968[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X33Y24         FDRE                                         r  forLoop_idx_0_1675500968[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1718446096[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.983ns  (logic 1.658ns (41.635%)  route 2.325ns (58.365%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.325     3.859    forLoop_idx_0_1718446096[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X36Y28         LUT1 (Prop_lut1_I0_O)        0.124     3.983 r  forLoop_idx_0_1718446096[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.983    forLoop_idx_0_1718446096[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X36Y28         FDRE                                         r  forLoop_idx_0_1718446096[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.433     4.838    forLoop_idx_0_1718446096[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X36Y28         FDRE                                         r  forLoop_idx_0_1718446096[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1718446096[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.253ns  (logic 0.313ns (24.966%)  route 0.940ns (75.034%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.940     1.208    forLoop_idx_0_1718446096[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.253 r  forLoop_idx_0_1718446096[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.253    forLoop_idx_0_1718446096[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X30Y24         FDRE                                         r  forLoop_idx_0_1718446096[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.816     2.006    forLoop_idx_0_1718446096[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y24         FDRE                                         r  forLoop_idx_0_1718446096[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1718446096[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.265ns  (logic 0.341ns (26.987%)  route 0.924ns (73.013%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.924     1.220    forLoop_idx_0_1718446096[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.265 r  forLoop_idx_0_1718446096[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.265    forLoop_idx_0_1718446096[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X30Y24         FDRE                                         r  forLoop_idx_0_1718446096[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.816     2.006    forLoop_idx_0_1718446096[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y24         FDRE                                         r  forLoop_idx_0_1718446096[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.381ns  (logic 0.330ns (23.896%)  route 1.051ns (76.104%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.051     1.336    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X30Y8          LUT1 (Prop_lut1_I0_O)        0.045     1.381 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.381    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X30Y8          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.831     2.021    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X30Y8          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1718446096[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.394ns  (logic 0.347ns (24.879%)  route 1.047ns (75.121%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.047     1.349    forLoop_idx_0_1718446096[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X36Y28         LUT1 (Prop_lut1_I0_O)        0.045     1.394 r  forLoop_idx_0_1718446096[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.394    forLoop_idx_0_1718446096[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X36Y28         FDRE                                         r  forLoop_idx_0_1718446096[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.820     2.010    forLoop_idx_0_1718446096[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X36Y28         FDRE                                         r  forLoop_idx_0_1718446096[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1675500968[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.405ns  (logic 0.327ns (23.283%)  route 1.078ns (76.717%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.078     1.360    forLoop_idx_0_1675500968[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X33Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.405 r  forLoop_idx_0_1675500968[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.405    forLoop_idx_0_1675500968[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X33Y24         FDRE                                         r  forLoop_idx_0_1675500968[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.816     2.006    forLoop_idx_0_1675500968[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X33Y24         FDRE                                         r  forLoop_idx_0_1675500968[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.446ns  (logic 0.242ns (16.709%)  route 1.205ns (83.291%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           1.205     1.446    butt_cond/sync/D[0]
    SLICE_X34Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.823     2.013    butt_cond/sync/clk_IBUF_BUFG
    SLICE_X34Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1718446096[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.520ns  (logic 0.319ns (20.984%)  route 1.201ns (79.016%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.201     1.475    forLoop_idx_0_1718446096[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X42Y32         LUT1 (Prop_lut1_I0_O)        0.045     1.520 r  forLoop_idx_0_1718446096[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.520    forLoop_idx_0_1718446096[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X42Y32         FDRE                                         r  forLoop_idx_0_1718446096[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.825     2.015    forLoop_idx_0_1718446096[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X42Y32         FDRE                                         r  forLoop_idx_0_1718446096[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1675500968[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.607ns  (logic 0.329ns (20.443%)  route 1.279ns (79.557%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.279     1.562    forLoop_idx_0_1675500968[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X48Y31         LUT1 (Prop_lut1_I0_O)        0.045     1.607 r  forLoop_idx_0_1675500968[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.607    forLoop_idx_0_1675500968[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X48Y31         FDRE                                         r  forLoop_idx_0_1675500968[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.827     2.017    forLoop_idx_0_1675500968[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X48Y31         FDRE                                         r  forLoop_idx_0_1675500968[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.735ns  (logic 0.331ns (19.100%)  route 1.403ns (80.900%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.159     1.445    reset_cond/butt_reset_IBUF
    SLICE_X48Y28         LUT1 (Prop_lut1_I0_O)        0.045     1.490 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.244     1.735    reset_cond/M_reset_cond_in
    SLICE_X50Y28         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.825     2.015    reset_cond/clk_IBUF_BUFG
    SLICE_X50Y28         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.735ns  (logic 0.331ns (19.100%)  route 1.403ns (80.900%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.159     1.445    reset_cond/butt_reset_IBUF
    SLICE_X48Y28         LUT1 (Prop_lut1_I0_O)        0.045     1.490 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.244     1.735    reset_cond/M_reset_cond_in
    SLICE_X50Y28         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.825     2.015    reset_cond/clk_IBUF_BUFG
    SLICE_X50Y28         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C





