library ieee;
use ieee.std_logic_1164.all;
library work;
use ieee.numeric_std.all;


entity sign_extender_6_bit is
	port(input: in std_logic_vector(5 downto 0);
	s: in std_logic_vector(5 downto 0)
	alu_b: out std_logic_vector(15 downto 0));
end entity;
	 
architecture exe of sign_extender_6_bit is
begin
	process(input, s)
	variable temp: integer;
	begin
	 if (s="0100" or s = "1110" or s="1111") then
	 if (input(5)='1') then
	for i in 6 to 15 loop
	alu(i) <= '1';
	end loop;
	else 
	alu(i)<='0';
	end if
	alu(5 downto 0)<=input;
	end if;
--		 temp := to_integer(unsigned(input));
--		 alu_b <= std_logic_vector(to_unsigned(temp, 16));
		end if;
	end process;
end exe;