// Seed: 1074361488
module module_0 #(
    parameter id_3 = 32'd94
) ();
  logic [7:0] id_1, id_2, _id_3;
  assign id_2[-1 : id_3] = id_2;
  wire id_4, id_5;
endmodule
module module_1 #(
    parameter id_9 = 32'd72
) (
    input tri1 id_0,
    input tri1 id_1,
    input wor id_2,
    output wand id_3,
    input wire id_4,
    input wire id_5,
    input supply1 id_6
    , id_8
);
  wire [-1 : 1] _id_9, id_10;
  wire [id_9 : -1] id_11, id_12[-1 : -1 'd0];
  module_0 modCall_1 ();
endmodule
