# Reading pref.tcl
# do {E:/DESKTOP/VHDL_EXP/EXP5/EXP5_sim/EXP5_sim.mdo}
# Loading project EXP5_sim
# Compile of songs.vhd was successful.
# Compile of frequencydivider.vhd was successful.
# Compile of exp5.vhd failed with 1 errors.
# 3 compiles, 1 failed with 1 error.
# vsim -L work -L pmi_work -L ovi_machxo2 piano 
# Start time: 17:25:33 on Dec 06,2024
# //  ModelSim - Lattice FPGA Edition 2023.3 Jul 18 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# ** Error: (vsim-3173) Entity 'E:/DESKTOP/VHDL_EXP/EXP5/EXP5_sim/work.piano' has no architecture.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO E:\DESKTOP\VHDL_EXP\EXP5\EXP5_sim\EXP5_sim.mdo PAUSED at line 16
# End time: 17:25:52 on Dec 06,2024, Elapsed time: 0:00:19
# Errors: 1, Warnings: 2
