
FIR_Filter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005d54  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000004c  08005f2c  08005f2c  00006f2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005f78  08005f78  00007154  2**0
                  CONTENTS
  4 .ARM          00000008  08005f78  08005f78  00006f78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005f80  08005f80  00007154  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005f80  08005f80  00006f80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005f84  08005f84  00006f84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000154  20000000  08005f88  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000430  20000154  080060dc  00007154  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000584  080060dc  00007584  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007154  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018b03  00000000  00000000  00007184  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000031af  00000000  00000000  0001fc87  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001590  00000000  00000000  00022e38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001090  00000000  00000000  000243c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021dd9  00000000  00000000  00025458  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000183cf  00000000  00000000  00047231  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000df3cb  00000000  00000000  0005f600  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000bc  00000000  00000000  0013e9cb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000062e0  00000000  00000000  0013ea88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000058  00000000  00000000  00144d68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    00000d95  00000000  00000000  00144dc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 00000020  00000000  00000000  00145b55  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000154 	.word	0x20000154
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08005f14 	.word	0x08005f14

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000158 	.word	0x20000158
 8000214:	08005f14 	.word	0x08005f14

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000228:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 800022c:	f000 b96a 	b.w	8000504 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9d08      	ldr	r5, [sp, #32]
 800024e:	460c      	mov	r4, r1
 8000250:	2b00      	cmp	r3, #0
 8000252:	d14e      	bne.n	80002f2 <__udivmoddi4+0xaa>
 8000254:	4694      	mov	ip, r2
 8000256:	458c      	cmp	ip, r1
 8000258:	4686      	mov	lr, r0
 800025a:	fab2 f282 	clz	r2, r2
 800025e:	d962      	bls.n	8000326 <__udivmoddi4+0xde>
 8000260:	b14a      	cbz	r2, 8000276 <__udivmoddi4+0x2e>
 8000262:	f1c2 0320 	rsb	r3, r2, #32
 8000266:	4091      	lsls	r1, r2
 8000268:	fa20 f303 	lsr.w	r3, r0, r3
 800026c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000270:	4319      	orrs	r1, r3
 8000272:	fa00 fe02 	lsl.w	lr, r0, r2
 8000276:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800027a:	fa1f f68c 	uxth.w	r6, ip
 800027e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000282:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000286:	fb07 1114 	mls	r1, r7, r4, r1
 800028a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800028e:	fb04 f106 	mul.w	r1, r4, r6
 8000292:	4299      	cmp	r1, r3
 8000294:	d90a      	bls.n	80002ac <__udivmoddi4+0x64>
 8000296:	eb1c 0303 	adds.w	r3, ip, r3
 800029a:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 800029e:	f080 8112 	bcs.w	80004c6 <__udivmoddi4+0x27e>
 80002a2:	4299      	cmp	r1, r3
 80002a4:	f240 810f 	bls.w	80004c6 <__udivmoddi4+0x27e>
 80002a8:	3c02      	subs	r4, #2
 80002aa:	4463      	add	r3, ip
 80002ac:	1a59      	subs	r1, r3, r1
 80002ae:	fa1f f38e 	uxth.w	r3, lr
 80002b2:	fbb1 f0f7 	udiv	r0, r1, r7
 80002b6:	fb07 1110 	mls	r1, r7, r0, r1
 80002ba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002be:	fb00 f606 	mul.w	r6, r0, r6
 80002c2:	429e      	cmp	r6, r3
 80002c4:	d90a      	bls.n	80002dc <__udivmoddi4+0x94>
 80002c6:	eb1c 0303 	adds.w	r3, ip, r3
 80002ca:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 80002ce:	f080 80fc 	bcs.w	80004ca <__udivmoddi4+0x282>
 80002d2:	429e      	cmp	r6, r3
 80002d4:	f240 80f9 	bls.w	80004ca <__udivmoddi4+0x282>
 80002d8:	4463      	add	r3, ip
 80002da:	3802      	subs	r0, #2
 80002dc:	1b9b      	subs	r3, r3, r6
 80002de:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002e2:	2100      	movs	r1, #0
 80002e4:	b11d      	cbz	r5, 80002ee <__udivmoddi4+0xa6>
 80002e6:	40d3      	lsrs	r3, r2
 80002e8:	2200      	movs	r2, #0
 80002ea:	e9c5 3200 	strd	r3, r2, [r5]
 80002ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d905      	bls.n	8000302 <__udivmoddi4+0xba>
 80002f6:	b10d      	cbz	r5, 80002fc <__udivmoddi4+0xb4>
 80002f8:	e9c5 0100 	strd	r0, r1, [r5]
 80002fc:	2100      	movs	r1, #0
 80002fe:	4608      	mov	r0, r1
 8000300:	e7f5      	b.n	80002ee <__udivmoddi4+0xa6>
 8000302:	fab3 f183 	clz	r1, r3
 8000306:	2900      	cmp	r1, #0
 8000308:	d146      	bne.n	8000398 <__udivmoddi4+0x150>
 800030a:	42a3      	cmp	r3, r4
 800030c:	d302      	bcc.n	8000314 <__udivmoddi4+0xcc>
 800030e:	4290      	cmp	r0, r2
 8000310:	f0c0 80f0 	bcc.w	80004f4 <__udivmoddi4+0x2ac>
 8000314:	1a86      	subs	r6, r0, r2
 8000316:	eb64 0303 	sbc.w	r3, r4, r3
 800031a:	2001      	movs	r0, #1
 800031c:	2d00      	cmp	r5, #0
 800031e:	d0e6      	beq.n	80002ee <__udivmoddi4+0xa6>
 8000320:	e9c5 6300 	strd	r6, r3, [r5]
 8000324:	e7e3      	b.n	80002ee <__udivmoddi4+0xa6>
 8000326:	2a00      	cmp	r2, #0
 8000328:	f040 8090 	bne.w	800044c <__udivmoddi4+0x204>
 800032c:	eba1 040c 	sub.w	r4, r1, ip
 8000330:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000334:	fa1f f78c 	uxth.w	r7, ip
 8000338:	2101      	movs	r1, #1
 800033a:	fbb4 f6f8 	udiv	r6, r4, r8
 800033e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000342:	fb08 4416 	mls	r4, r8, r6, r4
 8000346:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800034a:	fb07 f006 	mul.w	r0, r7, r6
 800034e:	4298      	cmp	r0, r3
 8000350:	d908      	bls.n	8000364 <__udivmoddi4+0x11c>
 8000352:	eb1c 0303 	adds.w	r3, ip, r3
 8000356:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 800035a:	d202      	bcs.n	8000362 <__udivmoddi4+0x11a>
 800035c:	4298      	cmp	r0, r3
 800035e:	f200 80cd 	bhi.w	80004fc <__udivmoddi4+0x2b4>
 8000362:	4626      	mov	r6, r4
 8000364:	1a1c      	subs	r4, r3, r0
 8000366:	fa1f f38e 	uxth.w	r3, lr
 800036a:	fbb4 f0f8 	udiv	r0, r4, r8
 800036e:	fb08 4410 	mls	r4, r8, r0, r4
 8000372:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000376:	fb00 f707 	mul.w	r7, r0, r7
 800037a:	429f      	cmp	r7, r3
 800037c:	d908      	bls.n	8000390 <__udivmoddi4+0x148>
 800037e:	eb1c 0303 	adds.w	r3, ip, r3
 8000382:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000386:	d202      	bcs.n	800038e <__udivmoddi4+0x146>
 8000388:	429f      	cmp	r7, r3
 800038a:	f200 80b0 	bhi.w	80004ee <__udivmoddi4+0x2a6>
 800038e:	4620      	mov	r0, r4
 8000390:	1bdb      	subs	r3, r3, r7
 8000392:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000396:	e7a5      	b.n	80002e4 <__udivmoddi4+0x9c>
 8000398:	f1c1 0620 	rsb	r6, r1, #32
 800039c:	408b      	lsls	r3, r1
 800039e:	fa22 f706 	lsr.w	r7, r2, r6
 80003a2:	431f      	orrs	r7, r3
 80003a4:	fa20 fc06 	lsr.w	ip, r0, r6
 80003a8:	fa04 f301 	lsl.w	r3, r4, r1
 80003ac:	ea43 030c 	orr.w	r3, r3, ip
 80003b0:	40f4      	lsrs	r4, r6
 80003b2:	fa00 f801 	lsl.w	r8, r0, r1
 80003b6:	0c38      	lsrs	r0, r7, #16
 80003b8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003bc:	fbb4 fef0 	udiv	lr, r4, r0
 80003c0:	fa1f fc87 	uxth.w	ip, r7
 80003c4:	fb00 441e 	mls	r4, r0, lr, r4
 80003c8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003cc:	fb0e f90c 	mul.w	r9, lr, ip
 80003d0:	45a1      	cmp	r9, r4
 80003d2:	fa02 f201 	lsl.w	r2, r2, r1
 80003d6:	d90a      	bls.n	80003ee <__udivmoddi4+0x1a6>
 80003d8:	193c      	adds	r4, r7, r4
 80003da:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 80003de:	f080 8084 	bcs.w	80004ea <__udivmoddi4+0x2a2>
 80003e2:	45a1      	cmp	r9, r4
 80003e4:	f240 8081 	bls.w	80004ea <__udivmoddi4+0x2a2>
 80003e8:	f1ae 0e02 	sub.w	lr, lr, #2
 80003ec:	443c      	add	r4, r7
 80003ee:	eba4 0409 	sub.w	r4, r4, r9
 80003f2:	fa1f f983 	uxth.w	r9, r3
 80003f6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003fa:	fb00 4413 	mls	r4, r0, r3, r4
 80003fe:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000402:	fb03 fc0c 	mul.w	ip, r3, ip
 8000406:	45a4      	cmp	ip, r4
 8000408:	d907      	bls.n	800041a <__udivmoddi4+0x1d2>
 800040a:	193c      	adds	r4, r7, r4
 800040c:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000410:	d267      	bcs.n	80004e2 <__udivmoddi4+0x29a>
 8000412:	45a4      	cmp	ip, r4
 8000414:	d965      	bls.n	80004e2 <__udivmoddi4+0x29a>
 8000416:	3b02      	subs	r3, #2
 8000418:	443c      	add	r4, r7
 800041a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800041e:	fba0 9302 	umull	r9, r3, r0, r2
 8000422:	eba4 040c 	sub.w	r4, r4, ip
 8000426:	429c      	cmp	r4, r3
 8000428:	46ce      	mov	lr, r9
 800042a:	469c      	mov	ip, r3
 800042c:	d351      	bcc.n	80004d2 <__udivmoddi4+0x28a>
 800042e:	d04e      	beq.n	80004ce <__udivmoddi4+0x286>
 8000430:	b155      	cbz	r5, 8000448 <__udivmoddi4+0x200>
 8000432:	ebb8 030e 	subs.w	r3, r8, lr
 8000436:	eb64 040c 	sbc.w	r4, r4, ip
 800043a:	fa04 f606 	lsl.w	r6, r4, r6
 800043e:	40cb      	lsrs	r3, r1
 8000440:	431e      	orrs	r6, r3
 8000442:	40cc      	lsrs	r4, r1
 8000444:	e9c5 6400 	strd	r6, r4, [r5]
 8000448:	2100      	movs	r1, #0
 800044a:	e750      	b.n	80002ee <__udivmoddi4+0xa6>
 800044c:	f1c2 0320 	rsb	r3, r2, #32
 8000450:	fa20 f103 	lsr.w	r1, r0, r3
 8000454:	fa0c fc02 	lsl.w	ip, ip, r2
 8000458:	fa24 f303 	lsr.w	r3, r4, r3
 800045c:	4094      	lsls	r4, r2
 800045e:	430c      	orrs	r4, r1
 8000460:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000464:	fa00 fe02 	lsl.w	lr, r0, r2
 8000468:	fa1f f78c 	uxth.w	r7, ip
 800046c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000470:	fb08 3110 	mls	r1, r8, r0, r3
 8000474:	0c23      	lsrs	r3, r4, #16
 8000476:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800047a:	fb00 f107 	mul.w	r1, r0, r7
 800047e:	4299      	cmp	r1, r3
 8000480:	d908      	bls.n	8000494 <__udivmoddi4+0x24c>
 8000482:	eb1c 0303 	adds.w	r3, ip, r3
 8000486:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 800048a:	d22c      	bcs.n	80004e6 <__udivmoddi4+0x29e>
 800048c:	4299      	cmp	r1, r3
 800048e:	d92a      	bls.n	80004e6 <__udivmoddi4+0x29e>
 8000490:	3802      	subs	r0, #2
 8000492:	4463      	add	r3, ip
 8000494:	1a5b      	subs	r3, r3, r1
 8000496:	b2a4      	uxth	r4, r4
 8000498:	fbb3 f1f8 	udiv	r1, r3, r8
 800049c:	fb08 3311 	mls	r3, r8, r1, r3
 80004a0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004a4:	fb01 f307 	mul.w	r3, r1, r7
 80004a8:	42a3      	cmp	r3, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x276>
 80004ac:	eb1c 0404 	adds.w	r4, ip, r4
 80004b0:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 80004b4:	d213      	bcs.n	80004de <__udivmoddi4+0x296>
 80004b6:	42a3      	cmp	r3, r4
 80004b8:	d911      	bls.n	80004de <__udivmoddi4+0x296>
 80004ba:	3902      	subs	r1, #2
 80004bc:	4464      	add	r4, ip
 80004be:	1ae4      	subs	r4, r4, r3
 80004c0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80004c4:	e739      	b.n	800033a <__udivmoddi4+0xf2>
 80004c6:	4604      	mov	r4, r0
 80004c8:	e6f0      	b.n	80002ac <__udivmoddi4+0x64>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e706      	b.n	80002dc <__udivmoddi4+0x94>
 80004ce:	45c8      	cmp	r8, r9
 80004d0:	d2ae      	bcs.n	8000430 <__udivmoddi4+0x1e8>
 80004d2:	ebb9 0e02 	subs.w	lr, r9, r2
 80004d6:	eb63 0c07 	sbc.w	ip, r3, r7
 80004da:	3801      	subs	r0, #1
 80004dc:	e7a8      	b.n	8000430 <__udivmoddi4+0x1e8>
 80004de:	4631      	mov	r1, r6
 80004e0:	e7ed      	b.n	80004be <__udivmoddi4+0x276>
 80004e2:	4603      	mov	r3, r0
 80004e4:	e799      	b.n	800041a <__udivmoddi4+0x1d2>
 80004e6:	4630      	mov	r0, r6
 80004e8:	e7d4      	b.n	8000494 <__udivmoddi4+0x24c>
 80004ea:	46d6      	mov	lr, sl
 80004ec:	e77f      	b.n	80003ee <__udivmoddi4+0x1a6>
 80004ee:	4463      	add	r3, ip
 80004f0:	3802      	subs	r0, #2
 80004f2:	e74d      	b.n	8000390 <__udivmoddi4+0x148>
 80004f4:	4606      	mov	r6, r0
 80004f6:	4623      	mov	r3, r4
 80004f8:	4608      	mov	r0, r1
 80004fa:	e70f      	b.n	800031c <__udivmoddi4+0xd4>
 80004fc:	3e02      	subs	r6, #2
 80004fe:	4463      	add	r3, ip
 8000500:	e730      	b.n	8000364 <__udivmoddi4+0x11c>
 8000502:	bf00      	nop

08000504 <__aeabi_idiv0>:
 8000504:	4770      	bx	lr
 8000506:	bf00      	nop

08000508 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000508:	b480      	push	{r7}
 800050a:	b083      	sub	sp, #12
 800050c:	af00      	add	r7, sp, #0
 800050e:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000510:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000514:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8000518:	f003 0301 	and.w	r3, r3, #1
 800051c:	2b00      	cmp	r3, #0
 800051e:	d013      	beq.n	8000548 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000520:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000524:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8000528:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800052c:	2b00      	cmp	r3, #0
 800052e:	d00b      	beq.n	8000548 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000530:	e000      	b.n	8000534 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000532:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000534:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000538:	681b      	ldr	r3, [r3, #0]
 800053a:	2b00      	cmp	r3, #0
 800053c:	d0f9      	beq.n	8000532 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800053e:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000542:	687a      	ldr	r2, [r7, #4]
 8000544:	b2d2      	uxtb	r2, r2
 8000546:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000548:	687b      	ldr	r3, [r7, #4]
}
 800054a:	4618      	mov	r0, r3
 800054c:	370c      	adds	r7, #12
 800054e:	46bd      	mov	sp, r7
 8000550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000554:	4770      	bx	lr

08000556 <_write>:

extern UART_HandleTypeDef huart1;

#ifdef SWV_CONSOLE
	int _write(int file, char *ptr, int len)
	{
 8000556:	b580      	push	{r7, lr}
 8000558:	b086      	sub	sp, #24
 800055a:	af00      	add	r7, sp, #0
 800055c:	60f8      	str	r0, [r7, #12]
 800055e:	60b9      	str	r1, [r7, #8]
 8000560:	607a      	str	r2, [r7, #4]
		(void)file;
		int DataIdx;

		for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000562:	2300      	movs	r3, #0
 8000564:	617b      	str	r3, [r7, #20]
 8000566:	e009      	b.n	800057c <_write+0x26>
		{
			ITM_SendChar(*ptr++);
 8000568:	68bb      	ldr	r3, [r7, #8]
 800056a:	1c5a      	adds	r2, r3, #1
 800056c:	60ba      	str	r2, [r7, #8]
 800056e:	781b      	ldrb	r3, [r3, #0]
 8000570:	4618      	mov	r0, r3
 8000572:	f7ff ffc9 	bl	8000508 <ITM_SendChar>
		for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000576:	697b      	ldr	r3, [r7, #20]
 8000578:	3301      	adds	r3, #1
 800057a:	617b      	str	r3, [r7, #20]
 800057c:	697a      	ldr	r2, [r7, #20]
 800057e:	687b      	ldr	r3, [r7, #4]
 8000580:	429a      	cmp	r2, r3
 8000582:	dbf1      	blt.n	8000568 <_write+0x12>
		}
		return len;
 8000584:	687b      	ldr	r3, [r7, #4]
	}
 8000586:	4618      	mov	r0, r3
 8000588:	3718      	adds	r7, #24
 800058a:	46bd      	mov	sp, r7
 800058c:	bd80      	pop	{r7, pc}
	...

08000590 <ADCArrayToFIR>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void ADCArrayToFIR(void) {
 8000590:	b580      	push	{r7, lr}
 8000592:	af00      	add	r7, sp, #0
	FIR_In_arm[0] = (float32_t)ADC_Array[0];
 8000594:	4b0c      	ldr	r3, [pc, #48]	@ (80005c8 <ADCArrayToFIR+0x38>)
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	ee07 3a90 	vmov	s15, r3
 800059c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80005a0:	4b0a      	ldr	r3, [pc, #40]	@ (80005cc <ADCArrayToFIR+0x3c>)
 80005a2:	edc3 7a00 	vstr	s15, [r3]
	FIR_In_arm[1] = (float32_t)ADC_Array[1];
 80005a6:	4b08      	ldr	r3, [pc, #32]	@ (80005c8 <ADCArrayToFIR+0x38>)
 80005a8:	685b      	ldr	r3, [r3, #4]
 80005aa:	ee07 3a90 	vmov	s15, r3
 80005ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80005b2:	4b06      	ldr	r3, [pc, #24]	@ (80005cc <ADCArrayToFIR+0x3c>)
 80005b4:	edc3 7a01 	vstr	s15, [r3, #4]
	arm_fir_f32(&FIR_Instance, (float32_t *)&FIR_In_arm, (float32_t *)&FIR_Out_arm, FIR_BLOCK_SIZE);
 80005b8:	2302      	movs	r3, #2
 80005ba:	4a05      	ldr	r2, [pc, #20]	@ (80005d0 <ADCArrayToFIR+0x40>)
 80005bc:	4903      	ldr	r1, [pc, #12]	@ (80005cc <ADCArrayToFIR+0x3c>)
 80005be:	4805      	ldr	r0, [pc, #20]	@ (80005d4 <ADCArrayToFIR+0x44>)
 80005c0:	f004 fd74 	bl	80050ac <arm_fir_f32>
}
 80005c4:	bf00      	nop
 80005c6:	bd80      	pop	{r7, pc}
 80005c8:	20000428 	.word	0x20000428
 80005cc:	20000328 	.word	0x20000328
 80005d0:	20000330 	.word	0x20000330
 80005d4:	2000031c 	.word	0x2000031c

080005d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b082      	sub	sp, #8
 80005dc:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005de:	f000 fc64 	bl	8000eaa <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005e2:	f000 f83d 	bl	8000660 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005e6:	f000 f9bb 	bl	8000960 <MX_GPIO_Init>
  MX_DMA_Init();
 80005ea:	f000 f98f 	bl	800090c <MX_DMA_Init>
  MX_ADC1_Init();
 80005ee:	f000 f881 	bl	80006f4 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 80005f2:	f000 f93f 	bl	8000874 <MX_USART1_UART_Init>
  MX_TIM6_Init();
 80005f6:	f000 f907 	bl	8000808 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */

  // Init Filter
  arm_fir_init_f32(&FIR_Instance, FIR_LENGTH, (float32_t *)&FIR_Coeff, (float32_t *)&FIR_State, FIR_BLOCK_SIZE);
 80005fa:	2302      	movs	r3, #2
 80005fc:	9300      	str	r3, [sp, #0]
 80005fe:	4b10      	ldr	r3, [pc, #64]	@ (8000640 <main+0x68>)
 8000600:	4a10      	ldr	r2, [pc, #64]	@ (8000644 <main+0x6c>)
 8000602:	213b      	movs	r1, #59	@ 0x3b
 8000604:	4810      	ldr	r0, [pc, #64]	@ (8000648 <main+0x70>)
 8000606:	f004 fd43 	bl	8005090 <arm_fir_init_f32>

  // Calibrate ADC
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 800060a:	217f      	movs	r1, #127	@ 0x7f
 800060c:	480f      	ldr	r0, [pc, #60]	@ (800064c <main+0x74>)
 800060e:	f001 ff35 	bl	800247c <HAL_ADCEx_Calibration_Start>

  // Start ADC
  HAL_ADC_Start_DMA(&hadc1, (uint32_t *)&ADC_Array, FIR_BLOCK_SIZE);
 8000612:	2202      	movs	r2, #2
 8000614:	490e      	ldr	r1, [pc, #56]	@ (8000650 <main+0x78>)
 8000616:	480d      	ldr	r0, [pc, #52]	@ (800064c <main+0x74>)
 8000618:	f001 f8a2 	bl	8001760 <HAL_ADC_Start_DMA>

  // Disable Half Transfer Interrupt
  __HAL_DMA_DISABLE_IT(&hdma_adc1, DMA_IT_HT);
 800061c:	4b0d      	ldr	r3, [pc, #52]	@ (8000654 <main+0x7c>)
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	681a      	ldr	r2, [r3, #0]
 8000622:	4b0c      	ldr	r3, [pc, #48]	@ (8000654 <main+0x7c>)
 8000624:	681b      	ldr	r3, [r3, #0]
 8000626:	f022 0204 	bic.w	r2, r2, #4
 800062a:	601a      	str	r2, [r3, #0]

  // Start Clock Timer
  HAL_TIM_Base_Start(&htim6);
 800062c:	480a      	ldr	r0, [pc, #40]	@ (8000658 <main+0x80>)
 800062e:	f003 fd71 	bl	8004114 <HAL_TIM_Base_Start>

  printf("\r\nStart\r\n");
 8000632:	480a      	ldr	r0, [pc, #40]	@ (800065c <main+0x84>)
 8000634:	f005 f8da 	bl	80057ec <puts>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	 HAL_Delay(100);
 8000638:	2064      	movs	r0, #100	@ 0x64
 800063a:	f000 fca7 	bl	8000f8c <HAL_Delay>
 800063e:	e7fb      	b.n	8000638 <main+0x60>
 8000640:	20000338 	.word	0x20000338
 8000644:	20000000 	.word	0x20000000
 8000648:	2000031c 	.word	0x2000031c
 800064c:	20000170 	.word	0x20000170
 8000650:	20000428 	.word	0x20000428
 8000654:	200001dc 	.word	0x200001dc
 8000658:	2000023c 	.word	0x2000023c
 800065c:	08005f2c 	.word	0x08005f2c

08000660 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	b094      	sub	sp, #80	@ 0x50
 8000664:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000666:	f107 0318 	add.w	r3, r7, #24
 800066a:	2238      	movs	r2, #56	@ 0x38
 800066c:	2100      	movs	r1, #0
 800066e:	4618      	mov	r0, r3
 8000670:	f005 f99c 	bl	80059ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000674:	1d3b      	adds	r3, r7, #4
 8000676:	2200      	movs	r2, #0
 8000678:	601a      	str	r2, [r3, #0]
 800067a:	605a      	str	r2, [r3, #4]
 800067c:	609a      	str	r2, [r3, #8]
 800067e:	60da      	str	r2, [r3, #12]
 8000680:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000682:	2000      	movs	r0, #0
 8000684:	f002 fd1c 	bl	80030c0 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000688:	2301      	movs	r3, #1
 800068a:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800068c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000690:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000692:	2302      	movs	r3, #2
 8000694:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000696:	2303      	movs	r3, #3
 8000698:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 800069a:	2302      	movs	r3, #2
 800069c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800069e:	2355      	movs	r3, #85	@ 0x55
 80006a0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006a2:	2302      	movs	r3, #2
 80006a4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80006a6:	2302      	movs	r3, #2
 80006a8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80006aa:	2302      	movs	r3, #2
 80006ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006ae:	f107 0318 	add.w	r3, r7, #24
 80006b2:	4618      	mov	r0, r3
 80006b4:	f002 fdb8 	bl	8003228 <HAL_RCC_OscConfig>
 80006b8:	4603      	mov	r3, r0
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	d001      	beq.n	80006c2 <SystemClock_Config+0x62>
  {
    Error_Handler();
 80006be:	f000 f9b3 	bl	8000a28 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006c2:	230f      	movs	r3, #15
 80006c4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006c6:	2303      	movs	r3, #3
 80006c8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006ca:	2300      	movs	r3, #0
 80006cc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006ce:	2300      	movs	r3, #0
 80006d0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006d2:	2300      	movs	r3, #0
 80006d4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80006d6:	1d3b      	adds	r3, r7, #4
 80006d8:	2104      	movs	r1, #4
 80006da:	4618      	mov	r0, r3
 80006dc:	f003 f8b6 	bl	800384c <HAL_RCC_ClockConfig>
 80006e0:	4603      	mov	r3, r0
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d001      	beq.n	80006ea <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80006e6:	f000 f99f 	bl	8000a28 <Error_Handler>
  }
}
 80006ea:	bf00      	nop
 80006ec:	3750      	adds	r7, #80	@ 0x50
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bd80      	pop	{r7, pc}
	...

080006f4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b08c      	sub	sp, #48	@ 0x30
 80006f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80006fa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80006fe:	2200      	movs	r2, #0
 8000700:	601a      	str	r2, [r3, #0]
 8000702:	605a      	str	r2, [r3, #4]
 8000704:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000706:	1d3b      	adds	r3, r7, #4
 8000708:	2220      	movs	r2, #32
 800070a:	2100      	movs	r1, #0
 800070c:	4618      	mov	r0, r3
 800070e:	f005 f94d 	bl	80059ac <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000712:	4b3a      	ldr	r3, [pc, #232]	@ (80007fc <MX_ADC1_Init+0x108>)
 8000714:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000718:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV12;
 800071a:	4b38      	ldr	r3, [pc, #224]	@ (80007fc <MX_ADC1_Init+0x108>)
 800071c:	f44f 12c0 	mov.w	r2, #1572864	@ 0x180000
 8000720:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000722:	4b36      	ldr	r3, [pc, #216]	@ (80007fc <MX_ADC1_Init+0x108>)
 8000724:	2200      	movs	r2, #0
 8000726:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000728:	4b34      	ldr	r3, [pc, #208]	@ (80007fc <MX_ADC1_Init+0x108>)
 800072a:	2200      	movs	r2, #0
 800072c:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 800072e:	4b33      	ldr	r3, [pc, #204]	@ (80007fc <MX_ADC1_Init+0x108>)
 8000730:	2200      	movs	r2, #0
 8000732:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000734:	4b31      	ldr	r3, [pc, #196]	@ (80007fc <MX_ADC1_Init+0x108>)
 8000736:	2201      	movs	r2, #1
 8000738:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800073a:	4b30      	ldr	r3, [pc, #192]	@ (80007fc <MX_ADC1_Init+0x108>)
 800073c:	2204      	movs	r2, #4
 800073e:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000740:	4b2e      	ldr	r3, [pc, #184]	@ (80007fc <MX_ADC1_Init+0x108>)
 8000742:	2200      	movs	r2, #0
 8000744:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000746:	4b2d      	ldr	r3, [pc, #180]	@ (80007fc <MX_ADC1_Init+0x108>)
 8000748:	2200      	movs	r2, #0
 800074a:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 2;
 800074c:	4b2b      	ldr	r3, [pc, #172]	@ (80007fc <MX_ADC1_Init+0x108>)
 800074e:	2202      	movs	r2, #2
 8000750:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000752:	4b2a      	ldr	r3, [pc, #168]	@ (80007fc <MX_ADC1_Init+0x108>)
 8000754:	2200      	movs	r2, #0
 8000756:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T6_TRGO;
 800075a:	4b28      	ldr	r3, [pc, #160]	@ (80007fc <MX_ADC1_Init+0x108>)
 800075c:	f44f 62b4 	mov.w	r2, #1440	@ 0x5a0
 8000760:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000762:	4b26      	ldr	r3, [pc, #152]	@ (80007fc <MX_ADC1_Init+0x108>)
 8000764:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000768:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800076a:	4b24      	ldr	r3, [pc, #144]	@ (80007fc <MX_ADC1_Init+0x108>)
 800076c:	2201      	movs	r2, #1
 800076e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000772:	4b22      	ldr	r3, [pc, #136]	@ (80007fc <MX_ADC1_Init+0x108>)
 8000774:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000778:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 800077a:	4b20      	ldr	r3, [pc, #128]	@ (80007fc <MX_ADC1_Init+0x108>)
 800077c:	2200      	movs	r2, #0
 800077e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000782:	481e      	ldr	r0, [pc, #120]	@ (80007fc <MX_ADC1_Init+0x108>)
 8000784:	f000 fe68 	bl	8001458 <HAL_ADC_Init>
 8000788:	4603      	mov	r3, r0
 800078a:	2b00      	cmp	r3, #0
 800078c:	d001      	beq.n	8000792 <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 800078e:	f000 f94b 	bl	8000a28 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000792:	2300      	movs	r3, #0
 8000794:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000796:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800079a:	4619      	mov	r1, r3
 800079c:	4817      	ldr	r0, [pc, #92]	@ (80007fc <MX_ADC1_Init+0x108>)
 800079e:	f001 fecf 	bl	8002540 <HAL_ADCEx_MultiModeConfigChannel>
 80007a2:	4603      	mov	r3, r0
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d001      	beq.n	80007ac <MX_ADC1_Init+0xb8>
  {
    Error_Handler();
 80007a8:	f000 f93e 	bl	8000a28 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80007ac:	4b14      	ldr	r3, [pc, #80]	@ (8000800 <MX_ADC1_Init+0x10c>)
 80007ae:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80007b0:	2306      	movs	r3, #6
 80007b2:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80007b4:	2300      	movs	r3, #0
 80007b6:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80007b8:	237f      	movs	r3, #127	@ 0x7f
 80007ba:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80007bc:	2304      	movs	r3, #4
 80007be:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80007c0:	2300      	movs	r3, #0
 80007c2:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007c4:	1d3b      	adds	r3, r7, #4
 80007c6:	4619      	mov	r1, r3
 80007c8:	480c      	ldr	r0, [pc, #48]	@ (80007fc <MX_ADC1_Init+0x108>)
 80007ca:	f001 f89b 	bl	8001904 <HAL_ADC_ConfigChannel>
 80007ce:	4603      	mov	r3, r0
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d001      	beq.n	80007d8 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 80007d4:	f000 f928 	bl	8000a28 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80007d8:	4b0a      	ldr	r3, [pc, #40]	@ (8000804 <MX_ADC1_Init+0x110>)
 80007da:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80007dc:	230c      	movs	r3, #12
 80007de:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007e0:	1d3b      	adds	r3, r7, #4
 80007e2:	4619      	mov	r1, r3
 80007e4:	4805      	ldr	r0, [pc, #20]	@ (80007fc <MX_ADC1_Init+0x108>)
 80007e6:	f001 f88d 	bl	8001904 <HAL_ADC_ConfigChannel>
 80007ea:	4603      	mov	r3, r0
 80007ec:	2b00      	cmp	r3, #0
 80007ee:	d001      	beq.n	80007f4 <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 80007f0:	f000 f91a 	bl	8000a28 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80007f4:	bf00      	nop
 80007f6:	3730      	adds	r7, #48	@ 0x30
 80007f8:	46bd      	mov	sp, r7
 80007fa:	bd80      	pop	{r7, pc}
 80007fc:	20000170 	.word	0x20000170
 8000800:	04300002 	.word	0x04300002
 8000804:	08600004 	.word	0x08600004

08000808 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b084      	sub	sp, #16
 800080c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800080e:	1d3b      	adds	r3, r7, #4
 8000810:	2200      	movs	r2, #0
 8000812:	601a      	str	r2, [r3, #0]
 8000814:	605a      	str	r2, [r3, #4]
 8000816:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000818:	4b14      	ldr	r3, [pc, #80]	@ (800086c <MX_TIM6_Init+0x64>)
 800081a:	4a15      	ldr	r2, [pc, #84]	@ (8000870 <MX_TIM6_Init+0x68>)
 800081c:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 170-1;
 800081e:	4b13      	ldr	r3, [pc, #76]	@ (800086c <MX_TIM6_Init+0x64>)
 8000820:	22a9      	movs	r2, #169	@ 0xa9
 8000822:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000824:	4b11      	ldr	r3, [pc, #68]	@ (800086c <MX_TIM6_Init+0x64>)
 8000826:	2200      	movs	r2, #0
 8000828:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 2000;
 800082a:	4b10      	ldr	r3, [pc, #64]	@ (800086c <MX_TIM6_Init+0x64>)
 800082c:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8000830:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000832:	4b0e      	ldr	r3, [pc, #56]	@ (800086c <MX_TIM6_Init+0x64>)
 8000834:	2200      	movs	r2, #0
 8000836:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000838:	480c      	ldr	r0, [pc, #48]	@ (800086c <MX_TIM6_Init+0x64>)
 800083a:	f003 fc13 	bl	8004064 <HAL_TIM_Base_Init>
 800083e:	4603      	mov	r3, r0
 8000840:	2b00      	cmp	r3, #0
 8000842:	d001      	beq.n	8000848 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8000844:	f000 f8f0 	bl	8000a28 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000848:	2320      	movs	r3, #32
 800084a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800084c:	2300      	movs	r3, #0
 800084e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000850:	1d3b      	adds	r3, r7, #4
 8000852:	4619      	mov	r1, r3
 8000854:	4805      	ldr	r0, [pc, #20]	@ (800086c <MX_TIM6_Init+0x64>)
 8000856:	f003 fd5b 	bl	8004310 <HAL_TIMEx_MasterConfigSynchronization>
 800085a:	4603      	mov	r3, r0
 800085c:	2b00      	cmp	r3, #0
 800085e:	d001      	beq.n	8000864 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8000860:	f000 f8e2 	bl	8000a28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000864:	bf00      	nop
 8000866:	3710      	adds	r7, #16
 8000868:	46bd      	mov	sp, r7
 800086a:	bd80      	pop	{r7, pc}
 800086c:	2000023c 	.word	0x2000023c
 8000870:	40001000 	.word	0x40001000

08000874 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000878:	4b22      	ldr	r3, [pc, #136]	@ (8000904 <MX_USART1_UART_Init+0x90>)
 800087a:	4a23      	ldr	r2, [pc, #140]	@ (8000908 <MX_USART1_UART_Init+0x94>)
 800087c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800087e:	4b21      	ldr	r3, [pc, #132]	@ (8000904 <MX_USART1_UART_Init+0x90>)
 8000880:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000884:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000886:	4b1f      	ldr	r3, [pc, #124]	@ (8000904 <MX_USART1_UART_Init+0x90>)
 8000888:	2200      	movs	r2, #0
 800088a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800088c:	4b1d      	ldr	r3, [pc, #116]	@ (8000904 <MX_USART1_UART_Init+0x90>)
 800088e:	2200      	movs	r2, #0
 8000890:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000892:	4b1c      	ldr	r3, [pc, #112]	@ (8000904 <MX_USART1_UART_Init+0x90>)
 8000894:	2200      	movs	r2, #0
 8000896:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000898:	4b1a      	ldr	r3, [pc, #104]	@ (8000904 <MX_USART1_UART_Init+0x90>)
 800089a:	220c      	movs	r2, #12
 800089c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800089e:	4b19      	ldr	r3, [pc, #100]	@ (8000904 <MX_USART1_UART_Init+0x90>)
 80008a0:	2200      	movs	r2, #0
 80008a2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80008a4:	4b17      	ldr	r3, [pc, #92]	@ (8000904 <MX_USART1_UART_Init+0x90>)
 80008a6:	2200      	movs	r2, #0
 80008a8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008aa:	4b16      	ldr	r3, [pc, #88]	@ (8000904 <MX_USART1_UART_Init+0x90>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80008b0:	4b14      	ldr	r3, [pc, #80]	@ (8000904 <MX_USART1_UART_Init+0x90>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008b6:	4b13      	ldr	r3, [pc, #76]	@ (8000904 <MX_USART1_UART_Init+0x90>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80008bc:	4811      	ldr	r0, [pc, #68]	@ (8000904 <MX_USART1_UART_Init+0x90>)
 80008be:	f003 fda9 	bl	8004414 <HAL_UART_Init>
 80008c2:	4603      	mov	r3, r0
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d001      	beq.n	80008cc <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80008c8:	f000 f8ae 	bl	8000a28 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008cc:	2100      	movs	r1, #0
 80008ce:	480d      	ldr	r0, [pc, #52]	@ (8000904 <MX_USART1_UART_Init+0x90>)
 80008d0:	f004 fb14 	bl	8004efc <HAL_UARTEx_SetTxFifoThreshold>
 80008d4:	4603      	mov	r3, r0
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d001      	beq.n	80008de <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80008da:	f000 f8a5 	bl	8000a28 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008de:	2100      	movs	r1, #0
 80008e0:	4808      	ldr	r0, [pc, #32]	@ (8000904 <MX_USART1_UART_Init+0x90>)
 80008e2:	f004 fb49 	bl	8004f78 <HAL_UARTEx_SetRxFifoThreshold>
 80008e6:	4603      	mov	r3, r0
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d001      	beq.n	80008f0 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80008ec:	f000 f89c 	bl	8000a28 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80008f0:	4804      	ldr	r0, [pc, #16]	@ (8000904 <MX_USART1_UART_Init+0x90>)
 80008f2:	f004 faca 	bl	8004e8a <HAL_UARTEx_DisableFifoMode>
 80008f6:	4603      	mov	r3, r0
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	d001      	beq.n	8000900 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80008fc:	f000 f894 	bl	8000a28 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000900:	bf00      	nop
 8000902:	bd80      	pop	{r7, pc}
 8000904:	20000288 	.word	0x20000288
 8000908:	40013800 	.word	0x40013800

0800090c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	b082      	sub	sp, #8
 8000910:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000912:	4b12      	ldr	r3, [pc, #72]	@ (800095c <MX_DMA_Init+0x50>)
 8000914:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000916:	4a11      	ldr	r2, [pc, #68]	@ (800095c <MX_DMA_Init+0x50>)
 8000918:	f043 0304 	orr.w	r3, r3, #4
 800091c:	6493      	str	r3, [r2, #72]	@ 0x48
 800091e:	4b0f      	ldr	r3, [pc, #60]	@ (800095c <MX_DMA_Init+0x50>)
 8000920:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000922:	f003 0304 	and.w	r3, r3, #4
 8000926:	607b      	str	r3, [r7, #4]
 8000928:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800092a:	4b0c      	ldr	r3, [pc, #48]	@ (800095c <MX_DMA_Init+0x50>)
 800092c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800092e:	4a0b      	ldr	r2, [pc, #44]	@ (800095c <MX_DMA_Init+0x50>)
 8000930:	f043 0301 	orr.w	r3, r3, #1
 8000934:	6493      	str	r3, [r2, #72]	@ 0x48
 8000936:	4b09      	ldr	r3, [pc, #36]	@ (800095c <MX_DMA_Init+0x50>)
 8000938:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800093a:	f003 0301 	and.w	r3, r3, #1
 800093e:	603b      	str	r3, [r7, #0]
 8000940:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000942:	2200      	movs	r2, #0
 8000944:	2100      	movs	r1, #0
 8000946:	200b      	movs	r0, #11
 8000948:	f001 ff79 	bl	800283e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800094c:	200b      	movs	r0, #11
 800094e:	f001 ff90 	bl	8002872 <HAL_NVIC_EnableIRQ>

}
 8000952:	bf00      	nop
 8000954:	3708      	adds	r7, #8
 8000956:	46bd      	mov	sp, r7
 8000958:	bd80      	pop	{r7, pc}
 800095a:	bf00      	nop
 800095c:	40021000 	.word	0x40021000

08000960 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	b08a      	sub	sp, #40	@ 0x28
 8000964:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000966:	f107 0314 	add.w	r3, r7, #20
 800096a:	2200      	movs	r2, #0
 800096c:	601a      	str	r2, [r3, #0]
 800096e:	605a      	str	r2, [r3, #4]
 8000970:	609a      	str	r2, [r3, #8]
 8000972:	60da      	str	r2, [r3, #12]
 8000974:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000976:	4b2a      	ldr	r3, [pc, #168]	@ (8000a20 <MX_GPIO_Init+0xc0>)
 8000978:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800097a:	4a29      	ldr	r2, [pc, #164]	@ (8000a20 <MX_GPIO_Init+0xc0>)
 800097c:	f043 0304 	orr.w	r3, r3, #4
 8000980:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000982:	4b27      	ldr	r3, [pc, #156]	@ (8000a20 <MX_GPIO_Init+0xc0>)
 8000984:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000986:	f003 0304 	and.w	r3, r3, #4
 800098a:	613b      	str	r3, [r7, #16]
 800098c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800098e:	4b24      	ldr	r3, [pc, #144]	@ (8000a20 <MX_GPIO_Init+0xc0>)
 8000990:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000992:	4a23      	ldr	r2, [pc, #140]	@ (8000a20 <MX_GPIO_Init+0xc0>)
 8000994:	f043 0320 	orr.w	r3, r3, #32
 8000998:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800099a:	4b21      	ldr	r3, [pc, #132]	@ (8000a20 <MX_GPIO_Init+0xc0>)
 800099c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800099e:	f003 0320 	and.w	r3, r3, #32
 80009a2:	60fb      	str	r3, [r7, #12]
 80009a4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009a6:	4b1e      	ldr	r3, [pc, #120]	@ (8000a20 <MX_GPIO_Init+0xc0>)
 80009a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009aa:	4a1d      	ldr	r2, [pc, #116]	@ (8000a20 <MX_GPIO_Init+0xc0>)
 80009ac:	f043 0301 	orr.w	r3, r3, #1
 80009b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009b2:	4b1b      	ldr	r3, [pc, #108]	@ (8000a20 <MX_GPIO_Init+0xc0>)
 80009b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009b6:	f003 0301 	and.w	r3, r3, #1
 80009ba:	60bb      	str	r3, [r7, #8]
 80009bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009be:	4b18      	ldr	r3, [pc, #96]	@ (8000a20 <MX_GPIO_Init+0xc0>)
 80009c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009c2:	4a17      	ldr	r2, [pc, #92]	@ (8000a20 <MX_GPIO_Init+0xc0>)
 80009c4:	f043 0302 	orr.w	r3, r3, #2
 80009c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009ca:	4b15      	ldr	r3, [pc, #84]	@ (8000a20 <MX_GPIO_Init+0xc0>)
 80009cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009ce:	f003 0302 	and.w	r3, r3, #2
 80009d2:	607b      	str	r3, [r7, #4]
 80009d4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80009d6:	2200      	movs	r2, #0
 80009d8:	2140      	movs	r1, #64	@ 0x40
 80009da:	4812      	ldr	r0, [pc, #72]	@ (8000a24 <MX_GPIO_Init+0xc4>)
 80009dc:	f002 fb58 	bl	8003090 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : KEY_Pin */
  GPIO_InitStruct.Pin = KEY_Pin;
 80009e0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80009e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009e6:	2300      	movs	r3, #0
 80009e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80009ea:	2302      	movs	r3, #2
 80009ec:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(KEY_GPIO_Port, &GPIO_InitStruct);
 80009ee:	f107 0314 	add.w	r3, r7, #20
 80009f2:	4619      	mov	r1, r3
 80009f4:	480b      	ldr	r0, [pc, #44]	@ (8000a24 <MX_GPIO_Init+0xc4>)
 80009f6:	f002 f9c9 	bl	8002d8c <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80009fa:	2340      	movs	r3, #64	@ 0x40
 80009fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009fe:	2301      	movs	r3, #1
 8000a00:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a02:	2300      	movs	r3, #0
 8000a04:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a06:	2300      	movs	r3, #0
 8000a08:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000a0a:	f107 0314 	add.w	r3, r7, #20
 8000a0e:	4619      	mov	r1, r3
 8000a10:	4804      	ldr	r0, [pc, #16]	@ (8000a24 <MX_GPIO_Init+0xc4>)
 8000a12:	f002 f9bb 	bl	8002d8c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000a16:	bf00      	nop
 8000a18:	3728      	adds	r7, #40	@ 0x28
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	bf00      	nop
 8000a20:	40021000 	.word	0x40021000
 8000a24:	48000800 	.word	0x48000800

08000a28 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a28:	b480      	push	{r7}
 8000a2a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a2c:	b672      	cpsid	i
}
 8000a2e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a30:	bf00      	nop
 8000a32:	e7fd      	b.n	8000a30 <Error_Handler+0x8>

08000a34 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b082      	sub	sp, #8
 8000a38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a3a:	4b0f      	ldr	r3, [pc, #60]	@ (8000a78 <HAL_MspInit+0x44>)
 8000a3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a3e:	4a0e      	ldr	r2, [pc, #56]	@ (8000a78 <HAL_MspInit+0x44>)
 8000a40:	f043 0301 	orr.w	r3, r3, #1
 8000a44:	6613      	str	r3, [r2, #96]	@ 0x60
 8000a46:	4b0c      	ldr	r3, [pc, #48]	@ (8000a78 <HAL_MspInit+0x44>)
 8000a48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a4a:	f003 0301 	and.w	r3, r3, #1
 8000a4e:	607b      	str	r3, [r7, #4]
 8000a50:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a52:	4b09      	ldr	r3, [pc, #36]	@ (8000a78 <HAL_MspInit+0x44>)
 8000a54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a56:	4a08      	ldr	r2, [pc, #32]	@ (8000a78 <HAL_MspInit+0x44>)
 8000a58:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a5c:	6593      	str	r3, [r2, #88]	@ 0x58
 8000a5e:	4b06      	ldr	r3, [pc, #24]	@ (8000a78 <HAL_MspInit+0x44>)
 8000a60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a66:	603b      	str	r3, [r7, #0]
 8000a68:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000a6a:	f002 fbcd 	bl	8003208 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a6e:	bf00      	nop
 8000a70:	3708      	adds	r7, #8
 8000a72:	46bd      	mov	sp, r7
 8000a74:	bd80      	pop	{r7, pc}
 8000a76:	bf00      	nop
 8000a78:	40021000 	.word	0x40021000

08000a7c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b09a      	sub	sp, #104	@ 0x68
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a84:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000a88:	2200      	movs	r2, #0
 8000a8a:	601a      	str	r2, [r3, #0]
 8000a8c:	605a      	str	r2, [r3, #4]
 8000a8e:	609a      	str	r2, [r3, #8]
 8000a90:	60da      	str	r2, [r3, #12]
 8000a92:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a94:	f107 0310 	add.w	r3, r7, #16
 8000a98:	2244      	movs	r2, #68	@ 0x44
 8000a9a:	2100      	movs	r1, #0
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	f004 ff85 	bl	80059ac <memset>
  if(hadc->Instance==ADC1)
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	681b      	ldr	r3, [r3, #0]
 8000aa6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000aaa:	d15f      	bne.n	8000b6c <HAL_ADC_MspInit+0xf0>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8000aac:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000ab0:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8000ab2:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8000ab6:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ab8:	f107 0310 	add.w	r3, r7, #16
 8000abc:	4618      	mov	r0, r3
 8000abe:	f003 f8e1 	bl	8003c84 <HAL_RCCEx_PeriphCLKConfig>
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d001      	beq.n	8000acc <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8000ac8:	f7ff ffae 	bl	8000a28 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000acc:	4b29      	ldr	r3, [pc, #164]	@ (8000b74 <HAL_ADC_MspInit+0xf8>)
 8000ace:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ad0:	4a28      	ldr	r2, [pc, #160]	@ (8000b74 <HAL_ADC_MspInit+0xf8>)
 8000ad2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000ad6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ad8:	4b26      	ldr	r3, [pc, #152]	@ (8000b74 <HAL_ADC_MspInit+0xf8>)
 8000ada:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000adc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000ae0:	60fb      	str	r3, [r7, #12]
 8000ae2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ae4:	4b23      	ldr	r3, [pc, #140]	@ (8000b74 <HAL_ADC_MspInit+0xf8>)
 8000ae6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ae8:	4a22      	ldr	r2, [pc, #136]	@ (8000b74 <HAL_ADC_MspInit+0xf8>)
 8000aea:	f043 0301 	orr.w	r3, r3, #1
 8000aee:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000af0:	4b20      	ldr	r3, [pc, #128]	@ (8000b74 <HAL_ADC_MspInit+0xf8>)
 8000af2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000af4:	f003 0301 	and.w	r3, r3, #1
 8000af8:	60bb      	str	r3, [r7, #8]
 8000afa:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000afc:	2303      	movs	r3, #3
 8000afe:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b00:	2303      	movs	r3, #3
 8000b02:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b04:	2300      	movs	r3, #0
 8000b06:	65fb      	str	r3, [r7, #92]	@ 0x5c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b08:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000b0c:	4619      	mov	r1, r3
 8000b0e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b12:	f002 f93b 	bl	8002d8c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000b16:	4b18      	ldr	r3, [pc, #96]	@ (8000b78 <HAL_ADC_MspInit+0xfc>)
 8000b18:	4a18      	ldr	r2, [pc, #96]	@ (8000b7c <HAL_ADC_MspInit+0x100>)
 8000b1a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8000b1c:	4b16      	ldr	r3, [pc, #88]	@ (8000b78 <HAL_ADC_MspInit+0xfc>)
 8000b1e:	2205      	movs	r2, #5
 8000b20:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000b22:	4b15      	ldr	r3, [pc, #84]	@ (8000b78 <HAL_ADC_MspInit+0xfc>)
 8000b24:	2200      	movs	r2, #0
 8000b26:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b28:	4b13      	ldr	r3, [pc, #76]	@ (8000b78 <HAL_ADC_MspInit+0xfc>)
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000b2e:	4b12      	ldr	r3, [pc, #72]	@ (8000b78 <HAL_ADC_MspInit+0xfc>)
 8000b30:	2280      	movs	r2, #128	@ 0x80
 8000b32:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000b34:	4b10      	ldr	r3, [pc, #64]	@ (8000b78 <HAL_ADC_MspInit+0xfc>)
 8000b36:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000b3a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000b3c:	4b0e      	ldr	r3, [pc, #56]	@ (8000b78 <HAL_ADC_MspInit+0xfc>)
 8000b3e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000b42:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000b44:	4b0c      	ldr	r3, [pc, #48]	@ (8000b78 <HAL_ADC_MspInit+0xfc>)
 8000b46:	2220      	movs	r2, #32
 8000b48:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000b4a:	4b0b      	ldr	r3, [pc, #44]	@ (8000b78 <HAL_ADC_MspInit+0xfc>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000b50:	4809      	ldr	r0, [pc, #36]	@ (8000b78 <HAL_ADC_MspInit+0xfc>)
 8000b52:	f001 fea9 	bl	80028a8 <HAL_DMA_Init>
 8000b56:	4603      	mov	r3, r0
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d001      	beq.n	8000b60 <HAL_ADC_MspInit+0xe4>
    {
      Error_Handler();
 8000b5c:	f7ff ff64 	bl	8000a28 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	4a05      	ldr	r2, [pc, #20]	@ (8000b78 <HAL_ADC_MspInit+0xfc>)
 8000b64:	655a      	str	r2, [r3, #84]	@ 0x54
 8000b66:	4a04      	ldr	r2, [pc, #16]	@ (8000b78 <HAL_ADC_MspInit+0xfc>)
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000b6c:	bf00      	nop
 8000b6e:	3768      	adds	r7, #104	@ 0x68
 8000b70:	46bd      	mov	sp, r7
 8000b72:	bd80      	pop	{r7, pc}
 8000b74:	40021000 	.word	0x40021000
 8000b78:	200001dc 	.word	0x200001dc
 8000b7c:	40020008 	.word	0x40020008

08000b80 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000b80:	b480      	push	{r7}
 8000b82:	b085      	sub	sp, #20
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	4a0a      	ldr	r2, [pc, #40]	@ (8000bb8 <HAL_TIM_Base_MspInit+0x38>)
 8000b8e:	4293      	cmp	r3, r2
 8000b90:	d10b      	bne.n	8000baa <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM6_MspInit 0 */

    /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8000b92:	4b0a      	ldr	r3, [pc, #40]	@ (8000bbc <HAL_TIM_Base_MspInit+0x3c>)
 8000b94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b96:	4a09      	ldr	r2, [pc, #36]	@ (8000bbc <HAL_TIM_Base_MspInit+0x3c>)
 8000b98:	f043 0310 	orr.w	r3, r3, #16
 8000b9c:	6593      	str	r3, [r2, #88]	@ 0x58
 8000b9e:	4b07      	ldr	r3, [pc, #28]	@ (8000bbc <HAL_TIM_Base_MspInit+0x3c>)
 8000ba0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ba2:	f003 0310 	and.w	r3, r3, #16
 8000ba6:	60fb      	str	r3, [r7, #12]
 8000ba8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM6_MspInit 1 */

  }

}
 8000baa:	bf00      	nop
 8000bac:	3714      	adds	r7, #20
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop
 8000bb8:	40001000 	.word	0x40001000
 8000bbc:	40021000 	.word	0x40021000

08000bc0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b09c      	sub	sp, #112	@ 0x70
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bc8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000bcc:	2200      	movs	r2, #0
 8000bce:	601a      	str	r2, [r3, #0]
 8000bd0:	605a      	str	r2, [r3, #4]
 8000bd2:	609a      	str	r2, [r3, #8]
 8000bd4:	60da      	str	r2, [r3, #12]
 8000bd6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000bd8:	f107 0318 	add.w	r3, r7, #24
 8000bdc:	2244      	movs	r2, #68	@ 0x44
 8000bde:	2100      	movs	r1, #0
 8000be0:	4618      	mov	r0, r3
 8000be2:	f004 fee3 	bl	80059ac <memset>
  if(huart->Instance==USART1)
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	4a2d      	ldr	r2, [pc, #180]	@ (8000ca0 <HAL_UART_MspInit+0xe0>)
 8000bec:	4293      	cmp	r3, r2
 8000bee:	d153      	bne.n	8000c98 <HAL_UART_MspInit+0xd8>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000bf0:	2301      	movs	r3, #1
 8000bf2:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000bf8:	f107 0318 	add.w	r3, r7, #24
 8000bfc:	4618      	mov	r0, r3
 8000bfe:	f003 f841 	bl	8003c84 <HAL_RCCEx_PeriphCLKConfig>
 8000c02:	4603      	mov	r3, r0
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d001      	beq.n	8000c0c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000c08:	f7ff ff0e 	bl	8000a28 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000c0c:	4b25      	ldr	r3, [pc, #148]	@ (8000ca4 <HAL_UART_MspInit+0xe4>)
 8000c0e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000c10:	4a24      	ldr	r2, [pc, #144]	@ (8000ca4 <HAL_UART_MspInit+0xe4>)
 8000c12:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c16:	6613      	str	r3, [r2, #96]	@ 0x60
 8000c18:	4b22      	ldr	r3, [pc, #136]	@ (8000ca4 <HAL_UART_MspInit+0xe4>)
 8000c1a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000c1c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000c20:	617b      	str	r3, [r7, #20]
 8000c22:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c24:	4b1f      	ldr	r3, [pc, #124]	@ (8000ca4 <HAL_UART_MspInit+0xe4>)
 8000c26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c28:	4a1e      	ldr	r2, [pc, #120]	@ (8000ca4 <HAL_UART_MspInit+0xe4>)
 8000c2a:	f043 0304 	orr.w	r3, r3, #4
 8000c2e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c30:	4b1c      	ldr	r3, [pc, #112]	@ (8000ca4 <HAL_UART_MspInit+0xe4>)
 8000c32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c34:	f003 0304 	and.w	r3, r3, #4
 8000c38:	613b      	str	r3, [r7, #16]
 8000c3a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c3c:	4b19      	ldr	r3, [pc, #100]	@ (8000ca4 <HAL_UART_MspInit+0xe4>)
 8000c3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c40:	4a18      	ldr	r2, [pc, #96]	@ (8000ca4 <HAL_UART_MspInit+0xe4>)
 8000c42:	f043 0301 	orr.w	r3, r3, #1
 8000c46:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c48:	4b16      	ldr	r3, [pc, #88]	@ (8000ca4 <HAL_UART_MspInit+0xe4>)
 8000c4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c4c:	f003 0301 	and.w	r3, r3, #1
 8000c50:	60fb      	str	r3, [r7, #12]
 8000c52:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000c54:	2310      	movs	r3, #16
 8000c56:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c58:	2302      	movs	r3, #2
 8000c5a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c60:	2300      	movs	r3, #0
 8000c62:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000c64:	2307      	movs	r3, #7
 8000c66:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c68:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000c6c:	4619      	mov	r1, r3
 8000c6e:	480e      	ldr	r0, [pc, #56]	@ (8000ca8 <HAL_UART_MspInit+0xe8>)
 8000c70:	f002 f88c 	bl	8002d8c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000c74:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000c78:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c7a:	2302      	movs	r3, #2
 8000c7c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c7e:	2300      	movs	r3, #0
 8000c80:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c82:	2300      	movs	r3, #0
 8000c84:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000c86:	2307      	movs	r3, #7
 8000c88:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c8a:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000c8e:	4619      	mov	r1, r3
 8000c90:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c94:	f002 f87a 	bl	8002d8c <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000c98:	bf00      	nop
 8000c9a:	3770      	adds	r7, #112	@ 0x70
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	bd80      	pop	{r7, pc}
 8000ca0:	40013800 	.word	0x40013800
 8000ca4:	40021000 	.word	0x40021000
 8000ca8:	48000800 	.word	0x48000800

08000cac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000cac:	b480      	push	{r7}
 8000cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000cb0:	bf00      	nop
 8000cb2:	e7fd      	b.n	8000cb0 <NMI_Handler+0x4>

08000cb4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cb8:	bf00      	nop
 8000cba:	e7fd      	b.n	8000cb8 <HardFault_Handler+0x4>

08000cbc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cc0:	bf00      	nop
 8000cc2:	e7fd      	b.n	8000cc0 <MemManage_Handler+0x4>

08000cc4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cc4:	b480      	push	{r7}
 8000cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cc8:	bf00      	nop
 8000cca:	e7fd      	b.n	8000cc8 <BusFault_Handler+0x4>

08000ccc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000cd0:	bf00      	nop
 8000cd2:	e7fd      	b.n	8000cd0 <UsageFault_Handler+0x4>

08000cd4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000cd8:	bf00      	nop
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce0:	4770      	bx	lr

08000ce2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ce2:	b480      	push	{r7}
 8000ce4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ce6:	bf00      	nop
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cee:	4770      	bx	lr

08000cf0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000cf4:	bf00      	nop
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfc:	4770      	bx	lr

08000cfe <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000cfe:	b580      	push	{r7, lr}
 8000d00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d02:	f000 f925 	bl	8000f50 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d06:	bf00      	nop
 8000d08:	bd80      	pop	{r7, pc}
	...

08000d0c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */
	ADCArrayToFIR();
 8000d10:	f7ff fc3e 	bl	8000590 <ADCArrayToFIR>
  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000d14:	4802      	ldr	r0, [pc, #8]	@ (8000d20 <DMA1_Channel1_IRQHandler+0x14>)
 8000d16:	f001 feea 	bl	8002aee <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000d1a:	bf00      	nop
 8000d1c:	bd80      	pop	{r7, pc}
 8000d1e:	bf00      	nop
 8000d20:	200001dc 	.word	0x200001dc

08000d24 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b086      	sub	sp, #24
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	60f8      	str	r0, [r7, #12]
 8000d2c:	60b9      	str	r1, [r7, #8]
 8000d2e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d30:	2300      	movs	r3, #0
 8000d32:	617b      	str	r3, [r7, #20]
 8000d34:	e00a      	b.n	8000d4c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000d36:	f3af 8000 	nop.w
 8000d3a:	4601      	mov	r1, r0
 8000d3c:	68bb      	ldr	r3, [r7, #8]
 8000d3e:	1c5a      	adds	r2, r3, #1
 8000d40:	60ba      	str	r2, [r7, #8]
 8000d42:	b2ca      	uxtb	r2, r1
 8000d44:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d46:	697b      	ldr	r3, [r7, #20]
 8000d48:	3301      	adds	r3, #1
 8000d4a:	617b      	str	r3, [r7, #20]
 8000d4c:	697a      	ldr	r2, [r7, #20]
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	429a      	cmp	r2, r3
 8000d52:	dbf0      	blt.n	8000d36 <_read+0x12>
  }

  return len;
 8000d54:	687b      	ldr	r3, [r7, #4]
}
 8000d56:	4618      	mov	r0, r3
 8000d58:	3718      	adds	r7, #24
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bd80      	pop	{r7, pc}

08000d5e <_close>:
  }
  return len;
}

int _close(int file)
{
 8000d5e:	b480      	push	{r7}
 8000d60:	b083      	sub	sp, #12
 8000d62:	af00      	add	r7, sp, #0
 8000d64:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000d66:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	370c      	adds	r7, #12
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d74:	4770      	bx	lr

08000d76 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000d76:	b480      	push	{r7}
 8000d78:	b083      	sub	sp, #12
 8000d7a:	af00      	add	r7, sp, #0
 8000d7c:	6078      	str	r0, [r7, #4]
 8000d7e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000d80:	683b      	ldr	r3, [r7, #0]
 8000d82:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000d86:	605a      	str	r2, [r3, #4]
  return 0;
 8000d88:	2300      	movs	r3, #0
}
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	370c      	adds	r7, #12
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d94:	4770      	bx	lr

08000d96 <_isatty>:

int _isatty(int file)
{
 8000d96:	b480      	push	{r7}
 8000d98:	b083      	sub	sp, #12
 8000d9a:	af00      	add	r7, sp, #0
 8000d9c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000d9e:	2301      	movs	r3, #1
}
 8000da0:	4618      	mov	r0, r3
 8000da2:	370c      	adds	r7, #12
 8000da4:	46bd      	mov	sp, r7
 8000da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000daa:	4770      	bx	lr

08000dac <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000dac:	b480      	push	{r7}
 8000dae:	b085      	sub	sp, #20
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	60f8      	str	r0, [r7, #12]
 8000db4:	60b9      	str	r1, [r7, #8]
 8000db6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000db8:	2300      	movs	r3, #0
}
 8000dba:	4618      	mov	r0, r3
 8000dbc:	3714      	adds	r7, #20
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc4:	4770      	bx	lr
	...

08000dc8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b086      	sub	sp, #24
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000dd0:	4a14      	ldr	r2, [pc, #80]	@ (8000e24 <_sbrk+0x5c>)
 8000dd2:	4b15      	ldr	r3, [pc, #84]	@ (8000e28 <_sbrk+0x60>)
 8000dd4:	1ad3      	subs	r3, r2, r3
 8000dd6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000dd8:	697b      	ldr	r3, [r7, #20]
 8000dda:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ddc:	4b13      	ldr	r3, [pc, #76]	@ (8000e2c <_sbrk+0x64>)
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d102      	bne.n	8000dea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000de4:	4b11      	ldr	r3, [pc, #68]	@ (8000e2c <_sbrk+0x64>)
 8000de6:	4a12      	ldr	r2, [pc, #72]	@ (8000e30 <_sbrk+0x68>)
 8000de8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000dea:	4b10      	ldr	r3, [pc, #64]	@ (8000e2c <_sbrk+0x64>)
 8000dec:	681a      	ldr	r2, [r3, #0]
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	4413      	add	r3, r2
 8000df2:	693a      	ldr	r2, [r7, #16]
 8000df4:	429a      	cmp	r2, r3
 8000df6:	d207      	bcs.n	8000e08 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000df8:	f004 fe26 	bl	8005a48 <__errno>
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	220c      	movs	r2, #12
 8000e00:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e02:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000e06:	e009      	b.n	8000e1c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e08:	4b08      	ldr	r3, [pc, #32]	@ (8000e2c <_sbrk+0x64>)
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e0e:	4b07      	ldr	r3, [pc, #28]	@ (8000e2c <_sbrk+0x64>)
 8000e10:	681a      	ldr	r2, [r3, #0]
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	4413      	add	r3, r2
 8000e16:	4a05      	ldr	r2, [pc, #20]	@ (8000e2c <_sbrk+0x64>)
 8000e18:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e1a:	68fb      	ldr	r3, [r7, #12]
}
 8000e1c:	4618      	mov	r0, r3
 8000e1e:	3718      	adds	r7, #24
 8000e20:	46bd      	mov	sp, r7
 8000e22:	bd80      	pop	{r7, pc}
 8000e24:	20008000 	.word	0x20008000
 8000e28:	00000400 	.word	0x00000400
 8000e2c:	20000430 	.word	0x20000430
 8000e30:	20000588 	.word	0x20000588

08000e34 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000e34:	b480      	push	{r7}
 8000e36:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000e38:	4b06      	ldr	r3, [pc, #24]	@ (8000e54 <SystemInit+0x20>)
 8000e3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000e3e:	4a05      	ldr	r2, [pc, #20]	@ (8000e54 <SystemInit+0x20>)
 8000e40:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000e44:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e48:	bf00      	nop
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e50:	4770      	bx	lr
 8000e52:	bf00      	nop
 8000e54:	e000ed00 	.word	0xe000ed00

08000e58 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000e58:	480d      	ldr	r0, [pc, #52]	@ (8000e90 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000e5a:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000e5c:	f7ff ffea 	bl	8000e34 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e60:	480c      	ldr	r0, [pc, #48]	@ (8000e94 <LoopForever+0x6>)
  ldr r1, =_edata
 8000e62:	490d      	ldr	r1, [pc, #52]	@ (8000e98 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000e64:	4a0d      	ldr	r2, [pc, #52]	@ (8000e9c <LoopForever+0xe>)
  movs r3, #0
 8000e66:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000e68:	e002      	b.n	8000e70 <LoopCopyDataInit>

08000e6a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e6a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e6c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e6e:	3304      	adds	r3, #4

08000e70 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e70:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e72:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e74:	d3f9      	bcc.n	8000e6a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e76:	4a0a      	ldr	r2, [pc, #40]	@ (8000ea0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000e78:	4c0a      	ldr	r4, [pc, #40]	@ (8000ea4 <LoopForever+0x16>)
  movs r3, #0
 8000e7a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e7c:	e001      	b.n	8000e82 <LoopFillZerobss>

08000e7e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e7e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e80:	3204      	adds	r2, #4

08000e82 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e82:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e84:	d3fb      	bcc.n	8000e7e <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8000e86:	f004 fde5 	bl	8005a54 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000e8a:	f7ff fba5 	bl	80005d8 <main>

08000e8e <LoopForever>:

LoopForever:
    b LoopForever
 8000e8e:	e7fe      	b.n	8000e8e <LoopForever>
  ldr   r0, =_estack
 8000e90:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000e94:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e98:	20000154 	.word	0x20000154
  ldr r2, =_sidata
 8000e9c:	08005f88 	.word	0x08005f88
  ldr r2, =_sbss
 8000ea0:	20000154 	.word	0x20000154
  ldr r4, =_ebss
 8000ea4:	20000584 	.word	0x20000584

08000ea8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000ea8:	e7fe      	b.n	8000ea8 <ADC1_2_IRQHandler>

08000eaa <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000eaa:	b580      	push	{r7, lr}
 8000eac:	b082      	sub	sp, #8
 8000eae:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000eb4:	2003      	movs	r0, #3
 8000eb6:	f001 fcb7 	bl	8002828 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000eba:	200f      	movs	r0, #15
 8000ebc:	f000 f80e 	bl	8000edc <HAL_InitTick>
 8000ec0:	4603      	mov	r3, r0
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d002      	beq.n	8000ecc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000ec6:	2301      	movs	r3, #1
 8000ec8:	71fb      	strb	r3, [r7, #7]
 8000eca:	e001      	b.n	8000ed0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000ecc:	f7ff fdb2 	bl	8000a34 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000ed0:	79fb      	ldrb	r3, [r7, #7]

}
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	3708      	adds	r7, #8
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bd80      	pop	{r7, pc}
	...

08000edc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b084      	sub	sp, #16
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000ee8:	4b16      	ldr	r3, [pc, #88]	@ (8000f44 <HAL_InitTick+0x68>)
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d022      	beq.n	8000f36 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000ef0:	4b15      	ldr	r3, [pc, #84]	@ (8000f48 <HAL_InitTick+0x6c>)
 8000ef2:	681a      	ldr	r2, [r3, #0]
 8000ef4:	4b13      	ldr	r3, [pc, #76]	@ (8000f44 <HAL_InitTick+0x68>)
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000efc:	fbb1 f3f3 	udiv	r3, r1, r3
 8000f00:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f04:	4618      	mov	r0, r3
 8000f06:	f001 fcc2 	bl	800288e <HAL_SYSTICK_Config>
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d10f      	bne.n	8000f30 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	2b0f      	cmp	r3, #15
 8000f14:	d809      	bhi.n	8000f2a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f16:	2200      	movs	r2, #0
 8000f18:	6879      	ldr	r1, [r7, #4]
 8000f1a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000f1e:	f001 fc8e 	bl	800283e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000f22:	4a0a      	ldr	r2, [pc, #40]	@ (8000f4c <HAL_InitTick+0x70>)
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	6013      	str	r3, [r2, #0]
 8000f28:	e007      	b.n	8000f3a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000f2a:	2301      	movs	r3, #1
 8000f2c:	73fb      	strb	r3, [r7, #15]
 8000f2e:	e004      	b.n	8000f3a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000f30:	2301      	movs	r3, #1
 8000f32:	73fb      	strb	r3, [r7, #15]
 8000f34:	e001      	b.n	8000f3a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000f36:	2301      	movs	r3, #1
 8000f38:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000f3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	3710      	adds	r7, #16
 8000f40:	46bd      	mov	sp, r7
 8000f42:	bd80      	pop	{r7, pc}
 8000f44:	200000f4 	.word	0x200000f4
 8000f48:	200000ec 	.word	0x200000ec
 8000f4c:	200000f0 	.word	0x200000f0

08000f50 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f50:	b480      	push	{r7}
 8000f52:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f54:	4b05      	ldr	r3, [pc, #20]	@ (8000f6c <HAL_IncTick+0x1c>)
 8000f56:	681a      	ldr	r2, [r3, #0]
 8000f58:	4b05      	ldr	r3, [pc, #20]	@ (8000f70 <HAL_IncTick+0x20>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	4413      	add	r3, r2
 8000f5e:	4a03      	ldr	r2, [pc, #12]	@ (8000f6c <HAL_IncTick+0x1c>)
 8000f60:	6013      	str	r3, [r2, #0]
}
 8000f62:	bf00      	nop
 8000f64:	46bd      	mov	sp, r7
 8000f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6a:	4770      	bx	lr
 8000f6c:	20000434 	.word	0x20000434
 8000f70:	200000f4 	.word	0x200000f4

08000f74 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f74:	b480      	push	{r7}
 8000f76:	af00      	add	r7, sp, #0
  return uwTick;
 8000f78:	4b03      	ldr	r3, [pc, #12]	@ (8000f88 <HAL_GetTick+0x14>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
}
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop
 8000f88:	20000434 	.word	0x20000434

08000f8c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b084      	sub	sp, #16
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f94:	f7ff ffee 	bl	8000f74 <HAL_GetTick>
 8000f98:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f9e:	68fb      	ldr	r3, [r7, #12]
 8000fa0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000fa4:	d004      	beq.n	8000fb0 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8000fa6:	4b09      	ldr	r3, [pc, #36]	@ (8000fcc <HAL_Delay+0x40>)
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	68fa      	ldr	r2, [r7, #12]
 8000fac:	4413      	add	r3, r2
 8000fae:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000fb0:	bf00      	nop
 8000fb2:	f7ff ffdf 	bl	8000f74 <HAL_GetTick>
 8000fb6:	4602      	mov	r2, r0
 8000fb8:	68bb      	ldr	r3, [r7, #8]
 8000fba:	1ad3      	subs	r3, r2, r3
 8000fbc:	68fa      	ldr	r2, [r7, #12]
 8000fbe:	429a      	cmp	r2, r3
 8000fc0:	d8f7      	bhi.n	8000fb2 <HAL_Delay+0x26>
  {
  }
}
 8000fc2:	bf00      	nop
 8000fc4:	bf00      	nop
 8000fc6:	3710      	adds	r7, #16
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bd80      	pop	{r7, pc}
 8000fcc:	200000f4 	.word	0x200000f4

08000fd0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	b083      	sub	sp, #12
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
 8000fd8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	689b      	ldr	r3, [r3, #8]
 8000fde:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8000fe2:	683b      	ldr	r3, [r7, #0]
 8000fe4:	431a      	orrs	r2, r3
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	609a      	str	r2, [r3, #8]
}
 8000fea:	bf00      	nop
 8000fec:	370c      	adds	r7, #12
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff4:	4770      	bx	lr

08000ff6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000ff6:	b480      	push	{r7}
 8000ff8:	b083      	sub	sp, #12
 8000ffa:	af00      	add	r7, sp, #0
 8000ffc:	6078      	str	r0, [r7, #4]
 8000ffe:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	689b      	ldr	r3, [r3, #8]
 8001004:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001008:	683b      	ldr	r3, [r7, #0]
 800100a:	431a      	orrs	r2, r3
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	609a      	str	r2, [r3, #8]
}
 8001010:	bf00      	nop
 8001012:	370c      	adds	r7, #12
 8001014:	46bd      	mov	sp, r7
 8001016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101a:	4770      	bx	lr

0800101c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800101c:	b480      	push	{r7}
 800101e:	b083      	sub	sp, #12
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	689b      	ldr	r3, [r3, #8]
 8001028:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 800102c:	4618      	mov	r0, r3
 800102e:	370c      	adds	r7, #12
 8001030:	46bd      	mov	sp, r7
 8001032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001036:	4770      	bx	lr

08001038 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001038:	b480      	push	{r7}
 800103a:	b087      	sub	sp, #28
 800103c:	af00      	add	r7, sp, #0
 800103e:	60f8      	str	r0, [r7, #12]
 8001040:	60b9      	str	r1, [r7, #8]
 8001042:	607a      	str	r2, [r7, #4]
 8001044:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001046:	68fb      	ldr	r3, [r7, #12]
 8001048:	3360      	adds	r3, #96	@ 0x60
 800104a:	461a      	mov	r2, r3
 800104c:	68bb      	ldr	r3, [r7, #8]
 800104e:	009b      	lsls	r3, r3, #2
 8001050:	4413      	add	r3, r2
 8001052:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001054:	697b      	ldr	r3, [r7, #20]
 8001056:	681a      	ldr	r2, [r3, #0]
 8001058:	4b08      	ldr	r3, [pc, #32]	@ (800107c <LL_ADC_SetOffset+0x44>)
 800105a:	4013      	ands	r3, r2
 800105c:	687a      	ldr	r2, [r7, #4]
 800105e:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8001062:	683a      	ldr	r2, [r7, #0]
 8001064:	430a      	orrs	r2, r1
 8001066:	4313      	orrs	r3, r2
 8001068:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800106c:	697b      	ldr	r3, [r7, #20]
 800106e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001070:	bf00      	nop
 8001072:	371c      	adds	r7, #28
 8001074:	46bd      	mov	sp, r7
 8001076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107a:	4770      	bx	lr
 800107c:	03fff000 	.word	0x03fff000

08001080 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001080:	b480      	push	{r7}
 8001082:	b085      	sub	sp, #20
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
 8001088:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	3360      	adds	r3, #96	@ 0x60
 800108e:	461a      	mov	r2, r3
 8001090:	683b      	ldr	r3, [r7, #0]
 8001092:	009b      	lsls	r3, r3, #2
 8001094:	4413      	add	r3, r2
 8001096:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80010a0:	4618      	mov	r0, r3
 80010a2:	3714      	adds	r7, #20
 80010a4:	46bd      	mov	sp, r7
 80010a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010aa:	4770      	bx	lr

080010ac <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80010ac:	b480      	push	{r7}
 80010ae:	b087      	sub	sp, #28
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	60f8      	str	r0, [r7, #12]
 80010b4:	60b9      	str	r1, [r7, #8]
 80010b6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	3360      	adds	r3, #96	@ 0x60
 80010bc:	461a      	mov	r2, r3
 80010be:	68bb      	ldr	r3, [r7, #8]
 80010c0:	009b      	lsls	r3, r3, #2
 80010c2:	4413      	add	r3, r2
 80010c4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80010c6:	697b      	ldr	r3, [r7, #20]
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	431a      	orrs	r2, r3
 80010d2:	697b      	ldr	r3, [r7, #20]
 80010d4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80010d6:	bf00      	nop
 80010d8:	371c      	adds	r7, #28
 80010da:	46bd      	mov	sp, r7
 80010dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e0:	4770      	bx	lr

080010e2 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80010e2:	b480      	push	{r7}
 80010e4:	b087      	sub	sp, #28
 80010e6:	af00      	add	r7, sp, #0
 80010e8:	60f8      	str	r0, [r7, #12]
 80010ea:	60b9      	str	r1, [r7, #8]
 80010ec:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80010ee:	68fb      	ldr	r3, [r7, #12]
 80010f0:	3360      	adds	r3, #96	@ 0x60
 80010f2:	461a      	mov	r2, r3
 80010f4:	68bb      	ldr	r3, [r7, #8]
 80010f6:	009b      	lsls	r3, r3, #2
 80010f8:	4413      	add	r3, r2
 80010fa:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80010fc:	697b      	ldr	r3, [r7, #20]
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	431a      	orrs	r2, r3
 8001108:	697b      	ldr	r3, [r7, #20]
 800110a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 800110c:	bf00      	nop
 800110e:	371c      	adds	r7, #28
 8001110:	46bd      	mov	sp, r7
 8001112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001116:	4770      	bx	lr

08001118 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8001118:	b480      	push	{r7}
 800111a:	b087      	sub	sp, #28
 800111c:	af00      	add	r7, sp, #0
 800111e:	60f8      	str	r0, [r7, #12]
 8001120:	60b9      	str	r1, [r7, #8]
 8001122:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001124:	68fb      	ldr	r3, [r7, #12]
 8001126:	3360      	adds	r3, #96	@ 0x60
 8001128:	461a      	mov	r2, r3
 800112a:	68bb      	ldr	r3, [r7, #8]
 800112c:	009b      	lsls	r3, r3, #2
 800112e:	4413      	add	r3, r2
 8001130:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001132:	697b      	ldr	r3, [r7, #20]
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	431a      	orrs	r2, r3
 800113e:	697b      	ldr	r3, [r7, #20]
 8001140:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8001142:	bf00      	nop
 8001144:	371c      	adds	r7, #28
 8001146:	46bd      	mov	sp, r7
 8001148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114c:	4770      	bx	lr

0800114e <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800114e:	b480      	push	{r7}
 8001150:	b083      	sub	sp, #12
 8001152:	af00      	add	r7, sp, #0
 8001154:	6078      	str	r0, [r7, #4]
 8001156:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	695b      	ldr	r3, [r3, #20]
 800115c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001160:	683b      	ldr	r3, [r7, #0]
 8001162:	431a      	orrs	r2, r3
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	615a      	str	r2, [r3, #20]
}
 8001168:	bf00      	nop
 800116a:	370c      	adds	r7, #12
 800116c:	46bd      	mov	sp, r7
 800116e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001172:	4770      	bx	lr

08001174 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001174:	b480      	push	{r7}
 8001176:	b083      	sub	sp, #12
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	68db      	ldr	r3, [r3, #12]
 8001180:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001184:	2b00      	cmp	r3, #0
 8001186:	d101      	bne.n	800118c <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001188:	2301      	movs	r3, #1
 800118a:	e000      	b.n	800118e <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800118c:	2300      	movs	r3, #0
}
 800118e:	4618      	mov	r0, r3
 8001190:	370c      	adds	r7, #12
 8001192:	46bd      	mov	sp, r7
 8001194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001198:	4770      	bx	lr

0800119a <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800119a:	b480      	push	{r7}
 800119c:	b087      	sub	sp, #28
 800119e:	af00      	add	r7, sp, #0
 80011a0:	60f8      	str	r0, [r7, #12]
 80011a2:	60b9      	str	r1, [r7, #8]
 80011a4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	3330      	adds	r3, #48	@ 0x30
 80011aa:	461a      	mov	r2, r3
 80011ac:	68bb      	ldr	r3, [r7, #8]
 80011ae:	0a1b      	lsrs	r3, r3, #8
 80011b0:	009b      	lsls	r3, r3, #2
 80011b2:	f003 030c 	and.w	r3, r3, #12
 80011b6:	4413      	add	r3, r2
 80011b8:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80011ba:	697b      	ldr	r3, [r7, #20]
 80011bc:	681a      	ldr	r2, [r3, #0]
 80011be:	68bb      	ldr	r3, [r7, #8]
 80011c0:	f003 031f 	and.w	r3, r3, #31
 80011c4:	211f      	movs	r1, #31
 80011c6:	fa01 f303 	lsl.w	r3, r1, r3
 80011ca:	43db      	mvns	r3, r3
 80011cc:	401a      	ands	r2, r3
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	0e9b      	lsrs	r3, r3, #26
 80011d2:	f003 011f 	and.w	r1, r3, #31
 80011d6:	68bb      	ldr	r3, [r7, #8]
 80011d8:	f003 031f 	and.w	r3, r3, #31
 80011dc:	fa01 f303 	lsl.w	r3, r1, r3
 80011e0:	431a      	orrs	r2, r3
 80011e2:	697b      	ldr	r3, [r7, #20]
 80011e4:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80011e6:	bf00      	nop
 80011e8:	371c      	adds	r7, #28
 80011ea:	46bd      	mov	sp, r7
 80011ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f0:	4770      	bx	lr

080011f2 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80011f2:	b480      	push	{r7}
 80011f4:	b087      	sub	sp, #28
 80011f6:	af00      	add	r7, sp, #0
 80011f8:	60f8      	str	r0, [r7, #12]
 80011fa:	60b9      	str	r1, [r7, #8]
 80011fc:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80011fe:	68fb      	ldr	r3, [r7, #12]
 8001200:	3314      	adds	r3, #20
 8001202:	461a      	mov	r2, r3
 8001204:	68bb      	ldr	r3, [r7, #8]
 8001206:	0e5b      	lsrs	r3, r3, #25
 8001208:	009b      	lsls	r3, r3, #2
 800120a:	f003 0304 	and.w	r3, r3, #4
 800120e:	4413      	add	r3, r2
 8001210:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001212:	697b      	ldr	r3, [r7, #20]
 8001214:	681a      	ldr	r2, [r3, #0]
 8001216:	68bb      	ldr	r3, [r7, #8]
 8001218:	0d1b      	lsrs	r3, r3, #20
 800121a:	f003 031f 	and.w	r3, r3, #31
 800121e:	2107      	movs	r1, #7
 8001220:	fa01 f303 	lsl.w	r3, r1, r3
 8001224:	43db      	mvns	r3, r3
 8001226:	401a      	ands	r2, r3
 8001228:	68bb      	ldr	r3, [r7, #8]
 800122a:	0d1b      	lsrs	r3, r3, #20
 800122c:	f003 031f 	and.w	r3, r3, #31
 8001230:	6879      	ldr	r1, [r7, #4]
 8001232:	fa01 f303 	lsl.w	r3, r1, r3
 8001236:	431a      	orrs	r2, r3
 8001238:	697b      	ldr	r3, [r7, #20]
 800123a:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800123c:	bf00      	nop
 800123e:	371c      	adds	r7, #28
 8001240:	46bd      	mov	sp, r7
 8001242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001246:	4770      	bx	lr

08001248 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001248:	b480      	push	{r7}
 800124a:	b085      	sub	sp, #20
 800124c:	af00      	add	r7, sp, #0
 800124e:	60f8      	str	r0, [r7, #12]
 8001250:	60b9      	str	r1, [r7, #8]
 8001252:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800125a:	68bb      	ldr	r3, [r7, #8]
 800125c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001260:	43db      	mvns	r3, r3
 8001262:	401a      	ands	r2, r3
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	f003 0318 	and.w	r3, r3, #24
 800126a:	4908      	ldr	r1, [pc, #32]	@ (800128c <LL_ADC_SetChannelSingleDiff+0x44>)
 800126c:	40d9      	lsrs	r1, r3
 800126e:	68bb      	ldr	r3, [r7, #8]
 8001270:	400b      	ands	r3, r1
 8001272:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001276:	431a      	orrs	r2, r3
 8001278:	68fb      	ldr	r3, [r7, #12]
 800127a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800127e:	bf00      	nop
 8001280:	3714      	adds	r7, #20
 8001282:	46bd      	mov	sp, r7
 8001284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001288:	4770      	bx	lr
 800128a:	bf00      	nop
 800128c:	0007ffff 	.word	0x0007ffff

08001290 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001290:	b480      	push	{r7}
 8001292:	b083      	sub	sp, #12
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	689b      	ldr	r3, [r3, #8]
 800129c:	f003 031f 	and.w	r3, r3, #31
}
 80012a0:	4618      	mov	r0, r3
 80012a2:	370c      	adds	r7, #12
 80012a4:	46bd      	mov	sp, r7
 80012a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012aa:	4770      	bx	lr

080012ac <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80012ac:	b480      	push	{r7}
 80012ae:	b083      	sub	sp, #12
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	689b      	ldr	r3, [r3, #8]
 80012b8:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80012bc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80012c0:	687a      	ldr	r2, [r7, #4]
 80012c2:	6093      	str	r3, [r2, #8]
}
 80012c4:	bf00      	nop
 80012c6:	370c      	adds	r7, #12
 80012c8:	46bd      	mov	sp, r7
 80012ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ce:	4770      	bx	lr

080012d0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80012d0:	b480      	push	{r7}
 80012d2:	b083      	sub	sp, #12
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	689b      	ldr	r3, [r3, #8]
 80012dc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80012e0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80012e4:	d101      	bne.n	80012ea <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80012e6:	2301      	movs	r3, #1
 80012e8:	e000      	b.n	80012ec <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80012ea:	2300      	movs	r3, #0
}
 80012ec:	4618      	mov	r0, r3
 80012ee:	370c      	adds	r7, #12
 80012f0:	46bd      	mov	sp, r7
 80012f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f6:	4770      	bx	lr

080012f8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80012f8:	b480      	push	{r7}
 80012fa:	b083      	sub	sp, #12
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	689b      	ldr	r3, [r3, #8]
 8001304:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001308:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800130c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001314:	bf00      	nop
 8001316:	370c      	adds	r7, #12
 8001318:	46bd      	mov	sp, r7
 800131a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131e:	4770      	bx	lr

08001320 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001320:	b480      	push	{r7}
 8001322:	b083      	sub	sp, #12
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	689b      	ldr	r3, [r3, #8]
 800132c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001330:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001334:	d101      	bne.n	800133a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001336:	2301      	movs	r3, #1
 8001338:	e000      	b.n	800133c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800133a:	2300      	movs	r3, #0
}
 800133c:	4618      	mov	r0, r3
 800133e:	370c      	adds	r7, #12
 8001340:	46bd      	mov	sp, r7
 8001342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001346:	4770      	bx	lr

08001348 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001348:	b480      	push	{r7}
 800134a:	b083      	sub	sp, #12
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	689b      	ldr	r3, [r3, #8]
 8001354:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001358:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800135c:	f043 0201 	orr.w	r2, r3, #1
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001364:	bf00      	nop
 8001366:	370c      	adds	r7, #12
 8001368:	46bd      	mov	sp, r7
 800136a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136e:	4770      	bx	lr

08001370 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8001370:	b480      	push	{r7}
 8001372:	b083      	sub	sp, #12
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	689b      	ldr	r3, [r3, #8]
 800137c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001380:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001384:	f043 0202 	orr.w	r2, r3, #2
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800138c:	bf00      	nop
 800138e:	370c      	adds	r7, #12
 8001390:	46bd      	mov	sp, r7
 8001392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001396:	4770      	bx	lr

08001398 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001398:	b480      	push	{r7}
 800139a:	b083      	sub	sp, #12
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	689b      	ldr	r3, [r3, #8]
 80013a4:	f003 0301 	and.w	r3, r3, #1
 80013a8:	2b01      	cmp	r3, #1
 80013aa:	d101      	bne.n	80013b0 <LL_ADC_IsEnabled+0x18>
 80013ac:	2301      	movs	r3, #1
 80013ae:	e000      	b.n	80013b2 <LL_ADC_IsEnabled+0x1a>
 80013b0:	2300      	movs	r3, #0
}
 80013b2:	4618      	mov	r0, r3
 80013b4:	370c      	adds	r7, #12
 80013b6:	46bd      	mov	sp, r7
 80013b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013bc:	4770      	bx	lr

080013be <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80013be:	b480      	push	{r7}
 80013c0:	b083      	sub	sp, #12
 80013c2:	af00      	add	r7, sp, #0
 80013c4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	689b      	ldr	r3, [r3, #8]
 80013ca:	f003 0302 	and.w	r3, r3, #2
 80013ce:	2b02      	cmp	r3, #2
 80013d0:	d101      	bne.n	80013d6 <LL_ADC_IsDisableOngoing+0x18>
 80013d2:	2301      	movs	r3, #1
 80013d4:	e000      	b.n	80013d8 <LL_ADC_IsDisableOngoing+0x1a>
 80013d6:	2300      	movs	r3, #0
}
 80013d8:	4618      	mov	r0, r3
 80013da:	370c      	adds	r7, #12
 80013dc:	46bd      	mov	sp, r7
 80013de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e2:	4770      	bx	lr

080013e4 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80013e4:	b480      	push	{r7}
 80013e6:	b083      	sub	sp, #12
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	689b      	ldr	r3, [r3, #8]
 80013f0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80013f4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80013f8:	f043 0204 	orr.w	r2, r3, #4
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001400:	bf00      	nop
 8001402:	370c      	adds	r7, #12
 8001404:	46bd      	mov	sp, r7
 8001406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140a:	4770      	bx	lr

0800140c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800140c:	b480      	push	{r7}
 800140e:	b083      	sub	sp, #12
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	689b      	ldr	r3, [r3, #8]
 8001418:	f003 0304 	and.w	r3, r3, #4
 800141c:	2b04      	cmp	r3, #4
 800141e:	d101      	bne.n	8001424 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001420:	2301      	movs	r3, #1
 8001422:	e000      	b.n	8001426 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001424:	2300      	movs	r3, #0
}
 8001426:	4618      	mov	r0, r3
 8001428:	370c      	adds	r7, #12
 800142a:	46bd      	mov	sp, r7
 800142c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001430:	4770      	bx	lr

08001432 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001432:	b480      	push	{r7}
 8001434:	b083      	sub	sp, #12
 8001436:	af00      	add	r7, sp, #0
 8001438:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	689b      	ldr	r3, [r3, #8]
 800143e:	f003 0308 	and.w	r3, r3, #8
 8001442:	2b08      	cmp	r3, #8
 8001444:	d101      	bne.n	800144a <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001446:	2301      	movs	r3, #1
 8001448:	e000      	b.n	800144c <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800144a:	2300      	movs	r3, #0
}
 800144c:	4618      	mov	r0, r3
 800144e:	370c      	adds	r7, #12
 8001450:	46bd      	mov	sp, r7
 8001452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001456:	4770      	bx	lr

08001458 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001458:	b590      	push	{r4, r7, lr}
 800145a:	b089      	sub	sp, #36	@ 0x24
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001460:	2300      	movs	r3, #0
 8001462:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001464:	2300      	movs	r3, #0
 8001466:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	2b00      	cmp	r3, #0
 800146c:	d101      	bne.n	8001472 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800146e:	2301      	movs	r3, #1
 8001470:	e167      	b.n	8001742 <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	695b      	ldr	r3, [r3, #20]
 8001476:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800147c:	2b00      	cmp	r3, #0
 800147e:	d109      	bne.n	8001494 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001480:	6878      	ldr	r0, [r7, #4]
 8001482:	f7ff fafb 	bl	8000a7c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	2200      	movs	r2, #0
 800148a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	2200      	movs	r2, #0
 8001490:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	4618      	mov	r0, r3
 800149a:	f7ff ff19 	bl	80012d0 <LL_ADC_IsDeepPowerDownEnabled>
 800149e:	4603      	mov	r3, r0
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d004      	beq.n	80014ae <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	4618      	mov	r0, r3
 80014aa:	f7ff feff 	bl	80012ac <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	4618      	mov	r0, r3
 80014b4:	f7ff ff34 	bl	8001320 <LL_ADC_IsInternalRegulatorEnabled>
 80014b8:	4603      	mov	r3, r0
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d115      	bne.n	80014ea <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	4618      	mov	r0, r3
 80014c4:	f7ff ff18 	bl	80012f8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80014c8:	4ba0      	ldr	r3, [pc, #640]	@ (800174c <HAL_ADC_Init+0x2f4>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	099b      	lsrs	r3, r3, #6
 80014ce:	4aa0      	ldr	r2, [pc, #640]	@ (8001750 <HAL_ADC_Init+0x2f8>)
 80014d0:	fba2 2303 	umull	r2, r3, r2, r3
 80014d4:	099b      	lsrs	r3, r3, #6
 80014d6:	3301      	adds	r3, #1
 80014d8:	005b      	lsls	r3, r3, #1
 80014da:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80014dc:	e002      	b.n	80014e4 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	3b01      	subs	r3, #1
 80014e2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d1f9      	bne.n	80014de <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	4618      	mov	r0, r3
 80014f0:	f7ff ff16 	bl	8001320 <LL_ADC_IsInternalRegulatorEnabled>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d10d      	bne.n	8001516 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80014fe:	f043 0210 	orr.w	r2, r3, #16
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800150a:	f043 0201 	orr.w	r2, r3, #1
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8001512:	2301      	movs	r3, #1
 8001514:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	4618      	mov	r0, r3
 800151c:	f7ff ff76 	bl	800140c <LL_ADC_REG_IsConversionOngoing>
 8001520:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001526:	f003 0310 	and.w	r3, r3, #16
 800152a:	2b00      	cmp	r3, #0
 800152c:	f040 8100 	bne.w	8001730 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001530:	697b      	ldr	r3, [r7, #20]
 8001532:	2b00      	cmp	r3, #0
 8001534:	f040 80fc 	bne.w	8001730 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800153c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001540:	f043 0202 	orr.w	r2, r3, #2
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	4618      	mov	r0, r3
 800154e:	f7ff ff23 	bl	8001398 <LL_ADC_IsEnabled>
 8001552:	4603      	mov	r3, r0
 8001554:	2b00      	cmp	r3, #0
 8001556:	d111      	bne.n	800157c <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001558:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800155c:	f7ff ff1c 	bl	8001398 <LL_ADC_IsEnabled>
 8001560:	4604      	mov	r4, r0
 8001562:	487c      	ldr	r0, [pc, #496]	@ (8001754 <HAL_ADC_Init+0x2fc>)
 8001564:	f7ff ff18 	bl	8001398 <LL_ADC_IsEnabled>
 8001568:	4603      	mov	r3, r0
 800156a:	4323      	orrs	r3, r4
 800156c:	2b00      	cmp	r3, #0
 800156e:	d105      	bne.n	800157c <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	685b      	ldr	r3, [r3, #4]
 8001574:	4619      	mov	r1, r3
 8001576:	4878      	ldr	r0, [pc, #480]	@ (8001758 <HAL_ADC_Init+0x300>)
 8001578:	f7ff fd2a 	bl	8000fd0 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	7f5b      	ldrb	r3, [r3, #29]
 8001580:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001586:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 800158c:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8001592:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800159a:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800159c:	4313      	orrs	r3, r2
 800159e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80015a6:	2b01      	cmp	r3, #1
 80015a8:	d106      	bne.n	80015b8 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015ae:	3b01      	subs	r3, #1
 80015b0:	045b      	lsls	r3, r3, #17
 80015b2:	69ba      	ldr	r2, [r7, #24]
 80015b4:	4313      	orrs	r3, r2
 80015b6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d009      	beq.n	80015d4 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80015c4:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015cc:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80015ce:	69ba      	ldr	r2, [r7, #24]
 80015d0:	4313      	orrs	r3, r2
 80015d2:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	68da      	ldr	r2, [r3, #12]
 80015da:	4b60      	ldr	r3, [pc, #384]	@ (800175c <HAL_ADC_Init+0x304>)
 80015dc:	4013      	ands	r3, r2
 80015de:	687a      	ldr	r2, [r7, #4]
 80015e0:	6812      	ldr	r2, [r2, #0]
 80015e2:	69b9      	ldr	r1, [r7, #24]
 80015e4:	430b      	orrs	r3, r1
 80015e6:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	691b      	ldr	r3, [r3, #16]
 80015ee:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	430a      	orrs	r2, r1
 80015fc:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	4618      	mov	r0, r3
 8001604:	f7ff ff15 	bl	8001432 <LL_ADC_INJ_IsConversionOngoing>
 8001608:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800160a:	697b      	ldr	r3, [r7, #20]
 800160c:	2b00      	cmp	r3, #0
 800160e:	d16d      	bne.n	80016ec <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001610:	693b      	ldr	r3, [r7, #16]
 8001612:	2b00      	cmp	r3, #0
 8001614:	d16a      	bne.n	80016ec <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800161a:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001622:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001624:	4313      	orrs	r3, r2
 8001626:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	68db      	ldr	r3, [r3, #12]
 800162e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001632:	f023 0302 	bic.w	r3, r3, #2
 8001636:	687a      	ldr	r2, [r7, #4]
 8001638:	6812      	ldr	r2, [r2, #0]
 800163a:	69b9      	ldr	r1, [r7, #24]
 800163c:	430b      	orrs	r3, r1
 800163e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	691b      	ldr	r3, [r3, #16]
 8001644:	2b00      	cmp	r3, #0
 8001646:	d017      	beq.n	8001678 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	691a      	ldr	r2, [r3, #16]
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8001656:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8001660:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001664:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001668:	687a      	ldr	r2, [r7, #4]
 800166a:	6911      	ldr	r1, [r2, #16]
 800166c:	687a      	ldr	r2, [r7, #4]
 800166e:	6812      	ldr	r2, [r2, #0]
 8001670:	430b      	orrs	r3, r1
 8001672:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8001676:	e013      	b.n	80016a0 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	691a      	ldr	r2, [r3, #16]
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8001686:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8001690:	687a      	ldr	r2, [r7, #4]
 8001692:	6812      	ldr	r2, [r2, #0]
 8001694:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001698:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800169c:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80016a6:	2b01      	cmp	r3, #1
 80016a8:	d118      	bne.n	80016dc <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	691b      	ldr	r3, [r3, #16]
 80016b0:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80016b4:	f023 0304 	bic.w	r3, r3, #4
 80016b8:	687a      	ldr	r2, [r7, #4]
 80016ba:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 80016bc:	687a      	ldr	r2, [r7, #4]
 80016be:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80016c0:	4311      	orrs	r1, r2
 80016c2:	687a      	ldr	r2, [r7, #4]
 80016c4:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80016c6:	4311      	orrs	r1, r2
 80016c8:	687a      	ldr	r2, [r7, #4]
 80016ca:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80016cc:	430a      	orrs	r2, r1
 80016ce:	431a      	orrs	r2, r3
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	f042 0201 	orr.w	r2, r2, #1
 80016d8:	611a      	str	r2, [r3, #16]
 80016da:	e007      	b.n	80016ec <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	691a      	ldr	r2, [r3, #16]
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	f022 0201 	bic.w	r2, r2, #1
 80016ea:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	695b      	ldr	r3, [r3, #20]
 80016f0:	2b01      	cmp	r3, #1
 80016f2:	d10c      	bne.n	800170e <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016fa:	f023 010f 	bic.w	r1, r3, #15
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	6a1b      	ldr	r3, [r3, #32]
 8001702:	1e5a      	subs	r2, r3, #1
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	430a      	orrs	r2, r1
 800170a:	631a      	str	r2, [r3, #48]	@ 0x30
 800170c:	e007      	b.n	800171e <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	f022 020f 	bic.w	r2, r2, #15
 800171c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001722:	f023 0303 	bic.w	r3, r3, #3
 8001726:	f043 0201 	orr.w	r2, r3, #1
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800172e:	e007      	b.n	8001740 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001734:	f043 0210 	orr.w	r2, r3, #16
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800173c:	2301      	movs	r3, #1
 800173e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001740:	7ffb      	ldrb	r3, [r7, #31]
}
 8001742:	4618      	mov	r0, r3
 8001744:	3724      	adds	r7, #36	@ 0x24
 8001746:	46bd      	mov	sp, r7
 8001748:	bd90      	pop	{r4, r7, pc}
 800174a:	bf00      	nop
 800174c:	200000ec 	.word	0x200000ec
 8001750:	053e2d63 	.word	0x053e2d63
 8001754:	50000100 	.word	0x50000100
 8001758:	50000300 	.word	0x50000300
 800175c:	fff04007 	.word	0xfff04007

08001760 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b086      	sub	sp, #24
 8001764:	af00      	add	r7, sp, #0
 8001766:	60f8      	str	r0, [r7, #12]
 8001768:	60b9      	str	r1, [r7, #8]
 800176a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800176c:	4851      	ldr	r0, [pc, #324]	@ (80018b4 <HAL_ADC_Start_DMA+0x154>)
 800176e:	f7ff fd8f 	bl	8001290 <LL_ADC_GetMultimode>
 8001772:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	4618      	mov	r0, r3
 800177a:	f7ff fe47 	bl	800140c <LL_ADC_REG_IsConversionOngoing>
 800177e:	4603      	mov	r3, r0
 8001780:	2b00      	cmp	r3, #0
 8001782:	f040 808f 	bne.w	80018a4 <HAL_ADC_Start_DMA+0x144>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800178c:	2b01      	cmp	r3, #1
 800178e:	d101      	bne.n	8001794 <HAL_ADC_Start_DMA+0x34>
 8001790:	2302      	movs	r3, #2
 8001792:	e08a      	b.n	80018aa <HAL_ADC_Start_DMA+0x14a>
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	2201      	movs	r2, #1
 8001798:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 800179c:	693b      	ldr	r3, [r7, #16]
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d005      	beq.n	80017ae <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80017a2:	693b      	ldr	r3, [r7, #16]
 80017a4:	2b05      	cmp	r3, #5
 80017a6:	d002      	beq.n	80017ae <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80017a8:	693b      	ldr	r3, [r7, #16]
 80017aa:	2b09      	cmp	r3, #9
 80017ac:	d173      	bne.n	8001896 <HAL_ADC_Start_DMA+0x136>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80017ae:	68f8      	ldr	r0, [r7, #12]
 80017b0:	f000 fc98 	bl	80020e4 <ADC_Enable>
 80017b4:	4603      	mov	r3, r0
 80017b6:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80017b8:	7dfb      	ldrb	r3, [r7, #23]
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d166      	bne.n	800188c <HAL_ADC_Start_DMA+0x12c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80017c2:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80017c6:	f023 0301 	bic.w	r3, r3, #1
 80017ca:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	4a38      	ldr	r2, [pc, #224]	@ (80018b8 <HAL_ADC_Start_DMA+0x158>)
 80017d8:	4293      	cmp	r3, r2
 80017da:	d002      	beq.n	80017e2 <HAL_ADC_Start_DMA+0x82>
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	e001      	b.n	80017e6 <HAL_ADC_Start_DMA+0x86>
 80017e2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80017e6:	68fa      	ldr	r2, [r7, #12]
 80017e8:	6812      	ldr	r2, [r2, #0]
 80017ea:	4293      	cmp	r3, r2
 80017ec:	d002      	beq.n	80017f4 <HAL_ADC_Start_DMA+0x94>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80017ee:	693b      	ldr	r3, [r7, #16]
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d105      	bne.n	8001800 <HAL_ADC_Start_DMA+0xa0>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80017f8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001804:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001808:	2b00      	cmp	r3, #0
 800180a:	d006      	beq.n	800181a <HAL_ADC_Start_DMA+0xba>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001810:	f023 0206 	bic.w	r2, r3, #6
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	661a      	str	r2, [r3, #96]	@ 0x60
 8001818:	e002      	b.n	8001820 <HAL_ADC_Start_DMA+0xc0>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	2200      	movs	r2, #0
 800181e:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001824:	4a25      	ldr	r2, [pc, #148]	@ (80018bc <HAL_ADC_Start_DMA+0x15c>)
 8001826:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800182c:	4a24      	ldr	r2, [pc, #144]	@ (80018c0 <HAL_ADC_Start_DMA+0x160>)
 800182e:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001834:	4a23      	ldr	r2, [pc, #140]	@ (80018c4 <HAL_ADC_Start_DMA+0x164>)
 8001836:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	221c      	movs	r2, #28
 800183e:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	2200      	movs	r2, #0
 8001844:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	685a      	ldr	r2, [r3, #4]
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	f042 0210 	orr.w	r2, r2, #16
 8001856:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	68da      	ldr	r2, [r3, #12]
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	f042 0201 	orr.w	r2, r2, #1
 8001866:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	3340      	adds	r3, #64	@ 0x40
 8001872:	4619      	mov	r1, r3
 8001874:	68ba      	ldr	r2, [r7, #8]
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	f001 f8be 	bl	80029f8 <HAL_DMA_Start_IT>
 800187c:	4603      	mov	r3, r0
 800187e:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	4618      	mov	r0, r3
 8001886:	f7ff fdad 	bl	80013e4 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 800188a:	e00d      	b.n	80018a8 <HAL_ADC_Start_DMA+0x148>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	2200      	movs	r2, #0
 8001890:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 8001894:	e008      	b.n	80018a8 <HAL_ADC_Start_DMA+0x148>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8001896:	2301      	movs	r3, #1
 8001898:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	2200      	movs	r2, #0
 800189e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 80018a2:	e001      	b.n	80018a8 <HAL_ADC_Start_DMA+0x148>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80018a4:	2302      	movs	r3, #2
 80018a6:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80018a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80018aa:	4618      	mov	r0, r3
 80018ac:	3718      	adds	r7, #24
 80018ae:	46bd      	mov	sp, r7
 80018b0:	bd80      	pop	{r7, pc}
 80018b2:	bf00      	nop
 80018b4:	50000300 	.word	0x50000300
 80018b8:	50000100 	.word	0x50000100
 80018bc:	080022af 	.word	0x080022af
 80018c0:	08002387 	.word	0x08002387
 80018c4:	080023a3 	.word	0x080023a3

080018c8 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80018c8:	b480      	push	{r7}
 80018ca:	b083      	sub	sp, #12
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80018d0:	bf00      	nop
 80018d2:	370c      	adds	r7, #12
 80018d4:	46bd      	mov	sp, r7
 80018d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018da:	4770      	bx	lr

080018dc <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80018dc:	b480      	push	{r7}
 80018de:	b083      	sub	sp, #12
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80018e4:	bf00      	nop
 80018e6:	370c      	adds	r7, #12
 80018e8:	46bd      	mov	sp, r7
 80018ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ee:	4770      	bx	lr

080018f0 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80018f0:	b480      	push	{r7}
 80018f2:	b083      	sub	sp, #12
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80018f8:	bf00      	nop
 80018fa:	370c      	adds	r7, #12
 80018fc:	46bd      	mov	sp, r7
 80018fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001902:	4770      	bx	lr

08001904 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b0b6      	sub	sp, #216	@ 0xd8
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
 800190c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800190e:	2300      	movs	r3, #0
 8001910:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001914:	2300      	movs	r3, #0
 8001916:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800191e:	2b01      	cmp	r3, #1
 8001920:	d101      	bne.n	8001926 <HAL_ADC_ConfigChannel+0x22>
 8001922:	2302      	movs	r3, #2
 8001924:	e3c8      	b.n	80020b8 <HAL_ADC_ConfigChannel+0x7b4>
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	2201      	movs	r2, #1
 800192a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	4618      	mov	r0, r3
 8001934:	f7ff fd6a 	bl	800140c <LL_ADC_REG_IsConversionOngoing>
 8001938:	4603      	mov	r3, r0
 800193a:	2b00      	cmp	r3, #0
 800193c:	f040 83ad 	bne.w	800209a <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	6818      	ldr	r0, [r3, #0]
 8001944:	683b      	ldr	r3, [r7, #0]
 8001946:	6859      	ldr	r1, [r3, #4]
 8001948:	683b      	ldr	r3, [r7, #0]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	461a      	mov	r2, r3
 800194e:	f7ff fc24 	bl	800119a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	4618      	mov	r0, r3
 8001958:	f7ff fd58 	bl	800140c <LL_ADC_REG_IsConversionOngoing>
 800195c:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	4618      	mov	r0, r3
 8001966:	f7ff fd64 	bl	8001432 <LL_ADC_INJ_IsConversionOngoing>
 800196a:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800196e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8001972:	2b00      	cmp	r3, #0
 8001974:	f040 81d9 	bne.w	8001d2a <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001978:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800197c:	2b00      	cmp	r3, #0
 800197e:	f040 81d4 	bne.w	8001d2a <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8001982:	683b      	ldr	r3, [r7, #0]
 8001984:	689b      	ldr	r3, [r3, #8]
 8001986:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800198a:	d10f      	bne.n	80019ac <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	6818      	ldr	r0, [r3, #0]
 8001990:	683b      	ldr	r3, [r7, #0]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	2200      	movs	r2, #0
 8001996:	4619      	mov	r1, r3
 8001998:	f7ff fc2b 	bl	80011f2 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80019a4:	4618      	mov	r0, r3
 80019a6:	f7ff fbd2 	bl	800114e <LL_ADC_SetSamplingTimeCommonConfig>
 80019aa:	e00e      	b.n	80019ca <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	6818      	ldr	r0, [r3, #0]
 80019b0:	683b      	ldr	r3, [r7, #0]
 80019b2:	6819      	ldr	r1, [r3, #0]
 80019b4:	683b      	ldr	r3, [r7, #0]
 80019b6:	689b      	ldr	r3, [r3, #8]
 80019b8:	461a      	mov	r2, r3
 80019ba:	f7ff fc1a 	bl	80011f2 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	2100      	movs	r1, #0
 80019c4:	4618      	mov	r0, r3
 80019c6:	f7ff fbc2 	bl	800114e <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80019ca:	683b      	ldr	r3, [r7, #0]
 80019cc:	695a      	ldr	r2, [r3, #20]
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	68db      	ldr	r3, [r3, #12]
 80019d4:	08db      	lsrs	r3, r3, #3
 80019d6:	f003 0303 	and.w	r3, r3, #3
 80019da:	005b      	lsls	r3, r3, #1
 80019dc:	fa02 f303 	lsl.w	r3, r2, r3
 80019e0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80019e4:	683b      	ldr	r3, [r7, #0]
 80019e6:	691b      	ldr	r3, [r3, #16]
 80019e8:	2b04      	cmp	r3, #4
 80019ea:	d022      	beq.n	8001a32 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	6818      	ldr	r0, [r3, #0]
 80019f0:	683b      	ldr	r3, [r7, #0]
 80019f2:	6919      	ldr	r1, [r3, #16]
 80019f4:	683b      	ldr	r3, [r7, #0]
 80019f6:	681a      	ldr	r2, [r3, #0]
 80019f8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80019fc:	f7ff fb1c 	bl	8001038 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	6818      	ldr	r0, [r3, #0]
 8001a04:	683b      	ldr	r3, [r7, #0]
 8001a06:	6919      	ldr	r1, [r3, #16]
 8001a08:	683b      	ldr	r3, [r7, #0]
 8001a0a:	699b      	ldr	r3, [r3, #24]
 8001a0c:	461a      	mov	r2, r3
 8001a0e:	f7ff fb68 	bl	80010e2 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	6818      	ldr	r0, [r3, #0]
 8001a16:	683b      	ldr	r3, [r7, #0]
 8001a18:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8001a1a:	683b      	ldr	r3, [r7, #0]
 8001a1c:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8001a1e:	2b01      	cmp	r3, #1
 8001a20:	d102      	bne.n	8001a28 <HAL_ADC_ConfigChannel+0x124>
 8001a22:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001a26:	e000      	b.n	8001a2a <HAL_ADC_ConfigChannel+0x126>
 8001a28:	2300      	movs	r3, #0
 8001a2a:	461a      	mov	r2, r3
 8001a2c:	f7ff fb74 	bl	8001118 <LL_ADC_SetOffsetSaturation>
 8001a30:	e17b      	b.n	8001d2a <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	2100      	movs	r1, #0
 8001a38:	4618      	mov	r0, r3
 8001a3a:	f7ff fb21 	bl	8001080 <LL_ADC_GetOffsetChannel>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d10a      	bne.n	8001a5e <HAL_ADC_ConfigChannel+0x15a>
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	2100      	movs	r1, #0
 8001a4e:	4618      	mov	r0, r3
 8001a50:	f7ff fb16 	bl	8001080 <LL_ADC_GetOffsetChannel>
 8001a54:	4603      	mov	r3, r0
 8001a56:	0e9b      	lsrs	r3, r3, #26
 8001a58:	f003 021f 	and.w	r2, r3, #31
 8001a5c:	e01e      	b.n	8001a9c <HAL_ADC_ConfigChannel+0x198>
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	2100      	movs	r1, #0
 8001a64:	4618      	mov	r0, r3
 8001a66:	f7ff fb0b 	bl	8001080 <LL_ADC_GetOffsetChannel>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a70:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001a74:	fa93 f3a3 	rbit	r3, r3
 8001a78:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001a7c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001a80:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001a84:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d101      	bne.n	8001a90 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8001a8c:	2320      	movs	r3, #32
 8001a8e:	e004      	b.n	8001a9a <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8001a90:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001a94:	fab3 f383 	clz	r3, r3
 8001a98:	b2db      	uxtb	r3, r3
 8001a9a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001a9c:	683b      	ldr	r3, [r7, #0]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d105      	bne.n	8001ab4 <HAL_ADC_ConfigChannel+0x1b0>
 8001aa8:	683b      	ldr	r3, [r7, #0]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	0e9b      	lsrs	r3, r3, #26
 8001aae:	f003 031f 	and.w	r3, r3, #31
 8001ab2:	e018      	b.n	8001ae6 <HAL_ADC_ConfigChannel+0x1e2>
 8001ab4:	683b      	ldr	r3, [r7, #0]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001abc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001ac0:	fa93 f3a3 	rbit	r3, r3
 8001ac4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8001ac8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001acc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8001ad0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d101      	bne.n	8001adc <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8001ad8:	2320      	movs	r3, #32
 8001ada:	e004      	b.n	8001ae6 <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8001adc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001ae0:	fab3 f383 	clz	r3, r3
 8001ae4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001ae6:	429a      	cmp	r2, r3
 8001ae8:	d106      	bne.n	8001af8 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	2200      	movs	r2, #0
 8001af0:	2100      	movs	r1, #0
 8001af2:	4618      	mov	r0, r3
 8001af4:	f7ff fada 	bl	80010ac <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	2101      	movs	r1, #1
 8001afe:	4618      	mov	r0, r3
 8001b00:	f7ff fabe 	bl	8001080 <LL_ADC_GetOffsetChannel>
 8001b04:	4603      	mov	r3, r0
 8001b06:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d10a      	bne.n	8001b24 <HAL_ADC_ConfigChannel+0x220>
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	2101      	movs	r1, #1
 8001b14:	4618      	mov	r0, r3
 8001b16:	f7ff fab3 	bl	8001080 <LL_ADC_GetOffsetChannel>
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	0e9b      	lsrs	r3, r3, #26
 8001b1e:	f003 021f 	and.w	r2, r3, #31
 8001b22:	e01e      	b.n	8001b62 <HAL_ADC_ConfigChannel+0x25e>
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	2101      	movs	r1, #1
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	f7ff faa8 	bl	8001080 <LL_ADC_GetOffsetChannel>
 8001b30:	4603      	mov	r3, r0
 8001b32:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b36:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001b3a:	fa93 f3a3 	rbit	r3, r3
 8001b3e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8001b42:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001b46:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8001b4a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d101      	bne.n	8001b56 <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8001b52:	2320      	movs	r3, #32
 8001b54:	e004      	b.n	8001b60 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8001b56:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001b5a:	fab3 f383 	clz	r3, r3
 8001b5e:	b2db      	uxtb	r3, r3
 8001b60:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001b62:	683b      	ldr	r3, [r7, #0]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d105      	bne.n	8001b7a <HAL_ADC_ConfigChannel+0x276>
 8001b6e:	683b      	ldr	r3, [r7, #0]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	0e9b      	lsrs	r3, r3, #26
 8001b74:	f003 031f 	and.w	r3, r3, #31
 8001b78:	e018      	b.n	8001bac <HAL_ADC_ConfigChannel+0x2a8>
 8001b7a:	683b      	ldr	r3, [r7, #0]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b82:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001b86:	fa93 f3a3 	rbit	r3, r3
 8001b8a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8001b8e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001b92:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8001b96:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d101      	bne.n	8001ba2 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8001b9e:	2320      	movs	r3, #32
 8001ba0:	e004      	b.n	8001bac <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8001ba2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001ba6:	fab3 f383 	clz	r3, r3
 8001baa:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001bac:	429a      	cmp	r2, r3
 8001bae:	d106      	bne.n	8001bbe <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	2101      	movs	r1, #1
 8001bb8:	4618      	mov	r0, r3
 8001bba:	f7ff fa77 	bl	80010ac <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	2102      	movs	r1, #2
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	f7ff fa5b 	bl	8001080 <LL_ADC_GetOffsetChannel>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d10a      	bne.n	8001bea <HAL_ADC_ConfigChannel+0x2e6>
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	2102      	movs	r1, #2
 8001bda:	4618      	mov	r0, r3
 8001bdc:	f7ff fa50 	bl	8001080 <LL_ADC_GetOffsetChannel>
 8001be0:	4603      	mov	r3, r0
 8001be2:	0e9b      	lsrs	r3, r3, #26
 8001be4:	f003 021f 	and.w	r2, r3, #31
 8001be8:	e01e      	b.n	8001c28 <HAL_ADC_ConfigChannel+0x324>
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	2102      	movs	r1, #2
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	f7ff fa45 	bl	8001080 <LL_ADC_GetOffsetChannel>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bfc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001c00:	fa93 f3a3 	rbit	r3, r3
 8001c04:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8001c08:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001c0c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8001c10:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d101      	bne.n	8001c1c <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8001c18:	2320      	movs	r3, #32
 8001c1a:	e004      	b.n	8001c26 <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8001c1c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001c20:	fab3 f383 	clz	r3, r3
 8001c24:	b2db      	uxtb	r3, r3
 8001c26:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d105      	bne.n	8001c40 <HAL_ADC_ConfigChannel+0x33c>
 8001c34:	683b      	ldr	r3, [r7, #0]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	0e9b      	lsrs	r3, r3, #26
 8001c3a:	f003 031f 	and.w	r3, r3, #31
 8001c3e:	e016      	b.n	8001c6e <HAL_ADC_ConfigChannel+0x36a>
 8001c40:	683b      	ldr	r3, [r7, #0]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c48:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001c4c:	fa93 f3a3 	rbit	r3, r3
 8001c50:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8001c52:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001c54:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8001c58:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d101      	bne.n	8001c64 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8001c60:	2320      	movs	r3, #32
 8001c62:	e004      	b.n	8001c6e <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8001c64:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001c68:	fab3 f383 	clz	r3, r3
 8001c6c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001c6e:	429a      	cmp	r2, r3
 8001c70:	d106      	bne.n	8001c80 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	2200      	movs	r2, #0
 8001c78:	2102      	movs	r1, #2
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	f7ff fa16 	bl	80010ac <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	2103      	movs	r1, #3
 8001c86:	4618      	mov	r0, r3
 8001c88:	f7ff f9fa 	bl	8001080 <LL_ADC_GetOffsetChannel>
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d10a      	bne.n	8001cac <HAL_ADC_ConfigChannel+0x3a8>
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	2103      	movs	r1, #3
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	f7ff f9ef 	bl	8001080 <LL_ADC_GetOffsetChannel>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	0e9b      	lsrs	r3, r3, #26
 8001ca6:	f003 021f 	and.w	r2, r3, #31
 8001caa:	e017      	b.n	8001cdc <HAL_ADC_ConfigChannel+0x3d8>
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	2103      	movs	r1, #3
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	f7ff f9e4 	bl	8001080 <LL_ADC_GetOffsetChannel>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cbc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001cbe:	fa93 f3a3 	rbit	r3, r3
 8001cc2:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8001cc4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001cc6:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8001cc8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d101      	bne.n	8001cd2 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8001cce:	2320      	movs	r3, #32
 8001cd0:	e003      	b.n	8001cda <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8001cd2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001cd4:	fab3 f383 	clz	r3, r3
 8001cd8:	b2db      	uxtb	r3, r3
 8001cda:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001cdc:	683b      	ldr	r3, [r7, #0]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d105      	bne.n	8001cf4 <HAL_ADC_ConfigChannel+0x3f0>
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	0e9b      	lsrs	r3, r3, #26
 8001cee:	f003 031f 	and.w	r3, r3, #31
 8001cf2:	e011      	b.n	8001d18 <HAL_ADC_ConfigChannel+0x414>
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cfa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001cfc:	fa93 f3a3 	rbit	r3, r3
 8001d00:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8001d02:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001d04:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8001d06:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d101      	bne.n	8001d10 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8001d0c:	2320      	movs	r3, #32
 8001d0e:	e003      	b.n	8001d18 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8001d10:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001d12:	fab3 f383 	clz	r3, r3
 8001d16:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001d18:	429a      	cmp	r2, r3
 8001d1a:	d106      	bne.n	8001d2a <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	2200      	movs	r2, #0
 8001d22:	2103      	movs	r1, #3
 8001d24:	4618      	mov	r0, r3
 8001d26:	f7ff f9c1 	bl	80010ac <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	4618      	mov	r0, r3
 8001d30:	f7ff fb32 	bl	8001398 <LL_ADC_IsEnabled>
 8001d34:	4603      	mov	r3, r0
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	f040 8140 	bne.w	8001fbc <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	6818      	ldr	r0, [r3, #0]
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	6819      	ldr	r1, [r3, #0]
 8001d44:	683b      	ldr	r3, [r7, #0]
 8001d46:	68db      	ldr	r3, [r3, #12]
 8001d48:	461a      	mov	r2, r3
 8001d4a:	f7ff fa7d 	bl	8001248 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001d4e:	683b      	ldr	r3, [r7, #0]
 8001d50:	68db      	ldr	r3, [r3, #12]
 8001d52:	4a8f      	ldr	r2, [pc, #572]	@ (8001f90 <HAL_ADC_ConfigChannel+0x68c>)
 8001d54:	4293      	cmp	r3, r2
 8001d56:	f040 8131 	bne.w	8001fbc <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d10b      	bne.n	8001d82 <HAL_ADC_ConfigChannel+0x47e>
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	0e9b      	lsrs	r3, r3, #26
 8001d70:	3301      	adds	r3, #1
 8001d72:	f003 031f 	and.w	r3, r3, #31
 8001d76:	2b09      	cmp	r3, #9
 8001d78:	bf94      	ite	ls
 8001d7a:	2301      	movls	r3, #1
 8001d7c:	2300      	movhi	r3, #0
 8001d7e:	b2db      	uxtb	r3, r3
 8001d80:	e019      	b.n	8001db6 <HAL_ADC_ConfigChannel+0x4b2>
 8001d82:	683b      	ldr	r3, [r7, #0]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d88:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001d8a:	fa93 f3a3 	rbit	r3, r3
 8001d8e:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8001d90:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001d92:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8001d94:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d101      	bne.n	8001d9e <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8001d9a:	2320      	movs	r3, #32
 8001d9c:	e003      	b.n	8001da6 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8001d9e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001da0:	fab3 f383 	clz	r3, r3
 8001da4:	b2db      	uxtb	r3, r3
 8001da6:	3301      	adds	r3, #1
 8001da8:	f003 031f 	and.w	r3, r3, #31
 8001dac:	2b09      	cmp	r3, #9
 8001dae:	bf94      	ite	ls
 8001db0:	2301      	movls	r3, #1
 8001db2:	2300      	movhi	r3, #0
 8001db4:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d079      	beq.n	8001eae <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001dba:	683b      	ldr	r3, [r7, #0]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d107      	bne.n	8001dd6 <HAL_ADC_ConfigChannel+0x4d2>
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	0e9b      	lsrs	r3, r3, #26
 8001dcc:	3301      	adds	r3, #1
 8001dce:	069b      	lsls	r3, r3, #26
 8001dd0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001dd4:	e015      	b.n	8001e02 <HAL_ADC_ConfigChannel+0x4fe>
 8001dd6:	683b      	ldr	r3, [r7, #0]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ddc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001dde:	fa93 f3a3 	rbit	r3, r3
 8001de2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8001de4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001de6:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8001de8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d101      	bne.n	8001df2 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8001dee:	2320      	movs	r3, #32
 8001df0:	e003      	b.n	8001dfa <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8001df2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001df4:	fab3 f383 	clz	r3, r3
 8001df8:	b2db      	uxtb	r3, r3
 8001dfa:	3301      	adds	r3, #1
 8001dfc:	069b      	lsls	r3, r3, #26
 8001dfe:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001e02:	683b      	ldr	r3, [r7, #0]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d109      	bne.n	8001e22 <HAL_ADC_ConfigChannel+0x51e>
 8001e0e:	683b      	ldr	r3, [r7, #0]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	0e9b      	lsrs	r3, r3, #26
 8001e14:	3301      	adds	r3, #1
 8001e16:	f003 031f 	and.w	r3, r3, #31
 8001e1a:	2101      	movs	r1, #1
 8001e1c:	fa01 f303 	lsl.w	r3, r1, r3
 8001e20:	e017      	b.n	8001e52 <HAL_ADC_ConfigChannel+0x54e>
 8001e22:	683b      	ldr	r3, [r7, #0]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e28:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001e2a:	fa93 f3a3 	rbit	r3, r3
 8001e2e:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8001e30:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001e32:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8001e34:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d101      	bne.n	8001e3e <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8001e3a:	2320      	movs	r3, #32
 8001e3c:	e003      	b.n	8001e46 <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8001e3e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001e40:	fab3 f383 	clz	r3, r3
 8001e44:	b2db      	uxtb	r3, r3
 8001e46:	3301      	adds	r3, #1
 8001e48:	f003 031f 	and.w	r3, r3, #31
 8001e4c:	2101      	movs	r1, #1
 8001e4e:	fa01 f303 	lsl.w	r3, r1, r3
 8001e52:	ea42 0103 	orr.w	r1, r2, r3
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d10a      	bne.n	8001e78 <HAL_ADC_ConfigChannel+0x574>
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	0e9b      	lsrs	r3, r3, #26
 8001e68:	3301      	adds	r3, #1
 8001e6a:	f003 021f 	and.w	r2, r3, #31
 8001e6e:	4613      	mov	r3, r2
 8001e70:	005b      	lsls	r3, r3, #1
 8001e72:	4413      	add	r3, r2
 8001e74:	051b      	lsls	r3, r3, #20
 8001e76:	e018      	b.n	8001eaa <HAL_ADC_ConfigChannel+0x5a6>
 8001e78:	683b      	ldr	r3, [r7, #0]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001e80:	fa93 f3a3 	rbit	r3, r3
 8001e84:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8001e86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001e88:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8001e8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d101      	bne.n	8001e94 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8001e90:	2320      	movs	r3, #32
 8001e92:	e003      	b.n	8001e9c <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8001e94:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001e96:	fab3 f383 	clz	r3, r3
 8001e9a:	b2db      	uxtb	r3, r3
 8001e9c:	3301      	adds	r3, #1
 8001e9e:	f003 021f 	and.w	r2, r3, #31
 8001ea2:	4613      	mov	r3, r2
 8001ea4:	005b      	lsls	r3, r3, #1
 8001ea6:	4413      	add	r3, r2
 8001ea8:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001eaa:	430b      	orrs	r3, r1
 8001eac:	e081      	b.n	8001fb2 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001eae:	683b      	ldr	r3, [r7, #0]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d107      	bne.n	8001eca <HAL_ADC_ConfigChannel+0x5c6>
 8001eba:	683b      	ldr	r3, [r7, #0]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	0e9b      	lsrs	r3, r3, #26
 8001ec0:	3301      	adds	r3, #1
 8001ec2:	069b      	lsls	r3, r3, #26
 8001ec4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001ec8:	e015      	b.n	8001ef6 <HAL_ADC_ConfigChannel+0x5f2>
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ed0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ed2:	fa93 f3a3 	rbit	r3, r3
 8001ed6:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8001ed8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001eda:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8001edc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d101      	bne.n	8001ee6 <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8001ee2:	2320      	movs	r3, #32
 8001ee4:	e003      	b.n	8001eee <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8001ee6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001ee8:	fab3 f383 	clz	r3, r3
 8001eec:	b2db      	uxtb	r3, r3
 8001eee:	3301      	adds	r3, #1
 8001ef0:	069b      	lsls	r3, r3, #26
 8001ef2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001ef6:	683b      	ldr	r3, [r7, #0]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d109      	bne.n	8001f16 <HAL_ADC_ConfigChannel+0x612>
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	0e9b      	lsrs	r3, r3, #26
 8001f08:	3301      	adds	r3, #1
 8001f0a:	f003 031f 	and.w	r3, r3, #31
 8001f0e:	2101      	movs	r1, #1
 8001f10:	fa01 f303 	lsl.w	r3, r1, r3
 8001f14:	e017      	b.n	8001f46 <HAL_ADC_ConfigChannel+0x642>
 8001f16:	683b      	ldr	r3, [r7, #0]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f1c:	6a3b      	ldr	r3, [r7, #32]
 8001f1e:	fa93 f3a3 	rbit	r3, r3
 8001f22:	61fb      	str	r3, [r7, #28]
  return result;
 8001f24:	69fb      	ldr	r3, [r7, #28]
 8001f26:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8001f28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d101      	bne.n	8001f32 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8001f2e:	2320      	movs	r3, #32
 8001f30:	e003      	b.n	8001f3a <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8001f32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f34:	fab3 f383 	clz	r3, r3
 8001f38:	b2db      	uxtb	r3, r3
 8001f3a:	3301      	adds	r3, #1
 8001f3c:	f003 031f 	and.w	r3, r3, #31
 8001f40:	2101      	movs	r1, #1
 8001f42:	fa01 f303 	lsl.w	r3, r1, r3
 8001f46:	ea42 0103 	orr.w	r1, r2, r3
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d10d      	bne.n	8001f72 <HAL_ADC_ConfigChannel+0x66e>
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	0e9b      	lsrs	r3, r3, #26
 8001f5c:	3301      	adds	r3, #1
 8001f5e:	f003 021f 	and.w	r2, r3, #31
 8001f62:	4613      	mov	r3, r2
 8001f64:	005b      	lsls	r3, r3, #1
 8001f66:	4413      	add	r3, r2
 8001f68:	3b1e      	subs	r3, #30
 8001f6a:	051b      	lsls	r3, r3, #20
 8001f6c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001f70:	e01e      	b.n	8001fb0 <HAL_ADC_ConfigChannel+0x6ac>
 8001f72:	683b      	ldr	r3, [r7, #0]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f78:	697b      	ldr	r3, [r7, #20]
 8001f7a:	fa93 f3a3 	rbit	r3, r3
 8001f7e:	613b      	str	r3, [r7, #16]
  return result;
 8001f80:	693b      	ldr	r3, [r7, #16]
 8001f82:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001f84:	69bb      	ldr	r3, [r7, #24]
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d104      	bne.n	8001f94 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8001f8a:	2320      	movs	r3, #32
 8001f8c:	e006      	b.n	8001f9c <HAL_ADC_ConfigChannel+0x698>
 8001f8e:	bf00      	nop
 8001f90:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8001f94:	69bb      	ldr	r3, [r7, #24]
 8001f96:	fab3 f383 	clz	r3, r3
 8001f9a:	b2db      	uxtb	r3, r3
 8001f9c:	3301      	adds	r3, #1
 8001f9e:	f003 021f 	and.w	r2, r3, #31
 8001fa2:	4613      	mov	r3, r2
 8001fa4:	005b      	lsls	r3, r3, #1
 8001fa6:	4413      	add	r3, r2
 8001fa8:	3b1e      	subs	r3, #30
 8001faa:	051b      	lsls	r3, r3, #20
 8001fac:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001fb0:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8001fb2:	683a      	ldr	r2, [r7, #0]
 8001fb4:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001fb6:	4619      	mov	r1, r3
 8001fb8:	f7ff f91b 	bl	80011f2 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	681a      	ldr	r2, [r3, #0]
 8001fc0:	4b3f      	ldr	r3, [pc, #252]	@ (80020c0 <HAL_ADC_ConfigChannel+0x7bc>)
 8001fc2:	4013      	ands	r3, r2
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d071      	beq.n	80020ac <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001fc8:	483e      	ldr	r0, [pc, #248]	@ (80020c4 <HAL_ADC_ConfigChannel+0x7c0>)
 8001fca:	f7ff f827 	bl	800101c <LL_ADC_GetCommonPathInternalCh>
 8001fce:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8001fd2:	683b      	ldr	r3, [r7, #0]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	4a3c      	ldr	r2, [pc, #240]	@ (80020c8 <HAL_ADC_ConfigChannel+0x7c4>)
 8001fd8:	4293      	cmp	r3, r2
 8001fda:	d004      	beq.n	8001fe6 <HAL_ADC_ConfigChannel+0x6e2>
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4a3a      	ldr	r2, [pc, #232]	@ (80020cc <HAL_ADC_ConfigChannel+0x7c8>)
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d127      	bne.n	8002036 <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001fe6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001fea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d121      	bne.n	8002036 <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001ffa:	d157      	bne.n	80020ac <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001ffc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002000:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002004:	4619      	mov	r1, r3
 8002006:	482f      	ldr	r0, [pc, #188]	@ (80020c4 <HAL_ADC_ConfigChannel+0x7c0>)
 8002008:	f7fe fff5 	bl	8000ff6 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800200c:	4b30      	ldr	r3, [pc, #192]	@ (80020d0 <HAL_ADC_ConfigChannel+0x7cc>)
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	099b      	lsrs	r3, r3, #6
 8002012:	4a30      	ldr	r2, [pc, #192]	@ (80020d4 <HAL_ADC_ConfigChannel+0x7d0>)
 8002014:	fba2 2303 	umull	r2, r3, r2, r3
 8002018:	099b      	lsrs	r3, r3, #6
 800201a:	1c5a      	adds	r2, r3, #1
 800201c:	4613      	mov	r3, r2
 800201e:	005b      	lsls	r3, r3, #1
 8002020:	4413      	add	r3, r2
 8002022:	009b      	lsls	r3, r3, #2
 8002024:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002026:	e002      	b.n	800202e <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	3b01      	subs	r3, #1
 800202c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	2b00      	cmp	r3, #0
 8002032:	d1f9      	bne.n	8002028 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002034:	e03a      	b.n	80020ac <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002036:	683b      	ldr	r3, [r7, #0]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	4a27      	ldr	r2, [pc, #156]	@ (80020d8 <HAL_ADC_ConfigChannel+0x7d4>)
 800203c:	4293      	cmp	r3, r2
 800203e:	d113      	bne.n	8002068 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002040:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002044:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002048:	2b00      	cmp	r3, #0
 800204a:	d10d      	bne.n	8002068 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	4a22      	ldr	r2, [pc, #136]	@ (80020dc <HAL_ADC_ConfigChannel+0x7d8>)
 8002052:	4293      	cmp	r3, r2
 8002054:	d02a      	beq.n	80020ac <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002056:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800205a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800205e:	4619      	mov	r1, r3
 8002060:	4818      	ldr	r0, [pc, #96]	@ (80020c4 <HAL_ADC_ConfigChannel+0x7c0>)
 8002062:	f7fe ffc8 	bl	8000ff6 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002066:	e021      	b.n	80020ac <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	4a1c      	ldr	r2, [pc, #112]	@ (80020e0 <HAL_ADC_ConfigChannel+0x7dc>)
 800206e:	4293      	cmp	r3, r2
 8002070:	d11c      	bne.n	80020ac <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002072:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002076:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800207a:	2b00      	cmp	r3, #0
 800207c:	d116      	bne.n	80020ac <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	4a16      	ldr	r2, [pc, #88]	@ (80020dc <HAL_ADC_ConfigChannel+0x7d8>)
 8002084:	4293      	cmp	r3, r2
 8002086:	d011      	beq.n	80020ac <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002088:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800208c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002090:	4619      	mov	r1, r3
 8002092:	480c      	ldr	r0, [pc, #48]	@ (80020c4 <HAL_ADC_ConfigChannel+0x7c0>)
 8002094:	f7fe ffaf 	bl	8000ff6 <LL_ADC_SetCommonPathInternalCh>
 8002098:	e008      	b.n	80020ac <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800209e:	f043 0220 	orr.w	r2, r3, #32
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80020a6:	2301      	movs	r3, #1
 80020a8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	2200      	movs	r2, #0
 80020b0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80020b4:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80020b8:	4618      	mov	r0, r3
 80020ba:	37d8      	adds	r7, #216	@ 0xd8
 80020bc:	46bd      	mov	sp, r7
 80020be:	bd80      	pop	{r7, pc}
 80020c0:	80080000 	.word	0x80080000
 80020c4:	50000300 	.word	0x50000300
 80020c8:	c3210000 	.word	0xc3210000
 80020cc:	90c00010 	.word	0x90c00010
 80020d0:	200000ec 	.word	0x200000ec
 80020d4:	053e2d63 	.word	0x053e2d63
 80020d8:	c7520000 	.word	0xc7520000
 80020dc:	50000100 	.word	0x50000100
 80020e0:	cb840000 	.word	0xcb840000

080020e4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b084      	sub	sp, #16
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80020ec:	2300      	movs	r3, #0
 80020ee:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	4618      	mov	r0, r3
 80020f6:	f7ff f94f 	bl	8001398 <LL_ADC_IsEnabled>
 80020fa:	4603      	mov	r3, r0
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d169      	bne.n	80021d4 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	689a      	ldr	r2, [r3, #8]
 8002106:	4b36      	ldr	r3, [pc, #216]	@ (80021e0 <ADC_Enable+0xfc>)
 8002108:	4013      	ands	r3, r2
 800210a:	2b00      	cmp	r3, #0
 800210c:	d00d      	beq.n	800212a <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002112:	f043 0210 	orr.w	r2, r3, #16
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800211e:	f043 0201 	orr.w	r2, r3, #1
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8002126:	2301      	movs	r3, #1
 8002128:	e055      	b.n	80021d6 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	4618      	mov	r0, r3
 8002130:	f7ff f90a 	bl	8001348 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002134:	482b      	ldr	r0, [pc, #172]	@ (80021e4 <ADC_Enable+0x100>)
 8002136:	f7fe ff71 	bl	800101c <LL_ADC_GetCommonPathInternalCh>
 800213a:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800213c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002140:	2b00      	cmp	r3, #0
 8002142:	d013      	beq.n	800216c <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002144:	4b28      	ldr	r3, [pc, #160]	@ (80021e8 <ADC_Enable+0x104>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	099b      	lsrs	r3, r3, #6
 800214a:	4a28      	ldr	r2, [pc, #160]	@ (80021ec <ADC_Enable+0x108>)
 800214c:	fba2 2303 	umull	r2, r3, r2, r3
 8002150:	099b      	lsrs	r3, r3, #6
 8002152:	1c5a      	adds	r2, r3, #1
 8002154:	4613      	mov	r3, r2
 8002156:	005b      	lsls	r3, r3, #1
 8002158:	4413      	add	r3, r2
 800215a:	009b      	lsls	r3, r3, #2
 800215c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800215e:	e002      	b.n	8002166 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8002160:	68bb      	ldr	r3, [r7, #8]
 8002162:	3b01      	subs	r3, #1
 8002164:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002166:	68bb      	ldr	r3, [r7, #8]
 8002168:	2b00      	cmp	r3, #0
 800216a:	d1f9      	bne.n	8002160 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800216c:	f7fe ff02 	bl	8000f74 <HAL_GetTick>
 8002170:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002172:	e028      	b.n	80021c6 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	4618      	mov	r0, r3
 800217a:	f7ff f90d 	bl	8001398 <LL_ADC_IsEnabled>
 800217e:	4603      	mov	r3, r0
 8002180:	2b00      	cmp	r3, #0
 8002182:	d104      	bne.n	800218e <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	4618      	mov	r0, r3
 800218a:	f7ff f8dd 	bl	8001348 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800218e:	f7fe fef1 	bl	8000f74 <HAL_GetTick>
 8002192:	4602      	mov	r2, r0
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	1ad3      	subs	r3, r2, r3
 8002198:	2b02      	cmp	r3, #2
 800219a:	d914      	bls.n	80021c6 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f003 0301 	and.w	r3, r3, #1
 80021a6:	2b01      	cmp	r3, #1
 80021a8:	d00d      	beq.n	80021c6 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021ae:	f043 0210 	orr.w	r2, r3, #16
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021ba:	f043 0201 	orr.w	r2, r3, #1
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80021c2:	2301      	movs	r3, #1
 80021c4:	e007      	b.n	80021d6 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	f003 0301 	and.w	r3, r3, #1
 80021d0:	2b01      	cmp	r3, #1
 80021d2:	d1cf      	bne.n	8002174 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80021d4:	2300      	movs	r3, #0
}
 80021d6:	4618      	mov	r0, r3
 80021d8:	3710      	adds	r7, #16
 80021da:	46bd      	mov	sp, r7
 80021dc:	bd80      	pop	{r7, pc}
 80021de:	bf00      	nop
 80021e0:	8000003f 	.word	0x8000003f
 80021e4:	50000300 	.word	0x50000300
 80021e8:	200000ec 	.word	0x200000ec
 80021ec:	053e2d63 	.word	0x053e2d63

080021f0 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b084      	sub	sp, #16
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	4618      	mov	r0, r3
 80021fe:	f7ff f8de 	bl	80013be <LL_ADC_IsDisableOngoing>
 8002202:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	4618      	mov	r0, r3
 800220a:	f7ff f8c5 	bl	8001398 <LL_ADC_IsEnabled>
 800220e:	4603      	mov	r3, r0
 8002210:	2b00      	cmp	r3, #0
 8002212:	d047      	beq.n	80022a4 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	2b00      	cmp	r3, #0
 8002218:	d144      	bne.n	80022a4 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	689b      	ldr	r3, [r3, #8]
 8002220:	f003 030d 	and.w	r3, r3, #13
 8002224:	2b01      	cmp	r3, #1
 8002226:	d10c      	bne.n	8002242 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	4618      	mov	r0, r3
 800222e:	f7ff f89f 	bl	8001370 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	2203      	movs	r2, #3
 8002238:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800223a:	f7fe fe9b 	bl	8000f74 <HAL_GetTick>
 800223e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002240:	e029      	b.n	8002296 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002246:	f043 0210 	orr.w	r2, r3, #16
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002252:	f043 0201 	orr.w	r2, r3, #1
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 800225a:	2301      	movs	r3, #1
 800225c:	e023      	b.n	80022a6 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800225e:	f7fe fe89 	bl	8000f74 <HAL_GetTick>
 8002262:	4602      	mov	r2, r0
 8002264:	68bb      	ldr	r3, [r7, #8]
 8002266:	1ad3      	subs	r3, r2, r3
 8002268:	2b02      	cmp	r3, #2
 800226a:	d914      	bls.n	8002296 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	689b      	ldr	r3, [r3, #8]
 8002272:	f003 0301 	and.w	r3, r3, #1
 8002276:	2b00      	cmp	r3, #0
 8002278:	d00d      	beq.n	8002296 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800227e:	f043 0210 	orr.w	r2, r3, #16
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800228a:	f043 0201 	orr.w	r2, r3, #1
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8002292:	2301      	movs	r3, #1
 8002294:	e007      	b.n	80022a6 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	689b      	ldr	r3, [r3, #8]
 800229c:	f003 0301 	and.w	r3, r3, #1
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d1dc      	bne.n	800225e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80022a4:	2300      	movs	r3, #0
}
 80022a6:	4618      	mov	r0, r3
 80022a8:	3710      	adds	r7, #16
 80022aa:	46bd      	mov	sp, r7
 80022ac:	bd80      	pop	{r7, pc}

080022ae <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80022ae:	b580      	push	{r7, lr}
 80022b0:	b084      	sub	sp, #16
 80022b2:	af00      	add	r7, sp, #0
 80022b4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022ba:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022c0:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d14b      	bne.n	8002360 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022cc:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f003 0308 	and.w	r3, r3, #8
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d021      	beq.n	8002326 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	4618      	mov	r0, r3
 80022e8:	f7fe ff44 	bl	8001174 <LL_ADC_REG_IsTriggerSourceSWStart>
 80022ec:	4603      	mov	r3, r0
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d032      	beq.n	8002358 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	68db      	ldr	r3, [r3, #12]
 80022f8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d12b      	bne.n	8002358 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002304:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002310:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002314:	2b00      	cmp	r3, #0
 8002316:	d11f      	bne.n	8002358 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800231c:	f043 0201 	orr.w	r2, r3, #1
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002324:	e018      	b.n	8002358 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	68db      	ldr	r3, [r3, #12]
 800232c:	f003 0302 	and.w	r3, r3, #2
 8002330:	2b00      	cmp	r3, #0
 8002332:	d111      	bne.n	8002358 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002338:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002344:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002348:	2b00      	cmp	r3, #0
 800234a:	d105      	bne.n	8002358 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002350:	f043 0201 	orr.w	r2, r3, #1
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002358:	68f8      	ldr	r0, [r7, #12]
 800235a:	f7ff fab5 	bl	80018c8 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800235e:	e00e      	b.n	800237e <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002364:	f003 0310 	and.w	r3, r3, #16
 8002368:	2b00      	cmp	r3, #0
 800236a:	d003      	beq.n	8002374 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 800236c:	68f8      	ldr	r0, [r7, #12]
 800236e:	f7ff fabf 	bl	80018f0 <HAL_ADC_ErrorCallback>
}
 8002372:	e004      	b.n	800237e <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002378:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800237a:	6878      	ldr	r0, [r7, #4]
 800237c:	4798      	blx	r3
}
 800237e:	bf00      	nop
 8002380:	3710      	adds	r7, #16
 8002382:	46bd      	mov	sp, r7
 8002384:	bd80      	pop	{r7, pc}

08002386 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002386:	b580      	push	{r7, lr}
 8002388:	b084      	sub	sp, #16
 800238a:	af00      	add	r7, sp, #0
 800238c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002392:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002394:	68f8      	ldr	r0, [r7, #12]
 8002396:	f7ff faa1 	bl	80018dc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800239a:	bf00      	nop
 800239c:	3710      	adds	r7, #16
 800239e:	46bd      	mov	sp, r7
 80023a0:	bd80      	pop	{r7, pc}

080023a2 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80023a2:	b580      	push	{r7, lr}
 80023a4:	b084      	sub	sp, #16
 80023a6:	af00      	add	r7, sp, #0
 80023a8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023ae:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023b4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80023c0:	f043 0204 	orr.w	r2, r3, #4
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80023c8:	68f8      	ldr	r0, [r7, #12]
 80023ca:	f7ff fa91 	bl	80018f0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80023ce:	bf00      	nop
 80023d0:	3710      	adds	r7, #16
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bd80      	pop	{r7, pc}

080023d6 <LL_ADC_IsEnabled>:
{
 80023d6:	b480      	push	{r7}
 80023d8:	b083      	sub	sp, #12
 80023da:	af00      	add	r7, sp, #0
 80023dc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	689b      	ldr	r3, [r3, #8]
 80023e2:	f003 0301 	and.w	r3, r3, #1
 80023e6:	2b01      	cmp	r3, #1
 80023e8:	d101      	bne.n	80023ee <LL_ADC_IsEnabled+0x18>
 80023ea:	2301      	movs	r3, #1
 80023ec:	e000      	b.n	80023f0 <LL_ADC_IsEnabled+0x1a>
 80023ee:	2300      	movs	r3, #0
}
 80023f0:	4618      	mov	r0, r3
 80023f2:	370c      	adds	r7, #12
 80023f4:	46bd      	mov	sp, r7
 80023f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fa:	4770      	bx	lr

080023fc <LL_ADC_StartCalibration>:
{
 80023fc:	b480      	push	{r7}
 80023fe:	b083      	sub	sp, #12
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
 8002404:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	689b      	ldr	r3, [r3, #8]
 800240a:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 800240e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002412:	683a      	ldr	r2, [r7, #0]
 8002414:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8002418:	4313      	orrs	r3, r2
 800241a:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	609a      	str	r2, [r3, #8]
}
 8002422:	bf00      	nop
 8002424:	370c      	adds	r7, #12
 8002426:	46bd      	mov	sp, r7
 8002428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242c:	4770      	bx	lr

0800242e <LL_ADC_IsCalibrationOnGoing>:
{
 800242e:	b480      	push	{r7}
 8002430:	b083      	sub	sp, #12
 8002432:	af00      	add	r7, sp, #0
 8002434:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	689b      	ldr	r3, [r3, #8]
 800243a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800243e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002442:	d101      	bne.n	8002448 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8002444:	2301      	movs	r3, #1
 8002446:	e000      	b.n	800244a <LL_ADC_IsCalibrationOnGoing+0x1c>
 8002448:	2300      	movs	r3, #0
}
 800244a:	4618      	mov	r0, r3
 800244c:	370c      	adds	r7, #12
 800244e:	46bd      	mov	sp, r7
 8002450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002454:	4770      	bx	lr

08002456 <LL_ADC_REG_IsConversionOngoing>:
{
 8002456:	b480      	push	{r7}
 8002458:	b083      	sub	sp, #12
 800245a:	af00      	add	r7, sp, #0
 800245c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	689b      	ldr	r3, [r3, #8]
 8002462:	f003 0304 	and.w	r3, r3, #4
 8002466:	2b04      	cmp	r3, #4
 8002468:	d101      	bne.n	800246e <LL_ADC_REG_IsConversionOngoing+0x18>
 800246a:	2301      	movs	r3, #1
 800246c:	e000      	b.n	8002470 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800246e:	2300      	movs	r3, #0
}
 8002470:	4618      	mov	r0, r3
 8002472:	370c      	adds	r7, #12
 8002474:	46bd      	mov	sp, r7
 8002476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247a:	4770      	bx	lr

0800247c <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b084      	sub	sp, #16
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
 8002484:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8002486:	2300      	movs	r3, #0
 8002488:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002490:	2b01      	cmp	r3, #1
 8002492:	d101      	bne.n	8002498 <HAL_ADCEx_Calibration_Start+0x1c>
 8002494:	2302      	movs	r3, #2
 8002496:	e04d      	b.n	8002534 <HAL_ADCEx_Calibration_Start+0xb8>
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	2201      	movs	r2, #1
 800249c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80024a0:	6878      	ldr	r0, [r7, #4]
 80024a2:	f7ff fea5 	bl	80021f0 <ADC_Disable>
 80024a6:	4603      	mov	r3, r0
 80024a8:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80024aa:	7bfb      	ldrb	r3, [r7, #15]
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d136      	bne.n	800251e <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024b4:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80024b8:	f023 0302 	bic.w	r3, r3, #2
 80024bc:	f043 0202 	orr.w	r2, r3, #2
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	6839      	ldr	r1, [r7, #0]
 80024ca:	4618      	mov	r0, r3
 80024cc:	f7ff ff96 	bl	80023fc <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80024d0:	e014      	b.n	80024fc <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 80024d2:	68bb      	ldr	r3, [r7, #8]
 80024d4:	3301      	adds	r3, #1
 80024d6:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80024d8:	68bb      	ldr	r3, [r7, #8]
 80024da:	4a18      	ldr	r2, [pc, #96]	@ (800253c <HAL_ADCEx_Calibration_Start+0xc0>)
 80024dc:	4293      	cmp	r3, r2
 80024de:	d90d      	bls.n	80024fc <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024e4:	f023 0312 	bic.w	r3, r3, #18
 80024e8:	f043 0210 	orr.w	r2, r3, #16
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2200      	movs	r2, #0
 80024f4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 80024f8:	2301      	movs	r3, #1
 80024fa:	e01b      	b.n	8002534 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	4618      	mov	r0, r3
 8002502:	f7ff ff94 	bl	800242e <LL_ADC_IsCalibrationOnGoing>
 8002506:	4603      	mov	r3, r0
 8002508:	2b00      	cmp	r3, #0
 800250a:	d1e2      	bne.n	80024d2 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002510:	f023 0303 	bic.w	r3, r3, #3
 8002514:	f043 0201 	orr.w	r2, r3, #1
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800251c:	e005      	b.n	800252a <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002522:	f043 0210 	orr.w	r2, r3, #16
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	2200      	movs	r2, #0
 800252e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8002532:	7bfb      	ldrb	r3, [r7, #15]
}
 8002534:	4618      	mov	r0, r3
 8002536:	3710      	adds	r7, #16
 8002538:	46bd      	mov	sp, r7
 800253a:	bd80      	pop	{r7, pc}
 800253c:	0004de01 	.word	0x0004de01

08002540 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8002540:	b590      	push	{r4, r7, lr}
 8002542:	b0a1      	sub	sp, #132	@ 0x84
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
 8002548:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800254a:	2300      	movs	r3, #0
 800254c:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002556:	2b01      	cmp	r3, #1
 8002558:	d101      	bne.n	800255e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800255a:	2302      	movs	r3, #2
 800255c:	e08b      	b.n	8002676 <HAL_ADCEx_MultiModeConfigChannel+0x136>
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	2201      	movs	r2, #1
 8002562:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8002566:	2300      	movs	r3, #0
 8002568:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800256a:	2300      	movs	r3, #0
 800256c:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002576:	d102      	bne.n	800257e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002578:	4b41      	ldr	r3, [pc, #260]	@ (8002680 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800257a:	60bb      	str	r3, [r7, #8]
 800257c:	e001      	b.n	8002582 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800257e:	2300      	movs	r3, #0
 8002580:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8002582:	68bb      	ldr	r3, [r7, #8]
 8002584:	2b00      	cmp	r3, #0
 8002586:	d10b      	bne.n	80025a0 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800258c:	f043 0220 	orr.w	r2, r3, #32
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	2200      	movs	r2, #0
 8002598:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 800259c:	2301      	movs	r3, #1
 800259e:	e06a      	b.n	8002676 <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80025a0:	68bb      	ldr	r3, [r7, #8]
 80025a2:	4618      	mov	r0, r3
 80025a4:	f7ff ff57 	bl	8002456 <LL_ADC_REG_IsConversionOngoing>
 80025a8:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	4618      	mov	r0, r3
 80025b0:	f7ff ff51 	bl	8002456 <LL_ADC_REG_IsConversionOngoing>
 80025b4:	4603      	mov	r3, r0
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d14c      	bne.n	8002654 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80025ba:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d149      	bne.n	8002654 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80025c0:	4b30      	ldr	r3, [pc, #192]	@ (8002684 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 80025c2:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80025c4:	683b      	ldr	r3, [r7, #0]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d028      	beq.n	800261e <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80025cc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80025ce:	689b      	ldr	r3, [r3, #8]
 80025d0:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	6859      	ldr	r1, [r3, #4]
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80025de:	035b      	lsls	r3, r3, #13
 80025e0:	430b      	orrs	r3, r1
 80025e2:	431a      	orrs	r2, r3
 80025e4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80025e6:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80025e8:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80025ec:	f7ff fef3 	bl	80023d6 <LL_ADC_IsEnabled>
 80025f0:	4604      	mov	r4, r0
 80025f2:	4823      	ldr	r0, [pc, #140]	@ (8002680 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80025f4:	f7ff feef 	bl	80023d6 <LL_ADC_IsEnabled>
 80025f8:	4603      	mov	r3, r0
 80025fa:	4323      	orrs	r3, r4
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d133      	bne.n	8002668 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002600:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002602:	689b      	ldr	r3, [r3, #8]
 8002604:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002608:	f023 030f 	bic.w	r3, r3, #15
 800260c:	683a      	ldr	r2, [r7, #0]
 800260e:	6811      	ldr	r1, [r2, #0]
 8002610:	683a      	ldr	r2, [r7, #0]
 8002612:	6892      	ldr	r2, [r2, #8]
 8002614:	430a      	orrs	r2, r1
 8002616:	431a      	orrs	r2, r3
 8002618:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800261a:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800261c:	e024      	b.n	8002668 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800261e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002620:	689b      	ldr	r3, [r3, #8]
 8002622:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002626:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002628:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800262a:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800262e:	f7ff fed2 	bl	80023d6 <LL_ADC_IsEnabled>
 8002632:	4604      	mov	r4, r0
 8002634:	4812      	ldr	r0, [pc, #72]	@ (8002680 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8002636:	f7ff fece 	bl	80023d6 <LL_ADC_IsEnabled>
 800263a:	4603      	mov	r3, r0
 800263c:	4323      	orrs	r3, r4
 800263e:	2b00      	cmp	r3, #0
 8002640:	d112      	bne.n	8002668 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002642:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002644:	689b      	ldr	r3, [r3, #8]
 8002646:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800264a:	f023 030f 	bic.w	r3, r3, #15
 800264e:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8002650:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002652:	e009      	b.n	8002668 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002658:	f043 0220 	orr.w	r2, r3, #32
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002660:	2301      	movs	r3, #1
 8002662:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8002666:	e000      	b.n	800266a <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002668:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	2200      	movs	r2, #0
 800266e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8002672:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8002676:	4618      	mov	r0, r3
 8002678:	3784      	adds	r7, #132	@ 0x84
 800267a:	46bd      	mov	sp, r7
 800267c:	bd90      	pop	{r4, r7, pc}
 800267e:	bf00      	nop
 8002680:	50000100 	.word	0x50000100
 8002684:	50000300 	.word	0x50000300

08002688 <__NVIC_SetPriorityGrouping>:
{
 8002688:	b480      	push	{r7}
 800268a:	b085      	sub	sp, #20
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	f003 0307 	and.w	r3, r3, #7
 8002696:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002698:	4b0c      	ldr	r3, [pc, #48]	@ (80026cc <__NVIC_SetPriorityGrouping+0x44>)
 800269a:	68db      	ldr	r3, [r3, #12]
 800269c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800269e:	68ba      	ldr	r2, [r7, #8]
 80026a0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80026a4:	4013      	ands	r3, r2
 80026a6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80026ac:	68bb      	ldr	r3, [r7, #8]
 80026ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80026b0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80026b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80026b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80026ba:	4a04      	ldr	r2, [pc, #16]	@ (80026cc <__NVIC_SetPriorityGrouping+0x44>)
 80026bc:	68bb      	ldr	r3, [r7, #8]
 80026be:	60d3      	str	r3, [r2, #12]
}
 80026c0:	bf00      	nop
 80026c2:	3714      	adds	r7, #20
 80026c4:	46bd      	mov	sp, r7
 80026c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ca:	4770      	bx	lr
 80026cc:	e000ed00 	.word	0xe000ed00

080026d0 <__NVIC_GetPriorityGrouping>:
{
 80026d0:	b480      	push	{r7}
 80026d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80026d4:	4b04      	ldr	r3, [pc, #16]	@ (80026e8 <__NVIC_GetPriorityGrouping+0x18>)
 80026d6:	68db      	ldr	r3, [r3, #12]
 80026d8:	0a1b      	lsrs	r3, r3, #8
 80026da:	f003 0307 	and.w	r3, r3, #7
}
 80026de:	4618      	mov	r0, r3
 80026e0:	46bd      	mov	sp, r7
 80026e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e6:	4770      	bx	lr
 80026e8:	e000ed00 	.word	0xe000ed00

080026ec <__NVIC_EnableIRQ>:
{
 80026ec:	b480      	push	{r7}
 80026ee:	b083      	sub	sp, #12
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	4603      	mov	r3, r0
 80026f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	db0b      	blt.n	8002716 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80026fe:	79fb      	ldrb	r3, [r7, #7]
 8002700:	f003 021f 	and.w	r2, r3, #31
 8002704:	4907      	ldr	r1, [pc, #28]	@ (8002724 <__NVIC_EnableIRQ+0x38>)
 8002706:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800270a:	095b      	lsrs	r3, r3, #5
 800270c:	2001      	movs	r0, #1
 800270e:	fa00 f202 	lsl.w	r2, r0, r2
 8002712:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002716:	bf00      	nop
 8002718:	370c      	adds	r7, #12
 800271a:	46bd      	mov	sp, r7
 800271c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002720:	4770      	bx	lr
 8002722:	bf00      	nop
 8002724:	e000e100 	.word	0xe000e100

08002728 <__NVIC_SetPriority>:
{
 8002728:	b480      	push	{r7}
 800272a:	b083      	sub	sp, #12
 800272c:	af00      	add	r7, sp, #0
 800272e:	4603      	mov	r3, r0
 8002730:	6039      	str	r1, [r7, #0]
 8002732:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002734:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002738:	2b00      	cmp	r3, #0
 800273a:	db0a      	blt.n	8002752 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	b2da      	uxtb	r2, r3
 8002740:	490c      	ldr	r1, [pc, #48]	@ (8002774 <__NVIC_SetPriority+0x4c>)
 8002742:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002746:	0112      	lsls	r2, r2, #4
 8002748:	b2d2      	uxtb	r2, r2
 800274a:	440b      	add	r3, r1
 800274c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8002750:	e00a      	b.n	8002768 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	b2da      	uxtb	r2, r3
 8002756:	4908      	ldr	r1, [pc, #32]	@ (8002778 <__NVIC_SetPriority+0x50>)
 8002758:	79fb      	ldrb	r3, [r7, #7]
 800275a:	f003 030f 	and.w	r3, r3, #15
 800275e:	3b04      	subs	r3, #4
 8002760:	0112      	lsls	r2, r2, #4
 8002762:	b2d2      	uxtb	r2, r2
 8002764:	440b      	add	r3, r1
 8002766:	761a      	strb	r2, [r3, #24]
}
 8002768:	bf00      	nop
 800276a:	370c      	adds	r7, #12
 800276c:	46bd      	mov	sp, r7
 800276e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002772:	4770      	bx	lr
 8002774:	e000e100 	.word	0xe000e100
 8002778:	e000ed00 	.word	0xe000ed00

0800277c <NVIC_EncodePriority>:
{
 800277c:	b480      	push	{r7}
 800277e:	b089      	sub	sp, #36	@ 0x24
 8002780:	af00      	add	r7, sp, #0
 8002782:	60f8      	str	r0, [r7, #12]
 8002784:	60b9      	str	r1, [r7, #8]
 8002786:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	f003 0307 	and.w	r3, r3, #7
 800278e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002790:	69fb      	ldr	r3, [r7, #28]
 8002792:	f1c3 0307 	rsb	r3, r3, #7
 8002796:	2b04      	cmp	r3, #4
 8002798:	bf28      	it	cs
 800279a:	2304      	movcs	r3, #4
 800279c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800279e:	69fb      	ldr	r3, [r7, #28]
 80027a0:	3304      	adds	r3, #4
 80027a2:	2b06      	cmp	r3, #6
 80027a4:	d902      	bls.n	80027ac <NVIC_EncodePriority+0x30>
 80027a6:	69fb      	ldr	r3, [r7, #28]
 80027a8:	3b03      	subs	r3, #3
 80027aa:	e000      	b.n	80027ae <NVIC_EncodePriority+0x32>
 80027ac:	2300      	movs	r3, #0
 80027ae:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027b0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80027b4:	69bb      	ldr	r3, [r7, #24]
 80027b6:	fa02 f303 	lsl.w	r3, r2, r3
 80027ba:	43da      	mvns	r2, r3
 80027bc:	68bb      	ldr	r3, [r7, #8]
 80027be:	401a      	ands	r2, r3
 80027c0:	697b      	ldr	r3, [r7, #20]
 80027c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80027c4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80027c8:	697b      	ldr	r3, [r7, #20]
 80027ca:	fa01 f303 	lsl.w	r3, r1, r3
 80027ce:	43d9      	mvns	r1, r3
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027d4:	4313      	orrs	r3, r2
}
 80027d6:	4618      	mov	r0, r3
 80027d8:	3724      	adds	r7, #36	@ 0x24
 80027da:	46bd      	mov	sp, r7
 80027dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e0:	4770      	bx	lr
	...

080027e4 <SysTick_Config>:
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	b082      	sub	sp, #8
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	3b01      	subs	r3, #1
 80027f0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80027f4:	d301      	bcc.n	80027fa <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 80027f6:	2301      	movs	r3, #1
 80027f8:	e00f      	b.n	800281a <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80027fa:	4a0a      	ldr	r2, [pc, #40]	@ (8002824 <SysTick_Config+0x40>)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	3b01      	subs	r3, #1
 8002800:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002802:	210f      	movs	r1, #15
 8002804:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002808:	f7ff ff8e 	bl	8002728 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800280c:	4b05      	ldr	r3, [pc, #20]	@ (8002824 <SysTick_Config+0x40>)
 800280e:	2200      	movs	r2, #0
 8002810:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002812:	4b04      	ldr	r3, [pc, #16]	@ (8002824 <SysTick_Config+0x40>)
 8002814:	2207      	movs	r2, #7
 8002816:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8002818:	2300      	movs	r3, #0
}
 800281a:	4618      	mov	r0, r3
 800281c:	3708      	adds	r7, #8
 800281e:	46bd      	mov	sp, r7
 8002820:	bd80      	pop	{r7, pc}
 8002822:	bf00      	nop
 8002824:	e000e010 	.word	0xe000e010

08002828 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b082      	sub	sp, #8
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002830:	6878      	ldr	r0, [r7, #4]
 8002832:	f7ff ff29 	bl	8002688 <__NVIC_SetPriorityGrouping>
}
 8002836:	bf00      	nop
 8002838:	3708      	adds	r7, #8
 800283a:	46bd      	mov	sp, r7
 800283c:	bd80      	pop	{r7, pc}

0800283e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800283e:	b580      	push	{r7, lr}
 8002840:	b086      	sub	sp, #24
 8002842:	af00      	add	r7, sp, #0
 8002844:	4603      	mov	r3, r0
 8002846:	60b9      	str	r1, [r7, #8]
 8002848:	607a      	str	r2, [r7, #4]
 800284a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800284c:	f7ff ff40 	bl	80026d0 <__NVIC_GetPriorityGrouping>
 8002850:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002852:	687a      	ldr	r2, [r7, #4]
 8002854:	68b9      	ldr	r1, [r7, #8]
 8002856:	6978      	ldr	r0, [r7, #20]
 8002858:	f7ff ff90 	bl	800277c <NVIC_EncodePriority>
 800285c:	4602      	mov	r2, r0
 800285e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002862:	4611      	mov	r1, r2
 8002864:	4618      	mov	r0, r3
 8002866:	f7ff ff5f 	bl	8002728 <__NVIC_SetPriority>
}
 800286a:	bf00      	nop
 800286c:	3718      	adds	r7, #24
 800286e:	46bd      	mov	sp, r7
 8002870:	bd80      	pop	{r7, pc}

08002872 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002872:	b580      	push	{r7, lr}
 8002874:	b082      	sub	sp, #8
 8002876:	af00      	add	r7, sp, #0
 8002878:	4603      	mov	r3, r0
 800287a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800287c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002880:	4618      	mov	r0, r3
 8002882:	f7ff ff33 	bl	80026ec <__NVIC_EnableIRQ>
}
 8002886:	bf00      	nop
 8002888:	3708      	adds	r7, #8
 800288a:	46bd      	mov	sp, r7
 800288c:	bd80      	pop	{r7, pc}

0800288e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800288e:	b580      	push	{r7, lr}
 8002890:	b082      	sub	sp, #8
 8002892:	af00      	add	r7, sp, #0
 8002894:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002896:	6878      	ldr	r0, [r7, #4]
 8002898:	f7ff ffa4 	bl	80027e4 <SysTick_Config>
 800289c:	4603      	mov	r3, r0
}
 800289e:	4618      	mov	r0, r3
 80028a0:	3708      	adds	r7, #8
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bd80      	pop	{r7, pc}
	...

080028a8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b084      	sub	sp, #16
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d101      	bne.n	80028ba <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80028b6:	2301      	movs	r3, #1
 80028b8:	e08d      	b.n	80029d6 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	461a      	mov	r2, r3
 80028c0:	4b47      	ldr	r3, [pc, #284]	@ (80029e0 <HAL_DMA_Init+0x138>)
 80028c2:	429a      	cmp	r2, r3
 80028c4:	d80f      	bhi.n	80028e6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	461a      	mov	r2, r3
 80028cc:	4b45      	ldr	r3, [pc, #276]	@ (80029e4 <HAL_DMA_Init+0x13c>)
 80028ce:	4413      	add	r3, r2
 80028d0:	4a45      	ldr	r2, [pc, #276]	@ (80029e8 <HAL_DMA_Init+0x140>)
 80028d2:	fba2 2303 	umull	r2, r3, r2, r3
 80028d6:	091b      	lsrs	r3, r3, #4
 80028d8:	009a      	lsls	r2, r3, #2
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	4a42      	ldr	r2, [pc, #264]	@ (80029ec <HAL_DMA_Init+0x144>)
 80028e2:	641a      	str	r2, [r3, #64]	@ 0x40
 80028e4:	e00e      	b.n	8002904 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	461a      	mov	r2, r3
 80028ec:	4b40      	ldr	r3, [pc, #256]	@ (80029f0 <HAL_DMA_Init+0x148>)
 80028ee:	4413      	add	r3, r2
 80028f0:	4a3d      	ldr	r2, [pc, #244]	@ (80029e8 <HAL_DMA_Init+0x140>)
 80028f2:	fba2 2303 	umull	r2, r3, r2, r3
 80028f6:	091b      	lsrs	r3, r3, #4
 80028f8:	009a      	lsls	r2, r3, #2
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	4a3c      	ldr	r2, [pc, #240]	@ (80029f4 <HAL_DMA_Init+0x14c>)
 8002902:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2202      	movs	r2, #2
 8002908:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800291a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800291e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002928:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	691b      	ldr	r3, [r3, #16]
 800292e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002934:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	699b      	ldr	r3, [r3, #24]
 800293a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002940:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	6a1b      	ldr	r3, [r3, #32]
 8002946:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002948:	68fa      	ldr	r2, [r7, #12]
 800294a:	4313      	orrs	r3, r2
 800294c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	68fa      	ldr	r2, [r7, #12]
 8002954:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002956:	6878      	ldr	r0, [r7, #4]
 8002958:	f000 f9b6 	bl	8002cc8 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	689b      	ldr	r3, [r3, #8]
 8002960:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002964:	d102      	bne.n	800296c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	2200      	movs	r2, #0
 800296a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	685a      	ldr	r2, [r3, #4]
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002974:	b2d2      	uxtb	r2, r2
 8002976:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800297c:	687a      	ldr	r2, [r7, #4]
 800297e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002980:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	685b      	ldr	r3, [r3, #4]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d010      	beq.n	80029ac <HAL_DMA_Init+0x104>
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	685b      	ldr	r3, [r3, #4]
 800298e:	2b04      	cmp	r3, #4
 8002990:	d80c      	bhi.n	80029ac <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002992:	6878      	ldr	r0, [r7, #4]
 8002994:	f000 f9d6 	bl	8002d44 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800299c:	2200      	movs	r2, #0
 800299e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029a4:	687a      	ldr	r2, [r7, #4]
 80029a6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80029a8:	605a      	str	r2, [r3, #4]
 80029aa:	e008      	b.n	80029be <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2200      	movs	r2, #0
 80029b0:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	2200      	movs	r2, #0
 80029b6:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	2200      	movs	r2, #0
 80029bc:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	2200      	movs	r2, #0
 80029c2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2201      	movs	r2, #1
 80029c8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	2200      	movs	r2, #0
 80029d0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80029d4:	2300      	movs	r3, #0
}
 80029d6:	4618      	mov	r0, r3
 80029d8:	3710      	adds	r7, #16
 80029da:	46bd      	mov	sp, r7
 80029dc:	bd80      	pop	{r7, pc}
 80029de:	bf00      	nop
 80029e0:	40020407 	.word	0x40020407
 80029e4:	bffdfff8 	.word	0xbffdfff8
 80029e8:	cccccccd 	.word	0xcccccccd
 80029ec:	40020000 	.word	0x40020000
 80029f0:	bffdfbf8 	.word	0xbffdfbf8
 80029f4:	40020400 	.word	0x40020400

080029f8 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b086      	sub	sp, #24
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	60f8      	str	r0, [r7, #12]
 8002a00:	60b9      	str	r1, [r7, #8]
 8002a02:	607a      	str	r2, [r7, #4]
 8002a04:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002a06:	2300      	movs	r3, #0
 8002a08:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002a10:	2b01      	cmp	r3, #1
 8002a12:	d101      	bne.n	8002a18 <HAL_DMA_Start_IT+0x20>
 8002a14:	2302      	movs	r3, #2
 8002a16:	e066      	b.n	8002ae6 <HAL_DMA_Start_IT+0xee>
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	2201      	movs	r2, #1
 8002a1c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002a26:	b2db      	uxtb	r3, r3
 8002a28:	2b01      	cmp	r3, #1
 8002a2a:	d155      	bne.n	8002ad8 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	2202      	movs	r2, #2
 8002a30:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	2200      	movs	r2, #0
 8002a38:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	681a      	ldr	r2, [r3, #0]
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f022 0201 	bic.w	r2, r2, #1
 8002a48:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002a4a:	683b      	ldr	r3, [r7, #0]
 8002a4c:	687a      	ldr	r2, [r7, #4]
 8002a4e:	68b9      	ldr	r1, [r7, #8]
 8002a50:	68f8      	ldr	r0, [r7, #12]
 8002a52:	f000 f8fb 	bl	8002c4c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d008      	beq.n	8002a70 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	681a      	ldr	r2, [r3, #0]
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f042 020e 	orr.w	r2, r2, #14
 8002a6c:	601a      	str	r2, [r3, #0]
 8002a6e:	e00f      	b.n	8002a90 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	681a      	ldr	r2, [r3, #0]
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f022 0204 	bic.w	r2, r2, #4
 8002a7e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	681a      	ldr	r2, [r3, #0]
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f042 020a 	orr.w	r2, r2, #10
 8002a8e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d007      	beq.n	8002aae <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002aa2:	681a      	ldr	r2, [r3, #0]
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002aa8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002aac:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d007      	beq.n	8002ac6 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002aba:	681a      	ldr	r2, [r3, #0]
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ac0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002ac4:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	681a      	ldr	r2, [r3, #0]
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f042 0201 	orr.w	r2, r2, #1
 8002ad4:	601a      	str	r2, [r3, #0]
 8002ad6:	e005      	b.n	8002ae4 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	2200      	movs	r2, #0
 8002adc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8002ae0:	2302      	movs	r3, #2
 8002ae2:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8002ae4:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	3718      	adds	r7, #24
 8002aea:	46bd      	mov	sp, r7
 8002aec:	bd80      	pop	{r7, pc}

08002aee <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002aee:	b580      	push	{r7, lr}
 8002af0:	b084      	sub	sp, #16
 8002af2:	af00      	add	r7, sp, #0
 8002af4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b0a:	f003 031f 	and.w	r3, r3, #31
 8002b0e:	2204      	movs	r2, #4
 8002b10:	409a      	lsls	r2, r3
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	4013      	ands	r3, r2
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d026      	beq.n	8002b68 <HAL_DMA_IRQHandler+0x7a>
 8002b1a:	68bb      	ldr	r3, [r7, #8]
 8002b1c:	f003 0304 	and.w	r3, r3, #4
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d021      	beq.n	8002b68 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f003 0320 	and.w	r3, r3, #32
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d107      	bne.n	8002b42 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	681a      	ldr	r2, [r3, #0]
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f022 0204 	bic.w	r2, r2, #4
 8002b40:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b46:	f003 021f 	and.w	r2, r3, #31
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b4e:	2104      	movs	r1, #4
 8002b50:	fa01 f202 	lsl.w	r2, r1, r2
 8002b54:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d071      	beq.n	8002c42 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b62:	6878      	ldr	r0, [r7, #4]
 8002b64:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002b66:	e06c      	b.n	8002c42 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b6c:	f003 031f 	and.w	r3, r3, #31
 8002b70:	2202      	movs	r2, #2
 8002b72:	409a      	lsls	r2, r3
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	4013      	ands	r3, r2
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d02e      	beq.n	8002bda <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8002b7c:	68bb      	ldr	r3, [r7, #8]
 8002b7e:	f003 0302 	and.w	r3, r3, #2
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d029      	beq.n	8002bda <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f003 0320 	and.w	r3, r3, #32
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d10b      	bne.n	8002bac <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	681a      	ldr	r2, [r3, #0]
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f022 020a 	bic.w	r2, r2, #10
 8002ba2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	2201      	movs	r2, #1
 8002ba8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bb0:	f003 021f 	and.w	r2, r3, #31
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bb8:	2102      	movs	r1, #2
 8002bba:	fa01 f202 	lsl.w	r2, r1, r2
 8002bbe:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d038      	beq.n	8002c42 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bd4:	6878      	ldr	r0, [r7, #4]
 8002bd6:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002bd8:	e033      	b.n	8002c42 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bde:	f003 031f 	and.w	r3, r3, #31
 8002be2:	2208      	movs	r2, #8
 8002be4:	409a      	lsls	r2, r3
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	4013      	ands	r3, r2
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d02a      	beq.n	8002c44 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8002bee:	68bb      	ldr	r3, [r7, #8]
 8002bf0:	f003 0308 	and.w	r3, r3, #8
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d025      	beq.n	8002c44 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	681a      	ldr	r2, [r3, #0]
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f022 020e 	bic.w	r2, r2, #14
 8002c06:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c0c:	f003 021f 	and.w	r2, r3, #31
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c14:	2101      	movs	r1, #1
 8002c16:	fa01 f202 	lsl.w	r2, r1, r2
 8002c1a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	2201      	movs	r2, #1
 8002c20:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	2201      	movs	r2, #1
 8002c26:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d004      	beq.n	8002c44 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c3e:	6878      	ldr	r0, [r7, #4]
 8002c40:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002c42:	bf00      	nop
 8002c44:	bf00      	nop
}
 8002c46:	3710      	adds	r7, #16
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	bd80      	pop	{r7, pc}

08002c4c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	b085      	sub	sp, #20
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	60f8      	str	r0, [r7, #12]
 8002c54:	60b9      	str	r1, [r7, #8]
 8002c56:	607a      	str	r2, [r7, #4]
 8002c58:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c5e:	68fa      	ldr	r2, [r7, #12]
 8002c60:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002c62:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d004      	beq.n	8002c76 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c70:	68fa      	ldr	r2, [r7, #12]
 8002c72:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002c74:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c7a:	f003 021f 	and.w	r2, r3, #31
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c82:	2101      	movs	r1, #1
 8002c84:	fa01 f202 	lsl.w	r2, r1, r2
 8002c88:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	683a      	ldr	r2, [r7, #0]
 8002c90:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	689b      	ldr	r3, [r3, #8]
 8002c96:	2b10      	cmp	r3, #16
 8002c98:	d108      	bne.n	8002cac <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	687a      	ldr	r2, [r7, #4]
 8002ca0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	68ba      	ldr	r2, [r7, #8]
 8002ca8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002caa:	e007      	b.n	8002cbc <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	68ba      	ldr	r2, [r7, #8]
 8002cb2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	687a      	ldr	r2, [r7, #4]
 8002cba:	60da      	str	r2, [r3, #12]
}
 8002cbc:	bf00      	nop
 8002cbe:	3714      	adds	r7, #20
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc6:	4770      	bx	lr

08002cc8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002cc8:	b480      	push	{r7}
 8002cca:	b087      	sub	sp, #28
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	461a      	mov	r2, r3
 8002cd6:	4b16      	ldr	r3, [pc, #88]	@ (8002d30 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8002cd8:	429a      	cmp	r2, r3
 8002cda:	d802      	bhi.n	8002ce2 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8002cdc:	4b15      	ldr	r3, [pc, #84]	@ (8002d34 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8002cde:	617b      	str	r3, [r7, #20]
 8002ce0:	e001      	b.n	8002ce6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8002ce2:	4b15      	ldr	r3, [pc, #84]	@ (8002d38 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8002ce4:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8002ce6:	697b      	ldr	r3, [r7, #20]
 8002ce8:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	b2db      	uxtb	r3, r3
 8002cf0:	3b08      	subs	r3, #8
 8002cf2:	4a12      	ldr	r2, [pc, #72]	@ (8002d3c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8002cf4:	fba2 2303 	umull	r2, r3, r2, r3
 8002cf8:	091b      	lsrs	r3, r3, #4
 8002cfa:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d00:	089b      	lsrs	r3, r3, #2
 8002d02:	009a      	lsls	r2, r3, #2
 8002d04:	693b      	ldr	r3, [r7, #16]
 8002d06:	4413      	add	r3, r2
 8002d08:	461a      	mov	r2, r3
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	4a0b      	ldr	r2, [pc, #44]	@ (8002d40 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8002d12:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	f003 031f 	and.w	r3, r3, #31
 8002d1a:	2201      	movs	r2, #1
 8002d1c:	409a      	lsls	r2, r3
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8002d22:	bf00      	nop
 8002d24:	371c      	adds	r7, #28
 8002d26:	46bd      	mov	sp, r7
 8002d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2c:	4770      	bx	lr
 8002d2e:	bf00      	nop
 8002d30:	40020407 	.word	0x40020407
 8002d34:	40020800 	.word	0x40020800
 8002d38:	40020820 	.word	0x40020820
 8002d3c:	cccccccd 	.word	0xcccccccd
 8002d40:	40020880 	.word	0x40020880

08002d44 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002d44:	b480      	push	{r7}
 8002d46:	b085      	sub	sp, #20
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	685b      	ldr	r3, [r3, #4]
 8002d50:	b2db      	uxtb	r3, r3
 8002d52:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002d54:	68fa      	ldr	r2, [r7, #12]
 8002d56:	4b0b      	ldr	r3, [pc, #44]	@ (8002d84 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8002d58:	4413      	add	r3, r2
 8002d5a:	009b      	lsls	r3, r3, #2
 8002d5c:	461a      	mov	r2, r3
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	4a08      	ldr	r2, [pc, #32]	@ (8002d88 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8002d66:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	3b01      	subs	r3, #1
 8002d6c:	f003 031f 	and.w	r3, r3, #31
 8002d70:	2201      	movs	r2, #1
 8002d72:	409a      	lsls	r2, r3
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8002d78:	bf00      	nop
 8002d7a:	3714      	adds	r7, #20
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d82:	4770      	bx	lr
 8002d84:	1000823f 	.word	0x1000823f
 8002d88:	40020940 	.word	0x40020940

08002d8c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d8c:	b480      	push	{r7}
 8002d8e:	b087      	sub	sp, #28
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
 8002d94:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002d96:	2300      	movs	r3, #0
 8002d98:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002d9a:	e15a      	b.n	8003052 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	681a      	ldr	r2, [r3, #0]
 8002da0:	2101      	movs	r1, #1
 8002da2:	697b      	ldr	r3, [r7, #20]
 8002da4:	fa01 f303 	lsl.w	r3, r1, r3
 8002da8:	4013      	ands	r3, r2
 8002daa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	f000 814c 	beq.w	800304c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	685b      	ldr	r3, [r3, #4]
 8002db8:	f003 0303 	and.w	r3, r3, #3
 8002dbc:	2b01      	cmp	r3, #1
 8002dbe:	d005      	beq.n	8002dcc <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002dc0:	683b      	ldr	r3, [r7, #0]
 8002dc2:	685b      	ldr	r3, [r3, #4]
 8002dc4:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002dc8:	2b02      	cmp	r3, #2
 8002dca:	d130      	bne.n	8002e2e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	689b      	ldr	r3, [r3, #8]
 8002dd0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002dd2:	697b      	ldr	r3, [r7, #20]
 8002dd4:	005b      	lsls	r3, r3, #1
 8002dd6:	2203      	movs	r2, #3
 8002dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ddc:	43db      	mvns	r3, r3
 8002dde:	693a      	ldr	r2, [r7, #16]
 8002de0:	4013      	ands	r3, r2
 8002de2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	68da      	ldr	r2, [r3, #12]
 8002de8:	697b      	ldr	r3, [r7, #20]
 8002dea:	005b      	lsls	r3, r3, #1
 8002dec:	fa02 f303 	lsl.w	r3, r2, r3
 8002df0:	693a      	ldr	r2, [r7, #16]
 8002df2:	4313      	orrs	r3, r2
 8002df4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	693a      	ldr	r2, [r7, #16]
 8002dfa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	685b      	ldr	r3, [r3, #4]
 8002e00:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002e02:	2201      	movs	r2, #1
 8002e04:	697b      	ldr	r3, [r7, #20]
 8002e06:	fa02 f303 	lsl.w	r3, r2, r3
 8002e0a:	43db      	mvns	r3, r3
 8002e0c:	693a      	ldr	r2, [r7, #16]
 8002e0e:	4013      	ands	r3, r2
 8002e10:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e12:	683b      	ldr	r3, [r7, #0]
 8002e14:	685b      	ldr	r3, [r3, #4]
 8002e16:	091b      	lsrs	r3, r3, #4
 8002e18:	f003 0201 	and.w	r2, r3, #1
 8002e1c:	697b      	ldr	r3, [r7, #20]
 8002e1e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e22:	693a      	ldr	r2, [r7, #16]
 8002e24:	4313      	orrs	r3, r2
 8002e26:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	693a      	ldr	r2, [r7, #16]
 8002e2c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	685b      	ldr	r3, [r3, #4]
 8002e32:	f003 0303 	and.w	r3, r3, #3
 8002e36:	2b03      	cmp	r3, #3
 8002e38:	d017      	beq.n	8002e6a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	68db      	ldr	r3, [r3, #12]
 8002e3e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002e40:	697b      	ldr	r3, [r7, #20]
 8002e42:	005b      	lsls	r3, r3, #1
 8002e44:	2203      	movs	r2, #3
 8002e46:	fa02 f303 	lsl.w	r3, r2, r3
 8002e4a:	43db      	mvns	r3, r3
 8002e4c:	693a      	ldr	r2, [r7, #16]
 8002e4e:	4013      	ands	r3, r2
 8002e50:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002e52:	683b      	ldr	r3, [r7, #0]
 8002e54:	689a      	ldr	r2, [r3, #8]
 8002e56:	697b      	ldr	r3, [r7, #20]
 8002e58:	005b      	lsls	r3, r3, #1
 8002e5a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e5e:	693a      	ldr	r2, [r7, #16]
 8002e60:	4313      	orrs	r3, r2
 8002e62:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	693a      	ldr	r2, [r7, #16]
 8002e68:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e6a:	683b      	ldr	r3, [r7, #0]
 8002e6c:	685b      	ldr	r3, [r3, #4]
 8002e6e:	f003 0303 	and.w	r3, r3, #3
 8002e72:	2b02      	cmp	r3, #2
 8002e74:	d123      	bne.n	8002ebe <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002e76:	697b      	ldr	r3, [r7, #20]
 8002e78:	08da      	lsrs	r2, r3, #3
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	3208      	adds	r2, #8
 8002e7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e82:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002e84:	697b      	ldr	r3, [r7, #20]
 8002e86:	f003 0307 	and.w	r3, r3, #7
 8002e8a:	009b      	lsls	r3, r3, #2
 8002e8c:	220f      	movs	r2, #15
 8002e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e92:	43db      	mvns	r3, r3
 8002e94:	693a      	ldr	r2, [r7, #16]
 8002e96:	4013      	ands	r3, r2
 8002e98:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	691a      	ldr	r2, [r3, #16]
 8002e9e:	697b      	ldr	r3, [r7, #20]
 8002ea0:	f003 0307 	and.w	r3, r3, #7
 8002ea4:	009b      	lsls	r3, r3, #2
 8002ea6:	fa02 f303 	lsl.w	r3, r2, r3
 8002eaa:	693a      	ldr	r2, [r7, #16]
 8002eac:	4313      	orrs	r3, r2
 8002eae:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002eb0:	697b      	ldr	r3, [r7, #20]
 8002eb2:	08da      	lsrs	r2, r3, #3
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	3208      	adds	r2, #8
 8002eb8:	6939      	ldr	r1, [r7, #16]
 8002eba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002ec4:	697b      	ldr	r3, [r7, #20]
 8002ec6:	005b      	lsls	r3, r3, #1
 8002ec8:	2203      	movs	r2, #3
 8002eca:	fa02 f303 	lsl.w	r3, r2, r3
 8002ece:	43db      	mvns	r3, r3
 8002ed0:	693a      	ldr	r2, [r7, #16]
 8002ed2:	4013      	ands	r3, r2
 8002ed4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002ed6:	683b      	ldr	r3, [r7, #0]
 8002ed8:	685b      	ldr	r3, [r3, #4]
 8002eda:	f003 0203 	and.w	r2, r3, #3
 8002ede:	697b      	ldr	r3, [r7, #20]
 8002ee0:	005b      	lsls	r3, r3, #1
 8002ee2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee6:	693a      	ldr	r2, [r7, #16]
 8002ee8:	4313      	orrs	r3, r2
 8002eea:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	693a      	ldr	r2, [r7, #16]
 8002ef0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002ef2:	683b      	ldr	r3, [r7, #0]
 8002ef4:	685b      	ldr	r3, [r3, #4]
 8002ef6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	f000 80a6 	beq.w	800304c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f00:	4b5b      	ldr	r3, [pc, #364]	@ (8003070 <HAL_GPIO_Init+0x2e4>)
 8002f02:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f04:	4a5a      	ldr	r2, [pc, #360]	@ (8003070 <HAL_GPIO_Init+0x2e4>)
 8002f06:	f043 0301 	orr.w	r3, r3, #1
 8002f0a:	6613      	str	r3, [r2, #96]	@ 0x60
 8002f0c:	4b58      	ldr	r3, [pc, #352]	@ (8003070 <HAL_GPIO_Init+0x2e4>)
 8002f0e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f10:	f003 0301 	and.w	r3, r3, #1
 8002f14:	60bb      	str	r3, [r7, #8]
 8002f16:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002f18:	4a56      	ldr	r2, [pc, #344]	@ (8003074 <HAL_GPIO_Init+0x2e8>)
 8002f1a:	697b      	ldr	r3, [r7, #20]
 8002f1c:	089b      	lsrs	r3, r3, #2
 8002f1e:	3302      	adds	r3, #2
 8002f20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f24:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002f26:	697b      	ldr	r3, [r7, #20]
 8002f28:	f003 0303 	and.w	r3, r3, #3
 8002f2c:	009b      	lsls	r3, r3, #2
 8002f2e:	220f      	movs	r2, #15
 8002f30:	fa02 f303 	lsl.w	r3, r2, r3
 8002f34:	43db      	mvns	r3, r3
 8002f36:	693a      	ldr	r2, [r7, #16]
 8002f38:	4013      	ands	r3, r2
 8002f3a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002f42:	d01f      	beq.n	8002f84 <HAL_GPIO_Init+0x1f8>
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	4a4c      	ldr	r2, [pc, #304]	@ (8003078 <HAL_GPIO_Init+0x2ec>)
 8002f48:	4293      	cmp	r3, r2
 8002f4a:	d019      	beq.n	8002f80 <HAL_GPIO_Init+0x1f4>
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	4a4b      	ldr	r2, [pc, #300]	@ (800307c <HAL_GPIO_Init+0x2f0>)
 8002f50:	4293      	cmp	r3, r2
 8002f52:	d013      	beq.n	8002f7c <HAL_GPIO_Init+0x1f0>
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	4a4a      	ldr	r2, [pc, #296]	@ (8003080 <HAL_GPIO_Init+0x2f4>)
 8002f58:	4293      	cmp	r3, r2
 8002f5a:	d00d      	beq.n	8002f78 <HAL_GPIO_Init+0x1ec>
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	4a49      	ldr	r2, [pc, #292]	@ (8003084 <HAL_GPIO_Init+0x2f8>)
 8002f60:	4293      	cmp	r3, r2
 8002f62:	d007      	beq.n	8002f74 <HAL_GPIO_Init+0x1e8>
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	4a48      	ldr	r2, [pc, #288]	@ (8003088 <HAL_GPIO_Init+0x2fc>)
 8002f68:	4293      	cmp	r3, r2
 8002f6a:	d101      	bne.n	8002f70 <HAL_GPIO_Init+0x1e4>
 8002f6c:	2305      	movs	r3, #5
 8002f6e:	e00a      	b.n	8002f86 <HAL_GPIO_Init+0x1fa>
 8002f70:	2306      	movs	r3, #6
 8002f72:	e008      	b.n	8002f86 <HAL_GPIO_Init+0x1fa>
 8002f74:	2304      	movs	r3, #4
 8002f76:	e006      	b.n	8002f86 <HAL_GPIO_Init+0x1fa>
 8002f78:	2303      	movs	r3, #3
 8002f7a:	e004      	b.n	8002f86 <HAL_GPIO_Init+0x1fa>
 8002f7c:	2302      	movs	r3, #2
 8002f7e:	e002      	b.n	8002f86 <HAL_GPIO_Init+0x1fa>
 8002f80:	2301      	movs	r3, #1
 8002f82:	e000      	b.n	8002f86 <HAL_GPIO_Init+0x1fa>
 8002f84:	2300      	movs	r3, #0
 8002f86:	697a      	ldr	r2, [r7, #20]
 8002f88:	f002 0203 	and.w	r2, r2, #3
 8002f8c:	0092      	lsls	r2, r2, #2
 8002f8e:	4093      	lsls	r3, r2
 8002f90:	693a      	ldr	r2, [r7, #16]
 8002f92:	4313      	orrs	r3, r2
 8002f94:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002f96:	4937      	ldr	r1, [pc, #220]	@ (8003074 <HAL_GPIO_Init+0x2e8>)
 8002f98:	697b      	ldr	r3, [r7, #20]
 8002f9a:	089b      	lsrs	r3, r3, #2
 8002f9c:	3302      	adds	r3, #2
 8002f9e:	693a      	ldr	r2, [r7, #16]
 8002fa0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002fa4:	4b39      	ldr	r3, [pc, #228]	@ (800308c <HAL_GPIO_Init+0x300>)
 8002fa6:	689b      	ldr	r3, [r3, #8]
 8002fa8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	43db      	mvns	r3, r3
 8002fae:	693a      	ldr	r2, [r7, #16]
 8002fb0:	4013      	ands	r3, r2
 8002fb2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002fb4:	683b      	ldr	r3, [r7, #0]
 8002fb6:	685b      	ldr	r3, [r3, #4]
 8002fb8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d003      	beq.n	8002fc8 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002fc0:	693a      	ldr	r2, [r7, #16]
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	4313      	orrs	r3, r2
 8002fc6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002fc8:	4a30      	ldr	r2, [pc, #192]	@ (800308c <HAL_GPIO_Init+0x300>)
 8002fca:	693b      	ldr	r3, [r7, #16]
 8002fcc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002fce:	4b2f      	ldr	r3, [pc, #188]	@ (800308c <HAL_GPIO_Init+0x300>)
 8002fd0:	68db      	ldr	r3, [r3, #12]
 8002fd2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	43db      	mvns	r3, r3
 8002fd8:	693a      	ldr	r2, [r7, #16]
 8002fda:	4013      	ands	r3, r2
 8002fdc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002fde:	683b      	ldr	r3, [r7, #0]
 8002fe0:	685b      	ldr	r3, [r3, #4]
 8002fe2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d003      	beq.n	8002ff2 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002fea:	693a      	ldr	r2, [r7, #16]
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	4313      	orrs	r3, r2
 8002ff0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002ff2:	4a26      	ldr	r2, [pc, #152]	@ (800308c <HAL_GPIO_Init+0x300>)
 8002ff4:	693b      	ldr	r3, [r7, #16]
 8002ff6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8002ff8:	4b24      	ldr	r3, [pc, #144]	@ (800308c <HAL_GPIO_Init+0x300>)
 8002ffa:	685b      	ldr	r3, [r3, #4]
 8002ffc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	43db      	mvns	r3, r3
 8003002:	693a      	ldr	r2, [r7, #16]
 8003004:	4013      	ands	r3, r2
 8003006:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	685b      	ldr	r3, [r3, #4]
 800300c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003010:	2b00      	cmp	r3, #0
 8003012:	d003      	beq.n	800301c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8003014:	693a      	ldr	r2, [r7, #16]
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	4313      	orrs	r3, r2
 800301a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800301c:	4a1b      	ldr	r2, [pc, #108]	@ (800308c <HAL_GPIO_Init+0x300>)
 800301e:	693b      	ldr	r3, [r7, #16]
 8003020:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003022:	4b1a      	ldr	r3, [pc, #104]	@ (800308c <HAL_GPIO_Init+0x300>)
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	43db      	mvns	r3, r3
 800302c:	693a      	ldr	r2, [r7, #16]
 800302e:	4013      	ands	r3, r2
 8003030:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	685b      	ldr	r3, [r3, #4]
 8003036:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800303a:	2b00      	cmp	r3, #0
 800303c:	d003      	beq.n	8003046 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800303e:	693a      	ldr	r2, [r7, #16]
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	4313      	orrs	r3, r2
 8003044:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003046:	4a11      	ldr	r2, [pc, #68]	@ (800308c <HAL_GPIO_Init+0x300>)
 8003048:	693b      	ldr	r3, [r7, #16]
 800304a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800304c:	697b      	ldr	r3, [r7, #20]
 800304e:	3301      	adds	r3, #1
 8003050:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003052:	683b      	ldr	r3, [r7, #0]
 8003054:	681a      	ldr	r2, [r3, #0]
 8003056:	697b      	ldr	r3, [r7, #20]
 8003058:	fa22 f303 	lsr.w	r3, r2, r3
 800305c:	2b00      	cmp	r3, #0
 800305e:	f47f ae9d 	bne.w	8002d9c <HAL_GPIO_Init+0x10>
  }
}
 8003062:	bf00      	nop
 8003064:	bf00      	nop
 8003066:	371c      	adds	r7, #28
 8003068:	46bd      	mov	sp, r7
 800306a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306e:	4770      	bx	lr
 8003070:	40021000 	.word	0x40021000
 8003074:	40010000 	.word	0x40010000
 8003078:	48000400 	.word	0x48000400
 800307c:	48000800 	.word	0x48000800
 8003080:	48000c00 	.word	0x48000c00
 8003084:	48001000 	.word	0x48001000
 8003088:	48001400 	.word	0x48001400
 800308c:	40010400 	.word	0x40010400

08003090 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003090:	b480      	push	{r7}
 8003092:	b083      	sub	sp, #12
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
 8003098:	460b      	mov	r3, r1
 800309a:	807b      	strh	r3, [r7, #2]
 800309c:	4613      	mov	r3, r2
 800309e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80030a0:	787b      	ldrb	r3, [r7, #1]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d003      	beq.n	80030ae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80030a6:	887a      	ldrh	r2, [r7, #2]
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80030ac:	e002      	b.n	80030b4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80030ae:	887a      	ldrh	r2, [r7, #2]
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80030b4:	bf00      	nop
 80030b6:	370c      	adds	r7, #12
 80030b8:	46bd      	mov	sp, r7
 80030ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030be:	4770      	bx	lr

080030c0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80030c0:	b480      	push	{r7}
 80030c2:	b085      	sub	sp, #20
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d141      	bne.n	8003152 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80030ce:	4b4b      	ldr	r3, [pc, #300]	@ (80031fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80030d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80030da:	d131      	bne.n	8003140 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80030dc:	4b47      	ldr	r3, [pc, #284]	@ (80031fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80030e2:	4a46      	ldr	r2, [pc, #280]	@ (80031fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80030e8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80030ec:	4b43      	ldr	r3, [pc, #268]	@ (80031fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80030f4:	4a41      	ldr	r2, [pc, #260]	@ (80031fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030f6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80030fa:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80030fc:	4b40      	ldr	r3, [pc, #256]	@ (8003200 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	2232      	movs	r2, #50	@ 0x32
 8003102:	fb02 f303 	mul.w	r3, r2, r3
 8003106:	4a3f      	ldr	r2, [pc, #252]	@ (8003204 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003108:	fba2 2303 	umull	r2, r3, r2, r3
 800310c:	0c9b      	lsrs	r3, r3, #18
 800310e:	3301      	adds	r3, #1
 8003110:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003112:	e002      	b.n	800311a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	3b01      	subs	r3, #1
 8003118:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800311a:	4b38      	ldr	r3, [pc, #224]	@ (80031fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800311c:	695b      	ldr	r3, [r3, #20]
 800311e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003122:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003126:	d102      	bne.n	800312e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	2b00      	cmp	r3, #0
 800312c:	d1f2      	bne.n	8003114 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800312e:	4b33      	ldr	r3, [pc, #204]	@ (80031fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003130:	695b      	ldr	r3, [r3, #20]
 8003132:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003136:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800313a:	d158      	bne.n	80031ee <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800313c:	2303      	movs	r3, #3
 800313e:	e057      	b.n	80031f0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003140:	4b2e      	ldr	r3, [pc, #184]	@ (80031fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003142:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003146:	4a2d      	ldr	r2, [pc, #180]	@ (80031fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003148:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800314c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003150:	e04d      	b.n	80031ee <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003158:	d141      	bne.n	80031de <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800315a:	4b28      	ldr	r3, [pc, #160]	@ (80031fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003162:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003166:	d131      	bne.n	80031cc <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003168:	4b24      	ldr	r3, [pc, #144]	@ (80031fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800316a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800316e:	4a23      	ldr	r2, [pc, #140]	@ (80031fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003170:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003174:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003178:	4b20      	ldr	r3, [pc, #128]	@ (80031fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003180:	4a1e      	ldr	r2, [pc, #120]	@ (80031fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003182:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003186:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003188:	4b1d      	ldr	r3, [pc, #116]	@ (8003200 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	2232      	movs	r2, #50	@ 0x32
 800318e:	fb02 f303 	mul.w	r3, r2, r3
 8003192:	4a1c      	ldr	r2, [pc, #112]	@ (8003204 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003194:	fba2 2303 	umull	r2, r3, r2, r3
 8003198:	0c9b      	lsrs	r3, r3, #18
 800319a:	3301      	adds	r3, #1
 800319c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800319e:	e002      	b.n	80031a6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	3b01      	subs	r3, #1
 80031a4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80031a6:	4b15      	ldr	r3, [pc, #84]	@ (80031fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031a8:	695b      	ldr	r3, [r3, #20]
 80031aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80031b2:	d102      	bne.n	80031ba <HAL_PWREx_ControlVoltageScaling+0xfa>
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d1f2      	bne.n	80031a0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80031ba:	4b10      	ldr	r3, [pc, #64]	@ (80031fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031bc:	695b      	ldr	r3, [r3, #20]
 80031be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80031c6:	d112      	bne.n	80031ee <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80031c8:	2303      	movs	r3, #3
 80031ca:	e011      	b.n	80031f0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80031cc:	4b0b      	ldr	r3, [pc, #44]	@ (80031fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80031d2:	4a0a      	ldr	r2, [pc, #40]	@ (80031fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80031d8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80031dc:	e007      	b.n	80031ee <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80031de:	4b07      	ldr	r3, [pc, #28]	@ (80031fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80031e6:	4a05      	ldr	r2, [pc, #20]	@ (80031fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031e8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80031ec:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80031ee:	2300      	movs	r3, #0
}
 80031f0:	4618      	mov	r0, r3
 80031f2:	3714      	adds	r7, #20
 80031f4:	46bd      	mov	sp, r7
 80031f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fa:	4770      	bx	lr
 80031fc:	40007000 	.word	0x40007000
 8003200:	200000ec 	.word	0x200000ec
 8003204:	431bde83 	.word	0x431bde83

08003208 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8003208:	b480      	push	{r7}
 800320a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800320c:	4b05      	ldr	r3, [pc, #20]	@ (8003224 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800320e:	689b      	ldr	r3, [r3, #8]
 8003210:	4a04      	ldr	r2, [pc, #16]	@ (8003224 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003212:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003216:	6093      	str	r3, [r2, #8]
}
 8003218:	bf00      	nop
 800321a:	46bd      	mov	sp, r7
 800321c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003220:	4770      	bx	lr
 8003222:	bf00      	nop
 8003224:	40007000 	.word	0x40007000

08003228 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	b088      	sub	sp, #32
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2b00      	cmp	r3, #0
 8003234:	d101      	bne.n	800323a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003236:	2301      	movs	r3, #1
 8003238:	e2fe      	b.n	8003838 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f003 0301 	and.w	r3, r3, #1
 8003242:	2b00      	cmp	r3, #0
 8003244:	d075      	beq.n	8003332 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003246:	4b97      	ldr	r3, [pc, #604]	@ (80034a4 <HAL_RCC_OscConfig+0x27c>)
 8003248:	689b      	ldr	r3, [r3, #8]
 800324a:	f003 030c 	and.w	r3, r3, #12
 800324e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003250:	4b94      	ldr	r3, [pc, #592]	@ (80034a4 <HAL_RCC_OscConfig+0x27c>)
 8003252:	68db      	ldr	r3, [r3, #12]
 8003254:	f003 0303 	and.w	r3, r3, #3
 8003258:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800325a:	69bb      	ldr	r3, [r7, #24]
 800325c:	2b0c      	cmp	r3, #12
 800325e:	d102      	bne.n	8003266 <HAL_RCC_OscConfig+0x3e>
 8003260:	697b      	ldr	r3, [r7, #20]
 8003262:	2b03      	cmp	r3, #3
 8003264:	d002      	beq.n	800326c <HAL_RCC_OscConfig+0x44>
 8003266:	69bb      	ldr	r3, [r7, #24]
 8003268:	2b08      	cmp	r3, #8
 800326a:	d10b      	bne.n	8003284 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800326c:	4b8d      	ldr	r3, [pc, #564]	@ (80034a4 <HAL_RCC_OscConfig+0x27c>)
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003274:	2b00      	cmp	r3, #0
 8003276:	d05b      	beq.n	8003330 <HAL_RCC_OscConfig+0x108>
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	685b      	ldr	r3, [r3, #4]
 800327c:	2b00      	cmp	r3, #0
 800327e:	d157      	bne.n	8003330 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003280:	2301      	movs	r3, #1
 8003282:	e2d9      	b.n	8003838 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	685b      	ldr	r3, [r3, #4]
 8003288:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800328c:	d106      	bne.n	800329c <HAL_RCC_OscConfig+0x74>
 800328e:	4b85      	ldr	r3, [pc, #532]	@ (80034a4 <HAL_RCC_OscConfig+0x27c>)
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	4a84      	ldr	r2, [pc, #528]	@ (80034a4 <HAL_RCC_OscConfig+0x27c>)
 8003294:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003298:	6013      	str	r3, [r2, #0]
 800329a:	e01d      	b.n	80032d8 <HAL_RCC_OscConfig+0xb0>
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	685b      	ldr	r3, [r3, #4]
 80032a0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80032a4:	d10c      	bne.n	80032c0 <HAL_RCC_OscConfig+0x98>
 80032a6:	4b7f      	ldr	r3, [pc, #508]	@ (80034a4 <HAL_RCC_OscConfig+0x27c>)
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	4a7e      	ldr	r2, [pc, #504]	@ (80034a4 <HAL_RCC_OscConfig+0x27c>)
 80032ac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80032b0:	6013      	str	r3, [r2, #0]
 80032b2:	4b7c      	ldr	r3, [pc, #496]	@ (80034a4 <HAL_RCC_OscConfig+0x27c>)
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	4a7b      	ldr	r2, [pc, #492]	@ (80034a4 <HAL_RCC_OscConfig+0x27c>)
 80032b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80032bc:	6013      	str	r3, [r2, #0]
 80032be:	e00b      	b.n	80032d8 <HAL_RCC_OscConfig+0xb0>
 80032c0:	4b78      	ldr	r3, [pc, #480]	@ (80034a4 <HAL_RCC_OscConfig+0x27c>)
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	4a77      	ldr	r2, [pc, #476]	@ (80034a4 <HAL_RCC_OscConfig+0x27c>)
 80032c6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80032ca:	6013      	str	r3, [r2, #0]
 80032cc:	4b75      	ldr	r3, [pc, #468]	@ (80034a4 <HAL_RCC_OscConfig+0x27c>)
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	4a74      	ldr	r2, [pc, #464]	@ (80034a4 <HAL_RCC_OscConfig+0x27c>)
 80032d2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80032d6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	685b      	ldr	r3, [r3, #4]
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d013      	beq.n	8003308 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032e0:	f7fd fe48 	bl	8000f74 <HAL_GetTick>
 80032e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80032e6:	e008      	b.n	80032fa <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80032e8:	f7fd fe44 	bl	8000f74 <HAL_GetTick>
 80032ec:	4602      	mov	r2, r0
 80032ee:	693b      	ldr	r3, [r7, #16]
 80032f0:	1ad3      	subs	r3, r2, r3
 80032f2:	2b64      	cmp	r3, #100	@ 0x64
 80032f4:	d901      	bls.n	80032fa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80032f6:	2303      	movs	r3, #3
 80032f8:	e29e      	b.n	8003838 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80032fa:	4b6a      	ldr	r3, [pc, #424]	@ (80034a4 <HAL_RCC_OscConfig+0x27c>)
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003302:	2b00      	cmp	r3, #0
 8003304:	d0f0      	beq.n	80032e8 <HAL_RCC_OscConfig+0xc0>
 8003306:	e014      	b.n	8003332 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003308:	f7fd fe34 	bl	8000f74 <HAL_GetTick>
 800330c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800330e:	e008      	b.n	8003322 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003310:	f7fd fe30 	bl	8000f74 <HAL_GetTick>
 8003314:	4602      	mov	r2, r0
 8003316:	693b      	ldr	r3, [r7, #16]
 8003318:	1ad3      	subs	r3, r2, r3
 800331a:	2b64      	cmp	r3, #100	@ 0x64
 800331c:	d901      	bls.n	8003322 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800331e:	2303      	movs	r3, #3
 8003320:	e28a      	b.n	8003838 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003322:	4b60      	ldr	r3, [pc, #384]	@ (80034a4 <HAL_RCC_OscConfig+0x27c>)
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800332a:	2b00      	cmp	r3, #0
 800332c:	d1f0      	bne.n	8003310 <HAL_RCC_OscConfig+0xe8>
 800332e:	e000      	b.n	8003332 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003330:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f003 0302 	and.w	r3, r3, #2
 800333a:	2b00      	cmp	r3, #0
 800333c:	d075      	beq.n	800342a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800333e:	4b59      	ldr	r3, [pc, #356]	@ (80034a4 <HAL_RCC_OscConfig+0x27c>)
 8003340:	689b      	ldr	r3, [r3, #8]
 8003342:	f003 030c 	and.w	r3, r3, #12
 8003346:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003348:	4b56      	ldr	r3, [pc, #344]	@ (80034a4 <HAL_RCC_OscConfig+0x27c>)
 800334a:	68db      	ldr	r3, [r3, #12]
 800334c:	f003 0303 	and.w	r3, r3, #3
 8003350:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003352:	69bb      	ldr	r3, [r7, #24]
 8003354:	2b0c      	cmp	r3, #12
 8003356:	d102      	bne.n	800335e <HAL_RCC_OscConfig+0x136>
 8003358:	697b      	ldr	r3, [r7, #20]
 800335a:	2b02      	cmp	r3, #2
 800335c:	d002      	beq.n	8003364 <HAL_RCC_OscConfig+0x13c>
 800335e:	69bb      	ldr	r3, [r7, #24]
 8003360:	2b04      	cmp	r3, #4
 8003362:	d11f      	bne.n	80033a4 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003364:	4b4f      	ldr	r3, [pc, #316]	@ (80034a4 <HAL_RCC_OscConfig+0x27c>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800336c:	2b00      	cmp	r3, #0
 800336e:	d005      	beq.n	800337c <HAL_RCC_OscConfig+0x154>
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	68db      	ldr	r3, [r3, #12]
 8003374:	2b00      	cmp	r3, #0
 8003376:	d101      	bne.n	800337c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8003378:	2301      	movs	r3, #1
 800337a:	e25d      	b.n	8003838 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800337c:	4b49      	ldr	r3, [pc, #292]	@ (80034a4 <HAL_RCC_OscConfig+0x27c>)
 800337e:	685b      	ldr	r3, [r3, #4]
 8003380:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	691b      	ldr	r3, [r3, #16]
 8003388:	061b      	lsls	r3, r3, #24
 800338a:	4946      	ldr	r1, [pc, #280]	@ (80034a4 <HAL_RCC_OscConfig+0x27c>)
 800338c:	4313      	orrs	r3, r2
 800338e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003390:	4b45      	ldr	r3, [pc, #276]	@ (80034a8 <HAL_RCC_OscConfig+0x280>)
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	4618      	mov	r0, r3
 8003396:	f7fd fda1 	bl	8000edc <HAL_InitTick>
 800339a:	4603      	mov	r3, r0
 800339c:	2b00      	cmp	r3, #0
 800339e:	d043      	beq.n	8003428 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80033a0:	2301      	movs	r3, #1
 80033a2:	e249      	b.n	8003838 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	68db      	ldr	r3, [r3, #12]
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d023      	beq.n	80033f4 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80033ac:	4b3d      	ldr	r3, [pc, #244]	@ (80034a4 <HAL_RCC_OscConfig+0x27c>)
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	4a3c      	ldr	r2, [pc, #240]	@ (80034a4 <HAL_RCC_OscConfig+0x27c>)
 80033b2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80033b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033b8:	f7fd fddc 	bl	8000f74 <HAL_GetTick>
 80033bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80033be:	e008      	b.n	80033d2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80033c0:	f7fd fdd8 	bl	8000f74 <HAL_GetTick>
 80033c4:	4602      	mov	r2, r0
 80033c6:	693b      	ldr	r3, [r7, #16]
 80033c8:	1ad3      	subs	r3, r2, r3
 80033ca:	2b02      	cmp	r3, #2
 80033cc:	d901      	bls.n	80033d2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80033ce:	2303      	movs	r3, #3
 80033d0:	e232      	b.n	8003838 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80033d2:	4b34      	ldr	r3, [pc, #208]	@ (80034a4 <HAL_RCC_OscConfig+0x27c>)
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d0f0      	beq.n	80033c0 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033de:	4b31      	ldr	r3, [pc, #196]	@ (80034a4 <HAL_RCC_OscConfig+0x27c>)
 80033e0:	685b      	ldr	r3, [r3, #4]
 80033e2:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	691b      	ldr	r3, [r3, #16]
 80033ea:	061b      	lsls	r3, r3, #24
 80033ec:	492d      	ldr	r1, [pc, #180]	@ (80034a4 <HAL_RCC_OscConfig+0x27c>)
 80033ee:	4313      	orrs	r3, r2
 80033f0:	604b      	str	r3, [r1, #4]
 80033f2:	e01a      	b.n	800342a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80033f4:	4b2b      	ldr	r3, [pc, #172]	@ (80034a4 <HAL_RCC_OscConfig+0x27c>)
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	4a2a      	ldr	r2, [pc, #168]	@ (80034a4 <HAL_RCC_OscConfig+0x27c>)
 80033fa:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80033fe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003400:	f7fd fdb8 	bl	8000f74 <HAL_GetTick>
 8003404:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003406:	e008      	b.n	800341a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003408:	f7fd fdb4 	bl	8000f74 <HAL_GetTick>
 800340c:	4602      	mov	r2, r0
 800340e:	693b      	ldr	r3, [r7, #16]
 8003410:	1ad3      	subs	r3, r2, r3
 8003412:	2b02      	cmp	r3, #2
 8003414:	d901      	bls.n	800341a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003416:	2303      	movs	r3, #3
 8003418:	e20e      	b.n	8003838 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800341a:	4b22      	ldr	r3, [pc, #136]	@ (80034a4 <HAL_RCC_OscConfig+0x27c>)
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003422:	2b00      	cmp	r3, #0
 8003424:	d1f0      	bne.n	8003408 <HAL_RCC_OscConfig+0x1e0>
 8003426:	e000      	b.n	800342a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003428:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f003 0308 	and.w	r3, r3, #8
 8003432:	2b00      	cmp	r3, #0
 8003434:	d041      	beq.n	80034ba <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	695b      	ldr	r3, [r3, #20]
 800343a:	2b00      	cmp	r3, #0
 800343c:	d01c      	beq.n	8003478 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800343e:	4b19      	ldr	r3, [pc, #100]	@ (80034a4 <HAL_RCC_OscConfig+0x27c>)
 8003440:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003444:	4a17      	ldr	r2, [pc, #92]	@ (80034a4 <HAL_RCC_OscConfig+0x27c>)
 8003446:	f043 0301 	orr.w	r3, r3, #1
 800344a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800344e:	f7fd fd91 	bl	8000f74 <HAL_GetTick>
 8003452:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003454:	e008      	b.n	8003468 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003456:	f7fd fd8d 	bl	8000f74 <HAL_GetTick>
 800345a:	4602      	mov	r2, r0
 800345c:	693b      	ldr	r3, [r7, #16]
 800345e:	1ad3      	subs	r3, r2, r3
 8003460:	2b02      	cmp	r3, #2
 8003462:	d901      	bls.n	8003468 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003464:	2303      	movs	r3, #3
 8003466:	e1e7      	b.n	8003838 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003468:	4b0e      	ldr	r3, [pc, #56]	@ (80034a4 <HAL_RCC_OscConfig+0x27c>)
 800346a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800346e:	f003 0302 	and.w	r3, r3, #2
 8003472:	2b00      	cmp	r3, #0
 8003474:	d0ef      	beq.n	8003456 <HAL_RCC_OscConfig+0x22e>
 8003476:	e020      	b.n	80034ba <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003478:	4b0a      	ldr	r3, [pc, #40]	@ (80034a4 <HAL_RCC_OscConfig+0x27c>)
 800347a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800347e:	4a09      	ldr	r2, [pc, #36]	@ (80034a4 <HAL_RCC_OscConfig+0x27c>)
 8003480:	f023 0301 	bic.w	r3, r3, #1
 8003484:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003488:	f7fd fd74 	bl	8000f74 <HAL_GetTick>
 800348c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800348e:	e00d      	b.n	80034ac <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003490:	f7fd fd70 	bl	8000f74 <HAL_GetTick>
 8003494:	4602      	mov	r2, r0
 8003496:	693b      	ldr	r3, [r7, #16]
 8003498:	1ad3      	subs	r3, r2, r3
 800349a:	2b02      	cmp	r3, #2
 800349c:	d906      	bls.n	80034ac <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800349e:	2303      	movs	r3, #3
 80034a0:	e1ca      	b.n	8003838 <HAL_RCC_OscConfig+0x610>
 80034a2:	bf00      	nop
 80034a4:	40021000 	.word	0x40021000
 80034a8:	200000f0 	.word	0x200000f0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80034ac:	4b8c      	ldr	r3, [pc, #560]	@ (80036e0 <HAL_RCC_OscConfig+0x4b8>)
 80034ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80034b2:	f003 0302 	and.w	r3, r3, #2
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d1ea      	bne.n	8003490 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f003 0304 	and.w	r3, r3, #4
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	f000 80a6 	beq.w	8003614 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80034c8:	2300      	movs	r3, #0
 80034ca:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80034cc:	4b84      	ldr	r3, [pc, #528]	@ (80036e0 <HAL_RCC_OscConfig+0x4b8>)
 80034ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d101      	bne.n	80034dc <HAL_RCC_OscConfig+0x2b4>
 80034d8:	2301      	movs	r3, #1
 80034da:	e000      	b.n	80034de <HAL_RCC_OscConfig+0x2b6>
 80034dc:	2300      	movs	r3, #0
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d00d      	beq.n	80034fe <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80034e2:	4b7f      	ldr	r3, [pc, #508]	@ (80036e0 <HAL_RCC_OscConfig+0x4b8>)
 80034e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034e6:	4a7e      	ldr	r2, [pc, #504]	@ (80036e0 <HAL_RCC_OscConfig+0x4b8>)
 80034e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80034ec:	6593      	str	r3, [r2, #88]	@ 0x58
 80034ee:	4b7c      	ldr	r3, [pc, #496]	@ (80036e0 <HAL_RCC_OscConfig+0x4b8>)
 80034f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034f6:	60fb      	str	r3, [r7, #12]
 80034f8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80034fa:	2301      	movs	r3, #1
 80034fc:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80034fe:	4b79      	ldr	r3, [pc, #484]	@ (80036e4 <HAL_RCC_OscConfig+0x4bc>)
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003506:	2b00      	cmp	r3, #0
 8003508:	d118      	bne.n	800353c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800350a:	4b76      	ldr	r3, [pc, #472]	@ (80036e4 <HAL_RCC_OscConfig+0x4bc>)
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	4a75      	ldr	r2, [pc, #468]	@ (80036e4 <HAL_RCC_OscConfig+0x4bc>)
 8003510:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003514:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003516:	f7fd fd2d 	bl	8000f74 <HAL_GetTick>
 800351a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800351c:	e008      	b.n	8003530 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800351e:	f7fd fd29 	bl	8000f74 <HAL_GetTick>
 8003522:	4602      	mov	r2, r0
 8003524:	693b      	ldr	r3, [r7, #16]
 8003526:	1ad3      	subs	r3, r2, r3
 8003528:	2b02      	cmp	r3, #2
 800352a:	d901      	bls.n	8003530 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800352c:	2303      	movs	r3, #3
 800352e:	e183      	b.n	8003838 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003530:	4b6c      	ldr	r3, [pc, #432]	@ (80036e4 <HAL_RCC_OscConfig+0x4bc>)
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003538:	2b00      	cmp	r3, #0
 800353a:	d0f0      	beq.n	800351e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	689b      	ldr	r3, [r3, #8]
 8003540:	2b01      	cmp	r3, #1
 8003542:	d108      	bne.n	8003556 <HAL_RCC_OscConfig+0x32e>
 8003544:	4b66      	ldr	r3, [pc, #408]	@ (80036e0 <HAL_RCC_OscConfig+0x4b8>)
 8003546:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800354a:	4a65      	ldr	r2, [pc, #404]	@ (80036e0 <HAL_RCC_OscConfig+0x4b8>)
 800354c:	f043 0301 	orr.w	r3, r3, #1
 8003550:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003554:	e024      	b.n	80035a0 <HAL_RCC_OscConfig+0x378>
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	689b      	ldr	r3, [r3, #8]
 800355a:	2b05      	cmp	r3, #5
 800355c:	d110      	bne.n	8003580 <HAL_RCC_OscConfig+0x358>
 800355e:	4b60      	ldr	r3, [pc, #384]	@ (80036e0 <HAL_RCC_OscConfig+0x4b8>)
 8003560:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003564:	4a5e      	ldr	r2, [pc, #376]	@ (80036e0 <HAL_RCC_OscConfig+0x4b8>)
 8003566:	f043 0304 	orr.w	r3, r3, #4
 800356a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800356e:	4b5c      	ldr	r3, [pc, #368]	@ (80036e0 <HAL_RCC_OscConfig+0x4b8>)
 8003570:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003574:	4a5a      	ldr	r2, [pc, #360]	@ (80036e0 <HAL_RCC_OscConfig+0x4b8>)
 8003576:	f043 0301 	orr.w	r3, r3, #1
 800357a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800357e:	e00f      	b.n	80035a0 <HAL_RCC_OscConfig+0x378>
 8003580:	4b57      	ldr	r3, [pc, #348]	@ (80036e0 <HAL_RCC_OscConfig+0x4b8>)
 8003582:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003586:	4a56      	ldr	r2, [pc, #344]	@ (80036e0 <HAL_RCC_OscConfig+0x4b8>)
 8003588:	f023 0301 	bic.w	r3, r3, #1
 800358c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003590:	4b53      	ldr	r3, [pc, #332]	@ (80036e0 <HAL_RCC_OscConfig+0x4b8>)
 8003592:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003596:	4a52      	ldr	r2, [pc, #328]	@ (80036e0 <HAL_RCC_OscConfig+0x4b8>)
 8003598:	f023 0304 	bic.w	r3, r3, #4
 800359c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	689b      	ldr	r3, [r3, #8]
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d016      	beq.n	80035d6 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035a8:	f7fd fce4 	bl	8000f74 <HAL_GetTick>
 80035ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80035ae:	e00a      	b.n	80035c6 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035b0:	f7fd fce0 	bl	8000f74 <HAL_GetTick>
 80035b4:	4602      	mov	r2, r0
 80035b6:	693b      	ldr	r3, [r7, #16]
 80035b8:	1ad3      	subs	r3, r2, r3
 80035ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035be:	4293      	cmp	r3, r2
 80035c0:	d901      	bls.n	80035c6 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80035c2:	2303      	movs	r3, #3
 80035c4:	e138      	b.n	8003838 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80035c6:	4b46      	ldr	r3, [pc, #280]	@ (80036e0 <HAL_RCC_OscConfig+0x4b8>)
 80035c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035cc:	f003 0302 	and.w	r3, r3, #2
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d0ed      	beq.n	80035b0 <HAL_RCC_OscConfig+0x388>
 80035d4:	e015      	b.n	8003602 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035d6:	f7fd fccd 	bl	8000f74 <HAL_GetTick>
 80035da:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80035dc:	e00a      	b.n	80035f4 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035de:	f7fd fcc9 	bl	8000f74 <HAL_GetTick>
 80035e2:	4602      	mov	r2, r0
 80035e4:	693b      	ldr	r3, [r7, #16]
 80035e6:	1ad3      	subs	r3, r2, r3
 80035e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035ec:	4293      	cmp	r3, r2
 80035ee:	d901      	bls.n	80035f4 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80035f0:	2303      	movs	r3, #3
 80035f2:	e121      	b.n	8003838 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80035f4:	4b3a      	ldr	r3, [pc, #232]	@ (80036e0 <HAL_RCC_OscConfig+0x4b8>)
 80035f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035fa:	f003 0302 	and.w	r3, r3, #2
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d1ed      	bne.n	80035de <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003602:	7ffb      	ldrb	r3, [r7, #31]
 8003604:	2b01      	cmp	r3, #1
 8003606:	d105      	bne.n	8003614 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003608:	4b35      	ldr	r3, [pc, #212]	@ (80036e0 <HAL_RCC_OscConfig+0x4b8>)
 800360a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800360c:	4a34      	ldr	r2, [pc, #208]	@ (80036e0 <HAL_RCC_OscConfig+0x4b8>)
 800360e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003612:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f003 0320 	and.w	r3, r3, #32
 800361c:	2b00      	cmp	r3, #0
 800361e:	d03c      	beq.n	800369a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	699b      	ldr	r3, [r3, #24]
 8003624:	2b00      	cmp	r3, #0
 8003626:	d01c      	beq.n	8003662 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003628:	4b2d      	ldr	r3, [pc, #180]	@ (80036e0 <HAL_RCC_OscConfig+0x4b8>)
 800362a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800362e:	4a2c      	ldr	r2, [pc, #176]	@ (80036e0 <HAL_RCC_OscConfig+0x4b8>)
 8003630:	f043 0301 	orr.w	r3, r3, #1
 8003634:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003638:	f7fd fc9c 	bl	8000f74 <HAL_GetTick>
 800363c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800363e:	e008      	b.n	8003652 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003640:	f7fd fc98 	bl	8000f74 <HAL_GetTick>
 8003644:	4602      	mov	r2, r0
 8003646:	693b      	ldr	r3, [r7, #16]
 8003648:	1ad3      	subs	r3, r2, r3
 800364a:	2b02      	cmp	r3, #2
 800364c:	d901      	bls.n	8003652 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800364e:	2303      	movs	r3, #3
 8003650:	e0f2      	b.n	8003838 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003652:	4b23      	ldr	r3, [pc, #140]	@ (80036e0 <HAL_RCC_OscConfig+0x4b8>)
 8003654:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003658:	f003 0302 	and.w	r3, r3, #2
 800365c:	2b00      	cmp	r3, #0
 800365e:	d0ef      	beq.n	8003640 <HAL_RCC_OscConfig+0x418>
 8003660:	e01b      	b.n	800369a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003662:	4b1f      	ldr	r3, [pc, #124]	@ (80036e0 <HAL_RCC_OscConfig+0x4b8>)
 8003664:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003668:	4a1d      	ldr	r2, [pc, #116]	@ (80036e0 <HAL_RCC_OscConfig+0x4b8>)
 800366a:	f023 0301 	bic.w	r3, r3, #1
 800366e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003672:	f7fd fc7f 	bl	8000f74 <HAL_GetTick>
 8003676:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003678:	e008      	b.n	800368c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800367a:	f7fd fc7b 	bl	8000f74 <HAL_GetTick>
 800367e:	4602      	mov	r2, r0
 8003680:	693b      	ldr	r3, [r7, #16]
 8003682:	1ad3      	subs	r3, r2, r3
 8003684:	2b02      	cmp	r3, #2
 8003686:	d901      	bls.n	800368c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8003688:	2303      	movs	r3, #3
 800368a:	e0d5      	b.n	8003838 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800368c:	4b14      	ldr	r3, [pc, #80]	@ (80036e0 <HAL_RCC_OscConfig+0x4b8>)
 800368e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003692:	f003 0302 	and.w	r3, r3, #2
 8003696:	2b00      	cmp	r3, #0
 8003698:	d1ef      	bne.n	800367a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	69db      	ldr	r3, [r3, #28]
 800369e:	2b00      	cmp	r3, #0
 80036a0:	f000 80c9 	beq.w	8003836 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80036a4:	4b0e      	ldr	r3, [pc, #56]	@ (80036e0 <HAL_RCC_OscConfig+0x4b8>)
 80036a6:	689b      	ldr	r3, [r3, #8]
 80036a8:	f003 030c 	and.w	r3, r3, #12
 80036ac:	2b0c      	cmp	r3, #12
 80036ae:	f000 8083 	beq.w	80037b8 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	69db      	ldr	r3, [r3, #28]
 80036b6:	2b02      	cmp	r3, #2
 80036b8:	d15e      	bne.n	8003778 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80036ba:	4b09      	ldr	r3, [pc, #36]	@ (80036e0 <HAL_RCC_OscConfig+0x4b8>)
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	4a08      	ldr	r2, [pc, #32]	@ (80036e0 <HAL_RCC_OscConfig+0x4b8>)
 80036c0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80036c4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036c6:	f7fd fc55 	bl	8000f74 <HAL_GetTick>
 80036ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80036cc:	e00c      	b.n	80036e8 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036ce:	f7fd fc51 	bl	8000f74 <HAL_GetTick>
 80036d2:	4602      	mov	r2, r0
 80036d4:	693b      	ldr	r3, [r7, #16]
 80036d6:	1ad3      	subs	r3, r2, r3
 80036d8:	2b02      	cmp	r3, #2
 80036da:	d905      	bls.n	80036e8 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80036dc:	2303      	movs	r3, #3
 80036de:	e0ab      	b.n	8003838 <HAL_RCC_OscConfig+0x610>
 80036e0:	40021000 	.word	0x40021000
 80036e4:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80036e8:	4b55      	ldr	r3, [pc, #340]	@ (8003840 <HAL_RCC_OscConfig+0x618>)
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d1ec      	bne.n	80036ce <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80036f4:	4b52      	ldr	r3, [pc, #328]	@ (8003840 <HAL_RCC_OscConfig+0x618>)
 80036f6:	68da      	ldr	r2, [r3, #12]
 80036f8:	4b52      	ldr	r3, [pc, #328]	@ (8003844 <HAL_RCC_OscConfig+0x61c>)
 80036fa:	4013      	ands	r3, r2
 80036fc:	687a      	ldr	r2, [r7, #4]
 80036fe:	6a11      	ldr	r1, [r2, #32]
 8003700:	687a      	ldr	r2, [r7, #4]
 8003702:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003704:	3a01      	subs	r2, #1
 8003706:	0112      	lsls	r2, r2, #4
 8003708:	4311      	orrs	r1, r2
 800370a:	687a      	ldr	r2, [r7, #4]
 800370c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800370e:	0212      	lsls	r2, r2, #8
 8003710:	4311      	orrs	r1, r2
 8003712:	687a      	ldr	r2, [r7, #4]
 8003714:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003716:	0852      	lsrs	r2, r2, #1
 8003718:	3a01      	subs	r2, #1
 800371a:	0552      	lsls	r2, r2, #21
 800371c:	4311      	orrs	r1, r2
 800371e:	687a      	ldr	r2, [r7, #4]
 8003720:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003722:	0852      	lsrs	r2, r2, #1
 8003724:	3a01      	subs	r2, #1
 8003726:	0652      	lsls	r2, r2, #25
 8003728:	4311      	orrs	r1, r2
 800372a:	687a      	ldr	r2, [r7, #4]
 800372c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800372e:	06d2      	lsls	r2, r2, #27
 8003730:	430a      	orrs	r2, r1
 8003732:	4943      	ldr	r1, [pc, #268]	@ (8003840 <HAL_RCC_OscConfig+0x618>)
 8003734:	4313      	orrs	r3, r2
 8003736:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003738:	4b41      	ldr	r3, [pc, #260]	@ (8003840 <HAL_RCC_OscConfig+0x618>)
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	4a40      	ldr	r2, [pc, #256]	@ (8003840 <HAL_RCC_OscConfig+0x618>)
 800373e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003742:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003744:	4b3e      	ldr	r3, [pc, #248]	@ (8003840 <HAL_RCC_OscConfig+0x618>)
 8003746:	68db      	ldr	r3, [r3, #12]
 8003748:	4a3d      	ldr	r2, [pc, #244]	@ (8003840 <HAL_RCC_OscConfig+0x618>)
 800374a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800374e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003750:	f7fd fc10 	bl	8000f74 <HAL_GetTick>
 8003754:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003756:	e008      	b.n	800376a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003758:	f7fd fc0c 	bl	8000f74 <HAL_GetTick>
 800375c:	4602      	mov	r2, r0
 800375e:	693b      	ldr	r3, [r7, #16]
 8003760:	1ad3      	subs	r3, r2, r3
 8003762:	2b02      	cmp	r3, #2
 8003764:	d901      	bls.n	800376a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8003766:	2303      	movs	r3, #3
 8003768:	e066      	b.n	8003838 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800376a:	4b35      	ldr	r3, [pc, #212]	@ (8003840 <HAL_RCC_OscConfig+0x618>)
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003772:	2b00      	cmp	r3, #0
 8003774:	d0f0      	beq.n	8003758 <HAL_RCC_OscConfig+0x530>
 8003776:	e05e      	b.n	8003836 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003778:	4b31      	ldr	r3, [pc, #196]	@ (8003840 <HAL_RCC_OscConfig+0x618>)
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	4a30      	ldr	r2, [pc, #192]	@ (8003840 <HAL_RCC_OscConfig+0x618>)
 800377e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003782:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003784:	f7fd fbf6 	bl	8000f74 <HAL_GetTick>
 8003788:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800378a:	e008      	b.n	800379e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800378c:	f7fd fbf2 	bl	8000f74 <HAL_GetTick>
 8003790:	4602      	mov	r2, r0
 8003792:	693b      	ldr	r3, [r7, #16]
 8003794:	1ad3      	subs	r3, r2, r3
 8003796:	2b02      	cmp	r3, #2
 8003798:	d901      	bls.n	800379e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800379a:	2303      	movs	r3, #3
 800379c:	e04c      	b.n	8003838 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800379e:	4b28      	ldr	r3, [pc, #160]	@ (8003840 <HAL_RCC_OscConfig+0x618>)
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d1f0      	bne.n	800378c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80037aa:	4b25      	ldr	r3, [pc, #148]	@ (8003840 <HAL_RCC_OscConfig+0x618>)
 80037ac:	68da      	ldr	r2, [r3, #12]
 80037ae:	4924      	ldr	r1, [pc, #144]	@ (8003840 <HAL_RCC_OscConfig+0x618>)
 80037b0:	4b25      	ldr	r3, [pc, #148]	@ (8003848 <HAL_RCC_OscConfig+0x620>)
 80037b2:	4013      	ands	r3, r2
 80037b4:	60cb      	str	r3, [r1, #12]
 80037b6:	e03e      	b.n	8003836 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	69db      	ldr	r3, [r3, #28]
 80037bc:	2b01      	cmp	r3, #1
 80037be:	d101      	bne.n	80037c4 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80037c0:	2301      	movs	r3, #1
 80037c2:	e039      	b.n	8003838 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80037c4:	4b1e      	ldr	r3, [pc, #120]	@ (8003840 <HAL_RCC_OscConfig+0x618>)
 80037c6:	68db      	ldr	r3, [r3, #12]
 80037c8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80037ca:	697b      	ldr	r3, [r7, #20]
 80037cc:	f003 0203 	and.w	r2, r3, #3
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	6a1b      	ldr	r3, [r3, #32]
 80037d4:	429a      	cmp	r2, r3
 80037d6:	d12c      	bne.n	8003832 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80037d8:	697b      	ldr	r3, [r7, #20]
 80037da:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037e2:	3b01      	subs	r3, #1
 80037e4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80037e6:	429a      	cmp	r2, r3
 80037e8:	d123      	bne.n	8003832 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80037ea:	697b      	ldr	r3, [r7, #20]
 80037ec:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037f4:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80037f6:	429a      	cmp	r2, r3
 80037f8:	d11b      	bne.n	8003832 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80037fa:	697b      	ldr	r3, [r7, #20]
 80037fc:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003804:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003806:	429a      	cmp	r2, r3
 8003808:	d113      	bne.n	8003832 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800380a:	697b      	ldr	r3, [r7, #20]
 800380c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003814:	085b      	lsrs	r3, r3, #1
 8003816:	3b01      	subs	r3, #1
 8003818:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800381a:	429a      	cmp	r2, r3
 800381c:	d109      	bne.n	8003832 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800381e:	697b      	ldr	r3, [r7, #20]
 8003820:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003828:	085b      	lsrs	r3, r3, #1
 800382a:	3b01      	subs	r3, #1
 800382c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800382e:	429a      	cmp	r2, r3
 8003830:	d001      	beq.n	8003836 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8003832:	2301      	movs	r3, #1
 8003834:	e000      	b.n	8003838 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8003836:	2300      	movs	r3, #0
}
 8003838:	4618      	mov	r0, r3
 800383a:	3720      	adds	r7, #32
 800383c:	46bd      	mov	sp, r7
 800383e:	bd80      	pop	{r7, pc}
 8003840:	40021000 	.word	0x40021000
 8003844:	019f800c 	.word	0x019f800c
 8003848:	feeefffc 	.word	0xfeeefffc

0800384c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800384c:	b580      	push	{r7, lr}
 800384e:	b086      	sub	sp, #24
 8003850:	af00      	add	r7, sp, #0
 8003852:	6078      	str	r0, [r7, #4]
 8003854:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003856:	2300      	movs	r3, #0
 8003858:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	2b00      	cmp	r3, #0
 800385e:	d101      	bne.n	8003864 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003860:	2301      	movs	r3, #1
 8003862:	e11e      	b.n	8003aa2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003864:	4b91      	ldr	r3, [pc, #580]	@ (8003aac <HAL_RCC_ClockConfig+0x260>)
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f003 030f 	and.w	r3, r3, #15
 800386c:	683a      	ldr	r2, [r7, #0]
 800386e:	429a      	cmp	r2, r3
 8003870:	d910      	bls.n	8003894 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003872:	4b8e      	ldr	r3, [pc, #568]	@ (8003aac <HAL_RCC_ClockConfig+0x260>)
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f023 020f 	bic.w	r2, r3, #15
 800387a:	498c      	ldr	r1, [pc, #560]	@ (8003aac <HAL_RCC_ClockConfig+0x260>)
 800387c:	683b      	ldr	r3, [r7, #0]
 800387e:	4313      	orrs	r3, r2
 8003880:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003882:	4b8a      	ldr	r3, [pc, #552]	@ (8003aac <HAL_RCC_ClockConfig+0x260>)
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f003 030f 	and.w	r3, r3, #15
 800388a:	683a      	ldr	r2, [r7, #0]
 800388c:	429a      	cmp	r2, r3
 800388e:	d001      	beq.n	8003894 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003890:	2301      	movs	r3, #1
 8003892:	e106      	b.n	8003aa2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f003 0301 	and.w	r3, r3, #1
 800389c:	2b00      	cmp	r3, #0
 800389e:	d073      	beq.n	8003988 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	685b      	ldr	r3, [r3, #4]
 80038a4:	2b03      	cmp	r3, #3
 80038a6:	d129      	bne.n	80038fc <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80038a8:	4b81      	ldr	r3, [pc, #516]	@ (8003ab0 <HAL_RCC_ClockConfig+0x264>)
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d101      	bne.n	80038b8 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80038b4:	2301      	movs	r3, #1
 80038b6:	e0f4      	b.n	8003aa2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80038b8:	f000 f99e 	bl	8003bf8 <RCC_GetSysClockFreqFromPLLSource>
 80038bc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80038be:	693b      	ldr	r3, [r7, #16]
 80038c0:	4a7c      	ldr	r2, [pc, #496]	@ (8003ab4 <HAL_RCC_ClockConfig+0x268>)
 80038c2:	4293      	cmp	r3, r2
 80038c4:	d93f      	bls.n	8003946 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80038c6:	4b7a      	ldr	r3, [pc, #488]	@ (8003ab0 <HAL_RCC_ClockConfig+0x264>)
 80038c8:	689b      	ldr	r3, [r3, #8]
 80038ca:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d009      	beq.n	80038e6 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d033      	beq.n	8003946 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d12f      	bne.n	8003946 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80038e6:	4b72      	ldr	r3, [pc, #456]	@ (8003ab0 <HAL_RCC_ClockConfig+0x264>)
 80038e8:	689b      	ldr	r3, [r3, #8]
 80038ea:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80038ee:	4a70      	ldr	r2, [pc, #448]	@ (8003ab0 <HAL_RCC_ClockConfig+0x264>)
 80038f0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80038f4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80038f6:	2380      	movs	r3, #128	@ 0x80
 80038f8:	617b      	str	r3, [r7, #20]
 80038fa:	e024      	b.n	8003946 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	685b      	ldr	r3, [r3, #4]
 8003900:	2b02      	cmp	r3, #2
 8003902:	d107      	bne.n	8003914 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003904:	4b6a      	ldr	r3, [pc, #424]	@ (8003ab0 <HAL_RCC_ClockConfig+0x264>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800390c:	2b00      	cmp	r3, #0
 800390e:	d109      	bne.n	8003924 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003910:	2301      	movs	r3, #1
 8003912:	e0c6      	b.n	8003aa2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003914:	4b66      	ldr	r3, [pc, #408]	@ (8003ab0 <HAL_RCC_ClockConfig+0x264>)
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800391c:	2b00      	cmp	r3, #0
 800391e:	d101      	bne.n	8003924 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003920:	2301      	movs	r3, #1
 8003922:	e0be      	b.n	8003aa2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003924:	f000 f8ce 	bl	8003ac4 <HAL_RCC_GetSysClockFreq>
 8003928:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800392a:	693b      	ldr	r3, [r7, #16]
 800392c:	4a61      	ldr	r2, [pc, #388]	@ (8003ab4 <HAL_RCC_ClockConfig+0x268>)
 800392e:	4293      	cmp	r3, r2
 8003930:	d909      	bls.n	8003946 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003932:	4b5f      	ldr	r3, [pc, #380]	@ (8003ab0 <HAL_RCC_ClockConfig+0x264>)
 8003934:	689b      	ldr	r3, [r3, #8]
 8003936:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800393a:	4a5d      	ldr	r2, [pc, #372]	@ (8003ab0 <HAL_RCC_ClockConfig+0x264>)
 800393c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003940:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8003942:	2380      	movs	r3, #128	@ 0x80
 8003944:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003946:	4b5a      	ldr	r3, [pc, #360]	@ (8003ab0 <HAL_RCC_ClockConfig+0x264>)
 8003948:	689b      	ldr	r3, [r3, #8]
 800394a:	f023 0203 	bic.w	r2, r3, #3
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	685b      	ldr	r3, [r3, #4]
 8003952:	4957      	ldr	r1, [pc, #348]	@ (8003ab0 <HAL_RCC_ClockConfig+0x264>)
 8003954:	4313      	orrs	r3, r2
 8003956:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003958:	f7fd fb0c 	bl	8000f74 <HAL_GetTick>
 800395c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800395e:	e00a      	b.n	8003976 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003960:	f7fd fb08 	bl	8000f74 <HAL_GetTick>
 8003964:	4602      	mov	r2, r0
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	1ad3      	subs	r3, r2, r3
 800396a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800396e:	4293      	cmp	r3, r2
 8003970:	d901      	bls.n	8003976 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8003972:	2303      	movs	r3, #3
 8003974:	e095      	b.n	8003aa2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003976:	4b4e      	ldr	r3, [pc, #312]	@ (8003ab0 <HAL_RCC_ClockConfig+0x264>)
 8003978:	689b      	ldr	r3, [r3, #8]
 800397a:	f003 020c 	and.w	r2, r3, #12
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	685b      	ldr	r3, [r3, #4]
 8003982:	009b      	lsls	r3, r3, #2
 8003984:	429a      	cmp	r2, r3
 8003986:	d1eb      	bne.n	8003960 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f003 0302 	and.w	r3, r3, #2
 8003990:	2b00      	cmp	r3, #0
 8003992:	d023      	beq.n	80039dc <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f003 0304 	and.w	r3, r3, #4
 800399c:	2b00      	cmp	r3, #0
 800399e:	d005      	beq.n	80039ac <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80039a0:	4b43      	ldr	r3, [pc, #268]	@ (8003ab0 <HAL_RCC_ClockConfig+0x264>)
 80039a2:	689b      	ldr	r3, [r3, #8]
 80039a4:	4a42      	ldr	r2, [pc, #264]	@ (8003ab0 <HAL_RCC_ClockConfig+0x264>)
 80039a6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80039aa:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f003 0308 	and.w	r3, r3, #8
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d007      	beq.n	80039c8 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80039b8:	4b3d      	ldr	r3, [pc, #244]	@ (8003ab0 <HAL_RCC_ClockConfig+0x264>)
 80039ba:	689b      	ldr	r3, [r3, #8]
 80039bc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80039c0:	4a3b      	ldr	r2, [pc, #236]	@ (8003ab0 <HAL_RCC_ClockConfig+0x264>)
 80039c2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80039c6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80039c8:	4b39      	ldr	r3, [pc, #228]	@ (8003ab0 <HAL_RCC_ClockConfig+0x264>)
 80039ca:	689b      	ldr	r3, [r3, #8]
 80039cc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	689b      	ldr	r3, [r3, #8]
 80039d4:	4936      	ldr	r1, [pc, #216]	@ (8003ab0 <HAL_RCC_ClockConfig+0x264>)
 80039d6:	4313      	orrs	r3, r2
 80039d8:	608b      	str	r3, [r1, #8]
 80039da:	e008      	b.n	80039ee <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80039dc:	697b      	ldr	r3, [r7, #20]
 80039de:	2b80      	cmp	r3, #128	@ 0x80
 80039e0:	d105      	bne.n	80039ee <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80039e2:	4b33      	ldr	r3, [pc, #204]	@ (8003ab0 <HAL_RCC_ClockConfig+0x264>)
 80039e4:	689b      	ldr	r3, [r3, #8]
 80039e6:	4a32      	ldr	r2, [pc, #200]	@ (8003ab0 <HAL_RCC_ClockConfig+0x264>)
 80039e8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80039ec:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80039ee:	4b2f      	ldr	r3, [pc, #188]	@ (8003aac <HAL_RCC_ClockConfig+0x260>)
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f003 030f 	and.w	r3, r3, #15
 80039f6:	683a      	ldr	r2, [r7, #0]
 80039f8:	429a      	cmp	r2, r3
 80039fa:	d21d      	bcs.n	8003a38 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039fc:	4b2b      	ldr	r3, [pc, #172]	@ (8003aac <HAL_RCC_ClockConfig+0x260>)
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f023 020f 	bic.w	r2, r3, #15
 8003a04:	4929      	ldr	r1, [pc, #164]	@ (8003aac <HAL_RCC_ClockConfig+0x260>)
 8003a06:	683b      	ldr	r3, [r7, #0]
 8003a08:	4313      	orrs	r3, r2
 8003a0a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003a0c:	f7fd fab2 	bl	8000f74 <HAL_GetTick>
 8003a10:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a12:	e00a      	b.n	8003a2a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a14:	f7fd faae 	bl	8000f74 <HAL_GetTick>
 8003a18:	4602      	mov	r2, r0
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	1ad3      	subs	r3, r2, r3
 8003a1e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a22:	4293      	cmp	r3, r2
 8003a24:	d901      	bls.n	8003a2a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8003a26:	2303      	movs	r3, #3
 8003a28:	e03b      	b.n	8003aa2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a2a:	4b20      	ldr	r3, [pc, #128]	@ (8003aac <HAL_RCC_ClockConfig+0x260>)
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f003 030f 	and.w	r3, r3, #15
 8003a32:	683a      	ldr	r2, [r7, #0]
 8003a34:	429a      	cmp	r2, r3
 8003a36:	d1ed      	bne.n	8003a14 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f003 0304 	and.w	r3, r3, #4
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d008      	beq.n	8003a56 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a44:	4b1a      	ldr	r3, [pc, #104]	@ (8003ab0 <HAL_RCC_ClockConfig+0x264>)
 8003a46:	689b      	ldr	r3, [r3, #8]
 8003a48:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	68db      	ldr	r3, [r3, #12]
 8003a50:	4917      	ldr	r1, [pc, #92]	@ (8003ab0 <HAL_RCC_ClockConfig+0x264>)
 8003a52:	4313      	orrs	r3, r2
 8003a54:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f003 0308 	and.w	r3, r3, #8
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d009      	beq.n	8003a76 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003a62:	4b13      	ldr	r3, [pc, #76]	@ (8003ab0 <HAL_RCC_ClockConfig+0x264>)
 8003a64:	689b      	ldr	r3, [r3, #8]
 8003a66:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	691b      	ldr	r3, [r3, #16]
 8003a6e:	00db      	lsls	r3, r3, #3
 8003a70:	490f      	ldr	r1, [pc, #60]	@ (8003ab0 <HAL_RCC_ClockConfig+0x264>)
 8003a72:	4313      	orrs	r3, r2
 8003a74:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003a76:	f000 f825 	bl	8003ac4 <HAL_RCC_GetSysClockFreq>
 8003a7a:	4602      	mov	r2, r0
 8003a7c:	4b0c      	ldr	r3, [pc, #48]	@ (8003ab0 <HAL_RCC_ClockConfig+0x264>)
 8003a7e:	689b      	ldr	r3, [r3, #8]
 8003a80:	091b      	lsrs	r3, r3, #4
 8003a82:	f003 030f 	and.w	r3, r3, #15
 8003a86:	490c      	ldr	r1, [pc, #48]	@ (8003ab8 <HAL_RCC_ClockConfig+0x26c>)
 8003a88:	5ccb      	ldrb	r3, [r1, r3]
 8003a8a:	f003 031f 	and.w	r3, r3, #31
 8003a8e:	fa22 f303 	lsr.w	r3, r2, r3
 8003a92:	4a0a      	ldr	r2, [pc, #40]	@ (8003abc <HAL_RCC_ClockConfig+0x270>)
 8003a94:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003a96:	4b0a      	ldr	r3, [pc, #40]	@ (8003ac0 <HAL_RCC_ClockConfig+0x274>)
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	f7fd fa1e 	bl	8000edc <HAL_InitTick>
 8003aa0:	4603      	mov	r3, r0
}
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	3718      	adds	r7, #24
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	bd80      	pop	{r7, pc}
 8003aaa:	bf00      	nop
 8003aac:	40022000 	.word	0x40022000
 8003ab0:	40021000 	.word	0x40021000
 8003ab4:	04c4b400 	.word	0x04c4b400
 8003ab8:	08005f38 	.word	0x08005f38
 8003abc:	200000ec 	.word	0x200000ec
 8003ac0:	200000f0 	.word	0x200000f0

08003ac4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ac4:	b480      	push	{r7}
 8003ac6:	b087      	sub	sp, #28
 8003ac8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003aca:	4b2c      	ldr	r3, [pc, #176]	@ (8003b7c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003acc:	689b      	ldr	r3, [r3, #8]
 8003ace:	f003 030c 	and.w	r3, r3, #12
 8003ad2:	2b04      	cmp	r3, #4
 8003ad4:	d102      	bne.n	8003adc <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003ad6:	4b2a      	ldr	r3, [pc, #168]	@ (8003b80 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003ad8:	613b      	str	r3, [r7, #16]
 8003ada:	e047      	b.n	8003b6c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003adc:	4b27      	ldr	r3, [pc, #156]	@ (8003b7c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003ade:	689b      	ldr	r3, [r3, #8]
 8003ae0:	f003 030c 	and.w	r3, r3, #12
 8003ae4:	2b08      	cmp	r3, #8
 8003ae6:	d102      	bne.n	8003aee <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003ae8:	4b26      	ldr	r3, [pc, #152]	@ (8003b84 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003aea:	613b      	str	r3, [r7, #16]
 8003aec:	e03e      	b.n	8003b6c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003aee:	4b23      	ldr	r3, [pc, #140]	@ (8003b7c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003af0:	689b      	ldr	r3, [r3, #8]
 8003af2:	f003 030c 	and.w	r3, r3, #12
 8003af6:	2b0c      	cmp	r3, #12
 8003af8:	d136      	bne.n	8003b68 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003afa:	4b20      	ldr	r3, [pc, #128]	@ (8003b7c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003afc:	68db      	ldr	r3, [r3, #12]
 8003afe:	f003 0303 	and.w	r3, r3, #3
 8003b02:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003b04:	4b1d      	ldr	r3, [pc, #116]	@ (8003b7c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b06:	68db      	ldr	r3, [r3, #12]
 8003b08:	091b      	lsrs	r3, r3, #4
 8003b0a:	f003 030f 	and.w	r3, r3, #15
 8003b0e:	3301      	adds	r3, #1
 8003b10:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	2b03      	cmp	r3, #3
 8003b16:	d10c      	bne.n	8003b32 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003b18:	4a1a      	ldr	r2, [pc, #104]	@ (8003b84 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003b1a:	68bb      	ldr	r3, [r7, #8]
 8003b1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b20:	4a16      	ldr	r2, [pc, #88]	@ (8003b7c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b22:	68d2      	ldr	r2, [r2, #12]
 8003b24:	0a12      	lsrs	r2, r2, #8
 8003b26:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003b2a:	fb02 f303 	mul.w	r3, r2, r3
 8003b2e:	617b      	str	r3, [r7, #20]
      break;
 8003b30:	e00c      	b.n	8003b4c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003b32:	4a13      	ldr	r2, [pc, #76]	@ (8003b80 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003b34:	68bb      	ldr	r3, [r7, #8]
 8003b36:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b3a:	4a10      	ldr	r2, [pc, #64]	@ (8003b7c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b3c:	68d2      	ldr	r2, [r2, #12]
 8003b3e:	0a12      	lsrs	r2, r2, #8
 8003b40:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003b44:	fb02 f303 	mul.w	r3, r2, r3
 8003b48:	617b      	str	r3, [r7, #20]
      break;
 8003b4a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003b4c:	4b0b      	ldr	r3, [pc, #44]	@ (8003b7c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b4e:	68db      	ldr	r3, [r3, #12]
 8003b50:	0e5b      	lsrs	r3, r3, #25
 8003b52:	f003 0303 	and.w	r3, r3, #3
 8003b56:	3301      	adds	r3, #1
 8003b58:	005b      	lsls	r3, r3, #1
 8003b5a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003b5c:	697a      	ldr	r2, [r7, #20]
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b64:	613b      	str	r3, [r7, #16]
 8003b66:	e001      	b.n	8003b6c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003b68:	2300      	movs	r3, #0
 8003b6a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003b6c:	693b      	ldr	r3, [r7, #16]
}
 8003b6e:	4618      	mov	r0, r3
 8003b70:	371c      	adds	r7, #28
 8003b72:	46bd      	mov	sp, r7
 8003b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b78:	4770      	bx	lr
 8003b7a:	bf00      	nop
 8003b7c:	40021000 	.word	0x40021000
 8003b80:	00f42400 	.word	0x00f42400
 8003b84:	007a1200 	.word	0x007a1200

08003b88 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003b88:	b480      	push	{r7}
 8003b8a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003b8c:	4b03      	ldr	r3, [pc, #12]	@ (8003b9c <HAL_RCC_GetHCLKFreq+0x14>)
 8003b8e:	681b      	ldr	r3, [r3, #0]
}
 8003b90:	4618      	mov	r0, r3
 8003b92:	46bd      	mov	sp, r7
 8003b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b98:	4770      	bx	lr
 8003b9a:	bf00      	nop
 8003b9c:	200000ec 	.word	0x200000ec

08003ba0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003ba4:	f7ff fff0 	bl	8003b88 <HAL_RCC_GetHCLKFreq>
 8003ba8:	4602      	mov	r2, r0
 8003baa:	4b06      	ldr	r3, [pc, #24]	@ (8003bc4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003bac:	689b      	ldr	r3, [r3, #8]
 8003bae:	0a1b      	lsrs	r3, r3, #8
 8003bb0:	f003 0307 	and.w	r3, r3, #7
 8003bb4:	4904      	ldr	r1, [pc, #16]	@ (8003bc8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003bb6:	5ccb      	ldrb	r3, [r1, r3]
 8003bb8:	f003 031f 	and.w	r3, r3, #31
 8003bbc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003bc0:	4618      	mov	r0, r3
 8003bc2:	bd80      	pop	{r7, pc}
 8003bc4:	40021000 	.word	0x40021000
 8003bc8:	08005f48 	.word	0x08005f48

08003bcc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003bd0:	f7ff ffda 	bl	8003b88 <HAL_RCC_GetHCLKFreq>
 8003bd4:	4602      	mov	r2, r0
 8003bd6:	4b06      	ldr	r3, [pc, #24]	@ (8003bf0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003bd8:	689b      	ldr	r3, [r3, #8]
 8003bda:	0adb      	lsrs	r3, r3, #11
 8003bdc:	f003 0307 	and.w	r3, r3, #7
 8003be0:	4904      	ldr	r1, [pc, #16]	@ (8003bf4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003be2:	5ccb      	ldrb	r3, [r1, r3]
 8003be4:	f003 031f 	and.w	r3, r3, #31
 8003be8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003bec:	4618      	mov	r0, r3
 8003bee:	bd80      	pop	{r7, pc}
 8003bf0:	40021000 	.word	0x40021000
 8003bf4:	08005f48 	.word	0x08005f48

08003bf8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003bf8:	b480      	push	{r7}
 8003bfa:	b087      	sub	sp, #28
 8003bfc:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003bfe:	4b1e      	ldr	r3, [pc, #120]	@ (8003c78 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003c00:	68db      	ldr	r3, [r3, #12]
 8003c02:	f003 0303 	and.w	r3, r3, #3
 8003c06:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003c08:	4b1b      	ldr	r3, [pc, #108]	@ (8003c78 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003c0a:	68db      	ldr	r3, [r3, #12]
 8003c0c:	091b      	lsrs	r3, r3, #4
 8003c0e:	f003 030f 	and.w	r3, r3, #15
 8003c12:	3301      	adds	r3, #1
 8003c14:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003c16:	693b      	ldr	r3, [r7, #16]
 8003c18:	2b03      	cmp	r3, #3
 8003c1a:	d10c      	bne.n	8003c36 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003c1c:	4a17      	ldr	r2, [pc, #92]	@ (8003c7c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c24:	4a14      	ldr	r2, [pc, #80]	@ (8003c78 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003c26:	68d2      	ldr	r2, [r2, #12]
 8003c28:	0a12      	lsrs	r2, r2, #8
 8003c2a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003c2e:	fb02 f303 	mul.w	r3, r2, r3
 8003c32:	617b      	str	r3, [r7, #20]
    break;
 8003c34:	e00c      	b.n	8003c50 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003c36:	4a12      	ldr	r2, [pc, #72]	@ (8003c80 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c3e:	4a0e      	ldr	r2, [pc, #56]	@ (8003c78 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003c40:	68d2      	ldr	r2, [r2, #12]
 8003c42:	0a12      	lsrs	r2, r2, #8
 8003c44:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003c48:	fb02 f303 	mul.w	r3, r2, r3
 8003c4c:	617b      	str	r3, [r7, #20]
    break;
 8003c4e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003c50:	4b09      	ldr	r3, [pc, #36]	@ (8003c78 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003c52:	68db      	ldr	r3, [r3, #12]
 8003c54:	0e5b      	lsrs	r3, r3, #25
 8003c56:	f003 0303 	and.w	r3, r3, #3
 8003c5a:	3301      	adds	r3, #1
 8003c5c:	005b      	lsls	r3, r3, #1
 8003c5e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003c60:	697a      	ldr	r2, [r7, #20]
 8003c62:	68bb      	ldr	r3, [r7, #8]
 8003c64:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c68:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8003c6a:	687b      	ldr	r3, [r7, #4]
}
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	371c      	adds	r7, #28
 8003c70:	46bd      	mov	sp, r7
 8003c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c76:	4770      	bx	lr
 8003c78:	40021000 	.word	0x40021000
 8003c7c:	007a1200 	.word	0x007a1200
 8003c80:	00f42400 	.word	0x00f42400

08003c84 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003c84:	b580      	push	{r7, lr}
 8003c86:	b086      	sub	sp, #24
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003c8c:	2300      	movs	r3, #0
 8003c8e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003c90:	2300      	movs	r3, #0
 8003c92:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	f000 8098 	beq.w	8003dd2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ca6:	4b43      	ldr	r3, [pc, #268]	@ (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003ca8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003caa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d10d      	bne.n	8003cce <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003cb2:	4b40      	ldr	r3, [pc, #256]	@ (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003cb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cb6:	4a3f      	ldr	r2, [pc, #252]	@ (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003cb8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003cbc:	6593      	str	r3, [r2, #88]	@ 0x58
 8003cbe:	4b3d      	ldr	r3, [pc, #244]	@ (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003cc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cc2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003cc6:	60bb      	str	r3, [r7, #8]
 8003cc8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003cca:	2301      	movs	r3, #1
 8003ccc:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003cce:	4b3a      	ldr	r3, [pc, #232]	@ (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	4a39      	ldr	r2, [pc, #228]	@ (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003cd4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003cd8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003cda:	f7fd f94b 	bl	8000f74 <HAL_GetTick>
 8003cde:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003ce0:	e009      	b.n	8003cf6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ce2:	f7fd f947 	bl	8000f74 <HAL_GetTick>
 8003ce6:	4602      	mov	r2, r0
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	1ad3      	subs	r3, r2, r3
 8003cec:	2b02      	cmp	r3, #2
 8003cee:	d902      	bls.n	8003cf6 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8003cf0:	2303      	movs	r3, #3
 8003cf2:	74fb      	strb	r3, [r7, #19]
        break;
 8003cf4:	e005      	b.n	8003d02 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003cf6:	4b30      	ldr	r3, [pc, #192]	@ (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d0ef      	beq.n	8003ce2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8003d02:	7cfb      	ldrb	r3, [r7, #19]
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d159      	bne.n	8003dbc <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003d08:	4b2a      	ldr	r3, [pc, #168]	@ (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d0e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003d12:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003d14:	697b      	ldr	r3, [r7, #20]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d01e      	beq.n	8003d58 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d1e:	697a      	ldr	r2, [r7, #20]
 8003d20:	429a      	cmp	r2, r3
 8003d22:	d019      	beq.n	8003d58 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003d24:	4b23      	ldr	r3, [pc, #140]	@ (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d2a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003d2e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003d30:	4b20      	ldr	r3, [pc, #128]	@ (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d36:	4a1f      	ldr	r2, [pc, #124]	@ (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d38:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d3c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003d40:	4b1c      	ldr	r3, [pc, #112]	@ (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d46:	4a1b      	ldr	r2, [pc, #108]	@ (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d48:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d4c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003d50:	4a18      	ldr	r2, [pc, #96]	@ (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d52:	697b      	ldr	r3, [r7, #20]
 8003d54:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003d58:	697b      	ldr	r3, [r7, #20]
 8003d5a:	f003 0301 	and.w	r3, r3, #1
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d016      	beq.n	8003d90 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d62:	f7fd f907 	bl	8000f74 <HAL_GetTick>
 8003d66:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003d68:	e00b      	b.n	8003d82 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d6a:	f7fd f903 	bl	8000f74 <HAL_GetTick>
 8003d6e:	4602      	mov	r2, r0
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	1ad3      	subs	r3, r2, r3
 8003d74:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d78:	4293      	cmp	r3, r2
 8003d7a:	d902      	bls.n	8003d82 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8003d7c:	2303      	movs	r3, #3
 8003d7e:	74fb      	strb	r3, [r7, #19]
            break;
 8003d80:	e006      	b.n	8003d90 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003d82:	4b0c      	ldr	r3, [pc, #48]	@ (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d84:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d88:	f003 0302 	and.w	r3, r3, #2
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d0ec      	beq.n	8003d6a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8003d90:	7cfb      	ldrb	r3, [r7, #19]
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d10b      	bne.n	8003dae <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003d96:	4b07      	ldr	r3, [pc, #28]	@ (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d98:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d9c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003da4:	4903      	ldr	r1, [pc, #12]	@ (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003da6:	4313      	orrs	r3, r2
 8003da8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003dac:	e008      	b.n	8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003dae:	7cfb      	ldrb	r3, [r7, #19]
 8003db0:	74bb      	strb	r3, [r7, #18]
 8003db2:	e005      	b.n	8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003db4:	40021000 	.word	0x40021000
 8003db8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003dbc:	7cfb      	ldrb	r3, [r7, #19]
 8003dbe:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003dc0:	7c7b      	ldrb	r3, [r7, #17]
 8003dc2:	2b01      	cmp	r3, #1
 8003dc4:	d105      	bne.n	8003dd2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003dc6:	4ba6      	ldr	r3, [pc, #664]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003dc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dca:	4aa5      	ldr	r2, [pc, #660]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003dcc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003dd0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f003 0301 	and.w	r3, r3, #1
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d00a      	beq.n	8003df4 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003dde:	4ba0      	ldr	r3, [pc, #640]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003de0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003de4:	f023 0203 	bic.w	r2, r3, #3
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	685b      	ldr	r3, [r3, #4]
 8003dec:	499c      	ldr	r1, [pc, #624]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003dee:	4313      	orrs	r3, r2
 8003df0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f003 0302 	and.w	r3, r3, #2
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d00a      	beq.n	8003e16 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003e00:	4b97      	ldr	r3, [pc, #604]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e06:	f023 020c 	bic.w	r2, r3, #12
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	689b      	ldr	r3, [r3, #8]
 8003e0e:	4994      	ldr	r1, [pc, #592]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e10:	4313      	orrs	r3, r2
 8003e12:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f003 0304 	and.w	r3, r3, #4
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d00a      	beq.n	8003e38 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003e22:	4b8f      	ldr	r3, [pc, #572]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e28:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	68db      	ldr	r3, [r3, #12]
 8003e30:	498b      	ldr	r1, [pc, #556]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e32:	4313      	orrs	r3, r2
 8003e34:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f003 0308 	and.w	r3, r3, #8
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d00a      	beq.n	8003e5a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003e44:	4b86      	ldr	r3, [pc, #536]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e4a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	691b      	ldr	r3, [r3, #16]
 8003e52:	4983      	ldr	r1, [pc, #524]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e54:	4313      	orrs	r3, r2
 8003e56:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f003 0320 	and.w	r3, r3, #32
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d00a      	beq.n	8003e7c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003e66:	4b7e      	ldr	r3, [pc, #504]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e6c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	695b      	ldr	r3, [r3, #20]
 8003e74:	497a      	ldr	r1, [pc, #488]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e76:	4313      	orrs	r3, r2
 8003e78:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d00a      	beq.n	8003e9e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003e88:	4b75      	ldr	r3, [pc, #468]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e8e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	699b      	ldr	r3, [r3, #24]
 8003e96:	4972      	ldr	r1, [pc, #456]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e98:	4313      	orrs	r3, r2
 8003e9a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d00a      	beq.n	8003ec0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003eaa:	4b6d      	ldr	r3, [pc, #436]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003eac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003eb0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	69db      	ldr	r3, [r3, #28]
 8003eb8:	4969      	ldr	r1, [pc, #420]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003eba:	4313      	orrs	r3, r2
 8003ebc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d00a      	beq.n	8003ee2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003ecc:	4b64      	ldr	r3, [pc, #400]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ece:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ed2:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6a1b      	ldr	r3, [r3, #32]
 8003eda:	4961      	ldr	r1, [pc, #388]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003edc:	4313      	orrs	r3, r2
 8003ede:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d00a      	beq.n	8003f04 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003eee:	4b5c      	ldr	r3, [pc, #368]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ef0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ef4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003efc:	4958      	ldr	r1, [pc, #352]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003efe:	4313      	orrs	r3, r2
 8003f00:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d015      	beq.n	8003f3c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003f10:	4b53      	ldr	r3, [pc, #332]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f16:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f1e:	4950      	ldr	r1, [pc, #320]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f20:	4313      	orrs	r3, r2
 8003f22:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f2a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003f2e:	d105      	bne.n	8003f3c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003f30:	4b4b      	ldr	r3, [pc, #300]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f32:	68db      	ldr	r3, [r3, #12]
 8003f34:	4a4a      	ldr	r2, [pc, #296]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f36:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003f3a:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d015      	beq.n	8003f74 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003f48:	4b45      	ldr	r3, [pc, #276]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f4e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f56:	4942      	ldr	r1, [pc, #264]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f58:	4313      	orrs	r3, r2
 8003f5a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f62:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003f66:	d105      	bne.n	8003f74 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003f68:	4b3d      	ldr	r3, [pc, #244]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f6a:	68db      	ldr	r3, [r3, #12]
 8003f6c:	4a3c      	ldr	r2, [pc, #240]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f6e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003f72:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d015      	beq.n	8003fac <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003f80:	4b37      	ldr	r3, [pc, #220]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f86:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f8e:	4934      	ldr	r1, [pc, #208]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f90:	4313      	orrs	r3, r2
 8003f92:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f9a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003f9e:	d105      	bne.n	8003fac <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003fa0:	4b2f      	ldr	r3, [pc, #188]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003fa2:	68db      	ldr	r3, [r3, #12]
 8003fa4:	4a2e      	ldr	r2, [pc, #184]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003fa6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003faa:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d015      	beq.n	8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003fb8:	4b29      	ldr	r3, [pc, #164]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003fba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fbe:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003fc6:	4926      	ldr	r1, [pc, #152]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003fc8:	4313      	orrs	r3, r2
 8003fca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003fd2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003fd6:	d105      	bne.n	8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003fd8:	4b21      	ldr	r3, [pc, #132]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003fda:	68db      	ldr	r3, [r3, #12]
 8003fdc:	4a20      	ldr	r2, [pc, #128]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003fde:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003fe2:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d015      	beq.n	800401c <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003ff0:	4b1b      	ldr	r3, [pc, #108]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ff2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ff6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ffe:	4918      	ldr	r1, [pc, #96]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004000:	4313      	orrs	r3, r2
 8004002:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800400a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800400e:	d105      	bne.n	800401c <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004010:	4b13      	ldr	r3, [pc, #76]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004012:	68db      	ldr	r3, [r3, #12]
 8004014:	4a12      	ldr	r2, [pc, #72]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004016:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800401a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004024:	2b00      	cmp	r3, #0
 8004026:	d015      	beq.n	8004054 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004028:	4b0d      	ldr	r3, [pc, #52]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800402a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800402e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004036:	490a      	ldr	r1, [pc, #40]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004038:	4313      	orrs	r3, r2
 800403a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004042:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004046:	d105      	bne.n	8004054 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004048:	4b05      	ldr	r3, [pc, #20]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800404a:	68db      	ldr	r3, [r3, #12]
 800404c:	4a04      	ldr	r2, [pc, #16]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800404e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004052:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8004054:	7cbb      	ldrb	r3, [r7, #18]
}
 8004056:	4618      	mov	r0, r3
 8004058:	3718      	adds	r7, #24
 800405a:	46bd      	mov	sp, r7
 800405c:	bd80      	pop	{r7, pc}
 800405e:	bf00      	nop
 8004060:	40021000 	.word	0x40021000

08004064 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b082      	sub	sp, #8
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2b00      	cmp	r3, #0
 8004070:	d101      	bne.n	8004076 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004072:	2301      	movs	r3, #1
 8004074:	e049      	b.n	800410a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800407c:	b2db      	uxtb	r3, r3
 800407e:	2b00      	cmp	r3, #0
 8004080:	d106      	bne.n	8004090 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	2200      	movs	r2, #0
 8004086:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800408a:	6878      	ldr	r0, [r7, #4]
 800408c:	f7fc fd78 	bl	8000b80 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2202      	movs	r2, #2
 8004094:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681a      	ldr	r2, [r3, #0]
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	3304      	adds	r3, #4
 80040a0:	4619      	mov	r1, r3
 80040a2:	4610      	mov	r0, r2
 80040a4:	f000 f898 	bl	80041d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2201      	movs	r2, #1
 80040ac:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2201      	movs	r2, #1
 80040b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2201      	movs	r2, #1
 80040bc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	2201      	movs	r2, #1
 80040c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	2201      	movs	r2, #1
 80040cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2201      	movs	r2, #1
 80040d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	2201      	movs	r2, #1
 80040dc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2201      	movs	r2, #1
 80040e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	2201      	movs	r2, #1
 80040ec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	2201      	movs	r2, #1
 80040f4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	2201      	movs	r2, #1
 80040fc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2201      	movs	r2, #1
 8004104:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004108:	2300      	movs	r3, #0
}
 800410a:	4618      	mov	r0, r3
 800410c:	3708      	adds	r7, #8
 800410e:	46bd      	mov	sp, r7
 8004110:	bd80      	pop	{r7, pc}
	...

08004114 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004114:	b480      	push	{r7}
 8004116:	b085      	sub	sp, #20
 8004118:	af00      	add	r7, sp, #0
 800411a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004122:	b2db      	uxtb	r3, r3
 8004124:	2b01      	cmp	r3, #1
 8004126:	d001      	beq.n	800412c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004128:	2301      	movs	r3, #1
 800412a:	e042      	b.n	80041b2 <HAL_TIM_Base_Start+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	2202      	movs	r2, #2
 8004130:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	4a21      	ldr	r2, [pc, #132]	@ (80041c0 <HAL_TIM_Base_Start+0xac>)
 800413a:	4293      	cmp	r3, r2
 800413c:	d018      	beq.n	8004170 <HAL_TIM_Base_Start+0x5c>
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004146:	d013      	beq.n	8004170 <HAL_TIM_Base_Start+0x5c>
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	4a1d      	ldr	r2, [pc, #116]	@ (80041c4 <HAL_TIM_Base_Start+0xb0>)
 800414e:	4293      	cmp	r3, r2
 8004150:	d00e      	beq.n	8004170 <HAL_TIM_Base_Start+0x5c>
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	4a1c      	ldr	r2, [pc, #112]	@ (80041c8 <HAL_TIM_Base_Start+0xb4>)
 8004158:	4293      	cmp	r3, r2
 800415a:	d009      	beq.n	8004170 <HAL_TIM_Base_Start+0x5c>
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	4a1a      	ldr	r2, [pc, #104]	@ (80041cc <HAL_TIM_Base_Start+0xb8>)
 8004162:	4293      	cmp	r3, r2
 8004164:	d004      	beq.n	8004170 <HAL_TIM_Base_Start+0x5c>
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	4a19      	ldr	r2, [pc, #100]	@ (80041d0 <HAL_TIM_Base_Start+0xbc>)
 800416c:	4293      	cmp	r3, r2
 800416e:	d115      	bne.n	800419c <HAL_TIM_Base_Start+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	689a      	ldr	r2, [r3, #8]
 8004176:	4b17      	ldr	r3, [pc, #92]	@ (80041d4 <HAL_TIM_Base_Start+0xc0>)
 8004178:	4013      	ands	r3, r2
 800417a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	2b06      	cmp	r3, #6
 8004180:	d015      	beq.n	80041ae <HAL_TIM_Base_Start+0x9a>
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004188:	d011      	beq.n	80041ae <HAL_TIM_Base_Start+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	681a      	ldr	r2, [r3, #0]
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f042 0201 	orr.w	r2, r2, #1
 8004198:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800419a:	e008      	b.n	80041ae <HAL_TIM_Base_Start+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	681a      	ldr	r2, [r3, #0]
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f042 0201 	orr.w	r2, r2, #1
 80041aa:	601a      	str	r2, [r3, #0]
 80041ac:	e000      	b.n	80041b0 <HAL_TIM_Base_Start+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80041ae:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80041b0:	2300      	movs	r3, #0
}
 80041b2:	4618      	mov	r0, r3
 80041b4:	3714      	adds	r7, #20
 80041b6:	46bd      	mov	sp, r7
 80041b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041bc:	4770      	bx	lr
 80041be:	bf00      	nop
 80041c0:	40012c00 	.word	0x40012c00
 80041c4:	40000400 	.word	0x40000400
 80041c8:	40000800 	.word	0x40000800
 80041cc:	40013400 	.word	0x40013400
 80041d0:	40014000 	.word	0x40014000
 80041d4:	00010007 	.word	0x00010007

080041d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80041d8:	b480      	push	{r7}
 80041da:	b085      	sub	sp, #20
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]
 80041e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	4a42      	ldr	r2, [pc, #264]	@ (80042f4 <TIM_Base_SetConfig+0x11c>)
 80041ec:	4293      	cmp	r3, r2
 80041ee:	d00f      	beq.n	8004210 <TIM_Base_SetConfig+0x38>
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80041f6:	d00b      	beq.n	8004210 <TIM_Base_SetConfig+0x38>
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	4a3f      	ldr	r2, [pc, #252]	@ (80042f8 <TIM_Base_SetConfig+0x120>)
 80041fc:	4293      	cmp	r3, r2
 80041fe:	d007      	beq.n	8004210 <TIM_Base_SetConfig+0x38>
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	4a3e      	ldr	r2, [pc, #248]	@ (80042fc <TIM_Base_SetConfig+0x124>)
 8004204:	4293      	cmp	r3, r2
 8004206:	d003      	beq.n	8004210 <TIM_Base_SetConfig+0x38>
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	4a3d      	ldr	r2, [pc, #244]	@ (8004300 <TIM_Base_SetConfig+0x128>)
 800420c:	4293      	cmp	r3, r2
 800420e:	d108      	bne.n	8004222 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004216:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004218:	683b      	ldr	r3, [r7, #0]
 800421a:	685b      	ldr	r3, [r3, #4]
 800421c:	68fa      	ldr	r2, [r7, #12]
 800421e:	4313      	orrs	r3, r2
 8004220:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	4a33      	ldr	r2, [pc, #204]	@ (80042f4 <TIM_Base_SetConfig+0x11c>)
 8004226:	4293      	cmp	r3, r2
 8004228:	d01b      	beq.n	8004262 <TIM_Base_SetConfig+0x8a>
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004230:	d017      	beq.n	8004262 <TIM_Base_SetConfig+0x8a>
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	4a30      	ldr	r2, [pc, #192]	@ (80042f8 <TIM_Base_SetConfig+0x120>)
 8004236:	4293      	cmp	r3, r2
 8004238:	d013      	beq.n	8004262 <TIM_Base_SetConfig+0x8a>
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	4a2f      	ldr	r2, [pc, #188]	@ (80042fc <TIM_Base_SetConfig+0x124>)
 800423e:	4293      	cmp	r3, r2
 8004240:	d00f      	beq.n	8004262 <TIM_Base_SetConfig+0x8a>
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	4a2e      	ldr	r2, [pc, #184]	@ (8004300 <TIM_Base_SetConfig+0x128>)
 8004246:	4293      	cmp	r3, r2
 8004248:	d00b      	beq.n	8004262 <TIM_Base_SetConfig+0x8a>
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	4a2d      	ldr	r2, [pc, #180]	@ (8004304 <TIM_Base_SetConfig+0x12c>)
 800424e:	4293      	cmp	r3, r2
 8004250:	d007      	beq.n	8004262 <TIM_Base_SetConfig+0x8a>
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	4a2c      	ldr	r2, [pc, #176]	@ (8004308 <TIM_Base_SetConfig+0x130>)
 8004256:	4293      	cmp	r3, r2
 8004258:	d003      	beq.n	8004262 <TIM_Base_SetConfig+0x8a>
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	4a2b      	ldr	r2, [pc, #172]	@ (800430c <TIM_Base_SetConfig+0x134>)
 800425e:	4293      	cmp	r3, r2
 8004260:	d108      	bne.n	8004274 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004268:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800426a:	683b      	ldr	r3, [r7, #0]
 800426c:	68db      	ldr	r3, [r3, #12]
 800426e:	68fa      	ldr	r2, [r7, #12]
 8004270:	4313      	orrs	r3, r2
 8004272:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800427a:	683b      	ldr	r3, [r7, #0]
 800427c:	695b      	ldr	r3, [r3, #20]
 800427e:	4313      	orrs	r3, r2
 8004280:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	68fa      	ldr	r2, [r7, #12]
 8004286:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004288:	683b      	ldr	r3, [r7, #0]
 800428a:	689a      	ldr	r2, [r3, #8]
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004290:	683b      	ldr	r3, [r7, #0]
 8004292:	681a      	ldr	r2, [r3, #0]
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	4a16      	ldr	r2, [pc, #88]	@ (80042f4 <TIM_Base_SetConfig+0x11c>)
 800429c:	4293      	cmp	r3, r2
 800429e:	d00f      	beq.n	80042c0 <TIM_Base_SetConfig+0xe8>
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	4a17      	ldr	r2, [pc, #92]	@ (8004300 <TIM_Base_SetConfig+0x128>)
 80042a4:	4293      	cmp	r3, r2
 80042a6:	d00b      	beq.n	80042c0 <TIM_Base_SetConfig+0xe8>
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	4a16      	ldr	r2, [pc, #88]	@ (8004304 <TIM_Base_SetConfig+0x12c>)
 80042ac:	4293      	cmp	r3, r2
 80042ae:	d007      	beq.n	80042c0 <TIM_Base_SetConfig+0xe8>
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	4a15      	ldr	r2, [pc, #84]	@ (8004308 <TIM_Base_SetConfig+0x130>)
 80042b4:	4293      	cmp	r3, r2
 80042b6:	d003      	beq.n	80042c0 <TIM_Base_SetConfig+0xe8>
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	4a14      	ldr	r2, [pc, #80]	@ (800430c <TIM_Base_SetConfig+0x134>)
 80042bc:	4293      	cmp	r3, r2
 80042be:	d103      	bne.n	80042c8 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80042c0:	683b      	ldr	r3, [r7, #0]
 80042c2:	691a      	ldr	r2, [r3, #16]
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2201      	movs	r2, #1
 80042cc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	691b      	ldr	r3, [r3, #16]
 80042d2:	f003 0301 	and.w	r3, r3, #1
 80042d6:	2b01      	cmp	r3, #1
 80042d8:	d105      	bne.n	80042e6 <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	691b      	ldr	r3, [r3, #16]
 80042de:	f023 0201 	bic.w	r2, r3, #1
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	611a      	str	r2, [r3, #16]
  }
}
 80042e6:	bf00      	nop
 80042e8:	3714      	adds	r7, #20
 80042ea:	46bd      	mov	sp, r7
 80042ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f0:	4770      	bx	lr
 80042f2:	bf00      	nop
 80042f4:	40012c00 	.word	0x40012c00
 80042f8:	40000400 	.word	0x40000400
 80042fc:	40000800 	.word	0x40000800
 8004300:	40013400 	.word	0x40013400
 8004304:	40014000 	.word	0x40014000
 8004308:	40014400 	.word	0x40014400
 800430c:	40014800 	.word	0x40014800

08004310 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004310:	b480      	push	{r7}
 8004312:	b085      	sub	sp, #20
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
 8004318:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004320:	2b01      	cmp	r3, #1
 8004322:	d101      	bne.n	8004328 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004324:	2302      	movs	r3, #2
 8004326:	e065      	b.n	80043f4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2201      	movs	r2, #1
 800432c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2202      	movs	r2, #2
 8004334:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	685b      	ldr	r3, [r3, #4]
 800433e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	689b      	ldr	r3, [r3, #8]
 8004346:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	4a2c      	ldr	r2, [pc, #176]	@ (8004400 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800434e:	4293      	cmp	r3, r2
 8004350:	d004      	beq.n	800435c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	4a2b      	ldr	r2, [pc, #172]	@ (8004404 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004358:	4293      	cmp	r3, r2
 800435a:	d108      	bne.n	800436e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004362:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004364:	683b      	ldr	r3, [r7, #0]
 8004366:	685b      	ldr	r3, [r3, #4]
 8004368:	68fa      	ldr	r2, [r7, #12]
 800436a:	4313      	orrs	r3, r2
 800436c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8004374:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004378:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800437a:	683b      	ldr	r3, [r7, #0]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	68fa      	ldr	r2, [r7, #12]
 8004380:	4313      	orrs	r3, r2
 8004382:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	68fa      	ldr	r2, [r7, #12]
 800438a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	4a1b      	ldr	r2, [pc, #108]	@ (8004400 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004392:	4293      	cmp	r3, r2
 8004394:	d018      	beq.n	80043c8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800439e:	d013      	beq.n	80043c8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	4a18      	ldr	r2, [pc, #96]	@ (8004408 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80043a6:	4293      	cmp	r3, r2
 80043a8:	d00e      	beq.n	80043c8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	4a17      	ldr	r2, [pc, #92]	@ (800440c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80043b0:	4293      	cmp	r3, r2
 80043b2:	d009      	beq.n	80043c8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	4a12      	ldr	r2, [pc, #72]	@ (8004404 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80043ba:	4293      	cmp	r3, r2
 80043bc:	d004      	beq.n	80043c8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	4a13      	ldr	r2, [pc, #76]	@ (8004410 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80043c4:	4293      	cmp	r3, r2
 80043c6:	d10c      	bne.n	80043e2 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80043c8:	68bb      	ldr	r3, [r7, #8]
 80043ca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80043ce:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	689b      	ldr	r3, [r3, #8]
 80043d4:	68ba      	ldr	r2, [r7, #8]
 80043d6:	4313      	orrs	r3, r2
 80043d8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	68ba      	ldr	r2, [r7, #8]
 80043e0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	2201      	movs	r2, #1
 80043e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	2200      	movs	r2, #0
 80043ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80043f2:	2300      	movs	r3, #0
}
 80043f4:	4618      	mov	r0, r3
 80043f6:	3714      	adds	r7, #20
 80043f8:	46bd      	mov	sp, r7
 80043fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043fe:	4770      	bx	lr
 8004400:	40012c00 	.word	0x40012c00
 8004404:	40013400 	.word	0x40013400
 8004408:	40000400 	.word	0x40000400
 800440c:	40000800 	.word	0x40000800
 8004410:	40014000 	.word	0x40014000

08004414 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004414:	b580      	push	{r7, lr}
 8004416:	b082      	sub	sp, #8
 8004418:	af00      	add	r7, sp, #0
 800441a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2b00      	cmp	r3, #0
 8004420:	d101      	bne.n	8004426 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004422:	2301      	movs	r3, #1
 8004424:	e042      	b.n	80044ac <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800442c:	2b00      	cmp	r3, #0
 800442e:	d106      	bne.n	800443e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2200      	movs	r2, #0
 8004434:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004438:	6878      	ldr	r0, [r7, #4]
 800443a:	f7fc fbc1 	bl	8000bc0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	2224      	movs	r2, #36	@ 0x24
 8004442:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	681a      	ldr	r2, [r3, #0]
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f022 0201 	bic.w	r2, r2, #1
 8004454:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800445a:	2b00      	cmp	r3, #0
 800445c:	d002      	beq.n	8004464 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800445e:	6878      	ldr	r0, [r7, #4]
 8004460:	f000 faf4 	bl	8004a4c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004464:	6878      	ldr	r0, [r7, #4]
 8004466:	f000 f825 	bl	80044b4 <UART_SetConfig>
 800446a:	4603      	mov	r3, r0
 800446c:	2b01      	cmp	r3, #1
 800446e:	d101      	bne.n	8004474 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004470:	2301      	movs	r3, #1
 8004472:	e01b      	b.n	80044ac <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	685a      	ldr	r2, [r3, #4]
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004482:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	689a      	ldr	r2, [r3, #8]
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004492:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	681a      	ldr	r2, [r3, #0]
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f042 0201 	orr.w	r2, r2, #1
 80044a2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80044a4:	6878      	ldr	r0, [r7, #4]
 80044a6:	f000 fb73 	bl	8004b90 <UART_CheckIdleState>
 80044aa:	4603      	mov	r3, r0
}
 80044ac:	4618      	mov	r0, r3
 80044ae:	3708      	adds	r7, #8
 80044b0:	46bd      	mov	sp, r7
 80044b2:	bd80      	pop	{r7, pc}

080044b4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80044b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80044b8:	b08c      	sub	sp, #48	@ 0x30
 80044ba:	af00      	add	r7, sp, #0
 80044bc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80044be:	2300      	movs	r3, #0
 80044c0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80044c4:	697b      	ldr	r3, [r7, #20]
 80044c6:	689a      	ldr	r2, [r3, #8]
 80044c8:	697b      	ldr	r3, [r7, #20]
 80044ca:	691b      	ldr	r3, [r3, #16]
 80044cc:	431a      	orrs	r2, r3
 80044ce:	697b      	ldr	r3, [r7, #20]
 80044d0:	695b      	ldr	r3, [r3, #20]
 80044d2:	431a      	orrs	r2, r3
 80044d4:	697b      	ldr	r3, [r7, #20]
 80044d6:	69db      	ldr	r3, [r3, #28]
 80044d8:	4313      	orrs	r3, r2
 80044da:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80044dc:	697b      	ldr	r3, [r7, #20]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	681a      	ldr	r2, [r3, #0]
 80044e2:	4bab      	ldr	r3, [pc, #684]	@ (8004790 <UART_SetConfig+0x2dc>)
 80044e4:	4013      	ands	r3, r2
 80044e6:	697a      	ldr	r2, [r7, #20]
 80044e8:	6812      	ldr	r2, [r2, #0]
 80044ea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80044ec:	430b      	orrs	r3, r1
 80044ee:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80044f0:	697b      	ldr	r3, [r7, #20]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	685b      	ldr	r3, [r3, #4]
 80044f6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80044fa:	697b      	ldr	r3, [r7, #20]
 80044fc:	68da      	ldr	r2, [r3, #12]
 80044fe:	697b      	ldr	r3, [r7, #20]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	430a      	orrs	r2, r1
 8004504:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004506:	697b      	ldr	r3, [r7, #20]
 8004508:	699b      	ldr	r3, [r3, #24]
 800450a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800450c:	697b      	ldr	r3, [r7, #20]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	4aa0      	ldr	r2, [pc, #640]	@ (8004794 <UART_SetConfig+0x2e0>)
 8004512:	4293      	cmp	r3, r2
 8004514:	d004      	beq.n	8004520 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004516:	697b      	ldr	r3, [r7, #20]
 8004518:	6a1b      	ldr	r3, [r3, #32]
 800451a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800451c:	4313      	orrs	r3, r2
 800451e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004520:	697b      	ldr	r3, [r7, #20]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	689b      	ldr	r3, [r3, #8]
 8004526:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800452a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800452e:	697a      	ldr	r2, [r7, #20]
 8004530:	6812      	ldr	r2, [r2, #0]
 8004532:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004534:	430b      	orrs	r3, r1
 8004536:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004538:	697b      	ldr	r3, [r7, #20]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800453e:	f023 010f 	bic.w	r1, r3, #15
 8004542:	697b      	ldr	r3, [r7, #20]
 8004544:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004546:	697b      	ldr	r3, [r7, #20]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	430a      	orrs	r2, r1
 800454c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800454e:	697b      	ldr	r3, [r7, #20]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	4a91      	ldr	r2, [pc, #580]	@ (8004798 <UART_SetConfig+0x2e4>)
 8004554:	4293      	cmp	r3, r2
 8004556:	d125      	bne.n	80045a4 <UART_SetConfig+0xf0>
 8004558:	4b90      	ldr	r3, [pc, #576]	@ (800479c <UART_SetConfig+0x2e8>)
 800455a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800455e:	f003 0303 	and.w	r3, r3, #3
 8004562:	2b03      	cmp	r3, #3
 8004564:	d81a      	bhi.n	800459c <UART_SetConfig+0xe8>
 8004566:	a201      	add	r2, pc, #4	@ (adr r2, 800456c <UART_SetConfig+0xb8>)
 8004568:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800456c:	0800457d 	.word	0x0800457d
 8004570:	0800458d 	.word	0x0800458d
 8004574:	08004585 	.word	0x08004585
 8004578:	08004595 	.word	0x08004595
 800457c:	2301      	movs	r3, #1
 800457e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004582:	e0d6      	b.n	8004732 <UART_SetConfig+0x27e>
 8004584:	2302      	movs	r3, #2
 8004586:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800458a:	e0d2      	b.n	8004732 <UART_SetConfig+0x27e>
 800458c:	2304      	movs	r3, #4
 800458e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004592:	e0ce      	b.n	8004732 <UART_SetConfig+0x27e>
 8004594:	2308      	movs	r3, #8
 8004596:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800459a:	e0ca      	b.n	8004732 <UART_SetConfig+0x27e>
 800459c:	2310      	movs	r3, #16
 800459e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80045a2:	e0c6      	b.n	8004732 <UART_SetConfig+0x27e>
 80045a4:	697b      	ldr	r3, [r7, #20]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	4a7d      	ldr	r2, [pc, #500]	@ (80047a0 <UART_SetConfig+0x2ec>)
 80045aa:	4293      	cmp	r3, r2
 80045ac:	d138      	bne.n	8004620 <UART_SetConfig+0x16c>
 80045ae:	4b7b      	ldr	r3, [pc, #492]	@ (800479c <UART_SetConfig+0x2e8>)
 80045b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045b4:	f003 030c 	and.w	r3, r3, #12
 80045b8:	2b0c      	cmp	r3, #12
 80045ba:	d82d      	bhi.n	8004618 <UART_SetConfig+0x164>
 80045bc:	a201      	add	r2, pc, #4	@ (adr r2, 80045c4 <UART_SetConfig+0x110>)
 80045be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045c2:	bf00      	nop
 80045c4:	080045f9 	.word	0x080045f9
 80045c8:	08004619 	.word	0x08004619
 80045cc:	08004619 	.word	0x08004619
 80045d0:	08004619 	.word	0x08004619
 80045d4:	08004609 	.word	0x08004609
 80045d8:	08004619 	.word	0x08004619
 80045dc:	08004619 	.word	0x08004619
 80045e0:	08004619 	.word	0x08004619
 80045e4:	08004601 	.word	0x08004601
 80045e8:	08004619 	.word	0x08004619
 80045ec:	08004619 	.word	0x08004619
 80045f0:	08004619 	.word	0x08004619
 80045f4:	08004611 	.word	0x08004611
 80045f8:	2300      	movs	r3, #0
 80045fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80045fe:	e098      	b.n	8004732 <UART_SetConfig+0x27e>
 8004600:	2302      	movs	r3, #2
 8004602:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004606:	e094      	b.n	8004732 <UART_SetConfig+0x27e>
 8004608:	2304      	movs	r3, #4
 800460a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800460e:	e090      	b.n	8004732 <UART_SetConfig+0x27e>
 8004610:	2308      	movs	r3, #8
 8004612:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004616:	e08c      	b.n	8004732 <UART_SetConfig+0x27e>
 8004618:	2310      	movs	r3, #16
 800461a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800461e:	e088      	b.n	8004732 <UART_SetConfig+0x27e>
 8004620:	697b      	ldr	r3, [r7, #20]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	4a5f      	ldr	r2, [pc, #380]	@ (80047a4 <UART_SetConfig+0x2f0>)
 8004626:	4293      	cmp	r3, r2
 8004628:	d125      	bne.n	8004676 <UART_SetConfig+0x1c2>
 800462a:	4b5c      	ldr	r3, [pc, #368]	@ (800479c <UART_SetConfig+0x2e8>)
 800462c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004630:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004634:	2b30      	cmp	r3, #48	@ 0x30
 8004636:	d016      	beq.n	8004666 <UART_SetConfig+0x1b2>
 8004638:	2b30      	cmp	r3, #48	@ 0x30
 800463a:	d818      	bhi.n	800466e <UART_SetConfig+0x1ba>
 800463c:	2b20      	cmp	r3, #32
 800463e:	d00a      	beq.n	8004656 <UART_SetConfig+0x1a2>
 8004640:	2b20      	cmp	r3, #32
 8004642:	d814      	bhi.n	800466e <UART_SetConfig+0x1ba>
 8004644:	2b00      	cmp	r3, #0
 8004646:	d002      	beq.n	800464e <UART_SetConfig+0x19a>
 8004648:	2b10      	cmp	r3, #16
 800464a:	d008      	beq.n	800465e <UART_SetConfig+0x1aa>
 800464c:	e00f      	b.n	800466e <UART_SetConfig+0x1ba>
 800464e:	2300      	movs	r3, #0
 8004650:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004654:	e06d      	b.n	8004732 <UART_SetConfig+0x27e>
 8004656:	2302      	movs	r3, #2
 8004658:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800465c:	e069      	b.n	8004732 <UART_SetConfig+0x27e>
 800465e:	2304      	movs	r3, #4
 8004660:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004664:	e065      	b.n	8004732 <UART_SetConfig+0x27e>
 8004666:	2308      	movs	r3, #8
 8004668:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800466c:	e061      	b.n	8004732 <UART_SetConfig+0x27e>
 800466e:	2310      	movs	r3, #16
 8004670:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004674:	e05d      	b.n	8004732 <UART_SetConfig+0x27e>
 8004676:	697b      	ldr	r3, [r7, #20]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	4a4b      	ldr	r2, [pc, #300]	@ (80047a8 <UART_SetConfig+0x2f4>)
 800467c:	4293      	cmp	r3, r2
 800467e:	d125      	bne.n	80046cc <UART_SetConfig+0x218>
 8004680:	4b46      	ldr	r3, [pc, #280]	@ (800479c <UART_SetConfig+0x2e8>)
 8004682:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004686:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800468a:	2bc0      	cmp	r3, #192	@ 0xc0
 800468c:	d016      	beq.n	80046bc <UART_SetConfig+0x208>
 800468e:	2bc0      	cmp	r3, #192	@ 0xc0
 8004690:	d818      	bhi.n	80046c4 <UART_SetConfig+0x210>
 8004692:	2b80      	cmp	r3, #128	@ 0x80
 8004694:	d00a      	beq.n	80046ac <UART_SetConfig+0x1f8>
 8004696:	2b80      	cmp	r3, #128	@ 0x80
 8004698:	d814      	bhi.n	80046c4 <UART_SetConfig+0x210>
 800469a:	2b00      	cmp	r3, #0
 800469c:	d002      	beq.n	80046a4 <UART_SetConfig+0x1f0>
 800469e:	2b40      	cmp	r3, #64	@ 0x40
 80046a0:	d008      	beq.n	80046b4 <UART_SetConfig+0x200>
 80046a2:	e00f      	b.n	80046c4 <UART_SetConfig+0x210>
 80046a4:	2300      	movs	r3, #0
 80046a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80046aa:	e042      	b.n	8004732 <UART_SetConfig+0x27e>
 80046ac:	2302      	movs	r3, #2
 80046ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80046b2:	e03e      	b.n	8004732 <UART_SetConfig+0x27e>
 80046b4:	2304      	movs	r3, #4
 80046b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80046ba:	e03a      	b.n	8004732 <UART_SetConfig+0x27e>
 80046bc:	2308      	movs	r3, #8
 80046be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80046c2:	e036      	b.n	8004732 <UART_SetConfig+0x27e>
 80046c4:	2310      	movs	r3, #16
 80046c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80046ca:	e032      	b.n	8004732 <UART_SetConfig+0x27e>
 80046cc:	697b      	ldr	r3, [r7, #20]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	4a30      	ldr	r2, [pc, #192]	@ (8004794 <UART_SetConfig+0x2e0>)
 80046d2:	4293      	cmp	r3, r2
 80046d4:	d12a      	bne.n	800472c <UART_SetConfig+0x278>
 80046d6:	4b31      	ldr	r3, [pc, #196]	@ (800479c <UART_SetConfig+0x2e8>)
 80046d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046dc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80046e0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80046e4:	d01a      	beq.n	800471c <UART_SetConfig+0x268>
 80046e6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80046ea:	d81b      	bhi.n	8004724 <UART_SetConfig+0x270>
 80046ec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80046f0:	d00c      	beq.n	800470c <UART_SetConfig+0x258>
 80046f2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80046f6:	d815      	bhi.n	8004724 <UART_SetConfig+0x270>
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d003      	beq.n	8004704 <UART_SetConfig+0x250>
 80046fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004700:	d008      	beq.n	8004714 <UART_SetConfig+0x260>
 8004702:	e00f      	b.n	8004724 <UART_SetConfig+0x270>
 8004704:	2300      	movs	r3, #0
 8004706:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800470a:	e012      	b.n	8004732 <UART_SetConfig+0x27e>
 800470c:	2302      	movs	r3, #2
 800470e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004712:	e00e      	b.n	8004732 <UART_SetConfig+0x27e>
 8004714:	2304      	movs	r3, #4
 8004716:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800471a:	e00a      	b.n	8004732 <UART_SetConfig+0x27e>
 800471c:	2308      	movs	r3, #8
 800471e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004722:	e006      	b.n	8004732 <UART_SetConfig+0x27e>
 8004724:	2310      	movs	r3, #16
 8004726:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800472a:	e002      	b.n	8004732 <UART_SetConfig+0x27e>
 800472c:	2310      	movs	r3, #16
 800472e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004732:	697b      	ldr	r3, [r7, #20]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	4a17      	ldr	r2, [pc, #92]	@ (8004794 <UART_SetConfig+0x2e0>)
 8004738:	4293      	cmp	r3, r2
 800473a:	f040 80a8 	bne.w	800488e <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800473e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004742:	2b08      	cmp	r3, #8
 8004744:	d834      	bhi.n	80047b0 <UART_SetConfig+0x2fc>
 8004746:	a201      	add	r2, pc, #4	@ (adr r2, 800474c <UART_SetConfig+0x298>)
 8004748:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800474c:	08004771 	.word	0x08004771
 8004750:	080047b1 	.word	0x080047b1
 8004754:	08004779 	.word	0x08004779
 8004758:	080047b1 	.word	0x080047b1
 800475c:	0800477f 	.word	0x0800477f
 8004760:	080047b1 	.word	0x080047b1
 8004764:	080047b1 	.word	0x080047b1
 8004768:	080047b1 	.word	0x080047b1
 800476c:	08004787 	.word	0x08004787
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004770:	f7ff fa16 	bl	8003ba0 <HAL_RCC_GetPCLK1Freq>
 8004774:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004776:	e021      	b.n	80047bc <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004778:	4b0c      	ldr	r3, [pc, #48]	@ (80047ac <UART_SetConfig+0x2f8>)
 800477a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800477c:	e01e      	b.n	80047bc <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800477e:	f7ff f9a1 	bl	8003ac4 <HAL_RCC_GetSysClockFreq>
 8004782:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004784:	e01a      	b.n	80047bc <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004786:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800478a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800478c:	e016      	b.n	80047bc <UART_SetConfig+0x308>
 800478e:	bf00      	nop
 8004790:	cfff69f3 	.word	0xcfff69f3
 8004794:	40008000 	.word	0x40008000
 8004798:	40013800 	.word	0x40013800
 800479c:	40021000 	.word	0x40021000
 80047a0:	40004400 	.word	0x40004400
 80047a4:	40004800 	.word	0x40004800
 80047a8:	40004c00 	.word	0x40004c00
 80047ac:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 80047b0:	2300      	movs	r3, #0
 80047b2:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80047b4:	2301      	movs	r3, #1
 80047b6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80047ba:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80047bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047be:	2b00      	cmp	r3, #0
 80047c0:	f000 812a 	beq.w	8004a18 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80047c4:	697b      	ldr	r3, [r7, #20]
 80047c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047c8:	4a9e      	ldr	r2, [pc, #632]	@ (8004a44 <UART_SetConfig+0x590>)
 80047ca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80047ce:	461a      	mov	r2, r3
 80047d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047d2:	fbb3 f3f2 	udiv	r3, r3, r2
 80047d6:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80047d8:	697b      	ldr	r3, [r7, #20]
 80047da:	685a      	ldr	r2, [r3, #4]
 80047dc:	4613      	mov	r3, r2
 80047de:	005b      	lsls	r3, r3, #1
 80047e0:	4413      	add	r3, r2
 80047e2:	69ba      	ldr	r2, [r7, #24]
 80047e4:	429a      	cmp	r2, r3
 80047e6:	d305      	bcc.n	80047f4 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80047e8:	697b      	ldr	r3, [r7, #20]
 80047ea:	685b      	ldr	r3, [r3, #4]
 80047ec:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80047ee:	69ba      	ldr	r2, [r7, #24]
 80047f0:	429a      	cmp	r2, r3
 80047f2:	d903      	bls.n	80047fc <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 80047f4:	2301      	movs	r3, #1
 80047f6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80047fa:	e10d      	b.n	8004a18 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80047fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047fe:	2200      	movs	r2, #0
 8004800:	60bb      	str	r3, [r7, #8]
 8004802:	60fa      	str	r2, [r7, #12]
 8004804:	697b      	ldr	r3, [r7, #20]
 8004806:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004808:	4a8e      	ldr	r2, [pc, #568]	@ (8004a44 <UART_SetConfig+0x590>)
 800480a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800480e:	b29b      	uxth	r3, r3
 8004810:	2200      	movs	r2, #0
 8004812:	603b      	str	r3, [r7, #0]
 8004814:	607a      	str	r2, [r7, #4]
 8004816:	e9d7 2300 	ldrd	r2, r3, [r7]
 800481a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800481e:	f7fb fcfb 	bl	8000218 <__aeabi_uldivmod>
 8004822:	4602      	mov	r2, r0
 8004824:	460b      	mov	r3, r1
 8004826:	4610      	mov	r0, r2
 8004828:	4619      	mov	r1, r3
 800482a:	f04f 0200 	mov.w	r2, #0
 800482e:	f04f 0300 	mov.w	r3, #0
 8004832:	020b      	lsls	r3, r1, #8
 8004834:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004838:	0202      	lsls	r2, r0, #8
 800483a:	6979      	ldr	r1, [r7, #20]
 800483c:	6849      	ldr	r1, [r1, #4]
 800483e:	0849      	lsrs	r1, r1, #1
 8004840:	2000      	movs	r0, #0
 8004842:	460c      	mov	r4, r1
 8004844:	4605      	mov	r5, r0
 8004846:	eb12 0804 	adds.w	r8, r2, r4
 800484a:	eb43 0905 	adc.w	r9, r3, r5
 800484e:	697b      	ldr	r3, [r7, #20]
 8004850:	685b      	ldr	r3, [r3, #4]
 8004852:	2200      	movs	r2, #0
 8004854:	469a      	mov	sl, r3
 8004856:	4693      	mov	fp, r2
 8004858:	4652      	mov	r2, sl
 800485a:	465b      	mov	r3, fp
 800485c:	4640      	mov	r0, r8
 800485e:	4649      	mov	r1, r9
 8004860:	f7fb fcda 	bl	8000218 <__aeabi_uldivmod>
 8004864:	4602      	mov	r2, r0
 8004866:	460b      	mov	r3, r1
 8004868:	4613      	mov	r3, r2
 800486a:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800486c:	6a3b      	ldr	r3, [r7, #32]
 800486e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004872:	d308      	bcc.n	8004886 <UART_SetConfig+0x3d2>
 8004874:	6a3b      	ldr	r3, [r7, #32]
 8004876:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800487a:	d204      	bcs.n	8004886 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800487c:	697b      	ldr	r3, [r7, #20]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	6a3a      	ldr	r2, [r7, #32]
 8004882:	60da      	str	r2, [r3, #12]
 8004884:	e0c8      	b.n	8004a18 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8004886:	2301      	movs	r3, #1
 8004888:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800488c:	e0c4      	b.n	8004a18 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800488e:	697b      	ldr	r3, [r7, #20]
 8004890:	69db      	ldr	r3, [r3, #28]
 8004892:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004896:	d167      	bne.n	8004968 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8004898:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800489c:	2b08      	cmp	r3, #8
 800489e:	d828      	bhi.n	80048f2 <UART_SetConfig+0x43e>
 80048a0:	a201      	add	r2, pc, #4	@ (adr r2, 80048a8 <UART_SetConfig+0x3f4>)
 80048a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048a6:	bf00      	nop
 80048a8:	080048cd 	.word	0x080048cd
 80048ac:	080048d5 	.word	0x080048d5
 80048b0:	080048dd 	.word	0x080048dd
 80048b4:	080048f3 	.word	0x080048f3
 80048b8:	080048e3 	.word	0x080048e3
 80048bc:	080048f3 	.word	0x080048f3
 80048c0:	080048f3 	.word	0x080048f3
 80048c4:	080048f3 	.word	0x080048f3
 80048c8:	080048eb 	.word	0x080048eb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80048cc:	f7ff f968 	bl	8003ba0 <HAL_RCC_GetPCLK1Freq>
 80048d0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80048d2:	e014      	b.n	80048fe <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80048d4:	f7ff f97a 	bl	8003bcc <HAL_RCC_GetPCLK2Freq>
 80048d8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80048da:	e010      	b.n	80048fe <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80048dc:	4b5a      	ldr	r3, [pc, #360]	@ (8004a48 <UART_SetConfig+0x594>)
 80048de:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80048e0:	e00d      	b.n	80048fe <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80048e2:	f7ff f8ef 	bl	8003ac4 <HAL_RCC_GetSysClockFreq>
 80048e6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80048e8:	e009      	b.n	80048fe <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80048ea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80048ee:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80048f0:	e005      	b.n	80048fe <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 80048f2:	2300      	movs	r3, #0
 80048f4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80048f6:	2301      	movs	r3, #1
 80048f8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80048fc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80048fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004900:	2b00      	cmp	r3, #0
 8004902:	f000 8089 	beq.w	8004a18 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004906:	697b      	ldr	r3, [r7, #20]
 8004908:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800490a:	4a4e      	ldr	r2, [pc, #312]	@ (8004a44 <UART_SetConfig+0x590>)
 800490c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004910:	461a      	mov	r2, r3
 8004912:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004914:	fbb3 f3f2 	udiv	r3, r3, r2
 8004918:	005a      	lsls	r2, r3, #1
 800491a:	697b      	ldr	r3, [r7, #20]
 800491c:	685b      	ldr	r3, [r3, #4]
 800491e:	085b      	lsrs	r3, r3, #1
 8004920:	441a      	add	r2, r3
 8004922:	697b      	ldr	r3, [r7, #20]
 8004924:	685b      	ldr	r3, [r3, #4]
 8004926:	fbb2 f3f3 	udiv	r3, r2, r3
 800492a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800492c:	6a3b      	ldr	r3, [r7, #32]
 800492e:	2b0f      	cmp	r3, #15
 8004930:	d916      	bls.n	8004960 <UART_SetConfig+0x4ac>
 8004932:	6a3b      	ldr	r3, [r7, #32]
 8004934:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004938:	d212      	bcs.n	8004960 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800493a:	6a3b      	ldr	r3, [r7, #32]
 800493c:	b29b      	uxth	r3, r3
 800493e:	f023 030f 	bic.w	r3, r3, #15
 8004942:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004944:	6a3b      	ldr	r3, [r7, #32]
 8004946:	085b      	lsrs	r3, r3, #1
 8004948:	b29b      	uxth	r3, r3
 800494a:	f003 0307 	and.w	r3, r3, #7
 800494e:	b29a      	uxth	r2, r3
 8004950:	8bfb      	ldrh	r3, [r7, #30]
 8004952:	4313      	orrs	r3, r2
 8004954:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8004956:	697b      	ldr	r3, [r7, #20]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	8bfa      	ldrh	r2, [r7, #30]
 800495c:	60da      	str	r2, [r3, #12]
 800495e:	e05b      	b.n	8004a18 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8004960:	2301      	movs	r3, #1
 8004962:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004966:	e057      	b.n	8004a18 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004968:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800496c:	2b08      	cmp	r3, #8
 800496e:	d828      	bhi.n	80049c2 <UART_SetConfig+0x50e>
 8004970:	a201      	add	r2, pc, #4	@ (adr r2, 8004978 <UART_SetConfig+0x4c4>)
 8004972:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004976:	bf00      	nop
 8004978:	0800499d 	.word	0x0800499d
 800497c:	080049a5 	.word	0x080049a5
 8004980:	080049ad 	.word	0x080049ad
 8004984:	080049c3 	.word	0x080049c3
 8004988:	080049b3 	.word	0x080049b3
 800498c:	080049c3 	.word	0x080049c3
 8004990:	080049c3 	.word	0x080049c3
 8004994:	080049c3 	.word	0x080049c3
 8004998:	080049bb 	.word	0x080049bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800499c:	f7ff f900 	bl	8003ba0 <HAL_RCC_GetPCLK1Freq>
 80049a0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80049a2:	e014      	b.n	80049ce <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80049a4:	f7ff f912 	bl	8003bcc <HAL_RCC_GetPCLK2Freq>
 80049a8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80049aa:	e010      	b.n	80049ce <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80049ac:	4b26      	ldr	r3, [pc, #152]	@ (8004a48 <UART_SetConfig+0x594>)
 80049ae:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80049b0:	e00d      	b.n	80049ce <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80049b2:	f7ff f887 	bl	8003ac4 <HAL_RCC_GetSysClockFreq>
 80049b6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80049b8:	e009      	b.n	80049ce <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80049ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80049be:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80049c0:	e005      	b.n	80049ce <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 80049c2:	2300      	movs	r3, #0
 80049c4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80049c6:	2301      	movs	r3, #1
 80049c8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80049cc:	bf00      	nop
    }

    if (pclk != 0U)
 80049ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d021      	beq.n	8004a18 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80049d4:	697b      	ldr	r3, [r7, #20]
 80049d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049d8:	4a1a      	ldr	r2, [pc, #104]	@ (8004a44 <UART_SetConfig+0x590>)
 80049da:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80049de:	461a      	mov	r2, r3
 80049e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049e2:	fbb3 f2f2 	udiv	r2, r3, r2
 80049e6:	697b      	ldr	r3, [r7, #20]
 80049e8:	685b      	ldr	r3, [r3, #4]
 80049ea:	085b      	lsrs	r3, r3, #1
 80049ec:	441a      	add	r2, r3
 80049ee:	697b      	ldr	r3, [r7, #20]
 80049f0:	685b      	ldr	r3, [r3, #4]
 80049f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80049f6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80049f8:	6a3b      	ldr	r3, [r7, #32]
 80049fa:	2b0f      	cmp	r3, #15
 80049fc:	d909      	bls.n	8004a12 <UART_SetConfig+0x55e>
 80049fe:	6a3b      	ldr	r3, [r7, #32]
 8004a00:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a04:	d205      	bcs.n	8004a12 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004a06:	6a3b      	ldr	r3, [r7, #32]
 8004a08:	b29a      	uxth	r2, r3
 8004a0a:	697b      	ldr	r3, [r7, #20]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	60da      	str	r2, [r3, #12]
 8004a10:	e002      	b.n	8004a18 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8004a12:	2301      	movs	r3, #1
 8004a14:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004a18:	697b      	ldr	r3, [r7, #20]
 8004a1a:	2201      	movs	r2, #1
 8004a1c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8004a20:	697b      	ldr	r3, [r7, #20]
 8004a22:	2201      	movs	r2, #1
 8004a24:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004a28:	697b      	ldr	r3, [r7, #20]
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8004a2e:	697b      	ldr	r3, [r7, #20]
 8004a30:	2200      	movs	r2, #0
 8004a32:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8004a34:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8004a38:	4618      	mov	r0, r3
 8004a3a:	3730      	adds	r7, #48	@ 0x30
 8004a3c:	46bd      	mov	sp, r7
 8004a3e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004a42:	bf00      	nop
 8004a44:	08005f50 	.word	0x08005f50
 8004a48:	00f42400 	.word	0x00f42400

08004a4c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004a4c:	b480      	push	{r7}
 8004a4e:	b083      	sub	sp, #12
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a58:	f003 0308 	and.w	r3, r3, #8
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d00a      	beq.n	8004a76 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	685b      	ldr	r3, [r3, #4]
 8004a66:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	430a      	orrs	r2, r1
 8004a74:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a7a:	f003 0301 	and.w	r3, r3, #1
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d00a      	beq.n	8004a98 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	685b      	ldr	r3, [r3, #4]
 8004a88:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	430a      	orrs	r2, r1
 8004a96:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a9c:	f003 0302 	and.w	r3, r3, #2
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d00a      	beq.n	8004aba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	685b      	ldr	r3, [r3, #4]
 8004aaa:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	430a      	orrs	r2, r1
 8004ab8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004abe:	f003 0304 	and.w	r3, r3, #4
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d00a      	beq.n	8004adc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	685b      	ldr	r3, [r3, #4]
 8004acc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	430a      	orrs	r2, r1
 8004ada:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ae0:	f003 0310 	and.w	r3, r3, #16
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d00a      	beq.n	8004afe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	689b      	ldr	r3, [r3, #8]
 8004aee:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	430a      	orrs	r2, r1
 8004afc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b02:	f003 0320 	and.w	r3, r3, #32
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d00a      	beq.n	8004b20 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	689b      	ldr	r3, [r3, #8]
 8004b10:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	430a      	orrs	r2, r1
 8004b1e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d01a      	beq.n	8004b62 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	685b      	ldr	r3, [r3, #4]
 8004b32:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	430a      	orrs	r2, r1
 8004b40:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b46:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004b4a:	d10a      	bne.n	8004b62 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	685b      	ldr	r3, [r3, #4]
 8004b52:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	430a      	orrs	r2, r1
 8004b60:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d00a      	beq.n	8004b84 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	685b      	ldr	r3, [r3, #4]
 8004b74:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	430a      	orrs	r2, r1
 8004b82:	605a      	str	r2, [r3, #4]
  }
}
 8004b84:	bf00      	nop
 8004b86:	370c      	adds	r7, #12
 8004b88:	46bd      	mov	sp, r7
 8004b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b8e:	4770      	bx	lr

08004b90 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	b098      	sub	sp, #96	@ 0x60
 8004b94:	af02      	add	r7, sp, #8
 8004b96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004ba0:	f7fc f9e8 	bl	8000f74 <HAL_GetTick>
 8004ba4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f003 0308 	and.w	r3, r3, #8
 8004bb0:	2b08      	cmp	r3, #8
 8004bb2:	d12f      	bne.n	8004c14 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004bb4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004bb8:	9300      	str	r3, [sp, #0]
 8004bba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004bbc:	2200      	movs	r2, #0
 8004bbe:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004bc2:	6878      	ldr	r0, [r7, #4]
 8004bc4:	f000 f88e 	bl	8004ce4 <UART_WaitOnFlagUntilTimeout>
 8004bc8:	4603      	mov	r3, r0
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d022      	beq.n	8004c14 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004bd6:	e853 3f00 	ldrex	r3, [r3]
 8004bda:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004bdc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004bde:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004be2:	653b      	str	r3, [r7, #80]	@ 0x50
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	461a      	mov	r2, r3
 8004bea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004bec:	647b      	str	r3, [r7, #68]	@ 0x44
 8004bee:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bf0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004bf2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004bf4:	e841 2300 	strex	r3, r2, [r1]
 8004bf8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004bfa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d1e6      	bne.n	8004bce <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2220      	movs	r2, #32
 8004c04:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004c10:	2303      	movs	r3, #3
 8004c12:	e063      	b.n	8004cdc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f003 0304 	and.w	r3, r3, #4
 8004c1e:	2b04      	cmp	r3, #4
 8004c20:	d149      	bne.n	8004cb6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004c22:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004c26:	9300      	str	r3, [sp, #0]
 8004c28:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004c2a:	2200      	movs	r2, #0
 8004c2c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004c30:	6878      	ldr	r0, [r7, #4]
 8004c32:	f000 f857 	bl	8004ce4 <UART_WaitOnFlagUntilTimeout>
 8004c36:	4603      	mov	r3, r0
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d03c      	beq.n	8004cb6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c44:	e853 3f00 	ldrex	r3, [r3]
 8004c48:	623b      	str	r3, [r7, #32]
   return(result);
 8004c4a:	6a3b      	ldr	r3, [r7, #32]
 8004c4c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004c50:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	461a      	mov	r2, r3
 8004c58:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c5a:	633b      	str	r3, [r7, #48]	@ 0x30
 8004c5c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c5e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004c60:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004c62:	e841 2300 	strex	r3, r2, [r1]
 8004c66:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004c68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d1e6      	bne.n	8004c3c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	3308      	adds	r3, #8
 8004c74:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c76:	693b      	ldr	r3, [r7, #16]
 8004c78:	e853 3f00 	ldrex	r3, [r3]
 8004c7c:	60fb      	str	r3, [r7, #12]
   return(result);
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	f023 0301 	bic.w	r3, r3, #1
 8004c84:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	3308      	adds	r3, #8
 8004c8c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004c8e:	61fa      	str	r2, [r7, #28]
 8004c90:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c92:	69b9      	ldr	r1, [r7, #24]
 8004c94:	69fa      	ldr	r2, [r7, #28]
 8004c96:	e841 2300 	strex	r3, r2, [r1]
 8004c9a:	617b      	str	r3, [r7, #20]
   return(result);
 8004c9c:	697b      	ldr	r3, [r7, #20]
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d1e5      	bne.n	8004c6e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	2220      	movs	r2, #32
 8004ca6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	2200      	movs	r2, #0
 8004cae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004cb2:	2303      	movs	r3, #3
 8004cb4:	e012      	b.n	8004cdc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	2220      	movs	r2, #32
 8004cba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	2220      	movs	r2, #32
 8004cc2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	2200      	movs	r2, #0
 8004cca:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2200      	movs	r2, #0
 8004cd0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004cda:	2300      	movs	r3, #0
}
 8004cdc:	4618      	mov	r0, r3
 8004cde:	3758      	adds	r7, #88	@ 0x58
 8004ce0:	46bd      	mov	sp, r7
 8004ce2:	bd80      	pop	{r7, pc}

08004ce4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004ce4:	b580      	push	{r7, lr}
 8004ce6:	b084      	sub	sp, #16
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	60f8      	str	r0, [r7, #12]
 8004cec:	60b9      	str	r1, [r7, #8]
 8004cee:	603b      	str	r3, [r7, #0]
 8004cf0:	4613      	mov	r3, r2
 8004cf2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004cf4:	e04f      	b.n	8004d96 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004cf6:	69bb      	ldr	r3, [r7, #24]
 8004cf8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004cfc:	d04b      	beq.n	8004d96 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004cfe:	f7fc f939 	bl	8000f74 <HAL_GetTick>
 8004d02:	4602      	mov	r2, r0
 8004d04:	683b      	ldr	r3, [r7, #0]
 8004d06:	1ad3      	subs	r3, r2, r3
 8004d08:	69ba      	ldr	r2, [r7, #24]
 8004d0a:	429a      	cmp	r2, r3
 8004d0c:	d302      	bcc.n	8004d14 <UART_WaitOnFlagUntilTimeout+0x30>
 8004d0e:	69bb      	ldr	r3, [r7, #24]
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d101      	bne.n	8004d18 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004d14:	2303      	movs	r3, #3
 8004d16:	e04e      	b.n	8004db6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f003 0304 	and.w	r3, r3, #4
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d037      	beq.n	8004d96 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004d26:	68bb      	ldr	r3, [r7, #8]
 8004d28:	2b80      	cmp	r3, #128	@ 0x80
 8004d2a:	d034      	beq.n	8004d96 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004d2c:	68bb      	ldr	r3, [r7, #8]
 8004d2e:	2b40      	cmp	r3, #64	@ 0x40
 8004d30:	d031      	beq.n	8004d96 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	69db      	ldr	r3, [r3, #28]
 8004d38:	f003 0308 	and.w	r3, r3, #8
 8004d3c:	2b08      	cmp	r3, #8
 8004d3e:	d110      	bne.n	8004d62 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	2208      	movs	r2, #8
 8004d46:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004d48:	68f8      	ldr	r0, [r7, #12]
 8004d4a:	f000 f838 	bl	8004dbe <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	2208      	movs	r2, #8
 8004d52:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	2200      	movs	r2, #0
 8004d5a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8004d5e:	2301      	movs	r3, #1
 8004d60:	e029      	b.n	8004db6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	69db      	ldr	r3, [r3, #28]
 8004d68:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004d6c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004d70:	d111      	bne.n	8004d96 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004d7a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004d7c:	68f8      	ldr	r0, [r7, #12]
 8004d7e:	f000 f81e 	bl	8004dbe <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	2220      	movs	r2, #32
 8004d86:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8004d92:	2303      	movs	r3, #3
 8004d94:	e00f      	b.n	8004db6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	69da      	ldr	r2, [r3, #28]
 8004d9c:	68bb      	ldr	r3, [r7, #8]
 8004d9e:	4013      	ands	r3, r2
 8004da0:	68ba      	ldr	r2, [r7, #8]
 8004da2:	429a      	cmp	r2, r3
 8004da4:	bf0c      	ite	eq
 8004da6:	2301      	moveq	r3, #1
 8004da8:	2300      	movne	r3, #0
 8004daa:	b2db      	uxtb	r3, r3
 8004dac:	461a      	mov	r2, r3
 8004dae:	79fb      	ldrb	r3, [r7, #7]
 8004db0:	429a      	cmp	r2, r3
 8004db2:	d0a0      	beq.n	8004cf6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004db4:	2300      	movs	r3, #0
}
 8004db6:	4618      	mov	r0, r3
 8004db8:	3710      	adds	r7, #16
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	bd80      	pop	{r7, pc}

08004dbe <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004dbe:	b480      	push	{r7}
 8004dc0:	b095      	sub	sp, #84	@ 0x54
 8004dc2:	af00      	add	r7, sp, #0
 8004dc4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dcc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004dce:	e853 3f00 	ldrex	r3, [r3]
 8004dd2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004dd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004dd6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004dda:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	461a      	mov	r2, r3
 8004de2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004de4:	643b      	str	r3, [r7, #64]	@ 0x40
 8004de6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004de8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004dea:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004dec:	e841 2300 	strex	r3, r2, [r1]
 8004df0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004df2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d1e6      	bne.n	8004dc6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	3308      	adds	r3, #8
 8004dfe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e00:	6a3b      	ldr	r3, [r7, #32]
 8004e02:	e853 3f00 	ldrex	r3, [r3]
 8004e06:	61fb      	str	r3, [r7, #28]
   return(result);
 8004e08:	69fb      	ldr	r3, [r7, #28]
 8004e0a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004e0e:	f023 0301 	bic.w	r3, r3, #1
 8004e12:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	3308      	adds	r3, #8
 8004e1a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004e1c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004e1e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e20:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004e22:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004e24:	e841 2300 	strex	r3, r2, [r1]
 8004e28:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004e2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d1e3      	bne.n	8004df8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004e34:	2b01      	cmp	r3, #1
 8004e36:	d118      	bne.n	8004e6a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	e853 3f00 	ldrex	r3, [r3]
 8004e44:	60bb      	str	r3, [r7, #8]
   return(result);
 8004e46:	68bb      	ldr	r3, [r7, #8]
 8004e48:	f023 0310 	bic.w	r3, r3, #16
 8004e4c:	647b      	str	r3, [r7, #68]	@ 0x44
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	461a      	mov	r2, r3
 8004e54:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004e56:	61bb      	str	r3, [r7, #24]
 8004e58:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e5a:	6979      	ldr	r1, [r7, #20]
 8004e5c:	69ba      	ldr	r2, [r7, #24]
 8004e5e:	e841 2300 	strex	r3, r2, [r1]
 8004e62:	613b      	str	r3, [r7, #16]
   return(result);
 8004e64:	693b      	ldr	r3, [r7, #16]
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d1e6      	bne.n	8004e38 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	2220      	movs	r2, #32
 8004e6e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	2200      	movs	r2, #0
 8004e76:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	2200      	movs	r2, #0
 8004e7c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8004e7e:	bf00      	nop
 8004e80:	3754      	adds	r7, #84	@ 0x54
 8004e82:	46bd      	mov	sp, r7
 8004e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e88:	4770      	bx	lr

08004e8a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004e8a:	b480      	push	{r7}
 8004e8c:	b085      	sub	sp, #20
 8004e8e:	af00      	add	r7, sp, #0
 8004e90:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004e98:	2b01      	cmp	r3, #1
 8004e9a:	d101      	bne.n	8004ea0 <HAL_UARTEx_DisableFifoMode+0x16>
 8004e9c:	2302      	movs	r3, #2
 8004e9e:	e027      	b.n	8004ef0 <HAL_UARTEx_DisableFifoMode+0x66>
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2201      	movs	r2, #1
 8004ea4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2224      	movs	r2, #36	@ 0x24
 8004eac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	681a      	ldr	r2, [r3, #0]
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f022 0201 	bic.w	r2, r2, #1
 8004ec6:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8004ece:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2200      	movs	r2, #0
 8004ed4:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	68fa      	ldr	r2, [r7, #12]
 8004edc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	2220      	movs	r2, #32
 8004ee2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	2200      	movs	r2, #0
 8004eea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004eee:	2300      	movs	r3, #0
}
 8004ef0:	4618      	mov	r0, r3
 8004ef2:	3714      	adds	r7, #20
 8004ef4:	46bd      	mov	sp, r7
 8004ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efa:	4770      	bx	lr

08004efc <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004efc:	b580      	push	{r7, lr}
 8004efe:	b084      	sub	sp, #16
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	6078      	str	r0, [r7, #4]
 8004f04:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004f0c:	2b01      	cmp	r3, #1
 8004f0e:	d101      	bne.n	8004f14 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8004f10:	2302      	movs	r3, #2
 8004f12:	e02d      	b.n	8004f70 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	2201      	movs	r2, #1
 8004f18:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2224      	movs	r2, #36	@ 0x24
 8004f20:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	681a      	ldr	r2, [r3, #0]
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f022 0201 	bic.w	r2, r2, #1
 8004f3a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	689b      	ldr	r3, [r3, #8]
 8004f42:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	683a      	ldr	r2, [r7, #0]
 8004f4c:	430a      	orrs	r2, r1
 8004f4e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004f50:	6878      	ldr	r0, [r7, #4]
 8004f52:	f000 f84f 	bl	8004ff4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	68fa      	ldr	r2, [r7, #12]
 8004f5c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	2220      	movs	r2, #32
 8004f62:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	2200      	movs	r2, #0
 8004f6a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004f6e:	2300      	movs	r3, #0
}
 8004f70:	4618      	mov	r0, r3
 8004f72:	3710      	adds	r7, #16
 8004f74:	46bd      	mov	sp, r7
 8004f76:	bd80      	pop	{r7, pc}

08004f78 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004f78:	b580      	push	{r7, lr}
 8004f7a:	b084      	sub	sp, #16
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	6078      	str	r0, [r7, #4]
 8004f80:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004f88:	2b01      	cmp	r3, #1
 8004f8a:	d101      	bne.n	8004f90 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004f8c:	2302      	movs	r3, #2
 8004f8e:	e02d      	b.n	8004fec <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2201      	movs	r2, #1
 8004f94:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	2224      	movs	r2, #36	@ 0x24
 8004f9c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	681a      	ldr	r2, [r3, #0]
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f022 0201 	bic.w	r2, r2, #1
 8004fb6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	689b      	ldr	r3, [r3, #8]
 8004fbe:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	683a      	ldr	r2, [r7, #0]
 8004fc8:	430a      	orrs	r2, r1
 8004fca:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004fcc:	6878      	ldr	r0, [r7, #4]
 8004fce:	f000 f811 	bl	8004ff4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	68fa      	ldr	r2, [r7, #12]
 8004fd8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	2220      	movs	r2, #32
 8004fde:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	2200      	movs	r2, #0
 8004fe6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004fea:	2300      	movs	r3, #0
}
 8004fec:	4618      	mov	r0, r3
 8004fee:	3710      	adds	r7, #16
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	bd80      	pop	{r7, pc}

08004ff4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8004ff4:	b480      	push	{r7}
 8004ff6:	b085      	sub	sp, #20
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005000:	2b00      	cmp	r3, #0
 8005002:	d108      	bne.n	8005016 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	2201      	movs	r2, #1
 8005008:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	2201      	movs	r2, #1
 8005010:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005014:	e031      	b.n	800507a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005016:	2308      	movs	r3, #8
 8005018:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800501a:	2308      	movs	r3, #8
 800501c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	689b      	ldr	r3, [r3, #8]
 8005024:	0e5b      	lsrs	r3, r3, #25
 8005026:	b2db      	uxtb	r3, r3
 8005028:	f003 0307 	and.w	r3, r3, #7
 800502c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	689b      	ldr	r3, [r3, #8]
 8005034:	0f5b      	lsrs	r3, r3, #29
 8005036:	b2db      	uxtb	r3, r3
 8005038:	f003 0307 	and.w	r3, r3, #7
 800503c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800503e:	7bbb      	ldrb	r3, [r7, #14]
 8005040:	7b3a      	ldrb	r2, [r7, #12]
 8005042:	4911      	ldr	r1, [pc, #68]	@ (8005088 <UARTEx_SetNbDataToProcess+0x94>)
 8005044:	5c8a      	ldrb	r2, [r1, r2]
 8005046:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800504a:	7b3a      	ldrb	r2, [r7, #12]
 800504c:	490f      	ldr	r1, [pc, #60]	@ (800508c <UARTEx_SetNbDataToProcess+0x98>)
 800504e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005050:	fb93 f3f2 	sdiv	r3, r3, r2
 8005054:	b29a      	uxth	r2, r3
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800505c:	7bfb      	ldrb	r3, [r7, #15]
 800505e:	7b7a      	ldrb	r2, [r7, #13]
 8005060:	4909      	ldr	r1, [pc, #36]	@ (8005088 <UARTEx_SetNbDataToProcess+0x94>)
 8005062:	5c8a      	ldrb	r2, [r1, r2]
 8005064:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005068:	7b7a      	ldrb	r2, [r7, #13]
 800506a:	4908      	ldr	r1, [pc, #32]	@ (800508c <UARTEx_SetNbDataToProcess+0x98>)
 800506c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800506e:	fb93 f3f2 	sdiv	r3, r3, r2
 8005072:	b29a      	uxth	r2, r3
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800507a:	bf00      	nop
 800507c:	3714      	adds	r7, #20
 800507e:	46bd      	mov	sp, r7
 8005080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005084:	4770      	bx	lr
 8005086:	bf00      	nop
 8005088:	08005f68 	.word	0x08005f68
 800508c:	08005f70 	.word	0x08005f70

08005090 <arm_fir_init_f32>:
 8005090:	b538      	push	{r3, r4, r5, lr}
 8005092:	9d04      	ldr	r5, [sp, #16]
 8005094:	8001      	strh	r1, [r0, #0]
 8005096:	3d01      	subs	r5, #1
 8005098:	440d      	add	r5, r1
 800509a:	6082      	str	r2, [r0, #8]
 800509c:	4604      	mov	r4, r0
 800509e:	00aa      	lsls	r2, r5, #2
 80050a0:	4618      	mov	r0, r3
 80050a2:	2100      	movs	r1, #0
 80050a4:	f000 fc82 	bl	80059ac <memset>
 80050a8:	6060      	str	r0, [r4, #4]
 80050aa:	bd38      	pop	{r3, r4, r5, pc}

080050ac <arm_fir_f32>:
 80050ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050b0:	ed2d 8b10 	vpush	{d8-d15}
 80050b4:	b08b      	sub	sp, #44	@ 0x2c
 80050b6:	f8b0 c000 	ldrh.w	ip, [r0]
 80050ba:	9003      	str	r0, [sp, #12]
 80050bc:	e9d0 9401 	ldrd	r9, r4, [r0, #4]
 80050c0:	f10c 4080 	add.w	r0, ip, #1073741824	@ 0x40000000
 80050c4:	3801      	subs	r0, #1
 80050c6:	9304      	str	r3, [sp, #16]
 80050c8:	eb09 0580 	add.w	r5, r9, r0, lsl #2
 80050cc:	08db      	lsrs	r3, r3, #3
 80050ce:	9402      	str	r4, [sp, #8]
 80050d0:	9500      	str	r5, [sp, #0]
 80050d2:	9301      	str	r3, [sp, #4]
 80050d4:	f000 81f6 	beq.w	80054c4 <arm_fir_f32+0x418>
 80050d8:	469e      	mov	lr, r3
 80050da:	ea4f 03dc 	mov.w	r3, ip, lsr #3
 80050de:	4620      	mov	r0, r4
 80050e0:	015e      	lsls	r6, r3, #5
 80050e2:	eb04 1443 	add.w	r4, r4, r3, lsl #5
 80050e6:	3020      	adds	r0, #32
 80050e8:	9605      	str	r6, [sp, #20]
 80050ea:	9406      	str	r4, [sp, #24]
 80050ec:	f00c 0a07 	and.w	sl, ip, #7
 80050f0:	9007      	str	r0, [sp, #28]
 80050f2:	f109 0b1c 	add.w	fp, r9, #28
 80050f6:	f8cd 9024 	str.w	r9, [sp, #36]	@ 0x24
 80050fa:	e9dd 8905 	ldrd	r8, r9, [sp, #20]
 80050fe:	e9cd 1205 	strd	r1, r2, [sp, #20]
 8005102:	eb00 1743 	add.w	r7, r0, r3, lsl #5
 8005106:	4650      	mov	r0, sl
 8005108:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800510c:	f8cd c020 	str.w	ip, [sp, #32]
 8005110:	f101 0620 	add.w	r6, r1, #32
 8005114:	3520      	adds	r5, #32
 8005116:	f102 0420 	add.w	r4, r2, #32
 800511a:	469c      	mov	ip, r3
 800511c:	f856 3c20 	ldr.w	r3, [r6, #-32]
 8005120:	f845 3c20 	str.w	r3, [r5, #-32]
 8005124:	f856 3c1c 	ldr.w	r3, [r6, #-28]
 8005128:	f845 3c1c 	str.w	r3, [r5, #-28]
 800512c:	f856 3c18 	ldr.w	r3, [r6, #-24]
 8005130:	f845 3c18 	str.w	r3, [r5, #-24]
 8005134:	f856 3c14 	ldr.w	r3, [r6, #-20]
 8005138:	f845 3c14 	str.w	r3, [r5, #-20]
 800513c:	f856 3c10 	ldr.w	r3, [r6, #-16]
 8005140:	f845 3c10 	str.w	r3, [r5, #-16]
 8005144:	f856 3c0c 	ldr.w	r3, [r6, #-12]
 8005148:	f845 3c0c 	str.w	r3, [r5, #-12]
 800514c:	f856 3c08 	ldr.w	r3, [r6, #-8]
 8005150:	f845 3c08 	str.w	r3, [r5, #-8]
 8005154:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8005158:	f845 3c04 	str.w	r3, [r5, #-4]
 800515c:	ed1b 2a07 	vldr	s4, [fp, #-28]	@ 0xffffffe4
 8005160:	ed1b 1a06 	vldr	s2, [fp, #-24]	@ 0xffffffe8
 8005164:	ed5b 0a05 	vldr	s1, [fp, #-20]	@ 0xffffffec
 8005168:	ed1b 0a04 	vldr	s0, [fp, #-16]
 800516c:	ed1b 8a03 	vldr	s16, [fp, #-12]
 8005170:	ed5b 1a02 	vldr	s3, [fp, #-8]
 8005174:	ed5b 8a01 	vldr	s17, [fp, #-4]
 8005178:	eddf 6aa2 	vldr	s13, [pc, #648]	@ 8005404 <arm_fir_f32+0x358>
 800517c:	465a      	mov	r2, fp
 800517e:	f1bc 0f00 	cmp.w	ip, #0
 8005182:	f000 8207 	beq.w	8005594 <arm_fir_f32+0x4e8>
 8005186:	f10b 0120 	add.w	r1, fp, #32
 800518a:	eef0 ba66 	vmov.f32	s23, s13
 800518e:	eeb0 6a66 	vmov.f32	s12, s13
 8005192:	eeb0 9a66 	vmov.f32	s18, s13
 8005196:	eef0 9a66 	vmov.f32	s19, s13
 800519a:	eeb0 aa66 	vmov.f32	s20, s13
 800519e:	eef0 aa66 	vmov.f32	s21, s13
 80051a2:	eeb0 ba66 	vmov.f32	s22, s13
 80051a6:	460a      	mov	r2, r1
 80051a8:	4653      	mov	r3, sl
 80051aa:	ed13 7a08 	vldr	s14, [r3, #-32]	@ 0xffffffe0
 80051ae:	ed52 4a08 	vldr	s9, [r2, #-32]	@ 0xffffffe0
 80051b2:	ed53 ea07 	vldr	s29, [r3, #-28]	@ 0xffffffe4
 80051b6:	ed13 ea06 	vldr	s28, [r3, #-24]	@ 0xffffffe8
 80051ba:	ed53 da05 	vldr	s27, [r3, #-20]	@ 0xffffffec
 80051be:	ed53 ca04 	vldr	s25, [r3, #-16]
 80051c2:	ed53 2a03 	vldr	s5, [r3, #-12]
 80051c6:	ed13 4a02 	vldr	s8, [r3, #-8]
 80051ca:	ed13 5a01 	vldr	s10, [r3, #-4]
 80051ce:	ee67 fa02 	vmul.f32	s31, s14, s4
 80051d2:	ee27 da01 	vmul.f32	s26, s14, s2
 80051d6:	ed12 2a07 	vldr	s4, [r2, #-28]	@ 0xffffffe4
 80051da:	ee27 ca20 	vmul.f32	s24, s14, s1
 80051de:	ee27 3a00 	vmul.f32	s6, s14, s0
 80051e2:	ee67 3a08 	vmul.f32	s7, s14, s16
 80051e6:	ee67 5a21 	vmul.f32	s11, s14, s3
 80051ea:	ee27 fa28 	vmul.f32	s30, s14, s17
 80051ee:	ee67 7a24 	vmul.f32	s15, s14, s9
 80051f2:	ee3f ba8b 	vadd.f32	s22, s31, s22
 80051f6:	ee7d aa2a 	vadd.f32	s21, s26, s21
 80051fa:	ee6e fa81 	vmul.f32	s31, s29, s2
 80051fe:	ee2e daa0 	vmul.f32	s26, s29, s1
 8005202:	ed12 1a06 	vldr	s2, [r2, #-24]	@ 0xffffffe8
 8005206:	ee3c aa0a 	vadd.f32	s20, s24, s20
 800520a:	ee73 9a29 	vadd.f32	s19, s6, s19
 800520e:	ee2e ca80 	vmul.f32	s24, s29, s0
 8005212:	ee2e 3a88 	vmul.f32	s6, s29, s16
 8005216:	ee33 9a89 	vadd.f32	s18, s7, s18
 800521a:	ee35 6a86 	vadd.f32	s12, s11, s12
 800521e:	ee6e 3aa1 	vmul.f32	s7, s29, s3
 8005222:	ee6e 5aa8 	vmul.f32	s11, s29, s17
 8005226:	ee7f ba2b 	vadd.f32	s23, s30, s23
 800522a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800522e:	ee24 faae 	vmul.f32	s30, s9, s29
 8005232:	ee6e ea82 	vmul.f32	s29, s29, s4
 8005236:	ee2e 7a20 	vmul.f32	s14, s28, s1
 800523a:	ee3f ba8b 	vadd.f32	s22, s31, s22
 800523e:	ed52 0a05 	vldr	s1, [r2, #-20]	@ 0xffffffec
 8005242:	ee7d aa2a 	vadd.f32	s21, s26, s21
 8005246:	ee3c aa0a 	vadd.f32	s20, s24, s20
 800524a:	ee2e da00 	vmul.f32	s26, s28, s0
 800524e:	ee2e ca08 	vmul.f32	s24, s28, s16
 8005252:	ee73 9a29 	vadd.f32	s19, s6, s19
 8005256:	ee33 9a89 	vadd.f32	s18, s7, s18
 800525a:	ee2e 3a21 	vmul.f32	s6, s28, s3
 800525e:	ee6e 3a28 	vmul.f32	s7, s28, s17
 8005262:	ee35 6a86 	vadd.f32	s12, s11, s12
 8005266:	ee7f ba2b 	vadd.f32	s23, s30, s23
 800526a:	ee64 5a8e 	vmul.f32	s11, s9, s28
 800526e:	ee22 fa0e 	vmul.f32	s30, s4, s28
 8005272:	ee7e 7aa7 	vadd.f32	s15, s29, s15
 8005276:	ee2e ea01 	vmul.f32	s28, s28, s2
 800527a:	ee6d 6a80 	vmul.f32	s13, s27, s0
 800527e:	ee7d aa2a 	vadd.f32	s21, s26, s21
 8005282:	ed12 0a04 	vldr	s0, [r2, #-16]
 8005286:	ee2d da88 	vmul.f32	s26, s27, s16
 800528a:	ee37 ba0b 	vadd.f32	s22, s14, s22
 800528e:	ee3c aa0a 	vadd.f32	s20, s24, s20
 8005292:	ee73 9a29 	vadd.f32	s19, s6, s19
 8005296:	ee2d caa1 	vmul.f32	s24, s27, s3
 800529a:	ee2d 3aa8 	vmul.f32	s6, s27, s17
 800529e:	ee33 9a89 	vadd.f32	s18, s7, s18
 80052a2:	ee35 6a86 	vadd.f32	s12, s11, s12
 80052a6:	ee64 3aad 	vmul.f32	s7, s9, s27
 80052aa:	ee62 5a2d 	vmul.f32	s11, s4, s27
 80052ae:	ee7f ba2b 	vadd.f32	s23, s30, s23
 80052b2:	ee7e 7a27 	vadd.f32	s15, s28, s15
 80052b6:	ee21 fa2d 	vmul.f32	s30, s2, s27
 80052ba:	ee6d daa0 	vmul.f32	s27, s27, s1
 80052be:	ee6c fa88 	vmul.f32	s31, s25, s16
 80052c2:	ee36 ba8b 	vadd.f32	s22, s13, s22
 80052c6:	ed12 8a03 	vldr	s16, [r2, #-12]
 80052ca:	ee3d da2a 	vadd.f32	s26, s26, s21
 80052ce:	ee3c aa0a 	vadd.f32	s20, s24, s20
 80052d2:	ee6c aaa1 	vmul.f32	s21, s25, s3
 80052d6:	ee2c caa8 	vmul.f32	s24, s25, s17
 80052da:	ee73 9a29 	vadd.f32	s19, s6, s19
 80052de:	ee33 9a89 	vadd.f32	s18, s7, s18
 80052e2:	ee24 3aac 	vmul.f32	s6, s9, s25
 80052e6:	ee62 3a2c 	vmul.f32	s7, s4, s25
 80052ea:	ee35 6a86 	vadd.f32	s12, s11, s12
 80052ee:	ee7f ba2b 	vadd.f32	s23, s30, s23
 80052f2:	ee61 5a2c 	vmul.f32	s11, s2, s25
 80052f6:	ee20 faac 	vmul.f32	s30, s1, s25
 80052fa:	ee7d 7aa7 	vadd.f32	s15, s27, s15
 80052fe:	ee6c ca80 	vmul.f32	s25, s25, s0
 8005302:	ee62 eaa1 	vmul.f32	s29, s5, s3
 8005306:	ee3a da8d 	vadd.f32	s26, s21, s26
 800530a:	ed52 1a02 	vldr	s3, [r2, #-8]
 800530e:	ee62 aaa8 	vmul.f32	s21, s5, s17
 8005312:	ee3f ba8b 	vadd.f32	s22, s31, s22
 8005316:	ee3c aa0a 	vadd.f32	s20, s24, s20
 800531a:	ee73 9a29 	vadd.f32	s19, s6, s19
 800531e:	ee24 caa2 	vmul.f32	s24, s9, s5
 8005322:	ee22 3a22 	vmul.f32	s6, s4, s5
 8005326:	ee33 9a89 	vadd.f32	s18, s7, s18
 800532a:	ee35 6a86 	vadd.f32	s12, s11, s12
 800532e:	ee61 3a22 	vmul.f32	s7, s2, s5
 8005332:	ee60 5aa2 	vmul.f32	s11, s1, s5
 8005336:	ee7f ba2b 	vadd.f32	s23, s30, s23
 800533a:	ee7c 7aa7 	vadd.f32	s15, s25, s15
 800533e:	ee20 fa22 	vmul.f32	s30, s0, s5
 8005342:	ee62 2a88 	vmul.f32	s5, s5, s16
 8005346:	ee7e fa8b 	vadd.f32	s31, s29, s22
 800534a:	ee72 7aa7 	vadd.f32	s15, s5, s15
 800534e:	ee24 ba28 	vmul.f32	s22, s8, s17
 8005352:	ee7a aa8d 	vadd.f32	s21, s21, s26
 8005356:	ee3c aa0a 	vadd.f32	s20, s24, s20
 800535a:	ee24 da84 	vmul.f32	s26, s9, s8
 800535e:	ee22 ca04 	vmul.f32	s24, s4, s8
 8005362:	ee73 9a29 	vadd.f32	s19, s6, s19
 8005366:	ee33 9a89 	vadd.f32	s18, s7, s18
 800536a:	ee21 3a04 	vmul.f32	s6, s2, s8
 800536e:	ee60 3a84 	vmul.f32	s7, s1, s8
 8005372:	ee35 6a86 	vadd.f32	s12, s11, s12
 8005376:	ee7f ba2b 	vadd.f32	s23, s30, s23
 800537a:	ee60 5a04 	vmul.f32	s11, s0, s8
 800537e:	ee28 7a04 	vmul.f32	s14, s16, s8
 8005382:	ee64 6a21 	vmul.f32	s13, s8, s3
 8005386:	ed52 8a01 	vldr	s17, [r2, #-4]
 800538a:	ee73 9a29 	vadd.f32	s19, s6, s19
 800538e:	ee33 9a89 	vadd.f32	s18, s7, s18
 8005392:	ee35 6a86 	vadd.f32	s12, s11, s12
 8005396:	ee37 7a2b 	vadd.f32	s14, s14, s23
 800539a:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800539e:	ee3b ba2f 	vadd.f32	s22, s22, s31
 80053a2:	ee64 4a85 	vmul.f32	s9, s9, s10
 80053a6:	ee7d aa2a 	vadd.f32	s21, s26, s21
 80053aa:	ee22 4a05 	vmul.f32	s8, s4, s10
 80053ae:	ee3c aa0a 	vadd.f32	s20, s24, s20
 80053b2:	ee61 2a05 	vmul.f32	s5, s2, s10
 80053b6:	ee20 3a85 	vmul.f32	s6, s1, s10
 80053ba:	ee60 3a05 	vmul.f32	s7, s0, s10
 80053be:	ee68 5a05 	vmul.f32	s11, s16, s10
 80053c2:	ee61 ba85 	vmul.f32	s23, s3, s10
 80053c6:	ee65 7a28 	vmul.f32	s15, s10, s17
 80053ca:	3320      	adds	r3, #32
 80053cc:	429f      	cmp	r7, r3
 80053ce:	ee34 ba8b 	vadd.f32	s22, s9, s22
 80053d2:	ee74 aa2a 	vadd.f32	s21, s8, s21
 80053d6:	ee32 aa8a 	vadd.f32	s20, s5, s20
 80053da:	ee73 9a29 	vadd.f32	s19, s6, s19
 80053de:	ee33 9a89 	vadd.f32	s18, s7, s18
 80053e2:	ee35 6a86 	vadd.f32	s12, s11, s12
 80053e6:	ee7b ba87 	vadd.f32	s23, s23, s14
 80053ea:	ee77 6aa6 	vadd.f32	s13, s15, s13
 80053ee:	f102 0220 	add.w	r2, r2, #32
 80053f2:	f47f aeda 	bne.w	80051aa <arm_fir_f32+0xfe>
 80053f6:	eb0b 0208 	add.w	r2, fp, r8
 80053fa:	46cb      	mov	fp, r9
 80053fc:	b3c0      	cbz	r0, 8005470 <arm_fir_f32+0x3c4>
 80053fe:	4603      	mov	r3, r0
 8005400:	e004      	b.n	800540c <arm_fir_f32+0x360>
 8005402:	bf00      	nop
 8005404:	00000000 	.word	0x00000000
 8005408:	eef0 8a65 	vmov.f32	s17, s11
 800540c:	ecfb 7a01 	vldmia	fp!, {s15}
 8005410:	ecf2 5a01 	vldmia	r2!, {s11}
 8005414:	ee27 2a82 	vmul.f32	s4, s15, s4
 8005418:	ee67 2a81 	vmul.f32	s5, s15, s2
 800541c:	ee27 3aa0 	vmul.f32	s6, s15, s1
 8005420:	ee67 3a80 	vmul.f32	s7, s15, s0
 8005424:	ee27 4a88 	vmul.f32	s8, s15, s16
 8005428:	ee67 4aa1 	vmul.f32	s9, s15, s3
 800542c:	ee28 5aa7 	vmul.f32	s10, s17, s15
 8005430:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8005434:	3b01      	subs	r3, #1
 8005436:	ee3b ba02 	vadd.f32	s22, s22, s4
 800543a:	ee7a aaa2 	vadd.f32	s21, s21, s5
 800543e:	eeb0 2a41 	vmov.f32	s4, s2
 8005442:	ee3a aa03 	vadd.f32	s20, s20, s6
 8005446:	eeb0 1a60 	vmov.f32	s2, s1
 800544a:	ee79 9aa3 	vadd.f32	s19, s19, s7
 800544e:	eef0 0a40 	vmov.f32	s1, s0
 8005452:	ee39 9a04 	vadd.f32	s18, s18, s8
 8005456:	eeb0 0a48 	vmov.f32	s0, s16
 800545a:	ee36 6a24 	vadd.f32	s12, s12, s9
 800545e:	eeb0 8a61 	vmov.f32	s16, s3
 8005462:	ee7b ba85 	vadd.f32	s23, s23, s10
 8005466:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800546a:	eef0 1a68 	vmov.f32	s3, s17
 800546e:	d1cb      	bne.n	8005408 <arm_fir_f32+0x35c>
 8005470:	f1be 0e01 	subs.w	lr, lr, #1
 8005474:	ed04 ba08 	vstr	s22, [r4, #-32]	@ 0xffffffe0
 8005478:	ed44 aa07 	vstr	s21, [r4, #-28]	@ 0xffffffe4
 800547c:	ed04 aa06 	vstr	s20, [r4, #-24]	@ 0xffffffe8
 8005480:	ed44 9a05 	vstr	s19, [r4, #-20]	@ 0xffffffec
 8005484:	ed04 9a04 	vstr	s18, [r4, #-16]
 8005488:	ed04 6a03 	vstr	s12, [r4, #-12]
 800548c:	ed44 ba02 	vstr	s23, [r4, #-8]
 8005490:	ed44 6a01 	vstr	s13, [r4, #-4]
 8005494:	f106 0620 	add.w	r6, r6, #32
 8005498:	f105 0520 	add.w	r5, r5, #32
 800549c:	f104 0420 	add.w	r4, r4, #32
 80054a0:	468b      	mov	fp, r1
 80054a2:	f47f ae3b 	bne.w	800511c <arm_fir_f32+0x70>
 80054a6:	e9dd 1205 	ldrd	r1, r2, [sp, #20]
 80054aa:	e9dd c908 	ldrd	ip, r9, [sp, #32]
 80054ae:	9b01      	ldr	r3, [sp, #4]
 80054b0:	9800      	ldr	r0, [sp, #0]
 80054b2:	eb01 1143 	add.w	r1, r1, r3, lsl #5
 80054b6:	eb02 1243 	add.w	r2, r2, r3, lsl #5
 80054ba:	eb09 1943 	add.w	r9, r9, r3, lsl #5
 80054be:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 80054c2:	9300      	str	r3, [sp, #0]
 80054c4:	9b04      	ldr	r3, [sp, #16]
 80054c6:	f013 0607 	ands.w	r6, r3, #7
 80054ca:	d026      	beq.n	800551a <arm_fir_f32+0x46e>
 80054cc:	ea4f 0e86 	mov.w	lr, r6, lsl #2
 80054d0:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 80054d4:	4633      	mov	r3, r6
 80054d6:	9f00      	ldr	r7, [sp, #0]
 80054d8:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80054dc:	4666      	mov	r6, ip
 80054de:	464d      	mov	r5, r9
 80054e0:	469c      	mov	ip, r3
 80054e2:	f851 3b04 	ldr.w	r3, [r1], #4
 80054e6:	f847 3b04 	str.w	r3, [r7], #4
 80054ea:	ed1f 7a3a 	vldr	s14, [pc, #-232]	@ 8005404 <arm_fir_f32+0x358>
 80054ee:	b166      	cbz	r6, 800550a <arm_fir_f32+0x45e>
 80054f0:	4633      	mov	r3, r6
 80054f2:	4644      	mov	r4, r8
 80054f4:	4628      	mov	r0, r5
 80054f6:	ecf0 7a01 	vldmia	r0!, {s15}
 80054fa:	ecf4 6a01 	vldmia	r4!, {s13}
 80054fe:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8005502:	3b01      	subs	r3, #1
 8005504:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005508:	d1f5      	bne.n	80054f6 <arm_fir_f32+0x44a>
 800550a:	4561      	cmp	r1, ip
 800550c:	eca2 7a01 	vstmia	r2!, {s14}
 8005510:	f105 0504 	add.w	r5, r5, #4
 8005514:	d1e5      	bne.n	80054e2 <arm_fir_f32+0x436>
 8005516:	46b4      	mov	ip, r6
 8005518:	44f1      	add	r9, lr
 800551a:	9b03      	ldr	r3, [sp, #12]
 800551c:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 8005520:	ea5f 059c 	movs.w	r5, ip, lsr #2
 8005524:	685c      	ldr	r4, [r3, #4]
 8005526:	d01e      	beq.n	8005566 <arm_fir_f32+0x4ba>
 8005528:	f109 0210 	add.w	r2, r9, #16
 800552c:	f104 0310 	add.w	r3, r4, #16
 8005530:	4629      	mov	r1, r5
 8005532:	f852 0c10 	ldr.w	r0, [r2, #-16]
 8005536:	f843 0c10 	str.w	r0, [r3, #-16]
 800553a:	f852 0c0c 	ldr.w	r0, [r2, #-12]
 800553e:	f843 0c0c 	str.w	r0, [r3, #-12]
 8005542:	f852 0c08 	ldr.w	r0, [r2, #-8]
 8005546:	f843 0c08 	str.w	r0, [r3, #-8]
 800554a:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800554e:	f843 0c04 	str.w	r0, [r3, #-4]
 8005552:	3901      	subs	r1, #1
 8005554:	f102 0210 	add.w	r2, r2, #16
 8005558:	f103 0310 	add.w	r3, r3, #16
 800555c:	d1e9      	bne.n	8005532 <arm_fir_f32+0x486>
 800555e:	eb09 1905 	add.w	r9, r9, r5, lsl #4
 8005562:	eb04 1405 	add.w	r4, r4, r5, lsl #4
 8005566:	f01c 0c03 	ands.w	ip, ip, #3
 800556a:	d00e      	beq.n	800558a <arm_fir_f32+0x4de>
 800556c:	f8d9 3000 	ldr.w	r3, [r9]
 8005570:	6023      	str	r3, [r4, #0]
 8005572:	f1bc 0c01 	subs.w	ip, ip, #1
 8005576:	d008      	beq.n	800558a <arm_fir_f32+0x4de>
 8005578:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800557c:	6063      	str	r3, [r4, #4]
 800557e:	f1bc 0f01 	cmp.w	ip, #1
 8005582:	bf1c      	itt	ne
 8005584:	f8d9 3008 	ldrne.w	r3, [r9, #8]
 8005588:	60a3      	strne	r3, [r4, #8]
 800558a:	b00b      	add	sp, #44	@ 0x2c
 800558c:	ecbd 8b10 	vpop	{d8-d15}
 8005590:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005594:	f8dd b008 	ldr.w	fp, [sp, #8]
 8005598:	eef0 ba66 	vmov.f32	s23, s13
 800559c:	eeb0 6a66 	vmov.f32	s12, s13
 80055a0:	eeb0 9a66 	vmov.f32	s18, s13
 80055a4:	eef0 9a66 	vmov.f32	s19, s13
 80055a8:	eeb0 aa66 	vmov.f32	s20, s13
 80055ac:	eef0 aa66 	vmov.f32	s21, s13
 80055b0:	eeb0 ba66 	vmov.f32	s22, s13
 80055b4:	f102 0120 	add.w	r1, r2, #32
 80055b8:	e720      	b.n	80053fc <arm_fir_f32+0x350>
 80055ba:	bf00      	nop

080055bc <std>:
 80055bc:	2300      	movs	r3, #0
 80055be:	b510      	push	{r4, lr}
 80055c0:	4604      	mov	r4, r0
 80055c2:	e9c0 3300 	strd	r3, r3, [r0]
 80055c6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80055ca:	6083      	str	r3, [r0, #8]
 80055cc:	8181      	strh	r1, [r0, #12]
 80055ce:	6643      	str	r3, [r0, #100]	@ 0x64
 80055d0:	81c2      	strh	r2, [r0, #14]
 80055d2:	6183      	str	r3, [r0, #24]
 80055d4:	4619      	mov	r1, r3
 80055d6:	2208      	movs	r2, #8
 80055d8:	305c      	adds	r0, #92	@ 0x5c
 80055da:	f000 f9e7 	bl	80059ac <memset>
 80055de:	4b0d      	ldr	r3, [pc, #52]	@ (8005614 <std+0x58>)
 80055e0:	6263      	str	r3, [r4, #36]	@ 0x24
 80055e2:	4b0d      	ldr	r3, [pc, #52]	@ (8005618 <std+0x5c>)
 80055e4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80055e6:	4b0d      	ldr	r3, [pc, #52]	@ (800561c <std+0x60>)
 80055e8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80055ea:	4b0d      	ldr	r3, [pc, #52]	@ (8005620 <std+0x64>)
 80055ec:	6323      	str	r3, [r4, #48]	@ 0x30
 80055ee:	4b0d      	ldr	r3, [pc, #52]	@ (8005624 <std+0x68>)
 80055f0:	6224      	str	r4, [r4, #32]
 80055f2:	429c      	cmp	r4, r3
 80055f4:	d006      	beq.n	8005604 <std+0x48>
 80055f6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80055fa:	4294      	cmp	r4, r2
 80055fc:	d002      	beq.n	8005604 <std+0x48>
 80055fe:	33d0      	adds	r3, #208	@ 0xd0
 8005600:	429c      	cmp	r4, r3
 8005602:	d105      	bne.n	8005610 <std+0x54>
 8005604:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005608:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800560c:	f000 ba46 	b.w	8005a9c <__retarget_lock_init_recursive>
 8005610:	bd10      	pop	{r4, pc}
 8005612:	bf00      	nop
 8005614:	080057fd 	.word	0x080057fd
 8005618:	0800581f 	.word	0x0800581f
 800561c:	08005857 	.word	0x08005857
 8005620:	0800587b 	.word	0x0800587b
 8005624:	20000438 	.word	0x20000438

08005628 <stdio_exit_handler>:
 8005628:	4a02      	ldr	r2, [pc, #8]	@ (8005634 <stdio_exit_handler+0xc>)
 800562a:	4903      	ldr	r1, [pc, #12]	@ (8005638 <stdio_exit_handler+0x10>)
 800562c:	4803      	ldr	r0, [pc, #12]	@ (800563c <stdio_exit_handler+0x14>)
 800562e:	f000 b869 	b.w	8005704 <_fwalk_sglue>
 8005632:	bf00      	nop
 8005634:	200000f8 	.word	0x200000f8
 8005638:	08005d9d 	.word	0x08005d9d
 800563c:	20000108 	.word	0x20000108

08005640 <cleanup_stdio>:
 8005640:	6841      	ldr	r1, [r0, #4]
 8005642:	4b0c      	ldr	r3, [pc, #48]	@ (8005674 <cleanup_stdio+0x34>)
 8005644:	4299      	cmp	r1, r3
 8005646:	b510      	push	{r4, lr}
 8005648:	4604      	mov	r4, r0
 800564a:	d001      	beq.n	8005650 <cleanup_stdio+0x10>
 800564c:	f000 fba6 	bl	8005d9c <_fflush_r>
 8005650:	68a1      	ldr	r1, [r4, #8]
 8005652:	4b09      	ldr	r3, [pc, #36]	@ (8005678 <cleanup_stdio+0x38>)
 8005654:	4299      	cmp	r1, r3
 8005656:	d002      	beq.n	800565e <cleanup_stdio+0x1e>
 8005658:	4620      	mov	r0, r4
 800565a:	f000 fb9f 	bl	8005d9c <_fflush_r>
 800565e:	68e1      	ldr	r1, [r4, #12]
 8005660:	4b06      	ldr	r3, [pc, #24]	@ (800567c <cleanup_stdio+0x3c>)
 8005662:	4299      	cmp	r1, r3
 8005664:	d004      	beq.n	8005670 <cleanup_stdio+0x30>
 8005666:	4620      	mov	r0, r4
 8005668:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800566c:	f000 bb96 	b.w	8005d9c <_fflush_r>
 8005670:	bd10      	pop	{r4, pc}
 8005672:	bf00      	nop
 8005674:	20000438 	.word	0x20000438
 8005678:	200004a0 	.word	0x200004a0
 800567c:	20000508 	.word	0x20000508

08005680 <global_stdio_init.part.0>:
 8005680:	b510      	push	{r4, lr}
 8005682:	4b0b      	ldr	r3, [pc, #44]	@ (80056b0 <global_stdio_init.part.0+0x30>)
 8005684:	4c0b      	ldr	r4, [pc, #44]	@ (80056b4 <global_stdio_init.part.0+0x34>)
 8005686:	4a0c      	ldr	r2, [pc, #48]	@ (80056b8 <global_stdio_init.part.0+0x38>)
 8005688:	601a      	str	r2, [r3, #0]
 800568a:	4620      	mov	r0, r4
 800568c:	2200      	movs	r2, #0
 800568e:	2104      	movs	r1, #4
 8005690:	f7ff ff94 	bl	80055bc <std>
 8005694:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005698:	2201      	movs	r2, #1
 800569a:	2109      	movs	r1, #9
 800569c:	f7ff ff8e 	bl	80055bc <std>
 80056a0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80056a4:	2202      	movs	r2, #2
 80056a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80056aa:	2112      	movs	r1, #18
 80056ac:	f7ff bf86 	b.w	80055bc <std>
 80056b0:	20000570 	.word	0x20000570
 80056b4:	20000438 	.word	0x20000438
 80056b8:	08005629 	.word	0x08005629

080056bc <__sfp_lock_acquire>:
 80056bc:	4801      	ldr	r0, [pc, #4]	@ (80056c4 <__sfp_lock_acquire+0x8>)
 80056be:	f000 b9ee 	b.w	8005a9e <__retarget_lock_acquire_recursive>
 80056c2:	bf00      	nop
 80056c4:	20000579 	.word	0x20000579

080056c8 <__sfp_lock_release>:
 80056c8:	4801      	ldr	r0, [pc, #4]	@ (80056d0 <__sfp_lock_release+0x8>)
 80056ca:	f000 b9e9 	b.w	8005aa0 <__retarget_lock_release_recursive>
 80056ce:	bf00      	nop
 80056d0:	20000579 	.word	0x20000579

080056d4 <__sinit>:
 80056d4:	b510      	push	{r4, lr}
 80056d6:	4604      	mov	r4, r0
 80056d8:	f7ff fff0 	bl	80056bc <__sfp_lock_acquire>
 80056dc:	6a23      	ldr	r3, [r4, #32]
 80056de:	b11b      	cbz	r3, 80056e8 <__sinit+0x14>
 80056e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80056e4:	f7ff bff0 	b.w	80056c8 <__sfp_lock_release>
 80056e8:	4b04      	ldr	r3, [pc, #16]	@ (80056fc <__sinit+0x28>)
 80056ea:	6223      	str	r3, [r4, #32]
 80056ec:	4b04      	ldr	r3, [pc, #16]	@ (8005700 <__sinit+0x2c>)
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d1f5      	bne.n	80056e0 <__sinit+0xc>
 80056f4:	f7ff ffc4 	bl	8005680 <global_stdio_init.part.0>
 80056f8:	e7f2      	b.n	80056e0 <__sinit+0xc>
 80056fa:	bf00      	nop
 80056fc:	08005641 	.word	0x08005641
 8005700:	20000570 	.word	0x20000570

08005704 <_fwalk_sglue>:
 8005704:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005708:	4607      	mov	r7, r0
 800570a:	4688      	mov	r8, r1
 800570c:	4614      	mov	r4, r2
 800570e:	2600      	movs	r6, #0
 8005710:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005714:	f1b9 0901 	subs.w	r9, r9, #1
 8005718:	d505      	bpl.n	8005726 <_fwalk_sglue+0x22>
 800571a:	6824      	ldr	r4, [r4, #0]
 800571c:	2c00      	cmp	r4, #0
 800571e:	d1f7      	bne.n	8005710 <_fwalk_sglue+0xc>
 8005720:	4630      	mov	r0, r6
 8005722:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005726:	89ab      	ldrh	r3, [r5, #12]
 8005728:	2b01      	cmp	r3, #1
 800572a:	d907      	bls.n	800573c <_fwalk_sglue+0x38>
 800572c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005730:	3301      	adds	r3, #1
 8005732:	d003      	beq.n	800573c <_fwalk_sglue+0x38>
 8005734:	4629      	mov	r1, r5
 8005736:	4638      	mov	r0, r7
 8005738:	47c0      	blx	r8
 800573a:	4306      	orrs	r6, r0
 800573c:	3568      	adds	r5, #104	@ 0x68
 800573e:	e7e9      	b.n	8005714 <_fwalk_sglue+0x10>

08005740 <_puts_r>:
 8005740:	6a03      	ldr	r3, [r0, #32]
 8005742:	b570      	push	{r4, r5, r6, lr}
 8005744:	6884      	ldr	r4, [r0, #8]
 8005746:	4605      	mov	r5, r0
 8005748:	460e      	mov	r6, r1
 800574a:	b90b      	cbnz	r3, 8005750 <_puts_r+0x10>
 800574c:	f7ff ffc2 	bl	80056d4 <__sinit>
 8005750:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005752:	07db      	lsls	r3, r3, #31
 8005754:	d405      	bmi.n	8005762 <_puts_r+0x22>
 8005756:	89a3      	ldrh	r3, [r4, #12]
 8005758:	0598      	lsls	r0, r3, #22
 800575a:	d402      	bmi.n	8005762 <_puts_r+0x22>
 800575c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800575e:	f000 f99e 	bl	8005a9e <__retarget_lock_acquire_recursive>
 8005762:	89a3      	ldrh	r3, [r4, #12]
 8005764:	0719      	lsls	r1, r3, #28
 8005766:	d502      	bpl.n	800576e <_puts_r+0x2e>
 8005768:	6923      	ldr	r3, [r4, #16]
 800576a:	2b00      	cmp	r3, #0
 800576c:	d135      	bne.n	80057da <_puts_r+0x9a>
 800576e:	4621      	mov	r1, r4
 8005770:	4628      	mov	r0, r5
 8005772:	f000 f8c5 	bl	8005900 <__swsetup_r>
 8005776:	b380      	cbz	r0, 80057da <_puts_r+0x9a>
 8005778:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800577c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800577e:	07da      	lsls	r2, r3, #31
 8005780:	d405      	bmi.n	800578e <_puts_r+0x4e>
 8005782:	89a3      	ldrh	r3, [r4, #12]
 8005784:	059b      	lsls	r3, r3, #22
 8005786:	d402      	bmi.n	800578e <_puts_r+0x4e>
 8005788:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800578a:	f000 f989 	bl	8005aa0 <__retarget_lock_release_recursive>
 800578e:	4628      	mov	r0, r5
 8005790:	bd70      	pop	{r4, r5, r6, pc}
 8005792:	2b00      	cmp	r3, #0
 8005794:	da04      	bge.n	80057a0 <_puts_r+0x60>
 8005796:	69a2      	ldr	r2, [r4, #24]
 8005798:	429a      	cmp	r2, r3
 800579a:	dc17      	bgt.n	80057cc <_puts_r+0x8c>
 800579c:	290a      	cmp	r1, #10
 800579e:	d015      	beq.n	80057cc <_puts_r+0x8c>
 80057a0:	6823      	ldr	r3, [r4, #0]
 80057a2:	1c5a      	adds	r2, r3, #1
 80057a4:	6022      	str	r2, [r4, #0]
 80057a6:	7019      	strb	r1, [r3, #0]
 80057a8:	68a3      	ldr	r3, [r4, #8]
 80057aa:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80057ae:	3b01      	subs	r3, #1
 80057b0:	60a3      	str	r3, [r4, #8]
 80057b2:	2900      	cmp	r1, #0
 80057b4:	d1ed      	bne.n	8005792 <_puts_r+0x52>
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	da11      	bge.n	80057de <_puts_r+0x9e>
 80057ba:	4622      	mov	r2, r4
 80057bc:	210a      	movs	r1, #10
 80057be:	4628      	mov	r0, r5
 80057c0:	f000 f85f 	bl	8005882 <__swbuf_r>
 80057c4:	3001      	adds	r0, #1
 80057c6:	d0d7      	beq.n	8005778 <_puts_r+0x38>
 80057c8:	250a      	movs	r5, #10
 80057ca:	e7d7      	b.n	800577c <_puts_r+0x3c>
 80057cc:	4622      	mov	r2, r4
 80057ce:	4628      	mov	r0, r5
 80057d0:	f000 f857 	bl	8005882 <__swbuf_r>
 80057d4:	3001      	adds	r0, #1
 80057d6:	d1e7      	bne.n	80057a8 <_puts_r+0x68>
 80057d8:	e7ce      	b.n	8005778 <_puts_r+0x38>
 80057da:	3e01      	subs	r6, #1
 80057dc:	e7e4      	b.n	80057a8 <_puts_r+0x68>
 80057de:	6823      	ldr	r3, [r4, #0]
 80057e0:	1c5a      	adds	r2, r3, #1
 80057e2:	6022      	str	r2, [r4, #0]
 80057e4:	220a      	movs	r2, #10
 80057e6:	701a      	strb	r2, [r3, #0]
 80057e8:	e7ee      	b.n	80057c8 <_puts_r+0x88>
	...

080057ec <puts>:
 80057ec:	4b02      	ldr	r3, [pc, #8]	@ (80057f8 <puts+0xc>)
 80057ee:	4601      	mov	r1, r0
 80057f0:	6818      	ldr	r0, [r3, #0]
 80057f2:	f7ff bfa5 	b.w	8005740 <_puts_r>
 80057f6:	bf00      	nop
 80057f8:	20000104 	.word	0x20000104

080057fc <__sread>:
 80057fc:	b510      	push	{r4, lr}
 80057fe:	460c      	mov	r4, r1
 8005800:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005804:	f000 f8fc 	bl	8005a00 <_read_r>
 8005808:	2800      	cmp	r0, #0
 800580a:	bfab      	itete	ge
 800580c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800580e:	89a3      	ldrhlt	r3, [r4, #12]
 8005810:	181b      	addge	r3, r3, r0
 8005812:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005816:	bfac      	ite	ge
 8005818:	6563      	strge	r3, [r4, #84]	@ 0x54
 800581a:	81a3      	strhlt	r3, [r4, #12]
 800581c:	bd10      	pop	{r4, pc}

0800581e <__swrite>:
 800581e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005822:	461f      	mov	r7, r3
 8005824:	898b      	ldrh	r3, [r1, #12]
 8005826:	05db      	lsls	r3, r3, #23
 8005828:	4605      	mov	r5, r0
 800582a:	460c      	mov	r4, r1
 800582c:	4616      	mov	r6, r2
 800582e:	d505      	bpl.n	800583c <__swrite+0x1e>
 8005830:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005834:	2302      	movs	r3, #2
 8005836:	2200      	movs	r2, #0
 8005838:	f000 f8d0 	bl	80059dc <_lseek_r>
 800583c:	89a3      	ldrh	r3, [r4, #12]
 800583e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005842:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005846:	81a3      	strh	r3, [r4, #12]
 8005848:	4632      	mov	r2, r6
 800584a:	463b      	mov	r3, r7
 800584c:	4628      	mov	r0, r5
 800584e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005852:	f000 b8e7 	b.w	8005a24 <_write_r>

08005856 <__sseek>:
 8005856:	b510      	push	{r4, lr}
 8005858:	460c      	mov	r4, r1
 800585a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800585e:	f000 f8bd 	bl	80059dc <_lseek_r>
 8005862:	1c43      	adds	r3, r0, #1
 8005864:	89a3      	ldrh	r3, [r4, #12]
 8005866:	bf15      	itete	ne
 8005868:	6560      	strne	r0, [r4, #84]	@ 0x54
 800586a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800586e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005872:	81a3      	strheq	r3, [r4, #12]
 8005874:	bf18      	it	ne
 8005876:	81a3      	strhne	r3, [r4, #12]
 8005878:	bd10      	pop	{r4, pc}

0800587a <__sclose>:
 800587a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800587e:	f000 b89d 	b.w	80059bc <_close_r>

08005882 <__swbuf_r>:
 8005882:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005884:	460e      	mov	r6, r1
 8005886:	4614      	mov	r4, r2
 8005888:	4605      	mov	r5, r0
 800588a:	b118      	cbz	r0, 8005894 <__swbuf_r+0x12>
 800588c:	6a03      	ldr	r3, [r0, #32]
 800588e:	b90b      	cbnz	r3, 8005894 <__swbuf_r+0x12>
 8005890:	f7ff ff20 	bl	80056d4 <__sinit>
 8005894:	69a3      	ldr	r3, [r4, #24]
 8005896:	60a3      	str	r3, [r4, #8]
 8005898:	89a3      	ldrh	r3, [r4, #12]
 800589a:	071a      	lsls	r2, r3, #28
 800589c:	d501      	bpl.n	80058a2 <__swbuf_r+0x20>
 800589e:	6923      	ldr	r3, [r4, #16]
 80058a0:	b943      	cbnz	r3, 80058b4 <__swbuf_r+0x32>
 80058a2:	4621      	mov	r1, r4
 80058a4:	4628      	mov	r0, r5
 80058a6:	f000 f82b 	bl	8005900 <__swsetup_r>
 80058aa:	b118      	cbz	r0, 80058b4 <__swbuf_r+0x32>
 80058ac:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80058b0:	4638      	mov	r0, r7
 80058b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80058b4:	6823      	ldr	r3, [r4, #0]
 80058b6:	6922      	ldr	r2, [r4, #16]
 80058b8:	1a98      	subs	r0, r3, r2
 80058ba:	6963      	ldr	r3, [r4, #20]
 80058bc:	b2f6      	uxtb	r6, r6
 80058be:	4283      	cmp	r3, r0
 80058c0:	4637      	mov	r7, r6
 80058c2:	dc05      	bgt.n	80058d0 <__swbuf_r+0x4e>
 80058c4:	4621      	mov	r1, r4
 80058c6:	4628      	mov	r0, r5
 80058c8:	f000 fa68 	bl	8005d9c <_fflush_r>
 80058cc:	2800      	cmp	r0, #0
 80058ce:	d1ed      	bne.n	80058ac <__swbuf_r+0x2a>
 80058d0:	68a3      	ldr	r3, [r4, #8]
 80058d2:	3b01      	subs	r3, #1
 80058d4:	60a3      	str	r3, [r4, #8]
 80058d6:	6823      	ldr	r3, [r4, #0]
 80058d8:	1c5a      	adds	r2, r3, #1
 80058da:	6022      	str	r2, [r4, #0]
 80058dc:	701e      	strb	r6, [r3, #0]
 80058de:	6962      	ldr	r2, [r4, #20]
 80058e0:	1c43      	adds	r3, r0, #1
 80058e2:	429a      	cmp	r2, r3
 80058e4:	d004      	beq.n	80058f0 <__swbuf_r+0x6e>
 80058e6:	89a3      	ldrh	r3, [r4, #12]
 80058e8:	07db      	lsls	r3, r3, #31
 80058ea:	d5e1      	bpl.n	80058b0 <__swbuf_r+0x2e>
 80058ec:	2e0a      	cmp	r6, #10
 80058ee:	d1df      	bne.n	80058b0 <__swbuf_r+0x2e>
 80058f0:	4621      	mov	r1, r4
 80058f2:	4628      	mov	r0, r5
 80058f4:	f000 fa52 	bl	8005d9c <_fflush_r>
 80058f8:	2800      	cmp	r0, #0
 80058fa:	d0d9      	beq.n	80058b0 <__swbuf_r+0x2e>
 80058fc:	e7d6      	b.n	80058ac <__swbuf_r+0x2a>
	...

08005900 <__swsetup_r>:
 8005900:	b538      	push	{r3, r4, r5, lr}
 8005902:	4b29      	ldr	r3, [pc, #164]	@ (80059a8 <__swsetup_r+0xa8>)
 8005904:	4605      	mov	r5, r0
 8005906:	6818      	ldr	r0, [r3, #0]
 8005908:	460c      	mov	r4, r1
 800590a:	b118      	cbz	r0, 8005914 <__swsetup_r+0x14>
 800590c:	6a03      	ldr	r3, [r0, #32]
 800590e:	b90b      	cbnz	r3, 8005914 <__swsetup_r+0x14>
 8005910:	f7ff fee0 	bl	80056d4 <__sinit>
 8005914:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005918:	0719      	lsls	r1, r3, #28
 800591a:	d422      	bmi.n	8005962 <__swsetup_r+0x62>
 800591c:	06da      	lsls	r2, r3, #27
 800591e:	d407      	bmi.n	8005930 <__swsetup_r+0x30>
 8005920:	2209      	movs	r2, #9
 8005922:	602a      	str	r2, [r5, #0]
 8005924:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005928:	81a3      	strh	r3, [r4, #12]
 800592a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800592e:	e033      	b.n	8005998 <__swsetup_r+0x98>
 8005930:	0758      	lsls	r0, r3, #29
 8005932:	d512      	bpl.n	800595a <__swsetup_r+0x5a>
 8005934:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005936:	b141      	cbz	r1, 800594a <__swsetup_r+0x4a>
 8005938:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800593c:	4299      	cmp	r1, r3
 800593e:	d002      	beq.n	8005946 <__swsetup_r+0x46>
 8005940:	4628      	mov	r0, r5
 8005942:	f000 f8af 	bl	8005aa4 <_free_r>
 8005946:	2300      	movs	r3, #0
 8005948:	6363      	str	r3, [r4, #52]	@ 0x34
 800594a:	89a3      	ldrh	r3, [r4, #12]
 800594c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005950:	81a3      	strh	r3, [r4, #12]
 8005952:	2300      	movs	r3, #0
 8005954:	6063      	str	r3, [r4, #4]
 8005956:	6923      	ldr	r3, [r4, #16]
 8005958:	6023      	str	r3, [r4, #0]
 800595a:	89a3      	ldrh	r3, [r4, #12]
 800595c:	f043 0308 	orr.w	r3, r3, #8
 8005960:	81a3      	strh	r3, [r4, #12]
 8005962:	6923      	ldr	r3, [r4, #16]
 8005964:	b94b      	cbnz	r3, 800597a <__swsetup_r+0x7a>
 8005966:	89a3      	ldrh	r3, [r4, #12]
 8005968:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800596c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005970:	d003      	beq.n	800597a <__swsetup_r+0x7a>
 8005972:	4621      	mov	r1, r4
 8005974:	4628      	mov	r0, r5
 8005976:	f000 fa5f 	bl	8005e38 <__smakebuf_r>
 800597a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800597e:	f013 0201 	ands.w	r2, r3, #1
 8005982:	d00a      	beq.n	800599a <__swsetup_r+0x9a>
 8005984:	2200      	movs	r2, #0
 8005986:	60a2      	str	r2, [r4, #8]
 8005988:	6962      	ldr	r2, [r4, #20]
 800598a:	4252      	negs	r2, r2
 800598c:	61a2      	str	r2, [r4, #24]
 800598e:	6922      	ldr	r2, [r4, #16]
 8005990:	b942      	cbnz	r2, 80059a4 <__swsetup_r+0xa4>
 8005992:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005996:	d1c5      	bne.n	8005924 <__swsetup_r+0x24>
 8005998:	bd38      	pop	{r3, r4, r5, pc}
 800599a:	0799      	lsls	r1, r3, #30
 800599c:	bf58      	it	pl
 800599e:	6962      	ldrpl	r2, [r4, #20]
 80059a0:	60a2      	str	r2, [r4, #8]
 80059a2:	e7f4      	b.n	800598e <__swsetup_r+0x8e>
 80059a4:	2000      	movs	r0, #0
 80059a6:	e7f7      	b.n	8005998 <__swsetup_r+0x98>
 80059a8:	20000104 	.word	0x20000104

080059ac <memset>:
 80059ac:	4402      	add	r2, r0
 80059ae:	4603      	mov	r3, r0
 80059b0:	4293      	cmp	r3, r2
 80059b2:	d100      	bne.n	80059b6 <memset+0xa>
 80059b4:	4770      	bx	lr
 80059b6:	f803 1b01 	strb.w	r1, [r3], #1
 80059ba:	e7f9      	b.n	80059b0 <memset+0x4>

080059bc <_close_r>:
 80059bc:	b538      	push	{r3, r4, r5, lr}
 80059be:	4d06      	ldr	r5, [pc, #24]	@ (80059d8 <_close_r+0x1c>)
 80059c0:	2300      	movs	r3, #0
 80059c2:	4604      	mov	r4, r0
 80059c4:	4608      	mov	r0, r1
 80059c6:	602b      	str	r3, [r5, #0]
 80059c8:	f7fb f9c9 	bl	8000d5e <_close>
 80059cc:	1c43      	adds	r3, r0, #1
 80059ce:	d102      	bne.n	80059d6 <_close_r+0x1a>
 80059d0:	682b      	ldr	r3, [r5, #0]
 80059d2:	b103      	cbz	r3, 80059d6 <_close_r+0x1a>
 80059d4:	6023      	str	r3, [r4, #0]
 80059d6:	bd38      	pop	{r3, r4, r5, pc}
 80059d8:	20000574 	.word	0x20000574

080059dc <_lseek_r>:
 80059dc:	b538      	push	{r3, r4, r5, lr}
 80059de:	4d07      	ldr	r5, [pc, #28]	@ (80059fc <_lseek_r+0x20>)
 80059e0:	4604      	mov	r4, r0
 80059e2:	4608      	mov	r0, r1
 80059e4:	4611      	mov	r1, r2
 80059e6:	2200      	movs	r2, #0
 80059e8:	602a      	str	r2, [r5, #0]
 80059ea:	461a      	mov	r2, r3
 80059ec:	f7fb f9de 	bl	8000dac <_lseek>
 80059f0:	1c43      	adds	r3, r0, #1
 80059f2:	d102      	bne.n	80059fa <_lseek_r+0x1e>
 80059f4:	682b      	ldr	r3, [r5, #0]
 80059f6:	b103      	cbz	r3, 80059fa <_lseek_r+0x1e>
 80059f8:	6023      	str	r3, [r4, #0]
 80059fa:	bd38      	pop	{r3, r4, r5, pc}
 80059fc:	20000574 	.word	0x20000574

08005a00 <_read_r>:
 8005a00:	b538      	push	{r3, r4, r5, lr}
 8005a02:	4d07      	ldr	r5, [pc, #28]	@ (8005a20 <_read_r+0x20>)
 8005a04:	4604      	mov	r4, r0
 8005a06:	4608      	mov	r0, r1
 8005a08:	4611      	mov	r1, r2
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	602a      	str	r2, [r5, #0]
 8005a0e:	461a      	mov	r2, r3
 8005a10:	f7fb f988 	bl	8000d24 <_read>
 8005a14:	1c43      	adds	r3, r0, #1
 8005a16:	d102      	bne.n	8005a1e <_read_r+0x1e>
 8005a18:	682b      	ldr	r3, [r5, #0]
 8005a1a:	b103      	cbz	r3, 8005a1e <_read_r+0x1e>
 8005a1c:	6023      	str	r3, [r4, #0]
 8005a1e:	bd38      	pop	{r3, r4, r5, pc}
 8005a20:	20000574 	.word	0x20000574

08005a24 <_write_r>:
 8005a24:	b538      	push	{r3, r4, r5, lr}
 8005a26:	4d07      	ldr	r5, [pc, #28]	@ (8005a44 <_write_r+0x20>)
 8005a28:	4604      	mov	r4, r0
 8005a2a:	4608      	mov	r0, r1
 8005a2c:	4611      	mov	r1, r2
 8005a2e:	2200      	movs	r2, #0
 8005a30:	602a      	str	r2, [r5, #0]
 8005a32:	461a      	mov	r2, r3
 8005a34:	f7fa fd8f 	bl	8000556 <_write>
 8005a38:	1c43      	adds	r3, r0, #1
 8005a3a:	d102      	bne.n	8005a42 <_write_r+0x1e>
 8005a3c:	682b      	ldr	r3, [r5, #0]
 8005a3e:	b103      	cbz	r3, 8005a42 <_write_r+0x1e>
 8005a40:	6023      	str	r3, [r4, #0]
 8005a42:	bd38      	pop	{r3, r4, r5, pc}
 8005a44:	20000574 	.word	0x20000574

08005a48 <__errno>:
 8005a48:	4b01      	ldr	r3, [pc, #4]	@ (8005a50 <__errno+0x8>)
 8005a4a:	6818      	ldr	r0, [r3, #0]
 8005a4c:	4770      	bx	lr
 8005a4e:	bf00      	nop
 8005a50:	20000104 	.word	0x20000104

08005a54 <__libc_init_array>:
 8005a54:	b570      	push	{r4, r5, r6, lr}
 8005a56:	4d0d      	ldr	r5, [pc, #52]	@ (8005a8c <__libc_init_array+0x38>)
 8005a58:	4c0d      	ldr	r4, [pc, #52]	@ (8005a90 <__libc_init_array+0x3c>)
 8005a5a:	1b64      	subs	r4, r4, r5
 8005a5c:	10a4      	asrs	r4, r4, #2
 8005a5e:	2600      	movs	r6, #0
 8005a60:	42a6      	cmp	r6, r4
 8005a62:	d109      	bne.n	8005a78 <__libc_init_array+0x24>
 8005a64:	4d0b      	ldr	r5, [pc, #44]	@ (8005a94 <__libc_init_array+0x40>)
 8005a66:	4c0c      	ldr	r4, [pc, #48]	@ (8005a98 <__libc_init_array+0x44>)
 8005a68:	f000 fa54 	bl	8005f14 <_init>
 8005a6c:	1b64      	subs	r4, r4, r5
 8005a6e:	10a4      	asrs	r4, r4, #2
 8005a70:	2600      	movs	r6, #0
 8005a72:	42a6      	cmp	r6, r4
 8005a74:	d105      	bne.n	8005a82 <__libc_init_array+0x2e>
 8005a76:	bd70      	pop	{r4, r5, r6, pc}
 8005a78:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a7c:	4798      	blx	r3
 8005a7e:	3601      	adds	r6, #1
 8005a80:	e7ee      	b.n	8005a60 <__libc_init_array+0xc>
 8005a82:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a86:	4798      	blx	r3
 8005a88:	3601      	adds	r6, #1
 8005a8a:	e7f2      	b.n	8005a72 <__libc_init_array+0x1e>
 8005a8c:	08005f80 	.word	0x08005f80
 8005a90:	08005f80 	.word	0x08005f80
 8005a94:	08005f80 	.word	0x08005f80
 8005a98:	08005f84 	.word	0x08005f84

08005a9c <__retarget_lock_init_recursive>:
 8005a9c:	4770      	bx	lr

08005a9e <__retarget_lock_acquire_recursive>:
 8005a9e:	4770      	bx	lr

08005aa0 <__retarget_lock_release_recursive>:
 8005aa0:	4770      	bx	lr
	...

08005aa4 <_free_r>:
 8005aa4:	b538      	push	{r3, r4, r5, lr}
 8005aa6:	4605      	mov	r5, r0
 8005aa8:	2900      	cmp	r1, #0
 8005aaa:	d041      	beq.n	8005b30 <_free_r+0x8c>
 8005aac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005ab0:	1f0c      	subs	r4, r1, #4
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	bfb8      	it	lt
 8005ab6:	18e4      	addlt	r4, r4, r3
 8005ab8:	f000 f8e0 	bl	8005c7c <__malloc_lock>
 8005abc:	4a1d      	ldr	r2, [pc, #116]	@ (8005b34 <_free_r+0x90>)
 8005abe:	6813      	ldr	r3, [r2, #0]
 8005ac0:	b933      	cbnz	r3, 8005ad0 <_free_r+0x2c>
 8005ac2:	6063      	str	r3, [r4, #4]
 8005ac4:	6014      	str	r4, [r2, #0]
 8005ac6:	4628      	mov	r0, r5
 8005ac8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005acc:	f000 b8dc 	b.w	8005c88 <__malloc_unlock>
 8005ad0:	42a3      	cmp	r3, r4
 8005ad2:	d908      	bls.n	8005ae6 <_free_r+0x42>
 8005ad4:	6820      	ldr	r0, [r4, #0]
 8005ad6:	1821      	adds	r1, r4, r0
 8005ad8:	428b      	cmp	r3, r1
 8005ada:	bf01      	itttt	eq
 8005adc:	6819      	ldreq	r1, [r3, #0]
 8005ade:	685b      	ldreq	r3, [r3, #4]
 8005ae0:	1809      	addeq	r1, r1, r0
 8005ae2:	6021      	streq	r1, [r4, #0]
 8005ae4:	e7ed      	b.n	8005ac2 <_free_r+0x1e>
 8005ae6:	461a      	mov	r2, r3
 8005ae8:	685b      	ldr	r3, [r3, #4]
 8005aea:	b10b      	cbz	r3, 8005af0 <_free_r+0x4c>
 8005aec:	42a3      	cmp	r3, r4
 8005aee:	d9fa      	bls.n	8005ae6 <_free_r+0x42>
 8005af0:	6811      	ldr	r1, [r2, #0]
 8005af2:	1850      	adds	r0, r2, r1
 8005af4:	42a0      	cmp	r0, r4
 8005af6:	d10b      	bne.n	8005b10 <_free_r+0x6c>
 8005af8:	6820      	ldr	r0, [r4, #0]
 8005afa:	4401      	add	r1, r0
 8005afc:	1850      	adds	r0, r2, r1
 8005afe:	4283      	cmp	r3, r0
 8005b00:	6011      	str	r1, [r2, #0]
 8005b02:	d1e0      	bne.n	8005ac6 <_free_r+0x22>
 8005b04:	6818      	ldr	r0, [r3, #0]
 8005b06:	685b      	ldr	r3, [r3, #4]
 8005b08:	6053      	str	r3, [r2, #4]
 8005b0a:	4408      	add	r0, r1
 8005b0c:	6010      	str	r0, [r2, #0]
 8005b0e:	e7da      	b.n	8005ac6 <_free_r+0x22>
 8005b10:	d902      	bls.n	8005b18 <_free_r+0x74>
 8005b12:	230c      	movs	r3, #12
 8005b14:	602b      	str	r3, [r5, #0]
 8005b16:	e7d6      	b.n	8005ac6 <_free_r+0x22>
 8005b18:	6820      	ldr	r0, [r4, #0]
 8005b1a:	1821      	adds	r1, r4, r0
 8005b1c:	428b      	cmp	r3, r1
 8005b1e:	bf04      	itt	eq
 8005b20:	6819      	ldreq	r1, [r3, #0]
 8005b22:	685b      	ldreq	r3, [r3, #4]
 8005b24:	6063      	str	r3, [r4, #4]
 8005b26:	bf04      	itt	eq
 8005b28:	1809      	addeq	r1, r1, r0
 8005b2a:	6021      	streq	r1, [r4, #0]
 8005b2c:	6054      	str	r4, [r2, #4]
 8005b2e:	e7ca      	b.n	8005ac6 <_free_r+0x22>
 8005b30:	bd38      	pop	{r3, r4, r5, pc}
 8005b32:	bf00      	nop
 8005b34:	20000580 	.word	0x20000580

08005b38 <sbrk_aligned>:
 8005b38:	b570      	push	{r4, r5, r6, lr}
 8005b3a:	4e0f      	ldr	r6, [pc, #60]	@ (8005b78 <sbrk_aligned+0x40>)
 8005b3c:	460c      	mov	r4, r1
 8005b3e:	6831      	ldr	r1, [r6, #0]
 8005b40:	4605      	mov	r5, r0
 8005b42:	b911      	cbnz	r1, 8005b4a <sbrk_aligned+0x12>
 8005b44:	f000 f9d6 	bl	8005ef4 <_sbrk_r>
 8005b48:	6030      	str	r0, [r6, #0]
 8005b4a:	4621      	mov	r1, r4
 8005b4c:	4628      	mov	r0, r5
 8005b4e:	f000 f9d1 	bl	8005ef4 <_sbrk_r>
 8005b52:	1c43      	adds	r3, r0, #1
 8005b54:	d103      	bne.n	8005b5e <sbrk_aligned+0x26>
 8005b56:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8005b5a:	4620      	mov	r0, r4
 8005b5c:	bd70      	pop	{r4, r5, r6, pc}
 8005b5e:	1cc4      	adds	r4, r0, #3
 8005b60:	f024 0403 	bic.w	r4, r4, #3
 8005b64:	42a0      	cmp	r0, r4
 8005b66:	d0f8      	beq.n	8005b5a <sbrk_aligned+0x22>
 8005b68:	1a21      	subs	r1, r4, r0
 8005b6a:	4628      	mov	r0, r5
 8005b6c:	f000 f9c2 	bl	8005ef4 <_sbrk_r>
 8005b70:	3001      	adds	r0, #1
 8005b72:	d1f2      	bne.n	8005b5a <sbrk_aligned+0x22>
 8005b74:	e7ef      	b.n	8005b56 <sbrk_aligned+0x1e>
 8005b76:	bf00      	nop
 8005b78:	2000057c 	.word	0x2000057c

08005b7c <_malloc_r>:
 8005b7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005b80:	1ccd      	adds	r5, r1, #3
 8005b82:	f025 0503 	bic.w	r5, r5, #3
 8005b86:	3508      	adds	r5, #8
 8005b88:	2d0c      	cmp	r5, #12
 8005b8a:	bf38      	it	cc
 8005b8c:	250c      	movcc	r5, #12
 8005b8e:	2d00      	cmp	r5, #0
 8005b90:	4606      	mov	r6, r0
 8005b92:	db01      	blt.n	8005b98 <_malloc_r+0x1c>
 8005b94:	42a9      	cmp	r1, r5
 8005b96:	d904      	bls.n	8005ba2 <_malloc_r+0x26>
 8005b98:	230c      	movs	r3, #12
 8005b9a:	6033      	str	r3, [r6, #0]
 8005b9c:	2000      	movs	r0, #0
 8005b9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005ba2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005c78 <_malloc_r+0xfc>
 8005ba6:	f000 f869 	bl	8005c7c <__malloc_lock>
 8005baa:	f8d8 3000 	ldr.w	r3, [r8]
 8005bae:	461c      	mov	r4, r3
 8005bb0:	bb44      	cbnz	r4, 8005c04 <_malloc_r+0x88>
 8005bb2:	4629      	mov	r1, r5
 8005bb4:	4630      	mov	r0, r6
 8005bb6:	f7ff ffbf 	bl	8005b38 <sbrk_aligned>
 8005bba:	1c43      	adds	r3, r0, #1
 8005bbc:	4604      	mov	r4, r0
 8005bbe:	d158      	bne.n	8005c72 <_malloc_r+0xf6>
 8005bc0:	f8d8 4000 	ldr.w	r4, [r8]
 8005bc4:	4627      	mov	r7, r4
 8005bc6:	2f00      	cmp	r7, #0
 8005bc8:	d143      	bne.n	8005c52 <_malloc_r+0xd6>
 8005bca:	2c00      	cmp	r4, #0
 8005bcc:	d04b      	beq.n	8005c66 <_malloc_r+0xea>
 8005bce:	6823      	ldr	r3, [r4, #0]
 8005bd0:	4639      	mov	r1, r7
 8005bd2:	4630      	mov	r0, r6
 8005bd4:	eb04 0903 	add.w	r9, r4, r3
 8005bd8:	f000 f98c 	bl	8005ef4 <_sbrk_r>
 8005bdc:	4581      	cmp	r9, r0
 8005bde:	d142      	bne.n	8005c66 <_malloc_r+0xea>
 8005be0:	6821      	ldr	r1, [r4, #0]
 8005be2:	1a6d      	subs	r5, r5, r1
 8005be4:	4629      	mov	r1, r5
 8005be6:	4630      	mov	r0, r6
 8005be8:	f7ff ffa6 	bl	8005b38 <sbrk_aligned>
 8005bec:	3001      	adds	r0, #1
 8005bee:	d03a      	beq.n	8005c66 <_malloc_r+0xea>
 8005bf0:	6823      	ldr	r3, [r4, #0]
 8005bf2:	442b      	add	r3, r5
 8005bf4:	6023      	str	r3, [r4, #0]
 8005bf6:	f8d8 3000 	ldr.w	r3, [r8]
 8005bfa:	685a      	ldr	r2, [r3, #4]
 8005bfc:	bb62      	cbnz	r2, 8005c58 <_malloc_r+0xdc>
 8005bfe:	f8c8 7000 	str.w	r7, [r8]
 8005c02:	e00f      	b.n	8005c24 <_malloc_r+0xa8>
 8005c04:	6822      	ldr	r2, [r4, #0]
 8005c06:	1b52      	subs	r2, r2, r5
 8005c08:	d420      	bmi.n	8005c4c <_malloc_r+0xd0>
 8005c0a:	2a0b      	cmp	r2, #11
 8005c0c:	d917      	bls.n	8005c3e <_malloc_r+0xc2>
 8005c0e:	1961      	adds	r1, r4, r5
 8005c10:	42a3      	cmp	r3, r4
 8005c12:	6025      	str	r5, [r4, #0]
 8005c14:	bf18      	it	ne
 8005c16:	6059      	strne	r1, [r3, #4]
 8005c18:	6863      	ldr	r3, [r4, #4]
 8005c1a:	bf08      	it	eq
 8005c1c:	f8c8 1000 	streq.w	r1, [r8]
 8005c20:	5162      	str	r2, [r4, r5]
 8005c22:	604b      	str	r3, [r1, #4]
 8005c24:	4630      	mov	r0, r6
 8005c26:	f000 f82f 	bl	8005c88 <__malloc_unlock>
 8005c2a:	f104 000b 	add.w	r0, r4, #11
 8005c2e:	1d23      	adds	r3, r4, #4
 8005c30:	f020 0007 	bic.w	r0, r0, #7
 8005c34:	1ac2      	subs	r2, r0, r3
 8005c36:	bf1c      	itt	ne
 8005c38:	1a1b      	subne	r3, r3, r0
 8005c3a:	50a3      	strne	r3, [r4, r2]
 8005c3c:	e7af      	b.n	8005b9e <_malloc_r+0x22>
 8005c3e:	6862      	ldr	r2, [r4, #4]
 8005c40:	42a3      	cmp	r3, r4
 8005c42:	bf0c      	ite	eq
 8005c44:	f8c8 2000 	streq.w	r2, [r8]
 8005c48:	605a      	strne	r2, [r3, #4]
 8005c4a:	e7eb      	b.n	8005c24 <_malloc_r+0xa8>
 8005c4c:	4623      	mov	r3, r4
 8005c4e:	6864      	ldr	r4, [r4, #4]
 8005c50:	e7ae      	b.n	8005bb0 <_malloc_r+0x34>
 8005c52:	463c      	mov	r4, r7
 8005c54:	687f      	ldr	r7, [r7, #4]
 8005c56:	e7b6      	b.n	8005bc6 <_malloc_r+0x4a>
 8005c58:	461a      	mov	r2, r3
 8005c5a:	685b      	ldr	r3, [r3, #4]
 8005c5c:	42a3      	cmp	r3, r4
 8005c5e:	d1fb      	bne.n	8005c58 <_malloc_r+0xdc>
 8005c60:	2300      	movs	r3, #0
 8005c62:	6053      	str	r3, [r2, #4]
 8005c64:	e7de      	b.n	8005c24 <_malloc_r+0xa8>
 8005c66:	230c      	movs	r3, #12
 8005c68:	6033      	str	r3, [r6, #0]
 8005c6a:	4630      	mov	r0, r6
 8005c6c:	f000 f80c 	bl	8005c88 <__malloc_unlock>
 8005c70:	e794      	b.n	8005b9c <_malloc_r+0x20>
 8005c72:	6005      	str	r5, [r0, #0]
 8005c74:	e7d6      	b.n	8005c24 <_malloc_r+0xa8>
 8005c76:	bf00      	nop
 8005c78:	20000580 	.word	0x20000580

08005c7c <__malloc_lock>:
 8005c7c:	4801      	ldr	r0, [pc, #4]	@ (8005c84 <__malloc_lock+0x8>)
 8005c7e:	f7ff bf0e 	b.w	8005a9e <__retarget_lock_acquire_recursive>
 8005c82:	bf00      	nop
 8005c84:	20000578 	.word	0x20000578

08005c88 <__malloc_unlock>:
 8005c88:	4801      	ldr	r0, [pc, #4]	@ (8005c90 <__malloc_unlock+0x8>)
 8005c8a:	f7ff bf09 	b.w	8005aa0 <__retarget_lock_release_recursive>
 8005c8e:	bf00      	nop
 8005c90:	20000578 	.word	0x20000578

08005c94 <__sflush_r>:
 8005c94:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005c98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c9c:	0716      	lsls	r6, r2, #28
 8005c9e:	4605      	mov	r5, r0
 8005ca0:	460c      	mov	r4, r1
 8005ca2:	d454      	bmi.n	8005d4e <__sflush_r+0xba>
 8005ca4:	684b      	ldr	r3, [r1, #4]
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	dc02      	bgt.n	8005cb0 <__sflush_r+0x1c>
 8005caa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	dd48      	ble.n	8005d42 <__sflush_r+0xae>
 8005cb0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005cb2:	2e00      	cmp	r6, #0
 8005cb4:	d045      	beq.n	8005d42 <__sflush_r+0xae>
 8005cb6:	2300      	movs	r3, #0
 8005cb8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005cbc:	682f      	ldr	r7, [r5, #0]
 8005cbe:	6a21      	ldr	r1, [r4, #32]
 8005cc0:	602b      	str	r3, [r5, #0]
 8005cc2:	d030      	beq.n	8005d26 <__sflush_r+0x92>
 8005cc4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005cc6:	89a3      	ldrh	r3, [r4, #12]
 8005cc8:	0759      	lsls	r1, r3, #29
 8005cca:	d505      	bpl.n	8005cd8 <__sflush_r+0x44>
 8005ccc:	6863      	ldr	r3, [r4, #4]
 8005cce:	1ad2      	subs	r2, r2, r3
 8005cd0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005cd2:	b10b      	cbz	r3, 8005cd8 <__sflush_r+0x44>
 8005cd4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005cd6:	1ad2      	subs	r2, r2, r3
 8005cd8:	2300      	movs	r3, #0
 8005cda:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005cdc:	6a21      	ldr	r1, [r4, #32]
 8005cde:	4628      	mov	r0, r5
 8005ce0:	47b0      	blx	r6
 8005ce2:	1c43      	adds	r3, r0, #1
 8005ce4:	89a3      	ldrh	r3, [r4, #12]
 8005ce6:	d106      	bne.n	8005cf6 <__sflush_r+0x62>
 8005ce8:	6829      	ldr	r1, [r5, #0]
 8005cea:	291d      	cmp	r1, #29
 8005cec:	d82b      	bhi.n	8005d46 <__sflush_r+0xb2>
 8005cee:	4a2a      	ldr	r2, [pc, #168]	@ (8005d98 <__sflush_r+0x104>)
 8005cf0:	410a      	asrs	r2, r1
 8005cf2:	07d6      	lsls	r6, r2, #31
 8005cf4:	d427      	bmi.n	8005d46 <__sflush_r+0xb2>
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	6062      	str	r2, [r4, #4]
 8005cfa:	04d9      	lsls	r1, r3, #19
 8005cfc:	6922      	ldr	r2, [r4, #16]
 8005cfe:	6022      	str	r2, [r4, #0]
 8005d00:	d504      	bpl.n	8005d0c <__sflush_r+0x78>
 8005d02:	1c42      	adds	r2, r0, #1
 8005d04:	d101      	bne.n	8005d0a <__sflush_r+0x76>
 8005d06:	682b      	ldr	r3, [r5, #0]
 8005d08:	b903      	cbnz	r3, 8005d0c <__sflush_r+0x78>
 8005d0a:	6560      	str	r0, [r4, #84]	@ 0x54
 8005d0c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005d0e:	602f      	str	r7, [r5, #0]
 8005d10:	b1b9      	cbz	r1, 8005d42 <__sflush_r+0xae>
 8005d12:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005d16:	4299      	cmp	r1, r3
 8005d18:	d002      	beq.n	8005d20 <__sflush_r+0x8c>
 8005d1a:	4628      	mov	r0, r5
 8005d1c:	f7ff fec2 	bl	8005aa4 <_free_r>
 8005d20:	2300      	movs	r3, #0
 8005d22:	6363      	str	r3, [r4, #52]	@ 0x34
 8005d24:	e00d      	b.n	8005d42 <__sflush_r+0xae>
 8005d26:	2301      	movs	r3, #1
 8005d28:	4628      	mov	r0, r5
 8005d2a:	47b0      	blx	r6
 8005d2c:	4602      	mov	r2, r0
 8005d2e:	1c50      	adds	r0, r2, #1
 8005d30:	d1c9      	bne.n	8005cc6 <__sflush_r+0x32>
 8005d32:	682b      	ldr	r3, [r5, #0]
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d0c6      	beq.n	8005cc6 <__sflush_r+0x32>
 8005d38:	2b1d      	cmp	r3, #29
 8005d3a:	d001      	beq.n	8005d40 <__sflush_r+0xac>
 8005d3c:	2b16      	cmp	r3, #22
 8005d3e:	d11e      	bne.n	8005d7e <__sflush_r+0xea>
 8005d40:	602f      	str	r7, [r5, #0]
 8005d42:	2000      	movs	r0, #0
 8005d44:	e022      	b.n	8005d8c <__sflush_r+0xf8>
 8005d46:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005d4a:	b21b      	sxth	r3, r3
 8005d4c:	e01b      	b.n	8005d86 <__sflush_r+0xf2>
 8005d4e:	690f      	ldr	r7, [r1, #16]
 8005d50:	2f00      	cmp	r7, #0
 8005d52:	d0f6      	beq.n	8005d42 <__sflush_r+0xae>
 8005d54:	0793      	lsls	r3, r2, #30
 8005d56:	680e      	ldr	r6, [r1, #0]
 8005d58:	bf08      	it	eq
 8005d5a:	694b      	ldreq	r3, [r1, #20]
 8005d5c:	600f      	str	r7, [r1, #0]
 8005d5e:	bf18      	it	ne
 8005d60:	2300      	movne	r3, #0
 8005d62:	eba6 0807 	sub.w	r8, r6, r7
 8005d66:	608b      	str	r3, [r1, #8]
 8005d68:	f1b8 0f00 	cmp.w	r8, #0
 8005d6c:	dde9      	ble.n	8005d42 <__sflush_r+0xae>
 8005d6e:	6a21      	ldr	r1, [r4, #32]
 8005d70:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005d72:	4643      	mov	r3, r8
 8005d74:	463a      	mov	r2, r7
 8005d76:	4628      	mov	r0, r5
 8005d78:	47b0      	blx	r6
 8005d7a:	2800      	cmp	r0, #0
 8005d7c:	dc08      	bgt.n	8005d90 <__sflush_r+0xfc>
 8005d7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005d82:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005d86:	81a3      	strh	r3, [r4, #12]
 8005d88:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005d8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005d90:	4407      	add	r7, r0
 8005d92:	eba8 0800 	sub.w	r8, r8, r0
 8005d96:	e7e7      	b.n	8005d68 <__sflush_r+0xd4>
 8005d98:	dfbffffe 	.word	0xdfbffffe

08005d9c <_fflush_r>:
 8005d9c:	b538      	push	{r3, r4, r5, lr}
 8005d9e:	690b      	ldr	r3, [r1, #16]
 8005da0:	4605      	mov	r5, r0
 8005da2:	460c      	mov	r4, r1
 8005da4:	b913      	cbnz	r3, 8005dac <_fflush_r+0x10>
 8005da6:	2500      	movs	r5, #0
 8005da8:	4628      	mov	r0, r5
 8005daa:	bd38      	pop	{r3, r4, r5, pc}
 8005dac:	b118      	cbz	r0, 8005db6 <_fflush_r+0x1a>
 8005dae:	6a03      	ldr	r3, [r0, #32]
 8005db0:	b90b      	cbnz	r3, 8005db6 <_fflush_r+0x1a>
 8005db2:	f7ff fc8f 	bl	80056d4 <__sinit>
 8005db6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d0f3      	beq.n	8005da6 <_fflush_r+0xa>
 8005dbe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005dc0:	07d0      	lsls	r0, r2, #31
 8005dc2:	d404      	bmi.n	8005dce <_fflush_r+0x32>
 8005dc4:	0599      	lsls	r1, r3, #22
 8005dc6:	d402      	bmi.n	8005dce <_fflush_r+0x32>
 8005dc8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005dca:	f7ff fe68 	bl	8005a9e <__retarget_lock_acquire_recursive>
 8005dce:	4628      	mov	r0, r5
 8005dd0:	4621      	mov	r1, r4
 8005dd2:	f7ff ff5f 	bl	8005c94 <__sflush_r>
 8005dd6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005dd8:	07da      	lsls	r2, r3, #31
 8005dda:	4605      	mov	r5, r0
 8005ddc:	d4e4      	bmi.n	8005da8 <_fflush_r+0xc>
 8005dde:	89a3      	ldrh	r3, [r4, #12]
 8005de0:	059b      	lsls	r3, r3, #22
 8005de2:	d4e1      	bmi.n	8005da8 <_fflush_r+0xc>
 8005de4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005de6:	f7ff fe5b 	bl	8005aa0 <__retarget_lock_release_recursive>
 8005dea:	e7dd      	b.n	8005da8 <_fflush_r+0xc>

08005dec <__swhatbuf_r>:
 8005dec:	b570      	push	{r4, r5, r6, lr}
 8005dee:	460c      	mov	r4, r1
 8005df0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005df4:	2900      	cmp	r1, #0
 8005df6:	b096      	sub	sp, #88	@ 0x58
 8005df8:	4615      	mov	r5, r2
 8005dfa:	461e      	mov	r6, r3
 8005dfc:	da0d      	bge.n	8005e1a <__swhatbuf_r+0x2e>
 8005dfe:	89a3      	ldrh	r3, [r4, #12]
 8005e00:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005e04:	f04f 0100 	mov.w	r1, #0
 8005e08:	bf14      	ite	ne
 8005e0a:	2340      	movne	r3, #64	@ 0x40
 8005e0c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005e10:	2000      	movs	r0, #0
 8005e12:	6031      	str	r1, [r6, #0]
 8005e14:	602b      	str	r3, [r5, #0]
 8005e16:	b016      	add	sp, #88	@ 0x58
 8005e18:	bd70      	pop	{r4, r5, r6, pc}
 8005e1a:	466a      	mov	r2, sp
 8005e1c:	f000 f848 	bl	8005eb0 <_fstat_r>
 8005e20:	2800      	cmp	r0, #0
 8005e22:	dbec      	blt.n	8005dfe <__swhatbuf_r+0x12>
 8005e24:	9901      	ldr	r1, [sp, #4]
 8005e26:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005e2a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005e2e:	4259      	negs	r1, r3
 8005e30:	4159      	adcs	r1, r3
 8005e32:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005e36:	e7eb      	b.n	8005e10 <__swhatbuf_r+0x24>

08005e38 <__smakebuf_r>:
 8005e38:	898b      	ldrh	r3, [r1, #12]
 8005e3a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005e3c:	079d      	lsls	r5, r3, #30
 8005e3e:	4606      	mov	r6, r0
 8005e40:	460c      	mov	r4, r1
 8005e42:	d507      	bpl.n	8005e54 <__smakebuf_r+0x1c>
 8005e44:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005e48:	6023      	str	r3, [r4, #0]
 8005e4a:	6123      	str	r3, [r4, #16]
 8005e4c:	2301      	movs	r3, #1
 8005e4e:	6163      	str	r3, [r4, #20]
 8005e50:	b003      	add	sp, #12
 8005e52:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005e54:	ab01      	add	r3, sp, #4
 8005e56:	466a      	mov	r2, sp
 8005e58:	f7ff ffc8 	bl	8005dec <__swhatbuf_r>
 8005e5c:	9f00      	ldr	r7, [sp, #0]
 8005e5e:	4605      	mov	r5, r0
 8005e60:	4639      	mov	r1, r7
 8005e62:	4630      	mov	r0, r6
 8005e64:	f7ff fe8a 	bl	8005b7c <_malloc_r>
 8005e68:	b948      	cbnz	r0, 8005e7e <__smakebuf_r+0x46>
 8005e6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005e6e:	059a      	lsls	r2, r3, #22
 8005e70:	d4ee      	bmi.n	8005e50 <__smakebuf_r+0x18>
 8005e72:	f023 0303 	bic.w	r3, r3, #3
 8005e76:	f043 0302 	orr.w	r3, r3, #2
 8005e7a:	81a3      	strh	r3, [r4, #12]
 8005e7c:	e7e2      	b.n	8005e44 <__smakebuf_r+0xc>
 8005e7e:	89a3      	ldrh	r3, [r4, #12]
 8005e80:	6020      	str	r0, [r4, #0]
 8005e82:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005e86:	81a3      	strh	r3, [r4, #12]
 8005e88:	9b01      	ldr	r3, [sp, #4]
 8005e8a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8005e8e:	b15b      	cbz	r3, 8005ea8 <__smakebuf_r+0x70>
 8005e90:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005e94:	4630      	mov	r0, r6
 8005e96:	f000 f81d 	bl	8005ed4 <_isatty_r>
 8005e9a:	b128      	cbz	r0, 8005ea8 <__smakebuf_r+0x70>
 8005e9c:	89a3      	ldrh	r3, [r4, #12]
 8005e9e:	f023 0303 	bic.w	r3, r3, #3
 8005ea2:	f043 0301 	orr.w	r3, r3, #1
 8005ea6:	81a3      	strh	r3, [r4, #12]
 8005ea8:	89a3      	ldrh	r3, [r4, #12]
 8005eaa:	431d      	orrs	r5, r3
 8005eac:	81a5      	strh	r5, [r4, #12]
 8005eae:	e7cf      	b.n	8005e50 <__smakebuf_r+0x18>

08005eb0 <_fstat_r>:
 8005eb0:	b538      	push	{r3, r4, r5, lr}
 8005eb2:	4d07      	ldr	r5, [pc, #28]	@ (8005ed0 <_fstat_r+0x20>)
 8005eb4:	2300      	movs	r3, #0
 8005eb6:	4604      	mov	r4, r0
 8005eb8:	4608      	mov	r0, r1
 8005eba:	4611      	mov	r1, r2
 8005ebc:	602b      	str	r3, [r5, #0]
 8005ebe:	f7fa ff5a 	bl	8000d76 <_fstat>
 8005ec2:	1c43      	adds	r3, r0, #1
 8005ec4:	d102      	bne.n	8005ecc <_fstat_r+0x1c>
 8005ec6:	682b      	ldr	r3, [r5, #0]
 8005ec8:	b103      	cbz	r3, 8005ecc <_fstat_r+0x1c>
 8005eca:	6023      	str	r3, [r4, #0]
 8005ecc:	bd38      	pop	{r3, r4, r5, pc}
 8005ece:	bf00      	nop
 8005ed0:	20000574 	.word	0x20000574

08005ed4 <_isatty_r>:
 8005ed4:	b538      	push	{r3, r4, r5, lr}
 8005ed6:	4d06      	ldr	r5, [pc, #24]	@ (8005ef0 <_isatty_r+0x1c>)
 8005ed8:	2300      	movs	r3, #0
 8005eda:	4604      	mov	r4, r0
 8005edc:	4608      	mov	r0, r1
 8005ede:	602b      	str	r3, [r5, #0]
 8005ee0:	f7fa ff59 	bl	8000d96 <_isatty>
 8005ee4:	1c43      	adds	r3, r0, #1
 8005ee6:	d102      	bne.n	8005eee <_isatty_r+0x1a>
 8005ee8:	682b      	ldr	r3, [r5, #0]
 8005eea:	b103      	cbz	r3, 8005eee <_isatty_r+0x1a>
 8005eec:	6023      	str	r3, [r4, #0]
 8005eee:	bd38      	pop	{r3, r4, r5, pc}
 8005ef0:	20000574 	.word	0x20000574

08005ef4 <_sbrk_r>:
 8005ef4:	b538      	push	{r3, r4, r5, lr}
 8005ef6:	4d06      	ldr	r5, [pc, #24]	@ (8005f10 <_sbrk_r+0x1c>)
 8005ef8:	2300      	movs	r3, #0
 8005efa:	4604      	mov	r4, r0
 8005efc:	4608      	mov	r0, r1
 8005efe:	602b      	str	r3, [r5, #0]
 8005f00:	f7fa ff62 	bl	8000dc8 <_sbrk>
 8005f04:	1c43      	adds	r3, r0, #1
 8005f06:	d102      	bne.n	8005f0e <_sbrk_r+0x1a>
 8005f08:	682b      	ldr	r3, [r5, #0]
 8005f0a:	b103      	cbz	r3, 8005f0e <_sbrk_r+0x1a>
 8005f0c:	6023      	str	r3, [r4, #0]
 8005f0e:	bd38      	pop	{r3, r4, r5, pc}
 8005f10:	20000574 	.word	0x20000574

08005f14 <_init>:
 8005f14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f16:	bf00      	nop
 8005f18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f1a:	bc08      	pop	{r3}
 8005f1c:	469e      	mov	lr, r3
 8005f1e:	4770      	bx	lr

08005f20 <_fini>:
 8005f20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f22:	bf00      	nop
 8005f24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f26:	bc08      	pop	{r3}
 8005f28:	469e      	mov	lr, r3
 8005f2a:	4770      	bx	lr
