Analysis & Synthesis report for exh_pipe_vhdl
Tue May 17 20:11:23 2016
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Port Connectivity Checks: "exh_inpipe_vhdl:Stage0|exh_reg_vhdl:Mcreg4"
 12. Port Connectivity Checks: "exh_inpipe_vhdl:Stage0|exh_4bADD:ADD3"
 13. Port Connectivity Checks: "exh_inpipe_vhdl:Stage0|exh_4bADD:ADD2"
 14. Port Connectivity Checks: "exh_inpipe_vhdl:Stage0|exh_4bADD:ADD1"
 15. Port Connectivity Checks: "exh_inpipe_vhdl:Stage0|exh_4bADD:ADD0"
 16. Port Connectivity Checks: "exh_inpipe_vhdl:Stage0|exh_reg_vhdl:PH0"
 17. Post-Synthesis Netlist Statistics for Top Partition
 18. Elapsed Time Per Partition
 19. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                                   ;
+------------------------------------+-----------------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue May 17 20:11:23 2016                     ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition ;
; Revision Name                      ; exh_pipe_vhdl                                             ;
; Top-level Entity Name              ; exh_mul12_emu_vhdl                                        ;
; Family                             ; Cyclone IV E                                              ;
; Total logic elements               ; 61                                                        ;
;     Total combinational functions  ; 41                                                        ;
;     Dedicated logic registers      ; 38                                                        ;
; Total registers                    ; 38                                                        ;
; Total pins                         ; 13                                                        ;
; Total virtual pins                 ; 0                                                         ;
; Total memory bits                  ; 0                                                         ;
; Embedded Multiplier 9-bit elements ; 0                                                         ;
; Total PLLs                         ; 0                                                         ;
+------------------------------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; exh_mul12_emu_vhdl ; exh_pipe_vhdl      ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                           ;
+----------------------------------+-----------------+-----------------+-------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                                    ; Library ;
+----------------------------------+-----------------+-----------------+-------------------------------------------------------------------------------------------------+---------+
; exh_4bAND.vhd                    ; yes             ; User VHDL File  ; C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/exh_4bAND.vhd          ;         ;
; exh_4bADD.vhd                    ; yes             ; User VHDL File  ; C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/exh_4bADD.vhd          ;         ;
; exh_mul12_emu_vhdl.vhd           ; yes             ; User VHDL File  ; C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/exh_mul12_emu_vhdl.vhd ;         ;
; exh_reg_vhdl.vhd                 ; yes             ; User VHDL File  ; C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/exh_reg_vhdl.vhd       ;         ;
; exh_inpipe_vhdl.vhd              ; yes             ; User VHDL File  ; C:/Users/evholmes/OneDrive/Documents/2nd Year 2nd Sem/DSII/exh_pipe_vhdl/exh_inpipe_vhdl.vhd    ;         ;
+----------------------------------+-----------------+-----------------+-------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 61             ;
;                                             ;                ;
; Total combinational functions               ; 41             ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 21             ;
;     -- 3 input functions                    ; 10             ;
;     -- <=2 input functions                  ; 10             ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 41             ;
;     -- arithmetic mode                      ; 0              ;
;                                             ;                ;
; Total registers                             ; 38             ;
;     -- Dedicated logic registers            ; 38             ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 13             ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 38             ;
; Total fan-out                               ; 231            ;
; Average fan-out                             ; 2.20           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                     ;
+-----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------+--------------+
; Compilation Hierarchy Node  ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                            ; Library Name ;
+-----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------+--------------+
; |exh_mul12_emu_vhdl         ; 41 (0)            ; 38 (0)       ; 0           ; 0            ; 0       ; 0         ; 13   ; 0            ; |exh_mul12_emu_vhdl                                            ; work         ;
;    |exh_inpipe_vhdl:Stage0| ; 41 (0)            ; 38 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exh_mul12_emu_vhdl|exh_inpipe_vhdl:Stage0                     ; work         ;
;       |exh_4bADD:ADD1|      ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exh_mul12_emu_vhdl|exh_inpipe_vhdl:Stage0|exh_4bADD:ADD1      ; work         ;
;       |exh_4bADD:ADD2|      ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exh_mul12_emu_vhdl|exh_inpipe_vhdl:Stage0|exh_4bADD:ADD2      ; work         ;
;       |exh_4bADD:ADD3|      ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exh_mul12_emu_vhdl|exh_inpipe_vhdl:Stage0|exh_4bADD:ADD3      ; work         ;
;       |exh_4bAND:AND0|      ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exh_mul12_emu_vhdl|exh_inpipe_vhdl:Stage0|exh_4bAND:AND0      ; work         ;
;       |exh_4bAND:AND2|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exh_mul12_emu_vhdl|exh_inpipe_vhdl:Stage0|exh_4bAND:AND2      ; work         ;
;       |exh_4bAND:AND3|      ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exh_mul12_emu_vhdl|exh_inpipe_vhdl:Stage0|exh_4bAND:AND3      ; work         ;
;       |exh_reg_vhdl:Mcreg0| ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exh_mul12_emu_vhdl|exh_inpipe_vhdl:Stage0|exh_reg_vhdl:Mcreg0 ; work         ;
;       |exh_reg_vhdl:Mcreg1| ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exh_mul12_emu_vhdl|exh_inpipe_vhdl:Stage0|exh_reg_vhdl:Mcreg1 ; work         ;
;       |exh_reg_vhdl:Mcreg2| ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exh_mul12_emu_vhdl|exh_inpipe_vhdl:Stage0|exh_reg_vhdl:Mcreg2 ; work         ;
;       |exh_reg_vhdl:Mcreg3| ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exh_mul12_emu_vhdl|exh_inpipe_vhdl:Stage0|exh_reg_vhdl:Mcreg3 ; work         ;
;       |exh_reg_vhdl:PH1|    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exh_mul12_emu_vhdl|exh_inpipe_vhdl:Stage0|exh_reg_vhdl:PH1    ; work         ;
;       |exh_reg_vhdl:PH2|    ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exh_mul12_emu_vhdl|exh_inpipe_vhdl:Stage0|exh_reg_vhdl:PH2    ; work         ;
;       |exh_reg_vhdl:PH3|    ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exh_mul12_emu_vhdl|exh_inpipe_vhdl:Stage0|exh_reg_vhdl:PH3    ; work         ;
;       |exh_reg_vhdl:PH4|    ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exh_mul12_emu_vhdl|exh_inpipe_vhdl:Stage0|exh_reg_vhdl:PH4    ; work         ;
;       |exh_reg_vhdl:mpreg1| ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exh_mul12_emu_vhdl|exh_inpipe_vhdl:Stage0|exh_reg_vhdl:mpreg1 ; work         ;
;       |exh_reg_vhdl:mpreg2| ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exh_mul12_emu_vhdl|exh_inpipe_vhdl:Stage0|exh_reg_vhdl:mpreg2 ; work         ;
;       |exh_reg_vhdl:mpreg3| ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exh_mul12_emu_vhdl|exh_inpipe_vhdl:Stage0|exh_reg_vhdl:mpreg3 ; work         ;
;       |exh_reg_vhdl:mpreg4| ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |exh_mul12_emu_vhdl|exh_inpipe_vhdl:Stage0|exh_reg_vhdl:mpreg4 ; work         ;
+-----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                      ;
+------------------------------------------------------+------------------------------------------------------------------+
; Register name                                        ; Reason for Removal                                               ;
+------------------------------------------------------+------------------------------------------------------------------+
; exh_inpipe_vhdl:Stage0|exh_reg_vhdl:PH0|Outsig[0..3] ; Stuck at GND due to stuck port data_in                           ;
; exh_inpipe_vhdl:Stage0|exh_reg_vhdl:PH1|Outsig[3]    ; Stuck at GND due to stuck port data_in                           ;
; exh_inpipe_vhdl:Stage0|exh_reg_vhdl:mpreg3|Outsig[0] ; Merged with exh_inpipe_vhdl:Stage0|exh_reg_vhdl:Mcreg3|Outsig[3] ;
; exh_inpipe_vhdl:Stage0|exh_reg_vhdl:mpreg2|Outsig[0] ; Merged with exh_inpipe_vhdl:Stage0|exh_reg_vhdl:Mcreg2|Outsig[2] ;
; exh_inpipe_vhdl:Stage0|exh_reg_vhdl:mpreg2|Outsig[1] ; Merged with exh_inpipe_vhdl:Stage0|exh_reg_vhdl:Mcreg2|Outsig[3] ;
; exh_inpipe_vhdl:Stage0|exh_reg_vhdl:mpreg1|Outsig[0] ; Merged with exh_inpipe_vhdl:Stage0|exh_reg_vhdl:Mcreg1|Outsig[1] ;
; exh_inpipe_vhdl:Stage0|exh_reg_vhdl:mpreg1|Outsig[1] ; Merged with exh_inpipe_vhdl:Stage0|exh_reg_vhdl:Mcreg1|Outsig[2] ;
; exh_inpipe_vhdl:Stage0|exh_reg_vhdl:mpreg1|Outsig[2] ; Merged with exh_inpipe_vhdl:Stage0|exh_reg_vhdl:Mcreg1|Outsig[3] ;
; exh_inpipe_vhdl:Stage0|exh_reg_vhdl:mpreg0|Outsig[0] ; Merged with exh_inpipe_vhdl:Stage0|exh_reg_vhdl:Mcreg0|Outsig[0] ;
; exh_inpipe_vhdl:Stage0|exh_reg_vhdl:mpreg0|Outsig[1] ; Merged with exh_inpipe_vhdl:Stage0|exh_reg_vhdl:Mcreg0|Outsig[1] ;
; exh_inpipe_vhdl:Stage0|exh_reg_vhdl:mpreg0|Outsig[2] ; Merged with exh_inpipe_vhdl:Stage0|exh_reg_vhdl:Mcreg0|Outsig[2] ;
; exh_inpipe_vhdl:Stage0|exh_reg_vhdl:mpreg0|Outsig[3] ; Merged with exh_inpipe_vhdl:Stage0|exh_reg_vhdl:Mcreg0|Outsig[3] ;
; exh_inpipe_vhdl:Stage0|exh_reg_vhdl:Mcreg1|Outsig[0] ; Merged with exh_inpipe_vhdl:Stage0|exh_reg_vhdl:mpreg1|Outsig[3] ;
; exh_inpipe_vhdl:Stage0|exh_reg_vhdl:Mcreg2|Outsig[0] ; Merged with exh_inpipe_vhdl:Stage0|exh_reg_vhdl:mpreg2|Outsig[2] ;
; exh_inpipe_vhdl:Stage0|exh_reg_vhdl:Mcreg3|Outsig[0] ; Merged with exh_inpipe_vhdl:Stage0|exh_reg_vhdl:mpreg3|Outsig[1] ;
; Total Number of Removed Registers = 18               ;                                                                  ;
+------------------------------------------------------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                       ;
+---------------------------------------------------+---------------------------+---------------------------------------------------+
; Register name                                     ; Reason for Removal        ; Registers Removed due to This Register            ;
+---------------------------------------------------+---------------------------+---------------------------------------------------+
; exh_inpipe_vhdl:Stage0|exh_reg_vhdl:PH0|Outsig[0] ; Stuck at GND              ; exh_inpipe_vhdl:Stage0|exh_reg_vhdl:PH1|Outsig[3] ;
;                                                   ; due to stuck port data_in ;                                                   ;
+---------------------------------------------------+---------------------------+---------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 38    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "exh_inpipe_vhdl:Stage0|exh_reg_vhdl:Mcreg4"                                           ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "exh_inpipe_vhdl:Stage0|exh_4bADD:ADD3" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "exh_inpipe_vhdl:Stage0|exh_4bADD:ADD2" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "exh_inpipe_vhdl:Stage0|exh_4bADD:ADD1" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "exh_inpipe_vhdl:Stage0|exh_4bADD:ADD0" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "exh_inpipe_vhdl:Stage0|exh_reg_vhdl:PH0" ;
+-------+-------+----------+------------------------------------------+
; Port  ; Type  ; Severity ; Details                                  ;
+-------+-------+----------+------------------------------------------+
; input ; Input ; Info     ; Stuck at GND                             ;
+-------+-------+----------+------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 13                          ;
; cycloneiii_ff         ; 38                          ;
;     plain             ; 38                          ;
; cycloneiii_lcell_comb ; 41                          ;
;     normal            ; 41                          ;
;         2 data inputs ; 10                          ;
;         3 data inputs ; 10                          ;
;         4 data inputs ; 21                          ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 1.87                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition
    Info: Processing started: Tue May 17 20:11:14 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off exh_pipe_vhdl -c exh_pipe_vhdl
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file exh_pipe_vhdl.vhd
    Info (12022): Found design unit 1: exh_pipe_vhdl-Structure
    Info (12023): Found entity 1: exh_pipe_vhdl
Info (12021): Found 2 design units, including 1 entities, in source file exh_4band.vhd
    Info (12022): Found design unit 1: exh_4bAND-Structure
    Info (12023): Found entity 1: exh_4bAND
Info (12021): Found 2 design units, including 1 entities, in source file exh_4badd.vhd
    Info (12022): Found design unit 1: exh_4bADD-Behavior
    Info (12023): Found entity 1: exh_4bADD
Info (12021): Found 2 design units, including 1 entities, in source file exh_pipe_vhdl_tb.vhd
    Info (12022): Found design unit 1: exh_pipe_vhdl_tb-Behavior
    Info (12023): Found entity 1: exh_pipe_vhdl_tb
Info (12021): Found 2 design units, including 1 entities, in source file exh_mul12_emu_vhdl.vhd
    Info (12022): Found design unit 1: exh_mul12_emu_vhdl-Structure
    Info (12023): Found entity 1: exh_mul12_emu_vhdl
Info (12021): Found 2 design units, including 1 entities, in source file exh_alu_vhdl.vhd
    Info (12022): Found design unit 1: exh_alu_vhdl-Functional
    Info (12023): Found entity 1: exh_alu_vhdl
Info (12021): Found 2 design units, including 1 entities, in source file exh_reg_vhdl.vhd
    Info (12022): Found design unit 1: exh_reg_vhdl-behavior
    Info (12023): Found entity 1: exh_reg_vhdl
Info (12021): Found 2 design units, including 1 entities, in source file exh_inpipe_vhdl.vhd
    Info (12022): Found design unit 1: exh_inpipe_vhdl-structure
    Info (12023): Found entity 1: exh_inpipe_vhdl
Info (12127): Elaborating entity "exh_mul12_emu_vhdl" for the top level hierarchy
Info (12128): Elaborating entity "exh_inpipe_vhdl" for hierarchy "exh_inpipe_vhdl:Stage0"
Warning (10036): Verilog HDL or VHDL warning at exh_inpipe_vhdl.vhd(51): object "mcout4" assigned a value but never read
Info (12128): Elaborating entity "exh_reg_vhdl" for hierarchy "exh_inpipe_vhdl:Stage0|exh_reg_vhdl:Mcreg0"
Info (12128): Elaborating entity "exh_4bAND" for hierarchy "exh_inpipe_vhdl:Stage0|exh_4bAND:AND0"
Info (12128): Elaborating entity "exh_4bADD" for hierarchy "exh_inpipe_vhdl:Stage0|exh_4bADD:ADD0"
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 74 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 8 output pins
    Info (21061): Implemented 61 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 733 megabytes
    Info: Processing ended: Tue May 17 20:11:23 2016
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:20


