#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Sep 13 08:16:14 2022
# Process ID: 15028
# Current directory: C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.runs/synth_1
# Command line: vivado.exe -log equal.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source equal.tcl
# Log file: C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.runs/synth_1/equal.vds
# Journal file: C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source equal.tcl -notrace
Command: synth_design -top equal -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27552 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 349.477 ; gain = 102.215
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'equal' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/equal.vhd:45]
INFO: [Synth 8-3491] module 'less' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/less.vhd:34' bound to instance 'uut' of component 'less' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/equal.vhd:94]
INFO: [Synth 8-638] synthesizing module 'less' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/less.vhd:47]
INFO: [Synth 8-3491] module 'NOT_GATE_1to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/NOT_GATE_1to1.vhd:34' bound to instance 'umenor0' of component 'NOT_GATE_1to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/less.vhd:157]
INFO: [Synth 8-638] synthesizing module 'NOT_GATE_1to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/NOT_GATE_1to1.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'NOT_GATE_1to1' (1#1) [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/NOT_GATE_1to1.vhd:39]
INFO: [Synth 8-3491] module 'NOT_GATE_1to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/NOT_GATE_1to1.vhd:34' bound to instance 'unota0' of component 'NOT_GATE_1to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/less.vhd:159]
INFO: [Synth 8-3491] module 'NOT_GATE_1to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/NOT_GATE_1to1.vhd:34' bound to instance 'unota1' of component 'NOT_GATE_1to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/less.vhd:160]
INFO: [Synth 8-3491] module 'NOT_GATE_1to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/NOT_GATE_1to1.vhd:34' bound to instance 'unota2' of component 'NOT_GATE_1to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/less.vhd:161]
INFO: [Synth 8-3491] module 'NOT_GATE_1to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/NOT_GATE_1to1.vhd:34' bound to instance 'unota3' of component 'NOT_GATE_1to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/less.vhd:162]
INFO: [Synth 8-3491] module 'NOT_GATE_1to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/NOT_GATE_1to1.vhd:34' bound to instance 'unotb0' of component 'NOT_GATE_1to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/less.vhd:164]
INFO: [Synth 8-3491] module 'NOT_GATE_1to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/NOT_GATE_1to1.vhd:34' bound to instance 'unotb1' of component 'NOT_GATE_1to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/less.vhd:165]
INFO: [Synth 8-3491] module 'NOT_GATE_1to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/NOT_GATE_1to1.vhd:34' bound to instance 'unotb2' of component 'NOT_GATE_1to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/less.vhd:166]
INFO: [Synth 8-3491] module 'NOT_GATE_1to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/NOT_GATE_1to1.vhd:34' bound to instance 'unotb3' of component 'NOT_GATE_1to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/less.vhd:167]
INFO: [Synth 8-3491] module 'AND_GATE_2to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/AND_GATE_2to1.vhd:34' bound to instance 'uuta1' of component 'AND_GATE_2to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/less.vhd:169]
INFO: [Synth 8-638] synthesizing module 'AND_GATE_2to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/AND_GATE_2to1.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'AND_GATE_2to1' (2#1) [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/AND_GATE_2to1.vhd:40]
INFO: [Synth 8-3491] module 'AND_GATE_2to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/AND_GATE_2to1.vhd:34' bound to instance 'uuta2' of component 'AND_GATE_2to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/less.vhd:170]
INFO: [Synth 8-3491] module 'AND_GATE_2to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/AND_GATE_2to1.vhd:34' bound to instance 'uuta3' of component 'AND_GATE_2to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/less.vhd:171]
INFO: [Synth 8-3491] module 'AND_GATE_2to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/AND_GATE_2to1.vhd:34' bound to instance 'uuta4' of component 'AND_GATE_2to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/less.vhd:172]
INFO: [Synth 8-3491] module 'AND_GATE_2to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/AND_GATE_2to1.vhd:34' bound to instance 'uuta5' of component 'AND_GATE_2to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/less.vhd:173]
INFO: [Synth 8-3491] module 'AND_GATE_2to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/AND_GATE_2to1.vhd:34' bound to instance 'uuta6' of component 'AND_GATE_2to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/less.vhd:174]
INFO: [Synth 8-3491] module 'AND_GATE_2to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/AND_GATE_2to1.vhd:34' bound to instance 'uuta7' of component 'AND_GATE_2to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/less.vhd:175]
INFO: [Synth 8-3491] module 'AND_GATE_2to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/AND_GATE_2to1.vhd:34' bound to instance 'uuta8' of component 'AND_GATE_2to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/less.vhd:176]
INFO: [Synth 8-3491] module 'NOT_GATE_1to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/NOT_GATE_1to1.vhd:34' bound to instance 'uutna1' of component 'NOT_GATE_1to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/less.vhd:178]
INFO: [Synth 8-3491] module 'NOT_GATE_1to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/NOT_GATE_1to1.vhd:34' bound to instance 'uutna2' of component 'NOT_GATE_1to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/less.vhd:179]
INFO: [Synth 8-3491] module 'NOT_GATE_1to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/NOT_GATE_1to1.vhd:34' bound to instance 'uutna3' of component 'NOT_GATE_1to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/less.vhd:180]
INFO: [Synth 8-3491] module 'NOT_GATE_1to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/NOT_GATE_1to1.vhd:34' bound to instance 'uutna4' of component 'NOT_GATE_1to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/less.vhd:181]
INFO: [Synth 8-3491] module 'NOT_GATE_1to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/NOT_GATE_1to1.vhd:34' bound to instance 'uutna5' of component 'NOT_GATE_1to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/less.vhd:182]
INFO: [Synth 8-3491] module 'NOT_GATE_1to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/NOT_GATE_1to1.vhd:34' bound to instance 'uutna6' of component 'NOT_GATE_1to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/less.vhd:183]
INFO: [Synth 8-3491] module 'NOT_GATE_1to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/NOT_GATE_1to1.vhd:34' bound to instance 'uutna7' of component 'NOT_GATE_1to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/less.vhd:184]
INFO: [Synth 8-3491] module 'NOT_GATE_1to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/NOT_GATE_1to1.vhd:34' bound to instance 'uutna8' of component 'NOT_GATE_1to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/less.vhd:185]
INFO: [Synth 8-3491] module 'OR_GATE_2to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/OR_GATE_2to1.vhd:34' bound to instance 'uuto1' of component 'OR_GATE_2to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/less.vhd:187]
INFO: [Synth 8-638] synthesizing module 'OR_GATE_2to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/OR_GATE_2to1.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'OR_GATE_2to1' (3#1) [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/OR_GATE_2to1.vhd:40]
INFO: [Synth 8-3491] module 'OR_GATE_2to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/OR_GATE_2to1.vhd:34' bound to instance 'uuto2' of component 'OR_GATE_2to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/less.vhd:188]
INFO: [Synth 8-3491] module 'OR_GATE_2to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/OR_GATE_2to1.vhd:34' bound to instance 'uuto3' of component 'OR_GATE_2to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/less.vhd:189]
INFO: [Synth 8-3491] module 'OR_GATE_2to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/OR_GATE_2to1.vhd:34' bound to instance 'uuto4' of component 'OR_GATE_2to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/less.vhd:190]
INFO: [Synth 8-3491] module 'OR_GATE_2to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/OR_GATE_2to1.vhd:34' bound to instance 'uuto21' of component 'OR_GATE_2to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/less.vhd:192]
INFO: [Synth 8-3491] module 'OR_GATE_3to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/OR_GATE_3to1.vhd:34' bound to instance 'uuto31' of component 'OR_GATE_3to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/less.vhd:194]
INFO: [Synth 8-638] synthesizing module 'OR_GATE_3to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/OR_GATE_3to1.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'OR_GATE_3to1' (4#1) [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/OR_GATE_3to1.vhd:41]
INFO: [Synth 8-3491] module 'OR_GATE_4to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/OR_GATE_4to1.vhd:34' bound to instance 'uuto41' of component 'OR_GATE_4to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/less.vhd:196]
INFO: [Synth 8-638] synthesizing module 'OR_GATE_4to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/OR_GATE_4to1.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'OR_GATE_4to1' (5#1) [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/OR_GATE_4to1.vhd:42]
INFO: [Synth 8-3491] module 'OR_GATE_5to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/OR_GATE_5to1.vhd:34' bound to instance 'uuto51' of component 'OR_GATE_5to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/less.vhd:198]
INFO: [Synth 8-638] synthesizing module 'OR_GATE_5to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/OR_GATE_5to1.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'OR_GATE_5to1' (6#1) [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/OR_GATE_5to1.vhd:43]
INFO: [Synth 8-3491] module 'AND_GATE_5to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/AND_GATE_5to1.vhd:34' bound to instance 'uutand51' of component 'AND_GATE_5to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/less.vhd:200]
INFO: [Synth 8-638] synthesizing module 'AND_GATE_5to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/AND_GATE_5to1.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'AND_GATE_5to1' (7#1) [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/AND_GATE_5to1.vhd:43]
INFO: [Synth 8-3491] module 'NOT_GATE_1to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/NOT_GATE_1to1.vhd:34' bound to instance 'uutnand51' of component 'NOT_GATE_1to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/less.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'less' (8#1) [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/less.vhd:47]
INFO: [Synth 8-3491] module 'great' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/great.vhd:34' bound to instance 'uut1' of component 'great' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/equal.vhd:95]
INFO: [Synth 8-638] synthesizing module 'great' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/great.vhd:47]
INFO: [Synth 8-3491] module 'NOT_GATE_1to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/NOT_GATE_1to1.vhd:34' bound to instance 'umenor0' of component 'NOT_GATE_1to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/great.vhd:157]
INFO: [Synth 8-3491] module 'NOT_GATE_1to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/NOT_GATE_1to1.vhd:34' bound to instance 'unota0' of component 'NOT_GATE_1to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/great.vhd:159]
INFO: [Synth 8-3491] module 'NOT_GATE_1to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/NOT_GATE_1to1.vhd:34' bound to instance 'unota1' of component 'NOT_GATE_1to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/great.vhd:160]
INFO: [Synth 8-3491] module 'NOT_GATE_1to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/NOT_GATE_1to1.vhd:34' bound to instance 'unota2' of component 'NOT_GATE_1to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/great.vhd:161]
INFO: [Synth 8-3491] module 'NOT_GATE_1to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/NOT_GATE_1to1.vhd:34' bound to instance 'unota3' of component 'NOT_GATE_1to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/great.vhd:162]
INFO: [Synth 8-3491] module 'NOT_GATE_1to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/NOT_GATE_1to1.vhd:34' bound to instance 'unotb0' of component 'NOT_GATE_1to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/great.vhd:164]
INFO: [Synth 8-3491] module 'NOT_GATE_1to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/NOT_GATE_1to1.vhd:34' bound to instance 'unotb1' of component 'NOT_GATE_1to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/great.vhd:165]
INFO: [Synth 8-3491] module 'NOT_GATE_1to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/NOT_GATE_1to1.vhd:34' bound to instance 'unotb2' of component 'NOT_GATE_1to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/great.vhd:166]
INFO: [Synth 8-3491] module 'NOT_GATE_1to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/NOT_GATE_1to1.vhd:34' bound to instance 'unotb3' of component 'NOT_GATE_1to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/great.vhd:167]
INFO: [Synth 8-3491] module 'AND_GATE_2to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/AND_GATE_2to1.vhd:34' bound to instance 'uuta1' of component 'AND_GATE_2to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/great.vhd:169]
INFO: [Synth 8-3491] module 'AND_GATE_2to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/AND_GATE_2to1.vhd:34' bound to instance 'uuta2' of component 'AND_GATE_2to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/great.vhd:170]
INFO: [Synth 8-3491] module 'AND_GATE_2to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/AND_GATE_2to1.vhd:34' bound to instance 'uuta3' of component 'AND_GATE_2to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/great.vhd:171]
INFO: [Synth 8-3491] module 'AND_GATE_2to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/AND_GATE_2to1.vhd:34' bound to instance 'uuta4' of component 'AND_GATE_2to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/great.vhd:172]
INFO: [Synth 8-3491] module 'AND_GATE_2to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/AND_GATE_2to1.vhd:34' bound to instance 'uuta5' of component 'AND_GATE_2to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/great.vhd:173]
INFO: [Synth 8-3491] module 'AND_GATE_2to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/AND_GATE_2to1.vhd:34' bound to instance 'uuta6' of component 'AND_GATE_2to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/great.vhd:174]
INFO: [Synth 8-3491] module 'AND_GATE_2to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/AND_GATE_2to1.vhd:34' bound to instance 'uuta7' of component 'AND_GATE_2to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/great.vhd:175]
INFO: [Synth 8-3491] module 'AND_GATE_2to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/AND_GATE_2to1.vhd:34' bound to instance 'uuta8' of component 'AND_GATE_2to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/great.vhd:176]
INFO: [Synth 8-3491] module 'NOT_GATE_1to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/NOT_GATE_1to1.vhd:34' bound to instance 'uutna1' of component 'NOT_GATE_1to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/great.vhd:178]
INFO: [Synth 8-3491] module 'NOT_GATE_1to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/NOT_GATE_1to1.vhd:34' bound to instance 'uutna2' of component 'NOT_GATE_1to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/great.vhd:179]
INFO: [Synth 8-3491] module 'NOT_GATE_1to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/NOT_GATE_1to1.vhd:34' bound to instance 'uutna3' of component 'NOT_GATE_1to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/great.vhd:180]
INFO: [Synth 8-3491] module 'NOT_GATE_1to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/NOT_GATE_1to1.vhd:34' bound to instance 'uutna4' of component 'NOT_GATE_1to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/great.vhd:181]
INFO: [Synth 8-3491] module 'NOT_GATE_1to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/NOT_GATE_1to1.vhd:34' bound to instance 'uutna5' of component 'NOT_GATE_1to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/great.vhd:182]
INFO: [Synth 8-3491] module 'NOT_GATE_1to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/NOT_GATE_1to1.vhd:34' bound to instance 'uutna6' of component 'NOT_GATE_1to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/great.vhd:183]
INFO: [Synth 8-3491] module 'NOT_GATE_1to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/NOT_GATE_1to1.vhd:34' bound to instance 'uutna7' of component 'NOT_GATE_1to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/great.vhd:184]
INFO: [Synth 8-3491] module 'NOT_GATE_1to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/NOT_GATE_1to1.vhd:34' bound to instance 'uutna8' of component 'NOT_GATE_1to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/great.vhd:185]
INFO: [Synth 8-3491] module 'OR_GATE_2to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/OR_GATE_2to1.vhd:34' bound to instance 'uuto1' of component 'OR_GATE_2to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/great.vhd:187]
INFO: [Synth 8-3491] module 'OR_GATE_2to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/OR_GATE_2to1.vhd:34' bound to instance 'uuto2' of component 'OR_GATE_2to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/great.vhd:188]
INFO: [Synth 8-3491] module 'OR_GATE_2to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/OR_GATE_2to1.vhd:34' bound to instance 'uuto3' of component 'OR_GATE_2to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/great.vhd:189]
INFO: [Synth 8-3491] module 'OR_GATE_2to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/OR_GATE_2to1.vhd:34' bound to instance 'uuto4' of component 'OR_GATE_2to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/great.vhd:190]
INFO: [Synth 8-3491] module 'OR_GATE_2to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/OR_GATE_2to1.vhd:34' bound to instance 'uuto21' of component 'OR_GATE_2to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/great.vhd:192]
INFO: [Synth 8-3491] module 'OR_GATE_3to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/OR_GATE_3to1.vhd:34' bound to instance 'uuto31' of component 'OR_GATE_3to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/great.vhd:194]
INFO: [Synth 8-3491] module 'OR_GATE_4to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/OR_GATE_4to1.vhd:34' bound to instance 'uuto41' of component 'OR_GATE_4to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/great.vhd:196]
INFO: [Synth 8-3491] module 'OR_GATE_5to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/OR_GATE_5to1.vhd:34' bound to instance 'uuto51' of component 'OR_GATE_5to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/great.vhd:198]
INFO: [Synth 8-3491] module 'AND_GATE_5to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/AND_GATE_5to1.vhd:34' bound to instance 'uutand51' of component 'AND_GATE_5to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/great.vhd:200]
INFO: [Synth 8-3491] module 'NOT_GATE_1to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/NOT_GATE_1to1.vhd:34' bound to instance 'uutnand51' of component 'NOT_GATE_1to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/great.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'great' (9#1) [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/great.vhd:47]
INFO: [Synth 8-3491] module 'NOT_GATE_1to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/NOT_GATE_1to1.vhd:34' bound to instance 'uutn1' of component 'NOT_GATE_1to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/equal.vhd:97]
INFO: [Synth 8-3491] module 'NOT_GATE_1to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/NOT_GATE_1to1.vhd:34' bound to instance 'uutn2' of component 'NOT_GATE_1to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/equal.vhd:98]
INFO: [Synth 8-3491] module 'AND_GATE_3to1' declared at 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/AND_GATE_3to1.vhd:34' bound to instance 'uutand1' of component 'AND_GATE_3to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/equal.vhd:101]
INFO: [Synth 8-638] synthesizing module 'AND_GATE_3to1' [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/AND_GATE_3to1.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'AND_GATE_3to1' (10#1) [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/AND_GATE_3to1.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'equal' (11#1) [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/equal.vhd:45]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 405.988 ; gain = 158.727
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 405.988 ; gain = 158.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 405.988 ; gain = 158.727
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/constrs_1/new/cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/equal_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/equal_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 760.441 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 760.441 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 760.441 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 760.441 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 760.441 ; gain = 513.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 760.441 ; gain = 513.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 760.441 ; gain = 513.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 760.441 ; gain = 513.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 760.441 ; gain = 513.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 760.441 ; gain = 513.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 760.441 ; gain = 513.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 760.441 ; gain = 513.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 760.441 ; gain = 513.180
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 760.441 ; gain = 513.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 760.441 ; gain = 513.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 760.441 ; gain = 513.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 760.441 ; gain = 513.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 760.441 ; gain = 513.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     1|
|2     |LUT5 |     4|
|3     |IBUF |    11|
|4     |OBUF |     3|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    19|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 760.441 ; gain = 513.180
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 760.441 ; gain = 158.727
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 760.441 ; gain = 513.180
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 772.109 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
107 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 772.109 ; gain = 524.848
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 772.109 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.runs/synth_1/equal.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file equal_utilization_synth.rpt -pb equal_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep 13 08:16:40 2022...
