// Seed: 1583685943
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout tri0 id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_5 = 1;
  logic id_6;
endmodule
module module_1 #(
    parameter id_0 = 32'd5,
    parameter id_6 = 32'd28
) (
    input uwire _id_0
    , id_2
);
  wire id_3;
  assign id_2 = id_0;
  bit id_4;
  if (1'b0) wire [~  1 'd0 : -1] id_5, _id_6, id_7;
  assign this = id_0;
  logic [7:0][-1] id_8 = (id_7 - -1), id_9, id_10[1  &  id_6 : id_0];
  wire [-1 : 1] id_11;
  assign id_10 = id_9;
  module_0 modCall_1 (
      id_3,
      id_11,
      id_11,
      id_9,
      id_5
  );
  initial id_4 <= 1;
  wire [-1 : 1] id_12, id_13, id_14, id_15, id_16;
endmodule
