# vsim -coverage work.top -voptargs=""+cover=bcsf"" 
# Start time: 19:40:07 on Mar 04,2025
# ** Note: (vsim-3812) Design is being optimized...
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Warning: (vopt-13408) Code coverage will be disabled for some DUs/packages/classes and source files.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.top_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top(fast)
# Loading work.alu_if(fast)
# Loading C:/questasim64_2024.2/uvm-1.1d\win64\uvm_dpi.dll
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test alu_base_test...
# UVM_INFO test.sv(75) @ 0: uvm_test_top [TEST] Set report server severities and outputs
# UVM_INFO environment.sv(47) @ 0: uvm_test_top.env [ENV] ENV Building
# UVM_INFO agent.sv(24) @ 0: uvm_test_top.env.agent [AGENT] Agent Building
# UVM_INFO agent.sv(24) @ 0: uvm_test_top.env.agent [AGENT] Agent Building
# UVM_INFO agent.sv(43) @ 0: uvm_test_top.env.agent [AGENT] Set report server severities and outputs
# UVM_INFO driver.sv(44) @ 0: uvm_test_top.env.agent.driver [DRV] Set report server severities and outputs
# UVM_INFO driver.sv(48) @ 0: uvm_test_top.env.agent.driver [DRV] DRIVER Building
# UVM_INFO monitor.sv(64) @ 0: uvm_test_top.env.agent.monitor [MONITOR] Set report server severities and outputs
# UVM_INFO scoreboard.sv(73) @ 0: uvm_test_top.env.scoreboard [SCB] Set report server severities and outputs
# UVM_INFO scoreboard.sv(97) @ 0: uvm_test_top.env.scoreboard [SCB] SCB started
# UVM_INFO monitor.sv(87) @ 0: uvm_test_top.env.agent.monitor [MONITOR] Monitor started
# UVM_INFO sequencer.sv(1301) @ 5000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === ADD: Positive Overflow (7FFFFFFF + 1) ===
# Operation Type: ADD
# Instruction Type: R_TYPE
# RS1: 7fffffff
# RS2: 00000001
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# ** Error: Stall and flush asserted simultaneously
#    Time: 5 ns Started: 5 ns  Scope: top.dut_if File: interface.sv Line: 151
# UVM_INFO scoreboard.sv(179) @ 15000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction           1 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 00
# RS1: ffffffff
# RS2: ffffffff
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 15000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction           1 Outputs *****
# RS1_ADDR: 00
# RS1: 00000000
# RS2: 00000000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: UNKNOWN
# Exception: 0000
# Y: 00000000
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 0
# RD_ADDR: 00
# RD: 00000000
# RD_VALID: 0
# STALL_FROM_ALU: 0
# CE: 0
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 15000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 15000: uvm_test_top.env.scoreboard [SCB] A: ffffffff
# B: ffffffff
# OP: 0001
# UVM_ERROR scoreboard.sv(317) @ 15000: uvm_test_top.env.scoreboard [SCB] ALU Operation Mismatch: Expected fffffffe, Got 00000000
# UVM_INFO scoreboard.sv(288) @ 15000: uvm_test_top.env.scoreboard [SCB] Transaction           1 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 15000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === ADD: Maximum Values (FFFFFFFF + FFFFFFFF) ===
# Operation Type: ADD
# Instruction Type: R_TYPE
# RS1: ffffffff
# RS2: ffffffff
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO sequencer.sv(1301) @ 25000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === ADD: Zero Plus Zero (0 + 0) ===
# Operation Type: ADD
# Instruction Type: R_TYPE
# RS1: 00000000
# RS2: 00000000
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 25000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction           2 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 00
# RS1: ffffffff
# RS2: ffffffff
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 25000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction           2 Outputs *****
# RS1_ADDR: 00
# RS1: ffffffff
# RS2: ffffffff
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: fffffffe
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: fffffffe
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 25000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 25000: uvm_test_top.env.scoreboard [SCB] A: ffffffff
# B: ffffffff
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 25000: uvm_test_top.env.scoreboard [SCB] Transaction           2 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 35000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === ADD: Negative Plus Positive (80000000 + 80000000) ===
# Operation Type: ADD
# Instruction Type: R_TYPE
# RS1: 80000000
# RS2: 80000000
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 35000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction           3 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 00
# RS1: 00000000
# RS2: 00000000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 35000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction           3 Outputs *****
# RS1_ADDR: 00
# RS1: 00000000
# RS2: 00000000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 35000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 35000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: 00000000
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 35000: uvm_test_top.env.scoreboard [SCB] Transaction           3 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 45000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === ADD: Small Positive Values (1 + 2) ===
# Operation Type: ADD
# Instruction Type: R_TYPE
# RS1: 00000001
# RS2: 00000002
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 45000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction           4 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 00
# RS1: 80000000
# RS2: 80000000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 45000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction           4 Outputs *****
# RS1_ADDR: 00
# RS1: 80000000
# RS2: 80000000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 45000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 45000: uvm_test_top.env.scoreboard [SCB] A: 80000000
# B: 80000000
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 45000: uvm_test_top.env.scoreboard [SCB] Transaction           4 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 55000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === ADD: I_TYPE with Immediate (100 + 200) ===
# Operation Type: ADD
# Instruction Type: I_TYPE
# RS1: 00000100
# RS2: 00000000
# IMM: 00000200
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 55000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction           5 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 00
# RS1: 00000001
# RS2: 00000002
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 55000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction           5 Outputs *****
# RS1_ADDR: 00
# RS1: 00000001
# RS2: 00000002
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000003
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000003
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 55000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 55000: uvm_test_top.env.scoreboard [SCB] A: 00000001
# B: 00000002
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 55000: uvm_test_top.env.scoreboard [SCB] Transaction           5 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 65000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === ADD: Negative Overflow (80000000 + 80000001) ===
# Operation Type: ADD
# Instruction Type: R_TYPE
# RS1: 80000000
# RS2: 80000001
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 65000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction           6 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 00
# RS1: 00000100
# RS2: 00000000
# IMM: 00000200
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 65000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction           6 Outputs *****
# RS1_ADDR: 00
# RS1: 00000100
# RS2: 00000000
# IMM: 00000200
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000300
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000300
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 65000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 65000: uvm_test_top.env.scoreboard [SCB] A: 00000100
# B: 00000200
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 65000: uvm_test_top.env.scoreboard [SCB] Transaction           6 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 75000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === ADD: Positive Plus Negative (1000 + FFFFF000) ===
# Operation Type: ADD
# Instruction Type: R_TYPE
# RS1: 00001000
# RS2: fffff000
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 75000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction           7 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 00
# RS1: 80000000
# RS2: 80000001
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 75000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction           7 Outputs *****
# RS1_ADDR: 00
# RS1: 80000000
# RS2: 80000001
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 75000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 75000: uvm_test_top.env.scoreboard [SCB] A: 80000000
# B: 80000001
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 75000: uvm_test_top.env.scoreboard [SCB] Transaction           7 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 85000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === ADD: Large Positive Values (40000000 + 3FFFFFFF) ===
# Operation Type: ADD
# Instruction Type: R_TYPE
# RS1: 40000000
# RS2: 3fffffff
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 85000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction           8 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 00
# RS1: 00001000
# RS2: fffff000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 85000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction           8 Outputs *****
# RS1_ADDR: 00
# RS1: 00001000
# RS2: fffff000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 85000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 85000: uvm_test_top.env.scoreboard [SCB] A: 00001000
# B: fffff000
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 85000: uvm_test_top.env.scoreboard [SCB] Transaction           8 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 95000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === ADD: Zero Plus Negative (0 + 80000000) ===
# Operation Type: ADD
# Instruction Type: R_TYPE
# RS1: 00000000
# RS2: 80000000
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 95000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction           9 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 00
# RS1: 40000000
# RS2: 3fffffff
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 95000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction           9 Outputs *****
# RS1_ADDR: 00
# RS1: 40000000
# RS2: 3fffffff
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 7fffffff
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 7fffffff
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 95000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 95000: uvm_test_top.env.scoreboard [SCB] A: 40000000
# B: 3fffffff
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 95000: uvm_test_top.env.scoreboard [SCB] Transaction           9 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 105000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === ADD: Negative Plus Negative (C0000000 + C0000000) ===
# Operation Type: ADD
# Instruction Type: R_TYPE
# RS1: c0000000
# RS2: c0000000
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 105000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          10 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 00
# RS1: 00000000
# RS2: 80000000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 105000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          10 Outputs *****
# RS1_ADDR: 00
# RS1: 00000000
# RS2: 80000000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 80000000
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 80000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 105000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 105000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: 80000000
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 105000: uvm_test_top.env.scoreboard [SCB] Transaction          10 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 115000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === ADD: Positive Boundary Transition (7FFFFFFE + 2) ===
# Operation Type: ADD
# Instruction Type: R_TYPE
# RS1: 7ffffffe
# RS2: 00000002
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 115000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          11 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 00
# RS1: c0000000
# RS2: c0000000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 115000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          11 Outputs *****
# RS1_ADDR: 00
# RS1: c0000000
# RS2: c0000000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 80000000
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 80000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 115000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 115000: uvm_test_top.env.scoreboard [SCB] A: c0000000
# B: c0000000
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 115000: uvm_test_top.env.scoreboard [SCB] Transaction          11 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 125000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === SUB: Negative Underflow (80000000 - 1) ===
# Operation Type: SUB
# Instruction Type: R_TYPE
# RS1: 80000000
# RS2: 00000001
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 125000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          12 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 00
# RS1: 7ffffffe
# RS2: 00000002
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 125000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          12 Outputs *****
# RS1_ADDR: 00
# RS1: 7ffffffe
# RS2: 00000002
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 80000000
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 80000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 125000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 125000: uvm_test_top.env.scoreboard [SCB] A: 7ffffffe
# B: 00000002
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 125000: uvm_test_top.env.scoreboard [SCB] Transaction          12 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 135000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === SUB: Zero Result (5A5A5A5A - 5A5A5A5A) ===
# Operation Type: SUB
# Instruction Type: R_TYPE
# RS1: 5a5a5a5a
# RS2: 5a5a5a5a
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 135000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          13 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 00
# RS1: 80000000
# RS2: 00000001
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 135000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          13 Outputs *****
# RS1_ADDR: 00
# RS1: 80000000
# RS2: 00000001
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 7fffffff
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 7fffffff
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 135000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 135000: uvm_test_top.env.scoreboard [SCB] A: 80000000
# B: 00000001
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 135000: uvm_test_top.env.scoreboard [SCB] Transaction          13 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 145000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === SUB: Positive Minus Negative (7FFFFFFF - 80000000) ===
# Operation Type: SUB
# Instruction Type: R_TYPE
# RS1: 7fffffff
# RS2: 80000000
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 145000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          14 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 00
# RS1: 5a5a5a5a
# RS2: 5a5a5a5a
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 145000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          14 Outputs *****
# RS1_ADDR: 00
# RS1: 5a5a5a5a
# RS2: 5a5a5a5a
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 145000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 145000: uvm_test_top.env.scoreboard [SCB] A: 5a5a5a5a
# B: 5a5a5a5a
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 145000: uvm_test_top.env.scoreboard [SCB] Transaction          14 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 155000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === SUB: Maximum Minus Zero (FFFFFFFF - 0) ===
# Operation Type: SUB
# Instruction Type: R_TYPE
# RS1: ffffffff
# RS2: 00000000
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 155000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          15 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 00
# RS1: 7fffffff
# RS2: 80000000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 155000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          15 Outputs *****
# RS1_ADDR: 00
# RS1: 7fffffff
# RS2: 80000000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: ffffffff
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: ffffffff
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 155000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 155000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: 80000000
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 155000: uvm_test_top.env.scoreboard [SCB] Transaction          15 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 165000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === SUB: Small Positive Difference (5 - 3) ===
# Operation Type: SUB
# Instruction Type: R_TYPE
# RS1: 00000005
# RS2: 00000003
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 165000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          16 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 00
# RS1: ffffffff
# RS2: 00000000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 165000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          16 Outputs *****
# RS1_ADDR: 00
# RS1: ffffffff
# RS2: 00000000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: ffffffff
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: ffffffff
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 165000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 165000: uvm_test_top.env.scoreboard [SCB] A: ffffffff
# B: 00000000
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 165000: uvm_test_top.env.scoreboard [SCB] Transaction          16 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 175000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === SUB: I_TYPE with Immediate (1000 - 500) ===
# Operation Type: SUB
# Instruction Type: I_TYPE
# RS1: 00001000
# RS2: 00000000
# IMM: 00000500
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 175000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          17 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 00
# RS1: 00000005
# RS2: 00000003
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 175000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          17 Outputs *****
# RS1_ADDR: 00
# RS1: 00000005
# RS2: 00000003
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000002
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000002
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 175000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 175000: uvm_test_top.env.scoreboard [SCB] A: 00000005
# B: 00000003
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 175000: uvm_test_top.env.scoreboard [SCB] Transaction          17 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 185000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === SUB: Negative Minus Negative (80000000 - 80000001) ===
# Operation Type: SUB
# Instruction Type: R_TYPE
# RS1: 80000000
# RS2: 80000001
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 185000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          18 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 00
# RS1: 00001000
# RS2: 00000000
# IMM: 00000500
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 185000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          18 Outputs *****
# RS1_ADDR: 00
# RS1: 00001000
# RS2: 00000000
# IMM: 00000500
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000b00
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000b00
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 185000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 185000: uvm_test_top.env.scoreboard [SCB] A: 00001000
# B: 00000500
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 185000: uvm_test_top.env.scoreboard [SCB] Transaction          18 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 195000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === SUB: Zero Minus Positive (0 - 1) ===
# Operation Type: SUB
# Instruction Type: R_TYPE
# RS1: 00000000
# RS2: 00000001
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 195000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          19 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 00
# RS1: 80000000
# RS2: 80000001
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 195000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          19 Outputs *****
# RS1_ADDR: 00
# RS1: 80000000
# RS2: 80000001
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: ffffffff
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: ffffffff
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 195000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 195000: uvm_test_top.env.scoreboard [SCB] A: 80000000
# B: 80000001
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 195000: uvm_test_top.env.scoreboard [SCB] Transaction          19 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 205000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === SUB: Positive Minus Positive (7FFFFFFF - 1000) ===
# Operation Type: SUB
# Instruction Type: R_TYPE
# RS1: 7fffffff
# RS2: 00001000
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 205000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          20 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 00
# RS1: 00000000
# RS2: 00000001
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 205000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          20 Outputs *****
# RS1_ADDR: 00
# RS1: 00000000
# RS2: 00000001
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: ffffffff
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: ffffffff
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 205000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 205000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: 00000001
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 205000: uvm_test_top.env.scoreboard [SCB] Transaction          20 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 215000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === SUB: Negative Minus Positive (80000000 - 7FFFFFFF) ===
# Operation Type: SUB
# Instruction Type: R_TYPE
# RS1: 80000000
# RS2: 7fffffff
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 215000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          21 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 00
# RS1: 7fffffff
# RS2: 00001000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 215000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          21 Outputs *****
# RS1_ADDR: 00
# RS1: 7fffffff
# RS2: 00001000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 7fffefff
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 7fffefff
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 215000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 215000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: 00001000
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 215000: uvm_test_top.env.scoreboard [SCB] Transaction          21 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 225000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === SUB: Minimum Minus Maximum (80000000 - FFFFFFFF) ===
# Operation Type: SUB
# Instruction Type: R_TYPE
# RS1: 80000000
# RS2: ffffffff
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 225000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          22 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 00
# RS1: 80000000
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 225000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          22 Outputs *****
# RS1_ADDR: 00
# RS1: 80000000
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 225000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 225000: uvm_test_top.env.scoreboard [SCB] A: 80000000
# B: 7fffffff
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 225000: uvm_test_top.env.scoreboard [SCB] Transaction          22 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 235000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === SUB: Positive Boundary Transition (1 - 2) ===
# Operation Type: SUB
# Instruction Type: R_TYPE
# RS1: 00000001
# RS2: 00000002
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 235000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          23 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 00
# RS1: 80000000
# RS2: ffffffff
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 235000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          23 Outputs *****
# RS1_ADDR: 00
# RS1: 80000000
# RS2: ffffffff
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 80000001
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 80000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 235000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 235000: uvm_test_top.env.scoreboard [SCB] A: 80000000
# B: ffffffff
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 235000: uvm_test_top.env.scoreboard [SCB] Transaction          23 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 245000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === AND: Alternating Bits (AAAAAAAA & 55555555) ===
# Operation Type: AND
# Instruction Type: R_TYPE
# RS1: aaaaaaaa
# RS2: 55555555
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 245000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          24 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 00
# RS1: 00000001
# RS2: 00000002
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 245000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          24 Outputs *****
# RS1_ADDR: 00
# RS1: 00000001
# RS2: 00000002
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: ffffffff
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: ffffffff
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 245000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 245000: uvm_test_top.env.scoreboard [SCB] A: 00000001
# B: 00000002
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 245000: uvm_test_top.env.scoreboard [SCB] Transaction          24 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 255000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === AND: All Ones (FFFFFFFF & FFFFFFFF) ===
# Operation Type: AND
# Instruction Type: R_TYPE
# RS1: ffffffff
# RS2: ffffffff
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 255000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          25 Inputs *****
# Operation Type: AND
# RS1_ADDR: 00
# RS1: aaaaaaaa
# RS2: 55555555
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 255000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          25 Outputs *****
# RS1_ADDR: 00
# RS1: aaaaaaaa
# RS2: 55555555
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 255000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 255000: uvm_test_top.env.scoreboard [SCB] A: aaaaaaaa
# B: 55555555
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 255000: uvm_test_top.env.scoreboard [SCB] Transaction          25 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 265000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === AND: All Zeros (00000000 & 00000000) ===
# Operation Type: AND
# Instruction Type: R_TYPE
# RS1: 00000000
# RS2: 00000000
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 265000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          26 Inputs *****
# Operation Type: AND
# RS1_ADDR: 00
# RS1: ffffffff
# RS2: ffffffff
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 265000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          26 Outputs *****
# RS1_ADDR: 00
# RS1: ffffffff
# RS2: ffffffff
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: ffffffff
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: ffffffff
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 265000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 265000: uvm_test_top.env.scoreboard [SCB] A: ffffffff
# B: ffffffff
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 265000: uvm_test_top.env.scoreboard [SCB] Transaction          26 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 275000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === AND: Zero and Ones (00000000 & FFFFFFFF) ===
# Operation Type: AND
# Instruction Type: R_TYPE
# RS1: 00000000
# RS2: ffffffff
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 275000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          27 Inputs *****
# Operation Type: AND
# RS1_ADDR: 00
# RS1: 00000000
# RS2: 00000000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 275000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          27 Outputs *****
# RS1_ADDR: 00
# RS1: 00000000
# RS2: 00000000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 275000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 275000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: 00000000
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 275000: uvm_test_top.env.scoreboard [SCB] Transaction          27 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 285000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === AND: Single Bit Set (00000001 & 00000001) ===
# Operation Type: AND
# Instruction Type: R_TYPE
# RS1: 00000001
# RS2: 00000001
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 285000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          28 Inputs *****
# Operation Type: AND
# RS1_ADDR: 00
# RS1: 00000000
# RS2: ffffffff
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 285000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          28 Outputs *****
# RS1_ADDR: 00
# RS1: 00000000
# RS2: ffffffff
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 285000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 285000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: ffffffff
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 285000: uvm_test_top.env.scoreboard [SCB] Transaction          28 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 295000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === AND: I_TYPE with Immediate (F0F0F0F0 & 0F0F0F0F) ===
# Operation Type: AND
# Instruction Type: I_TYPE
# RS1: f0f0f0f0
# RS2: 00000000
# IMM: 0f0f0f0f
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 295000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          29 Inputs *****
# Operation Type: AND
# RS1_ADDR: 00
# RS1: 00000001
# RS2: 00000001
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 295000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          29 Outputs *****
# RS1_ADDR: 00
# RS1: 00000001
# RS2: 00000001
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 295000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 295000: uvm_test_top.env.scoreboard [SCB] A: 00000001
# B: 00000001
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 295000: uvm_test_top.env.scoreboard [SCB] Transaction          29 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 305000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === AND: Complementary Patterns (FFFF0000 & 0000FFFF) ===
# Operation Type: AND
# Instruction Type: R_TYPE
# RS1: ffff0000
# RS2: 0000ffff
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 305000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          30 Inputs *****
# Operation Type: AND
# RS1_ADDR: 00
# RS1: f0f0f0f0
# RS2: 00000000
# IMM: 0f0f0f0f
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 305000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          30 Outputs *****
# RS1_ADDR: 00
# RS1: f0f0f0f0
# RS2: 00000000
# IMM: 00000f0f
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 305000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 305000: uvm_test_top.env.scoreboard [SCB] A: f0f0f0f0
# B: 0f0f0f0f
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 305000: uvm_test_top.env.scoreboard [SCB] Transaction          30 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 315000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === AND: High Bits Only (FF000000 & FFFFFFFF) ===
# Operation Type: AND
# Instruction Type: R_TYPE
# RS1: ff000000
# RS2: ffffffff
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 315000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          31 Inputs *****
# Operation Type: AND
# RS1_ADDR: 00
# RS1: ffff0000
# RS2: 0000ffff
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 315000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          31 Outputs *****
# RS1_ADDR: 00
# RS1: ffff0000
# RS2: 0000ffff
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 315000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 315000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: 0000ffff
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 315000: uvm_test_top.env.scoreboard [SCB] Transaction          31 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 325000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === AND: Low Bits Only (000000FF & 00000FFF) ===
# Operation Type: AND
# Instruction Type: R_TYPE
# RS1: 000000ff
# RS2: 00000fff
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 325000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          32 Inputs *****
# Operation Type: AND
# RS1_ADDR: 00
# RS1: ff000000
# RS2: ffffffff
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 325000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          32 Outputs *****
# RS1_ADDR: 00
# RS1: ff000000
# RS2: ffffffff
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: ff000000
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: ff000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 325000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 325000: uvm_test_top.env.scoreboard [SCB] A: ff000000
# B: ffffffff
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 325000: uvm_test_top.env.scoreboard [SCB] Transaction          32 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 335000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === OR: Complementary Patterns (F0F0F0F0 | 0F0F0F0F) ===
# Operation Type: OR
# Instruction Type: R_TYPE
# RS1: f0f0f0f0
# RS2: 0f0f0f0f
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 335000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          33 Inputs *****
# Operation Type: AND
# RS1_ADDR: 00
# RS1: 000000ff
# RS2: 00000fff
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 335000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          33 Outputs *****
# RS1_ADDR: 00
# RS1: 000000ff
# RS2: 00000fff
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 000000ff
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 000000ff
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 335000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 335000: uvm_test_top.env.scoreboard [SCB] A: 000000ff
# B: 00000fff
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 335000: uvm_test_top.env.scoreboard [SCB] Transaction          33 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 345000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === OR: All Zeros (00000000 | 00000000) ===
# Operation Type: OR
# Instruction Type: R_TYPE
# RS1: 00000000
# RS2: 00000000
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 345000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          34 Inputs *****
# Operation Type: OR
# RS1_ADDR: 00
# RS1: f0f0f0f0
# RS2: 0f0f0f0f
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 345000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          34 Outputs *****
# RS1_ADDR: 00
# RS1: f0f0f0f0
# RS2: 0f0f0f0f
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: ffffffff
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: ffffffff
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 345000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 345000: uvm_test_top.env.scoreboard [SCB] A: f0f0f0f0
# B: 0f0f0f0f
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 345000: uvm_test_top.env.scoreboard [SCB] Transaction          34 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 355000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === OR: Zero with Ones (00000000 | FFFFFFFF) ===
# Operation Type: OR
# Instruction Type: R_TYPE
# RS1: 00000000
# RS2: ffffffff
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 355000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          35 Inputs *****
# Operation Type: OR
# RS1_ADDR: 00
# RS1: 00000000
# RS2: 00000000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 355000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          35 Outputs *****
# RS1_ADDR: 00
# RS1: 00000000
# RS2: 00000000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 355000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 355000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: 00000000
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 355000: uvm_test_top.env.scoreboard [SCB] Transaction          35 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 365000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === OR: All Ones (FFFFFFFF | FFFFFFFF) ===
# Operation Type: OR
# Instruction Type: R_TYPE
# RS1: ffffffff
# RS2: ffffffff
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 365000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          36 Inputs *****
# Operation Type: OR
# RS1_ADDR: 00
# RS1: 00000000
# RS2: ffffffff
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 365000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          36 Outputs *****
# RS1_ADDR: 00
# RS1: 00000000
# RS2: ffffffff
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: ffffffff
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: ffffffff
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 365000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 365000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: ffffffff
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 365000: uvm_test_top.env.scoreboard [SCB] Transaction          36 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 375000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === OR: Single Bit Set (00000001 | 00000002) ===
# Operation Type: OR
# Instruction Type: R_TYPE
# RS1: 00000001
# RS2: 00000002
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 375000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          37 Inputs *****
# Operation Type: OR
# RS1_ADDR: 00
# RS1: ffffffff
# RS2: ffffffff
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 375000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          37 Outputs *****
# RS1_ADDR: 00
# RS1: ffffffff
# RS2: ffffffff
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: ffffffff
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: ffffffff
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 375000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 375000: uvm_test_top.env.scoreboard [SCB] A: ffffffff
# B: ffffffff
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 375000: uvm_test_top.env.scoreboard [SCB] Transaction          37 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 385000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === OR: I_TYPE with Immediate (AAAA0000 | 0000AAAA) ===
# Operation Type: OR
# Instruction Type: I_TYPE
# RS1: aaaa0000
# RS2: 00000000
# IMM: 0000aaaa
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 385000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          38 Inputs *****
# Operation Type: OR
# RS1_ADDR: 00
# RS1: 00000001
# RS2: 00000002
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 385000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          38 Outputs *****
# RS1_ADDR: 00
# RS1: 00000001
# RS2: 00000002
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000003
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000003
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 385000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 385000: uvm_test_top.env.scoreboard [SCB] A: 00000001
# B: 00000002
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 385000: uvm_test_top.env.scoreboard [SCB] Transaction          38 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 395000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === OR: Alternating Bits (55555555 | AAAAAAAA) ===
# Operation Type: OR
# Instruction Type: R_TYPE
# RS1: 55555555
# RS2: aaaaaaaa
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 395000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          39 Inputs *****
# Operation Type: OR
# RS1_ADDR: 00
# RS1: aaaa0000
# RS2: 00000000
# IMM: 0000aaaa
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 395000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          39 Outputs *****
# RS1_ADDR: 00
# RS1: aaaa0000
# RS2: 00000000
# IMM: 00000aaa
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: aaaaaaaa
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: aaaaaaaa
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 395000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 395000: uvm_test_top.env.scoreboard [SCB] A: aaaa0000
# B: 0000aaaa
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 395000: uvm_test_top.env.scoreboard [SCB] Transaction          39 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 405000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === OR: High Bits Only (FF000000 | 00FF0000) ===
# Operation Type: OR
# Instruction Type: R_TYPE
# RS1: ff000000
# RS2: 00ff0000
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 405000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          40 Inputs *****
# Operation Type: OR
# RS1_ADDR: 00
# RS1: 55555555
# RS2: aaaaaaaa
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 405000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          40 Outputs *****
# RS1_ADDR: 00
# RS1: 55555555
# RS2: aaaaaaaa
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: ffffffff
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: ffffffff
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 405000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 405000: uvm_test_top.env.scoreboard [SCB] A: 55555555
# B: aaaaaaaa
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 405000: uvm_test_top.env.scoreboard [SCB] Transaction          40 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 415000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === OR: Low Bits Only (000000FF | 0000000F) ===
# Operation Type: OR
# Instruction Type: R_TYPE
# RS1: 000000ff
# RS2: 0000000f
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 415000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          41 Inputs *****
# Operation Type: OR
# RS1_ADDR: 00
# RS1: ff000000
# RS2: 00ff0000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 415000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          41 Outputs *****
# RS1_ADDR: 00
# RS1: ff000000
# RS2: 00ff0000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: ffff0000
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: ffff0000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 415000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 415000: uvm_test_top.env.scoreboard [SCB] A: ff000000
# B: 00ff0000
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 415000: uvm_test_top.env.scoreboard [SCB] Transaction          41 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 425000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === XOR: Identical Values (AAAAAAAA ^ AAAAAAAA) ===
# Operation Type: XOR
# Instruction Type: R_TYPE
# RS1: aaaaaaaa
# RS2: aaaaaaaa
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 425000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          42 Inputs *****
# Operation Type: OR
# RS1_ADDR: 00
# RS1: 000000ff
# RS2: 0000000f
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 425000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          42 Outputs *****
# RS1_ADDR: 00
# RS1: 000000ff
# RS2: 0000000f
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 000000ff
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 000000ff
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 425000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 425000: uvm_test_top.env.scoreboard [SCB] A: 000000ff
# B: 0000000f
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 425000: uvm_test_top.env.scoreboard [SCB] Transaction          42 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 435000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === XOR: Complementary Values (55555555 ^ AAAAAAAA) ===
# Operation Type: XOR
# Instruction Type: R_TYPE
# RS1: 55555555
# RS2: aaaaaaaa
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 435000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          43 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 00
# RS1: aaaaaaaa
# RS2: aaaaaaaa
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 435000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          43 Outputs *****
# RS1_ADDR: 00
# RS1: aaaaaaaa
# RS2: aaaaaaaa
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 435000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 435000: uvm_test_top.env.scoreboard [SCB] A: aaaaaaaa
# B: aaaaaaaa
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 435000: uvm_test_top.env.scoreboard [SCB] Transaction          43 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 445000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === XOR: All Zeros (00000000 ^ 00000000) ===
# Operation Type: XOR
# Instruction Type: R_TYPE
# RS1: 00000000
# RS2: 00000000
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 445000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          44 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 00
# RS1: 55555555
# RS2: aaaaaaaa
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 445000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          44 Outputs *****
# RS1_ADDR: 00
# RS1: 55555555
# RS2: aaaaaaaa
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: ffffffff
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: ffffffff
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 445000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 445000: uvm_test_top.env.scoreboard [SCB] A: 55555555
# B: aaaaaaaa
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 445000: uvm_test_top.env.scoreboard [SCB] Transaction          44 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 455000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === XOR: Zero with Ones (00000000 ^ FFFFFFFF) ===
# Operation Type: XOR
# Instruction Type: R_TYPE
# RS1: 00000000
# RS2: ffffffff
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 455000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          45 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 00
# RS1: 00000000
# RS2: 00000000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 455000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          45 Outputs *****
# RS1_ADDR: 00
# RS1: 00000000
# RS2: 00000000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 455000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 455000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: 00000000
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 455000: uvm_test_top.env.scoreboard [SCB] Transaction          45 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 465000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === XOR: All Ones (FFFFFFFF ^ FFFFFFFF) ===
# Operation Type: XOR
# Instruction Type: R_TYPE
# RS1: ffffffff
# RS2: ffffffff
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 465000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          46 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 00
# RS1: 00000000
# RS2: ffffffff
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 465000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          46 Outputs *****
# RS1_ADDR: 00
# RS1: 00000000
# RS2: ffffffff
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: ffffffff
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: ffffffff
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 465000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 465000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: ffffffff
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 465000: uvm_test_top.env.scoreboard [SCB] Transaction          46 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 475000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === XOR: I_TYPE with Immediate (FFFF0000 ^ 0000FFFF) ===
# Operation Type: XOR
# Instruction Type: I_TYPE
# RS1: ffff0000
# RS2: 00000000
# IMM: 0000ffff
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 475000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          47 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 00
# RS1: ffffffff
# RS2: ffffffff
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 475000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          47 Outputs *****
# RS1_ADDR: 00
# RS1: ffffffff
# RS2: ffffffff
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 475000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 475000: uvm_test_top.env.scoreboard [SCB] A: ffffffff
# B: ffffffff
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 475000: uvm_test_top.env.scoreboard [SCB] Transaction          47 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 485000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === XOR: Single Bit Difference (00000001 ^ 00000000) ===
# Operation Type: XOR
# Instruction Type: R_TYPE
# RS1: 00000001
# RS2: 00000000
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 485000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          48 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 00
# RS1: ffff0000
# RS2: 00000000
# IMM: 0000ffff
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 485000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          48 Outputs *****
# RS1_ADDR: 00
# RS1: ffff0000
# RS2: 00000000
# IMM: 00000fff
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: ffffffff
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: ffffffff
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 485000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 485000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: 0000ffff
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 485000: uvm_test_top.env.scoreboard [SCB] Transaction          48 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 495000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === XOR: High Bits Only (FF000000 ^ F0000000) ===
# Operation Type: XOR
# Instruction Type: R_TYPE
# RS1: ff000000
# RS2: f0000000
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 495000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          49 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 00
# RS1: 00000001
# RS2: 00000000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 495000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          49 Outputs *****
# RS1_ADDR: 00
# RS1: 00000001
# RS2: 00000000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 495000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 495000: uvm_test_top.env.scoreboard [SCB] A: 00000001
# B: 00000000
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 495000: uvm_test_top.env.scoreboard [SCB] Transaction          49 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 505000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === XOR: Low Bits Only (000000FF ^ 0000000F) ===
# Operation Type: XOR
# Instruction Type: R_TYPE
# RS1: 000000ff
# RS2: 0000000f
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 505000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          50 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 00
# RS1: ff000000
# RS2: f0000000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 505000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          50 Outputs *****
# RS1_ADDR: 00
# RS1: ff000000
# RS2: f0000000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 0f000000
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 0f000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 505000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 505000: uvm_test_top.env.scoreboard [SCB] A: ff000000
# B: f0000000
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 505000: uvm_test_top.env.scoreboard [SCB] Transaction          50 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 515000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Reset: Active with ADD ===
# Operation Type: ADD
# Instruction Type: R_TYPE
# RS1: 7fffffff
# RS2: 00000001
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 0
# UVM_INFO scoreboard.sv(179) @ 515000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          51 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 00
# RS1: 000000ff
# RS2: 0000000f
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 515000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          51 Outputs *****
# RS1_ADDR: 00
# RS1: 000000ff
# RS2: 0000000f
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 000000f0
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 000000f0
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 0
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 515000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 515000: uvm_test_top.env.scoreboard [SCB] A: 000000ff
# B: 0000000f
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 515000: uvm_test_top.env.scoreboard [SCB] Transaction          51 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 525000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Reset: Deasserted with ADD ===
# Operation Type: ADD
# Instruction Type: R_TYPE
# RS1: 00000001
# RS2: 00000002
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 525000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          52 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 00
# RS1: 7fffffff
# RS2: 00000001
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 0
# UVM_INFO scoreboard.sv(199) @ 525000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          52 Outputs *****
# RS1_ADDR: 00
# RS1: 000000ff
# RS2: 0000000f
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 000000f0
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 000000f0
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 0
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(288) @ 525000: uvm_test_top.env.scoreboard [SCB] Transaction          52 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 535000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Reset: Active with SUB ===
# Operation Type: SUB
# Instruction Type: R_TYPE
# RS1: 80000000
# RS2: 00000001
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 0
# UVM_INFO scoreboard.sv(179) @ 535000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          53 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 00
# RS1: 00000001
# RS2: 00000002
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 535000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          53 Outputs *****
# RS1_ADDR: 00
# RS1: 00000001
# RS2: 00000002
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000003
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000003
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 0
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 535000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 535000: uvm_test_top.env.scoreboard [SCB] A: 00000001
# B: 00000002
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 535000: uvm_test_top.env.scoreboard [SCB] Transaction          53 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 545000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Reset: Active with AND ===
# Operation Type: AND
# Instruction Type: R_TYPE
# RS1: aaaaaaaa
# RS2: 55555555
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 0
# UVM_INFO scoreboard.sv(179) @ 545000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          54 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 00
# RS1: 80000000
# RS2: 00000001
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 0
# UVM_INFO scoreboard.sv(199) @ 545000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          54 Outputs *****
# RS1_ADDR: 00
# RS1: 00000001
# RS2: 00000002
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000003
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000003
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 0
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(288) @ 545000: uvm_test_top.env.scoreboard [SCB] Transaction          54 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 555000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Reset: Active with SLL ===
# Operation Type: SLL
# Instruction Type: R_TYPE
# RS1: 00000001
# RS2: 0000001f
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 0
# UVM_INFO scoreboard.sv(179) @ 555000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          55 Inputs *****
# Operation Type: AND
# RS1_ADDR: 00
# RS1: aaaaaaaa
# RS2: 55555555
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 0
# UVM_INFO scoreboard.sv(199) @ 555000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          55 Outputs *****
# RS1_ADDR: 00
# RS1: 00000001
# RS2: 00000002
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000003
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000003
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 0
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(288) @ 555000: uvm_test_top.env.scoreboard [SCB] Transaction          55 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 565000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Reset: Active with SLT ===
# Operation Type: SLT
# Instruction Type: R_TYPE
# RS1: 80000000
# RS2: 00000001
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 0
# UVM_INFO scoreboard.sv(179) @ 565000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          56 Inputs *****
# Operation Type: SLL
# RS1_ADDR: 00
# RS1: 00000001
# RS2: 0000001f
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 0
# UVM_INFO scoreboard.sv(199) @ 565000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          56 Outputs *****
# RS1_ADDR: 00
# RS1: 00000001
# RS2: 00000002
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000003
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000003
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 0
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(288) @ 565000: uvm_test_top.env.scoreboard [SCB] Transaction          56 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 575000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Reset: Active with CE Disabled ===
# Operation Type: ADD
# Instruction Type: R_TYPE
# RS1: 00000100
# RS2: 00000200
# IMM: 00000000
# CE: 0
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 0
# UVM_INFO scoreboard.sv(179) @ 575000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          57 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 00
# RS1: 80000000
# RS2: 00000001
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 0
# UVM_INFO scoreboard.sv(199) @ 575000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          57 Outputs *****
# RS1_ADDR: 00
# RS1: 00000001
# RS2: 00000002
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000003
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000003
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 0
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(288) @ 575000: uvm_test_top.env.scoreboard [SCB] Transaction          57 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 585000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          58 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 00
# RS1: 00001000
# RS2: 00000500
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 1
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 0
# UVM_INFO scoreboard.sv(199) @ 585000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          58 Outputs *****
# RS1_ADDR: 00
# RS1: 00000001
# RS2: 00000002
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000003
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000003
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 0
# STALL: 1
# FLUSH: 0
# UVM_INFO scoreboard.sv(288) @ 585000: uvm_test_top.env.scoreboard [SCB] Transaction          58 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 585000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Reset: Active with Stall ===
# Operation Type: SUB
# Instruction Type: R_TYPE
# RS1: 00001000
# RS2: 00000500
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 1
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 0
# UVM_INFO sequencer.sv(1301) @ 595000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Reset: Active with Flush ===
# Operation Type: XOR
# Instruction Type: R_TYPE
# RS1: aaaaaaaa
# RS2: 55555555
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 1
# RST_N: 0
# UVM_INFO scoreboard.sv(179) @ 595000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          59 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 00
# RS1: 00001000
# RS2: 00000500
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 1
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 0
# UVM_INFO scoreboard.sv(199) @ 595000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          59 Outputs *****
# RS1_ADDR: 00
# RS1: 00000001
# RS2: 00000002
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000003
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000003
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 0
# STALL: 0
# FLUSH: 1
# UVM_INFO scoreboard.sv(288) @ 595000: uvm_test_top.env.scoreboard [SCB] Transaction          59 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 605000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Reset: Transition Active ===
# Operation Type: ADD
# Instruction Type: R_TYPE
# RS1: ffffffff
# RS2: 00000001
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 0
# UVM_INFO scoreboard.sv(179) @ 605000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          60 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 00
# RS1: aaaaaaaa
# RS2: 55555555
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 1
# RST_N: 0
# UVM_INFO scoreboard.sv(199) @ 605000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          60 Outputs *****
# RS1_ADDR: 00
# RS1: 00000001
# RS2: 00000002
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000003
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000003
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 0
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(288) @ 605000: uvm_test_top.env.scoreboard [SCB] Transaction          60 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 615000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Reset: Transition Deasserted ===
# Operation Type: ADD
# Instruction Type: R_TYPE
# RS1: ffffffff
# RS2: 00000001
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 615000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          61 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 00
# RS1: ffffffff
# RS2: 00000001
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 0
# UVM_INFO scoreboard.sv(199) @ 615000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          61 Outputs *****
# RS1_ADDR: 00
# RS1: 00000001
# RS2: 00000002
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000003
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000003
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 0
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(288) @ 615000: uvm_test_top.env.scoreboard [SCB] Transaction          61 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 625000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Reset: Active with I_TYPE ADD ===
# Operation Type: ADD
# Instruction Type: I_TYPE
# RS1: 000000ff
# RS2: 00000000
# IMM: 00000002
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 0
# UVM_INFO scoreboard.sv(179) @ 625000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          62 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 00
# RS1: ffffffff
# RS2: 00000001
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 625000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          62 Outputs *****
# RS1_ADDR: 00
# RS1: ffffffff
# RS2: 00000001
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 0
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 625000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 625000: uvm_test_top.env.scoreboard [SCB] A: ffffffff
# B: 00000001
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 625000: uvm_test_top.env.scoreboard [SCB] Transaction          62 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 635000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === SLL: Shift by 1 (00000001 << 1) ===
# Operation Type: SLL
# Instruction Type: R_TYPE
# RS1: 00000001
# RS2: 00000001
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 635000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          63 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 00
# RS1: 000000ff
# RS2: 00000000
# IMM: 00000002
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 0
# UVM_INFO scoreboard.sv(199) @ 635000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          63 Outputs *****
# RS1_ADDR: 00
# RS1: ffffffff
# RS2: 00000001
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 0
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(288) @ 635000: uvm_test_top.env.scoreboard [SCB] Transaction          63 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 645000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === SLL: Maximum Shift (00000001 << 31) ===
# Operation Type: SLL
# Instruction Type: R_TYPE
# RS1: 00000001
# RS2: 0000001f
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 645000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          64 Inputs *****
# Operation Type: SLL
# RS1_ADDR: 00
# RS1: 00000001
# RS2: 00000001
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 645000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          64 Outputs *****
# RS1_ADDR: 00
# RS1: 00000001
# RS2: 00000001
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000002
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000002
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 645000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLL
# UVM_INFO scoreboard.sv(297) @ 645000: uvm_test_top.env.scoreboard [SCB] A: 00000001
# B: 00000001
# OP: 0080
# UVM_INFO scoreboard.sv(288) @ 645000: uvm_test_top.env.scoreboard [SCB] Transaction          64 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 655000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === SLL: Shift Beyond 31 (FFFFFFFF << 32) ===
# Operation Type: SLL
# Instruction Type: R_TYPE
# RS1: ffffffff
# RS2: 00000020
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 655000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          65 Inputs *****
# Operation Type: SLL
# RS1_ADDR: 00
# RS1: 00000001
# RS2: 0000001f
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 655000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          65 Outputs *****
# RS1_ADDR: 00
# RS1: 00000001
# RS2: 0000001f
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 80000000
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 80000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 655000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLL
# UVM_INFO scoreboard.sv(297) @ 655000: uvm_test_top.env.scoreboard [SCB] A: 00000001
# B: 0000001f
# OP: 0080
# UVM_INFO scoreboard.sv(288) @ 655000: uvm_test_top.env.scoreboard [SCB] Transaction          65 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 665000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === SLL: Zero Shift Amount (AAAA5555 << 0) ===
# Operation Type: SLL
# Instruction Type: R_TYPE
# RS1: aaaa5555
# RS2: 00000000
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 665000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          66 Inputs *****
# Operation Type: SLL
# RS1_ADDR: 00
# RS1: ffffffff
# RS2: 00000020
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 665000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          66 Outputs *****
# RS1_ADDR: 00
# RS1: ffffffff
# RS2: 00000020
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: ffffffff
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: ffffffff
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 665000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLL
# UVM_INFO scoreboard.sv(297) @ 665000: uvm_test_top.env.scoreboard [SCB] A: ffffffff
# B: 00000020
# OP: 0080
# UVM_INFO scoreboard.sv(288) @ 665000: uvm_test_top.env.scoreboard [SCB] Transaction          66 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 675000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === SLL: I_TYPE with Immediate (000000FF << 3) ===
# Operation Type: SLL
# Instruction Type: I_TYPE
# RS1: 000000ff
# RS2: 00000000
# IMM: 00000003
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 675000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          67 Inputs *****
# Operation Type: SLL
# RS1_ADDR: 00
# RS1: aaaa5555
# RS2: 00000000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 675000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          67 Outputs *****
# RS1_ADDR: 00
# RS1: aaaa5555
# RS2: 00000000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: aaaa5555
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: aaaa5555
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 675000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLL
# UVM_INFO scoreboard.sv(297) @ 675000: uvm_test_top.env.scoreboard [SCB] A: aaaa5555
# B: 00000000
# OP: 0080
# UVM_INFO scoreboard.sv(288) @ 675000: uvm_test_top.env.scoreboard [SCB] Transaction          67 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 685000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === SLL: Negative Value Shifted (80000000 << 1) ===
# Operation Type: SLL
# Instruction Type: R_TYPE
# RS1: 80000000
# RS2: 00000001
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 685000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          68 Inputs *****
# Operation Type: SLL
# RS1_ADDR: 00
# RS1: 000000ff
# RS2: 00000000
# IMM: 00000003
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 685000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          68 Outputs *****
# RS1_ADDR: 00
# RS1: 000000ff
# RS2: 00000000
# IMM: 00000003
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 000007f8
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 000007f8
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 685000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLL
# UVM_INFO scoreboard.sv(297) @ 685000: uvm_test_top.env.scoreboard [SCB] A: 000000ff
# B: 00000003
# OP: 0080
# UVM_INFO scoreboard.sv(288) @ 685000: uvm_test_top.env.scoreboard [SCB] Transaction          68 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 695000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === SLL: All Ones Shifted (FFFFFFFF << 4) ===
# Operation Type: SLL
# Instruction Type: R_TYPE
# RS1: ffffffff
# RS2: 00000004
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 695000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          69 Inputs *****
# Operation Type: SLL
# RS1_ADDR: 00
# RS1: 80000000
# RS2: 00000001
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 695000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          69 Outputs *****
# RS1_ADDR: 00
# RS1: 80000000
# RS2: 00000001
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 695000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLL
# UVM_INFO scoreboard.sv(297) @ 695000: uvm_test_top.env.scoreboard [SCB] A: 80000000
# B: 00000001
# OP: 0080
# UVM_INFO scoreboard.sv(288) @ 695000: uvm_test_top.env.scoreboard [SCB] Transaction          69 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 705000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === SLL: Small Value Large Shift (0000000F << 30) ===
# Operation Type: SLL
# Instruction Type: R_TYPE
# RS1: 0000000f
# RS2: 0000001e
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 705000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          70 Inputs *****
# Operation Type: SLL
# RS1_ADDR: 00
# RS1: ffffffff
# RS2: 00000004
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 705000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          70 Outputs *****
# RS1_ADDR: 00
# RS1: ffffffff
# RS2: 00000004
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: fffffff0
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: fffffff0
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 705000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLL
# UVM_INFO scoreboard.sv(297) @ 705000: uvm_test_top.env.scoreboard [SCB] A: ffffffff
# B: 00000004
# OP: 0080
# UVM_INFO scoreboard.sv(288) @ 705000: uvm_test_top.env.scoreboard [SCB] Transaction          70 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 715000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === SLL: Mid-Range Shift (0000FFFF << 16) ===
# Operation Type: SLL
# Instruction Type: R_TYPE
# RS1: 0000ffff
# RS2: 00000010
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 715000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          71 Inputs *****
# Operation Type: SLL
# RS1_ADDR: 00
# RS1: 0000000f
# RS2: 0000001e
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 715000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          71 Outputs *****
# RS1_ADDR: 00
# RS1: 0000000f
# RS2: 0000001e
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: c0000000
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: c0000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 715000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLL
# UVM_INFO scoreboard.sv(297) @ 715000: uvm_test_top.env.scoreboard [SCB] A: 0000000f
# B: 0000001e
# OP: 0080
# UVM_INFO scoreboard.sv(288) @ 715000: uvm_test_top.env.scoreboard [SCB] Transaction          71 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 725000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === SRL: Shift by 2 (80000000 >> 2) ===
# Operation Type: SRL
# Instruction Type: R_TYPE
# RS1: 80000000
# RS2: 00000002
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 725000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          72 Inputs *****
# Operation Type: SLL
# RS1_ADDR: 00
# RS1: 0000ffff
# RS2: 00000010
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 725000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          72 Outputs *****
# RS1_ADDR: 00
# RS1: 0000ffff
# RS2: 00000010
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: ffff0000
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: ffff0000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 725000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLL
# UVM_INFO scoreboard.sv(297) @ 725000: uvm_test_top.env.scoreboard [SCB] A: 0000ffff
# B: 00000010
# OP: 0080
# UVM_INFO scoreboard.sv(288) @ 725000: uvm_test_top.env.scoreboard [SCB] Transaction          72 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 735000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === SRL: Shift All Bits Out (FFFFFFFF >> 32) ===
# Operation Type: SRL
# Instruction Type: R_TYPE
# RS1: ffffffff
# RS2: 00000020
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 735000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          73 Inputs *****
# Operation Type: SRL
# RS1_ADDR: 00
# RS1: 80000000
# RS2: 00000002
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 735000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          73 Outputs *****
# RS1_ADDR: 00
# RS1: 80000000
# RS2: 00000002
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 20000000
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 20000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 735000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SRL
# UVM_INFO scoreboard.sv(297) @ 735000: uvm_test_top.env.scoreboard [SCB] A: 80000000
# B: 00000002
# OP: 0100
# UVM_INFO scoreboard.sv(288) @ 735000: uvm_test_top.env.scoreboard [SCB] Transaction          73 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 745000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === SRL: Zero Shift Amount (5555AAAA >> 0) ===
# Operation Type: SRL
# Instruction Type: R_TYPE
# RS1: 5555aaaa
# RS2: 00000000
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 745000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          74 Inputs *****
# Operation Type: SRL
# RS1_ADDR: 00
# RS1: ffffffff
# RS2: 00000020
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 745000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          74 Outputs *****
# RS1_ADDR: 00
# RS1: ffffffff
# RS2: 00000020
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: ffffffff
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: ffffffff
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 745000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SRL
# UVM_INFO scoreboard.sv(297) @ 745000: uvm_test_top.env.scoreboard [SCB] A: ffffffff
# B: 00000020
# OP: 0100
# UVM_INFO scoreboard.sv(288) @ 745000: uvm_test_top.env.scoreboard [SCB] Transaction          74 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 755000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === SRL: I_TYPE with Immediate (FF000000 >> 4) ===
# Operation Type: SRL
# Instruction Type: I_TYPE
# RS1: ff000000
# RS2: 00000000
# IMM: 00000004
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 755000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          75 Inputs *****
# Operation Type: SRL
# RS1_ADDR: 00
# RS1: 5555aaaa
# RS2: 00000000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 755000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          75 Outputs *****
# RS1_ADDR: 00
# RS1: 5555aaaa
# RS2: 00000000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 5555aaaa
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 5555aaaa
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 755000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SRL
# UVM_INFO scoreboard.sv(297) @ 755000: uvm_test_top.env.scoreboard [SCB] A: 5555aaaa
# B: 00000000
# OP: 0100
# UVM_INFO scoreboard.sv(288) @ 755000: uvm_test_top.env.scoreboard [SCB] Transaction          75 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 765000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === SRL: Negative Value Shifted (F0000000 >> 1) ===
# Operation Type: SRL
# Instruction Type: R_TYPE
# RS1: f0000000
# RS2: 00000001
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 765000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          76 Inputs *****
# Operation Type: SRL
# RS1_ADDR: 00
# RS1: ff000000
# RS2: 00000000
# IMM: 00000004
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 765000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          76 Outputs *****
# RS1_ADDR: 00
# RS1: ff000000
# RS2: 00000000
# IMM: 00000004
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 0ff00000
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 0ff00000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 765000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SRL
# UVM_INFO scoreboard.sv(297) @ 765000: uvm_test_top.env.scoreboard [SCB] A: ff000000
# B: 00000004
# OP: 0100
# UVM_INFO scoreboard.sv(288) @ 765000: uvm_test_top.env.scoreboard [SCB] Transaction          76 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 775000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === SRL: All Ones Shifted (FFFFFFFF >> 4) ===
# Operation Type: SRL
# Instruction Type: R_TYPE
# RS1: ffffffff
# RS2: 00000004
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 775000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          77 Inputs *****
# Operation Type: SRL
# RS1_ADDR: 00
# RS1: f0000000
# RS2: 00000001
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 775000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          77 Outputs *****
# RS1_ADDR: 00
# RS1: f0000000
# RS2: 00000001
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 78000000
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 78000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 775000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SRL
# UVM_INFO scoreboard.sv(297) @ 775000: uvm_test_top.env.scoreboard [SCB] A: f0000000
# B: 00000001
# OP: 0100
# UVM_INFO scoreboard.sv(288) @ 775000: uvm_test_top.env.scoreboard [SCB] Transaction          77 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 785000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === SRL: Small Value Large Shift (F0000000 >> 31) ===
# Operation Type: SRL
# Instruction Type: R_TYPE
# RS1: f0000000
# RS2: 0000001f
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 785000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          78 Inputs *****
# Operation Type: SRL
# RS1_ADDR: 00
# RS1: ffffffff
# RS2: 00000004
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 785000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          78 Outputs *****
# RS1_ADDR: 00
# RS1: ffffffff
# RS2: 00000004
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 0fffffff
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 0fffffff
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 785000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SRL
# UVM_INFO scoreboard.sv(297) @ 785000: uvm_test_top.env.scoreboard [SCB] A: ffffffff
# B: 00000004
# OP: 0100
# UVM_INFO scoreboard.sv(288) @ 785000: uvm_test_top.env.scoreboard [SCB] Transaction          78 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 795000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === SRL: Mid-Range Shift (FFFF0000 >> 16) ===
# Operation Type: SRL
# Instruction Type: R_TYPE
# RS1: ffff0000
# RS2: 00000010
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 795000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          79 Inputs *****
# Operation Type: SRL
# RS1_ADDR: 00
# RS1: f0000000
# RS2: 0000001f
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 795000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          79 Outputs *****
# RS1_ADDR: 00
# RS1: f0000000
# RS2: 0000001f
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 795000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SRL
# UVM_INFO scoreboard.sv(297) @ 795000: uvm_test_top.env.scoreboard [SCB] A: f0000000
# B: 0000001f
# OP: 0100
# UVM_INFO scoreboard.sv(288) @ 795000: uvm_test_top.env.scoreboard [SCB] Transaction          79 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 805000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === SRL: Single Bit Shifted (80000000 >> 31) ===
# Operation Type: SRL
# Instruction Type: R_TYPE
# RS1: 80000000
# RS2: 0000001f
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 805000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          80 Inputs *****
# Operation Type: SRL
# RS1_ADDR: 00
# RS1: ffff0000
# RS2: 00000010
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 805000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          80 Outputs *****
# RS1_ADDR: 00
# RS1: ffff0000
# RS2: 00000010
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 0000ffff
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 0000ffff
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 805000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SRL
# UVM_INFO scoreboard.sv(297) @ 805000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: 00000010
# OP: 0100
# UVM_INFO scoreboard.sv(288) @ 805000: uvm_test_top.env.scoreboard [SCB] Transaction          80 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 815000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === SRA: Negative Shift by 1 (80000000 >>> 1) ===
# Operation Type: SRA
# Instruction Type: R_TYPE
# RS1: 80000000
# RS2: 00000001
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 815000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          81 Inputs *****
# Operation Type: SRL
# RS1_ADDR: 00
# RS1: 80000000
# RS2: 0000001f
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 815000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          81 Outputs *****
# RS1_ADDR: 00
# RS1: 80000000
# RS2: 0000001f
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 815000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SRL
# UVM_INFO scoreboard.sv(297) @ 815000: uvm_test_top.env.scoreboard [SCB] A: 80000000
# B: 0000001f
# OP: 0100
# UVM_INFO scoreboard.sv(288) @ 815000: uvm_test_top.env.scoreboard [SCB] Transaction          81 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 825000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === SRA: Positive Shift by 3 (000000FF >>> 3) ===
# Operation Type: SRA
# Instruction Type: R_TYPE
# RS1: 000000ff
# RS2: 00000003
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 825000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          82 Inputs *****
# Operation Type: SRA
# RS1_ADDR: 00
# RS1: 80000000
# RS2: 00000001
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 825000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          82 Outputs *****
# RS1_ADDR: 00
# RS1: 80000000
# RS2: 00000001
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: c0000000
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: c0000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 825000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SRA
# UVM_INFO scoreboard.sv(297) @ 825000: uvm_test_top.env.scoreboard [SCB] A: 80000000
# B: 00000001
# OP: 0200
# UVM_INFO scoreboard.sv(288) @ 825000: uvm_test_top.env.scoreboard [SCB] Transaction          82 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 835000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === SRA: Shift All Bits Out (80000000 >>> 32) ===
# Operation Type: SRA
# Instruction Type: R_TYPE
# RS1: 80000000
# RS2: 00000020
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 835000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          83 Inputs *****
# Operation Type: SRA
# RS1_ADDR: 00
# RS1: 000000ff
# RS2: 00000003
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 835000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          83 Outputs *****
# RS1_ADDR: 00
# RS1: 000000ff
# RS2: 00000003
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 0000001f
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 0000001f
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 835000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SRA
# UVM_INFO scoreboard.sv(297) @ 835000: uvm_test_top.env.scoreboard [SCB] A: 000000ff
# B: 00000003
# OP: 0200
# UVM_INFO scoreboard.sv(288) @ 835000: uvm_test_top.env.scoreboard [SCB] Transaction          83 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 845000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === SRA: Zero Shift Amount (F555AAAA >>> 0) ===
# Operation Type: SRA
# Instruction Type: R_TYPE
# RS1: f555aaaa
# RS2: 00000000
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 845000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          84 Inputs *****
# Operation Type: SRA
# RS1_ADDR: 00
# RS1: 80000000
# RS2: 00000020
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 845000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          84 Outputs *****
# RS1_ADDR: 00
# RS1: 80000000
# RS2: 00000020
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 80000000
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 80000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 845000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SRA
# UVM_INFO scoreboard.sv(297) @ 845000: uvm_test_top.env.scoreboard [SCB] A: 80000000
# B: 00000020
# OP: 0200
# UVM_INFO scoreboard.sv(288) @ 845000: uvm_test_top.env.scoreboard [SCB] Transaction          84 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 855000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === SRA: I_TYPE with Immediate (FF000000 >>> 4) ===
# Operation Type: SRA
# Instruction Type: I_TYPE
# RS1: ff000000
# RS2: 00000000
# IMM: 00000004
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 855000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          85 Inputs *****
# Operation Type: SRA
# RS1_ADDR: 00
# RS1: f555aaaa
# RS2: 00000000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 855000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          85 Outputs *****
# RS1_ADDR: 00
# RS1: f555aaaa
# RS2: 00000000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: f555aaaa
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: f555aaaa
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 855000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SRA
# UVM_INFO scoreboard.sv(297) @ 855000: uvm_test_top.env.scoreboard [SCB] A: f555aaaa
# B: 00000000
# OP: 0200
# UVM_INFO scoreboard.sv(288) @ 855000: uvm_test_top.env.scoreboard [SCB] Transaction          85 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 865000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === SRA: All Ones Shifted (FFFFFFFF >>> 4) ===
# Operation Type: SRA
# Instruction Type: R_TYPE
# RS1: ffffffff
# RS2: 00000004
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 865000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          86 Inputs *****
# Operation Type: SRA
# RS1_ADDR: 00
# RS1: ff000000
# RS2: 00000000
# IMM: 00000004
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 865000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          86 Outputs *****
# RS1_ADDR: 00
# RS1: ff000000
# RS2: 00000000
# IMM: 00000004
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: fff00000
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: fff00000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 865000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SRA
# UVM_INFO scoreboard.sv(297) @ 865000: uvm_test_top.env.scoreboard [SCB] A: ff000000
# B: 00000004
# OP: 0200
# UVM_INFO scoreboard.sv(288) @ 865000: uvm_test_top.env.scoreboard [SCB] Transaction          86 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 875000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === SRA: Small Positive Value Large Shift (0000000F >>> 31) ===
# Operation Type: SRA
# Instruction Type: R_TYPE
# RS1: 0000000f
# RS2: 0000001f
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 875000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          87 Inputs *****
# Operation Type: SRA
# RS1_ADDR: 00
# RS1: ffffffff
# RS2: 00000004
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 875000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          87 Outputs *****
# RS1_ADDR: 00
# RS1: ffffffff
# RS2: 00000004
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: ffffffff
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: ffffffff
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 875000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SRA
# UVM_INFO scoreboard.sv(297) @ 875000: uvm_test_top.env.scoreboard [SCB] A: ffffffff
# B: 00000004
# OP: 0200
# UVM_INFO scoreboard.sv(288) @ 875000: uvm_test_top.env.scoreboard [SCB] Transaction          87 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 885000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === SRA: Negative Value Mid-Range Shift (F0000000 >>> 16) ===
# Operation Type: SRA
# Instruction Type: R_TYPE
# RS1: f0000000
# RS2: 00000010
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 885000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          88 Inputs *****
# Operation Type: SRA
# RS1_ADDR: 00
# RS1: 0000000f
# RS2: 0000001f
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 885000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          88 Outputs *****
# RS1_ADDR: 00
# RS1: 0000000f
# RS2: 0000001f
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 885000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SRA
# UVM_INFO scoreboard.sv(297) @ 885000: uvm_test_top.env.scoreboard [SCB] A: 0000000f
# B: 0000001f
# OP: 0200
# UVM_INFO scoreboard.sv(288) @ 885000: uvm_test_top.env.scoreboard [SCB] Transaction          88 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 895000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === SRA: Single Bit Shifted (80000000 >>> 31) ===
# Operation Type: SRA
# Instruction Type: R_TYPE
# RS1: 80000000
# RS2: 0000001f
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 895000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          89 Inputs *****
# Operation Type: SRA
# RS1_ADDR: 00
# RS1: f0000000
# RS2: 00000010
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 895000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          89 Outputs *****
# RS1_ADDR: 00
# RS1: f0000000
# RS2: 00000010
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: fffff000
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: fffff000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 895000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SRA
# UVM_INFO scoreboard.sv(297) @ 895000: uvm_test_top.env.scoreboard [SCB] A: f0000000
# B: 00000010
# OP: 0200
# UVM_INFO scoreboard.sv(288) @ 895000: uvm_test_top.env.scoreboard [SCB] Transaction          89 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 905000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === SLT: Negative vs Positive (80000000 < 00000001) ===
# Operation Type: SLT
# Instruction Type: R_TYPE
# RS1: 80000000
# RS2: 00000001
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 905000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          90 Inputs *****
# Operation Type: SRA
# RS1_ADDR: 00
# RS1: 80000000
# RS2: 0000001f
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 905000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          90 Outputs *****
# RS1_ADDR: 00
# RS1: 80000000
# RS2: 0000001f
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: ffffffff
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: ffffffff
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 905000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SRA
# UVM_INFO scoreboard.sv(297) @ 905000: uvm_test_top.env.scoreboard [SCB] A: 80000000
# B: 0000001f
# OP: 0200
# UVM_INFO scoreboard.sv(288) @ 905000: uvm_test_top.env.scoreboard [SCB] Transaction          90 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 915000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === SLT: Positive vs Negative (00000001 < 80000000) ===
# Operation Type: SLT
# Instruction Type: R_TYPE
# RS1: 00000001
# RS2: 80000000
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 915000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          91 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 00
# RS1: 80000000
# RS2: 00000001
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 915000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          91 Outputs *****
# RS1_ADDR: 00
# RS1: 80000000
# RS2: 00000001
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 915000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 915000: uvm_test_top.env.scoreboard [SCB] A: 80000000
# B: 00000001
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 915000: uvm_test_top.env.scoreboard [SCB] Transaction          91 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 925000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === SLT: Equal Positive Values (00001000 < 00001000) ===
# Operation Type: SLT
# Instruction Type: R_TYPE
# RS1: 00001000
# RS2: 00001000
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 925000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          92 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 00
# RS1: 00000001
# RS2: 80000000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 925000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          92 Outputs *****
# RS1_ADDR: 00
# RS1: 00000001
# RS2: 80000000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 925000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 925000: uvm_test_top.env.scoreboard [SCB] A: 00000001
# B: 80000000
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 925000: uvm_test_top.env.scoreboard [SCB] Transaction          92 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 935000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === SLT: Zero vs Positive (00000000 < 00000001) ===
# Operation Type: SLT
# Instruction Type: R_TYPE
# RS1: 00000000
# RS2: 00000001
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 935000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          93 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 00
# RS1: 00001000
# RS2: 00001000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 935000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          93 Outputs *****
# RS1_ADDR: 00
# RS1: 00001000
# RS2: 00001000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 935000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 935000: uvm_test_top.env.scoreboard [SCB] A: 00001000
# B: 00001000
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 935000: uvm_test_top.env.scoreboard [SCB] Transaction          93 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 945000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === SLT: I_TYPE with Immediate (80000000 < 7FFFFFFF) ===
# Operation Type: SLT
# Instruction Type: I_TYPE
# RS1: 80000000
# RS2: 00000000
# IMM: 7fffffff
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 945000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          94 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 00
# RS1: 00000000
# RS2: 00000001
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 945000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          94 Outputs *****
# RS1_ADDR: 00
# RS1: 00000000
# RS2: 00000001
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 945000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 945000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: 00000001
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 945000: uvm_test_top.env.scoreboard [SCB] Transaction          94 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 955000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === SLT: Maximum vs Minimum (7FFFFFFF < 80000000) ===
# Operation Type: SLT
# Instruction Type: R_TYPE
# RS1: 7fffffff
# RS2: 80000000
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 955000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          95 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 00
# RS1: 80000000
# RS2: 00000000
# IMM: 7fffffff
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 955000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          95 Outputs *****
# RS1_ADDR: 00
# RS1: 80000000
# RS2: 00000000
# IMM: 00000fff
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 955000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 955000: uvm_test_top.env.scoreboard [SCB] A: 80000000
# B: 7fffffff
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 955000: uvm_test_top.env.scoreboard [SCB] Transaction          95 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 965000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === SLT: Negative vs Negative (80000000 < F0000000) ===
# Operation Type: SLT
# Instruction Type: R_TYPE
# RS1: 80000000
# RS2: f0000000
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 965000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          96 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 00
# RS1: 7fffffff
# RS2: 80000000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 965000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          96 Outputs *****
# RS1_ADDR: 00
# RS1: 7fffffff
# RS2: 80000000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 965000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 965000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: 80000000
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 965000: uvm_test_top.env.scoreboard [SCB] Transaction          96 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 975000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === SLT: Zero vs Zero (00000000 < 00000000) ===
# Operation Type: SLT
# Instruction Type: R_TYPE
# RS1: 00000000
# RS2: 00000000
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 975000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          97 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 00
# RS1: 80000000
# RS2: f0000000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 975000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          97 Outputs *****
# RS1_ADDR: 00
# RS1: 80000000
# RS2: f0000000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 975000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 975000: uvm_test_top.env.scoreboard [SCB] A: 80000000
# B: f0000000
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 975000: uvm_test_top.env.scoreboard [SCB] Transaction          97 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 985000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === SLT: All Ones vs All Ones (FFFFFFFF < FFFFFFFF) ===
# Operation Type: SLT
# Instruction Type: R_TYPE
# RS1: ffffffff
# RS2: ffffffff
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 985000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          98 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 00
# RS1: 00000000
# RS2: 00000000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 985000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          98 Outputs *****
# RS1_ADDR: 00
# RS1: 00000000
# RS2: 00000000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 985000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 985000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: 00000000
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 985000: uvm_test_top.env.scoreboard [SCB] Transaction          98 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 995000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === SLTU: Large vs Small (FFFFFFFF < 00000001) ===
# Operation Type: SLTU
# Instruction Type: R_TYPE
# RS1: ffffffff
# RS2: 00000001
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 995000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          99 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 00
# RS1: ffffffff
# RS2: ffffffff
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 995000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction          99 Outputs *****
# RS1_ADDR: 00
# RS1: ffffffff
# RS2: ffffffff
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 995000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 995000: uvm_test_top.env.scoreboard [SCB] A: ffffffff
# B: ffffffff
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 995000: uvm_test_top.env.scoreboard [SCB] Transaction          99 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1005000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === SLTU: Small vs Large (00000001 < FFFFFFFF) ===
# Operation Type: SLTU
# Instruction Type: R_TYPE
# RS1: 00000001
# RS2: ffffffff
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1005000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         100 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 00
# RS1: ffffffff
# RS2: 00000001
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1005000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         100 Outputs *****
# RS1_ADDR: 00
# RS1: ffffffff
# RS2: 00000001
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1005000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 1005000: uvm_test_top.env.scoreboard [SCB] A: ffffffff
# B: 00000001
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 1005000: uvm_test_top.env.scoreboard [SCB] Transaction         100 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1015000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === SLTU: Equal Values (AAAA5555 < AAAA5555) ===
# Operation Type: SLTU
# Instruction Type: R_TYPE
# RS1: aaaa5555
# RS2: aaaa5555
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1015000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         101 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 00
# RS1: 00000001
# RS2: ffffffff
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1015000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         101 Outputs *****
# RS1_ADDR: 00
# RS1: 00000001
# RS2: ffffffff
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1015000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 1015000: uvm_test_top.env.scoreboard [SCB] A: 00000001
# B: ffffffff
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 1015000: uvm_test_top.env.scoreboard [SCB] Transaction         101 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1025000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === SLTU: Zero vs Positive (00000000 < 00000001) ===
# Operation Type: SLTU
# Instruction Type: R_TYPE
# RS1: 00000000
# RS2: 00000001
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1025000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         102 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 00
# RS1: aaaa5555
# RS2: aaaa5555
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1025000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         102 Outputs *****
# RS1_ADDR: 00
# RS1: aaaa5555
# RS2: aaaa5555
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1025000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 1025000: uvm_test_top.env.scoreboard [SCB] A: aaaa5555
# B: aaaa5555
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 1025000: uvm_test_top.env.scoreboard [SCB] Transaction         102 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1035000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === SLTU: I_TYPE with Immediate (80000000 < 7FFFFFFF) ===
# Operation Type: SLTU
# Instruction Type: I_TYPE
# RS1: 80000000
# RS2: 00000000
# IMM: 7fffffff
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1035000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         103 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 00
# RS1: 00000000
# RS2: 00000001
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1035000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         103 Outputs *****
# RS1_ADDR: 00
# RS1: 00000000
# RS2: 00000001
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1035000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 1035000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: 00000001
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 1035000: uvm_test_top.env.scoreboard [SCB] Transaction         103 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1045000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === SLTU: Zero vs Zero (00000000 < 00000000) ===
# Operation Type: SLTU
# Instruction Type: R_TYPE
# RS1: 00000000
# RS2: 00000000
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1045000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         104 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 00
# RS1: 80000000
# RS2: 00000000
# IMM: 7fffffff
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1045000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         104 Outputs *****
# RS1_ADDR: 00
# RS1: 80000000
# RS2: 00000000
# IMM: 00000fff
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1045000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 1045000: uvm_test_top.env.scoreboard [SCB] A: 80000000
# B: 7fffffff
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 1045000: uvm_test_top.env.scoreboard [SCB] Transaction         104 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1055000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === SLTU: Negative vs Positive (F0000000 < 0FFFFFFF) ===
# Operation Type: SLTU
# Instruction Type: R_TYPE
# RS1: f0000000
# RS2: 0fffffff
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1055000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         105 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 00
# RS1: 00000000
# RS2: 00000000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1055000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         105 Outputs *****
# RS1_ADDR: 00
# RS1: 00000000
# RS2: 00000000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1055000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 1055000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: 00000000
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 1055000: uvm_test_top.env.scoreboard [SCB] Transaction         105 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1065000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === SLTU: Maximum vs Maximum (FFFFFFFF < FFFFFFFF) ===
# Operation Type: SLTU
# Instruction Type: R_TYPE
# RS1: ffffffff
# RS2: ffffffff
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1065000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         106 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 00
# RS1: f0000000
# RS2: 0fffffff
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1065000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         106 Outputs *****
# RS1_ADDR: 00
# RS1: f0000000
# RS2: 0fffffff
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1065000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 1065000: uvm_test_top.env.scoreboard [SCB] A: f0000000
# B: 0fffffff
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 1065000: uvm_test_top.env.scoreboard [SCB] Transaction         106 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1075000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === SLTU: Small vs Slightly Larger (00000001 < 00000002) ===
# Operation Type: SLTU
# Instruction Type: R_TYPE
# RS1: 00000001
# RS2: 00000002
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1075000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         107 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 00
# RS1: ffffffff
# RS2: ffffffff
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1075000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         107 Outputs *****
# RS1_ADDR: 00
# RS1: ffffffff
# RS2: ffffffff
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1075000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 1075000: uvm_test_top.env.scoreboard [SCB] A: ffffffff
# B: ffffffff
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 1075000: uvm_test_top.env.scoreboard [SCB] Transaction         107 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1085000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === EQ: Equal Values (12345678 == 12345678) ===
# Operation Type: EQ
# Instruction Type: R_TYPE
# RS1: 12345678
# RS2: 12345678
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1085000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         108 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 00
# RS1: 00000001
# RS2: 00000002
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1085000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         108 Outputs *****
# RS1_ADDR: 00
# RS1: 00000001
# RS2: 00000002
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1085000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 1085000: uvm_test_top.env.scoreboard [SCB] A: 00000001
# B: 00000002
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 1085000: uvm_test_top.env.scoreboard [SCB] Transaction         108 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1095000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === EQ: Different Values (AAAA5555 == 5555AAAA) ===
# Operation Type: EQ
# Instruction Type: R_TYPE
# RS1: aaaa5555
# RS2: 5555aaaa
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1095000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         109 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 00
# RS1: 12345678
# RS2: 12345678
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1095000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         109 Outputs *****
# RS1_ADDR: 00
# RS1: 12345678
# RS2: 12345678
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1095000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 1095000: uvm_test_top.env.scoreboard [SCB] A: 12345678
# B: 12345678
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 1095000: uvm_test_top.env.scoreboard [SCB] Transaction         109 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1105000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === EQ: Zero vs Zero (00000000 == 00000000) ===
# Operation Type: EQ
# Instruction Type: R_TYPE
# RS1: 00000000
# RS2: 00000000
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1105000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         110 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 00
# RS1: aaaa5555
# RS2: 5555aaaa
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1105000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         110 Outputs *****
# RS1_ADDR: 00
# RS1: aaaa5555
# RS2: 5555aaaa
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1105000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 1105000: uvm_test_top.env.scoreboard [SCB] A: aaaa5555
# B: 5555aaaa
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 1105000: uvm_test_top.env.scoreboard [SCB] Transaction         110 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1115000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === EQ: All Ones vs All Ones (FFFFFFFF == FFFFFFFF) ===
# Operation Type: EQ
# Instruction Type: R_TYPE
# RS1: ffffffff
# RS2: ffffffff
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1115000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         111 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 00
# RS1: 00000000
# RS2: 00000000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1115000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         111 Outputs *****
# RS1_ADDR: 00
# RS1: 00000000
# RS2: 00000000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1115000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 1115000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: 00000000
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 1115000: uvm_test_top.env.scoreboard [SCB] Transaction         111 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1125000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === EQ: I_TYPE with Immediate (00001000 == 00001000) ===
# Operation Type: EQ
# Instruction Type: I_TYPE
# RS1: 00001000
# RS2: 00000000
# IMM: 00001000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1125000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         112 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 00
# RS1: ffffffff
# RS2: ffffffff
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1125000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         112 Outputs *****
# RS1_ADDR: 00
# RS1: ffffffff
# RS2: ffffffff
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1125000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 1125000: uvm_test_top.env.scoreboard [SCB] A: ffffffff
# B: ffffffff
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 1125000: uvm_test_top.env.scoreboard [SCB] Transaction         112 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1135000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === EQ: Negative vs Positive (80000000 == 7FFFFFFF) ===
# Operation Type: EQ
# Instruction Type: R_TYPE
# RS1: 80000000
# RS2: 7fffffff
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1135000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         113 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 00
# RS1: 00001000
# RS2: 00000000
# IMM: 00001000
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1135000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         113 Outputs *****
# RS1_ADDR: 00
# RS1: 00001000
# RS2: 00000000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1135000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 1135000: uvm_test_top.env.scoreboard [SCB] A: 00001000
# B: 00001000
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 1135000: uvm_test_top.env.scoreboard [SCB] Transaction         113 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1145000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === EQ: Zero vs Non-Zero (00000000 == 00000001) ===
# Operation Type: EQ
# Instruction Type: R_TYPE
# RS1: 00000000
# RS2: 00000001
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1145000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         114 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 00
# RS1: 80000000
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1145000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         114 Outputs *****
# RS1_ADDR: 00
# RS1: 80000000
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1145000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 1145000: uvm_test_top.env.scoreboard [SCB] A: 80000000
# B: 7fffffff
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 1145000: uvm_test_top.env.scoreboard [SCB] Transaction         114 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1155000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === EQ: Single Bit Difference (00000001 == 00000002) ===
# Operation Type: EQ
# Instruction Type: R_TYPE
# RS1: 00000001
# RS2: 00000002
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1155000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         115 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 00
# RS1: 00000000
# RS2: 00000001
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1155000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         115 Outputs *****
# RS1_ADDR: 00
# RS1: 00000000
# RS2: 00000001
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1155000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 1155000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: 00000001
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 1155000: uvm_test_top.env.scoreboard [SCB] Transaction         115 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1165000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === EQ: Large vs Large (FFFF0000 == FFFF0000) ===
# Operation Type: EQ
# Instruction Type: R_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1165000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         116 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 00
# RS1: 00000001
# RS2: 00000002
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1165000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         116 Outputs *****
# RS1_ADDR: 00
# RS1: 00000001
# RS2: 00000002
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1165000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 1165000: uvm_test_top.env.scoreboard [SCB] A: 00000001
# B: 00000002
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 1165000: uvm_test_top.env.scoreboard [SCB] Transaction         116 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1175000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === NEQ: Different Values (AAAA5555 != 5555AAAA) ===
# Operation Type: NEQ
# Instruction Type: R_TYPE
# RS1: aaaa5555
# RS2: 5555aaaa
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1175000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         117 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 00
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1175000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         117 Outputs *****
# RS1_ADDR: 00
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1175000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 1175000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 1175000: uvm_test_top.env.scoreboard [SCB] Transaction         117 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1185000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === NEQ: Equal Values (12345678 != 12345678) ===
# Operation Type: NEQ
# Instruction Type: R_TYPE
# RS1: 12345678
# RS2: 12345678
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1185000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         118 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 00
# RS1: aaaa5555
# RS2: 5555aaaa
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1185000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         118 Outputs *****
# RS1_ADDR: 00
# RS1: aaaa5555
# RS2: 5555aaaa
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1185000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 1185000: uvm_test_top.env.scoreboard [SCB] A: aaaa5555
# B: 5555aaaa
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 1185000: uvm_test_top.env.scoreboard [SCB] Transaction         118 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1195000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === NEQ: Zero vs Zero (00000000 != 00000000) ===
# Operation Type: NEQ
# Instruction Type: R_TYPE
# RS1: 00000000
# RS2: 00000000
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1195000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         119 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 00
# RS1: 12345678
# RS2: 12345678
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1195000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         119 Outputs *****
# RS1_ADDR: 00
# RS1: 12345678
# RS2: 12345678
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1195000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 1195000: uvm_test_top.env.scoreboard [SCB] A: 12345678
# B: 12345678
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 1195000: uvm_test_top.env.scoreboard [SCB] Transaction         119 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1205000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === NEQ: All Ones vs All Ones (FFFFFFFF != FFFFFFFF) ===
# Operation Type: NEQ
# Instruction Type: R_TYPE
# RS1: ffffffff
# RS2: ffffffff
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1205000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         120 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 00
# RS1: 00000000
# RS2: 00000000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1205000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         120 Outputs *****
# RS1_ADDR: 00
# RS1: 00000000
# RS2: 00000000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1205000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 1205000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: 00000000
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 1205000: uvm_test_top.env.scoreboard [SCB] Transaction         120 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1215000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === NEQ: I_TYPE with Immediate (00001000 != 00002000) ===
# Operation Type: NEQ
# Instruction Type: I_TYPE
# RS1: 00001000
# RS2: 00000000
# IMM: 00002000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1215000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         121 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 00
# RS1: ffffffff
# RS2: ffffffff
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1215000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         121 Outputs *****
# RS1_ADDR: 00
# RS1: ffffffff
# RS2: ffffffff
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1215000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 1215000: uvm_test_top.env.scoreboard [SCB] A: ffffffff
# B: ffffffff
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 1215000: uvm_test_top.env.scoreboard [SCB] Transaction         121 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1225000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === NEQ: Negative vs Positive (80000000 != 7FFFFFFF) ===
# Operation Type: NEQ
# Instruction Type: R_TYPE
# RS1: 80000000
# RS2: 7fffffff
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1225000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         122 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 00
# RS1: 00001000
# RS2: 00000000
# IMM: 00002000
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1225000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         122 Outputs *****
# RS1_ADDR: 00
# RS1: 00001000
# RS2: 00000000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1225000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 1225000: uvm_test_top.env.scoreboard [SCB] A: 00001000
# B: 00002000
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 1225000: uvm_test_top.env.scoreboard [SCB] Transaction         122 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1235000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === NEQ: Zero vs Non-Zero (00000000 != 00000001) ===
# Operation Type: NEQ
# Instruction Type: R_TYPE
# RS1: 00000000
# RS2: 00000001
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1235000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         123 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 00
# RS1: 80000000
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1235000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         123 Outputs *****
# RS1_ADDR: 00
# RS1: 80000000
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1235000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 1235000: uvm_test_top.env.scoreboard [SCB] A: 80000000
# B: 7fffffff
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 1235000: uvm_test_top.env.scoreboard [SCB] Transaction         123 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1245000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === NEQ: Single Bit Difference (00000001 != 00000002) ===
# Operation Type: NEQ
# Instruction Type: R_TYPE
# RS1: 00000001
# RS2: 00000002
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1245000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         124 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 00
# RS1: 00000000
# RS2: 00000001
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1245000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         124 Outputs *****
# RS1_ADDR: 00
# RS1: 00000000
# RS2: 00000001
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1245000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 1245000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: 00000001
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 1245000: uvm_test_top.env.scoreboard [SCB] Transaction         124 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1255000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === NEQ: Large vs Large (FFFF0000 != FFFE0000) ===
# Operation Type: NEQ
# Instruction Type: R_TYPE
# RS1: ffff0000
# RS2: fffe0000
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1255000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         125 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 00
# RS1: 00000001
# RS2: 00000002
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1255000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         125 Outputs *****
# RS1_ADDR: 00
# RS1: 00000001
# RS2: 00000002
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1255000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 1255000: uvm_test_top.env.scoreboard [SCB] A: 00000001
# B: 00000002
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 1255000: uvm_test_top.env.scoreboard [SCB] Transaction         125 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1265000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === GE: Positive vs Negative (00000001 >= 80000000) ===
# Operation Type: GE
# Instruction Type: R_TYPE
# RS1: 00000001
# RS2: 80000000
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1265000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         126 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 00
# RS1: ffff0000
# RS2: fffe0000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1265000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         126 Outputs *****
# RS1_ADDR: 00
# RS1: ffff0000
# RS2: fffe0000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1265000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 1265000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: fffe0000
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 1265000: uvm_test_top.env.scoreboard [SCB] Transaction         126 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1275000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === GE: Negative vs Positive (80000000 >= 00000001) ===
# Operation Type: GE
# Instruction Type: R_TYPE
# RS1: 80000000
# RS2: 00000001
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1275000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         127 Inputs *****
# Operation Type: GE
# RS1_ADDR: 00
# RS1: 00000001
# RS2: 80000000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1275000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         127 Outputs *****
# RS1_ADDR: 00
# RS1: 00000001
# RS2: 80000000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1275000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 1275000: uvm_test_top.env.scoreboard [SCB] A: 00000001
# B: 80000000
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 1275000: uvm_test_top.env.scoreboard [SCB] Transaction         127 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1285000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === GE: Equal Values (7FFFFFFF >= 7FFFFFFF) ===
# Operation Type: GE
# Instruction Type: R_TYPE
# RS1: 7fffffff
# RS2: 7fffffff
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1285000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         128 Inputs *****
# Operation Type: GE
# RS1_ADDR: 00
# RS1: 80000000
# RS2: 00000001
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1285000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         128 Outputs *****
# RS1_ADDR: 00
# RS1: 80000000
# RS2: 00000001
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1285000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 1285000: uvm_test_top.env.scoreboard [SCB] A: 80000000
# B: 00000001
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 1285000: uvm_test_top.env.scoreboard [SCB] Transaction         128 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1295000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === GE: Zero vs Positive (00000000 >= 00000001) ===
# Operation Type: GE
# Instruction Type: R_TYPE
# RS1: 00000000
# RS2: 00000001
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1295000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         129 Inputs *****
# Operation Type: GE
# RS1_ADDR: 00
# RS1: 7fffffff
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1295000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         129 Outputs *****
# RS1_ADDR: 00
# RS1: 7fffffff
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1295000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 1295000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: 7fffffff
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 1295000: uvm_test_top.env.scoreboard [SCB] Transaction         129 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1305000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === GE: I_TYPE with Immediate (00001000 >= 00000FFF) ===
# Operation Type: GE
# Instruction Type: I_TYPE
# RS1: 00001000
# RS2: 00000000
# IMM: 00000fff
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1305000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         130 Inputs *****
# Operation Type: GE
# RS1_ADDR: 00
# RS1: 00000000
# RS2: 00000001
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1305000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         130 Outputs *****
# RS1_ADDR: 00
# RS1: 00000000
# RS2: 00000001
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1305000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 1305000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: 00000001
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 1305000: uvm_test_top.env.scoreboard [SCB] Transaction         130 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1315000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === GE: Zero vs Zero (00000000 >= 00000000) ===
# Operation Type: GE
# Instruction Type: R_TYPE
# RS1: 00000000
# RS2: 00000000
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1315000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         131 Inputs *****
# Operation Type: GE
# RS1_ADDR: 00
# RS1: 00001000
# RS2: 00000000
# IMM: 00000fff
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1315000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         131 Outputs *****
# RS1_ADDR: 00
# RS1: 00001000
# RS2: 00000000
# IMM: 00000fff
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1315000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 1315000: uvm_test_top.env.scoreboard [SCB] A: 00001000
# B: 00000fff
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 1315000: uvm_test_top.env.scoreboard [SCB] Transaction         131 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1325000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === GE: Negative vs Negative (F0000000 >= 80000000) ===
# Operation Type: GE
# Instruction Type: R_TYPE
# RS1: f0000000
# RS2: 80000000
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1325000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         132 Inputs *****
# Operation Type: GE
# RS1_ADDR: 00
# RS1: 00000000
# RS2: 00000000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1325000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         132 Outputs *****
# RS1_ADDR: 00
# RS1: 00000000
# RS2: 00000000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1325000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 1325000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: 00000000
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 1325000: uvm_test_top.env.scoreboard [SCB] Transaction         132 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1335000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === GE: Maximum vs Minimum (7FFFFFFF >= 80000000) ===
# Operation Type: GE
# Instruction Type: R_TYPE
# RS1: 7fffffff
# RS2: 80000000
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1335000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         133 Inputs *****
# Operation Type: GE
# RS1_ADDR: 00
# RS1: f0000000
# RS2: 80000000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1335000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         133 Outputs *****
# RS1_ADDR: 00
# RS1: f0000000
# RS2: 80000000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1335000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 1335000: uvm_test_top.env.scoreboard [SCB] A: f0000000
# B: 80000000
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 1335000: uvm_test_top.env.scoreboard [SCB] Transaction         133 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1345000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === GE: Small vs Slightly Smaller (00000002 >= 00000001) ===
# Operation Type: GE
# Instruction Type: R_TYPE
# RS1: 00000002
# RS2: 00000001
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1345000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         134 Inputs *****
# Operation Type: GE
# RS1_ADDR: 00
# RS1: 7fffffff
# RS2: 80000000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1345000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         134 Outputs *****
# RS1_ADDR: 00
# RS1: 7fffffff
# RS2: 80000000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1345000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 1345000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: 80000000
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 1345000: uvm_test_top.env.scoreboard [SCB] Transaction         134 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1355000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === GEU: Unsigned Comparison (80000000 >= 7FFFFFFF) ===
# Operation Type: GEU
# Instruction Type: R_TYPE
# RS1: 80000000
# RS2: 7fffffff
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1355000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         135 Inputs *****
# Operation Type: GE
# RS1_ADDR: 00
# RS1: 00000002
# RS2: 00000001
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1355000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         135 Outputs *****
# RS1_ADDR: 00
# RS1: 00000002
# RS2: 00000001
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1355000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 1355000: uvm_test_top.env.scoreboard [SCB] A: 00000002
# B: 00000001
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 1355000: uvm_test_top.env.scoreboard [SCB] Transaction         135 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1365000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === GEU: Small vs Large (00000001 >= FFFFFFFF) ===
# Operation Type: GEU
# Instruction Type: R_TYPE
# RS1: 00000001
# RS2: ffffffff
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1365000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         136 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 00
# RS1: 80000000
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1365000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         136 Outputs *****
# RS1_ADDR: 00
# RS1: 80000000
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1365000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 1365000: uvm_test_top.env.scoreboard [SCB] A: 80000000
# B: 7fffffff
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 1365000: uvm_test_top.env.scoreboard [SCB] Transaction         136 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1375000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === GEU: Equal Values (AAAA5555 >= AAAA5555) ===
# Operation Type: GEU
# Instruction Type: R_TYPE
# RS1: aaaa5555
# RS2: aaaa5555
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1375000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         137 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 00
# RS1: 00000001
# RS2: ffffffff
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1375000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         137 Outputs *****
# RS1_ADDR: 00
# RS1: 00000001
# RS2: ffffffff
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1375000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 1375000: uvm_test_top.env.scoreboard [SCB] A: 00000001
# B: ffffffff
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 1375000: uvm_test_top.env.scoreboard [SCB] Transaction         137 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1385000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === GEU: Zero vs Positive (00000000 >= 00000001) ===
# Operation Type: GEU
# Instruction Type: R_TYPE
# RS1: 00000000
# RS2: 00000001
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1385000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         138 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 00
# RS1: aaaa5555
# RS2: aaaa5555
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1385000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         138 Outputs *****
# RS1_ADDR: 00
# RS1: aaaa5555
# RS2: aaaa5555
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1385000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 1385000: uvm_test_top.env.scoreboard [SCB] A: aaaa5555
# B: aaaa5555
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 1385000: uvm_test_top.env.scoreboard [SCB] Transaction         138 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1395000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === GEU: I_TYPE with Immediate (FFFF0000 >= FFFE0000) ===
# Operation Type: GEU
# Instruction Type: I_TYPE
# RS1: ffff0000
# RS2: 00000000
# IMM: fffe0000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1395000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         139 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 00
# RS1: 00000000
# RS2: 00000001
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1395000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         139 Outputs *****
# RS1_ADDR: 00
# RS1: 00000000
# RS2: 00000001
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1395000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 1395000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: 00000001
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 1395000: uvm_test_top.env.scoreboard [SCB] Transaction         139 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1405000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === GEU: Zero vs Zero (00000000 >= 00000000) ===
# Operation Type: GEU
# Instruction Type: R_TYPE
# RS1: 00000000
# RS2: 00000000
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1405000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         140 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 00
# RS1: ffff0000
# RS2: 00000000
# IMM: fffe0000
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1405000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         140 Outputs *****
# RS1_ADDR: 00
# RS1: ffff0000
# RS2: 00000000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1405000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 1405000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: fffe0000
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 1405000: uvm_test_top.env.scoreboard [SCB] Transaction         140 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1415000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === GEU: Maximum vs Maximum (FFFFFFFF >= FFFFFFFF) ===
# Operation Type: GEU
# Instruction Type: R_TYPE
# RS1: ffffffff
# RS2: ffffffff
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1415000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         141 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 00
# RS1: 00000000
# RS2: 00000000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1415000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         141 Outputs *****
# RS1_ADDR: 00
# RS1: 00000000
# RS2: 00000000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1415000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 1415000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: 00000000
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 1415000: uvm_test_top.env.scoreboard [SCB] Transaction         141 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1425000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === GEU: Large vs Slightly Smaller (80000000 >= 7FFFFFFF) ===
# Operation Type: GEU
# Instruction Type: R_TYPE
# RS1: 80000000
# RS2: 7fffffff
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1425000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         142 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 00
# RS1: ffffffff
# RS2: ffffffff
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1425000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         142 Outputs *****
# RS1_ADDR: 00
# RS1: ffffffff
# RS2: ffffffff
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1425000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 1425000: uvm_test_top.env.scoreboard [SCB] A: ffffffff
# B: ffffffff
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 1425000: uvm_test_top.env.scoreboard [SCB] Transaction         142 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1435000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === GEU: Positive vs Negative (0FFFFFFF >= F0000000) ===
# Operation Type: GEU
# Instruction Type: R_TYPE
# RS1: 0fffffff
# RS2: f0000000
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 00000000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1435000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         143 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 00
# RS1: 80000000
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1435000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         143 Outputs *****
# RS1_ADDR: 00
# RS1: 80000000
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1435000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 1435000: uvm_test_top.env.scoreboard [SCB] A: 80000000
# B: 7fffffff
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 1435000: uvm_test_top.env.scoreboard [SCB] Transaction         143 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1445000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 0 ===
# Operation Type: NEQ
# Instruction Type: I_TYPE
# RS1: 00000000
# RS2: d2aff262
# IMM: 9780f78a
# CE: 1
# RS1_ADDR: 13
# FUNCT3: 3
# PC: 3998c6bb
# RD_ADDR: 01
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1445000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         144 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 00
# RS1: 0fffffff
# RS2: f0000000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00000000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1445000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         144 Outputs *****
# RS1_ADDR: 00
# RS1: 0fffffff
# RS2: f0000000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 00000000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1445000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 1445000: uvm_test_top.env.scoreboard [SCB] A: 0fffffff
# B: f0000000
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 1445000: uvm_test_top.env.scoreboard [SCB] Transaction         144 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1455000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 1 ===
# Operation Type: SLT
# Instruction Type: R_TYPE
# RS1: ffffffff
# RS2: 8e07aa13
# IMM: fde9fdb6
# CE: 1
# RS1_ADDR: 0c
# FUNCT3: 5
# PC: c4d458e8
# RD_ADDR: 0d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1455000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         145 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 13
# RS1: 00000000
# RS2: d2aff262
# IMM: 9780f78a
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 3998c6bb
# RD_ADDR: 01
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1455000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         145 Outputs *****
# RS1_ADDR: 13
# RS1: 00000000
# RS2: d2aff262
# IMM: 0000078a
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 3998c6bb
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 01
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1455000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 1455000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: 9780f78a
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 1455000: uvm_test_top.env.scoreboard [SCB] Transaction         145 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1465000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 2 ===
# Operation Type: NEQ
# Instruction Type: I_TYPE
# RS1: e89703a6
# RS2: 7fffffff
# IMM: ea9df313
# CE: 1
# RS1_ADDR: 04
# FUNCT3: 2
# PC: c31abfb0
# RD_ADDR: 0f
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1465000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         146 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 0c
# RS1: ffffffff
# RS2: 8e07aa13
# IMM: fde9fdb6
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# PC: c4d458e8
# RD_ADDR: 0d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1465000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         146 Outputs *****
# RS1_ADDR: 0c
# RS1: ffffffff
# RS2: 8e07aa13
# IMM: 00000db6
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: c4d458e8
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0d
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1465000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 1465000: uvm_test_top.env.scoreboard [SCB] A: ffffffff
# B: 8e07aa13
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 1465000: uvm_test_top.env.scoreboard [SCB] Transaction         146 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1475000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 3 ===
# Operation Type: XOR
# Instruction Type: R_TYPE
# RS1: 00007d10
# RS2: 00007400
# IMM: 000009cc
# CE: 1
# RS1_ADDR: 11
# FUNCT3: 2
# PC: 1c5202b0
# RD_ADDR: 0f
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1475000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         147 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 04
# RS1: e89703a6
# RS2: 7fffffff
# IMM: ea9df313
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# PC: c31abfb0
# RD_ADDR: 0f
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1475000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         147 Outputs *****
# RS1_ADDR: 04
# RS1: e89703a6
# RS2: 7fffffff
# IMM: 00000313
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: c31abfb0
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0f
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1475000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 1475000: uvm_test_top.env.scoreboard [SCB] A: e89703a6
# B: ea9df313
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 1475000: uvm_test_top.env.scoreboard [SCB] Transaction         147 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1485000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 4 ===
# Operation Type: SUB
# Instruction Type: R_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 0f
# FUNCT3: 0
# PC: adf0c4d0
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1485000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         148 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 11
# RS1: 00007d10
# RS2: 00007400
# IMM: 000009cc
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 1c5202b0
# RD_ADDR: 0f
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1485000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         148 Outputs *****
# RS1_ADDR: 11
# RS1: 00007d10
# RS2: 00007400
# IMM: 000009cc
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000910
# PC: 1c5202b0
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0f
# RD: 00000910
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1485000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 1485000: uvm_test_top.env.scoreboard [SCB] A: 00007d10
# B: 00007400
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 1485000: uvm_test_top.env.scoreboard [SCB] Transaction         148 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1495000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 5 ===
# Operation Type: OR
# Instruction Type: R_TYPE
# RS1: 0000203e
# RS2: e9a2e70a
# IMM: e8a36cd5
# CE: 1
# RS1_ADDR: 04
# FUNCT3: 4
# PC: 4143d9f3
# RD_ADDR: 10
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1495000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         149 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 0f
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: adf0c4d0
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1495000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         149 Outputs *****
# RS1_ADDR: 0f
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: adf0c4d0
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1495000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 1495000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 1495000: uvm_test_top.env.scoreboard [SCB] Transaction         149 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1505000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 6 ===
# Operation Type: GE
# Instruction Type: R_TYPE
# RS1: e2f1c612
# RS2: c59e203e
# IMM: 89ce1875
# CE: 1
# RS1_ADDR: 1a
# FUNCT3: 5
# PC: cdc07d3c
# RD_ADDR: 08
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1505000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         150 Inputs *****
# Operation Type: OR
# RS1_ADDR: 04
# RS1: 0000203e
# RS2: e9a2e70a
# IMM: e8a36cd5
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 4143d9f3
# RD_ADDR: 10
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1505000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         150 Outputs *****
# RS1_ADDR: 04
# RS1: 0000203e
# RS2: e9a2e70a
# IMM: 00000cd5
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# Y: e9a2e73e
# PC: 4143d9f3
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 10
# RD: e9a2e73e
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1505000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 1505000: uvm_test_top.env.scoreboard [SCB] A: 0000203e
# B: e9a2e70a
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 1505000: uvm_test_top.env.scoreboard [SCB] Transaction         150 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1515000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 7 ===
# Operation Type: AND
# Instruction Type: R_TYPE
# RS1: f1cc2a55
# RS2: dabf0b26
# IMM: 91cea105
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 4
# PC: 38b9cc45
# RD_ADDR: 06
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1515000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         151 Inputs *****
# Operation Type: GE
# RS1_ADDR: 1a
# RS1: e2f1c612
# RS2: c59e203e
# IMM: 89ce1875
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# PC: cdc07d3c
# RD_ADDR: 08
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1515000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         151 Outputs *****
# RS1_ADDR: 1a
# RS1: e2f1c612
# RS2: c59e203e
# IMM: 00000875
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: cdc07d3c
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 08
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1515000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 1515000: uvm_test_top.env.scoreboard [SCB] A: e2f1c612
# B: c59e203e
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 1515000: uvm_test_top.env.scoreboard [SCB] Transaction         151 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1525000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 8 ===
# Operation Type: SLL
# Instruction Type: I_TYPE
# RS1: 7fffffff
# RS2: 00000003
# IMM: 00000000
# CE: 1
# RS1_ADDR: 08
# FUNCT3: 2
# PC: 48df6770
# RD_ADDR: 13
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1525000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         152 Inputs *****
# Operation Type: AND
# RS1_ADDR: 00
# RS1: f1cc2a55
# RS2: dabf0b26
# IMM: 91cea105
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 38b9cc45
# RD_ADDR: 06
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1525000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         152 Outputs *****
# RS1_ADDR: 00
# RS1: f1cc2a55
# RS2: dabf0b26
# IMM: 00000105
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# Y: d08c0a04
# PC: 38b9cc45
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 06
# RD: d08c0a04
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1525000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 1525000: uvm_test_top.env.scoreboard [SCB] A: f1cc2a55
# B: dabf0b26
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 1525000: uvm_test_top.env.scoreboard [SCB] Transaction         152 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1535000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 9 ===
# Operation Type: NEQ
# Instruction Type: I_TYPE
# RS1: d15cbb77
# RS2: 81437dcb
# IMM: dae595b8
# CE: 1
# RS1_ADDR: 1b
# FUNCT3: 1
# PC: 7bd5f043
# RD_ADDR: 02
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1535000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         153 Inputs *****
# Operation Type: SLL
# RS1_ADDR: 08
# RS1: 7fffffff
# RS2: 00000003
# IMM: 00000000
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 48df6770
# RD_ADDR: 13
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1535000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         153 Outputs *****
# RS1_ADDR: 08
# RS1: 7fffffff
# RS2: 00000003
# IMM: 00000000
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 7fffffff
# PC: 48df6770
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 13
# RD: 7fffffff
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1535000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLL
# UVM_INFO scoreboard.sv(297) @ 1535000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: 00000000
# OP: 0080
# UVM_INFO scoreboard.sv(288) @ 1535000: uvm_test_top.env.scoreboard [SCB] Transaction         153 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1545000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 10 ===
# Operation Type: SLTU
# Instruction Type: I_TYPE
# RS1: decb95fa
# RS2: c9640e06
# IMM: 00000000
# CE: 1
# RS1_ADDR: 1e
# FUNCT3: 4
# PC: 0f770dbe
# RD_ADDR: 0b
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1545000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         154 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 1b
# RS1: d15cbb77
# RS2: 81437dcb
# IMM: dae595b8
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 7bd5f043
# RD_ADDR: 02
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1545000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         154 Outputs *****
# RS1_ADDR: 1b
# RS1: d15cbb77
# RS2: 81437dcb
# IMM: 000005b8
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 7bd5f043
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 02
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1545000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 1545000: uvm_test_top.env.scoreboard [SCB] A: d15cbb77
# B: dae595b8
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 1545000: uvm_test_top.env.scoreboard [SCB] Transaction         154 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1555000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 11 ===
# Operation Type: SUB
# Instruction Type: I_TYPE
# RS1: bd88c395
# RS2: 87930e32
# IMM: ffffffff
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 0fe6110e
# RD_ADDR: 15
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1555000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         155 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 1e
# RS1: decb95fa
# RS2: c9640e06
# IMM: 00000000
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 0f770dbe
# RD_ADDR: 0b
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1555000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         155 Outputs *****
# RS1_ADDR: 1e
# RS1: decb95fa
# RS2: c9640e06
# IMM: 00000000
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 0f770dbe
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0b
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1555000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 1555000: uvm_test_top.env.scoreboard [SCB] A: decb95fa
# B: 00000000
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 1555000: uvm_test_top.env.scoreboard [SCB] Transaction         155 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1565000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 12 ===
# Operation Type: ADD
# Instruction Type: I_TYPE
# RS1: 937dede6
# RS2: 7fffffff
# IMM: 830a411e
# CE: 1
# RS1_ADDR: 1b
# FUNCT3: 2
# PC: 692d946c
# RD_ADDR: 10
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1565000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         156 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 00
# RS1: bd88c395
# RS2: 87930e32
# IMM: ffffffff
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 0fe6110e
# RD_ADDR: 15
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1565000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         156 Outputs *****
# RS1_ADDR: 00
# RS1: bd88c395
# RS2: 87930e32
# IMM: 00000fff
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: bd88c396
# PC: 0fe6110e
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 15
# RD: bd88c396
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1565000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 1565000: uvm_test_top.env.scoreboard [SCB] A: bd88c395
# B: ffffffff
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 1565000: uvm_test_top.env.scoreboard [SCB] Transaction         156 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1575000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 13 ===
# Operation Type: GE
# Instruction Type: R_TYPE
# RS1: 0000c937
# RS2: 00009385
# IMM: 00000d69
# CE: 1
# RS1_ADDR: 13
# FUNCT3: 1
# PC: 4ffe666e
# RD_ADDR: 0c
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1575000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         157 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 1b
# RS1: 937dede6
# RS2: 7fffffff
# IMM: 830a411e
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 692d946c
# RD_ADDR: 10
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1575000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         157 Outputs *****
# RS1_ADDR: 1b
# RS1: 937dede6
# RS2: 7fffffff
# IMM: 0000011e
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 16882f04
# PC: 692d946c
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 10
# RD: 16882f04
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1575000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 1575000: uvm_test_top.env.scoreboard [SCB] A: 937dede6
# B: 830a411e
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 1575000: uvm_test_top.env.scoreboard [SCB] Transaction         157 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1585000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 14 ===
# Operation Type: GE
# Instruction Type: R_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 14
# FUNCT3: 4
# PC: 0d5ab8bb
# RD_ADDR: 1f
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1585000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         158 Inputs *****
# Operation Type: GE
# RS1_ADDR: 13
# RS1: 0000c937
# RS2: 00009385
# IMM: 00000d69
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 4ffe666e
# RD_ADDR: 0c
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1585000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         158 Outputs *****
# RS1_ADDR: 13
# RS1: 0000c937
# RS2: 00009385
# IMM: 00000d69
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 4ffe666e
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0c
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1585000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 1585000: uvm_test_top.env.scoreboard [SCB] A: 0000c937
# B: 00009385
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 1585000: uvm_test_top.env.scoreboard [SCB] Transaction         158 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1595000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 15 ===
# Operation Type: OR
# Instruction Type: I_TYPE
# RS1: 7fff97cb
# RS2: d6e2cda8
# IMM: 82e69261
# CE: 1
# RS1_ADDR: 1a
# FUNCT3: 5
# PC: a282685c
# RD_ADDR: 0b
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1595000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         159 Inputs *****
# Operation Type: GE
# RS1_ADDR: 14
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 0d5ab8bb
# RD_ADDR: 1f
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1595000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         159 Outputs *****
# RS1_ADDR: 14
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 0d5ab8bb
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1f
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1595000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 1595000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 1595000: uvm_test_top.env.scoreboard [SCB] Transaction         159 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1605000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 16 ===
# Operation Type: SLT
# Instruction Type: I_TYPE
# RS1: 8f896fc3
# RS2: 942768a3
# IMM: e93fafec
# CE: 1
# RS1_ADDR: 0a
# FUNCT3: 6
# PC: 5a03bae6
# RD_ADDR: 05
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1605000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         160 Inputs *****
# Operation Type: OR
# RS1_ADDR: 1a
# RS1: 7fff97cb
# RS2: d6e2cda8
# IMM: 82e69261
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: a282685c
# RD_ADDR: 0b
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1605000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         160 Outputs *****
# RS1_ADDR: 1a
# RS1: 7fff97cb
# RS2: d6e2cda8
# IMM: 00000261
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: ffff97eb
# PC: a282685c
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0b
# RD: ffff97eb
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1605000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 1605000: uvm_test_top.env.scoreboard [SCB] A: 7fff97cb
# B: 82e69261
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 1605000: uvm_test_top.env.scoreboard [SCB] Transaction         160 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1615000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 17 ===
# Operation Type: SLT
# Instruction Type: I_TYPE
# RS1: c14dcb99
# RS2: c14dcb99
# IMM: bf666296
# CE: 1
# RS1_ADDR: 1d
# FUNCT3: 3
# PC: b3e0ab0e
# RD_ADDR: 1a
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1615000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         161 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 0a
# RS1: 8f896fc3
# RS2: 942768a3
# IMM: e93fafec
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 5a03bae6
# RD_ADDR: 05
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1615000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         161 Outputs *****
# RS1_ADDR: 0a
# RS1: 8f896fc3
# RS2: 942768a3
# IMM: 00000fec
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 5a03bae6
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 05
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1615000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 1615000: uvm_test_top.env.scoreboard [SCB] A: 8f896fc3
# B: e93fafec
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 1615000: uvm_test_top.env.scoreboard [SCB] Transaction         161 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1625000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 18 ===
# Operation Type: SUB
# Instruction Type: I_TYPE
# RS1: 7fffffff
# RS2: 8578e42f
# IMM: 00000000
# CE: 1
# RS1_ADDR: 16
# FUNCT3: 3
# PC: 5bfb544e
# RD_ADDR: 01
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1625000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         162 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 1d
# RS1: c14dcb99
# RS2: c14dcb99
# IMM: bf666296
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: b3e0ab0e
# RD_ADDR: 1a
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1625000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         162 Outputs *****
# RS1_ADDR: 1d
# RS1: c14dcb99
# RS2: c14dcb99
# IMM: 00000296
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: b3e0ab0e
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1a
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1625000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 1625000: uvm_test_top.env.scoreboard [SCB] A: c14dcb99
# B: bf666296
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 1625000: uvm_test_top.env.scoreboard [SCB] Transaction         162 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1635000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 19 ===
# Operation Type: EQ
# Instruction Type: I_TYPE
# RS1: e56b3bbc
# RS2: be21c9fa
# IMM: 93a74ac9
# CE: 1
# RS1_ADDR: 19
# FUNCT3: 5
# PC: 7db06eec
# RD_ADDR: 1a
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1635000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         163 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 16
# RS1: 7fffffff
# RS2: 8578e42f
# IMM: 00000000
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 5bfb544e
# RD_ADDR: 01
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1635000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         163 Outputs *****
# RS1_ADDR: 16
# RS1: 7fffffff
# RS2: 8578e42f
# IMM: 00000000
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 7fffffff
# PC: 5bfb544e
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 01
# RD: 7fffffff
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1635000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 1635000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: 00000000
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 1635000: uvm_test_top.env.scoreboard [SCB] Transaction         163 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1645000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 20 ===
# Operation Type: XOR
# Instruction Type: R_TYPE
# RS1: 9439eae5
# RS2: 847e8fde
# IMM: 00000000
# CE: 1
# RS1_ADDR: 13
# FUNCT3: 6
# PC: 43b5035f
# RD_ADDR: 14
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1645000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         164 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 19
# RS1: e56b3bbc
# RS2: be21c9fa
# IMM: 93a74ac9
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 7db06eec
# RD_ADDR: 1a
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1645000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         164 Outputs *****
# RS1_ADDR: 19
# RS1: e56b3bbc
# RS2: be21c9fa
# IMM: 00000ac9
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 7db06eec
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1a
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1645000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 1645000: uvm_test_top.env.scoreboard [SCB] A: e56b3bbc
# B: 93a74ac9
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 1645000: uvm_test_top.env.scoreboard [SCB] Transaction         164 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1655000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 21 ===
# Operation Type: SLT
# Instruction Type: I_TYPE
# RS1: ffffffff
# RS2: ffc8b441
# IMM: 8ff9ff5a
# CE: 1
# RS1_ADDR: 0d
# FUNCT3: 3
# PC: 3022053f
# RD_ADDR: 08
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1655000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         165 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 13
# RS1: 9439eae5
# RS2: 847e8fde
# IMM: 00000000
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 43b5035f
# RD_ADDR: 14
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1655000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         165 Outputs *****
# RS1_ADDR: 13
# RS1: 9439eae5
# RS2: 847e8fde
# IMM: 00000000
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 1047653b
# PC: 43b5035f
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 14
# RD: 1047653b
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1655000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 1655000: uvm_test_top.env.scoreboard [SCB] A: 9439eae5
# B: 847e8fde
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 1655000: uvm_test_top.env.scoreboard [SCB] Transaction         165 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1665000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 22 ===
# Operation Type: SLT
# Instruction Type: R_TYPE
# RS1: 7fffffff
# RS2: 82ad1cc1
# IMM: 8db4b513
# CE: 1
# RS1_ADDR: 1e
# FUNCT3: 0
# PC: 56a5eaf9
# RD_ADDR: 19
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1665000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         166 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 0d
# RS1: ffffffff
# RS2: ffc8b441
# IMM: 8ff9ff5a
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 3022053f
# RD_ADDR: 08
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1665000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         166 Outputs *****
# RS1_ADDR: 0d
# RS1: ffffffff
# RS2: ffc8b441
# IMM: 00000f5a
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 3022053f
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 08
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1665000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 1665000: uvm_test_top.env.scoreboard [SCB] A: ffffffff
# B: 8ff9ff5a
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 1665000: uvm_test_top.env.scoreboard [SCB] Transaction         166 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1675000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 23 ===
# Operation Type: EQ
# Instruction Type: I_TYPE
# RS1: 000097f3
# RS2: 0000846b
# IMM: 0000055b
# CE: 1
# RS1_ADDR: 16
# FUNCT3: 4
# PC: 5f764538
# RD_ADDR: 15
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1675000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         167 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 1e
# RS1: 7fffffff
# RS2: 82ad1cc1
# IMM: 8db4b513
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 56a5eaf9
# RD_ADDR: 19
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1675000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         167 Outputs *****
# RS1_ADDR: 1e
# RS1: 7fffffff
# RS2: 82ad1cc1
# IMM: 00000513
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 56a5eaf9
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 19
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1675000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 1675000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: 82ad1cc1
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 1675000: uvm_test_top.env.scoreboard [SCB] Transaction         167 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1685000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 24 ===
# Operation Type: SLTU
# Instruction Type: I_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 15
# FUNCT3: 7
# PC: b8744719
# RD_ADDR: 03
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1685000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         168 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 16
# RS1: 000097f3
# RS2: 0000846b
# IMM: 0000055b
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 5f764538
# RD_ADDR: 15
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1685000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         168 Outputs *****
# RS1_ADDR: 16
# RS1: 000097f3
# RS2: 0000846b
# IMM: 0000055b
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 5f764538
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 15
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1685000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 1685000: uvm_test_top.env.scoreboard [SCB] A: 000097f3
# B: 0000055b
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 1685000: uvm_test_top.env.scoreboard [SCB] Transaction         168 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1695000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 25 ===
# Operation Type: NEQ
# Instruction Type: R_TYPE
# RS1: 0000b2ae
# RS2: db73c17a
# IMM: b9842e9b
# CE: 1
# RS1_ADDR: 08
# FUNCT3: 3
# PC: 0658c895
# RD_ADDR: 19
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1695000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         169 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 15
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# PC: b8744719
# RD_ADDR: 03
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1695000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         169 Outputs *****
# RS1_ADDR: 15
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: b8744719
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 03
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1695000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 1695000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 1695000: uvm_test_top.env.scoreboard [SCB] Transaction         169 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1705000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 26 ===
# Operation Type: ADD
# Instruction Type: I_TYPE
# RS1: cf938262
# RS2: dc663af4
# IMM: c0e453bf
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 3
# PC: 2e2e0c55
# RD_ADDR: 15
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1705000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         170 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 08
# RS1: 0000b2ae
# RS2: db73c17a
# IMM: b9842e9b
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 0658c895
# RD_ADDR: 19
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1705000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         170 Outputs *****
# RS1_ADDR: 08
# RS1: 0000b2ae
# RS2: db73c17a
# IMM: 00000e9b
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 0658c895
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 19
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1705000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 1705000: uvm_test_top.env.scoreboard [SCB] A: 0000b2ae
# B: db73c17a
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 1705000: uvm_test_top.env.scoreboard [SCB] Transaction         170 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1715000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 27 ===
# Operation Type: EQ
# Instruction Type: I_TYPE
# RS1: bfba2448
# RS2: bfba2448
# IMM: b9d46a88
# CE: 1
# RS1_ADDR: 0c
# FUNCT3: 5
# PC: 01c85479
# RD_ADDR: 16
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1715000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         171 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 00
# RS1: cf938262
# RS2: dc663af4
# IMM: c0e453bf
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 2e2e0c55
# RD_ADDR: 15
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1715000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         171 Outputs *****
# RS1_ADDR: 00
# RS1: cf938262
# RS2: dc663af4
# IMM: 000003bf
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 9077d621
# PC: 2e2e0c55
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 15
# RD: 9077d621
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1715000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 1715000: uvm_test_top.env.scoreboard [SCB] A: cf938262
# B: c0e453bf
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 1715000: uvm_test_top.env.scoreboard [SCB] Transaction         171 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1725000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 28 ===
# Operation Type: SLTU
# Instruction Type: I_TYPE
# RS1: 7fffffff
# RS2: b589b4ec
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 7
# PC: 33795137
# RD_ADDR: 01
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1725000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         172 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 0c
# RS1: bfba2448
# RS2: bfba2448
# IMM: b9d46a88
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 01c85479
# RD_ADDR: 16
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1725000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         172 Outputs *****
# RS1_ADDR: 0c
# RS1: bfba2448
# RS2: bfba2448
# IMM: 00000a88
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 01c85479
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 16
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1725000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 1725000: uvm_test_top.env.scoreboard [SCB] A: bfba2448
# B: b9d46a88
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 1725000: uvm_test_top.env.scoreboard [SCB] Transaction         172 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1735000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 29 ===
# Operation Type: GE
# Instruction Type: I_TYPE
# RS1: d90d0447
# RS2: 987839cf
# IMM: fd7469ac
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 1
# PC: d7dc8a91
# RD_ADDR: 05
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1735000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         173 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 00
# RS1: 7fffffff
# RS2: b589b4ec
# IMM: 00000000
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 33795137
# RD_ADDR: 01
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1735000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         173 Outputs *****
# RS1_ADDR: 00
# RS1: 7fffffff
# RS2: b589b4ec
# IMM: 00000000
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 33795137
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 01
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1735000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 1735000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: 00000000
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 1735000: uvm_test_top.env.scoreboard [SCB] Transaction         173 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1745000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 30 ===
# Operation Type: XOR
# Instruction Type: I_TYPE
# RS1: e060a51c
# RS2: 00000000
# IMM: ef4b1a92
# CE: 1
# RS1_ADDR: 05
# FUNCT3: 1
# PC: 5be3ac1d
# RD_ADDR: 02
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1745000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         174 Inputs *****
# Operation Type: GE
# RS1_ADDR: 00
# RS1: d90d0447
# RS2: 987839cf
# IMM: fd7469ac
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# PC: d7dc8a91
# RD_ADDR: 05
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1745000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         174 Outputs *****
# RS1_ADDR: 00
# RS1: d90d0447
# RS2: 987839cf
# IMM: 000009ac
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: d7dc8a91
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 05
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1745000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 1745000: uvm_test_top.env.scoreboard [SCB] A: d90d0447
# B: fd7469ac
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 1745000: uvm_test_top.env.scoreboard [SCB] Transaction         174 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1755000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 31 ===
# Operation Type: SLTU
# Instruction Type: I_TYPE
# RS1: c43ab381
# RS2: ffffffff
# IMM: 87a3f216
# CE: 1
# RS1_ADDR: 0f
# FUNCT3: 1
# PC: bcbec065
# RD_ADDR: 15
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1755000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         175 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 05
# RS1: e060a51c
# RS2: 00000000
# IMM: ef4b1a92
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 5be3ac1d
# RD_ADDR: 02
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1755000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         175 Outputs *****
# RS1_ADDR: 05
# RS1: e060a51c
# RS2: 00000000
# IMM: 00000a92
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 0f2bbf8e
# PC: 5be3ac1d
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 02
# RD: 0f2bbf8e
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1755000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 1755000: uvm_test_top.env.scoreboard [SCB] A: e060a51c
# B: ef4b1a92
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 1755000: uvm_test_top.env.scoreboard [SCB] Transaction         175 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1765000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 32 ===
# Operation Type: ADD
# Instruction Type: R_TYPE
# RS1: decdc352
# RS2: 7fffffff
# IMM: b03ee6d2
# CE: 1
# RS1_ADDR: 1a
# FUNCT3: 5
# PC: 8db3ca53
# RD_ADDR: 09
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1765000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         176 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 0f
# RS1: c43ab381
# RS2: ffffffff
# IMM: 87a3f216
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# PC: bcbec065
# RD_ADDR: 15
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1765000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         176 Outputs *****
# RS1_ADDR: 0f
# RS1: c43ab381
# RS2: ffffffff
# IMM: 00000216
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: bcbec065
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 15
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1765000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 1765000: uvm_test_top.env.scoreboard [SCB] A: c43ab381
# B: 87a3f216
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 1765000: uvm_test_top.env.scoreboard [SCB] Transaction         176 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1775000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 33 ===
# Operation Type: AND
# Instruction Type: I_TYPE
# RS1: 000038d7
# RS2: 0000ea02
# IMM: 00000810
# CE: 1
# RS1_ADDR: 14
# FUNCT3: 0
# PC: 850f5e17
# RD_ADDR: 10
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1775000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         177 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 1a
# RS1: decdc352
# RS2: 7fffffff
# IMM: b03ee6d2
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 8db3ca53
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1775000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         177 Outputs *****
# RS1_ADDR: 1a
# RS1: decdc352
# RS2: 7fffffff
# IMM: 000006d2
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 5ecdc351
# PC: 8db3ca53
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 5ecdc351
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1775000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 1775000: uvm_test_top.env.scoreboard [SCB] A: decdc352
# B: 7fffffff
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 1775000: uvm_test_top.env.scoreboard [SCB] Transaction         177 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1785000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 34 ===
# Operation Type: XOR
# Instruction Type: R_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 10
# FUNCT3: 1
# PC: ea0d677a
# RD_ADDR: 08
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1785000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         178 Inputs *****
# Operation Type: AND
# RS1_ADDR: 14
# RS1: 000038d7
# RS2: 0000ea02
# IMM: 00000810
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 850f5e17
# RD_ADDR: 10
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1785000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         178 Outputs *****
# RS1_ADDR: 14
# RS1: 000038d7
# RS2: 0000ea02
# IMM: 00000810
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000810
# PC: 850f5e17
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 10
# RD: 00000810
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1785000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 1785000: uvm_test_top.env.scoreboard [SCB] A: 000038d7
# B: 00000810
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 1785000: uvm_test_top.env.scoreboard [SCB] Transaction         178 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1795000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 35 ===
# Operation Type: SUB
# Instruction Type: R_TYPE
# RS1: 00003e0a
# RS2: b93f094b
# IMM: fcaac3e4
# CE: 1
# RS1_ADDR: 16
# FUNCT3: 1
# PC: 6086f6f8
# RD_ADDR: 07
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1795000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         179 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 10
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# PC: ea0d677a
# RD_ADDR: 08
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1795000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         179 Outputs *****
# RS1_ADDR: 10
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: ea0d677a
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 08
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1795000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 1795000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 1795000: uvm_test_top.env.scoreboard [SCB] Transaction         179 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1805000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 36 ===
# Operation Type: SLTU
# Instruction Type: I_TYPE
# RS1: c183f546
# RS2: d94e29f0
# IMM: c2117166
# CE: 1
# RS1_ADDR: 19
# FUNCT3: 5
# PC: 3548e00e
# RD_ADDR: 02
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1805000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         180 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 16
# RS1: 00003e0a
# RS2: b93f094b
# IMM: fcaac3e4
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 6086f6f8
# RD_ADDR: 07
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1805000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         180 Outputs *****
# RS1_ADDR: 16
# RS1: 00003e0a
# RS2: b93f094b
# IMM: 000003e4
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 46c134bf
# PC: 6086f6f8
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 07
# RD: 46c134bf
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1805000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 1805000: uvm_test_top.env.scoreboard [SCB] A: 00003e0a
# B: b93f094b
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 1805000: uvm_test_top.env.scoreboard [SCB] Transaction         180 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1815000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 37 ===
# Operation Type: SUB
# Instruction Type: I_TYPE
# RS1: a80b2c16
# RS2: c84ebfdb
# IMM: 8ca62c27
# CE: 1
# RS1_ADDR: 1c
# FUNCT3: 5
# PC: 7443db57
# RD_ADDR: 18
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1815000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         181 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 19
# RS1: c183f546
# RS2: d94e29f0
# IMM: c2117166
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 3548e00e
# RD_ADDR: 02
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1815000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         181 Outputs *****
# RS1_ADDR: 19
# RS1: c183f546
# RS2: d94e29f0
# IMM: 00000166
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 3548e00e
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 02
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1815000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 1815000: uvm_test_top.env.scoreboard [SCB] A: c183f546
# B: c2117166
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 1815000: uvm_test_top.env.scoreboard [SCB] Transaction         181 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1825000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 38 ===
# Operation Type: SLTU
# Instruction Type: R_TYPE
# RS1: 98521ed8
# RS2: 7fffffff
# IMM: 00000000
# CE: 1
# RS1_ADDR: 05
# FUNCT3: 3
# PC: d20d402f
# RD_ADDR: 13
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1825000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         182 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 1c
# RS1: a80b2c16
# RS2: c84ebfdb
# IMM: 8ca62c27
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 7443db57
# RD_ADDR: 18
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1825000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         182 Outputs *****
# RS1_ADDR: 1c
# RS1: a80b2c16
# RS2: c84ebfdb
# IMM: 00000c27
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 1b64ffef
# PC: 7443db57
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 18
# RD: 1b64ffef
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1825000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 1825000: uvm_test_top.env.scoreboard [SCB] A: a80b2c16
# B: 8ca62c27
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 1825000: uvm_test_top.env.scoreboard [SCB] Transaction         182 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1835000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 39 ===
# Operation Type: SRA
# Instruction Type: I_TYPE
# RS1: 9b6a3cfe
# RS2: 00000001
# IMM: 0000000c
# CE: 1
# RS1_ADDR: 13
# FUNCT3: 0
# PC: 560bdaf9
# RD_ADDR: 1e
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1835000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         183 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 05
# RS1: 98521ed8
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: d20d402f
# RD_ADDR: 13
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1835000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         183 Outputs *****
# RS1_ADDR: 05
# RS1: 98521ed8
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: d20d402f
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 13
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1835000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 1835000: uvm_test_top.env.scoreboard [SCB] A: 98521ed8
# B: 7fffffff
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 1835000: uvm_test_top.env.scoreboard [SCB] Transaction         183 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1845000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 40 ===
# Operation Type: GEU
# Instruction Type: R_TYPE
# RS1: 00000000
# RS2: fc9d14d4
# IMM: f1b6f6be
# CE: 1
# RS1_ADDR: 06
# FUNCT3: 4
# PC: 89edd852
# RD_ADDR: 15
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1845000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         184 Inputs *****
# Operation Type: SRA
# RS1_ADDR: 13
# RS1: 9b6a3cfe
# RS2: 00000001
# IMM: 0000000c
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 560bdaf9
# RD_ADDR: 1e
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1845000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         184 Outputs *****
# RS1_ADDR: 13
# RS1: 9b6a3cfe
# RS2: 00000001
# IMM: 0000000c
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: fff9b6a3
# PC: 560bdaf9
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1e
# RD: fff9b6a3
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1845000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SRA
# UVM_INFO scoreboard.sv(297) @ 1845000: uvm_test_top.env.scoreboard [SCB] A: 9b6a3cfe
# B: 0000000c
# OP: 0200
# UVM_INFO scoreboard.sv(288) @ 1845000: uvm_test_top.env.scoreboard [SCB] Transaction         184 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1855000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 41 ===
# Operation Type: NEQ
# Instruction Type: I_TYPE
# RS1: b49b16bf
# RS2: ffffffff
# IMM: 948b3b78
# CE: 1
# RS1_ADDR: 1b
# FUNCT3: 4
# PC: bd51cdaf
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1855000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         185 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 06
# RS1: 00000000
# RS2: fc9d14d4
# IMM: f1b6f6be
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 89edd852
# RD_ADDR: 15
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1855000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         185 Outputs *****
# RS1_ADDR: 06
# RS1: 00000000
# RS2: fc9d14d4
# IMM: 000006be
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 89edd852
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 15
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1855000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 1855000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: fc9d14d4
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 1855000: uvm_test_top.env.scoreboard [SCB] Transaction         185 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1865000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 42 ===
# Operation Type: SLTU
# Instruction Type: I_TYPE
# RS1: 7fffffff
# RS2: 9b97c3d7
# IMM: 95a980f8
# CE: 1
# RS1_ADDR: 05
# FUNCT3: 1
# PC: 881952a2
# RD_ADDR: 03
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1865000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         186 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 1b
# RS1: b49b16bf
# RS2: ffffffff
# IMM: 948b3b78
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# PC: bd51cdaf
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1865000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         186 Outputs *****
# RS1_ADDR: 1b
# RS1: b49b16bf
# RS2: ffffffff
# IMM: 00000b78
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: bd51cdaf
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1865000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 1865000: uvm_test_top.env.scoreboard [SCB] A: b49b16bf
# B: 948b3b78
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 1865000: uvm_test_top.env.scoreboard [SCB] Transaction         186 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1875000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 43 ===
# Operation Type: XOR
# Instruction Type: R_TYPE
# RS1: 00004618
# RS2: 000031f9
# IMM: 00000a24
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 2
# PC: 995d156f
# RD_ADDR: 06
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1875000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         187 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 05
# RS1: 7fffffff
# RS2: 9b97c3d7
# IMM: 95a980f8
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 881952a2
# RD_ADDR: 03
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1875000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         187 Outputs *****
# RS1_ADDR: 05
# RS1: 7fffffff
# RS2: 9b97c3d7
# IMM: 000000f8
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 881952a2
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 03
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1875000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 1875000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: 95a980f8
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 1875000: uvm_test_top.env.scoreboard [SCB] Transaction         187 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1885000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 44 ===
# Operation Type: NEQ
# Instruction Type: I_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 1b
# FUNCT3: 0
# PC: 2a21c26f
# RD_ADDR: 06
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1885000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         188 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 00
# RS1: 00004618
# RS2: 000031f9
# IMM: 00000a24
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 995d156f
# RD_ADDR: 06
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1885000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         188 Outputs *****
# RS1_ADDR: 00
# RS1: 00004618
# RS2: 000031f9
# IMM: 00000a24
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 000077e1
# PC: 995d156f
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 06
# RD: 000077e1
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1885000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 1885000: uvm_test_top.env.scoreboard [SCB] A: 00004618
# B: 000031f9
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 1885000: uvm_test_top.env.scoreboard [SCB] Transaction         188 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1895000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 45 ===
# Operation Type: SLL
# Instruction Type: R_TYPE
# RS1: cb99fddf
# RS2: 0000000a
# IMM: 0000001f
# CE: 1
# RS1_ADDR: 01
# FUNCT3: 5
# PC: 31ca7460
# RD_ADDR: 1e
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1895000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         189 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 1b
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 2a21c26f
# RD_ADDR: 06
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1895000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         189 Outputs *****
# RS1_ADDR: 1b
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 2a21c26f
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 06
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1895000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 1895000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 1895000: uvm_test_top.env.scoreboard [SCB] Transaction         189 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1905000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 46 ===
# Operation Type: AND
# Instruction Type: R_TYPE
# RS1: e2969be0
# RS2: f7dfa9d0
# IMM: ce811104
# CE: 1
# RS1_ADDR: 0b
# FUNCT3: 1
# PC: 54956998
# RD_ADDR: 01
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1905000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         190 Inputs *****
# Operation Type: SLL
# RS1_ADDR: 01
# RS1: cb99fddf
# RS2: 0000000a
# IMM: 0000001f
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 31ca7460
# RD_ADDR: 1e
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1905000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         190 Outputs *****
# RS1_ADDR: 01
# RS1: cb99fddf
# RS2: 0000000a
# IMM: 0000001f
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 67f77c00
# PC: 31ca7460
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1e
# RD: 67f77c00
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1905000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLL
# UVM_INFO scoreboard.sv(297) @ 1905000: uvm_test_top.env.scoreboard [SCB] A: cb99fddf
# B: 0000000a
# OP: 0080
# UVM_INFO scoreboard.sv(288) @ 1905000: uvm_test_top.env.scoreboard [SCB] Transaction         190 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1915000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 47 ===
# Operation Type: XOR
# Instruction Type: I_TYPE
# RS1: 8eb2ab22
# RS2: e16ef45b
# IMM: fabd2dbb
# CE: 1
# RS1_ADDR: 11
# FUNCT3: 7
# PC: 8c3e813c
# RD_ADDR: 1a
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1915000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         191 Inputs *****
# Operation Type: AND
# RS1_ADDR: 0b
# RS1: e2969be0
# RS2: f7dfa9d0
# IMM: ce811104
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 54956998
# RD_ADDR: 01
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1915000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         191 Outputs *****
# RS1_ADDR: 0b
# RS1: e2969be0
# RS2: f7dfa9d0
# IMM: 00000104
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# Y: e29689c0
# PC: 54956998
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 01
# RD: e29689c0
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1915000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 1915000: uvm_test_top.env.scoreboard [SCB] A: e2969be0
# B: f7dfa9d0
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 1915000: uvm_test_top.env.scoreboard [SCB] Transaction         191 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1925000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 48 ===
# Operation Type: SLT
# Instruction Type: I_TYPE
# RS1: 00000000
# RS2: 7fffffff
# IMM: 82abb641
# CE: 1
# RS1_ADDR: 1e
# FUNCT3: 1
# PC: f30923da
# RD_ADDR: 19
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1925000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         192 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 11
# RS1: 8eb2ab22
# RS2: e16ef45b
# IMM: fabd2dbb
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 8c3e813c
# RD_ADDR: 1a
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1925000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         192 Outputs *****
# RS1_ADDR: 11
# RS1: 8eb2ab22
# RS2: e16ef45b
# IMM: 00000dbb
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 740f8699
# PC: 8c3e813c
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1a
# RD: 740f8699
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1925000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 1925000: uvm_test_top.env.scoreboard [SCB] A: 8eb2ab22
# B: fabd2dbb
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 1925000: uvm_test_top.env.scoreboard [SCB] Transaction         192 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1935000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 49 ===
# Operation Type: SUB
# Instruction Type: R_TYPE
# RS1: 92c37b52
# RS2: f3fc569d
# IMM: f5168086
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 2
# PC: f09b2288
# RD_ADDR: 13
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1935000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         193 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 1e
# RS1: 00000000
# RS2: 7fffffff
# IMM: 82abb641
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# PC: f30923da
# RD_ADDR: 19
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1935000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         193 Outputs *****
# RS1_ADDR: 1e
# RS1: 00000000
# RS2: 7fffffff
# IMM: 00000641
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: f30923da
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 19
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1935000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 1935000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: 82abb641
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 1935000: uvm_test_top.env.scoreboard [SCB] Transaction         193 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1945000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 50 ===
# Operation Type: ADD
# Instruction Type: R_TYPE
# RS1: 8f50c457
# RS2: d82b9985
# IMM: 00000000
# CE: 1
# RS1_ADDR: 0a
# FUNCT3: 1
# PC: b21ef520
# RD_ADDR: 0c
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1945000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         194 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 00
# RS1: 92c37b52
# RS2: f3fc569d
# IMM: f5168086
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# PC: f09b2288
# RD_ADDR: 13
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1945000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         194 Outputs *****
# RS1_ADDR: 00
# RS1: 92c37b52
# RS2: f3fc569d
# IMM: 00000086
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 9ec724b5
# PC: f09b2288
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 13
# RD: 9ec724b5
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1945000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 1945000: uvm_test_top.env.scoreboard [SCB] A: 92c37b52
# B: f3fc569d
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 1945000: uvm_test_top.env.scoreboard [SCB] Transaction         194 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1955000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 51 ===
# Operation Type: XOR
# Instruction Type: R_TYPE
# RS1: c1c9862d
# RS2: ffffffff
# IMM: d8f4c655
# CE: 1
# RS1_ADDR: 0d
# FUNCT3: 6
# PC: 5d1c9383
# RD_ADDR: 12
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1955000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         195 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 0a
# RS1: 8f50c457
# RS2: d82b9985
# IMM: 00000000
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# PC: b21ef520
# RD_ADDR: 0c
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1955000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         195 Outputs *****
# RS1_ADDR: 0a
# RS1: 8f50c457
# RS2: d82b9985
# IMM: 00000000
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 677c5ddc
# PC: b21ef520
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0c
# RD: 677c5ddc
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1955000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 1955000: uvm_test_top.env.scoreboard [SCB] A: 8f50c457
# B: d82b9985
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 1955000: uvm_test_top.env.scoreboard [SCB] Transaction         195 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1965000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 52 ===
# Operation Type: XOR
# Instruction Type: I_TYPE
# RS1: b353fac8
# RS2: 7fffffff
# IMM: b9d202fe
# CE: 1
# RS1_ADDR: 0a
# FUNCT3: 4
# PC: 15fea820
# RD_ADDR: 05
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1965000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         196 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 0d
# RS1: c1c9862d
# RS2: ffffffff
# IMM: d8f4c655
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 5d1c9383
# RD_ADDR: 12
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1965000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         196 Outputs *****
# RS1_ADDR: 0d
# RS1: c1c9862d
# RS2: ffffffff
# IMM: 00000655
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 3e3679d2
# PC: 5d1c9383
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 12
# RD: 3e3679d2
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1965000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 1965000: uvm_test_top.env.scoreboard [SCB] A: c1c9862d
# B: ffffffff
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 1965000: uvm_test_top.env.scoreboard [SCB] Transaction         196 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1975000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 53 ===
# Operation Type: NEQ
# Instruction Type: I_TYPE
# RS1: 0000c8aa
# RS2: 0000d109
# IMM: 00000a4e
# CE: 1
# RS1_ADDR: 18
# FUNCT3: 5
# PC: fe44cbc2
# RD_ADDR: 0d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1975000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         197 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 0a
# RS1: b353fac8
# RS2: 7fffffff
# IMM: b9d202fe
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 15fea820
# RD_ADDR: 05
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1975000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         197 Outputs *****
# RS1_ADDR: 0a
# RS1: b353fac8
# RS2: 7fffffff
# IMM: 000002fe
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 0a81f836
# PC: 15fea820
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 05
# RD: 0a81f836
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1975000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 1975000: uvm_test_top.env.scoreboard [SCB] A: b353fac8
# B: b9d202fe
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 1975000: uvm_test_top.env.scoreboard [SCB] Transaction         197 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1985000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 54 ===
# Operation Type: OR
# Instruction Type: I_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 13
# FUNCT3: 7
# PC: 410b64a0
# RD_ADDR: 1f
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1985000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         198 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 18
# RS1: 0000c8aa
# RS2: 0000d109
# IMM: 00000a4e
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: fe44cbc2
# RD_ADDR: 0d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1985000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         198 Outputs *****
# RS1_ADDR: 18
# RS1: 0000c8aa
# RS2: 0000d109
# IMM: 00000a4e
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: fe44cbc2
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0d
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1985000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 1985000: uvm_test_top.env.scoreboard [SCB] A: 0000c8aa
# B: 00000a4e
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 1985000: uvm_test_top.env.scoreboard [SCB] Transaction         198 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 1995000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 55 ===
# Operation Type: AND
# Instruction Type: I_TYPE
# RS1: cded18c5
# RS2: 00007d6e
# IMM: 9b70ca66
# CE: 1
# RS1_ADDR: 16
# FUNCT3: 4
# PC: 618d402c
# RD_ADDR: 0e
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 1995000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         199 Inputs *****
# Operation Type: OR
# RS1_ADDR: 13
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 410b64a0
# RD_ADDR: 1f
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 1995000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         199 Outputs *****
# RS1_ADDR: 13
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# Y: ffff0000
# PC: 410b64a0
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1f
# RD: ffff0000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 1995000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 1995000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 1995000: uvm_test_top.env.scoreboard [SCB] Transaction         199 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2005000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 56 ===
# Operation Type: XOR
# Instruction Type: I_TYPE
# RS1: ae1169b7
# RS2: a6d8320a
# IMM: ef59788f
# CE: 1
# RS1_ADDR: 0f
# FUNCT3: 4
# PC: 85ed40fc
# RD_ADDR: 10
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2005000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         200 Inputs *****
# Operation Type: AND
# RS1_ADDR: 16
# RS1: cded18c5
# RS2: 00007d6e
# IMM: 9b70ca66
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 618d402c
# RD_ADDR: 0e
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2005000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         200 Outputs *****
# RS1_ADDR: 16
# RS1: cded18c5
# RS2: 00007d6e
# IMM: 00000a66
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 89600844
# PC: 618d402c
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0e
# RD: 89600844
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2005000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 2005000: uvm_test_top.env.scoreboard [SCB] A: cded18c5
# B: 9b70ca66
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 2005000: uvm_test_top.env.scoreboard [SCB] Transaction         200 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2015000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 57 ===
# Operation Type: OR
# Instruction Type: I_TYPE
# RS1: c2a52736
# RS2: a3c0ef97
# IMM: b14ecf72
# CE: 1
# RS1_ADDR: 08
# FUNCT3: 7
# PC: fc31976c
# RD_ADDR: 05
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2015000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         201 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 0f
# RS1: ae1169b7
# RS2: a6d8320a
# IMM: ef59788f
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 85ed40fc
# RD_ADDR: 10
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2015000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         201 Outputs *****
# RS1_ADDR: 0f
# RS1: ae1169b7
# RS2: a6d8320a
# IMM: 0000088f
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 41481138
# PC: 85ed40fc
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 10
# RD: 41481138
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2015000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 2015000: uvm_test_top.env.scoreboard [SCB] A: ae1169b7
# B: ef59788f
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 2015000: uvm_test_top.env.scoreboard [SCB] Transaction         201 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2025000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 58 ===
# Operation Type: SLTU
# Instruction Type: I_TYPE
# RS1: a4e1d010
# RS2: 7fffffff
# IMM: 00000000
# CE: 1
# RS1_ADDR: 10
# FUNCT3: 2
# PC: 9a4c316e
# RD_ADDR: 15
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2025000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         202 Inputs *****
# Operation Type: OR
# RS1_ADDR: 08
# RS1: c2a52736
# RS2: a3c0ef97
# IMM: b14ecf72
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# PC: fc31976c
# RD_ADDR: 05
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2025000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         202 Outputs *****
# RS1_ADDR: 08
# RS1: c2a52736
# RS2: a3c0ef97
# IMM: 00000f72
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# Y: f3efef76
# PC: fc31976c
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 05
# RD: f3efef76
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2025000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 2025000: uvm_test_top.env.scoreboard [SCB] A: c2a52736
# B: b14ecf72
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 2025000: uvm_test_top.env.scoreboard [SCB] Transaction         202 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2035000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 59 ===
# Operation Type: AND
# Instruction Type: I_TYPE
# RS1: dee71bad
# RS2: 850e0c84
# IMM: b8b98675
# CE: 1
# RS1_ADDR: 0a
# FUNCT3: 2
# PC: ddcaf388
# RD_ADDR: 0d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2035000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         203 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 10
# RS1: a4e1d010
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 9a4c316e
# RD_ADDR: 15
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2035000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         203 Outputs *****
# RS1_ADDR: 10
# RS1: a4e1d010
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 9a4c316e
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 15
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2035000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 2035000: uvm_test_top.env.scoreboard [SCB] A: a4e1d010
# B: 00000000
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 2035000: uvm_test_top.env.scoreboard [SCB] Transaction         203 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2045000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 60 ===
# Operation Type: SUB
# Instruction Type: I_TYPE
# RS1: b280b3d8
# RS2: 00000000
# IMM: b8b5979e
# CE: 1
# RS1_ADDR: 1b
# FUNCT3: 6
# PC: c77adab2
# RD_ADDR: 07
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2045000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         204 Inputs *****
# Operation Type: AND
# RS1_ADDR: 0a
# RS1: dee71bad
# RS2: 850e0c84
# IMM: b8b98675
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# PC: ddcaf388
# RD_ADDR: 0d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2045000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         204 Outputs *****
# RS1_ADDR: 0a
# RS1: dee71bad
# RS2: 850e0c84
# IMM: 00000675
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 98a10225
# PC: ddcaf388
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0d
# RD: 98a10225
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2045000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 2045000: uvm_test_top.env.scoreboard [SCB] A: dee71bad
# B: b8b98675
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 2045000: uvm_test_top.env.scoreboard [SCB] Transaction         204 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2055000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 61 ===
# Operation Type: OR
# Instruction Type: R_TYPE
# RS1: b6932f87
# RS2: f3d1b926
# IMM: ffffffff
# CE: 1
# RS1_ADDR: 01
# FUNCT3: 0
# PC: 5d1bcc13
# RD_ADDR: 1f
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2055000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         205 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 1b
# RS1: b280b3d8
# RS2: 00000000
# IMM: b8b5979e
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# PC: c77adab2
# RD_ADDR: 07
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2055000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         205 Outputs *****
# RS1_ADDR: 1b
# RS1: b280b3d8
# RS2: 00000000
# IMM: 0000079e
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# Y: f9cb1c3a
# PC: c77adab2
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 07
# RD: f9cb1c3a
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2055000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 2055000: uvm_test_top.env.scoreboard [SCB] A: b280b3d8
# B: b8b5979e
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 2055000: uvm_test_top.env.scoreboard [SCB] Transaction         205 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2065000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 62 ===
# Operation Type: OR
# Instruction Type: R_TYPE
# RS1: 7fffffff
# RS2: ede6c337
# IMM: acd85421
# CE: 1
# RS1_ADDR: 0f
# FUNCT3: 3
# PC: 41f6a733
# RD_ADDR: 0d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2065000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         206 Inputs *****
# Operation Type: OR
# RS1_ADDR: 01
# RS1: b6932f87
# RS2: f3d1b926
# IMM: ffffffff
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 5d1bcc13
# RD_ADDR: 1f
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2065000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         206 Outputs *****
# RS1_ADDR: 01
# RS1: b6932f87
# RS2: f3d1b926
# IMM: 00000fff
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: f7d3bfa7
# PC: 5d1bcc13
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1f
# RD: f7d3bfa7
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2065000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 2065000: uvm_test_top.env.scoreboard [SCB] A: b6932f87
# B: f3d1b926
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 2065000: uvm_test_top.env.scoreboard [SCB] Transaction         206 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2075000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 63 ===
# Operation Type: NEQ
# Instruction Type: I_TYPE
# RS1: 0000fd2d
# RS2: 0000de05
# IMM: 00000049
# CE: 1
# RS1_ADDR: 03
# FUNCT3: 3
# PC: 575a526a
# RD_ADDR: 01
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2075000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         207 Inputs *****
# Operation Type: OR
# RS1_ADDR: 0f
# RS1: 7fffffff
# RS2: ede6c337
# IMM: acd85421
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 41f6a733
# RD_ADDR: 0d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2075000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         207 Outputs *****
# RS1_ADDR: 0f
# RS1: 7fffffff
# RS2: ede6c337
# IMM: 00000421
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: ffffffff
# PC: 41f6a733
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0d
# RD: ffffffff
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2075000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 2075000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: ede6c337
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 2075000: uvm_test_top.env.scoreboard [SCB] Transaction         207 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2085000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 64 ===
# Operation Type: SUB
# Instruction Type: R_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 02
# FUNCT3: 3
# PC: 06936284
# RD_ADDR: 11
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2085000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         208 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 03
# RS1: 0000fd2d
# RS2: 0000de05
# IMM: 00000049
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 575a526a
# RD_ADDR: 01
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2085000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         208 Outputs *****
# RS1_ADDR: 03
# RS1: 0000fd2d
# RS2: 0000de05
# IMM: 00000049
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 575a526a
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 01
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2085000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 2085000: uvm_test_top.env.scoreboard [SCB] A: 0000fd2d
# B: 00000049
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 2085000: uvm_test_top.env.scoreboard [SCB] Transaction         208 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2095000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 65 ===
# Operation Type: XOR
# Instruction Type: R_TYPE
# RS1: 0000ea24
# RS2: 86f19486
# IMM: 971f1298
# CE: 1
# RS1_ADDR: 14
# FUNCT3: 3
# PC: ecd235a4
# RD_ADDR: 1f
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2095000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         209 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 02
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 06936284
# RD_ADDR: 11
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2095000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         209 Outputs *****
# RS1_ADDR: 02
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 06936284
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 11
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2095000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 2095000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 2095000: uvm_test_top.env.scoreboard [SCB] Transaction         209 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2105000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 66 ===
# Operation Type: GEU
# Instruction Type: I_TYPE
# RS1: 94e1185f
# RS2: ce200b47
# IMM: 8f712868
# CE: 1
# RS1_ADDR: 09
# FUNCT3: 5
# PC: b7d41d10
# RD_ADDR: 1c
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2105000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         210 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 14
# RS1: 0000ea24
# RS2: 86f19486
# IMM: 971f1298
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: ecd235a4
# RD_ADDR: 1f
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2105000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         210 Outputs *****
# RS1_ADDR: 14
# RS1: 0000ea24
# RS2: 86f19486
# IMM: 00000298
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 86f17ea2
# PC: ecd235a4
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1f
# RD: 86f17ea2
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2105000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 2105000: uvm_test_top.env.scoreboard [SCB] A: 0000ea24
# B: 86f19486
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 2105000: uvm_test_top.env.scoreboard [SCB] Transaction         210 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2115000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 67 ===
# Operation Type: NEQ
# Instruction Type: I_TYPE
# RS1: 8bd26d85
# RS2: 8bd26d85
# IMM: e89a2604
# CE: 1
# RS1_ADDR: 10
# FUNCT3: 7
# PC: 669b4c0a
# RD_ADDR: 11
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2115000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         211 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 09
# RS1: 94e1185f
# RS2: ce200b47
# IMM: 8f712868
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: b7d41d10
# RD_ADDR: 1c
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2115000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         211 Outputs *****
# RS1_ADDR: 09
# RS1: 94e1185f
# RS2: ce200b47
# IMM: 00000868
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: b7d41d10
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1c
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2115000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 2115000: uvm_test_top.env.scoreboard [SCB] A: 94e1185f
# B: 8f712868
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 2115000: uvm_test_top.env.scoreboard [SCB] Transaction         211 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2125000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 68 ===
# Operation Type: GEU
# Instruction Type: R_TYPE
# RS1: 7fffffff
# RS2: 00000000
# IMM: e7994d40
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: d279287a
# RD_ADDR: 0f
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2125000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         212 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 10
# RS1: 8bd26d85
# RS2: 8bd26d85
# IMM: e89a2604
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 669b4c0a
# RD_ADDR: 11
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2125000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         212 Outputs *****
# RS1_ADDR: 10
# RS1: 8bd26d85
# RS2: 8bd26d85
# IMM: 00000604
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 669b4c0a
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 11
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2125000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 2125000: uvm_test_top.env.scoreboard [SCB] A: 8bd26d85
# B: e89a2604
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 2125000: uvm_test_top.env.scoreboard [SCB] Transaction         212 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2135000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 69 ===
# Operation Type: SLTU
# Instruction Type: R_TYPE
# RS1: 834b9f0c
# RS2: ecc8f184
# IMM: da571837
# CE: 1
# RS1_ADDR: 06
# FUNCT3: 4
# PC: 8ef27d9a
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2135000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         213 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 00
# RS1: 7fffffff
# RS2: 00000000
# IMM: e7994d40
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: d279287a
# RD_ADDR: 0f
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2135000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         213 Outputs *****
# RS1_ADDR: 00
# RS1: 7fffffff
# RS2: 00000000
# IMM: 00000d40
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: d279287a
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0f
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2135000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 2135000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: 00000000
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 2135000: uvm_test_top.env.scoreboard [SCB] Transaction         213 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2145000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 70 ===
# Operation Type: EQ
# Instruction Type: I_TYPE
# RS1: 9aa8f05d
# RS2: b0f151c4
# IMM: 00000000
# CE: 1
# RS1_ADDR: 08
# FUNCT3: 1
# PC: 6805fd69
# RD_ADDR: 13
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2145000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         214 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 06
# RS1: 834b9f0c
# RS2: ecc8f184
# IMM: da571837
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 8ef27d9a
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2145000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         214 Outputs *****
# RS1_ADDR: 06
# RS1: 834b9f0c
# RS2: ecc8f184
# IMM: 00000837
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 8ef27d9a
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2145000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 2145000: uvm_test_top.env.scoreboard [SCB] A: 834b9f0c
# B: ecc8f184
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 2145000: uvm_test_top.env.scoreboard [SCB] Transaction         214 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2155000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 71 ===
# Operation Type: SLTU
# Instruction Type: R_TYPE
# RS1: ffffffff
# RS2: c24f2aa4
# IMM: a9b26c02
# CE: 1
# RS1_ADDR: 05
# FUNCT3: 4
# PC: fd74a92c
# RD_ADDR: 13
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2155000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         215 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 08
# RS1: 9aa8f05d
# RS2: b0f151c4
# IMM: 00000000
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 6805fd69
# RD_ADDR: 13
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2155000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         215 Outputs *****
# RS1_ADDR: 08
# RS1: 9aa8f05d
# RS2: b0f151c4
# IMM: 00000000
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 6805fd69
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 13
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2155000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 2155000: uvm_test_top.env.scoreboard [SCB] A: 9aa8f05d
# B: 00000000
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 2155000: uvm_test_top.env.scoreboard [SCB] Transaction         215 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2165000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 72 ===
# Operation Type: EQ
# Instruction Type: R_TYPE
# RS1: de51a0a4
# RS2: 7fffffff
# IMM: f7f3807c
# CE: 1
# RS1_ADDR: 18
# FUNCT3: 0
# PC: ff41e13a
# RD_ADDR: 02
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2165000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         216 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 05
# RS1: ffffffff
# RS2: c24f2aa4
# IMM: a9b26c02
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fd74a92c
# RD_ADDR: 13
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2165000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         216 Outputs *****
# RS1_ADDR: 05
# RS1: ffffffff
# RS2: c24f2aa4
# IMM: 00000c02
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fd74a92c
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 13
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2165000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 2165000: uvm_test_top.env.scoreboard [SCB] A: ffffffff
# B: c24f2aa4
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 2165000: uvm_test_top.env.scoreboard [SCB] Transaction         216 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2175000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 73 ===
# Operation Type: SLTU
# Instruction Type: I_TYPE
# RS1: 0000b925
# RS2: 0000a4b1
# IMM: 000003e4
# CE: 1
# RS1_ADDR: 14
# FUNCT3: 5
# PC: 36346133
# RD_ADDR: 1d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2175000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         217 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 18
# RS1: de51a0a4
# RS2: 7fffffff
# IMM: f7f3807c
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: ff41e13a
# RD_ADDR: 02
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2175000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         217 Outputs *****
# RS1_ADDR: 18
# RS1: de51a0a4
# RS2: 7fffffff
# IMM: 0000007c
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: ff41e13a
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 02
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2175000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 2175000: uvm_test_top.env.scoreboard [SCB] A: de51a0a4
# B: 7fffffff
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 2175000: uvm_test_top.env.scoreboard [SCB] Transaction         217 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2185000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 74 ===
# Operation Type: ADD
# Instruction Type: R_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 08
# FUNCT3: 4
# PC: 859d50cc
# RD_ADDR: 19
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2185000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         218 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 14
# RS1: 0000b925
# RS2: 0000a4b1
# IMM: 000003e4
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 36346133
# RD_ADDR: 1d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2185000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         218 Outputs *****
# RS1_ADDR: 14
# RS1: 0000b925
# RS2: 0000a4b1
# IMM: 000003e4
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 36346133
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1d
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2185000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 2185000: uvm_test_top.env.scoreboard [SCB] A: 0000b925
# B: 000003e4
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 2185000: uvm_test_top.env.scoreboard [SCB] Transaction         218 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2195000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 75 ===
# Operation Type: SLL
# Instruction Type: R_TYPE
# RS1: c1068b2e
# RS2: 00000003
# IMM: 0000000f
# CE: 1
# RS1_ADDR: 0e
# FUNCT3: 2
# PC: b2517681
# RD_ADDR: 1b
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2195000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         219 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 08
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 859d50cc
# RD_ADDR: 19
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2195000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         219 Outputs *****
# RS1_ADDR: 08
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# Y: fffe0000
# PC: 859d50cc
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 19
# RD: fffe0000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2195000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 2195000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 2195000: uvm_test_top.env.scoreboard [SCB] Transaction         219 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2205000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 76 ===
# Operation Type: XOR
# Instruction Type: I_TYPE
# RS1: 8b426949
# RS2: e73a17b1
# IMM: 823b3a61
# CE: 1
# RS1_ADDR: 05
# FUNCT3: 5
# PC: 763aef03
# RD_ADDR: 06
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2205000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         220 Inputs *****
# Operation Type: SLL
# RS1_ADDR: 0e
# RS1: c1068b2e
# RS2: 00000003
# IMM: 0000000f
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# PC: b2517681
# RD_ADDR: 1b
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2205000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         220 Outputs *****
# RS1_ADDR: 0e
# RS1: c1068b2e
# RS2: 00000003
# IMM: 0000000f
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 08345970
# PC: b2517681
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1b
# RD: 08345970
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2205000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLL
# UVM_INFO scoreboard.sv(297) @ 2205000: uvm_test_top.env.scoreboard [SCB] A: c1068b2e
# B: 00000003
# OP: 0080
# UVM_INFO scoreboard.sv(288) @ 2205000: uvm_test_top.env.scoreboard [SCB] Transaction         220 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2215000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 77 ===
# Operation Type: SLL
# Instruction Type: R_TYPE
# RS1: bf8e2f18
# RS2: 00000012
# IMM: 0000000b
# CE: 1
# RS1_ADDR: 03
# FUNCT3: 1
# PC: 6087941d
# RD_ADDR: 0b
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2215000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         221 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 05
# RS1: 8b426949
# RS2: e73a17b1
# IMM: 823b3a61
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 763aef03
# RD_ADDR: 06
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2215000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         221 Outputs *****
# RS1_ADDR: 05
# RS1: 8b426949
# RS2: e73a17b1
# IMM: 00000a61
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 09795328
# PC: 763aef03
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 06
# RD: 09795328
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2215000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 2215000: uvm_test_top.env.scoreboard [SCB] A: 8b426949
# B: 823b3a61
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 2215000: uvm_test_top.env.scoreboard [SCB] Transaction         221 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2225000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 78 ===
# Operation Type: XOR
# Instruction Type: R_TYPE
# RS1: 7fffffff
# RS2: add437d2
# IMM: 00000000
# CE: 1
# RS1_ADDR: 19
# FUNCT3: 6
# PC: b9cf7253
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2225000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         222 Inputs *****
# Operation Type: SLL
# RS1_ADDR: 03
# RS1: bf8e2f18
# RS2: 00000012
# IMM: 0000000b
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 6087941d
# RD_ADDR: 0b
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2225000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         222 Outputs *****
# RS1_ADDR: 03
# RS1: bf8e2f18
# RS2: 00000012
# IMM: 0000000b
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# Y: bc600000
# PC: 6087941d
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0b
# RD: bc600000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2225000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLL
# UVM_INFO scoreboard.sv(297) @ 2225000: uvm_test_top.env.scoreboard [SCB] A: bf8e2f18
# B: 00000012
# OP: 0080
# UVM_INFO scoreboard.sv(288) @ 2225000: uvm_test_top.env.scoreboard [SCB] Transaction         222 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2235000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 79 ===
# Operation Type: EQ
# Instruction Type: I_TYPE
# RS1: f0641e05
# RS2: f76ba57b
# IMM: b05ea843
# CE: 1
# RS1_ADDR: 0e
# FUNCT3: 3
# PC: 08e6a146
# RD_ADDR: 12
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2235000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         223 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 19
# RS1: 7fffffff
# RS2: add437d2
# IMM: 00000000
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# PC: b9cf7253
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2235000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         223 Outputs *****
# RS1_ADDR: 19
# RS1: 7fffffff
# RS2: add437d2
# IMM: 00000000
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# Y: d22bc82d
# PC: b9cf7253
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: d22bc82d
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2235000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 2235000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: add437d2
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 2235000: uvm_test_top.env.scoreboard [SCB] Transaction         223 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2245000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 80 ===
# Operation Type: XOR
# Instruction Type: R_TYPE
# RS1: 00000000
# RS2: c3a0363a
# IMM: db505180
# CE: 1
# RS1_ADDR: 02
# FUNCT3: 7
# PC: 9e77589f
# RD_ADDR: 1f
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2245000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         224 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 0e
# RS1: f0641e05
# RS2: f76ba57b
# IMM: b05ea843
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 08e6a146
# RD_ADDR: 12
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2245000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         224 Outputs *****
# RS1_ADDR: 0e
# RS1: f0641e05
# RS2: f76ba57b
# IMM: 00000843
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 08e6a146
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 12
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2245000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 2245000: uvm_test_top.env.scoreboard [SCB] A: f0641e05
# B: b05ea843
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 2245000: uvm_test_top.env.scoreboard [SCB] Transaction         224 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2255000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 81 ===
# Operation Type: ADD
# Instruction Type: R_TYPE
# RS1: b05f3e36
# RS2: f30811d0
# IMM: ffffffff
# CE: 1
# RS1_ADDR: 07
# FUNCT3: 2
# PC: eb1805ae
# RD_ADDR: 1e
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2255000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         225 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 02
# RS1: 00000000
# RS2: c3a0363a
# IMM: db505180
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 9e77589f
# RD_ADDR: 1f
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2255000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         225 Outputs *****
# RS1_ADDR: 02
# RS1: 00000000
# RS2: c3a0363a
# IMM: 00000180
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# Y: c3a0363a
# PC: 9e77589f
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1f
# RD: c3a0363a
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2255000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 2255000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: c3a0363a
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 2255000: uvm_test_top.env.scoreboard [SCB] Transaction         225 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2265000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 82 ===
# Operation Type: SUB
# Instruction Type: R_TYPE
# RS1: 7fffffff
# RS2: ebc04e4d
# IMM: f8c9b77b
# CE: 1
# RS1_ADDR: 03
# FUNCT3: 0
# PC: 3cfc0fa8
# RD_ADDR: 0a
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2265000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         226 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 07
# RS1: b05f3e36
# RS2: f30811d0
# IMM: ffffffff
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# PC: eb1805ae
# RD_ADDR: 1e
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2265000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         226 Outputs *****
# RS1_ADDR: 07
# RS1: b05f3e36
# RS2: f30811d0
# IMM: 00000fff
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# Y: a3675006
# PC: eb1805ae
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1e
# RD: a3675006
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2265000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 2265000: uvm_test_top.env.scoreboard [SCB] A: b05f3e36
# B: f30811d0
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 2265000: uvm_test_top.env.scoreboard [SCB] Transaction         226 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2275000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 83 ===
# Operation Type: NEQ
# Instruction Type: I_TYPE
# RS1: 00007bd4
# RS2: 0000761b
# IMM: 00000c9c
# CE: 1
# RS1_ADDR: 0a
# FUNCT3: 4
# PC: 7325b514
# RD_ADDR: 12
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2275000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         227 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 03
# RS1: 7fffffff
# RS2: ebc04e4d
# IMM: f8c9b77b
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 3cfc0fa8
# RD_ADDR: 0a
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2275000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         227 Outputs *****
# RS1_ADDR: 03
# RS1: 7fffffff
# RS2: ebc04e4d
# IMM: 0000077b
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 943fb1b2
# PC: 3cfc0fa8
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0a
# RD: 943fb1b2
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2275000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 2275000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: ebc04e4d
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 2275000: uvm_test_top.env.scoreboard [SCB] Transaction         227 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2285000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 84 ===
# Operation Type: SUB
# Instruction Type: I_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 1a
# FUNCT3: 3
# PC: 93af2099
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2285000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         228 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 0a
# RS1: 00007bd4
# RS2: 0000761b
# IMM: 00000c9c
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 7325b514
# RD_ADDR: 12
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2285000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         228 Outputs *****
# RS1_ADDR: 0a
# RS1: 00007bd4
# RS2: 0000761b
# IMM: 00000c9c
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 7325b514
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 12
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2285000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 2285000: uvm_test_top.env.scoreboard [SCB] A: 00007bd4
# B: 00000c9c
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 2285000: uvm_test_top.env.scoreboard [SCB] Transaction         228 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2295000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 85 ===
# Operation Type: NEQ
# Instruction Type: I_TYPE
# RS1: fc7db081
# RS2: 000047b3
# IMM: f343f5c5
# CE: 1
# RS1_ADDR: 07
# FUNCT3: 7
# PC: 8f641d8b
# RD_ADDR: 03
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2295000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         229 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 1a
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 93af2099
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2295000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         229 Outputs *****
# RS1_ADDR: 1a
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 93af2099
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2295000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 2295000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 2295000: uvm_test_top.env.scoreboard [SCB] Transaction         229 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2305000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 86 ===
# Operation Type: NEQ
# Instruction Type: R_TYPE
# RS1: fdd53e3c
# RS2: c4ec6b15
# IMM: 92c4bba4
# CE: 1
# RS1_ADDR: 19
# FUNCT3: 7
# PC: d3786e3d
# RD_ADDR: 19
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2305000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         230 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 07
# RS1: fc7db081
# RS2: 000047b3
# IMM: f343f5c5
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 8f641d8b
# RD_ADDR: 03
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2305000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         230 Outputs *****
# RS1_ADDR: 07
# RS1: fc7db081
# RS2: 000047b3
# IMM: 000005c5
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 8f641d8b
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 03
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2305000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 2305000: uvm_test_top.env.scoreboard [SCB] A: fc7db081
# B: f343f5c5
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 2305000: uvm_test_top.env.scoreboard [SCB] Transaction         230 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2315000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 87 ===
# Operation Type: AND
# Instruction Type: R_TYPE
# RS1: ca4e14d4
# RS2: edfc572f
# IMM: b381eef3
# CE: 1
# RS1_ADDR: 0d
# FUNCT3: 1
# PC: 8caed9a9
# RD_ADDR: 1a
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2315000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         231 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 19
# RS1: fdd53e3c
# RS2: c4ec6b15
# IMM: 92c4bba4
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# PC: d3786e3d
# RD_ADDR: 19
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2315000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         231 Outputs *****
# RS1_ADDR: 19
# RS1: fdd53e3c
# RS2: c4ec6b15
# IMM: 00000ba4
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: d3786e3d
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 19
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2315000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 2315000: uvm_test_top.env.scoreboard [SCB] A: fdd53e3c
# B: c4ec6b15
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 2315000: uvm_test_top.env.scoreboard [SCB] Transaction         231 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2325000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 88 ===
# Operation Type: GE
# Instruction Type: I_TYPE
# RS1: 00000000
# RS2: 7fffffff
# IMM: af670ca2
# CE: 1
# RS1_ADDR: 09
# FUNCT3: 7
# PC: bdb48f4e
# RD_ADDR: 08
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2325000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         232 Inputs *****
# Operation Type: AND
# RS1_ADDR: 0d
# RS1: ca4e14d4
# RS2: edfc572f
# IMM: b381eef3
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 8caed9a9
# RD_ADDR: 1a
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2325000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         232 Outputs *****
# RS1_ADDR: 0d
# RS1: ca4e14d4
# RS2: edfc572f
# IMM: 00000ef3
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# Y: c84c1404
# PC: 8caed9a9
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1a
# RD: c84c1404
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2325000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 2325000: uvm_test_top.env.scoreboard [SCB] A: ca4e14d4
# B: edfc572f
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 2325000: uvm_test_top.env.scoreboard [SCB] Transaction         232 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2335000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 89 ===
# Operation Type: NEQ
# Instruction Type: R_TYPE
# RS1: dbf39f9c
# RS2: f1e283fa
# IMM: a693f424
# CE: 1
# RS1_ADDR: 11
# FUNCT3: 4
# PC: 3728128d
# RD_ADDR: 1d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2335000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         233 Inputs *****
# Operation Type: GE
# RS1_ADDR: 09
# RS1: 00000000
# RS2: 7fffffff
# IMM: af670ca2
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# PC: bdb48f4e
# RD_ADDR: 08
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2335000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         233 Outputs *****
# RS1_ADDR: 09
# RS1: 00000000
# RS2: 7fffffff
# IMM: 00000ca2
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: bdb48f4e
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 08
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2335000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 2335000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: af670ca2
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 2335000: uvm_test_top.env.scoreboard [SCB] Transaction         233 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2345000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 90 ===
# Operation Type: SRL
# Instruction Type: R_TYPE
# RS1: aae6d028
# RS2: 0000000d
# IMM: 00000000
# CE: 1
# RS1_ADDR: 1b
# FUNCT3: 1
# PC: 7d7f7f4e
# RD_ADDR: 18
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2345000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         234 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 11
# RS1: dbf39f9c
# RS2: f1e283fa
# IMM: a693f424
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 3728128d
# RD_ADDR: 1d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2345000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         234 Outputs *****
# RS1_ADDR: 11
# RS1: dbf39f9c
# RS2: f1e283fa
# IMM: 00000424
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 3728128d
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1d
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2345000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 2345000: uvm_test_top.env.scoreboard [SCB] A: dbf39f9c
# B: f1e283fa
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 2345000: uvm_test_top.env.scoreboard [SCB] Transaction         234 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2355000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 91 ===
# Operation Type: GEU
# Instruction Type: I_TYPE
# RS1: a6a0bc70
# RS2: ffffffff
# IMM: d0cd2b5f
# CE: 1
# RS1_ADDR: 16
# FUNCT3: 7
# PC: 45d5e14d
# RD_ADDR: 0d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2355000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         235 Inputs *****
# Operation Type: SRL
# RS1_ADDR: 1b
# RS1: aae6d028
# RS2: 0000000d
# IMM: 00000000
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 7d7f7f4e
# RD_ADDR: 18
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2355000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         235 Outputs *****
# RS1_ADDR: 1b
# RS1: aae6d028
# RS2: 0000000d
# IMM: 00000000
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00055736
# PC: 7d7f7f4e
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 18
# RD: 00055736
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2355000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SRL
# UVM_INFO scoreboard.sv(297) @ 2355000: uvm_test_top.env.scoreboard [SCB] A: aae6d028
# B: 0000000d
# OP: 0100
# UVM_INFO scoreboard.sv(288) @ 2355000: uvm_test_top.env.scoreboard [SCB] Transaction         235 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2365000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 92 ===
# Operation Type: GE
# Instruction Type: I_TYPE
# RS1: 9d38a565
# RS2: 7fffffff
# IMM: cda65006
# CE: 1
# RS1_ADDR: 18
# FUNCT3: 7
# PC: c4b6688d
# RD_ADDR: 01
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2365000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         236 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 16
# RS1: a6a0bc70
# RS2: ffffffff
# IMM: d0cd2b5f
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 45d5e14d
# RD_ADDR: 0d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2365000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         236 Outputs *****
# RS1_ADDR: 16
# RS1: a6a0bc70
# RS2: ffffffff
# IMM: 00000b5f
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 45d5e14d
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0d
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2365000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 2365000: uvm_test_top.env.scoreboard [SCB] A: a6a0bc70
# B: d0cd2b5f
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 2365000: uvm_test_top.env.scoreboard [SCB] Transaction         236 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2375000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 93 ===
# Operation Type: SLT
# Instruction Type: R_TYPE
# RS1: 00005779
# RS2: 00009e4d
# IMM: 00000e58
# CE: 1
# RS1_ADDR: 08
# FUNCT3: 5
# PC: e300485c
# RD_ADDR: 0a
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2375000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         237 Inputs *****
# Operation Type: GE
# RS1_ADDR: 18
# RS1: 9d38a565
# RS2: 7fffffff
# IMM: cda65006
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# PC: c4b6688d
# RD_ADDR: 01
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2375000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         237 Outputs *****
# RS1_ADDR: 18
# RS1: 9d38a565
# RS2: 7fffffff
# IMM: 00000006
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: c4b6688d
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 01
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2375000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 2375000: uvm_test_top.env.scoreboard [SCB] A: 9d38a565
# B: cda65006
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 2375000: uvm_test_top.env.scoreboard [SCB] Transaction         237 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2385000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 94 ===
# Operation Type: GEU
# Instruction Type: R_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 0e
# FUNCT3: 0
# PC: 95627cf8
# RD_ADDR: 0b
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2385000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         238 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 08
# RS1: 00005779
# RS2: 00009e4d
# IMM: 00000e58
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# PC: e300485c
# RD_ADDR: 0a
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2385000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         238 Outputs *****
# RS1_ADDR: 08
# RS1: 00005779
# RS2: 00009e4d
# IMM: 00000e58
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: e300485c
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0a
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2385000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 2385000: uvm_test_top.env.scoreboard [SCB] A: 00005779
# B: 00009e4d
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 2385000: uvm_test_top.env.scoreboard [SCB] Transaction         238 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2395000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 95 ===
# Operation Type: SLTU
# Instruction Type: R_TYPE
# RS1: d72335cf
# RS2: 00009a38
# IMM: 9ec003cf
# CE: 1
# RS1_ADDR: 0b
# FUNCT3: 6
# PC: 245cde83
# RD_ADDR: 11
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2395000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         239 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 0e
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 95627cf8
# RD_ADDR: 0b
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2395000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         239 Outputs *****
# RS1_ADDR: 0e
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 95627cf8
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0b
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2395000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 2395000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 2395000: uvm_test_top.env.scoreboard [SCB] Transaction         239 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2405000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 96 ===
# Operation Type: SLTU
# Instruction Type: R_TYPE
# RS1: f71edb17
# RS2: 823bc866
# IMM: 918279dc
# CE: 1
# RS1_ADDR: 09
# FUNCT3: 6
# PC: 808ef92e
# RD_ADDR: 18
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2405000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         240 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 0b
# RS1: d72335cf
# RS2: 00009a38
# IMM: 9ec003cf
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 245cde83
# RD_ADDR: 11
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2405000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         240 Outputs *****
# RS1_ADDR: 0b
# RS1: d72335cf
# RS2: 00009a38
# IMM: 000003cf
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 245cde83
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 11
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2405000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 2405000: uvm_test_top.env.scoreboard [SCB] A: d72335cf
# B: 00009a38
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 2405000: uvm_test_top.env.scoreboard [SCB] Transaction         240 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2415000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 97 ===
# Operation Type: ADD
# Instruction Type: I_TYPE
# RS1: 85d41de2
# RS2: e89cdacc
# IMM: d69aa25a
# CE: 1
# RS1_ADDR: 03
# FUNCT3: 1
# PC: 1a5fc8a0
# RD_ADDR: 0b
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2415000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         241 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 09
# RS1: f71edb17
# RS2: 823bc866
# IMM: 918279dc
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 808ef92e
# RD_ADDR: 18
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2415000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         241 Outputs *****
# RS1_ADDR: 09
# RS1: f71edb17
# RS2: 823bc866
# IMM: 000009dc
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 808ef92e
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 18
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2415000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 2415000: uvm_test_top.env.scoreboard [SCB] A: f71edb17
# B: 823bc866
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 2415000: uvm_test_top.env.scoreboard [SCB] Transaction         241 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2425000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 98 ===
# Operation Type: XOR
# Instruction Type: R_TYPE
# RS1: bb4488cc
# RS2: 7fffffff
# IMM: 00000000
# CE: 1
# RS1_ADDR: 0a
# FUNCT3: 6
# PC: 8583736e
# RD_ADDR: 1c
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2425000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         242 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 03
# RS1: 85d41de2
# RS2: e89cdacc
# IMM: d69aa25a
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 1a5fc8a0
# RD_ADDR: 0b
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2425000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         242 Outputs *****
# RS1_ADDR: 03
# RS1: 85d41de2
# RS2: e89cdacc
# IMM: 0000025a
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 5c6ec03c
# PC: 1a5fc8a0
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0b
# RD: 5c6ec03c
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2425000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 2425000: uvm_test_top.env.scoreboard [SCB] A: 85d41de2
# B: d69aa25a
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 2425000: uvm_test_top.env.scoreboard [SCB] Transaction         242 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2435000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 99 ===
# Operation Type: AND
# Instruction Type: R_TYPE
# RS1: fb2f5133
# RS2: cc86fd4f
# IMM: 9869913c
# CE: 1
# RS1_ADDR: 19
# FUNCT3: 4
# PC: 6a2153d5
# RD_ADDR: 0d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2435000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         243 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 0a
# RS1: bb4488cc
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 8583736e
# RD_ADDR: 1c
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2435000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         243 Outputs *****
# RS1_ADDR: 0a
# RS1: bb4488cc
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# Y: c4bb7733
# PC: 8583736e
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1c
# RD: c4bb7733
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2435000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 2435000: uvm_test_top.env.scoreboard [SCB] A: bb4488cc
# B: 7fffffff
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 2435000: uvm_test_top.env.scoreboard [SCB] Transaction         243 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2445000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 100 ===
# Operation Type: GEU
# Instruction Type: R_TYPE
# RS1: 00000000
# RS2: d355576c
# IMM: 96c18986
# CE: 1
# RS1_ADDR: 13
# FUNCT3: 2
# PC: 1d29eee6
# RD_ADDR: 03
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2445000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         244 Inputs *****
# Operation Type: AND
# RS1_ADDR: 19
# RS1: fb2f5133
# RS2: cc86fd4f
# IMM: 9869913c
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 6a2153d5
# RD_ADDR: 0d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2445000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         244 Outputs *****
# RS1_ADDR: 19
# RS1: fb2f5133
# RS2: cc86fd4f
# IMM: 0000013c
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# Y: c8065103
# PC: 6a2153d5
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0d
# RD: c8065103
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2445000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 2445000: uvm_test_top.env.scoreboard [SCB] A: fb2f5133
# B: cc86fd4f
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 2445000: uvm_test_top.env.scoreboard [SCB] Transaction         244 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2455000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 101 ===
# Operation Type: SLTU
# Instruction Type: R_TYPE
# RS1: ffffffff
# RS2: 81b98ed5
# IMM: c97aad59
# CE: 1
# RS1_ADDR: 0f
# FUNCT3: 2
# PC: 44f07fda
# RD_ADDR: 1f
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2455000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         245 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 13
# RS1: 00000000
# RS2: d355576c
# IMM: 96c18986
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 1d29eee6
# RD_ADDR: 03
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2455000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         245 Outputs *****
# RS1_ADDR: 13
# RS1: 00000000
# RS2: d355576c
# IMM: 00000986
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 1d29eee6
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 03
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2455000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 2455000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: d355576c
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 2455000: uvm_test_top.env.scoreboard [SCB] Transaction         245 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2465000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 102 ===
# Operation Type: OR
# Instruction Type: R_TYPE
# RS1: 9dc634f0
# RS2: 7fffffff
# IMM: a5432792
# CE: 1
# RS1_ADDR: 07
# FUNCT3: 2
# PC: 957af441
# RD_ADDR: 05
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2465000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         246 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 0f
# RS1: ffffffff
# RS2: 81b98ed5
# IMM: c97aad59
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 44f07fda
# RD_ADDR: 1f
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2465000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         246 Outputs *****
# RS1_ADDR: 0f
# RS1: ffffffff
# RS2: 81b98ed5
# IMM: 00000d59
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 44f07fda
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1f
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2465000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 2465000: uvm_test_top.env.scoreboard [SCB] A: ffffffff
# B: 81b98ed5
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 2465000: uvm_test_top.env.scoreboard [SCB] Transaction         246 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2475000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 103 ===
# Operation Type: SUB
# Instruction Type: I_TYPE
# RS1: 0000ecac
# RS2: 0000ed86
# IMM: 0000068a
# CE: 1
# RS1_ADDR: 01
# FUNCT3: 7
# PC: 283445f7
# RD_ADDR: 1e
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2475000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         247 Inputs *****
# Operation Type: OR
# RS1_ADDR: 07
# RS1: 9dc634f0
# RS2: 7fffffff
# IMM: a5432792
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 957af441
# RD_ADDR: 05
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2475000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         247 Outputs *****
# RS1_ADDR: 07
# RS1: 9dc634f0
# RS2: 7fffffff
# IMM: 00000792
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# Y: ffffffff
# PC: 957af441
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 05
# RD: ffffffff
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2475000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 2475000: uvm_test_top.env.scoreboard [SCB] A: 9dc634f0
# B: 7fffffff
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 2475000: uvm_test_top.env.scoreboard [SCB] Transaction         247 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2485000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 104 ===
# Operation Type: ADD
# Instruction Type: I_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 1c
# FUNCT3: 2
# PC: 968a51ec
# RD_ADDR: 10
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2485000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         248 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 01
# RS1: 0000ecac
# RS2: 0000ed86
# IMM: 0000068a
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 283445f7
# RD_ADDR: 1e
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2485000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         248 Outputs *****
# RS1_ADDR: 01
# RS1: 0000ecac
# RS2: 0000ed86
# IMM: 0000068a
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 0000e622
# PC: 283445f7
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1e
# RD: 0000e622
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2485000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 2485000: uvm_test_top.env.scoreboard [SCB] A: 0000ecac
# B: 0000068a
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 2485000: uvm_test_top.env.scoreboard [SCB] Transaction         248 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2495000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 105 ===
# Operation Type: EQ
# Instruction Type: I_TYPE
# RS1: aac59778
# RS2: 7fffcbd0
# IMM: e40ccef3
# CE: 1
# RS1_ADDR: 0d
# FUNCT3: 3
# PC: 437f9a65
# RD_ADDR: 07
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2495000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         249 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 1c
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 968a51ec
# RD_ADDR: 10
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2495000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         249 Outputs *****
# RS1_ADDR: 1c
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# Y: fffe0000
# PC: 968a51ec
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 10
# RD: fffe0000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2495000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 2495000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 2495000: uvm_test_top.env.scoreboard [SCB] Transaction         249 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2505000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 106 ===
# Operation Type: GE
# Instruction Type: I_TYPE
# RS1: b8bc2965
# RS2: c07b1ce4
# IMM: f26db8d1
# CE: 1
# RS1_ADDR: 19
# FUNCT3: 1
# PC: 8cf997c3
# RD_ADDR: 02
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2505000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         250 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 0d
# RS1: aac59778
# RS2: 7fffcbd0
# IMM: e40ccef3
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 437f9a65
# RD_ADDR: 07
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2505000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         250 Outputs *****
# RS1_ADDR: 0d
# RS1: aac59778
# RS2: 7fffcbd0
# IMM: 00000ef3
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 437f9a65
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 07
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2505000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 2505000: uvm_test_top.env.scoreboard [SCB] A: aac59778
# B: e40ccef3
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 2505000: uvm_test_top.env.scoreboard [SCB] Transaction         250 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2515000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 107 ===
# Operation Type: XOR
# Instruction Type: I_TYPE
# RS1: f92125a6
# RS2: eea44d17
# IMM: ca49434a
# CE: 1
# RS1_ADDR: 09
# FUNCT3: 7
# PC: 3b833c38
# RD_ADDR: 19
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2515000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         251 Inputs *****
# Operation Type: GE
# RS1_ADDR: 19
# RS1: b8bc2965
# RS2: c07b1ce4
# IMM: f26db8d1
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 8cf997c3
# RD_ADDR: 02
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2515000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         251 Outputs *****
# RS1_ADDR: 19
# RS1: b8bc2965
# RS2: c07b1ce4
# IMM: 000008d1
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 8cf997c3
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 02
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2515000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 2515000: uvm_test_top.env.scoreboard [SCB] A: b8bc2965
# B: f26db8d1
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 2515000: uvm_test_top.env.scoreboard [SCB] Transaction         251 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2525000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 108 ===
# Operation Type: SLT
# Instruction Type: I_TYPE
# RS1: 7fffffff
# RS2: fc6a80a7
# IMM: 00000000
# CE: 1
# RS1_ADDR: 0c
# FUNCT3: 0
# PC: 45596ed2
# RD_ADDR: 09
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2525000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         252 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 09
# RS1: f92125a6
# RS2: eea44d17
# IMM: ca49434a
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 3b833c38
# RD_ADDR: 19
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2525000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         252 Outputs *****
# RS1_ADDR: 09
# RS1: f92125a6
# RS2: eea44d17
# IMM: 0000034a
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 336866ec
# PC: 3b833c38
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 19
# RD: 336866ec
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2525000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 2525000: uvm_test_top.env.scoreboard [SCB] A: f92125a6
# B: ca49434a
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 2525000: uvm_test_top.env.scoreboard [SCB] Transaction         252 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2535000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 109 ===
# Operation Type: SUB
# Instruction Type: R_TYPE
# RS1: 84c6574c
# RS2: b564d243
# IMM: c61ad1b0
# CE: 1
# RS1_ADDR: 02
# FUNCT3: 2
# PC: d52a2c0f
# RD_ADDR: 1a
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2535000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         253 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 0c
# RS1: 7fffffff
# RS2: fc6a80a7
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 45596ed2
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2535000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         253 Outputs *****
# RS1_ADDR: 0c
# RS1: 7fffffff
# RS2: fc6a80a7
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 45596ed2
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2535000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 2535000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: 00000000
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 2535000: uvm_test_top.env.scoreboard [SCB] Transaction         253 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2545000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 110 ===
# Operation Type: SUB
# Instruction Type: I_TYPE
# RS1: 00000000
# RS2: c3c90ba7
# IMM: 82496f9c
# CE: 1
# RS1_ADDR: 13
# FUNCT3: 6
# PC: 978b9bf5
# RD_ADDR: 0e
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2545000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         254 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 02
# RS1: 84c6574c
# RS2: b564d243
# IMM: c61ad1b0
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# PC: d52a2c0f
# RD_ADDR: 1a
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2545000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         254 Outputs *****
# RS1_ADDR: 02
# RS1: 84c6574c
# RS2: b564d243
# IMM: 000001b0
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# Y: cf618509
# PC: d52a2c0f
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1a
# RD: cf618509
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2545000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 2545000: uvm_test_top.env.scoreboard [SCB] A: 84c6574c
# B: b564d243
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 2545000: uvm_test_top.env.scoreboard [SCB] Transaction         254 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2555000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 111 ===
# Operation Type: SLL
# Instruction Type: I_TYPE
# RS1: ffffffff
# RS2: 00000011
# IMM: 00000003
# CE: 1
# RS1_ADDR: 02
# FUNCT3: 2
# PC: 98ac33ea
# RD_ADDR: 13
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2555000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         255 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 13
# RS1: 00000000
# RS2: c3c90ba7
# IMM: 82496f9c
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 978b9bf5
# RD_ADDR: 0e
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2555000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         255 Outputs *****
# RS1_ADDR: 13
# RS1: 00000000
# RS2: c3c90ba7
# IMM: 00000f9c
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 7db69064
# PC: 978b9bf5
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0e
# RD: 7db69064
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2555000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 2555000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: 82496f9c
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 2555000: uvm_test_top.env.scoreboard [SCB] Transaction         255 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2565000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 112 ===
# Operation Type: XOR
# Instruction Type: I_TYPE
# RS1: 9bfa3a0b
# RS2: 7fffffff
# IMM: aef1f455
# CE: 1
# RS1_ADDR: 08
# FUNCT3: 0
# PC: 2c936d2f
# RD_ADDR: 0c
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2565000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         256 Inputs *****
# Operation Type: SLL
# RS1_ADDR: 02
# RS1: ffffffff
# RS2: 00000011
# IMM: 00000003
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 98ac33ea
# RD_ADDR: 13
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2565000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         256 Outputs *****
# RS1_ADDR: 02
# RS1: ffffffff
# RS2: 00000011
# IMM: 00000003
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# Y: fffffff8
# PC: 98ac33ea
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 13
# RD: fffffff8
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2565000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLL
# UVM_INFO scoreboard.sv(297) @ 2565000: uvm_test_top.env.scoreboard [SCB] A: ffffffff
# B: 00000003
# OP: 0080
# UVM_INFO scoreboard.sv(288) @ 2565000: uvm_test_top.env.scoreboard [SCB] Transaction         256 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2575000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 113 ===
# Operation Type: SUB
# Instruction Type: I_TYPE
# RS1: 0000dc10
# RS2: 00003dd0
# IMM: 000001d1
# CE: 1
# RS1_ADDR: 01
# FUNCT3: 5
# PC: f65c9f9b
# RD_ADDR: 1f
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2575000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         257 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 08
# RS1: 9bfa3a0b
# RS2: 7fffffff
# IMM: aef1f455
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 2c936d2f
# RD_ADDR: 0c
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2575000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         257 Outputs *****
# RS1_ADDR: 08
# RS1: 9bfa3a0b
# RS2: 7fffffff
# IMM: 00000455
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 350bce5e
# PC: 2c936d2f
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0c
# RD: 350bce5e
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2575000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 2575000: uvm_test_top.env.scoreboard [SCB] A: 9bfa3a0b
# B: aef1f455
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 2575000: uvm_test_top.env.scoreboard [SCB] Transaction         257 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2585000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 114 ===
# Operation Type: XOR
# Instruction Type: R_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 0f
# FUNCT3: 2
# PC: 812088ad
# RD_ADDR: 06
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2585000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         258 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 01
# RS1: 0000dc10
# RS2: 00003dd0
# IMM: 000001d1
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: f65c9f9b
# RD_ADDR: 1f
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2585000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         258 Outputs *****
# RS1_ADDR: 01
# RS1: 0000dc10
# RS2: 00003dd0
# IMM: 000001d1
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 0000da3f
# PC: f65c9f9b
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1f
# RD: 0000da3f
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2585000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 2585000: uvm_test_top.env.scoreboard [SCB] A: 0000dc10
# B: 000001d1
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 2585000: uvm_test_top.env.scoreboard [SCB] Transaction         258 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2595000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 115 ===
# Operation Type: SLT
# Instruction Type: I_TYPE
# RS1: 0000f2ba
# RS2: cad74244
# IMM: cf3de087
# CE: 1
# RS1_ADDR: 19
# FUNCT3: 0
# PC: 6123c63a
# RD_ADDR: 15
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2595000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         259 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 0f
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 812088ad
# RD_ADDR: 06
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2595000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         259 Outputs *****
# RS1_ADDR: 0f
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 812088ad
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 06
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2595000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 2595000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 2595000: uvm_test_top.env.scoreboard [SCB] Transaction         259 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2605000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 116 ===
# Operation Type: OR
# Instruction Type: I_TYPE
# RS1: 93a1f7be
# RS2: c4e098f4
# IMM: b192c94e
# CE: 1
# RS1_ADDR: 18
# FUNCT3: 0
# PC: 19e94631
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2605000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         260 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 19
# RS1: 0000f2ba
# RS2: cad74244
# IMM: cf3de087
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 6123c63a
# RD_ADDR: 15
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2605000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         260 Outputs *****
# RS1_ADDR: 19
# RS1: 0000f2ba
# RS2: cad74244
# IMM: 00000087
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 6123c63a
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 15
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2605000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 2605000: uvm_test_top.env.scoreboard [SCB] A: 0000f2ba
# B: cf3de087
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 2605000: uvm_test_top.env.scoreboard [SCB] Transaction         260 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2615000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 117 ===
# Operation Type: XOR
# Instruction Type: I_TYPE
# RS1: 80d75f35
# RS2: 8e57d76d
# IMM: dfd8bea2
# CE: 1
# RS1_ADDR: 10
# FUNCT3: 2
# PC: 7eb6fbb1
# RD_ADDR: 13
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2615000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         261 Inputs *****
# Operation Type: OR
# RS1_ADDR: 18
# RS1: 93a1f7be
# RS2: c4e098f4
# IMM: b192c94e
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 19e94631
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2615000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         261 Outputs *****
# RS1_ADDR: 18
# RS1: 93a1f7be
# RS2: c4e098f4
# IMM: 0000094e
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: b3b3fffe
# PC: 19e94631
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: b3b3fffe
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2615000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 2615000: uvm_test_top.env.scoreboard [SCB] A: 93a1f7be
# B: b192c94e
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 2615000: uvm_test_top.env.scoreboard [SCB] Transaction         261 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2625000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 118 ===
# Operation Type: GEU
# Instruction Type: I_TYPE
# RS1: bb032292
# RS2: 7fffffff
# IMM: 00000000
# CE: 1
# RS1_ADDR: 16
# FUNCT3: 1
# PC: 0df8a21f
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2625000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         262 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 10
# RS1: 80d75f35
# RS2: 8e57d76d
# IMM: dfd8bea2
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 7eb6fbb1
# RD_ADDR: 13
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2625000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         262 Outputs *****
# RS1_ADDR: 10
# RS1: 80d75f35
# RS2: 8e57d76d
# IMM: 00000ea2
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 5f0fe197
# PC: 7eb6fbb1
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 13
# RD: 5f0fe197
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2625000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 2625000: uvm_test_top.env.scoreboard [SCB] A: 80d75f35
# B: dfd8bea2
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 2625000: uvm_test_top.env.scoreboard [SCB] Transaction         262 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2635000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 119 ===
# Operation Type: SUB
# Instruction Type: I_TYPE
# RS1: 98657ab7
# RS2: b8ae1235
# IMM: b731f269
# CE: 1
# RS1_ADDR: 18
# FUNCT3: 5
# PC: 399ae47a
# RD_ADDR: 06
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2635000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         263 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 16
# RS1: bb032292
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 0df8a21f
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2635000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         263 Outputs *****
# RS1_ADDR: 16
# RS1: bb032292
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 0df8a21f
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2635000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 2635000: uvm_test_top.env.scoreboard [SCB] A: bb032292
# B: 00000000
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 2635000: uvm_test_top.env.scoreboard [SCB] Transaction         263 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2645000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 120 ===
# Operation Type: OR
# Instruction Type: R_TYPE
# RS1: 00000000
# RS2: cd093fdf
# IMM: cb2ca6ab
# CE: 1
# RS1_ADDR: 0a
# FUNCT3: 3
# PC: 4213180f
# RD_ADDR: 0d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2645000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         264 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 18
# RS1: 98657ab7
# RS2: b8ae1235
# IMM: b731f269
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 399ae47a
# RD_ADDR: 06
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2645000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         264 Outputs *****
# RS1_ADDR: 18
# RS1: 98657ab7
# RS2: b8ae1235
# IMM: 00000269
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: e133884e
# PC: 399ae47a
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 06
# RD: e133884e
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2645000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 2645000: uvm_test_top.env.scoreboard [SCB] A: 98657ab7
# B: b731f269
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 2645000: uvm_test_top.env.scoreboard [SCB] Transaction         264 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2655000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 121 ===
# Operation Type: GEU
# Instruction Type: R_TYPE
# RS1: e5d0f55b
# RS2: ffffffff
# IMM: 9a0e1788
# CE: 1
# RS1_ADDR: 19
# FUNCT3: 6
# PC: 1ffc6ee4
# RD_ADDR: 1f
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2655000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         265 Inputs *****
# Operation Type: OR
# RS1_ADDR: 0a
# RS1: 00000000
# RS2: cd093fdf
# IMM: cb2ca6ab
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 4213180f
# RD_ADDR: 0d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2655000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         265 Outputs *****
# RS1_ADDR: 0a
# RS1: 00000000
# RS2: cd093fdf
# IMM: 000006ab
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: cd093fdf
# PC: 4213180f
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0d
# RD: cd093fdf
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2655000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 2655000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: cd093fdf
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 2655000: uvm_test_top.env.scoreboard [SCB] Transaction         265 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2665000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 122 ===
# Operation Type: GE
# Instruction Type: R_TYPE
# RS1: 7fffffff
# RS2: db1d7378
# IMM: fca96cb6
# CE: 1
# RS1_ADDR: 14
# FUNCT3: 2
# PC: fd0125cf
# RD_ADDR: 1f
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2665000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         266 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 19
# RS1: e5d0f55b
# RS2: ffffffff
# IMM: 9a0e1788
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 1ffc6ee4
# RD_ADDR: 1f
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2665000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         266 Outputs *****
# RS1_ADDR: 19
# RS1: e5d0f55b
# RS2: ffffffff
# IMM: 00000788
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 1ffc6ee4
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1f
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2665000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 2665000: uvm_test_top.env.scoreboard [SCB] A: e5d0f55b
# B: ffffffff
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 2665000: uvm_test_top.env.scoreboard [SCB] Transaction         266 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2675000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 123 ===
# Operation Type: NEQ
# Instruction Type: I_TYPE
# RS1: 00003078
# RS2: 0000dc47
# IMM: 0000056f
# CE: 1
# RS1_ADDR: 1d
# FUNCT3: 3
# PC: 3d45ed7b
# RD_ADDR: 03
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2675000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         267 Inputs *****
# Operation Type: GE
# RS1_ADDR: 14
# RS1: 7fffffff
# RS2: db1d7378
# IMM: fca96cb6
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fd0125cf
# RD_ADDR: 1f
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2675000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         267 Outputs *****
# RS1_ADDR: 14
# RS1: 7fffffff
# RS2: db1d7378
# IMM: 00000cb6
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: fd0125cf
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1f
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2675000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 2675000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: db1d7378
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 2675000: uvm_test_top.env.scoreboard [SCB] Transaction         267 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2685000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 124 ===
# Operation Type: GEU
# Instruction Type: R_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 0
# PC: 830587b3
# RD_ADDR: 17
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2685000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         268 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 1d
# RS1: 00003078
# RS2: 0000dc47
# IMM: 0000056f
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 3d45ed7b
# RD_ADDR: 03
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2685000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         268 Outputs *****
# RS1_ADDR: 1d
# RS1: 00003078
# RS2: 0000dc47
# IMM: 0000056f
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 3d45ed7b
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 03
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2685000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 2685000: uvm_test_top.env.scoreboard [SCB] A: 00003078
# B: 0000056f
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 2685000: uvm_test_top.env.scoreboard [SCB] Transaction         268 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2695000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 125 ===
# Operation Type: SRA
# Instruction Type: I_TYPE
# RS1: 91ee4f85
# RS2: 0000000b
# IMM: 0000000f
# CE: 1
# RS1_ADDR: 1b
# FUNCT3: 5
# PC: 8315e950
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2695000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         269 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 00
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 830587b3
# RD_ADDR: 17
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2695000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         269 Outputs *****
# RS1_ADDR: 00
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 830587b3
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 17
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2695000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 2695000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 2695000: uvm_test_top.env.scoreboard [SCB] Transaction         269 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2705000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 126 ===
# Operation Type: GEU
# Instruction Type: R_TYPE
# RS1: 9d8cf36b
# RS2: cac2e9b0
# IMM: ecf8b61a
# CE: 1
# RS1_ADDR: 12
# FUNCT3: 1
# PC: 49458104
# RD_ADDR: 03
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2705000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         270 Inputs *****
# Operation Type: SRA
# RS1_ADDR: 1b
# RS1: 91ee4f85
# RS2: 0000000b
# IMM: 0000000f
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 8315e950
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2705000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         270 Outputs *****
# RS1_ADDR: 1b
# RS1: 91ee4f85
# RS2: 0000000b
# IMM: 0000000f
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: ffff23dc
# PC: 8315e950
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: ffff23dc
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2705000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SRA
# UVM_INFO scoreboard.sv(297) @ 2705000: uvm_test_top.env.scoreboard [SCB] A: 91ee4f85
# B: 0000000f
# OP: 0200
# UVM_INFO scoreboard.sv(288) @ 2705000: uvm_test_top.env.scoreboard [SCB] Transaction         270 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2715000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 127 ===
# Operation Type: ADD
# Instruction Type: R_TYPE
# RS1: ba19e6e8
# RS2: c209e1df
# IMM: 83afba71
# CE: 1
# RS1_ADDR: 1c
# FUNCT3: 5
# PC: b59a886d
# RD_ADDR: 18
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2715000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         271 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 12
# RS1: 9d8cf36b
# RS2: cac2e9b0
# IMM: ecf8b61a
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 49458104
# RD_ADDR: 03
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2715000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         271 Outputs *****
# RS1_ADDR: 12
# RS1: 9d8cf36b
# RS2: cac2e9b0
# IMM: 0000061a
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 49458104
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 03
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2715000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 2715000: uvm_test_top.env.scoreboard [SCB] A: 9d8cf36b
# B: cac2e9b0
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 2715000: uvm_test_top.env.scoreboard [SCB] Transaction         271 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2725000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 128 ===
# Operation Type: SLT
# Instruction Type: I_TYPE
# RS1: 7fffffff
# RS2: a887323e
# IMM: 00000000
# CE: 1
# RS1_ADDR: 01
# FUNCT3: 2
# PC: 454a2062
# RD_ADDR: 0f
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2725000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         272 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 1c
# RS1: ba19e6e8
# RS2: c209e1df
# IMM: 83afba71
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# PC: b59a886d
# RD_ADDR: 18
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2725000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         272 Outputs *****
# RS1_ADDR: 1c
# RS1: ba19e6e8
# RS2: c209e1df
# IMM: 00000a71
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 7c23c8c7
# PC: b59a886d
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 18
# RD: 7c23c8c7
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2725000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 2725000: uvm_test_top.env.scoreboard [SCB] A: ba19e6e8
# B: c209e1df
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 2725000: uvm_test_top.env.scoreboard [SCB] Transaction         272 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2735000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 129 ===
# Operation Type: ADD
# Instruction Type: R_TYPE
# RS1: d70ecf15
# RS2: f7e4cef2
# IMM: c124351c
# CE: 1
# RS1_ADDR: 1c
# FUNCT3: 0
# PC: 70fb5db8
# RD_ADDR: 07
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2735000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         273 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 01
# RS1: 7fffffff
# RS2: a887323e
# IMM: 00000000
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 454a2062
# RD_ADDR: 0f
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2735000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         273 Outputs *****
# RS1_ADDR: 01
# RS1: 7fffffff
# RS2: a887323e
# IMM: 00000000
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 454a2062
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0f
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2735000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 2735000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: 00000000
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 2735000: uvm_test_top.env.scoreboard [SCB] Transaction         273 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2745000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 130 ===
# Operation Type: AND
# Instruction Type: I_TYPE
# RS1: b638bfcf
# RS2: c1696f67
# IMM: 00000000
# CE: 1
# RS1_ADDR: 16
# FUNCT3: 7
# PC: 2f979910
# RD_ADDR: 1b
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2745000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         274 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 1c
# RS1: d70ecf15
# RS2: f7e4cef2
# IMM: c124351c
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 70fb5db8
# RD_ADDR: 07
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2745000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         274 Outputs *****
# RS1_ADDR: 1c
# RS1: d70ecf15
# RS2: f7e4cef2
# IMM: 0000051c
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: cef39e07
# PC: 70fb5db8
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 07
# RD: cef39e07
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2745000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 2745000: uvm_test_top.env.scoreboard [SCB] A: d70ecf15
# B: f7e4cef2
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 2745000: uvm_test_top.env.scoreboard [SCB] Transaction         274 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2755000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 131 ===
# Operation Type: GEU
# Instruction Type: I_TYPE
# RS1: aaee84f4
# RS2: ef08b357
# IMM: ffffffff
# CE: 1
# RS1_ADDR: 1b
# FUNCT3: 7
# PC: bc56e95c
# RD_ADDR: 07
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2755000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         275 Inputs *****
# Operation Type: AND
# RS1_ADDR: 16
# RS1: b638bfcf
# RS2: c1696f67
# IMM: 00000000
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 2f979910
# RD_ADDR: 1b
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2755000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         275 Outputs *****
# RS1_ADDR: 16
# RS1: b638bfcf
# RS2: c1696f67
# IMM: 00000000
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 2f979910
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1b
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2755000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 2755000: uvm_test_top.env.scoreboard [SCB] A: b638bfcf
# B: 00000000
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 2755000: uvm_test_top.env.scoreboard [SCB] Transaction         275 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2765000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 132 ===
# Operation Type: ADD
# Instruction Type: I_TYPE
# RS1: 7fffffff
# RS2: 957ae16f
# IMM: ba243479
# CE: 1
# RS1_ADDR: 01
# FUNCT3: 1
# PC: f0e6821d
# RD_ADDR: 19
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2765000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         276 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 1b
# RS1: aaee84f4
# RS2: ef08b357
# IMM: ffffffff
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# PC: bc56e95c
# RD_ADDR: 07
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2765000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         276 Outputs *****
# RS1_ADDR: 1b
# RS1: aaee84f4
# RS2: ef08b357
# IMM: 00000fff
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: bc56e95c
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 07
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2765000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 2765000: uvm_test_top.env.scoreboard [SCB] A: aaee84f4
# B: ffffffff
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 2765000: uvm_test_top.env.scoreboard [SCB] Transaction         276 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2775000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 133 ===
# Operation Type: EQ
# Instruction Type: I_TYPE
# RS1: 0000f913
# RS2: 00000551
# IMM: 000001dd
# CE: 1
# RS1_ADDR: 01
# FUNCT3: 2
# PC: fc98216b
# RD_ADDR: 0c
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2775000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         277 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 01
# RS1: 7fffffff
# RS2: 957ae16f
# IMM: ba243479
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# PC: f0e6821d
# RD_ADDR: 19
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2775000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         277 Outputs *****
# RS1_ADDR: 01
# RS1: 7fffffff
# RS2: 957ae16f
# IMM: 00000479
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 3a243478
# PC: f0e6821d
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 19
# RD: 3a243478
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2775000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 2775000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: ba243479
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 2775000: uvm_test_top.env.scoreboard [SCB] Transaction         277 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2785000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 134 ===
# Operation Type: EQ
# Instruction Type: I_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 12
# FUNCT3: 3
# PC: 9be645f5
# RD_ADDR: 10
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2785000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         278 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: 0000f913
# RS2: 00000551
# IMM: 000001dd
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# PC: fc98216b
# RD_ADDR: 0c
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2785000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         278 Outputs *****
# RS1_ADDR: 01
# RS1: 0000f913
# RS2: 00000551
# IMM: 000001dd
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: fc98216b
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0c
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2785000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 2785000: uvm_test_top.env.scoreboard [SCB] A: 0000f913
# B: 000001dd
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 2785000: uvm_test_top.env.scoreboard [SCB] Transaction         278 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2795000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 135 ===
# Operation Type: XOR
# Instruction Type: R_TYPE
# RS1: 81164b02
# RS2: 00006840
# IMM: ad1d0a34
# CE: 1
# RS1_ADDR: 03
# FUNCT3: 1
# PC: be902ff4
# RD_ADDR: 1a
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2795000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         279 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 12
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 9be645f5
# RD_ADDR: 10
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2795000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         279 Outputs *****
# RS1_ADDR: 12
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 9be645f5
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 10
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2795000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 2795000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 2795000: uvm_test_top.env.scoreboard [SCB] Transaction         279 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2805000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 136 ===
# Operation Type: SUB
# Instruction Type: I_TYPE
# RS1: dd2dd5f9
# RS2: cb260884
# IMM: afe9cd25
# CE: 1
# RS1_ADDR: 18
# FUNCT3: 5
# PC: 9d9c1c61
# RD_ADDR: 17
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2805000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         280 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 03
# RS1: 81164b02
# RS2: 00006840
# IMM: ad1d0a34
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# PC: be902ff4
# RD_ADDR: 1a
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2805000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         280 Outputs *****
# RS1_ADDR: 03
# RS1: 81164b02
# RS2: 00006840
# IMM: 00000a34
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 81162342
# PC: be902ff4
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1a
# RD: 81162342
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2805000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 2805000: uvm_test_top.env.scoreboard [SCB] A: 81164b02
# B: 00006840
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 2805000: uvm_test_top.env.scoreboard [SCB] Transaction         280 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2815000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 137 ===
# Operation Type: GEU
# Instruction Type: I_TYPE
# RS1: 8abe030b
# RS2: 8abe030b
# IMM: fdd35a2c
# CE: 1
# RS1_ADDR: 08
# FUNCT3: 6
# PC: 59d2d57b
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2815000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         281 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 18
# RS1: dd2dd5f9
# RS2: cb260884
# IMM: afe9cd25
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 9d9c1c61
# RD_ADDR: 17
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2815000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         281 Outputs *****
# RS1_ADDR: 18
# RS1: dd2dd5f9
# RS2: cb260884
# IMM: 00000d25
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 2d4408d4
# PC: 9d9c1c61
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 17
# RD: 2d4408d4
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2815000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 2815000: uvm_test_top.env.scoreboard [SCB] A: dd2dd5f9
# B: afe9cd25
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 2815000: uvm_test_top.env.scoreboard [SCB] Transaction         281 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2825000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 138 ===
# Operation Type: ADD
# Instruction Type: R_TYPE
# RS1: 9beff6f6
# RS2: 7fffffff
# IMM: 00000000
# CE: 1
# RS1_ADDR: 0c
# FUNCT3: 0
# PC: 79acb217
# RD_ADDR: 10
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2825000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         282 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 08
# RS1: 8abe030b
# RS2: 8abe030b
# IMM: fdd35a2c
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 59d2d57b
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2825000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         282 Outputs *****
# RS1_ADDR: 08
# RS1: 8abe030b
# RS2: 8abe030b
# IMM: 00000a2c
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 59d2d57b
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2825000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 2825000: uvm_test_top.env.scoreboard [SCB] A: 8abe030b
# B: fdd35a2c
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 2825000: uvm_test_top.env.scoreboard [SCB] Transaction         282 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2835000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 139 ===
# Operation Type: EQ
# Instruction Type: R_TYPE
# RS1: 9d038244
# RS2: 9875594f
# IMM: e41bb748
# CE: 1
# RS1_ADDR: 01
# FUNCT3: 1
# PC: 4b5af3e5
# RD_ADDR: 1d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2835000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         283 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 0c
# RS1: 9beff6f6
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 79acb217
# RD_ADDR: 10
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2835000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         283 Outputs *****
# RS1_ADDR: 0c
# RS1: 9beff6f6
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 1beff6f5
# PC: 79acb217
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 10
# RD: 1beff6f5
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2835000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 2835000: uvm_test_top.env.scoreboard [SCB] A: 9beff6f6
# B: 7fffffff
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 2835000: uvm_test_top.env.scoreboard [SCB] Transaction         283 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2845000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 140 ===
# Operation Type: SLT
# Instruction Type: I_TYPE
# RS1: 00000000
# RS2: 9009ff19
# IMM: eab0480d
# CE: 1
# RS1_ADDR: 03
# FUNCT3: 2
# PC: 7577c502
# RD_ADDR: 1c
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2845000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         284 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: 9d038244
# RS2: 9875594f
# IMM: e41bb748
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 4b5af3e5
# RD_ADDR: 1d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2845000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         284 Outputs *****
# RS1_ADDR: 01
# RS1: 9d038244
# RS2: 9875594f
# IMM: 00000748
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 4b5af3e5
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1d
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2845000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 2845000: uvm_test_top.env.scoreboard [SCB] A: 9d038244
# B: 9875594f
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 2845000: uvm_test_top.env.scoreboard [SCB] Transaction         284 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2855000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 141 ===
# Operation Type: ADD
# Instruction Type: R_TYPE
# RS1: ffffffff
# RS2: a3fc21cc
# IMM: e7a2989f
# CE: 1
# RS1_ADDR: 14
# FUNCT3: 4
# PC: f26aeb36
# RD_ADDR: 03
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2855000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         285 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 03
# RS1: 00000000
# RS2: 9009ff19
# IMM: eab0480d
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 7577c502
# RD_ADDR: 1c
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2855000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         285 Outputs *****
# RS1_ADDR: 03
# RS1: 00000000
# RS2: 9009ff19
# IMM: 0000080d
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 7577c502
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1c
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2855000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 2855000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: eab0480d
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 2855000: uvm_test_top.env.scoreboard [SCB] Transaction         285 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2865000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 142 ===
# Operation Type: ADD
# Instruction Type: R_TYPE
# RS1: ab20aaf2
# RS2: 7fffffff
# IMM: dcd7243a
# CE: 1
# RS1_ADDR: 06
# FUNCT3: 1
# PC: 66f0edc6
# RD_ADDR: 18
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2865000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         286 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 14
# RS1: ffffffff
# RS2: a3fc21cc
# IMM: e7a2989f
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# PC: f26aeb36
# RD_ADDR: 03
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2865000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         286 Outputs *****
# RS1_ADDR: 14
# RS1: ffffffff
# RS2: a3fc21cc
# IMM: 0000089f
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# Y: a3fc21cb
# PC: f26aeb36
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 03
# RD: a3fc21cb
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2865000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 2865000: uvm_test_top.env.scoreboard [SCB] A: ffffffff
# B: a3fc21cc
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 2865000: uvm_test_top.env.scoreboard [SCB] Transaction         286 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2875000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 143 ===
# Operation Type: EQ
# Instruction Type: I_TYPE
# RS1: 000025f4
# RS2: 00009992
# IMM: 000001b4
# CE: 1
# RS1_ADDR: 1b
# FUNCT3: 1
# PC: 97e42592
# RD_ADDR: 18
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2875000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         287 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 06
# RS1: ab20aaf2
# RS2: 7fffffff
# IMM: dcd7243a
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 66f0edc6
# RD_ADDR: 18
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2875000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         287 Outputs *****
# RS1_ADDR: 06
# RS1: ab20aaf2
# RS2: 7fffffff
# IMM: 0000043a
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 2b20aaf1
# PC: 66f0edc6
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 18
# RD: 2b20aaf1
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2875000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 2875000: uvm_test_top.env.scoreboard [SCB] A: ab20aaf2
# B: 7fffffff
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 2875000: uvm_test_top.env.scoreboard [SCB] Transaction         287 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2885000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 144 ===
# Operation Type: ADD
# Instruction Type: I_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 0d
# FUNCT3: 0
# PC: 974eaad1
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2885000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         288 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 1b
# RS1: 000025f4
# RS2: 00009992
# IMM: 000001b4
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 97e42592
# RD_ADDR: 18
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2885000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         288 Outputs *****
# RS1_ADDR: 1b
# RS1: 000025f4
# RS2: 00009992
# IMM: 000001b4
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 97e42592
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 18
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2885000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 2885000: uvm_test_top.env.scoreboard [SCB] A: 000025f4
# B: 000001b4
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 2885000: uvm_test_top.env.scoreboard [SCB] Transaction         288 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2895000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 145 ===
# Operation Type: NEQ
# Instruction Type: R_TYPE
# RS1: a28988bc
# RS2: 7fff87a2
# IMM: b938d7a1
# CE: 1
# RS1_ADDR: 13
# FUNCT3: 1
# PC: acfdf05a
# RD_ADDR: 09
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2895000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         289 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 0d
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 974eaad1
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2895000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         289 Outputs *****
# RS1_ADDR: 0d
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: fffe0000
# PC: 974eaad1
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: fffe0000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2895000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 2895000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 2895000: uvm_test_top.env.scoreboard [SCB] Transaction         289 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2905000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 146 ===
# Operation Type: AND
# Instruction Type: R_TYPE
# RS1: f0dd1a0b
# RS2: efac71ed
# IMM: 8efe445c
# CE: 1
# RS1_ADDR: 11
# FUNCT3: 5
# PC: 04d48702
# RD_ADDR: 04
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2905000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         290 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 13
# RS1: a28988bc
# RS2: 7fff87a2
# IMM: b938d7a1
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# PC: acfdf05a
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2905000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         290 Outputs *****
# RS1_ADDR: 13
# RS1: a28988bc
# RS2: 7fff87a2
# IMM: 000007a1
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: acfdf05a
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2905000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 2905000: uvm_test_top.env.scoreboard [SCB] A: a28988bc
# B: 7fff87a2
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 2905000: uvm_test_top.env.scoreboard [SCB] Transaction         290 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2915000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 147 ===
# Operation Type: SLTU
# Instruction Type: R_TYPE
# RS1: a00bdc9d
# RS2: a00bdc9d
# IMM: a71021af
# CE: 1
# RS1_ADDR: 07
# FUNCT3: 5
# PC: c0fcca5d
# RD_ADDR: 07
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2915000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         291 Inputs *****
# Operation Type: AND
# RS1_ADDR: 11
# RS1: f0dd1a0b
# RS2: efac71ed
# IMM: 8efe445c
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 04d48702
# RD_ADDR: 04
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2915000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         291 Outputs *****
# RS1_ADDR: 11
# RS1: f0dd1a0b
# RS2: efac71ed
# IMM: 0000045c
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# Y: e08c1009
# PC: 04d48702
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 04
# RD: e08c1009
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2915000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 2915000: uvm_test_top.env.scoreboard [SCB] A: f0dd1a0b
# B: efac71ed
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 2915000: uvm_test_top.env.scoreboard [SCB] Transaction         291 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2925000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 148 ===
# Operation Type: XOR
# Instruction Type: I_TYPE
# RS1: 00000000
# RS2: 7fffffff
# IMM: ab66cf1f
# CE: 1
# RS1_ADDR: 13
# FUNCT3: 0
# PC: dbd16e24
# RD_ADDR: 0f
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2925000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         292 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 07
# RS1: a00bdc9d
# RS2: a00bdc9d
# IMM: a71021af
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# PC: c0fcca5d
# RD_ADDR: 07
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2925000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         292 Outputs *****
# RS1_ADDR: 07
# RS1: a00bdc9d
# RS2: a00bdc9d
# IMM: 000001af
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: c0fcca5d
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 07
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2925000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 2925000: uvm_test_top.env.scoreboard [SCB] A: a00bdc9d
# B: a00bdc9d
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 2925000: uvm_test_top.env.scoreboard [SCB] Transaction         292 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2935000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 149 ===
# Operation Type: SLTU
# Instruction Type: I_TYPE
# RS1: 870a4bd9
# RS2: fd55a0b0
# IMM: 89d29278
# CE: 1
# RS1_ADDR: 16
# FUNCT3: 2
# PC: e8d17641
# RD_ADDR: 0e
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2935000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         293 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 13
# RS1: 00000000
# RS2: 7fffffff
# IMM: ab66cf1f
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: dbd16e24
# RD_ADDR: 0f
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2935000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         293 Outputs *****
# RS1_ADDR: 13
# RS1: 00000000
# RS2: 7fffffff
# IMM: 00000f1f
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: ab66cf1f
# PC: dbd16e24
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0f
# RD: ab66cf1f
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2935000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 2935000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: ab66cf1f
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 2935000: uvm_test_top.env.scoreboard [SCB] Transaction         293 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2945000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 150 ===
# Operation Type: ADD
# Instruction Type: I_TYPE
# RS1: e9971522
# RS2: 00000000
# IMM: ce45347b
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 5
# PC: c49a07d7
# RD_ADDR: 1f
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2945000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         294 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 16
# RS1: 870a4bd9
# RS2: fd55a0b0
# IMM: 89d29278
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# PC: e8d17641
# RD_ADDR: 0e
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2945000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         294 Outputs *****
# RS1_ADDR: 16
# RS1: 870a4bd9
# RS2: fd55a0b0
# IMM: 00000278
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: e8d17641
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0e
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2945000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 2945000: uvm_test_top.env.scoreboard [SCB] A: 870a4bd9
# B: 89d29278
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 2945000: uvm_test_top.env.scoreboard [SCB] Transaction         294 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2955000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 151 ===
# Operation Type: EQ
# Instruction Type: R_TYPE
# RS1: fae6a09c
# RS2: a0b50b83
# IMM: ffffffff
# CE: 1
# RS1_ADDR: 07
# FUNCT3: 7
# PC: dd2e1ff4
# RD_ADDR: 08
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2955000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         295 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 00
# RS1: e9971522
# RS2: 00000000
# IMM: ce45347b
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: c49a07d7
# RD_ADDR: 1f
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2955000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         295 Outputs *****
# RS1_ADDR: 00
# RS1: e9971522
# RS2: 00000000
# IMM: 0000047b
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: b7dc499d
# PC: c49a07d7
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1f
# RD: b7dc499d
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2955000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 2955000: uvm_test_top.env.scoreboard [SCB] A: e9971522
# B: ce45347b
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 2955000: uvm_test_top.env.scoreboard [SCB] Transaction         295 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2965000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 152 ===
# Operation Type: OR
# Instruction Type: R_TYPE
# RS1: dc2ef543
# RS2: 7fffffff
# IMM: d320050b
# CE: 1
# RS1_ADDR: 0f
# FUNCT3: 7
# PC: a722efc9
# RD_ADDR: 03
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2965000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         296 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 07
# RS1: fae6a09c
# RS2: a0b50b83
# IMM: ffffffff
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# PC: dd2e1ff4
# RD_ADDR: 08
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2965000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         296 Outputs *****
# RS1_ADDR: 07
# RS1: fae6a09c
# RS2: a0b50b83
# IMM: 00000fff
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: dd2e1ff4
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 08
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2965000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 2965000: uvm_test_top.env.scoreboard [SCB] A: fae6a09c
# B: a0b50b83
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 2965000: uvm_test_top.env.scoreboard [SCB] Transaction         296 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2975000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 153 ===
# Operation Type: SLTU
# Instruction Type: R_TYPE
# RS1: 0000bf7d
# RS2: 0000a847
# IMM: 00000661
# CE: 1
# RS1_ADDR: 10
# FUNCT3: 0
# PC: 82018cf3
# RD_ADDR: 03
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2975000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         297 Inputs *****
# Operation Type: OR
# RS1_ADDR: 0f
# RS1: dc2ef543
# RS2: 7fffffff
# IMM: d320050b
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# PC: a722efc9
# RD_ADDR: 03
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2975000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         297 Outputs *****
# RS1_ADDR: 0f
# RS1: dc2ef543
# RS2: 7fffffff
# IMM: 0000050b
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# Y: ffffffff
# PC: a722efc9
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 03
# RD: ffffffff
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2975000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 2975000: uvm_test_top.env.scoreboard [SCB] A: dc2ef543
# B: 7fffffff
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 2975000: uvm_test_top.env.scoreboard [SCB] Transaction         297 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2985000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 154 ===
# Operation Type: GEU
# Instruction Type: I_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 5
# PC: 9e341a09
# RD_ADDR: 1b
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2985000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         298 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 10
# RS1: 0000bf7d
# RS2: 0000a847
# IMM: 00000661
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 82018cf3
# RD_ADDR: 03
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2985000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         298 Outputs *****
# RS1_ADDR: 10
# RS1: 0000bf7d
# RS2: 0000a847
# IMM: 00000661
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 82018cf3
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 03
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2985000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 2985000: uvm_test_top.env.scoreboard [SCB] A: 0000bf7d
# B: 0000a847
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 2985000: uvm_test_top.env.scoreboard [SCB] Transaction         298 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 2995000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 155 ===
# Operation Type: SLTU
# Instruction Type: I_TYPE
# RS1: 00001c2f
# RS2: 98ad654c
# IMM: b88e3758
# CE: 1
# RS1_ADDR: 12
# FUNCT3: 3
# PC: 372babf9
# RD_ADDR: 04
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 2995000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         299 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 00
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 9e341a09
# RD_ADDR: 1b
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 2995000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         299 Outputs *****
# RS1_ADDR: 00
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 9e341a09
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1b
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 2995000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 2995000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 2995000: uvm_test_top.env.scoreboard [SCB] Transaction         299 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3005000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 156 ===
# Operation Type: SLT
# Instruction Type: R_TYPE
# RS1: be9e699d
# RS2: f76b3e55
# IMM: eea880b7
# CE: 1
# RS1_ADDR: 0d
# FUNCT3: 2
# PC: c8455256
# RD_ADDR: 17
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3005000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         300 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 12
# RS1: 00001c2f
# RS2: 98ad654c
# IMM: b88e3758
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 372babf9
# RD_ADDR: 04
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3005000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         300 Outputs *****
# RS1_ADDR: 12
# RS1: 00001c2f
# RS2: 98ad654c
# IMM: 00000758
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 372babf9
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 04
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3005000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 3005000: uvm_test_top.env.scoreboard [SCB] A: 00001c2f
# B: b88e3758
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 3005000: uvm_test_top.env.scoreboard [SCB] Transaction         300 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3015000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 157 ===
# Operation Type: SUB
# Instruction Type: R_TYPE
# RS1: cc2fff8e
# RS2: ca925ba4
# IMM: df8cac78
# CE: 1
# RS1_ADDR: 15
# FUNCT3: 5
# PC: e14c4e5f
# RD_ADDR: 0b
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3015000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         301 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 0d
# RS1: be9e699d
# RS2: f76b3e55
# IMM: eea880b7
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# PC: c8455256
# RD_ADDR: 17
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3015000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         301 Outputs *****
# RS1_ADDR: 0d
# RS1: be9e699d
# RS2: f76b3e55
# IMM: 000000b7
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: c8455256
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 17
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3015000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 3015000: uvm_test_top.env.scoreboard [SCB] A: be9e699d
# B: f76b3e55
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 3015000: uvm_test_top.env.scoreboard [SCB] Transaction         301 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3025000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 158 ===
# Operation Type: NEQ
# Instruction Type: I_TYPE
# RS1: 00000000
# RS2: 7fffffff
# IMM: fe7253f5
# CE: 1
# RS1_ADDR: 03
# FUNCT3: 2
# PC: 68029009
# RD_ADDR: 0e
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3025000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         302 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 15
# RS1: cc2fff8e
# RS2: ca925ba4
# IMM: df8cac78
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# PC: e14c4e5f
# RD_ADDR: 0b
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3025000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         302 Outputs *****
# RS1_ADDR: 15
# RS1: cc2fff8e
# RS2: ca925ba4
# IMM: 00000c78
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 019da3ea
# PC: e14c4e5f
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0b
# RD: 019da3ea
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3025000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 3025000: uvm_test_top.env.scoreboard [SCB] A: cc2fff8e
# B: ca925ba4
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 3025000: uvm_test_top.env.scoreboard [SCB] Transaction         302 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3035000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 159 ===
# Operation Type: OR
# Instruction Type: R_TYPE
# RS1: c4687650
# RS2: 898c90ca
# IMM: 98b1e603
# CE: 1
# RS1_ADDR: 0c
# FUNCT3: 2
# PC: f6b6f29b
# RD_ADDR: 02
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3035000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         303 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 03
# RS1: 00000000
# RS2: 7fffffff
# IMM: fe7253f5
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 68029009
# RD_ADDR: 0e
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3035000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         303 Outputs *****
# RS1_ADDR: 03
# RS1: 00000000
# RS2: 7fffffff
# IMM: 000003f5
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 68029009
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0e
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3035000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 3035000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: fe7253f5
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 3035000: uvm_test_top.env.scoreboard [SCB] Transaction         303 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3045000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 160 ===
# Operation Type: XOR
# Instruction Type: R_TYPE
# RS1: 00000000
# RS2: d6e39143
# IMM: eb821e98
# CE: 1
# RS1_ADDR: 19
# FUNCT3: 7
# PC: 04538ed1
# RD_ADDR: 05
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3045000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         304 Inputs *****
# Operation Type: OR
# RS1_ADDR: 0c
# RS1: c4687650
# RS2: 898c90ca
# IMM: 98b1e603
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# PC: f6b6f29b
# RD_ADDR: 02
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3045000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         304 Outputs *****
# RS1_ADDR: 0c
# RS1: c4687650
# RS2: 898c90ca
# IMM: 00000603
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# Y: cdecf6da
# PC: f6b6f29b
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 02
# RD: cdecf6da
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3045000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 3045000: uvm_test_top.env.scoreboard [SCB] A: c4687650
# B: 898c90ca
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 3045000: uvm_test_top.env.scoreboard [SCB] Transaction         304 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3055000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 161 ===
# Operation Type: ADD
# Instruction Type: R_TYPE
# RS1: db380b8d
# RS2: a06ed818
# IMM: ffffffff
# CE: 1
# RS1_ADDR: 18
# FUNCT3: 6
# PC: 42fb249e
# RD_ADDR: 1d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3055000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         305 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 19
# RS1: 00000000
# RS2: d6e39143
# IMM: eb821e98
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 04538ed1
# RD_ADDR: 05
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3055000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         305 Outputs *****
# RS1_ADDR: 19
# RS1: 00000000
# RS2: d6e39143
# IMM: 00000e98
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# Y: d6e39143
# PC: 04538ed1
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 05
# RD: d6e39143
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3055000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 3055000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: d6e39143
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 3055000: uvm_test_top.env.scoreboard [SCB] Transaction         305 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3065000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 162 ===
# Operation Type: GE
# Instruction Type: I_TYPE
# RS1: a882569d
# RS2: 7fffffff
# IMM: 89b2ac81
# CE: 1
# RS1_ADDR: 06
# FUNCT3: 6
# PC: 1179aa30
# RD_ADDR: 0e
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3065000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         306 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 18
# RS1: db380b8d
# RS2: a06ed818
# IMM: ffffffff
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 42fb249e
# RD_ADDR: 1d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3065000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         306 Outputs *****
# RS1_ADDR: 18
# RS1: db380b8d
# RS2: a06ed818
# IMM: 00000fff
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 7ba6e3a5
# PC: 42fb249e
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1d
# RD: 7ba6e3a5
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3065000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 3065000: uvm_test_top.env.scoreboard [SCB] A: db380b8d
# B: a06ed818
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 3065000: uvm_test_top.env.scoreboard [SCB] Transaction         306 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3075000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 163 ===
# Operation Type: ADD
# Instruction Type: I_TYPE
# RS1: 00007d3e
# RS2: 0000d985
# IMM: 00000236
# CE: 1
# RS1_ADDR: 06
# FUNCT3: 6
# PC: afa1f79d
# RD_ADDR: 12
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3075000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         307 Inputs *****
# Operation Type: GE
# RS1_ADDR: 06
# RS1: a882569d
# RS2: 7fffffff
# IMM: 89b2ac81
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 1179aa30
# RD_ADDR: 0e
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3075000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         307 Outputs *****
# RS1_ADDR: 06
# RS1: a882569d
# RS2: 7fffffff
# IMM: 00000c81
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 1179aa30
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0e
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3075000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 3075000: uvm_test_top.env.scoreboard [SCB] A: a882569d
# B: 89b2ac81
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 3075000: uvm_test_top.env.scoreboard [SCB] Transaction         307 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3085000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 164 ===
# Operation Type: SLT
# Instruction Type: R_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 18
# FUNCT3: 7
# PC: 5bc906a9
# RD_ADDR: 0a
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3085000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         308 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 06
# RS1: 00007d3e
# RS2: 0000d985
# IMM: 00000236
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# PC: afa1f79d
# RD_ADDR: 12
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3085000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         308 Outputs *****
# RS1_ADDR: 06
# RS1: 00007d3e
# RS2: 0000d985
# IMM: 00000236
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00007f74
# PC: afa1f79d
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 12
# RD: 00007f74
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3085000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 3085000: uvm_test_top.env.scoreboard [SCB] A: 00007d3e
# B: 00000236
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 3085000: uvm_test_top.env.scoreboard [SCB] Transaction         308 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3095000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 165 ===
# Operation Type: OR
# Instruction Type: I_TYPE
# RS1: 000033c0
# RS2: d66d1157
# IMM: dfd72c0c
# CE: 1
# RS1_ADDR: 16
# FUNCT3: 6
# PC: 436ba838
# RD_ADDR: 16
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3095000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         309 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 18
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 5bc906a9
# RD_ADDR: 0a
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3095000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         309 Outputs *****
# RS1_ADDR: 18
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 5bc906a9
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0a
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3095000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 3095000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 3095000: uvm_test_top.env.scoreboard [SCB] Transaction         309 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3105000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 166 ===
# Operation Type: GE
# Instruction Type: I_TYPE
# RS1: ce556046
# RS2: dd981a41
# IMM: a7de62f2
# CE: 1
# RS1_ADDR: 1e
# FUNCT3: 6
# PC: ee8ce3ef
# RD_ADDR: 02
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3105000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         310 Inputs *****
# Operation Type: OR
# RS1_ADDR: 16
# RS1: 000033c0
# RS2: d66d1157
# IMM: dfd72c0c
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 436ba838
# RD_ADDR: 16
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3105000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         310 Outputs *****
# RS1_ADDR: 16
# RS1: 000033c0
# RS2: d66d1157
# IMM: 00000c0c
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# Y: dfd73fcc
# PC: 436ba838
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 16
# RD: dfd73fcc
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3105000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 3105000: uvm_test_top.env.scoreboard [SCB] A: 000033c0
# B: dfd72c0c
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 3105000: uvm_test_top.env.scoreboard [SCB] Transaction         310 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3115000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 167 ===
# Operation Type: SLL
# Instruction Type: R_TYPE
# RS1: eacf7e02
# RS2: 0000000f
# IMM: 0000001f
# CE: 1
# RS1_ADDR: 14
# FUNCT3: 5
# PC: 9f300064
# RD_ADDR: 10
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3115000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         311 Inputs *****
# Operation Type: GE
# RS1_ADDR: 1e
# RS1: ce556046
# RS2: dd981a41
# IMM: a7de62f2
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# PC: ee8ce3ef
# RD_ADDR: 02
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3115000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         311 Outputs *****
# RS1_ADDR: 1e
# RS1: ce556046
# RS2: dd981a41
# IMM: 000002f2
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: ee8ce3ef
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 02
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3115000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 3115000: uvm_test_top.env.scoreboard [SCB] A: ce556046
# B: a7de62f2
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 3115000: uvm_test_top.env.scoreboard [SCB] Transaction         311 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3125000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 168 ===
# Operation Type: SUB
# Instruction Type: R_TYPE
# RS1: 7fffffff
# RS2: 00000000
# IMM: 88918d9d
# CE: 1
# RS1_ADDR: 01
# FUNCT3: 0
# PC: 00b8dde0
# RD_ADDR: 0d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3125000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         312 Inputs *****
# Operation Type: SLL
# RS1_ADDR: 14
# RS1: eacf7e02
# RS2: 0000000f
# IMM: 0000001f
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 9f300064
# RD_ADDR: 10
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3125000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         312 Outputs *****
# RS1_ADDR: 14
# RS1: eacf7e02
# RS2: 0000000f
# IMM: 0000001f
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# Y: bf010000
# PC: 9f300064
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 10
# RD: bf010000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3125000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLL
# UVM_INFO scoreboard.sv(297) @ 3125000: uvm_test_top.env.scoreboard [SCB] A: eacf7e02
# B: 0000000f
# OP: 0080
# UVM_INFO scoreboard.sv(288) @ 3125000: uvm_test_top.env.scoreboard [SCB] Transaction         312 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3135000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 169 ===
# Operation Type: SRL
# Instruction Type: I_TYPE
# RS1: f0cbe978
# RS2: 0000000b
# IMM: 00000008
# CE: 1
# RS1_ADDR: 05
# FUNCT3: 4
# PC: 4ebc7c96
# RD_ADDR: 18
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3135000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         313 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 01
# RS1: 7fffffff
# RS2: 00000000
# IMM: 88918d9d
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00b8dde0
# RD_ADDR: 0d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3135000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         313 Outputs *****
# RS1_ADDR: 01
# RS1: 7fffffff
# RS2: 00000000
# IMM: 00000d9d
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 7fffffff
# PC: 00b8dde0
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0d
# RD: 7fffffff
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3135000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 3135000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: 00000000
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 3135000: uvm_test_top.env.scoreboard [SCB] Transaction         313 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3145000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 170 ===
# Operation Type: NEQ
# Instruction Type: R_TYPE
# RS1: 9aa38487
# RS2: d8f32a0f
# IMM: 00000000
# CE: 1
# RS1_ADDR: 12
# FUNCT3: 7
# PC: 6d87f569
# RD_ADDR: 17
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3145000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         314 Inputs *****
# Operation Type: SRL
# RS1_ADDR: 05
# RS1: f0cbe978
# RS2: 0000000b
# IMM: 00000008
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 4ebc7c96
# RD_ADDR: 18
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3145000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         314 Outputs *****
# RS1_ADDR: 05
# RS1: f0cbe978
# RS2: 0000000b
# IMM: 00000008
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00f0cbe9
# PC: 4ebc7c96
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 18
# RD: 00f0cbe9
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3145000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SRL
# UVM_INFO scoreboard.sv(297) @ 3145000: uvm_test_top.env.scoreboard [SCB] A: f0cbe978
# B: 00000008
# OP: 0100
# UVM_INFO scoreboard.sv(288) @ 3145000: uvm_test_top.env.scoreboard [SCB] Transaction         314 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3155000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 171 ===
# Operation Type: SLT
# Instruction Type: R_TYPE
# RS1: ffffffff
# RS2: edad5a4b
# IMM: c74e94af
# CE: 1
# RS1_ADDR: 11
# FUNCT3: 1
# PC: cc586304
# RD_ADDR: 1b
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3155000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         315 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 12
# RS1: 9aa38487
# RS2: d8f32a0f
# IMM: 00000000
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 6d87f569
# RD_ADDR: 17
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3155000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         315 Outputs *****
# RS1_ADDR: 12
# RS1: 9aa38487
# RS2: d8f32a0f
# IMM: 00000000
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 6d87f569
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 17
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3155000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 3155000: uvm_test_top.env.scoreboard [SCB] A: 9aa38487
# B: d8f32a0f
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 3155000: uvm_test_top.env.scoreboard [SCB] Transaction         315 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3165000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 172 ===
# Operation Type: ADD
# Instruction Type: I_TYPE
# RS1: 7fffffff
# RS2: be2e1824
# IMM: 96fc9221
# CE: 1
# RS1_ADDR: 1c
# FUNCT3: 5
# PC: 4b80efd4
# RD_ADDR: 0a
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3165000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         316 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 11
# RS1: ffffffff
# RS2: edad5a4b
# IMM: c74e94af
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# PC: cc586304
# RD_ADDR: 1b
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3165000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         316 Outputs *****
# RS1_ADDR: 11
# RS1: ffffffff
# RS2: edad5a4b
# IMM: 000004af
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: cc586304
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1b
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3165000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 3165000: uvm_test_top.env.scoreboard [SCB] A: ffffffff
# B: edad5a4b
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 3165000: uvm_test_top.env.scoreboard [SCB] Transaction         316 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3175000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 173 ===
# Operation Type: GEU
# Instruction Type: R_TYPE
# RS1: 0000bb67
# RS2: 0000194d
# IMM: 000009c6
# CE: 1
# RS1_ADDR: 04
# FUNCT3: 5
# PC: e3376bc5
# RD_ADDR: 1c
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3175000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         317 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 1c
# RS1: 7fffffff
# RS2: be2e1824
# IMM: 96fc9221
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 4b80efd4
# RD_ADDR: 0a
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3175000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         317 Outputs *****
# RS1_ADDR: 1c
# RS1: 7fffffff
# RS2: be2e1824
# IMM: 00000221
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 16fc9220
# PC: 4b80efd4
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0a
# RD: 16fc9220
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3175000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 3175000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: 96fc9221
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 3175000: uvm_test_top.env.scoreboard [SCB] Transaction         317 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3185000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 174 ===
# Operation Type: GE
# Instruction Type: I_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 1d
# FUNCT3: 1
# PC: cc5ce2a7
# RD_ADDR: 0d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3185000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         318 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 04
# RS1: 0000bb67
# RS2: 0000194d
# IMM: 000009c6
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# PC: e3376bc5
# RD_ADDR: 1c
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3185000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         318 Outputs *****
# RS1_ADDR: 04
# RS1: 0000bb67
# RS2: 0000194d
# IMM: 000009c6
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: e3376bc5
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1c
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3185000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 3185000: uvm_test_top.env.scoreboard [SCB] A: 0000bb67
# B: 0000194d
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 3185000: uvm_test_top.env.scoreboard [SCB] Transaction         318 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3195000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 175 ===
# Operation Type: AND
# Instruction Type: R_TYPE
# RS1: 882beace
# RS2: 7fff19cf
# IMM: d666cbaf
# CE: 1
# RS1_ADDR: 17
# FUNCT3: 3
# PC: 8a757ae1
# RD_ADDR: 17
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3195000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         319 Inputs *****
# Operation Type: GE
# RS1_ADDR: 1d
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# PC: cc5ce2a7
# RD_ADDR: 0d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3195000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         319 Outputs *****
# RS1_ADDR: 1d
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: cc5ce2a7
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0d
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3195000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 3195000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 3195000: uvm_test_top.env.scoreboard [SCB] Transaction         319 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3205000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 176 ===
# Operation Type: EQ
# Instruction Type: I_TYPE
# RS1: cf637d0c
# RS2: ab4d7c94
# IMM: 8049f667
# CE: 1
# RS1_ADDR: 07
# FUNCT3: 1
# PC: 4ea76bbc
# RD_ADDR: 0d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3205000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         320 Inputs *****
# Operation Type: AND
# RS1_ADDR: 17
# RS1: 882beace
# RS2: 7fff19cf
# IMM: d666cbaf
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 8a757ae1
# RD_ADDR: 17
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3205000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         320 Outputs *****
# RS1_ADDR: 17
# RS1: 882beace
# RS2: 7fff19cf
# IMM: 00000baf
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 082b08ce
# PC: 8a757ae1
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 17
# RD: 082b08ce
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3205000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 3205000: uvm_test_top.env.scoreboard [SCB] A: 882beace
# B: 7fff19cf
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 3205000: uvm_test_top.env.scoreboard [SCB] Transaction         320 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3215000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 177 ===
# Operation Type: XOR
# Instruction Type: R_TYPE
# RS1: d595ec6d
# RS2: 9a18313a
# IMM: ea79fe53
# CE: 1
# RS1_ADDR: 03
# FUNCT3: 4
# PC: a6f158ed
# RD_ADDR: 10
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3215000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         321 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 07
# RS1: cf637d0c
# RS2: ab4d7c94
# IMM: 8049f667
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 4ea76bbc
# RD_ADDR: 0d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3215000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         321 Outputs *****
# RS1_ADDR: 07
# RS1: cf637d0c
# RS2: ab4d7c94
# IMM: 00000667
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 4ea76bbc
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0d
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3215000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 3215000: uvm_test_top.env.scoreboard [SCB] A: cf637d0c
# B: 8049f667
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 3215000: uvm_test_top.env.scoreboard [SCB] Transaction         321 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3225000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 178 ===
# Operation Type: NEQ
# Instruction Type: R_TYPE
# RS1: 7fffffff
# RS2: 00000000
# IMM: dff4a59c
# CE: 1
# RS1_ADDR: 1b
# FUNCT3: 4
# PC: f4a6339d
# RD_ADDR: 1c
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3225000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         322 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 03
# RS1: d595ec6d
# RS2: 9a18313a
# IMM: ea79fe53
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# PC: a6f158ed
# RD_ADDR: 10
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3225000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         322 Outputs *****
# RS1_ADDR: 03
# RS1: d595ec6d
# RS2: 9a18313a
# IMM: 00000e53
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 4f8ddd57
# PC: a6f158ed
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 10
# RD: 4f8ddd57
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3225000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 3225000: uvm_test_top.env.scoreboard [SCB] A: d595ec6d
# B: 9a18313a
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 3225000: uvm_test_top.env.scoreboard [SCB] Transaction         322 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3235000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 179 ===
# Operation Type: NEQ
# Instruction Type: I_TYPE
# RS1: d0bc05b2
# RS2: bcb801d5
# IMM: c750b7a2
# CE: 1
# RS1_ADDR: 1f
# FUNCT3: 7
# PC: 4358e804
# RD_ADDR: 01
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3235000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         323 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 1b
# RS1: 7fffffff
# RS2: 00000000
# IMM: dff4a59c
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# PC: f4a6339d
# RD_ADDR: 1c
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3235000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         323 Outputs *****
# RS1_ADDR: 1b
# RS1: 7fffffff
# RS2: 00000000
# IMM: 0000059c
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: f4a6339d
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1c
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3235000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 3235000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: 00000000
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 3235000: uvm_test_top.env.scoreboard [SCB] Transaction         323 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3245000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 180 ===
# Operation Type: GE
# Instruction Type: R_TYPE
# RS1: 00000000
# RS2: f34712a2
# IMM: ddba09db
# CE: 1
# RS1_ADDR: 13
# FUNCT3: 5
# PC: dd6af1f5
# RD_ADDR: 14
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3245000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         324 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 1f
# RS1: d0bc05b2
# RS2: bcb801d5
# IMM: c750b7a2
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 4358e804
# RD_ADDR: 01
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3245000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         324 Outputs *****
# RS1_ADDR: 1f
# RS1: d0bc05b2
# RS2: bcb801d5
# IMM: 000007a2
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 4358e804
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 01
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3245000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 3245000: uvm_test_top.env.scoreboard [SCB] A: d0bc05b2
# B: c750b7a2
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 3245000: uvm_test_top.env.scoreboard [SCB] Transaction         324 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3255000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 181 ===
# Operation Type: ADD
# Instruction Type: R_TYPE
# RS1: ffffffff
# RS2: e5f58d0b
# IMM: c0c7d624
# CE: 1
# RS1_ADDR: 1e
# FUNCT3: 0
# PC: 6b4c9b67
# RD_ADDR: 0f
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3255000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         325 Inputs *****
# Operation Type: GE
# RS1_ADDR: 13
# RS1: 00000000
# RS2: f34712a2
# IMM: ddba09db
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# PC: dd6af1f5
# RD_ADDR: 14
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3255000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         325 Outputs *****
# RS1_ADDR: 13
# RS1: 00000000
# RS2: f34712a2
# IMM: 000009db
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: dd6af1f5
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 14
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3255000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 3255000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: f34712a2
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 3255000: uvm_test_top.env.scoreboard [SCB] Transaction         325 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3265000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 182 ===
# Operation Type: AND
# Instruction Type: I_TYPE
# RS1: 874014dc
# RS2: 7fffffff
# IMM: ab48f628
# CE: 1
# RS1_ADDR: 0a
# FUNCT3: 7
# PC: f9bc8879
# RD_ADDR: 07
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3265000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         326 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 1e
# RS1: ffffffff
# RS2: e5f58d0b
# IMM: c0c7d624
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 6b4c9b67
# RD_ADDR: 0f
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3265000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         326 Outputs *****
# RS1_ADDR: 1e
# RS1: ffffffff
# RS2: e5f58d0b
# IMM: 00000624
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: e5f58d0a
# PC: 6b4c9b67
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0f
# RD: e5f58d0a
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3265000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 3265000: uvm_test_top.env.scoreboard [SCB] A: ffffffff
# B: e5f58d0b
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 3265000: uvm_test_top.env.scoreboard [SCB] Transaction         326 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3275000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 183 ===
# Operation Type: NEQ
# Instruction Type: R_TYPE
# RS1: 0000b6dd
# RS2: 0000a7a6
# IMM: 00000840
# CE: 1
# RS1_ADDR: 17
# FUNCT3: 1
# PC: c504a94e
# RD_ADDR: 1c
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3275000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         327 Inputs *****
# Operation Type: AND
# RS1_ADDR: 0a
# RS1: 874014dc
# RS2: 7fffffff
# IMM: ab48f628
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# PC: f9bc8879
# RD_ADDR: 07
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3275000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         327 Outputs *****
# RS1_ADDR: 0a
# RS1: 874014dc
# RS2: 7fffffff
# IMM: 00000628
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 83401408
# PC: f9bc8879
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 07
# RD: 83401408
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3275000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 3275000: uvm_test_top.env.scoreboard [SCB] A: 874014dc
# B: ab48f628
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 3275000: uvm_test_top.env.scoreboard [SCB] Transaction         327 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3285000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 184 ===
# Operation Type: EQ
# Instruction Type: R_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 1d
# FUNCT3: 4
# PC: 9f67f6a3
# RD_ADDR: 17
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3285000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         328 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 17
# RS1: 0000b6dd
# RS2: 0000a7a6
# IMM: 00000840
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# PC: c504a94e
# RD_ADDR: 1c
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3285000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         328 Outputs *****
# RS1_ADDR: 17
# RS1: 0000b6dd
# RS2: 0000a7a6
# IMM: 00000840
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: c504a94e
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1c
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3285000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 3285000: uvm_test_top.env.scoreboard [SCB] A: 0000b6dd
# B: 0000a7a6
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 3285000: uvm_test_top.env.scoreboard [SCB] Transaction         328 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3295000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 185 ===
# Operation Type: ADD
# Instruction Type: R_TYPE
# RS1: 7fffe043
# RS2: 9978d5a5
# IMM: c2730d88
# CE: 1
# RS1_ADDR: 07
# FUNCT3: 2
# PC: 02ba8b54
# RD_ADDR: 1b
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3295000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         329 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 1d
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 9f67f6a3
# RD_ADDR: 17
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3295000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         329 Outputs *****
# RS1_ADDR: 1d
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 9f67f6a3
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 17
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3295000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 3295000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 3295000: uvm_test_top.env.scoreboard [SCB] Transaction         329 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3305000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 186 ===
# Operation Type: GE
# Instruction Type: I_TYPE
# RS1: fe76f0ce
# RS2: d836e30a
# IMM: adfb53aa
# CE: 1
# RS1_ADDR: 1c
# FUNCT3: 2
# PC: 930d6457
# RD_ADDR: 11
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3305000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         330 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 07
# RS1: 7fffe043
# RS2: 9978d5a5
# IMM: c2730d88
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 02ba8b54
# RD_ADDR: 1b
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3305000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         330 Outputs *****
# RS1_ADDR: 07
# RS1: 7fffe043
# RS2: 9978d5a5
# IMM: 00000d88
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 1978b5e8
# PC: 02ba8b54
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1b
# RD: 1978b5e8
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3305000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 3305000: uvm_test_top.env.scoreboard [SCB] A: 7fffe043
# B: 9978d5a5
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 3305000: uvm_test_top.env.scoreboard [SCB] Transaction         330 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3315000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 187 ===
# Operation Type: OR
# Instruction Type: I_TYPE
# RS1: 91f8a005
# RS2: f69fa836
# IMM: d95d4aa2
# CE: 1
# RS1_ADDR: 11
# FUNCT3: 7
# PC: 06eb13e4
# RD_ADDR: 08
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3315000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         331 Inputs *****
# Operation Type: GE
# RS1_ADDR: 1c
# RS1: fe76f0ce
# RS2: d836e30a
# IMM: adfb53aa
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 930d6457
# RD_ADDR: 11
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3315000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         331 Outputs *****
# RS1_ADDR: 1c
# RS1: fe76f0ce
# RS2: d836e30a
# IMM: 000003aa
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 930d6457
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 11
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3315000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 3315000: uvm_test_top.env.scoreboard [SCB] A: fe76f0ce
# B: adfb53aa
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 3315000: uvm_test_top.env.scoreboard [SCB] Transaction         331 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3325000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 188 ===
# Operation Type: GEU
# Instruction Type: I_TYPE
# RS1: c56ada24
# RS2: 7fffffff
# IMM: 00000000
# CE: 1
# RS1_ADDR: 06
# FUNCT3: 0
# PC: 7b19f496
# RD_ADDR: 1f
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3325000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         332 Inputs *****
# Operation Type: OR
# RS1_ADDR: 11
# RS1: 91f8a005
# RS2: f69fa836
# IMM: d95d4aa2
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 06eb13e4
# RD_ADDR: 08
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3325000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         332 Outputs *****
# RS1_ADDR: 11
# RS1: 91f8a005
# RS2: f69fa836
# IMM: 00000aa2
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# Y: d9fdeaa7
# PC: 06eb13e4
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 08
# RD: d9fdeaa7
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3325000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 3325000: uvm_test_top.env.scoreboard [SCB] A: 91f8a005
# B: d95d4aa2
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 3325000: uvm_test_top.env.scoreboard [SCB] Transaction         332 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3335000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 189 ===
# Operation Type: EQ
# Instruction Type: I_TYPE
# RS1: e7eff538
# RS2: 9f06c624
# IMM: 87be996e
# CE: 1
# RS1_ADDR: 01
# FUNCT3: 1
# PC: ed91b3b3
# RD_ADDR: 19
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3335000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         333 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 06
# RS1: c56ada24
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 7b19f496
# RD_ADDR: 1f
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3335000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         333 Outputs *****
# RS1_ADDR: 06
# RS1: c56ada24
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 7b19f496
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1f
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3335000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 3335000: uvm_test_top.env.scoreboard [SCB] A: c56ada24
# B: 00000000
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 3335000: uvm_test_top.env.scoreboard [SCB] Transaction         333 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3345000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 190 ===
# Operation Type: SLT
# Instruction Type: R_TYPE
# RS1: 93c5fbee
# RS2: 00000000
# IMM: 98112853
# CE: 1
# RS1_ADDR: 19
# FUNCT3: 3
# PC: fb348638
# RD_ADDR: 03
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3345000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         334 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: e7eff538
# RS2: 9f06c624
# IMM: 87be996e
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# PC: ed91b3b3
# RD_ADDR: 19
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3345000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         334 Outputs *****
# RS1_ADDR: 01
# RS1: e7eff538
# RS2: 9f06c624
# IMM: 0000096e
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: ed91b3b3
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 19
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3345000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 3345000: uvm_test_top.env.scoreboard [SCB] A: e7eff538
# B: 87be996e
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 3345000: uvm_test_top.env.scoreboard [SCB] Transaction         334 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3355000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 191 ===
# Operation Type: AND
# Instruction Type: I_TYPE
# RS1: e12ada59
# RS2: ffffffff
# IMM: d344d819
# CE: 1
# RS1_ADDR: 01
# FUNCT3: 4
# PC: f39c37c4
# RD_ADDR: 0d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3355000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         335 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 19
# RS1: 93c5fbee
# RS2: 00000000
# IMM: 98112853
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fb348638
# RD_ADDR: 03
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3355000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         335 Outputs *****
# RS1_ADDR: 19
# RS1: 93c5fbee
# RS2: 00000000
# IMM: 00000853
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: fb348638
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 03
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3355000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 3355000: uvm_test_top.env.scoreboard [SCB] A: 93c5fbee
# B: 00000000
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 3355000: uvm_test_top.env.scoreboard [SCB] Transaction         335 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3365000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 192 ===
# Operation Type: EQ
# Instruction Type: I_TYPE
# RS1: 7fffffff
# RS2: dd66e1c6
# IMM: 94b7f006
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 5
# PC: a3ae576a
# RD_ADDR: 07
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3365000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         336 Inputs *****
# Operation Type: AND
# RS1_ADDR: 01
# RS1: e12ada59
# RS2: ffffffff
# IMM: d344d819
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# PC: f39c37c4
# RD_ADDR: 0d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3365000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         336 Outputs *****
# RS1_ADDR: 01
# RS1: e12ada59
# RS2: ffffffff
# IMM: 00000819
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# Y: c100d819
# PC: f39c37c4
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0d
# RD: c100d819
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3365000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 3365000: uvm_test_top.env.scoreboard [SCB] A: e12ada59
# B: d344d819
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 3365000: uvm_test_top.env.scoreboard [SCB] Transaction         336 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3375000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 193 ===
# Operation Type: SUB
# Instruction Type: I_TYPE
# RS1: 0000dbea
# RS2: 0000442e
# IMM: 00000092
# CE: 1
# RS1_ADDR: 01
# FUNCT3: 2
# PC: 74fc6c1f
# RD_ADDR: 13
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3375000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         337 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 00
# RS1: 7fffffff
# RS2: dd66e1c6
# IMM: 94b7f006
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: a3ae576a
# RD_ADDR: 07
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3375000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         337 Outputs *****
# RS1_ADDR: 00
# RS1: 7fffffff
# RS2: dd66e1c6
# IMM: 00000006
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: a3ae576a
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 07
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3375000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 3375000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: 94b7f006
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 3375000: uvm_test_top.env.scoreboard [SCB] Transaction         337 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3385000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 194 ===
# Operation Type: SLT
# Instruction Type: I_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 05
# FUNCT3: 7
# PC: a92c8dea
# RD_ADDR: 02
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3385000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         338 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 01
# RS1: 0000dbea
# RS2: 0000442e
# IMM: 00000092
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 74fc6c1f
# RD_ADDR: 13
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3385000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         338 Outputs *****
# RS1_ADDR: 01
# RS1: 0000dbea
# RS2: 0000442e
# IMM: 00000092
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 0000db58
# PC: 74fc6c1f
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 13
# RD: 0000db58
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3385000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 3385000: uvm_test_top.env.scoreboard [SCB] A: 0000dbea
# B: 00000092
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 3385000: uvm_test_top.env.scoreboard [SCB] Transaction         338 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3395000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 195 ===
# Operation Type: SLTU
# Instruction Type: R_TYPE
# RS1: 00007df5
# RS2: bcaad6bf
# IMM: 9b7e040b
# CE: 1
# RS1_ADDR: 1a
# FUNCT3: 4
# PC: 9100397d
# RD_ADDR: 06
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3395000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         339 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 05
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# PC: a92c8dea
# RD_ADDR: 02
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3395000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         339 Outputs *****
# RS1_ADDR: 05
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: a92c8dea
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 02
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3395000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 3395000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 3395000: uvm_test_top.env.scoreboard [SCB] Transaction         339 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3405000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 196 ===
# Operation Type: NEQ
# Instruction Type: I_TYPE
# RS1: a4e9a3ef
# RS2: c5ba5231
# IMM: ebbcc3ef
# CE: 1
# RS1_ADDR: 06
# FUNCT3: 5
# PC: 7d364403
# RD_ADDR: 05
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3405000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         340 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 1a
# RS1: 00007df5
# RS2: bcaad6bf
# IMM: 9b7e040b
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 9100397d
# RD_ADDR: 06
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3405000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         340 Outputs *****
# RS1_ADDR: 1a
# RS1: 00007df5
# RS2: bcaad6bf
# IMM: 0000040b
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 9100397d
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 06
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3405000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 3405000: uvm_test_top.env.scoreboard [SCB] A: 00007df5
# B: bcaad6bf
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 3405000: uvm_test_top.env.scoreboard [SCB] Transaction         340 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3415000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 197 ===
# Operation Type: OR
# Instruction Type: I_TYPE
# RS1: 9807aaf3
# RS2: cef71401
# IMM: f1e03c01
# CE: 1
# RS1_ADDR: 18
# FUNCT3: 6
# PC: cea5a67d
# RD_ADDR: 0e
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3415000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         341 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 06
# RS1: a4e9a3ef
# RS2: c5ba5231
# IMM: ebbcc3ef
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 7d364403
# RD_ADDR: 05
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3415000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         341 Outputs *****
# RS1_ADDR: 06
# RS1: a4e9a3ef
# RS2: c5ba5231
# IMM: 000003ef
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 7d364403
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 05
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3415000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 3415000: uvm_test_top.env.scoreboard [SCB] A: a4e9a3ef
# B: ebbcc3ef
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 3415000: uvm_test_top.env.scoreboard [SCB] Transaction         341 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3425000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 198 ===
# Operation Type: SLT
# Instruction Type: R_TYPE
# RS1: 7fffffff
# RS2: f4d708dd
# IMM: 00000000
# CE: 1
# RS1_ADDR: 04
# FUNCT3: 7
# PC: 53817500
# RD_ADDR: 15
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3425000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         342 Inputs *****
# Operation Type: OR
# RS1_ADDR: 18
# RS1: 9807aaf3
# RS2: cef71401
# IMM: f1e03c01
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# PC: cea5a67d
# RD_ADDR: 0e
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3425000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         342 Outputs *****
# RS1_ADDR: 18
# RS1: 9807aaf3
# RS2: cef71401
# IMM: 00000c01
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# Y: f9e7bef3
# PC: cea5a67d
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0e
# RD: f9e7bef3
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3425000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 3425000: uvm_test_top.env.scoreboard [SCB] A: 9807aaf3
# B: f1e03c01
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 3425000: uvm_test_top.env.scoreboard [SCB] Transaction         342 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3435000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 199 ===
# Operation Type: SRL
# Instruction Type: R_TYPE
# RS1: a80b9399
# RS2: 00000004
# IMM: 00000007
# CE: 1
# RS1_ADDR: 01
# FUNCT3: 1
# PC: fcd4105f
# RD_ADDR: 0d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3435000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         343 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 04
# RS1: 7fffffff
# RS2: f4d708dd
# IMM: 00000000
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 53817500
# RD_ADDR: 15
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3435000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         343 Outputs *****
# RS1_ADDR: 04
# RS1: 7fffffff
# RS2: f4d708dd
# IMM: 00000000
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 53817500
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 15
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3435000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 3435000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: f4d708dd
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 3435000: uvm_test_top.env.scoreboard [SCB] Transaction         343 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3445000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 200 ===
# Operation Type: SLTU
# Instruction Type: R_TYPE
# RS1: 98a998a5
# RS2: 84348603
# IMM: 00000000
# CE: 1
# RS1_ADDR: 09
# FUNCT3: 3
# PC: 70636d1a
# RD_ADDR: 1d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3445000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         344 Inputs *****
# Operation Type: SRL
# RS1_ADDR: 01
# RS1: a80b9399
# RS2: 00000004
# IMM: 00000007
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fcd4105f
# RD_ADDR: 0d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3445000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         344 Outputs *****
# RS1_ADDR: 01
# RS1: a80b9399
# RS2: 00000004
# IMM: 00000007
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 0a80b939
# PC: fcd4105f
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0d
# RD: 0a80b939
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3445000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SRL
# UVM_INFO scoreboard.sv(297) @ 3445000: uvm_test_top.env.scoreboard [SCB] A: a80b9399
# B: 00000004
# OP: 0100
# UVM_INFO scoreboard.sv(288) @ 3445000: uvm_test_top.env.scoreboard [SCB] Transaction         344 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3455000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 201 ===
# Operation Type: SLTU
# Instruction Type: R_TYPE
# RS1: caf5e82f
# RS2: ffffffff
# IMM: 9f6f8f3f
# CE: 1
# RS1_ADDR: 17
# FUNCT3: 1
# PC: a3b44e02
# RD_ADDR: 0d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3455000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         345 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 09
# RS1: 98a998a5
# RS2: 84348603
# IMM: 00000000
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 70636d1a
# RD_ADDR: 1d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3455000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         345 Outputs *****
# RS1_ADDR: 09
# RS1: 98a998a5
# RS2: 84348603
# IMM: 00000000
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 70636d1a
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1d
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3455000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 3455000: uvm_test_top.env.scoreboard [SCB] A: 98a998a5
# B: 84348603
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 3455000: uvm_test_top.env.scoreboard [SCB] Transaction         345 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3465000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 202 ===
# Operation Type: NEQ
# Instruction Type: R_TYPE
# RS1: a34d7d57
# RS2: 7fffffff
# IMM: cf46d9ce
# CE: 1
# RS1_ADDR: 16
# FUNCT3: 1
# PC: adf84553
# RD_ADDR: 0d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3465000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         346 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 17
# RS1: caf5e82f
# RS2: ffffffff
# IMM: 9f6f8f3f
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# PC: a3b44e02
# RD_ADDR: 0d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3465000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         346 Outputs *****
# RS1_ADDR: 17
# RS1: caf5e82f
# RS2: ffffffff
# IMM: 00000f3f
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: a3b44e02
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0d
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3465000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 3465000: uvm_test_top.env.scoreboard [SCB] A: caf5e82f
# B: ffffffff
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 3465000: uvm_test_top.env.scoreboard [SCB] Transaction         346 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3475000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 203 ===
# Operation Type: SLTU
# Instruction Type: I_TYPE
# RS1: 00001e5d
# RS2: 0000e4b3
# IMM: 00000820
# CE: 1
# RS1_ADDR: 14
# FUNCT3: 3
# PC: 680ea8fb
# RD_ADDR: 01
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3475000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         347 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 16
# RS1: a34d7d57
# RS2: 7fffffff
# IMM: cf46d9ce
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# PC: adf84553
# RD_ADDR: 0d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3475000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         347 Outputs *****
# RS1_ADDR: 16
# RS1: a34d7d57
# RS2: 7fffffff
# IMM: 000009ce
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: adf84553
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0d
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3475000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 3475000: uvm_test_top.env.scoreboard [SCB] A: a34d7d57
# B: 7fffffff
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 3475000: uvm_test_top.env.scoreboard [SCB] Transaction         347 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3485000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 204 ===
# Operation Type: SLTU
# Instruction Type: I_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 14
# FUNCT3: 7
# PC: 05980d60
# RD_ADDR: 12
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3485000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         348 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 14
# RS1: 00001e5d
# RS2: 0000e4b3
# IMM: 00000820
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 680ea8fb
# RD_ADDR: 01
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3485000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         348 Outputs *****
# RS1_ADDR: 14
# RS1: 00001e5d
# RS2: 0000e4b3
# IMM: 00000820
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 680ea8fb
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 01
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3485000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 3485000: uvm_test_top.env.scoreboard [SCB] A: 00001e5d
# B: 00000820
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 3485000: uvm_test_top.env.scoreboard [SCB] Transaction         348 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3495000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 205 ===
# Operation Type: XOR
# Instruction Type: I_TYPE
# RS1: 7fffe1ce
# RS2: d258cc19
# IMM: 8eb57481
# CE: 1
# RS1_ADDR: 01
# FUNCT3: 5
# PC: 8b409c58
# RD_ADDR: 16
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3495000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         349 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 14
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 05980d60
# RD_ADDR: 12
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3495000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         349 Outputs *****
# RS1_ADDR: 14
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 05980d60
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 12
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3495000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 3495000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 3495000: uvm_test_top.env.scoreboard [SCB] Transaction         349 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3505000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 206 ===
# Operation Type: OR
# Instruction Type: R_TYPE
# RS1: 8f25ae30
# RS2: a20f00f6
# IMM: eaf55233
# CE: 1
# RS1_ADDR: 0e
# FUNCT3: 0
# PC: 7ad276d6
# RD_ADDR: 10
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3505000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         350 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 01
# RS1: 7fffe1ce
# RS2: d258cc19
# IMM: 8eb57481
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 8b409c58
# RD_ADDR: 16
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3505000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         350 Outputs *****
# RS1_ADDR: 01
# RS1: 7fffe1ce
# RS2: d258cc19
# IMM: 00000481
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: f14a954f
# PC: 8b409c58
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 16
# RD: f14a954f
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3505000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 3505000: uvm_test_top.env.scoreboard [SCB] A: 7fffe1ce
# B: 8eb57481
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 3505000: uvm_test_top.env.scoreboard [SCB] Transaction         350 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3515000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 207 ===
# Operation Type: ADD
# Instruction Type: R_TYPE
# RS1: afb0e6cc
# RS2: dcacaaba
# IMM: b410ac1e
# CE: 1
# RS1_ADDR: 12
# FUNCT3: 7
# PC: 7699a71a
# RD_ADDR: 1b
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3515000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         351 Inputs *****
# Operation Type: OR
# RS1_ADDR: 0e
# RS1: 8f25ae30
# RS2: a20f00f6
# IMM: eaf55233
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 7ad276d6
# RD_ADDR: 10
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3515000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         351 Outputs *****
# RS1_ADDR: 0e
# RS1: 8f25ae30
# RS2: a20f00f6
# IMM: 00000233
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: af2faef6
# PC: 7ad276d6
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 10
# RD: af2faef6
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3515000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 3515000: uvm_test_top.env.scoreboard [SCB] A: 8f25ae30
# B: a20f00f6
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 3515000: uvm_test_top.env.scoreboard [SCB] Transaction         351 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3525000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 208 ===
# Operation Type: GE
# Instruction Type: I_TYPE
# RS1: 7fffffff
# RS2: 00000000
# IMM: b1b815f6
# CE: 1
# RS1_ADDR: 16
# FUNCT3: 2
# PC: 6aaffaf6
# RD_ADDR: 17
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3525000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         352 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 12
# RS1: afb0e6cc
# RS2: dcacaaba
# IMM: b410ac1e
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 7699a71a
# RD_ADDR: 1b
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3525000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         352 Outputs *****
# RS1_ADDR: 12
# RS1: afb0e6cc
# RS2: dcacaaba
# IMM: 00000c1e
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 8c5d9186
# PC: 7699a71a
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1b
# RD: 8c5d9186
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3525000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 3525000: uvm_test_top.env.scoreboard [SCB] A: afb0e6cc
# B: dcacaaba
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 3525000: uvm_test_top.env.scoreboard [SCB] Transaction         352 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3535000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 209 ===
# Operation Type: GE
# Instruction Type: R_TYPE
# RS1: dba1fbb2
# RS2: 99737b34
# IMM: ec696b86
# CE: 1
# RS1_ADDR: 0c
# FUNCT3: 6
# PC: 6aa38738
# RD_ADDR: 1d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3535000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         353 Inputs *****
# Operation Type: GE
# RS1_ADDR: 16
# RS1: 7fffffff
# RS2: 00000000
# IMM: b1b815f6
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 6aaffaf6
# RD_ADDR: 17
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3535000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         353 Outputs *****
# RS1_ADDR: 16
# RS1: 7fffffff
# RS2: 00000000
# IMM: 000005f6
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 6aaffaf6
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 17
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3535000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 3535000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: b1b815f6
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 3535000: uvm_test_top.env.scoreboard [SCB] Transaction         353 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3545000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 210 ===
# Operation Type: EQ
# Instruction Type: I_TYPE
# RS1: baa8961a
# RS2: 00000000
# IMM: d42c0cb1
# CE: 1
# RS1_ADDR: 03
# FUNCT3: 3
# PC: e1f6b1bf
# RD_ADDR: 04
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3545000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         354 Inputs *****
# Operation Type: GE
# RS1_ADDR: 0c
# RS1: dba1fbb2
# RS2: 99737b34
# IMM: ec696b86
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 6aa38738
# RD_ADDR: 1d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3545000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         354 Outputs *****
# RS1_ADDR: 0c
# RS1: dba1fbb2
# RS2: 99737b34
# IMM: 00000b86
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 6aa38738
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1d
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3545000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 3545000: uvm_test_top.env.scoreboard [SCB] A: dba1fbb2
# B: 99737b34
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 3545000: uvm_test_top.env.scoreboard [SCB] Transaction         354 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3555000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 211 ===
# Operation Type: SLT
# Instruction Type: R_TYPE
# RS1: 88922ca4
# RS2: 973cf076
# IMM: ffffffff
# CE: 1
# RS1_ADDR: 1c
# FUNCT3: 6
# PC: 75173d1e
# RD_ADDR: 1a
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3555000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         355 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 03
# RS1: baa8961a
# RS2: 00000000
# IMM: d42c0cb1
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: e1f6b1bf
# RD_ADDR: 04
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3555000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         355 Outputs *****
# RS1_ADDR: 03
# RS1: baa8961a
# RS2: 00000000
# IMM: 00000cb1
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: e1f6b1bf
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 04
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3555000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 3555000: uvm_test_top.env.scoreboard [SCB] A: baa8961a
# B: d42c0cb1
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 3555000: uvm_test_top.env.scoreboard [SCB] Transaction         355 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3565000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 212 ===
# Operation Type: SLT
# Instruction Type: I_TYPE
# RS1: 7fffffff
# RS2: 8111731b
# IMM: c3a9a36c
# CE: 1
# RS1_ADDR: 1c
# FUNCT3: 6
# PC: 026c9df0
# RD_ADDR: 0b
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3565000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         356 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 1c
# RS1: 88922ca4
# RS2: 973cf076
# IMM: ffffffff
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 75173d1e
# RD_ADDR: 1a
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3565000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         356 Outputs *****
# RS1_ADDR: 1c
# RS1: 88922ca4
# RS2: 973cf076
# IMM: 00000fff
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 75173d1e
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1a
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3565000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 3565000: uvm_test_top.env.scoreboard [SCB] A: 88922ca4
# B: 973cf076
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 3565000: uvm_test_top.env.scoreboard [SCB] Transaction         356 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3575000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 213 ===
# Operation Type: SLT
# Instruction Type: I_TYPE
# RS1: 0000b44e
# RS2: 00005e1c
# IMM: 00000a14
# CE: 1
# RS1_ADDR: 13
# FUNCT3: 7
# PC: a6f3b4e4
# RD_ADDR: 19
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3575000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         357 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 1c
# RS1: 7fffffff
# RS2: 8111731b
# IMM: c3a9a36c
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 026c9df0
# RD_ADDR: 0b
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3575000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         357 Outputs *****
# RS1_ADDR: 1c
# RS1: 7fffffff
# RS2: 8111731b
# IMM: 0000036c
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 026c9df0
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0b
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3575000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 3575000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: c3a9a36c
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 3575000: uvm_test_top.env.scoreboard [SCB] Transaction         357 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3585000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 214 ===
# Operation Type: OR
# Instruction Type: I_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 0c
# FUNCT3: 4
# PC: dd60f307
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3585000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         358 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 13
# RS1: 0000b44e
# RS2: 00005e1c
# IMM: 00000a14
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# PC: a6f3b4e4
# RD_ADDR: 19
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3585000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         358 Outputs *****
# RS1_ADDR: 13
# RS1: 0000b44e
# RS2: 00005e1c
# IMM: 00000a14
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: a6f3b4e4
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 19
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3585000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 3585000: uvm_test_top.env.scoreboard [SCB] A: 0000b44e
# B: 00000a14
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 3585000: uvm_test_top.env.scoreboard [SCB] Transaction         358 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3595000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 215 ===
# Operation Type: EQ
# Instruction Type: I_TYPE
# RS1: bb9e7de3
# RS2: 7fff730e
# IMM: e5b8071e
# CE: 1
# RS1_ADDR: 13
# FUNCT3: 1
# PC: cc3a6ef1
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3595000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         359 Inputs *****
# Operation Type: OR
# RS1_ADDR: 0c
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# PC: dd60f307
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3595000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         359 Outputs *****
# RS1_ADDR: 0c
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# Y: ffff0000
# PC: dd60f307
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: ffff0000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3595000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 3595000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 3595000: uvm_test_top.env.scoreboard [SCB] Transaction         359 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3605000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 216 ===
# Operation Type: OR
# Instruction Type: R_TYPE
# RS1: ce99140f
# RS2: 8b2a872e
# IMM: 97ee4618
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 6
# PC: f0012860
# RD_ADDR: 04
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3605000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         360 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 13
# RS1: bb9e7de3
# RS2: 7fff730e
# IMM: e5b8071e
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# PC: cc3a6ef1
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3605000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         360 Outputs *****
# RS1_ADDR: 13
# RS1: bb9e7de3
# RS2: 7fff730e
# IMM: 0000071e
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: cc3a6ef1
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3605000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 3605000: uvm_test_top.env.scoreboard [SCB] A: bb9e7de3
# B: e5b8071e
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 3605000: uvm_test_top.env.scoreboard [SCB] Transaction         360 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3615000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 217 ===
# Operation Type: ADD
# Instruction Type: R_TYPE
# RS1: acaff2bd
# RS2: f2c845a5
# IMM: b0e990d2
# CE: 1
# RS1_ADDR: 10
# FUNCT3: 6
# PC: 3497255c
# RD_ADDR: 17
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3615000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         361 Inputs *****
# Operation Type: OR
# RS1_ADDR: 00
# RS1: ce99140f
# RS2: 8b2a872e
# IMM: 97ee4618
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# PC: f0012860
# RD_ADDR: 04
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3615000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         361 Outputs *****
# RS1_ADDR: 00
# RS1: ce99140f
# RS2: 8b2a872e
# IMM: 00000618
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# Y: cfbb972f
# PC: f0012860
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 04
# RD: cfbb972f
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3615000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 3615000: uvm_test_top.env.scoreboard [SCB] A: ce99140f
# B: 8b2a872e
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 3615000: uvm_test_top.env.scoreboard [SCB] Transaction         361 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3625000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 218 ===
# Operation Type: EQ
# Instruction Type: R_TYPE
# RS1: e9f76fef
# RS2: 7fffffff
# IMM: 00000000
# CE: 1
# RS1_ADDR: 1c
# FUNCT3: 6
# PC: 65cf2be8
# RD_ADDR: 06
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3625000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         362 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 10
# RS1: acaff2bd
# RS2: f2c845a5
# IMM: b0e990d2
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 3497255c
# RD_ADDR: 17
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3625000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         362 Outputs *****
# RS1_ADDR: 10
# RS1: acaff2bd
# RS2: f2c845a5
# IMM: 000000d2
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 9f783862
# PC: 3497255c
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 17
# RD: 9f783862
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3625000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 3625000: uvm_test_top.env.scoreboard [SCB] A: acaff2bd
# B: f2c845a5
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 3625000: uvm_test_top.env.scoreboard [SCB] Transaction         362 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3635000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 219 ===
# Operation Type: OR
# Instruction Type: R_TYPE
# RS1: 895a4355
# RS2: e6c93b39
# IMM: fb06c55f
# CE: 1
# RS1_ADDR: 0f
# FUNCT3: 0
# PC: 99fae50f
# RD_ADDR: 02
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3635000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         363 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 1c
# RS1: e9f76fef
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 65cf2be8
# RD_ADDR: 06
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3635000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         363 Outputs *****
# RS1_ADDR: 1c
# RS1: e9f76fef
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 65cf2be8
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 06
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3635000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 3635000: uvm_test_top.env.scoreboard [SCB] A: e9f76fef
# B: 7fffffff
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 3635000: uvm_test_top.env.scoreboard [SCB] Transaction         363 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3645000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 220 ===
# Operation Type: NEQ
# Instruction Type: R_TYPE
# RS1: ad38c5c2
# RS2: 00000000
# IMM: c711318a
# CE: 1
# RS1_ADDR: 19
# FUNCT3: 5
# PC: 8559bd2c
# RD_ADDR: 0f
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3645000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         364 Inputs *****
# Operation Type: OR
# RS1_ADDR: 0f
# RS1: 895a4355
# RS2: e6c93b39
# IMM: fb06c55f
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 99fae50f
# RD_ADDR: 02
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3645000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         364 Outputs *****
# RS1_ADDR: 0f
# RS1: 895a4355
# RS2: e6c93b39
# IMM: 0000055f
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: efdb7b7d
# PC: 99fae50f
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 02
# RD: efdb7b7d
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3645000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 3645000: uvm_test_top.env.scoreboard [SCB] A: 895a4355
# B: e6c93b39
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 3645000: uvm_test_top.env.scoreboard [SCB] Transaction         364 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3655000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 221 ===
# Operation Type: SLT
# Instruction Type: R_TYPE
# RS1: ffffffff
# RS2: 90b179f4
# IMM: 98b115a5
# CE: 1
# RS1_ADDR: 0f
# FUNCT3: 4
# PC: 1a628be1
# RD_ADDR: 15
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3655000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         365 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 19
# RS1: ad38c5c2
# RS2: 00000000
# IMM: c711318a
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 8559bd2c
# RD_ADDR: 0f
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3655000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         365 Outputs *****
# RS1_ADDR: 19
# RS1: ad38c5c2
# RS2: 00000000
# IMM: 0000018a
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 8559bd2c
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0f
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3655000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 3655000: uvm_test_top.env.scoreboard [SCB] A: ad38c5c2
# B: 00000000
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 3655000: uvm_test_top.env.scoreboard [SCB] Transaction         365 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3665000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 222 ===
# Operation Type: AND
# Instruction Type: R_TYPE
# RS1: 7fffffff
# RS2: c7f7b6e0
# IMM: fe9b36ce
# CE: 1
# RS1_ADDR: 0b
# FUNCT3: 1
# PC: 787040a6
# RD_ADDR: 03
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3665000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         366 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 0f
# RS1: ffffffff
# RS2: 90b179f4
# IMM: 98b115a5
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 1a628be1
# RD_ADDR: 15
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3665000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         366 Outputs *****
# RS1_ADDR: 0f
# RS1: ffffffff
# RS2: 90b179f4
# IMM: 000005a5
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 1a628be1
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 15
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3665000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 3665000: uvm_test_top.env.scoreboard [SCB] A: ffffffff
# B: 90b179f4
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 3665000: uvm_test_top.env.scoreboard [SCB] Transaction         366 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3675000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 223 ===
# Operation Type: NEQ
# Instruction Type: R_TYPE
# RS1: 0000a416
# RS2: 00000031
# IMM: 00000984
# CE: 1
# RS1_ADDR: 1c
# FUNCT3: 4
# PC: fcff643c
# RD_ADDR: 0b
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3675000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         367 Inputs *****
# Operation Type: AND
# RS1_ADDR: 0b
# RS1: 7fffffff
# RS2: c7f7b6e0
# IMM: fe9b36ce
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 787040a6
# RD_ADDR: 03
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3675000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         367 Outputs *****
# RS1_ADDR: 0b
# RS1: 7fffffff
# RS2: c7f7b6e0
# IMM: 000006ce
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 47f7b6e0
# PC: 787040a6
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 03
# RD: 47f7b6e0
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3675000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 3675000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: c7f7b6e0
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 3675000: uvm_test_top.env.scoreboard [SCB] Transaction         367 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3685000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 224 ===
# Operation Type: SUB
# Instruction Type: R_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 15
# FUNCT3: 6
# PC: 1a793261
# RD_ADDR: 1e
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3685000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         368 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 1c
# RS1: 0000a416
# RS2: 00000031
# IMM: 00000984
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fcff643c
# RD_ADDR: 0b
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3685000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         368 Outputs *****
# RS1_ADDR: 1c
# RS1: 0000a416
# RS2: 00000031
# IMM: 00000984
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: fcff643c
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0b
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3685000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 3685000: uvm_test_top.env.scoreboard [SCB] A: 0000a416
# B: 00000031
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 3685000: uvm_test_top.env.scoreboard [SCB] Transaction         368 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3695000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 225 ===
# Operation Type: EQ
# Instruction Type: I_TYPE
# RS1: 7fffb992
# RS2: fb745d36
# IMM: f5f579ca
# CE: 1
# RS1_ADDR: 02
# FUNCT3: 4
# PC: 8ff91711
# RD_ADDR: 1d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3695000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         369 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 15
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 1a793261
# RD_ADDR: 1e
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3695000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         369 Outputs *****
# RS1_ADDR: 15
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 1a793261
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1e
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3695000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 3695000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 3695000: uvm_test_top.env.scoreboard [SCB] Transaction         369 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3705000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 226 ===
# Operation Type: SLTU
# Instruction Type: I_TYPE
# RS1: a23ec002
# RS2: bac2c2de
# IMM: d0188340
# CE: 1
# RS1_ADDR: 18
# FUNCT3: 6
# PC: 9910c04a
# RD_ADDR: 08
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3705000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         370 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 02
# RS1: 7fffb992
# RS2: fb745d36
# IMM: f5f579ca
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 8ff91711
# RD_ADDR: 1d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3705000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         370 Outputs *****
# RS1_ADDR: 02
# RS1: 7fffb992
# RS2: fb745d36
# IMM: 000009ca
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 8ff91711
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1d
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3705000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 3705000: uvm_test_top.env.scoreboard [SCB] A: 7fffb992
# B: f5f579ca
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 3705000: uvm_test_top.env.scoreboard [SCB] Transaction         370 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3715000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 227 ===
# Operation Type: SUB
# Instruction Type: R_TYPE
# RS1: ef284710
# RS2: a53a786a
# IMM: b3ecd1a4
# CE: 1
# RS1_ADDR: 08
# FUNCT3: 6
# PC: dcfdd1c7
# RD_ADDR: 0c
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3715000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         371 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 18
# RS1: a23ec002
# RS2: bac2c2de
# IMM: d0188340
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 9910c04a
# RD_ADDR: 08
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3715000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         371 Outputs *****
# RS1_ADDR: 18
# RS1: a23ec002
# RS2: bac2c2de
# IMM: 00000340
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 9910c04a
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 08
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3715000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 3715000: uvm_test_top.env.scoreboard [SCB] A: a23ec002
# B: d0188340
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 3715000: uvm_test_top.env.scoreboard [SCB] Transaction         371 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3725000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 228 ===
# Operation Type: GEU
# Instruction Type: I_TYPE
# RS1: 929e1d13
# RS2: 7fffffff
# IMM: 00000000
# CE: 1
# RS1_ADDR: 0f
# FUNCT3: 6
# PC: 13e767cb
# RD_ADDR: 15
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3725000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         372 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 08
# RS1: ef284710
# RS2: a53a786a
# IMM: b3ecd1a4
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# PC: dcfdd1c7
# RD_ADDR: 0c
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3725000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         372 Outputs *****
# RS1_ADDR: 08
# RS1: ef284710
# RS2: a53a786a
# IMM: 000001a4
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 49edcea6
# PC: dcfdd1c7
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0c
# RD: 49edcea6
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3725000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 3725000: uvm_test_top.env.scoreboard [SCB] A: ef284710
# B: a53a786a
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 3725000: uvm_test_top.env.scoreboard [SCB] Transaction         372 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3735000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 229 ===
# Operation Type: NEQ
# Instruction Type: I_TYPE
# RS1: f9c21c3c
# RS2: ceedf220
# IMM: a826979e
# CE: 1
# RS1_ADDR: 0c
# FUNCT3: 0
# PC: 2e62039c
# RD_ADDR: 12
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3735000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         373 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 0f
# RS1: 929e1d13
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 13e767cb
# RD_ADDR: 15
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3735000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         373 Outputs *****
# RS1_ADDR: 0f
# RS1: 929e1d13
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 13e767cb
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 15
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3735000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 3735000: uvm_test_top.env.scoreboard [SCB] A: 929e1d13
# B: 00000000
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 3735000: uvm_test_top.env.scoreboard [SCB] Transaction         373 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3745000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 230 ===
# Operation Type: AND
# Instruction Type: I_TYPE
# RS1: 87b28f91
# RS2: 00000000
# IMM: d3101353
# CE: 1
# RS1_ADDR: 1e
# FUNCT3: 7
# PC: 963b67aa
# RD_ADDR: 08
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3745000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         374 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 0c
# RS1: f9c21c3c
# RS2: ceedf220
# IMM: a826979e
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 2e62039c
# RD_ADDR: 12
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3745000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         374 Outputs *****
# RS1_ADDR: 0c
# RS1: f9c21c3c
# RS2: ceedf220
# IMM: 0000079e
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 2e62039c
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 12
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3745000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 3745000: uvm_test_top.env.scoreboard [SCB] A: f9c21c3c
# B: a826979e
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 3745000: uvm_test_top.env.scoreboard [SCB] Transaction         374 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3755000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 231 ===
# Operation Type: SUB
# Instruction Type: I_TYPE
# RS1: 9f618120
# RS2: f63894a0
# IMM: ffffffff
# CE: 1
# RS1_ADDR: 0b
# FUNCT3: 2
# PC: 8ec23afd
# RD_ADDR: 0e
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3755000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         375 Inputs *****
# Operation Type: AND
# RS1_ADDR: 1e
# RS1: 87b28f91
# RS2: 00000000
# IMM: d3101353
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 963b67aa
# RD_ADDR: 08
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3755000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         375 Outputs *****
# RS1_ADDR: 1e
# RS1: 87b28f91
# RS2: 00000000
# IMM: 00000353
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 83100311
# PC: 963b67aa
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 08
# RD: 83100311
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3755000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 3755000: uvm_test_top.env.scoreboard [SCB] A: 87b28f91
# B: d3101353
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 3755000: uvm_test_top.env.scoreboard [SCB] Transaction         375 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3765000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 232 ===
# Operation Type: AND
# Instruction Type: I_TYPE
# RS1: 7fffffff
# RS2: 911294a7
# IMM: c7660784
# CE: 1
# RS1_ADDR: 05
# FUNCT3: 4
# PC: 7633acc9
# RD_ADDR: 13
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3765000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         376 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 0b
# RS1: 9f618120
# RS2: f63894a0
# IMM: ffffffff
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 8ec23afd
# RD_ADDR: 0e
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3765000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         376 Outputs *****
# RS1_ADDR: 0b
# RS1: 9f618120
# RS2: f63894a0
# IMM: 00000fff
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 9f618121
# PC: 8ec23afd
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0e
# RD: 9f618121
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3765000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 3765000: uvm_test_top.env.scoreboard [SCB] A: 9f618120
# B: ffffffff
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 3765000: uvm_test_top.env.scoreboard [SCB] Transaction         376 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3775000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 233 ===
# Operation Type: SLTU
# Instruction Type: R_TYPE
# RS1: 00004647
# RS2: 0000018e
# IMM: 0000060a
# CE: 1
# RS1_ADDR: 12
# FUNCT3: 0
# PC: 580f38d5
# RD_ADDR: 05
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3775000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         377 Inputs *****
# Operation Type: AND
# RS1_ADDR: 05
# RS1: 7fffffff
# RS2: 911294a7
# IMM: c7660784
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 7633acc9
# RD_ADDR: 13
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3775000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         377 Outputs *****
# RS1_ADDR: 05
# RS1: 7fffffff
# RS2: 911294a7
# IMM: 00000784
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 47660784
# PC: 7633acc9
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 13
# RD: 47660784
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3775000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 3775000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: c7660784
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 3775000: uvm_test_top.env.scoreboard [SCB] Transaction         377 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3785000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 234 ===
# Operation Type: ADD
# Instruction Type: I_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 1f
# FUNCT3: 4
# PC: 40538b0c
# RD_ADDR: 1e
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3785000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         378 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 12
# RS1: 00004647
# RS2: 0000018e
# IMM: 0000060a
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 580f38d5
# RD_ADDR: 05
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3785000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         378 Outputs *****
# RS1_ADDR: 12
# RS1: 00004647
# RS2: 0000018e
# IMM: 0000060a
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 580f38d5
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 05
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3785000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 3785000: uvm_test_top.env.scoreboard [SCB] A: 00004647
# B: 0000018e
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 3785000: uvm_test_top.env.scoreboard [SCB] Transaction         378 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3795000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 235 ===
# Operation Type: NEQ
# Instruction Type: R_TYPE
# RS1: ec422b4c
# RS2: 00002c71
# IMM: a1a0581f
# CE: 1
# RS1_ADDR: 02
# FUNCT3: 3
# PC: 1a253bb1
# RD_ADDR: 12
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3795000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         379 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 1f
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 40538b0c
# RD_ADDR: 1e
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3795000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         379 Outputs *****
# RS1_ADDR: 1f
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# Y: fffe0000
# PC: 40538b0c
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1e
# RD: fffe0000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3795000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 3795000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 3795000: uvm_test_top.env.scoreboard [SCB] Transaction         379 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3805000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 236 ===
# Operation Type: SUB
# Instruction Type: R_TYPE
# RS1: a776da08
# RS2: e557f092
# IMM: c5e50f21
# CE: 1
# RS1_ADDR: 1b
# FUNCT3: 3
# PC: b7d51aa1
# RD_ADDR: 1f
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3805000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         380 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 02
# RS1: ec422b4c
# RS2: 00002c71
# IMM: a1a0581f
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 1a253bb1
# RD_ADDR: 12
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3805000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         380 Outputs *****
# RS1_ADDR: 02
# RS1: ec422b4c
# RS2: 00002c71
# IMM: 0000081f
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 1a253bb1
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 12
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3805000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 3805000: uvm_test_top.env.scoreboard [SCB] A: ec422b4c
# B: 00002c71
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 3805000: uvm_test_top.env.scoreboard [SCB] Transaction         380 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3815000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 237 ===
# Operation Type: XOR
# Instruction Type: R_TYPE
# RS1: d497f621
# RS2: c3e8a356
# IMM: b4cc4adc
# CE: 1
# RS1_ADDR: 06
# FUNCT3: 2
# PC: 6f51abd2
# RD_ADDR: 01
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3815000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         381 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 1b
# RS1: a776da08
# RS2: e557f092
# IMM: c5e50f21
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: b7d51aa1
# RD_ADDR: 1f
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3815000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         381 Outputs *****
# RS1_ADDR: 1b
# RS1: a776da08
# RS2: e557f092
# IMM: 00000f21
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: c21ee976
# PC: b7d51aa1
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1f
# RD: c21ee976
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3815000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 3815000: uvm_test_top.env.scoreboard [SCB] A: a776da08
# B: e557f092
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 3815000: uvm_test_top.env.scoreboard [SCB] Transaction         381 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3825000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 238 ===
# Operation Type: ADD
# Instruction Type: R_TYPE
# RS1: bdefb0dd
# RS2: 7fffffff
# IMM: 00000000
# CE: 1
# RS1_ADDR: 16
# FUNCT3: 0
# PC: 6b2d52a8
# RD_ADDR: 1a
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3825000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         382 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 06
# RS1: d497f621
# RS2: c3e8a356
# IMM: b4cc4adc
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 6f51abd2
# RD_ADDR: 01
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3825000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         382 Outputs *****
# RS1_ADDR: 06
# RS1: d497f621
# RS2: c3e8a356
# IMM: 00000adc
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 177f5577
# PC: 6f51abd2
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 01
# RD: 177f5577
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3825000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 3825000: uvm_test_top.env.scoreboard [SCB] A: d497f621
# B: c3e8a356
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 3825000: uvm_test_top.env.scoreboard [SCB] Transaction         382 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3835000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 239 ===
# Operation Type: SLT
# Instruction Type: R_TYPE
# RS1: fdce3d35
# RS2: 80b9f809
# IMM: d3cd97f8
# CE: 1
# RS1_ADDR: 04
# FUNCT3: 0
# PC: 72de9796
# RD_ADDR: 1f
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3835000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         383 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 16
# RS1: bdefb0dd
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 6b2d52a8
# RD_ADDR: 1a
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3835000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         383 Outputs *****
# RS1_ADDR: 16
# RS1: bdefb0dd
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 3defb0dc
# PC: 6b2d52a8
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1a
# RD: 3defb0dc
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3835000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 3835000: uvm_test_top.env.scoreboard [SCB] A: bdefb0dd
# B: 7fffffff
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 3835000: uvm_test_top.env.scoreboard [SCB] Transaction         383 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3845000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 240 ===
# Operation Type: XOR
# Instruction Type: R_TYPE
# RS1: e7c911a9
# RS2: edf138a2
# IMM: 00000000
# CE: 1
# RS1_ADDR: 15
# FUNCT3: 4
# PC: a4c74f44
# RD_ADDR: 1b
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3845000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         384 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 04
# RS1: fdce3d35
# RS2: 80b9f809
# IMM: d3cd97f8
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 72de9796
# RD_ADDR: 1f
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3845000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         384 Outputs *****
# RS1_ADDR: 04
# RS1: fdce3d35
# RS2: 80b9f809
# IMM: 000007f8
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 72de9796
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1f
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3845000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 3845000: uvm_test_top.env.scoreboard [SCB] A: fdce3d35
# B: 80b9f809
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 3845000: uvm_test_top.env.scoreboard [SCB] Transaction         384 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3855000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 241 ===
# Operation Type: OR
# Instruction Type: I_TYPE
# RS1: 83d886c2
# RS2: ffffffff
# IMM: cf8fff83
# CE: 1
# RS1_ADDR: 0a
# FUNCT3: 0
# PC: 670f1ebf
# RD_ADDR: 04
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3855000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         385 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 15
# RS1: e7c911a9
# RS2: edf138a2
# IMM: 00000000
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# PC: a4c74f44
# RD_ADDR: 1b
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3855000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         385 Outputs *****
# RS1_ADDR: 15
# RS1: e7c911a9
# RS2: edf138a2
# IMM: 00000000
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 0a38290b
# PC: a4c74f44
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1b
# RD: 0a38290b
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3855000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 3855000: uvm_test_top.env.scoreboard [SCB] A: e7c911a9
# B: edf138a2
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 3855000: uvm_test_top.env.scoreboard [SCB] Transaction         385 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3865000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 242 ===
# Operation Type: XOR
# Instruction Type: I_TYPE
# RS1: 85f07ad5
# RS2: 7fffffff
# IMM: c0bf426f
# CE: 1
# RS1_ADDR: 18
# FUNCT3: 6
# PC: 5fa73a90
# RD_ADDR: 03
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3865000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         386 Inputs *****
# Operation Type: OR
# RS1_ADDR: 0a
# RS1: 83d886c2
# RS2: ffffffff
# IMM: cf8fff83
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 670f1ebf
# RD_ADDR: 04
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3865000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         386 Outputs *****
# RS1_ADDR: 0a
# RS1: 83d886c2
# RS2: ffffffff
# IMM: 00000f83
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: cfdfffc3
# PC: 670f1ebf
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 04
# RD: cfdfffc3
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3865000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 3865000: uvm_test_top.env.scoreboard [SCB] A: 83d886c2
# B: cf8fff83
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 3865000: uvm_test_top.env.scoreboard [SCB] Transaction         386 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3875000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 243 ===
# Operation Type: AND
# Instruction Type: I_TYPE
# RS1: 00007462
# RS2: 0000176d
# IMM: 00000fc5
# CE: 1
# RS1_ADDR: 06
# FUNCT3: 5
# PC: 43cbadcf
# RD_ADDR: 13
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3875000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         387 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 18
# RS1: 85f07ad5
# RS2: 7fffffff
# IMM: c0bf426f
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 5fa73a90
# RD_ADDR: 03
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3875000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         387 Outputs *****
# RS1_ADDR: 18
# RS1: 85f07ad5
# RS2: 7fffffff
# IMM: 0000026f
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 454f38ba
# PC: 5fa73a90
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 03
# RD: 454f38ba
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3875000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 3875000: uvm_test_top.env.scoreboard [SCB] A: 85f07ad5
# B: c0bf426f
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 3875000: uvm_test_top.env.scoreboard [SCB] Transaction         387 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3885000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 244 ===
# Operation Type: OR
# Instruction Type: R_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 0b
# FUNCT3: 2
# PC: 0e1f529c
# RD_ADDR: 1d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3885000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         388 Inputs *****
# Operation Type: AND
# RS1_ADDR: 06
# RS1: 00007462
# RS2: 0000176d
# IMM: 00000fc5
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 43cbadcf
# RD_ADDR: 13
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3885000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         388 Outputs *****
# RS1_ADDR: 06
# RS1: 00007462
# RS2: 0000176d
# IMM: 00000fc5
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000440
# PC: 43cbadcf
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 13
# RD: 00000440
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3885000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 3885000: uvm_test_top.env.scoreboard [SCB] A: 00007462
# B: 00000fc5
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 3885000: uvm_test_top.env.scoreboard [SCB] Transaction         388 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3895000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 245 ===
# Operation Type: GE
# Instruction Type: I_TYPE
# RS1: 840773ec
# RS2: 7fff7d23
# IMM: 8ac67596
# CE: 1
# RS1_ADDR: 0b
# FUNCT3: 3
# PC: 5d7f74e0
# RD_ADDR: 0f
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3895000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         389 Inputs *****
# Operation Type: OR
# RS1_ADDR: 0b
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 0e1f529c
# RD_ADDR: 1d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3895000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         389 Outputs *****
# RS1_ADDR: 0b
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# Y: ffff0000
# PC: 0e1f529c
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1d
# RD: ffff0000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3895000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 3895000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 3895000: uvm_test_top.env.scoreboard [SCB] Transaction         389 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3905000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 246 ===
# Operation Type: SLTU
# Instruction Type: R_TYPE
# RS1: ce860966
# RS2: 870508e1
# IMM: b99a2373
# CE: 1
# RS1_ADDR: 08
# FUNCT3: 1
# PC: 3ac2e194
# RD_ADDR: 12
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3905000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         390 Inputs *****
# Operation Type: GE
# RS1_ADDR: 0b
# RS1: 840773ec
# RS2: 7fff7d23
# IMM: 8ac67596
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 5d7f74e0
# RD_ADDR: 0f
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3905000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         390 Outputs *****
# RS1_ADDR: 0b
# RS1: 840773ec
# RS2: 7fff7d23
# IMM: 00000596
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 5d7f74e0
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0f
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3905000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 3905000: uvm_test_top.env.scoreboard [SCB] A: 840773ec
# B: 8ac67596
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 3905000: uvm_test_top.env.scoreboard [SCB] Transaction         390 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3915000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 247 ===
# Operation Type: GEU
# Instruction Type: R_TYPE
# RS1: 95112fa7
# RS2: 95112fa7
# IMM: e9330b2f
# CE: 1
# RS1_ADDR: 10
# FUNCT3: 1
# PC: 6c95f4d3
# RD_ADDR: 0e
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3915000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         391 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 08
# RS1: ce860966
# RS2: 870508e1
# IMM: b99a2373
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 3ac2e194
# RD_ADDR: 12
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3915000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         391 Outputs *****
# RS1_ADDR: 08
# RS1: ce860966
# RS2: 870508e1
# IMM: 00000373
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 3ac2e194
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 12
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3915000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 3915000: uvm_test_top.env.scoreboard [SCB] A: ce860966
# B: 870508e1
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 3915000: uvm_test_top.env.scoreboard [SCB] Transaction         391 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3925000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 248 ===
# Operation Type: SLTU
# Instruction Type: I_TYPE
# RS1: 7fffffff
# RS2: 00000000
# IMM: ab0a47cb
# CE: 1
# RS1_ADDR: 1e
# FUNCT3: 4
# PC: a5d8d352
# RD_ADDR: 07
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3925000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         392 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 10
# RS1: 95112fa7
# RS2: 95112fa7
# IMM: e9330b2f
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 6c95f4d3
# RD_ADDR: 0e
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3925000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         392 Outputs *****
# RS1_ADDR: 10
# RS1: 95112fa7
# RS2: 95112fa7
# IMM: 00000b2f
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 6c95f4d3
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0e
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3925000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 3925000: uvm_test_top.env.scoreboard [SCB] A: 95112fa7
# B: 95112fa7
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 3925000: uvm_test_top.env.scoreboard [SCB] Transaction         392 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3935000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 249 ===
# Operation Type: XOR
# Instruction Type: R_TYPE
# RS1: bd06e8fe
# RS2: e2cd54c9
# IMM: a4aec49c
# CE: 1
# RS1_ADDR: 12
# FUNCT3: 6
# PC: 458a96c2
# RD_ADDR: 0a
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3935000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         393 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 1e
# RS1: 7fffffff
# RS2: 00000000
# IMM: ab0a47cb
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# PC: a5d8d352
# RD_ADDR: 07
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3935000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         393 Outputs *****
# RS1_ADDR: 1e
# RS1: 7fffffff
# RS2: 00000000
# IMM: 000007cb
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: a5d8d352
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 07
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3935000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 3935000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: ab0a47cb
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 3935000: uvm_test_top.env.scoreboard [SCB] Transaction         393 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3945000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 250 ===
# Operation Type: GEU
# Instruction Type: I_TYPE
# RS1: a3cc51b7
# RS2: 00000000
# IMM: 85c75a35
# CE: 1
# RS1_ADDR: 17
# FUNCT3: 6
# PC: 86668799
# RD_ADDR: 11
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3945000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         394 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 12
# RS1: bd06e8fe
# RS2: e2cd54c9
# IMM: a4aec49c
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 458a96c2
# RD_ADDR: 0a
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3945000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         394 Outputs *****
# RS1_ADDR: 12
# RS1: bd06e8fe
# RS2: e2cd54c9
# IMM: 0000049c
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 5fcbbc37
# PC: 458a96c2
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0a
# RD: 5fcbbc37
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3945000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 3945000: uvm_test_top.env.scoreboard [SCB] A: bd06e8fe
# B: e2cd54c9
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 3945000: uvm_test_top.env.scoreboard [SCB] Transaction         394 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3955000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 251 ===
# Operation Type: SUB
# Instruction Type: R_TYPE
# RS1: ffffffff
# RS2: add923b6
# IMM: e3892fb8
# CE: 1
# RS1_ADDR: 13
# FUNCT3: 2
# PC: b92e0268
# RD_ADDR: 0f
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3955000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         395 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 17
# RS1: a3cc51b7
# RS2: 00000000
# IMM: 85c75a35
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 86668799
# RD_ADDR: 11
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3955000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         395 Outputs *****
# RS1_ADDR: 17
# RS1: a3cc51b7
# RS2: 00000000
# IMM: 00000a35
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 86668799
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 11
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3955000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 3955000: uvm_test_top.env.scoreboard [SCB] A: a3cc51b7
# B: 85c75a35
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 3955000: uvm_test_top.env.scoreboard [SCB] Transaction         395 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3965000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 252 ===
# Operation Type: GEU
# Instruction Type: R_TYPE
# RS1: d998c969
# RS2: 7fffffff
# IMM: aca0139e
# CE: 1
# RS1_ADDR: 18
# FUNCT3: 6
# PC: 021294f6
# RD_ADDR: 14
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3965000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         396 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 13
# RS1: ffffffff
# RS2: add923b6
# IMM: e3892fb8
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# PC: b92e0268
# RD_ADDR: 0f
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3965000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         396 Outputs *****
# RS1_ADDR: 13
# RS1: ffffffff
# RS2: add923b6
# IMM: 00000fb8
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 5226dc49
# PC: b92e0268
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0f
# RD: 5226dc49
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3965000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 3965000: uvm_test_top.env.scoreboard [SCB] A: ffffffff
# B: add923b6
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 3965000: uvm_test_top.env.scoreboard [SCB] Transaction         396 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3975000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 253 ===
# Operation Type: SLTU
# Instruction Type: R_TYPE
# RS1: 00004130
# RS2: 00005783
# IMM: 00000c1f
# CE: 1
# RS1_ADDR: 12
# FUNCT3: 6
# PC: 1e33c382
# RD_ADDR: 11
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3975000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         397 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 18
# RS1: d998c969
# RS2: 7fffffff
# IMM: aca0139e
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 021294f6
# RD_ADDR: 14
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3975000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         397 Outputs *****
# RS1_ADDR: 18
# RS1: d998c969
# RS2: 7fffffff
# IMM: 0000039e
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 021294f6
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 14
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3975000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 3975000: uvm_test_top.env.scoreboard [SCB] A: d998c969
# B: 7fffffff
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 3975000: uvm_test_top.env.scoreboard [SCB] Transaction         397 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3985000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 254 ===
# Operation Type: OR
# Instruction Type: I_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 10
# FUNCT3: 0
# PC: d88fd7e2
# RD_ADDR: 04
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3985000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         398 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 12
# RS1: 00004130
# RS2: 00005783
# IMM: 00000c1f
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 1e33c382
# RD_ADDR: 11
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3985000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         398 Outputs *****
# RS1_ADDR: 12
# RS1: 00004130
# RS2: 00005783
# IMM: 00000c1f
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 1e33c382
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 11
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3985000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 3985000: uvm_test_top.env.scoreboard [SCB] A: 00004130
# B: 00005783
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 3985000: uvm_test_top.env.scoreboard [SCB] Transaction         398 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 3995000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 255 ===
# Operation Type: OR
# Instruction Type: R_TYPE
# RS1: ece38d97
# RS2: 0000fb32
# IMM: bfbb2017
# CE: 1
# RS1_ADDR: 1f
# FUNCT3: 3
# PC: 0174904e
# RD_ADDR: 0f
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 3995000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         399 Inputs *****
# Operation Type: OR
# RS1_ADDR: 10
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: d88fd7e2
# RD_ADDR: 04
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 3995000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         399 Outputs *****
# RS1_ADDR: 10
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: ffff0000
# PC: d88fd7e2
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 04
# RD: ffff0000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 3995000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 3995000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 3995000: uvm_test_top.env.scoreboard [SCB] Transaction         399 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4005000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 256 ===
# Operation Type: NEQ
# Instruction Type: R_TYPE
# RS1: d6736bcb
# RS2: f2b7cd86
# IMM: 82c5e7ba
# CE: 1
# RS1_ADDR: 19
# FUNCT3: 0
# PC: b74ffdd0
# RD_ADDR: 18
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4005000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         400 Inputs *****
# Operation Type: OR
# RS1_ADDR: 1f
# RS1: ece38d97
# RS2: 0000fb32
# IMM: bfbb2017
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 0174904e
# RD_ADDR: 0f
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4005000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         400 Outputs *****
# RS1_ADDR: 1f
# RS1: ece38d97
# RS2: 0000fb32
# IMM: 00000017
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: ece3ffb7
# PC: 0174904e
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0f
# RD: ece3ffb7
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4005000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 4005000: uvm_test_top.env.scoreboard [SCB] A: ece38d97
# B: 0000fb32
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 4005000: uvm_test_top.env.scoreboard [SCB] Transaction         400 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4015000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 257 ===
# Operation Type: GEU
# Instruction Type: R_TYPE
# RS1: 9d241247
# RS2: 9d241247
# IMM: f89c3bbf
# CE: 1
# RS1_ADDR: 18
# FUNCT3: 6
# PC: d9bbef7d
# RD_ADDR: 19
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4015000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         401 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 19
# RS1: d6736bcb
# RS2: f2b7cd86
# IMM: 82c5e7ba
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: b74ffdd0
# RD_ADDR: 18
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4015000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         401 Outputs *****
# RS1_ADDR: 19
# RS1: d6736bcb
# RS2: f2b7cd86
# IMM: 000007ba
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: b74ffdd0
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 18
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4015000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 4015000: uvm_test_top.env.scoreboard [SCB] A: d6736bcb
# B: f2b7cd86
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 4015000: uvm_test_top.env.scoreboard [SCB] Transaction         401 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4025000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 258 ===
# Operation Type: EQ
# Instruction Type: I_TYPE
# RS1: 7fffffff
# RS2: 00000000
# IMM: c9100a22
# CE: 1
# RS1_ADDR: 1e
# FUNCT3: 6
# PC: cbf2f582
# RD_ADDR: 18
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4025000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         402 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 18
# RS1: 9d241247
# RS2: 9d241247
# IMM: f89c3bbf
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# PC: d9bbef7d
# RD_ADDR: 19
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4025000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         402 Outputs *****
# RS1_ADDR: 18
# RS1: 9d241247
# RS2: 9d241247
# IMM: 00000bbf
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: d9bbef7d
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 19
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4025000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 4025000: uvm_test_top.env.scoreboard [SCB] A: 9d241247
# B: 9d241247
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 4025000: uvm_test_top.env.scoreboard [SCB] Transaction         402 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4035000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 259 ===
# Operation Type: ADD
# Instruction Type: R_TYPE
# RS1: e55d57d1
# RS2: dcf93357
# IMM: a26f313f
# CE: 1
# RS1_ADDR: 09
# FUNCT3: 7
# PC: 8ded87cb
# RD_ADDR: 0e
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4035000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         403 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 1e
# RS1: 7fffffff
# RS2: 00000000
# IMM: c9100a22
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# PC: cbf2f582
# RD_ADDR: 18
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4035000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         403 Outputs *****
# RS1_ADDR: 1e
# RS1: 7fffffff
# RS2: 00000000
# IMM: 00000a22
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: cbf2f582
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 18
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4035000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 4035000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: c9100a22
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 4035000: uvm_test_top.env.scoreboard [SCB] Transaction         403 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4045000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 260 ===
# Operation Type: GE
# Instruction Type: I_TYPE
# RS1: b9f7d5f6
# RS2: 00000000
# IMM: 8f0adaa9
# CE: 1
# RS1_ADDR: 17
# FUNCT3: 3
# PC: 245aafae
# RD_ADDR: 12
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4045000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         404 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 09
# RS1: e55d57d1
# RS2: dcf93357
# IMM: a26f313f
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 8ded87cb
# RD_ADDR: 0e
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4045000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         404 Outputs *****
# RS1_ADDR: 09
# RS1: e55d57d1
# RS2: dcf93357
# IMM: 0000013f
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# Y: c2568b28
# PC: 8ded87cb
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0e
# RD: c2568b28
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4045000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 4045000: uvm_test_top.env.scoreboard [SCB] A: e55d57d1
# B: dcf93357
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 4045000: uvm_test_top.env.scoreboard [SCB] Transaction         404 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4055000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 261 ===
# Operation Type: GE
# Instruction Type: R_TYPE
# RS1: c04e4323
# RS2: 8cfc675b
# IMM: ffffffff
# CE: 1
# RS1_ADDR: 0c
# FUNCT3: 6
# PC: 93dded76
# RD_ADDR: 01
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4055000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         405 Inputs *****
# Operation Type: GE
# RS1_ADDR: 17
# RS1: b9f7d5f6
# RS2: 00000000
# IMM: 8f0adaa9
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 245aafae
# RD_ADDR: 12
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4055000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         405 Outputs *****
# RS1_ADDR: 17
# RS1: b9f7d5f6
# RS2: 00000000
# IMM: 00000aa9
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 245aafae
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 12
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4055000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 4055000: uvm_test_top.env.scoreboard [SCB] A: b9f7d5f6
# B: 8f0adaa9
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 4055000: uvm_test_top.env.scoreboard [SCB] Transaction         405 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4065000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 262 ===
# Operation Type: GE
# Instruction Type: I_TYPE
# RS1: fc3d9281
# RS2: 7fffffff
# IMM: 93cb914d
# CE: 1
# RS1_ADDR: 0b
# FUNCT3: 1
# PC: 85717fec
# RD_ADDR: 0e
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4065000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         406 Inputs *****
# Operation Type: GE
# RS1_ADDR: 0c
# RS1: c04e4323
# RS2: 8cfc675b
# IMM: ffffffff
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 93dded76
# RD_ADDR: 01
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4065000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         406 Outputs *****
# RS1_ADDR: 0c
# RS1: c04e4323
# RS2: 8cfc675b
# IMM: 00000fff
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 93dded76
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 01
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4065000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 4065000: uvm_test_top.env.scoreboard [SCB] A: c04e4323
# B: 8cfc675b
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 4065000: uvm_test_top.env.scoreboard [SCB] Transaction         406 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4075000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 263 ===
# Operation Type: SLL
# Instruction Type: R_TYPE
# RS1: 000010ac
# RS2: 00000003
# IMM: 00000013
# CE: 1
# RS1_ADDR: 08
# FUNCT3: 6
# PC: 939f2d22
# RD_ADDR: 0d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4075000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         407 Inputs *****
# Operation Type: GE
# RS1_ADDR: 0b
# RS1: fc3d9281
# RS2: 7fffffff
# IMM: 93cb914d
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 85717fec
# RD_ADDR: 0e
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4075000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         407 Outputs *****
# RS1_ADDR: 0b
# RS1: fc3d9281
# RS2: 7fffffff
# IMM: 0000014d
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 85717fec
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0e
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4075000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 4075000: uvm_test_top.env.scoreboard [SCB] A: fc3d9281
# B: 93cb914d
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 4075000: uvm_test_top.env.scoreboard [SCB] Transaction         407 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4085000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 264 ===
# Operation Type: GEU
# Instruction Type: I_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 08
# FUNCT3: 1
# PC: 8b73bd81
# RD_ADDR: 01
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4085000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         408 Inputs *****
# Operation Type: SLL
# RS1_ADDR: 08
# RS1: 000010ac
# RS2: 00000003
# IMM: 00000013
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 939f2d22
# RD_ADDR: 0d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4085000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         408 Outputs *****
# RS1_ADDR: 08
# RS1: 000010ac
# RS2: 00000003
# IMM: 00000013
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00008560
# PC: 939f2d22
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0d
# RD: 00008560
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4085000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLL
# UVM_INFO scoreboard.sv(297) @ 4085000: uvm_test_top.env.scoreboard [SCB] A: 000010ac
# B: 00000003
# OP: 0080
# UVM_INFO scoreboard.sv(288) @ 4085000: uvm_test_top.env.scoreboard [SCB] Transaction         408 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4095000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 265 ===
# Operation Type: XOR
# Instruction Type: R_TYPE
# RS1: 7fffb12d
# RS2: c31ebb6a
# IMM: 89dab177
# CE: 1
# RS1_ADDR: 15
# FUNCT3: 5
# PC: eed4b225
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4095000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         409 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 08
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 8b73bd81
# RD_ADDR: 01
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4095000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         409 Outputs *****
# RS1_ADDR: 08
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 8b73bd81
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 01
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4095000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 4095000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 4095000: uvm_test_top.env.scoreboard [SCB] Transaction         409 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4105000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 266 ===
# Operation Type: GE
# Instruction Type: I_TYPE
# RS1: 853a69c9
# RS2: a0dc4826
# IMM: c4ad055b
# CE: 1
# RS1_ADDR: 1f
# FUNCT3: 0
# PC: c0ac4053
# RD_ADDR: 05
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4105000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         410 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 15
# RS1: 7fffb12d
# RS2: c31ebb6a
# IMM: 89dab177
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# PC: eed4b225
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4105000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         410 Outputs *****
# RS1_ADDR: 15
# RS1: 7fffb12d
# RS2: c31ebb6a
# IMM: 00000177
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# Y: bce10a47
# PC: eed4b225
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: bce10a47
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4105000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 4105000: uvm_test_top.env.scoreboard [SCB] A: 7fffb12d
# B: c31ebb6a
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 4105000: uvm_test_top.env.scoreboard [SCB] Transaction         410 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4115000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 267 ===
# Operation Type: SUB
# Instruction Type: I_TYPE
# RS1: c97147f7
# RS2: bb43de7d
# IMM: f74638df
# CE: 1
# RS1_ADDR: 1c
# FUNCT3: 6
# PC: 1caa051a
# RD_ADDR: 04
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4115000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         411 Inputs *****
# Operation Type: GE
# RS1_ADDR: 1f
# RS1: 853a69c9
# RS2: a0dc4826
# IMM: c4ad055b
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: c0ac4053
# RD_ADDR: 05
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4115000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         411 Outputs *****
# RS1_ADDR: 1f
# RS1: 853a69c9
# RS2: a0dc4826
# IMM: 0000055b
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: c0ac4053
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 05
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4115000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 4115000: uvm_test_top.env.scoreboard [SCB] A: 853a69c9
# B: c4ad055b
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 4115000: uvm_test_top.env.scoreboard [SCB] Transaction         411 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4125000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 268 ===
# Operation Type: NEQ
# Instruction Type: I_TYPE
# RS1: 00000000
# RS2: 7fffffff
# IMM: a55787b5
# CE: 1
# RS1_ADDR: 0b
# FUNCT3: 4
# PC: 6941e1c8
# RD_ADDR: 10
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4125000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         412 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 1c
# RS1: c97147f7
# RS2: bb43de7d
# IMM: f74638df
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 1caa051a
# RD_ADDR: 04
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4125000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         412 Outputs *****
# RS1_ADDR: 1c
# RS1: c97147f7
# RS2: bb43de7d
# IMM: 000008df
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# Y: d22b0f18
# PC: 1caa051a
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 04
# RD: d22b0f18
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4125000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 4125000: uvm_test_top.env.scoreboard [SCB] A: c97147f7
# B: f74638df
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 4125000: uvm_test_top.env.scoreboard [SCB] Transaction         412 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4135000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 269 ===
# Operation Type: GEU
# Instruction Type: R_TYPE
# RS1: f4742b6b
# RS2: fc25ceaf
# IMM: a5bcf16c
# CE: 1
# RS1_ADDR: 1a
# FUNCT3: 0
# PC: 05e7687c
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4135000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         413 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 0b
# RS1: 00000000
# RS2: 7fffffff
# IMM: a55787b5
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 6941e1c8
# RD_ADDR: 10
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4135000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         413 Outputs *****
# RS1_ADDR: 0b
# RS1: 00000000
# RS2: 7fffffff
# IMM: 000007b5
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 6941e1c8
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 10
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4135000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 4135000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: a55787b5
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 4135000: uvm_test_top.env.scoreboard [SCB] Transaction         413 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4145000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 270 ===
# Operation Type: SRL
# Instruction Type: R_TYPE
# RS1: b5194af2
# RS2: 00000016
# IMM: 00000000
# CE: 1
# RS1_ADDR: 06
# FUNCT3: 7
# PC: c3711242
# RD_ADDR: 06
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4145000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         414 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 1a
# RS1: f4742b6b
# RS2: fc25ceaf
# IMM: a5bcf16c
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 05e7687c
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4145000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         414 Outputs *****
# RS1_ADDR: 1a
# RS1: f4742b6b
# RS2: fc25ceaf
# IMM: 0000016c
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 05e7687c
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4145000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 4145000: uvm_test_top.env.scoreboard [SCB] A: f4742b6b
# B: fc25ceaf
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 4145000: uvm_test_top.env.scoreboard [SCB] Transaction         414 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4155000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 271 ===
# Operation Type: XOR
# Instruction Type: R_TYPE
# RS1: 93ca872d
# RS2: e9d5d189
# IMM: ffffffff
# CE: 1
# RS1_ADDR: 1d
# FUNCT3: 6
# PC: 4ac56ae7
# RD_ADDR: 15
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4155000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         415 Inputs *****
# Operation Type: SRL
# RS1_ADDR: 06
# RS1: b5194af2
# RS2: 00000016
# IMM: 00000000
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# PC: c3711242
# RD_ADDR: 06
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4155000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         415 Outputs *****
# RS1_ADDR: 06
# RS1: b5194af2
# RS2: 00000016
# IMM: 00000000
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 000002d4
# PC: c3711242
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 06
# RD: 000002d4
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4155000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SRL
# UVM_INFO scoreboard.sv(297) @ 4155000: uvm_test_top.env.scoreboard [SCB] A: b5194af2
# B: 00000016
# OP: 0100
# UVM_INFO scoreboard.sv(288) @ 4155000: uvm_test_top.env.scoreboard [SCB] Transaction         415 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4165000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 272 ===
# Operation Type: EQ
# Instruction Type: R_TYPE
# RS1: ede2218e
# RS2: 7fffffff
# IMM: da34ff8d
# CE: 1
# RS1_ADDR: 1d
# FUNCT3: 5
# PC: 06d1e8a9
# RD_ADDR: 14
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4165000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         416 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 1d
# RS1: 93ca872d
# RS2: e9d5d189
# IMM: ffffffff
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 4ac56ae7
# RD_ADDR: 15
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4165000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         416 Outputs *****
# RS1_ADDR: 1d
# RS1: 93ca872d
# RS2: e9d5d189
# IMM: 00000fff
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 7a1f56a4
# PC: 4ac56ae7
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 15
# RD: 7a1f56a4
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4165000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 4165000: uvm_test_top.env.scoreboard [SCB] A: 93ca872d
# B: e9d5d189
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 4165000: uvm_test_top.env.scoreboard [SCB] Transaction         416 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4175000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 273 ===
# Operation Type: SLTU
# Instruction Type: I_TYPE
# RS1: 0000a2e8
# RS2: 0000f385
# IMM: 00000dcb
# CE: 1
# RS1_ADDR: 13
# FUNCT3: 4
# PC: 482bee54
# RD_ADDR: 09
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4175000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         417 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 1d
# RS1: ede2218e
# RS2: 7fffffff
# IMM: da34ff8d
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 06d1e8a9
# RD_ADDR: 14
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4175000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         417 Outputs *****
# RS1_ADDR: 1d
# RS1: ede2218e
# RS2: 7fffffff
# IMM: 00000f8d
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 06d1e8a9
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 14
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4175000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 4175000: uvm_test_top.env.scoreboard [SCB] A: ede2218e
# B: 7fffffff
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 4175000: uvm_test_top.env.scoreboard [SCB] Transaction         417 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4185000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 274 ===
# Operation Type: XOR
# Instruction Type: I_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 1f
# FUNCT3: 2
# PC: 6a0eab2e
# RD_ADDR: 16
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4185000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         418 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 13
# RS1: 0000a2e8
# RS2: 0000f385
# IMM: 00000dcb
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 482bee54
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4185000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         418 Outputs *****
# RS1_ADDR: 13
# RS1: 0000a2e8
# RS2: 0000f385
# IMM: 00000dcb
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 482bee54
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4185000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 4185000: uvm_test_top.env.scoreboard [SCB] A: 0000a2e8
# B: 00000dcb
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 4185000: uvm_test_top.env.scoreboard [SCB] Transaction         418 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4195000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 275 ===
# Operation Type: EQ
# Instruction Type: R_TYPE
# RS1: d2a2dd86
# RS2: 7fff50c5
# IMM: e90195bc
# CE: 1
# RS1_ADDR: 19
# FUNCT3: 5
# PC: ca51ede8
# RD_ADDR: 0f
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4195000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         419 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 1f
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 6a0eab2e
# RD_ADDR: 16
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4195000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         419 Outputs *****
# RS1_ADDR: 1f
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 6a0eab2e
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 16
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4195000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 4195000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 4195000: uvm_test_top.env.scoreboard [SCB] Transaction         419 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4205000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 276 ===
# Operation Type: GEU
# Instruction Type: I_TYPE
# RS1: f4043014
# RS2: ed78d4ce
# IMM: e04f3ff0
# CE: 1
# RS1_ADDR: 15
# FUNCT3: 7
# PC: bbaee67e
# RD_ADDR: 13
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4205000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         420 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 19
# RS1: d2a2dd86
# RS2: 7fff50c5
# IMM: e90195bc
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# PC: ca51ede8
# RD_ADDR: 0f
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4205000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         420 Outputs *****
# RS1_ADDR: 19
# RS1: d2a2dd86
# RS2: 7fff50c5
# IMM: 000005bc
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: ca51ede8
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0f
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4205000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 4205000: uvm_test_top.env.scoreboard [SCB] A: d2a2dd86
# B: 7fff50c5
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 4205000: uvm_test_top.env.scoreboard [SCB] Transaction         420 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4215000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 277 ===
# Operation Type: SLT
# Instruction Type: R_TYPE
# RS1: 94e2edb7
# RS2: 94e2edb7
# IMM: b51c1cd5
# CE: 1
# RS1_ADDR: 07
# FUNCT3: 2
# PC: 92b077c4
# RD_ADDR: 1f
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4215000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         421 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 15
# RS1: f4043014
# RS2: ed78d4ce
# IMM: e04f3ff0
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# PC: bbaee67e
# RD_ADDR: 13
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4215000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         421 Outputs *****
# RS1_ADDR: 15
# RS1: f4043014
# RS2: ed78d4ce
# IMM: 00000ff0
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: bbaee67e
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 13
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4215000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 4215000: uvm_test_top.env.scoreboard [SCB] A: f4043014
# B: e04f3ff0
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 4215000: uvm_test_top.env.scoreboard [SCB] Transaction         421 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4225000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 278 ===
# Operation Type: GE
# Instruction Type: I_TYPE
# RS1: 00000000
# RS2: 7fffffff
# IMM: cdf176a6
# CE: 1
# RS1_ADDR: 1d
# FUNCT3: 4
# PC: e19f3bd4
# RD_ADDR: 05
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4225000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         422 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 07
# RS1: 94e2edb7
# RS2: 94e2edb7
# IMM: b51c1cd5
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 92b077c4
# RD_ADDR: 1f
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4225000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         422 Outputs *****
# RS1_ADDR: 07
# RS1: 94e2edb7
# RS2: 94e2edb7
# IMM: 00000cd5
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 92b077c4
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1f
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4225000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 4225000: uvm_test_top.env.scoreboard [SCB] A: 94e2edb7
# B: 94e2edb7
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 4225000: uvm_test_top.env.scoreboard [SCB] Transaction         422 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4235000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 279 ===
# Operation Type: GE
# Instruction Type: R_TYPE
# RS1: 954e1bcf
# RS2: ef42763d
# IMM: aee2faca
# CE: 1
# RS1_ADDR: 16
# FUNCT3: 6
# PC: 1053f046
# RD_ADDR: 0e
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4235000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         423 Inputs *****
# Operation Type: GE
# RS1_ADDR: 1d
# RS1: 00000000
# RS2: 7fffffff
# IMM: cdf176a6
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# PC: e19f3bd4
# RD_ADDR: 05
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4235000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         423 Outputs *****
# RS1_ADDR: 1d
# RS1: 00000000
# RS2: 7fffffff
# IMM: 000006a6
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: e19f3bd4
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 05
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4235000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 4235000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: cdf176a6
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 4235000: uvm_test_top.env.scoreboard [SCB] Transaction         423 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4245000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 280 ===
# Operation Type: AND
# Instruction Type: R_TYPE
# RS1: cb9130e8
# RS2: 00000000
# IMM: d09e7d34
# CE: 1
# RS1_ADDR: 08
# FUNCT3: 2
# PC: 1f3755b2
# RD_ADDR: 18
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4245000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         424 Inputs *****
# Operation Type: GE
# RS1_ADDR: 16
# RS1: 954e1bcf
# RS2: ef42763d
# IMM: aee2faca
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 1053f046
# RD_ADDR: 0e
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4245000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         424 Outputs *****
# RS1_ADDR: 16
# RS1: 954e1bcf
# RS2: ef42763d
# IMM: 00000aca
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 1053f046
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0e
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4245000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 4245000: uvm_test_top.env.scoreboard [SCB] A: 954e1bcf
# B: ef42763d
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 4245000: uvm_test_top.env.scoreboard [SCB] Transaction         424 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4255000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 281 ===
# Operation Type: OR
# Instruction Type: R_TYPE
# RS1: 977881ad
# RS2: ffffffff
# IMM: be008b32
# CE: 1
# RS1_ADDR: 0d
# FUNCT3: 5
# PC: d6940b19
# RD_ADDR: 18
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4255000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         425 Inputs *****
# Operation Type: AND
# RS1_ADDR: 08
# RS1: cb9130e8
# RS2: 00000000
# IMM: d09e7d34
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 1f3755b2
# RD_ADDR: 18
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4255000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         425 Outputs *****
# RS1_ADDR: 08
# RS1: cb9130e8
# RS2: 00000000
# IMM: 00000d34
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 1f3755b2
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 18
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4255000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 4255000: uvm_test_top.env.scoreboard [SCB] A: cb9130e8
# B: 00000000
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 4255000: uvm_test_top.env.scoreboard [SCB] Transaction         425 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4265000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 282 ===
# Operation Type: XOR
# Instruction Type: I_TYPE
# RS1: b142ce67
# RS2: 7fffffff
# IMM: daba6f21
# CE: 1
# RS1_ADDR: 11
# FUNCT3: 5
# PC: b5e520d1
# RD_ADDR: 1d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4265000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         426 Inputs *****
# Operation Type: OR
# RS1_ADDR: 0d
# RS1: 977881ad
# RS2: ffffffff
# IMM: be008b32
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# PC: d6940b19
# RD_ADDR: 18
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4265000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         426 Outputs *****
# RS1_ADDR: 0d
# RS1: 977881ad
# RS2: ffffffff
# IMM: 00000b32
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# Y: ffffffff
# PC: d6940b19
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 18
# RD: ffffffff
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4265000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 4265000: uvm_test_top.env.scoreboard [SCB] A: 977881ad
# B: ffffffff
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 4265000: uvm_test_top.env.scoreboard [SCB] Transaction         426 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4275000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 283 ===
# Operation Type: SLT
# Instruction Type: R_TYPE
# RS1: 00002643
# RS2: 0000740f
# IMM: 0000049c
# CE: 1
# RS1_ADDR: 10
# FUNCT3: 5
# PC: 4a255e0b
# RD_ADDR: 17
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4275000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         427 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 11
# RS1: b142ce67
# RS2: 7fffffff
# IMM: daba6f21
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: b5e520d1
# RD_ADDR: 1d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4275000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         427 Outputs *****
# RS1_ADDR: 11
# RS1: b142ce67
# RS2: 7fffffff
# IMM: 00000f21
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 6bf8a146
# PC: b5e520d1
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1d
# RD: 6bf8a146
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4275000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 4275000: uvm_test_top.env.scoreboard [SCB] A: b142ce67
# B: daba6f21
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 4275000: uvm_test_top.env.scoreboard [SCB] Transaction         427 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4285000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 284 ===
# Operation Type: ADD
# Instruction Type: I_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 1c
# FUNCT3: 1
# PC: a61bb02d
# RD_ADDR: 06
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4285000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         428 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 10
# RS1: 00002643
# RS2: 0000740f
# IMM: 0000049c
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 4a255e0b
# RD_ADDR: 17
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4285000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         428 Outputs *****
# RS1_ADDR: 10
# RS1: 00002643
# RS2: 0000740f
# IMM: 0000049c
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 4a255e0b
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 17
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4285000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 4285000: uvm_test_top.env.scoreboard [SCB] A: 00002643
# B: 0000740f
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 4285000: uvm_test_top.env.scoreboard [SCB] Transaction         428 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4295000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 285 ===
# Operation Type: NEQ
# Instruction Type: R_TYPE
# RS1: 81d8a1df
# RS2: 00002e2c
# IMM: bd32a301
# CE: 1
# RS1_ADDR: 06
# FUNCT3: 4
# PC: 632928dd
# RD_ADDR: 15
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4295000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         429 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 1c
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# PC: a61bb02d
# RD_ADDR: 06
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4295000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         429 Outputs *****
# RS1_ADDR: 1c
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# Y: fffe0000
# PC: a61bb02d
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 06
# RD: fffe0000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4295000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 4295000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 4295000: uvm_test_top.env.scoreboard [SCB] Transaction         429 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4305000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 286 ===
# Operation Type: NEQ
# Instruction Type: R_TYPE
# RS1: ed0e4915
# RS2: ac03bbb8
# IMM: ea8f4e1c
# CE: 1
# RS1_ADDR: 1e
# FUNCT3: 1
# PC: 00d0c7cb
# RD_ADDR: 1f
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4305000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         430 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 06
# RS1: 81d8a1df
# RS2: 00002e2c
# IMM: bd32a301
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 632928dd
# RD_ADDR: 15
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4305000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         430 Outputs *****
# RS1_ADDR: 06
# RS1: 81d8a1df
# RS2: 00002e2c
# IMM: 00000301
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 632928dd
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 15
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4305000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 4305000: uvm_test_top.env.scoreboard [SCB] A: 81d8a1df
# B: 00002e2c
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 4305000: uvm_test_top.env.scoreboard [SCB] Transaction         430 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4315000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 287 ===
# Operation Type: SUB
# Instruction Type: I_TYPE
# RS1: f9dda2e0
# RS2: be6b6289
# IMM: be177b34
# CE: 1
# RS1_ADDR: 09
# FUNCT3: 0
# PC: 3ccdce40
# RD_ADDR: 18
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4315000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         431 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 1e
# RS1: ed0e4915
# RS2: ac03bbb8
# IMM: ea8f4e1c
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 00d0c7cb
# RD_ADDR: 1f
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4315000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         431 Outputs *****
# RS1_ADDR: 1e
# RS1: ed0e4915
# RS2: ac03bbb8
# IMM: 00000e1c
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 00d0c7cb
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1f
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4315000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 4315000: uvm_test_top.env.scoreboard [SCB] A: ed0e4915
# B: ac03bbb8
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 4315000: uvm_test_top.env.scoreboard [SCB] Transaction         431 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4325000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 288 ===
# Operation Type: SLT
# Instruction Type: I_TYPE
# RS1: 7fffffff
# RS2: 00000000
# IMM: 9a125bff
# CE: 1
# RS1_ADDR: 12
# FUNCT3: 2
# PC: d95d18f3
# RD_ADDR: 01
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4325000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         432 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 09
# RS1: f9dda2e0
# RS2: be6b6289
# IMM: be177b34
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 3ccdce40
# RD_ADDR: 18
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4325000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         432 Outputs *****
# RS1_ADDR: 09
# RS1: f9dda2e0
# RS2: be6b6289
# IMM: 00000b34
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 3bc627ac
# PC: 3ccdce40
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 18
# RD: 3bc627ac
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4325000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 4325000: uvm_test_top.env.scoreboard [SCB] A: f9dda2e0
# B: be177b34
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 4325000: uvm_test_top.env.scoreboard [SCB] Transaction         432 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4335000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 289 ===
# Operation Type: SLTU
# Instruction Type: R_TYPE
# RS1: a44ba513
# RS2: 9a6b97e5
# IMM: fd35537a
# CE: 1
# RS1_ADDR: 1b
# FUNCT3: 3
# PC: 7caeb0cb
# RD_ADDR: 19
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4335000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         433 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 12
# RS1: 7fffffff
# RS2: 00000000
# IMM: 9a125bff
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# PC: d95d18f3
# RD_ADDR: 01
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4335000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         433 Outputs *****
# RS1_ADDR: 12
# RS1: 7fffffff
# RS2: 00000000
# IMM: 00000bff
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: d95d18f3
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 01
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4335000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 4335000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: 9a125bff
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 4335000: uvm_test_top.env.scoreboard [SCB] Transaction         433 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4345000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 290 ===
# Operation Type: NEQ
# Instruction Type: R_TYPE
# RS1: 00000000
# RS2: d9c0832d
# IMM: c9e67a30
# CE: 1
# RS1_ADDR: 1d
# FUNCT3: 5
# PC: 3a47e127
# RD_ADDR: 1a
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4345000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         434 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 1b
# RS1: a44ba513
# RS2: 9a6b97e5
# IMM: fd35537a
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 7caeb0cb
# RD_ADDR: 19
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4345000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         434 Outputs *****
# RS1_ADDR: 1b
# RS1: a44ba513
# RS2: 9a6b97e5
# IMM: 0000037a
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 7caeb0cb
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 19
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4345000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 4345000: uvm_test_top.env.scoreboard [SCB] A: a44ba513
# B: 9a6b97e5
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 4345000: uvm_test_top.env.scoreboard [SCB] Transaction         434 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4355000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 291 ===
# Operation Type: GEU
# Instruction Type: I_TYPE
# RS1: b4d38402
# RS2: ffffffff
# IMM: ce80f459
# CE: 1
# RS1_ADDR: 18
# FUNCT3: 5
# PC: a3bdec0c
# RD_ADDR: 0a
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4355000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         435 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 1d
# RS1: 00000000
# RS2: d9c0832d
# IMM: c9e67a30
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 3a47e127
# RD_ADDR: 1a
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4355000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         435 Outputs *****
# RS1_ADDR: 1d
# RS1: 00000000
# RS2: d9c0832d
# IMM: 00000a30
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 3a47e127
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1a
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4355000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 4355000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: d9c0832d
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 4355000: uvm_test_top.env.scoreboard [SCB] Transaction         435 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4365000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 292 ===
# Operation Type: GE
# Instruction Type: R_TYPE
# RS1: e9132ef1
# RS2: 7fffffff
# IMM: b830645e
# CE: 1
# RS1_ADDR: 1b
# FUNCT3: 1
# PC: adb6c829
# RD_ADDR: 18
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4365000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         436 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 18
# RS1: b4d38402
# RS2: ffffffff
# IMM: ce80f459
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: a3bdec0c
# RD_ADDR: 0a
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4365000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         436 Outputs *****
# RS1_ADDR: 18
# RS1: b4d38402
# RS2: ffffffff
# IMM: 00000459
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: a3bdec0c
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0a
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4365000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 4365000: uvm_test_top.env.scoreboard [SCB] A: b4d38402
# B: ce80f459
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 4365000: uvm_test_top.env.scoreboard [SCB] Transaction         436 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4375000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 293 ===
# Operation Type: AND
# Instruction Type: I_TYPE
# RS1: 00008b24
# RS2: 0000f014
# IMM: 00000f00
# CE: 1
# RS1_ADDR: 01
# FUNCT3: 5
# PC: 13a0de2f
# RD_ADDR: 0c
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4375000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         437 Inputs *****
# Operation Type: GE
# RS1_ADDR: 1b
# RS1: e9132ef1
# RS2: 7fffffff
# IMM: b830645e
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# PC: adb6c829
# RD_ADDR: 18
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4375000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         437 Outputs *****
# RS1_ADDR: 1b
# RS1: e9132ef1
# RS2: 7fffffff
# IMM: 0000045e
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: adb6c829
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 18
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4375000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 4375000: uvm_test_top.env.scoreboard [SCB] A: e9132ef1
# B: 7fffffff
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 4375000: uvm_test_top.env.scoreboard [SCB] Transaction         437 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4385000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 294 ===
# Operation Type: GEU
# Instruction Type: I_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 0d
# FUNCT3: 7
# PC: e722902e
# RD_ADDR: 14
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4385000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         438 Inputs *****
# Operation Type: AND
# RS1_ADDR: 01
# RS1: 00008b24
# RS2: 0000f014
# IMM: 00000f00
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 13a0de2f
# RD_ADDR: 0c
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4385000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         438 Outputs *****
# RS1_ADDR: 01
# RS1: 00008b24
# RS2: 0000f014
# IMM: 00000f00
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000b00
# PC: 13a0de2f
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0c
# RD: 00000b00
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4385000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 4385000: uvm_test_top.env.scoreboard [SCB] A: 00008b24
# B: 00000f00
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 4385000: uvm_test_top.env.scoreboard [SCB] Transaction         438 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4395000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 295 ===
# Operation Type: SRL
# Instruction Type: R_TYPE
# RS1: e0b40f29
# RS2: 00000007
# IMM: 00000010
# CE: 1
# RS1_ADDR: 1a
# FUNCT3: 6
# PC: 85472276
# RD_ADDR: 03
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4395000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         439 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 0d
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# PC: e722902e
# RD_ADDR: 14
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4395000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         439 Outputs *****
# RS1_ADDR: 0d
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: e722902e
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 14
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4395000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 4395000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 4395000: uvm_test_top.env.scoreboard [SCB] Transaction         439 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4405000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 296 ===
# Operation Type: XOR
# Instruction Type: R_TYPE
# RS1: df48273b
# RS2: e0d9fc0e
# IMM: e458164e
# CE: 1
# RS1_ADDR: 1c
# FUNCT3: 0
# PC: 2a866556
# RD_ADDR: 02
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4405000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         440 Inputs *****
# Operation Type: SRL
# RS1_ADDR: 1a
# RS1: e0b40f29
# RS2: 00000007
# IMM: 00000010
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 85472276
# RD_ADDR: 03
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4405000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         440 Outputs *****
# RS1_ADDR: 1a
# RS1: e0b40f29
# RS2: 00000007
# IMM: 00000010
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 01c1681e
# PC: 85472276
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 03
# RD: 01c1681e
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4405000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SRL
# UVM_INFO scoreboard.sv(297) @ 4405000: uvm_test_top.env.scoreboard [SCB] A: e0b40f29
# B: 00000007
# OP: 0100
# UVM_INFO scoreboard.sv(288) @ 4405000: uvm_test_top.env.scoreboard [SCB] Transaction         440 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4415000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 297 ===
# Operation Type: SLTU
# Instruction Type: I_TYPE
# RS1: ceac7826
# RS2: ceac7826
# IMM: e9f8d2fd
# CE: 1
# RS1_ADDR: 1d
# FUNCT3: 5
# PC: 8bdfc845
# RD_ADDR: 0f
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4415000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         441 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 1c
# RS1: df48273b
# RS2: e0d9fc0e
# IMM: e458164e
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 2a866556
# RD_ADDR: 02
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4415000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         441 Outputs *****
# RS1_ADDR: 1c
# RS1: df48273b
# RS2: e0d9fc0e
# IMM: 0000064e
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 3f91db35
# PC: 2a866556
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 02
# RD: 3f91db35
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4415000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 4415000: uvm_test_top.env.scoreboard [SCB] A: df48273b
# B: e0d9fc0e
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 4415000: uvm_test_top.env.scoreboard [SCB] Transaction         441 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4425000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 298 ===
# Operation Type: GE
# Instruction Type: I_TYPE
# RS1: 978cc9d8
# RS2: 7fffffff
# IMM: 00000000
# CE: 1
# RS1_ADDR: 12
# FUNCT3: 1
# PC: 0bc50f55
# RD_ADDR: 06
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4425000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         442 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 1d
# RS1: ceac7826
# RS2: ceac7826
# IMM: e9f8d2fd
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 8bdfc845
# RD_ADDR: 0f
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4425000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         442 Outputs *****
# RS1_ADDR: 1d
# RS1: ceac7826
# RS2: ceac7826
# IMM: 000002fd
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 8bdfc845
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0f
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4425000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 4425000: uvm_test_top.env.scoreboard [SCB] A: ceac7826
# B: e9f8d2fd
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 4425000: uvm_test_top.env.scoreboard [SCB] Transaction         442 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4435000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 299 ===
# Operation Type: SLTU
# Instruction Type: I_TYPE
# RS1: 8eef7f67
# RS2: c17868a7
# IMM: aed012c7
# CE: 1
# RS1_ADDR: 0e
# FUNCT3: 4
# PC: 0d2212f9
# RD_ADDR: 08
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4435000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         443 Inputs *****
# Operation Type: GE
# RS1_ADDR: 12
# RS1: 978cc9d8
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 0bc50f55
# RD_ADDR: 06
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4435000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         443 Outputs *****
# RS1_ADDR: 12
# RS1: 978cc9d8
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 0bc50f55
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 06
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4435000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 4435000: uvm_test_top.env.scoreboard [SCB] A: 978cc9d8
# B: 00000000
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 4435000: uvm_test_top.env.scoreboard [SCB] Transaction         443 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4445000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 300 ===
# Operation Type: SLTU
# Instruction Type: I_TYPE
# RS1: 00000000
# RS2: d9f17ef2
# IMM: 89c78685
# CE: 1
# RS1_ADDR: 1b
# FUNCT3: 6
# PC: d105fb5d
# RD_ADDR: 0b
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4445000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         444 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 0e
# RS1: 8eef7f67
# RS2: c17868a7
# IMM: aed012c7
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 0d2212f9
# RD_ADDR: 08
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4445000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         444 Outputs *****
# RS1_ADDR: 0e
# RS1: 8eef7f67
# RS2: c17868a7
# IMM: 000002c7
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 0d2212f9
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 08
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4445000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 4445000: uvm_test_top.env.scoreboard [SCB] A: 8eef7f67
# B: aed012c7
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 4445000: uvm_test_top.env.scoreboard [SCB] Transaction         444 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4455000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 301 ===
# Operation Type: SLT
# Instruction Type: I_TYPE
# RS1: e7941cd9
# RS2: ffffffff
# IMM: cdd04cf6
# CE: 1
# RS1_ADDR: 07
# FUNCT3: 7
# PC: 796de70f
# RD_ADDR: 07
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4455000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         445 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 1b
# RS1: 00000000
# RS2: d9f17ef2
# IMM: 89c78685
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# PC: d105fb5d
# RD_ADDR: 0b
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4455000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         445 Outputs *****
# RS1_ADDR: 1b
# RS1: 00000000
# RS2: d9f17ef2
# IMM: 00000685
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: d105fb5d
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0b
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4455000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 4455000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: 89c78685
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 4455000: uvm_test_top.env.scoreboard [SCB] Transaction         445 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4465000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 302 ===
# Operation Type: ADD
# Instruction Type: R_TYPE
# RS1: 93ba7fc9
# RS2: 7fffffff
# IMM: ba07102d
# CE: 1
# RS1_ADDR: 1e
# FUNCT3: 0
# PC: a05e07e2
# RD_ADDR: 0a
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4465000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         446 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 07
# RS1: e7941cd9
# RS2: ffffffff
# IMM: cdd04cf6
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 796de70f
# RD_ADDR: 07
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4465000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         446 Outputs *****
# RS1_ADDR: 07
# RS1: e7941cd9
# RS2: ffffffff
# IMM: 00000cf6
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 796de70f
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 07
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4465000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 4465000: uvm_test_top.env.scoreboard [SCB] A: e7941cd9
# B: cdd04cf6
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 4465000: uvm_test_top.env.scoreboard [SCB] Transaction         446 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4475000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 303 ===
# Operation Type: SRA
# Instruction Type: I_TYPE
# RS1: 0000f6b1
# RS2: 0000000c
# IMM: 00000009
# CE: 1
# RS1_ADDR: 04
# FUNCT3: 5
# PC: d8f5c49d
# RD_ADDR: 04
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4475000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         447 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 1e
# RS1: 93ba7fc9
# RS2: 7fffffff
# IMM: ba07102d
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: a05e07e2
# RD_ADDR: 0a
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4475000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         447 Outputs *****
# RS1_ADDR: 1e
# RS1: 93ba7fc9
# RS2: 7fffffff
# IMM: 0000002d
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 13ba7fc8
# PC: a05e07e2
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0a
# RD: 13ba7fc8
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4475000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 4475000: uvm_test_top.env.scoreboard [SCB] A: 93ba7fc9
# B: 7fffffff
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 4475000: uvm_test_top.env.scoreboard [SCB] Transaction         447 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4485000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 304 ===
# Operation Type: GEU
# Instruction Type: I_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 13
# FUNCT3: 1
# PC: e1487de0
# RD_ADDR: 0d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4485000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         448 Inputs *****
# Operation Type: SRA
# RS1_ADDR: 04
# RS1: 0000f6b1
# RS2: 0000000c
# IMM: 00000009
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: d8f5c49d
# RD_ADDR: 04
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4485000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         448 Outputs *****
# RS1_ADDR: 04
# RS1: 0000f6b1
# RS2: 0000000c
# IMM: 00000009
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 0000007b
# PC: d8f5c49d
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 04
# RD: 0000007b
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4485000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SRA
# UVM_INFO scoreboard.sv(297) @ 4485000: uvm_test_top.env.scoreboard [SCB] A: 0000f6b1
# B: 00000009
# OP: 0200
# UVM_INFO scoreboard.sv(288) @ 4485000: uvm_test_top.env.scoreboard [SCB] Transaction         448 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4495000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 305 ===
# Operation Type: SLT
# Instruction Type: I_TYPE
# RS1: e3839b71
# RS2: 0000820e
# IMM: d2a2e219
# CE: 1
# RS1_ADDR: 15
# FUNCT3: 5
# PC: 2b9bbe4b
# RD_ADDR: 16
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4495000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         449 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 13
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# PC: e1487de0
# RD_ADDR: 0d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4495000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         449 Outputs *****
# RS1_ADDR: 13
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: e1487de0
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0d
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4495000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 4495000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 4495000: uvm_test_top.env.scoreboard [SCB] Transaction         449 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4505000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 306 ===
# Operation Type: GEU
# Instruction Type: I_TYPE
# RS1: bf9e9761
# RS2: f91b95da
# IMM: bf998f4b
# CE: 1
# RS1_ADDR: 06
# FUNCT3: 1
# PC: fafd2f9d
# RD_ADDR: 1f
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4505000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         450 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 15
# RS1: e3839b71
# RS2: 0000820e
# IMM: d2a2e219
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 2b9bbe4b
# RD_ADDR: 16
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4505000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         450 Outputs *****
# RS1_ADDR: 15
# RS1: e3839b71
# RS2: 0000820e
# IMM: 00000219
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 2b9bbe4b
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 16
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4505000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 4505000: uvm_test_top.env.scoreboard [SCB] A: e3839b71
# B: d2a2e219
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 4505000: uvm_test_top.env.scoreboard [SCB] Transaction         450 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4515000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 307 ===
# Operation Type: XOR
# Instruction Type: R_TYPE
# RS1: bde594f8
# RS2: aaec30a4
# IMM: ef979c3a
# CE: 1
# RS1_ADDR: 02
# FUNCT3: 4
# PC: 14215c2c
# RD_ADDR: 07
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4515000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         451 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 06
# RS1: bf9e9761
# RS2: f91b95da
# IMM: bf998f4b
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# PC: fafd2f9d
# RD_ADDR: 1f
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4515000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         451 Outputs *****
# RS1_ADDR: 06
# RS1: bf9e9761
# RS2: f91b95da
# IMM: 00000f4b
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: fafd2f9d
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1f
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4515000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 4515000: uvm_test_top.env.scoreboard [SCB] A: bf9e9761
# B: bf998f4b
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 4515000: uvm_test_top.env.scoreboard [SCB] Transaction         451 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4525000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 308 ===
# Operation Type: SLT
# Instruction Type: I_TYPE
# RS1: 00000000
# RS2: 7fffffff
# IMM: 90f92e5a
# CE: 1
# RS1_ADDR: 10
# FUNCT3: 5
# PC: 2a7c4dca
# RD_ADDR: 07
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4525000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         452 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 02
# RS1: bde594f8
# RS2: aaec30a4
# IMM: ef979c3a
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 14215c2c
# RD_ADDR: 07
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4525000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         452 Outputs *****
# RS1_ADDR: 02
# RS1: bde594f8
# RS2: aaec30a4
# IMM: 00000c3a
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 1709a45c
# PC: 14215c2c
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 07
# RD: 1709a45c
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4525000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 4525000: uvm_test_top.env.scoreboard [SCB] A: bde594f8
# B: aaec30a4
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 4525000: uvm_test_top.env.scoreboard [SCB] Transaction         452 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4535000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 309 ===
# Operation Type: AND
# Instruction Type: I_TYPE
# RS1: 86c04bae
# RS2: d92fcd68
# IMM: 878a2698
# CE: 1
# RS1_ADDR: 13
# FUNCT3: 7
# PC: 2591608a
# RD_ADDR: 1d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4535000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         453 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 10
# RS1: 00000000
# RS2: 7fffffff
# IMM: 90f92e5a
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 2a7c4dca
# RD_ADDR: 07
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4535000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         453 Outputs *****
# RS1_ADDR: 10
# RS1: 00000000
# RS2: 7fffffff
# IMM: 00000e5a
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 2a7c4dca
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 07
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4535000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 4535000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: 90f92e5a
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 4535000: uvm_test_top.env.scoreboard [SCB] Transaction         453 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4545000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 310 ===
# Operation Type: XOR
# Instruction Type: I_TYPE
# RS1: dd177083
# RS2: 00000000
# IMM: d85b3f17
# CE: 1
# RS1_ADDR: 10
# FUNCT3: 6
# PC: 0e5187cf
# RD_ADDR: 04
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4545000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         454 Inputs *****
# Operation Type: AND
# RS1_ADDR: 13
# RS1: 86c04bae
# RS2: d92fcd68
# IMM: 878a2698
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 2591608a
# RD_ADDR: 1d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4545000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         454 Outputs *****
# RS1_ADDR: 13
# RS1: 86c04bae
# RS2: d92fcd68
# IMM: 00000698
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 86800288
# PC: 2591608a
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1d
# RD: 86800288
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4545000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 4545000: uvm_test_top.env.scoreboard [SCB] A: 86c04bae
# B: 878a2698
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 4545000: uvm_test_top.env.scoreboard [SCB] Transaction         454 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4555000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 311 ===
# Operation Type: OR
# Instruction Type: R_TYPE
# RS1: ffffffff
# RS2: ae8c89fa
# IMM: a5fc9399
# CE: 1
# RS1_ADDR: 14
# FUNCT3: 0
# PC: 485d95e1
# RD_ADDR: 1c
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4555000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         455 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 10
# RS1: dd177083
# RS2: 00000000
# IMM: d85b3f17
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 0e5187cf
# RD_ADDR: 04
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4555000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         455 Outputs *****
# RS1_ADDR: 10
# RS1: dd177083
# RS2: 00000000
# IMM: 00000f17
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 054c4f94
# PC: 0e5187cf
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 04
# RD: 054c4f94
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4555000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 4555000: uvm_test_top.env.scoreboard [SCB] A: dd177083
# B: d85b3f17
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 4555000: uvm_test_top.env.scoreboard [SCB] Transaction         455 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4565000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 312 ===
# Operation Type: AND
# Instruction Type: I_TYPE
# RS1: d6f6a27a
# RS2: 7fffffff
# IMM: 8d0727a0
# CE: 1
# RS1_ADDR: 12
# FUNCT3: 3
# PC: 95ab93d0
# RD_ADDR: 08
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4565000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         456 Inputs *****
# Operation Type: OR
# RS1_ADDR: 14
# RS1: ffffffff
# RS2: ae8c89fa
# IMM: a5fc9399
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 485d95e1
# RD_ADDR: 1c
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4565000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         456 Outputs *****
# RS1_ADDR: 14
# RS1: ffffffff
# RS2: ae8c89fa
# IMM: 00000399
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: ffffffff
# PC: 485d95e1
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1c
# RD: ffffffff
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4565000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 4565000: uvm_test_top.env.scoreboard [SCB] A: ffffffff
# B: ae8c89fa
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 4565000: uvm_test_top.env.scoreboard [SCB] Transaction         456 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4575000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 313 ===
# Operation Type: SLT
# Instruction Type: I_TYPE
# RS1: 000092c0
# RS2: 0000a163
# IMM: 000006b5
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 1
# PC: 247e3e04
# RD_ADDR: 1a
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4575000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         457 Inputs *****
# Operation Type: AND
# RS1_ADDR: 12
# RS1: d6f6a27a
# RS2: 7fffffff
# IMM: 8d0727a0
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 95ab93d0
# RD_ADDR: 08
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4575000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         457 Outputs *****
# RS1_ADDR: 12
# RS1: d6f6a27a
# RS2: 7fffffff
# IMM: 000007a0
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 84062220
# PC: 95ab93d0
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 08
# RD: 84062220
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4575000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 4575000: uvm_test_top.env.scoreboard [SCB] A: d6f6a27a
# B: 8d0727a0
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 4575000: uvm_test_top.env.scoreboard [SCB] Transaction         457 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4585000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 314 ===
# Operation Type: ADD
# Instruction Type: I_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 0d
# FUNCT3: 0
# PC: 86ae8b1f
# RD_ADDR: 09
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4585000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         458 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 00
# RS1: 000092c0
# RS2: 0000a163
# IMM: 000006b5
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 247e3e04
# RD_ADDR: 1a
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4585000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         458 Outputs *****
# RS1_ADDR: 00
# RS1: 000092c0
# RS2: 0000a163
# IMM: 000006b5
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 247e3e04
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1a
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4585000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 4585000: uvm_test_top.env.scoreboard [SCB] A: 000092c0
# B: 000006b5
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 4585000: uvm_test_top.env.scoreboard [SCB] Transaction         458 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4595000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 315 ===
# Operation Type: SLTU
# Instruction Type: R_TYPE
# RS1: 00000485
# RS2: ab8852be
# IMM: a0c6e591
# CE: 1
# RS1_ADDR: 17
# FUNCT3: 3
# PC: fcd5d803
# RD_ADDR: 1e
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4595000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         459 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 0d
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 86ae8b1f
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4595000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         459 Outputs *****
# RS1_ADDR: 0d
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: fffe0000
# PC: 86ae8b1f
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: fffe0000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4595000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 4595000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 4595000: uvm_test_top.env.scoreboard [SCB] Transaction         459 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4605000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 316 ===
# Operation Type: ADD
# Instruction Type: R_TYPE
# RS1: 8b82f256
# RS2: a1e05785
# IMM: c579b019
# CE: 1
# RS1_ADDR: 06
# FUNCT3: 0
# PC: 72f3181f
# RD_ADDR: 1e
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4605000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         460 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 17
# RS1: 00000485
# RS2: ab8852be
# IMM: a0c6e591
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fcd5d803
# RD_ADDR: 1e
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4605000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         460 Outputs *****
# RS1_ADDR: 17
# RS1: 00000485
# RS2: ab8852be
# IMM: 00000591
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: fcd5d803
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1e
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4605000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 4605000: uvm_test_top.env.scoreboard [SCB] A: 00000485
# B: ab8852be
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 4605000: uvm_test_top.env.scoreboard [SCB] Transaction         460 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4615000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 317 ===
# Operation Type: GEU
# Instruction Type: I_TYPE
# RS1: ac914100
# RS2: ac914100
# IMM: 9bb7c1a9
# CE: 1
# RS1_ADDR: 0a
# FUNCT3: 1
# PC: dfe3bf7b
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4615000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         461 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 06
# RS1: 8b82f256
# RS2: a1e05785
# IMM: c579b019
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 72f3181f
# RD_ADDR: 1e
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4615000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         461 Outputs *****
# RS1_ADDR: 06
# RS1: 8b82f256
# RS2: a1e05785
# IMM: 00000019
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 2d6349db
# PC: 72f3181f
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1e
# RD: 2d6349db
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4615000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 4615000: uvm_test_top.env.scoreboard [SCB] A: 8b82f256
# B: a1e05785
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 4615000: uvm_test_top.env.scoreboard [SCB] Transaction         461 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4625000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 318 ===
# Operation Type: SLT
# Instruction Type: R_TYPE
# RS1: 7fffffff
# RS2: 00000000
# IMM: fd63d4e9
# CE: 1
# RS1_ADDR: 0d
# FUNCT3: 1
# PC: dc08afc3
# RD_ADDR: 01
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4625000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         462 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 0a
# RS1: ac914100
# RS2: ac914100
# IMM: 9bb7c1a9
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# PC: dfe3bf7b
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4625000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         462 Outputs *****
# RS1_ADDR: 0a
# RS1: ac914100
# RS2: ac914100
# IMM: 000001a9
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: dfe3bf7b
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4625000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 4625000: uvm_test_top.env.scoreboard [SCB] A: ac914100
# B: 9bb7c1a9
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 4625000: uvm_test_top.env.scoreboard [SCB] Transaction         462 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4635000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 319 ===
# Operation Type: SLTU
# Instruction Type: R_TYPE
# RS1: bed1f8e5
# RS2: deaabd86
# IMM: ddbd2b8e
# CE: 1
# RS1_ADDR: 0e
# FUNCT3: 6
# PC: 16ec8407
# RD_ADDR: 0e
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4635000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         463 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 0d
# RS1: 7fffffff
# RS2: 00000000
# IMM: fd63d4e9
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# PC: dc08afc3
# RD_ADDR: 01
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4635000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         463 Outputs *****
# RS1_ADDR: 0d
# RS1: 7fffffff
# RS2: 00000000
# IMM: 000004e9
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: dc08afc3
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 01
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4635000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 4635000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: 00000000
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 4635000: uvm_test_top.env.scoreboard [SCB] Transaction         463 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4645000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 320 ===
# Operation Type: GEU
# Instruction Type: I_TYPE
# RS1: fb0bbc77
# RS2: 00000000
# IMM: 979343fa
# CE: 1
# RS1_ADDR: 11
# FUNCT3: 7
# PC: daa7bdcc
# RD_ADDR: 0d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4645000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         464 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 0e
# RS1: bed1f8e5
# RS2: deaabd86
# IMM: ddbd2b8e
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 16ec8407
# RD_ADDR: 0e
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4645000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         464 Outputs *****
# RS1_ADDR: 0e
# RS1: bed1f8e5
# RS2: deaabd86
# IMM: 00000b8e
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 16ec8407
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0e
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4645000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 4645000: uvm_test_top.env.scoreboard [SCB] A: bed1f8e5
# B: deaabd86
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 4645000: uvm_test_top.env.scoreboard [SCB] Transaction         464 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4655000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 321 ===
# Operation Type: ADD
# Instruction Type: R_TYPE
# RS1: ffffffff
# RS2: e0f52773
# IMM: e2af79d6
# CE: 1
# RS1_ADDR: 0d
# FUNCT3: 2
# PC: 2b6690e6
# RD_ADDR: 12
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4655000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         465 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 11
# RS1: fb0bbc77
# RS2: 00000000
# IMM: 979343fa
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# PC: daa7bdcc
# RD_ADDR: 0d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4655000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         465 Outputs *****
# RS1_ADDR: 11
# RS1: fb0bbc77
# RS2: 00000000
# IMM: 000003fa
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: daa7bdcc
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0d
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4655000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 4655000: uvm_test_top.env.scoreboard [SCB] A: fb0bbc77
# B: 979343fa
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 4655000: uvm_test_top.env.scoreboard [SCB] Transaction         465 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4665000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 322 ===
# Operation Type: NEQ
# Instruction Type: R_TYPE
# RS1: 7fffffff
# RS2: b643e709
# IMM: f5638234
# CE: 1
# RS1_ADDR: 12
# FUNCT3: 4
# PC: 3b22a08b
# RD_ADDR: 0f
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4665000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         466 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 0d
# RS1: ffffffff
# RS2: e0f52773
# IMM: e2af79d6
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 2b6690e6
# RD_ADDR: 12
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4665000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         466 Outputs *****
# RS1_ADDR: 0d
# RS1: ffffffff
# RS2: e0f52773
# IMM: 000009d6
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# Y: e0f52772
# PC: 2b6690e6
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 12
# RD: e0f52772
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4665000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 4665000: uvm_test_top.env.scoreboard [SCB] A: ffffffff
# B: e0f52773
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 4665000: uvm_test_top.env.scoreboard [SCB] Transaction         466 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4675000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 323 ===
# Operation Type: OR
# Instruction Type: I_TYPE
# RS1: 00009658
# RS2: 0000dee1
# IMM: 000005a3
# CE: 1
# RS1_ADDR: 15
# FUNCT3: 5
# PC: 1e4dab57
# RD_ADDR: 1d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4675000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         467 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 12
# RS1: 7fffffff
# RS2: b643e709
# IMM: f5638234
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 3b22a08b
# RD_ADDR: 0f
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4675000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         467 Outputs *****
# RS1_ADDR: 12
# RS1: 7fffffff
# RS2: b643e709
# IMM: 00000234
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 3b22a08b
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0f
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4675000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 4675000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: b643e709
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 4675000: uvm_test_top.env.scoreboard [SCB] Transaction         467 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4685000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 324 ===
# Operation Type: GEU
# Instruction Type: R_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 04
# FUNCT3: 1
# PC: fbb3c68d
# RD_ADDR: 05
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4685000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         468 Inputs *****
# Operation Type: OR
# RS1_ADDR: 15
# RS1: 00009658
# RS2: 0000dee1
# IMM: 000005a3
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 1e4dab57
# RD_ADDR: 1d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4685000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         468 Outputs *****
# RS1_ADDR: 15
# RS1: 00009658
# RS2: 0000dee1
# IMM: 000005a3
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 000097fb
# PC: 1e4dab57
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1d
# RD: 000097fb
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4685000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 4685000: uvm_test_top.env.scoreboard [SCB] A: 00009658
# B: 000005a3
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 4685000: uvm_test_top.env.scoreboard [SCB] Transaction         468 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4695000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 325 ===
# Operation Type: SLT
# Instruction Type: I_TYPE
# RS1: 00002b8f
# RS2: f655b6d3
# IMM: 9988c566
# CE: 1
# RS1_ADDR: 0f
# FUNCT3: 4
# PC: 3250fe41
# RD_ADDR: 0a
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4695000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         469 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 04
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fbb3c68d
# RD_ADDR: 05
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4695000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         469 Outputs *****
# RS1_ADDR: 04
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: fbb3c68d
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 05
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4695000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 4695000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 4695000: uvm_test_top.env.scoreboard [SCB] Transaction         469 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4705000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 326 ===
# Operation Type: GEU
# Instruction Type: I_TYPE
# RS1: 90f1e4e2
# RS2: 8db2ea3c
# IMM: 92b36c0f
# CE: 1
# RS1_ADDR: 1e
# FUNCT3: 6
# PC: 1fbc75db
# RD_ADDR: 1b
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4705000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         470 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 0f
# RS1: 00002b8f
# RS2: f655b6d3
# IMM: 9988c566
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 3250fe41
# RD_ADDR: 0a
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4705000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         470 Outputs *****
# RS1_ADDR: 0f
# RS1: 00002b8f
# RS2: f655b6d3
# IMM: 00000566
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 3250fe41
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0a
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4705000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 4705000: uvm_test_top.env.scoreboard [SCB] A: 00002b8f
# B: 9988c566
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 4705000: uvm_test_top.env.scoreboard [SCB] Transaction         470 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4715000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 327 ===
# Operation Type: ADD
# Instruction Type: I_TYPE
# RS1: e27bd568
# RS2: 8f3f8dbb
# IMM: 84aacb94
# CE: 1
# RS1_ADDR: 1e
# FUNCT3: 1
# PC: 9a70ac5c
# RD_ADDR: 1e
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4715000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         471 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 1e
# RS1: 90f1e4e2
# RS2: 8db2ea3c
# IMM: 92b36c0f
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 1fbc75db
# RD_ADDR: 1b
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4715000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         471 Outputs *****
# RS1_ADDR: 1e
# RS1: 90f1e4e2
# RS2: 8db2ea3c
# IMM: 00000c0f
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 1fbc75db
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1b
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4715000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 4715000: uvm_test_top.env.scoreboard [SCB] A: 90f1e4e2
# B: 92b36c0f
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 4715000: uvm_test_top.env.scoreboard [SCB] Transaction         471 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4725000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 328 ===
# Operation Type: OR
# Instruction Type: I_TYPE
# RS1: a1e1c1a3
# RS2: 7fffffff
# IMM: 00000000
# CE: 1
# RS1_ADDR: 0f
# FUNCT3: 6
# PC: eac3ff35
# RD_ADDR: 16
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4725000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         472 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 1e
# RS1: e27bd568
# RS2: 8f3f8dbb
# IMM: 84aacb94
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 9a70ac5c
# RD_ADDR: 1e
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4725000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         472 Outputs *****
# RS1_ADDR: 1e
# RS1: e27bd568
# RS2: 8f3f8dbb
# IMM: 00000b94
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 6726a0fc
# PC: 9a70ac5c
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1e
# RD: 6726a0fc
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4725000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 4725000: uvm_test_top.env.scoreboard [SCB] A: e27bd568
# B: 84aacb94
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 4725000: uvm_test_top.env.scoreboard [SCB] Transaction         472 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4735000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 329 ===
# Operation Type: OR
# Instruction Type: R_TYPE
# RS1: ea81f388
# RS2: cee64fac
# IMM: a2012ed5
# CE: 1
# RS1_ADDR: 01
# FUNCT3: 1
# PC: cd0b8c35
# RD_ADDR: 17
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4735000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         473 Inputs *****
# Operation Type: OR
# RS1_ADDR: 0f
# RS1: a1e1c1a3
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# PC: eac3ff35
# RD_ADDR: 16
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4735000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         473 Outputs *****
# RS1_ADDR: 0f
# RS1: a1e1c1a3
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# Y: a1e1c1a3
# PC: eac3ff35
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 16
# RD: a1e1c1a3
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4735000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 4735000: uvm_test_top.env.scoreboard [SCB] A: a1e1c1a3
# B: 00000000
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 4735000: uvm_test_top.env.scoreboard [SCB] Transaction         473 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4745000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 330 ===
# Operation Type: ADD
# Instruction Type: I_TYPE
# RS1: a81d9c94
# RS2: 00000000
# IMM: 83abe49c
# CE: 1
# RS1_ADDR: 12
# FUNCT3: 7
# PC: 2494a056
# RD_ADDR: 09
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4745000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         474 Inputs *****
# Operation Type: OR
# RS1_ADDR: 01
# RS1: ea81f388
# RS2: cee64fac
# IMM: a2012ed5
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# PC: cd0b8c35
# RD_ADDR: 17
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4745000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         474 Outputs *****
# RS1_ADDR: 01
# RS1: ea81f388
# RS2: cee64fac
# IMM: 00000ed5
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# Y: eee7ffac
# PC: cd0b8c35
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 17
# RD: eee7ffac
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4745000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 4745000: uvm_test_top.env.scoreboard [SCB] A: ea81f388
# B: cee64fac
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 4745000: uvm_test_top.env.scoreboard [SCB] Transaction         474 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4755000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 331 ===
# Operation Type: SLTU
# Instruction Type: R_TYPE
# RS1: ffffffff
# RS2: d102262a
# IMM: 948e03e0
# CE: 1
# RS1_ADDR: 1d
# FUNCT3: 0
# PC: 308d8568
# RD_ADDR: 1a
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4755000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         475 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 12
# RS1: a81d9c94
# RS2: 00000000
# IMM: 83abe49c
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 2494a056
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4755000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         475 Outputs *****
# RS1_ADDR: 12
# RS1: a81d9c94
# RS2: 00000000
# IMM: 0000049c
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 2bc98130
# PC: 2494a056
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 2bc98130
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4755000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 4755000: uvm_test_top.env.scoreboard [SCB] A: a81d9c94
# B: 83abe49c
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 4755000: uvm_test_top.env.scoreboard [SCB] Transaction         475 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4765000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 332 ===
# Operation Type: SLL
# Instruction Type: I_TYPE
# RS1: 7fffffff
# RS2: 00000007
# IMM: 00000007
# CE: 1
# RS1_ADDR: 12
# FUNCT3: 2
# PC: 1690b841
# RD_ADDR: 03
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4765000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         476 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 1d
# RS1: ffffffff
# RS2: d102262a
# IMM: 948e03e0
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 308d8568
# RD_ADDR: 1a
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4765000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         476 Outputs *****
# RS1_ADDR: 1d
# RS1: ffffffff
# RS2: d102262a
# IMM: 000003e0
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 308d8568
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1a
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4765000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 4765000: uvm_test_top.env.scoreboard [SCB] A: ffffffff
# B: d102262a
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 4765000: uvm_test_top.env.scoreboard [SCB] Transaction         476 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4775000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 333 ===
# Operation Type: XOR
# Instruction Type: I_TYPE
# RS1: 000091d4
# RS2: 0000fbfc
# IMM: 00000c9f
# CE: 1
# RS1_ADDR: 07
# FUNCT3: 3
# PC: 01ee6941
# RD_ADDR: 1d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4775000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         477 Inputs *****
# Operation Type: SLL
# RS1_ADDR: 12
# RS1: 7fffffff
# RS2: 00000007
# IMM: 00000007
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 1690b841
# RD_ADDR: 03
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4775000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         477 Outputs *****
# RS1_ADDR: 12
# RS1: 7fffffff
# RS2: 00000007
# IMM: 00000007
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# Y: ffffff80
# PC: 1690b841
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 03
# RD: ffffff80
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4775000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLL
# UVM_INFO scoreboard.sv(297) @ 4775000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: 00000007
# OP: 0080
# UVM_INFO scoreboard.sv(288) @ 4775000: uvm_test_top.env.scoreboard [SCB] Transaction         477 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4785000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 334 ===
# Operation Type: SLTU
# Instruction Type: R_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 0d
# FUNCT3: 2
# PC: 6c894f3b
# RD_ADDR: 11
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4785000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         478 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 07
# RS1: 000091d4
# RS2: 0000fbfc
# IMM: 00000c9f
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 01ee6941
# RD_ADDR: 1d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4785000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         478 Outputs *****
# RS1_ADDR: 07
# RS1: 000091d4
# RS2: 0000fbfc
# IMM: 00000c9f
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00009d4b
# PC: 01ee6941
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1d
# RD: 00009d4b
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4785000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 4785000: uvm_test_top.env.scoreboard [SCB] A: 000091d4
# B: 00000c9f
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 4785000: uvm_test_top.env.scoreboard [SCB] Transaction         478 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4795000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 335 ===
# Operation Type: GE
# Instruction Type: I_TYPE
# RS1: fcb0a2df
# RS2: 00009dad
# IMM: a1487c66
# CE: 1
# RS1_ADDR: 0e
# FUNCT3: 5
# PC: aaa4a190
# RD_ADDR: 03
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4795000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         479 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 0d
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 6c894f3b
# RD_ADDR: 11
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4795000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         479 Outputs *****
# RS1_ADDR: 0d
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 6c894f3b
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 11
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4795000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 4795000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 4795000: uvm_test_top.env.scoreboard [SCB] Transaction         479 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4805000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 336 ===
# Operation Type: EQ
# Instruction Type: I_TYPE
# RS1: 825a6d4c
# RS2: b52283a1
# IMM: ddfa58b8
# CE: 1
# RS1_ADDR: 18
# FUNCT3: 0
# PC: 067cfd0b
# RD_ADDR: 01
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4805000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         480 Inputs *****
# Operation Type: GE
# RS1_ADDR: 0e
# RS1: fcb0a2df
# RS2: 00009dad
# IMM: a1487c66
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: aaa4a190
# RD_ADDR: 03
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4805000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         480 Outputs *****
# RS1_ADDR: 0e
# RS1: fcb0a2df
# RS2: 00009dad
# IMM: 00000c66
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: aaa4a190
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 03
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4805000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 4805000: uvm_test_top.env.scoreboard [SCB] A: fcb0a2df
# B: a1487c66
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 4805000: uvm_test_top.env.scoreboard [SCB] Transaction         480 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4815000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 337 ===
# Operation Type: AND
# Instruction Type: R_TYPE
# RS1: db8d4610
# RS2: ca4283ad
# IMM: fc4123a5
# CE: 1
# RS1_ADDR: 0e
# FUNCT3: 7
# PC: 04a314b7
# RD_ADDR: 1b
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4815000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         481 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 18
# RS1: 825a6d4c
# RS2: b52283a1
# IMM: ddfa58b8
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 067cfd0b
# RD_ADDR: 01
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4815000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         481 Outputs *****
# RS1_ADDR: 18
# RS1: 825a6d4c
# RS2: b52283a1
# IMM: 000008b8
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 067cfd0b
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 01
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4815000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 4815000: uvm_test_top.env.scoreboard [SCB] A: 825a6d4c
# B: ddfa58b8
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 4815000: uvm_test_top.env.scoreboard [SCB] Transaction         481 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4825000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 338 ===
# Operation Type: SLT
# Instruction Type: R_TYPE
# RS1: f12d8abc
# RS2: 7fffffff
# IMM: 00000000
# CE: 1
# RS1_ADDR: 11
# FUNCT3: 3
# PC: 31ee7a26
# RD_ADDR: 10
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4825000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         482 Inputs *****
# Operation Type: AND
# RS1_ADDR: 0e
# RS1: db8d4610
# RS2: ca4283ad
# IMM: fc4123a5
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 04a314b7
# RD_ADDR: 1b
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4825000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         482 Outputs *****
# RS1_ADDR: 0e
# RS1: db8d4610
# RS2: ca4283ad
# IMM: 000003a5
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# Y: ca000200
# PC: 04a314b7
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1b
# RD: ca000200
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4825000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 4825000: uvm_test_top.env.scoreboard [SCB] A: db8d4610
# B: ca4283ad
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 4825000: uvm_test_top.env.scoreboard [SCB] Transaction         482 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4835000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 339 ===
# Operation Type: GE
# Instruction Type: I_TYPE
# RS1: ecb7db9d
# RS2: 8bddfb74
# IMM: 8f4f2fbe
# CE: 1
# RS1_ADDR: 11
# FUNCT3: 0
# PC: d89ae9b2
# RD_ADDR: 1b
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4835000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         483 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 11
# RS1: f12d8abc
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 31ee7a26
# RD_ADDR: 10
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4835000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         483 Outputs *****
# RS1_ADDR: 11
# RS1: f12d8abc
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 31ee7a26
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 10
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4835000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 4835000: uvm_test_top.env.scoreboard [SCB] A: f12d8abc
# B: 7fffffff
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 4835000: uvm_test_top.env.scoreboard [SCB] Transaction         483 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4845000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 340 ===
# Operation Type: XOR
# Instruction Type: R_TYPE
# RS1: 99bb1a47
# RS2: dab902aa
# IMM: 00000000
# CE: 1
# RS1_ADDR: 0b
# FUNCT3: 4
# PC: 1318a5a1
# RD_ADDR: 02
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4845000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         484 Inputs *****
# Operation Type: GE
# RS1_ADDR: 11
# RS1: ecb7db9d
# RS2: 8bddfb74
# IMM: 8f4f2fbe
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: d89ae9b2
# RD_ADDR: 1b
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4845000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         484 Outputs *****
# RS1_ADDR: 11
# RS1: ecb7db9d
# RS2: 8bddfb74
# IMM: 00000fbe
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: d89ae9b2
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1b
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4845000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 4845000: uvm_test_top.env.scoreboard [SCB] A: ecb7db9d
# B: 8f4f2fbe
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 4845000: uvm_test_top.env.scoreboard [SCB] Transaction         484 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4855000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 341 ===
# Operation Type: NEQ
# Instruction Type: I_TYPE
# RS1: df8462fe
# RS2: ffffffff
# IMM: bf6ebbbe
# CE: 1
# RS1_ADDR: 15
# FUNCT3: 4
# PC: 258cb5f7
# RD_ADDR: 18
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4855000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         485 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 0b
# RS1: 99bb1a47
# RS2: dab902aa
# IMM: 00000000
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 1318a5a1
# RD_ADDR: 02
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4855000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         485 Outputs *****
# RS1_ADDR: 0b
# RS1: 99bb1a47
# RS2: dab902aa
# IMM: 00000000
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 430218ed
# PC: 1318a5a1
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 02
# RD: 430218ed
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4855000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 4855000: uvm_test_top.env.scoreboard [SCB] A: 99bb1a47
# B: dab902aa
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 4855000: uvm_test_top.env.scoreboard [SCB] Transaction         485 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4865000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 342 ===
# Operation Type: OR
# Instruction Type: I_TYPE
# RS1: 7fffffff
# RS2: b894531f
# IMM: e63b8258
# CE: 1
# RS1_ADDR: 1f
# FUNCT3: 7
# PC: 563d7cf9
# RD_ADDR: 16
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4865000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         486 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 15
# RS1: df8462fe
# RS2: ffffffff
# IMM: bf6ebbbe
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 258cb5f7
# RD_ADDR: 18
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4865000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         486 Outputs *****
# RS1_ADDR: 15
# RS1: df8462fe
# RS2: ffffffff
# IMM: 00000bbe
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 258cb5f7
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 18
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4865000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 4865000: uvm_test_top.env.scoreboard [SCB] A: df8462fe
# B: bf6ebbbe
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 4865000: uvm_test_top.env.scoreboard [SCB] Transaction         486 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4875000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 343 ===
# Operation Type: OR
# Instruction Type: R_TYPE
# RS1: 00004144
# RS2: 000026c1
# IMM: 00000ae0
# CE: 1
# RS1_ADDR: 16
# FUNCT3: 1
# PC: 9fdab076
# RD_ADDR: 03
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4875000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         487 Inputs *****
# Operation Type: OR
# RS1_ADDR: 1f
# RS1: 7fffffff
# RS2: b894531f
# IMM: e63b8258
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 563d7cf9
# RD_ADDR: 16
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4875000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         487 Outputs *****
# RS1_ADDR: 1f
# RS1: 7fffffff
# RS2: b894531f
# IMM: 00000258
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# Y: ffffffff
# PC: 563d7cf9
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 16
# RD: ffffffff
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4875000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 4875000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: e63b8258
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 4875000: uvm_test_top.env.scoreboard [SCB] Transaction         487 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4885000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 344 ===
# Operation Type: AND
# Instruction Type: R_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 0a
# FUNCT3: 6
# PC: a5c7e305
# RD_ADDR: 07
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4885000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         488 Inputs *****
# Operation Type: OR
# RS1_ADDR: 16
# RS1: 00004144
# RS2: 000026c1
# IMM: 00000ae0
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 9fdab076
# RD_ADDR: 03
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4885000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         488 Outputs *****
# RS1_ADDR: 16
# RS1: 00004144
# RS2: 000026c1
# IMM: 00000ae0
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 000067c5
# PC: 9fdab076
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 03
# RD: 000067c5
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4885000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 4885000: uvm_test_top.env.scoreboard [SCB] A: 00004144
# B: 000026c1
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 4885000: uvm_test_top.env.scoreboard [SCB] Transaction         488 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4895000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 345 ===
# Operation Type: EQ
# Instruction Type: I_TYPE
# RS1: 7fff3b12
# RS2: f5378f17
# IMM: 8a1e744e
# CE: 1
# RS1_ADDR: 19
# FUNCT3: 3
# PC: 67d57d85
# RD_ADDR: 03
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4895000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         489 Inputs *****
# Operation Type: AND
# RS1_ADDR: 0a
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# PC: a5c7e305
# RD_ADDR: 07
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4895000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         489 Outputs *****
# RS1_ADDR: 0a
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# Y: ffff0000
# PC: a5c7e305
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 07
# RD: ffff0000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4895000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 4895000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 4895000: uvm_test_top.env.scoreboard [SCB] Transaction         489 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4905000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 346 ===
# Operation Type: SUB
# Instruction Type: I_TYPE
# RS1: d0e51b0f
# RS2: 80477b94
# IMM: a3fe478d
# CE: 1
# RS1_ADDR: 11
# FUNCT3: 6
# PC: 4c7ad733
# RD_ADDR: 07
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4905000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         490 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 19
# RS1: 7fff3b12
# RS2: f5378f17
# IMM: 8a1e744e
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 67d57d85
# RD_ADDR: 03
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4905000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         490 Outputs *****
# RS1_ADDR: 19
# RS1: 7fff3b12
# RS2: f5378f17
# IMM: 0000044e
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 67d57d85
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 03
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4905000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 4905000: uvm_test_top.env.scoreboard [SCB] A: 7fff3b12
# B: 8a1e744e
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 4905000: uvm_test_top.env.scoreboard [SCB] Transaction         490 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4915000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 347 ===
# Operation Type: OR
# Instruction Type: I_TYPE
# RS1: d92224be
# RS2: af9172dd
# IMM: e677b6d1
# CE: 1
# RS1_ADDR: 11
# FUNCT3: 0
# PC: a47b2f0c
# RD_ADDR: 1d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4915000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         491 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 11
# RS1: d0e51b0f
# RS2: 80477b94
# IMM: a3fe478d
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 4c7ad733
# RD_ADDR: 07
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4915000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         491 Outputs *****
# RS1_ADDR: 11
# RS1: d0e51b0f
# RS2: 80477b94
# IMM: 0000078d
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 2ce6d382
# PC: 4c7ad733
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 07
# RD: 2ce6d382
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4915000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 4915000: uvm_test_top.env.scoreboard [SCB] A: d0e51b0f
# B: a3fe478d
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 4915000: uvm_test_top.env.scoreboard [SCB] Transaction         491 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4925000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 348 ===
# Operation Type: OR
# Instruction Type: R_TYPE
# RS1: 00000000
# RS2: 7fffffff
# IMM: b8562780
# CE: 1
# RS1_ADDR: 08
# FUNCT3: 3
# PC: 8a03c2ae
# RD_ADDR: 1c
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4925000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         492 Inputs *****
# Operation Type: OR
# RS1_ADDR: 11
# RS1: d92224be
# RS2: af9172dd
# IMM: e677b6d1
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: a47b2f0c
# RD_ADDR: 1d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4925000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         492 Outputs *****
# RS1_ADDR: 11
# RS1: d92224be
# RS2: af9172dd
# IMM: 000006d1
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: ff77b6ff
# PC: a47b2f0c
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1d
# RD: ff77b6ff
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4925000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 4925000: uvm_test_top.env.scoreboard [SCB] A: d92224be
# B: e677b6d1
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 4925000: uvm_test_top.env.scoreboard [SCB] Transaction         492 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4935000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 349 ===
# Operation Type: ADD
# Instruction Type: R_TYPE
# RS1: f9400b66
# RS2: d4c9c74d
# IMM: 9c9141e2
# CE: 1
# RS1_ADDR: 18
# FUNCT3: 7
# PC: dbba9b75
# RD_ADDR: 16
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4935000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         493 Inputs *****
# Operation Type: OR
# RS1_ADDR: 08
# RS1: 00000000
# RS2: 7fffffff
# IMM: b8562780
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 8a03c2ae
# RD_ADDR: 1c
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4935000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         493 Outputs *****
# RS1_ADDR: 08
# RS1: 00000000
# RS2: 7fffffff
# IMM: 00000780
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 7fffffff
# PC: 8a03c2ae
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1c
# RD: 7fffffff
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4935000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 4935000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: 7fffffff
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 4935000: uvm_test_top.env.scoreboard [SCB] Transaction         493 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4945000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 350 ===
# Operation Type: OR
# Instruction Type: R_TYPE
# RS1: 00000000
# RS2: ac3a7543
# IMM: ffc3e389
# CE: 1
# RS1_ADDR: 1f
# FUNCT3: 1
# PC: b28214d4
# RD_ADDR: 11
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4945000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         494 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 18
# RS1: f9400b66
# RS2: d4c9c74d
# IMM: 9c9141e2
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# PC: dbba9b75
# RD_ADDR: 16
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4945000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         494 Outputs *****
# RS1_ADDR: 18
# RS1: f9400b66
# RS2: d4c9c74d
# IMM: 000001e2
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# Y: ce09d2b3
# PC: dbba9b75
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 16
# RD: ce09d2b3
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4945000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 4945000: uvm_test_top.env.scoreboard [SCB] A: f9400b66
# B: d4c9c74d
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 4945000: uvm_test_top.env.scoreboard [SCB] Transaction         494 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4955000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 351 ===
# Operation Type: OR
# Instruction Type: R_TYPE
# RS1: b63a56ba
# RS2: ffffffff
# IMM: 8c2fedee
# CE: 1
# RS1_ADDR: 05
# FUNCT3: 2
# PC: f10ce1a7
# RD_ADDR: 09
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4955000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         495 Inputs *****
# Operation Type: OR
# RS1_ADDR: 1f
# RS1: 00000000
# RS2: ac3a7543
# IMM: ffc3e389
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# PC: b28214d4
# RD_ADDR: 11
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4955000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         495 Outputs *****
# RS1_ADDR: 1f
# RS1: 00000000
# RS2: ac3a7543
# IMM: 00000389
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# Y: ac3a7543
# PC: b28214d4
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 11
# RD: ac3a7543
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4955000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 4955000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: ac3a7543
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 4955000: uvm_test_top.env.scoreboard [SCB] Transaction         495 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4965000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 352 ===
# Operation Type: SUB
# Instruction Type: I_TYPE
# RS1: e3289427
# RS2: 7fffffff
# IMM: fed58803
# CE: 1
# RS1_ADDR: 0c
# FUNCT3: 0
# PC: 0cad5a6a
# RD_ADDR: 18
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4965000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         496 Inputs *****
# Operation Type: OR
# RS1_ADDR: 05
# RS1: b63a56ba
# RS2: ffffffff
# IMM: 8c2fedee
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# PC: f10ce1a7
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4965000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         496 Outputs *****
# RS1_ADDR: 05
# RS1: b63a56ba
# RS2: ffffffff
# IMM: 00000dee
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# Y: ffffffff
# PC: f10ce1a7
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: ffffffff
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4965000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 4965000: uvm_test_top.env.scoreboard [SCB] A: b63a56ba
# B: ffffffff
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 4965000: uvm_test_top.env.scoreboard [SCB] Transaction         496 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4975000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 353 ===
# Operation Type: SLT
# Instruction Type: I_TYPE
# RS1: 0000298c
# RS2: 00009981
# IMM: 00000c91
# CE: 1
# RS1_ADDR: 0e
# FUNCT3: 6
# PC: 74e3d30d
# RD_ADDR: 01
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4975000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         497 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 0c
# RS1: e3289427
# RS2: 7fffffff
# IMM: fed58803
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 0cad5a6a
# RD_ADDR: 18
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4975000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         497 Outputs *****
# RS1_ADDR: 0c
# RS1: e3289427
# RS2: 7fffffff
# IMM: 00000803
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: e4530c24
# PC: 0cad5a6a
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 18
# RD: e4530c24
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4975000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 4975000: uvm_test_top.env.scoreboard [SCB] A: e3289427
# B: fed58803
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 4975000: uvm_test_top.env.scoreboard [SCB] Transaction         497 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4985000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 354 ===
# Operation Type: SLT
# Instruction Type: I_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 1d
# FUNCT3: 6
# PC: 643b42bb
# RD_ADDR: 1d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4985000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         498 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 0e
# RS1: 0000298c
# RS2: 00009981
# IMM: 00000c91
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 74e3d30d
# RD_ADDR: 01
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4985000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         498 Outputs *****
# RS1_ADDR: 0e
# RS1: 0000298c
# RS2: 00009981
# IMM: 00000c91
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 74e3d30d
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 01
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4985000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 4985000: uvm_test_top.env.scoreboard [SCB] A: 0000298c
# B: 00000c91
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 4985000: uvm_test_top.env.scoreboard [SCB] Transaction         498 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 4995000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 355 ===
# Operation Type: SUB
# Instruction Type: R_TYPE
# RS1: 7fff56da
# RS2: ecb3e65c
# IMM: b7310d66
# CE: 1
# RS1_ADDR: 13
# FUNCT3: 5
# PC: b6867765
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 4995000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         499 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 1d
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 643b42bb
# RD_ADDR: 1d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 4995000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         499 Outputs *****
# RS1_ADDR: 1d
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 643b42bb
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1d
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 4995000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 4995000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 4995000: uvm_test_top.env.scoreboard [SCB] Transaction         499 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5005000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 356 ===
# Operation Type: XOR
# Instruction Type: I_TYPE
# RS1: a38c0526
# RS2: b36e48d1
# IMM: 992ece5d
# CE: 1
# RS1_ADDR: 05
# FUNCT3: 0
# PC: 60be0167
# RD_ADDR: 09
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5005000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         500 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 13
# RS1: 7fff56da
# RS2: ecb3e65c
# IMM: b7310d66
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# PC: b6867765
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5005000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         500 Outputs *****
# RS1_ADDR: 13
# RS1: 7fff56da
# RS2: ecb3e65c
# IMM: 00000d66
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 934b707e
# PC: b6867765
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 934b707e
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5005000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 5005000: uvm_test_top.env.scoreboard [SCB] A: 7fff56da
# B: ecb3e65c
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 5005000: uvm_test_top.env.scoreboard [SCB] Transaction         500 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5015000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 357 ===
# Operation Type: AND
# Instruction Type: R_TYPE
# RS1: ba22f4ce
# RS2: 8b69a4c2
# IMM: bdb6c4cc
# CE: 1
# RS1_ADDR: 07
# FUNCT3: 5
# PC: 82ce7241
# RD_ADDR: 16
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5015000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         501 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 05
# RS1: a38c0526
# RS2: b36e48d1
# IMM: 992ece5d
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 60be0167
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5015000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         501 Outputs *****
# RS1_ADDR: 05
# RS1: a38c0526
# RS2: b36e48d1
# IMM: 00000e5d
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 3aa2cb7b
# PC: 60be0167
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 3aa2cb7b
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5015000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 5015000: uvm_test_top.env.scoreboard [SCB] A: a38c0526
# B: 992ece5d
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 5015000: uvm_test_top.env.scoreboard [SCB] Transaction         501 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5025000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 358 ===
# Operation Type: NEQ
# Instruction Type: R_TYPE
# RS1: a5bc6f6b
# RS2: 7fffffff
# IMM: 00000000
# CE: 1
# RS1_ADDR: 1d
# FUNCT3: 0
# PC: ea2673df
# RD_ADDR: 05
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5025000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         502 Inputs *****
# Operation Type: AND
# RS1_ADDR: 07
# RS1: ba22f4ce
# RS2: 8b69a4c2
# IMM: bdb6c4cc
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 82ce7241
# RD_ADDR: 16
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5025000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         502 Outputs *****
# RS1_ADDR: 07
# RS1: ba22f4ce
# RS2: 8b69a4c2
# IMM: 000004cc
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 8a20a4c2
# PC: 82ce7241
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 16
# RD: 8a20a4c2
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5025000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 5025000: uvm_test_top.env.scoreboard [SCB] A: ba22f4ce
# B: 8b69a4c2
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 5025000: uvm_test_top.env.scoreboard [SCB] Transaction         502 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5035000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 359 ===
# Operation Type: NEQ
# Instruction Type: R_TYPE
# RS1: b5062590
# RS2: b01fb5e7
# IMM: cfbf30d7
# CE: 1
# RS1_ADDR: 06
# FUNCT3: 7
# PC: 8b774ae6
# RD_ADDR: 0b
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5035000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         503 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 1d
# RS1: a5bc6f6b
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: ea2673df
# RD_ADDR: 05
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5035000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         503 Outputs *****
# RS1_ADDR: 1d
# RS1: a5bc6f6b
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: ea2673df
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 05
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5035000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 5035000: uvm_test_top.env.scoreboard [SCB] A: a5bc6f6b
# B: 7fffffff
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 5035000: uvm_test_top.env.scoreboard [SCB] Transaction         503 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5045000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 360 ===
# Operation Type: XOR
# Instruction Type: I_TYPE
# RS1: 00000000
# RS2: cae6b50c
# IMM: e17b7be8
# CE: 1
# RS1_ADDR: 0b
# FUNCT3: 3
# PC: edaf2c14
# RD_ADDR: 08
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5045000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         504 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 06
# RS1: b5062590
# RS2: b01fb5e7
# IMM: cfbf30d7
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 8b774ae6
# RD_ADDR: 0b
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5045000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         504 Outputs *****
# RS1_ADDR: 06
# RS1: b5062590
# RS2: b01fb5e7
# IMM: 000000d7
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 8b774ae6
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0b
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5045000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 5045000: uvm_test_top.env.scoreboard [SCB] A: b5062590
# B: b01fb5e7
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 5045000: uvm_test_top.env.scoreboard [SCB] Transaction         504 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5055000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 361 ===
# Operation Type: AND
# Instruction Type: R_TYPE
# RS1: ffffffff
# RS2: c1c39705
# IMM: bdca8789
# CE: 1
# RS1_ADDR: 15
# FUNCT3: 3
# PC: d89582c1
# RD_ADDR: 1c
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5055000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         505 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 0b
# RS1: 00000000
# RS2: cae6b50c
# IMM: e17b7be8
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: edaf2c14
# RD_ADDR: 08
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5055000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         505 Outputs *****
# RS1_ADDR: 0b
# RS1: 00000000
# RS2: cae6b50c
# IMM: 00000be8
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: e17b7be8
# PC: edaf2c14
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 08
# RD: e17b7be8
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5055000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 5055000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: e17b7be8
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 5055000: uvm_test_top.env.scoreboard [SCB] Transaction         505 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5065000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 362 ===
# Operation Type: OR
# Instruction Type: I_TYPE
# RS1: 7fffffff
# RS2: 81c74536
# IMM: 8f284c8a
# CE: 1
# RS1_ADDR: 16
# FUNCT3: 3
# PC: 7db22ac3
# RD_ADDR: 0c
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5065000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         506 Inputs *****
# Operation Type: AND
# RS1_ADDR: 15
# RS1: ffffffff
# RS2: c1c39705
# IMM: bdca8789
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: d89582c1
# RD_ADDR: 1c
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5065000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         506 Outputs *****
# RS1_ADDR: 15
# RS1: ffffffff
# RS2: c1c39705
# IMM: 00000789
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: c1c39705
# PC: d89582c1
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1c
# RD: c1c39705
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5065000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 5065000: uvm_test_top.env.scoreboard [SCB] A: ffffffff
# B: c1c39705
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 5065000: uvm_test_top.env.scoreboard [SCB] Transaction         506 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5075000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 363 ===
# Operation Type: OR
# Instruction Type: R_TYPE
# RS1: 000069d8
# RS2: 0000b383
# IMM: 0000093d
# CE: 1
# RS1_ADDR: 02
# FUNCT3: 5
# PC: d61333d7
# RD_ADDR: 15
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5075000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         507 Inputs *****
# Operation Type: OR
# RS1_ADDR: 16
# RS1: 7fffffff
# RS2: 81c74536
# IMM: 8f284c8a
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 7db22ac3
# RD_ADDR: 0c
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5075000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         507 Outputs *****
# RS1_ADDR: 16
# RS1: 7fffffff
# RS2: 81c74536
# IMM: 00000c8a
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: ffffffff
# PC: 7db22ac3
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0c
# RD: ffffffff
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5075000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 5075000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: 8f284c8a
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 5075000: uvm_test_top.env.scoreboard [SCB] Transaction         507 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5085000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 364 ===
# Operation Type: ADD
# Instruction Type: I_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 0d
# FUNCT3: 5
# PC: 3c09ca99
# RD_ADDR: 04
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5085000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         508 Inputs *****
# Operation Type: OR
# RS1_ADDR: 02
# RS1: 000069d8
# RS2: 0000b383
# IMM: 0000093d
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# PC: d61333d7
# RD_ADDR: 15
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5085000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         508 Outputs *****
# RS1_ADDR: 02
# RS1: 000069d8
# RS2: 0000b383
# IMM: 0000093d
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 0000fbdb
# PC: d61333d7
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 15
# RD: 0000fbdb
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5085000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 5085000: uvm_test_top.env.scoreboard [SCB] A: 000069d8
# B: 0000b383
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 5085000: uvm_test_top.env.scoreboard [SCB] Transaction         508 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5095000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 365 ===
# Operation Type: AND
# Instruction Type: R_TYPE
# RS1: 9c8c435e
# RS2: 7fffeb9e
# IMM: f8799ba2
# CE: 1
# RS1_ADDR: 03
# FUNCT3: 2
# PC: 330b7c01
# RD_ADDR: 11
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5095000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         509 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 0d
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 3c09ca99
# RD_ADDR: 04
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5095000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         509 Outputs *****
# RS1_ADDR: 0d
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: fffe0000
# PC: 3c09ca99
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 04
# RD: fffe0000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5095000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 5095000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 5095000: uvm_test_top.env.scoreboard [SCB] Transaction         509 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5105000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 366 ===
# Operation Type: SLL
# Instruction Type: I_TYPE
# RS1: abcdb875
# RS2: 0000001f
# IMM: 00000001
# CE: 1
# RS1_ADDR: 13
# FUNCT3: 1
# PC: 25518dc5
# RD_ADDR: 1f
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5105000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         510 Inputs *****
# Operation Type: AND
# RS1_ADDR: 03
# RS1: 9c8c435e
# RS2: 7fffeb9e
# IMM: f8799ba2
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 330b7c01
# RD_ADDR: 11
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5105000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         510 Outputs *****
# RS1_ADDR: 03
# RS1: 9c8c435e
# RS2: 7fffeb9e
# IMM: 00000ba2
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 1c8c431e
# PC: 330b7c01
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 11
# RD: 1c8c431e
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5105000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 5105000: uvm_test_top.env.scoreboard [SCB] A: 9c8c435e
# B: 7fffeb9e
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 5105000: uvm_test_top.env.scoreboard [SCB] Transaction         510 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5115000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 367 ===
# Operation Type: ADD
# Instruction Type: R_TYPE
# RS1: cf96b47f
# RS2: e328b678
# IMM: b5e41c41
# CE: 1
# RS1_ADDR: 0a
# FUNCT3: 5
# PC: 6a97d844
# RD_ADDR: 1f
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5115000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         511 Inputs *****
# Operation Type: SLL
# RS1_ADDR: 13
# RS1: abcdb875
# RS2: 0000001f
# IMM: 00000001
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 25518dc5
# RD_ADDR: 1f
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5115000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         511 Outputs *****
# RS1_ADDR: 13
# RS1: abcdb875
# RS2: 0000001f
# IMM: 00000001
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 579b70ea
# PC: 25518dc5
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1f
# RD: 579b70ea
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5115000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLL
# UVM_INFO scoreboard.sv(297) @ 5115000: uvm_test_top.env.scoreboard [SCB] A: abcdb875
# B: 00000001
# OP: 0080
# UVM_INFO scoreboard.sv(288) @ 5115000: uvm_test_top.env.scoreboard [SCB] Transaction         511 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5125000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 368 ===
# Operation Type: SUB
# Instruction Type: I_TYPE
# RS1: 7fffffff
# RS2: 00000000
# IMM: e7ef3332
# CE: 1
# RS1_ADDR: 1a
# FUNCT3: 2
# PC: 3600b7a0
# RD_ADDR: 0f
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5125000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         512 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 0a
# RS1: cf96b47f
# RS2: e328b678
# IMM: b5e41c41
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 6a97d844
# RD_ADDR: 1f
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5125000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         512 Outputs *****
# RS1_ADDR: 0a
# RS1: cf96b47f
# RS2: e328b678
# IMM: 00000c41
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# Y: b2bf6af7
# PC: 6a97d844
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1f
# RD: b2bf6af7
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5125000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 5125000: uvm_test_top.env.scoreboard [SCB] A: cf96b47f
# B: e328b678
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 5125000: uvm_test_top.env.scoreboard [SCB] Transaction         512 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5135000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 369 ===
# Operation Type: ADD
# Instruction Type: I_TYPE
# RS1: f61acd9e
# RS2: 9dfed1d1
# IMM: f3989e8b
# CE: 1
# RS1_ADDR: 11
# FUNCT3: 5
# PC: 483e9dd7
# RD_ADDR: 07
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5135000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         513 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 1a
# RS1: 7fffffff
# RS2: 00000000
# IMM: e7ef3332
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 3600b7a0
# RD_ADDR: 0f
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5135000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         513 Outputs *****
# RS1_ADDR: 1a
# RS1: 7fffffff
# RS2: 00000000
# IMM: 00000332
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 9810cccd
# PC: 3600b7a0
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0f
# RD: 9810cccd
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5135000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 5135000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: e7ef3332
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 5135000: uvm_test_top.env.scoreboard [SCB] Transaction         513 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5145000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 370 ===
# Operation Type: XOR
# Instruction Type: I_TYPE
# RS1: e9f4a63b
# RS2: a5a934d1
# IMM: 00000000
# CE: 1
# RS1_ADDR: 12
# FUNCT3: 5
# PC: 8d23bf39
# RD_ADDR: 08
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5145000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         514 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 11
# RS1: f61acd9e
# RS2: 9dfed1d1
# IMM: f3989e8b
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 483e9dd7
# RD_ADDR: 07
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5145000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         514 Outputs *****
# RS1_ADDR: 11
# RS1: f61acd9e
# RS2: 9dfed1d1
# IMM: 00000e8b
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: e9b36c29
# PC: 483e9dd7
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 07
# RD: e9b36c29
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5145000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 5145000: uvm_test_top.env.scoreboard [SCB] A: f61acd9e
# B: f3989e8b
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 5145000: uvm_test_top.env.scoreboard [SCB] Transaction         514 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5155000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 371 ===
# Operation Type: NEQ
# Instruction Type: R_TYPE
# RS1: ffffffff
# RS2: d2b4a773
# IMM: 8a6988fb
# CE: 1
# RS1_ADDR: 0c
# FUNCT3: 5
# PC: 760bf97b
# RD_ADDR: 05
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5155000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         515 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 12
# RS1: e9f4a63b
# RS2: a5a934d1
# IMM: 00000000
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 8d23bf39
# RD_ADDR: 08
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5155000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         515 Outputs *****
# RS1_ADDR: 12
# RS1: e9f4a63b
# RS2: a5a934d1
# IMM: 00000000
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: e9f4a63b
# PC: 8d23bf39
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 08
# RD: e9f4a63b
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5155000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 5155000: uvm_test_top.env.scoreboard [SCB] A: e9f4a63b
# B: 00000000
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 5155000: uvm_test_top.env.scoreboard [SCB] Transaction         515 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5165000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 372 ===
# Operation Type: EQ
# Instruction Type: R_TYPE
# RS1: e3cfb7aa
# RS2: 7fffffff
# IMM: f6bf1263
# CE: 1
# RS1_ADDR: 19
# FUNCT3: 5
# PC: 7405f099
# RD_ADDR: 0c
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5165000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         516 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 0c
# RS1: ffffffff
# RS2: d2b4a773
# IMM: 8a6988fb
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 760bf97b
# RD_ADDR: 05
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5165000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         516 Outputs *****
# RS1_ADDR: 0c
# RS1: ffffffff
# RS2: d2b4a773
# IMM: 000008fb
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 760bf97b
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 05
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5165000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 5165000: uvm_test_top.env.scoreboard [SCB] A: ffffffff
# B: d2b4a773
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 5165000: uvm_test_top.env.scoreboard [SCB] Transaction         516 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5175000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 373 ===
# Operation Type: SLTU
# Instruction Type: I_TYPE
# RS1: 00005586
# RS2: 0000fbf7
# IMM: 00000fe2
# CE: 1
# RS1_ADDR: 18
# FUNCT3: 5
# PC: 28c09829
# RD_ADDR: 18
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5175000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         517 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 19
# RS1: e3cfb7aa
# RS2: 7fffffff
# IMM: f6bf1263
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 7405f099
# RD_ADDR: 0c
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5175000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         517 Outputs *****
# RS1_ADDR: 19
# RS1: e3cfb7aa
# RS2: 7fffffff
# IMM: 00000263
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 7405f099
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0c
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5175000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 5175000: uvm_test_top.env.scoreboard [SCB] A: e3cfb7aa
# B: 7fffffff
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 5175000: uvm_test_top.env.scoreboard [SCB] Transaction         517 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5185000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 374 ===
# Operation Type: OR
# Instruction Type: R_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 17
# FUNCT3: 1
# PC: 64010d2f
# RD_ADDR: 16
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5185000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         518 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 18
# RS1: 00005586
# RS2: 0000fbf7
# IMM: 00000fe2
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 28c09829
# RD_ADDR: 18
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5185000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         518 Outputs *****
# RS1_ADDR: 18
# RS1: 00005586
# RS2: 0000fbf7
# IMM: 00000fe2
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 28c09829
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 18
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5185000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 5185000: uvm_test_top.env.scoreboard [SCB] A: 00005586
# B: 00000fe2
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 5185000: uvm_test_top.env.scoreboard [SCB] Transaction         518 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5195000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 375 ===
# Operation Type: OR
# Instruction Type: I_TYPE
# RS1: 0000778a
# RS2: ccb8ed17
# IMM: bf98d5ea
# CE: 1
# RS1_ADDR: 0a
# FUNCT3: 6
# PC: 2a2724bc
# RD_ADDR: 04
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5195000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         519 Inputs *****
# Operation Type: OR
# RS1_ADDR: 17
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 64010d2f
# RD_ADDR: 16
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5195000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         519 Outputs *****
# RS1_ADDR: 17
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# Y: ffff0000
# PC: 64010d2f
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 16
# RD: ffff0000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5195000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 5195000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 5195000: uvm_test_top.env.scoreboard [SCB] Transaction         519 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5205000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 376 ===
# Operation Type: SLL
# Instruction Type: R_TYPE
# RS1: fd05d4c5
# RS2: 00000001
# IMM: 0000001f
# CE: 1
# RS1_ADDR: 02
# FUNCT3: 3
# PC: 689c89cb
# RD_ADDR: 0c
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5205000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         520 Inputs *****
# Operation Type: OR
# RS1_ADDR: 0a
# RS1: 0000778a
# RS2: ccb8ed17
# IMM: bf98d5ea
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 2a2724bc
# RD_ADDR: 04
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5205000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         520 Outputs *****
# RS1_ADDR: 0a
# RS1: 0000778a
# RS2: ccb8ed17
# IMM: 000005ea
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# Y: bf98f7ea
# PC: 2a2724bc
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 04
# RD: bf98f7ea
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5205000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 5205000: uvm_test_top.env.scoreboard [SCB] A: 0000778a
# B: bf98d5ea
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 5205000: uvm_test_top.env.scoreboard [SCB] Transaction         520 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5215000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 377 ===
# Operation Type: SUB
# Instruction Type: R_TYPE
# RS1: c479de56
# RS2: c8919c2f
# IMM: f1a3724c
# CE: 1
# RS1_ADDR: 14
# FUNCT3: 5
# PC: ac57300f
# RD_ADDR: 19
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5215000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         521 Inputs *****
# Operation Type: SLL
# RS1_ADDR: 02
# RS1: fd05d4c5
# RS2: 00000001
# IMM: 0000001f
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 689c89cb
# RD_ADDR: 0c
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5215000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         521 Outputs *****
# RS1_ADDR: 02
# RS1: fd05d4c5
# RS2: 00000001
# IMM: 0000001f
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: fa0ba98a
# PC: 689c89cb
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0c
# RD: fa0ba98a
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5215000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLL
# UVM_INFO scoreboard.sv(297) @ 5215000: uvm_test_top.env.scoreboard [SCB] A: fd05d4c5
# B: 00000001
# OP: 0080
# UVM_INFO scoreboard.sv(288) @ 5215000: uvm_test_top.env.scoreboard [SCB] Transaction         521 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5225000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 378 ===
# Operation Type: SLTU
# Instruction Type: R_TYPE
# RS1: 00000000
# RS2: 7fffffff
# IMM: d8237d82
# CE: 1
# RS1_ADDR: 1d
# FUNCT3: 4
# PC: 4380e551
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5225000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         522 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 14
# RS1: c479de56
# RS2: c8919c2f
# IMM: f1a3724c
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# PC: ac57300f
# RD_ADDR: 19
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5225000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         522 Outputs *****
# RS1_ADDR: 14
# RS1: c479de56
# RS2: c8919c2f
# IMM: 0000024c
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# Y: fbe84227
# PC: ac57300f
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 19
# RD: fbe84227
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5225000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 5225000: uvm_test_top.env.scoreboard [SCB] A: c479de56
# B: c8919c2f
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 5225000: uvm_test_top.env.scoreboard [SCB] Transaction         522 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5235000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 379 ===
# Operation Type: GE
# Instruction Type: I_TYPE
# RS1: 85c61de4
# RS2: cf07f2e0
# IMM: a5d58779
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 5
# PC: 5afa2668
# RD_ADDR: 1c
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5235000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         523 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 1d
# RS1: 00000000
# RS2: 7fffffff
# IMM: d8237d82
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 4380e551
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5235000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         523 Outputs *****
# RS1_ADDR: 1d
# RS1: 00000000
# RS2: 7fffffff
# IMM: 00000d82
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 4380e551
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5235000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 5235000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: 7fffffff
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 5235000: uvm_test_top.env.scoreboard [SCB] Transaction         523 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5245000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 380 ===
# Operation Type: AND
# Instruction Type: I_TYPE
# RS1: bababce3
# RS2: 00000000
# IMM: 8635fa58
# CE: 1
# RS1_ADDR: 16
# FUNCT3: 5
# PC: 75a865ae
# RD_ADDR: 1d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5245000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         524 Inputs *****
# Operation Type: GE
# RS1_ADDR: 00
# RS1: 85c61de4
# RS2: cf07f2e0
# IMM: a5d58779
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 5afa2668
# RD_ADDR: 1c
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5245000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         524 Outputs *****
# RS1_ADDR: 00
# RS1: 85c61de4
# RS2: cf07f2e0
# IMM: 00000779
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 5afa2668
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1c
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5245000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 5245000: uvm_test_top.env.scoreboard [SCB] A: 85c61de4
# B: a5d58779
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 5245000: uvm_test_top.env.scoreboard [SCB] Transaction         524 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5255000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 381 ===
# Operation Type: GE
# Instruction Type: I_TYPE
# RS1: ee765209
# RS2: ffffffff
# IMM: c2bebf53
# CE: 1
# RS1_ADDR: 0f
# FUNCT3: 6
# PC: 98ea450f
# RD_ADDR: 10
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5255000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         525 Inputs *****
# Operation Type: AND
# RS1_ADDR: 16
# RS1: bababce3
# RS2: 00000000
# IMM: 8635fa58
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 75a865ae
# RD_ADDR: 1d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5255000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         525 Outputs *****
# RS1_ADDR: 16
# RS1: bababce3
# RS2: 00000000
# IMM: 00000a58
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 8230b840
# PC: 75a865ae
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1d
# RD: 8230b840
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5255000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 5255000: uvm_test_top.env.scoreboard [SCB] A: bababce3
# B: 8635fa58
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 5255000: uvm_test_top.env.scoreboard [SCB] Transaction         525 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5265000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 382 ===
# Operation Type: GEU
# Instruction Type: I_TYPE
# RS1: c6825c25
# RS2: 7fffffff
# IMM: e6430f9d
# CE: 1
# RS1_ADDR: 1f
# FUNCT3: 2
# PC: e66c2a35
# RD_ADDR: 17
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5265000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         526 Inputs *****
# Operation Type: GE
# RS1_ADDR: 0f
# RS1: ee765209
# RS2: ffffffff
# IMM: c2bebf53
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 98ea450f
# RD_ADDR: 10
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5265000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         526 Outputs *****
# RS1_ADDR: 0f
# RS1: ee765209
# RS2: ffffffff
# IMM: 00000f53
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 98ea450f
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 10
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5265000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 5265000: uvm_test_top.env.scoreboard [SCB] A: ee765209
# B: c2bebf53
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 5265000: uvm_test_top.env.scoreboard [SCB] Transaction         526 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5275000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 383 ===
# Operation Type: XOR
# Instruction Type: I_TYPE
# RS1: 00001586
# RS2: 00009050
# IMM: 00000764
# CE: 1
# RS1_ADDR: 1e
# FUNCT3: 2
# PC: 5c1766db
# RD_ADDR: 1b
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5275000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         527 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 1f
# RS1: c6825c25
# RS2: 7fffffff
# IMM: e6430f9d
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# PC: e66c2a35
# RD_ADDR: 17
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5275000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         527 Outputs *****
# RS1_ADDR: 1f
# RS1: c6825c25
# RS2: 7fffffff
# IMM: 00000f9d
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: e66c2a35
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 17
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5275000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 5275000: uvm_test_top.env.scoreboard [SCB] A: c6825c25
# B: e6430f9d
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 5275000: uvm_test_top.env.scoreboard [SCB] Transaction         527 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5285000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 384 ===
# Operation Type: XOR
# Instruction Type: I_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 05
# FUNCT3: 2
# PC: faea8341
# RD_ADDR: 0e
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5285000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         528 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 1e
# RS1: 00001586
# RS2: 00009050
# IMM: 00000764
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 5c1766db
# RD_ADDR: 1b
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5285000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         528 Outputs *****
# RS1_ADDR: 1e
# RS1: 00001586
# RS2: 00009050
# IMM: 00000764
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 000012e2
# PC: 5c1766db
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1b
# RD: 000012e2
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5285000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 5285000: uvm_test_top.env.scoreboard [SCB] A: 00001586
# B: 00000764
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 5285000: uvm_test_top.env.scoreboard [SCB] Transaction         528 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5295000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 385 ===
# Operation Type: NEQ
# Instruction Type: R_TYPE
# RS1: dac50868
# RS2: 7fff0d7b
# IMM: d557a89a
# CE: 1
# RS1_ADDR: 08
# FUNCT3: 1
# PC: f4037412
# RD_ADDR: 12
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5295000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         529 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 05
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# PC: faea8341
# RD_ADDR: 0e
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5295000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         529 Outputs *****
# RS1_ADDR: 05
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: faea8341
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0e
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5295000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 5295000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 5295000: uvm_test_top.env.scoreboard [SCB] Transaction         529 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5305000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 386 ===
# Operation Type: GE
# Instruction Type: R_TYPE
# RS1: dec1805c
# RS2: f90faa4c
# IMM: 9fab8dfa
# CE: 1
# RS1_ADDR: 10
# FUNCT3: 0
# PC: 59fb76f3
# RD_ADDR: 03
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5305000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         530 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 08
# RS1: dac50868
# RS2: 7fff0d7b
# IMM: d557a89a
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# PC: f4037412
# RD_ADDR: 12
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5305000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         530 Outputs *****
# RS1_ADDR: 08
# RS1: dac50868
# RS2: 7fff0d7b
# IMM: 0000089a
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: f4037412
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 12
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5305000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 5305000: uvm_test_top.env.scoreboard [SCB] A: dac50868
# B: 7fff0d7b
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 5305000: uvm_test_top.env.scoreboard [SCB] Transaction         530 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5315000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 387 ===
# Operation Type: EQ
# Instruction Type: I_TYPE
# RS1: c88d97c1
# RS2: c88d97c1
# IMM: fa6ad258
# CE: 1
# RS1_ADDR: 1f
# FUNCT3: 6
# PC: 5d04a91b
# RD_ADDR: 0f
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5315000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         531 Inputs *****
# Operation Type: GE
# RS1_ADDR: 10
# RS1: dec1805c
# RS2: f90faa4c
# IMM: 9fab8dfa
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 59fb76f3
# RD_ADDR: 03
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5315000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         531 Outputs *****
# RS1_ADDR: 10
# RS1: dec1805c
# RS2: f90faa4c
# IMM: 00000dfa
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 59fb76f3
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 03
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5315000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 5315000: uvm_test_top.env.scoreboard [SCB] A: dec1805c
# B: f90faa4c
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 5315000: uvm_test_top.env.scoreboard [SCB] Transaction         531 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5325000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 388 ===
# Operation Type: SUB
# Instruction Type: I_TYPE
# RS1: 00000000
# RS2: 7fffffff
# IMM: f62a474b
# CE: 1
# RS1_ADDR: 0f
# FUNCT3: 0
# PC: dfe538ce
# RD_ADDR: 08
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5325000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         532 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 1f
# RS1: c88d97c1
# RS2: c88d97c1
# IMM: fa6ad258
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 5d04a91b
# RD_ADDR: 0f
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5325000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         532 Outputs *****
# RS1_ADDR: 1f
# RS1: c88d97c1
# RS2: c88d97c1
# IMM: 00000258
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 5d04a91b
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0f
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5325000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 5325000: uvm_test_top.env.scoreboard [SCB] A: c88d97c1
# B: fa6ad258
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 5325000: uvm_test_top.env.scoreboard [SCB] Transaction         532 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5335000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 389 ===
# Operation Type: SRA
# Instruction Type: R_TYPE
# RS1: 9f715782
# RS2: 00000013
# IMM: 0000000a
# CE: 1
# RS1_ADDR: 02
# FUNCT3: 5
# PC: 47f2a44d
# RD_ADDR: 1e
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5335000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         533 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 0f
# RS1: 00000000
# RS2: 7fffffff
# IMM: f62a474b
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: dfe538ce
# RD_ADDR: 08
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5335000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         533 Outputs *****
# RS1_ADDR: 0f
# RS1: 00000000
# RS2: 7fffffff
# IMM: 0000074b
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 09d5b8b5
# PC: dfe538ce
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 08
# RD: 09d5b8b5
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5335000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 5335000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: f62a474b
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 5335000: uvm_test_top.env.scoreboard [SCB] Transaction         533 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5345000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 390 ===
# Operation Type: XOR
# Instruction Type: I_TYPE
# RS1: 8e5c19cc
# RS2: 00000000
# IMM: dc710e7a
# CE: 1
# RS1_ADDR: 10
# FUNCT3: 1
# PC: 4a75bd97
# RD_ADDR: 04
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5345000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         534 Inputs *****
# Operation Type: SRA
# RS1_ADDR: 02
# RS1: 9f715782
# RS2: 00000013
# IMM: 0000000a
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 47f2a44d
# RD_ADDR: 1e
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5345000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         534 Outputs *****
# RS1_ADDR: 02
# RS1: 9f715782
# RS2: 00000013
# IMM: 0000000a
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# Y: fffff3ee
# PC: 47f2a44d
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1e
# RD: fffff3ee
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5345000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SRA
# UVM_INFO scoreboard.sv(297) @ 5345000: uvm_test_top.env.scoreboard [SCB] A: 9f715782
# B: 00000013
# OP: 0200
# UVM_INFO scoreboard.sv(288) @ 5345000: uvm_test_top.env.scoreboard [SCB] Transaction         534 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5355000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 391 ===
# Operation Type: OR
# Instruction Type: I_TYPE
# RS1: c752861f
# RS2: ffffffff
# IMM: d90b5311
# CE: 1
# RS1_ADDR: 01
# FUNCT3: 0
# PC: a2f5ae69
# RD_ADDR: 1c
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5355000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         535 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 10
# RS1: 8e5c19cc
# RS2: 00000000
# IMM: dc710e7a
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 4a75bd97
# RD_ADDR: 04
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5355000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         535 Outputs *****
# RS1_ADDR: 10
# RS1: 8e5c19cc
# RS2: 00000000
# IMM: 00000e7a
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 522d17b6
# PC: 4a75bd97
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 04
# RD: 522d17b6
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5355000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 5355000: uvm_test_top.env.scoreboard [SCB] A: 8e5c19cc
# B: dc710e7a
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 5355000: uvm_test_top.env.scoreboard [SCB] Transaction         535 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5365000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 392 ===
# Operation Type: GEU
# Instruction Type: I_TYPE
# RS1: 7fffffff
# RS2: 9d7039f4
# IMM: c7cfc1f5
# CE: 1
# RS1_ADDR: 0f
# FUNCT3: 0
# PC: 136af5f7
# RD_ADDR: 0f
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5365000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         536 Inputs *****
# Operation Type: OR
# RS1_ADDR: 01
# RS1: c752861f
# RS2: ffffffff
# IMM: d90b5311
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: a2f5ae69
# RD_ADDR: 1c
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5365000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         536 Outputs *****
# RS1_ADDR: 01
# RS1: c752861f
# RS2: ffffffff
# IMM: 00000311
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: df5bd71f
# PC: a2f5ae69
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1c
# RD: df5bd71f
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5365000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 5365000: uvm_test_top.env.scoreboard [SCB] A: c752861f
# B: d90b5311
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 5365000: uvm_test_top.env.scoreboard [SCB] Transaction         536 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5375000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 393 ===
# Operation Type: XOR
# Instruction Type: R_TYPE
# RS1: 00003721
# RS2: 0000a665
# IMM: 00000f94
# CE: 1
# RS1_ADDR: 06
# FUNCT3: 5
# PC: 0171859e
# RD_ADDR: 1d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5375000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         537 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 0f
# RS1: 7fffffff
# RS2: 9d7039f4
# IMM: c7cfc1f5
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 136af5f7
# RD_ADDR: 0f
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5375000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         537 Outputs *****
# RS1_ADDR: 0f
# RS1: 7fffffff
# RS2: 9d7039f4
# IMM: 000001f5
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 136af5f7
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0f
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5375000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 5375000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: c7cfc1f5
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 5375000: uvm_test_top.env.scoreboard [SCB] Transaction         537 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5385000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 394 ===
# Operation Type: OR
# Instruction Type: I_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 17
# FUNCT3: 5
# PC: 6fdb1248
# RD_ADDR: 14
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5385000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         538 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 06
# RS1: 00003721
# RS2: 0000a665
# IMM: 00000f94
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 0171859e
# RD_ADDR: 1d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5385000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         538 Outputs *****
# RS1_ADDR: 06
# RS1: 00003721
# RS2: 0000a665
# IMM: 00000f94
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00009144
# PC: 0171859e
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1d
# RD: 00009144
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5385000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 5385000: uvm_test_top.env.scoreboard [SCB] A: 00003721
# B: 0000a665
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 5385000: uvm_test_top.env.scoreboard [SCB] Transaction         538 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5395000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 395 ===
# Operation Type: AND
# Instruction Type: I_TYPE
# RS1: e275119c
# RS2: 00004ac2
# IMM: cd666a4e
# CE: 1
# RS1_ADDR: 06
# FUNCT3: 5
# PC: d60fb1f2
# RD_ADDR: 1f
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5395000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         539 Inputs *****
# Operation Type: OR
# RS1_ADDR: 17
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 6fdb1248
# RD_ADDR: 14
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5395000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         539 Outputs *****
# RS1_ADDR: 17
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: ffff0000
# PC: 6fdb1248
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 14
# RD: ffff0000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5395000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 5395000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 5395000: uvm_test_top.env.scoreboard [SCB] Transaction         539 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5405000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 396 ===
# Operation Type: ADD
# Instruction Type: I_TYPE
# RS1: 8411b656
# RS2: e3e8a45c
# IMM: ebecb84e
# CE: 1
# RS1_ADDR: 03
# FUNCT3: 5
# PC: 03d5b52e
# RD_ADDR: 0d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5405000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         540 Inputs *****
# Operation Type: AND
# RS1_ADDR: 06
# RS1: e275119c
# RS2: 00004ac2
# IMM: cd666a4e
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: d60fb1f2
# RD_ADDR: 1f
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5405000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         540 Outputs *****
# RS1_ADDR: 06
# RS1: e275119c
# RS2: 00004ac2
# IMM: 00000a4e
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: c064000c
# PC: d60fb1f2
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1f
# RD: c064000c
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5405000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 5405000: uvm_test_top.env.scoreboard [SCB] A: e275119c
# B: cd666a4e
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 5405000: uvm_test_top.env.scoreboard [SCB] Transaction         540 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5415000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 397 ===
# Operation Type: EQ
# Instruction Type: I_TYPE
# RS1: 8c0390bc
# RS2: 8c0390bc
# IMM: fb03da32
# CE: 1
# RS1_ADDR: 1b
# FUNCT3: 1
# PC: 10255d3b
# RD_ADDR: 1c
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5415000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         541 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 03
# RS1: 8411b656
# RS2: e3e8a45c
# IMM: ebecb84e
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 03d5b52e
# RD_ADDR: 0d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5415000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         541 Outputs *****
# RS1_ADDR: 03
# RS1: 8411b656
# RS2: e3e8a45c
# IMM: 0000084e
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 6ffe6ea4
# PC: 03d5b52e
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0d
# RD: 6ffe6ea4
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5415000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 5415000: uvm_test_top.env.scoreboard [SCB] A: 8411b656
# B: ebecb84e
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 5415000: uvm_test_top.env.scoreboard [SCB] Transaction         541 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5425000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 398 ===
# Operation Type: SLT
# Instruction Type: I_TYPE
# RS1: 9479f0c0
# RS2: 7fffffff
# IMM: 00000000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 6
# PC: d7e79cc8
# RD_ADDR: 09
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5425000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         542 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 1b
# RS1: 8c0390bc
# RS2: 8c0390bc
# IMM: fb03da32
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 10255d3b
# RD_ADDR: 1c
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5425000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         542 Outputs *****
# RS1_ADDR: 1b
# RS1: 8c0390bc
# RS2: 8c0390bc
# IMM: 00000a32
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 10255d3b
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1c
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5425000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 5425000: uvm_test_top.env.scoreboard [SCB] A: 8c0390bc
# B: fb03da32
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 5425000: uvm_test_top.env.scoreboard [SCB] Transaction         542 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5435000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 399 ===
# Operation Type: ADD
# Instruction Type: R_TYPE
# RS1: e4aef413
# RS2: a50e0b0e
# IMM: cf143009
# CE: 1
# RS1_ADDR: 0c
# FUNCT3: 1
# PC: 3c7f34a1
# RD_ADDR: 1f
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5435000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         543 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 00
# RS1: 9479f0c0
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# PC: d7e79cc8
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5435000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         543 Outputs *****
# RS1_ADDR: 00
# RS1: 9479f0c0
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: d7e79cc8
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5435000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 5435000: uvm_test_top.env.scoreboard [SCB] A: 9479f0c0
# B: 00000000
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 5435000: uvm_test_top.env.scoreboard [SCB] Transaction         543 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5445000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 400 ===
# Operation Type: SLTU
# Instruction Type: R_TYPE
# RS1: e7e0a4e8
# RS2: 00000000
# IMM: ffa48efb
# CE: 1
# RS1_ADDR: 0d
# FUNCT3: 7
# PC: 10151e23
# RD_ADDR: 10
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5445000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         544 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 0c
# RS1: e4aef413
# RS2: a50e0b0e
# IMM: cf143009
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 3c7f34a1
# RD_ADDR: 1f
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5445000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         544 Outputs *****
# RS1_ADDR: 0c
# RS1: e4aef413
# RS2: a50e0b0e
# IMM: 00000009
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 89bcff21
# PC: 3c7f34a1
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1f
# RD: 89bcff21
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5445000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 5445000: uvm_test_top.env.scoreboard [SCB] A: e4aef413
# B: a50e0b0e
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 5445000: uvm_test_top.env.scoreboard [SCB] Transaction         544 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5455000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 401 ===
# Operation Type: NEQ
# Instruction Type: I_TYPE
# RS1: 975fa5e8
# RS2: ffffffff
# IMM: f8607294
# CE: 1
# RS1_ADDR: 12
# FUNCT3: 7
# PC: ffb4f1fb
# RD_ADDR: 04
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5455000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         545 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 0d
# RS1: e7e0a4e8
# RS2: 00000000
# IMM: ffa48efb
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 10151e23
# RD_ADDR: 10
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5455000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         545 Outputs *****
# RS1_ADDR: 0d
# RS1: e7e0a4e8
# RS2: 00000000
# IMM: 00000efb
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 10151e23
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 10
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5455000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 5455000: uvm_test_top.env.scoreboard [SCB] A: e7e0a4e8
# B: 00000000
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 5455000: uvm_test_top.env.scoreboard [SCB] Transaction         545 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5465000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 402 ===
# Operation Type: GEU
# Instruction Type: I_TYPE
# RS1: df358c52
# RS2: 7fffffff
# IMM: e2696d57
# CE: 1
# RS1_ADDR: 19
# FUNCT3: 6
# PC: f94cb8be
# RD_ADDR: 0d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5465000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         546 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 12
# RS1: 975fa5e8
# RS2: ffffffff
# IMM: f8607294
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# PC: ffb4f1fb
# RD_ADDR: 04
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5465000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         546 Outputs *****
# RS1_ADDR: 12
# RS1: 975fa5e8
# RS2: ffffffff
# IMM: 00000294
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: ffb4f1fb
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 04
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5465000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 5465000: uvm_test_top.env.scoreboard [SCB] A: 975fa5e8
# B: f8607294
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 5465000: uvm_test_top.env.scoreboard [SCB] Transaction         546 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5475000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 403 ===
# Operation Type: SLT
# Instruction Type: I_TYPE
# RS1: 00006357
# RS2: 0000f180
# IMM: 000006d8
# CE: 1
# RS1_ADDR: 0a
# FUNCT3: 1
# PC: 7bc00e23
# RD_ADDR: 0b
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5475000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         547 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 19
# RS1: df358c52
# RS2: 7fffffff
# IMM: e2696d57
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# PC: f94cb8be
# RD_ADDR: 0d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5475000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         547 Outputs *****
# RS1_ADDR: 19
# RS1: df358c52
# RS2: 7fffffff
# IMM: 00000d57
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: f94cb8be
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0d
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5475000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 5475000: uvm_test_top.env.scoreboard [SCB] A: df358c52
# B: e2696d57
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 5475000: uvm_test_top.env.scoreboard [SCB] Transaction         547 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5485000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 404 ===
# Operation Type: GE
# Instruction Type: R_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 01
# FUNCT3: 5
# PC: f9023165
# RD_ADDR: 13
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5485000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         548 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 0a
# RS1: 00006357
# RS2: 0000f180
# IMM: 000006d8
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 7bc00e23
# RD_ADDR: 0b
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5485000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         548 Outputs *****
# RS1_ADDR: 0a
# RS1: 00006357
# RS2: 0000f180
# IMM: 000006d8
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 7bc00e23
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0b
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5485000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 5485000: uvm_test_top.env.scoreboard [SCB] A: 00006357
# B: 000006d8
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 5485000: uvm_test_top.env.scoreboard [SCB] Transaction         548 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5495000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 405 ===
# Operation Type: SLTU
# Instruction Type: I_TYPE
# RS1: 0000c603
# RS2: f4b1e447
# IMM: 91bf56ed
# CE: 1
# RS1_ADDR: 1a
# FUNCT3: 3
# PC: 5b66e6ec
# RD_ADDR: 0f
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5495000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         549 Inputs *****
# Operation Type: GE
# RS1_ADDR: 01
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# PC: f9023165
# RD_ADDR: 13
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5495000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         549 Outputs *****
# RS1_ADDR: 01
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: f9023165
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 13
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5495000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 5495000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 5495000: uvm_test_top.env.scoreboard [SCB] Transaction         549 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5505000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 406 ===
# Operation Type: AND
# Instruction Type: R_TYPE
# RS1: d18b9a8e
# RS2: 86bbc160
# IMM: 85714095
# CE: 1
# RS1_ADDR: 14
# FUNCT3: 7
# PC: 952a7182
# RD_ADDR: 01
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5505000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         550 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 1a
# RS1: 0000c603
# RS2: f4b1e447
# IMM: 91bf56ed
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 5b66e6ec
# RD_ADDR: 0f
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5505000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         550 Outputs *****
# RS1_ADDR: 1a
# RS1: 0000c603
# RS2: f4b1e447
# IMM: 000006ed
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 5b66e6ec
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0f
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5505000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 5505000: uvm_test_top.env.scoreboard [SCB] A: 0000c603
# B: 91bf56ed
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 5505000: uvm_test_top.env.scoreboard [SCB] Transaction         550 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5515000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 407 ===
# Operation Type: ADD
# Instruction Type: I_TYPE
# RS1: d2e31d68
# RS2: 8d53aec0
# IMM: ef9056a6
# CE: 1
# RS1_ADDR: 09
# FUNCT3: 2
# PC: 42a5056c
# RD_ADDR: 18
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5515000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         551 Inputs *****
# Operation Type: AND
# RS1_ADDR: 14
# RS1: d18b9a8e
# RS2: 86bbc160
# IMM: 85714095
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 952a7182
# RD_ADDR: 01
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5515000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         551 Outputs *****
# RS1_ADDR: 14
# RS1: d18b9a8e
# RS2: 86bbc160
# IMM: 00000095
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 808b8000
# PC: 952a7182
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 01
# RD: 808b8000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5515000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 5515000: uvm_test_top.env.scoreboard [SCB] A: d18b9a8e
# B: 86bbc160
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 5515000: uvm_test_top.env.scoreboard [SCB] Transaction         551 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5525000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 408 ===
# Operation Type: GE
# Instruction Type: I_TYPE
# RS1: 7fffffff
# RS2: 00000000
# IMM: cbd7d1e7
# CE: 1
# RS1_ADDR: 09
# FUNCT3: 7
# PC: 61976d09
# RD_ADDR: 06
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5525000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         552 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 09
# RS1: d2e31d68
# RS2: 8d53aec0
# IMM: ef9056a6
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 42a5056c
# RD_ADDR: 18
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5525000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         552 Outputs *****
# RS1_ADDR: 09
# RS1: d2e31d68
# RS2: 8d53aec0
# IMM: 000006a6
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# Y: c273740e
# PC: 42a5056c
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 18
# RD: c273740e
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5525000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 5525000: uvm_test_top.env.scoreboard [SCB] A: d2e31d68
# B: ef9056a6
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 5525000: uvm_test_top.env.scoreboard [SCB] Transaction         552 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5535000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 409 ===
# Operation Type: GEU
# Instruction Type: I_TYPE
# RS1: cb581d6e
# RS2: bdee5f65
# IMM: a85d216e
# CE: 1
# RS1_ADDR: 07
# FUNCT3: 5
# PC: 083ed3e3
# RD_ADDR: 0b
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5535000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         553 Inputs *****
# Operation Type: GE
# RS1_ADDR: 09
# RS1: 7fffffff
# RS2: 00000000
# IMM: cbd7d1e7
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 61976d09
# RD_ADDR: 06
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5535000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         553 Outputs *****
# RS1_ADDR: 09
# RS1: 7fffffff
# RS2: 00000000
# IMM: 000001e7
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 61976d09
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 06
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5535000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 5535000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: cbd7d1e7
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 5535000: uvm_test_top.env.scoreboard [SCB] Transaction         553 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5545000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 410 ===
# Operation Type: OR
# Instruction Type: I_TYPE
# RS1: 9ad12dba
# RS2: 00000000
# IMM: a539b9ce
# CE: 1
# RS1_ADDR: 05
# FUNCT3: 7
# PC: 85d453c2
# RD_ADDR: 19
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5545000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         554 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 07
# RS1: cb581d6e
# RS2: bdee5f65
# IMM: a85d216e
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 083ed3e3
# RD_ADDR: 0b
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5545000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         554 Outputs *****
# RS1_ADDR: 07
# RS1: cb581d6e
# RS2: bdee5f65
# IMM: 0000016e
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 083ed3e3
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0b
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5545000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 5545000: uvm_test_top.env.scoreboard [SCB] A: cb581d6e
# B: a85d216e
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 5545000: uvm_test_top.env.scoreboard [SCB] Transaction         554 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5555000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 411 ===
# Operation Type: ADD
# Instruction Type: R_TYPE
# RS1: ac64f1ec
# RS2: ffffffff
# IMM: c704fad6
# CE: 1
# RS1_ADDR: 1a
# FUNCT3: 4
# PC: 4e631612
# RD_ADDR: 0a
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5555000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         555 Inputs *****
# Operation Type: OR
# RS1_ADDR: 05
# RS1: 9ad12dba
# RS2: 00000000
# IMM: a539b9ce
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 85d453c2
# RD_ADDR: 19
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5555000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         555 Outputs *****
# RS1_ADDR: 05
# RS1: 9ad12dba
# RS2: 00000000
# IMM: 000009ce
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# Y: bff9bdfe
# PC: 85d453c2
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 19
# RD: bff9bdfe
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5555000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 5555000: uvm_test_top.env.scoreboard [SCB] A: 9ad12dba
# B: a539b9ce
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 5555000: uvm_test_top.env.scoreboard [SCB] Transaction         555 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5565000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 412 ===
# Operation Type: AND
# Instruction Type: R_TYPE
# RS1: 7fffffff
# RS2: ba3698dd
# IMM: cd909873
# CE: 1
# RS1_ADDR: 1c
# FUNCT3: 3
# PC: ddb14cf2
# RD_ADDR: 1b
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5565000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         556 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 1a
# RS1: ac64f1ec
# RS2: ffffffff
# IMM: c704fad6
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 4e631612
# RD_ADDR: 0a
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5565000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         556 Outputs *****
# RS1_ADDR: 1a
# RS1: ac64f1ec
# RS2: ffffffff
# IMM: 00000ad6
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# Y: ac64f1eb
# PC: 4e631612
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0a
# RD: ac64f1eb
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5565000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 5565000: uvm_test_top.env.scoreboard [SCB] A: ac64f1ec
# B: ffffffff
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 5565000: uvm_test_top.env.scoreboard [SCB] Transaction         556 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5575000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 413 ===
# Operation Type: SLT
# Instruction Type: I_TYPE
# RS1: 0000023a
# RS2: 0000203d
# IMM: 00000512
# CE: 1
# RS1_ADDR: 03
# FUNCT3: 1
# PC: 16c7fca9
# RD_ADDR: 0e
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5575000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         557 Inputs *****
# Operation Type: AND
# RS1_ADDR: 1c
# RS1: 7fffffff
# RS2: ba3698dd
# IMM: cd909873
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: ddb14cf2
# RD_ADDR: 1b
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5575000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         557 Outputs *****
# RS1_ADDR: 1c
# RS1: 7fffffff
# RS2: ba3698dd
# IMM: 00000873
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 3a3698dd
# PC: ddb14cf2
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1b
# RD: 3a3698dd
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5575000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 5575000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: ba3698dd
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 5575000: uvm_test_top.env.scoreboard [SCB] Transaction         557 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5585000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 414 ===
# Operation Type: AND
# Instruction Type: I_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 6
# PC: b3bf92e1
# RD_ADDR: 13
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5585000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         558 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 03
# RS1: 0000023a
# RS2: 0000203d
# IMM: 00000512
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 16c7fca9
# RD_ADDR: 0e
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5585000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         558 Outputs *****
# RS1_ADDR: 03
# RS1: 0000023a
# RS2: 0000203d
# IMM: 00000512
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 16c7fca9
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0e
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5585000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 5585000: uvm_test_top.env.scoreboard [SCB] A: 0000023a
# B: 00000512
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 5585000: uvm_test_top.env.scoreboard [SCB] Transaction         558 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5595000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 415 ===
# Operation Type: SLT
# Instruction Type: R_TYPE
# RS1: 00003f7e
# RS2: ed5722f2
# IMM: e059a263
# CE: 1
# RS1_ADDR: 1b
# FUNCT3: 1
# PC: 459edeba
# RD_ADDR: 1a
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5595000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         559 Inputs *****
# Operation Type: AND
# RS1_ADDR: 00
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# PC: b3bf92e1
# RD_ADDR: 13
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5595000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         559 Outputs *****
# RS1_ADDR: 00
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# Y: ffff0000
# PC: b3bf92e1
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 13
# RD: ffff0000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5595000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 5595000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 5595000: uvm_test_top.env.scoreboard [SCB] Transaction         559 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5605000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 416 ===
# Operation Type: SLT
# Instruction Type: R_TYPE
# RS1: b802359e
# RS2: 964890b7
# IMM: cd871e62
# CE: 1
# RS1_ADDR: 1e
# FUNCT3: 0
# PC: 5717b33f
# RD_ADDR: 1c
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5605000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         560 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 1b
# RS1: 00003f7e
# RS2: ed5722f2
# IMM: e059a263
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 459edeba
# RD_ADDR: 1a
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5605000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         560 Outputs *****
# RS1_ADDR: 1b
# RS1: 00003f7e
# RS2: ed5722f2
# IMM: 00000263
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 459edeba
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1a
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5605000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 5605000: uvm_test_top.env.scoreboard [SCB] A: 00003f7e
# B: ed5722f2
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 5605000: uvm_test_top.env.scoreboard [SCB] Transaction         560 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5615000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 417 ===
# Operation Type: AND
# Instruction Type: I_TYPE
# RS1: cd53159f
# RS2: a9dac968
# IMM: d54395e4
# CE: 1
# RS1_ADDR: 18
# FUNCT3: 0
# PC: acb57b39
# RD_ADDR: 16
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5615000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         561 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 1e
# RS1: b802359e
# RS2: 964890b7
# IMM: cd871e62
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 5717b33f
# RD_ADDR: 1c
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5615000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         561 Outputs *****
# RS1_ADDR: 1e
# RS1: b802359e
# RS2: 964890b7
# IMM: 00000e62
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 5717b33f
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1c
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5615000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 5615000: uvm_test_top.env.scoreboard [SCB] A: b802359e
# B: 964890b7
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 5615000: uvm_test_top.env.scoreboard [SCB] Transaction         561 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5625000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 418 ===
# Operation Type: SLTU
# Instruction Type: R_TYPE
# RS1: 7fffffff
# RS2: da20eb97
# IMM: 00000000
# CE: 1
# RS1_ADDR: 1b
# FUNCT3: 6
# PC: 64f4d107
# RD_ADDR: 1c
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5625000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         562 Inputs *****
# Operation Type: AND
# RS1_ADDR: 18
# RS1: cd53159f
# RS2: a9dac968
# IMM: d54395e4
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: acb57b39
# RD_ADDR: 16
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5625000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         562 Outputs *****
# RS1_ADDR: 18
# RS1: cd53159f
# RS2: a9dac968
# IMM: 000005e4
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: c5431584
# PC: acb57b39
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 16
# RD: c5431584
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5625000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 5625000: uvm_test_top.env.scoreboard [SCB] A: cd53159f
# B: d54395e4
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 5625000: uvm_test_top.env.scoreboard [SCB] Transaction         562 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5635000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 419 ===
# Operation Type: OR
# Instruction Type: I_TYPE
# RS1: e14cb6a4
# RS2: d0fbcfb3
# IMM: f4eb4750
# CE: 1
# RS1_ADDR: 13
# FUNCT3: 0
# PC: 95951244
# RD_ADDR: 1f
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5635000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         563 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 1b
# RS1: 7fffffff
# RS2: da20eb97
# IMM: 00000000
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 64f4d107
# RD_ADDR: 1c
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5635000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         563 Outputs *****
# RS1_ADDR: 1b
# RS1: 7fffffff
# RS2: da20eb97
# IMM: 00000000
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 64f4d107
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1c
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5635000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 5635000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: da20eb97
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 5635000: uvm_test_top.env.scoreboard [SCB] Transaction         563 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5645000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 420 ===
# Operation Type: AND
# Instruction Type: R_TYPE
# RS1: 875fbfd6
# RS2: 8108a5a6
# IMM: 00000000
# CE: 1
# RS1_ADDR: 0a
# FUNCT3: 0
# PC: e73ac499
# RD_ADDR: 01
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5645000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         564 Inputs *****
# Operation Type: OR
# RS1_ADDR: 13
# RS1: e14cb6a4
# RS2: d0fbcfb3
# IMM: f4eb4750
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 95951244
# RD_ADDR: 1f
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5645000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         564 Outputs *****
# RS1_ADDR: 13
# RS1: e14cb6a4
# RS2: d0fbcfb3
# IMM: 00000750
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: f5eff7f4
# PC: 95951244
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1f
# RD: f5eff7f4
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5645000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 5645000: uvm_test_top.env.scoreboard [SCB] A: e14cb6a4
# B: f4eb4750
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 5645000: uvm_test_top.env.scoreboard [SCB] Transaction         564 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5655000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 421 ===
# Operation Type: SLT
# Instruction Type: I_TYPE
# RS1: ffffffff
# RS2: a7a91baf
# IMM: e82e5f81
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 7
# PC: 05ca8f6f
# RD_ADDR: 01
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5655000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         565 Inputs *****
# Operation Type: AND
# RS1_ADDR: 0a
# RS1: 875fbfd6
# RS2: 8108a5a6
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: e73ac499
# RD_ADDR: 01
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5655000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         565 Outputs *****
# RS1_ADDR: 0a
# RS1: 875fbfd6
# RS2: 8108a5a6
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 8108a586
# PC: e73ac499
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 01
# RD: 8108a586
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5655000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 5655000: uvm_test_top.env.scoreboard [SCB] A: 875fbfd6
# B: 8108a5a6
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 5655000: uvm_test_top.env.scoreboard [SCB] Transaction         565 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5665000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 422 ===
# Operation Type: AND
# Instruction Type: I_TYPE
# RS1: e317e7fd
# RS2: 7fffffff
# IMM: bf06340f
# CE: 1
# RS1_ADDR: 05
# FUNCT3: 1
# PC: f32ca5b0
# RD_ADDR: 06
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5665000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         566 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 00
# RS1: ffffffff
# RS2: a7a91baf
# IMM: e82e5f81
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 05ca8f6f
# RD_ADDR: 01
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5665000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         566 Outputs *****
# RS1_ADDR: 00
# RS1: ffffffff
# RS2: a7a91baf
# IMM: 00000f81
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 05ca8f6f
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 01
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5665000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 5665000: uvm_test_top.env.scoreboard [SCB] A: ffffffff
# B: e82e5f81
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 5665000: uvm_test_top.env.scoreboard [SCB] Transaction         566 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5675000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 423 ===
# Operation Type: SLT
# Instruction Type: I_TYPE
# RS1: 0000121f
# RS2: 00007f83
# IMM: 000007f4
# CE: 1
# RS1_ADDR: 1a
# FUNCT3: 1
# PC: 95232928
# RD_ADDR: 0f
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5675000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         567 Inputs *****
# Operation Type: AND
# RS1_ADDR: 05
# RS1: e317e7fd
# RS2: 7fffffff
# IMM: bf06340f
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# PC: f32ca5b0
# RD_ADDR: 06
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5675000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         567 Outputs *****
# RS1_ADDR: 05
# RS1: e317e7fd
# RS2: 7fffffff
# IMM: 0000040f
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# Y: a306240d
# PC: f32ca5b0
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 06
# RD: a306240d
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5675000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 5675000: uvm_test_top.env.scoreboard [SCB] A: e317e7fd
# B: bf06340f
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 5675000: uvm_test_top.env.scoreboard [SCB] Transaction         567 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5685000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 424 ===
# Operation Type: SUB
# Instruction Type: I_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 1f
# FUNCT3: 5
# PC: 1461b63d
# RD_ADDR: 07
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5685000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         568 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 1a
# RS1: 0000121f
# RS2: 00007f83
# IMM: 000007f4
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 95232928
# RD_ADDR: 0f
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5685000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         568 Outputs *****
# RS1_ADDR: 1a
# RS1: 0000121f
# RS2: 00007f83
# IMM: 000007f4
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 95232928
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0f
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5685000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 5685000: uvm_test_top.env.scoreboard [SCB] A: 0000121f
# B: 000007f4
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 5685000: uvm_test_top.env.scoreboard [SCB] Transaction         568 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5695000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 425 ===
# Operation Type: OR
# Instruction Type: R_TYPE
# RS1: 0000a1a1
# RS2: b349b25a
# IMM: bf3e06ee
# CE: 1
# RS1_ADDR: 1f
# FUNCT3: 3
# PC: b65f3661
# RD_ADDR: 1a
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5695000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         569 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 1f
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 1461b63d
# RD_ADDR: 07
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5695000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         569 Outputs *****
# RS1_ADDR: 1f
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 1461b63d
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 07
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5695000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 5695000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 5695000: uvm_test_top.env.scoreboard [SCB] Transaction         569 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5705000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 426 ===
# Operation Type: OR
# Instruction Type: I_TYPE
# RS1: 88347083
# RS2: a3af26f3
# IMM: fc1a0304
# CE: 1
# RS1_ADDR: 16
# FUNCT3: 1
# PC: d1675be2
# RD_ADDR: 08
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5705000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         570 Inputs *****
# Operation Type: OR
# RS1_ADDR: 1f
# RS1: 0000a1a1
# RS2: b349b25a
# IMM: bf3e06ee
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: b65f3661
# RD_ADDR: 1a
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5705000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         570 Outputs *****
# RS1_ADDR: 1f
# RS1: 0000a1a1
# RS2: b349b25a
# IMM: 000006ee
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: b349b3fb
# PC: b65f3661
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1a
# RD: b349b3fb
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5705000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 5705000: uvm_test_top.env.scoreboard [SCB] A: 0000a1a1
# B: b349b25a
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 5705000: uvm_test_top.env.scoreboard [SCB] Transaction         570 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5715000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 427 ===
# Operation Type: ADD
# Instruction Type: R_TYPE
# RS1: 93ddfae3
# RS2: a3eba5e6
# IMM: 8b90e472
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 2
# PC: 2842b326
# RD_ADDR: 17
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5715000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         571 Inputs *****
# Operation Type: OR
# RS1_ADDR: 16
# RS1: 88347083
# RS2: a3af26f3
# IMM: fc1a0304
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# PC: d1675be2
# RD_ADDR: 08
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5715000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         571 Outputs *****
# RS1_ADDR: 16
# RS1: 88347083
# RS2: a3af26f3
# IMM: 00000304
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# Y: fc3e7387
# PC: d1675be2
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 08
# RD: fc3e7387
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5715000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 5715000: uvm_test_top.env.scoreboard [SCB] A: 88347083
# B: fc1a0304
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 5715000: uvm_test_top.env.scoreboard [SCB] Transaction         571 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5725000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 428 ===
# Operation Type: SLTU
# Instruction Type: R_TYPE
# RS1: 7fffffff
# RS2: 00000000
# IMM: eb9de68a
# CE: 1
# RS1_ADDR: 08
# FUNCT3: 7
# PC: ca039be4
# RD_ADDR: 18
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5725000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         572 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 00
# RS1: 93ddfae3
# RS2: a3eba5e6
# IMM: 8b90e472
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 2842b326
# RD_ADDR: 17
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5725000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         572 Outputs *****
# RS1_ADDR: 00
# RS1: 93ddfae3
# RS2: a3eba5e6
# IMM: 00000472
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 37c9a0c9
# PC: 2842b326
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 17
# RD: 37c9a0c9
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5725000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 5725000: uvm_test_top.env.scoreboard [SCB] A: 93ddfae3
# B: a3eba5e6
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 5725000: uvm_test_top.env.scoreboard [SCB] Transaction         572 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5735000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 429 ===
# Operation Type: SLT
# Instruction Type: I_TYPE
# RS1: 8188b085
# RS2: f18bb834
# IMM: e18cb8ef
# CE: 1
# RS1_ADDR: 0e
# FUNCT3: 4
# PC: 77eb94f1
# RD_ADDR: 0e
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5735000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         573 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 08
# RS1: 7fffffff
# RS2: 00000000
# IMM: eb9de68a
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# PC: ca039be4
# RD_ADDR: 18
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5735000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         573 Outputs *****
# RS1_ADDR: 08
# RS1: 7fffffff
# RS2: 00000000
# IMM: 0000068a
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: ca039be4
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 18
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5735000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 5735000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: 00000000
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 5735000: uvm_test_top.env.scoreboard [SCB] Transaction         573 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5745000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 430 ===
# Operation Type: NEQ
# Instruction Type: R_TYPE
# RS1: a9bab810
# RS2: b36b67a0
# IMM: 00000000
# CE: 1
# RS1_ADDR: 1a
# FUNCT3: 3
# PC: 6d1df0b8
# RD_ADDR: 15
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5745000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         574 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 0e
# RS1: 8188b085
# RS2: f18bb834
# IMM: e18cb8ef
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 77eb94f1
# RD_ADDR: 0e
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5745000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         574 Outputs *****
# RS1_ADDR: 0e
# RS1: 8188b085
# RS2: f18bb834
# IMM: 000008ef
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 77eb94f1
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0e
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5745000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 5745000: uvm_test_top.env.scoreboard [SCB] A: 8188b085
# B: e18cb8ef
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 5745000: uvm_test_top.env.scoreboard [SCB] Transaction         574 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5755000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 431 ===
# Operation Type: SLT
# Instruction Type: R_TYPE
# RS1: e3363803
# RS2: a97f3fac
# IMM: ffffffff
# CE: 1
# RS1_ADDR: 02
# FUNCT3: 4
# PC: 9164edd1
# RD_ADDR: 05
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5755000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         575 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 1a
# RS1: a9bab810
# RS2: b36b67a0
# IMM: 00000000
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 6d1df0b8
# RD_ADDR: 15
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5755000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         575 Outputs *****
# RS1_ADDR: 1a
# RS1: a9bab810
# RS2: b36b67a0
# IMM: 00000000
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 6d1df0b8
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 15
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5755000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 5755000: uvm_test_top.env.scoreboard [SCB] A: a9bab810
# B: b36b67a0
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 5755000: uvm_test_top.env.scoreboard [SCB] Transaction         575 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5765000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 432 ===
# Operation Type: GE
# Instruction Type: R_TYPE
# RS1: 8f48e66e
# RS2: 7fffffff
# IMM: efbdd138
# CE: 1
# RS1_ADDR: 04
# FUNCT3: 0
# PC: ed4fb215
# RD_ADDR: 0b
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5765000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         576 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 02
# RS1: e3363803
# RS2: a97f3fac
# IMM: ffffffff
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 9164edd1
# RD_ADDR: 05
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5765000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         576 Outputs *****
# RS1_ADDR: 02
# RS1: e3363803
# RS2: a97f3fac
# IMM: 00000fff
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 9164edd1
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 05
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5765000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 5765000: uvm_test_top.env.scoreboard [SCB] A: e3363803
# B: a97f3fac
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 5765000: uvm_test_top.env.scoreboard [SCB] Transaction         576 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5775000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 433 ===
# Operation Type: SUB
# Instruction Type: R_TYPE
# RS1: 0000a655
# RS2: 000057d9
# IMM: 00000707
# CE: 1
# RS1_ADDR: 05
# FUNCT3: 3
# PC: ea506617
# RD_ADDR: 01
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5775000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         577 Inputs *****
# Operation Type: GE
# RS1_ADDR: 04
# RS1: 8f48e66e
# RS2: 7fffffff
# IMM: efbdd138
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: ed4fb215
# RD_ADDR: 0b
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5775000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         577 Outputs *****
# RS1_ADDR: 04
# RS1: 8f48e66e
# RS2: 7fffffff
# IMM: 00000138
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: ed4fb215
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0b
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5775000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 5775000: uvm_test_top.env.scoreboard [SCB] A: 8f48e66e
# B: 7fffffff
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 5775000: uvm_test_top.env.scoreboard [SCB] Transaction         577 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5785000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 434 ===
# Operation Type: EQ
# Instruction Type: R_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 11
# FUNCT3: 0
# PC: 24d3fa31
# RD_ADDR: 11
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5785000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         578 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 05
# RS1: 0000a655
# RS2: 000057d9
# IMM: 00000707
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: ea506617
# RD_ADDR: 01
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5785000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         578 Outputs *****
# RS1_ADDR: 05
# RS1: 0000a655
# RS2: 000057d9
# IMM: 00000707
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00004e7c
# PC: ea506617
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 01
# RD: 00004e7c
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5785000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 5785000: uvm_test_top.env.scoreboard [SCB] A: 0000a655
# B: 000057d9
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 5785000: uvm_test_top.env.scoreboard [SCB] Transaction         578 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5795000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 435 ===
# Operation Type: GEU
# Instruction Type: R_TYPE
# RS1: da9aa738
# RS2: 0000f97d
# IMM: bdf62e97
# CE: 1
# RS1_ADDR: 10
# FUNCT3: 0
# PC: 2d6c97fe
# RD_ADDR: 0c
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5795000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         579 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 11
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 24d3fa31
# RD_ADDR: 11
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5795000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         579 Outputs *****
# RS1_ADDR: 11
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 24d3fa31
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 11
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5795000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 5795000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 5795000: uvm_test_top.env.scoreboard [SCB] Transaction         579 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5805000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 436 ===
# Operation Type: GEU
# Instruction Type: R_TYPE
# RS1: b41ab133
# RS2: d1d4ef52
# IMM: 9a66a0a5
# CE: 1
# RS1_ADDR: 05
# FUNCT3: 4
# PC: f15acb2f
# RD_ADDR: 04
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5805000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         580 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 10
# RS1: da9aa738
# RS2: 0000f97d
# IMM: bdf62e97
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 2d6c97fe
# RD_ADDR: 0c
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5805000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         580 Outputs *****
# RS1_ADDR: 10
# RS1: da9aa738
# RS2: 0000f97d
# IMM: 00000e97
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 2d6c97fe
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0c
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5805000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 5805000: uvm_test_top.env.scoreboard [SCB] A: da9aa738
# B: 0000f97d
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 5805000: uvm_test_top.env.scoreboard [SCB] Transaction         580 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5815000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 437 ===
# Operation Type: ADD
# Instruction Type: R_TYPE
# RS1: e3e0f0b6
# RS2: dbeef5d9
# IMM: a43b2889
# CE: 1
# RS1_ADDR: 18
# FUNCT3: 7
# PC: f7f7a1df
# RD_ADDR: 01
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5815000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         581 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 05
# RS1: b41ab133
# RS2: d1d4ef52
# IMM: 9a66a0a5
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# PC: f15acb2f
# RD_ADDR: 04
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5815000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         581 Outputs *****
# RS1_ADDR: 05
# RS1: b41ab133
# RS2: d1d4ef52
# IMM: 000000a5
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: f15acb2f
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 04
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5815000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 5815000: uvm_test_top.env.scoreboard [SCB] A: b41ab133
# B: d1d4ef52
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 5815000: uvm_test_top.env.scoreboard [SCB] Transaction         581 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5825000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 438 ===
# Operation Type: NEQ
# Instruction Type: R_TYPE
# RS1: c00d7bf6
# RS2: 7fffffff
# IMM: 00000000
# CE: 1
# RS1_ADDR: 0f
# FUNCT3: 6
# PC: 38bb63e2
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5825000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         582 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 18
# RS1: e3e0f0b6
# RS2: dbeef5d9
# IMM: a43b2889
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# PC: f7f7a1df
# RD_ADDR: 01
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5825000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         582 Outputs *****
# RS1_ADDR: 18
# RS1: e3e0f0b6
# RS2: dbeef5d9
# IMM: 00000889
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# Y: bfcfe68f
# PC: f7f7a1df
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 01
# RD: bfcfe68f
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5825000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 5825000: uvm_test_top.env.scoreboard [SCB] A: e3e0f0b6
# B: dbeef5d9
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 5825000: uvm_test_top.env.scoreboard [SCB] Transaction         582 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5835000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 439 ===
# Operation Type: SUB
# Instruction Type: R_TYPE
# RS1: cdafd4d2
# RS2: ea41cd00
# IMM: f11edba0
# CE: 1
# RS1_ADDR: 19
# FUNCT3: 1
# PC: 8ae41735
# RD_ADDR: 16
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5835000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         583 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 0f
# RS1: c00d7bf6
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 38bb63e2
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5835000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         583 Outputs *****
# RS1_ADDR: 0f
# RS1: c00d7bf6
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 38bb63e2
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5835000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 5835000: uvm_test_top.env.scoreboard [SCB] A: c00d7bf6
# B: 7fffffff
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 5835000: uvm_test_top.env.scoreboard [SCB] Transaction         583 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5845000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 440 ===
# Operation Type: AND
# Instruction Type: I_TYPE
# RS1: 00000000
# RS2: bef5554a
# IMM: a249bc13
# CE: 1
# RS1_ADDR: 1a
# FUNCT3: 0
# PC: ce8b2ea9
# RD_ADDR: 18
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5845000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         584 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 19
# RS1: cdafd4d2
# RS2: ea41cd00
# IMM: f11edba0
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 8ae41735
# RD_ADDR: 16
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5845000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         584 Outputs *****
# RS1_ADDR: 19
# RS1: cdafd4d2
# RS2: ea41cd00
# IMM: 00000ba0
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# Y: e36e07d2
# PC: 8ae41735
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 16
# RD: e36e07d2
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5845000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 5845000: uvm_test_top.env.scoreboard [SCB] A: cdafd4d2
# B: ea41cd00
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 5845000: uvm_test_top.env.scoreboard [SCB] Transaction         584 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5855000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 441 ===
# Operation Type: GEU
# Instruction Type: I_TYPE
# RS1: fd73e5fb
# RS2: 9f848a37
# IMM: ffffffff
# CE: 1
# RS1_ADDR: 1b
# FUNCT3: 6
# PC: 246b2dfc
# RD_ADDR: 06
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5855000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         585 Inputs *****
# Operation Type: AND
# RS1_ADDR: 1a
# RS1: 00000000
# RS2: bef5554a
# IMM: a249bc13
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: ce8b2ea9
# RD_ADDR: 18
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5855000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         585 Outputs *****
# RS1_ADDR: 1a
# RS1: 00000000
# RS2: bef5554a
# IMM: 00000c13
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: ce8b2ea9
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 18
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5855000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 5855000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: a249bc13
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 5855000: uvm_test_top.env.scoreboard [SCB] Transaction         585 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5865000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 442 ===
# Operation Type: ADD
# Instruction Type: R_TYPE
# RS1: 7fffffff
# RS2: b1fc4368
# IMM: bad265f9
# CE: 1
# RS1_ADDR: 19
# FUNCT3: 6
# PC: 41532327
# RD_ADDR: 08
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5865000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         586 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 1b
# RS1: fd73e5fb
# RS2: 9f848a37
# IMM: ffffffff
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 246b2dfc
# RD_ADDR: 06
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5865000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         586 Outputs *****
# RS1_ADDR: 1b
# RS1: fd73e5fb
# RS2: 9f848a37
# IMM: 00000fff
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 246b2dfc
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 06
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5865000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 5865000: uvm_test_top.env.scoreboard [SCB] A: fd73e5fb
# B: ffffffff
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 5865000: uvm_test_top.env.scoreboard [SCB] Transaction         586 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5875000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 443 ===
# Operation Type: EQ
# Instruction Type: R_TYPE
# RS1: 000016e8
# RS2: 0000ce2e
# IMM: 00000033
# CE: 1
# RS1_ADDR: 13
# FUNCT3: 5
# PC: 53912894
# RD_ADDR: 04
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5875000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         587 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 19
# RS1: 7fffffff
# RS2: b1fc4368
# IMM: bad265f9
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 41532327
# RD_ADDR: 08
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5875000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         587 Outputs *****
# RS1_ADDR: 19
# RS1: 7fffffff
# RS2: b1fc4368
# IMM: 000005f9
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 31fc4367
# PC: 41532327
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 08
# RD: 31fc4367
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5875000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 5875000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: b1fc4368
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 5875000: uvm_test_top.env.scoreboard [SCB] Transaction         587 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5885000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 444 ===
# Operation Type: SLTU
# Instruction Type: I_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 17
# FUNCT3: 5
# PC: f5c74899
# RD_ADDR: 0f
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5885000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         588 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 13
# RS1: 000016e8
# RS2: 0000ce2e
# IMM: 00000033
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 53912894
# RD_ADDR: 04
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5885000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         588 Outputs *****
# RS1_ADDR: 13
# RS1: 000016e8
# RS2: 0000ce2e
# IMM: 00000033
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 53912894
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 04
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5885000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 5885000: uvm_test_top.env.scoreboard [SCB] A: 000016e8
# B: 0000ce2e
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 5885000: uvm_test_top.env.scoreboard [SCB] Transaction         588 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5895000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 445 ===
# Operation Type: OR
# Instruction Type: I_TYPE
# RS1: 0000a3be
# RS2: a16a8755
# IMM: d715db2b
# CE: 1
# RS1_ADDR: 09
# FUNCT3: 1
# PC: 5d431309
# RD_ADDR: 0b
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5895000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         589 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 17
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: f5c74899
# RD_ADDR: 0f
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5895000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         589 Outputs *****
# RS1_ADDR: 17
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: f5c74899
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0f
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5895000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 5895000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 5895000: uvm_test_top.env.scoreboard [SCB] Transaction         589 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5905000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 446 ===
# Operation Type: SLT
# Instruction Type: I_TYPE
# RS1: cca184c9
# RS2: ca2f14ae
# IMM: 9d19f198
# CE: 1
# RS1_ADDR: 19
# FUNCT3: 3
# PC: 85c7f3be
# RD_ADDR: 02
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5905000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         590 Inputs *****
# Operation Type: OR
# RS1_ADDR: 09
# RS1: 0000a3be
# RS2: a16a8755
# IMM: d715db2b
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 5d431309
# RD_ADDR: 0b
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5905000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         590 Outputs *****
# RS1_ADDR: 09
# RS1: 0000a3be
# RS2: a16a8755
# IMM: 00000b2b
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# Y: d715fbbf
# PC: 5d431309
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0b
# RD: d715fbbf
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5905000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 5905000: uvm_test_top.env.scoreboard [SCB] A: 0000a3be
# B: d715db2b
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 5905000: uvm_test_top.env.scoreboard [SCB] Transaction         590 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5915000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 447 ===
# Operation Type: ADD
# Instruction Type: R_TYPE
# RS1: c6df2d0d
# RS2: 8b817ea2
# IMM: b992e62d
# CE: 1
# RS1_ADDR: 19
# FUNCT3: 3
# PC: 89250291
# RD_ADDR: 1e
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5915000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         591 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 19
# RS1: cca184c9
# RS2: ca2f14ae
# IMM: 9d19f198
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 85c7f3be
# RD_ADDR: 02
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5915000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         591 Outputs *****
# RS1_ADDR: 19
# RS1: cca184c9
# RS2: ca2f14ae
# IMM: 00000198
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 85c7f3be
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 02
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5915000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 5915000: uvm_test_top.env.scoreboard [SCB] A: cca184c9
# B: 9d19f198
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 5915000: uvm_test_top.env.scoreboard [SCB] Transaction         591 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5925000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 448 ===
# Operation Type: SLTU
# Instruction Type: I_TYPE
# RS1: 7fffffff
# RS2: 00000000
# IMM: 8aeba265
# CE: 1
# RS1_ADDR: 15
# FUNCT3: 5
# PC: a8130337
# RD_ADDR: 0a
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5925000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         592 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 19
# RS1: c6df2d0d
# RS2: 8b817ea2
# IMM: b992e62d
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 89250291
# RD_ADDR: 1e
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5925000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         592 Outputs *****
# RS1_ADDR: 19
# RS1: c6df2d0d
# RS2: 8b817ea2
# IMM: 0000062d
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 5260abaf
# PC: 89250291
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1e
# RD: 5260abaf
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5925000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 5925000: uvm_test_top.env.scoreboard [SCB] A: c6df2d0d
# B: 8b817ea2
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 5925000: uvm_test_top.env.scoreboard [SCB] Transaction         592 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5935000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 449 ===
# Operation Type: SUB
# Instruction Type: R_TYPE
# RS1: f9f4a144
# RS2: ec87f3e3
# IMM: c1a2c963
# CE: 1
# RS1_ADDR: 1a
# FUNCT3: 0
# PC: 321fa915
# RD_ADDR: 0c
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5935000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         593 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 15
# RS1: 7fffffff
# RS2: 00000000
# IMM: 8aeba265
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: a8130337
# RD_ADDR: 0a
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5935000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         593 Outputs *****
# RS1_ADDR: 15
# RS1: 7fffffff
# RS2: 00000000
# IMM: 00000265
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: a8130337
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0a
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5935000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 5935000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: 8aeba265
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 5935000: uvm_test_top.env.scoreboard [SCB] Transaction         593 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5945000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 450 ===
# Operation Type: GEU
# Instruction Type: R_TYPE
# RS1: b8a91d44
# RS2: 00000000
# IMM: c592ec94
# CE: 1
# RS1_ADDR: 10
# FUNCT3: 4
# PC: 13fbc163
# RD_ADDR: 13
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5945000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         594 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 1a
# RS1: f9f4a144
# RS2: ec87f3e3
# IMM: c1a2c963
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 321fa915
# RD_ADDR: 0c
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5945000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         594 Outputs *****
# RS1_ADDR: 1a
# RS1: f9f4a144
# RS2: ec87f3e3
# IMM: 00000963
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 0d6cad61
# PC: 321fa915
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0c
# RD: 0d6cad61
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5945000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 5945000: uvm_test_top.env.scoreboard [SCB] A: f9f4a144
# B: ec87f3e3
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 5945000: uvm_test_top.env.scoreboard [SCB] Transaction         594 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5955000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 451 ===
# Operation Type: NEQ
# Instruction Type: I_TYPE
# RS1: e05b912e
# RS2: ffffffff
# IMM: d9ff6d9d
# CE: 1
# RS1_ADDR: 1f
# FUNCT3: 0
# PC: 3d2be4ee
# RD_ADDR: 0e
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5955000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         595 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 10
# RS1: b8a91d44
# RS2: 00000000
# IMM: c592ec94
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 13fbc163
# RD_ADDR: 13
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5955000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         595 Outputs *****
# RS1_ADDR: 10
# RS1: b8a91d44
# RS2: 00000000
# IMM: 00000c94
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 13fbc163
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 13
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5955000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 5955000: uvm_test_top.env.scoreboard [SCB] A: b8a91d44
# B: 00000000
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 5955000: uvm_test_top.env.scoreboard [SCB] Transaction         595 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5965000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 452 ===
# Operation Type: EQ
# Instruction Type: I_TYPE
# RS1: 7fffffff
# RS2: 9d9d075e
# IMM: dbd42dd8
# CE: 1
# RS1_ADDR: 18
# FUNCT3: 1
# PC: 00ec9457
# RD_ADDR: 1a
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5965000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         596 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 1f
# RS1: e05b912e
# RS2: ffffffff
# IMM: d9ff6d9d
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 3d2be4ee
# RD_ADDR: 0e
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5965000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         596 Outputs *****
# RS1_ADDR: 1f
# RS1: e05b912e
# RS2: ffffffff
# IMM: 00000d9d
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 3d2be4ee
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0e
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5965000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 5965000: uvm_test_top.env.scoreboard [SCB] A: e05b912e
# B: d9ff6d9d
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 5965000: uvm_test_top.env.scoreboard [SCB] Transaction         596 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5975000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 453 ===
# Operation Type: ADD
# Instruction Type: I_TYPE
# RS1: 00007a39
# RS2: 00008431
# IMM: 000009f7
# CE: 1
# RS1_ADDR: 19
# FUNCT3: 3
# PC: b3f03e73
# RD_ADDR: 1a
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5975000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         597 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 18
# RS1: 7fffffff
# RS2: 9d9d075e
# IMM: dbd42dd8
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 00ec9457
# RD_ADDR: 1a
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5975000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         597 Outputs *****
# RS1_ADDR: 18
# RS1: 7fffffff
# RS2: 9d9d075e
# IMM: 00000dd8
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 00ec9457
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1a
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5975000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 5975000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: dbd42dd8
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 5975000: uvm_test_top.env.scoreboard [SCB] Transaction         597 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5985000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 454 ===
# Operation Type: EQ
# Instruction Type: R_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 0c
# FUNCT3: 7
# PC: e479c0c0
# RD_ADDR: 12
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5985000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         598 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 19
# RS1: 00007a39
# RS2: 00008431
# IMM: 000009f7
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: b3f03e73
# RD_ADDR: 1a
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5985000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         598 Outputs *****
# RS1_ADDR: 19
# RS1: 00007a39
# RS2: 00008431
# IMM: 000009f7
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00008430
# PC: b3f03e73
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1a
# RD: 00008430
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5985000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 5985000: uvm_test_top.env.scoreboard [SCB] A: 00007a39
# B: 000009f7
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 5985000: uvm_test_top.env.scoreboard [SCB] Transaction         598 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 5995000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 455 ===
# Operation Type: ADD
# Instruction Type: R_TYPE
# RS1: e89c13be
# RS2: 0000fbd2
# IMM: d3430fcb
# CE: 1
# RS1_ADDR: 04
# FUNCT3: 2
# PC: 8a0f50b4
# RD_ADDR: 01
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 5995000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         599 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 0c
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# PC: e479c0c0
# RD_ADDR: 12
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 5995000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         599 Outputs *****
# RS1_ADDR: 0c
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: e479c0c0
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 12
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 5995000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 5995000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 5995000: uvm_test_top.env.scoreboard [SCB] Transaction         599 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6005000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 456 ===
# Operation Type: SLT
# Instruction Type: I_TYPE
# RS1: 8b0aa244
# RS2: f78a7797
# IMM: b4a0d5ca
# CE: 1
# RS1_ADDR: 16
# FUNCT3: 4
# PC: 7c619e75
# RD_ADDR: 1f
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6005000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         600 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 04
# RS1: e89c13be
# RS2: 0000fbd2
# IMM: d3430fcb
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 8a0f50b4
# RD_ADDR: 01
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6005000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         600 Outputs *****
# RS1_ADDR: 04
# RS1: e89c13be
# RS2: 0000fbd2
# IMM: 00000fcb
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# Y: e89d0f90
# PC: 8a0f50b4
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 01
# RD: e89d0f90
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6005000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 6005000: uvm_test_top.env.scoreboard [SCB] A: e89c13be
# B: 0000fbd2
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 6005000: uvm_test_top.env.scoreboard [SCB] Transaction         600 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6015000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 457 ===
# Operation Type: ADD
# Instruction Type: I_TYPE
# RS1: f65c5c61
# RS2: f0c09987
# IMM: af5930b5
# CE: 1
# RS1_ADDR: 0b
# FUNCT3: 0
# PC: 6f81111b
# RD_ADDR: 19
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6015000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         601 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 16
# RS1: 8b0aa244
# RS2: f78a7797
# IMM: b4a0d5ca
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 7c619e75
# RD_ADDR: 1f
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6015000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         601 Outputs *****
# RS1_ADDR: 16
# RS1: 8b0aa244
# RS2: f78a7797
# IMM: 000005ca
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 7c619e75
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1f
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6015000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 6015000: uvm_test_top.env.scoreboard [SCB] A: 8b0aa244
# B: b4a0d5ca
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 6015000: uvm_test_top.env.scoreboard [SCB] Transaction         601 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6025000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 458 ===
# Operation Type: SUB
# Instruction Type: I_TYPE
# RS1: 7fffffff
# RS2: 00000000
# IMM: f1692137
# CE: 1
# RS1_ADDR: 04
# FUNCT3: 5
# PC: e195d18d
# RD_ADDR: 1e
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6025000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         602 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 0b
# RS1: f65c5c61
# RS2: f0c09987
# IMM: af5930b5
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 6f81111b
# RD_ADDR: 19
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6025000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         602 Outputs *****
# RS1_ADDR: 0b
# RS1: f65c5c61
# RS2: f0c09987
# IMM: 000000b5
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: a5b58d16
# PC: 6f81111b
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 19
# RD: a5b58d16
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6025000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 6025000: uvm_test_top.env.scoreboard [SCB] A: f65c5c61
# B: af5930b5
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 6025000: uvm_test_top.env.scoreboard [SCB] Transaction         602 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6035000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 459 ===
# Operation Type: ADD
# Instruction Type: I_TYPE
# RS1: de33960c
# RS2: d7b00d37
# IMM: cf45dc19
# CE: 1
# RS1_ADDR: 1d
# FUNCT3: 1
# PC: 354134ca
# RD_ADDR: 0b
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6035000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         603 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 04
# RS1: 7fffffff
# RS2: 00000000
# IMM: f1692137
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: e195d18d
# RD_ADDR: 1e
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6035000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         603 Outputs *****
# RS1_ADDR: 04
# RS1: 7fffffff
# RS2: 00000000
# IMM: 00000137
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 8e96dec8
# PC: e195d18d
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1e
# RD: 8e96dec8
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6035000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 6035000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: f1692137
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 6035000: uvm_test_top.env.scoreboard [SCB] Transaction         603 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6045000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 460 ===
# Operation Type: NEQ
# Instruction Type: I_TYPE
# RS1: 00000000
# RS2: a7714232
# IMM: dd0434bf
# CE: 1
# RS1_ADDR: 07
# FUNCT3: 3
# PC: 9561aa99
# RD_ADDR: 0e
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6045000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         604 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 1d
# RS1: de33960c
# RS2: d7b00d37
# IMM: cf45dc19
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 354134ca
# RD_ADDR: 0b
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6045000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         604 Outputs *****
# RS1_ADDR: 1d
# RS1: de33960c
# RS2: d7b00d37
# IMM: 00000c19
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# Y: ad797225
# PC: 354134ca
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0b
# RD: ad797225
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6045000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 6045000: uvm_test_top.env.scoreboard [SCB] A: de33960c
# B: cf45dc19
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 6045000: uvm_test_top.env.scoreboard [SCB] Transaction         604 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6055000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 461 ===
# Operation Type: GEU
# Instruction Type: R_TYPE
# RS1: bcf96f93
# RS2: ffffffff
# IMM: bd7669d8
# CE: 1
# RS1_ADDR: 19
# FUNCT3: 3
# PC: 9b67ec9c
# RD_ADDR: 12
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6055000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         605 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 07
# RS1: 00000000
# RS2: a7714232
# IMM: dd0434bf
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 9561aa99
# RD_ADDR: 0e
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6055000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         605 Outputs *****
# RS1_ADDR: 07
# RS1: 00000000
# RS2: a7714232
# IMM: 000004bf
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 9561aa99
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0e
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6055000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 6055000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: dd0434bf
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 6055000: uvm_test_top.env.scoreboard [SCB] Transaction         605 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6065000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 462 ===
# Operation Type: ADD
# Instruction Type: R_TYPE
# RS1: 7fffffff
# RS2: f8189d75
# IMM: 806d78de
# CE: 1
# RS1_ADDR: 1c
# FUNCT3: 3
# PC: d529f17b
# RD_ADDR: 11
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6065000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         606 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 19
# RS1: bcf96f93
# RS2: ffffffff
# IMM: bd7669d8
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 9b67ec9c
# RD_ADDR: 12
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6065000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         606 Outputs *****
# RS1_ADDR: 19
# RS1: bcf96f93
# RS2: ffffffff
# IMM: 000009d8
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 9b67ec9c
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 12
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6065000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 6065000: uvm_test_top.env.scoreboard [SCB] A: bcf96f93
# B: ffffffff
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 6065000: uvm_test_top.env.scoreboard [SCB] Transaction         606 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6075000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 463 ===
# Operation Type: SLT
# Instruction Type: I_TYPE
# RS1: 0000cde7
# RS2: 0000a0f5
# IMM: 00000a47
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 7
# PC: a7e466ae
# RD_ADDR: 0c
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6075000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         607 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 1c
# RS1: 7fffffff
# RS2: f8189d75
# IMM: 806d78de
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: d529f17b
# RD_ADDR: 11
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6075000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         607 Outputs *****
# RS1_ADDR: 1c
# RS1: 7fffffff
# RS2: f8189d75
# IMM: 000008de
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 78189d74
# PC: d529f17b
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 11
# RD: 78189d74
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6075000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 6075000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: f8189d75
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 6075000: uvm_test_top.env.scoreboard [SCB] Transaction         607 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6085000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 464 ===
# Operation Type: ADD
# Instruction Type: R_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 0c
# FUNCT3: 6
# PC: 3e0a622e
# RD_ADDR: 04
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6085000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         608 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 00
# RS1: 0000cde7
# RS2: 0000a0f5
# IMM: 00000a47
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# PC: a7e466ae
# RD_ADDR: 0c
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6085000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         608 Outputs *****
# RS1_ADDR: 00
# RS1: 0000cde7
# RS2: 0000a0f5
# IMM: 00000a47
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: a7e466ae
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0c
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6085000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 6085000: uvm_test_top.env.scoreboard [SCB] A: 0000cde7
# B: 00000a47
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 6085000: uvm_test_top.env.scoreboard [SCB] Transaction         608 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6095000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 465 ===
# Operation Type: SLTU
# Instruction Type: I_TYPE
# RS1: 000097d5
# RS2: 819d2395
# IMM: bb37b2cd
# CE: 1
# RS1_ADDR: 0e
# FUNCT3: 3
# PC: 028de99b
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6095000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         609 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 0c
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 3e0a622e
# RD_ADDR: 04
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6095000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         609 Outputs *****
# RS1_ADDR: 0c
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# Y: fffe0000
# PC: 3e0a622e
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 04
# RD: fffe0000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6095000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 6095000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 6095000: uvm_test_top.env.scoreboard [SCB] Transaction         609 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6105000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 466 ===
# Operation Type: SUB
# Instruction Type: I_TYPE
# RS1: f1716675
# RS2: c11865e5
# IMM: bb0f8261
# CE: 1
# RS1_ADDR: 05
# FUNCT3: 5
# PC: d732af4b
# RD_ADDR: 15
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6105000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         610 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 0e
# RS1: 000097d5
# RS2: 819d2395
# IMM: bb37b2cd
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 028de99b
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6105000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         610 Outputs *****
# RS1_ADDR: 0e
# RS1: 000097d5
# RS2: 819d2395
# IMM: 000002cd
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 028de99b
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6105000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 6105000: uvm_test_top.env.scoreboard [SCB] A: 000097d5
# B: bb37b2cd
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 6105000: uvm_test_top.env.scoreboard [SCB] Transaction         610 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6115000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 467 ===
# Operation Type: GE
# Instruction Type: R_TYPE
# RS1: e70a008f
# RS2: e70a008f
# IMM: dc6514e8
# CE: 1
# RS1_ADDR: 1c
# FUNCT3: 1
# PC: f8652aa0
# RD_ADDR: 19
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6115000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         611 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 05
# RS1: f1716675
# RS2: c11865e5
# IMM: bb0f8261
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: d732af4b
# RD_ADDR: 15
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6115000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         611 Outputs *****
# RS1_ADDR: 05
# RS1: f1716675
# RS2: c11865e5
# IMM: 00000261
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 3661e414
# PC: d732af4b
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 15
# RD: 3661e414
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6115000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 6115000: uvm_test_top.env.scoreboard [SCB] A: f1716675
# B: bb0f8261
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 6115000: uvm_test_top.env.scoreboard [SCB] Transaction         611 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6125000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 468 ===
# Operation Type: ADD
# Instruction Type: I_TYPE
# RS1: e3dee2ee
# RS2: 7fffffff
# IMM: 00000000
# CE: 1
# RS1_ADDR: 16
# FUNCT3: 2
# PC: 3b63b1d8
# RD_ADDR: 06
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6125000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         612 Inputs *****
# Operation Type: GE
# RS1_ADDR: 1c
# RS1: e70a008f
# RS2: e70a008f
# IMM: dc6514e8
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# PC: f8652aa0
# RD_ADDR: 19
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6125000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         612 Outputs *****
# RS1_ADDR: 1c
# RS1: e70a008f
# RS2: e70a008f
# IMM: 000004e8
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: f8652aa0
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 19
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6125000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 6125000: uvm_test_top.env.scoreboard [SCB] A: e70a008f
# B: e70a008f
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 6125000: uvm_test_top.env.scoreboard [SCB] Transaction         612 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6135000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 469 ===
# Operation Type: GEU
# Instruction Type: I_TYPE
# RS1: ddfaf5c2
# RS2: 96b0c7c7
# IMM: 92eec779
# CE: 1
# RS1_ADDR: 03
# FUNCT3: 2
# PC: 34c6eb6b
# RD_ADDR: 16
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6135000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         613 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 16
# RS1: e3dee2ee
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 3b63b1d8
# RD_ADDR: 06
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6135000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         613 Outputs *****
# RS1_ADDR: 16
# RS1: e3dee2ee
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# Y: e3dee2ee
# PC: 3b63b1d8
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 06
# RD: e3dee2ee
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6135000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 6135000: uvm_test_top.env.scoreboard [SCB] A: e3dee2ee
# B: 00000000
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 6135000: uvm_test_top.env.scoreboard [SCB] Transaction         613 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6145000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 470 ===
# Operation Type: GE
# Instruction Type: R_TYPE
# RS1: 00000000
# RS2: d3b9958d
# IMM: a5205e3b
# CE: 1
# RS1_ADDR: 1b
# FUNCT3: 6
# PC: d0dc9f01
# RD_ADDR: 1f
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6145000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         614 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 03
# RS1: ddfaf5c2
# RS2: 96b0c7c7
# IMM: 92eec779
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 34c6eb6b
# RD_ADDR: 16
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6145000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         614 Outputs *****
# RS1_ADDR: 03
# RS1: ddfaf5c2
# RS2: 96b0c7c7
# IMM: 00000779
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 34c6eb6b
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 16
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6145000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 6145000: uvm_test_top.env.scoreboard [SCB] A: ddfaf5c2
# B: 92eec779
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 6145000: uvm_test_top.env.scoreboard [SCB] Transaction         614 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6155000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 471 ===
# Operation Type: EQ
# Instruction Type: I_TYPE
# RS1: ffffffff
# RS2: 90f12134
# IMM: c6736602
# CE: 1
# RS1_ADDR: 09
# FUNCT3: 7
# PC: 2753006e
# RD_ADDR: 19
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6155000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         615 Inputs *****
# Operation Type: GE
# RS1_ADDR: 1b
# RS1: 00000000
# RS2: d3b9958d
# IMM: a5205e3b
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# PC: d0dc9f01
# RD_ADDR: 1f
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6155000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         615 Outputs *****
# RS1_ADDR: 1b
# RS1: 00000000
# RS2: d3b9958d
# IMM: 00000e3b
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: d0dc9f01
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1f
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6155000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 6155000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: d3b9958d
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 6155000: uvm_test_top.env.scoreboard [SCB] Transaction         615 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6165000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 472 ===
# Operation Type: XOR
# Instruction Type: R_TYPE
# RS1: 7fffffff
# RS2: dd7f8dbb
# IMM: b17528d5
# CE: 1
# RS1_ADDR: 15
# FUNCT3: 3
# PC: b9d56f77
# RD_ADDR: 1e
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6165000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         616 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 09
# RS1: ffffffff
# RS2: 90f12134
# IMM: c6736602
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 2753006e
# RD_ADDR: 19
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6165000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         616 Outputs *****
# RS1_ADDR: 09
# RS1: ffffffff
# RS2: 90f12134
# IMM: 00000602
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 2753006e
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 19
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6165000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 6165000: uvm_test_top.env.scoreboard [SCB] A: ffffffff
# B: c6736602
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 6165000: uvm_test_top.env.scoreboard [SCB] Transaction         616 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6175000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 473 ===
# Operation Type: GEU
# Instruction Type: R_TYPE
# RS1: 000033a2
# RS2: 00005655
# IMM: 0000087b
# CE: 1
# RS1_ADDR: 1e
# FUNCT3: 6
# PC: 9bdcb93d
# RD_ADDR: 11
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6175000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         617 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 15
# RS1: 7fffffff
# RS2: dd7f8dbb
# IMM: b17528d5
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: b9d56f77
# RD_ADDR: 1e
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6175000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         617 Outputs *****
# RS1_ADDR: 15
# RS1: 7fffffff
# RS2: dd7f8dbb
# IMM: 000008d5
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: a2807244
# PC: b9d56f77
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1e
# RD: a2807244
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6175000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 6175000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: dd7f8dbb
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 6175000: uvm_test_top.env.scoreboard [SCB] Transaction         617 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6185000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 474 ===
# Operation Type: XOR
# Instruction Type: I_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 01
# FUNCT3: 1
# PC: 9324be3b
# RD_ADDR: 19
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6185000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         618 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 1e
# RS1: 000033a2
# RS2: 00005655
# IMM: 0000087b
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 9bdcb93d
# RD_ADDR: 11
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6185000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         618 Outputs *****
# RS1_ADDR: 1e
# RS1: 000033a2
# RS2: 00005655
# IMM: 0000087b
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 9bdcb93d
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 11
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6185000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 6185000: uvm_test_top.env.scoreboard [SCB] A: 000033a2
# B: 00005655
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 6185000: uvm_test_top.env.scoreboard [SCB] Transaction         618 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6195000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 475 ===
# Operation Type: OR
# Instruction Type: I_TYPE
# RS1: 7fffb55e
# RS2: fb23a59c
# IMM: db97815f
# CE: 1
# RS1_ADDR: 07
# FUNCT3: 1
# PC: eccf0d15
# RD_ADDR: 09
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6195000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         619 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 01
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 9324be3b
# RD_ADDR: 19
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6195000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         619 Outputs *****
# RS1_ADDR: 01
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 9324be3b
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 19
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6195000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 6195000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 6195000: uvm_test_top.env.scoreboard [SCB] Transaction         619 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6205000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 476 ===
# Operation Type: SLT
# Instruction Type: I_TYPE
# RS1: 8268aa9f
# RS2: e97999c3
# IMM: d471372e
# CE: 1
# RS1_ADDR: 02
# FUNCT3: 3
# PC: a35bae67
# RD_ADDR: 1c
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6205000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         620 Inputs *****
# Operation Type: OR
# RS1_ADDR: 07
# RS1: 7fffb55e
# RS2: fb23a59c
# IMM: db97815f
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# PC: eccf0d15
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6205000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         620 Outputs *****
# RS1_ADDR: 07
# RS1: 7fffb55e
# RS2: fb23a59c
# IMM: 0000015f
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# Y: ffffb55f
# PC: eccf0d15
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: ffffb55f
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6205000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 6205000: uvm_test_top.env.scoreboard [SCB] A: 7fffb55e
# B: db97815f
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 6205000: uvm_test_top.env.scoreboard [SCB] Transaction         620 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6215000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 477 ===
# Operation Type: SUB
# Instruction Type: I_TYPE
# RS1: ef66e47c
# RS2: 95987ac3
# IMM: d6a6934d
# CE: 1
# RS1_ADDR: 1e
# FUNCT3: 5
# PC: be025a5b
# RD_ADDR: 01
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6215000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         621 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 02
# RS1: 8268aa9f
# RS2: e97999c3
# IMM: d471372e
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: a35bae67
# RD_ADDR: 1c
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6215000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         621 Outputs *****
# RS1_ADDR: 02
# RS1: 8268aa9f
# RS2: e97999c3
# IMM: 0000072e
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: a35bae67
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1c
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6215000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 6215000: uvm_test_top.env.scoreboard [SCB] A: 8268aa9f
# B: d471372e
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 6215000: uvm_test_top.env.scoreboard [SCB] Transaction         621 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6225000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 478 ===
# Operation Type: SLTU
# Instruction Type: R_TYPE
# RS1: 9c58dfd6
# RS2: 7fffffff
# IMM: 00000000
# CE: 1
# RS1_ADDR: 0b
# FUNCT3: 3
# PC: ae7d2aba
# RD_ADDR: 14
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6225000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         622 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 1e
# RS1: ef66e47c
# RS2: 95987ac3
# IMM: d6a6934d
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: be025a5b
# RD_ADDR: 01
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6225000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         622 Outputs *****
# RS1_ADDR: 1e
# RS1: ef66e47c
# RS2: 95987ac3
# IMM: 0000034d
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 18c0512f
# PC: be025a5b
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 01
# RD: 18c0512f
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6225000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 6225000: uvm_test_top.env.scoreboard [SCB] A: ef66e47c
# B: d6a6934d
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 6225000: uvm_test_top.env.scoreboard [SCB] Transaction         622 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6235000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 479 ===
# Operation Type: OR
# Instruction Type: R_TYPE
# RS1: 95a9ad4e
# RS2: e3850b80
# IMM: aef7189f
# CE: 1
# RS1_ADDR: 0d
# FUNCT3: 6
# PC: b3845a9d
# RD_ADDR: 03
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6235000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         623 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 0b
# RS1: 9c58dfd6
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: ae7d2aba
# RD_ADDR: 14
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6235000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         623 Outputs *****
# RS1_ADDR: 0b
# RS1: 9c58dfd6
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: ae7d2aba
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 14
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6235000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 6235000: uvm_test_top.env.scoreboard [SCB] A: 9c58dfd6
# B: 7fffffff
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 6235000: uvm_test_top.env.scoreboard [SCB] Transaction         623 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6245000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 480 ===
# Operation Type: SUB
# Instruction Type: I_TYPE
# RS1: f1765d44
# RS2: 00000000
# IMM: fc6602d4
# CE: 1
# RS1_ADDR: 01
# FUNCT3: 7
# PC: 311b701a
# RD_ADDR: 02
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6245000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         624 Inputs *****
# Operation Type: OR
# RS1_ADDR: 0d
# RS1: 95a9ad4e
# RS2: e3850b80
# IMM: aef7189f
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# PC: b3845a9d
# RD_ADDR: 03
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6245000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         624 Outputs *****
# RS1_ADDR: 0d
# RS1: 95a9ad4e
# RS2: e3850b80
# IMM: 0000089f
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# Y: f7adafce
# PC: b3845a9d
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 03
# RD: f7adafce
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6245000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 6245000: uvm_test_top.env.scoreboard [SCB] A: 95a9ad4e
# B: e3850b80
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 6245000: uvm_test_top.env.scoreboard [SCB] Transaction         624 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6255000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 481 ===
# Operation Type: GEU
# Instruction Type: R_TYPE
# RS1: ffffffff
# RS2: 9ef4463b
# IMM: eae9de60
# CE: 1
# RS1_ADDR: 03
# FUNCT3: 2
# PC: ce662062
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6255000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         625 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 01
# RS1: f1765d44
# RS2: 00000000
# IMM: fc6602d4
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 311b701a
# RD_ADDR: 02
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6255000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         625 Outputs *****
# RS1_ADDR: 01
# RS1: f1765d44
# RS2: 00000000
# IMM: 000002d4
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# Y: f5105a70
# PC: 311b701a
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 02
# RD: f5105a70
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6255000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 6255000: uvm_test_top.env.scoreboard [SCB] A: f1765d44
# B: fc6602d4
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 6255000: uvm_test_top.env.scoreboard [SCB] Transaction         625 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6265000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 482 ===
# Operation Type: SLTU
# Instruction Type: R_TYPE
# RS1: e3aa195e
# RS2: 7fffffff
# IMM: df08f433
# CE: 1
# RS1_ADDR: 07
# FUNCT3: 6
# PC: f1b16fcd
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6265000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         626 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 03
# RS1: ffffffff
# RS2: 9ef4463b
# IMM: eae9de60
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# PC: ce662062
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6265000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         626 Outputs *****
# RS1_ADDR: 03
# RS1: ffffffff
# RS2: 9ef4463b
# IMM: 00000e60
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: ce662062
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6265000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 6265000: uvm_test_top.env.scoreboard [SCB] A: ffffffff
# B: 9ef4463b
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 6265000: uvm_test_top.env.scoreboard [SCB] Transaction         626 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6275000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 483 ===
# Operation Type: OR
# Instruction Type: R_TYPE
# RS1: 000016f8
# RS2: 0000d93a
# IMM: 0000046a
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 1
# PC: f04a8258
# RD_ADDR: 0b
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6275000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         627 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 07
# RS1: e3aa195e
# RS2: 7fffffff
# IMM: df08f433
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# PC: f1b16fcd
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6275000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         627 Outputs *****
# RS1_ADDR: 07
# RS1: e3aa195e
# RS2: 7fffffff
# IMM: 00000433
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: f1b16fcd
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6275000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 6275000: uvm_test_top.env.scoreboard [SCB] A: e3aa195e
# B: 7fffffff
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 6275000: uvm_test_top.env.scoreboard [SCB] Transaction         627 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6285000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 484 ===
# Operation Type: XOR
# Instruction Type: I_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 0e
# FUNCT3: 3
# PC: c845fc5a
# RD_ADDR: 13
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6285000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         628 Inputs *****
# Operation Type: OR
# RS1_ADDR: 00
# RS1: 000016f8
# RS2: 0000d93a
# IMM: 0000046a
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# PC: f04a8258
# RD_ADDR: 0b
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6285000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         628 Outputs *****
# RS1_ADDR: 00
# RS1: 000016f8
# RS2: 0000d93a
# IMM: 0000046a
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 0000dffa
# PC: f04a8258
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0b
# RD: 0000dffa
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6285000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 6285000: uvm_test_top.env.scoreboard [SCB] A: 000016f8
# B: 0000d93a
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 6285000: uvm_test_top.env.scoreboard [SCB] Transaction         628 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6295000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 485 ===
# Operation Type: SLTU
# Instruction Type: I_TYPE
# RS1: 00005bfd
# RS2: a2bddcdc
# IMM: 86110bc3
# CE: 1
# RS1_ADDR: 16
# FUNCT3: 3
# PC: 7b490863
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6295000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         629 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 0e
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: c845fc5a
# RD_ADDR: 13
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6295000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         629 Outputs *****
# RS1_ADDR: 0e
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: c845fc5a
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 13
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6295000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 6295000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 6295000: uvm_test_top.env.scoreboard [SCB] Transaction         629 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6305000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 486 ===
# Operation Type: SUB
# Instruction Type: I_TYPE
# RS1: b9ad2767
# RS2: a887e7ed
# IMM: cf3e52bb
# CE: 1
# RS1_ADDR: 11
# FUNCT3: 1
# PC: 00ee3dcc
# RD_ADDR: 1e
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6305000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         630 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 16
# RS1: 00005bfd
# RS2: a2bddcdc
# IMM: 86110bc3
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 7b490863
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6305000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         630 Outputs *****
# RS1_ADDR: 16
# RS1: 00005bfd
# RS2: a2bddcdc
# IMM: 00000bc3
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 7b490863
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6305000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 6305000: uvm_test_top.env.scoreboard [SCB] A: 00005bfd
# B: 86110bc3
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 6305000: uvm_test_top.env.scoreboard [SCB] Transaction         630 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6315000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 487 ===
# Operation Type: ADD
# Instruction Type: R_TYPE
# RS1: cab167fd
# RS2: b7cf2005
# IMM: d02e60b1
# CE: 1
# RS1_ADDR: 01
# FUNCT3: 1
# PC: bd7e564a
# RD_ADDR: 19
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6315000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         631 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 11
# RS1: b9ad2767
# RS2: a887e7ed
# IMM: cf3e52bb
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 00ee3dcc
# RD_ADDR: 1e
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6315000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         631 Outputs *****
# RS1_ADDR: 11
# RS1: b9ad2767
# RS2: a887e7ed
# IMM: 000002bb
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# Y: ea6ed4ac
# PC: 00ee3dcc
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1e
# RD: ea6ed4ac
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6315000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 6315000: uvm_test_top.env.scoreboard [SCB] A: b9ad2767
# B: cf3e52bb
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 6315000: uvm_test_top.env.scoreboard [SCB] Transaction         631 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6325000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 488 ===
# Operation Type: AND
# Instruction Type: R_TYPE
# RS1: c5a0ea90
# RS2: 7fffffff
# IMM: 00000000
# CE: 1
# RS1_ADDR: 0b
# FUNCT3: 0
# PC: a5c31845
# RD_ADDR: 1f
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6325000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         632 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 01
# RS1: cab167fd
# RS2: b7cf2005
# IMM: d02e60b1
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# PC: bd7e564a
# RD_ADDR: 19
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6325000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         632 Outputs *****
# RS1_ADDR: 01
# RS1: cab167fd
# RS2: b7cf2005
# IMM: 000000b1
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 82808802
# PC: bd7e564a
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 19
# RD: 82808802
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6325000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 6325000: uvm_test_top.env.scoreboard [SCB] A: cab167fd
# B: b7cf2005
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 6325000: uvm_test_top.env.scoreboard [SCB] Transaction         632 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6335000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 489 ===
# Operation Type: NEQ
# Instruction Type: I_TYPE
# RS1: a01efc02
# RS2: d103e91a
# IMM: 98ea7c8e
# CE: 1
# RS1_ADDR: 01
# FUNCT3: 3
# PC: a2e50ad9
# RD_ADDR: 1a
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6335000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         633 Inputs *****
# Operation Type: AND
# RS1_ADDR: 0b
# RS1: c5a0ea90
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: a5c31845
# RD_ADDR: 1f
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6335000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         633 Outputs *****
# RS1_ADDR: 0b
# RS1: c5a0ea90
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 45a0ea90
# PC: a5c31845
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1f
# RD: 45a0ea90
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6335000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 6335000: uvm_test_top.env.scoreboard [SCB] A: c5a0ea90
# B: 7fffffff
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 6335000: uvm_test_top.env.scoreboard [SCB] Transaction         633 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6345000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 490 ===
# Operation Type: SLT
# Instruction Type: R_TYPE
# RS1: ca080283
# RS2: 8c0d56e0
# IMM: 00000000
# CE: 1
# RS1_ADDR: 13
# FUNCT3: 2
# PC: e2033d10
# RD_ADDR: 08
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6345000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         634 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 01
# RS1: a01efc02
# RS2: d103e91a
# IMM: 98ea7c8e
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: a2e50ad9
# RD_ADDR: 1a
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6345000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         634 Outputs *****
# RS1_ADDR: 01
# RS1: a01efc02
# RS2: d103e91a
# IMM: 00000c8e
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: a2e50ad9
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1a
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6345000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 6345000: uvm_test_top.env.scoreboard [SCB] A: a01efc02
# B: 98ea7c8e
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 6345000: uvm_test_top.env.scoreboard [SCB] Transaction         634 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6355000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 491 ===
# Operation Type: GE
# Instruction Type: R_TYPE
# RS1: ffffffff
# RS2: d6ec162d
# IMM: ebd09a4d
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 3
# PC: e901a5ab
# RD_ADDR: 1b
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6355000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         635 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 13
# RS1: ca080283
# RS2: 8c0d56e0
# IMM: 00000000
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# PC: e2033d10
# RD_ADDR: 08
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6355000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         635 Outputs *****
# RS1_ADDR: 13
# RS1: ca080283
# RS2: 8c0d56e0
# IMM: 00000000
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: e2033d10
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 08
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6355000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 6355000: uvm_test_top.env.scoreboard [SCB] A: ca080283
# B: 8c0d56e0
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 6355000: uvm_test_top.env.scoreboard [SCB] Transaction         635 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6365000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 492 ===
# Operation Type: SUB
# Instruction Type: R_TYPE
# RS1: 7fffffff
# RS2: fb3eee3b
# IMM: c6825536
# CE: 1
# RS1_ADDR: 10
# FUNCT3: 7
# PC: 1ac2a750
# RD_ADDR: 1a
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6365000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         636 Inputs *****
# Operation Type: GE
# RS1_ADDR: 00
# RS1: ffffffff
# RS2: d6ec162d
# IMM: ebd09a4d
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: e901a5ab
# RD_ADDR: 1b
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6365000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         636 Outputs *****
# RS1_ADDR: 00
# RS1: ffffffff
# RS2: d6ec162d
# IMM: 00000a4d
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: e901a5ab
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1b
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6365000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 6365000: uvm_test_top.env.scoreboard [SCB] A: ffffffff
# B: d6ec162d
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 6365000: uvm_test_top.env.scoreboard [SCB] Transaction         636 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6375000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 493 ===
# Operation Type: OR
# Instruction Type: R_TYPE
# RS1: 0000638e
# RS2: 000089af
# IMM: 00000ca5
# CE: 1
# RS1_ADDR: 0e
# FUNCT3: 3
# PC: f92fd325
# RD_ADDR: 1c
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6375000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         637 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 10
# RS1: 7fffffff
# RS2: fb3eee3b
# IMM: c6825536
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 1ac2a750
# RD_ADDR: 1a
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6375000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         637 Outputs *****
# RS1_ADDR: 10
# RS1: 7fffffff
# RS2: fb3eee3b
# IMM: 00000536
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 84c111c4
# PC: 1ac2a750
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1a
# RD: 84c111c4
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6375000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 6375000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: fb3eee3b
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 6375000: uvm_test_top.env.scoreboard [SCB] Transaction         637 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6385000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 494 ===
# Operation Type: GEU
# Instruction Type: R_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 0e
# FUNCT3: 4
# PC: bace6aff
# RD_ADDR: 19
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6385000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         638 Inputs *****
# Operation Type: OR
# RS1_ADDR: 0e
# RS1: 0000638e
# RS2: 000089af
# IMM: 00000ca5
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: f92fd325
# RD_ADDR: 1c
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6385000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         638 Outputs *****
# RS1_ADDR: 0e
# RS1: 0000638e
# RS2: 000089af
# IMM: 00000ca5
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 0000ebaf
# PC: f92fd325
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1c
# RD: 0000ebaf
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6385000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 6385000: uvm_test_top.env.scoreboard [SCB] A: 0000638e
# B: 000089af
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 6385000: uvm_test_top.env.scoreboard [SCB] Transaction         638 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6395000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 495 ===
# Operation Type: NEQ
# Instruction Type: I_TYPE
# RS1: 7fffd7ac
# RS2: d645a969
# IMM: b922fa3b
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 5
# PC: dec4562f
# RD_ADDR: 12
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6395000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         639 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 0e
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# PC: bace6aff
# RD_ADDR: 19
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6395000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         639 Outputs *****
# RS1_ADDR: 0e
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: bace6aff
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 19
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6395000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 6395000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 6395000: uvm_test_top.env.scoreboard [SCB] Transaction         639 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6405000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 496 ===
# Operation Type: AND
# Instruction Type: R_TYPE
# RS1: a6cda27c
# RS2: e73ca9de
# IMM: 88a83c62
# CE: 1
# RS1_ADDR: 11
# FUNCT3: 6
# PC: ade35671
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6405000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         640 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 00
# RS1: 7fffd7ac
# RS2: d645a969
# IMM: b922fa3b
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: dec4562f
# RD_ADDR: 12
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6405000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         640 Outputs *****
# RS1_ADDR: 00
# RS1: 7fffd7ac
# RS2: d645a969
# IMM: 00000a3b
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: dec4562f
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 12
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6405000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 6405000: uvm_test_top.env.scoreboard [SCB] A: 7fffd7ac
# B: b922fa3b
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 6405000: uvm_test_top.env.scoreboard [SCB] Transaction         640 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6415000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 497 ===
# Operation Type: SLT
# Instruction Type: R_TYPE
# RS1: b51f2af7
# RS2: b51f2af7
# IMM: 92904ea5
# CE: 1
# RS1_ADDR: 14
# FUNCT3: 7
# PC: 38b291d8
# RD_ADDR: 1b
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6415000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         641 Inputs *****
# Operation Type: AND
# RS1_ADDR: 11
# RS1: a6cda27c
# RS2: e73ca9de
# IMM: 88a83c62
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# PC: ade35671
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6415000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         641 Outputs *****
# RS1_ADDR: 11
# RS1: a6cda27c
# RS2: e73ca9de
# IMM: 00000c62
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# Y: a60ca05c
# PC: ade35671
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: a60ca05c
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6415000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 6415000: uvm_test_top.env.scoreboard [SCB] A: a6cda27c
# B: e73ca9de
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 6415000: uvm_test_top.env.scoreboard [SCB] Transaction         641 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6425000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 498 ===
# Operation Type: XOR
# Instruction Type: I_TYPE
# RS1: ed998346
# RS2: 7fffffff
# IMM: 00000000
# CE: 1
# RS1_ADDR: 1e
# FUNCT3: 7
# PC: e1a734dc
# RD_ADDR: 1d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6425000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         642 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 14
# RS1: b51f2af7
# RS2: b51f2af7
# IMM: 92904ea5
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 38b291d8
# RD_ADDR: 1b
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6425000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         642 Outputs *****
# RS1_ADDR: 14
# RS1: b51f2af7
# RS2: b51f2af7
# IMM: 00000ea5
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 38b291d8
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1b
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6425000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 6425000: uvm_test_top.env.scoreboard [SCB] A: b51f2af7
# B: b51f2af7
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 6425000: uvm_test_top.env.scoreboard [SCB] Transaction         642 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6435000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 499 ===
# Operation Type: GEU
# Instruction Type: I_TYPE
# RS1: d1ca53e5
# RS2: b7b21b95
# IMM: 8de2f9cb
# CE: 1
# RS1_ADDR: 13
# FUNCT3: 2
# PC: 3e98d0a4
# RD_ADDR: 08
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6435000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         643 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 1e
# RS1: ed998346
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# PC: e1a734dc
# RD_ADDR: 1d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6435000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         643 Outputs *****
# RS1_ADDR: 1e
# RS1: ed998346
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# Y: ed998346
# PC: e1a734dc
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1d
# RD: ed998346
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6435000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 6435000: uvm_test_top.env.scoreboard [SCB] A: ed998346
# B: 00000000
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 6435000: uvm_test_top.env.scoreboard [SCB] Transaction         643 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6445000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 500 ===
# Operation Type: GE
# Instruction Type: I_TYPE
# RS1: b798eb02
# RS2: 00000000
# IMM: d76f3d9e
# CE: 1
# RS1_ADDR: 16
# FUNCT3: 4
# PC: 750bdabf
# RD_ADDR: 1f
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6445000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         644 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 13
# RS1: d1ca53e5
# RS2: b7b21b95
# IMM: 8de2f9cb
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 3e98d0a4
# RD_ADDR: 08
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6445000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         644 Outputs *****
# RS1_ADDR: 13
# RS1: d1ca53e5
# RS2: b7b21b95
# IMM: 000009cb
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 3e98d0a4
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 08
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6445000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 6445000: uvm_test_top.env.scoreboard [SCB] A: d1ca53e5
# B: 8de2f9cb
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 6445000: uvm_test_top.env.scoreboard [SCB] Transaction         644 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6455000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 501 ===
# Operation Type: SUB
# Instruction Type: I_TYPE
# RS1: b9c2c904
# RS2: 8053d02b
# IMM: ffffffff
# CE: 1
# RS1_ADDR: 1e
# FUNCT3: 4
# PC: 268515aa
# RD_ADDR: 1d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6455000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         645 Inputs *****
# Operation Type: GE
# RS1_ADDR: 16
# RS1: b798eb02
# RS2: 00000000
# IMM: d76f3d9e
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 750bdabf
# RD_ADDR: 1f
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6455000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         645 Outputs *****
# RS1_ADDR: 16
# RS1: b798eb02
# RS2: 00000000
# IMM: 00000d9e
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 750bdabf
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1f
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6455000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 6455000: uvm_test_top.env.scoreboard [SCB] A: b798eb02
# B: d76f3d9e
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 6455000: uvm_test_top.env.scoreboard [SCB] Transaction         645 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6465000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 502 ===
# Operation Type: NEQ
# Instruction Type: R_TYPE
# RS1: 7fffffff
# RS2: 9cf5d38b
# IMM: 98ef5035
# CE: 1
# RS1_ADDR: 03
# FUNCT3: 0
# PC: ccacf001
# RD_ADDR: 0b
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6465000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         646 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 1e
# RS1: b9c2c904
# RS2: 8053d02b
# IMM: ffffffff
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 268515aa
# RD_ADDR: 1d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6465000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         646 Outputs *****
# RS1_ADDR: 1e
# RS1: b9c2c904
# RS2: 8053d02b
# IMM: 00000fff
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# Y: b9c2c905
# PC: 268515aa
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1d
# RD: b9c2c905
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6465000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 6465000: uvm_test_top.env.scoreboard [SCB] A: b9c2c904
# B: ffffffff
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 6465000: uvm_test_top.env.scoreboard [SCB] Transaction         646 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6475000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 503 ===
# Operation Type: SUB
# Instruction Type: I_TYPE
# RS1: 00001fe5
# RS2: 0000f5ce
# IMM: 00000047
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 6
# PC: 45167a6c
# RD_ADDR: 08
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6475000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         647 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 03
# RS1: 7fffffff
# RS2: 9cf5d38b
# IMM: 98ef5035
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: ccacf001
# RD_ADDR: 0b
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6475000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         647 Outputs *****
# RS1_ADDR: 03
# RS1: 7fffffff
# RS2: 9cf5d38b
# IMM: 00000035
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: ccacf001
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0b
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6475000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 6475000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: 9cf5d38b
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 6475000: uvm_test_top.env.scoreboard [SCB] Transaction         647 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6485000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 504 ===
# Operation Type: AND
# Instruction Type: R_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 06
# FUNCT3: 0
# PC: c5083dee
# RD_ADDR: 0d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6485000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         648 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 00
# RS1: 00001fe5
# RS2: 0000f5ce
# IMM: 00000047
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 45167a6c
# RD_ADDR: 08
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6485000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         648 Outputs *****
# RS1_ADDR: 00
# RS1: 00001fe5
# RS2: 0000f5ce
# IMM: 00000047
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00001f9e
# PC: 45167a6c
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 08
# RD: 00001f9e
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6485000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 6485000: uvm_test_top.env.scoreboard [SCB] A: 00001fe5
# B: 00000047
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 6485000: uvm_test_top.env.scoreboard [SCB] Transaction         648 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6495000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 505 ===
# Operation Type: GEU
# Instruction Type: I_TYPE
# RS1: f237534c
# RS2: 0000ff83
# IMM: a77c0610
# CE: 1
# RS1_ADDR: 1a
# FUNCT3: 4
# PC: 4290b302
# RD_ADDR: 11
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6495000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         649 Inputs *****
# Operation Type: AND
# RS1_ADDR: 06
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: c5083dee
# RD_ADDR: 0d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6495000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         649 Outputs *****
# RS1_ADDR: 06
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: ffff0000
# PC: c5083dee
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0d
# RD: ffff0000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6495000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 6495000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 6495000: uvm_test_top.env.scoreboard [SCB] Transaction         649 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6505000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 506 ===
# Operation Type: XOR
# Instruction Type: I_TYPE
# RS1: 8820f897
# RS2: 9e1c797c
# IMM: eb882603
# CE: 1
# RS1_ADDR: 18
# FUNCT3: 0
# PC: 36ee3ed3
# RD_ADDR: 17
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6505000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         650 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 1a
# RS1: f237534c
# RS2: 0000ff83
# IMM: a77c0610
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 4290b302
# RD_ADDR: 11
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6505000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         650 Outputs *****
# RS1_ADDR: 1a
# RS1: f237534c
# RS2: 0000ff83
# IMM: 00000610
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 4290b302
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 11
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6505000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 6505000: uvm_test_top.env.scoreboard [SCB] A: f237534c
# B: a77c0610
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 6505000: uvm_test_top.env.scoreboard [SCB] Transaction         650 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6515000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 507 ===
# Operation Type: AND
# Instruction Type: I_TYPE
# RS1: e8217d1c
# RS2: 812bff83
# IMM: 9be28f2c
# CE: 1
# RS1_ADDR: 16
# FUNCT3: 4
# PC: 2ea102c0
# RD_ADDR: 18
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6515000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         651 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 18
# RS1: 8820f897
# RS2: 9e1c797c
# IMM: eb882603
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 36ee3ed3
# RD_ADDR: 17
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6515000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         651 Outputs *****
# RS1_ADDR: 18
# RS1: 8820f897
# RS2: 9e1c797c
# IMM: 00000603
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 63a8de94
# PC: 36ee3ed3
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 17
# RD: 63a8de94
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6515000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 6515000: uvm_test_top.env.scoreboard [SCB] A: 8820f897
# B: eb882603
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 6515000: uvm_test_top.env.scoreboard [SCB] Transaction         651 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6525000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 508 ===
# Operation Type: OR
# Instruction Type: R_TYPE
# RS1: 00000000
# RS2: 7fffffff
# IMM: aa8c471a
# CE: 1
# RS1_ADDR: 13
# FUNCT3: 0
# PC: b79b20c9
# RD_ADDR: 0e
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6525000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         652 Inputs *****
# Operation Type: AND
# RS1_ADDR: 16
# RS1: e8217d1c
# RS2: 812bff83
# IMM: 9be28f2c
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 2ea102c0
# RD_ADDR: 18
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6525000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         652 Outputs *****
# RS1_ADDR: 16
# RS1: e8217d1c
# RS2: 812bff83
# IMM: 00000f2c
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 88200d0c
# PC: 2ea102c0
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 18
# RD: 88200d0c
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6525000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 6525000: uvm_test_top.env.scoreboard [SCB] A: e8217d1c
# B: 9be28f2c
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 6525000: uvm_test_top.env.scoreboard [SCB] Transaction         652 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6535000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 509 ===
# Operation Type: OR
# Instruction Type: R_TYPE
# RS1: e5ee5567
# RS2: da7a37da
# IMM: e7b322f5
# CE: 1
# RS1_ADDR: 1e
# FUNCT3: 0
# PC: 50d5f4ae
# RD_ADDR: 05
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6535000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         653 Inputs *****
# Operation Type: OR
# RS1_ADDR: 13
# RS1: 00000000
# RS2: 7fffffff
# IMM: aa8c471a
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: b79b20c9
# RD_ADDR: 0e
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6535000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         653 Outputs *****
# RS1_ADDR: 13
# RS1: 00000000
# RS2: 7fffffff
# IMM: 0000071a
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 7fffffff
# PC: b79b20c9
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0e
# RD: 7fffffff
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6535000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 6535000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: 7fffffff
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 6535000: uvm_test_top.env.scoreboard [SCB] Transaction         653 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6545000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 510 ===
# Operation Type: GEU
# Instruction Type: R_TYPE
# RS1: 00000000
# RS2: f48a34ca
# IMM: 9fbdd4f7
# CE: 1
# RS1_ADDR: 09
# FUNCT3: 2
# PC: 636c85a9
# RD_ADDR: 0c
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6545000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         654 Inputs *****
# Operation Type: OR
# RS1_ADDR: 1e
# RS1: e5ee5567
# RS2: da7a37da
# IMM: e7b322f5
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 50d5f4ae
# RD_ADDR: 05
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6545000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         654 Outputs *****
# RS1_ADDR: 1e
# RS1: e5ee5567
# RS2: da7a37da
# IMM: 000002f5
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: fffe77ff
# PC: 50d5f4ae
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 05
# RD: fffe77ff
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6545000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 6545000: uvm_test_top.env.scoreboard [SCB] A: e5ee5567
# B: da7a37da
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 6545000: uvm_test_top.env.scoreboard [SCB] Transaction         654 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6555000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 511 ===
# Operation Type: SUB
# Instruction Type: R_TYPE
# RS1: ffffffff
# RS2: 8623aa6c
# IMM: e011879e
# CE: 1
# RS1_ADDR: 0b
# FUNCT3: 2
# PC: 14d767e5
# RD_ADDR: 01
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6555000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         655 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 09
# RS1: 00000000
# RS2: f48a34ca
# IMM: 9fbdd4f7
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 636c85a9
# RD_ADDR: 0c
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6555000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         655 Outputs *****
# RS1_ADDR: 09
# RS1: 00000000
# RS2: f48a34ca
# IMM: 000004f7
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 636c85a9
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0c
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6555000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 6555000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: f48a34ca
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 6555000: uvm_test_top.env.scoreboard [SCB] Transaction         655 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6565000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 512 ===
# Operation Type: SLT
# Instruction Type: I_TYPE
# RS1: 7fffffff
# RS2: dff6b4d4
# IMM: ce26c91e
# CE: 1
# RS1_ADDR: 1b
# FUNCT3: 3
# PC: ddd89078
# RD_ADDR: 07
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6565000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         656 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 0b
# RS1: ffffffff
# RS2: 8623aa6c
# IMM: e011879e
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 14d767e5
# RD_ADDR: 01
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6565000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         656 Outputs *****
# RS1_ADDR: 0b
# RS1: ffffffff
# RS2: 8623aa6c
# IMM: 0000079e
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 79dc5593
# PC: 14d767e5
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 01
# RD: 79dc5593
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6565000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 6565000: uvm_test_top.env.scoreboard [SCB] A: ffffffff
# B: 8623aa6c
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 6565000: uvm_test_top.env.scoreboard [SCB] Transaction         656 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6575000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 513 ===
# Operation Type: SRL
# Instruction Type: R_TYPE
# RS1: 000004db
# RS2: 00000018
# IMM: 00000015
# CE: 1
# RS1_ADDR: 0b
# FUNCT3: 3
# PC: a4947385
# RD_ADDR: 0a
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6575000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         657 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 1b
# RS1: 7fffffff
# RS2: dff6b4d4
# IMM: ce26c91e
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: ddd89078
# RD_ADDR: 07
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6575000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         657 Outputs *****
# RS1_ADDR: 1b
# RS1: 7fffffff
# RS2: dff6b4d4
# IMM: 0000091e
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: ddd89078
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 07
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6575000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 6575000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: ce26c91e
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 6575000: uvm_test_top.env.scoreboard [SCB] Transaction         657 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6585000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 514 ===
# Operation Type: OR
# Instruction Type: R_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 02
# FUNCT3: 3
# PC: f0f7d4aa
# RD_ADDR: 19
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6585000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         658 Inputs *****
# Operation Type: SRL
# RS1_ADDR: 0b
# RS1: 000004db
# RS2: 00000018
# IMM: 00000015
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: a4947385
# RD_ADDR: 0a
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6585000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         658 Outputs *****
# RS1_ADDR: 0b
# RS1: 000004db
# RS2: 00000018
# IMM: 00000015
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: a4947385
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0a
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6585000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SRL
# UVM_INFO scoreboard.sv(297) @ 6585000: uvm_test_top.env.scoreboard [SCB] A: 000004db
# B: 00000018
# OP: 0100
# UVM_INFO scoreboard.sv(288) @ 6585000: uvm_test_top.env.scoreboard [SCB] Transaction         658 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6595000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 515 ===
# Operation Type: XOR
# Instruction Type: I_TYPE
# RS1: cd34e736
# RS2: 7fff3ccb
# IMM: dc9649a3
# CE: 1
# RS1_ADDR: 1e
# FUNCT3: 4
# PC: c3d12cd5
# RD_ADDR: 0c
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6595000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         659 Inputs *****
# Operation Type: OR
# RS1_ADDR: 02
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: f0f7d4aa
# RD_ADDR: 19
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6595000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         659 Outputs *****
# RS1_ADDR: 02
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: ffff0000
# PC: f0f7d4aa
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 19
# RD: ffff0000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6595000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 6595000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 6595000: uvm_test_top.env.scoreboard [SCB] Transaction         659 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6605000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 516 ===
# Operation Type: SLTU
# Instruction Type: R_TYPE
# RS1: e309b503
# RS2: a6540d97
# IMM: 9008d6b4
# CE: 1
# RS1_ADDR: 09
# FUNCT3: 4
# PC: 003ec1c1
# RD_ADDR: 0e
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6605000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         660 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 1e
# RS1: cd34e736
# RS2: 7fff3ccb
# IMM: dc9649a3
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# PC: c3d12cd5
# RD_ADDR: 0c
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6605000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         660 Outputs *****
# RS1_ADDR: 1e
# RS1: cd34e736
# RS2: 7fff3ccb
# IMM: 000009a3
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 11a2ae95
# PC: c3d12cd5
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0c
# RD: 11a2ae95
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6605000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 6605000: uvm_test_top.env.scoreboard [SCB] A: cd34e736
# B: dc9649a3
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 6605000: uvm_test_top.env.scoreboard [SCB] Transaction         660 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6615000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 517 ===
# Operation Type: OR
# Instruction Type: I_TYPE
# RS1: acddc9c9
# RS2: b5eb1762
# IMM: d01b8771
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 4
# PC: 8984f616
# RD_ADDR: 14
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6615000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         661 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 09
# RS1: e309b503
# RS2: a6540d97
# IMM: 9008d6b4
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 003ec1c1
# RD_ADDR: 0e
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6615000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         661 Outputs *****
# RS1_ADDR: 09
# RS1: e309b503
# RS2: a6540d97
# IMM: 000006b4
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 003ec1c1
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0e
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6615000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 6615000: uvm_test_top.env.scoreboard [SCB] A: e309b503
# B: a6540d97
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 6615000: uvm_test_top.env.scoreboard [SCB] Transaction         661 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6625000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 518 ===
# Operation Type: ADD
# Instruction Type: R_TYPE
# RS1: cfc2dc89
# RS2: 7fffffff
# IMM: 00000000
# CE: 1
# RS1_ADDR: 17
# FUNCT3: 0
# PC: ad249b0c
# RD_ADDR: 02
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6625000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         662 Inputs *****
# Operation Type: OR
# RS1_ADDR: 00
# RS1: acddc9c9
# RS2: b5eb1762
# IMM: d01b8771
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 8984f616
# RD_ADDR: 14
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6625000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         662 Outputs *****
# RS1_ADDR: 00
# RS1: acddc9c9
# RS2: b5eb1762
# IMM: 00000771
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# Y: fcdfcff9
# PC: 8984f616
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 14
# RD: fcdfcff9
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6625000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 6625000: uvm_test_top.env.scoreboard [SCB] A: acddc9c9
# B: d01b8771
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 6625000: uvm_test_top.env.scoreboard [SCB] Transaction         662 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6635000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 519 ===
# Operation Type: SRL
# Instruction Type: I_TYPE
# RS1: 98f727f5
# RS2: 00000014
# IMM: 0000001e
# CE: 1
# RS1_ADDR: 16
# FUNCT3: 7
# PC: a6e2e0ee
# RD_ADDR: 07
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6635000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         663 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 17
# RS1: cfc2dc89
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: ad249b0c
# RD_ADDR: 02
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6635000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         663 Outputs *****
# RS1_ADDR: 17
# RS1: cfc2dc89
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 4fc2dc88
# PC: ad249b0c
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 02
# RD: 4fc2dc88
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6635000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 6635000: uvm_test_top.env.scoreboard [SCB] A: cfc2dc89
# B: 7fffffff
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 6635000: uvm_test_top.env.scoreboard [SCB] Transaction         663 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6645000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 520 ===
# Operation Type: OR
# Instruction Type: I_TYPE
# RS1: a3d84daa
# RS2: 96d9589c
# IMM: 00000000
# CE: 1
# RS1_ADDR: 10
# FUNCT3: 1
# PC: aff9d937
# RD_ADDR: 1e
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6645000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         664 Inputs *****
# Operation Type: SRL
# RS1_ADDR: 16
# RS1: 98f727f5
# RS2: 00000014
# IMM: 0000001e
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# PC: a6e2e0ee
# RD_ADDR: 07
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6645000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         664 Outputs *****
# RS1_ADDR: 16
# RS1: 98f727f5
# RS2: 00000014
# IMM: 0000001e
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000002
# PC: a6e2e0ee
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 07
# RD: 00000002
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6645000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SRL
# UVM_INFO scoreboard.sv(297) @ 6645000: uvm_test_top.env.scoreboard [SCB] A: 98f727f5
# B: 0000001e
# OP: 0100
# UVM_INFO scoreboard.sv(288) @ 6645000: uvm_test_top.env.scoreboard [SCB] Transaction         664 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6655000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 521 ===
# Operation Type: EQ
# Instruction Type: R_TYPE
# RS1: ad69ff72
# RS2: ffffffff
# IMM: 90147cad
# CE: 1
# RS1_ADDR: 1c
# FUNCT3: 2
# PC: ec7fbf7c
# RD_ADDR: 04
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6655000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         665 Inputs *****
# Operation Type: OR
# RS1_ADDR: 10
# RS1: a3d84daa
# RS2: 96d9589c
# IMM: 00000000
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# PC: aff9d937
# RD_ADDR: 1e
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6655000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         665 Outputs *****
# RS1_ADDR: 10
# RS1: a3d84daa
# RS2: 96d9589c
# IMM: 00000000
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# Y: a3d84daa
# PC: aff9d937
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1e
# RD: a3d84daa
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6655000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 6655000: uvm_test_top.env.scoreboard [SCB] A: a3d84daa
# B: 00000000
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 6655000: uvm_test_top.env.scoreboard [SCB] Transaction         665 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6665000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 522 ===
# Operation Type: EQ
# Instruction Type: R_TYPE
# RS1: 7fffffff
# RS2: d447dcfe
# IMM: ac5cd247
# CE: 1
# RS1_ADDR: 12
# FUNCT3: 2
# PC: a49f6980
# RD_ADDR: 1f
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6665000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         666 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 1c
# RS1: ad69ff72
# RS2: ffffffff
# IMM: 90147cad
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# PC: ec7fbf7c
# RD_ADDR: 04
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6665000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         666 Outputs *****
# RS1_ADDR: 1c
# RS1: ad69ff72
# RS2: ffffffff
# IMM: 00000cad
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: ec7fbf7c
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 04
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6665000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 6665000: uvm_test_top.env.scoreboard [SCB] A: ad69ff72
# B: ffffffff
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 6665000: uvm_test_top.env.scoreboard [SCB] Transaction         666 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6675000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 523 ===
# Operation Type: SLTU
# Instruction Type: R_TYPE
# RS1: 00004cc9
# RS2: 0000a2f7
# IMM: 00000c91
# CE: 1
# RS1_ADDR: 17
# FUNCT3: 0
# PC: b84695c1
# RD_ADDR: 17
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6675000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         667 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 12
# RS1: 7fffffff
# RS2: d447dcfe
# IMM: ac5cd247
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# PC: a49f6980
# RD_ADDR: 1f
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6675000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         667 Outputs *****
# RS1_ADDR: 12
# RS1: 7fffffff
# RS2: d447dcfe
# IMM: 00000247
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: a49f6980
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1f
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6675000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 6675000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: d447dcfe
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 6675000: uvm_test_top.env.scoreboard [SCB] Transaction         667 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6685000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 524 ===
# Operation Type: OR
# Instruction Type: R_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 03
# FUNCT3: 1
# PC: d8fae6ab
# RD_ADDR: 10
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6685000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         668 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 17
# RS1: 00004cc9
# RS2: 0000a2f7
# IMM: 00000c91
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: b84695c1
# RD_ADDR: 17
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6685000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         668 Outputs *****
# RS1_ADDR: 17
# RS1: 00004cc9
# RS2: 0000a2f7
# IMM: 00000c91
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: b84695c1
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 17
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6685000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 6685000: uvm_test_top.env.scoreboard [SCB] A: 00004cc9
# B: 0000a2f7
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 6685000: uvm_test_top.env.scoreboard [SCB] Transaction         668 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6695000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 525 ===
# Operation Type: GE
# Instruction Type: I_TYPE
# RS1: 847b896e
# RS2: 7fffdf27
# IMM: b6e2e5ff
# CE: 1
# RS1_ADDR: 0f
# FUNCT3: 2
# PC: cb15b6e7
# RD_ADDR: 01
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6695000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         669 Inputs *****
# Operation Type: OR
# RS1_ADDR: 03
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# PC: d8fae6ab
# RD_ADDR: 10
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6695000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         669 Outputs *****
# RS1_ADDR: 03
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# Y: ffff0000
# PC: d8fae6ab
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 10
# RD: ffff0000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6695000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 6695000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 6695000: uvm_test_top.env.scoreboard [SCB] Transaction         669 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6705000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 526 ===
# Operation Type: OR
# Instruction Type: I_TYPE
# RS1: 8ccc541e
# RS2: 81c34d2e
# IMM: ef429585
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 2
# PC: dce7d02d
# RD_ADDR: 11
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6705000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         670 Inputs *****
# Operation Type: GE
# RS1_ADDR: 0f
# RS1: 847b896e
# RS2: 7fffdf27
# IMM: b6e2e5ff
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# PC: cb15b6e7
# RD_ADDR: 01
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6705000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         670 Outputs *****
# RS1_ADDR: 0f
# RS1: 847b896e
# RS2: 7fffdf27
# IMM: 000005ff
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: cb15b6e7
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 01
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6705000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 6705000: uvm_test_top.env.scoreboard [SCB] A: 847b896e
# B: b6e2e5ff
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 6705000: uvm_test_top.env.scoreboard [SCB] Transaction         670 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6715000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 527 ===
# Operation Type: OR
# Instruction Type: R_TYPE
# RS1: e4b81087
# RS2: 915bcdc8
# IMM: ead6e7fe
# CE: 1
# RS1_ADDR: 0f
# FUNCT3: 5
# PC: c535ed18
# RD_ADDR: 06
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6715000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         671 Inputs *****
# Operation Type: OR
# RS1_ADDR: 00
# RS1: 8ccc541e
# RS2: 81c34d2e
# IMM: ef429585
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# PC: dce7d02d
# RD_ADDR: 11
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6715000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         671 Outputs *****
# RS1_ADDR: 00
# RS1: 8ccc541e
# RS2: 81c34d2e
# IMM: 00000585
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# Y: efced59f
# PC: dce7d02d
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 11
# RD: efced59f
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6715000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 6715000: uvm_test_top.env.scoreboard [SCB] A: 8ccc541e
# B: ef429585
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 6715000: uvm_test_top.env.scoreboard [SCB] Transaction         671 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6725000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 528 ===
# Operation Type: GE
# Instruction Type: R_TYPE
# RS1: 00000000
# RS2: 7fffffff
# IMM: a5d21d22
# CE: 1
# RS1_ADDR: 09
# FUNCT3: 4
# PC: 9dc19e9d
# RD_ADDR: 0b
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6725000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         672 Inputs *****
# Operation Type: OR
# RS1_ADDR: 0f
# RS1: e4b81087
# RS2: 915bcdc8
# IMM: ead6e7fe
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# PC: c535ed18
# RD_ADDR: 06
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6725000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         672 Outputs *****
# RS1_ADDR: 0f
# RS1: e4b81087
# RS2: 915bcdc8
# IMM: 000007fe
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# Y: f5fbddcf
# PC: c535ed18
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 06
# RD: f5fbddcf
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6725000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 6725000: uvm_test_top.env.scoreboard [SCB] A: e4b81087
# B: 915bcdc8
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 6725000: uvm_test_top.env.scoreboard [SCB] Transaction         672 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6735000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 529 ===
# Operation Type: SLTU
# Instruction Type: I_TYPE
# RS1: 9b31d59c
# RS2: a34f3fe3
# IMM: cd3be593
# CE: 1
# RS1_ADDR: 08
# FUNCT3: 6
# PC: 8d551840
# RD_ADDR: 1a
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6735000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         673 Inputs *****
# Operation Type: GE
# RS1_ADDR: 09
# RS1: 00000000
# RS2: 7fffffff
# IMM: a5d21d22
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 9dc19e9d
# RD_ADDR: 0b
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6735000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         673 Outputs *****
# RS1_ADDR: 09
# RS1: 00000000
# RS2: 7fffffff
# IMM: 00000d22
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 9dc19e9d
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0b
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6735000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 6735000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: 7fffffff
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 6735000: uvm_test_top.env.scoreboard [SCB] Transaction         673 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6745000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 530 ===
# Operation Type: ADD
# Instruction Type: I_TYPE
# RS1: 8d75cca2
# RS2: 00000000
# IMM: f3e200bd
# CE: 1
# RS1_ADDR: 0d
# FUNCT3: 2
# PC: d88a2711
# RD_ADDR: 18
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6745000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         674 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 08
# RS1: 9b31d59c
# RS2: a34f3fe3
# IMM: cd3be593
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 8d551840
# RD_ADDR: 1a
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6745000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         674 Outputs *****
# RS1_ADDR: 08
# RS1: 9b31d59c
# RS2: a34f3fe3
# IMM: 00000593
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 8d551840
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1a
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6745000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 6745000: uvm_test_top.env.scoreboard [SCB] A: 9b31d59c
# B: cd3be593
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 6745000: uvm_test_top.env.scoreboard [SCB] Transaction         674 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6755000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 531 ===
# Operation Type: EQ
# Instruction Type: R_TYPE
# RS1: ca59e32f
# RS2: cb56f16b
# IMM: ffffffff
# CE: 1
# RS1_ADDR: 1c
# FUNCT3: 4
# PC: 3ddccbf4
# RD_ADDR: 0a
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6755000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         675 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 0d
# RS1: 8d75cca2
# RS2: 00000000
# IMM: f3e200bd
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# PC: d88a2711
# RD_ADDR: 18
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6755000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         675 Outputs *****
# RS1_ADDR: 0d
# RS1: 8d75cca2
# RS2: 00000000
# IMM: 000000bd
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 8157cd5f
# PC: d88a2711
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 18
# RD: 8157cd5f
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6755000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 6755000: uvm_test_top.env.scoreboard [SCB] A: 8d75cca2
# B: f3e200bd
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 6755000: uvm_test_top.env.scoreboard [SCB] Transaction         675 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6765000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 532 ===
# Operation Type: NEQ
# Instruction Type: I_TYPE
# RS1: b3269c22
# RS2: 7fffffff
# IMM: d6ec4308
# CE: 1
# RS1_ADDR: 0a
# FUNCT3: 6
# PC: bbfa19b6
# RD_ADDR: 02
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6765000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         676 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 1c
# RS1: ca59e32f
# RS2: cb56f16b
# IMM: ffffffff
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 3ddccbf4
# RD_ADDR: 0a
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6765000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         676 Outputs *****
# RS1_ADDR: 1c
# RS1: ca59e32f
# RS2: cb56f16b
# IMM: 00000fff
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 3ddccbf4
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0a
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6765000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 6765000: uvm_test_top.env.scoreboard [SCB] A: ca59e32f
# B: cb56f16b
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 6765000: uvm_test_top.env.scoreboard [SCB] Transaction         676 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6775000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 533 ===
# Operation Type: SLT
# Instruction Type: R_TYPE
# RS1: 00005f00
# RS2: 0000cad8
# IMM: 00000407
# CE: 1
# RS1_ADDR: 1d
# FUNCT3: 1
# PC: 357e89f9
# RD_ADDR: 12
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6775000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         677 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 0a
# RS1: b3269c22
# RS2: 7fffffff
# IMM: d6ec4308
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# PC: bbfa19b6
# RD_ADDR: 02
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6775000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         677 Outputs *****
# RS1_ADDR: 0a
# RS1: b3269c22
# RS2: 7fffffff
# IMM: 00000308
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: bbfa19b6
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 02
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6775000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 6775000: uvm_test_top.env.scoreboard [SCB] A: b3269c22
# B: d6ec4308
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 6775000: uvm_test_top.env.scoreboard [SCB] Transaction         677 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6785000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 534 ===
# Operation Type: EQ
# Instruction Type: I_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 09
# FUNCT3: 1
# PC: 19ad2d02
# RD_ADDR: 18
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6785000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         678 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 1d
# RS1: 00005f00
# RS2: 0000cad8
# IMM: 00000407
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 357e89f9
# RD_ADDR: 12
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6785000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         678 Outputs *****
# RS1_ADDR: 1d
# RS1: 00005f00
# RS2: 0000cad8
# IMM: 00000407
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 357e89f9
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 12
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6785000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 6785000: uvm_test_top.env.scoreboard [SCB] A: 00005f00
# B: 0000cad8
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 6785000: uvm_test_top.env.scoreboard [SCB] Transaction         678 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6795000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 535 ===
# Operation Type: ADD
# Instruction Type: I_TYPE
# RS1: 00008c75
# RS2: de94061c
# IMM: b6199964
# CE: 1
# RS1_ADDR: 06
# FUNCT3: 0
# PC: dfade12c
# RD_ADDR: 17
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6795000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         679 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 09
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 19ad2d02
# RD_ADDR: 18
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6795000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         679 Outputs *****
# RS1_ADDR: 09
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 19ad2d02
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 18
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6795000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 6795000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 6795000: uvm_test_top.env.scoreboard [SCB] Transaction         679 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6805000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 536 ===
# Operation Type: OR
# Instruction Type: R_TYPE
# RS1: 90e7ed2e
# RS2: e4229b0b
# IMM: a0e903ca
# CE: 1
# RS1_ADDR: 06
# FUNCT3: 6
# PC: 8513f449
# RD_ADDR: 18
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6805000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         680 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 06
# RS1: 00008c75
# RS2: de94061c
# IMM: b6199964
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: dfade12c
# RD_ADDR: 17
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6805000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         680 Outputs *****
# RS1_ADDR: 06
# RS1: 00008c75
# RS2: de94061c
# IMM: 00000964
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: b61a25d9
# PC: dfade12c
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 17
# RD: b61a25d9
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6805000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 6805000: uvm_test_top.env.scoreboard [SCB] A: 00008c75
# B: b6199964
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 6805000: uvm_test_top.env.scoreboard [SCB] Transaction         680 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6815000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 537 ===
# Operation Type: XOR
# Instruction Type: R_TYPE
# RS1: abe3ef50
# RS2: 8b8c880f
# IMM: 8575d6a6
# CE: 1
# RS1_ADDR: 12
# FUNCT3: 0
# PC: dd35d476
# RD_ADDR: 18
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6815000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         681 Inputs *****
# Operation Type: OR
# RS1_ADDR: 06
# RS1: 90e7ed2e
# RS2: e4229b0b
# IMM: a0e903ca
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 8513f449
# RD_ADDR: 18
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6815000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         681 Outputs *****
# RS1_ADDR: 06
# RS1: 90e7ed2e
# RS2: e4229b0b
# IMM: 000003ca
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# Y: f4e7ff2f
# PC: 8513f449
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 18
# RD: f4e7ff2f
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6815000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 6815000: uvm_test_top.env.scoreboard [SCB] A: 90e7ed2e
# B: e4229b0b
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 6815000: uvm_test_top.env.scoreboard [SCB] Transaction         681 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6825000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 538 ===
# Operation Type: AND
# Instruction Type: I_TYPE
# RS1: dc5fc1b9
# RS2: 7fffffff
# IMM: 00000000
# CE: 1
# RS1_ADDR: 16
# FUNCT3: 7
# PC: eaa250ed
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6825000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         682 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 12
# RS1: abe3ef50
# RS2: 8b8c880f
# IMM: 8575d6a6
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: dd35d476
# RD_ADDR: 18
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6825000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         682 Outputs *****
# RS1_ADDR: 12
# RS1: abe3ef50
# RS2: 8b8c880f
# IMM: 000006a6
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 206f675f
# PC: dd35d476
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 18
# RD: 206f675f
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6825000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 6825000: uvm_test_top.env.scoreboard [SCB] A: abe3ef50
# B: 8b8c880f
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 6825000: uvm_test_top.env.scoreboard [SCB] Transaction         682 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6835000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 539 ===
# Operation Type: NEQ
# Instruction Type: I_TYPE
# RS1: dc844a27
# RS2: b15de9ab
# IMM: bfa2ef27
# CE: 1
# RS1_ADDR: 03
# FUNCT3: 1
# PC: 880d6cee
# RD_ADDR: 17
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6835000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         683 Inputs *****
# Operation Type: AND
# RS1_ADDR: 16
# RS1: dc5fc1b9
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# PC: eaa250ed
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6835000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         683 Outputs *****
# RS1_ADDR: 16
# RS1: dc5fc1b9
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: eaa250ed
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6835000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 6835000: uvm_test_top.env.scoreboard [SCB] A: dc5fc1b9
# B: 00000000
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 6835000: uvm_test_top.env.scoreboard [SCB] Transaction         683 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6845000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 540 ===
# Operation Type: GE
# Instruction Type: I_TYPE
# RS1: d02afcbe
# RS2: 00000000
# IMM: a00ec714
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 5
# PC: faee0ee4
# RD_ADDR: 1f
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6845000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         684 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 03
# RS1: dc844a27
# RS2: b15de9ab
# IMM: bfa2ef27
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 880d6cee
# RD_ADDR: 17
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6845000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         684 Outputs *****
# RS1_ADDR: 03
# RS1: dc844a27
# RS2: b15de9ab
# IMM: 00000f27
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 880d6cee
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 17
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6845000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 6845000: uvm_test_top.env.scoreboard [SCB] A: dc844a27
# B: bfa2ef27
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 6845000: uvm_test_top.env.scoreboard [SCB] Transaction         684 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6855000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 541 ===
# Operation Type: GE
# Instruction Type: R_TYPE
# RS1: ffffffff
# RS2: e290b482
# IMM: b52ec04e
# CE: 1
# RS1_ADDR: 0d
# FUNCT3: 6
# PC: 28079c40
# RD_ADDR: 0e
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6855000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         685 Inputs *****
# Operation Type: GE
# RS1_ADDR: 00
# RS1: d02afcbe
# RS2: 00000000
# IMM: a00ec714
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: faee0ee4
# RD_ADDR: 1f
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6855000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         685 Outputs *****
# RS1_ADDR: 00
# RS1: d02afcbe
# RS2: 00000000
# IMM: 00000714
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: faee0ee4
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1f
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6855000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 6855000: uvm_test_top.env.scoreboard [SCB] A: d02afcbe
# B: a00ec714
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 6855000: uvm_test_top.env.scoreboard [SCB] Transaction         685 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6865000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 542 ===
# Operation Type: SUB
# Instruction Type: I_TYPE
# RS1: 7fffffff
# RS2: a2e4de86
# IMM: d0f5db9a
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 2
# PC: 154f5547
# RD_ADDR: 12
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6865000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         686 Inputs *****
# Operation Type: GE
# RS1_ADDR: 0d
# RS1: ffffffff
# RS2: e290b482
# IMM: b52ec04e
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 28079c40
# RD_ADDR: 0e
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6865000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         686 Outputs *****
# RS1_ADDR: 0d
# RS1: ffffffff
# RS2: e290b482
# IMM: 0000004e
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 28079c40
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0e
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6865000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 6865000: uvm_test_top.env.scoreboard [SCB] A: ffffffff
# B: e290b482
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 6865000: uvm_test_top.env.scoreboard [SCB] Transaction         686 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6875000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 543 ===
# Operation Type: GE
# Instruction Type: R_TYPE
# RS1: 0000136f
# RS2: 00005690
# IMM: 000008ee
# CE: 1
# RS1_ADDR: 14
# FUNCT3: 1
# PC: dbc927a8
# RD_ADDR: 0c
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6875000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         687 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 00
# RS1: 7fffffff
# RS2: a2e4de86
# IMM: d0f5db9a
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 154f5547
# RD_ADDR: 12
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6875000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         687 Outputs *****
# RS1_ADDR: 00
# RS1: 7fffffff
# RS2: a2e4de86
# IMM: 00000b9a
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# Y: af0a2465
# PC: 154f5547
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 12
# RD: af0a2465
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6875000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 6875000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: d0f5db9a
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 6875000: uvm_test_top.env.scoreboard [SCB] Transaction         687 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6885000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 544 ===
# Operation Type: NEQ
# Instruction Type: I_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 1d
# FUNCT3: 2
# PC: acb33422
# RD_ADDR: 0f
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6885000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         688 Inputs *****
# Operation Type: GE
# RS1_ADDR: 14
# RS1: 0000136f
# RS2: 00005690
# IMM: 000008ee
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# PC: dbc927a8
# RD_ADDR: 0c
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6885000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         688 Outputs *****
# RS1_ADDR: 14
# RS1: 0000136f
# RS2: 00005690
# IMM: 000008ee
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: dbc927a8
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0c
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6885000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 6885000: uvm_test_top.env.scoreboard [SCB] A: 0000136f
# B: 00005690
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 6885000: uvm_test_top.env.scoreboard [SCB] Transaction         688 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6895000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 545 ===
# Operation Type: GEU
# Instruction Type: I_TYPE
# RS1: dc37751c
# RS2: 00008356
# IMM: e4971acd
# CE: 1
# RS1_ADDR: 0c
# FUNCT3: 3
# PC: c6b13d6d
# RD_ADDR: 10
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6895000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         689 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 1d
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# PC: acb33422
# RD_ADDR: 0f
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6895000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         689 Outputs *****
# RS1_ADDR: 1d
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: acb33422
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0f
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6895000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 6895000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 6895000: uvm_test_top.env.scoreboard [SCB] Transaction         689 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6905000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 546 ===
# Operation Type: AND
# Instruction Type: R_TYPE
# RS1: e5951c69
# RS2: e31b0bc9
# IMM: cbd5c208
# CE: 1
# RS1_ADDR: 05
# FUNCT3: 4
# PC: e974af4c
# RD_ADDR: 12
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6905000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         690 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 0c
# RS1: dc37751c
# RS2: 00008356
# IMM: e4971acd
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: c6b13d6d
# RD_ADDR: 10
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6905000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         690 Outputs *****
# RS1_ADDR: 0c
# RS1: dc37751c
# RS2: 00008356
# IMM: 00000acd
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: c6b13d6d
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 10
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6905000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 6905000: uvm_test_top.env.scoreboard [SCB] A: dc37751c
# B: e4971acd
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 6905000: uvm_test_top.env.scoreboard [SCB] Transaction         690 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6915000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 547 ===
# Operation Type: NEQ
# Instruction Type: I_TYPE
# RS1: c20cc977
# RS2: c20cc977
# IMM: e4864107
# CE: 1
# RS1_ADDR: 05
# FUNCT3: 0
# PC: 928121ae
# RD_ADDR: 0a
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6915000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         691 Inputs *****
# Operation Type: AND
# RS1_ADDR: 05
# RS1: e5951c69
# RS2: e31b0bc9
# IMM: cbd5c208
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# PC: e974af4c
# RD_ADDR: 12
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6915000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         691 Outputs *****
# RS1_ADDR: 05
# RS1: e5951c69
# RS2: e31b0bc9
# IMM: 00000208
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# Y: e1110849
# PC: e974af4c
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 12
# RD: e1110849
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6915000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 6915000: uvm_test_top.env.scoreboard [SCB] A: e5951c69
# B: e31b0bc9
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 6915000: uvm_test_top.env.scoreboard [SCB] Transaction         691 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6925000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 548 ===
# Operation Type: ADD
# Instruction Type: I_TYPE
# RS1: b73cb5fc
# RS2: 7fffffff
# IMM: 00000000
# CE: 1
# RS1_ADDR: 1b
# FUNCT3: 7
# PC: 64440edc
# RD_ADDR: 19
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6925000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         692 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 05
# RS1: c20cc977
# RS2: c20cc977
# IMM: e4864107
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 928121ae
# RD_ADDR: 0a
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6925000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         692 Outputs *****
# RS1_ADDR: 05
# RS1: c20cc977
# RS2: c20cc977
# IMM: 00000107
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 928121ae
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0a
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6925000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 6925000: uvm_test_top.env.scoreboard [SCB] A: c20cc977
# B: e4864107
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 6925000: uvm_test_top.env.scoreboard [SCB] Transaction         692 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6935000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 549 ===
# Operation Type: NEQ
# Instruction Type: R_TYPE
# RS1: e1651391
# RS2: b11ead1c
# IMM: e62a2fb9
# CE: 1
# RS1_ADDR: 02
# FUNCT3: 6
# PC: a92ff402
# RD_ADDR: 10
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6935000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         693 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 1b
# RS1: b73cb5fc
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 64440edc
# RD_ADDR: 19
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6935000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         693 Outputs *****
# RS1_ADDR: 1b
# RS1: b73cb5fc
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# Y: b73cb5fc
# PC: 64440edc
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 19
# RD: b73cb5fc
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6935000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 6935000: uvm_test_top.env.scoreboard [SCB] A: b73cb5fc
# B: 00000000
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 6935000: uvm_test_top.env.scoreboard [SCB] Transaction         693 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6945000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 550 ===
# Operation Type: SLT
# Instruction Type: I_TYPE
# RS1: 00000000
# RS2: d2959cdd
# IMM: cf871c37
# CE: 1
# RS1_ADDR: 1e
# FUNCT3: 7
# PC: 0c6f473d
# RD_ADDR: 09
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6945000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         694 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 02
# RS1: e1651391
# RS2: b11ead1c
# IMM: e62a2fb9
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# PC: a92ff402
# RD_ADDR: 10
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6945000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         694 Outputs *****
# RS1_ADDR: 02
# RS1: e1651391
# RS2: b11ead1c
# IMM: 00000fb9
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: a92ff402
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 10
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6945000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 6945000: uvm_test_top.env.scoreboard [SCB] A: e1651391
# B: b11ead1c
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 6945000: uvm_test_top.env.scoreboard [SCB] Transaction         694 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6955000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 551 ===
# Operation Type: EQ
# Instruction Type: I_TYPE
# RS1: ffffffff
# RS2: ee7cea66
# IMM: 810ce4ae
# CE: 1
# RS1_ADDR: 05
# FUNCT3: 0
# PC: 81c0323c
# RD_ADDR: 1a
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6955000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         695 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 1e
# RS1: 00000000
# RS2: d2959cdd
# IMM: cf871c37
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 0c6f473d
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6955000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         695 Outputs *****
# RS1_ADDR: 1e
# RS1: 00000000
# RS2: d2959cdd
# IMM: 00000c37
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 0c6f473d
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6955000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 6955000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: cf871c37
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 6955000: uvm_test_top.env.scoreboard [SCB] Transaction         695 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6965000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 552 ===
# Operation Type: SLL
# Instruction Type: I_TYPE
# RS1: 7fffffff
# RS2: 00000011
# IMM: 0000000e
# CE: 1
# RS1_ADDR: 07
# FUNCT3: 6
# PC: 48867d29
# RD_ADDR: 1b
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6965000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         696 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 05
# RS1: ffffffff
# RS2: ee7cea66
# IMM: 810ce4ae
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 81c0323c
# RD_ADDR: 1a
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6965000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         696 Outputs *****
# RS1_ADDR: 05
# RS1: ffffffff
# RS2: ee7cea66
# IMM: 000004ae
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 81c0323c
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1a
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6965000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 6965000: uvm_test_top.env.scoreboard [SCB] A: ffffffff
# B: 810ce4ae
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 6965000: uvm_test_top.env.scoreboard [SCB] Transaction         696 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6975000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 553 ===
# Operation Type: GEU
# Instruction Type: I_TYPE
# RS1: 00003964
# RS2: 00008e0b
# IMM: 0000069e
# CE: 1
# RS1_ADDR: 1e
# FUNCT3: 4
# PC: 0cb48361
# RD_ADDR: 07
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6975000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         697 Inputs *****
# Operation Type: SLL
# RS1_ADDR: 07
# RS1: 7fffffff
# RS2: 00000011
# IMM: 0000000e
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 48867d29
# RD_ADDR: 1b
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6975000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         697 Outputs *****
# RS1_ADDR: 07
# RS1: 7fffffff
# RS2: 00000011
# IMM: 0000000e
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# Y: ffffc000
# PC: 48867d29
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1b
# RD: ffffc000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6975000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLL
# UVM_INFO scoreboard.sv(297) @ 6975000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: 0000000e
# OP: 0080
# UVM_INFO scoreboard.sv(288) @ 6975000: uvm_test_top.env.scoreboard [SCB] Transaction         697 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6985000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 554 ===
# Operation Type: GEU
# Instruction Type: I_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 06
# FUNCT3: 4
# PC: 668ee6c4
# RD_ADDR: 0c
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6985000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         698 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 1e
# RS1: 00003964
# RS2: 00008e0b
# IMM: 0000069e
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 0cb48361
# RD_ADDR: 07
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6985000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         698 Outputs *****
# RS1_ADDR: 1e
# RS1: 00003964
# RS2: 00008e0b
# IMM: 0000069e
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 0cb48361
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 07
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6985000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 6985000: uvm_test_top.env.scoreboard [SCB] A: 00003964
# B: 0000069e
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 6985000: uvm_test_top.env.scoreboard [SCB] Transaction         698 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 6995000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 555 ===
# Operation Type: SRA
# Instruction Type: R_TYPE
# RS1: c0b2bba1
# RS2: 0000000f
# IMM: 00000001
# CE: 1
# RS1_ADDR: 04
# FUNCT3: 7
# PC: 3db98d93
# RD_ADDR: 1a
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 6995000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         699 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 06
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 668ee6c4
# RD_ADDR: 0c
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 6995000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         699 Outputs *****
# RS1_ADDR: 06
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 668ee6c4
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0c
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 6995000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 6995000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 6995000: uvm_test_top.env.scoreboard [SCB] Transaction         699 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7005000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 556 ===
# Operation Type: XOR
# Instruction Type: R_TYPE
# RS1: dfaa902d
# RS2: 89f1b7dc
# IMM: e77e5276
# CE: 1
# RS1_ADDR: 18
# FUNCT3: 0
# PC: 59a1c424
# RD_ADDR: 1a
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7005000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         700 Inputs *****
# Operation Type: SRA
# RS1_ADDR: 04
# RS1: c0b2bba1
# RS2: 0000000f
# IMM: 00000001
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 3db98d93
# RD_ADDR: 1a
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7005000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         700 Outputs *****
# RS1_ADDR: 04
# RS1: c0b2bba1
# RS2: 0000000f
# IMM: 00000001
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# Y: ffff8165
# PC: 3db98d93
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1a
# RD: ffff8165
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7005000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SRA
# UVM_INFO scoreboard.sv(297) @ 7005000: uvm_test_top.env.scoreboard [SCB] A: c0b2bba1
# B: 0000000f
# OP: 0200
# UVM_INFO scoreboard.sv(288) @ 7005000: uvm_test_top.env.scoreboard [SCB] Transaction         700 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7015000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 557 ===
# Operation Type: GE
# Instruction Type: R_TYPE
# RS1: f3f00817
# RS2: f3f00817
# IMM: 96f3aa73
# CE: 1
# RS1_ADDR: 10
# FUNCT3: 4
# PC: 5481a7e4
# RD_ADDR: 1d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7015000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         701 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 18
# RS1: dfaa902d
# RS2: 89f1b7dc
# IMM: e77e5276
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 59a1c424
# RD_ADDR: 1a
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7015000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         701 Outputs *****
# RS1_ADDR: 18
# RS1: dfaa902d
# RS2: 89f1b7dc
# IMM: 00000276
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 565b27f1
# PC: 59a1c424
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1a
# RD: 565b27f1
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7015000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 7015000: uvm_test_top.env.scoreboard [SCB] A: dfaa902d
# B: 89f1b7dc
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 7015000: uvm_test_top.env.scoreboard [SCB] Transaction         701 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7025000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 558 ===
# Operation Type: AND
# Instruction Type: R_TYPE
# RS1: 7fffffff
# RS2: 00000000
# IMM: d14b6bda
# CE: 1
# RS1_ADDR: 17
# FUNCT3: 5
# PC: 1821178e
# RD_ADDR: 1b
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7025000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         702 Inputs *****
# Operation Type: GE
# RS1_ADDR: 10
# RS1: f3f00817
# RS2: f3f00817
# IMM: 96f3aa73
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 5481a7e4
# RD_ADDR: 1d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7025000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         702 Outputs *****
# RS1_ADDR: 10
# RS1: f3f00817
# RS2: f3f00817
# IMM: 00000a73
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 5481a7e4
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1d
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7025000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 7025000: uvm_test_top.env.scoreboard [SCB] A: f3f00817
# B: f3f00817
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 7025000: uvm_test_top.env.scoreboard [SCB] Transaction         702 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7035000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 559 ===
# Operation Type: SLL
# Instruction Type: R_TYPE
# RS1: adf670fd
# RS2: 0000000b
# IMM: 0000000c
# CE: 1
# RS1_ADDR: 11
# FUNCT3: 1
# PC: d695fccd
# RD_ADDR: 09
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7035000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         703 Inputs *****
# Operation Type: AND
# RS1_ADDR: 17
# RS1: 7fffffff
# RS2: 00000000
# IMM: d14b6bda
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 1821178e
# RD_ADDR: 1b
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7035000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         703 Outputs *****
# RS1_ADDR: 17
# RS1: 7fffffff
# RS2: 00000000
# IMM: 00000bda
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 1821178e
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1b
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7035000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 7035000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: 00000000
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 7035000: uvm_test_top.env.scoreboard [SCB] Transaction         703 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7045000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 560 ===
# Operation Type: ADD
# Instruction Type: R_TYPE
# RS1: 00000000
# RS2: fd307ff1
# IMM: d2324110
# CE: 1
# RS1_ADDR: 16
# FUNCT3: 7
# PC: 456a7351
# RD_ADDR: 1b
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7045000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         704 Inputs *****
# Operation Type: SLL
# RS1_ADDR: 11
# RS1: adf670fd
# RS2: 0000000b
# IMM: 0000000c
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# PC: d695fccd
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7045000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         704 Outputs *****
# RS1_ADDR: 11
# RS1: adf670fd
# RS2: 0000000b
# IMM: 0000000c
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# Y: b387e800
# PC: d695fccd
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: b387e800
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7045000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLL
# UVM_INFO scoreboard.sv(297) @ 7045000: uvm_test_top.env.scoreboard [SCB] A: adf670fd
# B: 0000000b
# OP: 0080
# UVM_INFO scoreboard.sv(288) @ 7045000: uvm_test_top.env.scoreboard [SCB] Transaction         704 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7055000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 561 ===
# Operation Type: ADD
# Instruction Type: I_TYPE
# RS1: ffffffff
# RS2: c5c1a0e5
# IMM: aa3d61ea
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 4
# PC: 5c667505
# RD_ADDR: 1a
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7055000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         705 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 16
# RS1: 00000000
# RS2: fd307ff1
# IMM: d2324110
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 456a7351
# RD_ADDR: 1b
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7055000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         705 Outputs *****
# RS1_ADDR: 16
# RS1: 00000000
# RS2: fd307ff1
# IMM: 00000110
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# Y: fd307ff1
# PC: 456a7351
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1b
# RD: fd307ff1
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7055000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 7055000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: fd307ff1
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 7055000: uvm_test_top.env.scoreboard [SCB] Transaction         705 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7065000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 562 ===
# Operation Type: NEQ
# Instruction Type: I_TYPE
# RS1: e9af17b2
# RS2: 7fffffff
# IMM: a967596e
# CE: 1
# RS1_ADDR: 0f
# FUNCT3: 4
# PC: ab4e9930
# RD_ADDR: 02
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7065000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         706 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 00
# RS1: ffffffff
# RS2: c5c1a0e5
# IMM: aa3d61ea
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 5c667505
# RD_ADDR: 1a
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7065000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         706 Outputs *****
# RS1_ADDR: 00
# RS1: ffffffff
# RS2: c5c1a0e5
# IMM: 000001ea
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# Y: aa3d61e9
# PC: 5c667505
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1a
# RD: aa3d61e9
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7065000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 7065000: uvm_test_top.env.scoreboard [SCB] A: ffffffff
# B: aa3d61ea
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 7065000: uvm_test_top.env.scoreboard [SCB] Transaction         706 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7075000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 563 ===
# Operation Type: GE
# Instruction Type: I_TYPE
# RS1: 0000340f
# RS2: 000081de
# IMM: 0000034d
# CE: 1
# RS1_ADDR: 06
# FUNCT3: 3
# PC: 4ad9e171
# RD_ADDR: 0c
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7075000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         707 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 0f
# RS1: e9af17b2
# RS2: 7fffffff
# IMM: a967596e
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# PC: ab4e9930
# RD_ADDR: 02
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7075000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         707 Outputs *****
# RS1_ADDR: 0f
# RS1: e9af17b2
# RS2: 7fffffff
# IMM: 0000096e
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: ab4e9930
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 02
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7075000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 7075000: uvm_test_top.env.scoreboard [SCB] A: e9af17b2
# B: a967596e
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 7075000: uvm_test_top.env.scoreboard [SCB] Transaction         707 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7085000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 564 ===
# Operation Type: AND
# Instruction Type: I_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 15
# FUNCT3: 4
# PC: b822a871
# RD_ADDR: 1b
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7085000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         708 Inputs *****
# Operation Type: GE
# RS1_ADDR: 06
# RS1: 0000340f
# RS2: 000081de
# IMM: 0000034d
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 4ad9e171
# RD_ADDR: 0c
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7085000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         708 Outputs *****
# RS1_ADDR: 06
# RS1: 0000340f
# RS2: 000081de
# IMM: 0000034d
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 4ad9e171
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0c
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7085000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 7085000: uvm_test_top.env.scoreboard [SCB] A: 0000340f
# B: 0000034d
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 7085000: uvm_test_top.env.scoreboard [SCB] Transaction         708 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7095000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 565 ===
# Operation Type: EQ
# Instruction Type: I_TYPE
# RS1: 99214487
# RS2: 00003dcc
# IMM: f6e2a55e
# CE: 1
# RS1_ADDR: 05
# FUNCT3: 2
# PC: fb1e85d0
# RD_ADDR: 1a
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7095000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         709 Inputs *****
# Operation Type: AND
# RS1_ADDR: 15
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# PC: b822a871
# RD_ADDR: 1b
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7095000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         709 Outputs *****
# RS1_ADDR: 15
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# Y: ffff0000
# PC: b822a871
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1b
# RD: ffff0000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7095000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 7095000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 7095000: uvm_test_top.env.scoreboard [SCB] Transaction         709 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7105000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 566 ===
# Operation Type: XOR
# Instruction Type: I_TYPE
# RS1: e48ff0d5
# RS2: a90110f2
# IMM: d7d9f000
# CE: 1
# RS1_ADDR: 07
# FUNCT3: 0
# PC: ff0cf538
# RD_ADDR: 0c
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7105000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         710 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 05
# RS1: 99214487
# RS2: 00003dcc
# IMM: f6e2a55e
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# PC: fb1e85d0
# RD_ADDR: 1a
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7105000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         710 Outputs *****
# RS1_ADDR: 05
# RS1: 99214487
# RS2: 00003dcc
# IMM: 0000055e
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: fb1e85d0
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1a
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7105000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 7105000: uvm_test_top.env.scoreboard [SCB] A: 99214487
# B: f6e2a55e
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 7105000: uvm_test_top.env.scoreboard [SCB] Transaction         710 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7115000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 567 ===
# Operation Type: ADD
# Instruction Type: R_TYPE
# RS1: e52fec65
# RS2: e508dd68
# IMM: b5b90dcc
# CE: 1
# RS1_ADDR: 1b
# FUNCT3: 6
# PC: 41d70f25
# RD_ADDR: 11
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7115000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         711 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 07
# RS1: e48ff0d5
# RS2: a90110f2
# IMM: d7d9f000
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: ff0cf538
# RD_ADDR: 0c
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7115000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         711 Outputs *****
# RS1_ADDR: 07
# RS1: e48ff0d5
# RS2: a90110f2
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 335600d5
# PC: ff0cf538
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0c
# RD: 335600d5
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7115000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 7115000: uvm_test_top.env.scoreboard [SCB] A: e48ff0d5
# B: d7d9f000
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 7115000: uvm_test_top.env.scoreboard [SCB] Transaction         711 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7125000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 568 ===
# Operation Type: SLT
# Instruction Type: I_TYPE
# RS1: 00000000
# RS2: 7fffffff
# IMM: e83adf74
# CE: 1
# RS1_ADDR: 0e
# FUNCT3: 6
# PC: e46caa91
# RD_ADDR: 0b
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7125000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         712 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 1b
# RS1: e52fec65
# RS2: e508dd68
# IMM: b5b90dcc
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 41d70f25
# RD_ADDR: 11
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7125000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         712 Outputs *****
# RS1_ADDR: 1b
# RS1: e52fec65
# RS2: e508dd68
# IMM: 00000dcc
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# Y: ca38c9cd
# PC: 41d70f25
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 11
# RD: ca38c9cd
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7125000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 7125000: uvm_test_top.env.scoreboard [SCB] A: e52fec65
# B: e508dd68
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 7125000: uvm_test_top.env.scoreboard [SCB] Transaction         712 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7135000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 569 ===
# Operation Type: AND
# Instruction Type: I_TYPE
# RS1: f2a51e49
# RS2: cd49483a
# IMM: d8f8377d
# CE: 1
# RS1_ADDR: 01
# FUNCT3: 0
# PC: 6670d341
# RD_ADDR: 1d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7135000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         713 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 0e
# RS1: 00000000
# RS2: 7fffffff
# IMM: e83adf74
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# PC: e46caa91
# RD_ADDR: 0b
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7135000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         713 Outputs *****
# RS1_ADDR: 0e
# RS1: 00000000
# RS2: 7fffffff
# IMM: 00000f74
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: e46caa91
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0b
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7135000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 7135000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: e83adf74
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 7135000: uvm_test_top.env.scoreboard [SCB] Transaction         713 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7145000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 570 ===
# Operation Type: SLL
# Instruction Type: I_TYPE
# RS1: c2b5cc51
# RS2: 00000004
# IMM: 00000000
# CE: 1
# RS1_ADDR: 10
# FUNCT3: 3
# PC: fccffa14
# RD_ADDR: 0a
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7145000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         714 Inputs *****
# Operation Type: AND
# RS1_ADDR: 01
# RS1: f2a51e49
# RS2: cd49483a
# IMM: d8f8377d
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 6670d341
# RD_ADDR: 1d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7145000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         714 Outputs *****
# RS1_ADDR: 01
# RS1: f2a51e49
# RS2: cd49483a
# IMM: 0000077d
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: d0a01649
# PC: 6670d341
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1d
# RD: d0a01649
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7145000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 7145000: uvm_test_top.env.scoreboard [SCB] A: f2a51e49
# B: d8f8377d
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 7145000: uvm_test_top.env.scoreboard [SCB] Transaction         714 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7155000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 571 ===
# Operation Type: XOR
# Instruction Type: I_TYPE
# RS1: ffffffff
# RS2: bfb7c975
# IMM: d09a43e4
# CE: 1
# RS1_ADDR: 18
# FUNCT3: 4
# PC: c9af240b
# RD_ADDR: 0b
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7155000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         715 Inputs *****
# Operation Type: SLL
# RS1_ADDR: 10
# RS1: c2b5cc51
# RS2: 00000004
# IMM: 00000000
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: fccffa14
# RD_ADDR: 0a
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7155000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         715 Outputs *****
# RS1_ADDR: 10
# RS1: c2b5cc51
# RS2: 00000004
# IMM: 00000000
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: c2b5cc51
# PC: fccffa14
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0a
# RD: c2b5cc51
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7155000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLL
# UVM_INFO scoreboard.sv(297) @ 7155000: uvm_test_top.env.scoreboard [SCB] A: c2b5cc51
# B: 00000000
# OP: 0080
# UVM_INFO scoreboard.sv(288) @ 7155000: uvm_test_top.env.scoreboard [SCB] Transaction         715 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7165000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 572 ===
# Operation Type: AND
# Instruction Type: I_TYPE
# RS1: ea7aa048
# RS2: 7fffffff
# IMM: e69ec078
# CE: 1
# RS1_ADDR: 1a
# FUNCT3: 6
# PC: dfe42792
# RD_ADDR: 16
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7165000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         716 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 18
# RS1: ffffffff
# RS2: bfb7c975
# IMM: d09a43e4
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# PC: c9af240b
# RD_ADDR: 0b
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7165000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         716 Outputs *****
# RS1_ADDR: 18
# RS1: ffffffff
# RS2: bfb7c975
# IMM: 000003e4
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 2f65bc1b
# PC: c9af240b
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0b
# RD: 2f65bc1b
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7165000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 7165000: uvm_test_top.env.scoreboard [SCB] A: ffffffff
# B: d09a43e4
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 7165000: uvm_test_top.env.scoreboard [SCB] Transaction         716 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7175000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 573 ===
# Operation Type: EQ
# Instruction Type: R_TYPE
# RS1: 00002fa5
# RS2: 000048ef
# IMM: 00000cc9
# CE: 1
# RS1_ADDR: 07
# FUNCT3: 1
# PC: 6686509e
# RD_ADDR: 1b
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7175000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         717 Inputs *****
# Operation Type: AND
# RS1_ADDR: 1a
# RS1: ea7aa048
# RS2: 7fffffff
# IMM: e69ec078
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# PC: dfe42792
# RD_ADDR: 16
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7175000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         717 Outputs *****
# RS1_ADDR: 1a
# RS1: ea7aa048
# RS2: 7fffffff
# IMM: 00000078
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# Y: e21a8048
# PC: dfe42792
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 16
# RD: e21a8048
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7175000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 7175000: uvm_test_top.env.scoreboard [SCB] A: ea7aa048
# B: e69ec078
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 7175000: uvm_test_top.env.scoreboard [SCB] Transaction         717 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7185000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 574 ===
# Operation Type: AND
# Instruction Type: R_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 0a
# FUNCT3: 1
# PC: 893ae0a9
# RD_ADDR: 12
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7185000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         718 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 07
# RS1: 00002fa5
# RS2: 000048ef
# IMM: 00000cc9
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 6686509e
# RD_ADDR: 1b
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7185000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         718 Outputs *****
# RS1_ADDR: 07
# RS1: 00002fa5
# RS2: 000048ef
# IMM: 00000cc9
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 6686509e
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1b
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7185000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 7185000: uvm_test_top.env.scoreboard [SCB] A: 00002fa5
# B: 000048ef
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 7185000: uvm_test_top.env.scoreboard [SCB] Transaction         718 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7195000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 575 ===
# Operation Type: AND
# Instruction Type: R_TYPE
# RS1: df1fd263
# RS2: 7ffffccb
# IMM: ec2ea8d9
# CE: 1
# RS1_ADDR: 1b
# FUNCT3: 2
# PC: a7115f07
# RD_ADDR: 0d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7195000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         719 Inputs *****
# Operation Type: AND
# RS1_ADDR: 0a
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 893ae0a9
# RD_ADDR: 12
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7195000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         719 Outputs *****
# RS1_ADDR: 0a
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# Y: ffff0000
# PC: 893ae0a9
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 12
# RD: ffff0000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7195000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 7195000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 7195000: uvm_test_top.env.scoreboard [SCB] Transaction         719 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7205000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 576 ===
# Operation Type: ADD
# Instruction Type: I_TYPE
# RS1: 9321eaf1
# RS2: c304946d
# IMM: e9aaaa7f
# CE: 1
# RS1_ADDR: 07
# FUNCT3: 4
# PC: 92ab1b6a
# RD_ADDR: 02
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7205000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         720 Inputs *****
# Operation Type: AND
# RS1_ADDR: 1b
# RS1: df1fd263
# RS2: 7ffffccb
# IMM: ec2ea8d9
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# PC: a7115f07
# RD_ADDR: 0d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7205000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         720 Outputs *****
# RS1_ADDR: 1b
# RS1: df1fd263
# RS2: 7ffffccb
# IMM: 000008d9
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 5f1fd043
# PC: a7115f07
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0d
# RD: 5f1fd043
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7205000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 7205000: uvm_test_top.env.scoreboard [SCB] A: df1fd263
# B: 7ffffccb
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 7205000: uvm_test_top.env.scoreboard [SCB] Transaction         720 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7215000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 577 ===
# Operation Type: GE
# Instruction Type: I_TYPE
# RS1: a3f6f000
# RS2: a3f6f000
# IMM: 9e9851dc
# CE: 1
# RS1_ADDR: 1a
# FUNCT3: 6
# PC: 8aa9489b
# RD_ADDR: 0a
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7215000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         721 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 07
# RS1: 9321eaf1
# RS2: c304946d
# IMM: e9aaaa7f
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 92ab1b6a
# RD_ADDR: 02
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7215000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         721 Outputs *****
# RS1_ADDR: 07
# RS1: 9321eaf1
# RS2: c304946d
# IMM: 00000a7f
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 7ccc9570
# PC: 92ab1b6a
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 02
# RD: 7ccc9570
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7215000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 7215000: uvm_test_top.env.scoreboard [SCB] A: 9321eaf1
# B: e9aaaa7f
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 7215000: uvm_test_top.env.scoreboard [SCB] Transaction         721 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7225000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 578 ===
# Operation Type: ADD
# Instruction Type: R_TYPE
# RS1: 801bb44e
# RS2: 7fffffff
# IMM: 00000000
# CE: 1
# RS1_ADDR: 02
# FUNCT3: 0
# PC: fed38f9e
# RD_ADDR: 1e
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7225000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         722 Inputs *****
# Operation Type: GE
# RS1_ADDR: 1a
# RS1: a3f6f000
# RS2: a3f6f000
# IMM: 9e9851dc
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 8aa9489b
# RD_ADDR: 0a
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7225000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         722 Outputs *****
# RS1_ADDR: 1a
# RS1: a3f6f000
# RS2: a3f6f000
# IMM: 000001dc
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 8aa9489b
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0a
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7225000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 7225000: uvm_test_top.env.scoreboard [SCB] A: a3f6f000
# B: 9e9851dc
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 7225000: uvm_test_top.env.scoreboard [SCB] Transaction         722 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7235000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 579 ===
# Operation Type: EQ
# Instruction Type: I_TYPE
# RS1: 8d19ca68
# RS2: 86ad777d
# IMM: d6cc9f9a
# CE: 1
# RS1_ADDR: 14
# FUNCT3: 3
# PC: 01fb0fd1
# RD_ADDR: 1b
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7235000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         723 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 02
# RS1: 801bb44e
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fed38f9e
# RD_ADDR: 1e
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7235000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         723 Outputs *****
# RS1_ADDR: 02
# RS1: 801bb44e
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 001bb44d
# PC: fed38f9e
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1e
# RD: 001bb44d
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7235000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 7235000: uvm_test_top.env.scoreboard [SCB] A: 801bb44e
# B: 7fffffff
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 7235000: uvm_test_top.env.scoreboard [SCB] Transaction         723 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7245000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 580 ===
# Operation Type: ADD
# Instruction Type: R_TYPE
# RS1: fc52a4c5
# RS2: bb44bc04
# IMM: 00000000
# CE: 1
# RS1_ADDR: 02
# FUNCT3: 3
# PC: 6656e207
# RD_ADDR: 1e
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7245000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         724 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 14
# RS1: 8d19ca68
# RS2: 86ad777d
# IMM: d6cc9f9a
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 01fb0fd1
# RD_ADDR: 1b
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7245000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         724 Outputs *****
# RS1_ADDR: 14
# RS1: 8d19ca68
# RS2: 86ad777d
# IMM: 00000f9a
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 01fb0fd1
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1b
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7245000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 7245000: uvm_test_top.env.scoreboard [SCB] A: 8d19ca68
# B: d6cc9f9a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 7245000: uvm_test_top.env.scoreboard [SCB] Transaction         724 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7255000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 581 ===
# Operation Type: SLTU
# Instruction Type: R_TYPE
# RS1: ffffffff
# RS2: ed177aa7
# IMM: fd54321d
# CE: 1
# RS1_ADDR: 1b
# FUNCT3: 6
# PC: 9e849f33
# RD_ADDR: 16
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7255000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         725 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 02
# RS1: fc52a4c5
# RS2: bb44bc04
# IMM: 00000000
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 6656e207
# RD_ADDR: 1e
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7255000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         725 Outputs *****
# RS1_ADDR: 02
# RS1: fc52a4c5
# RS2: bb44bc04
# IMM: 00000000
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: b79760c9
# PC: 6656e207
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1e
# RD: b79760c9
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7255000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 7255000: uvm_test_top.env.scoreboard [SCB] A: fc52a4c5
# B: bb44bc04
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 7255000: uvm_test_top.env.scoreboard [SCB] Transaction         725 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7265000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 582 ===
# Operation Type: GEU
# Instruction Type: R_TYPE
# RS1: 7fffffff
# RS2: fea00493
# IMM: f2d9a424
# CE: 1
# RS1_ADDR: 01
# FUNCT3: 0
# PC: 639d01d2
# RD_ADDR: 0a
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7265000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         726 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 1b
# RS1: ffffffff
# RS2: ed177aa7
# IMM: fd54321d
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 9e849f33
# RD_ADDR: 16
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7265000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         726 Outputs *****
# RS1_ADDR: 1b
# RS1: ffffffff
# RS2: ed177aa7
# IMM: 0000021d
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 9e849f33
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 16
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7265000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 7265000: uvm_test_top.env.scoreboard [SCB] A: ffffffff
# B: ed177aa7
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 7265000: uvm_test_top.env.scoreboard [SCB] Transaction         726 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7275000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 583 ===
# Operation Type: EQ
# Instruction Type: I_TYPE
# RS1: 0000f13c
# RS2: 00007fd5
# IMM: 00000b1d
# CE: 1
# RS1_ADDR: 10
# FUNCT3: 5
# PC: 9df4d976
# RD_ADDR: 01
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7275000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         727 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 01
# RS1: 7fffffff
# RS2: fea00493
# IMM: f2d9a424
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 639d01d2
# RD_ADDR: 0a
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7275000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         727 Outputs *****
# RS1_ADDR: 01
# RS1: 7fffffff
# RS2: fea00493
# IMM: 00000424
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 639d01d2
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0a
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7275000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 7275000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: fea00493
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 7275000: uvm_test_top.env.scoreboard [SCB] Transaction         727 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7285000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 584 ===
# Operation Type: OR
# Instruction Type: R_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 13
# FUNCT3: 3
# PC: e5092350
# RD_ADDR: 19
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7285000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         728 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 10
# RS1: 0000f13c
# RS2: 00007fd5
# IMM: 00000b1d
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 9df4d976
# RD_ADDR: 01
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7285000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         728 Outputs *****
# RS1_ADDR: 10
# RS1: 0000f13c
# RS2: 00007fd5
# IMM: 00000b1d
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 9df4d976
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 01
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7285000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 7285000: uvm_test_top.env.scoreboard [SCB] A: 0000f13c
# B: 00000b1d
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 7285000: uvm_test_top.env.scoreboard [SCB] Transaction         728 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7295000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 585 ===
# Operation Type: SLT
# Instruction Type: R_TYPE
# RS1: 00005aa5
# RS2: 95c210ac
# IMM: dfb89818
# CE: 1
# RS1_ADDR: 1e
# FUNCT3: 0
# PC: 7f81f0fc
# RD_ADDR: 08
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7295000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         729 Inputs *****
# Operation Type: OR
# RS1_ADDR: 13
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: e5092350
# RD_ADDR: 19
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7295000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         729 Outputs *****
# RS1_ADDR: 13
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: ffff0000
# PC: e5092350
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 19
# RD: ffff0000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7295000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 7295000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 7295000: uvm_test_top.env.scoreboard [SCB] Transaction         729 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7305000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 586 ===
# Operation Type: SLTU
# Instruction Type: I_TYPE
# RS1: 9e4c6afb
# RS2: bc9573b2
# IMM: 8393f613
# CE: 1
# RS1_ADDR: 17
# FUNCT3: 4
# PC: 21b1a085
# RD_ADDR: 1e
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7305000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         730 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 1e
# RS1: 00005aa5
# RS2: 95c210ac
# IMM: dfb89818
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 7f81f0fc
# RD_ADDR: 08
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7305000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         730 Outputs *****
# RS1_ADDR: 1e
# RS1: 00005aa5
# RS2: 95c210ac
# IMM: 00000818
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 7f81f0fc
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 08
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7305000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 7305000: uvm_test_top.env.scoreboard [SCB] A: 00005aa5
# B: 95c210ac
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 7305000: uvm_test_top.env.scoreboard [SCB] Transaction         730 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7315000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 587 ===
# Operation Type: ADD
# Instruction Type: I_TYPE
# RS1: a22d8f30
# RS2: f923b0ba
# IMM: c6b1174f
# CE: 1
# RS1_ADDR: 14
# FUNCT3: 3
# PC: e2ff46e7
# RD_ADDR: 18
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7315000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         731 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 17
# RS1: 9e4c6afb
# RS2: bc9573b2
# IMM: 8393f613
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 21b1a085
# RD_ADDR: 1e
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7315000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         731 Outputs *****
# RS1_ADDR: 17
# RS1: 9e4c6afb
# RS2: bc9573b2
# IMM: 00000613
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 21b1a085
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1e
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7315000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 7315000: uvm_test_top.env.scoreboard [SCB] A: 9e4c6afb
# B: 8393f613
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 7315000: uvm_test_top.env.scoreboard [SCB] Transaction         731 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7325000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 588 ===
# Operation Type: XOR
# Instruction Type: I_TYPE
# RS1: 00000000
# RS2: 7fffffff
# IMM: a30842e1
# CE: 1
# RS1_ADDR: 17
# FUNCT3: 0
# PC: 44568156
# RD_ADDR: 1e
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7325000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         732 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 14
# RS1: a22d8f30
# RS2: f923b0ba
# IMM: c6b1174f
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: e2ff46e7
# RD_ADDR: 18
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7325000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         732 Outputs *****
# RS1_ADDR: 14
# RS1: a22d8f30
# RS2: f923b0ba
# IMM: 0000074f
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 68dea67f
# PC: e2ff46e7
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 18
# RD: 68dea67f
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7325000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 7325000: uvm_test_top.env.scoreboard [SCB] A: a22d8f30
# B: c6b1174f
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 7325000: uvm_test_top.env.scoreboard [SCB] Transaction         732 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7335000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 589 ===
# Operation Type: GE
# Instruction Type: I_TYPE
# RS1: f501f69b
# RS2: b0d14e4e
# IMM: b2469c49
# CE: 1
# RS1_ADDR: 1d
# FUNCT3: 2
# PC: 1dbacdb4
# RD_ADDR: 1b
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7335000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         733 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 17
# RS1: 00000000
# RS2: 7fffffff
# IMM: a30842e1
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 44568156
# RD_ADDR: 1e
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7335000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         733 Outputs *****
# RS1_ADDR: 17
# RS1: 00000000
# RS2: 7fffffff
# IMM: 000002e1
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: a30842e1
# PC: 44568156
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1e
# RD: a30842e1
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7335000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 7335000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: a30842e1
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 7335000: uvm_test_top.env.scoreboard [SCB] Transaction         733 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7345000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 590 ===
# Operation Type: SRA
# Instruction Type: I_TYPE
# RS1: 8702b88c
# RS2: 00000000
# IMM: 00000010
# CE: 1
# RS1_ADDR: 19
# FUNCT3: 7
# PC: 7335d310
# RD_ADDR: 12
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7345000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         734 Inputs *****
# Operation Type: GE
# RS1_ADDR: 1d
# RS1: f501f69b
# RS2: b0d14e4e
# IMM: b2469c49
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 1dbacdb4
# RD_ADDR: 1b
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7345000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         734 Outputs *****
# RS1_ADDR: 1d
# RS1: f501f69b
# RS2: b0d14e4e
# IMM: 00000c49
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 1dbacdb4
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1b
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7345000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 7345000: uvm_test_top.env.scoreboard [SCB] A: f501f69b
# B: b2469c49
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 7345000: uvm_test_top.env.scoreboard [SCB] Transaction         734 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7355000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 591 ===
# Operation Type: SUB
# Instruction Type: I_TYPE
# RS1: fd161b0c
# RS2: ffffffff
# IMM: b5f673dd
# CE: 1
# RS1_ADDR: 1b
# FUNCT3: 4
# PC: a2f96df7
# RD_ADDR: 05
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7355000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         735 Inputs *****
# Operation Type: SRA
# RS1_ADDR: 19
# RS1: 8702b88c
# RS2: 00000000
# IMM: 00000010
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 7335d310
# RD_ADDR: 12
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7355000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         735 Outputs *****
# RS1_ADDR: 19
# RS1: 8702b88c
# RS2: 00000000
# IMM: 00000010
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# Y: ffff8702
# PC: 7335d310
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 12
# RD: ffff8702
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7355000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SRA
# UVM_INFO scoreboard.sv(297) @ 7355000: uvm_test_top.env.scoreboard [SCB] A: 8702b88c
# B: 00000010
# OP: 0200
# UVM_INFO scoreboard.sv(288) @ 7355000: uvm_test_top.env.scoreboard [SCB] Transaction         735 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7365000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 592 ===
# Operation Type: XOR
# Instruction Type: R_TYPE
# RS1: 7fffffff
# RS2: dcc27cf9
# IMM: afc1e0cb
# CE: 1
# RS1_ADDR: 17
# FUNCT3: 5
# PC: 334d871c
# RD_ADDR: 1a
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7365000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         736 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 1b
# RS1: fd161b0c
# RS2: ffffffff
# IMM: b5f673dd
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# PC: a2f96df7
# RD_ADDR: 05
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7365000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         736 Outputs *****
# RS1_ADDR: 1b
# RS1: fd161b0c
# RS2: ffffffff
# IMM: 000003dd
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 471fa72f
# PC: a2f96df7
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 05
# RD: 471fa72f
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7365000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 7365000: uvm_test_top.env.scoreboard [SCB] A: fd161b0c
# B: b5f673dd
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 7365000: uvm_test_top.env.scoreboard [SCB] Transaction         736 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7375000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 593 ===
# Operation Type: SRA
# Instruction Type: R_TYPE
# RS1: 0000b4c6
# RS2: 00000005
# IMM: 00000011
# CE: 1
# RS1_ADDR: 1a
# FUNCT3: 0
# PC: fc67e640
# RD_ADDR: 1d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7375000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         737 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 17
# RS1: 7fffffff
# RS2: dcc27cf9
# IMM: afc1e0cb
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 334d871c
# RD_ADDR: 1a
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7375000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         737 Outputs *****
# RS1_ADDR: 17
# RS1: 7fffffff
# RS2: dcc27cf9
# IMM: 000000cb
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# Y: a33d8306
# PC: 334d871c
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1a
# RD: a33d8306
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7375000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 7375000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: dcc27cf9
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 7375000: uvm_test_top.env.scoreboard [SCB] Transaction         737 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7385000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 594 ===
# Operation Type: GEU
# Instruction Type: I_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 04
# FUNCT3: 3
# PC: 6eb6b268
# RD_ADDR: 1d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7385000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         738 Inputs *****
# Operation Type: SRA
# RS1_ADDR: 1a
# RS1: 0000b4c6
# RS2: 00000005
# IMM: 00000011
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fc67e640
# RD_ADDR: 1d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7385000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         738 Outputs *****
# RS1_ADDR: 1a
# RS1: 0000b4c6
# RS2: 00000005
# IMM: 00000011
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 000005a6
# PC: fc67e640
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1d
# RD: 000005a6
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7385000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SRA
# UVM_INFO scoreboard.sv(297) @ 7385000: uvm_test_top.env.scoreboard [SCB] A: 0000b4c6
# B: 00000005
# OP: 0200
# UVM_INFO scoreboard.sv(288) @ 7385000: uvm_test_top.env.scoreboard [SCB] Transaction         738 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7395000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 595 ===
# Operation Type: AND
# Instruction Type: I_TYPE
# RS1: 00000042
# RS2: 8f23dd96
# IMM: c6d962af
# CE: 1
# RS1_ADDR: 11
# FUNCT3: 0
# PC: 60b182d8
# RD_ADDR: 0b
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7395000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         739 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 04
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 6eb6b268
# RD_ADDR: 1d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7395000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         739 Outputs *****
# RS1_ADDR: 04
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 6eb6b268
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1d
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7395000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 7395000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 7395000: uvm_test_top.env.scoreboard [SCB] Transaction         739 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7405000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 596 ===
# Operation Type: GEU
# Instruction Type: I_TYPE
# RS1: 9455b038
# RS2: ff3a4c2b
# IMM: 8946af80
# CE: 1
# RS1_ADDR: 11
# FUNCT3: 6
# PC: 98538d85
# RD_ADDR: 09
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7405000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         740 Inputs *****
# Operation Type: AND
# RS1_ADDR: 11
# RS1: 00000042
# RS2: 8f23dd96
# IMM: c6d962af
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 60b182d8
# RD_ADDR: 0b
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7405000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         740 Outputs *****
# RS1_ADDR: 11
# RS1: 00000042
# RS2: 8f23dd96
# IMM: 000002af
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000002
# PC: 60b182d8
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0b
# RD: 00000002
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7405000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 7405000: uvm_test_top.env.scoreboard [SCB] A: 00000042
# B: c6d962af
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 7405000: uvm_test_top.env.scoreboard [SCB] Transaction         740 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7415000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 597 ===
# Operation Type: GEU
# Instruction Type: I_TYPE
# RS1: c9efac3e
# RS2: c9efac3e
# IMM: fa45dc1e
# CE: 1
# RS1_ADDR: 17
# FUNCT3: 7
# PC: b1e7ebf6
# RD_ADDR: 02
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7415000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         741 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 11
# RS1: 9455b038
# RS2: ff3a4c2b
# IMM: 8946af80
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 98538d85
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7415000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         741 Outputs *****
# RS1_ADDR: 11
# RS1: 9455b038
# RS2: ff3a4c2b
# IMM: 00000f80
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 98538d85
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7415000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 7415000: uvm_test_top.env.scoreboard [SCB] A: 9455b038
# B: 8946af80
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 7415000: uvm_test_top.env.scoreboard [SCB] Transaction         741 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7425000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 598 ===
# Operation Type: SUB
# Instruction Type: R_TYPE
# RS1: 7fffffff
# RS2: 00000000
# IMM: c732917b
# CE: 1
# RS1_ADDR: 11
# FUNCT3: 4
# PC: 1cf1a487
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7425000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         742 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 17
# RS1: c9efac3e
# RS2: c9efac3e
# IMM: fa45dc1e
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# PC: b1e7ebf6
# RD_ADDR: 02
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7425000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         742 Outputs *****
# RS1_ADDR: 17
# RS1: c9efac3e
# RS2: c9efac3e
# IMM: 00000c1e
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: b1e7ebf6
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 02
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7425000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 7425000: uvm_test_top.env.scoreboard [SCB] A: c9efac3e
# B: fa45dc1e
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 7425000: uvm_test_top.env.scoreboard [SCB] Transaction         742 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7435000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 599 ===
# Operation Type: GE
# Instruction Type: I_TYPE
# RS1: 92d5ac7c
# RS2: fe43fd60
# IMM: e02c9fdf
# CE: 1
# RS1_ADDR: 11
# FUNCT3: 3
# PC: f298b74e
# RD_ADDR: 19
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7435000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         743 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 11
# RS1: 7fffffff
# RS2: 00000000
# IMM: c732917b
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 1cf1a487
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7435000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         743 Outputs *****
# RS1_ADDR: 11
# RS1: 7fffffff
# RS2: 00000000
# IMM: 0000017b
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 7fffffff
# PC: 1cf1a487
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 7fffffff
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7435000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 7435000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: 00000000
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 7435000: uvm_test_top.env.scoreboard [SCB] Transaction         743 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7445000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 600 ===
# Operation Type: OR
# Instruction Type: I_TYPE
# RS1: ebeab04a
# RS2: cf7b7240
# IMM: 00000000
# CE: 1
# RS1_ADDR: 05
# FUNCT3: 6
# PC: 5078e40d
# RD_ADDR: 01
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7445000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         744 Inputs *****
# Operation Type: GE
# RS1_ADDR: 11
# RS1: 92d5ac7c
# RS2: fe43fd60
# IMM: e02c9fdf
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: f298b74e
# RD_ADDR: 19
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7445000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         744 Outputs *****
# RS1_ADDR: 11
# RS1: 92d5ac7c
# RS2: fe43fd60
# IMM: 00000fdf
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: f298b74e
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 19
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7445000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 7445000: uvm_test_top.env.scoreboard [SCB] A: 92d5ac7c
# B: e02c9fdf
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 7445000: uvm_test_top.env.scoreboard [SCB] Transaction         744 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7455000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 601 ===
# Operation Type: SUB
# Instruction Type: R_TYPE
# RS1: 949decc4
# RS2: ffffffff
# IMM: b3cc0d24
# CE: 1
# RS1_ADDR: 07
# FUNCT3: 3
# PC: 0ccb95d8
# RD_ADDR: 19
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7455000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         745 Inputs *****
# Operation Type: OR
# RS1_ADDR: 05
# RS1: ebeab04a
# RS2: cf7b7240
# IMM: 00000000
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 5078e40d
# RD_ADDR: 01
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7455000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         745 Outputs *****
# RS1_ADDR: 05
# RS1: ebeab04a
# RS2: cf7b7240
# IMM: 00000000
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# Y: ebeab04a
# PC: 5078e40d
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 01
# RD: ebeab04a
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7455000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 7455000: uvm_test_top.env.scoreboard [SCB] A: ebeab04a
# B: 00000000
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 7455000: uvm_test_top.env.scoreboard [SCB] Transaction         745 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7465000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 602 ===
# Operation Type: SUB
# Instruction Type: R_TYPE
# RS1: 7fffffff
# RS2: a482729b
# IMM: b0f3813d
# CE: 1
# RS1_ADDR: 1e
# FUNCT3: 7
# PC: cd596079
# RD_ADDR: 0e
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7465000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         746 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 07
# RS1: 949decc4
# RS2: ffffffff
# IMM: b3cc0d24
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 0ccb95d8
# RD_ADDR: 19
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7465000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         746 Outputs *****
# RS1_ADDR: 07
# RS1: 949decc4
# RS2: ffffffff
# IMM: 00000d24
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 949decc5
# PC: 0ccb95d8
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 19
# RD: 949decc5
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7465000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 7465000: uvm_test_top.env.scoreboard [SCB] A: 949decc4
# B: ffffffff
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 7465000: uvm_test_top.env.scoreboard [SCB] Transaction         746 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7475000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 603 ===
# Operation Type: XOR
# Instruction Type: I_TYPE
# RS1: 00002e28
# RS2: 00004863
# IMM: 000000e1
# CE: 1
# RS1_ADDR: 02
# FUNCT3: 7
# PC: cd9b37e6
# RD_ADDR: 04
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7475000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         747 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 1e
# RS1: 7fffffff
# RS2: a482729b
# IMM: b0f3813d
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# PC: cd596079
# RD_ADDR: 0e
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7475000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         747 Outputs *****
# RS1_ADDR: 1e
# RS1: 7fffffff
# RS2: a482729b
# IMM: 0000013d
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# Y: db7d8d64
# PC: cd596079
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0e
# RD: db7d8d64
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7475000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 7475000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: a482729b
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 7475000: uvm_test_top.env.scoreboard [SCB] Transaction         747 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7485000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 604 ===
# Operation Type: SLT
# Instruction Type: R_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 16
# FUNCT3: 3
# PC: 768fa79d
# RD_ADDR: 18
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7485000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         748 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 02
# RS1: 00002e28
# RS2: 00004863
# IMM: 000000e1
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# PC: cd9b37e6
# RD_ADDR: 04
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7485000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         748 Outputs *****
# RS1_ADDR: 02
# RS1: 00002e28
# RS2: 00004863
# IMM: 000000e1
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00002ec9
# PC: cd9b37e6
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 04
# RD: 00002ec9
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7485000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 7485000: uvm_test_top.env.scoreboard [SCB] A: 00002e28
# B: 000000e1
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 7485000: uvm_test_top.env.scoreboard [SCB] Transaction         748 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7495000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 605 ===
# Operation Type: ADD
# Instruction Type: R_TYPE
# RS1: 0000c4b6
# RS2: 96a3b701
# IMM: cebd2d0c
# CE: 1
# RS1_ADDR: 0f
# FUNCT3: 3
# PC: 62c8b430
# RD_ADDR: 02
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7495000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         749 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 16
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 768fa79d
# RD_ADDR: 18
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7495000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         749 Outputs *****
# RS1_ADDR: 16
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 768fa79d
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 18
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7495000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 7495000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 7495000: uvm_test_top.env.scoreboard [SCB] Transaction         749 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7505000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 606 ===
# Operation Type: SLT
# Instruction Type: I_TYPE
# RS1: e5163b5a
# RS2: e70f7163
# IMM: a9018929
# CE: 1
# RS1_ADDR: 04
# FUNCT3: 7
# PC: fb58df97
# RD_ADDR: 13
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7505000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         750 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 0f
# RS1: 0000c4b6
# RS2: 96a3b701
# IMM: cebd2d0c
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 62c8b430
# RD_ADDR: 02
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7505000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         750 Outputs *****
# RS1_ADDR: 0f
# RS1: 0000c4b6
# RS2: 96a3b701
# IMM: 00000d0c
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 96a47bb7
# PC: 62c8b430
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 02
# RD: 96a47bb7
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7505000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 7505000: uvm_test_top.env.scoreboard [SCB] A: 0000c4b6
# B: 96a3b701
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 7505000: uvm_test_top.env.scoreboard [SCB] Transaction         750 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7515000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 607 ===
# Operation Type: NEQ
# Instruction Type: R_TYPE
# RS1: cedbc033
# RS2: cedbc033
# IMM: c9bad4bb
# CE: 1
# RS1_ADDR: 07
# FUNCT3: 4
# PC: 8fef2a3d
# RD_ADDR: 1b
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7515000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         751 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 04
# RS1: e5163b5a
# RS2: e70f7163
# IMM: a9018929
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# PC: fb58df97
# RD_ADDR: 13
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7515000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         751 Outputs *****
# RS1_ADDR: 04
# RS1: e5163b5a
# RS2: e70f7163
# IMM: 00000929
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: fb58df97
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 13
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7515000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 7515000: uvm_test_top.env.scoreboard [SCB] A: e5163b5a
# B: a9018929
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 7515000: uvm_test_top.env.scoreboard [SCB] Transaction         751 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7525000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 608 ===
# Operation Type: GE
# Instruction Type: R_TYPE
# RS1: aee54bc3
# RS2: 7fffffff
# IMM: 00000000
# CE: 1
# RS1_ADDR: 02
# FUNCT3: 0
# PC: a913da0c
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7525000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         752 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 07
# RS1: cedbc033
# RS2: cedbc033
# IMM: c9bad4bb
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 8fef2a3d
# RD_ADDR: 1b
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7525000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         752 Outputs *****
# RS1_ADDR: 07
# RS1: cedbc033
# RS2: cedbc033
# IMM: 000004bb
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 8fef2a3d
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1b
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7525000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 7525000: uvm_test_top.env.scoreboard [SCB] A: cedbc033
# B: cedbc033
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 7525000: uvm_test_top.env.scoreboard [SCB] Transaction         752 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7535000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 609 ===
# Operation Type: GE
# Instruction Type: I_TYPE
# RS1: 82f54fc0
# RS2: f32ce097
# IMM: f260f58e
# CE: 1
# RS1_ADDR: 1a
# FUNCT3: 3
# PC: f26c3ecd
# RD_ADDR: 10
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7535000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         753 Inputs *****
# Operation Type: GE
# RS1_ADDR: 02
# RS1: aee54bc3
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: a913da0c
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7535000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         753 Outputs *****
# RS1_ADDR: 02
# RS1: aee54bc3
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: a913da0c
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7535000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 7535000: uvm_test_top.env.scoreboard [SCB] A: aee54bc3
# B: 7fffffff
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 7535000: uvm_test_top.env.scoreboard [SCB] Transaction         753 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7545000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 610 ===
# Operation Type: ADD
# Instruction Type: I_TYPE
# RS1: 00000000
# RS2: a564b276
# IMM: cb25509b
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 5
# PC: b819027f
# RD_ADDR: 0c
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7545000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         754 Inputs *****
# Operation Type: GE
# RS1_ADDR: 1a
# RS1: 82f54fc0
# RS2: f32ce097
# IMM: f260f58e
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: f26c3ecd
# RD_ADDR: 10
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7545000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         754 Outputs *****
# RS1_ADDR: 1a
# RS1: 82f54fc0
# RS2: f32ce097
# IMM: 0000058e
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: f26c3ecd
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 10
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7545000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 7545000: uvm_test_top.env.scoreboard [SCB] A: 82f54fc0
# B: f260f58e
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 7545000: uvm_test_top.env.scoreboard [SCB] Transaction         754 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7555000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 611 ===
# Operation Type: XOR
# Instruction Type: I_TYPE
# RS1: b30943b9
# RS2: d90ba781
# IMM: ffffffff
# CE: 1
# RS1_ADDR: 02
# FUNCT3: 5
# PC: 89bbaf63
# RD_ADDR: 1e
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7555000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         755 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 00
# RS1: 00000000
# RS2: a564b276
# IMM: cb25509b
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: b819027f
# RD_ADDR: 0c
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7555000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         755 Outputs *****
# RS1_ADDR: 00
# RS1: 00000000
# RS2: a564b276
# IMM: 0000009b
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: cb25509b
# PC: b819027f
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0c
# RD: cb25509b
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7555000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 7555000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: cb25509b
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 7555000: uvm_test_top.env.scoreboard [SCB] Transaction         755 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7565000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 612 ===
# Operation Type: GE
# Instruction Type: I_TYPE
# RS1: 7fffffff
# RS2: a242af41
# IMM: 80d07292
# CE: 1
# RS1_ADDR: 1f
# FUNCT3: 5
# PC: 081e8f8d
# RD_ADDR: 0c
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7565000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         756 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 02
# RS1: b30943b9
# RS2: d90ba781
# IMM: ffffffff
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 89bbaf63
# RD_ADDR: 1e
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7565000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         756 Outputs *****
# RS1_ADDR: 02
# RS1: b30943b9
# RS2: d90ba781
# IMM: 00000fff
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 4cf6bc46
# PC: 89bbaf63
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1e
# RD: 4cf6bc46
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7565000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 7565000: uvm_test_top.env.scoreboard [SCB] A: b30943b9
# B: ffffffff
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 7565000: uvm_test_top.env.scoreboard [SCB] Transaction         756 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7575000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 613 ===
# Operation Type: GEU
# Instruction Type: R_TYPE
# RS1: 00009da8
# RS2: 0000592d
# IMM: 000009c4
# CE: 1
# RS1_ADDR: 14
# FUNCT3: 4
# PC: 873298df
# RD_ADDR: 09
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7575000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         757 Inputs *****
# Operation Type: GE
# RS1_ADDR: 1f
# RS1: 7fffffff
# RS2: a242af41
# IMM: 80d07292
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 081e8f8d
# RD_ADDR: 0c
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7575000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         757 Outputs *****
# RS1_ADDR: 1f
# RS1: 7fffffff
# RS2: a242af41
# IMM: 00000292
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 081e8f8d
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0c
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7575000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 7575000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: 80d07292
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 7575000: uvm_test_top.env.scoreboard [SCB] Transaction         757 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7585000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 614 ===
# Operation Type: XOR
# Instruction Type: I_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 10
# FUNCT3: 2
# PC: a2c9276b
# RD_ADDR: 1d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7585000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         758 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 14
# RS1: 00009da8
# RS2: 0000592d
# IMM: 000009c4
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 873298df
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7585000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         758 Outputs *****
# RS1_ADDR: 14
# RS1: 00009da8
# RS2: 0000592d
# IMM: 000009c4
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 873298df
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7585000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 7585000: uvm_test_top.env.scoreboard [SCB] A: 00009da8
# B: 0000592d
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 7585000: uvm_test_top.env.scoreboard [SCB] Transaction         758 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7595000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 615 ===
# Operation Type: SLTU
# Instruction Type: I_TYPE
# RS1: 00001dfa
# RS2: a1e0d2c0
# IMM: b80b3081
# CE: 1
# RS1_ADDR: 16
# FUNCT3: 2
# PC: bcfc857f
# RD_ADDR: 09
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7595000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         759 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 10
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# PC: a2c9276b
# RD_ADDR: 1d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7595000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         759 Outputs *****
# RS1_ADDR: 10
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: a2c9276b
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1d
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7595000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 7595000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 7595000: uvm_test_top.env.scoreboard [SCB] Transaction         759 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7605000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 616 ===
# Operation Type: SLT
# Instruction Type: I_TYPE
# RS1: 802b3c08
# RS2: 98a73b39
# IMM: c7acd52a
# CE: 1
# RS1_ADDR: 1f
# FUNCT3: 3
# PC: 75d4d3a1
# RD_ADDR: 1d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7605000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         760 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 16
# RS1: 00001dfa
# RS2: a1e0d2c0
# IMM: b80b3081
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# PC: bcfc857f
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7605000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         760 Outputs *****
# RS1_ADDR: 16
# RS1: 00001dfa
# RS2: a1e0d2c0
# IMM: 00000081
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: bcfc857f
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7605000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 7605000: uvm_test_top.env.scoreboard [SCB] A: 00001dfa
# B: b80b3081
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 7605000: uvm_test_top.env.scoreboard [SCB] Transaction         760 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7615000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 617 ===
# Operation Type: AND
# Instruction Type: I_TYPE
# RS1: c83e0570
# RS2: f1cf9b66
# IMM: ac12b2fa
# CE: 1
# RS1_ADDR: 01
# FUNCT3: 5
# PC: ad53dfd2
# RD_ADDR: 10
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7615000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         761 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 1f
# RS1: 802b3c08
# RS2: 98a73b39
# IMM: c7acd52a
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 75d4d3a1
# RD_ADDR: 1d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7615000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         761 Outputs *****
# RS1_ADDR: 1f
# RS1: 802b3c08
# RS2: 98a73b39
# IMM: 0000052a
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 75d4d3a1
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1d
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7615000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 7615000: uvm_test_top.env.scoreboard [SCB] A: 802b3c08
# B: c7acd52a
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 7615000: uvm_test_top.env.scoreboard [SCB] Transaction         761 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7625000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 618 ===
# Operation Type: XOR
# Instruction Type: I_TYPE
# RS1: d3ea02b3
# RS2: 7fffffff
# IMM: 00000000
# CE: 1
# RS1_ADDR: 18
# FUNCT3: 5
# PC: bf477f33
# RD_ADDR: 17
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7625000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         762 Inputs *****
# Operation Type: AND
# RS1_ADDR: 01
# RS1: c83e0570
# RS2: f1cf9b66
# IMM: ac12b2fa
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: ad53dfd2
# RD_ADDR: 10
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7625000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         762 Outputs *****
# RS1_ADDR: 01
# RS1: c83e0570
# RS2: f1cf9b66
# IMM: 000002fa
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 88120070
# PC: ad53dfd2
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 10
# RD: 88120070
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7625000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 7625000: uvm_test_top.env.scoreboard [SCB] A: c83e0570
# B: ac12b2fa
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 7625000: uvm_test_top.env.scoreboard [SCB] Transaction         762 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7635000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 619 ===
# Operation Type: NEQ
# Instruction Type: R_TYPE
# RS1: beda1ca4
# RS2: c55cba9b
# IMM: bcd9be00
# CE: 1
# RS1_ADDR: 13
# FUNCT3: 6
# PC: 9b2aa1ff
# RD_ADDR: 14
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7635000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         763 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 18
# RS1: d3ea02b3
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: bf477f33
# RD_ADDR: 17
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7635000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         763 Outputs *****
# RS1_ADDR: 18
# RS1: d3ea02b3
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: d3ea02b3
# PC: bf477f33
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 17
# RD: d3ea02b3
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7635000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 7635000: uvm_test_top.env.scoreboard [SCB] A: d3ea02b3
# B: 00000000
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 7635000: uvm_test_top.env.scoreboard [SCB] Transaction         763 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7645000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 620 ===
# Operation Type: NEQ
# Instruction Type: R_TYPE
# RS1: 84e8c6d9
# RS2: 00000000
# IMM: 80abebb6
# CE: 1
# RS1_ADDR: 0e
# FUNCT3: 0
# PC: f8b6e985
# RD_ADDR: 15
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7645000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         764 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 13
# RS1: beda1ca4
# RS2: c55cba9b
# IMM: bcd9be00
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 9b2aa1ff
# RD_ADDR: 14
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7645000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         764 Outputs *****
# RS1_ADDR: 13
# RS1: beda1ca4
# RS2: c55cba9b
# IMM: 00000e00
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 9b2aa1ff
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 14
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7645000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 7645000: uvm_test_top.env.scoreboard [SCB] A: beda1ca4
# B: c55cba9b
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 7645000: uvm_test_top.env.scoreboard [SCB] Transaction         764 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7655000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 621 ===
# Operation Type: EQ
# Instruction Type: I_TYPE
# RS1: ffffffff
# RS2: a8c818d8
# IMM: d08ee366
# CE: 1
# RS1_ADDR: 19
# FUNCT3: 6
# PC: ee61e225
# RD_ADDR: 01
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7655000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         765 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 0e
# RS1: 84e8c6d9
# RS2: 00000000
# IMM: 80abebb6
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: f8b6e985
# RD_ADDR: 15
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7655000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         765 Outputs *****
# RS1_ADDR: 0e
# RS1: 84e8c6d9
# RS2: 00000000
# IMM: 00000bb6
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: f8b6e985
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 15
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7655000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 7655000: uvm_test_top.env.scoreboard [SCB] A: 84e8c6d9
# B: 00000000
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 7655000: uvm_test_top.env.scoreboard [SCB] Transaction         765 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7665000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 622 ===
# Operation Type: SLT
# Instruction Type: R_TYPE
# RS1: 7fffffff
# RS2: e4f514fb
# IMM: c20b2d70
# CE: 1
# RS1_ADDR: 1c
# FUNCT3: 6
# PC: 1356d350
# RD_ADDR: 07
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7665000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         766 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 19
# RS1: ffffffff
# RS2: a8c818d8
# IMM: d08ee366
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# PC: ee61e225
# RD_ADDR: 01
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7665000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         766 Outputs *****
# RS1_ADDR: 19
# RS1: ffffffff
# RS2: a8c818d8
# IMM: 00000366
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: ee61e225
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 01
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7665000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 7665000: uvm_test_top.env.scoreboard [SCB] A: ffffffff
# B: d08ee366
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 7665000: uvm_test_top.env.scoreboard [SCB] Transaction         766 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7675000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 623 ===
# Operation Type: ADD
# Instruction Type: I_TYPE
# RS1: 0000a2af
# RS2: 0000b0da
# IMM: 00000c2d
# CE: 1
# RS1_ADDR: 12
# FUNCT3: 4
# PC: 28a4d53c
# RD_ADDR: 0e
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7675000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         767 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 1c
# RS1: 7fffffff
# RS2: e4f514fb
# IMM: c20b2d70
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 1356d350
# RD_ADDR: 07
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7675000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         767 Outputs *****
# RS1_ADDR: 1c
# RS1: 7fffffff
# RS2: e4f514fb
# IMM: 00000d70
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 1356d350
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 07
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7675000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 7675000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: e4f514fb
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 7675000: uvm_test_top.env.scoreboard [SCB] Transaction         767 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7685000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 624 ===
# Operation Type: ADD
# Instruction Type: R_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 1c
# FUNCT3: 6
# PC: d13be50b
# RD_ADDR: 05
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7685000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         768 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 12
# RS1: 0000a2af
# RS2: 0000b0da
# IMM: 00000c2d
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 28a4d53c
# RD_ADDR: 0e
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7685000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         768 Outputs *****
# RS1_ADDR: 12
# RS1: 0000a2af
# RS2: 0000b0da
# IMM: 00000c2d
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 0000aedc
# PC: 28a4d53c
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0e
# RD: 0000aedc
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7685000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 7685000: uvm_test_top.env.scoreboard [SCB] A: 0000a2af
# B: 00000c2d
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 7685000: uvm_test_top.env.scoreboard [SCB] Transaction         768 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7695000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 625 ===
# Operation Type: SLTU
# Instruction Type: R_TYPE
# RS1: 0000cd82
# RS2: 9794fb06
# IMM: ec068aea
# CE: 1
# RS1_ADDR: 13
# FUNCT3: 5
# PC: c9ca0948
# RD_ADDR: 10
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7695000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         769 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 1c
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# PC: d13be50b
# RD_ADDR: 05
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7695000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         769 Outputs *****
# RS1_ADDR: 1c
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# Y: fffe0000
# PC: d13be50b
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 05
# RD: fffe0000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7695000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 7695000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 7695000: uvm_test_top.env.scoreboard [SCB] Transaction         769 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7705000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 626 ===
# Operation Type: XOR
# Instruction Type: R_TYPE
# RS1: bf513a9e
# RS2: 89f63ce1
# IMM: b33238fa
# CE: 1
# RS1_ADDR: 05
# FUNCT3: 2
# PC: 87a0ddbf
# RD_ADDR: 1d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7705000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         770 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 13
# RS1: 0000cd82
# RS2: 9794fb06
# IMM: ec068aea
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# PC: c9ca0948
# RD_ADDR: 10
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7705000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         770 Outputs *****
# RS1_ADDR: 13
# RS1: 0000cd82
# RS2: 9794fb06
# IMM: 00000aea
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: c9ca0948
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 10
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7705000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 7705000: uvm_test_top.env.scoreboard [SCB] A: 0000cd82
# B: 9794fb06
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 7705000: uvm_test_top.env.scoreboard [SCB] Transaction         770 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7715000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 627 ===
# Operation Type: AND
# Instruction Type: R_TYPE
# RS1: 8fa5b7c3
# RS2: 8c6c9ee6
# IMM: f9fc84ed
# CE: 1
# RS1_ADDR: 08
# FUNCT3: 7
# PC: 7425e4e9
# RD_ADDR: 0d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7715000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         771 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 05
# RS1: bf513a9e
# RS2: 89f63ce1
# IMM: b33238fa
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 87a0ddbf
# RD_ADDR: 1d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7715000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         771 Outputs *****
# RS1_ADDR: 05
# RS1: bf513a9e
# RS2: 89f63ce1
# IMM: 000008fa
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 36a7067f
# PC: 87a0ddbf
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1d
# RD: 36a7067f
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7715000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 7715000: uvm_test_top.env.scoreboard [SCB] A: bf513a9e
# B: 89f63ce1
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 7715000: uvm_test_top.env.scoreboard [SCB] Transaction         771 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7725000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 628 ===
# Operation Type: SUB
# Instruction Type: I_TYPE
# RS1: 7fffffff
# RS2: c4a0d6e2
# IMM: 00000000
# CE: 1
# RS1_ADDR: 14
# FUNCT3: 3
# PC: de8d4af4
# RD_ADDR: 0d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7725000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         772 Inputs *****
# Operation Type: AND
# RS1_ADDR: 08
# RS1: 8fa5b7c3
# RS2: 8c6c9ee6
# IMM: f9fc84ed
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 7425e4e9
# RD_ADDR: 0d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7725000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         772 Outputs *****
# RS1_ADDR: 08
# RS1: 8fa5b7c3
# RS2: 8c6c9ee6
# IMM: 000004ed
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 8c2496c2
# PC: 7425e4e9
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0d
# RD: 8c2496c2
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7725000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 7725000: uvm_test_top.env.scoreboard [SCB] A: 8fa5b7c3
# B: 8c6c9ee6
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 7725000: uvm_test_top.env.scoreboard [SCB] Transaction         772 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7735000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 629 ===
# Operation Type: GE
# Instruction Type: R_TYPE
# RS1: bd40b14c
# RS2: a0c4ad5c
# IMM: c976d918
# CE: 1
# RS1_ADDR: 16
# FUNCT3: 5
# PC: 3b897a42
# RD_ADDR: 1b
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7735000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         773 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 14
# RS1: 7fffffff
# RS2: c4a0d6e2
# IMM: 00000000
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: de8d4af4
# RD_ADDR: 0d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7735000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         773 Outputs *****
# RS1_ADDR: 14
# RS1: 7fffffff
# RS2: c4a0d6e2
# IMM: 00000000
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 7fffffff
# PC: de8d4af4
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0d
# RD: 7fffffff
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7735000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 7735000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: 00000000
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 7735000: uvm_test_top.env.scoreboard [SCB] Transaction         773 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7745000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 630 ===
# Operation Type: SRL
# Instruction Type: I_TYPE
# RS1: b7d29d28
# RS2: 00000000
# IMM: 0000000a
# CE: 1
# RS1_ADDR: 02
# FUNCT3: 7
# PC: e96fa71a
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7745000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         774 Inputs *****
# Operation Type: GE
# RS1_ADDR: 16
# RS1: bd40b14c
# RS2: a0c4ad5c
# IMM: c976d918
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 3b897a42
# RD_ADDR: 1b
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7745000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         774 Outputs *****
# RS1_ADDR: 16
# RS1: bd40b14c
# RS2: a0c4ad5c
# IMM: 00000918
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 3b897a42
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1b
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7745000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 7745000: uvm_test_top.env.scoreboard [SCB] A: bd40b14c
# B: a0c4ad5c
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 7745000: uvm_test_top.env.scoreboard [SCB] Transaction         774 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7755000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 631 ===
# Operation Type: NEQ
# Instruction Type: R_TYPE
# RS1: b602815d
# RS2: ffffffff
# IMM: ac5bbb48
# CE: 1
# RS1_ADDR: 0c
# FUNCT3: 6
# PC: 62ae7704
# RD_ADDR: 01
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7755000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         775 Inputs *****
# Operation Type: SRL
# RS1_ADDR: 02
# RS1: b7d29d28
# RS2: 00000000
# IMM: 0000000a
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# PC: e96fa71a
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7755000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         775 Outputs *****
# RS1_ADDR: 02
# RS1: b7d29d28
# RS2: 00000000
# IMM: 0000000a
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 002df4a7
# PC: e96fa71a
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 002df4a7
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7755000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SRL
# UVM_INFO scoreboard.sv(297) @ 7755000: uvm_test_top.env.scoreboard [SCB] A: b7d29d28
# B: 0000000a
# OP: 0100
# UVM_INFO scoreboard.sv(288) @ 7755000: uvm_test_top.env.scoreboard [SCB] Transaction         775 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7765000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 632 ===
# Operation Type: GE
# Instruction Type: I_TYPE
# RS1: ad31ac75
# RS2: 7fffffff
# IMM: b595b7c9
# CE: 1
# RS1_ADDR: 1e
# FUNCT3: 0
# PC: e94280be
# RD_ADDR: 11
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7765000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         776 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 0c
# RS1: b602815d
# RS2: ffffffff
# IMM: ac5bbb48
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 62ae7704
# RD_ADDR: 01
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7765000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         776 Outputs *****
# RS1_ADDR: 0c
# RS1: b602815d
# RS2: ffffffff
# IMM: 00000b48
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 62ae7704
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 01
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7765000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 7765000: uvm_test_top.env.scoreboard [SCB] A: b602815d
# B: ffffffff
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 7765000: uvm_test_top.env.scoreboard [SCB] Transaction         776 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7775000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 633 ===
# Operation Type: XOR
# Instruction Type: I_TYPE
# RS1: 00009fc3
# RS2: 0000e374
# IMM: 0000020e
# CE: 1
# RS1_ADDR: 18
# FUNCT3: 3
# PC: ef7b7290
# RD_ADDR: 1c
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7775000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         777 Inputs *****
# Operation Type: GE
# RS1_ADDR: 1e
# RS1: ad31ac75
# RS2: 7fffffff
# IMM: b595b7c9
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: e94280be
# RD_ADDR: 11
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7775000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         777 Outputs *****
# RS1_ADDR: 1e
# RS1: ad31ac75
# RS2: 7fffffff
# IMM: 000007c9
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: e94280be
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 11
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7775000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 7775000: uvm_test_top.env.scoreboard [SCB] A: ad31ac75
# B: b595b7c9
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 7775000: uvm_test_top.env.scoreboard [SCB] Transaction         777 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7785000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 634 ===
# Operation Type: SLTU
# Instruction Type: R_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 06
# FUNCT3: 2
# PC: f51e762a
# RD_ADDR: 13
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7785000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         778 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 18
# RS1: 00009fc3
# RS2: 0000e374
# IMM: 0000020e
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: ef7b7290
# RD_ADDR: 1c
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7785000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         778 Outputs *****
# RS1_ADDR: 18
# RS1: 00009fc3
# RS2: 0000e374
# IMM: 0000020e
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00009dcd
# PC: ef7b7290
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1c
# RD: 00009dcd
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7785000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 7785000: uvm_test_top.env.scoreboard [SCB] A: 00009fc3
# B: 0000020e
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 7785000: uvm_test_top.env.scoreboard [SCB] Transaction         778 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7795000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 635 ===
# Operation Type: EQ
# Instruction Type: R_TYPE
# RS1: 00003385
# RS2: c02f214c
# IMM: 9f56e09c
# CE: 1
# RS1_ADDR: 0a
# FUNCT3: 3
# PC: aa3abdb7
# RD_ADDR: 04
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7795000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         779 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 06
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# PC: f51e762a
# RD_ADDR: 13
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7795000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         779 Outputs *****
# RS1_ADDR: 06
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: f51e762a
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 13
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7795000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 7795000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 7795000: uvm_test_top.env.scoreboard [SCB] Transaction         779 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7805000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 636 ===
# Operation Type: OR
# Instruction Type: R_TYPE
# RS1: ab6c3815
# RS2: f89f0bb6
# IMM: 9fe64160
# CE: 1
# RS1_ADDR: 1b
# FUNCT3: 7
# PC: d3ec515c
# RD_ADDR: 0a
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7805000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         780 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 0a
# RS1: 00003385
# RS2: c02f214c
# IMM: 9f56e09c
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: aa3abdb7
# RD_ADDR: 04
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7805000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         780 Outputs *****
# RS1_ADDR: 0a
# RS1: 00003385
# RS2: c02f214c
# IMM: 0000009c
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: aa3abdb7
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 04
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7805000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 7805000: uvm_test_top.env.scoreboard [SCB] A: 00003385
# B: c02f214c
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 7805000: uvm_test_top.env.scoreboard [SCB] Transaction         780 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7815000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 637 ===
# Operation Type: SLTU
# Instruction Type: I_TYPE
# RS1: cd1effe2
# RS2: cd1effe2
# IMM: 9d5d1185
# CE: 1
# RS1_ADDR: 07
# FUNCT3: 6
# PC: e6234c8e
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7815000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         781 Inputs *****
# Operation Type: OR
# RS1_ADDR: 1b
# RS1: ab6c3815
# RS2: f89f0bb6
# IMM: 9fe64160
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# PC: d3ec515c
# RD_ADDR: 0a
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7815000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         781 Outputs *****
# RS1_ADDR: 1b
# RS1: ab6c3815
# RS2: f89f0bb6
# IMM: 00000160
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# Y: fbff3bb7
# PC: d3ec515c
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0a
# RD: fbff3bb7
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7815000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 7815000: uvm_test_top.env.scoreboard [SCB] A: ab6c3815
# B: f89f0bb6
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 7815000: uvm_test_top.env.scoreboard [SCB] Transaction         781 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7825000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 638 ===
# Operation Type: ADD
# Instruction Type: I_TYPE
# RS1: 7fffffff
# RS2: c253c58f
# IMM: 00000000
# CE: 1
# RS1_ADDR: 0d
# FUNCT3: 0
# PC: 0d30f07d
# RD_ADDR: 15
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7825000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         782 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 07
# RS1: cd1effe2
# RS2: cd1effe2
# IMM: 9d5d1185
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# PC: e6234c8e
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7825000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         782 Outputs *****
# RS1_ADDR: 07
# RS1: cd1effe2
# RS2: cd1effe2
# IMM: 00000185
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: e6234c8e
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7825000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 7825000: uvm_test_top.env.scoreboard [SCB] A: cd1effe2
# B: 9d5d1185
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 7825000: uvm_test_top.env.scoreboard [SCB] Transaction         782 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7835000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 639 ===
# Operation Type: ADD
# Instruction Type: R_TYPE
# RS1: 88d48058
# RS2: a72a9268
# IMM: e4ddf77a
# CE: 1
# RS1_ADDR: 1b
# FUNCT3: 6
# PC: 6fe4762e
# RD_ADDR: 02
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7835000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         783 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 0d
# RS1: 7fffffff
# RS2: c253c58f
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 0d30f07d
# RD_ADDR: 15
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7835000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         783 Outputs *****
# RS1_ADDR: 0d
# RS1: 7fffffff
# RS2: c253c58f
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 7fffffff
# PC: 0d30f07d
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 15
# RD: 7fffffff
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7835000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 7835000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: 00000000
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 7835000: uvm_test_top.env.scoreboard [SCB] Transaction         783 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7845000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 640 ===
# Operation Type: SUB
# Instruction Type: I_TYPE
# RS1: 00000000
# RS2: e5fa2e2c
# IMM: cbdd613e
# CE: 1
# RS1_ADDR: 1d
# FUNCT3: 2
# PC: 53b36d7c
# RD_ADDR: 09
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7845000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         784 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 1b
# RS1: 88d48058
# RS2: a72a9268
# IMM: e4ddf77a
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 6fe4762e
# RD_ADDR: 02
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7845000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         784 Outputs *****
# RS1_ADDR: 1b
# RS1: 88d48058
# RS2: a72a9268
# IMM: 0000077a
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 2fff12c0
# PC: 6fe4762e
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 02
# RD: 2fff12c0
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7845000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 7845000: uvm_test_top.env.scoreboard [SCB] A: 88d48058
# B: a72a9268
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 7845000: uvm_test_top.env.scoreboard [SCB] Transaction         784 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7855000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 641 ===
# Operation Type: SLT
# Instruction Type: R_TYPE
# RS1: a4a18d09
# RS2: ffffffff
# IMM: af7294e7
# CE: 1
# RS1_ADDR: 1c
# FUNCT3: 2
# PC: ff91f90c
# RD_ADDR: 1c
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7855000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         785 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 1d
# RS1: 00000000
# RS2: e5fa2e2c
# IMM: cbdd613e
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 53b36d7c
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7855000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         785 Outputs *****
# RS1_ADDR: 1d
# RS1: 00000000
# RS2: e5fa2e2c
# IMM: 0000013e
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 34229ec2
# PC: 53b36d7c
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 34229ec2
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7855000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 7855000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: cbdd613e
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 7855000: uvm_test_top.env.scoreboard [SCB] Transaction         785 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7865000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 642 ===
# Operation Type: ADD
# Instruction Type: R_TYPE
# RS1: 7fffffff
# RS2: b4cb34c5
# IMM: dda7376f
# CE: 1
# RS1_ADDR: 04
# FUNCT3: 3
# PC: bcd1521a
# RD_ADDR: 07
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7865000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         786 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 1c
# RS1: a4a18d09
# RS2: ffffffff
# IMM: af7294e7
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# PC: ff91f90c
# RD_ADDR: 1c
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7865000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         786 Outputs *****
# RS1_ADDR: 1c
# RS1: a4a18d09
# RS2: ffffffff
# IMM: 000004e7
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: ff91f90c
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1c
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7865000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 7865000: uvm_test_top.env.scoreboard [SCB] A: a4a18d09
# B: ffffffff
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 7865000: uvm_test_top.env.scoreboard [SCB] Transaction         786 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7875000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 643 ===
# Operation Type: OR
# Instruction Type: R_TYPE
# RS1: 0000c0da
# RS2: 0000cce4
# IMM: 00000042
# CE: 1
# RS1_ADDR: 08
# FUNCT3: 5
# PC: 46e55a34
# RD_ADDR: 04
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7875000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         787 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 04
# RS1: 7fffffff
# RS2: b4cb34c5
# IMM: dda7376f
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: bcd1521a
# RD_ADDR: 07
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7875000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         787 Outputs *****
# RS1_ADDR: 04
# RS1: 7fffffff
# RS2: b4cb34c5
# IMM: 0000076f
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 34cb34c4
# PC: bcd1521a
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 07
# RD: 34cb34c4
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7875000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 7875000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: b4cb34c5
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 7875000: uvm_test_top.env.scoreboard [SCB] Transaction         787 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7885000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 644 ===
# Operation Type: AND
# Instruction Type: R_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 0b
# FUNCT3: 2
# PC: 9f0d948f
# RD_ADDR: 1f
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7885000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         788 Inputs *****
# Operation Type: OR
# RS1_ADDR: 08
# RS1: 0000c0da
# RS2: 0000cce4
# IMM: 00000042
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 46e55a34
# RD_ADDR: 04
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7885000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         788 Outputs *****
# RS1_ADDR: 08
# RS1: 0000c0da
# RS2: 0000cce4
# IMM: 00000042
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 0000ccfe
# PC: 46e55a34
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 04
# RD: 0000ccfe
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7885000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 7885000: uvm_test_top.env.scoreboard [SCB] A: 0000c0da
# B: 0000cce4
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 7885000: uvm_test_top.env.scoreboard [SCB] Transaction         788 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7895000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 645 ===
# Operation Type: ADD
# Instruction Type: R_TYPE
# RS1: 000062c2
# RS2: a09219e2
# IMM: cc78e59a
# CE: 1
# RS1_ADDR: 01
# FUNCT3: 1
# PC: e4a085ce
# RD_ADDR: 1d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7895000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         789 Inputs *****
# Operation Type: AND
# RS1_ADDR: 0b
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 9f0d948f
# RD_ADDR: 1f
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7895000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         789 Outputs *****
# RS1_ADDR: 0b
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# Y: ffff0000
# PC: 9f0d948f
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1f
# RD: ffff0000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7895000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 7895000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 7895000: uvm_test_top.env.scoreboard [SCB] Transaction         789 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7905000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 646 ===
# Operation Type: AND
# Instruction Type: I_TYPE
# RS1: d740854d
# RS2: a1fd30a9
# IMM: a7a49963
# CE: 1
# RS1_ADDR: 07
# FUNCT3: 4
# PC: 14c69d1f
# RD_ADDR: 02
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7905000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         790 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 01
# RS1: 000062c2
# RS2: a09219e2
# IMM: cc78e59a
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# PC: e4a085ce
# RD_ADDR: 1d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7905000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         790 Outputs *****
# RS1_ADDR: 01
# RS1: 000062c2
# RS2: a09219e2
# IMM: 0000059a
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# Y: a0927ca4
# PC: e4a085ce
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1d
# RD: a0927ca4
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7905000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 7905000: uvm_test_top.env.scoreboard [SCB] A: 000062c2
# B: a09219e2
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 7905000: uvm_test_top.env.scoreboard [SCB] Transaction         790 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7915000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 647 ===
# Operation Type: GE
# Instruction Type: R_TYPE
# RS1: a3855a51
# RS2: a3855a51
# IMM: e7223dd8
# CE: 1
# RS1_ADDR: 1b
# FUNCT3: 0
# PC: 8c33d873
# RD_ADDR: 0e
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7915000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         791 Inputs *****
# Operation Type: AND
# RS1_ADDR: 07
# RS1: d740854d
# RS2: a1fd30a9
# IMM: a7a49963
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 14c69d1f
# RD_ADDR: 02
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7915000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         791 Outputs *****
# RS1_ADDR: 07
# RS1: d740854d
# RS2: a1fd30a9
# IMM: 00000963
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 87008141
# PC: 14c69d1f
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 02
# RD: 87008141
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7915000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 7915000: uvm_test_top.env.scoreboard [SCB] A: d740854d
# B: a7a49963
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 7915000: uvm_test_top.env.scoreboard [SCB] Transaction         791 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7925000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 648 ===
# Operation Type: OR
# Instruction Type: R_TYPE
# RS1: 7fffffff
# RS2: 00000000
# IMM: d53cc055
# CE: 1
# RS1_ADDR: 15
# FUNCT3: 3
# PC: 59f79a06
# RD_ADDR: 05
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7925000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         792 Inputs *****
# Operation Type: GE
# RS1_ADDR: 1b
# RS1: a3855a51
# RS2: a3855a51
# IMM: e7223dd8
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 8c33d873
# RD_ADDR: 0e
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7925000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         792 Outputs *****
# RS1_ADDR: 1b
# RS1: a3855a51
# RS2: a3855a51
# IMM: 00000dd8
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 8c33d873
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0e
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7925000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 7925000: uvm_test_top.env.scoreboard [SCB] A: a3855a51
# B: a3855a51
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 7925000: uvm_test_top.env.scoreboard [SCB] Transaction         792 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7935000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 649 ===
# Operation Type: NEQ
# Instruction Type: I_TYPE
# RS1: aa5b9d8e
# RS2: 8c3d40cf
# IMM: b71f2ed1
# CE: 1
# RS1_ADDR: 19
# FUNCT3: 6
# PC: c6b21e84
# RD_ADDR: 1a
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7935000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         793 Inputs *****
# Operation Type: OR
# RS1_ADDR: 15
# RS1: 7fffffff
# RS2: 00000000
# IMM: d53cc055
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 59f79a06
# RD_ADDR: 05
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7935000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         793 Outputs *****
# RS1_ADDR: 15
# RS1: 7fffffff
# RS2: 00000000
# IMM: 00000055
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 7fffffff
# PC: 59f79a06
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 05
# RD: 7fffffff
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7935000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 7935000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: 00000000
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 7935000: uvm_test_top.env.scoreboard [SCB] Transaction         793 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7945000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 650 ===
# Operation Type: GEU
# Instruction Type: R_TYPE
# RS1: 00000000
# RS2: 85158e9a
# IMM: 8374ddb0
# CE: 1
# RS1_ADDR: 1a
# FUNCT3: 6
# PC: 6830b4f6
# RD_ADDR: 07
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7945000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         794 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 19
# RS1: aa5b9d8e
# RS2: 8c3d40cf
# IMM: b71f2ed1
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# PC: c6b21e84
# RD_ADDR: 1a
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7945000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         794 Outputs *****
# RS1_ADDR: 19
# RS1: aa5b9d8e
# RS2: 8c3d40cf
# IMM: 00000ed1
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: c6b21e84
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1a
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7945000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 7945000: uvm_test_top.env.scoreboard [SCB] A: aa5b9d8e
# B: b71f2ed1
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 7945000: uvm_test_top.env.scoreboard [SCB] Transaction         794 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7955000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 651 ===
# Operation Type: OR
# Instruction Type: I_TYPE
# RS1: 9c74a8c9
# RS2: ffffffff
# IMM: a021f159
# CE: 1
# RS1_ADDR: 1e
# FUNCT3: 3
# PC: 93bd6fe2
# RD_ADDR: 0c
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7955000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         795 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 1a
# RS1: 00000000
# RS2: 85158e9a
# IMM: 8374ddb0
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 6830b4f6
# RD_ADDR: 07
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7955000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         795 Outputs *****
# RS1_ADDR: 1a
# RS1: 00000000
# RS2: 85158e9a
# IMM: 00000db0
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 6830b4f6
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 07
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7955000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 7955000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: 85158e9a
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 7955000: uvm_test_top.env.scoreboard [SCB] Transaction         795 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7965000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 652 ===
# Operation Type: GE
# Instruction Type: R_TYPE
# RS1: 7fffffff
# RS2: 8721e495
# IMM: abbcd936
# CE: 1
# RS1_ADDR: 0e
# FUNCT3: 1
# PC: 551982f7
# RD_ADDR: 03
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7965000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         796 Inputs *****
# Operation Type: OR
# RS1_ADDR: 1e
# RS1: 9c74a8c9
# RS2: ffffffff
# IMM: a021f159
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 93bd6fe2
# RD_ADDR: 0c
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7965000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         796 Outputs *****
# RS1_ADDR: 1e
# RS1: 9c74a8c9
# RS2: ffffffff
# IMM: 00000159
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: bc75f9d9
# PC: 93bd6fe2
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0c
# RD: bc75f9d9
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7965000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 7965000: uvm_test_top.env.scoreboard [SCB] A: 9c74a8c9
# B: a021f159
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 7965000: uvm_test_top.env.scoreboard [SCB] Transaction         796 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7975000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 653 ===
# Operation Type: ADD
# Instruction Type: I_TYPE
# RS1: 0000ebbe
# RS2: 0000ff0b
# IMM: 0000098a
# CE: 1
# RS1_ADDR: 1e
# FUNCT3: 6
# PC: fa307f72
# RD_ADDR: 13
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7975000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         797 Inputs *****
# Operation Type: GE
# RS1_ADDR: 0e
# RS1: 7fffffff
# RS2: 8721e495
# IMM: abbcd936
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 551982f7
# RD_ADDR: 03
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7975000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         797 Outputs *****
# RS1_ADDR: 0e
# RS1: 7fffffff
# RS2: 8721e495
# IMM: 00000936
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 551982f7
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 03
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7975000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 7975000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: 8721e495
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 7975000: uvm_test_top.env.scoreboard [SCB] Transaction         797 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7985000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 654 ===
# Operation Type: AND
# Instruction Type: R_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 11
# FUNCT3: 2
# PC: 22ff3210
# RD_ADDR: 19
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7985000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         798 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 1e
# RS1: 0000ebbe
# RS2: 0000ff0b
# IMM: 0000098a
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# PC: fa307f72
# RD_ADDR: 13
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7985000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         798 Outputs *****
# RS1_ADDR: 1e
# RS1: 0000ebbe
# RS2: 0000ff0b
# IMM: 0000098a
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 0000f548
# PC: fa307f72
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 13
# RD: 0000f548
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7985000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 7985000: uvm_test_top.env.scoreboard [SCB] A: 0000ebbe
# B: 0000098a
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 7985000: uvm_test_top.env.scoreboard [SCB] Transaction         798 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 7995000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 655 ===
# Operation Type: OR
# Instruction Type: R_TYPE
# RS1: 000095e3
# RS2: 8fcc0a52
# IMM: accecf6d
# CE: 1
# RS1_ADDR: 07
# FUNCT3: 2
# PC: bb51f9b7
# RD_ADDR: 1a
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 7995000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         799 Inputs *****
# Operation Type: AND
# RS1_ADDR: 11
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 22ff3210
# RD_ADDR: 19
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 7995000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         799 Outputs *****
# RS1_ADDR: 11
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# Y: ffff0000
# PC: 22ff3210
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 19
# RD: ffff0000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 7995000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 7995000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 7995000: uvm_test_top.env.scoreboard [SCB] Transaction         799 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8005000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 656 ===
# Operation Type: SLT
# Instruction Type: I_TYPE
# RS1: 811991f1
# RS2: ba8a79b8
# IMM: b13beef7
# CE: 1
# RS1_ADDR: 14
# FUNCT3: 3
# PC: 353172a3
# RD_ADDR: 1c
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8005000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         800 Inputs *****
# Operation Type: OR
# RS1_ADDR: 07
# RS1: 000095e3
# RS2: 8fcc0a52
# IMM: accecf6d
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# PC: bb51f9b7
# RD_ADDR: 1a
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8005000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         800 Outputs *****
# RS1_ADDR: 07
# RS1: 000095e3
# RS2: 8fcc0a52
# IMM: 00000f6d
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 8fcc9ff3
# PC: bb51f9b7
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1a
# RD: 8fcc9ff3
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8005000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 8005000: uvm_test_top.env.scoreboard [SCB] A: 000095e3
# B: 8fcc0a52
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 8005000: uvm_test_top.env.scoreboard [SCB] Transaction         800 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8015000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 657 ===
# Operation Type: OR
# Instruction Type: I_TYPE
# RS1: fba06dd3
# RS2: a890beb9
# IMM: bf0ff785
# CE: 1
# RS1_ADDR: 1b
# FUNCT3: 0
# PC: 767b8691
# RD_ADDR: 0a
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8015000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         801 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 14
# RS1: 811991f1
# RS2: ba8a79b8
# IMM: b13beef7
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 353172a3
# RD_ADDR: 1c
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8015000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         801 Outputs *****
# RS1_ADDR: 14
# RS1: 811991f1
# RS2: ba8a79b8
# IMM: 00000ef7
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 353172a3
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1c
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8015000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 8015000: uvm_test_top.env.scoreboard [SCB] A: 811991f1
# B: b13beef7
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 8015000: uvm_test_top.env.scoreboard [SCB] Transaction         801 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8025000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 658 ===
# Operation Type: NEQ
# Instruction Type: R_TYPE
# RS1: 7fffffff
# RS2: 00000000
# IMM: f969c409
# CE: 1
# RS1_ADDR: 1d
# FUNCT3: 0
# PC: 73e57329
# RD_ADDR: 07
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8025000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         802 Inputs *****
# Operation Type: OR
# RS1_ADDR: 1b
# RS1: fba06dd3
# RS2: a890beb9
# IMM: bf0ff785
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 767b8691
# RD_ADDR: 0a
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8025000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         802 Outputs *****
# RS1_ADDR: 1b
# RS1: fba06dd3
# RS2: a890beb9
# IMM: 00000785
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: ffafffd7
# PC: 767b8691
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0a
# RD: ffafffd7
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8025000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 8025000: uvm_test_top.env.scoreboard [SCB] A: fba06dd3
# B: bf0ff785
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 8025000: uvm_test_top.env.scoreboard [SCB] Transaction         802 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8035000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 659 ===
# Operation Type: SLTU
# Instruction Type: R_TYPE
# RS1: fef90bdc
# RS2: 8b3fce0f
# IMM: aca9f304
# CE: 1
# RS1_ADDR: 07
# FUNCT3: 0
# PC: 4b95f6fb
# RD_ADDR: 03
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8035000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         803 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 1d
# RS1: 7fffffff
# RS2: 00000000
# IMM: f969c409
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 73e57329
# RD_ADDR: 07
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8035000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         803 Outputs *****
# RS1_ADDR: 1d
# RS1: 7fffffff
# RS2: 00000000
# IMM: 00000409
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 73e57329
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 07
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8035000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 8035000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: 00000000
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 8035000: uvm_test_top.env.scoreboard [SCB] Transaction         803 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8045000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 660 ===
# Operation Type: GE
# Instruction Type: I_TYPE
# RS1: 00000000
# RS2: 91b3a7c3
# IMM: a85aebaf
# CE: 1
# RS1_ADDR: 19
# FUNCT3: 1
# PC: 78b89ede
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8045000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         804 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 07
# RS1: fef90bdc
# RS2: 8b3fce0f
# IMM: aca9f304
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 4b95f6fb
# RD_ADDR: 03
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8045000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         804 Outputs *****
# RS1_ADDR: 07
# RS1: fef90bdc
# RS2: 8b3fce0f
# IMM: 00000304
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 4b95f6fb
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 03
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8045000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 8045000: uvm_test_top.env.scoreboard [SCB] A: fef90bdc
# B: 8b3fce0f
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 8045000: uvm_test_top.env.scoreboard [SCB] Transaction         804 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8055000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 661 ===
# Operation Type: AND
# Instruction Type: R_TYPE
# RS1: ffffffff
# RS2: ef850871
# IMM: e8204841
# CE: 1
# RS1_ADDR: 1b
# FUNCT3: 5
# PC: e11c48fc
# RD_ADDR: 08
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8055000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         805 Inputs *****
# Operation Type: GE
# RS1_ADDR: 19
# RS1: 00000000
# RS2: 91b3a7c3
# IMM: a85aebaf
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 78b89ede
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8055000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         805 Outputs *****
# RS1_ADDR: 19
# RS1: 00000000
# RS2: 91b3a7c3
# IMM: 00000baf
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 78b89ede
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8055000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 8055000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: a85aebaf
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 8055000: uvm_test_top.env.scoreboard [SCB] Transaction         805 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8065000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 662 ===
# Operation Type: SLTU
# Instruction Type: I_TYPE
# RS1: 9f50ce66
# RS2: 7fffffff
# IMM: a285e50f
# CE: 1
# RS1_ADDR: 04
# FUNCT3: 1
# PC: 7a64c715
# RD_ADDR: 1b
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8065000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         806 Inputs *****
# Operation Type: AND
# RS1_ADDR: 1b
# RS1: ffffffff
# RS2: ef850871
# IMM: e8204841
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# PC: e11c48fc
# RD_ADDR: 08
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8065000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         806 Outputs *****
# RS1_ADDR: 1b
# RS1: ffffffff
# RS2: ef850871
# IMM: 00000841
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# Y: ef850871
# PC: e11c48fc
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 08
# RD: ef850871
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8065000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 8065000: uvm_test_top.env.scoreboard [SCB] A: ffffffff
# B: ef850871
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 8065000: uvm_test_top.env.scoreboard [SCB] Transaction         806 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8075000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 663 ===
# Operation Type: OR
# Instruction Type: I_TYPE
# RS1: 0000785b
# RS2: 00008ecc
# IMM: 00000454
# CE: 1
# RS1_ADDR: 13
# FUNCT3: 4
# PC: 81205715
# RD_ADDR: 13
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8075000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         807 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 04
# RS1: 9f50ce66
# RS2: 7fffffff
# IMM: a285e50f
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 7a64c715
# RD_ADDR: 1b
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8075000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         807 Outputs *****
# RS1_ADDR: 04
# RS1: 9f50ce66
# RS2: 7fffffff
# IMM: 0000050f
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 7a64c715
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1b
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8075000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 8075000: uvm_test_top.env.scoreboard [SCB] A: 9f50ce66
# B: a285e50f
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 8075000: uvm_test_top.env.scoreboard [SCB] Transaction         807 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8085000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 664 ===
# Operation Type: GE
# Instruction Type: I_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 19
# FUNCT3: 5
# PC: ab9e8b19
# RD_ADDR: 0b
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8085000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         808 Inputs *****
# Operation Type: OR
# RS1_ADDR: 13
# RS1: 0000785b
# RS2: 00008ecc
# IMM: 00000454
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 81205715
# RD_ADDR: 13
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8085000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         808 Outputs *****
# RS1_ADDR: 13
# RS1: 0000785b
# RS2: 00008ecc
# IMM: 00000454
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00007c5f
# PC: 81205715
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 13
# RD: 00007c5f
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8085000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 8085000: uvm_test_top.env.scoreboard [SCB] A: 0000785b
# B: 00000454
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 8085000: uvm_test_top.env.scoreboard [SCB] Transaction         808 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8095000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 665 ===
# Operation Type: GEU
# Instruction Type: R_TYPE
# RS1: 00005f84
# RS2: afc50cd2
# IMM: 8277ee7b
# CE: 1
# RS1_ADDR: 19
# FUNCT3: 2
# PC: 5cfb9d56
# RD_ADDR: 1d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8095000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         809 Inputs *****
# Operation Type: GE
# RS1_ADDR: 19
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: ab9e8b19
# RD_ADDR: 0b
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8095000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         809 Outputs *****
# RS1_ADDR: 19
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: ab9e8b19
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0b
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8095000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 8095000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 8095000: uvm_test_top.env.scoreboard [SCB] Transaction         809 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8105000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 666 ===
# Operation Type: XOR
# Instruction Type: I_TYPE
# RS1: 968185ea
# RS2: a6d3ded3
# IMM: d87e370d
# CE: 1
# RS1_ADDR: 15
# FUNCT3: 7
# PC: 33068982
# RD_ADDR: 1c
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8105000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         810 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 19
# RS1: 00005f84
# RS2: afc50cd2
# IMM: 8277ee7b
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 5cfb9d56
# RD_ADDR: 1d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8105000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         810 Outputs *****
# RS1_ADDR: 19
# RS1: 00005f84
# RS2: afc50cd2
# IMM: 00000e7b
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 5cfb9d56
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1d
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8105000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 8105000: uvm_test_top.env.scoreboard [SCB] A: 00005f84
# B: afc50cd2
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 8105000: uvm_test_top.env.scoreboard [SCB] Transaction         810 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8115000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 667 ===
# Operation Type: GE
# Instruction Type: I_TYPE
# RS1: a099c038
# RS2: a099c038
# IMM: 978c6ac0
# CE: 1
# RS1_ADDR: 10
# FUNCT3: 3
# PC: 2da5949b
# RD_ADDR: 1c
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8115000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         811 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 15
# RS1: 968185ea
# RS2: a6d3ded3
# IMM: d87e370d
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 33068982
# RD_ADDR: 1c
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8115000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         811 Outputs *****
# RS1_ADDR: 15
# RS1: 968185ea
# RS2: a6d3ded3
# IMM: 0000070d
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 4effb2e7
# PC: 33068982
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1c
# RD: 4effb2e7
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8115000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 8115000: uvm_test_top.env.scoreboard [SCB] A: 968185ea
# B: d87e370d
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 8115000: uvm_test_top.env.scoreboard [SCB] Transaction         811 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8125000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 668 ===
# Operation Type: OR
# Instruction Type: I_TYPE
# RS1: 00000000
# RS2: 7fffffff
# IMM: b2846c70
# CE: 1
# RS1_ADDR: 15
# FUNCT3: 3
# PC: 5c3fe8b0
# RD_ADDR: 10
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8125000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         812 Inputs *****
# Operation Type: GE
# RS1_ADDR: 10
# RS1: a099c038
# RS2: a099c038
# IMM: 978c6ac0
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 2da5949b
# RD_ADDR: 1c
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8125000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         812 Outputs *****
# RS1_ADDR: 10
# RS1: a099c038
# RS2: a099c038
# IMM: 00000ac0
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 2da5949b
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1c
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8125000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 8125000: uvm_test_top.env.scoreboard [SCB] A: a099c038
# B: 978c6ac0
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 8125000: uvm_test_top.env.scoreboard [SCB] Transaction         812 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8135000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 669 ===
# Operation Type: GEU
# Instruction Type: I_TYPE
# RS1: e9a9a395
# RS2: c758a623
# IMM: 82d7ca89
# CE: 1
# RS1_ADDR: 06
# FUNCT3: 2
# PC: 4612a54b
# RD_ADDR: 1c
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8135000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         813 Inputs *****
# Operation Type: OR
# RS1_ADDR: 15
# RS1: 00000000
# RS2: 7fffffff
# IMM: b2846c70
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 5c3fe8b0
# RD_ADDR: 10
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8135000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         813 Outputs *****
# RS1_ADDR: 15
# RS1: 00000000
# RS2: 7fffffff
# IMM: 00000c70
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: b2846c70
# PC: 5c3fe8b0
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 10
# RD: b2846c70
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8135000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 8135000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: b2846c70
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 8135000: uvm_test_top.env.scoreboard [SCB] Transaction         813 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8145000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 670 ===
# Operation Type: SRL
# Instruction Type: R_TYPE
# RS1: 00000000
# RS2: 00000008
# IMM: 00000013
# CE: 1
# RS1_ADDR: 0a
# FUNCT3: 3
# PC: a85e683c
# RD_ADDR: 08
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8145000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         814 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 06
# RS1: e9a9a395
# RS2: c758a623
# IMM: 82d7ca89
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 4612a54b
# RD_ADDR: 1c
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8145000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         814 Outputs *****
# RS1_ADDR: 06
# RS1: e9a9a395
# RS2: c758a623
# IMM: 00000a89
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 4612a54b
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1c
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8145000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 8145000: uvm_test_top.env.scoreboard [SCB] A: e9a9a395
# B: 82d7ca89
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 8145000: uvm_test_top.env.scoreboard [SCB] Transaction         814 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8155000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 671 ===
# Operation Type: SLL
# Instruction Type: R_TYPE
# RS1: ffffffff
# RS2: 0000000f
# IMM: 00000001
# CE: 1
# RS1_ADDR: 13
# FUNCT3: 6
# PC: 8f4c4a6b
# RD_ADDR: 15
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8155000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         815 Inputs *****
# Operation Type: SRL
# RS1_ADDR: 0a
# RS1: 00000000
# RS2: 00000008
# IMM: 00000013
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: a85e683c
# RD_ADDR: 08
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8155000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         815 Outputs *****
# RS1_ADDR: 0a
# RS1: 00000000
# RS2: 00000008
# IMM: 00000013
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: a85e683c
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 08
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8155000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SRL
# UVM_INFO scoreboard.sv(297) @ 8155000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: 00000008
# OP: 0100
# UVM_INFO scoreboard.sv(288) @ 8155000: uvm_test_top.env.scoreboard [SCB] Transaction         815 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8165000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 672 ===
# Operation Type: AND
# Instruction Type: I_TYPE
# RS1: b1300b9a
# RS2: 7fffffff
# IMM: d97e6ece
# CE: 1
# RS1_ADDR: 04
# FUNCT3: 3
# PC: 1bc98ade
# RD_ADDR: 02
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8165000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         816 Inputs *****
# Operation Type: SLL
# RS1_ADDR: 13
# RS1: ffffffff
# RS2: 0000000f
# IMM: 00000001
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 8f4c4a6b
# RD_ADDR: 15
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8165000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         816 Outputs *****
# RS1_ADDR: 13
# RS1: ffffffff
# RS2: 0000000f
# IMM: 00000001
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# Y: ffff8000
# PC: 8f4c4a6b
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 15
# RD: ffff8000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8165000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLL
# UVM_INFO scoreboard.sv(297) @ 8165000: uvm_test_top.env.scoreboard [SCB] A: ffffffff
# B: 0000000f
# OP: 0080
# UVM_INFO scoreboard.sv(288) @ 8165000: uvm_test_top.env.scoreboard [SCB] Transaction         816 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8175000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 673 ===
# Operation Type: XOR
# Instruction Type: R_TYPE
# RS1: 000093bd
# RS2: 0000cb7b
# IMM: 00000741
# CE: 1
# RS1_ADDR: 17
# FUNCT3: 5
# PC: 947cbc47
# RD_ADDR: 04
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8175000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         817 Inputs *****
# Operation Type: AND
# RS1_ADDR: 04
# RS1: b1300b9a
# RS2: 7fffffff
# IMM: d97e6ece
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 1bc98ade
# RD_ADDR: 02
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8175000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         817 Outputs *****
# RS1_ADDR: 04
# RS1: b1300b9a
# RS2: 7fffffff
# IMM: 00000ece
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 91300a8a
# PC: 1bc98ade
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 02
# RD: 91300a8a
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8175000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 8175000: uvm_test_top.env.scoreboard [SCB] A: b1300b9a
# B: d97e6ece
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 8175000: uvm_test_top.env.scoreboard [SCB] Transaction         817 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8185000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 674 ===
# Operation Type: GEU
# Instruction Type: R_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 14
# FUNCT3: 2
# PC: c5bf5387
# RD_ADDR: 04
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8185000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         818 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 17
# RS1: 000093bd
# RS2: 0000cb7b
# IMM: 00000741
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 947cbc47
# RD_ADDR: 04
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8185000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         818 Outputs *****
# RS1_ADDR: 17
# RS1: 000093bd
# RS2: 0000cb7b
# IMM: 00000741
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 000058c6
# PC: 947cbc47
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 04
# RD: 000058c6
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8185000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 8185000: uvm_test_top.env.scoreboard [SCB] A: 000093bd
# B: 0000cb7b
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 8185000: uvm_test_top.env.scoreboard [SCB] Transaction         818 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8195000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 675 ===
# Operation Type: NEQ
# Instruction Type: I_TYPE
# RS1: 7ffffc0e
# RS2: 9a826637
# IMM: ab9a6650
# CE: 1
# RS1_ADDR: 11
# FUNCT3: 2
# PC: c7696ec3
# RD_ADDR: 08
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8195000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         819 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 14
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# PC: c5bf5387
# RD_ADDR: 04
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8195000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         819 Outputs *****
# RS1_ADDR: 14
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: c5bf5387
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 04
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8195000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 8195000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 8195000: uvm_test_top.env.scoreboard [SCB] Transaction         819 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8205000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 676 ===
# Operation Type: XOR
# Instruction Type: R_TYPE
# RS1: 80515dd7
# RS2: 81627772
# IMM: c09efdc2
# CE: 1
# RS1_ADDR: 18
# FUNCT3: 7
# PC: 68eadd21
# RD_ADDR: 09
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8205000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         820 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 11
# RS1: 7ffffc0e
# RS2: 9a826637
# IMM: ab9a6650
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# PC: c7696ec3
# RD_ADDR: 08
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8205000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         820 Outputs *****
# RS1_ADDR: 11
# RS1: 7ffffc0e
# RS2: 9a826637
# IMM: 00000650
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: c7696ec3
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 08
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8205000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 8205000: uvm_test_top.env.scoreboard [SCB] A: 7ffffc0e
# B: ab9a6650
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 8205000: uvm_test_top.env.scoreboard [SCB] Transaction         820 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8215000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 677 ===
# Operation Type: OR
# Instruction Type: R_TYPE
# RS1: c558864e
# RS2: 97d6eed8
# IMM: dc74363b
# CE: 1
# RS1_ADDR: 04
# FUNCT3: 5
# PC: 4f52c937
# RD_ADDR: 1c
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8215000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         821 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 18
# RS1: 80515dd7
# RS2: 81627772
# IMM: c09efdc2
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 68eadd21
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8215000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         821 Outputs *****
# RS1_ADDR: 18
# RS1: 80515dd7
# RS2: 81627772
# IMM: 00000dc2
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 01332aa5
# PC: 68eadd21
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 01332aa5
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8215000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 8215000: uvm_test_top.env.scoreboard [SCB] A: 80515dd7
# B: 81627772
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 8215000: uvm_test_top.env.scoreboard [SCB] Transaction         821 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8225000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 678 ===
# Operation Type: GE
# Instruction Type: I_TYPE
# RS1: 00000000
# RS2: 7fffffff
# IMM: ccf7d668
# CE: 1
# RS1_ADDR: 0a
# FUNCT3: 4
# PC: 8a7fe4b8
# RD_ADDR: 06
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8225000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         822 Inputs *****
# Operation Type: OR
# RS1_ADDR: 04
# RS1: c558864e
# RS2: 97d6eed8
# IMM: dc74363b
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 4f52c937
# RD_ADDR: 1c
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8225000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         822 Outputs *****
# RS1_ADDR: 04
# RS1: c558864e
# RS2: 97d6eed8
# IMM: 0000063b
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# Y: d7deeede
# PC: 4f52c937
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1c
# RD: d7deeede
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8225000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 8225000: uvm_test_top.env.scoreboard [SCB] A: c558864e
# B: 97d6eed8
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 8225000: uvm_test_top.env.scoreboard [SCB] Transaction         822 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8235000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 679 ===
# Operation Type: SLT
# Instruction Type: R_TYPE
# RS1: a2d251c2
# RS2: 9e2e17af
# IMM: c3c2d628
# CE: 1
# RS1_ADDR: 01
# FUNCT3: 2
# PC: 67ad353c
# RD_ADDR: 17
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8235000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         823 Inputs *****
# Operation Type: GE
# RS1_ADDR: 0a
# RS1: 00000000
# RS2: 7fffffff
# IMM: ccf7d668
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 8a7fe4b8
# RD_ADDR: 06
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8235000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         823 Outputs *****
# RS1_ADDR: 0a
# RS1: 00000000
# RS2: 7fffffff
# IMM: 00000668
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 8a7fe4b8
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 06
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8235000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 8235000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: ccf7d668
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 8235000: uvm_test_top.env.scoreboard [SCB] Transaction         823 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8245000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 680 ===
# Operation Type: GE
# Instruction Type: I_TYPE
# RS1: 9faaddac
# RS2: 00000000
# IMM: c1de30c0
# CE: 1
# RS1_ADDR: 0a
# FUNCT3: 7
# PC: 60941891
# RD_ADDR: 1f
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8245000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         824 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 01
# RS1: a2d251c2
# RS2: 9e2e17af
# IMM: c3c2d628
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 67ad353c
# RD_ADDR: 17
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8245000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         824 Outputs *****
# RS1_ADDR: 01
# RS1: a2d251c2
# RS2: 9e2e17af
# IMM: 00000628
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 67ad353c
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 17
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8245000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 8245000: uvm_test_top.env.scoreboard [SCB] A: a2d251c2
# B: 9e2e17af
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 8245000: uvm_test_top.env.scoreboard [SCB] Transaction         824 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8255000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 681 ===
# Operation Type: SRA
# Instruction Type: I_TYPE
# RS1: ffffffff
# RS2: 0000001e
# IMM: 0000000a
# CE: 1
# RS1_ADDR: 0b
# FUNCT3: 3
# PC: b1b62099
# RD_ADDR: 02
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8255000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         825 Inputs *****
# Operation Type: GE
# RS1_ADDR: 0a
# RS1: 9faaddac
# RS2: 00000000
# IMM: c1de30c0
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 60941891
# RD_ADDR: 1f
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8255000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         825 Outputs *****
# RS1_ADDR: 0a
# RS1: 9faaddac
# RS2: 00000000
# IMM: 000000c0
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 60941891
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1f
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8255000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 8255000: uvm_test_top.env.scoreboard [SCB] A: 9faaddac
# B: c1de30c0
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 8255000: uvm_test_top.env.scoreboard [SCB] Transaction         825 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8265000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 682 ===
# Operation Type: EQ
# Instruction Type: I_TYPE
# RS1: a9805eaf
# RS2: 7fffffff
# IMM: 98fa4af4
# CE: 1
# RS1_ADDR: 0d
# FUNCT3: 4
# PC: b74b2f30
# RD_ADDR: 1a
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8265000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         826 Inputs *****
# Operation Type: SRA
# RS1_ADDR: 0b
# RS1: ffffffff
# RS2: 0000001e
# IMM: 0000000a
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: b1b62099
# RD_ADDR: 02
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8265000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         826 Outputs *****
# RS1_ADDR: 0b
# RS1: ffffffff
# RS2: 0000001e
# IMM: 0000000a
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: ffffffff
# PC: b1b62099
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 02
# RD: ffffffff
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8265000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SRA
# UVM_INFO scoreboard.sv(297) @ 8265000: uvm_test_top.env.scoreboard [SCB] A: ffffffff
# B: 0000000a
# OP: 0200
# UVM_INFO scoreboard.sv(288) @ 8265000: uvm_test_top.env.scoreboard [SCB] Transaction         826 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8275000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 683 ===
# Operation Type: NEQ
# Instruction Type: R_TYPE
# RS1: 00000922
# RS2: 0000dd43
# IMM: 000008bd
# CE: 1
# RS1_ADDR: 0a
# FUNCT3: 3
# PC: 1b281df3
# RD_ADDR: 04
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8275000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         827 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 0d
# RS1: a9805eaf
# RS2: 7fffffff
# IMM: 98fa4af4
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# PC: b74b2f30
# RD_ADDR: 1a
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8275000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         827 Outputs *****
# RS1_ADDR: 0d
# RS1: a9805eaf
# RS2: 7fffffff
# IMM: 00000af4
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: b74b2f30
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1a
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8275000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 8275000: uvm_test_top.env.scoreboard [SCB] A: a9805eaf
# B: 98fa4af4
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 8275000: uvm_test_top.env.scoreboard [SCB] Transaction         827 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8285000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 684 ===
# Operation Type: ADD
# Instruction Type: R_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 13
# FUNCT3: 6
# PC: 0c7f00ae
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8285000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         828 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 0a
# RS1: 00000922
# RS2: 0000dd43
# IMM: 000008bd
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 1b281df3
# RD_ADDR: 04
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8285000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         828 Outputs *****
# RS1_ADDR: 0a
# RS1: 00000922
# RS2: 0000dd43
# IMM: 000008bd
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 1b281df3
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 04
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8285000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 8285000: uvm_test_top.env.scoreboard [SCB] A: 00000922
# B: 0000dd43
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 8285000: uvm_test_top.env.scoreboard [SCB] Transaction         828 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8295000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 685 ===
# Operation Type: ADD
# Instruction Type: R_TYPE
# RS1: 8ea7f969
# RS2: 7fffb3f1
# IMM: b0595d73
# CE: 1
# RS1_ADDR: 06
# FUNCT3: 0
# PC: 966a07a2
# RD_ADDR: 06
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8295000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         829 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 13
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 0c7f00ae
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8295000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         829 Outputs *****
# RS1_ADDR: 13
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# Y: fffe0000
# PC: 0c7f00ae
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: fffe0000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8295000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 8295000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 8295000: uvm_test_top.env.scoreboard [SCB] Transaction         829 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8305000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 686 ===
# Operation Type: GEU
# Instruction Type: I_TYPE
# RS1: 97a0f2db
# RS2: e2222637
# IMM: bb3ab3f8
# CE: 1
# RS1_ADDR: 01
# FUNCT3: 6
# PC: e308819d
# RD_ADDR: 1e
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8305000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         830 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 06
# RS1: 8ea7f969
# RS2: 7fffb3f1
# IMM: b0595d73
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 966a07a2
# RD_ADDR: 06
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8305000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         830 Outputs *****
# RS1_ADDR: 06
# RS1: 8ea7f969
# RS2: 7fffb3f1
# IMM: 00000d73
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 0ea7ad5a
# PC: 966a07a2
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 06
# RD: 0ea7ad5a
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8305000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 8305000: uvm_test_top.env.scoreboard [SCB] A: 8ea7f969
# B: 7fffb3f1
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 8305000: uvm_test_top.env.scoreboard [SCB] Transaction         830 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8315000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 687 ===
# Operation Type: ADD
# Instruction Type: I_TYPE
# RS1: 88267c6d
# RS2: c3c622bf
# IMM: a0c3340f
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 1
# PC: 0205bc2f
# RD_ADDR: 16
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8315000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         831 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 01
# RS1: 97a0f2db
# RS2: e2222637
# IMM: bb3ab3f8
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# PC: e308819d
# RD_ADDR: 1e
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8315000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         831 Outputs *****
# RS1_ADDR: 01
# RS1: 97a0f2db
# RS2: e2222637
# IMM: 000003f8
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: e308819d
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1e
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8315000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 8315000: uvm_test_top.env.scoreboard [SCB] A: 97a0f2db
# B: bb3ab3f8
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 8315000: uvm_test_top.env.scoreboard [SCB] Transaction         831 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8325000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 688 ===
# Operation Type: GEU
# Instruction Type: R_TYPE
# RS1: 9e4cdd51
# RS2: 7fffffff
# IMM: 00000000
# CE: 1
# RS1_ADDR: 1b
# FUNCT3: 6
# PC: de76eec9
# RD_ADDR: 12
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8325000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         832 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 00
# RS1: 88267c6d
# RS2: c3c622bf
# IMM: a0c3340f
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 0205bc2f
# RD_ADDR: 16
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8325000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         832 Outputs *****
# RS1_ADDR: 00
# RS1: 88267c6d
# RS2: c3c622bf
# IMM: 0000040f
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 28e9b07c
# PC: 0205bc2f
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 16
# RD: 28e9b07c
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8325000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 8325000: uvm_test_top.env.scoreboard [SCB] A: 88267c6d
# B: a0c3340f
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 8325000: uvm_test_top.env.scoreboard [SCB] Transaction         832 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8335000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 689 ===
# Operation Type: NEQ
# Instruction Type: I_TYPE
# RS1: e5c220c9
# RS2: a10e8899
# IMM: 85c6443d
# CE: 1
# RS1_ADDR: 0b
# FUNCT3: 3
# PC: 6bce9b1c
# RD_ADDR: 01
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8335000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         833 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 1b
# RS1: 9e4cdd51
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# PC: de76eec9
# RD_ADDR: 12
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8335000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         833 Outputs *****
# RS1_ADDR: 1b
# RS1: 9e4cdd51
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: de76eec9
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 12
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8335000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 8335000: uvm_test_top.env.scoreboard [SCB] A: 9e4cdd51
# B: 7fffffff
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 8335000: uvm_test_top.env.scoreboard [SCB] Transaction         833 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8345000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 690 ===
# Operation Type: SUB
# Instruction Type: I_TYPE
# RS1: f7b8cf3d
# RS2: 00000000
# IMM: b8b8dbd7
# CE: 1
# RS1_ADDR: 09
# FUNCT3: 4
# PC: 5f8943f2
# RD_ADDR: 0e
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8345000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         834 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 0b
# RS1: e5c220c9
# RS2: a10e8899
# IMM: 85c6443d
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 6bce9b1c
# RD_ADDR: 01
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8345000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         834 Outputs *****
# RS1_ADDR: 0b
# RS1: e5c220c9
# RS2: a10e8899
# IMM: 0000043d
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 6bce9b1c
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 01
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8345000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 8345000: uvm_test_top.env.scoreboard [SCB] A: e5c220c9
# B: 85c6443d
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 8345000: uvm_test_top.env.scoreboard [SCB] Transaction         834 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8355000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 691 ===
# Operation Type: SRL
# Instruction Type: R_TYPE
# RS1: ffffffff
# RS2: 0000001a
# IMM: 00000001
# CE: 1
# RS1_ADDR: 17
# FUNCT3: 0
# PC: d63ac179
# RD_ADDR: 0d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8355000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         835 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 09
# RS1: f7b8cf3d
# RS2: 00000000
# IMM: b8b8dbd7
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 5f8943f2
# RD_ADDR: 0e
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8355000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         835 Outputs *****
# RS1_ADDR: 09
# RS1: f7b8cf3d
# RS2: 00000000
# IMM: 00000bd7
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 3efff366
# PC: 5f8943f2
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0e
# RD: 3efff366
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8355000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 8355000: uvm_test_top.env.scoreboard [SCB] A: f7b8cf3d
# B: b8b8dbd7
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 8355000: uvm_test_top.env.scoreboard [SCB] Transaction         835 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8365000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 692 ===
# Operation Type: XOR
# Instruction Type: I_TYPE
# RS1: 7fffffff
# RS2: f50b8a82
# IMM: d3c8233a
# CE: 1
# RS1_ADDR: 1a
# FUNCT3: 0
# PC: 14806b1f
# RD_ADDR: 08
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8365000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         836 Inputs *****
# Operation Type: SRL
# RS1_ADDR: 17
# RS1: ffffffff
# RS2: 0000001a
# IMM: 00000001
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: d63ac179
# RD_ADDR: 0d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8365000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         836 Outputs *****
# RS1_ADDR: 17
# RS1: ffffffff
# RS2: 0000001a
# IMM: 00000001
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 0000003f
# PC: d63ac179
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0d
# RD: 0000003f
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8365000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SRL
# UVM_INFO scoreboard.sv(297) @ 8365000: uvm_test_top.env.scoreboard [SCB] A: ffffffff
# B: 0000001a
# OP: 0100
# UVM_INFO scoreboard.sv(288) @ 8365000: uvm_test_top.env.scoreboard [SCB] Transaction         836 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8375000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 693 ===
# Operation Type: GE
# Instruction Type: I_TYPE
# RS1: 000052ff
# RS2: 00003803
# IMM: 0000040c
# CE: 1
# RS1_ADDR: 1e
# FUNCT3: 1
# PC: abdbbe88
# RD_ADDR: 06
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8375000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         837 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 1a
# RS1: 7fffffff
# RS2: f50b8a82
# IMM: d3c8233a
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 14806b1f
# RD_ADDR: 08
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8375000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         837 Outputs *****
# RS1_ADDR: 1a
# RS1: 7fffffff
# RS2: f50b8a82
# IMM: 0000033a
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: ac37dcc5
# PC: 14806b1f
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 08
# RD: ac37dcc5
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8375000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 8375000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: d3c8233a
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 8375000: uvm_test_top.env.scoreboard [SCB] Transaction         837 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8385000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 694 ===
# Operation Type: SLT
# Instruction Type: R_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 18
# FUNCT3: 2
# PC: 582ab82d
# RD_ADDR: 08
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8385000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         838 Inputs *****
# Operation Type: GE
# RS1_ADDR: 1e
# RS1: 000052ff
# RS2: 00003803
# IMM: 0000040c
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# PC: abdbbe88
# RD_ADDR: 06
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8385000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         838 Outputs *****
# RS1_ADDR: 1e
# RS1: 000052ff
# RS2: 00003803
# IMM: 0000040c
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: abdbbe88
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 06
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8385000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 8385000: uvm_test_top.env.scoreboard [SCB] A: 000052ff
# B: 0000040c
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 8385000: uvm_test_top.env.scoreboard [SCB] Transaction         838 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8395000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 695 ===
# Operation Type: GEU
# Instruction Type: I_TYPE
# RS1: edd9eea9
# RS2: 0000f4e6
# IMM: cd367c48
# CE: 1
# RS1_ADDR: 18
# FUNCT3: 3
# PC: 9b713cf0
# RD_ADDR: 08
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8395000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         839 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 18
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 582ab82d
# RD_ADDR: 08
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8395000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         839 Outputs *****
# RS1_ADDR: 18
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 582ab82d
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 08
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8395000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 8395000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 8395000: uvm_test_top.env.scoreboard [SCB] Transaction         839 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8405000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 696 ===
# Operation Type: GEU
# Instruction Type: I_TYPE
# RS1: 9000c119
# RS2: d2a3d54b
# IMM: b35512a5
# CE: 1
# RS1_ADDR: 1e
# FUNCT3: 0
# PC: 1a2386f5
# RD_ADDR: 0a
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8405000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         840 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 18
# RS1: edd9eea9
# RS2: 0000f4e6
# IMM: cd367c48
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 9b713cf0
# RD_ADDR: 08
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8405000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         840 Outputs *****
# RS1_ADDR: 18
# RS1: edd9eea9
# RS2: 0000f4e6
# IMM: 00000c48
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 9b713cf0
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 08
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8405000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 8405000: uvm_test_top.env.scoreboard [SCB] A: edd9eea9
# B: cd367c48
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 8405000: uvm_test_top.env.scoreboard [SCB] Transaction         840 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8415000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 697 ===
# Operation Type: XOR
# Instruction Type: R_TYPE
# RS1: c506f1dd
# RS2: 8e4196cf
# IMM: d76b1a6a
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 2
# PC: 92ff1c17
# RD_ADDR: 17
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8415000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         841 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 1e
# RS1: 9000c119
# RS2: d2a3d54b
# IMM: b35512a5
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 1a2386f5
# RD_ADDR: 0a
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8415000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         841 Outputs *****
# RS1_ADDR: 1e
# RS1: 9000c119
# RS2: d2a3d54b
# IMM: 000002a5
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 1a2386f5
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0a
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8415000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 8415000: uvm_test_top.env.scoreboard [SCB] A: 9000c119
# B: b35512a5
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 8415000: uvm_test_top.env.scoreboard [SCB] Transaction         841 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8425000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 698 ===
# Operation Type: GEU
# Instruction Type: R_TYPE
# RS1: 7fffffff
# RS2: afccc3fa
# IMM: 00000000
# CE: 1
# RS1_ADDR: 12
# FUNCT3: 4
# PC: b4bb2a89
# RD_ADDR: 14
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8425000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         842 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 00
# RS1: c506f1dd
# RS2: 8e4196cf
# IMM: d76b1a6a
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 92ff1c17
# RD_ADDR: 17
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8425000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         842 Outputs *****
# RS1_ADDR: 00
# RS1: c506f1dd
# RS2: 8e4196cf
# IMM: 00000a6a
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 4b476712
# PC: 92ff1c17
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 17
# RD: 4b476712
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8425000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 8425000: uvm_test_top.env.scoreboard [SCB] A: c506f1dd
# B: 8e4196cf
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 8425000: uvm_test_top.env.scoreboard [SCB] Transaction         842 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8435000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 699 ===
# Operation Type: SUB
# Instruction Type: I_TYPE
# RS1: f79ae3e2
# RS2: b1a15cea
# IMM: cdd36c91
# CE: 1
# RS1_ADDR: 0a
# FUNCT3: 1
# PC: 1e0b0319
# RD_ADDR: 16
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8435000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         843 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 12
# RS1: 7fffffff
# RS2: afccc3fa
# IMM: 00000000
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# PC: b4bb2a89
# RD_ADDR: 14
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8435000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         843 Outputs *****
# RS1_ADDR: 12
# RS1: 7fffffff
# RS2: afccc3fa
# IMM: 00000000
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: b4bb2a89
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 14
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8435000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 8435000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: afccc3fa
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 8435000: uvm_test_top.env.scoreboard [SCB] Transaction         843 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8445000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 700 ===
# Operation Type: SLT
# Instruction Type: I_TYPE
# RS1: 9d8d501d
# RS2: 00000000
# IMM: fcd094b3
# CE: 1
# RS1_ADDR: 0f
# FUNCT3: 2
# PC: 9a2e7198
# RD_ADDR: 05
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8445000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         844 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 0a
# RS1: f79ae3e2
# RS2: b1a15cea
# IMM: cdd36c91
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 1e0b0319
# RD_ADDR: 16
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8445000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         844 Outputs *****
# RS1_ADDR: 0a
# RS1: f79ae3e2
# RS2: b1a15cea
# IMM: 00000c91
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 29c77751
# PC: 1e0b0319
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 16
# RD: 29c77751
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8445000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 8445000: uvm_test_top.env.scoreboard [SCB] A: f79ae3e2
# B: cdd36c91
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 8445000: uvm_test_top.env.scoreboard [SCB] Transaction         844 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8455000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 701 ===
# Operation Type: GEU
# Instruction Type: R_TYPE
# RS1: ffffffff
# RS2: d2f58bf1
# IMM: acf12d2f
# CE: 1
# RS1_ADDR: 1a
# FUNCT3: 7
# PC: 337e9aeb
# RD_ADDR: 0f
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8455000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         845 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 0f
# RS1: 9d8d501d
# RS2: 00000000
# IMM: fcd094b3
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 9a2e7198
# RD_ADDR: 05
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8455000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         845 Outputs *****
# RS1_ADDR: 0f
# RS1: 9d8d501d
# RS2: 00000000
# IMM: 000004b3
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 9a2e7198
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 05
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8455000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 8455000: uvm_test_top.env.scoreboard [SCB] A: 9d8d501d
# B: fcd094b3
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 8455000: uvm_test_top.env.scoreboard [SCB] Transaction         845 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8465000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 702 ===
# Operation Type: NEQ
# Instruction Type: I_TYPE
# RS1: 7fffffff
# RS2: b6d82c8f
# IMM: c65bd097
# CE: 1
# RS1_ADDR: 12
# FUNCT3: 0
# PC: f3e72222
# RD_ADDR: 0e
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8465000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         846 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 1a
# RS1: ffffffff
# RS2: d2f58bf1
# IMM: acf12d2f
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 337e9aeb
# RD_ADDR: 0f
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8465000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         846 Outputs *****
# RS1_ADDR: 1a
# RS1: ffffffff
# RS2: d2f58bf1
# IMM: 00000d2f
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 337e9aeb
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0f
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8465000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 8465000: uvm_test_top.env.scoreboard [SCB] A: ffffffff
# B: d2f58bf1
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 8465000: uvm_test_top.env.scoreboard [SCB] Transaction         846 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8475000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 703 ===
# Operation Type: SLTU
# Instruction Type: I_TYPE
# RS1: 0000b455
# RS2: 0000a996
# IMM: 00000255
# CE: 1
# RS1_ADDR: 12
# FUNCT3: 3
# PC: 3a840aa3
# RD_ADDR: 0a
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8475000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         847 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 12
# RS1: 7fffffff
# RS2: b6d82c8f
# IMM: c65bd097
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: f3e72222
# RD_ADDR: 0e
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8475000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         847 Outputs *****
# RS1_ADDR: 12
# RS1: 7fffffff
# RS2: b6d82c8f
# IMM: 00000097
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: f3e72222
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0e
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8475000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 8475000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: c65bd097
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 8475000: uvm_test_top.env.scoreboard [SCB] Transaction         847 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8485000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 704 ===
# Operation Type: NEQ
# Instruction Type: I_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 1a
# FUNCT3: 7
# PC: 46681c87
# RD_ADDR: 13
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8485000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         848 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 12
# RS1: 0000b455
# RS2: 0000a996
# IMM: 00000255
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 3a840aa3
# RD_ADDR: 0a
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8485000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         848 Outputs *****
# RS1_ADDR: 12
# RS1: 0000b455
# RS2: 0000a996
# IMM: 00000255
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 3a840aa3
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0a
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8485000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 8485000: uvm_test_top.env.scoreboard [SCB] A: 0000b455
# B: 00000255
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 8485000: uvm_test_top.env.scoreboard [SCB] Transaction         848 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8495000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 705 ===
# Operation Type: GEU
# Instruction Type: I_TYPE
# RS1: 7fff9d3e
# RS2: aa4a1b39
# IMM: df45a693
# CE: 1
# RS1_ADDR: 03
# FUNCT3: 1
# PC: 577fb053
# RD_ADDR: 01
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8495000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         849 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 1a
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 46681c87
# RD_ADDR: 13
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8495000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         849 Outputs *****
# RS1_ADDR: 1a
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 46681c87
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 13
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8495000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 8495000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 8495000: uvm_test_top.env.scoreboard [SCB] Transaction         849 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8505000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 706 ===
# Operation Type: OR
# Instruction Type: I_TYPE
# RS1: f6481ccd
# RS2: e2a83b68
# IMM: 833801f8
# CE: 1
# RS1_ADDR: 06
# FUNCT3: 0
# PC: 4b1a195f
# RD_ADDR: 08
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8505000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         850 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 03
# RS1: 7fff9d3e
# RS2: aa4a1b39
# IMM: df45a693
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 577fb053
# RD_ADDR: 01
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8505000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         850 Outputs *****
# RS1_ADDR: 03
# RS1: 7fff9d3e
# RS2: aa4a1b39
# IMM: 00000693
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 577fb053
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 01
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8505000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 8505000: uvm_test_top.env.scoreboard [SCB] A: 7fff9d3e
# B: df45a693
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 8505000: uvm_test_top.env.scoreboard [SCB] Transaction         850 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8515000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 707 ===
# Operation Type: ADD
# Instruction Type: R_TYPE
# RS1: a49c58a3
# RS2: 83bd4144
# IMM: d1a6e9d4
# CE: 1
# RS1_ADDR: 1e
# FUNCT3: 0
# PC: a20621fd
# RD_ADDR: 01
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8515000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         851 Inputs *****
# Operation Type: OR
# RS1_ADDR: 06
# RS1: f6481ccd
# RS2: e2a83b68
# IMM: 833801f8
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 4b1a195f
# RD_ADDR: 08
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8515000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         851 Outputs *****
# RS1_ADDR: 06
# RS1: f6481ccd
# RS2: e2a83b68
# IMM: 000001f8
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: f7781dfd
# PC: 4b1a195f
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 08
# RD: f7781dfd
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8515000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 8515000: uvm_test_top.env.scoreboard [SCB] A: f6481ccd
# B: 833801f8
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 8515000: uvm_test_top.env.scoreboard [SCB] Transaction         851 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8525000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 708 ===
# Operation Type: SLL
# Instruction Type: R_TYPE
# RS1: 7fffffff
# RS2: 00000009
# IMM: 00000000
# CE: 1
# RS1_ADDR: 08
# FUNCT3: 4
# PC: adb062d5
# RD_ADDR: 14
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8525000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         852 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 1e
# RS1: a49c58a3
# RS2: 83bd4144
# IMM: d1a6e9d4
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: a20621fd
# RD_ADDR: 01
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8525000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         852 Outputs *****
# RS1_ADDR: 1e
# RS1: a49c58a3
# RS2: 83bd4144
# IMM: 000009d4
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 285999e7
# PC: a20621fd
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 01
# RD: 285999e7
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8525000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 8525000: uvm_test_top.env.scoreboard [SCB] A: a49c58a3
# B: 83bd4144
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 8525000: uvm_test_top.env.scoreboard [SCB] Transaction         852 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8535000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 709 ===
# Operation Type: SUB
# Instruction Type: R_TYPE
# RS1: ab1a9052
# RS2: db252776
# IMM: f3720e55
# CE: 1
# RS1_ADDR: 0b
# FUNCT3: 2
# PC: 9d958536
# RD_ADDR: 1c
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8535000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         853 Inputs *****
# Operation Type: SLL
# RS1_ADDR: 08
# RS1: 7fffffff
# RS2: 00000009
# IMM: 00000000
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# PC: adb062d5
# RD_ADDR: 14
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8535000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         853 Outputs *****
# RS1_ADDR: 08
# RS1: 7fffffff
# RS2: 00000009
# IMM: 00000000
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# Y: fffffe00
# PC: adb062d5
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 14
# RD: fffffe00
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8535000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLL
# UVM_INFO scoreboard.sv(297) @ 8535000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: 00000009
# OP: 0080
# UVM_INFO scoreboard.sv(288) @ 8535000: uvm_test_top.env.scoreboard [SCB] Transaction         853 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8545000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 710 ===
# Operation Type: SUB
# Instruction Type: R_TYPE
# RS1: a854fc9d
# RS2: ff5c0170
# IMM: 00000000
# CE: 1
# RS1_ADDR: 09
# FUNCT3: 6
# PC: 8f4b7b14
# RD_ADDR: 02
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8545000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         854 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 0b
# RS1: ab1a9052
# RS2: db252776
# IMM: f3720e55
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 9d958536
# RD_ADDR: 1c
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8545000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         854 Outputs *****
# RS1_ADDR: 0b
# RS1: ab1a9052
# RS2: db252776
# IMM: 00000e55
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# Y: cff568dc
# PC: 9d958536
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1c
# RD: cff568dc
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8545000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 8545000: uvm_test_top.env.scoreboard [SCB] A: ab1a9052
# B: db252776
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 8545000: uvm_test_top.env.scoreboard [SCB] Transaction         854 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8555000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 711 ===
# Operation Type: SLL
# Instruction Type: I_TYPE
# RS1: ffffffff
# RS2: 0000000f
# IMM: 0000000d
# CE: 1
# RS1_ADDR: 14
# FUNCT3: 0
# PC: 111d61bb
# RD_ADDR: 17
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8555000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         855 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 09
# RS1: a854fc9d
# RS2: ff5c0170
# IMM: 00000000
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 8f4b7b14
# RD_ADDR: 02
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8555000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         855 Outputs *****
# RS1_ADDR: 09
# RS1: a854fc9d
# RS2: ff5c0170
# IMM: 00000000
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# Y: a8f8fb2d
# PC: 8f4b7b14
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 02
# RD: a8f8fb2d
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8555000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 8555000: uvm_test_top.env.scoreboard [SCB] A: a854fc9d
# B: ff5c0170
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 8555000: uvm_test_top.env.scoreboard [SCB] Transaction         855 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8565000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 712 ===
# Operation Type: ADD
# Instruction Type: I_TYPE
# RS1: c11d2b2d
# RS2: 7fffffff
# IMM: d3c047be
# CE: 1
# RS1_ADDR: 0a
# FUNCT3: 6
# PC: 38bea7f6
# RD_ADDR: 07
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8565000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         856 Inputs *****
# Operation Type: SLL
# RS1_ADDR: 14
# RS1: ffffffff
# RS2: 0000000f
# IMM: 0000000d
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 111d61bb
# RD_ADDR: 17
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8565000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         856 Outputs *****
# RS1_ADDR: 14
# RS1: ffffffff
# RS2: 0000000f
# IMM: 0000000d
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: ffffe000
# PC: 111d61bb
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 17
# RD: ffffe000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8565000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLL
# UVM_INFO scoreboard.sv(297) @ 8565000: uvm_test_top.env.scoreboard [SCB] A: ffffffff
# B: 0000000d
# OP: 0080
# UVM_INFO scoreboard.sv(288) @ 8565000: uvm_test_top.env.scoreboard [SCB] Transaction         856 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8575000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 713 ===
# Operation Type: SLTU
# Instruction Type: I_TYPE
# RS1: 00009ac4
# RS2: 0000dfe1
# IMM: 000006e4
# CE: 1
# RS1_ADDR: 0e
# FUNCT3: 3
# PC: 4750375a
# RD_ADDR: 15
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8575000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         857 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 0a
# RS1: c11d2b2d
# RS2: 7fffffff
# IMM: d3c047be
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 38bea7f6
# RD_ADDR: 07
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8575000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         857 Outputs *****
# RS1_ADDR: 0a
# RS1: c11d2b2d
# RS2: 7fffffff
# IMM: 000007be
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 94dd72eb
# PC: 38bea7f6
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 07
# RD: 94dd72eb
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8575000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 8575000: uvm_test_top.env.scoreboard [SCB] A: c11d2b2d
# B: d3c047be
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 8575000: uvm_test_top.env.scoreboard [SCB] Transaction         857 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8585000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 714 ===
# Operation Type: ADD
# Instruction Type: I_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 10
# FUNCT3: 6
# PC: 47dd8ea1
# RD_ADDR: 19
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8585000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         858 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 0e
# RS1: 00009ac4
# RS2: 0000dfe1
# IMM: 000006e4
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 4750375a
# RD_ADDR: 15
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8585000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         858 Outputs *****
# RS1_ADDR: 0e
# RS1: 00009ac4
# RS2: 0000dfe1
# IMM: 000006e4
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 4750375a
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 15
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8585000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 8585000: uvm_test_top.env.scoreboard [SCB] A: 00009ac4
# B: 000006e4
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 8585000: uvm_test_top.env.scoreboard [SCB] Transaction         858 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8595000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 715 ===
# Operation Type: SLT
# Instruction Type: R_TYPE
# RS1: 0000f31b
# RS2: ec08e47a
# IMM: fb62a58a
# CE: 1
# RS1_ADDR: 0c
# FUNCT3: 4
# PC: 03970f16
# RD_ADDR: 15
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8595000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         859 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 10
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 47dd8ea1
# RD_ADDR: 19
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8595000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         859 Outputs *****
# RS1_ADDR: 10
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# Y: fffe0000
# PC: 47dd8ea1
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 19
# RD: fffe0000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8595000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 8595000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 8595000: uvm_test_top.env.scoreboard [SCB] Transaction         859 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8605000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 716 ===
# Operation Type: EQ
# Instruction Type: I_TYPE
# RS1: db6442d9
# RS2: fbbeb997
# IMM: a837c3b8
# CE: 1
# RS1_ADDR: 16
# FUNCT3: 1
# PC: c2b3b805
# RD_ADDR: 0e
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8605000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         860 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 0c
# RS1: 0000f31b
# RS2: ec08e47a
# IMM: fb62a58a
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 03970f16
# RD_ADDR: 15
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8605000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         860 Outputs *****
# RS1_ADDR: 0c
# RS1: 0000f31b
# RS2: ec08e47a
# IMM: 0000058a
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 03970f16
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 15
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8605000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 8605000: uvm_test_top.env.scoreboard [SCB] A: 0000f31b
# B: ec08e47a
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 8605000: uvm_test_top.env.scoreboard [SCB] Transaction         860 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8615000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 717 ===
# Operation Type: XOR
# Instruction Type: R_TYPE
# RS1: d4fdcbfc
# RS2: c5858a0b
# IMM: bd57d001
# CE: 1
# RS1_ADDR: 1b
# FUNCT3: 0
# PC: 7503498a
# RD_ADDR: 11
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8615000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         861 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 16
# RS1: db6442d9
# RS2: fbbeb997
# IMM: a837c3b8
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# PC: c2b3b805
# RD_ADDR: 0e
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8615000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         861 Outputs *****
# RS1_ADDR: 16
# RS1: db6442d9
# RS2: fbbeb997
# IMM: 000003b8
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: c2b3b805
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0e
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8615000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 8615000: uvm_test_top.env.scoreboard [SCB] A: db6442d9
# B: a837c3b8
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 8615000: uvm_test_top.env.scoreboard [SCB] Transaction         861 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8625000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 718 ===
# Operation Type: GE
# Instruction Type: R_TYPE
# RS1: 7fffffff
# RS2: 00000000
# IMM: a6d8d5f6
# CE: 1
# RS1_ADDR: 07
# FUNCT3: 3
# PC: a9c067d2
# RD_ADDR: 05
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8625000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         862 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 1b
# RS1: d4fdcbfc
# RS2: c5858a0b
# IMM: bd57d001
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 7503498a
# RD_ADDR: 11
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8625000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         862 Outputs *****
# RS1_ADDR: 1b
# RS1: d4fdcbfc
# RS2: c5858a0b
# IMM: 00000001
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 117841f7
# PC: 7503498a
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 11
# RD: 117841f7
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8625000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 8625000: uvm_test_top.env.scoreboard [SCB] A: d4fdcbfc
# B: c5858a0b
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 8625000: uvm_test_top.env.scoreboard [SCB] Transaction         862 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8635000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 719 ===
# Operation Type: GE
# Instruction Type: I_TYPE
# RS1: a6c1f8c7
# RS2: ff0aae54
# IMM: 8e79782e
# CE: 1
# RS1_ADDR: 10
# FUNCT3: 6
# PC: 6611b89a
# RD_ADDR: 1b
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8635000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         863 Inputs *****
# Operation Type: GE
# RS1_ADDR: 07
# RS1: 7fffffff
# RS2: 00000000
# IMM: a6d8d5f6
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: a9c067d2
# RD_ADDR: 05
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8635000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         863 Outputs *****
# RS1_ADDR: 07
# RS1: 7fffffff
# RS2: 00000000
# IMM: 000005f6
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: a9c067d2
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 05
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8635000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 8635000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: 00000000
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 8635000: uvm_test_top.env.scoreboard [SCB] Transaction         863 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8645000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 720 ===
# Operation Type: SLT
# Instruction Type: R_TYPE
# RS1: e68da085
# RS2: 00000000
# IMM: f970b6d6
# CE: 1
# RS1_ADDR: 1d
# FUNCT3: 6
# PC: 6701ebed
# RD_ADDR: 16
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8645000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         864 Inputs *****
# Operation Type: GE
# RS1_ADDR: 10
# RS1: a6c1f8c7
# RS2: ff0aae54
# IMM: 8e79782e
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 6611b89a
# RD_ADDR: 1b
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8645000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         864 Outputs *****
# RS1_ADDR: 10
# RS1: a6c1f8c7
# RS2: ff0aae54
# IMM: 0000082e
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 6611b89a
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1b
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8645000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 8645000: uvm_test_top.env.scoreboard [SCB] A: a6c1f8c7
# B: 8e79782e
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 8645000: uvm_test_top.env.scoreboard [SCB] Transaction         864 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8655000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 721 ===
# Operation Type: NEQ
# Instruction Type: R_TYPE
# RS1: ffffffff
# RS2: ff0f2663
# IMM: b6167283
# CE: 1
# RS1_ADDR: 1e
# FUNCT3: 0
# PC: aaaef145
# RD_ADDR: 11
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8655000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         865 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 1d
# RS1: e68da085
# RS2: 00000000
# IMM: f970b6d6
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 6701ebed
# RD_ADDR: 16
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8655000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         865 Outputs *****
# RS1_ADDR: 1d
# RS1: e68da085
# RS2: 00000000
# IMM: 000006d6
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 6701ebed
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 16
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8655000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 8655000: uvm_test_top.env.scoreboard [SCB] A: e68da085
# B: 00000000
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 8655000: uvm_test_top.env.scoreboard [SCB] Transaction         865 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8665000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 722 ===
# Operation Type: SRL
# Instruction Type: R_TYPE
# RS1: 7fffffff
# RS2: 0000001e
# IMM: 00000017
# CE: 1
# RS1_ADDR: 01
# FUNCT3: 0
# PC: 353d530b
# RD_ADDR: 19
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8665000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         866 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 1e
# RS1: ffffffff
# RS2: ff0f2663
# IMM: b6167283
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: aaaef145
# RD_ADDR: 11
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8665000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         866 Outputs *****
# RS1_ADDR: 1e
# RS1: ffffffff
# RS2: ff0f2663
# IMM: 00000283
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: aaaef145
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 11
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8665000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 8665000: uvm_test_top.env.scoreboard [SCB] A: ffffffff
# B: ff0f2663
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 8665000: uvm_test_top.env.scoreboard [SCB] Transaction         866 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8675000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 723 ===
# Operation Type: XOR
# Instruction Type: R_TYPE
# RS1: 0000214f
# RS2: 0000b858
# IMM: 0000076e
# CE: 1
# RS1_ADDR: 0d
# FUNCT3: 5
# PC: 5babb962
# RD_ADDR: 0b
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8675000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         867 Inputs *****
# Operation Type: SRL
# RS1_ADDR: 01
# RS1: 7fffffff
# RS2: 0000001e
# IMM: 00000017
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 353d530b
# RD_ADDR: 19
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8675000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         867 Outputs *****
# RS1_ADDR: 01
# RS1: 7fffffff
# RS2: 0000001e
# IMM: 00000017
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 353d530b
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 19
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8675000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SRL
# UVM_INFO scoreboard.sv(297) @ 8675000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: 0000001e
# OP: 0100
# UVM_INFO scoreboard.sv(288) @ 8675000: uvm_test_top.env.scoreboard [SCB] Transaction         867 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8685000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 724 ===
# Operation Type: XOR
# Instruction Type: I_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 0a
# FUNCT3: 3
# PC: d4c8f933
# RD_ADDR: 1d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8685000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         868 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 0d
# RS1: 0000214f
# RS2: 0000b858
# IMM: 0000076e
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 5babb962
# RD_ADDR: 0b
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8685000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         868 Outputs *****
# RS1_ADDR: 0d
# RS1: 0000214f
# RS2: 0000b858
# IMM: 0000076e
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00009917
# PC: 5babb962
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0b
# RD: 00009917
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8685000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 8685000: uvm_test_top.env.scoreboard [SCB] A: 0000214f
# B: 0000b858
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 8685000: uvm_test_top.env.scoreboard [SCB] Transaction         868 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8695000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 725 ===
# Operation Type: ADD
# Instruction Type: I_TYPE
# RS1: 0000b42b
# RS2: b9babd35
# IMM: 856567f6
# CE: 1
# RS1_ADDR: 01
# FUNCT3: 5
# PC: 9bd8ce43
# RD_ADDR: 08
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8695000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         869 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 0a
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: d4c8f933
# RD_ADDR: 1d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8695000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         869 Outputs *****
# RS1_ADDR: 0a
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: d4c8f933
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1d
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8695000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 8695000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 8695000: uvm_test_top.env.scoreboard [SCB] Transaction         869 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8705000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 726 ===
# Operation Type: NEQ
# Instruction Type: R_TYPE
# RS1: b13c8544
# RS2: 8894fdc1
# IMM: f3fe8ce2
# CE: 1
# RS1_ADDR: 13
# FUNCT3: 1
# PC: 510350e6
# RD_ADDR: 16
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8705000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         870 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 01
# RS1: 0000b42b
# RS2: b9babd35
# IMM: 856567f6
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 9bd8ce43
# RD_ADDR: 08
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8705000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         870 Outputs *****
# RS1_ADDR: 01
# RS1: 0000b42b
# RS2: b9babd35
# IMM: 000007f6
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 85661c21
# PC: 9bd8ce43
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 08
# RD: 85661c21
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8705000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 8705000: uvm_test_top.env.scoreboard [SCB] A: 0000b42b
# B: 856567f6
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 8705000: uvm_test_top.env.scoreboard [SCB] Transaction         870 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8715000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 727 ===
# Operation Type: GEU
# Instruction Type: R_TYPE
# RS1: fe75fbca
# RS2: fe75fbca
# IMM: e62e175b
# CE: 1
# RS1_ADDR: 08
# FUNCT3: 7
# PC: 9dcb9c61
# RD_ADDR: 04
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8715000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         871 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 13
# RS1: b13c8544
# RS2: 8894fdc1
# IMM: f3fe8ce2
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 510350e6
# RD_ADDR: 16
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8715000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         871 Outputs *****
# RS1_ADDR: 13
# RS1: b13c8544
# RS2: 8894fdc1
# IMM: 00000ce2
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 510350e6
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 16
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8715000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 8715000: uvm_test_top.env.scoreboard [SCB] A: b13c8544
# B: 8894fdc1
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 8715000: uvm_test_top.env.scoreboard [SCB] Transaction         871 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8725000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 728 ===
# Operation Type: ADD
# Instruction Type: I_TYPE
# RS1: 00000000
# RS2: 7fffffff
# IMM: 887f04b4
# CE: 1
# RS1_ADDR: 08
# FUNCT3: 2
# PC: 33731a0d
# RD_ADDR: 15
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8725000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         872 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 08
# RS1: fe75fbca
# RS2: fe75fbca
# IMM: e62e175b
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 9dcb9c61
# RD_ADDR: 04
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8725000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         872 Outputs *****
# RS1_ADDR: 08
# RS1: fe75fbca
# RS2: fe75fbca
# IMM: 0000075b
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 9dcb9c61
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 04
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8725000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 8725000: uvm_test_top.env.scoreboard [SCB] A: fe75fbca
# B: fe75fbca
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 8725000: uvm_test_top.env.scoreboard [SCB] Transaction         872 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8735000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 729 ===
# Operation Type: SUB
# Instruction Type: I_TYPE
# RS1: 8b7d3723
# RS2: beaccbd5
# IMM: ba336a54
# CE: 1
# RS1_ADDR: 09
# FUNCT3: 3
# PC: 8acb3c4a
# RD_ADDR: 0c
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8735000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         873 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 08
# RS1: 00000000
# RS2: 7fffffff
# IMM: 887f04b4
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 33731a0d
# RD_ADDR: 15
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8735000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         873 Outputs *****
# RS1_ADDR: 08
# RS1: 00000000
# RS2: 7fffffff
# IMM: 000004b4
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 887f04b4
# PC: 33731a0d
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 15
# RD: 887f04b4
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8735000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 8735000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: 887f04b4
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 8735000: uvm_test_top.env.scoreboard [SCB] Transaction         873 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8745000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 730 ===
# Operation Type: GEU
# Instruction Type: R_TYPE
# RS1: d21ae95a
# RS2: 00000000
# IMM: 9b0c77d3
# CE: 1
# RS1_ADDR: 14
# FUNCT3: 6
# PC: 4b4301f5
# RD_ADDR: 1b
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8745000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         874 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 09
# RS1: 8b7d3723
# RS2: beaccbd5
# IMM: ba336a54
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 8acb3c4a
# RD_ADDR: 0c
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8745000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         874 Outputs *****
# RS1_ADDR: 09
# RS1: 8b7d3723
# RS2: beaccbd5
# IMM: 00000a54
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: d149cccf
# PC: 8acb3c4a
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0c
# RD: d149cccf
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8745000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 8745000: uvm_test_top.env.scoreboard [SCB] A: 8b7d3723
# B: ba336a54
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 8745000: uvm_test_top.env.scoreboard [SCB] Transaction         874 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8755000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 731 ===
# Operation Type: SUB
# Instruction Type: R_TYPE
# RS1: cec99c33
# RS2: a255b5e5
# IMM: ffffffff
# CE: 1
# RS1_ADDR: 0d
# FUNCT3: 1
# PC: 683863c1
# RD_ADDR: 1b
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8755000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         875 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 14
# RS1: d21ae95a
# RS2: 00000000
# IMM: 9b0c77d3
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 4b4301f5
# RD_ADDR: 1b
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8755000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         875 Outputs *****
# RS1_ADDR: 14
# RS1: d21ae95a
# RS2: 00000000
# IMM: 000007d3
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 4b4301f5
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1b
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8755000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 8755000: uvm_test_top.env.scoreboard [SCB] A: d21ae95a
# B: 00000000
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 8755000: uvm_test_top.env.scoreboard [SCB] Transaction         875 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8765000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 732 ===
# Operation Type: XOR
# Instruction Type: I_TYPE
# RS1: 7fffffff
# RS2: bd82ce22
# IMM: a72e8fd6
# CE: 1
# RS1_ADDR: 16
# FUNCT3: 6
# PC: 1bdf55dc
# RD_ADDR: 06
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8765000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         876 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 0d
# RS1: cec99c33
# RS2: a255b5e5
# IMM: ffffffff
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 683863c1
# RD_ADDR: 1b
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8765000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         876 Outputs *****
# RS1_ADDR: 0d
# RS1: cec99c33
# RS2: a255b5e5
# IMM: 00000fff
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 2c73e64e
# PC: 683863c1
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1b
# RD: 2c73e64e
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8765000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 8765000: uvm_test_top.env.scoreboard [SCB] A: cec99c33
# B: a255b5e5
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 8765000: uvm_test_top.env.scoreboard [SCB] Transaction         876 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8775000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 733 ===
# Operation Type: EQ
# Instruction Type: R_TYPE
# RS1: 00004ca4
# RS2: 00009b97
# IMM: 0000033b
# CE: 1
# RS1_ADDR: 0f
# FUNCT3: 7
# PC: c2adad30
# RD_ADDR: 16
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8775000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         877 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 16
# RS1: 7fffffff
# RS2: bd82ce22
# IMM: a72e8fd6
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 1bdf55dc
# RD_ADDR: 06
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8775000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         877 Outputs *****
# RS1_ADDR: 16
# RS1: 7fffffff
# RS2: bd82ce22
# IMM: 00000fd6
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# Y: d8d17029
# PC: 1bdf55dc
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 06
# RD: d8d17029
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8775000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 8775000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: a72e8fd6
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 8775000: uvm_test_top.env.scoreboard [SCB] Transaction         877 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8785000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 734 ===
# Operation Type: EQ
# Instruction Type: R_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 07
# FUNCT3: 0
# PC: 4301d57f
# RD_ADDR: 11
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8785000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         878 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 0f
# RS1: 00004ca4
# RS2: 00009b97
# IMM: 0000033b
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# PC: c2adad30
# RD_ADDR: 16
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8785000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         878 Outputs *****
# RS1_ADDR: 0f
# RS1: 00004ca4
# RS2: 00009b97
# IMM: 0000033b
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: c2adad30
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 16
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8785000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 8785000: uvm_test_top.env.scoreboard [SCB] A: 00004ca4
# B: 00009b97
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 8785000: uvm_test_top.env.scoreboard [SCB] Transaction         878 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8795000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 735 ===
# Operation Type: EQ
# Instruction Type: I_TYPE
# RS1: f3e3d35f
# RS2: 7fff1aac
# IMM: b049653e
# CE: 1
# RS1_ADDR: 01
# FUNCT3: 3
# PC: 9d29863c
# RD_ADDR: 03
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8795000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         879 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 07
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 4301d57f
# RD_ADDR: 11
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8795000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         879 Outputs *****
# RS1_ADDR: 07
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 4301d57f
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 11
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8795000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 8795000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 8795000: uvm_test_top.env.scoreboard [SCB] Transaction         879 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8805000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 736 ===
# Operation Type: SLT
# Instruction Type: I_TYPE
# RS1: 83741642
# RS2: 9b6a9f88
# IMM: fcba99c7
# CE: 1
# RS1_ADDR: 15
# FUNCT3: 3
# PC: 551b3702
# RD_ADDR: 0c
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8805000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         880 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: f3e3d35f
# RS2: 7fff1aac
# IMM: b049653e
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 9d29863c
# RD_ADDR: 03
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8805000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         880 Outputs *****
# RS1_ADDR: 01
# RS1: f3e3d35f
# RS2: 7fff1aac
# IMM: 0000053e
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 9d29863c
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 03
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8805000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 8805000: uvm_test_top.env.scoreboard [SCB] A: f3e3d35f
# B: b049653e
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 8805000: uvm_test_top.env.scoreboard [SCB] Transaction         880 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8815000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 737 ===
# Operation Type: OR
# Instruction Type: I_TYPE
# RS1: d5254628
# RS2: b719a660
# IMM: a42ee1f7
# CE: 1
# RS1_ADDR: 13
# FUNCT3: 3
# PC: 3016cbf1
# RD_ADDR: 1d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8815000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         881 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 15
# RS1: 83741642
# RS2: 9b6a9f88
# IMM: fcba99c7
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 551b3702
# RD_ADDR: 0c
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8815000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         881 Outputs *****
# RS1_ADDR: 15
# RS1: 83741642
# RS2: 9b6a9f88
# IMM: 000009c7
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 551b3702
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0c
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8815000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 8815000: uvm_test_top.env.scoreboard [SCB] A: 83741642
# B: fcba99c7
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 8815000: uvm_test_top.env.scoreboard [SCB] Transaction         881 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8825000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 738 ===
# Operation Type: OR
# Instruction Type: I_TYPE
# RS1: 7fffffff
# RS2: f14f8786
# IMM: 00000000
# CE: 1
# RS1_ADDR: 13
# FUNCT3: 5
# PC: f4a80169
# RD_ADDR: 0d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8825000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         882 Inputs *****
# Operation Type: OR
# RS1_ADDR: 13
# RS1: d5254628
# RS2: b719a660
# IMM: a42ee1f7
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 3016cbf1
# RD_ADDR: 1d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8825000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         882 Outputs *****
# RS1_ADDR: 13
# RS1: d5254628
# RS2: b719a660
# IMM: 000001f7
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: f52fe7ff
# PC: 3016cbf1
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1d
# RD: f52fe7ff
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8825000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 8825000: uvm_test_top.env.scoreboard [SCB] A: d5254628
# B: a42ee1f7
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 8825000: uvm_test_top.env.scoreboard [SCB] Transaction         882 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8835000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 739 ===
# Operation Type: SLTU
# Instruction Type: I_TYPE
# RS1: db57302f
# RS2: b751e473
# IMM: c572e611
# CE: 1
# RS1_ADDR: 13
# FUNCT3: 7
# PC: 58770d43
# RD_ADDR: 1f
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8835000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         883 Inputs *****
# Operation Type: OR
# RS1_ADDR: 13
# RS1: 7fffffff
# RS2: f14f8786
# IMM: 00000000
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: f4a80169
# RD_ADDR: 0d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8835000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         883 Outputs *****
# RS1_ADDR: 13
# RS1: 7fffffff
# RS2: f14f8786
# IMM: 00000000
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 7fffffff
# PC: f4a80169
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0d
# RD: 7fffffff
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8835000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 8835000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: 00000000
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 8835000: uvm_test_top.env.scoreboard [SCB] Transaction         883 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8845000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 740 ===
# Operation Type: OR
# Instruction Type: R_TYPE
# RS1: b911c768
# RS2: 96ddfb5d
# IMM: 00000000
# CE: 1
# RS1_ADDR: 15
# FUNCT3: 7
# PC: f5db52bc
# RD_ADDR: 05
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8845000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         884 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 13
# RS1: db57302f
# RS2: b751e473
# IMM: c572e611
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 58770d43
# RD_ADDR: 1f
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8845000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         884 Outputs *****
# RS1_ADDR: 13
# RS1: db57302f
# RS2: b751e473
# IMM: 00000611
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 58770d43
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1f
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8845000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 8845000: uvm_test_top.env.scoreboard [SCB] A: db57302f
# B: c572e611
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 8845000: uvm_test_top.env.scoreboard [SCB] Transaction         884 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8855000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 741 ===
# Operation Type: XOR
# Instruction Type: R_TYPE
# RS1: d9c045ad
# RS2: ffffffff
# IMM: fad8e99a
# CE: 1
# RS1_ADDR: 0e
# FUNCT3: 2
# PC: 8c7debee
# RD_ADDR: 0e
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8855000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         885 Inputs *****
# Operation Type: OR
# RS1_ADDR: 15
# RS1: b911c768
# RS2: 96ddfb5d
# IMM: 00000000
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# PC: f5db52bc
# RD_ADDR: 05
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8855000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         885 Outputs *****
# RS1_ADDR: 15
# RS1: b911c768
# RS2: 96ddfb5d
# IMM: 00000000
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# Y: bfddff7d
# PC: f5db52bc
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 05
# RD: bfddff7d
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8855000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 8855000: uvm_test_top.env.scoreboard [SCB] A: b911c768
# B: 96ddfb5d
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 8855000: uvm_test_top.env.scoreboard [SCB] Transaction         885 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8865000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 742 ===
# Operation Type: OR
# Instruction Type: I_TYPE
# RS1: ee2cc1a5
# RS2: 7fffffff
# IMM: 8788964d
# CE: 1
# RS1_ADDR: 1e
# FUNCT3: 5
# PC: 3186a673
# RD_ADDR: 11
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8865000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         886 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 0e
# RS1: d9c045ad
# RS2: ffffffff
# IMM: fad8e99a
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 8c7debee
# RD_ADDR: 0e
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8865000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         886 Outputs *****
# RS1_ADDR: 0e
# RS1: d9c045ad
# RS2: ffffffff
# IMM: 0000099a
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 263fba52
# PC: 8c7debee
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0e
# RD: 263fba52
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8865000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 8865000: uvm_test_top.env.scoreboard [SCB] A: d9c045ad
# B: ffffffff
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 8865000: uvm_test_top.env.scoreboard [SCB] Transaction         886 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8875000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 743 ===
# Operation Type: XOR
# Instruction Type: I_TYPE
# RS1: 00001207
# RS2: 0000d0fd
# IMM: 00000fbb
# CE: 1
# RS1_ADDR: 0d
# FUNCT3: 6
# PC: 3e16b734
# RD_ADDR: 0e
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8875000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         887 Inputs *****
# Operation Type: OR
# RS1_ADDR: 1e
# RS1: ee2cc1a5
# RS2: 7fffffff
# IMM: 8788964d
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 3186a673
# RD_ADDR: 11
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8875000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         887 Outputs *****
# RS1_ADDR: 1e
# RS1: ee2cc1a5
# RS2: 7fffffff
# IMM: 0000064d
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: efacd7ed
# PC: 3186a673
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 11
# RD: efacd7ed
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8875000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 8875000: uvm_test_top.env.scoreboard [SCB] A: ee2cc1a5
# B: 8788964d
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 8875000: uvm_test_top.env.scoreboard [SCB] Transaction         887 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8885000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 744 ===
# Operation Type: SUB
# Instruction Type: I_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 19
# FUNCT3: 1
# PC: 1f86ef99
# RD_ADDR: 0f
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8885000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         888 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 0d
# RS1: 00001207
# RS2: 0000d0fd
# IMM: 00000fbb
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 3e16b734
# RD_ADDR: 0e
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8885000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         888 Outputs *****
# RS1_ADDR: 0d
# RS1: 00001207
# RS2: 0000d0fd
# IMM: 00000fbb
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00001dbc
# PC: 3e16b734
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0e
# RD: 00001dbc
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8885000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 8885000: uvm_test_top.env.scoreboard [SCB] A: 00001207
# B: 00000fbb
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 8885000: uvm_test_top.env.scoreboard [SCB] Transaction         888 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8895000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 745 ===
# Operation Type: SLT
# Instruction Type: R_TYPE
# RS1: 940a5973
# RS2: 7fff507b
# IMM: afb77d13
# CE: 1
# RS1_ADDR: 1a
# FUNCT3: 0
# PC: 3eb6e5ea
# RD_ADDR: 1e
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8895000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         889 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 19
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 1f86ef99
# RD_ADDR: 0f
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8895000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         889 Outputs *****
# RS1_ADDR: 19
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 1f86ef99
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0f
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8895000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 8895000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 8895000: uvm_test_top.env.scoreboard [SCB] Transaction         889 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8905000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 746 ===
# Operation Type: EQ
# Instruction Type: I_TYPE
# RS1: c6d96b19
# RS2: af7e8c40
# IMM: ede34240
# CE: 1
# RS1_ADDR: 16
# FUNCT3: 0
# PC: 79476ca1
# RD_ADDR: 1a
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8905000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         890 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 1a
# RS1: 940a5973
# RS2: 7fff507b
# IMM: afb77d13
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 3eb6e5ea
# RD_ADDR: 1e
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8905000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         890 Outputs *****
# RS1_ADDR: 1a
# RS1: 940a5973
# RS2: 7fff507b
# IMM: 00000d13
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 3eb6e5ea
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1e
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8905000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 8905000: uvm_test_top.env.scoreboard [SCB] A: 940a5973
# B: 7fff507b
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 8905000: uvm_test_top.env.scoreboard [SCB] Transaction         890 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8915000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 747 ===
# Operation Type: GE
# Instruction Type: R_TYPE
# RS1: c6afb980
# RS2: c6afb980
# IMM: 885359fb
# CE: 1
# RS1_ADDR: 1f
# FUNCT3: 7
# PC: 783d9ee4
# RD_ADDR: 19
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8915000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         891 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 16
# RS1: c6d96b19
# RS2: af7e8c40
# IMM: ede34240
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 79476ca1
# RD_ADDR: 1a
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8915000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         891 Outputs *****
# RS1_ADDR: 16
# RS1: c6d96b19
# RS2: af7e8c40
# IMM: 00000240
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 79476ca1
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1a
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8915000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 8915000: uvm_test_top.env.scoreboard [SCB] A: c6d96b19
# B: ede34240
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 8915000: uvm_test_top.env.scoreboard [SCB] Transaction         891 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8925000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 748 ===
# Operation Type: OR
# Instruction Type: I_TYPE
# RS1: 7fffffff
# RS2: fb0a1cc7
# IMM: 00000000
# CE: 1
# RS1_ADDR: 1f
# FUNCT3: 2
# PC: 6dd891db
# RD_ADDR: 17
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8925000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         892 Inputs *****
# Operation Type: GE
# RS1_ADDR: 1f
# RS1: c6afb980
# RS2: c6afb980
# IMM: 885359fb
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 783d9ee4
# RD_ADDR: 19
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8925000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         892 Outputs *****
# RS1_ADDR: 1f
# RS1: c6afb980
# RS2: c6afb980
# IMM: 000009fb
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 783d9ee4
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 19
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8925000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 8925000: uvm_test_top.env.scoreboard [SCB] A: c6afb980
# B: c6afb980
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 8925000: uvm_test_top.env.scoreboard [SCB] Transaction         892 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8935000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 749 ===
# Operation Type: GEU
# Instruction Type: I_TYPE
# RS1: e07d1fa6
# RS2: a7a6a52b
# IMM: a62ec66a
# CE: 1
# RS1_ADDR: 03
# FUNCT3: 5
# PC: d1427f20
# RD_ADDR: 0b
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8935000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         893 Inputs *****
# Operation Type: OR
# RS1_ADDR: 1f
# RS1: 7fffffff
# RS2: fb0a1cc7
# IMM: 00000000
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 6dd891db
# RD_ADDR: 17
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8935000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         893 Outputs *****
# RS1_ADDR: 1f
# RS1: 7fffffff
# RS2: fb0a1cc7
# IMM: 00000000
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 7fffffff
# PC: 6dd891db
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 17
# RD: 7fffffff
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8935000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 8935000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: 00000000
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 8935000: uvm_test_top.env.scoreboard [SCB] Transaction         893 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8945000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 750 ===
# Operation Type: GEU
# Instruction Type: I_TYPE
# RS1: 00000000
# RS2: adc74452
# IMM: 94c0bd25
# CE: 1
# RS1_ADDR: 10
# FUNCT3: 0
# PC: 3613d553
# RD_ADDR: 0e
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8945000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         894 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 03
# RS1: e07d1fa6
# RS2: a7a6a52b
# IMM: a62ec66a
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: d1427f20
# RD_ADDR: 0b
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8945000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         894 Outputs *****
# RS1_ADDR: 03
# RS1: e07d1fa6
# RS2: a7a6a52b
# IMM: 0000066a
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: d1427f20
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0b
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8945000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 8945000: uvm_test_top.env.scoreboard [SCB] A: e07d1fa6
# B: a62ec66a
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 8945000: uvm_test_top.env.scoreboard [SCB] Transaction         894 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8955000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 751 ===
# Operation Type: OR
# Instruction Type: R_TYPE
# RS1: b5b32098
# RS2: ffffffff
# IMM: ac8876d7
# CE: 1
# RS1_ADDR: 18
# FUNCT3: 1
# PC: f28f0eb1
# RD_ADDR: 14
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8955000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         895 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 10
# RS1: 00000000
# RS2: adc74452
# IMM: 94c0bd25
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 3613d553
# RD_ADDR: 0e
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8955000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         895 Outputs *****
# RS1_ADDR: 10
# RS1: 00000000
# RS2: adc74452
# IMM: 00000d25
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 3613d553
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0e
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8955000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 8955000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: 94c0bd25
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 8955000: uvm_test_top.env.scoreboard [SCB] Transaction         895 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8965000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 752 ===
# Operation Type: SUB
# Instruction Type: I_TYPE
# RS1: 7fffffff
# RS2: e92d19e5
# IMM: bcd288da
# CE: 1
# RS1_ADDR: 0e
# FUNCT3: 0
# PC: dfa929c4
# RD_ADDR: 1b
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8965000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         896 Inputs *****
# Operation Type: OR
# RS1_ADDR: 18
# RS1: b5b32098
# RS2: ffffffff
# IMM: ac8876d7
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# PC: f28f0eb1
# RD_ADDR: 14
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8965000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         896 Outputs *****
# RS1_ADDR: 18
# RS1: b5b32098
# RS2: ffffffff
# IMM: 000006d7
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# Y: ffffffff
# PC: f28f0eb1
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 14
# RD: ffffffff
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8965000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 8965000: uvm_test_top.env.scoreboard [SCB] A: b5b32098
# B: ffffffff
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 8965000: uvm_test_top.env.scoreboard [SCB] Transaction         896 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8975000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 753 ===
# Operation Type: GEU
# Instruction Type: R_TYPE
# RS1: 0000e723
# RS2: 00006a38
# IMM: 00000056
# CE: 1
# RS1_ADDR: 0c
# FUNCT3: 1
# PC: 7844d0a5
# RD_ADDR: 15
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8975000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         897 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 0e
# RS1: 7fffffff
# RS2: e92d19e5
# IMM: bcd288da
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: dfa929c4
# RD_ADDR: 1b
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8975000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         897 Outputs *****
# RS1_ADDR: 0e
# RS1: 7fffffff
# RS2: e92d19e5
# IMM: 000008da
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: c32d7725
# PC: dfa929c4
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1b
# RD: c32d7725
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8975000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 8975000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: bcd288da
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 8975000: uvm_test_top.env.scoreboard [SCB] Transaction         897 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8985000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 754 ===
# Operation Type: AND
# Instruction Type: R_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 16
# FUNCT3: 5
# PC: e11fa2f8
# RD_ADDR: 0a
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8985000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         898 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 0c
# RS1: 0000e723
# RS2: 00006a38
# IMM: 00000056
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 7844d0a5
# RD_ADDR: 15
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8985000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         898 Outputs *****
# RS1_ADDR: 0c
# RS1: 0000e723
# RS2: 00006a38
# IMM: 00000056
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 7844d0a5
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 15
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8985000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 8985000: uvm_test_top.env.scoreboard [SCB] A: 0000e723
# B: 00006a38
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 8985000: uvm_test_top.env.scoreboard [SCB] Transaction         898 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 8995000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 755 ===
# Operation Type: NEQ
# Instruction Type: R_TYPE
# RS1: 00002904
# RS2: 8839727a
# IMM: 8e7ac0eb
# CE: 1
# RS1_ADDR: 0b
# FUNCT3: 6
# PC: f64464aa
# RD_ADDR: 0b
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 8995000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         899 Inputs *****
# Operation Type: AND
# RS1_ADDR: 16
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# PC: e11fa2f8
# RD_ADDR: 0a
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 8995000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         899 Outputs *****
# RS1_ADDR: 16
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# Y: ffff0000
# PC: e11fa2f8
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0a
# RD: ffff0000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 8995000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 8995000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 8995000: uvm_test_top.env.scoreboard [SCB] Transaction         899 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9005000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 756 ===
# Operation Type: SLL
# Instruction Type: R_TYPE
# RS1: 896e797c
# RS2: 0000001f
# IMM: 0000001f
# CE: 1
# RS1_ADDR: 03
# FUNCT3: 0
# PC: 83074277
# RD_ADDR: 16
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9005000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         900 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 0b
# RS1: 00002904
# RS2: 8839727a
# IMM: 8e7ac0eb
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# PC: f64464aa
# RD_ADDR: 0b
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9005000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         900 Outputs *****
# RS1_ADDR: 0b
# RS1: 00002904
# RS2: 8839727a
# IMM: 000000eb
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: f64464aa
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0b
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9005000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 9005000: uvm_test_top.env.scoreboard [SCB] A: 00002904
# B: 8839727a
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 9005000: uvm_test_top.env.scoreboard [SCB] Transaction         900 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9015000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 757 ===
# Operation Type: OR
# Instruction Type: I_TYPE
# RS1: 9dcad207
# RS2: c03feae6
# IMM: e0c834c5
# CE: 1
# RS1_ADDR: 15
# FUNCT3: 3
# PC: 0a84a0b8
# RD_ADDR: 1b
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9015000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         901 Inputs *****
# Operation Type: SLL
# RS1_ADDR: 03
# RS1: 896e797c
# RS2: 0000001f
# IMM: 0000001f
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 83074277
# RD_ADDR: 16
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9015000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         901 Outputs *****
# RS1_ADDR: 03
# RS1: 896e797c
# RS2: 0000001f
# IMM: 0000001f
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 83074277
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 16
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9015000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLL
# UVM_INFO scoreboard.sv(297) @ 9015000: uvm_test_top.env.scoreboard [SCB] A: 896e797c
# B: 0000001f
# OP: 0080
# UVM_INFO scoreboard.sv(288) @ 9015000: uvm_test_top.env.scoreboard [SCB] Transaction         901 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9025000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 758 ===
# Operation Type: NEQ
# Instruction Type: I_TYPE
# RS1: 7fffffff
# RS2: 00000000
# IMM: a5083de9
# CE: 1
# RS1_ADDR: 1d
# FUNCT3: 5
# PC: cd4da899
# RD_ADDR: 19
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9025000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         902 Inputs *****
# Operation Type: OR
# RS1_ADDR: 15
# RS1: 9dcad207
# RS2: c03feae6
# IMM: e0c834c5
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 0a84a0b8
# RD_ADDR: 1b
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9025000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         902 Outputs *****
# RS1_ADDR: 15
# RS1: 9dcad207
# RS2: c03feae6
# IMM: 000004c5
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: fdcaf6c7
# PC: 0a84a0b8
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1b
# RD: fdcaf6c7
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9025000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 9025000: uvm_test_top.env.scoreboard [SCB] A: 9dcad207
# B: e0c834c5
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 9025000: uvm_test_top.env.scoreboard [SCB] Transaction         902 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9035000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 759 ===
# Operation Type: GEU
# Instruction Type: I_TYPE
# RS1: ef3ebe57
# RS2: cadd8dfd
# IMM: b8210a07
# CE: 1
# RS1_ADDR: 16
# FUNCT3: 4
# PC: 63fe4d74
# RD_ADDR: 09
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9035000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         903 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 1d
# RS1: 7fffffff
# RS2: 00000000
# IMM: a5083de9
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: cd4da899
# RD_ADDR: 19
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9035000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         903 Outputs *****
# RS1_ADDR: 1d
# RS1: 7fffffff
# RS2: 00000000
# IMM: 00000de9
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: cd4da899
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 19
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9035000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 9035000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: a5083de9
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 9035000: uvm_test_top.env.scoreboard [SCB] Transaction         903 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9045000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 760 ===
# Operation Type: NEQ
# Instruction Type: R_TYPE
# RS1: c9604e49
# RS2: 97533c71
# IMM: 00000000
# CE: 1
# RS1_ADDR: 0b
# FUNCT3: 3
# PC: e851a814
# RD_ADDR: 0e
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9045000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         904 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 16
# RS1: ef3ebe57
# RS2: cadd8dfd
# IMM: b8210a07
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 63fe4d74
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9045000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         904 Outputs *****
# RS1_ADDR: 16
# RS1: ef3ebe57
# RS2: cadd8dfd
# IMM: 00000a07
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 63fe4d74
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9045000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 9045000: uvm_test_top.env.scoreboard [SCB] A: ef3ebe57
# B: b8210a07
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 9045000: uvm_test_top.env.scoreboard [SCB] Transaction         904 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9055000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 761 ===
# Operation Type: AND
# Instruction Type: R_TYPE
# RS1: bc94db67
# RS2: 97bad9da
# IMM: ffffffff
# CE: 1
# RS1_ADDR: 06
# FUNCT3: 0
# PC: 178f73ae
# RD_ADDR: 02
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9055000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         905 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 0b
# RS1: c9604e49
# RS2: 97533c71
# IMM: 00000000
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: e851a814
# RD_ADDR: 0e
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9055000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         905 Outputs *****
# RS1_ADDR: 0b
# RS1: c9604e49
# RS2: 97533c71
# IMM: 00000000
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: e851a814
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0e
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9055000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 9055000: uvm_test_top.env.scoreboard [SCB] A: c9604e49
# B: 97533c71
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 9055000: uvm_test_top.env.scoreboard [SCB] Transaction         905 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9065000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 762 ===
# Operation Type: OR
# Instruction Type: R_TYPE
# RS1: 7fffffff
# RS2: d82329dd
# IMM: d2bb7268
# CE: 1
# RS1_ADDR: 07
# FUNCT3: 5
# PC: a2097666
# RD_ADDR: 07
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9065000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         906 Inputs *****
# Operation Type: AND
# RS1_ADDR: 06
# RS1: bc94db67
# RS2: 97bad9da
# IMM: ffffffff
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 178f73ae
# RD_ADDR: 02
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9065000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         906 Outputs *****
# RS1_ADDR: 06
# RS1: bc94db67
# RS2: 97bad9da
# IMM: 00000fff
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 9490d942
# PC: 178f73ae
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 02
# RD: 9490d942
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9065000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 9065000: uvm_test_top.env.scoreboard [SCB] A: bc94db67
# B: 97bad9da
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 9065000: uvm_test_top.env.scoreboard [SCB] Transaction         906 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9075000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 763 ===
# Operation Type: EQ
# Instruction Type: R_TYPE
# RS1: 00005b73
# RS2: 0000b2bf
# IMM: 0000061a
# CE: 1
# RS1_ADDR: 05
# FUNCT3: 6
# PC: de56c3a7
# RD_ADDR: 06
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9075000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         907 Inputs *****
# Operation Type: OR
# RS1_ADDR: 07
# RS1: 7fffffff
# RS2: d82329dd
# IMM: d2bb7268
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# PC: a2097666
# RD_ADDR: 07
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9075000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         907 Outputs *****
# RS1_ADDR: 07
# RS1: 7fffffff
# RS2: d82329dd
# IMM: 00000268
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# Y: ffffffff
# PC: a2097666
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 07
# RD: ffffffff
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9075000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 9075000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: d82329dd
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 9075000: uvm_test_top.env.scoreboard [SCB] Transaction         907 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9085000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 764 ===
# Operation Type: OR
# Instruction Type: R_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 18
# FUNCT3: 5
# PC: 8832f9c6
# RD_ADDR: 13
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9085000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         908 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 05
# RS1: 00005b73
# RS2: 0000b2bf
# IMM: 0000061a
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# PC: de56c3a7
# RD_ADDR: 06
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9085000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         908 Outputs *****
# RS1_ADDR: 05
# RS1: 00005b73
# RS2: 0000b2bf
# IMM: 0000061a
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: de56c3a7
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 06
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9085000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 9085000: uvm_test_top.env.scoreboard [SCB] A: 00005b73
# B: 0000b2bf
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 9085000: uvm_test_top.env.scoreboard [SCB] Transaction         908 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9095000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 765 ===
# Operation Type: EQ
# Instruction Type: I_TYPE
# RS1: 0000c94d
# RS2: e90c150a
# IMM: 9df507b6
# CE: 1
# RS1_ADDR: 02
# FUNCT3: 0
# PC: e8d8b7e2
# RD_ADDR: 11
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9095000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         909 Inputs *****
# Operation Type: OR
# RS1_ADDR: 18
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 8832f9c6
# RD_ADDR: 13
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9095000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         909 Outputs *****
# RS1_ADDR: 18
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# Y: ffff0000
# PC: 8832f9c6
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 13
# RD: ffff0000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9095000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 9095000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 9095000: uvm_test_top.env.scoreboard [SCB] Transaction         909 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9105000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 766 ===
# Operation Type: SLL
# Instruction Type: R_TYPE
# RS1: e47085c9
# RS2: 0000001f
# IMM: 0000001f
# CE: 1
# RS1_ADDR: 0a
# FUNCT3: 2
# PC: 804dbd05
# RD_ADDR: 1c
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9105000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         910 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 02
# RS1: 0000c94d
# RS2: e90c150a
# IMM: 9df507b6
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: e8d8b7e2
# RD_ADDR: 11
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9105000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         910 Outputs *****
# RS1_ADDR: 02
# RS1: 0000c94d
# RS2: e90c150a
# IMM: 000007b6
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: e8d8b7e2
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 11
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9105000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 9105000: uvm_test_top.env.scoreboard [SCB] A: 0000c94d
# B: 9df507b6
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 9105000: uvm_test_top.env.scoreboard [SCB] Transaction         910 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9115000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 767 ===
# Operation Type: AND
# Instruction Type: I_TYPE
# RS1: c930977e
# RS2: f547150d
# IMM: d71d6fed
# CE: 1
# RS1_ADDR: 15
# FUNCT3: 6
# PC: 10cd3af7
# RD_ADDR: 03
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9115000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         911 Inputs *****
# Operation Type: SLL
# RS1_ADDR: 0a
# RS1: e47085c9
# RS2: 0000001f
# IMM: 0000001f
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 804dbd05
# RD_ADDR: 1c
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9115000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         911 Outputs *****
# RS1_ADDR: 0a
# RS1: e47085c9
# RS2: 0000001f
# IMM: 0000001f
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 80000000
# PC: 804dbd05
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1c
# RD: 80000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9115000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLL
# UVM_INFO scoreboard.sv(297) @ 9115000: uvm_test_top.env.scoreboard [SCB] A: e47085c9
# B: 0000001f
# OP: 0080
# UVM_INFO scoreboard.sv(288) @ 9115000: uvm_test_top.env.scoreboard [SCB] Transaction         911 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9125000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 768 ===
# Operation Type: ADD
# Instruction Type: R_TYPE
# RS1: 00000000
# RS2: 7fffffff
# IMM: 85d6e5e5
# CE: 1
# RS1_ADDR: 1b
# FUNCT3: 2
# PC: b5aa7bfa
# RD_ADDR: 16
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9125000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         912 Inputs *****
# Operation Type: AND
# RS1_ADDR: 15
# RS1: c930977e
# RS2: f547150d
# IMM: d71d6fed
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 10cd3af7
# RD_ADDR: 03
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9125000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         912 Outputs *****
# RS1_ADDR: 15
# RS1: c930977e
# RS2: f547150d
# IMM: 00000fed
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# Y: c110076c
# PC: 10cd3af7
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 03
# RD: c110076c
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9125000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 9125000: uvm_test_top.env.scoreboard [SCB] A: c930977e
# B: d71d6fed
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 9125000: uvm_test_top.env.scoreboard [SCB] Transaction         912 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9135000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 769 ===
# Operation Type: EQ
# Instruction Type: I_TYPE
# RS1: 8d110b79
# RS2: 8cb88187
# IMM: c8f3b32d
# CE: 1
# RS1_ADDR: 12
# FUNCT3: 5
# PC: a1c525d2
# RD_ADDR: 18
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9135000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         913 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 1b
# RS1: 00000000
# RS2: 7fffffff
# IMM: 85d6e5e5
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# PC: b5aa7bfa
# RD_ADDR: 16
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9135000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         913 Outputs *****
# RS1_ADDR: 1b
# RS1: 00000000
# RS2: 7fffffff
# IMM: 000005e5
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 7fffffff
# PC: b5aa7bfa
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 16
# RD: 7fffffff
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9135000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 9135000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: 7fffffff
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 9135000: uvm_test_top.env.scoreboard [SCB] Transaction         913 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9145000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 770 ===
# Operation Type: AND
# Instruction Type: I_TYPE
# RS1: 95a39ce2
# RS2: 00000000
# IMM: e72efb73
# CE: 1
# RS1_ADDR: 14
# FUNCT3: 1
# PC: b2c484fb
# RD_ADDR: 0a
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9145000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         914 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 12
# RS1: 8d110b79
# RS2: 8cb88187
# IMM: c8f3b32d
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: a1c525d2
# RD_ADDR: 18
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9145000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         914 Outputs *****
# RS1_ADDR: 12
# RS1: 8d110b79
# RS2: 8cb88187
# IMM: 0000032d
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: a1c525d2
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 18
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9145000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 9145000: uvm_test_top.env.scoreboard [SCB] A: 8d110b79
# B: c8f3b32d
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 9145000: uvm_test_top.env.scoreboard [SCB] Transaction         914 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9155000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 771 ===
# Operation Type: SLTU
# Instruction Type: I_TYPE
# RS1: eb611325
# RS2: ffffffff
# IMM: 80cc67fb
# CE: 1
# RS1_ADDR: 1e
# FUNCT3: 6
# PC: c6275132
# RD_ADDR: 1d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9155000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         915 Inputs *****
# Operation Type: AND
# RS1_ADDR: 14
# RS1: 95a39ce2
# RS2: 00000000
# IMM: e72efb73
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# PC: b2c484fb
# RD_ADDR: 0a
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9155000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         915 Outputs *****
# RS1_ADDR: 14
# RS1: 95a39ce2
# RS2: 00000000
# IMM: 00000b73
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 85229862
# PC: b2c484fb
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0a
# RD: 85229862
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9155000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 9155000: uvm_test_top.env.scoreboard [SCB] A: 95a39ce2
# B: e72efb73
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 9155000: uvm_test_top.env.scoreboard [SCB] Transaction         915 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9165000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 772 ===
# Operation Type: AND
# Instruction Type: I_TYPE
# RS1: eb1cfea5
# RS2: 7fffffff
# IMM: c0834901
# CE: 1
# RS1_ADDR: 0b
# FUNCT3: 2
# PC: da3d7aa1
# RD_ADDR: 13
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9165000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         916 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 1e
# RS1: eb611325
# RS2: ffffffff
# IMM: 80cc67fb
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# PC: c6275132
# RD_ADDR: 1d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9165000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         916 Outputs *****
# RS1_ADDR: 1e
# RS1: eb611325
# RS2: ffffffff
# IMM: 000007fb
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: c6275132
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1d
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9165000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 9165000: uvm_test_top.env.scoreboard [SCB] A: eb611325
# B: 80cc67fb
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 9165000: uvm_test_top.env.scoreboard [SCB] Transaction         916 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9175000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 773 ===
# Operation Type: SRA
# Instruction Type: I_TYPE
# RS1: 0000baf2
# RS2: 0000000f
# IMM: 00000005
# CE: 1
# RS1_ADDR: 0b
# FUNCT3: 1
# PC: eeba559c
# RD_ADDR: 1d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9175000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         917 Inputs *****
# Operation Type: AND
# RS1_ADDR: 0b
# RS1: eb1cfea5
# RS2: 7fffffff
# IMM: c0834901
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# PC: da3d7aa1
# RD_ADDR: 13
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9175000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         917 Outputs *****
# RS1_ADDR: 0b
# RS1: eb1cfea5
# RS2: 7fffffff
# IMM: 00000901
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# Y: c0004801
# PC: da3d7aa1
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 13
# RD: c0004801
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9175000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 9175000: uvm_test_top.env.scoreboard [SCB] A: eb1cfea5
# B: c0834901
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 9175000: uvm_test_top.env.scoreboard [SCB] Transaction         917 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9185000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 774 ===
# Operation Type: NEQ
# Instruction Type: I_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 0f
# FUNCT3: 4
# PC: b6a40598
# RD_ADDR: 1e
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9185000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         918 Inputs *****
# Operation Type: SRA
# RS1_ADDR: 0b
# RS1: 0000baf2
# RS2: 0000000f
# IMM: 00000005
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# PC: eeba559c
# RD_ADDR: 1d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9185000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         918 Outputs *****
# RS1_ADDR: 0b
# RS1: 0000baf2
# RS2: 0000000f
# IMM: 00000005
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 000005d7
# PC: eeba559c
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1d
# RD: 000005d7
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9185000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SRA
# UVM_INFO scoreboard.sv(297) @ 9185000: uvm_test_top.env.scoreboard [SCB] A: 0000baf2
# B: 00000005
# OP: 0200
# UVM_INFO scoreboard.sv(288) @ 9185000: uvm_test_top.env.scoreboard [SCB] Transaction         918 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9195000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 775 ===
# Operation Type: NEQ
# Instruction Type: I_TYPE
# RS1: 7fff1d6f
# RS2: c8df00ba
# IMM: a38e5d74
# CE: 1
# RS1_ADDR: 07
# FUNCT3: 5
# PC: 4c7b4b97
# RD_ADDR: 06
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9195000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         919 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 0f
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# PC: b6a40598
# RD_ADDR: 1e
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9195000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         919 Outputs *****
# RS1_ADDR: 0f
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: b6a40598
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1e
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9195000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 9195000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 9195000: uvm_test_top.env.scoreboard [SCB] Transaction         919 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9205000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 776 ===
# Operation Type: GE
# Instruction Type: R_TYPE
# RS1: f1b8e7e9
# RS2: b5ce507b
# IMM: a9c5c3db
# CE: 1
# RS1_ADDR: 16
# FUNCT3: 5
# PC: f8666cdd
# RD_ADDR: 03
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9205000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         920 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 07
# RS1: 7fff1d6f
# RS2: c8df00ba
# IMM: a38e5d74
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 4c7b4b97
# RD_ADDR: 06
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9205000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         920 Outputs *****
# RS1_ADDR: 07
# RS1: 7fff1d6f
# RS2: c8df00ba
# IMM: 00000d74
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 4c7b4b97
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 06
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9205000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 9205000: uvm_test_top.env.scoreboard [SCB] A: 7fff1d6f
# B: a38e5d74
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 9205000: uvm_test_top.env.scoreboard [SCB] Transaction         920 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9215000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 777 ===
# Operation Type: XOR
# Instruction Type: I_TYPE
# RS1: cbf5575d
# RS2: 9a693f06
# IMM: ea15fd20
# CE: 1
# RS1_ADDR: 0f
# FUNCT3: 5
# PC: cae729c1
# RD_ADDR: 18
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9215000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         921 Inputs *****
# Operation Type: GE
# RS1_ADDR: 16
# RS1: f1b8e7e9
# RS2: b5ce507b
# IMM: a9c5c3db
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# PC: f8666cdd
# RD_ADDR: 03
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9215000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         921 Outputs *****
# RS1_ADDR: 16
# RS1: f1b8e7e9
# RS2: b5ce507b
# IMM: 000003db
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: f8666cdd
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 03
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9215000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 9215000: uvm_test_top.env.scoreboard [SCB] A: f1b8e7e9
# B: b5ce507b
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 9215000: uvm_test_top.env.scoreboard [SCB] Transaction         921 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9225000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 778 ===
# Operation Type: XOR
# Instruction Type: I_TYPE
# RS1: 00000000
# RS2: 7fffffff
# IMM: 8ae83eba
# CE: 1
# RS1_ADDR: 1a
# FUNCT3: 6
# PC: ec9581e3
# RD_ADDR: 12
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9225000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         922 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 0f
# RS1: cbf5575d
# RS2: 9a693f06
# IMM: ea15fd20
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: cae729c1
# RD_ADDR: 18
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9225000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         922 Outputs *****
# RS1_ADDR: 0f
# RS1: cbf5575d
# RS2: 9a693f06
# IMM: 00000d20
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 21e0aa7d
# PC: cae729c1
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 18
# RD: 21e0aa7d
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9225000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 9225000: uvm_test_top.env.scoreboard [SCB] A: cbf5575d
# B: ea15fd20
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 9225000: uvm_test_top.env.scoreboard [SCB] Transaction         922 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9235000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 779 ===
# Operation Type: EQ
# Instruction Type: R_TYPE
# RS1: bd57f6c1
# RS2: 8c556e73
# IMM: ff9ba8a3
# CE: 1
# RS1_ADDR: 06
# FUNCT3: 7
# PC: fe23e160
# RD_ADDR: 1f
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9235000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         923 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 1a
# RS1: 00000000
# RS2: 7fffffff
# IMM: 8ae83eba
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# PC: ec9581e3
# RD_ADDR: 12
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9235000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         923 Outputs *****
# RS1_ADDR: 1a
# RS1: 00000000
# RS2: 7fffffff
# IMM: 00000eba
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 8ae83eba
# PC: ec9581e3
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 12
# RD: 8ae83eba
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9235000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 9235000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: 8ae83eba
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 9235000: uvm_test_top.env.scoreboard [SCB] Transaction         923 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9245000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 780 ===
# Operation Type: AND
# Instruction Type: I_TYPE
# RS1: bd63d6a9
# RS2: 00000000
# IMM: ec46cafe
# CE: 1
# RS1_ADDR: 1c
# FUNCT3: 7
# PC: 06a5eec1
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9245000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         924 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 06
# RS1: bd57f6c1
# RS2: 8c556e73
# IMM: ff9ba8a3
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe23e160
# RD_ADDR: 1f
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9245000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         924 Outputs *****
# RS1_ADDR: 06
# RS1: bd57f6c1
# RS2: 8c556e73
# IMM: 000008a3
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe23e160
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1f
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9245000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 9245000: uvm_test_top.env.scoreboard [SCB] A: bd57f6c1
# B: 8c556e73
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 9245000: uvm_test_top.env.scoreboard [SCB] Transaction         924 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9255000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 781 ===
# Operation Type: SRA
# Instruction Type: R_TYPE
# RS1: ffffffff
# RS2: 0000000f
# IMM: 00000002
# CE: 1
# RS1_ADDR: 1c
# FUNCT3: 5
# PC: 92c5527a
# RD_ADDR: 18
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9255000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         925 Inputs *****
# Operation Type: AND
# RS1_ADDR: 1c
# RS1: bd63d6a9
# RS2: 00000000
# IMM: ec46cafe
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 06a5eec1
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9255000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         925 Outputs *****
# RS1_ADDR: 1c
# RS1: bd63d6a9
# RS2: 00000000
# IMM: 00000afe
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# Y: ac42c2a8
# PC: 06a5eec1
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: ac42c2a8
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9255000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 9255000: uvm_test_top.env.scoreboard [SCB] A: bd63d6a9
# B: ec46cafe
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 9255000: uvm_test_top.env.scoreboard [SCB] Transaction         925 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9265000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 782 ===
# Operation Type: SLTU
# Instruction Type: R_TYPE
# RS1: 9bd5d92c
# RS2: 7fffffff
# IMM: caa91c2b
# CE: 1
# RS1_ADDR: 0e
# FUNCT3: 5
# PC: f5139da2
# RD_ADDR: 18
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9265000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         926 Inputs *****
# Operation Type: SRA
# RS1_ADDR: 1c
# RS1: ffffffff
# RS2: 0000000f
# IMM: 00000002
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 92c5527a
# RD_ADDR: 18
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9265000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         926 Outputs *****
# RS1_ADDR: 1c
# RS1: ffffffff
# RS2: 0000000f
# IMM: 00000002
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# Y: ffffffff
# PC: 92c5527a
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 18
# RD: ffffffff
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9265000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SRA
# UVM_INFO scoreboard.sv(297) @ 9265000: uvm_test_top.env.scoreboard [SCB] A: ffffffff
# B: 0000000f
# OP: 0200
# UVM_INFO scoreboard.sv(288) @ 9265000: uvm_test_top.env.scoreboard [SCB] Transaction         926 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9275000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 783 ===
# Operation Type: EQ
# Instruction Type: R_TYPE
# RS1: 0000ed7c
# RS2: 0000f28a
# IMM: 00000d65
# CE: 1
# RS1_ADDR: 0a
# FUNCT3: 2
# PC: 7f3cdca1
# RD_ADDR: 14
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9275000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         927 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 0e
# RS1: 9bd5d92c
# RS2: 7fffffff
# IMM: caa91c2b
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# PC: f5139da2
# RD_ADDR: 18
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9275000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         927 Outputs *****
# RS1_ADDR: 0e
# RS1: 9bd5d92c
# RS2: 7fffffff
# IMM: 00000c2b
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: f5139da2
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 18
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9275000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 9275000: uvm_test_top.env.scoreboard [SCB] A: 9bd5d92c
# B: 7fffffff
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 9275000: uvm_test_top.env.scoreboard [SCB] Transaction         927 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9285000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 784 ===
# Operation Type: SLTU
# Instruction Type: I_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 1a
# FUNCT3: 4
# PC: 8a776911
# RD_ADDR: 07
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9285000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         928 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 0a
# RS1: 0000ed7c
# RS2: 0000f28a
# IMM: 00000d65
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 7f3cdca1
# RD_ADDR: 14
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9285000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         928 Outputs *****
# RS1_ADDR: 0a
# RS1: 0000ed7c
# RS2: 0000f28a
# IMM: 00000d65
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 7f3cdca1
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 14
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9285000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 9285000: uvm_test_top.env.scoreboard [SCB] A: 0000ed7c
# B: 0000f28a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 9285000: uvm_test_top.env.scoreboard [SCB] Transaction         928 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9295000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 785 ===
# Operation Type: GEU
# Instruction Type: I_TYPE
# RS1: 0000999c
# RS2: 864e689e
# IMM: aed58e15
# CE: 1
# RS1_ADDR: 1e
# FUNCT3: 7
# PC: d5af9630
# RD_ADDR: 10
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9295000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         929 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 1a
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 8a776911
# RD_ADDR: 07
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9295000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         929 Outputs *****
# RS1_ADDR: 1a
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 8a776911
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 07
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9295000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 9295000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 9295000: uvm_test_top.env.scoreboard [SCB] Transaction         929 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9305000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 786 ===
# Operation Type: GEU
# Instruction Type: I_TYPE
# RS1: e200e8ce
# RS2: c89a7d2b
# IMM: ce24f035
# CE: 1
# RS1_ADDR: 1c
# FUNCT3: 5
# PC: 1ad1ac3a
# RD_ADDR: 0b
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9305000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         930 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 1e
# RS1: 0000999c
# RS2: 864e689e
# IMM: aed58e15
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# PC: d5af9630
# RD_ADDR: 10
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9305000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         930 Outputs *****
# RS1_ADDR: 1e
# RS1: 0000999c
# RS2: 864e689e
# IMM: 00000e15
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: d5af9630
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 10
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9305000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 9305000: uvm_test_top.env.scoreboard [SCB] A: 0000999c
# B: aed58e15
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 9305000: uvm_test_top.env.scoreboard [SCB] Transaction         930 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9315000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 787 ===
# Operation Type: AND
# Instruction Type: I_TYPE
# RS1: d28280e4
# RS2: 9f4e6942
# IMM: 864bb178
# CE: 1
# RS1_ADDR: 1f
# FUNCT3: 5
# PC: 54fe1d73
# RD_ADDR: 07
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9315000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         931 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 1c
# RS1: e200e8ce
# RS2: c89a7d2b
# IMM: ce24f035
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 1ad1ac3a
# RD_ADDR: 0b
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9315000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         931 Outputs *****
# RS1_ADDR: 1c
# RS1: e200e8ce
# RS2: c89a7d2b
# IMM: 00000035
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 1ad1ac3a
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0b
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9315000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 9315000: uvm_test_top.env.scoreboard [SCB] A: e200e8ce
# B: ce24f035
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 9315000: uvm_test_top.env.scoreboard [SCB] Transaction         931 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9325000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 788 ===
# Operation Type: XOR
# Instruction Type: R_TYPE
# RS1: 00000000
# RS2: 7fffffff
# IMM: f23707ab
# CE: 1
# RS1_ADDR: 05
# FUNCT3: 1
# PC: 35310aeb
# RD_ADDR: 04
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9325000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         932 Inputs *****
# Operation Type: AND
# RS1_ADDR: 1f
# RS1: d28280e4
# RS2: 9f4e6942
# IMM: 864bb178
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 54fe1d73
# RD_ADDR: 07
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9325000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         932 Outputs *****
# RS1_ADDR: 1f
# RS1: d28280e4
# RS2: 9f4e6942
# IMM: 00000178
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 82028060
# PC: 54fe1d73
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 07
# RD: 82028060
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9325000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 9325000: uvm_test_top.env.scoreboard [SCB] A: d28280e4
# B: 864bb178
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 9325000: uvm_test_top.env.scoreboard [SCB] Transaction         932 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9335000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 789 ===
# Operation Type: NEQ
# Instruction Type: I_TYPE
# RS1: f2dc8cf0
# RS2: dfedfd99
# IMM: e07915ac
# CE: 1
# RS1_ADDR: 0a
# FUNCT3: 2
# PC: 7c927d31
# RD_ADDR: 05
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9335000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         933 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 05
# RS1: 00000000
# RS2: 7fffffff
# IMM: f23707ab
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 35310aeb
# RD_ADDR: 04
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9335000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         933 Outputs *****
# RS1_ADDR: 05
# RS1: 00000000
# RS2: 7fffffff
# IMM: 000007ab
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 7fffffff
# PC: 35310aeb
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 04
# RD: 7fffffff
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9335000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 9335000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: 7fffffff
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 9335000: uvm_test_top.env.scoreboard [SCB] Transaction         933 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9345000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 790 ===
# Operation Type: OR
# Instruction Type: I_TYPE
# RS1: 00000000
# RS2: ec519c20
# IMM: 8cbc49c1
# CE: 1
# RS1_ADDR: 06
# FUNCT3: 3
# PC: 6116152b
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9345000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         934 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 0a
# RS1: f2dc8cf0
# RS2: dfedfd99
# IMM: e07915ac
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 7c927d31
# RD_ADDR: 05
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9345000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         934 Outputs *****
# RS1_ADDR: 0a
# RS1: f2dc8cf0
# RS2: dfedfd99
# IMM: 000005ac
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 7c927d31
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 05
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9345000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 9345000: uvm_test_top.env.scoreboard [SCB] A: f2dc8cf0
# B: e07915ac
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 9345000: uvm_test_top.env.scoreboard [SCB] Transaction         934 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9355000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 791 ===
# Operation Type: SUB
# Instruction Type: R_TYPE
# RS1: ffffffff
# RS2: c5856de0
# IMM: ca3e1c16
# CE: 1
# RS1_ADDR: 17
# FUNCT3: 0
# PC: 3f46cb82
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9355000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         935 Inputs *****
# Operation Type: OR
# RS1_ADDR: 06
# RS1: 00000000
# RS2: ec519c20
# IMM: 8cbc49c1
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 6116152b
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9355000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         935 Outputs *****
# RS1_ADDR: 06
# RS1: 00000000
# RS2: ec519c20
# IMM: 000009c1
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 8cbc49c1
# PC: 6116152b
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 8cbc49c1
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9355000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 9355000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: 8cbc49c1
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 9355000: uvm_test_top.env.scoreboard [SCB] Transaction         935 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9365000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 792 ===
# Operation Type: OR
# Instruction Type: I_TYPE
# RS1: 7fffffff
# RS2: 94b1ae01
# IMM: d3b37f96
# CE: 1
# RS1_ADDR: 1d
# FUNCT3: 5
# PC: 2ef93f6c
# RD_ADDR: 0c
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9365000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         936 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 17
# RS1: ffffffff
# RS2: c5856de0
# IMM: ca3e1c16
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 3f46cb82
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9365000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         936 Outputs *****
# RS1_ADDR: 17
# RS1: ffffffff
# RS2: c5856de0
# IMM: 00000c16
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 3a7a921f
# PC: 3f46cb82
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 3a7a921f
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9365000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 9365000: uvm_test_top.env.scoreboard [SCB] A: ffffffff
# B: c5856de0
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 9365000: uvm_test_top.env.scoreboard [SCB] Transaction         936 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9375000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 793 ===
# Operation Type: GEU
# Instruction Type: I_TYPE
# RS1: 00004ee9
# RS2: 0000a595
# IMM: 000007f4
# CE: 1
# RS1_ADDR: 0a
# FUNCT3: 0
# PC: ea6de084
# RD_ADDR: 06
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9375000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         937 Inputs *****
# Operation Type: OR
# RS1_ADDR: 1d
# RS1: 7fffffff
# RS2: 94b1ae01
# IMM: d3b37f96
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 2ef93f6c
# RD_ADDR: 0c
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9375000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         937 Outputs *****
# RS1_ADDR: 1d
# RS1: 7fffffff
# RS2: 94b1ae01
# IMM: 00000f96
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: ffffffff
# PC: 2ef93f6c
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0c
# RD: ffffffff
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9375000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 9375000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: d3b37f96
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 9375000: uvm_test_top.env.scoreboard [SCB] Transaction         937 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9385000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 794 ===
# Operation Type: AND
# Instruction Type: I_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 06
# FUNCT3: 3
# PC: dcf2c665
# RD_ADDR: 0c
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9385000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         938 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 0a
# RS1: 00004ee9
# RS2: 0000a595
# IMM: 000007f4
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: ea6de084
# RD_ADDR: 06
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9385000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         938 Outputs *****
# RS1_ADDR: 0a
# RS1: 00004ee9
# RS2: 0000a595
# IMM: 000007f4
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: ea6de084
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 06
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9385000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 9385000: uvm_test_top.env.scoreboard [SCB] A: 00004ee9
# B: 000007f4
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 9385000: uvm_test_top.env.scoreboard [SCB] Transaction         938 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9395000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 795 ===
# Operation Type: GE
# Instruction Type: I_TYPE
# RS1: a7b24b8a
# RS2: 7fffe118
# IMM: e5165d95
# CE: 1
# RS1_ADDR: 1c
# FUNCT3: 3
# PC: 6188a312
# RD_ADDR: 07
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9395000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         939 Inputs *****
# Operation Type: AND
# RS1_ADDR: 06
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: dcf2c665
# RD_ADDR: 0c
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9395000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         939 Outputs *****
# RS1_ADDR: 06
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: ffff0000
# PC: dcf2c665
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0c
# RD: ffff0000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9395000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 9395000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 9395000: uvm_test_top.env.scoreboard [SCB] Transaction         939 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9405000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 796 ===
# Operation Type: SLTU
# Instruction Type: R_TYPE
# RS1: 902d864b
# RS2: a7126404
# IMM: dd5e51bb
# CE: 1
# RS1_ADDR: 18
# FUNCT3: 4
# PC: c3c48cbe
# RD_ADDR: 12
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9405000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         940 Inputs *****
# Operation Type: GE
# RS1_ADDR: 1c
# RS1: a7b24b8a
# RS2: 7fffe118
# IMM: e5165d95
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 6188a312
# RD_ADDR: 07
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9405000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         940 Outputs *****
# RS1_ADDR: 1c
# RS1: a7b24b8a
# RS2: 7fffe118
# IMM: 00000d95
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 6188a312
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 07
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9405000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 9405000: uvm_test_top.env.scoreboard [SCB] A: a7b24b8a
# B: e5165d95
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 9405000: uvm_test_top.env.scoreboard [SCB] Transaction         940 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9415000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 797 ===
# Operation Type: ADD
# Instruction Type: I_TYPE
# RS1: 9a3dbedc
# RS2: b50b25c7
# IMM: c145f482
# CE: 1
# RS1_ADDR: 16
# FUNCT3: 5
# PC: 0473b1db
# RD_ADDR: 05
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9415000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         941 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 18
# RS1: 902d864b
# RS2: a7126404
# IMM: dd5e51bb
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# PC: c3c48cbe
# RD_ADDR: 12
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9415000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         941 Outputs *****
# RS1_ADDR: 18
# RS1: 902d864b
# RS2: a7126404
# IMM: 000001bb
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: c3c48cbe
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 12
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9415000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 9415000: uvm_test_top.env.scoreboard [SCB] A: 902d864b
# B: a7126404
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 9415000: uvm_test_top.env.scoreboard [SCB] Transaction         941 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9425000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 798 ===
# Operation Type: SLT
# Instruction Type: R_TYPE
# RS1: 7fffffff
# RS2: 955b3690
# IMM: 00000000
# CE: 1
# RS1_ADDR: 1a
# FUNCT3: 3
# PC: ddeac547
# RD_ADDR: 13
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9425000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         942 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 16
# RS1: 9a3dbedc
# RS2: b50b25c7
# IMM: c145f482
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 0473b1db
# RD_ADDR: 05
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9425000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         942 Outputs *****
# RS1_ADDR: 16
# RS1: 9a3dbedc
# RS2: b50b25c7
# IMM: 00000482
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 5b83b35e
# PC: 0473b1db
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 05
# RD: 5b83b35e
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9425000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 9425000: uvm_test_top.env.scoreboard [SCB] A: 9a3dbedc
# B: c145f482
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 9425000: uvm_test_top.env.scoreboard [SCB] Transaction         942 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9435000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 799 ===
# Operation Type: SLT
# Instruction Type: R_TYPE
# RS1: f944279c
# RS2: 998994c7
# IMM: 8d34f694
# CE: 1
# RS1_ADDR: 09
# FUNCT3: 2
# PC: b9044c4c
# RD_ADDR: 12
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9435000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         943 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 1a
# RS1: 7fffffff
# RS2: 955b3690
# IMM: 00000000
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: ddeac547
# RD_ADDR: 13
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9435000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         943 Outputs *****
# RS1_ADDR: 1a
# RS1: 7fffffff
# RS2: 955b3690
# IMM: 00000000
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: ddeac547
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 13
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9435000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 9435000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: 955b3690
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 9435000: uvm_test_top.env.scoreboard [SCB] Transaction         943 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9445000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 800 ===
# Operation Type: AND
# Instruction Type: R_TYPE
# RS1: f02a2970
# RS2: 00000000
# IMM: d0946c43
# CE: 1
# RS1_ADDR: 03
# FUNCT3: 4
# PC: 7bbcc609
# RD_ADDR: 01
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9445000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         944 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 09
# RS1: f944279c
# RS2: 998994c7
# IMM: 8d34f694
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# PC: b9044c4c
# RD_ADDR: 12
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9445000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         944 Outputs *****
# RS1_ADDR: 09
# RS1: f944279c
# RS2: 998994c7
# IMM: 00000694
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: b9044c4c
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 12
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9445000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 9445000: uvm_test_top.env.scoreboard [SCB] A: f944279c
# B: 998994c7
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 9445000: uvm_test_top.env.scoreboard [SCB] Transaction         944 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9455000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 801 ===
# Operation Type: GE
# Instruction Type: I_TYPE
# RS1: 88646bf9
# RS2: ffffffff
# IMM: 892d7ce1
# CE: 1
# RS1_ADDR: 1c
# FUNCT3: 4
# PC: 26e9339a
# RD_ADDR: 15
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9455000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         945 Inputs *****
# Operation Type: AND
# RS1_ADDR: 03
# RS1: f02a2970
# RS2: 00000000
# IMM: d0946c43
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 7bbcc609
# RD_ADDR: 01
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9455000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         945 Outputs *****
# RS1_ADDR: 03
# RS1: f02a2970
# RS2: 00000000
# IMM: 00000c43
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 7bbcc609
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 01
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9455000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 9455000: uvm_test_top.env.scoreboard [SCB] A: f02a2970
# B: 00000000
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 9455000: uvm_test_top.env.scoreboard [SCB] Transaction         945 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9465000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 802 ===
# Operation Type: NEQ
# Instruction Type: R_TYPE
# RS1: f17cc296
# RS2: 7fffffff
# IMM: 9331b0e1
# CE: 1
# RS1_ADDR: 16
# FUNCT3: 7
# PC: 7b51554a
# RD_ADDR: 04
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9465000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         946 Inputs *****
# Operation Type: GE
# RS1_ADDR: 1c
# RS1: 88646bf9
# RS2: ffffffff
# IMM: 892d7ce1
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 26e9339a
# RD_ADDR: 15
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9465000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         946 Outputs *****
# RS1_ADDR: 1c
# RS1: 88646bf9
# RS2: ffffffff
# IMM: 00000ce1
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 26e9339a
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 15
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9465000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 9465000: uvm_test_top.env.scoreboard [SCB] A: 88646bf9
# B: 892d7ce1
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 9465000: uvm_test_top.env.scoreboard [SCB] Transaction         946 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9475000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 803 ===
# Operation Type: ADD
# Instruction Type: I_TYPE
# RS1: 000073f8
# RS2: 000089c9
# IMM: 000001bc
# CE: 1
# RS1_ADDR: 0c
# FUNCT3: 7
# PC: c5274ba3
# RD_ADDR: 15
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9475000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         947 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 16
# RS1: f17cc296
# RS2: 7fffffff
# IMM: 9331b0e1
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 7b51554a
# RD_ADDR: 04
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9475000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         947 Outputs *****
# RS1_ADDR: 16
# RS1: f17cc296
# RS2: 7fffffff
# IMM: 000000e1
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 7b51554a
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 04
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9475000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 9475000: uvm_test_top.env.scoreboard [SCB] A: f17cc296
# B: 7fffffff
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 9475000: uvm_test_top.env.scoreboard [SCB] Transaction         947 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9485000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 804 ===
# Operation Type: SLTU
# Instruction Type: R_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 0f
# FUNCT3: 3
# PC: 5c0a3bc7
# RD_ADDR: 10
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9485000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         948 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 0c
# RS1: 000073f8
# RS2: 000089c9
# IMM: 000001bc
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# PC: c5274ba3
# RD_ADDR: 15
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9485000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         948 Outputs *****
# RS1_ADDR: 0c
# RS1: 000073f8
# RS2: 000089c9
# IMM: 000001bc
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 000075b4
# PC: c5274ba3
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 15
# RD: 000075b4
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9485000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 9485000: uvm_test_top.env.scoreboard [SCB] A: 000073f8
# B: 000001bc
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 9485000: uvm_test_top.env.scoreboard [SCB] Transaction         948 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9495000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 805 ===
# Operation Type: SLTU
# Instruction Type: I_TYPE
# RS1: 91918596
# RS2: 7fff0027
# IMM: d6712253
# CE: 1
# RS1_ADDR: 0c
# FUNCT3: 4
# PC: 1b054c4c
# RD_ADDR: 0f
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9495000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         949 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 0f
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 5c0a3bc7
# RD_ADDR: 10
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9495000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         949 Outputs *****
# RS1_ADDR: 0f
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 5c0a3bc7
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 10
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9495000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 9495000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 9495000: uvm_test_top.env.scoreboard [SCB] Transaction         949 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9505000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 806 ===
# Operation Type: GE
# Instruction Type: R_TYPE
# RS1: ba4ee794
# RS2: bac14f87
# IMM: db4a941d
# CE: 1
# RS1_ADDR: 09
# FUNCT3: 0
# PC: ba12a05e
# RD_ADDR: 13
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9505000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         950 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 0c
# RS1: 91918596
# RS2: 7fff0027
# IMM: d6712253
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 1b054c4c
# RD_ADDR: 0f
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9505000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         950 Outputs *****
# RS1_ADDR: 0c
# RS1: 91918596
# RS2: 7fff0027
# IMM: 00000253
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 1b054c4c
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0f
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9505000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 9505000: uvm_test_top.env.scoreboard [SCB] A: 91918596
# B: d6712253
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 9505000: uvm_test_top.env.scoreboard [SCB] Transaction         950 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9515000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 807 ===
# Operation Type: XOR
# Instruction Type: I_TYPE
# RS1: 96399148
# RS2: e2f0e9e7
# IMM: dbb842a2
# CE: 1
# RS1_ADDR: 1c
# FUNCT3: 6
# PC: 8d50f214
# RD_ADDR: 0a
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9515000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         951 Inputs *****
# Operation Type: GE
# RS1_ADDR: 09
# RS1: ba4ee794
# RS2: bac14f87
# IMM: db4a941d
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: ba12a05e
# RD_ADDR: 13
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9515000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         951 Outputs *****
# RS1_ADDR: 09
# RS1: ba4ee794
# RS2: bac14f87
# IMM: 0000041d
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: ba12a05e
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 13
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9515000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 9515000: uvm_test_top.env.scoreboard [SCB] A: ba4ee794
# B: bac14f87
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 9515000: uvm_test_top.env.scoreboard [SCB] Transaction         951 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9525000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 808 ===
# Operation Type: XOR
# Instruction Type: R_TYPE
# RS1: 7fffffff
# RS2: 00000000
# IMM: d751a49b
# CE: 1
# RS1_ADDR: 1b
# FUNCT3: 2
# PC: 357679b4
# RD_ADDR: 0d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9525000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         952 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 1c
# RS1: 96399148
# RS2: e2f0e9e7
# IMM: dbb842a2
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 8d50f214
# RD_ADDR: 0a
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9525000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         952 Outputs *****
# RS1_ADDR: 1c
# RS1: 96399148
# RS2: e2f0e9e7
# IMM: 000002a2
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 4d81d3ea
# PC: 8d50f214
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0a
# RD: 4d81d3ea
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9525000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 9525000: uvm_test_top.env.scoreboard [SCB] A: 96399148
# B: dbb842a2
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 9525000: uvm_test_top.env.scoreboard [SCB] Transaction         952 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9535000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 809 ===
# Operation Type: GEU
# Instruction Type: I_TYPE
# RS1: 9359ca01
# RS2: d73e2311
# IMM: c349648a
# CE: 1
# RS1_ADDR: 1c
# FUNCT3: 4
# PC: 5f249bb5
# RD_ADDR: 04
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9535000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         953 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 1b
# RS1: 7fffffff
# RS2: 00000000
# IMM: d751a49b
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 357679b4
# RD_ADDR: 0d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9535000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         953 Outputs *****
# RS1_ADDR: 1b
# RS1: 7fffffff
# RS2: 00000000
# IMM: 0000049b
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 7fffffff
# PC: 357679b4
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0d
# RD: 7fffffff
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9535000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 9535000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: 00000000
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 9535000: uvm_test_top.env.scoreboard [SCB] Transaction         953 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9545000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 810 ===
# Operation Type: GEU
# Instruction Type: I_TYPE
# RS1: 00000000
# RS2: dfb0d13b
# IMM: 9d00a670
# CE: 1
# RS1_ADDR: 0e
# FUNCT3: 1
# PC: e264d293
# RD_ADDR: 0e
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9545000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         954 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 1c
# RS1: 9359ca01
# RS2: d73e2311
# IMM: c349648a
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 5f249bb5
# RD_ADDR: 04
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9545000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         954 Outputs *****
# RS1_ADDR: 1c
# RS1: 9359ca01
# RS2: d73e2311
# IMM: 0000048a
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 5f249bb5
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 04
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9545000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 9545000: uvm_test_top.env.scoreboard [SCB] A: 9359ca01
# B: c349648a
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 9545000: uvm_test_top.env.scoreboard [SCB] Transaction         954 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9555000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 811 ===
# Operation Type: ADD
# Instruction Type: I_TYPE
# RS1: 9bfa9280
# RS2: 95b29a90
# IMM: ffffffff
# CE: 1
# RS1_ADDR: 1b
# FUNCT3: 5
# PC: b82b3d8c
# RD_ADDR: 15
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9555000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         955 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 0e
# RS1: 00000000
# RS2: dfb0d13b
# IMM: 9d00a670
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# PC: e264d293
# RD_ADDR: 0e
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9555000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         955 Outputs *****
# RS1_ADDR: 0e
# RS1: 00000000
# RS2: dfb0d13b
# IMM: 00000670
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: e264d293
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0e
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9555000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 9555000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: 9d00a670
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 9555000: uvm_test_top.env.scoreboard [SCB] Transaction         955 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9565000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 812 ===
# Operation Type: SLTU
# Instruction Type: R_TYPE
# RS1: 7fffffff
# RS2: c0a08438
# IMM: 8df63a66
# CE: 1
# RS1_ADDR: 03
# FUNCT3: 3
# PC: 024aa61e
# RD_ADDR: 1a
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9565000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         956 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 1b
# RS1: 9bfa9280
# RS2: 95b29a90
# IMM: ffffffff
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: b82b3d8c
# RD_ADDR: 15
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9565000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         956 Outputs *****
# RS1_ADDR: 1b
# RS1: 9bfa9280
# RS2: 95b29a90
# IMM: 00000fff
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 9bfa927f
# PC: b82b3d8c
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 15
# RD: 9bfa927f
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9565000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 9565000: uvm_test_top.env.scoreboard [SCB] A: 9bfa9280
# B: ffffffff
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 9565000: uvm_test_top.env.scoreboard [SCB] Transaction         956 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9575000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 813 ===
# Operation Type: NEQ
# Instruction Type: I_TYPE
# RS1: 0000f90d
# RS2: 0000ea3b
# IMM: 00000a19
# CE: 1
# RS1_ADDR: 0b
# FUNCT3: 2
# PC: cb8e8a12
# RD_ADDR: 03
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9575000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         957 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 03
# RS1: 7fffffff
# RS2: c0a08438
# IMM: 8df63a66
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 024aa61e
# RD_ADDR: 1a
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9575000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         957 Outputs *****
# RS1_ADDR: 03
# RS1: 7fffffff
# RS2: c0a08438
# IMM: 00000a66
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 024aa61e
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1a
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9575000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 9575000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: c0a08438
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 9575000: uvm_test_top.env.scoreboard [SCB] Transaction         957 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9585000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 814 ===
# Operation Type: GE
# Instruction Type: R_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 09
# FUNCT3: 3
# PC: 5cdde042
# RD_ADDR: 1d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9585000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         958 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 0b
# RS1: 0000f90d
# RS2: 0000ea3b
# IMM: 00000a19
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# PC: cb8e8a12
# RD_ADDR: 03
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9585000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         958 Outputs *****
# RS1_ADDR: 0b
# RS1: 0000f90d
# RS2: 0000ea3b
# IMM: 00000a19
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: cb8e8a12
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 03
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9585000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 9585000: uvm_test_top.env.scoreboard [SCB] A: 0000f90d
# B: 00000a19
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 9585000: uvm_test_top.env.scoreboard [SCB] Transaction         958 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9595000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 815 ===
# Operation Type: SLL
# Instruction Type: R_TYPE
# RS1: a1bef36f
# RS2: 0000001b
# IMM: 0000001a
# CE: 1
# RS1_ADDR: 0f
# FUNCT3: 6
# PC: 12983c02
# RD_ADDR: 17
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9595000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         959 Inputs *****
# Operation Type: GE
# RS1_ADDR: 09
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 5cdde042
# RD_ADDR: 1d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9595000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         959 Outputs *****
# RS1_ADDR: 09
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 5cdde042
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1d
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9595000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 9595000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 9595000: uvm_test_top.env.scoreboard [SCB] Transaction         959 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9605000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 816 ===
# Operation Type: ADD
# Instruction Type: I_TYPE
# RS1: f01b03ee
# RS2: a6812842
# IMM: 825f9e91
# CE: 1
# RS1_ADDR: 0f
# FUNCT3: 7
# PC: be4c0cb3
# RD_ADDR: 06
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9605000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         960 Inputs *****
# Operation Type: SLL
# RS1_ADDR: 0f
# RS1: a1bef36f
# RS2: 0000001b
# IMM: 0000001a
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 12983c02
# RD_ADDR: 17
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9605000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         960 Outputs *****
# RS1_ADDR: 0f
# RS1: a1bef36f
# RS2: 0000001b
# IMM: 0000001a
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 78000000
# PC: 12983c02
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 17
# RD: 78000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9605000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLL
# UVM_INFO scoreboard.sv(297) @ 9605000: uvm_test_top.env.scoreboard [SCB] A: a1bef36f
# B: 0000001b
# OP: 0080
# UVM_INFO scoreboard.sv(288) @ 9605000: uvm_test_top.env.scoreboard [SCB] Transaction         960 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9615000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 817 ===
# Operation Type: SUB
# Instruction Type: R_TYPE
# RS1: f30a6e17
# RS2: a1515e6b
# IMM: d12bfaf6
# CE: 1
# RS1_ADDR: 15
# FUNCT3: 0
# PC: 17a58c68
# RD_ADDR: 1c
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9615000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         961 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 0f
# RS1: f01b03ee
# RS2: a6812842
# IMM: 825f9e91
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# PC: be4c0cb3
# RD_ADDR: 06
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9615000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         961 Outputs *****
# RS1_ADDR: 0f
# RS1: f01b03ee
# RS2: a6812842
# IMM: 00000e91
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 727aa27f
# PC: be4c0cb3
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 06
# RD: 727aa27f
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9615000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 9615000: uvm_test_top.env.scoreboard [SCB] A: f01b03ee
# B: 825f9e91
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 9615000: uvm_test_top.env.scoreboard [SCB] Transaction         961 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9625000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 818 ===
# Operation Type: GEU
# Instruction Type: I_TYPE
# RS1: 9c4685f5
# RS2: 7fffffff
# IMM: 00000000
# CE: 1
# RS1_ADDR: 10
# FUNCT3: 6
# PC: 919b2597
# RD_ADDR: 09
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9625000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         962 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 15
# RS1: f30a6e17
# RS2: a1515e6b
# IMM: d12bfaf6
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 17a58c68
# RD_ADDR: 1c
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9625000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         962 Outputs *****
# RS1_ADDR: 15
# RS1: f30a6e17
# RS2: a1515e6b
# IMM: 00000af6
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 51b90fac
# PC: 17a58c68
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1c
# RD: 51b90fac
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9625000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 9625000: uvm_test_top.env.scoreboard [SCB] A: f30a6e17
# B: a1515e6b
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 9625000: uvm_test_top.env.scoreboard [SCB] Transaction         962 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9635000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 819 ===
# Operation Type: NEQ
# Instruction Type: I_TYPE
# RS1: d09ae1fb
# RS2: df17e23f
# IMM: 90cd1e25
# CE: 1
# RS1_ADDR: 05
# FUNCT3: 3
# PC: 0014b6db
# RD_ADDR: 14
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9635000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         963 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 10
# RS1: 9c4685f5
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 919b2597
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9635000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         963 Outputs *****
# RS1_ADDR: 10
# RS1: 9c4685f5
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 919b2597
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9635000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 9635000: uvm_test_top.env.scoreboard [SCB] A: 9c4685f5
# B: 00000000
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 9635000: uvm_test_top.env.scoreboard [SCB] Transaction         963 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9645000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 820 ===
# Operation Type: GE
# Instruction Type: I_TYPE
# RS1: f0953457
# RS2: 9fa4025f
# IMM: 00000000
# CE: 1
# RS1_ADDR: 1a
# FUNCT3: 4
# PC: b6847e98
# RD_ADDR: 1d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9645000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         964 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 05
# RS1: d09ae1fb
# RS2: df17e23f
# IMM: 90cd1e25
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 0014b6db
# RD_ADDR: 14
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9645000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         964 Outputs *****
# RS1_ADDR: 05
# RS1: d09ae1fb
# RS2: df17e23f
# IMM: 00000e25
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 0014b6db
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 14
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9645000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 9645000: uvm_test_top.env.scoreboard [SCB] A: d09ae1fb
# B: 90cd1e25
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 9645000: uvm_test_top.env.scoreboard [SCB] Transaction         964 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9655000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 821 ===
# Operation Type: SLTU
# Instruction Type: R_TYPE
# RS1: d1dc708c
# RS2: ffffffff
# IMM: d3d02d89
# CE: 1
# RS1_ADDR: 1e
# FUNCT3: 7
# PC: de52cb52
# RD_ADDR: 14
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9655000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         965 Inputs *****
# Operation Type: GE
# RS1_ADDR: 1a
# RS1: f0953457
# RS2: 9fa4025f
# IMM: 00000000
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# PC: b6847e98
# RD_ADDR: 1d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9655000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         965 Outputs *****
# RS1_ADDR: 1a
# RS1: f0953457
# RS2: 9fa4025f
# IMM: 00000000
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: b6847e98
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1d
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9655000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 9655000: uvm_test_top.env.scoreboard [SCB] A: f0953457
# B: 00000000
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 9655000: uvm_test_top.env.scoreboard [SCB] Transaction         965 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9665000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 822 ===
# Operation Type: NEQ
# Instruction Type: I_TYPE
# RS1: a509c880
# RS2: 7fffffff
# IMM: fdbca32d
# CE: 1
# RS1_ADDR: 01
# FUNCT3: 3
# PC: 6ba01474
# RD_ADDR: 04
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9665000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         966 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 1e
# RS1: d1dc708c
# RS2: ffffffff
# IMM: d3d02d89
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# PC: de52cb52
# RD_ADDR: 14
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9665000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         966 Outputs *****
# RS1_ADDR: 1e
# RS1: d1dc708c
# RS2: ffffffff
# IMM: 00000d89
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: de52cb52
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 14
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9665000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 9665000: uvm_test_top.env.scoreboard [SCB] A: d1dc708c
# B: ffffffff
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 9665000: uvm_test_top.env.scoreboard [SCB] Transaction         966 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9675000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 823 ===
# Operation Type: AND
# Instruction Type: I_TYPE
# RS1: 00000ac1
# RS2: 000010f1
# IMM: 00000b5a
# CE: 1
# RS1_ADDR: 1c
# FUNCT3: 4
# PC: ba978ed9
# RD_ADDR: 0a
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9675000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         967 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 01
# RS1: a509c880
# RS2: 7fffffff
# IMM: fdbca32d
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 6ba01474
# RD_ADDR: 04
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9675000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         967 Outputs *****
# RS1_ADDR: 01
# RS1: a509c880
# RS2: 7fffffff
# IMM: 0000032d
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 6ba01474
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 04
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9675000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 9675000: uvm_test_top.env.scoreboard [SCB] A: a509c880
# B: fdbca32d
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 9675000: uvm_test_top.env.scoreboard [SCB] Transaction         967 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9685000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 824 ===
# Operation Type: ADD
# Instruction Type: I_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 13
# FUNCT3: 3
# PC: 400848d2
# RD_ADDR: 07
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9685000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         968 Inputs *****
# Operation Type: AND
# RS1_ADDR: 1c
# RS1: 00000ac1
# RS2: 000010f1
# IMM: 00000b5a
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# PC: ba978ed9
# RD_ADDR: 0a
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9685000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         968 Outputs *****
# RS1_ADDR: 1c
# RS1: 00000ac1
# RS2: 000010f1
# IMM: 00000b5a
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000a40
# PC: ba978ed9
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0a
# RD: 00000a40
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9685000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 9685000: uvm_test_top.env.scoreboard [SCB] A: 00000ac1
# B: 00000b5a
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 9685000: uvm_test_top.env.scoreboard [SCB] Transaction         968 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9695000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 825 ===
# Operation Type: ADD
# Instruction Type: I_TYPE
# RS1: 7fff6738
# RS2: d36e29b9
# IMM: a1554e82
# CE: 1
# RS1_ADDR: 06
# FUNCT3: 6
# PC: b61d2aaf
# RD_ADDR: 09
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9695000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         969 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 13
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 400848d2
# RD_ADDR: 07
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9695000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         969 Outputs *****
# RS1_ADDR: 13
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: fffe0000
# PC: 400848d2
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 07
# RD: fffe0000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9695000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 9695000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 9695000: uvm_test_top.env.scoreboard [SCB] Transaction         969 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9705000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 826 ===
# Operation Type: SLT
# Instruction Type: R_TYPE
# RS1: b7d24612
# RS2: be655b8b
# IMM: 8cfd5247
# CE: 1
# RS1_ADDR: 02
# FUNCT3: 7
# PC: b5ffd128
# RD_ADDR: 1a
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9705000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         970 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 06
# RS1: 7fff6738
# RS2: d36e29b9
# IMM: a1554e82
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# PC: b61d2aaf
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9705000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         970 Outputs *****
# RS1_ADDR: 06
# RS1: 7fff6738
# RS2: d36e29b9
# IMM: 00000e82
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 2154b5ba
# PC: b61d2aaf
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 2154b5ba
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9705000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 9705000: uvm_test_top.env.scoreboard [SCB] A: 7fff6738
# B: a1554e82
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 9705000: uvm_test_top.env.scoreboard [SCB] Transaction         970 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9715000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 827 ===
# Operation Type: SRL
# Instruction Type: R_TYPE
# RS1: acc1b029
# RS2: 00000006
# IMM: 0000001a
# CE: 1
# RS1_ADDR: 0b
# FUNCT3: 3
# PC: 37bfa3ad
# RD_ADDR: 1d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9715000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         971 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 02
# RS1: b7d24612
# RS2: be655b8b
# IMM: 8cfd5247
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# PC: b5ffd128
# RD_ADDR: 1a
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9715000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         971 Outputs *****
# RS1_ADDR: 02
# RS1: b7d24612
# RS2: be655b8b
# IMM: 00000247
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: b5ffd128
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1a
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9715000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 9715000: uvm_test_top.env.scoreboard [SCB] A: b7d24612
# B: be655b8b
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 9715000: uvm_test_top.env.scoreboard [SCB] Transaction         971 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9725000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 828 ===
# Operation Type: SLTU
# Instruction Type: I_TYPE
# RS1: b8147ac1
# RS2: 7fffffff
# IMM: 00000000
# CE: 1
# RS1_ADDR: 10
# FUNCT3: 4
# PC: 8dee2c95
# RD_ADDR: 0c
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9725000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         972 Inputs *****
# Operation Type: SRL
# RS1_ADDR: 0b
# RS1: acc1b029
# RS2: 00000006
# IMM: 0000001a
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 37bfa3ad
# RD_ADDR: 1d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9725000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         972 Outputs *****
# RS1_ADDR: 0b
# RS1: acc1b029
# RS2: 00000006
# IMM: 0000001a
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 02b306c0
# PC: 37bfa3ad
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1d
# RD: 02b306c0
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9725000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SRL
# UVM_INFO scoreboard.sv(297) @ 9725000: uvm_test_top.env.scoreboard [SCB] A: acc1b029
# B: 00000006
# OP: 0100
# UVM_INFO scoreboard.sv(288) @ 9725000: uvm_test_top.env.scoreboard [SCB] Transaction         972 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9735000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 829 ===
# Operation Type: GE
# Instruction Type: R_TYPE
# RS1: c71414a9
# RS2: a004fc29
# IMM: 86e09c10
# CE: 1
# RS1_ADDR: 0c
# FUNCT3: 5
# PC: c2bb7985
# RD_ADDR: 0a
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9735000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         973 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 10
# RS1: b8147ac1
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 8dee2c95
# RD_ADDR: 0c
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9735000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         973 Outputs *****
# RS1_ADDR: 10
# RS1: b8147ac1
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 8dee2c95
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0c
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9735000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 9735000: uvm_test_top.env.scoreboard [SCB] A: b8147ac1
# B: 00000000
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 9735000: uvm_test_top.env.scoreboard [SCB] Transaction         973 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9745000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 830 ===
# Operation Type: EQ
# Instruction Type: R_TYPE
# RS1: 821370ca
# RS2: 8a39195c
# IMM: 00000000
# CE: 1
# RS1_ADDR: 0e
# FUNCT3: 1
# PC: 5b186a63
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9745000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         974 Inputs *****
# Operation Type: GE
# RS1_ADDR: 0c
# RS1: c71414a9
# RS2: a004fc29
# IMM: 86e09c10
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# PC: c2bb7985
# RD_ADDR: 0a
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9745000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         974 Outputs *****
# RS1_ADDR: 0c
# RS1: c71414a9
# RS2: a004fc29
# IMM: 00000c10
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: c2bb7985
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0a
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9745000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 9745000: uvm_test_top.env.scoreboard [SCB] A: c71414a9
# B: a004fc29
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 9745000: uvm_test_top.env.scoreboard [SCB] Transaction         974 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9755000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 831 ===
# Operation Type: XOR
# Instruction Type: I_TYPE
# RS1: ffffffff
# RS2: d0bfca5b
# IMM: b0a437b3
# CE: 1
# RS1_ADDR: 0c
# FUNCT3: 1
# PC: d8951e75
# RD_ADDR: 17
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9755000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         975 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 0e
# RS1: 821370ca
# RS2: 8a39195c
# IMM: 00000000
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 5b186a63
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9755000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         975 Outputs *****
# RS1_ADDR: 0e
# RS1: 821370ca
# RS2: 8a39195c
# IMM: 00000000
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 5b186a63
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9755000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 9755000: uvm_test_top.env.scoreboard [SCB] A: 821370ca
# B: 8a39195c
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 9755000: uvm_test_top.env.scoreboard [SCB] Transaction         975 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9765000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 832 ===
# Operation Type: SLT
# Instruction Type: R_TYPE
# RS1: e100842f
# RS2: 7fffffff
# IMM: af8ec239
# CE: 1
# RS1_ADDR: 11
# FUNCT3: 3
# PC: d5bd223e
# RD_ADDR: 14
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9765000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         976 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 0c
# RS1: ffffffff
# RS2: d0bfca5b
# IMM: b0a437b3
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# PC: d8951e75
# RD_ADDR: 17
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9765000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         976 Outputs *****
# RS1_ADDR: 0c
# RS1: ffffffff
# RS2: d0bfca5b
# IMM: 000007b3
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 4f5bc84c
# PC: d8951e75
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 17
# RD: 4f5bc84c
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9765000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 9765000: uvm_test_top.env.scoreboard [SCB] A: ffffffff
# B: b0a437b3
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 9765000: uvm_test_top.env.scoreboard [SCB] Transaction         976 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9775000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 833 ===
# Operation Type: XOR
# Instruction Type: I_TYPE
# RS1: 0000f9ca
# RS2: 000079fc
# IMM: 000009c6
# CE: 1
# RS1_ADDR: 1f
# FUNCT3: 3
# PC: 57a05241
# RD_ADDR: 0a
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9775000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         977 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 11
# RS1: e100842f
# RS2: 7fffffff
# IMM: af8ec239
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: d5bd223e
# RD_ADDR: 14
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9775000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         977 Outputs *****
# RS1_ADDR: 11
# RS1: e100842f
# RS2: 7fffffff
# IMM: 00000239
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: d5bd223e
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 14
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9775000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 9775000: uvm_test_top.env.scoreboard [SCB] A: e100842f
# B: 7fffffff
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 9775000: uvm_test_top.env.scoreboard [SCB] Transaction         977 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9785000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 834 ===
# Operation Type: GE
# Instruction Type: R_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 08
# FUNCT3: 3
# PC: f6ffc82a
# RD_ADDR: 06
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9785000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         978 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 1f
# RS1: 0000f9ca
# RS2: 000079fc
# IMM: 000009c6
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 57a05241
# RD_ADDR: 0a
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9785000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         978 Outputs *****
# RS1_ADDR: 1f
# RS1: 0000f9ca
# RS2: 000079fc
# IMM: 000009c6
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 0000f00c
# PC: 57a05241
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0a
# RD: 0000f00c
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9785000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 9785000: uvm_test_top.env.scoreboard [SCB] A: 0000f9ca
# B: 000009c6
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 9785000: uvm_test_top.env.scoreboard [SCB] Transaction         978 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9795000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 835 ===
# Operation Type: GEU
# Instruction Type: R_TYPE
# RS1: d1a723c1
# RS2: 00007aec
# IMM: 83efa340
# CE: 1
# RS1_ADDR: 05
# FUNCT3: 5
# PC: 013b0a29
# RD_ADDR: 19
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9795000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         979 Inputs *****
# Operation Type: GE
# RS1_ADDR: 08
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: f6ffc82a
# RD_ADDR: 06
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9795000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         979 Outputs *****
# RS1_ADDR: 08
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: f6ffc82a
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 06
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9795000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 9795000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 9795000: uvm_test_top.env.scoreboard [SCB] Transaction         979 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9805000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 836 ===
# Operation Type: SLT
# Instruction Type: I_TYPE
# RS1: ce971081
# RS2: a8cc31ea
# IMM: 88efe0cb
# CE: 1
# RS1_ADDR: 01
# FUNCT3: 6
# PC: abc1e8b6
# RD_ADDR: 0f
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9805000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         980 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 05
# RS1: d1a723c1
# RS2: 00007aec
# IMM: 83efa340
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 013b0a29
# RD_ADDR: 19
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9805000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         980 Outputs *****
# RS1_ADDR: 05
# RS1: d1a723c1
# RS2: 00007aec
# IMM: 00000340
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 013b0a29
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 19
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9805000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 9805000: uvm_test_top.env.scoreboard [SCB] A: d1a723c1
# B: 00007aec
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 9805000: uvm_test_top.env.scoreboard [SCB] Transaction         980 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9815000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 837 ===
# Operation Type: XOR
# Instruction Type: I_TYPE
# RS1: bcabb724
# RS2: cf1e4202
# IMM: dd2e52a2
# CE: 1
# RS1_ADDR: 07
# FUNCT3: 4
# PC: 1695e323
# RD_ADDR: 1c
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9815000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         981 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 01
# RS1: ce971081
# RS2: a8cc31ea
# IMM: 88efe0cb
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# PC: abc1e8b6
# RD_ADDR: 0f
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9815000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         981 Outputs *****
# RS1_ADDR: 01
# RS1: ce971081
# RS2: a8cc31ea
# IMM: 000000cb
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: abc1e8b6
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0f
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9815000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 9815000: uvm_test_top.env.scoreboard [SCB] A: ce971081
# B: 88efe0cb
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 9815000: uvm_test_top.env.scoreboard [SCB] Transaction         981 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9825000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 838 ===
# Operation Type: AND
# Instruction Type: R_TYPE
# RS1: e7980c10
# RS2: 7fffffff
# IMM: 00000000
# CE: 1
# RS1_ADDR: 1b
# FUNCT3: 5
# PC: 8ab60711
# RD_ADDR: 19
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9825000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         982 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 07
# RS1: bcabb724
# RS2: cf1e4202
# IMM: dd2e52a2
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 1695e323
# RD_ADDR: 1c
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9825000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         982 Outputs *****
# RS1_ADDR: 07
# RS1: bcabb724
# RS2: cf1e4202
# IMM: 000002a2
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 6185e586
# PC: 1695e323
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1c
# RD: 6185e586
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9825000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 9825000: uvm_test_top.env.scoreboard [SCB] A: bcabb724
# B: dd2e52a2
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 9825000: uvm_test_top.env.scoreboard [SCB] Transaction         982 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9835000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 839 ===
# Operation Type: OR
# Instruction Type: R_TYPE
# RS1: b1a75e0f
# RS2: e15737a9
# IMM: fd8a71d8
# CE: 1
# RS1_ADDR: 09
# FUNCT3: 5
# PC: 40b487f5
# RD_ADDR: 1b
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9835000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         983 Inputs *****
# Operation Type: AND
# RS1_ADDR: 1b
# RS1: e7980c10
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 8ab60711
# RD_ADDR: 19
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9835000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         983 Outputs *****
# RS1_ADDR: 1b
# RS1: e7980c10
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 67980c10
# PC: 8ab60711
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 19
# RD: 67980c10
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9835000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 9835000: uvm_test_top.env.scoreboard [SCB] A: e7980c10
# B: 7fffffff
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 9835000: uvm_test_top.env.scoreboard [SCB] Transaction         983 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9845000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 840 ===
# Operation Type: NEQ
# Instruction Type: R_TYPE
# RS1: 00000000
# RS2: 952741f6
# IMM: c3d6be6c
# CE: 1
# RS1_ADDR: 10
# FUNCT3: 7
# PC: c48a8b12
# RD_ADDR: 10
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9845000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         984 Inputs *****
# Operation Type: OR
# RS1_ADDR: 09
# RS1: b1a75e0f
# RS2: e15737a9
# IMM: fd8a71d8
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 40b487f5
# RD_ADDR: 1b
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9845000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         984 Outputs *****
# RS1_ADDR: 09
# RS1: b1a75e0f
# RS2: e15737a9
# IMM: 000001d8
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# Y: f1f77faf
# PC: 40b487f5
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1b
# RD: f1f77faf
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9845000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 9845000: uvm_test_top.env.scoreboard [SCB] A: b1a75e0f
# B: e15737a9
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 9845000: uvm_test_top.env.scoreboard [SCB] Transaction         984 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9855000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 841 ===
# Operation Type: EQ
# Instruction Type: R_TYPE
# RS1: ffffffff
# RS2: efaec9ac
# IMM: a6f7f831
# CE: 1
# RS1_ADDR: 05
# FUNCT3: 2
# PC: b8fb9264
# RD_ADDR: 1a
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9855000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         985 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 10
# RS1: 00000000
# RS2: 952741f6
# IMM: c3d6be6c
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# PC: c48a8b12
# RD_ADDR: 10
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9855000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         985 Outputs *****
# RS1_ADDR: 10
# RS1: 00000000
# RS2: 952741f6
# IMM: 00000e6c
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: c48a8b12
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 10
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9855000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 9855000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: 952741f6
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 9855000: uvm_test_top.env.scoreboard [SCB] Transaction         985 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9865000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 842 ===
# Operation Type: SLTU
# Instruction Type: R_TYPE
# RS1: 7fffffff
# RS2: 847660a6
# IMM: 8462f24d
# CE: 1
# RS1_ADDR: 18
# FUNCT3: 1
# PC: 46cbb748
# RD_ADDR: 12
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9865000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         986 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 05
# RS1: ffffffff
# RS2: efaec9ac
# IMM: a6f7f831
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# PC: b8fb9264
# RD_ADDR: 1a
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9865000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         986 Outputs *****
# RS1_ADDR: 05
# RS1: ffffffff
# RS2: efaec9ac
# IMM: 00000831
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: b8fb9264
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1a
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9865000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 9865000: uvm_test_top.env.scoreboard [SCB] A: ffffffff
# B: efaec9ac
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 9865000: uvm_test_top.env.scoreboard [SCB] Transaction         986 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9875000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 843 ===
# Operation Type: EQ
# Instruction Type: I_TYPE
# RS1: 000077ef
# RS2: 0000d8fc
# IMM: 00000763
# CE: 1
# RS1_ADDR: 0a
# FUNCT3: 1
# PC: 24a8056a
# RD_ADDR: 1a
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9875000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         987 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 18
# RS1: 7fffffff
# RS2: 847660a6
# IMM: 8462f24d
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 46cbb748
# RD_ADDR: 12
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9875000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         987 Outputs *****
# RS1_ADDR: 18
# RS1: 7fffffff
# RS2: 847660a6
# IMM: 0000024d
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 46cbb748
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 12
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9875000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 9875000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: 847660a6
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 9875000: uvm_test_top.env.scoreboard [SCB] Transaction         987 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9885000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 844 ===
# Operation Type: ADD
# Instruction Type: I_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 1f
# FUNCT3: 1
# PC: 39bf757f
# RD_ADDR: 17
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9885000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         988 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 0a
# RS1: 000077ef
# RS2: 0000d8fc
# IMM: 00000763
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 24a8056a
# RD_ADDR: 1a
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9885000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         988 Outputs *****
# RS1_ADDR: 0a
# RS1: 000077ef
# RS2: 0000d8fc
# IMM: 00000763
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 24a8056a
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1a
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9885000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 9885000: uvm_test_top.env.scoreboard [SCB] A: 000077ef
# B: 00000763
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 9885000: uvm_test_top.env.scoreboard [SCB] Transaction         988 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9895000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 845 ===
# Operation Type: ADD
# Instruction Type: I_TYPE
# RS1: 7fff3b21
# RS2: bfa20ccb
# IMM: 81ca23ee
# CE: 1
# RS1_ADDR: 0a
# FUNCT3: 3
# PC: 6420f4a4
# RD_ADDR: 03
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9895000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         989 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 1f
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 39bf757f
# RD_ADDR: 17
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9895000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         989 Outputs *****
# RS1_ADDR: 1f
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# Y: fffe0000
# PC: 39bf757f
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 17
# RD: fffe0000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9895000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 9895000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 9895000: uvm_test_top.env.scoreboard [SCB] Transaction         989 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9905000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 846 ===
# Operation Type: GE
# Instruction Type: I_TYPE
# RS1: 93e6ba59
# RS2: de2f9fa4
# IMM: b24d07a1
# CE: 1
# RS1_ADDR: 0e
# FUNCT3: 1
# PC: 989fa5a2
# RD_ADDR: 14
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9905000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         990 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 0a
# RS1: 7fff3b21
# RS2: bfa20ccb
# IMM: 81ca23ee
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 6420f4a4
# RD_ADDR: 03
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9905000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         990 Outputs *****
# RS1_ADDR: 0a
# RS1: 7fff3b21
# RS2: bfa20ccb
# IMM: 000003ee
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 01c95f0f
# PC: 6420f4a4
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 03
# RD: 01c95f0f
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9905000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 9905000: uvm_test_top.env.scoreboard [SCB] A: 7fff3b21
# B: 81ca23ee
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 9905000: uvm_test_top.env.scoreboard [SCB] Transaction         990 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9915000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 847 ===
# Operation Type: XOR
# Instruction Type: I_TYPE
# RS1: de84944c
# RS2: e802e43e
# IMM: 9ab963ff
# CE: 1
# RS1_ADDR: 15
# FUNCT3: 5
# PC: a1e62351
# RD_ADDR: 1e
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9915000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         991 Inputs *****
# Operation Type: GE
# RS1_ADDR: 0e
# RS1: 93e6ba59
# RS2: de2f9fa4
# IMM: b24d07a1
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 989fa5a2
# RD_ADDR: 14
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9915000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         991 Outputs *****
# RS1_ADDR: 0e
# RS1: 93e6ba59
# RS2: de2f9fa4
# IMM: 000007a1
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 989fa5a2
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 14
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9915000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 9915000: uvm_test_top.env.scoreboard [SCB] A: 93e6ba59
# B: b24d07a1
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 9915000: uvm_test_top.env.scoreboard [SCB] Transaction         991 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9925000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 848 ===
# Operation Type: SRA
# Instruction Type: R_TYPE
# RS1: 7fffffff
# RS2: 0000000b
# IMM: 00000000
# CE: 1
# RS1_ADDR: 1f
# FUNCT3: 4
# PC: 153a68e0
# RD_ADDR: 18
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9925000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         992 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 15
# RS1: de84944c
# RS2: e802e43e
# IMM: 9ab963ff
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: a1e62351
# RD_ADDR: 1e
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9925000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         992 Outputs *****
# RS1_ADDR: 15
# RS1: de84944c
# RS2: e802e43e
# IMM: 000003ff
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 443df7b3
# PC: a1e62351
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1e
# RD: 443df7b3
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9925000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 9925000: uvm_test_top.env.scoreboard [SCB] A: de84944c
# B: 9ab963ff
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 9925000: uvm_test_top.env.scoreboard [SCB] Transaction         992 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9935000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 849 ===
# Operation Type: GE
# Instruction Type: I_TYPE
# RS1: f0f0bd15
# RS2: 9e6c4fde
# IMM: fbceae2f
# CE: 1
# RS1_ADDR: 05
# FUNCT3: 3
# PC: 11e441b0
# RD_ADDR: 1b
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9935000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         993 Inputs *****
# Operation Type: SRA
# RS1_ADDR: 1f
# RS1: 7fffffff
# RS2: 0000000b
# IMM: 00000000
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 153a68e0
# RD_ADDR: 18
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9935000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         993 Outputs *****
# RS1_ADDR: 1f
# RS1: 7fffffff
# RS2: 0000000b
# IMM: 00000000
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 000fffff
# PC: 153a68e0
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 18
# RD: 000fffff
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9935000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SRA
# UVM_INFO scoreboard.sv(297) @ 9935000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: 0000000b
# OP: 0200
# UVM_INFO scoreboard.sv(288) @ 9935000: uvm_test_top.env.scoreboard [SCB] Transaction         993 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9945000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 850 ===
# Operation Type: SLT
# Instruction Type: I_TYPE
# RS1: eee758dd
# RS2: 00000000
# IMM: 95bf9c9b
# CE: 1
# RS1_ADDR: 13
# FUNCT3: 0
# PC: 09437421
# RD_ADDR: 05
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9945000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         994 Inputs *****
# Operation Type: GE
# RS1_ADDR: 05
# RS1: f0f0bd15
# RS2: 9e6c4fde
# IMM: fbceae2f
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 11e441b0
# RD_ADDR: 1b
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9945000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         994 Outputs *****
# RS1_ADDR: 05
# RS1: f0f0bd15
# RS2: 9e6c4fde
# IMM: 00000e2f
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 11e441b0
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1b
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9945000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 9945000: uvm_test_top.env.scoreboard [SCB] A: f0f0bd15
# B: fbceae2f
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 9945000: uvm_test_top.env.scoreboard [SCB] Transaction         994 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9955000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 851 ===
# Operation Type: XOR
# Instruction Type: R_TYPE
# RS1: cd558843
# RS2: ffffffff
# IMM: 820e64d0
# CE: 1
# RS1_ADDR: 1b
# FUNCT3: 6
# PC: d4724cbe
# RD_ADDR: 04
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9955000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         995 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 13
# RS1: eee758dd
# RS2: 00000000
# IMM: 95bf9c9b
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 09437421
# RD_ADDR: 05
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9955000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         995 Outputs *****
# RS1_ADDR: 13
# RS1: eee758dd
# RS2: 00000000
# IMM: 00000c9b
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 09437421
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 05
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9955000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 9955000: uvm_test_top.env.scoreboard [SCB] A: eee758dd
# B: 95bf9c9b
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 9955000: uvm_test_top.env.scoreboard [SCB] Transaction         995 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9965000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 852 ===
# Operation Type: NEQ
# Instruction Type: R_TYPE
# RS1: 7fffffff
# RS2: 96d1ca3e
# IMM: b3fe0af6
# CE: 1
# RS1_ADDR: 05
# FUNCT3: 3
# PC: 239e7969
# RD_ADDR: 0d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9965000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         996 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 1b
# RS1: cd558843
# RS2: ffffffff
# IMM: 820e64d0
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# PC: d4724cbe
# RD_ADDR: 04
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9965000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         996 Outputs *****
# RS1_ADDR: 1b
# RS1: cd558843
# RS2: ffffffff
# IMM: 000004d0
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 32aa77bc
# PC: d4724cbe
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 04
# RD: 32aa77bc
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9965000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 9965000: uvm_test_top.env.scoreboard [SCB] A: cd558843
# B: ffffffff
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 9965000: uvm_test_top.env.scoreboard [SCB] Transaction         996 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9975000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 853 ===
# Operation Type: XOR
# Instruction Type: I_TYPE
# RS1: 00005cce
# RS2: 0000ee34
# IMM: 00000697
# CE: 1
# RS1_ADDR: 0a
# FUNCT3: 5
# PC: dad0f8fd
# RD_ADDR: 0a
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9975000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         997 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 05
# RS1: 7fffffff
# RS2: 96d1ca3e
# IMM: b3fe0af6
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 239e7969
# RD_ADDR: 0d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9975000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         997 Outputs *****
# RS1_ADDR: 05
# RS1: 7fffffff
# RS2: 96d1ca3e
# IMM: 00000af6
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 239e7969
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0d
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9975000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 9975000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: 96d1ca3e
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 9975000: uvm_test_top.env.scoreboard [SCB] Transaction         997 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9985000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 854 ===
# Operation Type: SLT
# Instruction Type: I_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 1f
# FUNCT3: 3
# PC: 152dcd77
# RD_ADDR: 0f
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9985000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         998 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 0a
# RS1: 00005cce
# RS2: 0000ee34
# IMM: 00000697
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: dad0f8fd
# RD_ADDR: 0a
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9985000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         998 Outputs *****
# RS1_ADDR: 0a
# RS1: 00005cce
# RS2: 0000ee34
# IMM: 00000697
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00005a59
# PC: dad0f8fd
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0a
# RD: 00005a59
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9985000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 9985000: uvm_test_top.env.scoreboard [SCB] A: 00005cce
# B: 00000697
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 9985000: uvm_test_top.env.scoreboard [SCB] Transaction         998 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 9995000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 855 ===
# Operation Type: EQ
# Instruction Type: I_TYPE
# RS1: 0000986f
# RS2: a6a41368
# IMM: eff32343
# CE: 1
# RS1_ADDR: 10
# FUNCT3: 1
# PC: 28644ddd
# RD_ADDR: 1d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 9995000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         999 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 1f
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 152dcd77
# RD_ADDR: 0f
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 9995000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction         999 Outputs *****
# RS1_ADDR: 1f
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 152dcd77
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0f
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 9995000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 9995000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 9995000: uvm_test_top.env.scoreboard [SCB] Transaction         999 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10005000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 856 ===
# Operation Type: OR
# Instruction Type: I_TYPE
# RS1: bedd147a
# RS2: b2c20e82
# IMM: a40eb1ce
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 2
# PC: 76c592d0
# RD_ADDR: 03
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10005000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1000 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 10
# RS1: 0000986f
# RS2: a6a41368
# IMM: eff32343
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 28644ddd
# RD_ADDR: 1d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10005000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1000 Outputs *****
# RS1_ADDR: 10
# RS1: 0000986f
# RS2: a6a41368
# IMM: 00000343
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 28644ddd
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1d
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10005000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 10005000: uvm_test_top.env.scoreboard [SCB] A: 0000986f
# B: eff32343
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 10005000: uvm_test_top.env.scoreboard [SCB] Transaction        1000 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10015000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 857 ===
# Operation Type: SUB
# Instruction Type: R_TYPE
# RS1: f5e7bdaa
# RS2: cd3912d0
# IMM: e27f2e89
# CE: 1
# RS1_ADDR: 0b
# FUNCT3: 1
# PC: 954ea066
# RD_ADDR: 15
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10015000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1001 Inputs *****
# Operation Type: OR
# RS1_ADDR: 00
# RS1: bedd147a
# RS2: b2c20e82
# IMM: a40eb1ce
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 76c592d0
# RD_ADDR: 03
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10015000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1001 Outputs *****
# RS1_ADDR: 00
# RS1: bedd147a
# RS2: b2c20e82
# IMM: 000001ce
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# Y: bedfb5fe
# PC: 76c592d0
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 03
# RD: bedfb5fe
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10015000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 10015000: uvm_test_top.env.scoreboard [SCB] A: bedd147a
# B: a40eb1ce
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 10015000: uvm_test_top.env.scoreboard [SCB] Transaction        1001 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10025000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 858 ===
# Operation Type: EQ
# Instruction Type: R_TYPE
# RS1: 00000000
# RS2: 7fffffff
# IMM: c466a6c9
# CE: 1
# RS1_ADDR: 1a
# FUNCT3: 7
# PC: b9a6baef
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10025000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1002 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 0b
# RS1: f5e7bdaa
# RS2: cd3912d0
# IMM: e27f2e89
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 954ea066
# RD_ADDR: 15
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10025000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1002 Outputs *****
# RS1_ADDR: 0b
# RS1: f5e7bdaa
# RS2: cd3912d0
# IMM: 00000e89
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 28aeaada
# PC: 954ea066
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 15
# RD: 28aeaada
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10025000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 10025000: uvm_test_top.env.scoreboard [SCB] A: f5e7bdaa
# B: cd3912d0
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 10025000: uvm_test_top.env.scoreboard [SCB] Transaction        1002 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10035000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 859 ===
# Operation Type: ADD
# Instruction Type: I_TYPE
# RS1: b1a4961e
# RS2: ded4a6ca
# IMM: a13bff9b
# CE: 1
# RS1_ADDR: 1e
# FUNCT3: 4
# PC: 056303d8
# RD_ADDR: 14
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10035000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1003 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 1a
# RS1: 00000000
# RS2: 7fffffff
# IMM: c466a6c9
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# PC: b9a6baef
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10035000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1003 Outputs *****
# RS1_ADDR: 1a
# RS1: 00000000
# RS2: 7fffffff
# IMM: 000006c9
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: b9a6baef
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10035000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 10035000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: 7fffffff
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 10035000: uvm_test_top.env.scoreboard [SCB] Transaction        1003 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10045000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 860 ===
# Operation Type: ADD
# Instruction Type: R_TYPE
# RS1: b9fd64c9
# RS2: 00000000
# IMM: c4e8c6d8
# CE: 1
# RS1_ADDR: 08
# FUNCT3: 6
# PC: a7f48fc2
# RD_ADDR: 09
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10045000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1004 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 1e
# RS1: b1a4961e
# RS2: ded4a6ca
# IMM: a13bff9b
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 056303d8
# RD_ADDR: 14
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10045000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1004 Outputs *****
# RS1_ADDR: 1e
# RS1: b1a4961e
# RS2: ded4a6ca
# IMM: 00000f9b
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 52e095b9
# PC: 056303d8
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 14
# RD: 52e095b9
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10045000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 10045000: uvm_test_top.env.scoreboard [SCB] A: b1a4961e
# B: a13bff9b
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 10045000: uvm_test_top.env.scoreboard [SCB] Transaction        1004 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10055000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 861 ===
# Operation Type: AND
# Instruction Type: I_TYPE
# RS1: ffffffff
# RS2: abb672f3
# IMM: 8e3c5cb4
# CE: 1
# RS1_ADDR: 0b
# FUNCT3: 7
# PC: b1ab84a8
# RD_ADDR: 04
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10055000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1005 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 08
# RS1: b9fd64c9
# RS2: 00000000
# IMM: c4e8c6d8
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# PC: a7f48fc2
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10055000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1005 Outputs *****
# RS1_ADDR: 08
# RS1: b9fd64c9
# RS2: 00000000
# IMM: 000006d8
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# Y: b9fd64c9
# PC: a7f48fc2
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: b9fd64c9
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10055000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 10055000: uvm_test_top.env.scoreboard [SCB] A: b9fd64c9
# B: 00000000
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 10055000: uvm_test_top.env.scoreboard [SCB] Transaction        1005 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10065000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 862 ===
# Operation Type: SLTU
# Instruction Type: I_TYPE
# RS1: e4316345
# RS2: 7fffffff
# IMM: 9b8e20e2
# CE: 1
# RS1_ADDR: 07
# FUNCT3: 5
# PC: 58e7ea35
# RD_ADDR: 10
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10065000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1006 Inputs *****
# Operation Type: AND
# RS1_ADDR: 0b
# RS1: ffffffff
# RS2: abb672f3
# IMM: 8e3c5cb4
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# PC: b1ab84a8
# RD_ADDR: 04
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10065000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1006 Outputs *****
# RS1_ADDR: 0b
# RS1: ffffffff
# RS2: abb672f3
# IMM: 00000cb4
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 8e3c5cb4
# PC: b1ab84a8
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 04
# RD: 8e3c5cb4
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10065000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 10065000: uvm_test_top.env.scoreboard [SCB] A: ffffffff
# B: 8e3c5cb4
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 10065000: uvm_test_top.env.scoreboard [SCB] Transaction        1006 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10075000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 863 ===
# Operation Type: SLT
# Instruction Type: I_TYPE
# RS1: 0000c9be
# RS2: 00003053
# IMM: 00000bee
# CE: 1
# RS1_ADDR: 06
# FUNCT3: 0
# PC: d16ffd96
# RD_ADDR: 1b
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10075000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1007 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 07
# RS1: e4316345
# RS2: 7fffffff
# IMM: 9b8e20e2
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 58e7ea35
# RD_ADDR: 10
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10075000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1007 Outputs *****
# RS1_ADDR: 07
# RS1: e4316345
# RS2: 7fffffff
# IMM: 000000e2
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 58e7ea35
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 10
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10075000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 10075000: uvm_test_top.env.scoreboard [SCB] A: e4316345
# B: 9b8e20e2
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 10075000: uvm_test_top.env.scoreboard [SCB] Transaction        1007 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10085000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 864 ===
# Operation Type: SUB
# Instruction Type: R_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 03
# FUNCT3: 0
# PC: a5daf4fb
# RD_ADDR: 14
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10085000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1008 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 06
# RS1: 0000c9be
# RS2: 00003053
# IMM: 00000bee
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: d16ffd96
# RD_ADDR: 1b
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10085000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1008 Outputs *****
# RS1_ADDR: 06
# RS1: 0000c9be
# RS2: 00003053
# IMM: 00000bee
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: d16ffd96
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1b
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10085000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 10085000: uvm_test_top.env.scoreboard [SCB] A: 0000c9be
# B: 00000bee
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 10085000: uvm_test_top.env.scoreboard [SCB] Transaction        1008 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10095000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 865 ===
# Operation Type: NEQ
# Instruction Type: R_TYPE
# RS1: c0840ac7
# RS2: 7fff192f
# IMM: fa8822d1
# CE: 1
# RS1_ADDR: 0f
# FUNCT3: 5
# PC: bd47db95
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10095000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1009 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 03
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: a5daf4fb
# RD_ADDR: 14
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10095000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1009 Outputs *****
# RS1_ADDR: 03
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: a5daf4fb
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 14
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10095000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 10095000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 10095000: uvm_test_top.env.scoreboard [SCB] Transaction        1009 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10105000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 866 ===
# Operation Type: SUB
# Instruction Type: I_TYPE
# RS1: 8c3e299e
# RS2: f5281529
# IMM: c9523f84
# CE: 1
# RS1_ADDR: 1b
# FUNCT3: 2
# PC: 284bf178
# RD_ADDR: 07
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10105000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1010 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 0f
# RS1: c0840ac7
# RS2: 7fff192f
# IMM: fa8822d1
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# PC: bd47db95
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10105000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1010 Outputs *****
# RS1_ADDR: 0f
# RS1: c0840ac7
# RS2: 7fff192f
# IMM: 000002d1
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: bd47db95
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10105000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 10105000: uvm_test_top.env.scoreboard [SCB] A: c0840ac7
# B: 7fff192f
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 10105000: uvm_test_top.env.scoreboard [SCB] Transaction        1010 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10115000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 867 ===
# Operation Type: SUB
# Instruction Type: R_TYPE
# RS1: c445210c
# RS2: 9b756efe
# IMM: 894f41d7
# CE: 1
# RS1_ADDR: 11
# FUNCT3: 4
# PC: 7a11ca57
# RD_ADDR: 0d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10115000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1011 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 1b
# RS1: 8c3e299e
# RS2: f5281529
# IMM: c9523f84
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 284bf178
# RD_ADDR: 07
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10115000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1011 Outputs *****
# RS1_ADDR: 1b
# RS1: 8c3e299e
# RS2: f5281529
# IMM: 00000f84
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# Y: c2ebea1a
# PC: 284bf178
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 07
# RD: c2ebea1a
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10115000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 10115000: uvm_test_top.env.scoreboard [SCB] A: 8c3e299e
# B: c9523f84
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 10115000: uvm_test_top.env.scoreboard [SCB] Transaction        1011 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10125000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 868 ===
# Operation Type: SUB
# Instruction Type: R_TYPE
# RS1: 81b00ef0
# RS2: 7fffffff
# IMM: 00000000
# CE: 1
# RS1_ADDR: 15
# FUNCT3: 6
# PC: aad895a5
# RD_ADDR: 05
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10125000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1012 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 11
# RS1: c445210c
# RS2: 9b756efe
# IMM: 894f41d7
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 7a11ca57
# RD_ADDR: 0d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10125000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1012 Outputs *****
# RS1_ADDR: 11
# RS1: c445210c
# RS2: 9b756efe
# IMM: 000001d7
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 28cfb20e
# PC: 7a11ca57
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0d
# RD: 28cfb20e
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10125000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 10125000: uvm_test_top.env.scoreboard [SCB] A: c445210c
# B: 9b756efe
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 10125000: uvm_test_top.env.scoreboard [SCB] Transaction        1012 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10135000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 869 ===
# Operation Type: EQ
# Instruction Type: I_TYPE
# RS1: ab4d3402
# RS2: eb4203d3
# IMM: 9a191e96
# CE: 1
# RS1_ADDR: 1e
# FUNCT3: 1
# PC: c046e875
# RD_ADDR: 1d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10135000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1013 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 15
# RS1: 81b00ef0
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# PC: aad895a5
# RD_ADDR: 05
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10135000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1013 Outputs *****
# RS1_ADDR: 15
# RS1: 81b00ef0
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 01b00ef1
# PC: aad895a5
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 05
# RD: 01b00ef1
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10135000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 10135000: uvm_test_top.env.scoreboard [SCB] A: 81b00ef0
# B: 7fffffff
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 10135000: uvm_test_top.env.scoreboard [SCB] Transaction        1013 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10145000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 870 ===
# Operation Type: OR
# Instruction Type: R_TYPE
# RS1: e08aceb9
# RS2: c714a1ab
# IMM: 00000000
# CE: 1
# RS1_ADDR: 07
# FUNCT3: 4
# PC: ed3537a6
# RD_ADDR: 15
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10145000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1014 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 1e
# RS1: ab4d3402
# RS2: eb4203d3
# IMM: 9a191e96
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# PC: c046e875
# RD_ADDR: 1d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10145000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1014 Outputs *****
# RS1_ADDR: 1e
# RS1: ab4d3402
# RS2: eb4203d3
# IMM: 00000e96
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: c046e875
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1d
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10145000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 10145000: uvm_test_top.env.scoreboard [SCB] A: ab4d3402
# B: 9a191e96
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 10145000: uvm_test_top.env.scoreboard [SCB] Transaction        1014 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10155000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 871 ===
# Operation Type: EQ
# Instruction Type: I_TYPE
# RS1: 88cc3762
# RS2: d8a1db54
# IMM: ffffffff
# CE: 1
# RS1_ADDR: 07
# FUNCT3: 6
# PC: 4484e5d0
# RD_ADDR: 09
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10155000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1015 Inputs *****
# Operation Type: OR
# RS1_ADDR: 07
# RS1: e08aceb9
# RS2: c714a1ab
# IMM: 00000000
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# PC: ed3537a6
# RD_ADDR: 15
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10155000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1015 Outputs *****
# RS1_ADDR: 07
# RS1: e08aceb9
# RS2: c714a1ab
# IMM: 00000000
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# Y: e79eefbb
# PC: ed3537a6
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 15
# RD: e79eefbb
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10155000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 10155000: uvm_test_top.env.scoreboard [SCB] A: e08aceb9
# B: c714a1ab
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 10155000: uvm_test_top.env.scoreboard [SCB] Transaction        1015 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10165000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 872 ===
# Operation Type: SLT
# Instruction Type: I_TYPE
# RS1: 7fffffff
# RS2: a07ccd56
# IMM: b5fa49b2
# CE: 1
# RS1_ADDR: 0f
# FUNCT3: 7
# PC: 26e88513
# RD_ADDR: 06
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10165000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1016 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 07
# RS1: 88cc3762
# RS2: d8a1db54
# IMM: ffffffff
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 4484e5d0
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10165000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1016 Outputs *****
# RS1_ADDR: 07
# RS1: 88cc3762
# RS2: d8a1db54
# IMM: 00000fff
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 4484e5d0
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10165000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 10165000: uvm_test_top.env.scoreboard [SCB] A: 88cc3762
# B: ffffffff
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 10165000: uvm_test_top.env.scoreboard [SCB] Transaction        1016 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10175000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 873 ===
# Operation Type: AND
# Instruction Type: R_TYPE
# RS1: 0000d1cf
# RS2: 0000db3c
# IMM: 00000dfc
# CE: 1
# RS1_ADDR: 0f
# FUNCT3: 1
# PC: bb7a33ca
# RD_ADDR: 1a
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10175000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1017 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 0f
# RS1: 7fffffff
# RS2: a07ccd56
# IMM: b5fa49b2
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 26e88513
# RD_ADDR: 06
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10175000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1017 Outputs *****
# RS1_ADDR: 0f
# RS1: 7fffffff
# RS2: a07ccd56
# IMM: 000009b2
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 26e88513
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 06
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10175000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 10175000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: b5fa49b2
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 10175000: uvm_test_top.env.scoreboard [SCB] Transaction        1017 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10185000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 874 ===
# Operation Type: ADD
# Instruction Type: R_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 1d
# FUNCT3: 3
# PC: d1d8fc25
# RD_ADDR: 11
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10185000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1018 Inputs *****
# Operation Type: AND
# RS1_ADDR: 0f
# RS1: 0000d1cf
# RS2: 0000db3c
# IMM: 00000dfc
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# PC: bb7a33ca
# RD_ADDR: 1a
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10185000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1018 Outputs *****
# RS1_ADDR: 0f
# RS1: 0000d1cf
# RS2: 0000db3c
# IMM: 00000dfc
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 0000d10c
# PC: bb7a33ca
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1a
# RD: 0000d10c
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10185000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 10185000: uvm_test_top.env.scoreboard [SCB] A: 0000d1cf
# B: 0000db3c
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 10185000: uvm_test_top.env.scoreboard [SCB] Transaction        1018 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10195000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 875 ===
# Operation Type: EQ
# Instruction Type: I_TYPE
# RS1: 7fff5931
# RS2: d495af49
# IMM: b9117549
# CE: 1
# RS1_ADDR: 0b
# FUNCT3: 0
# PC: 426e3b82
# RD_ADDR: 11
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10195000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1019 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 1d
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: d1d8fc25
# RD_ADDR: 11
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10195000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1019 Outputs *****
# RS1_ADDR: 1d
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: fffe0000
# PC: d1d8fc25
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 11
# RD: fffe0000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10195000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 10195000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 10195000: uvm_test_top.env.scoreboard [SCB] Transaction        1019 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10205000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 876 ===
# Operation Type: NEQ
# Instruction Type: I_TYPE
# RS1: c29ceea9
# RS2: b70e28a3
# IMM: fd71b178
# CE: 1
# RS1_ADDR: 09
# FUNCT3: 7
# PC: fb9774ae
# RD_ADDR: 16
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10205000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1020 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 0b
# RS1: 7fff5931
# RS2: d495af49
# IMM: b9117549
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 426e3b82
# RD_ADDR: 11
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10205000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1020 Outputs *****
# RS1_ADDR: 0b
# RS1: 7fff5931
# RS2: d495af49
# IMM: 00000549
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 426e3b82
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 11
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10205000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 10205000: uvm_test_top.env.scoreboard [SCB] A: 7fff5931
# B: b9117549
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 10205000: uvm_test_top.env.scoreboard [SCB] Transaction        1020 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10215000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 877 ===
# Operation Type: SUB
# Instruction Type: R_TYPE
# RS1: d4f15330
# RS2: 9632a0e9
# IMM: fa003b7b
# CE: 1
# RS1_ADDR: 18
# FUNCT3: 3
# PC: 67579a01
# RD_ADDR: 03
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10215000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1021 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 09
# RS1: c29ceea9
# RS2: b70e28a3
# IMM: fd71b178
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# PC: fb9774ae
# RD_ADDR: 16
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10215000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1021 Outputs *****
# RS1_ADDR: 09
# RS1: c29ceea9
# RS2: b70e28a3
# IMM: 00000178
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: fb9774ae
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 16
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10215000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 10215000: uvm_test_top.env.scoreboard [SCB] A: c29ceea9
# B: fd71b178
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 10215000: uvm_test_top.env.scoreboard [SCB] Transaction        1021 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10225000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 878 ===
# Operation Type: GE
# Instruction Type: I_TYPE
# RS1: 00000000
# RS2: 7fffffff
# IMM: d7531df1
# CE: 1
# RS1_ADDR: 16
# FUNCT3: 1
# PC: 039ac5b0
# RD_ADDR: 13
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10225000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1022 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 18
# RS1: d4f15330
# RS2: 9632a0e9
# IMM: fa003b7b
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 67579a01
# RD_ADDR: 03
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10225000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1022 Outputs *****
# RS1_ADDR: 18
# RS1: d4f15330
# RS2: 9632a0e9
# IMM: 00000b7b
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 3ebeb247
# PC: 67579a01
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 03
# RD: 3ebeb247
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10225000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 10225000: uvm_test_top.env.scoreboard [SCB] A: d4f15330
# B: 9632a0e9
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 10225000: uvm_test_top.env.scoreboard [SCB] Transaction        1022 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10235000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 879 ===
# Operation Type: ADD
# Instruction Type: I_TYPE
# RS1: d29269a9
# RS2: bda22a57
# IMM: c410c77d
# CE: 1
# RS1_ADDR: 0a
# FUNCT3: 1
# PC: 96ffedee
# RD_ADDR: 0d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10235000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1023 Inputs *****
# Operation Type: GE
# RS1_ADDR: 16
# RS1: 00000000
# RS2: 7fffffff
# IMM: d7531df1
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 039ac5b0
# RD_ADDR: 13
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10235000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1023 Outputs *****
# RS1_ADDR: 16
# RS1: 00000000
# RS2: 7fffffff
# IMM: 00000df1
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 039ac5b0
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 13
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10235000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 10235000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: d7531df1
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 10235000: uvm_test_top.env.scoreboard [SCB] Transaction        1023 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10245000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 880 ===
# Operation Type: SLTU
# Instruction Type: R_TYPE
# RS1: 00000000
# RS2: e0b8d1b5
# IMM: 9a7ccea2
# CE: 1
# RS1_ADDR: 1f
# FUNCT3: 0
# PC: f6667340
# RD_ADDR: 19
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10245000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1024 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 0a
# RS1: d29269a9
# RS2: bda22a57
# IMM: c410c77d
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 96ffedee
# RD_ADDR: 0d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10245000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1024 Outputs *****
# RS1_ADDR: 0a
# RS1: d29269a9
# RS2: bda22a57
# IMM: 0000077d
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 96a33126
# PC: 96ffedee
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0d
# RD: 96a33126
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10245000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 10245000: uvm_test_top.env.scoreboard [SCB] A: d29269a9
# B: c410c77d
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 10245000: uvm_test_top.env.scoreboard [SCB] Transaction        1024 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10255000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 881 ===
# Operation Type: SUB
# Instruction Type: I_TYPE
# RS1: 9af3dcb3
# RS2: ffffffff
# IMM: df24ab4f
# CE: 1
# RS1_ADDR: 05
# FUNCT3: 7
# PC: 459a29cc
# RD_ADDR: 15
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10255000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1025 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 1f
# RS1: 00000000
# RS2: e0b8d1b5
# IMM: 9a7ccea2
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: f6667340
# RD_ADDR: 19
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10255000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1025 Outputs *****
# RS1_ADDR: 1f
# RS1: 00000000
# RS2: e0b8d1b5
# IMM: 00000ea2
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: f6667340
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 19
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10255000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 10255000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: e0b8d1b5
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 10255000: uvm_test_top.env.scoreboard [SCB] Transaction        1025 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10265000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 882 ===
# Operation Type: EQ
# Instruction Type: I_TYPE
# RS1: 7fffffff
# RS2: c3c0e4f7
# IMM: bc46d208
# CE: 1
# RS1_ADDR: 16
# FUNCT3: 4
# PC: d4816393
# RD_ADDR: 17
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10265000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1026 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 05
# RS1: 9af3dcb3
# RS2: ffffffff
# IMM: df24ab4f
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 459a29cc
# RD_ADDR: 15
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10265000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1026 Outputs *****
# RS1_ADDR: 05
# RS1: 9af3dcb3
# RS2: ffffffff
# IMM: 00000b4f
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# Y: bbcf3164
# PC: 459a29cc
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 15
# RD: bbcf3164
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10265000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 10265000: uvm_test_top.env.scoreboard [SCB] A: 9af3dcb3
# B: df24ab4f
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 10265000: uvm_test_top.env.scoreboard [SCB] Transaction        1026 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10275000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 883 ===
# Operation Type: XOR
# Instruction Type: R_TYPE
# RS1: 00006711
# RS2: 00003448
# IMM: 00000328
# CE: 1
# RS1_ADDR: 1e
# FUNCT3: 1
# PC: 6dc276b9
# RD_ADDR: 15
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10275000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1027 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 16
# RS1: 7fffffff
# RS2: c3c0e4f7
# IMM: bc46d208
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# PC: d4816393
# RD_ADDR: 17
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10275000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1027 Outputs *****
# RS1_ADDR: 16
# RS1: 7fffffff
# RS2: c3c0e4f7
# IMM: 00000208
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: d4816393
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 17
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10275000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 10275000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: bc46d208
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 10275000: uvm_test_top.env.scoreboard [SCB] Transaction        1027 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10285000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 884 ===
# Operation Type: GE
# Instruction Type: I_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 04
# FUNCT3: 6
# PC: 3b713223
# RD_ADDR: 17
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10285000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1028 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 1e
# RS1: 00006711
# RS2: 00003448
# IMM: 00000328
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 6dc276b9
# RD_ADDR: 15
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10285000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1028 Outputs *****
# RS1_ADDR: 1e
# RS1: 00006711
# RS2: 00003448
# IMM: 00000328
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00005359
# PC: 6dc276b9
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 15
# RD: 00005359
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10285000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 10285000: uvm_test_top.env.scoreboard [SCB] A: 00006711
# B: 00003448
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 10285000: uvm_test_top.env.scoreboard [SCB] Transaction        1028 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10295000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 885 ===
# Operation Type: SLTU
# Instruction Type: I_TYPE
# RS1: 8d1eb4c9
# RS2: 7fffa974
# IMM: 97a7e271
# CE: 1
# RS1_ADDR: 14
# FUNCT3: 5
# PC: 8423d4e6
# RD_ADDR: 18
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10295000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1029 Inputs *****
# Operation Type: GE
# RS1_ADDR: 04
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 3b713223
# RD_ADDR: 17
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10295000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1029 Outputs *****
# RS1_ADDR: 04
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 3b713223
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 17
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10295000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 10295000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 10295000: uvm_test_top.env.scoreboard [SCB] Transaction        1029 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10305000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 886 ===
# Operation Type: EQ
# Instruction Type: I_TYPE
# RS1: af477cb3
# RS2: eca2be4a
# IMM: 865086ba
# CE: 1
# RS1_ADDR: 02
# FUNCT3: 5
# PC: 1134843c
# RD_ADDR: 07
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10305000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1030 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 14
# RS1: 8d1eb4c9
# RS2: 7fffa974
# IMM: 97a7e271
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 8423d4e6
# RD_ADDR: 18
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10305000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1030 Outputs *****
# RS1_ADDR: 14
# RS1: 8d1eb4c9
# RS2: 7fffa974
# IMM: 00000271
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 8423d4e6
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 18
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10305000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 10305000: uvm_test_top.env.scoreboard [SCB] A: 8d1eb4c9
# B: 97a7e271
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 10305000: uvm_test_top.env.scoreboard [SCB] Transaction        1030 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10315000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 887 ===
# Operation Type: EQ
# Instruction Type: R_TYPE
# RS1: cacc4782
# RS2: cacc4782
# IMM: 8949c6ae
# CE: 1
# RS1_ADDR: 0d
# FUNCT3: 2
# PC: 6168e1d1
# RD_ADDR: 19
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10315000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1031 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 02
# RS1: af477cb3
# RS2: eca2be4a
# IMM: 865086ba
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 1134843c
# RD_ADDR: 07
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10315000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1031 Outputs *****
# RS1_ADDR: 02
# RS1: af477cb3
# RS2: eca2be4a
# IMM: 000006ba
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 1134843c
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 07
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10315000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 10315000: uvm_test_top.env.scoreboard [SCB] A: af477cb3
# B: 865086ba
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 10315000: uvm_test_top.env.scoreboard [SCB] Transaction        1031 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10325000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 888 ===
# Operation Type: SLT
# Instruction Type: R_TYPE
# RS1: 7fffffff
# RS2: 00000000
# IMM: a2496319
# CE: 1
# RS1_ADDR: 1b
# FUNCT3: 6
# PC: 2c5ee0cd
# RD_ADDR: 08
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10325000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1032 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 0d
# RS1: cacc4782
# RS2: cacc4782
# IMM: 8949c6ae
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 6168e1d1
# RD_ADDR: 19
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10325000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1032 Outputs *****
# RS1_ADDR: 0d
# RS1: cacc4782
# RS2: cacc4782
# IMM: 000006ae
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 6168e1d1
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 19
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10325000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 10325000: uvm_test_top.env.scoreboard [SCB] A: cacc4782
# B: cacc4782
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 10325000: uvm_test_top.env.scoreboard [SCB] Transaction        1032 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10335000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 889 ===
# Operation Type: SLT
# Instruction Type: R_TYPE
# RS1: a32545da
# RS2: b939a0e4
# IMM: f53eaecb
# CE: 1
# RS1_ADDR: 0a
# FUNCT3: 3
# PC: 5582a4aa
# RD_ADDR: 0e
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10335000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1033 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 1b
# RS1: 7fffffff
# RS2: 00000000
# IMM: a2496319
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 2c5ee0cd
# RD_ADDR: 08
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10335000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1033 Outputs *****
# RS1_ADDR: 1b
# RS1: 7fffffff
# RS2: 00000000
# IMM: 00000319
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 2c5ee0cd
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 08
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10335000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 10335000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: 00000000
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 10335000: uvm_test_top.env.scoreboard [SCB] Transaction        1033 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10345000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 890 ===
# Operation Type: GE
# Instruction Type: I_TYPE
# RS1: dd631566
# RS2: 00000000
# IMM: e1e6166d
# CE: 1
# RS1_ADDR: 07
# FUNCT3: 3
# PC: 4f5cfd5c
# RD_ADDR: 06
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10345000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1034 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 0a
# RS1: a32545da
# RS2: b939a0e4
# IMM: f53eaecb
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 5582a4aa
# RD_ADDR: 0e
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10345000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1034 Outputs *****
# RS1_ADDR: 0a
# RS1: a32545da
# RS2: b939a0e4
# IMM: 00000ecb
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 5582a4aa
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0e
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10345000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 10345000: uvm_test_top.env.scoreboard [SCB] A: a32545da
# B: b939a0e4
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 10345000: uvm_test_top.env.scoreboard [SCB] Transaction        1034 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10355000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 891 ===
# Operation Type: SUB
# Instruction Type: R_TYPE
# RS1: ffffffff
# RS2: 932cb848
# IMM: eeeca973
# CE: 1
# RS1_ADDR: 1d
# FUNCT3: 2
# PC: c6b60a0d
# RD_ADDR: 05
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10355000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1035 Inputs *****
# Operation Type: GE
# RS1_ADDR: 07
# RS1: dd631566
# RS2: 00000000
# IMM: e1e6166d
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 4f5cfd5c
# RD_ADDR: 06
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10355000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1035 Outputs *****
# RS1_ADDR: 07
# RS1: dd631566
# RS2: 00000000
# IMM: 0000066d
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 4f5cfd5c
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 06
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10355000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 10355000: uvm_test_top.env.scoreboard [SCB] A: dd631566
# B: e1e6166d
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 10355000: uvm_test_top.env.scoreboard [SCB] Transaction        1035 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10365000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 892 ===
# Operation Type: ADD
# Instruction Type: I_TYPE
# RS1: bb03ba89
# RS2: 7fffffff
# IMM: 85a76321
# CE: 1
# RS1_ADDR: 06
# FUNCT3: 1
# PC: dbcbf22a
# RD_ADDR: 05
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10365000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1036 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 1d
# RS1: ffffffff
# RS2: 932cb848
# IMM: eeeca973
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# PC: c6b60a0d
# RD_ADDR: 05
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10365000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1036 Outputs *****
# RS1_ADDR: 1d
# RS1: ffffffff
# RS2: 932cb848
# IMM: 00000973
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 6cd347b7
# PC: c6b60a0d
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 05
# RD: 6cd347b7
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10365000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 10365000: uvm_test_top.env.scoreboard [SCB] A: ffffffff
# B: 932cb848
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 10365000: uvm_test_top.env.scoreboard [SCB] Transaction        1036 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10375000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 893 ===
# Operation Type: OR
# Instruction Type: I_TYPE
# RS1: 0000bacc
# RS2: 000074f1
# IMM: 00000eab
# CE: 1
# RS1_ADDR: 1f
# FUNCT3: 3
# PC: 8c01534a
# RD_ADDR: 1c
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10375000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1037 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 06
# RS1: bb03ba89
# RS2: 7fffffff
# IMM: 85a76321
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# PC: dbcbf22a
# RD_ADDR: 05
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10375000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1037 Outputs *****
# RS1_ADDR: 06
# RS1: bb03ba89
# RS2: 7fffffff
# IMM: 00000321
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 40ab1daa
# PC: dbcbf22a
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 05
# RD: 40ab1daa
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10375000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 10375000: uvm_test_top.env.scoreboard [SCB] A: bb03ba89
# B: 85a76321
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 10375000: uvm_test_top.env.scoreboard [SCB] Transaction        1037 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10385000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 894 ===
# Operation Type: GE
# Instruction Type: R_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 0e
# FUNCT3: 2
# PC: d65a31b3
# RD_ADDR: 17
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10385000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1038 Inputs *****
# Operation Type: OR
# RS1_ADDR: 1f
# RS1: 0000bacc
# RS2: 000074f1
# IMM: 00000eab
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 8c01534a
# RD_ADDR: 1c
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10385000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1038 Outputs *****
# RS1_ADDR: 1f
# RS1: 0000bacc
# RS2: 000074f1
# IMM: 00000eab
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 0000beef
# PC: 8c01534a
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1c
# RD: 0000beef
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10385000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 10385000: uvm_test_top.env.scoreboard [SCB] A: 0000bacc
# B: 00000eab
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 10385000: uvm_test_top.env.scoreboard [SCB] Transaction        1038 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10395000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 895 ===
# Operation Type: GE
# Instruction Type: I_TYPE
# RS1: 00005cf7
# RS2: bbbd815d
# IMM: cf8d2400
# CE: 1
# RS1_ADDR: 17
# FUNCT3: 0
# PC: 5b78245e
# RD_ADDR: 1e
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10395000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1039 Inputs *****
# Operation Type: GE
# RS1_ADDR: 0e
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# PC: d65a31b3
# RD_ADDR: 17
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10395000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1039 Outputs *****
# RS1_ADDR: 0e
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: d65a31b3
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 17
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10395000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 10395000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 10395000: uvm_test_top.env.scoreboard [SCB] Transaction        1039 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10405000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 896 ===
# Operation Type: ADD
# Instruction Type: I_TYPE
# RS1: a4e983cb
# RS2: ed1aa171
# IMM: 9cd92a90
# CE: 1
# RS1_ADDR: 14
# FUNCT3: 3
# PC: 64f9f765
# RD_ADDR: 14
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10405000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1040 Inputs *****
# Operation Type: GE
# RS1_ADDR: 17
# RS1: 00005cf7
# RS2: bbbd815d
# IMM: cf8d2400
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 5b78245e
# RD_ADDR: 1e
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10405000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1040 Outputs *****
# RS1_ADDR: 17
# RS1: 00005cf7
# RS2: bbbd815d
# IMM: 00000400
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 5b78245e
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1e
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10405000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 10405000: uvm_test_top.env.scoreboard [SCB] A: 00005cf7
# B: cf8d2400
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 10405000: uvm_test_top.env.scoreboard [SCB] Transaction        1040 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10415000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 897 ===
# Operation Type: AND
# Instruction Type: R_TYPE
# RS1: 8d9a6069
# RS2: cc806509
# IMM: c2cf9a60
# CE: 1
# RS1_ADDR: 1b
# FUNCT3: 6
# PC: f143155e
# RD_ADDR: 1f
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10415000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1041 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 14
# RS1: a4e983cb
# RS2: ed1aa171
# IMM: 9cd92a90
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 64f9f765
# RD_ADDR: 14
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10415000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1041 Outputs *****
# RS1_ADDR: 14
# RS1: a4e983cb
# RS2: ed1aa171
# IMM: 00000a90
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 41c2ae5b
# PC: 64f9f765
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 14
# RD: 41c2ae5b
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10415000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 10415000: uvm_test_top.env.scoreboard [SCB] A: a4e983cb
# B: 9cd92a90
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 10415000: uvm_test_top.env.scoreboard [SCB] Transaction        1041 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10425000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 898 ===
# Operation Type: SLTU
# Instruction Type: I_TYPE
# RS1: b161e1d5
# RS2: 7fffffff
# IMM: 00000000
# CE: 1
# RS1_ADDR: 1e
# FUNCT3: 3
# PC: 39ca37e6
# RD_ADDR: 19
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10425000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1042 Inputs *****
# Operation Type: AND
# RS1_ADDR: 1b
# RS1: 8d9a6069
# RS2: cc806509
# IMM: c2cf9a60
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# PC: f143155e
# RD_ADDR: 1f
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10425000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1042 Outputs *****
# RS1_ADDR: 1b
# RS1: 8d9a6069
# RS2: cc806509
# IMM: 00000a60
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 8c806009
# PC: f143155e
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1f
# RD: 8c806009
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10425000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 10425000: uvm_test_top.env.scoreboard [SCB] A: 8d9a6069
# B: cc806509
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 10425000: uvm_test_top.env.scoreboard [SCB] Transaction        1042 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10435000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 899 ===
# Operation Type: GE
# Instruction Type: R_TYPE
# RS1: 95c209a5
# RS2: a918cb17
# IMM: 98bb4b06
# CE: 1
# RS1_ADDR: 1c
# FUNCT3: 6
# PC: 0e75e043
# RD_ADDR: 0f
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10435000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1043 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 1e
# RS1: b161e1d5
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 39ca37e6
# RD_ADDR: 19
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10435000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1043 Outputs *****
# RS1_ADDR: 1e
# RS1: b161e1d5
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 39ca37e6
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 19
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10435000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 10435000: uvm_test_top.env.scoreboard [SCB] A: b161e1d5
# B: 00000000
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 10435000: uvm_test_top.env.scoreboard [SCB] Transaction        1043 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10445000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 900 ===
# Operation Type: SLT
# Instruction Type: R_TYPE
# RS1: 00000000
# RS2: c50b7509
# IMM: c0362bbb
# CE: 1
# RS1_ADDR: 0b
# FUNCT3: 5
# PC: 21939000
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10445000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1044 Inputs *****
# Operation Type: GE
# RS1_ADDR: 1c
# RS1: 95c209a5
# RS2: a918cb17
# IMM: 98bb4b06
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 0e75e043
# RD_ADDR: 0f
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10445000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1044 Outputs *****
# RS1_ADDR: 1c
# RS1: 95c209a5
# RS2: a918cb17
# IMM: 00000b06
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 0e75e043
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0f
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10445000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 10445000: uvm_test_top.env.scoreboard [SCB] A: 95c209a5
# B: a918cb17
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 10445000: uvm_test_top.env.scoreboard [SCB] Transaction        1044 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10455000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 901 ===
# Operation Type: OR
# Instruction Type: I_TYPE
# RS1: ffffffff
# RS2: b2f1a7be
# IMM: e28c35c1
# CE: 1
# RS1_ADDR: 14
# FUNCT3: 1
# PC: 4d8f6fe8
# RD_ADDR: 0a
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10455000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1045 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 0b
# RS1: 00000000
# RS2: c50b7509
# IMM: c0362bbb
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 21939000
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10455000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1045 Outputs *****
# RS1_ADDR: 0b
# RS1: 00000000
# RS2: c50b7509
# IMM: 00000bbb
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 21939000
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10455000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 10455000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: c50b7509
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 10455000: uvm_test_top.env.scoreboard [SCB] Transaction        1045 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10465000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 902 ===
# Operation Type: SLT
# Instruction Type: R_TYPE
# RS1: 7fffffff
# RS2: ba063792
# IMM: d91cd40f
# CE: 1
# RS1_ADDR: 11
# FUNCT3: 3
# PC: de1f5c0e
# RD_ADDR: 01
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10465000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1046 Inputs *****
# Operation Type: OR
# RS1_ADDR: 14
# RS1: ffffffff
# RS2: b2f1a7be
# IMM: e28c35c1
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 4d8f6fe8
# RD_ADDR: 0a
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10465000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1046 Outputs *****
# RS1_ADDR: 14
# RS1: ffffffff
# RS2: b2f1a7be
# IMM: 000005c1
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# Y: ffffffff
# PC: 4d8f6fe8
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0a
# RD: ffffffff
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10465000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 10465000: uvm_test_top.env.scoreboard [SCB] A: ffffffff
# B: e28c35c1
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 10465000: uvm_test_top.env.scoreboard [SCB] Transaction        1046 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10475000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 903 ===
# Operation Type: EQ
# Instruction Type: I_TYPE
# RS1: 0000be4c
# RS2: 0000c298
# IMM: 0000055c
# CE: 1
# RS1_ADDR: 1c
# FUNCT3: 5
# PC: 9fa53a19
# RD_ADDR: 14
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10475000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1047 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 11
# RS1: 7fffffff
# RS2: ba063792
# IMM: d91cd40f
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: de1f5c0e
# RD_ADDR: 01
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10475000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1047 Outputs *****
# RS1_ADDR: 11
# RS1: 7fffffff
# RS2: ba063792
# IMM: 0000040f
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: de1f5c0e
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 01
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10475000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 10475000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: ba063792
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 10475000: uvm_test_top.env.scoreboard [SCB] Transaction        1047 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10485000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 904 ===
# Operation Type: SLTU
# Instruction Type: I_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 12
# FUNCT3: 3
# PC: d7dae17a
# RD_ADDR: 1f
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10485000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1048 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 1c
# RS1: 0000be4c
# RS2: 0000c298
# IMM: 0000055c
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 9fa53a19
# RD_ADDR: 14
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10485000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1048 Outputs *****
# RS1_ADDR: 1c
# RS1: 0000be4c
# RS2: 0000c298
# IMM: 0000055c
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 9fa53a19
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 14
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10485000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 10485000: uvm_test_top.env.scoreboard [SCB] A: 0000be4c
# B: 0000055c
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 10485000: uvm_test_top.env.scoreboard [SCB] Transaction        1048 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10495000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 905 ===
# Operation Type: SLT
# Instruction Type: R_TYPE
# RS1: d1260750
# RS2: 000060ea
# IMM: dce8218a
# CE: 1
# RS1_ADDR: 1f
# FUNCT3: 2
# PC: 134aae91
# RD_ADDR: 13
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10495000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1049 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 12
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: d7dae17a
# RD_ADDR: 1f
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10495000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1049 Outputs *****
# RS1_ADDR: 12
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: d7dae17a
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1f
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10495000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 10495000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 10495000: uvm_test_top.env.scoreboard [SCB] Transaction        1049 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10505000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 906 ===
# Operation Type: SLTU
# Instruction Type: R_TYPE
# RS1: 87455308
# RS2: 90146af0
# IMM: 8d3b5f45
# CE: 1
# RS1_ADDR: 1f
# FUNCT3: 7
# PC: 8bcaafa0
# RD_ADDR: 18
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10505000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1050 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 1f
# RS1: d1260750
# RS2: 000060ea
# IMM: dce8218a
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 134aae91
# RD_ADDR: 13
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10505000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1050 Outputs *****
# RS1_ADDR: 1f
# RS1: d1260750
# RS2: 000060ea
# IMM: 0000018a
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 134aae91
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 13
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10505000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 10505000: uvm_test_top.env.scoreboard [SCB] A: d1260750
# B: 000060ea
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 10505000: uvm_test_top.env.scoreboard [SCB] Transaction        1050 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10515000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 907 ===
# Operation Type: SRA
# Instruction Type: R_TYPE
# RS1: b2767adc
# RS2: 00000007
# IMM: 00000006
# CE: 1
# RS1_ADDR: 06
# FUNCT3: 4
# PC: b5b038a1
# RD_ADDR: 07
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10515000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1051 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 1f
# RS1: 87455308
# RS2: 90146af0
# IMM: 8d3b5f45
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 8bcaafa0
# RD_ADDR: 18
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10515000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1051 Outputs *****
# RS1_ADDR: 1f
# RS1: 87455308
# RS2: 90146af0
# IMM: 00000f45
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 8bcaafa0
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 18
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10515000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 10515000: uvm_test_top.env.scoreboard [SCB] A: 87455308
# B: 90146af0
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 10515000: uvm_test_top.env.scoreboard [SCB] Transaction        1051 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10525000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 908 ===
# Operation Type: XOR
# Instruction Type: I_TYPE
# RS1: 00000000
# RS2: 7fffffff
# IMM: 9ef6d1ed
# CE: 1
# RS1_ADDR: 1c
# FUNCT3: 5
# PC: 1b17f2c1
# RD_ADDR: 03
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10525000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1052 Inputs *****
# Operation Type: SRA
# RS1_ADDR: 06
# RS1: b2767adc
# RS2: 00000007
# IMM: 00000006
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# PC: b5b038a1
# RD_ADDR: 07
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10525000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1052 Outputs *****
# RS1_ADDR: 06
# RS1: b2767adc
# RS2: 00000007
# IMM: 00000006
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# Y: ff64ecf5
# PC: b5b038a1
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 07
# RD: ff64ecf5
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10525000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SRA
# UVM_INFO scoreboard.sv(297) @ 10525000: uvm_test_top.env.scoreboard [SCB] A: b2767adc
# B: 00000007
# OP: 0200
# UVM_INFO scoreboard.sv(288) @ 10525000: uvm_test_top.env.scoreboard [SCB] Transaction        1052 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10535000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 909 ===
# Operation Type: GE
# Instruction Type: R_TYPE
# RS1: e237c01d
# RS2: a4158b5f
# IMM: f15c2b8a
# CE: 1
# RS1_ADDR: 02
# FUNCT3: 4
# PC: 2ae068b8
# RD_ADDR: 1e
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10535000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1053 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 1c
# RS1: 00000000
# RS2: 7fffffff
# IMM: 9ef6d1ed
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 1b17f2c1
# RD_ADDR: 03
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10535000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1053 Outputs *****
# RS1_ADDR: 1c
# RS1: 00000000
# RS2: 7fffffff
# IMM: 000001ed
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 9ef6d1ed
# PC: 1b17f2c1
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 03
# RD: 9ef6d1ed
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10535000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 10535000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: 9ef6d1ed
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 10535000: uvm_test_top.env.scoreboard [SCB] Transaction        1053 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10545000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 910 ===
# Operation Type: EQ
# Instruction Type: I_TYPE
# RS1: 835b77a3
# RS2: e6c56ab3
# IMM: 00000000
# CE: 1
# RS1_ADDR: 06
# FUNCT3: 5
# PC: 48e920c8
# RD_ADDR: 0e
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10545000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1054 Inputs *****
# Operation Type: GE
# RS1_ADDR: 02
# RS1: e237c01d
# RS2: a4158b5f
# IMM: f15c2b8a
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 2ae068b8
# RD_ADDR: 1e
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10545000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1054 Outputs *****
# RS1_ADDR: 02
# RS1: e237c01d
# RS2: a4158b5f
# IMM: 00000b8a
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 2ae068b8
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1e
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10545000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 10545000: uvm_test_top.env.scoreboard [SCB] A: e237c01d
# B: a4158b5f
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 10545000: uvm_test_top.env.scoreboard [SCB] Transaction        1054 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10555000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 911 ===
# Operation Type: SLTU
# Instruction Type: I_TYPE
# RS1: ffffffff
# RS2: b660ebca
# IMM: 8f5fc7cc
# CE: 1
# RS1_ADDR: 09
# FUNCT3: 5
# PC: 9f02d319
# RD_ADDR: 1f
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10555000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1055 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 06
# RS1: 835b77a3
# RS2: e6c56ab3
# IMM: 00000000
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 48e920c8
# RD_ADDR: 0e
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10555000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1055 Outputs *****
# RS1_ADDR: 06
# RS1: 835b77a3
# RS2: e6c56ab3
# IMM: 00000000
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 48e920c8
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0e
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10555000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 10555000: uvm_test_top.env.scoreboard [SCB] A: 835b77a3
# B: 00000000
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 10555000: uvm_test_top.env.scoreboard [SCB] Transaction        1055 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10565000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 912 ===
# Operation Type: EQ
# Instruction Type: R_TYPE
# RS1: 7fffffff
# RS2: e18cbe7c
# IMM: af769437
# CE: 1
# RS1_ADDR: 0e
# FUNCT3: 0
# PC: 2ef35d92
# RD_ADDR: 05
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10565000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1056 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 09
# RS1: ffffffff
# RS2: b660ebca
# IMM: 8f5fc7cc
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 9f02d319
# RD_ADDR: 1f
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10565000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1056 Outputs *****
# RS1_ADDR: 09
# RS1: ffffffff
# RS2: b660ebca
# IMM: 000007cc
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 9f02d319
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1f
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10565000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 10565000: uvm_test_top.env.scoreboard [SCB] A: ffffffff
# B: 8f5fc7cc
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 10565000: uvm_test_top.env.scoreboard [SCB] Transaction        1056 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10575000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 913 ===
# Operation Type: NEQ
# Instruction Type: I_TYPE
# RS1: 0000b440
# RS2: 0000355f
# IMM: 000003c9
# CE: 1
# RS1_ADDR: 05
# FUNCT3: 0
# PC: 8433e2ef
# RD_ADDR: 05
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10575000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1057 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 0e
# RS1: 7fffffff
# RS2: e18cbe7c
# IMM: af769437
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 2ef35d92
# RD_ADDR: 05
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10575000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1057 Outputs *****
# RS1_ADDR: 0e
# RS1: 7fffffff
# RS2: e18cbe7c
# IMM: 00000437
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 2ef35d92
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 05
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10575000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 10575000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: e18cbe7c
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 10575000: uvm_test_top.env.scoreboard [SCB] Transaction        1057 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10585000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 914 ===
# Operation Type: XOR
# Instruction Type: R_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 05
# FUNCT3: 1
# PC: 2ca797f5
# RD_ADDR: 0d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10585000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1058 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 05
# RS1: 0000b440
# RS2: 0000355f
# IMM: 000003c9
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 8433e2ef
# RD_ADDR: 05
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10585000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1058 Outputs *****
# RS1_ADDR: 05
# RS1: 0000b440
# RS2: 0000355f
# IMM: 000003c9
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 8433e2ef
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 05
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10585000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 10585000: uvm_test_top.env.scoreboard [SCB] A: 0000b440
# B: 000003c9
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 10585000: uvm_test_top.env.scoreboard [SCB] Transaction        1058 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10595000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 915 ===
# Operation Type: SLT
# Instruction Type: I_TYPE
# RS1: d67485f2
# RS2: 0000194b
# IMM: c599bd90
# CE: 1
# RS1_ADDR: 1f
# FUNCT3: 6
# PC: 458e6010
# RD_ADDR: 09
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10595000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1059 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 05
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 2ca797f5
# RD_ADDR: 0d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10595000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1059 Outputs *****
# RS1_ADDR: 05
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 2ca797f5
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0d
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10595000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 10595000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 10595000: uvm_test_top.env.scoreboard [SCB] Transaction        1059 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10605000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 916 ===
# Operation Type: ADD
# Instruction Type: I_TYPE
# RS1: 8bcfce68
# RS2: 8cf878b5
# IMM: b9188766
# CE: 1
# RS1_ADDR: 0f
# FUNCT3: 6
# PC: c2a78462
# RD_ADDR: 0e
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10605000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1060 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 1f
# RS1: d67485f2
# RS2: 0000194b
# IMM: c599bd90
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 458e6010
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10605000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1060 Outputs *****
# RS1_ADDR: 1f
# RS1: d67485f2
# RS2: 0000194b
# IMM: 00000d90
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 458e6010
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10605000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 10605000: uvm_test_top.env.scoreboard [SCB] A: d67485f2
# B: c599bd90
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 10605000: uvm_test_top.env.scoreboard [SCB] Transaction        1060 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10615000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 917 ===
# Operation Type: SLTU
# Instruction Type: I_TYPE
# RS1: a86c3be3
# RS2: a86c3be3
# IMM: fdce1e45
# CE: 1
# RS1_ADDR: 06
# FUNCT3: 3
# PC: c5cefef2
# RD_ADDR: 02
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10615000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1061 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 0f
# RS1: 8bcfce68
# RS2: 8cf878b5
# IMM: b9188766
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# PC: c2a78462
# RD_ADDR: 0e
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10615000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1061 Outputs *****
# RS1_ADDR: 0f
# RS1: 8bcfce68
# RS2: 8cf878b5
# IMM: 00000766
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 44e855ce
# PC: c2a78462
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0e
# RD: 44e855ce
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10615000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 10615000: uvm_test_top.env.scoreboard [SCB] A: 8bcfce68
# B: b9188766
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 10615000: uvm_test_top.env.scoreboard [SCB] Transaction        1061 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10625000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 918 ===
# Operation Type: AND
# Instruction Type: R_TYPE
# RS1: 00000000
# RS2: 7fffffff
# IMM: 81ac8fd2
# CE: 1
# RS1_ADDR: 09
# FUNCT3: 5
# PC: 1f032c62
# RD_ADDR: 0d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10625000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1062 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 06
# RS1: a86c3be3
# RS2: a86c3be3
# IMM: fdce1e45
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: c5cefef2
# RD_ADDR: 02
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10625000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1062 Outputs *****
# RS1_ADDR: 06
# RS1: a86c3be3
# RS2: a86c3be3
# IMM: 00000e45
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: c5cefef2
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 02
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10625000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 10625000: uvm_test_top.env.scoreboard [SCB] A: a86c3be3
# B: fdce1e45
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 10625000: uvm_test_top.env.scoreboard [SCB] Transaction        1062 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10635000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 919 ===
# Operation Type: SLT
# Instruction Type: R_TYPE
# RS1: bb2cd2d4
# RS2: 8e1f6f87
# IMM: a8d93325
# CE: 1
# RS1_ADDR: 08
# FUNCT3: 2
# PC: 484cf82e
# RD_ADDR: 17
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10635000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1063 Inputs *****
# Operation Type: AND
# RS1_ADDR: 09
# RS1: 00000000
# RS2: 7fffffff
# IMM: 81ac8fd2
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 1f032c62
# RD_ADDR: 0d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10635000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1063 Outputs *****
# RS1_ADDR: 09
# RS1: 00000000
# RS2: 7fffffff
# IMM: 00000fd2
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 1f032c62
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0d
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10635000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 10635000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: 7fffffff
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 10635000: uvm_test_top.env.scoreboard [SCB] Transaction        1063 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10645000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 920 ===
# Operation Type: SLT
# Instruction Type: R_TYPE
# RS1: bc695a52
# RS2: 00000000
# IMM: cf25f405
# CE: 1
# RS1_ADDR: 0e
# FUNCT3: 5
# PC: 15c5e135
# RD_ADDR: 0e
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10645000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1064 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 08
# RS1: bb2cd2d4
# RS2: 8e1f6f87
# IMM: a8d93325
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 484cf82e
# RD_ADDR: 17
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10645000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1064 Outputs *****
# RS1_ADDR: 08
# RS1: bb2cd2d4
# RS2: 8e1f6f87
# IMM: 00000325
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 484cf82e
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 17
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10645000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 10645000: uvm_test_top.env.scoreboard [SCB] A: bb2cd2d4
# B: 8e1f6f87
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 10645000: uvm_test_top.env.scoreboard [SCB] Transaction        1064 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10655000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 921 ===
# Operation Type: AND
# Instruction Type: I_TYPE
# RS1: ffffffff
# RS2: e07a8693
# IMM: adb43e2b
# CE: 1
# RS1_ADDR: 07
# FUNCT3: 6
# PC: c141cd26
# RD_ADDR: 10
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10655000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1065 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 0e
# RS1: bc695a52
# RS2: 00000000
# IMM: cf25f405
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 15c5e135
# RD_ADDR: 0e
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10655000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1065 Outputs *****
# RS1_ADDR: 0e
# RS1: bc695a52
# RS2: 00000000
# IMM: 00000405
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 15c5e135
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0e
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10655000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 10655000: uvm_test_top.env.scoreboard [SCB] A: bc695a52
# B: 00000000
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 10655000: uvm_test_top.env.scoreboard [SCB] Transaction        1065 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10665000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 922 ===
# Operation Type: SRL
# Instruction Type: R_TYPE
# RS1: 7fffffff
# RS2: 0000000b
# IMM: 00000013
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 2
# PC: b3a77944
# RD_ADDR: 01
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10665000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1066 Inputs *****
# Operation Type: AND
# RS1_ADDR: 07
# RS1: ffffffff
# RS2: e07a8693
# IMM: adb43e2b
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# PC: c141cd26
# RD_ADDR: 10
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10665000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1066 Outputs *****
# RS1_ADDR: 07
# RS1: ffffffff
# RS2: e07a8693
# IMM: 00000e2b
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# Y: adb43e2b
# PC: c141cd26
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 10
# RD: adb43e2b
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10665000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 10665000: uvm_test_top.env.scoreboard [SCB] A: ffffffff
# B: adb43e2b
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 10665000: uvm_test_top.env.scoreboard [SCB] Transaction        1066 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10675000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 923 ===
# Operation Type: OR
# Instruction Type: I_TYPE
# RS1: 0000d7a8
# RS2: 0000d216
# IMM: 00000fd3
# CE: 1
# RS1_ADDR: 10
# FUNCT3: 6
# PC: 9f0425dd
# RD_ADDR: 1d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10675000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1067 Inputs *****
# Operation Type: SRL
# RS1_ADDR: 00
# RS1: 7fffffff
# RS2: 0000000b
# IMM: 00000013
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# PC: b3a77944
# RD_ADDR: 01
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10675000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1067 Outputs *****
# RS1_ADDR: 00
# RS1: 7fffffff
# RS2: 0000000b
# IMM: 00000013
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 000fffff
# PC: b3a77944
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 01
# RD: 000fffff
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10675000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SRL
# UVM_INFO scoreboard.sv(297) @ 10675000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: 0000000b
# OP: 0100
# UVM_INFO scoreboard.sv(288) @ 10675000: uvm_test_top.env.scoreboard [SCB] Transaction        1067 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10685000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 924 ===
# Operation Type: OR
# Instruction Type: I_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 5
# PC: d528766a
# RD_ADDR: 14
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10685000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1068 Inputs *****
# Operation Type: OR
# RS1_ADDR: 10
# RS1: 0000d7a8
# RS2: 0000d216
# IMM: 00000fd3
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 9f0425dd
# RD_ADDR: 1d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10685000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1068 Outputs *****
# RS1_ADDR: 10
# RS1: 0000d7a8
# RS2: 0000d216
# IMM: 00000fd3
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 0000dffb
# PC: 9f0425dd
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1d
# RD: 0000dffb
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10685000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 10685000: uvm_test_top.env.scoreboard [SCB] A: 0000d7a8
# B: 00000fd3
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 10685000: uvm_test_top.env.scoreboard [SCB] Transaction        1068 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10695000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 925 ===
# Operation Type: SLT
# Instruction Type: R_TYPE
# RS1: 00004b84
# RS2: c7b40b76
# IMM: 9ea65988
# CE: 1
# RS1_ADDR: 0f
# FUNCT3: 7
# PC: a045d406
# RD_ADDR: 02
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10695000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1069 Inputs *****
# Operation Type: OR
# RS1_ADDR: 00
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: d528766a
# RD_ADDR: 14
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10695000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1069 Outputs *****
# RS1_ADDR: 00
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: ffff0000
# PC: d528766a
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 14
# RD: ffff0000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10695000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 10695000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 10695000: uvm_test_top.env.scoreboard [SCB] Transaction        1069 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10705000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 926 ===
# Operation Type: GEU
# Instruction Type: I_TYPE
# RS1: b8e67792
# RS2: 9a6858ac
# IMM: 90e519ff
# CE: 1
# RS1_ADDR: 05
# FUNCT3: 3
# PC: 31e76c0f
# RD_ADDR: 18
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10705000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1070 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 0f
# RS1: 00004b84
# RS2: c7b40b76
# IMM: 9ea65988
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# PC: a045d406
# RD_ADDR: 02
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10705000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1070 Outputs *****
# RS1_ADDR: 0f
# RS1: 00004b84
# RS2: c7b40b76
# IMM: 00000988
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: a045d406
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 02
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10705000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 10705000: uvm_test_top.env.scoreboard [SCB] A: 00004b84
# B: c7b40b76
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 10705000: uvm_test_top.env.scoreboard [SCB] Transaction        1070 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10715000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 927 ===
# Operation Type: SUB
# Instruction Type: R_TYPE
# RS1: ae77612a
# RS2: 8bff9df3
# IMM: e598920f
# CE: 1
# RS1_ADDR: 05
# FUNCT3: 6
# PC: ca2f0708
# RD_ADDR: 03
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10715000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1071 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 05
# RS1: b8e67792
# RS2: 9a6858ac
# IMM: 90e519ff
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 31e76c0f
# RD_ADDR: 18
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10715000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1071 Outputs *****
# RS1_ADDR: 05
# RS1: b8e67792
# RS2: 9a6858ac
# IMM: 000009ff
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 31e76c0f
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 18
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10715000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 10715000: uvm_test_top.env.scoreboard [SCB] A: b8e67792
# B: 90e519ff
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 10715000: uvm_test_top.env.scoreboard [SCB] Transaction        1071 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10725000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 928 ===
# Operation Type: GE
# Instruction Type: I_TYPE
# RS1: 7fffffff
# RS2: 00000000
# IMM: ef231988
# CE: 1
# RS1_ADDR: 1d
# FUNCT3: 5
# PC: 64ffcd4c
# RD_ADDR: 03
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10725000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1072 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 05
# RS1: ae77612a
# RS2: 8bff9df3
# IMM: e598920f
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# PC: ca2f0708
# RD_ADDR: 03
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10725000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1072 Outputs *****
# RS1_ADDR: 05
# RS1: ae77612a
# RS2: 8bff9df3
# IMM: 0000020f
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 2277c337
# PC: ca2f0708
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 03
# RD: 2277c337
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10725000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 10725000: uvm_test_top.env.scoreboard [SCB] A: ae77612a
# B: 8bff9df3
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 10725000: uvm_test_top.env.scoreboard [SCB] Transaction        1072 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10735000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 929 ===
# Operation Type: ADD
# Instruction Type: R_TYPE
# RS1: 89258ee8
# RS2: eea2927e
# IMM: 995337ae
# CE: 1
# RS1_ADDR: 12
# FUNCT3: 5
# PC: 382cb1ff
# RD_ADDR: 1b
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10735000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1073 Inputs *****
# Operation Type: GE
# RS1_ADDR: 1d
# RS1: 7fffffff
# RS2: 00000000
# IMM: ef231988
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 64ffcd4c
# RD_ADDR: 03
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10735000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1073 Outputs *****
# RS1_ADDR: 1d
# RS1: 7fffffff
# RS2: 00000000
# IMM: 00000988
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 64ffcd4c
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 03
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10735000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 10735000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: ef231988
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 10735000: uvm_test_top.env.scoreboard [SCB] Transaction        1073 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10745000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 930 ===
# Operation Type: SLT
# Instruction Type: I_TYPE
# RS1: e1be1992
# RS2: cb91a0b7
# IMM: 00000000
# CE: 1
# RS1_ADDR: 04
# FUNCT3: 2
# PC: ca160dce
# RD_ADDR: 1f
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10745000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1074 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 12
# RS1: 89258ee8
# RS2: eea2927e
# IMM: 995337ae
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 382cb1ff
# RD_ADDR: 1b
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10745000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1074 Outputs *****
# RS1_ADDR: 12
# RS1: 89258ee8
# RS2: eea2927e
# IMM: 000007ae
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 77c82166
# PC: 382cb1ff
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1b
# RD: 77c82166
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10745000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 10745000: uvm_test_top.env.scoreboard [SCB] A: 89258ee8
# B: eea2927e
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 10745000: uvm_test_top.env.scoreboard [SCB] Transaction        1074 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10755000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 931 ===
# Operation Type: SRL
# Instruction Type: R_TYPE
# RS1: ffffffff
# RS2: 00000016
# IMM: 00000013
# CE: 1
# RS1_ADDR: 19
# FUNCT3: 5
# PC: 0b0bbe7c
# RD_ADDR: 16
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10755000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1075 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 04
# RS1: e1be1992
# RS2: cb91a0b7
# IMM: 00000000
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# PC: ca160dce
# RD_ADDR: 1f
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10755000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1075 Outputs *****
# RS1_ADDR: 04
# RS1: e1be1992
# RS2: cb91a0b7
# IMM: 00000000
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: ca160dce
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1f
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10755000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 10755000: uvm_test_top.env.scoreboard [SCB] A: e1be1992
# B: 00000000
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 10755000: uvm_test_top.env.scoreboard [SCB] Transaction        1075 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10765000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 932 ===
# Operation Type: NEQ
# Instruction Type: R_TYPE
# RS1: 7fffffff
# RS2: ba6f26b3
# IMM: be4d5190
# CE: 1
# RS1_ADDR: 01
# FUNCT3: 6
# PC: 96c031fa
# RD_ADDR: 15
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10765000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1076 Inputs *****
# Operation Type: SRL
# RS1_ADDR: 19
# RS1: ffffffff
# RS2: 00000016
# IMM: 00000013
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 0b0bbe7c
# RD_ADDR: 16
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10765000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1076 Outputs *****
# RS1_ADDR: 19
# RS1: ffffffff
# RS2: 00000016
# IMM: 00000013
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 000003ff
# PC: 0b0bbe7c
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 16
# RD: 000003ff
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10765000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SRL
# UVM_INFO scoreboard.sv(297) @ 10765000: uvm_test_top.env.scoreboard [SCB] A: ffffffff
# B: 00000016
# OP: 0100
# UVM_INFO scoreboard.sv(288) @ 10765000: uvm_test_top.env.scoreboard [SCB] Transaction        1076 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10775000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 933 ===
# Operation Type: SUB
# Instruction Type: I_TYPE
# RS1: 0000dbae
# RS2: 00004fa5
# IMM: 000007ab
# CE: 1
# RS1_ADDR: 17
# FUNCT3: 0
# PC: b7ede659
# RD_ADDR: 0d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10775000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1077 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 01
# RS1: 7fffffff
# RS2: ba6f26b3
# IMM: be4d5190
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 96c031fa
# RD_ADDR: 15
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10775000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1077 Outputs *****
# RS1_ADDR: 01
# RS1: 7fffffff
# RS2: ba6f26b3
# IMM: 00000190
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 96c031fa
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 15
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10775000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 10775000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: ba6f26b3
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 10775000: uvm_test_top.env.scoreboard [SCB] Transaction        1077 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10785000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 934 ===
# Operation Type: SUB
# Instruction Type: I_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 13
# FUNCT3: 3
# PC: c5ae0c7c
# RD_ADDR: 1c
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10785000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1078 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 17
# RS1: 0000dbae
# RS2: 00004fa5
# IMM: 000007ab
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: b7ede659
# RD_ADDR: 0d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10785000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1078 Outputs *****
# RS1_ADDR: 17
# RS1: 0000dbae
# RS2: 00004fa5
# IMM: 000007ab
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 0000d403
# PC: b7ede659
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0d
# RD: 0000d403
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10785000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 10785000: uvm_test_top.env.scoreboard [SCB] A: 0000dbae
# B: 000007ab
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 10785000: uvm_test_top.env.scoreboard [SCB] Transaction        1078 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10795000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 935 ===
# Operation Type: SRL
# Instruction Type: R_TYPE
# RS1: cc4baa9d
# RS2: 00000003
# IMM: 00000018
# CE: 1
# RS1_ADDR: 11
# FUNCT3: 0
# PC: 132dde10
# RD_ADDR: 0b
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10795000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1079 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 13
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: c5ae0c7c
# RD_ADDR: 1c
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10795000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1079 Outputs *****
# RS1_ADDR: 13
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: c5ae0c7c
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1c
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10795000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 10795000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 10795000: uvm_test_top.env.scoreboard [SCB] Transaction        1079 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10805000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 936 ===
# Operation Type: GEU
# Instruction Type: I_TYPE
# RS1: e6fc6d61
# RS2: 9c2a4a78
# IMM: fa2f944e
# CE: 1
# RS1_ADDR: 04
# FUNCT3: 0
# PC: 292e5402
# RD_ADDR: 0d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10805000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1080 Inputs *****
# Operation Type: SRL
# RS1_ADDR: 11
# RS1: cc4baa9d
# RS2: 00000003
# IMM: 00000018
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 132dde10
# RD_ADDR: 0b
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10805000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1080 Outputs *****
# RS1_ADDR: 11
# RS1: cc4baa9d
# RS2: 00000003
# IMM: 00000018
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 19897553
# PC: 132dde10
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0b
# RD: 19897553
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10805000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SRL
# UVM_INFO scoreboard.sv(297) @ 10805000: uvm_test_top.env.scoreboard [SCB] A: cc4baa9d
# B: 00000003
# OP: 0100
# UVM_INFO scoreboard.sv(288) @ 10805000: uvm_test_top.env.scoreboard [SCB] Transaction        1080 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10815000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 937 ===
# Operation Type: OR
# Instruction Type: I_TYPE
# RS1: aa06c5b2
# RS2: b6292087
# IMM: a94a5e82
# CE: 1
# RS1_ADDR: 16
# FUNCT3: 1
# PC: 6461d9c2
# RD_ADDR: 15
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10815000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1081 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 04
# RS1: e6fc6d61
# RS2: 9c2a4a78
# IMM: fa2f944e
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 292e5402
# RD_ADDR: 0d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10815000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1081 Outputs *****
# RS1_ADDR: 04
# RS1: e6fc6d61
# RS2: 9c2a4a78
# IMM: 0000044e
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 292e5402
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0d
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10815000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 10815000: uvm_test_top.env.scoreboard [SCB] A: e6fc6d61
# B: fa2f944e
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 10815000: uvm_test_top.env.scoreboard [SCB] Transaction        1081 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10825000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 938 ===
# Operation Type: SUB
# Instruction Type: R_TYPE
# RS1: 00000000
# RS2: 7fffffff
# IMM: d1a16e64
# CE: 1
# RS1_ADDR: 07
# FUNCT3: 3
# PC: 2b251974
# RD_ADDR: 11
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10825000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1082 Inputs *****
# Operation Type: OR
# RS1_ADDR: 16
# RS1: aa06c5b2
# RS2: b6292087
# IMM: a94a5e82
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 6461d9c2
# RD_ADDR: 15
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10825000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1082 Outputs *****
# RS1_ADDR: 16
# RS1: aa06c5b2
# RS2: b6292087
# IMM: 00000e82
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# Y: ab4edfb2
# PC: 6461d9c2
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 15
# RD: ab4edfb2
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10825000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 10825000: uvm_test_top.env.scoreboard [SCB] A: aa06c5b2
# B: a94a5e82
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 10825000: uvm_test_top.env.scoreboard [SCB] Transaction        1082 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10835000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 939 ===
# Operation Type: OR
# Instruction Type: R_TYPE
# RS1: 8b0de517
# RS2: 907a7cda
# IMM: e5ee7954
# CE: 1
# RS1_ADDR: 0c
# FUNCT3: 7
# PC: 7a5d7499
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10835000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1083 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 07
# RS1: 00000000
# RS2: 7fffffff
# IMM: d1a16e64
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 2b251974
# RD_ADDR: 11
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10835000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1083 Outputs *****
# RS1_ADDR: 07
# RS1: 00000000
# RS2: 7fffffff
# IMM: 00000e64
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 80000001
# PC: 2b251974
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 11
# RD: 80000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10835000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 10835000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: 7fffffff
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 10835000: uvm_test_top.env.scoreboard [SCB] Transaction        1083 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10845000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 940 ===
# Operation Type: OR
# Instruction Type: R_TYPE
# RS1: 00000000
# RS2: 948afd26
# IMM: e6c1ad3d
# CE: 1
# RS1_ADDR: 15
# FUNCT3: 3
# PC: 30f7089c
# RD_ADDR: 03
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10845000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1084 Inputs *****
# Operation Type: OR
# RS1_ADDR: 0c
# RS1: 8b0de517
# RS2: 907a7cda
# IMM: e5ee7954
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 7a5d7499
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10845000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1084 Outputs *****
# RS1_ADDR: 0c
# RS1: 8b0de517
# RS2: 907a7cda
# IMM: 00000954
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 9b7ffddf
# PC: 7a5d7499
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 9b7ffddf
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10845000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 10845000: uvm_test_top.env.scoreboard [SCB] A: 8b0de517
# B: 907a7cda
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 10845000: uvm_test_top.env.scoreboard [SCB] Transaction        1084 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10855000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 941 ===
# Operation Type: SLTU
# Instruction Type: I_TYPE
# RS1: ffffffff
# RS2: f9a0ba46
# IMM: d5da90fa
# CE: 1
# RS1_ADDR: 09
# FUNCT3: 0
# PC: b7c53e93
# RD_ADDR: 1e
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10855000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1085 Inputs *****
# Operation Type: OR
# RS1_ADDR: 15
# RS1: 00000000
# RS2: 948afd26
# IMM: e6c1ad3d
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 30f7089c
# RD_ADDR: 03
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10855000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1085 Outputs *****
# RS1_ADDR: 15
# RS1: 00000000
# RS2: 948afd26
# IMM: 00000d3d
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 948afd26
# PC: 30f7089c
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 03
# RD: 948afd26
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10855000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 10855000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: 948afd26
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 10855000: uvm_test_top.env.scoreboard [SCB] Transaction        1085 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10865000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 942 ===
# Operation Type: XOR
# Instruction Type: R_TYPE
# RS1: ac7aadd7
# RS2: 7fffffff
# IMM: 89003b82
# CE: 1
# RS1_ADDR: 1e
# FUNCT3: 3
# PC: e71564a6
# RD_ADDR: 15
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10865000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1086 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 09
# RS1: ffffffff
# RS2: f9a0ba46
# IMM: d5da90fa
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: b7c53e93
# RD_ADDR: 1e
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10865000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1086 Outputs *****
# RS1_ADDR: 09
# RS1: ffffffff
# RS2: f9a0ba46
# IMM: 000000fa
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: b7c53e93
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1e
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10865000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 10865000: uvm_test_top.env.scoreboard [SCB] A: ffffffff
# B: d5da90fa
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 10865000: uvm_test_top.env.scoreboard [SCB] Transaction        1086 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10875000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 943 ===
# Operation Type: GEU
# Instruction Type: R_TYPE
# RS1: 0000f163
# RS2: 00009375
# IMM: 00000d4e
# CE: 1
# RS1_ADDR: 0d
# FUNCT3: 3
# PC: ed1e093f
# RD_ADDR: 1e
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10875000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1087 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 1e
# RS1: ac7aadd7
# RS2: 7fffffff
# IMM: 89003b82
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: e71564a6
# RD_ADDR: 15
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10875000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1087 Outputs *****
# RS1_ADDR: 1e
# RS1: ac7aadd7
# RS2: 7fffffff
# IMM: 00000b82
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: d3855228
# PC: e71564a6
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 15
# RD: d3855228
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10875000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 10875000: uvm_test_top.env.scoreboard [SCB] A: ac7aadd7
# B: 7fffffff
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 10875000: uvm_test_top.env.scoreboard [SCB] Transaction        1087 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10885000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 944 ===
# Operation Type: NEQ
# Instruction Type: I_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 1d
# FUNCT3: 6
# PC: 2d3552a0
# RD_ADDR: 17
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10885000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1088 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 0d
# RS1: 0000f163
# RS2: 00009375
# IMM: 00000d4e
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: ed1e093f
# RD_ADDR: 1e
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10885000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1088 Outputs *****
# RS1_ADDR: 0d
# RS1: 0000f163
# RS2: 00009375
# IMM: 00000d4e
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: ed1e093f
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1e
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10885000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 10885000: uvm_test_top.env.scoreboard [SCB] A: 0000f163
# B: 00009375
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 10885000: uvm_test_top.env.scoreboard [SCB] Transaction        1088 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10895000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 945 ===
# Operation Type: SRA
# Instruction Type: I_TYPE
# RS1: ee197504
# RS2: 00000011
# IMM: 00000003
# CE: 1
# RS1_ADDR: 18
# FUNCT3: 6
# PC: dda72e7e
# RD_ADDR: 07
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10895000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1089 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 1d
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 2d3552a0
# RD_ADDR: 17
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10895000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1089 Outputs *****
# RS1_ADDR: 1d
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 2d3552a0
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 17
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10895000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 10895000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 10895000: uvm_test_top.env.scoreboard [SCB] Transaction        1089 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10905000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 946 ===
# Operation Type: GE
# Instruction Type: I_TYPE
# RS1: e0646e7a
# RS2: c073f5dc
# IMM: beab9e7a
# CE: 1
# RS1_ADDR: 1f
# FUNCT3: 5
# PC: 418b68aa
# RD_ADDR: 19
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10905000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1090 Inputs *****
# Operation Type: SRA
# RS1_ADDR: 18
# RS1: ee197504
# RS2: 00000011
# IMM: 00000003
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# PC: dda72e7e
# RD_ADDR: 07
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10905000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1090 Outputs *****
# RS1_ADDR: 18
# RS1: ee197504
# RS2: 00000011
# IMM: 00000003
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# Y: fdc32ea0
# PC: dda72e7e
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 07
# RD: fdc32ea0
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10905000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SRA
# UVM_INFO scoreboard.sv(297) @ 10905000: uvm_test_top.env.scoreboard [SCB] A: ee197504
# B: 00000003
# OP: 0200
# UVM_INFO scoreboard.sv(288) @ 10905000: uvm_test_top.env.scoreboard [SCB] Transaction        1090 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10915000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 947 ===
# Operation Type: OR
# Instruction Type: I_TYPE
# RS1: 8ab562c7
# RS2: ff2822e9
# IMM: fc8b6bdc
# CE: 1
# RS1_ADDR: 01
# FUNCT3: 3
# PC: dfcf1eaf
# RD_ADDR: 03
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10915000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1091 Inputs *****
# Operation Type: GE
# RS1_ADDR: 1f
# RS1: e0646e7a
# RS2: c073f5dc
# IMM: beab9e7a
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 418b68aa
# RD_ADDR: 19
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10915000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1091 Outputs *****
# RS1_ADDR: 1f
# RS1: e0646e7a
# RS2: c073f5dc
# IMM: 00000e7a
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 418b68aa
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 19
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10915000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 10915000: uvm_test_top.env.scoreboard [SCB] A: e0646e7a
# B: beab9e7a
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 10915000: uvm_test_top.env.scoreboard [SCB] Transaction        1091 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10925000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 948 ===
# Operation Type: SLT
# Instruction Type: R_TYPE
# RS1: 7fffffff
# RS2: a812c7e6
# IMM: 00000000
# CE: 1
# RS1_ADDR: 13
# FUNCT3: 3
# PC: 7334228c
# RD_ADDR: 0e
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10925000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1092 Inputs *****
# Operation Type: OR
# RS1_ADDR: 01
# RS1: 8ab562c7
# RS2: ff2822e9
# IMM: fc8b6bdc
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: dfcf1eaf
# RD_ADDR: 03
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10925000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1092 Outputs *****
# RS1_ADDR: 01
# RS1: 8ab562c7
# RS2: ff2822e9
# IMM: 00000bdc
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: febf6bdf
# PC: dfcf1eaf
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 03
# RD: febf6bdf
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10925000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 10925000: uvm_test_top.env.scoreboard [SCB] A: 8ab562c7
# B: fc8b6bdc
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 10925000: uvm_test_top.env.scoreboard [SCB] Transaction        1092 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10935000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 949 ===
# Operation Type: XOR
# Instruction Type: R_TYPE
# RS1: e26d176b
# RS2: 8b461970
# IMM: eaa2c505
# CE: 1
# RS1_ADDR: 06
# FUNCT3: 6
# PC: 813595d6
# RD_ADDR: 1e
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10935000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1093 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 13
# RS1: 7fffffff
# RS2: a812c7e6
# IMM: 00000000
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 7334228c
# RD_ADDR: 0e
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10935000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1093 Outputs *****
# RS1_ADDR: 13
# RS1: 7fffffff
# RS2: a812c7e6
# IMM: 00000000
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 7334228c
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0e
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10935000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 10935000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: a812c7e6
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 10935000: uvm_test_top.env.scoreboard [SCB] Transaction        1093 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10945000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 950 ===
# Operation Type: SLT
# Instruction Type: I_TYPE
# RS1: 8ec1fbe9
# RS2: 00000000
# IMM: b831d83d
# CE: 1
# RS1_ADDR: 07
# FUNCT3: 5
# PC: 2fa483d3
# RD_ADDR: 08
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10945000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1094 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 06
# RS1: e26d176b
# RS2: 8b461970
# IMM: eaa2c505
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 813595d6
# RD_ADDR: 1e
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10945000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1094 Outputs *****
# RS1_ADDR: 06
# RS1: e26d176b
# RS2: 8b461970
# IMM: 00000505
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 692b0e1b
# PC: 813595d6
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1e
# RD: 692b0e1b
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10945000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 10945000: uvm_test_top.env.scoreboard [SCB] A: e26d176b
# B: 8b461970
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 10945000: uvm_test_top.env.scoreboard [SCB] Transaction        1094 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10955000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 951 ===
# Operation Type: OR
# Instruction Type: I_TYPE
# RS1: ffffffff
# RS2: 85b66746
# IMM: a40c9f2c
# CE: 1
# RS1_ADDR: 0f
# FUNCT3: 7
# PC: 9c7f674d
# RD_ADDR: 1f
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10955000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1095 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 07
# RS1: 8ec1fbe9
# RS2: 00000000
# IMM: b831d83d
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 2fa483d3
# RD_ADDR: 08
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10955000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1095 Outputs *****
# RS1_ADDR: 07
# RS1: 8ec1fbe9
# RS2: 00000000
# IMM: 0000083d
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 2fa483d3
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 08
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10955000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 10955000: uvm_test_top.env.scoreboard [SCB] A: 8ec1fbe9
# B: b831d83d
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 10955000: uvm_test_top.env.scoreboard [SCB] Transaction        1095 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10965000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 952 ===
# Operation Type: ADD
# Instruction Type: I_TYPE
# RS1: 7fffffff
# RS2: 956b895e
# IMM: fb4b3528
# CE: 1
# RS1_ADDR: 0d
# FUNCT3: 0
# PC: ea6558ea
# RD_ADDR: 17
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10965000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1096 Inputs *****
# Operation Type: OR
# RS1_ADDR: 0f
# RS1: ffffffff
# RS2: 85b66746
# IMM: a40c9f2c
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 9c7f674d
# RD_ADDR: 1f
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10965000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1096 Outputs *****
# RS1_ADDR: 0f
# RS1: ffffffff
# RS2: 85b66746
# IMM: 00000f2c
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# Y: ffffffff
# PC: 9c7f674d
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1f
# RD: ffffffff
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10965000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 10965000: uvm_test_top.env.scoreboard [SCB] A: ffffffff
# B: a40c9f2c
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 10965000: uvm_test_top.env.scoreboard [SCB] Transaction        1096 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10975000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 953 ===
# Operation Type: XOR
# Instruction Type: I_TYPE
# RS1: 000080fb
# RS2: 00008ed1
# IMM: 00000811
# CE: 1
# RS1_ADDR: 11
# FUNCT3: 4
# PC: f87920f9
# RD_ADDR: 0e
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10975000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1097 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 0d
# RS1: 7fffffff
# RS2: 956b895e
# IMM: fb4b3528
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: ea6558ea
# RD_ADDR: 17
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10975000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1097 Outputs *****
# RS1_ADDR: 0d
# RS1: 7fffffff
# RS2: 956b895e
# IMM: 00000528
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 7b4b3527
# PC: ea6558ea
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 17
# RD: 7b4b3527
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10975000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 10975000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: fb4b3528
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 10975000: uvm_test_top.env.scoreboard [SCB] Transaction        1097 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10985000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 954 ===
# Operation Type: AND
# Instruction Type: R_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 12
# FUNCT3: 0
# PC: 2057d305
# RD_ADDR: 15
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10985000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1098 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 11
# RS1: 000080fb
# RS2: 00008ed1
# IMM: 00000811
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# PC: f87920f9
# RD_ADDR: 0e
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10985000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1098 Outputs *****
# RS1_ADDR: 11
# RS1: 000080fb
# RS2: 00008ed1
# IMM: 00000811
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 000088ea
# PC: f87920f9
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0e
# RD: 000088ea
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10985000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 10985000: uvm_test_top.env.scoreboard [SCB] A: 000080fb
# B: 00000811
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 10985000: uvm_test_top.env.scoreboard [SCB] Transaction        1098 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 10995000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 955 ===
# Operation Type: SLT
# Instruction Type: I_TYPE
# RS1: 7fff7045
# RS2: de5b62d2
# IMM: e7b3e1ba
# CE: 1
# RS1_ADDR: 0d
# FUNCT3: 7
# PC: e2ab94d6
# RD_ADDR: 10
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 10995000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1099 Inputs *****
# Operation Type: AND
# RS1_ADDR: 12
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 2057d305
# RD_ADDR: 15
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 10995000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1099 Outputs *****
# RS1_ADDR: 12
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 0
# Instruction Type: R_TYPE
# Exception: 0000
# Y: ffff0000
# PC: 2057d305
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 15
# RD: ffff0000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 10995000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 10995000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 10995000: uvm_test_top.env.scoreboard [SCB] Transaction        1099 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 11005000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 956 ===
# Operation Type: GEU
# Instruction Type: I_TYPE
# RS1: c0e7f190
# RS2: 8271fa88
# IMM: cafa3ddc
# CE: 1
# RS1_ADDR: 1f
# FUNCT3: 5
# PC: ea389d0d
# RD_ADDR: 03
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 11005000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1100 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 0d
# RS1: 7fff7045
# RS2: de5b62d2
# IMM: e7b3e1ba
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# PC: e2ab94d6
# RD_ADDR: 10
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11005000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1100 Outputs *****
# RS1_ADDR: 0d
# RS1: 7fff7045
# RS2: de5b62d2
# IMM: 000001ba
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: e2ab94d6
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 10
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11005000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 11005000: uvm_test_top.env.scoreboard [SCB] A: 7fff7045
# B: e7b3e1ba
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 11005000: uvm_test_top.env.scoreboard [SCB] Transaction        1100 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 11015000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 957 ===
# Operation Type: SRL
# Instruction Type: R_TYPE
# RS1: d04a98f0
# RS2: 0000000a
# IMM: 00000006
# CE: 1
# RS1_ADDR: 1b
# FUNCT3: 2
# PC: 8126feed
# RD_ADDR: 02
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 11015000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1101 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 1f
# RS1: c0e7f190
# RS2: 8271fa88
# IMM: cafa3ddc
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: ea389d0d
# RD_ADDR: 03
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11015000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1101 Outputs *****
# RS1_ADDR: 1f
# RS1: c0e7f190
# RS2: 8271fa88
# IMM: 00000ddc
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: ea389d0d
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 03
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11015000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 11015000: uvm_test_top.env.scoreboard [SCB] A: c0e7f190
# B: cafa3ddc
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 11015000: uvm_test_top.env.scoreboard [SCB] Transaction        1101 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 11025000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 958 ===
# Operation Type: OR
# Instruction Type: I_TYPE
# RS1: 00000000
# RS2: 7fffffff
# IMM: d3fb60dd
# CE: 1
# RS1_ADDR: 09
# FUNCT3: 0
# PC: 2e66a29d
# RD_ADDR: 07
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 11025000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1102 Inputs *****
# Operation Type: SRL
# RS1_ADDR: 1b
# RS1: d04a98f0
# RS2: 0000000a
# IMM: 00000006
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 8126feed
# RD_ADDR: 02
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11025000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1102 Outputs *****
# RS1_ADDR: 1b
# RS1: d04a98f0
# RS2: 0000000a
# IMM: 00000006
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 003412a6
# PC: 8126feed
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 02
# RD: 003412a6
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11025000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SRL
# UVM_INFO scoreboard.sv(297) @ 11025000: uvm_test_top.env.scoreboard [SCB] A: d04a98f0
# B: 0000000a
# OP: 0100
# UVM_INFO scoreboard.sv(288) @ 11025000: uvm_test_top.env.scoreboard [SCB] Transaction        1102 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 11035000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 959 ===
# Operation Type: SUB
# Instruction Type: I_TYPE
# RS1: efbf8626
# RS2: c46f9c5e
# IMM: dfcaee3d
# CE: 1
# RS1_ADDR: 0f
# FUNCT3: 5
# PC: 4fe82052
# RD_ADDR: 0b
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 11035000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1103 Inputs *****
# Operation Type: OR
# RS1_ADDR: 09
# RS1: 00000000
# RS2: 7fffffff
# IMM: d3fb60dd
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 2e66a29d
# RD_ADDR: 07
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11035000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1103 Outputs *****
# RS1_ADDR: 09
# RS1: 00000000
# RS2: 7fffffff
# IMM: 000000dd
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: d3fb60dd
# PC: 2e66a29d
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 07
# RD: d3fb60dd
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11035000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 11035000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: d3fb60dd
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 11035000: uvm_test_top.env.scoreboard [SCB] Transaction        1103 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 11045000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 960 ===
# Operation Type: SLTU
# Instruction Type: I_TYPE
# RS1: cada44be
# RS2: 00000000
# IMM: aacce344
# CE: 1
# RS1_ADDR: 1c
# FUNCT3: 4
# PC: 78d12c0f
# RD_ADDR: 03
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 11045000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1104 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 0f
# RS1: efbf8626
# RS2: c46f9c5e
# IMM: dfcaee3d
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 4fe82052
# RD_ADDR: 0b
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11045000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1104 Outputs *****
# RS1_ADDR: 0f
# RS1: efbf8626
# RS2: c46f9c5e
# IMM: 00000e3d
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 0ff497e9
# PC: 4fe82052
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0b
# RD: 0ff497e9
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11045000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 11045000: uvm_test_top.env.scoreboard [SCB] A: efbf8626
# B: dfcaee3d
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 11045000: uvm_test_top.env.scoreboard [SCB] Transaction        1104 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 11055000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 961 ===
# Operation Type: AND
# Instruction Type: R_TYPE
# RS1: 9b7b1c80
# RS2: ffffffff
# IMM: 87e39673
# CE: 1
# RS1_ADDR: 11
# FUNCT3: 7
# PC: e7f513fe
# RD_ADDR: 1b
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 11055000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1105 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 1c
# RS1: cada44be
# RS2: 00000000
# IMM: aacce344
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 78d12c0f
# RD_ADDR: 03
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11055000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1105 Outputs *****
# RS1_ADDR: 1c
# RS1: cada44be
# RS2: 00000000
# IMM: 00000344
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 78d12c0f
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 03
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11055000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 11055000: uvm_test_top.env.scoreboard [SCB] A: cada44be
# B: aacce344
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 11055000: uvm_test_top.env.scoreboard [SCB] Transaction        1105 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 11065000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 962 ===
# Operation Type: GE
# Instruction Type: R_TYPE
# RS1: b9956ad6
# RS2: 7fffffff
# IMM: f53df34e
# CE: 1
# RS1_ADDR: 03
# FUNCT3: 6
# PC: 378c8ab1
# RD_ADDR: 12
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 11065000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1106 Inputs *****
# Operation Type: AND
# RS1_ADDR: 11
# RS1: 9b7b1c80
# RS2: ffffffff
# IMM: 87e39673
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# PC: e7f513fe
# RD_ADDR: 1b
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11065000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1106 Outputs *****
# RS1_ADDR: 11
# RS1: 9b7b1c80
# RS2: ffffffff
# IMM: 00000673
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 9b7b1c80
# PC: e7f513fe
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1b
# RD: 9b7b1c80
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11065000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 11065000: uvm_test_top.env.scoreboard [SCB] A: 9b7b1c80
# B: ffffffff
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 11065000: uvm_test_top.env.scoreboard [SCB] Transaction        1106 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 11075000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 963 ===
# Operation Type: NEQ
# Instruction Type: R_TYPE
# RS1: 0000f132
# RS2: 000058f2
# IMM: 00000492
# CE: 1
# RS1_ADDR: 16
# FUNCT3: 3
# PC: 5ae7e8c5
# RD_ADDR: 00
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 11075000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1107 Inputs *****
# Operation Type: GE
# RS1_ADDR: 03
# RS1: b9956ad6
# RS2: 7fffffff
# IMM: f53df34e
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 378c8ab1
# RD_ADDR: 12
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11075000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1107 Outputs *****
# RS1_ADDR: 03
# RS1: b9956ad6
# RS2: 7fffffff
# IMM: 0000034e
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 378c8ab1
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 12
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11075000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 11075000: uvm_test_top.env.scoreboard [SCB] A: b9956ad6
# B: 7fffffff
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 11075000: uvm_test_top.env.scoreboard [SCB] Transaction        1107 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 11085000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 964 ===
# Operation Type: EQ
# Instruction Type: R_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 0c
# FUNCT3: 2
# PC: 05aca39f
# RD_ADDR: 09
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 11085000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1108 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 16
# RS1: 0000f132
# RS2: 000058f2
# IMM: 00000492
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 5ae7e8c5
# RD_ADDR: 00
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11085000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1108 Outputs *****
# RS1_ADDR: 16
# RS1: 0000f132
# RS2: 000058f2
# IMM: 00000492
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 5ae7e8c5
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 00
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11085000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 11085000: uvm_test_top.env.scoreboard [SCB] A: 0000f132
# B: 000058f2
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 11085000: uvm_test_top.env.scoreboard [SCB] Transaction        1108 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 11095000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 965 ===
# Operation Type: GE
# Instruction Type: I_TYPE
# RS1: 00009559
# RS2: c08c33b1
# IMM: e795e174
# CE: 1
# RS1_ADDR: 07
# FUNCT3: 7
# PC: 6e3f4e4b
# RD_ADDR: 0d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 11095000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1109 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 0c
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 05aca39f
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11095000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1109 Outputs *****
# RS1_ADDR: 0c
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 2
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 05aca39f
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11095000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 11095000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 11095000: uvm_test_top.env.scoreboard [SCB] Transaction        1109 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 11105000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 966 ===
# Operation Type: ADD
# Instruction Type: I_TYPE
# RS1: 965cc574
# RS2: e3e9e830
# IMM: 9157e9cf
# CE: 1
# RS1_ADDR: 14
# FUNCT3: 0
# PC: bf5256c9
# RD_ADDR: 01
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 11105000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1110 Inputs *****
# Operation Type: GE
# RS1_ADDR: 07
# RS1: 00009559
# RS2: c08c33b1
# IMM: e795e174
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 6e3f4e4b
# RD_ADDR: 0d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11105000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1110 Outputs *****
# RS1_ADDR: 07
# RS1: 00009559
# RS2: c08c33b1
# IMM: 00000174
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 6e3f4e4b
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0d
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11105000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 11105000: uvm_test_top.env.scoreboard [SCB] A: 00009559
# B: e795e174
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 11105000: uvm_test_top.env.scoreboard [SCB] Transaction        1110 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 11115000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 967 ===
# Operation Type: SUB
# Instruction Type: I_TYPE
# RS1: dff80ae1
# RS2: 8686b2a9
# IMM: ca998789
# CE: 1
# RS1_ADDR: 12
# FUNCT3: 3
# PC: d804542d
# RD_ADDR: 0e
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 11115000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1111 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 14
# RS1: 965cc574
# RS2: e3e9e830
# IMM: 9157e9cf
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# PC: bf5256c9
# RD_ADDR: 01
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11115000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1111 Outputs *****
# RS1_ADDR: 14
# RS1: 965cc574
# RS2: e3e9e830
# IMM: 000009cf
# FUNCT3: 0
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 27b4af43
# PC: bf5256c9
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 01
# RD: 27b4af43
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11115000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 11115000: uvm_test_top.env.scoreboard [SCB] A: 965cc574
# B: 9157e9cf
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 11115000: uvm_test_top.env.scoreboard [SCB] Transaction        1111 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 11125000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 968 ===
# Operation Type: SLT
# Instruction Type: I_TYPE
# RS1: 7fffffff
# RS2: 00000000
# IMM: f0575450
# CE: 1
# RS1_ADDR: 09
# FUNCT3: 1
# PC: 913723c2
# RD_ADDR: 1c
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 11125000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1112 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 12
# RS1: dff80ae1
# RS2: 8686b2a9
# IMM: ca998789
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: d804542d
# RD_ADDR: 0e
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11125000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1112 Outputs *****
# RS1_ADDR: 12
# RS1: dff80ae1
# RS2: 8686b2a9
# IMM: 00000789
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 155e8358
# PC: d804542d
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0e
# RD: 155e8358
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11125000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 11125000: uvm_test_top.env.scoreboard [SCB] A: dff80ae1
# B: ca998789
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 11125000: uvm_test_top.env.scoreboard [SCB] Transaction        1112 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 11135000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 969 ===
# Operation Type: XOR
# Instruction Type: I_TYPE
# RS1: b043e35f
# RS2: f5c25574
# IMM: e6e8c4d8
# CE: 1
# RS1_ADDR: 07
# FUNCT3: 1
# PC: 620463d2
# RD_ADDR: 01
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 11135000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1113 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 09
# RS1: 7fffffff
# RS2: 00000000
# IMM: f0575450
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 913723c2
# RD_ADDR: 1c
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11135000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1113 Outputs *****
# RS1_ADDR: 09
# RS1: 7fffffff
# RS2: 00000000
# IMM: 00000450
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 913723c2
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1c
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11135000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 11135000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: f0575450
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 11135000: uvm_test_top.env.scoreboard [SCB] Transaction        1113 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 11145000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 970 ===
# Operation Type: SUB
# Instruction Type: I_TYPE
# RS1: 94e2373f
# RS2: 9f8d2da6
# IMM: 00000000
# CE: 1
# RS1_ADDR: 1a
# FUNCT3: 3
# PC: 9fa0edae
# RD_ADDR: 1e
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 11145000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1114 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 07
# RS1: b043e35f
# RS2: f5c25574
# IMM: e6e8c4d8
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 620463d2
# RD_ADDR: 01
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11145000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1114 Outputs *****
# RS1_ADDR: 07
# RS1: b043e35f
# RS2: f5c25574
# IMM: 000004d8
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 56ab2787
# PC: 620463d2
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 01
# RD: 56ab2787
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11145000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 11145000: uvm_test_top.env.scoreboard [SCB] A: b043e35f
# B: e6e8c4d8
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 11145000: uvm_test_top.env.scoreboard [SCB] Transaction        1114 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 11155000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 971 ===
# Operation Type: SUB
# Instruction Type: R_TYPE
# RS1: ffffffff
# RS2: 8385b609
# IMM: cc246bbb
# CE: 1
# RS1_ADDR: 15
# FUNCT3: 7
# PC: 11f4bc9b
# RD_ADDR: 1c
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 11155000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1115 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 1a
# RS1: 94e2373f
# RS2: 9f8d2da6
# IMM: 00000000
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 9fa0edae
# RD_ADDR: 1e
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11155000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1115 Outputs *****
# RS1_ADDR: 1a
# RS1: 94e2373f
# RS2: 9f8d2da6
# IMM: 00000000
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 94e2373f
# PC: 9fa0edae
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1e
# RD: 94e2373f
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11155000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 11155000: uvm_test_top.env.scoreboard [SCB] A: 94e2373f
# B: 00000000
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 11155000: uvm_test_top.env.scoreboard [SCB] Transaction        1115 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 11165000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 972 ===
# Operation Type: EQ
# Instruction Type: R_TYPE
# RS1: 7fffffff
# RS2: c23b319a
# IMM: d9967798
# CE: 1
# RS1_ADDR: 1e
# FUNCT3: 6
# PC: 26878f9f
# RD_ADDR: 1c
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 11165000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1116 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 15
# RS1: ffffffff
# RS2: 8385b609
# IMM: cc246bbb
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 11f4bc9b
# RD_ADDR: 1c
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11165000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1116 Outputs *****
# RS1_ADDR: 15
# RS1: ffffffff
# RS2: 8385b609
# IMM: 00000bbb
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 7c7a49f6
# PC: 11f4bc9b
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1c
# RD: 7c7a49f6
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11165000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 11165000: uvm_test_top.env.scoreboard [SCB] A: ffffffff
# B: 8385b609
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 11165000: uvm_test_top.env.scoreboard [SCB] Transaction        1116 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 11175000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 973 ===
# Operation Type: GEU
# Instruction Type: I_TYPE
# RS1: 0000aea4
# RS2: 00008f16
# IMM: 00000e1d
# CE: 1
# RS1_ADDR: 16
# FUNCT3: 7
# PC: 758320a0
# RD_ADDR: 1f
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 11175000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1117 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 1e
# RS1: 7fffffff
# RS2: c23b319a
# IMM: d9967798
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 26878f9f
# RD_ADDR: 1c
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11175000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1117 Outputs *****
# RS1_ADDR: 1e
# RS1: 7fffffff
# RS2: c23b319a
# IMM: 00000798
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 26878f9f
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1c
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11175000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 11175000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: c23b319a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 11175000: uvm_test_top.env.scoreboard [SCB] Transaction        1117 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 11185000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 974 ===
# Operation Type: SUB
# Instruction Type: R_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 0a
# FUNCT3: 4
# PC: 25c214b7
# RD_ADDR: 01
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 11185000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1118 Inputs *****
# Operation Type: GEU
# RS1_ADDR: 16
# RS1: 0000aea4
# RS2: 00008f16
# IMM: 00000e1d
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 758320a0
# RD_ADDR: 1f
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11185000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1118 Outputs *****
# RS1_ADDR: 16
# RS1: 0000aea4
# RS2: 00008f16
# IMM: 00000e1d
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 758320a0
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1f
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11185000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GEU
# UVM_INFO scoreboard.sv(297) @ 11185000: uvm_test_top.env.scoreboard [SCB] A: 0000aea4
# B: 00000e1d
# OP: 2000
# UVM_INFO scoreboard.sv(288) @ 11185000: uvm_test_top.env.scoreboard [SCB] Transaction        1118 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 11195000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 975 ===
# Operation Type: NEQ
# Instruction Type: R_TYPE
# RS1: a1fa67f7
# RS2: 0000fd6e
# IMM: cadd0019
# CE: 1
# RS1_ADDR: 19
# FUNCT3: 7
# PC: 166e46c0
# RD_ADDR: 15
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 11195000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1119 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 0a
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 25c214b7
# RD_ADDR: 01
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11195000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1119 Outputs *****
# RS1_ADDR: 0a
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 25c214b7
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 01
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11195000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 11195000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 11195000: uvm_test_top.env.scoreboard [SCB] Transaction        1119 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 11205000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 976 ===
# Operation Type: SLT
# Instruction Type: R_TYPE
# RS1: 8139884b
# RS2: c911ab2c
# IMM: f2c5112f
# CE: 1
# RS1_ADDR: 1b
# FUNCT3: 5
# PC: 4686c061
# RD_ADDR: 12
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 11205000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1120 Inputs *****
# Operation Type: NEQ
# RS1_ADDR: 19
# RS1: a1fa67f7
# RS2: 0000fd6e
# IMM: cadd0019
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 166e46c0
# RD_ADDR: 15
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11205000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1120 Outputs *****
# RS1_ADDR: 19
# RS1: a1fa67f7
# RS2: 0000fd6e
# IMM: 00000019
# FUNCT3: 7
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 166e46c0
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 15
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11205000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: NEQ
# UVM_INFO scoreboard.sv(297) @ 11205000: uvm_test_top.env.scoreboard [SCB] A: a1fa67f7
# B: 0000fd6e
# OP: 0800
# UVM_INFO scoreboard.sv(288) @ 11205000: uvm_test_top.env.scoreboard [SCB] Transaction        1120 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 11215000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 977 ===
# Operation Type: SLT
# Instruction Type: R_TYPE
# RS1: d9004142
# RS2: d9004142
# IMM: 91eb2dd5
# CE: 1
# RS1_ADDR: 0e
# FUNCT3: 1
# PC: 529bed3e
# RD_ADDR: 01
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 11215000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1121 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 1b
# RS1: 8139884b
# RS2: c911ab2c
# IMM: f2c5112f
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 4686c061
# RD_ADDR: 12
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11215000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1121 Outputs *****
# RS1_ADDR: 1b
# RS1: 8139884b
# RS2: c911ab2c
# IMM: 0000012f
# FUNCT3: 5
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 4686c061
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 12
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11215000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 11215000: uvm_test_top.env.scoreboard [SCB] A: 8139884b
# B: c911ab2c
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 11215000: uvm_test_top.env.scoreboard [SCB] Transaction        1121 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 11225000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 978 ===
# Operation Type: GE
# Instruction Type: R_TYPE
# RS1: 7fffffff
# RS2: caee36f6
# IMM: 00000000
# CE: 1
# RS1_ADDR: 10
# FUNCT3: 4
# PC: 9977053e
# RD_ADDR: 18
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 11225000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1122 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 0e
# RS1: d9004142
# RS2: d9004142
# IMM: 91eb2dd5
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 529bed3e
# RD_ADDR: 01
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11225000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1122 Outputs *****
# RS1_ADDR: 0e
# RS1: d9004142
# RS2: d9004142
# IMM: 00000dd5
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 529bed3e
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 01
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11225000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 11225000: uvm_test_top.env.scoreboard [SCB] A: d9004142
# B: d9004142
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 11225000: uvm_test_top.env.scoreboard [SCB] Transaction        1122 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 11235000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 979 ===
# Operation Type: ADD
# Instruction Type: I_TYPE
# RS1: f84f7385
# RS2: a91ba9df
# IMM: 92d036ed
# CE: 1
# RS1_ADDR: 06
# FUNCT3: 3
# PC: 2d58bfa5
# RD_ADDR: 10
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 11235000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1123 Inputs *****
# Operation Type: GE
# RS1_ADDR: 10
# RS1: 7fffffff
# RS2: caee36f6
# IMM: 00000000
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 9977053e
# RD_ADDR: 18
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11235000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1123 Outputs *****
# RS1_ADDR: 10
# RS1: 7fffffff
# RS2: caee36f6
# IMM: 00000000
# FUNCT3: 4
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: 9977053e
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 18
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11235000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: GE
# UVM_INFO scoreboard.sv(297) @ 11235000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: caee36f6
# OP: 1000
# UVM_INFO scoreboard.sv(288) @ 11235000: uvm_test_top.env.scoreboard [SCB] Transaction        1123 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 11245000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 980 ===
# Operation Type: XOR
# Instruction Type: I_TYPE
# RS1: 00000000
# RS2: 8995e941
# IMM: f9c79a7d
# CE: 1
# RS1_ADDR: 1d
# FUNCT3: 3
# PC: d4cabf37
# RD_ADDR: 1f
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 11245000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1124 Inputs *****
# Operation Type: ADD
# RS1_ADDR: 06
# RS1: f84f7385
# RS2: a91ba9df
# IMM: 92d036ed
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 2d58bfa5
# RD_ADDR: 10
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11245000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1124 Outputs *****
# RS1_ADDR: 06
# RS1: f84f7385
# RS2: a91ba9df
# IMM: 000006ed
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 8b1faa72
# PC: 2d58bfa5
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 10
# RD: 8b1faa72
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11245000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: ADD
# UVM_INFO scoreboard.sv(297) @ 11245000: uvm_test_top.env.scoreboard [SCB] A: f84f7385
# B: 92d036ed
# OP: 0001
# UVM_INFO scoreboard.sv(288) @ 11245000: uvm_test_top.env.scoreboard [SCB] Transaction        1124 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 11255000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 981 ===
# Operation Type: AND
# Instruction Type: I_TYPE
# RS1: ffffffff
# RS2: e3332689
# IMM: ccb5c494
# CE: 1
# RS1_ADDR: 15
# FUNCT3: 1
# PC: 8d08fc17
# RD_ADDR: 1d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 11255000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1125 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 1d
# RS1: 00000000
# RS2: 8995e941
# IMM: f9c79a7d
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: d4cabf37
# RD_ADDR: 1f
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11255000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1125 Outputs *****
# RS1_ADDR: 1d
# RS1: 00000000
# RS2: 8995e941
# IMM: 00000a7d
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: f9c79a7d
# PC: d4cabf37
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1f
# RD: f9c79a7d
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11255000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 11255000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: f9c79a7d
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 11255000: uvm_test_top.env.scoreboard [SCB] Transaction        1125 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 11265000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 982 ===
# Operation Type: EQ
# Instruction Type: I_TYPE
# RS1: 98a76b09
# RS2: 7fffffff
# IMM: a18ee019
# CE: 1
# RS1_ADDR: 1a
# FUNCT3: 6
# PC: 5968c2df
# RD_ADDR: 1a
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 11265000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1126 Inputs *****
# Operation Type: AND
# RS1_ADDR: 15
# RS1: ffffffff
# RS2: e3332689
# IMM: ccb5c494
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 8d08fc17
# RD_ADDR: 1d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11265000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1126 Outputs *****
# RS1_ADDR: 15
# RS1: ffffffff
# RS2: e3332689
# IMM: 00000494
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# Y: ccb5c494
# PC: 8d08fc17
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1d
# RD: ccb5c494
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11265000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: AND
# UVM_INFO scoreboard.sv(297) @ 11265000: uvm_test_top.env.scoreboard [SCB] A: ffffffff
# B: ccb5c494
# OP: 0040
# UVM_INFO scoreboard.sv(288) @ 11265000: uvm_test_top.env.scoreboard [SCB] Transaction        1126 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 11275000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 983 ===
# Operation Type: XOR
# Instruction Type: R_TYPE
# RS1: 000020b9
# RS2: 00007bd5
# IMM: 00000f31
# CE: 1
# RS1_ADDR: 07
# FUNCT3: 1
# PC: dfb64067
# RD_ADDR: 16
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 11275000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1127 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 1a
# RS1: 98a76b09
# RS2: 7fffffff
# IMM: a18ee019
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 5968c2df
# RD_ADDR: 1a
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11275000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1127 Outputs *****
# RS1_ADDR: 1a
# RS1: 98a76b09
# RS2: 7fffffff
# IMM: 00000019
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 5968c2df
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1a
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11275000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 11275000: uvm_test_top.env.scoreboard [SCB] A: 98a76b09
# B: a18ee019
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 11275000: uvm_test_top.env.scoreboard [SCB] Transaction        1127 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 11285000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 984 ===
# Operation Type: XOR
# Instruction Type: I_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 4
# PC: 386380a5
# RD_ADDR: 12
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 11285000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1128 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 07
# RS1: 000020b9
# RS2: 00007bd5
# IMM: 00000f31
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# PC: dfb64067
# RD_ADDR: 16
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11285000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1128 Outputs *****
# RS1_ADDR: 07
# RS1: 000020b9
# RS2: 00007bd5
# IMM: 00000f31
# FUNCT3: 1
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00005b6c
# PC: dfb64067
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 16
# RD: 00005b6c
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11285000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 11285000: uvm_test_top.env.scoreboard [SCB] A: 000020b9
# B: 00007bd5
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 11285000: uvm_test_top.env.scoreboard [SCB] Transaction        1128 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 11295000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 985 ===
# Operation Type: SLTU
# Instruction Type: I_TYPE
# RS1: 0000ddd7
# RS2: a1842124
# IMM: ecdd87c2
# CE: 1
# RS1_ADDR: 1a
# FUNCT3: 6
# PC: 4af7c614
# RD_ADDR: 1c
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 11295000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1129 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 00
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 386380a5
# RD_ADDR: 12
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11295000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1129 Outputs *****
# RS1_ADDR: 00
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 4
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: 386380a5
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 12
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11295000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 11295000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 11295000: uvm_test_top.env.scoreboard [SCB] Transaction        1129 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 11305000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 986 ===
# Operation Type: SLTU
# Instruction Type: I_TYPE
# RS1: 9ebc555f
# RS2: fe71f446
# IMM: c9309af5
# CE: 1
# RS1_ADDR: 16
# FUNCT3: 1
# PC: 8876ccdc
# RD_ADDR: 0e
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 11305000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1130 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 1a
# RS1: 0000ddd7
# RS2: a1842124
# IMM: ecdd87c2
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 4af7c614
# RD_ADDR: 1c
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11305000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1130 Outputs *****
# RS1_ADDR: 1a
# RS1: 0000ddd7
# RS2: a1842124
# IMM: 000007c2
# FUNCT3: 6
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 4af7c614
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1c
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11305000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 11305000: uvm_test_top.env.scoreboard [SCB] A: 0000ddd7
# B: ecdd87c2
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 11305000: uvm_test_top.env.scoreboard [SCB] Transaction        1130 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 11315000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 987 ===
# Operation Type: XOR
# Instruction Type: I_TYPE
# RS1: b824d757
# RS2: b5ebf496
# IMM: c663638a
# CE: 1
# RS1_ADDR: 18
# FUNCT3: 3
# PC: 9f4925ab
# RD_ADDR: 07
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 11315000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1131 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 16
# RS1: 9ebc555f
# RS2: fe71f446
# IMM: c9309af5
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 8876ccdc
# RD_ADDR: 0e
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11315000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1131 Outputs *****
# RS1_ADDR: 16
# RS1: 9ebc555f
# RS2: fe71f446
# IMM: 00000af5
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 8876ccdc
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0e
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11315000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 11315000: uvm_test_top.env.scoreboard [SCB] A: 9ebc555f
# B: c9309af5
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 11315000: uvm_test_top.env.scoreboard [SCB] Transaction        1131 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 11325000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 988 ===
# Operation Type: SLTU
# Instruction Type: I_TYPE
# RS1: 00000000
# RS2: 7fffffff
# IMM: 81c274c3
# CE: 1
# RS1_ADDR: 1c
# FUNCT3: 7
# PC: ab25bd1c
# RD_ADDR: 19
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 11325000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1132 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 18
# RS1: b824d757
# RS2: b5ebf496
# IMM: c663638a
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 9f4925ab
# RD_ADDR: 07
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11325000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1132 Outputs *****
# RS1_ADDR: 18
# RS1: b824d757
# RS2: b5ebf496
# IMM: 0000038a
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 7e47b4dd
# PC: 9f4925ab
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 07
# RD: 7e47b4dd
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11325000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 11325000: uvm_test_top.env.scoreboard [SCB] A: b824d757
# B: c663638a
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 11325000: uvm_test_top.env.scoreboard [SCB] Transaction        1132 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 11335000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 989 ===
# Operation Type: OR
# Instruction Type: R_TYPE
# RS1: 99c2ff45
# RS2: 8b076442
# IMM: 9f912016
# CE: 1
# RS1_ADDR: 18
# FUNCT3: 3
# PC: 01bdf501
# RD_ADDR: 0c
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 11335000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1133 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 1c
# RS1: 00000000
# RS2: 7fffffff
# IMM: 81c274c3
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# PC: ab25bd1c
# RD_ADDR: 19
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11335000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1133 Outputs *****
# RS1_ADDR: 1c
# RS1: 00000000
# RS2: 7fffffff
# IMM: 000004c3
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: ab25bd1c
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 19
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11335000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 11335000: uvm_test_top.env.scoreboard [SCB] A: 00000000
# B: 81c274c3
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 11335000: uvm_test_top.env.scoreboard [SCB] Transaction        1133 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 11345000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 990 ===
# Operation Type: XOR
# Instruction Type: I_TYPE
# RS1: ed383d40
# RS2: 00000000
# IMM: c38830df
# CE: 1
# RS1_ADDR: 10
# FUNCT3: 7
# PC: d86cbbf6
# RD_ADDR: 0d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 11345000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1134 Inputs *****
# Operation Type: OR
# RS1_ADDR: 18
# RS1: 99c2ff45
# RS2: 8b076442
# IMM: 9f912016
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 01bdf501
# RD_ADDR: 0c
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11345000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1134 Outputs *****
# RS1_ADDR: 18
# RS1: 99c2ff45
# RS2: 8b076442
# IMM: 00000016
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 9bc7ff47
# PC: 01bdf501
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0c
# RD: 9bc7ff47
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11345000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: OR
# UVM_INFO scoreboard.sv(297) @ 11345000: uvm_test_top.env.scoreboard [SCB] A: 99c2ff45
# B: 8b076442
# OP: 0020
# UVM_INFO scoreboard.sv(288) @ 11345000: uvm_test_top.env.scoreboard [SCB] Transaction        1134 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 11355000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 991 ===
# Operation Type: SUB
# Instruction Type: I_TYPE
# RS1: ffffffff
# RS2: 88bed467
# IMM: d4a6ffef
# CE: 1
# RS1_ADDR: 19
# FUNCT3: 3
# PC: 39836561
# RD_ADDR: 1a
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 11355000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1135 Inputs *****
# Operation Type: XOR
# RS1_ADDR: 10
# RS1: ed383d40
# RS2: 00000000
# IMM: c38830df
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# PC: d86cbbf6
# RD_ADDR: 0d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11355000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1135 Outputs *****
# RS1_ADDR: 10
# RS1: ed383d40
# RS2: 00000000
# IMM: 000000df
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 2eb00d9f
# PC: d86cbbf6
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0d
# RD: 2eb00d9f
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11355000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: XOR
# UVM_INFO scoreboard.sv(297) @ 11355000: uvm_test_top.env.scoreboard [SCB] A: ed383d40
# B: c38830df
# OP: 0010
# UVM_INFO scoreboard.sv(288) @ 11355000: uvm_test_top.env.scoreboard [SCB] Transaction        1135 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 11365000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 992 ===
# Operation Type: SLL
# Instruction Type: I_TYPE
# RS1: 7fffffff
# RS2: 00000007
# IMM: 0000000b
# CE: 1
# RS1_ADDR: 1c
# FUNCT3: 3
# PC: 0622291a
# RD_ADDR: 17
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 11365000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1136 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 19
# RS1: ffffffff
# RS2: 88bed467
# IMM: d4a6ffef
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 39836561
# RD_ADDR: 1a
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11365000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1136 Outputs *****
# RS1_ADDR: 19
# RS1: ffffffff
# RS2: 88bed467
# IMM: 00000fef
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 2b590010
# PC: 39836561
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1a
# RD: 2b590010
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11365000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 11365000: uvm_test_top.env.scoreboard [SCB] A: ffffffff
# B: d4a6ffef
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 11365000: uvm_test_top.env.scoreboard [SCB] Transaction        1136 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 11375000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 993 ===
# Operation Type: EQ
# Instruction Type: R_TYPE
# RS1: 0000c78b
# RS2: 0000b607
# IMM: 000003e5
# CE: 1
# RS1_ADDR: 13
# FUNCT3: 6
# PC: 803001d9
# RD_ADDR: 0b
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 11375000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1137 Inputs *****
# Operation Type: SLL
# RS1_ADDR: 1c
# RS1: 7fffffff
# RS2: 00000007
# IMM: 0000000b
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 0622291a
# RD_ADDR: 17
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11375000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1137 Outputs *****
# RS1_ADDR: 1c
# RS1: 7fffffff
# RS2: 00000007
# IMM: 0000000b
# FUNCT3: 3
# Instruction Type: I_TYPE
# Exception: 0000
# Y: fffff800
# PC: 0622291a
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 17
# RD: fffff800
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11375000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLL
# UVM_INFO scoreboard.sv(297) @ 11375000: uvm_test_top.env.scoreboard [SCB] A: 7fffffff
# B: 0000000b
# OP: 0080
# UVM_INFO scoreboard.sv(288) @ 11375000: uvm_test_top.env.scoreboard [SCB] Transaction        1137 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 11385000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 994 ===
# Operation Type: EQ
# Instruction Type: I_TYPE
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# CE: 1
# RS1_ADDR: 11
# FUNCT3: 1
# PC: 4d997aae
# RD_ADDR: 1d
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 11385000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1138 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 13
# RS1: 0000c78b
# RS2: 0000b607
# IMM: 000003e5
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# PC: 803001d9
# RD_ADDR: 0b
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11385000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1138 Outputs *****
# RS1_ADDR: 13
# RS1: 0000c78b
# RS2: 0000b607
# IMM: 000003e5
# FUNCT3: 6
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: 803001d9
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 0b
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11385000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 11385000: uvm_test_top.env.scoreboard [SCB] A: 0000c78b
# B: 0000b607
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 11385000: uvm_test_top.env.scoreboard [SCB] Transaction        1138 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 11395000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 995 ===
# Operation Type: SLT
# Instruction Type: I_TYPE
# RS1: 891ab51b
# RS2: 0000f946
# IMM: a815e2af
# CE: 1
# RS1_ADDR: 00
# FUNCT3: 2
# PC: ca2fb9e7
# RD_ADDR: 17
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 11395000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1139 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 11
# RS1: ffff0000
# RS2: ffff0000
# IMM: ffff0000
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# PC: 4d997aae
# RD_ADDR: 1d
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11395000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1139 Outputs *****
# RS1_ADDR: 11
# RS1: ffff0000
# RS2: ffff0000
# IMM: 00000000
# FUNCT3: 1
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: 4d997aae
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 1d
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11395000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 11395000: uvm_test_top.env.scoreboard [SCB] A: ffff0000
# B: ffff0000
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 11395000: uvm_test_top.env.scoreboard [SCB] Transaction        1139 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 11405000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 996 ===
# Operation Type: SLTU
# Instruction Type: I_TYPE
# RS1: f885fc57
# RS2: bc7c3c0e
# IMM: e7369ae4
# CE: 1
# RS1_ADDR: 0d
# FUNCT3: 5
# PC: f5072a36
# RD_ADDR: 06
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 11405000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1140 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 00
# RS1: 891ab51b
# RS2: 0000f946
# IMM: a815e2af
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# PC: ca2fb9e7
# RD_ADDR: 17
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11405000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1140 Outputs *****
# RS1_ADDR: 00
# RS1: 891ab51b
# RS2: 0000f946
# IMM: 000002af
# FUNCT3: 2
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000001
# PC: ca2fb9e7
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 17
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11405000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 11405000: uvm_test_top.env.scoreboard [SCB] A: 891ab51b
# B: a815e2af
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 11405000: uvm_test_top.env.scoreboard [SCB] Transaction        1140 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 11415000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 997 ===
# Operation Type: SUB
# Instruction Type: I_TYPE
# RS1: 839abd54
# RS2: cb6b09e5
# IMM: a1823bd4
# CE: 1
# RS1_ADDR: 0c
# FUNCT3: 7
# PC: fe805fcd
# RD_ADDR: 17
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 11415000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1141 Inputs *****
# Operation Type: SLTU
# RS1_ADDR: 0d
# RS1: f885fc57
# RS2: bc7c3c0e
# IMM: e7369ae4
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# PC: f5072a36
# RD_ADDR: 06
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11415000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1141 Outputs *****
# RS1_ADDR: 0d
# RS1: f885fc57
# RS2: bc7c3c0e
# IMM: 00000ae4
# FUNCT3: 5
# Instruction Type: I_TYPE
# Exception: 0000
# Y: 00000000
# PC: f5072a36
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 06
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11415000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLTU
# UVM_INFO scoreboard.sv(297) @ 11415000: uvm_test_top.env.scoreboard [SCB] A: f885fc57
# B: e7369ae4
# OP: 0008
# UVM_INFO scoreboard.sv(288) @ 11415000: uvm_test_top.env.scoreboard [SCB] Transaction        1141 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 11425000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 998 ===
# Operation Type: SLT
# Instruction Type: R_TYPE
# RS1: e7ce893f
# RS2: 7fffffff
# IMM: 00000000
# CE: 1
# RS1_ADDR: 09
# FUNCT3: 3
# PC: c60bf80f
# RD_ADDR: 04
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 11425000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1142 Inputs *****
# Operation Type: SUB
# RS1_ADDR: 0c
# RS1: 839abd54
# RS2: cb6b09e5
# IMM: a1823bd4
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# PC: fe805fcd
# RD_ADDR: 17
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11425000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1142 Outputs *****
# RS1_ADDR: 0c
# RS1: 839abd54
# RS2: cb6b09e5
# IMM: 00000bd4
# FUNCT3: 7
# Instruction Type: I_TYPE
# Exception: 0000
# Y: e2188180
# PC: fe805fcd
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 17
# RD: e2188180
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11425000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SUB
# UVM_INFO scoreboard.sv(297) @ 11425000: uvm_test_top.env.scoreboard [SCB] A: 839abd54
# B: a1823bd4
# OP: 0002
# UVM_INFO scoreboard.sv(288) @ 11425000: uvm_test_top.env.scoreboard [SCB] Transaction        1142 successfully verified!
# UVM_INFO sequencer.sv(1301) @ 11435000: uvm_test_top.env.agent.sequencer@@seq [SCENARIO] 
# === Random Scenario 999 ===
# Operation Type: EQ
# Instruction Type: R_TYPE
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# CE: 1
# RS1_ADDR: 01
# FUNCT3: 3
# PC: fe24f060
# RD_ADDR: 09
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(179) @ 11435000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1143 Inputs *****
# Operation Type: SLT
# RS1_ADDR: 09
# RS1: e7ce893f
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: c60bf80f
# RD_ADDR: 04
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11435000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1143 Outputs *****
# RS1_ADDR: 09
# RS1: e7ce893f
# RS2: 7fffffff
# IMM: 00000000
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000001
# PC: c60bf80f
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 04
# RD: 00000001
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11435000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: SLT
# UVM_INFO scoreboard.sv(297) @ 11435000: uvm_test_top.env.scoreboard [SCB] A: e7ce893f
# B: 7fffffff
# OP: 0004
# UVM_INFO scoreboard.sv(288) @ 11435000: uvm_test_top.env.scoreboard [SCB] Transaction        1143 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 11445000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1144 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11445000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1144 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11445000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 11445000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 11445000: uvm_test_top.env.scoreboard [SCB] Transaction        1144 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 11455000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1145 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11455000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1145 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11455000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 11455000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 11455000: uvm_test_top.env.scoreboard [SCB] Transaction        1145 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 11465000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1146 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11465000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1146 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11465000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 11465000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 11465000: uvm_test_top.env.scoreboard [SCB] Transaction        1146 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 11475000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1147 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11475000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1147 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11475000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 11475000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 11475000: uvm_test_top.env.scoreboard [SCB] Transaction        1147 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 11485000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1148 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11485000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1148 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11485000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 11485000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 11485000: uvm_test_top.env.scoreboard [SCB] Transaction        1148 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 11495000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1149 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11495000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1149 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11495000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 11495000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 11495000: uvm_test_top.env.scoreboard [SCB] Transaction        1149 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 11505000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1150 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11505000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1150 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11505000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 11505000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 11505000: uvm_test_top.env.scoreboard [SCB] Transaction        1150 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 11515000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1151 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11515000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1151 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11515000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 11515000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 11515000: uvm_test_top.env.scoreboard [SCB] Transaction        1151 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 11525000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1152 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11525000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1152 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11525000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 11525000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 11525000: uvm_test_top.env.scoreboard [SCB] Transaction        1152 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 11535000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1153 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11535000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1153 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11535000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 11535000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 11535000: uvm_test_top.env.scoreboard [SCB] Transaction        1153 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 11545000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1154 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11545000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1154 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11545000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 11545000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 11545000: uvm_test_top.env.scoreboard [SCB] Transaction        1154 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 11555000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1155 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11555000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1155 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11555000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 11555000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 11555000: uvm_test_top.env.scoreboard [SCB] Transaction        1155 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 11565000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1156 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11565000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1156 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11565000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 11565000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 11565000: uvm_test_top.env.scoreboard [SCB] Transaction        1156 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 11575000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1157 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11575000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1157 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11575000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 11575000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 11575000: uvm_test_top.env.scoreboard [SCB] Transaction        1157 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 11585000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1158 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11585000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1158 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11585000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 11585000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 11585000: uvm_test_top.env.scoreboard [SCB] Transaction        1158 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 11595000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1159 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11595000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1159 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11595000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 11595000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 11595000: uvm_test_top.env.scoreboard [SCB] Transaction        1159 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 11605000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1160 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11605000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1160 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11605000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 11605000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 11605000: uvm_test_top.env.scoreboard [SCB] Transaction        1160 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 11615000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1161 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11615000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1161 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11615000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 11615000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 11615000: uvm_test_top.env.scoreboard [SCB] Transaction        1161 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 11625000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1162 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11625000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1162 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11625000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 11625000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 11625000: uvm_test_top.env.scoreboard [SCB] Transaction        1162 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 11635000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1163 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11635000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1163 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11635000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 11635000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 11635000: uvm_test_top.env.scoreboard [SCB] Transaction        1163 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 11645000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1164 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11645000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1164 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11645000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 11645000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 11645000: uvm_test_top.env.scoreboard [SCB] Transaction        1164 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 11655000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1165 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11655000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1165 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11655000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 11655000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 11655000: uvm_test_top.env.scoreboard [SCB] Transaction        1165 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 11665000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1166 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11665000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1166 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11665000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 11665000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 11665000: uvm_test_top.env.scoreboard [SCB] Transaction        1166 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 11675000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1167 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11675000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1167 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11675000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 11675000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 11675000: uvm_test_top.env.scoreboard [SCB] Transaction        1167 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 11685000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1168 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11685000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1168 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11685000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 11685000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 11685000: uvm_test_top.env.scoreboard [SCB] Transaction        1168 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 11695000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1169 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11695000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1169 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11695000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 11695000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 11695000: uvm_test_top.env.scoreboard [SCB] Transaction        1169 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 11705000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1170 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11705000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1170 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11705000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 11705000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 11705000: uvm_test_top.env.scoreboard [SCB] Transaction        1170 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 11715000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1171 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11715000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1171 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11715000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 11715000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 11715000: uvm_test_top.env.scoreboard [SCB] Transaction        1171 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 11725000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1172 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11725000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1172 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11725000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 11725000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 11725000: uvm_test_top.env.scoreboard [SCB] Transaction        1172 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 11735000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1173 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11735000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1173 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11735000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 11735000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 11735000: uvm_test_top.env.scoreboard [SCB] Transaction        1173 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 11745000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1174 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11745000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1174 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11745000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 11745000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 11745000: uvm_test_top.env.scoreboard [SCB] Transaction        1174 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 11755000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1175 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11755000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1175 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11755000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 11755000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 11755000: uvm_test_top.env.scoreboard [SCB] Transaction        1175 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 11765000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1176 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11765000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1176 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11765000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 11765000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 11765000: uvm_test_top.env.scoreboard [SCB] Transaction        1176 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 11775000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1177 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11775000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1177 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11775000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 11775000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 11775000: uvm_test_top.env.scoreboard [SCB] Transaction        1177 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 11785000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1178 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11785000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1178 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11785000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 11785000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 11785000: uvm_test_top.env.scoreboard [SCB] Transaction        1178 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 11795000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1179 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11795000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1179 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11795000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 11795000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 11795000: uvm_test_top.env.scoreboard [SCB] Transaction        1179 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 11805000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1180 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11805000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1180 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11805000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 11805000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 11805000: uvm_test_top.env.scoreboard [SCB] Transaction        1180 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 11815000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1181 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11815000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1181 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11815000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 11815000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 11815000: uvm_test_top.env.scoreboard [SCB] Transaction        1181 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 11825000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1182 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11825000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1182 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11825000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 11825000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 11825000: uvm_test_top.env.scoreboard [SCB] Transaction        1182 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 11835000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1183 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11835000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1183 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11835000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 11835000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 11835000: uvm_test_top.env.scoreboard [SCB] Transaction        1183 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 11845000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1184 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11845000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1184 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11845000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 11845000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 11845000: uvm_test_top.env.scoreboard [SCB] Transaction        1184 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 11855000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1185 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11855000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1185 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11855000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 11855000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 11855000: uvm_test_top.env.scoreboard [SCB] Transaction        1185 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 11865000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1186 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11865000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1186 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11865000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 11865000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 11865000: uvm_test_top.env.scoreboard [SCB] Transaction        1186 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 11875000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1187 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11875000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1187 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11875000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 11875000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 11875000: uvm_test_top.env.scoreboard [SCB] Transaction        1187 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 11885000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1188 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11885000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1188 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11885000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 11885000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 11885000: uvm_test_top.env.scoreboard [SCB] Transaction        1188 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 11895000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1189 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11895000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1189 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11895000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 11895000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 11895000: uvm_test_top.env.scoreboard [SCB] Transaction        1189 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 11905000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1190 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11905000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1190 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11905000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 11905000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 11905000: uvm_test_top.env.scoreboard [SCB] Transaction        1190 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 11915000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1191 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11915000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1191 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11915000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 11915000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 11915000: uvm_test_top.env.scoreboard [SCB] Transaction        1191 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 11925000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1192 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11925000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1192 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11925000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 11925000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 11925000: uvm_test_top.env.scoreboard [SCB] Transaction        1192 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 11935000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1193 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11935000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1193 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11935000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 11935000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 11935000: uvm_test_top.env.scoreboard [SCB] Transaction        1193 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 11945000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1194 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11945000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1194 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11945000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 11945000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 11945000: uvm_test_top.env.scoreboard [SCB] Transaction        1194 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 11955000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1195 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11955000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1195 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11955000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 11955000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 11955000: uvm_test_top.env.scoreboard [SCB] Transaction        1195 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 11965000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1196 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11965000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1196 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11965000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 11965000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 11965000: uvm_test_top.env.scoreboard [SCB] Transaction        1196 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 11975000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1197 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11975000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1197 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11975000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 11975000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 11975000: uvm_test_top.env.scoreboard [SCB] Transaction        1197 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 11985000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1198 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11985000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1198 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11985000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 11985000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 11985000: uvm_test_top.env.scoreboard [SCB] Transaction        1198 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 11995000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1199 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 11995000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1199 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 11995000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 11995000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 11995000: uvm_test_top.env.scoreboard [SCB] Transaction        1199 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 12005000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1200 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 12005000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1200 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 12005000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 12005000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 12005000: uvm_test_top.env.scoreboard [SCB] Transaction        1200 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 12015000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1201 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 12015000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1201 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 12015000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 12015000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 12015000: uvm_test_top.env.scoreboard [SCB] Transaction        1201 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 12025000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1202 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 12025000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1202 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 12025000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 12025000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 12025000: uvm_test_top.env.scoreboard [SCB] Transaction        1202 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 12035000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1203 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 12035000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1203 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 12035000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 12035000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 12035000: uvm_test_top.env.scoreboard [SCB] Transaction        1203 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 12045000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1204 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 12045000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1204 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 12045000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 12045000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 12045000: uvm_test_top.env.scoreboard [SCB] Transaction        1204 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 12055000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1205 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 12055000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1205 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 12055000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 12055000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 12055000: uvm_test_top.env.scoreboard [SCB] Transaction        1205 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 12065000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1206 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 12065000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1206 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 12065000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 12065000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 12065000: uvm_test_top.env.scoreboard [SCB] Transaction        1206 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 12075000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1207 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 12075000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1207 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 12075000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 12075000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 12075000: uvm_test_top.env.scoreboard [SCB] Transaction        1207 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 12085000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1208 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 12085000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1208 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 12085000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 12085000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 12085000: uvm_test_top.env.scoreboard [SCB] Transaction        1208 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 12095000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1209 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 12095000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1209 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 12095000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 12095000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 12095000: uvm_test_top.env.scoreboard [SCB] Transaction        1209 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 12105000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1210 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 12105000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1210 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 12105000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 12105000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 12105000: uvm_test_top.env.scoreboard [SCB] Transaction        1210 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 12115000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1211 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 12115000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1211 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 12115000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 12115000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 12115000: uvm_test_top.env.scoreboard [SCB] Transaction        1211 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 12125000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1212 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 12125000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1212 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 12125000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 12125000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 12125000: uvm_test_top.env.scoreboard [SCB] Transaction        1212 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 12135000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1213 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 12135000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1213 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 12135000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 12135000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 12135000: uvm_test_top.env.scoreboard [SCB] Transaction        1213 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 12145000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1214 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 12145000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1214 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 12145000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 12145000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 12145000: uvm_test_top.env.scoreboard [SCB] Transaction        1214 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 12155000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1215 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 12155000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1215 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 12155000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 12155000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 12155000: uvm_test_top.env.scoreboard [SCB] Transaction        1215 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 12165000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1216 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 12165000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1216 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 12165000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 12165000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 12165000: uvm_test_top.env.scoreboard [SCB] Transaction        1216 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 12175000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1217 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 12175000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1217 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 12175000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 12175000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 12175000: uvm_test_top.env.scoreboard [SCB] Transaction        1217 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 12185000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1218 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 12185000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1218 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 12185000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 12185000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 12185000: uvm_test_top.env.scoreboard [SCB] Transaction        1218 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 12195000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1219 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 12195000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1219 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 12195000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 12195000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 12195000: uvm_test_top.env.scoreboard [SCB] Transaction        1219 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 12205000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1220 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 12205000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1220 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 12205000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 12205000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 12205000: uvm_test_top.env.scoreboard [SCB] Transaction        1220 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 12215000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1221 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 12215000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1221 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 12215000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 12215000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 12215000: uvm_test_top.env.scoreboard [SCB] Transaction        1221 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 12225000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1222 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 12225000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1222 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 12225000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 12225000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 12225000: uvm_test_top.env.scoreboard [SCB] Transaction        1222 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 12235000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1223 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 12235000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1223 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 12235000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 12235000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 12235000: uvm_test_top.env.scoreboard [SCB] Transaction        1223 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 12245000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1224 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 12245000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1224 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 12245000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 12245000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 12245000: uvm_test_top.env.scoreboard [SCB] Transaction        1224 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 12255000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1225 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 12255000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1225 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 12255000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 12255000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 12255000: uvm_test_top.env.scoreboard [SCB] Transaction        1225 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 12265000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1226 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 12265000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1226 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 12265000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 12265000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 12265000: uvm_test_top.env.scoreboard [SCB] Transaction        1226 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 12275000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1227 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 12275000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1227 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 12275000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 12275000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 12275000: uvm_test_top.env.scoreboard [SCB] Transaction        1227 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 12285000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1228 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 12285000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1228 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 12285000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 12285000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 12285000: uvm_test_top.env.scoreboard [SCB] Transaction        1228 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 12295000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1229 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 12295000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1229 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 12295000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 12295000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 12295000: uvm_test_top.env.scoreboard [SCB] Transaction        1229 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 12305000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1230 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 12305000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1230 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 12305000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 12305000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 12305000: uvm_test_top.env.scoreboard [SCB] Transaction        1230 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 12315000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1231 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 12315000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1231 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 12315000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 12315000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 12315000: uvm_test_top.env.scoreboard [SCB] Transaction        1231 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 12325000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1232 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 12325000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1232 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 12325000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 12325000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 12325000: uvm_test_top.env.scoreboard [SCB] Transaction        1232 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 12335000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1233 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 12335000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1233 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 12335000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 12335000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 12335000: uvm_test_top.env.scoreboard [SCB] Transaction        1233 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 12345000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1234 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 12345000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1234 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 12345000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 12345000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 12345000: uvm_test_top.env.scoreboard [SCB] Transaction        1234 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 12355000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1235 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 12355000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1235 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 12355000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 12355000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 12355000: uvm_test_top.env.scoreboard [SCB] Transaction        1235 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 12365000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1236 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 12365000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1236 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 12365000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 12365000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 12365000: uvm_test_top.env.scoreboard [SCB] Transaction        1236 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 12375000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1237 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 12375000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1237 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 12375000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 12375000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 12375000: uvm_test_top.env.scoreboard [SCB] Transaction        1237 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 12385000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1238 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 12385000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1238 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 12385000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 12385000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 12385000: uvm_test_top.env.scoreboard [SCB] Transaction        1238 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 12395000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1239 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 12395000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1239 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 12395000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 12395000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 12395000: uvm_test_top.env.scoreboard [SCB] Transaction        1239 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 12405000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1240 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 12405000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1240 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 12405000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 12405000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 12405000: uvm_test_top.env.scoreboard [SCB] Transaction        1240 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 12415000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1241 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 12415000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1241 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 12415000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 12415000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 12415000: uvm_test_top.env.scoreboard [SCB] Transaction        1241 successfully verified!
# UVM_INFO scoreboard.sv(179) @ 12425000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1242 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 12425000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1242 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 12425000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 12425000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 12425000: uvm_test_top.env.scoreboard [SCB] Transaction        1242 successfully verified!
# UVM_INFO @ 12435000: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               alu_base_test           -     @472 
#   env                      alu_env                 -     @479 
#     agent                  alu_agent               -     @486 
#       driver               alu_driver              -     @644 
#         rsp_port           uvm_analysis_port       -     @659 
#         seq_item_port      uvm_seq_item_pull_port  -     @651 
#       monitor              alu_monitor             -     @520 
#         mon2scb            uvm_analysis_port       -     @527 
#       sequencer            uvm_sequencer           -     @535 
#         rsp_export         uvm_analysis_export     -     @542 
#         seq_item_export    uvm_seq_item_pull_imp   -     @636 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     coverage               alu_coverage            -     @500 
#       analysis_imp         uvm_analysis_imp        -     @507 
#     scoreboard             alu_scoreboard          -     @493 
#       scb_port             uvm_analysis_imp        -     @674 
# --------------------------------------------------------------
# 
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 12435000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO scoreboard.sv(179) @ 12435000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1243 Inputs *****
# Operation Type: EQ
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: c3a47ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# PC: fe24f060
# RD_ADDR: 09
# CE: 1
# STALL: 0
# FORCE_STALL: 0
# FLUSH: 0
# RST_N: 1
# UVM_INFO scoreboard.sv(199) @ 12435000: uvm_test_top.env.scoreboard [SCB] 
# ***** Transaction        1243 Outputs *****
# RS1_ADDR: 01
# RS1: fa72d5c0
# RS2: 9e89ab2a
# IMM: 00000ff3
# FUNCT3: 3
# Instruction Type: R_TYPE
# Exception: 0000
# Y: 00000000
# PC: fe24f060
# NEXT_PC: 00000000
# CHANGE_PC: 0
# WR_RD: 1
# RD_ADDR: 09
# RD: 00000000
# RD_VALID: 1
# STALL_FROM_ALU: 0
# CE: 1
# STALL: 0
# FLUSH: 0
# UVM_INFO scoreboard.sv(234) @ 12435000: uvm_test_top.env.scoreboard [SCB] Entered Checking, ALU op: EQ
# UVM_INFO scoreboard.sv(297) @ 12435000: uvm_test_top.env.scoreboard [SCB] A: fa72d5c0
# B: 9e89ab2a
# OP: 0400
# UVM_INFO scoreboard.sv(288) @ 12435000: uvm_test_top.env.scoreboard [SCB] Transaction        1243 successfully verified!
# UVM_INFO coverage.sv(164) @ 12435000: uvm_test_top.env.coverage [COVERAGE] Functional Coverage: 81.25%
# UVM_INFO coverage.sv(164) @ 12435000: uvm_test_top.env.coverage [COVERAGE] Functional Coverage: 81.25%
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO : 7355
# UVM_WARNING :    0
# UVM_ERROR :    1
# UVM_FATAL :    0
# ** Report counts by id
# [AGENT]     2
# [COVERAGE]     1
# [DRV]     2
# [ENV]     1
# [MONITOR]     2
# [Questa UVM]     2
# [RNTST]     1
# [SCB]  6198
# [SCENARIO]  1144
# [TEST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# ** Note: $finish    : C:/questasim64_2024.2/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 12435 ns  Iteration: 54  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/questasim64_2024.2/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# simulation.log
