

================================================================
== Vivado HLS Report for 'mult_accel_core_call'
================================================================
* Date:           Sun Dec 11 17:08:42 2022

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Acceleration_core
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.256|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  11765|  11765|  11765|  11765|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +---------------------------+-----------------+-------+-------+-------+-------+---------+
        |                           |                 |    Latency    |    Interval   | Pipeline|
        |          Instance         |      Module     |  min  |  max  |  min  |  max  |   Type  |
        +---------------------------+-----------------+-------+-------+-------+-------+---------+
        |grp_mult_accel_core_fu_58  |mult_accel_core  |  11764|  11764|  11764|  11764|   none  |
        +---------------------------+-----------------+-------+-------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      -|      -|
|FIFO             |        -|      -|      -|      -|
|Instance         |        4|      5|    620|   1258|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|    141|
|Register         |        -|      -|      3|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        4|      5|    623|   1399|
+-----------------+---------+-------+-------+-------+
|Available        |      100|     66|  28800|  14400|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        4|      7|      2|      9|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------+---------+-------+-----+------+
    |          Instance         |      Module     | BRAM_18K| DSP48E|  FF |  LUT |
    +---------------------------+-----------------+---------+-------+-----+------+
    |grp_mult_accel_core_fu_58  |mult_accel_core  |        4|      5|  620|  1258|
    +---------------------------+-----------------+---------+-------+-----+------+
    |Total                      |                 |        4|      5|  620|  1258|
    +---------------------------+-----------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  15|          3|    1|          3|
    |in_stream_data_V_read    |   9|          2|    1|          2|
    |in_stream_dest_V_read    |   9|          2|    1|          2|
    |in_stream_id_V_read      |   9|          2|    1|          2|
    |in_stream_keep_V_read    |   9|          2|    1|          2|
    |in_stream_last_V_read    |   9|          2|    1|          2|
    |in_stream_strb_V_read    |   9|          2|    1|          2|
    |in_stream_user_V_read    |   9|          2|    1|          2|
    |out_stream_data_V_write  |   9|          2|    1|          2|
    |out_stream_dest_V_write  |   9|          2|    1|          2|
    |out_stream_id_V_write    |   9|          2|    1|          2|
    |out_stream_keep_V_write  |   9|          2|    1|          2|
    |out_stream_last_V_write  |   9|          2|    1|          2|
    |out_stream_strb_V_write  |   9|          2|    1|          2|
    |out_stream_user_V_write  |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 141|         31|   15|         31|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+---+----+-----+-----------+
    |                  Name                  | FF| LUT| Bits| Const Bits|
    +----------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                               |  2|   0|    2|          0|
    |grp_mult_accel_core_fu_58_ap_start_reg  |  1|   0|    1|          0|
    +----------------------------------------+---+----+-----+-----------+
    |Total                                   |  3|   0|    3|          0|
    +----------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+----------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+--------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs | mult_accel_core_call | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs | mult_accel_core_call | return value |
|ap_start                  |  in |    1| ap_ctrl_hs | mult_accel_core_call | return value |
|ap_done                   | out |    1| ap_ctrl_hs | mult_accel_core_call | return value |
|ap_idle                   | out |    1| ap_ctrl_hs | mult_accel_core_call | return value |
|ap_ready                  | out |    1| ap_ctrl_hs | mult_accel_core_call | return value |
|in_stream_data_V_dout     |  in |   32|   ap_fifo  |   in_stream_data_V   |    pointer   |
|in_stream_data_V_empty_n  |  in |    1|   ap_fifo  |   in_stream_data_V   |    pointer   |
|in_stream_data_V_read     | out |    1|   ap_fifo  |   in_stream_data_V   |    pointer   |
|in_stream_keep_V_dout     |  in |    4|   ap_fifo  |   in_stream_keep_V   |    pointer   |
|in_stream_keep_V_empty_n  |  in |    1|   ap_fifo  |   in_stream_keep_V   |    pointer   |
|in_stream_keep_V_read     | out |    1|   ap_fifo  |   in_stream_keep_V   |    pointer   |
|in_stream_strb_V_dout     |  in |    4|   ap_fifo  |   in_stream_strb_V   |    pointer   |
|in_stream_strb_V_empty_n  |  in |    1|   ap_fifo  |   in_stream_strb_V   |    pointer   |
|in_stream_strb_V_read     | out |    1|   ap_fifo  |   in_stream_strb_V   |    pointer   |
|in_stream_user_V_dout     |  in |    4|   ap_fifo  |   in_stream_user_V   |    pointer   |
|in_stream_user_V_empty_n  |  in |    1|   ap_fifo  |   in_stream_user_V   |    pointer   |
|in_stream_user_V_read     | out |    1|   ap_fifo  |   in_stream_user_V   |    pointer   |
|in_stream_last_V_dout     |  in |    1|   ap_fifo  |   in_stream_last_V   |    pointer   |
|in_stream_last_V_empty_n  |  in |    1|   ap_fifo  |   in_stream_last_V   |    pointer   |
|in_stream_last_V_read     | out |    1|   ap_fifo  |   in_stream_last_V   |    pointer   |
|in_stream_id_V_dout       |  in |    5|   ap_fifo  |    in_stream_id_V    |    pointer   |
|in_stream_id_V_empty_n    |  in |    1|   ap_fifo  |    in_stream_id_V    |    pointer   |
|in_stream_id_V_read       | out |    1|   ap_fifo  |    in_stream_id_V    |    pointer   |
|in_stream_dest_V_dout     |  in |    5|   ap_fifo  |   in_stream_dest_V   |    pointer   |
|in_stream_dest_V_empty_n  |  in |    1|   ap_fifo  |   in_stream_dest_V   |    pointer   |
|in_stream_dest_V_read     | out |    1|   ap_fifo  |   in_stream_dest_V   |    pointer   |
|out_stream_data_V_din     | out |   32|   ap_fifo  |   out_stream_data_V  |    pointer   |
|out_stream_data_V_full_n  |  in |    1|   ap_fifo  |   out_stream_data_V  |    pointer   |
|out_stream_data_V_write   | out |    1|   ap_fifo  |   out_stream_data_V  |    pointer   |
|out_stream_keep_V_din     | out |    4|   ap_fifo  |   out_stream_keep_V  |    pointer   |
|out_stream_keep_V_full_n  |  in |    1|   ap_fifo  |   out_stream_keep_V  |    pointer   |
|out_stream_keep_V_write   | out |    1|   ap_fifo  |   out_stream_keep_V  |    pointer   |
|out_stream_strb_V_din     | out |    4|   ap_fifo  |   out_stream_strb_V  |    pointer   |
|out_stream_strb_V_full_n  |  in |    1|   ap_fifo  |   out_stream_strb_V  |    pointer   |
|out_stream_strb_V_write   | out |    1|   ap_fifo  |   out_stream_strb_V  |    pointer   |
|out_stream_user_V_din     | out |    4|   ap_fifo  |   out_stream_user_V  |    pointer   |
|out_stream_user_V_full_n  |  in |    1|   ap_fifo  |   out_stream_user_V  |    pointer   |
|out_stream_user_V_write   | out |    1|   ap_fifo  |   out_stream_user_V  |    pointer   |
|out_stream_last_V_din     | out |    1|   ap_fifo  |   out_stream_last_V  |    pointer   |
|out_stream_last_V_full_n  |  in |    1|   ap_fifo  |   out_stream_last_V  |    pointer   |
|out_stream_last_V_write   | out |    1|   ap_fifo  |   out_stream_last_V  |    pointer   |
|out_stream_id_V_din       | out |    5|   ap_fifo  |    out_stream_id_V   |    pointer   |
|out_stream_id_V_full_n    |  in |    1|   ap_fifo  |    out_stream_id_V   |    pointer   |
|out_stream_id_V_write     | out |    1|   ap_fifo  |    out_stream_id_V   |    pointer   |
|out_stream_dest_V_din     | out |    5|   ap_fifo  |   out_stream_dest_V  |    pointer   |
|out_stream_dest_V_full_n  |  in |    1|   ap_fifo  |   out_stream_dest_V  |    pointer   |
|out_stream_dest_V_write   | out |    1|   ap_fifo  |   out_stream_dest_V  |    pointer   |
+--------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 3 [2/2] (0.00ns)   --->   "call fastcc void @mult_accel_core(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V, i32* %out_stream_data_V, i4* %out_stream_keep_V, i4* %out_stream_strb_V, i4* %out_stream_user_V, i1* %out_stream_last_V, i5* %out_stream_id_V, i5* %out_stream_dest_V)" [vector_mult_c_HLS/accelerator_core.cpp:151]   --->   Operation 3 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_stream_data_V), !map !44"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %in_stream_keep_V), !map !50"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %in_stream_strb_V), !map !54"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %in_stream_user_V), !map !58"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_stream_last_V), !map !62"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %in_stream_id_V), !map !66"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %in_stream_dest_V), !map !70"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_stream_data_V), !map !74"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %out_stream_keep_V), !map !80"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %out_stream_strb_V), !map !84"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %out_stream_user_V), !map !88"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_stream_last_V), !map !92"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %out_stream_id_V), !map !96"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %out_stream_dest_V), !map !100"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([21 x i8]* @mult_accel_core_call_1) nounwind"   --->   Operation 18 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [vector_mult_c_HLS/accelerator_core.cpp:143]   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_stream_data_V, i4* %out_stream_keep_V, i4* %out_stream_strb_V, i4* %out_stream_user_V, i1* %out_stream_last_V, i5* %out_stream_id_V, i5* %out_stream_dest_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [vector_mult_c_HLS/accelerator_core.cpp:144]   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V, [1 x i8]* @p_str1, [5 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [25 x i8]* @p_str3)" [vector_mult_c_HLS/accelerator_core.cpp:147]   --->   Operation 21 'specifcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i32* %out_stream_data_V, i4* %out_stream_keep_V, i4* %out_stream_strb_V, i4* %out_stream_user_V, i1* %out_stream_last_V, i5* %out_stream_id_V, i5* %out_stream_dest_V, [1 x i8]* @p_str1, [5 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [26 x i8]* @p_str4)" [vector_mult_c_HLS/accelerator_core.cpp:148]   --->   Operation 22 'specifcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i32 0, [1 x i8]* @p_str1, [10 x i8]* @p_str5, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [24 x i8]* @p_str6)" [vector_mult_c_HLS/accelerator_core.cpp:149]   --->   Operation 23 'specifcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/2] (0.00ns)   --->   "call fastcc void @mult_accel_core(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V, i32* %out_stream_data_V, i4* %out_stream_keep_V, i4* %out_stream_strb_V, i4* %out_stream_user_V, i1* %out_stream_last_V, i5* %out_stream_id_V, i5* %out_stream_dest_V)" [vector_mult_c_HLS/accelerator_core.cpp:151]   --->   Operation 24 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "ret void" [vector_mult_c_HLS/accelerator_core.cpp:153]   --->   Operation 25 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_stream_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_stream_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_stream_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_stream_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_stream_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_stream_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_stream_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_stream_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_4  (specbitsmap  ) [ 000]
StgValue_5  (specbitsmap  ) [ 000]
StgValue_6  (specbitsmap  ) [ 000]
StgValue_7  (specbitsmap  ) [ 000]
StgValue_8  (specbitsmap  ) [ 000]
StgValue_9  (specbitsmap  ) [ 000]
StgValue_10 (specbitsmap  ) [ 000]
StgValue_11 (specbitsmap  ) [ 000]
StgValue_12 (specbitsmap  ) [ 000]
StgValue_13 (specbitsmap  ) [ 000]
StgValue_14 (specbitsmap  ) [ 000]
StgValue_15 (specbitsmap  ) [ 000]
StgValue_16 (specbitsmap  ) [ 000]
StgValue_17 (specbitsmap  ) [ 000]
StgValue_18 (spectopmodule) [ 000]
StgValue_19 (specinterface) [ 000]
StgValue_20 (specinterface) [ 000]
StgValue_21 (specifcore   ) [ 000]
StgValue_22 (specifcore   ) [ 000]
StgValue_23 (specifcore   ) [ 000]
StgValue_24 (call         ) [ 000]
StgValue_25 (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_stream_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_stream_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_stream_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_stream_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_stream_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_stream_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_stream_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_stream_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_stream_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_stream_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="out_stream_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="out_stream_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="out_stream_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="out_stream_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mult_accel_core"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mult_accel_core_call_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="grp_mult_accel_core_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="0" index="2" bw="4" slack="0"/>
<pin id="62" dir="0" index="3" bw="4" slack="0"/>
<pin id="63" dir="0" index="4" bw="4" slack="0"/>
<pin id="64" dir="0" index="5" bw="1" slack="0"/>
<pin id="65" dir="0" index="6" bw="5" slack="0"/>
<pin id="66" dir="0" index="7" bw="5" slack="0"/>
<pin id="67" dir="0" index="8" bw="32" slack="0"/>
<pin id="68" dir="0" index="9" bw="4" slack="0"/>
<pin id="69" dir="0" index="10" bw="4" slack="0"/>
<pin id="70" dir="0" index="11" bw="4" slack="0"/>
<pin id="71" dir="0" index="12" bw="1" slack="0"/>
<pin id="72" dir="0" index="13" bw="5" slack="0"/>
<pin id="73" dir="0" index="14" bw="5" slack="0"/>
<pin id="74" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_3/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="28" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="76"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="58" pin=2"/></net>

<net id="78"><net_src comp="4" pin="0"/><net_sink comp="58" pin=3"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="58" pin=4"/></net>

<net id="80"><net_src comp="8" pin="0"/><net_sink comp="58" pin=5"/></net>

<net id="81"><net_src comp="10" pin="0"/><net_sink comp="58" pin=6"/></net>

<net id="82"><net_src comp="12" pin="0"/><net_sink comp="58" pin=7"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="58" pin=8"/></net>

<net id="84"><net_src comp="16" pin="0"/><net_sink comp="58" pin=9"/></net>

<net id="85"><net_src comp="18" pin="0"/><net_sink comp="58" pin=10"/></net>

<net id="86"><net_src comp="20" pin="0"/><net_sink comp="58" pin=11"/></net>

<net id="87"><net_src comp="22" pin="0"/><net_sink comp="58" pin=12"/></net>

<net id="88"><net_src comp="24" pin="0"/><net_sink comp="58" pin=13"/></net>

<net id="89"><net_src comp="26" pin="0"/><net_sink comp="58" pin=14"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_stream_data_V | {1 2 }
	Port: out_stream_keep_V | {1 2 }
	Port: out_stream_strb_V | {1 2 }
	Port: out_stream_user_V | {1 2 }
	Port: out_stream_last_V | {1 2 }
	Port: out_stream_id_V | {1 2 }
	Port: out_stream_dest_V | {1 2 }
 - Input state : 
	Port: mult_accel_core_call : in_stream_data_V | {1 2 }
	Port: mult_accel_core_call : in_stream_keep_V | {1 2 }
	Port: mult_accel_core_call : in_stream_strb_V | {1 2 }
	Port: mult_accel_core_call : in_stream_user_V | {1 2 }
	Port: mult_accel_core_call : in_stream_last_V | {1 2 }
	Port: mult_accel_core_call : in_stream_id_V | {1 2 }
	Port: mult_accel_core_call : in_stream_dest_V | {1 2 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|---------|---------|
| Operation|      Functional Unit      |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|---------|---------|
|   call   | grp_mult_accel_core_fu_58 |    4    |    5    |  8.845  |   588   |   837   |
|----------|---------------------------|---------|---------|---------|---------|---------|
|   Total  |                           |    4    |    5    |  8.845  |   588   |   837   |
|----------|---------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    4   |    5   |    8   |   588  |   837  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |    5   |    8   |   588  |   837  |
+-----------+--------+--------+--------+--------+--------+
