{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version " "Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 12 08:55:15 2021 " "Info: Processing started: Fri Feb 12 08:55:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off circuit_wisdom_aula_11 -c circuit_wisdom_aula_11 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off circuit_wisdom_aula_11 -c circuit_wisdom_aula_11" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file xor2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor2-dataflow " "Info: Found design unit 1: xor2-dataflow" {  } { { "xor2.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/xor2.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 xor2 " "Info: Found entity 1: xor2" {  } { { "xor2.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/xor2.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wisdom_package.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file wisdom_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wisdom_package " "Info: Found design unit 1: wisdom_package" {  } { { "wisdom_package.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/wisdom_package.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "step_counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file step_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 step_counter-arch " "Info: Found design unit 1: step_counter-arch" {  } { { "step_counter.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/step_counter.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 step_counter " "Info: Found entity 1: step_counter" {  } { { "step_counter.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/step_counter.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_bank -template.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_bank -template.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_bank-arch " "Info: Found design unit 1: reg_bank-arch" {  } { { "reg_bank -template.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/reg_bank -template.vhd" 28 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg_bank " "Info: Found entity 1: reg_bank" {  } { { "reg_bank -template.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/reg_bank -template.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-arch " "Info: Found design unit 1: reg-arch" {  } { { "reg.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/reg.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Info: Found entity 1: reg" {  } { { "reg.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/reg.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rc_adder_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rc_adder_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rc_adder-structural " "Info: Found design unit 1: rc_adder-structural" {  } { { "rc_adder_1.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/rc_adder_1.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rc_adder " "Info: Found entity 1: rc_adder" {  } { { "rc_adder_1.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/rc_adder_1.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file or2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_2-dataflow " "Info: Found design unit 1: or_2-dataflow" {  } { { "or2.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/or2.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 or_2 " "Info: Found entity 1: or_2" {  } { { "or2.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/or2.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "num_gen_rand.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file num_gen_rand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 num_gen_rand-arch " "Info: Found design unit 1: num_gen_rand-arch" {  } { { "num_gen_rand.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/num_gen_rand.vhd" 34 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 num_gen_rand " "Info: Found entity 1: num_gen_rand" {  } { { "num_gen_rand.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/num_gen_rand.vhd" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "num_gen.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file num_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 num_gen-arch " "Info: Found design unit 1: num_gen-arch" {  } { { "num_gen.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/num_gen.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 num_gen " "Info: Found entity 1: num_gen" {  } { { "num_gen.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/num_gen.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "new_alu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file new_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-with_RCA " "Info: Found design unit 1: alu-with_RCA" {  } { { "new_alu.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/new_alu.vhd" 41 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "new_alu.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/new_alu.vhd" 24 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_2port.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mem_2port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_2port-SYN " "Info: Found design unit 1: mem_2port-SYN" {  } { { "mem_2port.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/mem_2port.vhd" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mem_2port " "Info: Found entity 1: mem_2port" {  } { { "mem_2port.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/mem_2port.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "galois.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file galois.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Galois-arch " "Info: Found design unit 1: Galois-arch" {  } { { "galois.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/galois.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Galois " "Info: Found entity 1: Galois" {  } { { "galois.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/galois.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file full_adder_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_1-dataflow " "Info: Found design unit 1: full_adder_1-dataflow" {  } { { "full_adder_1.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/full_adder_1.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_1 " "Info: Found entity 1: full_adder_1" {  } { { "full_adder_1.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/full_adder_1.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_main.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fsm_main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_main-arch " "Info: Found design unit 1: fsm_main-arch" {  } { { "fsm_main.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/fsm_main.vhd" 34 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fsm_main " "Info: Found entity 1: fsm_main" {  } { { "fsm_main.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/fsm_main.vhd" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_init.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fsm_init.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_init-arch " "Info: Found design unit 1: fsm_init-arch" {  } { { "fsm_init.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/fsm_init.vhd" 32 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fsm_init " "Info: Found entity 1: fsm_init" {  } { { "fsm_init.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/fsm_init.vhd" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_guru.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fsm_guru.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_guru-arch " "Info: Found design unit 1: fsm_guru-arch" {  } { { "fsm_guru.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/fsm_guru.vhd" 35 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fsm_guru " "Info: Found entity 1: fsm_guru" {  } { { "fsm_guru.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/fsm_guru.vhd" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-arch " "Info: Found design unit 1: comparator-arch" {  } { { "comparator.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/comparator.vhd" 28 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Info: Found entity 1: comparator" {  } { { "comparator.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/comparator.vhd" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coll_ovf.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file coll_ovf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 coll_ovf-arch " "Info: Found design unit 1: coll_ovf-arch" {  } { { "coll_ovf.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/coll_ovf.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 coll_ovf " "Info: Found entity 1: coll_ovf" {  } { { "coll_ovf.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/coll_ovf.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code_gen.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file code_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 code_gen-arch " "Info: Found design unit 1: code_gen-arch" {  } { { "code_gen.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/code_gen.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 code_gen " "Info: Found entity 1: code_gen" {  } { { "code_gen.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/code_gen.vhd" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuit_wisdom_aula_11.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file circuit_wisdom_aula_11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuit_wisdom_aula_11-arch " "Info: Found design unit 1: circuit_wisdom_aula_11-arch" {  } { { "circuit_wisdom_aula_11.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/circuit_wisdom_aula_11.vhd" 31 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 circuit_wisdom_aula_11 " "Info: Found entity 1: circuit_wisdom_aula_11" {  } { { "circuit_wisdom_aula_11.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/circuit_wisdom_aula_11.vhd" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_handler.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file button_handler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 button_handler-arch " "Info: Found design unit 1: button_handler-arch" {  } { { "button_handler.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/button_handler.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 button_handler " "Info: Found entity 1: button_handler" {  } { { "button_handler.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/button_handler.vhd" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_datapath.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file base_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 base_datapath-arch " "Info: Found design unit 1: base_datapath-arch" {  } { { "base_datapath.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/base_datapath.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 base_datapath " "Info: Found entity 1: base_datapath" {  } { { "base_datapath.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/base_datapath.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_control.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file base_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 base_control-arch " "Info: Found design unit 1: base_control-arch" {  } { { "base_control.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/base_control.vhd" 37 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 base_control " "Info: Found entity 1: base_control" {  } { { "base_control.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/base_control.vhd" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_circuit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file base_circuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 base_circuit-arch " "Info: Found design unit 1: base_circuit-arch" {  } { { "base_circuit.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/base_circuit.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 base_circuit " "Info: Found entity 1: base_circuit" {  } { { "base_circuit.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/base_circuit.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "circuit_wisdom_aula_11 " "Info: Elaborating entity \"circuit_wisdom_aula_11\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cnt_value_s circuit_wisdom_aula_11.vhd(115) " "Warning (10036): Verilog HDL or VHDL warning at circuit_wisdom_aula_11.vhd(115): object \"cnt_value_s\" assigned a value but never read" {  } { { "circuit_wisdom_aula_11.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/circuit_wisdom_aula_11.vhd" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "disc_data_s circuit_wisdom_aula_11.vhd(120) " "Warning (10036): Verilog HDL or VHDL warning at circuit_wisdom_aula_11.vhd(120): object \"disc_data_s\" assigned a value but never read" {  } { { "circuit_wisdom_aula_11.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/circuit_wisdom_aula_11.vhd" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "base_2_ref_s circuit_wisdom_aula_11.vhd(122) " "Warning (10036): Verilog HDL or VHDL warning at circuit_wisdom_aula_11.vhd(122): object \"base_2_ref_s\" assigned a value but never read" {  } { { "circuit_wisdom_aula_11.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/circuit_wisdom_aula_11.vhd" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "base_2_disc_s circuit_wisdom_aula_11.vhd(126) " "Warning (10036): Verilog HDL or VHDL warning at circuit_wisdom_aula_11.vhd(126): object \"base_2_disc_s\" assigned a value but never read" {  } { { "circuit_wisdom_aula_11.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/circuit_wisdom_aula_11.vhd" 126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_handler button_handler:button " "Info: Elaborating entity \"button_handler\" for hierarchy \"button_handler:button\"" {  } { { "circuit_wisdom_aula_11.vhd" "button" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/circuit_wisdom_aula_11.vhd" 131 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_2port mem_2port:mem " "Info: Elaborating entity \"mem_2port\" for hierarchy \"mem_2port:mem\"" {  } { { "circuit_wisdom_aula_11.vhd" "mem" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/circuit_wisdom_aula_11.vhd" 142 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem_2port:mem\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"mem_2port:mem\|altsyncram:altsyncram_component\"" {  } { { "mem_2port.vhd" "altsyncram_component" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/mem_2port.vhd" 109 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_2port:mem\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"mem_2port:mem\|altsyncram:altsyncram_component\"" {  } { { "mem_2port.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/mem_2port.vhd" 109 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_2port:mem\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"mem_2port:mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info: Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Info: Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Info: Parameter \"numwords_b\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Info: Parameter \"widthad_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Info: Parameter \"width_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Info: Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Info: Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "mem_2port.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/mem_2port.vhd" 109 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ip62.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ip62.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ip62 " "Info: Found entity 1: altsyncram_ip62" {  } { { "db/altsyncram_ip62.tdf" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/db/altsyncram_ip62.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ip62 mem_2port:mem\|altsyncram:altsyncram_component\|altsyncram_ip62:auto_generated " "Info: Elaborating entity \"altsyncram_ip62\" for hierarchy \"mem_2port:mem\|altsyncram:altsyncram_component\|altsyncram_ip62:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/10.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_circuit base_circuit:base " "Info: Elaborating entity \"base_circuit\" for hierarchy \"base_circuit:base\"" {  } { { "circuit_wisdom_aula_11.vhd" "base" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/circuit_wisdom_aula_11.vhd" 156 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_control base_circuit:base\|base_control:control " "Info: Elaborating entity \"base_control\" for hierarchy \"base_circuit:base\|base_control:control\"" {  } { { "base_circuit.vhd" "control" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/base_circuit.vhd" 90 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "base_2_disc_s base_control.vhd(101) " "Warning (10541): VHDL Signal Declaration warning at base_control.vhd(101): used implicit default value for signal \"base_2_disc_s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "base_control.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/base_control.vhd" 101 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_main base_circuit:base\|base_control:control\|fsm_main:main " "Info: Elaborating entity \"fsm_main\" for hierarchy \"base_circuit:base\|base_control:control\|fsm_main:main\"" {  } { { "base_control.vhd" "main" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/base_control.vhd" 113 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_init base_circuit:base\|base_control:control\|fsm_init:init " "Info: Elaborating entity \"fsm_init\" for hierarchy \"base_circuit:base\|base_control:control\|fsm_init:init\"" {  } { { "base_control.vhd" "init" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/base_control.vhd" 128 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "flags_2_dp.rb_GURU_en fsm_init.vhd(26) " "Warning (10873): Using initial value X (don't care) for net \"flags_2_dp.rb_GURU_en\" at fsm_init.vhd(26)" {  } { { "fsm_init.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/fsm_init.vhd" 26 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "flags_2_dp.rb_PRE_GURU_en fsm_init.vhd(26) " "Warning (10873): Using initial value X (don't care) for net \"flags_2_dp.rb_PRE_GURU_en\" at fsm_init.vhd(26)" {  } { { "fsm_init.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/fsm_init.vhd" 26 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "flags_2_mem.mem_a_addr fsm_init.vhd(27) " "Warning (10873): Using initial value X (don't care) for net \"flags_2_mem.mem_a_addr\" at fsm_init.vhd(27)" {  } { { "fsm_init.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/fsm_init.vhd" 27 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "flags_2_mem.data_a fsm_init.vhd(27) " "Warning (10873): Using initial value X (don't care) for net \"flags_2_mem.data_a\" at fsm_init.vhd(27)" {  } { { "fsm_init.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/fsm_init.vhd" 27 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_guru base_circuit:base\|base_control:control\|fsm_guru:guru " "Info: Elaborating entity \"fsm_guru\" for hierarchy \"base_circuit:base\|base_control:control\|fsm_guru:guru\"" {  } { { "base_control.vhd" "guru" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/base_control.vhd" 142 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "flags_2_dp.rb_INIT_en fsm_guru.vhd(28) " "Warning (10873): Using initial value X (don't care) for net \"flags_2_dp.rb_INIT_en\" at fsm_guru.vhd(28)" {  } { { "fsm_guru.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/fsm_guru.vhd" 28 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "flags_2_mem.mem_a_addr fsm_guru.vhd(29) " "Warning (10873): Using initial value X (don't care) for net \"flags_2_mem.mem_a_addr\" at fsm_guru.vhd(29)" {  } { { "fsm_guru.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/fsm_guru.vhd" 29 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "flags_2_mem.data_a fsm_guru.vhd(29) " "Warning (10873): Using initial value X (don't care) for net \"flags_2_mem.data_a\" at fsm_guru.vhd(29)" {  } { { "fsm_guru.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/fsm_guru.vhd" 29 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_datapath base_circuit:base\|base_datapath:data " "Info: Elaborating entity \"base_datapath\" for hierarchy \"base_circuit:base\|base_datapath:data\"" {  } { { "base_circuit.vhd" "data" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/base_circuit.vhd" 105 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "mem_data.mem_wr_en base_datapath.vhd(18) " "Warning (10873): Using initial value X (don't care) for net \"mem_data.mem_wr_en\" at base_datapath.vhd(18)" {  } { { "base_datapath.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/base_datapath.vhd" 18 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "num_gen base_circuit:base\|base_datapath:data\|num_gen:n_g " "Info: Elaborating entity \"num_gen\" for hierarchy \"base_circuit:base\|base_datapath:data\|num_gen:n_g\"" {  } { { "base_datapath.vhd" "n_g" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/base_datapath.vhd" 139 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Galois base_circuit:base\|base_datapath:data\|num_gen:n_g\|Galois:LFSR " "Info: Elaborating entity \"Galois\" for hierarchy \"base_circuit:base\|base_datapath:data\|num_gen:n_g\|Galois:LFSR\"" {  } { { "num_gen.vhd" "LFSR" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/num_gen.vhd" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_2 base_circuit:base\|base_datapath:data\|num_gen:n_g\|Galois:LFSR\|or_2:\\Select_Ds:0:or_comp " "Info: Elaborating entity \"or_2\" for hierarchy \"base_circuit:base\|base_datapath:data\|num_gen:n_g\|Galois:LFSR\|or_2:\\Select_Ds:0:or_comp\"" {  } { { "galois.vhd" "\\Select_Ds:0:or_comp" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/galois.vhd" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg base_circuit:base\|base_datapath:data\|num_gen:n_g\|Galois:LFSR\|reg:\\DFFs:0:FF " "Info: Elaborating entity \"reg\" for hierarchy \"base_circuit:base\|base_datapath:data\|num_gen:n_g\|Galois:LFSR\|reg:\\DFFs:0:FF\"" {  } { { "galois.vhd" "\\DFFs:0:FF" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/galois.vhd" 92 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor2 base_circuit:base\|base_datapath:data\|num_gen:n_g\|Galois:LFSR\|xor2:\\TAP_XOR:0:xor_tap " "Info: Elaborating entity \"xor2\" for hierarchy \"base_circuit:base\|base_datapath:data\|num_gen:n_g\|Galois:LFSR\|xor2:\\TAP_XOR:0:xor_tap\"" {  } { { "galois.vhd" "\\TAP_XOR:0:xor_tap" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/galois.vhd" 104 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "num_gen_rand base_circuit:base\|base_datapath:data\|num_gen:n_g\|num_gen_rand:num_gen1 " "Info: Elaborating entity \"num_gen_rand\" for hierarchy \"base_circuit:base\|base_datapath:data\|num_gen:n_g\|num_gen_rand:num_gen1\"" {  } { { "num_gen.vhd" "num_gen1" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/num_gen.vhd" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_bank base_circuit:base\|base_datapath:data\|reg_bank:rb " "Info: Elaborating entity \"reg_bank\" for hierarchy \"base_circuit:base\|base_datapath:data\|reg_bank:rb\"" {  } { { "base_datapath.vhd" "rb" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/base_datapath.vhd" 152 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg base_circuit:base\|base_datapath:data\|reg_bank:rb\|reg:reg_INIT " "Info: Elaborating entity \"reg\" for hierarchy \"base_circuit:base\|base_datapath:data\|reg_bank:rb\|reg:reg_INIT\"" {  } { { "reg_bank -template.vhd" "reg_INIT" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/reg_bank -template.vhd" 70 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu base_circuit:base\|base_datapath:data\|alu:alu_1 " "Info: Elaborating entity \"alu\" for hierarchy \"base_circuit:base\|base_datapath:data\|alu:alu_1\"" {  } { { "base_datapath.vhd" "alu_1" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/base_datapath.vhd" 167 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry_out_s new_alu.vhd(66) " "Warning (10036): Verilog HDL or VHDL warning at new_alu.vhd(66): object \"carry_out_s\" assigned a value but never read" {  } { { "new_alu.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/new_alu.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rc_adder base_circuit:base\|base_datapath:data\|alu:alu_1\|rc_adder:add " "Info: Elaborating entity \"rc_adder\" for hierarchy \"base_circuit:base\|base_datapath:data\|alu:alu_1\|rc_adder:add\"" {  } { { "new_alu.vhd" "add" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/new_alu.vhd" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_1 base_circuit:base\|base_datapath:data\|alu:alu_1\|rc_adder:add\|full_adder_1:adder_1 " "Info: Elaborating entity \"full_adder_1\" for hierarchy \"base_circuit:base\|base_datapath:data\|alu:alu_1\|rc_adder:add\|full_adder_1:adder_1\"" {  } { { "rc_adder_1.vhd" "adder_1" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/rc_adder_1.vhd" 37 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "code_gen base_circuit:base\|base_datapath:data\|code_gen:c_g " "Info: Elaborating entity \"code_gen\" for hierarchy \"base_circuit:base\|base_datapath:data\|code_gen:c_g\"" {  } { { "base_datapath.vhd" "c_g" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/base_datapath.vhd" 178 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coll_ovf base_circuit:base\|base_datapath:data\|coll_ovf:dut " "Info: Elaborating entity \"coll_ovf\" for hierarchy \"base_circuit:base\|base_datapath:data\|coll_ovf:dut\"" {  } { { "base_datapath.vhd" "dut" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/base_datapath.vhd" 184 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "step_counter step_counter:step " "Info: Elaborating entity \"step_counter\" for hierarchy \"step_counter:step\"" {  } { { "circuit_wisdom_aula_11.vhd" "step" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/circuit_wisdom_aula_11.vhd" 169 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_disc_rdy_s step_counter.vhd(44) " "Info (10041): Inferred latch for \"cnt_disc_rdy_s\" at step_counter.vhd(44)" {  } { { "step_counter.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/step_counter.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "step_counter:step\|cnt_disc_rdy_s " "Warning: LATCH primitive \"step_counter:step\|cnt_disc_rdy_s\" is permanently enabled" {  } { { "step_counter.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/step_counter.vhd" 34 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 1 " "Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "button_handler:button\|speed_sync_s.EIGHT_X " "Info: Register \"button_handler:button\|speed_sync_s.EIGHT_X\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Warning: Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "disc_2_mem.cg_sel.DUO " "Warning (15610): No output dependent on input pin \"disc_2_mem.cg_sel.DUO\"" {  } { { "circuit_wisdom_aula_11.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/circuit_wisdom_aula_11.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "disc_2_mem.cg_sel.DISCIPLE " "Warning (15610): No output dependent on input pin \"disc_2_mem.cg_sel.DISCIPLE\"" {  } { { "circuit_wisdom_aula_11.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/circuit_wisdom_aula_11.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "disc_2_mem.cg_sel.GURU " "Warning (15610): No output dependent on input pin \"disc_2_mem.cg_sel.GURU\"" {  } { { "circuit_wisdom_aula_11.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/circuit_wisdom_aula_11.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "disc_2_mem.cg_sel.BLANK " "Warning (15610): No output dependent on input pin \"disc_2_mem.cg_sel.BLANK\"" {  } { { "circuit_wisdom_aula_11.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/circuit_wisdom_aula_11.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "196 " "Info: Implemented 196 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "31 " "Info: Implemented 31 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Info: Implemented 9 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "148 " "Info: Implemented 148 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4563 " "Info: Peak virtual memory: 4563 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 12 08:55:35 2021 " "Info: Processing ended: Fri Feb 12 08:55:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Info: Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
