Oh no...

Cycle: 0
RARS instruction number: 1	Instruction: lui x1,1044496
Expected:	Register Write to Reg: 0x01 Val: 0xFF010000
Got     :	Register Write to Reg: 0x01 Val: 0xFFFFF010
Incorrect write

Cycle: 1
RARS instruction number: 2	Instruction: addi x1,x1,-256
Expected:	Register Write to Reg: 0x01 Val: 0xFF00FF00
Got     :	Register Write to Reg: 0x01 Val: 0xFFFFEF10
Incorrect write

Cycle: 2
RARS instruction number: 3	Instruction: lui x2,-16
Expected:	Register Write to Reg: 0x02 Val: 0xFFFF0000
Got     :	Register Write to Reg: 0x02 Val: 0xFFFFFFF0
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
rars.trace : output from RARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


