Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Aluno/Documents/Microeletronica2024/Lab_2/proj3/teste_isim_beh.exe -prj C:/Users/Aluno/Documents/Microeletronica2024/Lab_2/proj3/teste_beh.prj work.teste 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Aluno/Documents/Microeletronica2024/Lab_2/proj3/lab2_proj3.vhd" into library work
Parsing VHDL file "C:/Users/Aluno/Documents/Microeletronica2024/Lab_2/proj3/teste.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity lab2_proj2 [\lab2_proj2(8)\]
Compiling architecture behavior of entity teste
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Built simulation executable C:/Users/Aluno/Documents/Microeletronica2024/Lab_2/proj3/teste_isim_beh.exe
Fuse Memory Usage: 35564 KB
Fuse CPU Usage: 405 ms
