// Seed: 2708113316
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_3 = 1'b0;
  wire id_10;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    access,
    id_13
);
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire module_1;
  tri0 id_15;
  assign id_15 = 1;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_6,
      id_9,
      id_9,
      id_9,
      id_6,
      id_15,
      id_9
  );
  assign id_9 = (id_13 == 1 + 1);
  assign id_1 = 1;
  wire id_16 = id_5;
endmodule
