@E: CS109 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Clocked_Logic_Debounce.v":10:15:10:22|Expecting module level statement
@E: CS187 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Clocked_Logic_Debounce.v":25:0:25:8|Expecting endmodule

