#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Oct 28 21:24:41 2019
# Process ID: 17188
# Current directory: C:/Users/Stefan/Desktop/332CC/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10520 C:\Users\Stefan\Desktop\332CC\project_2\project_2.xpr
# Log file: C:/Users/Stefan/Desktop/332CC/project_2/vivado.log
# Journal file: C:/Users/Stefan/Desktop/332CC/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Stefan/Desktop/332CC/project_2/project_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programs/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 720.457 ; gain = 106.852
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Stefan/Desktop/332CC/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Stefan/Desktop/332CC/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Stefan/Desktop/332CC/project_2/project_2.srcs/sources_1/new/AdunaMantise.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdunaMantise
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Stefan/Desktop/332CC/project_2/project_2.srcs/sources_1/new/AjustareExponent.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AjustareExponent
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Stefan/Desktop/332CC/project_2/project_2.srcs/sources_1/new/AlegeExponent.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AlegeExponent
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Stefan/Desktop/332CC/project_2/project_2.srcs/sources_1/new/AliniereMantise.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AliniereMantise
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Stefan/Desktop/332CC/project_2/project_2.srcs/sources_1/new/ComparaExponenti.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ComparaExponenti
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Stefan/Desktop/332CC/project_2/project_2.srcs/sources_1/new/Concatenare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Concatenare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Stefan/Desktop/332CC/project_2/project_2.srcs/sources_1/new/Normalizare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalizare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Stefan/Desktop/332CC/project_2/project_2.srcs/sources_1/new/ParsareNumere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ParsareNumere
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Stefan/Desktop/332CC/project_2/project_2.srcs/sources_1/new/Pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Stefan/Desktop/332CC/project_2/project_2.srcs/sources_1/new/RegExp16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegExp16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Stefan/Desktop/332CC/project_2/project_2.srcs/sources_1/new/RegExp8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegExp8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Stefan/Desktop/332CC/project_2/project_2.srcs/sources_1/new/RegMant24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegMant24
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Stefan/Desktop/332CC/project_2/project_2.srcs/sources_1/new/RegMant26.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegMant26
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Stefan/Desktop/332CC/project_2/project_2.srcs/sources_1/new/RegMant48.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegMant48
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Stefan/Desktop/332CC/project_2/project_2.srcs/sources_1/new/RegMant57.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegMant57
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Stefan/Desktop/332CC/project_2/project_2.srcs/sources_1/new/RegVal9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegVal9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Stefan/Desktop/332CC/project_2/project_2.srcs/sim_1/new/Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Stefan/Desktop/332CC/project_2/project_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Stefan/Desktop/332CC/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e140b8fcabb04eadabe538b606eeda7e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sim_behav xil_defaultlib.Sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ParsareNumere
Compiling module xil_defaultlib.RegExp16
Compiling module xil_defaultlib.RegMant48
Compiling module xil_defaultlib.ComparaExponenti
Compiling module xil_defaultlib.Concatenare
Compiling module xil_defaultlib.RegMant57
Compiling module xil_defaultlib.RegVal9
Compiling module xil_defaultlib.AlegeExponent
Compiling module xil_defaultlib.AliniereMantise
Compiling module xil_defaultlib.RegExp8
Compiling module xil_defaultlib.AdunaMantise
Compiling module xil_defaultlib.RegMant26
Compiling module xil_defaultlib.Normalizare
Compiling module xil_defaultlib.AjustareExponent
Compiling module xil_defaultlib.RegMant24
Compiling module xil_defaultlib.Pipeline
Compiling module xil_defaultlib.Sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sim_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Stefan/Desktop/332CC/project_2/project_2.sim/sim_1/behav/xsim/xsim.dir/Sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Stefan/Desktop/332CC/project_2/project_2.sim/sim_1/behav/xsim/xsim.dir/Sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Oct 28 21:26:11 2019. For additional details about this file, please refer to the WebTalk help file at D:/Programs/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 28 21:26:11 2019...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 742.676 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Stefan/Desktop/332CC/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Sim_behav -key {Behavioral:sim_1:Functional:Sim} -tclbatch {Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 760.547 ; gain = 17.871
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 762.699 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct 28 21:28:57 2019...
