0.6
2018.3
Dec  7 2018
00:33:28
D:/Xilinx/hw/labpre/lab10/lab_10.2/lab_10.2.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/Xilinx/hw/labpre/lab10/lab_10.2/lab_10.2.srcs/sim_1/new/main_tb.v,1543570156,verilog,,,,main_tb,,,,,,,,
D:/Xilinx/hw/labpre/lab10/lab_10.2/lab_10.2.srcs/sources_1/new/main.v,1543570183,verilog,,D:/Xilinx/hw/labpre/lab10/lab_10.2/lab_10.2.srcs/sim_1/new/main_tb.v,,main,,,,,,,,
