
*** Running vivado
    with args -log RV_RTDS_neorv32_integration_0_4.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source RV_RTDS_neorv32_integration_0_4.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source RV_RTDS_neorv32_integration_0_4.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 484.488 ; gain = 179.121
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/VivadoSuiteStandard/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/work/RISCV-RTDS/RISCV-RTDS.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: RV_RTDS_neorv32_integration_0_4
Command: synth_design -top RV_RTDS_neorv32_integration_0_4 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16280
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1359.016 ; gain = 438.777
---------------------------------------------------------------------------------
WARNING: [Synth 8-10592] closing label :neorv32_integration_top is only allowed in SystemVerilog mode [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/top/neorv32_integration_top.v:375]
WARNING: [Synth 8-10592] closing label :neorv32_integration_top is only allowed in SystemVerilog mode [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/top/neorv32_integration_top.v:375]
INFO: [Synth 8-6157] synthesizing module 'RV_RTDS_neorv32_integration_0_4' [c:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/work/RISCV-RTDS/RISCV-RTDS.gen/sources_1/bd/RV_RTDS/ip/RV_RTDS_neorv32_integration_0_4/synth/RV_RTDS_neorv32_integration_0_4.v:53]
INFO: [Synth 8-6157] synthesizing module 'neorv32_integration_top' [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/top/neorv32_integration_top.v:1]
	Parameter CLOCK_FREQUENCY bound to: 0 - type: integer 
	Parameter HART_ID bound to: 0 - type: integer 
	Parameter VENDOR_ID bound to: 0 - type: integer 
	Parameter INT_BOOTLOADER_EN bound to: 1 - type: integer 
	Parameter ON_CHIP_DEBUGGER_EN bound to: 0 - type: integer 
	Parameter DM_LEGACY_MODE bound to: 0 - type: integer 
	Parameter CPU_EXTENSION_RISCV_A bound to: 0 - type: integer 
	Parameter CPU_EXTENSION_RISCV_B bound to: 0 - type: integer 
	Parameter CPU_EXTENSION_RISCV_C bound to: 0 - type: integer 
	Parameter CPU_EXTENSION_RISCV_E bound to: 0 - type: integer 
	Parameter CPU_EXTENSION_RISCV_M bound to: 0 - type: integer 
	Parameter CPU_EXTENSION_RISCV_U bound to: 0 - type: integer 
	Parameter CPU_EXTENSION_RISCV_Zfinx bound to: 0 - type: integer 
	Parameter CPU_EXTENSION_RISCV_Zicntr bound to: 1 - type: integer 
	Parameter CPU_EXTENSION_RISCV_Zihpm bound to: 0 - type: integer 
	Parameter CPU_EXTENSION_RISCV_Zmmul bound to: 0 - type: integer 
	Parameter CPU_EXTENSION_RISCV_Zxcfu bound to: 0 - type: integer 
	Parameter FAST_MUL_EN bound to: 0 - type: integer 
	Parameter FAST_SHIFT_EN bound to: 0 - type: integer 
	Parameter PMP_NUM_REGIONS bound to: 0 - type: integer 
	Parameter PMP_MIN_GRANULARITY bound to: 4 - type: integer 
	Parameter HPM_NUM_CNTS bound to: 0 - type: integer 
	Parameter HPM_CNT_WIDTH bound to: 40 - type: integer 
	Parameter AMO_RVS_GRANULARITY bound to: 4 - type: integer 
	Parameter MEM_INT_IMEM_EN bound to: 1 - type: integer 
	Parameter MEM_INT_IMEM_SIZE bound to: 16384 - type: integer 
	Parameter MEM_INT_DMEM_EN bound to: 1 - type: integer 
	Parameter MEM_INT_DMEM_SIZE bound to: 8192 - type: integer 
	Parameter ICACHE_EN bound to: 0 - type: integer 
	Parameter ICACHE_NUM_BLOCKS bound to: 4 - type: integer 
	Parameter ICACHE_BLOCK_SIZE bound to: 64 - type: integer 
	Parameter ICACHE_ASSOCIATIVITY bound to: 1 - type: integer 
	Parameter DCACHE_EN bound to: 0 - type: integer 
	Parameter DCACHE_NUM_BLOCKS bound to: 4 - type: integer 
	Parameter DCACHE_BLOCK_SIZE bound to: 64 - type: integer 
	Parameter XIRQ_NUM_CH bound to: 0 - type: integer 
	Parameter XIRQ_TRIGGER_TYPE bound to: -1 - type: integer 
	Parameter XIRQ_TRIGGER_POLARITY bound to: -1 - type: integer 
	Parameter IO_GPIO_NUM bound to: 0 - type: integer 
	Parameter IO_MTIME_EN bound to: 1 - type: integer 
	Parameter IO_UART0_EN bound to: 1 - type: integer 
	Parameter IO_UART0_RX_FIFO bound to: 1 - type: integer 
	Parameter IO_UART0_TX_FIFO bound to: 1 - type: integer 
	Parameter IO_UART1_EN bound to: 1 - type: integer 
	Parameter IO_UART1_RX_FIFO bound to: 1 - type: integer 
	Parameter IO_UART1_TX_FIFO bound to: 1 - type: integer 
	Parameter IO_SPI_EN bound to: 1 - type: integer 
	Parameter IO_SPI_FIFO bound to: 1 - type: integer 
	Parameter IO_SDI_EN bound to: 0 - type: integer 
	Parameter IO_SDI_FIFO bound to: 1 - type: integer 
	Parameter IO_TWI_EN bound to: 1 - type: integer 
	Parameter IO_PWM_NUM_CH bound to: 0 - type: integer 
	Parameter IO_WDT_EN bound to: 1 - type: integer 
	Parameter IO_TRNG_EN bound to: 1 - type: integer 
	Parameter IO_TRNG_FIFO bound to: 1 - type: integer 
	Parameter IO_CFS_EN bound to: 0 - type: integer 
	Parameter IO_CFS_CONFIG bound to: 0 - type: integer 
	Parameter IO_CFS_IN_SIZE bound to: 32 - type: integer 
	Parameter IO_CFS_OUT_SIZE bound to: 32 - type: integer 
	Parameter IO_NEOLED_EN bound to: 1 - type: integer 
	Parameter IO_NEOLED_TX_FIFO bound to: 1 - type: integer 
	Parameter IO_GPTMR_EN bound to: 0 - type: integer 
	Parameter IO_XIP_EN bound to: 0 - type: integer 
	Parameter IO_ONEWIRE_EN bound to: 0 - type: integer 
	Parameter IO_DMA_EN bound to: 0 - type: integer 
	Parameter IO_SLINK_EN bound to: 0 - type: integer 
	Parameter IO_SLINK_RX_FIFO bound to: 1 - type: integer 
	Parameter IO_SLINK_TX_FIFO bound to: 1 - type: integer 
	Parameter IO_CRC_EN bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'neorv32_SystemTop_axi4lite' [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/system_integration/neorv32_SystemTop_axi4lite.vhd:237]
	Parameter CLOCK_FREQUENCY bound to: 0 - type: integer 
	Parameter HART_ID bound to: 0 - type: integer 
	Parameter VENDOR_ID bound to: 0 - type: integer 
	Parameter INT_BOOTLOADER_EN bound to: 1 - type: bool 
	Parameter ON_CHIP_DEBUGGER_EN bound to: 0 - type: bool 
	Parameter DM_LEGACY_MODE bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_A bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_B bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_C bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_E bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_M bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_U bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zfinx bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zicntr bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zihpm bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zmmul bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zxcfu bound to: 0 - type: bool 
	Parameter FAST_MUL_EN bound to: 0 - type: bool 
	Parameter FAST_SHIFT_EN bound to: 0 - type: bool 
	Parameter PMP_NUM_REGIONS bound to: 0 - type: integer 
	Parameter PMP_MIN_GRANULARITY bound to: 4 - type: integer 
	Parameter HPM_NUM_CNTS bound to: 0 - type: integer 
	Parameter HPM_CNT_WIDTH bound to: 40 - type: integer 
	Parameter AMO_RVS_GRANULARITY bound to: 4 - type: integer 
	Parameter MEM_INT_IMEM_EN bound to: 1 - type: bool 
	Parameter MEM_INT_IMEM_SIZE bound to: 16384 - type: integer 
	Parameter MEM_INT_DMEM_EN bound to: 1 - type: bool 
	Parameter MEM_INT_DMEM_SIZE bound to: 8192 - type: integer 
	Parameter ICACHE_EN bound to: 0 - type: bool 
	Parameter ICACHE_NUM_BLOCKS bound to: 4 - type: integer 
	Parameter ICACHE_BLOCK_SIZE bound to: 64 - type: integer 
	Parameter ICACHE_ASSOCIATIVITY bound to: 1 - type: integer 
	Parameter DCACHE_EN bound to: 0 - type: bool 
	Parameter DCACHE_NUM_BLOCKS bound to: 4 - type: integer 
	Parameter DCACHE_BLOCK_SIZE bound to: 64 - type: integer 
	Parameter XIRQ_NUM_CH bound to: 0 - type: integer 
	Parameter XIRQ_TRIGGER_TYPE bound to: -1 - type: integer 
	Parameter XIRQ_TRIGGER_POLARITY bound to: -1 - type: integer 
	Parameter IO_GPIO_NUM bound to: 0 - type: integer 
	Parameter IO_MTIME_EN bound to: 1 - type: bool 
	Parameter IO_UART0_EN bound to: 1 - type: bool 
	Parameter IO_UART0_RX_FIFO bound to: 1 - type: integer 
	Parameter IO_UART0_TX_FIFO bound to: 1 - type: integer 
	Parameter IO_UART1_EN bound to: 1 - type: bool 
	Parameter IO_UART1_RX_FIFO bound to: 1 - type: integer 
	Parameter IO_UART1_TX_FIFO bound to: 1 - type: integer 
	Parameter IO_SPI_EN bound to: 1 - type: bool 
	Parameter IO_SPI_FIFO bound to: 1 - type: integer 
	Parameter IO_SDI_EN bound to: 0 - type: bool 
	Parameter IO_SDI_FIFO bound to: 1 - type: integer 
	Parameter IO_TWI_EN bound to: 1 - type: bool 
	Parameter IO_PWM_NUM_CH bound to: 0 - type: integer 
	Parameter IO_WDT_EN bound to: 1 - type: bool 
	Parameter IO_TRNG_EN bound to: 1 - type: bool 
	Parameter IO_TRNG_FIFO bound to: 1 - type: integer 
	Parameter IO_CFS_EN bound to: 0 - type: bool 
	Parameter IO_CFS_CONFIG bound to: 0 - type: integer 
	Parameter IO_CFS_IN_SIZE bound to: 32 - type: integer 
	Parameter IO_CFS_OUT_SIZE bound to: 32 - type: integer 
	Parameter IO_NEOLED_EN bound to: 1 - type: bool 
	Parameter IO_NEOLED_TX_FIFO bound to: 1 - type: integer 
	Parameter IO_GPTMR_EN bound to: 0 - type: bool 
	Parameter IO_XIP_EN bound to: 0 - type: bool 
	Parameter IO_ONEWIRE_EN bound to: 0 - type: bool 
	Parameter IO_DMA_EN bound to: 0 - type: bool 
	Parameter IO_SLINK_EN bound to: 0 - type: bool 
	Parameter IO_SLINK_RX_FIFO bound to: 1 - type: integer 
	Parameter IO_SLINK_TX_FIFO bound to: 1 - type: integer 
	Parameter IO_CRC_EN bound to: 0 - type: bool 
	Parameter CLOCK_FREQUENCY bound to: 0 - type: integer 
	Parameter HART_ID bound to: 32'b00000000000000000000000000000000 
	Parameter VENDOR_ID bound to: 32'b00000000000000000000000000000000 
	Parameter INT_BOOTLOADER_EN bound to: 1 - type: bool 
	Parameter ON_CHIP_DEBUGGER_EN bound to: 0 - type: bool 
	Parameter DM_LEGACY_MODE bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_A bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_B bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_C bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_E bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_M bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_U bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zfinx bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zicntr bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zihpm bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zmmul bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zxcfu bound to: 0 - type: bool 
	Parameter FAST_MUL_EN bound to: 0 - type: bool 
	Parameter FAST_SHIFT_EN bound to: 0 - type: bool 
	Parameter PMP_NUM_REGIONS bound to: 0 - type: integer 
	Parameter PMP_MIN_GRANULARITY bound to: 4 - type: integer 
	Parameter HPM_NUM_CNTS bound to: 0 - type: integer 
	Parameter HPM_CNT_WIDTH bound to: 40 - type: integer 
	Parameter AMO_RVS_GRANULARITY bound to: 4 - type: integer 
	Parameter MEM_INT_IMEM_EN bound to: 1 - type: bool 
	Parameter MEM_INT_IMEM_SIZE bound to: 16384 - type: integer 
	Parameter MEM_INT_DMEM_EN bound to: 1 - type: bool 
	Parameter MEM_INT_DMEM_SIZE bound to: 8192 - type: integer 
	Parameter ICACHE_EN bound to: 0 - type: bool 
	Parameter ICACHE_NUM_BLOCKS bound to: 4 - type: integer 
	Parameter ICACHE_BLOCK_SIZE bound to: 64 - type: integer 
	Parameter ICACHE_ASSOCIATIVITY bound to: 1 - type: integer 
	Parameter DCACHE_EN bound to: 0 - type: bool 
	Parameter DCACHE_NUM_BLOCKS bound to: 4 - type: integer 
	Parameter DCACHE_BLOCK_SIZE bound to: 64 - type: integer 
	Parameter MEM_EXT_EN bound to: 1 - type: bool 
	Parameter MEM_EXT_TIMEOUT bound to: 0 - type: integer 
	Parameter MEM_EXT_PIPE_MODE bound to: 0 - type: bool 
	Parameter MEM_EXT_BIG_ENDIAN bound to: 0 - type: bool 
	Parameter MEM_EXT_ASYNC_RX bound to: 0 - type: bool 
	Parameter MEM_EXT_ASYNC_TX bound to: 0 - type: bool 
	Parameter XIRQ_NUM_CH bound to: 0 - type: integer 
	Parameter XIRQ_TRIGGER_TYPE bound to: 32'b11111111111111111111111111111111 
	Parameter XIRQ_TRIGGER_POLARITY bound to: 32'b11111111111111111111111111111111 
	Parameter IO_GPIO_NUM bound to: 0 - type: integer 
	Parameter IO_MTIME_EN bound to: 1 - type: bool 
	Parameter IO_UART0_EN bound to: 1 - type: bool 
	Parameter IO_UART0_RX_FIFO bound to: 1 - type: integer 
	Parameter IO_UART0_TX_FIFO bound to: 1 - type: integer 
	Parameter IO_UART1_EN bound to: 1 - type: bool 
	Parameter IO_UART1_RX_FIFO bound to: 1 - type: integer 
	Parameter IO_UART1_TX_FIFO bound to: 1 - type: integer 
	Parameter IO_SPI_EN bound to: 1 - type: bool 
	Parameter IO_SPI_FIFO bound to: 1 - type: integer 
	Parameter IO_SDI_EN bound to: 0 - type: bool 
	Parameter IO_SDI_FIFO bound to: 1 - type: integer 
	Parameter IO_TWI_EN bound to: 1 - type: bool 
	Parameter IO_PWM_NUM_CH bound to: 0 - type: integer 
	Parameter IO_WDT_EN bound to: 1 - type: bool 
	Parameter IO_TRNG_EN bound to: 1 - type: bool 
	Parameter IO_TRNG_FIFO bound to: 1 - type: integer 
	Parameter IO_CFS_EN bound to: 0 - type: bool 
	Parameter IO_CFS_CONFIG bound to: 32'b00000000000000000000000000000000 
	Parameter IO_CFS_IN_SIZE bound to: 32 - type: integer 
	Parameter IO_CFS_OUT_SIZE bound to: 32 - type: integer 
	Parameter IO_NEOLED_EN bound to: 1 - type: bool 
	Parameter IO_NEOLED_TX_FIFO bound to: 1 - type: integer 
	Parameter IO_GPTMR_EN bound to: 0 - type: bool 
	Parameter IO_XIP_EN bound to: 0 - type: bool 
	Parameter IO_ONEWIRE_EN bound to: 0 - type: bool 
	Parameter IO_DMA_EN bound to: 0 - type: bool 
	Parameter IO_SLINK_EN bound to: 0 - type: bool 
	Parameter IO_SLINK_RX_FIFO bound to: 1 - type: integer 
	Parameter IO_SLINK_TX_FIFO bound to: 1 - type: integer 
	Parameter IO_CRC_EN bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'neorv32_top' declared at 'C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_top.vhd:47' bound to instance 'neorv32_top_inst' of component 'neorv32_top' [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/system_integration/neorv32_SystemTop_axi4lite.vhd:334]
INFO: [Synth 8-638] synthesizing module 'neorv32_top' [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_top.vhd:252]
	Parameter CLOCK_FREQUENCY bound to: 0 - type: integer 
	Parameter HART_ID bound to: 32'b00000000000000000000000000000000 
	Parameter VENDOR_ID bound to: 32'b00000000000000000000000000000000 
	Parameter INT_BOOTLOADER_EN bound to: 1 - type: bool 
	Parameter ON_CHIP_DEBUGGER_EN bound to: 0 - type: bool 
	Parameter DM_LEGACY_MODE bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_A bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_B bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_C bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_E bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_M bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_U bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zfinx bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zicntr bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zihpm bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zmmul bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zxcfu bound to: 0 - type: bool 
	Parameter FAST_MUL_EN bound to: 0 - type: bool 
	Parameter FAST_SHIFT_EN bound to: 0 - type: bool 
	Parameter PMP_NUM_REGIONS bound to: 0 - type: integer 
	Parameter PMP_MIN_GRANULARITY bound to: 4 - type: integer 
	Parameter HPM_NUM_CNTS bound to: 0 - type: integer 
	Parameter HPM_CNT_WIDTH bound to: 40 - type: integer 
	Parameter AMO_RVS_GRANULARITY bound to: 4 - type: integer 
	Parameter MEM_INT_IMEM_EN bound to: 1 - type: bool 
	Parameter MEM_INT_IMEM_SIZE bound to: 16384 - type: integer 
	Parameter MEM_INT_DMEM_EN bound to: 1 - type: bool 
	Parameter MEM_INT_DMEM_SIZE bound to: 8192 - type: integer 
	Parameter ICACHE_EN bound to: 0 - type: bool 
	Parameter ICACHE_NUM_BLOCKS bound to: 4 - type: integer 
	Parameter ICACHE_BLOCK_SIZE bound to: 64 - type: integer 
	Parameter ICACHE_ASSOCIATIVITY bound to: 1 - type: integer 
	Parameter DCACHE_EN bound to: 0 - type: bool 
	Parameter DCACHE_NUM_BLOCKS bound to: 4 - type: integer 
	Parameter DCACHE_BLOCK_SIZE bound to: 64 - type: integer 
	Parameter MEM_EXT_EN bound to: 1 - type: bool 
	Parameter MEM_EXT_TIMEOUT bound to: 0 - type: integer 
	Parameter MEM_EXT_PIPE_MODE bound to: 0 - type: bool 
	Parameter MEM_EXT_BIG_ENDIAN bound to: 0 - type: bool 
	Parameter MEM_EXT_ASYNC_RX bound to: 0 - type: bool 
	Parameter MEM_EXT_ASYNC_TX bound to: 0 - type: bool 
	Parameter XIRQ_NUM_CH bound to: 0 - type: integer 
	Parameter XIRQ_TRIGGER_TYPE bound to: 32'b11111111111111111111111111111111 
	Parameter XIRQ_TRIGGER_POLARITY bound to: 32'b11111111111111111111111111111111 
	Parameter IO_GPIO_NUM bound to: 0 - type: integer 
	Parameter IO_MTIME_EN bound to: 1 - type: bool 
	Parameter IO_UART0_EN bound to: 1 - type: bool 
	Parameter IO_UART0_RX_FIFO bound to: 1 - type: integer 
	Parameter IO_UART0_TX_FIFO bound to: 1 - type: integer 
	Parameter IO_UART1_EN bound to: 1 - type: bool 
	Parameter IO_UART1_RX_FIFO bound to: 1 - type: integer 
	Parameter IO_UART1_TX_FIFO bound to: 1 - type: integer 
	Parameter IO_SPI_EN bound to: 1 - type: bool 
	Parameter IO_SPI_FIFO bound to: 1 - type: integer 
	Parameter IO_SDI_EN bound to: 0 - type: bool 
	Parameter IO_SDI_FIFO bound to: 1 - type: integer 
	Parameter IO_TWI_EN bound to: 1 - type: bool 
	Parameter IO_PWM_NUM_CH bound to: 0 - type: integer 
	Parameter IO_WDT_EN bound to: 1 - type: bool 
	Parameter IO_TRNG_EN bound to: 1 - type: bool 
	Parameter IO_TRNG_FIFO bound to: 1 - type: integer 
	Parameter IO_CFS_EN bound to: 0 - type: bool 
	Parameter IO_CFS_CONFIG bound to: 32'b00000000000000000000000000000000 
	Parameter IO_CFS_IN_SIZE bound to: 32 - type: integer 
	Parameter IO_CFS_OUT_SIZE bound to: 32 - type: integer 
	Parameter IO_NEOLED_EN bound to: 1 - type: bool 
	Parameter IO_NEOLED_TX_FIFO bound to: 1 - type: integer 
	Parameter IO_GPTMR_EN bound to: 0 - type: bool 
	Parameter IO_XIP_EN bound to: 0 - type: bool 
	Parameter IO_ONEWIRE_EN bound to: 0 - type: bool 
	Parameter IO_DMA_EN bound to: 0 - type: bool 
	Parameter IO_SLINK_EN bound to: 0 - type: bool 
	Parameter IO_SLINK_RX_FIFO bound to: 1 - type: integer 
	Parameter IO_SLINK_TX_FIFO bound to: 1 - type: integer 
	Parameter IO_CRC_EN bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'neorv32_cpu' [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_cpu.vhd:97]
	Parameter HART_ID bound to: 32'b00000000000000000000000000000000 
	Parameter VENDOR_ID bound to: 32'b00000000000000000000000000000000 
	Parameter CPU_BOOT_ADDR bound to: 32'b11111111111111111100000000000000 
	Parameter CPU_DEBUG_PARK_ADDR bound to: 32'b11111111111111111111111100001000 
	Parameter CPU_DEBUG_EXC_ADDR bound to: 32'b11111111111111111111111100000000 
	Parameter CPU_EXTENSION_RISCV_A bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_B bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_C bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_E bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_M bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_U bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zfinx bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zicntr bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zihpm bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zmmul bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zxcfu bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Sdext bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Sdtrig bound to: 0 - type: bool 
	Parameter FAST_MUL_EN bound to: 0 - type: bool 
	Parameter FAST_SHIFT_EN bound to: 0 - type: bool 
	Parameter PMP_NUM_REGIONS bound to: 0 - type: integer 
	Parameter PMP_MIN_GRANULARITY bound to: 4 - type: integer 
	Parameter HPM_NUM_CNTS bound to: 0 - type: integer 
	Parameter HPM_CNT_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-638] synthesizing module 'neorv32_cpu_control' [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_cpu_control.vhd:126]
	Parameter HART_ID bound to: 32'b00000000000000000000000000000000 
	Parameter VENDOR_ID bound to: 32'b00000000000000000000000000000000 
	Parameter CPU_BOOT_ADDR bound to: 32'b11111111111111111100000000000000 
	Parameter CPU_DEBUG_PARK_ADDR bound to: 32'b11111111111111111111111100001000 
	Parameter CPU_DEBUG_EXC_ADDR bound to: 32'b11111111111111111111111100000000 
	Parameter CPU_EXTENSION_RISCV_A bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_B bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_C bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_E bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_M bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_U bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zfinx bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zicntr bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zihpm bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zmmul bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zxcfu bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Sdext bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Sdtrig bound to: 0 - type: bool 
	Parameter FAST_MUL_EN bound to: 0 - type: bool 
	Parameter FAST_SHIFT_EN bound to: 0 - type: bool 
	Parameter PMP_EN bound to: 0 - type: bool 
	Parameter HPM_NUM_CNTS bound to: 0 - type: integer 
	Parameter HPM_CNT_WIDTH bound to: 40 - type: integer 
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_cpu_control.vhd:300]
INFO: [Synth 8-638] synthesizing module 'neorv32_fifo' [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_fifo.vhd:66]
	Parameter FIFO_DEPTH bound to: 2 - type: integer 
	Parameter FIFO_WIDTH bound to: 18 - type: integer 
	Parameter FIFO_RSYNC bound to: 0 - type: bool 
	Parameter FIFO_SAFE bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'neorv32_fifo' (0#1) [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_fifo.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'neorv32_cpu_control' (0#1) [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_cpu_control.vhd:126]
INFO: [Synth 8-638] synthesizing module 'neorv32_cpu_regfile' [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_cpu_regfile.vhd:77]
	Parameter RVE_EN bound to: 0 - type: bool 
	Parameter RS3_EN bound to: 0 - type: bool 
	Parameter RS4_EN bound to: 0 - type: bool 
INFO: [Synth 8-226] default block is never used [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_cpu_regfile.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'neorv32_cpu_regfile' (0#1) [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_cpu_regfile.vhd:77]
INFO: [Synth 8-638] synthesizing module 'neorv32_cpu_alu' [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_cpu_alu.vhd:82]
	Parameter CPU_EXTENSION_RISCV_B bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_M bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zmmul bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zfinx bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zxcfu bound to: 0 - type: bool 
	Parameter FAST_MUL_EN bound to: 0 - type: bool 
	Parameter FAST_SHIFT_EN bound to: 0 - type: bool 
INFO: [Synth 8-226] default block is never used [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_cpu_alu.vhd:139]
INFO: [Synth 8-638] synthesizing module 'neorv32_cpu_cp_shifter' [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd:64]
	Parameter FAST_SHIFT_EN bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'neorv32_cpu_cp_shifter' (0#1) [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'neorv32_cpu_alu' (0#1) [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_cpu_alu.vhd:82]
INFO: [Synth 8-638] synthesizing module 'neorv32_cpu_lsu' [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_cpu_lsu.vhd:68]
	Parameter AMO_LRSC_ENABLE bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'neorv32_cpu_lsu' (0#1) [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_cpu_lsu.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'neorv32_cpu' (0#1) [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_cpu.vhd:97]
INFO: [Synth 8-638] synthesizing module 'neorv32_bus_switch' [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_intercon.vhd:62]
	Parameter PORT_A_READ_ONLY bound to: 0 - type: bool 
	Parameter PORT_B_READ_ONLY bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'neorv32_bus_switch' (0#1) [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_intercon.vhd:62]
INFO: [Synth 8-638] synthesizing module 'neorv32_bus_gateway' [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_intercon.vhd:284]
	Parameter TIMEOUT bound to: 15 - type: integer 
	Parameter IMEM_ENABLE bound to: 1 - type: bool 
	Parameter IMEM_BASE bound to: 32'b00000000000000000000000000000000 
	Parameter IMEM_SIZE bound to: 16384 - type: integer 
	Parameter DMEM_ENABLE bound to: 1 - type: bool 
	Parameter DMEM_BASE bound to: 32'b10000000000000000000000000000000 
	Parameter DMEM_SIZE bound to: 8192 - type: integer 
	Parameter XIP_ENABLE bound to: 0 - type: bool 
	Parameter XIP_BASE bound to: 32'b11100000000000000000000000000000 
	Parameter XIP_SIZE bound to: 268435456 - type: integer 
	Parameter BOOT_ENABLE bound to: 1 - type: bool 
	Parameter BOOT_BASE bound to: 32'b11111111111111111100000000000000 
	Parameter BOOT_SIZE bound to: 8192 - type: integer 
	Parameter IO_ENABLE bound to: 1 - type: bool 
	Parameter IO_BASE bound to: 32'b11111111111111111110000000000000 
	Parameter IO_SIZE bound to: 8192 - type: integer 
	Parameter EXT_ENABLE bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'neorv32_bus_gateway' (0#1) [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_intercon.vhd:284]
INFO: [Synth 8-638] synthesizing module 'neorv32_imem' [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/mem/neorv32_imem.legacy.vhd:46]
	Parameter IMEM_SIZE bound to: 16384 - type: integer 
	Parameter IMEM_AS_IROM bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'neorv32_imem' (0#1) [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/mem/neorv32_imem.legacy.vhd:46]
INFO: [Synth 8-638] synthesizing module 'neorv32_dmem' [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/mem/neorv32_dmem.legacy.vhd:42]
	Parameter DMEM_SIZE bound to: 8192 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'neorv32_dmem' (0#1) [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/mem/neorv32_dmem.legacy.vhd:42]
INFO: [Synth 8-638] synthesizing module 'neorv32_boot_rom' [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_boot_rom.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'neorv32_boot_rom' (0#1) [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_boot_rom.vhd:51]
INFO: [Synth 8-638] synthesizing module 'neorv32_wishbone' [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_wishbone.vhd:77]
	Parameter BUS_TIMEOUT bound to: 0 - type: integer 
	Parameter PIPE_MODE bound to: 0 - type: bool 
	Parameter BIG_ENDIAN bound to: 0 - type: bool 
	Parameter ASYNC_RX bound to: 0 - type: bool 
	Parameter ASYNC_TX bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'neorv32_wishbone' (0#1) [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_wishbone.vhd:77]
INFO: [Synth 8-638] synthesizing module 'neorv32_bus_io_switch' [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_intercon.vhd:500]
	Parameter DEV_SIZE bound to: 256 - type: integer 
	Parameter DEV_00_EN bound to: 0 - type: bool 
	Parameter DEV_00_BASE bound to: 32'b11111111111111111111111100000000 
	Parameter DEV_01_EN bound to: 1 - type: bool 
	Parameter DEV_01_BASE bound to: 32'b11111111111111111111111000000000 
	Parameter DEV_02_EN bound to: 1 - type: bool 
	Parameter DEV_02_BASE bound to: 32'b11111111111111111111110100000000 
	Parameter DEV_03_EN bound to: 0 - type: bool 
	Parameter DEV_03_BASE bound to: 32'b11111111111111111111110000000000 
	Parameter DEV_04_EN bound to: 1 - type: bool 
	Parameter DEV_04_BASE bound to: 32'b11111111111111111111101100000000 
	Parameter DEV_05_EN bound to: 1 - type: bool 
	Parameter DEV_05_BASE bound to: 32'b11111111111111111111101000000000 
	Parameter DEV_06_EN bound to: 1 - type: bool 
	Parameter DEV_06_BASE bound to: 32'b11111111111111111111100100000000 
	Parameter DEV_07_EN bound to: 1 - type: bool 
	Parameter DEV_07_BASE bound to: 32'b11111111111111111111100000000000 
	Parameter DEV_08_EN bound to: 0 - type: bool 
	Parameter DEV_08_BASE bound to: 32'b11111111111111111111011100000000 
	Parameter DEV_09_EN bound to: 1 - type: bool 
	Parameter DEV_09_BASE bound to: 32'b11111111111111111111011000000000 
	Parameter DEV_10_EN bound to: 1 - type: bool 
	Parameter DEV_10_BASE bound to: 32'b11111111111111111111010100000000 
	Parameter DEV_11_EN bound to: 1 - type: bool 
	Parameter DEV_11_BASE bound to: 32'b11111111111111111111010000000000 
	Parameter DEV_12_EN bound to: 0 - type: bool 
	Parameter DEV_12_BASE bound to: 32'b11111111111111111111001100000000 
	Parameter DEV_13_EN bound to: 0 - type: bool 
	Parameter DEV_13_BASE bound to: 32'b11111111111111111111001000000000 
	Parameter DEV_14_EN bound to: 0 - type: bool 
	Parameter DEV_14_BASE bound to: 32'b11111111111111111111000100000000 
	Parameter DEV_15_EN bound to: 0 - type: bool 
	Parameter DEV_15_BASE bound to: 32'b11111111111111111111000000000000 
	Parameter DEV_16_EN bound to: 0 - type: bool 
	Parameter DEV_16_BASE bound to: 32'b11111111111111111110111100000000 
	Parameter DEV_17_EN bound to: 0 - type: bool 
	Parameter DEV_17_BASE bound to: 32'b11111111111111111110111000000000 
	Parameter DEV_18_EN bound to: 0 - type: bool 
	Parameter DEV_18_BASE bound to: 32'b11111111111111111110110100000000 
	Parameter DEV_19_EN bound to: 0 - type: bool 
	Parameter DEV_19_BASE bound to: 32'b11111111111111111110110000000000 
	Parameter DEV_20_EN bound to: 0 - type: bool 
	Parameter DEV_20_BASE bound to: 32'b11111111111111111110101100000000 
INFO: [Synth 8-256] done synthesizing module 'neorv32_bus_io_switch' (0#1) [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_intercon.vhd:500]
INFO: [Synth 8-638] synthesizing module 'neorv32_wdt' [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_wdt.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'neorv32_wdt' (0#1) [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_wdt.vhd:66]
INFO: [Synth 8-638] synthesizing module 'neorv32_mtime' [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_mtime.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'neorv32_mtime' (0#1) [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_mtime.vhd:55]
INFO: [Synth 8-638] synthesizing module 'neorv32_uart' [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_uart.vhd:82]
	Parameter SIM_LOG_FILE bound to: neorv32.uart0.sim_mode.text.out - type: string 
	Parameter UART_RX_FIFO bound to: 1 - type: integer 
	Parameter UART_TX_FIFO bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'neorv32_fifo__parameterized0' [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_fifo.vhd:66]
	Parameter FIFO_DEPTH bound to: 1 - type: integer 
	Parameter FIFO_WIDTH bound to: 8 - type: integer 
	Parameter FIFO_RSYNC bound to: 1 - type: bool 
	Parameter FIFO_SAFE bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'neorv32_fifo__parameterized0' (0#1) [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_fifo.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'neorv32_uart' (0#1) [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_uart.vhd:82]
INFO: [Synth 8-638] synthesizing module 'neorv32_uart__parameterized0' [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_uart.vhd:82]
	Parameter SIM_LOG_FILE bound to: neorv32.uart1.sim_mode.text.out - type: string 
	Parameter UART_RX_FIFO bound to: 1 - type: integer 
	Parameter UART_TX_FIFO bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'neorv32_uart__parameterized0' (0#1) [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_uart.vhd:82]
INFO: [Synth 8-638] synthesizing module 'neorv32_spi' [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_spi.vhd:61]
	Parameter IO_SPI_FIFO bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'neorv32_spi' (0#1) [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_spi.vhd:61]
INFO: [Synth 8-638] synthesizing module 'neorv32_twi' [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_twi.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'neorv32_twi' (0#1) [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_twi.vhd:63]
INFO: [Synth 8-638] synthesizing module 'neorv32_trng' [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_trng.vhd:59]
	Parameter IO_TRNG_FIFO bound to: 1 - type: integer 
	Parameter NUM_CELLS bound to: 3 - type: integer 
	Parameter NUM_INV_START bound to: 3 - type: integer 
	Parameter NUM_INV_INC bound to: 2 - type: integer 
	Parameter NUM_INV_DELAY bound to: 2 - type: integer 
	Parameter POST_PROC_EN bound to: 1 - type: bool 
	Parameter IS_SIM bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'neoTRNG' declared at 'C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_trng.vhd:305' bound to instance 'neoTRNG_inst' of component 'neoTRNG' [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_trng.vhd:186]
INFO: [Synth 8-638] synthesizing module 'neoTRNG' [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_trng.vhd:323]
	Parameter NUM_CELLS bound to: 3 - type: integer 
	Parameter NUM_INV_START bound to: 3 - type: integer 
	Parameter NUM_INV_INC bound to: 2 - type: integer 
	Parameter NUM_INV_DELAY bound to: 2 - type: integer 
	Parameter POST_PROC_EN bound to: 1 - type: bool 
	Parameter IS_SIM bound to: 0 - type: bool 
	Parameter NUM_INV_S bound to: 3 - type: integer 
	Parameter NUM_INV_L bound to: 5 - type: integer 
	Parameter IS_SIM bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'neoTRNG_cell' declared at 'C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_trng.vhd:634' bound to instance 'neoTRNG_cell_inst_i' of component 'neoTRNG_cell' [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_trng.vhd:402]
INFO: [Synth 8-638] synthesizing module 'neoTRNG_cell' [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_trng.vhd:650]
	Parameter NUM_INV_S bound to: 3 - type: integer 
	Parameter NUM_INV_L bound to: 5 - type: integer 
	Parameter IS_SIM bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'neoTRNG_cell' (0#1) [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_trng.vhd:650]
	Parameter NUM_INV_S bound to: 5 - type: integer 
	Parameter NUM_INV_L bound to: 7 - type: integer 
	Parameter IS_SIM bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'neoTRNG_cell' declared at 'C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_trng.vhd:634' bound to instance 'neoTRNG_cell_inst_i' of component 'neoTRNG_cell' [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_trng.vhd:402]
INFO: [Synth 8-638] synthesizing module 'neoTRNG_cell__parameterized1' [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_trng.vhd:650]
	Parameter NUM_INV_S bound to: 5 - type: integer 
	Parameter NUM_INV_L bound to: 7 - type: integer 
	Parameter IS_SIM bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'neoTRNG_cell__parameterized1' (0#1) [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_trng.vhd:650]
	Parameter NUM_INV_S bound to: 7 - type: integer 
	Parameter NUM_INV_L bound to: 9 - type: integer 
	Parameter IS_SIM bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'neoTRNG_cell' declared at 'C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_trng.vhd:634' bound to instance 'neoTRNG_cell_inst_i' of component 'neoTRNG_cell' [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_trng.vhd:402]
INFO: [Synth 8-638] synthesizing module 'neoTRNG_cell__parameterized3' [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_trng.vhd:650]
	Parameter NUM_INV_S bound to: 7 - type: integer 
	Parameter NUM_INV_L bound to: 9 - type: integer 
	Parameter IS_SIM bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'neoTRNG_cell__parameterized3' (0#1) [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_trng.vhd:650]
INFO: [Synth 8-256] done synthesizing module 'neoTRNG' (0#1) [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_trng.vhd:323]
INFO: [Synth 8-256] done synthesizing module 'neorv32_trng' (0#1) [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_trng.vhd:59]
INFO: [Synth 8-638] synthesizing module 'neorv32_neoled' [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_neoled.vhd:72]
	Parameter FIFO_DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'neorv32_fifo__parameterized1' [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_fifo.vhd:66]
	Parameter FIFO_DEPTH bound to: 1 - type: integer 
	Parameter FIFO_WIDTH bound to: 34 - type: integer 
	Parameter FIFO_RSYNC bound to: 1 - type: bool 
	Parameter FIFO_SAFE bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'neorv32_fifo__parameterized1' (0#1) [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_fifo.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'neorv32_neoled' (0#1) [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_neoled.vhd:72]
INFO: [Synth 8-638] synthesizing module 'neorv32_sysinfo' [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_sysinfo.vhd:100]
	Parameter CLOCK_FREQUENCY bound to: 0 - type: integer 
	Parameter INT_BOOTLOADER_EN bound to: 1 - type: bool 
	Parameter MEM_INT_IMEM_EN bound to: 1 - type: bool 
	Parameter MEM_INT_IMEM_SIZE bound to: 16384 - type: integer 
	Parameter MEM_INT_DMEM_EN bound to: 1 - type: bool 
	Parameter MEM_INT_DMEM_SIZE bound to: 8192 - type: integer 
	Parameter AMO_RVS_GRANULARITY bound to: 4 - type: integer 
	Parameter ICACHE_EN bound to: 0 - type: bool 
	Parameter ICACHE_NUM_BLOCKS bound to: 4 - type: integer 
	Parameter ICACHE_BLOCK_SIZE bound to: 64 - type: integer 
	Parameter ICACHE_ASSOCIATIVITY bound to: 1 - type: integer 
	Parameter DCACHE_EN bound to: 0 - type: bool 
	Parameter DCACHE_NUM_BLOCKS bound to: 4 - type: integer 
	Parameter DCACHE_BLOCK_SIZE bound to: 64 - type: integer 
	Parameter MEM_EXT_EN bound to: 1 - type: bool 
	Parameter MEM_EXT_BIG_ENDIAN bound to: 0 - type: bool 
	Parameter ON_CHIP_DEBUGGER_EN bound to: 0 - type: bool 
	Parameter IO_GPIO_EN bound to: 0 - type: bool 
	Parameter IO_MTIME_EN bound to: 1 - type: bool 
	Parameter IO_UART0_EN bound to: 1 - type: bool 
	Parameter IO_UART1_EN bound to: 1 - type: bool 
	Parameter IO_SPI_EN bound to: 1 - type: bool 
	Parameter IO_SDI_EN bound to: 0 - type: bool 
	Parameter IO_TWI_EN bound to: 1 - type: bool 
	Parameter IO_PWM_EN bound to: 0 - type: bool 
	Parameter IO_WDT_EN bound to: 1 - type: bool 
	Parameter IO_TRNG_EN bound to: 1 - type: bool 
	Parameter IO_CFS_EN bound to: 0 - type: bool 
	Parameter IO_NEOLED_EN bound to: 1 - type: bool 
	Parameter IO_XIRQ_EN bound to: 0 - type: bool 
	Parameter IO_GPTMR_EN bound to: 0 - type: bool 
	Parameter IO_XIP_EN bound to: 0 - type: bool 
	Parameter IO_ONEWIRE_EN bound to: 0 - type: bool 
	Parameter IO_DMA_EN bound to: 0 - type: bool 
	Parameter IO_SLINK_EN bound to: 0 - type: bool 
	Parameter IO_CRC_EN bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'neorv32_sysinfo' (0#1) [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_sysinfo.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'neorv32_top' (0#1) [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_top.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'neorv32_SystemTop_axi4lite' (0#1) [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/system_integration/neorv32_SystemTop_axi4lite.vhd:237]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/top/neorv32_integration_top.v:329]
WARNING: [Synth 8-689] width (1) of port connection 'spi_csn_o' does not match port width (8) of module 'neorv32_SystemTop_axi4lite' [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/top/neorv32_integration_top.v:345]
WARNING: [Synth 8-689] width (1) of port connection 'pwm_o' does not match port width (12) of module 'neorv32_SystemTop_axi4lite' [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/top/neorv32_integration_top.v:360]
WARNING: [Synth 8-689] width (1) of port connection 'cfs_out_o' does not match port width (32) of module 'neorv32_SystemTop_axi4lite' [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/top/neorv32_integration_top.v:363]
INFO: [Synth 8-6155] done synthesizing module 'neorv32_integration_top' (0#1) [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/top/neorv32_integration_top.v:1]
INFO: [Synth 8-6155] done synthesizing module 'RV_RTDS_neorv32_integration_0_4' (0#1) [c:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/work/RISCV-RTDS/RISCV-RTDS.gen/sources_1/bd/RV_RTDS/ip/RV_RTDS_neorv32_integration_0_4/synth/RV_RTDS_neorv32_integration_0_4.v:53]
WARNING: [Synth 8-6014] Unused sequential element ctrl_reg[rf_rs1] was removed.  [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_cpu_control.vhd:436]
WARNING: [Synth 8-6014] Unused sequential element ctrl_reg[rf_rs2] was removed.  [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_cpu_control.vhd:436]
WARNING: [Synth 8-6014] Unused sequential element ctrl_reg[rf_rs3] was removed.  [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_cpu_control.vhd:436]
WARNING: [Synth 8-6014] Unused sequential element ctrl_reg[rf_rd] was removed.  [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_cpu_control.vhd:436]
WARNING: [Synth 8-6014] Unused sequential element ctrl_reg[lsu_mo_we] was removed.  [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_cpu_control.vhd:436]
WARNING: [Synth 8-6014] Unused sequential element ctrl_reg[lsu_priv] was removed.  [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_cpu_control.vhd:436]
WARNING: [Synth 8-6014] Unused sequential element ctrl_reg[ir_funct3] was removed.  [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_cpu_control.vhd:436]
WARNING: [Synth 8-6014] Unused sequential element ctrl_reg[ir_funct12] was removed.  [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_cpu_control.vhd:436]
WARNING: [Synth 8-6014] Unused sequential element ctrl_reg[ir_opcode] was removed.  [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_cpu_control.vhd:436]
WARNING: [Synth 8-6014] Unused sequential element ctrl_reg[cpu_sleep] was removed.  [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_cpu_control.vhd:436]
WARNING: [Synth 8-6014] Unused sequential element ctrl_reg[cpu_trap] was removed.  [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_cpu_control.vhd:436]
WARNING: [Synth 8-6014] Unused sequential element ctrl_reg[cpu_debug] was removed.  [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_cpu_control.vhd:436]
WARNING: [Synth 8-6014] Unused sequential element csr_reg[mcounteren] was removed.  [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_cpu_control.vhd:1627]
WARNING: [Synth 8-6014] Unused sequential element csr_reg[dcsr_ebreaku] was removed.  [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_cpu_control.vhd:1627]
WARNING: [Synth 8-6014] Unused sequential element csr_reg[dpc] was removed.  [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_cpu_control.vhd:1627]
WARNING: [Synth 8-6014] Unused sequential element csr_reg[dscratch0] was removed.  [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_cpu_control.vhd:1627]
WARNING: [Synth 8-6014] Unused sequential element csr_reg[tdata1_exe] was removed.  [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_cpu_control.vhd:1627]
WARNING: [Synth 8-6014] Unused sequential element csr_reg[tdata1_action] was removed.  [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_cpu_control.vhd:1627]
WARNING: [Synth 8-6014] Unused sequential element csr_reg[tdata1_dmode] was removed.  [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_cpu_control.vhd:1627]
WARNING: [Synth 8-6014] Unused sequential element csr_reg[tdata2] was removed.  [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_cpu_control.vhd:1627]
WARNING: [Synth 8-6014] Unused sequential element cpu_counter_gen[1].cnt_reg[lo][1] was removed.  [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_cpu_control.vhd:2139]
WARNING: [Synth 8-6014] Unused sequential element cpu_counter_gen[1].cnt_reg[hi][1] was removed.  [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_cpu_control.vhd:2139]
WARNING: [Synth 8-6014] Unused sequential element cpu_counter_gen[1].cnt_reg[ovf][1] was removed.  [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_cpu_control.vhd:2139]
WARNING: [Synth 8-6014] Unused sequential element debug_ctrl_reg[ext_halt_req] was removed.  [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_cpu_control.vhd:2251]
WARNING: [Synth 8-3936] Found unconnected internal register 'cnt_reg[inc]' and it is trimmed from '16' to '3' bits. [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_cpu_control.vhd:2249]
WARNING: [Synth 8-6014] Unused sequential element rs4_o_reg was removed.  [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_cpu_regfile.vhd:148]
WARNING: [Synth 8-6014] Unused sequential element ctrl_reg[state_ff] was removed.  [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_wishbone.vhd:141]
WARNING: [Synth 8-6014] Unused sequential element ctrl_reg[timeout] was removed.  [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_wishbone.vhd:141]
WARNING: [Synth 8-6014] Unused sequential element tx_engine_reg[done] was removed.  [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_uart.vhd:362]
WARNING: [Synth 8-6014] Unused sequential element tx_engine_reg[done] was removed.  [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_uart.vhd:362]
WARNING: [Synth 8-6014] Unused sequential element serial_reg[done] was removed.  [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_neoled.vhd:273]
WARNING: [Synth 8-3848] Net sdi_dat_o in module/entity neorv32_SystemTop_axi4lite does not have driver. [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/system_integration/neorv32_SystemTop_axi4lite.vhd:210]
WARNING: [Synth 8-7129] Port bus_req_i[addr][31] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][30] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][29] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][28] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][27] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][26] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][25] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][24] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][23] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][22] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][21] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][20] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][19] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][18] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][17] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][16] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][15] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][14] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][13] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][12] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][11] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][10] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][9] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][8] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][7] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][6] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][5] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][4] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][1] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][0] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][31] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][30] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][29] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][28] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][27] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][26] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][25] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][24] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][23] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][22] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][21] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][20] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][19] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][18] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][17] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][16] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][15] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][14] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][13] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][12] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][11] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][10] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][9] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][8] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][7] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][6] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][5] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][4] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][3] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][2] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][1] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][0] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[ben][3] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[ben][2] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[ben][1] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[ben][0] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[src] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[priv] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[rvso] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][31] in module neorv32_neoled is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][30] in module neorv32_neoled is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][29] in module neorv32_neoled is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][28] in module neorv32_neoled is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][27] in module neorv32_neoled is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][26] in module neorv32_neoled is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][25] in module neorv32_neoled is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][24] in module neorv32_neoled is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][23] in module neorv32_neoled is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][22] in module neorv32_neoled is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][21] in module neorv32_neoled is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][20] in module neorv32_neoled is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][19] in module neorv32_neoled is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][18] in module neorv32_neoled is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][17] in module neorv32_neoled is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][16] in module neorv32_neoled is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][15] in module neorv32_neoled is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][14] in module neorv32_neoled is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][13] in module neorv32_neoled is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][12] in module neorv32_neoled is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][11] in module neorv32_neoled is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][10] in module neorv32_neoled is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][9] in module neorv32_neoled is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][8] in module neorv32_neoled is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][7] in module neorv32_neoled is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][6] in module neorv32_neoled is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][5] in module neorv32_neoled is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][4] in module neorv32_neoled is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][3] in module neorv32_neoled is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][1] in module neorv32_neoled is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][0] in module neorv32_neoled is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1525.996 ; gain = 605.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1525.996 ; gain = 605.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1525.996 ; gain = 605.758
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.271 . Memory (MB): peak = 1525.996 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1628.941 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.161 . Memory (MB): peak = 1632.820 ; gain = 3.879
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1632.820 ; gain = 712.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1632.820 ; gain = 712.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1632.820 ; gain = 712.582
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'fetch_engine_reg[state]' in module 'neorv32_cpu_control'
INFO: [Synth 8-802] inferred FSM for state register 'execute_engine_reg[state]' in module 'neorv32_cpu_control'
INFO: [Synth 8-802] inferred FSM for state register 'arbiter_reg[state]' in module 'neorv32_bus_switch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 restart |                   00000000000010 |                             0011
                branched |                   00000000000100 |                             1001
                dispatch |                   00000000000001 |                             0000
              trap_enter |                   00001000000000 |                             0001
                 execute |                   00010000000000 |                             0110
                alu_wait |                   00100000000000 |                             0111
                 mem_req |                   00000100000000 |                             1011
                mem_wait |                   00000001000000 |                             1100
                 iSTATE0 |                   00000010000000 |                             1111
                  branch |                   01000000000000 |                             1000
                   fence |                   00000000001000 |                             0100
                  iSTATE |                   10000000000000 |                             1010
*
               trap_exit |                   00000000010000 |                             0010
                   sleep |                   00000000100000 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'execute_engine_reg[state]' using encoding 'one-hot' in module 'neorv32_cpu_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              if_restart |                              001 |                               00
              if_request |                              100 |                               01
              if_pending |                              010 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fetch_engine_reg[state]' using encoding 'one-hot' in module 'neorv32_cpu_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                  busy_a |                               01 |                               01
                  busy_b |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'arbiter_reg[state]' using encoding 'sequential' in module 'neorv32_bus_switch'
WARNING: [Synth 8-327] inferring latch for variable 'real_hardware.inv_chain_s_reg' [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_trng.vhd:677]
WARNING: [Synth 8-327] inferring latch for variable 'real_hardware.inv_chain_l_reg' [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_trng.vhd:693]
WARNING: [Synth 8-327] inferring latch for variable 'real_hardware.inv_chain_s_reg' [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_trng.vhd:677]
WARNING: [Synth 8-327] inferring latch for variable 'real_hardware.inv_chain_l_reg' [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_trng.vhd:693]
WARNING: [Synth 8-327] inferring latch for variable 'real_hardware.inv_chain_s_reg' [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_trng.vhd:677]
WARNING: [Synth 8-327] inferring latch for variable 'real_hardware.inv_chain_l_reg' [C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/src/neorv32/rtl/core/neorv32_trng.vhd:693]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 1632.820 ; gain = 712.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   33 Bit       Adders := 3     
	   3 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 1     
	   2 Input   30 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 5     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 9     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 4     
	   3 Input    1 Bit       Adders := 2     
	   2 Input    1 Bit       Adders := 16    
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               34 Bit    Registers := 2     
	               32 Bit    Registers := 37    
	               30 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               21 Bit    Registers := 2     
	               18 Bit    Registers := 4     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 5     
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 9     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 17    
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 19    
	                3 Bit    Registers := 17    
	                2 Bit    Registers := 17    
	                1 Bit    Registers := 184   
+---RAMs : 
	              32K Bit	(4096 X 8 bit)          RAMs := 4     
	              16K Bit	(2048 X 8 bit)          RAMs := 4     
	             1024 Bit	(32 X 32 bit)          RAMs := 1     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 40    
	  21 Input   32 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 1     
	   6 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 5     
	   3 Input   30 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 2     
	  18 Input   16 Bit        Muxes := 1     
	  13 Input   14 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 8     
	   8 Input   14 Bit        Muxes := 1     
	   4 Input   14 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 11    
	   4 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 3     
	   4 Input    9 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 4     
	   4 Input    8 Bit        Muxes := 1     
	  14 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   6 Input    6 Bit        Muxes := 1     
	  69 Input    5 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 2     
	  13 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 6     
	  14 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 5     
	   5 Input    3 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	  13 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 15    
	   8 Input    2 Bit        Muxes := 1     
	  13 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 7     
	   6 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 186   
	  18 Input    1 Bit        Muxes := 3     
	   8 Input    1 Bit        Muxes := 2     
	  13 Input    1 Bit        Muxes := 17    
	   5 Input    1 Bit        Muxes := 2     
	  10 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 11    
	   4 Input    1 Bit        Muxes := 25    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
RAM Pipeline Warning: Read Address Register Found For RAM imem_ram.mem_ram_b0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM imem_ram.mem_ram_b0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM imem_ram.mem_ram_b1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM imem_ram.mem_ram_b1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM imem_ram.mem_ram_b2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM imem_ram.mem_ram_b2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM imem_ram.mem_ram_b3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM imem_ram.mem_ram_b3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_ram_b0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_ram_b0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_ram_b1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_ram_b1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_ram_b2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_ram_b2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_ram_b3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_ram_b3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM imem_ram.mem_ram_b0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM imem_ram.mem_ram_b1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM imem_ram.mem_ram_b2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM imem_ram.mem_ram_b3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_ram_b0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_ram_b1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_ram_b2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_ram_b3_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_control_inst/FSM_onehot_execute_engine_reg[state][13]) is unused and will be removed from module neorv32_cpu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_control_inst/FSM_onehot_execute_engine_reg[state][7]) is unused and will be removed from module neorv32_cpu.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:01:13 . Memory (MB): peak = 1632.820 ; gain = 712.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-----------------+------------+---------------+----------------+
|Module Name      | RTL Object | Depth x Width | Implemented As | 
+-----------------+------------+---------------+----------------+
|neorv32_boot_rom | rdata_reg  | 1024x32       | Block RAM      | 
+-----------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+------------------------------------------------------------------------------------------------+---------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                     | RTL Object                            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------------------------------------------------------------------+---------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\inst/rv_top/neorv32_top_inst /\core_complex.neorv32_cpu_inst                                   | neorv32_cpu_regfile_inst/reg_file_reg | 32 x 32(READ_FIRST)    | W | R | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|\inst/rv_top/neorv32_top_inst /\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst  | imem_ram.mem_ram_b0_reg               | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|\inst/rv_top/neorv32_top_inst /\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst  | imem_ram.mem_ram_b1_reg               | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|\inst/rv_top/neorv32_top_inst /\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst  | imem_ram.mem_ram_b2_reg               | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|\inst/rv_top/neorv32_top_inst /\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst  | imem_ram.mem_ram_b3_reg               | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|\inst/rv_top/neorv32_top_inst /\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst  | mem_ram_b0_reg                        | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/rv_top/neorv32_top_inst /\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst  | mem_ram_b1_reg                        | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/rv_top/neorv32_top_inst /\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst  | mem_ram_b2_reg                        | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/rv_top/neorv32_top_inst /\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst  | mem_ram_b3_reg                        | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+------------------------------------------------------------------------------------------------+---------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:18 ; elapsed = 00:01:23 . Memory (MB): peak = 1632.820 ; gain = 712.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:19 ; elapsed = 00:01:24 . Memory (MB): peak = 1632.820 ; gain = 712.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------------------------------------------------------------------------------------------+---------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                     | RTL Object                            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------------------------------------------------------------------+---------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\inst/rv_top/neorv32_top_inst /\core_complex.neorv32_cpu_inst                                   | neorv32_cpu_regfile_inst/reg_file_reg | 32 x 32(READ_FIRST)    | W | R | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|\inst/rv_top/neorv32_top_inst /\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst  | imem_ram.mem_ram_b0_reg               | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|\inst/rv_top/neorv32_top_inst /\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst  | imem_ram.mem_ram_b1_reg               | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|\inst/rv_top/neorv32_top_inst /\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst  | imem_ram.mem_ram_b2_reg               | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|\inst/rv_top/neorv32_top_inst /\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst  | imem_ram.mem_ram_b3_reg               | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|\inst/rv_top/neorv32_top_inst /\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst  | mem_ram_b0_reg                        | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/rv_top/neorv32_top_inst /\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst  | mem_ram_b1_reg                        | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/rv_top/neorv32_top_inst /\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst  | mem_ram_b2_reg                        | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/rv_top/neorv32_top_inst /\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst  | mem_ram_b3_reg                        | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+------------------------------------------------------------------------------------------------+---------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rv_top/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rv_top/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rv_top/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rv_top/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rv_top/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rv_top/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rv_top/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rv_top/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rv_top/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rv_top/neorv32_top_inst/memory_system.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:21 ; elapsed = 00:01:26 . Memory (MB): peak = 1632.820 ; gain = 712.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:30 ; elapsed = 00:01:35 . Memory (MB): peak = 1632.820 ; gain = 712.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:30 ; elapsed = 00:01:35 . Memory (MB): peak = 1632.820 ; gain = 712.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:30 ; elapsed = 00:01:36 . Memory (MB): peak = 1632.820 ; gain = 712.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:30 ; elapsed = 00:01:36 . Memory (MB): peak = 1632.820 ; gain = 712.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:31 ; elapsed = 00:01:36 . Memory (MB): peak = 1632.820 ; gain = 712.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:31 ; elapsed = 00:01:36 . Memory (MB): peak = 1632.820 ; gain = 712.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   123|
|2     |LUT1     |    56|
|3     |LUT2     |   213|
|4     |LUT3     |   603|
|5     |LUT4     |   368|
|6     |LUT5     |   438|
|7     |LUT6     |   716|
|8     |MUXF7    |     6|
|9     |RAMB18E1 |     4|
|10    |RAMB36E1 |     6|
|13    |FDCE     |  1190|
|14    |FDPE     |    68|
|15    |FDRE     |   732|
|16    |FDSE     |    11|
|17    |LDC      |    36|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:31 ; elapsed = 00:01:36 . Memory (MB): peak = 1632.820 ; gain = 712.582
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1237 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:05 ; elapsed = 00:01:30 . Memory (MB): peak = 1632.820 ; gain = 605.758
Synthesis Optimization Complete : Time (s): cpu = 00:01:31 ; elapsed = 00:01:36 . Memory (MB): peak = 1632.820 ; gain = 712.582
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.165 . Memory (MB): peak = 1632.820 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 175 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1632.820 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  LDC => LDCE: 36 instances

The system cannot find the path specified.
Synth Design complete | Checksum: d891f3ba
INFO: [Common 17-83] Releasing license: Synthesis
110 Infos, 149 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:41 ; elapsed = 00:01:48 . Memory (MB): peak = 1632.820 ; gain = 1132.246
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1632.820 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/work/RISCV-RTDS/RISCV-RTDS.runs/RV_RTDS_neorv32_integration_0_4_synth_1/RV_RTDS_neorv32_integration_0_4.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP RV_RTDS_neorv32_integration_0_4, cache-ID = 52967b1adcd45345
INFO: [Coretcl 2-1174] Renamed 39 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1632.820 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/raulm/Desktop/Facultate/Master/Anul 1/Sem1/SDTR/RISCV-RTDS/work/RISCV-RTDS/RISCV-RTDS.runs/RV_RTDS_neorv32_integration_0_4_synth_1/RV_RTDS_neorv32_integration_0_4.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file RV_RTDS_neorv32_integration_0_4_utilization_synth.rpt -pb RV_RTDS_neorv32_integration_0_4_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov  9 17:34:21 2023...
