// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/03/b/RAM4K.hdl

/**
 * Memory of 4K registers, each 16 bit-wide. Out holds the value
 * stored at the memory location specified by address. If load==1, then
 * the in value is loaded into the memory location specified by address
 * (the loaded value will be emitted to out from the next time step onward).
 */

CHIP RAM4K {
    IN in[16], load, address[12];
    OUT out[16];

    PARTS:
    DMux8Way(in=load,
             sel=address[0..2],
             a=loadbank0,
             b=loadbank1,
             c=loadbank2,
             d=loadbank3,
             e=loadbank4,
             f=loadbank5,
             g=loadbank6,
             h=loadbank7);

    RAM512(in=in, load=loadbank0, address=address[3..11], out=bank0);
    RAM512(in=in, load=loadbank1, address=address[3..11], out=bank1);
    RAM512(in=in, load=loadbank2, address=address[3..11], out=bank2);
    RAM512(in=in, load=loadbank3, address=address[3..11], out=bank3);
    RAM512(in=in, load=loadbank4, address=address[3..11], out=bank4);
    RAM512(in=in, load=loadbank5, address=address[3..11], out=bank5);
    RAM512(in=in, load=loadbank6, address=address[3..11], out=bank6);
    RAM512(in=in, load=loadbank7, address=address[3..11], out=bank7);

    Mux8Way16(a=bank0,
              b=bank1,
              c=bank2,
              d=bank3,
              e=bank4,
              f=bank5,
              g=bank6,
              h=bank7,
              sel=address[0..2],
              out=out);
}
