<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\SHIVAAAA\Desktop\Gowin\screen_driver_map\impl\gwsynthesis\screen_driver.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\SHIVAAAA\Desktop\Gowin\screen_driver_map\src\screen_driver.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV55PG484C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-55</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Nov  5 22:06:11 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>16105</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>7798</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>7</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>6</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>6</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>I_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>I_clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>I_clkin_p</td>
<td>Base</td>
<td>14.597</td>
<td>68.508
<td>0.000</td>
<td>7.298</td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I </td>
</tr>
<tr>
<td>3</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>4.171</td>
<td>239.778
<td>0.000</td>
<td>2.085</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
<td>I_clkin_p</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>4</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>4.171</td>
<td>239.778
<td>0.000</td>
<td>2.085</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
<td>I_clkin_p</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>5</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>8.341</td>
<td>119.889
<td>0.000</td>
<td>4.171</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
<td>I_clkin_p</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>6</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>12.512</td>
<td>79.926
<td>0.000</td>
<td>6.256</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
<td>I_clkin_p</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>7</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>20.000</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>8</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>20.000</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>9</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>1040.000</td>
<td>0.962
<td>0.000</td>
<td>520.000</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>10</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>120.000</td>
<td>8.333
<td>0.000</td>
<td>60.000</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>11</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>14.597</td>
<td>68.508
<td>0.000</td>
<td>7.298</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT </td>
</tr>
<tr>
<td>12</td>
<td>lvds_video_top_inst/LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>4.171</td>
<td>239.778
<td>0.000</td>
<td>2.085</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
<td>lvds_video_top_inst/LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>13</td>
<td>lvds_video_top_inst/LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>4.171</td>
<td>239.778
<td>0.000</td>
<td>2.085</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
<td>lvds_video_top_inst/LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>14</td>
<td>lvds_video_top_inst/LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>8.341</td>
<td>119.889
<td>0.000</td>
<td>4.171</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
<td>lvds_video_top_inst/LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>15</td>
<td>lvds_video_top_inst/LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>12.512</td>
<td>79.926
<td>0.000</td>
<td>6.256</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
<td>lvds_video_top_inst/LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>I_clkin_p</td>
<td>68.508(MHz)</td>
<td>461.006(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk</td>
<td>25.000(MHz)</td>
<td>105.109(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD.default_gen_clk</td>
<td>0.962(MHz)</td>
<td>184.226(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
<td>68.508(MHz)</td>
<td>71.444(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of I_clk!</h4>
<h4>No timing paths to get frequency of lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of lvds_video_top_inst/LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of lvds_video_top_inst/LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of lvds_video_top_inst/LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of lvds_video_top_inst/LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>I_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_clkin_p</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_clkin_p</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lvds_video_top_inst/LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lvds_video_top_inst/LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lvds_video_top_inst/LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lvds_video_top_inst/LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lvds_video_top_inst/LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lvds_video_top_inst/LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lvds_video_top_inst/LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lvds_video_top_inst/LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.600</td>
<td>lvds_video_top_inst/u_filter/center_0_s426/Q</td>
<td>lvds_video_top_inst/u_filter/compare_data_6_s0/D</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>0.000</td>
<td>13.962</td>
</tr>
<tr>
<td>2</td>
<td>0.778</td>
<td>lvds_video_top_inst/u_get_pixel/column_cnt_0_s3/Q</td>
<td>lvds_video_top_inst/u_gray/data_341_s1/CE</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>0.000</td>
<td>13.783</td>
</tr>
<tr>
<td>3</td>
<td>0.806</td>
<td>lvds_video_top_inst/u_get_pixel/column_cnt_0_s3/Q</td>
<td>lvds_video_top_inst/u_gray/data_417_s1/CE</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>0.000</td>
<td>13.755</td>
</tr>
<tr>
<td>4</td>
<td>0.824</td>
<td>lvds_video_top_inst/u_filter/center_0_s426/Q</td>
<td>lvds_video_top_inst/u_filter/compare_data_10_s0/D</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>0.000</td>
<td>13.738</td>
</tr>
<tr>
<td>5</td>
<td>0.825</td>
<td>lvds_video_top_inst/u_filter/center_0_s426/Q</td>
<td>lvds_video_top_inst/u_filter/compare_data_3_s0/D</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>0.000</td>
<td>13.737</td>
</tr>
<tr>
<td>6</td>
<td>0.889</td>
<td>lvds_video_top_inst/u_filter/center_0_s426/Q</td>
<td>lvds_video_top_inst/u_filter/compare_data_15_s0/D</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>0.000</td>
<td>13.673</td>
</tr>
<tr>
<td>7</td>
<td>0.975</td>
<td>lvds_video_top_inst/u_get_pixel/column_cnt_0_s3/Q</td>
<td>lvds_video_top_inst/u_gray/data_334_s1/CE</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>0.000</td>
<td>13.587</td>
</tr>
<tr>
<td>8</td>
<td>1.046</td>
<td>lvds_video_top_inst/u_filter/center_0_s426/Q</td>
<td>lvds_video_top_inst/u_filter/compare_data_7_s0/D</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>0.000</td>
<td>13.516</td>
</tr>
<tr>
<td>9</td>
<td>1.046</td>
<td>lvds_video_top_inst/u_filter/center_0_s426/Q</td>
<td>lvds_video_top_inst/u_filter/compare_data_14_s0/D</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>0.000</td>
<td>13.516</td>
</tr>
<tr>
<td>10</td>
<td>1.094</td>
<td>lvds_video_top_inst/u_get_pixel/column_cnt_0_s3/Q</td>
<td>lvds_video_top_inst/u_gray/data_227_s1/CE</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>0.000</td>
<td>13.468</td>
</tr>
<tr>
<td>11</td>
<td>1.108</td>
<td>lvds_video_top_inst/u_filter/center_0_s426/Q</td>
<td>lvds_video_top_inst/u_filter/compare_data_12_s0/D</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>0.000</td>
<td>13.454</td>
</tr>
<tr>
<td>12</td>
<td>1.148</td>
<td>lvds_video_top_inst/u_get_pixel/column_cnt_0_s3/Q</td>
<td>lvds_video_top_inst/u_gray/data_322_s1/CE</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>0.000</td>
<td>13.414</td>
</tr>
<tr>
<td>13</td>
<td>1.158</td>
<td>lvds_video_top_inst/u_get_pixel/column_cnt_0_s3/Q</td>
<td>lvds_video_top_inst/u_gray/data_430_s1/CE</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>0.000</td>
<td>13.404</td>
</tr>
<tr>
<td>14</td>
<td>1.158</td>
<td>lvds_video_top_inst/u_get_pixel/column_cnt_0_s3/Q</td>
<td>lvds_video_top_inst/u_gray/data_431_s1/CE</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>0.000</td>
<td>13.404</td>
</tr>
<tr>
<td>15</td>
<td>1.158</td>
<td>lvds_video_top_inst/u_get_pixel/column_cnt_0_s3/Q</td>
<td>lvds_video_top_inst/u_gray/data_432_s1/CE</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>0.000</td>
<td>13.404</td>
</tr>
<tr>
<td>16</td>
<td>1.158</td>
<td>lvds_video_top_inst/u_get_pixel/column_cnt_0_s3/Q</td>
<td>lvds_video_top_inst/u_gray/data_433_s1/CE</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>0.000</td>
<td>13.404</td>
</tr>
<tr>
<td>17</td>
<td>1.158</td>
<td>lvds_video_top_inst/u_get_pixel/column_cnt_0_s3/Q</td>
<td>lvds_video_top_inst/u_gray/data_434_s1/CE</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>0.000</td>
<td>13.404</td>
</tr>
<tr>
<td>18</td>
<td>1.158</td>
<td>lvds_video_top_inst/u_get_pixel/column_cnt_0_s3/Q</td>
<td>lvds_video_top_inst/u_gray/data_435_s1/CE</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>0.000</td>
<td>13.404</td>
</tr>
<tr>
<td>19</td>
<td>1.201</td>
<td>lvds_video_top_inst/u_filter/center_0_s426/Q</td>
<td>lvds_video_top_inst/u_filter/compare_data_1_s0/D</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>0.000</td>
<td>13.361</td>
</tr>
<tr>
<td>20</td>
<td>1.206</td>
<td>lvds_video_top_inst/u_get_pixel/column_cnt_0_s3/Q</td>
<td>lvds_video_top_inst/u_gray/data_405_s1/CE</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>0.000</td>
<td>13.356</td>
</tr>
<tr>
<td>21</td>
<td>1.284</td>
<td>lvds_video_top_inst/u_get_pixel/column_cnt_0_s3/Q</td>
<td>lvds_video_top_inst/u_gray/data_246_s1/CE</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>0.000</td>
<td>13.278</td>
</tr>
<tr>
<td>22</td>
<td>1.289</td>
<td>lvds_video_top_inst/u_get_pixel/column_cnt_0_s3/Q</td>
<td>lvds_video_top_inst/u_gray/data_336_s1/CE</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>0.000</td>
<td>13.273</td>
</tr>
<tr>
<td>23</td>
<td>1.321</td>
<td>lvds_video_top_inst/u_get_pixel/column_cnt_0_s3/Q</td>
<td>lvds_video_top_inst/u_gray/data_332_s1/CE</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>0.000</td>
<td>13.241</td>
</tr>
<tr>
<td>24</td>
<td>1.322</td>
<td>lvds_video_top_inst/u_get_pixel/column_cnt_0_s3/Q</td>
<td>lvds_video_top_inst/u_gray/data_360_s1/CE</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>0.000</td>
<td>13.240</td>
</tr>
<tr>
<td>25</td>
<td>1.356</td>
<td>lvds_video_top_inst/u_filter/center_0_s426/Q</td>
<td>lvds_video_top_inst/u_filter/compare_data_13_s0/D</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>0.000</td>
<td>13.206</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-3.056</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/D</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/D</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-2.988</td>
<td>0.000</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-3.049</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/D</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/D</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.983</td>
<td>0.000</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.874</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0/CALIB</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.065</td>
<td>1.226</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.858</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2/CALIB</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.065</td>
<td>1.242</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.856</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1/CALIB</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.065</td>
<td>1.244</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.727</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3/CALIB</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.065</td>
<td>1.373</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.557</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/CALIB</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.065</td>
<td>1.542</td>
</tr>
<tr>
<td>8</td>
<td>0.326</td>
<td>lvds_video_top_inst/u_gray/group_column_2_s0/Q</td>
<td>lvds_video_top_inst/u_filter/gray_ram_gray_ram_7_3_s0/WAD[2]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.336</td>
</tr>
<tr>
<td>9</td>
<td>0.337</td>
<td>MiniLED_driver_inst/u2/sram_top_ins/addrb_5_s1/Q</td>
<td>MiniLED_driver_inst/u2/sram_top_ins/prom/prom_inst_0/AD[9]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.455</td>
</tr>
<tr>
<td>10</td>
<td>0.337</td>
<td>MiniLED_driver_inst/u2/sram_top_ins/addrb_3_s1/Q</td>
<td>MiniLED_driver_inst/u2/sram_top_ins/prom/prom_inst_0/AD[7]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.455</td>
</tr>
<tr>
<td>11</td>
<td>0.337</td>
<td>lvds_video_top_inst/u_gray/group_column_2_s0/Q</td>
<td>lvds_video_top_inst/u_filter/gray_ram_gray_ram_7_2_s0/WAD[2]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.347</td>
</tr>
<tr>
<td>12</td>
<td>0.361</td>
<td>MiniLED_driver_inst/u1/wtaddr_0_s1/Q</td>
<td>MiniLED_driver_inst/u2/sram_top_ins/sdpb/sdpb_inst_0/ADA[4]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.479</td>
</tr>
<tr>
<td>13</td>
<td>0.424</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_2_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_2_s0/D</td>
<td>I_clkin_p:[R]</td>
<td>I_clkin_p:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>14</td>
<td>0.424</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_6_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_6_s0/D</td>
<td>I_clkin_p:[R]</td>
<td>I_clkin_p:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>15</td>
<td>0.424</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_8_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_8_s0/D</td>
<td>I_clkin_p:[R]</td>
<td>I_clkin_p:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>16</td>
<td>0.424</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_12_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_12_s0/D</td>
<td>I_clkin_p:[R]</td>
<td>I_clkin_p:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>17</td>
<td>0.424</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_14_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_14_s0/D</td>
<td>I_clkin_p:[R]</td>
<td>I_clkin_p:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>18</td>
<td>0.425</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/state_cnt_6_s1/Q</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/state_cnt_6_s1/D</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>19</td>
<td>0.425</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/latch_cnt_2_s0/Q</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/latch_cnt_2_s0/D</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>20</td>
<td>0.425</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/latch_cnt_4_s0/Q</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/latch_cnt_4_s0/D</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>21</td>
<td>0.425</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/latch_cnt_5_s0/Q</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/latch_cnt_5_s0/D</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>22</td>
<td>0.425</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/le48_reg_47_s0/Q</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/le48_reg_47_s0/D</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>23</td>
<td>0.425</td>
<td>MiniLED_driver_inst/u2/sram_top_ins/data96_send_4_s3/Q</td>
<td>MiniLED_driver_inst/u2/sram_top_ins/data96_send_4_s3/D</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>24</td>
<td>0.425</td>
<td>MiniLED_driver_inst/u2/sram_top_ins/data96_send_6_s3/Q</td>
<td>MiniLED_driver_inst/u2/sram_top_ins/data96_send_6_s3/D</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>25</td>
<td>0.425</td>
<td>MiniLED_driver_inst/u2/sram_top_ins/data96_send_7_s3/Q</td>
<td>MiniLED_driver_inst/u2/sram_top_ins/data96_send_7_s3/D</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.070</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/RESETN</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>2.085</td>
<td>0.218</td>
<td>2.872</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.675</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>2.085</td>
<td>0.479</td>
<td>2.129</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.675</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>2.085</td>
<td>0.479</td>
<td>2.129</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.675</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>2.085</td>
<td>0.479</td>
<td>2.129</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.675</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>2.085</td>
<td>0.479</td>
<td>2.129</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.675</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>2.085</td>
<td>0.479</td>
<td>2.129</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.667</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[F]</td>
<td>2.085</td>
<td>0.473</td>
<td>2.129</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.667</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[F]</td>
<td>2.085</td>
<td>0.473</td>
<td>2.129</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.667</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[F]</td>
<td>2.085</td>
<td>0.473</td>
<td>2.129</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.667</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[F]</td>
<td>2.085</td>
<td>0.473</td>
<td>2.129</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.667</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[F]</td>
<td>2.085</td>
<td>0.473</td>
<td>2.129</td>
</tr>
<tr>
<td>12</td>
<td>9.502</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>2.814</td>
<td>2.129</td>
</tr>
<tr>
<td>13</td>
<td>9.502</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>2.814</td>
<td>2.129</td>
</tr>
<tr>
<td>14</td>
<td>9.502</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>2.814</td>
<td>2.129</td>
</tr>
<tr>
<td>15</td>
<td>9.502</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>2.814</td>
<td>2.129</td>
</tr>
<tr>
<td>16</td>
<td>9.502</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>2.814</td>
<td>2.129</td>
</tr>
<tr>
<td>17</td>
<td>9.584</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/CLEAR</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>2.814</td>
<td>2.129</td>
</tr>
<tr>
<td>18</td>
<td>9.584</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_5_s0/CLEAR</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>2.814</td>
<td>2.129</td>
</tr>
<tr>
<td>19</td>
<td>9.584</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/clock_word_lock_s0/CLEAR</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>2.814</td>
<td>2.129</td>
</tr>
<tr>
<td>20</td>
<td>9.584</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_0_s0/CLEAR</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>2.814</td>
<td>2.129</td>
</tr>
<tr>
<td>21</td>
<td>9.584</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_1_s0/CLEAR</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>2.814</td>
<td>2.129</td>
</tr>
<tr>
<td>22</td>
<td>9.584</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_2_s0/CLEAR</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>2.814</td>
<td>2.129</td>
</tr>
<tr>
<td>23</td>
<td>9.584</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_3_s0/CLEAR</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>2.814</td>
<td>2.129</td>
</tr>
<tr>
<td>24</td>
<td>9.584</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_4_s0/CLEAR</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>2.814</td>
<td>2.129</td>
</tr>
<tr>
<td>25</td>
<td>9.584</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_r_7_s0/CLEAR</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>2.814</td>
<td>2.129</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.156</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-1.080</td>
<td>1.383</td>
</tr>
<tr>
<td>2</td>
<td>0.156</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-1.080</td>
<td>1.383</td>
</tr>
<tr>
<td>3</td>
<td>0.156</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-1.080</td>
<td>1.383</td>
</tr>
<tr>
<td>4</td>
<td>0.156</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-1.080</td>
<td>1.383</td>
</tr>
<tr>
<td>5</td>
<td>0.156</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-1.080</td>
<td>1.383</td>
</tr>
<tr>
<td>6</td>
<td>0.164</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.074</td>
<td>1.383</td>
</tr>
<tr>
<td>7</td>
<td>0.164</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.074</td>
<td>1.383</td>
</tr>
<tr>
<td>8</td>
<td>0.164</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.074</td>
<td>1.383</td>
</tr>
<tr>
<td>9</td>
<td>0.164</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.074</td>
<td>1.383</td>
</tr>
<tr>
<td>10</td>
<td>0.164</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.074</td>
<td>1.383</td>
</tr>
<tr>
<td>11</td>
<td>0.539</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/RESETN</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.275</td>
<td>1.860</td>
</tr>
<tr>
<td>12</td>
<td>3.229</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.990</td>
<td>1.383</td>
</tr>
<tr>
<td>13</td>
<td>3.229</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.990</td>
<td>1.383</td>
</tr>
<tr>
<td>14</td>
<td>3.229</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.990</td>
<td>1.383</td>
</tr>
<tr>
<td>15</td>
<td>3.229</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.990</td>
<td>1.383</td>
</tr>
<tr>
<td>16</td>
<td>3.229</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.990</td>
<td>1.383</td>
</tr>
<tr>
<td>17</td>
<td>3.328</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/CLEAR</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.990</td>
<td>1.383</td>
</tr>
<tr>
<td>18</td>
<td>3.328</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_5_s0/CLEAR</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.990</td>
<td>1.383</td>
</tr>
<tr>
<td>19</td>
<td>3.328</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/clock_word_lock_s0/CLEAR</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.990</td>
<td>1.383</td>
</tr>
<tr>
<td>20</td>
<td>3.328</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_0_s0/CLEAR</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.990</td>
<td>1.383</td>
</tr>
<tr>
<td>21</td>
<td>3.328</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_1_s0/CLEAR</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.990</td>
<td>1.383</td>
</tr>
<tr>
<td>22</td>
<td>3.328</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_2_s0/CLEAR</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.990</td>
<td>1.383</td>
</tr>
<tr>
<td>23</td>
<td>3.328</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_3_s0/CLEAR</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.990</td>
<td>1.383</td>
</tr>
<tr>
<td>24</td>
<td>3.328</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_4_s0/CLEAR</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.990</td>
<td>1.383</td>
</tr>
<tr>
<td>25</td>
<td>3.328</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_r_7_s0/CLEAR</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.990</td>
<td>1.383</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>4.702</td>
<td>5.702</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I_clkin_p</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_16_s0</td>
</tr>
<tr>
<td>2</td>
<td>4.702</td>
<td>5.702</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I_clkin_p</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_2_s0</td>
</tr>
<tr>
<td>3</td>
<td>4.702</td>
<td>5.702</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I_clkin_p</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_1_s0</td>
</tr>
<tr>
<td>4</td>
<td>4.702</td>
<td>5.702</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I_clkin_p</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td>5</td>
<td>4.702</td>
<td>5.702</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I_clkin_p</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_17_s1</td>
</tr>
<tr>
<td>6</td>
<td>4.702</td>
<td>5.702</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I_clkin_p</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/release_reset_s1</td>
</tr>
<tr>
<td>7</td>
<td>4.702</td>
<td>5.702</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I_clkin_p</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_0_s2</td>
</tr>
<tr>
<td>8</td>
<td>4.702</td>
<td>5.702</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I_clkin_p</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_15_s0</td>
</tr>
<tr>
<td>9</td>
<td>4.702</td>
<td>5.702</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I_clkin_p</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_14_s0</td>
</tr>
<tr>
<td>10</td>
<td>4.702</td>
<td>5.702</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I_clkin_p</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_13_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.600</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.563</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/u_filter/center_0_s426</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/u_filter/compare_data_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[0][B]</td>
<td>lvds_video_top_inst/u_filter/center_0_s426/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>287</td>
<td>R29C48[0][B]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/center_0_s426/Q</td>
</tr>
<tr>
<td>4.257</td>
<td>1.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C41[0][A]</td>
<td>lvds_video_top_inst/u_filter/right_0_s142/I0</td>
</tr>
<tr>
<td>4.628</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>184</td>
<td>R25C41[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/right_0_s142/F</td>
</tr>
<tr>
<td>10.687</td>
<td>6.060</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R49C77</td>
<td>lvds_video_top_inst/u_filter/gray_ram_gray_ram_22_1_s1/RAD[0]</td>
</tr>
<tr>
<td>11.204</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C77</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_gray_ram_22_1_s1/DO[2]</td>
</tr>
<tr>
<td>12.264</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C59[2][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_186_G[0]_s58/I0</td>
</tr>
<tr>
<td>12.717</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C59[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_186_G[0]_s58/F</td>
</tr>
<tr>
<td>12.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C59[2][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_186_G[0]_s28/I1</td>
</tr>
<tr>
<td>12.820</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C59[2][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_186_G[0]_s28/O</td>
</tr>
<tr>
<td>12.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C59[2][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_186_G[0]_s13/I1</td>
</tr>
<tr>
<td>12.923</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C59[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_186_G[0]_s13/O</td>
</tr>
<tr>
<td>12.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C59[1][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_186_G[0]_s6/I0</td>
</tr>
<tr>
<td>13.026</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C59[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_186_G[0]_s6/O</td>
</tr>
<tr>
<td>14.695</td>
<td>1.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C46[3][B]</td>
<td>lvds_video_top_inst/u_filter/n202_s22/I1</td>
</tr>
<tr>
<td>15.066</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C46[3][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n202_s22/F</td>
</tr>
<tr>
<td>15.993</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C47[0][B]</td>
<td>lvds_video_top_inst/u_filter/n202_s21/I2</td>
</tr>
<tr>
<td>16.563</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C47[0][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n202_s21/F</td>
</tr>
<tr>
<td>16.563</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C47[0][B]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/compare_data_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C47[0][B]</td>
<td>lvds_video_top_inst/u_filter/compare_data_6_s0/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C47[0][B]</td>
<td>lvds_video_top_inst/u_filter/compare_data_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.591, 18.558%; route: 11.139, 79.781%; tC2Q: 0.232, 1.662%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.384</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/u_get_pixel/column_cnt_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/u_gray/data_341_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C44[0][A]</td>
<td>lvds_video_top_inst/u_get_pixel/column_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R30C44[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_get_pixel/column_cnt_0_s3/Q</td>
</tr>
<tr>
<td>4.363</td>
<td>1.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C24[1][B]</td>
<td>lvds_video_top_inst/u_gray/current_block_4_s22/I3</td>
</tr>
<tr>
<td>4.933</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C24[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/current_block_4_s22/F</td>
</tr>
<tr>
<td>4.934</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[3][A]</td>
<td>lvds_video_top_inst/u_gray/current_block_4_s17/I2</td>
</tr>
<tr>
<td>5.504</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C24[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/current_block_4_s17/F</td>
</tr>
<tr>
<td>5.505</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[1][A]</td>
<td>lvds_video_top_inst/u_gray/current_block_4_s9/I3</td>
</tr>
<tr>
<td>5.967</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C24[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/current_block_4_s9/F</td>
</tr>
<tr>
<td>5.969</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[3][B]</td>
<td>lvds_video_top_inst/u_gray/current_block_4_s6/I1</td>
</tr>
<tr>
<td>6.340</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R35C24[3][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/current_block_4_s6/F</td>
</tr>
<tr>
<td>6.591</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C24[1][B]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s24/I1</td>
</tr>
<tr>
<td>7.140</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R37C24[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s24/F</td>
</tr>
<tr>
<td>7.313</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[0][A]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s20/I0</td>
</tr>
<tr>
<td>7.775</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C24[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s20/F</td>
</tr>
<tr>
<td>7.776</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[3][A]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s13/I3</td>
</tr>
<tr>
<td>8.147</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C24[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s13/F</td>
</tr>
<tr>
<td>8.560</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C25[1][A]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s7/I0</td>
</tr>
<tr>
<td>9.077</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C25[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s7/F</td>
</tr>
<tr>
<td>9.490</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C28[3][A]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s3/I3</td>
</tr>
<tr>
<td>9.943</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C28[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s3/F</td>
</tr>
<tr>
<td>11.602</td>
<td>1.659</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C25[1][A]</td>
<td>lvds_video_top_inst/u_gray/data_455_s7/I2</td>
</tr>
<tr>
<td>12.172</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R60C25[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/data_455_s7/F</td>
</tr>
<tr>
<td>12.348</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C26[1][B]</td>
<td>lvds_video_top_inst/u_gray/data_379_s4/I2</td>
</tr>
<tr>
<td>12.903</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R60C26[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/data_379_s4/F</td>
</tr>
<tr>
<td>14.531</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C26[3][A]</td>
<td>lvds_video_top_inst/u_gray/data_341_s3/I2</td>
</tr>
<tr>
<td>15.080</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R34C26[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/data_341_s3/F</td>
</tr>
<tr>
<td>16.384</td>
<td>1.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C28[2][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_gray/data_341_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C28[2][A]</td>
<td>lvds_video_top_inst/u_gray/data_341_s1/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C28[2][A]</td>
<td>lvds_video_top_inst/u_gray/data_341_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.999, 43.523%; route: 7.552, 54.794%; tC2Q: 0.232, 1.683%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.806</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.356</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/u_get_pixel/column_cnt_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/u_gray/data_417_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C44[0][A]</td>
<td>lvds_video_top_inst/u_get_pixel/column_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R30C44[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_get_pixel/column_cnt_0_s3/Q</td>
</tr>
<tr>
<td>4.363</td>
<td>1.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C24[1][B]</td>
<td>lvds_video_top_inst/u_gray/current_block_4_s22/I3</td>
</tr>
<tr>
<td>4.933</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C24[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/current_block_4_s22/F</td>
</tr>
<tr>
<td>4.934</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[3][A]</td>
<td>lvds_video_top_inst/u_gray/current_block_4_s17/I2</td>
</tr>
<tr>
<td>5.504</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C24[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/current_block_4_s17/F</td>
</tr>
<tr>
<td>5.505</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[1][A]</td>
<td>lvds_video_top_inst/u_gray/current_block_4_s9/I3</td>
</tr>
<tr>
<td>5.967</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C24[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/current_block_4_s9/F</td>
</tr>
<tr>
<td>5.969</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[3][B]</td>
<td>lvds_video_top_inst/u_gray/current_block_4_s6/I1</td>
</tr>
<tr>
<td>6.340</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R35C24[3][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/current_block_4_s6/F</td>
</tr>
<tr>
<td>6.591</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C24[1][B]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s24/I1</td>
</tr>
<tr>
<td>7.140</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R37C24[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s24/F</td>
</tr>
<tr>
<td>7.313</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[0][A]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s20/I0</td>
</tr>
<tr>
<td>7.775</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C24[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s20/F</td>
</tr>
<tr>
<td>7.776</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[3][A]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s13/I3</td>
</tr>
<tr>
<td>8.147</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C24[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s13/F</td>
</tr>
<tr>
<td>8.560</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C25[1][A]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s7/I0</td>
</tr>
<tr>
<td>9.077</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C25[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s7/F</td>
</tr>
<tr>
<td>9.490</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C28[3][A]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s3/I3</td>
</tr>
<tr>
<td>9.943</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C28[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s3/F</td>
</tr>
<tr>
<td>11.602</td>
<td>1.659</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C25[1][A]</td>
<td>lvds_video_top_inst/u_gray/data_455_s7/I2</td>
</tr>
<tr>
<td>12.172</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R60C25[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/data_455_s7/F</td>
</tr>
<tr>
<td>12.348</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C26[2][B]</td>
<td>lvds_video_top_inst/u_gray/data_455_s4/I2</td>
</tr>
<tr>
<td>12.903</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R60C26[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/data_455_s4/F</td>
</tr>
<tr>
<td>14.283</td>
<td>1.380</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C27[3][A]</td>
<td>lvds_video_top_inst/u_gray/data_417_s3/I1</td>
</tr>
<tr>
<td>14.610</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R35C27[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/data_417_s3/F</td>
</tr>
<tr>
<td>16.356</td>
<td>1.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C36[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_gray/data_417_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C36[0][A]</td>
<td>lvds_video_top_inst/u_gray/data_417_s1/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C36[0][A]</td>
<td>lvds_video_top_inst/u_gray/data_417_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.777, 41.998%; route: 7.746, 56.316%; tC2Q: 0.232, 1.687%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.824</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/u_filter/center_0_s426</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/u_filter/compare_data_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[0][B]</td>
<td>lvds_video_top_inst/u_filter/center_0_s426/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>287</td>
<td>R29C48[0][B]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/center_0_s426/Q</td>
</tr>
<tr>
<td>4.257</td>
<td>1.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C41[0][A]</td>
<td>lvds_video_top_inst/u_filter/right_0_s142/I0</td>
</tr>
<tr>
<td>4.628</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>184</td>
<td>R25C41[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/right_0_s142/F</td>
</tr>
<tr>
<td>10.953</td>
<td>6.325</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R50C77</td>
<td>lvds_video_top_inst/u_filter/gray_ram_gray_ram_22_2_s1/RAD[0]</td>
</tr>
<tr>
<td>11.470</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C77</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_gray_ram_22_2_s1/DO[2]</td>
</tr>
<tr>
<td>12.696</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R55C62[2][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_310_G[0]_s58/I0</td>
</tr>
<tr>
<td>13.213</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R55C62[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_310_G[0]_s58/F</td>
</tr>
<tr>
<td>13.213</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R55C62[2][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_310_G[0]_s28/I1</td>
</tr>
<tr>
<td>13.316</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R55C62[2][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_310_G[0]_s28/O</td>
</tr>
<tr>
<td>13.316</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R55C62[2][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_310_G[0]_s13/I1</td>
</tr>
<tr>
<td>13.419</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R55C62[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_310_G[0]_s13/O</td>
</tr>
<tr>
<td>13.419</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R55C62[1][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_310_G[0]_s6/I0</td>
</tr>
<tr>
<td>13.522</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R55C62[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_310_G[0]_s6/O</td>
</tr>
<tr>
<td>15.219</td>
<td>1.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C47[3][B]</td>
<td>lvds_video_top_inst/u_filter/n198_s22/I1</td>
</tr>
<tr>
<td>15.789</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C47[3][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n198_s22/F</td>
</tr>
<tr>
<td>15.790</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C47[0][A]</td>
<td>lvds_video_top_inst/u_filter/n198_s21/I2</td>
</tr>
<tr>
<td>16.339</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C47[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n198_s21/F</td>
</tr>
<tr>
<td>16.339</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C47[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/compare_data_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C47[0][A]</td>
<td>lvds_video_top_inst/u_filter/compare_data_10_s0/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C47[0][A]</td>
<td>lvds_video_top_inst/u_filter/compare_data_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.833, 20.621%; route: 10.673, 77.690%; tC2Q: 0.232, 1.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.825</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.337</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/u_filter/center_0_s426</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/u_filter/compare_data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[0][B]</td>
<td>lvds_video_top_inst/u_filter/center_0_s426/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>287</td>
<td>R29C48[0][B]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/center_0_s426/Q</td>
</tr>
<tr>
<td>4.257</td>
<td>1.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C41[0][A]</td>
<td>lvds_video_top_inst/u_filter/right_0_s142/I0</td>
</tr>
<tr>
<td>4.628</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>184</td>
<td>R25C41[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/right_0_s142/F</td>
</tr>
<tr>
<td>10.693</td>
<td>6.065</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R50C76</td>
<td>lvds_video_top_inst/u_filter/gray_ram_gray_ram_22_0_s1/RAD[0]</td>
</tr>
<tr>
<td>11.210</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C76</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_gray_ram_22_0_s1/DO[3]</td>
</tr>
<tr>
<td>12.436</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R55C59[2][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_93_G[0]_s58/I0</td>
</tr>
<tr>
<td>12.991</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R55C59[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_93_G[0]_s58/F</td>
</tr>
<tr>
<td>12.991</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R55C59[2][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_93_G[0]_s28/I1</td>
</tr>
<tr>
<td>13.094</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R55C59[2][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_93_G[0]_s28/O</td>
</tr>
<tr>
<td>13.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R55C59[2][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_93_G[0]_s13/I1</td>
</tr>
<tr>
<td>13.197</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R55C59[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_93_G[0]_s13/O</td>
</tr>
<tr>
<td>13.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R55C59[1][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_93_G[0]_s6/I0</td>
</tr>
<tr>
<td>13.300</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R55C59[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_93_G[0]_s6/O</td>
</tr>
<tr>
<td>14.879</td>
<td>1.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C45[0][A]</td>
<td>lvds_video_top_inst/u_filter/n205_s22/I1</td>
</tr>
<tr>
<td>15.434</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C45[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n205_s22/F</td>
</tr>
<tr>
<td>15.875</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C45[2][A]</td>
<td>lvds_video_top_inst/u_filter/n205_s21/I2</td>
</tr>
<tr>
<td>16.337</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C45[2][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n205_s21/F</td>
</tr>
<tr>
<td>16.337</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C45[2][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/compare_data_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C45[2][A]</td>
<td>lvds_video_top_inst/u_filter/compare_data_3_s0/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C45[2][A]</td>
<td>lvds_video_top_inst/u_filter/compare_data_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.769, 20.158%; route: 10.736, 78.154%; tC2Q: 0.232, 1.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.889</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.274</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/u_filter/center_0_s426</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/u_filter/compare_data_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[0][B]</td>
<td>lvds_video_top_inst/u_filter/center_0_s426/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>287</td>
<td>R29C48[0][B]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/center_0_s426/Q</td>
</tr>
<tr>
<td>4.257</td>
<td>1.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C41[0][A]</td>
<td>lvds_video_top_inst/u_filter/right_0_s142/I0</td>
</tr>
<tr>
<td>4.628</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>184</td>
<td>R25C41[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/right_0_s142/F</td>
</tr>
<tr>
<td>10.953</td>
<td>6.325</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R50C78</td>
<td>lvds_video_top_inst/u_filter/gray_ram_gray_ram_22_3_s1/RAD[0]</td>
</tr>
<tr>
<td>11.470</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C78</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_gray_ram_22_3_s1/DO[3]</td>
</tr>
<tr>
<td>12.668</td>
<td>1.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C60[2][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_465_G[0]_s58/I0</td>
</tr>
<tr>
<td>13.185</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C60[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_465_G[0]_s58/F</td>
</tr>
<tr>
<td>13.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C60[2][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_465_G[0]_s28/I1</td>
</tr>
<tr>
<td>13.288</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C60[2][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_465_G[0]_s28/O</td>
</tr>
<tr>
<td>13.288</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C60[2][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_465_G[0]_s13/I1</td>
</tr>
<tr>
<td>13.391</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C60[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_465_G[0]_s13/O</td>
</tr>
<tr>
<td>13.391</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C60[1][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_465_G[0]_s6/I0</td>
</tr>
<tr>
<td>13.494</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C60[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_465_G[0]_s6/O</td>
</tr>
<tr>
<td>14.920</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C48[3][A]</td>
<td>lvds_video_top_inst/u_filter/n193_s23/I1</td>
</tr>
<tr>
<td>15.291</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C48[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n193_s23/F</td>
</tr>
<tr>
<td>15.704</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C46[0][A]</td>
<td>lvds_video_top_inst/u_filter/n193_s21/I2</td>
</tr>
<tr>
<td>16.274</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R37C46[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n193_s21/F</td>
</tr>
<tr>
<td>16.274</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C46[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/compare_data_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C46[0][A]</td>
<td>lvds_video_top_inst/u_filter/compare_data_15_s0/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C46[0][A]</td>
<td>lvds_video_top_inst/u_filter/compare_data_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.655, 19.418%; route: 10.786, 78.885%; tC2Q: 0.232, 1.697%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.975</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/u_get_pixel/column_cnt_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/u_gray/data_334_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C44[0][A]</td>
<td>lvds_video_top_inst/u_get_pixel/column_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R30C44[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_get_pixel/column_cnt_0_s3/Q</td>
</tr>
<tr>
<td>4.363</td>
<td>1.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C24[1][B]</td>
<td>lvds_video_top_inst/u_gray/current_block_4_s22/I3</td>
</tr>
<tr>
<td>4.933</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C24[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/current_block_4_s22/F</td>
</tr>
<tr>
<td>4.934</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[3][A]</td>
<td>lvds_video_top_inst/u_gray/current_block_4_s17/I2</td>
</tr>
<tr>
<td>5.504</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C24[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/current_block_4_s17/F</td>
</tr>
<tr>
<td>5.505</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[1][A]</td>
<td>lvds_video_top_inst/u_gray/current_block_4_s9/I3</td>
</tr>
<tr>
<td>5.967</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C24[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/current_block_4_s9/F</td>
</tr>
<tr>
<td>5.969</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[3][B]</td>
<td>lvds_video_top_inst/u_gray/current_block_4_s6/I1</td>
</tr>
<tr>
<td>6.340</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R35C24[3][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/current_block_4_s6/F</td>
</tr>
<tr>
<td>6.591</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C24[1][B]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s24/I1</td>
</tr>
<tr>
<td>7.140</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R37C24[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s24/F</td>
</tr>
<tr>
<td>7.313</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[0][A]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s20/I0</td>
</tr>
<tr>
<td>7.775</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C24[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s20/F</td>
</tr>
<tr>
<td>7.776</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[3][A]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s13/I3</td>
</tr>
<tr>
<td>8.147</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C24[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s13/F</td>
</tr>
<tr>
<td>8.560</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C25[1][A]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s7/I0</td>
</tr>
<tr>
<td>9.077</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C25[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s7/F</td>
</tr>
<tr>
<td>9.490</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C28[3][A]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s3/I3</td>
</tr>
<tr>
<td>9.943</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C28[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s3/F</td>
</tr>
<tr>
<td>11.602</td>
<td>1.659</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C25[1][A]</td>
<td>lvds_video_top_inst/u_gray/data_455_s7/I2</td>
</tr>
<tr>
<td>12.172</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R60C25[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/data_455_s7/F</td>
</tr>
<tr>
<td>12.348</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C26[1][B]</td>
<td>lvds_video_top_inst/u_gray/data_379_s4/I2</td>
</tr>
<tr>
<td>12.903</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R60C26[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/data_379_s4/F</td>
</tr>
<tr>
<td>14.531</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C26[3][A]</td>
<td>lvds_video_top_inst/u_gray/data_341_s3/I2</td>
</tr>
<tr>
<td>15.080</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R34C26[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/data_341_s3/F</td>
</tr>
<tr>
<td>16.188</td>
<td>1.108</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C26[2][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_gray/data_334_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C26[2][A]</td>
<td>lvds_video_top_inst/u_gray/data_334_s1/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C26[2][A]</td>
<td>lvds_video_top_inst/u_gray/data_334_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.999, 44.152%; route: 7.356, 54.141%; tC2Q: 0.232, 1.707%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.046</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/u_filter/center_0_s426</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/u_filter/compare_data_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[0][B]</td>
<td>lvds_video_top_inst/u_filter/center_0_s426/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>287</td>
<td>R29C48[0][B]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/center_0_s426/Q</td>
</tr>
<tr>
<td>9.443</td>
<td>6.610</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R50C18</td>
<td>lvds_video_top_inst/u_filter/gray_ram_gray_ram_0_1_s0/RAD[0]</td>
</tr>
<tr>
<td>9.960</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C18</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_gray_ram_0_1_s0/DO[3]</td>
</tr>
<tr>
<td>10.810</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C29[3][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_224_G[3]_s10/I0</td>
</tr>
<tr>
<td>11.365</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C29[3][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_224_G[3]_s10/F</td>
</tr>
<tr>
<td>12.292</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C35[3][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_217_G[0]_s47/I1</td>
</tr>
<tr>
<td>12.745</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C35[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_217_G[0]_s47/F</td>
</tr>
<tr>
<td>12.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C35[3][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_217_G[0]_s23/I0</td>
</tr>
<tr>
<td>12.848</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C35[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_217_G[0]_s23/O</td>
</tr>
<tr>
<td>12.848</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C35[2][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_217_G[0]_s11/I0</td>
</tr>
<tr>
<td>12.951</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C35[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_217_G[0]_s11/O</td>
</tr>
<tr>
<td>12.951</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C35[1][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_217_G[0]_s5/I0</td>
</tr>
<tr>
<td>13.054</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C35[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_217_G[0]_s5/O</td>
</tr>
<tr>
<td>14.362</td>
<td>1.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C47[2][A]</td>
<td>lvds_video_top_inst/u_filter/n201_s23/I1</td>
</tr>
<tr>
<td>14.879</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C47[2][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n201_s23/F</td>
</tr>
<tr>
<td>15.547</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C47[1][A]</td>
<td>lvds_video_top_inst/u_filter/n201_s21/I3</td>
</tr>
<tr>
<td>16.117</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C47[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n201_s21/F</td>
</tr>
<tr>
<td>16.117</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C47[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/compare_data_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C47[1][A]</td>
<td>lvds_video_top_inst/u_filter/compare_data_7_s0/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C47[1][A]</td>
<td>lvds_video_top_inst/u_filter/compare_data_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.921, 21.611%; route: 10.363, 76.672%; tC2Q: 0.232, 1.716%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.046</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/u_filter/center_0_s426</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/u_filter/compare_data_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[0][B]</td>
<td>lvds_video_top_inst/u_filter/center_0_s426/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>287</td>
<td>R29C48[0][B]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/center_0_s426/Q</td>
</tr>
<tr>
<td>4.257</td>
<td>1.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C41[0][A]</td>
<td>lvds_video_top_inst/u_filter/right_0_s142/I0</td>
</tr>
<tr>
<td>4.628</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>184</td>
<td>R25C41[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/right_0_s142/F</td>
</tr>
<tr>
<td>10.953</td>
<td>6.325</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R50C78</td>
<td>lvds_video_top_inst/u_filter/gray_ram_gray_ram_22_3_s1/RAD[0]</td>
</tr>
<tr>
<td>11.470</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C78</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_gray_ram_22_3_s1/DO[2]</td>
</tr>
<tr>
<td>12.502</td>
<td>1.032</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C60[2][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_434_G[0]_s58/I0</td>
</tr>
<tr>
<td>13.019</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R52C60[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_434_G[0]_s58/F</td>
</tr>
<tr>
<td>13.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C60[2][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_434_G[0]_s28/I1</td>
</tr>
<tr>
<td>13.122</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R52C60[2][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_434_G[0]_s28/O</td>
</tr>
<tr>
<td>13.122</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C60[2][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_434_G[0]_s13/I1</td>
</tr>
<tr>
<td>13.225</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R52C60[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_434_G[0]_s13/O</td>
</tr>
<tr>
<td>13.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C60[1][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_434_G[0]_s6/I0</td>
</tr>
<tr>
<td>13.328</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R52C60[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_434_G[0]_s6/O</td>
</tr>
<tr>
<td>14.996</td>
<td>1.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C47[3][B]</td>
<td>lvds_video_top_inst/u_filter/n194_s23/I1</td>
</tr>
<tr>
<td>15.566</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C47[3][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n194_s23/F</td>
</tr>
<tr>
<td>15.568</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C47[0][B]</td>
<td>lvds_video_top_inst/u_filter/n194_s21/I2</td>
</tr>
<tr>
<td>16.117</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C47[0][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n194_s21/F</td>
</tr>
<tr>
<td>16.117</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C47[0][B]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/compare_data_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C47[0][B]</td>
<td>lvds_video_top_inst/u_filter/compare_data_14_s0/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C47[0][B]</td>
<td>lvds_video_top_inst/u_filter/compare_data_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.833, 20.961%; route: 10.451, 77.323%; tC2Q: 0.232, 1.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.068</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/u_get_pixel/column_cnt_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/u_gray/data_227_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C44[0][A]</td>
<td>lvds_video_top_inst/u_get_pixel/column_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R30C44[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_get_pixel/column_cnt_0_s3/Q</td>
</tr>
<tr>
<td>4.363</td>
<td>1.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C24[1][B]</td>
<td>lvds_video_top_inst/u_gray/current_block_4_s22/I3</td>
</tr>
<tr>
<td>4.933</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C24[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/current_block_4_s22/F</td>
</tr>
<tr>
<td>4.934</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[3][A]</td>
<td>lvds_video_top_inst/u_gray/current_block_4_s17/I2</td>
</tr>
<tr>
<td>5.504</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C24[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/current_block_4_s17/F</td>
</tr>
<tr>
<td>5.505</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[1][A]</td>
<td>lvds_video_top_inst/u_gray/current_block_4_s9/I3</td>
</tr>
<tr>
<td>5.967</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C24[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/current_block_4_s9/F</td>
</tr>
<tr>
<td>5.969</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[3][B]</td>
<td>lvds_video_top_inst/u_gray/current_block_4_s6/I1</td>
</tr>
<tr>
<td>6.340</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R35C24[3][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/current_block_4_s6/F</td>
</tr>
<tr>
<td>6.591</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C24[1][B]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s24/I1</td>
</tr>
<tr>
<td>7.140</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R37C24[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s24/F</td>
</tr>
<tr>
<td>7.313</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[0][A]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s20/I0</td>
</tr>
<tr>
<td>7.775</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C24[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s20/F</td>
</tr>
<tr>
<td>7.776</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[3][A]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s13/I3</td>
</tr>
<tr>
<td>8.147</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C24[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s13/F</td>
</tr>
<tr>
<td>8.560</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C25[1][A]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s7/I0</td>
</tr>
<tr>
<td>9.077</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C25[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s7/F</td>
</tr>
<tr>
<td>9.490</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C28[3][A]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s3/I3</td>
</tr>
<tr>
<td>9.943</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C28[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s3/F</td>
</tr>
<tr>
<td>11.602</td>
<td>1.659</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C25[0][B]</td>
<td>lvds_video_top_inst/u_gray/data_303_s7/I2</td>
</tr>
<tr>
<td>11.973</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R60C25[0][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/data_303_s7/F</td>
</tr>
<tr>
<td>12.918</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[1][B]</td>
<td>lvds_video_top_inst/u_gray/data_227_s4/I2</td>
</tr>
<tr>
<td>13.289</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C25[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/data_227_s4/F</td>
</tr>
<tr>
<td>14.403</td>
<td>1.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C26[3][B]</td>
<td>lvds_video_top_inst/u_gray/data_227_s3/I2</td>
</tr>
<tr>
<td>14.730</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R35C26[3][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/data_227_s3/F</td>
</tr>
<tr>
<td>16.068</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C32[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_gray/data_227_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C32[1][A]</td>
<td>lvds_video_top_inst/u_gray/data_227_s1/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C32[1][A]</td>
<td>lvds_video_top_inst/u_gray/data_227_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.394, 40.052%; route: 7.842, 58.226%; tC2Q: 0.232, 1.723%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.108</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.055</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/u_filter/center_0_s426</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/u_filter/compare_data_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[0][B]</td>
<td>lvds_video_top_inst/u_filter/center_0_s426/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>287</td>
<td>R29C48[0][B]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/center_0_s426/Q</td>
</tr>
<tr>
<td>4.257</td>
<td>1.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C41[0][A]</td>
<td>lvds_video_top_inst/u_filter/right_0_s142/I0</td>
</tr>
<tr>
<td>4.628</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>184</td>
<td>R25C41[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/right_0_s142/F</td>
</tr>
<tr>
<td>10.953</td>
<td>6.325</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R50C78</td>
<td>lvds_video_top_inst/u_filter/gray_ram_gray_ram_22_3_s1/RAD[0]</td>
</tr>
<tr>
<td>11.470</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C78</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_gray_ram_22_3_s1/DO[0]</td>
</tr>
<tr>
<td>12.668</td>
<td>1.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C64[2][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_372_G[0]_s58/I0</td>
</tr>
<tr>
<td>13.039</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C64[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_372_G[0]_s58/F</td>
</tr>
<tr>
<td>13.039</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C64[2][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_372_G[0]_s28/I1</td>
</tr>
<tr>
<td>13.142</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C64[2][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_372_G[0]_s28/O</td>
</tr>
<tr>
<td>13.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C64[2][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_372_G[0]_s13/I1</td>
</tr>
<tr>
<td>13.245</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C64[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_372_G[0]_s13/O</td>
</tr>
<tr>
<td>13.245</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C64[1][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_372_G[0]_s6/I0</td>
</tr>
<tr>
<td>13.348</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C64[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_372_G[0]_s6/O</td>
</tr>
<tr>
<td>14.850</td>
<td>1.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C46[2][B]</td>
<td>lvds_video_top_inst/u_filter/n196_s22/I1</td>
</tr>
<tr>
<td>15.420</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C46[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n196_s22/F</td>
</tr>
<tr>
<td>15.593</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C47[1][B]</td>
<td>lvds_video_top_inst/u_filter/n196_s21/I2</td>
</tr>
<tr>
<td>16.055</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C47[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n196_s21/F</td>
</tr>
<tr>
<td>16.055</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C47[1][B]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/compare_data_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C47[1][B]</td>
<td>lvds_video_top_inst/u_filter/compare_data_12_s0/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C47[1][B]</td>
<td>lvds_video_top_inst/u_filter/compare_data_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.600, 19.325%; route: 10.622, 78.951%; tC2Q: 0.232, 1.724%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.148</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.015</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/u_get_pixel/column_cnt_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/u_gray/data_322_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C44[0][A]</td>
<td>lvds_video_top_inst/u_get_pixel/column_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R30C44[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_get_pixel/column_cnt_0_s3/Q</td>
</tr>
<tr>
<td>4.363</td>
<td>1.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C24[1][B]</td>
<td>lvds_video_top_inst/u_gray/current_block_4_s22/I3</td>
</tr>
<tr>
<td>4.933</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C24[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/current_block_4_s22/F</td>
</tr>
<tr>
<td>4.934</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[3][A]</td>
<td>lvds_video_top_inst/u_gray/current_block_4_s17/I2</td>
</tr>
<tr>
<td>5.504</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C24[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/current_block_4_s17/F</td>
</tr>
<tr>
<td>5.505</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[1][A]</td>
<td>lvds_video_top_inst/u_gray/current_block_4_s9/I3</td>
</tr>
<tr>
<td>5.967</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C24[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/current_block_4_s9/F</td>
</tr>
<tr>
<td>5.969</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[3][B]</td>
<td>lvds_video_top_inst/u_gray/current_block_4_s6/I1</td>
</tr>
<tr>
<td>6.340</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R35C24[3][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/current_block_4_s6/F</td>
</tr>
<tr>
<td>6.591</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C24[1][B]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s24/I1</td>
</tr>
<tr>
<td>7.140</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R37C24[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s24/F</td>
</tr>
<tr>
<td>7.313</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[0][A]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s20/I0</td>
</tr>
<tr>
<td>7.775</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C24[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s20/F</td>
</tr>
<tr>
<td>7.776</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[3][A]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s13/I3</td>
</tr>
<tr>
<td>8.147</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C24[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s13/F</td>
</tr>
<tr>
<td>8.560</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C25[1][A]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s7/I0</td>
</tr>
<tr>
<td>9.077</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C25[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s7/F</td>
</tr>
<tr>
<td>9.490</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C28[3][A]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s3/I3</td>
</tr>
<tr>
<td>9.943</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C28[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s3/F</td>
</tr>
<tr>
<td>11.602</td>
<td>1.659</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C25[1][A]</td>
<td>lvds_video_top_inst/u_gray/data_455_s7/I2</td>
</tr>
<tr>
<td>12.172</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R60C25[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/data_455_s7/F</td>
</tr>
<tr>
<td>12.348</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C26[1][B]</td>
<td>lvds_video_top_inst/u_gray/data_379_s4/I2</td>
</tr>
<tr>
<td>12.903</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R60C26[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/data_379_s4/F</td>
</tr>
<tr>
<td>14.143</td>
<td>1.240</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C27[2][A]</td>
<td>lvds_video_top_inst/u_gray/data_322_s3/I2</td>
</tr>
<tr>
<td>14.713</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R34C27[2][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/data_322_s3/F</td>
</tr>
<tr>
<td>16.015</td>
<td>1.302</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C28[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_gray/data_322_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C28[0][A]</td>
<td>lvds_video_top_inst/u_gray/data_322_s1/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C28[0][A]</td>
<td>lvds_video_top_inst/u_gray/data_322_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.020, 44.878%; route: 7.162, 53.392%; tC2Q: 0.232, 1.730%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.158</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.005</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/u_get_pixel/column_cnt_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/u_gray/data_430_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C44[0][A]</td>
<td>lvds_video_top_inst/u_get_pixel/column_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R30C44[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_get_pixel/column_cnt_0_s3/Q</td>
</tr>
<tr>
<td>4.363</td>
<td>1.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C24[1][B]</td>
<td>lvds_video_top_inst/u_gray/current_block_4_s22/I3</td>
</tr>
<tr>
<td>4.933</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C24[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/current_block_4_s22/F</td>
</tr>
<tr>
<td>4.934</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[3][A]</td>
<td>lvds_video_top_inst/u_gray/current_block_4_s17/I2</td>
</tr>
<tr>
<td>5.504</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C24[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/current_block_4_s17/F</td>
</tr>
<tr>
<td>5.505</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[1][A]</td>
<td>lvds_video_top_inst/u_gray/current_block_4_s9/I3</td>
</tr>
<tr>
<td>5.967</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C24[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/current_block_4_s9/F</td>
</tr>
<tr>
<td>5.969</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[3][B]</td>
<td>lvds_video_top_inst/u_gray/current_block_4_s6/I1</td>
</tr>
<tr>
<td>6.340</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R35C24[3][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/current_block_4_s6/F</td>
</tr>
<tr>
<td>6.591</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C24[1][B]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s24/I1</td>
</tr>
<tr>
<td>7.140</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R37C24[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s24/F</td>
</tr>
<tr>
<td>7.313</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[0][A]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s20/I0</td>
</tr>
<tr>
<td>7.775</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C24[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s20/F</td>
</tr>
<tr>
<td>7.776</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[3][A]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s13/I3</td>
</tr>
<tr>
<td>8.147</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C24[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s13/F</td>
</tr>
<tr>
<td>8.560</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C25[1][A]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s7/I0</td>
</tr>
<tr>
<td>9.077</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C25[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s7/F</td>
</tr>
<tr>
<td>9.490</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C28[3][A]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s3/I3</td>
</tr>
<tr>
<td>9.943</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C28[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s3/F</td>
</tr>
<tr>
<td>11.602</td>
<td>1.659</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C25[1][A]</td>
<td>lvds_video_top_inst/u_gray/data_455_s7/I2</td>
</tr>
<tr>
<td>12.172</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R60C25[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/data_455_s7/F</td>
</tr>
<tr>
<td>12.348</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C26[2][B]</td>
<td>lvds_video_top_inst/u_gray/data_455_s4/I2</td>
</tr>
<tr>
<td>12.903</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R60C26[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/data_455_s4/F</td>
</tr>
<tr>
<td>14.551</td>
<td>1.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[1][B]</td>
<td>lvds_video_top_inst/u_gray/data_436_s3/I1</td>
</tr>
<tr>
<td>15.100</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R33C28[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/data_436_s3/F</td>
</tr>
<tr>
<td>16.005</td>
<td>0.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C33[2][B]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_gray/data_430_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C33[2][B]</td>
<td>lvds_video_top_inst/u_gray/data_430_s1/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C33[2][B]</td>
<td>lvds_video_top_inst/u_gray/data_430_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.999, 44.755%; route: 7.173, 53.514%; tC2Q: 0.232, 1.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.158</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.005</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/u_get_pixel/column_cnt_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/u_gray/data_431_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C44[0][A]</td>
<td>lvds_video_top_inst/u_get_pixel/column_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R30C44[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_get_pixel/column_cnt_0_s3/Q</td>
</tr>
<tr>
<td>4.363</td>
<td>1.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C24[1][B]</td>
<td>lvds_video_top_inst/u_gray/current_block_4_s22/I3</td>
</tr>
<tr>
<td>4.933</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C24[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/current_block_4_s22/F</td>
</tr>
<tr>
<td>4.934</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[3][A]</td>
<td>lvds_video_top_inst/u_gray/current_block_4_s17/I2</td>
</tr>
<tr>
<td>5.504</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C24[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/current_block_4_s17/F</td>
</tr>
<tr>
<td>5.505</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[1][A]</td>
<td>lvds_video_top_inst/u_gray/current_block_4_s9/I3</td>
</tr>
<tr>
<td>5.967</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C24[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/current_block_4_s9/F</td>
</tr>
<tr>
<td>5.969</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[3][B]</td>
<td>lvds_video_top_inst/u_gray/current_block_4_s6/I1</td>
</tr>
<tr>
<td>6.340</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R35C24[3][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/current_block_4_s6/F</td>
</tr>
<tr>
<td>6.591</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C24[1][B]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s24/I1</td>
</tr>
<tr>
<td>7.140</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R37C24[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s24/F</td>
</tr>
<tr>
<td>7.313</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[0][A]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s20/I0</td>
</tr>
<tr>
<td>7.775</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C24[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s20/F</td>
</tr>
<tr>
<td>7.776</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[3][A]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s13/I3</td>
</tr>
<tr>
<td>8.147</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C24[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s13/F</td>
</tr>
<tr>
<td>8.560</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C25[1][A]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s7/I0</td>
</tr>
<tr>
<td>9.077</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C25[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s7/F</td>
</tr>
<tr>
<td>9.490</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C28[3][A]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s3/I3</td>
</tr>
<tr>
<td>9.943</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C28[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s3/F</td>
</tr>
<tr>
<td>11.602</td>
<td>1.659</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C25[1][A]</td>
<td>lvds_video_top_inst/u_gray/data_455_s7/I2</td>
</tr>
<tr>
<td>12.172</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R60C25[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/data_455_s7/F</td>
</tr>
<tr>
<td>12.348</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C26[2][B]</td>
<td>lvds_video_top_inst/u_gray/data_455_s4/I2</td>
</tr>
<tr>
<td>12.903</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R60C26[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/data_455_s4/F</td>
</tr>
<tr>
<td>14.551</td>
<td>1.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[1][B]</td>
<td>lvds_video_top_inst/u_gray/data_436_s3/I1</td>
</tr>
<tr>
<td>15.100</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R33C28[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/data_436_s3/F</td>
</tr>
<tr>
<td>16.005</td>
<td>0.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C33[2][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_gray/data_431_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C33[2][A]</td>
<td>lvds_video_top_inst/u_gray/data_431_s1/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C33[2][A]</td>
<td>lvds_video_top_inst/u_gray/data_431_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.999, 44.755%; route: 7.173, 53.514%; tC2Q: 0.232, 1.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.158</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.005</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/u_get_pixel/column_cnt_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/u_gray/data_432_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C44[0][A]</td>
<td>lvds_video_top_inst/u_get_pixel/column_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R30C44[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_get_pixel/column_cnt_0_s3/Q</td>
</tr>
<tr>
<td>4.363</td>
<td>1.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C24[1][B]</td>
<td>lvds_video_top_inst/u_gray/current_block_4_s22/I3</td>
</tr>
<tr>
<td>4.933</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C24[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/current_block_4_s22/F</td>
</tr>
<tr>
<td>4.934</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[3][A]</td>
<td>lvds_video_top_inst/u_gray/current_block_4_s17/I2</td>
</tr>
<tr>
<td>5.504</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C24[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/current_block_4_s17/F</td>
</tr>
<tr>
<td>5.505</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[1][A]</td>
<td>lvds_video_top_inst/u_gray/current_block_4_s9/I3</td>
</tr>
<tr>
<td>5.967</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C24[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/current_block_4_s9/F</td>
</tr>
<tr>
<td>5.969</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[3][B]</td>
<td>lvds_video_top_inst/u_gray/current_block_4_s6/I1</td>
</tr>
<tr>
<td>6.340</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R35C24[3][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/current_block_4_s6/F</td>
</tr>
<tr>
<td>6.591</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C24[1][B]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s24/I1</td>
</tr>
<tr>
<td>7.140</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R37C24[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s24/F</td>
</tr>
<tr>
<td>7.313</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[0][A]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s20/I0</td>
</tr>
<tr>
<td>7.775</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C24[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s20/F</td>
</tr>
<tr>
<td>7.776</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[3][A]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s13/I3</td>
</tr>
<tr>
<td>8.147</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C24[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s13/F</td>
</tr>
<tr>
<td>8.560</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C25[1][A]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s7/I0</td>
</tr>
<tr>
<td>9.077</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C25[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s7/F</td>
</tr>
<tr>
<td>9.490</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C28[3][A]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s3/I3</td>
</tr>
<tr>
<td>9.943</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C28[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s3/F</td>
</tr>
<tr>
<td>11.602</td>
<td>1.659</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C25[1][A]</td>
<td>lvds_video_top_inst/u_gray/data_455_s7/I2</td>
</tr>
<tr>
<td>12.172</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R60C25[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/data_455_s7/F</td>
</tr>
<tr>
<td>12.348</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C26[2][B]</td>
<td>lvds_video_top_inst/u_gray/data_455_s4/I2</td>
</tr>
<tr>
<td>12.903</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R60C26[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/data_455_s4/F</td>
</tr>
<tr>
<td>14.551</td>
<td>1.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[1][B]</td>
<td>lvds_video_top_inst/u_gray/data_436_s3/I1</td>
</tr>
<tr>
<td>15.100</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R33C28[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/data_436_s3/F</td>
</tr>
<tr>
<td>16.005</td>
<td>0.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C33[1][B]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_gray/data_432_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C33[1][B]</td>
<td>lvds_video_top_inst/u_gray/data_432_s1/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C33[1][B]</td>
<td>lvds_video_top_inst/u_gray/data_432_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.999, 44.755%; route: 7.173, 53.514%; tC2Q: 0.232, 1.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.158</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.005</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/u_get_pixel/column_cnt_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/u_gray/data_433_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C44[0][A]</td>
<td>lvds_video_top_inst/u_get_pixel/column_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R30C44[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_get_pixel/column_cnt_0_s3/Q</td>
</tr>
<tr>
<td>4.363</td>
<td>1.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C24[1][B]</td>
<td>lvds_video_top_inst/u_gray/current_block_4_s22/I3</td>
</tr>
<tr>
<td>4.933</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C24[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/current_block_4_s22/F</td>
</tr>
<tr>
<td>4.934</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[3][A]</td>
<td>lvds_video_top_inst/u_gray/current_block_4_s17/I2</td>
</tr>
<tr>
<td>5.504</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C24[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/current_block_4_s17/F</td>
</tr>
<tr>
<td>5.505</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[1][A]</td>
<td>lvds_video_top_inst/u_gray/current_block_4_s9/I3</td>
</tr>
<tr>
<td>5.967</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C24[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/current_block_4_s9/F</td>
</tr>
<tr>
<td>5.969</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[3][B]</td>
<td>lvds_video_top_inst/u_gray/current_block_4_s6/I1</td>
</tr>
<tr>
<td>6.340</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R35C24[3][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/current_block_4_s6/F</td>
</tr>
<tr>
<td>6.591</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C24[1][B]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s24/I1</td>
</tr>
<tr>
<td>7.140</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R37C24[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s24/F</td>
</tr>
<tr>
<td>7.313</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[0][A]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s20/I0</td>
</tr>
<tr>
<td>7.775</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C24[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s20/F</td>
</tr>
<tr>
<td>7.776</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[3][A]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s13/I3</td>
</tr>
<tr>
<td>8.147</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C24[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s13/F</td>
</tr>
<tr>
<td>8.560</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C25[1][A]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s7/I0</td>
</tr>
<tr>
<td>9.077</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C25[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s7/F</td>
</tr>
<tr>
<td>9.490</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C28[3][A]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s3/I3</td>
</tr>
<tr>
<td>9.943</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C28[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s3/F</td>
</tr>
<tr>
<td>11.602</td>
<td>1.659</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C25[1][A]</td>
<td>lvds_video_top_inst/u_gray/data_455_s7/I2</td>
</tr>
<tr>
<td>12.172</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R60C25[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/data_455_s7/F</td>
</tr>
<tr>
<td>12.348</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C26[2][B]</td>
<td>lvds_video_top_inst/u_gray/data_455_s4/I2</td>
</tr>
<tr>
<td>12.903</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R60C26[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/data_455_s4/F</td>
</tr>
<tr>
<td>14.551</td>
<td>1.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[1][B]</td>
<td>lvds_video_top_inst/u_gray/data_436_s3/I1</td>
</tr>
<tr>
<td>15.100</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R33C28[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/data_436_s3/F</td>
</tr>
<tr>
<td>16.005</td>
<td>0.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C33[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_gray/data_433_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C33[1][A]</td>
<td>lvds_video_top_inst/u_gray/data_433_s1/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C33[1][A]</td>
<td>lvds_video_top_inst/u_gray/data_433_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.999, 44.755%; route: 7.173, 53.514%; tC2Q: 0.232, 1.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.158</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.005</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/u_get_pixel/column_cnt_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/u_gray/data_434_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C44[0][A]</td>
<td>lvds_video_top_inst/u_get_pixel/column_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R30C44[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_get_pixel/column_cnt_0_s3/Q</td>
</tr>
<tr>
<td>4.363</td>
<td>1.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C24[1][B]</td>
<td>lvds_video_top_inst/u_gray/current_block_4_s22/I3</td>
</tr>
<tr>
<td>4.933</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C24[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/current_block_4_s22/F</td>
</tr>
<tr>
<td>4.934</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[3][A]</td>
<td>lvds_video_top_inst/u_gray/current_block_4_s17/I2</td>
</tr>
<tr>
<td>5.504</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C24[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/current_block_4_s17/F</td>
</tr>
<tr>
<td>5.505</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[1][A]</td>
<td>lvds_video_top_inst/u_gray/current_block_4_s9/I3</td>
</tr>
<tr>
<td>5.967</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C24[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/current_block_4_s9/F</td>
</tr>
<tr>
<td>5.969</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[3][B]</td>
<td>lvds_video_top_inst/u_gray/current_block_4_s6/I1</td>
</tr>
<tr>
<td>6.340</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R35C24[3][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/current_block_4_s6/F</td>
</tr>
<tr>
<td>6.591</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C24[1][B]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s24/I1</td>
</tr>
<tr>
<td>7.140</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R37C24[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s24/F</td>
</tr>
<tr>
<td>7.313</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[0][A]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s20/I0</td>
</tr>
<tr>
<td>7.775</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C24[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s20/F</td>
</tr>
<tr>
<td>7.776</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[3][A]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s13/I3</td>
</tr>
<tr>
<td>8.147</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C24[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s13/F</td>
</tr>
<tr>
<td>8.560</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C25[1][A]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s7/I0</td>
</tr>
<tr>
<td>9.077</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C25[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s7/F</td>
</tr>
<tr>
<td>9.490</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C28[3][A]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s3/I3</td>
</tr>
<tr>
<td>9.943</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C28[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s3/F</td>
</tr>
<tr>
<td>11.602</td>
<td>1.659</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C25[1][A]</td>
<td>lvds_video_top_inst/u_gray/data_455_s7/I2</td>
</tr>
<tr>
<td>12.172</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R60C25[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/data_455_s7/F</td>
</tr>
<tr>
<td>12.348</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C26[2][B]</td>
<td>lvds_video_top_inst/u_gray/data_455_s4/I2</td>
</tr>
<tr>
<td>12.903</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R60C26[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/data_455_s4/F</td>
</tr>
<tr>
<td>14.551</td>
<td>1.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[1][B]</td>
<td>lvds_video_top_inst/u_gray/data_436_s3/I1</td>
</tr>
<tr>
<td>15.100</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R33C28[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/data_436_s3/F</td>
</tr>
<tr>
<td>16.005</td>
<td>0.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C33[0][B]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_gray/data_434_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C33[0][B]</td>
<td>lvds_video_top_inst/u_gray/data_434_s1/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C33[0][B]</td>
<td>lvds_video_top_inst/u_gray/data_434_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.999, 44.755%; route: 7.173, 53.514%; tC2Q: 0.232, 1.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.158</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.005</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/u_get_pixel/column_cnt_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/u_gray/data_435_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C44[0][A]</td>
<td>lvds_video_top_inst/u_get_pixel/column_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R30C44[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_get_pixel/column_cnt_0_s3/Q</td>
</tr>
<tr>
<td>4.363</td>
<td>1.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C24[1][B]</td>
<td>lvds_video_top_inst/u_gray/current_block_4_s22/I3</td>
</tr>
<tr>
<td>4.933</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C24[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/current_block_4_s22/F</td>
</tr>
<tr>
<td>4.934</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[3][A]</td>
<td>lvds_video_top_inst/u_gray/current_block_4_s17/I2</td>
</tr>
<tr>
<td>5.504</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C24[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/current_block_4_s17/F</td>
</tr>
<tr>
<td>5.505</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[1][A]</td>
<td>lvds_video_top_inst/u_gray/current_block_4_s9/I3</td>
</tr>
<tr>
<td>5.967</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C24[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/current_block_4_s9/F</td>
</tr>
<tr>
<td>5.969</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[3][B]</td>
<td>lvds_video_top_inst/u_gray/current_block_4_s6/I1</td>
</tr>
<tr>
<td>6.340</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R35C24[3][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/current_block_4_s6/F</td>
</tr>
<tr>
<td>6.591</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C24[1][B]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s24/I1</td>
</tr>
<tr>
<td>7.140</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R37C24[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s24/F</td>
</tr>
<tr>
<td>7.313</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[0][A]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s20/I0</td>
</tr>
<tr>
<td>7.775</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C24[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s20/F</td>
</tr>
<tr>
<td>7.776</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[3][A]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s13/I3</td>
</tr>
<tr>
<td>8.147</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C24[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s13/F</td>
</tr>
<tr>
<td>8.560</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C25[1][A]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s7/I0</td>
</tr>
<tr>
<td>9.077</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C25[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s7/F</td>
</tr>
<tr>
<td>9.490</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C28[3][A]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s3/I3</td>
</tr>
<tr>
<td>9.943</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C28[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s3/F</td>
</tr>
<tr>
<td>11.602</td>
<td>1.659</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C25[1][A]</td>
<td>lvds_video_top_inst/u_gray/data_455_s7/I2</td>
</tr>
<tr>
<td>12.172</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R60C25[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/data_455_s7/F</td>
</tr>
<tr>
<td>12.348</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C26[2][B]</td>
<td>lvds_video_top_inst/u_gray/data_455_s4/I2</td>
</tr>
<tr>
<td>12.903</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R60C26[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/data_455_s4/F</td>
</tr>
<tr>
<td>14.551</td>
<td>1.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[1][B]</td>
<td>lvds_video_top_inst/u_gray/data_436_s3/I1</td>
</tr>
<tr>
<td>15.100</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R33C28[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/data_436_s3/F</td>
</tr>
<tr>
<td>16.005</td>
<td>0.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C33[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_gray/data_435_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C33[0][A]</td>
<td>lvds_video_top_inst/u_gray/data_435_s1/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C33[0][A]</td>
<td>lvds_video_top_inst/u_gray/data_435_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.999, 44.755%; route: 7.173, 53.514%; tC2Q: 0.232, 1.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.201</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.961</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/u_filter/center_0_s426</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/u_filter/compare_data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[0][B]</td>
<td>lvds_video_top_inst/u_filter/center_0_s426/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>287</td>
<td>R29C48[0][B]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/center_0_s426/Q</td>
</tr>
<tr>
<td>4.257</td>
<td>1.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C41[0][A]</td>
<td>lvds_video_top_inst/u_filter/right_0_s142/I0</td>
</tr>
<tr>
<td>4.628</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>184</td>
<td>R25C41[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/right_0_s142/F</td>
</tr>
<tr>
<td>10.693</td>
<td>6.065</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R50C76</td>
<td>lvds_video_top_inst/u_filter/gray_ram_gray_ram_22_0_s1/RAD[0]</td>
</tr>
<tr>
<td>11.210</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C76</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_gray_ram_22_0_s1/DO[1]</td>
</tr>
<tr>
<td>12.242</td>
<td>1.032</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C58[2][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_31_G[0]_s58/I0</td>
</tr>
<tr>
<td>12.759</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R52C58[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_31_G[0]_s58/F</td>
</tr>
<tr>
<td>12.759</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C58[2][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_31_G[0]_s28/I1</td>
</tr>
<tr>
<td>12.862</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R52C58[2][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_31_G[0]_s28/O</td>
</tr>
<tr>
<td>12.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C58[2][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_31_G[0]_s13/I1</td>
</tr>
<tr>
<td>12.965</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R52C58[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_31_G[0]_s13/O</td>
</tr>
<tr>
<td>12.965</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C58[1][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_31_G[0]_s6/I0</td>
</tr>
<tr>
<td>13.068</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R52C58[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_31_G[0]_s6/O</td>
</tr>
<tr>
<td>14.841</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C45[1][B]</td>
<td>lvds_video_top_inst/u_filter/n207_s22/I1</td>
</tr>
<tr>
<td>15.390</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C45[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n207_s22/F</td>
</tr>
<tr>
<td>15.391</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C45[0][B]</td>
<td>lvds_video_top_inst/u_filter/n207_s21/I2</td>
</tr>
<tr>
<td>15.961</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C45[0][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n207_s21/F</td>
</tr>
<tr>
<td>15.961</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C45[0][B]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/compare_data_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C45[0][B]</td>
<td>lvds_video_top_inst/u_filter/compare_data_1_s0/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C45[0][B]</td>
<td>lvds_video_top_inst/u_filter/compare_data_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.833, 21.204%; route: 10.296, 77.060%; tC2Q: 0.232, 1.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.206</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.957</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/u_get_pixel/column_cnt_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/u_gray/data_405_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C44[0][A]</td>
<td>lvds_video_top_inst/u_get_pixel/column_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R30C44[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_get_pixel/column_cnt_0_s3/Q</td>
</tr>
<tr>
<td>4.363</td>
<td>1.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C24[1][B]</td>
<td>lvds_video_top_inst/u_gray/current_block_4_s22/I3</td>
</tr>
<tr>
<td>4.933</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C24[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/current_block_4_s22/F</td>
</tr>
<tr>
<td>4.934</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[3][A]</td>
<td>lvds_video_top_inst/u_gray/current_block_4_s17/I2</td>
</tr>
<tr>
<td>5.504</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C24[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/current_block_4_s17/F</td>
</tr>
<tr>
<td>5.505</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[1][A]</td>
<td>lvds_video_top_inst/u_gray/current_block_4_s9/I3</td>
</tr>
<tr>
<td>5.967</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C24[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/current_block_4_s9/F</td>
</tr>
<tr>
<td>5.969</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[3][B]</td>
<td>lvds_video_top_inst/u_gray/current_block_4_s6/I1</td>
</tr>
<tr>
<td>6.340</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R35C24[3][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/current_block_4_s6/F</td>
</tr>
<tr>
<td>6.591</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C24[1][B]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s24/I1</td>
</tr>
<tr>
<td>7.140</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R37C24[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s24/F</td>
</tr>
<tr>
<td>7.313</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[0][A]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s20/I0</td>
</tr>
<tr>
<td>7.775</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C24[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s20/F</td>
</tr>
<tr>
<td>7.776</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[3][A]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s13/I3</td>
</tr>
<tr>
<td>8.147</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C24[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s13/F</td>
</tr>
<tr>
<td>8.560</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C25[1][A]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s7/I0</td>
</tr>
<tr>
<td>9.077</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C25[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s7/F</td>
</tr>
<tr>
<td>9.490</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C28[3][A]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s3/I3</td>
</tr>
<tr>
<td>9.943</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C28[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s3/F</td>
</tr>
<tr>
<td>11.602</td>
<td>1.659</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C25[1][A]</td>
<td>lvds_video_top_inst/u_gray/data_455_s7/I2</td>
</tr>
<tr>
<td>12.172</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R60C25[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/data_455_s7/F</td>
</tr>
<tr>
<td>12.348</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C26[2][B]</td>
<td>lvds_video_top_inst/u_gray/data_455_s4/I2</td>
</tr>
<tr>
<td>12.903</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R60C26[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/data_455_s4/F</td>
</tr>
<tr>
<td>14.283</td>
<td>1.380</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C27[3][A]</td>
<td>lvds_video_top_inst/u_gray/data_417_s3/I1</td>
</tr>
<tr>
<td>14.610</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R35C27[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/data_417_s3/F</td>
</tr>
<tr>
<td>15.957</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C31[2][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_gray/data_405_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C31[2][A]</td>
<td>lvds_video_top_inst/u_gray/data_405_s1/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C31[2][A]</td>
<td>lvds_video_top_inst/u_gray/data_405_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.777, 43.254%; route: 7.347, 55.009%; tC2Q: 0.232, 1.737%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.284</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.879</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/u_get_pixel/column_cnt_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/u_gray/data_246_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C44[0][A]</td>
<td>lvds_video_top_inst/u_get_pixel/column_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R30C44[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_get_pixel/column_cnt_0_s3/Q</td>
</tr>
<tr>
<td>4.363</td>
<td>1.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C24[1][B]</td>
<td>lvds_video_top_inst/u_gray/current_block_4_s22/I3</td>
</tr>
<tr>
<td>4.933</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C24[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/current_block_4_s22/F</td>
</tr>
<tr>
<td>4.934</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[3][A]</td>
<td>lvds_video_top_inst/u_gray/current_block_4_s17/I2</td>
</tr>
<tr>
<td>5.504</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C24[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/current_block_4_s17/F</td>
</tr>
<tr>
<td>5.505</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[1][A]</td>
<td>lvds_video_top_inst/u_gray/current_block_4_s9/I3</td>
</tr>
<tr>
<td>5.967</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C24[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/current_block_4_s9/F</td>
</tr>
<tr>
<td>5.969</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[3][B]</td>
<td>lvds_video_top_inst/u_gray/current_block_4_s6/I1</td>
</tr>
<tr>
<td>6.340</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R35C24[3][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/current_block_4_s6/F</td>
</tr>
<tr>
<td>6.591</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C24[1][B]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s24/I1</td>
</tr>
<tr>
<td>7.140</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R37C24[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s24/F</td>
</tr>
<tr>
<td>7.313</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[0][A]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s20/I0</td>
</tr>
<tr>
<td>7.775</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C24[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s20/F</td>
</tr>
<tr>
<td>7.776</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[3][A]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s13/I3</td>
</tr>
<tr>
<td>8.147</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C24[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s13/F</td>
</tr>
<tr>
<td>8.560</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C25[1][A]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s7/I0</td>
</tr>
<tr>
<td>9.077</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C25[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s7/F</td>
</tr>
<tr>
<td>9.490</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C28[3][A]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s3/I3</td>
</tr>
<tr>
<td>9.943</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C28[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s3/F</td>
</tr>
<tr>
<td>11.602</td>
<td>1.659</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C25[0][B]</td>
<td>lvds_video_top_inst/u_gray/data_303_s7/I2</td>
</tr>
<tr>
<td>11.973</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R60C25[0][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/data_303_s7/F</td>
</tr>
<tr>
<td>13.294</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[3][A]</td>
<td>lvds_video_top_inst/u_gray/data_284_s4/I2</td>
</tr>
<tr>
<td>13.665</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C25[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/data_284_s4/F</td>
</tr>
<tr>
<td>14.088</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C27[3][B]</td>
<td>lvds_video_top_inst/u_gray/data_246_s3/I2</td>
</tr>
<tr>
<td>14.658</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R32C27[3][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/data_246_s3/F</td>
</tr>
<tr>
<td>15.879</td>
<td>1.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C34[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_gray/data_246_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C34[0][A]</td>
<td>lvds_video_top_inst/u_gray/data_246_s1/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R57C34[0][A]</td>
<td>lvds_video_top_inst/u_gray/data_246_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.637, 42.454%; route: 7.409, 55.798%; tC2Q: 0.232, 1.747%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.874</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/u_get_pixel/column_cnt_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/u_gray/data_336_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C44[0][A]</td>
<td>lvds_video_top_inst/u_get_pixel/column_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R30C44[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_get_pixel/column_cnt_0_s3/Q</td>
</tr>
<tr>
<td>4.363</td>
<td>1.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C24[1][B]</td>
<td>lvds_video_top_inst/u_gray/current_block_4_s22/I3</td>
</tr>
<tr>
<td>4.933</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C24[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/current_block_4_s22/F</td>
</tr>
<tr>
<td>4.934</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[3][A]</td>
<td>lvds_video_top_inst/u_gray/current_block_4_s17/I2</td>
</tr>
<tr>
<td>5.504</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C24[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/current_block_4_s17/F</td>
</tr>
<tr>
<td>5.505</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[1][A]</td>
<td>lvds_video_top_inst/u_gray/current_block_4_s9/I3</td>
</tr>
<tr>
<td>5.967</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C24[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/current_block_4_s9/F</td>
</tr>
<tr>
<td>5.969</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[3][B]</td>
<td>lvds_video_top_inst/u_gray/current_block_4_s6/I1</td>
</tr>
<tr>
<td>6.340</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R35C24[3][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/current_block_4_s6/F</td>
</tr>
<tr>
<td>6.591</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C24[1][B]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s24/I1</td>
</tr>
<tr>
<td>7.140</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R37C24[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s24/F</td>
</tr>
<tr>
<td>7.313</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[0][A]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s20/I0</td>
</tr>
<tr>
<td>7.775</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C24[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s20/F</td>
</tr>
<tr>
<td>7.776</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[3][A]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s13/I3</td>
</tr>
<tr>
<td>8.147</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C24[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s13/F</td>
</tr>
<tr>
<td>8.560</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C25[1][A]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s7/I0</td>
</tr>
<tr>
<td>9.077</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C25[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s7/F</td>
</tr>
<tr>
<td>9.490</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C28[3][A]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s3/I3</td>
</tr>
<tr>
<td>9.943</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C28[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s3/F</td>
</tr>
<tr>
<td>11.602</td>
<td>1.659</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C25[1][A]</td>
<td>lvds_video_top_inst/u_gray/data_455_s7/I2</td>
</tr>
<tr>
<td>12.172</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R60C25[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/data_455_s7/F</td>
</tr>
<tr>
<td>12.348</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C26[1][B]</td>
<td>lvds_video_top_inst/u_gray/data_379_s4/I2</td>
</tr>
<tr>
<td>12.903</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R60C26[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/data_379_s4/F</td>
</tr>
<tr>
<td>14.531</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C26[3][A]</td>
<td>lvds_video_top_inst/u_gray/data_341_s3/I2</td>
</tr>
<tr>
<td>15.080</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R34C26[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/data_341_s3/F</td>
</tr>
<tr>
<td>15.874</td>
<td>0.794</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R28C33[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_gray/data_336_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R28C33[1][A]</td>
<td>lvds_video_top_inst/u_gray/data_336_s1/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R28C33[1][A]</td>
<td>lvds_video_top_inst/u_gray/data_336_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.999, 45.196%; route: 7.042, 53.056%; tC2Q: 0.232, 1.748%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.842</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/u_get_pixel/column_cnt_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/u_gray/data_332_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C44[0][A]</td>
<td>lvds_video_top_inst/u_get_pixel/column_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R30C44[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_get_pixel/column_cnt_0_s3/Q</td>
</tr>
<tr>
<td>4.363</td>
<td>1.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C24[1][B]</td>
<td>lvds_video_top_inst/u_gray/current_block_4_s22/I3</td>
</tr>
<tr>
<td>4.933</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C24[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/current_block_4_s22/F</td>
</tr>
<tr>
<td>4.934</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[3][A]</td>
<td>lvds_video_top_inst/u_gray/current_block_4_s17/I2</td>
</tr>
<tr>
<td>5.504</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C24[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/current_block_4_s17/F</td>
</tr>
<tr>
<td>5.505</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[1][A]</td>
<td>lvds_video_top_inst/u_gray/current_block_4_s9/I3</td>
</tr>
<tr>
<td>5.967</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C24[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/current_block_4_s9/F</td>
</tr>
<tr>
<td>5.969</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[3][B]</td>
<td>lvds_video_top_inst/u_gray/current_block_4_s6/I1</td>
</tr>
<tr>
<td>6.340</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R35C24[3][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/current_block_4_s6/F</td>
</tr>
<tr>
<td>6.591</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C24[1][B]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s24/I1</td>
</tr>
<tr>
<td>7.140</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R37C24[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s24/F</td>
</tr>
<tr>
<td>7.313</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[0][A]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s20/I0</td>
</tr>
<tr>
<td>7.775</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C24[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s20/F</td>
</tr>
<tr>
<td>7.776</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[3][A]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s13/I3</td>
</tr>
<tr>
<td>8.147</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C24[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s13/F</td>
</tr>
<tr>
<td>8.560</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C25[1][A]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s7/I0</td>
</tr>
<tr>
<td>9.077</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C25[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s7/F</td>
</tr>
<tr>
<td>9.490</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C28[3][A]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s3/I3</td>
</tr>
<tr>
<td>9.943</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C28[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s3/F</td>
</tr>
<tr>
<td>11.602</td>
<td>1.659</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C25[1][A]</td>
<td>lvds_video_top_inst/u_gray/data_455_s7/I2</td>
</tr>
<tr>
<td>12.172</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R60C25[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/data_455_s7/F</td>
</tr>
<tr>
<td>12.348</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C26[1][B]</td>
<td>lvds_video_top_inst/u_gray/data_379_s4/I2</td>
</tr>
<tr>
<td>12.903</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R60C26[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/data_379_s4/F</td>
</tr>
<tr>
<td>14.531</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C26[3][A]</td>
<td>lvds_video_top_inst/u_gray/data_341_s3/I2</td>
</tr>
<tr>
<td>15.080</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R34C26[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/data_341_s3/F</td>
</tr>
<tr>
<td>15.842</td>
<td>0.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C31[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_gray/data_332_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C31[0][A]</td>
<td>lvds_video_top_inst/u_gray/data_332_s1/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C31[0][A]</td>
<td>lvds_video_top_inst/u_gray/data_332_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.999, 45.306%; route: 7.010, 52.942%; tC2Q: 0.232, 1.752%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.322</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.841</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/u_get_pixel/column_cnt_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/u_gray/data_360_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C44[0][A]</td>
<td>lvds_video_top_inst/u_get_pixel/column_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R30C44[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_get_pixel/column_cnt_0_s3/Q</td>
</tr>
<tr>
<td>4.363</td>
<td>1.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C24[1][B]</td>
<td>lvds_video_top_inst/u_gray/current_block_4_s22/I3</td>
</tr>
<tr>
<td>4.933</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C24[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/current_block_4_s22/F</td>
</tr>
<tr>
<td>4.934</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[3][A]</td>
<td>lvds_video_top_inst/u_gray/current_block_4_s17/I2</td>
</tr>
<tr>
<td>5.504</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C24[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/current_block_4_s17/F</td>
</tr>
<tr>
<td>5.505</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[1][A]</td>
<td>lvds_video_top_inst/u_gray/current_block_4_s9/I3</td>
</tr>
<tr>
<td>5.967</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C24[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/current_block_4_s9/F</td>
</tr>
<tr>
<td>5.969</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[3][B]</td>
<td>lvds_video_top_inst/u_gray/current_block_4_s6/I1</td>
</tr>
<tr>
<td>6.340</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R35C24[3][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/current_block_4_s6/F</td>
</tr>
<tr>
<td>6.591</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C24[1][B]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s24/I1</td>
</tr>
<tr>
<td>7.140</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R37C24[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s24/F</td>
</tr>
<tr>
<td>7.313</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[0][A]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s20/I0</td>
</tr>
<tr>
<td>7.775</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C24[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s20/F</td>
</tr>
<tr>
<td>7.776</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[3][A]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s13/I3</td>
</tr>
<tr>
<td>8.147</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C24[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s13/F</td>
</tr>
<tr>
<td>8.560</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C25[1][A]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s7/I0</td>
</tr>
<tr>
<td>9.077</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C25[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s7/F</td>
</tr>
<tr>
<td>9.490</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C28[3][A]</td>
<td>lvds_video_top_inst/u_gray/temp_data_15_s3/I3</td>
</tr>
<tr>
<td>9.943</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C28[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/temp_data_15_s3/F</td>
</tr>
<tr>
<td>11.602</td>
<td>1.659</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C25[1][A]</td>
<td>lvds_video_top_inst/u_gray/data_455_s7/I2</td>
</tr>
<tr>
<td>12.172</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R60C25[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/data_455_s7/F</td>
</tr>
<tr>
<td>12.348</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C26[1][B]</td>
<td>lvds_video_top_inst/u_gray/data_379_s4/I2</td>
</tr>
<tr>
<td>12.903</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R60C26[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/data_379_s4/F</td>
</tr>
<tr>
<td>14.309</td>
<td>1.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C26[3][A]</td>
<td>lvds_video_top_inst/u_gray/data_360_s3/I2</td>
</tr>
<tr>
<td>14.879</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R35C26[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_gray/data_360_s3/F</td>
</tr>
<tr>
<td>15.841</td>
<td>0.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C28[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_gray/data_360_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C28[1][A]</td>
<td>lvds_video_top_inst/u_gray/data_360_s1/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C28[1][A]</td>
<td>lvds_video_top_inst/u_gray/data_360_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.020, 45.467%; route: 6.988, 52.780%; tC2Q: 0.232, 1.752%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.356</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/u_filter/center_0_s426</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/u_filter/compare_data_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[0][B]</td>
<td>lvds_video_top_inst/u_filter/center_0_s426/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>287</td>
<td>R29C48[0][B]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/center_0_s426/Q</td>
</tr>
<tr>
<td>4.257</td>
<td>1.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C41[0][A]</td>
<td>lvds_video_top_inst/u_filter/right_0_s142/I0</td>
</tr>
<tr>
<td>4.628</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>184</td>
<td>R25C41[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/right_0_s142/F</td>
</tr>
<tr>
<td>10.953</td>
<td>6.325</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R50C78</td>
<td>lvds_video_top_inst/u_filter/gray_ram_gray_ram_22_3_s1/RAD[0]</td>
</tr>
<tr>
<td>11.470</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C78</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_gray_ram_22_3_s1/DO[1]</td>
</tr>
<tr>
<td>12.591</td>
<td>1.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C63[2][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_403_G[0]_s58/I0</td>
</tr>
<tr>
<td>12.962</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C63[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_403_G[0]_s58/F</td>
</tr>
<tr>
<td>12.962</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C63[2][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_403_G[0]_s28/I1</td>
</tr>
<tr>
<td>13.065</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C63[2][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_403_G[0]_s28/O</td>
</tr>
<tr>
<td>13.065</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C63[2][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_403_G[0]_s13/I1</td>
</tr>
<tr>
<td>13.168</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C63[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_403_G[0]_s13/O</td>
</tr>
<tr>
<td>13.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C63[1][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_403_G[0]_s6/I0</td>
</tr>
<tr>
<td>13.271</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C63[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_403_G[0]_s6/O</td>
</tr>
<tr>
<td>14.774</td>
<td>1.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C48[0][B]</td>
<td>lvds_video_top_inst/u_filter/n195_s22/I1</td>
</tr>
<tr>
<td>15.236</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C48[0][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n195_s22/F</td>
</tr>
<tr>
<td>15.237</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td>lvds_video_top_inst/u_filter/n195_s21/I2</td>
</tr>
<tr>
<td>15.807</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n195_s21/F</td>
</tr>
<tr>
<td>15.807</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/compare_data_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td>lvds_video_top_inst/u_filter/compare_data_13_s0/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C48[1][A]</td>
<td>lvds_video_top_inst/u_filter/compare_data_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.600, 19.688%; route: 10.374, 78.555%; tC2Q: 0.232, 1.757%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.056</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.575</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>16.519</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>16.519</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT56[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>19.418</td>
<td>4.821</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>19.507</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT56[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/FCLK</td>
</tr>
<tr>
<td>19.542</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td>19.575</td>
<td>0.033</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT56[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.988</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.049</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.922</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>1.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT56[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>4.821</td>
<td>4.821</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>4.905</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT56[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/FCLK</td>
</tr>
<tr>
<td>4.940</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td>4.971</td>
<td>0.031</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT56[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.983</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.874</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.940</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C33[2][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R37C33[2][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/Q</td>
</tr>
<tr>
<td>3.067</td>
<td>1.024</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT42[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>4.821</td>
<td>4.821</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>4.905</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT42[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0/FCLK</td>
</tr>
<tr>
<td>4.940</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0</td>
</tr>
<tr>
<td>4.940</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT42[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.065</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.024, 83.524%; tC2Q: 0.202, 16.476%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.858</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.082</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.940</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C33[2][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R37C33[2][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/Q</td>
</tr>
<tr>
<td>3.082</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT24[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>4.821</td>
<td>4.821</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>4.905</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT24[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2/FCLK</td>
</tr>
<tr>
<td>4.940</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2</td>
</tr>
<tr>
<td>4.940</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT24[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.065</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.040, 83.730%; tC2Q: 0.202, 16.269%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.856</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.940</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C33[2][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R37C33[2][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/Q</td>
</tr>
<tr>
<td>3.084</td>
<td>1.042</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT40[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>4.821</td>
<td>4.821</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>4.905</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT40[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1/FCLK</td>
</tr>
<tr>
<td>4.940</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1</td>
</tr>
<tr>
<td>4.940</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT40[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.065</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.042, 83.760%; tC2Q: 0.202, 16.240%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.727</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.214</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.940</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C33[2][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R37C33[2][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/Q</td>
</tr>
<tr>
<td>3.214</td>
<td>1.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT18[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>4.821</td>
<td>4.821</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>4.905</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT18[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3/FCLK</td>
</tr>
<tr>
<td>4.940</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3</td>
</tr>
<tr>
<td>4.940</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT18[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.065</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.171, 85.288%; tC2Q: 0.202, 14.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.940</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C33[2][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R37C33[2][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/Q</td>
</tr>
<tr>
<td>3.383</td>
<td>1.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT56[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>4.821</td>
<td>4.821</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>4.905</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT56[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/FCLK</td>
</tr>
<tr>
<td>4.940</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td>4.940</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT56[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.065</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.340, 86.903%; tC2Q: 0.202, 13.097%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.177</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.851</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/u_gray/group_column_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/u_filter/gray_ram_gray_ram_7_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C28[0][A]</td>
<td>lvds_video_top_inst/u_gray/group_column_2_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>487</td>
<td>R57C28[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_gray/group_column_2_s0/Q</td>
</tr>
<tr>
<td>2.177</td>
<td>0.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C28</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/gray_ram_gray_ram_7_3_s0/WAD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C28</td>
<td>lvds_video_top_inst/u_filter/gray_ram_gray_ram_7_3_s0/CLK</td>
</tr>
<tr>
<td>1.851</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C28</td>
<td>lvds_video_top_inst/u_filter/gray_ram_gray_ram_7_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.134, 39.901%; tC2Q: 0.202, 60.099%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.591</td>
</tr>
<tr>
<td class="label">From</td>
<td>MiniLED_driver_inst/u2/sram_top_ins/addrb_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>MiniLED_driver_inst/u2/sram_top_ins/prom/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.962</td>
<td>3.962</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.473</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C65[0][A]</td>
<td>MiniLED_driver_inst/u2/sram_top_ins/addrb_5_s1/CLK</td>
</tr>
<tr>
<td>5.675</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R52C65[0][A]</td>
<td style=" font-weight:bold;">MiniLED_driver_inst/u2/sram_top_ins/addrb_5_s1/Q</td>
</tr>
<tr>
<td>5.928</td>
<td>0.253</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R54[21]</td>
<td style=" font-weight:bold;">MiniLED_driver_inst/u2/sram_top_ins/prom/prom_inst_0/AD[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.962</td>
<td>3.962</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.473</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R54[21]</td>
<td>MiniLED_driver_inst/u2/sram_top_ins/prom/prom_inst_0/CLK</td>
</tr>
<tr>
<td>5.591</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R54[21]</td>
<td>MiniLED_driver_inst/u2/sram_top_ins/prom/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.253, 55.591%; tC2Q: 0.202, 44.409%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.591</td>
</tr>
<tr>
<td class="label">From</td>
<td>MiniLED_driver_inst/u2/sram_top_ins/addrb_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>MiniLED_driver_inst/u2/sram_top_ins/prom/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.962</td>
<td>3.962</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.473</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C65[1][A]</td>
<td>MiniLED_driver_inst/u2/sram_top_ins/addrb_3_s1/CLK</td>
</tr>
<tr>
<td>5.675</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R52C65[1][A]</td>
<td style=" font-weight:bold;">MiniLED_driver_inst/u2/sram_top_ins/addrb_3_s1/Q</td>
</tr>
<tr>
<td>5.928</td>
<td>0.253</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R54[21]</td>
<td style=" font-weight:bold;">MiniLED_driver_inst/u2/sram_top_ins/prom/prom_inst_0/AD[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.962</td>
<td>3.962</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.473</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R54[21]</td>
<td>MiniLED_driver_inst/u2/sram_top_ins/prom/prom_inst_0/CLK</td>
</tr>
<tr>
<td>5.591</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R54[21]</td>
<td>MiniLED_driver_inst/u2/sram_top_ins/prom/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.253, 55.591%; tC2Q: 0.202, 44.409%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.851</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/u_gray/group_column_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/u_filter/gray_ram_gray_ram_7_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C28[0][A]</td>
<td>lvds_video_top_inst/u_gray/group_column_2_s0/CLK</td>
</tr>
<tr>
<td>2.042</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>487</td>
<td>R57C28[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_gray/group_column_2_s0/Q</td>
</tr>
<tr>
<td>2.188</td>
<td>0.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C28</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/gray_ram_gray_ram_7_2_s0/WAD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C28</td>
<td>lvds_video_top_inst/u_filter/gray_ram_gray_ram_7_2_s0/CLK</td>
</tr>
<tr>
<td>1.851</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R58C28</td>
<td>lvds_video_top_inst/u_filter/gray_ram_gray_ram_7_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.146, 42.116%; tC2Q: 0.201, 57.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.607</td>
</tr>
<tr>
<td class="label">From</td>
<td>MiniLED_driver_inst/u1/wtaddr_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>MiniLED_driver_inst/u2/sram_top_ins/sdpb/sdpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.978</td>
<td>3.978</td>
<td>tCL</td>
<td>RR</td>
<td>356</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.489</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C64[2][B]</td>
<td>MiniLED_driver_inst/u1/wtaddr_0_s1/CLK</td>
</tr>
<tr>
<td>5.691</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R46C64[2][B]</td>
<td style=" font-weight:bold;">MiniLED_driver_inst/u1/wtaddr_0_s1/Q</td>
</tr>
<tr>
<td>5.969</td>
<td>0.277</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R54[20]</td>
<td style=" font-weight:bold;">MiniLED_driver_inst/u2/sram_top_ins/sdpb/sdpb_inst_0/ADA[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.978</td>
<td>3.978</td>
<td>tCL</td>
<td>RR</td>
<td>356</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.489</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R54[20]</td>
<td>MiniLED_driver_inst/u2/sram_top_ins/sdpb/sdpb_inst_0/CLKA</td>
</tr>
<tr>
<td>5.607</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R54[20]</td>
<td>MiniLED_driver_inst/u2/sram_top_ins/sdpb/sdpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.277, 57.861%; tC2Q: 0.202, 42.139%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.266</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.842</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C34[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_2_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R37C34[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_2_s0/Q</td>
</tr>
<tr>
<td>4.034</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R37C34[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/n143_s/I1</td>
</tr>
<tr>
<td>4.266</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R37C34[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/n143_s/SUM</td>
</tr>
<tr>
<td>4.266</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C34[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C34[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_2_s0/CLK</td>
</tr>
<tr>
<td>3.842</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C34[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.266</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.842</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C35[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_6_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R37C35[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_6_s0/Q</td>
</tr>
<tr>
<td>4.034</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R37C35[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/n139_s/I1</td>
</tr>
<tr>
<td>4.266</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R37C35[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/n139_s/SUM</td>
</tr>
<tr>
<td>4.266</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C35[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C35[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_6_s0/CLK</td>
</tr>
<tr>
<td>3.842</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C35[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.266</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.842</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C35[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_8_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R37C35[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_8_s0/Q</td>
</tr>
<tr>
<td>4.034</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R37C35[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/n137_s/I1</td>
</tr>
<tr>
<td>4.266</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R37C35[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/n137_s/SUM</td>
</tr>
<tr>
<td>4.266</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C35[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C35[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_8_s0/CLK</td>
</tr>
<tr>
<td>3.842</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C35[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.266</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.842</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C36[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_12_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R37C36[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_12_s0/Q</td>
</tr>
<tr>
<td>4.034</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R37C36[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/n133_s/I1</td>
</tr>
<tr>
<td>4.266</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R37C36[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/n133_s/SUM</td>
</tr>
<tr>
<td>4.266</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C36[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C36[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_12_s0/CLK</td>
</tr>
<tr>
<td>3.842</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C36[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.266</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.842</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C36[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_14_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R37C36[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_14_s0/Q</td>
</tr>
<tr>
<td>4.034</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R37C36[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/n131_s/I1</td>
</tr>
<tr>
<td>4.266</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R37C36[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/n131_s/SUM</td>
</tr>
<tr>
<td>4.266</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C36[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C36[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_14_s0/CLK</td>
</tr>
<tr>
<td>3.842</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C36[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.500</td>
</tr>
<tr>
<td class="label">From</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/state_cnt_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/state_cnt_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.978</td>
<td>3.978</td>
<td>tCL</td>
<td>RR</td>
<td>356</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.489</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C64[1][A]</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/state_cnt_6_s1/CLK</td>
</tr>
<tr>
<td>5.691</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R30C64[1][A]</td>
<td style=" font-weight:bold;">MiniLED_driver_inst/u3/SPI7001_ins/state_cnt_6_s1/Q</td>
</tr>
<tr>
<td>5.694</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C64[1][A]</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/n2077_s14/I2</td>
</tr>
<tr>
<td>5.926</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C64[1][A]</td>
<td style=" background: #97FFFF;">MiniLED_driver_inst/u3/SPI7001_ins/n2077_s14/F</td>
</tr>
<tr>
<td>5.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C64[1][A]</td>
<td style=" font-weight:bold;">MiniLED_driver_inst/u3/SPI7001_ins/state_cnt_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.978</td>
<td>3.978</td>
<td>tCL</td>
<td>RR</td>
<td>356</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.489</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C64[1][A]</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/state_cnt_6_s1/CLK</td>
</tr>
<tr>
<td>5.500</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C64[1][A]</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/state_cnt_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.500</td>
</tr>
<tr>
<td class="label">From</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/latch_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/latch_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.978</td>
<td>3.978</td>
<td>tCL</td>
<td>RR</td>
<td>356</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.489</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C65[0][A]</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/latch_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>5.691</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R33C65[0][A]</td>
<td style=" font-weight:bold;">MiniLED_driver_inst/u3/SPI7001_ins/latch_cnt_2_s0/Q</td>
</tr>
<tr>
<td>5.694</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C65[0][A]</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/n1666_s8/I2</td>
</tr>
<tr>
<td>5.926</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C65[0][A]</td>
<td style=" background: #97FFFF;">MiniLED_driver_inst/u3/SPI7001_ins/n1666_s8/F</td>
</tr>
<tr>
<td>5.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C65[0][A]</td>
<td style=" font-weight:bold;">MiniLED_driver_inst/u3/SPI7001_ins/latch_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.978</td>
<td>3.978</td>
<td>tCL</td>
<td>RR</td>
<td>356</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.489</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C65[0][A]</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/latch_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>5.500</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C65[0][A]</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/latch_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.500</td>
</tr>
<tr>
<td class="label">From</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/latch_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/latch_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.978</td>
<td>3.978</td>
<td>tCL</td>
<td>RR</td>
<td>356</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.489</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C67[0][A]</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/latch_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>5.691</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R33C67[0][A]</td>
<td style=" font-weight:bold;">MiniLED_driver_inst/u3/SPI7001_ins/latch_cnt_4_s0/Q</td>
</tr>
<tr>
<td>5.694</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C67[0][A]</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/n1662_s8/I2</td>
</tr>
<tr>
<td>5.926</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C67[0][A]</td>
<td style=" background: #97FFFF;">MiniLED_driver_inst/u3/SPI7001_ins/n1662_s8/F</td>
</tr>
<tr>
<td>5.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C67[0][A]</td>
<td style=" font-weight:bold;">MiniLED_driver_inst/u3/SPI7001_ins/latch_cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.978</td>
<td>3.978</td>
<td>tCL</td>
<td>RR</td>
<td>356</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.489</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C67[0][A]</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/latch_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>5.500</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C67[0][A]</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/latch_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.500</td>
</tr>
<tr>
<td class="label">From</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/latch_cnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/latch_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.978</td>
<td>3.978</td>
<td>tCL</td>
<td>RR</td>
<td>356</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.489</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C66[1][A]</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/latch_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>5.691</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R33C66[1][A]</td>
<td style=" font-weight:bold;">MiniLED_driver_inst/u3/SPI7001_ins/latch_cnt_5_s0/Q</td>
</tr>
<tr>
<td>5.694</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C66[1][A]</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/n1660_s8/I0</td>
</tr>
<tr>
<td>5.926</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C66[1][A]</td>
<td style=" background: #97FFFF;">MiniLED_driver_inst/u3/SPI7001_ins/n1660_s8/F</td>
</tr>
<tr>
<td>5.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C66[1][A]</td>
<td style=" font-weight:bold;">MiniLED_driver_inst/u3/SPI7001_ins/latch_cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.978</td>
<td>3.978</td>
<td>tCL</td>
<td>RR</td>
<td>356</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.489</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C66[1][A]</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/latch_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>5.500</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C66[1][A]</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/latch_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.500</td>
</tr>
<tr>
<td class="label">From</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/le48_reg_47_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/le48_reg_47_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.978</td>
<td>3.978</td>
<td>tCL</td>
<td>RR</td>
<td>356</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.489</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C68[1][A]</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/le48_reg_47_s0/CLK</td>
</tr>
<tr>
<td>5.691</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R30C68[1][A]</td>
<td style=" font-weight:bold;">MiniLED_driver_inst/u3/SPI7001_ins/le48_reg_47_s0/Q</td>
</tr>
<tr>
<td>5.694</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C68[1][A]</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/n1448_s7/I1</td>
</tr>
<tr>
<td>5.926</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C68[1][A]</td>
<td style=" background: #97FFFF;">MiniLED_driver_inst/u3/SPI7001_ins/n1448_s7/F</td>
</tr>
<tr>
<td>5.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C68[1][A]</td>
<td style=" font-weight:bold;">MiniLED_driver_inst/u3/SPI7001_ins/le48_reg_47_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.978</td>
<td>3.978</td>
<td>tCL</td>
<td>RR</td>
<td>356</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.489</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C68[1][A]</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/le48_reg_47_s0/CLK</td>
</tr>
<tr>
<td>5.500</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C68[1][A]</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/le48_reg_47_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.910</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.484</td>
</tr>
<tr>
<td class="label">From</td>
<td>MiniLED_driver_inst/u2/sram_top_ins/data96_send_4_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>MiniLED_driver_inst/u2/sram_top_ins/data96_send_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.962</td>
<td>3.962</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.473</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C64[1][A]</td>
<td>MiniLED_driver_inst/u2/sram_top_ins/data96_send_4_s3/CLK</td>
</tr>
<tr>
<td>5.675</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R51C64[1][A]</td>
<td style=" font-weight:bold;">MiniLED_driver_inst/u2/sram_top_ins/data96_send_4_s3/Q</td>
</tr>
<tr>
<td>5.678</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C64[1][A]</td>
<td>MiniLED_driver_inst/u2/sram_top_ins/n633_s3/I2</td>
</tr>
<tr>
<td>5.910</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R51C64[1][A]</td>
<td style=" background: #97FFFF;">MiniLED_driver_inst/u2/sram_top_ins/n633_s3/F</td>
</tr>
<tr>
<td>5.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C64[1][A]</td>
<td style=" font-weight:bold;">MiniLED_driver_inst/u2/sram_top_ins/data96_send_4_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.962</td>
<td>3.962</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.473</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C64[1][A]</td>
<td>MiniLED_driver_inst/u2/sram_top_ins/data96_send_4_s3/CLK</td>
</tr>
<tr>
<td>5.484</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C64[1][A]</td>
<td>MiniLED_driver_inst/u2/sram_top_ins/data96_send_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.910</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.484</td>
</tr>
<tr>
<td class="label">From</td>
<td>MiniLED_driver_inst/u2/sram_top_ins/data96_send_6_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>MiniLED_driver_inst/u2/sram_top_ins/data96_send_6_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.962</td>
<td>3.962</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.473</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C68[0][A]</td>
<td>MiniLED_driver_inst/u2/sram_top_ins/data96_send_6_s3/CLK</td>
</tr>
<tr>
<td>5.675</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R52C68[0][A]</td>
<td style=" font-weight:bold;">MiniLED_driver_inst/u2/sram_top_ins/data96_send_6_s3/Q</td>
</tr>
<tr>
<td>5.678</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C68[0][A]</td>
<td>MiniLED_driver_inst/u2/sram_top_ins/n631_s3/I2</td>
</tr>
<tr>
<td>5.910</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R52C68[0][A]</td>
<td style=" background: #97FFFF;">MiniLED_driver_inst/u2/sram_top_ins/n631_s3/F</td>
</tr>
<tr>
<td>5.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C68[0][A]</td>
<td style=" font-weight:bold;">MiniLED_driver_inst/u2/sram_top_ins/data96_send_6_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.962</td>
<td>3.962</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.473</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C68[0][A]</td>
<td>MiniLED_driver_inst/u2/sram_top_ins/data96_send_6_s3/CLK</td>
</tr>
<tr>
<td>5.484</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C68[0][A]</td>
<td>MiniLED_driver_inst/u2/sram_top_ins/data96_send_6_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.910</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.484</td>
</tr>
<tr>
<td class="label">From</td>
<td>MiniLED_driver_inst/u2/sram_top_ins/data96_send_7_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>MiniLED_driver_inst/u2/sram_top_ins/data96_send_7_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.962</td>
<td>3.962</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.473</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C68[1][A]</td>
<td>MiniLED_driver_inst/u2/sram_top_ins/data96_send_7_s3/CLK</td>
</tr>
<tr>
<td>5.675</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R52C68[1][A]</td>
<td style=" font-weight:bold;">MiniLED_driver_inst/u2/sram_top_ins/data96_send_7_s3/Q</td>
</tr>
<tr>
<td>5.678</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C68[1][A]</td>
<td>MiniLED_driver_inst/u2/sram_top_ins/n630_s3/I2</td>
</tr>
<tr>
<td>5.910</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R52C68[1][A]</td>
<td style=" background: #97FFFF;">MiniLED_driver_inst/u2/sram_top_ins/n630_s3/F</td>
</tr>
<tr>
<td>5.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C68[1][A]</td>
<td style=" font-weight:bold;">MiniLED_driver_inst/u2/sram_top_ins/data96_send_7_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.962</td>
<td>3.962</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.473</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C68[1][A]</td>
<td>MiniLED_driver_inst/u2/sram_top_ins/data96_send_7_s3/CLK</td>
</tr>
<tr>
<td>5.484</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C68[1][A]</td>
<td>MiniLED_driver_inst/u2/sram_top_ins/data96_send_7_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.070</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.883</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.813</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>17.198</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>20.011</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C32[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>20.243</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R38C32[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>22.383</td>
<td>2.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C46[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/n58_s2/I0</td>
</tr>
<tr>
<td>22.710</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C46[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/n58_s2/F</td>
</tr>
<tr>
<td>22.883</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>TOPSIDE[0]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/RESETN</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.682</td>
<td>16.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>21.503</td>
<td>4.821</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>21.878</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/HCLKIN</td>
</tr>
<tr>
<td>21.843</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC</td>
</tr>
<tr>
<td>21.813</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.218</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.085</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 11.387%; route: 2.313, 80.534%; tC2Q: 0.232, 8.079%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.375, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.675</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.141</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.465</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>17.198</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>20.011</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C32[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>20.243</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R38C32[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>22.141</td>
<td>1.897</td>
<td>tNET</td>
<td>FF</td>
<td>7</td>
<td>IOT42[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.682</td>
<td>16.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>21.503</td>
<td>4.821</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>21.617</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT42[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0/FCLK</td>
</tr>
<tr>
<td>21.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0</td>
</tr>
<tr>
<td>21.465</td>
<td>-0.117</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT42[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.479</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.085</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.897, 89.105%; tC2Q: 0.232, 10.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.675</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.141</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.465</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>17.198</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>20.011</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C32[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>20.243</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R38C32[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>22.141</td>
<td>1.897</td>
<td>tNET</td>
<td>FF</td>
<td>7</td>
<td>IOT40[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.682</td>
<td>16.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>21.503</td>
<td>4.821</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>21.617</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT40[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1/FCLK</td>
</tr>
<tr>
<td>21.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1</td>
</tr>
<tr>
<td>21.465</td>
<td>-0.117</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT40[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.479</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.085</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.897, 89.105%; tC2Q: 0.232, 10.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.675</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.141</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.465</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>17.198</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>20.011</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C32[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>20.243</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R38C32[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>22.141</td>
<td>1.897</td>
<td>tNET</td>
<td>FF</td>
<td>7</td>
<td>IOT24[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.682</td>
<td>16.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>21.503</td>
<td>4.821</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>21.617</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT24[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2/FCLK</td>
</tr>
<tr>
<td>21.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2</td>
</tr>
<tr>
<td>21.465</td>
<td>-0.117</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT24[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.479</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.085</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.897, 89.105%; tC2Q: 0.232, 10.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.675</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.141</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.465</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>17.198</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>20.011</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C32[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>20.243</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R38C32[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>22.141</td>
<td>1.897</td>
<td>tNET</td>
<td>FF</td>
<td>7</td>
<td>IOT18[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.682</td>
<td>16.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>21.503</td>
<td>4.821</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>21.617</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT18[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3/FCLK</td>
</tr>
<tr>
<td>21.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3</td>
</tr>
<tr>
<td>21.465</td>
<td>-0.117</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT18[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.479</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.085</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.897, 89.105%; tC2Q: 0.232, 10.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.675</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.141</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.465</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>17.198</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>20.011</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C32[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>20.243</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R38C32[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>22.141</td>
<td>1.897</td>
<td>tNET</td>
<td>FF</td>
<td>7</td>
<td>IOT56[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.682</td>
<td>16.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>21.503</td>
<td>4.821</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>21.617</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT56[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/FCLK</td>
</tr>
<tr>
<td>21.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td>21.465</td>
<td>-0.117</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT56[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.479</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.085</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.897, 89.105%; tC2Q: 0.232, 10.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.667</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.877</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>5.414</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C32[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>5.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R38C32[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>7.544</td>
<td>1.897</td>
<td>tNET</td>
<td>FF</td>
<td>7</td>
<td>IOT42[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.085</td>
<td>2.085</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.085</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>6.906</td>
<td>4.821</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>7.027</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT42[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0/FCLK</td>
</tr>
<tr>
<td>6.992</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0</td>
</tr>
<tr>
<td>6.877</td>
<td>-0.115</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT42[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.473</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.085</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.897, 89.105%; tC2Q: 0.232, 10.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.667</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.877</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>5.414</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C32[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>5.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R38C32[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>7.544</td>
<td>1.897</td>
<td>tNET</td>
<td>FF</td>
<td>7</td>
<td>IOT40[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.085</td>
<td>2.085</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.085</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>6.906</td>
<td>4.821</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>7.027</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT40[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1/FCLK</td>
</tr>
<tr>
<td>6.992</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1</td>
</tr>
<tr>
<td>6.877</td>
<td>-0.115</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT40[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.473</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.085</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.897, 89.105%; tC2Q: 0.232, 10.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.667</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.877</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>5.414</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C32[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>5.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R38C32[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>7.544</td>
<td>1.897</td>
<td>tNET</td>
<td>FF</td>
<td>7</td>
<td>IOT24[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.085</td>
<td>2.085</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.085</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>6.906</td>
<td>4.821</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>7.027</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT24[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2/FCLK</td>
</tr>
<tr>
<td>6.992</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2</td>
</tr>
<tr>
<td>6.877</td>
<td>-0.115</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT24[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.473</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.085</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.897, 89.105%; tC2Q: 0.232, 10.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.667</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.877</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>5.414</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C32[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>5.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R38C32[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>7.544</td>
<td>1.897</td>
<td>tNET</td>
<td>FF</td>
<td>7</td>
<td>IOT18[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.085</td>
<td>2.085</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.085</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>6.906</td>
<td>4.821</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>7.027</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT18[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3/FCLK</td>
</tr>
<tr>
<td>6.992</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3</td>
</tr>
<tr>
<td>6.877</td>
<td>-0.115</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT18[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.473</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.085</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.897, 89.105%; tC2Q: 0.232, 10.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.667</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.877</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>5.414</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C32[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>5.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R38C32[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>7.544</td>
<td>1.897</td>
<td>tNET</td>
<td>FF</td>
<td>7</td>
<td>IOT56[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.085</td>
<td>2.085</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.085</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>6.906</td>
<td>4.821</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>7.027</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT56[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/FCLK</td>
</tr>
<tr>
<td>6.992</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td>6.877</td>
<td>-0.115</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT56[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.473</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.085</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.897, 89.105%; tC2Q: 0.232, 10.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.502</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.046</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>5.414</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C32[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>5.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R38C32[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>7.544</td>
<td>1.897</td>
<td>tNET</td>
<td>FF</td>
<td>7</td>
<td>IOT42[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT42[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0/PCLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0</td>
</tr>
<tr>
<td>17.046</td>
<td>-0.117</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT42[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.814</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.897, 89.105%; tC2Q: 0.232, 10.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.502</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.046</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>5.414</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C32[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>5.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R38C32[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>7.544</td>
<td>1.897</td>
<td>tNET</td>
<td>FF</td>
<td>7</td>
<td>IOT40[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT40[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1/PCLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1</td>
</tr>
<tr>
<td>17.046</td>
<td>-0.117</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT40[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.814</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.897, 89.105%; tC2Q: 0.232, 10.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.502</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.046</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>5.414</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C32[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>5.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R38C32[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>7.544</td>
<td>1.897</td>
<td>tNET</td>
<td>FF</td>
<td>7</td>
<td>IOT24[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT24[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2/PCLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2</td>
</tr>
<tr>
<td>17.046</td>
<td>-0.117</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT24[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.814</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.897, 89.105%; tC2Q: 0.232, 10.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.502</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.046</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>5.414</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C32[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>5.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R38C32[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>7.544</td>
<td>1.897</td>
<td>tNET</td>
<td>FF</td>
<td>7</td>
<td>IOT18[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT18[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3/PCLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3</td>
</tr>
<tr>
<td>17.046</td>
<td>-0.117</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT18[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.814</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.897, 89.105%; tC2Q: 0.232, 10.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.502</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.046</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>5.414</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C32[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>5.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R38C32[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>7.544</td>
<td>1.897</td>
<td>tNET</td>
<td>FF</td>
<td>7</td>
<td>IOT56[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT56[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/PCLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td>17.046</td>
<td>-0.117</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT56[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.814</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.897, 89.105%; tC2Q: 0.232, 10.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.584</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.128</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>5.414</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C32[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>5.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R38C32[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>7.544</td>
<td>1.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C33[2][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C33[2][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1</td>
</tr>
<tr>
<td>17.128</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C33[2][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.814</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.897, 89.105%; tC2Q: 0.232, 10.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.584</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.128</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>5.414</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C32[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>5.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R38C32[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>7.544</td>
<td>1.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C33[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C33[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_5_s0/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_5_s0</td>
</tr>
<tr>
<td>17.128</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C33[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.814</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.897, 89.105%; tC2Q: 0.232, 10.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.584</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.128</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/clock_word_lock_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>5.414</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C32[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>5.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R38C32[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>7.544</td>
<td>1.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C33[1][B]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/clock_word_lock_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C33[1][B]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/clock_word_lock_s0/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/clock_word_lock_s0</td>
</tr>
<tr>
<td>17.128</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C33[1][B]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/clock_word_lock_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.814</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.897, 89.105%; tC2Q: 0.232, 10.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.584</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.128</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>5.414</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C32[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>5.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R38C32[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>7.544</td>
<td>1.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C30[2][B]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C30[2][B]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_0_s0/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_0_s0</td>
</tr>
<tr>
<td>17.128</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C30[2][B]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.814</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.897, 89.105%; tC2Q: 0.232, 10.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.584</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.128</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>5.414</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C32[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>5.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R38C32[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>7.544</td>
<td>1.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C30[2][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C30[2][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_1_s0/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_1_s0</td>
</tr>
<tr>
<td>17.128</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C30[2][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.814</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.897, 89.105%; tC2Q: 0.232, 10.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.584</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.128</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>5.414</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C32[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>5.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R38C32[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>7.544</td>
<td>1.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C33[1][B]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C33[1][B]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_2_s0/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_2_s0</td>
</tr>
<tr>
<td>17.128</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C33[1][B]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.814</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.897, 89.105%; tC2Q: 0.232, 10.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.584</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.128</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>5.414</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C32[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>5.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R38C32[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>7.544</td>
<td>1.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C34[1][B]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C34[1][B]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_3_s0/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_3_s0</td>
</tr>
<tr>
<td>17.128</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C34[1][B]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.814</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.897, 89.105%; tC2Q: 0.232, 10.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.584</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.128</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>5.414</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C32[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>5.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R38C32[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>7.544</td>
<td>1.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C33[0][B]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C33[0][B]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_4_s0/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_4_s0</td>
</tr>
<tr>
<td>17.128</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C33[0][B]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.814</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.897, 89.105%; tC2Q: 0.232, 10.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.584</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.128</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_r_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>5.414</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C32[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>5.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R38C32[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>7.544</td>
<td>1.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C31[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_r_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C31[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_r_7_s0/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_r_7_s0</td>
</tr>
<tr>
<td>17.128</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C31[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_r_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.814</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.897, 89.105%; tC2Q: 0.232, 10.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.156</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.811</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.655</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>16.519</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>18.428</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C32[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>18.630</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R38C32[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>19.811</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>7</td>
<td>IOT42[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>19.418</td>
<td>4.821</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>19.507</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT42[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0/FCLK</td>
</tr>
<tr>
<td>19.542</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0</td>
</tr>
<tr>
<td>19.655</td>
<td>0.113</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT42[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.080</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 85.399%; tC2Q: 0.202, 14.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.156</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.811</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.655</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>16.519</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>18.428</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C32[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>18.630</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R38C32[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>19.811</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>7</td>
<td>IOT40[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>19.418</td>
<td>4.821</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>19.507</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT40[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1/FCLK</td>
</tr>
<tr>
<td>19.542</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1</td>
</tr>
<tr>
<td>19.655</td>
<td>0.113</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT40[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.080</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 85.399%; tC2Q: 0.202, 14.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.156</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.811</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.655</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>16.519</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>18.428</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C32[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>18.630</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R38C32[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>19.811</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>7</td>
<td>IOT24[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>19.418</td>
<td>4.821</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>19.507</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT24[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2/FCLK</td>
</tr>
<tr>
<td>19.542</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2</td>
</tr>
<tr>
<td>19.655</td>
<td>0.113</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT24[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.080</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 85.399%; tC2Q: 0.202, 14.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.156</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.811</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.655</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>16.519</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>18.428</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C32[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>18.630</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R38C32[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>19.811</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>7</td>
<td>IOT18[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>19.418</td>
<td>4.821</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>19.507</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT18[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3/FCLK</td>
</tr>
<tr>
<td>19.542</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3</td>
</tr>
<tr>
<td>19.655</td>
<td>0.113</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT18[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.080</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 85.399%; tC2Q: 0.202, 14.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.156</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.811</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.655</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>16.519</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>18.428</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C32[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>18.630</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R38C32[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>19.811</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>7</td>
<td>IOT56[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>19.418</td>
<td>4.821</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>19.507</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT56[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/FCLK</td>
</tr>
<tr>
<td>19.542</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td>19.655</td>
<td>0.113</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT56[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.080</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 85.399%; tC2Q: 0.202, 14.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.214</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.050</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C32[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R38C32[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>5.214</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>7</td>
<td>IOT42[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>4.821</td>
<td>4.821</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>4.905</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT42[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0/FCLK</td>
</tr>
<tr>
<td>4.940</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0</td>
</tr>
<tr>
<td>5.050</td>
<td>0.110</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT42[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 85.399%; tC2Q: 0.202, 14.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.214</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.050</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C32[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R38C32[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>5.214</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>7</td>
<td>IOT40[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>4.821</td>
<td>4.821</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>4.905</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT40[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1/FCLK</td>
</tr>
<tr>
<td>4.940</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1</td>
</tr>
<tr>
<td>5.050</td>
<td>0.110</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT40[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 85.399%; tC2Q: 0.202, 14.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.214</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.050</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C32[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R38C32[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>5.214</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>7</td>
<td>IOT24[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>4.821</td>
<td>4.821</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>4.905</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT24[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2/FCLK</td>
</tr>
<tr>
<td>4.940</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2</td>
</tr>
<tr>
<td>5.050</td>
<td>0.110</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT24[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 85.399%; tC2Q: 0.202, 14.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.214</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.050</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C32[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R38C32[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>5.214</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>7</td>
<td>IOT18[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>4.821</td>
<td>4.821</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>4.905</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT18[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3/FCLK</td>
</tr>
<tr>
<td>4.940</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3</td>
</tr>
<tr>
<td>5.050</td>
<td>0.110</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT18[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 85.399%; tC2Q: 0.202, 14.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.214</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.050</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C32[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R38C32[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>5.214</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>7</td>
<td>IOT56[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>4.821</td>
<td>4.821</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>4.905</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT56[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/FCLK</td>
</tr>
<tr>
<td>4.940</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td>5.050</td>
<td>0.110</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT56[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 85.399%; tC2Q: 0.202, 14.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.151</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C32[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R38C32[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>5.336</td>
<td>1.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C46[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/n58_s2/I0</td>
</tr>
<tr>
<td>5.568</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C46[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/n58_s2/F</td>
</tr>
<tr>
<td>5.690</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>TOPSIDE[0]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/RESETN</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>4.821</td>
<td>4.821</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>5.106</td>
<td>0.285</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/HCLKIN</td>
</tr>
<tr>
<td>5.141</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC</td>
</tr>
<tr>
<td>5.151</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.275</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 12.476%; route: 1.426, 76.662%; tC2Q: 0.202, 10.863%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.285, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.229</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.214</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C32[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R38C32[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>5.214</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>7</td>
<td>IOT42[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT42[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0/PCLK</td>
</tr>
<tr>
<td>1.876</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0</td>
</tr>
<tr>
<td>1.986</td>
<td>0.110</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT42[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.990</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 85.399%; tC2Q: 0.202, 14.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.229</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.214</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C32[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R38C32[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>5.214</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>7</td>
<td>IOT40[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT40[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1/PCLK</td>
</tr>
<tr>
<td>1.876</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1</td>
</tr>
<tr>
<td>1.986</td>
<td>0.110</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT40[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.990</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 85.399%; tC2Q: 0.202, 14.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.229</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.214</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C32[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R38C32[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>5.214</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>7</td>
<td>IOT24[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT24[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2/PCLK</td>
</tr>
<tr>
<td>1.876</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2</td>
</tr>
<tr>
<td>1.986</td>
<td>0.110</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT24[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.990</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 85.399%; tC2Q: 0.202, 14.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.229</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.214</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C32[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R38C32[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>5.214</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>7</td>
<td>IOT18[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT18[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3/PCLK</td>
</tr>
<tr>
<td>1.876</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3</td>
</tr>
<tr>
<td>1.986</td>
<td>0.110</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT18[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.990</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 85.399%; tC2Q: 0.202, 14.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.229</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.214</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C32[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R38C32[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>5.214</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>7</td>
<td>IOT56[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT56[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/PCLK</td>
</tr>
<tr>
<td>1.876</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td>1.986</td>
<td>0.110</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT56[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.990</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 85.399%; tC2Q: 0.202, 14.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.214</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C32[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R38C32[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>5.214</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C33[2][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C33[2][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/CLK</td>
</tr>
<tr>
<td>1.876</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1</td>
</tr>
<tr>
<td>1.887</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C33[2][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.990</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 85.399%; tC2Q: 0.202, 14.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.214</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C32[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R38C32[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>5.214</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C33[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C33[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_5_s0/CLK</td>
</tr>
<tr>
<td>1.876</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_5_s0</td>
</tr>
<tr>
<td>1.887</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C33[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.990</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 85.399%; tC2Q: 0.202, 14.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.214</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/clock_word_lock_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C32[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R38C32[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>5.214</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C33[1][B]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/clock_word_lock_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C33[1][B]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/clock_word_lock_s0/CLK</td>
</tr>
<tr>
<td>1.876</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/clock_word_lock_s0</td>
</tr>
<tr>
<td>1.887</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C33[1][B]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/clock_word_lock_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.990</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 85.399%; tC2Q: 0.202, 14.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.214</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C32[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R38C32[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>5.214</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C30[2][B]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C30[2][B]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_0_s0/CLK</td>
</tr>
<tr>
<td>1.876</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_0_s0</td>
</tr>
<tr>
<td>1.887</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C30[2][B]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.990</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 85.399%; tC2Q: 0.202, 14.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.214</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C32[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R38C32[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>5.214</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C30[2][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C30[2][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_1_s0/CLK</td>
</tr>
<tr>
<td>1.876</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_1_s0</td>
</tr>
<tr>
<td>1.887</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C30[2][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.990</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 85.399%; tC2Q: 0.202, 14.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.214</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C32[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R38C32[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>5.214</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C33[1][B]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C33[1][B]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_2_s0/CLK</td>
</tr>
<tr>
<td>1.876</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_2_s0</td>
</tr>
<tr>
<td>1.887</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C33[1][B]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.990</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 85.399%; tC2Q: 0.202, 14.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.214</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C32[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R38C32[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>5.214</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C34[1][B]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C34[1][B]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_3_s0/CLK</td>
</tr>
<tr>
<td>1.876</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_3_s0</td>
</tr>
<tr>
<td>1.887</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C34[1][B]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.990</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 85.399%; tC2Q: 0.202, 14.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.214</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C32[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R38C32[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>5.214</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C33[0][B]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C33[0][B]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_4_s0/CLK</td>
</tr>
<tr>
<td>1.876</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_4_s0</td>
</tr>
<tr>
<td>1.887</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C33[0][B]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/count_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.990</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 85.399%; tC2Q: 0.202, 14.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.214</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_r_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C32[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R38C32[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>5.214</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C31[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_r_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1224</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C31[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_r_7_s0/CLK</td>
</tr>
<tr>
<td>1.876</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_r_7_s0</td>
</tr>
<tr>
<td>1.887</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C31[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_r_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.990</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 85.399%; tC2Q: 0.202, 14.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.702</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.702</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_clkin_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_16_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.298</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.298</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>7.298</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>9.788</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>12.726</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_16_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>16.519</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>18.428</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_16_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.702</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.702</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_clkin_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.298</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.298</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>7.298</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>9.788</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>12.726</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>16.519</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>18.428</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_2_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.702</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.702</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_clkin_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.298</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.298</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>7.298</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>9.788</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>12.726</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>16.519</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>18.428</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_1_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.702</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.702</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_clkin_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.298</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.298</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>7.298</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>9.788</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>12.726</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>16.519</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>18.428</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.702</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.702</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_clkin_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_17_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.298</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.298</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>7.298</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>9.788</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>12.726</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_17_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>16.519</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>18.428</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_17_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.702</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.702</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_clkin_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/release_reset_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.298</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.298</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>7.298</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>9.788</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>12.726</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/release_reset_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>16.519</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>18.428</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/release_reset_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.702</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.702</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_clkin_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_0_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.298</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.298</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>7.298</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>9.788</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>12.726</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_0_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>16.519</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>18.428</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_0_s2/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.702</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.702</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_clkin_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.298</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.298</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>7.298</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>9.788</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>12.726</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>16.519</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>18.428</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_15_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.702</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.702</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_clkin_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.298</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.298</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>7.298</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>9.788</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>12.726</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>16.519</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>18.428</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_14_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.702</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.702</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_clkin_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.298</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.298</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>7.298</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>9.788</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>12.726</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>16.519</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>18.428</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/delay_count_13_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1224</td>
<td>rx_sclk</td>
<td>0.600</td>
<td>2.274</td>
</tr>
<tr>
<td>489</td>
<td>index[0]</td>
<td>6.955</td>
<td>5.186</td>
</tr>
<tr>
<td>488</td>
<td>index[1]</td>
<td>6.923</td>
<td>5.776</td>
</tr>
<tr>
<td>487</td>
<td>index[2]</td>
<td>6.333</td>
<td>6.012</td>
</tr>
<tr>
<td>460</td>
<td>index[3]</td>
<td>6.465</td>
<td>6.798</td>
</tr>
<tr>
<td>457</td>
<td>vs_delaya</td>
<td>8.064</td>
<td>2.143</td>
</tr>
<tr>
<td>456</td>
<td>vs_delayb</td>
<td>7.170</td>
<td>2.782</td>
</tr>
<tr>
<td>439</td>
<td>process_end_Z</td>
<td>5.790</td>
<td>3.163</td>
</tr>
<tr>
<td>356</td>
<td>clk25M</td>
<td>33.350</td>
<td>2.274</td>
</tr>
<tr>
<td>287</td>
<td>center[0]</td>
<td>0.600</td>
<td>6.610</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R35C30</td>
<td>93.06%</td>
</tr>
<tr>
<td>R37C30</td>
<td>90.28%</td>
</tr>
<tr>
<td>R53C64</td>
<td>90.28%</td>
</tr>
<tr>
<td>R52C65</td>
<td>90.28%</td>
</tr>
<tr>
<td>R34C26</td>
<td>88.89%</td>
</tr>
<tr>
<td>R39C30</td>
<td>87.50%</td>
</tr>
<tr>
<td>R51C33</td>
<td>87.50%</td>
</tr>
<tr>
<td>R52C64</td>
<td>87.50%</td>
</tr>
<tr>
<td>R53C32</td>
<td>87.50%</td>
</tr>
<tr>
<td>R51C26</td>
<td>87.50%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
