

================================================================
== Vivado HLS Report for 'dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_s'
================================================================
* Date:           Sun Nov 14 10:24:41 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     5.723|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   24|   25|   24|   25|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------+-------------------------------------------------------+-----+-----+-----+-----+---------------------------------------------+
        |                                                                  |                                                       |  Latency  |  Interval |                   Pipeline                  |
        |                             Instance                             |                         Module                        | min | max | min | max |                     Type                    |
        +------------------------------------------------------------------+-------------------------------------------------------+-----+-----+-----+-----+---------------------------------------------+
        |grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136  |dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s  |   22|   23|   20|   20| loop rewind(delay=0 initiation interval(s)) |
        +------------------------------------------------------------------+-------------------------------------------------------+-----+-----+-----+-----+---------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      6|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      0|     798|   1653|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    228|    -|
|Register         |        -|      -|     260|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|    1058|   1887|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------+-------------------------------------------------------+---------+-------+-----+------+-----+
    |                             Instance                             |                         Module                        | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+-------+-----+------+-----+
    |grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136  |dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s  |        0|      0|  798|  1653|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+-------+-----+------+-----+
    |Total                                                             |                                                       |        0|      0|  798|  1653|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |io_acc_block_signal_op4   |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op51  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1           |    or    |      0|  0|   2|           1|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0|   6|           3|           3|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  21|          4|    1|          4|
    |ap_done                       |   9|          2|    1|          2|
    |data_stream_V_data_0_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_1_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_2_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_3_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_4_V_blk_n  |   9|          2|    1|          2|
    |real_start                    |   9|          2|    1|          2|
    |res_stream_V_data_0_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_10_V_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_11_V_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_12_V_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_13_V_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_14_V_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_15_V_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_1_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_2_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_3_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_4_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_5_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_6_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_7_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_8_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_9_V_blk_n   |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 228|         50|   24|         50|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                     | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                      |   3|   0|    3|          0|
    |ap_done_reg                                                                    |   1|   0|    1|          0|
    |data_0_V_reg_238                                                               |   6|   0|    6|          0|
    |data_1_V_reg_243                                                               |   6|   0|    6|          0|
    |data_2_V_reg_248                                                               |   6|   0|    6|          0|
    |data_3_V_reg_253                                                               |   6|   0|    6|          0|
    |data_4_V_reg_258                                                               |   6|   0|    6|          0|
    |grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136_ap_start_reg  |   1|   0|    1|          0|
    |start_once_reg                                                                 |   1|   0|    1|          0|
    |tmp_data_0_V_reg_263                                                           |  14|   0|   14|          0|
    |tmp_data_10_V_reg_313                                                          |  14|   0|   14|          0|
    |tmp_data_11_V_reg_318                                                          |  14|   0|   14|          0|
    |tmp_data_12_V_reg_323                                                          |  14|   0|   14|          0|
    |tmp_data_13_V_reg_328                                                          |  14|   0|   14|          0|
    |tmp_data_14_V_reg_333                                                          |  14|   0|   14|          0|
    |tmp_data_15_V_reg_338                                                          |  14|   0|   14|          0|
    |tmp_data_1_V_reg_268                                                           |  14|   0|   14|          0|
    |tmp_data_2_V_reg_273                                                           |  14|   0|   14|          0|
    |tmp_data_3_V_reg_278                                                           |  14|   0|   14|          0|
    |tmp_data_4_V_reg_283                                                           |  14|   0|   14|          0|
    |tmp_data_5_V_reg_288                                                           |  14|   0|   14|          0|
    |tmp_data_6_V_reg_293                                                           |  14|   0|   14|          0|
    |tmp_data_7_V_reg_298                                                           |  14|   0|   14|          0|
    |tmp_data_8_V_reg_303                                                           |  14|   0|   14|          0|
    |tmp_data_9_V_reg_308                                                           |  14|   0|   14|          0|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                          | 260|   0|  260|          0|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+--------------------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk                          |  in |    1| ap_ctrl_hs | dense<array,array<ap_fixed<14,6,5,3,0>,16u>,config22> | return value |
|ap_rst                          |  in |    1| ap_ctrl_hs | dense<array,array<ap_fixed<14,6,5,3,0>,16u>,config22> | return value |
|ap_start                        |  in |    1| ap_ctrl_hs | dense<array,array<ap_fixed<14,6,5,3,0>,16u>,config22> | return value |
|start_full_n                    |  in |    1| ap_ctrl_hs | dense<array,array<ap_fixed<14,6,5,3,0>,16u>,config22> | return value |
|ap_done                         | out |    1| ap_ctrl_hs | dense<array,array<ap_fixed<14,6,5,3,0>,16u>,config22> | return value |
|ap_continue                     |  in |    1| ap_ctrl_hs | dense<array,array<ap_fixed<14,6,5,3,0>,16u>,config22> | return value |
|ap_idle                         | out |    1| ap_ctrl_hs | dense<array,array<ap_fixed<14,6,5,3,0>,16u>,config22> | return value |
|ap_ready                        | out |    1| ap_ctrl_hs | dense<array,array<ap_fixed<14,6,5,3,0>,16u>,config22> | return value |
|start_out                       | out |    1| ap_ctrl_hs | dense<array,array<ap_fixed<14,6,5,3,0>,16u>,config22> | return value |
|start_write                     | out |    1| ap_ctrl_hs | dense<array,array<ap_fixed<14,6,5,3,0>,16u>,config22> | return value |
|data_stream_V_data_0_V_dout     |  in |    6|   ap_fifo  |                 data_stream_V_data_0_V                |    pointer   |
|data_stream_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                 data_stream_V_data_0_V                |    pointer   |
|data_stream_V_data_0_V_read     | out |    1|   ap_fifo  |                 data_stream_V_data_0_V                |    pointer   |
|data_stream_V_data_1_V_dout     |  in |    6|   ap_fifo  |                 data_stream_V_data_1_V                |    pointer   |
|data_stream_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                 data_stream_V_data_1_V                |    pointer   |
|data_stream_V_data_1_V_read     | out |    1|   ap_fifo  |                 data_stream_V_data_1_V                |    pointer   |
|data_stream_V_data_2_V_dout     |  in |    6|   ap_fifo  |                 data_stream_V_data_2_V                |    pointer   |
|data_stream_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                 data_stream_V_data_2_V                |    pointer   |
|data_stream_V_data_2_V_read     | out |    1|   ap_fifo  |                 data_stream_V_data_2_V                |    pointer   |
|data_stream_V_data_3_V_dout     |  in |    6|   ap_fifo  |                 data_stream_V_data_3_V                |    pointer   |
|data_stream_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                 data_stream_V_data_3_V                |    pointer   |
|data_stream_V_data_3_V_read     | out |    1|   ap_fifo  |                 data_stream_V_data_3_V                |    pointer   |
|data_stream_V_data_4_V_dout     |  in |    6|   ap_fifo  |                 data_stream_V_data_4_V                |    pointer   |
|data_stream_V_data_4_V_empty_n  |  in |    1|   ap_fifo  |                 data_stream_V_data_4_V                |    pointer   |
|data_stream_V_data_4_V_read     | out |    1|   ap_fifo  |                 data_stream_V_data_4_V                |    pointer   |
|res_stream_V_data_0_V_din       | out |   14|   ap_fifo  |                 res_stream_V_data_0_V                 |    pointer   |
|res_stream_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                 res_stream_V_data_0_V                 |    pointer   |
|res_stream_V_data_0_V_write     | out |    1|   ap_fifo  |                 res_stream_V_data_0_V                 |    pointer   |
|res_stream_V_data_1_V_din       | out |   14|   ap_fifo  |                 res_stream_V_data_1_V                 |    pointer   |
|res_stream_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                 res_stream_V_data_1_V                 |    pointer   |
|res_stream_V_data_1_V_write     | out |    1|   ap_fifo  |                 res_stream_V_data_1_V                 |    pointer   |
|res_stream_V_data_2_V_din       | out |   14|   ap_fifo  |                 res_stream_V_data_2_V                 |    pointer   |
|res_stream_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                 res_stream_V_data_2_V                 |    pointer   |
|res_stream_V_data_2_V_write     | out |    1|   ap_fifo  |                 res_stream_V_data_2_V                 |    pointer   |
|res_stream_V_data_3_V_din       | out |   14|   ap_fifo  |                 res_stream_V_data_3_V                 |    pointer   |
|res_stream_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                 res_stream_V_data_3_V                 |    pointer   |
|res_stream_V_data_3_V_write     | out |    1|   ap_fifo  |                 res_stream_V_data_3_V                 |    pointer   |
|res_stream_V_data_4_V_din       | out |   14|   ap_fifo  |                 res_stream_V_data_4_V                 |    pointer   |
|res_stream_V_data_4_V_full_n    |  in |    1|   ap_fifo  |                 res_stream_V_data_4_V                 |    pointer   |
|res_stream_V_data_4_V_write     | out |    1|   ap_fifo  |                 res_stream_V_data_4_V                 |    pointer   |
|res_stream_V_data_5_V_din       | out |   14|   ap_fifo  |                 res_stream_V_data_5_V                 |    pointer   |
|res_stream_V_data_5_V_full_n    |  in |    1|   ap_fifo  |                 res_stream_V_data_5_V                 |    pointer   |
|res_stream_V_data_5_V_write     | out |    1|   ap_fifo  |                 res_stream_V_data_5_V                 |    pointer   |
|res_stream_V_data_6_V_din       | out |   14|   ap_fifo  |                 res_stream_V_data_6_V                 |    pointer   |
|res_stream_V_data_6_V_full_n    |  in |    1|   ap_fifo  |                 res_stream_V_data_6_V                 |    pointer   |
|res_stream_V_data_6_V_write     | out |    1|   ap_fifo  |                 res_stream_V_data_6_V                 |    pointer   |
|res_stream_V_data_7_V_din       | out |   14|   ap_fifo  |                 res_stream_V_data_7_V                 |    pointer   |
|res_stream_V_data_7_V_full_n    |  in |    1|   ap_fifo  |                 res_stream_V_data_7_V                 |    pointer   |
|res_stream_V_data_7_V_write     | out |    1|   ap_fifo  |                 res_stream_V_data_7_V                 |    pointer   |
|res_stream_V_data_8_V_din       | out |   14|   ap_fifo  |                 res_stream_V_data_8_V                 |    pointer   |
|res_stream_V_data_8_V_full_n    |  in |    1|   ap_fifo  |                 res_stream_V_data_8_V                 |    pointer   |
|res_stream_V_data_8_V_write     | out |    1|   ap_fifo  |                 res_stream_V_data_8_V                 |    pointer   |
|res_stream_V_data_9_V_din       | out |   14|   ap_fifo  |                 res_stream_V_data_9_V                 |    pointer   |
|res_stream_V_data_9_V_full_n    |  in |    1|   ap_fifo  |                 res_stream_V_data_9_V                 |    pointer   |
|res_stream_V_data_9_V_write     | out |    1|   ap_fifo  |                 res_stream_V_data_9_V                 |    pointer   |
|res_stream_V_data_10_V_din      | out |   14|   ap_fifo  |                 res_stream_V_data_10_V                |    pointer   |
|res_stream_V_data_10_V_full_n   |  in |    1|   ap_fifo  |                 res_stream_V_data_10_V                |    pointer   |
|res_stream_V_data_10_V_write    | out |    1|   ap_fifo  |                 res_stream_V_data_10_V                |    pointer   |
|res_stream_V_data_11_V_din      | out |   14|   ap_fifo  |                 res_stream_V_data_11_V                |    pointer   |
|res_stream_V_data_11_V_full_n   |  in |    1|   ap_fifo  |                 res_stream_V_data_11_V                |    pointer   |
|res_stream_V_data_11_V_write    | out |    1|   ap_fifo  |                 res_stream_V_data_11_V                |    pointer   |
|res_stream_V_data_12_V_din      | out |   14|   ap_fifo  |                 res_stream_V_data_12_V                |    pointer   |
|res_stream_V_data_12_V_full_n   |  in |    1|   ap_fifo  |                 res_stream_V_data_12_V                |    pointer   |
|res_stream_V_data_12_V_write    | out |    1|   ap_fifo  |                 res_stream_V_data_12_V                |    pointer   |
|res_stream_V_data_13_V_din      | out |   14|   ap_fifo  |                 res_stream_V_data_13_V                |    pointer   |
|res_stream_V_data_13_V_full_n   |  in |    1|   ap_fifo  |                 res_stream_V_data_13_V                |    pointer   |
|res_stream_V_data_13_V_write    | out |    1|   ap_fifo  |                 res_stream_V_data_13_V                |    pointer   |
|res_stream_V_data_14_V_din      | out |   14|   ap_fifo  |                 res_stream_V_data_14_V                |    pointer   |
|res_stream_V_data_14_V_full_n   |  in |    1|   ap_fifo  |                 res_stream_V_data_14_V                |    pointer   |
|res_stream_V_data_14_V_write    | out |    1|   ap_fifo  |                 res_stream_V_data_14_V                |    pointer   |
|res_stream_V_data_15_V_din      | out |   14|   ap_fifo  |                 res_stream_V_data_15_V                |    pointer   |
|res_stream_V_data_15_V_full_n   |  in |    1|   ap_fifo  |                 res_stream_V_data_15_V                |    pointer   |
|res_stream_V_data_15_V_write    | out |    1|   ap_fifo  |                 res_stream_V_data_15_V                |    pointer   |
+--------------------------------+-----+-----+------------+-------------------------------------------------------+--------------+

