$date
	Sun Nov 13 14:00:18 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Q5_tb $end
$var wire 16 ! Y [15:0] $end
$var reg 3 " A [2:0] $end
$var reg 1 # E $end
$var integer 32 $ i [31:0] $end
$scope module t $end
$var wire 3 % A [2:0] $end
$var wire 1 # E $end
$var wire 1 & E_ $end
$var wire 16 ' Y [15:0] $end
$scope module d1 $end
$var wire 3 ( A [2:0] $end
$var wire 1 # E $end
$var reg 8 ) Y [0:7] $end
$upscope $end
$scope module d2 $end
$var wire 3 * A [2:0] $end
$var wire 1 & E $end
$var reg 8 + Y [0:7] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10000000 +
b0 *
b0 )
b0 (
b1000000000000000 '
1&
b0 %
b0 $
0#
b0 "
b1000000000000000 !
$end
#10
b100000000000000 !
b100000000000000 '
b1000000 +
b1 "
b1 %
b1 (
b1 *
b1 $
#20
b10000000000000 !
b10000000000000 '
b100000 +
b10 "
b10 %
b10 (
b10 *
b10 $
#30
b1000000000000 !
b1000000000000 '
b10000 +
b11 "
b11 %
b11 (
b11 *
b11 $
#40
b100000000000 !
b100000000000 '
b1000 +
b100 "
b100 %
b100 (
b100 *
b100 $
#50
b10000000000 !
b10000000000 '
b100 +
b101 "
b101 %
b101 (
b101 *
b101 $
#60
b1000000000 !
b1000000000 '
b10 +
b110 "
b110 %
b110 (
b110 *
b110 $
#70
b100000000 !
b100000000 '
b1 +
b111 "
b111 %
b111 (
b111 *
b111 $
#80
0&
b10000000 )
b10000000 !
b10000000 '
b0 +
1#
b0 "
b0 %
b0 (
b0 *
b1000 $
#90
b1000000 !
b1000000 '
b1000000 )
b1 "
b1 %
b1 (
b1 *
b1001 $
#100
b100000 !
b100000 '
b100000 )
b10 "
b10 %
b10 (
b10 *
b1010 $
#110
b10000 !
b10000 '
b10000 )
b11 "
b11 %
b11 (
b11 *
b1011 $
#120
b1000 !
b1000 '
b1000 )
b100 "
b100 %
b100 (
b100 *
b1100 $
#130
b100 !
b100 '
b100 )
b101 "
b101 %
b101 (
b101 *
b1101 $
#140
b10 !
b10 '
b10 )
b110 "
b110 %
b110 (
b110 *
b1110 $
#150
b1 !
b1 '
b1 )
b111 "
b111 %
b111 (
b111 *
b1111 $
#160
b10000 $
