// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "04/10/2018 21:35:31"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module PS3_ZAD7 (
	SW,
	LEDR,
	HEX0,
	HEX1,
	HEX2);
input 	[6:0] SW;
output 	[5:0] LEDR;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;

// Design Ports Information
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~6 ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~7 ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~14 ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~15 ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~18 ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~19 ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~9_sumout ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~10 ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~11 ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[18]~14_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[18]~15_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[16]~8_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[16]~9_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ;
wire \Mod1|auto_generated|divider|divider|op_5~18_cout ;
wire \Mod1|auto_generated|divider|divider|op_5~6 ;
wire \Mod1|auto_generated|divider|divider|op_5~10 ;
wire \Mod1|auto_generated|divider|divider|op_5~22 ;
wire \Mod1|auto_generated|divider|divider|op_5~26 ;
wire \Mod1|auto_generated|divider|divider|op_5~14_cout ;
wire \Mod1|auto_generated|divider|divider|op_5~1_sumout ;
wire \Mod1|auto_generated|divider|divider|op_5~21_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[22]~7_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[17]~12_combout ;
wire \Mod1|auto_generated|divider|divider|op_5~25_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[17]~13_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[16]~10_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[15]~4_combout ;
wire \Mod1|auto_generated|divider|divider|op_5~9_sumout ;
wire \Mod1|auto_generated|divider|divider|op_5~5_sumout ;
wire \Mod1|auto_generated|divider|divider|op_6~22_cout ;
wire \Mod1|auto_generated|divider|divider|op_6~6 ;
wire \Mod1|auto_generated|divider|divider|op_6~10 ;
wire \Mod1|auto_generated|divider|divider|op_6~14 ;
wire \Mod1|auto_generated|divider|divider|op_6~26 ;
wire \Mod1|auto_generated|divider|divider|op_6~18_cout ;
wire \Mod1|auto_generated|divider|divider|op_6~1_sumout ;
wire \Mod1|auto_generated|divider|divider|op_6~25_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[22]~11_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[21]~5_combout ;
wire \Mod1|auto_generated|divider|divider|op_6~13_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[20]~2_combout ;
wire \Mod1|auto_generated|divider|divider|op_6~9_sumout ;
wire \Mod1|auto_generated|divider|divider|op_6~5_sumout ;
wire \Mod1|auto_generated|divider|divider|op_7~26_cout ;
wire \Mod1|auto_generated|divider|divider|op_7~6 ;
wire \Mod1|auto_generated|divider|divider|op_7~10 ;
wire \Mod1|auto_generated|divider|divider|op_7~14 ;
wire \Mod1|auto_generated|divider|divider|op_7~18 ;
wire \Mod1|auto_generated|divider|divider|op_7~22_cout ;
wire \Mod1|auto_generated|divider|divider|op_7~1_sumout ;
wire \Mod1|auto_generated|divider|divider|op_7~9_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[31]~1_combout ;
wire \Mod1|auto_generated|divider|divider|op_7~13_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ;
wire \Mod1|auto_generated|divider|divider|op_7~5_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[30]~0_combout ;
wire \Mod1|auto_generated|divider|divider|op_7~17_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[33]~6_combout ;
wire \h0|WideOr6~0_combout ;
wire \h0|WideOr5~0_combout ;
wire \h0|WideOr4~0_combout ;
wire \h0|WideOr3~0_combout ;
wire \h0|WideOr2~0_combout ;
wire \h0|WideOr1~0_combout ;
wire \h0|WideOr0~0_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~30 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~31 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~26 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~27 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~22 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~23 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~18 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~19 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~10 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~11 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~13_sumout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~14 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~15 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[47]~2_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[47]~3_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5_sumout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout ;
wire \Div1|auto_generated|divider|divider|op_4~22_cout ;
wire \Div1|auto_generated|divider|divider|op_4~18 ;
wire \Div1|auto_generated|divider|divider|op_4~10 ;
wire \Div1|auto_generated|divider|divider|op_4~14 ;
wire \Div1|auto_generated|divider|divider|op_4~6 ;
wire \Div1|auto_generated|divider|divider|op_4~1_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[48]~4_combout ;
wire \Div1|auto_generated|divider|divider|op_4~5_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[48]~5_combout ;
wire \Div1|auto_generated|divider|divider|op_4~13_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[17]~7_combout ;
wire \Div1|auto_generated|divider|divider|op_4~9_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[46]~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[46]~1_combout ;
wire \Div1|auto_generated|divider|divider|op_4~17_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[15]~5_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout ;
wire \Div1|auto_generated|divider|divider|op_5~26_cout ;
wire \Div1|auto_generated|divider|divider|op_5~22 ;
wire \Div1|auto_generated|divider|divider|op_5~18 ;
wire \Div1|auto_generated|divider|divider|op_5~10 ;
wire \Div1|auto_generated|divider|divider|op_5~14 ;
wire \Div1|auto_generated|divider|divider|op_5~6_cout ;
wire \Div1|auto_generated|divider|divider|op_5~1_sumout ;
wire \Div1|auto_generated|divider|divider|op_5~13_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[17]~3_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[17]~4_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[16]~1_combout ;
wire \Div1|auto_generated|divider|divider|op_5~9_sumout ;
wire \Div1|auto_generated|divider|divider|op_5~17_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[44]~6_combout ;
wire \Div1|auto_generated|divider|divider|op_5~21_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[44]~7_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~25_sumout ;
wire \Div1|auto_generated|divider|divider|op_6~26_cout ;
wire \Div1|auto_generated|divider|divider|op_6~22 ;
wire \Div1|auto_generated|divider|divider|op_6~18 ;
wire \Div1|auto_generated|divider|divider|op_6~14 ;
wire \Div1|auto_generated|divider|divider|op_6~10 ;
wire \Div1|auto_generated|divider|divider|op_6~6_cout ;
wire \Div1|auto_generated|divider|divider|op_6~1_sumout ;
wire \Div1|auto_generated|divider|divider|op_6~9_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[22]~0_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[22]~2_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[21]~6_combout ;
wire \Div1|auto_generated|divider|divider|op_6~13_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[20]~8_combout ;
wire \Div1|auto_generated|divider|divider|op_6~17_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[43]~8_combout ;
wire \Div1|auto_generated|divider|divider|op_6~21_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[43]~9_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout ;
wire \Div1|auto_generated|divider|divider|op_7~26_cout ;
wire \Div1|auto_generated|divider|divider|op_7~22_cout ;
wire \Div1|auto_generated|divider|divider|op_7~18_cout ;
wire \Div1|auto_generated|divider|divider|op_7~14_cout ;
wire \Div1|auto_generated|divider|divider|op_7~10_cout ;
wire \Div1|auto_generated|divider|divider|op_7~6_cout ;
wire \Div1|auto_generated|divider|divider|op_7~1_sumout ;
wire \h1|WideOr6~0_combout ;
wire \h1|WideOr5~0_combout ;
wire \h1|WideOr4~0_combout ;
wire \h1|WideOr3~0_combout ;
wire \h1|WideOr2~0_combout ;
wire \h1|WideOr1~0_combout ;
wire \h1|WideOr0~0_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~30_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~31 ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~26_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~27 ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~22_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~23 ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~18_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~19 ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~14_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~15 ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11 ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~6_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~7 ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ;


// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(\SW[0]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(\SW[1]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(\SW[2]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(\SW[3]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(\SW[4]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(\SW[5]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(\h0|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(\h0|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(\h0|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(\h0|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(\h0|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(\h0|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\h0|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(\h1|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(\h1|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(\h1|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(\h1|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(\h1|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(\h1|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(!\h1|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N0
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout  = SUM(( \SW[3]~input_o  ) + ( !VCC ) + ( !VCC ))
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~6  = CARRY(( \SW[3]~input_o  ) + ( !VCC ) + ( !VCC ))
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~7  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~6 ),
	.shareout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~7 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~5 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N3
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~13 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout  = SUM(( \SW[4]~input_o  ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~7  ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~6  ))
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~14  = CARRY(( \SW[4]~input_o  ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~7  ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~6  ))
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~15  = SHARE(GND)

	.dataa(!\SW[4]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~6 ),
	.sharein(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~7 ),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~14 ),
	.shareout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~15 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~13 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~13 .lut_mask = 64'h0000000000005555;
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N6
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~17 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout  = SUM(( !\SW[5]~input_o  ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~15  ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~14  ))
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~18  = CARRY(( !\SW[5]~input_o  ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~15  ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~14  ))
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~19  = SHARE(\SW[5]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[5]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~14 ),
	.sharein(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~15 ),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~18 ),
	.shareout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~19 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~17 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~17 .lut_mask = 64'h00000F0F0000F0F0;
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N9
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~9 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~9_sumout  = SUM(( \SW[6]~input_o  ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~19  ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~18  ))
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~10  = CARRY(( \SW[6]~input_o  ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~19  ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~18  ))
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~11  = SHARE(GND)

	.dataa(!\SW[6]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~18 ),
	.sharein(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~19 ),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~9_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~10 ),
	.shareout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~11 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~9 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~9 .lut_mask = 64'h0000000000005555;
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N12
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  = SUM(( VCC ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~11  ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~10 ),
	.sharein(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~11 ),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .lut_mask = 64'h000000000000FFFF;
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N27
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[18]~14 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[18]~14_combout  = ( !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[18]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[18]~14 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[18]~14 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Mod1|auto_generated|divider|divider|StageOut[18]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N21
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[18]~15 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[18]~15_combout  = (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & \SW[6]~input_o )

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(!\SW[6]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[18]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[18]~15 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[18]~15 .lut_mask = 64'h0033003300330033;
defparam \Mod1|auto_generated|divider|divider|StageOut[18]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N18
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[16]~8 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[16]~8_combout  = (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout )

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[16]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[16]~8 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[16]~8 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \Mod1|auto_generated|divider|divider|StageOut[16]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N0
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[16]~9 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[16]~9_combout  = ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( \SW[4]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[4]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[16]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[16]~9 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[16]~9 .lut_mask = 64'h000000000F0F0F0F;
defparam \Mod1|auto_generated|divider|divider|StageOut[16]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N24
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_5~18 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_5~18_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_5~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_5~18 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_5~18 .lut_mask = 64'h000000000000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_5~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N27
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_5~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_5~5_sumout  = SUM(( \SW[2]~input_o  ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_5~18_cout  ))
// \Mod1|auto_generated|divider|divider|op_5~6  = CARRY(( \SW[2]~input_o  ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_5~18_cout  ))

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_5~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_5~5_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_5~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_5~5 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_5~5 .lut_mask = 64'h0000000000005555;
defparam \Mod1|auto_generated|divider|divider|op_5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N30
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_5~9_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ))) # 
// (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\SW[3]~input_o )) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_5~6  ))
// \Mod1|auto_generated|divider|divider|op_5~10  = CARRY(( (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ))) # 
// (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\SW[3]~input_o )) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_5~6  ))

	.dataa(!\SW[3]~input_o ),
	.datab(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_5~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h0000FFFF00003535;
defparam \Mod1|auto_generated|divider|divider|op_5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N33
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_5~21 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_5~21_sumout  = SUM(( VCC ) + ( (\Mod1|auto_generated|divider|divider|StageOut[16]~9_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[16]~8_combout ) ) + ( \Mod1|auto_generated|divider|divider|op_5~10  ))
// \Mod1|auto_generated|divider|divider|op_5~22  = CARRY(( VCC ) + ( (\Mod1|auto_generated|divider|divider|StageOut[16]~9_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[16]~8_combout ) ) + ( \Mod1|auto_generated|divider|divider|op_5~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[16]~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[16]~9_combout ),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_5~21_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_5~22 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_5~21 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_5~21 .lut_mask = 64'h0000F0000000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N36
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_5~25 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_5~25_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout ))) # 
// (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\SW[5]~input_o )) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_5~22  ))
// \Mod1|auto_generated|divider|divider|op_5~26  = CARRY(( (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout ))) # 
// (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\SW[5]~input_o )) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_5~22  ))

	.dataa(gnd),
	.datab(!\SW[5]~input_o ),
	.datac(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_5~25_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_5~26 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_5~25 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_5~25 .lut_mask = 64'h0000FFFF000003F3;
defparam \Mod1|auto_generated|divider|divider|op_5~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N39
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_5~14 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_5~14_cout  = CARRY(( (\Mod1|auto_generated|divider|divider|StageOut[18]~15_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[18]~14_combout ) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_5~26  ))

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[18]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[18]~15_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_5~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_5~14 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_5~14 .lut_mask = 64'h00000000000055FF;
defparam \Mod1|auto_generated|divider|divider|op_5~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N42
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_5~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_5~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N51
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[22]~7 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[22]~7_combout  = ( \Mod1|auto_generated|divider|divider|op_5~21_sumout  & ( !\Mod1|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_5~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[22]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[22]~7 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[22]~7 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Mod1|auto_generated|divider|divider|StageOut[22]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N36
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[17]~12 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[17]~12_combout  = ( !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout  ) )

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[17]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[17]~12 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[17]~12 .lut_mask = 64'h3333333300000000;
defparam \Mod1|auto_generated|divider|divider|StageOut[17]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N15
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[17]~13 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[17]~13_combout  = ( \SW[5]~input_o  & ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\SW[5]~input_o ),
	.dataf(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[17]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[17]~13 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[17]~13 .lut_mask = 64'h000000000000FFFF;
defparam \Mod1|auto_generated|divider|divider|StageOut[17]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N33
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[16]~10 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[16]~10_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[16]~8_combout  ) # ( !\Mod1|auto_generated|divider|divider|StageOut[16]~8_combout  & ( 
// \Mod1|auto_generated|divider|divider|StageOut[16]~9_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[16]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[16]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[16]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[16]~10 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[16]~10 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \Mod1|auto_generated|divider|divider|StageOut[16]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N54
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[15]~4 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[15]~4_combout  = ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout  & ( (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) # (\SW[3]~input_o ) ) ) # ( 
// !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout  & ( (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & \SW[3]~input_o ) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datab(gnd),
	.datac(!\SW[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[15]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[15]~4 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[15]~4 .lut_mask = 64'h05050505AFAFAFAF;
defparam \Mod1|auto_generated|divider|divider|StageOut[15]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N0
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_6~22 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_6~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_6~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_6~22 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_6~22 .lut_mask = 64'h000000000000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_6~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N3
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_6~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_6~5_sumout  = SUM(( \SW[1]~input_o  ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_6~22_cout  ))
// \Mod1|auto_generated|divider|divider|op_6~6  = CARRY(( \SW[1]~input_o  ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_6~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_6~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_6~5_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_6~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_6~5 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_6~5 .lut_mask = 64'h0000000000000F0F;
defparam \Mod1|auto_generated|divider|divider|op_6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N6
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_6~9_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_5~5_sumout ))) # (\Mod1|auto_generated|divider|divider|op_5~1_sumout  & (\SW[2]~input_o )) ) + ( 
// GND ) + ( \Mod1|auto_generated|divider|divider|op_6~6  ))
// \Mod1|auto_generated|divider|divider|op_6~10  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_5~5_sumout ))) # (\Mod1|auto_generated|divider|divider|op_5~1_sumout  & (\SW[2]~input_o )) ) + ( GND 
// ) + ( \Mod1|auto_generated|divider|divider|op_6~6  ))

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\SW[2]~input_o ),
	.datad(!\Mod1|auto_generated|divider|divider|op_5~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h0000FFFF000003CF;
defparam \Mod1|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N9
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_6~13 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_6~13_sumout  = SUM(( VCC ) + ( (!\Mod1|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_5~9_sumout ))) # (\Mod1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[15]~4_combout )) ) + ( \Mod1|auto_generated|divider|divider|op_6~10  ))
// \Mod1|auto_generated|divider|divider|op_6~14  = CARRY(( VCC ) + ( (!\Mod1|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_5~9_sumout ))) # (\Mod1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[15]~4_combout )) ) + ( \Mod1|auto_generated|divider|divider|op_6~10  ))

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[15]~4_combout ),
	.datab(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_5~9_sumout ),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_6~13_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_6~14 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_6~13 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_6~13 .lut_mask = 64'h0000EE220000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N12
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_6~25 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_6~25_sumout  = SUM(( GND ) + ( (!\Mod1|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_5~21_sumout ))) # (\Mod1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[16]~10_combout )) ) + ( \Mod1|auto_generated|divider|divider|op_6~14  ))
// \Mod1|auto_generated|divider|divider|op_6~26  = CARRY(( GND ) + ( (!\Mod1|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_5~21_sumout ))) # (\Mod1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[16]~10_combout )) ) + ( \Mod1|auto_generated|divider|divider|op_6~14  ))

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[16]~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_5~21_sumout ),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_6~25_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_6~26 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_6~25 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_6~25 .lut_mask = 64'h0000FC3000000000;
defparam \Mod1|auto_generated|divider|divider|op_6~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N15
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_6~18 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_6~18_cout  = CARRY(( VCC ) + ( (!\Mod1|auto_generated|divider|divider|op_5~1_sumout  & (((\Mod1|auto_generated|divider|divider|op_5~25_sumout )))) # (\Mod1|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Mod1|auto_generated|divider|divider|StageOut[17]~13_combout )) # (\Mod1|auto_generated|divider|divider|StageOut[17]~12_combout ))) ) + ( \Mod1|auto_generated|divider|divider|op_6~26  ))

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[17]~12_combout ),
	.datab(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_5~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[17]~13_combout ),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_6~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_6~18 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_6~18 .lut_mask = 64'h0000E2C00000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_6~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N18
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_6~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_6~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N57
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[22]~11 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[22]~11_combout  = (\Mod1|auto_generated|divider|divider|op_5~1_sumout  & \Mod1|auto_generated|divider|divider|StageOut[16]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[16]~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[22]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[22]~11 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[22]~11 .lut_mask = 64'h000F000F000F000F;
defparam \Mod1|auto_generated|divider|divider|StageOut[22]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N57
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[21]~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[21]~5_combout  = ( \Mod1|auto_generated|divider|divider|op_5~1_sumout  & ( \Mod1|auto_generated|divider|divider|StageOut[15]~4_combout  ) ) # ( !\Mod1|auto_generated|divider|divider|op_5~1_sumout  & ( 
// \Mod1|auto_generated|divider|divider|op_5~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|op_5~9_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[15]~4_combout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[21]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[21]~5 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[21]~5 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \Mod1|auto_generated|divider|divider|StageOut[21]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N48
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[20]~2 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[20]~2_combout  = (!\Mod1|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_5~5_sumout ))) # (\Mod1|auto_generated|divider|divider|op_5~1_sumout  & (\SW[2]~input_o ))

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\SW[2]~input_o ),
	.datad(!\Mod1|auto_generated|divider|divider|op_5~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[20]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[20]~2 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[20]~2 .lut_mask = 64'h03CF03CF03CF03CF;
defparam \Mod1|auto_generated|divider|divider|StageOut[20]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N12
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_7~26 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_7~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_7~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_7~26 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_7~26 .lut_mask = 64'h000000000000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_7~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N15
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_7~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_7~5_sumout  = SUM(( \SW[0]~input_o  ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_7~26_cout  ))
// \Mod1|auto_generated|divider|divider|op_7~6  = CARRY(( \SW[0]~input_o  ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_7~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_7~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_7~5_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_7~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_7~5 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_7~5 .lut_mask = 64'h0000000000000F0F;
defparam \Mod1|auto_generated|divider|divider|op_7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N18
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_7~9 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_7~9_sumout  = SUM(( GND ) + ( (!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_6~5_sumout ))) # (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & (\SW[1]~input_o 
// )) ) + ( \Mod1|auto_generated|divider|divider|op_7~6  ))
// \Mod1|auto_generated|divider|divider|op_7~10  = CARRY(( GND ) + ( (!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_6~5_sumout ))) # (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & (\SW[1]~input_o )) 
// ) + ( \Mod1|auto_generated|divider|divider|op_7~6  ))

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\SW[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_6~5_sumout ),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_7~9_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_7~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_7~9 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_7~9 .lut_mask = 64'h0000FC3000000000;
defparam \Mod1|auto_generated|divider|divider|op_7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N21
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_7~13 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_7~13_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_6~9_sumout ))) # (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[20]~2_combout )) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_7~10  ))
// \Mod1|auto_generated|divider|divider|op_7~14  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_6~9_sumout ))) # (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[20]~2_combout )) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_7~10  ))

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[20]~2_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_6~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_7~13_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_7~14 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_7~13 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_7~13 .lut_mask = 64'h00000000000003CF;
defparam \Mod1|auto_generated|divider|divider|op_7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N24
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_7~17 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_7~17_sumout  = SUM(( GND ) + ( (!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_6~13_sumout ))) # (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[21]~5_combout )) ) + ( \Mod1|auto_generated|divider|divider|op_7~14  ))
// \Mod1|auto_generated|divider|divider|op_7~18  = CARRY(( GND ) + ( (!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_6~13_sumout ))) # (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[21]~5_combout )) ) + ( \Mod1|auto_generated|divider|divider|op_7~14  ))

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[21]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_6~13_sumout ),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_7~17_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_7~18 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_7~17 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_7~17 .lut_mask = 64'h0000FC3000000000;
defparam \Mod1|auto_generated|divider|divider|op_7~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N27
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_7~22 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_7~22_cout  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & (((\Mod1|auto_generated|divider|divider|op_6~25_sumout )))) # (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\Mod1|auto_generated|divider|divider|StageOut[22]~11_combout )) # (\Mod1|auto_generated|divider|divider|StageOut[22]~7_combout ))) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_7~18  ))

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[22]~7_combout ),
	.datab(!\Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_6~25_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[22]~11_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_7~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_7~22 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_7~22 .lut_mask = 64'h0000000000001D3F;
defparam \Mod1|auto_generated|divider|divider|op_7~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N30
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_7~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_7~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N0
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[31]~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[31]~1_combout  = ( \Mod1|auto_generated|divider|divider|op_6~5_sumout  & ( (!\Mod1|auto_generated|divider|divider|op_7~1_sumout  & (((\Mod1|auto_generated|divider|divider|op_7~9_sumout )))) # 
// (\Mod1|auto_generated|divider|divider|op_7~1_sumout  & ((!\Mod1|auto_generated|divider|divider|op_6~1_sumout ) # ((\SW[1]~input_o )))) ) ) # ( !\Mod1|auto_generated|divider|divider|op_6~5_sumout  & ( (!\Mod1|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\Mod1|auto_generated|divider|divider|op_7~9_sumout )))) # (\Mod1|auto_generated|divider|divider|op_7~1_sumout  & (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\SW[1]~input_o )))) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_7~9_sumout ),
	.datad(!\SW[1]~input_o ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_6~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[31]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[31]~1 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[31]~1 .lut_mask = 64'h0A1B0A1B4E5F4E5F;
defparam \Mod1|auto_generated|divider|divider|StageOut[31]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N6
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[32]~3 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[32]~3_combout  = ( \Mod1|auto_generated|divider|divider|op_7~13_sumout  & ( (!\Mod1|auto_generated|divider|divider|op_7~1_sumout ) # ((!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|op_6~9_sumout )) # (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\Mod1|auto_generated|divider|divider|StageOut[20]~2_combout )))) ) ) # ( !\Mod1|auto_generated|divider|divider|op_7~13_sumout  & ( 
// (\Mod1|auto_generated|divider|divider|op_7~1_sumout  & ((!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & (\Mod1|auto_generated|divider|divider|op_6~9_sumout )) # (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & 
// ((\Mod1|auto_generated|divider|divider|StageOut[20]~2_combout ))))) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_6~9_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[20]~2_combout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_7~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[32]~3 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[32]~3 .lut_mask = 64'h04150415AEBFAEBF;
defparam \Mod1|auto_generated|divider|divider|StageOut[32]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N3
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[30]~0 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[30]~0_combout  = ( \Mod1|auto_generated|divider|divider|op_7~5_sumout  & ( (!\Mod1|auto_generated|divider|divider|op_7~1_sumout ) # (\SW[0]~input_o ) ) ) # ( !\Mod1|auto_generated|divider|divider|op_7~5_sumout 
//  & ( (\Mod1|auto_generated|divider|divider|op_7~1_sumout  & \SW[0]~input_o ) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_7~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[30]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[30]~0 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[30]~0 .lut_mask = 64'h05050505AFAFAFAF;
defparam \Mod1|auto_generated|divider|divider|StageOut[30]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N9
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[33]~6 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[33]~6_combout  = ( \Mod1|auto_generated|divider|divider|op_7~17_sumout  & ( (!\Mod1|auto_generated|divider|divider|op_7~1_sumout ) # ((!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|op_6~13_sumout )) # (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\Mod1|auto_generated|divider|divider|StageOut[21]~5_combout )))) ) ) # ( !\Mod1|auto_generated|divider|divider|op_7~17_sumout  & ( 
// (\Mod1|auto_generated|divider|divider|op_7~1_sumout  & ((!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & (\Mod1|auto_generated|divider|divider|op_6~13_sumout )) # (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & 
// ((\Mod1|auto_generated|divider|divider|StageOut[21]~5_combout ))))) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_6~13_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[21]~5_combout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_7~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[33]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[33]~6 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[33]~6 .lut_mask = 64'h04150415AEBFAEBF;
defparam \Mod1|auto_generated|divider|divider|StageOut[33]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N36
cyclonev_lcell_comb \h0|WideOr6~0 (
// Equation(s):
// \h0|WideOr6~0_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[33]~6_combout  & ( (\Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[31]~1_combout ) ) ) # ( 
// !\Mod1|auto_generated|divider|divider|StageOut[33]~6_combout  & ( (!\Mod1|auto_generated|divider|divider|StageOut[31]~1_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[32]~3_combout  $ 
// (!\Mod1|auto_generated|divider|divider|StageOut[30]~0_combout ))) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[31]~1_combout ),
	.datab(!\Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[30]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[33]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0|WideOr6~0 .extended_lut = "off";
defparam \h0|WideOr6~0 .lut_mask = 64'h2828282877777777;
defparam \h0|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N39
cyclonev_lcell_comb \h0|WideOr5~0 (
// Equation(s):
// \h0|WideOr5~0_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[33]~6_combout  & ( (\Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[31]~1_combout ) ) ) # ( 
// !\Mod1|auto_generated|divider|divider|StageOut[33]~6_combout  & ( (\Mod1|auto_generated|divider|divider|StageOut[32]~3_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[31]~1_combout  $ 
// (!\Mod1|auto_generated|divider|divider|StageOut[30]~0_combout ))) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[31]~1_combout ),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[30]~0_combout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[33]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0|WideOr5~0 .extended_lut = "off";
defparam \h0|WideOr5~0 .lut_mask = 64'h050A050A5F5F5F5F;
defparam \h0|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N42
cyclonev_lcell_comb \h0|WideOr4~0 (
// Equation(s):
// \h0|WideOr4~0_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[33]~6_combout  & ( (\Mod1|auto_generated|divider|divider|StageOut[31]~1_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ) ) ) # ( 
// !\Mod1|auto_generated|divider|divider|StageOut[33]~6_combout  & ( (!\Mod1|auto_generated|divider|divider|StageOut[32]~3_combout  & (\Mod1|auto_generated|divider|divider|StageOut[31]~1_combout  & !\Mod1|auto_generated|divider|divider|StageOut[30]~0_combout 
// )) ) )

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[31]~1_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[30]~0_combout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[33]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0|WideOr4~0 .extended_lut = "off";
defparam \h0|WideOr4~0 .lut_mask = 64'h0C000C003F3F3F3F;
defparam \h0|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N48
cyclonev_lcell_comb \h0|WideOr3~0 (
// Equation(s):
// \h0|WideOr3~0_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[33]~6_combout  & ( (\Mod1|auto_generated|divider|divider|StageOut[31]~1_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ) ) ) # ( 
// !\Mod1|auto_generated|divider|divider|StageOut[33]~6_combout  & ( (!\Mod1|auto_generated|divider|divider|StageOut[32]~3_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[31]~1_combout  & \Mod1|auto_generated|divider|divider|StageOut[30]~0_combout 
// )) # (\Mod1|auto_generated|divider|divider|StageOut[32]~3_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[31]~1_combout  $ (\Mod1|auto_generated|divider|divider|StageOut[30]~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[31]~1_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[30]~0_combout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[33]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0|WideOr3~0 .extended_lut = "off";
defparam \h0|WideOr3~0 .lut_mask = 64'h30C330C33F3F3F3F;
defparam \h0|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N45
cyclonev_lcell_comb \h0|WideOr2~0 (
// Equation(s):
// \h0|WideOr2~0_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[33]~6_combout  & ( ((\Mod1|auto_generated|divider|divider|StageOut[30]~0_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[32]~3_combout )) # 
// (\Mod1|auto_generated|divider|divider|StageOut[31]~1_combout ) ) ) # ( !\Mod1|auto_generated|divider|divider|StageOut[33]~6_combout  & ( ((!\Mod1|auto_generated|divider|divider|StageOut[31]~1_combout  & 
// \Mod1|auto_generated|divider|divider|StageOut[32]~3_combout )) # (\Mod1|auto_generated|divider|divider|StageOut[30]~0_combout ) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[31]~1_combout ),
	.datab(!\Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.datac(gnd),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[30]~0_combout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[33]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0|WideOr2~0 .extended_lut = "off";
defparam \h0|WideOr2~0 .lut_mask = 64'h22FF22FF77FF77FF;
defparam \h0|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N54
cyclonev_lcell_comb \h0|WideOr1~0 (
// Equation(s):
// \h0|WideOr1~0_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[32]~3_combout  & ( ((\Mod1|auto_generated|divider|divider|StageOut[31]~1_combout  & \Mod1|auto_generated|divider|divider|StageOut[30]~0_combout )) # 
// (\Mod1|auto_generated|divider|divider|StageOut[33]~6_combout ) ) ) # ( !\Mod1|auto_generated|divider|divider|StageOut[32]~3_combout  & ( ((!\Mod1|auto_generated|divider|divider|StageOut[33]~6_combout  & 
// \Mod1|auto_generated|divider|divider|StageOut[30]~0_combout )) # (\Mod1|auto_generated|divider|divider|StageOut[31]~1_combout ) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[31]~1_combout ),
	.datab(!\Mod1|auto_generated|divider|divider|StageOut[33]~6_combout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[30]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0|WideOr1~0 .extended_lut = "off";
defparam \h0|WideOr1~0 .lut_mask = 64'h5D5D5D5D37373737;
defparam \h0|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N51
cyclonev_lcell_comb \h0|WideOr0~0 (
// Equation(s):
// \h0|WideOr0~0_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[33]~6_combout  & ( (!\Mod1|auto_generated|divider|divider|StageOut[31]~1_combout  & !\Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ) ) ) # ( 
// !\Mod1|auto_generated|divider|divider|StageOut[33]~6_combout  & ( (!\Mod1|auto_generated|divider|divider|StageOut[31]~1_combout  & (\Mod1|auto_generated|divider|divider|StageOut[32]~3_combout )) # 
// (\Mod1|auto_generated|divider|divider|StageOut[31]~1_combout  & ((!\Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ) # (!\Mod1|auto_generated|divider|divider|StageOut[30]~0_combout ))) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[31]~1_combout ),
	.datab(!\Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.datac(gnd),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[30]~0_combout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[33]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0|WideOr0~0 .extended_lut = "off";
defparam \h0|WideOr0~0 .lut_mask = 64'h7766776688888888;
defparam \h0|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N0
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~29 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout  = SUM(( \SW[0]~input_o  ) + ( !VCC ) + ( !VCC ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~30  = CARRY(( \SW[0]~input_o  ) + ( !VCC ) + ( !VCC ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~31  = SHARE(VCC)

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~30 ),
	.shareout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~31 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~29 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~29 .lut_mask = 64'h0000FFFF00003333;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N3
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~25 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~25_sumout  = SUM(( !\SW[1]~input_o  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~31  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~30  ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~26  = CARRY(( !\SW[1]~input_o  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~31  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~30  ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~27  = SHARE(\SW[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~30 ),
	.sharein(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~31 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~25_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~26 ),
	.shareout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~27 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~25 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~25 .lut_mask = 64'h00000F0F0000F0F0;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N6
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~21 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout  = SUM(( \SW[2]~input_o  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~27  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~26  ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~22  = CARRY(( \SW[2]~input_o  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~27  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~26  ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~23  = SHARE(GND)

	.dataa(gnd),
	.datab(!\SW[2]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~26 ),
	.sharein(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~27 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~22 ),
	.shareout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~23 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~21 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~21 .lut_mask = 64'h0000000000003333;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N9
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~17 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout  = SUM(( !\SW[3]~input_o  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~23  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~22  ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~18  = CARRY(( !\SW[3]~input_o  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~23  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~22  ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~19  = SHARE(\SW[3]~input_o )

	.dataa(!\SW[3]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~22 ),
	.sharein(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~23 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~18 ),
	.shareout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~19 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~17 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~17 .lut_mask = 64'h000055550000AAAA;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N12
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5_sumout  = SUM(( !\SW[4]~input_o  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~19  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~18  ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6  = CARRY(( !\SW[4]~input_o  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~19  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~18  ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7  = SHARE(\SW[4]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[4]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~18 ),
	.sharein(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~19 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6 ),
	.shareout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5 .lut_mask = 64'h00000F0F0000F0F0;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N15
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9_sumout  = SUM(( \SW[5]~input_o  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6  ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~10  = CARRY(( \SW[5]~input_o  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6  ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~11  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[5]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6 ),
	.sharein(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~10 ),
	.shareout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~11 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9 .lut_mask = 64'h0000000000000F0F;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N18
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~13 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~13_sumout  = SUM(( \SW[6]~input_o  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~11  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~10  ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~14  = CARRY(( \SW[6]~input_o  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~11  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~10  ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~15  = SHARE(GND)

	.dataa(gnd),
	.datab(!\SW[6]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~10 ),
	.sharein(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~11 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~13_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~14 ),
	.shareout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~15 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~13 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~13 .lut_mask = 64'h0000000000003333;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N21
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  = SUM(( VCC ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~15  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~14 ),
	.sharein(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~15 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1 .lut_mask = 64'h000000000000FFFF;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N33
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[47]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[47]~2_combout  = ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9_sumout  & ( !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[47]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[47]~2 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[47]~2 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Mod0|auto_generated|divider|divider|StageOut[47]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N24
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[47]~3 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[47]~3_combout  = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & \SW[5]~input_o )

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datac(!\SW[5]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[47]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[47]~3 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[47]~3 .lut_mask = 64'h0303030303030303;
defparam \Mod0|auto_generated|divider|divider|StageOut[47]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N42
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_4~22 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_4~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_4~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_4~22 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_4~22 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_4~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N45
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_4~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_4~17_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout ))) # 
// (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\SW[3]~input_o )) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_4~22_cout  ))
// \Div1|auto_generated|divider|divider|op_4~18  = CARRY(( (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout ))) # 
// (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\SW[3]~input_o )) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_4~22_cout  ))

	.dataa(!\SW[3]~input_o ),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_4~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_4~17_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_4~18 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_4~17 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_4~17 .lut_mask = 64'h00000000000005F5;
defparam \Div1|auto_generated|divider|divider|op_4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N48
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_4~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_4~9_sumout  = SUM(( GND ) + ( (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5_sumout ))) # 
// (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\SW[4]~input_o )) ) + ( \Div1|auto_generated|divider|divider|op_4~18  ))
// \Div1|auto_generated|divider|divider|op_4~10  = CARRY(( GND ) + ( (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5_sumout ))) # 
// (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\SW[4]~input_o )) ) + ( \Div1|auto_generated|divider|divider|op_4~18  ))

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datac(!\SW[4]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_4~9_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_4~10 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_4~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_4~9 .lut_mask = 64'h0000FC3000000000;
defparam \Div1|auto_generated|divider|divider|op_4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N51
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_4~13 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_4~13_sumout  = SUM(( VCC ) + ( (\Mod0|auto_generated|divider|divider|StageOut[47]~3_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[47]~2_combout ) ) + ( \Div1|auto_generated|divider|divider|op_4~10  ))
// \Div1|auto_generated|divider|divider|op_4~14  = CARRY(( VCC ) + ( (\Mod0|auto_generated|divider|divider|StageOut[47]~3_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[47]~2_combout ) ) + ( \Div1|auto_generated|divider|divider|op_4~10  ))

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[47]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[47]~3_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_4~13_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_4~14 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_4~13 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_4~13 .lut_mask = 64'h0000AA000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N54
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_4~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_4~5_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~13_sumout )) # 
// (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\SW[6]~input_o ))) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_4~14  ))
// \Div1|auto_generated|divider|divider|op_4~6  = CARRY(( (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~13_sumout )) # 
// (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\SW[6]~input_o ))) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_4~14  ))

	.dataa(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~13_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datac(!\SW[6]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_4~5_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_4~6 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_4~5 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_4~5 .lut_mask = 64'h0000FFFF00004747;
defparam \Div1|auto_generated|divider|divider|op_4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N57
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_4~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_4~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_4~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_4~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N24
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[48]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[48]~4_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~13_sumout )

	.dataa(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[48]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[48]~4 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[48]~4 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \Mod0|auto_generated|divider|divider|StageOut[48]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N54
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[48]~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[48]~5_combout  = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & \SW[6]~input_o )

	.dataa(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW[6]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[48]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[48]~5 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[48]~5 .lut_mask = 64'h0055005500550055;
defparam \Mod0|auto_generated|divider|divider|StageOut[48]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N36
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[17]~7 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[17]~7_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[47]~3_combout  & ( (\Div1|auto_generated|divider|divider|op_4~13_sumout ) # (\Div1|auto_generated|divider|divider|op_4~1_sumout ) ) ) # ( 
// !\Mod0|auto_generated|divider|divider|StageOut[47]~3_combout  & ( (!\Div1|auto_generated|divider|divider|op_4~1_sumout  & ((\Div1|auto_generated|divider|divider|op_4~13_sumout ))) # (\Div1|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[47]~2_combout )) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[47]~2_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_4~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[47]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[17]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[17]~7 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[17]~7 .lut_mask = 64'h1D1D1D1D3F3F3F3F;
defparam \Div1|auto_generated|divider|divider|StageOut[17]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N27
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[46]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[46]~0_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5_sumout )

	.dataa(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[46]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[46]~0 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[46]~0 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \Mod0|auto_generated|divider|divider|StageOut[46]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N57
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[46]~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[46]~1_combout  = ( \SW[4]~input_o  & ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  ) )

	.dataa(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[46]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[46]~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[46]~1 .lut_mask = 64'h0000000055555555;
defparam \Mod0|auto_generated|divider|divider|StageOut[46]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N30
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[15]~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[15]~5_combout  = ( \Div1|auto_generated|divider|divider|op_4~1_sumout  & ( (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout )) # (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\SW[3]~input_o ))) ) ) # ( !\Div1|auto_generated|divider|divider|op_4~1_sumout  & ( 
// \Div1|auto_generated|divider|divider|op_4~17_sumout  ) )

	.dataa(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datac(!\SW[3]~input_o ),
	.datad(!\Div1|auto_generated|divider|divider|op_4~17_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[15]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[15]~5 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[15]~5 .lut_mask = 64'h00FF00FF47474747;
defparam \Div1|auto_generated|divider|divider|StageOut[15]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N30
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~26 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_5~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~26 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_5~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N33
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~21 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~21_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout ))) # 
// (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\SW[2]~input_o )) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~26_cout  ))
// \Div1|auto_generated|divider|divider|op_5~22  = CARRY(( (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout ))) # 
// (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\SW[2]~input_o )) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~26_cout  ))

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_5~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_5~21_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_5~22 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~21 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~21 .lut_mask = 64'h00000000000005F5;
defparam \Div1|auto_generated|divider|divider|op_5~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N36
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~17_sumout  = SUM(( \Div1|auto_generated|divider|divider|StageOut[15]~5_combout  ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_5~22  ))
// \Div1|auto_generated|divider|divider|op_5~18  = CARRY(( \Div1|auto_generated|divider|divider|StageOut[15]~5_combout  ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_5~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[15]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_5~18 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Div1|auto_generated|divider|divider|op_5~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N39
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~9_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_4~1_sumout  & (\Div1|auto_generated|divider|divider|op_4~9_sumout )) # (\Div1|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[46]~1_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[46]~0_combout )))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~18  ))
// \Div1|auto_generated|divider|divider|op_5~10  = CARRY(( (!\Div1|auto_generated|divider|divider|op_4~1_sumout  & (\Div1|auto_generated|divider|divider|op_4~9_sumout )) # (\Div1|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[46]~1_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[46]~0_combout )))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~18  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_4~9_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|StageOut[46]~0_combout ),
	.datac(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[46]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_5~10 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h000000000000535F;
defparam \Div1|auto_generated|divider|divider|op_5~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N42
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~13_sumout  = SUM(( \Div1|auto_generated|divider|divider|StageOut[17]~7_combout  ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_5~10  ))
// \Div1|auto_generated|divider|divider|op_5~14  = CARRY(( \Div1|auto_generated|divider|divider|StageOut[17]~7_combout  ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_5~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[17]~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_5~14 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \Div1|auto_generated|divider|divider|op_5~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N45
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~6 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~6_cout  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_4~1_sumout  & (((\Div1|auto_generated|divider|divider|op_4~5_sumout )))) # (\Div1|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[48]~5_combout )) # (\Mod0|auto_generated|divider|divider|StageOut[48]~4_combout ))) ) + ( \Div1|auto_generated|divider|divider|op_5~14  ))

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[48]~4_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_4~5_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[48]~5_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_5~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~6 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~6 .lut_mask = 64'h0000CAC00000FFFF;
defparam \Div1|auto_generated|divider|divider|op_5~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N48
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_5~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_5~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N57
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[17]~3 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[17]~3_combout  = ( \Div1|auto_generated|divider|divider|op_4~13_sumout  & ( !\Div1|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[17]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[17]~3 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[17]~3 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Div1|auto_generated|divider|divider|StageOut[17]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N39
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[17]~4 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[17]~4_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[47]~3_combout  & ( \Div1|auto_generated|divider|divider|op_4~1_sumout  ) ) # ( !\Mod0|auto_generated|divider|divider|StageOut[47]~3_combout  & ( 
// (\Mod0|auto_generated|divider|divider|StageOut[47]~2_combout  & \Div1|auto_generated|divider|divider|op_4~1_sumout ) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[47]~2_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[47]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[17]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[17]~4 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[17]~4 .lut_mask = 64'h1111111133333333;
defparam \Div1|auto_generated|divider|divider|StageOut[17]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N0
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[16]~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[16]~1_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[46]~0_combout  & ( (\Div1|auto_generated|divider|divider|op_4~1_sumout ) # (\Div1|auto_generated|divider|divider|op_4~9_sumout ) ) ) # ( 
// !\Mod0|auto_generated|divider|divider|StageOut[46]~0_combout  & ( (!\Div1|auto_generated|divider|divider|op_4~1_sumout  & ((\Div1|auto_generated|divider|divider|op_4~9_sumout ))) # (\Div1|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[46]~1_combout )) ) )

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|StageOut[46]~1_combout ),
	.datac(!\Div1|auto_generated|divider|divider|op_4~9_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[46]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[16]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[16]~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[16]~1 .lut_mask = 64'h0F330F330FFF0FFF;
defparam \Div1|auto_generated|divider|divider|StageOut[16]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N51
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[44]~6 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[44]~6_combout  = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout  & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout )

	.dataa(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[44]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[44]~6 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[44]~6 .lut_mask = 64'h5500550055005500;
defparam \Mod0|auto_generated|divider|divider|StageOut[44]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N48
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[44]~7 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[44]~7_combout  = ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ( \SW[2]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[2]~input_o ),
	.datad(gnd),
	.datae(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[44]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[44]~7 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[44]~7 .lut_mask = 64'h00000F0F00000F0F;
defparam \Mod0|auto_generated|divider|divider|StageOut[44]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N6
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_6~26 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_6~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_6~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_6~26 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_6~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_6~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N9
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_6~21 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_6~21_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~25_sumout )) # 
// (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\SW[1]~input_o ))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_6~26_cout  ))
// \Div1|auto_generated|divider|divider|op_6~22  = CARRY(( (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~25_sumout )) # 
// (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\SW[1]~input_o ))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_6~26_cout  ))

	.dataa(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~25_sumout ),
	.datab(!\SW[1]~input_o ),
	.datac(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_6~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_6~21_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_6~22 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_6~21 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_6~21 .lut_mask = 64'h0000000000005353;
defparam \Div1|auto_generated|divider|divider|op_6~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N12
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_6~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_6~17_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & (((\Div1|auto_generated|divider|divider|op_5~21_sumout )))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[44]~7_combout )) # (\Mod0|auto_generated|divider|divider|StageOut[44]~6_combout ))) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_6~22  ))
// \Div1|auto_generated|divider|divider|op_6~18  = CARRY(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & (((\Div1|auto_generated|divider|divider|op_5~21_sumout )))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[44]~7_combout )) # (\Mod0|auto_generated|divider|divider|StageOut[44]~6_combout ))) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_6~22  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|StageOut[44]~6_combout ),
	.datac(!\Div1|auto_generated|divider|divider|op_5~21_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[44]~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_6~17_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_6~18 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_6~17 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_6~17 .lut_mask = 64'h0000FFFF00001B5F;
defparam \Div1|auto_generated|divider|divider|op_6~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N15
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_6~13 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_6~13_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & ((\Div1|auto_generated|divider|divider|op_5~17_sumout ))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[15]~5_combout )) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_6~18  ))
// \Div1|auto_generated|divider|divider|op_6~14  = CARRY(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & ((\Div1|auto_generated|divider|divider|op_5~17_sumout ))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[15]~5_combout )) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_6~18  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[15]~5_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_5~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_6~13_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_6~14 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_6~13 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_6~13 .lut_mask = 64'h00000000000005AF;
defparam \Div1|auto_generated|divider|divider|op_6~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N18
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_6~9_sumout  = SUM(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & ((\Div1|auto_generated|divider|divider|op_5~9_sumout ))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[16]~1_combout )) ) + ( \Div1|auto_generated|divider|divider|op_6~14  ))
// \Div1|auto_generated|divider|divider|op_6~10  = CARRY(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & ((\Div1|auto_generated|divider|divider|op_5~9_sumout ))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[16]~1_combout )) ) + ( \Div1|auto_generated|divider|divider|op_6~14  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[16]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_5~9_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h0000FA5000000000;
defparam \Div1|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N21
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_6~6 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_6~6_cout  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & (\Div1|auto_generated|divider|divider|op_5~13_sumout )) # (\Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[17]~4_combout ) # (\Div1|auto_generated|divider|divider|StageOut[17]~3_combout )))) ) + ( \Div1|auto_generated|divider|divider|op_6~10  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_5~13_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[17]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[17]~4_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_6~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_6~6 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_6~6 .lut_mask = 64'h0000D8880000FFFF;
defparam \Div1|auto_generated|divider|divider|op_6~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N24
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_6~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_6~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N45
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[22]~0 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[22]~0_combout  = ( \Div1|auto_generated|divider|divider|op_5~9_sumout  & ( !\Div1|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_5~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[22]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[22]~0 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[22]~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Div1|auto_generated|divider|divider|StageOut[22]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N48
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[22]~2 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[22]~2_combout  = (\Div1|auto_generated|divider|divider|op_5~1_sumout  & \Div1|auto_generated|divider|divider|StageOut[16]~1_combout )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[16]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[22]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[22]~2 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[22]~2 .lut_mask = 64'h0303030303030303;
defparam \Div1|auto_generated|divider|divider|StageOut[22]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N54
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[21]~6 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[21]~6_combout  = ( \Div1|auto_generated|divider|divider|op_5~1_sumout  & ( \Div1|auto_generated|divider|divider|StageOut[15]~5_combout  ) ) # ( !\Div1|auto_generated|divider|divider|op_5~1_sumout  & ( 
// \Div1|auto_generated|divider|divider|op_5~17_sumout  ) )

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[15]~5_combout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_5~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[21]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[21]~6 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[21]~6 .lut_mask = 64'h0F0F0F0F55555555;
defparam \Div1|auto_generated|divider|divider|StageOut[21]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N3
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[20]~8 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[20]~8_combout  = ( \Div1|auto_generated|divider|divider|op_5~1_sumout  & ( (\Mod0|auto_generated|divider|divider|StageOut[44]~7_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[44]~6_combout ) ) ) # 
// ( !\Div1|auto_generated|divider|divider|op_5~1_sumout  & ( \Div1|auto_generated|divider|divider|op_5~21_sumout  ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_5~21_sumout ),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[44]~6_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[44]~7_combout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[20]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[20]~8 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[20]~8 .lut_mask = 64'h555555550FFF0FFF;
defparam \Div1|auto_generated|divider|divider|StageOut[20]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N54
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[43]~8 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[43]~8_combout  = ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~25_sumout  & ( !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  ) )

	.dataa(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[43]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[43]~8 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[43]~8 .lut_mask = 64'h00000000AAAAAAAA;
defparam \Mod0|auto_generated|divider|divider|StageOut[43]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N57
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[43]~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[43]~9_combout  = ( \SW[1]~input_o  & ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  ) )

	.dataa(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[43]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[43]~9 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[43]~9 .lut_mask = 64'h0000000055555555;
defparam \Mod0|auto_generated|divider|divider|StageOut[43]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N12
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_7~26 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_7~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_7~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_7~26 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_7~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_7~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N15
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_7~22 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_7~22_cout  = CARRY(( (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout ))) # 
// (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\SW[0]~input_o )) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_7~26_cout  ))

	.dataa(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(!\SW[0]~input_o ),
	.datac(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_7~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_7~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_7~22 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_7~22 .lut_mask = 64'h0000000000001B1B;
defparam \Div1|auto_generated|divider|divider|op_7~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N18
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_7~18 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_7~18_cout  = CARRY(( (!\Div1|auto_generated|divider|divider|op_6~1_sumout  & (((\Div1|auto_generated|divider|divider|op_6~21_sumout )))) # (\Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[43]~9_combout )) # (\Mod0|auto_generated|divider|divider|StageOut[43]~8_combout ))) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_7~22_cout  ))

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[43]~8_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_6~21_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[43]~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_7~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_7~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_7~18 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_7~18 .lut_mask = 64'h0000FFFF00001D3F;
defparam \Div1|auto_generated|divider|divider|op_7~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N21
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_7~14 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_7~14_cout  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_6~1_sumout  & ((\Div1|auto_generated|divider|divider|op_6~17_sumout ))) # (\Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[20]~8_combout )) ) + ( \Div1|auto_generated|divider|divider|op_7~18_cout  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[20]~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_6~17_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_7~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_7~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_7~14 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_7~14 .lut_mask = 64'h0000FC300000FFFF;
defparam \Div1|auto_generated|divider|divider|op_7~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N24
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_7~10 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_7~10_cout  = CARRY(( (!\Div1|auto_generated|divider|divider|op_6~1_sumout  & ((\Div1|auto_generated|divider|divider|op_6~13_sumout ))) # (\Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[21]~6_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_7~14_cout  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[21]~6_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_6~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_7~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_7~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_7~10 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_7~10 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div1|auto_generated|divider|divider|op_7~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N27
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_7~6 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_7~6_cout  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_6~1_sumout  & (\Div1|auto_generated|divider|divider|op_6~9_sumout )) # (\Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[22]~2_combout ) # (\Div1|auto_generated|divider|divider|StageOut[22]~0_combout )))) ) + ( \Div1|auto_generated|divider|divider|op_7~10_cout  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_6~9_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[22]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[22]~2_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_7~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_7~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_7~6 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_7~6 .lut_mask = 64'h0000B8880000FFFF;
defparam \Div1|auto_generated|divider|divider|op_7~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N30
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_7~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_7~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N0
cyclonev_lcell_comb \h1|WideOr6~0 (
// Equation(s):
// \h1|WideOr6~0_combout  = ( \Div1|auto_generated|divider|divider|op_7~1_sumout  & ( (!\Div1|auto_generated|divider|divider|op_6~1_sumout  & (!\Div1|auto_generated|divider|divider|op_4~1_sumout )) # (\Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// ((!\Div1|auto_generated|divider|divider|op_5~1_sumout ))) ) ) # ( !\Div1|auto_generated|divider|divider|op_7~1_sumout  & ( !\Div1|auto_generated|divider|divider|op_4~1_sumout  $ (((\Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// \Div1|auto_generated|divider|divider|op_5~1_sumout ))) ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1|WideOr6~0 .extended_lut = "off";
defparam \h1|WideOr6~0 .lut_mask = 64'hAA99AA99BB88BB88;
defparam \h1|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N3
cyclonev_lcell_comb \h1|WideOr5~0 (
// Equation(s):
// \h1|WideOr5~0_combout  = ( \Div1|auto_generated|divider|divider|op_7~1_sumout  & ( (!\Div1|auto_generated|divider|divider|op_4~1_sumout  & ((!\Div1|auto_generated|divider|divider|op_6~1_sumout ) # (!\Div1|auto_generated|divider|divider|op_5~1_sumout ))) # 
// (\Div1|auto_generated|divider|divider|op_4~1_sumout  & (!\Div1|auto_generated|divider|divider|op_6~1_sumout  & !\Div1|auto_generated|divider|divider|op_5~1_sumout )) ) ) # ( !\Div1|auto_generated|divider|divider|op_7~1_sumout  & ( 
// (!\Div1|auto_generated|divider|divider|op_6~1_sumout  & (!\Div1|auto_generated|divider|divider|op_4~1_sumout )) # (\Div1|auto_generated|divider|divider|op_6~1_sumout  & ((!\Div1|auto_generated|divider|divider|op_5~1_sumout ))) ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1|WideOr5~0 .extended_lut = "off";
defparam \h1|WideOr5~0 .lut_mask = 64'hB8B8B8B8E8E8E8E8;
defparam \h1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N36
cyclonev_lcell_comb \h1|WideOr4~0 (
// Equation(s):
// \h1|WideOr4~0_combout  = ( \Div1|auto_generated|divider|divider|op_7~1_sumout  & ( (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & (!\Div1|auto_generated|divider|divider|op_4~1_sumout )) # (\Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// ((!\Div1|auto_generated|divider|divider|op_6~1_sumout ))) ) ) # ( !\Div1|auto_generated|divider|divider|op_7~1_sumout  & ( (!\Div1|auto_generated|divider|divider|op_4~1_sumout  & ((!\Div1|auto_generated|divider|divider|op_6~1_sumout ) # 
// (!\Div1|auto_generated|divider|divider|op_5~1_sumout ))) ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1|WideOr4~0 .extended_lut = "off";
defparam \h1|WideOr4~0 .lut_mask = 64'hAA88AA88AACCAACC;
defparam \h1|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N39
cyclonev_lcell_comb \h1|WideOr3~0 (
// Equation(s):
// \h1|WideOr3~0_combout  = ( \Div1|auto_generated|divider|divider|op_7~1_sumout  & ( (!\Div1|auto_generated|divider|divider|op_6~1_sumout  & (!\Div1|auto_generated|divider|divider|op_4~1_sumout )) # (\Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// ((!\Div1|auto_generated|divider|divider|op_5~1_sumout ))) ) ) # ( !\Div1|auto_generated|divider|divider|op_7~1_sumout  & ( (!\Div1|auto_generated|divider|divider|op_4~1_sumout  & ((!\Div1|auto_generated|divider|divider|op_6~1_sumout ) # 
// (!\Div1|auto_generated|divider|divider|op_5~1_sumout ))) # (\Div1|auto_generated|divider|divider|op_4~1_sumout  & (!\Div1|auto_generated|divider|divider|op_6~1_sumout  $ (\Div1|auto_generated|divider|divider|op_5~1_sumout ))) ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1|WideOr3~0 .extended_lut = "off";
defparam \h1|WideOr3~0 .lut_mask = 64'hE9E9E9E9B8B8B8B8;
defparam \h1|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N6
cyclonev_lcell_comb \h1|WideOr2~0 (
// Equation(s):
// \h1|WideOr2~0_combout  = ( \Div1|auto_generated|divider|divider|op_7~1_sumout  & ( (!\Div1|auto_generated|divider|divider|op_6~1_sumout  & (!\Div1|auto_generated|divider|divider|op_4~1_sumout )) # (\Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// ((!\Div1|auto_generated|divider|divider|op_5~1_sumout ))) ) ) # ( !\Div1|auto_generated|divider|divider|op_7~1_sumout  )

	.dataa(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1|WideOr2~0 .extended_lut = "off";
defparam \h1|WideOr2~0 .lut_mask = 64'hFFFFFFFFBB88BB88;
defparam \h1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N9
cyclonev_lcell_comb \h1|WideOr1~0 (
// Equation(s):
// \h1|WideOr1~0_combout  = ( \Div1|auto_generated|divider|divider|op_7~1_sumout  & ( (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & (!\Div1|auto_generated|divider|divider|op_4~1_sumout )) # (\Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// ((!\Div1|auto_generated|divider|divider|op_6~1_sumout ))) ) ) # ( !\Div1|auto_generated|divider|divider|op_7~1_sumout  & ( (!\Div1|auto_generated|divider|divider|op_6~1_sumout ) # (!\Div1|auto_generated|divider|divider|op_4~1_sumout  $ 
// (\Div1|auto_generated|divider|divider|op_5~1_sumout )) ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1|WideOr1~0 .extended_lut = "off";
defparam \h1|WideOr1~0 .lut_mask = 64'hEDEDEDEDACACACAC;
defparam \h1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N42
cyclonev_lcell_comb \h1|WideOr0~0 (
// Equation(s):
// \h1|WideOr0~0_combout  = ( \Div1|auto_generated|divider|divider|op_6~1_sumout  & ( !\Div1|auto_generated|divider|divider|op_5~1_sumout  $ (!\Div1|auto_generated|divider|divider|op_4~1_sumout ) ) ) # ( !\Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// ( (\Div1|auto_generated|divider|divider|op_4~1_sumout  & ((\Div1|auto_generated|divider|divider|op_5~1_sumout ) # (\Div1|auto_generated|divider|divider|op_7~1_sumout ))) ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1|WideOr0~0 .extended_lut = "off";
defparam \h1|WideOr0~0 .lut_mask = 64'h070707073C3C3C3C;
defparam \h1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~30 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~30_cout  = CARRY(( \SW[0]~input_o  ) + ( !VCC ) + ( !VCC ))
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~31  = SHARE(VCC)

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~30_cout ),
	.shareout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~31 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~30 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~30 .lut_mask = 64'h0000FFFF00003333;
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~30 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~26 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~26_cout  = CARRY(( !\SW[1]~input_o  ) + ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~31  ) + ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~30_cout  ))
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~27  = SHARE(\SW[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~30_cout ),
	.sharein(\Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~31 ),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~26_cout ),
	.shareout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~27 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~26 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~26 .lut_mask = 64'h00000F0F0000F0F0;
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~26 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~22_cout  = CARRY(( \SW[2]~input_o  ) + ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~27  ) + ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~26_cout  ))
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~23  = SHARE(GND)

	.dataa(gnd),
	.datab(!\SW[2]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~26_cout ),
	.sharein(\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~27 ),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~22_cout ),
	.shareout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~23 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~22 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~22 .lut_mask = 64'h0000000000003333;
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~22 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~18 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~18_cout  = CARRY(( !\SW[3]~input_o  ) + ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~23  ) + ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~22_cout  ))
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~19  = SHARE(\SW[3]~input_o )

	.dataa(!\SW[3]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~22_cout ),
	.sharein(\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~23 ),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~18_cout ),
	.shareout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~19 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~18 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~18 .lut_mask = 64'h000055550000AAAA;
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~18 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~14 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~14_cout  = CARRY(( !\SW[4]~input_o  ) + ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~19  ) + ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~18_cout  ))
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~15  = SHARE(\SW[4]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[4]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~18_cout ),
	.sharein(\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~19 ),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~14_cout ),
	.shareout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~15 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~14 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~14 .lut_mask = 64'h00000F0F0000F0F0;
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~14 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N45
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_cout  = CARRY(( \SW[5]~input_o  ) + ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~15  ) + ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~14_cout  ))
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[5]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~14_cout ),
	.sharein(\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~15 ),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_cout ),
	.shareout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10 .lut_mask = 64'h0000000000000F0F;
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~6_cout  = CARRY(( \SW[6]~input_o  ) + ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11  ) + ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_cout  ))
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~7  = SHARE(GND)

	.dataa(gnd),
	.datab(!\SW[6]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_cout ),
	.sharein(\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11 ),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~6_cout ),
	.shareout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~7 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~6 .lut_mask = 64'h0000000000003333;
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~6 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N51
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  = SUM(( VCC ) + ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~7  ) + ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~6_cout ),
	.sharein(\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~7 ),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
