\hypertarget{struct__hw__enet__rdsr_1_1__hw__enet__rdsr__bitfields}{}\section{\+\_\+hw\+\_\+enet\+\_\+rdsr\+:\+:\+\_\+hw\+\_\+enet\+\_\+rdsr\+\_\+bitfields Struct Reference}
\label{struct__hw__enet__rdsr_1_1__hw__enet__rdsr__bitfields}\index{\+\_\+hw\+\_\+enet\+\_\+rdsr\+::\+\_\+hw\+\_\+enet\+\_\+rdsr\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+rdsr\+::\+\_\+hw\+\_\+enet\+\_\+rdsr\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct__hw__enet__rdsr_1_1__hw__enet__rdsr__bitfields_ae21aff1aca93aba67db76894b95aadd5}{R\+E\+S\+E\+R\+V\+E\+D0}\+: 3
\item 
uint32\+\_\+t \hyperlink{struct__hw__enet__rdsr_1_1__hw__enet__rdsr__bitfields_a1e1d29f260a5aee800d53471ea657716}{R\+\_\+\+D\+E\+S\+\_\+\+S\+T\+A\+RT}\+: 29
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+enet\+\_\+rdsr\+::\+\_\+hw\+\_\+enet\+\_\+rdsr\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+rdsr\+::\+\_\+hw\+\_\+enet\+\_\+rdsr\+\_\+bitfields}!R\+\_\+\+D\+E\+S\+\_\+\+S\+T\+A\+RT@{R\+\_\+\+D\+E\+S\+\_\+\+S\+T\+A\+RT}}
\index{R\+\_\+\+D\+E\+S\+\_\+\+S\+T\+A\+RT@{R\+\_\+\+D\+E\+S\+\_\+\+S\+T\+A\+RT}!\+\_\+hw\+\_\+enet\+\_\+rdsr\+::\+\_\+hw\+\_\+enet\+\_\+rdsr\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+rdsr\+::\+\_\+hw\+\_\+enet\+\_\+rdsr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+\_\+\+D\+E\+S\+\_\+\+S\+T\+A\+RT}{R_DES_START}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+enet\+\_\+rdsr\+::\+\_\+hw\+\_\+enet\+\_\+rdsr\+\_\+bitfields\+::\+R\+\_\+\+D\+E\+S\+\_\+\+S\+T\+A\+RT}\hypertarget{struct__hw__enet__rdsr_1_1__hw__enet__rdsr__bitfields_a1e1d29f260a5aee800d53471ea657716}{}\label{struct__hw__enet__rdsr_1_1__hw__enet__rdsr__bitfields_a1e1d29f260a5aee800d53471ea657716}
\mbox{[}31\+:3\mbox{]} \index{\+\_\+hw\+\_\+enet\+\_\+rdsr\+::\+\_\+hw\+\_\+enet\+\_\+rdsr\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+rdsr\+::\+\_\+hw\+\_\+enet\+\_\+rdsr\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!\+\_\+hw\+\_\+enet\+\_\+rdsr\+::\+\_\+hw\+\_\+enet\+\_\+rdsr\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+rdsr\+::\+\_\+hw\+\_\+enet\+\_\+rdsr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+enet\+\_\+rdsr\+::\+\_\+hw\+\_\+enet\+\_\+rdsr\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct__hw__enet__rdsr_1_1__hw__enet__rdsr__bitfields_ae21aff1aca93aba67db76894b95aadd5}{}\label{struct__hw__enet__rdsr_1_1__hw__enet__rdsr__bitfields_ae21aff1aca93aba67db76894b95aadd5}
\mbox{[}2\+:0\mbox{]} 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+enet.\+h\end{DoxyCompactItemize}
