

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_8_2_5_3_0_ap_fixed_16_4_5_3_0_config2_s'
================================================================
* Date:           Wed Jul 19 12:53:36 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg225-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.282 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       26|       26|  0.137 us|  0.137 us|   27|   27|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 27, depth = 27


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 1
  Pipeline-0 : II = 27, D = 27, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.28>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read69 = read i80 @_ssdm_op_Read.ap_auto.i80, i80 %p_read" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 28 'read' 'p_read69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i80 %p_read69" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 29 'trunc' 'trunc_ln38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln38_1 = partselect i8 @_ssdm_op_PartSelect.i8.i80.i32.i32, i80 %p_read69, i32 8, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 30 'partselect' 'trunc_ln38_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln38_2 = partselect i8 @_ssdm_op_PartSelect.i8.i80.i32.i32, i80 %p_read69, i32 16, i32 23" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 31 'partselect' 'trunc_ln38_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln38_3 = partselect i8 @_ssdm_op_PartSelect.i8.i80.i32.i32, i80 %p_read69, i32 24, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 32 'partselect' 'trunc_ln38_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln38_4 = partselect i8 @_ssdm_op_PartSelect.i8.i80.i32.i32, i80 %p_read69, i32 32, i32 39" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 33 'partselect' 'trunc_ln38_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln38_5 = partselect i8 @_ssdm_op_PartSelect.i8.i80.i32.i32, i80 %p_read69, i32 40, i32 47" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 34 'partselect' 'trunc_ln38_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln38_6 = partselect i8 @_ssdm_op_PartSelect.i8.i80.i32.i32, i80 %p_read69, i32 48, i32 55" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 35 'partselect' 'trunc_ln38_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln1171_36 = sext i8 %trunc_ln38_6"   --->   Operation 36 'sext' 'sext_ln1171_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (5.28ns)   --->   "%mul_ln1171_18 = mul i15 %sext_ln1171_36, i15 32729"   --->   Operation 37 'mul' 'mul_ln1171_18' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln717_27 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_18, i32 1, i32 14"   --->   Operation 38 'partselect' 'trunc_ln717_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln38_7 = partselect i8 @_ssdm_op_PartSelect.i8.i80.i32.i32, i80 %p_read69, i32 56, i32 63" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 39 'partselect' 'trunc_ln38_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln38_8 = partselect i8 @_ssdm_op_PartSelect.i8.i80.i32.i32, i80 %p_read69, i32 64, i32 71" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 40 'partselect' 'trunc_ln38_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln38_9 = partselect i8 @_ssdm_op_PartSelect.i8.i80.i32.i32, i80 %p_read69, i32 72, i32 79" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 41 'partselect' 'trunc_ln38_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln717_43 = partselect i7 @_ssdm_op_PartSelect.i7.i80.i32.i32, i80 %p_read69, i32 73, i32 79"   --->   Operation 42 'partselect' 'trunc_ln717_43' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.28>
ST_2 : Operation 43 [1/1] (5.28ns)   --->   "%mul_ln1171_19 = mul i15 %sext_ln1171_36, i15 49"   --->   Operation 43 'mul' 'mul_ln1171_19' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln717_29 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_19, i32 1, i32 14"   --->   Operation 44 'partselect' 'trunc_ln717_29' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.28>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln1171_41 = sext i8 %trunc_ln38_7"   --->   Operation 45 'sext' 'sext_ln1171_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (5.28ns)   --->   "%mul_ln1171_20 = mul i15 %sext_ln1171_41, i15 55"   --->   Operation 46 'mul' 'mul_ln1171_20' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln717_33 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_20, i32 1, i32 14"   --->   Operation 47 'partselect' 'trunc_ln717_33' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.28>
ST_4 : Operation 48 [1/1] (5.28ns)   --->   "%mul_ln1171_21 = mul i15 %sext_ln1171_41, i15 38"   --->   Operation 48 'mul' 'mul_ln1171_21' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln717_34 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_21, i32 1, i32 14"   --->   Operation 49 'partselect' 'trunc_ln717_34' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.28>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln1171_75 = sext i14 %trunc_ln717_29"   --->   Operation 50 'sext' 'sext_ln1171_75' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln1171_43 = sext i8 %trunc_ln38_7"   --->   Operation 51 'sext' 'sext_ln1171_43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln1171_79 = sext i14 %trunc_ln717_34"   --->   Operation 52 'sext' 'sext_ln1171_79' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (5.28ns)   --->   "%mul_ln1171_22 = mul i13 %sext_ln1171_43, i13 11"   --->   Operation 53 'mul' 'mul_ln1171_22' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln717_36 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_22, i32 1, i32 12"   --->   Operation 54 'partselect' 'trunc_ln717_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (1.52ns)   --->   "%add_ln712_32 = add i15 %sext_ln1171_75, i15 %sext_ln1171_79"   --->   Operation 55 'add' 'add_ln712_32' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.28>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%r_V_87 = sext i8 %trunc_ln38_8" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 56 'sext' 'r_V_87' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (5.28ns)   --->   "%mul_ln1171_24 = mul i16 %r_V_87, i16 67"   --->   Operation 57 'mul' 'mul_ln1171_24' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln717_38 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %mul_ln1171_24, i32 1, i32 15"   --->   Operation 58 'partselect' 'trunc_ln717_38' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 5.28>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln1171_47 = sext i8 %trunc_ln38_8"   --->   Operation 59 'sext' 'sext_ln1171_47' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln717_6 = sext i15 %trunc_ln717_38"   --->   Operation 60 'sext' 'sext_ln717_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (5.28ns)   --->   "%mul_ln1171_25 = mul i14 %sext_ln1171_47, i14 16363"   --->   Operation 61 'mul' 'mul_ln1171_25' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln717_39 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_25, i32 1, i32 13"   --->   Operation 62 'partselect' 'trunc_ln717_39' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln1171_51 = sext i7 %trunc_ln717_43"   --->   Operation 63 'sext' 'sext_ln1171_51' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (1.48ns)   --->   "%add_ln712_24 = add i11 %sext_ln1171_51, i11 1408"   --->   Operation 64 'add' 'add_ln712_24' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln712 = sext i11 %add_ln712_24"   --->   Operation 65 'sext' 'sext_ln712' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (1.53ns)   --->   "%add_ln712_25 = add i16 %sext_ln712, i16 %sext_ln717_6"   --->   Operation 66 'add' 'add_ln712_25' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.28>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln1171_29 = sext i8 %trunc_ln38_5"   --->   Operation 67 'sext' 'sext_ln1171_29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_5, i2 0"   --->   Operation 68 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln1171_54 = sext i10 %tmp_s"   --->   Operation 69 'sext' 'sext_ln1171_54' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (1.41ns)   --->   "%sub_ln1171_27 = sub i11 %sext_ln1171_29, i11 %sext_ln1171_54"   --->   Operation 70 'sub' 'sub_ln1171_27' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln717_22 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_27, i32 1, i32 10"   --->   Operation 71 'partselect' 'trunc_ln717_22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%shl_ln1171_12 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_5, i3 0"   --->   Operation 72 'bitconcatenate' 'shl_ln1171_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln1171_32 = sext i11 %shl_ln1171_12"   --->   Operation 73 'sext' 'sext_ln1171_32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%shl_ln1171_13 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_5, i1 0"   --->   Operation 74 'bitconcatenate' 'shl_ln1171_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln1171_33 = sext i9 %shl_ln1171_13"   --->   Operation 75 'sext' 'sext_ln1171_33' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (1.48ns)   --->   "%sub_ln1171_16 = sub i12 %sext_ln1171_33, i12 %sext_ln1171_32"   --->   Operation 76 'sub' 'sub_ln1171_16' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln717_26 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_16, i32 1, i32 11"   --->   Operation 77 'partselect' 'trunc_ln717_26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln1171_34 = sext i8 %trunc_ln38_6"   --->   Operation 78 'sext' 'sext_ln1171_34' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln1171_35 = sext i8 %trunc_ln38_6"   --->   Operation 79 'sext' 'sext_ln1171_35' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%shl_ln1171_14 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_6, i4 0"   --->   Operation 80 'bitconcatenate' 'shl_ln1171_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln1171_37 = sext i12 %shl_ln1171_14"   --->   Operation 81 'sext' 'sext_ln1171_37' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%shl_ln1171_15 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_6, i2 0"   --->   Operation 82 'bitconcatenate' 'shl_ln1171_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln1171_38 = sext i10 %shl_ln1171_15"   --->   Operation 83 'sext' 'sext_ln1171_38' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (1.54ns)   --->   "%sub_ln1171_17 = sub i13 %sext_ln1171_38, i13 %sext_ln1171_37"   --->   Operation 84 'sub' 'sub_ln1171_17' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln717_28 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_17, i32 1, i32 12"   --->   Operation 85 'partselect' 'trunc_ln717_28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln1171_74 = sext i12 %trunc_ln717_28"   --->   Operation 86 'sext' 'sext_ln1171_74' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%shl_ln1171_16 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln38_6, i5 0"   --->   Operation 87 'bitconcatenate' 'shl_ln1171_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln1171_39 = sext i13 %shl_ln1171_16"   --->   Operation 88 'sext' 'sext_ln1171_39' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_18 = sub i14 0, i14 %sext_ln1171_39"   --->   Operation 89 'sub' 'sub_ln1171_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 90 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%sub_ln1171_19 = sub i14 %sub_ln1171_18, i14 %sext_ln1171_34"   --->   Operation 90 'sub' 'sub_ln1171_19' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln717_30 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_19, i32 1, i32 13"   --->   Operation 91 'partselect' 'trunc_ln717_30' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%shl_ln1171_17 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_6, i3 0"   --->   Operation 92 'bitconcatenate' 'shl_ln1171_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln1171_40 = sext i11 %shl_ln1171_17"   --->   Operation 93 'sext' 'sext_ln1171_40' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_20 = sub i12 0, i12 %sext_ln1171_40"   --->   Operation 94 'sub' 'sub_ln1171_20' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 95 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%sub_ln1171_21 = sub i12 %sub_ln1171_20, i12 %sext_ln1171_35"   --->   Operation 95 'sub' 'sub_ln1171_21' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln717_31 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_21, i32 1, i32 11"   --->   Operation 96 'partselect' 'trunc_ln717_31' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln1171_42 = sext i8 %trunc_ln38_7"   --->   Operation 97 'sext' 'sext_ln1171_42' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%shl_ln1171_18 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln38_7, i5 0"   --->   Operation 98 'bitconcatenate' 'shl_ln1171_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln1171_44 = sext i13 %shl_ln1171_18"   --->   Operation 99 'sext' 'sext_ln1171_44' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (1.53ns)   --->   "%sub_ln1171_22 = sub i14 0, i14 %sext_ln1171_44"   --->   Operation 100 'sub' 'sub_ln1171_22' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (1.52ns)   --->   "%sub_ln1171_23 = sub i14 %sub_ln1171_22, i14 %sext_ln1171_42"   --->   Operation 101 'sub' 'sub_ln1171_23' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln717_32 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_23, i32 1, i32 13"   --->   Operation 102 'partselect' 'trunc_ln717_32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln1171_78 = sext i14 %trunc_ln717_33"   --->   Operation 103 'sext' 'sext_ln1171_78' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%shl_ln1171_19 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_7, i2 0"   --->   Operation 104 'bitconcatenate' 'shl_ln1171_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln1171_45 = sext i10 %shl_ln1171_19"   --->   Operation 105 'sext' 'sext_ln1171_45' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (1.52ns)   --->   "%sub_ln1171_24 = sub i14 %sub_ln1171_22, i14 %sext_ln1171_45"   --->   Operation 106 'sub' 'sub_ln1171_24' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln717_35 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_24, i32 1, i32 13"   --->   Operation 107 'partselect' 'trunc_ln717_35' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln1171_46 = sext i8 %trunc_ln38_8"   --->   Operation 108 'sext' 'sext_ln1171_46' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (5.28ns)   --->   "%mul_ln1171_26 = mul i15 %sext_ln1171_46, i15 32714"   --->   Operation 109 'mul' 'mul_ln1171_26' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln717_40 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_26, i32 1, i32 14"   --->   Operation 110 'partselect' 'trunc_ln717_40' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (1.52ns)   --->   "%add_ln712_22 = add i15 %sext_ln1171_74, i15 %sext_ln1171_78"   --->   Operation 111 'add' 'add_ln712_22' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.28>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln1171_71 = sext i10 %trunc_ln717_22"   --->   Operation 112 'sext' 'sext_ln1171_71' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln38_5 = sext i11 %trunc_ln717_26" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 113 'sext' 'sext_ln38_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln1171_73 = sext i14 %trunc_ln717_27"   --->   Operation 114 'sext' 'sext_ln1171_73' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln1171_76 = sext i13 %trunc_ln717_30"   --->   Operation 115 'sext' 'sext_ln1171_76' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln38_6 = sext i11 %trunc_ln717_31" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 116 'sext' 'sext_ln38_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln1171_77 = sext i13 %trunc_ln717_32"   --->   Operation 117 'sext' 'sext_ln1171_77' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln1171_80 = sext i13 %trunc_ln717_35"   --->   Operation 118 'sext' 'sext_ln1171_80' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln38_7 = sext i12 %trunc_ln717_36" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 119 'sext' 'sext_ln38_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln1171_82 = sext i14 %trunc_ln717_40"   --->   Operation 120 'sext' 'sext_ln1171_82' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln1171_50 = sext i8 %trunc_ln38_9"   --->   Operation 121 'sext' 'sext_ln1171_50' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (5.28ns)   --->   "%mul_ln1171_28 = mul i15 %sext_ln1171_50, i15 32724"   --->   Operation 122 'mul' 'mul_ln1171_28' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln717_42 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_28, i32 1, i32 14"   --->   Operation 123 'partselect' 'trunc_ln717_42' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_12 = add i15 %sext_ln1171_73, i15 %sext_ln1171_77"   --->   Operation 124 'add' 'add_ln712_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 125 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_13 = add i15 %add_ln712_12, i15 %sext_ln1171_71"   --->   Operation 125 'add' 'add_ln712_13' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 126 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_42 = add i15 %sext_ln1171_80, i15 %sext_ln1171_82"   --->   Operation 126 'add' 'add_ln712_42' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 127 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_43 = add i15 %add_ln712_42, i15 %sext_ln1171_76"   --->   Operation 127 'add' 'add_ln712_43' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 128 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_52 = add i13 %sext_ln38_6, i13 %sext_ln38_7"   --->   Operation 128 'add' 'add_ln712_52' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 129 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_53 = add i13 %add_ln712_52, i13 %sext_ln38_5"   --->   Operation 129 'add' 'add_ln712_53' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 5.28>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln1171_49 = sext i8 %trunc_ln38_9"   --->   Operation 130 'sext' 'sext_ln1171_49' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (5.28ns)   --->   "%mul_ln1171_29 = mul i14 %sext_ln1171_49, i14 22"   --->   Operation 131 'mul' 'mul_ln1171_29' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln717_44 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_29, i32 1, i32 13"   --->   Operation 132 'partselect' 'trunc_ln717_44' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 5.28>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%r_V_0 = sext i8 %trunc_ln38" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 133 'sext' 'r_V_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (5.28ns)   --->   "%mul_ln1171 = mul i16 %r_V_0, i16 65465"   --->   Operation 134 'mul' 'mul_ln1171' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln717_s = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %mul_ln1171, i32 1, i32 15"   --->   Operation 135 'partselect' 'trunc_ln717_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln1171_81 = sext i13 %trunc_ln717_39"   --->   Operation 136 'sext' 'sext_ln1171_81' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln1171_83 = sext i13 %trunc_ln717_44"   --->   Operation 137 'sext' 'sext_ln1171_83' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (1.53ns)   --->   "%add_ln712_34 = add i14 %sext_ln1171_83, i14 16096"   --->   Operation 138 'add' 'add_ln712_34' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln712_18 = sext i14 %add_ln712_34"   --->   Operation 139 'sext' 'sext_ln712_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 140 [1/1] (1.52ns)   --->   "%add_ln712_35 = add i15 %sext_ln712_18, i15 %sext_ln1171_81"   --->   Operation 140 'add' 'add_ln712_35' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.28>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i8 %trunc_ln38"   --->   Operation 141 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (5.28ns)   --->   "%mul_ln1171_6 = mul i14 %sext_ln1171, i14 21"   --->   Operation 142 'mul' 'mul_ln1171_6' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln717_5 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_6, i32 1, i32 13"   --->   Operation 143 'partselect' 'trunc_ln717_5' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 5.28>
ST_13 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln1171_12 = sext i8 %trunc_ln38_1"   --->   Operation 144 'sext' 'sext_ln1171_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 145 [1/1] (5.28ns)   --->   "%mul_ln1171_7 = mul i15 %sext_ln1171_12, i15 52"   --->   Operation 145 'mul' 'mul_ln1171_7' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln717_7 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_7, i32 1, i32 14"   --->   Operation 146 'partselect' 'trunc_ln717_7' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 5.28>
ST_14 : Operation 147 [1/1] (0.00ns)   --->   "%r_V_1 = sext i8 %trunc_ln38_1" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 147 'sext' 'r_V_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 148 [1/1] (5.28ns)   --->   "%mul_ln1171_8 = mul i16 %r_V_1, i16 81"   --->   Operation 148 'mul' 'mul_ln1171_8' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln717_8 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %mul_ln1171_8, i32 1, i32 15"   --->   Operation 149 'partselect' 'trunc_ln717_8' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 5.28>
ST_15 : Operation 150 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38, i3 0"   --->   Operation 150 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln1171_5 = sext i11 %shl_ln"   --->   Operation 151 'sext' 'sext_ln1171_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 152 [1/1] (0.00ns)   --->   "%shl_ln1171_9 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38, i1 0"   --->   Operation 152 'bitconcatenate' 'shl_ln1171_9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln1171_6 = sext i9 %shl_ln1171_9"   --->   Operation 153 'sext' 'sext_ln1171_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln1171_7 = sext i9 %shl_ln1171_9"   --->   Operation 154 'sext' 'sext_ln1171_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 155 [1/1] (1.48ns)   --->   "%add_ln1171 = add i12 %sext_ln1171_5, i12 %sext_ln1171_7"   --->   Operation 155 'add' 'add_ln1171' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln1171, i32 1, i32 11"   --->   Operation 156 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln1171_56 = sext i11 %trunc_ln7"   --->   Operation 157 'sext' 'sext_ln1171_56' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln717 = sext i15 %trunc_ln717_s"   --->   Operation 158 'sext' 'sext_ln717' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 159 [1/1] (0.00ns)   --->   "%shl_ln1171_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38, i4 0"   --->   Operation 159 'bitconcatenate' 'shl_ln1171_s' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln1171_8 = sext i12 %shl_ln1171_s"   --->   Operation 160 'sext' 'sext_ln1171_8' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 161 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171 = sub i13 0, i13 %sext_ln1171_8"   --->   Operation 161 'sub' 'sub_ln1171' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 162 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%sub_ln1171_3 = sub i13 %sub_ln1171, i13 %sext_ln1171_6"   --->   Operation 162 'sub' 'sub_ln1171_3' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln717_4 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_3, i32 1, i32 12"   --->   Operation 163 'partselect' 'trunc_ln717_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 164 [1/1] (0.00ns)   --->   "%shl_ln1171_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38, i2 0"   --->   Operation 164 'bitconcatenate' 'shl_ln1171_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln1171_9 = sext i10 %shl_ln1171_1"   --->   Operation 165 'sext' 'sext_ln1171_9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 166 [1/1] (1.54ns)   --->   "%sub_ln1171_4 = sub i13 %sext_ln1171_8, i13 %sext_ln1171_9"   --->   Operation 166 'sub' 'sub_ln1171_4' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln717_6 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_4, i32 1, i32 12"   --->   Operation 167 'partselect' 'trunc_ln717_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln38 = sext i12 %trunc_ln717_6" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 168 'sext' 'sext_ln38' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln1171_10 = sext i8 %trunc_ln38_1"   --->   Operation 169 'sext' 'sext_ln1171_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln1171_11 = sext i8 %trunc_ln38_1"   --->   Operation 170 'sext' 'sext_ln1171_11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln1171_59 = sext i14 %trunc_ln717_7"   --->   Operation 171 'sext' 'sext_ln1171_59' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln717_1 = sext i15 %trunc_ln717_8"   --->   Operation 172 'sext' 'sext_ln717_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 173 [1/1] (5.28ns)   --->   "%mul_ln1171_9 = mul i14 %sext_ln1171_11, i14 26"   --->   Operation 173 'mul' 'mul_ln1171_9' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln717_9 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_9, i32 1, i32 13"   --->   Operation 174 'partselect' 'trunc_ln717_9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_1, i3 0"   --->   Operation 175 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln1171_13 = sext i11 %tmp_5"   --->   Operation 176 'sext' 'sext_ln1171_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 177 [1/1] (1.48ns)   --->   "%sub_ln1171_26 = sub i12 %sext_ln1171_10, i12 %sext_ln1171_13"   --->   Operation 177 'sub' 'sub_ln1171_26' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln717_2 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_26, i32 1, i32 11"   --->   Operation 178 'partselect' 'trunc_ln717_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln38_1 = sext i11 %trunc_ln717_2" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 179 'sext' 'sext_ln38_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 180 [1/1] (1.52ns)   --->   "%add_ln712 = add i15 %sext_ln1171_56, i15 %sext_ln1171_59"   --->   Operation 180 'add' 'add_ln712' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 181 [1/1] (1.53ns)   --->   "%add_ln712_18 = add i16 %sext_ln717, i16 %sext_ln717_1"   --->   Operation 181 'add' 'add_ln712_18' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 182 [1/1] (1.54ns)   --->   "%add_ln712_48 = add i13 %sext_ln38, i13 %sext_ln38_1"   --->   Operation 182 'add' 'add_ln712_48' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.28>
ST_16 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln1171_57 = sext i12 %trunc_ln717_4"   --->   Operation 183 'sext' 'sext_ln1171_57' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln1171_60 = sext i13 %trunc_ln717_9"   --->   Operation 184 'sext' 'sext_ln1171_60' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 185 [1/1] (5.28ns)   --->   "%mul_ln1171_10 = mul i15 %sext_ln1171_12, i15 53"   --->   Operation 185 'mul' 'mul_ln1171_10' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 186 [1/1] (0.00ns)   --->   "%trunc_ln717_1 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_10, i32 1, i32 14"   --->   Operation 186 'partselect' 'trunc_ln717_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 187 [1/1] (0.00ns)   --->   "%shl_ln1171_11 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_5, i4 0"   --->   Operation 187 'bitconcatenate' 'shl_ln1171_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln1171_30 = sext i12 %shl_ln1171_11"   --->   Operation 188 'sext' 'sext_ln1171_30' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 189 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_14 = sub i13 0, i13 %sext_ln1171_30"   --->   Operation 189 'sub' 'sub_ln1171_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln1171_31 = sext i10 %tmp_s"   --->   Operation 190 'sext' 'sext_ln1171_31' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 191 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%sub_ln1171_15 = sub i13 %sub_ln1171_14, i13 %sext_ln1171_31"   --->   Operation 191 'sub' 'sub_ln1171_15' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln717_25 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_15, i32 1, i32 12"   --->   Operation 192 'partselect' 'trunc_ln717_25' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 193 [1/1] (1.53ns)   --->   "%add_ln712_28 = add i14 %sext_ln1171_57, i14 %sext_ln1171_60"   --->   Operation 193 'add' 'add_ln712_28' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.28>
ST_17 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln1171_58 = sext i13 %trunc_ln717_5"   --->   Operation 194 'sext' 'sext_ln1171_58' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln1171_61 = sext i14 %trunc_ln717_1"   --->   Operation 195 'sext' 'sext_ln1171_61' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 196 [1/1] (0.00ns)   --->   "%r_V_2 = sext i8 %trunc_ln38_2" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 196 'sext' 'r_V_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 197 [1/1] (5.28ns)   --->   "%mul_ln1171_11 = mul i16 %r_V_2, i16 65467"   --->   Operation 197 'mul' 'mul_ln1171_11' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln717_3 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %mul_ln1171_11, i32 1, i32 15"   --->   Operation 198 'partselect' 'trunc_ln717_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 199 [1/1] (0.00ns)   --->   "%shl_ln1171_6 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_3, i4 0"   --->   Operation 199 'bitconcatenate' 'shl_ln1171_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln1171_21 = sext i12 %shl_ln1171_6"   --->   Operation 200 'sext' 'sext_ln1171_21' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 201 [1/1] (1.54ns)   --->   "%sub_ln1171_9 = sub i13 0, i13 %sext_ln1171_21"   --->   Operation 201 'sub' 'sub_ln1171_9' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 202 [1/1] (0.00ns)   --->   "%trunc_ln717_16 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_9, i32 1, i32 12"   --->   Operation 202 'partselect' 'trunc_ln717_16' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln1171_67 = sext i12 %trunc_ln717_16"   --->   Operation 203 'sext' 'sext_ln1171_67' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln1171_22 = sext i8 %trunc_ln38_4"   --->   Operation 204 'sext' 'sext_ln1171_22' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln1171_72 = sext i12 %trunc_ln717_25"   --->   Operation 205 'sext' 'sext_ln1171_72' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 206 [1/1] (0.00ns)   --->   "%shl_ln1171_20 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_9, i3 0"   --->   Operation 206 'bitconcatenate' 'shl_ln1171_20' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln1171_52 = sext i11 %shl_ln1171_20"   --->   Operation 207 'sext' 'sext_ln1171_52' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 208 [1/1] (0.00ns)   --->   "%shl_ln1171_21 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_9, i1 0"   --->   Operation 208 'bitconcatenate' 'shl_ln1171_21' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln1171_53 = sext i9 %shl_ln1171_21"   --->   Operation 209 'sext' 'sext_ln1171_53' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 210 [1/1] (1.48ns)   --->   "%sub_ln1171_25 = sub i12 %sext_ln1171_53, i12 %sext_ln1171_52"   --->   Operation 210 'sub' 'sub_ln1171_25' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln717_45 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_25, i32 1, i32 11"   --->   Operation 211 'partselect' 'trunc_ln717_45' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln1171_84 = sext i11 %trunc_ln717_45"   --->   Operation 212 'sext' 'sext_ln1171_84' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 213 [1/1] (1.52ns)   --->   "%add_ln712_38 = add i15 %sext_ln1171_58, i15 %sext_ln1171_61"   --->   Operation 213 'add' 'add_ln712_38' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 214 [1/1] (1.54ns)   --->   "%add_ln712_39 = add i13 %sext_ln1171_67, i13 %sext_ln1171_72"   --->   Operation 214 'add' 'add_ln712_39' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 215 [1/1] (1.36ns)   --->   "%add_ln712_44 = add i10 %sext_ln1171_22, i10 768"   --->   Operation 215 'add' 'add_ln712_44' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln712 = zext i10 %add_ln712_44"   --->   Operation 216 'zext' 'zext_ln712' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 217 [1/1] (1.48ns)   --->   "%add_ln712_45 = add i12 %zext_ln712, i12 %sext_ln1171_84"   --->   Operation 217 'add' 'add_ln712_45' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.28>
ST_18 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln1171_14 = sext i8 %trunc_ln38_2"   --->   Operation 218 'sext' 'sext_ln1171_14' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln717_2 = sext i15 %trunc_ln717_3"   --->   Operation 219 'sext' 'sext_ln717_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 220 [1/1] (5.28ns)   --->   "%mul_ln1171_12 = mul i14 %sext_ln1171_14, i14 26"   --->   Operation 220 'mul' 'mul_ln1171_12' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln717_11 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_12, i32 1, i32 13"   --->   Operation 221 'partselect' 'trunc_ln717_11' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 222 [1/1] (0.00ns)   --->   "%shl_ln1171_8 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_4, i4 0"   --->   Operation 222 'bitconcatenate' 'shl_ln1171_8' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln1171_26 = sext i12 %shl_ln1171_8"   --->   Operation 223 'sext' 'sext_ln1171_26' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 224 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_12 = sub i13 0, i13 %sext_ln1171_26"   --->   Operation 224 'sub' 'sub_ln1171_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 225 [1/1] (0.00ns)   --->   "%shl_ln1171_10 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_4, i1 0"   --->   Operation 225 'bitconcatenate' 'shl_ln1171_10' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln1171_27 = sext i9 %shl_ln1171_10"   --->   Operation 226 'sext' 'sext_ln1171_27' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 227 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%sub_ln1171_13 = sub i13 %sub_ln1171_12, i13 %sext_ln1171_27"   --->   Operation 227 'sub' 'sub_ln1171_13' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 228 [1/1] (0.00ns)   --->   "%trunc_ln717_21 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_13, i32 1, i32 12"   --->   Operation 228 'partselect' 'trunc_ln717_21' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln712_21 = sext i13 %add_ln712_39"   --->   Operation 229 'sext' 'sext_ln712_21' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 230 [1/1] (1.53ns)   --->   "%add_ln712_40 = add i16 %sext_ln712_21, i16 %sext_ln717_2"   --->   Operation 230 'add' 'add_ln712_40' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln712_22 = sext i15 %add_ln712_43"   --->   Operation 231 'sext' 'sext_ln712_22' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln712_23 = sext i12 %add_ln712_45"   --->   Operation 232 'sext' 'sext_ln712_23' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 233 [1/1] (1.53ns)   --->   "%add_ln712_46 = add i16 %sext_ln712_23, i16 %sext_ln712_22"   --->   Operation 233 'add' 'add_ln712_46' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.28>
ST_19 : Operation 234 [1/1] (0.00ns)   --->   "%shl_ln1171_2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln38_2, i5 0"   --->   Operation 234 'bitconcatenate' 'shl_ln1171_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln1171_15 = sext i13 %shl_ln1171_2"   --->   Operation 235 'sext' 'sext_ln1171_15' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 236 [1/1] (1.53ns)   --->   "%add_ln1171_1 = add i14 %sext_ln1171_15, i14 %sext_ln1171_14"   --->   Operation 236 'add' 'add_ln1171_1' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 237 [1/1] (0.00ns)   --->   "%trunc_ln717_10 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %add_ln1171_1, i32 1, i32 13"   --->   Operation 237 'partselect' 'trunc_ln717_10' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 238 [1/1] (5.28ns)   --->   "%mul_ln1171_13 = mul i14 %sext_ln1171_14, i14 27"   --->   Operation 238 'mul' 'mul_ln1171_13' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 239 [1/1] (0.00ns)   --->   "%trunc_ln717_12 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_13, i32 1, i32 13"   --->   Operation 239 'partselect' 'trunc_ln717_12' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 240 [1/1] (0.00ns)   --->   "%shl_ln1171_4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_3, i2 0"   --->   Operation 240 'bitconcatenate' 'shl_ln1171_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln1171_18 = sext i10 %shl_ln1171_4"   --->   Operation 241 'sext' 'sext_ln1171_18' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 242 [1/1] (1.41ns)   --->   "%sub_ln1171_10 = sub i11 0, i11 %sext_ln1171_18"   --->   Operation 242 'sub' 'sub_ln1171_10' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 243 [1/1] (0.00ns)   --->   "%trunc_ln717_17 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_10, i32 1, i32 10"   --->   Operation 243 'partselect' 'trunc_ln717_17' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln38_3 = sext i10 %trunc_ln717_17" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 244 'sext' 'sext_ln38_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln38_4 = sext i12 %trunc_ln717_21" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 245 'sext' 'sext_ln38_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln712_20 = sext i15 %add_ln712_38"   --->   Operation 246 'sext' 'sext_ln712_20' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 247 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_41 = add i16 %add_ln712_40, i16 %sext_ln712_20"   --->   Operation 247 'add' 'add_ln712_41' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 248 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_47 = add i16 %add_ln712_46, i16 %add_ln712_41"   --->   Operation 248 'add' 'add_ln712_47' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 249 [1/1] (1.54ns)   --->   "%add_ln712_49 = add i13 %sext_ln38_3, i13 %sext_ln38_4"   --->   Operation 249 'add' 'add_ln712_49' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.28>
ST_20 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln38_2 = sext i13 %trunc_ln717_12" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 250 'sext' 'sext_ln38_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln1171_16 = sext i8 %trunc_ln38_3"   --->   Operation 251 'sext' 'sext_ln1171_16' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 252 [1/1] (0.00ns)   --->   "%shl_ln1171_3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln38_3, i5 0"   --->   Operation 252 'bitconcatenate' 'shl_ln1171_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln1171_17 = sext i13 %shl_ln1171_3"   --->   Operation 253 'sext' 'sext_ln1171_17' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln1171_19 = sext i10 %shl_ln1171_4"   --->   Operation 254 'sext' 'sext_ln1171_19' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 255 [1/1] (1.53ns)   --->   "%sub_ln1171_5 = sub i14 %sext_ln1171_19, i14 %sext_ln1171_17"   --->   Operation 255 'sub' 'sub_ln1171_5' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 256 [1/1] (0.00ns)   --->   "%trunc_ln717_13 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_5, i32 1, i32 13"   --->   Operation 256 'partselect' 'trunc_ln717_13' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 257 [1/1] (0.00ns)   --->   "%shl_ln1171_5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_3, i3 0"   --->   Operation 257 'bitconcatenate' 'shl_ln1171_5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln1171_20 = sext i11 %shl_ln1171_5"   --->   Operation 258 'sext' 'sext_ln1171_20' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 259 [1/1] (1.53ns)   --->   "%sub_ln1171_6 = sub i14 %sext_ln1171_17, i14 %sext_ln1171_20"   --->   Operation 259 'sub' 'sub_ln1171_6' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 260 [1/1] (0.00ns)   --->   "%trunc_ln717_14 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_6, i32 1, i32 13"   --->   Operation 260 'partselect' 'trunc_ln717_14' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln1171_65 = sext i13 %trunc_ln717_14"   --->   Operation 261 'sext' 'sext_ln1171_65' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 262 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_7 = sub i14 0, i14 %sext_ln1171_17"   --->   Operation 262 'sub' 'sub_ln1171_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 263 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%sub_ln1171_8 = sub i14 %sub_ln1171_7, i14 %sext_ln1171_16"   --->   Operation 263 'sub' 'sub_ln1171_8' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 264 [1/1] (0.00ns)   --->   "%trunc_ln717_15 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_8, i32 1, i32 13"   --->   Operation 264 'partselect' 'trunc_ln717_15' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 265 [1/1] (0.00ns)   --->   "%sext_ln1171_24 = sext i8 %trunc_ln38_4"   --->   Operation 265 'sext' 'sext_ln1171_24' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 266 [1/1] (5.28ns)   --->   "%mul_ln1171_14 = mul i14 %sext_ln1171_24, i14 16357"   --->   Operation 266 'mul' 'mul_ln1171_14' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 267 [1/1] (0.00ns)   --->   "%trunc_ln717_18 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_14, i32 1, i32 13"   --->   Operation 267 'partselect' 'trunc_ln717_18' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 268 [1/1] (0.00ns)   --->   "%shl_ln1171_7 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln38_4, i5 0"   --->   Operation 268 'bitconcatenate' 'shl_ln1171_7' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln1171_25 = sext i13 %shl_ln1171_7"   --->   Operation 269 'sext' 'sext_ln1171_25' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 270 [1/1] (1.53ns)   --->   "%sub_ln1171_11 = sub i14 0, i14 %sext_ln1171_25"   --->   Operation 270 'sub' 'sub_ln1171_11' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 271 [1/1] (0.00ns)   --->   "%trunc_ln717_19 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_11, i32 1, i32 13"   --->   Operation 271 'partselect' 'trunc_ln717_19' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 272 [1/1] (0.00ns)   --->   "%sext_ln1171_69 = sext i13 %trunc_ln717_19"   --->   Operation 272 'sext' 'sext_ln1171_69' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 273 [1/1] (1.53ns)   --->   "%add_ln712_19 = add i14 %sext_ln1171_65, i14 %sext_ln1171_69"   --->   Operation 273 'add' 'add_ln712_19' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 274 [1/1] (0.00ns)   --->   "%sext_ln712_24 = sext i13 %add_ln712_48"   --->   Operation 274 'sext' 'sext_ln712_24' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 275 [1/1] (0.00ns)   --->   "%sext_ln712_25 = sext i13 %add_ln712_49"   --->   Operation 275 'sext' 'sext_ln712_25' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 276 [1/1] (1.53ns)   --->   "%add_ln712_50 = add i14 %sext_ln712_25, i14 %sext_ln38_2"   --->   Operation 276 'add' 'add_ln712_50' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 277 [1/1] (0.00ns)   --->   "%sext_ln712_26 = sext i14 %add_ln712_50"   --->   Operation 277 'sext' 'sext_ln712_26' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 278 [1/1] (1.52ns)   --->   "%add_ln712_51 = add i15 %sext_ln712_26, i15 %sext_ln712_24"   --->   Operation 278 'add' 'add_ln712_51' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.28>
ST_21 : Operation 279 [1/1] (0.00ns)   --->   "%sext_ln1171_62 = sext i13 %trunc_ln717_10"   --->   Operation 279 'sext' 'sext_ln1171_62' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln1171_64 = sext i13 %trunc_ln717_13"   --->   Operation 280 'sext' 'sext_ln1171_64' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln1171_23 = sext i8 %trunc_ln38_4"   --->   Operation 281 'sext' 'sext_ln1171_23' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 282 [1/1] (0.00ns)   --->   "%sext_ln1171_68 = sext i13 %trunc_ln717_18"   --->   Operation 282 'sext' 'sext_ln1171_68' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 283 [1/1] (5.28ns)   --->   "%mul_ln1171_15 = mul i15 %sext_ln1171_23, i15 53"   --->   Operation 283 'mul' 'mul_ln1171_15' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 284 [1/1] (0.00ns)   --->   "%trunc_ln717_20 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_15, i32 1, i32 14"   --->   Operation 284 'partselect' 'trunc_ln717_20' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 285 [1/1] (1.53ns)   --->   "%add_ln712_9 = add i14 %sext_ln1171_64, i14 %sext_ln1171_68"   --->   Operation 285 'add' 'add_ln712_9' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 286 [1/1] (0.00ns)   --->   "%sext_ln712_9 = sext i14 %add_ln712_9"   --->   Operation 286 'sext' 'sext_ln712_9' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 287 [1/1] (1.53ns)   --->   "%add_ln712_10 = add i16 %sext_ln712_9, i16 %sext_ln717_2"   --->   Operation 287 'add' 'add_ln712_10' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln712_12 = sext i14 %add_ln712_19"   --->   Operation 288 'sext' 'sext_ln712_12' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 289 [1/1] (1.52ns)   --->   "%add_ln712_20 = add i15 %sext_ln712_12, i15 %sext_ln1171_62"   --->   Operation 289 'add' 'add_ln712_20' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.28>
ST_22 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln1171_63 = sext i13 %trunc_ln717_11"   --->   Operation 290 'sext' 'sext_ln1171_63' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln1171_66 = sext i13 %trunc_ln717_15"   --->   Operation 291 'sext' 'sext_ln1171_66' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln1171_70 = sext i14 %trunc_ln717_20"   --->   Operation 292 'sext' 'sext_ln1171_70' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 293 [1/1] (0.00ns)   --->   "%sext_ln1171_28 = sext i8 %trunc_ln38_5"   --->   Operation 293 'sext' 'sext_ln1171_28' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 294 [1/1] (5.28ns)   --->   "%mul_ln1171_16 = mul i15 %sext_ln1171_28, i15 41"   --->   Operation 294 'mul' 'mul_ln1171_16' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln717_23 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_16, i32 1, i32 14"   --->   Operation 295 'partselect' 'trunc_ln717_23' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 296 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_29 = add i15 %sext_ln1171_66, i15 %sext_ln1171_70"   --->   Operation 296 'add' 'add_ln712_29' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 297 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_30 = add i15 %add_ln712_29, i15 %sext_ln1171_63"   --->   Operation 297 'add' 'add_ln712_30' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 22> <Delay = 5.28>
ST_23 : Operation 298 [1/1] (0.00ns)   --->   "%sext_ln717_3 = sext i14 %trunc_ln717_23"   --->   Operation 298 'sext' 'sext_ln717_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 299 [1/1] (5.28ns)   --->   "%mul_ln1171_17 = mul i15 %sext_ln1171_28, i15 44"   --->   Operation 299 'mul' 'mul_ln1171_17' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 300 [1/1] (0.00ns)   --->   "%trunc_ln717_24 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_17, i32 1, i32 14"   --->   Operation 300 'partselect' 'trunc_ln717_24' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 301 [1/1] (0.00ns)   --->   "%sext_ln712_14 = sext i15 %add_ln712_22"   --->   Operation 301 'sext' 'sext_ln712_14' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 302 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_23 = add i16 %sext_ln712_14, i16 %sext_ln717_3"   --->   Operation 302 'add' 'add_ln712_23' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 303 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_26 = add i16 %add_ln712_25, i16 %add_ln712_23"   --->   Operation 303 'add' 'add_ln712_26' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 23> <Delay = 5.28>
ST_24 : Operation 304 [1/1] (0.00ns)   --->   "%sext_ln717_4 = sext i14 %trunc_ln717_24"   --->   Operation 304 'sext' 'sext_ln717_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 305 [1/1] (5.28ns)   --->   "%mul_ln1171_23 = mul i16 %r_V_87, i16 65466"   --->   Operation 305 'mul' 'mul_ln1171_23' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 306 [1/1] (0.00ns)   --->   "%trunc_ln717_37 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %mul_ln1171_23, i32 1, i32 15"   --->   Operation 306 'partselect' 'trunc_ln717_37' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln717_7 = sext i14 %trunc_ln717_42"   --->   Operation 307 'sext' 'sext_ln717_7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 308 [1/1] (1.52ns)   --->   "%add_ln712_14 = add i15 %sext_ln717_7, i15 2048"   --->   Operation 308 'add' 'add_ln712_14' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 309 [1/1] (0.00ns)   --->   "%sext_ln712_13 = sext i15 %add_ln712_20"   --->   Operation 309 'sext' 'sext_ln712_13' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 310 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_21 = add i16 %sext_ln712_13, i16 %add_ln712_18"   --->   Operation 310 'add' 'add_ln712_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 311 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_27 = add i16 %add_ln712_26, i16 %add_ln712_21"   --->   Operation 311 'add' 'add_ln712_27' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 312 [1/1] (0.00ns)   --->   "%sext_ln712_17 = sext i15 %add_ln712_32"   --->   Operation 312 'sext' 'sext_ln712_17' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 313 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_33 = add i16 %sext_ln712_17, i16 %sext_ln717_4"   --->   Operation 313 'add' 'add_ln712_33' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 314 [1/1] (0.00ns)   --->   "%sext_ln712_19 = sext i15 %add_ln712_35"   --->   Operation 314 'sext' 'sext_ln712_19' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 315 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_36 = add i16 %sext_ln712_19, i16 %add_ln712_33"   --->   Operation 315 'add' 'add_ln712_36' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 25 <SV = 24> <Delay = 5.28>
ST_25 : Operation 316 [1/1] (0.00ns)   --->   "%sext_ln717_5 = sext i15 %trunc_ln717_37"   --->   Operation 316 'sext' 'sext_ln717_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 317 [1/1] (5.28ns)   --->   "%mul_ln1171_27 = mul i15 %sext_ln1171_46, i15 47"   --->   Operation 317 'mul' 'mul_ln1171_27' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 318 [1/1] (0.00ns)   --->   "%trunc_ln717_41 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_27, i32 1, i32 14"   --->   Operation 318 'partselect' 'trunc_ln717_41' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 319 [1/1] (0.00ns)   --->   "%sext_ln1171_48 = sext i8 %trunc_ln38_9"   --->   Operation 319 'sext' 'sext_ln1171_48' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_9, i4 0"   --->   Operation 320 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 321 [1/1] (0.00ns)   --->   "%sext_ln1171_55 = sext i12 %tmp_1"   --->   Operation 321 'sext' 'sext_ln1171_55' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 322 [1/1] (1.54ns)   --->   "%sub_ln1171_28 = sub i13 %sext_ln1171_48, i13 %sext_ln1171_55"   --->   Operation 322 'sub' 'sub_ln1171_28' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 323 [1/1] (0.00ns)   --->   "%trunc_ln717_46 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_28, i32 1, i32 12"   --->   Operation 323 'partselect' 'trunc_ln717_46' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 324 [1/1] (0.00ns)   --->   "%sext_ln712_7 = sext i12 %trunc_ln717_46"   --->   Operation 324 'sext' 'sext_ln712_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 325 [1/1] (0.00ns)   --->   "%sext_ln712_10 = sext i15 %add_ln712_13"   --->   Operation 325 'sext' 'sext_ln712_10' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 326 [1/1] (0.00ns)   --->   "%sext_ln712_11 = sext i15 %add_ln712_14"   --->   Operation 326 'sext' 'sext_ln712_11' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 327 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_15 = add i16 %sext_ln712_11, i16 %sext_ln717_5"   --->   Operation 327 'add' 'add_ln712_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 328 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_16 = add i16 %add_ln712_15, i16 %sext_ln712_10"   --->   Operation 328 'add' 'add_ln712_16' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln712_15 = sext i14 %add_ln712_28"   --->   Operation 329 'sext' 'sext_ln712_15' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 330 [1/1] (0.00ns)   --->   "%sext_ln712_16 = sext i15 %add_ln712_30"   --->   Operation 330 'sext' 'sext_ln712_16' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 331 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_31 = add i16 %sext_ln712_16, i16 %sext_ln712_15"   --->   Operation 331 'add' 'add_ln712_31' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 332 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_37 = add i16 %add_ln712_36, i16 %add_ln712_31"   --->   Operation 332 'add' 'add_ln712_37' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 333 [1/1] (1.54ns)   --->   "%add_ln712_54 = add i13 %sext_ln712_7, i13 96"   --->   Operation 333 'add' 'add_ln712_54' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.18>
ST_26 : Operation 334 [1/1] (0.00ns)   --->   "%sext_ln38_8 = sext i14 %trunc_ln717_41" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 334 'sext' 'sext_ln38_8' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 335 [1/1] (0.00ns)   --->   "%sext_ln712_8 = sext i15 %add_ln712"   --->   Operation 335 'sext' 'sext_ln712_8' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 336 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_11 = add i16 %add_ln712_10, i16 %sext_ln712_8"   --->   Operation 336 'add' 'add_ln712_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 337 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_17 = add i16 %add_ln712_16, i16 %add_ln712_11"   --->   Operation 337 'add' 'add_ln712_17' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 338 [1/1] (0.00ns)   --->   "%sext_ln712_28 = sext i13 %add_ln712_53"   --->   Operation 338 'sext' 'sext_ln712_28' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 339 [1/1] (0.00ns)   --->   "%sext_ln712_29 = sext i13 %add_ln712_54"   --->   Operation 339 'sext' 'sext_ln712_29' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 340 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_55 = add i15 %sext_ln712_29, i15 %sext_ln38_8"   --->   Operation 340 'add' 'add_ln712_55' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 341 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_56 = add i15 %add_ln712_55, i15 %sext_ln712_28"   --->   Operation 341 'add' 'add_ln712_56' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 26> <Delay = 1.53>
ST_27 : Operation 342 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 100, i32 0, i32 0, i32 0, void @empty_1"   --->   Operation 342 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 343 [1/1] (0.00ns)   --->   "%specresourcelimit_ln31 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_2, void @empty_1, void @empty_1, void @empty_1" [firmware/nnet_utils/nnet_dense_latency.h:31]   --->   Operation 343 'specresourcelimit' 'specresourcelimit_ln31' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 344 [1/1] (0.00ns)   --->   "%sext_ln712_27 = sext i15 %add_ln712_51"   --->   Operation 344 'sext' 'sext_ln712_27' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 345 [1/1] (0.00ns)   --->   "%sext_ln712_30 = sext i15 %add_ln712_56"   --->   Operation 345 'sext' 'sext_ln712_30' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 346 [1/1] (1.53ns)   --->   "%add_ln712_57 = add i16 %sext_ln712_30, i16 %sext_ln712_27"   --->   Operation 346 'add' 'add_ln712_57' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 347 [1/1] (0.00ns)   --->   "%mrv = insertvalue i80 <undef>, i16 %add_ln712_17" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 347 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 348 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i80 %mrv, i16 %add_ln712_27" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 348 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 349 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i80 %mrv_1, i16 %add_ln712_37" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 349 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 350 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i80 %mrv_2, i16 %add_ln712_47" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 350 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 351 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i80 %mrv_3, i16 %add_ln712_57" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 351 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 352 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i80 %mrv_4" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 352 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 5.28ns
The critical path consists of the following:
	wire read operation ('p_read69', firmware/nnet_utils/nnet_dense_latency.h:38) on port 'p_read' (firmware/nnet_utils/nnet_dense_latency.h:38) [4]  (0 ns)
	'mul' operation ('mul_ln1171_18') [154]  (5.28 ns)

 <State 2>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_19') [164]  (5.28 ns)

 <State 3>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_20') [189]  (5.28 ns)

 <State 4>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_21') [192]  (5.28 ns)

 <State 5>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_22') [200]  (5.28 ns)

 <State 6>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_24') [210]  (5.28 ns)

 <State 7>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_25') [213]  (5.28 ns)

 <State 8>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_26') [216]  (5.28 ns)

 <State 9>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_28') [226]  (5.28 ns)

 <State 10>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_29') [231]  (5.28 ns)

 <State 11>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171') [16]  (5.28 ns)

 <State 12>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_6') [25]  (5.28 ns)

 <State 13>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_7') [38]  (5.28 ns)

 <State 14>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_8') [41]  (5.28 ns)

 <State 15>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_9') [44]  (5.28 ns)

 <State 16>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_10') [47]  (5.28 ns)

 <State 17>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_11') [58]  (5.28 ns)

 <State 18>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_12') [66]  (5.28 ns)

 <State 19>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_13') [69]  (5.28 ns)

 <State 20>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_14') [103]  (5.28 ns)

 <State 21>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_15') [111]  (5.28 ns)

 <State 22>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_16') [130]  (5.28 ns)

 <State 23>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_17') [133]  (5.28 ns)

 <State 24>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_23') [207]  (5.28 ns)

 <State 25>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_27') [219]  (5.28 ns)

 <State 26>: 3.19ns
The critical path consists of the following:
	'add' operation ('add_ln712_11') [251]  (0 ns)
	'add' operation ('add_ln712_17') [259]  (3.19 ns)

 <State 27>: 1.54ns
The critical path consists of the following:
	'add' operation ('add_ln712_57') [320]  (1.54 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
