Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Nov 25 15:34:37 2024
| Host         : eecs-digital-12 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_synth_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             6.351ns  (required time - arrival time)
  Source:                 frame_buffer_testing_module/framebuffer_2/BRAM_reg_0_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            tmds_green/tally_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.833ns  (logic 2.067ns (30.252%)  route 4.766ns (69.748%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 11.405 - 13.468 ) 
    Source Clock Delay      (SCD):    -1.388ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.024    mhdmicw/clk_ref_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.083 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.284    mhdmicw/clk_pixel_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.188 r  mhdmicw/clkout1_buf/O
                         net (fo=138, unplaced)       0.800    -1.388    frame_buffer_testing_module/framebuffer_2/clk_pixel
                         RAMB36E1                                     r  frame_buffer_testing_module/framebuffer_2/BRAM_reg_0_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028    -0.360 r  frame_buffer_testing_module/framebuffer_2/BRAM_reg_0_7/CASCADEOUTA
                         net (fo=1, unplaced)         0.065    -0.295    frame_buffer_testing_module/framebuffer_2/BRAM_reg_0_7_n_1
                         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.130 r  frame_buffer_testing_module/framebuffer_2/BRAM_reg_1_7/DOADO[0]
                         net (fo=1, unplaced)         0.800     0.930    frame_buffer_testing_module/framebuffer_1/ones_minus_zeroes_reg[1][6]
                         LUT3 (Prop_lut3_I2_O)        0.124     1.054 r  frame_buffer_testing_module/framebuffer_1/num_ones_reg[2]_i_10__0/O
                         net (fo=2, unplaced)         1.122     2.176    frame_buffer_testing_module/framebuffer_1/num_ones_reg[2]_i_10__0_n_1
                         LUT5 (Prop_lut5_I0_O)        0.124     2.300 f  frame_buffer_testing_module/framebuffer_1/num_ones_reg[2]_i_6__0/O
                         net (fo=9, unplaced)         1.152     3.452    frame_buffer_testing_module/framebuffer_1/num_ones_reg[2]_i_6__0_n_1
                         LUT6 (Prop_lut6_I0_O)        0.124     3.576 r  frame_buffer_testing_module/framebuffer_1/tally[2]_i_3/O
                         net (fo=17, unplaced)        0.505     4.081    tmds_green/tally_reg[2]_2
                         LUT4 (Prop_lut4_I3_O)        0.118     4.199 r  tmds_green/tally[4]_i_3__0/O
                         net (fo=2, unplaced)         1.122     5.321    tmds_green/tally[4]_i_3__0_n_1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.445 r  tmds_green/tally[4]_i_1__0/O
                         net (fo=1, unplaced)         0.000     5.445    tmds_green/tally[4]_i_1__0_n_1
                         FDRE                                         r  tmds_green/tally_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    15.277    mhdmicw/clk_ref_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     9.899 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    10.659    mhdmicw/clk_pixel_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091    10.750 r  mhdmicw/clkout1_buf/O
                         net (fo=138, unplaced)       0.655    11.405    tmds_green/clk_pixel
                         FDRE                                         r  tmds_green/tally_reg[4]/C
                         clock pessimism              0.530    11.935    
                         clock uncertainty           -0.168    11.767    
                         FDRE (Setup_fdre_C_D)        0.029    11.796    tmds_green/tally_reg[4]
  -------------------------------------------------------------------
                         required time                         11.796    
                         arrival time                          -5.445    
  -------------------------------------------------------------------
                         slack                                  6.351    




