 
****************************************
Report : area
Design : System_Top_DFT
Version: K-2015.06
Date   : Sun Sep 28 17:10:15 2025
****************************************

Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/Projects/System/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)

Number of ports:                          894
Number of nets:                          2936
Number of cells:                         2009
Number of combinational cells:           1575
Number of sequential cells:               389
Number of macros/black boxes:               0
Number of buf/inv:                        309
Number of references:                      26

Combinational area:              14529.891849
Buf/Inv area:                     1200.234025
Noncombinational area:           12181.198812
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 26711.090662
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ------------------------------ 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-   Black-
                                  Total       Total    national    national    boxes   Design
--------------------------------  ----------  -------  ----------  ----------  ------  -------------------------------------------------
System_Top_DFT                    26711.0907    100.0     98.8428      0.0000  0.0000  System_Top_DFT
M1                                   11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_1
M2                                   11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_3
M3                                   11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_2
M4                                   15.2971      0.1     15.2971      0.0000  0.0000  mux2X1_0
M5                                   11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_6
M6                                   11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_5
M7                                   11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_4
RST_SYNC_1                           65.8952      0.2      0.0000     65.8952  0.0000  RST_SYNC_NUM_STAGES2_test_1
RST_SYNC_2                           65.8952      0.2      0.0000     65.8952  0.0000  RST_SYNC_NUM_STAGES2_test_0
U0_CLK_DIV                         1217.8845      4.6    781.3288    329.4760  0.0000  Clock_Divider_test_0
U0_CLK_DIV/add_43                   107.0797      0.4    107.0797      0.0000  0.0000  Clock_Divider_0_DW01_inc_0
U1_CLK_DIV                         1217.8845      4.6    781.3288    329.4760  0.0000  Clock_Divider_test_1
U1_CLK_DIV/add_43                   107.0797      0.4    107.0797      0.0000  0.0000  Clock_Divider_1_DW01_inc_0
U_ALU                              5671.6941     21.2   1023.7290    560.1092  0.0000  ALU_OPER_WIDTH8_test_1
U_ALU/add_36                        231.8099      0.9    231.8099      0.0000  0.0000  ALU_OPER_WIDTH8_DW01_add_0
U_ALU/div_39                       1434.3973      5.4   1434.3973      0.0000  0.0000  ALU_OPER_WIDTH8_DW_div_uns_0
U_ALU/mult_38                      2155.7144      8.1   1914.4909      0.0000  0.0000  ALU_OPER_WIDTH8_DW02_mult_0
U_ALU/mult_38/FS_1                  241.2235      0.9    241.2235      0.0000  0.0000  ALU_OPER_WIDTH8_DW01_add_1
U_ALU/sub_37                        265.9342      1.0    265.9342      0.0000  0.0000  ALU_OPER_WIDTH8_DW01_sub_0
U_ASYNC_FIFO                       4753.8682     17.8      7.0602      0.0000  0.0000  ASYNC_FIFO_DATA_WIDTH8_test_1
U_ASYNC_FIFO/U0_FIFO_MEM           3365.3621     12.6   1256.7156   2108.6465  0.0000  FIFO_MEM_CNTRL_DATA_WIDTH8_test_1
U_ASYNC_FIFO/U1_FIFO_RD             427.1421      1.6    163.5613    263.5808  0.0000  FIFO_RD_DATA_WIDTH8_test_1
U_ASYNC_FIFO/U1_FIFO_WR             427.1421      1.6    163.5613    263.5808  0.0000  FIFO_WR_DATA_WIDTH8_test_1
U_ASYNC_FIFO/sync_r2w               263.5808      1.0      0.0000    263.5808  0.0000  DF_SYNC_DATA_WIDTH8_test_0
U_ASYNC_FIFO/sync_w2r               263.5808      1.0      0.0000    263.5808  0.0000  DF_SYNC_DATA_WIDTH8_test_1
U_CLK_DIVMUX                         95.3127      0.4     95.3127      0.0000  0.0000  CLKDIV_MUX_WIDTH8
U_CLK_GATE                           40.0078      0.1      0.0000     40.0078  0.0000  CLK_GATE
U_DATA_SYNC                         480.0936      1.8     84.7224    395.3712  0.0000  DATA_SYNC_NUM_STAGES2_BUS_WIDTH8_test_1
U_PULSE_GEN                          71.7787      0.3      5.8835     65.8952  0.0000  PULSE_GEN_test_1
U_REG_FILE                         7115.5052     26.6   2605.2139   4510.2913  0.0000  Reg_file_WIDTH8_ADDR4_test_1
U_SYS_CTRL                         1556.7741      5.8    742.4977    814.2764  0.0000  Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16_test_1
U_UART                             4173.7550     15.6      7.0602      0.0000  0.0000  UART_DATA_WIDTH8_test_1
U_UART/U0_UART_RX                  2811.1364     10.5      7.0602      0.0000  0.0000  UART_RX_DATA_WIDTH8_test_1
U_UART/U0_UART_RX/counter           780.1521      2.9    449.4994    330.6527  0.0000  edge_bit_counter_test_1
U_UART/U0_UART_RX/data_samp         768.3851      2.9    641.3015    127.0836  0.0000  data_sampling_test_1
U_UART/U0_UART_RX/deserial          551.8723      2.1    189.4487    362.4236  0.0000  deserializer_DATA_WIDTH8_test_1
U_UART/U0_UART_RX/fsm               476.5635      1.8    377.7207     98.8428  0.0000  FSM_test_1
U_UART/U0_UART_RX/par_chk           143.5574      0.5    110.6098     32.9476  0.0000  parity_check_DATA_WIDTH8_test_1
U_UART/U0_UART_RX/stp_chk            44.7146      0.2     11.7670     32.9476  0.0000  stop_check_test_1
U_UART/U0_UART_RX/strt_chk           38.8311      0.1      5.8835     32.9476  0.0000  strt_check_test_1
U_UART/U0_UART_TX                  1355.5584      5.1      7.0602      0.0000  0.0000  UART_TX_DATA_WIDTH8_test_1
U_UART/U0_UART_TX/fsm               230.6332      0.9     98.8428    131.7904  0.0000  UART_FSM_test_1
U_UART/U0_UART_TX/mux                69.4253      0.3     36.4777     32.9476  0.0000  UART_MUX_test_1
U_UART/U0_UART_TX/par_calc          495.3907      1.9    198.8623    296.5284  0.0000  parity_calc_DATA_WIDTH8_test_1
U_UART/U0_UART_TX/ser               553.0490      2.1    190.6254    362.4236  0.0000  serializer_DATA_WIDTH8_test_1
--------------------------------  ----------  -------  ----------  ----------  ------  -------------------------------------------------
Total                                                  14529.8918  12181.1988  0.0000

1
