Classic Timing Analyzer report for PQP
Fri May 17 18:31:00 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                         ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------+----------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                         ; To                                           ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------+----------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 6.276 ns                         ; reset                                        ; Multi:Multi|result[25]                       ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 15.905 ns                        ; ControlUnit:ControlUnit|state.Start          ; MuxMemToRegOut[0]                            ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -4.750 ns                        ; reset                                        ; Multi:Multi|result[53]                       ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 60.89 MHz ( period = 16.424 ns ) ; ControlUnit:ControlUnit|nextstate.SraOp_2654 ; ControlUnit:ControlUnit|state.SraOp          ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; ControlUnit:ControlUnit|state.Sll            ; ControlUnit:ControlUnit|nextstate.SllOp_2570 ; clock      ; clock    ; 550          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                              ;                                              ;            ;          ; 550          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------+----------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                  ; To                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 60.89 MHz ( period = 16.424 ns )                    ; ControlUnit:ControlUnit|nextstate.SraOp_2654          ; ControlUnit:ControlUnit|state.SraOp          ; clock      ; clock    ; None                        ; None                      ; 0.674 ns                ;
; N/A                                     ; 62.13 MHz ( period = 16.096 ns )                    ; ControlUnit:ControlUnit|nextstate.SraWriteReg_2626    ; ControlUnit:ControlUnit|state.SraWriteReg    ; clock      ; clock    ; None                        ; None                      ; 0.512 ns                ;
; N/A                                     ; 62.41 MHz ( period = 16.024 ns )                    ; ControlUnit:ControlUnit|nextstate.SllOp_2570          ; ControlUnit:ControlUnit|state.SllOp          ; clock      ; clock    ; None                        ; None                      ; 0.507 ns                ;
; N/A                                     ; 62.44 MHz ( period = 16.016 ns )                    ; ControlUnit:ControlUnit|nextstate.Mult_1858           ; ControlUnit:ControlUnit|state.Mult           ; clock      ; clock    ; None                        ; None                      ; 0.540 ns                ;
; N/A                                     ; 62.82 MHz ( period = 15.918 ns )                    ; ControlUnit:ControlUnit|nextstate.SllWriteReg_2770    ; ControlUnit:ControlUnit|state.SllWriteReg    ; clock      ; clock    ; None                        ; None                      ; 0.522 ns                ;
; N/A                                     ; 63.69 MHz ( period = 15.700 ns )                    ; ControlUnit:ControlUnit|nextstate.SrlOp_2426          ; ControlUnit:ControlUnit|state.SrlOp          ; clock      ; clock    ; None                        ; None                      ; 0.523 ns                ;
; N/A                                     ; 63.82 MHz ( period = 15.668 ns )                    ; ControlUnit:ControlUnit|nextstate.BneCompare_2200     ; ControlUnit:ControlUnit|state.BneCompare     ; clock      ; clock    ; None                        ; None                      ; 0.523 ns                ;
; N/A                                     ; 65.39 MHz ( period = 15.294 ns )                    ; ControlUnit:ControlUnit|nextstate.Decode_3176         ; ControlUnit:ControlUnit|state.Decode         ; clock      ; clock    ; None                        ; None                      ; 0.774 ns                ;
; N/A                                     ; 66.81 MHz ( period = 14.968 ns )                    ; ControlUnit:ControlUnit|nextstate.SllvOp_2598         ; ControlUnit:ControlUnit|state.SllvOp         ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 66.82 MHz ( period = 14.966 ns )                    ; ControlUnit:ControlUnit|nextstate.SllvWriteReg_2712   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 66.85 MHz ( period = 14.958 ns )                    ; ControlUnit:ControlUnit|nextstate.SravOp_2512         ; ControlUnit:ControlUnit|state.SravOp         ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 66.85 MHz ( period = 14.958 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteInPC_2888      ; ControlUnit:ControlUnit|state.WriteInPC      ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 66.87 MHz ( period = 14.954 ns )                    ; ControlUnit:ControlUnit|nextstate.SravWriteReg_2484   ; ControlUnit:ControlUnit|state.SravWriteReg   ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 66.87 MHz ( period = 14.954 ns )                    ; ControlUnit:ControlUnit|nextstate.Lui2_1886           ; ControlUnit:ControlUnit|state.Lui2           ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 66.88 MHz ( period = 14.952 ns )                    ; ControlUnit:ControlUnit|nextstate.Wait_3090           ; ControlUnit:ControlUnit|state.Wait           ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 66.94 MHz ( period = 14.938 ns )                    ; ControlUnit:ControlUnit|nextstate.BleCompare_2088     ; ControlUnit:ControlUnit|state.BleCompare     ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 66.95 MHz ( period = 14.936 ns )                    ; ControlUnit:ControlUnit|nextstate.BgtCompare_2144     ; ControlUnit:ControlUnit|state.BgtCompare     ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 66.96 MHz ( period = 14.934 ns )                    ; ControlUnit:ControlUnit|nextstate.BeqCompare_2256     ; ControlUnit:ControlUnit|state.BeqCompare     ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 66.98 MHz ( period = 14.930 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3034 ; ControlUnit:ControlUnit|state.WriteInRegAddi ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 67.01 MHz ( period = 14.924 ns )                    ; ControlUnit:ControlUnit|nextstate.OverflowExc_2340    ; ControlUnit:ControlUnit|state.OverflowExc    ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 67.02 MHz ( period = 14.920 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteInReg_3118     ; ControlUnit:ControlUnit|state.WriteInReg     ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 67.05 MHz ( period = 14.914 ns )                    ; ControlUnit:ControlUnit|nextstate.SrlWriteReg_2398    ; ControlUnit:ControlUnit|state.SrlWriteReg    ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 67.51 MHz ( period = 14.812 ns )                    ; ControlUnit:ControlUnit|nextstate.Start_3232          ; ControlUnit:ControlUnit|state.Start          ; clock      ; clock    ; None                        ; None                      ; 0.520 ns                ;
; N/A                                     ; 67.60 MHz ( period = 14.792 ns )                    ; ControlUnit:ControlUnit|nextstate.LGet_2032           ; ControlUnit:ControlUnit|state.LGet           ; clock      ; clock    ; None                        ; None                      ; 0.522 ns                ;
; N/A                                     ; 67.63 MHz ( period = 14.786 ns )                    ; ControlUnit:ControlUnit|nextstate.WaitMemRead2_3006   ; ControlUnit:ControlUnit|state.WaitMemRead2   ; clock      ; clock    ; None                        ; None                      ; 0.530 ns                ;
; N/A                                     ; 67.66 MHz ( period = 14.780 ns )                    ; ControlUnit:ControlUnit|nextstate.WaitMemRead_3204    ; ControlUnit:ControlUnit|state.WaitMemRead    ; clock      ; clock    ; None                        ; None                      ; 0.526 ns                ;
; N/A                                     ; 69.44 MHz ( period = 14.400 ns )                    ; ControlUnit:ControlUnit|nextstate.LSaveb_1944         ; ControlUnit:ControlUnit|state.LSaveb         ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 70.39 MHz ( period = 14.206 ns )                    ; ControlUnit:ControlUnit|nextstate.LSaveh_1974         ; ControlUnit:ControlUnit|state.LSaveh         ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 70.40 MHz ( period = 14.204 ns )                    ; ControlUnit:ControlUnit|nextstate.LSave_2004          ; ControlUnit:ControlUnit|state.LSave          ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 71.25 MHz ( period = 14.036 ns )                    ; ControlUnit:ControlUnit|nextstate.Bgt_2172            ; ControlUnit:ControlUnit|state.Bgt            ; clock      ; clock    ; None                        ; None                      ; 0.866 ns                ;
; N/A                                     ; 71.57 MHz ( period = 13.972 ns )                    ; ControlUnit:ControlUnit|nextstate.Ble_2116            ; ControlUnit:ControlUnit|state.Ble            ; clock      ; clock    ; None                        ; None                      ; 0.670 ns                ;
; N/A                                     ; 72.60 MHz ( period = 13.774 ns )                    ; ControlUnit:ControlUnit|nextstate.Srl_2456            ; ControlUnit:ControlUnit|state.Srl            ; clock      ; clock    ; None                        ; None                      ; 0.763 ns                ;
; N/A                                     ; 72.67 MHz ( period = 13.760 ns )                    ; ControlUnit:ControlUnit|nextstate.Beq_2284            ; ControlUnit:ControlUnit|state.Beq            ; clock      ; clock    ; None                        ; None                      ; 0.512 ns                ;
; N/A                                     ; 72.77 MHz ( period = 13.742 ns )                    ; ControlUnit:ControlUnit|nextstate.Sra_2684            ; ControlUnit:ControlUnit|state.Sra            ; clock      ; clock    ; None                        ; None                      ; 0.528 ns                ;
; N/A                                     ; 72.96 MHz ( period = 13.706 ns )                    ; ControlUnit:ControlUnit|nextstate.Lw_2060             ; ControlUnit:ControlUnit|state.Lw             ; clock      ; clock    ; None                        ; None                      ; 0.533 ns                ;
; N/A                                     ; 73.07 MHz ( period = 13.686 ns )                    ; ControlUnit:ControlUnit|nextstate.Sll_2800            ; ControlUnit:ControlUnit|state.Sll            ; clock      ; clock    ; None                        ; None                      ; 0.503 ns                ;
; N/A                                     ; 73.19 MHz ( period = 13.664 ns )                    ; ControlUnit:ControlUnit|nextstate.Lui_1914            ; ControlUnit:ControlUnit|state.Lui            ; clock      ; clock    ; None                        ; None                      ; 0.511 ns                ;
; N/A                                     ; 73.69 MHz ( period = 13.570 ns )                    ; ControlUnit:ControlUnit|nextstate.Bne_2228            ; ControlUnit:ControlUnit|state.Bne            ; clock      ; clock    ; None                        ; None                      ; 0.634 ns                ;
; N/A                                     ; 73.71 MHz ( period = 13.566 ns )                    ; ControlUnit:ControlUnit|nextstate.Addiu_2312          ; ControlUnit:ControlUnit|state.Addiu          ; clock      ; clock    ; None                        ; None                      ; 0.631 ns                ;
; N/A                                     ; 75.26 MHz ( period = 13.288 ns )                    ; ControlUnit:ControlUnit|nextstate.Rte_2860            ; ControlUnit:ControlUnit|state.Rte            ; clock      ; clock    ; None                        ; None                      ; 0.523 ns                ;
; N/A                                     ; 77.36 MHz ( period = 12.926 ns )                    ; ControlUnit:ControlUnit|nextstate.Srav_2542           ; ControlUnit:ControlUnit|state.Srav           ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 79.31 MHz ( period = 12.608 ns )                    ; ControlUnit:ControlUnit|nextstate.Addi_3062           ; ControlUnit:ControlUnit|state.Addi           ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 79.34 MHz ( period = 12.604 ns )                    ; ControlUnit:ControlUnit|nextstate.Sub_2948            ; ControlUnit:ControlUnit|state.Sub            ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 79.35 MHz ( period = 12.602 ns )                    ; ControlUnit:ControlUnit|nextstate.Slt_2370            ; ControlUnit:ControlUnit|state.Slt            ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 79.35 MHz ( period = 12.602 ns )                    ; ControlUnit:ControlUnit|nextstate.And_2978            ; ControlUnit:ControlUnit|state.And            ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 79.37 MHz ( period = 12.600 ns )                    ; ControlUnit:ControlUnit|nextstate.Break_2918          ; ControlUnit:ControlUnit|state.Break          ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 79.38 MHz ( period = 12.598 ns )                    ; ControlUnit:ControlUnit|nextstate.Add_3148            ; ControlUnit:ControlUnit|state.Add            ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 79.63 MHz ( period = 12.558 ns )                    ; ControlUnit:ControlUnit|nextstate.Sllv_2742           ; ControlUnit:ControlUnit|state.Sllv           ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 79.69 MHz ( period = 12.548 ns )                    ; ControlUnit:ControlUnit|nextstate.Jr_2830             ; ControlUnit:ControlUnit|state.Jr             ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 86.07 MHz ( period = 11.618 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; Registrador:PC|Saida[7]                      ; clock      ; clock    ; None                        ; None                      ; 10.968 ns               ;
; N/A                                     ; 86.08 MHz ( period = 11.617 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; Registrador:PC|Saida[19]                     ; clock      ; clock    ; None                        ; None                      ; 10.978 ns               ;
; N/A                                     ; 86.10 MHz ( period = 11.614 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; Registrador:PC|Saida[1]                      ; clock      ; clock    ; None                        ; None                      ; 10.962 ns               ;
; N/A                                     ; 86.10 MHz ( period = 11.614 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; Registrador:PC|Saida[8]                      ; clock      ; clock    ; None                        ; None                      ; 10.962 ns               ;
; N/A                                     ; 86.10 MHz ( period = 11.614 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; Registrador:PC|Saida[15]                     ; clock      ; clock    ; None                        ; None                      ; 10.962 ns               ;
; N/A                                     ; 86.14 MHz ( period = 11.609 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 10.952 ns               ;
; N/A                                     ; 86.14 MHz ( period = 11.609 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 10.952 ns               ;
; N/A                                     ; 86.15 MHz ( period = 11.608 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; Registrador:PC|Saida[20]                     ; clock      ; clock    ; None                        ; None                      ; 10.968 ns               ;
; N/A                                     ; 86.34 MHz ( period = 11.582 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; Registrador:PC|Saida[14]                     ; clock      ; clock    ; None                        ; None                      ; 10.939 ns               ;
; N/A                                     ; 86.43 MHz ( period = 11.570 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; Registrador:PC|Saida[16]                     ; clock      ; clock    ; None                        ; None                      ; 10.918 ns               ;
; N/A                                     ; 86.43 MHz ( period = 11.570 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; Registrador:PC|Saida[17]                     ; clock      ; clock    ; None                        ; None                      ; 10.918 ns               ;
; N/A                                     ; 86.46 MHz ( period = 11.566 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; Registrador:PC|Saida[2]                      ; clock      ; clock    ; None                        ; None                      ; 10.916 ns               ;
; N/A                                     ; 86.65 MHz ( period = 11.541 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[7]                      ; clock      ; clock    ; None                        ; None                      ; 11.330 ns               ;
; N/A                                     ; 86.66 MHz ( period = 11.540 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Registrador:PC|Saida[7]                      ; clock      ; clock    ; None                        ; None                      ; 11.329 ns               ;
; N/A                                     ; 86.66 MHz ( period = 11.540 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[19]                     ; clock      ; clock    ; None                        ; None                      ; 11.340 ns               ;
; N/A                                     ; 86.66 MHz ( period = 11.539 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Registrador:PC|Saida[19]                     ; clock      ; clock    ; None                        ; None                      ; 11.339 ns               ;
; N/A                                     ; 86.68 MHz ( period = 11.537 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[1]                      ; clock      ; clock    ; None                        ; None                      ; 11.324 ns               ;
; N/A                                     ; 86.68 MHz ( period = 11.537 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[8]                      ; clock      ; clock    ; None                        ; None                      ; 11.324 ns               ;
; N/A                                     ; 86.68 MHz ( period = 11.537 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[15]                     ; clock      ; clock    ; None                        ; None                      ; 11.324 ns               ;
; N/A                                     ; 86.69 MHz ( period = 11.536 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Registrador:PC|Saida[1]                      ; clock      ; clock    ; None                        ; None                      ; 11.323 ns               ;
; N/A                                     ; 86.69 MHz ( period = 11.536 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Registrador:PC|Saida[8]                      ; clock      ; clock    ; None                        ; None                      ; 11.323 ns               ;
; N/A                                     ; 86.69 MHz ( period = 11.536 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Registrador:PC|Saida[15]                     ; clock      ; clock    ; None                        ; None                      ; 11.323 ns               ;
; N/A                                     ; 86.72 MHz ( period = 11.532 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 11.314 ns               ;
; N/A                                     ; 86.72 MHz ( period = 11.532 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 11.314 ns               ;
; N/A                                     ; 86.72 MHz ( period = 11.531 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 11.313 ns               ;
; N/A                                     ; 86.72 MHz ( period = 11.531 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 11.313 ns               ;
; N/A                                     ; 86.72 MHz ( period = 11.531 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[20]                     ; clock      ; clock    ; None                        ; None                      ; 11.330 ns               ;
; N/A                                     ; 86.73 MHz ( period = 11.530 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Registrador:PC|Saida[20]                     ; clock      ; clock    ; None                        ; None                      ; 11.329 ns               ;
; N/A                                     ; 86.76 MHz ( period = 11.526 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[7]                      ; clock      ; clock    ; None                        ; None                      ; 11.315 ns               ;
; N/A                                     ; 86.77 MHz ( period = 11.525 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[19]                     ; clock      ; clock    ; None                        ; None                      ; 11.325 ns               ;
; N/A                                     ; 86.79 MHz ( period = 11.522 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[1]                      ; clock      ; clock    ; None                        ; None                      ; 11.309 ns               ;
; N/A                                     ; 86.79 MHz ( period = 11.522 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[8]                      ; clock      ; clock    ; None                        ; None                      ; 11.309 ns               ;
; N/A                                     ; 86.79 MHz ( period = 11.522 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[15]                     ; clock      ; clock    ; None                        ; None                      ; 11.309 ns               ;
; N/A                                     ; 86.83 MHz ( period = 11.517 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 11.299 ns               ;
; N/A                                     ; 86.83 MHz ( period = 11.517 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 11.299 ns               ;
; N/A                                     ; 86.84 MHz ( period = 11.516 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[20]                     ; clock      ; clock    ; None                        ; None                      ; 11.315 ns               ;
; N/A                                     ; 86.92 MHz ( period = 11.505 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[14]                     ; clock      ; clock    ; None                        ; None                      ; 11.301 ns               ;
; N/A                                     ; 86.93 MHz ( period = 11.504 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Registrador:PC|Saida[14]                     ; clock      ; clock    ; None                        ; None                      ; 11.300 ns               ;
; N/A                                     ; 87.01 MHz ( period = 11.493 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[16]                     ; clock      ; clock    ; None                        ; None                      ; 11.280 ns               ;
; N/A                                     ; 87.01 MHz ( period = 11.493 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[17]                     ; clock      ; clock    ; None                        ; None                      ; 11.280 ns               ;
; N/A                                     ; 87.02 MHz ( period = 11.492 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Registrador:PC|Saida[16]                     ; clock      ; clock    ; None                        ; None                      ; 11.279 ns               ;
; N/A                                     ; 87.02 MHz ( period = 11.492 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Registrador:PC|Saida[17]                     ; clock      ; clock    ; None                        ; None                      ; 11.279 ns               ;
; N/A                                     ; 87.03 MHz ( period = 11.490 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[14]                     ; clock      ; clock    ; None                        ; None                      ; 11.286 ns               ;
; N/A                                     ; 87.04 MHz ( period = 11.489 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[2]                      ; clock      ; clock    ; None                        ; None                      ; 11.278 ns               ;
; N/A                                     ; 87.05 MHz ( period = 11.488 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Registrador:PC|Saida[2]                      ; clock      ; clock    ; None                        ; None                      ; 11.277 ns               ;
; N/A                                     ; 87.12 MHz ( period = 11.478 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[16]                     ; clock      ; clock    ; None                        ; None                      ; 11.265 ns               ;
; N/A                                     ; 87.12 MHz ( period = 11.478 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[17]                     ; clock      ; clock    ; None                        ; None                      ; 11.265 ns               ;
; N/A                                     ; 87.15 MHz ( period = 11.474 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[2]                      ; clock      ; clock    ; None                        ; None                      ; 11.263 ns               ;
; N/A                                     ; 87.17 MHz ( period = 11.472 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[7]                      ; clock      ; clock    ; None                        ; None                      ; 11.261 ns               ;
; N/A                                     ; 87.18 MHz ( period = 11.471 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[19]                     ; clock      ; clock    ; None                        ; None                      ; 11.271 ns               ;
; N/A                                     ; 87.18 MHz ( period = 11.470 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Registrador:PC|Saida[7]                      ; clock      ; clock    ; None                        ; None                      ; 11.259 ns               ;
; N/A                                     ; 87.19 MHz ( period = 11.469 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Registrador:PC|Saida[19]                     ; clock      ; clock    ; None                        ; None                      ; 11.269 ns               ;
; N/A                                     ; 87.20 MHz ( period = 11.468 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[1]                      ; clock      ; clock    ; None                        ; None                      ; 11.255 ns               ;
; N/A                                     ; 87.20 MHz ( period = 11.468 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[8]                      ; clock      ; clock    ; None                        ; None                      ; 11.255 ns               ;
; N/A                                     ; 87.20 MHz ( period = 11.468 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[15]                     ; clock      ; clock    ; None                        ; None                      ; 11.255 ns               ;
; N/A                                     ; 87.21 MHz ( period = 11.466 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Registrador:PC|Saida[1]                      ; clock      ; clock    ; None                        ; None                      ; 11.253 ns               ;
; N/A                                     ; 87.21 MHz ( period = 11.466 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Registrador:PC|Saida[8]                      ; clock      ; clock    ; None                        ; None                      ; 11.253 ns               ;
; N/A                                     ; 87.21 MHz ( period = 11.466 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Registrador:PC|Saida[15]                     ; clock      ; clock    ; None                        ; None                      ; 11.253 ns               ;
; N/A                                     ; 87.24 MHz ( period = 11.463 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 11.245 ns               ;
; N/A                                     ; 87.24 MHz ( period = 11.463 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 11.245 ns               ;
; N/A                                     ; 87.24 MHz ( period = 11.462 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[20]                     ; clock      ; clock    ; None                        ; None                      ; 11.261 ns               ;
; N/A                                     ; 87.25 MHz ( period = 11.461 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 11.243 ns               ;
; N/A                                     ; 87.25 MHz ( period = 11.461 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 11.243 ns               ;
; N/A                                     ; 87.26 MHz ( period = 11.460 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Registrador:PC|Saida[20]                     ; clock      ; clock    ; None                        ; None                      ; 11.259 ns               ;
; N/A                                     ; 87.43 MHz ( period = 11.438 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Registrador:PC|Saida[7]                      ; clock      ; clock    ; None                        ; None                      ; 11.227 ns               ;
; N/A                                     ; 87.44 MHz ( period = 11.437 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Registrador:PC|Saida[19]                     ; clock      ; clock    ; None                        ; None                      ; 11.237 ns               ;
; N/A                                     ; 87.44 MHz ( period = 11.436 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[7]                      ; clock      ; clock    ; None                        ; None                      ; 11.225 ns               ;
; N/A                                     ; 87.44 MHz ( period = 11.436 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[14]                     ; clock      ; clock    ; None                        ; None                      ; 11.232 ns               ;
; N/A                                     ; 87.45 MHz ( period = 11.435 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[19]                     ; clock      ; clock    ; None                        ; None                      ; 11.235 ns               ;
; N/A                                     ; 87.46 MHz ( period = 11.434 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Registrador:PC|Saida[1]                      ; clock      ; clock    ; None                        ; None                      ; 11.221 ns               ;
; N/A                                     ; 87.46 MHz ( period = 11.434 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Registrador:PC|Saida[8]                      ; clock      ; clock    ; None                        ; None                      ; 11.221 ns               ;
; N/A                                     ; 87.46 MHz ( period = 11.434 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Registrador:PC|Saida[14]                     ; clock      ; clock    ; None                        ; None                      ; 11.230 ns               ;
; N/A                                     ; 87.46 MHz ( period = 11.434 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Registrador:PC|Saida[15]                     ; clock      ; clock    ; None                        ; None                      ; 11.221 ns               ;
; N/A                                     ; 87.47 MHz ( period = 11.432 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[1]                      ; clock      ; clock    ; None                        ; None                      ; 11.219 ns               ;
; N/A                                     ; 87.47 MHz ( period = 11.432 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[8]                      ; clock      ; clock    ; None                        ; None                      ; 11.219 ns               ;
; N/A                                     ; 87.47 MHz ( period = 11.432 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; Registrador:PC|Saida[9]                      ; clock      ; clock    ; None                        ; None                      ; 10.802 ns               ;
; N/A                                     ; 87.47 MHz ( period = 11.432 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[15]                     ; clock      ; clock    ; None                        ; None                      ; 11.219 ns               ;
; N/A                                     ; 87.48 MHz ( period = 11.431 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[7]                      ; clock      ; clock    ; None                        ; None                      ; 11.220 ns               ;
; N/A                                     ; 87.49 MHz ( period = 11.430 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[19]                     ; clock      ; clock    ; None                        ; None                      ; 11.230 ns               ;
; N/A                                     ; 87.50 MHz ( period = 11.429 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 11.211 ns               ;
; N/A                                     ; 87.50 MHz ( period = 11.429 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 11.211 ns               ;
; N/A                                     ; 87.50 MHz ( period = 11.428 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Registrador:PC|Saida[20]                     ; clock      ; clock    ; None                        ; None                      ; 11.227 ns               ;
; N/A                                     ; 87.51 MHz ( period = 11.427 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[1]                      ; clock      ; clock    ; None                        ; None                      ; 11.214 ns               ;
; N/A                                     ; 87.51 MHz ( period = 11.427 ns )                    ; ControlUnit:ControlUnit|state.Break                   ; Registrador:PC|Saida[7]                      ; clock      ; clock    ; None                        ; None                      ; 11.216 ns               ;
; N/A                                     ; 87.51 MHz ( period = 11.427 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 11.209 ns               ;
; N/A                                     ; 87.51 MHz ( period = 11.427 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 11.209 ns               ;
; N/A                                     ; 87.51 MHz ( period = 11.427 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[8]                      ; clock      ; clock    ; None                        ; None                      ; 11.214 ns               ;
; N/A                                     ; 87.51 MHz ( period = 11.427 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[15]                     ; clock      ; clock    ; None                        ; None                      ; 11.214 ns               ;
; N/A                                     ; 87.52 MHz ( period = 11.426 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[20]                     ; clock      ; clock    ; None                        ; None                      ; 11.225 ns               ;
; N/A                                     ; 87.52 MHz ( period = 11.426 ns )                    ; ControlUnit:ControlUnit|state.Break                   ; Registrador:PC|Saida[19]                     ; clock      ; clock    ; None                        ; None                      ; 11.226 ns               ;
; N/A                                     ; 87.54 MHz ( period = 11.424 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[16]                     ; clock      ; clock    ; None                        ; None                      ; 11.211 ns               ;
; N/A                                     ; 87.54 MHz ( period = 11.424 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[17]                     ; clock      ; clock    ; None                        ; None                      ; 11.211 ns               ;
; N/A                                     ; 87.54 MHz ( period = 11.423 ns )                    ; ControlUnit:ControlUnit|state.Break                   ; Registrador:PC|Saida[1]                      ; clock      ; clock    ; None                        ; None                      ; 11.210 ns               ;
; N/A                                     ; 87.54 MHz ( period = 11.423 ns )                    ; ControlUnit:ControlUnit|state.Break                   ; Registrador:PC|Saida[8]                      ; clock      ; clock    ; None                        ; None                      ; 11.210 ns               ;
; N/A                                     ; 87.54 MHz ( period = 11.423 ns )                    ; ControlUnit:ControlUnit|state.Break                   ; Registrador:PC|Saida[15]                     ; clock      ; clock    ; None                        ; None                      ; 11.210 ns               ;
; N/A                                     ; 87.55 MHz ( period = 11.422 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 11.204 ns               ;
; N/A                                     ; 87.55 MHz ( period = 11.422 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 11.204 ns               ;
; N/A                                     ; 87.55 MHz ( period = 11.422 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Registrador:PC|Saida[16]                     ; clock      ; clock    ; None                        ; None                      ; 11.209 ns               ;
; N/A                                     ; 87.55 MHz ( period = 11.422 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Registrador:PC|Saida[17]                     ; clock      ; clock    ; None                        ; None                      ; 11.209 ns               ;
; N/A                                     ; 87.56 MHz ( period = 11.421 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[20]                     ; clock      ; clock    ; None                        ; None                      ; 11.220 ns               ;
; N/A                                     ; 87.57 MHz ( period = 11.420 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[2]                      ; clock      ; clock    ; None                        ; None                      ; 11.209 ns               ;
; N/A                                     ; 87.58 MHz ( period = 11.418 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Registrador:PC|Saida[2]                      ; clock      ; clock    ; None                        ; None                      ; 11.207 ns               ;
; N/A                                     ; 87.58 MHz ( period = 11.418 ns )                    ; ControlUnit:ControlUnit|state.Break                   ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 11.200 ns               ;
; N/A                                     ; 87.58 MHz ( period = 11.418 ns )                    ; ControlUnit:ControlUnit|state.Break                   ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 11.200 ns               ;
; N/A                                     ; 87.59 MHz ( period = 11.417 ns )                    ; ControlUnit:ControlUnit|state.Break                   ; Registrador:PC|Saida[20]                     ; clock      ; clock    ; None                        ; None                      ; 11.216 ns               ;
; N/A                                     ; 87.64 MHz ( period = 11.410 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[7]                      ; clock      ; clock    ; None                        ; None                      ; 11.199 ns               ;
; N/A                                     ; 87.64 MHz ( period = 11.410 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 10.797 ns               ;
; N/A                                     ; 87.64 MHz ( period = 11.410 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 10.797 ns               ;
; N/A                                     ; 87.64 MHz ( period = 11.410 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 10.797 ns               ;
; N/A                                     ; 87.65 MHz ( period = 11.409 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[19]                     ; clock      ; clock    ; None                        ; None                      ; 11.209 ns               ;
; N/A                                     ; 87.66 MHz ( period = 11.408 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; Registrador:PC|Saida[6]                      ; clock      ; clock    ; None                        ; None                      ; 10.782 ns               ;
; N/A                                     ; 87.66 MHz ( period = 11.408 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; Registrador:PC|Saida[10]                     ; clock      ; clock    ; None                        ; None                      ; 10.782 ns               ;
; N/A                                     ; 87.67 MHz ( period = 11.406 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[1]                      ; clock      ; clock    ; None                        ; None                      ; 11.193 ns               ;
; N/A                                     ; 87.67 MHz ( period = 11.406 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[8]                      ; clock      ; clock    ; None                        ; None                      ; 11.193 ns               ;
; N/A                                     ; 87.67 MHz ( period = 11.406 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[15]                     ; clock      ; clock    ; None                        ; None                      ; 11.193 ns               ;
; N/A                                     ; 87.70 MHz ( period = 11.402 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Registrador:PC|Saida[14]                     ; clock      ; clock    ; None                        ; None                      ; 11.198 ns               ;
; N/A                                     ; 87.71 MHz ( period = 11.401 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 11.183 ns               ;
; N/A                                     ; 87.71 MHz ( period = 11.401 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 11.183 ns               ;
; N/A                                     ; 87.72 MHz ( period = 11.400 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[20]                     ; clock      ; clock    ; None                        ; None                      ; 11.199 ns               ;
; N/A                                     ; 87.72 MHz ( period = 11.400 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[14]                     ; clock      ; clock    ; None                        ; None                      ; 11.196 ns               ;
; N/A                                     ; 87.74 MHz ( period = 11.397 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; Registrador:PC|Saida[21]                     ; clock      ; clock    ; None                        ; None                      ; 10.786 ns               ;
; N/A                                     ; 87.76 MHz ( period = 11.395 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[14]                     ; clock      ; clock    ; None                        ; None                      ; 11.191 ns               ;
; N/A                                     ; 87.79 MHz ( period = 11.391 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; Registrador:PC|Saida[23]                     ; clock      ; clock    ; None                        ; None                      ; 10.779 ns               ;
; N/A                                     ; 87.79 MHz ( period = 11.391 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; Registrador:PC|Saida[22]                     ; clock      ; clock    ; None                        ; None                      ; 10.779 ns               ;
; N/A                                     ; 87.79 MHz ( period = 11.391 ns )                    ; ControlUnit:ControlUnit|state.Break                   ; Registrador:PC|Saida[14]                     ; clock      ; clock    ; None                        ; None                      ; 11.187 ns               ;
; N/A                                     ; 87.80 MHz ( period = 11.390 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:PC|Saida[7]                      ; clock      ; clock    ; None                        ; None                      ; 11.179 ns               ;
; N/A                                     ; 87.80 MHz ( period = 11.390 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Registrador:PC|Saida[16]                     ; clock      ; clock    ; None                        ; None                      ; 11.177 ns               ;
; N/A                                     ; 87.80 MHz ( period = 11.390 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Registrador:PC|Saida[17]                     ; clock      ; clock    ; None                        ; None                      ; 11.177 ns               ;
; N/A                                     ; 87.80 MHz ( period = 11.389 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:PC|Saida[19]                     ; clock      ; clock    ; None                        ; None                      ; 11.189 ns               ;
; N/A                                     ; 87.81 MHz ( period = 11.388 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[16]                     ; clock      ; clock    ; None                        ; None                      ; 11.175 ns               ;
; N/A                                     ; 87.81 MHz ( period = 11.388 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[17]                     ; clock      ; clock    ; None                        ; None                      ; 11.175 ns               ;
; N/A                                     ; 87.83 MHz ( period = 11.386 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:PC|Saida[1]                      ; clock      ; clock    ; None                        ; None                      ; 11.173 ns               ;
; N/A                                     ; 87.83 MHz ( period = 11.386 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Registrador:PC|Saida[2]                      ; clock      ; clock    ; None                        ; None                      ; 11.175 ns               ;
; N/A                                     ; 87.83 MHz ( period = 11.386 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:PC|Saida[8]                      ; clock      ; clock    ; None                        ; None                      ; 11.173 ns               ;
; N/A                                     ; 87.83 MHz ( period = 11.386 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:PC|Saida[15]                     ; clock      ; clock    ; None                        ; None                      ; 11.173 ns               ;
; N/A                                     ; 87.84 MHz ( period = 11.384 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[2]                      ; clock      ; clock    ; None                        ; None                      ; 11.173 ns               ;
; N/A                                     ; 87.85 MHz ( period = 11.383 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[16]                     ; clock      ; clock    ; None                        ; None                      ; 11.170 ns               ;
; N/A                                     ; 87.85 MHz ( period = 11.383 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[17]                     ; clock      ; clock    ; None                        ; None                      ; 11.170 ns               ;
; N/A                                     ; 87.87 MHz ( period = 11.381 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 11.163 ns               ;
; N/A                                     ; 87.87 MHz ( period = 11.381 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 11.163 ns               ;
; N/A                                     ; 87.87 MHz ( period = 11.380 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:PC|Saida[20]                     ; clock      ; clock    ; None                        ; None                      ; 11.179 ns               ;
; N/A                                     ; 87.88 MHz ( period = 11.379 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[2]                      ; clock      ; clock    ; None                        ; None                      ; 11.168 ns               ;
; N/A                                     ; 87.88 MHz ( period = 11.379 ns )                    ; ControlUnit:ControlUnit|state.Break                   ; Registrador:PC|Saida[16]                     ; clock      ; clock    ; None                        ; None                      ; 11.166 ns               ;
; N/A                                     ; 87.88 MHz ( period = 11.379 ns )                    ; ControlUnit:ControlUnit|state.Break                   ; Registrador:PC|Saida[17]                     ; clock      ; clock    ; None                        ; None                      ; 11.166 ns               ;
; N/A                                     ; 87.91 MHz ( period = 11.375 ns )                    ; ControlUnit:ControlUnit|state.Break                   ; Registrador:PC|Saida[2]                      ; clock      ; clock    ; None                        ; None                      ; 11.164 ns               ;
; N/A                                     ; 87.92 MHz ( period = 11.374 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[14]                     ; clock      ; clock    ; None                        ; None                      ; 11.170 ns               ;
; N/A                                     ; 88.01 MHz ( period = 11.362 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[16]                     ; clock      ; clock    ; None                        ; None                      ; 11.149 ns               ;
; N/A                                     ; 88.01 MHz ( period = 11.362 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[17]                     ; clock      ; clock    ; None                        ; None                      ; 11.149 ns               ;
; N/A                                     ; 88.04 MHz ( period = 11.358 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[2]                      ; clock      ; clock    ; None                        ; None                      ; 11.147 ns               ;
; N/A                                     ; 88.07 MHz ( period = 11.355 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[9]                      ; clock      ; clock    ; None                        ; None                      ; 11.164 ns               ;
; N/A                                     ; 88.07 MHz ( period = 11.354 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:PC|Saida[14]                     ; clock      ; clock    ; None                        ; None                      ; 11.150 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                       ;                                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                                                 ;
+------------------------------------------+-----------------------------------------------------+-------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                                                    ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+-------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sll                   ; ControlUnit:ControlUnit|nextstate.SllOp_2570          ; clock      ; clock    ; None                       ; None                       ; 0.655 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sllv                  ; ControlUnit:ControlUnit|nextstate.SllvOp_2598         ; clock      ; clock    ; None                       ; None                       ; 0.551 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllOp                 ; ControlUnit:ControlUnit|nextstate.SllWriteReg_2770    ; clock      ; clock    ; None                       ; None                       ; 0.709 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SravOp                ; ControlUnit:ControlUnit|nextstate.SravWriteReg_2484   ; clock      ; clock    ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SraOp                 ; ControlUnit:ControlUnit|nextstate.SraWriteReg_2626    ; clock      ; clock    ; None                       ; None                       ; 0.954 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Srav                  ; ControlUnit:ControlUnit|nextstate.SravOp_2512         ; clock      ; clock    ; None                       ; None                       ; 0.742 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Bne                   ; ControlUnit:ControlUnit|nextstate.BneCompare_2200     ; clock      ; clock    ; None                       ; None                       ; 0.732 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Srl                   ; ControlUnit:ControlUnit|nextstate.SrlOp_2426          ; clock      ; clock    ; None                       ; None                       ; 0.760 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllvOp                ; ControlUnit:ControlUnit|nextstate.SllvWriteReg_2712   ; clock      ; clock    ; None                       ; None                       ; 0.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SrlOp                 ; ControlUnit:ControlUnit|nextstate.SrlWriteReg_2398    ; clock      ; clock    ; None                       ; None                       ; 0.751 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Ble                   ; ControlUnit:ControlUnit|nextstate.BleCompare_2088     ; clock      ; clock    ; None                       ; None                       ; 0.763 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Break                 ; ControlUnit:ControlUnit|nextstate.WriteInPC_2888      ; clock      ; clock    ; None                       ; None                       ; 0.907 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Bgt                   ; ControlUnit:ControlUnit|nextstate.BgtCompare_2144     ; clock      ; clock    ; None                       ; None                       ; 0.963 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Mult                  ; ControlUnit:ControlUnit|nextstate.Mult_1858           ; clock      ; clock    ; None                       ; None                       ; 1.262 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WaitMemRead           ; ControlUnit:ControlUnit|nextstate.WaitMemRead2_3006   ; clock      ; clock    ; None                       ; None                       ; 0.782 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Wait                  ; ControlUnit:ControlUnit|nextstate.Start_3232          ; clock      ; clock    ; None                       ; None                       ; 1.336 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sra                   ; ControlUnit:ControlUnit|nextstate.SraOp_2654          ; clock      ; clock    ; None                       ; None                       ; 1.586 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WaitMemRead2          ; ControlUnit:ControlUnit|nextstate.Decode_3176         ; clock      ; clock    ; None                       ; None                       ; 0.971 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Lui                   ; ControlUnit:ControlUnit|nextstate.Lui2_1886           ; clock      ; clock    ; None                       ; None                       ; 1.481 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Lw                    ; ControlUnit:ControlUnit|nextstate.LGet_2032           ; clock      ; clock    ; None                       ; None                       ; 1.491 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sub                   ; ControlUnit:ControlUnit|nextstate.WriteInReg_3118     ; clock      ; clock    ; None                       ; None                       ; 1.506 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.And                   ; ControlUnit:ControlUnit|nextstate.WriteInReg_3118     ; clock      ; clock    ; None                       ; None                       ; 1.513 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.OverflowExc           ; ControlUnit:ControlUnit|nextstate.Wait_3090           ; clock      ; clock    ; None                       ; None                       ; 1.641 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Add                   ; ControlUnit:ControlUnit|nextstate.WriteInReg_3118     ; clock      ; clock    ; None                       ; None                       ; 1.693 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Addiu                 ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3034 ; clock      ; clock    ; None                       ; None                       ; 1.783 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteInReg            ; ControlUnit:ControlUnit|nextstate.Wait_3090           ; clock      ; clock    ; None                       ; None                       ; 1.816 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteInPC             ; ControlUnit:ControlUnit|nextstate.Wait_3090           ; clock      ; clock    ; None                       ; None                       ; 1.856 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Jr                    ; ControlUnit:ControlUnit|nextstate.Wait_3090           ; clock      ; clock    ; None                       ; None                       ; 1.880 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Rte                   ; ControlUnit:ControlUnit|nextstate.Wait_3090           ; clock      ; clock    ; None                       ; None                       ; 1.938 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Reset                 ; ControlUnit:ControlUnit|nextstate.Start_3232          ; clock      ; clock    ; None                       ; None                       ; 1.531 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Lui2                  ; ControlUnit:ControlUnit|nextstate.Wait_3090           ; clock      ; clock    ; None                       ; None                       ; 2.008 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LGet                  ; ControlUnit:ControlUnit|nextstate.LSave_2004          ; clock      ; clock    ; None                       ; None                       ; 1.237 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Beq                   ; ControlUnit:ControlUnit|nextstate.BeqCompare_2256     ; clock      ; clock    ; None                       ; None                       ; 2.035 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.LSaveb_1944         ; clock      ; clock    ; None                       ; None                       ; 1.389 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.BgtCompare            ; ControlUnit:ControlUnit|nextstate.Wait_3090           ; clock      ; clock    ; None                       ; None                       ; 2.160 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.LSaveh_1974         ; clock      ; clock    ; None                       ; None                       ; 1.370 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.BeqCompare            ; ControlUnit:ControlUnit|nextstate.Wait_3090           ; clock      ; clock    ; None                       ; None                       ; 2.197 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteInRegAddi        ; ControlUnit:ControlUnit|nextstate.Wait_3090           ; clock      ; clock    ; None                       ; None                       ; 2.223 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.LSave_2004          ; clock      ; clock    ; None                       ; None                       ; 1.446 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.BneCompare            ; ControlUnit:ControlUnit|nextstate.Wait_3090           ; clock      ; clock    ; None                       ; None                       ; 2.330 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[26]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_2340    ; clock      ; clock    ; None                       ; None                       ; 2.376 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.BleCompare            ; ControlUnit:ControlUnit|nextstate.Wait_3090           ; clock      ; clock    ; None                       ; None                       ; 2.366 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[31]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_2340    ; clock      ; clock    ; None                       ; None                       ; 2.338 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Addi                  ; ControlUnit:ControlUnit|nextstate.OverflowExc_2340    ; clock      ; clock    ; None                       ; None                       ; 2.348 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[28]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_2340    ; clock      ; clock    ; None                       ; None                       ; 2.352 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Addi                  ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3034 ; clock      ; clock    ; None                       ; None                       ; 2.376 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[26]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3034 ; clock      ; clock    ; None                       ; None                       ; 2.413 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[27]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_2340    ; clock      ; clock    ; None                       ; None                       ; 2.424 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Mult                  ; ControlUnit:ControlUnit|nextstate.Wait_3090           ; clock      ; clock    ; None                       ; None                       ; 2.598 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[28]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3034 ; clock      ; clock    ; None                       ; None                       ; 2.389 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Slt                   ; ControlUnit:ControlUnit|nextstate.Wait_3090           ; clock      ; clock    ; None                       ; None                       ; 2.435 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[27]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3034 ; clock      ; clock    ; None                       ; None                       ; 2.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.LSaveb_1944         ; clock      ; clock    ; None                       ; None                       ; 1.795 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[31]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3034 ; clock      ; clock    ; None                       ; None                       ; 2.472 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Start                 ; ControlUnit:ControlUnit|nextstate.WaitMemRead_3204    ; clock      ; clock    ; None                       ; None                       ; 2.139 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.LSaveh_1974         ; clock      ; clock    ; None                       ; None                       ; 1.984 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Mult_1858           ; clock      ; clock    ; None                       ; None                       ; 2.400 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[30]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_2340    ; clock      ; clock    ; None                       ; None                       ; 2.818 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[28]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_2340    ; clock      ; clock    ; None                       ; None                       ; 2.900 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Srav_2542           ; clock      ; clock    ; None                       ; None                       ; 1.556 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[28]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3034 ; clock      ; clock    ; None                       ; None                       ; 2.937 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Mult_1858           ; clock      ; clock    ; None                       ; None                       ; 2.566 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.LSave_2004          ; clock      ; clock    ; None                       ; None                       ; 2.150 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.LSave_2004          ; clock      ; clock    ; None                       ; None                       ; 2.175 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Mult_1858           ; clock      ; clock    ; None                       ; None                       ; 2.442 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LSave                 ; ControlUnit:ControlUnit|nextstate.Wait_3090           ; clock      ; clock    ; None                       ; None                       ; 3.056 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Mult_1858           ; clock      ; clock    ; None                       ; None                       ; 2.651 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[31]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_2340    ; clock      ; clock    ; None                       ; None                       ; 3.085 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[31]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_2340    ; clock      ; clock    ; None                       ; None                       ; 3.086 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[30]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_2340    ; clock      ; clock    ; None                       ; None                       ; 3.094 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[29]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_2340    ; clock      ; clock    ; None                       ; None                       ; 3.098 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.LSave_2004          ; clock      ; clock    ; None                       ; None                       ; 2.294 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.LSaveb_1944         ; clock      ; clock    ; None                       ; None                       ; 2.426 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[29]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3034 ; clock      ; clock    ; None                       ; None                       ; 3.135 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.LSaveb_1944         ; clock      ; clock    ; None                       ; None                       ; 2.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.LSave_2004          ; clock      ; clock    ; None                       ; None                       ; 2.339 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Jr_2830             ; clock      ; clock    ; None                       ; None                       ; 1.580 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Srav_2542           ; clock      ; clock    ; None                       ; None                       ; 1.816 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SrlWriteReg           ; ControlUnit:ControlUnit|nextstate.Wait_3090           ; clock      ; clock    ; None                       ; None                       ; 3.193 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.LSaveh_1974         ; clock      ; clock    ; None                       ; None                       ; 2.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[30]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3034 ; clock      ; clock    ; None                       ; None                       ; 3.188 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Rte_2860            ; clock      ; clock    ; None                       ; None                       ; 1.505 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[31]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3034 ; clock      ; clock    ; None                       ; None                       ; 3.219 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LGet                  ; ControlUnit:ControlUnit|nextstate.LSaveh_1974         ; clock      ; clock    ; None                       ; None                       ; 2.440 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.LSaveh_1974         ; clock      ; clock    ; None                       ; None                       ; 2.432 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LSaveh                ; ControlUnit:ControlUnit|nextstate.Wait_3090           ; clock      ; clock    ; None                       ; None                       ; 3.234 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Mult_1858           ; clock      ; clock    ; None                       ; None                       ; 2.686 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Sll_2800            ; clock      ; clock    ; None                       ; None                       ; 1.921 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Mult_1858           ; clock      ; clock    ; None                       ; None                       ; 2.719 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.LSaveb_1944         ; clock      ; clock    ; None                       ; None                       ; 2.570 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[29]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_2340    ; clock      ; clock    ; None                       ; None                       ; 3.244 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[24]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_2340    ; clock      ; clock    ; None                       ; None                       ; 3.277 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[31]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3034 ; clock      ; clock    ; None                       ; None                       ; 3.275 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Lui                   ; ControlUnit:ControlUnit|nextstate.OverflowExc_2340    ; clock      ; clock    ; None                       ; None                       ; 3.266 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Bgt_2172            ; clock      ; clock    ; None                       ; None                       ; 1.692 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Srl_2456            ; clock      ; clock    ; None                       ; None                       ; 1.758 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|contador[1]                 ; ControlUnit:ControlUnit|nextstate.Mult_1858           ; clock      ; clock    ; None                       ; None                       ; 1.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[26]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_2340    ; clock      ; clock    ; None                       ; None                       ; 3.298 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[29]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3034 ; clock      ; clock    ; None                       ; None                       ; 3.281 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Bgt_2172            ; clock      ; clock    ; None                       ; None                       ; 1.712 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[24]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3034 ; clock      ; clock    ; None                       ; None                       ; 3.314 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Lui_1914            ; clock      ; clock    ; None                       ; None                       ; 1.884 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[27]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_2340    ; clock      ; clock    ; None                       ; None                       ; 3.306 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.LSaveb_1944         ; clock      ; clock    ; None                       ; None                       ; 2.615 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Lui_1914            ; clock      ; clock    ; None                       ; None                       ; 1.894 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[26]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3034 ; clock      ; clock    ; None                       ; None                       ; 3.335 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Sra_2684            ; clock      ; clock    ; None                       ; None                       ; 2.026 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[28]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_2340    ; clock      ; clock    ; None                       ; None                       ; 3.341 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.LSaveh_1974         ; clock      ; clock    ; None                       ; None                       ; 2.551 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Bgt_2172            ; clock      ; clock    ; None                       ; None                       ; 1.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[27]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3034 ; clock      ; clock    ; None                       ; None                       ; 3.343 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Rte_2860            ; clock      ; clock    ; None                       ; None                       ; 1.815 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Lui_1914            ; clock      ; clock    ; None                       ; None                       ; 1.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Jr_2830             ; clock      ; clock    ; None                       ; None                       ; 1.658 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Sllv_2742           ; clock      ; clock    ; None                       ; None                       ; 1.838 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[28]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3034 ; clock      ; clock    ; None                       ; None                       ; 3.378 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LSaveb                ; ControlUnit:ControlUnit|nextstate.Wait_3090           ; clock      ; clock    ; None                       ; None                       ; 3.381 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Slt_2370            ; clock      ; clock    ; None                       ; None                       ; 1.694 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.LSaveh_1974         ; clock      ; clock    ; None                       ; None                       ; 2.596 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Rte_2860            ; clock      ; clock    ; None                       ; None                       ; 1.811 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Lw_2060             ; clock      ; clock    ; None                       ; None                       ; 1.977 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllvWriteReg          ; ControlUnit:ControlUnit|nextstate.Wait_3090           ; clock      ; clock    ; None                       ; None                       ; 3.405 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Bgt_2172            ; clock      ; clock    ; None                       ; None                       ; 1.810 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[22]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_2340    ; clock      ; clock    ; None                       ; None                       ; 3.385 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Lui                   ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3034 ; clock      ; clock    ; None                       ; None                       ; 3.400 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Mult_1858           ; clock      ; clock    ; None                       ; None                       ; 2.963 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Lui_1914            ; clock      ; clock    ; None                       ; None                       ; 2.002 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Sllv_2742           ; clock      ; clock    ; None                       ; None                       ; 1.724 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SraWriteReg           ; ControlUnit:ControlUnit|nextstate.Wait_3090           ; clock      ; clock    ; None                       ; None                       ; 3.443 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[22]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3034 ; clock      ; clock    ; None                       ; None                       ; 3.422 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Bgt_2172            ; clock      ; clock    ; None                       ; None                       ; 1.862 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Lw_2060             ; clock      ; clock    ; None                       ; None                       ; 2.046 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Addi_3062           ; clock      ; clock    ; None                       ; None                       ; 1.880 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Lui_1914            ; clock      ; clock    ; None                       ; None                       ; 2.054 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Sllv_2742           ; clock      ; clock    ; None                       ; None                       ; 1.786 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Lw_2060             ; clock      ; clock    ; None                       ; None                       ; 2.068 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Sra_2684            ; clock      ; clock    ; None                       ; None                       ; 2.181 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Slt_2370            ; clock      ; clock    ; None                       ; None                       ; 1.939 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Ble_2116            ; clock      ; clock    ; None                       ; None                       ; 2.071 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Sll_2800            ; clock      ; clock    ; None                       ; None                       ; 2.015 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Jr_2830             ; clock      ; clock    ; None                       ; None                       ; 1.884 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Srav_2542           ; clock      ; clock    ; None                       ; None                       ; 1.992 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Lw_2060             ; clock      ; clock    ; None                       ; None                       ; 2.093 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[26]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_2340    ; clock      ; clock    ; None                       ; None                       ; 3.520 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SravWriteReg          ; ControlUnit:ControlUnit|nextstate.Wait_3090           ; clock      ; clock    ; None                       ; None                       ; 3.524 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Ble_2116            ; clock      ; clock    ; None                       ; None                       ; 2.101 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Srav_2542           ; clock      ; clock    ; None                       ; None                       ; 2.144 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LGet                  ; ControlUnit:ControlUnit|nextstate.LSaveb_1944         ; clock      ; clock    ; None                       ; None                       ; 2.852 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[26]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3034 ; clock      ; clock    ; None                       ; None                       ; 3.557 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Rte_2860            ; clock      ; clock    ; None                       ; None                       ; 1.846 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[27]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_2340    ; clock      ; clock    ; None                       ; None                       ; 3.556 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllWriteReg           ; ControlUnit:ControlUnit|nextstate.Wait_3090           ; clock      ; clock    ; None                       ; None                       ; 3.563 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Srl_2456            ; clock      ; clock    ; None                       ; None                       ; 1.861 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Lw_2060             ; clock      ; clock    ; None                       ; None                       ; 2.153 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Bne_2228            ; clock      ; clock    ; None                       ; None                       ; 1.993 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Break_2918          ; clock      ; clock    ; None                       ; None                       ; 1.898 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Rte_2860            ; clock      ; clock    ; None                       ; None                       ; 1.879 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[27]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3034 ; clock      ; clock    ; None                       ; None                       ; 3.593 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Jr_2830             ; clock      ; clock    ; None                       ; None                       ; 1.882 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Slt_2370            ; clock      ; clock    ; None                       ; None                       ; 1.928 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[24]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_2340    ; clock      ; clock    ; None                       ; None                       ; 3.628 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Bne_2228            ; clock      ; clock    ; None                       ; None                       ; 2.040 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Lw_2060             ; clock      ; clock    ; None                       ; None                       ; 2.212 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Bne_2228            ; clock      ; clock    ; None                       ; None                       ; 2.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Ble_2116            ; clock      ; clock    ; None                       ; None                       ; 2.212 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Sll_2800            ; clock      ; clock    ; None                       ; None                       ; 2.162 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Sra_2684            ; clock      ; clock    ; None                       ; None                       ; 2.168 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[18]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_2340    ; clock      ; clock    ; None                       ; None                       ; 3.649 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[24]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3034 ; clock      ; clock    ; None                       ; None                       ; 3.665 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Sra_2684            ; clock      ; clock    ; None                       ; None                       ; 2.320 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[29]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_2340    ; clock      ; clock    ; None                       ; None                       ; 3.674 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Ble_2116            ; clock      ; clock    ; None                       ; None                       ; 2.252 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Lw_2060             ; clock      ; clock    ; None                       ; None                       ; 2.257 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Srav_2542           ; clock      ; clock    ; None                       ; None                       ; 2.258 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Bgt_2172            ; clock      ; clock    ; None                       ; None                       ; 2.101 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[18]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3034 ; clock      ; clock    ; None                       ; None                       ; 3.686 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Srl_2456            ; clock      ; clock    ; None                       ; None                       ; 1.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Lui_1914            ; clock      ; clock    ; None                       ; None                       ; 2.284 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[29]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3034 ; clock      ; clock    ; None                       ; None                       ; 3.711 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Break                 ; ControlUnit:ControlUnit|nextstate.OverflowExc_2340    ; clock      ; clock    ; None                       ; None                       ; 3.721 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Rte_2860            ; clock      ; clock    ; None                       ; None                       ; 2.123 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Bgt_2172            ; clock      ; clock    ; None                       ; None                       ; 2.152 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Addi_3062           ; clock      ; clock    ; None                       ; None                       ; 2.150 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Ble                   ; ControlUnit:ControlUnit|nextstate.OverflowExc_2340    ; clock      ; clock    ; None                       ; None                       ; 3.734 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Start                 ; ControlUnit:ControlUnit|nextstate.OverflowExc_2340    ; clock      ; clock    ; None                       ; None                       ; 3.298 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Srav_2542           ; clock      ; clock    ; None                       ; None                       ; 2.233 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Lui_1914            ; clock      ; clock    ; None                       ; None                       ; 2.335 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Sra_2684            ; clock      ; clock    ; None                       ; None                       ; 2.274 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Addi_3062           ; clock      ; clock    ; None                       ; None                       ; 2.177 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Ble                   ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3034 ; clock      ; clock    ; None                       ; None                       ; 3.771 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[20]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_2340    ; clock      ; clock    ; None                       ; None                       ; 3.793 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Mult_1858           ; clock      ; clock    ; None                       ; None                       ; 3.339 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Ble_2116            ; clock      ; clock    ; None                       ; None                       ; 2.370 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[23]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_2340    ; clock      ; clock    ; None                       ; None                       ; 3.774 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Break_2918          ; clock      ; clock    ; None                       ; None                       ; 2.201 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[30]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3034 ; clock      ; clock    ; None                       ; None                       ; 3.804 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Addiu_2312          ; clock      ; clock    ; None                       ; None                       ; 2.222 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Sllv_2742           ; clock      ; clock    ; None                       ; None                       ; 2.243 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Jr_2830             ; clock      ; clock    ; None                       ; None                       ; 2.113 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[20]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3034 ; clock      ; clock    ; None                       ; None                       ; 3.830 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                                                       ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+-------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------+
; tsu                                                                           ;
+-------+--------------+------------+-------+------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                     ; To Clock ;
+-------+--------------+------------+-------+------------------------+----------+
; N/A   ; None         ; 6.276 ns   ; reset ; Multi:Multi|result[18] ; clock    ;
; N/A   ; None         ; 6.276 ns   ; reset ; Multi:Multi|result[19] ; clock    ;
; N/A   ; None         ; 6.276 ns   ; reset ; Multi:Multi|result[20] ; clock    ;
; N/A   ; None         ; 6.276 ns   ; reset ; Multi:Multi|result[21] ; clock    ;
; N/A   ; None         ; 6.276 ns   ; reset ; Multi:Multi|result[22] ; clock    ;
; N/A   ; None         ; 6.276 ns   ; reset ; Multi:Multi|result[23] ; clock    ;
; N/A   ; None         ; 6.276 ns   ; reset ; Multi:Multi|result[24] ; clock    ;
; N/A   ; None         ; 6.276 ns   ; reset ; Multi:Multi|result[25] ; clock    ;
; N/A   ; None         ; 6.094 ns   ; reset ; Multi:Multi|result[0]  ; clock    ;
; N/A   ; None         ; 6.094 ns   ; reset ; Multi:Multi|result[1]  ; clock    ;
; N/A   ; None         ; 6.094 ns   ; reset ; Multi:Multi|result[2]  ; clock    ;
; N/A   ; None         ; 6.094 ns   ; reset ; Multi:Multi|result[3]  ; clock    ;
; N/A   ; None         ; 6.094 ns   ; reset ; Multi:Multi|result[4]  ; clock    ;
; N/A   ; None         ; 6.094 ns   ; reset ; Multi:Multi|result[5]  ; clock    ;
; N/A   ; None         ; 6.090 ns   ; reset ; Multi:Multi|result[14] ; clock    ;
; N/A   ; None         ; 6.090 ns   ; reset ; Multi:Multi|result[15] ; clock    ;
; N/A   ; None         ; 6.090 ns   ; reset ; Multi:Multi|result[16] ; clock    ;
; N/A   ; None         ; 6.090 ns   ; reset ; Multi:Multi|result[17] ; clock    ;
; N/A   ; None         ; 6.067 ns   ; reset ; Multi:Multi|result[6]  ; clock    ;
; N/A   ; None         ; 6.067 ns   ; reset ; Multi:Multi|result[7]  ; clock    ;
; N/A   ; None         ; 6.067 ns   ; reset ; Multi:Multi|result[8]  ; clock    ;
; N/A   ; None         ; 6.067 ns   ; reset ; Multi:Multi|result[9]  ; clock    ;
; N/A   ; None         ; 6.067 ns   ; reset ; Multi:Multi|result[10] ; clock    ;
; N/A   ; None         ; 6.067 ns   ; reset ; Multi:Multi|result[11] ; clock    ;
; N/A   ; None         ; 6.067 ns   ; reset ; Multi:Multi|result[12] ; clock    ;
; N/A   ; None         ; 6.067 ns   ; reset ; Multi:Multi|result[13] ; clock    ;
; N/A   ; None         ; 6.058 ns   ; reset ; Multi:Multi|result[26] ; clock    ;
; N/A   ; None         ; 6.058 ns   ; reset ; Multi:Multi|result[27] ; clock    ;
; N/A   ; None         ; 6.058 ns   ; reset ; Multi:Multi|result[28] ; clock    ;
; N/A   ; None         ; 6.058 ns   ; reset ; Multi:Multi|result[29] ; clock    ;
; N/A   ; None         ; 6.058 ns   ; reset ; Multi:Multi|result[30] ; clock    ;
; N/A   ; None         ; 6.058 ns   ; reset ; Multi:Multi|result[31] ; clock    ;
; N/A   ; None         ; 5.561 ns   ; reset ; Multi:Multi|result[42] ; clock    ;
; N/A   ; None         ; 5.561 ns   ; reset ; Multi:Multi|result[43] ; clock    ;
; N/A   ; None         ; 5.561 ns   ; reset ; Multi:Multi|result[44] ; clock    ;
; N/A   ; None         ; 5.561 ns   ; reset ; Multi:Multi|result[45] ; clock    ;
; N/A   ; None         ; 5.546 ns   ; reset ; Multi:Multi|result[32] ; clock    ;
; N/A   ; None         ; 5.546 ns   ; reset ; Multi:Multi|result[33] ; clock    ;
; N/A   ; None         ; 5.546 ns   ; reset ; Multi:Multi|result[34] ; clock    ;
; N/A   ; None         ; 5.546 ns   ; reset ; Multi:Multi|result[36] ; clock    ;
; N/A   ; None         ; 5.546 ns   ; reset ; Multi:Multi|result[37] ; clock    ;
; N/A   ; None         ; 5.546 ns   ; reset ; Multi:Multi|result[62] ; clock    ;
; N/A   ; None         ; 5.431 ns   ; reset ; Multi:Multi|result[35] ; clock    ;
; N/A   ; None         ; 5.431 ns   ; reset ; Multi:Multi|result[38] ; clock    ;
; N/A   ; None         ; 5.431 ns   ; reset ; Multi:Multi|result[39] ; clock    ;
; N/A   ; None         ; 5.431 ns   ; reset ; Multi:Multi|result[40] ; clock    ;
; N/A   ; None         ; 5.431 ns   ; reset ; Multi:Multi|result[41] ; clock    ;
; N/A   ; None         ; 5.312 ns   ; reset ; Multi:Multi|result[46] ; clock    ;
; N/A   ; None         ; 5.312 ns   ; reset ; Multi:Multi|result[47] ; clock    ;
; N/A   ; None         ; 5.312 ns   ; reset ; Multi:Multi|result[48] ; clock    ;
; N/A   ; None         ; 5.312 ns   ; reset ; Multi:Multi|result[49] ; clock    ;
; N/A   ; None         ; 5.312 ns   ; reset ; Multi:Multi|result[50] ; clock    ;
; N/A   ; None         ; 5.312 ns   ; reset ; Multi:Multi|result[51] ; clock    ;
; N/A   ; None         ; 5.290 ns   ; reset ; Multi:Multi|result[54] ; clock    ;
; N/A   ; None         ; 5.290 ns   ; reset ; Multi:Multi|result[55] ; clock    ;
; N/A   ; None         ; 5.290 ns   ; reset ; Multi:Multi|result[56] ; clock    ;
; N/A   ; None         ; 5.290 ns   ; reset ; Multi:Multi|result[57] ; clock    ;
; N/A   ; None         ; 5.290 ns   ; reset ; Multi:Multi|result[58] ; clock    ;
; N/A   ; None         ; 5.290 ns   ; reset ; Multi:Multi|result[59] ; clock    ;
; N/A   ; None         ; 5.290 ns   ; reset ; Multi:Multi|result[60] ; clock    ;
; N/A   ; None         ; 5.290 ns   ; reset ; Multi:Multi|result[61] ; clock    ;
; N/A   ; None         ; 4.989 ns   ; reset ; Multi:Multi|result[52] ; clock    ;
; N/A   ; None         ; 4.989 ns   ; reset ; Multi:Multi|result[53] ; clock    ;
+-------+--------------+------------+-------+------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------+--------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                        ; To                 ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------+--------------------+------------+
; N/A                                     ; None                                                ; 15.905 ns  ; ControlUnit:ControlUnit|state.Start         ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.828 ns  ; ControlUnit:ControlUnit|state.Slt           ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.827 ns  ; ControlUnit:ControlUnit|state.Sub           ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.813 ns  ; ControlUnit:ControlUnit|state.Bne           ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.759 ns  ; ControlUnit:ControlUnit|state.BleCompare    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.757 ns  ; ControlUnit:ControlUnit|state.Addiu         ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.725 ns  ; ControlUnit:ControlUnit|state.Add           ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.723 ns  ; ControlUnit:ControlUnit|state.BneCompare    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.718 ns  ; ControlUnit:ControlUnit|state.Lui           ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.714 ns  ; ControlUnit:ControlUnit|state.Break         ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.697 ns  ; ControlUnit:ControlUnit|state.And           ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.677 ns  ; ControlUnit:ControlUnit|state.Lw            ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.620 ns  ; ControlUnit:ControlUnit|state.Bgt           ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.590 ns  ; ControlUnit:ControlUnit|state.BeqCompare    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.553 ns  ; ControlUnit:ControlUnit|state.BgtCompare    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.522 ns  ; ControlUnit:ControlUnit|state.Addi          ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.482 ns  ; Registrador:A|Saida[0]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.471 ns  ; ControlUnit:ControlUnit|state.Beq           ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.465 ns  ; ControlUnit:ControlUnit|state.Ble           ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.198 ns  ; Registrador:PC|Saida[0]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.174 ns  ; Registrador:A|Saida[1]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.088 ns  ; Instr_Reg:InstructionRegister|Instr15_0[3]  ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.074 ns  ; Instr_Reg:InstructionRegister|Instr15_0[0]  ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 14.855 ns  ; Registrador:B|Saida[2]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 14.799 ns  ; Registrador:PC|Saida[1]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 14.783 ns  ; Registrador:B|Saida[0]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 14.750 ns  ; Instr_Reg:InstructionRegister|Instr15_0[5]  ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 14.682 ns  ; Instr_Reg:InstructionRegister|Instr15_0[1]  ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 14.612 ns  ; Instr_Reg:InstructionRegister|Instr15_0[2]  ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 14.510 ns  ; Registrador:A|Saida[3]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 14.471 ns  ; Registrador:B|Saida[3]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 14.428 ns  ; Registrador:B|Saida[5]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 14.398 ns  ; Registrador:A|Saida[2]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 14.261 ns  ; Registrador:B|Saida[4]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 14.256 ns  ; Registrador:PC|Saida[3]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 14.192 ns  ; Registrador:A|Saida[4]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 14.117 ns  ; Registrador:PC|Saida[5]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 14.112 ns  ; Registrador:A|Saida[5]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 14.066 ns  ; Registrador:A|Saida[7]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 14.034 ns  ; Registrador:PC|Saida[4]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 13.969 ns  ; Registrador:A|Saida[8]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 13.913 ns  ; Instr_Reg:InstructionRegister|Instr15_0[4]  ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 13.900 ns  ; Instr_Reg:InstructionRegister|Instr15_0[7]  ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 13.889 ns  ; Registrador:B|Saida[7]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 13.871 ns  ; Registrador:A|Saida[6]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 13.869 ns  ; Registrador:PC|Saida[7]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 13.827 ns  ; Registrador:B|Saida[1]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 13.821 ns  ; Registrador:A|Saida[9]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 13.782 ns  ; Registrador:PC|Saida[2]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 13.752 ns  ; Registrador:B|Saida[13]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 13.706 ns  ; Registrador:B|Saida[9]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 13.620 ns  ; Registrador:B|Saida[6]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 13.558 ns  ; Instr_Reg:InstructionRegister|Instr15_0[13] ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 13.557 ns  ; Registrador:B|Saida[8]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 13.477 ns  ; Registrador:PC|Saida[8]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 13.251 ns  ; Instr_Reg:InstructionRegister|Instr15_0[6]  ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 13.240 ns  ; Registrador:A|Saida[10]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 13.181 ns  ; Registrador:A|Saida[13]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 13.171 ns  ; Registrador:A|Saida[12]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 13.164 ns  ; Registrador:PC|Saida[6]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 13.074 ns  ; Registrador:B|Saida[10]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 13.069 ns  ; Instr_Reg:InstructionRegister|Instr15_0[9]  ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 13.055 ns  ; Registrador:PC|Saida[10]                    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 13.035 ns  ; Registrador:A|Saida[11]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 12.936 ns  ; Registrador:PC|Saida[15]                    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 12.883 ns  ; Instr_Reg:InstructionRegister|Instr15_0[10] ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 12.739 ns  ; Registrador:B|Saida[11]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 12.701 ns  ; Instr_Reg:InstructionRegister|Instr15_0[11] ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 12.674 ns  ; Registrador:A|Saida[18]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 12.670 ns  ; Registrador:PC|Saida[9]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 12.609 ns  ; Registrador:PC|Saida[13]                    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 12.607 ns  ; Instr_Reg:InstructionRegister|Instr15_0[8]  ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 12.605 ns  ; Registrador:B|Saida[12]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 12.590 ns  ; Registrador:PC|Saida[12]                    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 12.536 ns  ; Instr_Reg:InstructionRegister|Instr15_0[15] ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 12.509 ns  ; Registrador:PC|Saida[11]                    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 12.507 ns  ; Registrador:B|Saida[15]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 12.489 ns  ; Registrador:A|Saida[21]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 12.484 ns  ; Registrador:PC|Saida[14]                    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 12.431 ns  ; Registrador:B|Saida[17]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 12.415 ns  ; Registrador:A|Saida[14]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 12.306 ns  ; Registrador:B|Saida[22]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 12.301 ns  ; Registrador:B|Saida[16]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 12.278 ns  ; Registrador:A|Saida[17]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 12.273 ns  ; Registrador:A|Saida[15]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 12.256 ns  ; Registrador:A|Saida[23]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 12.232 ns  ; Registrador:A|Saida[19]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 12.203 ns  ; Registrador:A|Saida[20]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 12.167 ns  ; Instr_Reg:InstructionRegister|Instr15_0[14] ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 12.135 ns  ; Registrador:A|Saida[16]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 12.132 ns  ; Registrador:B|Saida[21]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 12.039 ns  ; Registrador:A|Saida[22]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 12.029 ns  ; Instr_Reg:InstructionRegister|Instr15_0[12] ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 11.937 ns  ; Registrador:B|Saida[23]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 11.937 ns  ; Registrador:PC|Saida[19]                    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 11.895 ns  ; Registrador:B|Saida[20]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 11.868 ns  ; Registrador:B|Saida[18]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 11.836 ns  ; Registrador:PC|Saida[21]                    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 11.792 ns  ; Registrador:B|Saida[14]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 11.772 ns  ; Registrador:PC|Saida[16]                    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 11.746 ns  ; Registrador:B|Saida[19]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 11.728 ns  ; Registrador:PC|Saida[25]                    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 11.663 ns  ; Registrador:A|Saida[25]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 11.569 ns  ; Registrador:PC|Saida[17]                    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 11.546 ns  ; Registrador:A|Saida[24]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 11.327 ns  ; Registrador:B|Saida[25]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 11.297 ns  ; Registrador:PC|Saida[23]                    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 11.288 ns  ; Registrador:PC|Saida[20]                    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 11.197 ns  ; ControlUnit:ControlUnit|state.WaitMemRead   ; stateout[1]        ; clock      ;
; N/A                                     ; None                                                ; 11.172 ns  ; Registrador:B|Saida[29]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 11.159 ns  ; Registrador:PC|Saida[18]                    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 11.127 ns  ; Registrador:A|Saida[30]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 11.126 ns  ; Registrador:B|Saida[24]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 11.110 ns  ; ControlUnit:ControlUnit|state.WaitMemRead   ; stateout[0]        ; clock      ;
; N/A                                     ; None                                                ; 11.053 ns  ; Registrador:A|Saida[27]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 11.017 ns  ; Registrador:A|Saida[26]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 10.971 ns  ; ControlUnit:ControlUnit|state.Beq           ; stateout[1]        ; clock      ;
; N/A                                     ; None                                                ; 10.949 ns  ; ControlUnit:ControlUnit|state.SllWriteReg   ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 10.911 ns  ; ControlUnit:ControlUnit|state.SravWriteReg  ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 10.908 ns  ; Registrador:PC|Saida[22]                    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 10.884 ns  ; ControlUnit:ControlUnit|state.Beq           ; stateout[0]        ; clock      ;
; N/A                                     ; None                                                ; 10.838 ns  ; Registrador:A|Saida[28]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 10.830 ns  ; ControlUnit:ControlUnit|state.SraWriteReg   ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 10.805 ns  ; Registrador:B|Saida[27]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 10.796 ns  ; Registrador:B|Saida[26]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 10.791 ns  ; ControlUnit:ControlUnit|state.SllvWriteReg  ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 10.767 ns  ; Registrador:PC|Saida[24]                    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 10.766 ns  ; Registrador:PC|Saida[29]                    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 10.595 ns  ; Registrador:A|Saida[29]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 10.585 ns  ; ControlUnit:ControlUnit|state.SrlWriteReg   ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 10.452 ns  ; Registrador:A|Saida[31]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 10.398 ns  ; Registrador:B|Saida[28]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 10.164 ns  ; ControlUnit:ControlUnit|state.WaitMemRead   ; stateout[2]        ; clock      ;
; N/A                                     ; None                                                ; 10.163 ns  ; Registrador:B|Saida[30]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 10.159 ns  ; Registrador:B|Saida[31]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 10.143 ns  ; ControlUnit:ControlUnit|state.LSaveb        ; MuxMemToRegOut[23] ; clock      ;
; N/A                                     ; None                                                ; 10.101 ns  ; ControlUnit:ControlUnit|state.WaitMemRead   ; stateout[3]        ; clock      ;
; N/A                                     ; None                                                ; 10.086 ns  ; ControlUnit:ControlUnit|state.Sllv          ; stateout[1]        ; clock      ;
; N/A                                     ; None                                                ; 10.009 ns  ; ControlUnit:ControlUnit|state.LSaveb        ; MuxMemToRegOut[22] ; clock      ;
; N/A                                     ; None                                                ; 9.999 ns   ; ControlUnit:ControlUnit|state.LSaveh        ; MuxMemToRegOut[23] ; clock      ;
; N/A                                     ; None                                                ; 9.999 ns   ; ControlUnit:ControlUnit|state.Sllv          ; stateout[0]        ; clock      ;
; N/A                                     ; None                                                ; 9.971 ns   ; ControlUnit:ControlUnit|state.SllWriteReg   ; MuxMemToRegOut[31] ; clock      ;
; N/A                                     ; None                                                ; 9.959 ns   ; Registrador:PC|Saida[30]                    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 9.938 ns   ; ControlUnit:ControlUnit|state.Beq           ; stateout[2]        ; clock      ;
; N/A                                     ; None                                                ; 9.933 ns   ; ControlUnit:ControlUnit|state.SravWriteReg  ; MuxMemToRegOut[31] ; clock      ;
; N/A                                     ; None                                                ; 9.902 ns   ; Registrador:PC|Saida[27]                    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 9.875 ns   ; ControlUnit:ControlUnit|state.Beq           ; stateout[3]        ; clock      ;
; N/A                                     ; None                                                ; 9.874 ns   ; Registrador:PC|Saida[28]                    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 9.865 ns   ; ControlUnit:ControlUnit|state.LSaveh        ; MuxMemToRegOut[22] ; clock      ;
; N/A                                     ; None                                                ; 9.854 ns   ; Registrador:PC|Saida[26]                    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 9.852 ns   ; ControlUnit:ControlUnit|state.SraWriteReg   ; MuxMemToRegOut[31] ; clock      ;
; N/A                                     ; None                                                ; 9.823 ns   ; ControlUnit:ControlUnit|state.Start         ; stateout[1]        ; clock      ;
; N/A                                     ; None                                                ; 9.817 ns   ; ControlUnit:ControlUnit|state.LSaveb        ; MuxMemToRegOut[4]  ; clock      ;
; N/A                                     ; None                                                ; 9.813 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg  ; MuxMemToRegOut[31] ; clock      ;
; N/A                                     ; None                                                ; 9.808 ns   ; ControlUnit:ControlUnit|state.LSaveb        ; MuxMemToRegOut[28] ; clock      ;
; N/A                                     ; None                                                ; 9.804 ns   ; ControlUnit:ControlUnit|state.LSave         ; MuxMemToRegOut[23] ; clock      ;
; N/A                                     ; None                                                ; 9.791 ns   ; ControlUnit:ControlUnit|state.LSaveb        ; MuxMemToRegOut[26] ; clock      ;
; N/A                                     ; None                                                ; 9.791 ns   ; ControlUnit:ControlUnit|state.SllWriteReg   ; MuxMemToRegOut[23] ; clock      ;
; N/A                                     ; None                                                ; 9.782 ns   ; ControlUnit:ControlUnit|state.LSaveb        ; MuxMemToRegOut[24] ; clock      ;
; N/A                                     ; None                                                ; 9.767 ns   ; ControlUnit:ControlUnit|state.Slt           ; MuxMemToRegOut[31] ; clock      ;
; N/A                                     ; None                                                ; 9.760 ns   ; ControlUnit:ControlUnit|state.LSaveb        ; MuxMemToRegOut[27] ; clock      ;
; N/A                                     ; None                                                ; 9.753 ns   ; ControlUnit:ControlUnit|state.SravWriteReg  ; MuxMemToRegOut[23] ; clock      ;
; N/A                                     ; None                                                ; 9.728 ns   ; Registrador:PC|Saida[31]                    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 9.727 ns   ; ControlUnit:ControlUnit|state.LSaveb        ; MuxMemToRegOut[18] ; clock      ;
; N/A                                     ; None                                                ; 9.712 ns   ; ControlUnit:ControlUnit|state.Lw            ; stateout[1]        ; clock      ;
; N/A                                     ; None                                                ; 9.686 ns   ; ControlUnit:ControlUnit|state.LSaveb        ; MuxMemToRegOut[7]  ; clock      ;
; N/A                                     ; None                                                ; 9.673 ns   ; ControlUnit:ControlUnit|state.LSaveh        ; MuxMemToRegOut[4]  ; clock      ;
; N/A                                     ; None                                                ; 9.672 ns   ; ControlUnit:ControlUnit|state.SraWriteReg   ; MuxMemToRegOut[23] ; clock      ;
; N/A                                     ; None                                                ; 9.670 ns   ; ControlUnit:ControlUnit|state.LSave         ; MuxMemToRegOut[22] ; clock      ;
; N/A                                     ; None                                                ; 9.666 ns   ; ControlUnit:ControlUnit|state.LSaveb        ; MuxMemToRegOut[12] ; clock      ;
; N/A                                     ; None                                                ; 9.664 ns   ; ControlUnit:ControlUnit|state.LSaveh        ; MuxMemToRegOut[28] ; clock      ;
; N/A                                     ; None                                                ; 9.647 ns   ; ControlUnit:ControlUnit|state.LSaveh        ; MuxMemToRegOut[26] ; clock      ;
; N/A                                     ; None                                                ; 9.640 ns   ; ControlUnit:ControlUnit|state.LSaveb        ; MuxMemToRegOut[6]  ; clock      ;
; N/A                                     ; None                                                ; 9.638 ns   ; ControlUnit:ControlUnit|state.LSaveh        ; MuxMemToRegOut[24] ; clock      ;
; N/A                                     ; None                                                ; 9.633 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg  ; MuxMemToRegOut[23] ; clock      ;
; N/A                                     ; None                                                ; 9.625 ns   ; ControlUnit:ControlUnit|state.Lw            ; stateout[0]        ; clock      ;
; N/A                                     ; None                                                ; 9.622 ns   ; ControlUnit:ControlUnit|state.SllWriteReg   ; MuxMemToRegOut[28] ; clock      ;
; N/A                                     ; None                                                ; 9.616 ns   ; ControlUnit:ControlUnit|state.LSaveh        ; MuxMemToRegOut[27] ; clock      ;
; N/A                                     ; None                                                ; 9.611 ns   ; ControlUnit:ControlUnit|state.SllWriteReg   ; MuxMemToRegOut[22] ; clock      ;
; N/A                                     ; None                                                ; 9.607 ns   ; ControlUnit:ControlUnit|state.SrlWriteReg   ; MuxMemToRegOut[31] ; clock      ;
; N/A                                     ; None                                                ; 9.593 ns   ; ControlUnit:ControlUnit|state.LSaveb        ; MuxMemToRegOut[17] ; clock      ;
; N/A                                     ; None                                                ; 9.584 ns   ; ControlUnit:ControlUnit|state.SravWriteReg  ; MuxMemToRegOut[28] ; clock      ;
; N/A                                     ; None                                                ; 9.583 ns   ; ControlUnit:ControlUnit|state.LSaveh        ; MuxMemToRegOut[18] ; clock      ;
; N/A                                     ; None                                                ; 9.581 ns   ; ControlUnit:ControlUnit|state.SllWriteReg   ; MuxMemToRegOut[6]  ; clock      ;
; N/A                                     ; None                                                ; 9.579 ns   ; ControlUnit:ControlUnit|state.Slt           ; MuxMemToRegOut[23] ; clock      ;
; N/A                                     ; None                                                ; 9.573 ns   ; ControlUnit:ControlUnit|state.SravWriteReg  ; MuxMemToRegOut[22] ; clock      ;
; N/A                                     ; None                                                ; 9.543 ns   ; ControlUnit:ControlUnit|state.SravWriteReg  ; MuxMemToRegOut[6]  ; clock      ;
; N/A                                     ; None                                                ; 9.542 ns   ; ControlUnit:ControlUnit|state.LSaveh        ; MuxMemToRegOut[7]  ; clock      ;
; N/A                                     ; None                                                ; 9.541 ns   ; ControlUnit:ControlUnit|state.LSaveb        ; MuxMemToRegOut[9]  ; clock      ;
; N/A                                     ; None                                                ; 9.533 ns   ; ControlUnit:ControlUnit|state.LSaveb        ; MuxMemToRegOut[31] ; clock      ;
; N/A                                     ; None                                                ; 9.528 ns   ; ControlUnit:ControlUnit|state.LSaveb        ; MuxMemToRegOut[10] ; clock      ;
; N/A                                     ; None                                                ; 9.522 ns   ; ControlUnit:ControlUnit|state.LSaveh        ; MuxMemToRegOut[12] ; clock      ;
; N/A                                     ; None                                                ; 9.509 ns   ; ControlUnit:ControlUnit|state.SllWriteReg   ; MuxMemToRegOut[9]  ; clock      ;
; N/A                                     ; None                                                ; 9.503 ns   ; ControlUnit:ControlUnit|state.SraWriteReg   ; MuxMemToRegOut[28] ; clock      ;
; N/A                                     ; None                                                ; 9.496 ns   ; ControlUnit:ControlUnit|state.SllWriteReg   ; MuxMemToRegOut[10] ; clock      ;
; N/A                                     ; None                                                ; 9.496 ns   ; ControlUnit:ControlUnit|state.LSaveh        ; MuxMemToRegOut[6]  ; clock      ;
; N/A                                     ; None                                                ; 9.492 ns   ; ControlUnit:ControlUnit|state.SraWriteReg   ; MuxMemToRegOut[22] ; clock      ;
; N/A                                     ; None                                                ; 9.478 ns   ; ControlUnit:ControlUnit|state.LSave         ; MuxMemToRegOut[4]  ; clock      ;
; N/A                                     ; None                                                ; 9.471 ns   ; ControlUnit:ControlUnit|state.SravWriteReg  ; MuxMemToRegOut[9]  ; clock      ;
; N/A                                     ; None                                                ; 9.469 ns   ; ControlUnit:ControlUnit|state.LSave         ; MuxMemToRegOut[28] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                             ;                    ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------+--------------------+------------+


+-------------------------------------------------------------------------------------+
; th                                                                                  ;
+---------------+-------------+-----------+-------+------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                     ; To Clock ;
+---------------+-------------+-----------+-------+------------------------+----------+
; N/A           ; None        ; -4.750 ns ; reset ; Multi:Multi|result[52] ; clock    ;
; N/A           ; None        ; -4.750 ns ; reset ; Multi:Multi|result[53] ; clock    ;
; N/A           ; None        ; -5.051 ns ; reset ; Multi:Multi|result[54] ; clock    ;
; N/A           ; None        ; -5.051 ns ; reset ; Multi:Multi|result[55] ; clock    ;
; N/A           ; None        ; -5.051 ns ; reset ; Multi:Multi|result[56] ; clock    ;
; N/A           ; None        ; -5.051 ns ; reset ; Multi:Multi|result[57] ; clock    ;
; N/A           ; None        ; -5.051 ns ; reset ; Multi:Multi|result[58] ; clock    ;
; N/A           ; None        ; -5.051 ns ; reset ; Multi:Multi|result[59] ; clock    ;
; N/A           ; None        ; -5.051 ns ; reset ; Multi:Multi|result[60] ; clock    ;
; N/A           ; None        ; -5.051 ns ; reset ; Multi:Multi|result[61] ; clock    ;
; N/A           ; None        ; -5.073 ns ; reset ; Multi:Multi|result[46] ; clock    ;
; N/A           ; None        ; -5.073 ns ; reset ; Multi:Multi|result[47] ; clock    ;
; N/A           ; None        ; -5.073 ns ; reset ; Multi:Multi|result[48] ; clock    ;
; N/A           ; None        ; -5.073 ns ; reset ; Multi:Multi|result[49] ; clock    ;
; N/A           ; None        ; -5.073 ns ; reset ; Multi:Multi|result[50] ; clock    ;
; N/A           ; None        ; -5.073 ns ; reset ; Multi:Multi|result[51] ; clock    ;
; N/A           ; None        ; -5.192 ns ; reset ; Multi:Multi|result[35] ; clock    ;
; N/A           ; None        ; -5.192 ns ; reset ; Multi:Multi|result[38] ; clock    ;
; N/A           ; None        ; -5.192 ns ; reset ; Multi:Multi|result[39] ; clock    ;
; N/A           ; None        ; -5.192 ns ; reset ; Multi:Multi|result[40] ; clock    ;
; N/A           ; None        ; -5.192 ns ; reset ; Multi:Multi|result[41] ; clock    ;
; N/A           ; None        ; -5.307 ns ; reset ; Multi:Multi|result[32] ; clock    ;
; N/A           ; None        ; -5.307 ns ; reset ; Multi:Multi|result[33] ; clock    ;
; N/A           ; None        ; -5.307 ns ; reset ; Multi:Multi|result[34] ; clock    ;
; N/A           ; None        ; -5.307 ns ; reset ; Multi:Multi|result[36] ; clock    ;
; N/A           ; None        ; -5.307 ns ; reset ; Multi:Multi|result[37] ; clock    ;
; N/A           ; None        ; -5.307 ns ; reset ; Multi:Multi|result[62] ; clock    ;
; N/A           ; None        ; -5.322 ns ; reset ; Multi:Multi|result[42] ; clock    ;
; N/A           ; None        ; -5.322 ns ; reset ; Multi:Multi|result[43] ; clock    ;
; N/A           ; None        ; -5.322 ns ; reset ; Multi:Multi|result[44] ; clock    ;
; N/A           ; None        ; -5.322 ns ; reset ; Multi:Multi|result[45] ; clock    ;
; N/A           ; None        ; -5.819 ns ; reset ; Multi:Multi|result[26] ; clock    ;
; N/A           ; None        ; -5.819 ns ; reset ; Multi:Multi|result[27] ; clock    ;
; N/A           ; None        ; -5.819 ns ; reset ; Multi:Multi|result[28] ; clock    ;
; N/A           ; None        ; -5.819 ns ; reset ; Multi:Multi|result[29] ; clock    ;
; N/A           ; None        ; -5.819 ns ; reset ; Multi:Multi|result[30] ; clock    ;
; N/A           ; None        ; -5.819 ns ; reset ; Multi:Multi|result[31] ; clock    ;
; N/A           ; None        ; -5.828 ns ; reset ; Multi:Multi|result[6]  ; clock    ;
; N/A           ; None        ; -5.828 ns ; reset ; Multi:Multi|result[7]  ; clock    ;
; N/A           ; None        ; -5.828 ns ; reset ; Multi:Multi|result[8]  ; clock    ;
; N/A           ; None        ; -5.828 ns ; reset ; Multi:Multi|result[9]  ; clock    ;
; N/A           ; None        ; -5.828 ns ; reset ; Multi:Multi|result[10] ; clock    ;
; N/A           ; None        ; -5.828 ns ; reset ; Multi:Multi|result[11] ; clock    ;
; N/A           ; None        ; -5.828 ns ; reset ; Multi:Multi|result[12] ; clock    ;
; N/A           ; None        ; -5.828 ns ; reset ; Multi:Multi|result[13] ; clock    ;
; N/A           ; None        ; -5.851 ns ; reset ; Multi:Multi|result[14] ; clock    ;
; N/A           ; None        ; -5.851 ns ; reset ; Multi:Multi|result[15] ; clock    ;
; N/A           ; None        ; -5.851 ns ; reset ; Multi:Multi|result[16] ; clock    ;
; N/A           ; None        ; -5.851 ns ; reset ; Multi:Multi|result[17] ; clock    ;
; N/A           ; None        ; -5.855 ns ; reset ; Multi:Multi|result[0]  ; clock    ;
; N/A           ; None        ; -5.855 ns ; reset ; Multi:Multi|result[1]  ; clock    ;
; N/A           ; None        ; -5.855 ns ; reset ; Multi:Multi|result[2]  ; clock    ;
; N/A           ; None        ; -5.855 ns ; reset ; Multi:Multi|result[3]  ; clock    ;
; N/A           ; None        ; -5.855 ns ; reset ; Multi:Multi|result[4]  ; clock    ;
; N/A           ; None        ; -5.855 ns ; reset ; Multi:Multi|result[5]  ; clock    ;
; N/A           ; None        ; -6.037 ns ; reset ; Multi:Multi|result[18] ; clock    ;
; N/A           ; None        ; -6.037 ns ; reset ; Multi:Multi|result[19] ; clock    ;
; N/A           ; None        ; -6.037 ns ; reset ; Multi:Multi|result[20] ; clock    ;
; N/A           ; None        ; -6.037 ns ; reset ; Multi:Multi|result[21] ; clock    ;
; N/A           ; None        ; -6.037 ns ; reset ; Multi:Multi|result[22] ; clock    ;
; N/A           ; None        ; -6.037 ns ; reset ; Multi:Multi|result[23] ; clock    ;
; N/A           ; None        ; -6.037 ns ; reset ; Multi:Multi|result[24] ; clock    ;
; N/A           ; None        ; -6.037 ns ; reset ; Multi:Multi|result[25] ; clock    ;
+---------------+-------------+-----------+-------+------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri May 17 18:30:59 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PQP -c PQP --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sllv_2742" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Srav_2542" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllvWriteReg_2712" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllWriteReg_2770" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllvOp_2598" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllOp_2570" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SrlOp_2426" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SrlWriteReg_2398" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SravWriteReg_2484" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SraOp_2654" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SraWriteReg_2626" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SravOp_2512" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sll_2800" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Srl_2456" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sra_2684" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WaitMemRead2_3006" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Jr_2830" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Lw_2060" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Decode_3176" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.OverflowExc_2340" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LGet_2032" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WaitMemRead_3204" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.BleCompare_2088" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.BneCompare_2200" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.BeqCompare_2256" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.BgtCompare_2144" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Slt_2370" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Rte_2860" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Add_3148" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Start_3232" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Ble_2116" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Bne_2228" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Beq_2284" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Bgt_2172" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Addi_3062" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInPC_2888" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Break_2918" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sub_2948" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Lui_1914" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.And_2978" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInReg_3118" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LSaveh_1974" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LSaveb_1944" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LSave_2004" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Addiu_2312" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Lui2_1886" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3034" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Wait_3090" is a latch
    Warning: Node "ControlUnit:ControlUnit|contador[1]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Mult_1858" is a latch
    Warning: Node "ControlUnit:ControlUnit|contador[5]" is a latch
    Warning: Node "ControlUnit:ControlUnit|contador[2]" is a latch
    Warning: Node "ControlUnit:ControlUnit|contador[3]" is a latch
    Warning: Node "ControlUnit:ControlUnit|contador[4]" is a latch
    Warning: Node "ControlUnit:ControlUnit|MultControl" is a latch
Warning: Found combinational loop of 2 nodes
    Warning: Node "ControlUnit:ControlUnit|contador[0]~0"
    Warning: Node "ControlUnit:ControlUnit|Selector56~1"
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 39 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "ControlUnit:ControlUnit|contador[4]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|contador[3]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|contador[2]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|contador[5]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|contador[1]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr73" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector56~1" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Equal11~0" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.Mult" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector16~0" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.Reset" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr18~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr18~1" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr18~2" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|nextstate.Bne~0" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.Start" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Decoder2~0" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[2]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|nextstate.Bne~1" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[0]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector123~0" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[3]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[1]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[5]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr21~0" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[4]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector123~1" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[4]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[3]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.WaitMemRead" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.LGet" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector123~2" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.Decode" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[0]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector119~0" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[5]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[2]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[1]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.WaitMemRead2" as buffer
Info: Clock "clock" has Internal fmax of 60.89 MHz between source register "ControlUnit:ControlUnit|nextstate.SraOp_2654" and destination register "ControlUnit:ControlUnit|state.SraOp" (period= 16.424 ns)
    Info: + Longest register to register delay is 0.674 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X7_Y13_N12; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.SraOp_2654'
        Info: 2: + IC(0.365 ns) + CELL(0.309 ns) = 0.674 ns; Loc. = LCFF_X7_Y13_N15; Fanout = 5; REG Node = 'ControlUnit:ControlUnit|state.SraOp'
        Info: Total cell delay = 0.309 ns ( 45.85 % )
        Info: Total interconnect delay = 0.365 ns ( 54.15 % )
    Info: - Smallest clock skew is -7.448 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.488 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 20; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1637; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.673 ns) + CELL(0.618 ns) = 2.488 ns; Loc. = LCFF_X7_Y13_N15; Fanout = 5; REG Node = 'ControlUnit:ControlUnit|state.SraOp'
            Info: Total cell delay = 1.472 ns ( 59.16 % )
            Info: Total interconnect delay = 1.016 ns ( 40.84 % )
        Info: - Longest clock path from clock "clock" to source register is 9.936 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 20; CLK Node = 'clock'
            Info: 2: + IC(1.357 ns) + CELL(0.712 ns) = 2.923 ns; Loc. = LCFF_X10_Y16_N7; Fanout = 21; REG Node = 'Instr_Reg:InstructionRegister|Instr15_0[1]'
            Info: 3: + IC(0.715 ns) + CELL(0.366 ns) = 4.004 ns; Loc. = LCCOMB_X11_Y15_N26; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|WideOr18~2'
            Info: 4: + IC(0.246 ns) + CELL(0.228 ns) = 4.478 ns; Loc. = LCCOMB_X11_Y15_N16; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|nextstate.Bne~0'
            Info: 5: + IC(0.607 ns) + CELL(0.366 ns) = 5.451 ns; Loc. = LCCOMB_X6_Y15_N6; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|nextstate.Bne~1'
            Info: 6: + IC(0.225 ns) + CELL(0.225 ns) = 5.901 ns; Loc. = LCCOMB_X6_Y15_N16; Fanout = 3; COMB Node = 'ControlUnit:ControlUnit|Selector123~1'
            Info: 7: + IC(0.283 ns) + CELL(0.366 ns) = 6.550 ns; Loc. = LCCOMB_X6_Y15_N8; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|Selector123~2'
            Info: 8: + IC(2.192 ns) + CELL(0.000 ns) = 8.742 ns; Loc. = CLKCTRL_G14; Fanout = 26; COMB Node = 'ControlUnit:ControlUnit|Selector123~2clkctrl'
            Info: 9: + IC(0.966 ns) + CELL(0.228 ns) = 9.936 ns; Loc. = LCCOMB_X7_Y13_N12; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.SraOp_2654'
            Info: Total cell delay = 3.345 ns ( 33.67 % )
            Info: Total interconnect delay = 6.591 ns ( 66.33 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "ControlUnit:ControlUnit|state.Sll" and destination pin or register "ControlUnit:ControlUnit|nextstate.SllOp_2570" for clock "clock" (Hold time is 6.666 ns)
    Info: + Largest clock skew is 7.415 ns
        Info: + Longest clock path from clock "clock" to destination register is 9.902 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 20; CLK Node = 'clock'
            Info: 2: + IC(1.357 ns) + CELL(0.712 ns) = 2.923 ns; Loc. = LCFF_X10_Y16_N7; Fanout = 21; REG Node = 'Instr_Reg:InstructionRegister|Instr15_0[1]'
            Info: 3: + IC(0.715 ns) + CELL(0.366 ns) = 4.004 ns; Loc. = LCCOMB_X11_Y15_N26; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|WideOr18~2'
            Info: 4: + IC(0.246 ns) + CELL(0.228 ns) = 4.478 ns; Loc. = LCCOMB_X11_Y15_N16; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|nextstate.Bne~0'
            Info: 5: + IC(0.607 ns) + CELL(0.366 ns) = 5.451 ns; Loc. = LCCOMB_X6_Y15_N6; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|nextstate.Bne~1'
            Info: 6: + IC(0.225 ns) + CELL(0.225 ns) = 5.901 ns; Loc. = LCCOMB_X6_Y15_N16; Fanout = 3; COMB Node = 'ControlUnit:ControlUnit|Selector123~1'
            Info: 7: + IC(0.283 ns) + CELL(0.366 ns) = 6.550 ns; Loc. = LCCOMB_X6_Y15_N8; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|Selector123~2'
            Info: 8: + IC(2.192 ns) + CELL(0.000 ns) = 8.742 ns; Loc. = CLKCTRL_G14; Fanout = 26; COMB Node = 'ControlUnit:ControlUnit|Selector123~2clkctrl'
            Info: 9: + IC(0.935 ns) + CELL(0.225 ns) = 9.902 ns; Loc. = LCCOMB_X6_Y13_N4; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.SllOp_2570'
            Info: Total cell delay = 3.342 ns ( 33.75 % )
            Info: Total interconnect delay = 6.560 ns ( 66.25 % )
        Info: - Shortest clock path from clock "clock" to source register is 2.487 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 20; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1637; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.672 ns) + CELL(0.618 ns) = 2.487 ns; Loc. = LCFF_X6_Y13_N29; Fanout = 4; REG Node = 'ControlUnit:ControlUnit|state.Sll'
            Info: Total cell delay = 1.472 ns ( 59.19 % )
            Info: Total interconnect delay = 1.015 ns ( 40.81 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.655 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y13_N29; Fanout = 4; REG Node = 'ControlUnit:ControlUnit|state.Sll'
        Info: 2: + IC(0.427 ns) + CELL(0.228 ns) = 0.655 ns; Loc. = LCCOMB_X6_Y13_N4; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.SllOp_2570'
        Info: Total cell delay = 0.228 ns ( 34.81 % )
        Info: Total interconnect delay = 0.427 ns ( 65.19 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "Multi:Multi|result[18]" (data pin = "reset", clock pin = "clock") is 6.276 ns
    Info: + Longest pin to register delay is 8.651 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 2; PIN Node = 'reset'
        Info: 2: + IC(5.156 ns) + CELL(0.378 ns) = 6.398 ns; Loc. = LCCOMB_X29_Y6_N6; Fanout = 63; COMB Node = 'Multi:Multi|result[56]~0'
        Info: 3: + IC(1.507 ns) + CELL(0.746 ns) = 8.651 ns; Loc. = LCFF_X17_Y10_N11; Fanout = 1; REG Node = 'Multi:Multi|result[18]'
        Info: Total cell delay = 1.988 ns ( 22.98 % )
        Info: Total interconnect delay = 6.663 ns ( 77.02 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.465 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 20; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1637; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.650 ns) + CELL(0.618 ns) = 2.465 ns; Loc. = LCFF_X17_Y10_N11; Fanout = 1; REG Node = 'Multi:Multi|result[18]'
        Info: Total cell delay = 1.472 ns ( 59.72 % )
        Info: Total interconnect delay = 0.993 ns ( 40.28 % )
Info: tco from clock "clock" to destination pin "MuxMemToRegOut[0]" through register "ControlUnit:ControlUnit|state.Start" is 15.905 ns
    Info: + Longest clock path from clock "clock" to source register is 2.921 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 20; CLK Node = 'clock'
        Info: 2: + IC(1.449 ns) + CELL(0.618 ns) = 2.921 ns; Loc. = LCFF_X9_Y15_N19; Fanout = 12; REG Node = 'ControlUnit:ControlUnit|state.Start'
        Info: Total cell delay = 1.472 ns ( 50.39 % )
        Info: Total interconnect delay = 1.449 ns ( 49.61 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 12.890 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y15_N19; Fanout = 12; REG Node = 'ControlUnit:ControlUnit|state.Start'
        Info: 2: + IC(0.843 ns) + CELL(0.272 ns) = 1.115 ns; Loc. = LCCOMB_X10_Y16_N8; Fanout = 36; COMB Node = 'ControlUnit:ControlUnit|WideOr25'
        Info: 3: + IC(0.227 ns) + CELL(0.154 ns) = 1.496 ns; Loc. = LCCOMB_X10_Y16_N4; Fanout = 3; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux0~0'
        Info: 4: + IC(0.249 ns) + CELL(0.228 ns) = 1.973 ns; Loc. = LCCOMB_X10_Y16_N22; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[0]~1'
        Info: 5: + IC(0.254 ns) + CELL(0.228 ns) = 2.455 ns; Loc. = LCCOMB_X10_Y16_N30; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[1]~2'
        Info: 6: + IC(0.232 ns) + CELL(0.053 ns) = 2.740 ns; Loc. = LCCOMB_X10_Y16_N18; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[3]~3'
        Info: 7: + IC(0.225 ns) + CELL(0.154 ns) = 3.119 ns; Loc. = LCCOMB_X10_Y16_N14; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[5]~4'
        Info: 8: + IC(0.219 ns) + CELL(0.053 ns) = 3.391 ns; Loc. = LCCOMB_X10_Y16_N2; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[7]~5'
        Info: 9: + IC(0.596 ns) + CELL(0.053 ns) = 4.040 ns; Loc. = LCCOMB_X10_Y17_N16; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[9]~6'
        Info: 10: + IC(0.241 ns) + CELL(0.053 ns) = 4.334 ns; Loc. = LCCOMB_X10_Y17_N4; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[11]~7'
        Info: 11: + IC(0.222 ns) + CELL(0.053 ns) = 4.609 ns; Loc. = LCCOMB_X10_Y17_N10; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[13]~8'
        Info: 12: + IC(0.212 ns) + CELL(0.053 ns) = 4.874 ns; Loc. = LCCOMB_X10_Y17_N14; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[15]~9'
        Info: 13: + IC(0.215 ns) + CELL(0.053 ns) = 5.142 ns; Loc. = LCCOMB_X10_Y17_N0; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[17]~10'
        Info: 14: + IC(0.223 ns) + CELL(0.053 ns) = 5.418 ns; Loc. = LCCOMB_X10_Y17_N20; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[19]~11'
        Info: 15: + IC(0.208 ns) + CELL(0.053 ns) = 5.679 ns; Loc. = LCCOMB_X10_Y17_N26; Fanout = 6; COMB Node = 'Ula32:ULA|carry_temp[21]~12'
        Info: 16: + IC(0.218 ns) + CELL(0.053 ns) = 5.950 ns; Loc. = LCCOMB_X10_Y17_N30; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[23]~13'
        Info: 17: + IC(0.574 ns) + CELL(0.053 ns) = 6.577 ns; Loc. = LCCOMB_X10_Y18_N8; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[25]~14'
        Info: 18: + IC(0.311 ns) + CELL(0.053 ns) = 6.941 ns; Loc. = LCCOMB_X10_Y18_N20; Fanout = 7; COMB Node = 'Ula32:ULA|carry_temp[27]~15'
        Info: 19: + IC(0.237 ns) + CELL(0.053 ns) = 7.231 ns; Loc. = LCCOMB_X10_Y18_N30; Fanout = 9; COMB Node = 'Ula32:ULA|carry_temp[29]~16'
        Info: 20: + IC(0.653 ns) + CELL(0.225 ns) = 8.109 ns; Loc. = LCCOMB_X10_Y14_N8; Fanout = 2; COMB Node = 'MuxMemToReg:MuxMemToReg|Mux0~3'
        Info: 21: + IC(0.798 ns) + CELL(0.053 ns) = 8.960 ns; Loc. = LCCOMB_X14_Y18_N2; Fanout = 19; COMB Node = 'MuxMemToReg:MuxMemToReg|Mux0~4DUPLICATE'
        Info: 22: + IC(1.958 ns) + CELL(1.972 ns) = 12.890 ns; Loc. = PIN_B16; Fanout = 0; PIN Node = 'MuxMemToRegOut[0]'
        Info: Total cell delay = 3.975 ns ( 30.84 % )
        Info: Total interconnect delay = 8.915 ns ( 69.16 % )
Info: th for register "Multi:Multi|result[52]" (data pin = "reset", clock pin = "clock") is -4.750 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.469 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 20; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1637; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.654 ns) + CELL(0.618 ns) = 2.469 ns; Loc. = LCFF_X29_Y6_N27; Fanout = 1; REG Node = 'Multi:Multi|result[52]'
        Info: Total cell delay = 1.472 ns ( 59.62 % )
        Info: Total interconnect delay = 0.997 ns ( 40.38 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 7.368 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 2; PIN Node = 'reset'
        Info: 2: + IC(5.156 ns) + CELL(0.378 ns) = 6.398 ns; Loc. = LCCOMB_X29_Y6_N6; Fanout = 63; COMB Node = 'Multi:Multi|result[56]~0'
        Info: 3: + IC(0.224 ns) + CELL(0.746 ns) = 7.368 ns; Loc. = LCFF_X29_Y6_N27; Fanout = 1; REG Node = 'Multi:Multi|result[52]'
        Info: Total cell delay = 1.988 ns ( 26.98 % )
        Info: Total interconnect delay = 5.380 ns ( 73.02 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 62 warnings
    Info: Peak virtual memory: 254 megabytes
    Info: Processing ended: Fri May 17 18:31:00 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:03


