
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 338.129 ; gain = 98.027
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 188220 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 515.965 ; gain = 95.785
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:21]
INFO: [Synth 8-3491] module 'clock_div_prec' declared at 'C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/clock_div_prec.vhd:5' bound to instance 'clock_div' of component 'clock_div_prec' [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:173]
INFO: [Synth 8-638] synthesizing module 'clock_div_prec' [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/clock_div_prec.vhd:12]
INFO: [Synth 8-226] default block is never used [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/clock_div_prec.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'clock_div_prec' (1#1) [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/clock_div_prec.vhd:12]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.runs/synth_1/.Xil/Vivado-189680-DESKTOP-TN1C6Q5/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'uart_clock_div' of component 'clk_wiz_0' [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:178]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.runs/synth_1/.Xil/Vivado-189680-DESKTOP-TN1C6Q5/realtime/clk_wiz_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'uart' declared at 'C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/new/uart.vhd:36' bound to instance 'uart_comp' of component 'uart' [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:182]
INFO: [Synth 8-638] synthesizing module 'uart' [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/new/uart.vhd:56]
	Parameter clks_per_bit bound to: 87 - type: integer 
INFO: [Synth 8-3491] module 'uart_tx' declared at 'C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/new/uart_tx.vhd:11' bound to instance 'uart_transmit' of component 'uart_tx' [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/new/uart.vhd:125]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/new/uart_tx.vhd:25]
	Parameter clks_per_bit bound to: 87 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (2#1) [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/new/uart_tx.vhd:25]
	Parameter clks_per_bit bound to: 87 - type: integer 
INFO: [Synth 8-3491] module 'uart_rx' declared at 'C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/new/uart_rx.vhd:9' bound to instance 'uart_receive' of component 'uart_rx' [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/new/uart.vhd:139]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/new/uart_rx.vhd:21]
	Parameter clks_per_bit bound to: 87 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (3#1) [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/new/uart_rx.vhd:21]
INFO: [Synth 8-3491] module 'uart_buffer' declared at 'C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/new/buffer.vhd:35' bound to instance 'buffer1' of component 'uart_buffer' [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/new/uart.vhd:160]
INFO: [Synth 8-638] synthesizing module 'uart_buffer' [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/new/buffer.vhd:43]
WARNING: [Synth 8-614] signal 'write' is read in the process but is not in the sensitivity list [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/new/buffer.vhd:51]
WARNING: [Synth 8-614] signal 'data_in' is read in the process but is not in the sensitivity list [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/new/buffer.vhd:51]
WARNING: [Synth 8-614] signal 'buffer_array' is read in the process but is not in the sensitivity list [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/new/buffer.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'uart_buffer' (4#1) [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/new/buffer.vhd:43]
WARNING: [Synth 8-3848] Net tx_dv_sig in module/entity uart does not have driver. [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/new/uart.vhd:115]
WARNING: [Synth 8-3848] Net tx_byte_val in module/entity uart does not have driver. [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/new/uart.vhd:116]
WARNING: [Synth 8-3848] Net buffer_write in module/entity uart does not have driver. [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/new/uart.vhd:108]
WARNING: [Synth 8-3848] Net write in module/entity uart does not have driver. [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/new/uart.vhd:109]
INFO: [Synth 8-256] done synthesizing module 'uart' (5#1) [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/new/uart.vhd:56]
INFO: [Synth 8-3491] module 'computer_core_1' declared at 'C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/computer_core_1.vhd:5' bound to instance 'comp1' of component 'computer_core_1' [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:198]
INFO: [Synth 8-638] synthesizing module 'computer_core_1' [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/computer_core_1.vhd:46]
INFO: [Synth 8-3491] module 'cpu_core_1' declared at 'C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/cpu_core_1.vhd:5' bound to instance 'CPU1' of component 'cpu_core_1' [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/computer_core_1.vhd:110]
INFO: [Synth 8-638] synthesizing module 'cpu_core_1' [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/cpu_core_1.vhd:19]
INFO: [Synth 8-3491] module 'data_path_core_1' declared at 'C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/data_path_core_1.vhd:5' bound to instance 'data_path1' of component 'data_path_core_1' [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/cpu_core_1.vhd:97]
INFO: [Synth 8-638] synthesizing module 'data_path_core_1' [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/data_path_core_1.vhd:31]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/data_path_core_1.vhd:42]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/data_path_core_1.vhd:43]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/data_path_core_1.vhd:44]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/data_path_core_1.vhd:45]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/data_path_core_1.vhd:46]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/data_path_core_1.vhd:48]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/data_path_core_1.vhd:53]
INFO: [Synth 8-3491] module 'alu_core_1' declared at 'C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/alu_core_1.vhd:7' bound to instance 'ALU0' of component 'alu_core_1' [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/data_path_core_1.vhd:70]
INFO: [Synth 8-638] synthesizing module 'alu_core_1' [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/alu_core_1.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'alu_core_1' (6#1) [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/alu_core_1.vhd:15]
INFO: [Synth 8-226] default block is never used [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/data_path_core_1.vhd:106]
WARNING: [Synth 8-614] signal 'illegal_op' is read in the process but is not in the sensitivity list [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/data_path_core_1.vhd:104]
WARNING: [Synth 8-614] signal 'Fault_Vector' is read in the process but is not in the sensitivity list [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/data_path_core_1.vhd:104]
WARNING: [Synth 8-614] signal 'Interrupt_Vector' is read in the process but is not in the sensitivity list [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/data_path_core_1.vhd:104]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ALU0'. This will prevent further optimization [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/data_path_core_1.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'data_path_core_1' (7#1) [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/data_path_core_1.vhd:31]
INFO: [Synth 8-3491] module 'control_unit_core_1' declared at 'C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/control_unit_core_1.vhd:7' bound to instance 'control_unit1' of component 'control_unit_core_1' [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/cpu_core_1.vhd:122]
INFO: [Synth 8-638] synthesizing module 'control_unit_core_1' [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/control_unit_core_1.vhd:35]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/control_unit_core_1.vhd:142]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/control_unit_core_1.vhd:142]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/control_unit_core_1.vhd:144]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/control_unit_core_1.vhd:144]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/control_unit_core_1.vhd:146]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/control_unit_core_1.vhd:146]
WARNING: [Synth 8-614] signal 'interrupt' is read in the process but is not in the sensitivity list [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/control_unit_core_1.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'control_unit_core_1' (8#1) [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/control_unit_core_1.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'cpu_core_1' (9#1) [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/cpu_core_1.vhd:19]
INFO: [Synth 8-3491] module 'memory_core_1' declared at 'C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/memory_core_1.vhd:5' bound to instance 'MEMORY1' of component 'memory_core_1' [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/computer_core_1.vhd:122]
INFO: [Synth 8-638] synthesizing module 'memory_core_1' [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/memory_core_1.vhd:47]
INFO: [Synth 8-3491] module 'rom_128x8_sync_core_1' declared at 'C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/rom_128x8_sync_core_1.vhd:7' bound to instance 'ROM' of component 'rom_128x8_sync_core_1' [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/memory_core_1.vhd:89]
INFO: [Synth 8-638] synthesizing module 'rom_128x8_sync_core_1' [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/rom_128x8_sync_core_1.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'rom_128x8_sync_core_1' (10#1) [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/rom_128x8_sync_core_1.vhd:13]
INFO: [Synth 8-3491] module 'rw_96x8_sync_core_1' declared at 'C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/rw_96x8_sync_core_1.vhd:5' bound to instance 'RW' of component 'rw_96x8_sync_core_1' [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/memory_core_1.vhd:94]
INFO: [Synth 8-638] synthesizing module 'rw_96x8_sync_core_1' [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/rw_96x8_sync_core_1.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'rw_96x8_sync_core_1' (11#1) [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/rw_96x8_sync_core_1.vhd:13]
INFO: [Synth 8-3491] module 'stack_1' declared at 'C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/new/stack.vhd:5' bound to instance 'STACK' of component 'stack_1' [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/memory_core_1.vhd:101]
INFO: [Synth 8-638] synthesizing module 'stack_1' [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/new/stack.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'stack_1' (12#1) [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/new/stack.vhd:13]
INFO: [Synth 8-3491] module 'ila_1' declared at 'C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.runs/synth_1/.Xil/Vivado-189680-DESKTOP-TN1C6Q5/realtime/ila_1_stub.vhdl:5' bound to instance 'debug' of component 'ila_1' [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/memory_core_1.vhd:108]
INFO: [Synth 8-638] synthesizing module 'ila_1' [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.runs/synth_1/.Xil/Vivado-189680-DESKTOP-TN1C6Q5/realtime/ila_1_stub.vhdl:16]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'STACK'. This will prevent further optimization [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/memory_core_1.vhd:101]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'RW'. This will prevent further optimization [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/memory_core_1.vhd:94]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ROM'. This will prevent further optimization [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/memory_core_1.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'memory_core_1' (13#1) [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/memory_core_1.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'computer_core_1' (14#1) [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/computer_core_1.vhd:46]
INFO: [Synth 8-3491] module 'ila_0' declared at 'C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.runs/synth_1/.Xil/Vivado-189680-DESKTOP-TN1C6Q5/realtime/ila_0_stub.vhdl:5' bound to instance 'debug' of component 'ila_0' [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:227]
INFO: [Synth 8-638] synthesizing module 'ila_0' [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.runs/synth_1/.Xil/Vivado-189680-DESKTOP-TN1C6Q5/realtime/ila_0_stub.vhdl:26]
WARNING: [Synth 8-614] signal 'current_state' is read in the process but is not in the sensitivity list [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:356]
INFO: [Synth 8-3491] module 'char_driver' declared at 'C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Shared_Work/char_driver.vhd:6' bound to instance 'display_out' of component 'char_driver' [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:470]
INFO: [Synth 8-638] synthesizing module 'char_driver' [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Shared_Work/char_driver.vhd:16]
INFO: [Synth 8-3491] module 'char_decoder' declared at 'C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Shared_Work/char_decoder.vhd:4' bound to instance 'char_1_decoder' of component 'char_decoder' [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Shared_Work/char_driver.vhd:54]
INFO: [Synth 8-638] synthesizing module 'char_decoder' [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Shared_Work/char_decoder.vhd:11]
INFO: [Synth 8-226] default block is never used [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Shared_Work/char_decoder.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'char_decoder' (15#1) [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Shared_Work/char_decoder.vhd:11]
INFO: [Synth 8-3491] module 'char_decoder' declared at 'C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Shared_Work/char_decoder.vhd:4' bound to instance 'char_2_decoder' of component 'char_decoder' [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Shared_Work/char_driver.vhd:58]
INFO: [Synth 8-3491] module 'char_decoder' declared at 'C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Shared_Work/char_decoder.vhd:4' bound to instance 'char_3_decoder' of component 'char_decoder' [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Shared_Work/char_driver.vhd:62]
INFO: [Synth 8-3491] module 'char_decoder' declared at 'C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Shared_Work/char_decoder.vhd:4' bound to instance 'char_4_decoder' of component 'char_decoder' [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Shared_Work/char_driver.vhd:66]
WARNING: [Synth 8-614] signal 'disp_1' is read in the process but is not in the sensitivity list [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Shared_Work/char_driver.vhd:80]
WARNING: [Synth 8-614] signal 'disp_2' is read in the process but is not in the sensitivity list [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Shared_Work/char_driver.vhd:80]
WARNING: [Synth 8-614] signal 'disp_3' is read in the process but is not in the sensitivity list [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Shared_Work/char_driver.vhd:80]
WARNING: [Synth 8-614] signal 'disp_4' is read in the process but is not in the sensitivity list [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Shared_Work/char_driver.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'char_driver' (16#1) [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Shared_Work/char_driver.vhd:16]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'comp1'. This will prevent further optimization [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:198]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'display_out'. This will prevent further optimization [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:470]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'uart_comp'. This will prevent further optimization [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:182]
INFO: [Synth 8-5837] Detected dual asynchronous set and preset for register next_state_reg in module top. This is not a recommended register style for Xilinx devices  [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:352]
WARNING: [Synth 8-3848] Net exception_flag_2 in module/entity top does not have driver. [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:142]
WARNING: [Synth 8-3848] Net exception_flag_3 in module/entity top does not have driver. [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:142]
WARNING: [Synth 8-3848] Net rx_read in module/entity top does not have driver. [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:153]
WARNING: [Synth 8-3848] Net highs in module/entity top does not have driver. [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'top' (17#1) [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:21]
WARNING: [Synth 8-3331] design uart has unconnected port clk
WARNING: [Synth 8-3331] design top has unconnected port LED[7]
WARNING: [Synth 8-3331] design top has unconnected port LED[6]
WARNING: [Synth 8-3331] design top has unconnected port LED[5]
WARNING: [Synth 8-3331] design top has unconnected port LED[4]
WARNING: [Synth 8-3331] design top has unconnected port LED[3]
WARNING: [Synth 8-3331] design top has unconnected port LED[2]
WARNING: [Synth 8-3331] design top has unconnected port LED[1]
WARNING: [Synth 8-3331] design top has unconnected port SW[3]
WARNING: [Synth 8-3331] design top has unconnected port SW[2]
WARNING: [Synth 8-3331] design top has unconnected port SW[1]
WARNING: [Synth 8-3331] design top has unconnected port SW[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 577.047 ; gain = 156.867
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin uart_transmit:tx_dv to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/new/uart.vhd:125]
WARNING: [Synth 8-3295] tying undriven pin uart_transmit:tx_byte[7] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/new/uart.vhd:125]
WARNING: [Synth 8-3295] tying undriven pin uart_transmit:tx_byte[6] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/new/uart.vhd:125]
WARNING: [Synth 8-3295] tying undriven pin uart_transmit:tx_byte[5] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/new/uart.vhd:125]
WARNING: [Synth 8-3295] tying undriven pin uart_transmit:tx_byte[4] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/new/uart.vhd:125]
WARNING: [Synth 8-3295] tying undriven pin uart_transmit:tx_byte[3] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/new/uart.vhd:125]
WARNING: [Synth 8-3295] tying undriven pin uart_transmit:tx_byte[2] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/new/uart.vhd:125]
WARNING: [Synth 8-3295] tying undriven pin uart_transmit:tx_byte[1] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/new/uart.vhd:125]
WARNING: [Synth 8-3295] tying undriven pin uart_transmit:tx_byte[0] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/new/uart.vhd:125]
WARNING: [Synth 8-3295] tying undriven pin buffer1:write to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/new/uart.vhd:160]
WARNING: [Synth 8-3295] tying undriven pin buffer1:data_in[7] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/new/uart.vhd:160]
WARNING: [Synth 8-3295] tying undriven pin buffer1:data_in[6] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/new/uart.vhd:160]
WARNING: [Synth 8-3295] tying undriven pin buffer1:data_in[5] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/new/uart.vhd:160]
WARNING: [Synth 8-3295] tying undriven pin buffer1:data_in[4] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/new/uart.vhd:160]
WARNING: [Synth 8-3295] tying undriven pin buffer1:data_in[3] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/new/uart.vhd:160]
WARNING: [Synth 8-3295] tying undriven pin buffer1:data_in[2] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/new/uart.vhd:160]
WARNING: [Synth 8-3295] tying undriven pin buffer1:data_in[1] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/new/uart.vhd:160]
WARNING: [Synth 8-3295] tying undriven pin buffer1:data_in[0] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/new/uart.vhd:160]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_00[7] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:198]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_00[6] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:198]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_00[5] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:198]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_00[4] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:198]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_00[3] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:198]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_00[2] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:198]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_00[1] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:198]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_00[0] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:198]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_01[7] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:198]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_01[6] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:198]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_01[5] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:198]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_01[4] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:198]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_01[3] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:198]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_01[2] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:198]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_01[1] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:198]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_01[0] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:198]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_02[7] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:198]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_02[6] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:198]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_02[5] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:198]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_02[4] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:198]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_02[3] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:198]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_02[2] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:198]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_02[1] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:198]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_02[0] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:198]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_03[7] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:198]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_03[6] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:198]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_03[5] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:198]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_03[4] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:198]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_03[3] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:198]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_03[2] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:198]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_03[1] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:198]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_03[0] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:198]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_04[7] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:198]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_04[6] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:198]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_04[5] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:198]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_04[4] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:198]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_04[3] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:198]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_04[2] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:198]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_04[1] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:198]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_04[0] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:198]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_05[7] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:198]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_05[6] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:198]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_05[5] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:198]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_05[4] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:198]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_05[3] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:198]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_05[2] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:198]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_05[1] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:198]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_05[0] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:198]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_06[7] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:198]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_06[6] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:198]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_06[5] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:198]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_06[4] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:198]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_06[3] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:198]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_06[2] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:198]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_06[1] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:198]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_06[0] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:198]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_07[7] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:198]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_07[6] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:198]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_07[5] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:198]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_07[4] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:198]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_07[3] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:198]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_07[2] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:198]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_07[1] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:198]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_07[0] to constant 0 [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:198]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 577.047 ; gain = 156.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 577.047 ; gain = 156.867
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'uart_clock_div'
Finished Parsing XDC File [c:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'uart_clock_div'
Parsing XDC File [c:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'debug'
Finished Parsing XDC File [c:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'debug'
Parsing XDC File [c:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/ip/ila_1/ila_1/ila_1_in_context.xdc] for cell 'comp1/MEMORY1/debug'
Finished Parsing XDC File [c:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/ip/ila_1/ila_1/ila_1_in_context.xdc] for cell 'comp1/MEMORY1/debug'
Parsing XDC File [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/constrs_1/imports/constraints/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/constrs_1/imports/constraints/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/constrs_1/imports/constraints/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 917.617 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 917.617 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 917.617 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 917.617 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 917.617 ; gain = 497.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 917.617 ; gain = 497.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK. (constraint file  c:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK. (constraint file  c:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for uart_clock_div. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for debug. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for comp1/MEMORY1/debug. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 917.617 ; gain = 497.438
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'uart_tx'
INFO: [Synth 8-5544] ROM "tx_serial" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_active" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_count" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_count0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bit_index0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_array_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_array_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_array_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_array_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_array_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_array_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_array_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_array_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "NZVC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "NZVC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "NZVC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "NZVC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "NZVC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/data_path_core_1.vhd:202]
INFO: [Synth 8-5544] ROM "Fault_Vector" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Interrupt_Vector" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
.p 126
.s 95
.ar iSTATE
	 Default iSTATE92 
	 iSTATE iSTATE84 
	 iSTATE iSTATE1 
	 iSTATE0 iSTATE 
	 iSTATE1 iSTATE2 
	 iSTATE2 iSTATE3 
	 iSTATE3 iSTATE4 
	 iSTATE3 iSTATE7 
	 iSTATE3 iSTATE12 
	 iSTATE3 iSTATE16 
	 iSTATE3 iSTATE19 
	 iSTATE3 iSTATE23 
	 iSTATE3 iSTATE46 
	 iSTATE3 iSTATE47 
	 iSTATE3 iSTATE48 
	 iSTATE3 iSTATE49 
	 iSTATE3 iSTATE50 
	 iSTATE3 iSTATE51 
	 iSTATE3 iSTATE53 
	 iSTATE3 iSTATE52 
	 iSTATE3 iSTATE27 
	 iSTATE3 iSTATE30 
	 iSTATE3 iSTATE33 
	 iSTATE3 iSTATE34 
	 iSTATE3 iSTATE37 
	 iSTATE3 iSTATE38 
	 iSTATE3 iSTATE41 
	 iSTATE3 iSTATE42 
	 iSTATE3 iSTATE45 
	 iSTATE3 iSTATE54 
	 iSTATE3 iSTATE56 
	 iSTATE3 iSTATE58 
	 iSTATE3 iSTATE60 
	 iSTATE3 iSTATE64 
	 iSTATE3 iSTATE68 
	 iSTATE3 iSTATE72 
	 iSTATE3 iSTATE92 
	 iSTATE4 iSTATE5 
	 iSTATE5 iSTATE6 
	 iSTATE6 iSTATE 
	 iSTATE7 iSTATE8 
	 iSTATE8 iSTATE9 
	 iSTATE9 iSTATE10 
	 iSTATE10 iSTATE11 
	 iSTATE11 iSTATE 
	 iSTATE12 iSTATE13 
	 iSTATE13 iSTATE14 
	 iSTATE14 iSTATE15 
	 iSTATE15 iSTATE 
	 iSTATE16 iSTATE17 
	 iSTATE17 iSTATE18 
	 iSTATE18 iSTATE 
	 iSTATE19 iSTATE20 
	 iSTATE20 iSTATE21 
	 iSTATE21 iSTATE22 
	 iSTATE22 iSTATE 
	 iSTATE23 iSTATE24 
	 iSTATE24 iSTATE25 
	 iSTATE25 iSTATE26 
	 iSTATE26 iSTATE 
	 iSTATE27 iSTATE28 
	 iSTATE28 iSTATE29 
	 iSTATE29 iSTATE 
	 iSTATE30 iSTATE31 
	 iSTATE31 iSTATE32 
	 iSTATE32 iSTATE 
	 iSTATE33 iSTATE 
	 iSTATE34 iSTATE35 
	 iSTATE35 iSTATE36 
	 iSTATE36 iSTATE 
	 iSTATE37 iSTATE 
	 iSTATE38 iSTATE39 
	 iSTATE39 iSTATE40 
	 iSTATE40 iSTATE 
	 iSTATE41 iSTATE 
	 iSTATE42 iSTATE43 
	 iSTATE43 iSTATE44 
	 iSTATE44 iSTATE 
	 iSTATE45 iSTATE 
	 iSTATE46 iSTATE 
	 iSTATE47 iSTATE 
	 iSTATE48 iSTATE 
	 iSTATE49 iSTATE 
	 iSTATE50 iSTATE 
	 iSTATE51 iSTATE 
	 iSTATE52 iSTATE 
	 iSTATE53 iSTATE 
	 iSTATE54 iSTATE55 
	 iSTATE55 iSTATE 
	 iSTATE56 iSTATE57 
	 iSTATE57 iSTATE 
	 iSTATE58 iSTATE59 
	 iSTATE59 iSTATE 
	 iSTATE60 iSTATE61 
	 iSTATE61 iSTATE62 
	 iSTATE62 iSTATE63 
	 iSTATE63 iSTATE 
	 iSTATE64 iSTATE65 
	 iSTATE65 iSTATE66 
	 iSTATE66 iSTATE67 
	 iSTATE67 iSTATE 
	 iSTATE68 iSTATE69 
	 iSTATE69 iSTATE70 
	 iSTATE70 iSTATE71 
	 iSTATE71 iSTATE 
	 iSTATE72 iSTATE73 
	 iSTATE73 iSTATE74 
	 iSTATE74 iSTATE75 
	 iSTATE75 iSTATE76 
	 iSTATE76 iSTATE77 
	 iSTATE77 iSTATE78 
	 iSTATE78 iSTATE79 
	 iSTATE79 iSTATE80 
	 iSTATE80 iSTATE81 
	 iSTATE81 iSTATE82 
	 iSTATE82 iSTATE83 
	 iSTATE83 iSTATE 
	 iSTATE84 iSTATE85 
	 iSTATE85 iSTATE86 
	 iSTATE86 iSTATE87 
	 iSTATE87 iSTATE88 
	 iSTATE88 iSTATE89 
	 iSTATE89 iSTATE90 
	 iSTATE90 iSTATE91 
	 iSTATE91 iSTATE 
	 iSTATE92 Default 
.e
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'control_unit_core_1'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                              000 |                              000
          s_tx_start_bit |                              001 |                              001
          s_tx_data_bits |                              010 |                              010
           s_tx_stop_bit |                              011 |                              011
               s_cleanup |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'uart_tx'
WARNING: [Synth 8-327] inferring latch for variable 'data_out_reg' [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/new/buffer.vhd:56]
WARNING: [Synth 8-327] inferring latch for variable 'buffer_array_reg[0]' [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/new/buffer.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'buffer_array_reg[1]' [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/new/buffer.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'buffer_array_reg[2]' [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/new/buffer.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'buffer_array_reg[3]' [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/new/buffer.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'buffer_array_reg[4]' [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/new/buffer.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'buffer_array_reg[5]' [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/new/buffer.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'buffer_array_reg[6]' [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/new/buffer.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'buffer_array_reg[7]' [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/new/buffer.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'ALU_Result_reg' [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/alu_core_1.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'NZVC_reg' [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/alu_core_1.vhd:29]
INFO: [Synth 8-6159] Found Keep on FSM register 'current_state_reg' in module 'control_unit_core_1', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                          0000000 |                          0000000
                iSTATE84 |                          0110101 |                          0110101
                iSTATE85 |                          0110110 |                          0110110
                iSTATE86 |                          0110111 |                          0110111
                iSTATE87 |                          0111000 |                          0111000
                iSTATE88 |                          0111001 |                          0111001
                iSTATE89 |                          0111010 |                          0111010
                iSTATE90 |                          1011011 |                          1011011
                iSTATE91 |                          1011100 |                          1011100
                 iSTATE1 |                          0000001 |                          0000001
                 iSTATE2 |                          0000010 |                          0000010
                 iSTATE3 |                          0000011 |                          0000011
                 iSTATE4 |                          0000100 |                          0000100
                 iSTATE5 |                          0000101 |                          0000101
                 iSTATE6 |                          0000110 |                          0000110
                 iSTATE7 |                          0000111 |                          0000111
                 iSTATE8 |                          0001000 |                          0001000
                 iSTATE9 |                          0001001 |                          0001001
                iSTATE10 |                          0001010 |                          0001010
                iSTATE11 |                          0001011 |                          0001011
                iSTATE12 |                          0001100 |                          0001100
                iSTATE13 |                          0001101 |                          0001101
                iSTATE14 |                          0001110 |                          0001110
                iSTATE15 |                          0001111 |                          0001111
                iSTATE16 |                          0010000 |                          0010000
                iSTATE17 |                          0010001 |                          0010001
                iSTATE18 |                          0010010 |                          0010010
                iSTATE19 |                          0010011 |                          0010011
                iSTATE20 |                          0010100 |                          0010100
                iSTATE21 |                          0010101 |                          0010101
                iSTATE22 |                          0010110 |                          0010110
                iSTATE23 |                          0010111 |                          0010111
                iSTATE24 |                          0011000 |                          0011000
                iSTATE25 |                          0011001 |                          0011001
                iSTATE26 |                          0011010 |                          0011010
                iSTATE46 |                          0011011 |                          0011011
                iSTATE47 |                          0011100 |                          0011100
                iSTATE48 |                          0011101 |                          0011101
                iSTATE49 |                          0011110 |                          0011110
                iSTATE50 |                          0011111 |                          0011111
                iSTATE51 |                          0100000 |                          0100000
                iSTATE53 |                          0100001 |                          0100001
                iSTATE52 |                          0100010 |                          0100010
                iSTATE27 |                          1000111 |                          1000111
                iSTATE28 |                          1001000 |                          1001000
                iSTATE29 |                          1001001 |                          1001001
                iSTATE30 |                          1001010 |                          1001010
                iSTATE31 |                          1001011 |                          1001011
                iSTATE32 |                          1001100 |                          1001100
                iSTATE33 |                          1001101 |                          1001101
                iSTATE34 |                          1001110 |                          1001110
                iSTATE35 |                          1001111 |                          1001111
                iSTATE36 |                          1010000 |                          1010000
                iSTATE37 |                          1010001 |                          1010001
                iSTATE38 |                          1010010 |                          1010010
                iSTATE39 |                          1010011 |                          1010011
                iSTATE40 |                          1010100 |                          1010100
                iSTATE41 |                          1010101 |                          1010101
                iSTATE42 |                          1010110 |                          1010110
                iSTATE43 |                          1010111 |                          1010111
                iSTATE44 |                          1011000 |                          1011000
                iSTATE45 |                          1011001 |                          1011001
                iSTATE54 |                          0100011 |                          0100011
                iSTATE55 |                          0100100 |                          0100100
                iSTATE56 |                          0100101 |                          0100101
                iSTATE57 |                          0100110 |                          0100110
                iSTATE58 |                          0100111 |                          0100111
                iSTATE59 |                          0101000 |                          0101000
                iSTATE60 |                          0101001 |                          0101001
                iSTATE61 |                          0101010 |                          0101010
                iSTATE62 |                          0101011 |                          0101011
                iSTATE63 |                          0101100 |                          0101100
                iSTATE64 |                          0101101 |                          0101101
                iSTATE65 |                          0101110 |                          0101110
                iSTATE66 |                          0101111 |                          0101111
                iSTATE67 |                          0110000 |                          0110000
                iSTATE68 |                          0110001 |                          0110001
                iSTATE69 |                          0110010 |                          0110010
                iSTATE70 |                          0110011 |                          0110011
                iSTATE71 |                          0110100 |                          0110100
                iSTATE72 |                          0111011 |                          0111011
                iSTATE73 |                          0111100 |                          0111100
                iSTATE74 |                          0111101 |                          0111101
                iSTATE75 |                          0111110 |                          0111110
                iSTATE76 |                          0111111 |                          0111111
                iSTATE77 |                          1000000 |                          1000000
                iSTATE78 |                          1000001 |                          1000001
                iSTATE79 |                          1000010 |                          1000010
                iSTATE80 |                          1000011 |                          1000011
                iSTATE81 |                          1000100 |                          1000100
                iSTATE82 |                          1000101 |                          1000101
                iSTATE83 |                          1000110 |                          1000110
                iSTATE92 |                          1011010 |                          1011010
*
---------------------------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'interrupt_clr_reg' [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/control_unit_core_1.vhd:2238]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 917.617 ; gain = 497.438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 5     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 37    
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---RAMs : 
	              576 Bit         RAMs := 1     
	              448 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   4 Input      8 Bit        Muxes := 2     
	  96 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 9     
	   6 Input      7 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 2     
	  94 Input      7 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   5 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	  94 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	  94 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 20    
	   6 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 8     
	  94 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clock_div_prec 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 1     
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module uart_buffer 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module uart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 9     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 8     
Module alu_core_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 5     
	   3 Input      9 Bit       Adders := 1     
+---Muxes : 
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module data_path_core_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 7     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module control_unit_core_1 
Detailed RTL Component Info : 
+---Muxes : 
	  94 Input      7 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 8     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	  94 Input      3 Bit        Muxes := 1     
	  94 Input      2 Bit        Muxes := 1     
	  94 Input      1 Bit        Muxes := 12    
Module rom_128x8_sync_core_1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	  96 Input      8 Bit        Muxes := 1     
Module rw_96x8_sync_core_1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              576 Bit         RAMs := 1     
Module stack_1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              448 Bit         RAMs := 1     
Module memory_core_1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module char_driver 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "NZVC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "NZVC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "NZVC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "NZVC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "NZVC" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design uart has unconnected port clk
WARNING: [Synth 8-3331] design top has unconnected port LED[7]
WARNING: [Synth 8-3331] design top has unconnected port LED[6]
WARNING: [Synth 8-3331] design top has unconnected port LED[5]
WARNING: [Synth 8-3331] design top has unconnected port LED[4]
WARNING: [Synth 8-3331] design top has unconnected port LED[3]
WARNING: [Synth 8-3331] design top has unconnected port LED[2]
WARNING: [Synth 8-3331] design top has unconnected port LED[1]
WARNING: [Synth 8-3331] design top has unconnected port SW[3]
WARNING: [Synth 8-3331] design top has unconnected port SW[2]
WARNING: [Synth 8-3331] design top has unconnected port SW[1]
WARNING: [Synth 8-3331] design top has unconnected port SW[0]
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM RW_reg to conserve power
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uart_comp/\uart_transmit/tx_data_sig_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uart_comp/\uart_transmit/tx_data_sig_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uart_comp/\uart_transmit/tx_data_sig_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uart_comp/\uart_transmit/tx_data_sig_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uart_comp/\uart_transmit/tx_data_sig_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uart_comp/\uart_transmit/tx_data_sig_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uart_comp/\uart_transmit/tx_data_sig_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uart_comp/\uart_transmit/tx_data_sig_reg[0] )
WARNING: [Synth 8-3332] Sequential element (buffer1/data_out_reg[7]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (buffer1/data_out_reg[6]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (buffer1/data_out_reg[5]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (buffer1/data_out_reg[4]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (buffer1/data_out_reg[3]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (buffer1/data_out_reg[2]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (buffer1/data_out_reg[1]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (buffer1/data_out_reg[0]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (buffer1/buffer_array_reg[0][7]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (buffer1/buffer_array_reg[0][6]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (buffer1/buffer_array_reg[0][5]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (buffer1/buffer_array_reg[0][4]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (buffer1/buffer_array_reg[0][3]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (buffer1/buffer_array_reg[0][2]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (buffer1/buffer_array_reg[0][1]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (buffer1/buffer_array_reg[0][0]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (buffer1/buffer_array_reg[1][7]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (buffer1/buffer_array_reg[1][6]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (buffer1/buffer_array_reg[1][5]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (buffer1/buffer_array_reg[1][4]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (buffer1/buffer_array_reg[1][3]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (buffer1/buffer_array_reg[1][2]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (buffer1/buffer_array_reg[1][1]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (buffer1/buffer_array_reg[1][0]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (buffer1/buffer_array_reg[2][7]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (buffer1/buffer_array_reg[2][6]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (buffer1/buffer_array_reg[2][5]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (buffer1/buffer_array_reg[2][4]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (buffer1/buffer_array_reg[2][3]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (buffer1/buffer_array_reg[2][2]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (buffer1/buffer_array_reg[2][1]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (buffer1/buffer_array_reg[2][0]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (buffer1/buffer_array_reg[3][7]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (buffer1/buffer_array_reg[3][6]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (buffer1/buffer_array_reg[3][5]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (buffer1/buffer_array_reg[3][4]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (buffer1/buffer_array_reg[3][3]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (buffer1/buffer_array_reg[3][2]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (buffer1/buffer_array_reg[3][1]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (buffer1/buffer_array_reg[3][0]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (buffer1/buffer_array_reg[4][7]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (buffer1/buffer_array_reg[4][6]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (buffer1/buffer_array_reg[4][5]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (buffer1/buffer_array_reg[4][4]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (buffer1/buffer_array_reg[4][3]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (buffer1/buffer_array_reg[4][2]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (buffer1/buffer_array_reg[4][1]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (buffer1/buffer_array_reg[4][0]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (buffer1/buffer_array_reg[5][7]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (buffer1/buffer_array_reg[5][6]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (buffer1/buffer_array_reg[5][5]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (buffer1/buffer_array_reg[5][4]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (buffer1/buffer_array_reg[5][3]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (buffer1/buffer_array_reg[5][2]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (buffer1/buffer_array_reg[5][1]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (buffer1/buffer_array_reg[5][0]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (buffer1/buffer_array_reg[6][7]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (buffer1/buffer_array_reg[6][6]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (buffer1/buffer_array_reg[6][5]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (buffer1/buffer_array_reg[6][4]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (buffer1/buffer_array_reg[6][3]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (buffer1/buffer_array_reg[6][2]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (buffer1/buffer_array_reg[6][1]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (buffer1/buffer_array_reg[6][0]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (buffer1/buffer_array_reg[7][7]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (buffer1/buffer_array_reg[7][6]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (buffer1/buffer_array_reg[7][5]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (buffer1/buffer_array_reg[7][4]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (buffer1/buffer_array_reg[7][3]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (buffer1/buffer_array_reg[7][2]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (buffer1/buffer_array_reg[7][1]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (buffer1/buffer_array_reg[7][0]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (ALU_Result_reg[7]) is unused and will be removed from module alu_core_1.
WARNING: [Synth 8-3332] Sequential element (ALU_Result_reg[6]) is unused and will be removed from module alu_core_1.
WARNING: [Synth 8-3332] Sequential element (ALU_Result_reg[5]) is unused and will be removed from module alu_core_1.
WARNING: [Synth 8-3332] Sequential element (ALU_Result_reg[4]) is unused and will be removed from module alu_core_1.
WARNING: [Synth 8-3332] Sequential element (ALU_Result_reg[3]) is unused and will be removed from module alu_core_1.
WARNING: [Synth 8-3332] Sequential element (ALU_Result_reg[2]) is unused and will be removed from module alu_core_1.
WARNING: [Synth 8-3332] Sequential element (ALU_Result_reg[1]) is unused and will be removed from module alu_core_1.
WARNING: [Synth 8-3332] Sequential element (ALU_Result_reg[0]) is unused and will be removed from module alu_core_1.
WARNING: [Synth 8-3332] Sequential element (NZVC_reg[3]) is unused and will be removed from module alu_core_1.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (next_state_reg_C)
WARNING: [Synth 8-3332] Sequential element (next_state_reg_C) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 917.617 ; gain = 497.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+--------------------+------------+---------------+----------------+
|Module Name         | RTL Object | Depth x Width | Implemented As | 
+--------------------+------------+---------------+----------------+
|control_unit_core_1 | MAR_Load   | 128x1         | LUT            | 
|control_unit_core_1 | Bus2_Sel   | 128x2         | LUT            | 
|control_unit_core_1 | SP_Enable  | 128x1         | LUT            | 
|control_unit_core_1 | MAR_Load   | 128x1         | LUT            | 
|control_unit_core_1 | Bus2_Sel   | 128x2         | LUT            | 
|control_unit_core_1 | SP_Enable  | 128x1         | LUT            | 
+--------------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+-----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name      | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|comp1/MEMORY1/RW | RW_reg     | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+-----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+--------------------+-----------------+-----------+----------------------+----------------+
|Module Name         | RTL Object      | Inference | Size (Depth x Width) | Primitives     | 
+--------------------+-----------------+-----------+----------------------+----------------+
|comp1/MEMORY1/STACK | stack_value_reg | Implied   | 64 x 8               | RAM16X1S x 8   | 
+--------------------+-----------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance comp1/MEMORY1/RW/i_0/RW_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'uart_clock_div/clk_out1' to pin 'uart_clock_div/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 917.617 ; gain = 497.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 928.609 ; gain = 508.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name      | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|comp1/MEMORY1/RW | RW_reg     | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+-----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+--------------------+-----------------+-----------+----------------------+----------------+
|Module Name         | RTL Object      | Inference | Size (Depth x Width) | Primitives     | 
+--------------------+-----------------+-----------+----------------------+----------------+
|comp1/MEMORY1/STACK | stack_value_reg | Implied   | 64 x 8               | RAM16X1S x 8   | 
+--------------------+-----------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (uart_transmit/FSM_sequential_current_state_reg[2]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (uart_transmit/FSM_sequential_current_state_reg[1]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (uart_transmit/FSM_sequential_current_state_reg[0]) is unused and will be removed from module uart.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (uart_comp/\uart_transmit/tx_serial_reg )
INFO: [Synth 8-6837] The timing for the instance comp1/MEMORY1/RW/RW_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 928.609 ; gain = 508.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin fault_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fault_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fault_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fault_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_00[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_00[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_00[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_00[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_00[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_00[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_00[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_00[0] to constant 0
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:352]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 928.609 ; gain = 508.430
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 928.609 ; gain = 508.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 928.609 ; gain = 508.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 928.609 ; gain = 508.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 928.609 ; gain = 508.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 928.609 ; gain = 508.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ila_1         |         1|
|2     |clk_wiz_0     |         1|
|3     |ila_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |clk_wiz_0_bbox_0 |     1|
|2     |ila_0_bbox_2     |     1|
|3     |ila_1_bbox_1     |     1|
|4     |BUFG             |     1|
|5     |CARRY4           |    13|
|6     |LUT1             |    19|
|7     |LUT2             |    62|
|8     |LUT3             |    42|
|9     |LUT4             |    65|
|10    |LUT5             |    72|
|11    |LUT6             |   191|
|12    |MUXF7            |    64|
|13    |MUXF8            |    17|
|14    |RAM16X1S         |     8|
|15    |RAMB18E1         |     1|
|16    |FDCE             |   212|
|17    |FDPE             |     4|
|18    |FDRE             |   110|
|19    |FDSE             |     7|
|20    |LD               |     1|
|21    |LDC              |     3|
|22    |LDP              |     1|
|23    |IBUF             |     2|
|24    |OBUF             |    13|
|25    |OBUFT            |     7|
+------+-----------------+------+

Report Instance Areas: 
+------+--------------------+----------------------+------+
|      |Instance            |Module                |Cells |
+------+--------------------+----------------------+------+
|1     |top                 |                      |   916|
|2     |  uart_comp         |uart                  |   153|
|3     |    uart_receive    |uart_rx               |    65|
|4     |  comp1             |computer_core_1       |   651|
|5     |    MEMORY1         |memory_core_1         |   294|
|6     |      ROM           |rom_128x8_sync_core_1 |    24|
|7     |      RW            |rw_96x8_sync_core_1   |     3|
|8     |      STACK         |stack_1               |    27|
|9     |    CPU1            |cpu_core_1            |   357|
|10    |      data_path1    |data_path_core_1      |   224|
|11    |        ALU0        |alu_core_1            |   102|
|12    |      control_unit1 |control_unit_core_1   |   133|
|13    |  display_out       |char_driver           |    79|
+------+--------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 928.609 ; gain = 508.430
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 122 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 928.609 ; gain = 167.859
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 928.609 ; gain = 508.430
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 108 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 928.609 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  LD => LDCE: 1 instances
  LDC => LDCE: 3 instances
  LDP => LDPE: 1 instances
  RAM16X1S => RAM32X1S (RAMS32): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
145 Infos, 236 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 928.609 ; gain = 510.156
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 928.609 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Trevor/Documents/CyberCore/CoreGen_Extended_Vivado.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 15 18:45:55 2019...
