axi_sram.u_axi_gs.sm.SM_IDLE0
axi_sram.u_axi_gs.sm.SM_LOW_PWR6
axi_sram.u_axi_gs.sm.SM_RD2
axi_sram.u_axi_gs.sm.SM_RD_MWAIT4
axi_sram.u_axi_gs.sm.SM_TO_LOW_PWR5
axi_sram.u_axi_gs.sm.SM_WR1
axi_sram.u_axi_gs.sm.SM_WR_MWAIT3
tb.u_dut.u_sxdla_cmd_decode.ACTIVE9
tb.u_dut.u_sxdla_cmd_decode.BADDR07
tb.u_dut.u_sxdla_cmd_decode.BADDR18
tb.u_dut.u_sxdla_cmd_decode.CMD1
tb.u_dut.u_sxdla_cmd_decode.CMDDONE10
tb.u_dut.u_sxdla_cmd_decode.CONFIG2
tb.u_dut.u_sxdla_cmd_decode.CVSIZE3
tb.u_dut.u_sxdla_cmd_decode.ERROR11
tb.u_dut.u_sxdla_cmd_decode.IDLE0
tb.u_dut.u_sxdla_cmd_decode.QUANTa
tb.u_dut.u_sxdla_cmd_decode.SBSIZE4
tb.u_dut.u_sxdla_cmd_decode.SCSIZE5
tb.u_dut.u_sxdla_cmd_decode.WBSIZE6
tb.u_dut.u_sxdla_cmd_decode.WEIGHTb
tb.u_dut.u_sxdla_cmd_decode.WEIGHT2c
tb.u_dut.u_sxdla_cmd_decode.WORKDONEf
tb.u_dut.u_sxdla_cmd_decode.WORKGOd
tb.u_dut.u_sxdla_cmd_decode.WORKINGe
tb.u_dut.u_sxdla_core.u_linebuffer.u_linebuffer2.FRST1
tb.u_dut.u_sxdla_core.u_linebuffer.u_linebuffer2.HVTW3
tb.u_dut.u_sxdla_core.u_linebuffer.u_linebuffer2.IDLE0
tb.u_dut.u_sxdla_core.u_linebuffer.u_linebuffer2.ONLO2
tb.u_dut.u_sxdla_core.u_linebuffer.u_linebuffer3.FRST1
tb.u_dut.u_sxdla_core.u_linebuffer.u_linebuffer3.HVTW3
tb.u_dut.u_sxdla_core.u_linebuffer.u_linebuffer3.IDLE0
tb.u_dut.u_sxdla_core.u_linebuffer.u_linebuffer3.ONLO2
tb.u_dut.u_wb_ctrl.u_wrfifo.FRST1
tb.u_dut.u_wb_ctrl.u_wrfifo.HVTW3
tb.u_dut.u_wb_ctrl.u_wrfifo.IDLE0
tb.u_dut.u_wb_ctrl.u_wrfifo.ONLO2
tb.u_dut.u_sxdla_cmd_fetch.u_rdfifo.FRST1
tb.u_dut.u_sxdla_cmd_fetch.u_rdfifo.HVTW3
tb.u_dut.u_sxdla_cmd_fetch.u_rdfifo.IDLE0
tb.u_dut.u_sxdla_cmd_fetch.u_rdfifo.ONLO2
tb.u_dut.u_sxdla_cmd_fetch.CMD1
tb.u_dut.u_sxdla_cmd_fetch.DATA2
tb.u_dut.u_sxdla_cmd_fetch.IDLE0
tb.u_dut.u_sxdla_cmd_fetch.WAIT3
tb.u_dut.u_wb_ctrl.ADDR1
tb.u_dut.u_wb_ctrl.CMD03
tb.u_dut.u_wb_ctrl.CMD14
tb.u_dut.u_wb_ctrl.DATA2
tb.u_dut.u_wb_ctrl.IDLE0
gpu_bus_matrix_fifo_s.FRST1
gpu_bus_matrix_fifo_s.HVTW3
gpu_bus_matrix_fifo_s.IDLE0
gpu_bus_matrix_fifo_s.ONLO2
tb.u_dut.u_ch1_fetch.ADDR1
tb.u_dut.u_ch1_fetch.CMD2
tb.u_dut.u_ch1_fetch.IDLE0
tb.u_dut.u_ch1_fetch.WAIT3
tb.u_dut.u_ch2_fetch.ADDR1
tb.u_dut.u_ch2_fetch.CMD2
tb.u_dut.u_ch2_fetch.IDLE0
tb.u_dut.u_ch2_fetch.WAIT3
tb.u_dut.u_ch3_fetch.ADDR1
tb.u_dut.u_ch3_fetch.CMD2
tb.u_dut.u_ch3_fetch.IDLE0
tb.u_dut.u_ch3_fetch.WAIT3
tb.u_dut.u_ch4_fetch.ADDR1
tb.u_dut.u_ch4_fetch.CMD2
tb.u_dut.u_ch4_fetch.IDLE0
tb.u_dut.u_ch4_fetch.WAIT3
tb.u_dut.u_ch5_fetch.ADDR1
tb.u_dut.u_ch5_fetch.CMD2
tb.u_dut.u_ch5_fetch.IDLE0
tb.u_dut.u_ch5_fetch.WAIT3
tb.u_dut.u_martix.Sink_Addr_interface[0].u_sink_addr_store.u_fifo.FRST1
tb.u_dut.u_martix.Sink_Addr_interface[0].u_sink_addr_store.u_fifo.HVTW3
tb.u_dut.u_martix.Sink_Addr_interface[0].u_sink_addr_store.u_fifo.IDLE0
tb.u_dut.u_martix.Sink_Addr_interface[0].u_sink_addr_store.u_fifo.ONLO2
tb.u_dut.u_martix.Sink_Addr_interface[1].u_sink_addr_store.u_fifo.FRST1
tb.u_dut.u_martix.Sink_Addr_interface[1].u_sink_addr_store.u_fifo.HVTW3
tb.u_dut.u_martix.Sink_Addr_interface[1].u_sink_addr_store.u_fifo.IDLE0
tb.u_dut.u_martix.Sink_Addr_interface[1].u_sink_addr_store.u_fifo.ONLO2
tb.u_dut.u_martix.Sink_Addr_interface[2].u_sink_addr_store.u_fifo.FRST1
tb.u_dut.u_martix.Sink_Addr_interface[2].u_sink_addr_store.u_fifo.HVTW3
tb.u_dut.u_martix.Sink_Addr_interface[2].u_sink_addr_store.u_fifo.IDLE0
tb.u_dut.u_martix.Sink_Addr_interface[2].u_sink_addr_store.u_fifo.ONLO2
tb.u_dut.u_martix.Sink_Addr_interface[3].u_sink_addr_store.u_fifo.FRST1
tb.u_dut.u_martix.Sink_Addr_interface[3].u_sink_addr_store.u_fifo.HVTW3
tb.u_dut.u_martix.Sink_Addr_interface[3].u_sink_addr_store.u_fifo.IDLE0
tb.u_dut.u_martix.Sink_Addr_interface[3].u_sink_addr_store.u_fifo.ONLO2
tb.u_dut.u_martix.Sink_Addr_interface[4].u_sink_addr_store.u_fifo.FRST1
tb.u_dut.u_martix.Sink_Addr_interface[4].u_sink_addr_store.u_fifo.HVTW3
tb.u_dut.u_martix.Sink_Addr_interface[4].u_sink_addr_store.u_fifo.IDLE0
tb.u_dut.u_martix.Sink_Addr_interface[4].u_sink_addr_store.u_fifo.ONLO2
tb.u_dut.u_martix.Sink_Addr_interface[5].u_sink_addr_store.u_fifo.FRST1
tb.u_dut.u_martix.Sink_Addr_interface[5].u_sink_addr_store.u_fifo.HVTW3
tb.u_dut.u_martix.Sink_Addr_interface[5].u_sink_addr_store.u_fifo.IDLE0
tb.u_dut.u_martix.Sink_Addr_interface[5].u_sink_addr_store.u_fifo.ONLO2
