// Seed: 1284941507
module module_0 (
    input tri0 id_0,
    output supply1 id_1,
    output tri0 id_2,
    input wand id_3,
    input wand id_4
);
  wire id_6;
  wire id_7;
  always @(posedge (-1 == -1 < -1'd0) == 1) id_1 -= 1;
endmodule
module module_1 (
    input wor id_0,
    output supply0 id_1,
    input tri0 id_2,
    input tri0 id_3,
    output tri id_4,
    input supply1 id_5
);
  logic id_7;
  ;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_4,
      id_2,
      id_5
  );
  assign modCall_1.id_2 = 0;
  wire id_8;
endmodule
