lbl_80A1D77C:
/* 80A1D77C 00000000  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80A1D780 00000004  7C 08 02 A6 */	mflr r0
/* 80A1D784 00000008  90 01 00 14 */	stw r0, 0x14(r1)
/* 80A1D788 0000000C  93 E1 00 0C */	stw r31, 0xc(r1)
/* 80A1D78C 00000010  93 C1 00 08 */	stw r30, 8(r1)
/* 80A1D790 00000014  7C 7E 1B 78 */	mr r30, r3
/* 80A1D794 00000018  7C 9F 23 78 */	mr r31, r4
/* 80A1D798 0000001C  38 00 FF FF */	li r0, -1
/* 80A1D79C 00000020  B0 03 14 06 */	sth r0, 0x1406(r3)
/* 80A1D7A0 00000024  38 7E 14 08 */	addi r3, r30, 0x1408
/* 80A1D7A4 00000028  4B 94 48 74 */	b __ptmf_test
/* 80A1D7A8 0000002C  2C 03 00 00 */	cmpwi r3, 0
/* 80A1D7AC 00000030  41 82 00 18 */	beq lbl_80A1D7C4
/* 80A1D7B0 00000034  7F C3 F3 78 */	mr r3, r30
/* 80A1D7B4 00000038  38 80 00 00 */	li r4, 0
/* 80A1D7B8 0000003C  39 9E 14 08 */	addi r12, r30, 0x1408
/* 80A1D7BC 00000040  4B 94 48 C8 */	b __ptmf_scall
/* 80A1D7C0 00000044  60 00 00 00 */	nop 
lbl_80A1D7C4:
/* 80A1D7C4 00000000  38 00 00 00 */	li r0, 0
/* 80A1D7C8 00000004  B0 1E 14 06 */	sth r0, 0x1406(r30)
/* 80A1D7CC 00000008  80 7F 00 00 */	lwz r3, 0(r31)
/* 80A1D7D0 0000000C  80 1F 00 04 */	lwz r0, 4(r31)
/* 80A1D7D4 00000010  90 7E 14 08 */	stw r3, 0x1408(r30)
/* 80A1D7D8 00000014  90 1E 14 0C */	stw r0, 0x140c(r30)
/* 80A1D7DC 00000018  80 1F 00 08 */	lwz r0, 8(r31)
/* 80A1D7E0 0000001C  90 1E 14 10 */	stw r0, 0x1410(r30)
/* 80A1D7E4 00000020  38 7E 14 08 */	addi r3, r30, 0x1408
/* 80A1D7E8 00000024  4B 94 48 30 */	b __ptmf_test
/* 80A1D7EC 00000028  2C 03 00 00 */	cmpwi r3, 0
/* 80A1D7F0 0000002C  41 82 00 18 */	beq lbl_80A1D808
/* 80A1D7F4 00000030  7F C3 F3 78 */	mr r3, r30
/* 80A1D7F8 00000034  38 80 00 00 */	li r4, 0
/* 80A1D7FC 00000038  39 9E 14 08 */	addi r12, r30, 0x1408
/* 80A1D800 0000003C  4B 94 48 84 */	b __ptmf_scall
/* 80A1D804 00000040  60 00 00 00 */	nop 
lbl_80A1D808:
/* 80A1D808 00000000  38 60 00 01 */	li r3, 1
/* 80A1D80C 00000004  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 80A1D810 00000008  83 C1 00 08 */	lwz r30, 8(r1)
/* 80A1D814 0000000C  80 01 00 14 */	lwz r0, 0x14(r1)
/* 80A1D818 00000010  7C 08 03 A6 */	mtlr r0
/* 80A1D81C 00000014  38 21 00 10 */	addi r1, r1, 0x10
/* 80A1D820 00000018  4E 80 00 20 */	blr 
