INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/BRANCH_COND_GEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_COND_GEN
