
O12encoder_FW.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003d08  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  08003dc8  08003dc8  00013dc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003e34  08003e34  00020010  2**0
                  CONTENTS
  4 .ARM          00000008  08003e34  08003e34  00013e34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003e3c  08003e3c  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003e3c  08003e3c  00013e3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003e40  08003e40  00013e40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08003e44  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000178  20000010  08003e54  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000188  08003e54  00020188  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000b256  00000000  00000000  0002007b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001cce  00000000  00000000  0002b2d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000958  00000000  00000000  0002cfa0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000735  00000000  00000000  0002d8f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001057e  00000000  00000000  0002e02d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000be29  00000000  00000000  0003e5ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00062c31  00000000  00000000  0004a3d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000209c  00000000  00000000  000ad008  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000054  00000000  00000000  000af0a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000010 	.word	0x20000010
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003db0 	.word	0x08003db0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000014 	.word	0x20000014
 8000104:	08003db0 	.word	0x08003db0

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	0008      	movs	r0, r1
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	; (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	; (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			; (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f834 	bl	80002bc <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_lmul>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	46ce      	mov	lr, r9
 8000264:	4699      	mov	r9, r3
 8000266:	0c03      	lsrs	r3, r0, #16
 8000268:	469c      	mov	ip, r3
 800026a:	0413      	lsls	r3, r2, #16
 800026c:	4647      	mov	r7, r8
 800026e:	0c1b      	lsrs	r3, r3, #16
 8000270:	001d      	movs	r5, r3
 8000272:	000e      	movs	r6, r1
 8000274:	4661      	mov	r1, ip
 8000276:	0404      	lsls	r4, r0, #16
 8000278:	0c24      	lsrs	r4, r4, #16
 800027a:	b580      	push	{r7, lr}
 800027c:	0007      	movs	r7, r0
 800027e:	0c10      	lsrs	r0, r2, #16
 8000280:	434b      	muls	r3, r1
 8000282:	4365      	muls	r5, r4
 8000284:	4341      	muls	r1, r0
 8000286:	4360      	muls	r0, r4
 8000288:	0c2c      	lsrs	r4, r5, #16
 800028a:	18c0      	adds	r0, r0, r3
 800028c:	1820      	adds	r0, r4, r0
 800028e:	468c      	mov	ip, r1
 8000290:	4283      	cmp	r3, r0
 8000292:	d903      	bls.n	800029c <__aeabi_lmul+0x3c>
 8000294:	2380      	movs	r3, #128	; 0x80
 8000296:	025b      	lsls	r3, r3, #9
 8000298:	4698      	mov	r8, r3
 800029a:	44c4      	add	ip, r8
 800029c:	4649      	mov	r1, r9
 800029e:	4379      	muls	r1, r7
 80002a0:	4356      	muls	r6, r2
 80002a2:	0c03      	lsrs	r3, r0, #16
 80002a4:	042d      	lsls	r5, r5, #16
 80002a6:	0c2d      	lsrs	r5, r5, #16
 80002a8:	1989      	adds	r1, r1, r6
 80002aa:	4463      	add	r3, ip
 80002ac:	0400      	lsls	r0, r0, #16
 80002ae:	1940      	adds	r0, r0, r5
 80002b0:	18c9      	adds	r1, r1, r3
 80002b2:	bcc0      	pop	{r6, r7}
 80002b4:	46b9      	mov	r9, r7
 80002b6:	46b0      	mov	r8, r6
 80002b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002ba:	46c0      	nop			; (mov r8, r8)

080002bc <__udivmoddi4>:
 80002bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002be:	4657      	mov	r7, sl
 80002c0:	464e      	mov	r6, r9
 80002c2:	4645      	mov	r5, r8
 80002c4:	46de      	mov	lr, fp
 80002c6:	b5e0      	push	{r5, r6, r7, lr}
 80002c8:	0004      	movs	r4, r0
 80002ca:	000d      	movs	r5, r1
 80002cc:	4692      	mov	sl, r2
 80002ce:	4699      	mov	r9, r3
 80002d0:	b083      	sub	sp, #12
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d830      	bhi.n	8000338 <__udivmoddi4+0x7c>
 80002d6:	d02d      	beq.n	8000334 <__udivmoddi4+0x78>
 80002d8:	4649      	mov	r1, r9
 80002da:	4650      	mov	r0, sl
 80002dc:	f000 f8ba 	bl	8000454 <__clzdi2>
 80002e0:	0029      	movs	r1, r5
 80002e2:	0006      	movs	r6, r0
 80002e4:	0020      	movs	r0, r4
 80002e6:	f000 f8b5 	bl	8000454 <__clzdi2>
 80002ea:	1a33      	subs	r3, r6, r0
 80002ec:	4698      	mov	r8, r3
 80002ee:	3b20      	subs	r3, #32
 80002f0:	d434      	bmi.n	800035c <__udivmoddi4+0xa0>
 80002f2:	469b      	mov	fp, r3
 80002f4:	4653      	mov	r3, sl
 80002f6:	465a      	mov	r2, fp
 80002f8:	4093      	lsls	r3, r2
 80002fa:	4642      	mov	r2, r8
 80002fc:	001f      	movs	r7, r3
 80002fe:	4653      	mov	r3, sl
 8000300:	4093      	lsls	r3, r2
 8000302:	001e      	movs	r6, r3
 8000304:	42af      	cmp	r7, r5
 8000306:	d83b      	bhi.n	8000380 <__udivmoddi4+0xc4>
 8000308:	42af      	cmp	r7, r5
 800030a:	d100      	bne.n	800030e <__udivmoddi4+0x52>
 800030c:	e079      	b.n	8000402 <__udivmoddi4+0x146>
 800030e:	465b      	mov	r3, fp
 8000310:	1ba4      	subs	r4, r4, r6
 8000312:	41bd      	sbcs	r5, r7
 8000314:	2b00      	cmp	r3, #0
 8000316:	da00      	bge.n	800031a <__udivmoddi4+0x5e>
 8000318:	e076      	b.n	8000408 <__udivmoddi4+0x14c>
 800031a:	2200      	movs	r2, #0
 800031c:	2300      	movs	r3, #0
 800031e:	9200      	str	r2, [sp, #0]
 8000320:	9301      	str	r3, [sp, #4]
 8000322:	2301      	movs	r3, #1
 8000324:	465a      	mov	r2, fp
 8000326:	4093      	lsls	r3, r2
 8000328:	9301      	str	r3, [sp, #4]
 800032a:	2301      	movs	r3, #1
 800032c:	4642      	mov	r2, r8
 800032e:	4093      	lsls	r3, r2
 8000330:	9300      	str	r3, [sp, #0]
 8000332:	e029      	b.n	8000388 <__udivmoddi4+0xcc>
 8000334:	4282      	cmp	r2, r0
 8000336:	d9cf      	bls.n	80002d8 <__udivmoddi4+0x1c>
 8000338:	2200      	movs	r2, #0
 800033a:	2300      	movs	r3, #0
 800033c:	9200      	str	r2, [sp, #0]
 800033e:	9301      	str	r3, [sp, #4]
 8000340:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000342:	2b00      	cmp	r3, #0
 8000344:	d001      	beq.n	800034a <__udivmoddi4+0x8e>
 8000346:	601c      	str	r4, [r3, #0]
 8000348:	605d      	str	r5, [r3, #4]
 800034a:	9800      	ldr	r0, [sp, #0]
 800034c:	9901      	ldr	r1, [sp, #4]
 800034e:	b003      	add	sp, #12
 8000350:	bcf0      	pop	{r4, r5, r6, r7}
 8000352:	46bb      	mov	fp, r7
 8000354:	46b2      	mov	sl, r6
 8000356:	46a9      	mov	r9, r5
 8000358:	46a0      	mov	r8, r4
 800035a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800035c:	4642      	mov	r2, r8
 800035e:	469b      	mov	fp, r3
 8000360:	2320      	movs	r3, #32
 8000362:	1a9b      	subs	r3, r3, r2
 8000364:	4652      	mov	r2, sl
 8000366:	40da      	lsrs	r2, r3
 8000368:	4641      	mov	r1, r8
 800036a:	0013      	movs	r3, r2
 800036c:	464a      	mov	r2, r9
 800036e:	408a      	lsls	r2, r1
 8000370:	0017      	movs	r7, r2
 8000372:	4642      	mov	r2, r8
 8000374:	431f      	orrs	r7, r3
 8000376:	4653      	mov	r3, sl
 8000378:	4093      	lsls	r3, r2
 800037a:	001e      	movs	r6, r3
 800037c:	42af      	cmp	r7, r5
 800037e:	d9c3      	bls.n	8000308 <__udivmoddi4+0x4c>
 8000380:	2200      	movs	r2, #0
 8000382:	2300      	movs	r3, #0
 8000384:	9200      	str	r2, [sp, #0]
 8000386:	9301      	str	r3, [sp, #4]
 8000388:	4643      	mov	r3, r8
 800038a:	2b00      	cmp	r3, #0
 800038c:	d0d8      	beq.n	8000340 <__udivmoddi4+0x84>
 800038e:	07fb      	lsls	r3, r7, #31
 8000390:	0872      	lsrs	r2, r6, #1
 8000392:	431a      	orrs	r2, r3
 8000394:	4646      	mov	r6, r8
 8000396:	087b      	lsrs	r3, r7, #1
 8000398:	e00e      	b.n	80003b8 <__udivmoddi4+0xfc>
 800039a:	42ab      	cmp	r3, r5
 800039c:	d101      	bne.n	80003a2 <__udivmoddi4+0xe6>
 800039e:	42a2      	cmp	r2, r4
 80003a0:	d80c      	bhi.n	80003bc <__udivmoddi4+0x100>
 80003a2:	1aa4      	subs	r4, r4, r2
 80003a4:	419d      	sbcs	r5, r3
 80003a6:	2001      	movs	r0, #1
 80003a8:	1924      	adds	r4, r4, r4
 80003aa:	416d      	adcs	r5, r5
 80003ac:	2100      	movs	r1, #0
 80003ae:	3e01      	subs	r6, #1
 80003b0:	1824      	adds	r4, r4, r0
 80003b2:	414d      	adcs	r5, r1
 80003b4:	2e00      	cmp	r6, #0
 80003b6:	d006      	beq.n	80003c6 <__udivmoddi4+0x10a>
 80003b8:	42ab      	cmp	r3, r5
 80003ba:	d9ee      	bls.n	800039a <__udivmoddi4+0xde>
 80003bc:	3e01      	subs	r6, #1
 80003be:	1924      	adds	r4, r4, r4
 80003c0:	416d      	adcs	r5, r5
 80003c2:	2e00      	cmp	r6, #0
 80003c4:	d1f8      	bne.n	80003b8 <__udivmoddi4+0xfc>
 80003c6:	9800      	ldr	r0, [sp, #0]
 80003c8:	9901      	ldr	r1, [sp, #4]
 80003ca:	465b      	mov	r3, fp
 80003cc:	1900      	adds	r0, r0, r4
 80003ce:	4169      	adcs	r1, r5
 80003d0:	2b00      	cmp	r3, #0
 80003d2:	db24      	blt.n	800041e <__udivmoddi4+0x162>
 80003d4:	002b      	movs	r3, r5
 80003d6:	465a      	mov	r2, fp
 80003d8:	4644      	mov	r4, r8
 80003da:	40d3      	lsrs	r3, r2
 80003dc:	002a      	movs	r2, r5
 80003de:	40e2      	lsrs	r2, r4
 80003e0:	001c      	movs	r4, r3
 80003e2:	465b      	mov	r3, fp
 80003e4:	0015      	movs	r5, r2
 80003e6:	2b00      	cmp	r3, #0
 80003e8:	db2a      	blt.n	8000440 <__udivmoddi4+0x184>
 80003ea:	0026      	movs	r6, r4
 80003ec:	409e      	lsls	r6, r3
 80003ee:	0033      	movs	r3, r6
 80003f0:	0026      	movs	r6, r4
 80003f2:	4647      	mov	r7, r8
 80003f4:	40be      	lsls	r6, r7
 80003f6:	0032      	movs	r2, r6
 80003f8:	1a80      	subs	r0, r0, r2
 80003fa:	4199      	sbcs	r1, r3
 80003fc:	9000      	str	r0, [sp, #0]
 80003fe:	9101      	str	r1, [sp, #4]
 8000400:	e79e      	b.n	8000340 <__udivmoddi4+0x84>
 8000402:	42a3      	cmp	r3, r4
 8000404:	d8bc      	bhi.n	8000380 <__udivmoddi4+0xc4>
 8000406:	e782      	b.n	800030e <__udivmoddi4+0x52>
 8000408:	4642      	mov	r2, r8
 800040a:	2320      	movs	r3, #32
 800040c:	2100      	movs	r1, #0
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	2200      	movs	r2, #0
 8000412:	9100      	str	r1, [sp, #0]
 8000414:	9201      	str	r2, [sp, #4]
 8000416:	2201      	movs	r2, #1
 8000418:	40da      	lsrs	r2, r3
 800041a:	9201      	str	r2, [sp, #4]
 800041c:	e785      	b.n	800032a <__udivmoddi4+0x6e>
 800041e:	4642      	mov	r2, r8
 8000420:	2320      	movs	r3, #32
 8000422:	1a9b      	subs	r3, r3, r2
 8000424:	002a      	movs	r2, r5
 8000426:	4646      	mov	r6, r8
 8000428:	409a      	lsls	r2, r3
 800042a:	0023      	movs	r3, r4
 800042c:	40f3      	lsrs	r3, r6
 800042e:	4644      	mov	r4, r8
 8000430:	4313      	orrs	r3, r2
 8000432:	002a      	movs	r2, r5
 8000434:	40e2      	lsrs	r2, r4
 8000436:	001c      	movs	r4, r3
 8000438:	465b      	mov	r3, fp
 800043a:	0015      	movs	r5, r2
 800043c:	2b00      	cmp	r3, #0
 800043e:	dad4      	bge.n	80003ea <__udivmoddi4+0x12e>
 8000440:	4642      	mov	r2, r8
 8000442:	002f      	movs	r7, r5
 8000444:	2320      	movs	r3, #32
 8000446:	0026      	movs	r6, r4
 8000448:	4097      	lsls	r7, r2
 800044a:	1a9b      	subs	r3, r3, r2
 800044c:	40de      	lsrs	r6, r3
 800044e:	003b      	movs	r3, r7
 8000450:	4333      	orrs	r3, r6
 8000452:	e7cd      	b.n	80003f0 <__udivmoddi4+0x134>

08000454 <__clzdi2>:
 8000454:	b510      	push	{r4, lr}
 8000456:	2900      	cmp	r1, #0
 8000458:	d103      	bne.n	8000462 <__clzdi2+0xe>
 800045a:	f000 f807 	bl	800046c <__clzsi2>
 800045e:	3020      	adds	r0, #32
 8000460:	e002      	b.n	8000468 <__clzdi2+0x14>
 8000462:	0008      	movs	r0, r1
 8000464:	f000 f802 	bl	800046c <__clzsi2>
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__clzsi2>:
 800046c:	211c      	movs	r1, #28
 800046e:	2301      	movs	r3, #1
 8000470:	041b      	lsls	r3, r3, #16
 8000472:	4298      	cmp	r0, r3
 8000474:	d301      	bcc.n	800047a <__clzsi2+0xe>
 8000476:	0c00      	lsrs	r0, r0, #16
 8000478:	3910      	subs	r1, #16
 800047a:	0a1b      	lsrs	r3, r3, #8
 800047c:	4298      	cmp	r0, r3
 800047e:	d301      	bcc.n	8000484 <__clzsi2+0x18>
 8000480:	0a00      	lsrs	r0, r0, #8
 8000482:	3908      	subs	r1, #8
 8000484:	091b      	lsrs	r3, r3, #4
 8000486:	4298      	cmp	r0, r3
 8000488:	d301      	bcc.n	800048e <__clzsi2+0x22>
 800048a:	0900      	lsrs	r0, r0, #4
 800048c:	3904      	subs	r1, #4
 800048e:	a202      	add	r2, pc, #8	; (adr r2, 8000498 <__clzsi2+0x2c>)
 8000490:	5c10      	ldrb	r0, [r2, r0]
 8000492:	1840      	adds	r0, r0, r1
 8000494:	4770      	bx	lr
 8000496:	46c0      	nop			; (mov r8, r8)
 8000498:	02020304 	.word	0x02020304
 800049c:	01010101 	.word	0x01010101
	...

080004a8 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80004a8:	b580      	push	{r7, lr}
 80004aa:	b082      	sub	sp, #8
 80004ac:	af02      	add	r7, sp, #8
    /* USER CODE END 1 */

    /* MCU Configuration--------------------------------------------------------*/

    /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
    HAL_Init();
 80004ae:	f000 fbbd 	bl	8000c2c <HAL_Init>
    /* USER CODE BEGIN Init */

    /* USER CODE END Init */

    /* Configure the system clock */
    SystemClock_Config();
 80004b2:	f000 f8e3 	bl	800067c <SystemClock_Config>
    /* USER CODE BEGIN SysInit */

    /* USER CODE END SysInit */

    /* Initialize all configured peripherals */
    MX_GPIO_Init();
 80004b6:	f000 f9d3 	bl	8000860 <MX_GPIO_Init>
    MX_DMA_Init();
 80004ba:	f000 f9b3 	bl	8000824 <MX_DMA_Init>
    MX_USART2_UART_Init();
 80004be:	f000 f981 	bl	80007c4 <MX_USART2_UART_Init>
    MX_SPI1_Init();
 80004c2:	f000 f947 	bl	8000754 <MX_SPI1_Init>
    static uint8_t uart_received_flag = 0;

    static uint16_t uart_cmd[3] = {0};


    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, 1);
 80004c6:	23a0      	movs	r3, #160	; 0xa0
 80004c8:	05db      	lsls	r3, r3, #23
 80004ca:	2201      	movs	r2, #1
 80004cc:	2101      	movs	r1, #1
 80004ce:	0018      	movs	r0, r3
 80004d0:	f001 f8c6 	bl	8001660 <HAL_GPIO_WritePin>

    /* Infinite loop */
    /* USER CODE BEGIN WHILE */
    while (1) {

        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, 0);
 80004d4:	23a0      	movs	r3, #160	; 0xa0
 80004d6:	05db      	lsls	r3, r3, #23
 80004d8:	2200      	movs	r2, #0
 80004da:	2101      	movs	r1, #1
 80004dc:	0018      	movs	r0, r3
 80004de:	f001 f8bf 	bl	8001660 <HAL_GPIO_WritePin>
        HAL_SPI_TransmitReceive(&hspi1, spi_TX, spi_RX, 2, HAL_MAX_DELAY);
 80004e2:	4a57      	ldr	r2, [pc, #348]	; (8000640 <main+0x198>)
 80004e4:	4957      	ldr	r1, [pc, #348]	; (8000644 <main+0x19c>)
 80004e6:	4858      	ldr	r0, [pc, #352]	; (8000648 <main+0x1a0>)
 80004e8:	2301      	movs	r3, #1
 80004ea:	425b      	negs	r3, r3
 80004ec:	9300      	str	r3, [sp, #0]
 80004ee:	2302      	movs	r3, #2
 80004f0:	f002 f829 	bl	8002546 <HAL_SPI_TransmitReceive>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, 1);
 80004f4:	23a0      	movs	r3, #160	; 0xa0
 80004f6:	05db      	lsls	r3, r3, #23
 80004f8:	2201      	movs	r2, #1
 80004fa:	2101      	movs	r1, #1
 80004fc:	0018      	movs	r0, r3
 80004fe:	f001 f8af 	bl	8001660 <HAL_GPIO_WritePin>

        // angles represented in [0,32767] (~91 per degree)
        m_angle = ((uint16_t)(spi_RX[0]) << 8) + spi_RX[1] + 16384;
 8000502:	4b4f      	ldr	r3, [pc, #316]	; (8000640 <main+0x198>)
 8000504:	781b      	ldrb	r3, [r3, #0]
 8000506:	b29b      	uxth	r3, r3
 8000508:	021b      	lsls	r3, r3, #8
 800050a:	b29a      	uxth	r2, r3
 800050c:	4b4c      	ldr	r3, [pc, #304]	; (8000640 <main+0x198>)
 800050e:	785b      	ldrb	r3, [r3, #1]
 8000510:	b29b      	uxth	r3, r3
 8000512:	18d3      	adds	r3, r2, r3
 8000514:	b29b      	uxth	r3, r3
 8000516:	2280      	movs	r2, #128	; 0x80
 8000518:	01d2      	lsls	r2, r2, #7
 800051a:	4694      	mov	ip, r2
 800051c:	4463      	add	r3, ip
 800051e:	b29a      	uxth	r2, r3
 8000520:	4b4a      	ldr	r3, [pc, #296]	; (800064c <main+0x1a4>)
 8000522:	801a      	strh	r2, [r3, #0]

        if (m_angle_prev < 8192 && m_angle > 24576) { // detect angle wraparound and increment a revolution
 8000524:	4b4a      	ldr	r3, [pc, #296]	; (8000650 <main+0x1a8>)
 8000526:	881a      	ldrh	r2, [r3, #0]
 8000528:	2380      	movs	r3, #128	; 0x80
 800052a:	019b      	lsls	r3, r3, #6
 800052c:	429a      	cmp	r2, r3
 800052e:	d20c      	bcs.n	800054a <main+0xa2>
 8000530:	4b46      	ldr	r3, [pc, #280]	; (800064c <main+0x1a4>)
 8000532:	881a      	ldrh	r2, [r3, #0]
 8000534:	23c0      	movs	r3, #192	; 0xc0
 8000536:	01db      	lsls	r3, r3, #7
 8000538:	429a      	cmp	r2, r3
 800053a:	d906      	bls.n	800054a <main+0xa2>
            revs -= 32768;
 800053c:	4b45      	ldr	r3, [pc, #276]	; (8000654 <main+0x1ac>)
 800053e:	681b      	ldr	r3, [r3, #0]
 8000540:	4a45      	ldr	r2, [pc, #276]	; (8000658 <main+0x1b0>)
 8000542:	189a      	adds	r2, r3, r2
 8000544:	4b43      	ldr	r3, [pc, #268]	; (8000654 <main+0x1ac>)
 8000546:	601a      	str	r2, [r3, #0]
 8000548:	e012      	b.n	8000570 <main+0xc8>
        } else if (m_angle < 8192 && m_angle_prev > 24576) {
 800054a:	4b40      	ldr	r3, [pc, #256]	; (800064c <main+0x1a4>)
 800054c:	881a      	ldrh	r2, [r3, #0]
 800054e:	2380      	movs	r3, #128	; 0x80
 8000550:	019b      	lsls	r3, r3, #6
 8000552:	429a      	cmp	r2, r3
 8000554:	d20c      	bcs.n	8000570 <main+0xc8>
 8000556:	4b3e      	ldr	r3, [pc, #248]	; (8000650 <main+0x1a8>)
 8000558:	881a      	ldrh	r2, [r3, #0]
 800055a:	23c0      	movs	r3, #192	; 0xc0
 800055c:	01db      	lsls	r3, r3, #7
 800055e:	429a      	cmp	r2, r3
 8000560:	d906      	bls.n	8000570 <main+0xc8>
            revs += 32768;
 8000562:	4b3c      	ldr	r3, [pc, #240]	; (8000654 <main+0x1ac>)
 8000564:	681b      	ldr	r3, [r3, #0]
 8000566:	2280      	movs	r2, #128	; 0x80
 8000568:	0212      	lsls	r2, r2, #8
 800056a:	189a      	adds	r2, r3, r2
 800056c:	4b39      	ldr	r3, [pc, #228]	; (8000654 <main+0x1ac>)
 800056e:	601a      	str	r2, [r3, #0]
        }
        cont_angle = m_angle + revs;
 8000570:	4b36      	ldr	r3, [pc, #216]	; (800064c <main+0x1a4>)
 8000572:	881b      	ldrh	r3, [r3, #0]
 8000574:	001a      	movs	r2, r3
 8000576:	4b37      	ldr	r3, [pc, #220]	; (8000654 <main+0x1ac>)
 8000578:	681b      	ldr	r3, [r3, #0]
 800057a:	18d2      	adds	r2, r2, r3
 800057c:	4b37      	ldr	r3, [pc, #220]	; (800065c <main+0x1b4>)
 800057e:	601a      	str	r2, [r3, #0]
        m_angle_prev = m_angle;
 8000580:	4b32      	ldr	r3, [pc, #200]	; (800064c <main+0x1a4>)
 8000582:	881a      	ldrh	r2, [r3, #0]
 8000584:	4b32      	ldr	r3, [pc, #200]	; (8000650 <main+0x1a8>)
 8000586:	801a      	strh	r2, [r3, #0]

        HAL_Delay(10);
 8000588:	200a      	movs	r0, #10
 800058a:	f000 fbbf 	bl	8000d0c <HAL_Delay>

        if (uart_received_flag) {
 800058e:	4b34      	ldr	r3, [pc, #208]	; (8000660 <main+0x1b8>)
 8000590:	781b      	ldrb	r3, [r3, #0]
 8000592:	2b00      	cmp	r3, #0
 8000594:	d09e      	beq.n	80004d4 <main+0x2c>
            uart_received_flag = 0;
 8000596:	4b32      	ldr	r3, [pc, #200]	; (8000660 <main+0x1b8>)
 8000598:	2200      	movs	r2, #0
 800059a:	701a      	strb	r2, [r3, #0]

            uart_cmd[0] = uart_RX[0] & CMD_MASK;
 800059c:	4b31      	ldr	r3, [pc, #196]	; (8000664 <main+0x1bc>)
 800059e:	781b      	ldrb	r3, [r3, #0]
 80005a0:	b29b      	uxth	r3, r3
 80005a2:	22f0      	movs	r2, #240	; 0xf0
 80005a4:	4013      	ands	r3, r2
 80005a6:	b29a      	uxth	r2, r3
 80005a8:	4b2f      	ldr	r3, [pc, #188]	; (8000668 <main+0x1c0>)
 80005aa:	801a      	strh	r2, [r3, #0]
            uart_cmd[1] = (uart_RX[1] << 7) | (uart_RX[2]);
 80005ac:	4b2d      	ldr	r3, [pc, #180]	; (8000664 <main+0x1bc>)
 80005ae:	785b      	ldrb	r3, [r3, #1]
 80005b0:	01db      	lsls	r3, r3, #7
 80005b2:	b21a      	sxth	r2, r3
 80005b4:	4b2b      	ldr	r3, [pc, #172]	; (8000664 <main+0x1bc>)
 80005b6:	789b      	ldrb	r3, [r3, #2]
 80005b8:	b21b      	sxth	r3, r3
 80005ba:	4313      	orrs	r3, r2
 80005bc:	b21b      	sxth	r3, r3
 80005be:	b29a      	uxth	r2, r3
 80005c0:	4b29      	ldr	r3, [pc, #164]	; (8000668 <main+0x1c0>)
 80005c2:	805a      	strh	r2, [r3, #2]
            uart_cmd[1] = pad14(uart_cmd[1]);
 80005c4:	4b28      	ldr	r3, [pc, #160]	; (8000668 <main+0x1c0>)
 80005c6:	885b      	ldrh	r3, [r3, #2]
 80005c8:	0018      	movs	r0, r3
 80005ca:	f000 fad5 	bl	8000b78 <pad14>
 80005ce:	0003      	movs	r3, r0
 80005d0:	b29a      	uxth	r2, r3
 80005d2:	4b25      	ldr	r3, [pc, #148]	; (8000668 <main+0x1c0>)
 80005d4:	805a      	strh	r2, [r3, #2]

            if (uart_cmd[0] == CMD_GET_POSITION) {
 80005d6:	4b24      	ldr	r3, [pc, #144]	; (8000668 <main+0x1c0>)
 80005d8:	881b      	ldrh	r3, [r3, #0]
 80005da:	2bc0      	cmp	r3, #192	; 0xc0
 80005dc:	d104      	bne.n	80005e8 <main+0x140>
                encoder_res = uart_cmd[1];
 80005de:	4b22      	ldr	r3, [pc, #136]	; (8000668 <main+0x1c0>)
 80005e0:	885b      	ldrh	r3, [r3, #2]
 80005e2:	b21a      	sxth	r2, r3
 80005e4:	4b21      	ldr	r3, [pc, #132]	; (800066c <main+0x1c4>)
 80005e6:	801a      	strh	r2, [r3, #0]
            }


            uart_TX[0] = (uint8_t)(cont_angle >> (encoder_res + 7)) & 0b01111111;
 80005e8:	4b1c      	ldr	r3, [pc, #112]	; (800065c <main+0x1b4>)
 80005ea:	681a      	ldr	r2, [r3, #0]
 80005ec:	4b1f      	ldr	r3, [pc, #124]	; (800066c <main+0x1c4>)
 80005ee:	2100      	movs	r1, #0
 80005f0:	5e5b      	ldrsh	r3, [r3, r1]
 80005f2:	3307      	adds	r3, #7
 80005f4:	411a      	asrs	r2, r3
 80005f6:	0013      	movs	r3, r2
 80005f8:	b2db      	uxtb	r3, r3
 80005fa:	227f      	movs	r2, #127	; 0x7f
 80005fc:	4013      	ands	r3, r2
 80005fe:	b2da      	uxtb	r2, r3
 8000600:	4b1b      	ldr	r3, [pc, #108]	; (8000670 <main+0x1c8>)
 8000602:	701a      	strb	r2, [r3, #0]
            uart_TX[1] = (uint8_t)(cont_angle >> (encoder_res + 0)) & 0b01111111;
 8000604:	4b15      	ldr	r3, [pc, #84]	; (800065c <main+0x1b4>)
 8000606:	681b      	ldr	r3, [r3, #0]
 8000608:	4a18      	ldr	r2, [pc, #96]	; (800066c <main+0x1c4>)
 800060a:	2100      	movs	r1, #0
 800060c:	5e52      	ldrsh	r2, [r2, r1]
 800060e:	4113      	asrs	r3, r2
 8000610:	b2db      	uxtb	r3, r3
 8000612:	227f      	movs	r2, #127	; 0x7f
 8000614:	4013      	ands	r3, r2
 8000616:	b2da      	uxtb	r2, r3
 8000618:	4b15      	ldr	r3, [pc, #84]	; (8000670 <main+0x1c8>)
 800061a:	705a      	strb	r2, [r3, #1]
            uart_TX[2] = MIN_INT8;
 800061c:	4b14      	ldr	r3, [pc, #80]	; (8000670 <main+0x1c8>)
 800061e:	2280      	movs	r2, #128	; 0x80
 8000620:	709a      	strb	r2, [r3, #2]

            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 1); //enable TX
 8000622:	2380      	movs	r3, #128	; 0x80
 8000624:	01db      	lsls	r3, r3, #7
 8000626:	4813      	ldr	r0, [pc, #76]	; (8000674 <main+0x1cc>)
 8000628:	2201      	movs	r2, #1
 800062a:	0019      	movs	r1, r3
 800062c:	f001 f818 	bl	8001660 <HAL_GPIO_WritePin>
            HAL_UART_Transmit_DMA(&huart2, uart_TX, 3);
 8000630:	490f      	ldr	r1, [pc, #60]	; (8000670 <main+0x1c8>)
 8000632:	4b11      	ldr	r3, [pc, #68]	; (8000678 <main+0x1d0>)
 8000634:	2203      	movs	r2, #3
 8000636:	0018      	movs	r0, r3
 8000638:	f002 fa78 	bl	8002b2c <HAL_UART_Transmit_DMA>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, 0);
 800063c:	e74a      	b.n	80004d4 <main+0x2c>
 800063e:	46c0      	nop			; (mov r8, r8)
 8000640:	20000158 	.word	0x20000158
 8000644:	20000154 	.word	0x20000154
 8000648:	2000002c 	.word	0x2000002c
 800064c:	2000015a 	.word	0x2000015a
 8000650:	2000015c 	.word	0x2000015c
 8000654:	20000160 	.word	0x20000160
 8000658:	ffff8000 	.word	0xffff8000
 800065c:	20000164 	.word	0x20000164
 8000660:	20000168 	.word	0x20000168
 8000664:	2000016c 	.word	0x2000016c
 8000668:	20000174 	.word	0x20000174
 800066c:	20000000 	.word	0x20000000
 8000670:	2000017c 	.word	0x2000017c
 8000674:	50000800 	.word	0x50000800
 8000678:	20000084 	.word	0x20000084

0800067c <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 800067c:	b590      	push	{r4, r7, lr}
 800067e:	b099      	sub	sp, #100	; 0x64
 8000680:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000682:	242c      	movs	r4, #44	; 0x2c
 8000684:	193b      	adds	r3, r7, r4
 8000686:	0018      	movs	r0, r3
 8000688:	2334      	movs	r3, #52	; 0x34
 800068a:	001a      	movs	r2, r3
 800068c:	2100      	movs	r1, #0
 800068e:	f003 fb62 	bl	8003d56 <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000692:	2318      	movs	r3, #24
 8000694:	18fb      	adds	r3, r7, r3
 8000696:	0018      	movs	r0, r3
 8000698:	2314      	movs	r3, #20
 800069a:	001a      	movs	r2, r3
 800069c:	2100      	movs	r1, #0
 800069e:	f003 fb5a 	bl	8003d56 <memset>
    RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80006a2:	003b      	movs	r3, r7
 80006a4:	0018      	movs	r0, r3
 80006a6:	2318      	movs	r3, #24
 80006a8:	001a      	movs	r2, r3
 80006aa:	2100      	movs	r1, #0
 80006ac:	f003 fb53 	bl	8003d56 <memset>

    /** Configure the main internal regulator output voltage
     */
    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006b0:	4b26      	ldr	r3, [pc, #152]	; (800074c <SystemClock_Config+0xd0>)
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	4a26      	ldr	r2, [pc, #152]	; (8000750 <SystemClock_Config+0xd4>)
 80006b6:	401a      	ands	r2, r3
 80006b8:	4b24      	ldr	r3, [pc, #144]	; (800074c <SystemClock_Config+0xd0>)
 80006ba:	2180      	movs	r1, #128	; 0x80
 80006bc:	0109      	lsls	r1, r1, #4
 80006be:	430a      	orrs	r2, r1
 80006c0:	601a      	str	r2, [r3, #0]

    /** Initializes the RCC Oscillators according to the specified parameters
     * in the RCC_OscInitTypeDef structure.
     */
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80006c2:	0021      	movs	r1, r4
 80006c4:	187b      	adds	r3, r7, r1
 80006c6:	2210      	movs	r2, #16
 80006c8:	601a      	str	r2, [r3, #0]
    RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80006ca:	187b      	adds	r3, r7, r1
 80006cc:	2201      	movs	r2, #1
 80006ce:	619a      	str	r2, [r3, #24]
    RCC_OscInitStruct.MSICalibrationValue = 0;
 80006d0:	187b      	adds	r3, r7, r1
 80006d2:	2200      	movs	r2, #0
 80006d4:	61da      	str	r2, [r3, #28]
    RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 80006d6:	187b      	adds	r3, r7, r1
 80006d8:	22a0      	movs	r2, #160	; 0xa0
 80006da:	0212      	lsls	r2, r2, #8
 80006dc:	621a      	str	r2, [r3, #32]
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006de:	187b      	adds	r3, r7, r1
 80006e0:	2200      	movs	r2, #0
 80006e2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80006e4:	187b      	adds	r3, r7, r1
 80006e6:	0018      	movs	r0, r3
 80006e8:	f000 ffd8 	bl	800169c <HAL_RCC_OscConfig>
 80006ec:	1e03      	subs	r3, r0, #0
 80006ee:	d001      	beq.n	80006f4 <SystemClock_Config+0x78>
        Error_Handler();
 80006f0:	f000 f934 	bl	800095c <Error_Handler>
    }

    /** Initializes the CPU, AHB and APB buses clocks
     */
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80006f4:	2118      	movs	r1, #24
 80006f6:	187b      	adds	r3, r7, r1
 80006f8:	220f      	movs	r2, #15
 80006fa:	601a      	str	r2, [r3, #0]
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80006fc:	187b      	adds	r3, r7, r1
 80006fe:	2200      	movs	r2, #0
 8000700:	605a      	str	r2, [r3, #4]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000702:	187b      	adds	r3, r7, r1
 8000704:	2200      	movs	r2, #0
 8000706:	609a      	str	r2, [r3, #8]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000708:	187b      	adds	r3, r7, r1
 800070a:	2200      	movs	r2, #0
 800070c:	60da      	str	r2, [r3, #12]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800070e:	187b      	adds	r3, r7, r1
 8000710:	2200      	movs	r2, #0
 8000712:	611a      	str	r2, [r3, #16]

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 8000714:	187b      	adds	r3, r7, r1
 8000716:	2100      	movs	r1, #0
 8000718:	0018      	movs	r0, r3
 800071a:	f001 fb3b 	bl	8001d94 <HAL_RCC_ClockConfig>
 800071e:	1e03      	subs	r3, r0, #0
 8000720:	d001      	beq.n	8000726 <SystemClock_Config+0xaa>
        Error_Handler();
 8000722:	f000 f91b 	bl	800095c <Error_Handler>
    }
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000726:	003b      	movs	r3, r7
 8000728:	2202      	movs	r2, #2
 800072a:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800072c:	003b      	movs	r3, r7
 800072e:	2200      	movs	r2, #0
 8000730:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 8000732:	003b      	movs	r3, r7
 8000734:	0018      	movs	r0, r3
 8000736:	f001 fd51 	bl	80021dc <HAL_RCCEx_PeriphCLKConfig>
 800073a:	1e03      	subs	r3, r0, #0
 800073c:	d001      	beq.n	8000742 <SystemClock_Config+0xc6>
        Error_Handler();
 800073e:	f000 f90d 	bl	800095c <Error_Handler>
    }
}
 8000742:	46c0      	nop			; (mov r8, r8)
 8000744:	46bd      	mov	sp, r7
 8000746:	b019      	add	sp, #100	; 0x64
 8000748:	bd90      	pop	{r4, r7, pc}
 800074a:	46c0      	nop			; (mov r8, r8)
 800074c:	40007000 	.word	0x40007000
 8000750:	ffffe7ff 	.word	0xffffe7ff

08000754 <MX_SPI1_Init>:
/**
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void) {
 8000754:	b580      	push	{r7, lr}
 8000756:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN SPI1_Init 1 */

    /* USER CODE END SPI1_Init 1 */
    /* SPI1 parameter configuration*/
    hspi1.Instance = SPI1;
 8000758:	4b18      	ldr	r3, [pc, #96]	; (80007bc <MX_SPI1_Init+0x68>)
 800075a:	4a19      	ldr	r2, [pc, #100]	; (80007c0 <MX_SPI1_Init+0x6c>)
 800075c:	601a      	str	r2, [r3, #0]
    hspi1.Init.Mode = SPI_MODE_MASTER;
 800075e:	4b17      	ldr	r3, [pc, #92]	; (80007bc <MX_SPI1_Init+0x68>)
 8000760:	2282      	movs	r2, #130	; 0x82
 8000762:	0052      	lsls	r2, r2, #1
 8000764:	605a      	str	r2, [r3, #4]
    hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000766:	4b15      	ldr	r3, [pc, #84]	; (80007bc <MX_SPI1_Init+0x68>)
 8000768:	2200      	movs	r2, #0
 800076a:	609a      	str	r2, [r3, #8]
    hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800076c:	4b13      	ldr	r3, [pc, #76]	; (80007bc <MX_SPI1_Init+0x68>)
 800076e:	2200      	movs	r2, #0
 8000770:	60da      	str	r2, [r3, #12]
    hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000772:	4b12      	ldr	r3, [pc, #72]	; (80007bc <MX_SPI1_Init+0x68>)
 8000774:	2200      	movs	r2, #0
 8000776:	611a      	str	r2, [r3, #16]
    hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000778:	4b10      	ldr	r3, [pc, #64]	; (80007bc <MX_SPI1_Init+0x68>)
 800077a:	2200      	movs	r2, #0
 800077c:	615a      	str	r2, [r3, #20]
    hspi1.Init.NSS = SPI_NSS_SOFT;
 800077e:	4b0f      	ldr	r3, [pc, #60]	; (80007bc <MX_SPI1_Init+0x68>)
 8000780:	2280      	movs	r2, #128	; 0x80
 8000782:	0092      	lsls	r2, r2, #2
 8000784:	619a      	str	r2, [r3, #24]
    hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000786:	4b0d      	ldr	r3, [pc, #52]	; (80007bc <MX_SPI1_Init+0x68>)
 8000788:	2200      	movs	r2, #0
 800078a:	61da      	str	r2, [r3, #28]
    hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800078c:	4b0b      	ldr	r3, [pc, #44]	; (80007bc <MX_SPI1_Init+0x68>)
 800078e:	2200      	movs	r2, #0
 8000790:	621a      	str	r2, [r3, #32]
    hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000792:	4b0a      	ldr	r3, [pc, #40]	; (80007bc <MX_SPI1_Init+0x68>)
 8000794:	2200      	movs	r2, #0
 8000796:	625a      	str	r2, [r3, #36]	; 0x24
    hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000798:	4b08      	ldr	r3, [pc, #32]	; (80007bc <MX_SPI1_Init+0x68>)
 800079a:	2200      	movs	r2, #0
 800079c:	629a      	str	r2, [r3, #40]	; 0x28
    hspi1.Init.CRCPolynomial = 7;
 800079e:	4b07      	ldr	r3, [pc, #28]	; (80007bc <MX_SPI1_Init+0x68>)
 80007a0:	2207      	movs	r2, #7
 80007a2:	62da      	str	r2, [r3, #44]	; 0x2c
    if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 80007a4:	4b05      	ldr	r3, [pc, #20]	; (80007bc <MX_SPI1_Init+0x68>)
 80007a6:	0018      	movs	r0, r3
 80007a8:	f001 fe44 	bl	8002434 <HAL_SPI_Init>
 80007ac:	1e03      	subs	r3, r0, #0
 80007ae:	d001      	beq.n	80007b4 <MX_SPI1_Init+0x60>
        Error_Handler();
 80007b0:	f000 f8d4 	bl	800095c <Error_Handler>
    }
    /* USER CODE BEGIN SPI1_Init 2 */

    /* USER CODE END SPI1_Init 2 */
}
 80007b4:	46c0      	nop			; (mov r8, r8)
 80007b6:	46bd      	mov	sp, r7
 80007b8:	bd80      	pop	{r7, pc}
 80007ba:	46c0      	nop			; (mov r8, r8)
 80007bc:	2000002c 	.word	0x2000002c
 80007c0:	40013000 	.word	0x40013000

080007c4 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 80007c4:	b580      	push	{r7, lr}
 80007c6:	af00      	add	r7, sp, #0
    /* USER CODE END USART2_Init 0 */

    /* USER CODE BEGIN USART2_Init 1 */

    /* USER CODE END USART2_Init 1 */
    huart2.Instance = USART2;
 80007c8:	4b14      	ldr	r3, [pc, #80]	; (800081c <MX_USART2_UART_Init+0x58>)
 80007ca:	4a15      	ldr	r2, [pc, #84]	; (8000820 <MX_USART2_UART_Init+0x5c>)
 80007cc:	601a      	str	r2, [r3, #0]
    huart2.Init.BaudRate = 115200;
 80007ce:	4b13      	ldr	r3, [pc, #76]	; (800081c <MX_USART2_UART_Init+0x58>)
 80007d0:	22e1      	movs	r2, #225	; 0xe1
 80007d2:	0252      	lsls	r2, r2, #9
 80007d4:	605a      	str	r2, [r3, #4]
    huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007d6:	4b11      	ldr	r3, [pc, #68]	; (800081c <MX_USART2_UART_Init+0x58>)
 80007d8:	2200      	movs	r2, #0
 80007da:	609a      	str	r2, [r3, #8]
    huart2.Init.StopBits = UART_STOPBITS_1;
 80007dc:	4b0f      	ldr	r3, [pc, #60]	; (800081c <MX_USART2_UART_Init+0x58>)
 80007de:	2200      	movs	r2, #0
 80007e0:	60da      	str	r2, [r3, #12]
    huart2.Init.Parity = UART_PARITY_NONE;
 80007e2:	4b0e      	ldr	r3, [pc, #56]	; (800081c <MX_USART2_UART_Init+0x58>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	611a      	str	r2, [r3, #16]
    huart2.Init.Mode = UART_MODE_TX_RX;
 80007e8:	4b0c      	ldr	r3, [pc, #48]	; (800081c <MX_USART2_UART_Init+0x58>)
 80007ea:	220c      	movs	r2, #12
 80007ec:	615a      	str	r2, [r3, #20]
    huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007ee:	4b0b      	ldr	r3, [pc, #44]	; (800081c <MX_USART2_UART_Init+0x58>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	619a      	str	r2, [r3, #24]
    huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007f4:	4b09      	ldr	r3, [pc, #36]	; (800081c <MX_USART2_UART_Init+0x58>)
 80007f6:	2200      	movs	r2, #0
 80007f8:	61da      	str	r2, [r3, #28]
    huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007fa:	4b08      	ldr	r3, [pc, #32]	; (800081c <MX_USART2_UART_Init+0x58>)
 80007fc:	2200      	movs	r2, #0
 80007fe:	621a      	str	r2, [r3, #32]
    huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000800:	4b06      	ldr	r3, [pc, #24]	; (800081c <MX_USART2_UART_Init+0x58>)
 8000802:	2200      	movs	r2, #0
 8000804:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_UART_Init(&huart2) != HAL_OK) {
 8000806:	4b05      	ldr	r3, [pc, #20]	; (800081c <MX_USART2_UART_Init+0x58>)
 8000808:	0018      	movs	r0, r3
 800080a:	f002 f93b 	bl	8002a84 <HAL_UART_Init>
 800080e:	1e03      	subs	r3, r0, #0
 8000810:	d001      	beq.n	8000816 <MX_USART2_UART_Init+0x52>
        Error_Handler();
 8000812:	f000 f8a3 	bl	800095c <Error_Handler>
    }
    /* USER CODE BEGIN USART2_Init 2 */

    /* USER CODE END USART2_Init 2 */
}
 8000816:	46c0      	nop			; (mov r8, r8)
 8000818:	46bd      	mov	sp, r7
 800081a:	bd80      	pop	{r7, pc}
 800081c:	20000084 	.word	0x20000084
 8000820:	40004400 	.word	0x40004400

08000824 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 8000824:	b580      	push	{r7, lr}
 8000826:	b082      	sub	sp, #8
 8000828:	af00      	add	r7, sp, #0

    /* DMA controller clock enable */
    __HAL_RCC_DMA1_CLK_ENABLE();
 800082a:	4b0c      	ldr	r3, [pc, #48]	; (800085c <MX_DMA_Init+0x38>)
 800082c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800082e:	4b0b      	ldr	r3, [pc, #44]	; (800085c <MX_DMA_Init+0x38>)
 8000830:	2101      	movs	r1, #1
 8000832:	430a      	orrs	r2, r1
 8000834:	631a      	str	r2, [r3, #48]	; 0x30
 8000836:	4b09      	ldr	r3, [pc, #36]	; (800085c <MX_DMA_Init+0x38>)
 8000838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800083a:	2201      	movs	r2, #1
 800083c:	4013      	ands	r3, r2
 800083e:	607b      	str	r3, [r7, #4]
 8000840:	687b      	ldr	r3, [r7, #4]

    /* DMA interrupt init */
    /* DMA1_Channel2_3_IRQn interrupt configuration */
    HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8000842:	2200      	movs	r2, #0
 8000844:	2100      	movs	r1, #0
 8000846:	200a      	movs	r0, #10
 8000848:	f000 fb30 	bl	8000eac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 800084c:	200a      	movs	r0, #10
 800084e:	f000 fb42 	bl	8000ed6 <HAL_NVIC_EnableIRQ>
}
 8000852:	46c0      	nop			; (mov r8, r8)
 8000854:	46bd      	mov	sp, r7
 8000856:	b002      	add	sp, #8
 8000858:	bd80      	pop	{r7, pc}
 800085a:	46c0      	nop			; (mov r8, r8)
 800085c:	40021000 	.word	0x40021000

08000860 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000860:	b590      	push	{r4, r7, lr}
 8000862:	b089      	sub	sp, #36	; 0x24
 8000864:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000866:	240c      	movs	r4, #12
 8000868:	193b      	adds	r3, r7, r4
 800086a:	0018      	movs	r0, r3
 800086c:	2314      	movs	r3, #20
 800086e:	001a      	movs	r2, r3
 8000870:	2100      	movs	r1, #0
 8000872:	f003 fa70 	bl	8003d56 <memset>
    /* USER CODE BEGIN MX_GPIO_Init_1 */
    /* USER CODE END MX_GPIO_Init_1 */

    /* GPIO Ports Clock Enable */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000876:	4b37      	ldr	r3, [pc, #220]	; (8000954 <MX_GPIO_Init+0xf4>)
 8000878:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800087a:	4b36      	ldr	r3, [pc, #216]	; (8000954 <MX_GPIO_Init+0xf4>)
 800087c:	2104      	movs	r1, #4
 800087e:	430a      	orrs	r2, r1
 8000880:	62da      	str	r2, [r3, #44]	; 0x2c
 8000882:	4b34      	ldr	r3, [pc, #208]	; (8000954 <MX_GPIO_Init+0xf4>)
 8000884:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000886:	2204      	movs	r2, #4
 8000888:	4013      	ands	r3, r2
 800088a:	60bb      	str	r3, [r7, #8]
 800088c:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800088e:	4b31      	ldr	r3, [pc, #196]	; (8000954 <MX_GPIO_Init+0xf4>)
 8000890:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000892:	4b30      	ldr	r3, [pc, #192]	; (8000954 <MX_GPIO_Init+0xf4>)
 8000894:	2101      	movs	r1, #1
 8000896:	430a      	orrs	r2, r1
 8000898:	62da      	str	r2, [r3, #44]	; 0x2c
 800089a:	4b2e      	ldr	r3, [pc, #184]	; (8000954 <MX_GPIO_Init+0xf4>)
 800089c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800089e:	2201      	movs	r2, #1
 80008a0:	4013      	ands	r3, r2
 80008a2:	607b      	str	r3, [r7, #4]
 80008a4:	687b      	ldr	r3, [r7, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80008a6:	4b2b      	ldr	r3, [pc, #172]	; (8000954 <MX_GPIO_Init+0xf4>)
 80008a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80008aa:	4b2a      	ldr	r3, [pc, #168]	; (8000954 <MX_GPIO_Init+0xf4>)
 80008ac:	2102      	movs	r1, #2
 80008ae:	430a      	orrs	r2, r1
 80008b0:	62da      	str	r2, [r3, #44]	; 0x2c
 80008b2:	4b28      	ldr	r3, [pc, #160]	; (8000954 <MX_GPIO_Init+0xf4>)
 80008b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80008b6:	2202      	movs	r2, #2
 80008b8:	4013      	ands	r3, r2
 80008ba:	603b      	str	r3, [r7, #0]
 80008bc:	683b      	ldr	r3, [r7, #0]

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
 80008be:	2380      	movs	r3, #128	; 0x80
 80008c0:	01db      	lsls	r3, r3, #7
 80008c2:	4825      	ldr	r0, [pc, #148]	; (8000958 <MX_GPIO_Init+0xf8>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	0019      	movs	r1, r3
 80008c8:	f000 feca 	bl	8001660 <HAL_GPIO_WritePin>

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 80008cc:	23a0      	movs	r3, #160	; 0xa0
 80008ce:	05db      	lsls	r3, r3, #23
 80008d0:	2200      	movs	r2, #0
 80008d2:	2101      	movs	r1, #1
 80008d4:	0018      	movs	r0, r3
 80008d6:	f000 fec3 	bl	8001660 <HAL_GPIO_WritePin>

    /*Configure GPIO pin : PC14 */
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80008da:	193b      	adds	r3, r7, r4
 80008dc:	2280      	movs	r2, #128	; 0x80
 80008de:	01d2      	lsls	r2, r2, #7
 80008e0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008e2:	193b      	adds	r3, r7, r4
 80008e4:	2201      	movs	r2, #1
 80008e6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e8:	193b      	adds	r3, r7, r4
 80008ea:	2200      	movs	r2, #0
 80008ec:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ee:	193b      	adds	r3, r7, r4
 80008f0:	2200      	movs	r2, #0
 80008f2:	60da      	str	r2, [r3, #12]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80008f4:	193b      	adds	r3, r7, r4
 80008f6:	4a18      	ldr	r2, [pc, #96]	; (8000958 <MX_GPIO_Init+0xf8>)
 80008f8:	0019      	movs	r1, r3
 80008fa:	0010      	movs	r0, r2
 80008fc:	f000 fd4a 	bl	8001394 <HAL_GPIO_Init>

    /*Configure GPIO pin : PC15 */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000900:	0021      	movs	r1, r4
 8000902:	187b      	adds	r3, r7, r1
 8000904:	2280      	movs	r2, #128	; 0x80
 8000906:	0212      	lsls	r2, r2, #8
 8000908:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800090a:	000c      	movs	r4, r1
 800090c:	193b      	adds	r3, r7, r4
 800090e:	2200      	movs	r2, #0
 8000910:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000912:	193b      	adds	r3, r7, r4
 8000914:	2200      	movs	r2, #0
 8000916:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000918:	193b      	adds	r3, r7, r4
 800091a:	4a0f      	ldr	r2, [pc, #60]	; (8000958 <MX_GPIO_Init+0xf8>)
 800091c:	0019      	movs	r1, r3
 800091e:	0010      	movs	r0, r2
 8000920:	f000 fd38 	bl	8001394 <HAL_GPIO_Init>

    /*Configure GPIO pin : PA0 */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000924:	0021      	movs	r1, r4
 8000926:	187b      	adds	r3, r7, r1
 8000928:	2201      	movs	r2, #1
 800092a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800092c:	187b      	adds	r3, r7, r1
 800092e:	2201      	movs	r2, #1
 8000930:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000932:	187b      	adds	r3, r7, r1
 8000934:	2200      	movs	r2, #0
 8000936:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000938:	187b      	adds	r3, r7, r1
 800093a:	2200      	movs	r2, #0
 800093c:	60da      	str	r2, [r3, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800093e:	187a      	adds	r2, r7, r1
 8000940:	23a0      	movs	r3, #160	; 0xa0
 8000942:	05db      	lsls	r3, r3, #23
 8000944:	0011      	movs	r1, r2
 8000946:	0018      	movs	r0, r3
 8000948:	f000 fd24 	bl	8001394 <HAL_GPIO_Init>

    /* USER CODE BEGIN MX_GPIO_Init_2 */
    /* USER CODE END MX_GPIO_Init_2 */
}
 800094c:	46c0      	nop			; (mov r8, r8)
 800094e:	46bd      	mov	sp, r7
 8000950:	b009      	add	sp, #36	; 0x24
 8000952:	bd90      	pop	{r4, r7, pc}
 8000954:	40021000 	.word	0x40021000
 8000958:	50000800 	.word	0x50000800

0800095c <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 800095c:	b580      	push	{r7, lr}
 800095e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000960:	b672      	cpsid	i
}
 8000962:	46c0      	nop			; (mov r8, r8)
    /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1) {
 8000964:	e7fe      	b.n	8000964 <Error_Handler+0x8>
	...

08000968 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800096c:	4b07      	ldr	r3, [pc, #28]	; (800098c <HAL_MspInit+0x24>)
 800096e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000970:	4b06      	ldr	r3, [pc, #24]	; (800098c <HAL_MspInit+0x24>)
 8000972:	2101      	movs	r1, #1
 8000974:	430a      	orrs	r2, r1
 8000976:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000978:	4b04      	ldr	r3, [pc, #16]	; (800098c <HAL_MspInit+0x24>)
 800097a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800097c:	4b03      	ldr	r3, [pc, #12]	; (800098c <HAL_MspInit+0x24>)
 800097e:	2180      	movs	r1, #128	; 0x80
 8000980:	0549      	lsls	r1, r1, #21
 8000982:	430a      	orrs	r2, r1
 8000984:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000986:	46c0      	nop			; (mov r8, r8)
 8000988:	46bd      	mov	sp, r7
 800098a:	bd80      	pop	{r7, pc}
 800098c:	40021000 	.word	0x40021000

08000990 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000990:	b590      	push	{r4, r7, lr}
 8000992:	b089      	sub	sp, #36	; 0x24
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000998:	240c      	movs	r4, #12
 800099a:	193b      	adds	r3, r7, r4
 800099c:	0018      	movs	r0, r3
 800099e:	2314      	movs	r3, #20
 80009a0:	001a      	movs	r2, r3
 80009a2:	2100      	movs	r1, #0
 80009a4:	f003 f9d7 	bl	8003d56 <memset>
  if(hspi->Instance==SPI1)
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	4a18      	ldr	r2, [pc, #96]	; (8000a10 <HAL_SPI_MspInit+0x80>)
 80009ae:	4293      	cmp	r3, r2
 80009b0:	d129      	bne.n	8000a06 <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80009b2:	4b18      	ldr	r3, [pc, #96]	; (8000a14 <HAL_SPI_MspInit+0x84>)
 80009b4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80009b6:	4b17      	ldr	r3, [pc, #92]	; (8000a14 <HAL_SPI_MspInit+0x84>)
 80009b8:	2180      	movs	r1, #128	; 0x80
 80009ba:	0149      	lsls	r1, r1, #5
 80009bc:	430a      	orrs	r2, r1
 80009be:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009c0:	4b14      	ldr	r3, [pc, #80]	; (8000a14 <HAL_SPI_MspInit+0x84>)
 80009c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80009c4:	4b13      	ldr	r3, [pc, #76]	; (8000a14 <HAL_SPI_MspInit+0x84>)
 80009c6:	2101      	movs	r1, #1
 80009c8:	430a      	orrs	r2, r1
 80009ca:	62da      	str	r2, [r3, #44]	; 0x2c
 80009cc:	4b11      	ldr	r3, [pc, #68]	; (8000a14 <HAL_SPI_MspInit+0x84>)
 80009ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80009d0:	2201      	movs	r2, #1
 80009d2:	4013      	ands	r3, r2
 80009d4:	60bb      	str	r3, [r7, #8]
 80009d6:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80009d8:	0021      	movs	r1, r4
 80009da:	187b      	adds	r3, r7, r1
 80009dc:	22e0      	movs	r2, #224	; 0xe0
 80009de:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009e0:	187b      	adds	r3, r7, r1
 80009e2:	2202      	movs	r2, #2
 80009e4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e6:	187b      	adds	r3, r7, r1
 80009e8:	2200      	movs	r2, #0
 80009ea:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009ec:	187b      	adds	r3, r7, r1
 80009ee:	2203      	movs	r2, #3
 80009f0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80009f2:	187b      	adds	r3, r7, r1
 80009f4:	2200      	movs	r2, #0
 80009f6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009f8:	187a      	adds	r2, r7, r1
 80009fa:	23a0      	movs	r3, #160	; 0xa0
 80009fc:	05db      	lsls	r3, r3, #23
 80009fe:	0011      	movs	r1, r2
 8000a00:	0018      	movs	r0, r3
 8000a02:	f000 fcc7 	bl	8001394 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000a06:	46c0      	nop			; (mov r8, r8)
 8000a08:	46bd      	mov	sp, r7
 8000a0a:	b009      	add	sp, #36	; 0x24
 8000a0c:	bd90      	pop	{r4, r7, pc}
 8000a0e:	46c0      	nop			; (mov r8, r8)
 8000a10:	40013000 	.word	0x40013000
 8000a14:	40021000 	.word	0x40021000

08000a18 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a18:	b590      	push	{r4, r7, lr}
 8000a1a:	b089      	sub	sp, #36	; 0x24
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a20:	240c      	movs	r4, #12
 8000a22:	193b      	adds	r3, r7, r4
 8000a24:	0018      	movs	r0, r3
 8000a26:	2314      	movs	r3, #20
 8000a28:	001a      	movs	r2, r3
 8000a2a:	2100      	movs	r1, #0
 8000a2c:	f003 f993 	bl	8003d56 <memset>
  if(huart->Instance==USART2)
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	4a30      	ldr	r2, [pc, #192]	; (8000af8 <HAL_UART_MspInit+0xe0>)
 8000a36:	4293      	cmp	r3, r2
 8000a38:	d159      	bne.n	8000aee <HAL_UART_MspInit+0xd6>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a3a:	4b30      	ldr	r3, [pc, #192]	; (8000afc <HAL_UART_MspInit+0xe4>)
 8000a3c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000a3e:	4b2f      	ldr	r3, [pc, #188]	; (8000afc <HAL_UART_MspInit+0xe4>)
 8000a40:	2180      	movs	r1, #128	; 0x80
 8000a42:	0289      	lsls	r1, r1, #10
 8000a44:	430a      	orrs	r2, r1
 8000a46:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a48:	4b2c      	ldr	r3, [pc, #176]	; (8000afc <HAL_UART_MspInit+0xe4>)
 8000a4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000a4c:	4b2b      	ldr	r3, [pc, #172]	; (8000afc <HAL_UART_MspInit+0xe4>)
 8000a4e:	2102      	movs	r1, #2
 8000a50:	430a      	orrs	r2, r1
 8000a52:	62da      	str	r2, [r3, #44]	; 0x2c
 8000a54:	4b29      	ldr	r3, [pc, #164]	; (8000afc <HAL_UART_MspInit+0xe4>)
 8000a56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a58:	2202      	movs	r2, #2
 8000a5a:	4013      	ands	r3, r2
 8000a5c:	60bb      	str	r3, [r7, #8]
 8000a5e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PB6     ------> USART2_TX
    PB7     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000a60:	0021      	movs	r1, r4
 8000a62:	187b      	adds	r3, r7, r1
 8000a64:	22c0      	movs	r2, #192	; 0xc0
 8000a66:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a68:	187b      	adds	r3, r7, r1
 8000a6a:	2202      	movs	r2, #2
 8000a6c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a6e:	187b      	adds	r3, r7, r1
 8000a70:	2201      	movs	r2, #1
 8000a72:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a74:	187b      	adds	r3, r7, r1
 8000a76:	2203      	movs	r2, #3
 8000a78:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART2;
 8000a7a:	187b      	adds	r3, r7, r1
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a80:	187b      	adds	r3, r7, r1
 8000a82:	4a1f      	ldr	r2, [pc, #124]	; (8000b00 <HAL_UART_MspInit+0xe8>)
 8000a84:	0019      	movs	r1, r3
 8000a86:	0010      	movs	r0, r2
 8000a88:	f000 fc84 	bl	8001394 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel2;
 8000a8c:	4b1d      	ldr	r3, [pc, #116]	; (8000b04 <HAL_UART_MspInit+0xec>)
 8000a8e:	4a1e      	ldr	r2, [pc, #120]	; (8000b08 <HAL_UART_MspInit+0xf0>)
 8000a90:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_4;
 8000a92:	4b1c      	ldr	r3, [pc, #112]	; (8000b04 <HAL_UART_MspInit+0xec>)
 8000a94:	2204      	movs	r2, #4
 8000a96:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000a98:	4b1a      	ldr	r3, [pc, #104]	; (8000b04 <HAL_UART_MspInit+0xec>)
 8000a9a:	2210      	movs	r2, #16
 8000a9c:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000a9e:	4b19      	ldr	r3, [pc, #100]	; (8000b04 <HAL_UART_MspInit+0xec>)
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000aa4:	4b17      	ldr	r3, [pc, #92]	; (8000b04 <HAL_UART_MspInit+0xec>)
 8000aa6:	2280      	movs	r2, #128	; 0x80
 8000aa8:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000aaa:	4b16      	ldr	r3, [pc, #88]	; (8000b04 <HAL_UART_MspInit+0xec>)
 8000aac:	2200      	movs	r2, #0
 8000aae:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000ab0:	4b14      	ldr	r3, [pc, #80]	; (8000b04 <HAL_UART_MspInit+0xec>)
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8000ab6:	4b13      	ldr	r3, [pc, #76]	; (8000b04 <HAL_UART_MspInit+0xec>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000abc:	4b11      	ldr	r3, [pc, #68]	; (8000b04 <HAL_UART_MspInit+0xec>)
 8000abe:	2200      	movs	r2, #0
 8000ac0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8000ac2:	4b10      	ldr	r3, [pc, #64]	; (8000b04 <HAL_UART_MspInit+0xec>)
 8000ac4:	0018      	movs	r0, r3
 8000ac6:	f000 fa23 	bl	8000f10 <HAL_DMA_Init>
 8000aca:	1e03      	subs	r3, r0, #0
 8000acc:	d001      	beq.n	8000ad2 <HAL_UART_MspInit+0xba>
    {
      Error_Handler();
 8000ace:	f7ff ff45 	bl	800095c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	4a0b      	ldr	r2, [pc, #44]	; (8000b04 <HAL_UART_MspInit+0xec>)
 8000ad6:	671a      	str	r2, [r3, #112]	; 0x70
 8000ad8:	4b0a      	ldr	r3, [pc, #40]	; (8000b04 <HAL_UART_MspInit+0xec>)
 8000ada:	687a      	ldr	r2, [r7, #4]
 8000adc:	629a      	str	r2, [r3, #40]	; 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000ade:	2200      	movs	r2, #0
 8000ae0:	2100      	movs	r1, #0
 8000ae2:	201c      	movs	r0, #28
 8000ae4:	f000 f9e2 	bl	8000eac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000ae8:	201c      	movs	r0, #28
 8000aea:	f000 f9f4 	bl	8000ed6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000aee:	46c0      	nop			; (mov r8, r8)
 8000af0:	46bd      	mov	sp, r7
 8000af2:	b009      	add	sp, #36	; 0x24
 8000af4:	bd90      	pop	{r4, r7, pc}
 8000af6:	46c0      	nop			; (mov r8, r8)
 8000af8:	40004400 	.word	0x40004400
 8000afc:	40021000 	.word	0x40021000
 8000b00:	50000400 	.word	0x50000400
 8000b04:	2000010c 	.word	0x2000010c
 8000b08:	4002001c 	.word	0x4002001c

08000b0c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b10:	e7fe      	b.n	8000b10 <NMI_Handler+0x4>

08000b12 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b12:	b580      	push	{r7, lr}
 8000b14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b16:	e7fe      	b.n	8000b16 <HardFault_Handler+0x4>

08000b18 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000b1c:	46c0      	nop			; (mov r8, r8)
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bd80      	pop	{r7, pc}

08000b22 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b22:	b580      	push	{r7, lr}
 8000b24:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b26:	46c0      	nop			; (mov r8, r8)
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	bd80      	pop	{r7, pc}

08000b2c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b30:	f000 f8d0 	bl	8000cd4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b34:	46c0      	nop			; (mov r8, r8)
 8000b36:	46bd      	mov	sp, r7
 8000b38:	bd80      	pop	{r7, pc}
	...

08000b3c <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8000b40:	4b03      	ldr	r3, [pc, #12]	; (8000b50 <DMA1_Channel2_3_IRQHandler+0x14>)
 8000b42:	0018      	movs	r0, r3
 8000b44:	f000 fb49 	bl	80011da <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8000b48:	46c0      	nop			; (mov r8, r8)
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	bd80      	pop	{r7, pc}
 8000b4e:	46c0      	nop			; (mov r8, r8)
 8000b50:	2000010c 	.word	0x2000010c

08000b54 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000b58:	4b03      	ldr	r3, [pc, #12]	; (8000b68 <USART2_IRQHandler+0x14>)
 8000b5a:	0018      	movs	r0, r3
 8000b5c:	f002 f876 	bl	8002c4c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000b60:	46c0      	nop			; (mov r8, r8)
 8000b62:	46bd      	mov	sp, r7
 8000b64:	bd80      	pop	{r7, pc}
 8000b66:	46c0      	nop			; (mov r8, r8)
 8000b68:	20000084 	.word	0x20000084

08000b6c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b70:	46c0      	nop			; (mov r8, r8)
 8000b72:	46bd      	mov	sp, r7
 8000b74:	bd80      	pop	{r7, pc}
	...

08000b78 <pad14>:
int32_t abs32(int32_t val) {
    if(val < 0) return -val;
    else return val;
}

int16_t pad14(int32_t val) { //sign extend to 16 bits
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b082      	sub	sp, #8
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
    return (val & 0x2000) ? (val | 0xC000) : val;
 8000b80:	687a      	ldr	r2, [r7, #4]
 8000b82:	2380      	movs	r3, #128	; 0x80
 8000b84:	019b      	lsls	r3, r3, #6
 8000b86:	4013      	ands	r3, r2
 8000b88:	d005      	beq.n	8000b96 <pad14+0x1e>
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	b21b      	sxth	r3, r3
 8000b8e:	4a05      	ldr	r2, [pc, #20]	; (8000ba4 <pad14+0x2c>)
 8000b90:	4313      	orrs	r3, r2
 8000b92:	b21b      	sxth	r3, r3
 8000b94:	e001      	b.n	8000b9a <pad14+0x22>
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	b21b      	sxth	r3, r3
}
 8000b9a:	0018      	movs	r0, r3
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	b002      	add	sp, #8
 8000ba0:	bd80      	pop	{r7, pc}
 8000ba2:	46c0      	nop			; (mov r8, r8)
 8000ba4:	ffffc000 	.word	0xffffc000

08000ba8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8000ba8:	4813      	ldr	r0, [pc, #76]	; (8000bf8 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8000baa:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000bac:	f7ff ffde 	bl	8000b6c <SystemInit>

/*Check if boot space corresponds to system memory*/

    LDR R0,=0x00000004
 8000bb0:	4812      	ldr	r0, [pc, #72]	; (8000bfc <LoopForever+0x6>)
    LDR R1, [R0]
 8000bb2:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 8000bb4:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 8000bb6:	4a12      	ldr	r2, [pc, #72]	; (8000c00 <LoopForever+0xa>)
    CMP R1, R2
 8000bb8:	4291      	cmp	r1, r2
    BNE ApplicationStart
 8000bba:	d105      	bne.n	8000bc8 <ApplicationStart>

 /*SYSCFG clock enable*/
    LDR R0,=0x40021034
 8000bbc:	4811      	ldr	r0, [pc, #68]	; (8000c04 <LoopForever+0xe>)
    LDR R1,=0x00000001
 8000bbe:	4912      	ldr	r1, [pc, #72]	; (8000c08 <LoopForever+0x12>)
    STR R1, [R0]
 8000bc0:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 8000bc2:	4812      	ldr	r0, [pc, #72]	; (8000c0c <LoopForever+0x16>)
    LDR R1,=0x00000000
 8000bc4:	4912      	ldr	r1, [pc, #72]	; (8000c10 <LoopForever+0x1a>)
    STR R1, [R0]
 8000bc6:	6001      	str	r1, [r0, #0]

08000bc8 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000bc8:	4812      	ldr	r0, [pc, #72]	; (8000c14 <LoopForever+0x1e>)
  ldr r1, =_edata
 8000bca:	4913      	ldr	r1, [pc, #76]	; (8000c18 <LoopForever+0x22>)
  ldr r2, =_sidata
 8000bcc:	4a13      	ldr	r2, [pc, #76]	; (8000c1c <LoopForever+0x26>)
  movs r3, #0
 8000bce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000bd0:	e002      	b.n	8000bd8 <LoopCopyDataInit>

08000bd2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000bd2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000bd4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000bd6:	3304      	adds	r3, #4

08000bd8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000bd8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bda:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bdc:	d3f9      	bcc.n	8000bd2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bde:	4a10      	ldr	r2, [pc, #64]	; (8000c20 <LoopForever+0x2a>)
  ldr r4, =_ebss
 8000be0:	4c10      	ldr	r4, [pc, #64]	; (8000c24 <LoopForever+0x2e>)
  movs r3, #0
 8000be2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000be4:	e001      	b.n	8000bea <LoopFillZerobss>

08000be6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000be6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000be8:	3204      	adds	r2, #4

08000bea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000bec:	d3fb      	bcc.n	8000be6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000bee:	f003 f8bb 	bl	8003d68 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000bf2:	f7ff fc59 	bl	80004a8 <main>

08000bf6 <LoopForever>:

LoopForever:
    b LoopForever
 8000bf6:	e7fe      	b.n	8000bf6 <LoopForever>
   ldr   r0, =_estack
 8000bf8:	20000800 	.word	0x20000800
    LDR R0,=0x00000004
 8000bfc:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 8000c00:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021034
 8000c04:	40021034 	.word	0x40021034
    LDR R1,=0x00000001
 8000c08:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 8000c0c:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 8000c10:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 8000c14:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c18:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8000c1c:	08003e44 	.word	0x08003e44
  ldr r2, =_sbss
 8000c20:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000c24:	20000188 	.word	0x20000188

08000c28 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c28:	e7fe      	b.n	8000c28 <ADC1_COMP_IRQHandler>
	...

08000c2c <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b082      	sub	sp, #8
 8000c30:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000c32:	1dfb      	adds	r3, r7, #7
 8000c34:	2200      	movs	r2, #0
 8000c36:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000c38:	4b0b      	ldr	r3, [pc, #44]	; (8000c68 <HAL_Init+0x3c>)
 8000c3a:	681a      	ldr	r2, [r3, #0]
 8000c3c:	4b0a      	ldr	r3, [pc, #40]	; (8000c68 <HAL_Init+0x3c>)
 8000c3e:	2140      	movs	r1, #64	; 0x40
 8000c40:	430a      	orrs	r2, r1
 8000c42:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000c44:	2003      	movs	r0, #3
 8000c46:	f000 f811 	bl	8000c6c <HAL_InitTick>
 8000c4a:	1e03      	subs	r3, r0, #0
 8000c4c:	d003      	beq.n	8000c56 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000c4e:	1dfb      	adds	r3, r7, #7
 8000c50:	2201      	movs	r2, #1
 8000c52:	701a      	strb	r2, [r3, #0]
 8000c54:	e001      	b.n	8000c5a <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000c56:	f7ff fe87 	bl	8000968 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000c5a:	1dfb      	adds	r3, r7, #7
 8000c5c:	781b      	ldrb	r3, [r3, #0]
}
 8000c5e:	0018      	movs	r0, r3
 8000c60:	46bd      	mov	sp, r7
 8000c62:	b002      	add	sp, #8
 8000c64:	bd80      	pop	{r7, pc}
 8000c66:	46c0      	nop			; (mov r8, r8)
 8000c68:	40022000 	.word	0x40022000

08000c6c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c6c:	b590      	push	{r4, r7, lr}
 8000c6e:	b083      	sub	sp, #12
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c74:	4b14      	ldr	r3, [pc, #80]	; (8000cc8 <HAL_InitTick+0x5c>)
 8000c76:	681c      	ldr	r4, [r3, #0]
 8000c78:	4b14      	ldr	r3, [pc, #80]	; (8000ccc <HAL_InitTick+0x60>)
 8000c7a:	781b      	ldrb	r3, [r3, #0]
 8000c7c:	0019      	movs	r1, r3
 8000c7e:	23fa      	movs	r3, #250	; 0xfa
 8000c80:	0098      	lsls	r0, r3, #2
 8000c82:	f7ff fa41 	bl	8000108 <__udivsi3>
 8000c86:	0003      	movs	r3, r0
 8000c88:	0019      	movs	r1, r3
 8000c8a:	0020      	movs	r0, r4
 8000c8c:	f7ff fa3c 	bl	8000108 <__udivsi3>
 8000c90:	0003      	movs	r3, r0
 8000c92:	0018      	movs	r0, r3
 8000c94:	f000 f92f 	bl	8000ef6 <HAL_SYSTICK_Config>
 8000c98:	1e03      	subs	r3, r0, #0
 8000c9a:	d001      	beq.n	8000ca0 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000c9c:	2301      	movs	r3, #1
 8000c9e:	e00f      	b.n	8000cc0 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	2b03      	cmp	r3, #3
 8000ca4:	d80b      	bhi.n	8000cbe <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ca6:	6879      	ldr	r1, [r7, #4]
 8000ca8:	2301      	movs	r3, #1
 8000caa:	425b      	negs	r3, r3
 8000cac:	2200      	movs	r2, #0
 8000cae:	0018      	movs	r0, r3
 8000cb0:	f000 f8fc 	bl	8000eac <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000cb4:	4b06      	ldr	r3, [pc, #24]	; (8000cd0 <HAL_InitTick+0x64>)
 8000cb6:	687a      	ldr	r2, [r7, #4]
 8000cb8:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000cba:	2300      	movs	r3, #0
 8000cbc:	e000      	b.n	8000cc0 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000cbe:	2301      	movs	r3, #1
}
 8000cc0:	0018      	movs	r0, r3
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	b003      	add	sp, #12
 8000cc6:	bd90      	pop	{r4, r7, pc}
 8000cc8:	20000004 	.word	0x20000004
 8000ccc:	2000000c 	.word	0x2000000c
 8000cd0:	20000008 	.word	0x20000008

08000cd4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000cd8:	4b05      	ldr	r3, [pc, #20]	; (8000cf0 <HAL_IncTick+0x1c>)
 8000cda:	781b      	ldrb	r3, [r3, #0]
 8000cdc:	001a      	movs	r2, r3
 8000cde:	4b05      	ldr	r3, [pc, #20]	; (8000cf4 <HAL_IncTick+0x20>)
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	18d2      	adds	r2, r2, r3
 8000ce4:	4b03      	ldr	r3, [pc, #12]	; (8000cf4 <HAL_IncTick+0x20>)
 8000ce6:	601a      	str	r2, [r3, #0]
}
 8000ce8:	46c0      	nop			; (mov r8, r8)
 8000cea:	46bd      	mov	sp, r7
 8000cec:	bd80      	pop	{r7, pc}
 8000cee:	46c0      	nop			; (mov r8, r8)
 8000cf0:	2000000c 	.word	0x2000000c
 8000cf4:	20000184 	.word	0x20000184

08000cf8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	af00      	add	r7, sp, #0
  return uwTick;
 8000cfc:	4b02      	ldr	r3, [pc, #8]	; (8000d08 <HAL_GetTick+0x10>)
 8000cfe:	681b      	ldr	r3, [r3, #0]
}
 8000d00:	0018      	movs	r0, r3
 8000d02:	46bd      	mov	sp, r7
 8000d04:	bd80      	pop	{r7, pc}
 8000d06:	46c0      	nop			; (mov r8, r8)
 8000d08:	20000184 	.word	0x20000184

08000d0c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b084      	sub	sp, #16
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d14:	f7ff fff0 	bl	8000cf8 <HAL_GetTick>
 8000d18:	0003      	movs	r3, r0
 8000d1a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d20:	68fb      	ldr	r3, [r7, #12]
 8000d22:	3301      	adds	r3, #1
 8000d24:	d005      	beq.n	8000d32 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000d26:	4b0a      	ldr	r3, [pc, #40]	; (8000d50 <HAL_Delay+0x44>)
 8000d28:	781b      	ldrb	r3, [r3, #0]
 8000d2a:	001a      	movs	r2, r3
 8000d2c:	68fb      	ldr	r3, [r7, #12]
 8000d2e:	189b      	adds	r3, r3, r2
 8000d30:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000d32:	46c0      	nop			; (mov r8, r8)
 8000d34:	f7ff ffe0 	bl	8000cf8 <HAL_GetTick>
 8000d38:	0002      	movs	r2, r0
 8000d3a:	68bb      	ldr	r3, [r7, #8]
 8000d3c:	1ad3      	subs	r3, r2, r3
 8000d3e:	68fa      	ldr	r2, [r7, #12]
 8000d40:	429a      	cmp	r2, r3
 8000d42:	d8f7      	bhi.n	8000d34 <HAL_Delay+0x28>
  {
  }
}
 8000d44:	46c0      	nop			; (mov r8, r8)
 8000d46:	46c0      	nop			; (mov r8, r8)
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	b004      	add	sp, #16
 8000d4c:	bd80      	pop	{r7, pc}
 8000d4e:	46c0      	nop			; (mov r8, r8)
 8000d50:	2000000c 	.word	0x2000000c

08000d54 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b082      	sub	sp, #8
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	0002      	movs	r2, r0
 8000d5c:	1dfb      	adds	r3, r7, #7
 8000d5e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000d60:	1dfb      	adds	r3, r7, #7
 8000d62:	781b      	ldrb	r3, [r3, #0]
 8000d64:	2b7f      	cmp	r3, #127	; 0x7f
 8000d66:	d809      	bhi.n	8000d7c <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d68:	1dfb      	adds	r3, r7, #7
 8000d6a:	781b      	ldrb	r3, [r3, #0]
 8000d6c:	001a      	movs	r2, r3
 8000d6e:	231f      	movs	r3, #31
 8000d70:	401a      	ands	r2, r3
 8000d72:	4b04      	ldr	r3, [pc, #16]	; (8000d84 <__NVIC_EnableIRQ+0x30>)
 8000d74:	2101      	movs	r1, #1
 8000d76:	4091      	lsls	r1, r2
 8000d78:	000a      	movs	r2, r1
 8000d7a:	601a      	str	r2, [r3, #0]
  }
}
 8000d7c:	46c0      	nop			; (mov r8, r8)
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	b002      	add	sp, #8
 8000d82:	bd80      	pop	{r7, pc}
 8000d84:	e000e100 	.word	0xe000e100

08000d88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d88:	b590      	push	{r4, r7, lr}
 8000d8a:	b083      	sub	sp, #12
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	0002      	movs	r2, r0
 8000d90:	6039      	str	r1, [r7, #0]
 8000d92:	1dfb      	adds	r3, r7, #7
 8000d94:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000d96:	1dfb      	adds	r3, r7, #7
 8000d98:	781b      	ldrb	r3, [r3, #0]
 8000d9a:	2b7f      	cmp	r3, #127	; 0x7f
 8000d9c:	d828      	bhi.n	8000df0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d9e:	4a2f      	ldr	r2, [pc, #188]	; (8000e5c <__NVIC_SetPriority+0xd4>)
 8000da0:	1dfb      	adds	r3, r7, #7
 8000da2:	781b      	ldrb	r3, [r3, #0]
 8000da4:	b25b      	sxtb	r3, r3
 8000da6:	089b      	lsrs	r3, r3, #2
 8000da8:	33c0      	adds	r3, #192	; 0xc0
 8000daa:	009b      	lsls	r3, r3, #2
 8000dac:	589b      	ldr	r3, [r3, r2]
 8000dae:	1dfa      	adds	r2, r7, #7
 8000db0:	7812      	ldrb	r2, [r2, #0]
 8000db2:	0011      	movs	r1, r2
 8000db4:	2203      	movs	r2, #3
 8000db6:	400a      	ands	r2, r1
 8000db8:	00d2      	lsls	r2, r2, #3
 8000dba:	21ff      	movs	r1, #255	; 0xff
 8000dbc:	4091      	lsls	r1, r2
 8000dbe:	000a      	movs	r2, r1
 8000dc0:	43d2      	mvns	r2, r2
 8000dc2:	401a      	ands	r2, r3
 8000dc4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000dc6:	683b      	ldr	r3, [r7, #0]
 8000dc8:	019b      	lsls	r3, r3, #6
 8000dca:	22ff      	movs	r2, #255	; 0xff
 8000dcc:	401a      	ands	r2, r3
 8000dce:	1dfb      	adds	r3, r7, #7
 8000dd0:	781b      	ldrb	r3, [r3, #0]
 8000dd2:	0018      	movs	r0, r3
 8000dd4:	2303      	movs	r3, #3
 8000dd6:	4003      	ands	r3, r0
 8000dd8:	00db      	lsls	r3, r3, #3
 8000dda:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ddc:	481f      	ldr	r0, [pc, #124]	; (8000e5c <__NVIC_SetPriority+0xd4>)
 8000dde:	1dfb      	adds	r3, r7, #7
 8000de0:	781b      	ldrb	r3, [r3, #0]
 8000de2:	b25b      	sxtb	r3, r3
 8000de4:	089b      	lsrs	r3, r3, #2
 8000de6:	430a      	orrs	r2, r1
 8000de8:	33c0      	adds	r3, #192	; 0xc0
 8000dea:	009b      	lsls	r3, r3, #2
 8000dec:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000dee:	e031      	b.n	8000e54 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000df0:	4a1b      	ldr	r2, [pc, #108]	; (8000e60 <__NVIC_SetPriority+0xd8>)
 8000df2:	1dfb      	adds	r3, r7, #7
 8000df4:	781b      	ldrb	r3, [r3, #0]
 8000df6:	0019      	movs	r1, r3
 8000df8:	230f      	movs	r3, #15
 8000dfa:	400b      	ands	r3, r1
 8000dfc:	3b08      	subs	r3, #8
 8000dfe:	089b      	lsrs	r3, r3, #2
 8000e00:	3306      	adds	r3, #6
 8000e02:	009b      	lsls	r3, r3, #2
 8000e04:	18d3      	adds	r3, r2, r3
 8000e06:	3304      	adds	r3, #4
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	1dfa      	adds	r2, r7, #7
 8000e0c:	7812      	ldrb	r2, [r2, #0]
 8000e0e:	0011      	movs	r1, r2
 8000e10:	2203      	movs	r2, #3
 8000e12:	400a      	ands	r2, r1
 8000e14:	00d2      	lsls	r2, r2, #3
 8000e16:	21ff      	movs	r1, #255	; 0xff
 8000e18:	4091      	lsls	r1, r2
 8000e1a:	000a      	movs	r2, r1
 8000e1c:	43d2      	mvns	r2, r2
 8000e1e:	401a      	ands	r2, r3
 8000e20:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000e22:	683b      	ldr	r3, [r7, #0]
 8000e24:	019b      	lsls	r3, r3, #6
 8000e26:	22ff      	movs	r2, #255	; 0xff
 8000e28:	401a      	ands	r2, r3
 8000e2a:	1dfb      	adds	r3, r7, #7
 8000e2c:	781b      	ldrb	r3, [r3, #0]
 8000e2e:	0018      	movs	r0, r3
 8000e30:	2303      	movs	r3, #3
 8000e32:	4003      	ands	r3, r0
 8000e34:	00db      	lsls	r3, r3, #3
 8000e36:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e38:	4809      	ldr	r0, [pc, #36]	; (8000e60 <__NVIC_SetPriority+0xd8>)
 8000e3a:	1dfb      	adds	r3, r7, #7
 8000e3c:	781b      	ldrb	r3, [r3, #0]
 8000e3e:	001c      	movs	r4, r3
 8000e40:	230f      	movs	r3, #15
 8000e42:	4023      	ands	r3, r4
 8000e44:	3b08      	subs	r3, #8
 8000e46:	089b      	lsrs	r3, r3, #2
 8000e48:	430a      	orrs	r2, r1
 8000e4a:	3306      	adds	r3, #6
 8000e4c:	009b      	lsls	r3, r3, #2
 8000e4e:	18c3      	adds	r3, r0, r3
 8000e50:	3304      	adds	r3, #4
 8000e52:	601a      	str	r2, [r3, #0]
}
 8000e54:	46c0      	nop			; (mov r8, r8)
 8000e56:	46bd      	mov	sp, r7
 8000e58:	b003      	add	sp, #12
 8000e5a:	bd90      	pop	{r4, r7, pc}
 8000e5c:	e000e100 	.word	0xe000e100
 8000e60:	e000ed00 	.word	0xe000ed00

08000e64 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b082      	sub	sp, #8
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	1e5a      	subs	r2, r3, #1
 8000e70:	2380      	movs	r3, #128	; 0x80
 8000e72:	045b      	lsls	r3, r3, #17
 8000e74:	429a      	cmp	r2, r3
 8000e76:	d301      	bcc.n	8000e7c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e78:	2301      	movs	r3, #1
 8000e7a:	e010      	b.n	8000e9e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e7c:	4b0a      	ldr	r3, [pc, #40]	; (8000ea8 <SysTick_Config+0x44>)
 8000e7e:	687a      	ldr	r2, [r7, #4]
 8000e80:	3a01      	subs	r2, #1
 8000e82:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e84:	2301      	movs	r3, #1
 8000e86:	425b      	negs	r3, r3
 8000e88:	2103      	movs	r1, #3
 8000e8a:	0018      	movs	r0, r3
 8000e8c:	f7ff ff7c 	bl	8000d88 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e90:	4b05      	ldr	r3, [pc, #20]	; (8000ea8 <SysTick_Config+0x44>)
 8000e92:	2200      	movs	r2, #0
 8000e94:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e96:	4b04      	ldr	r3, [pc, #16]	; (8000ea8 <SysTick_Config+0x44>)
 8000e98:	2207      	movs	r2, #7
 8000e9a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e9c:	2300      	movs	r3, #0
}
 8000e9e:	0018      	movs	r0, r3
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	b002      	add	sp, #8
 8000ea4:	bd80      	pop	{r7, pc}
 8000ea6:	46c0      	nop			; (mov r8, r8)
 8000ea8:	e000e010 	.word	0xe000e010

08000eac <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b084      	sub	sp, #16
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	60b9      	str	r1, [r7, #8]
 8000eb4:	607a      	str	r2, [r7, #4]
 8000eb6:	210f      	movs	r1, #15
 8000eb8:	187b      	adds	r3, r7, r1
 8000eba:	1c02      	adds	r2, r0, #0
 8000ebc:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000ebe:	68ba      	ldr	r2, [r7, #8]
 8000ec0:	187b      	adds	r3, r7, r1
 8000ec2:	781b      	ldrb	r3, [r3, #0]
 8000ec4:	b25b      	sxtb	r3, r3
 8000ec6:	0011      	movs	r1, r2
 8000ec8:	0018      	movs	r0, r3
 8000eca:	f7ff ff5d 	bl	8000d88 <__NVIC_SetPriority>
}
 8000ece:	46c0      	nop			; (mov r8, r8)
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	b004      	add	sp, #16
 8000ed4:	bd80      	pop	{r7, pc}

08000ed6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ed6:	b580      	push	{r7, lr}
 8000ed8:	b082      	sub	sp, #8
 8000eda:	af00      	add	r7, sp, #0
 8000edc:	0002      	movs	r2, r0
 8000ede:	1dfb      	adds	r3, r7, #7
 8000ee0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ee2:	1dfb      	adds	r3, r7, #7
 8000ee4:	781b      	ldrb	r3, [r3, #0]
 8000ee6:	b25b      	sxtb	r3, r3
 8000ee8:	0018      	movs	r0, r3
 8000eea:	f7ff ff33 	bl	8000d54 <__NVIC_EnableIRQ>
}
 8000eee:	46c0      	nop			; (mov r8, r8)
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	b002      	add	sp, #8
 8000ef4:	bd80      	pop	{r7, pc}

08000ef6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ef6:	b580      	push	{r7, lr}
 8000ef8:	b082      	sub	sp, #8
 8000efa:	af00      	add	r7, sp, #0
 8000efc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	0018      	movs	r0, r3
 8000f02:	f7ff ffaf 	bl	8000e64 <SysTick_Config>
 8000f06:	0003      	movs	r3, r0
}
 8000f08:	0018      	movs	r0, r3
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	b002      	add	sp, #8
 8000f0e:	bd80      	pop	{r7, pc}

08000f10 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b084      	sub	sp, #16
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d101      	bne.n	8000f22 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8000f1e:	2301      	movs	r3, #1
 8000f20:	e061      	b.n	8000fe6 <HAL_DMA_Init+0xd6>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	4a32      	ldr	r2, [pc, #200]	; (8000ff0 <HAL_DMA_Init+0xe0>)
 8000f28:	4694      	mov	ip, r2
 8000f2a:	4463      	add	r3, ip
 8000f2c:	2114      	movs	r1, #20
 8000f2e:	0018      	movs	r0, r3
 8000f30:	f7ff f8ea 	bl	8000108 <__udivsi3>
 8000f34:	0003      	movs	r3, r0
 8000f36:	009a      	lsls	r2, r3, #2
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->DmaBaseAddress = DMA1;
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	4a2d      	ldr	r2, [pc, #180]	; (8000ff4 <HAL_DMA_Init+0xe4>)
 8000f40:	641a      	str	r2, [r3, #64]	; 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	2225      	movs	r2, #37	; 0x25
 8000f46:	2102      	movs	r1, #2
 8000f48:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8000f52:	68fb      	ldr	r3, [r7, #12]
 8000f54:	4a28      	ldr	r2, [pc, #160]	; (8000ff8 <HAL_DMA_Init+0xe8>)
 8000f56:	4013      	ands	r3, r2
 8000f58:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8000f62:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	691b      	ldr	r3, [r3, #16]
 8000f68:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000f6e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	699b      	ldr	r3, [r3, #24]
 8000f74:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000f7a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	6a1b      	ldr	r3, [r3, #32]
 8000f80:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000f82:	68fa      	ldr	r2, [r7, #12]
 8000f84:	4313      	orrs	r3, r2
 8000f86:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	68fa      	ldr	r2, [r7, #12]
 8000f8e:	601a      	str	r2, [r3, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	689a      	ldr	r2, [r3, #8]
 8000f94:	2380      	movs	r3, #128	; 0x80
 8000f96:	01db      	lsls	r3, r3, #7
 8000f98:	429a      	cmp	r2, r3
 8000f9a:	d018      	beq.n	8000fce <HAL_DMA_Init+0xbe>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8000f9c:	4b17      	ldr	r3, [pc, #92]	; (8000ffc <HAL_DMA_Init+0xec>)
 8000f9e:	681a      	ldr	r2, [r3, #0]
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fa4:	211c      	movs	r1, #28
 8000fa6:	400b      	ands	r3, r1
 8000fa8:	210f      	movs	r1, #15
 8000faa:	4099      	lsls	r1, r3
 8000fac:	000b      	movs	r3, r1
 8000fae:	43d9      	mvns	r1, r3
 8000fb0:	4b12      	ldr	r3, [pc, #72]	; (8000ffc <HAL_DMA_Init+0xec>)
 8000fb2:	400a      	ands	r2, r1
 8000fb4:	601a      	str	r2, [r3, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8000fb6:	4b11      	ldr	r3, [pc, #68]	; (8000ffc <HAL_DMA_Init+0xec>)
 8000fb8:	6819      	ldr	r1, [r3, #0]
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	685a      	ldr	r2, [r3, #4]
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fc2:	201c      	movs	r0, #28
 8000fc4:	4003      	ands	r3, r0
 8000fc6:	409a      	lsls	r2, r3
 8000fc8:	4b0c      	ldr	r3, [pc, #48]	; (8000ffc <HAL_DMA_Init+0xec>)
 8000fca:	430a      	orrs	r2, r1
 8000fcc:	601a      	str	r2, [r3, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	2225      	movs	r2, #37	; 0x25
 8000fd8:	2101      	movs	r1, #1
 8000fda:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	2224      	movs	r2, #36	; 0x24
 8000fe0:	2100      	movs	r1, #0
 8000fe2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8000fe4:	2300      	movs	r3, #0
}
 8000fe6:	0018      	movs	r0, r3
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	b004      	add	sp, #16
 8000fec:	bd80      	pop	{r7, pc}
 8000fee:	46c0      	nop			; (mov r8, r8)
 8000ff0:	bffdfff8 	.word	0xbffdfff8
 8000ff4:	40020000 	.word	0x40020000
 8000ff8:	ffff800f 	.word	0xffff800f
 8000ffc:	400200a8 	.word	0x400200a8

08001000 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The amount of data items to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b086      	sub	sp, #24
 8001004:	af00      	add	r7, sp, #0
 8001006:	60f8      	str	r0, [r7, #12]
 8001008:	60b9      	str	r1, [r7, #8]
 800100a:	607a      	str	r2, [r7, #4]
 800100c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800100e:	2317      	movs	r3, #23
 8001010:	18fb      	adds	r3, r7, r3
 8001012:	2200      	movs	r2, #0
 8001014:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	2224      	movs	r2, #36	; 0x24
 800101a:	5c9b      	ldrb	r3, [r3, r2]
 800101c:	2b01      	cmp	r3, #1
 800101e:	d101      	bne.n	8001024 <HAL_DMA_Start_IT+0x24>
 8001020:	2302      	movs	r3, #2
 8001022:	e04f      	b.n	80010c4 <HAL_DMA_Start_IT+0xc4>
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	2224      	movs	r2, #36	; 0x24
 8001028:	2101      	movs	r1, #1
 800102a:	5499      	strb	r1, [r3, r2]

  if(HAL_DMA_STATE_READY == hdma->State)
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	2225      	movs	r2, #37	; 0x25
 8001030:	5c9b      	ldrb	r3, [r3, r2]
 8001032:	b2db      	uxtb	r3, r3
 8001034:	2b01      	cmp	r3, #1
 8001036:	d13a      	bne.n	80010ae <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001038:	68fb      	ldr	r3, [r7, #12]
 800103a:	2225      	movs	r2, #37	; 0x25
 800103c:	2102      	movs	r1, #2
 800103e:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	2200      	movs	r2, #0
 8001044:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001046:	68fb      	ldr	r3, [r7, #12]
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	681a      	ldr	r2, [r3, #0]
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	2101      	movs	r1, #1
 8001052:	438a      	bics	r2, r1
 8001054:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001056:	683b      	ldr	r3, [r7, #0]
 8001058:	687a      	ldr	r2, [r7, #4]
 800105a:	68b9      	ldr	r1, [r7, #8]
 800105c:	68f8      	ldr	r0, [r7, #12]
 800105e:	f000 f96a 	bl	8001336 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8001062:	68fb      	ldr	r3, [r7, #12]
 8001064:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001066:	2b00      	cmp	r3, #0
 8001068:	d008      	beq.n	800107c <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800106a:	68fb      	ldr	r3, [r7, #12]
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	681a      	ldr	r2, [r3, #0]
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	210e      	movs	r1, #14
 8001076:	430a      	orrs	r2, r1
 8001078:	601a      	str	r2, [r3, #0]
 800107a:	e00f      	b.n	800109c <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	681a      	ldr	r2, [r3, #0]
 8001082:	68fb      	ldr	r3, [r7, #12]
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	2104      	movs	r1, #4
 8001088:	438a      	bics	r2, r1
 800108a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	681a      	ldr	r2, [r3, #0]
 8001092:	68fb      	ldr	r3, [r7, #12]
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	210a      	movs	r1, #10
 8001098:	430a      	orrs	r2, r1
 800109a:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	681a      	ldr	r2, [r3, #0]
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	2101      	movs	r1, #1
 80010a8:	430a      	orrs	r2, r1
 80010aa:	601a      	str	r2, [r3, #0]
 80010ac:	e007      	b.n	80010be <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	2224      	movs	r2, #36	; 0x24
 80010b2:	2100      	movs	r1, #0
 80010b4:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 80010b6:	2317      	movs	r3, #23
 80010b8:	18fb      	adds	r3, r7, r3
 80010ba:	2202      	movs	r2, #2
 80010bc:	701a      	strb	r2, [r3, #0]
  }
  return status;
 80010be:	2317      	movs	r3, #23
 80010c0:	18fb      	adds	r3, r7, r3
 80010c2:	781b      	ldrb	r3, [r3, #0]
}
 80010c4:	0018      	movs	r0, r3
 80010c6:	46bd      	mov	sp, r7
 80010c8:	b006      	add	sp, #24
 80010ca:	bd80      	pop	{r7, pc}

080010cc <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b084      	sub	sp, #16
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80010d4:	230f      	movs	r3, #15
 80010d6:	18fb      	adds	r3, r7, r3
 80010d8:	2200      	movs	r2, #0
 80010da:	701a      	strb	r2, [r3, #0]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	2225      	movs	r2, #37	; 0x25
 80010e0:	5c9b      	ldrb	r3, [r3, r2]
 80010e2:	b2db      	uxtb	r3, r3
 80010e4:	2b02      	cmp	r3, #2
 80010e6:	d008      	beq.n	80010fa <HAL_DMA_Abort+0x2e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	2204      	movs	r2, #4
 80010ec:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	2224      	movs	r2, #36	; 0x24
 80010f2:	2100      	movs	r1, #0
 80010f4:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80010f6:	2301      	movs	r3, #1
 80010f8:	e024      	b.n	8001144 <HAL_DMA_Abort+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	681a      	ldr	r2, [r3, #0]
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	210e      	movs	r1, #14
 8001106:	438a      	bics	r2, r1
 8001108:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	681a      	ldr	r2, [r3, #0]
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	2101      	movs	r1, #1
 8001116:	438a      	bics	r2, r1
 8001118:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800111e:	221c      	movs	r2, #28
 8001120:	401a      	ands	r2, r3
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001126:	2101      	movs	r1, #1
 8001128:	4091      	lsls	r1, r2
 800112a:	000a      	movs	r2, r1
 800112c:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	2225      	movs	r2, #37	; 0x25
 8001132:	2101      	movs	r1, #1
 8001134:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	2224      	movs	r2, #36	; 0x24
 800113a:	2100      	movs	r1, #0
 800113c:	5499      	strb	r1, [r3, r2]

    return status;
 800113e:	230f      	movs	r3, #15
 8001140:	18fb      	adds	r3, r7, r3
 8001142:	781b      	ldrb	r3, [r3, #0]
  }
}
 8001144:	0018      	movs	r0, r3
 8001146:	46bd      	mov	sp, r7
 8001148:	b004      	add	sp, #16
 800114a:	bd80      	pop	{r7, pc}

0800114c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b084      	sub	sp, #16
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001154:	210f      	movs	r1, #15
 8001156:	187b      	adds	r3, r7, r1
 8001158:	2200      	movs	r2, #0
 800115a:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	2225      	movs	r2, #37	; 0x25
 8001160:	5c9b      	ldrb	r3, [r3, r2]
 8001162:	b2db      	uxtb	r3, r3
 8001164:	2b02      	cmp	r3, #2
 8001166:	d006      	beq.n	8001176 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	2204      	movs	r2, #4
 800116c:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800116e:	187b      	adds	r3, r7, r1
 8001170:	2201      	movs	r2, #1
 8001172:	701a      	strb	r2, [r3, #0]
 8001174:	e02a      	b.n	80011cc <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	681a      	ldr	r2, [r3, #0]
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	210e      	movs	r1, #14
 8001182:	438a      	bics	r2, r1
 8001184:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	681a      	ldr	r2, [r3, #0]
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	2101      	movs	r1, #1
 8001192:	438a      	bics	r2, r1
 8001194:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800119a:	221c      	movs	r2, #28
 800119c:	401a      	ands	r2, r3
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011a2:	2101      	movs	r1, #1
 80011a4:	4091      	lsls	r1, r2
 80011a6:	000a      	movs	r2, r1
 80011a8:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	2225      	movs	r2, #37	; 0x25
 80011ae:	2101      	movs	r1, #1
 80011b0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	2224      	movs	r2, #36	; 0x24
 80011b6:	2100      	movs	r1, #0
 80011b8:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d004      	beq.n	80011cc <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80011c6:	687a      	ldr	r2, [r7, #4]
 80011c8:	0010      	movs	r0, r2
 80011ca:	4798      	blx	r3
    }
  }
  return status;
 80011cc:	230f      	movs	r3, #15
 80011ce:	18fb      	adds	r3, r7, r3
 80011d0:	781b      	ldrb	r3, [r3, #0]
}
 80011d2:	0018      	movs	r0, r3
 80011d4:	46bd      	mov	sp, r7
 80011d6:	b004      	add	sp, #16
 80011d8:	bd80      	pop	{r7, pc}

080011da <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80011da:	b580      	push	{r7, lr}
 80011dc:	b084      	sub	sp, #16
 80011de:	af00      	add	r7, sp, #0
 80011e0:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011f6:	221c      	movs	r2, #28
 80011f8:	4013      	ands	r3, r2
 80011fa:	2204      	movs	r2, #4
 80011fc:	409a      	lsls	r2, r3
 80011fe:	0013      	movs	r3, r2
 8001200:	68fa      	ldr	r2, [r7, #12]
 8001202:	4013      	ands	r3, r2
 8001204:	d026      	beq.n	8001254 <HAL_DMA_IRQHandler+0x7a>
 8001206:	68bb      	ldr	r3, [r7, #8]
 8001208:	2204      	movs	r2, #4
 800120a:	4013      	ands	r3, r2
 800120c:	d022      	beq.n	8001254 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	2220      	movs	r2, #32
 8001216:	4013      	ands	r3, r2
 8001218:	d107      	bne.n	800122a <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	681a      	ldr	r2, [r3, #0]
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	2104      	movs	r1, #4
 8001226:	438a      	bics	r2, r1
 8001228:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800122e:	221c      	movs	r2, #28
 8001230:	401a      	ands	r2, r3
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001236:	2104      	movs	r1, #4
 8001238:	4091      	lsls	r1, r2
 800123a:	000a      	movs	r2, r1
 800123c:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

     if(hdma->XferHalfCpltCallback != NULL)
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001242:	2b00      	cmp	r3, #0
 8001244:	d100      	bne.n	8001248 <HAL_DMA_IRQHandler+0x6e>
 8001246:	e071      	b.n	800132c <HAL_DMA_IRQHandler+0x152>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800124c:	687a      	ldr	r2, [r7, #4]
 800124e:	0010      	movs	r0, r2
 8001250:	4798      	blx	r3
     if(hdma->XferHalfCpltCallback != NULL)
 8001252:	e06b      	b.n	800132c <HAL_DMA_IRQHandler+0x152>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001258:	221c      	movs	r2, #28
 800125a:	4013      	ands	r3, r2
 800125c:	2202      	movs	r2, #2
 800125e:	409a      	lsls	r2, r3
 8001260:	0013      	movs	r3, r2
 8001262:	68fa      	ldr	r2, [r7, #12]
 8001264:	4013      	ands	r3, r2
 8001266:	d02d      	beq.n	80012c4 <HAL_DMA_IRQHandler+0xea>
 8001268:	68bb      	ldr	r3, [r7, #8]
 800126a:	2202      	movs	r2, #2
 800126c:	4013      	ands	r3, r2
 800126e:	d029      	beq.n	80012c4 <HAL_DMA_IRQHandler+0xea>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	2220      	movs	r2, #32
 8001278:	4013      	ands	r3, r2
 800127a:	d10b      	bne.n	8001294 <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	681a      	ldr	r2, [r3, #0]
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	210a      	movs	r1, #10
 8001288:	438a      	bics	r2, r1
 800128a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	2225      	movs	r2, #37	; 0x25
 8001290:	2101      	movs	r1, #1
 8001292:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001298:	221c      	movs	r2, #28
 800129a:	401a      	ands	r2, r3
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012a0:	2102      	movs	r1, #2
 80012a2:	4091      	lsls	r1, r2
 80012a4:	000a      	movs	r2, r1
 80012a6:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	2224      	movs	r2, #36	; 0x24
 80012ac:	2100      	movs	r1, #0
 80012ae:	5499      	strb	r1, [r3, r2]

    if(hdma->XferCpltCallback != NULL)
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d039      	beq.n	800132c <HAL_DMA_IRQHandler+0x152>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012bc:	687a      	ldr	r2, [r7, #4]
 80012be:	0010      	movs	r0, r2
 80012c0:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80012c2:	e033      	b.n	800132c <HAL_DMA_IRQHandler+0x152>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012c8:	221c      	movs	r2, #28
 80012ca:	4013      	ands	r3, r2
 80012cc:	2208      	movs	r2, #8
 80012ce:	409a      	lsls	r2, r3
 80012d0:	0013      	movs	r3, r2
 80012d2:	68fa      	ldr	r2, [r7, #12]
 80012d4:	4013      	ands	r3, r2
 80012d6:	d02a      	beq.n	800132e <HAL_DMA_IRQHandler+0x154>
 80012d8:	68bb      	ldr	r3, [r7, #8]
 80012da:	2208      	movs	r2, #8
 80012dc:	4013      	ands	r3, r2
 80012de:	d026      	beq.n	800132e <HAL_DMA_IRQHandler+0x154>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	681a      	ldr	r2, [r3, #0]
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	210e      	movs	r1, #14
 80012ec:	438a      	bics	r2, r1
 80012ee:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012f4:	221c      	movs	r2, #28
 80012f6:	401a      	ands	r2, r3
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012fc:	2101      	movs	r1, #1
 80012fe:	4091      	lsls	r1, r2
 8001300:	000a      	movs	r2, r1
 8001302:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	2201      	movs	r2, #1
 8001308:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	2225      	movs	r2, #37	; 0x25
 800130e:	2101      	movs	r1, #1
 8001310:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	2224      	movs	r2, #36	; 0x24
 8001316:	2100      	movs	r1, #0
 8001318:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800131e:	2b00      	cmp	r3, #0
 8001320:	d005      	beq.n	800132e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001326:	687a      	ldr	r2, [r7, #4]
 8001328:	0010      	movs	r0, r2
 800132a:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800132c:	46c0      	nop			; (mov r8, r8)
 800132e:	46c0      	nop			; (mov r8, r8)
}
 8001330:	46bd      	mov	sp, r7
 8001332:	b004      	add	sp, #16
 8001334:	bd80      	pop	{r7, pc}

08001336 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The amount of data items to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001336:	b580      	push	{r7, lr}
 8001338:	b084      	sub	sp, #16
 800133a:	af00      	add	r7, sp, #0
 800133c:	60f8      	str	r0, [r7, #12]
 800133e:	60b9      	str	r1, [r7, #8]
 8001340:	607a      	str	r2, [r7, #4]
 8001342:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001348:	221c      	movs	r2, #28
 800134a:	401a      	ands	r2, r3
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001350:	2101      	movs	r1, #1
 8001352:	4091      	lsls	r1, r2
 8001354:	000a      	movs	r2, r1
 8001356:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	683a      	ldr	r2, [r7, #0]
 800135e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	689b      	ldr	r3, [r3, #8]
 8001364:	2b10      	cmp	r3, #16
 8001366:	d108      	bne.n	800137a <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	687a      	ldr	r2, [r7, #4]
 800136e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	68ba      	ldr	r2, [r7, #8]
 8001376:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001378:	e007      	b.n	800138a <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	68ba      	ldr	r2, [r7, #8]
 8001380:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	687a      	ldr	r2, [r7, #4]
 8001388:	60da      	str	r2, [r3, #12]
}
 800138a:	46c0      	nop			; (mov r8, r8)
 800138c:	46bd      	mov	sp, r7
 800138e:	b004      	add	sp, #16
 8001390:	bd80      	pop	{r7, pc}
	...

08001394 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b086      	sub	sp, #24
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
 800139c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800139e:	2300      	movs	r3, #0
 80013a0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80013a2:	2300      	movs	r3, #0
 80013a4:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80013a6:	2300      	movs	r3, #0
 80013a8:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80013aa:	e143      	b.n	8001634 <HAL_GPIO_Init+0x2a0>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80013ac:	683b      	ldr	r3, [r7, #0]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	2101      	movs	r1, #1
 80013b2:	697a      	ldr	r2, [r7, #20]
 80013b4:	4091      	lsls	r1, r2
 80013b6:	000a      	movs	r2, r1
 80013b8:	4013      	ands	r3, r2
 80013ba:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d100      	bne.n	80013c4 <HAL_GPIO_Init+0x30>
 80013c2:	e134      	b.n	800162e <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80013c4:	683b      	ldr	r3, [r7, #0]
 80013c6:	685b      	ldr	r3, [r3, #4]
 80013c8:	2203      	movs	r2, #3
 80013ca:	4013      	ands	r3, r2
 80013cc:	2b01      	cmp	r3, #1
 80013ce:	d005      	beq.n	80013dc <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80013d0:	683b      	ldr	r3, [r7, #0]
 80013d2:	685b      	ldr	r3, [r3, #4]
 80013d4:	2203      	movs	r2, #3
 80013d6:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80013d8:	2b02      	cmp	r3, #2
 80013da:	d130      	bne.n	800143e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	689b      	ldr	r3, [r3, #8]
 80013e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80013e2:	697b      	ldr	r3, [r7, #20]
 80013e4:	005b      	lsls	r3, r3, #1
 80013e6:	2203      	movs	r2, #3
 80013e8:	409a      	lsls	r2, r3
 80013ea:	0013      	movs	r3, r2
 80013ec:	43da      	mvns	r2, r3
 80013ee:	693b      	ldr	r3, [r7, #16]
 80013f0:	4013      	ands	r3, r2
 80013f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80013f4:	683b      	ldr	r3, [r7, #0]
 80013f6:	68da      	ldr	r2, [r3, #12]
 80013f8:	697b      	ldr	r3, [r7, #20]
 80013fa:	005b      	lsls	r3, r3, #1
 80013fc:	409a      	lsls	r2, r3
 80013fe:	0013      	movs	r3, r2
 8001400:	693a      	ldr	r2, [r7, #16]
 8001402:	4313      	orrs	r3, r2
 8001404:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	693a      	ldr	r2, [r7, #16]
 800140a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	685b      	ldr	r3, [r3, #4]
 8001410:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001412:	2201      	movs	r2, #1
 8001414:	697b      	ldr	r3, [r7, #20]
 8001416:	409a      	lsls	r2, r3
 8001418:	0013      	movs	r3, r2
 800141a:	43da      	mvns	r2, r3
 800141c:	693b      	ldr	r3, [r7, #16]
 800141e:	4013      	ands	r3, r2
 8001420:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001422:	683b      	ldr	r3, [r7, #0]
 8001424:	685b      	ldr	r3, [r3, #4]
 8001426:	091b      	lsrs	r3, r3, #4
 8001428:	2201      	movs	r2, #1
 800142a:	401a      	ands	r2, r3
 800142c:	697b      	ldr	r3, [r7, #20]
 800142e:	409a      	lsls	r2, r3
 8001430:	0013      	movs	r3, r2
 8001432:	693a      	ldr	r2, [r7, #16]
 8001434:	4313      	orrs	r3, r2
 8001436:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	693a      	ldr	r2, [r7, #16]
 800143c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800143e:	683b      	ldr	r3, [r7, #0]
 8001440:	685b      	ldr	r3, [r3, #4]
 8001442:	2203      	movs	r2, #3
 8001444:	4013      	ands	r3, r2
 8001446:	2b03      	cmp	r3, #3
 8001448:	d017      	beq.n	800147a <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	68db      	ldr	r3, [r3, #12]
 800144e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001450:	697b      	ldr	r3, [r7, #20]
 8001452:	005b      	lsls	r3, r3, #1
 8001454:	2203      	movs	r2, #3
 8001456:	409a      	lsls	r2, r3
 8001458:	0013      	movs	r3, r2
 800145a:	43da      	mvns	r2, r3
 800145c:	693b      	ldr	r3, [r7, #16]
 800145e:	4013      	ands	r3, r2
 8001460:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001462:	683b      	ldr	r3, [r7, #0]
 8001464:	689a      	ldr	r2, [r3, #8]
 8001466:	697b      	ldr	r3, [r7, #20]
 8001468:	005b      	lsls	r3, r3, #1
 800146a:	409a      	lsls	r2, r3
 800146c:	0013      	movs	r3, r2
 800146e:	693a      	ldr	r2, [r7, #16]
 8001470:	4313      	orrs	r3, r2
 8001472:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	693a      	ldr	r2, [r7, #16]
 8001478:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800147a:	683b      	ldr	r3, [r7, #0]
 800147c:	685b      	ldr	r3, [r3, #4]
 800147e:	2203      	movs	r2, #3
 8001480:	4013      	ands	r3, r2
 8001482:	2b02      	cmp	r3, #2
 8001484:	d123      	bne.n	80014ce <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001486:	697b      	ldr	r3, [r7, #20]
 8001488:	08da      	lsrs	r2, r3, #3
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	3208      	adds	r2, #8
 800148e:	0092      	lsls	r2, r2, #2
 8001490:	58d3      	ldr	r3, [r2, r3]
 8001492:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8001494:	697b      	ldr	r3, [r7, #20]
 8001496:	2207      	movs	r2, #7
 8001498:	4013      	ands	r3, r2
 800149a:	009b      	lsls	r3, r3, #2
 800149c:	220f      	movs	r2, #15
 800149e:	409a      	lsls	r2, r3
 80014a0:	0013      	movs	r3, r2
 80014a2:	43da      	mvns	r2, r3
 80014a4:	693b      	ldr	r3, [r7, #16]
 80014a6:	4013      	ands	r3, r2
 80014a8:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 80014aa:	683b      	ldr	r3, [r7, #0]
 80014ac:	691a      	ldr	r2, [r3, #16]
 80014ae:	697b      	ldr	r3, [r7, #20]
 80014b0:	2107      	movs	r1, #7
 80014b2:	400b      	ands	r3, r1
 80014b4:	009b      	lsls	r3, r3, #2
 80014b6:	409a      	lsls	r2, r3
 80014b8:	0013      	movs	r3, r2
 80014ba:	693a      	ldr	r2, [r7, #16]
 80014bc:	4313      	orrs	r3, r2
 80014be:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80014c0:	697b      	ldr	r3, [r7, #20]
 80014c2:	08da      	lsrs	r2, r3, #3
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	3208      	adds	r2, #8
 80014c8:	0092      	lsls	r2, r2, #2
 80014ca:	6939      	ldr	r1, [r7, #16]
 80014cc:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80014d4:	697b      	ldr	r3, [r7, #20]
 80014d6:	005b      	lsls	r3, r3, #1
 80014d8:	2203      	movs	r2, #3
 80014da:	409a      	lsls	r2, r3
 80014dc:	0013      	movs	r3, r2
 80014de:	43da      	mvns	r2, r3
 80014e0:	693b      	ldr	r3, [r7, #16]
 80014e2:	4013      	ands	r3, r2
 80014e4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80014e6:	683b      	ldr	r3, [r7, #0]
 80014e8:	685b      	ldr	r3, [r3, #4]
 80014ea:	2203      	movs	r2, #3
 80014ec:	401a      	ands	r2, r3
 80014ee:	697b      	ldr	r3, [r7, #20]
 80014f0:	005b      	lsls	r3, r3, #1
 80014f2:	409a      	lsls	r2, r3
 80014f4:	0013      	movs	r3, r2
 80014f6:	693a      	ldr	r2, [r7, #16]
 80014f8:	4313      	orrs	r3, r2
 80014fa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	693a      	ldr	r2, [r7, #16]
 8001500:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001502:	683b      	ldr	r3, [r7, #0]
 8001504:	685a      	ldr	r2, [r3, #4]
 8001506:	23c0      	movs	r3, #192	; 0xc0
 8001508:	029b      	lsls	r3, r3, #10
 800150a:	4013      	ands	r3, r2
 800150c:	d100      	bne.n	8001510 <HAL_GPIO_Init+0x17c>
 800150e:	e08e      	b.n	800162e <HAL_GPIO_Init+0x29a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001510:	4b4e      	ldr	r3, [pc, #312]	; (800164c <HAL_GPIO_Init+0x2b8>)
 8001512:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001514:	4b4d      	ldr	r3, [pc, #308]	; (800164c <HAL_GPIO_Init+0x2b8>)
 8001516:	2101      	movs	r1, #1
 8001518:	430a      	orrs	r2, r1
 800151a:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 800151c:	4a4c      	ldr	r2, [pc, #304]	; (8001650 <HAL_GPIO_Init+0x2bc>)
 800151e:	697b      	ldr	r3, [r7, #20]
 8001520:	089b      	lsrs	r3, r3, #2
 8001522:	3302      	adds	r3, #2
 8001524:	009b      	lsls	r3, r3, #2
 8001526:	589b      	ldr	r3, [r3, r2]
 8001528:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 800152a:	697b      	ldr	r3, [r7, #20]
 800152c:	2203      	movs	r2, #3
 800152e:	4013      	ands	r3, r2
 8001530:	009b      	lsls	r3, r3, #2
 8001532:	220f      	movs	r2, #15
 8001534:	409a      	lsls	r2, r3
 8001536:	0013      	movs	r3, r2
 8001538:	43da      	mvns	r2, r3
 800153a:	693b      	ldr	r3, [r7, #16]
 800153c:	4013      	ands	r3, r2
 800153e:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001540:	687a      	ldr	r2, [r7, #4]
 8001542:	23a0      	movs	r3, #160	; 0xa0
 8001544:	05db      	lsls	r3, r3, #23
 8001546:	429a      	cmp	r2, r3
 8001548:	d00d      	beq.n	8001566 <HAL_GPIO_Init+0x1d2>
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	4a41      	ldr	r2, [pc, #260]	; (8001654 <HAL_GPIO_Init+0x2c0>)
 800154e:	4293      	cmp	r3, r2
 8001550:	d007      	beq.n	8001562 <HAL_GPIO_Init+0x1ce>
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	4a40      	ldr	r2, [pc, #256]	; (8001658 <HAL_GPIO_Init+0x2c4>)
 8001556:	4293      	cmp	r3, r2
 8001558:	d101      	bne.n	800155e <HAL_GPIO_Init+0x1ca>
 800155a:	2302      	movs	r3, #2
 800155c:	e004      	b.n	8001568 <HAL_GPIO_Init+0x1d4>
 800155e:	2306      	movs	r3, #6
 8001560:	e002      	b.n	8001568 <HAL_GPIO_Init+0x1d4>
 8001562:	2301      	movs	r3, #1
 8001564:	e000      	b.n	8001568 <HAL_GPIO_Init+0x1d4>
 8001566:	2300      	movs	r3, #0
 8001568:	697a      	ldr	r2, [r7, #20]
 800156a:	2103      	movs	r1, #3
 800156c:	400a      	ands	r2, r1
 800156e:	0092      	lsls	r2, r2, #2
 8001570:	4093      	lsls	r3, r2
 8001572:	693a      	ldr	r2, [r7, #16]
 8001574:	4313      	orrs	r3, r2
 8001576:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001578:	4935      	ldr	r1, [pc, #212]	; (8001650 <HAL_GPIO_Init+0x2bc>)
 800157a:	697b      	ldr	r3, [r7, #20]
 800157c:	089b      	lsrs	r3, r3, #2
 800157e:	3302      	adds	r3, #2
 8001580:	009b      	lsls	r3, r3, #2
 8001582:	693a      	ldr	r2, [r7, #16]
 8001584:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001586:	4b35      	ldr	r3, [pc, #212]	; (800165c <HAL_GPIO_Init+0x2c8>)
 8001588:	689b      	ldr	r3, [r3, #8]
 800158a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	43da      	mvns	r2, r3
 8001590:	693b      	ldr	r3, [r7, #16]
 8001592:	4013      	ands	r3, r2
 8001594:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001596:	683b      	ldr	r3, [r7, #0]
 8001598:	685a      	ldr	r2, [r3, #4]
 800159a:	2380      	movs	r3, #128	; 0x80
 800159c:	035b      	lsls	r3, r3, #13
 800159e:	4013      	ands	r3, r2
 80015a0:	d003      	beq.n	80015aa <HAL_GPIO_Init+0x216>
        {
          temp |= iocurrent;
 80015a2:	693a      	ldr	r2, [r7, #16]
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	4313      	orrs	r3, r2
 80015a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80015aa:	4b2c      	ldr	r3, [pc, #176]	; (800165c <HAL_GPIO_Init+0x2c8>)
 80015ac:	693a      	ldr	r2, [r7, #16]
 80015ae:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80015b0:	4b2a      	ldr	r3, [pc, #168]	; (800165c <HAL_GPIO_Init+0x2c8>)
 80015b2:	68db      	ldr	r3, [r3, #12]
 80015b4:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	43da      	mvns	r2, r3
 80015ba:	693b      	ldr	r3, [r7, #16]
 80015bc:	4013      	ands	r3, r2
 80015be:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80015c0:	683b      	ldr	r3, [r7, #0]
 80015c2:	685a      	ldr	r2, [r3, #4]
 80015c4:	2380      	movs	r3, #128	; 0x80
 80015c6:	039b      	lsls	r3, r3, #14
 80015c8:	4013      	ands	r3, r2
 80015ca:	d003      	beq.n	80015d4 <HAL_GPIO_Init+0x240>
        {
          temp |= iocurrent;
 80015cc:	693a      	ldr	r2, [r7, #16]
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	4313      	orrs	r3, r2
 80015d2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80015d4:	4b21      	ldr	r3, [pc, #132]	; (800165c <HAL_GPIO_Init+0x2c8>)
 80015d6:	693a      	ldr	r2, [r7, #16]
 80015d8:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 80015da:	4b20      	ldr	r3, [pc, #128]	; (800165c <HAL_GPIO_Init+0x2c8>)
 80015dc:	685b      	ldr	r3, [r3, #4]
 80015de:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	43da      	mvns	r2, r3
 80015e4:	693b      	ldr	r3, [r7, #16]
 80015e6:	4013      	ands	r3, r2
 80015e8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80015ea:	683b      	ldr	r3, [r7, #0]
 80015ec:	685a      	ldr	r2, [r3, #4]
 80015ee:	2380      	movs	r3, #128	; 0x80
 80015f0:	029b      	lsls	r3, r3, #10
 80015f2:	4013      	ands	r3, r2
 80015f4:	d003      	beq.n	80015fe <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80015f6:	693a      	ldr	r2, [r7, #16]
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	4313      	orrs	r3, r2
 80015fc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80015fe:	4b17      	ldr	r3, [pc, #92]	; (800165c <HAL_GPIO_Init+0x2c8>)
 8001600:	693a      	ldr	r2, [r7, #16]
 8001602:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001604:	4b15      	ldr	r3, [pc, #84]	; (800165c <HAL_GPIO_Init+0x2c8>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	43da      	mvns	r2, r3
 800160e:	693b      	ldr	r3, [r7, #16]
 8001610:	4013      	ands	r3, r2
 8001612:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001614:	683b      	ldr	r3, [r7, #0]
 8001616:	685a      	ldr	r2, [r3, #4]
 8001618:	2380      	movs	r3, #128	; 0x80
 800161a:	025b      	lsls	r3, r3, #9
 800161c:	4013      	ands	r3, r2
 800161e:	d003      	beq.n	8001628 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001620:	693a      	ldr	r2, [r7, #16]
 8001622:	68fb      	ldr	r3, [r7, #12]
 8001624:	4313      	orrs	r3, r2
 8001626:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001628:	4b0c      	ldr	r3, [pc, #48]	; (800165c <HAL_GPIO_Init+0x2c8>)
 800162a:	693a      	ldr	r2, [r7, #16]
 800162c:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 800162e:	697b      	ldr	r3, [r7, #20]
 8001630:	3301      	adds	r3, #1
 8001632:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	681a      	ldr	r2, [r3, #0]
 8001638:	697b      	ldr	r3, [r7, #20]
 800163a:	40da      	lsrs	r2, r3
 800163c:	1e13      	subs	r3, r2, #0
 800163e:	d000      	beq.n	8001642 <HAL_GPIO_Init+0x2ae>
 8001640:	e6b4      	b.n	80013ac <HAL_GPIO_Init+0x18>
  }
}
 8001642:	46c0      	nop			; (mov r8, r8)
 8001644:	46c0      	nop			; (mov r8, r8)
 8001646:	46bd      	mov	sp, r7
 8001648:	b006      	add	sp, #24
 800164a:	bd80      	pop	{r7, pc}
 800164c:	40021000 	.word	0x40021000
 8001650:	40010000 	.word	0x40010000
 8001654:	50000400 	.word	0x50000400
 8001658:	50000800 	.word	0x50000800
 800165c:	40010400 	.word	0x40010400

08001660 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b082      	sub	sp, #8
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
 8001668:	0008      	movs	r0, r1
 800166a:	0011      	movs	r1, r2
 800166c:	1cbb      	adds	r3, r7, #2
 800166e:	1c02      	adds	r2, r0, #0
 8001670:	801a      	strh	r2, [r3, #0]
 8001672:	1c7b      	adds	r3, r7, #1
 8001674:	1c0a      	adds	r2, r1, #0
 8001676:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001678:	1c7b      	adds	r3, r7, #1
 800167a:	781b      	ldrb	r3, [r3, #0]
 800167c:	2b00      	cmp	r3, #0
 800167e:	d004      	beq.n	800168a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001680:	1cbb      	adds	r3, r7, #2
 8001682:	881a      	ldrh	r2, [r3, #0]
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8001688:	e003      	b.n	8001692 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 800168a:	1cbb      	adds	r3, r7, #2
 800168c:	881a      	ldrh	r2, [r3, #0]
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001692:	46c0      	nop			; (mov r8, r8)
 8001694:	46bd      	mov	sp, r7
 8001696:	b002      	add	sp, #8
 8001698:	bd80      	pop	{r7, pc}
	...

0800169c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800169c:	b5b0      	push	{r4, r5, r7, lr}
 800169e:	b08a      	sub	sp, #40	; 0x28
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d102      	bne.n	80016b0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80016aa:	2301      	movs	r3, #1
 80016ac:	f000 fb6c 	bl	8001d88 <HAL_RCC_OscConfig+0x6ec>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80016b0:	4bc8      	ldr	r3, [pc, #800]	; (80019d4 <HAL_RCC_OscConfig+0x338>)
 80016b2:	68db      	ldr	r3, [r3, #12]
 80016b4:	220c      	movs	r2, #12
 80016b6:	4013      	ands	r3, r2
 80016b8:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80016ba:	4bc6      	ldr	r3, [pc, #792]	; (80019d4 <HAL_RCC_OscConfig+0x338>)
 80016bc:	68da      	ldr	r2, [r3, #12]
 80016be:	2380      	movs	r3, #128	; 0x80
 80016c0:	025b      	lsls	r3, r3, #9
 80016c2:	4013      	ands	r3, r2
 80016c4:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	2201      	movs	r2, #1
 80016cc:	4013      	ands	r3, r2
 80016ce:	d100      	bne.n	80016d2 <HAL_RCC_OscConfig+0x36>
 80016d0:	e07d      	b.n	80017ce <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80016d2:	69fb      	ldr	r3, [r7, #28]
 80016d4:	2b08      	cmp	r3, #8
 80016d6:	d007      	beq.n	80016e8 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80016d8:	69fb      	ldr	r3, [r7, #28]
 80016da:	2b0c      	cmp	r3, #12
 80016dc:	d112      	bne.n	8001704 <HAL_RCC_OscConfig+0x68>
 80016de:	69ba      	ldr	r2, [r7, #24]
 80016e0:	2380      	movs	r3, #128	; 0x80
 80016e2:	025b      	lsls	r3, r3, #9
 80016e4:	429a      	cmp	r2, r3
 80016e6:	d10d      	bne.n	8001704 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016e8:	4bba      	ldr	r3, [pc, #744]	; (80019d4 <HAL_RCC_OscConfig+0x338>)
 80016ea:	681a      	ldr	r2, [r3, #0]
 80016ec:	2380      	movs	r3, #128	; 0x80
 80016ee:	029b      	lsls	r3, r3, #10
 80016f0:	4013      	ands	r3, r2
 80016f2:	d100      	bne.n	80016f6 <HAL_RCC_OscConfig+0x5a>
 80016f4:	e06a      	b.n	80017cc <HAL_RCC_OscConfig+0x130>
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	685b      	ldr	r3, [r3, #4]
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d166      	bne.n	80017cc <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80016fe:	2301      	movs	r3, #1
 8001700:	f000 fb42 	bl	8001d88 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	685a      	ldr	r2, [r3, #4]
 8001708:	2380      	movs	r3, #128	; 0x80
 800170a:	025b      	lsls	r3, r3, #9
 800170c:	429a      	cmp	r2, r3
 800170e:	d107      	bne.n	8001720 <HAL_RCC_OscConfig+0x84>
 8001710:	4bb0      	ldr	r3, [pc, #704]	; (80019d4 <HAL_RCC_OscConfig+0x338>)
 8001712:	681a      	ldr	r2, [r3, #0]
 8001714:	4baf      	ldr	r3, [pc, #700]	; (80019d4 <HAL_RCC_OscConfig+0x338>)
 8001716:	2180      	movs	r1, #128	; 0x80
 8001718:	0249      	lsls	r1, r1, #9
 800171a:	430a      	orrs	r2, r1
 800171c:	601a      	str	r2, [r3, #0]
 800171e:	e027      	b.n	8001770 <HAL_RCC_OscConfig+0xd4>
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	685a      	ldr	r2, [r3, #4]
 8001724:	23a0      	movs	r3, #160	; 0xa0
 8001726:	02db      	lsls	r3, r3, #11
 8001728:	429a      	cmp	r2, r3
 800172a:	d10e      	bne.n	800174a <HAL_RCC_OscConfig+0xae>
 800172c:	4ba9      	ldr	r3, [pc, #676]	; (80019d4 <HAL_RCC_OscConfig+0x338>)
 800172e:	681a      	ldr	r2, [r3, #0]
 8001730:	4ba8      	ldr	r3, [pc, #672]	; (80019d4 <HAL_RCC_OscConfig+0x338>)
 8001732:	2180      	movs	r1, #128	; 0x80
 8001734:	02c9      	lsls	r1, r1, #11
 8001736:	430a      	orrs	r2, r1
 8001738:	601a      	str	r2, [r3, #0]
 800173a:	4ba6      	ldr	r3, [pc, #664]	; (80019d4 <HAL_RCC_OscConfig+0x338>)
 800173c:	681a      	ldr	r2, [r3, #0]
 800173e:	4ba5      	ldr	r3, [pc, #660]	; (80019d4 <HAL_RCC_OscConfig+0x338>)
 8001740:	2180      	movs	r1, #128	; 0x80
 8001742:	0249      	lsls	r1, r1, #9
 8001744:	430a      	orrs	r2, r1
 8001746:	601a      	str	r2, [r3, #0]
 8001748:	e012      	b.n	8001770 <HAL_RCC_OscConfig+0xd4>
 800174a:	4ba2      	ldr	r3, [pc, #648]	; (80019d4 <HAL_RCC_OscConfig+0x338>)
 800174c:	681a      	ldr	r2, [r3, #0]
 800174e:	4ba1      	ldr	r3, [pc, #644]	; (80019d4 <HAL_RCC_OscConfig+0x338>)
 8001750:	49a1      	ldr	r1, [pc, #644]	; (80019d8 <HAL_RCC_OscConfig+0x33c>)
 8001752:	400a      	ands	r2, r1
 8001754:	601a      	str	r2, [r3, #0]
 8001756:	4b9f      	ldr	r3, [pc, #636]	; (80019d4 <HAL_RCC_OscConfig+0x338>)
 8001758:	681a      	ldr	r2, [r3, #0]
 800175a:	2380      	movs	r3, #128	; 0x80
 800175c:	025b      	lsls	r3, r3, #9
 800175e:	4013      	ands	r3, r2
 8001760:	60fb      	str	r3, [r7, #12]
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	4b9b      	ldr	r3, [pc, #620]	; (80019d4 <HAL_RCC_OscConfig+0x338>)
 8001766:	681a      	ldr	r2, [r3, #0]
 8001768:	4b9a      	ldr	r3, [pc, #616]	; (80019d4 <HAL_RCC_OscConfig+0x338>)
 800176a:	499c      	ldr	r1, [pc, #624]	; (80019dc <HAL_RCC_OscConfig+0x340>)
 800176c:	400a      	ands	r2, r1
 800176e:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	685b      	ldr	r3, [r3, #4]
 8001774:	2b00      	cmp	r3, #0
 8001776:	d014      	beq.n	80017a2 <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001778:	f7ff fabe 	bl	8000cf8 <HAL_GetTick>
 800177c:	0003      	movs	r3, r0
 800177e:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001780:	e008      	b.n	8001794 <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001782:	f7ff fab9 	bl	8000cf8 <HAL_GetTick>
 8001786:	0002      	movs	r2, r0
 8001788:	697b      	ldr	r3, [r7, #20]
 800178a:	1ad3      	subs	r3, r2, r3
 800178c:	2b64      	cmp	r3, #100	; 0x64
 800178e:	d901      	bls.n	8001794 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8001790:	2303      	movs	r3, #3
 8001792:	e2f9      	b.n	8001d88 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001794:	4b8f      	ldr	r3, [pc, #572]	; (80019d4 <HAL_RCC_OscConfig+0x338>)
 8001796:	681a      	ldr	r2, [r3, #0]
 8001798:	2380      	movs	r3, #128	; 0x80
 800179a:	029b      	lsls	r3, r3, #10
 800179c:	4013      	ands	r3, r2
 800179e:	d0f0      	beq.n	8001782 <HAL_RCC_OscConfig+0xe6>
 80017a0:	e015      	b.n	80017ce <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017a2:	f7ff faa9 	bl	8000cf8 <HAL_GetTick>
 80017a6:	0003      	movs	r3, r0
 80017a8:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80017aa:	e008      	b.n	80017be <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80017ac:	f7ff faa4 	bl	8000cf8 <HAL_GetTick>
 80017b0:	0002      	movs	r2, r0
 80017b2:	697b      	ldr	r3, [r7, #20]
 80017b4:	1ad3      	subs	r3, r2, r3
 80017b6:	2b64      	cmp	r3, #100	; 0x64
 80017b8:	d901      	bls.n	80017be <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80017ba:	2303      	movs	r3, #3
 80017bc:	e2e4      	b.n	8001d88 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80017be:	4b85      	ldr	r3, [pc, #532]	; (80019d4 <HAL_RCC_OscConfig+0x338>)
 80017c0:	681a      	ldr	r2, [r3, #0]
 80017c2:	2380      	movs	r3, #128	; 0x80
 80017c4:	029b      	lsls	r3, r3, #10
 80017c6:	4013      	ands	r3, r2
 80017c8:	d1f0      	bne.n	80017ac <HAL_RCC_OscConfig+0x110>
 80017ca:	e000      	b.n	80017ce <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017cc:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	2202      	movs	r2, #2
 80017d4:	4013      	ands	r3, r2
 80017d6:	d100      	bne.n	80017da <HAL_RCC_OscConfig+0x13e>
 80017d8:	e099      	b.n	800190e <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	68db      	ldr	r3, [r3, #12]
 80017de:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 80017e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017e2:	2220      	movs	r2, #32
 80017e4:	4013      	ands	r3, r2
 80017e6:	d009      	beq.n	80017fc <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 80017e8:	4b7a      	ldr	r3, [pc, #488]	; (80019d4 <HAL_RCC_OscConfig+0x338>)
 80017ea:	681a      	ldr	r2, [r3, #0]
 80017ec:	4b79      	ldr	r3, [pc, #484]	; (80019d4 <HAL_RCC_OscConfig+0x338>)
 80017ee:	2120      	movs	r1, #32
 80017f0:	430a      	orrs	r2, r1
 80017f2:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 80017f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017f6:	2220      	movs	r2, #32
 80017f8:	4393      	bics	r3, r2
 80017fa:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80017fc:	69fb      	ldr	r3, [r7, #28]
 80017fe:	2b04      	cmp	r3, #4
 8001800:	d005      	beq.n	800180e <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001802:	69fb      	ldr	r3, [r7, #28]
 8001804:	2b0c      	cmp	r3, #12
 8001806:	d13e      	bne.n	8001886 <HAL_RCC_OscConfig+0x1ea>
 8001808:	69bb      	ldr	r3, [r7, #24]
 800180a:	2b00      	cmp	r3, #0
 800180c:	d13b      	bne.n	8001886 <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 800180e:	4b71      	ldr	r3, [pc, #452]	; (80019d4 <HAL_RCC_OscConfig+0x338>)
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	2204      	movs	r2, #4
 8001814:	4013      	ands	r3, r2
 8001816:	d004      	beq.n	8001822 <HAL_RCC_OscConfig+0x186>
 8001818:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800181a:	2b00      	cmp	r3, #0
 800181c:	d101      	bne.n	8001822 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800181e:	2301      	movs	r3, #1
 8001820:	e2b2      	b.n	8001d88 <HAL_RCC_OscConfig+0x6ec>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001822:	4b6c      	ldr	r3, [pc, #432]	; (80019d4 <HAL_RCC_OscConfig+0x338>)
 8001824:	685b      	ldr	r3, [r3, #4]
 8001826:	4a6e      	ldr	r2, [pc, #440]	; (80019e0 <HAL_RCC_OscConfig+0x344>)
 8001828:	4013      	ands	r3, r2
 800182a:	0019      	movs	r1, r3
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	691b      	ldr	r3, [r3, #16]
 8001830:	021a      	lsls	r2, r3, #8
 8001832:	4b68      	ldr	r3, [pc, #416]	; (80019d4 <HAL_RCC_OscConfig+0x338>)
 8001834:	430a      	orrs	r2, r1
 8001836:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001838:	4b66      	ldr	r3, [pc, #408]	; (80019d4 <HAL_RCC_OscConfig+0x338>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	2209      	movs	r2, #9
 800183e:	4393      	bics	r3, r2
 8001840:	0019      	movs	r1, r3
 8001842:	4b64      	ldr	r3, [pc, #400]	; (80019d4 <HAL_RCC_OscConfig+0x338>)
 8001844:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001846:	430a      	orrs	r2, r1
 8001848:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800184a:	f000 fbeb 	bl	8002024 <HAL_RCC_GetSysClockFreq>
 800184e:	0001      	movs	r1, r0
 8001850:	4b60      	ldr	r3, [pc, #384]	; (80019d4 <HAL_RCC_OscConfig+0x338>)
 8001852:	68db      	ldr	r3, [r3, #12]
 8001854:	091b      	lsrs	r3, r3, #4
 8001856:	220f      	movs	r2, #15
 8001858:	4013      	ands	r3, r2
 800185a:	4a62      	ldr	r2, [pc, #392]	; (80019e4 <HAL_RCC_OscConfig+0x348>)
 800185c:	5cd3      	ldrb	r3, [r2, r3]
 800185e:	000a      	movs	r2, r1
 8001860:	40da      	lsrs	r2, r3
 8001862:	4b61      	ldr	r3, [pc, #388]	; (80019e8 <HAL_RCC_OscConfig+0x34c>)
 8001864:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8001866:	4b61      	ldr	r3, [pc, #388]	; (80019ec <HAL_RCC_OscConfig+0x350>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	2513      	movs	r5, #19
 800186c:	197c      	adds	r4, r7, r5
 800186e:	0018      	movs	r0, r3
 8001870:	f7ff f9fc 	bl	8000c6c <HAL_InitTick>
 8001874:	0003      	movs	r3, r0
 8001876:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8001878:	197b      	adds	r3, r7, r5
 800187a:	781b      	ldrb	r3, [r3, #0]
 800187c:	2b00      	cmp	r3, #0
 800187e:	d046      	beq.n	800190e <HAL_RCC_OscConfig+0x272>
      {
        return status;
 8001880:	197b      	adds	r3, r7, r5
 8001882:	781b      	ldrb	r3, [r3, #0]
 8001884:	e280      	b.n	8001d88 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8001886:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001888:	2b00      	cmp	r3, #0
 800188a:	d027      	beq.n	80018dc <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800188c:	4b51      	ldr	r3, [pc, #324]	; (80019d4 <HAL_RCC_OscConfig+0x338>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	2209      	movs	r2, #9
 8001892:	4393      	bics	r3, r2
 8001894:	0019      	movs	r1, r3
 8001896:	4b4f      	ldr	r3, [pc, #316]	; (80019d4 <HAL_RCC_OscConfig+0x338>)
 8001898:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800189a:	430a      	orrs	r2, r1
 800189c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800189e:	f7ff fa2b 	bl	8000cf8 <HAL_GetTick>
 80018a2:	0003      	movs	r3, r0
 80018a4:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80018a6:	e008      	b.n	80018ba <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80018a8:	f7ff fa26 	bl	8000cf8 <HAL_GetTick>
 80018ac:	0002      	movs	r2, r0
 80018ae:	697b      	ldr	r3, [r7, #20]
 80018b0:	1ad3      	subs	r3, r2, r3
 80018b2:	2b02      	cmp	r3, #2
 80018b4:	d901      	bls.n	80018ba <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 80018b6:	2303      	movs	r3, #3
 80018b8:	e266      	b.n	8001d88 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80018ba:	4b46      	ldr	r3, [pc, #280]	; (80019d4 <HAL_RCC_OscConfig+0x338>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	2204      	movs	r2, #4
 80018c0:	4013      	ands	r3, r2
 80018c2:	d0f1      	beq.n	80018a8 <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018c4:	4b43      	ldr	r3, [pc, #268]	; (80019d4 <HAL_RCC_OscConfig+0x338>)
 80018c6:	685b      	ldr	r3, [r3, #4]
 80018c8:	4a45      	ldr	r2, [pc, #276]	; (80019e0 <HAL_RCC_OscConfig+0x344>)
 80018ca:	4013      	ands	r3, r2
 80018cc:	0019      	movs	r1, r3
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	691b      	ldr	r3, [r3, #16]
 80018d2:	021a      	lsls	r2, r3, #8
 80018d4:	4b3f      	ldr	r3, [pc, #252]	; (80019d4 <HAL_RCC_OscConfig+0x338>)
 80018d6:	430a      	orrs	r2, r1
 80018d8:	605a      	str	r2, [r3, #4]
 80018da:	e018      	b.n	800190e <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80018dc:	4b3d      	ldr	r3, [pc, #244]	; (80019d4 <HAL_RCC_OscConfig+0x338>)
 80018de:	681a      	ldr	r2, [r3, #0]
 80018e0:	4b3c      	ldr	r3, [pc, #240]	; (80019d4 <HAL_RCC_OscConfig+0x338>)
 80018e2:	2101      	movs	r1, #1
 80018e4:	438a      	bics	r2, r1
 80018e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018e8:	f7ff fa06 	bl	8000cf8 <HAL_GetTick>
 80018ec:	0003      	movs	r3, r0
 80018ee:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80018f0:	e008      	b.n	8001904 <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80018f2:	f7ff fa01 	bl	8000cf8 <HAL_GetTick>
 80018f6:	0002      	movs	r2, r0
 80018f8:	697b      	ldr	r3, [r7, #20]
 80018fa:	1ad3      	subs	r3, r2, r3
 80018fc:	2b02      	cmp	r3, #2
 80018fe:	d901      	bls.n	8001904 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8001900:	2303      	movs	r3, #3
 8001902:	e241      	b.n	8001d88 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001904:	4b33      	ldr	r3, [pc, #204]	; (80019d4 <HAL_RCC_OscConfig+0x338>)
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	2204      	movs	r2, #4
 800190a:	4013      	ands	r3, r2
 800190c:	d1f1      	bne.n	80018f2 <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	2210      	movs	r2, #16
 8001914:	4013      	ands	r3, r2
 8001916:	d100      	bne.n	800191a <HAL_RCC_OscConfig+0x27e>
 8001918:	e0a1      	b.n	8001a5e <HAL_RCC_OscConfig+0x3c2>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800191a:	69fb      	ldr	r3, [r7, #28]
 800191c:	2b00      	cmp	r3, #0
 800191e:	d140      	bne.n	80019a2 <HAL_RCC_OscConfig+0x306>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001920:	4b2c      	ldr	r3, [pc, #176]	; (80019d4 <HAL_RCC_OscConfig+0x338>)
 8001922:	681a      	ldr	r2, [r3, #0]
 8001924:	2380      	movs	r3, #128	; 0x80
 8001926:	009b      	lsls	r3, r3, #2
 8001928:	4013      	ands	r3, r2
 800192a:	d005      	beq.n	8001938 <HAL_RCC_OscConfig+0x29c>
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	699b      	ldr	r3, [r3, #24]
 8001930:	2b00      	cmp	r3, #0
 8001932:	d101      	bne.n	8001938 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8001934:	2301      	movs	r3, #1
 8001936:	e227      	b.n	8001d88 <HAL_RCC_OscConfig+0x6ec>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001938:	4b26      	ldr	r3, [pc, #152]	; (80019d4 <HAL_RCC_OscConfig+0x338>)
 800193a:	685b      	ldr	r3, [r3, #4]
 800193c:	4a2c      	ldr	r2, [pc, #176]	; (80019f0 <HAL_RCC_OscConfig+0x354>)
 800193e:	4013      	ands	r3, r2
 8001940:	0019      	movs	r1, r3
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	6a1a      	ldr	r2, [r3, #32]
 8001946:	4b23      	ldr	r3, [pc, #140]	; (80019d4 <HAL_RCC_OscConfig+0x338>)
 8001948:	430a      	orrs	r2, r1
 800194a:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800194c:	4b21      	ldr	r3, [pc, #132]	; (80019d4 <HAL_RCC_OscConfig+0x338>)
 800194e:	685b      	ldr	r3, [r3, #4]
 8001950:	021b      	lsls	r3, r3, #8
 8001952:	0a19      	lsrs	r1, r3, #8
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	69db      	ldr	r3, [r3, #28]
 8001958:	061a      	lsls	r2, r3, #24
 800195a:	4b1e      	ldr	r3, [pc, #120]	; (80019d4 <HAL_RCC_OscConfig+0x338>)
 800195c:	430a      	orrs	r2, r1
 800195e:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	6a1b      	ldr	r3, [r3, #32]
 8001964:	0b5b      	lsrs	r3, r3, #13
 8001966:	3301      	adds	r3, #1
 8001968:	2280      	movs	r2, #128	; 0x80
 800196a:	0212      	lsls	r2, r2, #8
 800196c:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 800196e:	4b19      	ldr	r3, [pc, #100]	; (80019d4 <HAL_RCC_OscConfig+0x338>)
 8001970:	68db      	ldr	r3, [r3, #12]
 8001972:	091b      	lsrs	r3, r3, #4
 8001974:	210f      	movs	r1, #15
 8001976:	400b      	ands	r3, r1
 8001978:	491a      	ldr	r1, [pc, #104]	; (80019e4 <HAL_RCC_OscConfig+0x348>)
 800197a:	5ccb      	ldrb	r3, [r1, r3]
 800197c:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800197e:	4b1a      	ldr	r3, [pc, #104]	; (80019e8 <HAL_RCC_OscConfig+0x34c>)
 8001980:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8001982:	4b1a      	ldr	r3, [pc, #104]	; (80019ec <HAL_RCC_OscConfig+0x350>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	2513      	movs	r5, #19
 8001988:	197c      	adds	r4, r7, r5
 800198a:	0018      	movs	r0, r3
 800198c:	f7ff f96e 	bl	8000c6c <HAL_InitTick>
 8001990:	0003      	movs	r3, r0
 8001992:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8001994:	197b      	adds	r3, r7, r5
 8001996:	781b      	ldrb	r3, [r3, #0]
 8001998:	2b00      	cmp	r3, #0
 800199a:	d060      	beq.n	8001a5e <HAL_RCC_OscConfig+0x3c2>
        {
          return status;
 800199c:	197b      	adds	r3, r7, r5
 800199e:	781b      	ldrb	r3, [r3, #0]
 80019a0:	e1f2      	b.n	8001d88 <HAL_RCC_OscConfig+0x6ec>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	699b      	ldr	r3, [r3, #24]
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d03f      	beq.n	8001a2a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80019aa:	4b0a      	ldr	r3, [pc, #40]	; (80019d4 <HAL_RCC_OscConfig+0x338>)
 80019ac:	681a      	ldr	r2, [r3, #0]
 80019ae:	4b09      	ldr	r3, [pc, #36]	; (80019d4 <HAL_RCC_OscConfig+0x338>)
 80019b0:	2180      	movs	r1, #128	; 0x80
 80019b2:	0049      	lsls	r1, r1, #1
 80019b4:	430a      	orrs	r2, r1
 80019b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019b8:	f7ff f99e 	bl	8000cf8 <HAL_GetTick>
 80019bc:	0003      	movs	r3, r0
 80019be:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80019c0:	e018      	b.n	80019f4 <HAL_RCC_OscConfig+0x358>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80019c2:	f7ff f999 	bl	8000cf8 <HAL_GetTick>
 80019c6:	0002      	movs	r2, r0
 80019c8:	697b      	ldr	r3, [r7, #20]
 80019ca:	1ad3      	subs	r3, r2, r3
 80019cc:	2b02      	cmp	r3, #2
 80019ce:	d911      	bls.n	80019f4 <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 80019d0:	2303      	movs	r3, #3
 80019d2:	e1d9      	b.n	8001d88 <HAL_RCC_OscConfig+0x6ec>
 80019d4:	40021000 	.word	0x40021000
 80019d8:	fffeffff 	.word	0xfffeffff
 80019dc:	fffbffff 	.word	0xfffbffff
 80019e0:	ffffe0ff 	.word	0xffffe0ff
 80019e4:	08003dc8 	.word	0x08003dc8
 80019e8:	20000004 	.word	0x20000004
 80019ec:	20000008 	.word	0x20000008
 80019f0:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80019f4:	4bc9      	ldr	r3, [pc, #804]	; (8001d1c <HAL_RCC_OscConfig+0x680>)
 80019f6:	681a      	ldr	r2, [r3, #0]
 80019f8:	2380      	movs	r3, #128	; 0x80
 80019fa:	009b      	lsls	r3, r3, #2
 80019fc:	4013      	ands	r3, r2
 80019fe:	d0e0      	beq.n	80019c2 <HAL_RCC_OscConfig+0x326>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001a00:	4bc6      	ldr	r3, [pc, #792]	; (8001d1c <HAL_RCC_OscConfig+0x680>)
 8001a02:	685b      	ldr	r3, [r3, #4]
 8001a04:	4ac6      	ldr	r2, [pc, #792]	; (8001d20 <HAL_RCC_OscConfig+0x684>)
 8001a06:	4013      	ands	r3, r2
 8001a08:	0019      	movs	r1, r3
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	6a1a      	ldr	r2, [r3, #32]
 8001a0e:	4bc3      	ldr	r3, [pc, #780]	; (8001d1c <HAL_RCC_OscConfig+0x680>)
 8001a10:	430a      	orrs	r2, r1
 8001a12:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001a14:	4bc1      	ldr	r3, [pc, #772]	; (8001d1c <HAL_RCC_OscConfig+0x680>)
 8001a16:	685b      	ldr	r3, [r3, #4]
 8001a18:	021b      	lsls	r3, r3, #8
 8001a1a:	0a19      	lsrs	r1, r3, #8
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	69db      	ldr	r3, [r3, #28]
 8001a20:	061a      	lsls	r2, r3, #24
 8001a22:	4bbe      	ldr	r3, [pc, #760]	; (8001d1c <HAL_RCC_OscConfig+0x680>)
 8001a24:	430a      	orrs	r2, r1
 8001a26:	605a      	str	r2, [r3, #4]
 8001a28:	e019      	b.n	8001a5e <HAL_RCC_OscConfig+0x3c2>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001a2a:	4bbc      	ldr	r3, [pc, #752]	; (8001d1c <HAL_RCC_OscConfig+0x680>)
 8001a2c:	681a      	ldr	r2, [r3, #0]
 8001a2e:	4bbb      	ldr	r3, [pc, #748]	; (8001d1c <HAL_RCC_OscConfig+0x680>)
 8001a30:	49bc      	ldr	r1, [pc, #752]	; (8001d24 <HAL_RCC_OscConfig+0x688>)
 8001a32:	400a      	ands	r2, r1
 8001a34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a36:	f7ff f95f 	bl	8000cf8 <HAL_GetTick>
 8001a3a:	0003      	movs	r3, r0
 8001a3c:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001a3e:	e008      	b.n	8001a52 <HAL_RCC_OscConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001a40:	f7ff f95a 	bl	8000cf8 <HAL_GetTick>
 8001a44:	0002      	movs	r2, r0
 8001a46:	697b      	ldr	r3, [r7, #20]
 8001a48:	1ad3      	subs	r3, r2, r3
 8001a4a:	2b02      	cmp	r3, #2
 8001a4c:	d901      	bls.n	8001a52 <HAL_RCC_OscConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 8001a4e:	2303      	movs	r3, #3
 8001a50:	e19a      	b.n	8001d88 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001a52:	4bb2      	ldr	r3, [pc, #712]	; (8001d1c <HAL_RCC_OscConfig+0x680>)
 8001a54:	681a      	ldr	r2, [r3, #0]
 8001a56:	2380      	movs	r3, #128	; 0x80
 8001a58:	009b      	lsls	r3, r3, #2
 8001a5a:	4013      	ands	r3, r2
 8001a5c:	d1f0      	bne.n	8001a40 <HAL_RCC_OscConfig+0x3a4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	2208      	movs	r2, #8
 8001a64:	4013      	ands	r3, r2
 8001a66:	d036      	beq.n	8001ad6 <HAL_RCC_OscConfig+0x43a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	695b      	ldr	r3, [r3, #20]
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d019      	beq.n	8001aa4 <HAL_RCC_OscConfig+0x408>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a70:	4baa      	ldr	r3, [pc, #680]	; (8001d1c <HAL_RCC_OscConfig+0x680>)
 8001a72:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001a74:	4ba9      	ldr	r3, [pc, #676]	; (8001d1c <HAL_RCC_OscConfig+0x680>)
 8001a76:	2101      	movs	r1, #1
 8001a78:	430a      	orrs	r2, r1
 8001a7a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a7c:	f7ff f93c 	bl	8000cf8 <HAL_GetTick>
 8001a80:	0003      	movs	r3, r0
 8001a82:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001a84:	e008      	b.n	8001a98 <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a86:	f7ff f937 	bl	8000cf8 <HAL_GetTick>
 8001a8a:	0002      	movs	r2, r0
 8001a8c:	697b      	ldr	r3, [r7, #20]
 8001a8e:	1ad3      	subs	r3, r2, r3
 8001a90:	2b02      	cmp	r3, #2
 8001a92:	d901      	bls.n	8001a98 <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 8001a94:	2303      	movs	r3, #3
 8001a96:	e177      	b.n	8001d88 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001a98:	4ba0      	ldr	r3, [pc, #640]	; (8001d1c <HAL_RCC_OscConfig+0x680>)
 8001a9a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001a9c:	2202      	movs	r2, #2
 8001a9e:	4013      	ands	r3, r2
 8001aa0:	d0f1      	beq.n	8001a86 <HAL_RCC_OscConfig+0x3ea>
 8001aa2:	e018      	b.n	8001ad6 <HAL_RCC_OscConfig+0x43a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001aa4:	4b9d      	ldr	r3, [pc, #628]	; (8001d1c <HAL_RCC_OscConfig+0x680>)
 8001aa6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001aa8:	4b9c      	ldr	r3, [pc, #624]	; (8001d1c <HAL_RCC_OscConfig+0x680>)
 8001aaa:	2101      	movs	r1, #1
 8001aac:	438a      	bics	r2, r1
 8001aae:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ab0:	f7ff f922 	bl	8000cf8 <HAL_GetTick>
 8001ab4:	0003      	movs	r3, r0
 8001ab6:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001ab8:	e008      	b.n	8001acc <HAL_RCC_OscConfig+0x430>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001aba:	f7ff f91d 	bl	8000cf8 <HAL_GetTick>
 8001abe:	0002      	movs	r2, r0
 8001ac0:	697b      	ldr	r3, [r7, #20]
 8001ac2:	1ad3      	subs	r3, r2, r3
 8001ac4:	2b02      	cmp	r3, #2
 8001ac6:	d901      	bls.n	8001acc <HAL_RCC_OscConfig+0x430>
        {
          return HAL_TIMEOUT;
 8001ac8:	2303      	movs	r3, #3
 8001aca:	e15d      	b.n	8001d88 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001acc:	4b93      	ldr	r3, [pc, #588]	; (8001d1c <HAL_RCC_OscConfig+0x680>)
 8001ace:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001ad0:	2202      	movs	r2, #2
 8001ad2:	4013      	ands	r3, r2
 8001ad4:	d1f1      	bne.n	8001aba <HAL_RCC_OscConfig+0x41e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	2204      	movs	r2, #4
 8001adc:	4013      	ands	r3, r2
 8001ade:	d100      	bne.n	8001ae2 <HAL_RCC_OscConfig+0x446>
 8001ae0:	e0ae      	b.n	8001c40 <HAL_RCC_OscConfig+0x5a4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ae2:	2023      	movs	r0, #35	; 0x23
 8001ae4:	183b      	adds	r3, r7, r0
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001aea:	4b8c      	ldr	r3, [pc, #560]	; (8001d1c <HAL_RCC_OscConfig+0x680>)
 8001aec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001aee:	2380      	movs	r3, #128	; 0x80
 8001af0:	055b      	lsls	r3, r3, #21
 8001af2:	4013      	ands	r3, r2
 8001af4:	d109      	bne.n	8001b0a <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001af6:	4b89      	ldr	r3, [pc, #548]	; (8001d1c <HAL_RCC_OscConfig+0x680>)
 8001af8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001afa:	4b88      	ldr	r3, [pc, #544]	; (8001d1c <HAL_RCC_OscConfig+0x680>)
 8001afc:	2180      	movs	r1, #128	; 0x80
 8001afe:	0549      	lsls	r1, r1, #21
 8001b00:	430a      	orrs	r2, r1
 8001b02:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8001b04:	183b      	adds	r3, r7, r0
 8001b06:	2201      	movs	r2, #1
 8001b08:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b0a:	4b87      	ldr	r3, [pc, #540]	; (8001d28 <HAL_RCC_OscConfig+0x68c>)
 8001b0c:	681a      	ldr	r2, [r3, #0]
 8001b0e:	2380      	movs	r3, #128	; 0x80
 8001b10:	005b      	lsls	r3, r3, #1
 8001b12:	4013      	ands	r3, r2
 8001b14:	d11a      	bne.n	8001b4c <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001b16:	4b84      	ldr	r3, [pc, #528]	; (8001d28 <HAL_RCC_OscConfig+0x68c>)
 8001b18:	681a      	ldr	r2, [r3, #0]
 8001b1a:	4b83      	ldr	r3, [pc, #524]	; (8001d28 <HAL_RCC_OscConfig+0x68c>)
 8001b1c:	2180      	movs	r1, #128	; 0x80
 8001b1e:	0049      	lsls	r1, r1, #1
 8001b20:	430a      	orrs	r2, r1
 8001b22:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b24:	f7ff f8e8 	bl	8000cf8 <HAL_GetTick>
 8001b28:	0003      	movs	r3, r0
 8001b2a:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b2c:	e008      	b.n	8001b40 <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b2e:	f7ff f8e3 	bl	8000cf8 <HAL_GetTick>
 8001b32:	0002      	movs	r2, r0
 8001b34:	697b      	ldr	r3, [r7, #20]
 8001b36:	1ad3      	subs	r3, r2, r3
 8001b38:	2b64      	cmp	r3, #100	; 0x64
 8001b3a:	d901      	bls.n	8001b40 <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 8001b3c:	2303      	movs	r3, #3
 8001b3e:	e123      	b.n	8001d88 <HAL_RCC_OscConfig+0x6ec>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b40:	4b79      	ldr	r3, [pc, #484]	; (8001d28 <HAL_RCC_OscConfig+0x68c>)
 8001b42:	681a      	ldr	r2, [r3, #0]
 8001b44:	2380      	movs	r3, #128	; 0x80
 8001b46:	005b      	lsls	r3, r3, #1
 8001b48:	4013      	ands	r3, r2
 8001b4a:	d0f0      	beq.n	8001b2e <HAL_RCC_OscConfig+0x492>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	689a      	ldr	r2, [r3, #8]
 8001b50:	2380      	movs	r3, #128	; 0x80
 8001b52:	005b      	lsls	r3, r3, #1
 8001b54:	429a      	cmp	r2, r3
 8001b56:	d107      	bne.n	8001b68 <HAL_RCC_OscConfig+0x4cc>
 8001b58:	4b70      	ldr	r3, [pc, #448]	; (8001d1c <HAL_RCC_OscConfig+0x680>)
 8001b5a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001b5c:	4b6f      	ldr	r3, [pc, #444]	; (8001d1c <HAL_RCC_OscConfig+0x680>)
 8001b5e:	2180      	movs	r1, #128	; 0x80
 8001b60:	0049      	lsls	r1, r1, #1
 8001b62:	430a      	orrs	r2, r1
 8001b64:	651a      	str	r2, [r3, #80]	; 0x50
 8001b66:	e031      	b.n	8001bcc <HAL_RCC_OscConfig+0x530>
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	689b      	ldr	r3, [r3, #8]
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d10c      	bne.n	8001b8a <HAL_RCC_OscConfig+0x4ee>
 8001b70:	4b6a      	ldr	r3, [pc, #424]	; (8001d1c <HAL_RCC_OscConfig+0x680>)
 8001b72:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001b74:	4b69      	ldr	r3, [pc, #420]	; (8001d1c <HAL_RCC_OscConfig+0x680>)
 8001b76:	496b      	ldr	r1, [pc, #428]	; (8001d24 <HAL_RCC_OscConfig+0x688>)
 8001b78:	400a      	ands	r2, r1
 8001b7a:	651a      	str	r2, [r3, #80]	; 0x50
 8001b7c:	4b67      	ldr	r3, [pc, #412]	; (8001d1c <HAL_RCC_OscConfig+0x680>)
 8001b7e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001b80:	4b66      	ldr	r3, [pc, #408]	; (8001d1c <HAL_RCC_OscConfig+0x680>)
 8001b82:	496a      	ldr	r1, [pc, #424]	; (8001d2c <HAL_RCC_OscConfig+0x690>)
 8001b84:	400a      	ands	r2, r1
 8001b86:	651a      	str	r2, [r3, #80]	; 0x50
 8001b88:	e020      	b.n	8001bcc <HAL_RCC_OscConfig+0x530>
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	689a      	ldr	r2, [r3, #8]
 8001b8e:	23a0      	movs	r3, #160	; 0xa0
 8001b90:	00db      	lsls	r3, r3, #3
 8001b92:	429a      	cmp	r2, r3
 8001b94:	d10e      	bne.n	8001bb4 <HAL_RCC_OscConfig+0x518>
 8001b96:	4b61      	ldr	r3, [pc, #388]	; (8001d1c <HAL_RCC_OscConfig+0x680>)
 8001b98:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001b9a:	4b60      	ldr	r3, [pc, #384]	; (8001d1c <HAL_RCC_OscConfig+0x680>)
 8001b9c:	2180      	movs	r1, #128	; 0x80
 8001b9e:	00c9      	lsls	r1, r1, #3
 8001ba0:	430a      	orrs	r2, r1
 8001ba2:	651a      	str	r2, [r3, #80]	; 0x50
 8001ba4:	4b5d      	ldr	r3, [pc, #372]	; (8001d1c <HAL_RCC_OscConfig+0x680>)
 8001ba6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001ba8:	4b5c      	ldr	r3, [pc, #368]	; (8001d1c <HAL_RCC_OscConfig+0x680>)
 8001baa:	2180      	movs	r1, #128	; 0x80
 8001bac:	0049      	lsls	r1, r1, #1
 8001bae:	430a      	orrs	r2, r1
 8001bb0:	651a      	str	r2, [r3, #80]	; 0x50
 8001bb2:	e00b      	b.n	8001bcc <HAL_RCC_OscConfig+0x530>
 8001bb4:	4b59      	ldr	r3, [pc, #356]	; (8001d1c <HAL_RCC_OscConfig+0x680>)
 8001bb6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001bb8:	4b58      	ldr	r3, [pc, #352]	; (8001d1c <HAL_RCC_OscConfig+0x680>)
 8001bba:	495a      	ldr	r1, [pc, #360]	; (8001d24 <HAL_RCC_OscConfig+0x688>)
 8001bbc:	400a      	ands	r2, r1
 8001bbe:	651a      	str	r2, [r3, #80]	; 0x50
 8001bc0:	4b56      	ldr	r3, [pc, #344]	; (8001d1c <HAL_RCC_OscConfig+0x680>)
 8001bc2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001bc4:	4b55      	ldr	r3, [pc, #340]	; (8001d1c <HAL_RCC_OscConfig+0x680>)
 8001bc6:	4959      	ldr	r1, [pc, #356]	; (8001d2c <HAL_RCC_OscConfig+0x690>)
 8001bc8:	400a      	ands	r2, r1
 8001bca:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	689b      	ldr	r3, [r3, #8]
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d015      	beq.n	8001c00 <HAL_RCC_OscConfig+0x564>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bd4:	f7ff f890 	bl	8000cf8 <HAL_GetTick>
 8001bd8:	0003      	movs	r3, r0
 8001bda:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001bdc:	e009      	b.n	8001bf2 <HAL_RCC_OscConfig+0x556>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001bde:	f7ff f88b 	bl	8000cf8 <HAL_GetTick>
 8001be2:	0002      	movs	r2, r0
 8001be4:	697b      	ldr	r3, [r7, #20]
 8001be6:	1ad3      	subs	r3, r2, r3
 8001be8:	4a51      	ldr	r2, [pc, #324]	; (8001d30 <HAL_RCC_OscConfig+0x694>)
 8001bea:	4293      	cmp	r3, r2
 8001bec:	d901      	bls.n	8001bf2 <HAL_RCC_OscConfig+0x556>
        {
          return HAL_TIMEOUT;
 8001bee:	2303      	movs	r3, #3
 8001bf0:	e0ca      	b.n	8001d88 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001bf2:	4b4a      	ldr	r3, [pc, #296]	; (8001d1c <HAL_RCC_OscConfig+0x680>)
 8001bf4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001bf6:	2380      	movs	r3, #128	; 0x80
 8001bf8:	009b      	lsls	r3, r3, #2
 8001bfa:	4013      	ands	r3, r2
 8001bfc:	d0ef      	beq.n	8001bde <HAL_RCC_OscConfig+0x542>
 8001bfe:	e014      	b.n	8001c2a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c00:	f7ff f87a 	bl	8000cf8 <HAL_GetTick>
 8001c04:	0003      	movs	r3, r0
 8001c06:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001c08:	e009      	b.n	8001c1e <HAL_RCC_OscConfig+0x582>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001c0a:	f7ff f875 	bl	8000cf8 <HAL_GetTick>
 8001c0e:	0002      	movs	r2, r0
 8001c10:	697b      	ldr	r3, [r7, #20]
 8001c12:	1ad3      	subs	r3, r2, r3
 8001c14:	4a46      	ldr	r2, [pc, #280]	; (8001d30 <HAL_RCC_OscConfig+0x694>)
 8001c16:	4293      	cmp	r3, r2
 8001c18:	d901      	bls.n	8001c1e <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
 8001c1a:	2303      	movs	r3, #3
 8001c1c:	e0b4      	b.n	8001d88 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001c1e:	4b3f      	ldr	r3, [pc, #252]	; (8001d1c <HAL_RCC_OscConfig+0x680>)
 8001c20:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001c22:	2380      	movs	r3, #128	; 0x80
 8001c24:	009b      	lsls	r3, r3, #2
 8001c26:	4013      	ands	r3, r2
 8001c28:	d1ef      	bne.n	8001c0a <HAL_RCC_OscConfig+0x56e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001c2a:	2323      	movs	r3, #35	; 0x23
 8001c2c:	18fb      	adds	r3, r7, r3
 8001c2e:	781b      	ldrb	r3, [r3, #0]
 8001c30:	2b01      	cmp	r3, #1
 8001c32:	d105      	bne.n	8001c40 <HAL_RCC_OscConfig+0x5a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c34:	4b39      	ldr	r3, [pc, #228]	; (8001d1c <HAL_RCC_OscConfig+0x680>)
 8001c36:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001c38:	4b38      	ldr	r3, [pc, #224]	; (8001d1c <HAL_RCC_OscConfig+0x680>)
 8001c3a:	493e      	ldr	r1, [pc, #248]	; (8001d34 <HAL_RCC_OscConfig+0x698>)
 8001c3c:	400a      	ands	r2, r1
 8001c3e:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d100      	bne.n	8001c4a <HAL_RCC_OscConfig+0x5ae>
 8001c48:	e09d      	b.n	8001d86 <HAL_RCC_OscConfig+0x6ea>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c4a:	69fb      	ldr	r3, [r7, #28]
 8001c4c:	2b0c      	cmp	r3, #12
 8001c4e:	d100      	bne.n	8001c52 <HAL_RCC_OscConfig+0x5b6>
 8001c50:	e076      	b.n	8001d40 <HAL_RCC_OscConfig+0x6a4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c56:	2b02      	cmp	r3, #2
 8001c58:	d145      	bne.n	8001ce6 <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c5a:	4b30      	ldr	r3, [pc, #192]	; (8001d1c <HAL_RCC_OscConfig+0x680>)
 8001c5c:	681a      	ldr	r2, [r3, #0]
 8001c5e:	4b2f      	ldr	r3, [pc, #188]	; (8001d1c <HAL_RCC_OscConfig+0x680>)
 8001c60:	4935      	ldr	r1, [pc, #212]	; (8001d38 <HAL_RCC_OscConfig+0x69c>)
 8001c62:	400a      	ands	r2, r1
 8001c64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c66:	f7ff f847 	bl	8000cf8 <HAL_GetTick>
 8001c6a:	0003      	movs	r3, r0
 8001c6c:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001c6e:	e008      	b.n	8001c82 <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c70:	f7ff f842 	bl	8000cf8 <HAL_GetTick>
 8001c74:	0002      	movs	r2, r0
 8001c76:	697b      	ldr	r3, [r7, #20]
 8001c78:	1ad3      	subs	r3, r2, r3
 8001c7a:	2b02      	cmp	r3, #2
 8001c7c:	d901      	bls.n	8001c82 <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 8001c7e:	2303      	movs	r3, #3
 8001c80:	e082      	b.n	8001d88 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001c82:	4b26      	ldr	r3, [pc, #152]	; (8001d1c <HAL_RCC_OscConfig+0x680>)
 8001c84:	681a      	ldr	r2, [r3, #0]
 8001c86:	2380      	movs	r3, #128	; 0x80
 8001c88:	049b      	lsls	r3, r3, #18
 8001c8a:	4013      	ands	r3, r2
 8001c8c:	d1f0      	bne.n	8001c70 <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c8e:	4b23      	ldr	r3, [pc, #140]	; (8001d1c <HAL_RCC_OscConfig+0x680>)
 8001c90:	68db      	ldr	r3, [r3, #12]
 8001c92:	4a2a      	ldr	r2, [pc, #168]	; (8001d3c <HAL_RCC_OscConfig+0x6a0>)
 8001c94:	4013      	ands	r3, r2
 8001c96:	0019      	movs	r1, r3
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ca0:	431a      	orrs	r2, r3
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ca6:	431a      	orrs	r2, r3
 8001ca8:	4b1c      	ldr	r3, [pc, #112]	; (8001d1c <HAL_RCC_OscConfig+0x680>)
 8001caa:	430a      	orrs	r2, r1
 8001cac:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001cae:	4b1b      	ldr	r3, [pc, #108]	; (8001d1c <HAL_RCC_OscConfig+0x680>)
 8001cb0:	681a      	ldr	r2, [r3, #0]
 8001cb2:	4b1a      	ldr	r3, [pc, #104]	; (8001d1c <HAL_RCC_OscConfig+0x680>)
 8001cb4:	2180      	movs	r1, #128	; 0x80
 8001cb6:	0449      	lsls	r1, r1, #17
 8001cb8:	430a      	orrs	r2, r1
 8001cba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cbc:	f7ff f81c 	bl	8000cf8 <HAL_GetTick>
 8001cc0:	0003      	movs	r3, r0
 8001cc2:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001cc4:	e008      	b.n	8001cd8 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001cc6:	f7ff f817 	bl	8000cf8 <HAL_GetTick>
 8001cca:	0002      	movs	r2, r0
 8001ccc:	697b      	ldr	r3, [r7, #20]
 8001cce:	1ad3      	subs	r3, r2, r3
 8001cd0:	2b02      	cmp	r3, #2
 8001cd2:	d901      	bls.n	8001cd8 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8001cd4:	2303      	movs	r3, #3
 8001cd6:	e057      	b.n	8001d88 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001cd8:	4b10      	ldr	r3, [pc, #64]	; (8001d1c <HAL_RCC_OscConfig+0x680>)
 8001cda:	681a      	ldr	r2, [r3, #0]
 8001cdc:	2380      	movs	r3, #128	; 0x80
 8001cde:	049b      	lsls	r3, r3, #18
 8001ce0:	4013      	ands	r3, r2
 8001ce2:	d0f0      	beq.n	8001cc6 <HAL_RCC_OscConfig+0x62a>
 8001ce4:	e04f      	b.n	8001d86 <HAL_RCC_OscConfig+0x6ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ce6:	4b0d      	ldr	r3, [pc, #52]	; (8001d1c <HAL_RCC_OscConfig+0x680>)
 8001ce8:	681a      	ldr	r2, [r3, #0]
 8001cea:	4b0c      	ldr	r3, [pc, #48]	; (8001d1c <HAL_RCC_OscConfig+0x680>)
 8001cec:	4912      	ldr	r1, [pc, #72]	; (8001d38 <HAL_RCC_OscConfig+0x69c>)
 8001cee:	400a      	ands	r2, r1
 8001cf0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cf2:	f7ff f801 	bl	8000cf8 <HAL_GetTick>
 8001cf6:	0003      	movs	r3, r0
 8001cf8:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001cfa:	e008      	b.n	8001d0e <HAL_RCC_OscConfig+0x672>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001cfc:	f7fe fffc 	bl	8000cf8 <HAL_GetTick>
 8001d00:	0002      	movs	r2, r0
 8001d02:	697b      	ldr	r3, [r7, #20]
 8001d04:	1ad3      	subs	r3, r2, r3
 8001d06:	2b02      	cmp	r3, #2
 8001d08:	d901      	bls.n	8001d0e <HAL_RCC_OscConfig+0x672>
          {
            return HAL_TIMEOUT;
 8001d0a:	2303      	movs	r3, #3
 8001d0c:	e03c      	b.n	8001d88 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001d0e:	4b03      	ldr	r3, [pc, #12]	; (8001d1c <HAL_RCC_OscConfig+0x680>)
 8001d10:	681a      	ldr	r2, [r3, #0]
 8001d12:	2380      	movs	r3, #128	; 0x80
 8001d14:	049b      	lsls	r3, r3, #18
 8001d16:	4013      	ands	r3, r2
 8001d18:	d1f0      	bne.n	8001cfc <HAL_RCC_OscConfig+0x660>
 8001d1a:	e034      	b.n	8001d86 <HAL_RCC_OscConfig+0x6ea>
 8001d1c:	40021000 	.word	0x40021000
 8001d20:	ffff1fff 	.word	0xffff1fff
 8001d24:	fffffeff 	.word	0xfffffeff
 8001d28:	40007000 	.word	0x40007000
 8001d2c:	fffffbff 	.word	0xfffffbff
 8001d30:	00001388 	.word	0x00001388
 8001d34:	efffffff 	.word	0xefffffff
 8001d38:	feffffff 	.word	0xfeffffff
 8001d3c:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d44:	2b01      	cmp	r3, #1
 8001d46:	d101      	bne.n	8001d4c <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
 8001d48:	2301      	movs	r3, #1
 8001d4a:	e01d      	b.n	8001d88 <HAL_RCC_OscConfig+0x6ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001d4c:	4b10      	ldr	r3, [pc, #64]	; (8001d90 <HAL_RCC_OscConfig+0x6f4>)
 8001d4e:	68db      	ldr	r3, [r3, #12]
 8001d50:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d52:	69ba      	ldr	r2, [r7, #24]
 8001d54:	2380      	movs	r3, #128	; 0x80
 8001d56:	025b      	lsls	r3, r3, #9
 8001d58:	401a      	ands	r2, r3
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d5e:	429a      	cmp	r2, r3
 8001d60:	d10f      	bne.n	8001d82 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001d62:	69ba      	ldr	r2, [r7, #24]
 8001d64:	23f0      	movs	r3, #240	; 0xf0
 8001d66:	039b      	lsls	r3, r3, #14
 8001d68:	401a      	ands	r2, r3
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d6e:	429a      	cmp	r2, r3
 8001d70:	d107      	bne.n	8001d82 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8001d72:	69ba      	ldr	r2, [r7, #24]
 8001d74:	23c0      	movs	r3, #192	; 0xc0
 8001d76:	041b      	lsls	r3, r3, #16
 8001d78:	401a      	ands	r2, r3
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001d7e:	429a      	cmp	r2, r3
 8001d80:	d001      	beq.n	8001d86 <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_ERROR;
 8001d82:	2301      	movs	r3, #1
 8001d84:	e000      	b.n	8001d88 <HAL_RCC_OscConfig+0x6ec>
        }
      }
    }
  }
  return HAL_OK;
 8001d86:	2300      	movs	r3, #0
}
 8001d88:	0018      	movs	r0, r3
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	b00a      	add	sp, #40	; 0x28
 8001d8e:	bdb0      	pop	{r4, r5, r7, pc}
 8001d90:	40021000 	.word	0x40021000

08001d94 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d94:	b5b0      	push	{r4, r5, r7, lr}
 8001d96:	b084      	sub	sp, #16
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
 8001d9c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d101      	bne.n	8001da8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001da4:	2301      	movs	r3, #1
 8001da6:	e128      	b.n	8001ffa <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001da8:	4b96      	ldr	r3, [pc, #600]	; (8002004 <HAL_RCC_ClockConfig+0x270>)
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	2201      	movs	r2, #1
 8001dae:	4013      	ands	r3, r2
 8001db0:	683a      	ldr	r2, [r7, #0]
 8001db2:	429a      	cmp	r2, r3
 8001db4:	d91e      	bls.n	8001df4 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001db6:	4b93      	ldr	r3, [pc, #588]	; (8002004 <HAL_RCC_ClockConfig+0x270>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	2201      	movs	r2, #1
 8001dbc:	4393      	bics	r3, r2
 8001dbe:	0019      	movs	r1, r3
 8001dc0:	4b90      	ldr	r3, [pc, #576]	; (8002004 <HAL_RCC_ClockConfig+0x270>)
 8001dc2:	683a      	ldr	r2, [r7, #0]
 8001dc4:	430a      	orrs	r2, r1
 8001dc6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001dc8:	f7fe ff96 	bl	8000cf8 <HAL_GetTick>
 8001dcc:	0003      	movs	r3, r0
 8001dce:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001dd0:	e009      	b.n	8001de6 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001dd2:	f7fe ff91 	bl	8000cf8 <HAL_GetTick>
 8001dd6:	0002      	movs	r2, r0
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	1ad3      	subs	r3, r2, r3
 8001ddc:	4a8a      	ldr	r2, [pc, #552]	; (8002008 <HAL_RCC_ClockConfig+0x274>)
 8001dde:	4293      	cmp	r3, r2
 8001de0:	d901      	bls.n	8001de6 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001de2:	2303      	movs	r3, #3
 8001de4:	e109      	b.n	8001ffa <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001de6:	4b87      	ldr	r3, [pc, #540]	; (8002004 <HAL_RCC_ClockConfig+0x270>)
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	2201      	movs	r2, #1
 8001dec:	4013      	ands	r3, r2
 8001dee:	683a      	ldr	r2, [r7, #0]
 8001df0:	429a      	cmp	r2, r3
 8001df2:	d1ee      	bne.n	8001dd2 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	2202      	movs	r2, #2
 8001dfa:	4013      	ands	r3, r2
 8001dfc:	d009      	beq.n	8001e12 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001dfe:	4b83      	ldr	r3, [pc, #524]	; (800200c <HAL_RCC_ClockConfig+0x278>)
 8001e00:	68db      	ldr	r3, [r3, #12]
 8001e02:	22f0      	movs	r2, #240	; 0xf0
 8001e04:	4393      	bics	r3, r2
 8001e06:	0019      	movs	r1, r3
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	689a      	ldr	r2, [r3, #8]
 8001e0c:	4b7f      	ldr	r3, [pc, #508]	; (800200c <HAL_RCC_ClockConfig+0x278>)
 8001e0e:	430a      	orrs	r2, r1
 8001e10:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	2201      	movs	r2, #1
 8001e18:	4013      	ands	r3, r2
 8001e1a:	d100      	bne.n	8001e1e <HAL_RCC_ClockConfig+0x8a>
 8001e1c:	e089      	b.n	8001f32 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	685b      	ldr	r3, [r3, #4]
 8001e22:	2b02      	cmp	r3, #2
 8001e24:	d107      	bne.n	8001e36 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001e26:	4b79      	ldr	r3, [pc, #484]	; (800200c <HAL_RCC_ClockConfig+0x278>)
 8001e28:	681a      	ldr	r2, [r3, #0]
 8001e2a:	2380      	movs	r3, #128	; 0x80
 8001e2c:	029b      	lsls	r3, r3, #10
 8001e2e:	4013      	ands	r3, r2
 8001e30:	d120      	bne.n	8001e74 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001e32:	2301      	movs	r3, #1
 8001e34:	e0e1      	b.n	8001ffa <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	685b      	ldr	r3, [r3, #4]
 8001e3a:	2b03      	cmp	r3, #3
 8001e3c:	d107      	bne.n	8001e4e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001e3e:	4b73      	ldr	r3, [pc, #460]	; (800200c <HAL_RCC_ClockConfig+0x278>)
 8001e40:	681a      	ldr	r2, [r3, #0]
 8001e42:	2380      	movs	r3, #128	; 0x80
 8001e44:	049b      	lsls	r3, r3, #18
 8001e46:	4013      	ands	r3, r2
 8001e48:	d114      	bne.n	8001e74 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	e0d5      	b.n	8001ffa <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	685b      	ldr	r3, [r3, #4]
 8001e52:	2b01      	cmp	r3, #1
 8001e54:	d106      	bne.n	8001e64 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001e56:	4b6d      	ldr	r3, [pc, #436]	; (800200c <HAL_RCC_ClockConfig+0x278>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	2204      	movs	r2, #4
 8001e5c:	4013      	ands	r3, r2
 8001e5e:	d109      	bne.n	8001e74 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001e60:	2301      	movs	r3, #1
 8001e62:	e0ca      	b.n	8001ffa <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001e64:	4b69      	ldr	r3, [pc, #420]	; (800200c <HAL_RCC_ClockConfig+0x278>)
 8001e66:	681a      	ldr	r2, [r3, #0]
 8001e68:	2380      	movs	r3, #128	; 0x80
 8001e6a:	009b      	lsls	r3, r3, #2
 8001e6c:	4013      	ands	r3, r2
 8001e6e:	d101      	bne.n	8001e74 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001e70:	2301      	movs	r3, #1
 8001e72:	e0c2      	b.n	8001ffa <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e74:	4b65      	ldr	r3, [pc, #404]	; (800200c <HAL_RCC_ClockConfig+0x278>)
 8001e76:	68db      	ldr	r3, [r3, #12]
 8001e78:	2203      	movs	r2, #3
 8001e7a:	4393      	bics	r3, r2
 8001e7c:	0019      	movs	r1, r3
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	685a      	ldr	r2, [r3, #4]
 8001e82:	4b62      	ldr	r3, [pc, #392]	; (800200c <HAL_RCC_ClockConfig+0x278>)
 8001e84:	430a      	orrs	r2, r1
 8001e86:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001e88:	f7fe ff36 	bl	8000cf8 <HAL_GetTick>
 8001e8c:	0003      	movs	r3, r0
 8001e8e:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	685b      	ldr	r3, [r3, #4]
 8001e94:	2b02      	cmp	r3, #2
 8001e96:	d111      	bne.n	8001ebc <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001e98:	e009      	b.n	8001eae <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e9a:	f7fe ff2d 	bl	8000cf8 <HAL_GetTick>
 8001e9e:	0002      	movs	r2, r0
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	1ad3      	subs	r3, r2, r3
 8001ea4:	4a58      	ldr	r2, [pc, #352]	; (8002008 <HAL_RCC_ClockConfig+0x274>)
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	d901      	bls.n	8001eae <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8001eaa:	2303      	movs	r3, #3
 8001eac:	e0a5      	b.n	8001ffa <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001eae:	4b57      	ldr	r3, [pc, #348]	; (800200c <HAL_RCC_ClockConfig+0x278>)
 8001eb0:	68db      	ldr	r3, [r3, #12]
 8001eb2:	220c      	movs	r2, #12
 8001eb4:	4013      	ands	r3, r2
 8001eb6:	2b08      	cmp	r3, #8
 8001eb8:	d1ef      	bne.n	8001e9a <HAL_RCC_ClockConfig+0x106>
 8001eba:	e03a      	b.n	8001f32 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	685b      	ldr	r3, [r3, #4]
 8001ec0:	2b03      	cmp	r3, #3
 8001ec2:	d111      	bne.n	8001ee8 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ec4:	e009      	b.n	8001eda <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ec6:	f7fe ff17 	bl	8000cf8 <HAL_GetTick>
 8001eca:	0002      	movs	r2, r0
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	1ad3      	subs	r3, r2, r3
 8001ed0:	4a4d      	ldr	r2, [pc, #308]	; (8002008 <HAL_RCC_ClockConfig+0x274>)
 8001ed2:	4293      	cmp	r3, r2
 8001ed4:	d901      	bls.n	8001eda <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8001ed6:	2303      	movs	r3, #3
 8001ed8:	e08f      	b.n	8001ffa <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001eda:	4b4c      	ldr	r3, [pc, #304]	; (800200c <HAL_RCC_ClockConfig+0x278>)
 8001edc:	68db      	ldr	r3, [r3, #12]
 8001ede:	220c      	movs	r2, #12
 8001ee0:	4013      	ands	r3, r2
 8001ee2:	2b0c      	cmp	r3, #12
 8001ee4:	d1ef      	bne.n	8001ec6 <HAL_RCC_ClockConfig+0x132>
 8001ee6:	e024      	b.n	8001f32 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	685b      	ldr	r3, [r3, #4]
 8001eec:	2b01      	cmp	r3, #1
 8001eee:	d11b      	bne.n	8001f28 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001ef0:	e009      	b.n	8001f06 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ef2:	f7fe ff01 	bl	8000cf8 <HAL_GetTick>
 8001ef6:	0002      	movs	r2, r0
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	1ad3      	subs	r3, r2, r3
 8001efc:	4a42      	ldr	r2, [pc, #264]	; (8002008 <HAL_RCC_ClockConfig+0x274>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d901      	bls.n	8001f06 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8001f02:	2303      	movs	r3, #3
 8001f04:	e079      	b.n	8001ffa <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001f06:	4b41      	ldr	r3, [pc, #260]	; (800200c <HAL_RCC_ClockConfig+0x278>)
 8001f08:	68db      	ldr	r3, [r3, #12]
 8001f0a:	220c      	movs	r2, #12
 8001f0c:	4013      	ands	r3, r2
 8001f0e:	2b04      	cmp	r3, #4
 8001f10:	d1ef      	bne.n	8001ef2 <HAL_RCC_ClockConfig+0x15e>
 8001f12:	e00e      	b.n	8001f32 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f14:	f7fe fef0 	bl	8000cf8 <HAL_GetTick>
 8001f18:	0002      	movs	r2, r0
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	1ad3      	subs	r3, r2, r3
 8001f1e:	4a3a      	ldr	r2, [pc, #232]	; (8002008 <HAL_RCC_ClockConfig+0x274>)
 8001f20:	4293      	cmp	r3, r2
 8001f22:	d901      	bls.n	8001f28 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8001f24:	2303      	movs	r3, #3
 8001f26:	e068      	b.n	8001ffa <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001f28:	4b38      	ldr	r3, [pc, #224]	; (800200c <HAL_RCC_ClockConfig+0x278>)
 8001f2a:	68db      	ldr	r3, [r3, #12]
 8001f2c:	220c      	movs	r2, #12
 8001f2e:	4013      	ands	r3, r2
 8001f30:	d1f0      	bne.n	8001f14 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001f32:	4b34      	ldr	r3, [pc, #208]	; (8002004 <HAL_RCC_ClockConfig+0x270>)
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	2201      	movs	r2, #1
 8001f38:	4013      	ands	r3, r2
 8001f3a:	683a      	ldr	r2, [r7, #0]
 8001f3c:	429a      	cmp	r2, r3
 8001f3e:	d21e      	bcs.n	8001f7e <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f40:	4b30      	ldr	r3, [pc, #192]	; (8002004 <HAL_RCC_ClockConfig+0x270>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	2201      	movs	r2, #1
 8001f46:	4393      	bics	r3, r2
 8001f48:	0019      	movs	r1, r3
 8001f4a:	4b2e      	ldr	r3, [pc, #184]	; (8002004 <HAL_RCC_ClockConfig+0x270>)
 8001f4c:	683a      	ldr	r2, [r7, #0]
 8001f4e:	430a      	orrs	r2, r1
 8001f50:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001f52:	f7fe fed1 	bl	8000cf8 <HAL_GetTick>
 8001f56:	0003      	movs	r3, r0
 8001f58:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f5a:	e009      	b.n	8001f70 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f5c:	f7fe fecc 	bl	8000cf8 <HAL_GetTick>
 8001f60:	0002      	movs	r2, r0
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	1ad3      	subs	r3, r2, r3
 8001f66:	4a28      	ldr	r2, [pc, #160]	; (8002008 <HAL_RCC_ClockConfig+0x274>)
 8001f68:	4293      	cmp	r3, r2
 8001f6a:	d901      	bls.n	8001f70 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8001f6c:	2303      	movs	r3, #3
 8001f6e:	e044      	b.n	8001ffa <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f70:	4b24      	ldr	r3, [pc, #144]	; (8002004 <HAL_RCC_ClockConfig+0x270>)
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	2201      	movs	r2, #1
 8001f76:	4013      	ands	r3, r2
 8001f78:	683a      	ldr	r2, [r7, #0]
 8001f7a:	429a      	cmp	r2, r3
 8001f7c:	d1ee      	bne.n	8001f5c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	2204      	movs	r2, #4
 8001f84:	4013      	ands	r3, r2
 8001f86:	d009      	beq.n	8001f9c <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f88:	4b20      	ldr	r3, [pc, #128]	; (800200c <HAL_RCC_ClockConfig+0x278>)
 8001f8a:	68db      	ldr	r3, [r3, #12]
 8001f8c:	4a20      	ldr	r2, [pc, #128]	; (8002010 <HAL_RCC_ClockConfig+0x27c>)
 8001f8e:	4013      	ands	r3, r2
 8001f90:	0019      	movs	r1, r3
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	68da      	ldr	r2, [r3, #12]
 8001f96:	4b1d      	ldr	r3, [pc, #116]	; (800200c <HAL_RCC_ClockConfig+0x278>)
 8001f98:	430a      	orrs	r2, r1
 8001f9a:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	2208      	movs	r2, #8
 8001fa2:	4013      	ands	r3, r2
 8001fa4:	d00a      	beq.n	8001fbc <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001fa6:	4b19      	ldr	r3, [pc, #100]	; (800200c <HAL_RCC_ClockConfig+0x278>)
 8001fa8:	68db      	ldr	r3, [r3, #12]
 8001faa:	4a1a      	ldr	r2, [pc, #104]	; (8002014 <HAL_RCC_ClockConfig+0x280>)
 8001fac:	4013      	ands	r3, r2
 8001fae:	0019      	movs	r1, r3
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	691b      	ldr	r3, [r3, #16]
 8001fb4:	00da      	lsls	r2, r3, #3
 8001fb6:	4b15      	ldr	r3, [pc, #84]	; (800200c <HAL_RCC_ClockConfig+0x278>)
 8001fb8:	430a      	orrs	r2, r1
 8001fba:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001fbc:	f000 f832 	bl	8002024 <HAL_RCC_GetSysClockFreq>
 8001fc0:	0001      	movs	r1, r0
 8001fc2:	4b12      	ldr	r3, [pc, #72]	; (800200c <HAL_RCC_ClockConfig+0x278>)
 8001fc4:	68db      	ldr	r3, [r3, #12]
 8001fc6:	091b      	lsrs	r3, r3, #4
 8001fc8:	220f      	movs	r2, #15
 8001fca:	4013      	ands	r3, r2
 8001fcc:	4a12      	ldr	r2, [pc, #72]	; (8002018 <HAL_RCC_ClockConfig+0x284>)
 8001fce:	5cd3      	ldrb	r3, [r2, r3]
 8001fd0:	000a      	movs	r2, r1
 8001fd2:	40da      	lsrs	r2, r3
 8001fd4:	4b11      	ldr	r3, [pc, #68]	; (800201c <HAL_RCC_ClockConfig+0x288>)
 8001fd6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001fd8:	4b11      	ldr	r3, [pc, #68]	; (8002020 <HAL_RCC_ClockConfig+0x28c>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	250b      	movs	r5, #11
 8001fde:	197c      	adds	r4, r7, r5
 8001fe0:	0018      	movs	r0, r3
 8001fe2:	f7fe fe43 	bl	8000c6c <HAL_InitTick>
 8001fe6:	0003      	movs	r3, r0
 8001fe8:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8001fea:	197b      	adds	r3, r7, r5
 8001fec:	781b      	ldrb	r3, [r3, #0]
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d002      	beq.n	8001ff8 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8001ff2:	197b      	adds	r3, r7, r5
 8001ff4:	781b      	ldrb	r3, [r3, #0]
 8001ff6:	e000      	b.n	8001ffa <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8001ff8:	2300      	movs	r3, #0
}
 8001ffa:	0018      	movs	r0, r3
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	b004      	add	sp, #16
 8002000:	bdb0      	pop	{r4, r5, r7, pc}
 8002002:	46c0      	nop			; (mov r8, r8)
 8002004:	40022000 	.word	0x40022000
 8002008:	00001388 	.word	0x00001388
 800200c:	40021000 	.word	0x40021000
 8002010:	fffff8ff 	.word	0xfffff8ff
 8002014:	ffffc7ff 	.word	0xffffc7ff
 8002018:	08003dc8 	.word	0x08003dc8
 800201c:	20000004 	.word	0x20000004
 8002020:	20000008 	.word	0x20000008

08002024 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002024:	b5b0      	push	{r4, r5, r7, lr}
 8002026:	b08e      	sub	sp, #56	; 0x38
 8002028:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 800202a:	4b4c      	ldr	r3, [pc, #304]	; (800215c <HAL_RCC_GetSysClockFreq+0x138>)
 800202c:	68db      	ldr	r3, [r3, #12]
 800202e:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002030:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002032:	230c      	movs	r3, #12
 8002034:	4013      	ands	r3, r2
 8002036:	2b0c      	cmp	r3, #12
 8002038:	d014      	beq.n	8002064 <HAL_RCC_GetSysClockFreq+0x40>
 800203a:	d900      	bls.n	800203e <HAL_RCC_GetSysClockFreq+0x1a>
 800203c:	e07b      	b.n	8002136 <HAL_RCC_GetSysClockFreq+0x112>
 800203e:	2b04      	cmp	r3, #4
 8002040:	d002      	beq.n	8002048 <HAL_RCC_GetSysClockFreq+0x24>
 8002042:	2b08      	cmp	r3, #8
 8002044:	d00b      	beq.n	800205e <HAL_RCC_GetSysClockFreq+0x3a>
 8002046:	e076      	b.n	8002136 <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002048:	4b44      	ldr	r3, [pc, #272]	; (800215c <HAL_RCC_GetSysClockFreq+0x138>)
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	2210      	movs	r2, #16
 800204e:	4013      	ands	r3, r2
 8002050:	d002      	beq.n	8002058 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8002052:	4b43      	ldr	r3, [pc, #268]	; (8002160 <HAL_RCC_GetSysClockFreq+0x13c>)
 8002054:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8002056:	e07c      	b.n	8002152 <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8002058:	4b42      	ldr	r3, [pc, #264]	; (8002164 <HAL_RCC_GetSysClockFreq+0x140>)
 800205a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800205c:	e079      	b.n	8002152 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800205e:	4b42      	ldr	r3, [pc, #264]	; (8002168 <HAL_RCC_GetSysClockFreq+0x144>)
 8002060:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002062:	e076      	b.n	8002152 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002064:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002066:	0c9a      	lsrs	r2, r3, #18
 8002068:	230f      	movs	r3, #15
 800206a:	401a      	ands	r2, r3
 800206c:	4b3f      	ldr	r3, [pc, #252]	; (800216c <HAL_RCC_GetSysClockFreq+0x148>)
 800206e:	5c9b      	ldrb	r3, [r3, r2]
 8002070:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8002072:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002074:	0d9a      	lsrs	r2, r3, #22
 8002076:	2303      	movs	r3, #3
 8002078:	4013      	ands	r3, r2
 800207a:	3301      	adds	r3, #1
 800207c:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800207e:	4b37      	ldr	r3, [pc, #220]	; (800215c <HAL_RCC_GetSysClockFreq+0x138>)
 8002080:	68da      	ldr	r2, [r3, #12]
 8002082:	2380      	movs	r3, #128	; 0x80
 8002084:	025b      	lsls	r3, r3, #9
 8002086:	4013      	ands	r3, r2
 8002088:	d01a      	beq.n	80020c0 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800208a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800208c:	61bb      	str	r3, [r7, #24]
 800208e:	2300      	movs	r3, #0
 8002090:	61fb      	str	r3, [r7, #28]
 8002092:	4a35      	ldr	r2, [pc, #212]	; (8002168 <HAL_RCC_GetSysClockFreq+0x144>)
 8002094:	2300      	movs	r3, #0
 8002096:	69b8      	ldr	r0, [r7, #24]
 8002098:	69f9      	ldr	r1, [r7, #28]
 800209a:	f7fe f8e1 	bl	8000260 <__aeabi_lmul>
 800209e:	0002      	movs	r2, r0
 80020a0:	000b      	movs	r3, r1
 80020a2:	0010      	movs	r0, r2
 80020a4:	0019      	movs	r1, r3
 80020a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020a8:	613b      	str	r3, [r7, #16]
 80020aa:	2300      	movs	r3, #0
 80020ac:	617b      	str	r3, [r7, #20]
 80020ae:	693a      	ldr	r2, [r7, #16]
 80020b0:	697b      	ldr	r3, [r7, #20]
 80020b2:	f7fe f8b5 	bl	8000220 <__aeabi_uldivmod>
 80020b6:	0002      	movs	r2, r0
 80020b8:	000b      	movs	r3, r1
 80020ba:	0013      	movs	r3, r2
 80020bc:	637b      	str	r3, [r7, #52]	; 0x34
 80020be:	e037      	b.n	8002130 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80020c0:	4b26      	ldr	r3, [pc, #152]	; (800215c <HAL_RCC_GetSysClockFreq+0x138>)
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	2210      	movs	r2, #16
 80020c6:	4013      	ands	r3, r2
 80020c8:	d01a      	beq.n	8002100 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 80020ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020cc:	60bb      	str	r3, [r7, #8]
 80020ce:	2300      	movs	r3, #0
 80020d0:	60fb      	str	r3, [r7, #12]
 80020d2:	4a23      	ldr	r2, [pc, #140]	; (8002160 <HAL_RCC_GetSysClockFreq+0x13c>)
 80020d4:	2300      	movs	r3, #0
 80020d6:	68b8      	ldr	r0, [r7, #8]
 80020d8:	68f9      	ldr	r1, [r7, #12]
 80020da:	f7fe f8c1 	bl	8000260 <__aeabi_lmul>
 80020de:	0002      	movs	r2, r0
 80020e0:	000b      	movs	r3, r1
 80020e2:	0010      	movs	r0, r2
 80020e4:	0019      	movs	r1, r3
 80020e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020e8:	603b      	str	r3, [r7, #0]
 80020ea:	2300      	movs	r3, #0
 80020ec:	607b      	str	r3, [r7, #4]
 80020ee:	683a      	ldr	r2, [r7, #0]
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	f7fe f895 	bl	8000220 <__aeabi_uldivmod>
 80020f6:	0002      	movs	r2, r0
 80020f8:	000b      	movs	r3, r1
 80020fa:	0013      	movs	r3, r2
 80020fc:	637b      	str	r3, [r7, #52]	; 0x34
 80020fe:	e017      	b.n	8002130 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002100:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002102:	0018      	movs	r0, r3
 8002104:	2300      	movs	r3, #0
 8002106:	0019      	movs	r1, r3
 8002108:	4a16      	ldr	r2, [pc, #88]	; (8002164 <HAL_RCC_GetSysClockFreq+0x140>)
 800210a:	2300      	movs	r3, #0
 800210c:	f7fe f8a8 	bl	8000260 <__aeabi_lmul>
 8002110:	0002      	movs	r2, r0
 8002112:	000b      	movs	r3, r1
 8002114:	0010      	movs	r0, r2
 8002116:	0019      	movs	r1, r3
 8002118:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800211a:	001c      	movs	r4, r3
 800211c:	2300      	movs	r3, #0
 800211e:	001d      	movs	r5, r3
 8002120:	0022      	movs	r2, r4
 8002122:	002b      	movs	r3, r5
 8002124:	f7fe f87c 	bl	8000220 <__aeabi_uldivmod>
 8002128:	0002      	movs	r2, r0
 800212a:	000b      	movs	r3, r1
 800212c:	0013      	movs	r3, r2
 800212e:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8002130:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002132:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002134:	e00d      	b.n	8002152 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8002136:	4b09      	ldr	r3, [pc, #36]	; (800215c <HAL_RCC_GetSysClockFreq+0x138>)
 8002138:	685b      	ldr	r3, [r3, #4]
 800213a:	0b5b      	lsrs	r3, r3, #13
 800213c:	2207      	movs	r2, #7
 800213e:	4013      	ands	r3, r2
 8002140:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8002142:	6a3b      	ldr	r3, [r7, #32]
 8002144:	3301      	adds	r3, #1
 8002146:	2280      	movs	r2, #128	; 0x80
 8002148:	0212      	lsls	r2, r2, #8
 800214a:	409a      	lsls	r2, r3
 800214c:	0013      	movs	r3, r2
 800214e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002150:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002152:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8002154:	0018      	movs	r0, r3
 8002156:	46bd      	mov	sp, r7
 8002158:	b00e      	add	sp, #56	; 0x38
 800215a:	bdb0      	pop	{r4, r5, r7, pc}
 800215c:	40021000 	.word	0x40021000
 8002160:	003d0900 	.word	0x003d0900
 8002164:	00f42400 	.word	0x00f42400
 8002168:	007a1200 	.word	0x007a1200
 800216c:	08003de0 	.word	0x08003de0

08002170 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002174:	4b02      	ldr	r3, [pc, #8]	; (8002180 <HAL_RCC_GetHCLKFreq+0x10>)
 8002176:	681b      	ldr	r3, [r3, #0]
}
 8002178:	0018      	movs	r0, r3
 800217a:	46bd      	mov	sp, r7
 800217c:	bd80      	pop	{r7, pc}
 800217e:	46c0      	nop			; (mov r8, r8)
 8002180:	20000004 	.word	0x20000004

08002184 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002188:	f7ff fff2 	bl	8002170 <HAL_RCC_GetHCLKFreq>
 800218c:	0001      	movs	r1, r0
 800218e:	4b06      	ldr	r3, [pc, #24]	; (80021a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002190:	68db      	ldr	r3, [r3, #12]
 8002192:	0a1b      	lsrs	r3, r3, #8
 8002194:	2207      	movs	r2, #7
 8002196:	4013      	ands	r3, r2
 8002198:	4a04      	ldr	r2, [pc, #16]	; (80021ac <HAL_RCC_GetPCLK1Freq+0x28>)
 800219a:	5cd3      	ldrb	r3, [r2, r3]
 800219c:	40d9      	lsrs	r1, r3
 800219e:	000b      	movs	r3, r1
}
 80021a0:	0018      	movs	r0, r3
 80021a2:	46bd      	mov	sp, r7
 80021a4:	bd80      	pop	{r7, pc}
 80021a6:	46c0      	nop			; (mov r8, r8)
 80021a8:	40021000 	.word	0x40021000
 80021ac:	08003dd8 	.word	0x08003dd8

080021b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80021b4:	f7ff ffdc 	bl	8002170 <HAL_RCC_GetHCLKFreq>
 80021b8:	0001      	movs	r1, r0
 80021ba:	4b06      	ldr	r3, [pc, #24]	; (80021d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80021bc:	68db      	ldr	r3, [r3, #12]
 80021be:	0adb      	lsrs	r3, r3, #11
 80021c0:	2207      	movs	r2, #7
 80021c2:	4013      	ands	r3, r2
 80021c4:	4a04      	ldr	r2, [pc, #16]	; (80021d8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80021c6:	5cd3      	ldrb	r3, [r2, r3]
 80021c8:	40d9      	lsrs	r1, r3
 80021ca:	000b      	movs	r3, r1
}
 80021cc:	0018      	movs	r0, r3
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd80      	pop	{r7, pc}
 80021d2:	46c0      	nop			; (mov r8, r8)
 80021d4:	40021000 	.word	0x40021000
 80021d8:	08003dd8 	.word	0x08003dd8

080021dc <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b086      	sub	sp, #24
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 80021e4:	2017      	movs	r0, #23
 80021e6:	183b      	adds	r3, r7, r0
 80021e8:	2200      	movs	r2, #0
 80021ea:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	2220      	movs	r2, #32
 80021f2:	4013      	ands	r3, r2
 80021f4:	d100      	bne.n	80021f8 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 80021f6:	e0c7      	b.n	8002388 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80021f8:	4b84      	ldr	r3, [pc, #528]	; (800240c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80021fa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80021fc:	2380      	movs	r3, #128	; 0x80
 80021fe:	055b      	lsls	r3, r3, #21
 8002200:	4013      	ands	r3, r2
 8002202:	d109      	bne.n	8002218 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002204:	4b81      	ldr	r3, [pc, #516]	; (800240c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002206:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002208:	4b80      	ldr	r3, [pc, #512]	; (800240c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800220a:	2180      	movs	r1, #128	; 0x80
 800220c:	0549      	lsls	r1, r1, #21
 800220e:	430a      	orrs	r2, r1
 8002210:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8002212:	183b      	adds	r3, r7, r0
 8002214:	2201      	movs	r2, #1
 8002216:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002218:	4b7d      	ldr	r3, [pc, #500]	; (8002410 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 800221a:	681a      	ldr	r2, [r3, #0]
 800221c:	2380      	movs	r3, #128	; 0x80
 800221e:	005b      	lsls	r3, r3, #1
 8002220:	4013      	ands	r3, r2
 8002222:	d11a      	bne.n	800225a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002224:	4b7a      	ldr	r3, [pc, #488]	; (8002410 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8002226:	681a      	ldr	r2, [r3, #0]
 8002228:	4b79      	ldr	r3, [pc, #484]	; (8002410 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 800222a:	2180      	movs	r1, #128	; 0x80
 800222c:	0049      	lsls	r1, r1, #1
 800222e:	430a      	orrs	r2, r1
 8002230:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002232:	f7fe fd61 	bl	8000cf8 <HAL_GetTick>
 8002236:	0003      	movs	r3, r0
 8002238:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800223a:	e008      	b.n	800224e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800223c:	f7fe fd5c 	bl	8000cf8 <HAL_GetTick>
 8002240:	0002      	movs	r2, r0
 8002242:	693b      	ldr	r3, [r7, #16]
 8002244:	1ad3      	subs	r3, r2, r3
 8002246:	2b64      	cmp	r3, #100	; 0x64
 8002248:	d901      	bls.n	800224e <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 800224a:	2303      	movs	r3, #3
 800224c:	e0d9      	b.n	8002402 <HAL_RCCEx_PeriphCLKConfig+0x226>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800224e:	4b70      	ldr	r3, [pc, #448]	; (8002410 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8002250:	681a      	ldr	r2, [r3, #0]
 8002252:	2380      	movs	r3, #128	; 0x80
 8002254:	005b      	lsls	r3, r3, #1
 8002256:	4013      	ands	r3, r2
 8002258:	d0f0      	beq.n	800223c <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 800225a:	4b6c      	ldr	r3, [pc, #432]	; (800240c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800225c:	681a      	ldr	r2, [r3, #0]
 800225e:	23c0      	movs	r3, #192	; 0xc0
 8002260:	039b      	lsls	r3, r3, #14
 8002262:	4013      	ands	r3, r2
 8002264:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	685a      	ldr	r2, [r3, #4]
 800226a:	23c0      	movs	r3, #192	; 0xc0
 800226c:	039b      	lsls	r3, r3, #14
 800226e:	4013      	ands	r3, r2
 8002270:	68fa      	ldr	r2, [r7, #12]
 8002272:	429a      	cmp	r2, r3
 8002274:	d013      	beq.n	800229e <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	685a      	ldr	r2, [r3, #4]
 800227a:	23c0      	movs	r3, #192	; 0xc0
 800227c:	029b      	lsls	r3, r3, #10
 800227e:	401a      	ands	r2, r3
 8002280:	23c0      	movs	r3, #192	; 0xc0
 8002282:	029b      	lsls	r3, r3, #10
 8002284:	429a      	cmp	r2, r3
 8002286:	d10a      	bne.n	800229e <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8002288:	4b60      	ldr	r3, [pc, #384]	; (800240c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800228a:	681a      	ldr	r2, [r3, #0]
 800228c:	2380      	movs	r3, #128	; 0x80
 800228e:	029b      	lsls	r3, r3, #10
 8002290:	401a      	ands	r2, r3
 8002292:	2380      	movs	r3, #128	; 0x80
 8002294:	029b      	lsls	r3, r3, #10
 8002296:	429a      	cmp	r2, r3
 8002298:	d101      	bne.n	800229e <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 800229a:	2301      	movs	r3, #1
 800229c:	e0b1      	b.n	8002402 <HAL_RCCEx_PeriphCLKConfig+0x226>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 800229e:	4b5b      	ldr	r3, [pc, #364]	; (800240c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80022a0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80022a2:	23c0      	movs	r3, #192	; 0xc0
 80022a4:	029b      	lsls	r3, r3, #10
 80022a6:	4013      	ands	r3, r2
 80022a8:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d03b      	beq.n	8002328 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	685a      	ldr	r2, [r3, #4]
 80022b4:	23c0      	movs	r3, #192	; 0xc0
 80022b6:	029b      	lsls	r3, r3, #10
 80022b8:	4013      	ands	r3, r2
 80022ba:	68fa      	ldr	r2, [r7, #12]
 80022bc:	429a      	cmp	r2, r3
 80022be:	d033      	beq.n	8002328 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	2220      	movs	r2, #32
 80022c6:	4013      	ands	r3, r2
 80022c8:	d02e      	beq.n	8002328 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80022ca:	4b50      	ldr	r3, [pc, #320]	; (800240c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80022cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80022ce:	4a51      	ldr	r2, [pc, #324]	; (8002414 <HAL_RCCEx_PeriphCLKConfig+0x238>)
 80022d0:	4013      	ands	r3, r2
 80022d2:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80022d4:	4b4d      	ldr	r3, [pc, #308]	; (800240c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80022d6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80022d8:	4b4c      	ldr	r3, [pc, #304]	; (800240c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80022da:	2180      	movs	r1, #128	; 0x80
 80022dc:	0309      	lsls	r1, r1, #12
 80022de:	430a      	orrs	r2, r1
 80022e0:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 80022e2:	4b4a      	ldr	r3, [pc, #296]	; (800240c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80022e4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80022e6:	4b49      	ldr	r3, [pc, #292]	; (800240c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80022e8:	494b      	ldr	r1, [pc, #300]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80022ea:	400a      	ands	r2, r1
 80022ec:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 80022ee:	4b47      	ldr	r3, [pc, #284]	; (800240c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80022f0:	68fa      	ldr	r2, [r7, #12]
 80022f2:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 80022f4:	68fa      	ldr	r2, [r7, #12]
 80022f6:	2380      	movs	r3, #128	; 0x80
 80022f8:	005b      	lsls	r3, r3, #1
 80022fa:	4013      	ands	r3, r2
 80022fc:	d014      	beq.n	8002328 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022fe:	f7fe fcfb 	bl	8000cf8 <HAL_GetTick>
 8002302:	0003      	movs	r3, r0
 8002304:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002306:	e009      	b.n	800231c <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002308:	f7fe fcf6 	bl	8000cf8 <HAL_GetTick>
 800230c:	0002      	movs	r2, r0
 800230e:	693b      	ldr	r3, [r7, #16]
 8002310:	1ad3      	subs	r3, r2, r3
 8002312:	4a42      	ldr	r2, [pc, #264]	; (800241c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002314:	4293      	cmp	r3, r2
 8002316:	d901      	bls.n	800231c <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 8002318:	2303      	movs	r3, #3
 800231a:	e072      	b.n	8002402 <HAL_RCCEx_PeriphCLKConfig+0x226>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800231c:	4b3b      	ldr	r3, [pc, #236]	; (800240c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800231e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002320:	2380      	movs	r3, #128	; 0x80
 8002322:	009b      	lsls	r3, r3, #2
 8002324:	4013      	ands	r3, r2
 8002326:	d0ef      	beq.n	8002308 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	2220      	movs	r2, #32
 800232e:	4013      	ands	r3, r2
 8002330:	d01f      	beq.n	8002372 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	685a      	ldr	r2, [r3, #4]
 8002336:	23c0      	movs	r3, #192	; 0xc0
 8002338:	029b      	lsls	r3, r3, #10
 800233a:	401a      	ands	r2, r3
 800233c:	23c0      	movs	r3, #192	; 0xc0
 800233e:	029b      	lsls	r3, r3, #10
 8002340:	429a      	cmp	r2, r3
 8002342:	d10c      	bne.n	800235e <HAL_RCCEx_PeriphCLKConfig+0x182>
 8002344:	4b31      	ldr	r3, [pc, #196]	; (800240c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	4a35      	ldr	r2, [pc, #212]	; (8002420 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800234a:	4013      	ands	r3, r2
 800234c:	0019      	movs	r1, r3
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	685a      	ldr	r2, [r3, #4]
 8002352:	23c0      	movs	r3, #192	; 0xc0
 8002354:	039b      	lsls	r3, r3, #14
 8002356:	401a      	ands	r2, r3
 8002358:	4b2c      	ldr	r3, [pc, #176]	; (800240c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800235a:	430a      	orrs	r2, r1
 800235c:	601a      	str	r2, [r3, #0]
 800235e:	4b2b      	ldr	r3, [pc, #172]	; (800240c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002360:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	685a      	ldr	r2, [r3, #4]
 8002366:	23c0      	movs	r3, #192	; 0xc0
 8002368:	029b      	lsls	r3, r3, #10
 800236a:	401a      	ands	r2, r3
 800236c:	4b27      	ldr	r3, [pc, #156]	; (800240c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800236e:	430a      	orrs	r2, r1
 8002370:	651a      	str	r2, [r3, #80]	; 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002372:	2317      	movs	r3, #23
 8002374:	18fb      	adds	r3, r7, r3
 8002376:	781b      	ldrb	r3, [r3, #0]
 8002378:	2b01      	cmp	r3, #1
 800237a:	d105      	bne.n	8002388 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800237c:	4b23      	ldr	r3, [pc, #140]	; (800240c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800237e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002380:	4b22      	ldr	r3, [pc, #136]	; (800240c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002382:	4928      	ldr	r1, [pc, #160]	; (8002424 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002384:	400a      	ands	r2, r1
 8002386:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	2202      	movs	r2, #2
 800238e:	4013      	ands	r3, r2
 8002390:	d009      	beq.n	80023a6 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002392:	4b1e      	ldr	r3, [pc, #120]	; (800240c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002394:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002396:	220c      	movs	r2, #12
 8002398:	4393      	bics	r3, r2
 800239a:	0019      	movs	r1, r3
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	689a      	ldr	r2, [r3, #8]
 80023a0:	4b1a      	ldr	r3, [pc, #104]	; (800240c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80023a2:	430a      	orrs	r2, r1
 80023a4:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	2204      	movs	r2, #4
 80023ac:	4013      	ands	r3, r2
 80023ae:	d009      	beq.n	80023c4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80023b0:	4b16      	ldr	r3, [pc, #88]	; (800240c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80023b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023b4:	4a1c      	ldr	r2, [pc, #112]	; (8002428 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80023b6:	4013      	ands	r3, r2
 80023b8:	0019      	movs	r1, r3
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	68da      	ldr	r2, [r3, #12]
 80023be:	4b13      	ldr	r3, [pc, #76]	; (800240c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80023c0:	430a      	orrs	r2, r1
 80023c2:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	2208      	movs	r2, #8
 80023ca:	4013      	ands	r3, r2
 80023cc:	d009      	beq.n	80023e2 <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80023ce:	4b0f      	ldr	r3, [pc, #60]	; (800240c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80023d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023d2:	4a16      	ldr	r2, [pc, #88]	; (800242c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 80023d4:	4013      	ands	r3, r2
 80023d6:	0019      	movs	r1, r3
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	691a      	ldr	r2, [r3, #16]
 80023dc:	4b0b      	ldr	r3, [pc, #44]	; (800240c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80023de:	430a      	orrs	r2, r1
 80023e0:	64da      	str	r2, [r3, #76]	; 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	2280      	movs	r2, #128	; 0x80
 80023e8:	4013      	ands	r3, r2
 80023ea:	d009      	beq.n	8002400 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 80023ec:	4b07      	ldr	r3, [pc, #28]	; (800240c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80023ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023f0:	4a0f      	ldr	r2, [pc, #60]	; (8002430 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80023f2:	4013      	ands	r3, r2
 80023f4:	0019      	movs	r1, r3
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	695a      	ldr	r2, [r3, #20]
 80023fa:	4b04      	ldr	r3, [pc, #16]	; (800240c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80023fc:	430a      	orrs	r2, r1
 80023fe:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8002400:	2300      	movs	r3, #0
}
 8002402:	0018      	movs	r0, r3
 8002404:	46bd      	mov	sp, r7
 8002406:	b006      	add	sp, #24
 8002408:	bd80      	pop	{r7, pc}
 800240a:	46c0      	nop			; (mov r8, r8)
 800240c:	40021000 	.word	0x40021000
 8002410:	40007000 	.word	0x40007000
 8002414:	fffcffff 	.word	0xfffcffff
 8002418:	fff7ffff 	.word	0xfff7ffff
 800241c:	00001388 	.word	0x00001388
 8002420:	ffcfffff 	.word	0xffcfffff
 8002424:	efffffff 	.word	0xefffffff
 8002428:	fffff3ff 	.word	0xfffff3ff
 800242c:	ffffcfff 	.word	0xffffcfff
 8002430:	fff3ffff 	.word	0xfff3ffff

08002434 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b082      	sub	sp, #8
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	2b00      	cmp	r3, #0
 8002440:	d101      	bne.n	8002446 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002442:	2301      	movs	r3, #1
 8002444:	e07b      	b.n	800253e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800244a:	2b00      	cmp	r3, #0
 800244c:	d109      	bne.n	8002462 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	685a      	ldr	r2, [r3, #4]
 8002452:	2382      	movs	r3, #130	; 0x82
 8002454:	005b      	lsls	r3, r3, #1
 8002456:	429a      	cmp	r2, r3
 8002458:	d009      	beq.n	800246e <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	2200      	movs	r2, #0
 800245e:	61da      	str	r2, [r3, #28]
 8002460:	e005      	b.n	800246e <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	2200      	movs	r2, #0
 8002466:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	2200      	movs	r2, #0
 800246c:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	2200      	movs	r2, #0
 8002472:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	2251      	movs	r2, #81	; 0x51
 8002478:	5c9b      	ldrb	r3, [r3, r2]
 800247a:	b2db      	uxtb	r3, r3
 800247c:	2b00      	cmp	r3, #0
 800247e:	d107      	bne.n	8002490 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	2250      	movs	r2, #80	; 0x50
 8002484:	2100      	movs	r1, #0
 8002486:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	0018      	movs	r0, r3
 800248c:	f7fe fa80 	bl	8000990 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	2251      	movs	r2, #81	; 0x51
 8002494:	2102      	movs	r1, #2
 8002496:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	681a      	ldr	r2, [r3, #0]
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	2140      	movs	r1, #64	; 0x40
 80024a4:	438a      	bics	r2, r1
 80024a6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	685a      	ldr	r2, [r3, #4]
 80024ac:	2382      	movs	r3, #130	; 0x82
 80024ae:	005b      	lsls	r3, r3, #1
 80024b0:	401a      	ands	r2, r3
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	6899      	ldr	r1, [r3, #8]
 80024b6:	2384      	movs	r3, #132	; 0x84
 80024b8:	021b      	lsls	r3, r3, #8
 80024ba:	400b      	ands	r3, r1
 80024bc:	431a      	orrs	r2, r3
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	68d9      	ldr	r1, [r3, #12]
 80024c2:	2380      	movs	r3, #128	; 0x80
 80024c4:	011b      	lsls	r3, r3, #4
 80024c6:	400b      	ands	r3, r1
 80024c8:	431a      	orrs	r2, r3
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	691b      	ldr	r3, [r3, #16]
 80024ce:	2102      	movs	r1, #2
 80024d0:	400b      	ands	r3, r1
 80024d2:	431a      	orrs	r2, r3
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	695b      	ldr	r3, [r3, #20]
 80024d8:	2101      	movs	r1, #1
 80024da:	400b      	ands	r3, r1
 80024dc:	431a      	orrs	r2, r3
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6999      	ldr	r1, [r3, #24]
 80024e2:	2380      	movs	r3, #128	; 0x80
 80024e4:	009b      	lsls	r3, r3, #2
 80024e6:	400b      	ands	r3, r1
 80024e8:	431a      	orrs	r2, r3
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	69db      	ldr	r3, [r3, #28]
 80024ee:	2138      	movs	r1, #56	; 0x38
 80024f0:	400b      	ands	r3, r1
 80024f2:	431a      	orrs	r2, r3
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	6a1b      	ldr	r3, [r3, #32]
 80024f8:	2180      	movs	r1, #128	; 0x80
 80024fa:	400b      	ands	r3, r1
 80024fc:	431a      	orrs	r2, r3
 80024fe:	0011      	movs	r1, r2
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002504:	2380      	movs	r3, #128	; 0x80
 8002506:	019b      	lsls	r3, r3, #6
 8002508:	401a      	ands	r2, r3
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	430a      	orrs	r2, r1
 8002510:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	699b      	ldr	r3, [r3, #24]
 8002516:	0c1b      	lsrs	r3, r3, #16
 8002518:	2204      	movs	r2, #4
 800251a:	4013      	ands	r3, r2
 800251c:	0019      	movs	r1, r3
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002522:	2210      	movs	r2, #16
 8002524:	401a      	ands	r2, r3
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	430a      	orrs	r2, r1
 800252c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	2200      	movs	r2, #0
 8002532:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	2251      	movs	r2, #81	; 0x51
 8002538:	2101      	movs	r1, #1
 800253a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800253c:	2300      	movs	r3, #0
}
 800253e:	0018      	movs	r0, r3
 8002540:	46bd      	mov	sp, r7
 8002542:	b002      	add	sp, #8
 8002544:	bd80      	pop	{r7, pc}

08002546 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002546:	b580      	push	{r7, lr}
 8002548:	b08c      	sub	sp, #48	; 0x30
 800254a:	af00      	add	r7, sp, #0
 800254c:	60f8      	str	r0, [r7, #12]
 800254e:	60b9      	str	r1, [r7, #8]
 8002550:	607a      	str	r2, [r7, #4]
 8002552:	001a      	movs	r2, r3
 8002554:	1cbb      	adds	r3, r7, #2
 8002556:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002558:	2301      	movs	r3, #1
 800255a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800255c:	232b      	movs	r3, #43	; 0x2b
 800255e:	18fb      	adds	r3, r7, r3
 8002560:	2200      	movs	r2, #0
 8002562:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	2250      	movs	r2, #80	; 0x50
 8002568:	5c9b      	ldrb	r3, [r3, r2]
 800256a:	2b01      	cmp	r3, #1
 800256c:	d101      	bne.n	8002572 <HAL_SPI_TransmitReceive+0x2c>
 800256e:	2302      	movs	r3, #2
 8002570:	e1b0      	b.n	80028d4 <HAL_SPI_TransmitReceive+0x38e>
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	2250      	movs	r2, #80	; 0x50
 8002576:	2101      	movs	r1, #1
 8002578:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800257a:	f7fe fbbd 	bl	8000cf8 <HAL_GetTick>
 800257e:	0003      	movs	r3, r0
 8002580:	627b      	str	r3, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002582:	2023      	movs	r0, #35	; 0x23
 8002584:	183b      	adds	r3, r7, r0
 8002586:	68fa      	ldr	r2, [r7, #12]
 8002588:	2151      	movs	r1, #81	; 0x51
 800258a:	5c52      	ldrb	r2, [r2, r1]
 800258c:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	685b      	ldr	r3, [r3, #4]
 8002592:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8002594:	231a      	movs	r3, #26
 8002596:	18fb      	adds	r3, r7, r3
 8002598:	1cba      	adds	r2, r7, #2
 800259a:	8812      	ldrh	r2, [r2, #0]
 800259c:	801a      	strh	r2, [r3, #0]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800259e:	183b      	adds	r3, r7, r0
 80025a0:	781b      	ldrb	r3, [r3, #0]
 80025a2:	2b01      	cmp	r3, #1
 80025a4:	d011      	beq.n	80025ca <HAL_SPI_TransmitReceive+0x84>
 80025a6:	69fa      	ldr	r2, [r7, #28]
 80025a8:	2382      	movs	r3, #130	; 0x82
 80025aa:	005b      	lsls	r3, r3, #1
 80025ac:	429a      	cmp	r2, r3
 80025ae:	d107      	bne.n	80025c0 <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	689b      	ldr	r3, [r3, #8]
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d103      	bne.n	80025c0 <HAL_SPI_TransmitReceive+0x7a>
 80025b8:	183b      	adds	r3, r7, r0
 80025ba:	781b      	ldrb	r3, [r3, #0]
 80025bc:	2b04      	cmp	r3, #4
 80025be:	d004      	beq.n	80025ca <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 80025c0:	232b      	movs	r3, #43	; 0x2b
 80025c2:	18fb      	adds	r3, r7, r3
 80025c4:	2202      	movs	r2, #2
 80025c6:	701a      	strb	r2, [r3, #0]
    goto error;
 80025c8:	e17d      	b.n	80028c6 <HAL_SPI_TransmitReceive+0x380>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80025ca:	68bb      	ldr	r3, [r7, #8]
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d006      	beq.n	80025de <HAL_SPI_TransmitReceive+0x98>
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d003      	beq.n	80025de <HAL_SPI_TransmitReceive+0x98>
 80025d6:	1cbb      	adds	r3, r7, #2
 80025d8:	881b      	ldrh	r3, [r3, #0]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d104      	bne.n	80025e8 <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 80025de:	232b      	movs	r3, #43	; 0x2b
 80025e0:	18fb      	adds	r3, r7, r3
 80025e2:	2201      	movs	r2, #1
 80025e4:	701a      	strb	r2, [r3, #0]
    goto error;
 80025e6:	e16e      	b.n	80028c6 <HAL_SPI_TransmitReceive+0x380>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	2251      	movs	r2, #81	; 0x51
 80025ec:	5c9b      	ldrb	r3, [r3, r2]
 80025ee:	b2db      	uxtb	r3, r3
 80025f0:	2b04      	cmp	r3, #4
 80025f2:	d003      	beq.n	80025fc <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	2251      	movs	r2, #81	; 0x51
 80025f8:	2105      	movs	r1, #5
 80025fa:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	2200      	movs	r2, #0
 8002600:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	687a      	ldr	r2, [r7, #4]
 8002606:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	1cba      	adds	r2, r7, #2
 800260c:	8812      	ldrh	r2, [r2, #0]
 800260e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	1cba      	adds	r2, r7, #2
 8002614:	8812      	ldrh	r2, [r2, #0]
 8002616:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	68ba      	ldr	r2, [r7, #8]
 800261c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	1cba      	adds	r2, r7, #2
 8002622:	8812      	ldrh	r2, [r2, #0]
 8002624:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	1cba      	adds	r2, r7, #2
 800262a:	8812      	ldrh	r2, [r2, #0]
 800262c:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	2200      	movs	r2, #0
 8002632:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	2200      	movs	r2, #0
 8002638:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	2240      	movs	r2, #64	; 0x40
 8002642:	4013      	ands	r3, r2
 8002644:	2b40      	cmp	r3, #64	; 0x40
 8002646:	d007      	beq.n	8002658 <HAL_SPI_TransmitReceive+0x112>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	681a      	ldr	r2, [r3, #0]
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	2140      	movs	r1, #64	; 0x40
 8002654:	430a      	orrs	r2, r1
 8002656:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	68da      	ldr	r2, [r3, #12]
 800265c:	2380      	movs	r3, #128	; 0x80
 800265e:	011b      	lsls	r3, r3, #4
 8002660:	429a      	cmp	r2, r3
 8002662:	d000      	beq.n	8002666 <HAL_SPI_TransmitReceive+0x120>
 8002664:	e07f      	b.n	8002766 <HAL_SPI_TransmitReceive+0x220>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	685b      	ldr	r3, [r3, #4]
 800266a:	2b00      	cmp	r3, #0
 800266c:	d005      	beq.n	800267a <HAL_SPI_TransmitReceive+0x134>
 800266e:	231a      	movs	r3, #26
 8002670:	18fb      	adds	r3, r7, r3
 8002672:	881b      	ldrh	r3, [r3, #0]
 8002674:	2b01      	cmp	r3, #1
 8002676:	d000      	beq.n	800267a <HAL_SPI_TransmitReceive+0x134>
 8002678:	e06a      	b.n	8002750 <HAL_SPI_TransmitReceive+0x20a>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800267e:	881a      	ldrh	r2, [r3, #0]
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800268a:	1c9a      	adds	r2, r3, #2
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002694:	b29b      	uxth	r3, r3
 8002696:	3b01      	subs	r3, #1
 8002698:	b29a      	uxth	r2, r3
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800269e:	e057      	b.n	8002750 <HAL_SPI_TransmitReceive+0x20a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	689b      	ldr	r3, [r3, #8]
 80026a6:	2202      	movs	r2, #2
 80026a8:	4013      	ands	r3, r2
 80026aa:	2b02      	cmp	r3, #2
 80026ac:	d11b      	bne.n	80026e6 <HAL_SPI_TransmitReceive+0x1a0>
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80026b2:	b29b      	uxth	r3, r3
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d016      	beq.n	80026e6 <HAL_SPI_TransmitReceive+0x1a0>
 80026b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026ba:	2b01      	cmp	r3, #1
 80026bc:	d113      	bne.n	80026e6 <HAL_SPI_TransmitReceive+0x1a0>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026c2:	881a      	ldrh	r2, [r3, #0]
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ce:	1c9a      	adds	r2, r3, #2
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80026d8:	b29b      	uxth	r3, r3
 80026da:	3b01      	subs	r3, #1
 80026dc:	b29a      	uxth	r2, r3
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80026e2:	2300      	movs	r3, #0
 80026e4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	689b      	ldr	r3, [r3, #8]
 80026ec:	2201      	movs	r2, #1
 80026ee:	4013      	ands	r3, r2
 80026f0:	2b01      	cmp	r3, #1
 80026f2:	d119      	bne.n	8002728 <HAL_SPI_TransmitReceive+0x1e2>
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80026f8:	b29b      	uxth	r3, r3
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d014      	beq.n	8002728 <HAL_SPI_TransmitReceive+0x1e2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	68da      	ldr	r2, [r3, #12]
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002708:	b292      	uxth	r2, r2
 800270a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002710:	1c9a      	adds	r2, r3, #2
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800271a:	b29b      	uxth	r3, r3
 800271c:	3b01      	subs	r3, #1
 800271e:	b29a      	uxth	r2, r3
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002724:	2301      	movs	r3, #1
 8002726:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002728:	f7fe fae6 	bl	8000cf8 <HAL_GetTick>
 800272c:	0002      	movs	r2, r0
 800272e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002730:	1ad3      	subs	r3, r2, r3
 8002732:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002734:	429a      	cmp	r2, r3
 8002736:	d80b      	bhi.n	8002750 <HAL_SPI_TransmitReceive+0x20a>
 8002738:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800273a:	3301      	adds	r3, #1
 800273c:	d008      	beq.n	8002750 <HAL_SPI_TransmitReceive+0x20a>
      {
        errorcode = HAL_TIMEOUT;
 800273e:	232b      	movs	r3, #43	; 0x2b
 8002740:	18fb      	adds	r3, r7, r3
 8002742:	2203      	movs	r2, #3
 8002744:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	2251      	movs	r2, #81	; 0x51
 800274a:	2101      	movs	r1, #1
 800274c:	5499      	strb	r1, [r3, r2]
        goto error;
 800274e:	e0ba      	b.n	80028c6 <HAL_SPI_TransmitReceive+0x380>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002754:	b29b      	uxth	r3, r3
 8002756:	2b00      	cmp	r3, #0
 8002758:	d1a2      	bne.n	80026a0 <HAL_SPI_TransmitReceive+0x15a>
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800275e:	b29b      	uxth	r3, r3
 8002760:	2b00      	cmp	r3, #0
 8002762:	d19d      	bne.n	80026a0 <HAL_SPI_TransmitReceive+0x15a>
 8002764:	e083      	b.n	800286e <HAL_SPI_TransmitReceive+0x328>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	685b      	ldr	r3, [r3, #4]
 800276a:	2b00      	cmp	r3, #0
 800276c:	d005      	beq.n	800277a <HAL_SPI_TransmitReceive+0x234>
 800276e:	231a      	movs	r3, #26
 8002770:	18fb      	adds	r3, r7, r3
 8002772:	881b      	ldrh	r3, [r3, #0]
 8002774:	2b01      	cmp	r3, #1
 8002776:	d000      	beq.n	800277a <HAL_SPI_TransmitReceive+0x234>
 8002778:	e06f      	b.n	800285a <HAL_SPI_TransmitReceive+0x314>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	330c      	adds	r3, #12
 8002784:	7812      	ldrb	r2, [r2, #0]
 8002786:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800278c:	1c5a      	adds	r2, r3, #1
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002796:	b29b      	uxth	r3, r3
 8002798:	3b01      	subs	r3, #1
 800279a:	b29a      	uxth	r2, r3
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80027a0:	e05b      	b.n	800285a <HAL_SPI_TransmitReceive+0x314>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	689b      	ldr	r3, [r3, #8]
 80027a8:	2202      	movs	r2, #2
 80027aa:	4013      	ands	r3, r2
 80027ac:	2b02      	cmp	r3, #2
 80027ae:	d11c      	bne.n	80027ea <HAL_SPI_TransmitReceive+0x2a4>
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80027b4:	b29b      	uxth	r3, r3
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d017      	beq.n	80027ea <HAL_SPI_TransmitReceive+0x2a4>
 80027ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80027bc:	2b01      	cmp	r3, #1
 80027be:	d114      	bne.n	80027ea <HAL_SPI_TransmitReceive+0x2a4>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	330c      	adds	r3, #12
 80027ca:	7812      	ldrb	r2, [r2, #0]
 80027cc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027d2:	1c5a      	adds	r2, r3, #1
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80027dc:	b29b      	uxth	r3, r3
 80027de:	3b01      	subs	r3, #1
 80027e0:	b29a      	uxth	r2, r3
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80027e6:	2300      	movs	r3, #0
 80027e8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	689b      	ldr	r3, [r3, #8]
 80027f0:	2201      	movs	r2, #1
 80027f2:	4013      	ands	r3, r2
 80027f4:	2b01      	cmp	r3, #1
 80027f6:	d119      	bne.n	800282c <HAL_SPI_TransmitReceive+0x2e6>
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80027fc:	b29b      	uxth	r3, r3
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d014      	beq.n	800282c <HAL_SPI_TransmitReceive+0x2e6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	68da      	ldr	r2, [r3, #12]
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800280c:	b2d2      	uxtb	r2, r2
 800280e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002814:	1c5a      	adds	r2, r3, #1
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800281e:	b29b      	uxth	r3, r3
 8002820:	3b01      	subs	r3, #1
 8002822:	b29a      	uxth	r2, r3
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002828:	2301      	movs	r3, #1
 800282a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800282c:	f7fe fa64 	bl	8000cf8 <HAL_GetTick>
 8002830:	0002      	movs	r2, r0
 8002832:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002834:	1ad3      	subs	r3, r2, r3
 8002836:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002838:	429a      	cmp	r2, r3
 800283a:	d802      	bhi.n	8002842 <HAL_SPI_TransmitReceive+0x2fc>
 800283c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800283e:	3301      	adds	r3, #1
 8002840:	d102      	bne.n	8002848 <HAL_SPI_TransmitReceive+0x302>
 8002842:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002844:	2b00      	cmp	r3, #0
 8002846:	d108      	bne.n	800285a <HAL_SPI_TransmitReceive+0x314>
      {
        errorcode = HAL_TIMEOUT;
 8002848:	232b      	movs	r3, #43	; 0x2b
 800284a:	18fb      	adds	r3, r7, r3
 800284c:	2203      	movs	r2, #3
 800284e:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	2251      	movs	r2, #81	; 0x51
 8002854:	2101      	movs	r1, #1
 8002856:	5499      	strb	r1, [r3, r2]
        goto error;
 8002858:	e035      	b.n	80028c6 <HAL_SPI_TransmitReceive+0x380>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800285e:	b29b      	uxth	r3, r3
 8002860:	2b00      	cmp	r3, #0
 8002862:	d19e      	bne.n	80027a2 <HAL_SPI_TransmitReceive+0x25c>
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002868:	b29b      	uxth	r3, r3
 800286a:	2b00      	cmp	r3, #0
 800286c:	d199      	bne.n	80027a2 <HAL_SPI_TransmitReceive+0x25c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800286e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002870:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	0018      	movs	r0, r3
 8002876:	f000 f8bf 	bl	80029f8 <SPI_EndRxTxTransaction>
 800287a:	1e03      	subs	r3, r0, #0
 800287c:	d007      	beq.n	800288e <HAL_SPI_TransmitReceive+0x348>
  {
    errorcode = HAL_ERROR;
 800287e:	232b      	movs	r3, #43	; 0x2b
 8002880:	18fb      	adds	r3, r7, r3
 8002882:	2201      	movs	r2, #1
 8002884:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	2220      	movs	r2, #32
 800288a:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800288c:	e01b      	b.n	80028c6 <HAL_SPI_TransmitReceive+0x380>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	689b      	ldr	r3, [r3, #8]
 8002892:	2b00      	cmp	r3, #0
 8002894:	d10a      	bne.n	80028ac <HAL_SPI_TransmitReceive+0x366>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002896:	2300      	movs	r3, #0
 8002898:	617b      	str	r3, [r7, #20]
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	68db      	ldr	r3, [r3, #12]
 80028a0:	617b      	str	r3, [r7, #20]
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	689b      	ldr	r3, [r3, #8]
 80028a8:	617b      	str	r3, [r7, #20]
 80028aa:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d004      	beq.n	80028be <HAL_SPI_TransmitReceive+0x378>
  {
    errorcode = HAL_ERROR;
 80028b4:	232b      	movs	r3, #43	; 0x2b
 80028b6:	18fb      	adds	r3, r7, r3
 80028b8:	2201      	movs	r2, #1
 80028ba:	701a      	strb	r2, [r3, #0]
 80028bc:	e003      	b.n	80028c6 <HAL_SPI_TransmitReceive+0x380>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	2251      	movs	r2, #81	; 0x51
 80028c2:	2101      	movs	r1, #1
 80028c4:	5499      	strb	r1, [r3, r2]
  }
  
error :
  __HAL_UNLOCK(hspi);
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	2250      	movs	r2, #80	; 0x50
 80028ca:	2100      	movs	r1, #0
 80028cc:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80028ce:	232b      	movs	r3, #43	; 0x2b
 80028d0:	18fb      	adds	r3, r7, r3
 80028d2:	781b      	ldrb	r3, [r3, #0]
}
 80028d4:	0018      	movs	r0, r3
 80028d6:	46bd      	mov	sp, r7
 80028d8:	b00c      	add	sp, #48	; 0x30
 80028da:	bd80      	pop	{r7, pc}

080028dc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b088      	sub	sp, #32
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	60f8      	str	r0, [r7, #12]
 80028e4:	60b9      	str	r1, [r7, #8]
 80028e6:	603b      	str	r3, [r7, #0]
 80028e8:	1dfb      	adds	r3, r7, #7
 80028ea:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80028ec:	f7fe fa04 	bl	8000cf8 <HAL_GetTick>
 80028f0:	0002      	movs	r2, r0
 80028f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028f4:	1a9b      	subs	r3, r3, r2
 80028f6:	683a      	ldr	r2, [r7, #0]
 80028f8:	18d3      	adds	r3, r2, r3
 80028fa:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80028fc:	f7fe f9fc 	bl	8000cf8 <HAL_GetTick>
 8002900:	0003      	movs	r3, r0
 8002902:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002904:	4b3a      	ldr	r3, [pc, #232]	; (80029f0 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	015b      	lsls	r3, r3, #5
 800290a:	0d1b      	lsrs	r3, r3, #20
 800290c:	69fa      	ldr	r2, [r7, #28]
 800290e:	4353      	muls	r3, r2
 8002910:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002912:	e058      	b.n	80029c6 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	3301      	adds	r3, #1
 8002918:	d055      	beq.n	80029c6 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800291a:	f7fe f9ed 	bl	8000cf8 <HAL_GetTick>
 800291e:	0002      	movs	r2, r0
 8002920:	69bb      	ldr	r3, [r7, #24]
 8002922:	1ad3      	subs	r3, r2, r3
 8002924:	69fa      	ldr	r2, [r7, #28]
 8002926:	429a      	cmp	r2, r3
 8002928:	d902      	bls.n	8002930 <SPI_WaitFlagStateUntilTimeout+0x54>
 800292a:	69fb      	ldr	r3, [r7, #28]
 800292c:	2b00      	cmp	r3, #0
 800292e:	d142      	bne.n	80029b6 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	685a      	ldr	r2, [r3, #4]
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	21e0      	movs	r1, #224	; 0xe0
 800293c:	438a      	bics	r2, r1
 800293e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	685a      	ldr	r2, [r3, #4]
 8002944:	2382      	movs	r3, #130	; 0x82
 8002946:	005b      	lsls	r3, r3, #1
 8002948:	429a      	cmp	r2, r3
 800294a:	d113      	bne.n	8002974 <SPI_WaitFlagStateUntilTimeout+0x98>
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	689a      	ldr	r2, [r3, #8]
 8002950:	2380      	movs	r3, #128	; 0x80
 8002952:	021b      	lsls	r3, r3, #8
 8002954:	429a      	cmp	r2, r3
 8002956:	d005      	beq.n	8002964 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	689a      	ldr	r2, [r3, #8]
 800295c:	2380      	movs	r3, #128	; 0x80
 800295e:	00db      	lsls	r3, r3, #3
 8002960:	429a      	cmp	r2, r3
 8002962:	d107      	bne.n	8002974 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	681a      	ldr	r2, [r3, #0]
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	2140      	movs	r1, #64	; 0x40
 8002970:	438a      	bics	r2, r1
 8002972:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002978:	2380      	movs	r3, #128	; 0x80
 800297a:	019b      	lsls	r3, r3, #6
 800297c:	429a      	cmp	r2, r3
 800297e:	d110      	bne.n	80029a2 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	681a      	ldr	r2, [r3, #0]
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	491a      	ldr	r1, [pc, #104]	; (80029f4 <SPI_WaitFlagStateUntilTimeout+0x118>)
 800298c:	400a      	ands	r2, r1
 800298e:	601a      	str	r2, [r3, #0]
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	681a      	ldr	r2, [r3, #0]
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	2180      	movs	r1, #128	; 0x80
 800299c:	0189      	lsls	r1, r1, #6
 800299e:	430a      	orrs	r2, r1
 80029a0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	2251      	movs	r2, #81	; 0x51
 80029a6:	2101      	movs	r1, #1
 80029a8:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	2250      	movs	r2, #80	; 0x50
 80029ae:	2100      	movs	r1, #0
 80029b0:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80029b2:	2303      	movs	r3, #3
 80029b4:	e017      	b.n	80029e6 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80029b6:	697b      	ldr	r3, [r7, #20]
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d101      	bne.n	80029c0 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 80029bc:	2300      	movs	r3, #0
 80029be:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80029c0:	697b      	ldr	r3, [r7, #20]
 80029c2:	3b01      	subs	r3, #1
 80029c4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	689b      	ldr	r3, [r3, #8]
 80029cc:	68ba      	ldr	r2, [r7, #8]
 80029ce:	4013      	ands	r3, r2
 80029d0:	68ba      	ldr	r2, [r7, #8]
 80029d2:	1ad3      	subs	r3, r2, r3
 80029d4:	425a      	negs	r2, r3
 80029d6:	4153      	adcs	r3, r2
 80029d8:	b2db      	uxtb	r3, r3
 80029da:	001a      	movs	r2, r3
 80029dc:	1dfb      	adds	r3, r7, #7
 80029de:	781b      	ldrb	r3, [r3, #0]
 80029e0:	429a      	cmp	r2, r3
 80029e2:	d197      	bne.n	8002914 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80029e4:	2300      	movs	r3, #0
}
 80029e6:	0018      	movs	r0, r3
 80029e8:	46bd      	mov	sp, r7
 80029ea:	b008      	add	sp, #32
 80029ec:	bd80      	pop	{r7, pc}
 80029ee:	46c0      	nop			; (mov r8, r8)
 80029f0:	20000004 	.word	0x20000004
 80029f4:	ffffdfff 	.word	0xffffdfff

080029f8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b088      	sub	sp, #32
 80029fc:	af02      	add	r7, sp, #8
 80029fe:	60f8      	str	r0, [r7, #12]
 8002a00:	60b9      	str	r1, [r7, #8]
 8002a02:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002a04:	4b1d      	ldr	r3, [pc, #116]	; (8002a7c <SPI_EndRxTxTransaction+0x84>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	491d      	ldr	r1, [pc, #116]	; (8002a80 <SPI_EndRxTxTransaction+0x88>)
 8002a0a:	0018      	movs	r0, r3
 8002a0c:	f7fd fb7c 	bl	8000108 <__udivsi3>
 8002a10:	0003      	movs	r3, r0
 8002a12:	001a      	movs	r2, r3
 8002a14:	0013      	movs	r3, r2
 8002a16:	015b      	lsls	r3, r3, #5
 8002a18:	1a9b      	subs	r3, r3, r2
 8002a1a:	009b      	lsls	r3, r3, #2
 8002a1c:	189b      	adds	r3, r3, r2
 8002a1e:	00db      	lsls	r3, r3, #3
 8002a20:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	685a      	ldr	r2, [r3, #4]
 8002a26:	2382      	movs	r3, #130	; 0x82
 8002a28:	005b      	lsls	r3, r3, #1
 8002a2a:	429a      	cmp	r2, r3
 8002a2c:	d112      	bne.n	8002a54 <SPI_EndRxTxTransaction+0x5c>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002a2e:	68ba      	ldr	r2, [r7, #8]
 8002a30:	68f8      	ldr	r0, [r7, #12]
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	9300      	str	r3, [sp, #0]
 8002a36:	0013      	movs	r3, r2
 8002a38:	2200      	movs	r2, #0
 8002a3a:	2180      	movs	r1, #128	; 0x80
 8002a3c:	f7ff ff4e 	bl	80028dc <SPI_WaitFlagStateUntilTimeout>
 8002a40:	1e03      	subs	r3, r0, #0
 8002a42:	d016      	beq.n	8002a72 <SPI_EndRxTxTransaction+0x7a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a48:	2220      	movs	r2, #32
 8002a4a:	431a      	orrs	r2, r3
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8002a50:	2303      	movs	r3, #3
 8002a52:	e00f      	b.n	8002a74 <SPI_EndRxTxTransaction+0x7c>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8002a54:	697b      	ldr	r3, [r7, #20]
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d00a      	beq.n	8002a70 <SPI_EndRxTxTransaction+0x78>
      {
        break;
      }
      count--;
 8002a5a:	697b      	ldr	r3, [r7, #20]
 8002a5c:	3b01      	subs	r3, #1
 8002a5e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	689b      	ldr	r3, [r3, #8]
 8002a66:	2280      	movs	r2, #128	; 0x80
 8002a68:	4013      	ands	r3, r2
 8002a6a:	2b80      	cmp	r3, #128	; 0x80
 8002a6c:	d0f2      	beq.n	8002a54 <SPI_EndRxTxTransaction+0x5c>
 8002a6e:	e000      	b.n	8002a72 <SPI_EndRxTxTransaction+0x7a>
        break;
 8002a70:	46c0      	nop			; (mov r8, r8)
  }

  return HAL_OK;
 8002a72:	2300      	movs	r3, #0
}
 8002a74:	0018      	movs	r0, r3
 8002a76:	46bd      	mov	sp, r7
 8002a78:	b006      	add	sp, #24
 8002a7a:	bd80      	pop	{r7, pc}
 8002a7c:	20000004 	.word	0x20000004
 8002a80:	016e3600 	.word	0x016e3600

08002a84 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b082      	sub	sp, #8
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d101      	bne.n	8002a96 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002a92:	2301      	movs	r3, #1
 8002a94:	e044      	b.n	8002b20 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d107      	bne.n	8002aae <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	2278      	movs	r2, #120	; 0x78
 8002aa2:	2100      	movs	r1, #0
 8002aa4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	0018      	movs	r0, r3
 8002aaa:	f7fd ffb5 	bl	8000a18 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	2224      	movs	r2, #36	; 0x24
 8002ab2:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	681a      	ldr	r2, [r3, #0]
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	2101      	movs	r1, #1
 8002ac0:	438a      	bics	r2, r1
 8002ac2:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	0018      	movs	r0, r3
 8002ac8:	f000 fbc6 	bl	8003258 <UART_SetConfig>
 8002acc:	0003      	movs	r3, r0
 8002ace:	2b01      	cmp	r3, #1
 8002ad0:	d101      	bne.n	8002ad6 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8002ad2:	2301      	movs	r3, #1
 8002ad4:	e024      	b.n	8002b20 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d003      	beq.n	8002ae6 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	0018      	movs	r0, r3
 8002ae2:	f000 fe03 	bl	80036ec <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	685a      	ldr	r2, [r3, #4]
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	490d      	ldr	r1, [pc, #52]	; (8002b28 <HAL_UART_Init+0xa4>)
 8002af2:	400a      	ands	r2, r1
 8002af4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	689a      	ldr	r2, [r3, #8]
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	212a      	movs	r1, #42	; 0x2a
 8002b02:	438a      	bics	r2, r1
 8002b04:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	681a      	ldr	r2, [r3, #0]
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	2101      	movs	r1, #1
 8002b12:	430a      	orrs	r2, r1
 8002b14:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	0018      	movs	r0, r3
 8002b1a:	f000 fe9b 	bl	8003854 <UART_CheckIdleState>
 8002b1e:	0003      	movs	r3, r0
}
 8002b20:	0018      	movs	r0, r3
 8002b22:	46bd      	mov	sp, r7
 8002b24:	b002      	add	sp, #8
 8002b26:	bd80      	pop	{r7, pc}
 8002b28:	ffffb7ff 	.word	0xffffb7ff

08002b2c <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b088      	sub	sp, #32
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	60f8      	str	r0, [r7, #12]
 8002b34:	60b9      	str	r1, [r7, #8]
 8002b36:	1dbb      	adds	r3, r7, #6
 8002b38:	801a      	strh	r2, [r3, #0]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002b3e:	2b20      	cmp	r3, #32
 8002b40:	d000      	beq.n	8002b44 <HAL_UART_Transmit_DMA+0x18>
 8002b42:	e077      	b.n	8002c34 <HAL_UART_Transmit_DMA+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8002b44:	68bb      	ldr	r3, [r7, #8]
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d003      	beq.n	8002b52 <HAL_UART_Transmit_DMA+0x26>
 8002b4a:	1dbb      	adds	r3, r7, #6
 8002b4c:	881b      	ldrh	r3, [r3, #0]
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d101      	bne.n	8002b56 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8002b52:	2301      	movs	r3, #1
 8002b54:	e06f      	b.n	8002c36 <HAL_UART_Transmit_DMA+0x10a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy into TDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	689a      	ldr	r2, [r3, #8]
 8002b5a:	2380      	movs	r3, #128	; 0x80
 8002b5c:	015b      	lsls	r3, r3, #5
 8002b5e:	429a      	cmp	r2, r3
 8002b60:	d109      	bne.n	8002b76 <HAL_UART_Transmit_DMA+0x4a>
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	691b      	ldr	r3, [r3, #16]
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d105      	bne.n	8002b76 <HAL_UART_Transmit_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002b6a:	68bb      	ldr	r3, [r7, #8]
 8002b6c:	2201      	movs	r2, #1
 8002b6e:	4013      	ands	r3, r2
 8002b70:	d001      	beq.n	8002b76 <HAL_UART_Transmit_DMA+0x4a>
      {
        return  HAL_ERROR;
 8002b72:	2301      	movs	r3, #1
 8002b74:	e05f      	b.n	8002c36 <HAL_UART_Transmit_DMA+0x10a>
      }
    }

    huart->pTxBuffPtr  = pData;
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	68ba      	ldr	r2, [r7, #8]
 8002b7a:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	1dba      	adds	r2, r7, #6
 8002b80:	2150      	movs	r1, #80	; 0x50
 8002b82:	8812      	ldrh	r2, [r2, #0]
 8002b84:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	1dba      	adds	r2, r7, #6
 8002b8a:	2152      	movs	r1, #82	; 0x52
 8002b8c:	8812      	ldrh	r2, [r2, #0]
 8002b8e:	525a      	strh	r2, [r3, r1]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	2284      	movs	r2, #132	; 0x84
 8002b94:	2100      	movs	r1, #0
 8002b96:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	2221      	movs	r2, #33	; 0x21
 8002b9c:	67da      	str	r2, [r3, #124]	; 0x7c

    if (huart->hdmatx != NULL)
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d027      	beq.n	8002bf6 <HAL_UART_Transmit_DMA+0xca>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002baa:	4a25      	ldr	r2, [pc, #148]	; (8002c40 <HAL_UART_Transmit_DMA+0x114>)
 8002bac:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bb2:	4a24      	ldr	r2, [pc, #144]	; (8002c44 <HAL_UART_Transmit_DMA+0x118>)
 8002bb4:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bba:	4a23      	ldr	r2, [pc, #140]	; (8002c48 <HAL_UART_Transmit_DMA+0x11c>)
 8002bbc:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	6f18      	ldr	r0, [r3, #112]	; 0x70
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002bce:	0019      	movs	r1, r3
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	3328      	adds	r3, #40	; 0x28
 8002bd6:	001a      	movs	r2, r3
 8002bd8:	1dbb      	adds	r3, r7, #6
 8002bda:	881b      	ldrh	r3, [r3, #0]
 8002bdc:	f7fe fa10 	bl	8001000 <HAL_DMA_Start_IT>
 8002be0:	1e03      	subs	r3, r0, #0
 8002be2:	d008      	beq.n	8002bf6 <HAL_UART_Transmit_DMA+0xca>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	2284      	movs	r2, #132	; 0x84
 8002be8:	2110      	movs	r1, #16
 8002bea:	5099      	str	r1, [r3, r2]

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	2220      	movs	r2, #32
 8002bf0:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_ERROR;
 8002bf2:	2301      	movs	r3, #1
 8002bf4:	e01f      	b.n	8002c36 <HAL_UART_Transmit_DMA+0x10a>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	2240      	movs	r2, #64	; 0x40
 8002bfc:	621a      	str	r2, [r3, #32]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002bfe:	f3ef 8310 	mrs	r3, PRIMASK
 8002c02:	613b      	str	r3, [r7, #16]
  return(result);
 8002c04:	693b      	ldr	r3, [r7, #16]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8002c06:	61fb      	str	r3, [r7, #28]
 8002c08:	2301      	movs	r3, #1
 8002c0a:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c0c:	697b      	ldr	r3, [r7, #20]
 8002c0e:	f383 8810 	msr	PRIMASK, r3
}
 8002c12:	46c0      	nop			; (mov r8, r8)
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	689a      	ldr	r2, [r3, #8]
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	2180      	movs	r1, #128	; 0x80
 8002c20:	430a      	orrs	r2, r1
 8002c22:	609a      	str	r2, [r3, #8]
 8002c24:	69fb      	ldr	r3, [r7, #28]
 8002c26:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c28:	69bb      	ldr	r3, [r7, #24]
 8002c2a:	f383 8810 	msr	PRIMASK, r3
}
 8002c2e:	46c0      	nop			; (mov r8, r8)

    return HAL_OK;
 8002c30:	2300      	movs	r3, #0
 8002c32:	e000      	b.n	8002c36 <HAL_UART_Transmit_DMA+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8002c34:	2302      	movs	r3, #2
  }
}
 8002c36:	0018      	movs	r0, r3
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	b008      	add	sp, #32
 8002c3c:	bd80      	pop	{r7, pc}
 8002c3e:	46c0      	nop			; (mov r8, r8)
 8002c40:	08003b89 	.word	0x08003b89
 8002c44:	08003c21 	.word	0x08003c21
 8002c48:	08003c3f 	.word	0x08003c3f

08002c4c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002c4c:	b590      	push	{r4, r7, lr}
 8002c4e:	b0ab      	sub	sp, #172	; 0xac
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	69db      	ldr	r3, [r3, #28]
 8002c5a:	22a4      	movs	r2, #164	; 0xa4
 8002c5c:	18b9      	adds	r1, r7, r2
 8002c5e:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	20a0      	movs	r0, #160	; 0xa0
 8002c68:	1839      	adds	r1, r7, r0
 8002c6a:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	689b      	ldr	r3, [r3, #8]
 8002c72:	219c      	movs	r1, #156	; 0x9c
 8002c74:	1879      	adds	r1, r7, r1
 8002c76:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8002c78:	0011      	movs	r1, r2
 8002c7a:	18bb      	adds	r3, r7, r2
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	4a99      	ldr	r2, [pc, #612]	; (8002ee4 <HAL_UART_IRQHandler+0x298>)
 8002c80:	4013      	ands	r3, r2
 8002c82:	2298      	movs	r2, #152	; 0x98
 8002c84:	18bc      	adds	r4, r7, r2
 8002c86:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8002c88:	18bb      	adds	r3, r7, r2
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d114      	bne.n	8002cba <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8002c90:	187b      	adds	r3, r7, r1
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	2220      	movs	r2, #32
 8002c96:	4013      	ands	r3, r2
 8002c98:	d00f      	beq.n	8002cba <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002c9a:	183b      	adds	r3, r7, r0
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	2220      	movs	r2, #32
 8002ca0:	4013      	ands	r3, r2
 8002ca2:	d00a      	beq.n	8002cba <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d100      	bne.n	8002cae <HAL_UART_IRQHandler+0x62>
 8002cac:	e2a0      	b.n	80031f0 <HAL_UART_IRQHandler+0x5a4>
      {
        huart->RxISR(huart);
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002cb2:	687a      	ldr	r2, [r7, #4]
 8002cb4:	0010      	movs	r0, r2
 8002cb6:	4798      	blx	r3
      }
      return;
 8002cb8:	e29a      	b.n	80031f0 <HAL_UART_IRQHandler+0x5a4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8002cba:	2398      	movs	r3, #152	; 0x98
 8002cbc:	18fb      	adds	r3, r7, r3
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d100      	bne.n	8002cc6 <HAL_UART_IRQHandler+0x7a>
 8002cc4:	e114      	b.n	8002ef0 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8002cc6:	239c      	movs	r3, #156	; 0x9c
 8002cc8:	18fb      	adds	r3, r7, r3
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	2201      	movs	r2, #1
 8002cce:	4013      	ands	r3, r2
 8002cd0:	d106      	bne.n	8002ce0 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8002cd2:	23a0      	movs	r3, #160	; 0xa0
 8002cd4:	18fb      	adds	r3, r7, r3
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	4a83      	ldr	r2, [pc, #524]	; (8002ee8 <HAL_UART_IRQHandler+0x29c>)
 8002cda:	4013      	ands	r3, r2
 8002cdc:	d100      	bne.n	8002ce0 <HAL_UART_IRQHandler+0x94>
 8002cde:	e107      	b.n	8002ef0 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002ce0:	23a4      	movs	r3, #164	; 0xa4
 8002ce2:	18fb      	adds	r3, r7, r3
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	2201      	movs	r2, #1
 8002ce8:	4013      	ands	r3, r2
 8002cea:	d012      	beq.n	8002d12 <HAL_UART_IRQHandler+0xc6>
 8002cec:	23a0      	movs	r3, #160	; 0xa0
 8002cee:	18fb      	adds	r3, r7, r3
 8002cf0:	681a      	ldr	r2, [r3, #0]
 8002cf2:	2380      	movs	r3, #128	; 0x80
 8002cf4:	005b      	lsls	r3, r3, #1
 8002cf6:	4013      	ands	r3, r2
 8002cf8:	d00b      	beq.n	8002d12 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	2201      	movs	r2, #1
 8002d00:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	2284      	movs	r2, #132	; 0x84
 8002d06:	589b      	ldr	r3, [r3, r2]
 8002d08:	2201      	movs	r2, #1
 8002d0a:	431a      	orrs	r2, r3
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2184      	movs	r1, #132	; 0x84
 8002d10:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002d12:	23a4      	movs	r3, #164	; 0xa4
 8002d14:	18fb      	adds	r3, r7, r3
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	2202      	movs	r2, #2
 8002d1a:	4013      	ands	r3, r2
 8002d1c:	d011      	beq.n	8002d42 <HAL_UART_IRQHandler+0xf6>
 8002d1e:	239c      	movs	r3, #156	; 0x9c
 8002d20:	18fb      	adds	r3, r7, r3
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	2201      	movs	r2, #1
 8002d26:	4013      	ands	r3, r2
 8002d28:	d00b      	beq.n	8002d42 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	2202      	movs	r2, #2
 8002d30:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	2284      	movs	r2, #132	; 0x84
 8002d36:	589b      	ldr	r3, [r3, r2]
 8002d38:	2204      	movs	r2, #4
 8002d3a:	431a      	orrs	r2, r3
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	2184      	movs	r1, #132	; 0x84
 8002d40:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002d42:	23a4      	movs	r3, #164	; 0xa4
 8002d44:	18fb      	adds	r3, r7, r3
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	2204      	movs	r2, #4
 8002d4a:	4013      	ands	r3, r2
 8002d4c:	d011      	beq.n	8002d72 <HAL_UART_IRQHandler+0x126>
 8002d4e:	239c      	movs	r3, #156	; 0x9c
 8002d50:	18fb      	adds	r3, r7, r3
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	2201      	movs	r2, #1
 8002d56:	4013      	ands	r3, r2
 8002d58:	d00b      	beq.n	8002d72 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	2204      	movs	r2, #4
 8002d60:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	2284      	movs	r2, #132	; 0x84
 8002d66:	589b      	ldr	r3, [r3, r2]
 8002d68:	2202      	movs	r2, #2
 8002d6a:	431a      	orrs	r2, r3
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	2184      	movs	r1, #132	; 0x84
 8002d70:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002d72:	23a4      	movs	r3, #164	; 0xa4
 8002d74:	18fb      	adds	r3, r7, r3
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	2208      	movs	r2, #8
 8002d7a:	4013      	ands	r3, r2
 8002d7c:	d017      	beq.n	8002dae <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002d7e:	23a0      	movs	r3, #160	; 0xa0
 8002d80:	18fb      	adds	r3, r7, r3
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	2220      	movs	r2, #32
 8002d86:	4013      	ands	r3, r2
 8002d88:	d105      	bne.n	8002d96 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8002d8a:	239c      	movs	r3, #156	; 0x9c
 8002d8c:	18fb      	adds	r3, r7, r3
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	2201      	movs	r2, #1
 8002d92:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002d94:	d00b      	beq.n	8002dae <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	2208      	movs	r2, #8
 8002d9c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	2284      	movs	r2, #132	; 0x84
 8002da2:	589b      	ldr	r3, [r3, r2]
 8002da4:	2208      	movs	r2, #8
 8002da6:	431a      	orrs	r2, r3
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	2184      	movs	r1, #132	; 0x84
 8002dac:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8002dae:	23a4      	movs	r3, #164	; 0xa4
 8002db0:	18fb      	adds	r3, r7, r3
 8002db2:	681a      	ldr	r2, [r3, #0]
 8002db4:	2380      	movs	r3, #128	; 0x80
 8002db6:	011b      	lsls	r3, r3, #4
 8002db8:	4013      	ands	r3, r2
 8002dba:	d013      	beq.n	8002de4 <HAL_UART_IRQHandler+0x198>
 8002dbc:	23a0      	movs	r3, #160	; 0xa0
 8002dbe:	18fb      	adds	r3, r7, r3
 8002dc0:	681a      	ldr	r2, [r3, #0]
 8002dc2:	2380      	movs	r3, #128	; 0x80
 8002dc4:	04db      	lsls	r3, r3, #19
 8002dc6:	4013      	ands	r3, r2
 8002dc8:	d00c      	beq.n	8002de4 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	2280      	movs	r2, #128	; 0x80
 8002dd0:	0112      	lsls	r2, r2, #4
 8002dd2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2284      	movs	r2, #132	; 0x84
 8002dd8:	589b      	ldr	r3, [r3, r2]
 8002dda:	2220      	movs	r2, #32
 8002ddc:	431a      	orrs	r2, r3
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2184      	movs	r1, #132	; 0x84
 8002de2:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2284      	movs	r2, #132	; 0x84
 8002de8:	589b      	ldr	r3, [r3, r2]
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d100      	bne.n	8002df0 <HAL_UART_IRQHandler+0x1a4>
 8002dee:	e201      	b.n	80031f4 <HAL_UART_IRQHandler+0x5a8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8002df0:	23a4      	movs	r3, #164	; 0xa4
 8002df2:	18fb      	adds	r3, r7, r3
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	2220      	movs	r2, #32
 8002df8:	4013      	ands	r3, r2
 8002dfa:	d00e      	beq.n	8002e1a <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002dfc:	23a0      	movs	r3, #160	; 0xa0
 8002dfe:	18fb      	adds	r3, r7, r3
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	2220      	movs	r2, #32
 8002e04:	4013      	ands	r3, r2
 8002e06:	d008      	beq.n	8002e1a <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d004      	beq.n	8002e1a <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002e14:	687a      	ldr	r2, [r7, #4]
 8002e16:	0010      	movs	r0, r2
 8002e18:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	2284      	movs	r2, #132	; 0x84
 8002e1e:	589b      	ldr	r3, [r3, r2]
 8002e20:	2194      	movs	r1, #148	; 0x94
 8002e22:	187a      	adds	r2, r7, r1
 8002e24:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	689b      	ldr	r3, [r3, #8]
 8002e2c:	2240      	movs	r2, #64	; 0x40
 8002e2e:	4013      	ands	r3, r2
 8002e30:	2b40      	cmp	r3, #64	; 0x40
 8002e32:	d004      	beq.n	8002e3e <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8002e34:	187b      	adds	r3, r7, r1
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	2228      	movs	r2, #40	; 0x28
 8002e3a:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002e3c:	d047      	beq.n	8002ece <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	0018      	movs	r0, r3
 8002e42:	f000 fe3d 	bl	8003ac0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	689b      	ldr	r3, [r3, #8]
 8002e4c:	2240      	movs	r2, #64	; 0x40
 8002e4e:	4013      	ands	r3, r2
 8002e50:	2b40      	cmp	r3, #64	; 0x40
 8002e52:	d137      	bne.n	8002ec4 <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e54:	f3ef 8310 	mrs	r3, PRIMASK
 8002e58:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8002e5a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002e5c:	2090      	movs	r0, #144	; 0x90
 8002e5e:	183a      	adds	r2, r7, r0
 8002e60:	6013      	str	r3, [r2, #0]
 8002e62:	2301      	movs	r3, #1
 8002e64:	667b      	str	r3, [r7, #100]	; 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e66:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002e68:	f383 8810 	msr	PRIMASK, r3
}
 8002e6c:	46c0      	nop			; (mov r8, r8)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	689a      	ldr	r2, [r3, #8]
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	2140      	movs	r1, #64	; 0x40
 8002e7a:	438a      	bics	r2, r1
 8002e7c:	609a      	str	r2, [r3, #8]
 8002e7e:	183b      	adds	r3, r7, r0
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e84:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002e86:	f383 8810 	msr	PRIMASK, r3
}
 8002e8a:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d012      	beq.n	8002eba <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e98:	4a14      	ldr	r2, [pc, #80]	; (8002eec <HAL_UART_IRQHandler+0x2a0>)
 8002e9a:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ea0:	0018      	movs	r0, r3
 8002ea2:	f7fe f953 	bl	800114c <HAL_DMA_Abort_IT>
 8002ea6:	1e03      	subs	r3, r0, #0
 8002ea8:	d01a      	beq.n	8002ee0 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002eae:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002eb4:	0018      	movs	r0, r3
 8002eb6:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002eb8:	e012      	b.n	8002ee0 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	0018      	movs	r0, r3
 8002ebe:	f000 f9b7 	bl	8003230 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ec2:	e00d      	b.n	8002ee0 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	0018      	movs	r0, r3
 8002ec8:	f000 f9b2 	bl	8003230 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ecc:	e008      	b.n	8002ee0 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	0018      	movs	r0, r3
 8002ed2:	f000 f9ad 	bl	8003230 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	2284      	movs	r2, #132	; 0x84
 8002eda:	2100      	movs	r1, #0
 8002edc:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8002ede:	e189      	b.n	80031f4 <HAL_UART_IRQHandler+0x5a8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ee0:	46c0      	nop			; (mov r8, r8)
    return;
 8002ee2:	e187      	b.n	80031f4 <HAL_UART_IRQHandler+0x5a8>
 8002ee4:	0000080f 	.word	0x0000080f
 8002ee8:	04000120 	.word	0x04000120
 8002eec:	08003cc3 	.word	0x08003cc3

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ef4:	2b01      	cmp	r3, #1
 8002ef6:	d000      	beq.n	8002efa <HAL_UART_IRQHandler+0x2ae>
 8002ef8:	e13b      	b.n	8003172 <HAL_UART_IRQHandler+0x526>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8002efa:	23a4      	movs	r3, #164	; 0xa4
 8002efc:	18fb      	adds	r3, r7, r3
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	2210      	movs	r2, #16
 8002f02:	4013      	ands	r3, r2
 8002f04:	d100      	bne.n	8002f08 <HAL_UART_IRQHandler+0x2bc>
 8002f06:	e134      	b.n	8003172 <HAL_UART_IRQHandler+0x526>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8002f08:	23a0      	movs	r3, #160	; 0xa0
 8002f0a:	18fb      	adds	r3, r7, r3
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	2210      	movs	r2, #16
 8002f10:	4013      	ands	r3, r2
 8002f12:	d100      	bne.n	8002f16 <HAL_UART_IRQHandler+0x2ca>
 8002f14:	e12d      	b.n	8003172 <HAL_UART_IRQHandler+0x526>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	2210      	movs	r2, #16
 8002f1c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	689b      	ldr	r3, [r3, #8]
 8002f24:	2240      	movs	r2, #64	; 0x40
 8002f26:	4013      	ands	r3, r2
 8002f28:	2b40      	cmp	r3, #64	; 0x40
 8002f2a:	d000      	beq.n	8002f2e <HAL_UART_IRQHandler+0x2e2>
 8002f2c:	e0a1      	b.n	8003072 <HAL_UART_IRQHandler+0x426>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	685a      	ldr	r2, [r3, #4]
 8002f36:	217e      	movs	r1, #126	; 0x7e
 8002f38:	187b      	adds	r3, r7, r1
 8002f3a:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8002f3c:	187b      	adds	r3, r7, r1
 8002f3e:	881b      	ldrh	r3, [r3, #0]
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d100      	bne.n	8002f46 <HAL_UART_IRQHandler+0x2fa>
 8002f44:	e158      	b.n	80031f8 <HAL_UART_IRQHandler+0x5ac>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	2258      	movs	r2, #88	; 0x58
 8002f4a:	5a9b      	ldrh	r3, [r3, r2]
 8002f4c:	187a      	adds	r2, r7, r1
 8002f4e:	8812      	ldrh	r2, [r2, #0]
 8002f50:	429a      	cmp	r2, r3
 8002f52:	d300      	bcc.n	8002f56 <HAL_UART_IRQHandler+0x30a>
 8002f54:	e150      	b.n	80031f8 <HAL_UART_IRQHandler+0x5ac>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	187a      	adds	r2, r7, r1
 8002f5a:	215a      	movs	r1, #90	; 0x5a
 8002f5c:	8812      	ldrh	r2, [r2, #0]
 8002f5e:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	2220      	movs	r2, #32
 8002f6a:	4013      	ands	r3, r2
 8002f6c:	d16f      	bne.n	800304e <HAL_UART_IRQHandler+0x402>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f6e:	f3ef 8310 	mrs	r3, PRIMASK
 8002f72:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8002f74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002f76:	67bb      	str	r3, [r7, #120]	; 0x78
 8002f78:	2301      	movs	r3, #1
 8002f7a:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f7e:	f383 8810 	msr	PRIMASK, r3
}
 8002f82:	46c0      	nop			; (mov r8, r8)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	681a      	ldr	r2, [r3, #0]
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	499e      	ldr	r1, [pc, #632]	; (8003208 <HAL_UART_IRQHandler+0x5bc>)
 8002f90:	400a      	ands	r2, r1
 8002f92:	601a      	str	r2, [r3, #0]
 8002f94:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002f96:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f9a:	f383 8810 	msr	PRIMASK, r3
}
 8002f9e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002fa0:	f3ef 8310 	mrs	r3, PRIMASK
 8002fa4:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8002fa6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002fa8:	677b      	str	r3, [r7, #116]	; 0x74
 8002faa:	2301      	movs	r3, #1
 8002fac:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002fae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002fb0:	f383 8810 	msr	PRIMASK, r3
}
 8002fb4:	46c0      	nop			; (mov r8, r8)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	689a      	ldr	r2, [r3, #8]
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	2101      	movs	r1, #1
 8002fc2:	438a      	bics	r2, r1
 8002fc4:	609a      	str	r2, [r3, #8]
 8002fc6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002fc8:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002fca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002fcc:	f383 8810 	msr	PRIMASK, r3
}
 8002fd0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002fd2:	f3ef 8310 	mrs	r3, PRIMASK
 8002fd6:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8002fd8:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002fda:	673b      	str	r3, [r7, #112]	; 0x70
 8002fdc:	2301      	movs	r3, #1
 8002fde:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002fe0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002fe2:	f383 8810 	msr	PRIMASK, r3
}
 8002fe6:	46c0      	nop			; (mov r8, r8)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	689a      	ldr	r2, [r3, #8]
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	2140      	movs	r1, #64	; 0x40
 8002ff4:	438a      	bics	r2, r1
 8002ff6:	609a      	str	r2, [r3, #8]
 8002ff8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002ffa:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ffc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002ffe:	f383 8810 	msr	PRIMASK, r3
}
 8003002:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2280      	movs	r2, #128	; 0x80
 8003008:	2120      	movs	r1, #32
 800300a:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	2200      	movs	r2, #0
 8003010:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003012:	f3ef 8310 	mrs	r3, PRIMASK
 8003016:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8003018:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800301a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800301c:	2301      	movs	r3, #1
 800301e:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003020:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003022:	f383 8810 	msr	PRIMASK, r3
}
 8003026:	46c0      	nop			; (mov r8, r8)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	681a      	ldr	r2, [r3, #0]
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	2110      	movs	r1, #16
 8003034:	438a      	bics	r2, r1
 8003036:	601a      	str	r2, [r3, #0]
 8003038:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800303a:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800303c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800303e:	f383 8810 	msr	PRIMASK, r3
}
 8003042:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003048:	0018      	movs	r0, r3
 800304a:	f7fe f83f 	bl	80010cc <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	2202      	movs	r2, #2
 8003052:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	2258      	movs	r2, #88	; 0x58
 8003058:	5a9a      	ldrh	r2, [r3, r2]
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	215a      	movs	r1, #90	; 0x5a
 800305e:	5a5b      	ldrh	r3, [r3, r1]
 8003060:	b29b      	uxth	r3, r3
 8003062:	1ad3      	subs	r3, r2, r3
 8003064:	b29a      	uxth	r2, r3
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	0011      	movs	r1, r2
 800306a:	0018      	movs	r0, r3
 800306c:	f000 f8e8 	bl	8003240 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003070:	e0c2      	b.n	80031f8 <HAL_UART_IRQHandler+0x5ac>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	2258      	movs	r2, #88	; 0x58
 8003076:	5a99      	ldrh	r1, [r3, r2]
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	225a      	movs	r2, #90	; 0x5a
 800307c:	5a9b      	ldrh	r3, [r3, r2]
 800307e:	b29a      	uxth	r2, r3
 8003080:	208e      	movs	r0, #142	; 0x8e
 8003082:	183b      	adds	r3, r7, r0
 8003084:	1a8a      	subs	r2, r1, r2
 8003086:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	225a      	movs	r2, #90	; 0x5a
 800308c:	5a9b      	ldrh	r3, [r3, r2]
 800308e:	b29b      	uxth	r3, r3
 8003090:	2b00      	cmp	r3, #0
 8003092:	d100      	bne.n	8003096 <HAL_UART_IRQHandler+0x44a>
 8003094:	e0b2      	b.n	80031fc <HAL_UART_IRQHandler+0x5b0>
          && (nb_rx_data > 0U))
 8003096:	183b      	adds	r3, r7, r0
 8003098:	881b      	ldrh	r3, [r3, #0]
 800309a:	2b00      	cmp	r3, #0
 800309c:	d100      	bne.n	80030a0 <HAL_UART_IRQHandler+0x454>
 800309e:	e0ad      	b.n	80031fc <HAL_UART_IRQHandler+0x5b0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80030a0:	f3ef 8310 	mrs	r3, PRIMASK
 80030a4:	60fb      	str	r3, [r7, #12]
  return(result);
 80030a6:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80030a8:	2488      	movs	r4, #136	; 0x88
 80030aa:	193a      	adds	r2, r7, r4
 80030ac:	6013      	str	r3, [r2, #0]
 80030ae:	2301      	movs	r3, #1
 80030b0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030b2:	693b      	ldr	r3, [r7, #16]
 80030b4:	f383 8810 	msr	PRIMASK, r3
}
 80030b8:	46c0      	nop			; (mov r8, r8)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	681a      	ldr	r2, [r3, #0]
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	4951      	ldr	r1, [pc, #324]	; (800320c <HAL_UART_IRQHandler+0x5c0>)
 80030c6:	400a      	ands	r2, r1
 80030c8:	601a      	str	r2, [r3, #0]
 80030ca:	193b      	adds	r3, r7, r4
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030d0:	697b      	ldr	r3, [r7, #20]
 80030d2:	f383 8810 	msr	PRIMASK, r3
}
 80030d6:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80030d8:	f3ef 8310 	mrs	r3, PRIMASK
 80030dc:	61bb      	str	r3, [r7, #24]
  return(result);
 80030de:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80030e0:	2484      	movs	r4, #132	; 0x84
 80030e2:	193a      	adds	r2, r7, r4
 80030e4:	6013      	str	r3, [r2, #0]
 80030e6:	2301      	movs	r3, #1
 80030e8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030ea:	69fb      	ldr	r3, [r7, #28]
 80030ec:	f383 8810 	msr	PRIMASK, r3
}
 80030f0:	46c0      	nop			; (mov r8, r8)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	689a      	ldr	r2, [r3, #8]
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	2101      	movs	r1, #1
 80030fe:	438a      	bics	r2, r1
 8003100:	609a      	str	r2, [r3, #8]
 8003102:	193b      	adds	r3, r7, r4
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003108:	6a3b      	ldr	r3, [r7, #32]
 800310a:	f383 8810 	msr	PRIMASK, r3
}
 800310e:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	2280      	movs	r2, #128	; 0x80
 8003114:	2120      	movs	r1, #32
 8003116:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	2200      	movs	r2, #0
 800311c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	2200      	movs	r2, #0
 8003122:	669a      	str	r2, [r3, #104]	; 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003124:	f3ef 8310 	mrs	r3, PRIMASK
 8003128:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800312a:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800312c:	2480      	movs	r4, #128	; 0x80
 800312e:	193a      	adds	r2, r7, r4
 8003130:	6013      	str	r3, [r2, #0]
 8003132:	2301      	movs	r3, #1
 8003134:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003136:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003138:	f383 8810 	msr	PRIMASK, r3
}
 800313c:	46c0      	nop			; (mov r8, r8)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	681a      	ldr	r2, [r3, #0]
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	2110      	movs	r1, #16
 800314a:	438a      	bics	r2, r1
 800314c:	601a      	str	r2, [r3, #0]
 800314e:	193b      	adds	r3, r7, r4
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003154:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003156:	f383 8810 	msr	PRIMASK, r3
}
 800315a:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2202      	movs	r2, #2
 8003160:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003162:	183b      	adds	r3, r7, r0
 8003164:	881a      	ldrh	r2, [r3, #0]
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	0011      	movs	r1, r2
 800316a:	0018      	movs	r0, r3
 800316c:	f000 f868 	bl	8003240 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003170:	e044      	b.n	80031fc <HAL_UART_IRQHandler+0x5b0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003172:	23a4      	movs	r3, #164	; 0xa4
 8003174:	18fb      	adds	r3, r7, r3
 8003176:	681a      	ldr	r2, [r3, #0]
 8003178:	2380      	movs	r3, #128	; 0x80
 800317a:	035b      	lsls	r3, r3, #13
 800317c:	4013      	ands	r3, r2
 800317e:	d010      	beq.n	80031a2 <HAL_UART_IRQHandler+0x556>
 8003180:	239c      	movs	r3, #156	; 0x9c
 8003182:	18fb      	adds	r3, r7, r3
 8003184:	681a      	ldr	r2, [r3, #0]
 8003186:	2380      	movs	r3, #128	; 0x80
 8003188:	03db      	lsls	r3, r3, #15
 800318a:	4013      	ands	r3, r2
 800318c:	d009      	beq.n	80031a2 <HAL_UART_IRQHandler+0x556>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	2280      	movs	r2, #128	; 0x80
 8003194:	0352      	lsls	r2, r2, #13
 8003196:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	0018      	movs	r0, r3
 800319c:	f000 fdd3 	bl	8003d46 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80031a0:	e02f      	b.n	8003202 <HAL_UART_IRQHandler+0x5b6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80031a2:	23a4      	movs	r3, #164	; 0xa4
 80031a4:	18fb      	adds	r3, r7, r3
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	2280      	movs	r2, #128	; 0x80
 80031aa:	4013      	ands	r3, r2
 80031ac:	d00f      	beq.n	80031ce <HAL_UART_IRQHandler+0x582>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80031ae:	23a0      	movs	r3, #160	; 0xa0
 80031b0:	18fb      	adds	r3, r7, r3
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	2280      	movs	r2, #128	; 0x80
 80031b6:	4013      	ands	r3, r2
 80031b8:	d009      	beq.n	80031ce <HAL_UART_IRQHandler+0x582>
  {
    if (huart->TxISR != NULL)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d01e      	beq.n	8003200 <HAL_UART_IRQHandler+0x5b4>
    {
      huart->TxISR(huart);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80031c6:	687a      	ldr	r2, [r7, #4]
 80031c8:	0010      	movs	r0, r2
 80031ca:	4798      	blx	r3
    }
    return;
 80031cc:	e018      	b.n	8003200 <HAL_UART_IRQHandler+0x5b4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80031ce:	23a4      	movs	r3, #164	; 0xa4
 80031d0:	18fb      	adds	r3, r7, r3
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	2240      	movs	r2, #64	; 0x40
 80031d6:	4013      	ands	r3, r2
 80031d8:	d013      	beq.n	8003202 <HAL_UART_IRQHandler+0x5b6>
 80031da:	23a0      	movs	r3, #160	; 0xa0
 80031dc:	18fb      	adds	r3, r7, r3
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	2240      	movs	r2, #64	; 0x40
 80031e2:	4013      	ands	r3, r2
 80031e4:	d00d      	beq.n	8003202 <HAL_UART_IRQHandler+0x5b6>
  {
    UART_EndTransmit_IT(huart);
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	0018      	movs	r0, r3
 80031ea:	f000 fd81 	bl	8003cf0 <UART_EndTransmit_IT>
    return;
 80031ee:	e008      	b.n	8003202 <HAL_UART_IRQHandler+0x5b6>
      return;
 80031f0:	46c0      	nop			; (mov r8, r8)
 80031f2:	e006      	b.n	8003202 <HAL_UART_IRQHandler+0x5b6>
    return;
 80031f4:	46c0      	nop			; (mov r8, r8)
 80031f6:	e004      	b.n	8003202 <HAL_UART_IRQHandler+0x5b6>
      return;
 80031f8:	46c0      	nop			; (mov r8, r8)
 80031fa:	e002      	b.n	8003202 <HAL_UART_IRQHandler+0x5b6>
      return;
 80031fc:	46c0      	nop			; (mov r8, r8)
 80031fe:	e000      	b.n	8003202 <HAL_UART_IRQHandler+0x5b6>
    return;
 8003200:	46c0      	nop			; (mov r8, r8)
  }

}
 8003202:	46bd      	mov	sp, r7
 8003204:	b02b      	add	sp, #172	; 0xac
 8003206:	bd90      	pop	{r4, r7, pc}
 8003208:	fffffeff 	.word	0xfffffeff
 800320c:	fffffedf 	.word	0xfffffedf

08003210 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003210:	b580      	push	{r7, lr}
 8003212:	b082      	sub	sp, #8
 8003214:	af00      	add	r7, sp, #0
 8003216:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003218:	46c0      	nop			; (mov r8, r8)
 800321a:	46bd      	mov	sp, r7
 800321c:	b002      	add	sp, #8
 800321e:	bd80      	pop	{r7, pc}

08003220 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003220:	b580      	push	{r7, lr}
 8003222:	b082      	sub	sp, #8
 8003224:	af00      	add	r7, sp, #0
 8003226:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8003228:	46c0      	nop			; (mov r8, r8)
 800322a:	46bd      	mov	sp, r7
 800322c:	b002      	add	sp, #8
 800322e:	bd80      	pop	{r7, pc}

08003230 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b082      	sub	sp, #8
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003238:	46c0      	nop			; (mov r8, r8)
 800323a:	46bd      	mov	sp, r7
 800323c:	b002      	add	sp, #8
 800323e:	bd80      	pop	{r7, pc}

08003240 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b082      	sub	sp, #8
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
 8003248:	000a      	movs	r2, r1
 800324a:	1cbb      	adds	r3, r7, #2
 800324c:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800324e:	46c0      	nop			; (mov r8, r8)
 8003250:	46bd      	mov	sp, r7
 8003252:	b002      	add	sp, #8
 8003254:	bd80      	pop	{r7, pc}
	...

08003258 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003258:	b5b0      	push	{r4, r5, r7, lr}
 800325a:	b08e      	sub	sp, #56	; 0x38
 800325c:	af00      	add	r7, sp, #0
 800325e:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003260:	231a      	movs	r3, #26
 8003262:	2218      	movs	r2, #24
 8003264:	189b      	adds	r3, r3, r2
 8003266:	19db      	adds	r3, r3, r7
 8003268:	2200      	movs	r2, #0
 800326a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800326c:	69fb      	ldr	r3, [r7, #28]
 800326e:	689a      	ldr	r2, [r3, #8]
 8003270:	69fb      	ldr	r3, [r7, #28]
 8003272:	691b      	ldr	r3, [r3, #16]
 8003274:	431a      	orrs	r2, r3
 8003276:	69fb      	ldr	r3, [r7, #28]
 8003278:	695b      	ldr	r3, [r3, #20]
 800327a:	431a      	orrs	r2, r3
 800327c:	69fb      	ldr	r3, [r7, #28]
 800327e:	69db      	ldr	r3, [r3, #28]
 8003280:	4313      	orrs	r3, r2
 8003282:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003284:	69fb      	ldr	r3, [r7, #28]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	4ab4      	ldr	r2, [pc, #720]	; (800355c <UART_SetConfig+0x304>)
 800328c:	4013      	ands	r3, r2
 800328e:	0019      	movs	r1, r3
 8003290:	69fb      	ldr	r3, [r7, #28]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003296:	430a      	orrs	r2, r1
 8003298:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800329a:	69fb      	ldr	r3, [r7, #28]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	685b      	ldr	r3, [r3, #4]
 80032a0:	4aaf      	ldr	r2, [pc, #700]	; (8003560 <UART_SetConfig+0x308>)
 80032a2:	4013      	ands	r3, r2
 80032a4:	0019      	movs	r1, r3
 80032a6:	69fb      	ldr	r3, [r7, #28]
 80032a8:	68da      	ldr	r2, [r3, #12]
 80032aa:	69fb      	ldr	r3, [r7, #28]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	430a      	orrs	r2, r1
 80032b0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80032b2:	69fb      	ldr	r3, [r7, #28]
 80032b4:	699b      	ldr	r3, [r3, #24]
 80032b6:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80032b8:	69fb      	ldr	r3, [r7, #28]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	4aa9      	ldr	r2, [pc, #676]	; (8003564 <UART_SetConfig+0x30c>)
 80032be:	4293      	cmp	r3, r2
 80032c0:	d004      	beq.n	80032cc <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80032c2:	69fb      	ldr	r3, [r7, #28]
 80032c4:	6a1b      	ldr	r3, [r3, #32]
 80032c6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80032c8:	4313      	orrs	r3, r2
 80032ca:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80032cc:	69fb      	ldr	r3, [r7, #28]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	689b      	ldr	r3, [r3, #8]
 80032d2:	4aa5      	ldr	r2, [pc, #660]	; (8003568 <UART_SetConfig+0x310>)
 80032d4:	4013      	ands	r3, r2
 80032d6:	0019      	movs	r1, r3
 80032d8:	69fb      	ldr	r3, [r7, #28]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80032de:	430a      	orrs	r2, r1
 80032e0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80032e2:	69fb      	ldr	r3, [r7, #28]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	4aa1      	ldr	r2, [pc, #644]	; (800356c <UART_SetConfig+0x314>)
 80032e8:	4293      	cmp	r3, r2
 80032ea:	d131      	bne.n	8003350 <UART_SetConfig+0xf8>
 80032ec:	4ba0      	ldr	r3, [pc, #640]	; (8003570 <UART_SetConfig+0x318>)
 80032ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032f0:	220c      	movs	r2, #12
 80032f2:	4013      	ands	r3, r2
 80032f4:	2b0c      	cmp	r3, #12
 80032f6:	d01d      	beq.n	8003334 <UART_SetConfig+0xdc>
 80032f8:	d823      	bhi.n	8003342 <UART_SetConfig+0xea>
 80032fa:	2b08      	cmp	r3, #8
 80032fc:	d00c      	beq.n	8003318 <UART_SetConfig+0xc0>
 80032fe:	d820      	bhi.n	8003342 <UART_SetConfig+0xea>
 8003300:	2b00      	cmp	r3, #0
 8003302:	d002      	beq.n	800330a <UART_SetConfig+0xb2>
 8003304:	2b04      	cmp	r3, #4
 8003306:	d00e      	beq.n	8003326 <UART_SetConfig+0xce>
 8003308:	e01b      	b.n	8003342 <UART_SetConfig+0xea>
 800330a:	231b      	movs	r3, #27
 800330c:	2218      	movs	r2, #24
 800330e:	189b      	adds	r3, r3, r2
 8003310:	19db      	adds	r3, r3, r7
 8003312:	2200      	movs	r2, #0
 8003314:	701a      	strb	r2, [r3, #0]
 8003316:	e065      	b.n	80033e4 <UART_SetConfig+0x18c>
 8003318:	231b      	movs	r3, #27
 800331a:	2218      	movs	r2, #24
 800331c:	189b      	adds	r3, r3, r2
 800331e:	19db      	adds	r3, r3, r7
 8003320:	2202      	movs	r2, #2
 8003322:	701a      	strb	r2, [r3, #0]
 8003324:	e05e      	b.n	80033e4 <UART_SetConfig+0x18c>
 8003326:	231b      	movs	r3, #27
 8003328:	2218      	movs	r2, #24
 800332a:	189b      	adds	r3, r3, r2
 800332c:	19db      	adds	r3, r3, r7
 800332e:	2204      	movs	r2, #4
 8003330:	701a      	strb	r2, [r3, #0]
 8003332:	e057      	b.n	80033e4 <UART_SetConfig+0x18c>
 8003334:	231b      	movs	r3, #27
 8003336:	2218      	movs	r2, #24
 8003338:	189b      	adds	r3, r3, r2
 800333a:	19db      	adds	r3, r3, r7
 800333c:	2208      	movs	r2, #8
 800333e:	701a      	strb	r2, [r3, #0]
 8003340:	e050      	b.n	80033e4 <UART_SetConfig+0x18c>
 8003342:	231b      	movs	r3, #27
 8003344:	2218      	movs	r2, #24
 8003346:	189b      	adds	r3, r3, r2
 8003348:	19db      	adds	r3, r3, r7
 800334a:	2210      	movs	r2, #16
 800334c:	701a      	strb	r2, [r3, #0]
 800334e:	e049      	b.n	80033e4 <UART_SetConfig+0x18c>
 8003350:	69fb      	ldr	r3, [r7, #28]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	4a83      	ldr	r2, [pc, #524]	; (8003564 <UART_SetConfig+0x30c>)
 8003356:	4293      	cmp	r3, r2
 8003358:	d13e      	bne.n	80033d8 <UART_SetConfig+0x180>
 800335a:	4b85      	ldr	r3, [pc, #532]	; (8003570 <UART_SetConfig+0x318>)
 800335c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800335e:	23c0      	movs	r3, #192	; 0xc0
 8003360:	011b      	lsls	r3, r3, #4
 8003362:	4013      	ands	r3, r2
 8003364:	22c0      	movs	r2, #192	; 0xc0
 8003366:	0112      	lsls	r2, r2, #4
 8003368:	4293      	cmp	r3, r2
 800336a:	d027      	beq.n	80033bc <UART_SetConfig+0x164>
 800336c:	22c0      	movs	r2, #192	; 0xc0
 800336e:	0112      	lsls	r2, r2, #4
 8003370:	4293      	cmp	r3, r2
 8003372:	d82a      	bhi.n	80033ca <UART_SetConfig+0x172>
 8003374:	2280      	movs	r2, #128	; 0x80
 8003376:	0112      	lsls	r2, r2, #4
 8003378:	4293      	cmp	r3, r2
 800337a:	d011      	beq.n	80033a0 <UART_SetConfig+0x148>
 800337c:	2280      	movs	r2, #128	; 0x80
 800337e:	0112      	lsls	r2, r2, #4
 8003380:	4293      	cmp	r3, r2
 8003382:	d822      	bhi.n	80033ca <UART_SetConfig+0x172>
 8003384:	2b00      	cmp	r3, #0
 8003386:	d004      	beq.n	8003392 <UART_SetConfig+0x13a>
 8003388:	2280      	movs	r2, #128	; 0x80
 800338a:	00d2      	lsls	r2, r2, #3
 800338c:	4293      	cmp	r3, r2
 800338e:	d00e      	beq.n	80033ae <UART_SetConfig+0x156>
 8003390:	e01b      	b.n	80033ca <UART_SetConfig+0x172>
 8003392:	231b      	movs	r3, #27
 8003394:	2218      	movs	r2, #24
 8003396:	189b      	adds	r3, r3, r2
 8003398:	19db      	adds	r3, r3, r7
 800339a:	2200      	movs	r2, #0
 800339c:	701a      	strb	r2, [r3, #0]
 800339e:	e021      	b.n	80033e4 <UART_SetConfig+0x18c>
 80033a0:	231b      	movs	r3, #27
 80033a2:	2218      	movs	r2, #24
 80033a4:	189b      	adds	r3, r3, r2
 80033a6:	19db      	adds	r3, r3, r7
 80033a8:	2202      	movs	r2, #2
 80033aa:	701a      	strb	r2, [r3, #0]
 80033ac:	e01a      	b.n	80033e4 <UART_SetConfig+0x18c>
 80033ae:	231b      	movs	r3, #27
 80033b0:	2218      	movs	r2, #24
 80033b2:	189b      	adds	r3, r3, r2
 80033b4:	19db      	adds	r3, r3, r7
 80033b6:	2204      	movs	r2, #4
 80033b8:	701a      	strb	r2, [r3, #0]
 80033ba:	e013      	b.n	80033e4 <UART_SetConfig+0x18c>
 80033bc:	231b      	movs	r3, #27
 80033be:	2218      	movs	r2, #24
 80033c0:	189b      	adds	r3, r3, r2
 80033c2:	19db      	adds	r3, r3, r7
 80033c4:	2208      	movs	r2, #8
 80033c6:	701a      	strb	r2, [r3, #0]
 80033c8:	e00c      	b.n	80033e4 <UART_SetConfig+0x18c>
 80033ca:	231b      	movs	r3, #27
 80033cc:	2218      	movs	r2, #24
 80033ce:	189b      	adds	r3, r3, r2
 80033d0:	19db      	adds	r3, r3, r7
 80033d2:	2210      	movs	r2, #16
 80033d4:	701a      	strb	r2, [r3, #0]
 80033d6:	e005      	b.n	80033e4 <UART_SetConfig+0x18c>
 80033d8:	231b      	movs	r3, #27
 80033da:	2218      	movs	r2, #24
 80033dc:	189b      	adds	r3, r3, r2
 80033de:	19db      	adds	r3, r3, r7
 80033e0:	2210      	movs	r2, #16
 80033e2:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80033e4:	69fb      	ldr	r3, [r7, #28]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	4a5e      	ldr	r2, [pc, #376]	; (8003564 <UART_SetConfig+0x30c>)
 80033ea:	4293      	cmp	r3, r2
 80033ec:	d000      	beq.n	80033f0 <UART_SetConfig+0x198>
 80033ee:	e084      	b.n	80034fa <UART_SetConfig+0x2a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80033f0:	231b      	movs	r3, #27
 80033f2:	2218      	movs	r2, #24
 80033f4:	189b      	adds	r3, r3, r2
 80033f6:	19db      	adds	r3, r3, r7
 80033f8:	781b      	ldrb	r3, [r3, #0]
 80033fa:	2b08      	cmp	r3, #8
 80033fc:	d01d      	beq.n	800343a <UART_SetConfig+0x1e2>
 80033fe:	dc20      	bgt.n	8003442 <UART_SetConfig+0x1ea>
 8003400:	2b04      	cmp	r3, #4
 8003402:	d015      	beq.n	8003430 <UART_SetConfig+0x1d8>
 8003404:	dc1d      	bgt.n	8003442 <UART_SetConfig+0x1ea>
 8003406:	2b00      	cmp	r3, #0
 8003408:	d002      	beq.n	8003410 <UART_SetConfig+0x1b8>
 800340a:	2b02      	cmp	r3, #2
 800340c:	d005      	beq.n	800341a <UART_SetConfig+0x1c2>
 800340e:	e018      	b.n	8003442 <UART_SetConfig+0x1ea>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003410:	f7fe feb8 	bl	8002184 <HAL_RCC_GetPCLK1Freq>
 8003414:	0003      	movs	r3, r0
 8003416:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003418:	e01c      	b.n	8003454 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800341a:	4b55      	ldr	r3, [pc, #340]	; (8003570 <UART_SetConfig+0x318>)
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	2210      	movs	r2, #16
 8003420:	4013      	ands	r3, r2
 8003422:	d002      	beq.n	800342a <UART_SetConfig+0x1d2>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8003424:	4b53      	ldr	r3, [pc, #332]	; (8003574 <UART_SetConfig+0x31c>)
 8003426:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8003428:	e014      	b.n	8003454 <UART_SetConfig+0x1fc>
          pclk = (uint32_t) HSI_VALUE;
 800342a:	4b53      	ldr	r3, [pc, #332]	; (8003578 <UART_SetConfig+0x320>)
 800342c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800342e:	e011      	b.n	8003454 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003430:	f7fe fdf8 	bl	8002024 <HAL_RCC_GetSysClockFreq>
 8003434:	0003      	movs	r3, r0
 8003436:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003438:	e00c      	b.n	8003454 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800343a:	2380      	movs	r3, #128	; 0x80
 800343c:	021b      	lsls	r3, r3, #8
 800343e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003440:	e008      	b.n	8003454 <UART_SetConfig+0x1fc>
      default:
        pclk = 0U;
 8003442:	2300      	movs	r3, #0
 8003444:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8003446:	231a      	movs	r3, #26
 8003448:	2218      	movs	r2, #24
 800344a:	189b      	adds	r3, r3, r2
 800344c:	19db      	adds	r3, r3, r7
 800344e:	2201      	movs	r2, #1
 8003450:	701a      	strb	r2, [r3, #0]
        break;
 8003452:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003454:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003456:	2b00      	cmp	r3, #0
 8003458:	d100      	bne.n	800345c <UART_SetConfig+0x204>
 800345a:	e12f      	b.n	80036bc <UART_SetConfig+0x464>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800345c:	69fb      	ldr	r3, [r7, #28]
 800345e:	685a      	ldr	r2, [r3, #4]
 8003460:	0013      	movs	r3, r2
 8003462:	005b      	lsls	r3, r3, #1
 8003464:	189b      	adds	r3, r3, r2
 8003466:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003468:	429a      	cmp	r2, r3
 800346a:	d305      	bcc.n	8003478 <UART_SetConfig+0x220>
          (pclk > (4096U * huart->Init.BaudRate)))
 800346c:	69fb      	ldr	r3, [r7, #28]
 800346e:	685b      	ldr	r3, [r3, #4]
 8003470:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003472:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003474:	429a      	cmp	r2, r3
 8003476:	d906      	bls.n	8003486 <UART_SetConfig+0x22e>
      {
        ret = HAL_ERROR;
 8003478:	231a      	movs	r3, #26
 800347a:	2218      	movs	r2, #24
 800347c:	189b      	adds	r3, r3, r2
 800347e:	19db      	adds	r3, r3, r7
 8003480:	2201      	movs	r2, #1
 8003482:	701a      	strb	r2, [r3, #0]
 8003484:	e11a      	b.n	80036bc <UART_SetConfig+0x464>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003486:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003488:	613b      	str	r3, [r7, #16]
 800348a:	2300      	movs	r3, #0
 800348c:	617b      	str	r3, [r7, #20]
 800348e:	6939      	ldr	r1, [r7, #16]
 8003490:	697a      	ldr	r2, [r7, #20]
 8003492:	000b      	movs	r3, r1
 8003494:	0e1b      	lsrs	r3, r3, #24
 8003496:	0010      	movs	r0, r2
 8003498:	0205      	lsls	r5, r0, #8
 800349a:	431d      	orrs	r5, r3
 800349c:	000b      	movs	r3, r1
 800349e:	021c      	lsls	r4, r3, #8
 80034a0:	69fb      	ldr	r3, [r7, #28]
 80034a2:	685b      	ldr	r3, [r3, #4]
 80034a4:	085b      	lsrs	r3, r3, #1
 80034a6:	60bb      	str	r3, [r7, #8]
 80034a8:	2300      	movs	r3, #0
 80034aa:	60fb      	str	r3, [r7, #12]
 80034ac:	68b8      	ldr	r0, [r7, #8]
 80034ae:	68f9      	ldr	r1, [r7, #12]
 80034b0:	1900      	adds	r0, r0, r4
 80034b2:	4169      	adcs	r1, r5
 80034b4:	69fb      	ldr	r3, [r7, #28]
 80034b6:	685b      	ldr	r3, [r3, #4]
 80034b8:	603b      	str	r3, [r7, #0]
 80034ba:	2300      	movs	r3, #0
 80034bc:	607b      	str	r3, [r7, #4]
 80034be:	683a      	ldr	r2, [r7, #0]
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	f7fc fead 	bl	8000220 <__aeabi_uldivmod>
 80034c6:	0002      	movs	r2, r0
 80034c8:	000b      	movs	r3, r1
 80034ca:	0013      	movs	r3, r2
 80034cc:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80034ce:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80034d0:	23c0      	movs	r3, #192	; 0xc0
 80034d2:	009b      	lsls	r3, r3, #2
 80034d4:	429a      	cmp	r2, r3
 80034d6:	d309      	bcc.n	80034ec <UART_SetConfig+0x294>
 80034d8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80034da:	2380      	movs	r3, #128	; 0x80
 80034dc:	035b      	lsls	r3, r3, #13
 80034de:	429a      	cmp	r2, r3
 80034e0:	d204      	bcs.n	80034ec <UART_SetConfig+0x294>
        {
          huart->Instance->BRR = usartdiv;
 80034e2:	69fb      	ldr	r3, [r7, #28]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80034e8:	60da      	str	r2, [r3, #12]
 80034ea:	e0e7      	b.n	80036bc <UART_SetConfig+0x464>
        }
        else
        {
          ret = HAL_ERROR;
 80034ec:	231a      	movs	r3, #26
 80034ee:	2218      	movs	r2, #24
 80034f0:	189b      	adds	r3, r3, r2
 80034f2:	19db      	adds	r3, r3, r7
 80034f4:	2201      	movs	r2, #1
 80034f6:	701a      	strb	r2, [r3, #0]
 80034f8:	e0e0      	b.n	80036bc <UART_SetConfig+0x464>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80034fa:	69fb      	ldr	r3, [r7, #28]
 80034fc:	69da      	ldr	r2, [r3, #28]
 80034fe:	2380      	movs	r3, #128	; 0x80
 8003500:	021b      	lsls	r3, r3, #8
 8003502:	429a      	cmp	r2, r3
 8003504:	d000      	beq.n	8003508 <UART_SetConfig+0x2b0>
 8003506:	e082      	b.n	800360e <UART_SetConfig+0x3b6>
  {
    switch (clocksource)
 8003508:	231b      	movs	r3, #27
 800350a:	2218      	movs	r2, #24
 800350c:	189b      	adds	r3, r3, r2
 800350e:	19db      	adds	r3, r3, r7
 8003510:	781b      	ldrb	r3, [r3, #0]
 8003512:	2b08      	cmp	r3, #8
 8003514:	d834      	bhi.n	8003580 <UART_SetConfig+0x328>
 8003516:	009a      	lsls	r2, r3, #2
 8003518:	4b18      	ldr	r3, [pc, #96]	; (800357c <UART_SetConfig+0x324>)
 800351a:	18d3      	adds	r3, r2, r3
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003520:	f7fe fe30 	bl	8002184 <HAL_RCC_GetPCLK1Freq>
 8003524:	0003      	movs	r3, r0
 8003526:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003528:	e033      	b.n	8003592 <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800352a:	f7fe fe41 	bl	80021b0 <HAL_RCC_GetPCLK2Freq>
 800352e:	0003      	movs	r3, r0
 8003530:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003532:	e02e      	b.n	8003592 <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003534:	4b0e      	ldr	r3, [pc, #56]	; (8003570 <UART_SetConfig+0x318>)
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	2210      	movs	r2, #16
 800353a:	4013      	ands	r3, r2
 800353c:	d002      	beq.n	8003544 <UART_SetConfig+0x2ec>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800353e:	4b0d      	ldr	r3, [pc, #52]	; (8003574 <UART_SetConfig+0x31c>)
 8003540:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8003542:	e026      	b.n	8003592 <UART_SetConfig+0x33a>
          pclk = (uint32_t) HSI_VALUE;
 8003544:	4b0c      	ldr	r3, [pc, #48]	; (8003578 <UART_SetConfig+0x320>)
 8003546:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003548:	e023      	b.n	8003592 <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800354a:	f7fe fd6b 	bl	8002024 <HAL_RCC_GetSysClockFreq>
 800354e:	0003      	movs	r3, r0
 8003550:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003552:	e01e      	b.n	8003592 <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003554:	2380      	movs	r3, #128	; 0x80
 8003556:	021b      	lsls	r3, r3, #8
 8003558:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800355a:	e01a      	b.n	8003592 <UART_SetConfig+0x33a>
 800355c:	efff69f3 	.word	0xefff69f3
 8003560:	ffffcfff 	.word	0xffffcfff
 8003564:	40004800 	.word	0x40004800
 8003568:	fffff4ff 	.word	0xfffff4ff
 800356c:	40004400 	.word	0x40004400
 8003570:	40021000 	.word	0x40021000
 8003574:	003d0900 	.word	0x003d0900
 8003578:	00f42400 	.word	0x00f42400
 800357c:	08003dec 	.word	0x08003dec
      default:
        pclk = 0U;
 8003580:	2300      	movs	r3, #0
 8003582:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8003584:	231a      	movs	r3, #26
 8003586:	2218      	movs	r2, #24
 8003588:	189b      	adds	r3, r3, r2
 800358a:	19db      	adds	r3, r3, r7
 800358c:	2201      	movs	r2, #1
 800358e:	701a      	strb	r2, [r3, #0]
        break;
 8003590:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003592:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003594:	2b00      	cmp	r3, #0
 8003596:	d100      	bne.n	800359a <UART_SetConfig+0x342>
 8003598:	e090      	b.n	80036bc <UART_SetConfig+0x464>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800359a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800359c:	005a      	lsls	r2, r3, #1
 800359e:	69fb      	ldr	r3, [r7, #28]
 80035a0:	685b      	ldr	r3, [r3, #4]
 80035a2:	085b      	lsrs	r3, r3, #1
 80035a4:	18d2      	adds	r2, r2, r3
 80035a6:	69fb      	ldr	r3, [r7, #28]
 80035a8:	685b      	ldr	r3, [r3, #4]
 80035aa:	0019      	movs	r1, r3
 80035ac:	0010      	movs	r0, r2
 80035ae:	f7fc fdab 	bl	8000108 <__udivsi3>
 80035b2:	0003      	movs	r3, r0
 80035b4:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80035b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035b8:	2b0f      	cmp	r3, #15
 80035ba:	d921      	bls.n	8003600 <UART_SetConfig+0x3a8>
 80035bc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80035be:	2380      	movs	r3, #128	; 0x80
 80035c0:	025b      	lsls	r3, r3, #9
 80035c2:	429a      	cmp	r2, r3
 80035c4:	d21c      	bcs.n	8003600 <UART_SetConfig+0x3a8>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80035c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035c8:	b29a      	uxth	r2, r3
 80035ca:	200e      	movs	r0, #14
 80035cc:	2418      	movs	r4, #24
 80035ce:	1903      	adds	r3, r0, r4
 80035d0:	19db      	adds	r3, r3, r7
 80035d2:	210f      	movs	r1, #15
 80035d4:	438a      	bics	r2, r1
 80035d6:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80035d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035da:	085b      	lsrs	r3, r3, #1
 80035dc:	b29b      	uxth	r3, r3
 80035de:	2207      	movs	r2, #7
 80035e0:	4013      	ands	r3, r2
 80035e2:	b299      	uxth	r1, r3
 80035e4:	1903      	adds	r3, r0, r4
 80035e6:	19db      	adds	r3, r3, r7
 80035e8:	1902      	adds	r2, r0, r4
 80035ea:	19d2      	adds	r2, r2, r7
 80035ec:	8812      	ldrh	r2, [r2, #0]
 80035ee:	430a      	orrs	r2, r1
 80035f0:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80035f2:	69fb      	ldr	r3, [r7, #28]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	1902      	adds	r2, r0, r4
 80035f8:	19d2      	adds	r2, r2, r7
 80035fa:	8812      	ldrh	r2, [r2, #0]
 80035fc:	60da      	str	r2, [r3, #12]
 80035fe:	e05d      	b.n	80036bc <UART_SetConfig+0x464>
      }
      else
      {
        ret = HAL_ERROR;
 8003600:	231a      	movs	r3, #26
 8003602:	2218      	movs	r2, #24
 8003604:	189b      	adds	r3, r3, r2
 8003606:	19db      	adds	r3, r3, r7
 8003608:	2201      	movs	r2, #1
 800360a:	701a      	strb	r2, [r3, #0]
 800360c:	e056      	b.n	80036bc <UART_SetConfig+0x464>
      }
    }
  }
  else
  {
    switch (clocksource)
 800360e:	231b      	movs	r3, #27
 8003610:	2218      	movs	r2, #24
 8003612:	189b      	adds	r3, r3, r2
 8003614:	19db      	adds	r3, r3, r7
 8003616:	781b      	ldrb	r3, [r3, #0]
 8003618:	2b08      	cmp	r3, #8
 800361a:	d822      	bhi.n	8003662 <UART_SetConfig+0x40a>
 800361c:	009a      	lsls	r2, r3, #2
 800361e:	4b2f      	ldr	r3, [pc, #188]	; (80036dc <UART_SetConfig+0x484>)
 8003620:	18d3      	adds	r3, r2, r3
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003626:	f7fe fdad 	bl	8002184 <HAL_RCC_GetPCLK1Freq>
 800362a:	0003      	movs	r3, r0
 800362c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800362e:	e021      	b.n	8003674 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003630:	f7fe fdbe 	bl	80021b0 <HAL_RCC_GetPCLK2Freq>
 8003634:	0003      	movs	r3, r0
 8003636:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003638:	e01c      	b.n	8003674 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800363a:	4b29      	ldr	r3, [pc, #164]	; (80036e0 <UART_SetConfig+0x488>)
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	2210      	movs	r2, #16
 8003640:	4013      	ands	r3, r2
 8003642:	d002      	beq.n	800364a <UART_SetConfig+0x3f2>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8003644:	4b27      	ldr	r3, [pc, #156]	; (80036e4 <UART_SetConfig+0x48c>)
 8003646:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8003648:	e014      	b.n	8003674 <UART_SetConfig+0x41c>
          pclk = (uint32_t) HSI_VALUE;
 800364a:	4b27      	ldr	r3, [pc, #156]	; (80036e8 <UART_SetConfig+0x490>)
 800364c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800364e:	e011      	b.n	8003674 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003650:	f7fe fce8 	bl	8002024 <HAL_RCC_GetSysClockFreq>
 8003654:	0003      	movs	r3, r0
 8003656:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003658:	e00c      	b.n	8003674 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800365a:	2380      	movs	r3, #128	; 0x80
 800365c:	021b      	lsls	r3, r3, #8
 800365e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003660:	e008      	b.n	8003674 <UART_SetConfig+0x41c>
      default:
        pclk = 0U;
 8003662:	2300      	movs	r3, #0
 8003664:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8003666:	231a      	movs	r3, #26
 8003668:	2218      	movs	r2, #24
 800366a:	189b      	adds	r3, r3, r2
 800366c:	19db      	adds	r3, r3, r7
 800366e:	2201      	movs	r2, #1
 8003670:	701a      	strb	r2, [r3, #0]
        break;
 8003672:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8003674:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003676:	2b00      	cmp	r3, #0
 8003678:	d020      	beq.n	80036bc <UART_SetConfig+0x464>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800367a:	69fb      	ldr	r3, [r7, #28]
 800367c:	685b      	ldr	r3, [r3, #4]
 800367e:	085a      	lsrs	r2, r3, #1
 8003680:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003682:	18d2      	adds	r2, r2, r3
 8003684:	69fb      	ldr	r3, [r7, #28]
 8003686:	685b      	ldr	r3, [r3, #4]
 8003688:	0019      	movs	r1, r3
 800368a:	0010      	movs	r0, r2
 800368c:	f7fc fd3c 	bl	8000108 <__udivsi3>
 8003690:	0003      	movs	r3, r0
 8003692:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003694:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003696:	2b0f      	cmp	r3, #15
 8003698:	d90a      	bls.n	80036b0 <UART_SetConfig+0x458>
 800369a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800369c:	2380      	movs	r3, #128	; 0x80
 800369e:	025b      	lsls	r3, r3, #9
 80036a0:	429a      	cmp	r2, r3
 80036a2:	d205      	bcs.n	80036b0 <UART_SetConfig+0x458>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80036a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036a6:	b29a      	uxth	r2, r3
 80036a8:	69fb      	ldr	r3, [r7, #28]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	60da      	str	r2, [r3, #12]
 80036ae:	e005      	b.n	80036bc <UART_SetConfig+0x464>
      }
      else
      {
        ret = HAL_ERROR;
 80036b0:	231a      	movs	r3, #26
 80036b2:	2218      	movs	r2, #24
 80036b4:	189b      	adds	r3, r3, r2
 80036b6:	19db      	adds	r3, r3, r7
 80036b8:	2201      	movs	r2, #1
 80036ba:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80036bc:	69fb      	ldr	r3, [r7, #28]
 80036be:	2200      	movs	r2, #0
 80036c0:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80036c2:	69fb      	ldr	r3, [r7, #28]
 80036c4:	2200      	movs	r2, #0
 80036c6:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80036c8:	231a      	movs	r3, #26
 80036ca:	2218      	movs	r2, #24
 80036cc:	189b      	adds	r3, r3, r2
 80036ce:	19db      	adds	r3, r3, r7
 80036d0:	781b      	ldrb	r3, [r3, #0]
}
 80036d2:	0018      	movs	r0, r3
 80036d4:	46bd      	mov	sp, r7
 80036d6:	b00e      	add	sp, #56	; 0x38
 80036d8:	bdb0      	pop	{r4, r5, r7, pc}
 80036da:	46c0      	nop			; (mov r8, r8)
 80036dc:	08003e10 	.word	0x08003e10
 80036e0:	40021000 	.word	0x40021000
 80036e4:	003d0900 	.word	0x003d0900
 80036e8:	00f42400 	.word	0x00f42400

080036ec <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b082      	sub	sp, #8
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036f8:	2201      	movs	r2, #1
 80036fa:	4013      	ands	r3, r2
 80036fc:	d00b      	beq.n	8003716 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	685b      	ldr	r3, [r3, #4]
 8003704:	4a4a      	ldr	r2, [pc, #296]	; (8003830 <UART_AdvFeatureConfig+0x144>)
 8003706:	4013      	ands	r3, r2
 8003708:	0019      	movs	r1, r3
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	430a      	orrs	r2, r1
 8003714:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800371a:	2202      	movs	r2, #2
 800371c:	4013      	ands	r3, r2
 800371e:	d00b      	beq.n	8003738 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	685b      	ldr	r3, [r3, #4]
 8003726:	4a43      	ldr	r2, [pc, #268]	; (8003834 <UART_AdvFeatureConfig+0x148>)
 8003728:	4013      	ands	r3, r2
 800372a:	0019      	movs	r1, r3
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	430a      	orrs	r2, r1
 8003736:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800373c:	2204      	movs	r2, #4
 800373e:	4013      	ands	r3, r2
 8003740:	d00b      	beq.n	800375a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	685b      	ldr	r3, [r3, #4]
 8003748:	4a3b      	ldr	r2, [pc, #236]	; (8003838 <UART_AdvFeatureConfig+0x14c>)
 800374a:	4013      	ands	r3, r2
 800374c:	0019      	movs	r1, r3
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	430a      	orrs	r2, r1
 8003758:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800375e:	2208      	movs	r2, #8
 8003760:	4013      	ands	r3, r2
 8003762:	d00b      	beq.n	800377c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	685b      	ldr	r3, [r3, #4]
 800376a:	4a34      	ldr	r2, [pc, #208]	; (800383c <UART_AdvFeatureConfig+0x150>)
 800376c:	4013      	ands	r3, r2
 800376e:	0019      	movs	r1, r3
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	430a      	orrs	r2, r1
 800377a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003780:	2210      	movs	r2, #16
 8003782:	4013      	ands	r3, r2
 8003784:	d00b      	beq.n	800379e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	689b      	ldr	r3, [r3, #8]
 800378c:	4a2c      	ldr	r2, [pc, #176]	; (8003840 <UART_AdvFeatureConfig+0x154>)
 800378e:	4013      	ands	r3, r2
 8003790:	0019      	movs	r1, r3
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	430a      	orrs	r2, r1
 800379c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037a2:	2220      	movs	r2, #32
 80037a4:	4013      	ands	r3, r2
 80037a6:	d00b      	beq.n	80037c0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	689b      	ldr	r3, [r3, #8]
 80037ae:	4a25      	ldr	r2, [pc, #148]	; (8003844 <UART_AdvFeatureConfig+0x158>)
 80037b0:	4013      	ands	r3, r2
 80037b2:	0019      	movs	r1, r3
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	430a      	orrs	r2, r1
 80037be:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037c4:	2240      	movs	r2, #64	; 0x40
 80037c6:	4013      	ands	r3, r2
 80037c8:	d01d      	beq.n	8003806 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	685b      	ldr	r3, [r3, #4]
 80037d0:	4a1d      	ldr	r2, [pc, #116]	; (8003848 <UART_AdvFeatureConfig+0x15c>)
 80037d2:	4013      	ands	r3, r2
 80037d4:	0019      	movs	r1, r3
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	430a      	orrs	r2, r1
 80037e0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80037e6:	2380      	movs	r3, #128	; 0x80
 80037e8:	035b      	lsls	r3, r3, #13
 80037ea:	429a      	cmp	r2, r3
 80037ec:	d10b      	bne.n	8003806 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	685b      	ldr	r3, [r3, #4]
 80037f4:	4a15      	ldr	r2, [pc, #84]	; (800384c <UART_AdvFeatureConfig+0x160>)
 80037f6:	4013      	ands	r3, r2
 80037f8:	0019      	movs	r1, r3
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	430a      	orrs	r2, r1
 8003804:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800380a:	2280      	movs	r2, #128	; 0x80
 800380c:	4013      	ands	r3, r2
 800380e:	d00b      	beq.n	8003828 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	685b      	ldr	r3, [r3, #4]
 8003816:	4a0e      	ldr	r2, [pc, #56]	; (8003850 <UART_AdvFeatureConfig+0x164>)
 8003818:	4013      	ands	r3, r2
 800381a:	0019      	movs	r1, r3
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	430a      	orrs	r2, r1
 8003826:	605a      	str	r2, [r3, #4]
  }
}
 8003828:	46c0      	nop			; (mov r8, r8)
 800382a:	46bd      	mov	sp, r7
 800382c:	b002      	add	sp, #8
 800382e:	bd80      	pop	{r7, pc}
 8003830:	fffdffff 	.word	0xfffdffff
 8003834:	fffeffff 	.word	0xfffeffff
 8003838:	fffbffff 	.word	0xfffbffff
 800383c:	ffff7fff 	.word	0xffff7fff
 8003840:	ffffefff 	.word	0xffffefff
 8003844:	ffffdfff 	.word	0xffffdfff
 8003848:	ffefffff 	.word	0xffefffff
 800384c:	ff9fffff 	.word	0xff9fffff
 8003850:	fff7ffff 	.word	0xfff7ffff

08003854 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003854:	b580      	push	{r7, lr}
 8003856:	b092      	sub	sp, #72	; 0x48
 8003858:	af02      	add	r7, sp, #8
 800385a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2284      	movs	r2, #132	; 0x84
 8003860:	2100      	movs	r1, #0
 8003862:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003864:	f7fd fa48 	bl	8000cf8 <HAL_GetTick>
 8003868:	0003      	movs	r3, r0
 800386a:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	2208      	movs	r2, #8
 8003874:	4013      	ands	r3, r2
 8003876:	2b08      	cmp	r3, #8
 8003878:	d12c      	bne.n	80038d4 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800387a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800387c:	2280      	movs	r2, #128	; 0x80
 800387e:	0391      	lsls	r1, r2, #14
 8003880:	6878      	ldr	r0, [r7, #4]
 8003882:	4a46      	ldr	r2, [pc, #280]	; (800399c <UART_CheckIdleState+0x148>)
 8003884:	9200      	str	r2, [sp, #0]
 8003886:	2200      	movs	r2, #0
 8003888:	f000 f88c 	bl	80039a4 <UART_WaitOnFlagUntilTimeout>
 800388c:	1e03      	subs	r3, r0, #0
 800388e:	d021      	beq.n	80038d4 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003890:	f3ef 8310 	mrs	r3, PRIMASK
 8003894:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8003896:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003898:	63bb      	str	r3, [r7, #56]	; 0x38
 800389a:	2301      	movs	r3, #1
 800389c:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800389e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038a0:	f383 8810 	msr	PRIMASK, r3
}
 80038a4:	46c0      	nop			; (mov r8, r8)
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	681a      	ldr	r2, [r3, #0]
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	2180      	movs	r1, #128	; 0x80
 80038b2:	438a      	bics	r2, r1
 80038b4:	601a      	str	r2, [r3, #0]
 80038b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038bc:	f383 8810 	msr	PRIMASK, r3
}
 80038c0:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	2220      	movs	r2, #32
 80038c6:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2278      	movs	r2, #120	; 0x78
 80038cc:	2100      	movs	r1, #0
 80038ce:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80038d0:	2303      	movs	r3, #3
 80038d2:	e05f      	b.n	8003994 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	2204      	movs	r2, #4
 80038dc:	4013      	ands	r3, r2
 80038de:	2b04      	cmp	r3, #4
 80038e0:	d146      	bne.n	8003970 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80038e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80038e4:	2280      	movs	r2, #128	; 0x80
 80038e6:	03d1      	lsls	r1, r2, #15
 80038e8:	6878      	ldr	r0, [r7, #4]
 80038ea:	4a2c      	ldr	r2, [pc, #176]	; (800399c <UART_CheckIdleState+0x148>)
 80038ec:	9200      	str	r2, [sp, #0]
 80038ee:	2200      	movs	r2, #0
 80038f0:	f000 f858 	bl	80039a4 <UART_WaitOnFlagUntilTimeout>
 80038f4:	1e03      	subs	r3, r0, #0
 80038f6:	d03b      	beq.n	8003970 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80038f8:	f3ef 8310 	mrs	r3, PRIMASK
 80038fc:	60fb      	str	r3, [r7, #12]
  return(result);
 80038fe:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003900:	637b      	str	r3, [r7, #52]	; 0x34
 8003902:	2301      	movs	r3, #1
 8003904:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003906:	693b      	ldr	r3, [r7, #16]
 8003908:	f383 8810 	msr	PRIMASK, r3
}
 800390c:	46c0      	nop			; (mov r8, r8)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	681a      	ldr	r2, [r3, #0]
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	4921      	ldr	r1, [pc, #132]	; (80039a0 <UART_CheckIdleState+0x14c>)
 800391a:	400a      	ands	r2, r1
 800391c:	601a      	str	r2, [r3, #0]
 800391e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003920:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003922:	697b      	ldr	r3, [r7, #20]
 8003924:	f383 8810 	msr	PRIMASK, r3
}
 8003928:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800392a:	f3ef 8310 	mrs	r3, PRIMASK
 800392e:	61bb      	str	r3, [r7, #24]
  return(result);
 8003930:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003932:	633b      	str	r3, [r7, #48]	; 0x30
 8003934:	2301      	movs	r3, #1
 8003936:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003938:	69fb      	ldr	r3, [r7, #28]
 800393a:	f383 8810 	msr	PRIMASK, r3
}
 800393e:	46c0      	nop			; (mov r8, r8)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	689a      	ldr	r2, [r3, #8]
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	2101      	movs	r1, #1
 800394c:	438a      	bics	r2, r1
 800394e:	609a      	str	r2, [r3, #8]
 8003950:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003952:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003954:	6a3b      	ldr	r3, [r7, #32]
 8003956:	f383 8810 	msr	PRIMASK, r3
}
 800395a:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2280      	movs	r2, #128	; 0x80
 8003960:	2120      	movs	r1, #32
 8003962:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	2278      	movs	r2, #120	; 0x78
 8003968:	2100      	movs	r1, #0
 800396a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800396c:	2303      	movs	r3, #3
 800396e:	e011      	b.n	8003994 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2220      	movs	r2, #32
 8003974:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	2280      	movs	r2, #128	; 0x80
 800397a:	2120      	movs	r1, #32
 800397c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	2200      	movs	r2, #0
 8003982:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	2200      	movs	r2, #0
 8003988:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	2278      	movs	r2, #120	; 0x78
 800398e:	2100      	movs	r1, #0
 8003990:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003992:	2300      	movs	r3, #0
}
 8003994:	0018      	movs	r0, r3
 8003996:	46bd      	mov	sp, r7
 8003998:	b010      	add	sp, #64	; 0x40
 800399a:	bd80      	pop	{r7, pc}
 800399c:	01ffffff 	.word	0x01ffffff
 80039a0:	fffffedf 	.word	0xfffffedf

080039a4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	b084      	sub	sp, #16
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	60f8      	str	r0, [r7, #12]
 80039ac:	60b9      	str	r1, [r7, #8]
 80039ae:	603b      	str	r3, [r7, #0]
 80039b0:	1dfb      	adds	r3, r7, #7
 80039b2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80039b4:	e04b      	b.n	8003a4e <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80039b6:	69bb      	ldr	r3, [r7, #24]
 80039b8:	3301      	adds	r3, #1
 80039ba:	d048      	beq.n	8003a4e <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039bc:	f7fd f99c 	bl	8000cf8 <HAL_GetTick>
 80039c0:	0002      	movs	r2, r0
 80039c2:	683b      	ldr	r3, [r7, #0]
 80039c4:	1ad3      	subs	r3, r2, r3
 80039c6:	69ba      	ldr	r2, [r7, #24]
 80039c8:	429a      	cmp	r2, r3
 80039ca:	d302      	bcc.n	80039d2 <UART_WaitOnFlagUntilTimeout+0x2e>
 80039cc:	69bb      	ldr	r3, [r7, #24]
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d101      	bne.n	80039d6 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80039d2:	2303      	movs	r3, #3
 80039d4:	e04b      	b.n	8003a6e <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	2204      	movs	r2, #4
 80039de:	4013      	ands	r3, r2
 80039e0:	d035      	beq.n	8003a4e <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	69db      	ldr	r3, [r3, #28]
 80039e8:	2208      	movs	r2, #8
 80039ea:	4013      	ands	r3, r2
 80039ec:	2b08      	cmp	r3, #8
 80039ee:	d111      	bne.n	8003a14 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	2208      	movs	r2, #8
 80039f6:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	0018      	movs	r0, r3
 80039fc:	f000 f860 	bl	8003ac0 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	2284      	movs	r2, #132	; 0x84
 8003a04:	2108      	movs	r1, #8
 8003a06:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	2278      	movs	r2, #120	; 0x78
 8003a0c:	2100      	movs	r1, #0
 8003a0e:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 8003a10:	2301      	movs	r3, #1
 8003a12:	e02c      	b.n	8003a6e <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	69da      	ldr	r2, [r3, #28]
 8003a1a:	2380      	movs	r3, #128	; 0x80
 8003a1c:	011b      	lsls	r3, r3, #4
 8003a1e:	401a      	ands	r2, r3
 8003a20:	2380      	movs	r3, #128	; 0x80
 8003a22:	011b      	lsls	r3, r3, #4
 8003a24:	429a      	cmp	r2, r3
 8003a26:	d112      	bne.n	8003a4e <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	2280      	movs	r2, #128	; 0x80
 8003a2e:	0112      	lsls	r2, r2, #4
 8003a30:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	0018      	movs	r0, r3
 8003a36:	f000 f843 	bl	8003ac0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	2284      	movs	r2, #132	; 0x84
 8003a3e:	2120      	movs	r1, #32
 8003a40:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	2278      	movs	r2, #120	; 0x78
 8003a46:	2100      	movs	r1, #0
 8003a48:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003a4a:	2303      	movs	r3, #3
 8003a4c:	e00f      	b.n	8003a6e <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	69db      	ldr	r3, [r3, #28]
 8003a54:	68ba      	ldr	r2, [r7, #8]
 8003a56:	4013      	ands	r3, r2
 8003a58:	68ba      	ldr	r2, [r7, #8]
 8003a5a:	1ad3      	subs	r3, r2, r3
 8003a5c:	425a      	negs	r2, r3
 8003a5e:	4153      	adcs	r3, r2
 8003a60:	b2db      	uxtb	r3, r3
 8003a62:	001a      	movs	r2, r3
 8003a64:	1dfb      	adds	r3, r7, #7
 8003a66:	781b      	ldrb	r3, [r3, #0]
 8003a68:	429a      	cmp	r2, r3
 8003a6a:	d0a4      	beq.n	80039b6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003a6c:	2300      	movs	r3, #0
}
 8003a6e:	0018      	movs	r0, r3
 8003a70:	46bd      	mov	sp, r7
 8003a72:	b004      	add	sp, #16
 8003a74:	bd80      	pop	{r7, pc}

08003a76 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8003a76:	b580      	push	{r7, lr}
 8003a78:	b086      	sub	sp, #24
 8003a7a:	af00      	add	r7, sp, #0
 8003a7c:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003a7e:	f3ef 8310 	mrs	r3, PRIMASK
 8003a82:	60bb      	str	r3, [r7, #8]
  return(result);
 8003a84:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8003a86:	617b      	str	r3, [r7, #20]
 8003a88:	2301      	movs	r3, #1
 8003a8a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	f383 8810 	msr	PRIMASK, r3
}
 8003a92:	46c0      	nop			; (mov r8, r8)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	681a      	ldr	r2, [r3, #0]
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	21c0      	movs	r1, #192	; 0xc0
 8003aa0:	438a      	bics	r2, r1
 8003aa2:	601a      	str	r2, [r3, #0]
 8003aa4:	697b      	ldr	r3, [r7, #20]
 8003aa6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003aa8:	693b      	ldr	r3, [r7, #16]
 8003aaa:	f383 8810 	msr	PRIMASK, r3
}
 8003aae:	46c0      	nop			; (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	2220      	movs	r2, #32
 8003ab4:	67da      	str	r2, [r3, #124]	; 0x7c
}
 8003ab6:	46c0      	nop			; (mov r8, r8)
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	b006      	add	sp, #24
 8003abc:	bd80      	pop	{r7, pc}
	...

08003ac0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	b08e      	sub	sp, #56	; 0x38
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ac8:	f3ef 8310 	mrs	r3, PRIMASK
 8003acc:	617b      	str	r3, [r7, #20]
  return(result);
 8003ace:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003ad0:	637b      	str	r3, [r7, #52]	; 0x34
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ad6:	69bb      	ldr	r3, [r7, #24]
 8003ad8:	f383 8810 	msr	PRIMASK, r3
}
 8003adc:	46c0      	nop			; (mov r8, r8)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	681a      	ldr	r2, [r3, #0]
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	4926      	ldr	r1, [pc, #152]	; (8003b84 <UART_EndRxTransfer+0xc4>)
 8003aea:	400a      	ands	r2, r1
 8003aec:	601a      	str	r2, [r3, #0]
 8003aee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003af0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003af2:	69fb      	ldr	r3, [r7, #28]
 8003af4:	f383 8810 	msr	PRIMASK, r3
}
 8003af8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003afa:	f3ef 8310 	mrs	r3, PRIMASK
 8003afe:	623b      	str	r3, [r7, #32]
  return(result);
 8003b00:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b02:	633b      	str	r3, [r7, #48]	; 0x30
 8003b04:	2301      	movs	r3, #1
 8003b06:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b0a:	f383 8810 	msr	PRIMASK, r3
}
 8003b0e:	46c0      	nop			; (mov r8, r8)
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	689a      	ldr	r2, [r3, #8]
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	2101      	movs	r1, #1
 8003b1c:	438a      	bics	r2, r1
 8003b1e:	609a      	str	r2, [r3, #8]
 8003b20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b22:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b26:	f383 8810 	msr	PRIMASK, r3
}
 8003b2a:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b30:	2b01      	cmp	r3, #1
 8003b32:	d118      	bne.n	8003b66 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b34:	f3ef 8310 	mrs	r3, PRIMASK
 8003b38:	60bb      	str	r3, [r7, #8]
  return(result);
 8003b3a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b3c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003b3e:	2301      	movs	r3, #1
 8003b40:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	f383 8810 	msr	PRIMASK, r3
}
 8003b48:	46c0      	nop			; (mov r8, r8)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	681a      	ldr	r2, [r3, #0]
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	2110      	movs	r1, #16
 8003b56:	438a      	bics	r2, r1
 8003b58:	601a      	str	r2, [r3, #0]
 8003b5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b5c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b5e:	693b      	ldr	r3, [r7, #16]
 8003b60:	f383 8810 	msr	PRIMASK, r3
}
 8003b64:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	2280      	movs	r2, #128	; 0x80
 8003b6a:	2120      	movs	r1, #32
 8003b6c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	2200      	movs	r2, #0
 8003b72:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2200      	movs	r2, #0
 8003b78:	669a      	str	r2, [r3, #104]	; 0x68
}
 8003b7a:	46c0      	nop			; (mov r8, r8)
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	b00e      	add	sp, #56	; 0x38
 8003b80:	bd80      	pop	{r7, pc}
 8003b82:	46c0      	nop			; (mov r8, r8)
 8003b84:	fffffedf 	.word	0xfffffedf

08003b88 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	b08c      	sub	sp, #48	; 0x30
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b94:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	2220      	movs	r2, #32
 8003b9e:	4013      	ands	r3, r2
 8003ba0:	d135      	bne.n	8003c0e <UART_DMATransmitCplt+0x86>
  {
    huart->TxXferCount = 0U;
 8003ba2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ba4:	2252      	movs	r2, #82	; 0x52
 8003ba6:	2100      	movs	r1, #0
 8003ba8:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003baa:	f3ef 8310 	mrs	r3, PRIMASK
 8003bae:	60fb      	str	r3, [r7, #12]
  return(result);
 8003bb0:	68fb      	ldr	r3, [r7, #12]

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003bb2:	62bb      	str	r3, [r7, #40]	; 0x28
 8003bb4:	2301      	movs	r3, #1
 8003bb6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003bb8:	693b      	ldr	r3, [r7, #16]
 8003bba:	f383 8810 	msr	PRIMASK, r3
}
 8003bbe:	46c0      	nop			; (mov r8, r8)
 8003bc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	689a      	ldr	r2, [r3, #8]
 8003bc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	2180      	movs	r1, #128	; 0x80
 8003bcc:	438a      	bics	r2, r1
 8003bce:	609a      	str	r2, [r3, #8]
 8003bd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bd2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003bd4:	697b      	ldr	r3, [r7, #20]
 8003bd6:	f383 8810 	msr	PRIMASK, r3
}
 8003bda:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003bdc:	f3ef 8310 	mrs	r3, PRIMASK
 8003be0:	61bb      	str	r3, [r7, #24]
  return(result);
 8003be2:	69bb      	ldr	r3, [r7, #24]

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003be4:	627b      	str	r3, [r7, #36]	; 0x24
 8003be6:	2301      	movs	r3, #1
 8003be8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003bea:	69fb      	ldr	r3, [r7, #28]
 8003bec:	f383 8810 	msr	PRIMASK, r3
}
 8003bf0:	46c0      	nop			; (mov r8, r8)
 8003bf2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	681a      	ldr	r2, [r3, #0]
 8003bf8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	2140      	movs	r1, #64	; 0x40
 8003bfe:	430a      	orrs	r2, r1
 8003c00:	601a      	str	r2, [r3, #0]
 8003c02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c04:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c06:	6a3b      	ldr	r3, [r7, #32]
 8003c08:	f383 8810 	msr	PRIMASK, r3
}
 8003c0c:	e004      	b.n	8003c18 <UART_DMATransmitCplt+0x90>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Tx complete callback*/
    huart->TxCpltCallback(huart);
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
 8003c0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c10:	0018      	movs	r0, r3
 8003c12:	f7ff fafd 	bl	8003210 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003c16:	46c0      	nop			; (mov r8, r8)
 8003c18:	46c0      	nop			; (mov r8, r8)
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	b00c      	add	sp, #48	; 0x30
 8003c1e:	bd80      	pop	{r7, pc}

08003c20 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003c20:	b580      	push	{r7, lr}
 8003c22:	b084      	sub	sp, #16
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c2c:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	0018      	movs	r0, r3
 8003c32:	f7ff faf5 	bl	8003220 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003c36:	46c0      	nop			; (mov r8, r8)
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	b004      	add	sp, #16
 8003c3c:	bd80      	pop	{r7, pc}

08003c3e <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8003c3e:	b580      	push	{r7, lr}
 8003c40:	b086      	sub	sp, #24
 8003c42:	af00      	add	r7, sp, #0
 8003c44:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c4a:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8003c4c:	697b      	ldr	r3, [r7, #20]
 8003c4e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003c50:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8003c52:	697b      	ldr	r3, [r7, #20]
 8003c54:	2280      	movs	r2, #128	; 0x80
 8003c56:	589b      	ldr	r3, [r3, r2]
 8003c58:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8003c5a:	697b      	ldr	r3, [r7, #20]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	689b      	ldr	r3, [r3, #8]
 8003c60:	2280      	movs	r2, #128	; 0x80
 8003c62:	4013      	ands	r3, r2
 8003c64:	2b80      	cmp	r3, #128	; 0x80
 8003c66:	d10a      	bne.n	8003c7e <UART_DMAError+0x40>
 8003c68:	693b      	ldr	r3, [r7, #16]
 8003c6a:	2b21      	cmp	r3, #33	; 0x21
 8003c6c:	d107      	bne.n	8003c7e <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8003c6e:	697b      	ldr	r3, [r7, #20]
 8003c70:	2252      	movs	r2, #82	; 0x52
 8003c72:	2100      	movs	r1, #0
 8003c74:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 8003c76:	697b      	ldr	r3, [r7, #20]
 8003c78:	0018      	movs	r0, r3
 8003c7a:	f7ff fefc 	bl	8003a76 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8003c7e:	697b      	ldr	r3, [r7, #20]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	689b      	ldr	r3, [r3, #8]
 8003c84:	2240      	movs	r2, #64	; 0x40
 8003c86:	4013      	ands	r3, r2
 8003c88:	2b40      	cmp	r3, #64	; 0x40
 8003c8a:	d10a      	bne.n	8003ca2 <UART_DMAError+0x64>
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	2b22      	cmp	r3, #34	; 0x22
 8003c90:	d107      	bne.n	8003ca2 <UART_DMAError+0x64>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8003c92:	697b      	ldr	r3, [r7, #20]
 8003c94:	225a      	movs	r2, #90	; 0x5a
 8003c96:	2100      	movs	r1, #0
 8003c98:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 8003c9a:	697b      	ldr	r3, [r7, #20]
 8003c9c:	0018      	movs	r0, r3
 8003c9e:	f7ff ff0f 	bl	8003ac0 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8003ca2:	697b      	ldr	r3, [r7, #20]
 8003ca4:	2284      	movs	r2, #132	; 0x84
 8003ca6:	589b      	ldr	r3, [r3, r2]
 8003ca8:	2210      	movs	r2, #16
 8003caa:	431a      	orrs	r2, r3
 8003cac:	697b      	ldr	r3, [r7, #20]
 8003cae:	2184      	movs	r1, #132	; 0x84
 8003cb0:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003cb2:	697b      	ldr	r3, [r7, #20]
 8003cb4:	0018      	movs	r0, r3
 8003cb6:	f7ff fabb 	bl	8003230 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003cba:	46c0      	nop			; (mov r8, r8)
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	b006      	add	sp, #24
 8003cc0:	bd80      	pop	{r7, pc}

08003cc2 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003cc2:	b580      	push	{r7, lr}
 8003cc4:	b084      	sub	sp, #16
 8003cc6:	af00      	add	r7, sp, #0
 8003cc8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cce:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	225a      	movs	r2, #90	; 0x5a
 8003cd4:	2100      	movs	r1, #0
 8003cd6:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	2252      	movs	r2, #82	; 0x52
 8003cdc:	2100      	movs	r1, #0
 8003cde:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	0018      	movs	r0, r3
 8003ce4:	f7ff faa4 	bl	8003230 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003ce8:	46c0      	nop			; (mov r8, r8)
 8003cea:	46bd      	mov	sp, r7
 8003cec:	b004      	add	sp, #16
 8003cee:	bd80      	pop	{r7, pc}

08003cf0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	b086      	sub	sp, #24
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003cf8:	f3ef 8310 	mrs	r3, PRIMASK
 8003cfc:	60bb      	str	r3, [r7, #8]
  return(result);
 8003cfe:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003d00:	617b      	str	r3, [r7, #20]
 8003d02:	2301      	movs	r3, #1
 8003d04:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	f383 8810 	msr	PRIMASK, r3
}
 8003d0c:	46c0      	nop			; (mov r8, r8)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	681a      	ldr	r2, [r3, #0]
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	2140      	movs	r1, #64	; 0x40
 8003d1a:	438a      	bics	r2, r1
 8003d1c:	601a      	str	r2, [r3, #0]
 8003d1e:	697b      	ldr	r3, [r7, #20]
 8003d20:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d22:	693b      	ldr	r3, [r7, #16]
 8003d24:	f383 8810 	msr	PRIMASK, r3
}
 8003d28:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	2220      	movs	r2, #32
 8003d2e:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2200      	movs	r2, #0
 8003d34:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	0018      	movs	r0, r3
 8003d3a:	f7ff fa69 	bl	8003210 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003d3e:	46c0      	nop			; (mov r8, r8)
 8003d40:	46bd      	mov	sp, r7
 8003d42:	b006      	add	sp, #24
 8003d44:	bd80      	pop	{r7, pc}

08003d46 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8003d46:	b580      	push	{r7, lr}
 8003d48:	b082      	sub	sp, #8
 8003d4a:	af00      	add	r7, sp, #0
 8003d4c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8003d4e:	46c0      	nop			; (mov r8, r8)
 8003d50:	46bd      	mov	sp, r7
 8003d52:	b002      	add	sp, #8
 8003d54:	bd80      	pop	{r7, pc}

08003d56 <memset>:
 8003d56:	0003      	movs	r3, r0
 8003d58:	1882      	adds	r2, r0, r2
 8003d5a:	4293      	cmp	r3, r2
 8003d5c:	d100      	bne.n	8003d60 <memset+0xa>
 8003d5e:	4770      	bx	lr
 8003d60:	7019      	strb	r1, [r3, #0]
 8003d62:	3301      	adds	r3, #1
 8003d64:	e7f9      	b.n	8003d5a <memset+0x4>
	...

08003d68 <__libc_init_array>:
 8003d68:	b570      	push	{r4, r5, r6, lr}
 8003d6a:	2600      	movs	r6, #0
 8003d6c:	4c0c      	ldr	r4, [pc, #48]	; (8003da0 <__libc_init_array+0x38>)
 8003d6e:	4d0d      	ldr	r5, [pc, #52]	; (8003da4 <__libc_init_array+0x3c>)
 8003d70:	1b64      	subs	r4, r4, r5
 8003d72:	10a4      	asrs	r4, r4, #2
 8003d74:	42a6      	cmp	r6, r4
 8003d76:	d109      	bne.n	8003d8c <__libc_init_array+0x24>
 8003d78:	2600      	movs	r6, #0
 8003d7a:	f000 f819 	bl	8003db0 <_init>
 8003d7e:	4c0a      	ldr	r4, [pc, #40]	; (8003da8 <__libc_init_array+0x40>)
 8003d80:	4d0a      	ldr	r5, [pc, #40]	; (8003dac <__libc_init_array+0x44>)
 8003d82:	1b64      	subs	r4, r4, r5
 8003d84:	10a4      	asrs	r4, r4, #2
 8003d86:	42a6      	cmp	r6, r4
 8003d88:	d105      	bne.n	8003d96 <__libc_init_array+0x2e>
 8003d8a:	bd70      	pop	{r4, r5, r6, pc}
 8003d8c:	00b3      	lsls	r3, r6, #2
 8003d8e:	58eb      	ldr	r3, [r5, r3]
 8003d90:	4798      	blx	r3
 8003d92:	3601      	adds	r6, #1
 8003d94:	e7ee      	b.n	8003d74 <__libc_init_array+0xc>
 8003d96:	00b3      	lsls	r3, r6, #2
 8003d98:	58eb      	ldr	r3, [r5, r3]
 8003d9a:	4798      	blx	r3
 8003d9c:	3601      	adds	r6, #1
 8003d9e:	e7f2      	b.n	8003d86 <__libc_init_array+0x1e>
 8003da0:	08003e3c 	.word	0x08003e3c
 8003da4:	08003e3c 	.word	0x08003e3c
 8003da8:	08003e40 	.word	0x08003e40
 8003dac:	08003e3c 	.word	0x08003e3c

08003db0 <_init>:
 8003db0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003db2:	46c0      	nop			; (mov r8, r8)
 8003db4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003db6:	bc08      	pop	{r3}
 8003db8:	469e      	mov	lr, r3
 8003dba:	4770      	bx	lr

08003dbc <_fini>:
 8003dbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003dbe:	46c0      	nop			; (mov r8, r8)
 8003dc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003dc2:	bc08      	pop	{r3}
 8003dc4:	469e      	mov	lr, r3
 8003dc6:	4770      	bx	lr
