Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Thu Apr 18 19:40:30 2019
| Host         : bluewater02 running 64-bit CentOS Linux release 7.5.1804 (Core)
| Command      : report_control_sets -verbose -file chardisp_v1_0_control_sets_placed.rpt
| Design       : chardisp_v1_0
| Device       : xc7a200t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    56 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              33 |           12 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              28 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------------+------------------+----------------+
|                       Clock Signal                      |                        Enable Signal                       |                       Set/Reset Signal                      | Slice Load Count | Bel Load Count |
+---------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------------+------------------+----------------+
|  chardisp_v1_0_S00_AXI_inst/chardisp/syncgen/pckgen/PCK | chardisp_v1_0_S00_AXI_inst/chardisp/syncgen/VGA_HS_i_2_n_0 | chardisp_v1_0_S00_AXI_inst/chardisp/syncgen/SR[0]           |                1 |              1 |
|  chardisp_v1_0_S00_AXI_inst/chardisp/syncgen/pckgen/PCK | chardisp_v1_0_S00_AXI_inst/chardisp/syncgen/VGA_VS_i_1_n_0 | chardisp_v1_0_S00_AXI_inst/chardisp/syncgen/SR[0]           |                1 |              1 |
|  s00_axi_aclk_IBUF_BUFG                                 | chardisp_v1_0_S00_AXI_inst/axi_awready0__0                 | chardisp_v1_0_S00_AXI_inst/chardisp/syncgen/SR[0]           |                1 |              2 |
|  s00_axi_aclk_IBUF_BUFG                                 | chardisp_v1_0_S00_AXI_inst/axi_araddr[3]_i_1_n_0           | chardisp_v1_0_S00_AXI_inst/chardisp/syncgen/SR[0]           |                1 |              2 |
|  chardisp_v1_0_S00_AXI_inst/chardisp/syncgen/pckgen/PCK |                                                            |                                                             |                1 |              3 |
|  chardisp_v1_0_S00_AXI_inst/chardisp/syncgen/pckgen/PCK |                                                            | chardisp_v1_0_S00_AXI_inst/chardisp/sreg[7]_i_1_n_0         |                1 |              5 |
|  s00_axi_aclk_IBUF_BUFG                                 |                                                            | chardisp_v1_0_S00_AXI_inst/chardisp/syncgen/SR[0]           |                2 |              6 |
|  chardisp_v1_0_S00_AXI_inst/chardisp/syncgen/pckgen/PCK |                                                            | chardisp_v1_0_S00_AXI_inst/chardisp/syncgen/HCNT[9]_i_1_n_0 |                4 |             10 |
|  chardisp_v1_0_S00_AXI_inst/chardisp/syncgen/pckgen/PCK | chardisp_v1_0_S00_AXI_inst/chardisp/syncgen/hcntend        | chardisp_v1_0_S00_AXI_inst/chardisp/syncgen/SR[0]           |                3 |             10 |
|  chardisp_v1_0_S00_AXI_inst/chardisp/syncgen/pckgen/PCK |                                                            | chardisp_v1_0_S00_AXI_inst/chardisp/syncgen/SR[0]           |                5 |             12 |
|  chardisp_v1_0_S00_AXI_inst/chardisp/syncgen/pckgen/PCK | chardisp_v1_0_S00_AXI_inst/chardisp/syncgen/sregld         | chardisp_v1_0_S00_AXI_inst/chardisp/syncgen/SR[0]           |                3 |             12 |
+---------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 2      |                     2 |
| 3      |                     1 |
| 5      |                     1 |
| 6      |                     1 |
| 10     |                     2 |
| 12     |                     2 |
+--------+-----------------------+


