

================================================================
== Vitis HLS Report for 'convex_hull_accel'
================================================================
* Date:           Mon Jun 23 18:41:37 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        convex_hull.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.413 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+-----------+----------+-----+-------+---------+
        |                                                                           |                                                                |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
        |                                  Instance                                 |                             Module                             |   min   |   max   |    min    |    max   | min |  max  |   Type  |
        +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+-----------+----------+-----+-------+---------+
        |grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621      |convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2      |        4|    16387|  40.000 ns|  0.164 ms|    4|  16387|       no|
        |grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630      |convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4      |        5|    16388|  50.000 ns|  0.164 ms|    5|  16388|       no|
        |grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646                    |convex_hull_accel_Pipeline_VITIS_LOOP_104_11                    |       13|    28929|   0.130 us|  0.289 ms|   13|  28929|       no|
        |grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668                    |convex_hull_accel_Pipeline_VITIS_LOOP_118_13                    |        5|    28929|  50.000 ns|  0.289 ms|    5|  28929|       no|
        |grp_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16_fu_692  |convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16  |        3|    16386|  30.000 ns|  0.164 ms|    3|  16386|       no|
        |grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698                    |convex_hull_accel_Pipeline_VITIS_LOOP_143_17                    |        5|       68|  50.000 ns|  0.680 us|    5|     68|       no|
        |grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714  |convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19  |        4|    16387|  40.000 ns|  0.164 ms|    4|  16387|       no|
        |grp_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_fu_723      |convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6      |        3|    16386|  30.000 ns|  0.164 ms|    3|  16386|       no|
        |grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729      |convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8      |        4|    16387|  40.000 ns|  0.164 ms|    4|  16387|       no|
        +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+-----------+----------+-----+-------+---------+

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_85_9    |        ?|        ?|         ?|          -|          -|  2 ~ 64|        no|
        | + VITIS_LOOP_90_10  |        ?|        ?|     5 ~ 6|          -|          -|       ?|        no|
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    562|    -|
|FIFO             |        -|    -|     198|    136|    -|
|Instance         |        4|    7|   19144|  36285|    -|
|Memory           |        0|    -|     512|    128|    0|
|Multiplexer      |        -|    -|       -|   2026|    -|
|Register         |        -|    -|     789|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|    7|   20643|  39137|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    3|      19|     73|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+----+------+-------+-----+
    |                                  Instance                                 |                             Module                             | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+----+------+-------+-----+
    |control_r_s_axi_U                                                          |control_r_s_axi                                                 |        0|   0|   170|    296|    0|
    |control_s_axi_U                                                            |control_s_axi                                                   |        0|   0|   150|    232|    0|
    |grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646                    |convex_hull_accel_Pipeline_VITIS_LOOP_104_11                    |        0|   0|  8019|  16248|    0|
    |grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668                    |convex_hull_accel_Pipeline_VITIS_LOOP_118_13                    |        0|   0|  8021|  16299|    0|
    |grp_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16_fu_692  |convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16  |        0|   0|    19|     95|    0|
    |grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698                    |convex_hull_accel_Pipeline_VITIS_LOOP_143_17                    |        0|   0|   107|    284|    0|
    |grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714  |convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19  |        0|   0|    29|    106|    0|
    |grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621      |convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2      |        0|   0|    29|    104|    0|
    |grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630      |convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4      |        0|   0|    73|    276|    0|
    |grp_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_fu_723      |convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6      |        0|   0|    19|     95|    0|
    |grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729      |convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8      |        0|   0|    29|    106|    0|
    |grp_cross_r_fu_1481                                                        |cross_r                                                         |        0|   6|   747|    309|    0|
    |gmem0_m_axi_U                                                              |gmem0_m_axi                                                     |        2|   0|   866|    854|    0|
    |gmem1_m_axi_U                                                              |gmem1_m_axi                                                     |        2|   0|   866|    854|    0|
    |mul_15s_15s_15_1_1_U96                                                     |mul_15s_15s_15_1_1                                              |        0|   1|     0|      6|    0|
    |mul_8ns_8ns_16_1_1_U97                                                     |mul_8ns_8ns_16_1_1                                              |        0|   0|     0|     41|    0|
    |sparsemux_9_2_32_1_1_U95                                                   |sparsemux_9_2_32_1_1                                            |        0|   0|     0|     20|    0|
    |sparsemux_9_2_32_1_1_U98                                                   |sparsemux_9_2_32_1_1                                            |        0|   0|     0|     20|    0|
    |sparsemux_9_2_32_1_1_U99                                                   |sparsemux_9_2_32_1_1                                            |        0|   0|     0|     20|    0|
    |sparsemux_9_2_32_1_1_U100                                                  |sparsemux_9_2_32_1_1                                            |        0|   0|     0|     20|    0|
    +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+----+------+-------+-----+
    |Total                                                                      |                                                                |        4|   7| 19144|  36285|    0|
    +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+--------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory   |          Module          | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+--------------------------+---------+----+----+-----+------+-----+------+-------------+
    |pts_x_U     |pts_x_RAM_1WNR_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |pts_x_1_U   |pts_x_RAM_1WNR_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |pts_x_2_U   |pts_x_RAM_1WNR_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |pts_x_3_U   |pts_x_RAM_1WNR_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |pts_y_U     |pts_x_RAM_1WNR_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |pts_y_1_U   |pts_x_RAM_1WNR_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |pts_y_2_U   |pts_x_RAM_1WNR_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |pts_y_3_U   |pts_x_RAM_1WNR_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |hull_x_U    |pts_x_RAM_1WNR_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |hull_x_1_U  |pts_x_RAM_1WNR_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |hull_x_2_U  |pts_x_RAM_1WNR_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |hull_x_3_U  |pts_x_RAM_1WNR_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |hull_y_U    |pts_x_RAM_1WNR_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |hull_y_1_U  |pts_x_RAM_1WNR_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |hull_y_2_U  |pts_x_RAM_1WNR_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |hull_y_3_U  |pts_x_RAM_1WNR_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    +------------+--------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total       |                          |        0| 512| 128|    0|   256|  512|    16|         8192|
    +------------+--------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    +---------------------+---------+----+----+-----+------+-----+---------+
    |         Name        | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +---------------------+---------+----+----+-----+------+-----+---------+
    |in_img_data_fifo_U   |        0|  99|   0|    -|     2|    8|       16|
    |out_img_data_fifo_U  |        0|  99|   0|    -|     2|    8|       16|
    +---------------------+---------+----+----+-----+------+-----+---------+
    |Total                |        0| 198|   0|    0|     4|   16|       32|
    +---------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln118_fu_1118_p2    |         +|   0|  0|  38|          31|           3|
    |add_ln85_1_fu_1092_p2   |         +|   0|  0|  38|          31|           1|
    |add_ln85_2_fu_876_p2    |         +|   0|  0|  38|          31|           1|
    |add_ln85_fu_838_p2      |         +|   0|  0|  38|          31|           2|
    |add_ln89_fu_1015_p2     |         +|   0|  0|  14|           6|           1|
    |add_ln93_fu_1054_p2     |         +|   0|  0|  39|          32|           2|
    |add_ln95_fu_1064_p2     |         +|   0|  0|  14|           6|           1|
    |hs_fu_1127_p2           |         +|   0|  0|  39|          32|           2|
    |t_fu_1111_p2            |         +|   0|  0|  39|          32|           1|
    |ap_block_state41        |       and|   0|  0|   2|           1|           1|
    |icmp_ln60_fu_832_p2     |      icmp|   0|  0|  39|          32|           2|
    |icmp_ln85_1_fu_871_p2   |      icmp|   0|  0|  38|          31|          31|
    |icmp_ln85_fu_844_p2     |      icmp|   0|  0|  38|          31|           1|
    |icmp_ln90_1_fu_1025_p2  |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln90_2_fu_1029_p2  |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln90_fu_1021_p2    |      icmp|   0|  0|  39|          32|          32|
    |select_ln85_fu_850_p3   |    select|   0|  0|  31|           1|          31|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 562|         424|         176|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                    |  225|         52|    1|         52|
    |gmem0_ARADDR                 |   14|          3|   64|        192|
    |gmem0_ARLEN                  |   14|          3|   32|         96|
    |gmem0_ARVALID                |   14|          3|    1|          3|
    |gmem0_RREADY                 |    9|          2|    1|          2|
    |gmem0_blk_n_AR               |    9|          2|    1|          2|
    |gmem1_AWADDR                 |   20|          4|   64|        256|
    |gmem1_AWLEN                  |   20|          4|   32|        128|
    |gmem1_AWVALID                |   20|          4|    1|          4|
    |gmem1_BREADY                 |   20|          4|    1|          4|
    |gmem1_WDATA                  |   14|          3|    8|         24|
    |gmem1_WSTRB                  |   14|          3|    1|          3|
    |gmem1_WVALID                 |   14|          3|    1|          3|
    |gmem1_blk_n_AW               |    9|          2|    1|          2|
    |gmem1_blk_n_B                |    9|          2|    1|          2|
    |grp_cross_r_fu_1481_a_x_val  |   14|          3|   32|         96|
    |grp_cross_r_fu_1481_a_y_val  |   14|          3|   32|         96|
    |grp_cross_r_fu_1481_ap_ce    |   20|          4|    1|          4|
    |grp_cross_r_fu_1481_b_x_val  |   14|          3|   32|         96|
    |grp_cross_r_fu_1481_b_y_val  |   14|          3|   32|         96|
    |grp_cross_r_fu_1481_c_x_val  |   14|          3|   32|         96|
    |grp_cross_r_fu_1481_c_y_val  |   14|          3|   32|         96|
    |hull_size                    |   14|          3|   32|         96|
    |hull_x_1_address0            |   20|          4|    4|         16|
    |hull_x_1_ce0                 |   20|          4|    1|          4|
    |hull_x_1_d0                  |   14|          3|   32|         96|
    |hull_x_1_we0                 |   14|          3|    1|          3|
    |hull_x_2_address0            |   20|          4|    4|         16|
    |hull_x_2_ce0                 |   20|          4|    1|          4|
    |hull_x_2_d0                  |   14|          3|   32|         96|
    |hull_x_2_we0                 |   14|          3|    1|          3|
    |hull_x_3_address0            |   20|          4|    4|         16|
    |hull_x_3_ce0                 |   20|          4|    1|          4|
    |hull_x_3_d0                  |   14|          3|   32|         96|
    |hull_x_3_we0                 |   14|          3|    1|          3|
    |hull_x_address0              |   20|          4|    4|         16|
    |hull_x_ce0                   |   20|          4|    1|          4|
    |hull_x_d0                    |   14|          3|   32|         96|
    |hull_x_we0                   |   14|          3|    1|          3|
    |hull_y_1_address0            |   20|          4|    4|         16|
    |hull_y_1_ce0                 |   20|          4|    1|          4|
    |hull_y_1_d0                  |   14|          3|   32|         96|
    |hull_y_1_we0                 |   14|          3|    1|          3|
    |hull_y_2_address0            |   20|          4|    4|         16|
    |hull_y_2_ce0                 |   20|          4|    1|          4|
    |hull_y_2_d0                  |   14|          3|   32|         96|
    |hull_y_2_we0                 |   14|          3|    1|          3|
    |hull_y_3_address0            |   20|          4|    4|         16|
    |hull_y_3_ce0                 |   20|          4|    1|          4|
    |hull_y_3_d0                  |   14|          3|   32|         96|
    |hull_y_3_we0                 |   14|          3|    1|          3|
    |hull_y_address0              |   20|          4|    4|         16|
    |hull_y_ce0                   |   20|          4|    1|          4|
    |hull_y_d0                    |   14|          3|   32|         96|
    |hull_y_we0                   |   14|          3|    1|          3|
    |i_fu_250                     |    9|          2|   31|         62|
    |in_img_data_read             |    9|          2|    1|          2|
    |in_img_data_write            |    9|          2|    1|          2|
    |indvars_iv189_fu_246         |    9|          2|   31|         62|
    |j_0_lcssa_ph_reg_608         |   14|          3|    6|         18|
    |j_reg_598                    |    9|          2|   32|         64|
    |out_img_data_din             |   14|          3|    8|         24|
    |out_img_data_read            |   14|          3|    1|          3|
    |out_img_data_write           |   20|          4|    1|          4|
    |pts_x_1_address0             |   42|          8|    4|         32|
    |pts_x_1_ce0                  |   25|          5|    1|          5|
    |pts_x_1_d0                   |   20|          4|   32|        128|
    |pts_x_1_we0                  |   14|          3|    1|          3|
    |pts_x_2_address0             |   42|          8|    4|         32|
    |pts_x_2_ce0                  |   25|          5|    1|          5|
    |pts_x_2_d0                   |   20|          4|   32|        128|
    |pts_x_2_we0                  |   14|          3|    1|          3|
    |pts_x_3_address0             |   42|          8|    4|         32|
    |pts_x_3_ce0                  |   25|          5|    1|          5|
    |pts_x_3_d0                   |   20|          4|   32|        128|
    |pts_x_3_we0                  |   14|          3|    1|          3|
    |pts_x_address0               |   42|          8|    4|         32|
    |pts_x_ce0                    |   25|          5|    1|          5|
    |pts_x_d0                     |   20|          4|   32|        128|
    |pts_x_we0                    |   14|          3|    1|          3|
    |pts_y_1_address0             |   48|          9|    4|         36|
    |pts_y_1_ce0                  |   25|          5|    1|          5|
    |pts_y_1_d0                   |   20|          4|   32|        128|
    |pts_y_1_we0                  |   14|          3|    1|          3|
    |pts_y_2_address0             |   48|          9|    4|         36|
    |pts_y_2_ce0                  |   25|          5|    1|          5|
    |pts_y_2_d0                   |   20|          4|   32|        128|
    |pts_y_2_we0                  |   14|          3|    1|          3|
    |pts_y_3_address0             |   48|          9|    4|         36|
    |pts_y_3_ce0                  |   25|          5|    1|          5|
    |pts_y_3_d0                   |   20|          4|   32|        128|
    |pts_y_3_we0                  |   14|          3|    1|          3|
    |pts_y_address0               |   48|          9|    4|         36|
    |pts_y_ce0                    |   25|          5|    1|          5|
    |pts_y_d0                     |   20|          4|   32|        128|
    |pts_y_we0                    |   14|          3|    1|          3|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        | 2026|        418| 1155|       4002|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                          Name                                          | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln118_reg_1471                                                                      |  31|   0|   31|          0|
    |add_ln85_2_reg_1263                                                                     |  31|   0|   31|          0|
    |add_ln89_reg_1394                                                                       |   6|   0|    6|          0|
    |ap_CS_fsm                                                                               |  51|   0|   51|          0|
    |bound_reg_1218                                                                          |  16|   0|   16|          0|
    |cols_read_reg_1134                                                                      |  32|   0|   32|          0|
    |empty_32_reg_1181                                                                       |   8|   0|    8|          0|
    |empty_reg_1175                                                                          |   8|   0|    8|          0|
    |grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_ap_start_reg                    |   1|   0|    1|          0|
    |grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_ap_start_reg                    |   1|   0|    1|          0|
    |grp_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16_fu_692_ap_start_reg  |   1|   0|    1|          0|
    |grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_ap_start_reg                    |   1|   0|    1|          0|
    |grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_ap_start_reg  |   1|   0|    1|          0|
    |grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_ap_start_reg      |   1|   0|    1|          0|
    |grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_ap_start_reg      |   1|   0|    1|          0|
    |grp_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_fu_723_ap_start_reg      |   1|   0|    1|          0|
    |grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_ap_start_reg      |   1|   0|    1|          0|
    |hs_reg_1476                                                                             |  32|   0|   32|          0|
    |i_fu_250                                                                                |  31|   0|   31|          0|
    |icmp_ln60_reg_1234                                                                      |   1|   0|    1|          0|
    |icmp_ln90_2_reg_1426                                                                    |   1|   0|    1|          0|
    |icmp_ln90_reg_1399                                                                      |   1|   0|    1|          0|
    |in_data_read_reg_1151                                                                   |  64|   0|   64|          0|
    |indvars_iv189_fu_246                                                                    |  31|   0|   31|          0|
    |j_0_lcssa_ph_reg_608                                                                    |   6|   0|    6|          0|
    |j_reg_598                                                                               |  32|   0|   32|          0|
    |k_1_loc_fu_162                                                                          |  32|   0|   32|          0|
    |k_loc_fu_166                                                                            |  32|   0|   32|          0|
    |key_x_reg_1319                                                                          |  32|   0|   32|          0|
    |key_y_reg_1329                                                                          |  32|   0|   32|          0|
    |lshr_ln8_reg_1450                                                                       |   4|   0|    4|          0|
    |mul_ln34_reg_1201                                                                       |  15|   0|   15|          0|
    |out_data_read_reg_1144                                                                  |  64|   0|   64|          0|
    |rows_read_reg_1139                                                                      |  32|   0|   32|          0|
    |select_ln34_cast_reg_1211                                                               |  15|   0|   32|         17|
    |select_ln85_reg_1252                                                                    |  31|   0|   31|          0|
    |t_reg_1466                                                                              |  32|   0|   32|          0|
    |tmp_reg_1378                                                                            |  32|   0|   32|          0|
    |trunc_ln47_reg_1228                                                                     |  31|   0|   31|          0|
    |trunc_ln85_reg_1268                                                                     |   2|   0|    2|          0|
    |trunc_ln90_1_reg_1388                                                                   |   6|   0|    6|          0|
    |trunc_ln90_reg_1373                                                                     |   2|   0|    2|          0|
    |zext_ln89_reg_1341                                                                      |   4|   0|   64|         60|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                   | 789|   0|  866|         77|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-------------------------+-----+-----+------------+-------------------+--------------+
|s_axi_control_AWVALID    |   in|    1|       s_axi|            control|       pointer|
|s_axi_control_AWREADY    |  out|    1|       s_axi|            control|       pointer|
|s_axi_control_AWADDR     |   in|    6|       s_axi|            control|       pointer|
|s_axi_control_WVALID     |   in|    1|       s_axi|            control|       pointer|
|s_axi_control_WREADY     |  out|    1|       s_axi|            control|       pointer|
|s_axi_control_WDATA      |   in|   32|       s_axi|            control|       pointer|
|s_axi_control_WSTRB      |   in|    4|       s_axi|            control|       pointer|
|s_axi_control_ARVALID    |   in|    1|       s_axi|            control|       pointer|
|s_axi_control_ARREADY    |  out|    1|       s_axi|            control|       pointer|
|s_axi_control_ARADDR     |   in|    6|       s_axi|            control|       pointer|
|s_axi_control_RVALID     |  out|    1|       s_axi|            control|       pointer|
|s_axi_control_RREADY     |   in|    1|       s_axi|            control|       pointer|
|s_axi_control_RDATA      |  out|   32|       s_axi|            control|       pointer|
|s_axi_control_RRESP      |  out|    2|       s_axi|            control|       pointer|
|s_axi_control_BVALID     |  out|    1|       s_axi|            control|       pointer|
|s_axi_control_BREADY     |   in|    1|       s_axi|            control|       pointer|
|s_axi_control_BRESP      |  out|    2|       s_axi|            control|       pointer|
|s_axi_control_r_AWVALID  |   in|    1|       s_axi|          control_r|        scalar|
|s_axi_control_r_AWREADY  |  out|    1|       s_axi|          control_r|        scalar|
|s_axi_control_r_AWADDR   |   in|    6|       s_axi|          control_r|        scalar|
|s_axi_control_r_WVALID   |   in|    1|       s_axi|          control_r|        scalar|
|s_axi_control_r_WREADY   |  out|    1|       s_axi|          control_r|        scalar|
|s_axi_control_r_WDATA    |   in|   32|       s_axi|          control_r|        scalar|
|s_axi_control_r_WSTRB    |   in|    4|       s_axi|          control_r|        scalar|
|s_axi_control_r_ARVALID  |   in|    1|       s_axi|          control_r|        scalar|
|s_axi_control_r_ARREADY  |  out|    1|       s_axi|          control_r|        scalar|
|s_axi_control_r_ARADDR   |   in|    6|       s_axi|          control_r|        scalar|
|s_axi_control_r_RVALID   |  out|    1|       s_axi|          control_r|        scalar|
|s_axi_control_r_RREADY   |   in|    1|       s_axi|          control_r|        scalar|
|s_axi_control_r_RDATA    |  out|   32|       s_axi|          control_r|        scalar|
|s_axi_control_r_RRESP    |  out|    2|       s_axi|          control_r|        scalar|
|s_axi_control_r_BVALID   |  out|    1|       s_axi|          control_r|        scalar|
|s_axi_control_r_BREADY   |   in|    1|       s_axi|          control_r|        scalar|
|s_axi_control_r_BRESP    |  out|    2|       s_axi|          control_r|        scalar|
|ap_clk                   |   in|    1|  ap_ctrl_hs|  convex_hull_accel|  return value|
|ap_rst_n                 |   in|    1|  ap_ctrl_hs|  convex_hull_accel|  return value|
|interrupt                |  out|    1|  ap_ctrl_hs|  convex_hull_accel|  return value|
|m_axi_gmem0_AWVALID      |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWREADY      |   in|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWADDR       |  out|   64|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWID         |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWLEN        |  out|    8|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWSIZE       |  out|    3|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWBURST      |  out|    2|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWLOCK       |  out|    2|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWCACHE      |  out|    4|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWPROT       |  out|    3|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWQOS        |  out|    4|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWREGION     |  out|    4|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWUSER       |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_WVALID       |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_WREADY       |   in|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_WDATA        |  out|   32|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_WSTRB        |  out|    4|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_WLAST        |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_WID          |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_WUSER        |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARVALID      |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARREADY      |   in|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARADDR       |  out|   64|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARID         |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARLEN        |  out|    8|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARSIZE       |  out|    3|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARBURST      |  out|    2|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARLOCK       |  out|    2|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARCACHE      |  out|    4|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARPROT       |  out|    3|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARQOS        |  out|    4|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARREGION     |  out|    4|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARUSER       |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_RVALID       |   in|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_RREADY       |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_RDATA        |   in|   32|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_RLAST        |   in|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_RID          |   in|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_RUSER        |   in|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_RRESP        |   in|    2|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_BVALID       |   in|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_BREADY       |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_BRESP        |   in|    2|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_BID          |   in|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_BUSER        |   in|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem1_AWVALID      |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWREADY      |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWADDR       |  out|   64|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWID         |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWLEN        |  out|    8|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWSIZE       |  out|    3|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWBURST      |  out|    2|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWLOCK       |  out|    2|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWCACHE      |  out|    4|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWPROT       |  out|    3|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWQOS        |  out|    4|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWREGION     |  out|    4|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWUSER       |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_WVALID       |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_WREADY       |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_WDATA        |  out|   32|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_WSTRB        |  out|    4|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_WLAST        |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_WID          |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_WUSER        |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARVALID      |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARREADY      |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARADDR       |  out|   64|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARID         |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARLEN        |  out|    8|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARSIZE       |  out|    3|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARBURST      |  out|    2|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARLOCK       |  out|    2|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARCACHE      |  out|    4|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARPROT       |  out|    3|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARQOS        |  out|    4|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARREGION     |  out|    4|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARUSER       |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_RVALID       |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_RREADY       |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_RDATA        |   in|   32|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_RLAST        |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_RID          |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_RUSER        |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_RRESP        |   in|    2|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_BVALID       |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_BREADY       |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_BRESP        |   in|    2|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_BID          |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_BUSER        |   in|    1|       m_axi|              gmem1|       pointer|
+-------------------------+-----+-----+------------+-------------------+--------------+

