ISim log file
Running: D:\Dropbox\Codespace\PMIPS\sub1\testbench5_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/Dropbox/Codespace/PMIPS/sub1/testbench5_isim_beh.wdb 
ISim P.68d (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "D:/Dropbox/Codespace/PMIPS/Temp/PMIPSL0.V" Line 136.  For instance comp/hzc/, width 1 of formal port EXMEMRegDst is not equal to width 2 of actual variable EXMEMRegDst. 
WARNING: File "D:/Dropbox/Codespace/PMIPS/Temp/PMIPSL0.V" Line 104.  For instance comp/hzc/, width 1 of formal port IDEXRegDst is not equal to width 2 of actual variable IDEXRegDst. 
WARNING: File "D:/Dropbox/Codespace/PMIPS/Temp/PMIPSL0.V" Line 147.  For instance comp/RegDstMux/, width 1 of formal port select is not equal to width 2 of actual variable MEMWBRegDst. 
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.

IO[display,switch0,switch1]

IMEM[PC,Instr]

DMEM[address, rdata, wdata]

ALU[result]

Signals[clock,reset,time]
Finished circuit initialization process.
IMEM[    x,xxxxxxxxxxxxxxxx] DMEM[    x,    0,    x] ALU[    x] Signals[0,1,0], PCSrc:[x], PCStall:[1], Flush: x, IFID:xxxxxxxxxxxxxxxx, IDEX: xxxxxxxxxxxxxxxx, EXMEM:xxxxxxxxxxxxxxxx, Write:x, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:xxxxxxxxxxxxxxxx, Predict Stage: x, Code:  2, WriteData:     x, WriteRegister: x, Branch:    x
IMEM[    0,0110000010000011] DMEM[    x,    0,    0] ALU[    0] Signals[1,1,1], PCSrc:[0], PCStall:[1], Flush: x, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: x, Code:  2, WriteData:     x, WriteRegister: x, Branch:    x
IMEM[    0,0110000010000011] DMEM[    x,    0,    0] ALU[    0] Signals[0,0,2], PCSrc:[0], PCStall:[0], Flush: x, IFID:0000000000000000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: x, Code:  3, WriteData:     x, WriteRegister: x, Branch:    x
IMEM[    2,0110000100000011] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,3], PCSrc:[0], PCStall:[0], Flush: x, IFID:0110000010000011, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: x, Code:  3, WriteData:     x, WriteRegister: 0, Branch:    0
IMEM[    2,0110000100000011] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,4], PCSrc:[0], PCStall:[0], Flush: x, IFID:0110000010000011, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: x, Code:  3, WriteData:     x, WriteRegister: 0, Branch:    0
IMEM[    4,0110000110001000] DMEM[    0,    0,    0] ALU[    3] Signals[1,0,5], PCSrc:[0], PCStall:[0], Flush: x, IFID:0110000100000011, IDEX: 0110000010000011, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: x, Code:  3, WriteData:     0, WriteRegister: 0, Branch:    8
IMEM[    4,0110000110001000] DMEM[    0,    0,    0] ALU[    3] Signals[0,0,6], PCSrc:[0], PCStall:[0], Flush: x, IFID:0110000100000011, IDEX: 0110000010000011, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: x, Code:  2, WriteData:     0, WriteRegister: 0, Branch:    8
IMEM[    6,0000000001000011] DMEM[    3,    0,    x] ALU[    3] Signals[1,0,7], PCSrc:[0], PCStall:[0], Flush: x, IFID:0110000110001000, IDEX: 0110000100000011, EXMEM:0110000010000011, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000000000, Predict Stage: x, Code:  2, WriteData:     0, WriteRegister: 0, Branch:   10
IMEM[    6,0000000001000011] DMEM[    3,    0,    x] ALU[    3] Signals[0,0,8], PCSrc:[0], PCStall:[0], Flush: x, IFID:0110000110001000, IDEX: 0110000100000011, EXMEM:0110000010000011, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000000000, Predict Stage: x, Code: 15, WriteData:     0, WriteRegister: 0, Branch:   10
IMEM[    8,0100100001111100] DMEM[    3,    0,    x] ALU[    8] Signals[1,0,9], PCSrc:[0], PCStall:[0], Flush: x, IFID:0000000001000011, IDEX: 0110000110001000, EXMEM:0110000100000011, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000000000, Predict Stage: x, Code: 15, WriteData:     3, WriteRegister: 1, Branch:   22
IMEM[    8,0100100001111100] DMEM[    3,    0,    x] ALU[    8] Signals[0,0,10], PCSrc:[0], PCStall:[0], Flush: x, IFID:0000000001000011, IDEX: 0110000110001000, EXMEM:0110000100000011, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000000000, Predict Stage: x, Code:  1, WriteData:     3, WriteRegister: 1, Branch:   22
IMEM[   10,0111001000000101] DMEM[    8,    0,    x] ALU[    0] Signals[1,0,11], PCSrc:[0], PCStall:[0], Flush: x, IFID:0100100001111100, IDEX: 0000000001000011, EXMEM:0110000110001000, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000000000, Predict Stage: x, Code:  1, WriteData:     3, WriteRegister: 2, Branch:65422
IMEM[   10,0111001000000101] DMEM[    8,    0,    x] ALU[    0] Signals[0,0,12], PCSrc:[0], PCStall:[0], Flush: x, IFID:0100100001111100, IDEX: 0000000001000011, EXMEM:0110000110001000, Write:1, DATA:xxxxxxxxxxxxxxxx, EXMEMALUOUT:0000000000000000, Predict Stage: x, Code: 15, WriteData:     3, WriteRegister: 2, Branch:65422
IMEM[   12,0110100101111111] DMEM[    0,    0,    0] ALU[    3] Signals[1,0,13], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0111001000000101, IDEX: 0100100001111100, EXMEM:0000000001000011, Write:1, DATA:0000000000000000, EXMEMALUOUT:0000000000000011, Predict Stage: 1, Code: 15, WriteData:     8, WriteRegister: 3, Branch:    2
IMEM[   12,0110100101111111] DMEM[    0,    0,    0] ALU[    3] Signals[0,0,14], PCSrc:[0], PCStall:[1], Flush: 0, IFID:0111001000000101, IDEX: 0100100001111100, EXMEM:0000000001000011, Write:1, DATA:0000000000000000, EXMEMALUOUT:0000000000000011, Predict Stage: 1, Code:  4, WriteData:     8, WriteRegister: 3, Branch:    2
IMEM[   12,0110100101111111] DMEM[    3,    0,    0] ALU[    0] Signals[1,0,15], PCSrc:[0], PCStall:[1], Flush: 0, IFID:0111001000000101, IDEX: 0000000000000000, EXMEM:0100100001111100, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 2, Code:  4, WriteData:     0, WriteRegister: 4, Branch:   10
IMEM[   12,0110100101111111] DMEM[    3,    0,    0] ALU[    0] Signals[0,0,16], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0111001000000101, IDEX: 0000000000000000, EXMEM:0100100001111100, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 2, Code:  3, WriteData:     0, WriteRegister: 4, Branch:   10
IMEM[   14,0100000001111100] DMEM[    0,    0,    0] ALU[    5] Signals[1,0,17], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0110100101111111, IDEX: 0111001000000101, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     3, WriteRegister: 0, Branch:   22
IMEM[   14,0100000001111100] DMEM[    0,    0,    0] ALU[    5] Signals[0,0,18], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0110100101111111, IDEX: 0111001000000101, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  2, WriteData:     3, WriteRegister: 0, Branch:   22
IMEM[   16,0110000010000011] DMEM[    5,    0,    0] ALU[    2] Signals[1,0,19], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0100000001111100, IDEX: 0110100101111111, EXMEM:0111001000000101, Write:1, DATA:0000000000000000, EXMEMALUOUT:0000000000000011, Predict Stage: 0, Code:  2, WriteData:     0, WriteRegister: 0, Branch:   12
IMEM[   16,0110000010000011] DMEM[    5,    0,    0] ALU[    2] Signals[0,0,20], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0100000001111100, IDEX: 0110100101111111, EXMEM:0111001000000101, Write:1, DATA:0000000000000000, EXMEMALUOUT:0000000000000011, Predict Stage: 0, Code: 15, WriteData:     0, WriteRegister: 0, Branch:   12
IMEM[   18,0110000100000011] DMEM[    2,    0,    3] ALU[    0] Signals[1,0,21], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0110000010000011, IDEX: 0100000001111100, EXMEM:0110100101111111, Write:1, DATA:0000000000000011, EXMEMALUOUT:0000000000000000, Predict Stage: 1, Code: 15, WriteData:     5, WriteRegister: 4, Branch:    8
IMEM[   18,0110000100000011] DMEM[    2,    0,    3] ALU[    0] Signals[0,0,22], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0110000010000011, IDEX: 0100000001111100, EXMEM:0110100101111111, Write:1, DATA:0000000000000011, EXMEMALUOUT:0000000000000000, Predict Stage: 1, Code:  7, WriteData:     5, WriteRegister: 4, Branch:    8
IMEM[   20,0110000110001000] DMEM[    0,    0,    0] ALU[    3] Signals[1,0,23], PCSrc:[1], PCStall:[0], Flush: 1, IFID:0110000100000011, IDEX: 0110000010000011, EXMEM:0100000001111100, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 2, Code:  7, WriteData:     2, WriteRegister: 2, Branch:   24
IMEM[   20,0110000110001000] DMEM[    0,    0,    0] ALU[    3] Signals[0,0,24], PCSrc:[1], PCStall:[0], Flush: 1, IFID:0110000100000011, IDEX: 0110000010000011, EXMEM:0100000001111100, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 2, Code:  2, WriteData:     2, WriteRegister: 2, Branch:   24
IMEM[   24,0100100001111100] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,25], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0110000110001000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  2, WriteData:     0, WriteRegister: 0, Branch:   18
IMEM[   24,0100100001111100] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,26], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0110000110001000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   18
IMEM[   26,0111001000000101] DMEM[    0,    0,    0] ALU[    8] Signals[1,0,27], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0100100001111100, IDEX: 0110000110001000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   38
IMEM[   26,0111001000000101] DMEM[    0,    0,    0] ALU[    8] Signals[0,0,28], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0100100001111100, IDEX: 0110000110001000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  2, WriteData:     0, WriteRegister: 0, Branch:   38
IMEM[   28,0110100101111111] DMEM[    8,    0,    8] ALU[    2] Signals[1,0,29], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0111001000000101, IDEX: 0100100001111100, EXMEM:0110000110001000, Write:1, DATA:0000000000001000, EXMEMALUOUT:0000000000000010, Predict Stage: 1, Code:  2, WriteData:     0, WriteRegister: 0, Branch:   18
IMEM[   28,0110100101111111] DMEM[    8,    0,    8] ALU[    2] Signals[0,0,30], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0111001000000101, IDEX: 0100100001111100, EXMEM:0110000110001000, Write:1, DATA:0000000000001000, EXMEMALUOUT:0000000000000010, Predict Stage: 1, Code:  7, WriteData:     0, WriteRegister: 0, Branch:   18
IMEM[   30,0100000001111100] DMEM[    2,    0,    0] ALU[   10] Signals[1,0,31], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0110100101111111, IDEX: 0111001000000101, EXMEM:0100100001111100, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000101, Predict Stage: 2, Code:  7, WriteData:     8, WriteRegister: 3, Branch:   38
IMEM[   30,0100000001111100] DMEM[    2,    0,    0] ALU[   10] Signals[0,0,32], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0110100101111111, IDEX: 0111001000000101, EXMEM:0100100001111100, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000101, Predict Stage: 2, Code:  2, WriteData:     8, WriteRegister: 3, Branch:   38
IMEM[   32,0110000010000011] DMEM[   10,    0,    5] ALU[    1] Signals[1,0,33], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0100000001111100, IDEX: 0110100101111111, EXMEM:0111001000000101, Write:1, DATA:0000000000000101, EXMEMALUOUT:0000000000000010, Predict Stage: 0, Code:  2, WriteData:     2, WriteRegister: 0, Branch:   28
IMEM[   32,0110000010000011] DMEM[   10,    0,    5] ALU[    1] Signals[0,0,34], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0100000001111100, IDEX: 0110100101111111, EXMEM:0111001000000101, Write:1, DATA:0000000000000101, EXMEMALUOUT:0000000000000010, Predict Stage: 0, Code: 15, WriteData:     2, WriteRegister: 0, Branch:   28
IMEM[   34,0110000100000011] DMEM[    1,    0,    2] ALU[    0] Signals[1,0,35], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0110000010000011, IDEX: 0100000001111100, EXMEM:0110100101111111, Write:1, DATA:0000000000000010, EXMEMALUOUT:0000000000000000, Predict Stage: 1, Code: 15, WriteData:    10, WriteRegister: 4, Branch:   24
IMEM[   34,0110000100000011] DMEM[    1,    0,    2] ALU[    0] Signals[0,0,36], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0110000010000011, IDEX: 0100000001111100, EXMEM:0110100101111111, Write:1, DATA:0000000000000010, EXMEMALUOUT:0000000000000000, Predict Stage: 1, Code:  7, WriteData:    10, WriteRegister: 4, Branch:   24
IMEM[   36,0110000110001000] DMEM[    0,    0,    0] ALU[    3] Signals[1,0,37], PCSrc:[1], PCStall:[0], Flush: 1, IFID:0110000100000011, IDEX: 0110000010000011, EXMEM:0100000001111100, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 2, Code:  7, WriteData:     1, WriteRegister: 2, Branch:   40
IMEM[   36,0110000110001000] DMEM[    0,    0,    0] ALU[    3] Signals[0,0,38], PCSrc:[1], PCStall:[0], Flush: 1, IFID:0110000100000011, IDEX: 0110000010000011, EXMEM:0100000001111100, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 2, Code:  2, WriteData:     1, WriteRegister: 2, Branch:   40
IMEM[   40,0100100001111100] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,39], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0110000110001000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  2, WriteData:     0, WriteRegister: 0, Branch:   34
IMEM[   40,0100100001111100] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,40], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0110000110001000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   34
IMEM[   42,0111001000000101] DMEM[    0,    0,    0] ALU[    8] Signals[1,0,41], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0100100001111100, IDEX: 0110000110001000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   54
IMEM[   42,0111001000000101] DMEM[    0,    0,    0] ALU[    8] Signals[0,0,42], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0100100001111100, IDEX: 0110000110001000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  2, WriteData:     0, WriteRegister: 0, Branch:   54
IMEM[   44,0110100101111111] DMEM[    8,    0,    8] ALU[    1] Signals[1,0,43], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0111001000000101, IDEX: 0100100001111100, EXMEM:0110000110001000, Write:1, DATA:0000000000001000, EXMEMALUOUT:0000000000000001, Predict Stage: 1, Code:  2, WriteData:     0, WriteRegister: 0, Branch:   34
IMEM[   44,0110100101111111] DMEM[    8,    0,    8] ALU[    1] Signals[0,0,44], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0111001000000101, IDEX: 0100100001111100, EXMEM:0110000110001000, Write:1, DATA:0000000000001000, EXMEMALUOUT:0000000000000001, Predict Stage: 1, Code:  7, WriteData:     0, WriteRegister: 0, Branch:   34
IMEM[   46,0100000001111100] DMEM[    1,    0,    0] ALU[   15] Signals[1,0,45], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0110100101111111, IDEX: 0111001000000101, EXMEM:0100100001111100, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000001010, Predict Stage: 2, Code:  7, WriteData:     8, WriteRegister: 3, Branch:   54
IMEM[   46,0100000001111100] DMEM[    1,    0,    0] ALU[   15] Signals[0,0,46], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0110100101111111, IDEX: 0111001000000101, EXMEM:0100100001111100, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000001010, Predict Stage: 2, Code:  2, WriteData:     8, WriteRegister: 3, Branch:   54
IMEM[   48,0110000010000011] DMEM[   15,    0,   10] ALU[    0] Signals[1,0,47], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0100000001111100, IDEX: 0110100101111111, EXMEM:0111001000000101, Write:1, DATA:0000000000001010, EXMEMALUOUT:0000000000000001, Predict Stage: 0, Code:  2, WriteData:     1, WriteRegister: 0, Branch:   44
IMEM[   48,0110000010000011] DMEM[   15,    0,   10] ALU[    0] Signals[0,0,48], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0100000001111100, IDEX: 0110100101111111, EXMEM:0111001000000101, Write:1, DATA:0000000000001010, EXMEMALUOUT:0000000000000001, Predict Stage: 0, Code: 15, WriteData:     1, WriteRegister: 0, Branch:   44
IMEM[   50,0110000100000011] DMEM[    0,    0,    1] ALU[    0] Signals[1,0,49], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0110000010000011, IDEX: 0100000001111100, EXMEM:0110100101111111, Write:1, DATA:0000000000000001, EXMEMALUOUT:0000000000000000, Predict Stage: 1, Code: 15, WriteData:    15, WriteRegister: 4, Branch:   40
IMEM[   50,0110000100000011] DMEM[    0,    0,    1] ALU[    0] Signals[0,0,50], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0110000010000011, IDEX: 0100000001111100, EXMEM:0110100101111111, Write:1, DATA:0000000000000001, EXMEMALUOUT:0000000000000000, Predict Stage: 1, Code:  7, WriteData:    15, WriteRegister: 4, Branch:   40
IMEM[   52,0110000110001000] DMEM[    0,    0,    0] ALU[    3] Signals[1,0,51], PCSrc:[1], PCStall:[0], Flush: 1, IFID:0110000100000011, IDEX: 0110000010000011, EXMEM:0100000001111100, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 2, Code:  7, WriteData:     0, WriteRegister: 2, Branch:   56
IMEM[   52,0110000110001000] DMEM[    0,    0,    0] ALU[    3] Signals[0,0,52], PCSrc:[1], PCStall:[0], Flush: 1, IFID:0110000100000011, IDEX: 0110000010000011, EXMEM:0100000001111100, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 2, Code:  2, WriteData:     0, WriteRegister: 2, Branch:   56
IMEM[   56,0100100001111100] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,53], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0110000110001000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  2, WriteData:     0, WriteRegister: 0, Branch:   50
IMEM[   56,0100100001111100] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,54], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0110000110001000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   50
IMEM[   58,0111001000000101] DMEM[    0,    0,    0] ALU[    8] Signals[1,0,55], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0100100001111100, IDEX: 0110000110001000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   70
IMEM[   58,0111001000000101] DMEM[    0,    0,    0] ALU[    8] Signals[0,0,56], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0100100001111100, IDEX: 0110000110001000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  2, WriteData:     0, WriteRegister: 0, Branch:   70
IMEM[   60,0110100101111111] DMEM[    8,    0,    8] ALU[    0] Signals[1,0,57], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0111001000000101, IDEX: 0100100001111100, EXMEM:0110000110001000, Write:1, DATA:0000000000001000, EXMEMALUOUT:0000000000000000, Predict Stage: 1, Code:  2, WriteData:     0, WriteRegister: 0, Branch:   50
IMEM[   60,0110100101111111] DMEM[    8,    0,    8] ALU[    0] Signals[0,0,58], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0111001000000101, IDEX: 0100100001111100, EXMEM:0110000110001000, Write:1, DATA:0000000000001000, EXMEMALUOUT:0000000000000000, Predict Stage: 1, Code:  7, WriteData:     0, WriteRegister: 0, Branch:   50
IMEM[   62,0100000001111100] DMEM[    0,    0,    0] ALU[   20] Signals[1,0,59], PCSrc:[1], PCStall:[0], Flush: 1, IFID:0110100101111111, IDEX: 0111001000000101, EXMEM:0100100001111100, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000001111, Predict Stage: 2, Code:  7, WriteData:     8, WriteRegister: 3, Branch:   70
IMEM[   62,0100000001111100] DMEM[    0,    0,    0] ALU[   20] Signals[0,0,60], PCSrc:[1], PCStall:[0], Flush: 1, IFID:0110100101111111, IDEX: 0111001000000101, EXMEM:0100100001111100, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000001111, Predict Stage: 2, Code:  2, WriteData:     8, WriteRegister: 3, Branch:   70
IMEM[   70,0000000001000011] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,61], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0100000001111100, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  2, WriteData:     0, WriteRegister: 0, Branch:   60
IMEM[   70,0000000001000011] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,62], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0100000001111100, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   60
IMEM[   72,0100100001111100] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,63], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000001000011, IDEX: 0100000001111100, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 1, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   56
IMEM[   72,0100100001111100] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,64], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000001000011, IDEX: 0100000001111100, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 1, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   56
IMEM[   74,0111001000000101] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,65], PCSrc:[1], PCStall:[0], Flush: 1, IFID:0100100001111100, IDEX: 0000000001000011, EXMEM:0100000001111100, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 2, Code:  3, WriteData:     0, WriteRegister: 0, Branch:65486
IMEM[   74,0111001000000101] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,66], PCSrc:[1], PCStall:[0], Flush: 1, IFID:0100100001111100, IDEX: 0000000001000011, EXMEM:0100000001111100, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 2, Code:  2, WriteData:     0, WriteRegister: 0, Branch:65486
IMEM[65486,0100000001111100] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,67], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0111001000000101, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  2, WriteData:     0, WriteRegister: 0, Branch:   72
IMEM[65486,0100000001111100] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,68], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0111001000000101, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   72
IMEM[65488,0110000010000011] DMEM[    0,    0,    0] ALU[   20] Signals[1,0,69], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0100000001111100, IDEX: 0111001000000101, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000001111, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:   86
IMEM[65488,0110000010000011] DMEM[    0,    0,    0] ALU[   20] Signals[0,0,70], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0100000001111100, IDEX: 0111001000000101, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000001111, Predict Stage: 0, Code:  2, WriteData:     0, WriteRegister: 0, Branch:   86
IMEM[65490,0110000100000011] DMEM[   20,    0,   15] ALU[    0] Signals[1,0,71], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0110000010000011, IDEX: 0100000001111100, EXMEM:0111001000000101, Write:1, DATA:0000000000001111, EXMEMALUOUT:0000000000000000, Predict Stage: 1, Code:  2, WriteData:     0, WriteRegister: 0, Branch:65480
IMEM[65490,0110000100000011] DMEM[   20,    0,   15] ALU[    0] Signals[0,0,72], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0110000010000011, IDEX: 0100000001111100, EXMEM:0111001000000101, Write:1, DATA:0000000000001111, EXMEMALUOUT:0000000000000000, Predict Stage: 1, Code:  7, WriteData:     0, WriteRegister: 0, Branch:65480
IMEM[65492,0110000110001000] DMEM[    0,    0,    0] ALU[    3] Signals[1,0,73], PCSrc:[1], PCStall:[0], Flush: 1, IFID:0110000100000011, IDEX: 0110000010000011, EXMEM:0100000001111100, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 2, Code:  7, WriteData:    20, WriteRegister: 4, Branch:65496
IMEM[65492,0110000110001000] DMEM[    0,    0,    0] ALU[    3] Signals[0,0,74], PCSrc:[1], PCStall:[0], Flush: 1, IFID:0110000100000011, IDEX: 0110000010000011, EXMEM:0100000001111100, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 2, Code:  2, WriteData:    20, WriteRegister: 4, Branch:65496
IMEM[65496,0100100001111100] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,75], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0110000110001000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  2, WriteData:     0, WriteRegister: 0, Branch:65490
IMEM[65496,0100100001111100] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,76], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0110000110001000, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:65490
IMEM[65498,0111001000000101] DMEM[    0,    0,    0] ALU[    8] Signals[1,0,77], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0100100001111100, IDEX: 0110000110001000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:65510
IMEM[65498,0111001000000101] DMEM[    0,    0,    0] ALU[    8] Signals[0,0,78], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0100100001111100, IDEX: 0110000110001000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  2, WriteData:     0, WriteRegister: 0, Branch:65510
IMEM[65500,0110100101111111] DMEM[    8,    0,    8] ALU[    0] Signals[1,0,79], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0111001000000101, IDEX: 0100100001111100, EXMEM:0110000110001000, Write:1, DATA:0000000000001000, EXMEMALUOUT:0000000000000000, Predict Stage: 1, Code:  2, WriteData:     0, WriteRegister: 0, Branch:65490
IMEM[65500,0110100101111111] DMEM[    8,    0,    8] ALU[    0] Signals[0,0,80], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0111001000000101, IDEX: 0100100001111100, EXMEM:0110000110001000, Write:1, DATA:0000000000001000, EXMEMALUOUT:0000000000000000, Predict Stage: 1, Code:  7, WriteData:     0, WriteRegister: 0, Branch:65490
IMEM[65502,0100000001111100] DMEM[    0,    0,    0] ALU[   25] Signals[1,0,81], PCSrc:[1], PCStall:[0], Flush: 1, IFID:0110100101111111, IDEX: 0111001000000101, EXMEM:0100100001111100, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000010100, Predict Stage: 2, Code:  7, WriteData:     8, WriteRegister: 3, Branch:65510
IMEM[65502,0100000001111100] DMEM[    0,    0,    0] ALU[   25] Signals[0,0,82], PCSrc:[1], PCStall:[0], Flush: 1, IFID:0110100101111111, IDEX: 0111001000000101, EXMEM:0100100001111100, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000010100, Predict Stage: 2, Code:  2, WriteData:     8, WriteRegister: 3, Branch:65510
IMEM[65510,0000000001000011] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,83], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0100000001111100, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  2, WriteData:     0, WriteRegister: 0, Branch:65500
IMEM[65510,0000000001000011] DMEM[    0,    0,    0] ALU[    0] Signals[0,0,84], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0100000001111100, IDEX: 0000000000000000, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 0, Code:  3, WriteData:     0, WriteRegister: 0, Branch:65500
IMEM[65512,0100100001111100] DMEM[    0,    0,    0] ALU[    0] Signals[1,0,85], PCSrc:[0], PCStall:[0], Flush: 0, IFID:0000000001000011, IDEX: 0100000001111100, EXMEM:0000000000000000, Write:0, DATA:0000000000000000, EXMEMALUOUT:0000000000000000, Predict Stage: 1, Code:  3, WriteData:     0, WriteRegister: 0, Branch:65496
Stopped at time : 86 ns : File "D:/Dropbox/Codespace/PMIPS/Temp/testbenchSubproject3.V" Line 61
