-- generated by newgenasym Fri Mar 09 18:12:04 2007

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity atmega128 is
    port (    
	AGND:      IN     STD_LOGIC;    
	AREF:      IN     STD_LOGIC;    
	AVCC:      IN     STD_LOGIC;    
	GND:       IN     STD_LOGIC;    
	GND1:      IN     STD_LOGIC;    
	PA:        INOUT  STD_LOGIC_VECTOR (7 DOWNTO 0);    
	PB:        INOUT  STD_LOGIC_VECTOR (7 DOWNTO 0);    
	PC:        INOUT  STD_LOGIC_VECTOR (7 DOWNTO 0);    
	PD:        INOUT  STD_LOGIC_VECTOR (7 DOWNTO 0);    
	PE:        INOUT  STD_LOGIC_VECTOR (7 DOWNTO 0);    
	\pen*\:    INOUT  STD_LOGIC;    
	PF:        INOUT  STD_LOGIC_VECTOR (7 DOWNTO 0);    
	PG:        INOUT  STD_LOGIC_VECTOR (4 DOWNTO 0);    
	\reset*\:  IN     STD_LOGIC;    
	VCC:       IN     STD_LOGIC;    
	VCC1:      IN     STD_LOGIC;    
	XTAL1:     INOUT  STD_LOGIC;    
	XTAL2:     INOUT  STD_LOGIC);
end atmega128;
