{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733504475596 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733504475597 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 07 01:01:15 2024 " "Processing started: Sat Dec 07 01:01:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733504475597 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733504475597 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FlappyBird -c FlappyBird " "Command: quartus_map --read_settings_files=on --write_settings_files=off FlappyBird -c FlappyBird" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733504475597 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1733504475754 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_control.v(34) " "Verilog HDL information at vga_control.v(34): always construct contains both blocking and non-blocking assignments" {  } { { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 34 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1733504475777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_control.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_control " "Found entity 1: vga_control" {  } { { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733504475778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733504475778 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_show.v(40) " "Verilog HDL information at vga_show.v(40): always construct contains both blocking and non-blocking assignments" {  } { { "vga_show.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_show.v" 40 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1733504475779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_show.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_show.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_show " "Found entity 1: vga_show" {  } { { "vga_show.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_show.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733504475779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733504475779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flappybird.bdf 1 1 " "Found 1 design units, including 1 entities, in source file flappybird.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FlappyBird " "Found entity 1: FlappyBird" {  } { { "FlappyBird.bdf" "" { Schematic "D:/dshFPGA/DE2-115 Flappy Bird dsh/FlappyBird.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733504475780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733504475780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733504475781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733504475781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bird.v 1 1 " "Found 1 design units, including 1 entities, in source file bird.v" { { "Info" "ISGN_ENTITY_NAME" "1 bird " "Found entity 1: bird" {  } { { "bird.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/bird.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733504475783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733504475783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gameover.v 1 1 " "Found 1 design units, including 1 entities, in source file gameover.v" { { "Info" "ISGN_ENTITY_NAME" "1 gameover " "Found entity 1: gameover" {  } { { "gameover.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/gameover.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733504475784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733504475784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extract.v 1 1 " "Found 1 design units, including 1 entities, in source file extract.v" { { "Info" "ISGN_ENTITY_NAME" "1 extract " "Found entity 1: extract" {  } { { "extract.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/extract.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733504475785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733504475785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg.v 1 1 " "Found 1 design units, including 1 entities, in source file seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg " "Found entity 1: seg" {  } { { "seg.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733504475786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733504475786 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lcd.v(108) " "Verilog HDL information at lcd.v(108): always construct contains both blocking and non-blocking assignments" {  } { { "lcd.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/lcd.v" 108 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1733504475787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/lcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733504475787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733504475787 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "move_clk vga_control.v(81) " "Verilog HDL Implicit Net warning at vga_control.v(81): created implicit net for \"move_clk\"" {  } { { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733504475787 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_control " "Elaborating entity \"vga_control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1733504475821 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "get_score vga_control.v(102) " "Verilog HDL or VHDL warning at vga_control.v(102): object \"get_score\" assigned a value but never read" {  } { { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1733504475822 "|vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_control.v(170) " "Verilog HDL assignment warning at vga_control.v(170): truncated value with size 32 to match size of target (10)" {  } { { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1733504475824 "|vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_control.v(182) " "Verilog HDL assignment warning at vga_control.v(182): truncated value with size 32 to match size of target (10)" {  } { { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1733504475824 "|vga_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bird bird:bird " "Elaborating entity \"bird\" for hierarchy \"bird:bird\"" {  } { { "vga_control.v" "bird" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733504475842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram bird:bird\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"bird:bird\|altsyncram:altsyncram_component\"" {  } { { "bird.v" "altsyncram_component" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/bird.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733504475862 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bird:bird\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"bird:bird\|altsyncram:altsyncram_component\"" {  } { { "bird.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/bird.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733504475863 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bird:bird\|altsyncram:altsyncram_component " "Instantiated megafunction \"bird:bird\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733504475864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733504475864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733504475864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file best bird.mif " "Parameter \"init_file\" = \"best bird.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733504475864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733504475864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733504475864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733504475864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733504475864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733504475864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733504475864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733504475864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733504475864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733504475864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733504475864 ""}  } { { "bird.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/bird.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1733504475864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5aa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5aa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5aa1 " "Found entity 1: altsyncram_5aa1" {  } { { "db/altsyncram_5aa1.tdf" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/db/altsyncram_5aa1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733504475896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733504475896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5aa1 bird:bird\|altsyncram:altsyncram_component\|altsyncram_5aa1:auto_generated " "Elaborating entity \"altsyncram_5aa1\" for hierarchy \"bird:bird\|altsyncram:altsyncram_component\|altsyncram_5aa1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/software/quartus ii 13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733504475897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gameover gameover:gameover " "Elaborating entity \"gameover\" for hierarchy \"gameover:gameover\"" {  } { { "vga_control.v" "gameover" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733504475900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram gameover:gameover\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"gameover:gameover\|altsyncram:altsyncram_component\"" {  } { { "gameover.v" "altsyncram_component" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/gameover.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733504475904 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "gameover:gameover\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"gameover:gameover\|altsyncram:altsyncram_component\"" {  } { { "gameover.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/gameover.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733504475905 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "gameover:gameover\|altsyncram:altsyncram_component " "Instantiated megafunction \"gameover:gameover\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733504475905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733504475905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733504475905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file gameover.mif " "Parameter \"init_file\" = \"gameover.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733504475905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733504475905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733504475905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733504475905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733504475905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733504475905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733504475905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733504475905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733504475905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733504475905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733504475905 ""}  } { { "gameover.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/gameover.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1733504475905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c9a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c9a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c9a1 " "Found entity 1: altsyncram_c9a1" {  } { { "db/altsyncram_c9a1.tdf" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/db/altsyncram_c9a1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733504475938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733504475938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c9a1 gameover:gameover\|altsyncram:altsyncram_component\|altsyncram_c9a1:auto_generated " "Elaborating entity \"altsyncram_c9a1\" for hierarchy \"gameover:gameover\|altsyncram:altsyncram_component\|altsyncram_c9a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/software/quartus ii 13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733504475939 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "vga_control.v" "Mult0" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 170 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733504476160 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1733504476160 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 170 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733504476180 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733504476180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733504476180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733504476180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733504476180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733504476180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733504476180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733504476180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733504476180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733504476180 ""}  } { { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 170 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1733504476180 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/software/quartus ii 13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 170 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733504476193 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/software/quartus ii 13.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 170 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733504476202 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/software/quartus ii 13.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 170 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733504476213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mgh " "Found entity 1: add_sub_mgh" {  } { { "db/add_sub_mgh.tdf" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/db/add_sub_mgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733504476242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733504476242 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/software/quartus ii 13.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 170 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733504476245 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/software/quartus ii 13.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 170 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733504476247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qgh " "Found entity 1: add_sub_qgh" {  } { { "db/add_sub_qgh.tdf" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/db/add_sub_qgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733504476277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733504476277 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|altshift:external_latency_ffs lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/software/quartus ii 13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 170 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733504476287 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 100 -1 0 } } { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 89 -1 0 } } { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 101 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1733504476473 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1733504476473 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1733504476623 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1733504476769 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/dshFPGA/DE2-115 Flappy Bird dsh/output_files/FlappyBird.map.smsg " "Generated suppressed messages file D:/dshFPGA/DE2-115 Flappy Bird dsh/output_files/FlappyBird.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1733504476798 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1733504476864 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733504476864 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "525 " "Implemented 525 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1733504476897 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1733504476897 ""} { "Info" "ICUT_CUT_TM_LCELLS" "422 " "Implemented 422 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1733504476897 ""} { "Info" "ICUT_CUT_TM_RAMS" "48 " "Implemented 48 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1733504476897 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1733504476897 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4680 " "Peak virtual memory: 4680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733504476913 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 07 01:01:16 2024 " "Processing ended: Sat Dec 07 01:01:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733504476913 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733504476913 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733504476913 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733504476913 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733504477741 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733504477741 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 07 01:01:17 2024 " "Processing started: Sat Dec 07 01:01:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733504477741 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1733504477741 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FlappyBird -c FlappyBird " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FlappyBird -c FlappyBird" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1733504477741 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1733504477777 ""}
{ "Info" "0" "" "Project  = FlappyBird" {  } {  } 0 0 "Project  = FlappyBird" 0 0 "Fitter" 0 0 1733504477778 ""}
{ "Info" "0" "" "Revision = FlappyBird" {  } {  } 0 0 "Revision = FlappyBird" 0 0 "Fitter" 0 0 1733504477778 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1733504477826 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FlappyBird EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"FlappyBird\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1733504477837 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733504477865 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733504477865 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733504477865 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1733504477936 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1733504478210 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1733504478210 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1733504478210 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1733504478210 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1733504478210 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1733504478210 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1733504478210 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1733504478210 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1733504478210 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1733504478210 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dshFPGA/DE2-115 Flappy Bird dsh/" { { 0 { 0 ""} 0 1812 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1733504478211 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dshFPGA/DE2-115 Flappy Bird dsh/" { { 0 { 0 ""} 0 1814 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1733504478211 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dshFPGA/DE2-115 Flappy Bird dsh/" { { 0 { 0 ""} 0 1816 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1733504478211 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dshFPGA/DE2-115 Flappy Bird dsh/" { { 0 { 0 ""} 0 1818 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1733504478211 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dshFPGA/DE2-115 Flappy Bird dsh/" { { 0 { 0 ""} 0 1820 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1733504478211 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1733504478211 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1733504478212 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1733504478215 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "54 55 " "No exact pin location assignment(s) for 54 pins of 55 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r\[0\] " "Pin r\[0\] not assigned to an exact location on the device" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" { r[0] } } } { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 165 0 0 } } { "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dshFPGA/DE2-115 Flappy Bird dsh/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733504478918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r\[1\] " "Pin r\[1\] not assigned to an exact location on the device" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" { r[1] } } } { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 165 0 0 } } { "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dshFPGA/DE2-115 Flappy Bird dsh/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733504478918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r\[2\] " "Pin r\[2\] not assigned to an exact location on the device" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" { r[2] } } } { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 165 0 0 } } { "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dshFPGA/DE2-115 Flappy Bird dsh/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733504478918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r\[3\] " "Pin r\[3\] not assigned to an exact location on the device" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" { r[3] } } } { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 165 0 0 } } { "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dshFPGA/DE2-115 Flappy Bird dsh/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733504478918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r\[4\] " "Pin r\[4\] not assigned to an exact location on the device" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" { r[4] } } } { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 165 0 0 } } { "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dshFPGA/DE2-115 Flappy Bird dsh/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733504478918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r\[5\] " "Pin r\[5\] not assigned to an exact location on the device" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" { r[5] } } } { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 165 0 0 } } { "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dshFPGA/DE2-115 Flappy Bird dsh/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733504478918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r\[6\] " "Pin r\[6\] not assigned to an exact location on the device" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" { r[6] } } } { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 165 0 0 } } { "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dshFPGA/DE2-115 Flappy Bird dsh/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733504478918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r\[7\] " "Pin r\[7\] not assigned to an exact location on the device" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" { r[7] } } } { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 165 0 0 } } { "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dshFPGA/DE2-115 Flappy Bird dsh/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733504478918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "g\[0\] " "Pin g\[0\] not assigned to an exact location on the device" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" { g[0] } } } { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 165 0 0 } } { "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dshFPGA/DE2-115 Flappy Bird dsh/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733504478918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "g\[1\] " "Pin g\[1\] not assigned to an exact location on the device" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" { g[1] } } } { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 165 0 0 } } { "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dshFPGA/DE2-115 Flappy Bird dsh/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733504478918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "g\[2\] " "Pin g\[2\] not assigned to an exact location on the device" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" { g[2] } } } { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 165 0 0 } } { "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dshFPGA/DE2-115 Flappy Bird dsh/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733504478918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "g\[3\] " "Pin g\[3\] not assigned to an exact location on the device" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" { g[3] } } } { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 165 0 0 } } { "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dshFPGA/DE2-115 Flappy Bird dsh/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733504478918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "g\[4\] " "Pin g\[4\] not assigned to an exact location on the device" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" { g[4] } } } { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 165 0 0 } } { "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dshFPGA/DE2-115 Flappy Bird dsh/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733504478918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "g\[5\] " "Pin g\[5\] not assigned to an exact location on the device" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" { g[5] } } } { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 165 0 0 } } { "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dshFPGA/DE2-115 Flappy Bird dsh/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733504478918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "g\[6\] " "Pin g\[6\] not assigned to an exact location on the device" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" { g[6] } } } { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 165 0 0 } } { "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dshFPGA/DE2-115 Flappy Bird dsh/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733504478918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "g\[7\] " "Pin g\[7\] not assigned to an exact location on the device" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" { g[7] } } } { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 165 0 0 } } { "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dshFPGA/DE2-115 Flappy Bird dsh/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733504478918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[0\] " "Pin b\[0\] not assigned to an exact location on the device" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" { b[0] } } } { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 165 0 0 } } { "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dshFPGA/DE2-115 Flappy Bird dsh/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733504478918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[1\] " "Pin b\[1\] not assigned to an exact location on the device" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" { b[1] } } } { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 165 0 0 } } { "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dshFPGA/DE2-115 Flappy Bird dsh/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733504478918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[2\] " "Pin b\[2\] not assigned to an exact location on the device" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" { b[2] } } } { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 165 0 0 } } { "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dshFPGA/DE2-115 Flappy Bird dsh/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733504478918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[3\] " "Pin b\[3\] not assigned to an exact location on the device" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" { b[3] } } } { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 165 0 0 } } { "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dshFPGA/DE2-115 Flappy Bird dsh/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733504478918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[4\] " "Pin b\[4\] not assigned to an exact location on the device" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" { b[4] } } } { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 165 0 0 } } { "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dshFPGA/DE2-115 Flappy Bird dsh/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733504478918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[5\] " "Pin b\[5\] not assigned to an exact location on the device" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" { b[5] } } } { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 165 0 0 } } { "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dshFPGA/DE2-115 Flappy Bird dsh/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733504478918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[6\] " "Pin b\[6\] not assigned to an exact location on the device" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" { b[6] } } } { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 165 0 0 } } { "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dshFPGA/DE2-115 Flappy Bird dsh/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733504478918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[7\] " "Pin b\[7\] not assigned to an exact location on the device" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" { b[7] } } } { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 165 0 0 } } { "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dshFPGA/DE2-115 Flappy Bird dsh/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733504478918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "score\[0\] " "Pin score\[0\] not assigned to an exact location on the device" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" { score[0] } } } { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 137 0 0 } } { "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { score[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dshFPGA/DE2-115 Flappy Bird dsh/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733504478918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "score\[1\] " "Pin score\[1\] not assigned to an exact location on the device" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" { score[1] } } } { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 137 0 0 } } { "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { score[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dshFPGA/DE2-115 Flappy Bird dsh/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733504478918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "score\[2\] " "Pin score\[2\] not assigned to an exact location on the device" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" { score[2] } } } { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 137 0 0 } } { "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { score[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dshFPGA/DE2-115 Flappy Bird dsh/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733504478918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "score\[3\] " "Pin score\[3\] not assigned to an exact location on the device" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" { score[3] } } } { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 137 0 0 } } { "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { score[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dshFPGA/DE2-115 Flappy Bird dsh/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733504478918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "score\[4\] " "Pin score\[4\] not assigned to an exact location on the device" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" { score[4] } } } { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 137 0 0 } } { "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { score[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dshFPGA/DE2-115 Flappy Bird dsh/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733504478918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "score\[5\] " "Pin score\[5\] not assigned to an exact location on the device" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" { score[5] } } } { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 137 0 0 } } { "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { score[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dshFPGA/DE2-115 Flappy Bird dsh/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733504478918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "score\[6\] " "Pin score\[6\] not assigned to an exact location on the device" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" { score[6] } } } { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 137 0 0 } } { "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { score[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dshFPGA/DE2-115 Flappy Bird dsh/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733504478918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "showon " "Pin showon not assigned to an exact location on the device" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" { showon } } } { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 3 0 0 } } { "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { showon } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dshFPGA/DE2-115 Flappy Bird dsh/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733504478918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vc\[9\] " "Pin vc\[9\] not assigned to an exact location on the device" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" { vc[9] } } } { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 2 0 0 } } { "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vc[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dshFPGA/DE2-115 Flappy Bird dsh/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733504478918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vc\[8\] " "Pin vc\[8\] not assigned to an exact location on the device" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" { vc[8] } } } { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 2 0 0 } } { "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vc[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dshFPGA/DE2-115 Flappy Bird dsh/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733504478918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vc\[7\] " "Pin vc\[7\] not assigned to an exact location on the device" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" { vc[7] } } } { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 2 0 0 } } { "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vc[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dshFPGA/DE2-115 Flappy Bird dsh/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733504478918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vc\[6\] " "Pin vc\[6\] not assigned to an exact location on the device" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" { vc[6] } } } { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 2 0 0 } } { "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vc[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dshFPGA/DE2-115 Flappy Bird dsh/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733504478918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vc\[5\] " "Pin vc\[5\] not assigned to an exact location on the device" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" { vc[5] } } } { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 2 0 0 } } { "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vc[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dshFPGA/DE2-115 Flappy Bird dsh/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733504478918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vc\[4\] " "Pin vc\[4\] not assigned to an exact location on the device" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" { vc[4] } } } { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 2 0 0 } } { "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vc[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dshFPGA/DE2-115 Flappy Bird dsh/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733504478918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vc\[3\] " "Pin vc\[3\] not assigned to an exact location on the device" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" { vc[3] } } } { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 2 0 0 } } { "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vc[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dshFPGA/DE2-115 Flappy Bird dsh/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733504478918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vc\[2\] " "Pin vc\[2\] not assigned to an exact location on the device" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" { vc[2] } } } { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 2 0 0 } } { "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vc[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dshFPGA/DE2-115 Flappy Bird dsh/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733504478918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vc\[1\] " "Pin vc\[1\] not assigned to an exact location on the device" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" { vc[1] } } } { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 2 0 0 } } { "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vc[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dshFPGA/DE2-115 Flappy Bird dsh/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733504478918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vc\[0\] " "Pin vc\[0\] not assigned to an exact location on the device" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" { vc[0] } } } { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 2 0 0 } } { "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vc[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dshFPGA/DE2-115 Flappy Bird dsh/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733504478918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hc\[7\] " "Pin hc\[7\] not assigned to an exact location on the device" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" { hc[7] } } } { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 2 0 0 } } { "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hc[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dshFPGA/DE2-115 Flappy Bird dsh/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733504478918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hc\[6\] " "Pin hc\[6\] not assigned to an exact location on the device" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" { hc[6] } } } { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 2 0 0 } } { "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hc[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dshFPGA/DE2-115 Flappy Bird dsh/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733504478918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hc\[8\] " "Pin hc\[8\] not assigned to an exact location on the device" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" { hc[8] } } } { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 2 0 0 } } { "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hc[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dshFPGA/DE2-115 Flappy Bird dsh/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733504478918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hc\[9\] " "Pin hc\[9\] not assigned to an exact location on the device" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" { hc[9] } } } { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 2 0 0 } } { "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hc[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dshFPGA/DE2-115 Flappy Bird dsh/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733504478918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hc\[4\] " "Pin hc\[4\] not assigned to an exact location on the device" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" { hc[4] } } } { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 2 0 0 } } { "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hc[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dshFPGA/DE2-115 Flappy Bird dsh/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733504478918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hc\[5\] " "Pin hc\[5\] not assigned to an exact location on the device" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" { hc[5] } } } { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 2 0 0 } } { "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hc[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dshFPGA/DE2-115 Flappy Bird dsh/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733504478918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hc\[3\] " "Pin hc\[3\] not assigned to an exact location on the device" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" { hc[3] } } } { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 2 0 0 } } { "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hc[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dshFPGA/DE2-115 Flappy Bird dsh/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733504478918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hc\[0\] " "Pin hc\[0\] not assigned to an exact location on the device" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" { hc[0] } } } { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 2 0 0 } } { "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hc[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dshFPGA/DE2-115 Flappy Bird dsh/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733504478918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hc\[1\] " "Pin hc\[1\] not assigned to an exact location on the device" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" { hc[1] } } } { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 2 0 0 } } { "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hc[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dshFPGA/DE2-115 Flappy Bird dsh/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733504478918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hc\[2\] " "Pin hc\[2\] not assigned to an exact location on the device" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" { hc[2] } } } { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 2 0 0 } } { "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hc[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dshFPGA/DE2-115 Flappy Bird dsh/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733504478918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mclk " "Pin mclk not assigned to an exact location on the device" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" { mclk } } } { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 3 0 0 } } { "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dshFPGA/DE2-115 Flappy Bird dsh/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733504478918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "keyin " "Pin keyin not assigned to an exact location on the device" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus ii 13.0/quartus/bin64/pin_planner.ppl" { keyin } } } { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 3 0 0 } } { "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyin } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dshFPGA/DE2-115 Flappy Bird dsh/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733504478918 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1733504478918 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FlappyBird.sdc " "Synopsys Design Constraints File file not found: 'FlappyBird.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1733504479109 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1733504479109 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1733504479112 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1733504479113 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1733504479113 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mclk~input (placed in PIN Y27 (CLK6, DIFFCLK_3p)) " "Automatically promoted node mclk~input (placed in PIN Y27 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733504479131 ""}  } { { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 3 0 0 } } { "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mclk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dshFPGA/DE2-115 Flappy Bird dsh/" { { 0 { 0 ""} 0 1807 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733504479131 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkdiv\[20\]  " "Automatically promoted node clkdiv\[20\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733504479131 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clkdiv\[20\]~67 " "Destination node clkdiv\[20\]~67" {  } { { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 19 -1 0 } } { "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clkdiv[20]~67 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dshFPGA/DE2-115 Flappy Bird dsh/" { { 0 { 0 ""} 0 892 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733504479131 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1733504479131 ""}  } { { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 19 -1 0 } } { "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clkdiv[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dshFPGA/DE2-115 Flappy Bird dsh/" { { 0 { 0 ""} 0 258 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733504479131 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkdiv\[15\]  " "Automatically promoted node clkdiv\[15\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733504479131 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clkdiv\[15\]~57 " "Destination node clkdiv\[15\]~57" {  } { { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 7 -1 0 } } { "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clkdiv[15]~57 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dshFPGA/DE2-115 Flappy Bird dsh/" { { 0 { 0 ""} 0 882 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733504479131 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1733504479131 ""}  } { { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 7 -1 0 } } { "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clkdiv[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dshFPGA/DE2-115 Flappy Bird dsh/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733504479131 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkdiv\[29\]  " "Automatically promoted node clkdiv\[29\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733504479131 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clkdiv\[29\]~85 " "Destination node clkdiv\[29\]~85" {  } { { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 7 -1 0 } } { "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clkdiv[29]~85 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dshFPGA/DE2-115 Flappy Bird dsh/" { { 0 { 0 ""} 0 1124 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733504479131 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1733504479131 ""}  } { { "vga_control.v" "" { Text "D:/dshFPGA/DE2-115 Flappy Bird dsh/vga_control.v" 7 -1 0 } } { "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus ii 13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clkdiv[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/dshFPGA/DE2-115 Flappy Bird dsh/" { { 0 { 0 ""} 0 249 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733504479131 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1733504479349 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1733504479349 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1733504479349 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1733504479350 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1733504479351 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1733504479351 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1733504479351 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1733504479352 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1733504479366 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1733504479366 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1733504479366 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "53 unused 2.5V 22 31 0 " "Number of I/O pins in group: 53 (unused VREF, 2.5V VCCIO, 22 input, 31 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1733504479368 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1733504479368 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1733504479368 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733504479369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733504479369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733504479369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733504479369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 63 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733504479369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733504479369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733504479369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733504479369 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1733504479369 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1733504479369 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Hex0\[0\] " "Node \"Hex0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Hex0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733504479391 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Hex0\[1\] " "Node \"Hex0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Hex0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733504479391 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Hex0\[2\] " "Node \"Hex0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Hex0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733504479391 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Hex0\[3\] " "Node \"Hex0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Hex0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733504479391 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Hex0\[4\] " "Node \"Hex0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Hex0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733504479391 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Hex0\[5\] " "Node \"Hex0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Hex0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733504479391 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Hex0\[6\] " "Node \"Hex0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Hex0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733504479391 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Hex1\[0\] " "Node \"Hex1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Hex1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733504479391 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Hex1\[1\] " "Node \"Hex1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Hex1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733504479391 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Hex1\[2\] " "Node \"Hex1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Hex1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733504479391 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Hex1\[3\] " "Node \"Hex1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Hex1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733504479391 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Hex1\[4\] " "Node \"Hex1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Hex1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733504479391 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Hex1\[5\] " "Node \"Hex1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Hex1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733504479391 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Hex1\[6\] " "Node \"Hex1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Hex1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733504479391 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Hex2\[0\] " "Node \"Hex2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Hex2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733504479391 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Hex2\[1\] " "Node \"Hex2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Hex2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733504479391 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Hex2\[2\] " "Node \"Hex2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Hex2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733504479391 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Hex2\[3\] " "Node \"Hex2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Hex2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733504479391 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Hex2\[4\] " "Node \"Hex2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Hex2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733504479391 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Hex2\[5\] " "Node \"Hex2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Hex2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733504479391 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Hex2\[6\] " "Node \"Hex2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Hex2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733504479391 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clk " "Node \"clk\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733504479391 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key " "Node \"key\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733504479391 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_b\[0\] " "Node \"vga_b\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_b\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733504479391 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_b\[1\] " "Node \"vga_b\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_b\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733504479391 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_b\[2\] " "Node \"vga_b\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_b\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733504479391 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_b\[3\] " "Node \"vga_b\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_b\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733504479391 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_b\[4\] " "Node \"vga_b\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_b\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733504479391 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_b\[5\] " "Node \"vga_b\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_b\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733504479391 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_b\[6\] " "Node \"vga_b\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_b\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733504479391 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_b\[7\] " "Node \"vga_b\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_b\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733504479391 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_blank_n " "Node \"vga_blank_n\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_blank_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733504479391 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_clk " "Node \"vga_clk\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733504479391 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_g\[0\] " "Node \"vga_g\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_g\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733504479391 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_g\[1\] " "Node \"vga_g\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_g\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733504479391 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_g\[2\] " "Node \"vga_g\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_g\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733504479391 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_g\[3\] " "Node \"vga_g\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_g\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733504479391 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_g\[4\] " "Node \"vga_g\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_g\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733504479391 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_g\[5\] " "Node \"vga_g\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_g\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733504479391 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_g\[6\] " "Node \"vga_g\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_g\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733504479391 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_g\[7\] " "Node \"vga_g\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_g\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733504479391 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_hs " "Node \"vga_hs\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_hs" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733504479391 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_r\[0\] " "Node \"vga_r\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_r\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733504479391 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_r\[1\] " "Node \"vga_r\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_r\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733504479391 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_r\[2\] " "Node \"vga_r\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_r\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733504479391 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_r\[3\] " "Node \"vga_r\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_r\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733504479391 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_r\[4\] " "Node \"vga_r\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_r\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733504479391 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_r\[5\] " "Node \"vga_r\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_r\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733504479391 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_r\[6\] " "Node \"vga_r\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_r\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733504479391 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_r\[7\] " "Node \"vga_r\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_r\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733504479391 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_sync " "Node \"vga_sync\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_sync" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733504479391 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_vs " "Node \"vga_vs\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/quartus ii 13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_vs" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733504479391 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1733504479391 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733504479393 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1733504481123 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733504481286 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1733504481295 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1733504483295 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733504483295 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1733504483577 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X81_Y61 X91_Y73 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X81_Y61 to location X91_Y73" {  } { { "loc" "" { Generic "D:/dshFPGA/DE2-115 Flappy Bird dsh/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X81_Y61 to location X91_Y73"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X81_Y61 to location X91_Y73"} 81 61 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1733504484768 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1733504484768 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733504485737 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1733504485738 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1733504485738 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.11 " "Total time spent on timing analysis during the Fitter is 0.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1733504485754 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1733504485787 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1733504485987 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1733504486019 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1733504486197 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733504486447 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1733504487011 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/dshFPGA/DE2-115 Flappy Bird dsh/output_files/FlappyBird.fit.smsg " "Generated suppressed messages file D:/dshFPGA/DE2-115 Flappy Bird dsh/output_files/FlappyBird.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1733504487093 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 57 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6125 " "Peak virtual memory: 6125 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733504487315 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 07 01:01:27 2024 " "Processing ended: Sat Dec 07 01:01:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733504487315 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733504487315 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733504487315 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1733504487315 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1733504488084 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733504488084 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 07 01:01:27 2024 " "Processing started: Sat Dec 07 01:01:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733504488084 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1733504488084 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FlappyBird -c FlappyBird " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FlappyBird -c FlappyBird" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1733504488084 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1733504489954 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1733504490005 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4599 " "Peak virtual memory: 4599 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733504490599 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 07 01:01:30 2024 " "Processing ended: Sat Dec 07 01:01:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733504490599 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733504490599 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733504490599 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1733504490599 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1733504491154 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1733504491431 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733504491432 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 07 01:01:31 2024 " "Processing started: Sat Dec 07 01:01:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733504491432 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733504491432 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FlappyBird -c FlappyBird " "Command: quartus_sta FlappyBird -c FlappyBird" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733504491432 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1733504491471 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1733504491545 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1733504491545 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1733504491577 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1733504491577 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FlappyBird.sdc " "Synopsys Design Constraints File file not found: 'FlappyBird.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1733504491755 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1733504491755 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mclk mclk " "create_clock -period 1.000 -name mclk mclk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1733504491756 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clkdiv\[20\] clkdiv\[20\] " "create_clock -period 1.000 -name clkdiv\[20\] clkdiv\[20\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1733504491756 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clkdiv\[29\] clkdiv\[29\] " "create_clock -period 1.000 -name clkdiv\[29\] clkdiv\[29\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1733504491756 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clkdiv\[15\] clkdiv\[15\] " "create_clock -period 1.000 -name clkdiv\[15\] clkdiv\[15\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1733504491756 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1733504491756 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1733504491993 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1733504491994 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1733504491994 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1733504492002 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1733504492018 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1733504492018 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.059 " "Worst-case setup slack is -6.059" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733504492019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733504492019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.059      -239.452 mclk  " "   -6.059      -239.452 mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733504492019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.632      -164.300 clkdiv\[20\]  " "   -3.632      -164.300 clkdiv\[20\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733504492019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.097       -19.706 clkdiv\[15\]  " "   -2.097       -19.706 clkdiv\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733504492019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.259        -0.763 clkdiv\[29\]  " "   -0.259        -0.763 clkdiv\[29\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733504492019 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733504492019 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.407 " "Worst-case hold slack is -1.407" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733504492021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733504492021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.407       -12.662 mclk  " "   -1.407       -12.662 mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733504492021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385         0.000 clkdiv\[20\]  " "    0.385         0.000 clkdiv\[20\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733504492021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403         0.000 clkdiv\[29\]  " "    0.403         0.000 clkdiv\[29\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733504492021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.162         0.000 clkdiv\[15\]  " "    1.162         0.000 clkdiv\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733504492021 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733504492021 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1733504492023 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1733504492025 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733504492026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733504492026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -114.248 mclk  " "   -3.000      -114.248 mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733504492026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285       -73.245 clkdiv\[20\]  " "   -1.285       -73.245 clkdiv\[20\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733504492026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285       -12.850 clkdiv\[15\]  " "   -1.285       -12.850 clkdiv\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733504492026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285        -3.855 clkdiv\[29\]  " "   -1.285        -3.855 clkdiv\[29\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733504492026 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733504492026 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1733504492083 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1733504492096 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1733504492359 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1733504492394 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1733504492399 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1733504492399 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.317 " "Worst-case setup slack is -5.317" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733504492401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733504492401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.317      -209.625 mclk  " "   -5.317      -209.625 mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733504492401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.173      -144.097 clkdiv\[20\]  " "   -3.173      -144.097 clkdiv\[20\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733504492401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.819       -16.973 clkdiv\[15\]  " "   -1.819       -16.973 clkdiv\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733504492401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.136        -0.393 clkdiv\[29\]  " "   -0.136        -0.393 clkdiv\[29\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733504492401 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733504492401 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.238 " "Worst-case hold slack is -1.238" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733504492405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733504492405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.238       -11.027 mclk  " "   -1.238       -11.027 mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733504492405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338         0.000 clkdiv\[20\]  " "    0.338         0.000 clkdiv\[20\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733504492405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354         0.000 clkdiv\[29\]  " "    0.354         0.000 clkdiv\[29\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733504492405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.058         0.000 clkdiv\[15\]  " "    1.058         0.000 clkdiv\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733504492405 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733504492405 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1733504492407 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1733504492410 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733504492412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733504492412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -113.984 mclk  " "   -3.000      -113.984 mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733504492412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285       -73.245 clkdiv\[20\]  " "   -1.285       -73.245 clkdiv\[20\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733504492412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285       -12.850 clkdiv\[15\]  " "   -1.285       -12.850 clkdiv\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733504492412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285        -3.855 clkdiv\[29\]  " "   -1.285        -3.855 clkdiv\[29\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733504492412 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733504492412 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1733504492482 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1733504492576 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1733504492577 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1733504492577 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.298 " "Worst-case setup slack is -2.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733504492582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733504492582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.298       -77.876 mclk  " "   -2.298       -77.876 mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733504492582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.205       -49.961 clkdiv\[20\]  " "   -1.205       -49.961 clkdiv\[20\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733504492582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.571        -5.118 clkdiv\[15\]  " "   -0.571        -5.118 clkdiv\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733504492582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382         0.000 clkdiv\[29\]  " "    0.382         0.000 clkdiv\[29\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733504492582 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733504492582 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.877 " "Worst-case hold slack is -0.877" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733504492587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733504492587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.877        -8.856 mclk  " "   -0.877        -8.856 mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733504492587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173         0.000 clkdiv\[20\]  " "    0.173         0.000 clkdiv\[20\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733504492587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182         0.000 clkdiv\[29\]  " "    0.182         0.000 clkdiv\[29\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733504492587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.527         0.000 clkdiv\[15\]  " "    0.527         0.000 clkdiv\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733504492587 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733504492587 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1733504492591 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1733504492594 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733504492598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733504492598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -88.901 mclk  " "   -3.000       -88.901 mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733504492598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -57.000 clkdiv\[20\]  " "   -1.000       -57.000 clkdiv\[20\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733504492598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -10.000 clkdiv\[15\]  " "   -1.000       -10.000 clkdiv\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733504492598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -3.000 clkdiv\[29\]  " "   -1.000        -3.000 clkdiv\[29\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733504492598 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733504492598 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1733504492903 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1733504492904 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733504492964 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 07 01:01:32 2024 " "Processing ended: Sat Dec 07 01:01:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733504492964 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733504492964 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733504492964 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733504492964 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 65 s " "Quartus II Full Compilation was successful. 0 errors, 65 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733504493622 ""}
